
stm32_stuff.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000076c8  080000c0  080000c0  000010c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000260  08007788  08007788  00008788  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080079e8  080079e8  00009070  2**0
                  CONTENTS
  4 .ARM          00000000  080079e8  080079e8  00009070  2**0
                  CONTENTS
  5 .preinit_array 00000000  080079e8  080079e8  00009070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080079e8  080079e8  000089e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080079ec  080079ec  000089ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  080079f0  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000db8  20000070  08007a60  00009070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000e28  08007a60  00009e28  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00009070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013a21  00000000  00000000  00009098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b9e  00000000  00000000  0001cab9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011d0  00000000  00000000  0001f658  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000def  00000000  00000000  00020828  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00012b64  00000000  00000000  00021617  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014da4  00000000  00000000  0003417b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00071266  00000000  00000000  00048f1f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ba185  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004804  00000000  00000000  000ba1c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000074  00000000  00000000  000be9cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08007770 	.word	0x08007770

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	08007770 	.word	0x08007770

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	@ 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f806 	bl	8000240 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			@ (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__aeabi_idiv0>:
 8000240:	4770      	bx	lr
 8000242:	46c0      	nop			@ (mov r8, r8)

08000244 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000244:	b580      	push	{r7, lr}
 8000246:	b084      	sub	sp, #16
 8000248:	af00      	add	r7, sp, #0
 800024a:	60f8      	str	r0, [r7, #12]
 800024c:	60b9      	str	r1, [r7, #8]
 800024e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000250:	68fb      	ldr	r3, [r7, #12]
 8000252:	4a06      	ldr	r2, [pc, #24]	@ (800026c <vApplicationGetIdleTaskMemory+0x28>)
 8000254:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000256:	68bb      	ldr	r3, [r7, #8]
 8000258:	4a05      	ldr	r2, [pc, #20]	@ (8000270 <vApplicationGetIdleTaskMemory+0x2c>)
 800025a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800025c:	687b      	ldr	r3, [r7, #4]
 800025e:	2240      	movs	r2, #64	@ 0x40
 8000260:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000262:	46c0      	nop			@ (mov r8, r8)
 8000264:	46bd      	mov	sp, r7
 8000266:	b004      	add	sp, #16
 8000268:	bd80      	pop	{r7, pc}
 800026a:	46c0      	nop			@ (mov r8, r8)
 800026c:	2000008c 	.word	0x2000008c
 8000270:	2000012c 	.word	0x2000012c

08000274 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000274:	b5b0      	push	{r4, r5, r7, lr}
 8000276:	b090      	sub	sp, #64	@ 0x40
 8000278:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800027a:	f000 ff9d 	bl	80011b8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800027e:	f000 f84b 	bl	8000318 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000282:	f000 f9d1 	bl	8000628 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000286:	f000 f99f 	bl	80005c8 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 800028a:	f000 f8e5 	bl	8000458 <MX_TIM1_Init>
  MX_ADC_Init();
 800028e:	f000 f889 	bl	80003a4 <MX_ADC_Init>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of time_sem */
  osSemaphoreDef(time_sem);
 8000292:	2138      	movs	r1, #56	@ 0x38
 8000294:	187b      	adds	r3, r7, r1
 8000296:	2200      	movs	r2, #0
 8000298:	601a      	str	r2, [r3, #0]
 800029a:	187b      	adds	r3, r7, r1
 800029c:	2200      	movs	r2, #0
 800029e:	605a      	str	r2, [r3, #4]
  time_semHandle = osSemaphoreCreate(osSemaphore(time_sem), 1);
 80002a0:	187b      	adds	r3, r7, r1
 80002a2:	2101      	movs	r1, #1
 80002a4:	0018      	movs	r0, r3
 80002a6:	f004 f86b 	bl	8004380 <osSemaphoreCreate>
 80002aa:	0002      	movs	r2, r0
 80002ac:	4b15      	ldr	r3, [pc, #84]	@ (8000304 <main+0x90>)
 80002ae:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_SEMAPHORES */
  /* add semaphores, ... */
  osSemaphoreRelease(time_semHandle);
 80002b0:	4b14      	ldr	r3, [pc, #80]	@ (8000304 <main+0x90>)
 80002b2:	681b      	ldr	r3, [r3, #0]
 80002b4:	0018      	movs	r0, r3
 80002b6:	f004 f8e1 	bl	800447c <osSemaphoreRelease>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80002ba:	251c      	movs	r5, #28
 80002bc:	197b      	adds	r3, r7, r5
 80002be:	4a12      	ldr	r2, [pc, #72]	@ (8000308 <main+0x94>)
 80002c0:	ca13      	ldmia	r2!, {r0, r1, r4}
 80002c2:	c313      	stmia	r3!, {r0, r1, r4}
 80002c4:	ca13      	ldmia	r2!, {r0, r1, r4}
 80002c6:	c313      	stmia	r3!, {r0, r1, r4}
 80002c8:	6812      	ldr	r2, [r2, #0]
 80002ca:	601a      	str	r2, [r3, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80002cc:	197b      	adds	r3, r7, r5
 80002ce:	2100      	movs	r1, #0
 80002d0:	0018      	movs	r0, r3
 80002d2:	f003 fff4 	bl	80042be <osThreadCreate>
 80002d6:	0002      	movs	r2, r0
 80002d8:	4b0c      	ldr	r3, [pc, #48]	@ (800030c <main+0x98>)
 80002da:	601a      	str	r2, [r3, #0]

  /* definition and creation of consoleTask */
  osThreadDef(consoleTask, start_console_task, osPriorityLow, 0, 256);
 80002dc:	003b      	movs	r3, r7
 80002de:	4a0c      	ldr	r2, [pc, #48]	@ (8000310 <main+0x9c>)
 80002e0:	ca13      	ldmia	r2!, {r0, r1, r4}
 80002e2:	c313      	stmia	r3!, {r0, r1, r4}
 80002e4:	ca13      	ldmia	r2!, {r0, r1, r4}
 80002e6:	c313      	stmia	r3!, {r0, r1, r4}
 80002e8:	6812      	ldr	r2, [r2, #0]
 80002ea:	601a      	str	r2, [r3, #0]
  consoleTaskHandle = osThreadCreate(osThread(consoleTask), NULL);
 80002ec:	003b      	movs	r3, r7
 80002ee:	2100      	movs	r1, #0
 80002f0:	0018      	movs	r0, r3
 80002f2:	f003 ffe4 	bl	80042be <osThreadCreate>
 80002f6:	0002      	movs	r2, r0
 80002f8:	4b06      	ldr	r3, [pc, #24]	@ (8000314 <main+0xa0>)
 80002fa:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80002fc:	f003 ffd7 	bl	80042ae <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000300:	46c0      	nop			@ (mov r8, r8)
 8000302:	e7fd      	b.n	8000300 <main+0x8c>
 8000304:	20000344 	.word	0x20000344
 8000308:	08007794 	.word	0x08007794
 800030c:	2000033c 	.word	0x2000033c
 8000310:	080077bc 	.word	0x080077bc
 8000314:	20000340 	.word	0x20000340

08000318 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000318:	b590      	push	{r4, r7, lr}
 800031a:	b091      	sub	sp, #68	@ 0x44
 800031c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800031e:	2410      	movs	r4, #16
 8000320:	193b      	adds	r3, r7, r4
 8000322:	0018      	movs	r0, r3
 8000324:	2330      	movs	r3, #48	@ 0x30
 8000326:	001a      	movs	r2, r3
 8000328:	2100      	movs	r1, #0
 800032a:	f006 f899 	bl	8006460 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800032e:	003b      	movs	r3, r7
 8000330:	0018      	movs	r0, r3
 8000332:	2310      	movs	r3, #16
 8000334:	001a      	movs	r2, r3
 8000336:	2100      	movs	r1, #0
 8000338:	f006 f892 	bl	8006460 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 800033c:	0021      	movs	r1, r4
 800033e:	187b      	adds	r3, r7, r1
 8000340:	2212      	movs	r2, #18
 8000342:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000344:	187b      	adds	r3, r7, r1
 8000346:	2201      	movs	r2, #1
 8000348:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 800034a:	187b      	adds	r3, r7, r1
 800034c:	2201      	movs	r2, #1
 800034e:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000350:	187b      	adds	r3, r7, r1
 8000352:	2210      	movs	r2, #16
 8000354:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 8000356:	187b      	adds	r3, r7, r1
 8000358:	2210      	movs	r2, #16
 800035a:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800035c:	187b      	adds	r3, r7, r1
 800035e:	2200      	movs	r2, #0
 8000360:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000362:	187b      	adds	r3, r7, r1
 8000364:	0018      	movs	r0, r3
 8000366:	f001 fe7d 	bl	8002064 <HAL_RCC_OscConfig>
 800036a:	1e03      	subs	r3, r0, #0
 800036c:	d001      	beq.n	8000372 <SystemClock_Config+0x5a>
  {
    Error_Handler();
 800036e:	f000 fd6f 	bl	8000e50 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000372:	003b      	movs	r3, r7
 8000374:	2207      	movs	r2, #7
 8000376:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000378:	003b      	movs	r3, r7
 800037a:	2200      	movs	r2, #0
 800037c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800037e:	003b      	movs	r3, r7
 8000380:	2200      	movs	r2, #0
 8000382:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000384:	003b      	movs	r3, r7
 8000386:	2200      	movs	r2, #0
 8000388:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800038a:	003b      	movs	r3, r7
 800038c:	2100      	movs	r1, #0
 800038e:	0018      	movs	r0, r3
 8000390:	f002 f986 	bl	80026a0 <HAL_RCC_ClockConfig>
 8000394:	1e03      	subs	r3, r0, #0
 8000396:	d001      	beq.n	800039c <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000398:	f000 fd5a 	bl	8000e50 <Error_Handler>
  }
}
 800039c:	46c0      	nop			@ (mov r8, r8)
 800039e:	46bd      	mov	sp, r7
 80003a0:	b011      	add	sp, #68	@ 0x44
 80003a2:	bd90      	pop	{r4, r7, pc}

080003a4 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 80003a4:	b580      	push	{r7, lr}
 80003a6:	b084      	sub	sp, #16
 80003a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80003aa:	1d3b      	adds	r3, r7, #4
 80003ac:	0018      	movs	r0, r3
 80003ae:	230c      	movs	r3, #12
 80003b0:	001a      	movs	r2, r3
 80003b2:	2100      	movs	r1, #0
 80003b4:	f006 f854 	bl	8006460 <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 80003b8:	4b25      	ldr	r3, [pc, #148]	@ (8000450 <MX_ADC_Init+0xac>)
 80003ba:	4a26      	ldr	r2, [pc, #152]	@ (8000454 <MX_ADC_Init+0xb0>)
 80003bc:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80003be:	4b24      	ldr	r3, [pc, #144]	@ (8000450 <MX_ADC_Init+0xac>)
 80003c0:	2200      	movs	r2, #0
 80003c2:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80003c4:	4b22      	ldr	r3, [pc, #136]	@ (8000450 <MX_ADC_Init+0xac>)
 80003c6:	2200      	movs	r2, #0
 80003c8:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80003ca:	4b21      	ldr	r3, [pc, #132]	@ (8000450 <MX_ADC_Init+0xac>)
 80003cc:	2200      	movs	r2, #0
 80003ce:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 80003d0:	4b1f      	ldr	r3, [pc, #124]	@ (8000450 <MX_ADC_Init+0xac>)
 80003d2:	2201      	movs	r2, #1
 80003d4:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80003d6:	4b1e      	ldr	r3, [pc, #120]	@ (8000450 <MX_ADC_Init+0xac>)
 80003d8:	2204      	movs	r2, #4
 80003da:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 80003dc:	4b1c      	ldr	r3, [pc, #112]	@ (8000450 <MX_ADC_Init+0xac>)
 80003de:	2200      	movs	r2, #0
 80003e0:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 80003e2:	4b1b      	ldr	r3, [pc, #108]	@ (8000450 <MX_ADC_Init+0xac>)
 80003e4:	2200      	movs	r2, #0
 80003e6:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 80003e8:	4b19      	ldr	r3, [pc, #100]	@ (8000450 <MX_ADC_Init+0xac>)
 80003ea:	2200      	movs	r2, #0
 80003ec:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 80003ee:	4b18      	ldr	r3, [pc, #96]	@ (8000450 <MX_ADC_Init+0xac>)
 80003f0:	2200      	movs	r2, #0
 80003f2:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80003f4:	4b16      	ldr	r3, [pc, #88]	@ (8000450 <MX_ADC_Init+0xac>)
 80003f6:	22c2      	movs	r2, #194	@ 0xc2
 80003f8:	32ff      	adds	r2, #255	@ 0xff
 80003fa:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80003fc:	4b14      	ldr	r3, [pc, #80]	@ (8000450 <MX_ADC_Init+0xac>)
 80003fe:	2200      	movs	r2, #0
 8000400:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 8000402:	4b13      	ldr	r3, [pc, #76]	@ (8000450 <MX_ADC_Init+0xac>)
 8000404:	2224      	movs	r2, #36	@ 0x24
 8000406:	2100      	movs	r1, #0
 8000408:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800040a:	4b11      	ldr	r3, [pc, #68]	@ (8000450 <MX_ADC_Init+0xac>)
 800040c:	2201      	movs	r2, #1
 800040e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000410:	4b0f      	ldr	r3, [pc, #60]	@ (8000450 <MX_ADC_Init+0xac>)
 8000412:	0018      	movs	r0, r3
 8000414:	f000 ff34 	bl	8001280 <HAL_ADC_Init>
 8000418:	1e03      	subs	r3, r0, #0
 800041a:	d001      	beq.n	8000420 <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 800041c:	f000 fd18 	bl	8000e50 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000420:	1d3b      	adds	r3, r7, #4
 8000422:	2204      	movs	r2, #4
 8000424:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000426:	1d3b      	adds	r3, r7, #4
 8000428:	2280      	movs	r2, #128	@ 0x80
 800042a:	0152      	lsls	r2, r2, #5
 800042c:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_41CYCLES_5;
 800042e:	1d3b      	adds	r3, r7, #4
 8000430:	2204      	movs	r2, #4
 8000432:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000434:	1d3a      	adds	r2, r7, #4
 8000436:	4b06      	ldr	r3, [pc, #24]	@ (8000450 <MX_ADC_Init+0xac>)
 8000438:	0011      	movs	r1, r2
 800043a:	0018      	movs	r0, r3
 800043c:	f001 f998 	bl	8001770 <HAL_ADC_ConfigChannel>
 8000440:	1e03      	subs	r3, r0, #0
 8000442:	d001      	beq.n	8000448 <MX_ADC_Init+0xa4>
  {
    Error_Handler();
 8000444:	f000 fd04 	bl	8000e50 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8000448:	46c0      	nop			@ (mov r8, r8)
 800044a:	46bd      	mov	sp, r7
 800044c:	b004      	add	sp, #16
 800044e:	bd80      	pop	{r7, pc}
 8000450:	2000022c 	.word	0x2000022c
 8000454:	40012400 	.word	0x40012400

08000458 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000458:	b580      	push	{r7, lr}
 800045a:	b096      	sub	sp, #88	@ 0x58
 800045c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800045e:	2348      	movs	r3, #72	@ 0x48
 8000460:	18fb      	adds	r3, r7, r3
 8000462:	0018      	movs	r0, r3
 8000464:	2310      	movs	r3, #16
 8000466:	001a      	movs	r2, r3
 8000468:	2100      	movs	r1, #0
 800046a:	f005 fff9 	bl	8006460 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800046e:	2340      	movs	r3, #64	@ 0x40
 8000470:	18fb      	adds	r3, r7, r3
 8000472:	0018      	movs	r0, r3
 8000474:	2308      	movs	r3, #8
 8000476:	001a      	movs	r2, r3
 8000478:	2100      	movs	r1, #0
 800047a:	f005 fff1 	bl	8006460 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800047e:	2324      	movs	r3, #36	@ 0x24
 8000480:	18fb      	adds	r3, r7, r3
 8000482:	0018      	movs	r0, r3
 8000484:	231c      	movs	r3, #28
 8000486:	001a      	movs	r2, r3
 8000488:	2100      	movs	r1, #0
 800048a:	f005 ffe9 	bl	8006460 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800048e:	1d3b      	adds	r3, r7, #4
 8000490:	0018      	movs	r0, r3
 8000492:	2320      	movs	r3, #32
 8000494:	001a      	movs	r2, r3
 8000496:	2100      	movs	r1, #0
 8000498:	f005 ffe2 	bl	8006460 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800049c:	4b46      	ldr	r3, [pc, #280]	@ (80005b8 <MX_TIM1_Init+0x160>)
 800049e:	4a47      	ldr	r2, [pc, #284]	@ (80005bc <MX_TIM1_Init+0x164>)
 80004a0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80004a2:	4b45      	ldr	r3, [pc, #276]	@ (80005b8 <MX_TIM1_Init+0x160>)
 80004a4:	2200      	movs	r2, #0
 80004a6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80004a8:	4b43      	ldr	r3, [pc, #268]	@ (80005b8 <MX_TIM1_Init+0x160>)
 80004aa:	2200      	movs	r2, #0
 80004ac:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 10000;
 80004ae:	4b42      	ldr	r3, [pc, #264]	@ (80005b8 <MX_TIM1_Init+0x160>)
 80004b0:	4a43      	ldr	r2, [pc, #268]	@ (80005c0 <MX_TIM1_Init+0x168>)
 80004b2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80004b4:	4b40      	ldr	r3, [pc, #256]	@ (80005b8 <MX_TIM1_Init+0x160>)
 80004b6:	2200      	movs	r2, #0
 80004b8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80004ba:	4b3f      	ldr	r3, [pc, #252]	@ (80005b8 <MX_TIM1_Init+0x160>)
 80004bc:	2200      	movs	r2, #0
 80004be:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80004c0:	4b3d      	ldr	r3, [pc, #244]	@ (80005b8 <MX_TIM1_Init+0x160>)
 80004c2:	2280      	movs	r2, #128	@ 0x80
 80004c4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80004c6:	4b3c      	ldr	r3, [pc, #240]	@ (80005b8 <MX_TIM1_Init+0x160>)
 80004c8:	0018      	movs	r0, r3
 80004ca:	f002 fa2f 	bl	800292c <HAL_TIM_Base_Init>
 80004ce:	1e03      	subs	r3, r0, #0
 80004d0:	d001      	beq.n	80004d6 <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 80004d2:	f000 fcbd 	bl	8000e50 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80004d6:	2148      	movs	r1, #72	@ 0x48
 80004d8:	187b      	adds	r3, r7, r1
 80004da:	2280      	movs	r2, #128	@ 0x80
 80004dc:	0152      	lsls	r2, r2, #5
 80004de:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80004e0:	187a      	adds	r2, r7, r1
 80004e2:	4b35      	ldr	r3, [pc, #212]	@ (80005b8 <MX_TIM1_Init+0x160>)
 80004e4:	0011      	movs	r1, r2
 80004e6:	0018      	movs	r0, r3
 80004e8:	f002 fc34 	bl	8002d54 <HAL_TIM_ConfigClockSource>
 80004ec:	1e03      	subs	r3, r0, #0
 80004ee:	d001      	beq.n	80004f4 <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 80004f0:	f000 fcae 	bl	8000e50 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80004f4:	4b30      	ldr	r3, [pc, #192]	@ (80005b8 <MX_TIM1_Init+0x160>)
 80004f6:	0018      	movs	r0, r3
 80004f8:	f002 fa68 	bl	80029cc <HAL_TIM_PWM_Init>
 80004fc:	1e03      	subs	r3, r0, #0
 80004fe:	d001      	beq.n	8000504 <MX_TIM1_Init+0xac>
  {
    Error_Handler();
 8000500:	f000 fca6 	bl	8000e50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000504:	2140      	movs	r1, #64	@ 0x40
 8000506:	187b      	adds	r3, r7, r1
 8000508:	2200      	movs	r2, #0
 800050a:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800050c:	187b      	adds	r3, r7, r1
 800050e:	2200      	movs	r2, #0
 8000510:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000512:	187a      	adds	r2, r7, r1
 8000514:	4b28      	ldr	r3, [pc, #160]	@ (80005b8 <MX_TIM1_Init+0x160>)
 8000516:	0011      	movs	r1, r2
 8000518:	0018      	movs	r0, r3
 800051a:	f003 f887 	bl	800362c <HAL_TIMEx_MasterConfigSynchronization>
 800051e:	1e03      	subs	r3, r0, #0
 8000520:	d001      	beq.n	8000526 <MX_TIM1_Init+0xce>
  {
    Error_Handler();
 8000522:	f000 fc95 	bl	8000e50 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000526:	2124      	movs	r1, #36	@ 0x24
 8000528:	187b      	adds	r3, r7, r1
 800052a:	2260      	movs	r2, #96	@ 0x60
 800052c:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 5000;
 800052e:	187b      	adds	r3, r7, r1
 8000530:	4a24      	ldr	r2, [pc, #144]	@ (80005c4 <MX_TIM1_Init+0x16c>)
 8000532:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000534:	187b      	adds	r3, r7, r1
 8000536:	2200      	movs	r2, #0
 8000538:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800053a:	187b      	adds	r3, r7, r1
 800053c:	2200      	movs	r2, #0
 800053e:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000540:	187b      	adds	r3, r7, r1
 8000542:	2200      	movs	r2, #0
 8000544:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000546:	187b      	adds	r3, r7, r1
 8000548:	2200      	movs	r2, #0
 800054a:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800054c:	187b      	adds	r3, r7, r1
 800054e:	2200      	movs	r2, #0
 8000550:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000552:	1879      	adds	r1, r7, r1
 8000554:	4b18      	ldr	r3, [pc, #96]	@ (80005b8 <MX_TIM1_Init+0x160>)
 8000556:	2200      	movs	r2, #0
 8000558:	0018      	movs	r0, r3
 800055a:	f002 fb35 	bl	8002bc8 <HAL_TIM_PWM_ConfigChannel>
 800055e:	1e03      	subs	r3, r0, #0
 8000560:	d001      	beq.n	8000566 <MX_TIM1_Init+0x10e>
  {
    Error_Handler();
 8000562:	f000 fc75 	bl	8000e50 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000566:	1d3b      	adds	r3, r7, #4
 8000568:	2200      	movs	r2, #0
 800056a:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800056c:	1d3b      	adds	r3, r7, #4
 800056e:	2200      	movs	r2, #0
 8000570:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000572:	1d3b      	adds	r3, r7, #4
 8000574:	2200      	movs	r2, #0
 8000576:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000578:	1d3b      	adds	r3, r7, #4
 800057a:	2200      	movs	r2, #0
 800057c:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800057e:	1d3b      	adds	r3, r7, #4
 8000580:	2200      	movs	r2, #0
 8000582:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000584:	1d3b      	adds	r3, r7, #4
 8000586:	2280      	movs	r2, #128	@ 0x80
 8000588:	0192      	lsls	r2, r2, #6
 800058a:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800058c:	1d3b      	adds	r3, r7, #4
 800058e:	2200      	movs	r2, #0
 8000590:	61da      	str	r2, [r3, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000592:	1d3a      	adds	r2, r7, #4
 8000594:	4b08      	ldr	r3, [pc, #32]	@ (80005b8 <MX_TIM1_Init+0x160>)
 8000596:	0011      	movs	r1, r2
 8000598:	0018      	movs	r0, r3
 800059a:	f003 f899 	bl	80036d0 <HAL_TIMEx_ConfigBreakDeadTime>
 800059e:	1e03      	subs	r3, r0, #0
 80005a0:	d001      	beq.n	80005a6 <MX_TIM1_Init+0x14e>
  {
    Error_Handler();
 80005a2:	f000 fc55 	bl	8000e50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80005a6:	4b04      	ldr	r3, [pc, #16]	@ (80005b8 <MX_TIM1_Init+0x160>)
 80005a8:	0018      	movs	r0, r3
 80005aa:	f000 fce7 	bl	8000f7c <HAL_TIM_MspPostInit>

}
 80005ae:	46c0      	nop			@ (mov r8, r8)
 80005b0:	46bd      	mov	sp, r7
 80005b2:	b016      	add	sp, #88	@ 0x58
 80005b4:	bd80      	pop	{r7, pc}
 80005b6:	46c0      	nop			@ (mov r8, r8)
 80005b8:	2000026c 	.word	0x2000026c
 80005bc:	40012c00 	.word	0x40012c00
 80005c0:	00002710 	.word	0x00002710
 80005c4:	00001388 	.word	0x00001388

080005c8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80005c8:	b580      	push	{r7, lr}
 80005ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80005cc:	4b14      	ldr	r3, [pc, #80]	@ (8000620 <MX_USART2_UART_Init+0x58>)
 80005ce:	4a15      	ldr	r2, [pc, #84]	@ (8000624 <MX_USART2_UART_Init+0x5c>)
 80005d0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80005d2:	4b13      	ldr	r3, [pc, #76]	@ (8000620 <MX_USART2_UART_Init+0x58>)
 80005d4:	22e1      	movs	r2, #225	@ 0xe1
 80005d6:	0252      	lsls	r2, r2, #9
 80005d8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80005da:	4b11      	ldr	r3, [pc, #68]	@ (8000620 <MX_USART2_UART_Init+0x58>)
 80005dc:	2200      	movs	r2, #0
 80005de:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80005e0:	4b0f      	ldr	r3, [pc, #60]	@ (8000620 <MX_USART2_UART_Init+0x58>)
 80005e2:	2200      	movs	r2, #0
 80005e4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80005e6:	4b0e      	ldr	r3, [pc, #56]	@ (8000620 <MX_USART2_UART_Init+0x58>)
 80005e8:	2200      	movs	r2, #0
 80005ea:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80005ec:	4b0c      	ldr	r3, [pc, #48]	@ (8000620 <MX_USART2_UART_Init+0x58>)
 80005ee:	220c      	movs	r2, #12
 80005f0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80005f2:	4b0b      	ldr	r3, [pc, #44]	@ (8000620 <MX_USART2_UART_Init+0x58>)
 80005f4:	2200      	movs	r2, #0
 80005f6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80005f8:	4b09      	ldr	r3, [pc, #36]	@ (8000620 <MX_USART2_UART_Init+0x58>)
 80005fa:	2200      	movs	r2, #0
 80005fc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80005fe:	4b08      	ldr	r3, [pc, #32]	@ (8000620 <MX_USART2_UART_Init+0x58>)
 8000600:	2200      	movs	r2, #0
 8000602:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000604:	4b06      	ldr	r3, [pc, #24]	@ (8000620 <MX_USART2_UART_Init+0x58>)
 8000606:	2200      	movs	r2, #0
 8000608:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800060a:	4b05      	ldr	r3, [pc, #20]	@ (8000620 <MX_USART2_UART_Init+0x58>)
 800060c:	0018      	movs	r0, r3
 800060e:	f003 f8e1 	bl	80037d4 <HAL_UART_Init>
 8000612:	1e03      	subs	r3, r0, #0
 8000614:	d001      	beq.n	800061a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000616:	f000 fc1b 	bl	8000e50 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800061a:	46c0      	nop			@ (mov r8, r8)
 800061c:	46bd      	mov	sp, r7
 800061e:	bd80      	pop	{r7, pc}
 8000620:	200002b4 	.word	0x200002b4
 8000624:	40004400 	.word	0x40004400

08000628 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	b086      	sub	sp, #24
 800062c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800062e:	1d3b      	adds	r3, r7, #4
 8000630:	0018      	movs	r0, r3
 8000632:	2314      	movs	r3, #20
 8000634:	001a      	movs	r2, r3
 8000636:	2100      	movs	r1, #0
 8000638:	f005 ff12 	bl	8006460 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800063c:	4b15      	ldr	r3, [pc, #84]	@ (8000694 <MX_GPIO_Init+0x6c>)
 800063e:	695a      	ldr	r2, [r3, #20]
 8000640:	4b14      	ldr	r3, [pc, #80]	@ (8000694 <MX_GPIO_Init+0x6c>)
 8000642:	2180      	movs	r1, #128	@ 0x80
 8000644:	0289      	lsls	r1, r1, #10
 8000646:	430a      	orrs	r2, r1
 8000648:	615a      	str	r2, [r3, #20]
 800064a:	4b12      	ldr	r3, [pc, #72]	@ (8000694 <MX_GPIO_Init+0x6c>)
 800064c:	695a      	ldr	r2, [r3, #20]
 800064e:	2380      	movs	r3, #128	@ 0x80
 8000650:	029b      	lsls	r3, r3, #10
 8000652:	4013      	ands	r3, r2
 8000654:	603b      	str	r3, [r7, #0]
 8000656:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_Pin|RELAY_ON_Pin, GPIO_PIN_RESET);
 8000658:	2390      	movs	r3, #144	@ 0x90
 800065a:	05db      	lsls	r3, r3, #23
 800065c:	2200      	movs	r2, #0
 800065e:	2103      	movs	r1, #3
 8000660:	0018      	movs	r0, r3
 8000662:	f001 fce1 	bl	8002028 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_Pin RELAY_ON_Pin */
  GPIO_InitStruct.Pin = LED_Pin|RELAY_ON_Pin;
 8000666:	1d3b      	adds	r3, r7, #4
 8000668:	2203      	movs	r2, #3
 800066a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800066c:	1d3b      	adds	r3, r7, #4
 800066e:	2201      	movs	r2, #1
 8000670:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000672:	1d3b      	adds	r3, r7, #4
 8000674:	2200      	movs	r2, #0
 8000676:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000678:	1d3b      	adds	r3, r7, #4
 800067a:	2200      	movs	r2, #0
 800067c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800067e:	1d3a      	adds	r2, r7, #4
 8000680:	2390      	movs	r3, #144	@ 0x90
 8000682:	05db      	lsls	r3, r3, #23
 8000684:	0011      	movs	r1, r2
 8000686:	0018      	movs	r0, r3
 8000688:	f001 fb5e 	bl	8001d48 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800068c:	46c0      	nop			@ (mov r8, r8)
 800068e:	46bd      	mov	sp, r7
 8000690:	b006      	add	sp, #24
 8000692:	bd80      	pop	{r7, pc}
 8000694:	40021000 	.word	0x40021000

08000698 <handle_rx_complete>:
static char rx_buffer[BUF_SIZE];
static volatile size_t rx_index = 0;
// static const char resp[8] = "12 34\n";

void handle_rx_complete(void)
{
 8000698:	b5b0      	push	{r4, r5, r7, lr}
 800069a:	b092      	sub	sp, #72	@ 0x48
 800069c:	af02      	add	r7, sp, #8
	char tx[16] = "";
 800069e:	2524      	movs	r5, #36	@ 0x24
 80006a0:	197b      	adds	r3, r7, r5
 80006a2:	2200      	movs	r2, #0
 80006a4:	601a      	str	r2, [r3, #0]
 80006a6:	3304      	adds	r3, #4
 80006a8:	220c      	movs	r2, #12
 80006aa:	2100      	movs	r1, #0
 80006ac:	0018      	movs	r0, r3
 80006ae:	f005 fed7 	bl	8006460 <memset>
	int r = 0;
 80006b2:	2300      	movs	r3, #0
 80006b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
	uint16_t raw;

	//if (strncmp(rx_buffer, "st ", 3) == 0) {}
	if (rx_buffer[0] == 'g' && rx_buffer[1] == 't') {
 80006b6:	4bd2      	ldr	r3, [pc, #840]	@ (8000a00 <handle_rx_complete+0x368>)
 80006b8:	781b      	ldrb	r3, [r3, #0]
 80006ba:	2b67      	cmp	r3, #103	@ 0x67
 80006bc:	d129      	bne.n	8000712 <handle_rx_complete+0x7a>
 80006be:	4bd0      	ldr	r3, [pc, #832]	@ (8000a00 <handle_rx_complete+0x368>)
 80006c0:	785b      	ldrb	r3, [r3, #1]
 80006c2:	2b74      	cmp	r3, #116	@ 0x74
 80006c4:	d125      	bne.n	8000712 <handle_rx_complete+0x7a>
		osSemaphoreWait(time_semHandle, 0);
 80006c6:	4bcf      	ldr	r3, [pc, #828]	@ (8000a04 <handle_rx_complete+0x36c>)
 80006c8:	681b      	ldr	r3, [r3, #0]
 80006ca:	2100      	movs	r1, #0
 80006cc:	0018      	movs	r0, r3
 80006ce:	f003 fe8b 	bl	80043e8 <osSemaphoreWait>
		snprintf(tx, sizeof(tx), "%02u:%02u:%02u\n", time.hour, time.min, time.sec);
 80006d2:	4bcd      	ldr	r3, [pc, #820]	@ (8000a08 <handle_rx_complete+0x370>)
 80006d4:	791b      	ldrb	r3, [r3, #4]
 80006d6:	b2db      	uxtb	r3, r3
 80006d8:	001c      	movs	r4, r3
 80006da:	4bcb      	ldr	r3, [pc, #812]	@ (8000a08 <handle_rx_complete+0x370>)
 80006dc:	78db      	ldrb	r3, [r3, #3]
 80006de:	b2db      	uxtb	r3, r3
 80006e0:	0019      	movs	r1, r3
 80006e2:	4bc9      	ldr	r3, [pc, #804]	@ (8000a08 <handle_rx_complete+0x370>)
 80006e4:	789b      	ldrb	r3, [r3, #2]
 80006e6:	b2db      	uxtb	r3, r3
 80006e8:	4ac8      	ldr	r2, [pc, #800]	@ (8000a0c <handle_rx_complete+0x374>)
 80006ea:	1978      	adds	r0, r7, r5
 80006ec:	9301      	str	r3, [sp, #4]
 80006ee:	9100      	str	r1, [sp, #0]
 80006f0:	0023      	movs	r3, r4
 80006f2:	2110      	movs	r1, #16
 80006f4:	f005 fe56 	bl	80063a4 <sniprintf>
		HAL_UART_Transmit(&huart2, (uint8_t *)tx, 9, 1000);
 80006f8:	23fa      	movs	r3, #250	@ 0xfa
 80006fa:	009b      	lsls	r3, r3, #2
 80006fc:	1979      	adds	r1, r7, r5
 80006fe:	48c4      	ldr	r0, [pc, #784]	@ (8000a10 <handle_rx_complete+0x378>)
 8000700:	2209      	movs	r2, #9
 8000702:	f003 f8bb 	bl	800387c <HAL_UART_Transmit>
		osSemaphoreRelease(time_semHandle);
 8000706:	4bbf      	ldr	r3, [pc, #764]	@ (8000a04 <handle_rx_complete+0x36c>)
 8000708:	681b      	ldr	r3, [r3, #0]
 800070a:	0018      	movs	r0, r3
 800070c:	f003 feb6 	bl	800447c <osSemaphoreRelease>
 8000710:	e214      	b.n	8000b3c <handle_rx_complete+0x4a4>
	}
	else if (rx_buffer[0] == 'g' && rx_buffer[1] == 'o' && rx_buffer[2] == 'n') {
 8000712:	4bbb      	ldr	r3, [pc, #748]	@ (8000a00 <handle_rx_complete+0x368>)
 8000714:	781b      	ldrb	r3, [r3, #0]
 8000716:	2b67      	cmp	r3, #103	@ 0x67
 8000718:	d12e      	bne.n	8000778 <handle_rx_complete+0xe0>
 800071a:	4bb9      	ldr	r3, [pc, #740]	@ (8000a00 <handle_rx_complete+0x368>)
 800071c:	785b      	ldrb	r3, [r3, #1]
 800071e:	2b6f      	cmp	r3, #111	@ 0x6f
 8000720:	d12a      	bne.n	8000778 <handle_rx_complete+0xe0>
 8000722:	4bb7      	ldr	r3, [pc, #732]	@ (8000a00 <handle_rx_complete+0x368>)
 8000724:	789b      	ldrb	r3, [r3, #2]
 8000726:	2b6e      	cmp	r3, #110	@ 0x6e
 8000728:	d126      	bne.n	8000778 <handle_rx_complete+0xe0>
		osSemaphoreWait(time_semHandle, 0);
 800072a:	4bb6      	ldr	r3, [pc, #728]	@ (8000a04 <handle_rx_complete+0x36c>)
 800072c:	681b      	ldr	r3, [r3, #0]
 800072e:	2100      	movs	r1, #0
 8000730:	0018      	movs	r0, r3
 8000732:	f003 fe59 	bl	80043e8 <osSemaphoreWait>
		snprintf(tx, sizeof(tx), "%02u:%02u:%02u\n", on_time.hour, on_time.min, on_time.sec);
 8000736:	4bb7      	ldr	r3, [pc, #732]	@ (8000a14 <handle_rx_complete+0x37c>)
 8000738:	791b      	ldrb	r3, [r3, #4]
 800073a:	b2db      	uxtb	r3, r3
 800073c:	001c      	movs	r4, r3
 800073e:	4bb5      	ldr	r3, [pc, #724]	@ (8000a14 <handle_rx_complete+0x37c>)
 8000740:	78db      	ldrb	r3, [r3, #3]
 8000742:	b2db      	uxtb	r3, r3
 8000744:	0019      	movs	r1, r3
 8000746:	4bb3      	ldr	r3, [pc, #716]	@ (8000a14 <handle_rx_complete+0x37c>)
 8000748:	789b      	ldrb	r3, [r3, #2]
 800074a:	b2db      	uxtb	r3, r3
 800074c:	4aaf      	ldr	r2, [pc, #700]	@ (8000a0c <handle_rx_complete+0x374>)
 800074e:	2524      	movs	r5, #36	@ 0x24
 8000750:	1978      	adds	r0, r7, r5
 8000752:	9301      	str	r3, [sp, #4]
 8000754:	9100      	str	r1, [sp, #0]
 8000756:	0023      	movs	r3, r4
 8000758:	2110      	movs	r1, #16
 800075a:	f005 fe23 	bl	80063a4 <sniprintf>
		HAL_UART_Transmit(&huart2, (uint8_t *)tx, 9, 1000);
 800075e:	23fa      	movs	r3, #250	@ 0xfa
 8000760:	009b      	lsls	r3, r3, #2
 8000762:	1979      	adds	r1, r7, r5
 8000764:	48aa      	ldr	r0, [pc, #680]	@ (8000a10 <handle_rx_complete+0x378>)
 8000766:	2209      	movs	r2, #9
 8000768:	f003 f888 	bl	800387c <HAL_UART_Transmit>
		osSemaphoreRelease(time_semHandle);
 800076c:	4ba5      	ldr	r3, [pc, #660]	@ (8000a04 <handle_rx_complete+0x36c>)
 800076e:	681b      	ldr	r3, [r3, #0]
 8000770:	0018      	movs	r0, r3
 8000772:	f003 fe83 	bl	800447c <osSemaphoreRelease>
 8000776:	e1e1      	b.n	8000b3c <handle_rx_complete+0x4a4>
	}
	else if (rx_buffer[0] == 'g' && rx_buffer[1] == 'o' && rx_buffer[2] == 'f' && rx_buffer[3] == 'f') {
 8000778:	4ba1      	ldr	r3, [pc, #644]	@ (8000a00 <handle_rx_complete+0x368>)
 800077a:	781b      	ldrb	r3, [r3, #0]
 800077c:	2b67      	cmp	r3, #103	@ 0x67
 800077e:	d132      	bne.n	80007e6 <handle_rx_complete+0x14e>
 8000780:	4b9f      	ldr	r3, [pc, #636]	@ (8000a00 <handle_rx_complete+0x368>)
 8000782:	785b      	ldrb	r3, [r3, #1]
 8000784:	2b6f      	cmp	r3, #111	@ 0x6f
 8000786:	d12e      	bne.n	80007e6 <handle_rx_complete+0x14e>
 8000788:	4b9d      	ldr	r3, [pc, #628]	@ (8000a00 <handle_rx_complete+0x368>)
 800078a:	789b      	ldrb	r3, [r3, #2]
 800078c:	2b66      	cmp	r3, #102	@ 0x66
 800078e:	d12a      	bne.n	80007e6 <handle_rx_complete+0x14e>
 8000790:	4b9b      	ldr	r3, [pc, #620]	@ (8000a00 <handle_rx_complete+0x368>)
 8000792:	78db      	ldrb	r3, [r3, #3]
 8000794:	2b66      	cmp	r3, #102	@ 0x66
 8000796:	d126      	bne.n	80007e6 <handle_rx_complete+0x14e>
		osSemaphoreWait(time_semHandle, 0);
 8000798:	4b9a      	ldr	r3, [pc, #616]	@ (8000a04 <handle_rx_complete+0x36c>)
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	2100      	movs	r1, #0
 800079e:	0018      	movs	r0, r3
 80007a0:	f003 fe22 	bl	80043e8 <osSemaphoreWait>
		snprintf(tx, sizeof(tx), "%02u:%02u:%02u\n", off_time.hour, off_time.min, off_time.sec);
 80007a4:	4b9c      	ldr	r3, [pc, #624]	@ (8000a18 <handle_rx_complete+0x380>)
 80007a6:	791b      	ldrb	r3, [r3, #4]
 80007a8:	b2db      	uxtb	r3, r3
 80007aa:	001c      	movs	r4, r3
 80007ac:	4b9a      	ldr	r3, [pc, #616]	@ (8000a18 <handle_rx_complete+0x380>)
 80007ae:	78db      	ldrb	r3, [r3, #3]
 80007b0:	b2db      	uxtb	r3, r3
 80007b2:	0019      	movs	r1, r3
 80007b4:	4b98      	ldr	r3, [pc, #608]	@ (8000a18 <handle_rx_complete+0x380>)
 80007b6:	789b      	ldrb	r3, [r3, #2]
 80007b8:	b2db      	uxtb	r3, r3
 80007ba:	4a94      	ldr	r2, [pc, #592]	@ (8000a0c <handle_rx_complete+0x374>)
 80007bc:	2524      	movs	r5, #36	@ 0x24
 80007be:	1978      	adds	r0, r7, r5
 80007c0:	9301      	str	r3, [sp, #4]
 80007c2:	9100      	str	r1, [sp, #0]
 80007c4:	0023      	movs	r3, r4
 80007c6:	2110      	movs	r1, #16
 80007c8:	f005 fdec 	bl	80063a4 <sniprintf>
		HAL_UART_Transmit(&huart2, (uint8_t *)tx, 9, 1000);
 80007cc:	23fa      	movs	r3, #250	@ 0xfa
 80007ce:	009b      	lsls	r3, r3, #2
 80007d0:	1979      	adds	r1, r7, r5
 80007d2:	488f      	ldr	r0, [pc, #572]	@ (8000a10 <handle_rx_complete+0x378>)
 80007d4:	2209      	movs	r2, #9
 80007d6:	f003 f851 	bl	800387c <HAL_UART_Transmit>
		osSemaphoreRelease(time_semHandle);
 80007da:	4b8a      	ldr	r3, [pc, #552]	@ (8000a04 <handle_rx_complete+0x36c>)
 80007dc:	681b      	ldr	r3, [r3, #0]
 80007de:	0018      	movs	r0, r3
 80007e0:	f003 fe4c 	bl	800447c <osSemaphoreRelease>
 80007e4:	e1aa      	b.n	8000b3c <handle_rx_complete+0x4a4>
	}
	else if (rx_buffer[0] == 's' && rx_buffer[1] == 't') {
 80007e6:	4b86      	ldr	r3, [pc, #536]	@ (8000a00 <handle_rx_complete+0x368>)
 80007e8:	781b      	ldrb	r3, [r3, #0]
 80007ea:	2b73      	cmp	r3, #115	@ 0x73
 80007ec:	d162      	bne.n	80008b4 <handle_rx_complete+0x21c>
 80007ee:	4b84      	ldr	r3, [pc, #528]	@ (8000a00 <handle_rx_complete+0x368>)
 80007f0:	785b      	ldrb	r3, [r3, #1]
 80007f2:	2b74      	cmp	r3, #116	@ 0x74
 80007f4:	d15e      	bne.n	80008b4 <handle_rx_complete+0x21c>
		unsigned int hours, mins, secs;
		r = sscanf(rx_buffer, "st %u:%u:%u", &hours, &mins, &secs);
 80007f6:	231c      	movs	r3, #28
 80007f8:	18fc      	adds	r4, r7, r3
 80007fa:	2320      	movs	r3, #32
 80007fc:	18fa      	adds	r2, r7, r3
 80007fe:	4987      	ldr	r1, [pc, #540]	@ (8000a1c <handle_rx_complete+0x384>)
 8000800:	487f      	ldr	r0, [pc, #508]	@ (8000a00 <handle_rx_complete+0x368>)
 8000802:	2318      	movs	r3, #24
 8000804:	18fb      	adds	r3, r7, r3
 8000806:	9300      	str	r3, [sp, #0]
 8000808:	0023      	movs	r3, r4
 800080a:	f005 fdff 	bl	800640c <siscanf>
 800080e:	0003      	movs	r3, r0
 8000810:	63fb      	str	r3, [r7, #60]	@ 0x3c
		if (r != 3 || hours > 23 || mins > 59 || secs > 59) {
 8000812:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000814:	2b03      	cmp	r3, #3
 8000816:	d108      	bne.n	800082a <handle_rx_complete+0x192>
 8000818:	6a3b      	ldr	r3, [r7, #32]
 800081a:	2b17      	cmp	r3, #23
 800081c:	d805      	bhi.n	800082a <handle_rx_complete+0x192>
 800081e:	69fb      	ldr	r3, [r7, #28]
 8000820:	2b3b      	cmp	r3, #59	@ 0x3b
 8000822:	d802      	bhi.n	800082a <handle_rx_complete+0x192>
 8000824:	69bb      	ldr	r3, [r7, #24]
 8000826:	2b3b      	cmp	r3, #59	@ 0x3b
 8000828:	d90e      	bls.n	8000848 <handle_rx_complete+0x1b0>
			// Bad
			snprintf(tx, sizeof(tx), "Bad time\n");
 800082a:	4a7d      	ldr	r2, [pc, #500]	@ (8000a20 <handle_rx_complete+0x388>)
 800082c:	2424      	movs	r4, #36	@ 0x24
 800082e:	193b      	adds	r3, r7, r4
 8000830:	2110      	movs	r1, #16
 8000832:	0018      	movs	r0, r3
 8000834:	f005 fdb6 	bl	80063a4 <sniprintf>
			HAL_UART_Transmit(&huart2, (uint8_t *)tx, 9, 1000);
 8000838:	23fa      	movs	r3, #250	@ 0xfa
 800083a:	009b      	lsls	r3, r3, #2
 800083c:	1939      	adds	r1, r7, r4
 800083e:	4874      	ldr	r0, [pc, #464]	@ (8000a10 <handle_rx_complete+0x378>)
 8000840:	2209      	movs	r2, #9
 8000842:	f003 f81b 	bl	800387c <HAL_UART_Transmit>
 8000846:	e180      	b.n	8000b4a <handle_rx_complete+0x4b2>
			return;
		}

		osSemaphoreWait(time_semHandle, 0);
 8000848:	4b6e      	ldr	r3, [pc, #440]	@ (8000a04 <handle_rx_complete+0x36c>)
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	2100      	movs	r1, #0
 800084e:	0018      	movs	r0, r3
 8000850:	f003 fdca 	bl	80043e8 <osSemaphoreWait>
		time.hour = hours;
 8000854:	6a3b      	ldr	r3, [r7, #32]
 8000856:	b2da      	uxtb	r2, r3
 8000858:	4b6b      	ldr	r3, [pc, #428]	@ (8000a08 <handle_rx_complete+0x370>)
 800085a:	711a      	strb	r2, [r3, #4]
		time.min = mins;
 800085c:	69fb      	ldr	r3, [r7, #28]
 800085e:	b2da      	uxtb	r2, r3
 8000860:	4b69      	ldr	r3, [pc, #420]	@ (8000a08 <handle_rx_complete+0x370>)
 8000862:	70da      	strb	r2, [r3, #3]
		time.sec = secs;
 8000864:	69bb      	ldr	r3, [r7, #24]
 8000866:	b2da      	uxtb	r2, r3
 8000868:	4b67      	ldr	r3, [pc, #412]	@ (8000a08 <handle_rx_complete+0x370>)
 800086a:	709a      	strb	r2, [r3, #2]
		time.msec = 0;
 800086c:	4b66      	ldr	r3, [pc, #408]	@ (8000a08 <handle_rx_complete+0x370>)
 800086e:	2200      	movs	r2, #0
 8000870:	801a      	strh	r2, [r3, #0]
		snprintf(tx, sizeof(tx), "%02u:%02u:%02u\n", time.hour, time.min, time.sec);
 8000872:	4b65      	ldr	r3, [pc, #404]	@ (8000a08 <handle_rx_complete+0x370>)
 8000874:	791b      	ldrb	r3, [r3, #4]
 8000876:	b2db      	uxtb	r3, r3
 8000878:	001c      	movs	r4, r3
 800087a:	4b63      	ldr	r3, [pc, #396]	@ (8000a08 <handle_rx_complete+0x370>)
 800087c:	78db      	ldrb	r3, [r3, #3]
 800087e:	b2db      	uxtb	r3, r3
 8000880:	0019      	movs	r1, r3
 8000882:	4b61      	ldr	r3, [pc, #388]	@ (8000a08 <handle_rx_complete+0x370>)
 8000884:	789b      	ldrb	r3, [r3, #2]
 8000886:	b2db      	uxtb	r3, r3
 8000888:	4a60      	ldr	r2, [pc, #384]	@ (8000a0c <handle_rx_complete+0x374>)
 800088a:	2524      	movs	r5, #36	@ 0x24
 800088c:	1978      	adds	r0, r7, r5
 800088e:	9301      	str	r3, [sp, #4]
 8000890:	9100      	str	r1, [sp, #0]
 8000892:	0023      	movs	r3, r4
 8000894:	2110      	movs	r1, #16
 8000896:	f005 fd85 	bl	80063a4 <sniprintf>
		HAL_UART_Transmit(&huart2, (uint8_t *)tx, 9, 1000);
 800089a:	23fa      	movs	r3, #250	@ 0xfa
 800089c:	009b      	lsls	r3, r3, #2
 800089e:	1979      	adds	r1, r7, r5
 80008a0:	485b      	ldr	r0, [pc, #364]	@ (8000a10 <handle_rx_complete+0x378>)
 80008a2:	2209      	movs	r2, #9
 80008a4:	f002 ffea 	bl	800387c <HAL_UART_Transmit>
		osSemaphoreRelease(time_semHandle);
 80008a8:	4b56      	ldr	r3, [pc, #344]	@ (8000a04 <handle_rx_complete+0x36c>)
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	0018      	movs	r0, r3
 80008ae:	f003 fde5 	bl	800447c <osSemaphoreRelease>
	else if (rx_buffer[0] == 's' && rx_buffer[1] == 't') {
 80008b2:	e143      	b.n	8000b3c <handle_rx_complete+0x4a4>
	}
	else if (rx_buffer[0] == 's' && rx_buffer[1] == 'o' && rx_buffer[2] == 'n') {
 80008b4:	4b52      	ldr	r3, [pc, #328]	@ (8000a00 <handle_rx_complete+0x368>)
 80008b6:	781b      	ldrb	r3, [r3, #0]
 80008b8:	2b73      	cmp	r3, #115	@ 0x73
 80008ba:	d166      	bne.n	800098a <handle_rx_complete+0x2f2>
 80008bc:	4b50      	ldr	r3, [pc, #320]	@ (8000a00 <handle_rx_complete+0x368>)
 80008be:	785b      	ldrb	r3, [r3, #1]
 80008c0:	2b6f      	cmp	r3, #111	@ 0x6f
 80008c2:	d162      	bne.n	800098a <handle_rx_complete+0x2f2>
 80008c4:	4b4e      	ldr	r3, [pc, #312]	@ (8000a00 <handle_rx_complete+0x368>)
 80008c6:	789b      	ldrb	r3, [r3, #2]
 80008c8:	2b6e      	cmp	r3, #110	@ 0x6e
 80008ca:	d15e      	bne.n	800098a <handle_rx_complete+0x2f2>
		unsigned int hours, mins, secs;
		r = sscanf(rx_buffer, "son %u:%u:%u", &hours, &mins, &secs);
 80008cc:	2310      	movs	r3, #16
 80008ce:	18fc      	adds	r4, r7, r3
 80008d0:	2314      	movs	r3, #20
 80008d2:	18fa      	adds	r2, r7, r3
 80008d4:	4953      	ldr	r1, [pc, #332]	@ (8000a24 <handle_rx_complete+0x38c>)
 80008d6:	484a      	ldr	r0, [pc, #296]	@ (8000a00 <handle_rx_complete+0x368>)
 80008d8:	230c      	movs	r3, #12
 80008da:	18fb      	adds	r3, r7, r3
 80008dc:	9300      	str	r3, [sp, #0]
 80008de:	0023      	movs	r3, r4
 80008e0:	f005 fd94 	bl	800640c <siscanf>
 80008e4:	0003      	movs	r3, r0
 80008e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		if (r != 3 || hours > 23 || mins > 59 || secs > 59) {
 80008e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80008ea:	2b03      	cmp	r3, #3
 80008ec:	d108      	bne.n	8000900 <handle_rx_complete+0x268>
 80008ee:	697b      	ldr	r3, [r7, #20]
 80008f0:	2b17      	cmp	r3, #23
 80008f2:	d805      	bhi.n	8000900 <handle_rx_complete+0x268>
 80008f4:	693b      	ldr	r3, [r7, #16]
 80008f6:	2b3b      	cmp	r3, #59	@ 0x3b
 80008f8:	d802      	bhi.n	8000900 <handle_rx_complete+0x268>
 80008fa:	68fb      	ldr	r3, [r7, #12]
 80008fc:	2b3b      	cmp	r3, #59	@ 0x3b
 80008fe:	d90e      	bls.n	800091e <handle_rx_complete+0x286>
			// Bad
			snprintf(tx, sizeof(tx), "Bad time\n");
 8000900:	4a47      	ldr	r2, [pc, #284]	@ (8000a20 <handle_rx_complete+0x388>)
 8000902:	2424      	movs	r4, #36	@ 0x24
 8000904:	193b      	adds	r3, r7, r4
 8000906:	2110      	movs	r1, #16
 8000908:	0018      	movs	r0, r3
 800090a:	f005 fd4b 	bl	80063a4 <sniprintf>
			HAL_UART_Transmit(&huart2, (uint8_t *)tx, 9, 1000);
 800090e:	23fa      	movs	r3, #250	@ 0xfa
 8000910:	009b      	lsls	r3, r3, #2
 8000912:	1939      	adds	r1, r7, r4
 8000914:	483e      	ldr	r0, [pc, #248]	@ (8000a10 <handle_rx_complete+0x378>)
 8000916:	2209      	movs	r2, #9
 8000918:	f002 ffb0 	bl	800387c <HAL_UART_Transmit>
 800091c:	e115      	b.n	8000b4a <handle_rx_complete+0x4b2>
			return;
		}

		osSemaphoreWait(time_semHandle, 0);
 800091e:	4b39      	ldr	r3, [pc, #228]	@ (8000a04 <handle_rx_complete+0x36c>)
 8000920:	681b      	ldr	r3, [r3, #0]
 8000922:	2100      	movs	r1, #0
 8000924:	0018      	movs	r0, r3
 8000926:	f003 fd5f 	bl	80043e8 <osSemaphoreWait>
		on_time.hour = hours;
 800092a:	697b      	ldr	r3, [r7, #20]
 800092c:	b2da      	uxtb	r2, r3
 800092e:	4b39      	ldr	r3, [pc, #228]	@ (8000a14 <handle_rx_complete+0x37c>)
 8000930:	711a      	strb	r2, [r3, #4]
		on_time.min = mins;
 8000932:	693b      	ldr	r3, [r7, #16]
 8000934:	b2da      	uxtb	r2, r3
 8000936:	4b37      	ldr	r3, [pc, #220]	@ (8000a14 <handle_rx_complete+0x37c>)
 8000938:	70da      	strb	r2, [r3, #3]
		on_time.sec = secs;
 800093a:	68fb      	ldr	r3, [r7, #12]
 800093c:	b2da      	uxtb	r2, r3
 800093e:	4b35      	ldr	r3, [pc, #212]	@ (8000a14 <handle_rx_complete+0x37c>)
 8000940:	709a      	strb	r2, [r3, #2]
		on_time.msec = 0;
 8000942:	4b34      	ldr	r3, [pc, #208]	@ (8000a14 <handle_rx_complete+0x37c>)
 8000944:	2200      	movs	r2, #0
 8000946:	801a      	strh	r2, [r3, #0]
		snprintf(tx, sizeof(tx), "%02u:%02u:%02u\n", on_time.hour, on_time.min, on_time.sec);
 8000948:	4b32      	ldr	r3, [pc, #200]	@ (8000a14 <handle_rx_complete+0x37c>)
 800094a:	791b      	ldrb	r3, [r3, #4]
 800094c:	b2db      	uxtb	r3, r3
 800094e:	001c      	movs	r4, r3
 8000950:	4b30      	ldr	r3, [pc, #192]	@ (8000a14 <handle_rx_complete+0x37c>)
 8000952:	78db      	ldrb	r3, [r3, #3]
 8000954:	b2db      	uxtb	r3, r3
 8000956:	0019      	movs	r1, r3
 8000958:	4b2e      	ldr	r3, [pc, #184]	@ (8000a14 <handle_rx_complete+0x37c>)
 800095a:	789b      	ldrb	r3, [r3, #2]
 800095c:	b2db      	uxtb	r3, r3
 800095e:	4a2b      	ldr	r2, [pc, #172]	@ (8000a0c <handle_rx_complete+0x374>)
 8000960:	2524      	movs	r5, #36	@ 0x24
 8000962:	1978      	adds	r0, r7, r5
 8000964:	9301      	str	r3, [sp, #4]
 8000966:	9100      	str	r1, [sp, #0]
 8000968:	0023      	movs	r3, r4
 800096a:	2110      	movs	r1, #16
 800096c:	f005 fd1a 	bl	80063a4 <sniprintf>
		HAL_UART_Transmit(&huart2, (uint8_t *)tx, 9, 1000);
 8000970:	23fa      	movs	r3, #250	@ 0xfa
 8000972:	009b      	lsls	r3, r3, #2
 8000974:	1979      	adds	r1, r7, r5
 8000976:	4826      	ldr	r0, [pc, #152]	@ (8000a10 <handle_rx_complete+0x378>)
 8000978:	2209      	movs	r2, #9
 800097a:	f002 ff7f 	bl	800387c <HAL_UART_Transmit>
		osSemaphoreRelease(time_semHandle);
 800097e:	4b21      	ldr	r3, [pc, #132]	@ (8000a04 <handle_rx_complete+0x36c>)
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	0018      	movs	r0, r3
 8000984:	f003 fd7a 	bl	800447c <osSemaphoreRelease>
	else if (rx_buffer[0] == 's' && rx_buffer[1] == 'o' && rx_buffer[2] == 'n') {
 8000988:	e0d8      	b.n	8000b3c <handle_rx_complete+0x4a4>
	}
	else if (rx_buffer[0] == 's' && rx_buffer[1] == 'o' && rx_buffer[2] == 'f' && rx_buffer[3] == 'f') {
 800098a:	4b1d      	ldr	r3, [pc, #116]	@ (8000a00 <handle_rx_complete+0x368>)
 800098c:	781b      	ldrb	r3, [r3, #0]
 800098e:	2b73      	cmp	r3, #115	@ 0x73
 8000990:	d000      	beq.n	8000994 <handle_rx_complete+0x2fc>
 8000992:	e081      	b.n	8000a98 <handle_rx_complete+0x400>
 8000994:	4b1a      	ldr	r3, [pc, #104]	@ (8000a00 <handle_rx_complete+0x368>)
 8000996:	785b      	ldrb	r3, [r3, #1]
 8000998:	2b6f      	cmp	r3, #111	@ 0x6f
 800099a:	d000      	beq.n	800099e <handle_rx_complete+0x306>
 800099c:	e07c      	b.n	8000a98 <handle_rx_complete+0x400>
 800099e:	4b18      	ldr	r3, [pc, #96]	@ (8000a00 <handle_rx_complete+0x368>)
 80009a0:	789b      	ldrb	r3, [r3, #2]
 80009a2:	2b66      	cmp	r3, #102	@ 0x66
 80009a4:	d000      	beq.n	80009a8 <handle_rx_complete+0x310>
 80009a6:	e077      	b.n	8000a98 <handle_rx_complete+0x400>
 80009a8:	4b15      	ldr	r3, [pc, #84]	@ (8000a00 <handle_rx_complete+0x368>)
 80009aa:	78db      	ldrb	r3, [r3, #3]
 80009ac:	2b66      	cmp	r3, #102	@ 0x66
 80009ae:	d000      	beq.n	80009b2 <handle_rx_complete+0x31a>
 80009b0:	e072      	b.n	8000a98 <handle_rx_complete+0x400>
		unsigned int hours, mins, secs;
		r = sscanf(rx_buffer, "soff %u:%u:%u", &hours, &mins, &secs);
 80009b2:	1d3c      	adds	r4, r7, #4
 80009b4:	2308      	movs	r3, #8
 80009b6:	18fa      	adds	r2, r7, r3
 80009b8:	491b      	ldr	r1, [pc, #108]	@ (8000a28 <handle_rx_complete+0x390>)
 80009ba:	4811      	ldr	r0, [pc, #68]	@ (8000a00 <handle_rx_complete+0x368>)
 80009bc:	003b      	movs	r3, r7
 80009be:	9300      	str	r3, [sp, #0]
 80009c0:	0023      	movs	r3, r4
 80009c2:	f005 fd23 	bl	800640c <siscanf>
 80009c6:	0003      	movs	r3, r0
 80009c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
		if (r != 3 || hours > 23 || mins > 59 || secs > 59) {
 80009ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80009cc:	2b03      	cmp	r3, #3
 80009ce:	d108      	bne.n	80009e2 <handle_rx_complete+0x34a>
 80009d0:	68bb      	ldr	r3, [r7, #8]
 80009d2:	2b17      	cmp	r3, #23
 80009d4:	d805      	bhi.n	80009e2 <handle_rx_complete+0x34a>
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	2b3b      	cmp	r3, #59	@ 0x3b
 80009da:	d802      	bhi.n	80009e2 <handle_rx_complete+0x34a>
 80009dc:	683b      	ldr	r3, [r7, #0]
 80009de:	2b3b      	cmp	r3, #59	@ 0x3b
 80009e0:	d924      	bls.n	8000a2c <handle_rx_complete+0x394>
			// Bad
			snprintf(tx, sizeof(tx), "Bad time\n");
 80009e2:	4a0f      	ldr	r2, [pc, #60]	@ (8000a20 <handle_rx_complete+0x388>)
 80009e4:	2424      	movs	r4, #36	@ 0x24
 80009e6:	193b      	adds	r3, r7, r4
 80009e8:	2110      	movs	r1, #16
 80009ea:	0018      	movs	r0, r3
 80009ec:	f005 fcda 	bl	80063a4 <sniprintf>
			HAL_UART_Transmit(&huart2, (uint8_t *)tx, 9, 1000);
 80009f0:	23fa      	movs	r3, #250	@ 0xfa
 80009f2:	009b      	lsls	r3, r3, #2
 80009f4:	1939      	adds	r1, r7, r4
 80009f6:	4806      	ldr	r0, [pc, #24]	@ (8000a10 <handle_rx_complete+0x378>)
 80009f8:	2209      	movs	r2, #9
 80009fa:	f002 ff3f 	bl	800387c <HAL_UART_Transmit>
 80009fe:	e0a4      	b.n	8000b4a <handle_rx_complete+0x4b2>
 8000a00:	20000350 	.word	0x20000350
 8000a04:	20000344 	.word	0x20000344
 8000a08:	20000348 	.word	0x20000348
 8000a0c:	080077d8 	.word	0x080077d8
 8000a10:	200002b4 	.word	0x200002b4
 8000a14:	20000000 	.word	0x20000000
 8000a18:	20000008 	.word	0x20000008
 8000a1c:	080077e8 	.word	0x080077e8
 8000a20:	080077f4 	.word	0x080077f4
 8000a24:	08007800 	.word	0x08007800
 8000a28:	08007810 	.word	0x08007810
			return;
		}

		osSemaphoreWait(time_semHandle, 0);
 8000a2c:	4b48      	ldr	r3, [pc, #288]	@ (8000b50 <handle_rx_complete+0x4b8>)
 8000a2e:	681b      	ldr	r3, [r3, #0]
 8000a30:	2100      	movs	r1, #0
 8000a32:	0018      	movs	r0, r3
 8000a34:	f003 fcd8 	bl	80043e8 <osSemaphoreWait>
		off_time.hour = hours;
 8000a38:	68bb      	ldr	r3, [r7, #8]
 8000a3a:	b2da      	uxtb	r2, r3
 8000a3c:	4b45      	ldr	r3, [pc, #276]	@ (8000b54 <handle_rx_complete+0x4bc>)
 8000a3e:	711a      	strb	r2, [r3, #4]
		off_time.min = mins;
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	b2da      	uxtb	r2, r3
 8000a44:	4b43      	ldr	r3, [pc, #268]	@ (8000b54 <handle_rx_complete+0x4bc>)
 8000a46:	70da      	strb	r2, [r3, #3]
		off_time.sec = secs;
 8000a48:	683b      	ldr	r3, [r7, #0]
 8000a4a:	b2da      	uxtb	r2, r3
 8000a4c:	4b41      	ldr	r3, [pc, #260]	@ (8000b54 <handle_rx_complete+0x4bc>)
 8000a4e:	709a      	strb	r2, [r3, #2]
		off_time.msec = 0;
 8000a50:	4b40      	ldr	r3, [pc, #256]	@ (8000b54 <handle_rx_complete+0x4bc>)
 8000a52:	2200      	movs	r2, #0
 8000a54:	801a      	strh	r2, [r3, #0]
		snprintf(tx, sizeof(tx), "%02u:%02u:%02u\n", off_time.hour, off_time.min, off_time.sec);
 8000a56:	4b3f      	ldr	r3, [pc, #252]	@ (8000b54 <handle_rx_complete+0x4bc>)
 8000a58:	791b      	ldrb	r3, [r3, #4]
 8000a5a:	b2db      	uxtb	r3, r3
 8000a5c:	001c      	movs	r4, r3
 8000a5e:	4b3d      	ldr	r3, [pc, #244]	@ (8000b54 <handle_rx_complete+0x4bc>)
 8000a60:	78db      	ldrb	r3, [r3, #3]
 8000a62:	b2db      	uxtb	r3, r3
 8000a64:	0019      	movs	r1, r3
 8000a66:	4b3b      	ldr	r3, [pc, #236]	@ (8000b54 <handle_rx_complete+0x4bc>)
 8000a68:	789b      	ldrb	r3, [r3, #2]
 8000a6a:	b2db      	uxtb	r3, r3
 8000a6c:	4a3a      	ldr	r2, [pc, #232]	@ (8000b58 <handle_rx_complete+0x4c0>)
 8000a6e:	2524      	movs	r5, #36	@ 0x24
 8000a70:	1978      	adds	r0, r7, r5
 8000a72:	9301      	str	r3, [sp, #4]
 8000a74:	9100      	str	r1, [sp, #0]
 8000a76:	0023      	movs	r3, r4
 8000a78:	2110      	movs	r1, #16
 8000a7a:	f005 fc93 	bl	80063a4 <sniprintf>
		HAL_UART_Transmit(&huart2, (uint8_t *)tx, 9, 1000);
 8000a7e:	23fa      	movs	r3, #250	@ 0xfa
 8000a80:	009b      	lsls	r3, r3, #2
 8000a82:	1979      	adds	r1, r7, r5
 8000a84:	4835      	ldr	r0, [pc, #212]	@ (8000b5c <handle_rx_complete+0x4c4>)
 8000a86:	2209      	movs	r2, #9
 8000a88:	f002 fef8 	bl	800387c <HAL_UART_Transmit>
		osSemaphoreRelease(time_semHandle);
 8000a8c:	4b30      	ldr	r3, [pc, #192]	@ (8000b50 <handle_rx_complete+0x4b8>)
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	0018      	movs	r0, r3
 8000a92:	f003 fcf3 	bl	800447c <osSemaphoreRelease>
	else if (rx_buffer[0] == 's' && rx_buffer[1] == 'o' && rx_buffer[2] == 'f' && rx_buffer[3] == 'f') {
 8000a96:	e051      	b.n	8000b3c <handle_rx_complete+0x4a4>
	}
	else if (rx_buffer[0] == 'b' && rx_buffer[1] == 'a' && rx_buffer[2] == 't') {
 8000a98:	4b31      	ldr	r3, [pc, #196]	@ (8000b60 <handle_rx_complete+0x4c8>)
 8000a9a:	781b      	ldrb	r3, [r3, #0]
 8000a9c:	2b62      	cmp	r3, #98	@ 0x62
 8000a9e:	d14d      	bne.n	8000b3c <handle_rx_complete+0x4a4>
 8000aa0:	4b2f      	ldr	r3, [pc, #188]	@ (8000b60 <handle_rx_complete+0x4c8>)
 8000aa2:	785b      	ldrb	r3, [r3, #1]
 8000aa4:	2b61      	cmp	r3, #97	@ 0x61
 8000aa6:	d149      	bne.n	8000b3c <handle_rx_complete+0x4a4>
 8000aa8:	4b2d      	ldr	r3, [pc, #180]	@ (8000b60 <handle_rx_complete+0x4c8>)
 8000aaa:	789b      	ldrb	r3, [r3, #2]
 8000aac:	2b74      	cmp	r3, #116	@ 0x74
 8000aae:	d145      	bne.n	8000b3c <handle_rx_complete+0x4a4>

		// Get ADC value
		HAL_ADC_Start(&hadc);
 8000ab0:	4b2c      	ldr	r3, [pc, #176]	@ (8000b64 <handle_rx_complete+0x4cc>)
 8000ab2:	0018      	movs	r0, r3
 8000ab4:	f000 fd24 	bl	8001500 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc, 3000);
 8000ab8:	4a2b      	ldr	r2, [pc, #172]	@ (8000b68 <handle_rx_complete+0x4d0>)
 8000aba:	4b2a      	ldr	r3, [pc, #168]	@ (8000b64 <handle_rx_complete+0x4cc>)
 8000abc:	0011      	movs	r1, r2
 8000abe:	0018      	movs	r0, r3
 8000ac0:	f000 fdb2 	bl	8001628 <HAL_ADC_PollForConversion>
		raw = HAL_ADC_GetValue(&hadc);
 8000ac4:	4b27      	ldr	r3, [pc, #156]	@ (8000b64 <handle_rx_complete+0x4cc>)
 8000ac6:	0018      	movs	r0, r3
 8000ac8:	f000 fe46 	bl	8001758 <HAL_ADC_GetValue>
 8000acc:	0002      	movs	r2, r0
 8000ace:	243a      	movs	r4, #58	@ 0x3a
 8000ad0:	193b      	adds	r3, r7, r4
 8000ad2:	801a      	strh	r2, [r3, #0]
		// Convert to string and print

		// Take x(3300 / 4096) to get mV
		// Take x2 to get the battery voltage (have divider by with 100k and 100k, to be inside of 3.3V)

		uint32_t val = ((uint32_t)raw * 3300 * 2) / 4095;
 8000ad4:	193b      	adds	r3, r7, r4
 8000ad6:	881b      	ldrh	r3, [r3, #0]
 8000ad8:	4a24      	ldr	r2, [pc, #144]	@ (8000b6c <handle_rx_complete+0x4d4>)
 8000ada:	4353      	muls	r3, r2
 8000adc:	4924      	ldr	r1, [pc, #144]	@ (8000b70 <handle_rx_complete+0x4d8>)
 8000ade:	0018      	movs	r0, r3
 8000ae0:	f7ff fb24 	bl	800012c <__udivsi3>
 8000ae4:	0003      	movs	r3, r0
 8000ae6:	637b      	str	r3, [r7, #52]	@ 0x34


		snprintf(tx, sizeof(tx), "raw: %hu\n", raw);
 8000ae8:	193b      	adds	r3, r7, r4
 8000aea:	881b      	ldrh	r3, [r3, #0]
 8000aec:	4a21      	ldr	r2, [pc, #132]	@ (8000b74 <handle_rx_complete+0x4dc>)
 8000aee:	2424      	movs	r4, #36	@ 0x24
 8000af0:	1938      	adds	r0, r7, r4
 8000af2:	2110      	movs	r1, #16
 8000af4:	f005 fc56 	bl	80063a4 <sniprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)tx, strlen(tx), 1000);
 8000af8:	193b      	adds	r3, r7, r4
 8000afa:	0018      	movs	r0, r3
 8000afc:	f7ff fb04 	bl	8000108 <strlen>
 8000b00:	0003      	movs	r3, r0
 8000b02:	b29a      	uxth	r2, r3
 8000b04:	23fa      	movs	r3, #250	@ 0xfa
 8000b06:	009b      	lsls	r3, r3, #2
 8000b08:	1939      	adds	r1, r7, r4
 8000b0a:	4814      	ldr	r0, [pc, #80]	@ (8000b5c <handle_rx_complete+0x4c4>)
 8000b0c:	f002 feb6 	bl	800387c <HAL_UART_Transmit>
		snprintf(tx, sizeof(tx), "vol: %lu mV\n", val);
 8000b10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000b12:	4a19      	ldr	r2, [pc, #100]	@ (8000b78 <handle_rx_complete+0x4e0>)
 8000b14:	1938      	adds	r0, r7, r4
 8000b16:	2110      	movs	r1, #16
 8000b18:	f005 fc44 	bl	80063a4 <sniprintf>
				HAL_UART_Transmit(&huart2, (uint8_t*)tx, strlen(tx), 1000);
 8000b1c:	193b      	adds	r3, r7, r4
 8000b1e:	0018      	movs	r0, r3
 8000b20:	f7ff faf2 	bl	8000108 <strlen>
 8000b24:	0003      	movs	r3, r0
 8000b26:	b29a      	uxth	r2, r3
 8000b28:	23fa      	movs	r3, #250	@ 0xfa
 8000b2a:	009b      	lsls	r3, r3, #2
 8000b2c:	1939      	adds	r1, r7, r4
 8000b2e:	480b      	ldr	r0, [pc, #44]	@ (8000b5c <handle_rx_complete+0x4c4>)
 8000b30:	f002 fea4 	bl	800387c <HAL_UART_Transmit>
		HAL_ADC_Stop(&hadc);
 8000b34:	4b0b      	ldr	r3, [pc, #44]	@ (8000b64 <handle_rx_complete+0x4cc>)
 8000b36:	0018      	movs	r0, r3
 8000b38:	f000 fd36 	bl	80015a8 <HAL_ADC_Stop>
		HAL_UART_Transmit(&huart2, (uint8_t *)"soff hh:mm:ss\n", 14, 1000);

	}
	*/

	HAL_UART_Transmit(&huart2, (uint8_t *)"> ", 2, 1000);
 8000b3c:	23fa      	movs	r3, #250	@ 0xfa
 8000b3e:	009b      	lsls	r3, r3, #2
 8000b40:	490e      	ldr	r1, [pc, #56]	@ (8000b7c <handle_rx_complete+0x4e4>)
 8000b42:	4806      	ldr	r0, [pc, #24]	@ (8000b5c <handle_rx_complete+0x4c4>)
 8000b44:	2202      	movs	r2, #2
 8000b46:	f002 fe99 	bl	800387c <HAL_UART_Transmit>
}
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	b010      	add	sp, #64	@ 0x40
 8000b4e:	bdb0      	pop	{r4, r5, r7, pc}
 8000b50:	20000344 	.word	0x20000344
 8000b54:	20000008 	.word	0x20000008
 8000b58:	080077d8 	.word	0x080077d8
 8000b5c:	200002b4 	.word	0x200002b4
 8000b60:	20000350 	.word	0x20000350
 8000b64:	2000022c 	.word	0x2000022c
 8000b68:	00000bb8 	.word	0x00000bb8
 8000b6c:	000019c8 	.word	0x000019c8
 8000b70:	00000fff 	.word	0x00000fff
 8000b74:	08007820 	.word	0x08007820
 8000b78:	0800782c 	.word	0x0800782c
 8000b7c:	0800783c 	.word	0x0800783c

08000b80 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b088      	sub	sp, #32
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  uint32_t last_timestamp = HAL_GetTick();
 8000b88:	f000 fb70 	bl	800126c <HAL_GetTick>
 8000b8c:	0003      	movs	r3, r0
 8000b8e:	61fb      	str	r3, [r7, #28]

  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000b90:	4b7b      	ldr	r3, [pc, #492]	@ (8000d80 <StartDefaultTask+0x200>)
 8000b92:	2100      	movs	r1, #0
 8000b94:	0018      	movs	r0, r3
 8000b96:	f001 ff71 	bl	8002a7c <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 8000b9a:	4b79      	ldr	r3, [pc, #484]	@ (8000d80 <StartDefaultTask+0x200>)
 8000b9c:	2100      	movs	r1, #0
 8000b9e:	0018      	movs	r0, r3
 8000ba0:	f002 fcb6 	bl	8003510 <HAL_TIMEx_PWMN_Start>
  /* Infinite loop */
  for(;;)
  {
	// HAL_GPIO_TogglePin(GPIOA, RELAY_ON_Pin);

	osSemaphoreWait(time_semHandle, 0);
 8000ba4:	4b77      	ldr	r3, [pc, #476]	@ (8000d84 <StartDefaultTask+0x204>)
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	2100      	movs	r1, #0
 8000baa:	0018      	movs	r0, r3
 8000bac:	f003 fc1c 	bl	80043e8 <osSemaphoreWait>

	uint32_t new_timestamp = HAL_GetTick();
 8000bb0:	f000 fb5c 	bl	800126c <HAL_GetTick>
 8000bb4:	0003      	movs	r3, r0
 8000bb6:	61bb      	str	r3, [r7, #24]
	uint32_t time_ms = time.msec + (time.sec * 1000) + (time.min * 60 * 1000) + (time.hour * 60 * 60 * 1000);
 8000bb8:	4b73      	ldr	r3, [pc, #460]	@ (8000d88 <StartDefaultTask+0x208>)
 8000bba:	881b      	ldrh	r3, [r3, #0]
 8000bbc:	b29b      	uxth	r3, r3
 8000bbe:	0019      	movs	r1, r3
 8000bc0:	4b71      	ldr	r3, [pc, #452]	@ (8000d88 <StartDefaultTask+0x208>)
 8000bc2:	789b      	ldrb	r3, [r3, #2]
 8000bc4:	b2db      	uxtb	r3, r3
 8000bc6:	001a      	movs	r2, r3
 8000bc8:	0013      	movs	r3, r2
 8000bca:	015b      	lsls	r3, r3, #5
 8000bcc:	1a9b      	subs	r3, r3, r2
 8000bce:	009b      	lsls	r3, r3, #2
 8000bd0:	189b      	adds	r3, r3, r2
 8000bd2:	00db      	lsls	r3, r3, #3
 8000bd4:	18ca      	adds	r2, r1, r3
 8000bd6:	4b6c      	ldr	r3, [pc, #432]	@ (8000d88 <StartDefaultTask+0x208>)
 8000bd8:	78db      	ldrb	r3, [r3, #3]
 8000bda:	b2db      	uxtb	r3, r3
 8000bdc:	0019      	movs	r1, r3
 8000bde:	4b6b      	ldr	r3, [pc, #428]	@ (8000d8c <StartDefaultTask+0x20c>)
 8000be0:	434b      	muls	r3, r1
 8000be2:	18d2      	adds	r2, r2, r3
 8000be4:	4b68      	ldr	r3, [pc, #416]	@ (8000d88 <StartDefaultTask+0x208>)
 8000be6:	791b      	ldrb	r3, [r3, #4]
 8000be8:	b2db      	uxtb	r3, r3
 8000bea:	0019      	movs	r1, r3
 8000bec:	4b68      	ldr	r3, [pc, #416]	@ (8000d90 <StartDefaultTask+0x210>)
 8000bee:	434b      	muls	r3, r1
 8000bf0:	18d3      	adds	r3, r2, r3
 8000bf2:	617b      	str	r3, [r7, #20]
	uint32_t time_diff_ms = new_timestamp - last_timestamp;
 8000bf4:	69ba      	ldr	r2, [r7, #24]
 8000bf6:	69fb      	ldr	r3, [r7, #28]
 8000bf8:	1ad3      	subs	r3, r2, r3
 8000bfa:	613b      	str	r3, [r7, #16]
	time_ms = time_ms + time_diff_ms;
 8000bfc:	697a      	ldr	r2, [r7, #20]
 8000bfe:	693b      	ldr	r3, [r7, #16]
 8000c00:	18d3      	adds	r3, r2, r3
 8000c02:	617b      	str	r3, [r7, #20]
	last_timestamp = new_timestamp;
 8000c04:	69bb      	ldr	r3, [r7, #24]
 8000c06:	61fb      	str	r3, [r7, #28]
	time.msec = time_ms % 1000;
 8000c08:	697b      	ldr	r3, [r7, #20]
 8000c0a:	22fa      	movs	r2, #250	@ 0xfa
 8000c0c:	0091      	lsls	r1, r2, #2
 8000c0e:	0018      	movs	r0, r3
 8000c10:	f7ff fb12 	bl	8000238 <__aeabi_uidivmod>
 8000c14:	000b      	movs	r3, r1
 8000c16:	b29a      	uxth	r2, r3
 8000c18:	4b5b      	ldr	r3, [pc, #364]	@ (8000d88 <StartDefaultTask+0x208>)
 8000c1a:	801a      	strh	r2, [r3, #0]
	time.sec = (time_ms / 1000) % 60;
 8000c1c:	697b      	ldr	r3, [r7, #20]
 8000c1e:	22fa      	movs	r2, #250	@ 0xfa
 8000c20:	0091      	lsls	r1, r2, #2
 8000c22:	0018      	movs	r0, r3
 8000c24:	f7ff fa82 	bl	800012c <__udivsi3>
 8000c28:	0003      	movs	r3, r0
 8000c2a:	213c      	movs	r1, #60	@ 0x3c
 8000c2c:	0018      	movs	r0, r3
 8000c2e:	f7ff fb03 	bl	8000238 <__aeabi_uidivmod>
 8000c32:	000b      	movs	r3, r1
 8000c34:	b2da      	uxtb	r2, r3
 8000c36:	4b54      	ldr	r3, [pc, #336]	@ (8000d88 <StartDefaultTask+0x208>)
 8000c38:	709a      	strb	r2, [r3, #2]
	time.min = (time_ms / (60 * 1000)) % 60;
 8000c3a:	697b      	ldr	r3, [r7, #20]
 8000c3c:	4953      	ldr	r1, [pc, #332]	@ (8000d8c <StartDefaultTask+0x20c>)
 8000c3e:	0018      	movs	r0, r3
 8000c40:	f7ff fa74 	bl	800012c <__udivsi3>
 8000c44:	0003      	movs	r3, r0
 8000c46:	213c      	movs	r1, #60	@ 0x3c
 8000c48:	0018      	movs	r0, r3
 8000c4a:	f7ff faf5 	bl	8000238 <__aeabi_uidivmod>
 8000c4e:	000b      	movs	r3, r1
 8000c50:	b2da      	uxtb	r2, r3
 8000c52:	4b4d      	ldr	r3, [pc, #308]	@ (8000d88 <StartDefaultTask+0x208>)
 8000c54:	70da      	strb	r2, [r3, #3]
	time.hour = (time_ms / (60 * 60 * 1000)) % 24;
 8000c56:	697b      	ldr	r3, [r7, #20]
 8000c58:	494d      	ldr	r1, [pc, #308]	@ (8000d90 <StartDefaultTask+0x210>)
 8000c5a:	0018      	movs	r0, r3
 8000c5c:	f7ff fa66 	bl	800012c <__udivsi3>
 8000c60:	0003      	movs	r3, r0
 8000c62:	2118      	movs	r1, #24
 8000c64:	0018      	movs	r0, r3
 8000c66:	f7ff fae7 	bl	8000238 <__aeabi_uidivmod>
 8000c6a:	000b      	movs	r3, r1
 8000c6c:	b2da      	uxtb	r2, r3
 8000c6e:	4b46      	ldr	r3, [pc, #280]	@ (8000d88 <StartDefaultTask+0x208>)
 8000c70:	711a      	strb	r2, [r3, #4]

	uint32_t on_time_ms = on_time.msec + (on_time.sec * 1000) + (on_time.min * 60 * 1000) + (on_time.hour * 60 * 60 * 1000);
 8000c72:	4b48      	ldr	r3, [pc, #288]	@ (8000d94 <StartDefaultTask+0x214>)
 8000c74:	881b      	ldrh	r3, [r3, #0]
 8000c76:	b29b      	uxth	r3, r3
 8000c78:	0019      	movs	r1, r3
 8000c7a:	4b46      	ldr	r3, [pc, #280]	@ (8000d94 <StartDefaultTask+0x214>)
 8000c7c:	789b      	ldrb	r3, [r3, #2]
 8000c7e:	b2db      	uxtb	r3, r3
 8000c80:	001a      	movs	r2, r3
 8000c82:	0013      	movs	r3, r2
 8000c84:	015b      	lsls	r3, r3, #5
 8000c86:	1a9b      	subs	r3, r3, r2
 8000c88:	009b      	lsls	r3, r3, #2
 8000c8a:	189b      	adds	r3, r3, r2
 8000c8c:	00db      	lsls	r3, r3, #3
 8000c8e:	18ca      	adds	r2, r1, r3
 8000c90:	4b40      	ldr	r3, [pc, #256]	@ (8000d94 <StartDefaultTask+0x214>)
 8000c92:	78db      	ldrb	r3, [r3, #3]
 8000c94:	b2db      	uxtb	r3, r3
 8000c96:	0019      	movs	r1, r3
 8000c98:	4b3c      	ldr	r3, [pc, #240]	@ (8000d8c <StartDefaultTask+0x20c>)
 8000c9a:	434b      	muls	r3, r1
 8000c9c:	18d2      	adds	r2, r2, r3
 8000c9e:	4b3d      	ldr	r3, [pc, #244]	@ (8000d94 <StartDefaultTask+0x214>)
 8000ca0:	791b      	ldrb	r3, [r3, #4]
 8000ca2:	b2db      	uxtb	r3, r3
 8000ca4:	0019      	movs	r1, r3
 8000ca6:	4b3a      	ldr	r3, [pc, #232]	@ (8000d90 <StartDefaultTask+0x210>)
 8000ca8:	434b      	muls	r3, r1
 8000caa:	18d3      	adds	r3, r2, r3
 8000cac:	60fb      	str	r3, [r7, #12]
	uint32_t off_time_ms = off_time.msec + (off_time.sec * 1000) + (off_time.min * 60 * 1000) + (off_time.hour * 60 * 60 * 1000);
 8000cae:	4b3a      	ldr	r3, [pc, #232]	@ (8000d98 <StartDefaultTask+0x218>)
 8000cb0:	881b      	ldrh	r3, [r3, #0]
 8000cb2:	b29b      	uxth	r3, r3
 8000cb4:	0019      	movs	r1, r3
 8000cb6:	4b38      	ldr	r3, [pc, #224]	@ (8000d98 <StartDefaultTask+0x218>)
 8000cb8:	789b      	ldrb	r3, [r3, #2]
 8000cba:	b2db      	uxtb	r3, r3
 8000cbc:	001a      	movs	r2, r3
 8000cbe:	0013      	movs	r3, r2
 8000cc0:	015b      	lsls	r3, r3, #5
 8000cc2:	1a9b      	subs	r3, r3, r2
 8000cc4:	009b      	lsls	r3, r3, #2
 8000cc6:	189b      	adds	r3, r3, r2
 8000cc8:	00db      	lsls	r3, r3, #3
 8000cca:	18ca      	adds	r2, r1, r3
 8000ccc:	4b32      	ldr	r3, [pc, #200]	@ (8000d98 <StartDefaultTask+0x218>)
 8000cce:	78db      	ldrb	r3, [r3, #3]
 8000cd0:	b2db      	uxtb	r3, r3
 8000cd2:	0019      	movs	r1, r3
 8000cd4:	4b2d      	ldr	r3, [pc, #180]	@ (8000d8c <StartDefaultTask+0x20c>)
 8000cd6:	434b      	muls	r3, r1
 8000cd8:	18d2      	adds	r2, r2, r3
 8000cda:	4b2f      	ldr	r3, [pc, #188]	@ (8000d98 <StartDefaultTask+0x218>)
 8000cdc:	791b      	ldrb	r3, [r3, #4]
 8000cde:	b2db      	uxtb	r3, r3
 8000ce0:	0019      	movs	r1, r3
 8000ce2:	4b2b      	ldr	r3, [pc, #172]	@ (8000d90 <StartDefaultTask+0x210>)
 8000ce4:	434b      	muls	r3, r1
 8000ce6:	18d3      	adds	r3, r2, r3
 8000ce8:	60bb      	str	r3, [r7, #8]

	// Check if passed on/off time
	if ((on_time_ms <= off_time_ms) && (on_time_ms <= time_ms && time_ms < off_time_ms)) {
 8000cea:	68fa      	ldr	r2, [r7, #12]
 8000cec:	68bb      	ldr	r3, [r7, #8]
 8000cee:	429a      	cmp	r2, r3
 8000cf0:	d80f      	bhi.n	8000d12 <StartDefaultTask+0x192>
 8000cf2:	68fa      	ldr	r2, [r7, #12]
 8000cf4:	697b      	ldr	r3, [r7, #20]
 8000cf6:	429a      	cmp	r2, r3
 8000cf8:	d80b      	bhi.n	8000d12 <StartDefaultTask+0x192>
 8000cfa:	697a      	ldr	r2, [r7, #20]
 8000cfc:	68bb      	ldr	r3, [r7, #8]
 8000cfe:	429a      	cmp	r2, r3
 8000d00:	d207      	bcs.n	8000d12 <StartDefaultTask+0x192>
		// Same day on/off
		// Turn on
		HAL_GPIO_WritePin(GPIOA, RELAY_ON_Pin, GPIO_PIN_SET);
 8000d02:	2390      	movs	r3, #144	@ 0x90
 8000d04:	05db      	lsls	r3, r3, #23
 8000d06:	2201      	movs	r2, #1
 8000d08:	2102      	movs	r1, #2
 8000d0a:	0018      	movs	r0, r3
 8000d0c:	f001 f98c 	bl	8002028 <HAL_GPIO_WritePin>
 8000d10:	e01a      	b.n	8000d48 <StartDefaultTask+0x1c8>
	}
	else if ((on_time_ms > off_time_ms) && (on_time_ms <= time_ms || time_ms < off_time_ms)) {
 8000d12:	68fa      	ldr	r2, [r7, #12]
 8000d14:	68bb      	ldr	r3, [r7, #8]
 8000d16:	429a      	cmp	r2, r3
 8000d18:	d90f      	bls.n	8000d3a <StartDefaultTask+0x1ba>
 8000d1a:	68fa      	ldr	r2, [r7, #12]
 8000d1c:	697b      	ldr	r3, [r7, #20]
 8000d1e:	429a      	cmp	r2, r3
 8000d20:	d903      	bls.n	8000d2a <StartDefaultTask+0x1aa>
 8000d22:	697a      	ldr	r2, [r7, #20]
 8000d24:	68bb      	ldr	r3, [r7, #8]
 8000d26:	429a      	cmp	r2, r3
 8000d28:	d207      	bcs.n	8000d3a <StartDefaultTask+0x1ba>
		// Different days on/off
		// Turn on
		HAL_GPIO_WritePin(GPIOA, RELAY_ON_Pin, GPIO_PIN_SET);
 8000d2a:	2390      	movs	r3, #144	@ 0x90
 8000d2c:	05db      	lsls	r3, r3, #23
 8000d2e:	2201      	movs	r2, #1
 8000d30:	2102      	movs	r1, #2
 8000d32:	0018      	movs	r0, r3
 8000d34:	f001 f978 	bl	8002028 <HAL_GPIO_WritePin>
 8000d38:	e006      	b.n	8000d48 <StartDefaultTask+0x1c8>
	}
	else {
		// Turn off
		HAL_GPIO_WritePin(GPIOA, RELAY_ON_Pin, GPIO_PIN_RESET);
 8000d3a:	2390      	movs	r3, #144	@ 0x90
 8000d3c:	05db      	lsls	r3, r3, #23
 8000d3e:	2200      	movs	r2, #0
 8000d40:	2102      	movs	r1, #2
 8000d42:	0018      	movs	r0, r3
 8000d44:	f001 f970 	bl	8002028 <HAL_GPIO_WritePin>
	}

	osSemaphoreRelease(time_semHandle);
 8000d48:	4b0e      	ldr	r3, [pc, #56]	@ (8000d84 <StartDefaultTask+0x204>)
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	0018      	movs	r0, r3
 8000d4e:	f003 fb95 	bl	800447c <osSemaphoreRelease>
	osDelay(5000);
 8000d52:	4b12      	ldr	r3, [pc, #72]	@ (8000d9c <StartDefaultTask+0x21c>)
 8000d54:	0018      	movs	r0, r3
 8000d56:	f003 faff 	bl	8004358 <osDelay>

	HAL_GPIO_WritePin(GPIOA, LED_Pin, GPIO_PIN_SET);
 8000d5a:	2390      	movs	r3, #144	@ 0x90
 8000d5c:	05db      	lsls	r3, r3, #23
 8000d5e:	2201      	movs	r2, #1
 8000d60:	2101      	movs	r1, #1
 8000d62:	0018      	movs	r0, r3
 8000d64:	f001 f960 	bl	8002028 <HAL_GPIO_WritePin>
	osDelay(1);
 8000d68:	2001      	movs	r0, #1
 8000d6a:	f003 faf5 	bl	8004358 <osDelay>
	HAL_GPIO_WritePin(GPIOA, LED_Pin, GPIO_PIN_RESET);
 8000d6e:	2390      	movs	r3, #144	@ 0x90
 8000d70:	05db      	lsls	r3, r3, #23
 8000d72:	2200      	movs	r2, #0
 8000d74:	2101      	movs	r1, #1
 8000d76:	0018      	movs	r0, r3
 8000d78:	f001 f956 	bl	8002028 <HAL_GPIO_WritePin>
  {
 8000d7c:	e712      	b.n	8000ba4 <StartDefaultTask+0x24>
 8000d7e:	46c0      	nop			@ (mov r8, r8)
 8000d80:	2000026c 	.word	0x2000026c
 8000d84:	20000344 	.word	0x20000344
 8000d88:	20000348 	.word	0x20000348
 8000d8c:	0000ea60 	.word	0x0000ea60
 8000d90:	0036ee80 	.word	0x0036ee80
 8000d94:	20000000 	.word	0x20000000
 8000d98:	20000008 	.word	0x20000008
 8000d9c:	00001388 	.word	0x00001388

08000da0 <start_console_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_start_console_task */
void start_console_task(void const * argument)
{
 8000da0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000da2:	b085      	sub	sp, #20
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN start_console_task */
  HAL_StatusTypeDef ret;
  uint8_t rx_byte = 0;
 8000da8:	230e      	movs	r3, #14
 8000daa:	18fb      	adds	r3, r7, r3
 8000dac:	2200      	movs	r2, #0
 8000dae:	701a      	strb	r2, [r3, #0]

  HAL_UART_Transmit(&huart2, (const uint8_t *)"****\nBoot\n", 10, 1000);
 8000db0:	23fa      	movs	r3, #250	@ 0xfa
 8000db2:	009b      	lsls	r3, r3, #2
 8000db4:	4922      	ldr	r1, [pc, #136]	@ (8000e40 <start_console_task+0xa0>)
 8000db6:	4823      	ldr	r0, [pc, #140]	@ (8000e44 <start_console_task+0xa4>)
 8000db8:	220a      	movs	r2, #10
 8000dba:	f002 fd5f 	bl	800387c <HAL_UART_Transmit>

  /* Infinite loop */
  for(;;)
  {
    ret = HAL_UART_Receive(&huart2, &rx_byte, 1, 1000);
 8000dbe:	260f      	movs	r6, #15
 8000dc0:	19bc      	adds	r4, r7, r6
 8000dc2:	23fa      	movs	r3, #250	@ 0xfa
 8000dc4:	009b      	lsls	r3, r3, #2
 8000dc6:	250e      	movs	r5, #14
 8000dc8:	1979      	adds	r1, r7, r5
 8000dca:	481e      	ldr	r0, [pc, #120]	@ (8000e44 <start_console_task+0xa4>)
 8000dcc:	2201      	movs	r2, #1
 8000dce:	f002 fdf5 	bl	80039bc <HAL_UART_Receive>
 8000dd2:	0003      	movs	r3, r0
 8000dd4:	7023      	strb	r3, [r4, #0]
    switch (ret) {
 8000dd6:	19bb      	adds	r3, r7, r6
 8000dd8:	781b      	ldrb	r3, [r3, #0]
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d12c      	bne.n	8000e38 <start_console_task+0x98>
    case HAL_TIMEOUT:
    case HAL_ERROR:
    case HAL_BUSY:
    	break;
    case HAL_OK:
    	HAL_UART_Transmit(&huart2, &rx_byte, 1, 1000); // Echo
 8000dde:	23fa      	movs	r3, #250	@ 0xfa
 8000de0:	009b      	lsls	r3, r3, #2
 8000de2:	1979      	adds	r1, r7, r5
 8000de4:	4817      	ldr	r0, [pc, #92]	@ (8000e44 <start_console_task+0xa4>)
 8000de6:	2201      	movs	r2, #1
 8000de8:	f002 fd48 	bl	800387c <HAL_UART_Transmit>
    	if (rx_byte == '\n' || rx_byte == '\r') {
 8000dec:	197b      	adds	r3, r7, r5
 8000dee:	781b      	ldrb	r3, [r3, #0]
 8000df0:	2b0a      	cmp	r3, #10
 8000df2:	d003      	beq.n	8000dfc <start_console_task+0x5c>
 8000df4:	197b      	adds	r3, r7, r5
 8000df6:	781b      	ldrb	r3, [r3, #0]
 8000df8:	2b0d      	cmp	r3, #13
 8000dfa:	d10a      	bne.n	8000e12 <start_console_task+0x72>
    		rx_buffer[rx_index] = 0; // Terminate string
 8000dfc:	4b12      	ldr	r3, [pc, #72]	@ (8000e48 <start_console_task+0xa8>)
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	4a12      	ldr	r2, [pc, #72]	@ (8000e4c <start_console_task+0xac>)
 8000e02:	2100      	movs	r1, #0
 8000e04:	54d1      	strb	r1, [r2, r3]
    		handle_rx_complete();
 8000e06:	f7ff fc47 	bl	8000698 <handle_rx_complete>
    		rx_index = 0;
 8000e0a:	4b0f      	ldr	r3, [pc, #60]	@ (8000e48 <start_console_task+0xa8>)
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	601a      	str	r2, [r3, #0]
 8000e10:	e012      	b.n	8000e38 <start_console_task+0x98>
    	} else {
    		rx_buffer[rx_index] = rx_byte;
 8000e12:	4b0d      	ldr	r3, [pc, #52]	@ (8000e48 <start_console_task+0xa8>)
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	220e      	movs	r2, #14
 8000e18:	18ba      	adds	r2, r7, r2
 8000e1a:	7811      	ldrb	r1, [r2, #0]
 8000e1c:	4a0b      	ldr	r2, [pc, #44]	@ (8000e4c <start_console_task+0xac>)
 8000e1e:	54d1      	strb	r1, [r2, r3]
    		rx_index++;
 8000e20:	4b09      	ldr	r3, [pc, #36]	@ (8000e48 <start_console_task+0xa8>)
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	1c5a      	adds	r2, r3, #1
 8000e26:	4b08      	ldr	r3, [pc, #32]	@ (8000e48 <start_console_task+0xa8>)
 8000e28:	601a      	str	r2, [r3, #0]
    		if (rx_index >= (BUF_SIZE - 1)) {
 8000e2a:	4b07      	ldr	r3, [pc, #28]	@ (8000e48 <start_console_task+0xa8>)
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	2b3e      	cmp	r3, #62	@ 0x3e
 8000e30:	d902      	bls.n	8000e38 <start_console_task+0x98>
    			// Too long command...
    			// TODO: print error
    			rx_index = 0;
 8000e32:	4b05      	ldr	r3, [pc, #20]	@ (8000e48 <start_console_task+0xa8>)
 8000e34:	2200      	movs	r2, #0
 8000e36:	601a      	str	r2, [r3, #0]
    		}
    	}
    }

    osDelay(1);
 8000e38:	2001      	movs	r0, #1
 8000e3a:	f003 fa8d 	bl	8004358 <osDelay>
    ret = HAL_UART_Receive(&huart2, &rx_byte, 1, 1000);
 8000e3e:	e7be      	b.n	8000dbe <start_console_task+0x1e>
 8000e40:	08007840 	.word	0x08007840
 8000e44:	200002b4 	.word	0x200002b4
 8000e48:	20000390 	.word	0x20000390
 8000e4c:	20000350 	.word	0x20000350

08000e50 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e54:	b672      	cpsid	i
}
 8000e56:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e58:	46c0      	nop			@ (mov r8, r8)
 8000e5a:	e7fd      	b.n	8000e58 <Error_Handler+0x8>

08000e5c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b082      	sub	sp, #8
 8000e60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e62:	4b12      	ldr	r3, [pc, #72]	@ (8000eac <HAL_MspInit+0x50>)
 8000e64:	699a      	ldr	r2, [r3, #24]
 8000e66:	4b11      	ldr	r3, [pc, #68]	@ (8000eac <HAL_MspInit+0x50>)
 8000e68:	2101      	movs	r1, #1
 8000e6a:	430a      	orrs	r2, r1
 8000e6c:	619a      	str	r2, [r3, #24]
 8000e6e:	4b0f      	ldr	r3, [pc, #60]	@ (8000eac <HAL_MspInit+0x50>)
 8000e70:	699b      	ldr	r3, [r3, #24]
 8000e72:	2201      	movs	r2, #1
 8000e74:	4013      	ands	r3, r2
 8000e76:	607b      	str	r3, [r7, #4]
 8000e78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e7a:	4b0c      	ldr	r3, [pc, #48]	@ (8000eac <HAL_MspInit+0x50>)
 8000e7c:	69da      	ldr	r2, [r3, #28]
 8000e7e:	4b0b      	ldr	r3, [pc, #44]	@ (8000eac <HAL_MspInit+0x50>)
 8000e80:	2180      	movs	r1, #128	@ 0x80
 8000e82:	0549      	lsls	r1, r1, #21
 8000e84:	430a      	orrs	r2, r1
 8000e86:	61da      	str	r2, [r3, #28]
 8000e88:	4b08      	ldr	r3, [pc, #32]	@ (8000eac <HAL_MspInit+0x50>)
 8000e8a:	69da      	ldr	r2, [r3, #28]
 8000e8c:	2380      	movs	r3, #128	@ 0x80
 8000e8e:	055b      	lsls	r3, r3, #21
 8000e90:	4013      	ands	r3, r2
 8000e92:	603b      	str	r3, [r7, #0]
 8000e94:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8000e96:	2302      	movs	r3, #2
 8000e98:	425b      	negs	r3, r3
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	2103      	movs	r1, #3
 8000e9e:	0018      	movs	r0, r3
 8000ea0:	f000 ff30 	bl	8001d04 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ea4:	46c0      	nop			@ (mov r8, r8)
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	b002      	add	sp, #8
 8000eaa:	bd80      	pop	{r7, pc}
 8000eac:	40021000 	.word	0x40021000

08000eb0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000eb0:	b590      	push	{r4, r7, lr}
 8000eb2:	b08b      	sub	sp, #44	@ 0x2c
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eb8:	2414      	movs	r4, #20
 8000eba:	193b      	adds	r3, r7, r4
 8000ebc:	0018      	movs	r0, r3
 8000ebe:	2314      	movs	r3, #20
 8000ec0:	001a      	movs	r2, r3
 8000ec2:	2100      	movs	r1, #0
 8000ec4:	f005 facc 	bl	8006460 <memset>
  if(hadc->Instance==ADC1)
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	4a19      	ldr	r2, [pc, #100]	@ (8000f34 <HAL_ADC_MspInit+0x84>)
 8000ece:	4293      	cmp	r3, r2
 8000ed0:	d12b      	bne.n	8000f2a <HAL_ADC_MspInit+0x7a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000ed2:	4b19      	ldr	r3, [pc, #100]	@ (8000f38 <HAL_ADC_MspInit+0x88>)
 8000ed4:	699a      	ldr	r2, [r3, #24]
 8000ed6:	4b18      	ldr	r3, [pc, #96]	@ (8000f38 <HAL_ADC_MspInit+0x88>)
 8000ed8:	2180      	movs	r1, #128	@ 0x80
 8000eda:	0089      	lsls	r1, r1, #2
 8000edc:	430a      	orrs	r2, r1
 8000ede:	619a      	str	r2, [r3, #24]
 8000ee0:	4b15      	ldr	r3, [pc, #84]	@ (8000f38 <HAL_ADC_MspInit+0x88>)
 8000ee2:	699a      	ldr	r2, [r3, #24]
 8000ee4:	2380      	movs	r3, #128	@ 0x80
 8000ee6:	009b      	lsls	r3, r3, #2
 8000ee8:	4013      	ands	r3, r2
 8000eea:	613b      	str	r3, [r7, #16]
 8000eec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eee:	4b12      	ldr	r3, [pc, #72]	@ (8000f38 <HAL_ADC_MspInit+0x88>)
 8000ef0:	695a      	ldr	r2, [r3, #20]
 8000ef2:	4b11      	ldr	r3, [pc, #68]	@ (8000f38 <HAL_ADC_MspInit+0x88>)
 8000ef4:	2180      	movs	r1, #128	@ 0x80
 8000ef6:	0289      	lsls	r1, r1, #10
 8000ef8:	430a      	orrs	r2, r1
 8000efa:	615a      	str	r2, [r3, #20]
 8000efc:	4b0e      	ldr	r3, [pc, #56]	@ (8000f38 <HAL_ADC_MspInit+0x88>)
 8000efe:	695a      	ldr	r2, [r3, #20]
 8000f00:	2380      	movs	r3, #128	@ 0x80
 8000f02:	029b      	lsls	r3, r3, #10
 8000f04:	4013      	ands	r3, r2
 8000f06:	60fb      	str	r3, [r7, #12]
 8000f08:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA4     ------> ADC_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000f0a:	193b      	adds	r3, r7, r4
 8000f0c:	2210      	movs	r2, #16
 8000f0e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f10:	193b      	adds	r3, r7, r4
 8000f12:	2203      	movs	r2, #3
 8000f14:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f16:	193b      	adds	r3, r7, r4
 8000f18:	2200      	movs	r2, #0
 8000f1a:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f1c:	193a      	adds	r2, r7, r4
 8000f1e:	2390      	movs	r3, #144	@ 0x90
 8000f20:	05db      	lsls	r3, r3, #23
 8000f22:	0011      	movs	r1, r2
 8000f24:	0018      	movs	r0, r3
 8000f26:	f000 ff0f 	bl	8001d48 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000f2a:	46c0      	nop			@ (mov r8, r8)
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	b00b      	add	sp, #44	@ 0x2c
 8000f30:	bd90      	pop	{r4, r7, pc}
 8000f32:	46c0      	nop			@ (mov r8, r8)
 8000f34:	40012400 	.word	0x40012400
 8000f38:	40021000 	.word	0x40021000

08000f3c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b084      	sub	sp, #16
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	4a0a      	ldr	r2, [pc, #40]	@ (8000f74 <HAL_TIM_Base_MspInit+0x38>)
 8000f4a:	4293      	cmp	r3, r2
 8000f4c:	d10d      	bne.n	8000f6a <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000f4e:	4b0a      	ldr	r3, [pc, #40]	@ (8000f78 <HAL_TIM_Base_MspInit+0x3c>)
 8000f50:	699a      	ldr	r2, [r3, #24]
 8000f52:	4b09      	ldr	r3, [pc, #36]	@ (8000f78 <HAL_TIM_Base_MspInit+0x3c>)
 8000f54:	2180      	movs	r1, #128	@ 0x80
 8000f56:	0109      	lsls	r1, r1, #4
 8000f58:	430a      	orrs	r2, r1
 8000f5a:	619a      	str	r2, [r3, #24]
 8000f5c:	4b06      	ldr	r3, [pc, #24]	@ (8000f78 <HAL_TIM_Base_MspInit+0x3c>)
 8000f5e:	699a      	ldr	r2, [r3, #24]
 8000f60:	2380      	movs	r3, #128	@ 0x80
 8000f62:	011b      	lsls	r3, r3, #4
 8000f64:	4013      	ands	r3, r2
 8000f66:	60fb      	str	r3, [r7, #12]
 8000f68:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8000f6a:	46c0      	nop			@ (mov r8, r8)
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	b004      	add	sp, #16
 8000f70:	bd80      	pop	{r7, pc}
 8000f72:	46c0      	nop			@ (mov r8, r8)
 8000f74:	40012c00 	.word	0x40012c00
 8000f78:	40021000 	.word	0x40021000

08000f7c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000f7c:	b590      	push	{r4, r7, lr}
 8000f7e:	b089      	sub	sp, #36	@ 0x24
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f84:	240c      	movs	r4, #12
 8000f86:	193b      	adds	r3, r7, r4
 8000f88:	0018      	movs	r0, r3
 8000f8a:	2314      	movs	r3, #20
 8000f8c:	001a      	movs	r2, r3
 8000f8e:	2100      	movs	r1, #0
 8000f90:	f005 fa66 	bl	8006460 <memset>
  if(htim->Instance==TIM1)
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	4a15      	ldr	r2, [pc, #84]	@ (8000ff0 <HAL_TIM_MspPostInit+0x74>)
 8000f9a:	4293      	cmp	r3, r2
 8000f9c:	d124      	bne.n	8000fe8 <HAL_TIM_MspPostInit+0x6c>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f9e:	4b15      	ldr	r3, [pc, #84]	@ (8000ff4 <HAL_TIM_MspPostInit+0x78>)
 8000fa0:	695a      	ldr	r2, [r3, #20]
 8000fa2:	4b14      	ldr	r3, [pc, #80]	@ (8000ff4 <HAL_TIM_MspPostInit+0x78>)
 8000fa4:	2180      	movs	r1, #128	@ 0x80
 8000fa6:	0289      	lsls	r1, r1, #10
 8000fa8:	430a      	orrs	r2, r1
 8000faa:	615a      	str	r2, [r3, #20]
 8000fac:	4b11      	ldr	r3, [pc, #68]	@ (8000ff4 <HAL_TIM_MspPostInit+0x78>)
 8000fae:	695a      	ldr	r2, [r3, #20]
 8000fb0:	2380      	movs	r3, #128	@ 0x80
 8000fb2:	029b      	lsls	r3, r3, #10
 8000fb4:	4013      	ands	r3, r2
 8000fb6:	60bb      	str	r3, [r7, #8]
 8000fb8:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA7     ------> TIM1_CH1N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000fba:	0021      	movs	r1, r4
 8000fbc:	187b      	adds	r3, r7, r1
 8000fbe:	2280      	movs	r2, #128	@ 0x80
 8000fc0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fc2:	187b      	adds	r3, r7, r1
 8000fc4:	2202      	movs	r2, #2
 8000fc6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc8:	187b      	adds	r3, r7, r1
 8000fca:	2200      	movs	r2, #0
 8000fcc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fce:	187b      	adds	r3, r7, r1
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8000fd4:	187b      	adds	r3, r7, r1
 8000fd6:	2202      	movs	r2, #2
 8000fd8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fda:	187a      	adds	r2, r7, r1
 8000fdc:	2390      	movs	r3, #144	@ 0x90
 8000fde:	05db      	lsls	r3, r3, #23
 8000fe0:	0011      	movs	r1, r2
 8000fe2:	0018      	movs	r0, r3
 8000fe4:	f000 feb0 	bl	8001d48 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8000fe8:	46c0      	nop			@ (mov r8, r8)
 8000fea:	46bd      	mov	sp, r7
 8000fec:	b009      	add	sp, #36	@ 0x24
 8000fee:	bd90      	pop	{r4, r7, pc}
 8000ff0:	40012c00 	.word	0x40012c00
 8000ff4:	40021000 	.word	0x40021000

08000ff8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ff8:	b590      	push	{r4, r7, lr}
 8000ffa:	b08b      	sub	sp, #44	@ 0x2c
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001000:	2414      	movs	r4, #20
 8001002:	193b      	adds	r3, r7, r4
 8001004:	0018      	movs	r0, r3
 8001006:	2314      	movs	r3, #20
 8001008:	001a      	movs	r2, r3
 800100a:	2100      	movs	r1, #0
 800100c:	f005 fa28 	bl	8006460 <memset>
  if(huart->Instance==USART2)
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	4a1c      	ldr	r2, [pc, #112]	@ (8001088 <HAL_UART_MspInit+0x90>)
 8001016:	4293      	cmp	r3, r2
 8001018:	d132      	bne.n	8001080 <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800101a:	4b1c      	ldr	r3, [pc, #112]	@ (800108c <HAL_UART_MspInit+0x94>)
 800101c:	69da      	ldr	r2, [r3, #28]
 800101e:	4b1b      	ldr	r3, [pc, #108]	@ (800108c <HAL_UART_MspInit+0x94>)
 8001020:	2180      	movs	r1, #128	@ 0x80
 8001022:	0289      	lsls	r1, r1, #10
 8001024:	430a      	orrs	r2, r1
 8001026:	61da      	str	r2, [r3, #28]
 8001028:	4b18      	ldr	r3, [pc, #96]	@ (800108c <HAL_UART_MspInit+0x94>)
 800102a:	69da      	ldr	r2, [r3, #28]
 800102c:	2380      	movs	r3, #128	@ 0x80
 800102e:	029b      	lsls	r3, r3, #10
 8001030:	4013      	ands	r3, r2
 8001032:	613b      	str	r3, [r7, #16]
 8001034:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001036:	4b15      	ldr	r3, [pc, #84]	@ (800108c <HAL_UART_MspInit+0x94>)
 8001038:	695a      	ldr	r2, [r3, #20]
 800103a:	4b14      	ldr	r3, [pc, #80]	@ (800108c <HAL_UART_MspInit+0x94>)
 800103c:	2180      	movs	r1, #128	@ 0x80
 800103e:	0289      	lsls	r1, r1, #10
 8001040:	430a      	orrs	r2, r1
 8001042:	615a      	str	r2, [r3, #20]
 8001044:	4b11      	ldr	r3, [pc, #68]	@ (800108c <HAL_UART_MspInit+0x94>)
 8001046:	695a      	ldr	r2, [r3, #20]
 8001048:	2380      	movs	r3, #128	@ 0x80
 800104a:	029b      	lsls	r3, r3, #10
 800104c:	4013      	ands	r3, r2
 800104e:	60fb      	str	r3, [r7, #12]
 8001050:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001052:	0021      	movs	r1, r4
 8001054:	187b      	adds	r3, r7, r1
 8001056:	220c      	movs	r2, #12
 8001058:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800105a:	187b      	adds	r3, r7, r1
 800105c:	2202      	movs	r2, #2
 800105e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001060:	187b      	adds	r3, r7, r1
 8001062:	2200      	movs	r2, #0
 8001064:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001066:	187b      	adds	r3, r7, r1
 8001068:	2203      	movs	r2, #3
 800106a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 800106c:	187b      	adds	r3, r7, r1
 800106e:	2201      	movs	r2, #1
 8001070:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001072:	187a      	adds	r2, r7, r1
 8001074:	2390      	movs	r3, #144	@ 0x90
 8001076:	05db      	lsls	r3, r3, #23
 8001078:	0011      	movs	r1, r2
 800107a:	0018      	movs	r0, r3
 800107c:	f000 fe64 	bl	8001d48 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001080:	46c0      	nop			@ (mov r8, r8)
 8001082:	46bd      	mov	sp, r7
 8001084:	b00b      	add	sp, #44	@ 0x2c
 8001086:	bd90      	pop	{r4, r7, pc}
 8001088:	40004400 	.word	0x40004400
 800108c:	40021000 	.word	0x40021000

08001090 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001094:	46c0      	nop			@ (mov r8, r8)
 8001096:	e7fd      	b.n	8001094 <NMI_Handler+0x4>

08001098 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800109c:	46c0      	nop			@ (mov r8, r8)
 800109e:	e7fd      	b.n	800109c <HardFault_Handler+0x4>

080010a0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010a4:	f000 f8d0 	bl	8001248 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80010a8:	f004 fcd8 	bl	8005a5c <xTaskGetSchedulerState>
 80010ac:	0003      	movs	r3, r0
 80010ae:	2b01      	cmp	r3, #1
 80010b0:	d001      	beq.n	80010b6 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80010b2:	f004 ff91 	bl	8005fd8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010b6:	46c0      	nop			@ (mov r8, r8)
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bd80      	pop	{r7, pc}

080010bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b086      	sub	sp, #24
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80010c4:	4a14      	ldr	r2, [pc, #80]	@ (8001118 <_sbrk+0x5c>)
 80010c6:	4b15      	ldr	r3, [pc, #84]	@ (800111c <_sbrk+0x60>)
 80010c8:	1ad3      	subs	r3, r2, r3
 80010ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80010cc:	697b      	ldr	r3, [r7, #20]
 80010ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80010d0:	4b13      	ldr	r3, [pc, #76]	@ (8001120 <_sbrk+0x64>)
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d102      	bne.n	80010de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80010d8:	4b11      	ldr	r3, [pc, #68]	@ (8001120 <_sbrk+0x64>)
 80010da:	4a12      	ldr	r2, [pc, #72]	@ (8001124 <_sbrk+0x68>)
 80010dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80010de:	4b10      	ldr	r3, [pc, #64]	@ (8001120 <_sbrk+0x64>)
 80010e0:	681a      	ldr	r2, [r3, #0]
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	18d3      	adds	r3, r2, r3
 80010e6:	693a      	ldr	r2, [r7, #16]
 80010e8:	429a      	cmp	r2, r3
 80010ea:	d207      	bcs.n	80010fc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80010ec:	f005 fa20 	bl	8006530 <__errno>
 80010f0:	0003      	movs	r3, r0
 80010f2:	220c      	movs	r2, #12
 80010f4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80010f6:	2301      	movs	r3, #1
 80010f8:	425b      	negs	r3, r3
 80010fa:	e009      	b.n	8001110 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80010fc:	4b08      	ldr	r3, [pc, #32]	@ (8001120 <_sbrk+0x64>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001102:	4b07      	ldr	r3, [pc, #28]	@ (8001120 <_sbrk+0x64>)
 8001104:	681a      	ldr	r2, [r3, #0]
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	18d2      	adds	r2, r2, r3
 800110a:	4b05      	ldr	r3, [pc, #20]	@ (8001120 <_sbrk+0x64>)
 800110c:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800110e:	68fb      	ldr	r3, [r7, #12]
}
 8001110:	0018      	movs	r0, r3
 8001112:	46bd      	mov	sp, r7
 8001114:	b006      	add	sp, #24
 8001116:	bd80      	pop	{r7, pc}
 8001118:	20001800 	.word	0x20001800
 800111c:	00000400 	.word	0x00000400
 8001120:	20000394 	.word	0x20000394
 8001124:	20000e28 	.word	0x20000e28

08001128 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 800112c:	46c0      	nop			@ (mov r8, r8)
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}
	...

08001134 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001134:	4813      	ldr	r0, [pc, #76]	@ (8001184 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001136:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001138:	f7ff fff6 	bl	8001128 <SystemInit>

/*Check if boot space corresponds to test memory*/
 
    LDR R0,=0x00000004
 800113c:	4812      	ldr	r0, [pc, #72]	@ (8001188 <LoopForever+0x6>)
    LDR R1, [R0]
 800113e:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8001140:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 8001142:	4a12      	ldr	r2, [pc, #72]	@ (800118c <LoopForever+0xa>)
    CMP R1, R2
 8001144:	4291      	cmp	r1, r2
    BNE ApplicationStart
 8001146:	d105      	bne.n	8001154 <ApplicationStart>

 /*SYSCFG clock enable*/

    LDR R0,=0x40021018
 8001148:	4811      	ldr	r0, [pc, #68]	@ (8001190 <LoopForever+0xe>)
    LDR R1,=0x00000001
 800114a:	4912      	ldr	r1, [pc, #72]	@ (8001194 <LoopForever+0x12>)
    STR R1, [R0]
 800114c:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 800114e:	4812      	ldr	r0, [pc, #72]	@ (8001198 <LoopForever+0x16>)
    LDR R1,=0x00000000
 8001150:	4912      	ldr	r1, [pc, #72]	@ (800119c <LoopForever+0x1a>)
    STR R1, [R0]
 8001152:	6001      	str	r1, [r0, #0]

08001154 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001154:	4812      	ldr	r0, [pc, #72]	@ (80011a0 <LoopForever+0x1e>)
  ldr r1, =_edata
 8001156:	4913      	ldr	r1, [pc, #76]	@ (80011a4 <LoopForever+0x22>)
  ldr r2, =_sidata
 8001158:	4a13      	ldr	r2, [pc, #76]	@ (80011a8 <LoopForever+0x26>)
  movs r3, #0
 800115a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800115c:	e002      	b.n	8001164 <LoopCopyDataInit>

0800115e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800115e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001160:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001162:	3304      	adds	r3, #4

08001164 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001164:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001166:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001168:	d3f9      	bcc.n	800115e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800116a:	4a10      	ldr	r2, [pc, #64]	@ (80011ac <LoopForever+0x2a>)
  ldr r4, =_ebss
 800116c:	4c10      	ldr	r4, [pc, #64]	@ (80011b0 <LoopForever+0x2e>)
  movs r3, #0
 800116e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001170:	e001      	b.n	8001176 <LoopFillZerobss>

08001172 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001172:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001174:	3204      	adds	r2, #4

08001176 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001176:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001178:	d3fb      	bcc.n	8001172 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800117a:	f005 f9df 	bl	800653c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800117e:	f7ff f879 	bl	8000274 <main>

08001182 <LoopForever>:

LoopForever:
    b LoopForever
 8001182:	e7fe      	b.n	8001182 <LoopForever>
  ldr   r0, =_estack
 8001184:	20001800 	.word	0x20001800
    LDR R0,=0x00000004
 8001188:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 800118c:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021018
 8001190:	40021018 	.word	0x40021018
    LDR R1,=0x00000001
 8001194:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 8001198:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 800119c:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 80011a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011a4:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80011a8:	080079f0 	.word	0x080079f0
  ldr r2, =_sbss
 80011ac:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80011b0:	20000e28 	.word	0x20000e28

080011b4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80011b4:	e7fe      	b.n	80011b4 <ADC1_IRQHandler>
	...

080011b8 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80011bc:	4b07      	ldr	r3, [pc, #28]	@ (80011dc <HAL_Init+0x24>)
 80011be:	681a      	ldr	r2, [r3, #0]
 80011c0:	4b06      	ldr	r3, [pc, #24]	@ (80011dc <HAL_Init+0x24>)
 80011c2:	2110      	movs	r1, #16
 80011c4:	430a      	orrs	r2, r1
 80011c6:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80011c8:	2003      	movs	r0, #3
 80011ca:	f000 f809 	bl	80011e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80011ce:	f7ff fe45 	bl	8000e5c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80011d2:	2300      	movs	r3, #0
}
 80011d4:	0018      	movs	r0, r3
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}
 80011da:	46c0      	nop			@ (mov r8, r8)
 80011dc:	40022000 	.word	0x40022000

080011e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011e0:	b590      	push	{r4, r7, lr}
 80011e2:	b083      	sub	sp, #12
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80011e8:	4b14      	ldr	r3, [pc, #80]	@ (800123c <HAL_InitTick+0x5c>)
 80011ea:	681c      	ldr	r4, [r3, #0]
 80011ec:	4b14      	ldr	r3, [pc, #80]	@ (8001240 <HAL_InitTick+0x60>)
 80011ee:	781b      	ldrb	r3, [r3, #0]
 80011f0:	0019      	movs	r1, r3
 80011f2:	23fa      	movs	r3, #250	@ 0xfa
 80011f4:	0098      	lsls	r0, r3, #2
 80011f6:	f7fe ff99 	bl	800012c <__udivsi3>
 80011fa:	0003      	movs	r3, r0
 80011fc:	0019      	movs	r1, r3
 80011fe:	0020      	movs	r0, r4
 8001200:	f7fe ff94 	bl	800012c <__udivsi3>
 8001204:	0003      	movs	r3, r0
 8001206:	0018      	movs	r0, r3
 8001208:	f000 fd91 	bl	8001d2e <HAL_SYSTICK_Config>
 800120c:	1e03      	subs	r3, r0, #0
 800120e:	d001      	beq.n	8001214 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001210:	2301      	movs	r3, #1
 8001212:	e00f      	b.n	8001234 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	2b03      	cmp	r3, #3
 8001218:	d80b      	bhi.n	8001232 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800121a:	6879      	ldr	r1, [r7, #4]
 800121c:	2301      	movs	r3, #1
 800121e:	425b      	negs	r3, r3
 8001220:	2200      	movs	r2, #0
 8001222:	0018      	movs	r0, r3
 8001224:	f000 fd6e 	bl	8001d04 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001228:	4b06      	ldr	r3, [pc, #24]	@ (8001244 <HAL_InitTick+0x64>)
 800122a:	687a      	ldr	r2, [r7, #4]
 800122c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 800122e:	2300      	movs	r3, #0
 8001230:	e000      	b.n	8001234 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8001232:	2301      	movs	r3, #1
}
 8001234:	0018      	movs	r0, r3
 8001236:	46bd      	mov	sp, r7
 8001238:	b003      	add	sp, #12
 800123a:	bd90      	pop	{r4, r7, pc}
 800123c:	20000010 	.word	0x20000010
 8001240:	20000018 	.word	0x20000018
 8001244:	20000014 	.word	0x20000014

08001248 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800124c:	4b05      	ldr	r3, [pc, #20]	@ (8001264 <HAL_IncTick+0x1c>)
 800124e:	781b      	ldrb	r3, [r3, #0]
 8001250:	001a      	movs	r2, r3
 8001252:	4b05      	ldr	r3, [pc, #20]	@ (8001268 <HAL_IncTick+0x20>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	18d2      	adds	r2, r2, r3
 8001258:	4b03      	ldr	r3, [pc, #12]	@ (8001268 <HAL_IncTick+0x20>)
 800125a:	601a      	str	r2, [r3, #0]
}
 800125c:	46c0      	nop			@ (mov r8, r8)
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}
 8001262:	46c0      	nop			@ (mov r8, r8)
 8001264:	20000018 	.word	0x20000018
 8001268:	20000398 	.word	0x20000398

0800126c <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	af00      	add	r7, sp, #0
  return uwTick;
 8001270:	4b02      	ldr	r3, [pc, #8]	@ (800127c <HAL_GetTick+0x10>)
 8001272:	681b      	ldr	r3, [r3, #0]
}
 8001274:	0018      	movs	r0, r3
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}
 800127a:	46c0      	nop			@ (mov r8, r8)
 800127c:	20000398 	.word	0x20000398

08001280 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b084      	sub	sp, #16
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001288:	230f      	movs	r3, #15
 800128a:	18fb      	adds	r3, r7, r3
 800128c:	2200      	movs	r2, #0
 800128e:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8001290:	2300      	movs	r3, #0
 8001292:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	2b00      	cmp	r3, #0
 8001298:	d101      	bne.n	800129e <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 800129a:	2301      	movs	r3, #1
 800129c:	e125      	b.n	80014ea <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d10a      	bne.n	80012bc <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	2200      	movs	r2, #0
 80012aa:	63da      	str	r2, [r3, #60]	@ 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	2234      	movs	r2, #52	@ 0x34
 80012b0:	2100      	movs	r1, #0
 80012b2:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	0018      	movs	r0, r3
 80012b8:	f7ff fdfa 	bl	8000eb0 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80012c0:	2210      	movs	r2, #16
 80012c2:	4013      	ands	r3, r2
 80012c4:	d000      	beq.n	80012c8 <HAL_ADC_Init+0x48>
 80012c6:	e103      	b.n	80014d0 <HAL_ADC_Init+0x250>
 80012c8:	230f      	movs	r3, #15
 80012ca:	18fb      	adds	r3, r7, r3
 80012cc:	781b      	ldrb	r3, [r3, #0]
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d000      	beq.n	80012d4 <HAL_ADC_Init+0x54>
 80012d2:	e0fd      	b.n	80014d0 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	689b      	ldr	r3, [r3, #8]
 80012da:	2204      	movs	r2, #4
 80012dc:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 80012de:	d000      	beq.n	80012e2 <HAL_ADC_Init+0x62>
 80012e0:	e0f6      	b.n	80014d0 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80012e6:	4a83      	ldr	r2, [pc, #524]	@ (80014f4 <HAL_ADC_Init+0x274>)
 80012e8:	4013      	ands	r3, r2
 80012ea:	2202      	movs	r2, #2
 80012ec:	431a      	orrs	r2, r3
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	639a      	str	r2, [r3, #56]	@ 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	689b      	ldr	r3, [r3, #8]
 80012f8:	2203      	movs	r2, #3
 80012fa:	4013      	ands	r3, r2
 80012fc:	2b01      	cmp	r3, #1
 80012fe:	d112      	bne.n	8001326 <HAL_ADC_Init+0xa6>
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	2201      	movs	r2, #1
 8001308:	4013      	ands	r3, r2
 800130a:	2b01      	cmp	r3, #1
 800130c:	d009      	beq.n	8001322 <HAL_ADC_Init+0xa2>
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	68da      	ldr	r2, [r3, #12]
 8001314:	2380      	movs	r3, #128	@ 0x80
 8001316:	021b      	lsls	r3, r3, #8
 8001318:	401a      	ands	r2, r3
 800131a:	2380      	movs	r3, #128	@ 0x80
 800131c:	021b      	lsls	r3, r3, #8
 800131e:	429a      	cmp	r2, r3
 8001320:	d101      	bne.n	8001326 <HAL_ADC_Init+0xa6>
 8001322:	2301      	movs	r3, #1
 8001324:	e000      	b.n	8001328 <HAL_ADC_Init+0xa8>
 8001326:	2300      	movs	r3, #0
 8001328:	2b00      	cmp	r3, #0
 800132a:	d116      	bne.n	800135a <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	68db      	ldr	r3, [r3, #12]
 8001332:	2218      	movs	r2, #24
 8001334:	4393      	bics	r3, r2
 8001336:	0019      	movs	r1, r3
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	689a      	ldr	r2, [r3, #8]
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	430a      	orrs	r2, r1
 8001342:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	691b      	ldr	r3, [r3, #16]
 800134a:	009b      	lsls	r3, r3, #2
 800134c:	0899      	lsrs	r1, r3, #2
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	685a      	ldr	r2, [r3, #4]
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	430a      	orrs	r2, r1
 8001358:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	68da      	ldr	r2, [r3, #12]
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	4964      	ldr	r1, [pc, #400]	@ (80014f8 <HAL_ADC_Init+0x278>)
 8001366:	400a      	ands	r2, r1
 8001368:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	7e1b      	ldrb	r3, [r3, #24]
 800136e:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	7e5b      	ldrb	r3, [r3, #25]
 8001374:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001376:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	7e9b      	ldrb	r3, [r3, #26]
 800137c:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 800137e:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001384:	2b01      	cmp	r3, #1
 8001386:	d002      	beq.n	800138e <HAL_ADC_Init+0x10e>
 8001388:	2380      	movs	r3, #128	@ 0x80
 800138a:	015b      	lsls	r3, r3, #5
 800138c:	e000      	b.n	8001390 <HAL_ADC_Init+0x110>
 800138e:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001390:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8001396:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	691b      	ldr	r3, [r3, #16]
 800139c:	2b02      	cmp	r3, #2
 800139e:	d101      	bne.n	80013a4 <HAL_ADC_Init+0x124>
 80013a0:	2304      	movs	r3, #4
 80013a2:	e000      	b.n	80013a6 <HAL_ADC_Init+0x126>
 80013a4:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 80013a6:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	2124      	movs	r1, #36	@ 0x24
 80013ac:	5c5b      	ldrb	r3, [r3, r1]
 80013ae:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80013b0:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80013b2:	68ba      	ldr	r2, [r7, #8]
 80013b4:	4313      	orrs	r3, r2
 80013b6:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	7edb      	ldrb	r3, [r3, #27]
 80013bc:	2b01      	cmp	r3, #1
 80013be:	d115      	bne.n	80013ec <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	7e9b      	ldrb	r3, [r3, #26]
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d105      	bne.n	80013d4 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 80013c8:	68bb      	ldr	r3, [r7, #8]
 80013ca:	2280      	movs	r2, #128	@ 0x80
 80013cc:	0252      	lsls	r2, r2, #9
 80013ce:	4313      	orrs	r3, r2
 80013d0:	60bb      	str	r3, [r7, #8]
 80013d2:	e00b      	b.n	80013ec <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80013d8:	2220      	movs	r2, #32
 80013da:	431a      	orrs	r2, r3
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	639a      	str	r2, [r3, #56]	@ 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80013e4:	2201      	movs	r2, #1
 80013e6:	431a      	orrs	r2, r3
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	63da      	str	r2, [r3, #60]	@ 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	69da      	ldr	r2, [r3, #28]
 80013f0:	23c2      	movs	r3, #194	@ 0xc2
 80013f2:	33ff      	adds	r3, #255	@ 0xff
 80013f4:	429a      	cmp	r2, r3
 80013f6:	d007      	beq.n	8001408 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8001400:	4313      	orrs	r3, r2
 8001402:	68ba      	ldr	r2, [r7, #8]
 8001404:	4313      	orrs	r3, r2
 8001406:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	68d9      	ldr	r1, [r3, #12]
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	68ba      	ldr	r2, [r7, #8]
 8001414:	430a      	orrs	r2, r1
 8001416:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800141c:	2380      	movs	r3, #128	@ 0x80
 800141e:	055b      	lsls	r3, r3, #21
 8001420:	429a      	cmp	r2, r3
 8001422:	d01b      	beq.n	800145c <HAL_ADC_Init+0x1dc>
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001428:	2b01      	cmp	r3, #1
 800142a:	d017      	beq.n	800145c <HAL_ADC_Init+0x1dc>
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001430:	2b02      	cmp	r3, #2
 8001432:	d013      	beq.n	800145c <HAL_ADC_Init+0x1dc>
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001438:	2b03      	cmp	r3, #3
 800143a:	d00f      	beq.n	800145c <HAL_ADC_Init+0x1dc>
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001440:	2b04      	cmp	r3, #4
 8001442:	d00b      	beq.n	800145c <HAL_ADC_Init+0x1dc>
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001448:	2b05      	cmp	r3, #5
 800144a:	d007      	beq.n	800145c <HAL_ADC_Init+0x1dc>
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001450:	2b06      	cmp	r3, #6
 8001452:	d003      	beq.n	800145c <HAL_ADC_Init+0x1dc>
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001458:	2b07      	cmp	r3, #7
 800145a:	d112      	bne.n	8001482 <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	695a      	ldr	r2, [r3, #20]
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	2107      	movs	r1, #7
 8001468:	438a      	bics	r2, r1
 800146a:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	6959      	ldr	r1, [r3, #20]
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001476:	2207      	movs	r2, #7
 8001478:	401a      	ands	r2, r3
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	430a      	orrs	r2, r1
 8001480:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	68db      	ldr	r3, [r3, #12]
 8001488:	4a1c      	ldr	r2, [pc, #112]	@ (80014fc <HAL_ADC_Init+0x27c>)
 800148a:	4013      	ands	r3, r2
 800148c:	68ba      	ldr	r2, [r7, #8]
 800148e:	429a      	cmp	r2, r3
 8001490:	d10b      	bne.n	80014aa <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	2200      	movs	r2, #0
 8001496:	63da      	str	r2, [r3, #60]	@ 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800149c:	2203      	movs	r2, #3
 800149e:	4393      	bics	r3, r2
 80014a0:	2201      	movs	r2, #1
 80014a2:	431a      	orrs	r2, r3
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	639a      	str	r2, [r3, #56]	@ 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80014a8:	e01c      	b.n	80014e4 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80014ae:	2212      	movs	r2, #18
 80014b0:	4393      	bics	r3, r2
 80014b2:	2210      	movs	r2, #16
 80014b4:	431a      	orrs	r2, r3
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	639a      	str	r2, [r3, #56]	@ 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80014be:	2201      	movs	r2, #1
 80014c0:	431a      	orrs	r2, r3
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	63da      	str	r2, [r3, #60]	@ 0x3c
      
      tmp_hal_status = HAL_ERROR;
 80014c6:	230f      	movs	r3, #15
 80014c8:	18fb      	adds	r3, r7, r3
 80014ca:	2201      	movs	r2, #1
 80014cc:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80014ce:	e009      	b.n	80014e4 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80014d4:	2210      	movs	r2, #16
 80014d6:	431a      	orrs	r2, r3
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	639a      	str	r2, [r3, #56]	@ 0x38
        
    tmp_hal_status = HAL_ERROR;
 80014dc:	230f      	movs	r3, #15
 80014de:	18fb      	adds	r3, r7, r3
 80014e0:	2201      	movs	r2, #1
 80014e2:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80014e4:	230f      	movs	r3, #15
 80014e6:	18fb      	adds	r3, r7, r3
 80014e8:	781b      	ldrb	r3, [r3, #0]
}
 80014ea:	0018      	movs	r0, r3
 80014ec:	46bd      	mov	sp, r7
 80014ee:	b004      	add	sp, #16
 80014f0:	bd80      	pop	{r7, pc}
 80014f2:	46c0      	nop			@ (mov r8, r8)
 80014f4:	fffffefd 	.word	0xfffffefd
 80014f8:	fffe0219 	.word	0xfffe0219
 80014fc:	833fffe7 	.word	0x833fffe7

08001500 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001500:	b590      	push	{r4, r7, lr}
 8001502:	b085      	sub	sp, #20
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001508:	230f      	movs	r3, #15
 800150a:	18fb      	adds	r3, r7, r3
 800150c:	2200      	movs	r2, #0
 800150e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	689b      	ldr	r3, [r3, #8]
 8001516:	2204      	movs	r2, #4
 8001518:	4013      	ands	r3, r2
 800151a:	d138      	bne.n	800158e <HAL_ADC_Start+0x8e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	2234      	movs	r2, #52	@ 0x34
 8001520:	5c9b      	ldrb	r3, [r3, r2]
 8001522:	2b01      	cmp	r3, #1
 8001524:	d101      	bne.n	800152a <HAL_ADC_Start+0x2a>
 8001526:	2302      	movs	r3, #2
 8001528:	e038      	b.n	800159c <HAL_ADC_Start+0x9c>
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	2234      	movs	r2, #52	@ 0x34
 800152e:	2101      	movs	r1, #1
 8001530:	5499      	strb	r1, [r3, r2]
      
    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	7e5b      	ldrb	r3, [r3, #25]
 8001536:	2b01      	cmp	r3, #1
 8001538:	d007      	beq.n	800154a <HAL_ADC_Start+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 800153a:	230f      	movs	r3, #15
 800153c:	18fc      	adds	r4, r7, r3
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	0018      	movs	r0, r3
 8001542:	f000 fa0b 	bl	800195c <ADC_Enable>
 8001546:	0003      	movs	r3, r0
 8001548:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800154a:	230f      	movs	r3, #15
 800154c:	18fb      	adds	r3, r7, r3
 800154e:	781b      	ldrb	r3, [r3, #0]
 8001550:	2b00      	cmp	r3, #0
 8001552:	d120      	bne.n	8001596 <HAL_ADC_Start+0x96>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001558:	4a12      	ldr	r2, [pc, #72]	@ (80015a4 <HAL_ADC_Start+0xa4>)
 800155a:	4013      	ands	r3, r2
 800155c:	2280      	movs	r2, #128	@ 0x80
 800155e:	0052      	lsls	r2, r2, #1
 8001560:	431a      	orrs	r2, r3
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	639a      	str	r2, [r3, #56]	@ 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	2200      	movs	r2, #0
 800156a:	63da      	str	r2, [r3, #60]	@ 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	2234      	movs	r2, #52	@ 0x34
 8001570:	2100      	movs	r1, #0
 8001572:	5499      	strb	r1, [r3, r2]
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	221c      	movs	r2, #28
 800157a:	601a      	str	r2, [r3, #0]
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	689a      	ldr	r2, [r3, #8]
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	2104      	movs	r1, #4
 8001588:	430a      	orrs	r2, r1
 800158a:	609a      	str	r2, [r3, #8]
 800158c:	e003      	b.n	8001596 <HAL_ADC_Start+0x96>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800158e:	230f      	movs	r3, #15
 8001590:	18fb      	adds	r3, r7, r3
 8001592:	2202      	movs	r2, #2
 8001594:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001596:	230f      	movs	r3, #15
 8001598:	18fb      	adds	r3, r7, r3
 800159a:	781b      	ldrb	r3, [r3, #0]
}
 800159c:	0018      	movs	r0, r3
 800159e:	46bd      	mov	sp, r7
 80015a0:	b005      	add	sp, #20
 80015a2:	bd90      	pop	{r4, r7, pc}
 80015a4:	fffff0fe 	.word	0xfffff0fe

080015a8 <HAL_ADC_Stop>:
  * @brief  Stop ADC conversion of regular group, disable ADC peripheral.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{ 
 80015a8:	b5b0      	push	{r4, r5, r7, lr}
 80015aa:	b084      	sub	sp, #16
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80015b0:	230f      	movs	r3, #15
 80015b2:	18fb      	adds	r3, r7, r3
 80015b4:	2200      	movs	r2, #0
 80015b6:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	2234      	movs	r2, #52	@ 0x34
 80015bc:	5c9b      	ldrb	r3, [r3, r2]
 80015be:	2b01      	cmp	r3, #1
 80015c0:	d101      	bne.n	80015c6 <HAL_ADC_Stop+0x1e>
 80015c2:	2302      	movs	r3, #2
 80015c4:	e029      	b.n	800161a <HAL_ADC_Stop+0x72>
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	2234      	movs	r2, #52	@ 0x34
 80015ca:	2101      	movs	r1, #1
 80015cc:	5499      	strb	r1, [r3, r2]
  
  /* 1. Stop potential conversion on going, on regular group */
  tmp_hal_status = ADC_ConversionStop(hadc);
 80015ce:	250f      	movs	r5, #15
 80015d0:	197c      	adds	r4, r7, r5
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	0018      	movs	r0, r3
 80015d6:	f000 fab6 	bl	8001b46 <ADC_ConversionStop>
 80015da:	0003      	movs	r3, r0
 80015dc:	7023      	strb	r3, [r4, #0]
  
  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80015de:	197b      	adds	r3, r7, r5
 80015e0:	781b      	ldrb	r3, [r3, #0]
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d112      	bne.n	800160c <HAL_ADC_Stop+0x64>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80015e6:	197c      	adds	r4, r7, r5
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	0018      	movs	r0, r3
 80015ec:	f000 fa3a 	bl	8001a64 <ADC_Disable>
 80015f0:	0003      	movs	r3, r0
 80015f2:	7023      	strb	r3, [r4, #0]
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80015f4:	197b      	adds	r3, r7, r5
 80015f6:	781b      	ldrb	r3, [r3, #0]
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d107      	bne.n	800160c <HAL_ADC_Stop+0x64>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001600:	4a08      	ldr	r2, [pc, #32]	@ (8001624 <HAL_ADC_Stop+0x7c>)
 8001602:	4013      	ands	r3, r2
 8001604:	2201      	movs	r2, #1
 8001606:	431a      	orrs	r2, r3
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	639a      	str	r2, [r3, #56]	@ 0x38
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	2234      	movs	r2, #52	@ 0x34
 8001610:	2100      	movs	r1, #0
 8001612:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8001614:	230f      	movs	r3, #15
 8001616:	18fb      	adds	r3, r7, r3
 8001618:	781b      	ldrb	r3, [r3, #0]
}
 800161a:	0018      	movs	r0, r3
 800161c:	46bd      	mov	sp, r7
 800161e:	b004      	add	sp, #16
 8001620:	bdb0      	pop	{r4, r5, r7, pc}
 8001622:	46c0      	nop			@ (mov r8, r8)
 8001624:	fffffefe 	.word	0xfffffefe

08001628 <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b084      	sub	sp, #16
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
 8001630:	6039      	str	r1, [r7, #0]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	695b      	ldr	r3, [r3, #20]
 8001636:	2b08      	cmp	r3, #8
 8001638:	d102      	bne.n	8001640 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 800163a:	2308      	movs	r3, #8
 800163c:	60fb      	str	r3, [r7, #12]
 800163e:	e014      	b.n	800166a <HAL_ADC_PollForConversion+0x42>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	68db      	ldr	r3, [r3, #12]
 8001646:	2201      	movs	r2, #1
 8001648:	4013      	ands	r3, r2
 800164a:	2b01      	cmp	r3, #1
 800164c:	d10b      	bne.n	8001666 <HAL_ADC_PollForConversion+0x3e>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001652:	2220      	movs	r2, #32
 8001654:	431a      	orrs	r2, r3
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	639a      	str	r2, [r3, #56]	@ 0x38
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	2234      	movs	r2, #52	@ 0x34
 800165e:	2100      	movs	r1, #0
 8001660:	5499      	strb	r1, [r3, r2]
      
      return HAL_ERROR;
 8001662:	2301      	movs	r3, #1
 8001664:	e071      	b.n	800174a <HAL_ADC_PollForConversion+0x122>
    }
    else
    {
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8001666:	230c      	movs	r3, #12
 8001668:	60fb      	str	r3, [r7, #12]
    }
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 800166a:	f7ff fdff 	bl	800126c <HAL_GetTick>
 800166e:	0003      	movs	r3, r0
 8001670:	60bb      	str	r3, [r7, #8]
  
  /* Wait until End of Conversion flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001672:	e01f      	b.n	80016b4 <HAL_ADC_PollForConversion+0x8c>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8001674:	683b      	ldr	r3, [r7, #0]
 8001676:	3301      	adds	r3, #1
 8001678:	d01c      	beq.n	80016b4 <HAL_ADC_PollForConversion+0x8c>
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 800167a:	683b      	ldr	r3, [r7, #0]
 800167c:	2b00      	cmp	r3, #0
 800167e:	d007      	beq.n	8001690 <HAL_ADC_PollForConversion+0x68>
 8001680:	f7ff fdf4 	bl	800126c <HAL_GetTick>
 8001684:	0002      	movs	r2, r0
 8001686:	68bb      	ldr	r3, [r7, #8]
 8001688:	1ad3      	subs	r3, r2, r3
 800168a:	683a      	ldr	r2, [r7, #0]
 800168c:	429a      	cmp	r2, r3
 800168e:	d211      	bcs.n	80016b4 <HAL_ADC_PollForConversion+0x8c>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	68fa      	ldr	r2, [r7, #12]
 8001698:	4013      	ands	r3, r2
 800169a:	d10b      	bne.n	80016b4 <HAL_ADC_PollForConversion+0x8c>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80016a0:	2204      	movs	r2, #4
 80016a2:	431a      	orrs	r2, r3
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	2234      	movs	r2, #52	@ 0x34
 80016ac:	2100      	movs	r1, #0
 80016ae:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80016b0:	2303      	movs	r3, #3
 80016b2:	e04a      	b.n	800174a <HAL_ADC_PollForConversion+0x122>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	68fa      	ldr	r2, [r7, #12]
 80016bc:	4013      	ands	r3, r2
 80016be:	d0d9      	beq.n	8001674 <HAL_ADC_PollForConversion+0x4c>
      }
    }
  }
    
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80016c4:	2280      	movs	r2, #128	@ 0x80
 80016c6:	0092      	lsls	r2, r2, #2
 80016c8:	431a      	orrs	r2, r3
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	68da      	ldr	r2, [r3, #12]
 80016d4:	23c0      	movs	r3, #192	@ 0xc0
 80016d6:	011b      	lsls	r3, r3, #4
 80016d8:	4013      	ands	r3, r2
 80016da:	d12d      	bne.n	8001738 <HAL_ADC_PollForConversion+0x110>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	7e9b      	ldrb	r3, [r3, #26]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d129      	bne.n	8001738 <HAL_ADC_PollForConversion+0x110>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	2208      	movs	r2, #8
 80016ec:	4013      	ands	r3, r2
 80016ee:	2b08      	cmp	r3, #8
 80016f0:	d122      	bne.n	8001738 <HAL_ADC_PollForConversion+0x110>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	689b      	ldr	r3, [r3, #8]
 80016f8:	2204      	movs	r2, #4
 80016fa:	4013      	ands	r3, r2
 80016fc:	d110      	bne.n	8001720 <HAL_ADC_PollForConversion+0xf8>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	685a      	ldr	r2, [r3, #4]
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	210c      	movs	r1, #12
 800170a:	438a      	bics	r2, r1
 800170c:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001712:	4a10      	ldr	r2, [pc, #64]	@ (8001754 <HAL_ADC_PollForConversion+0x12c>)
 8001714:	4013      	ands	r3, r2
 8001716:	2201      	movs	r2, #1
 8001718:	431a      	orrs	r2, r3
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	639a      	str	r2, [r3, #56]	@ 0x38
 800171e:	e00b      	b.n	8001738 <HAL_ADC_PollForConversion+0x110>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001724:	2220      	movs	r2, #32
 8001726:	431a      	orrs	r2, r3
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	639a      	str	r2, [r3, #56]	@ 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001730:	2201      	movs	r2, #1
 8001732:	431a      	orrs	r2, r3
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	7e1b      	ldrb	r3, [r3, #24]
 800173c:	2b00      	cmp	r3, #0
 800173e:	d103      	bne.n	8001748 <HAL_ADC_PollForConversion+0x120>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	220c      	movs	r2, #12
 8001746:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001748:	2300      	movs	r3, #0
}
 800174a:	0018      	movs	r0, r3
 800174c:	46bd      	mov	sp, r7
 800174e:	b004      	add	sp, #16
 8001750:	bd80      	pop	{r7, pc}
 8001752:	46c0      	nop			@ (mov r8, r8)
 8001754:	fffffefe 	.word	0xfffffefe

08001758 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b082      	sub	sp, #8
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8001766:	0018      	movs	r0, r3
 8001768:	46bd      	mov	sp, r7
 800176a:	b002      	add	sp, #8
 800176c:	bd80      	pop	{r7, pc}
	...

08001770 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b084      	sub	sp, #16
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
 8001778:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800177a:	230f      	movs	r3, #15
 800177c:	18fb      	adds	r3, r7, r3
 800177e:	2200      	movs	r2, #0
 8001780:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 8001782:	2300      	movs	r3, #0
 8001784:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800178a:	2380      	movs	r3, #128	@ 0x80
 800178c:	055b      	lsls	r3, r3, #21
 800178e:	429a      	cmp	r2, r3
 8001790:	d011      	beq.n	80017b6 <HAL_ADC_ConfigChannel+0x46>
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001796:	2b01      	cmp	r3, #1
 8001798:	d00d      	beq.n	80017b6 <HAL_ADC_ConfigChannel+0x46>
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800179e:	2b02      	cmp	r3, #2
 80017a0:	d009      	beq.n	80017b6 <HAL_ADC_ConfigChannel+0x46>
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017a6:	2b03      	cmp	r3, #3
 80017a8:	d005      	beq.n	80017b6 <HAL_ADC_ConfigChannel+0x46>
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017ae:	2b04      	cmp	r3, #4
 80017b0:	d001      	beq.n	80017b6 <HAL_ADC_ConfigChannel+0x46>
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	2234      	movs	r2, #52	@ 0x34
 80017ba:	5c9b      	ldrb	r3, [r3, r2]
 80017bc:	2b01      	cmp	r3, #1
 80017be:	d101      	bne.n	80017c4 <HAL_ADC_ConfigChannel+0x54>
 80017c0:	2302      	movs	r3, #2
 80017c2:	e0bb      	b.n	800193c <HAL_ADC_ConfigChannel+0x1cc>
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	2234      	movs	r2, #52	@ 0x34
 80017c8:	2101      	movs	r1, #1
 80017ca:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	689b      	ldr	r3, [r3, #8]
 80017d2:	2204      	movs	r2, #4
 80017d4:	4013      	ands	r3, r2
 80017d6:	d000      	beq.n	80017da <HAL_ADC_ConfigChannel+0x6a>
 80017d8:	e09f      	b.n	800191a <HAL_ADC_ConfigChannel+0x1aa>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 80017da:	683b      	ldr	r3, [r7, #0]
 80017dc:	685b      	ldr	r3, [r3, #4]
 80017de:	4a59      	ldr	r2, [pc, #356]	@ (8001944 <HAL_ADC_ConfigChannel+0x1d4>)
 80017e0:	4293      	cmp	r3, r2
 80017e2:	d100      	bne.n	80017e6 <HAL_ADC_ConfigChannel+0x76>
 80017e4:	e077      	b.n	80018d6 <HAL_ADC_ConfigChannel+0x166>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 80017ec:	683b      	ldr	r3, [r7, #0]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	2201      	movs	r2, #1
 80017f2:	409a      	lsls	r2, r3
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	430a      	orrs	r2, r1
 80017fa:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001800:	2380      	movs	r3, #128	@ 0x80
 8001802:	055b      	lsls	r3, r3, #21
 8001804:	429a      	cmp	r2, r3
 8001806:	d037      	beq.n	8001878 <HAL_ADC_ConfigChannel+0x108>
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800180c:	2b01      	cmp	r3, #1
 800180e:	d033      	beq.n	8001878 <HAL_ADC_ConfigChannel+0x108>
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001814:	2b02      	cmp	r3, #2
 8001816:	d02f      	beq.n	8001878 <HAL_ADC_ConfigChannel+0x108>
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800181c:	2b03      	cmp	r3, #3
 800181e:	d02b      	beq.n	8001878 <HAL_ADC_ConfigChannel+0x108>
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001824:	2b04      	cmp	r3, #4
 8001826:	d027      	beq.n	8001878 <HAL_ADC_ConfigChannel+0x108>
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800182c:	2b05      	cmp	r3, #5
 800182e:	d023      	beq.n	8001878 <HAL_ADC_ConfigChannel+0x108>
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001834:	2b06      	cmp	r3, #6
 8001836:	d01f      	beq.n	8001878 <HAL_ADC_ConfigChannel+0x108>
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800183c:	2b07      	cmp	r3, #7
 800183e:	d01b      	beq.n	8001878 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of recurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8001840:	683b      	ldr	r3, [r7, #0]
 8001842:	689a      	ldr	r2, [r3, #8]
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	695b      	ldr	r3, [r3, #20]
 800184a:	2107      	movs	r1, #7
 800184c:	400b      	ands	r3, r1
 800184e:	429a      	cmp	r2, r3
 8001850:	d012      	beq.n	8001878 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	695a      	ldr	r2, [r3, #20]
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	2107      	movs	r1, #7
 800185e:	438a      	bics	r2, r1
 8001860:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	6959      	ldr	r1, [r3, #20]
 8001868:	683b      	ldr	r3, [r7, #0]
 800186a:	689b      	ldr	r3, [r3, #8]
 800186c:	2207      	movs	r2, #7
 800186e:	401a      	ands	r2, r3
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	430a      	orrs	r2, r1
 8001876:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001878:	683b      	ldr	r3, [r7, #0]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	2b10      	cmp	r3, #16
 800187e:	d003      	beq.n	8001888 <HAL_ADC_ConfigChannel+0x118>
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	2b11      	cmp	r3, #17
 8001886:	d152      	bne.n	800192e <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8001888:	4b2f      	ldr	r3, [pc, #188]	@ (8001948 <HAL_ADC_ConfigChannel+0x1d8>)
 800188a:	6819      	ldr	r1, [r3, #0]
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	2b10      	cmp	r3, #16
 8001892:	d102      	bne.n	800189a <HAL_ADC_ConfigChannel+0x12a>
 8001894:	2380      	movs	r3, #128	@ 0x80
 8001896:	041b      	lsls	r3, r3, #16
 8001898:	e001      	b.n	800189e <HAL_ADC_ConfigChannel+0x12e>
 800189a:	2380      	movs	r3, #128	@ 0x80
 800189c:	03db      	lsls	r3, r3, #15
 800189e:	4a2a      	ldr	r2, [pc, #168]	@ (8001948 <HAL_ADC_ConfigChannel+0x1d8>)
 80018a0:	430b      	orrs	r3, r1
 80018a2:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	2b10      	cmp	r3, #16
 80018aa:	d140      	bne.n	800192e <HAL_ADC_ConfigChannel+0x1be>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80018ac:	4b27      	ldr	r3, [pc, #156]	@ (800194c <HAL_ADC_ConfigChannel+0x1dc>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	4927      	ldr	r1, [pc, #156]	@ (8001950 <HAL_ADC_ConfigChannel+0x1e0>)
 80018b2:	0018      	movs	r0, r3
 80018b4:	f7fe fc3a 	bl	800012c <__udivsi3>
 80018b8:	0003      	movs	r3, r0
 80018ba:	001a      	movs	r2, r3
 80018bc:	0013      	movs	r3, r2
 80018be:	009b      	lsls	r3, r3, #2
 80018c0:	189b      	adds	r3, r3, r2
 80018c2:	005b      	lsls	r3, r3, #1
 80018c4:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80018c6:	e002      	b.n	80018ce <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 80018c8:	68bb      	ldr	r3, [r7, #8]
 80018ca:	3b01      	subs	r3, #1
 80018cc:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80018ce:	68bb      	ldr	r3, [r7, #8]
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d1f9      	bne.n	80018c8 <HAL_ADC_ConfigChannel+0x158>
 80018d4:	e02b      	b.n	800192e <HAL_ADC_ConfigChannel+0x1be>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80018dc:	683b      	ldr	r3, [r7, #0]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	2101      	movs	r1, #1
 80018e2:	4099      	lsls	r1, r3
 80018e4:	000b      	movs	r3, r1
 80018e6:	43d9      	mvns	r1, r3
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	400a      	ands	r2, r1
 80018ee:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80018f0:	683b      	ldr	r3, [r7, #0]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	2b10      	cmp	r3, #16
 80018f6:	d003      	beq.n	8001900 <HAL_ADC_ConfigChannel+0x190>
 80018f8:	683b      	ldr	r3, [r7, #0]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	2b11      	cmp	r3, #17
 80018fe:	d116      	bne.n	800192e <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8001900:	4b11      	ldr	r3, [pc, #68]	@ (8001948 <HAL_ADC_ConfigChannel+0x1d8>)
 8001902:	6819      	ldr	r1, [r3, #0]
 8001904:	683b      	ldr	r3, [r7, #0]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	2b10      	cmp	r3, #16
 800190a:	d101      	bne.n	8001910 <HAL_ADC_ConfigChannel+0x1a0>
 800190c:	4a11      	ldr	r2, [pc, #68]	@ (8001954 <HAL_ADC_ConfigChannel+0x1e4>)
 800190e:	e000      	b.n	8001912 <HAL_ADC_ConfigChannel+0x1a2>
 8001910:	4a11      	ldr	r2, [pc, #68]	@ (8001958 <HAL_ADC_ConfigChannel+0x1e8>)
 8001912:	4b0d      	ldr	r3, [pc, #52]	@ (8001948 <HAL_ADC_ConfigChannel+0x1d8>)
 8001914:	400a      	ands	r2, r1
 8001916:	601a      	str	r2, [r3, #0]
 8001918:	e009      	b.n	800192e <HAL_ADC_ConfigChannel+0x1be>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800191e:	2220      	movs	r2, #32
 8001920:	431a      	orrs	r2, r3
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	639a      	str	r2, [r3, #56]	@ 0x38
    
    tmp_hal_status = HAL_ERROR;
 8001926:	230f      	movs	r3, #15
 8001928:	18fb      	adds	r3, r7, r3
 800192a:	2201      	movs	r2, #1
 800192c:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	2234      	movs	r2, #52	@ 0x34
 8001932:	2100      	movs	r1, #0
 8001934:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8001936:	230f      	movs	r3, #15
 8001938:	18fb      	adds	r3, r7, r3
 800193a:	781b      	ldrb	r3, [r3, #0]
}
 800193c:	0018      	movs	r0, r3
 800193e:	46bd      	mov	sp, r7
 8001940:	b004      	add	sp, #16
 8001942:	bd80      	pop	{r7, pc}
 8001944:	00001001 	.word	0x00001001
 8001948:	40012708 	.word	0x40012708
 800194c:	20000010 	.word	0x20000010
 8001950:	000f4240 	.word	0x000f4240
 8001954:	ff7fffff 	.word	0xff7fffff
 8001958:	ffbfffff 	.word	0xffbfffff

0800195c <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b084      	sub	sp, #16
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001964:	2300      	movs	r3, #0
 8001966:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001968:	2300      	movs	r3, #0
 800196a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	689b      	ldr	r3, [r3, #8]
 8001972:	2203      	movs	r2, #3
 8001974:	4013      	ands	r3, r2
 8001976:	2b01      	cmp	r3, #1
 8001978:	d112      	bne.n	80019a0 <ADC_Enable+0x44>
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	2201      	movs	r2, #1
 8001982:	4013      	ands	r3, r2
 8001984:	2b01      	cmp	r3, #1
 8001986:	d009      	beq.n	800199c <ADC_Enable+0x40>
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	68da      	ldr	r2, [r3, #12]
 800198e:	2380      	movs	r3, #128	@ 0x80
 8001990:	021b      	lsls	r3, r3, #8
 8001992:	401a      	ands	r2, r3
 8001994:	2380      	movs	r3, #128	@ 0x80
 8001996:	021b      	lsls	r3, r3, #8
 8001998:	429a      	cmp	r2, r3
 800199a:	d101      	bne.n	80019a0 <ADC_Enable+0x44>
 800199c:	2301      	movs	r3, #1
 800199e:	e000      	b.n	80019a2 <ADC_Enable+0x46>
 80019a0:	2300      	movs	r3, #0
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d152      	bne.n	8001a4c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	689b      	ldr	r3, [r3, #8]
 80019ac:	4a2a      	ldr	r2, [pc, #168]	@ (8001a58 <ADC_Enable+0xfc>)
 80019ae:	4013      	ands	r3, r2
 80019b0:	d00d      	beq.n	80019ce <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80019b6:	2210      	movs	r2, #16
 80019b8:	431a      	orrs	r2, r3
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	639a      	str	r2, [r3, #56]	@ 0x38
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80019c2:	2201      	movs	r2, #1
 80019c4:	431a      	orrs	r2, r3
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	63da      	str	r2, [r3, #60]	@ 0x3c
      
      return HAL_ERROR;
 80019ca:	2301      	movs	r3, #1
 80019cc:	e03f      	b.n	8001a4e <ADC_Enable+0xf2>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	689a      	ldr	r2, [r3, #8]
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	2101      	movs	r1, #1
 80019da:	430a      	orrs	r2, r1
 80019dc:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80019de:	4b1f      	ldr	r3, [pc, #124]	@ (8001a5c <ADC_Enable+0x100>)
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	491f      	ldr	r1, [pc, #124]	@ (8001a60 <ADC_Enable+0x104>)
 80019e4:	0018      	movs	r0, r3
 80019e6:	f7fe fba1 	bl	800012c <__udivsi3>
 80019ea:	0003      	movs	r3, r0
 80019ec:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80019ee:	e002      	b.n	80019f6 <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 80019f0:	68bb      	ldr	r3, [r7, #8]
 80019f2:	3b01      	subs	r3, #1
 80019f4:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80019f6:	68bb      	ldr	r3, [r7, #8]
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d1f9      	bne.n	80019f0 <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 80019fc:	f7ff fc36 	bl	800126c <HAL_GetTick>
 8001a00:	0003      	movs	r3, r0
 8001a02:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001a04:	e01b      	b.n	8001a3e <ADC_Enable+0xe2>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001a06:	f7ff fc31 	bl	800126c <HAL_GetTick>
 8001a0a:	0002      	movs	r2, r0
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	1ad3      	subs	r3, r2, r3
 8001a10:	2b02      	cmp	r3, #2
 8001a12:	d914      	bls.n	8001a3e <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	2201      	movs	r2, #1
 8001a1c:	4013      	ands	r3, r2
 8001a1e:	2b01      	cmp	r3, #1
 8001a20:	d00d      	beq.n	8001a3e <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a26:	2210      	movs	r2, #16
 8001a28:	431a      	orrs	r2, r3
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a32:	2201      	movs	r2, #1
 8001a34:	431a      	orrs	r2, r3
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	63da      	str	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	e007      	b.n	8001a4e <ADC_Enable+0xf2>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	2201      	movs	r2, #1
 8001a46:	4013      	ands	r3, r2
 8001a48:	2b01      	cmp	r3, #1
 8001a4a:	d1dc      	bne.n	8001a06 <ADC_Enable+0xaa>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001a4c:	2300      	movs	r3, #0
}
 8001a4e:	0018      	movs	r0, r3
 8001a50:	46bd      	mov	sp, r7
 8001a52:	b004      	add	sp, #16
 8001a54:	bd80      	pop	{r7, pc}
 8001a56:	46c0      	nop			@ (mov r8, r8)
 8001a58:	80000017 	.word	0x80000017
 8001a5c:	20000010 	.word	0x20000010
 8001a60:	000f4240 	.word	0x000f4240

08001a64 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b084      	sub	sp, #16
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	689b      	ldr	r3, [r3, #8]
 8001a76:	2203      	movs	r2, #3
 8001a78:	4013      	ands	r3, r2
 8001a7a:	2b01      	cmp	r3, #1
 8001a7c:	d112      	bne.n	8001aa4 <ADC_Disable+0x40>
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	2201      	movs	r2, #1
 8001a86:	4013      	ands	r3, r2
 8001a88:	2b01      	cmp	r3, #1
 8001a8a:	d009      	beq.n	8001aa0 <ADC_Disable+0x3c>
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	68da      	ldr	r2, [r3, #12]
 8001a92:	2380      	movs	r3, #128	@ 0x80
 8001a94:	021b      	lsls	r3, r3, #8
 8001a96:	401a      	ands	r2, r3
 8001a98:	2380      	movs	r3, #128	@ 0x80
 8001a9a:	021b      	lsls	r3, r3, #8
 8001a9c:	429a      	cmp	r2, r3
 8001a9e:	d101      	bne.n	8001aa4 <ADC_Disable+0x40>
 8001aa0:	2301      	movs	r3, #1
 8001aa2:	e000      	b.n	8001aa6 <ADC_Disable+0x42>
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d048      	beq.n	8001b3c <ADC_Disable+0xd8>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	689b      	ldr	r3, [r3, #8]
 8001ab0:	2205      	movs	r2, #5
 8001ab2:	4013      	ands	r3, r2
 8001ab4:	2b01      	cmp	r3, #1
 8001ab6:	d110      	bne.n	8001ada <ADC_Disable+0x76>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	689a      	ldr	r2, [r3, #8]
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	2102      	movs	r1, #2
 8001ac4:	430a      	orrs	r2, r1
 8001ac6:	609a      	str	r2, [r3, #8]
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	2203      	movs	r2, #3
 8001ace:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001ad0:	f7ff fbcc 	bl	800126c <HAL_GetTick>
 8001ad4:	0003      	movs	r3, r0
 8001ad6:	60fb      	str	r3, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001ad8:	e029      	b.n	8001b2e <ADC_Disable+0xca>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ade:	2210      	movs	r2, #16
 8001ae0:	431a      	orrs	r2, r3
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	639a      	str	r2, [r3, #56]	@ 0x38
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001aea:	2201      	movs	r2, #1
 8001aec:	431a      	orrs	r2, r3
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	63da      	str	r2, [r3, #60]	@ 0x3c
      return HAL_ERROR;
 8001af2:	2301      	movs	r3, #1
 8001af4:	e023      	b.n	8001b3e <ADC_Disable+0xda>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001af6:	f7ff fbb9 	bl	800126c <HAL_GetTick>
 8001afa:	0002      	movs	r2, r0
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	1ad3      	subs	r3, r2, r3
 8001b00:	2b02      	cmp	r3, #2
 8001b02:	d914      	bls.n	8001b2e <ADC_Disable+0xca>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	689b      	ldr	r3, [r3, #8]
 8001b0a:	2201      	movs	r2, #1
 8001b0c:	4013      	ands	r3, r2
 8001b0e:	2b01      	cmp	r3, #1
 8001b10:	d10d      	bne.n	8001b2e <ADC_Disable+0xca>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b16:	2210      	movs	r2, #16
 8001b18:	431a      	orrs	r2, r3
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001b22:	2201      	movs	r2, #1
 8001b24:	431a      	orrs	r2, r3
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	63da      	str	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	e007      	b.n	8001b3e <ADC_Disable+0xda>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	689b      	ldr	r3, [r3, #8]
 8001b34:	2201      	movs	r2, #1
 8001b36:	4013      	ands	r3, r2
 8001b38:	2b01      	cmp	r3, #1
 8001b3a:	d0dc      	beq.n	8001af6 <ADC_Disable+0x92>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001b3c:	2300      	movs	r3, #0
}
 8001b3e:	0018      	movs	r0, r3
 8001b40:	46bd      	mov	sp, r7
 8001b42:	b004      	add	sp, #16
 8001b44:	bd80      	pop	{r7, pc}

08001b46 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef* hadc)
{
 8001b46:	b580      	push	{r7, lr}
 8001b48:	b084      	sub	sp, #16
 8001b4a:	af00      	add	r7, sp, #0
 8001b4c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
    
  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	689b      	ldr	r3, [r3, #8]
 8001b58:	2204      	movs	r2, #4
 8001b5a:	4013      	ands	r3, r2
 8001b5c:	d03a      	beq.n	8001bd4 <ADC_ConversionStop+0x8e>
  {
    
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	689b      	ldr	r3, [r3, #8]
 8001b64:	2204      	movs	r2, #4
 8001b66:	4013      	ands	r3, r2
 8001b68:	2b04      	cmp	r3, #4
 8001b6a:	d10d      	bne.n	8001b88 <ADC_ConversionStop+0x42>
        HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)                  )
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	689b      	ldr	r3, [r3, #8]
 8001b72:	2202      	movs	r2, #2
 8001b74:	4013      	ands	r3, r2
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8001b76:	d107      	bne.n	8001b88 <ADC_ConversionStop+0x42>
    {
      /* Stop conversions on regular group */
      hadc->Instance->CR |= ADC_CR_ADSTP;
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	689a      	ldr	r2, [r3, #8]
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	2110      	movs	r1, #16
 8001b84:	430a      	orrs	r2, r1
 8001b86:	609a      	str	r2, [r3, #8]
    }
    
    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001b88:	f7ff fb70 	bl	800126c <HAL_GetTick>
 8001b8c:	0003      	movs	r3, r0
 8001b8e:	60fb      	str	r3, [r7, #12]
      
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8001b90:	e01a      	b.n	8001bc8 <ADC_ConversionStop+0x82>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8001b92:	f7ff fb6b 	bl	800126c <HAL_GetTick>
 8001b96:	0002      	movs	r2, r0
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	1ad3      	subs	r3, r2, r3
 8001b9c:	2b02      	cmp	r3, #2
 8001b9e:	d913      	bls.n	8001bc8 <ADC_ConversionStop+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	689b      	ldr	r3, [r3, #8]
 8001ba6:	2204      	movs	r2, #4
 8001ba8:	4013      	ands	r3, r2
 8001baa:	d00d      	beq.n	8001bc8 <ADC_ConversionStop+0x82>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001bb0:	2210      	movs	r2, #16
 8001bb2:	431a      	orrs	r2, r3
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001bbc:	2201      	movs	r2, #1
 8001bbe:	431a      	orrs	r2, r3
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	63da      	str	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001bc4:	2301      	movs	r3, #1
 8001bc6:	e006      	b.n	8001bd6 <ADC_ConversionStop+0x90>
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	689b      	ldr	r3, [r3, #8]
 8001bce:	2204      	movs	r2, #4
 8001bd0:	4013      	ands	r3, r2
 8001bd2:	d1de      	bne.n	8001b92 <ADC_ConversionStop+0x4c>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001bd4:	2300      	movs	r3, #0
}
 8001bd6:	0018      	movs	r0, r3
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	b004      	add	sp, #16
 8001bdc:	bd80      	pop	{r7, pc}
	...

08001be0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001be0:	b590      	push	{r4, r7, lr}
 8001be2:	b083      	sub	sp, #12
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	0002      	movs	r2, r0
 8001be8:	6039      	str	r1, [r7, #0]
 8001bea:	1dfb      	adds	r3, r7, #7
 8001bec:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001bee:	1dfb      	adds	r3, r7, #7
 8001bf0:	781b      	ldrb	r3, [r3, #0]
 8001bf2:	2b7f      	cmp	r3, #127	@ 0x7f
 8001bf4:	d828      	bhi.n	8001c48 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001bf6:	4a2f      	ldr	r2, [pc, #188]	@ (8001cb4 <__NVIC_SetPriority+0xd4>)
 8001bf8:	1dfb      	adds	r3, r7, #7
 8001bfa:	781b      	ldrb	r3, [r3, #0]
 8001bfc:	b25b      	sxtb	r3, r3
 8001bfe:	089b      	lsrs	r3, r3, #2
 8001c00:	33c0      	adds	r3, #192	@ 0xc0
 8001c02:	009b      	lsls	r3, r3, #2
 8001c04:	589b      	ldr	r3, [r3, r2]
 8001c06:	1dfa      	adds	r2, r7, #7
 8001c08:	7812      	ldrb	r2, [r2, #0]
 8001c0a:	0011      	movs	r1, r2
 8001c0c:	2203      	movs	r2, #3
 8001c0e:	400a      	ands	r2, r1
 8001c10:	00d2      	lsls	r2, r2, #3
 8001c12:	21ff      	movs	r1, #255	@ 0xff
 8001c14:	4091      	lsls	r1, r2
 8001c16:	000a      	movs	r2, r1
 8001c18:	43d2      	mvns	r2, r2
 8001c1a:	401a      	ands	r2, r3
 8001c1c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	019b      	lsls	r3, r3, #6
 8001c22:	22ff      	movs	r2, #255	@ 0xff
 8001c24:	401a      	ands	r2, r3
 8001c26:	1dfb      	adds	r3, r7, #7
 8001c28:	781b      	ldrb	r3, [r3, #0]
 8001c2a:	0018      	movs	r0, r3
 8001c2c:	2303      	movs	r3, #3
 8001c2e:	4003      	ands	r3, r0
 8001c30:	00db      	lsls	r3, r3, #3
 8001c32:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001c34:	481f      	ldr	r0, [pc, #124]	@ (8001cb4 <__NVIC_SetPriority+0xd4>)
 8001c36:	1dfb      	adds	r3, r7, #7
 8001c38:	781b      	ldrb	r3, [r3, #0]
 8001c3a:	b25b      	sxtb	r3, r3
 8001c3c:	089b      	lsrs	r3, r3, #2
 8001c3e:	430a      	orrs	r2, r1
 8001c40:	33c0      	adds	r3, #192	@ 0xc0
 8001c42:	009b      	lsls	r3, r3, #2
 8001c44:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001c46:	e031      	b.n	8001cac <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001c48:	4a1b      	ldr	r2, [pc, #108]	@ (8001cb8 <__NVIC_SetPriority+0xd8>)
 8001c4a:	1dfb      	adds	r3, r7, #7
 8001c4c:	781b      	ldrb	r3, [r3, #0]
 8001c4e:	0019      	movs	r1, r3
 8001c50:	230f      	movs	r3, #15
 8001c52:	400b      	ands	r3, r1
 8001c54:	3b08      	subs	r3, #8
 8001c56:	089b      	lsrs	r3, r3, #2
 8001c58:	3306      	adds	r3, #6
 8001c5a:	009b      	lsls	r3, r3, #2
 8001c5c:	18d3      	adds	r3, r2, r3
 8001c5e:	3304      	adds	r3, #4
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	1dfa      	adds	r2, r7, #7
 8001c64:	7812      	ldrb	r2, [r2, #0]
 8001c66:	0011      	movs	r1, r2
 8001c68:	2203      	movs	r2, #3
 8001c6a:	400a      	ands	r2, r1
 8001c6c:	00d2      	lsls	r2, r2, #3
 8001c6e:	21ff      	movs	r1, #255	@ 0xff
 8001c70:	4091      	lsls	r1, r2
 8001c72:	000a      	movs	r2, r1
 8001c74:	43d2      	mvns	r2, r2
 8001c76:	401a      	ands	r2, r3
 8001c78:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001c7a:	683b      	ldr	r3, [r7, #0]
 8001c7c:	019b      	lsls	r3, r3, #6
 8001c7e:	22ff      	movs	r2, #255	@ 0xff
 8001c80:	401a      	ands	r2, r3
 8001c82:	1dfb      	adds	r3, r7, #7
 8001c84:	781b      	ldrb	r3, [r3, #0]
 8001c86:	0018      	movs	r0, r3
 8001c88:	2303      	movs	r3, #3
 8001c8a:	4003      	ands	r3, r0
 8001c8c:	00db      	lsls	r3, r3, #3
 8001c8e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001c90:	4809      	ldr	r0, [pc, #36]	@ (8001cb8 <__NVIC_SetPriority+0xd8>)
 8001c92:	1dfb      	adds	r3, r7, #7
 8001c94:	781b      	ldrb	r3, [r3, #0]
 8001c96:	001c      	movs	r4, r3
 8001c98:	230f      	movs	r3, #15
 8001c9a:	4023      	ands	r3, r4
 8001c9c:	3b08      	subs	r3, #8
 8001c9e:	089b      	lsrs	r3, r3, #2
 8001ca0:	430a      	orrs	r2, r1
 8001ca2:	3306      	adds	r3, #6
 8001ca4:	009b      	lsls	r3, r3, #2
 8001ca6:	18c3      	adds	r3, r0, r3
 8001ca8:	3304      	adds	r3, #4
 8001caa:	601a      	str	r2, [r3, #0]
}
 8001cac:	46c0      	nop			@ (mov r8, r8)
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	b003      	add	sp, #12
 8001cb2:	bd90      	pop	{r4, r7, pc}
 8001cb4:	e000e100 	.word	0xe000e100
 8001cb8:	e000ed00 	.word	0xe000ed00

08001cbc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b082      	sub	sp, #8
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	1e5a      	subs	r2, r3, #1
 8001cc8:	2380      	movs	r3, #128	@ 0x80
 8001cca:	045b      	lsls	r3, r3, #17
 8001ccc:	429a      	cmp	r2, r3
 8001cce:	d301      	bcc.n	8001cd4 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001cd0:	2301      	movs	r3, #1
 8001cd2:	e010      	b.n	8001cf6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001cd4:	4b0a      	ldr	r3, [pc, #40]	@ (8001d00 <SysTick_Config+0x44>)
 8001cd6:	687a      	ldr	r2, [r7, #4]
 8001cd8:	3a01      	subs	r2, #1
 8001cda:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001cdc:	2301      	movs	r3, #1
 8001cde:	425b      	negs	r3, r3
 8001ce0:	2103      	movs	r1, #3
 8001ce2:	0018      	movs	r0, r3
 8001ce4:	f7ff ff7c 	bl	8001be0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ce8:	4b05      	ldr	r3, [pc, #20]	@ (8001d00 <SysTick_Config+0x44>)
 8001cea:	2200      	movs	r2, #0
 8001cec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001cee:	4b04      	ldr	r3, [pc, #16]	@ (8001d00 <SysTick_Config+0x44>)
 8001cf0:	2207      	movs	r2, #7
 8001cf2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001cf4:	2300      	movs	r3, #0
}
 8001cf6:	0018      	movs	r0, r3
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	b002      	add	sp, #8
 8001cfc:	bd80      	pop	{r7, pc}
 8001cfe:	46c0      	nop			@ (mov r8, r8)
 8001d00:	e000e010 	.word	0xe000e010

08001d04 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b084      	sub	sp, #16
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	60b9      	str	r1, [r7, #8]
 8001d0c:	607a      	str	r2, [r7, #4]
 8001d0e:	210f      	movs	r1, #15
 8001d10:	187b      	adds	r3, r7, r1
 8001d12:	1c02      	adds	r2, r0, #0
 8001d14:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001d16:	68ba      	ldr	r2, [r7, #8]
 8001d18:	187b      	adds	r3, r7, r1
 8001d1a:	781b      	ldrb	r3, [r3, #0]
 8001d1c:	b25b      	sxtb	r3, r3
 8001d1e:	0011      	movs	r1, r2
 8001d20:	0018      	movs	r0, r3
 8001d22:	f7ff ff5d 	bl	8001be0 <__NVIC_SetPriority>
}
 8001d26:	46c0      	nop			@ (mov r8, r8)
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	b004      	add	sp, #16
 8001d2c:	bd80      	pop	{r7, pc}

08001d2e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d2e:	b580      	push	{r7, lr}
 8001d30:	b082      	sub	sp, #8
 8001d32:	af00      	add	r7, sp, #0
 8001d34:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	0018      	movs	r0, r3
 8001d3a:	f7ff ffbf 	bl	8001cbc <SysTick_Config>
 8001d3e:	0003      	movs	r3, r0
}
 8001d40:	0018      	movs	r0, r3
 8001d42:	46bd      	mov	sp, r7
 8001d44:	b002      	add	sp, #8
 8001d46:	bd80      	pop	{r7, pc}

08001d48 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b086      	sub	sp, #24
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
 8001d50:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001d52:	2300      	movs	r3, #0
 8001d54:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d56:	e14f      	b.n	8001ff8 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	2101      	movs	r1, #1
 8001d5e:	697a      	ldr	r2, [r7, #20]
 8001d60:	4091      	lsls	r1, r2
 8001d62:	000a      	movs	r2, r1
 8001d64:	4013      	ands	r3, r2
 8001d66:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d100      	bne.n	8001d70 <HAL_GPIO_Init+0x28>
 8001d6e:	e140      	b.n	8001ff2 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	685b      	ldr	r3, [r3, #4]
 8001d74:	2203      	movs	r2, #3
 8001d76:	4013      	ands	r3, r2
 8001d78:	2b01      	cmp	r3, #1
 8001d7a:	d005      	beq.n	8001d88 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	685b      	ldr	r3, [r3, #4]
 8001d80:	2203      	movs	r2, #3
 8001d82:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001d84:	2b02      	cmp	r3, #2
 8001d86:	d130      	bne.n	8001dea <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	689b      	ldr	r3, [r3, #8]
 8001d8c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001d8e:	697b      	ldr	r3, [r7, #20]
 8001d90:	005b      	lsls	r3, r3, #1
 8001d92:	2203      	movs	r2, #3
 8001d94:	409a      	lsls	r2, r3
 8001d96:	0013      	movs	r3, r2
 8001d98:	43da      	mvns	r2, r3
 8001d9a:	693b      	ldr	r3, [r7, #16]
 8001d9c:	4013      	ands	r3, r2
 8001d9e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001da0:	683b      	ldr	r3, [r7, #0]
 8001da2:	68da      	ldr	r2, [r3, #12]
 8001da4:	697b      	ldr	r3, [r7, #20]
 8001da6:	005b      	lsls	r3, r3, #1
 8001da8:	409a      	lsls	r2, r3
 8001daa:	0013      	movs	r3, r2
 8001dac:	693a      	ldr	r2, [r7, #16]
 8001dae:	4313      	orrs	r3, r2
 8001db0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	693a      	ldr	r2, [r7, #16]
 8001db6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	685b      	ldr	r3, [r3, #4]
 8001dbc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001dbe:	2201      	movs	r2, #1
 8001dc0:	697b      	ldr	r3, [r7, #20]
 8001dc2:	409a      	lsls	r2, r3
 8001dc4:	0013      	movs	r3, r2
 8001dc6:	43da      	mvns	r2, r3
 8001dc8:	693b      	ldr	r3, [r7, #16]
 8001dca:	4013      	ands	r3, r2
 8001dcc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001dce:	683b      	ldr	r3, [r7, #0]
 8001dd0:	685b      	ldr	r3, [r3, #4]
 8001dd2:	091b      	lsrs	r3, r3, #4
 8001dd4:	2201      	movs	r2, #1
 8001dd6:	401a      	ands	r2, r3
 8001dd8:	697b      	ldr	r3, [r7, #20]
 8001dda:	409a      	lsls	r2, r3
 8001ddc:	0013      	movs	r3, r2
 8001dde:	693a      	ldr	r2, [r7, #16]
 8001de0:	4313      	orrs	r3, r2
 8001de2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	693a      	ldr	r2, [r7, #16]
 8001de8:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	685b      	ldr	r3, [r3, #4]
 8001dee:	2203      	movs	r2, #3
 8001df0:	4013      	ands	r3, r2
 8001df2:	2b03      	cmp	r3, #3
 8001df4:	d017      	beq.n	8001e26 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	68db      	ldr	r3, [r3, #12]
 8001dfa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001dfc:	697b      	ldr	r3, [r7, #20]
 8001dfe:	005b      	lsls	r3, r3, #1
 8001e00:	2203      	movs	r2, #3
 8001e02:	409a      	lsls	r2, r3
 8001e04:	0013      	movs	r3, r2
 8001e06:	43da      	mvns	r2, r3
 8001e08:	693b      	ldr	r3, [r7, #16]
 8001e0a:	4013      	ands	r3, r2
 8001e0c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001e0e:	683b      	ldr	r3, [r7, #0]
 8001e10:	689a      	ldr	r2, [r3, #8]
 8001e12:	697b      	ldr	r3, [r7, #20]
 8001e14:	005b      	lsls	r3, r3, #1
 8001e16:	409a      	lsls	r2, r3
 8001e18:	0013      	movs	r3, r2
 8001e1a:	693a      	ldr	r2, [r7, #16]
 8001e1c:	4313      	orrs	r3, r2
 8001e1e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	693a      	ldr	r2, [r7, #16]
 8001e24:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	685b      	ldr	r3, [r3, #4]
 8001e2a:	2203      	movs	r2, #3
 8001e2c:	4013      	ands	r3, r2
 8001e2e:	2b02      	cmp	r3, #2
 8001e30:	d123      	bne.n	8001e7a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001e32:	697b      	ldr	r3, [r7, #20]
 8001e34:	08da      	lsrs	r2, r3, #3
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	3208      	adds	r2, #8
 8001e3a:	0092      	lsls	r2, r2, #2
 8001e3c:	58d3      	ldr	r3, [r2, r3]
 8001e3e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001e40:	697b      	ldr	r3, [r7, #20]
 8001e42:	2207      	movs	r2, #7
 8001e44:	4013      	ands	r3, r2
 8001e46:	009b      	lsls	r3, r3, #2
 8001e48:	220f      	movs	r2, #15
 8001e4a:	409a      	lsls	r2, r3
 8001e4c:	0013      	movs	r3, r2
 8001e4e:	43da      	mvns	r2, r3
 8001e50:	693b      	ldr	r3, [r7, #16]
 8001e52:	4013      	ands	r3, r2
 8001e54:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	691a      	ldr	r2, [r3, #16]
 8001e5a:	697b      	ldr	r3, [r7, #20]
 8001e5c:	2107      	movs	r1, #7
 8001e5e:	400b      	ands	r3, r1
 8001e60:	009b      	lsls	r3, r3, #2
 8001e62:	409a      	lsls	r2, r3
 8001e64:	0013      	movs	r3, r2
 8001e66:	693a      	ldr	r2, [r7, #16]
 8001e68:	4313      	orrs	r3, r2
 8001e6a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001e6c:	697b      	ldr	r3, [r7, #20]
 8001e6e:	08da      	lsrs	r2, r3, #3
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	3208      	adds	r2, #8
 8001e74:	0092      	lsls	r2, r2, #2
 8001e76:	6939      	ldr	r1, [r7, #16]
 8001e78:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001e80:	697b      	ldr	r3, [r7, #20]
 8001e82:	005b      	lsls	r3, r3, #1
 8001e84:	2203      	movs	r2, #3
 8001e86:	409a      	lsls	r2, r3
 8001e88:	0013      	movs	r3, r2
 8001e8a:	43da      	mvns	r2, r3
 8001e8c:	693b      	ldr	r3, [r7, #16]
 8001e8e:	4013      	ands	r3, r2
 8001e90:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001e92:	683b      	ldr	r3, [r7, #0]
 8001e94:	685b      	ldr	r3, [r3, #4]
 8001e96:	2203      	movs	r2, #3
 8001e98:	401a      	ands	r2, r3
 8001e9a:	697b      	ldr	r3, [r7, #20]
 8001e9c:	005b      	lsls	r3, r3, #1
 8001e9e:	409a      	lsls	r2, r3
 8001ea0:	0013      	movs	r3, r2
 8001ea2:	693a      	ldr	r2, [r7, #16]
 8001ea4:	4313      	orrs	r3, r2
 8001ea6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	693a      	ldr	r2, [r7, #16]
 8001eac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001eae:	683b      	ldr	r3, [r7, #0]
 8001eb0:	685a      	ldr	r2, [r3, #4]
 8001eb2:	23c0      	movs	r3, #192	@ 0xc0
 8001eb4:	029b      	lsls	r3, r3, #10
 8001eb6:	4013      	ands	r3, r2
 8001eb8:	d100      	bne.n	8001ebc <HAL_GPIO_Init+0x174>
 8001eba:	e09a      	b.n	8001ff2 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ebc:	4b54      	ldr	r3, [pc, #336]	@ (8002010 <HAL_GPIO_Init+0x2c8>)
 8001ebe:	699a      	ldr	r2, [r3, #24]
 8001ec0:	4b53      	ldr	r3, [pc, #332]	@ (8002010 <HAL_GPIO_Init+0x2c8>)
 8001ec2:	2101      	movs	r1, #1
 8001ec4:	430a      	orrs	r2, r1
 8001ec6:	619a      	str	r2, [r3, #24]
 8001ec8:	4b51      	ldr	r3, [pc, #324]	@ (8002010 <HAL_GPIO_Init+0x2c8>)
 8001eca:	699b      	ldr	r3, [r3, #24]
 8001ecc:	2201      	movs	r2, #1
 8001ece:	4013      	ands	r3, r2
 8001ed0:	60bb      	str	r3, [r7, #8]
 8001ed2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001ed4:	4a4f      	ldr	r2, [pc, #316]	@ (8002014 <HAL_GPIO_Init+0x2cc>)
 8001ed6:	697b      	ldr	r3, [r7, #20]
 8001ed8:	089b      	lsrs	r3, r3, #2
 8001eda:	3302      	adds	r3, #2
 8001edc:	009b      	lsls	r3, r3, #2
 8001ede:	589b      	ldr	r3, [r3, r2]
 8001ee0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001ee2:	697b      	ldr	r3, [r7, #20]
 8001ee4:	2203      	movs	r2, #3
 8001ee6:	4013      	ands	r3, r2
 8001ee8:	009b      	lsls	r3, r3, #2
 8001eea:	220f      	movs	r2, #15
 8001eec:	409a      	lsls	r2, r3
 8001eee:	0013      	movs	r3, r2
 8001ef0:	43da      	mvns	r2, r3
 8001ef2:	693b      	ldr	r3, [r7, #16]
 8001ef4:	4013      	ands	r3, r2
 8001ef6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001ef8:	687a      	ldr	r2, [r7, #4]
 8001efa:	2390      	movs	r3, #144	@ 0x90
 8001efc:	05db      	lsls	r3, r3, #23
 8001efe:	429a      	cmp	r2, r3
 8001f00:	d013      	beq.n	8001f2a <HAL_GPIO_Init+0x1e2>
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	4a44      	ldr	r2, [pc, #272]	@ (8002018 <HAL_GPIO_Init+0x2d0>)
 8001f06:	4293      	cmp	r3, r2
 8001f08:	d00d      	beq.n	8001f26 <HAL_GPIO_Init+0x1de>
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	4a43      	ldr	r2, [pc, #268]	@ (800201c <HAL_GPIO_Init+0x2d4>)
 8001f0e:	4293      	cmp	r3, r2
 8001f10:	d007      	beq.n	8001f22 <HAL_GPIO_Init+0x1da>
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	4a42      	ldr	r2, [pc, #264]	@ (8002020 <HAL_GPIO_Init+0x2d8>)
 8001f16:	4293      	cmp	r3, r2
 8001f18:	d101      	bne.n	8001f1e <HAL_GPIO_Init+0x1d6>
 8001f1a:	2303      	movs	r3, #3
 8001f1c:	e006      	b.n	8001f2c <HAL_GPIO_Init+0x1e4>
 8001f1e:	2305      	movs	r3, #5
 8001f20:	e004      	b.n	8001f2c <HAL_GPIO_Init+0x1e4>
 8001f22:	2302      	movs	r3, #2
 8001f24:	e002      	b.n	8001f2c <HAL_GPIO_Init+0x1e4>
 8001f26:	2301      	movs	r3, #1
 8001f28:	e000      	b.n	8001f2c <HAL_GPIO_Init+0x1e4>
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	697a      	ldr	r2, [r7, #20]
 8001f2e:	2103      	movs	r1, #3
 8001f30:	400a      	ands	r2, r1
 8001f32:	0092      	lsls	r2, r2, #2
 8001f34:	4093      	lsls	r3, r2
 8001f36:	693a      	ldr	r2, [r7, #16]
 8001f38:	4313      	orrs	r3, r2
 8001f3a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001f3c:	4935      	ldr	r1, [pc, #212]	@ (8002014 <HAL_GPIO_Init+0x2cc>)
 8001f3e:	697b      	ldr	r3, [r7, #20]
 8001f40:	089b      	lsrs	r3, r3, #2
 8001f42:	3302      	adds	r3, #2
 8001f44:	009b      	lsls	r3, r3, #2
 8001f46:	693a      	ldr	r2, [r7, #16]
 8001f48:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001f4a:	4b36      	ldr	r3, [pc, #216]	@ (8002024 <HAL_GPIO_Init+0x2dc>)
 8001f4c:	689b      	ldr	r3, [r3, #8]
 8001f4e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	43da      	mvns	r2, r3
 8001f54:	693b      	ldr	r3, [r7, #16]
 8001f56:	4013      	ands	r3, r2
 8001f58:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	685a      	ldr	r2, [r3, #4]
 8001f5e:	2380      	movs	r3, #128	@ 0x80
 8001f60:	035b      	lsls	r3, r3, #13
 8001f62:	4013      	ands	r3, r2
 8001f64:	d003      	beq.n	8001f6e <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8001f66:	693a      	ldr	r2, [r7, #16]
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	4313      	orrs	r3, r2
 8001f6c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001f6e:	4b2d      	ldr	r3, [pc, #180]	@ (8002024 <HAL_GPIO_Init+0x2dc>)
 8001f70:	693a      	ldr	r2, [r7, #16]
 8001f72:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001f74:	4b2b      	ldr	r3, [pc, #172]	@ (8002024 <HAL_GPIO_Init+0x2dc>)
 8001f76:	68db      	ldr	r3, [r3, #12]
 8001f78:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	43da      	mvns	r2, r3
 8001f7e:	693b      	ldr	r3, [r7, #16]
 8001f80:	4013      	ands	r3, r2
 8001f82:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	685a      	ldr	r2, [r3, #4]
 8001f88:	2380      	movs	r3, #128	@ 0x80
 8001f8a:	039b      	lsls	r3, r3, #14
 8001f8c:	4013      	ands	r3, r2
 8001f8e:	d003      	beq.n	8001f98 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8001f90:	693a      	ldr	r2, [r7, #16]
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	4313      	orrs	r3, r2
 8001f96:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001f98:	4b22      	ldr	r3, [pc, #136]	@ (8002024 <HAL_GPIO_Init+0x2dc>)
 8001f9a:	693a      	ldr	r2, [r7, #16]
 8001f9c:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8001f9e:	4b21      	ldr	r3, [pc, #132]	@ (8002024 <HAL_GPIO_Init+0x2dc>)
 8001fa0:	685b      	ldr	r3, [r3, #4]
 8001fa2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	43da      	mvns	r2, r3
 8001fa8:	693b      	ldr	r3, [r7, #16]
 8001faa:	4013      	ands	r3, r2
 8001fac:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	685a      	ldr	r2, [r3, #4]
 8001fb2:	2380      	movs	r3, #128	@ 0x80
 8001fb4:	029b      	lsls	r3, r3, #10
 8001fb6:	4013      	ands	r3, r2
 8001fb8:	d003      	beq.n	8001fc2 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8001fba:	693a      	ldr	r2, [r7, #16]
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	4313      	orrs	r3, r2
 8001fc0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001fc2:	4b18      	ldr	r3, [pc, #96]	@ (8002024 <HAL_GPIO_Init+0x2dc>)
 8001fc4:	693a      	ldr	r2, [r7, #16]
 8001fc6:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8001fc8:	4b16      	ldr	r3, [pc, #88]	@ (8002024 <HAL_GPIO_Init+0x2dc>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	43da      	mvns	r2, r3
 8001fd2:	693b      	ldr	r3, [r7, #16]
 8001fd4:	4013      	ands	r3, r2
 8001fd6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	685a      	ldr	r2, [r3, #4]
 8001fdc:	2380      	movs	r3, #128	@ 0x80
 8001fde:	025b      	lsls	r3, r3, #9
 8001fe0:	4013      	ands	r3, r2
 8001fe2:	d003      	beq.n	8001fec <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8001fe4:	693a      	ldr	r2, [r7, #16]
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	4313      	orrs	r3, r2
 8001fea:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001fec:	4b0d      	ldr	r3, [pc, #52]	@ (8002024 <HAL_GPIO_Init+0x2dc>)
 8001fee:	693a      	ldr	r2, [r7, #16]
 8001ff0:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001ff2:	697b      	ldr	r3, [r7, #20]
 8001ff4:	3301      	adds	r3, #1
 8001ff6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	681a      	ldr	r2, [r3, #0]
 8001ffc:	697b      	ldr	r3, [r7, #20]
 8001ffe:	40da      	lsrs	r2, r3
 8002000:	1e13      	subs	r3, r2, #0
 8002002:	d000      	beq.n	8002006 <HAL_GPIO_Init+0x2be>
 8002004:	e6a8      	b.n	8001d58 <HAL_GPIO_Init+0x10>
  } 
}
 8002006:	46c0      	nop			@ (mov r8, r8)
 8002008:	46c0      	nop			@ (mov r8, r8)
 800200a:	46bd      	mov	sp, r7
 800200c:	b006      	add	sp, #24
 800200e:	bd80      	pop	{r7, pc}
 8002010:	40021000 	.word	0x40021000
 8002014:	40010000 	.word	0x40010000
 8002018:	48000400 	.word	0x48000400
 800201c:	48000800 	.word	0x48000800
 8002020:	48000c00 	.word	0x48000c00
 8002024:	40010400 	.word	0x40010400

08002028 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b082      	sub	sp, #8
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
 8002030:	0008      	movs	r0, r1
 8002032:	0011      	movs	r1, r2
 8002034:	1cbb      	adds	r3, r7, #2
 8002036:	1c02      	adds	r2, r0, #0
 8002038:	801a      	strh	r2, [r3, #0]
 800203a:	1c7b      	adds	r3, r7, #1
 800203c:	1c0a      	adds	r2, r1, #0
 800203e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002040:	1c7b      	adds	r3, r7, #1
 8002042:	781b      	ldrb	r3, [r3, #0]
 8002044:	2b00      	cmp	r3, #0
 8002046:	d004      	beq.n	8002052 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002048:	1cbb      	adds	r3, r7, #2
 800204a:	881a      	ldrh	r2, [r3, #0]
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002050:	e003      	b.n	800205a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002052:	1cbb      	adds	r3, r7, #2
 8002054:	881a      	ldrh	r2, [r3, #0]
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800205a:	46c0      	nop			@ (mov r8, r8)
 800205c:	46bd      	mov	sp, r7
 800205e:	b002      	add	sp, #8
 8002060:	bd80      	pop	{r7, pc}
	...

08002064 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b088      	sub	sp, #32
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	2b00      	cmp	r3, #0
 8002070:	d101      	bne.n	8002076 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002072:	2301      	movs	r3, #1
 8002074:	e305      	b.n	8002682 <HAL_RCC_OscConfig+0x61e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	2201      	movs	r2, #1
 800207c:	4013      	ands	r3, r2
 800207e:	d100      	bne.n	8002082 <HAL_RCC_OscConfig+0x1e>
 8002080:	e08d      	b.n	800219e <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002082:	4bc5      	ldr	r3, [pc, #788]	@ (8002398 <HAL_RCC_OscConfig+0x334>)
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	220c      	movs	r2, #12
 8002088:	4013      	ands	r3, r2
 800208a:	2b04      	cmp	r3, #4
 800208c:	d00e      	beq.n	80020ac <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800208e:	4bc2      	ldr	r3, [pc, #776]	@ (8002398 <HAL_RCC_OscConfig+0x334>)
 8002090:	685b      	ldr	r3, [r3, #4]
 8002092:	220c      	movs	r2, #12
 8002094:	4013      	ands	r3, r2
 8002096:	2b08      	cmp	r3, #8
 8002098:	d116      	bne.n	80020c8 <HAL_RCC_OscConfig+0x64>
 800209a:	4bbf      	ldr	r3, [pc, #764]	@ (8002398 <HAL_RCC_OscConfig+0x334>)
 800209c:	685a      	ldr	r2, [r3, #4]
 800209e:	23c0      	movs	r3, #192	@ 0xc0
 80020a0:	025b      	lsls	r3, r3, #9
 80020a2:	401a      	ands	r2, r3
 80020a4:	2380      	movs	r3, #128	@ 0x80
 80020a6:	025b      	lsls	r3, r3, #9
 80020a8:	429a      	cmp	r2, r3
 80020aa:	d10d      	bne.n	80020c8 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020ac:	4bba      	ldr	r3, [pc, #744]	@ (8002398 <HAL_RCC_OscConfig+0x334>)
 80020ae:	681a      	ldr	r2, [r3, #0]
 80020b0:	2380      	movs	r3, #128	@ 0x80
 80020b2:	029b      	lsls	r3, r3, #10
 80020b4:	4013      	ands	r3, r2
 80020b6:	d100      	bne.n	80020ba <HAL_RCC_OscConfig+0x56>
 80020b8:	e070      	b.n	800219c <HAL_RCC_OscConfig+0x138>
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	685b      	ldr	r3, [r3, #4]
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d000      	beq.n	80020c4 <HAL_RCC_OscConfig+0x60>
 80020c2:	e06b      	b.n	800219c <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 80020c4:	2301      	movs	r3, #1
 80020c6:	e2dc      	b.n	8002682 <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	685b      	ldr	r3, [r3, #4]
 80020cc:	2b01      	cmp	r3, #1
 80020ce:	d107      	bne.n	80020e0 <HAL_RCC_OscConfig+0x7c>
 80020d0:	4bb1      	ldr	r3, [pc, #708]	@ (8002398 <HAL_RCC_OscConfig+0x334>)
 80020d2:	681a      	ldr	r2, [r3, #0]
 80020d4:	4bb0      	ldr	r3, [pc, #704]	@ (8002398 <HAL_RCC_OscConfig+0x334>)
 80020d6:	2180      	movs	r1, #128	@ 0x80
 80020d8:	0249      	lsls	r1, r1, #9
 80020da:	430a      	orrs	r2, r1
 80020dc:	601a      	str	r2, [r3, #0]
 80020de:	e02f      	b.n	8002140 <HAL_RCC_OscConfig+0xdc>
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	685b      	ldr	r3, [r3, #4]
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d10c      	bne.n	8002102 <HAL_RCC_OscConfig+0x9e>
 80020e8:	4bab      	ldr	r3, [pc, #684]	@ (8002398 <HAL_RCC_OscConfig+0x334>)
 80020ea:	681a      	ldr	r2, [r3, #0]
 80020ec:	4baa      	ldr	r3, [pc, #680]	@ (8002398 <HAL_RCC_OscConfig+0x334>)
 80020ee:	49ab      	ldr	r1, [pc, #684]	@ (800239c <HAL_RCC_OscConfig+0x338>)
 80020f0:	400a      	ands	r2, r1
 80020f2:	601a      	str	r2, [r3, #0]
 80020f4:	4ba8      	ldr	r3, [pc, #672]	@ (8002398 <HAL_RCC_OscConfig+0x334>)
 80020f6:	681a      	ldr	r2, [r3, #0]
 80020f8:	4ba7      	ldr	r3, [pc, #668]	@ (8002398 <HAL_RCC_OscConfig+0x334>)
 80020fa:	49a9      	ldr	r1, [pc, #676]	@ (80023a0 <HAL_RCC_OscConfig+0x33c>)
 80020fc:	400a      	ands	r2, r1
 80020fe:	601a      	str	r2, [r3, #0]
 8002100:	e01e      	b.n	8002140 <HAL_RCC_OscConfig+0xdc>
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	685b      	ldr	r3, [r3, #4]
 8002106:	2b05      	cmp	r3, #5
 8002108:	d10e      	bne.n	8002128 <HAL_RCC_OscConfig+0xc4>
 800210a:	4ba3      	ldr	r3, [pc, #652]	@ (8002398 <HAL_RCC_OscConfig+0x334>)
 800210c:	681a      	ldr	r2, [r3, #0]
 800210e:	4ba2      	ldr	r3, [pc, #648]	@ (8002398 <HAL_RCC_OscConfig+0x334>)
 8002110:	2180      	movs	r1, #128	@ 0x80
 8002112:	02c9      	lsls	r1, r1, #11
 8002114:	430a      	orrs	r2, r1
 8002116:	601a      	str	r2, [r3, #0]
 8002118:	4b9f      	ldr	r3, [pc, #636]	@ (8002398 <HAL_RCC_OscConfig+0x334>)
 800211a:	681a      	ldr	r2, [r3, #0]
 800211c:	4b9e      	ldr	r3, [pc, #632]	@ (8002398 <HAL_RCC_OscConfig+0x334>)
 800211e:	2180      	movs	r1, #128	@ 0x80
 8002120:	0249      	lsls	r1, r1, #9
 8002122:	430a      	orrs	r2, r1
 8002124:	601a      	str	r2, [r3, #0]
 8002126:	e00b      	b.n	8002140 <HAL_RCC_OscConfig+0xdc>
 8002128:	4b9b      	ldr	r3, [pc, #620]	@ (8002398 <HAL_RCC_OscConfig+0x334>)
 800212a:	681a      	ldr	r2, [r3, #0]
 800212c:	4b9a      	ldr	r3, [pc, #616]	@ (8002398 <HAL_RCC_OscConfig+0x334>)
 800212e:	499b      	ldr	r1, [pc, #620]	@ (800239c <HAL_RCC_OscConfig+0x338>)
 8002130:	400a      	ands	r2, r1
 8002132:	601a      	str	r2, [r3, #0]
 8002134:	4b98      	ldr	r3, [pc, #608]	@ (8002398 <HAL_RCC_OscConfig+0x334>)
 8002136:	681a      	ldr	r2, [r3, #0]
 8002138:	4b97      	ldr	r3, [pc, #604]	@ (8002398 <HAL_RCC_OscConfig+0x334>)
 800213a:	4999      	ldr	r1, [pc, #612]	@ (80023a0 <HAL_RCC_OscConfig+0x33c>)
 800213c:	400a      	ands	r2, r1
 800213e:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	685b      	ldr	r3, [r3, #4]
 8002144:	2b00      	cmp	r3, #0
 8002146:	d014      	beq.n	8002172 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002148:	f7ff f890 	bl	800126c <HAL_GetTick>
 800214c:	0003      	movs	r3, r0
 800214e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002150:	e008      	b.n	8002164 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002152:	f7ff f88b 	bl	800126c <HAL_GetTick>
 8002156:	0002      	movs	r2, r0
 8002158:	69bb      	ldr	r3, [r7, #24]
 800215a:	1ad3      	subs	r3, r2, r3
 800215c:	2b64      	cmp	r3, #100	@ 0x64
 800215e:	d901      	bls.n	8002164 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8002160:	2303      	movs	r3, #3
 8002162:	e28e      	b.n	8002682 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002164:	4b8c      	ldr	r3, [pc, #560]	@ (8002398 <HAL_RCC_OscConfig+0x334>)
 8002166:	681a      	ldr	r2, [r3, #0]
 8002168:	2380      	movs	r3, #128	@ 0x80
 800216a:	029b      	lsls	r3, r3, #10
 800216c:	4013      	ands	r3, r2
 800216e:	d0f0      	beq.n	8002152 <HAL_RCC_OscConfig+0xee>
 8002170:	e015      	b.n	800219e <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002172:	f7ff f87b 	bl	800126c <HAL_GetTick>
 8002176:	0003      	movs	r3, r0
 8002178:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800217a:	e008      	b.n	800218e <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800217c:	f7ff f876 	bl	800126c <HAL_GetTick>
 8002180:	0002      	movs	r2, r0
 8002182:	69bb      	ldr	r3, [r7, #24]
 8002184:	1ad3      	subs	r3, r2, r3
 8002186:	2b64      	cmp	r3, #100	@ 0x64
 8002188:	d901      	bls.n	800218e <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 800218a:	2303      	movs	r3, #3
 800218c:	e279      	b.n	8002682 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800218e:	4b82      	ldr	r3, [pc, #520]	@ (8002398 <HAL_RCC_OscConfig+0x334>)
 8002190:	681a      	ldr	r2, [r3, #0]
 8002192:	2380      	movs	r3, #128	@ 0x80
 8002194:	029b      	lsls	r3, r3, #10
 8002196:	4013      	ands	r3, r2
 8002198:	d1f0      	bne.n	800217c <HAL_RCC_OscConfig+0x118>
 800219a:	e000      	b.n	800219e <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800219c:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	2202      	movs	r2, #2
 80021a4:	4013      	ands	r3, r2
 80021a6:	d100      	bne.n	80021aa <HAL_RCC_OscConfig+0x146>
 80021a8:	e06c      	b.n	8002284 <HAL_RCC_OscConfig+0x220>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80021aa:	4b7b      	ldr	r3, [pc, #492]	@ (8002398 <HAL_RCC_OscConfig+0x334>)
 80021ac:	685b      	ldr	r3, [r3, #4]
 80021ae:	220c      	movs	r2, #12
 80021b0:	4013      	ands	r3, r2
 80021b2:	d00e      	beq.n	80021d2 <HAL_RCC_OscConfig+0x16e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80021b4:	4b78      	ldr	r3, [pc, #480]	@ (8002398 <HAL_RCC_OscConfig+0x334>)
 80021b6:	685b      	ldr	r3, [r3, #4]
 80021b8:	220c      	movs	r2, #12
 80021ba:	4013      	ands	r3, r2
 80021bc:	2b08      	cmp	r3, #8
 80021be:	d11f      	bne.n	8002200 <HAL_RCC_OscConfig+0x19c>
 80021c0:	4b75      	ldr	r3, [pc, #468]	@ (8002398 <HAL_RCC_OscConfig+0x334>)
 80021c2:	685a      	ldr	r2, [r3, #4]
 80021c4:	23c0      	movs	r3, #192	@ 0xc0
 80021c6:	025b      	lsls	r3, r3, #9
 80021c8:	401a      	ands	r2, r3
 80021ca:	2380      	movs	r3, #128	@ 0x80
 80021cc:	021b      	lsls	r3, r3, #8
 80021ce:	429a      	cmp	r2, r3
 80021d0:	d116      	bne.n	8002200 <HAL_RCC_OscConfig+0x19c>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80021d2:	4b71      	ldr	r3, [pc, #452]	@ (8002398 <HAL_RCC_OscConfig+0x334>)
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	2202      	movs	r2, #2
 80021d8:	4013      	ands	r3, r2
 80021da:	d005      	beq.n	80021e8 <HAL_RCC_OscConfig+0x184>
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	68db      	ldr	r3, [r3, #12]
 80021e0:	2b01      	cmp	r3, #1
 80021e2:	d001      	beq.n	80021e8 <HAL_RCC_OscConfig+0x184>
      {
        return HAL_ERROR;
 80021e4:	2301      	movs	r3, #1
 80021e6:	e24c      	b.n	8002682 <HAL_RCC_OscConfig+0x61e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021e8:	4b6b      	ldr	r3, [pc, #428]	@ (8002398 <HAL_RCC_OscConfig+0x334>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	22f8      	movs	r2, #248	@ 0xf8
 80021ee:	4393      	bics	r3, r2
 80021f0:	0019      	movs	r1, r3
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	691b      	ldr	r3, [r3, #16]
 80021f6:	00da      	lsls	r2, r3, #3
 80021f8:	4b67      	ldr	r3, [pc, #412]	@ (8002398 <HAL_RCC_OscConfig+0x334>)
 80021fa:	430a      	orrs	r2, r1
 80021fc:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80021fe:	e041      	b.n	8002284 <HAL_RCC_OscConfig+0x220>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	68db      	ldr	r3, [r3, #12]
 8002204:	2b00      	cmp	r3, #0
 8002206:	d024      	beq.n	8002252 <HAL_RCC_OscConfig+0x1ee>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002208:	4b63      	ldr	r3, [pc, #396]	@ (8002398 <HAL_RCC_OscConfig+0x334>)
 800220a:	681a      	ldr	r2, [r3, #0]
 800220c:	4b62      	ldr	r3, [pc, #392]	@ (8002398 <HAL_RCC_OscConfig+0x334>)
 800220e:	2101      	movs	r1, #1
 8002210:	430a      	orrs	r2, r1
 8002212:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002214:	f7ff f82a 	bl	800126c <HAL_GetTick>
 8002218:	0003      	movs	r3, r0
 800221a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800221c:	e008      	b.n	8002230 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800221e:	f7ff f825 	bl	800126c <HAL_GetTick>
 8002222:	0002      	movs	r2, r0
 8002224:	69bb      	ldr	r3, [r7, #24]
 8002226:	1ad3      	subs	r3, r2, r3
 8002228:	2b02      	cmp	r3, #2
 800222a:	d901      	bls.n	8002230 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 800222c:	2303      	movs	r3, #3
 800222e:	e228      	b.n	8002682 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002230:	4b59      	ldr	r3, [pc, #356]	@ (8002398 <HAL_RCC_OscConfig+0x334>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	2202      	movs	r2, #2
 8002236:	4013      	ands	r3, r2
 8002238:	d0f1      	beq.n	800221e <HAL_RCC_OscConfig+0x1ba>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800223a:	4b57      	ldr	r3, [pc, #348]	@ (8002398 <HAL_RCC_OscConfig+0x334>)
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	22f8      	movs	r2, #248	@ 0xf8
 8002240:	4393      	bics	r3, r2
 8002242:	0019      	movs	r1, r3
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	691b      	ldr	r3, [r3, #16]
 8002248:	00da      	lsls	r2, r3, #3
 800224a:	4b53      	ldr	r3, [pc, #332]	@ (8002398 <HAL_RCC_OscConfig+0x334>)
 800224c:	430a      	orrs	r2, r1
 800224e:	601a      	str	r2, [r3, #0]
 8002250:	e018      	b.n	8002284 <HAL_RCC_OscConfig+0x220>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002252:	4b51      	ldr	r3, [pc, #324]	@ (8002398 <HAL_RCC_OscConfig+0x334>)
 8002254:	681a      	ldr	r2, [r3, #0]
 8002256:	4b50      	ldr	r3, [pc, #320]	@ (8002398 <HAL_RCC_OscConfig+0x334>)
 8002258:	2101      	movs	r1, #1
 800225a:	438a      	bics	r2, r1
 800225c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800225e:	f7ff f805 	bl	800126c <HAL_GetTick>
 8002262:	0003      	movs	r3, r0
 8002264:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002266:	e008      	b.n	800227a <HAL_RCC_OscConfig+0x216>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002268:	f7ff f800 	bl	800126c <HAL_GetTick>
 800226c:	0002      	movs	r2, r0
 800226e:	69bb      	ldr	r3, [r7, #24]
 8002270:	1ad3      	subs	r3, r2, r3
 8002272:	2b02      	cmp	r3, #2
 8002274:	d901      	bls.n	800227a <HAL_RCC_OscConfig+0x216>
          {
            return HAL_TIMEOUT;
 8002276:	2303      	movs	r3, #3
 8002278:	e203      	b.n	8002682 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800227a:	4b47      	ldr	r3, [pc, #284]	@ (8002398 <HAL_RCC_OscConfig+0x334>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	2202      	movs	r2, #2
 8002280:	4013      	ands	r3, r2
 8002282:	d1f1      	bne.n	8002268 <HAL_RCC_OscConfig+0x204>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	2208      	movs	r2, #8
 800228a:	4013      	ands	r3, r2
 800228c:	d036      	beq.n	80022fc <HAL_RCC_OscConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	69db      	ldr	r3, [r3, #28]
 8002292:	2b00      	cmp	r3, #0
 8002294:	d019      	beq.n	80022ca <HAL_RCC_OscConfig+0x266>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002296:	4b40      	ldr	r3, [pc, #256]	@ (8002398 <HAL_RCC_OscConfig+0x334>)
 8002298:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800229a:	4b3f      	ldr	r3, [pc, #252]	@ (8002398 <HAL_RCC_OscConfig+0x334>)
 800229c:	2101      	movs	r1, #1
 800229e:	430a      	orrs	r2, r1
 80022a0:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022a2:	f7fe ffe3 	bl	800126c <HAL_GetTick>
 80022a6:	0003      	movs	r3, r0
 80022a8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80022aa:	e008      	b.n	80022be <HAL_RCC_OscConfig+0x25a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80022ac:	f7fe ffde 	bl	800126c <HAL_GetTick>
 80022b0:	0002      	movs	r2, r0
 80022b2:	69bb      	ldr	r3, [r7, #24]
 80022b4:	1ad3      	subs	r3, r2, r3
 80022b6:	2b02      	cmp	r3, #2
 80022b8:	d901      	bls.n	80022be <HAL_RCC_OscConfig+0x25a>
        {
          return HAL_TIMEOUT;
 80022ba:	2303      	movs	r3, #3
 80022bc:	e1e1      	b.n	8002682 <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80022be:	4b36      	ldr	r3, [pc, #216]	@ (8002398 <HAL_RCC_OscConfig+0x334>)
 80022c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022c2:	2202      	movs	r2, #2
 80022c4:	4013      	ands	r3, r2
 80022c6:	d0f1      	beq.n	80022ac <HAL_RCC_OscConfig+0x248>
 80022c8:	e018      	b.n	80022fc <HAL_RCC_OscConfig+0x298>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80022ca:	4b33      	ldr	r3, [pc, #204]	@ (8002398 <HAL_RCC_OscConfig+0x334>)
 80022cc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80022ce:	4b32      	ldr	r3, [pc, #200]	@ (8002398 <HAL_RCC_OscConfig+0x334>)
 80022d0:	2101      	movs	r1, #1
 80022d2:	438a      	bics	r2, r1
 80022d4:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022d6:	f7fe ffc9 	bl	800126c <HAL_GetTick>
 80022da:	0003      	movs	r3, r0
 80022dc:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80022de:	e008      	b.n	80022f2 <HAL_RCC_OscConfig+0x28e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80022e0:	f7fe ffc4 	bl	800126c <HAL_GetTick>
 80022e4:	0002      	movs	r2, r0
 80022e6:	69bb      	ldr	r3, [r7, #24]
 80022e8:	1ad3      	subs	r3, r2, r3
 80022ea:	2b02      	cmp	r3, #2
 80022ec:	d901      	bls.n	80022f2 <HAL_RCC_OscConfig+0x28e>
        {
          return HAL_TIMEOUT;
 80022ee:	2303      	movs	r3, #3
 80022f0:	e1c7      	b.n	8002682 <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80022f2:	4b29      	ldr	r3, [pc, #164]	@ (8002398 <HAL_RCC_OscConfig+0x334>)
 80022f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022f6:	2202      	movs	r2, #2
 80022f8:	4013      	ands	r3, r2
 80022fa:	d1f1      	bne.n	80022e0 <HAL_RCC_OscConfig+0x27c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	2204      	movs	r2, #4
 8002302:	4013      	ands	r3, r2
 8002304:	d100      	bne.n	8002308 <HAL_RCC_OscConfig+0x2a4>
 8002306:	e0b5      	b.n	8002474 <HAL_RCC_OscConfig+0x410>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002308:	201f      	movs	r0, #31
 800230a:	183b      	adds	r3, r7, r0
 800230c:	2200      	movs	r2, #0
 800230e:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002310:	4b21      	ldr	r3, [pc, #132]	@ (8002398 <HAL_RCC_OscConfig+0x334>)
 8002312:	69da      	ldr	r2, [r3, #28]
 8002314:	2380      	movs	r3, #128	@ 0x80
 8002316:	055b      	lsls	r3, r3, #21
 8002318:	4013      	ands	r3, r2
 800231a:	d110      	bne.n	800233e <HAL_RCC_OscConfig+0x2da>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800231c:	4b1e      	ldr	r3, [pc, #120]	@ (8002398 <HAL_RCC_OscConfig+0x334>)
 800231e:	69da      	ldr	r2, [r3, #28]
 8002320:	4b1d      	ldr	r3, [pc, #116]	@ (8002398 <HAL_RCC_OscConfig+0x334>)
 8002322:	2180      	movs	r1, #128	@ 0x80
 8002324:	0549      	lsls	r1, r1, #21
 8002326:	430a      	orrs	r2, r1
 8002328:	61da      	str	r2, [r3, #28]
 800232a:	4b1b      	ldr	r3, [pc, #108]	@ (8002398 <HAL_RCC_OscConfig+0x334>)
 800232c:	69da      	ldr	r2, [r3, #28]
 800232e:	2380      	movs	r3, #128	@ 0x80
 8002330:	055b      	lsls	r3, r3, #21
 8002332:	4013      	ands	r3, r2
 8002334:	60fb      	str	r3, [r7, #12]
 8002336:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002338:	183b      	adds	r3, r7, r0
 800233a:	2201      	movs	r2, #1
 800233c:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800233e:	4b19      	ldr	r3, [pc, #100]	@ (80023a4 <HAL_RCC_OscConfig+0x340>)
 8002340:	681a      	ldr	r2, [r3, #0]
 8002342:	2380      	movs	r3, #128	@ 0x80
 8002344:	005b      	lsls	r3, r3, #1
 8002346:	4013      	ands	r3, r2
 8002348:	d11a      	bne.n	8002380 <HAL_RCC_OscConfig+0x31c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800234a:	4b16      	ldr	r3, [pc, #88]	@ (80023a4 <HAL_RCC_OscConfig+0x340>)
 800234c:	681a      	ldr	r2, [r3, #0]
 800234e:	4b15      	ldr	r3, [pc, #84]	@ (80023a4 <HAL_RCC_OscConfig+0x340>)
 8002350:	2180      	movs	r1, #128	@ 0x80
 8002352:	0049      	lsls	r1, r1, #1
 8002354:	430a      	orrs	r2, r1
 8002356:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002358:	f7fe ff88 	bl	800126c <HAL_GetTick>
 800235c:	0003      	movs	r3, r0
 800235e:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002360:	e008      	b.n	8002374 <HAL_RCC_OscConfig+0x310>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002362:	f7fe ff83 	bl	800126c <HAL_GetTick>
 8002366:	0002      	movs	r2, r0
 8002368:	69bb      	ldr	r3, [r7, #24]
 800236a:	1ad3      	subs	r3, r2, r3
 800236c:	2b64      	cmp	r3, #100	@ 0x64
 800236e:	d901      	bls.n	8002374 <HAL_RCC_OscConfig+0x310>
        {
          return HAL_TIMEOUT;
 8002370:	2303      	movs	r3, #3
 8002372:	e186      	b.n	8002682 <HAL_RCC_OscConfig+0x61e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002374:	4b0b      	ldr	r3, [pc, #44]	@ (80023a4 <HAL_RCC_OscConfig+0x340>)
 8002376:	681a      	ldr	r2, [r3, #0]
 8002378:	2380      	movs	r3, #128	@ 0x80
 800237a:	005b      	lsls	r3, r3, #1
 800237c:	4013      	ands	r3, r2
 800237e:	d0f0      	beq.n	8002362 <HAL_RCC_OscConfig+0x2fe>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	689b      	ldr	r3, [r3, #8]
 8002384:	2b01      	cmp	r3, #1
 8002386:	d10f      	bne.n	80023a8 <HAL_RCC_OscConfig+0x344>
 8002388:	4b03      	ldr	r3, [pc, #12]	@ (8002398 <HAL_RCC_OscConfig+0x334>)
 800238a:	6a1a      	ldr	r2, [r3, #32]
 800238c:	4b02      	ldr	r3, [pc, #8]	@ (8002398 <HAL_RCC_OscConfig+0x334>)
 800238e:	2101      	movs	r1, #1
 8002390:	430a      	orrs	r2, r1
 8002392:	621a      	str	r2, [r3, #32]
 8002394:	e036      	b.n	8002404 <HAL_RCC_OscConfig+0x3a0>
 8002396:	46c0      	nop			@ (mov r8, r8)
 8002398:	40021000 	.word	0x40021000
 800239c:	fffeffff 	.word	0xfffeffff
 80023a0:	fffbffff 	.word	0xfffbffff
 80023a4:	40007000 	.word	0x40007000
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	689b      	ldr	r3, [r3, #8]
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d10c      	bne.n	80023ca <HAL_RCC_OscConfig+0x366>
 80023b0:	4bb6      	ldr	r3, [pc, #728]	@ (800268c <HAL_RCC_OscConfig+0x628>)
 80023b2:	6a1a      	ldr	r2, [r3, #32]
 80023b4:	4bb5      	ldr	r3, [pc, #724]	@ (800268c <HAL_RCC_OscConfig+0x628>)
 80023b6:	2101      	movs	r1, #1
 80023b8:	438a      	bics	r2, r1
 80023ba:	621a      	str	r2, [r3, #32]
 80023bc:	4bb3      	ldr	r3, [pc, #716]	@ (800268c <HAL_RCC_OscConfig+0x628>)
 80023be:	6a1a      	ldr	r2, [r3, #32]
 80023c0:	4bb2      	ldr	r3, [pc, #712]	@ (800268c <HAL_RCC_OscConfig+0x628>)
 80023c2:	2104      	movs	r1, #4
 80023c4:	438a      	bics	r2, r1
 80023c6:	621a      	str	r2, [r3, #32]
 80023c8:	e01c      	b.n	8002404 <HAL_RCC_OscConfig+0x3a0>
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	689b      	ldr	r3, [r3, #8]
 80023ce:	2b05      	cmp	r3, #5
 80023d0:	d10c      	bne.n	80023ec <HAL_RCC_OscConfig+0x388>
 80023d2:	4bae      	ldr	r3, [pc, #696]	@ (800268c <HAL_RCC_OscConfig+0x628>)
 80023d4:	6a1a      	ldr	r2, [r3, #32]
 80023d6:	4bad      	ldr	r3, [pc, #692]	@ (800268c <HAL_RCC_OscConfig+0x628>)
 80023d8:	2104      	movs	r1, #4
 80023da:	430a      	orrs	r2, r1
 80023dc:	621a      	str	r2, [r3, #32]
 80023de:	4bab      	ldr	r3, [pc, #684]	@ (800268c <HAL_RCC_OscConfig+0x628>)
 80023e0:	6a1a      	ldr	r2, [r3, #32]
 80023e2:	4baa      	ldr	r3, [pc, #680]	@ (800268c <HAL_RCC_OscConfig+0x628>)
 80023e4:	2101      	movs	r1, #1
 80023e6:	430a      	orrs	r2, r1
 80023e8:	621a      	str	r2, [r3, #32]
 80023ea:	e00b      	b.n	8002404 <HAL_RCC_OscConfig+0x3a0>
 80023ec:	4ba7      	ldr	r3, [pc, #668]	@ (800268c <HAL_RCC_OscConfig+0x628>)
 80023ee:	6a1a      	ldr	r2, [r3, #32]
 80023f0:	4ba6      	ldr	r3, [pc, #664]	@ (800268c <HAL_RCC_OscConfig+0x628>)
 80023f2:	2101      	movs	r1, #1
 80023f4:	438a      	bics	r2, r1
 80023f6:	621a      	str	r2, [r3, #32]
 80023f8:	4ba4      	ldr	r3, [pc, #656]	@ (800268c <HAL_RCC_OscConfig+0x628>)
 80023fa:	6a1a      	ldr	r2, [r3, #32]
 80023fc:	4ba3      	ldr	r3, [pc, #652]	@ (800268c <HAL_RCC_OscConfig+0x628>)
 80023fe:	2104      	movs	r1, #4
 8002400:	438a      	bics	r2, r1
 8002402:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	689b      	ldr	r3, [r3, #8]
 8002408:	2b00      	cmp	r3, #0
 800240a:	d014      	beq.n	8002436 <HAL_RCC_OscConfig+0x3d2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800240c:	f7fe ff2e 	bl	800126c <HAL_GetTick>
 8002410:	0003      	movs	r3, r0
 8002412:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002414:	e009      	b.n	800242a <HAL_RCC_OscConfig+0x3c6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002416:	f7fe ff29 	bl	800126c <HAL_GetTick>
 800241a:	0002      	movs	r2, r0
 800241c:	69bb      	ldr	r3, [r7, #24]
 800241e:	1ad3      	subs	r3, r2, r3
 8002420:	4a9b      	ldr	r2, [pc, #620]	@ (8002690 <HAL_RCC_OscConfig+0x62c>)
 8002422:	4293      	cmp	r3, r2
 8002424:	d901      	bls.n	800242a <HAL_RCC_OscConfig+0x3c6>
        {
          return HAL_TIMEOUT;
 8002426:	2303      	movs	r3, #3
 8002428:	e12b      	b.n	8002682 <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800242a:	4b98      	ldr	r3, [pc, #608]	@ (800268c <HAL_RCC_OscConfig+0x628>)
 800242c:	6a1b      	ldr	r3, [r3, #32]
 800242e:	2202      	movs	r2, #2
 8002430:	4013      	ands	r3, r2
 8002432:	d0f0      	beq.n	8002416 <HAL_RCC_OscConfig+0x3b2>
 8002434:	e013      	b.n	800245e <HAL_RCC_OscConfig+0x3fa>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002436:	f7fe ff19 	bl	800126c <HAL_GetTick>
 800243a:	0003      	movs	r3, r0
 800243c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800243e:	e009      	b.n	8002454 <HAL_RCC_OscConfig+0x3f0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002440:	f7fe ff14 	bl	800126c <HAL_GetTick>
 8002444:	0002      	movs	r2, r0
 8002446:	69bb      	ldr	r3, [r7, #24]
 8002448:	1ad3      	subs	r3, r2, r3
 800244a:	4a91      	ldr	r2, [pc, #580]	@ (8002690 <HAL_RCC_OscConfig+0x62c>)
 800244c:	4293      	cmp	r3, r2
 800244e:	d901      	bls.n	8002454 <HAL_RCC_OscConfig+0x3f0>
        {
          return HAL_TIMEOUT;
 8002450:	2303      	movs	r3, #3
 8002452:	e116      	b.n	8002682 <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002454:	4b8d      	ldr	r3, [pc, #564]	@ (800268c <HAL_RCC_OscConfig+0x628>)
 8002456:	6a1b      	ldr	r3, [r3, #32]
 8002458:	2202      	movs	r2, #2
 800245a:	4013      	ands	r3, r2
 800245c:	d1f0      	bne.n	8002440 <HAL_RCC_OscConfig+0x3dc>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800245e:	231f      	movs	r3, #31
 8002460:	18fb      	adds	r3, r7, r3
 8002462:	781b      	ldrb	r3, [r3, #0]
 8002464:	2b01      	cmp	r3, #1
 8002466:	d105      	bne.n	8002474 <HAL_RCC_OscConfig+0x410>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002468:	4b88      	ldr	r3, [pc, #544]	@ (800268c <HAL_RCC_OscConfig+0x628>)
 800246a:	69da      	ldr	r2, [r3, #28]
 800246c:	4b87      	ldr	r3, [pc, #540]	@ (800268c <HAL_RCC_OscConfig+0x628>)
 800246e:	4989      	ldr	r1, [pc, #548]	@ (8002694 <HAL_RCC_OscConfig+0x630>)
 8002470:	400a      	ands	r2, r1
 8002472:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	2210      	movs	r2, #16
 800247a:	4013      	ands	r3, r2
 800247c:	d063      	beq.n	8002546 <HAL_RCC_OscConfig+0x4e2>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	695b      	ldr	r3, [r3, #20]
 8002482:	2b01      	cmp	r3, #1
 8002484:	d12a      	bne.n	80024dc <HAL_RCC_OscConfig+0x478>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002486:	4b81      	ldr	r3, [pc, #516]	@ (800268c <HAL_RCC_OscConfig+0x628>)
 8002488:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800248a:	4b80      	ldr	r3, [pc, #512]	@ (800268c <HAL_RCC_OscConfig+0x628>)
 800248c:	2104      	movs	r1, #4
 800248e:	430a      	orrs	r2, r1
 8002490:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8002492:	4b7e      	ldr	r3, [pc, #504]	@ (800268c <HAL_RCC_OscConfig+0x628>)
 8002494:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002496:	4b7d      	ldr	r3, [pc, #500]	@ (800268c <HAL_RCC_OscConfig+0x628>)
 8002498:	2101      	movs	r1, #1
 800249a:	430a      	orrs	r2, r1
 800249c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800249e:	f7fe fee5 	bl	800126c <HAL_GetTick>
 80024a2:	0003      	movs	r3, r0
 80024a4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80024a6:	e008      	b.n	80024ba <HAL_RCC_OscConfig+0x456>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80024a8:	f7fe fee0 	bl	800126c <HAL_GetTick>
 80024ac:	0002      	movs	r2, r0
 80024ae:	69bb      	ldr	r3, [r7, #24]
 80024b0:	1ad3      	subs	r3, r2, r3
 80024b2:	2b02      	cmp	r3, #2
 80024b4:	d901      	bls.n	80024ba <HAL_RCC_OscConfig+0x456>
        {
          return HAL_TIMEOUT;
 80024b6:	2303      	movs	r3, #3
 80024b8:	e0e3      	b.n	8002682 <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80024ba:	4b74      	ldr	r3, [pc, #464]	@ (800268c <HAL_RCC_OscConfig+0x628>)
 80024bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80024be:	2202      	movs	r2, #2
 80024c0:	4013      	ands	r3, r2
 80024c2:	d0f1      	beq.n	80024a8 <HAL_RCC_OscConfig+0x444>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80024c4:	4b71      	ldr	r3, [pc, #452]	@ (800268c <HAL_RCC_OscConfig+0x628>)
 80024c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80024c8:	22f8      	movs	r2, #248	@ 0xf8
 80024ca:	4393      	bics	r3, r2
 80024cc:	0019      	movs	r1, r3
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	699b      	ldr	r3, [r3, #24]
 80024d2:	00da      	lsls	r2, r3, #3
 80024d4:	4b6d      	ldr	r3, [pc, #436]	@ (800268c <HAL_RCC_OscConfig+0x628>)
 80024d6:	430a      	orrs	r2, r1
 80024d8:	635a      	str	r2, [r3, #52]	@ 0x34
 80024da:	e034      	b.n	8002546 <HAL_RCC_OscConfig+0x4e2>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	695b      	ldr	r3, [r3, #20]
 80024e0:	3305      	adds	r3, #5
 80024e2:	d111      	bne.n	8002508 <HAL_RCC_OscConfig+0x4a4>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80024e4:	4b69      	ldr	r3, [pc, #420]	@ (800268c <HAL_RCC_OscConfig+0x628>)
 80024e6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80024e8:	4b68      	ldr	r3, [pc, #416]	@ (800268c <HAL_RCC_OscConfig+0x628>)
 80024ea:	2104      	movs	r1, #4
 80024ec:	438a      	bics	r2, r1
 80024ee:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80024f0:	4b66      	ldr	r3, [pc, #408]	@ (800268c <HAL_RCC_OscConfig+0x628>)
 80024f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80024f4:	22f8      	movs	r2, #248	@ 0xf8
 80024f6:	4393      	bics	r3, r2
 80024f8:	0019      	movs	r1, r3
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	699b      	ldr	r3, [r3, #24]
 80024fe:	00da      	lsls	r2, r3, #3
 8002500:	4b62      	ldr	r3, [pc, #392]	@ (800268c <HAL_RCC_OscConfig+0x628>)
 8002502:	430a      	orrs	r2, r1
 8002504:	635a      	str	r2, [r3, #52]	@ 0x34
 8002506:	e01e      	b.n	8002546 <HAL_RCC_OscConfig+0x4e2>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002508:	4b60      	ldr	r3, [pc, #384]	@ (800268c <HAL_RCC_OscConfig+0x628>)
 800250a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800250c:	4b5f      	ldr	r3, [pc, #380]	@ (800268c <HAL_RCC_OscConfig+0x628>)
 800250e:	2104      	movs	r1, #4
 8002510:	430a      	orrs	r2, r1
 8002512:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8002514:	4b5d      	ldr	r3, [pc, #372]	@ (800268c <HAL_RCC_OscConfig+0x628>)
 8002516:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002518:	4b5c      	ldr	r3, [pc, #368]	@ (800268c <HAL_RCC_OscConfig+0x628>)
 800251a:	2101      	movs	r1, #1
 800251c:	438a      	bics	r2, r1
 800251e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002520:	f7fe fea4 	bl	800126c <HAL_GetTick>
 8002524:	0003      	movs	r3, r0
 8002526:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002528:	e008      	b.n	800253c <HAL_RCC_OscConfig+0x4d8>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800252a:	f7fe fe9f 	bl	800126c <HAL_GetTick>
 800252e:	0002      	movs	r2, r0
 8002530:	69bb      	ldr	r3, [r7, #24]
 8002532:	1ad3      	subs	r3, r2, r3
 8002534:	2b02      	cmp	r3, #2
 8002536:	d901      	bls.n	800253c <HAL_RCC_OscConfig+0x4d8>
        {
          return HAL_TIMEOUT;
 8002538:	2303      	movs	r3, #3
 800253a:	e0a2      	b.n	8002682 <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800253c:	4b53      	ldr	r3, [pc, #332]	@ (800268c <HAL_RCC_OscConfig+0x628>)
 800253e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002540:	2202      	movs	r2, #2
 8002542:	4013      	ands	r3, r2
 8002544:	d1f1      	bne.n	800252a <HAL_RCC_OscConfig+0x4c6>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	6a1b      	ldr	r3, [r3, #32]
 800254a:	2b00      	cmp	r3, #0
 800254c:	d100      	bne.n	8002550 <HAL_RCC_OscConfig+0x4ec>
 800254e:	e097      	b.n	8002680 <HAL_RCC_OscConfig+0x61c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002550:	4b4e      	ldr	r3, [pc, #312]	@ (800268c <HAL_RCC_OscConfig+0x628>)
 8002552:	685b      	ldr	r3, [r3, #4]
 8002554:	220c      	movs	r2, #12
 8002556:	4013      	ands	r3, r2
 8002558:	2b08      	cmp	r3, #8
 800255a:	d100      	bne.n	800255e <HAL_RCC_OscConfig+0x4fa>
 800255c:	e06b      	b.n	8002636 <HAL_RCC_OscConfig+0x5d2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	6a1b      	ldr	r3, [r3, #32]
 8002562:	2b02      	cmp	r3, #2
 8002564:	d14c      	bne.n	8002600 <HAL_RCC_OscConfig+0x59c>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002566:	4b49      	ldr	r3, [pc, #292]	@ (800268c <HAL_RCC_OscConfig+0x628>)
 8002568:	681a      	ldr	r2, [r3, #0]
 800256a:	4b48      	ldr	r3, [pc, #288]	@ (800268c <HAL_RCC_OscConfig+0x628>)
 800256c:	494a      	ldr	r1, [pc, #296]	@ (8002698 <HAL_RCC_OscConfig+0x634>)
 800256e:	400a      	ands	r2, r1
 8002570:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002572:	f7fe fe7b 	bl	800126c <HAL_GetTick>
 8002576:	0003      	movs	r3, r0
 8002578:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800257a:	e008      	b.n	800258e <HAL_RCC_OscConfig+0x52a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800257c:	f7fe fe76 	bl	800126c <HAL_GetTick>
 8002580:	0002      	movs	r2, r0
 8002582:	69bb      	ldr	r3, [r7, #24]
 8002584:	1ad3      	subs	r3, r2, r3
 8002586:	2b02      	cmp	r3, #2
 8002588:	d901      	bls.n	800258e <HAL_RCC_OscConfig+0x52a>
          {
            return HAL_TIMEOUT;
 800258a:	2303      	movs	r3, #3
 800258c:	e079      	b.n	8002682 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800258e:	4b3f      	ldr	r3, [pc, #252]	@ (800268c <HAL_RCC_OscConfig+0x628>)
 8002590:	681a      	ldr	r2, [r3, #0]
 8002592:	2380      	movs	r3, #128	@ 0x80
 8002594:	049b      	lsls	r3, r3, #18
 8002596:	4013      	ands	r3, r2
 8002598:	d1f0      	bne.n	800257c <HAL_RCC_OscConfig+0x518>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800259a:	4b3c      	ldr	r3, [pc, #240]	@ (800268c <HAL_RCC_OscConfig+0x628>)
 800259c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800259e:	220f      	movs	r2, #15
 80025a0:	4393      	bics	r3, r2
 80025a2:	0019      	movs	r1, r3
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80025a8:	4b38      	ldr	r3, [pc, #224]	@ (800268c <HAL_RCC_OscConfig+0x628>)
 80025aa:	430a      	orrs	r2, r1
 80025ac:	62da      	str	r2, [r3, #44]	@ 0x2c
 80025ae:	4b37      	ldr	r3, [pc, #220]	@ (800268c <HAL_RCC_OscConfig+0x628>)
 80025b0:	685b      	ldr	r3, [r3, #4]
 80025b2:	4a3a      	ldr	r2, [pc, #232]	@ (800269c <HAL_RCC_OscConfig+0x638>)
 80025b4:	4013      	ands	r3, r2
 80025b6:	0019      	movs	r1, r3
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025c0:	431a      	orrs	r2, r3
 80025c2:	4b32      	ldr	r3, [pc, #200]	@ (800268c <HAL_RCC_OscConfig+0x628>)
 80025c4:	430a      	orrs	r2, r1
 80025c6:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80025c8:	4b30      	ldr	r3, [pc, #192]	@ (800268c <HAL_RCC_OscConfig+0x628>)
 80025ca:	681a      	ldr	r2, [r3, #0]
 80025cc:	4b2f      	ldr	r3, [pc, #188]	@ (800268c <HAL_RCC_OscConfig+0x628>)
 80025ce:	2180      	movs	r1, #128	@ 0x80
 80025d0:	0449      	lsls	r1, r1, #17
 80025d2:	430a      	orrs	r2, r1
 80025d4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025d6:	f7fe fe49 	bl	800126c <HAL_GetTick>
 80025da:	0003      	movs	r3, r0
 80025dc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80025de:	e008      	b.n	80025f2 <HAL_RCC_OscConfig+0x58e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80025e0:	f7fe fe44 	bl	800126c <HAL_GetTick>
 80025e4:	0002      	movs	r2, r0
 80025e6:	69bb      	ldr	r3, [r7, #24]
 80025e8:	1ad3      	subs	r3, r2, r3
 80025ea:	2b02      	cmp	r3, #2
 80025ec:	d901      	bls.n	80025f2 <HAL_RCC_OscConfig+0x58e>
          {
            return HAL_TIMEOUT;
 80025ee:	2303      	movs	r3, #3
 80025f0:	e047      	b.n	8002682 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80025f2:	4b26      	ldr	r3, [pc, #152]	@ (800268c <HAL_RCC_OscConfig+0x628>)
 80025f4:	681a      	ldr	r2, [r3, #0]
 80025f6:	2380      	movs	r3, #128	@ 0x80
 80025f8:	049b      	lsls	r3, r3, #18
 80025fa:	4013      	ands	r3, r2
 80025fc:	d0f0      	beq.n	80025e0 <HAL_RCC_OscConfig+0x57c>
 80025fe:	e03f      	b.n	8002680 <HAL_RCC_OscConfig+0x61c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002600:	4b22      	ldr	r3, [pc, #136]	@ (800268c <HAL_RCC_OscConfig+0x628>)
 8002602:	681a      	ldr	r2, [r3, #0]
 8002604:	4b21      	ldr	r3, [pc, #132]	@ (800268c <HAL_RCC_OscConfig+0x628>)
 8002606:	4924      	ldr	r1, [pc, #144]	@ (8002698 <HAL_RCC_OscConfig+0x634>)
 8002608:	400a      	ands	r2, r1
 800260a:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800260c:	f7fe fe2e 	bl	800126c <HAL_GetTick>
 8002610:	0003      	movs	r3, r0
 8002612:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002614:	e008      	b.n	8002628 <HAL_RCC_OscConfig+0x5c4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002616:	f7fe fe29 	bl	800126c <HAL_GetTick>
 800261a:	0002      	movs	r2, r0
 800261c:	69bb      	ldr	r3, [r7, #24]
 800261e:	1ad3      	subs	r3, r2, r3
 8002620:	2b02      	cmp	r3, #2
 8002622:	d901      	bls.n	8002628 <HAL_RCC_OscConfig+0x5c4>
          {
            return HAL_TIMEOUT;
 8002624:	2303      	movs	r3, #3
 8002626:	e02c      	b.n	8002682 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002628:	4b18      	ldr	r3, [pc, #96]	@ (800268c <HAL_RCC_OscConfig+0x628>)
 800262a:	681a      	ldr	r2, [r3, #0]
 800262c:	2380      	movs	r3, #128	@ 0x80
 800262e:	049b      	lsls	r3, r3, #18
 8002630:	4013      	ands	r3, r2
 8002632:	d1f0      	bne.n	8002616 <HAL_RCC_OscConfig+0x5b2>
 8002634:	e024      	b.n	8002680 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6a1b      	ldr	r3, [r3, #32]
 800263a:	2b01      	cmp	r3, #1
 800263c:	d101      	bne.n	8002642 <HAL_RCC_OscConfig+0x5de>
      {
        return HAL_ERROR;
 800263e:	2301      	movs	r3, #1
 8002640:	e01f      	b.n	8002682 <HAL_RCC_OscConfig+0x61e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8002642:	4b12      	ldr	r3, [pc, #72]	@ (800268c <HAL_RCC_OscConfig+0x628>)
 8002644:	685b      	ldr	r3, [r3, #4]
 8002646:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8002648:	4b10      	ldr	r3, [pc, #64]	@ (800268c <HAL_RCC_OscConfig+0x628>)
 800264a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800264c:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800264e:	697a      	ldr	r2, [r7, #20]
 8002650:	23c0      	movs	r3, #192	@ 0xc0
 8002652:	025b      	lsls	r3, r3, #9
 8002654:	401a      	ands	r2, r3
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800265a:	429a      	cmp	r2, r3
 800265c:	d10e      	bne.n	800267c <HAL_RCC_OscConfig+0x618>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800265e:	693b      	ldr	r3, [r7, #16]
 8002660:	220f      	movs	r2, #15
 8002662:	401a      	ands	r2, r3
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002668:	429a      	cmp	r2, r3
 800266a:	d107      	bne.n	800267c <HAL_RCC_OscConfig+0x618>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 800266c:	697a      	ldr	r2, [r7, #20]
 800266e:	23f0      	movs	r3, #240	@ 0xf0
 8002670:	039b      	lsls	r3, r3, #14
 8002672:	401a      	ands	r2, r3
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002678:	429a      	cmp	r2, r3
 800267a:	d001      	beq.n	8002680 <HAL_RCC_OscConfig+0x61c>
        {
          return HAL_ERROR;
 800267c:	2301      	movs	r3, #1
 800267e:	e000      	b.n	8002682 <HAL_RCC_OscConfig+0x61e>
        }
      }
    }
  }

  return HAL_OK;
 8002680:	2300      	movs	r3, #0
}
 8002682:	0018      	movs	r0, r3
 8002684:	46bd      	mov	sp, r7
 8002686:	b008      	add	sp, #32
 8002688:	bd80      	pop	{r7, pc}
 800268a:	46c0      	nop			@ (mov r8, r8)
 800268c:	40021000 	.word	0x40021000
 8002690:	00001388 	.word	0x00001388
 8002694:	efffffff 	.word	0xefffffff
 8002698:	feffffff 	.word	0xfeffffff
 800269c:	ffc27fff 	.word	0xffc27fff

080026a0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b084      	sub	sp, #16
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
 80026a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d101      	bne.n	80026b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80026b0:	2301      	movs	r3, #1
 80026b2:	e0b3      	b.n	800281c <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80026b4:	4b5b      	ldr	r3, [pc, #364]	@ (8002824 <HAL_RCC_ClockConfig+0x184>)
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	2201      	movs	r2, #1
 80026ba:	4013      	ands	r3, r2
 80026bc:	683a      	ldr	r2, [r7, #0]
 80026be:	429a      	cmp	r2, r3
 80026c0:	d911      	bls.n	80026e6 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026c2:	4b58      	ldr	r3, [pc, #352]	@ (8002824 <HAL_RCC_ClockConfig+0x184>)
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	2201      	movs	r2, #1
 80026c8:	4393      	bics	r3, r2
 80026ca:	0019      	movs	r1, r3
 80026cc:	4b55      	ldr	r3, [pc, #340]	@ (8002824 <HAL_RCC_ClockConfig+0x184>)
 80026ce:	683a      	ldr	r2, [r7, #0]
 80026d0:	430a      	orrs	r2, r1
 80026d2:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80026d4:	4b53      	ldr	r3, [pc, #332]	@ (8002824 <HAL_RCC_ClockConfig+0x184>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	2201      	movs	r2, #1
 80026da:	4013      	ands	r3, r2
 80026dc:	683a      	ldr	r2, [r7, #0]
 80026de:	429a      	cmp	r2, r3
 80026e0:	d001      	beq.n	80026e6 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80026e2:	2301      	movs	r3, #1
 80026e4:	e09a      	b.n	800281c <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	2202      	movs	r2, #2
 80026ec:	4013      	ands	r3, r2
 80026ee:	d015      	beq.n	800271c <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	2204      	movs	r2, #4
 80026f6:	4013      	ands	r3, r2
 80026f8:	d006      	beq.n	8002708 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80026fa:	4b4b      	ldr	r3, [pc, #300]	@ (8002828 <HAL_RCC_ClockConfig+0x188>)
 80026fc:	685a      	ldr	r2, [r3, #4]
 80026fe:	4b4a      	ldr	r3, [pc, #296]	@ (8002828 <HAL_RCC_ClockConfig+0x188>)
 8002700:	21e0      	movs	r1, #224	@ 0xe0
 8002702:	00c9      	lsls	r1, r1, #3
 8002704:	430a      	orrs	r2, r1
 8002706:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002708:	4b47      	ldr	r3, [pc, #284]	@ (8002828 <HAL_RCC_ClockConfig+0x188>)
 800270a:	685b      	ldr	r3, [r3, #4]
 800270c:	22f0      	movs	r2, #240	@ 0xf0
 800270e:	4393      	bics	r3, r2
 8002710:	0019      	movs	r1, r3
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	689a      	ldr	r2, [r3, #8]
 8002716:	4b44      	ldr	r3, [pc, #272]	@ (8002828 <HAL_RCC_ClockConfig+0x188>)
 8002718:	430a      	orrs	r2, r1
 800271a:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	2201      	movs	r2, #1
 8002722:	4013      	ands	r3, r2
 8002724:	d040      	beq.n	80027a8 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	685b      	ldr	r3, [r3, #4]
 800272a:	2b01      	cmp	r3, #1
 800272c:	d107      	bne.n	800273e <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800272e:	4b3e      	ldr	r3, [pc, #248]	@ (8002828 <HAL_RCC_ClockConfig+0x188>)
 8002730:	681a      	ldr	r2, [r3, #0]
 8002732:	2380      	movs	r3, #128	@ 0x80
 8002734:	029b      	lsls	r3, r3, #10
 8002736:	4013      	ands	r3, r2
 8002738:	d114      	bne.n	8002764 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800273a:	2301      	movs	r3, #1
 800273c:	e06e      	b.n	800281c <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	685b      	ldr	r3, [r3, #4]
 8002742:	2b02      	cmp	r3, #2
 8002744:	d107      	bne.n	8002756 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002746:	4b38      	ldr	r3, [pc, #224]	@ (8002828 <HAL_RCC_ClockConfig+0x188>)
 8002748:	681a      	ldr	r2, [r3, #0]
 800274a:	2380      	movs	r3, #128	@ 0x80
 800274c:	049b      	lsls	r3, r3, #18
 800274e:	4013      	ands	r3, r2
 8002750:	d108      	bne.n	8002764 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002752:	2301      	movs	r3, #1
 8002754:	e062      	b.n	800281c <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002756:	4b34      	ldr	r3, [pc, #208]	@ (8002828 <HAL_RCC_ClockConfig+0x188>)
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	2202      	movs	r2, #2
 800275c:	4013      	ands	r3, r2
 800275e:	d101      	bne.n	8002764 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002760:	2301      	movs	r3, #1
 8002762:	e05b      	b.n	800281c <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002764:	4b30      	ldr	r3, [pc, #192]	@ (8002828 <HAL_RCC_ClockConfig+0x188>)
 8002766:	685b      	ldr	r3, [r3, #4]
 8002768:	2203      	movs	r2, #3
 800276a:	4393      	bics	r3, r2
 800276c:	0019      	movs	r1, r3
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	685a      	ldr	r2, [r3, #4]
 8002772:	4b2d      	ldr	r3, [pc, #180]	@ (8002828 <HAL_RCC_ClockConfig+0x188>)
 8002774:	430a      	orrs	r2, r1
 8002776:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002778:	f7fe fd78 	bl	800126c <HAL_GetTick>
 800277c:	0003      	movs	r3, r0
 800277e:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002780:	e009      	b.n	8002796 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002782:	f7fe fd73 	bl	800126c <HAL_GetTick>
 8002786:	0002      	movs	r2, r0
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	1ad3      	subs	r3, r2, r3
 800278c:	4a27      	ldr	r2, [pc, #156]	@ (800282c <HAL_RCC_ClockConfig+0x18c>)
 800278e:	4293      	cmp	r3, r2
 8002790:	d901      	bls.n	8002796 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8002792:	2303      	movs	r3, #3
 8002794:	e042      	b.n	800281c <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002796:	4b24      	ldr	r3, [pc, #144]	@ (8002828 <HAL_RCC_ClockConfig+0x188>)
 8002798:	685b      	ldr	r3, [r3, #4]
 800279a:	220c      	movs	r2, #12
 800279c:	401a      	ands	r2, r3
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	685b      	ldr	r3, [r3, #4]
 80027a2:	009b      	lsls	r3, r3, #2
 80027a4:	429a      	cmp	r2, r3
 80027a6:	d1ec      	bne.n	8002782 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80027a8:	4b1e      	ldr	r3, [pc, #120]	@ (8002824 <HAL_RCC_ClockConfig+0x184>)
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	2201      	movs	r2, #1
 80027ae:	4013      	ands	r3, r2
 80027b0:	683a      	ldr	r2, [r7, #0]
 80027b2:	429a      	cmp	r2, r3
 80027b4:	d211      	bcs.n	80027da <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027b6:	4b1b      	ldr	r3, [pc, #108]	@ (8002824 <HAL_RCC_ClockConfig+0x184>)
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	2201      	movs	r2, #1
 80027bc:	4393      	bics	r3, r2
 80027be:	0019      	movs	r1, r3
 80027c0:	4b18      	ldr	r3, [pc, #96]	@ (8002824 <HAL_RCC_ClockConfig+0x184>)
 80027c2:	683a      	ldr	r2, [r7, #0]
 80027c4:	430a      	orrs	r2, r1
 80027c6:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80027c8:	4b16      	ldr	r3, [pc, #88]	@ (8002824 <HAL_RCC_ClockConfig+0x184>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	2201      	movs	r2, #1
 80027ce:	4013      	ands	r3, r2
 80027d0:	683a      	ldr	r2, [r7, #0]
 80027d2:	429a      	cmp	r2, r3
 80027d4:	d001      	beq.n	80027da <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 80027d6:	2301      	movs	r3, #1
 80027d8:	e020      	b.n	800281c <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	2204      	movs	r2, #4
 80027e0:	4013      	ands	r3, r2
 80027e2:	d009      	beq.n	80027f8 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80027e4:	4b10      	ldr	r3, [pc, #64]	@ (8002828 <HAL_RCC_ClockConfig+0x188>)
 80027e6:	685b      	ldr	r3, [r3, #4]
 80027e8:	4a11      	ldr	r2, [pc, #68]	@ (8002830 <HAL_RCC_ClockConfig+0x190>)
 80027ea:	4013      	ands	r3, r2
 80027ec:	0019      	movs	r1, r3
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	68da      	ldr	r2, [r3, #12]
 80027f2:	4b0d      	ldr	r3, [pc, #52]	@ (8002828 <HAL_RCC_ClockConfig+0x188>)
 80027f4:	430a      	orrs	r2, r1
 80027f6:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80027f8:	f000 f820 	bl	800283c <HAL_RCC_GetSysClockFreq>
 80027fc:	0001      	movs	r1, r0
 80027fe:	4b0a      	ldr	r3, [pc, #40]	@ (8002828 <HAL_RCC_ClockConfig+0x188>)
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	091b      	lsrs	r3, r3, #4
 8002804:	220f      	movs	r2, #15
 8002806:	4013      	ands	r3, r2
 8002808:	4a0a      	ldr	r2, [pc, #40]	@ (8002834 <HAL_RCC_ClockConfig+0x194>)
 800280a:	5cd3      	ldrb	r3, [r2, r3]
 800280c:	000a      	movs	r2, r1
 800280e:	40da      	lsrs	r2, r3
 8002810:	4b09      	ldr	r3, [pc, #36]	@ (8002838 <HAL_RCC_ClockConfig+0x198>)
 8002812:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002814:	2003      	movs	r0, #3
 8002816:	f7fe fce3 	bl	80011e0 <HAL_InitTick>
  
  return HAL_OK;
 800281a:	2300      	movs	r3, #0
}
 800281c:	0018      	movs	r0, r3
 800281e:	46bd      	mov	sp, r7
 8002820:	b004      	add	sp, #16
 8002822:	bd80      	pop	{r7, pc}
 8002824:	40022000 	.word	0x40022000
 8002828:	40021000 	.word	0x40021000
 800282c:	00001388 	.word	0x00001388
 8002830:	fffff8ff 	.word	0xfffff8ff
 8002834:	08007860 	.word	0x08007860
 8002838:	20000010 	.word	0x20000010

0800283c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b086      	sub	sp, #24
 8002840:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002842:	2300      	movs	r3, #0
 8002844:	60fb      	str	r3, [r7, #12]
 8002846:	2300      	movs	r3, #0
 8002848:	60bb      	str	r3, [r7, #8]
 800284a:	2300      	movs	r3, #0
 800284c:	617b      	str	r3, [r7, #20]
 800284e:	2300      	movs	r3, #0
 8002850:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002852:	2300      	movs	r3, #0
 8002854:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8002856:	4b21      	ldr	r3, [pc, #132]	@ (80028dc <HAL_RCC_GetSysClockFreq+0xa0>)
 8002858:	685b      	ldr	r3, [r3, #4]
 800285a:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	220c      	movs	r2, #12
 8002860:	4013      	ands	r3, r2
 8002862:	2b04      	cmp	r3, #4
 8002864:	d002      	beq.n	800286c <HAL_RCC_GetSysClockFreq+0x30>
 8002866:	2b08      	cmp	r3, #8
 8002868:	d003      	beq.n	8002872 <HAL_RCC_GetSysClockFreq+0x36>
 800286a:	e02e      	b.n	80028ca <HAL_RCC_GetSysClockFreq+0x8e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800286c:	4b1c      	ldr	r3, [pc, #112]	@ (80028e0 <HAL_RCC_GetSysClockFreq+0xa4>)
 800286e:	613b      	str	r3, [r7, #16]
      break;
 8002870:	e02e      	b.n	80028d0 <HAL_RCC_GetSysClockFreq+0x94>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	0c9b      	lsrs	r3, r3, #18
 8002876:	220f      	movs	r2, #15
 8002878:	4013      	ands	r3, r2
 800287a:	4a1a      	ldr	r2, [pc, #104]	@ (80028e4 <HAL_RCC_GetSysClockFreq+0xa8>)
 800287c:	5cd3      	ldrb	r3, [r2, r3]
 800287e:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002880:	4b16      	ldr	r3, [pc, #88]	@ (80028dc <HAL_RCC_GetSysClockFreq+0xa0>)
 8002882:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002884:	220f      	movs	r2, #15
 8002886:	4013      	ands	r3, r2
 8002888:	4a17      	ldr	r2, [pc, #92]	@ (80028e8 <HAL_RCC_GetSysClockFreq+0xac>)
 800288a:	5cd3      	ldrb	r3, [r2, r3]
 800288c:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800288e:	68fa      	ldr	r2, [r7, #12]
 8002890:	23c0      	movs	r3, #192	@ 0xc0
 8002892:	025b      	lsls	r3, r3, #9
 8002894:	401a      	ands	r2, r3
 8002896:	2380      	movs	r3, #128	@ 0x80
 8002898:	025b      	lsls	r3, r3, #9
 800289a:	429a      	cmp	r2, r3
 800289c:	d109      	bne.n	80028b2 <HAL_RCC_GetSysClockFreq+0x76>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800289e:	68b9      	ldr	r1, [r7, #8]
 80028a0:	480f      	ldr	r0, [pc, #60]	@ (80028e0 <HAL_RCC_GetSysClockFreq+0xa4>)
 80028a2:	f7fd fc43 	bl	800012c <__udivsi3>
 80028a6:	0003      	movs	r3, r0
 80028a8:	001a      	movs	r2, r3
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	4353      	muls	r3, r2
 80028ae:	617b      	str	r3, [r7, #20]
 80028b0:	e008      	b.n	80028c4 <HAL_RCC_GetSysClockFreq+0x88>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80028b2:	68b9      	ldr	r1, [r7, #8]
 80028b4:	480a      	ldr	r0, [pc, #40]	@ (80028e0 <HAL_RCC_GetSysClockFreq+0xa4>)
 80028b6:	f7fd fc39 	bl	800012c <__udivsi3>
 80028ba:	0003      	movs	r3, r0
 80028bc:	001a      	movs	r2, r3
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	4353      	muls	r3, r2
 80028c2:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 80028c4:	697b      	ldr	r3, [r7, #20]
 80028c6:	613b      	str	r3, [r7, #16]
      break;
 80028c8:	e002      	b.n	80028d0 <HAL_RCC_GetSysClockFreq+0x94>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80028ca:	4b05      	ldr	r3, [pc, #20]	@ (80028e0 <HAL_RCC_GetSysClockFreq+0xa4>)
 80028cc:	613b      	str	r3, [r7, #16]
      break;
 80028ce:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 80028d0:	693b      	ldr	r3, [r7, #16]
}
 80028d2:	0018      	movs	r0, r3
 80028d4:	46bd      	mov	sp, r7
 80028d6:	b006      	add	sp, #24
 80028d8:	bd80      	pop	{r7, pc}
 80028da:	46c0      	nop			@ (mov r8, r8)
 80028dc:	40021000 	.word	0x40021000
 80028e0:	007a1200 	.word	0x007a1200
 80028e4:	08007878 	.word	0x08007878
 80028e8:	08007888 	.word	0x08007888

080028ec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80028f0:	4b02      	ldr	r3, [pc, #8]	@ (80028fc <HAL_RCC_GetHCLKFreq+0x10>)
 80028f2:	681b      	ldr	r3, [r3, #0]
}
 80028f4:	0018      	movs	r0, r3
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bd80      	pop	{r7, pc}
 80028fa:	46c0      	nop			@ (mov r8, r8)
 80028fc:	20000010 	.word	0x20000010

08002900 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8002904:	f7ff fff2 	bl	80028ec <HAL_RCC_GetHCLKFreq>
 8002908:	0001      	movs	r1, r0
 800290a:	4b06      	ldr	r3, [pc, #24]	@ (8002924 <HAL_RCC_GetPCLK1Freq+0x24>)
 800290c:	685b      	ldr	r3, [r3, #4]
 800290e:	0a1b      	lsrs	r3, r3, #8
 8002910:	2207      	movs	r2, #7
 8002912:	4013      	ands	r3, r2
 8002914:	4a04      	ldr	r2, [pc, #16]	@ (8002928 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002916:	5cd3      	ldrb	r3, [r2, r3]
 8002918:	40d9      	lsrs	r1, r3
 800291a:	000b      	movs	r3, r1
}    
 800291c:	0018      	movs	r0, r3
 800291e:	46bd      	mov	sp, r7
 8002920:	bd80      	pop	{r7, pc}
 8002922:	46c0      	nop			@ (mov r8, r8)
 8002924:	40021000 	.word	0x40021000
 8002928:	08007870 	.word	0x08007870

0800292c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	b082      	sub	sp, #8
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2b00      	cmp	r3, #0
 8002938:	d101      	bne.n	800293e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800293a:	2301      	movs	r3, #1
 800293c:	e042      	b.n	80029c4 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	223d      	movs	r2, #61	@ 0x3d
 8002942:	5c9b      	ldrb	r3, [r3, r2]
 8002944:	b2db      	uxtb	r3, r3
 8002946:	2b00      	cmp	r3, #0
 8002948:	d107      	bne.n	800295a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	223c      	movs	r2, #60	@ 0x3c
 800294e:	2100      	movs	r1, #0
 8002950:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	0018      	movs	r0, r3
 8002956:	f7fe faf1 	bl	8000f3c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	223d      	movs	r2, #61	@ 0x3d
 800295e:	2102      	movs	r1, #2
 8002960:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681a      	ldr	r2, [r3, #0]
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	3304      	adds	r3, #4
 800296a:	0019      	movs	r1, r3
 800296c:	0010      	movs	r0, r2
 800296e:	f000 fac5 	bl	8002efc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	2246      	movs	r2, #70	@ 0x46
 8002976:	2101      	movs	r1, #1
 8002978:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	223e      	movs	r2, #62	@ 0x3e
 800297e:	2101      	movs	r1, #1
 8002980:	5499      	strb	r1, [r3, r2]
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	223f      	movs	r2, #63	@ 0x3f
 8002986:	2101      	movs	r1, #1
 8002988:	5499      	strb	r1, [r3, r2]
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	2240      	movs	r2, #64	@ 0x40
 800298e:	2101      	movs	r1, #1
 8002990:	5499      	strb	r1, [r3, r2]
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	2241      	movs	r2, #65	@ 0x41
 8002996:	2101      	movs	r1, #1
 8002998:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	2242      	movs	r2, #66	@ 0x42
 800299e:	2101      	movs	r1, #1
 80029a0:	5499      	strb	r1, [r3, r2]
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	2243      	movs	r2, #67	@ 0x43
 80029a6:	2101      	movs	r1, #1
 80029a8:	5499      	strb	r1, [r3, r2]
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	2244      	movs	r2, #68	@ 0x44
 80029ae:	2101      	movs	r1, #1
 80029b0:	5499      	strb	r1, [r3, r2]
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	2245      	movs	r2, #69	@ 0x45
 80029b6:	2101      	movs	r1, #1
 80029b8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	223d      	movs	r2, #61	@ 0x3d
 80029be:	2101      	movs	r1, #1
 80029c0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80029c2:	2300      	movs	r3, #0
}
 80029c4:	0018      	movs	r0, r3
 80029c6:	46bd      	mov	sp, r7
 80029c8:	b002      	add	sp, #8
 80029ca:	bd80      	pop	{r7, pc}

080029cc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b082      	sub	sp, #8
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d101      	bne.n	80029de <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80029da:	2301      	movs	r3, #1
 80029dc:	e042      	b.n	8002a64 <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	223d      	movs	r2, #61	@ 0x3d
 80029e2:	5c9b      	ldrb	r3, [r3, r2]
 80029e4:	b2db      	uxtb	r3, r3
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d107      	bne.n	80029fa <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	223c      	movs	r2, #60	@ 0x3c
 80029ee:	2100      	movs	r1, #0
 80029f0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	0018      	movs	r0, r3
 80029f6:	f000 f839 	bl	8002a6c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	223d      	movs	r2, #61	@ 0x3d
 80029fe:	2102      	movs	r1, #2
 8002a00:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681a      	ldr	r2, [r3, #0]
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	3304      	adds	r3, #4
 8002a0a:	0019      	movs	r1, r3
 8002a0c:	0010      	movs	r0, r2
 8002a0e:	f000 fa75 	bl	8002efc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	2246      	movs	r2, #70	@ 0x46
 8002a16:	2101      	movs	r1, #1
 8002a18:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	223e      	movs	r2, #62	@ 0x3e
 8002a1e:	2101      	movs	r1, #1
 8002a20:	5499      	strb	r1, [r3, r2]
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	223f      	movs	r2, #63	@ 0x3f
 8002a26:	2101      	movs	r1, #1
 8002a28:	5499      	strb	r1, [r3, r2]
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	2240      	movs	r2, #64	@ 0x40
 8002a2e:	2101      	movs	r1, #1
 8002a30:	5499      	strb	r1, [r3, r2]
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	2241      	movs	r2, #65	@ 0x41
 8002a36:	2101      	movs	r1, #1
 8002a38:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	2242      	movs	r2, #66	@ 0x42
 8002a3e:	2101      	movs	r1, #1
 8002a40:	5499      	strb	r1, [r3, r2]
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	2243      	movs	r2, #67	@ 0x43
 8002a46:	2101      	movs	r1, #1
 8002a48:	5499      	strb	r1, [r3, r2]
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	2244      	movs	r2, #68	@ 0x44
 8002a4e:	2101      	movs	r1, #1
 8002a50:	5499      	strb	r1, [r3, r2]
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	2245      	movs	r2, #69	@ 0x45
 8002a56:	2101      	movs	r1, #1
 8002a58:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	223d      	movs	r2, #61	@ 0x3d
 8002a5e:	2101      	movs	r1, #1
 8002a60:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002a62:	2300      	movs	r3, #0
}
 8002a64:	0018      	movs	r0, r3
 8002a66:	46bd      	mov	sp, r7
 8002a68:	b002      	add	sp, #8
 8002a6a:	bd80      	pop	{r7, pc}

08002a6c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b082      	sub	sp, #8
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002a74:	46c0      	nop			@ (mov r8, r8)
 8002a76:	46bd      	mov	sp, r7
 8002a78:	b002      	add	sp, #8
 8002a7a:	bd80      	pop	{r7, pc}

08002a7c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b084      	sub	sp, #16
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
 8002a84:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d108      	bne.n	8002a9e <HAL_TIM_PWM_Start+0x22>
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	223e      	movs	r2, #62	@ 0x3e
 8002a90:	5c9b      	ldrb	r3, [r3, r2]
 8002a92:	b2db      	uxtb	r3, r3
 8002a94:	3b01      	subs	r3, #1
 8002a96:	1e5a      	subs	r2, r3, #1
 8002a98:	4193      	sbcs	r3, r2
 8002a9a:	b2db      	uxtb	r3, r3
 8002a9c:	e01f      	b.n	8002ade <HAL_TIM_PWM_Start+0x62>
 8002a9e:	683b      	ldr	r3, [r7, #0]
 8002aa0:	2b04      	cmp	r3, #4
 8002aa2:	d108      	bne.n	8002ab6 <HAL_TIM_PWM_Start+0x3a>
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	223f      	movs	r2, #63	@ 0x3f
 8002aa8:	5c9b      	ldrb	r3, [r3, r2]
 8002aaa:	b2db      	uxtb	r3, r3
 8002aac:	3b01      	subs	r3, #1
 8002aae:	1e5a      	subs	r2, r3, #1
 8002ab0:	4193      	sbcs	r3, r2
 8002ab2:	b2db      	uxtb	r3, r3
 8002ab4:	e013      	b.n	8002ade <HAL_TIM_PWM_Start+0x62>
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	2b08      	cmp	r3, #8
 8002aba:	d108      	bne.n	8002ace <HAL_TIM_PWM_Start+0x52>
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2240      	movs	r2, #64	@ 0x40
 8002ac0:	5c9b      	ldrb	r3, [r3, r2]
 8002ac2:	b2db      	uxtb	r3, r3
 8002ac4:	3b01      	subs	r3, #1
 8002ac6:	1e5a      	subs	r2, r3, #1
 8002ac8:	4193      	sbcs	r3, r2
 8002aca:	b2db      	uxtb	r3, r3
 8002acc:	e007      	b.n	8002ade <HAL_TIM_PWM_Start+0x62>
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	2241      	movs	r2, #65	@ 0x41
 8002ad2:	5c9b      	ldrb	r3, [r3, r2]
 8002ad4:	b2db      	uxtb	r3, r3
 8002ad6:	3b01      	subs	r3, #1
 8002ad8:	1e5a      	subs	r2, r3, #1
 8002ada:	4193      	sbcs	r3, r2
 8002adc:	b2db      	uxtb	r3, r3
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d001      	beq.n	8002ae6 <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	e064      	b.n	8002bb0 <HAL_TIM_PWM_Start+0x134>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d104      	bne.n	8002af6 <HAL_TIM_PWM_Start+0x7a>
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	223e      	movs	r2, #62	@ 0x3e
 8002af0:	2102      	movs	r1, #2
 8002af2:	5499      	strb	r1, [r3, r2]
 8002af4:	e013      	b.n	8002b1e <HAL_TIM_PWM_Start+0xa2>
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	2b04      	cmp	r3, #4
 8002afa:	d104      	bne.n	8002b06 <HAL_TIM_PWM_Start+0x8a>
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	223f      	movs	r2, #63	@ 0x3f
 8002b00:	2102      	movs	r1, #2
 8002b02:	5499      	strb	r1, [r3, r2]
 8002b04:	e00b      	b.n	8002b1e <HAL_TIM_PWM_Start+0xa2>
 8002b06:	683b      	ldr	r3, [r7, #0]
 8002b08:	2b08      	cmp	r3, #8
 8002b0a:	d104      	bne.n	8002b16 <HAL_TIM_PWM_Start+0x9a>
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	2240      	movs	r2, #64	@ 0x40
 8002b10:	2102      	movs	r1, #2
 8002b12:	5499      	strb	r1, [r3, r2]
 8002b14:	e003      	b.n	8002b1e <HAL_TIM_PWM_Start+0xa2>
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2241      	movs	r2, #65	@ 0x41
 8002b1a:	2102      	movs	r1, #2
 8002b1c:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	6839      	ldr	r1, [r7, #0]
 8002b24:	2201      	movs	r2, #1
 8002b26:	0018      	movs	r0, r3
 8002b28:	f000 fcce 	bl	80034c8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	4a21      	ldr	r2, [pc, #132]	@ (8002bb8 <HAL_TIM_PWM_Start+0x13c>)
 8002b32:	4293      	cmp	r3, r2
 8002b34:	d009      	beq.n	8002b4a <HAL_TIM_PWM_Start+0xce>
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	4a20      	ldr	r2, [pc, #128]	@ (8002bbc <HAL_TIM_PWM_Start+0x140>)
 8002b3c:	4293      	cmp	r3, r2
 8002b3e:	d004      	beq.n	8002b4a <HAL_TIM_PWM_Start+0xce>
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	4a1e      	ldr	r2, [pc, #120]	@ (8002bc0 <HAL_TIM_PWM_Start+0x144>)
 8002b46:	4293      	cmp	r3, r2
 8002b48:	d101      	bne.n	8002b4e <HAL_TIM_PWM_Start+0xd2>
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	e000      	b.n	8002b50 <HAL_TIM_PWM_Start+0xd4>
 8002b4e:	2300      	movs	r3, #0
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d008      	beq.n	8002b66 <HAL_TIM_PWM_Start+0xea>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	2180      	movs	r1, #128	@ 0x80
 8002b60:	0209      	lsls	r1, r1, #8
 8002b62:	430a      	orrs	r2, r1
 8002b64:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	4a13      	ldr	r2, [pc, #76]	@ (8002bb8 <HAL_TIM_PWM_Start+0x13c>)
 8002b6c:	4293      	cmp	r3, r2
 8002b6e:	d004      	beq.n	8002b7a <HAL_TIM_PWM_Start+0xfe>
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	4a13      	ldr	r2, [pc, #76]	@ (8002bc4 <HAL_TIM_PWM_Start+0x148>)
 8002b76:	4293      	cmp	r3, r2
 8002b78:	d111      	bne.n	8002b9e <HAL_TIM_PWM_Start+0x122>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	689b      	ldr	r3, [r3, #8]
 8002b80:	2207      	movs	r2, #7
 8002b82:	4013      	ands	r3, r2
 8002b84:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	2b06      	cmp	r3, #6
 8002b8a:	d010      	beq.n	8002bae <HAL_TIM_PWM_Start+0x132>
    {
      __HAL_TIM_ENABLE(htim);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	681a      	ldr	r2, [r3, #0]
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	2101      	movs	r1, #1
 8002b98:	430a      	orrs	r2, r1
 8002b9a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b9c:	e007      	b.n	8002bae <HAL_TIM_PWM_Start+0x132>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	681a      	ldr	r2, [r3, #0]
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	2101      	movs	r1, #1
 8002baa:	430a      	orrs	r2, r1
 8002bac:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002bae:	2300      	movs	r3, #0
}
 8002bb0:	0018      	movs	r0, r3
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	b004      	add	sp, #16
 8002bb6:	bd80      	pop	{r7, pc}
 8002bb8:	40012c00 	.word	0x40012c00
 8002bbc:	40014400 	.word	0x40014400
 8002bc0:	40014800 	.word	0x40014800
 8002bc4:	40000400 	.word	0x40000400

08002bc8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b086      	sub	sp, #24
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	60f8      	str	r0, [r7, #12]
 8002bd0:	60b9      	str	r1, [r7, #8]
 8002bd2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002bd4:	2317      	movs	r3, #23
 8002bd6:	18fb      	adds	r3, r7, r3
 8002bd8:	2200      	movs	r2, #0
 8002bda:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	223c      	movs	r2, #60	@ 0x3c
 8002be0:	5c9b      	ldrb	r3, [r3, r2]
 8002be2:	2b01      	cmp	r3, #1
 8002be4:	d101      	bne.n	8002bea <HAL_TIM_PWM_ConfigChannel+0x22>
 8002be6:	2302      	movs	r3, #2
 8002be8:	e0ad      	b.n	8002d46 <HAL_TIM_PWM_ConfigChannel+0x17e>
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	223c      	movs	r2, #60	@ 0x3c
 8002bee:	2101      	movs	r1, #1
 8002bf0:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	2b0c      	cmp	r3, #12
 8002bf6:	d100      	bne.n	8002bfa <HAL_TIM_PWM_ConfigChannel+0x32>
 8002bf8:	e076      	b.n	8002ce8 <HAL_TIM_PWM_ConfigChannel+0x120>
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	2b0c      	cmp	r3, #12
 8002bfe:	d900      	bls.n	8002c02 <HAL_TIM_PWM_ConfigChannel+0x3a>
 8002c00:	e095      	b.n	8002d2e <HAL_TIM_PWM_ConfigChannel+0x166>
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	2b08      	cmp	r3, #8
 8002c06:	d04e      	beq.n	8002ca6 <HAL_TIM_PWM_ConfigChannel+0xde>
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2b08      	cmp	r3, #8
 8002c0c:	d900      	bls.n	8002c10 <HAL_TIM_PWM_ConfigChannel+0x48>
 8002c0e:	e08e      	b.n	8002d2e <HAL_TIM_PWM_ConfigChannel+0x166>
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d003      	beq.n	8002c1e <HAL_TIM_PWM_ConfigChannel+0x56>
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	2b04      	cmp	r3, #4
 8002c1a:	d021      	beq.n	8002c60 <HAL_TIM_PWM_ConfigChannel+0x98>
 8002c1c:	e087      	b.n	8002d2e <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	68ba      	ldr	r2, [r7, #8]
 8002c24:	0011      	movs	r1, r2
 8002c26:	0018      	movs	r0, r3
 8002c28:	f000 f9d4 	bl	8002fd4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	699a      	ldr	r2, [r3, #24]
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	2108      	movs	r1, #8
 8002c38:	430a      	orrs	r2, r1
 8002c3a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	699a      	ldr	r2, [r3, #24]
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	2104      	movs	r1, #4
 8002c48:	438a      	bics	r2, r1
 8002c4a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	6999      	ldr	r1, [r3, #24]
 8002c52:	68bb      	ldr	r3, [r7, #8]
 8002c54:	691a      	ldr	r2, [r3, #16]
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	430a      	orrs	r2, r1
 8002c5c:	619a      	str	r2, [r3, #24]
      break;
 8002c5e:	e06b      	b.n	8002d38 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	68ba      	ldr	r2, [r7, #8]
 8002c66:	0011      	movs	r1, r2
 8002c68:	0018      	movs	r0, r3
 8002c6a:	f000 fa31 	bl	80030d0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	699a      	ldr	r2, [r3, #24]
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	2180      	movs	r1, #128	@ 0x80
 8002c7a:	0109      	lsls	r1, r1, #4
 8002c7c:	430a      	orrs	r2, r1
 8002c7e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	699a      	ldr	r2, [r3, #24]
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	4931      	ldr	r1, [pc, #196]	@ (8002d50 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8002c8c:	400a      	ands	r2, r1
 8002c8e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	6999      	ldr	r1, [r3, #24]
 8002c96:	68bb      	ldr	r3, [r7, #8]
 8002c98:	691b      	ldr	r3, [r3, #16]
 8002c9a:	021a      	lsls	r2, r3, #8
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	430a      	orrs	r2, r1
 8002ca2:	619a      	str	r2, [r3, #24]
      break;
 8002ca4:	e048      	b.n	8002d38 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	68ba      	ldr	r2, [r7, #8]
 8002cac:	0011      	movs	r1, r2
 8002cae:	0018      	movs	r0, r3
 8002cb0:	f000 fa8c 	bl	80031cc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	69da      	ldr	r2, [r3, #28]
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	2108      	movs	r1, #8
 8002cc0:	430a      	orrs	r2, r1
 8002cc2:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	69da      	ldr	r2, [r3, #28]
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	2104      	movs	r1, #4
 8002cd0:	438a      	bics	r2, r1
 8002cd2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	69d9      	ldr	r1, [r3, #28]
 8002cda:	68bb      	ldr	r3, [r7, #8]
 8002cdc:	691a      	ldr	r2, [r3, #16]
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	430a      	orrs	r2, r1
 8002ce4:	61da      	str	r2, [r3, #28]
      break;
 8002ce6:	e027      	b.n	8002d38 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	68ba      	ldr	r2, [r7, #8]
 8002cee:	0011      	movs	r1, r2
 8002cf0:	0018      	movs	r0, r3
 8002cf2:	f000 faeb 	bl	80032cc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	69da      	ldr	r2, [r3, #28]
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	2180      	movs	r1, #128	@ 0x80
 8002d02:	0109      	lsls	r1, r1, #4
 8002d04:	430a      	orrs	r2, r1
 8002d06:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	69da      	ldr	r2, [r3, #28]
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	490f      	ldr	r1, [pc, #60]	@ (8002d50 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8002d14:	400a      	ands	r2, r1
 8002d16:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	69d9      	ldr	r1, [r3, #28]
 8002d1e:	68bb      	ldr	r3, [r7, #8]
 8002d20:	691b      	ldr	r3, [r3, #16]
 8002d22:	021a      	lsls	r2, r3, #8
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	430a      	orrs	r2, r1
 8002d2a:	61da      	str	r2, [r3, #28]
      break;
 8002d2c:	e004      	b.n	8002d38 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 8002d2e:	2317      	movs	r3, #23
 8002d30:	18fb      	adds	r3, r7, r3
 8002d32:	2201      	movs	r2, #1
 8002d34:	701a      	strb	r2, [r3, #0]
      break;
 8002d36:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	223c      	movs	r2, #60	@ 0x3c
 8002d3c:	2100      	movs	r1, #0
 8002d3e:	5499      	strb	r1, [r3, r2]

  return status;
 8002d40:	2317      	movs	r3, #23
 8002d42:	18fb      	adds	r3, r7, r3
 8002d44:	781b      	ldrb	r3, [r3, #0]
}
 8002d46:	0018      	movs	r0, r3
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	b006      	add	sp, #24
 8002d4c:	bd80      	pop	{r7, pc}
 8002d4e:	46c0      	nop			@ (mov r8, r8)
 8002d50:	fffffbff 	.word	0xfffffbff

08002d54 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b084      	sub	sp, #16
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
 8002d5c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002d5e:	230f      	movs	r3, #15
 8002d60:	18fb      	adds	r3, r7, r3
 8002d62:	2200      	movs	r2, #0
 8002d64:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	223c      	movs	r2, #60	@ 0x3c
 8002d6a:	5c9b      	ldrb	r3, [r3, r2]
 8002d6c:	2b01      	cmp	r3, #1
 8002d6e:	d101      	bne.n	8002d74 <HAL_TIM_ConfigClockSource+0x20>
 8002d70:	2302      	movs	r3, #2
 8002d72:	e0bc      	b.n	8002eee <HAL_TIM_ConfigClockSource+0x19a>
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	223c      	movs	r2, #60	@ 0x3c
 8002d78:	2101      	movs	r1, #1
 8002d7a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	223d      	movs	r2, #61	@ 0x3d
 8002d80:	2102      	movs	r1, #2
 8002d82:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	689b      	ldr	r3, [r3, #8]
 8002d8a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002d8c:	68bb      	ldr	r3, [r7, #8]
 8002d8e:	2277      	movs	r2, #119	@ 0x77
 8002d90:	4393      	bics	r3, r2
 8002d92:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002d94:	68bb      	ldr	r3, [r7, #8]
 8002d96:	4a58      	ldr	r2, [pc, #352]	@ (8002ef8 <HAL_TIM_ConfigClockSource+0x1a4>)
 8002d98:	4013      	ands	r3, r2
 8002d9a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	68ba      	ldr	r2, [r7, #8]
 8002da2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	2280      	movs	r2, #128	@ 0x80
 8002daa:	0192      	lsls	r2, r2, #6
 8002dac:	4293      	cmp	r3, r2
 8002dae:	d040      	beq.n	8002e32 <HAL_TIM_ConfigClockSource+0xde>
 8002db0:	2280      	movs	r2, #128	@ 0x80
 8002db2:	0192      	lsls	r2, r2, #6
 8002db4:	4293      	cmp	r3, r2
 8002db6:	d900      	bls.n	8002dba <HAL_TIM_ConfigClockSource+0x66>
 8002db8:	e088      	b.n	8002ecc <HAL_TIM_ConfigClockSource+0x178>
 8002dba:	2280      	movs	r2, #128	@ 0x80
 8002dbc:	0152      	lsls	r2, r2, #5
 8002dbe:	4293      	cmp	r3, r2
 8002dc0:	d100      	bne.n	8002dc4 <HAL_TIM_ConfigClockSource+0x70>
 8002dc2:	e088      	b.n	8002ed6 <HAL_TIM_ConfigClockSource+0x182>
 8002dc4:	2280      	movs	r2, #128	@ 0x80
 8002dc6:	0152      	lsls	r2, r2, #5
 8002dc8:	4293      	cmp	r3, r2
 8002dca:	d900      	bls.n	8002dce <HAL_TIM_ConfigClockSource+0x7a>
 8002dcc:	e07e      	b.n	8002ecc <HAL_TIM_ConfigClockSource+0x178>
 8002dce:	2b70      	cmp	r3, #112	@ 0x70
 8002dd0:	d018      	beq.n	8002e04 <HAL_TIM_ConfigClockSource+0xb0>
 8002dd2:	d900      	bls.n	8002dd6 <HAL_TIM_ConfigClockSource+0x82>
 8002dd4:	e07a      	b.n	8002ecc <HAL_TIM_ConfigClockSource+0x178>
 8002dd6:	2b60      	cmp	r3, #96	@ 0x60
 8002dd8:	d04f      	beq.n	8002e7a <HAL_TIM_ConfigClockSource+0x126>
 8002dda:	d900      	bls.n	8002dde <HAL_TIM_ConfigClockSource+0x8a>
 8002ddc:	e076      	b.n	8002ecc <HAL_TIM_ConfigClockSource+0x178>
 8002dde:	2b50      	cmp	r3, #80	@ 0x50
 8002de0:	d03b      	beq.n	8002e5a <HAL_TIM_ConfigClockSource+0x106>
 8002de2:	d900      	bls.n	8002de6 <HAL_TIM_ConfigClockSource+0x92>
 8002de4:	e072      	b.n	8002ecc <HAL_TIM_ConfigClockSource+0x178>
 8002de6:	2b40      	cmp	r3, #64	@ 0x40
 8002de8:	d057      	beq.n	8002e9a <HAL_TIM_ConfigClockSource+0x146>
 8002dea:	d900      	bls.n	8002dee <HAL_TIM_ConfigClockSource+0x9a>
 8002dec:	e06e      	b.n	8002ecc <HAL_TIM_ConfigClockSource+0x178>
 8002dee:	2b30      	cmp	r3, #48	@ 0x30
 8002df0:	d063      	beq.n	8002eba <HAL_TIM_ConfigClockSource+0x166>
 8002df2:	d86b      	bhi.n	8002ecc <HAL_TIM_ConfigClockSource+0x178>
 8002df4:	2b20      	cmp	r3, #32
 8002df6:	d060      	beq.n	8002eba <HAL_TIM_ConfigClockSource+0x166>
 8002df8:	d868      	bhi.n	8002ecc <HAL_TIM_ConfigClockSource+0x178>
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d05d      	beq.n	8002eba <HAL_TIM_ConfigClockSource+0x166>
 8002dfe:	2b10      	cmp	r3, #16
 8002e00:	d05b      	beq.n	8002eba <HAL_TIM_ConfigClockSource+0x166>
 8002e02:	e063      	b.n	8002ecc <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002e08:	683b      	ldr	r3, [r7, #0]
 8002e0a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002e14:	f000 fb38 	bl	8003488 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	689b      	ldr	r3, [r3, #8]
 8002e1e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002e20:	68bb      	ldr	r3, [r7, #8]
 8002e22:	2277      	movs	r2, #119	@ 0x77
 8002e24:	4313      	orrs	r3, r2
 8002e26:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	68ba      	ldr	r2, [r7, #8]
 8002e2e:	609a      	str	r2, [r3, #8]
      break;
 8002e30:	e052      	b.n	8002ed8 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002e36:	683b      	ldr	r3, [r7, #0]
 8002e38:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002e3e:	683b      	ldr	r3, [r7, #0]
 8002e40:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002e42:	f000 fb21 	bl	8003488 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	689a      	ldr	r2, [r3, #8]
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	2180      	movs	r1, #128	@ 0x80
 8002e52:	01c9      	lsls	r1, r1, #7
 8002e54:	430a      	orrs	r2, r1
 8002e56:	609a      	str	r2, [r3, #8]
      break;
 8002e58:	e03e      	b.n	8002ed8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002e5e:	683b      	ldr	r3, [r7, #0]
 8002e60:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002e62:	683b      	ldr	r3, [r7, #0]
 8002e64:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e66:	001a      	movs	r2, r3
 8002e68:	f000 fa94 	bl	8003394 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	2150      	movs	r1, #80	@ 0x50
 8002e72:	0018      	movs	r0, r3
 8002e74:	f000 faee 	bl	8003454 <TIM_ITRx_SetConfig>
      break;
 8002e78:	e02e      	b.n	8002ed8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002e82:	683b      	ldr	r3, [r7, #0]
 8002e84:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002e86:	001a      	movs	r2, r3
 8002e88:	f000 fab2 	bl	80033f0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	2160      	movs	r1, #96	@ 0x60
 8002e92:	0018      	movs	r0, r3
 8002e94:	f000 fade 	bl	8003454 <TIM_ITRx_SetConfig>
      break;
 8002e98:	e01e      	b.n	8002ed8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002e9e:	683b      	ldr	r3, [r7, #0]
 8002ea0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002ea2:	683b      	ldr	r3, [r7, #0]
 8002ea4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002ea6:	001a      	movs	r2, r3
 8002ea8:	f000 fa74 	bl	8003394 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	2140      	movs	r1, #64	@ 0x40
 8002eb2:	0018      	movs	r0, r3
 8002eb4:	f000 face 	bl	8003454 <TIM_ITRx_SetConfig>
      break;
 8002eb8:	e00e      	b.n	8002ed8 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681a      	ldr	r2, [r3, #0]
 8002ebe:	683b      	ldr	r3, [r7, #0]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	0019      	movs	r1, r3
 8002ec4:	0010      	movs	r0, r2
 8002ec6:	f000 fac5 	bl	8003454 <TIM_ITRx_SetConfig>
      break;
 8002eca:	e005      	b.n	8002ed8 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8002ecc:	230f      	movs	r3, #15
 8002ece:	18fb      	adds	r3, r7, r3
 8002ed0:	2201      	movs	r2, #1
 8002ed2:	701a      	strb	r2, [r3, #0]
      break;
 8002ed4:	e000      	b.n	8002ed8 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8002ed6:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	223d      	movs	r2, #61	@ 0x3d
 8002edc:	2101      	movs	r1, #1
 8002ede:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	223c      	movs	r2, #60	@ 0x3c
 8002ee4:	2100      	movs	r1, #0
 8002ee6:	5499      	strb	r1, [r3, r2]

  return status;
 8002ee8:	230f      	movs	r3, #15
 8002eea:	18fb      	adds	r3, r7, r3
 8002eec:	781b      	ldrb	r3, [r3, #0]
}
 8002eee:	0018      	movs	r0, r3
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	b004      	add	sp, #16
 8002ef4:	bd80      	pop	{r7, pc}
 8002ef6:	46c0      	nop			@ (mov r8, r8)
 8002ef8:	ffff00ff 	.word	0xffff00ff

08002efc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b084      	sub	sp, #16
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
 8002f04:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	4a2b      	ldr	r2, [pc, #172]	@ (8002fbc <TIM_Base_SetConfig+0xc0>)
 8002f10:	4293      	cmp	r3, r2
 8002f12:	d003      	beq.n	8002f1c <TIM_Base_SetConfig+0x20>
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	4a2a      	ldr	r2, [pc, #168]	@ (8002fc0 <TIM_Base_SetConfig+0xc4>)
 8002f18:	4293      	cmp	r3, r2
 8002f1a:	d108      	bne.n	8002f2e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	2270      	movs	r2, #112	@ 0x70
 8002f20:	4393      	bics	r3, r2
 8002f22:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	68fa      	ldr	r2, [r7, #12]
 8002f2a:	4313      	orrs	r3, r2
 8002f2c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	4a22      	ldr	r2, [pc, #136]	@ (8002fbc <TIM_Base_SetConfig+0xc0>)
 8002f32:	4293      	cmp	r3, r2
 8002f34:	d00f      	beq.n	8002f56 <TIM_Base_SetConfig+0x5a>
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	4a21      	ldr	r2, [pc, #132]	@ (8002fc0 <TIM_Base_SetConfig+0xc4>)
 8002f3a:	4293      	cmp	r3, r2
 8002f3c:	d00b      	beq.n	8002f56 <TIM_Base_SetConfig+0x5a>
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	4a20      	ldr	r2, [pc, #128]	@ (8002fc4 <TIM_Base_SetConfig+0xc8>)
 8002f42:	4293      	cmp	r3, r2
 8002f44:	d007      	beq.n	8002f56 <TIM_Base_SetConfig+0x5a>
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	4a1f      	ldr	r2, [pc, #124]	@ (8002fc8 <TIM_Base_SetConfig+0xcc>)
 8002f4a:	4293      	cmp	r3, r2
 8002f4c:	d003      	beq.n	8002f56 <TIM_Base_SetConfig+0x5a>
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	4a1e      	ldr	r2, [pc, #120]	@ (8002fcc <TIM_Base_SetConfig+0xd0>)
 8002f52:	4293      	cmp	r3, r2
 8002f54:	d108      	bne.n	8002f68 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	4a1d      	ldr	r2, [pc, #116]	@ (8002fd0 <TIM_Base_SetConfig+0xd4>)
 8002f5a:	4013      	ands	r3, r2
 8002f5c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	68db      	ldr	r3, [r3, #12]
 8002f62:	68fa      	ldr	r2, [r7, #12]
 8002f64:	4313      	orrs	r3, r2
 8002f66:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	2280      	movs	r2, #128	@ 0x80
 8002f6c:	4393      	bics	r3, r2
 8002f6e:	001a      	movs	r2, r3
 8002f70:	683b      	ldr	r3, [r7, #0]
 8002f72:	695b      	ldr	r3, [r3, #20]
 8002f74:	4313      	orrs	r3, r2
 8002f76:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	68fa      	ldr	r2, [r7, #12]
 8002f7c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	689a      	ldr	r2, [r3, #8]
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	681a      	ldr	r2, [r3, #0]
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	4a0a      	ldr	r2, [pc, #40]	@ (8002fbc <TIM_Base_SetConfig+0xc0>)
 8002f92:	4293      	cmp	r3, r2
 8002f94:	d007      	beq.n	8002fa6 <TIM_Base_SetConfig+0xaa>
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	4a0b      	ldr	r2, [pc, #44]	@ (8002fc8 <TIM_Base_SetConfig+0xcc>)
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	d003      	beq.n	8002fa6 <TIM_Base_SetConfig+0xaa>
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	4a0a      	ldr	r2, [pc, #40]	@ (8002fcc <TIM_Base_SetConfig+0xd0>)
 8002fa2:	4293      	cmp	r3, r2
 8002fa4:	d103      	bne.n	8002fae <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002fa6:	683b      	ldr	r3, [r7, #0]
 8002fa8:	691a      	ldr	r2, [r3, #16]
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2201      	movs	r2, #1
 8002fb2:	615a      	str	r2, [r3, #20]
}
 8002fb4:	46c0      	nop			@ (mov r8, r8)
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	b004      	add	sp, #16
 8002fba:	bd80      	pop	{r7, pc}
 8002fbc:	40012c00 	.word	0x40012c00
 8002fc0:	40000400 	.word	0x40000400
 8002fc4:	40002000 	.word	0x40002000
 8002fc8:	40014400 	.word	0x40014400
 8002fcc:	40014800 	.word	0x40014800
 8002fd0:	fffffcff 	.word	0xfffffcff

08002fd4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b086      	sub	sp, #24
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
 8002fdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	6a1b      	ldr	r3, [r3, #32]
 8002fe2:	2201      	movs	r2, #1
 8002fe4:	4393      	bics	r3, r2
 8002fe6:	001a      	movs	r2, r3
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6a1b      	ldr	r3, [r3, #32]
 8002ff0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	685b      	ldr	r3, [r3, #4]
 8002ff6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	699b      	ldr	r3, [r3, #24]
 8002ffc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	2270      	movs	r2, #112	@ 0x70
 8003002:	4393      	bics	r3, r2
 8003004:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	2203      	movs	r2, #3
 800300a:	4393      	bics	r3, r2
 800300c:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800300e:	683b      	ldr	r3, [r7, #0]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	68fa      	ldr	r2, [r7, #12]
 8003014:	4313      	orrs	r3, r2
 8003016:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003018:	697b      	ldr	r3, [r7, #20]
 800301a:	2202      	movs	r2, #2
 800301c:	4393      	bics	r3, r2
 800301e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	689b      	ldr	r3, [r3, #8]
 8003024:	697a      	ldr	r2, [r7, #20]
 8003026:	4313      	orrs	r3, r2
 8003028:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	4a23      	ldr	r2, [pc, #140]	@ (80030bc <TIM_OC1_SetConfig+0xe8>)
 800302e:	4293      	cmp	r3, r2
 8003030:	d007      	beq.n	8003042 <TIM_OC1_SetConfig+0x6e>
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	4a22      	ldr	r2, [pc, #136]	@ (80030c0 <TIM_OC1_SetConfig+0xec>)
 8003036:	4293      	cmp	r3, r2
 8003038:	d003      	beq.n	8003042 <TIM_OC1_SetConfig+0x6e>
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	4a21      	ldr	r2, [pc, #132]	@ (80030c4 <TIM_OC1_SetConfig+0xf0>)
 800303e:	4293      	cmp	r3, r2
 8003040:	d10c      	bne.n	800305c <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003042:	697b      	ldr	r3, [r7, #20]
 8003044:	2208      	movs	r2, #8
 8003046:	4393      	bics	r3, r2
 8003048:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	68db      	ldr	r3, [r3, #12]
 800304e:	697a      	ldr	r2, [r7, #20]
 8003050:	4313      	orrs	r3, r2
 8003052:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003054:	697b      	ldr	r3, [r7, #20]
 8003056:	2204      	movs	r2, #4
 8003058:	4393      	bics	r3, r2
 800305a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	4a17      	ldr	r2, [pc, #92]	@ (80030bc <TIM_OC1_SetConfig+0xe8>)
 8003060:	4293      	cmp	r3, r2
 8003062:	d007      	beq.n	8003074 <TIM_OC1_SetConfig+0xa0>
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	4a16      	ldr	r2, [pc, #88]	@ (80030c0 <TIM_OC1_SetConfig+0xec>)
 8003068:	4293      	cmp	r3, r2
 800306a:	d003      	beq.n	8003074 <TIM_OC1_SetConfig+0xa0>
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	4a15      	ldr	r2, [pc, #84]	@ (80030c4 <TIM_OC1_SetConfig+0xf0>)
 8003070:	4293      	cmp	r3, r2
 8003072:	d111      	bne.n	8003098 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003074:	693b      	ldr	r3, [r7, #16]
 8003076:	4a14      	ldr	r2, [pc, #80]	@ (80030c8 <TIM_OC1_SetConfig+0xf4>)
 8003078:	4013      	ands	r3, r2
 800307a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800307c:	693b      	ldr	r3, [r7, #16]
 800307e:	4a13      	ldr	r2, [pc, #76]	@ (80030cc <TIM_OC1_SetConfig+0xf8>)
 8003080:	4013      	ands	r3, r2
 8003082:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	695b      	ldr	r3, [r3, #20]
 8003088:	693a      	ldr	r2, [r7, #16]
 800308a:	4313      	orrs	r3, r2
 800308c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	699b      	ldr	r3, [r3, #24]
 8003092:	693a      	ldr	r2, [r7, #16]
 8003094:	4313      	orrs	r3, r2
 8003096:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	693a      	ldr	r2, [r7, #16]
 800309c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	68fa      	ldr	r2, [r7, #12]
 80030a2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80030a4:	683b      	ldr	r3, [r7, #0]
 80030a6:	685a      	ldr	r2, [r3, #4]
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	697a      	ldr	r2, [r7, #20]
 80030b0:	621a      	str	r2, [r3, #32]
}
 80030b2:	46c0      	nop			@ (mov r8, r8)
 80030b4:	46bd      	mov	sp, r7
 80030b6:	b006      	add	sp, #24
 80030b8:	bd80      	pop	{r7, pc}
 80030ba:	46c0      	nop			@ (mov r8, r8)
 80030bc:	40012c00 	.word	0x40012c00
 80030c0:	40014400 	.word	0x40014400
 80030c4:	40014800 	.word	0x40014800
 80030c8:	fffffeff 	.word	0xfffffeff
 80030cc:	fffffdff 	.word	0xfffffdff

080030d0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b086      	sub	sp, #24
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
 80030d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6a1b      	ldr	r3, [r3, #32]
 80030de:	2210      	movs	r2, #16
 80030e0:	4393      	bics	r3, r2
 80030e2:	001a      	movs	r2, r3
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	6a1b      	ldr	r3, [r3, #32]
 80030ec:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	685b      	ldr	r3, [r3, #4]
 80030f2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	699b      	ldr	r3, [r3, #24]
 80030f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	4a2c      	ldr	r2, [pc, #176]	@ (80031b0 <TIM_OC2_SetConfig+0xe0>)
 80030fe:	4013      	ands	r3, r2
 8003100:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	4a2b      	ldr	r2, [pc, #172]	@ (80031b4 <TIM_OC2_SetConfig+0xe4>)
 8003106:	4013      	ands	r3, r2
 8003108:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	021b      	lsls	r3, r3, #8
 8003110:	68fa      	ldr	r2, [r7, #12]
 8003112:	4313      	orrs	r3, r2
 8003114:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003116:	697b      	ldr	r3, [r7, #20]
 8003118:	2220      	movs	r2, #32
 800311a:	4393      	bics	r3, r2
 800311c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	689b      	ldr	r3, [r3, #8]
 8003122:	011b      	lsls	r3, r3, #4
 8003124:	697a      	ldr	r2, [r7, #20]
 8003126:	4313      	orrs	r3, r2
 8003128:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	4a22      	ldr	r2, [pc, #136]	@ (80031b8 <TIM_OC2_SetConfig+0xe8>)
 800312e:	4293      	cmp	r3, r2
 8003130:	d10d      	bne.n	800314e <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003132:	697b      	ldr	r3, [r7, #20]
 8003134:	2280      	movs	r2, #128	@ 0x80
 8003136:	4393      	bics	r3, r2
 8003138:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800313a:	683b      	ldr	r3, [r7, #0]
 800313c:	68db      	ldr	r3, [r3, #12]
 800313e:	011b      	lsls	r3, r3, #4
 8003140:	697a      	ldr	r2, [r7, #20]
 8003142:	4313      	orrs	r3, r2
 8003144:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003146:	697b      	ldr	r3, [r7, #20]
 8003148:	2240      	movs	r2, #64	@ 0x40
 800314a:	4393      	bics	r3, r2
 800314c:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	4a19      	ldr	r2, [pc, #100]	@ (80031b8 <TIM_OC2_SetConfig+0xe8>)
 8003152:	4293      	cmp	r3, r2
 8003154:	d007      	beq.n	8003166 <TIM_OC2_SetConfig+0x96>
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	4a18      	ldr	r2, [pc, #96]	@ (80031bc <TIM_OC2_SetConfig+0xec>)
 800315a:	4293      	cmp	r3, r2
 800315c:	d003      	beq.n	8003166 <TIM_OC2_SetConfig+0x96>
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	4a17      	ldr	r2, [pc, #92]	@ (80031c0 <TIM_OC2_SetConfig+0xf0>)
 8003162:	4293      	cmp	r3, r2
 8003164:	d113      	bne.n	800318e <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003166:	693b      	ldr	r3, [r7, #16]
 8003168:	4a16      	ldr	r2, [pc, #88]	@ (80031c4 <TIM_OC2_SetConfig+0xf4>)
 800316a:	4013      	ands	r3, r2
 800316c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800316e:	693b      	ldr	r3, [r7, #16]
 8003170:	4a15      	ldr	r2, [pc, #84]	@ (80031c8 <TIM_OC2_SetConfig+0xf8>)
 8003172:	4013      	ands	r3, r2
 8003174:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	695b      	ldr	r3, [r3, #20]
 800317a:	009b      	lsls	r3, r3, #2
 800317c:	693a      	ldr	r2, [r7, #16]
 800317e:	4313      	orrs	r3, r2
 8003180:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003182:	683b      	ldr	r3, [r7, #0]
 8003184:	699b      	ldr	r3, [r3, #24]
 8003186:	009b      	lsls	r3, r3, #2
 8003188:	693a      	ldr	r2, [r7, #16]
 800318a:	4313      	orrs	r3, r2
 800318c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	693a      	ldr	r2, [r7, #16]
 8003192:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	68fa      	ldr	r2, [r7, #12]
 8003198:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800319a:	683b      	ldr	r3, [r7, #0]
 800319c:	685a      	ldr	r2, [r3, #4]
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	697a      	ldr	r2, [r7, #20]
 80031a6:	621a      	str	r2, [r3, #32]
}
 80031a8:	46c0      	nop			@ (mov r8, r8)
 80031aa:	46bd      	mov	sp, r7
 80031ac:	b006      	add	sp, #24
 80031ae:	bd80      	pop	{r7, pc}
 80031b0:	ffff8fff 	.word	0xffff8fff
 80031b4:	fffffcff 	.word	0xfffffcff
 80031b8:	40012c00 	.word	0x40012c00
 80031bc:	40014400 	.word	0x40014400
 80031c0:	40014800 	.word	0x40014800
 80031c4:	fffffbff 	.word	0xfffffbff
 80031c8:	fffff7ff 	.word	0xfffff7ff

080031cc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	b086      	sub	sp, #24
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
 80031d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6a1b      	ldr	r3, [r3, #32]
 80031da:	4a33      	ldr	r2, [pc, #204]	@ (80032a8 <TIM_OC3_SetConfig+0xdc>)
 80031dc:	401a      	ands	r2, r3
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	6a1b      	ldr	r3, [r3, #32]
 80031e6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	685b      	ldr	r3, [r3, #4]
 80031ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	69db      	ldr	r3, [r3, #28]
 80031f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	2270      	movs	r2, #112	@ 0x70
 80031f8:	4393      	bics	r3, r2
 80031fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	2203      	movs	r2, #3
 8003200:	4393      	bics	r3, r2
 8003202:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003204:	683b      	ldr	r3, [r7, #0]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	68fa      	ldr	r2, [r7, #12]
 800320a:	4313      	orrs	r3, r2
 800320c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800320e:	697b      	ldr	r3, [r7, #20]
 8003210:	4a26      	ldr	r2, [pc, #152]	@ (80032ac <TIM_OC3_SetConfig+0xe0>)
 8003212:	4013      	ands	r3, r2
 8003214:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	689b      	ldr	r3, [r3, #8]
 800321a:	021b      	lsls	r3, r3, #8
 800321c:	697a      	ldr	r2, [r7, #20]
 800321e:	4313      	orrs	r3, r2
 8003220:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	4a22      	ldr	r2, [pc, #136]	@ (80032b0 <TIM_OC3_SetConfig+0xe4>)
 8003226:	4293      	cmp	r3, r2
 8003228:	d10d      	bne.n	8003246 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800322a:	697b      	ldr	r3, [r7, #20]
 800322c:	4a21      	ldr	r2, [pc, #132]	@ (80032b4 <TIM_OC3_SetConfig+0xe8>)
 800322e:	4013      	ands	r3, r2
 8003230:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003232:	683b      	ldr	r3, [r7, #0]
 8003234:	68db      	ldr	r3, [r3, #12]
 8003236:	021b      	lsls	r3, r3, #8
 8003238:	697a      	ldr	r2, [r7, #20]
 800323a:	4313      	orrs	r3, r2
 800323c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800323e:	697b      	ldr	r3, [r7, #20]
 8003240:	4a1d      	ldr	r2, [pc, #116]	@ (80032b8 <TIM_OC3_SetConfig+0xec>)
 8003242:	4013      	ands	r3, r2
 8003244:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	4a19      	ldr	r2, [pc, #100]	@ (80032b0 <TIM_OC3_SetConfig+0xe4>)
 800324a:	4293      	cmp	r3, r2
 800324c:	d007      	beq.n	800325e <TIM_OC3_SetConfig+0x92>
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	4a1a      	ldr	r2, [pc, #104]	@ (80032bc <TIM_OC3_SetConfig+0xf0>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d003      	beq.n	800325e <TIM_OC3_SetConfig+0x92>
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	4a19      	ldr	r2, [pc, #100]	@ (80032c0 <TIM_OC3_SetConfig+0xf4>)
 800325a:	4293      	cmp	r3, r2
 800325c:	d113      	bne.n	8003286 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800325e:	693b      	ldr	r3, [r7, #16]
 8003260:	4a18      	ldr	r2, [pc, #96]	@ (80032c4 <TIM_OC3_SetConfig+0xf8>)
 8003262:	4013      	ands	r3, r2
 8003264:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003266:	693b      	ldr	r3, [r7, #16]
 8003268:	4a17      	ldr	r2, [pc, #92]	@ (80032c8 <TIM_OC3_SetConfig+0xfc>)
 800326a:	4013      	ands	r3, r2
 800326c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800326e:	683b      	ldr	r3, [r7, #0]
 8003270:	695b      	ldr	r3, [r3, #20]
 8003272:	011b      	lsls	r3, r3, #4
 8003274:	693a      	ldr	r2, [r7, #16]
 8003276:	4313      	orrs	r3, r2
 8003278:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800327a:	683b      	ldr	r3, [r7, #0]
 800327c:	699b      	ldr	r3, [r3, #24]
 800327e:	011b      	lsls	r3, r3, #4
 8003280:	693a      	ldr	r2, [r7, #16]
 8003282:	4313      	orrs	r3, r2
 8003284:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	693a      	ldr	r2, [r7, #16]
 800328a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	68fa      	ldr	r2, [r7, #12]
 8003290:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	685a      	ldr	r2, [r3, #4]
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	697a      	ldr	r2, [r7, #20]
 800329e:	621a      	str	r2, [r3, #32]
}
 80032a0:	46c0      	nop			@ (mov r8, r8)
 80032a2:	46bd      	mov	sp, r7
 80032a4:	b006      	add	sp, #24
 80032a6:	bd80      	pop	{r7, pc}
 80032a8:	fffffeff 	.word	0xfffffeff
 80032ac:	fffffdff 	.word	0xfffffdff
 80032b0:	40012c00 	.word	0x40012c00
 80032b4:	fffff7ff 	.word	0xfffff7ff
 80032b8:	fffffbff 	.word	0xfffffbff
 80032bc:	40014400 	.word	0x40014400
 80032c0:	40014800 	.word	0x40014800
 80032c4:	ffffefff 	.word	0xffffefff
 80032c8:	ffffdfff 	.word	0xffffdfff

080032cc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b086      	sub	sp, #24
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
 80032d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6a1b      	ldr	r3, [r3, #32]
 80032da:	4a26      	ldr	r2, [pc, #152]	@ (8003374 <TIM_OC4_SetConfig+0xa8>)
 80032dc:	401a      	ands	r2, r3
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6a1b      	ldr	r3, [r3, #32]
 80032e6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	685b      	ldr	r3, [r3, #4]
 80032ec:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	69db      	ldr	r3, [r3, #28]
 80032f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	4a20      	ldr	r2, [pc, #128]	@ (8003378 <TIM_OC4_SetConfig+0xac>)
 80032f8:	4013      	ands	r3, r2
 80032fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	4a1f      	ldr	r2, [pc, #124]	@ (800337c <TIM_OC4_SetConfig+0xb0>)
 8003300:	4013      	ands	r3, r2
 8003302:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	021b      	lsls	r3, r3, #8
 800330a:	68fa      	ldr	r2, [r7, #12]
 800330c:	4313      	orrs	r3, r2
 800330e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003310:	693b      	ldr	r3, [r7, #16]
 8003312:	4a1b      	ldr	r2, [pc, #108]	@ (8003380 <TIM_OC4_SetConfig+0xb4>)
 8003314:	4013      	ands	r3, r2
 8003316:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	689b      	ldr	r3, [r3, #8]
 800331c:	031b      	lsls	r3, r3, #12
 800331e:	693a      	ldr	r2, [r7, #16]
 8003320:	4313      	orrs	r3, r2
 8003322:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	4a17      	ldr	r2, [pc, #92]	@ (8003384 <TIM_OC4_SetConfig+0xb8>)
 8003328:	4293      	cmp	r3, r2
 800332a:	d007      	beq.n	800333c <TIM_OC4_SetConfig+0x70>
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	4a16      	ldr	r2, [pc, #88]	@ (8003388 <TIM_OC4_SetConfig+0xbc>)
 8003330:	4293      	cmp	r3, r2
 8003332:	d003      	beq.n	800333c <TIM_OC4_SetConfig+0x70>
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	4a15      	ldr	r2, [pc, #84]	@ (800338c <TIM_OC4_SetConfig+0xc0>)
 8003338:	4293      	cmp	r3, r2
 800333a:	d109      	bne.n	8003350 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800333c:	697b      	ldr	r3, [r7, #20]
 800333e:	4a14      	ldr	r2, [pc, #80]	@ (8003390 <TIM_OC4_SetConfig+0xc4>)
 8003340:	4013      	ands	r3, r2
 8003342:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003344:	683b      	ldr	r3, [r7, #0]
 8003346:	695b      	ldr	r3, [r3, #20]
 8003348:	019b      	lsls	r3, r3, #6
 800334a:	697a      	ldr	r2, [r7, #20]
 800334c:	4313      	orrs	r3, r2
 800334e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	697a      	ldr	r2, [r7, #20]
 8003354:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	68fa      	ldr	r2, [r7, #12]
 800335a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800335c:	683b      	ldr	r3, [r7, #0]
 800335e:	685a      	ldr	r2, [r3, #4]
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	693a      	ldr	r2, [r7, #16]
 8003368:	621a      	str	r2, [r3, #32]
}
 800336a:	46c0      	nop			@ (mov r8, r8)
 800336c:	46bd      	mov	sp, r7
 800336e:	b006      	add	sp, #24
 8003370:	bd80      	pop	{r7, pc}
 8003372:	46c0      	nop			@ (mov r8, r8)
 8003374:	ffffefff 	.word	0xffffefff
 8003378:	ffff8fff 	.word	0xffff8fff
 800337c:	fffffcff 	.word	0xfffffcff
 8003380:	ffffdfff 	.word	0xffffdfff
 8003384:	40012c00 	.word	0x40012c00
 8003388:	40014400 	.word	0x40014400
 800338c:	40014800 	.word	0x40014800
 8003390:	ffffbfff 	.word	0xffffbfff

08003394 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b086      	sub	sp, #24
 8003398:	af00      	add	r7, sp, #0
 800339a:	60f8      	str	r0, [r7, #12]
 800339c:	60b9      	str	r1, [r7, #8]
 800339e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	6a1b      	ldr	r3, [r3, #32]
 80033a4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	6a1b      	ldr	r3, [r3, #32]
 80033aa:	2201      	movs	r2, #1
 80033ac:	4393      	bics	r3, r2
 80033ae:	001a      	movs	r2, r3
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	699b      	ldr	r3, [r3, #24]
 80033b8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80033ba:	693b      	ldr	r3, [r7, #16]
 80033bc:	22f0      	movs	r2, #240	@ 0xf0
 80033be:	4393      	bics	r3, r2
 80033c0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	011b      	lsls	r3, r3, #4
 80033c6:	693a      	ldr	r2, [r7, #16]
 80033c8:	4313      	orrs	r3, r2
 80033ca:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80033cc:	697b      	ldr	r3, [r7, #20]
 80033ce:	220a      	movs	r2, #10
 80033d0:	4393      	bics	r3, r2
 80033d2:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80033d4:	697a      	ldr	r2, [r7, #20]
 80033d6:	68bb      	ldr	r3, [r7, #8]
 80033d8:	4313      	orrs	r3, r2
 80033da:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	693a      	ldr	r2, [r7, #16]
 80033e0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	697a      	ldr	r2, [r7, #20]
 80033e6:	621a      	str	r2, [r3, #32]
}
 80033e8:	46c0      	nop			@ (mov r8, r8)
 80033ea:	46bd      	mov	sp, r7
 80033ec:	b006      	add	sp, #24
 80033ee:	bd80      	pop	{r7, pc}

080033f0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b086      	sub	sp, #24
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	60f8      	str	r0, [r7, #12]
 80033f8:	60b9      	str	r1, [r7, #8]
 80033fa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	6a1b      	ldr	r3, [r3, #32]
 8003400:	2210      	movs	r2, #16
 8003402:	4393      	bics	r3, r2
 8003404:	001a      	movs	r2, r3
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	699b      	ldr	r3, [r3, #24]
 800340e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	6a1b      	ldr	r3, [r3, #32]
 8003414:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003416:	697b      	ldr	r3, [r7, #20]
 8003418:	4a0d      	ldr	r2, [pc, #52]	@ (8003450 <TIM_TI2_ConfigInputStage+0x60>)
 800341a:	4013      	ands	r3, r2
 800341c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	031b      	lsls	r3, r3, #12
 8003422:	697a      	ldr	r2, [r7, #20]
 8003424:	4313      	orrs	r3, r2
 8003426:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003428:	693b      	ldr	r3, [r7, #16]
 800342a:	22a0      	movs	r2, #160	@ 0xa0
 800342c:	4393      	bics	r3, r2
 800342e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003430:	68bb      	ldr	r3, [r7, #8]
 8003432:	011b      	lsls	r3, r3, #4
 8003434:	693a      	ldr	r2, [r7, #16]
 8003436:	4313      	orrs	r3, r2
 8003438:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	697a      	ldr	r2, [r7, #20]
 800343e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	693a      	ldr	r2, [r7, #16]
 8003444:	621a      	str	r2, [r3, #32]
}
 8003446:	46c0      	nop			@ (mov r8, r8)
 8003448:	46bd      	mov	sp, r7
 800344a:	b006      	add	sp, #24
 800344c:	bd80      	pop	{r7, pc}
 800344e:	46c0      	nop			@ (mov r8, r8)
 8003450:	ffff0fff 	.word	0xffff0fff

08003454 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003454:	b580      	push	{r7, lr}
 8003456:	b084      	sub	sp, #16
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]
 800345c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	689b      	ldr	r3, [r3, #8]
 8003462:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	2270      	movs	r2, #112	@ 0x70
 8003468:	4393      	bics	r3, r2
 800346a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800346c:	683a      	ldr	r2, [r7, #0]
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	4313      	orrs	r3, r2
 8003472:	2207      	movs	r2, #7
 8003474:	4313      	orrs	r3, r2
 8003476:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	68fa      	ldr	r2, [r7, #12]
 800347c:	609a      	str	r2, [r3, #8]
}
 800347e:	46c0      	nop			@ (mov r8, r8)
 8003480:	46bd      	mov	sp, r7
 8003482:	b004      	add	sp, #16
 8003484:	bd80      	pop	{r7, pc}
	...

08003488 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	b086      	sub	sp, #24
 800348c:	af00      	add	r7, sp, #0
 800348e:	60f8      	str	r0, [r7, #12]
 8003490:	60b9      	str	r1, [r7, #8]
 8003492:	607a      	str	r2, [r7, #4]
 8003494:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	689b      	ldr	r3, [r3, #8]
 800349a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800349c:	697b      	ldr	r3, [r7, #20]
 800349e:	4a09      	ldr	r2, [pc, #36]	@ (80034c4 <TIM_ETR_SetConfig+0x3c>)
 80034a0:	4013      	ands	r3, r2
 80034a2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	021a      	lsls	r2, r3, #8
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	431a      	orrs	r2, r3
 80034ac:	68bb      	ldr	r3, [r7, #8]
 80034ae:	4313      	orrs	r3, r2
 80034b0:	697a      	ldr	r2, [r7, #20]
 80034b2:	4313      	orrs	r3, r2
 80034b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	697a      	ldr	r2, [r7, #20]
 80034ba:	609a      	str	r2, [r3, #8]
}
 80034bc:	46c0      	nop			@ (mov r8, r8)
 80034be:	46bd      	mov	sp, r7
 80034c0:	b006      	add	sp, #24
 80034c2:	bd80      	pop	{r7, pc}
 80034c4:	ffff00ff 	.word	0xffff00ff

080034c8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80034c8:	b580      	push	{r7, lr}
 80034ca:	b086      	sub	sp, #24
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	60f8      	str	r0, [r7, #12]
 80034d0:	60b9      	str	r1, [r7, #8]
 80034d2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80034d4:	68bb      	ldr	r3, [r7, #8]
 80034d6:	221f      	movs	r2, #31
 80034d8:	4013      	ands	r3, r2
 80034da:	2201      	movs	r2, #1
 80034dc:	409a      	lsls	r2, r3
 80034de:	0013      	movs	r3, r2
 80034e0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	6a1b      	ldr	r3, [r3, #32]
 80034e6:	697a      	ldr	r2, [r7, #20]
 80034e8:	43d2      	mvns	r2, r2
 80034ea:	401a      	ands	r2, r3
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	6a1a      	ldr	r2, [r3, #32]
 80034f4:	68bb      	ldr	r3, [r7, #8]
 80034f6:	211f      	movs	r1, #31
 80034f8:	400b      	ands	r3, r1
 80034fa:	6879      	ldr	r1, [r7, #4]
 80034fc:	4099      	lsls	r1, r3
 80034fe:	000b      	movs	r3, r1
 8003500:	431a      	orrs	r2, r3
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	621a      	str	r2, [r3, #32]
}
 8003506:	46c0      	nop			@ (mov r8, r8)
 8003508:	46bd      	mov	sp, r7
 800350a:	b006      	add	sp, #24
 800350c:	bd80      	pop	{r7, pc}
	...

08003510 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003510:	b580      	push	{r7, lr}
 8003512:	b084      	sub	sp, #16
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
 8003518:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800351a:	683b      	ldr	r3, [r7, #0]
 800351c:	2b00      	cmp	r3, #0
 800351e:	d108      	bne.n	8003532 <HAL_TIMEx_PWMN_Start+0x22>
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2242      	movs	r2, #66	@ 0x42
 8003524:	5c9b      	ldrb	r3, [r3, r2]
 8003526:	b2db      	uxtb	r3, r3
 8003528:	3b01      	subs	r3, #1
 800352a:	1e5a      	subs	r2, r3, #1
 800352c:	4193      	sbcs	r3, r2
 800352e:	b2db      	uxtb	r3, r3
 8003530:	e01f      	b.n	8003572 <HAL_TIMEx_PWMN_Start+0x62>
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	2b04      	cmp	r3, #4
 8003536:	d108      	bne.n	800354a <HAL_TIMEx_PWMN_Start+0x3a>
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	2243      	movs	r2, #67	@ 0x43
 800353c:	5c9b      	ldrb	r3, [r3, r2]
 800353e:	b2db      	uxtb	r3, r3
 8003540:	3b01      	subs	r3, #1
 8003542:	1e5a      	subs	r2, r3, #1
 8003544:	4193      	sbcs	r3, r2
 8003546:	b2db      	uxtb	r3, r3
 8003548:	e013      	b.n	8003572 <HAL_TIMEx_PWMN_Start+0x62>
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	2b08      	cmp	r3, #8
 800354e:	d108      	bne.n	8003562 <HAL_TIMEx_PWMN_Start+0x52>
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	2244      	movs	r2, #68	@ 0x44
 8003554:	5c9b      	ldrb	r3, [r3, r2]
 8003556:	b2db      	uxtb	r3, r3
 8003558:	3b01      	subs	r3, #1
 800355a:	1e5a      	subs	r2, r3, #1
 800355c:	4193      	sbcs	r3, r2
 800355e:	b2db      	uxtb	r3, r3
 8003560:	e007      	b.n	8003572 <HAL_TIMEx_PWMN_Start+0x62>
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	2245      	movs	r2, #69	@ 0x45
 8003566:	5c9b      	ldrb	r3, [r3, r2]
 8003568:	b2db      	uxtb	r3, r3
 800356a:	3b01      	subs	r3, #1
 800356c:	1e5a      	subs	r2, r3, #1
 800356e:	4193      	sbcs	r3, r2
 8003570:	b2db      	uxtb	r3, r3
 8003572:	2b00      	cmp	r3, #0
 8003574:	d001      	beq.n	800357a <HAL_TIMEx_PWMN_Start+0x6a>
  {
    return HAL_ERROR;
 8003576:	2301      	movs	r3, #1
 8003578:	e050      	b.n	800361c <HAL_TIMEx_PWMN_Start+0x10c>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	2b00      	cmp	r3, #0
 800357e:	d104      	bne.n	800358a <HAL_TIMEx_PWMN_Start+0x7a>
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2242      	movs	r2, #66	@ 0x42
 8003584:	2102      	movs	r1, #2
 8003586:	5499      	strb	r1, [r3, r2]
 8003588:	e013      	b.n	80035b2 <HAL_TIMEx_PWMN_Start+0xa2>
 800358a:	683b      	ldr	r3, [r7, #0]
 800358c:	2b04      	cmp	r3, #4
 800358e:	d104      	bne.n	800359a <HAL_TIMEx_PWMN_Start+0x8a>
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2243      	movs	r2, #67	@ 0x43
 8003594:	2102      	movs	r1, #2
 8003596:	5499      	strb	r1, [r3, r2]
 8003598:	e00b      	b.n	80035b2 <HAL_TIMEx_PWMN_Start+0xa2>
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	2b08      	cmp	r3, #8
 800359e:	d104      	bne.n	80035aa <HAL_TIMEx_PWMN_Start+0x9a>
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2244      	movs	r2, #68	@ 0x44
 80035a4:	2102      	movs	r1, #2
 80035a6:	5499      	strb	r1, [r3, r2]
 80035a8:	e003      	b.n	80035b2 <HAL_TIMEx_PWMN_Start+0xa2>
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2245      	movs	r2, #69	@ 0x45
 80035ae:	2102      	movs	r1, #2
 80035b0:	5499      	strb	r1, [r3, r2]

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	6839      	ldr	r1, [r7, #0]
 80035b8:	2204      	movs	r2, #4
 80035ba:	0018      	movs	r0, r3
 80035bc:	f000 f8e6 	bl	800378c <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	2180      	movs	r1, #128	@ 0x80
 80035cc:	0209      	lsls	r1, r1, #8
 80035ce:	430a      	orrs	r2, r1
 80035d0:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	4a13      	ldr	r2, [pc, #76]	@ (8003624 <HAL_TIMEx_PWMN_Start+0x114>)
 80035d8:	4293      	cmp	r3, r2
 80035da:	d004      	beq.n	80035e6 <HAL_TIMEx_PWMN_Start+0xd6>
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4a11      	ldr	r2, [pc, #68]	@ (8003628 <HAL_TIMEx_PWMN_Start+0x118>)
 80035e2:	4293      	cmp	r3, r2
 80035e4:	d111      	bne.n	800360a <HAL_TIMEx_PWMN_Start+0xfa>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	689b      	ldr	r3, [r3, #8]
 80035ec:	2207      	movs	r2, #7
 80035ee:	4013      	ands	r3, r2
 80035f0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	2b06      	cmp	r3, #6
 80035f6:	d010      	beq.n	800361a <HAL_TIMEx_PWMN_Start+0x10a>
    {
      __HAL_TIM_ENABLE(htim);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	681a      	ldr	r2, [r3, #0]
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	2101      	movs	r1, #1
 8003604:	430a      	orrs	r2, r1
 8003606:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003608:	e007      	b.n	800361a <HAL_TIMEx_PWMN_Start+0x10a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	681a      	ldr	r2, [r3, #0]
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	2101      	movs	r1, #1
 8003616:	430a      	orrs	r2, r1
 8003618:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800361a:	2300      	movs	r3, #0
}
 800361c:	0018      	movs	r0, r3
 800361e:	46bd      	mov	sp, r7
 8003620:	b004      	add	sp, #16
 8003622:	bd80      	pop	{r7, pc}
 8003624:	40012c00 	.word	0x40012c00
 8003628:	40000400 	.word	0x40000400

0800362c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b084      	sub	sp, #16
 8003630:	af00      	add	r7, sp, #0
 8003632:	6078      	str	r0, [r7, #4]
 8003634:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	223c      	movs	r2, #60	@ 0x3c
 800363a:	5c9b      	ldrb	r3, [r3, r2]
 800363c:	2b01      	cmp	r3, #1
 800363e:	d101      	bne.n	8003644 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003640:	2302      	movs	r3, #2
 8003642:	e03c      	b.n	80036be <HAL_TIMEx_MasterConfigSynchronization+0x92>
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	223c      	movs	r2, #60	@ 0x3c
 8003648:	2101      	movs	r1, #1
 800364a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	223d      	movs	r2, #61	@ 0x3d
 8003650:	2102      	movs	r1, #2
 8003652:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	685b      	ldr	r3, [r3, #4]
 800365a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	689b      	ldr	r3, [r3, #8]
 8003662:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	2270      	movs	r2, #112	@ 0x70
 8003668:	4393      	bics	r3, r2
 800366a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	68fa      	ldr	r2, [r7, #12]
 8003672:	4313      	orrs	r3, r2
 8003674:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	68fa      	ldr	r2, [r7, #12]
 800367c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	4a11      	ldr	r2, [pc, #68]	@ (80036c8 <HAL_TIMEx_MasterConfigSynchronization+0x9c>)
 8003684:	4293      	cmp	r3, r2
 8003686:	d004      	beq.n	8003692 <HAL_TIMEx_MasterConfigSynchronization+0x66>
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	4a0f      	ldr	r2, [pc, #60]	@ (80036cc <HAL_TIMEx_MasterConfigSynchronization+0xa0>)
 800368e:	4293      	cmp	r3, r2
 8003690:	d10c      	bne.n	80036ac <HAL_TIMEx_MasterConfigSynchronization+0x80>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003692:	68bb      	ldr	r3, [r7, #8]
 8003694:	2280      	movs	r2, #128	@ 0x80
 8003696:	4393      	bics	r3, r2
 8003698:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800369a:	683b      	ldr	r3, [r7, #0]
 800369c:	685b      	ldr	r3, [r3, #4]
 800369e:	68ba      	ldr	r2, [r7, #8]
 80036a0:	4313      	orrs	r3, r2
 80036a2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	68ba      	ldr	r2, [r7, #8]
 80036aa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	223d      	movs	r2, #61	@ 0x3d
 80036b0:	2101      	movs	r1, #1
 80036b2:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	223c      	movs	r2, #60	@ 0x3c
 80036b8:	2100      	movs	r1, #0
 80036ba:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80036bc:	2300      	movs	r3, #0
}
 80036be:	0018      	movs	r0, r3
 80036c0:	46bd      	mov	sp, r7
 80036c2:	b004      	add	sp, #16
 80036c4:	bd80      	pop	{r7, pc}
 80036c6:	46c0      	nop			@ (mov r8, r8)
 80036c8:	40012c00 	.word	0x40012c00
 80036cc:	40000400 	.word	0x40000400

080036d0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80036d0:	b580      	push	{r7, lr}
 80036d2:	b084      	sub	sp, #16
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
 80036d8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80036da:	2300      	movs	r3, #0
 80036dc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	223c      	movs	r2, #60	@ 0x3c
 80036e2:	5c9b      	ldrb	r3, [r3, r2]
 80036e4:	2b01      	cmp	r3, #1
 80036e6:	d101      	bne.n	80036ec <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80036e8:	2302      	movs	r3, #2
 80036ea:	e03e      	b.n	800376a <HAL_TIMEx_ConfigBreakDeadTime+0x9a>
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	223c      	movs	r2, #60	@ 0x3c
 80036f0:	2101      	movs	r1, #1
 80036f2:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	22ff      	movs	r2, #255	@ 0xff
 80036f8:	4393      	bics	r3, r2
 80036fa:	001a      	movs	r2, r3
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	68db      	ldr	r3, [r3, #12]
 8003700:	4313      	orrs	r3, r2
 8003702:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	4a1b      	ldr	r2, [pc, #108]	@ (8003774 <HAL_TIMEx_ConfigBreakDeadTime+0xa4>)
 8003708:	401a      	ands	r2, r3
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	689b      	ldr	r3, [r3, #8]
 800370e:	4313      	orrs	r3, r2
 8003710:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	4a18      	ldr	r2, [pc, #96]	@ (8003778 <HAL_TIMEx_ConfigBreakDeadTime+0xa8>)
 8003716:	401a      	ands	r2, r3
 8003718:	683b      	ldr	r3, [r7, #0]
 800371a:	685b      	ldr	r3, [r3, #4]
 800371c:	4313      	orrs	r3, r2
 800371e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	4a16      	ldr	r2, [pc, #88]	@ (800377c <HAL_TIMEx_ConfigBreakDeadTime+0xac>)
 8003724:	401a      	ands	r2, r3
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	4313      	orrs	r3, r2
 800372c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	4a13      	ldr	r2, [pc, #76]	@ (8003780 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>)
 8003732:	401a      	ands	r2, r3
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	691b      	ldr	r3, [r3, #16]
 8003738:	4313      	orrs	r3, r2
 800373a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	4a11      	ldr	r2, [pc, #68]	@ (8003784 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>)
 8003740:	401a      	ands	r2, r3
 8003742:	683b      	ldr	r3, [r7, #0]
 8003744:	695b      	ldr	r3, [r3, #20]
 8003746:	4313      	orrs	r3, r2
 8003748:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	4a0e      	ldr	r2, [pc, #56]	@ (8003788 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>)
 800374e:	401a      	ands	r2, r3
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	69db      	ldr	r3, [r3, #28]
 8003754:	4313      	orrs	r3, r2
 8003756:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	68fa      	ldr	r2, [r7, #12]
 800375e:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	223c      	movs	r2, #60	@ 0x3c
 8003764:	2100      	movs	r1, #0
 8003766:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003768:	2300      	movs	r3, #0
}
 800376a:	0018      	movs	r0, r3
 800376c:	46bd      	mov	sp, r7
 800376e:	b004      	add	sp, #16
 8003770:	bd80      	pop	{r7, pc}
 8003772:	46c0      	nop			@ (mov r8, r8)
 8003774:	fffffcff 	.word	0xfffffcff
 8003778:	fffffbff 	.word	0xfffffbff
 800377c:	fffff7ff 	.word	0xfffff7ff
 8003780:	ffffefff 	.word	0xffffefff
 8003784:	ffffdfff 	.word	0xffffdfff
 8003788:	ffffbfff 	.word	0xffffbfff

0800378c <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 800378c:	b580      	push	{r7, lr}
 800378e:	b086      	sub	sp, #24
 8003790:	af00      	add	r7, sp, #0
 8003792:	60f8      	str	r0, [r7, #12]
 8003794:	60b9      	str	r1, [r7, #8]
 8003796:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003798:	68bb      	ldr	r3, [r7, #8]
 800379a:	221f      	movs	r2, #31
 800379c:	4013      	ands	r3, r2
 800379e:	2204      	movs	r2, #4
 80037a0:	409a      	lsls	r2, r3
 80037a2:	0013      	movs	r3, r2
 80037a4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	6a1b      	ldr	r3, [r3, #32]
 80037aa:	697a      	ldr	r2, [r7, #20]
 80037ac:	43d2      	mvns	r2, r2
 80037ae:	401a      	ands	r2, r3
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	6a1a      	ldr	r2, [r3, #32]
 80037b8:	68bb      	ldr	r3, [r7, #8]
 80037ba:	211f      	movs	r1, #31
 80037bc:	400b      	ands	r3, r1
 80037be:	6879      	ldr	r1, [r7, #4]
 80037c0:	4099      	lsls	r1, r3
 80037c2:	000b      	movs	r3, r1
 80037c4:	431a      	orrs	r2, r3
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	621a      	str	r2, [r3, #32]
}
 80037ca:	46c0      	nop			@ (mov r8, r8)
 80037cc:	46bd      	mov	sp, r7
 80037ce:	b006      	add	sp, #24
 80037d0:	bd80      	pop	{r7, pc}
	...

080037d4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80037d4:	b580      	push	{r7, lr}
 80037d6:	b082      	sub	sp, #8
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d101      	bne.n	80037e6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80037e2:	2301      	movs	r3, #1
 80037e4:	e044      	b.n	8003870 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d107      	bne.n	80037fe <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2278      	movs	r2, #120	@ 0x78
 80037f2:	2100      	movs	r1, #0
 80037f4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	0018      	movs	r0, r3
 80037fa:	f7fd fbfd 	bl	8000ff8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	2224      	movs	r2, #36	@ 0x24
 8003802:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	681a      	ldr	r2, [r3, #0]
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	2101      	movs	r1, #1
 8003810:	438a      	bics	r2, r1
 8003812:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	0018      	movs	r0, r3
 8003818:	f000 f9b8 	bl	8003b8c <UART_SetConfig>
 800381c:	0003      	movs	r3, r0
 800381e:	2b01      	cmp	r3, #1
 8003820:	d101      	bne.n	8003826 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8003822:	2301      	movs	r3, #1
 8003824:	e024      	b.n	8003870 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800382a:	2b00      	cmp	r3, #0
 800382c:	d003      	beq.n	8003836 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	0018      	movs	r0, r3
 8003832:	f000 faeb 	bl	8003e0c <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	685a      	ldr	r2, [r3, #4]
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	490d      	ldr	r1, [pc, #52]	@ (8003878 <HAL_UART_Init+0xa4>)
 8003842:	400a      	ands	r2, r1
 8003844:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	689a      	ldr	r2, [r3, #8]
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	2108      	movs	r1, #8
 8003852:	438a      	bics	r2, r1
 8003854:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	681a      	ldr	r2, [r3, #0]
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	2101      	movs	r1, #1
 8003862:	430a      	orrs	r2, r1
 8003864:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	0018      	movs	r0, r3
 800386a:	f000 fb83 	bl	8003f74 <UART_CheckIdleState>
 800386e:	0003      	movs	r3, r0
}
 8003870:	0018      	movs	r0, r3
 8003872:	46bd      	mov	sp, r7
 8003874:	b002      	add	sp, #8
 8003876:	bd80      	pop	{r7, pc}
 8003878:	fffff7ff 	.word	0xfffff7ff

0800387c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	b08a      	sub	sp, #40	@ 0x28
 8003880:	af02      	add	r7, sp, #8
 8003882:	60f8      	str	r0, [r7, #12]
 8003884:	60b9      	str	r1, [r7, #8]
 8003886:	603b      	str	r3, [r7, #0]
 8003888:	1dbb      	adds	r3, r7, #6
 800388a:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003890:	2b20      	cmp	r3, #32
 8003892:	d000      	beq.n	8003896 <HAL_UART_Transmit+0x1a>
 8003894:	e08c      	b.n	80039b0 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8003896:	68bb      	ldr	r3, [r7, #8]
 8003898:	2b00      	cmp	r3, #0
 800389a:	d003      	beq.n	80038a4 <HAL_UART_Transmit+0x28>
 800389c:	1dbb      	adds	r3, r7, #6
 800389e:	881b      	ldrh	r3, [r3, #0]
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d101      	bne.n	80038a8 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80038a4:	2301      	movs	r3, #1
 80038a6:	e084      	b.n	80039b2 <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	689a      	ldr	r2, [r3, #8]
 80038ac:	2380      	movs	r3, #128	@ 0x80
 80038ae:	015b      	lsls	r3, r3, #5
 80038b0:	429a      	cmp	r2, r3
 80038b2:	d109      	bne.n	80038c8 <HAL_UART_Transmit+0x4c>
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	691b      	ldr	r3, [r3, #16]
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d105      	bne.n	80038c8 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80038bc:	68bb      	ldr	r3, [r7, #8]
 80038be:	2201      	movs	r2, #1
 80038c0:	4013      	ands	r3, r2
 80038c2:	d001      	beq.n	80038c8 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 80038c4:	2301      	movs	r3, #1
 80038c6:	e074      	b.n	80039b2 <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	2284      	movs	r2, #132	@ 0x84
 80038cc:	2100      	movs	r1, #0
 80038ce:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	2221      	movs	r2, #33	@ 0x21
 80038d4:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80038d6:	f7fd fcc9 	bl	800126c <HAL_GetTick>
 80038da:	0003      	movs	r3, r0
 80038dc:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	1dba      	adds	r2, r7, #6
 80038e2:	2150      	movs	r1, #80	@ 0x50
 80038e4:	8812      	ldrh	r2, [r2, #0]
 80038e6:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	1dba      	adds	r2, r7, #6
 80038ec:	2152      	movs	r1, #82	@ 0x52
 80038ee:	8812      	ldrh	r2, [r2, #0]
 80038f0:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	689a      	ldr	r2, [r3, #8]
 80038f6:	2380      	movs	r3, #128	@ 0x80
 80038f8:	015b      	lsls	r3, r3, #5
 80038fa:	429a      	cmp	r2, r3
 80038fc:	d108      	bne.n	8003910 <HAL_UART_Transmit+0x94>
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	691b      	ldr	r3, [r3, #16]
 8003902:	2b00      	cmp	r3, #0
 8003904:	d104      	bne.n	8003910 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8003906:	2300      	movs	r3, #0
 8003908:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800390a:	68bb      	ldr	r3, [r7, #8]
 800390c:	61bb      	str	r3, [r7, #24]
 800390e:	e003      	b.n	8003918 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8003910:	68bb      	ldr	r3, [r7, #8]
 8003912:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003914:	2300      	movs	r3, #0
 8003916:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003918:	e02f      	b.n	800397a <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800391a:	697a      	ldr	r2, [r7, #20]
 800391c:	68f8      	ldr	r0, [r7, #12]
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	9300      	str	r3, [sp, #0]
 8003922:	0013      	movs	r3, r2
 8003924:	2200      	movs	r2, #0
 8003926:	2180      	movs	r1, #128	@ 0x80
 8003928:	f000 fbcc 	bl	80040c4 <UART_WaitOnFlagUntilTimeout>
 800392c:	1e03      	subs	r3, r0, #0
 800392e:	d004      	beq.n	800393a <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	2220      	movs	r2, #32
 8003934:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8003936:	2303      	movs	r3, #3
 8003938:	e03b      	b.n	80039b2 <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 800393a:	69fb      	ldr	r3, [r7, #28]
 800393c:	2b00      	cmp	r3, #0
 800393e:	d10b      	bne.n	8003958 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003940:	69bb      	ldr	r3, [r7, #24]
 8003942:	881a      	ldrh	r2, [r3, #0]
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	05d2      	lsls	r2, r2, #23
 800394a:	0dd2      	lsrs	r2, r2, #23
 800394c:	b292      	uxth	r2, r2
 800394e:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003950:	69bb      	ldr	r3, [r7, #24]
 8003952:	3302      	adds	r3, #2
 8003954:	61bb      	str	r3, [r7, #24]
 8003956:	e007      	b.n	8003968 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003958:	69fb      	ldr	r3, [r7, #28]
 800395a:	781a      	ldrb	r2, [r3, #0]
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003962:	69fb      	ldr	r3, [r7, #28]
 8003964:	3301      	adds	r3, #1
 8003966:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	2252      	movs	r2, #82	@ 0x52
 800396c:	5a9b      	ldrh	r3, [r3, r2]
 800396e:	b29b      	uxth	r3, r3
 8003970:	3b01      	subs	r3, #1
 8003972:	b299      	uxth	r1, r3
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	2252      	movs	r2, #82	@ 0x52
 8003978:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	2252      	movs	r2, #82	@ 0x52
 800397e:	5a9b      	ldrh	r3, [r3, r2]
 8003980:	b29b      	uxth	r3, r3
 8003982:	2b00      	cmp	r3, #0
 8003984:	d1c9      	bne.n	800391a <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003986:	697a      	ldr	r2, [r7, #20]
 8003988:	68f8      	ldr	r0, [r7, #12]
 800398a:	683b      	ldr	r3, [r7, #0]
 800398c:	9300      	str	r3, [sp, #0]
 800398e:	0013      	movs	r3, r2
 8003990:	2200      	movs	r2, #0
 8003992:	2140      	movs	r1, #64	@ 0x40
 8003994:	f000 fb96 	bl	80040c4 <UART_WaitOnFlagUntilTimeout>
 8003998:	1e03      	subs	r3, r0, #0
 800399a:	d004      	beq.n	80039a6 <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	2220      	movs	r2, #32
 80039a0:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80039a2:	2303      	movs	r3, #3
 80039a4:	e005      	b.n	80039b2 <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	2220      	movs	r2, #32
 80039aa:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80039ac:	2300      	movs	r3, #0
 80039ae:	e000      	b.n	80039b2 <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 80039b0:	2302      	movs	r3, #2
  }
}
 80039b2:	0018      	movs	r0, r3
 80039b4:	46bd      	mov	sp, r7
 80039b6:	b008      	add	sp, #32
 80039b8:	bd80      	pop	{r7, pc}
	...

080039bc <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	b08a      	sub	sp, #40	@ 0x28
 80039c0:	af02      	add	r7, sp, #8
 80039c2:	60f8      	str	r0, [r7, #12]
 80039c4:	60b9      	str	r1, [r7, #8]
 80039c6:	603b      	str	r3, [r7, #0]
 80039c8:	1dbb      	adds	r3, r7, #6
 80039ca:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	2280      	movs	r2, #128	@ 0x80
 80039d0:	589b      	ldr	r3, [r3, r2]
 80039d2:	2b20      	cmp	r3, #32
 80039d4:	d000      	beq.n	80039d8 <HAL_UART_Receive+0x1c>
 80039d6:	e0d1      	b.n	8003b7c <HAL_UART_Receive+0x1c0>
  {
    if ((pData == NULL) || (Size == 0U))
 80039d8:	68bb      	ldr	r3, [r7, #8]
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d003      	beq.n	80039e6 <HAL_UART_Receive+0x2a>
 80039de:	1dbb      	adds	r3, r7, #6
 80039e0:	881b      	ldrh	r3, [r3, #0]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d101      	bne.n	80039ea <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 80039e6:	2301      	movs	r3, #1
 80039e8:	e0c9      	b.n	8003b7e <HAL_UART_Receive+0x1c2>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	689a      	ldr	r2, [r3, #8]
 80039ee:	2380      	movs	r3, #128	@ 0x80
 80039f0:	015b      	lsls	r3, r3, #5
 80039f2:	429a      	cmp	r2, r3
 80039f4:	d109      	bne.n	8003a0a <HAL_UART_Receive+0x4e>
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	691b      	ldr	r3, [r3, #16]
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d105      	bne.n	8003a0a <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80039fe:	68bb      	ldr	r3, [r7, #8]
 8003a00:	2201      	movs	r2, #1
 8003a02:	4013      	ands	r3, r2
 8003a04:	d001      	beq.n	8003a0a <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 8003a06:	2301      	movs	r3, #1
 8003a08:	e0b9      	b.n	8003b7e <HAL_UART_Receive+0x1c2>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	2284      	movs	r2, #132	@ 0x84
 8003a0e:	2100      	movs	r1, #0
 8003a10:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	2280      	movs	r2, #128	@ 0x80
 8003a16:	2122      	movs	r1, #34	@ 0x22
 8003a18:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003a20:	f7fd fc24 	bl	800126c <HAL_GetTick>
 8003a24:	0003      	movs	r3, r0
 8003a26:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	1dba      	adds	r2, r7, #6
 8003a2c:	2158      	movs	r1, #88	@ 0x58
 8003a2e:	8812      	ldrh	r2, [r2, #0]
 8003a30:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	1dba      	adds	r2, r7, #6
 8003a36:	215a      	movs	r1, #90	@ 0x5a
 8003a38:	8812      	ldrh	r2, [r2, #0]
 8003a3a:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	689a      	ldr	r2, [r3, #8]
 8003a40:	2380      	movs	r3, #128	@ 0x80
 8003a42:	015b      	lsls	r3, r3, #5
 8003a44:	429a      	cmp	r2, r3
 8003a46:	d10d      	bne.n	8003a64 <HAL_UART_Receive+0xa8>
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	691b      	ldr	r3, [r3, #16]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d104      	bne.n	8003a5a <HAL_UART_Receive+0x9e>
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	225c      	movs	r2, #92	@ 0x5c
 8003a54:	494c      	ldr	r1, [pc, #304]	@ (8003b88 <HAL_UART_Receive+0x1cc>)
 8003a56:	5299      	strh	r1, [r3, r2]
 8003a58:	e02e      	b.n	8003ab8 <HAL_UART_Receive+0xfc>
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	225c      	movs	r2, #92	@ 0x5c
 8003a5e:	21ff      	movs	r1, #255	@ 0xff
 8003a60:	5299      	strh	r1, [r3, r2]
 8003a62:	e029      	b.n	8003ab8 <HAL_UART_Receive+0xfc>
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	689b      	ldr	r3, [r3, #8]
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d10d      	bne.n	8003a88 <HAL_UART_Receive+0xcc>
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	691b      	ldr	r3, [r3, #16]
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d104      	bne.n	8003a7e <HAL_UART_Receive+0xc2>
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	225c      	movs	r2, #92	@ 0x5c
 8003a78:	21ff      	movs	r1, #255	@ 0xff
 8003a7a:	5299      	strh	r1, [r3, r2]
 8003a7c:	e01c      	b.n	8003ab8 <HAL_UART_Receive+0xfc>
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	225c      	movs	r2, #92	@ 0x5c
 8003a82:	217f      	movs	r1, #127	@ 0x7f
 8003a84:	5299      	strh	r1, [r3, r2]
 8003a86:	e017      	b.n	8003ab8 <HAL_UART_Receive+0xfc>
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	689a      	ldr	r2, [r3, #8]
 8003a8c:	2380      	movs	r3, #128	@ 0x80
 8003a8e:	055b      	lsls	r3, r3, #21
 8003a90:	429a      	cmp	r2, r3
 8003a92:	d10d      	bne.n	8003ab0 <HAL_UART_Receive+0xf4>
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	691b      	ldr	r3, [r3, #16]
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d104      	bne.n	8003aa6 <HAL_UART_Receive+0xea>
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	225c      	movs	r2, #92	@ 0x5c
 8003aa0:	217f      	movs	r1, #127	@ 0x7f
 8003aa2:	5299      	strh	r1, [r3, r2]
 8003aa4:	e008      	b.n	8003ab8 <HAL_UART_Receive+0xfc>
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	225c      	movs	r2, #92	@ 0x5c
 8003aaa:	213f      	movs	r1, #63	@ 0x3f
 8003aac:	5299      	strh	r1, [r3, r2]
 8003aae:	e003      	b.n	8003ab8 <HAL_UART_Receive+0xfc>
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	225c      	movs	r2, #92	@ 0x5c
 8003ab4:	2100      	movs	r1, #0
 8003ab6:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8003ab8:	2312      	movs	r3, #18
 8003aba:	18fb      	adds	r3, r7, r3
 8003abc:	68fa      	ldr	r2, [r7, #12]
 8003abe:	215c      	movs	r1, #92	@ 0x5c
 8003ac0:	5a52      	ldrh	r2, [r2, r1]
 8003ac2:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	689a      	ldr	r2, [r3, #8]
 8003ac8:	2380      	movs	r3, #128	@ 0x80
 8003aca:	015b      	lsls	r3, r3, #5
 8003acc:	429a      	cmp	r2, r3
 8003ace:	d108      	bne.n	8003ae2 <HAL_UART_Receive+0x126>
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	691b      	ldr	r3, [r3, #16]
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d104      	bne.n	8003ae2 <HAL_UART_Receive+0x126>
    {
      pdata8bits  = NULL;
 8003ad8:	2300      	movs	r3, #0
 8003ada:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003adc:	68bb      	ldr	r3, [r7, #8]
 8003ade:	61bb      	str	r3, [r7, #24]
 8003ae0:	e003      	b.n	8003aea <HAL_UART_Receive+0x12e>
    }
    else
    {
      pdata8bits  = pData;
 8003ae2:	68bb      	ldr	r3, [r7, #8]
 8003ae4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8003aea:	e03b      	b.n	8003b64 <HAL_UART_Receive+0x1a8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003aec:	697a      	ldr	r2, [r7, #20]
 8003aee:	68f8      	ldr	r0, [r7, #12]
 8003af0:	683b      	ldr	r3, [r7, #0]
 8003af2:	9300      	str	r3, [sp, #0]
 8003af4:	0013      	movs	r3, r2
 8003af6:	2200      	movs	r2, #0
 8003af8:	2120      	movs	r1, #32
 8003afa:	f000 fae3 	bl	80040c4 <UART_WaitOnFlagUntilTimeout>
 8003afe:	1e03      	subs	r3, r0, #0
 8003b00:	d005      	beq.n	8003b0e <HAL_UART_Receive+0x152>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	2280      	movs	r2, #128	@ 0x80
 8003b06:	2120      	movs	r1, #32
 8003b08:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003b0a:	2303      	movs	r3, #3
 8003b0c:	e037      	b.n	8003b7e <HAL_UART_Receive+0x1c2>
      }
      if (pdata8bits == NULL)
 8003b0e:	69fb      	ldr	r3, [r7, #28]
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d10e      	bne.n	8003b32 <HAL_UART_Receive+0x176>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8003b1a:	b29b      	uxth	r3, r3
 8003b1c:	2212      	movs	r2, #18
 8003b1e:	18ba      	adds	r2, r7, r2
 8003b20:	8812      	ldrh	r2, [r2, #0]
 8003b22:	4013      	ands	r3, r2
 8003b24:	b29a      	uxth	r2, r3
 8003b26:	69bb      	ldr	r3, [r7, #24]
 8003b28:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8003b2a:	69bb      	ldr	r3, [r7, #24]
 8003b2c:	3302      	adds	r3, #2
 8003b2e:	61bb      	str	r3, [r7, #24]
 8003b30:	e00f      	b.n	8003b52 <HAL_UART_Receive+0x196>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8003b38:	b29b      	uxth	r3, r3
 8003b3a:	b2db      	uxtb	r3, r3
 8003b3c:	2212      	movs	r2, #18
 8003b3e:	18ba      	adds	r2, r7, r2
 8003b40:	8812      	ldrh	r2, [r2, #0]
 8003b42:	b2d2      	uxtb	r2, r2
 8003b44:	4013      	ands	r3, r2
 8003b46:	b2da      	uxtb	r2, r3
 8003b48:	69fb      	ldr	r3, [r7, #28]
 8003b4a:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8003b4c:	69fb      	ldr	r3, [r7, #28]
 8003b4e:	3301      	adds	r3, #1
 8003b50:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	225a      	movs	r2, #90	@ 0x5a
 8003b56:	5a9b      	ldrh	r3, [r3, r2]
 8003b58:	b29b      	uxth	r3, r3
 8003b5a:	3b01      	subs	r3, #1
 8003b5c:	b299      	uxth	r1, r3
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	225a      	movs	r2, #90	@ 0x5a
 8003b62:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	225a      	movs	r2, #90	@ 0x5a
 8003b68:	5a9b      	ldrh	r3, [r3, r2]
 8003b6a:	b29b      	uxth	r3, r3
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d1bd      	bne.n	8003aec <HAL_UART_Receive+0x130>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	2280      	movs	r2, #128	@ 0x80
 8003b74:	2120      	movs	r1, #32
 8003b76:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8003b78:	2300      	movs	r3, #0
 8003b7a:	e000      	b.n	8003b7e <HAL_UART_Receive+0x1c2>
  }
  else
  {
    return HAL_BUSY;
 8003b7c:	2302      	movs	r3, #2
  }
}
 8003b7e:	0018      	movs	r0, r3
 8003b80:	46bd      	mov	sp, r7
 8003b82:	b008      	add	sp, #32
 8003b84:	bd80      	pop	{r7, pc}
 8003b86:	46c0      	nop			@ (mov r8, r8)
 8003b88:	000001ff 	.word	0x000001ff

08003b8c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	b088      	sub	sp, #32
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003b94:	231e      	movs	r3, #30
 8003b96:	18fb      	adds	r3, r7, r3
 8003b98:	2200      	movs	r2, #0
 8003b9a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	689a      	ldr	r2, [r3, #8]
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	691b      	ldr	r3, [r3, #16]
 8003ba4:	431a      	orrs	r2, r3
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	695b      	ldr	r3, [r3, #20]
 8003baa:	431a      	orrs	r2, r3
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	69db      	ldr	r3, [r3, #28]
 8003bb0:	4313      	orrs	r3, r2
 8003bb2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	4a8d      	ldr	r2, [pc, #564]	@ (8003df0 <UART_SetConfig+0x264>)
 8003bbc:	4013      	ands	r3, r2
 8003bbe:	0019      	movs	r1, r3
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	697a      	ldr	r2, [r7, #20]
 8003bc6:	430a      	orrs	r2, r1
 8003bc8:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	685b      	ldr	r3, [r3, #4]
 8003bd0:	4a88      	ldr	r2, [pc, #544]	@ (8003df4 <UART_SetConfig+0x268>)
 8003bd2:	4013      	ands	r3, r2
 8003bd4:	0019      	movs	r1, r3
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	68da      	ldr	r2, [r3, #12]
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	430a      	orrs	r2, r1
 8003be0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	699b      	ldr	r3, [r3, #24]
 8003be6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6a1b      	ldr	r3, [r3, #32]
 8003bec:	697a      	ldr	r2, [r7, #20]
 8003bee:	4313      	orrs	r3, r2
 8003bf0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	689b      	ldr	r3, [r3, #8]
 8003bf8:	4a7f      	ldr	r2, [pc, #508]	@ (8003df8 <UART_SetConfig+0x26c>)
 8003bfa:	4013      	ands	r3, r2
 8003bfc:	0019      	movs	r1, r3
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	697a      	ldr	r2, [r7, #20]
 8003c04:	430a      	orrs	r2, r1
 8003c06:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	4a7b      	ldr	r2, [pc, #492]	@ (8003dfc <UART_SetConfig+0x270>)
 8003c0e:	4293      	cmp	r3, r2
 8003c10:	d127      	bne.n	8003c62 <UART_SetConfig+0xd6>
 8003c12:	4b7b      	ldr	r3, [pc, #492]	@ (8003e00 <UART_SetConfig+0x274>)
 8003c14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c16:	2203      	movs	r2, #3
 8003c18:	4013      	ands	r3, r2
 8003c1a:	2b03      	cmp	r3, #3
 8003c1c:	d00d      	beq.n	8003c3a <UART_SetConfig+0xae>
 8003c1e:	d81b      	bhi.n	8003c58 <UART_SetConfig+0xcc>
 8003c20:	2b02      	cmp	r3, #2
 8003c22:	d014      	beq.n	8003c4e <UART_SetConfig+0xc2>
 8003c24:	d818      	bhi.n	8003c58 <UART_SetConfig+0xcc>
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d002      	beq.n	8003c30 <UART_SetConfig+0xa4>
 8003c2a:	2b01      	cmp	r3, #1
 8003c2c:	d00a      	beq.n	8003c44 <UART_SetConfig+0xb8>
 8003c2e:	e013      	b.n	8003c58 <UART_SetConfig+0xcc>
 8003c30:	231f      	movs	r3, #31
 8003c32:	18fb      	adds	r3, r7, r3
 8003c34:	2200      	movs	r2, #0
 8003c36:	701a      	strb	r2, [r3, #0]
 8003c38:	e021      	b.n	8003c7e <UART_SetConfig+0xf2>
 8003c3a:	231f      	movs	r3, #31
 8003c3c:	18fb      	adds	r3, r7, r3
 8003c3e:	2202      	movs	r2, #2
 8003c40:	701a      	strb	r2, [r3, #0]
 8003c42:	e01c      	b.n	8003c7e <UART_SetConfig+0xf2>
 8003c44:	231f      	movs	r3, #31
 8003c46:	18fb      	adds	r3, r7, r3
 8003c48:	2204      	movs	r2, #4
 8003c4a:	701a      	strb	r2, [r3, #0]
 8003c4c:	e017      	b.n	8003c7e <UART_SetConfig+0xf2>
 8003c4e:	231f      	movs	r3, #31
 8003c50:	18fb      	adds	r3, r7, r3
 8003c52:	2208      	movs	r2, #8
 8003c54:	701a      	strb	r2, [r3, #0]
 8003c56:	e012      	b.n	8003c7e <UART_SetConfig+0xf2>
 8003c58:	231f      	movs	r3, #31
 8003c5a:	18fb      	adds	r3, r7, r3
 8003c5c:	2210      	movs	r2, #16
 8003c5e:	701a      	strb	r2, [r3, #0]
 8003c60:	e00d      	b.n	8003c7e <UART_SetConfig+0xf2>
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	4a67      	ldr	r2, [pc, #412]	@ (8003e04 <UART_SetConfig+0x278>)
 8003c68:	4293      	cmp	r3, r2
 8003c6a:	d104      	bne.n	8003c76 <UART_SetConfig+0xea>
 8003c6c:	231f      	movs	r3, #31
 8003c6e:	18fb      	adds	r3, r7, r3
 8003c70:	2200      	movs	r2, #0
 8003c72:	701a      	strb	r2, [r3, #0]
 8003c74:	e003      	b.n	8003c7e <UART_SetConfig+0xf2>
 8003c76:	231f      	movs	r3, #31
 8003c78:	18fb      	adds	r3, r7, r3
 8003c7a:	2210      	movs	r2, #16
 8003c7c:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	69da      	ldr	r2, [r3, #28]
 8003c82:	2380      	movs	r3, #128	@ 0x80
 8003c84:	021b      	lsls	r3, r3, #8
 8003c86:	429a      	cmp	r2, r3
 8003c88:	d15c      	bne.n	8003d44 <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 8003c8a:	231f      	movs	r3, #31
 8003c8c:	18fb      	adds	r3, r7, r3
 8003c8e:	781b      	ldrb	r3, [r3, #0]
 8003c90:	2b08      	cmp	r3, #8
 8003c92:	d015      	beq.n	8003cc0 <UART_SetConfig+0x134>
 8003c94:	dc18      	bgt.n	8003cc8 <UART_SetConfig+0x13c>
 8003c96:	2b04      	cmp	r3, #4
 8003c98:	d00d      	beq.n	8003cb6 <UART_SetConfig+0x12a>
 8003c9a:	dc15      	bgt.n	8003cc8 <UART_SetConfig+0x13c>
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d002      	beq.n	8003ca6 <UART_SetConfig+0x11a>
 8003ca0:	2b02      	cmp	r3, #2
 8003ca2:	d005      	beq.n	8003cb0 <UART_SetConfig+0x124>
 8003ca4:	e010      	b.n	8003cc8 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003ca6:	f7fe fe2b 	bl	8002900 <HAL_RCC_GetPCLK1Freq>
 8003caa:	0003      	movs	r3, r0
 8003cac:	61bb      	str	r3, [r7, #24]
        break;
 8003cae:	e012      	b.n	8003cd6 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003cb0:	4b55      	ldr	r3, [pc, #340]	@ (8003e08 <UART_SetConfig+0x27c>)
 8003cb2:	61bb      	str	r3, [r7, #24]
        break;
 8003cb4:	e00f      	b.n	8003cd6 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003cb6:	f7fe fdc1 	bl	800283c <HAL_RCC_GetSysClockFreq>
 8003cba:	0003      	movs	r3, r0
 8003cbc:	61bb      	str	r3, [r7, #24]
        break;
 8003cbe:	e00a      	b.n	8003cd6 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003cc0:	2380      	movs	r3, #128	@ 0x80
 8003cc2:	021b      	lsls	r3, r3, #8
 8003cc4:	61bb      	str	r3, [r7, #24]
        break;
 8003cc6:	e006      	b.n	8003cd6 <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8003cc8:	2300      	movs	r3, #0
 8003cca:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003ccc:	231e      	movs	r3, #30
 8003cce:	18fb      	adds	r3, r7, r3
 8003cd0:	2201      	movs	r2, #1
 8003cd2:	701a      	strb	r2, [r3, #0]
        break;
 8003cd4:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003cd6:	69bb      	ldr	r3, [r7, #24]
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d100      	bne.n	8003cde <UART_SetConfig+0x152>
 8003cdc:	e07a      	b.n	8003dd4 <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003cde:	69bb      	ldr	r3, [r7, #24]
 8003ce0:	005a      	lsls	r2, r3, #1
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	685b      	ldr	r3, [r3, #4]
 8003ce6:	085b      	lsrs	r3, r3, #1
 8003ce8:	18d2      	adds	r2, r2, r3
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	685b      	ldr	r3, [r3, #4]
 8003cee:	0019      	movs	r1, r3
 8003cf0:	0010      	movs	r0, r2
 8003cf2:	f7fc fa1b 	bl	800012c <__udivsi3>
 8003cf6:	0003      	movs	r3, r0
 8003cf8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003cfa:	693b      	ldr	r3, [r7, #16]
 8003cfc:	2b0f      	cmp	r3, #15
 8003cfe:	d91c      	bls.n	8003d3a <UART_SetConfig+0x1ae>
 8003d00:	693a      	ldr	r2, [r7, #16]
 8003d02:	2380      	movs	r3, #128	@ 0x80
 8003d04:	025b      	lsls	r3, r3, #9
 8003d06:	429a      	cmp	r2, r3
 8003d08:	d217      	bcs.n	8003d3a <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003d0a:	693b      	ldr	r3, [r7, #16]
 8003d0c:	b29a      	uxth	r2, r3
 8003d0e:	200e      	movs	r0, #14
 8003d10:	183b      	adds	r3, r7, r0
 8003d12:	210f      	movs	r1, #15
 8003d14:	438a      	bics	r2, r1
 8003d16:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003d18:	693b      	ldr	r3, [r7, #16]
 8003d1a:	085b      	lsrs	r3, r3, #1
 8003d1c:	b29b      	uxth	r3, r3
 8003d1e:	2207      	movs	r2, #7
 8003d20:	4013      	ands	r3, r2
 8003d22:	b299      	uxth	r1, r3
 8003d24:	183b      	adds	r3, r7, r0
 8003d26:	183a      	adds	r2, r7, r0
 8003d28:	8812      	ldrh	r2, [r2, #0]
 8003d2a:	430a      	orrs	r2, r1
 8003d2c:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	183a      	adds	r2, r7, r0
 8003d34:	8812      	ldrh	r2, [r2, #0]
 8003d36:	60da      	str	r2, [r3, #12]
 8003d38:	e04c      	b.n	8003dd4 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8003d3a:	231e      	movs	r3, #30
 8003d3c:	18fb      	adds	r3, r7, r3
 8003d3e:	2201      	movs	r2, #1
 8003d40:	701a      	strb	r2, [r3, #0]
 8003d42:	e047      	b.n	8003dd4 <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003d44:	231f      	movs	r3, #31
 8003d46:	18fb      	adds	r3, r7, r3
 8003d48:	781b      	ldrb	r3, [r3, #0]
 8003d4a:	2b08      	cmp	r3, #8
 8003d4c:	d015      	beq.n	8003d7a <UART_SetConfig+0x1ee>
 8003d4e:	dc18      	bgt.n	8003d82 <UART_SetConfig+0x1f6>
 8003d50:	2b04      	cmp	r3, #4
 8003d52:	d00d      	beq.n	8003d70 <UART_SetConfig+0x1e4>
 8003d54:	dc15      	bgt.n	8003d82 <UART_SetConfig+0x1f6>
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d002      	beq.n	8003d60 <UART_SetConfig+0x1d4>
 8003d5a:	2b02      	cmp	r3, #2
 8003d5c:	d005      	beq.n	8003d6a <UART_SetConfig+0x1de>
 8003d5e:	e010      	b.n	8003d82 <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003d60:	f7fe fdce 	bl	8002900 <HAL_RCC_GetPCLK1Freq>
 8003d64:	0003      	movs	r3, r0
 8003d66:	61bb      	str	r3, [r7, #24]
        break;
 8003d68:	e012      	b.n	8003d90 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003d6a:	4b27      	ldr	r3, [pc, #156]	@ (8003e08 <UART_SetConfig+0x27c>)
 8003d6c:	61bb      	str	r3, [r7, #24]
        break;
 8003d6e:	e00f      	b.n	8003d90 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003d70:	f7fe fd64 	bl	800283c <HAL_RCC_GetSysClockFreq>
 8003d74:	0003      	movs	r3, r0
 8003d76:	61bb      	str	r3, [r7, #24]
        break;
 8003d78:	e00a      	b.n	8003d90 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003d7a:	2380      	movs	r3, #128	@ 0x80
 8003d7c:	021b      	lsls	r3, r3, #8
 8003d7e:	61bb      	str	r3, [r7, #24]
        break;
 8003d80:	e006      	b.n	8003d90 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8003d82:	2300      	movs	r3, #0
 8003d84:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003d86:	231e      	movs	r3, #30
 8003d88:	18fb      	adds	r3, r7, r3
 8003d8a:	2201      	movs	r2, #1
 8003d8c:	701a      	strb	r2, [r3, #0]
        break;
 8003d8e:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8003d90:	69bb      	ldr	r3, [r7, #24]
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d01e      	beq.n	8003dd4 <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	685b      	ldr	r3, [r3, #4]
 8003d9a:	085a      	lsrs	r2, r3, #1
 8003d9c:	69bb      	ldr	r3, [r7, #24]
 8003d9e:	18d2      	adds	r2, r2, r3
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	685b      	ldr	r3, [r3, #4]
 8003da4:	0019      	movs	r1, r3
 8003da6:	0010      	movs	r0, r2
 8003da8:	f7fc f9c0 	bl	800012c <__udivsi3>
 8003dac:	0003      	movs	r3, r0
 8003dae:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003db0:	693b      	ldr	r3, [r7, #16]
 8003db2:	2b0f      	cmp	r3, #15
 8003db4:	d90a      	bls.n	8003dcc <UART_SetConfig+0x240>
 8003db6:	693a      	ldr	r2, [r7, #16]
 8003db8:	2380      	movs	r3, #128	@ 0x80
 8003dba:	025b      	lsls	r3, r3, #9
 8003dbc:	429a      	cmp	r2, r3
 8003dbe:	d205      	bcs.n	8003dcc <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003dc0:	693b      	ldr	r3, [r7, #16]
 8003dc2:	b29a      	uxth	r2, r3
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	60da      	str	r2, [r3, #12]
 8003dca:	e003      	b.n	8003dd4 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8003dcc:	231e      	movs	r3, #30
 8003dce:	18fb      	adds	r3, r7, r3
 8003dd0:	2201      	movs	r2, #1
 8003dd2:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	2200      	movs	r2, #0
 8003dde:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003de0:	231e      	movs	r3, #30
 8003de2:	18fb      	adds	r3, r7, r3
 8003de4:	781b      	ldrb	r3, [r3, #0]
}
 8003de6:	0018      	movs	r0, r3
 8003de8:	46bd      	mov	sp, r7
 8003dea:	b008      	add	sp, #32
 8003dec:	bd80      	pop	{r7, pc}
 8003dee:	46c0      	nop			@ (mov r8, r8)
 8003df0:	efff69f3 	.word	0xefff69f3
 8003df4:	ffffcfff 	.word	0xffffcfff
 8003df8:	fffff4ff 	.word	0xfffff4ff
 8003dfc:	40013800 	.word	0x40013800
 8003e00:	40021000 	.word	0x40021000
 8003e04:	40004400 	.word	0x40004400
 8003e08:	007a1200 	.word	0x007a1200

08003e0c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	b082      	sub	sp, #8
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e18:	2201      	movs	r2, #1
 8003e1a:	4013      	ands	r3, r2
 8003e1c:	d00b      	beq.n	8003e36 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	685b      	ldr	r3, [r3, #4]
 8003e24:	4a4a      	ldr	r2, [pc, #296]	@ (8003f50 <UART_AdvFeatureConfig+0x144>)
 8003e26:	4013      	ands	r3, r2
 8003e28:	0019      	movs	r1, r3
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	430a      	orrs	r2, r1
 8003e34:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e3a:	2202      	movs	r2, #2
 8003e3c:	4013      	ands	r3, r2
 8003e3e:	d00b      	beq.n	8003e58 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	685b      	ldr	r3, [r3, #4]
 8003e46:	4a43      	ldr	r2, [pc, #268]	@ (8003f54 <UART_AdvFeatureConfig+0x148>)
 8003e48:	4013      	ands	r3, r2
 8003e4a:	0019      	movs	r1, r3
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	430a      	orrs	r2, r1
 8003e56:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e5c:	2204      	movs	r2, #4
 8003e5e:	4013      	ands	r3, r2
 8003e60:	d00b      	beq.n	8003e7a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	685b      	ldr	r3, [r3, #4]
 8003e68:	4a3b      	ldr	r2, [pc, #236]	@ (8003f58 <UART_AdvFeatureConfig+0x14c>)
 8003e6a:	4013      	ands	r3, r2
 8003e6c:	0019      	movs	r1, r3
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	430a      	orrs	r2, r1
 8003e78:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e7e:	2208      	movs	r2, #8
 8003e80:	4013      	ands	r3, r2
 8003e82:	d00b      	beq.n	8003e9c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	685b      	ldr	r3, [r3, #4]
 8003e8a:	4a34      	ldr	r2, [pc, #208]	@ (8003f5c <UART_AdvFeatureConfig+0x150>)
 8003e8c:	4013      	ands	r3, r2
 8003e8e:	0019      	movs	r1, r3
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	430a      	orrs	r2, r1
 8003e9a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ea0:	2210      	movs	r2, #16
 8003ea2:	4013      	ands	r3, r2
 8003ea4:	d00b      	beq.n	8003ebe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	689b      	ldr	r3, [r3, #8]
 8003eac:	4a2c      	ldr	r2, [pc, #176]	@ (8003f60 <UART_AdvFeatureConfig+0x154>)
 8003eae:	4013      	ands	r3, r2
 8003eb0:	0019      	movs	r1, r3
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	430a      	orrs	r2, r1
 8003ebc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ec2:	2220      	movs	r2, #32
 8003ec4:	4013      	ands	r3, r2
 8003ec6:	d00b      	beq.n	8003ee0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	689b      	ldr	r3, [r3, #8]
 8003ece:	4a25      	ldr	r2, [pc, #148]	@ (8003f64 <UART_AdvFeatureConfig+0x158>)
 8003ed0:	4013      	ands	r3, r2
 8003ed2:	0019      	movs	r1, r3
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	430a      	orrs	r2, r1
 8003ede:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ee4:	2240      	movs	r2, #64	@ 0x40
 8003ee6:	4013      	ands	r3, r2
 8003ee8:	d01d      	beq.n	8003f26 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	685b      	ldr	r3, [r3, #4]
 8003ef0:	4a1d      	ldr	r2, [pc, #116]	@ (8003f68 <UART_AdvFeatureConfig+0x15c>)
 8003ef2:	4013      	ands	r3, r2
 8003ef4:	0019      	movs	r1, r3
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	430a      	orrs	r2, r1
 8003f00:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003f06:	2380      	movs	r3, #128	@ 0x80
 8003f08:	035b      	lsls	r3, r3, #13
 8003f0a:	429a      	cmp	r2, r3
 8003f0c:	d10b      	bne.n	8003f26 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	685b      	ldr	r3, [r3, #4]
 8003f14:	4a15      	ldr	r2, [pc, #84]	@ (8003f6c <UART_AdvFeatureConfig+0x160>)
 8003f16:	4013      	ands	r3, r2
 8003f18:	0019      	movs	r1, r3
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	430a      	orrs	r2, r1
 8003f24:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f2a:	2280      	movs	r2, #128	@ 0x80
 8003f2c:	4013      	ands	r3, r2
 8003f2e:	d00b      	beq.n	8003f48 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	685b      	ldr	r3, [r3, #4]
 8003f36:	4a0e      	ldr	r2, [pc, #56]	@ (8003f70 <UART_AdvFeatureConfig+0x164>)
 8003f38:	4013      	ands	r3, r2
 8003f3a:	0019      	movs	r1, r3
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	430a      	orrs	r2, r1
 8003f46:	605a      	str	r2, [r3, #4]
  }
}
 8003f48:	46c0      	nop			@ (mov r8, r8)
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	b002      	add	sp, #8
 8003f4e:	bd80      	pop	{r7, pc}
 8003f50:	fffdffff 	.word	0xfffdffff
 8003f54:	fffeffff 	.word	0xfffeffff
 8003f58:	fffbffff 	.word	0xfffbffff
 8003f5c:	ffff7fff 	.word	0xffff7fff
 8003f60:	ffffefff 	.word	0xffffefff
 8003f64:	ffffdfff 	.word	0xffffdfff
 8003f68:	ffefffff 	.word	0xffefffff
 8003f6c:	ff9fffff 	.word	0xff9fffff
 8003f70:	fff7ffff 	.word	0xfff7ffff

08003f74 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b092      	sub	sp, #72	@ 0x48
 8003f78:	af02      	add	r7, sp, #8
 8003f7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2284      	movs	r2, #132	@ 0x84
 8003f80:	2100      	movs	r1, #0
 8003f82:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003f84:	f7fd f972 	bl	800126c <HAL_GetTick>
 8003f88:	0003      	movs	r3, r0
 8003f8a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	2208      	movs	r2, #8
 8003f94:	4013      	ands	r3, r2
 8003f96:	2b08      	cmp	r3, #8
 8003f98:	d12c      	bne.n	8003ff4 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003f9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003f9c:	2280      	movs	r2, #128	@ 0x80
 8003f9e:	0391      	lsls	r1, r2, #14
 8003fa0:	6878      	ldr	r0, [r7, #4]
 8003fa2:	4a46      	ldr	r2, [pc, #280]	@ (80040bc <UART_CheckIdleState+0x148>)
 8003fa4:	9200      	str	r2, [sp, #0]
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	f000 f88c 	bl	80040c4 <UART_WaitOnFlagUntilTimeout>
 8003fac:	1e03      	subs	r3, r0, #0
 8003fae:	d021      	beq.n	8003ff4 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003fb0:	f3ef 8310 	mrs	r3, PRIMASK
 8003fb4:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8003fb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003fb8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003fba:	2301      	movs	r3, #1
 8003fbc:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003fbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fc0:	f383 8810 	msr	PRIMASK, r3
}
 8003fc4:	46c0      	nop			@ (mov r8, r8)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	681a      	ldr	r2, [r3, #0]
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	2180      	movs	r1, #128	@ 0x80
 8003fd2:	438a      	bics	r2, r1
 8003fd4:	601a      	str	r2, [r3, #0]
 8003fd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003fd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003fda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003fdc:	f383 8810 	msr	PRIMASK, r3
}
 8003fe0:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	2220      	movs	r2, #32
 8003fe6:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2278      	movs	r2, #120	@ 0x78
 8003fec:	2100      	movs	r1, #0
 8003fee:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003ff0:	2303      	movs	r3, #3
 8003ff2:	e05f      	b.n	80040b4 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	2204      	movs	r2, #4
 8003ffc:	4013      	ands	r3, r2
 8003ffe:	2b04      	cmp	r3, #4
 8004000:	d146      	bne.n	8004090 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004002:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004004:	2280      	movs	r2, #128	@ 0x80
 8004006:	03d1      	lsls	r1, r2, #15
 8004008:	6878      	ldr	r0, [r7, #4]
 800400a:	4a2c      	ldr	r2, [pc, #176]	@ (80040bc <UART_CheckIdleState+0x148>)
 800400c:	9200      	str	r2, [sp, #0]
 800400e:	2200      	movs	r2, #0
 8004010:	f000 f858 	bl	80040c4 <UART_WaitOnFlagUntilTimeout>
 8004014:	1e03      	subs	r3, r0, #0
 8004016:	d03b      	beq.n	8004090 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004018:	f3ef 8310 	mrs	r3, PRIMASK
 800401c:	60fb      	str	r3, [r7, #12]
  return(result);
 800401e:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004020:	637b      	str	r3, [r7, #52]	@ 0x34
 8004022:	2301      	movs	r3, #1
 8004024:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004026:	693b      	ldr	r3, [r7, #16]
 8004028:	f383 8810 	msr	PRIMASK, r3
}
 800402c:	46c0      	nop			@ (mov r8, r8)
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	681a      	ldr	r2, [r3, #0]
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	4921      	ldr	r1, [pc, #132]	@ (80040c0 <UART_CheckIdleState+0x14c>)
 800403a:	400a      	ands	r2, r1
 800403c:	601a      	str	r2, [r3, #0]
 800403e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004040:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004042:	697b      	ldr	r3, [r7, #20]
 8004044:	f383 8810 	msr	PRIMASK, r3
}
 8004048:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800404a:	f3ef 8310 	mrs	r3, PRIMASK
 800404e:	61bb      	str	r3, [r7, #24]
  return(result);
 8004050:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004052:	633b      	str	r3, [r7, #48]	@ 0x30
 8004054:	2301      	movs	r3, #1
 8004056:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004058:	69fb      	ldr	r3, [r7, #28]
 800405a:	f383 8810 	msr	PRIMASK, r3
}
 800405e:	46c0      	nop			@ (mov r8, r8)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	689a      	ldr	r2, [r3, #8]
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	2101      	movs	r1, #1
 800406c:	438a      	bics	r2, r1
 800406e:	609a      	str	r2, [r3, #8]
 8004070:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004072:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004074:	6a3b      	ldr	r3, [r7, #32]
 8004076:	f383 8810 	msr	PRIMASK, r3
}
 800407a:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2280      	movs	r2, #128	@ 0x80
 8004080:	2120      	movs	r1, #32
 8004082:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2278      	movs	r2, #120	@ 0x78
 8004088:	2100      	movs	r1, #0
 800408a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800408c:	2303      	movs	r3, #3
 800408e:	e011      	b.n	80040b4 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2220      	movs	r2, #32
 8004094:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	2280      	movs	r2, #128	@ 0x80
 800409a:	2120      	movs	r1, #32
 800409c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	2200      	movs	r2, #0
 80040a2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2200      	movs	r2, #0
 80040a8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	2278      	movs	r2, #120	@ 0x78
 80040ae:	2100      	movs	r1, #0
 80040b0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80040b2:	2300      	movs	r3, #0
}
 80040b4:	0018      	movs	r0, r3
 80040b6:	46bd      	mov	sp, r7
 80040b8:	b010      	add	sp, #64	@ 0x40
 80040ba:	bd80      	pop	{r7, pc}
 80040bc:	01ffffff 	.word	0x01ffffff
 80040c0:	fffffedf 	.word	0xfffffedf

080040c4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	b084      	sub	sp, #16
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	60f8      	str	r0, [r7, #12]
 80040cc:	60b9      	str	r1, [r7, #8]
 80040ce:	603b      	str	r3, [r7, #0]
 80040d0:	1dfb      	adds	r3, r7, #7
 80040d2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80040d4:	e04b      	b.n	800416e <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80040d6:	69bb      	ldr	r3, [r7, #24]
 80040d8:	3301      	adds	r3, #1
 80040da:	d048      	beq.n	800416e <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040dc:	f7fd f8c6 	bl	800126c <HAL_GetTick>
 80040e0:	0002      	movs	r2, r0
 80040e2:	683b      	ldr	r3, [r7, #0]
 80040e4:	1ad3      	subs	r3, r2, r3
 80040e6:	69ba      	ldr	r2, [r7, #24]
 80040e8:	429a      	cmp	r2, r3
 80040ea:	d302      	bcc.n	80040f2 <UART_WaitOnFlagUntilTimeout+0x2e>
 80040ec:	69bb      	ldr	r3, [r7, #24]
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d101      	bne.n	80040f6 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80040f2:	2303      	movs	r3, #3
 80040f4:	e04b      	b.n	800418e <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	2204      	movs	r2, #4
 80040fe:	4013      	ands	r3, r2
 8004100:	d035      	beq.n	800416e <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	69db      	ldr	r3, [r3, #28]
 8004108:	2208      	movs	r2, #8
 800410a:	4013      	ands	r3, r2
 800410c:	2b08      	cmp	r3, #8
 800410e:	d111      	bne.n	8004134 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	2208      	movs	r2, #8
 8004116:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	0018      	movs	r0, r3
 800411c:	f000 f83c 	bl	8004198 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	2284      	movs	r2, #132	@ 0x84
 8004124:	2108      	movs	r1, #8
 8004126:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	2278      	movs	r2, #120	@ 0x78
 800412c:	2100      	movs	r1, #0
 800412e:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8004130:	2301      	movs	r3, #1
 8004132:	e02c      	b.n	800418e <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	69da      	ldr	r2, [r3, #28]
 800413a:	2380      	movs	r3, #128	@ 0x80
 800413c:	011b      	lsls	r3, r3, #4
 800413e:	401a      	ands	r2, r3
 8004140:	2380      	movs	r3, #128	@ 0x80
 8004142:	011b      	lsls	r3, r3, #4
 8004144:	429a      	cmp	r2, r3
 8004146:	d112      	bne.n	800416e <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	2280      	movs	r2, #128	@ 0x80
 800414e:	0112      	lsls	r2, r2, #4
 8004150:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	0018      	movs	r0, r3
 8004156:	f000 f81f 	bl	8004198 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	2284      	movs	r2, #132	@ 0x84
 800415e:	2120      	movs	r1, #32
 8004160:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	2278      	movs	r2, #120	@ 0x78
 8004166:	2100      	movs	r1, #0
 8004168:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800416a:	2303      	movs	r3, #3
 800416c:	e00f      	b.n	800418e <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	69db      	ldr	r3, [r3, #28]
 8004174:	68ba      	ldr	r2, [r7, #8]
 8004176:	4013      	ands	r3, r2
 8004178:	68ba      	ldr	r2, [r7, #8]
 800417a:	1ad3      	subs	r3, r2, r3
 800417c:	425a      	negs	r2, r3
 800417e:	4153      	adcs	r3, r2
 8004180:	b2db      	uxtb	r3, r3
 8004182:	001a      	movs	r2, r3
 8004184:	1dfb      	adds	r3, r7, #7
 8004186:	781b      	ldrb	r3, [r3, #0]
 8004188:	429a      	cmp	r2, r3
 800418a:	d0a4      	beq.n	80040d6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800418c:	2300      	movs	r3, #0
}
 800418e:	0018      	movs	r0, r3
 8004190:	46bd      	mov	sp, r7
 8004192:	b004      	add	sp, #16
 8004194:	bd80      	pop	{r7, pc}
	...

08004198 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b08e      	sub	sp, #56	@ 0x38
 800419c:	af00      	add	r7, sp, #0
 800419e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80041a0:	f3ef 8310 	mrs	r3, PRIMASK
 80041a4:	617b      	str	r3, [r7, #20]
  return(result);
 80041a6:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80041a8:	637b      	str	r3, [r7, #52]	@ 0x34
 80041aa:	2301      	movs	r3, #1
 80041ac:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041ae:	69bb      	ldr	r3, [r7, #24]
 80041b0:	f383 8810 	msr	PRIMASK, r3
}
 80041b4:	46c0      	nop			@ (mov r8, r8)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	681a      	ldr	r2, [r3, #0]
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	4926      	ldr	r1, [pc, #152]	@ (800425c <UART_EndRxTransfer+0xc4>)
 80041c2:	400a      	ands	r2, r1
 80041c4:	601a      	str	r2, [r3, #0]
 80041c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041c8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041ca:	69fb      	ldr	r3, [r7, #28]
 80041cc:	f383 8810 	msr	PRIMASK, r3
}
 80041d0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80041d2:	f3ef 8310 	mrs	r3, PRIMASK
 80041d6:	623b      	str	r3, [r7, #32]
  return(result);
 80041d8:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041da:	633b      	str	r3, [r7, #48]	@ 0x30
 80041dc:	2301      	movs	r3, #1
 80041de:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041e2:	f383 8810 	msr	PRIMASK, r3
}
 80041e6:	46c0      	nop			@ (mov r8, r8)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	689a      	ldr	r2, [r3, #8]
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	2101      	movs	r1, #1
 80041f4:	438a      	bics	r2, r1
 80041f6:	609a      	str	r2, [r3, #8]
 80041f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041fa:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041fe:	f383 8810 	msr	PRIMASK, r3
}
 8004202:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004208:	2b01      	cmp	r3, #1
 800420a:	d118      	bne.n	800423e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800420c:	f3ef 8310 	mrs	r3, PRIMASK
 8004210:	60bb      	str	r3, [r7, #8]
  return(result);
 8004212:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004214:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004216:	2301      	movs	r3, #1
 8004218:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	f383 8810 	msr	PRIMASK, r3
}
 8004220:	46c0      	nop			@ (mov r8, r8)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	681a      	ldr	r2, [r3, #0]
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	2110      	movs	r1, #16
 800422e:	438a      	bics	r2, r1
 8004230:	601a      	str	r2, [r3, #0]
 8004232:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004234:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004236:	693b      	ldr	r3, [r7, #16]
 8004238:	f383 8810 	msr	PRIMASK, r3
}
 800423c:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2280      	movs	r2, #128	@ 0x80
 8004242:	2120      	movs	r1, #32
 8004244:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	2200      	movs	r2, #0
 800424a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2200      	movs	r2, #0
 8004250:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004252:	46c0      	nop			@ (mov r8, r8)
 8004254:	46bd      	mov	sp, r7
 8004256:	b00e      	add	sp, #56	@ 0x38
 8004258:	bd80      	pop	{r7, pc}
 800425a:	46c0      	nop			@ (mov r8, r8)
 800425c:	fffffedf 	.word	0xfffffedf

08004260 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8004260:	b580      	push	{r7, lr}
 8004262:	b084      	sub	sp, #16
 8004264:	af00      	add	r7, sp, #0
 8004266:	0002      	movs	r2, r0
 8004268:	1dbb      	adds	r3, r7, #6
 800426a:	801a      	strh	r2, [r3, #0]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800426c:	2300      	movs	r3, #0
 800426e:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8004270:	1dbb      	adds	r3, r7, #6
 8004272:	2200      	movs	r2, #0
 8004274:	5e9b      	ldrsh	r3, [r3, r2]
 8004276:	2b84      	cmp	r3, #132	@ 0x84
 8004278:	d006      	beq.n	8004288 <makeFreeRtosPriority+0x28>
    fpriority += (priority - osPriorityIdle);
 800427a:	1dbb      	adds	r3, r7, #6
 800427c:	2200      	movs	r2, #0
 800427e:	5e9a      	ldrsh	r2, [r3, r2]
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	18d3      	adds	r3, r2, r3
 8004284:	3303      	adds	r3, #3
 8004286:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8004288:	68fb      	ldr	r3, [r7, #12]
}
 800428a:	0018      	movs	r0, r3
 800428c:	46bd      	mov	sp, r7
 800428e:	b004      	add	sp, #16
 8004290:	bd80      	pop	{r7, pc}

08004292 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8004292:	b580      	push	{r7, lr}
 8004294:	b082      	sub	sp, #8
 8004296:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004298:	f3ef 8305 	mrs	r3, IPSR
 800429c:	607b      	str	r3, [r7, #4]
  return(result);
 800429e:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 80042a0:	1e5a      	subs	r2, r3, #1
 80042a2:	4193      	sbcs	r3, r2
 80042a4:	b2db      	uxtb	r3, r3
}
 80042a6:	0018      	movs	r0, r3
 80042a8:	46bd      	mov	sp, r7
 80042aa:	b002      	add	sp, #8
 80042ac:	bd80      	pop	{r7, pc}

080042ae <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80042ae:	b580      	push	{r7, lr}
 80042b0:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80042b2:	f001 f811 	bl	80052d8 <vTaskStartScheduler>
  
  return osOK;
 80042b6:	2300      	movs	r3, #0
}
 80042b8:	0018      	movs	r0, r3
 80042ba:	46bd      	mov	sp, r7
 80042bc:	bd80      	pop	{r7, pc}

080042be <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80042be:	b5f0      	push	{r4, r5, r6, r7, lr}
 80042c0:	b089      	sub	sp, #36	@ 0x24
 80042c2:	af04      	add	r7, sp, #16
 80042c4:	6078      	str	r0, [r7, #4]
 80042c6:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	695b      	ldr	r3, [r3, #20]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d020      	beq.n	8004312 <osThreadCreate+0x54>
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	699b      	ldr	r3, [r3, #24]
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d01c      	beq.n	8004312 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	685c      	ldr	r4, [r3, #4]
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	691e      	ldr	r6, [r3, #16]
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	2208      	movs	r2, #8
 80042e8:	5e9b      	ldrsh	r3, [r3, r2]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80042ea:	0018      	movs	r0, r3
 80042ec:	f7ff ffb8 	bl	8004260 <makeFreeRtosPriority>
              thread_def->buffer, thread_def->controlblock);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	695a      	ldr	r2, [r3, #20]
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	699b      	ldr	r3, [r3, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80042f8:	6839      	ldr	r1, [r7, #0]
 80042fa:	9302      	str	r3, [sp, #8]
 80042fc:	9201      	str	r2, [sp, #4]
 80042fe:	9000      	str	r0, [sp, #0]
 8004300:	000b      	movs	r3, r1
 8004302:	0032      	movs	r2, r6
 8004304:	0029      	movs	r1, r5
 8004306:	0020      	movs	r0, r4
 8004308:	f000 fe37 	bl	8004f7a <xTaskCreateStatic>
 800430c:	0003      	movs	r3, r0
 800430e:	60fb      	str	r3, [r7, #12]
 8004310:	e01d      	b.n	800434e <osThreadCreate+0x90>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	685c      	ldr	r4, [r3, #4]
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800431e:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	2208      	movs	r2, #8
 8004324:	5e9b      	ldrsh	r3, [r3, r2]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004326:	0018      	movs	r0, r3
 8004328:	f7ff ff9a 	bl	8004260 <makeFreeRtosPriority>
 800432c:	0001      	movs	r1, r0
 800432e:	683a      	ldr	r2, [r7, #0]
 8004330:	230c      	movs	r3, #12
 8004332:	18fb      	adds	r3, r7, r3
 8004334:	9301      	str	r3, [sp, #4]
 8004336:	9100      	str	r1, [sp, #0]
 8004338:	0013      	movs	r3, r2
 800433a:	0032      	movs	r2, r6
 800433c:	0029      	movs	r1, r5
 800433e:	0020      	movs	r0, r4
 8004340:	f000 fe61 	bl	8005006 <xTaskCreate>
 8004344:	0003      	movs	r3, r0
 8004346:	2b01      	cmp	r3, #1
 8004348:	d001      	beq.n	800434e <osThreadCreate+0x90>
              &handle) != pdPASS)  {
      return NULL;
 800434a:	2300      	movs	r3, #0
 800434c:	e000      	b.n	8004350 <osThreadCreate+0x92>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800434e:	68fb      	ldr	r3, [r7, #12]
}
 8004350:	0018      	movs	r0, r3
 8004352:	46bd      	mov	sp, r7
 8004354:	b005      	add	sp, #20
 8004356:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004358 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8004358:	b580      	push	{r7, lr}
 800435a:	b084      	sub	sp, #16
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	2b00      	cmp	r3, #0
 8004368:	d001      	beq.n	800436e <osDelay+0x16>
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	e000      	b.n	8004370 <osDelay+0x18>
 800436e:	2301      	movs	r3, #1
 8004370:	0018      	movs	r0, r3
 8004372:	f000 ff8b 	bl	800528c <vTaskDelay>
  
  return osOK;
 8004376:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8004378:	0018      	movs	r0, r3
 800437a:	46bd      	mov	sp, r7
 800437c:	b004      	add	sp, #16
 800437e:	bd80      	pop	{r7, pc}

08004380 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8004380:	b580      	push	{r7, lr}
 8004382:	b086      	sub	sp, #24
 8004384:	af02      	add	r7, sp, #8
 8004386:	6078      	str	r0, [r7, #4]
 8004388:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	685b      	ldr	r3, [r3, #4]
 800438e:	2b00      	cmp	r3, #0
 8004390:	d00f      	beq.n	80043b2 <osSemaphoreCreate+0x32>
    if (count == 1) {
 8004392:	683b      	ldr	r3, [r7, #0]
 8004394:	2b01      	cmp	r3, #1
 8004396:	d10a      	bne.n	80043ae <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	685b      	ldr	r3, [r3, #4]
 800439c:	2203      	movs	r2, #3
 800439e:	9200      	str	r2, [sp, #0]
 80043a0:	2200      	movs	r2, #0
 80043a2:	2100      	movs	r1, #0
 80043a4:	2001      	movs	r0, #1
 80043a6:	f000 f999 	bl	80046dc <xQueueGenericCreateStatic>
 80043aa:	0003      	movs	r3, r0
 80043ac:	e017      	b.n	80043de <osSemaphoreCreate+0x5e>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 80043ae:	2300      	movs	r3, #0
 80043b0:	e015      	b.n	80043de <osSemaphoreCreate+0x5e>
#endif
    }
  }
  else {
    if (count == 1) {
 80043b2:	683b      	ldr	r3, [r7, #0]
 80043b4:	2b01      	cmp	r3, #1
 80043b6:	d111      	bne.n	80043dc <osSemaphoreCreate+0x5c>
      vSemaphoreCreateBinary(sema);
 80043b8:	2203      	movs	r2, #3
 80043ba:	2100      	movs	r1, #0
 80043bc:	2001      	movs	r0, #1
 80043be:	f000 f9dd 	bl	800477c <xQueueGenericCreate>
 80043c2:	0003      	movs	r3, r0
 80043c4:	60fb      	str	r3, [r7, #12]
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d005      	beq.n	80043d8 <osSemaphoreCreate+0x58>
 80043cc:	68f8      	ldr	r0, [r7, #12]
 80043ce:	2300      	movs	r3, #0
 80043d0:	2200      	movs	r2, #0
 80043d2:	2100      	movs	r1, #0
 80043d4:	f000 fa2b 	bl	800482e <xQueueGenericSend>
      return sema;
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	e000      	b.n	80043de <osSemaphoreCreate+0x5e>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 80043dc:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 80043de:	0018      	movs	r0, r3
 80043e0:	46bd      	mov	sp, r7
 80043e2:	b004      	add	sp, #16
 80043e4:	bd80      	pop	{r7, pc}
	...

080043e8 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b084      	sub	sp, #16
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	6078      	str	r0, [r7, #4]
 80043f0:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 80043f2:	2300      	movs	r3, #0
 80043f4:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d101      	bne.n	8004400 <osSemaphoreWait+0x18>
    return osErrorParameter;
 80043fc:	2380      	movs	r3, #128	@ 0x80
 80043fe:	e036      	b.n	800446e <osSemaphoreWait+0x86>
  }
  
  ticks = 0;
 8004400:	2300      	movs	r3, #0
 8004402:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8004404:	683b      	ldr	r3, [r7, #0]
 8004406:	3301      	adds	r3, #1
 8004408:	d103      	bne.n	8004412 <osSemaphoreWait+0x2a>
    ticks = portMAX_DELAY;
 800440a:	2301      	movs	r3, #1
 800440c:	425b      	negs	r3, r3
 800440e:	60fb      	str	r3, [r7, #12]
 8004410:	e009      	b.n	8004426 <osSemaphoreWait+0x3e>
  }
  else if (millisec != 0) {
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	2b00      	cmp	r3, #0
 8004416:	d006      	beq.n	8004426 <osSemaphoreWait+0x3e>
    ticks = millisec / portTICK_PERIOD_MS;
 8004418:	683b      	ldr	r3, [r7, #0]
 800441a:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	2b00      	cmp	r3, #0
 8004420:	d101      	bne.n	8004426 <osSemaphoreWait+0x3e>
      ticks = 1;
 8004422:	2301      	movs	r3, #1
 8004424:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8004426:	f7ff ff34 	bl	8004292 <inHandlerMode>
 800442a:	1e03      	subs	r3, r0, #0
 800442c:	d013      	beq.n	8004456 <osSemaphoreWait+0x6e>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800442e:	2308      	movs	r3, #8
 8004430:	18fa      	adds	r2, r7, r3
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	2100      	movs	r1, #0
 8004436:	0018      	movs	r0, r3
 8004438:	f000 fc07 	bl	8004c4a <xQueueReceiveFromISR>
 800443c:	0003      	movs	r3, r0
 800443e:	2b01      	cmp	r3, #1
 8004440:	d001      	beq.n	8004446 <osSemaphoreWait+0x5e>
      return osErrorOS;
 8004442:	23ff      	movs	r3, #255	@ 0xff
 8004444:	e013      	b.n	800446e <osSemaphoreWait+0x86>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8004446:	68bb      	ldr	r3, [r7, #8]
 8004448:	2b00      	cmp	r3, #0
 800444a:	d00f      	beq.n	800446c <osSemaphoreWait+0x84>
 800444c:	4b0a      	ldr	r3, [pc, #40]	@ (8004478 <osSemaphoreWait+0x90>)
 800444e:	2280      	movs	r2, #128	@ 0x80
 8004450:	0552      	lsls	r2, r2, #21
 8004452:	601a      	str	r2, [r3, #0]
 8004454:	e00a      	b.n	800446c <osSemaphoreWait+0x84>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8004456:	68fa      	ldr	r2, [r7, #12]
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	0011      	movs	r1, r2
 800445c:	0018      	movs	r0, r3
 800445e:	f000 fb16 	bl	8004a8e <xQueueSemaphoreTake>
 8004462:	0003      	movs	r3, r0
 8004464:	2b01      	cmp	r3, #1
 8004466:	d001      	beq.n	800446c <osSemaphoreWait+0x84>
    return osErrorOS;
 8004468:	23ff      	movs	r3, #255	@ 0xff
 800446a:	e000      	b.n	800446e <osSemaphoreWait+0x86>
  }
  
  return osOK;
 800446c:	2300      	movs	r3, #0
}
 800446e:	0018      	movs	r0, r3
 8004470:	46bd      	mov	sp, r7
 8004472:	b004      	add	sp, #16
 8004474:	bd80      	pop	{r7, pc}
 8004476:	46c0      	nop			@ (mov r8, r8)
 8004478:	e000ed04 	.word	0xe000ed04

0800447c <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 800447c:	b580      	push	{r7, lr}
 800447e:	b084      	sub	sp, #16
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8004484:	2300      	movs	r3, #0
 8004486:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8004488:	2300      	movs	r3, #0
 800448a:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 800448c:	f7ff ff01 	bl	8004292 <inHandlerMode>
 8004490:	1e03      	subs	r3, r0, #0
 8004492:	d013      	beq.n	80044bc <osSemaphoreRelease+0x40>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8004494:	2308      	movs	r3, #8
 8004496:	18fa      	adds	r2, r7, r3
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	0011      	movs	r1, r2
 800449c:	0018      	movs	r0, r3
 800449e:	f000 fa8e 	bl	80049be <xQueueGiveFromISR>
 80044a2:	0003      	movs	r3, r0
 80044a4:	2b01      	cmp	r3, #1
 80044a6:	d001      	beq.n	80044ac <osSemaphoreRelease+0x30>
      return osErrorOS;
 80044a8:	23ff      	movs	r3, #255	@ 0xff
 80044aa:	e013      	b.n	80044d4 <osSemaphoreRelease+0x58>
    }
    portEND_SWITCHING_ISR(taskWoken);
 80044ac:	68bb      	ldr	r3, [r7, #8]
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d00f      	beq.n	80044d2 <osSemaphoreRelease+0x56>
 80044b2:	4b0a      	ldr	r3, [pc, #40]	@ (80044dc <osSemaphoreRelease+0x60>)
 80044b4:	2280      	movs	r2, #128	@ 0x80
 80044b6:	0552      	lsls	r2, r2, #21
 80044b8:	601a      	str	r2, [r3, #0]
 80044ba:	e00a      	b.n	80044d2 <osSemaphoreRelease+0x56>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 80044bc:	6878      	ldr	r0, [r7, #4]
 80044be:	2300      	movs	r3, #0
 80044c0:	2200      	movs	r2, #0
 80044c2:	2100      	movs	r1, #0
 80044c4:	f000 f9b3 	bl	800482e <xQueueGenericSend>
 80044c8:	0003      	movs	r3, r0
 80044ca:	2b01      	cmp	r3, #1
 80044cc:	d001      	beq.n	80044d2 <osSemaphoreRelease+0x56>
      result = osErrorOS;
 80044ce:	23ff      	movs	r3, #255	@ 0xff
 80044d0:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 80044d2:	68fb      	ldr	r3, [r7, #12]
}
 80044d4:	0018      	movs	r0, r3
 80044d6:	46bd      	mov	sp, r7
 80044d8:	b004      	add	sp, #16
 80044da:	bd80      	pop	{r7, pc}
 80044dc:	e000ed04 	.word	0xe000ed04

080044e0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b082      	sub	sp, #8
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	3308      	adds	r3, #8
 80044ec:	001a      	movs	r2, r3
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	2201      	movs	r2, #1
 80044f6:	4252      	negs	r2, r2
 80044f8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	3308      	adds	r3, #8
 80044fe:	001a      	movs	r2, r3
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	3308      	adds	r3, #8
 8004508:	001a      	movs	r2, r3
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	2200      	movs	r2, #0
 8004512:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004514:	46c0      	nop			@ (mov r8, r8)
 8004516:	46bd      	mov	sp, r7
 8004518:	b002      	add	sp, #8
 800451a:	bd80      	pop	{r7, pc}

0800451c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800451c:	b580      	push	{r7, lr}
 800451e:	b082      	sub	sp, #8
 8004520:	af00      	add	r7, sp, #0
 8004522:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2200      	movs	r2, #0
 8004528:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800452a:	46c0      	nop			@ (mov r8, r8)
 800452c:	46bd      	mov	sp, r7
 800452e:	b002      	add	sp, #8
 8004530:	bd80      	pop	{r7, pc}

08004532 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004532:	b580      	push	{r7, lr}
 8004534:	b084      	sub	sp, #16
 8004536:	af00      	add	r7, sp, #0
 8004538:	6078      	str	r0, [r7, #4]
 800453a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	685b      	ldr	r3, [r3, #4]
 8004540:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004542:	683b      	ldr	r3, [r7, #0]
 8004544:	68fa      	ldr	r2, [r7, #12]
 8004546:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	689a      	ldr	r2, [r3, #8]
 800454c:	683b      	ldr	r3, [r7, #0]
 800454e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	689b      	ldr	r3, [r3, #8]
 8004554:	683a      	ldr	r2, [r7, #0]
 8004556:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	683a      	ldr	r2, [r7, #0]
 800455c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800455e:	683b      	ldr	r3, [r7, #0]
 8004560:	687a      	ldr	r2, [r7, #4]
 8004562:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	1c5a      	adds	r2, r3, #1
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	601a      	str	r2, [r3, #0]
}
 800456e:	46c0      	nop			@ (mov r8, r8)
 8004570:	46bd      	mov	sp, r7
 8004572:	b004      	add	sp, #16
 8004574:	bd80      	pop	{r7, pc}

08004576 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004576:	b580      	push	{r7, lr}
 8004578:	b084      	sub	sp, #16
 800457a:	af00      	add	r7, sp, #0
 800457c:	6078      	str	r0, [r7, #4]
 800457e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004580:	683b      	ldr	r3, [r7, #0]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004586:	68bb      	ldr	r3, [r7, #8]
 8004588:	3301      	adds	r3, #1
 800458a:	d103      	bne.n	8004594 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	691b      	ldr	r3, [r3, #16]
 8004590:	60fb      	str	r3, [r7, #12]
 8004592:	e00c      	b.n	80045ae <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	3308      	adds	r3, #8
 8004598:	60fb      	str	r3, [r7, #12]
 800459a:	e002      	b.n	80045a2 <vListInsert+0x2c>
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	685b      	ldr	r3, [r3, #4]
 80045a0:	60fb      	str	r3, [r7, #12]
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	685b      	ldr	r3, [r3, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	68ba      	ldr	r2, [r7, #8]
 80045aa:	429a      	cmp	r2, r3
 80045ac:	d2f6      	bcs.n	800459c <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	685a      	ldr	r2, [r3, #4]
 80045b2:	683b      	ldr	r3, [r7, #0]
 80045b4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80045b6:	683b      	ldr	r3, [r7, #0]
 80045b8:	685b      	ldr	r3, [r3, #4]
 80045ba:	683a      	ldr	r2, [r7, #0]
 80045bc:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80045be:	683b      	ldr	r3, [r7, #0]
 80045c0:	68fa      	ldr	r2, [r7, #12]
 80045c2:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	683a      	ldr	r2, [r7, #0]
 80045c8:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80045ca:	683b      	ldr	r3, [r7, #0]
 80045cc:	687a      	ldr	r2, [r7, #4]
 80045ce:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	1c5a      	adds	r2, r3, #1
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	601a      	str	r2, [r3, #0]
}
 80045da:	46c0      	nop			@ (mov r8, r8)
 80045dc:	46bd      	mov	sp, r7
 80045de:	b004      	add	sp, #16
 80045e0:	bd80      	pop	{r7, pc}

080045e2 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80045e2:	b580      	push	{r7, lr}
 80045e4:	b084      	sub	sp, #16
 80045e6:	af00      	add	r7, sp, #0
 80045e8:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	691b      	ldr	r3, [r3, #16]
 80045ee:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	685b      	ldr	r3, [r3, #4]
 80045f4:	687a      	ldr	r2, [r7, #4]
 80045f6:	6892      	ldr	r2, [r2, #8]
 80045f8:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	689b      	ldr	r3, [r3, #8]
 80045fe:	687a      	ldr	r2, [r7, #4]
 8004600:	6852      	ldr	r2, [r2, #4]
 8004602:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	685b      	ldr	r3, [r3, #4]
 8004608:	687a      	ldr	r2, [r7, #4]
 800460a:	429a      	cmp	r2, r3
 800460c:	d103      	bne.n	8004616 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	689a      	ldr	r2, [r3, #8]
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	2200      	movs	r2, #0
 800461a:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	1e5a      	subs	r2, r3, #1
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	681b      	ldr	r3, [r3, #0]
}
 800462a:	0018      	movs	r0, r3
 800462c:	46bd      	mov	sp, r7
 800462e:	b004      	add	sp, #16
 8004630:	bd80      	pop	{r7, pc}

08004632 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004632:	b580      	push	{r7, lr}
 8004634:	b084      	sub	sp, #16
 8004636:	af00      	add	r7, sp, #0
 8004638:	6078      	str	r0, [r7, #4]
 800463a:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	2b00      	cmp	r3, #0
 8004644:	d102      	bne.n	800464c <xQueueGenericReset+0x1a>
 8004646:	b672      	cpsid	i
 8004648:	46c0      	nop			@ (mov r8, r8)
 800464a:	e7fd      	b.n	8004648 <xQueueGenericReset+0x16>

	taskENTER_CRITICAL();
 800464c:	f001 fc68 	bl	8005f20 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	681a      	ldr	r2, [r3, #0]
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800465c:	434b      	muls	r3, r1
 800465e:	18d2      	adds	r2, r2, r3
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	2200      	movs	r2, #0
 8004668:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681a      	ldr	r2, [r3, #0]
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	681a      	ldr	r2, [r3, #0]
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800467a:	1e59      	subs	r1, r3, #1
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004680:	434b      	muls	r3, r1
 8004682:	18d2      	adds	r2, r2, r3
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	2244      	movs	r2, #68	@ 0x44
 800468c:	21ff      	movs	r1, #255	@ 0xff
 800468e:	5499      	strb	r1, [r3, r2]
		pxQueue->cTxLock = queueUNLOCKED;
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	2245      	movs	r2, #69	@ 0x45
 8004694:	21ff      	movs	r1, #255	@ 0xff
 8004696:	5499      	strb	r1, [r3, r2]

		if( xNewQueue == pdFALSE )
 8004698:	683b      	ldr	r3, [r7, #0]
 800469a:	2b00      	cmp	r3, #0
 800469c:	d10d      	bne.n	80046ba <xQueueGenericReset+0x88>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	691b      	ldr	r3, [r3, #16]
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d013      	beq.n	80046ce <xQueueGenericReset+0x9c>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	3310      	adds	r3, #16
 80046aa:	0018      	movs	r0, r3
 80046ac:	f001 f834 	bl	8005718 <xTaskRemoveFromEventList>
 80046b0:	1e03      	subs	r3, r0, #0
 80046b2:	d00c      	beq.n	80046ce <xQueueGenericReset+0x9c>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80046b4:	f001 fc24 	bl	8005f00 <vPortYield>
 80046b8:	e009      	b.n	80046ce <xQueueGenericReset+0x9c>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	3310      	adds	r3, #16
 80046be:	0018      	movs	r0, r3
 80046c0:	f7ff ff0e 	bl	80044e0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	3324      	adds	r3, #36	@ 0x24
 80046c8:	0018      	movs	r0, r3
 80046ca:	f7ff ff09 	bl	80044e0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80046ce:	f001 fc39 	bl	8005f44 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80046d2:	2301      	movs	r3, #1
}
 80046d4:	0018      	movs	r0, r3
 80046d6:	46bd      	mov	sp, r7
 80046d8:	b004      	add	sp, #16
 80046da:	bd80      	pop	{r7, pc}

080046dc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80046dc:	b590      	push	{r4, r7, lr}
 80046de:	b089      	sub	sp, #36	@ 0x24
 80046e0:	af02      	add	r7, sp, #8
 80046e2:	60f8      	str	r0, [r7, #12]
 80046e4:	60b9      	str	r1, [r7, #8]
 80046e6:	607a      	str	r2, [r7, #4]
 80046e8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d102      	bne.n	80046f6 <xQueueGenericCreateStatic+0x1a>
 80046f0:	b672      	cpsid	i
 80046f2:	46c0      	nop			@ (mov r8, r8)
 80046f4:	e7fd      	b.n	80046f2 <xQueueGenericCreateStatic+0x16>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d102      	bne.n	8004702 <xQueueGenericCreateStatic+0x26>
 80046fc:	b672      	cpsid	i
 80046fe:	46c0      	nop			@ (mov r8, r8)
 8004700:	e7fd      	b.n	80046fe <xQueueGenericCreateStatic+0x22>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	2b00      	cmp	r3, #0
 8004706:	d002      	beq.n	800470e <xQueueGenericCreateStatic+0x32>
 8004708:	68bb      	ldr	r3, [r7, #8]
 800470a:	2b00      	cmp	r3, #0
 800470c:	d001      	beq.n	8004712 <xQueueGenericCreateStatic+0x36>
 800470e:	2301      	movs	r3, #1
 8004710:	e000      	b.n	8004714 <xQueueGenericCreateStatic+0x38>
 8004712:	2300      	movs	r3, #0
 8004714:	2b00      	cmp	r3, #0
 8004716:	d102      	bne.n	800471e <xQueueGenericCreateStatic+0x42>
 8004718:	b672      	cpsid	i
 800471a:	46c0      	nop			@ (mov r8, r8)
 800471c:	e7fd      	b.n	800471a <xQueueGenericCreateStatic+0x3e>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	2b00      	cmp	r3, #0
 8004722:	d102      	bne.n	800472a <xQueueGenericCreateStatic+0x4e>
 8004724:	68bb      	ldr	r3, [r7, #8]
 8004726:	2b00      	cmp	r3, #0
 8004728:	d101      	bne.n	800472e <xQueueGenericCreateStatic+0x52>
 800472a:	2301      	movs	r3, #1
 800472c:	e000      	b.n	8004730 <xQueueGenericCreateStatic+0x54>
 800472e:	2300      	movs	r3, #0
 8004730:	2b00      	cmp	r3, #0
 8004732:	d102      	bne.n	800473a <xQueueGenericCreateStatic+0x5e>
 8004734:	b672      	cpsid	i
 8004736:	46c0      	nop			@ (mov r8, r8)
 8004738:	e7fd      	b.n	8004736 <xQueueGenericCreateStatic+0x5a>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800473a:	2348      	movs	r3, #72	@ 0x48
 800473c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Queue_t ) );
 800473e:	693b      	ldr	r3, [r7, #16]
 8004740:	2b48      	cmp	r3, #72	@ 0x48
 8004742:	d002      	beq.n	800474a <xQueueGenericCreateStatic+0x6e>
 8004744:	b672      	cpsid	i
 8004746:	46c0      	nop			@ (mov r8, r8)
 8004748:	e7fd      	b.n	8004746 <xQueueGenericCreateStatic+0x6a>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800474a:	683b      	ldr	r3, [r7, #0]
 800474c:	617b      	str	r3, [r7, #20]

		if( pxNewQueue != NULL )
 800474e:	697b      	ldr	r3, [r7, #20]
 8004750:	2b00      	cmp	r3, #0
 8004752:	d00e      	beq.n	8004772 <xQueueGenericCreateStatic+0x96>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004754:	697b      	ldr	r3, [r7, #20]
 8004756:	2246      	movs	r2, #70	@ 0x46
 8004758:	2101      	movs	r1, #1
 800475a:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800475c:	2328      	movs	r3, #40	@ 0x28
 800475e:	18fb      	adds	r3, r7, r3
 8004760:	781c      	ldrb	r4, [r3, #0]
 8004762:	687a      	ldr	r2, [r7, #4]
 8004764:	68b9      	ldr	r1, [r7, #8]
 8004766:	68f8      	ldr	r0, [r7, #12]
 8004768:	697b      	ldr	r3, [r7, #20]
 800476a:	9300      	str	r3, [sp, #0]
 800476c:	0023      	movs	r3, r4
 800476e:	f000 f83c 	bl	80047ea <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8004772:	697b      	ldr	r3, [r7, #20]
	}
 8004774:	0018      	movs	r0, r3
 8004776:	46bd      	mov	sp, r7
 8004778:	b007      	add	sp, #28
 800477a:	bd90      	pop	{r4, r7, pc}

0800477c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800477c:	b590      	push	{r4, r7, lr}
 800477e:	b08b      	sub	sp, #44	@ 0x2c
 8004780:	af02      	add	r7, sp, #8
 8004782:	60f8      	str	r0, [r7, #12]
 8004784:	60b9      	str	r1, [r7, #8]
 8004786:	1dfb      	adds	r3, r7, #7
 8004788:	701a      	strb	r2, [r3, #0]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	2b00      	cmp	r3, #0
 800478e:	d102      	bne.n	8004796 <xQueueGenericCreate+0x1a>
 8004790:	b672      	cpsid	i
 8004792:	46c0      	nop			@ (mov r8, r8)
 8004794:	e7fd      	b.n	8004792 <xQueueGenericCreate+0x16>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8004796:	68bb      	ldr	r3, [r7, #8]
 8004798:	2b00      	cmp	r3, #0
 800479a:	d102      	bne.n	80047a2 <xQueueGenericCreate+0x26>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800479c:	2300      	movs	r3, #0
 800479e:	61fb      	str	r3, [r7, #28]
 80047a0:	e003      	b.n	80047aa <xQueueGenericCreate+0x2e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	68ba      	ldr	r2, [r7, #8]
 80047a6:	4353      	muls	r3, r2
 80047a8:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 80047aa:	69fb      	ldr	r3, [r7, #28]
 80047ac:	3348      	adds	r3, #72	@ 0x48
 80047ae:	0018      	movs	r0, r3
 80047b0:	f001 fc4e 	bl	8006050 <pvPortMalloc>
 80047b4:	0003      	movs	r3, r0
 80047b6:	61bb      	str	r3, [r7, #24]

		if( pxNewQueue != NULL )
 80047b8:	69bb      	ldr	r3, [r7, #24]
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d010      	beq.n	80047e0 <xQueueGenericCreate+0x64>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 80047be:	69bb      	ldr	r3, [r7, #24]
 80047c0:	3348      	adds	r3, #72	@ 0x48
 80047c2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80047c4:	69bb      	ldr	r3, [r7, #24]
 80047c6:	2246      	movs	r2, #70	@ 0x46
 80047c8:	2100      	movs	r1, #0
 80047ca:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80047cc:	1dfb      	adds	r3, r7, #7
 80047ce:	781c      	ldrb	r4, [r3, #0]
 80047d0:	697a      	ldr	r2, [r7, #20]
 80047d2:	68b9      	ldr	r1, [r7, #8]
 80047d4:	68f8      	ldr	r0, [r7, #12]
 80047d6:	69bb      	ldr	r3, [r7, #24]
 80047d8:	9300      	str	r3, [sp, #0]
 80047da:	0023      	movs	r3, r4
 80047dc:	f000 f805 	bl	80047ea <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 80047e0:	69bb      	ldr	r3, [r7, #24]
	}
 80047e2:	0018      	movs	r0, r3
 80047e4:	46bd      	mov	sp, r7
 80047e6:	b009      	add	sp, #36	@ 0x24
 80047e8:	bd90      	pop	{r4, r7, pc}

080047ea <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80047ea:	b580      	push	{r7, lr}
 80047ec:	b084      	sub	sp, #16
 80047ee:	af00      	add	r7, sp, #0
 80047f0:	60f8      	str	r0, [r7, #12]
 80047f2:	60b9      	str	r1, [r7, #8]
 80047f4:	607a      	str	r2, [r7, #4]
 80047f6:	001a      	movs	r2, r3
 80047f8:	1cfb      	adds	r3, r7, #3
 80047fa:	701a      	strb	r2, [r3, #0]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80047fc:	68bb      	ldr	r3, [r7, #8]
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d103      	bne.n	800480a <prvInitialiseNewQueue+0x20>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004802:	69bb      	ldr	r3, [r7, #24]
 8004804:	69ba      	ldr	r2, [r7, #24]
 8004806:	601a      	str	r2, [r3, #0]
 8004808:	e002      	b.n	8004810 <prvInitialiseNewQueue+0x26>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800480a:	69bb      	ldr	r3, [r7, #24]
 800480c:	687a      	ldr	r2, [r7, #4]
 800480e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004810:	69bb      	ldr	r3, [r7, #24]
 8004812:	68fa      	ldr	r2, [r7, #12]
 8004814:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004816:	69bb      	ldr	r3, [r7, #24]
 8004818:	68ba      	ldr	r2, [r7, #8]
 800481a:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800481c:	69bb      	ldr	r3, [r7, #24]
 800481e:	2101      	movs	r1, #1
 8004820:	0018      	movs	r0, r3
 8004822:	f7ff ff06 	bl	8004632 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004826:	46c0      	nop			@ (mov r8, r8)
 8004828:	46bd      	mov	sp, r7
 800482a:	b004      	add	sp, #16
 800482c:	bd80      	pop	{r7, pc}

0800482e <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800482e:	b580      	push	{r7, lr}
 8004830:	b08a      	sub	sp, #40	@ 0x28
 8004832:	af00      	add	r7, sp, #0
 8004834:	60f8      	str	r0, [r7, #12]
 8004836:	60b9      	str	r1, [r7, #8]
 8004838:	607a      	str	r2, [r7, #4]
 800483a:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800483c:	2300      	movs	r3, #0
 800483e:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 8004844:	6a3b      	ldr	r3, [r7, #32]
 8004846:	2b00      	cmp	r3, #0
 8004848:	d102      	bne.n	8004850 <xQueueGenericSend+0x22>
 800484a:	b672      	cpsid	i
 800484c:	46c0      	nop			@ (mov r8, r8)
 800484e:	e7fd      	b.n	800484c <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004850:	68bb      	ldr	r3, [r7, #8]
 8004852:	2b00      	cmp	r3, #0
 8004854:	d103      	bne.n	800485e <xQueueGenericSend+0x30>
 8004856:	6a3b      	ldr	r3, [r7, #32]
 8004858:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800485a:	2b00      	cmp	r3, #0
 800485c:	d101      	bne.n	8004862 <xQueueGenericSend+0x34>
 800485e:	2301      	movs	r3, #1
 8004860:	e000      	b.n	8004864 <xQueueGenericSend+0x36>
 8004862:	2300      	movs	r3, #0
 8004864:	2b00      	cmp	r3, #0
 8004866:	d102      	bne.n	800486e <xQueueGenericSend+0x40>
 8004868:	b672      	cpsid	i
 800486a:	46c0      	nop			@ (mov r8, r8)
 800486c:	e7fd      	b.n	800486a <xQueueGenericSend+0x3c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800486e:	683b      	ldr	r3, [r7, #0]
 8004870:	2b02      	cmp	r3, #2
 8004872:	d103      	bne.n	800487c <xQueueGenericSend+0x4e>
 8004874:	6a3b      	ldr	r3, [r7, #32]
 8004876:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004878:	2b01      	cmp	r3, #1
 800487a:	d101      	bne.n	8004880 <xQueueGenericSend+0x52>
 800487c:	2301      	movs	r3, #1
 800487e:	e000      	b.n	8004882 <xQueueGenericSend+0x54>
 8004880:	2300      	movs	r3, #0
 8004882:	2b00      	cmp	r3, #0
 8004884:	d102      	bne.n	800488c <xQueueGenericSend+0x5e>
 8004886:	b672      	cpsid	i
 8004888:	46c0      	nop			@ (mov r8, r8)
 800488a:	e7fd      	b.n	8004888 <xQueueGenericSend+0x5a>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800488c:	f001 f8e6 	bl	8005a5c <xTaskGetSchedulerState>
 8004890:	1e03      	subs	r3, r0, #0
 8004892:	d102      	bne.n	800489a <xQueueGenericSend+0x6c>
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2b00      	cmp	r3, #0
 8004898:	d101      	bne.n	800489e <xQueueGenericSend+0x70>
 800489a:	2301      	movs	r3, #1
 800489c:	e000      	b.n	80048a0 <xQueueGenericSend+0x72>
 800489e:	2300      	movs	r3, #0
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d102      	bne.n	80048aa <xQueueGenericSend+0x7c>
 80048a4:	b672      	cpsid	i
 80048a6:	46c0      	nop			@ (mov r8, r8)
 80048a8:	e7fd      	b.n	80048a6 <xQueueGenericSend+0x78>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80048aa:	f001 fb39 	bl	8005f20 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80048ae:	6a3b      	ldr	r3, [r7, #32]
 80048b0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80048b2:	6a3b      	ldr	r3, [r7, #32]
 80048b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048b6:	429a      	cmp	r2, r3
 80048b8:	d302      	bcc.n	80048c0 <xQueueGenericSend+0x92>
 80048ba:	683b      	ldr	r3, [r7, #0]
 80048bc:	2b02      	cmp	r3, #2
 80048be:	d11e      	bne.n	80048fe <xQueueGenericSend+0xd0>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80048c0:	683a      	ldr	r2, [r7, #0]
 80048c2:	68b9      	ldr	r1, [r7, #8]
 80048c4:	6a3b      	ldr	r3, [r7, #32]
 80048c6:	0018      	movs	r0, r3
 80048c8:	f000 fa3a 	bl	8004d40 <prvCopyDataToQueue>
 80048cc:	0003      	movs	r3, r0
 80048ce:	61fb      	str	r3, [r7, #28]
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80048d0:	6a3b      	ldr	r3, [r7, #32]
 80048d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d009      	beq.n	80048ec <xQueueGenericSend+0xbe>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80048d8:	6a3b      	ldr	r3, [r7, #32]
 80048da:	3324      	adds	r3, #36	@ 0x24
 80048dc:	0018      	movs	r0, r3
 80048de:	f000 ff1b 	bl	8005718 <xTaskRemoveFromEventList>
 80048e2:	1e03      	subs	r3, r0, #0
 80048e4:	d007      	beq.n	80048f6 <xQueueGenericSend+0xc8>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80048e6:	f001 fb0b 	bl	8005f00 <vPortYield>
 80048ea:	e004      	b.n	80048f6 <xQueueGenericSend+0xc8>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80048ec:	69fb      	ldr	r3, [r7, #28]
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d001      	beq.n	80048f6 <xQueueGenericSend+0xc8>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80048f2:	f001 fb05 	bl	8005f00 <vPortYield>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80048f6:	f001 fb25 	bl	8005f44 <vPortExitCritical>
				return pdPASS;
 80048fa:	2301      	movs	r3, #1
 80048fc:	e05b      	b.n	80049b6 <xQueueGenericSend+0x188>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	2b00      	cmp	r3, #0
 8004902:	d103      	bne.n	800490c <xQueueGenericSend+0xde>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004904:	f001 fb1e 	bl	8005f44 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004908:	2300      	movs	r3, #0
 800490a:	e054      	b.n	80049b6 <xQueueGenericSend+0x188>
				}
				else if( xEntryTimeSet == pdFALSE )
 800490c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800490e:	2b00      	cmp	r3, #0
 8004910:	d106      	bne.n	8004920 <xQueueGenericSend+0xf2>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004912:	2314      	movs	r3, #20
 8004914:	18fb      	adds	r3, r7, r3
 8004916:	0018      	movs	r0, r3
 8004918:	f000 ff5c 	bl	80057d4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800491c:	2301      	movs	r3, #1
 800491e:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004920:	f001 fb10 	bl	8005f44 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004924:	f000 fd30 	bl	8005388 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004928:	f001 fafa 	bl	8005f20 <vPortEnterCritical>
 800492c:	6a3b      	ldr	r3, [r7, #32]
 800492e:	2244      	movs	r2, #68	@ 0x44
 8004930:	5c9b      	ldrb	r3, [r3, r2]
 8004932:	b25b      	sxtb	r3, r3
 8004934:	3301      	adds	r3, #1
 8004936:	d103      	bne.n	8004940 <xQueueGenericSend+0x112>
 8004938:	6a3b      	ldr	r3, [r7, #32]
 800493a:	2244      	movs	r2, #68	@ 0x44
 800493c:	2100      	movs	r1, #0
 800493e:	5499      	strb	r1, [r3, r2]
 8004940:	6a3b      	ldr	r3, [r7, #32]
 8004942:	2245      	movs	r2, #69	@ 0x45
 8004944:	5c9b      	ldrb	r3, [r3, r2]
 8004946:	b25b      	sxtb	r3, r3
 8004948:	3301      	adds	r3, #1
 800494a:	d103      	bne.n	8004954 <xQueueGenericSend+0x126>
 800494c:	6a3b      	ldr	r3, [r7, #32]
 800494e:	2245      	movs	r2, #69	@ 0x45
 8004950:	2100      	movs	r1, #0
 8004952:	5499      	strb	r1, [r3, r2]
 8004954:	f001 faf6 	bl	8005f44 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004958:	1d3a      	adds	r2, r7, #4
 800495a:	2314      	movs	r3, #20
 800495c:	18fb      	adds	r3, r7, r3
 800495e:	0011      	movs	r1, r2
 8004960:	0018      	movs	r0, r3
 8004962:	f000 ff4b 	bl	80057fc <xTaskCheckForTimeOut>
 8004966:	1e03      	subs	r3, r0, #0
 8004968:	d11e      	bne.n	80049a8 <xQueueGenericSend+0x17a>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800496a:	6a3b      	ldr	r3, [r7, #32]
 800496c:	0018      	movs	r0, r3
 800496e:	f000 faec 	bl	8004f4a <prvIsQueueFull>
 8004972:	1e03      	subs	r3, r0, #0
 8004974:	d011      	beq.n	800499a <xQueueGenericSend+0x16c>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004976:	6a3b      	ldr	r3, [r7, #32]
 8004978:	3310      	adds	r3, #16
 800497a:	687a      	ldr	r2, [r7, #4]
 800497c:	0011      	movs	r1, r2
 800497e:	0018      	movs	r0, r3
 8004980:	f000 feaa 	bl	80056d8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004984:	6a3b      	ldr	r3, [r7, #32]
 8004986:	0018      	movs	r0, r3
 8004988:	f000 fa6b 	bl	8004e62 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800498c:	f000 fd08 	bl	80053a0 <xTaskResumeAll>
 8004990:	1e03      	subs	r3, r0, #0
 8004992:	d18a      	bne.n	80048aa <xQueueGenericSend+0x7c>
				{
					portYIELD_WITHIN_API();
 8004994:	f001 fab4 	bl	8005f00 <vPortYield>
 8004998:	e787      	b.n	80048aa <xQueueGenericSend+0x7c>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800499a:	6a3b      	ldr	r3, [r7, #32]
 800499c:	0018      	movs	r0, r3
 800499e:	f000 fa60 	bl	8004e62 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80049a2:	f000 fcfd 	bl	80053a0 <xTaskResumeAll>
 80049a6:	e780      	b.n	80048aa <xQueueGenericSend+0x7c>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80049a8:	6a3b      	ldr	r3, [r7, #32]
 80049aa:	0018      	movs	r0, r3
 80049ac:	f000 fa59 	bl	8004e62 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80049b0:	f000 fcf6 	bl	80053a0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80049b4:	2300      	movs	r3, #0
		}
	}
}
 80049b6:	0018      	movs	r0, r3
 80049b8:	46bd      	mov	sp, r7
 80049ba:	b00a      	add	sp, #40	@ 0x28
 80049bc:	bd80      	pop	{r7, pc}

080049be <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80049be:	b580      	push	{r7, lr}
 80049c0:	b088      	sub	sp, #32
 80049c2:	af00      	add	r7, sp, #0
 80049c4:	6078      	str	r0, [r7, #4]
 80049c6:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	61bb      	str	r3, [r7, #24]
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80049cc:	69bb      	ldr	r3, [r7, #24]
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d102      	bne.n	80049d8 <xQueueGiveFromISR+0x1a>
 80049d2:	b672      	cpsid	i
 80049d4:	46c0      	nop			@ (mov r8, r8)
 80049d6:	e7fd      	b.n	80049d4 <xQueueGiveFromISR+0x16>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80049d8:	69bb      	ldr	r3, [r7, #24]
 80049da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d002      	beq.n	80049e6 <xQueueGiveFromISR+0x28>
 80049e0:	b672      	cpsid	i
 80049e2:	46c0      	nop			@ (mov r8, r8)
 80049e4:	e7fd      	b.n	80049e2 <xQueueGiveFromISR+0x24>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 80049e6:	69bb      	ldr	r3, [r7, #24]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d103      	bne.n	80049f6 <xQueueGiveFromISR+0x38>
 80049ee:	69bb      	ldr	r3, [r7, #24]
 80049f0:	685b      	ldr	r3, [r3, #4]
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d101      	bne.n	80049fa <xQueueGiveFromISR+0x3c>
 80049f6:	2301      	movs	r3, #1
 80049f8:	e000      	b.n	80049fc <xQueueGiveFromISR+0x3e>
 80049fa:	2300      	movs	r3, #0
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d102      	bne.n	8004a06 <xQueueGiveFromISR+0x48>
 8004a00:	b672      	cpsid	i
 8004a02:	46c0      	nop			@ (mov r8, r8)
 8004a04:	e7fd      	b.n	8004a02 <xQueueGiveFromISR+0x44>
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004a06:	f001 fab5 	bl	8005f74 <ulSetInterruptMaskFromISR>
 8004a0a:	0003      	movs	r3, r0
 8004a0c:	617b      	str	r3, [r7, #20]
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004a0e:	69bb      	ldr	r3, [r7, #24]
 8004a10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a12:	613b      	str	r3, [r7, #16]

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8004a14:	69bb      	ldr	r3, [r7, #24]
 8004a16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a18:	693a      	ldr	r2, [r7, #16]
 8004a1a:	429a      	cmp	r2, r3
 8004a1c:	d22c      	bcs.n	8004a78 <xQueueGiveFromISR+0xba>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004a1e:	200f      	movs	r0, #15
 8004a20:	183b      	adds	r3, r7, r0
 8004a22:	69ba      	ldr	r2, [r7, #24]
 8004a24:	2145      	movs	r1, #69	@ 0x45
 8004a26:	5c52      	ldrb	r2, [r2, r1]
 8004a28:	701a      	strb	r2, [r3, #0]
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004a2a:	693b      	ldr	r3, [r7, #16]
 8004a2c:	1c5a      	adds	r2, r3, #1
 8004a2e:	69bb      	ldr	r3, [r7, #24]
 8004a30:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004a32:	183b      	adds	r3, r7, r0
 8004a34:	781b      	ldrb	r3, [r3, #0]
 8004a36:	b25b      	sxtb	r3, r3
 8004a38:	3301      	adds	r3, #1
 8004a3a:	d111      	bne.n	8004a60 <xQueueGiveFromISR+0xa2>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004a3c:	69bb      	ldr	r3, [r7, #24]
 8004a3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d016      	beq.n	8004a72 <xQueueGiveFromISR+0xb4>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004a44:	69bb      	ldr	r3, [r7, #24]
 8004a46:	3324      	adds	r3, #36	@ 0x24
 8004a48:	0018      	movs	r0, r3
 8004a4a:	f000 fe65 	bl	8005718 <xTaskRemoveFromEventList>
 8004a4e:	1e03      	subs	r3, r0, #0
 8004a50:	d00f      	beq.n	8004a72 <xQueueGiveFromISR+0xb4>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004a52:	683b      	ldr	r3, [r7, #0]
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d00c      	beq.n	8004a72 <xQueueGiveFromISR+0xb4>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	2201      	movs	r2, #1
 8004a5c:	601a      	str	r2, [r3, #0]
 8004a5e:	e008      	b.n	8004a72 <xQueueGiveFromISR+0xb4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004a60:	230f      	movs	r3, #15
 8004a62:	18fb      	adds	r3, r7, r3
 8004a64:	781b      	ldrb	r3, [r3, #0]
 8004a66:	3301      	adds	r3, #1
 8004a68:	b2db      	uxtb	r3, r3
 8004a6a:	b259      	sxtb	r1, r3
 8004a6c:	69bb      	ldr	r3, [r7, #24]
 8004a6e:	2245      	movs	r2, #69	@ 0x45
 8004a70:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 8004a72:	2301      	movs	r3, #1
 8004a74:	61fb      	str	r3, [r7, #28]
 8004a76:	e001      	b.n	8004a7c <xQueueGiveFromISR+0xbe>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004a78:	2300      	movs	r3, #0
 8004a7a:	61fb      	str	r3, [r7, #28]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 8004a7c:	697b      	ldr	r3, [r7, #20]
 8004a7e:	0018      	movs	r0, r3
 8004a80:	f001 fa7e 	bl	8005f80 <vClearInterruptMaskFromISR>

	return xReturn;
 8004a84:	69fb      	ldr	r3, [r7, #28]
}
 8004a86:	0018      	movs	r0, r3
 8004a88:	46bd      	mov	sp, r7
 8004a8a:	b008      	add	sp, #32
 8004a8c:	bd80      	pop	{r7, pc}

08004a8e <xQueueSemaphoreTake>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8004a8e:	b580      	push	{r7, lr}
 8004a90:	b08a      	sub	sp, #40	@ 0x28
 8004a92:	af00      	add	r7, sp, #0
 8004a94:	6078      	str	r0, [r7, #4]
 8004a96:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8004a98:	2300      	movs	r3, #0
 8004a9a:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	61fb      	str	r3, [r7, #28]

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8004aa0:	2300      	movs	r3, #0
 8004aa2:	623b      	str	r3, [r7, #32]
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004aa4:	69fb      	ldr	r3, [r7, #28]
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d102      	bne.n	8004ab0 <xQueueSemaphoreTake+0x22>
 8004aaa:	b672      	cpsid	i
 8004aac:	46c0      	nop			@ (mov r8, r8)
 8004aae:	e7fd      	b.n	8004aac <xQueueSemaphoreTake+0x1e>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8004ab0:	69fb      	ldr	r3, [r7, #28]
 8004ab2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d002      	beq.n	8004abe <xQueueSemaphoreTake+0x30>
 8004ab8:	b672      	cpsid	i
 8004aba:	46c0      	nop			@ (mov r8, r8)
 8004abc:	e7fd      	b.n	8004aba <xQueueSemaphoreTake+0x2c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004abe:	f000 ffcd 	bl	8005a5c <xTaskGetSchedulerState>
 8004ac2:	1e03      	subs	r3, r0, #0
 8004ac4:	d102      	bne.n	8004acc <xQueueSemaphoreTake+0x3e>
 8004ac6:	683b      	ldr	r3, [r7, #0]
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d101      	bne.n	8004ad0 <xQueueSemaphoreTake+0x42>
 8004acc:	2301      	movs	r3, #1
 8004ace:	e000      	b.n	8004ad2 <xQueueSemaphoreTake+0x44>
 8004ad0:	2300      	movs	r3, #0
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d102      	bne.n	8004adc <xQueueSemaphoreTake+0x4e>
 8004ad6:	b672      	cpsid	i
 8004ad8:	46c0      	nop			@ (mov r8, r8)
 8004ada:	e7fd      	b.n	8004ad8 <xQueueSemaphoreTake+0x4a>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8004adc:	f001 fa20 	bl	8005f20 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8004ae0:	69fb      	ldr	r3, [r7, #28]
 8004ae2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ae4:	61bb      	str	r3, [r7, #24]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8004ae6:	69bb      	ldr	r3, [r7, #24]
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d01d      	beq.n	8004b28 <xQueueSemaphoreTake+0x9a>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8004aec:	69bb      	ldr	r3, [r7, #24]
 8004aee:	1e5a      	subs	r2, r3, #1
 8004af0:	69fb      	ldr	r3, [r7, #28]
 8004af2:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004af4:	69fb      	ldr	r3, [r7, #28]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d104      	bne.n	8004b06 <xQueueSemaphoreTake+0x78>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 8004afc:	f001 f90c 	bl	8005d18 <pvTaskIncrementMutexHeldCount>
 8004b00:	0002      	movs	r2, r0
 8004b02:	69fb      	ldr	r3, [r7, #28]
 8004b04:	605a      	str	r2, [r3, #4]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004b06:	69fb      	ldr	r3, [r7, #28]
 8004b08:	691b      	ldr	r3, [r3, #16]
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d008      	beq.n	8004b20 <xQueueSemaphoreTake+0x92>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004b0e:	69fb      	ldr	r3, [r7, #28]
 8004b10:	3310      	adds	r3, #16
 8004b12:	0018      	movs	r0, r3
 8004b14:	f000 fe00 	bl	8005718 <xTaskRemoveFromEventList>
 8004b18:	1e03      	subs	r3, r0, #0
 8004b1a:	d001      	beq.n	8004b20 <xQueueSemaphoreTake+0x92>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004b1c:	f001 f9f0 	bl	8005f00 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004b20:	f001 fa10 	bl	8005f44 <vPortExitCritical>
				return pdPASS;
 8004b24:	2301      	movs	r3, #1
 8004b26:	e08c      	b.n	8004c42 <xQueueSemaphoreTake+0x1b4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004b28:	683b      	ldr	r3, [r7, #0]
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d109      	bne.n	8004b42 <xQueueSemaphoreTake+0xb4>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8004b2e:	6a3b      	ldr	r3, [r7, #32]
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d002      	beq.n	8004b3a <xQueueSemaphoreTake+0xac>
 8004b34:	b672      	cpsid	i
 8004b36:	46c0      	nop			@ (mov r8, r8)
 8004b38:	e7fd      	b.n	8004b36 <xQueueSemaphoreTake+0xa8>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8004b3a:	f001 fa03 	bl	8005f44 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004b3e:	2300      	movs	r3, #0
 8004b40:	e07f      	b.n	8004c42 <xQueueSemaphoreTake+0x1b4>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004b42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d106      	bne.n	8004b56 <xQueueSemaphoreTake+0xc8>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004b48:	230c      	movs	r3, #12
 8004b4a:	18fb      	adds	r3, r7, r3
 8004b4c:	0018      	movs	r0, r3
 8004b4e:	f000 fe41 	bl	80057d4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004b52:	2301      	movs	r3, #1
 8004b54:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004b56:	f001 f9f5 	bl	8005f44 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004b5a:	f000 fc15 	bl	8005388 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004b5e:	f001 f9df 	bl	8005f20 <vPortEnterCritical>
 8004b62:	69fb      	ldr	r3, [r7, #28]
 8004b64:	2244      	movs	r2, #68	@ 0x44
 8004b66:	5c9b      	ldrb	r3, [r3, r2]
 8004b68:	b25b      	sxtb	r3, r3
 8004b6a:	3301      	adds	r3, #1
 8004b6c:	d103      	bne.n	8004b76 <xQueueSemaphoreTake+0xe8>
 8004b6e:	69fb      	ldr	r3, [r7, #28]
 8004b70:	2244      	movs	r2, #68	@ 0x44
 8004b72:	2100      	movs	r1, #0
 8004b74:	5499      	strb	r1, [r3, r2]
 8004b76:	69fb      	ldr	r3, [r7, #28]
 8004b78:	2245      	movs	r2, #69	@ 0x45
 8004b7a:	5c9b      	ldrb	r3, [r3, r2]
 8004b7c:	b25b      	sxtb	r3, r3
 8004b7e:	3301      	adds	r3, #1
 8004b80:	d103      	bne.n	8004b8a <xQueueSemaphoreTake+0xfc>
 8004b82:	69fb      	ldr	r3, [r7, #28]
 8004b84:	2245      	movs	r2, #69	@ 0x45
 8004b86:	2100      	movs	r1, #0
 8004b88:	5499      	strb	r1, [r3, r2]
 8004b8a:	f001 f9db 	bl	8005f44 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004b8e:	003a      	movs	r2, r7
 8004b90:	230c      	movs	r3, #12
 8004b92:	18fb      	adds	r3, r7, r3
 8004b94:	0011      	movs	r1, r2
 8004b96:	0018      	movs	r0, r3
 8004b98:	f000 fe30 	bl	80057fc <xTaskCheckForTimeOut>
 8004b9c:	1e03      	subs	r3, r0, #0
 8004b9e:	d12e      	bne.n	8004bfe <xQueueSemaphoreTake+0x170>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004ba0:	69fb      	ldr	r3, [r7, #28]
 8004ba2:	0018      	movs	r0, r3
 8004ba4:	f000 f9bb 	bl	8004f1e <prvIsQueueEmpty>
 8004ba8:	1e03      	subs	r3, r0, #0
 8004baa:	d021      	beq.n	8004bf0 <xQueueSemaphoreTake+0x162>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004bac:	69fb      	ldr	r3, [r7, #28]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d10a      	bne.n	8004bca <xQueueSemaphoreTake+0x13c>
					{
						taskENTER_CRITICAL();
 8004bb4:	f001 f9b4 	bl	8005f20 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8004bb8:	69fb      	ldr	r3, [r7, #28]
 8004bba:	685b      	ldr	r3, [r3, #4]
 8004bbc:	0018      	movs	r0, r3
 8004bbe:	f000 ff69 	bl	8005a94 <xTaskPriorityInherit>
 8004bc2:	0003      	movs	r3, r0
 8004bc4:	623b      	str	r3, [r7, #32]
						}
						taskEXIT_CRITICAL();
 8004bc6:	f001 f9bd 	bl	8005f44 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004bca:	69fb      	ldr	r3, [r7, #28]
 8004bcc:	3324      	adds	r3, #36	@ 0x24
 8004bce:	683a      	ldr	r2, [r7, #0]
 8004bd0:	0011      	movs	r1, r2
 8004bd2:	0018      	movs	r0, r3
 8004bd4:	f000 fd80 	bl	80056d8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004bd8:	69fb      	ldr	r3, [r7, #28]
 8004bda:	0018      	movs	r0, r3
 8004bdc:	f000 f941 	bl	8004e62 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004be0:	f000 fbde 	bl	80053a0 <xTaskResumeAll>
 8004be4:	1e03      	subs	r3, r0, #0
 8004be6:	d000      	beq.n	8004bea <xQueueSemaphoreTake+0x15c>
 8004be8:	e778      	b.n	8004adc <xQueueSemaphoreTake+0x4e>
				{
					portYIELD_WITHIN_API();
 8004bea:	f001 f989 	bl	8005f00 <vPortYield>
 8004bee:	e775      	b.n	8004adc <xQueueSemaphoreTake+0x4e>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8004bf0:	69fb      	ldr	r3, [r7, #28]
 8004bf2:	0018      	movs	r0, r3
 8004bf4:	f000 f935 	bl	8004e62 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004bf8:	f000 fbd2 	bl	80053a0 <xTaskResumeAll>
 8004bfc:	e76e      	b.n	8004adc <xQueueSemaphoreTake+0x4e>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8004bfe:	69fb      	ldr	r3, [r7, #28]
 8004c00:	0018      	movs	r0, r3
 8004c02:	f000 f92e 	bl	8004e62 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004c06:	f000 fbcb 	bl	80053a0 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004c0a:	69fb      	ldr	r3, [r7, #28]
 8004c0c:	0018      	movs	r0, r3
 8004c0e:	f000 f986 	bl	8004f1e <prvIsQueueEmpty>
 8004c12:	1e03      	subs	r3, r0, #0
 8004c14:	d100      	bne.n	8004c18 <xQueueSemaphoreTake+0x18a>
 8004c16:	e761      	b.n	8004adc <xQueueSemaphoreTake+0x4e>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8004c18:	6a3b      	ldr	r3, [r7, #32]
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d010      	beq.n	8004c40 <xQueueSemaphoreTake+0x1b2>
					{
						taskENTER_CRITICAL();
 8004c1e:	f001 f97f 	bl	8005f20 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8004c22:	69fb      	ldr	r3, [r7, #28]
 8004c24:	0018      	movs	r0, r3
 8004c26:	f000 f875 	bl	8004d14 <prvGetDisinheritPriorityAfterTimeout>
 8004c2a:	0003      	movs	r3, r0
 8004c2c:	617b      	str	r3, [r7, #20]
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
 8004c2e:	69fb      	ldr	r3, [r7, #28]
 8004c30:	685b      	ldr	r3, [r3, #4]
 8004c32:	697a      	ldr	r2, [r7, #20]
 8004c34:	0011      	movs	r1, r2
 8004c36:	0018      	movs	r0, r3
 8004c38:	f000 fff8 	bl	8005c2c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8004c3c:	f001 f982 	bl	8005f44 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004c40:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8004c42:	0018      	movs	r0, r3
 8004c44:	46bd      	mov	sp, r7
 8004c46:	b00a      	add	sp, #40	@ 0x28
 8004c48:	bd80      	pop	{r7, pc}

08004c4a <xQueueReceiveFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8004c4a:	b590      	push	{r4, r7, lr}
 8004c4c:	b08b      	sub	sp, #44	@ 0x2c
 8004c4e:	af00      	add	r7, sp, #0
 8004c50:	60f8      	str	r0, [r7, #12]
 8004c52:	60b9      	str	r1, [r7, #8]
 8004c54:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 8004c5a:	6a3b      	ldr	r3, [r7, #32]
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d102      	bne.n	8004c66 <xQueueReceiveFromISR+0x1c>
 8004c60:	b672      	cpsid	i
 8004c62:	46c0      	nop			@ (mov r8, r8)
 8004c64:	e7fd      	b.n	8004c62 <xQueueReceiveFromISR+0x18>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004c66:	68bb      	ldr	r3, [r7, #8]
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d103      	bne.n	8004c74 <xQueueReceiveFromISR+0x2a>
 8004c6c:	6a3b      	ldr	r3, [r7, #32]
 8004c6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d101      	bne.n	8004c78 <xQueueReceiveFromISR+0x2e>
 8004c74:	2301      	movs	r3, #1
 8004c76:	e000      	b.n	8004c7a <xQueueReceiveFromISR+0x30>
 8004c78:	2300      	movs	r3, #0
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d102      	bne.n	8004c84 <xQueueReceiveFromISR+0x3a>
 8004c7e:	b672      	cpsid	i
 8004c80:	46c0      	nop			@ (mov r8, r8)
 8004c82:	e7fd      	b.n	8004c80 <xQueueReceiveFromISR+0x36>
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004c84:	f001 f976 	bl	8005f74 <ulSetInterruptMaskFromISR>
 8004c88:	0003      	movs	r3, r0
 8004c8a:	61fb      	str	r3, [r7, #28]
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004c8c:	6a3b      	ldr	r3, [r7, #32]
 8004c8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c90:	61bb      	str	r3, [r7, #24]

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004c92:	69bb      	ldr	r3, [r7, #24]
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d032      	beq.n	8004cfe <xQueueReceiveFromISR+0xb4>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8004c98:	2417      	movs	r4, #23
 8004c9a:	193b      	adds	r3, r7, r4
 8004c9c:	6a3a      	ldr	r2, [r7, #32]
 8004c9e:	2144      	movs	r1, #68	@ 0x44
 8004ca0:	5c52      	ldrb	r2, [r2, r1]
 8004ca2:	701a      	strb	r2, [r3, #0]

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004ca4:	68ba      	ldr	r2, [r7, #8]
 8004ca6:	6a3b      	ldr	r3, [r7, #32]
 8004ca8:	0011      	movs	r1, r2
 8004caa:	0018      	movs	r0, r3
 8004cac:	f000 f8b3 	bl	8004e16 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004cb0:	69bb      	ldr	r3, [r7, #24]
 8004cb2:	1e5a      	subs	r2, r3, #1
 8004cb4:	6a3b      	ldr	r3, [r7, #32]
 8004cb6:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8004cb8:	193b      	adds	r3, r7, r4
 8004cba:	781b      	ldrb	r3, [r3, #0]
 8004cbc:	b25b      	sxtb	r3, r3
 8004cbe:	3301      	adds	r3, #1
 8004cc0:	d111      	bne.n	8004ce6 <xQueueReceiveFromISR+0x9c>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004cc2:	6a3b      	ldr	r3, [r7, #32]
 8004cc4:	691b      	ldr	r3, [r3, #16]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d016      	beq.n	8004cf8 <xQueueReceiveFromISR+0xae>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004cca:	6a3b      	ldr	r3, [r7, #32]
 8004ccc:	3310      	adds	r3, #16
 8004cce:	0018      	movs	r0, r3
 8004cd0:	f000 fd22 	bl	8005718 <xTaskRemoveFromEventList>
 8004cd4:	1e03      	subs	r3, r0, #0
 8004cd6:	d00f      	beq.n	8004cf8 <xQueueReceiveFromISR+0xae>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d00c      	beq.n	8004cf8 <xQueueReceiveFromISR+0xae>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	2201      	movs	r2, #1
 8004ce2:	601a      	str	r2, [r3, #0]
 8004ce4:	e008      	b.n	8004cf8 <xQueueReceiveFromISR+0xae>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8004ce6:	2317      	movs	r3, #23
 8004ce8:	18fb      	adds	r3, r7, r3
 8004cea:	781b      	ldrb	r3, [r3, #0]
 8004cec:	3301      	adds	r3, #1
 8004cee:	b2db      	uxtb	r3, r3
 8004cf0:	b259      	sxtb	r1, r3
 8004cf2:	6a3b      	ldr	r3, [r7, #32]
 8004cf4:	2244      	movs	r2, #68	@ 0x44
 8004cf6:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 8004cf8:	2301      	movs	r3, #1
 8004cfa:	627b      	str	r3, [r7, #36]	@ 0x24
 8004cfc:	e001      	b.n	8004d02 <xQueueReceiveFromISR+0xb8>
		}
		else
		{
			xReturn = pdFAIL;
 8004cfe:	2300      	movs	r3, #0
 8004d00:	627b      	str	r3, [r7, #36]	@ 0x24
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 8004d02:	69fb      	ldr	r3, [r7, #28]
 8004d04:	0018      	movs	r0, r3
 8004d06:	f001 f93b 	bl	8005f80 <vClearInterruptMaskFromISR>

	return xReturn;
 8004d0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8004d0c:	0018      	movs	r0, r3
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	b00b      	add	sp, #44	@ 0x2c
 8004d12:	bd90      	pop	{r4, r7, pc}

08004d14 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	b084      	sub	sp, #16
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d006      	beq.n	8004d32 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	2207      	movs	r2, #7
 8004d2c:	1ad3      	subs	r3, r2, r3
 8004d2e:	60fb      	str	r3, [r7, #12]
 8004d30:	e001      	b.n	8004d36 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8004d32:	2300      	movs	r3, #0
 8004d34:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8004d36:	68fb      	ldr	r3, [r7, #12]
	}
 8004d38:	0018      	movs	r0, r3
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	b004      	add	sp, #16
 8004d3e:	bd80      	pop	{r7, pc}

08004d40 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	b086      	sub	sp, #24
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	60f8      	str	r0, [r7, #12]
 8004d48:	60b9      	str	r1, [r7, #8]
 8004d4a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004d4c:	2300      	movs	r3, #0
 8004d4e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d54:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d10e      	bne.n	8004d7c <prvCopyDataToQueue+0x3c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d14e      	bne.n	8004e04 <prvCopyDataToQueue+0xc4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	685b      	ldr	r3, [r3, #4]
 8004d6a:	0018      	movs	r0, r3
 8004d6c:	f000 ff00 	bl	8005b70 <xTaskPriorityDisinherit>
 8004d70:	0003      	movs	r3, r0
 8004d72:	617b      	str	r3, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	2200      	movs	r2, #0
 8004d78:	605a      	str	r2, [r3, #4]
 8004d7a:	e043      	b.n	8004e04 <prvCopyDataToQueue+0xc4>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d119      	bne.n	8004db6 <prvCopyDataToQueue+0x76>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	6898      	ldr	r0, [r3, #8]
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004d8a:	68bb      	ldr	r3, [r7, #8]
 8004d8c:	0019      	movs	r1, r3
 8004d8e:	f001 fbfb 	bl	8006588 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	689a      	ldr	r2, [r3, #8]
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d9a:	18d2      	adds	r2, r2, r3
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	689a      	ldr	r2, [r3, #8]
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	685b      	ldr	r3, [r3, #4]
 8004da8:	429a      	cmp	r2, r3
 8004daa:	d32b      	bcc.n	8004e04 <prvCopyDataToQueue+0xc4>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	681a      	ldr	r2, [r3, #0]
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	609a      	str	r2, [r3, #8]
 8004db4:	e026      	b.n	8004e04 <prvCopyDataToQueue+0xc4>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	68d8      	ldr	r0, [r3, #12]
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004dbe:	68bb      	ldr	r3, [r7, #8]
 8004dc0:	0019      	movs	r1, r3
 8004dc2:	f001 fbe1 	bl	8006588 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	68da      	ldr	r2, [r3, #12]
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dce:	425b      	negs	r3, r3
 8004dd0:	18d2      	adds	r2, r2, r3
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	68da      	ldr	r2, [r3, #12]
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	429a      	cmp	r2, r3
 8004de0:	d207      	bcs.n	8004df2 <prvCopyDataToQueue+0xb2>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	685a      	ldr	r2, [r3, #4]
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dea:	425b      	negs	r3, r3
 8004dec:	18d2      	adds	r2, r2, r3
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	2b02      	cmp	r3, #2
 8004df6:	d105      	bne.n	8004e04 <prvCopyDataToQueue+0xc4>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004df8:	693b      	ldr	r3, [r7, #16]
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d002      	beq.n	8004e04 <prvCopyDataToQueue+0xc4>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004dfe:	693b      	ldr	r3, [r7, #16]
 8004e00:	3b01      	subs	r3, #1
 8004e02:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004e04:	693b      	ldr	r3, [r7, #16]
 8004e06:	1c5a      	adds	r2, r3, #1
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8004e0c:	697b      	ldr	r3, [r7, #20]
}
 8004e0e:	0018      	movs	r0, r3
 8004e10:	46bd      	mov	sp, r7
 8004e12:	b006      	add	sp, #24
 8004e14:	bd80      	pop	{r7, pc}

08004e16 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004e16:	b580      	push	{r7, lr}
 8004e18:	b082      	sub	sp, #8
 8004e1a:	af00      	add	r7, sp, #0
 8004e1c:	6078      	str	r0, [r7, #4]
 8004e1e:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d018      	beq.n	8004e5a <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	68da      	ldr	r2, [r3, #12]
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e30:	18d2      	adds	r2, r2, r3
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	68da      	ldr	r2, [r3, #12]
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	685b      	ldr	r3, [r3, #4]
 8004e3e:	429a      	cmp	r2, r3
 8004e40:	d303      	bcc.n	8004e4a <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681a      	ldr	r2, [r3, #0]
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	68d9      	ldr	r1, [r3, #12]
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004e52:	683b      	ldr	r3, [r7, #0]
 8004e54:	0018      	movs	r0, r3
 8004e56:	f001 fb97 	bl	8006588 <memcpy>
	}
}
 8004e5a:	46c0      	nop			@ (mov r8, r8)
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	b002      	add	sp, #8
 8004e60:	bd80      	pop	{r7, pc}

08004e62 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004e62:	b580      	push	{r7, lr}
 8004e64:	b084      	sub	sp, #16
 8004e66:	af00      	add	r7, sp, #0
 8004e68:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004e6a:	f001 f859 	bl	8005f20 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004e6e:	230f      	movs	r3, #15
 8004e70:	18fb      	adds	r3, r7, r3
 8004e72:	687a      	ldr	r2, [r7, #4]
 8004e74:	2145      	movs	r1, #69	@ 0x45
 8004e76:	5c52      	ldrb	r2, [r2, r1]
 8004e78:	701a      	strb	r2, [r3, #0]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004e7a:	e013      	b.n	8004ea4 <prvUnlockQueue+0x42>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d016      	beq.n	8004eb2 <prvUnlockQueue+0x50>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	3324      	adds	r3, #36	@ 0x24
 8004e88:	0018      	movs	r0, r3
 8004e8a:	f000 fc45 	bl	8005718 <xTaskRemoveFromEventList>
 8004e8e:	1e03      	subs	r3, r0, #0
 8004e90:	d001      	beq.n	8004e96 <prvUnlockQueue+0x34>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004e92:	f000 fd05 	bl	80058a0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004e96:	210f      	movs	r1, #15
 8004e98:	187b      	adds	r3, r7, r1
 8004e9a:	781b      	ldrb	r3, [r3, #0]
 8004e9c:	3b01      	subs	r3, #1
 8004e9e:	b2da      	uxtb	r2, r3
 8004ea0:	187b      	adds	r3, r7, r1
 8004ea2:	701a      	strb	r2, [r3, #0]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004ea4:	230f      	movs	r3, #15
 8004ea6:	18fb      	adds	r3, r7, r3
 8004ea8:	781b      	ldrb	r3, [r3, #0]
 8004eaa:	b25b      	sxtb	r3, r3
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	dce5      	bgt.n	8004e7c <prvUnlockQueue+0x1a>
 8004eb0:	e000      	b.n	8004eb4 <prvUnlockQueue+0x52>
					break;
 8004eb2:	46c0      	nop			@ (mov r8, r8)
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	2245      	movs	r2, #69	@ 0x45
 8004eb8:	21ff      	movs	r1, #255	@ 0xff
 8004eba:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 8004ebc:	f001 f842 	bl	8005f44 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004ec0:	f001 f82e 	bl	8005f20 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004ec4:	230e      	movs	r3, #14
 8004ec6:	18fb      	adds	r3, r7, r3
 8004ec8:	687a      	ldr	r2, [r7, #4]
 8004eca:	2144      	movs	r1, #68	@ 0x44
 8004ecc:	5c52      	ldrb	r2, [r2, r1]
 8004ece:	701a      	strb	r2, [r3, #0]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004ed0:	e013      	b.n	8004efa <prvUnlockQueue+0x98>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	691b      	ldr	r3, [r3, #16]
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d016      	beq.n	8004f08 <prvUnlockQueue+0xa6>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	3310      	adds	r3, #16
 8004ede:	0018      	movs	r0, r3
 8004ee0:	f000 fc1a 	bl	8005718 <xTaskRemoveFromEventList>
 8004ee4:	1e03      	subs	r3, r0, #0
 8004ee6:	d001      	beq.n	8004eec <prvUnlockQueue+0x8a>
				{
					vTaskMissedYield();
 8004ee8:	f000 fcda 	bl	80058a0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004eec:	210e      	movs	r1, #14
 8004eee:	187b      	adds	r3, r7, r1
 8004ef0:	781b      	ldrb	r3, [r3, #0]
 8004ef2:	3b01      	subs	r3, #1
 8004ef4:	b2da      	uxtb	r2, r3
 8004ef6:	187b      	adds	r3, r7, r1
 8004ef8:	701a      	strb	r2, [r3, #0]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004efa:	230e      	movs	r3, #14
 8004efc:	18fb      	adds	r3, r7, r3
 8004efe:	781b      	ldrb	r3, [r3, #0]
 8004f00:	b25b      	sxtb	r3, r3
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	dce5      	bgt.n	8004ed2 <prvUnlockQueue+0x70>
 8004f06:	e000      	b.n	8004f0a <prvUnlockQueue+0xa8>
			}
			else
			{
				break;
 8004f08:	46c0      	nop			@ (mov r8, r8)
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	2244      	movs	r2, #68	@ 0x44
 8004f0e:	21ff      	movs	r1, #255	@ 0xff
 8004f10:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 8004f12:	f001 f817 	bl	8005f44 <vPortExitCritical>
}
 8004f16:	46c0      	nop			@ (mov r8, r8)
 8004f18:	46bd      	mov	sp, r7
 8004f1a:	b004      	add	sp, #16
 8004f1c:	bd80      	pop	{r7, pc}

08004f1e <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004f1e:	b580      	push	{r7, lr}
 8004f20:	b084      	sub	sp, #16
 8004f22:	af00      	add	r7, sp, #0
 8004f24:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004f26:	f000 fffb 	bl	8005f20 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d102      	bne.n	8004f38 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004f32:	2301      	movs	r3, #1
 8004f34:	60fb      	str	r3, [r7, #12]
 8004f36:	e001      	b.n	8004f3c <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004f38:	2300      	movs	r3, #0
 8004f3a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004f3c:	f001 f802 	bl	8005f44 <vPortExitCritical>

	return xReturn;
 8004f40:	68fb      	ldr	r3, [r7, #12]
}
 8004f42:	0018      	movs	r0, r3
 8004f44:	46bd      	mov	sp, r7
 8004f46:	b004      	add	sp, #16
 8004f48:	bd80      	pop	{r7, pc}

08004f4a <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004f4a:	b580      	push	{r7, lr}
 8004f4c:	b084      	sub	sp, #16
 8004f4e:	af00      	add	r7, sp, #0
 8004f50:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004f52:	f000 ffe5 	bl	8005f20 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f5e:	429a      	cmp	r2, r3
 8004f60:	d102      	bne.n	8004f68 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004f62:	2301      	movs	r3, #1
 8004f64:	60fb      	str	r3, [r7, #12]
 8004f66:	e001      	b.n	8004f6c <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004f68:	2300      	movs	r3, #0
 8004f6a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004f6c:	f000 ffea 	bl	8005f44 <vPortExitCritical>

	return xReturn;
 8004f70:	68fb      	ldr	r3, [r7, #12]
}
 8004f72:	0018      	movs	r0, r3
 8004f74:	46bd      	mov	sp, r7
 8004f76:	b004      	add	sp, #16
 8004f78:	bd80      	pop	{r7, pc}

08004f7a <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004f7a:	b590      	push	{r4, r7, lr}
 8004f7c:	b08d      	sub	sp, #52	@ 0x34
 8004f7e:	af04      	add	r7, sp, #16
 8004f80:	60f8      	str	r0, [r7, #12]
 8004f82:	60b9      	str	r1, [r7, #8]
 8004f84:	607a      	str	r2, [r7, #4]
 8004f86:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004f88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d102      	bne.n	8004f94 <xTaskCreateStatic+0x1a>
 8004f8e:	b672      	cpsid	i
 8004f90:	46c0      	nop			@ (mov r8, r8)
 8004f92:	e7fd      	b.n	8004f90 <xTaskCreateStatic+0x16>
		configASSERT( pxTaskBuffer != NULL );
 8004f94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d102      	bne.n	8004fa0 <xTaskCreateStatic+0x26>
 8004f9a:	b672      	cpsid	i
 8004f9c:	46c0      	nop			@ (mov r8, r8)
 8004f9e:	e7fd      	b.n	8004f9c <xTaskCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004fa0:	23a0      	movs	r3, #160	@ 0xa0
 8004fa2:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004fa4:	697b      	ldr	r3, [r7, #20]
 8004fa6:	2ba0      	cmp	r3, #160	@ 0xa0
 8004fa8:	d002      	beq.n	8004fb0 <xTaskCreateStatic+0x36>
 8004faa:	b672      	cpsid	i
 8004fac:	46c0      	nop			@ (mov r8, r8)
 8004fae:	e7fd      	b.n	8004fac <xTaskCreateStatic+0x32>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004fb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d020      	beq.n	8004ff8 <xTaskCreateStatic+0x7e>
 8004fb6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d01d      	beq.n	8004ff8 <xTaskCreateStatic+0x7e>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004fbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fbe:	61fb      	str	r3, [r7, #28]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004fc0:	69fb      	ldr	r3, [r7, #28]
 8004fc2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004fc4:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004fc6:	69fb      	ldr	r3, [r7, #28]
 8004fc8:	229d      	movs	r2, #157	@ 0x9d
 8004fca:	2102      	movs	r1, #2
 8004fcc:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004fce:	683c      	ldr	r4, [r7, #0]
 8004fd0:	687a      	ldr	r2, [r7, #4]
 8004fd2:	68b9      	ldr	r1, [r7, #8]
 8004fd4:	68f8      	ldr	r0, [r7, #12]
 8004fd6:	2300      	movs	r3, #0
 8004fd8:	9303      	str	r3, [sp, #12]
 8004fda:	69fb      	ldr	r3, [r7, #28]
 8004fdc:	9302      	str	r3, [sp, #8]
 8004fde:	2318      	movs	r3, #24
 8004fe0:	18fb      	adds	r3, r7, r3
 8004fe2:	9301      	str	r3, [sp, #4]
 8004fe4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fe6:	9300      	str	r3, [sp, #0]
 8004fe8:	0023      	movs	r3, r4
 8004fea:	f000 f859 	bl	80050a0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004fee:	69fb      	ldr	r3, [r7, #28]
 8004ff0:	0018      	movs	r0, r3
 8004ff2:	f000 f8e7 	bl	80051c4 <prvAddNewTaskToReadyList>
 8004ff6:	e001      	b.n	8004ffc <xTaskCreateStatic+0x82>
		}
		else
		{
			xReturn = NULL;
 8004ff8:	2300      	movs	r3, #0
 8004ffa:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004ffc:	69bb      	ldr	r3, [r7, #24]
	}
 8004ffe:	0018      	movs	r0, r3
 8005000:	46bd      	mov	sp, r7
 8005002:	b009      	add	sp, #36	@ 0x24
 8005004:	bd90      	pop	{r4, r7, pc}

08005006 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005006:	b590      	push	{r4, r7, lr}
 8005008:	b08d      	sub	sp, #52	@ 0x34
 800500a:	af04      	add	r7, sp, #16
 800500c:	60f8      	str	r0, [r7, #12]
 800500e:	60b9      	str	r1, [r7, #8]
 8005010:	603b      	str	r3, [r7, #0]
 8005012:	1dbb      	adds	r3, r7, #6
 8005014:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005016:	1dbb      	adds	r3, r7, #6
 8005018:	881b      	ldrh	r3, [r3, #0]
 800501a:	009b      	lsls	r3, r3, #2
 800501c:	0018      	movs	r0, r3
 800501e:	f001 f817 	bl	8006050 <pvPortMalloc>
 8005022:	0003      	movs	r3, r0
 8005024:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
 8005026:	697b      	ldr	r3, [r7, #20]
 8005028:	2b00      	cmp	r3, #0
 800502a:	d010      	beq.n	800504e <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 800502c:	20a0      	movs	r0, #160	@ 0xa0
 800502e:	f001 f80f 	bl	8006050 <pvPortMalloc>
 8005032:	0003      	movs	r3, r0
 8005034:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
 8005036:	69fb      	ldr	r3, [r7, #28]
 8005038:	2b00      	cmp	r3, #0
 800503a:	d003      	beq.n	8005044 <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800503c:	69fb      	ldr	r3, [r7, #28]
 800503e:	697a      	ldr	r2, [r7, #20]
 8005040:	631a      	str	r2, [r3, #48]	@ 0x30
 8005042:	e006      	b.n	8005052 <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005044:	697b      	ldr	r3, [r7, #20]
 8005046:	0018      	movs	r0, r3
 8005048:	f001 f8aa 	bl	80061a0 <vPortFree>
 800504c:	e001      	b.n	8005052 <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800504e:	2300      	movs	r3, #0
 8005050:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005052:	69fb      	ldr	r3, [r7, #28]
 8005054:	2b00      	cmp	r3, #0
 8005056:	d01a      	beq.n	800508e <xTaskCreate+0x88>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005058:	69fb      	ldr	r3, [r7, #28]
 800505a:	229d      	movs	r2, #157	@ 0x9d
 800505c:	2100      	movs	r1, #0
 800505e:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005060:	1dbb      	adds	r3, r7, #6
 8005062:	881a      	ldrh	r2, [r3, #0]
 8005064:	683c      	ldr	r4, [r7, #0]
 8005066:	68b9      	ldr	r1, [r7, #8]
 8005068:	68f8      	ldr	r0, [r7, #12]
 800506a:	2300      	movs	r3, #0
 800506c:	9303      	str	r3, [sp, #12]
 800506e:	69fb      	ldr	r3, [r7, #28]
 8005070:	9302      	str	r3, [sp, #8]
 8005072:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005074:	9301      	str	r3, [sp, #4]
 8005076:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005078:	9300      	str	r3, [sp, #0]
 800507a:	0023      	movs	r3, r4
 800507c:	f000 f810 	bl	80050a0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005080:	69fb      	ldr	r3, [r7, #28]
 8005082:	0018      	movs	r0, r3
 8005084:	f000 f89e 	bl	80051c4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005088:	2301      	movs	r3, #1
 800508a:	61bb      	str	r3, [r7, #24]
 800508c:	e002      	b.n	8005094 <xTaskCreate+0x8e>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800508e:	2301      	movs	r3, #1
 8005090:	425b      	negs	r3, r3
 8005092:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005094:	69bb      	ldr	r3, [r7, #24]
	}
 8005096:	0018      	movs	r0, r3
 8005098:	46bd      	mov	sp, r7
 800509a:	b009      	add	sp, #36	@ 0x24
 800509c:	bd90      	pop	{r4, r7, pc}
	...

080050a0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80050a0:	b580      	push	{r7, lr}
 80050a2:	b086      	sub	sp, #24
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	60f8      	str	r0, [r7, #12]
 80050a8:	60b9      	str	r1, [r7, #8]
 80050aa:	607a      	str	r2, [r7, #4]
 80050ac:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 80050ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050b0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	493f      	ldr	r1, [pc, #252]	@ (80051b4 <prvInitialiseNewTask+0x114>)
 80050b6:	468c      	mov	ip, r1
 80050b8:	4463      	add	r3, ip
 80050ba:	009b      	lsls	r3, r3, #2
 80050bc:	18d3      	adds	r3, r2, r3
 80050be:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 80050c0:	693b      	ldr	r3, [r7, #16]
 80050c2:	2207      	movs	r2, #7
 80050c4:	4393      	bics	r3, r2
 80050c6:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80050c8:	693b      	ldr	r3, [r7, #16]
 80050ca:	2207      	movs	r2, #7
 80050cc:	4013      	ands	r3, r2
 80050ce:	d002      	beq.n	80050d6 <prvInitialiseNewTask+0x36>
 80050d0:	b672      	cpsid	i
 80050d2:	46c0      	nop			@ (mov r8, r8)
 80050d4:	e7fd      	b.n	80050d2 <prvInitialiseNewTask+0x32>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80050d6:	2300      	movs	r3, #0
 80050d8:	617b      	str	r3, [r7, #20]
 80050da:	e013      	b.n	8005104 <prvInitialiseNewTask+0x64>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80050dc:	68ba      	ldr	r2, [r7, #8]
 80050de:	697b      	ldr	r3, [r7, #20]
 80050e0:	18d3      	adds	r3, r2, r3
 80050e2:	7818      	ldrb	r0, [r3, #0]
 80050e4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80050e6:	2134      	movs	r1, #52	@ 0x34
 80050e8:	697b      	ldr	r3, [r7, #20]
 80050ea:	18d3      	adds	r3, r2, r3
 80050ec:	185b      	adds	r3, r3, r1
 80050ee:	1c02      	adds	r2, r0, #0
 80050f0:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 80050f2:	68ba      	ldr	r2, [r7, #8]
 80050f4:	697b      	ldr	r3, [r7, #20]
 80050f6:	18d3      	adds	r3, r2, r3
 80050f8:	781b      	ldrb	r3, [r3, #0]
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d006      	beq.n	800510c <prvInitialiseNewTask+0x6c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80050fe:	697b      	ldr	r3, [r7, #20]
 8005100:	3301      	adds	r3, #1
 8005102:	617b      	str	r3, [r7, #20]
 8005104:	697b      	ldr	r3, [r7, #20]
 8005106:	2b0f      	cmp	r3, #15
 8005108:	d9e8      	bls.n	80050dc <prvInitialiseNewTask+0x3c>
 800510a:	e000      	b.n	800510e <prvInitialiseNewTask+0x6e>
		{
			break;
 800510c:	46c0      	nop			@ (mov r8, r8)
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800510e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005110:	2243      	movs	r2, #67	@ 0x43
 8005112:	2100      	movs	r1, #0
 8005114:	5499      	strb	r1, [r3, r2]

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005116:	6a3b      	ldr	r3, [r7, #32]
 8005118:	2b06      	cmp	r3, #6
 800511a:	d901      	bls.n	8005120 <prvInitialiseNewTask+0x80>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800511c:	2306      	movs	r3, #6
 800511e:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005120:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005122:	6a3a      	ldr	r2, [r7, #32]
 8005124:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005126:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005128:	6a3a      	ldr	r2, [r7, #32]
 800512a:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800512c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800512e:	2200      	movs	r2, #0
 8005130:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005132:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005134:	3304      	adds	r3, #4
 8005136:	0018      	movs	r0, r3
 8005138:	f7ff f9f0 	bl	800451c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800513c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800513e:	3318      	adds	r3, #24
 8005140:	0018      	movs	r0, r3
 8005142:	f7ff f9eb 	bl	800451c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005146:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005148:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800514a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800514c:	6a3b      	ldr	r3, [r7, #32]
 800514e:	2207      	movs	r2, #7
 8005150:	1ad2      	subs	r2, r2, r3
 8005152:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005154:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005156:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005158:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800515a:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800515c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800515e:	2298      	movs	r2, #152	@ 0x98
 8005160:	2100      	movs	r1, #0
 8005162:	5099      	str	r1, [r3, r2]
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005164:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005166:	229c      	movs	r2, #156	@ 0x9c
 8005168:	2100      	movs	r1, #0
 800516a:	5499      	strb	r1, [r3, r2]
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800516c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800516e:	334c      	adds	r3, #76	@ 0x4c
 8005170:	224c      	movs	r2, #76	@ 0x4c
 8005172:	2100      	movs	r1, #0
 8005174:	0018      	movs	r0, r3
 8005176:	f001 f973 	bl	8006460 <memset>
 800517a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800517c:	4a0e      	ldr	r2, [pc, #56]	@ (80051b8 <prvInitialiseNewTask+0x118>)
 800517e:	651a      	str	r2, [r3, #80]	@ 0x50
 8005180:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005182:	4a0e      	ldr	r2, [pc, #56]	@ (80051bc <prvInitialiseNewTask+0x11c>)
 8005184:	655a      	str	r2, [r3, #84]	@ 0x54
 8005186:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005188:	4a0d      	ldr	r2, [pc, #52]	@ (80051c0 <prvInitialiseNewTask+0x120>)
 800518a:	659a      	str	r2, [r3, #88]	@ 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800518c:	683a      	ldr	r2, [r7, #0]
 800518e:	68f9      	ldr	r1, [r7, #12]
 8005190:	693b      	ldr	r3, [r7, #16]
 8005192:	0018      	movs	r0, r3
 8005194:	f000 fe26 	bl	8005de4 <pxPortInitialiseStack>
 8005198:	0002      	movs	r2, r0
 800519a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800519c:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 800519e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d002      	beq.n	80051aa <prvInitialiseNewTask+0x10a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80051a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051a6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80051a8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80051aa:	46c0      	nop			@ (mov r8, r8)
 80051ac:	46bd      	mov	sp, r7
 80051ae:	b006      	add	sp, #24
 80051b0:	bd80      	pop	{r7, pc}
 80051b2:	46c0      	nop			@ (mov r8, r8)
 80051b4:	3fffffff 	.word	0x3fffffff
 80051b8:	20000ce0 	.word	0x20000ce0
 80051bc:	20000d48 	.word	0x20000d48
 80051c0:	20000db0 	.word	0x20000db0

080051c4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80051c4:	b580      	push	{r7, lr}
 80051c6:	b082      	sub	sp, #8
 80051c8:	af00      	add	r7, sp, #0
 80051ca:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80051cc:	f000 fea8 	bl	8005f20 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80051d0:	4b28      	ldr	r3, [pc, #160]	@ (8005274 <prvAddNewTaskToReadyList+0xb0>)
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	1c5a      	adds	r2, r3, #1
 80051d6:	4b27      	ldr	r3, [pc, #156]	@ (8005274 <prvAddNewTaskToReadyList+0xb0>)
 80051d8:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 80051da:	4b27      	ldr	r3, [pc, #156]	@ (8005278 <prvAddNewTaskToReadyList+0xb4>)
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d109      	bne.n	80051f6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80051e2:	4b25      	ldr	r3, [pc, #148]	@ (8005278 <prvAddNewTaskToReadyList+0xb4>)
 80051e4:	687a      	ldr	r2, [r7, #4]
 80051e6:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80051e8:	4b22      	ldr	r3, [pc, #136]	@ (8005274 <prvAddNewTaskToReadyList+0xb0>)
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	2b01      	cmp	r3, #1
 80051ee:	d110      	bne.n	8005212 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80051f0:	f000 fb70 	bl	80058d4 <prvInitialiseTaskLists>
 80051f4:	e00d      	b.n	8005212 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80051f6:	4b21      	ldr	r3, [pc, #132]	@ (800527c <prvAddNewTaskToReadyList+0xb8>)
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d109      	bne.n	8005212 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80051fe:	4b1e      	ldr	r3, [pc, #120]	@ (8005278 <prvAddNewTaskToReadyList+0xb4>)
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005208:	429a      	cmp	r2, r3
 800520a:	d802      	bhi.n	8005212 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800520c:	4b1a      	ldr	r3, [pc, #104]	@ (8005278 <prvAddNewTaskToReadyList+0xb4>)
 800520e:	687a      	ldr	r2, [r7, #4]
 8005210:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005212:	4b1b      	ldr	r3, [pc, #108]	@ (8005280 <prvAddNewTaskToReadyList+0xbc>)
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	1c5a      	adds	r2, r3, #1
 8005218:	4b19      	ldr	r3, [pc, #100]	@ (8005280 <prvAddNewTaskToReadyList+0xbc>)
 800521a:	601a      	str	r2, [r3, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005220:	4b18      	ldr	r3, [pc, #96]	@ (8005284 <prvAddNewTaskToReadyList+0xc0>)
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	429a      	cmp	r2, r3
 8005226:	d903      	bls.n	8005230 <prvAddNewTaskToReadyList+0x6c>
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800522c:	4b15      	ldr	r3, [pc, #84]	@ (8005284 <prvAddNewTaskToReadyList+0xc0>)
 800522e:	601a      	str	r2, [r3, #0]
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005234:	0013      	movs	r3, r2
 8005236:	009b      	lsls	r3, r3, #2
 8005238:	189b      	adds	r3, r3, r2
 800523a:	009b      	lsls	r3, r3, #2
 800523c:	4a12      	ldr	r2, [pc, #72]	@ (8005288 <prvAddNewTaskToReadyList+0xc4>)
 800523e:	189a      	adds	r2, r3, r2
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	3304      	adds	r3, #4
 8005244:	0019      	movs	r1, r3
 8005246:	0010      	movs	r0, r2
 8005248:	f7ff f973 	bl	8004532 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800524c:	f000 fe7a 	bl	8005f44 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005250:	4b0a      	ldr	r3, [pc, #40]	@ (800527c <prvAddNewTaskToReadyList+0xb8>)
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	2b00      	cmp	r3, #0
 8005256:	d008      	beq.n	800526a <prvAddNewTaskToReadyList+0xa6>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005258:	4b07      	ldr	r3, [pc, #28]	@ (8005278 <prvAddNewTaskToReadyList+0xb4>)
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005262:	429a      	cmp	r2, r3
 8005264:	d201      	bcs.n	800526a <prvAddNewTaskToReadyList+0xa6>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005266:	f000 fe4b 	bl	8005f00 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800526a:	46c0      	nop			@ (mov r8, r8)
 800526c:	46bd      	mov	sp, r7
 800526e:	b002      	add	sp, #8
 8005270:	bd80      	pop	{r7, pc}
 8005272:	46c0      	nop			@ (mov r8, r8)
 8005274:	2000049c 	.word	0x2000049c
 8005278:	2000039c 	.word	0x2000039c
 800527c:	200004a8 	.word	0x200004a8
 8005280:	200004b8 	.word	0x200004b8
 8005284:	200004a4 	.word	0x200004a4
 8005288:	200003a0 	.word	0x200003a0

0800528c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800528c:	b580      	push	{r7, lr}
 800528e:	b084      	sub	sp, #16
 8005290:	af00      	add	r7, sp, #0
 8005292:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005294:	2300      	movs	r3, #0
 8005296:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2b00      	cmp	r3, #0
 800529c:	d011      	beq.n	80052c2 <vTaskDelay+0x36>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800529e:	4b0d      	ldr	r3, [pc, #52]	@ (80052d4 <vTaskDelay+0x48>)
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d002      	beq.n	80052ac <vTaskDelay+0x20>
 80052a6:	b672      	cpsid	i
 80052a8:	46c0      	nop			@ (mov r8, r8)
 80052aa:	e7fd      	b.n	80052a8 <vTaskDelay+0x1c>
			vTaskSuspendAll();
 80052ac:	f000 f86c 	bl	8005388 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2100      	movs	r1, #0
 80052b4:	0018      	movs	r0, r3
 80052b6:	f000 fd41 	bl	8005d3c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80052ba:	f000 f871 	bl	80053a0 <xTaskResumeAll>
 80052be:	0003      	movs	r3, r0
 80052c0:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d101      	bne.n	80052cc <vTaskDelay+0x40>
		{
			portYIELD_WITHIN_API();
 80052c8:	f000 fe1a 	bl	8005f00 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80052cc:	46c0      	nop			@ (mov r8, r8)
 80052ce:	46bd      	mov	sp, r7
 80052d0:	b004      	add	sp, #16
 80052d2:	bd80      	pop	{r7, pc}
 80052d4:	200004c4 	.word	0x200004c4

080052d8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80052d8:	b590      	push	{r4, r7, lr}
 80052da:	b089      	sub	sp, #36	@ 0x24
 80052dc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80052de:	2300      	movs	r3, #0
 80052e0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80052e2:	2300      	movs	r3, #0
 80052e4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80052e6:	003a      	movs	r2, r7
 80052e8:	1d39      	adds	r1, r7, #4
 80052ea:	2308      	movs	r3, #8
 80052ec:	18fb      	adds	r3, r7, r3
 80052ee:	0018      	movs	r0, r3
 80052f0:	f7fa ffa8 	bl	8000244 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80052f4:	683c      	ldr	r4, [r7, #0]
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	68ba      	ldr	r2, [r7, #8]
 80052fa:	491b      	ldr	r1, [pc, #108]	@ (8005368 <vTaskStartScheduler+0x90>)
 80052fc:	481b      	ldr	r0, [pc, #108]	@ (800536c <vTaskStartScheduler+0x94>)
 80052fe:	9202      	str	r2, [sp, #8]
 8005300:	9301      	str	r3, [sp, #4]
 8005302:	2300      	movs	r3, #0
 8005304:	9300      	str	r3, [sp, #0]
 8005306:	2300      	movs	r3, #0
 8005308:	0022      	movs	r2, r4
 800530a:	f7ff fe36 	bl	8004f7a <xTaskCreateStatic>
 800530e:	0002      	movs	r2, r0
 8005310:	4b17      	ldr	r3, [pc, #92]	@ (8005370 <vTaskStartScheduler+0x98>)
 8005312:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005314:	4b16      	ldr	r3, [pc, #88]	@ (8005370 <vTaskStartScheduler+0x98>)
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	2b00      	cmp	r3, #0
 800531a:	d002      	beq.n	8005322 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800531c:	2301      	movs	r3, #1
 800531e:	60fb      	str	r3, [r7, #12]
 8005320:	e001      	b.n	8005326 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005322:	2300      	movs	r3, #0
 8005324:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	2b01      	cmp	r3, #1
 800532a:	d113      	bne.n	8005354 <vTaskStartScheduler+0x7c>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 800532c:	b672      	cpsid	i

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800532e:	4b11      	ldr	r3, [pc, #68]	@ (8005374 <vTaskStartScheduler+0x9c>)
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	334c      	adds	r3, #76	@ 0x4c
 8005334:	001a      	movs	r2, r3
 8005336:	4b10      	ldr	r3, [pc, #64]	@ (8005378 <vTaskStartScheduler+0xa0>)
 8005338:	601a      	str	r2, [r3, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800533a:	4b10      	ldr	r3, [pc, #64]	@ (800537c <vTaskStartScheduler+0xa4>)
 800533c:	2201      	movs	r2, #1
 800533e:	4252      	negs	r2, r2
 8005340:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005342:	4b0f      	ldr	r3, [pc, #60]	@ (8005380 <vTaskStartScheduler+0xa8>)
 8005344:	2201      	movs	r2, #1
 8005346:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8005348:	4b0e      	ldr	r3, [pc, #56]	@ (8005384 <vTaskStartScheduler+0xac>)
 800534a:	2200      	movs	r2, #0
 800534c:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800534e:	f000 fdb3 	bl	8005eb8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005352:	e005      	b.n	8005360 <vTaskStartScheduler+0x88>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	3301      	adds	r3, #1
 8005358:	d102      	bne.n	8005360 <vTaskStartScheduler+0x88>
 800535a:	b672      	cpsid	i
 800535c:	46c0      	nop			@ (mov r8, r8)
 800535e:	e7fd      	b.n	800535c <vTaskStartScheduler+0x84>
}
 8005360:	46c0      	nop			@ (mov r8, r8)
 8005362:	46bd      	mov	sp, r7
 8005364:	b005      	add	sp, #20
 8005366:	bd90      	pop	{r4, r7, pc}
 8005368:	0800784c 	.word	0x0800784c
 800536c:	080058b5 	.word	0x080058b5
 8005370:	200004c0 	.word	0x200004c0
 8005374:	2000039c 	.word	0x2000039c
 8005378:	20000020 	.word	0x20000020
 800537c:	200004bc 	.word	0x200004bc
 8005380:	200004a8 	.word	0x200004a8
 8005384:	200004a0 	.word	0x200004a0

08005388 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005388:	b580      	push	{r7, lr}
 800538a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800538c:	4b03      	ldr	r3, [pc, #12]	@ (800539c <vTaskSuspendAll+0x14>)
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	1c5a      	adds	r2, r3, #1
 8005392:	4b02      	ldr	r3, [pc, #8]	@ (800539c <vTaskSuspendAll+0x14>)
 8005394:	601a      	str	r2, [r3, #0]
}
 8005396:	46c0      	nop			@ (mov r8, r8)
 8005398:	46bd      	mov	sp, r7
 800539a:	bd80      	pop	{r7, pc}
 800539c:	200004c4 	.word	0x200004c4

080053a0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b084      	sub	sp, #16
 80053a4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80053a6:	2300      	movs	r3, #0
 80053a8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80053aa:	2300      	movs	r3, #0
 80053ac:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80053ae:	4b3a      	ldr	r3, [pc, #232]	@ (8005498 <xTaskResumeAll+0xf8>)
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d102      	bne.n	80053bc <xTaskResumeAll+0x1c>
 80053b6:	b672      	cpsid	i
 80053b8:	46c0      	nop			@ (mov r8, r8)
 80053ba:	e7fd      	b.n	80053b8 <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80053bc:	f000 fdb0 	bl	8005f20 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80053c0:	4b35      	ldr	r3, [pc, #212]	@ (8005498 <xTaskResumeAll+0xf8>)
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	1e5a      	subs	r2, r3, #1
 80053c6:	4b34      	ldr	r3, [pc, #208]	@ (8005498 <xTaskResumeAll+0xf8>)
 80053c8:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80053ca:	4b33      	ldr	r3, [pc, #204]	@ (8005498 <xTaskResumeAll+0xf8>)
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d15b      	bne.n	800548a <xTaskResumeAll+0xea>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80053d2:	4b32      	ldr	r3, [pc, #200]	@ (800549c <xTaskResumeAll+0xfc>)
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d057      	beq.n	800548a <xTaskResumeAll+0xea>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80053da:	e02f      	b.n	800543c <xTaskResumeAll+0x9c>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80053dc:	4b30      	ldr	r3, [pc, #192]	@ (80054a0 <xTaskResumeAll+0x100>)
 80053de:	68db      	ldr	r3, [r3, #12]
 80053e0:	68db      	ldr	r3, [r3, #12]
 80053e2:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	3318      	adds	r3, #24
 80053e8:	0018      	movs	r0, r3
 80053ea:	f7ff f8fa 	bl	80045e2 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	3304      	adds	r3, #4
 80053f2:	0018      	movs	r0, r3
 80053f4:	f7ff f8f5 	bl	80045e2 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053fc:	4b29      	ldr	r3, [pc, #164]	@ (80054a4 <xTaskResumeAll+0x104>)
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	429a      	cmp	r2, r3
 8005402:	d903      	bls.n	800540c <xTaskResumeAll+0x6c>
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005408:	4b26      	ldr	r3, [pc, #152]	@ (80054a4 <xTaskResumeAll+0x104>)
 800540a:	601a      	str	r2, [r3, #0]
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005410:	0013      	movs	r3, r2
 8005412:	009b      	lsls	r3, r3, #2
 8005414:	189b      	adds	r3, r3, r2
 8005416:	009b      	lsls	r3, r3, #2
 8005418:	4a23      	ldr	r2, [pc, #140]	@ (80054a8 <xTaskResumeAll+0x108>)
 800541a:	189a      	adds	r2, r3, r2
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	3304      	adds	r3, #4
 8005420:	0019      	movs	r1, r3
 8005422:	0010      	movs	r0, r2
 8005424:	f7ff f885 	bl	8004532 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800542c:	4b1f      	ldr	r3, [pc, #124]	@ (80054ac <xTaskResumeAll+0x10c>)
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005432:	429a      	cmp	r2, r3
 8005434:	d302      	bcc.n	800543c <xTaskResumeAll+0x9c>
					{
						xYieldPending = pdTRUE;
 8005436:	4b1e      	ldr	r3, [pc, #120]	@ (80054b0 <xTaskResumeAll+0x110>)
 8005438:	2201      	movs	r2, #1
 800543a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800543c:	4b18      	ldr	r3, [pc, #96]	@ (80054a0 <xTaskResumeAll+0x100>)
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	2b00      	cmp	r3, #0
 8005442:	d1cb      	bne.n	80053dc <xTaskResumeAll+0x3c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	2b00      	cmp	r3, #0
 8005448:	d001      	beq.n	800544e <xTaskResumeAll+0xae>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800544a:	f000 fae3 	bl	8005a14 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800544e:	4b19      	ldr	r3, [pc, #100]	@ (80054b4 <xTaskResumeAll+0x114>)
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2b00      	cmp	r3, #0
 8005458:	d00f      	beq.n	800547a <xTaskResumeAll+0xda>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800545a:	f000 f82d 	bl	80054b8 <xTaskIncrementTick>
 800545e:	1e03      	subs	r3, r0, #0
 8005460:	d002      	beq.n	8005468 <xTaskResumeAll+0xc8>
							{
								xYieldPending = pdTRUE;
 8005462:	4b13      	ldr	r3, [pc, #76]	@ (80054b0 <xTaskResumeAll+0x110>)
 8005464:	2201      	movs	r2, #1
 8005466:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	3b01      	subs	r3, #1
 800546c:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	2b00      	cmp	r3, #0
 8005472:	d1f2      	bne.n	800545a <xTaskResumeAll+0xba>

						uxPendedTicks = 0;
 8005474:	4b0f      	ldr	r3, [pc, #60]	@ (80054b4 <xTaskResumeAll+0x114>)
 8005476:	2200      	movs	r2, #0
 8005478:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800547a:	4b0d      	ldr	r3, [pc, #52]	@ (80054b0 <xTaskResumeAll+0x110>)
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	2b00      	cmp	r3, #0
 8005480:	d003      	beq.n	800548a <xTaskResumeAll+0xea>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005482:	2301      	movs	r3, #1
 8005484:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005486:	f000 fd3b 	bl	8005f00 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800548a:	f000 fd5b 	bl	8005f44 <vPortExitCritical>

	return xAlreadyYielded;
 800548e:	68bb      	ldr	r3, [r7, #8]
}
 8005490:	0018      	movs	r0, r3
 8005492:	46bd      	mov	sp, r7
 8005494:	b004      	add	sp, #16
 8005496:	bd80      	pop	{r7, pc}
 8005498:	200004c4 	.word	0x200004c4
 800549c:	2000049c 	.word	0x2000049c
 80054a0:	2000045c 	.word	0x2000045c
 80054a4:	200004a4 	.word	0x200004a4
 80054a8:	200003a0 	.word	0x200003a0
 80054ac:	2000039c 	.word	0x2000039c
 80054b0:	200004b0 	.word	0x200004b0
 80054b4:	200004ac 	.word	0x200004ac

080054b8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80054b8:	b580      	push	{r7, lr}
 80054ba:	b086      	sub	sp, #24
 80054bc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80054be:	2300      	movs	r3, #0
 80054c0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80054c2:	4b4d      	ldr	r3, [pc, #308]	@ (80055f8 <xTaskIncrementTick+0x140>)
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d000      	beq.n	80054cc <xTaskIncrementTick+0x14>
 80054ca:	e084      	b.n	80055d6 <xTaskIncrementTick+0x11e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80054cc:	4b4b      	ldr	r3, [pc, #300]	@ (80055fc <xTaskIncrementTick+0x144>)
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	3301      	adds	r3, #1
 80054d2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80054d4:	4b49      	ldr	r3, [pc, #292]	@ (80055fc <xTaskIncrementTick+0x144>)
 80054d6:	693a      	ldr	r2, [r7, #16]
 80054d8:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80054da:	693b      	ldr	r3, [r7, #16]
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d118      	bne.n	8005512 <xTaskIncrementTick+0x5a>
		{
			taskSWITCH_DELAYED_LISTS();
 80054e0:	4b47      	ldr	r3, [pc, #284]	@ (8005600 <xTaskIncrementTick+0x148>)
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d002      	beq.n	80054f0 <xTaskIncrementTick+0x38>
 80054ea:	b672      	cpsid	i
 80054ec:	46c0      	nop			@ (mov r8, r8)
 80054ee:	e7fd      	b.n	80054ec <xTaskIncrementTick+0x34>
 80054f0:	4b43      	ldr	r3, [pc, #268]	@ (8005600 <xTaskIncrementTick+0x148>)
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	60fb      	str	r3, [r7, #12]
 80054f6:	4b43      	ldr	r3, [pc, #268]	@ (8005604 <xTaskIncrementTick+0x14c>)
 80054f8:	681a      	ldr	r2, [r3, #0]
 80054fa:	4b41      	ldr	r3, [pc, #260]	@ (8005600 <xTaskIncrementTick+0x148>)
 80054fc:	601a      	str	r2, [r3, #0]
 80054fe:	4b41      	ldr	r3, [pc, #260]	@ (8005604 <xTaskIncrementTick+0x14c>)
 8005500:	68fa      	ldr	r2, [r7, #12]
 8005502:	601a      	str	r2, [r3, #0]
 8005504:	4b40      	ldr	r3, [pc, #256]	@ (8005608 <xTaskIncrementTick+0x150>)
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	1c5a      	adds	r2, r3, #1
 800550a:	4b3f      	ldr	r3, [pc, #252]	@ (8005608 <xTaskIncrementTick+0x150>)
 800550c:	601a      	str	r2, [r3, #0]
 800550e:	f000 fa81 	bl	8005a14 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005512:	4b3e      	ldr	r3, [pc, #248]	@ (800560c <xTaskIncrementTick+0x154>)
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	693a      	ldr	r2, [r7, #16]
 8005518:	429a      	cmp	r2, r3
 800551a:	d34e      	bcc.n	80055ba <xTaskIncrementTick+0x102>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800551c:	4b38      	ldr	r3, [pc, #224]	@ (8005600 <xTaskIncrementTick+0x148>)
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	2b00      	cmp	r3, #0
 8005524:	d101      	bne.n	800552a <xTaskIncrementTick+0x72>
 8005526:	2301      	movs	r3, #1
 8005528:	e000      	b.n	800552c <xTaskIncrementTick+0x74>
 800552a:	2300      	movs	r3, #0
 800552c:	2b00      	cmp	r3, #0
 800552e:	d004      	beq.n	800553a <xTaskIncrementTick+0x82>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005530:	4b36      	ldr	r3, [pc, #216]	@ (800560c <xTaskIncrementTick+0x154>)
 8005532:	2201      	movs	r2, #1
 8005534:	4252      	negs	r2, r2
 8005536:	601a      	str	r2, [r3, #0]
					break;
 8005538:	e03f      	b.n	80055ba <xTaskIncrementTick+0x102>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800553a:	4b31      	ldr	r3, [pc, #196]	@ (8005600 <xTaskIncrementTick+0x148>)
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	68db      	ldr	r3, [r3, #12]
 8005540:	68db      	ldr	r3, [r3, #12]
 8005542:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005544:	68bb      	ldr	r3, [r7, #8]
 8005546:	685b      	ldr	r3, [r3, #4]
 8005548:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800554a:	693a      	ldr	r2, [r7, #16]
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	429a      	cmp	r2, r3
 8005550:	d203      	bcs.n	800555a <xTaskIncrementTick+0xa2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005552:	4b2e      	ldr	r3, [pc, #184]	@ (800560c <xTaskIncrementTick+0x154>)
 8005554:	687a      	ldr	r2, [r7, #4]
 8005556:	601a      	str	r2, [r3, #0]
						break;
 8005558:	e02f      	b.n	80055ba <xTaskIncrementTick+0x102>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800555a:	68bb      	ldr	r3, [r7, #8]
 800555c:	3304      	adds	r3, #4
 800555e:	0018      	movs	r0, r3
 8005560:	f7ff f83f 	bl	80045e2 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005564:	68bb      	ldr	r3, [r7, #8]
 8005566:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005568:	2b00      	cmp	r3, #0
 800556a:	d004      	beq.n	8005576 <xTaskIncrementTick+0xbe>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800556c:	68bb      	ldr	r3, [r7, #8]
 800556e:	3318      	adds	r3, #24
 8005570:	0018      	movs	r0, r3
 8005572:	f7ff f836 	bl	80045e2 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005576:	68bb      	ldr	r3, [r7, #8]
 8005578:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800557a:	4b25      	ldr	r3, [pc, #148]	@ (8005610 <xTaskIncrementTick+0x158>)
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	429a      	cmp	r2, r3
 8005580:	d903      	bls.n	800558a <xTaskIncrementTick+0xd2>
 8005582:	68bb      	ldr	r3, [r7, #8]
 8005584:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005586:	4b22      	ldr	r3, [pc, #136]	@ (8005610 <xTaskIncrementTick+0x158>)
 8005588:	601a      	str	r2, [r3, #0]
 800558a:	68bb      	ldr	r3, [r7, #8]
 800558c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800558e:	0013      	movs	r3, r2
 8005590:	009b      	lsls	r3, r3, #2
 8005592:	189b      	adds	r3, r3, r2
 8005594:	009b      	lsls	r3, r3, #2
 8005596:	4a1f      	ldr	r2, [pc, #124]	@ (8005614 <xTaskIncrementTick+0x15c>)
 8005598:	189a      	adds	r2, r3, r2
 800559a:	68bb      	ldr	r3, [r7, #8]
 800559c:	3304      	adds	r3, #4
 800559e:	0019      	movs	r1, r3
 80055a0:	0010      	movs	r0, r2
 80055a2:	f7fe ffc6 	bl	8004532 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80055a6:	68bb      	ldr	r3, [r7, #8]
 80055a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055aa:	4b1b      	ldr	r3, [pc, #108]	@ (8005618 <xTaskIncrementTick+0x160>)
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055b0:	429a      	cmp	r2, r3
 80055b2:	d3b3      	bcc.n	800551c <xTaskIncrementTick+0x64>
						{
							xSwitchRequired = pdTRUE;
 80055b4:	2301      	movs	r3, #1
 80055b6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80055b8:	e7b0      	b.n	800551c <xTaskIncrementTick+0x64>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80055ba:	4b17      	ldr	r3, [pc, #92]	@ (8005618 <xTaskIncrementTick+0x160>)
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055c0:	4914      	ldr	r1, [pc, #80]	@ (8005614 <xTaskIncrementTick+0x15c>)
 80055c2:	0013      	movs	r3, r2
 80055c4:	009b      	lsls	r3, r3, #2
 80055c6:	189b      	adds	r3, r3, r2
 80055c8:	009b      	lsls	r3, r3, #2
 80055ca:	585b      	ldr	r3, [r3, r1]
 80055cc:	2b01      	cmp	r3, #1
 80055ce:	d907      	bls.n	80055e0 <xTaskIncrementTick+0x128>
			{
				xSwitchRequired = pdTRUE;
 80055d0:	2301      	movs	r3, #1
 80055d2:	617b      	str	r3, [r7, #20]
 80055d4:	e004      	b.n	80055e0 <xTaskIncrementTick+0x128>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80055d6:	4b11      	ldr	r3, [pc, #68]	@ (800561c <xTaskIncrementTick+0x164>)
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	1c5a      	adds	r2, r3, #1
 80055dc:	4b0f      	ldr	r3, [pc, #60]	@ (800561c <xTaskIncrementTick+0x164>)
 80055de:	601a      	str	r2, [r3, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80055e0:	4b0f      	ldr	r3, [pc, #60]	@ (8005620 <xTaskIncrementTick+0x168>)
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d001      	beq.n	80055ec <xTaskIncrementTick+0x134>
		{
			xSwitchRequired = pdTRUE;
 80055e8:	2301      	movs	r3, #1
 80055ea:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80055ec:	697b      	ldr	r3, [r7, #20]
}
 80055ee:	0018      	movs	r0, r3
 80055f0:	46bd      	mov	sp, r7
 80055f2:	b006      	add	sp, #24
 80055f4:	bd80      	pop	{r7, pc}
 80055f6:	46c0      	nop			@ (mov r8, r8)
 80055f8:	200004c4 	.word	0x200004c4
 80055fc:	200004a0 	.word	0x200004a0
 8005600:	20000454 	.word	0x20000454
 8005604:	20000458 	.word	0x20000458
 8005608:	200004b4 	.word	0x200004b4
 800560c:	200004bc 	.word	0x200004bc
 8005610:	200004a4 	.word	0x200004a4
 8005614:	200003a0 	.word	0x200003a0
 8005618:	2000039c 	.word	0x2000039c
 800561c:	200004ac 	.word	0x200004ac
 8005620:	200004b0 	.word	0x200004b0

08005624 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005624:	b580      	push	{r7, lr}
 8005626:	b082      	sub	sp, #8
 8005628:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800562a:	4b25      	ldr	r3, [pc, #148]	@ (80056c0 <vTaskSwitchContext+0x9c>)
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	2b00      	cmp	r3, #0
 8005630:	d003      	beq.n	800563a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005632:	4b24      	ldr	r3, [pc, #144]	@ (80056c4 <vTaskSwitchContext+0xa0>)
 8005634:	2201      	movs	r2, #1
 8005636:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005638:	e03e      	b.n	80056b8 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 800563a:	4b22      	ldr	r3, [pc, #136]	@ (80056c4 <vTaskSwitchContext+0xa0>)
 800563c:	2200      	movs	r2, #0
 800563e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8005640:	4b21      	ldr	r3, [pc, #132]	@ (80056c8 <vTaskSwitchContext+0xa4>)
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	607b      	str	r3, [r7, #4]
 8005646:	e008      	b.n	800565a <vTaskSwitchContext+0x36>
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2b00      	cmp	r3, #0
 800564c:	d102      	bne.n	8005654 <vTaskSwitchContext+0x30>
 800564e:	b672      	cpsid	i
 8005650:	46c0      	nop			@ (mov r8, r8)
 8005652:	e7fd      	b.n	8005650 <vTaskSwitchContext+0x2c>
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	3b01      	subs	r3, #1
 8005658:	607b      	str	r3, [r7, #4]
 800565a:	491c      	ldr	r1, [pc, #112]	@ (80056cc <vTaskSwitchContext+0xa8>)
 800565c:	687a      	ldr	r2, [r7, #4]
 800565e:	0013      	movs	r3, r2
 8005660:	009b      	lsls	r3, r3, #2
 8005662:	189b      	adds	r3, r3, r2
 8005664:	009b      	lsls	r3, r3, #2
 8005666:	585b      	ldr	r3, [r3, r1]
 8005668:	2b00      	cmp	r3, #0
 800566a:	d0ed      	beq.n	8005648 <vTaskSwitchContext+0x24>
 800566c:	687a      	ldr	r2, [r7, #4]
 800566e:	0013      	movs	r3, r2
 8005670:	009b      	lsls	r3, r3, #2
 8005672:	189b      	adds	r3, r3, r2
 8005674:	009b      	lsls	r3, r3, #2
 8005676:	4a15      	ldr	r2, [pc, #84]	@ (80056cc <vTaskSwitchContext+0xa8>)
 8005678:	189b      	adds	r3, r3, r2
 800567a:	603b      	str	r3, [r7, #0]
 800567c:	683b      	ldr	r3, [r7, #0]
 800567e:	685b      	ldr	r3, [r3, #4]
 8005680:	685a      	ldr	r2, [r3, #4]
 8005682:	683b      	ldr	r3, [r7, #0]
 8005684:	605a      	str	r2, [r3, #4]
 8005686:	683b      	ldr	r3, [r7, #0]
 8005688:	685a      	ldr	r2, [r3, #4]
 800568a:	683b      	ldr	r3, [r7, #0]
 800568c:	3308      	adds	r3, #8
 800568e:	429a      	cmp	r2, r3
 8005690:	d104      	bne.n	800569c <vTaskSwitchContext+0x78>
 8005692:	683b      	ldr	r3, [r7, #0]
 8005694:	685b      	ldr	r3, [r3, #4]
 8005696:	685a      	ldr	r2, [r3, #4]
 8005698:	683b      	ldr	r3, [r7, #0]
 800569a:	605a      	str	r2, [r3, #4]
 800569c:	683b      	ldr	r3, [r7, #0]
 800569e:	685b      	ldr	r3, [r3, #4]
 80056a0:	68da      	ldr	r2, [r3, #12]
 80056a2:	4b0b      	ldr	r3, [pc, #44]	@ (80056d0 <vTaskSwitchContext+0xac>)
 80056a4:	601a      	str	r2, [r3, #0]
 80056a6:	4b08      	ldr	r3, [pc, #32]	@ (80056c8 <vTaskSwitchContext+0xa4>)
 80056a8:	687a      	ldr	r2, [r7, #4]
 80056aa:	601a      	str	r2, [r3, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80056ac:	4b08      	ldr	r3, [pc, #32]	@ (80056d0 <vTaskSwitchContext+0xac>)
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	334c      	adds	r3, #76	@ 0x4c
 80056b2:	001a      	movs	r2, r3
 80056b4:	4b07      	ldr	r3, [pc, #28]	@ (80056d4 <vTaskSwitchContext+0xb0>)
 80056b6:	601a      	str	r2, [r3, #0]
}
 80056b8:	46c0      	nop			@ (mov r8, r8)
 80056ba:	46bd      	mov	sp, r7
 80056bc:	b002      	add	sp, #8
 80056be:	bd80      	pop	{r7, pc}
 80056c0:	200004c4 	.word	0x200004c4
 80056c4:	200004b0 	.word	0x200004b0
 80056c8:	200004a4 	.word	0x200004a4
 80056cc:	200003a0 	.word	0x200003a0
 80056d0:	2000039c 	.word	0x2000039c
 80056d4:	20000020 	.word	0x20000020

080056d8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80056d8:	b580      	push	{r7, lr}
 80056da:	b082      	sub	sp, #8
 80056dc:	af00      	add	r7, sp, #0
 80056de:	6078      	str	r0, [r7, #4]
 80056e0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d102      	bne.n	80056ee <vTaskPlaceOnEventList+0x16>
 80056e8:	b672      	cpsid	i
 80056ea:	46c0      	nop			@ (mov r8, r8)
 80056ec:	e7fd      	b.n	80056ea <vTaskPlaceOnEventList+0x12>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80056ee:	4b09      	ldr	r3, [pc, #36]	@ (8005714 <vTaskPlaceOnEventList+0x3c>)
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	3318      	adds	r3, #24
 80056f4:	001a      	movs	r2, r3
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	0011      	movs	r1, r2
 80056fa:	0018      	movs	r0, r3
 80056fc:	f7fe ff3b 	bl	8004576 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005700:	683b      	ldr	r3, [r7, #0]
 8005702:	2101      	movs	r1, #1
 8005704:	0018      	movs	r0, r3
 8005706:	f000 fb19 	bl	8005d3c <prvAddCurrentTaskToDelayedList>
}
 800570a:	46c0      	nop			@ (mov r8, r8)
 800570c:	46bd      	mov	sp, r7
 800570e:	b002      	add	sp, #8
 8005710:	bd80      	pop	{r7, pc}
 8005712:	46c0      	nop			@ (mov r8, r8)
 8005714:	2000039c 	.word	0x2000039c

08005718 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005718:	b580      	push	{r7, lr}
 800571a:	b084      	sub	sp, #16
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	68db      	ldr	r3, [r3, #12]
 8005724:	68db      	ldr	r3, [r3, #12]
 8005726:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 8005728:	68bb      	ldr	r3, [r7, #8]
 800572a:	2b00      	cmp	r3, #0
 800572c:	d102      	bne.n	8005734 <xTaskRemoveFromEventList+0x1c>
 800572e:	b672      	cpsid	i
 8005730:	46c0      	nop			@ (mov r8, r8)
 8005732:	e7fd      	b.n	8005730 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005734:	68bb      	ldr	r3, [r7, #8]
 8005736:	3318      	adds	r3, #24
 8005738:	0018      	movs	r0, r3
 800573a:	f7fe ff52 	bl	80045e2 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800573e:	4b1f      	ldr	r3, [pc, #124]	@ (80057bc <xTaskRemoveFromEventList+0xa4>)
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	2b00      	cmp	r3, #0
 8005744:	d11d      	bne.n	8005782 <xTaskRemoveFromEventList+0x6a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005746:	68bb      	ldr	r3, [r7, #8]
 8005748:	3304      	adds	r3, #4
 800574a:	0018      	movs	r0, r3
 800574c:	f7fe ff49 	bl	80045e2 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005750:	68bb      	ldr	r3, [r7, #8]
 8005752:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005754:	4b1a      	ldr	r3, [pc, #104]	@ (80057c0 <xTaskRemoveFromEventList+0xa8>)
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	429a      	cmp	r2, r3
 800575a:	d903      	bls.n	8005764 <xTaskRemoveFromEventList+0x4c>
 800575c:	68bb      	ldr	r3, [r7, #8]
 800575e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005760:	4b17      	ldr	r3, [pc, #92]	@ (80057c0 <xTaskRemoveFromEventList+0xa8>)
 8005762:	601a      	str	r2, [r3, #0]
 8005764:	68bb      	ldr	r3, [r7, #8]
 8005766:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005768:	0013      	movs	r3, r2
 800576a:	009b      	lsls	r3, r3, #2
 800576c:	189b      	adds	r3, r3, r2
 800576e:	009b      	lsls	r3, r3, #2
 8005770:	4a14      	ldr	r2, [pc, #80]	@ (80057c4 <xTaskRemoveFromEventList+0xac>)
 8005772:	189a      	adds	r2, r3, r2
 8005774:	68bb      	ldr	r3, [r7, #8]
 8005776:	3304      	adds	r3, #4
 8005778:	0019      	movs	r1, r3
 800577a:	0010      	movs	r0, r2
 800577c:	f7fe fed9 	bl	8004532 <vListInsertEnd>
 8005780:	e007      	b.n	8005792 <xTaskRemoveFromEventList+0x7a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005782:	68bb      	ldr	r3, [r7, #8]
 8005784:	3318      	adds	r3, #24
 8005786:	001a      	movs	r2, r3
 8005788:	4b0f      	ldr	r3, [pc, #60]	@ (80057c8 <xTaskRemoveFromEventList+0xb0>)
 800578a:	0011      	movs	r1, r2
 800578c:	0018      	movs	r0, r3
 800578e:	f7fe fed0 	bl	8004532 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005792:	68bb      	ldr	r3, [r7, #8]
 8005794:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005796:	4b0d      	ldr	r3, [pc, #52]	@ (80057cc <xTaskRemoveFromEventList+0xb4>)
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800579c:	429a      	cmp	r2, r3
 800579e:	d905      	bls.n	80057ac <xTaskRemoveFromEventList+0x94>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80057a0:	2301      	movs	r3, #1
 80057a2:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80057a4:	4b0a      	ldr	r3, [pc, #40]	@ (80057d0 <xTaskRemoveFromEventList+0xb8>)
 80057a6:	2201      	movs	r2, #1
 80057a8:	601a      	str	r2, [r3, #0]
 80057aa:	e001      	b.n	80057b0 <xTaskRemoveFromEventList+0x98>
	}
	else
	{
		xReturn = pdFALSE;
 80057ac:	2300      	movs	r3, #0
 80057ae:	60fb      	str	r3, [r7, #12]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 80057b0:	68fb      	ldr	r3, [r7, #12]
}
 80057b2:	0018      	movs	r0, r3
 80057b4:	46bd      	mov	sp, r7
 80057b6:	b004      	add	sp, #16
 80057b8:	bd80      	pop	{r7, pc}
 80057ba:	46c0      	nop			@ (mov r8, r8)
 80057bc:	200004c4 	.word	0x200004c4
 80057c0:	200004a4 	.word	0x200004a4
 80057c4:	200003a0 	.word	0x200003a0
 80057c8:	2000045c 	.word	0x2000045c
 80057cc:	2000039c 	.word	0x2000039c
 80057d0:	200004b0 	.word	0x200004b0

080057d4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80057d4:	b580      	push	{r7, lr}
 80057d6:	b082      	sub	sp, #8
 80057d8:	af00      	add	r7, sp, #0
 80057da:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80057dc:	4b05      	ldr	r3, [pc, #20]	@ (80057f4 <vTaskInternalSetTimeOutState+0x20>)
 80057de:	681a      	ldr	r2, [r3, #0]
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80057e4:	4b04      	ldr	r3, [pc, #16]	@ (80057f8 <vTaskInternalSetTimeOutState+0x24>)
 80057e6:	681a      	ldr	r2, [r3, #0]
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	605a      	str	r2, [r3, #4]
}
 80057ec:	46c0      	nop			@ (mov r8, r8)
 80057ee:	46bd      	mov	sp, r7
 80057f0:	b002      	add	sp, #8
 80057f2:	bd80      	pop	{r7, pc}
 80057f4:	200004b4 	.word	0x200004b4
 80057f8:	200004a0 	.word	0x200004a0

080057fc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80057fc:	b580      	push	{r7, lr}
 80057fe:	b086      	sub	sp, #24
 8005800:	af00      	add	r7, sp, #0
 8005802:	6078      	str	r0, [r7, #4]
 8005804:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	2b00      	cmp	r3, #0
 800580a:	d102      	bne.n	8005812 <xTaskCheckForTimeOut+0x16>
 800580c:	b672      	cpsid	i
 800580e:	46c0      	nop			@ (mov r8, r8)
 8005810:	e7fd      	b.n	800580e <xTaskCheckForTimeOut+0x12>
	configASSERT( pxTicksToWait );
 8005812:	683b      	ldr	r3, [r7, #0]
 8005814:	2b00      	cmp	r3, #0
 8005816:	d102      	bne.n	800581e <xTaskCheckForTimeOut+0x22>
 8005818:	b672      	cpsid	i
 800581a:	46c0      	nop			@ (mov r8, r8)
 800581c:	e7fd      	b.n	800581a <xTaskCheckForTimeOut+0x1e>

	taskENTER_CRITICAL();
 800581e:	f000 fb7f 	bl	8005f20 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005822:	4b1d      	ldr	r3, [pc, #116]	@ (8005898 <xTaskCheckForTimeOut+0x9c>)
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	685b      	ldr	r3, [r3, #4]
 800582c:	693a      	ldr	r2, [r7, #16]
 800582e:	1ad3      	subs	r3, r2, r3
 8005830:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005832:	683b      	ldr	r3, [r7, #0]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	3301      	adds	r3, #1
 8005838:	d102      	bne.n	8005840 <xTaskCheckForTimeOut+0x44>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800583a:	2300      	movs	r3, #0
 800583c:	617b      	str	r3, [r7, #20]
 800583e:	e024      	b.n	800588a <xTaskCheckForTimeOut+0x8e>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681a      	ldr	r2, [r3, #0]
 8005844:	4b15      	ldr	r3, [pc, #84]	@ (800589c <xTaskCheckForTimeOut+0xa0>)
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	429a      	cmp	r2, r3
 800584a:	d007      	beq.n	800585c <xTaskCheckForTimeOut+0x60>
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	685b      	ldr	r3, [r3, #4]
 8005850:	693a      	ldr	r2, [r7, #16]
 8005852:	429a      	cmp	r2, r3
 8005854:	d302      	bcc.n	800585c <xTaskCheckForTimeOut+0x60>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005856:	2301      	movs	r3, #1
 8005858:	617b      	str	r3, [r7, #20]
 800585a:	e016      	b.n	800588a <xTaskCheckForTimeOut+0x8e>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800585c:	683b      	ldr	r3, [r7, #0]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	68fa      	ldr	r2, [r7, #12]
 8005862:	429a      	cmp	r2, r3
 8005864:	d20c      	bcs.n	8005880 <xTaskCheckForTimeOut+0x84>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005866:	683b      	ldr	r3, [r7, #0]
 8005868:	681a      	ldr	r2, [r3, #0]
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	1ad2      	subs	r2, r2, r3
 800586e:	683b      	ldr	r3, [r7, #0]
 8005870:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	0018      	movs	r0, r3
 8005876:	f7ff ffad 	bl	80057d4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800587a:	2300      	movs	r3, #0
 800587c:	617b      	str	r3, [r7, #20]
 800587e:	e004      	b.n	800588a <xTaskCheckForTimeOut+0x8e>
		}
		else
		{
			*pxTicksToWait = 0;
 8005880:	683b      	ldr	r3, [r7, #0]
 8005882:	2200      	movs	r2, #0
 8005884:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005886:	2301      	movs	r3, #1
 8005888:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 800588a:	f000 fb5b 	bl	8005f44 <vPortExitCritical>

	return xReturn;
 800588e:	697b      	ldr	r3, [r7, #20]
}
 8005890:	0018      	movs	r0, r3
 8005892:	46bd      	mov	sp, r7
 8005894:	b006      	add	sp, #24
 8005896:	bd80      	pop	{r7, pc}
 8005898:	200004a0 	.word	0x200004a0
 800589c:	200004b4 	.word	0x200004b4

080058a0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80058a0:	b580      	push	{r7, lr}
 80058a2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80058a4:	4b02      	ldr	r3, [pc, #8]	@ (80058b0 <vTaskMissedYield+0x10>)
 80058a6:	2201      	movs	r2, #1
 80058a8:	601a      	str	r2, [r3, #0]
}
 80058aa:	46c0      	nop			@ (mov r8, r8)
 80058ac:	46bd      	mov	sp, r7
 80058ae:	bd80      	pop	{r7, pc}
 80058b0:	200004b0 	.word	0x200004b0

080058b4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80058b4:	b580      	push	{r7, lr}
 80058b6:	b082      	sub	sp, #8
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80058bc:	f000 f84e 	bl	800595c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80058c0:	4b03      	ldr	r3, [pc, #12]	@ (80058d0 <prvIdleTask+0x1c>)
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	2b01      	cmp	r3, #1
 80058c6:	d9f9      	bls.n	80058bc <prvIdleTask+0x8>
			{
				taskYIELD();
 80058c8:	f000 fb1a 	bl	8005f00 <vPortYield>
		prvCheckTasksWaitingTermination();
 80058cc:	e7f6      	b.n	80058bc <prvIdleTask+0x8>
 80058ce:	46c0      	nop			@ (mov r8, r8)
 80058d0:	200003a0 	.word	0x200003a0

080058d4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	b082      	sub	sp, #8
 80058d8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80058da:	2300      	movs	r3, #0
 80058dc:	607b      	str	r3, [r7, #4]
 80058de:	e00c      	b.n	80058fa <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80058e0:	687a      	ldr	r2, [r7, #4]
 80058e2:	0013      	movs	r3, r2
 80058e4:	009b      	lsls	r3, r3, #2
 80058e6:	189b      	adds	r3, r3, r2
 80058e8:	009b      	lsls	r3, r3, #2
 80058ea:	4a14      	ldr	r2, [pc, #80]	@ (800593c <prvInitialiseTaskLists+0x68>)
 80058ec:	189b      	adds	r3, r3, r2
 80058ee:	0018      	movs	r0, r3
 80058f0:	f7fe fdf6 	bl	80044e0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	3301      	adds	r3, #1
 80058f8:	607b      	str	r3, [r7, #4]
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	2b06      	cmp	r3, #6
 80058fe:	d9ef      	bls.n	80058e0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005900:	4b0f      	ldr	r3, [pc, #60]	@ (8005940 <prvInitialiseTaskLists+0x6c>)
 8005902:	0018      	movs	r0, r3
 8005904:	f7fe fdec 	bl	80044e0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005908:	4b0e      	ldr	r3, [pc, #56]	@ (8005944 <prvInitialiseTaskLists+0x70>)
 800590a:	0018      	movs	r0, r3
 800590c:	f7fe fde8 	bl	80044e0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005910:	4b0d      	ldr	r3, [pc, #52]	@ (8005948 <prvInitialiseTaskLists+0x74>)
 8005912:	0018      	movs	r0, r3
 8005914:	f7fe fde4 	bl	80044e0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005918:	4b0c      	ldr	r3, [pc, #48]	@ (800594c <prvInitialiseTaskLists+0x78>)
 800591a:	0018      	movs	r0, r3
 800591c:	f7fe fde0 	bl	80044e0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005920:	4b0b      	ldr	r3, [pc, #44]	@ (8005950 <prvInitialiseTaskLists+0x7c>)
 8005922:	0018      	movs	r0, r3
 8005924:	f7fe fddc 	bl	80044e0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005928:	4b0a      	ldr	r3, [pc, #40]	@ (8005954 <prvInitialiseTaskLists+0x80>)
 800592a:	4a05      	ldr	r2, [pc, #20]	@ (8005940 <prvInitialiseTaskLists+0x6c>)
 800592c:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800592e:	4b0a      	ldr	r3, [pc, #40]	@ (8005958 <prvInitialiseTaskLists+0x84>)
 8005930:	4a04      	ldr	r2, [pc, #16]	@ (8005944 <prvInitialiseTaskLists+0x70>)
 8005932:	601a      	str	r2, [r3, #0]
}
 8005934:	46c0      	nop			@ (mov r8, r8)
 8005936:	46bd      	mov	sp, r7
 8005938:	b002      	add	sp, #8
 800593a:	bd80      	pop	{r7, pc}
 800593c:	200003a0 	.word	0x200003a0
 8005940:	2000042c 	.word	0x2000042c
 8005944:	20000440 	.word	0x20000440
 8005948:	2000045c 	.word	0x2000045c
 800594c:	20000470 	.word	0x20000470
 8005950:	20000488 	.word	0x20000488
 8005954:	20000454 	.word	0x20000454
 8005958:	20000458 	.word	0x20000458

0800595c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800595c:	b580      	push	{r7, lr}
 800595e:	b082      	sub	sp, #8
 8005960:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005962:	e01a      	b.n	800599a <prvCheckTasksWaitingTermination+0x3e>
		{
			taskENTER_CRITICAL();
 8005964:	f000 fadc 	bl	8005f20 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8005968:	4b10      	ldr	r3, [pc, #64]	@ (80059ac <prvCheckTasksWaitingTermination+0x50>)
 800596a:	68db      	ldr	r3, [r3, #12]
 800596c:	68db      	ldr	r3, [r3, #12]
 800596e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	3304      	adds	r3, #4
 8005974:	0018      	movs	r0, r3
 8005976:	f7fe fe34 	bl	80045e2 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800597a:	4b0d      	ldr	r3, [pc, #52]	@ (80059b0 <prvCheckTasksWaitingTermination+0x54>)
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	1e5a      	subs	r2, r3, #1
 8005980:	4b0b      	ldr	r3, [pc, #44]	@ (80059b0 <prvCheckTasksWaitingTermination+0x54>)
 8005982:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005984:	4b0b      	ldr	r3, [pc, #44]	@ (80059b4 <prvCheckTasksWaitingTermination+0x58>)
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	1e5a      	subs	r2, r3, #1
 800598a:	4b0a      	ldr	r3, [pc, #40]	@ (80059b4 <prvCheckTasksWaitingTermination+0x58>)
 800598c:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
 800598e:	f000 fad9 	bl	8005f44 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	0018      	movs	r0, r3
 8005996:	f000 f80f 	bl	80059b8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800599a:	4b06      	ldr	r3, [pc, #24]	@ (80059b4 <prvCheckTasksWaitingTermination+0x58>)
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d1e0      	bne.n	8005964 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80059a2:	46c0      	nop			@ (mov r8, r8)
 80059a4:	46c0      	nop			@ (mov r8, r8)
 80059a6:	46bd      	mov	sp, r7
 80059a8:	b002      	add	sp, #8
 80059aa:	bd80      	pop	{r7, pc}
 80059ac:	20000470 	.word	0x20000470
 80059b0:	2000049c 	.word	0x2000049c
 80059b4:	20000484 	.word	0x20000484

080059b8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80059b8:	b580      	push	{r7, lr}
 80059ba:	b082      	sub	sp, #8
 80059bc:	af00      	add	r7, sp, #0
 80059be:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	334c      	adds	r3, #76	@ 0x4c
 80059c4:	0018      	movs	r0, r3
 80059c6:	f000 fd53 	bl	8006470 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	229d      	movs	r2, #157	@ 0x9d
 80059ce:	5c9b      	ldrb	r3, [r3, r2]
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d109      	bne.n	80059e8 <prvDeleteTCB+0x30>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059d8:	0018      	movs	r0, r3
 80059da:	f000 fbe1 	bl	80061a0 <vPortFree>
				vPortFree( pxTCB );
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	0018      	movs	r0, r3
 80059e2:	f000 fbdd 	bl	80061a0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80059e6:	e011      	b.n	8005a0c <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	229d      	movs	r2, #157	@ 0x9d
 80059ec:	5c9b      	ldrb	r3, [r3, r2]
 80059ee:	2b01      	cmp	r3, #1
 80059f0:	d104      	bne.n	80059fc <prvDeleteTCB+0x44>
				vPortFree( pxTCB );
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	0018      	movs	r0, r3
 80059f6:	f000 fbd3 	bl	80061a0 <vPortFree>
	}
 80059fa:	e007      	b.n	8005a0c <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	229d      	movs	r2, #157	@ 0x9d
 8005a00:	5c9b      	ldrb	r3, [r3, r2]
 8005a02:	2b02      	cmp	r3, #2
 8005a04:	d002      	beq.n	8005a0c <prvDeleteTCB+0x54>
 8005a06:	b672      	cpsid	i
 8005a08:	46c0      	nop			@ (mov r8, r8)
 8005a0a:	e7fd      	b.n	8005a08 <prvDeleteTCB+0x50>
	}
 8005a0c:	46c0      	nop			@ (mov r8, r8)
 8005a0e:	46bd      	mov	sp, r7
 8005a10:	b002      	add	sp, #8
 8005a12:	bd80      	pop	{r7, pc}

08005a14 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005a14:	b580      	push	{r7, lr}
 8005a16:	b082      	sub	sp, #8
 8005a18:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005a1a:	4b0e      	ldr	r3, [pc, #56]	@ (8005a54 <prvResetNextTaskUnblockTime+0x40>)
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d101      	bne.n	8005a28 <prvResetNextTaskUnblockTime+0x14>
 8005a24:	2301      	movs	r3, #1
 8005a26:	e000      	b.n	8005a2a <prvResetNextTaskUnblockTime+0x16>
 8005a28:	2300      	movs	r3, #0
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d004      	beq.n	8005a38 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005a2e:	4b0a      	ldr	r3, [pc, #40]	@ (8005a58 <prvResetNextTaskUnblockTime+0x44>)
 8005a30:	2201      	movs	r2, #1
 8005a32:	4252      	negs	r2, r2
 8005a34:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005a36:	e008      	b.n	8005a4a <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005a38:	4b06      	ldr	r3, [pc, #24]	@ (8005a54 <prvResetNextTaskUnblockTime+0x40>)
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	68db      	ldr	r3, [r3, #12]
 8005a3e:	68db      	ldr	r3, [r3, #12]
 8005a40:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	685a      	ldr	r2, [r3, #4]
 8005a46:	4b04      	ldr	r3, [pc, #16]	@ (8005a58 <prvResetNextTaskUnblockTime+0x44>)
 8005a48:	601a      	str	r2, [r3, #0]
}
 8005a4a:	46c0      	nop			@ (mov r8, r8)
 8005a4c:	46bd      	mov	sp, r7
 8005a4e:	b002      	add	sp, #8
 8005a50:	bd80      	pop	{r7, pc}
 8005a52:	46c0      	nop			@ (mov r8, r8)
 8005a54:	20000454 	.word	0x20000454
 8005a58:	200004bc 	.word	0x200004bc

08005a5c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005a5c:	b580      	push	{r7, lr}
 8005a5e:	b082      	sub	sp, #8
 8005a60:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005a62:	4b0a      	ldr	r3, [pc, #40]	@ (8005a8c <xTaskGetSchedulerState+0x30>)
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d102      	bne.n	8005a70 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005a6a:	2301      	movs	r3, #1
 8005a6c:	607b      	str	r3, [r7, #4]
 8005a6e:	e008      	b.n	8005a82 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005a70:	4b07      	ldr	r3, [pc, #28]	@ (8005a90 <xTaskGetSchedulerState+0x34>)
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d102      	bne.n	8005a7e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005a78:	2302      	movs	r3, #2
 8005a7a:	607b      	str	r3, [r7, #4]
 8005a7c:	e001      	b.n	8005a82 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005a7e:	2300      	movs	r3, #0
 8005a80:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005a82:	687b      	ldr	r3, [r7, #4]
	}
 8005a84:	0018      	movs	r0, r3
 8005a86:	46bd      	mov	sp, r7
 8005a88:	b002      	add	sp, #8
 8005a8a:	bd80      	pop	{r7, pc}
 8005a8c:	200004a8 	.word	0x200004a8
 8005a90:	200004c4 	.word	0x200004c4

08005a94 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8005a94:	b580      	push	{r7, lr}
 8005a96:	b084      	sub	sp, #16
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = ( TCB_t * ) pxMutexHolder;
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8005aa0:	2300      	movs	r3, #0
 8005aa2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d056      	beq.n	8005b58 <xTaskPriorityInherit+0xc4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8005aaa:	68bb      	ldr	r3, [r7, #8]
 8005aac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005aae:	4b2d      	ldr	r3, [pc, #180]	@ (8005b64 <xTaskPriorityInherit+0xd0>)
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ab4:	429a      	cmp	r2, r3
 8005ab6:	d246      	bcs.n	8005b46 <xTaskPriorityInherit+0xb2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005ab8:	68bb      	ldr	r3, [r7, #8]
 8005aba:	699b      	ldr	r3, [r3, #24]
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	db06      	blt.n	8005ace <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005ac0:	4b28      	ldr	r3, [pc, #160]	@ (8005b64 <xTaskPriorityInherit+0xd0>)
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ac6:	2207      	movs	r2, #7
 8005ac8:	1ad2      	subs	r2, r2, r3
 8005aca:	68bb      	ldr	r3, [r7, #8]
 8005acc:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8005ace:	68bb      	ldr	r3, [r7, #8]
 8005ad0:	6959      	ldr	r1, [r3, #20]
 8005ad2:	68bb      	ldr	r3, [r7, #8]
 8005ad4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ad6:	0013      	movs	r3, r2
 8005ad8:	009b      	lsls	r3, r3, #2
 8005ada:	189b      	adds	r3, r3, r2
 8005adc:	009b      	lsls	r3, r3, #2
 8005ade:	4a22      	ldr	r2, [pc, #136]	@ (8005b68 <xTaskPriorityInherit+0xd4>)
 8005ae0:	189b      	adds	r3, r3, r2
 8005ae2:	4299      	cmp	r1, r3
 8005ae4:	d101      	bne.n	8005aea <xTaskPriorityInherit+0x56>
 8005ae6:	2301      	movs	r3, #1
 8005ae8:	e000      	b.n	8005aec <xTaskPriorityInherit+0x58>
 8005aea:	2300      	movs	r3, #0
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d022      	beq.n	8005b36 <xTaskPriorityInherit+0xa2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005af0:	68bb      	ldr	r3, [r7, #8]
 8005af2:	3304      	adds	r3, #4
 8005af4:	0018      	movs	r0, r3
 8005af6:	f7fe fd74 	bl	80045e2 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005afa:	4b1a      	ldr	r3, [pc, #104]	@ (8005b64 <xTaskPriorityInherit+0xd0>)
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b00:	68bb      	ldr	r3, [r7, #8]
 8005b02:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8005b04:	68bb      	ldr	r3, [r7, #8]
 8005b06:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b08:	4b18      	ldr	r3, [pc, #96]	@ (8005b6c <xTaskPriorityInherit+0xd8>)
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	429a      	cmp	r2, r3
 8005b0e:	d903      	bls.n	8005b18 <xTaskPriorityInherit+0x84>
 8005b10:	68bb      	ldr	r3, [r7, #8]
 8005b12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b14:	4b15      	ldr	r3, [pc, #84]	@ (8005b6c <xTaskPriorityInherit+0xd8>)
 8005b16:	601a      	str	r2, [r3, #0]
 8005b18:	68bb      	ldr	r3, [r7, #8]
 8005b1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b1c:	0013      	movs	r3, r2
 8005b1e:	009b      	lsls	r3, r3, #2
 8005b20:	189b      	adds	r3, r3, r2
 8005b22:	009b      	lsls	r3, r3, #2
 8005b24:	4a10      	ldr	r2, [pc, #64]	@ (8005b68 <xTaskPriorityInherit+0xd4>)
 8005b26:	189a      	adds	r2, r3, r2
 8005b28:	68bb      	ldr	r3, [r7, #8]
 8005b2a:	3304      	adds	r3, #4
 8005b2c:	0019      	movs	r1, r3
 8005b2e:	0010      	movs	r0, r2
 8005b30:	f7fe fcff 	bl	8004532 <vListInsertEnd>
 8005b34:	e004      	b.n	8005b40 <xTaskPriorityInherit+0xac>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005b36:	4b0b      	ldr	r3, [pc, #44]	@ (8005b64 <xTaskPriorityInherit+0xd0>)
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b3c:	68bb      	ldr	r3, [r7, #8]
 8005b3e:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8005b40:	2301      	movs	r3, #1
 8005b42:	60fb      	str	r3, [r7, #12]
 8005b44:	e008      	b.n	8005b58 <xTaskPriorityInherit+0xc4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8005b46:	68bb      	ldr	r3, [r7, #8]
 8005b48:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005b4a:	4b06      	ldr	r3, [pc, #24]	@ (8005b64 <xTaskPriorityInherit+0xd0>)
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b50:	429a      	cmp	r2, r3
 8005b52:	d201      	bcs.n	8005b58 <xTaskPriorityInherit+0xc4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8005b54:	2301      	movs	r3, #1
 8005b56:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005b58:	68fb      	ldr	r3, [r7, #12]
	}
 8005b5a:	0018      	movs	r0, r3
 8005b5c:	46bd      	mov	sp, r7
 8005b5e:	b004      	add	sp, #16
 8005b60:	bd80      	pop	{r7, pc}
 8005b62:	46c0      	nop			@ (mov r8, r8)
 8005b64:	2000039c 	.word	0x2000039c
 8005b68:	200003a0 	.word	0x200003a0
 8005b6c:	200004a4 	.word	0x200004a4

08005b70 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005b70:	b580      	push	{r7, lr}
 8005b72:	b084      	sub	sp, #16
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8005b7c:	2300      	movs	r3, #0
 8005b7e:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d046      	beq.n	8005c14 <xTaskPriorityDisinherit+0xa4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005b86:	4b26      	ldr	r3, [pc, #152]	@ (8005c20 <xTaskPriorityDisinherit+0xb0>)
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	68ba      	ldr	r2, [r7, #8]
 8005b8c:	429a      	cmp	r2, r3
 8005b8e:	d002      	beq.n	8005b96 <xTaskPriorityDisinherit+0x26>
 8005b90:	b672      	cpsid	i
 8005b92:	46c0      	nop			@ (mov r8, r8)
 8005b94:	e7fd      	b.n	8005b92 <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 8005b96:	68bb      	ldr	r3, [r7, #8]
 8005b98:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d102      	bne.n	8005ba4 <xTaskPriorityDisinherit+0x34>
 8005b9e:	b672      	cpsid	i
 8005ba0:	46c0      	nop			@ (mov r8, r8)
 8005ba2:	e7fd      	b.n	8005ba0 <xTaskPriorityDisinherit+0x30>
			( pxTCB->uxMutexesHeld )--;
 8005ba4:	68bb      	ldr	r3, [r7, #8]
 8005ba6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005ba8:	1e5a      	subs	r2, r3, #1
 8005baa:	68bb      	ldr	r3, [r7, #8]
 8005bac:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005bae:	68bb      	ldr	r3, [r7, #8]
 8005bb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005bb2:	68bb      	ldr	r3, [r7, #8]
 8005bb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005bb6:	429a      	cmp	r2, r3
 8005bb8:	d02c      	beq.n	8005c14 <xTaskPriorityDisinherit+0xa4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005bba:	68bb      	ldr	r3, [r7, #8]
 8005bbc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d128      	bne.n	8005c14 <xTaskPriorityDisinherit+0xa4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005bc2:	68bb      	ldr	r3, [r7, #8]
 8005bc4:	3304      	adds	r3, #4
 8005bc6:	0018      	movs	r0, r3
 8005bc8:	f7fe fd0b 	bl	80045e2 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005bcc:	68bb      	ldr	r3, [r7, #8]
 8005bce:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005bd0:	68bb      	ldr	r3, [r7, #8]
 8005bd2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005bd4:	68bb      	ldr	r3, [r7, #8]
 8005bd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bd8:	2207      	movs	r2, #7
 8005bda:	1ad2      	subs	r2, r2, r3
 8005bdc:	68bb      	ldr	r3, [r7, #8]
 8005bde:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005be0:	68bb      	ldr	r3, [r7, #8]
 8005be2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005be4:	4b0f      	ldr	r3, [pc, #60]	@ (8005c24 <xTaskPriorityDisinherit+0xb4>)
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	429a      	cmp	r2, r3
 8005bea:	d903      	bls.n	8005bf4 <xTaskPriorityDisinherit+0x84>
 8005bec:	68bb      	ldr	r3, [r7, #8]
 8005bee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005bf0:	4b0c      	ldr	r3, [pc, #48]	@ (8005c24 <xTaskPriorityDisinherit+0xb4>)
 8005bf2:	601a      	str	r2, [r3, #0]
 8005bf4:	68bb      	ldr	r3, [r7, #8]
 8005bf6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005bf8:	0013      	movs	r3, r2
 8005bfa:	009b      	lsls	r3, r3, #2
 8005bfc:	189b      	adds	r3, r3, r2
 8005bfe:	009b      	lsls	r3, r3, #2
 8005c00:	4a09      	ldr	r2, [pc, #36]	@ (8005c28 <xTaskPriorityDisinherit+0xb8>)
 8005c02:	189a      	adds	r2, r3, r2
 8005c04:	68bb      	ldr	r3, [r7, #8]
 8005c06:	3304      	adds	r3, #4
 8005c08:	0019      	movs	r1, r3
 8005c0a:	0010      	movs	r0, r2
 8005c0c:	f7fe fc91 	bl	8004532 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005c10:	2301      	movs	r3, #1
 8005c12:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005c14:	68fb      	ldr	r3, [r7, #12]
	}
 8005c16:	0018      	movs	r0, r3
 8005c18:	46bd      	mov	sp, r7
 8005c1a:	b004      	add	sp, #16
 8005c1c:	bd80      	pop	{r7, pc}
 8005c1e:	46c0      	nop			@ (mov r8, r8)
 8005c20:	2000039c 	.word	0x2000039c
 8005c24:	200004a4 	.word	0x200004a4
 8005c28:	200003a0 	.word	0x200003a0

08005c2c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8005c2c:	b580      	push	{r7, lr}
 8005c2e:	b086      	sub	sp, #24
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	6078      	str	r0, [r7, #4]
 8005c34:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	613b      	str	r3, [r7, #16]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8005c3a:	2301      	movs	r3, #1
 8005c3c:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d05f      	beq.n	8005d04 <vTaskPriorityDisinheritAfterTimeout+0xd8>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8005c44:	693b      	ldr	r3, [r7, #16]
 8005c46:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d102      	bne.n	8005c52 <vTaskPriorityDisinheritAfterTimeout+0x26>
 8005c4c:	b672      	cpsid	i
 8005c4e:	46c0      	nop			@ (mov r8, r8)
 8005c50:	e7fd      	b.n	8005c4e <vTaskPriorityDisinheritAfterTimeout+0x22>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8005c52:	693b      	ldr	r3, [r7, #16]
 8005c54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c56:	683a      	ldr	r2, [r7, #0]
 8005c58:	429a      	cmp	r2, r3
 8005c5a:	d902      	bls.n	8005c62 <vTaskPriorityDisinheritAfterTimeout+0x36>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8005c5c:	683b      	ldr	r3, [r7, #0]
 8005c5e:	617b      	str	r3, [r7, #20]
 8005c60:	e002      	b.n	8005c68 <vTaskPriorityDisinheritAfterTimeout+0x3c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8005c62:	693b      	ldr	r3, [r7, #16]
 8005c64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c66:	617b      	str	r3, [r7, #20]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8005c68:	693b      	ldr	r3, [r7, #16]
 8005c6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c6c:	697a      	ldr	r2, [r7, #20]
 8005c6e:	429a      	cmp	r2, r3
 8005c70:	d048      	beq.n	8005d04 <vTaskPriorityDisinheritAfterTimeout+0xd8>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8005c72:	693b      	ldr	r3, [r7, #16]
 8005c74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c76:	68fa      	ldr	r2, [r7, #12]
 8005c78:	429a      	cmp	r2, r3
 8005c7a:	d143      	bne.n	8005d04 <vTaskPriorityDisinheritAfterTimeout+0xd8>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8005c7c:	4b23      	ldr	r3, [pc, #140]	@ (8005d0c <vTaskPriorityDisinheritAfterTimeout+0xe0>)
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	693a      	ldr	r2, [r7, #16]
 8005c82:	429a      	cmp	r2, r3
 8005c84:	d102      	bne.n	8005c8c <vTaskPriorityDisinheritAfterTimeout+0x60>
 8005c86:	b672      	cpsid	i
 8005c88:	46c0      	nop			@ (mov r8, r8)
 8005c8a:	e7fd      	b.n	8005c88 <vTaskPriorityDisinheritAfterTimeout+0x5c>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8005c8c:	693b      	ldr	r3, [r7, #16]
 8005c8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c90:	60bb      	str	r3, [r7, #8]
					pxTCB->uxPriority = uxPriorityToUse;
 8005c92:	693b      	ldr	r3, [r7, #16]
 8005c94:	697a      	ldr	r2, [r7, #20]
 8005c96:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005c98:	693b      	ldr	r3, [r7, #16]
 8005c9a:	699b      	ldr	r3, [r3, #24]
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	db04      	blt.n	8005caa <vTaskPriorityDisinheritAfterTimeout+0x7e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005ca0:	697b      	ldr	r3, [r7, #20]
 8005ca2:	2207      	movs	r2, #7
 8005ca4:	1ad2      	subs	r2, r2, r3
 8005ca6:	693b      	ldr	r3, [r7, #16]
 8005ca8:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8005caa:	693b      	ldr	r3, [r7, #16]
 8005cac:	6959      	ldr	r1, [r3, #20]
 8005cae:	68ba      	ldr	r2, [r7, #8]
 8005cb0:	0013      	movs	r3, r2
 8005cb2:	009b      	lsls	r3, r3, #2
 8005cb4:	189b      	adds	r3, r3, r2
 8005cb6:	009b      	lsls	r3, r3, #2
 8005cb8:	4a15      	ldr	r2, [pc, #84]	@ (8005d10 <vTaskPriorityDisinheritAfterTimeout+0xe4>)
 8005cba:	189b      	adds	r3, r3, r2
 8005cbc:	4299      	cmp	r1, r3
 8005cbe:	d101      	bne.n	8005cc4 <vTaskPriorityDisinheritAfterTimeout+0x98>
 8005cc0:	2301      	movs	r3, #1
 8005cc2:	e000      	b.n	8005cc6 <vTaskPriorityDisinheritAfterTimeout+0x9a>
 8005cc4:	2300      	movs	r3, #0
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d01c      	beq.n	8005d04 <vTaskPriorityDisinheritAfterTimeout+0xd8>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005cca:	693b      	ldr	r3, [r7, #16]
 8005ccc:	3304      	adds	r3, #4
 8005cce:	0018      	movs	r0, r3
 8005cd0:	f7fe fc87 	bl	80045e2 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8005cd4:	693b      	ldr	r3, [r7, #16]
 8005cd6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005cd8:	4b0e      	ldr	r3, [pc, #56]	@ (8005d14 <vTaskPriorityDisinheritAfterTimeout+0xe8>)
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	429a      	cmp	r2, r3
 8005cde:	d903      	bls.n	8005ce8 <vTaskPriorityDisinheritAfterTimeout+0xbc>
 8005ce0:	693b      	ldr	r3, [r7, #16]
 8005ce2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ce4:	4b0b      	ldr	r3, [pc, #44]	@ (8005d14 <vTaskPriorityDisinheritAfterTimeout+0xe8>)
 8005ce6:	601a      	str	r2, [r3, #0]
 8005ce8:	693b      	ldr	r3, [r7, #16]
 8005cea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005cec:	0013      	movs	r3, r2
 8005cee:	009b      	lsls	r3, r3, #2
 8005cf0:	189b      	adds	r3, r3, r2
 8005cf2:	009b      	lsls	r3, r3, #2
 8005cf4:	4a06      	ldr	r2, [pc, #24]	@ (8005d10 <vTaskPriorityDisinheritAfterTimeout+0xe4>)
 8005cf6:	189a      	adds	r2, r3, r2
 8005cf8:	693b      	ldr	r3, [r7, #16]
 8005cfa:	3304      	adds	r3, #4
 8005cfc:	0019      	movs	r1, r3
 8005cfe:	0010      	movs	r0, r2
 8005d00:	f7fe fc17 	bl	8004532 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005d04:	46c0      	nop			@ (mov r8, r8)
 8005d06:	46bd      	mov	sp, r7
 8005d08:	b006      	add	sp, #24
 8005d0a:	bd80      	pop	{r7, pc}
 8005d0c:	2000039c 	.word	0x2000039c
 8005d10:	200003a0 	.word	0x200003a0
 8005d14:	200004a4 	.word	0x200004a4

08005d18 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 8005d18:	b580      	push	{r7, lr}
 8005d1a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8005d1c:	4b06      	ldr	r3, [pc, #24]	@ (8005d38 <pvTaskIncrementMutexHeldCount+0x20>)
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d004      	beq.n	8005d2e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8005d24:	4b04      	ldr	r3, [pc, #16]	@ (8005d38 <pvTaskIncrementMutexHeldCount+0x20>)
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005d2a:	3201      	adds	r2, #1
 8005d2c:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 8005d2e:	4b02      	ldr	r3, [pc, #8]	@ (8005d38 <pvTaskIncrementMutexHeldCount+0x20>)
 8005d30:	681b      	ldr	r3, [r3, #0]
	}
 8005d32:	0018      	movs	r0, r3
 8005d34:	46bd      	mov	sp, r7
 8005d36:	bd80      	pop	{r7, pc}
 8005d38:	2000039c 	.word	0x2000039c

08005d3c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005d3c:	b580      	push	{r7, lr}
 8005d3e:	b084      	sub	sp, #16
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	6078      	str	r0, [r7, #4]
 8005d44:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005d46:	4b21      	ldr	r3, [pc, #132]	@ (8005dcc <prvAddCurrentTaskToDelayedList+0x90>)
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005d4c:	4b20      	ldr	r3, [pc, #128]	@ (8005dd0 <prvAddCurrentTaskToDelayedList+0x94>)
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	3304      	adds	r3, #4
 8005d52:	0018      	movs	r0, r3
 8005d54:	f7fe fc45 	bl	80045e2 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	3301      	adds	r3, #1
 8005d5c:	d10b      	bne.n	8005d76 <prvAddCurrentTaskToDelayedList+0x3a>
 8005d5e:	683b      	ldr	r3, [r7, #0]
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d008      	beq.n	8005d76 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005d64:	4b1a      	ldr	r3, [pc, #104]	@ (8005dd0 <prvAddCurrentTaskToDelayedList+0x94>)
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	1d1a      	adds	r2, r3, #4
 8005d6a:	4b1a      	ldr	r3, [pc, #104]	@ (8005dd4 <prvAddCurrentTaskToDelayedList+0x98>)
 8005d6c:	0011      	movs	r1, r2
 8005d6e:	0018      	movs	r0, r3
 8005d70:	f7fe fbdf 	bl	8004532 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005d74:	e026      	b.n	8005dc4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005d76:	68fa      	ldr	r2, [r7, #12]
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	18d3      	adds	r3, r2, r3
 8005d7c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005d7e:	4b14      	ldr	r3, [pc, #80]	@ (8005dd0 <prvAddCurrentTaskToDelayedList+0x94>)
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	68ba      	ldr	r2, [r7, #8]
 8005d84:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005d86:	68ba      	ldr	r2, [r7, #8]
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	429a      	cmp	r2, r3
 8005d8c:	d209      	bcs.n	8005da2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005d8e:	4b12      	ldr	r3, [pc, #72]	@ (8005dd8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8005d90:	681a      	ldr	r2, [r3, #0]
 8005d92:	4b0f      	ldr	r3, [pc, #60]	@ (8005dd0 <prvAddCurrentTaskToDelayedList+0x94>)
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	3304      	adds	r3, #4
 8005d98:	0019      	movs	r1, r3
 8005d9a:	0010      	movs	r0, r2
 8005d9c:	f7fe fbeb 	bl	8004576 <vListInsert>
}
 8005da0:	e010      	b.n	8005dc4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005da2:	4b0e      	ldr	r3, [pc, #56]	@ (8005ddc <prvAddCurrentTaskToDelayedList+0xa0>)
 8005da4:	681a      	ldr	r2, [r3, #0]
 8005da6:	4b0a      	ldr	r3, [pc, #40]	@ (8005dd0 <prvAddCurrentTaskToDelayedList+0x94>)
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	3304      	adds	r3, #4
 8005dac:	0019      	movs	r1, r3
 8005dae:	0010      	movs	r0, r2
 8005db0:	f7fe fbe1 	bl	8004576 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005db4:	4b0a      	ldr	r3, [pc, #40]	@ (8005de0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	68ba      	ldr	r2, [r7, #8]
 8005dba:	429a      	cmp	r2, r3
 8005dbc:	d202      	bcs.n	8005dc4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005dbe:	4b08      	ldr	r3, [pc, #32]	@ (8005de0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005dc0:	68ba      	ldr	r2, [r7, #8]
 8005dc2:	601a      	str	r2, [r3, #0]
}
 8005dc4:	46c0      	nop			@ (mov r8, r8)
 8005dc6:	46bd      	mov	sp, r7
 8005dc8:	b004      	add	sp, #16
 8005dca:	bd80      	pop	{r7, pc}
 8005dcc:	200004a0 	.word	0x200004a0
 8005dd0:	2000039c 	.word	0x2000039c
 8005dd4:	20000488 	.word	0x20000488
 8005dd8:	20000458 	.word	0x20000458
 8005ddc:	20000454 	.word	0x20000454
 8005de0:	200004bc 	.word	0x200004bc

08005de4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005de4:	b580      	push	{r7, lr}
 8005de6:	b084      	sub	sp, #16
 8005de8:	af00      	add	r7, sp, #0
 8005dea:	60f8      	str	r0, [r7, #12]
 8005dec:	60b9      	str	r1, [r7, #8]
 8005dee:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	3b04      	subs	r3, #4
 8005df4:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	2280      	movs	r2, #128	@ 0x80
 8005dfa:	0452      	lsls	r2, r2, #17
 8005dfc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	3b04      	subs	r3, #4
 8005e02:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 8005e04:	68ba      	ldr	r2, [r7, #8]
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	3b04      	subs	r3, #4
 8005e0e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005e10:	4a08      	ldr	r2, [pc, #32]	@ (8005e34 <pxPortInitialiseStack+0x50>)
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	3b14      	subs	r3, #20
 8005e1a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005e1c:	687a      	ldr	r2, [r7, #4]
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	3b20      	subs	r3, #32
 8005e26:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005e28:	68fb      	ldr	r3, [r7, #12]
}
 8005e2a:	0018      	movs	r0, r3
 8005e2c:	46bd      	mov	sp, r7
 8005e2e:	b004      	add	sp, #16
 8005e30:	bd80      	pop	{r7, pc}
 8005e32:	46c0      	nop			@ (mov r8, r8)
 8005e34:	08005e39 	.word	0x08005e39

08005e38 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005e38:	b580      	push	{r7, lr}
 8005e3a:	b082      	sub	sp, #8
 8005e3c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8005e3e:	2300      	movs	r3, #0
 8005e40:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005e42:	4b08      	ldr	r3, [pc, #32]	@ (8005e64 <prvTaskExitError+0x2c>)
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	3301      	adds	r3, #1
 8005e48:	d002      	beq.n	8005e50 <prvTaskExitError+0x18>
 8005e4a:	b672      	cpsid	i
 8005e4c:	46c0      	nop			@ (mov r8, r8)
 8005e4e:	e7fd      	b.n	8005e4c <prvTaskExitError+0x14>
	portDISABLE_INTERRUPTS();
 8005e50:	b672      	cpsid	i
	while( ulDummy == 0 )
 8005e52:	46c0      	nop			@ (mov r8, r8)
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d0fc      	beq.n	8005e54 <prvTaskExitError+0x1c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005e5a:	46c0      	nop			@ (mov r8, r8)
 8005e5c:	46c0      	nop			@ (mov r8, r8)
 8005e5e:	46bd      	mov	sp, r7
 8005e60:	b002      	add	sp, #8
 8005e62:	bd80      	pop	{r7, pc}
 8005e64:	2000001c 	.word	0x2000001c

08005e68 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 8005e68:	b580      	push	{r7, lr}
 8005e6a:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 8005e6c:	46c0      	nop			@ (mov r8, r8)
 8005e6e:	46bd      	mov	sp, r7
 8005e70:	bd80      	pop	{r7, pc}
	...

08005e80 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 8005e80:	4a0b      	ldr	r2, [pc, #44]	@ (8005eb0 <pxCurrentTCBConst2>)
 8005e82:	6813      	ldr	r3, [r2, #0]
 8005e84:	6818      	ldr	r0, [r3, #0]
 8005e86:	3020      	adds	r0, #32
 8005e88:	f380 8809 	msr	PSP, r0
 8005e8c:	2002      	movs	r0, #2
 8005e8e:	f380 8814 	msr	CONTROL, r0
 8005e92:	f3bf 8f6f 	isb	sy
 8005e96:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 8005e98:	46ae      	mov	lr, r5
 8005e9a:	bc08      	pop	{r3}
 8005e9c:	bc04      	pop	{r2}
 8005e9e:	b662      	cpsie	i
 8005ea0:	4718      	bx	r3
 8005ea2:	46c0      	nop			@ (mov r8, r8)
 8005ea4:	46c0      	nop			@ (mov r8, r8)
 8005ea6:	46c0      	nop			@ (mov r8, r8)
 8005ea8:	46c0      	nop			@ (mov r8, r8)
 8005eaa:	46c0      	nop			@ (mov r8, r8)
 8005eac:	46c0      	nop			@ (mov r8, r8)
 8005eae:	46c0      	nop			@ (mov r8, r8)

08005eb0 <pxCurrentTCBConst2>:
 8005eb0:	2000039c 	.word	0x2000039c
	"	bx   r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
 8005eb4:	46c0      	nop			@ (mov r8, r8)
 8005eb6:	46c0      	nop			@ (mov r8, r8)

08005eb8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005eb8:	b580      	push	{r7, lr}
 8005eba:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 8005ebc:	4b0e      	ldr	r3, [pc, #56]	@ (8005ef8 <xPortStartScheduler+0x40>)
 8005ebe:	681a      	ldr	r2, [r3, #0]
 8005ec0:	4b0d      	ldr	r3, [pc, #52]	@ (8005ef8 <xPortStartScheduler+0x40>)
 8005ec2:	21ff      	movs	r1, #255	@ 0xff
 8005ec4:	0409      	lsls	r1, r1, #16
 8005ec6:	430a      	orrs	r2, r1
 8005ec8:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
 8005eca:	4b0b      	ldr	r3, [pc, #44]	@ (8005ef8 <xPortStartScheduler+0x40>)
 8005ecc:	681a      	ldr	r2, [r3, #0]
 8005ece:	4b0a      	ldr	r3, [pc, #40]	@ (8005ef8 <xPortStartScheduler+0x40>)
 8005ed0:	21ff      	movs	r1, #255	@ 0xff
 8005ed2:	0609      	lsls	r1, r1, #24
 8005ed4:	430a      	orrs	r2, r1
 8005ed6:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
 8005ed8:	f000 f898 	bl	800600c <prvSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005edc:	4b07      	ldr	r3, [pc, #28]	@ (8005efc <xPortStartScheduler+0x44>)
 8005ede:	2200      	movs	r2, #0
 8005ee0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 8005ee2:	f7ff ffcd 	bl	8005e80 <vPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005ee6:	f7ff fb9d 	bl	8005624 <vTaskSwitchContext>
	prvTaskExitError();
 8005eea:	f7ff ffa5 	bl	8005e38 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005eee:	2300      	movs	r3, #0
}
 8005ef0:	0018      	movs	r0, r3
 8005ef2:	46bd      	mov	sp, r7
 8005ef4:	bd80      	pop	{r7, pc}
 8005ef6:	46c0      	nop			@ (mov r8, r8)
 8005ef8:	e000ed20 	.word	0xe000ed20
 8005efc:	2000001c 	.word	0x2000001c

08005f00 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 8005f00:	b580      	push	{r7, lr}
 8005f02:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
 8005f04:	4b05      	ldr	r3, [pc, #20]	@ (8005f1c <vPortYield+0x1c>)
 8005f06:	2280      	movs	r2, #128	@ 0x80
 8005f08:	0552      	lsls	r2, r2, #21
 8005f0a:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 8005f0c:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8005f10:	f3bf 8f6f 	isb	sy
}
 8005f14:	46c0      	nop			@ (mov r8, r8)
 8005f16:	46bd      	mov	sp, r7
 8005f18:	bd80      	pop	{r7, pc}
 8005f1a:	46c0      	nop			@ (mov r8, r8)
 8005f1c:	e000ed04 	.word	0xe000ed04

08005f20 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005f20:	b580      	push	{r7, lr}
 8005f22:	af00      	add	r7, sp, #0
    portDISABLE_INTERRUPTS();
 8005f24:	b672      	cpsid	i
    uxCriticalNesting++;
 8005f26:	4b06      	ldr	r3, [pc, #24]	@ (8005f40 <vPortEnterCritical+0x20>)
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	1c5a      	adds	r2, r3, #1
 8005f2c:	4b04      	ldr	r3, [pc, #16]	@ (8005f40 <vPortEnterCritical+0x20>)
 8005f2e:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
 8005f30:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8005f34:	f3bf 8f6f 	isb	sy
}
 8005f38:	46c0      	nop			@ (mov r8, r8)
 8005f3a:	46bd      	mov	sp, r7
 8005f3c:	bd80      	pop	{r7, pc}
 8005f3e:	46c0      	nop			@ (mov r8, r8)
 8005f40:	2000001c 	.word	0x2000001c

08005f44 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005f44:	b580      	push	{r7, lr}
 8005f46:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005f48:	4b09      	ldr	r3, [pc, #36]	@ (8005f70 <vPortExitCritical+0x2c>)
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d102      	bne.n	8005f56 <vPortExitCritical+0x12>
 8005f50:	b672      	cpsid	i
 8005f52:	46c0      	nop			@ (mov r8, r8)
 8005f54:	e7fd      	b.n	8005f52 <vPortExitCritical+0xe>
    uxCriticalNesting--;
 8005f56:	4b06      	ldr	r3, [pc, #24]	@ (8005f70 <vPortExitCritical+0x2c>)
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	1e5a      	subs	r2, r3, #1
 8005f5c:	4b04      	ldr	r3, [pc, #16]	@ (8005f70 <vPortExitCritical+0x2c>)
 8005f5e:	601a      	str	r2, [r3, #0]
    if( uxCriticalNesting == 0 )
 8005f60:	4b03      	ldr	r3, [pc, #12]	@ (8005f70 <vPortExitCritical+0x2c>)
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d100      	bne.n	8005f6a <vPortExitCritical+0x26>
    {
        portENABLE_INTERRUPTS();
 8005f68:	b662      	cpsie	i
    }
}
 8005f6a:	46c0      	nop			@ (mov r8, r8)
 8005f6c:	46bd      	mov	sp, r7
 8005f6e:	bd80      	pop	{r7, pc}
 8005f70:	2000001c 	.word	0x2000001c

08005f74 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 8005f74:	f3ef 8010 	mrs	r0, PRIMASK
 8005f78:	b672      	cpsid	i
 8005f7a:	4770      	bx	lr
	/* To avoid compiler warnings.  The return statement will nevere be reached,
	but some compilers warn if it is not included, while others won't compile if
	it is. */
	return 0;
#endif
}
 8005f7c:	46c0      	nop			@ (mov r8, r8)
 8005f7e:	0018      	movs	r0, r3

08005f80 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 8005f80:	f380 8810 	msr	PRIMASK, r0
 8005f84:	4770      	bx	lr
	/* Just to avoid compiler warning.  ulMask is used from the asm code but
	the compiler can't see that.  Some compilers generate warnings without the
	following line, while others generate warnings if the line is included. */
	( void ) ulMask;
#endif
}
 8005f86:	46c0      	nop			@ (mov r8, r8)
	...

08005f90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005f90:	f3ef 8009 	mrs	r0, PSP
 8005f94:	4b0e      	ldr	r3, [pc, #56]	@ (8005fd0 <pxCurrentTCBConst>)
 8005f96:	681a      	ldr	r2, [r3, #0]
 8005f98:	3820      	subs	r0, #32
 8005f9a:	6010      	str	r0, [r2, #0]
 8005f9c:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8005f9e:	4644      	mov	r4, r8
 8005fa0:	464d      	mov	r5, r9
 8005fa2:	4656      	mov	r6, sl
 8005fa4:	465f      	mov	r7, fp
 8005fa6:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8005fa8:	b508      	push	{r3, lr}
 8005faa:	b672      	cpsid	i
 8005fac:	f7ff fb3a 	bl	8005624 <vTaskSwitchContext>
 8005fb0:	b662      	cpsie	i
 8005fb2:	bc0c      	pop	{r2, r3}
 8005fb4:	6811      	ldr	r1, [r2, #0]
 8005fb6:	6808      	ldr	r0, [r1, #0]
 8005fb8:	3010      	adds	r0, #16
 8005fba:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 8005fbc:	46a0      	mov	r8, r4
 8005fbe:	46a9      	mov	r9, r5
 8005fc0:	46b2      	mov	sl, r6
 8005fc2:	46bb      	mov	fp, r7
 8005fc4:	f380 8809 	msr	PSP, r0
 8005fc8:	3820      	subs	r0, #32
 8005fca:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 8005fcc:	4718      	bx	r3
 8005fce:	46c0      	nop			@ (mov r8, r8)

08005fd0 <pxCurrentTCBConst>:
 8005fd0:	2000039c 	.word	0x2000039c
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
 8005fd4:	46c0      	nop			@ (mov r8, r8)
 8005fd6:	46c0      	nop			@ (mov r8, r8)

08005fd8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005fd8:	b580      	push	{r7, lr}
 8005fda:	b082      	sub	sp, #8
 8005fdc:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 8005fde:	f7ff ffc9 	bl	8005f74 <ulSetInterruptMaskFromISR>
 8005fe2:	0003      	movs	r3, r0
 8005fe4:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005fe6:	f7ff fa67 	bl	80054b8 <xTaskIncrementTick>
 8005fea:	1e03      	subs	r3, r0, #0
 8005fec:	d003      	beq.n	8005ff6 <xPortSysTickHandler+0x1e>
		{
			/* Pend a context switch. */
			*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
 8005fee:	4b06      	ldr	r3, [pc, #24]	@ (8006008 <xPortSysTickHandler+0x30>)
 8005ff0:	2280      	movs	r2, #128	@ 0x80
 8005ff2:	0552      	lsls	r2, r2, #21
 8005ff4:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	0018      	movs	r0, r3
 8005ffa:	f7ff ffc1 	bl	8005f80 <vClearInterruptMaskFromISR>
}
 8005ffe:	46c0      	nop			@ (mov r8, r8)
 8006000:	46bd      	mov	sp, r7
 8006002:	b002      	add	sp, #8
 8006004:	bd80      	pop	{r7, pc}
 8006006:	46c0      	nop			@ (mov r8, r8)
 8006008:	e000ed04 	.word	0xe000ed04

0800600c <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
 800600c:	b580      	push	{r7, lr}
 800600e:	af00      	add	r7, sp, #0
   ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 }
 #endif /* configUSE_TICKLESS_IDLE */

/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL = 0UL;
 8006010:	4b0b      	ldr	r3, [pc, #44]	@ (8006040 <prvSetupTimerInterrupt+0x34>)
 8006012:	2200      	movs	r2, #0
 8006014:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE = 0UL;
 8006016:	4b0b      	ldr	r3, [pc, #44]	@ (8006044 <prvSetupTimerInterrupt+0x38>)
 8006018:	2200      	movs	r2, #0
 800601a:	601a      	str	r2, [r3, #0]

 /* Configure SysTick to interrupt at the requested rate. */
 portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800601c:	4b0a      	ldr	r3, [pc, #40]	@ (8006048 <prvSetupTimerInterrupt+0x3c>)
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	22fa      	movs	r2, #250	@ 0xfa
 8006022:	0091      	lsls	r1, r2, #2
 8006024:	0018      	movs	r0, r3
 8006026:	f7fa f881 	bl	800012c <__udivsi3>
 800602a:	0003      	movs	r3, r0
 800602c:	001a      	movs	r2, r3
 800602e:	4b07      	ldr	r3, [pc, #28]	@ (800604c <prvSetupTimerInterrupt+0x40>)
 8006030:	3a01      	subs	r2, #1
 8006032:	601a      	str	r2, [r3, #0]
 portNVIC_SYSTICK_CTRL = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
 8006034:	4b02      	ldr	r3, [pc, #8]	@ (8006040 <prvSetupTimerInterrupt+0x34>)
 8006036:	2207      	movs	r2, #7
 8006038:	601a      	str	r2, [r3, #0]
}
 800603a:	46c0      	nop			@ (mov r8, r8)
 800603c:	46bd      	mov	sp, r7
 800603e:	bd80      	pop	{r7, pc}
 8006040:	e000e010 	.word	0xe000e010
 8006044:	e000e018 	.word	0xe000e018
 8006048:	20000010 	.word	0x20000010
 800604c:	e000e014 	.word	0xe000e014

08006050 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006050:	b580      	push	{r7, lr}
 8006052:	b086      	sub	sp, #24
 8006054:	af00      	add	r7, sp, #0
 8006056:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006058:	2300      	movs	r3, #0
 800605a:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 800605c:	f7ff f994 	bl	8005388 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006060:	4b4a      	ldr	r3, [pc, #296]	@ (800618c <pvPortMalloc+0x13c>)
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	2b00      	cmp	r3, #0
 8006066:	d101      	bne.n	800606c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006068:	f000 f8e4 	bl	8006234 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800606c:	4b48      	ldr	r3, [pc, #288]	@ (8006190 <pvPortMalloc+0x140>)
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	687a      	ldr	r2, [r7, #4]
 8006072:	4013      	ands	r3, r2
 8006074:	d000      	beq.n	8006078 <pvPortMalloc+0x28>
 8006076:	e07b      	b.n	8006170 <pvPortMalloc+0x120>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	2b00      	cmp	r3, #0
 800607c:	d013      	beq.n	80060a6 <pvPortMalloc+0x56>
			{
				xWantedSize += xHeapStructSize;
 800607e:	2208      	movs	r2, #8
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	189b      	adds	r3, r3, r2
 8006084:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	2207      	movs	r2, #7
 800608a:	4013      	ands	r3, r2
 800608c:	d00b      	beq.n	80060a6 <pvPortMalloc+0x56>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	2207      	movs	r2, #7
 8006092:	4393      	bics	r3, r2
 8006094:	3308      	adds	r3, #8
 8006096:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	2207      	movs	r2, #7
 800609c:	4013      	ands	r3, r2
 800609e:	d002      	beq.n	80060a6 <pvPortMalloc+0x56>
 80060a0:	b672      	cpsid	i
 80060a2:	46c0      	nop			@ (mov r8, r8)
 80060a4:	e7fd      	b.n	80060a2 <pvPortMalloc+0x52>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d061      	beq.n	8006170 <pvPortMalloc+0x120>
 80060ac:	4b39      	ldr	r3, [pc, #228]	@ (8006194 <pvPortMalloc+0x144>)
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	687a      	ldr	r2, [r7, #4]
 80060b2:	429a      	cmp	r2, r3
 80060b4:	d85c      	bhi.n	8006170 <pvPortMalloc+0x120>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80060b6:	4b38      	ldr	r3, [pc, #224]	@ (8006198 <pvPortMalloc+0x148>)
 80060b8:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 80060ba:	4b37      	ldr	r3, [pc, #220]	@ (8006198 <pvPortMalloc+0x148>)
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80060c0:	e004      	b.n	80060cc <pvPortMalloc+0x7c>
				{
					pxPreviousBlock = pxBlock;
 80060c2:	697b      	ldr	r3, [r7, #20]
 80060c4:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 80060c6:	697b      	ldr	r3, [r7, #20]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80060cc:	697b      	ldr	r3, [r7, #20]
 80060ce:	685b      	ldr	r3, [r3, #4]
 80060d0:	687a      	ldr	r2, [r7, #4]
 80060d2:	429a      	cmp	r2, r3
 80060d4:	d903      	bls.n	80060de <pvPortMalloc+0x8e>
 80060d6:	697b      	ldr	r3, [r7, #20]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d1f1      	bne.n	80060c2 <pvPortMalloc+0x72>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80060de:	4b2b      	ldr	r3, [pc, #172]	@ (800618c <pvPortMalloc+0x13c>)
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	697a      	ldr	r2, [r7, #20]
 80060e4:	429a      	cmp	r2, r3
 80060e6:	d043      	beq.n	8006170 <pvPortMalloc+0x120>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80060e8:	693b      	ldr	r3, [r7, #16]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	2208      	movs	r2, #8
 80060ee:	189b      	adds	r3, r3, r2
 80060f0:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80060f2:	697b      	ldr	r3, [r7, #20]
 80060f4:	681a      	ldr	r2, [r3, #0]
 80060f6:	693b      	ldr	r3, [r7, #16]
 80060f8:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80060fa:	697b      	ldr	r3, [r7, #20]
 80060fc:	685a      	ldr	r2, [r3, #4]
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	1ad2      	subs	r2, r2, r3
 8006102:	2308      	movs	r3, #8
 8006104:	005b      	lsls	r3, r3, #1
 8006106:	429a      	cmp	r2, r3
 8006108:	d917      	bls.n	800613a <pvPortMalloc+0xea>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800610a:	697a      	ldr	r2, [r7, #20]
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	18d3      	adds	r3, r2, r3
 8006110:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006112:	68bb      	ldr	r3, [r7, #8]
 8006114:	2207      	movs	r2, #7
 8006116:	4013      	ands	r3, r2
 8006118:	d002      	beq.n	8006120 <pvPortMalloc+0xd0>
 800611a:	b672      	cpsid	i
 800611c:	46c0      	nop			@ (mov r8, r8)
 800611e:	e7fd      	b.n	800611c <pvPortMalloc+0xcc>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006120:	697b      	ldr	r3, [r7, #20]
 8006122:	685a      	ldr	r2, [r3, #4]
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	1ad2      	subs	r2, r2, r3
 8006128:	68bb      	ldr	r3, [r7, #8]
 800612a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800612c:	697b      	ldr	r3, [r7, #20]
 800612e:	687a      	ldr	r2, [r7, #4]
 8006130:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006132:	68bb      	ldr	r3, [r7, #8]
 8006134:	0018      	movs	r0, r3
 8006136:	f000 f8dd 	bl	80062f4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800613a:	4b16      	ldr	r3, [pc, #88]	@ (8006194 <pvPortMalloc+0x144>)
 800613c:	681a      	ldr	r2, [r3, #0]
 800613e:	697b      	ldr	r3, [r7, #20]
 8006140:	685b      	ldr	r3, [r3, #4]
 8006142:	1ad2      	subs	r2, r2, r3
 8006144:	4b13      	ldr	r3, [pc, #76]	@ (8006194 <pvPortMalloc+0x144>)
 8006146:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006148:	4b12      	ldr	r3, [pc, #72]	@ (8006194 <pvPortMalloc+0x144>)
 800614a:	681a      	ldr	r2, [r3, #0]
 800614c:	4b13      	ldr	r3, [pc, #76]	@ (800619c <pvPortMalloc+0x14c>)
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	429a      	cmp	r2, r3
 8006152:	d203      	bcs.n	800615c <pvPortMalloc+0x10c>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006154:	4b0f      	ldr	r3, [pc, #60]	@ (8006194 <pvPortMalloc+0x144>)
 8006156:	681a      	ldr	r2, [r3, #0]
 8006158:	4b10      	ldr	r3, [pc, #64]	@ (800619c <pvPortMalloc+0x14c>)
 800615a:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800615c:	697b      	ldr	r3, [r7, #20]
 800615e:	685a      	ldr	r2, [r3, #4]
 8006160:	4b0b      	ldr	r3, [pc, #44]	@ (8006190 <pvPortMalloc+0x140>)
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	431a      	orrs	r2, r3
 8006166:	697b      	ldr	r3, [r7, #20]
 8006168:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800616a:	697b      	ldr	r3, [r7, #20]
 800616c:	2200      	movs	r2, #0
 800616e:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006170:	f7ff f916 	bl	80053a0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	2207      	movs	r2, #7
 8006178:	4013      	ands	r3, r2
 800617a:	d002      	beq.n	8006182 <pvPortMalloc+0x132>
 800617c:	b672      	cpsid	i
 800617e:	46c0      	nop			@ (mov r8, r8)
 8006180:	e7fd      	b.n	800617e <pvPortMalloc+0x12e>
	return pvReturn;
 8006182:	68fb      	ldr	r3, [r7, #12]
}
 8006184:	0018      	movs	r0, r3
 8006186:	46bd      	mov	sp, r7
 8006188:	b006      	add	sp, #24
 800618a:	bd80      	pop	{r7, pc}
 800618c:	20000cd0 	.word	0x20000cd0
 8006190:	20000cdc 	.word	0x20000cdc
 8006194:	20000cd4 	.word	0x20000cd4
 8006198:	20000cc8 	.word	0x20000cc8
 800619c:	20000cd8 	.word	0x20000cd8

080061a0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80061a0:	b580      	push	{r7, lr}
 80061a2:	b084      	sub	sp, #16
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d037      	beq.n	8006222 <vPortFree+0x82>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80061b2:	2308      	movs	r3, #8
 80061b4:	425b      	negs	r3, r3
 80061b6:	68fa      	ldr	r2, [r7, #12]
 80061b8:	18d3      	adds	r3, r2, r3
 80061ba:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80061c0:	68bb      	ldr	r3, [r7, #8]
 80061c2:	685a      	ldr	r2, [r3, #4]
 80061c4:	4b19      	ldr	r3, [pc, #100]	@ (800622c <vPortFree+0x8c>)
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	4013      	ands	r3, r2
 80061ca:	d102      	bne.n	80061d2 <vPortFree+0x32>
 80061cc:	b672      	cpsid	i
 80061ce:	46c0      	nop			@ (mov r8, r8)
 80061d0:	e7fd      	b.n	80061ce <vPortFree+0x2e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80061d2:	68bb      	ldr	r3, [r7, #8]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d002      	beq.n	80061e0 <vPortFree+0x40>
 80061da:	b672      	cpsid	i
 80061dc:	46c0      	nop			@ (mov r8, r8)
 80061de:	e7fd      	b.n	80061dc <vPortFree+0x3c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80061e0:	68bb      	ldr	r3, [r7, #8]
 80061e2:	685a      	ldr	r2, [r3, #4]
 80061e4:	4b11      	ldr	r3, [pc, #68]	@ (800622c <vPortFree+0x8c>)
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	4013      	ands	r3, r2
 80061ea:	d01a      	beq.n	8006222 <vPortFree+0x82>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80061ec:	68bb      	ldr	r3, [r7, #8]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d116      	bne.n	8006222 <vPortFree+0x82>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80061f4:	68bb      	ldr	r3, [r7, #8]
 80061f6:	685a      	ldr	r2, [r3, #4]
 80061f8:	4b0c      	ldr	r3, [pc, #48]	@ (800622c <vPortFree+0x8c>)
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	43db      	mvns	r3, r3
 80061fe:	401a      	ands	r2, r3
 8006200:	68bb      	ldr	r3, [r7, #8]
 8006202:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006204:	f7ff f8c0 	bl	8005388 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006208:	68bb      	ldr	r3, [r7, #8]
 800620a:	685a      	ldr	r2, [r3, #4]
 800620c:	4b08      	ldr	r3, [pc, #32]	@ (8006230 <vPortFree+0x90>)
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	18d2      	adds	r2, r2, r3
 8006212:	4b07      	ldr	r3, [pc, #28]	@ (8006230 <vPortFree+0x90>)
 8006214:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006216:	68bb      	ldr	r3, [r7, #8]
 8006218:	0018      	movs	r0, r3
 800621a:	f000 f86b 	bl	80062f4 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800621e:	f7ff f8bf 	bl	80053a0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006222:	46c0      	nop			@ (mov r8, r8)
 8006224:	46bd      	mov	sp, r7
 8006226:	b004      	add	sp, #16
 8006228:	bd80      	pop	{r7, pc}
 800622a:	46c0      	nop			@ (mov r8, r8)
 800622c:	20000cdc 	.word	0x20000cdc
 8006230:	20000cd4 	.word	0x20000cd4

08006234 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006234:	b580      	push	{r7, lr}
 8006236:	b084      	sub	sp, #16
 8006238:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800623a:	2380      	movs	r3, #128	@ 0x80
 800623c:	011b      	lsls	r3, r3, #4
 800623e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006240:	4b26      	ldr	r3, [pc, #152]	@ (80062dc <prvHeapInit+0xa8>)
 8006242:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	2207      	movs	r2, #7
 8006248:	4013      	ands	r3, r2
 800624a:	d00c      	beq.n	8006266 <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	3307      	adds	r3, #7
 8006250:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	2207      	movs	r2, #7
 8006256:	4393      	bics	r3, r2
 8006258:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800625a:	68ba      	ldr	r2, [r7, #8]
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	1ad2      	subs	r2, r2, r3
 8006260:	4b1e      	ldr	r3, [pc, #120]	@ (80062dc <prvHeapInit+0xa8>)
 8006262:	18d3      	adds	r3, r2, r3
 8006264:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800626a:	4b1d      	ldr	r3, [pc, #116]	@ (80062e0 <prvHeapInit+0xac>)
 800626c:	687a      	ldr	r2, [r7, #4]
 800626e:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006270:	4b1b      	ldr	r3, [pc, #108]	@ (80062e0 <prvHeapInit+0xac>)
 8006272:	2200      	movs	r2, #0
 8006274:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	68ba      	ldr	r2, [r7, #8]
 800627a:	18d3      	adds	r3, r2, r3
 800627c:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800627e:	2208      	movs	r2, #8
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	1a9b      	subs	r3, r3, r2
 8006284:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	2207      	movs	r2, #7
 800628a:	4393      	bics	r3, r2
 800628c:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800628e:	68fa      	ldr	r2, [r7, #12]
 8006290:	4b14      	ldr	r3, [pc, #80]	@ (80062e4 <prvHeapInit+0xb0>)
 8006292:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
 8006294:	4b13      	ldr	r3, [pc, #76]	@ (80062e4 <prvHeapInit+0xb0>)
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	2200      	movs	r2, #0
 800629a:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800629c:	4b11      	ldr	r3, [pc, #68]	@ (80062e4 <prvHeapInit+0xb0>)
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	2200      	movs	r2, #0
 80062a2:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80062a8:	683b      	ldr	r3, [r7, #0]
 80062aa:	68fa      	ldr	r2, [r7, #12]
 80062ac:	1ad2      	subs	r2, r2, r3
 80062ae:	683b      	ldr	r3, [r7, #0]
 80062b0:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80062b2:	4b0c      	ldr	r3, [pc, #48]	@ (80062e4 <prvHeapInit+0xb0>)
 80062b4:	681a      	ldr	r2, [r3, #0]
 80062b6:	683b      	ldr	r3, [r7, #0]
 80062b8:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80062ba:	683b      	ldr	r3, [r7, #0]
 80062bc:	685a      	ldr	r2, [r3, #4]
 80062be:	4b0a      	ldr	r3, [pc, #40]	@ (80062e8 <prvHeapInit+0xb4>)
 80062c0:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80062c2:	683b      	ldr	r3, [r7, #0]
 80062c4:	685a      	ldr	r2, [r3, #4]
 80062c6:	4b09      	ldr	r3, [pc, #36]	@ (80062ec <prvHeapInit+0xb8>)
 80062c8:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80062ca:	4b09      	ldr	r3, [pc, #36]	@ (80062f0 <prvHeapInit+0xbc>)
 80062cc:	2280      	movs	r2, #128	@ 0x80
 80062ce:	0612      	lsls	r2, r2, #24
 80062d0:	601a      	str	r2, [r3, #0]
}
 80062d2:	46c0      	nop			@ (mov r8, r8)
 80062d4:	46bd      	mov	sp, r7
 80062d6:	b004      	add	sp, #16
 80062d8:	bd80      	pop	{r7, pc}
 80062da:	46c0      	nop			@ (mov r8, r8)
 80062dc:	200004c8 	.word	0x200004c8
 80062e0:	20000cc8 	.word	0x20000cc8
 80062e4:	20000cd0 	.word	0x20000cd0
 80062e8:	20000cd8 	.word	0x20000cd8
 80062ec:	20000cd4 	.word	0x20000cd4
 80062f0:	20000cdc 	.word	0x20000cdc

080062f4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80062f4:	b580      	push	{r7, lr}
 80062f6:	b084      	sub	sp, #16
 80062f8:	af00      	add	r7, sp, #0
 80062fa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80062fc:	4b27      	ldr	r3, [pc, #156]	@ (800639c <prvInsertBlockIntoFreeList+0xa8>)
 80062fe:	60fb      	str	r3, [r7, #12]
 8006300:	e002      	b.n	8006308 <prvInsertBlockIntoFreeList+0x14>
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	60fb      	str	r3, [r7, #12]
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	687a      	ldr	r2, [r7, #4]
 800630e:	429a      	cmp	r2, r3
 8006310:	d8f7      	bhi.n	8006302 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	685b      	ldr	r3, [r3, #4]
 800631a:	68ba      	ldr	r2, [r7, #8]
 800631c:	18d3      	adds	r3, r2, r3
 800631e:	687a      	ldr	r2, [r7, #4]
 8006320:	429a      	cmp	r2, r3
 8006322:	d108      	bne.n	8006336 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	685a      	ldr	r2, [r3, #4]
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	685b      	ldr	r3, [r3, #4]
 800632c:	18d2      	adds	r2, r2, r3
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	685b      	ldr	r3, [r3, #4]
 800633e:	68ba      	ldr	r2, [r7, #8]
 8006340:	18d2      	adds	r2, r2, r3
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	429a      	cmp	r2, r3
 8006348:	d118      	bne.n	800637c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	681a      	ldr	r2, [r3, #0]
 800634e:	4b14      	ldr	r3, [pc, #80]	@ (80063a0 <prvInsertBlockIntoFreeList+0xac>)
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	429a      	cmp	r2, r3
 8006354:	d00d      	beq.n	8006372 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	685a      	ldr	r2, [r3, #4]
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	685b      	ldr	r3, [r3, #4]
 8006360:	18d2      	adds	r2, r2, r3
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	681a      	ldr	r2, [r3, #0]
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	601a      	str	r2, [r3, #0]
 8006370:	e008      	b.n	8006384 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006372:	4b0b      	ldr	r3, [pc, #44]	@ (80063a0 <prvInsertBlockIntoFreeList+0xac>)
 8006374:	681a      	ldr	r2, [r3, #0]
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	601a      	str	r2, [r3, #0]
 800637a:	e003      	b.n	8006384 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	681a      	ldr	r2, [r3, #0]
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006384:	68fa      	ldr	r2, [r7, #12]
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	429a      	cmp	r2, r3
 800638a:	d002      	beq.n	8006392 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	687a      	ldr	r2, [r7, #4]
 8006390:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006392:	46c0      	nop			@ (mov r8, r8)
 8006394:	46bd      	mov	sp, r7
 8006396:	b004      	add	sp, #16
 8006398:	bd80      	pop	{r7, pc}
 800639a:	46c0      	nop			@ (mov r8, r8)
 800639c:	20000cc8 	.word	0x20000cc8
 80063a0:	20000cd0 	.word	0x20000cd0

080063a4 <sniprintf>:
 80063a4:	b40c      	push	{r2, r3}
 80063a6:	b530      	push	{r4, r5, lr}
 80063a8:	4b17      	ldr	r3, [pc, #92]	@ (8006408 <sniprintf+0x64>)
 80063aa:	000c      	movs	r4, r1
 80063ac:	681d      	ldr	r5, [r3, #0]
 80063ae:	b09d      	sub	sp, #116	@ 0x74
 80063b0:	2900      	cmp	r1, #0
 80063b2:	da08      	bge.n	80063c6 <sniprintf+0x22>
 80063b4:	238b      	movs	r3, #139	@ 0x8b
 80063b6:	2001      	movs	r0, #1
 80063b8:	602b      	str	r3, [r5, #0]
 80063ba:	4240      	negs	r0, r0
 80063bc:	b01d      	add	sp, #116	@ 0x74
 80063be:	bc30      	pop	{r4, r5}
 80063c0:	bc08      	pop	{r3}
 80063c2:	b002      	add	sp, #8
 80063c4:	4718      	bx	r3
 80063c6:	2382      	movs	r3, #130	@ 0x82
 80063c8:	466a      	mov	r2, sp
 80063ca:	009b      	lsls	r3, r3, #2
 80063cc:	8293      	strh	r3, [r2, #20]
 80063ce:	2300      	movs	r3, #0
 80063d0:	9002      	str	r0, [sp, #8]
 80063d2:	9006      	str	r0, [sp, #24]
 80063d4:	4299      	cmp	r1, r3
 80063d6:	d000      	beq.n	80063da <sniprintf+0x36>
 80063d8:	1e4b      	subs	r3, r1, #1
 80063da:	9304      	str	r3, [sp, #16]
 80063dc:	9307      	str	r3, [sp, #28]
 80063de:	2301      	movs	r3, #1
 80063e0:	466a      	mov	r2, sp
 80063e2:	425b      	negs	r3, r3
 80063e4:	82d3      	strh	r3, [r2, #22]
 80063e6:	0028      	movs	r0, r5
 80063e8:	ab21      	add	r3, sp, #132	@ 0x84
 80063ea:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80063ec:	a902      	add	r1, sp, #8
 80063ee:	9301      	str	r3, [sp, #4]
 80063f0:	f000 fa30 	bl	8006854 <_svfiprintf_r>
 80063f4:	1c43      	adds	r3, r0, #1
 80063f6:	da01      	bge.n	80063fc <sniprintf+0x58>
 80063f8:	238b      	movs	r3, #139	@ 0x8b
 80063fa:	602b      	str	r3, [r5, #0]
 80063fc:	2c00      	cmp	r4, #0
 80063fe:	d0dd      	beq.n	80063bc <sniprintf+0x18>
 8006400:	2200      	movs	r2, #0
 8006402:	9b02      	ldr	r3, [sp, #8]
 8006404:	701a      	strb	r2, [r3, #0]
 8006406:	e7d9      	b.n	80063bc <sniprintf+0x18>
 8006408:	20000020 	.word	0x20000020

0800640c <siscanf>:
 800640c:	b40e      	push	{r1, r2, r3}
 800640e:	b530      	push	{r4, r5, lr}
 8006410:	2381      	movs	r3, #129	@ 0x81
 8006412:	b09c      	sub	sp, #112	@ 0x70
 8006414:	466a      	mov	r2, sp
 8006416:	ac1f      	add	r4, sp, #124	@ 0x7c
 8006418:	009b      	lsls	r3, r3, #2
 800641a:	cc20      	ldmia	r4!, {r5}
 800641c:	8293      	strh	r3, [r2, #20]
 800641e:	9002      	str	r0, [sp, #8]
 8006420:	9006      	str	r0, [sp, #24]
 8006422:	f7f9 fe71 	bl	8000108 <strlen>
 8006426:	4b0b      	ldr	r3, [pc, #44]	@ (8006454 <siscanf+0x48>)
 8006428:	466a      	mov	r2, sp
 800642a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800642c:	2300      	movs	r3, #0
 800642e:	9003      	str	r0, [sp, #12]
 8006430:	9007      	str	r0, [sp, #28]
 8006432:	4809      	ldr	r0, [pc, #36]	@ (8006458 <siscanf+0x4c>)
 8006434:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006436:	9314      	str	r3, [sp, #80]	@ 0x50
 8006438:	3b01      	subs	r3, #1
 800643a:	82d3      	strh	r3, [r2, #22]
 800643c:	a902      	add	r1, sp, #8
 800643e:	0023      	movs	r3, r4
 8006440:	002a      	movs	r2, r5
 8006442:	6800      	ldr	r0, [r0, #0]
 8006444:	9401      	str	r4, [sp, #4]
 8006446:	f000 fb5f 	bl	8006b08 <__ssvfiscanf_r>
 800644a:	b01c      	add	sp, #112	@ 0x70
 800644c:	bc30      	pop	{r4, r5}
 800644e:	bc08      	pop	{r3}
 8006450:	b003      	add	sp, #12
 8006452:	4718      	bx	r3
 8006454:	0800645d 	.word	0x0800645d
 8006458:	20000020 	.word	0x20000020

0800645c <__seofread>:
 800645c:	2000      	movs	r0, #0
 800645e:	4770      	bx	lr

08006460 <memset>:
 8006460:	0003      	movs	r3, r0
 8006462:	1882      	adds	r2, r0, r2
 8006464:	4293      	cmp	r3, r2
 8006466:	d100      	bne.n	800646a <memset+0xa>
 8006468:	4770      	bx	lr
 800646a:	7019      	strb	r1, [r3, #0]
 800646c:	3301      	adds	r3, #1
 800646e:	e7f9      	b.n	8006464 <memset+0x4>

08006470 <_reclaim_reent>:
 8006470:	4b2e      	ldr	r3, [pc, #184]	@ (800652c <_reclaim_reent+0xbc>)
 8006472:	b570      	push	{r4, r5, r6, lr}
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	0004      	movs	r4, r0
 8006478:	4283      	cmp	r3, r0
 800647a:	d04f      	beq.n	800651c <_reclaim_reent+0xac>
 800647c:	69c3      	ldr	r3, [r0, #28]
 800647e:	2b00      	cmp	r3, #0
 8006480:	d017      	beq.n	80064b2 <_reclaim_reent+0x42>
 8006482:	68db      	ldr	r3, [r3, #12]
 8006484:	2b00      	cmp	r3, #0
 8006486:	d00d      	beq.n	80064a4 <_reclaim_reent+0x34>
 8006488:	2500      	movs	r5, #0
 800648a:	69e3      	ldr	r3, [r4, #28]
 800648c:	68db      	ldr	r3, [r3, #12]
 800648e:	5959      	ldr	r1, [r3, r5]
 8006490:	2900      	cmp	r1, #0
 8006492:	d144      	bne.n	800651e <_reclaim_reent+0xae>
 8006494:	3504      	adds	r5, #4
 8006496:	2d80      	cmp	r5, #128	@ 0x80
 8006498:	d1f7      	bne.n	800648a <_reclaim_reent+0x1a>
 800649a:	69e3      	ldr	r3, [r4, #28]
 800649c:	0020      	movs	r0, r4
 800649e:	68d9      	ldr	r1, [r3, #12]
 80064a0:	f000 f87c 	bl	800659c <_free_r>
 80064a4:	69e3      	ldr	r3, [r4, #28]
 80064a6:	6819      	ldr	r1, [r3, #0]
 80064a8:	2900      	cmp	r1, #0
 80064aa:	d002      	beq.n	80064b2 <_reclaim_reent+0x42>
 80064ac:	0020      	movs	r0, r4
 80064ae:	f000 f875 	bl	800659c <_free_r>
 80064b2:	6961      	ldr	r1, [r4, #20]
 80064b4:	2900      	cmp	r1, #0
 80064b6:	d002      	beq.n	80064be <_reclaim_reent+0x4e>
 80064b8:	0020      	movs	r0, r4
 80064ba:	f000 f86f 	bl	800659c <_free_r>
 80064be:	69e1      	ldr	r1, [r4, #28]
 80064c0:	2900      	cmp	r1, #0
 80064c2:	d002      	beq.n	80064ca <_reclaim_reent+0x5a>
 80064c4:	0020      	movs	r0, r4
 80064c6:	f000 f869 	bl	800659c <_free_r>
 80064ca:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80064cc:	2900      	cmp	r1, #0
 80064ce:	d002      	beq.n	80064d6 <_reclaim_reent+0x66>
 80064d0:	0020      	movs	r0, r4
 80064d2:	f000 f863 	bl	800659c <_free_r>
 80064d6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80064d8:	2900      	cmp	r1, #0
 80064da:	d002      	beq.n	80064e2 <_reclaim_reent+0x72>
 80064dc:	0020      	movs	r0, r4
 80064de:	f000 f85d 	bl	800659c <_free_r>
 80064e2:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80064e4:	2900      	cmp	r1, #0
 80064e6:	d002      	beq.n	80064ee <_reclaim_reent+0x7e>
 80064e8:	0020      	movs	r0, r4
 80064ea:	f000 f857 	bl	800659c <_free_r>
 80064ee:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80064f0:	2900      	cmp	r1, #0
 80064f2:	d002      	beq.n	80064fa <_reclaim_reent+0x8a>
 80064f4:	0020      	movs	r0, r4
 80064f6:	f000 f851 	bl	800659c <_free_r>
 80064fa:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80064fc:	2900      	cmp	r1, #0
 80064fe:	d002      	beq.n	8006506 <_reclaim_reent+0x96>
 8006500:	0020      	movs	r0, r4
 8006502:	f000 f84b 	bl	800659c <_free_r>
 8006506:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8006508:	2900      	cmp	r1, #0
 800650a:	d002      	beq.n	8006512 <_reclaim_reent+0xa2>
 800650c:	0020      	movs	r0, r4
 800650e:	f000 f845 	bl	800659c <_free_r>
 8006512:	6a23      	ldr	r3, [r4, #32]
 8006514:	2b00      	cmp	r3, #0
 8006516:	d001      	beq.n	800651c <_reclaim_reent+0xac>
 8006518:	0020      	movs	r0, r4
 800651a:	4798      	blx	r3
 800651c:	bd70      	pop	{r4, r5, r6, pc}
 800651e:	680e      	ldr	r6, [r1, #0]
 8006520:	0020      	movs	r0, r4
 8006522:	f000 f83b 	bl	800659c <_free_r>
 8006526:	0031      	movs	r1, r6
 8006528:	e7b2      	b.n	8006490 <_reclaim_reent+0x20>
 800652a:	46c0      	nop			@ (mov r8, r8)
 800652c:	20000020 	.word	0x20000020

08006530 <__errno>:
 8006530:	4b01      	ldr	r3, [pc, #4]	@ (8006538 <__errno+0x8>)
 8006532:	6818      	ldr	r0, [r3, #0]
 8006534:	4770      	bx	lr
 8006536:	46c0      	nop			@ (mov r8, r8)
 8006538:	20000020 	.word	0x20000020

0800653c <__libc_init_array>:
 800653c:	b570      	push	{r4, r5, r6, lr}
 800653e:	2600      	movs	r6, #0
 8006540:	4c0c      	ldr	r4, [pc, #48]	@ (8006574 <__libc_init_array+0x38>)
 8006542:	4d0d      	ldr	r5, [pc, #52]	@ (8006578 <__libc_init_array+0x3c>)
 8006544:	1b64      	subs	r4, r4, r5
 8006546:	10a4      	asrs	r4, r4, #2
 8006548:	42a6      	cmp	r6, r4
 800654a:	d109      	bne.n	8006560 <__libc_init_array+0x24>
 800654c:	2600      	movs	r6, #0
 800654e:	f001 f90f 	bl	8007770 <_init>
 8006552:	4c0a      	ldr	r4, [pc, #40]	@ (800657c <__libc_init_array+0x40>)
 8006554:	4d0a      	ldr	r5, [pc, #40]	@ (8006580 <__libc_init_array+0x44>)
 8006556:	1b64      	subs	r4, r4, r5
 8006558:	10a4      	asrs	r4, r4, #2
 800655a:	42a6      	cmp	r6, r4
 800655c:	d105      	bne.n	800656a <__libc_init_array+0x2e>
 800655e:	bd70      	pop	{r4, r5, r6, pc}
 8006560:	00b3      	lsls	r3, r6, #2
 8006562:	58eb      	ldr	r3, [r5, r3]
 8006564:	4798      	blx	r3
 8006566:	3601      	adds	r6, #1
 8006568:	e7ee      	b.n	8006548 <__libc_init_array+0xc>
 800656a:	00b3      	lsls	r3, r6, #2
 800656c:	58eb      	ldr	r3, [r5, r3]
 800656e:	4798      	blx	r3
 8006570:	3601      	adds	r6, #1
 8006572:	e7f2      	b.n	800655a <__libc_init_array+0x1e>
 8006574:	080079e8 	.word	0x080079e8
 8006578:	080079e8 	.word	0x080079e8
 800657c:	080079ec 	.word	0x080079ec
 8006580:	080079e8 	.word	0x080079e8

08006584 <__retarget_lock_acquire_recursive>:
 8006584:	4770      	bx	lr

08006586 <__retarget_lock_release_recursive>:
 8006586:	4770      	bx	lr

08006588 <memcpy>:
 8006588:	2300      	movs	r3, #0
 800658a:	b510      	push	{r4, lr}
 800658c:	429a      	cmp	r2, r3
 800658e:	d100      	bne.n	8006592 <memcpy+0xa>
 8006590:	bd10      	pop	{r4, pc}
 8006592:	5ccc      	ldrb	r4, [r1, r3]
 8006594:	54c4      	strb	r4, [r0, r3]
 8006596:	3301      	adds	r3, #1
 8006598:	e7f8      	b.n	800658c <memcpy+0x4>
	...

0800659c <_free_r>:
 800659c:	b570      	push	{r4, r5, r6, lr}
 800659e:	0005      	movs	r5, r0
 80065a0:	1e0c      	subs	r4, r1, #0
 80065a2:	d010      	beq.n	80065c6 <_free_r+0x2a>
 80065a4:	3c04      	subs	r4, #4
 80065a6:	6823      	ldr	r3, [r4, #0]
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	da00      	bge.n	80065ae <_free_r+0x12>
 80065ac:	18e4      	adds	r4, r4, r3
 80065ae:	0028      	movs	r0, r5
 80065b0:	f000 f8e0 	bl	8006774 <__malloc_lock>
 80065b4:	4a1d      	ldr	r2, [pc, #116]	@ (800662c <_free_r+0x90>)
 80065b6:	6813      	ldr	r3, [r2, #0]
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d105      	bne.n	80065c8 <_free_r+0x2c>
 80065bc:	6063      	str	r3, [r4, #4]
 80065be:	6014      	str	r4, [r2, #0]
 80065c0:	0028      	movs	r0, r5
 80065c2:	f000 f8df 	bl	8006784 <__malloc_unlock>
 80065c6:	bd70      	pop	{r4, r5, r6, pc}
 80065c8:	42a3      	cmp	r3, r4
 80065ca:	d908      	bls.n	80065de <_free_r+0x42>
 80065cc:	6820      	ldr	r0, [r4, #0]
 80065ce:	1821      	adds	r1, r4, r0
 80065d0:	428b      	cmp	r3, r1
 80065d2:	d1f3      	bne.n	80065bc <_free_r+0x20>
 80065d4:	6819      	ldr	r1, [r3, #0]
 80065d6:	685b      	ldr	r3, [r3, #4]
 80065d8:	1809      	adds	r1, r1, r0
 80065da:	6021      	str	r1, [r4, #0]
 80065dc:	e7ee      	b.n	80065bc <_free_r+0x20>
 80065de:	001a      	movs	r2, r3
 80065e0:	685b      	ldr	r3, [r3, #4]
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d001      	beq.n	80065ea <_free_r+0x4e>
 80065e6:	42a3      	cmp	r3, r4
 80065e8:	d9f9      	bls.n	80065de <_free_r+0x42>
 80065ea:	6811      	ldr	r1, [r2, #0]
 80065ec:	1850      	adds	r0, r2, r1
 80065ee:	42a0      	cmp	r0, r4
 80065f0:	d10b      	bne.n	800660a <_free_r+0x6e>
 80065f2:	6820      	ldr	r0, [r4, #0]
 80065f4:	1809      	adds	r1, r1, r0
 80065f6:	1850      	adds	r0, r2, r1
 80065f8:	6011      	str	r1, [r2, #0]
 80065fa:	4283      	cmp	r3, r0
 80065fc:	d1e0      	bne.n	80065c0 <_free_r+0x24>
 80065fe:	6818      	ldr	r0, [r3, #0]
 8006600:	685b      	ldr	r3, [r3, #4]
 8006602:	1841      	adds	r1, r0, r1
 8006604:	6011      	str	r1, [r2, #0]
 8006606:	6053      	str	r3, [r2, #4]
 8006608:	e7da      	b.n	80065c0 <_free_r+0x24>
 800660a:	42a0      	cmp	r0, r4
 800660c:	d902      	bls.n	8006614 <_free_r+0x78>
 800660e:	230c      	movs	r3, #12
 8006610:	602b      	str	r3, [r5, #0]
 8006612:	e7d5      	b.n	80065c0 <_free_r+0x24>
 8006614:	6820      	ldr	r0, [r4, #0]
 8006616:	1821      	adds	r1, r4, r0
 8006618:	428b      	cmp	r3, r1
 800661a:	d103      	bne.n	8006624 <_free_r+0x88>
 800661c:	6819      	ldr	r1, [r3, #0]
 800661e:	685b      	ldr	r3, [r3, #4]
 8006620:	1809      	adds	r1, r1, r0
 8006622:	6021      	str	r1, [r4, #0]
 8006624:	6063      	str	r3, [r4, #4]
 8006626:	6054      	str	r4, [r2, #4]
 8006628:	e7ca      	b.n	80065c0 <_free_r+0x24>
 800662a:	46c0      	nop			@ (mov r8, r8)
 800662c:	20000e24 	.word	0x20000e24

08006630 <sbrk_aligned>:
 8006630:	b570      	push	{r4, r5, r6, lr}
 8006632:	4e0f      	ldr	r6, [pc, #60]	@ (8006670 <sbrk_aligned+0x40>)
 8006634:	000d      	movs	r5, r1
 8006636:	6831      	ldr	r1, [r6, #0]
 8006638:	0004      	movs	r4, r0
 800663a:	2900      	cmp	r1, #0
 800663c:	d102      	bne.n	8006644 <sbrk_aligned+0x14>
 800663e:	f000 ff2f 	bl	80074a0 <_sbrk_r>
 8006642:	6030      	str	r0, [r6, #0]
 8006644:	0029      	movs	r1, r5
 8006646:	0020      	movs	r0, r4
 8006648:	f000 ff2a 	bl	80074a0 <_sbrk_r>
 800664c:	1c43      	adds	r3, r0, #1
 800664e:	d103      	bne.n	8006658 <sbrk_aligned+0x28>
 8006650:	2501      	movs	r5, #1
 8006652:	426d      	negs	r5, r5
 8006654:	0028      	movs	r0, r5
 8006656:	bd70      	pop	{r4, r5, r6, pc}
 8006658:	2303      	movs	r3, #3
 800665a:	1cc5      	adds	r5, r0, #3
 800665c:	439d      	bics	r5, r3
 800665e:	42a8      	cmp	r0, r5
 8006660:	d0f8      	beq.n	8006654 <sbrk_aligned+0x24>
 8006662:	1a29      	subs	r1, r5, r0
 8006664:	0020      	movs	r0, r4
 8006666:	f000 ff1b 	bl	80074a0 <_sbrk_r>
 800666a:	3001      	adds	r0, #1
 800666c:	d1f2      	bne.n	8006654 <sbrk_aligned+0x24>
 800666e:	e7ef      	b.n	8006650 <sbrk_aligned+0x20>
 8006670:	20000e20 	.word	0x20000e20

08006674 <_malloc_r>:
 8006674:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006676:	2203      	movs	r2, #3
 8006678:	1ccb      	adds	r3, r1, #3
 800667a:	4393      	bics	r3, r2
 800667c:	3308      	adds	r3, #8
 800667e:	0005      	movs	r5, r0
 8006680:	001f      	movs	r7, r3
 8006682:	2b0c      	cmp	r3, #12
 8006684:	d234      	bcs.n	80066f0 <_malloc_r+0x7c>
 8006686:	270c      	movs	r7, #12
 8006688:	42b9      	cmp	r1, r7
 800668a:	d833      	bhi.n	80066f4 <_malloc_r+0x80>
 800668c:	0028      	movs	r0, r5
 800668e:	f000 f871 	bl	8006774 <__malloc_lock>
 8006692:	4e37      	ldr	r6, [pc, #220]	@ (8006770 <_malloc_r+0xfc>)
 8006694:	6833      	ldr	r3, [r6, #0]
 8006696:	001c      	movs	r4, r3
 8006698:	2c00      	cmp	r4, #0
 800669a:	d12f      	bne.n	80066fc <_malloc_r+0x88>
 800669c:	0039      	movs	r1, r7
 800669e:	0028      	movs	r0, r5
 80066a0:	f7ff ffc6 	bl	8006630 <sbrk_aligned>
 80066a4:	0004      	movs	r4, r0
 80066a6:	1c43      	adds	r3, r0, #1
 80066a8:	d15f      	bne.n	800676a <_malloc_r+0xf6>
 80066aa:	6834      	ldr	r4, [r6, #0]
 80066ac:	9400      	str	r4, [sp, #0]
 80066ae:	9b00      	ldr	r3, [sp, #0]
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d14a      	bne.n	800674a <_malloc_r+0xd6>
 80066b4:	2c00      	cmp	r4, #0
 80066b6:	d052      	beq.n	800675e <_malloc_r+0xea>
 80066b8:	6823      	ldr	r3, [r4, #0]
 80066ba:	0028      	movs	r0, r5
 80066bc:	18e3      	adds	r3, r4, r3
 80066be:	9900      	ldr	r1, [sp, #0]
 80066c0:	9301      	str	r3, [sp, #4]
 80066c2:	f000 feed 	bl	80074a0 <_sbrk_r>
 80066c6:	9b01      	ldr	r3, [sp, #4]
 80066c8:	4283      	cmp	r3, r0
 80066ca:	d148      	bne.n	800675e <_malloc_r+0xea>
 80066cc:	6823      	ldr	r3, [r4, #0]
 80066ce:	0028      	movs	r0, r5
 80066d0:	1aff      	subs	r7, r7, r3
 80066d2:	0039      	movs	r1, r7
 80066d4:	f7ff ffac 	bl	8006630 <sbrk_aligned>
 80066d8:	3001      	adds	r0, #1
 80066da:	d040      	beq.n	800675e <_malloc_r+0xea>
 80066dc:	6823      	ldr	r3, [r4, #0]
 80066de:	19db      	adds	r3, r3, r7
 80066e0:	6023      	str	r3, [r4, #0]
 80066e2:	6833      	ldr	r3, [r6, #0]
 80066e4:	685a      	ldr	r2, [r3, #4]
 80066e6:	2a00      	cmp	r2, #0
 80066e8:	d133      	bne.n	8006752 <_malloc_r+0xde>
 80066ea:	9b00      	ldr	r3, [sp, #0]
 80066ec:	6033      	str	r3, [r6, #0]
 80066ee:	e019      	b.n	8006724 <_malloc_r+0xb0>
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	dac9      	bge.n	8006688 <_malloc_r+0x14>
 80066f4:	230c      	movs	r3, #12
 80066f6:	602b      	str	r3, [r5, #0]
 80066f8:	2000      	movs	r0, #0
 80066fa:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80066fc:	6821      	ldr	r1, [r4, #0]
 80066fe:	1bc9      	subs	r1, r1, r7
 8006700:	d420      	bmi.n	8006744 <_malloc_r+0xd0>
 8006702:	290b      	cmp	r1, #11
 8006704:	d90a      	bls.n	800671c <_malloc_r+0xa8>
 8006706:	19e2      	adds	r2, r4, r7
 8006708:	6027      	str	r7, [r4, #0]
 800670a:	42a3      	cmp	r3, r4
 800670c:	d104      	bne.n	8006718 <_malloc_r+0xa4>
 800670e:	6032      	str	r2, [r6, #0]
 8006710:	6863      	ldr	r3, [r4, #4]
 8006712:	6011      	str	r1, [r2, #0]
 8006714:	6053      	str	r3, [r2, #4]
 8006716:	e005      	b.n	8006724 <_malloc_r+0xb0>
 8006718:	605a      	str	r2, [r3, #4]
 800671a:	e7f9      	b.n	8006710 <_malloc_r+0x9c>
 800671c:	6862      	ldr	r2, [r4, #4]
 800671e:	42a3      	cmp	r3, r4
 8006720:	d10e      	bne.n	8006740 <_malloc_r+0xcc>
 8006722:	6032      	str	r2, [r6, #0]
 8006724:	0028      	movs	r0, r5
 8006726:	f000 f82d 	bl	8006784 <__malloc_unlock>
 800672a:	0020      	movs	r0, r4
 800672c:	2207      	movs	r2, #7
 800672e:	300b      	adds	r0, #11
 8006730:	1d23      	adds	r3, r4, #4
 8006732:	4390      	bics	r0, r2
 8006734:	1ac2      	subs	r2, r0, r3
 8006736:	4298      	cmp	r0, r3
 8006738:	d0df      	beq.n	80066fa <_malloc_r+0x86>
 800673a:	1a1b      	subs	r3, r3, r0
 800673c:	50a3      	str	r3, [r4, r2]
 800673e:	e7dc      	b.n	80066fa <_malloc_r+0x86>
 8006740:	605a      	str	r2, [r3, #4]
 8006742:	e7ef      	b.n	8006724 <_malloc_r+0xb0>
 8006744:	0023      	movs	r3, r4
 8006746:	6864      	ldr	r4, [r4, #4]
 8006748:	e7a6      	b.n	8006698 <_malloc_r+0x24>
 800674a:	9c00      	ldr	r4, [sp, #0]
 800674c:	6863      	ldr	r3, [r4, #4]
 800674e:	9300      	str	r3, [sp, #0]
 8006750:	e7ad      	b.n	80066ae <_malloc_r+0x3a>
 8006752:	001a      	movs	r2, r3
 8006754:	685b      	ldr	r3, [r3, #4]
 8006756:	42a3      	cmp	r3, r4
 8006758:	d1fb      	bne.n	8006752 <_malloc_r+0xde>
 800675a:	2300      	movs	r3, #0
 800675c:	e7da      	b.n	8006714 <_malloc_r+0xa0>
 800675e:	230c      	movs	r3, #12
 8006760:	0028      	movs	r0, r5
 8006762:	602b      	str	r3, [r5, #0]
 8006764:	f000 f80e 	bl	8006784 <__malloc_unlock>
 8006768:	e7c6      	b.n	80066f8 <_malloc_r+0x84>
 800676a:	6007      	str	r7, [r0, #0]
 800676c:	e7da      	b.n	8006724 <_malloc_r+0xb0>
 800676e:	46c0      	nop			@ (mov r8, r8)
 8006770:	20000e24 	.word	0x20000e24

08006774 <__malloc_lock>:
 8006774:	b510      	push	{r4, lr}
 8006776:	4802      	ldr	r0, [pc, #8]	@ (8006780 <__malloc_lock+0xc>)
 8006778:	f7ff ff04 	bl	8006584 <__retarget_lock_acquire_recursive>
 800677c:	bd10      	pop	{r4, pc}
 800677e:	46c0      	nop			@ (mov r8, r8)
 8006780:	20000e1c 	.word	0x20000e1c

08006784 <__malloc_unlock>:
 8006784:	b510      	push	{r4, lr}
 8006786:	4802      	ldr	r0, [pc, #8]	@ (8006790 <__malloc_unlock+0xc>)
 8006788:	f7ff fefd 	bl	8006586 <__retarget_lock_release_recursive>
 800678c:	bd10      	pop	{r4, pc}
 800678e:	46c0      	nop			@ (mov r8, r8)
 8006790:	20000e1c 	.word	0x20000e1c

08006794 <__ssputs_r>:
 8006794:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006796:	688e      	ldr	r6, [r1, #8]
 8006798:	b085      	sub	sp, #20
 800679a:	001f      	movs	r7, r3
 800679c:	000c      	movs	r4, r1
 800679e:	680b      	ldr	r3, [r1, #0]
 80067a0:	9002      	str	r0, [sp, #8]
 80067a2:	9203      	str	r2, [sp, #12]
 80067a4:	42be      	cmp	r6, r7
 80067a6:	d830      	bhi.n	800680a <__ssputs_r+0x76>
 80067a8:	210c      	movs	r1, #12
 80067aa:	5e62      	ldrsh	r2, [r4, r1]
 80067ac:	2190      	movs	r1, #144	@ 0x90
 80067ae:	00c9      	lsls	r1, r1, #3
 80067b0:	420a      	tst	r2, r1
 80067b2:	d028      	beq.n	8006806 <__ssputs_r+0x72>
 80067b4:	2003      	movs	r0, #3
 80067b6:	6921      	ldr	r1, [r4, #16]
 80067b8:	1a5b      	subs	r3, r3, r1
 80067ba:	9301      	str	r3, [sp, #4]
 80067bc:	6963      	ldr	r3, [r4, #20]
 80067be:	4343      	muls	r3, r0
 80067c0:	9801      	ldr	r0, [sp, #4]
 80067c2:	0fdd      	lsrs	r5, r3, #31
 80067c4:	18ed      	adds	r5, r5, r3
 80067c6:	1c7b      	adds	r3, r7, #1
 80067c8:	181b      	adds	r3, r3, r0
 80067ca:	106d      	asrs	r5, r5, #1
 80067cc:	42ab      	cmp	r3, r5
 80067ce:	d900      	bls.n	80067d2 <__ssputs_r+0x3e>
 80067d0:	001d      	movs	r5, r3
 80067d2:	0552      	lsls	r2, r2, #21
 80067d4:	d528      	bpl.n	8006828 <__ssputs_r+0x94>
 80067d6:	0029      	movs	r1, r5
 80067d8:	9802      	ldr	r0, [sp, #8]
 80067da:	f7ff ff4b 	bl	8006674 <_malloc_r>
 80067de:	1e06      	subs	r6, r0, #0
 80067e0:	d02c      	beq.n	800683c <__ssputs_r+0xa8>
 80067e2:	9a01      	ldr	r2, [sp, #4]
 80067e4:	6921      	ldr	r1, [r4, #16]
 80067e6:	f7ff fecf 	bl	8006588 <memcpy>
 80067ea:	89a2      	ldrh	r2, [r4, #12]
 80067ec:	4b18      	ldr	r3, [pc, #96]	@ (8006850 <__ssputs_r+0xbc>)
 80067ee:	401a      	ands	r2, r3
 80067f0:	2380      	movs	r3, #128	@ 0x80
 80067f2:	4313      	orrs	r3, r2
 80067f4:	81a3      	strh	r3, [r4, #12]
 80067f6:	9b01      	ldr	r3, [sp, #4]
 80067f8:	6126      	str	r6, [r4, #16]
 80067fa:	18f6      	adds	r6, r6, r3
 80067fc:	6026      	str	r6, [r4, #0]
 80067fe:	003e      	movs	r6, r7
 8006800:	6165      	str	r5, [r4, #20]
 8006802:	1aed      	subs	r5, r5, r3
 8006804:	60a5      	str	r5, [r4, #8]
 8006806:	42be      	cmp	r6, r7
 8006808:	d900      	bls.n	800680c <__ssputs_r+0x78>
 800680a:	003e      	movs	r6, r7
 800680c:	0032      	movs	r2, r6
 800680e:	9903      	ldr	r1, [sp, #12]
 8006810:	6820      	ldr	r0, [r4, #0]
 8006812:	f000 fe31 	bl	8007478 <memmove>
 8006816:	2000      	movs	r0, #0
 8006818:	68a3      	ldr	r3, [r4, #8]
 800681a:	1b9b      	subs	r3, r3, r6
 800681c:	60a3      	str	r3, [r4, #8]
 800681e:	6823      	ldr	r3, [r4, #0]
 8006820:	199b      	adds	r3, r3, r6
 8006822:	6023      	str	r3, [r4, #0]
 8006824:	b005      	add	sp, #20
 8006826:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006828:	002a      	movs	r2, r5
 800682a:	9802      	ldr	r0, [sp, #8]
 800682c:	f000 fe55 	bl	80074da <_realloc_r>
 8006830:	1e06      	subs	r6, r0, #0
 8006832:	d1e0      	bne.n	80067f6 <__ssputs_r+0x62>
 8006834:	6921      	ldr	r1, [r4, #16]
 8006836:	9802      	ldr	r0, [sp, #8]
 8006838:	f7ff feb0 	bl	800659c <_free_r>
 800683c:	230c      	movs	r3, #12
 800683e:	2001      	movs	r0, #1
 8006840:	9a02      	ldr	r2, [sp, #8]
 8006842:	4240      	negs	r0, r0
 8006844:	6013      	str	r3, [r2, #0]
 8006846:	89a2      	ldrh	r2, [r4, #12]
 8006848:	3334      	adds	r3, #52	@ 0x34
 800684a:	4313      	orrs	r3, r2
 800684c:	81a3      	strh	r3, [r4, #12]
 800684e:	e7e9      	b.n	8006824 <__ssputs_r+0x90>
 8006850:	fffffb7f 	.word	0xfffffb7f

08006854 <_svfiprintf_r>:
 8006854:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006856:	b0a1      	sub	sp, #132	@ 0x84
 8006858:	9003      	str	r0, [sp, #12]
 800685a:	001d      	movs	r5, r3
 800685c:	898b      	ldrh	r3, [r1, #12]
 800685e:	000f      	movs	r7, r1
 8006860:	0016      	movs	r6, r2
 8006862:	061b      	lsls	r3, r3, #24
 8006864:	d511      	bpl.n	800688a <_svfiprintf_r+0x36>
 8006866:	690b      	ldr	r3, [r1, #16]
 8006868:	2b00      	cmp	r3, #0
 800686a:	d10e      	bne.n	800688a <_svfiprintf_r+0x36>
 800686c:	2140      	movs	r1, #64	@ 0x40
 800686e:	f7ff ff01 	bl	8006674 <_malloc_r>
 8006872:	6038      	str	r0, [r7, #0]
 8006874:	6138      	str	r0, [r7, #16]
 8006876:	2800      	cmp	r0, #0
 8006878:	d105      	bne.n	8006886 <_svfiprintf_r+0x32>
 800687a:	230c      	movs	r3, #12
 800687c:	9a03      	ldr	r2, [sp, #12]
 800687e:	6013      	str	r3, [r2, #0]
 8006880:	2001      	movs	r0, #1
 8006882:	4240      	negs	r0, r0
 8006884:	e0cf      	b.n	8006a26 <_svfiprintf_r+0x1d2>
 8006886:	2340      	movs	r3, #64	@ 0x40
 8006888:	617b      	str	r3, [r7, #20]
 800688a:	2300      	movs	r3, #0
 800688c:	ac08      	add	r4, sp, #32
 800688e:	6163      	str	r3, [r4, #20]
 8006890:	3320      	adds	r3, #32
 8006892:	7663      	strb	r3, [r4, #25]
 8006894:	3310      	adds	r3, #16
 8006896:	76a3      	strb	r3, [r4, #26]
 8006898:	9507      	str	r5, [sp, #28]
 800689a:	0035      	movs	r5, r6
 800689c:	782b      	ldrb	r3, [r5, #0]
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d001      	beq.n	80068a6 <_svfiprintf_r+0x52>
 80068a2:	2b25      	cmp	r3, #37	@ 0x25
 80068a4:	d148      	bne.n	8006938 <_svfiprintf_r+0xe4>
 80068a6:	1bab      	subs	r3, r5, r6
 80068a8:	9305      	str	r3, [sp, #20]
 80068aa:	42b5      	cmp	r5, r6
 80068ac:	d00b      	beq.n	80068c6 <_svfiprintf_r+0x72>
 80068ae:	0032      	movs	r2, r6
 80068b0:	0039      	movs	r1, r7
 80068b2:	9803      	ldr	r0, [sp, #12]
 80068b4:	f7ff ff6e 	bl	8006794 <__ssputs_r>
 80068b8:	3001      	adds	r0, #1
 80068ba:	d100      	bne.n	80068be <_svfiprintf_r+0x6a>
 80068bc:	e0ae      	b.n	8006a1c <_svfiprintf_r+0x1c8>
 80068be:	6963      	ldr	r3, [r4, #20]
 80068c0:	9a05      	ldr	r2, [sp, #20]
 80068c2:	189b      	adds	r3, r3, r2
 80068c4:	6163      	str	r3, [r4, #20]
 80068c6:	782b      	ldrb	r3, [r5, #0]
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d100      	bne.n	80068ce <_svfiprintf_r+0x7a>
 80068cc:	e0a6      	b.n	8006a1c <_svfiprintf_r+0x1c8>
 80068ce:	2201      	movs	r2, #1
 80068d0:	2300      	movs	r3, #0
 80068d2:	4252      	negs	r2, r2
 80068d4:	6062      	str	r2, [r4, #4]
 80068d6:	a904      	add	r1, sp, #16
 80068d8:	3254      	adds	r2, #84	@ 0x54
 80068da:	1852      	adds	r2, r2, r1
 80068dc:	1c6e      	adds	r6, r5, #1
 80068de:	6023      	str	r3, [r4, #0]
 80068e0:	60e3      	str	r3, [r4, #12]
 80068e2:	60a3      	str	r3, [r4, #8]
 80068e4:	7013      	strb	r3, [r2, #0]
 80068e6:	65a3      	str	r3, [r4, #88]	@ 0x58
 80068e8:	4b54      	ldr	r3, [pc, #336]	@ (8006a3c <_svfiprintf_r+0x1e8>)
 80068ea:	2205      	movs	r2, #5
 80068ec:	0018      	movs	r0, r3
 80068ee:	7831      	ldrb	r1, [r6, #0]
 80068f0:	9305      	str	r3, [sp, #20]
 80068f2:	f000 fde7 	bl	80074c4 <memchr>
 80068f6:	1c75      	adds	r5, r6, #1
 80068f8:	2800      	cmp	r0, #0
 80068fa:	d11f      	bne.n	800693c <_svfiprintf_r+0xe8>
 80068fc:	6822      	ldr	r2, [r4, #0]
 80068fe:	06d3      	lsls	r3, r2, #27
 8006900:	d504      	bpl.n	800690c <_svfiprintf_r+0xb8>
 8006902:	2353      	movs	r3, #83	@ 0x53
 8006904:	a904      	add	r1, sp, #16
 8006906:	185b      	adds	r3, r3, r1
 8006908:	2120      	movs	r1, #32
 800690a:	7019      	strb	r1, [r3, #0]
 800690c:	0713      	lsls	r3, r2, #28
 800690e:	d504      	bpl.n	800691a <_svfiprintf_r+0xc6>
 8006910:	2353      	movs	r3, #83	@ 0x53
 8006912:	a904      	add	r1, sp, #16
 8006914:	185b      	adds	r3, r3, r1
 8006916:	212b      	movs	r1, #43	@ 0x2b
 8006918:	7019      	strb	r1, [r3, #0]
 800691a:	7833      	ldrb	r3, [r6, #0]
 800691c:	2b2a      	cmp	r3, #42	@ 0x2a
 800691e:	d016      	beq.n	800694e <_svfiprintf_r+0xfa>
 8006920:	0035      	movs	r5, r6
 8006922:	2100      	movs	r1, #0
 8006924:	200a      	movs	r0, #10
 8006926:	68e3      	ldr	r3, [r4, #12]
 8006928:	782a      	ldrb	r2, [r5, #0]
 800692a:	1c6e      	adds	r6, r5, #1
 800692c:	3a30      	subs	r2, #48	@ 0x30
 800692e:	2a09      	cmp	r2, #9
 8006930:	d950      	bls.n	80069d4 <_svfiprintf_r+0x180>
 8006932:	2900      	cmp	r1, #0
 8006934:	d111      	bne.n	800695a <_svfiprintf_r+0x106>
 8006936:	e017      	b.n	8006968 <_svfiprintf_r+0x114>
 8006938:	3501      	adds	r5, #1
 800693a:	e7af      	b.n	800689c <_svfiprintf_r+0x48>
 800693c:	9b05      	ldr	r3, [sp, #20]
 800693e:	6822      	ldr	r2, [r4, #0]
 8006940:	1ac0      	subs	r0, r0, r3
 8006942:	2301      	movs	r3, #1
 8006944:	4083      	lsls	r3, r0
 8006946:	4313      	orrs	r3, r2
 8006948:	002e      	movs	r6, r5
 800694a:	6023      	str	r3, [r4, #0]
 800694c:	e7cc      	b.n	80068e8 <_svfiprintf_r+0x94>
 800694e:	9b07      	ldr	r3, [sp, #28]
 8006950:	1d19      	adds	r1, r3, #4
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	9107      	str	r1, [sp, #28]
 8006956:	2b00      	cmp	r3, #0
 8006958:	db01      	blt.n	800695e <_svfiprintf_r+0x10a>
 800695a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800695c:	e004      	b.n	8006968 <_svfiprintf_r+0x114>
 800695e:	425b      	negs	r3, r3
 8006960:	60e3      	str	r3, [r4, #12]
 8006962:	2302      	movs	r3, #2
 8006964:	4313      	orrs	r3, r2
 8006966:	6023      	str	r3, [r4, #0]
 8006968:	782b      	ldrb	r3, [r5, #0]
 800696a:	2b2e      	cmp	r3, #46	@ 0x2e
 800696c:	d10c      	bne.n	8006988 <_svfiprintf_r+0x134>
 800696e:	786b      	ldrb	r3, [r5, #1]
 8006970:	2b2a      	cmp	r3, #42	@ 0x2a
 8006972:	d134      	bne.n	80069de <_svfiprintf_r+0x18a>
 8006974:	9b07      	ldr	r3, [sp, #28]
 8006976:	3502      	adds	r5, #2
 8006978:	1d1a      	adds	r2, r3, #4
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	9207      	str	r2, [sp, #28]
 800697e:	2b00      	cmp	r3, #0
 8006980:	da01      	bge.n	8006986 <_svfiprintf_r+0x132>
 8006982:	2301      	movs	r3, #1
 8006984:	425b      	negs	r3, r3
 8006986:	9309      	str	r3, [sp, #36]	@ 0x24
 8006988:	4e2d      	ldr	r6, [pc, #180]	@ (8006a40 <_svfiprintf_r+0x1ec>)
 800698a:	2203      	movs	r2, #3
 800698c:	0030      	movs	r0, r6
 800698e:	7829      	ldrb	r1, [r5, #0]
 8006990:	f000 fd98 	bl	80074c4 <memchr>
 8006994:	2800      	cmp	r0, #0
 8006996:	d006      	beq.n	80069a6 <_svfiprintf_r+0x152>
 8006998:	2340      	movs	r3, #64	@ 0x40
 800699a:	1b80      	subs	r0, r0, r6
 800699c:	4083      	lsls	r3, r0
 800699e:	6822      	ldr	r2, [r4, #0]
 80069a0:	3501      	adds	r5, #1
 80069a2:	4313      	orrs	r3, r2
 80069a4:	6023      	str	r3, [r4, #0]
 80069a6:	7829      	ldrb	r1, [r5, #0]
 80069a8:	2206      	movs	r2, #6
 80069aa:	4826      	ldr	r0, [pc, #152]	@ (8006a44 <_svfiprintf_r+0x1f0>)
 80069ac:	1c6e      	adds	r6, r5, #1
 80069ae:	7621      	strb	r1, [r4, #24]
 80069b0:	f000 fd88 	bl	80074c4 <memchr>
 80069b4:	2800      	cmp	r0, #0
 80069b6:	d038      	beq.n	8006a2a <_svfiprintf_r+0x1d6>
 80069b8:	4b23      	ldr	r3, [pc, #140]	@ (8006a48 <_svfiprintf_r+0x1f4>)
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d122      	bne.n	8006a04 <_svfiprintf_r+0x1b0>
 80069be:	2207      	movs	r2, #7
 80069c0:	9b07      	ldr	r3, [sp, #28]
 80069c2:	3307      	adds	r3, #7
 80069c4:	4393      	bics	r3, r2
 80069c6:	3308      	adds	r3, #8
 80069c8:	9307      	str	r3, [sp, #28]
 80069ca:	6963      	ldr	r3, [r4, #20]
 80069cc:	9a04      	ldr	r2, [sp, #16]
 80069ce:	189b      	adds	r3, r3, r2
 80069d0:	6163      	str	r3, [r4, #20]
 80069d2:	e762      	b.n	800689a <_svfiprintf_r+0x46>
 80069d4:	4343      	muls	r3, r0
 80069d6:	0035      	movs	r5, r6
 80069d8:	2101      	movs	r1, #1
 80069da:	189b      	adds	r3, r3, r2
 80069dc:	e7a4      	b.n	8006928 <_svfiprintf_r+0xd4>
 80069de:	2300      	movs	r3, #0
 80069e0:	200a      	movs	r0, #10
 80069e2:	0019      	movs	r1, r3
 80069e4:	3501      	adds	r5, #1
 80069e6:	6063      	str	r3, [r4, #4]
 80069e8:	782a      	ldrb	r2, [r5, #0]
 80069ea:	1c6e      	adds	r6, r5, #1
 80069ec:	3a30      	subs	r2, #48	@ 0x30
 80069ee:	2a09      	cmp	r2, #9
 80069f0:	d903      	bls.n	80069fa <_svfiprintf_r+0x1a6>
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d0c8      	beq.n	8006988 <_svfiprintf_r+0x134>
 80069f6:	9109      	str	r1, [sp, #36]	@ 0x24
 80069f8:	e7c6      	b.n	8006988 <_svfiprintf_r+0x134>
 80069fa:	4341      	muls	r1, r0
 80069fc:	0035      	movs	r5, r6
 80069fe:	2301      	movs	r3, #1
 8006a00:	1889      	adds	r1, r1, r2
 8006a02:	e7f1      	b.n	80069e8 <_svfiprintf_r+0x194>
 8006a04:	aa07      	add	r2, sp, #28
 8006a06:	9200      	str	r2, [sp, #0]
 8006a08:	0021      	movs	r1, r4
 8006a0a:	003a      	movs	r2, r7
 8006a0c:	4b0f      	ldr	r3, [pc, #60]	@ (8006a4c <_svfiprintf_r+0x1f8>)
 8006a0e:	9803      	ldr	r0, [sp, #12]
 8006a10:	e000      	b.n	8006a14 <_svfiprintf_r+0x1c0>
 8006a12:	bf00      	nop
 8006a14:	9004      	str	r0, [sp, #16]
 8006a16:	9b04      	ldr	r3, [sp, #16]
 8006a18:	3301      	adds	r3, #1
 8006a1a:	d1d6      	bne.n	80069ca <_svfiprintf_r+0x176>
 8006a1c:	89bb      	ldrh	r3, [r7, #12]
 8006a1e:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8006a20:	065b      	lsls	r3, r3, #25
 8006a22:	d500      	bpl.n	8006a26 <_svfiprintf_r+0x1d2>
 8006a24:	e72c      	b.n	8006880 <_svfiprintf_r+0x2c>
 8006a26:	b021      	add	sp, #132	@ 0x84
 8006a28:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006a2a:	aa07      	add	r2, sp, #28
 8006a2c:	9200      	str	r2, [sp, #0]
 8006a2e:	0021      	movs	r1, r4
 8006a30:	003a      	movs	r2, r7
 8006a32:	4b06      	ldr	r3, [pc, #24]	@ (8006a4c <_svfiprintf_r+0x1f8>)
 8006a34:	9803      	ldr	r0, [sp, #12]
 8006a36:	f000 fa39 	bl	8006eac <_printf_i>
 8006a3a:	e7eb      	b.n	8006a14 <_svfiprintf_r+0x1c0>
 8006a3c:	08007898 	.word	0x08007898
 8006a40:	0800789e 	.word	0x0800789e
 8006a44:	080078a2 	.word	0x080078a2
 8006a48:	00000000 	.word	0x00000000
 8006a4c:	08006795 	.word	0x08006795

08006a50 <_sungetc_r>:
 8006a50:	b570      	push	{r4, r5, r6, lr}
 8006a52:	0014      	movs	r4, r2
 8006a54:	1c4b      	adds	r3, r1, #1
 8006a56:	d103      	bne.n	8006a60 <_sungetc_r+0x10>
 8006a58:	2501      	movs	r5, #1
 8006a5a:	426d      	negs	r5, r5
 8006a5c:	0028      	movs	r0, r5
 8006a5e:	bd70      	pop	{r4, r5, r6, pc}
 8006a60:	8993      	ldrh	r3, [r2, #12]
 8006a62:	2220      	movs	r2, #32
 8006a64:	4393      	bics	r3, r2
 8006a66:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 8006a68:	81a3      	strh	r3, [r4, #12]
 8006a6a:	b2ce      	uxtb	r6, r1
 8006a6c:	6863      	ldr	r3, [r4, #4]
 8006a6e:	b2cd      	uxtb	r5, r1
 8006a70:	2a00      	cmp	r2, #0
 8006a72:	d010      	beq.n	8006a96 <_sungetc_r+0x46>
 8006a74:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8006a76:	429a      	cmp	r2, r3
 8006a78:	dd07      	ble.n	8006a8a <_sungetc_r+0x3a>
 8006a7a:	6823      	ldr	r3, [r4, #0]
 8006a7c:	3b01      	subs	r3, #1
 8006a7e:	6023      	str	r3, [r4, #0]
 8006a80:	701e      	strb	r6, [r3, #0]
 8006a82:	6863      	ldr	r3, [r4, #4]
 8006a84:	3301      	adds	r3, #1
 8006a86:	6063      	str	r3, [r4, #4]
 8006a88:	e7e8      	b.n	8006a5c <_sungetc_r+0xc>
 8006a8a:	0021      	movs	r1, r4
 8006a8c:	f000 fcb6 	bl	80073fc <__submore>
 8006a90:	2800      	cmp	r0, #0
 8006a92:	d0f2      	beq.n	8006a7a <_sungetc_r+0x2a>
 8006a94:	e7e0      	b.n	8006a58 <_sungetc_r+0x8>
 8006a96:	6921      	ldr	r1, [r4, #16]
 8006a98:	6822      	ldr	r2, [r4, #0]
 8006a9a:	2900      	cmp	r1, #0
 8006a9c:	d007      	beq.n	8006aae <_sungetc_r+0x5e>
 8006a9e:	4291      	cmp	r1, r2
 8006aa0:	d205      	bcs.n	8006aae <_sungetc_r+0x5e>
 8006aa2:	1e51      	subs	r1, r2, #1
 8006aa4:	7808      	ldrb	r0, [r1, #0]
 8006aa6:	42a8      	cmp	r0, r5
 8006aa8:	d101      	bne.n	8006aae <_sungetc_r+0x5e>
 8006aaa:	6021      	str	r1, [r4, #0]
 8006aac:	e7ea      	b.n	8006a84 <_sungetc_r+0x34>
 8006aae:	6423      	str	r3, [r4, #64]	@ 0x40
 8006ab0:	0023      	movs	r3, r4
 8006ab2:	3344      	adds	r3, #68	@ 0x44
 8006ab4:	6363      	str	r3, [r4, #52]	@ 0x34
 8006ab6:	2303      	movs	r3, #3
 8006ab8:	63a3      	str	r3, [r4, #56]	@ 0x38
 8006aba:	0023      	movs	r3, r4
 8006abc:	3346      	adds	r3, #70	@ 0x46
 8006abe:	63e2      	str	r2, [r4, #60]	@ 0x3c
 8006ac0:	701e      	strb	r6, [r3, #0]
 8006ac2:	6023      	str	r3, [r4, #0]
 8006ac4:	2301      	movs	r3, #1
 8006ac6:	e7de      	b.n	8006a86 <_sungetc_r+0x36>

08006ac8 <__ssrefill_r>:
 8006ac8:	b510      	push	{r4, lr}
 8006aca:	000c      	movs	r4, r1
 8006acc:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8006ace:	2900      	cmp	r1, #0
 8006ad0:	d00e      	beq.n	8006af0 <__ssrefill_r+0x28>
 8006ad2:	0023      	movs	r3, r4
 8006ad4:	3344      	adds	r3, #68	@ 0x44
 8006ad6:	4299      	cmp	r1, r3
 8006ad8:	d001      	beq.n	8006ade <__ssrefill_r+0x16>
 8006ada:	f7ff fd5f 	bl	800659c <_free_r>
 8006ade:	2000      	movs	r0, #0
 8006ae0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006ae2:	6360      	str	r0, [r4, #52]	@ 0x34
 8006ae4:	6063      	str	r3, [r4, #4]
 8006ae6:	4283      	cmp	r3, r0
 8006ae8:	d002      	beq.n	8006af0 <__ssrefill_r+0x28>
 8006aea:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8006aec:	6023      	str	r3, [r4, #0]
 8006aee:	bd10      	pop	{r4, pc}
 8006af0:	6923      	ldr	r3, [r4, #16]
 8006af2:	2001      	movs	r0, #1
 8006af4:	6023      	str	r3, [r4, #0]
 8006af6:	2300      	movs	r3, #0
 8006af8:	89a2      	ldrh	r2, [r4, #12]
 8006afa:	6063      	str	r3, [r4, #4]
 8006afc:	3320      	adds	r3, #32
 8006afe:	4313      	orrs	r3, r2
 8006b00:	81a3      	strh	r3, [r4, #12]
 8006b02:	4240      	negs	r0, r0
 8006b04:	e7f3      	b.n	8006aee <__ssrefill_r+0x26>
	...

08006b08 <__ssvfiscanf_r>:
 8006b08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006b0a:	4caa      	ldr	r4, [pc, #680]	@ (8006db4 <__ssvfiscanf_r+0x2ac>)
 8006b0c:	44a5      	add	sp, r4
 8006b0e:	000c      	movs	r4, r1
 8006b10:	2100      	movs	r1, #0
 8006b12:	9001      	str	r0, [sp, #4]
 8006b14:	20be      	movs	r0, #190	@ 0xbe
 8006b16:	9146      	str	r1, [sp, #280]	@ 0x118
 8006b18:	9147      	str	r1, [sp, #284]	@ 0x11c
 8006b1a:	a903      	add	r1, sp, #12
 8006b1c:	9148      	str	r1, [sp, #288]	@ 0x120
 8006b1e:	49a6      	ldr	r1, [pc, #664]	@ (8006db8 <__ssvfiscanf_r+0x2b0>)
 8006b20:	0040      	lsls	r0, r0, #1
 8006b22:	ad43      	add	r5, sp, #268	@ 0x10c
 8006b24:	5029      	str	r1, [r5, r0]
 8006b26:	49a5      	ldr	r1, [pc, #660]	@ (8006dbc <__ssvfiscanf_r+0x2b4>)
 8006b28:	3004      	adds	r0, #4
 8006b2a:	ad43      	add	r5, sp, #268	@ 0x10c
 8006b2c:	5029      	str	r1, [r5, r0]
 8006b2e:	9302      	str	r3, [sp, #8]
 8006b30:	7813      	ldrb	r3, [r2, #0]
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d100      	bne.n	8006b38 <__ssvfiscanf_r+0x30>
 8006b36:	e13a      	b.n	8006dae <__ssvfiscanf_r+0x2a6>
 8006b38:	2108      	movs	r1, #8
 8006b3a:	2708      	movs	r7, #8
 8006b3c:	4ea0      	ldr	r6, [pc, #640]	@ (8006dc0 <__ssvfiscanf_r+0x2b8>)
 8006b3e:	1c55      	adds	r5, r2, #1
 8006b40:	5cf0      	ldrb	r0, [r6, r3]
 8006b42:	4001      	ands	r1, r0
 8006b44:	4238      	tst	r0, r7
 8006b46:	d01c      	beq.n	8006b82 <__ssvfiscanf_r+0x7a>
 8006b48:	6863      	ldr	r3, [r4, #4]
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	dd0f      	ble.n	8006b6e <__ssvfiscanf_r+0x66>
 8006b4e:	6823      	ldr	r3, [r4, #0]
 8006b50:	781a      	ldrb	r2, [r3, #0]
 8006b52:	5cb2      	ldrb	r2, [r6, r2]
 8006b54:	423a      	tst	r2, r7
 8006b56:	d101      	bne.n	8006b5c <__ssvfiscanf_r+0x54>
 8006b58:	002a      	movs	r2, r5
 8006b5a:	e7e9      	b.n	8006b30 <__ssvfiscanf_r+0x28>
 8006b5c:	9a47      	ldr	r2, [sp, #284]	@ 0x11c
 8006b5e:	3301      	adds	r3, #1
 8006b60:	3201      	adds	r2, #1
 8006b62:	9247      	str	r2, [sp, #284]	@ 0x11c
 8006b64:	6862      	ldr	r2, [r4, #4]
 8006b66:	6023      	str	r3, [r4, #0]
 8006b68:	3a01      	subs	r2, #1
 8006b6a:	6062      	str	r2, [r4, #4]
 8006b6c:	e7ec      	b.n	8006b48 <__ssvfiscanf_r+0x40>
 8006b6e:	22c0      	movs	r2, #192	@ 0xc0
 8006b70:	ab43      	add	r3, sp, #268	@ 0x10c
 8006b72:	0052      	lsls	r2, r2, #1
 8006b74:	0021      	movs	r1, r4
 8006b76:	589b      	ldr	r3, [r3, r2]
 8006b78:	9801      	ldr	r0, [sp, #4]
 8006b7a:	4798      	blx	r3
 8006b7c:	2800      	cmp	r0, #0
 8006b7e:	d0e6      	beq.n	8006b4e <__ssvfiscanf_r+0x46>
 8006b80:	e7ea      	b.n	8006b58 <__ssvfiscanf_r+0x50>
 8006b82:	001e      	movs	r6, r3
 8006b84:	2b25      	cmp	r3, #37	@ 0x25
 8006b86:	d160      	bne.n	8006c4a <__ssvfiscanf_r+0x142>
 8006b88:	9145      	str	r1, [sp, #276]	@ 0x114
 8006b8a:	9143      	str	r1, [sp, #268]	@ 0x10c
 8006b8c:	7853      	ldrb	r3, [r2, #1]
 8006b8e:	2b2a      	cmp	r3, #42	@ 0x2a
 8006b90:	d102      	bne.n	8006b98 <__ssvfiscanf_r+0x90>
 8006b92:	3b1a      	subs	r3, #26
 8006b94:	9343      	str	r3, [sp, #268]	@ 0x10c
 8006b96:	1c95      	adds	r5, r2, #2
 8006b98:	002e      	movs	r6, r5
 8006b9a:	220a      	movs	r2, #10
 8006b9c:	7831      	ldrb	r1, [r6, #0]
 8006b9e:	1c75      	adds	r5, r6, #1
 8006ba0:	000b      	movs	r3, r1
 8006ba2:	3b30      	subs	r3, #48	@ 0x30
 8006ba4:	2b09      	cmp	r3, #9
 8006ba6:	d91d      	bls.n	8006be4 <__ssvfiscanf_r+0xdc>
 8006ba8:	4f86      	ldr	r7, [pc, #536]	@ (8006dc4 <__ssvfiscanf_r+0x2bc>)
 8006baa:	2203      	movs	r2, #3
 8006bac:	0038      	movs	r0, r7
 8006bae:	f000 fc89 	bl	80074c4 <memchr>
 8006bb2:	2800      	cmp	r0, #0
 8006bb4:	d006      	beq.n	8006bc4 <__ssvfiscanf_r+0xbc>
 8006bb6:	2301      	movs	r3, #1
 8006bb8:	1bc0      	subs	r0, r0, r7
 8006bba:	4083      	lsls	r3, r0
 8006bbc:	002e      	movs	r6, r5
 8006bbe:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 8006bc0:	4313      	orrs	r3, r2
 8006bc2:	9343      	str	r3, [sp, #268]	@ 0x10c
 8006bc4:	1c75      	adds	r5, r6, #1
 8006bc6:	7836      	ldrb	r6, [r6, #0]
 8006bc8:	2e78      	cmp	r6, #120	@ 0x78
 8006bca:	d806      	bhi.n	8006bda <__ssvfiscanf_r+0xd2>
 8006bcc:	2e57      	cmp	r6, #87	@ 0x57
 8006bce:	d810      	bhi.n	8006bf2 <__ssvfiscanf_r+0xea>
 8006bd0:	2e25      	cmp	r6, #37	@ 0x25
 8006bd2:	d03a      	beq.n	8006c4a <__ssvfiscanf_r+0x142>
 8006bd4:	d834      	bhi.n	8006c40 <__ssvfiscanf_r+0x138>
 8006bd6:	2e00      	cmp	r6, #0
 8006bd8:	d055      	beq.n	8006c86 <__ssvfiscanf_r+0x17e>
 8006bda:	2303      	movs	r3, #3
 8006bdc:	9349      	str	r3, [sp, #292]	@ 0x124
 8006bde:	3307      	adds	r3, #7
 8006be0:	9344      	str	r3, [sp, #272]	@ 0x110
 8006be2:	e069      	b.n	8006cb8 <__ssvfiscanf_r+0x1b0>
 8006be4:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8006be6:	002e      	movs	r6, r5
 8006be8:	4353      	muls	r3, r2
 8006bea:	3b30      	subs	r3, #48	@ 0x30
 8006bec:	185b      	adds	r3, r3, r1
 8006bee:	9345      	str	r3, [sp, #276]	@ 0x114
 8006bf0:	e7d4      	b.n	8006b9c <__ssvfiscanf_r+0x94>
 8006bf2:	0030      	movs	r0, r6
 8006bf4:	3858      	subs	r0, #88	@ 0x58
 8006bf6:	2820      	cmp	r0, #32
 8006bf8:	d8ef      	bhi.n	8006bda <__ssvfiscanf_r+0xd2>
 8006bfa:	f7f9 fa8d 	bl	8000118 <__gnu_thumb1_case_shi>
 8006bfe:	004b      	.short	0x004b
 8006c00:	ffeeffee 	.word	0xffeeffee
 8006c04:	ffee007d 	.word	0xffee007d
 8006c08:	ffeeffee 	.word	0xffeeffee
 8006c0c:	ffeeffee 	.word	0xffeeffee
 8006c10:	ffeeffee 	.word	0xffeeffee
 8006c14:	007b0088 	.word	0x007b0088
 8006c18:	00240024 	.word	0x00240024
 8006c1c:	ffee0024 	.word	0xffee0024
 8006c20:	ffee0055 	.word	0xffee0055
 8006c24:	ffeeffee 	.word	0xffeeffee
 8006c28:	0090ffee 	.word	0x0090ffee
 8006c2c:	00470059 	.word	0x00470059
 8006c30:	ffeeffee 	.word	0xffeeffee
 8006c34:	ffee008e 	.word	0xffee008e
 8006c38:	ffee007b 	.word	0xffee007b
 8006c3c:	004bffee 	.word	0x004bffee
 8006c40:	3e45      	subs	r6, #69	@ 0x45
 8006c42:	2e02      	cmp	r6, #2
 8006c44:	d8c9      	bhi.n	8006bda <__ssvfiscanf_r+0xd2>
 8006c46:	2305      	movs	r3, #5
 8006c48:	e035      	b.n	8006cb6 <__ssvfiscanf_r+0x1ae>
 8006c4a:	6863      	ldr	r3, [r4, #4]
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	dd0d      	ble.n	8006c6c <__ssvfiscanf_r+0x164>
 8006c50:	6823      	ldr	r3, [r4, #0]
 8006c52:	781a      	ldrb	r2, [r3, #0]
 8006c54:	42b2      	cmp	r2, r6
 8006c56:	d000      	beq.n	8006c5a <__ssvfiscanf_r+0x152>
 8006c58:	e0a9      	b.n	8006dae <__ssvfiscanf_r+0x2a6>
 8006c5a:	3301      	adds	r3, #1
 8006c5c:	6862      	ldr	r2, [r4, #4]
 8006c5e:	6023      	str	r3, [r4, #0]
 8006c60:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8006c62:	3a01      	subs	r2, #1
 8006c64:	3301      	adds	r3, #1
 8006c66:	6062      	str	r2, [r4, #4]
 8006c68:	9347      	str	r3, [sp, #284]	@ 0x11c
 8006c6a:	e775      	b.n	8006b58 <__ssvfiscanf_r+0x50>
 8006c6c:	23c0      	movs	r3, #192	@ 0xc0
 8006c6e:	aa43      	add	r2, sp, #268	@ 0x10c
 8006c70:	005b      	lsls	r3, r3, #1
 8006c72:	0021      	movs	r1, r4
 8006c74:	58d3      	ldr	r3, [r2, r3]
 8006c76:	9801      	ldr	r0, [sp, #4]
 8006c78:	4798      	blx	r3
 8006c7a:	2800      	cmp	r0, #0
 8006c7c:	d0e8      	beq.n	8006c50 <__ssvfiscanf_r+0x148>
 8006c7e:	9846      	ldr	r0, [sp, #280]	@ 0x118
 8006c80:	2800      	cmp	r0, #0
 8006c82:	d000      	beq.n	8006c86 <__ssvfiscanf_r+0x17e>
 8006c84:	e08b      	b.n	8006d9e <__ssvfiscanf_r+0x296>
 8006c86:	2001      	movs	r0, #1
 8006c88:	4240      	negs	r0, r0
 8006c8a:	e08c      	b.n	8006da6 <__ssvfiscanf_r+0x29e>
 8006c8c:	2320      	movs	r3, #32
 8006c8e:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 8006c90:	4313      	orrs	r3, r2
 8006c92:	9343      	str	r3, [sp, #268]	@ 0x10c
 8006c94:	2380      	movs	r3, #128	@ 0x80
 8006c96:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 8006c98:	009b      	lsls	r3, r3, #2
 8006c9a:	4313      	orrs	r3, r2
 8006c9c:	9343      	str	r3, [sp, #268]	@ 0x10c
 8006c9e:	2310      	movs	r3, #16
 8006ca0:	9344      	str	r3, [sp, #272]	@ 0x110
 8006ca2:	2e6e      	cmp	r6, #110	@ 0x6e
 8006ca4:	d902      	bls.n	8006cac <__ssvfiscanf_r+0x1a4>
 8006ca6:	e005      	b.n	8006cb4 <__ssvfiscanf_r+0x1ac>
 8006ca8:	2300      	movs	r3, #0
 8006caa:	9344      	str	r3, [sp, #272]	@ 0x110
 8006cac:	2303      	movs	r3, #3
 8006cae:	e002      	b.n	8006cb6 <__ssvfiscanf_r+0x1ae>
 8006cb0:	2308      	movs	r3, #8
 8006cb2:	9344      	str	r3, [sp, #272]	@ 0x110
 8006cb4:	2304      	movs	r3, #4
 8006cb6:	9349      	str	r3, [sp, #292]	@ 0x124
 8006cb8:	6863      	ldr	r3, [r4, #4]
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	dd3e      	ble.n	8006d3c <__ssvfiscanf_r+0x234>
 8006cbe:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8006cc0:	065b      	lsls	r3, r3, #25
 8006cc2:	d408      	bmi.n	8006cd6 <__ssvfiscanf_r+0x1ce>
 8006cc4:	27c0      	movs	r7, #192	@ 0xc0
 8006cc6:	2608      	movs	r6, #8
 8006cc8:	007f      	lsls	r7, r7, #1
 8006cca:	6823      	ldr	r3, [r4, #0]
 8006ccc:	493c      	ldr	r1, [pc, #240]	@ (8006dc0 <__ssvfiscanf_r+0x2b8>)
 8006cce:	781a      	ldrb	r2, [r3, #0]
 8006cd0:	5c8a      	ldrb	r2, [r1, r2]
 8006cd2:	4232      	tst	r2, r6
 8006cd4:	d13c      	bne.n	8006d50 <__ssvfiscanf_r+0x248>
 8006cd6:	9b49      	ldr	r3, [sp, #292]	@ 0x124
 8006cd8:	2b02      	cmp	r3, #2
 8006cda:	dc4c      	bgt.n	8006d76 <__ssvfiscanf_r+0x26e>
 8006cdc:	0022      	movs	r2, r4
 8006cde:	9801      	ldr	r0, [sp, #4]
 8006ce0:	ab02      	add	r3, sp, #8
 8006ce2:	a943      	add	r1, sp, #268	@ 0x10c
 8006ce4:	f000 f9f0 	bl	80070c8 <_scanf_chars>
 8006ce8:	2801      	cmp	r0, #1
 8006cea:	d060      	beq.n	8006dae <__ssvfiscanf_r+0x2a6>
 8006cec:	2802      	cmp	r0, #2
 8006cee:	d000      	beq.n	8006cf2 <__ssvfiscanf_r+0x1ea>
 8006cf0:	e732      	b.n	8006b58 <__ssvfiscanf_r+0x50>
 8006cf2:	e7c4      	b.n	8006c7e <__ssvfiscanf_r+0x176>
 8006cf4:	230a      	movs	r3, #10
 8006cf6:	e7d3      	b.n	8006ca0 <__ssvfiscanf_r+0x198>
 8006cf8:	0029      	movs	r1, r5
 8006cfa:	a803      	add	r0, sp, #12
 8006cfc:	f000 fb44 	bl	8007388 <__sccl>
 8006d00:	2340      	movs	r3, #64	@ 0x40
 8006d02:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 8006d04:	0005      	movs	r5, r0
 8006d06:	4313      	orrs	r3, r2
 8006d08:	9343      	str	r3, [sp, #268]	@ 0x10c
 8006d0a:	2301      	movs	r3, #1
 8006d0c:	e7d3      	b.n	8006cb6 <__ssvfiscanf_r+0x1ae>
 8006d0e:	2340      	movs	r3, #64	@ 0x40
 8006d10:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 8006d12:	4313      	orrs	r3, r2
 8006d14:	9343      	str	r3, [sp, #268]	@ 0x10c
 8006d16:	2300      	movs	r3, #0
 8006d18:	e7cd      	b.n	8006cb6 <__ssvfiscanf_r+0x1ae>
 8006d1a:	2302      	movs	r3, #2
 8006d1c:	e7cb      	b.n	8006cb6 <__ssvfiscanf_r+0x1ae>
 8006d1e:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 8006d20:	06d3      	lsls	r3, r2, #27
 8006d22:	d500      	bpl.n	8006d26 <__ssvfiscanf_r+0x21e>
 8006d24:	e718      	b.n	8006b58 <__ssvfiscanf_r+0x50>
 8006d26:	9b02      	ldr	r3, [sp, #8]
 8006d28:	9947      	ldr	r1, [sp, #284]	@ 0x11c
 8006d2a:	1d18      	adds	r0, r3, #4
 8006d2c:	9002      	str	r0, [sp, #8]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	07d6      	lsls	r6, r2, #31
 8006d32:	d501      	bpl.n	8006d38 <__ssvfiscanf_r+0x230>
 8006d34:	8019      	strh	r1, [r3, #0]
 8006d36:	e70f      	b.n	8006b58 <__ssvfiscanf_r+0x50>
 8006d38:	6019      	str	r1, [r3, #0]
 8006d3a:	e70d      	b.n	8006b58 <__ssvfiscanf_r+0x50>
 8006d3c:	23c0      	movs	r3, #192	@ 0xc0
 8006d3e:	aa43      	add	r2, sp, #268	@ 0x10c
 8006d40:	005b      	lsls	r3, r3, #1
 8006d42:	0021      	movs	r1, r4
 8006d44:	58d3      	ldr	r3, [r2, r3]
 8006d46:	9801      	ldr	r0, [sp, #4]
 8006d48:	4798      	blx	r3
 8006d4a:	2800      	cmp	r0, #0
 8006d4c:	d0b7      	beq.n	8006cbe <__ssvfiscanf_r+0x1b6>
 8006d4e:	e796      	b.n	8006c7e <__ssvfiscanf_r+0x176>
 8006d50:	9a47      	ldr	r2, [sp, #284]	@ 0x11c
 8006d52:	3201      	adds	r2, #1
 8006d54:	9247      	str	r2, [sp, #284]	@ 0x11c
 8006d56:	6862      	ldr	r2, [r4, #4]
 8006d58:	3a01      	subs	r2, #1
 8006d5a:	6062      	str	r2, [r4, #4]
 8006d5c:	2a00      	cmp	r2, #0
 8006d5e:	dd02      	ble.n	8006d66 <__ssvfiscanf_r+0x25e>
 8006d60:	3301      	adds	r3, #1
 8006d62:	6023      	str	r3, [r4, #0]
 8006d64:	e7b1      	b.n	8006cca <__ssvfiscanf_r+0x1c2>
 8006d66:	ab43      	add	r3, sp, #268	@ 0x10c
 8006d68:	0021      	movs	r1, r4
 8006d6a:	59db      	ldr	r3, [r3, r7]
 8006d6c:	9801      	ldr	r0, [sp, #4]
 8006d6e:	4798      	blx	r3
 8006d70:	2800      	cmp	r0, #0
 8006d72:	d0aa      	beq.n	8006cca <__ssvfiscanf_r+0x1c2>
 8006d74:	e783      	b.n	8006c7e <__ssvfiscanf_r+0x176>
 8006d76:	2b04      	cmp	r3, #4
 8006d78:	dc06      	bgt.n	8006d88 <__ssvfiscanf_r+0x280>
 8006d7a:	0022      	movs	r2, r4
 8006d7c:	9801      	ldr	r0, [sp, #4]
 8006d7e:	ab02      	add	r3, sp, #8
 8006d80:	a943      	add	r1, sp, #268	@ 0x10c
 8006d82:	f000 fa01 	bl	8007188 <_scanf_i>
 8006d86:	e7af      	b.n	8006ce8 <__ssvfiscanf_r+0x1e0>
 8006d88:	4b0f      	ldr	r3, [pc, #60]	@ (8006dc8 <__ssvfiscanf_r+0x2c0>)
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d100      	bne.n	8006d90 <__ssvfiscanf_r+0x288>
 8006d8e:	e6e3      	b.n	8006b58 <__ssvfiscanf_r+0x50>
 8006d90:	0022      	movs	r2, r4
 8006d92:	9801      	ldr	r0, [sp, #4]
 8006d94:	ab02      	add	r3, sp, #8
 8006d96:	a943      	add	r1, sp, #268	@ 0x10c
 8006d98:	e000      	b.n	8006d9c <__ssvfiscanf_r+0x294>
 8006d9a:	bf00      	nop
 8006d9c:	e7a4      	b.n	8006ce8 <__ssvfiscanf_r+0x1e0>
 8006d9e:	89a3      	ldrh	r3, [r4, #12]
 8006da0:	065b      	lsls	r3, r3, #25
 8006da2:	d500      	bpl.n	8006da6 <__ssvfiscanf_r+0x29e>
 8006da4:	e76f      	b.n	8006c86 <__ssvfiscanf_r+0x17e>
 8006da6:	23a5      	movs	r3, #165	@ 0xa5
 8006da8:	009b      	lsls	r3, r3, #2
 8006daa:	449d      	add	sp, r3
 8006dac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006dae:	9846      	ldr	r0, [sp, #280]	@ 0x118
 8006db0:	e7f9      	b.n	8006da6 <__ssvfiscanf_r+0x29e>
 8006db2:	46c0      	nop			@ (mov r8, r8)
 8006db4:	fffffd6c 	.word	0xfffffd6c
 8006db8:	08006a51 	.word	0x08006a51
 8006dbc:	08006ac9 	.word	0x08006ac9
 8006dc0:	080078e7 	.word	0x080078e7
 8006dc4:	0800789e 	.word	0x0800789e
 8006dc8:	00000000 	.word	0x00000000

08006dcc <_printf_common>:
 8006dcc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006dce:	0016      	movs	r6, r2
 8006dd0:	9301      	str	r3, [sp, #4]
 8006dd2:	688a      	ldr	r2, [r1, #8]
 8006dd4:	690b      	ldr	r3, [r1, #16]
 8006dd6:	000c      	movs	r4, r1
 8006dd8:	9000      	str	r0, [sp, #0]
 8006dda:	4293      	cmp	r3, r2
 8006ddc:	da00      	bge.n	8006de0 <_printf_common+0x14>
 8006dde:	0013      	movs	r3, r2
 8006de0:	0022      	movs	r2, r4
 8006de2:	6033      	str	r3, [r6, #0]
 8006de4:	3243      	adds	r2, #67	@ 0x43
 8006de6:	7812      	ldrb	r2, [r2, #0]
 8006de8:	2a00      	cmp	r2, #0
 8006dea:	d001      	beq.n	8006df0 <_printf_common+0x24>
 8006dec:	3301      	adds	r3, #1
 8006dee:	6033      	str	r3, [r6, #0]
 8006df0:	6823      	ldr	r3, [r4, #0]
 8006df2:	069b      	lsls	r3, r3, #26
 8006df4:	d502      	bpl.n	8006dfc <_printf_common+0x30>
 8006df6:	6833      	ldr	r3, [r6, #0]
 8006df8:	3302      	adds	r3, #2
 8006dfa:	6033      	str	r3, [r6, #0]
 8006dfc:	6822      	ldr	r2, [r4, #0]
 8006dfe:	2306      	movs	r3, #6
 8006e00:	0015      	movs	r5, r2
 8006e02:	401d      	ands	r5, r3
 8006e04:	421a      	tst	r2, r3
 8006e06:	d027      	beq.n	8006e58 <_printf_common+0x8c>
 8006e08:	0023      	movs	r3, r4
 8006e0a:	3343      	adds	r3, #67	@ 0x43
 8006e0c:	781b      	ldrb	r3, [r3, #0]
 8006e0e:	1e5a      	subs	r2, r3, #1
 8006e10:	4193      	sbcs	r3, r2
 8006e12:	6822      	ldr	r2, [r4, #0]
 8006e14:	0692      	lsls	r2, r2, #26
 8006e16:	d430      	bmi.n	8006e7a <_printf_common+0xae>
 8006e18:	0022      	movs	r2, r4
 8006e1a:	9901      	ldr	r1, [sp, #4]
 8006e1c:	9800      	ldr	r0, [sp, #0]
 8006e1e:	9d08      	ldr	r5, [sp, #32]
 8006e20:	3243      	adds	r2, #67	@ 0x43
 8006e22:	47a8      	blx	r5
 8006e24:	3001      	adds	r0, #1
 8006e26:	d025      	beq.n	8006e74 <_printf_common+0xa8>
 8006e28:	2206      	movs	r2, #6
 8006e2a:	6823      	ldr	r3, [r4, #0]
 8006e2c:	2500      	movs	r5, #0
 8006e2e:	4013      	ands	r3, r2
 8006e30:	2b04      	cmp	r3, #4
 8006e32:	d105      	bne.n	8006e40 <_printf_common+0x74>
 8006e34:	6833      	ldr	r3, [r6, #0]
 8006e36:	68e5      	ldr	r5, [r4, #12]
 8006e38:	1aed      	subs	r5, r5, r3
 8006e3a:	43eb      	mvns	r3, r5
 8006e3c:	17db      	asrs	r3, r3, #31
 8006e3e:	401d      	ands	r5, r3
 8006e40:	68a3      	ldr	r3, [r4, #8]
 8006e42:	6922      	ldr	r2, [r4, #16]
 8006e44:	4293      	cmp	r3, r2
 8006e46:	dd01      	ble.n	8006e4c <_printf_common+0x80>
 8006e48:	1a9b      	subs	r3, r3, r2
 8006e4a:	18ed      	adds	r5, r5, r3
 8006e4c:	2600      	movs	r6, #0
 8006e4e:	42b5      	cmp	r5, r6
 8006e50:	d120      	bne.n	8006e94 <_printf_common+0xc8>
 8006e52:	2000      	movs	r0, #0
 8006e54:	e010      	b.n	8006e78 <_printf_common+0xac>
 8006e56:	3501      	adds	r5, #1
 8006e58:	68e3      	ldr	r3, [r4, #12]
 8006e5a:	6832      	ldr	r2, [r6, #0]
 8006e5c:	1a9b      	subs	r3, r3, r2
 8006e5e:	42ab      	cmp	r3, r5
 8006e60:	ddd2      	ble.n	8006e08 <_printf_common+0x3c>
 8006e62:	0022      	movs	r2, r4
 8006e64:	2301      	movs	r3, #1
 8006e66:	9901      	ldr	r1, [sp, #4]
 8006e68:	9800      	ldr	r0, [sp, #0]
 8006e6a:	9f08      	ldr	r7, [sp, #32]
 8006e6c:	3219      	adds	r2, #25
 8006e6e:	47b8      	blx	r7
 8006e70:	3001      	adds	r0, #1
 8006e72:	d1f0      	bne.n	8006e56 <_printf_common+0x8a>
 8006e74:	2001      	movs	r0, #1
 8006e76:	4240      	negs	r0, r0
 8006e78:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006e7a:	2030      	movs	r0, #48	@ 0x30
 8006e7c:	18e1      	adds	r1, r4, r3
 8006e7e:	3143      	adds	r1, #67	@ 0x43
 8006e80:	7008      	strb	r0, [r1, #0]
 8006e82:	0021      	movs	r1, r4
 8006e84:	1c5a      	adds	r2, r3, #1
 8006e86:	3145      	adds	r1, #69	@ 0x45
 8006e88:	7809      	ldrb	r1, [r1, #0]
 8006e8a:	18a2      	adds	r2, r4, r2
 8006e8c:	3243      	adds	r2, #67	@ 0x43
 8006e8e:	3302      	adds	r3, #2
 8006e90:	7011      	strb	r1, [r2, #0]
 8006e92:	e7c1      	b.n	8006e18 <_printf_common+0x4c>
 8006e94:	0022      	movs	r2, r4
 8006e96:	2301      	movs	r3, #1
 8006e98:	9901      	ldr	r1, [sp, #4]
 8006e9a:	9800      	ldr	r0, [sp, #0]
 8006e9c:	9f08      	ldr	r7, [sp, #32]
 8006e9e:	321a      	adds	r2, #26
 8006ea0:	47b8      	blx	r7
 8006ea2:	3001      	adds	r0, #1
 8006ea4:	d0e6      	beq.n	8006e74 <_printf_common+0xa8>
 8006ea6:	3601      	adds	r6, #1
 8006ea8:	e7d1      	b.n	8006e4e <_printf_common+0x82>
	...

08006eac <_printf_i>:
 8006eac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006eae:	b08b      	sub	sp, #44	@ 0x2c
 8006eb0:	9206      	str	r2, [sp, #24]
 8006eb2:	000a      	movs	r2, r1
 8006eb4:	3243      	adds	r2, #67	@ 0x43
 8006eb6:	9307      	str	r3, [sp, #28]
 8006eb8:	9005      	str	r0, [sp, #20]
 8006eba:	9203      	str	r2, [sp, #12]
 8006ebc:	7e0a      	ldrb	r2, [r1, #24]
 8006ebe:	000c      	movs	r4, r1
 8006ec0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006ec2:	2a78      	cmp	r2, #120	@ 0x78
 8006ec4:	d809      	bhi.n	8006eda <_printf_i+0x2e>
 8006ec6:	2a62      	cmp	r2, #98	@ 0x62
 8006ec8:	d80b      	bhi.n	8006ee2 <_printf_i+0x36>
 8006eca:	2a00      	cmp	r2, #0
 8006ecc:	d100      	bne.n	8006ed0 <_printf_i+0x24>
 8006ece:	e0bc      	b.n	800704a <_printf_i+0x19e>
 8006ed0:	497b      	ldr	r1, [pc, #492]	@ (80070c0 <_printf_i+0x214>)
 8006ed2:	9104      	str	r1, [sp, #16]
 8006ed4:	2a58      	cmp	r2, #88	@ 0x58
 8006ed6:	d100      	bne.n	8006eda <_printf_i+0x2e>
 8006ed8:	e090      	b.n	8006ffc <_printf_i+0x150>
 8006eda:	0025      	movs	r5, r4
 8006edc:	3542      	adds	r5, #66	@ 0x42
 8006ede:	702a      	strb	r2, [r5, #0]
 8006ee0:	e022      	b.n	8006f28 <_printf_i+0x7c>
 8006ee2:	0010      	movs	r0, r2
 8006ee4:	3863      	subs	r0, #99	@ 0x63
 8006ee6:	2815      	cmp	r0, #21
 8006ee8:	d8f7      	bhi.n	8006eda <_printf_i+0x2e>
 8006eea:	f7f9 f915 	bl	8000118 <__gnu_thumb1_case_shi>
 8006eee:	0016      	.short	0x0016
 8006ef0:	fff6001f 	.word	0xfff6001f
 8006ef4:	fff6fff6 	.word	0xfff6fff6
 8006ef8:	001ffff6 	.word	0x001ffff6
 8006efc:	fff6fff6 	.word	0xfff6fff6
 8006f00:	fff6fff6 	.word	0xfff6fff6
 8006f04:	003600a1 	.word	0x003600a1
 8006f08:	fff60080 	.word	0xfff60080
 8006f0c:	00b2fff6 	.word	0x00b2fff6
 8006f10:	0036fff6 	.word	0x0036fff6
 8006f14:	fff6fff6 	.word	0xfff6fff6
 8006f18:	0084      	.short	0x0084
 8006f1a:	0025      	movs	r5, r4
 8006f1c:	681a      	ldr	r2, [r3, #0]
 8006f1e:	3542      	adds	r5, #66	@ 0x42
 8006f20:	1d11      	adds	r1, r2, #4
 8006f22:	6019      	str	r1, [r3, #0]
 8006f24:	6813      	ldr	r3, [r2, #0]
 8006f26:	702b      	strb	r3, [r5, #0]
 8006f28:	2301      	movs	r3, #1
 8006f2a:	e0a0      	b.n	800706e <_printf_i+0x1c2>
 8006f2c:	6818      	ldr	r0, [r3, #0]
 8006f2e:	6809      	ldr	r1, [r1, #0]
 8006f30:	1d02      	adds	r2, r0, #4
 8006f32:	060d      	lsls	r5, r1, #24
 8006f34:	d50b      	bpl.n	8006f4e <_printf_i+0xa2>
 8006f36:	6806      	ldr	r6, [r0, #0]
 8006f38:	601a      	str	r2, [r3, #0]
 8006f3a:	2e00      	cmp	r6, #0
 8006f3c:	da03      	bge.n	8006f46 <_printf_i+0x9a>
 8006f3e:	232d      	movs	r3, #45	@ 0x2d
 8006f40:	9a03      	ldr	r2, [sp, #12]
 8006f42:	4276      	negs	r6, r6
 8006f44:	7013      	strb	r3, [r2, #0]
 8006f46:	4b5e      	ldr	r3, [pc, #376]	@ (80070c0 <_printf_i+0x214>)
 8006f48:	270a      	movs	r7, #10
 8006f4a:	9304      	str	r3, [sp, #16]
 8006f4c:	e018      	b.n	8006f80 <_printf_i+0xd4>
 8006f4e:	6806      	ldr	r6, [r0, #0]
 8006f50:	601a      	str	r2, [r3, #0]
 8006f52:	0649      	lsls	r1, r1, #25
 8006f54:	d5f1      	bpl.n	8006f3a <_printf_i+0x8e>
 8006f56:	b236      	sxth	r6, r6
 8006f58:	e7ef      	b.n	8006f3a <_printf_i+0x8e>
 8006f5a:	6808      	ldr	r0, [r1, #0]
 8006f5c:	6819      	ldr	r1, [r3, #0]
 8006f5e:	c940      	ldmia	r1!, {r6}
 8006f60:	0605      	lsls	r5, r0, #24
 8006f62:	d402      	bmi.n	8006f6a <_printf_i+0xbe>
 8006f64:	0640      	lsls	r0, r0, #25
 8006f66:	d500      	bpl.n	8006f6a <_printf_i+0xbe>
 8006f68:	b2b6      	uxth	r6, r6
 8006f6a:	6019      	str	r1, [r3, #0]
 8006f6c:	4b54      	ldr	r3, [pc, #336]	@ (80070c0 <_printf_i+0x214>)
 8006f6e:	270a      	movs	r7, #10
 8006f70:	9304      	str	r3, [sp, #16]
 8006f72:	2a6f      	cmp	r2, #111	@ 0x6f
 8006f74:	d100      	bne.n	8006f78 <_printf_i+0xcc>
 8006f76:	3f02      	subs	r7, #2
 8006f78:	0023      	movs	r3, r4
 8006f7a:	2200      	movs	r2, #0
 8006f7c:	3343      	adds	r3, #67	@ 0x43
 8006f7e:	701a      	strb	r2, [r3, #0]
 8006f80:	6863      	ldr	r3, [r4, #4]
 8006f82:	60a3      	str	r3, [r4, #8]
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	db03      	blt.n	8006f90 <_printf_i+0xe4>
 8006f88:	2104      	movs	r1, #4
 8006f8a:	6822      	ldr	r2, [r4, #0]
 8006f8c:	438a      	bics	r2, r1
 8006f8e:	6022      	str	r2, [r4, #0]
 8006f90:	2e00      	cmp	r6, #0
 8006f92:	d102      	bne.n	8006f9a <_printf_i+0xee>
 8006f94:	9d03      	ldr	r5, [sp, #12]
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d00c      	beq.n	8006fb4 <_printf_i+0x108>
 8006f9a:	9d03      	ldr	r5, [sp, #12]
 8006f9c:	0030      	movs	r0, r6
 8006f9e:	0039      	movs	r1, r7
 8006fa0:	f7f9 f94a 	bl	8000238 <__aeabi_uidivmod>
 8006fa4:	9b04      	ldr	r3, [sp, #16]
 8006fa6:	3d01      	subs	r5, #1
 8006fa8:	5c5b      	ldrb	r3, [r3, r1]
 8006faa:	702b      	strb	r3, [r5, #0]
 8006fac:	0033      	movs	r3, r6
 8006fae:	0006      	movs	r6, r0
 8006fb0:	429f      	cmp	r7, r3
 8006fb2:	d9f3      	bls.n	8006f9c <_printf_i+0xf0>
 8006fb4:	2f08      	cmp	r7, #8
 8006fb6:	d109      	bne.n	8006fcc <_printf_i+0x120>
 8006fb8:	6823      	ldr	r3, [r4, #0]
 8006fba:	07db      	lsls	r3, r3, #31
 8006fbc:	d506      	bpl.n	8006fcc <_printf_i+0x120>
 8006fbe:	6862      	ldr	r2, [r4, #4]
 8006fc0:	6923      	ldr	r3, [r4, #16]
 8006fc2:	429a      	cmp	r2, r3
 8006fc4:	dc02      	bgt.n	8006fcc <_printf_i+0x120>
 8006fc6:	2330      	movs	r3, #48	@ 0x30
 8006fc8:	3d01      	subs	r5, #1
 8006fca:	702b      	strb	r3, [r5, #0]
 8006fcc:	9b03      	ldr	r3, [sp, #12]
 8006fce:	1b5b      	subs	r3, r3, r5
 8006fd0:	6123      	str	r3, [r4, #16]
 8006fd2:	9b07      	ldr	r3, [sp, #28]
 8006fd4:	0021      	movs	r1, r4
 8006fd6:	9300      	str	r3, [sp, #0]
 8006fd8:	9805      	ldr	r0, [sp, #20]
 8006fda:	9b06      	ldr	r3, [sp, #24]
 8006fdc:	aa09      	add	r2, sp, #36	@ 0x24
 8006fde:	f7ff fef5 	bl	8006dcc <_printf_common>
 8006fe2:	3001      	adds	r0, #1
 8006fe4:	d148      	bne.n	8007078 <_printf_i+0x1cc>
 8006fe6:	2001      	movs	r0, #1
 8006fe8:	4240      	negs	r0, r0
 8006fea:	b00b      	add	sp, #44	@ 0x2c
 8006fec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006fee:	2220      	movs	r2, #32
 8006ff0:	6809      	ldr	r1, [r1, #0]
 8006ff2:	430a      	orrs	r2, r1
 8006ff4:	6022      	str	r2, [r4, #0]
 8006ff6:	2278      	movs	r2, #120	@ 0x78
 8006ff8:	4932      	ldr	r1, [pc, #200]	@ (80070c4 <_printf_i+0x218>)
 8006ffa:	9104      	str	r1, [sp, #16]
 8006ffc:	0021      	movs	r1, r4
 8006ffe:	3145      	adds	r1, #69	@ 0x45
 8007000:	700a      	strb	r2, [r1, #0]
 8007002:	6819      	ldr	r1, [r3, #0]
 8007004:	6822      	ldr	r2, [r4, #0]
 8007006:	c940      	ldmia	r1!, {r6}
 8007008:	0610      	lsls	r0, r2, #24
 800700a:	d402      	bmi.n	8007012 <_printf_i+0x166>
 800700c:	0650      	lsls	r0, r2, #25
 800700e:	d500      	bpl.n	8007012 <_printf_i+0x166>
 8007010:	b2b6      	uxth	r6, r6
 8007012:	6019      	str	r1, [r3, #0]
 8007014:	07d3      	lsls	r3, r2, #31
 8007016:	d502      	bpl.n	800701e <_printf_i+0x172>
 8007018:	2320      	movs	r3, #32
 800701a:	4313      	orrs	r3, r2
 800701c:	6023      	str	r3, [r4, #0]
 800701e:	2e00      	cmp	r6, #0
 8007020:	d001      	beq.n	8007026 <_printf_i+0x17a>
 8007022:	2710      	movs	r7, #16
 8007024:	e7a8      	b.n	8006f78 <_printf_i+0xcc>
 8007026:	2220      	movs	r2, #32
 8007028:	6823      	ldr	r3, [r4, #0]
 800702a:	4393      	bics	r3, r2
 800702c:	6023      	str	r3, [r4, #0]
 800702e:	e7f8      	b.n	8007022 <_printf_i+0x176>
 8007030:	681a      	ldr	r2, [r3, #0]
 8007032:	680d      	ldr	r5, [r1, #0]
 8007034:	1d10      	adds	r0, r2, #4
 8007036:	6949      	ldr	r1, [r1, #20]
 8007038:	6018      	str	r0, [r3, #0]
 800703a:	6813      	ldr	r3, [r2, #0]
 800703c:	062e      	lsls	r6, r5, #24
 800703e:	d501      	bpl.n	8007044 <_printf_i+0x198>
 8007040:	6019      	str	r1, [r3, #0]
 8007042:	e002      	b.n	800704a <_printf_i+0x19e>
 8007044:	066d      	lsls	r5, r5, #25
 8007046:	d5fb      	bpl.n	8007040 <_printf_i+0x194>
 8007048:	8019      	strh	r1, [r3, #0]
 800704a:	2300      	movs	r3, #0
 800704c:	9d03      	ldr	r5, [sp, #12]
 800704e:	6123      	str	r3, [r4, #16]
 8007050:	e7bf      	b.n	8006fd2 <_printf_i+0x126>
 8007052:	681a      	ldr	r2, [r3, #0]
 8007054:	1d11      	adds	r1, r2, #4
 8007056:	6019      	str	r1, [r3, #0]
 8007058:	6815      	ldr	r5, [r2, #0]
 800705a:	2100      	movs	r1, #0
 800705c:	0028      	movs	r0, r5
 800705e:	6862      	ldr	r2, [r4, #4]
 8007060:	f000 fa30 	bl	80074c4 <memchr>
 8007064:	2800      	cmp	r0, #0
 8007066:	d001      	beq.n	800706c <_printf_i+0x1c0>
 8007068:	1b40      	subs	r0, r0, r5
 800706a:	6060      	str	r0, [r4, #4]
 800706c:	6863      	ldr	r3, [r4, #4]
 800706e:	6123      	str	r3, [r4, #16]
 8007070:	2300      	movs	r3, #0
 8007072:	9a03      	ldr	r2, [sp, #12]
 8007074:	7013      	strb	r3, [r2, #0]
 8007076:	e7ac      	b.n	8006fd2 <_printf_i+0x126>
 8007078:	002a      	movs	r2, r5
 800707a:	6923      	ldr	r3, [r4, #16]
 800707c:	9906      	ldr	r1, [sp, #24]
 800707e:	9805      	ldr	r0, [sp, #20]
 8007080:	9d07      	ldr	r5, [sp, #28]
 8007082:	47a8      	blx	r5
 8007084:	3001      	adds	r0, #1
 8007086:	d0ae      	beq.n	8006fe6 <_printf_i+0x13a>
 8007088:	6823      	ldr	r3, [r4, #0]
 800708a:	079b      	lsls	r3, r3, #30
 800708c:	d415      	bmi.n	80070ba <_printf_i+0x20e>
 800708e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007090:	68e0      	ldr	r0, [r4, #12]
 8007092:	4298      	cmp	r0, r3
 8007094:	daa9      	bge.n	8006fea <_printf_i+0x13e>
 8007096:	0018      	movs	r0, r3
 8007098:	e7a7      	b.n	8006fea <_printf_i+0x13e>
 800709a:	0022      	movs	r2, r4
 800709c:	2301      	movs	r3, #1
 800709e:	9906      	ldr	r1, [sp, #24]
 80070a0:	9805      	ldr	r0, [sp, #20]
 80070a2:	9e07      	ldr	r6, [sp, #28]
 80070a4:	3219      	adds	r2, #25
 80070a6:	47b0      	blx	r6
 80070a8:	3001      	adds	r0, #1
 80070aa:	d09c      	beq.n	8006fe6 <_printf_i+0x13a>
 80070ac:	3501      	adds	r5, #1
 80070ae:	68e3      	ldr	r3, [r4, #12]
 80070b0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80070b2:	1a9b      	subs	r3, r3, r2
 80070b4:	42ab      	cmp	r3, r5
 80070b6:	dcf0      	bgt.n	800709a <_printf_i+0x1ee>
 80070b8:	e7e9      	b.n	800708e <_printf_i+0x1e2>
 80070ba:	2500      	movs	r5, #0
 80070bc:	e7f7      	b.n	80070ae <_printf_i+0x202>
 80070be:	46c0      	nop			@ (mov r8, r8)
 80070c0:	080078a9 	.word	0x080078a9
 80070c4:	080078ba 	.word	0x080078ba

080070c8 <_scanf_chars>:
 80070c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80070ca:	0015      	movs	r5, r2
 80070cc:	688a      	ldr	r2, [r1, #8]
 80070ce:	000c      	movs	r4, r1
 80070d0:	9001      	str	r0, [sp, #4]
 80070d2:	2a00      	cmp	r2, #0
 80070d4:	d104      	bne.n	80070e0 <_scanf_chars+0x18>
 80070d6:	698a      	ldr	r2, [r1, #24]
 80070d8:	2a00      	cmp	r2, #0
 80070da:	d117      	bne.n	800710c <_scanf_chars+0x44>
 80070dc:	3201      	adds	r2, #1
 80070de:	60a2      	str	r2, [r4, #8]
 80070e0:	6822      	ldr	r2, [r4, #0]
 80070e2:	06d2      	lsls	r2, r2, #27
 80070e4:	d403      	bmi.n	80070ee <_scanf_chars+0x26>
 80070e6:	681a      	ldr	r2, [r3, #0]
 80070e8:	1d11      	adds	r1, r2, #4
 80070ea:	6019      	str	r1, [r3, #0]
 80070ec:	6817      	ldr	r7, [r2, #0]
 80070ee:	2600      	movs	r6, #0
 80070f0:	69a0      	ldr	r0, [r4, #24]
 80070f2:	2800      	cmp	r0, #0
 80070f4:	d016      	beq.n	8007124 <_scanf_chars+0x5c>
 80070f6:	2801      	cmp	r0, #1
 80070f8:	d10b      	bne.n	8007112 <_scanf_chars+0x4a>
 80070fa:	682b      	ldr	r3, [r5, #0]
 80070fc:	6962      	ldr	r2, [r4, #20]
 80070fe:	781b      	ldrb	r3, [r3, #0]
 8007100:	5cd3      	ldrb	r3, [r2, r3]
 8007102:	2b00      	cmp	r3, #0
 8007104:	d10e      	bne.n	8007124 <_scanf_chars+0x5c>
 8007106:	2e00      	cmp	r6, #0
 8007108:	d03b      	beq.n	8007182 <_scanf_chars+0xba>
 800710a:	e029      	b.n	8007160 <_scanf_chars+0x98>
 800710c:	2201      	movs	r2, #1
 800710e:	4252      	negs	r2, r2
 8007110:	e7e5      	b.n	80070de <_scanf_chars+0x16>
 8007112:	2802      	cmp	r0, #2
 8007114:	d124      	bne.n	8007160 <_scanf_chars+0x98>
 8007116:	682b      	ldr	r3, [r5, #0]
 8007118:	4a1a      	ldr	r2, [pc, #104]	@ (8007184 <_scanf_chars+0xbc>)
 800711a:	781b      	ldrb	r3, [r3, #0]
 800711c:	5cd3      	ldrb	r3, [r2, r3]
 800711e:	2208      	movs	r2, #8
 8007120:	4213      	tst	r3, r2
 8007122:	d11d      	bne.n	8007160 <_scanf_chars+0x98>
 8007124:	2210      	movs	r2, #16
 8007126:	6823      	ldr	r3, [r4, #0]
 8007128:	3601      	adds	r6, #1
 800712a:	4213      	tst	r3, r2
 800712c:	d103      	bne.n	8007136 <_scanf_chars+0x6e>
 800712e:	682b      	ldr	r3, [r5, #0]
 8007130:	781b      	ldrb	r3, [r3, #0]
 8007132:	703b      	strb	r3, [r7, #0]
 8007134:	3701      	adds	r7, #1
 8007136:	682a      	ldr	r2, [r5, #0]
 8007138:	686b      	ldr	r3, [r5, #4]
 800713a:	3201      	adds	r2, #1
 800713c:	602a      	str	r2, [r5, #0]
 800713e:	68a2      	ldr	r2, [r4, #8]
 8007140:	3b01      	subs	r3, #1
 8007142:	3a01      	subs	r2, #1
 8007144:	606b      	str	r3, [r5, #4]
 8007146:	60a2      	str	r2, [r4, #8]
 8007148:	2a00      	cmp	r2, #0
 800714a:	d009      	beq.n	8007160 <_scanf_chars+0x98>
 800714c:	2b00      	cmp	r3, #0
 800714e:	dccf      	bgt.n	80070f0 <_scanf_chars+0x28>
 8007150:	23c0      	movs	r3, #192	@ 0xc0
 8007152:	005b      	lsls	r3, r3, #1
 8007154:	0029      	movs	r1, r5
 8007156:	58e3      	ldr	r3, [r4, r3]
 8007158:	9801      	ldr	r0, [sp, #4]
 800715a:	4798      	blx	r3
 800715c:	2800      	cmp	r0, #0
 800715e:	d0c7      	beq.n	80070f0 <_scanf_chars+0x28>
 8007160:	6822      	ldr	r2, [r4, #0]
 8007162:	2310      	movs	r3, #16
 8007164:	0011      	movs	r1, r2
 8007166:	4019      	ands	r1, r3
 8007168:	421a      	tst	r2, r3
 800716a:	d106      	bne.n	800717a <_scanf_chars+0xb2>
 800716c:	68e3      	ldr	r3, [r4, #12]
 800716e:	3301      	adds	r3, #1
 8007170:	60e3      	str	r3, [r4, #12]
 8007172:	69a3      	ldr	r3, [r4, #24]
 8007174:	2b00      	cmp	r3, #0
 8007176:	d000      	beq.n	800717a <_scanf_chars+0xb2>
 8007178:	7039      	strb	r1, [r7, #0]
 800717a:	2000      	movs	r0, #0
 800717c:	6923      	ldr	r3, [r4, #16]
 800717e:	199b      	adds	r3, r3, r6
 8007180:	6123      	str	r3, [r4, #16]
 8007182:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007184:	080078e7 	.word	0x080078e7

08007188 <_scanf_i>:
 8007188:	b5f0      	push	{r4, r5, r6, r7, lr}
 800718a:	b08b      	sub	sp, #44	@ 0x2c
 800718c:	9301      	str	r3, [sp, #4]
 800718e:	4b78      	ldr	r3, [pc, #480]	@ (8007370 <_scanf_i+0x1e8>)
 8007190:	0016      	movs	r6, r2
 8007192:	9004      	str	r0, [sp, #16]
 8007194:	aa07      	add	r2, sp, #28
 8007196:	cba1      	ldmia	r3!, {r0, r5, r7}
 8007198:	c2a1      	stmia	r2!, {r0, r5, r7}
 800719a:	4a76      	ldr	r2, [pc, #472]	@ (8007374 <_scanf_i+0x1ec>)
 800719c:	698b      	ldr	r3, [r1, #24]
 800719e:	000c      	movs	r4, r1
 80071a0:	9205      	str	r2, [sp, #20]
 80071a2:	2b03      	cmp	r3, #3
 80071a4:	d101      	bne.n	80071aa <_scanf_i+0x22>
 80071a6:	4b74      	ldr	r3, [pc, #464]	@ (8007378 <_scanf_i+0x1f0>)
 80071a8:	9305      	str	r3, [sp, #20]
 80071aa:	22ae      	movs	r2, #174	@ 0xae
 80071ac:	2000      	movs	r0, #0
 80071ae:	68a3      	ldr	r3, [r4, #8]
 80071b0:	0052      	lsls	r2, r2, #1
 80071b2:	1e59      	subs	r1, r3, #1
 80071b4:	9003      	str	r0, [sp, #12]
 80071b6:	4291      	cmp	r1, r2
 80071b8:	d905      	bls.n	80071c6 <_scanf_i+0x3e>
 80071ba:	3b5e      	subs	r3, #94	@ 0x5e
 80071bc:	3bff      	subs	r3, #255	@ 0xff
 80071be:	9303      	str	r3, [sp, #12]
 80071c0:	235e      	movs	r3, #94	@ 0x5e
 80071c2:	33ff      	adds	r3, #255	@ 0xff
 80071c4:	60a3      	str	r3, [r4, #8]
 80071c6:	0023      	movs	r3, r4
 80071c8:	331c      	adds	r3, #28
 80071ca:	9300      	str	r3, [sp, #0]
 80071cc:	23d0      	movs	r3, #208	@ 0xd0
 80071ce:	2700      	movs	r7, #0
 80071d0:	6822      	ldr	r2, [r4, #0]
 80071d2:	011b      	lsls	r3, r3, #4
 80071d4:	4313      	orrs	r3, r2
 80071d6:	6023      	str	r3, [r4, #0]
 80071d8:	9b00      	ldr	r3, [sp, #0]
 80071da:	9302      	str	r3, [sp, #8]
 80071dc:	6833      	ldr	r3, [r6, #0]
 80071de:	a807      	add	r0, sp, #28
 80071e0:	7819      	ldrb	r1, [r3, #0]
 80071e2:	00bb      	lsls	r3, r7, #2
 80071e4:	2202      	movs	r2, #2
 80071e6:	5818      	ldr	r0, [r3, r0]
 80071e8:	f000 f96c 	bl	80074c4 <memchr>
 80071ec:	2800      	cmp	r0, #0
 80071ee:	d029      	beq.n	8007244 <_scanf_i+0xbc>
 80071f0:	2f01      	cmp	r7, #1
 80071f2:	d15e      	bne.n	80072b2 <_scanf_i+0x12a>
 80071f4:	6863      	ldr	r3, [r4, #4]
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d106      	bne.n	8007208 <_scanf_i+0x80>
 80071fa:	3308      	adds	r3, #8
 80071fc:	6822      	ldr	r2, [r4, #0]
 80071fe:	6063      	str	r3, [r4, #4]
 8007200:	33f9      	adds	r3, #249	@ 0xf9
 8007202:	33ff      	adds	r3, #255	@ 0xff
 8007204:	4313      	orrs	r3, r2
 8007206:	6023      	str	r3, [r4, #0]
 8007208:	6823      	ldr	r3, [r4, #0]
 800720a:	4a5c      	ldr	r2, [pc, #368]	@ (800737c <_scanf_i+0x1f4>)
 800720c:	4013      	ands	r3, r2
 800720e:	6023      	str	r3, [r4, #0]
 8007210:	68a3      	ldr	r3, [r4, #8]
 8007212:	1e5a      	subs	r2, r3, #1
 8007214:	60a2      	str	r2, [r4, #8]
 8007216:	2b00      	cmp	r3, #0
 8007218:	d014      	beq.n	8007244 <_scanf_i+0xbc>
 800721a:	6833      	ldr	r3, [r6, #0]
 800721c:	1c5a      	adds	r2, r3, #1
 800721e:	6032      	str	r2, [r6, #0]
 8007220:	781b      	ldrb	r3, [r3, #0]
 8007222:	9a02      	ldr	r2, [sp, #8]
 8007224:	7013      	strb	r3, [r2, #0]
 8007226:	6873      	ldr	r3, [r6, #4]
 8007228:	1c55      	adds	r5, r2, #1
 800722a:	3b01      	subs	r3, #1
 800722c:	6073      	str	r3, [r6, #4]
 800722e:	2b00      	cmp	r3, #0
 8007230:	dc07      	bgt.n	8007242 <_scanf_i+0xba>
 8007232:	23c0      	movs	r3, #192	@ 0xc0
 8007234:	005b      	lsls	r3, r3, #1
 8007236:	0031      	movs	r1, r6
 8007238:	58e3      	ldr	r3, [r4, r3]
 800723a:	9804      	ldr	r0, [sp, #16]
 800723c:	4798      	blx	r3
 800723e:	2800      	cmp	r0, #0
 8007240:	d17e      	bne.n	8007340 <_scanf_i+0x1b8>
 8007242:	9502      	str	r5, [sp, #8]
 8007244:	3701      	adds	r7, #1
 8007246:	2f03      	cmp	r7, #3
 8007248:	d1c8      	bne.n	80071dc <_scanf_i+0x54>
 800724a:	6863      	ldr	r3, [r4, #4]
 800724c:	2b00      	cmp	r3, #0
 800724e:	d101      	bne.n	8007254 <_scanf_i+0xcc>
 8007250:	330a      	adds	r3, #10
 8007252:	6063      	str	r3, [r4, #4]
 8007254:	2700      	movs	r7, #0
 8007256:	6863      	ldr	r3, [r4, #4]
 8007258:	4949      	ldr	r1, [pc, #292]	@ (8007380 <_scanf_i+0x1f8>)
 800725a:	6960      	ldr	r0, [r4, #20]
 800725c:	1ac9      	subs	r1, r1, r3
 800725e:	f000 f893 	bl	8007388 <__sccl>
 8007262:	9d02      	ldr	r5, [sp, #8]
 8007264:	68a3      	ldr	r3, [r4, #8]
 8007266:	6820      	ldr	r0, [r4, #0]
 8007268:	9302      	str	r3, [sp, #8]
 800726a:	2b00      	cmp	r3, #0
 800726c:	d03f      	beq.n	80072ee <_scanf_i+0x166>
 800726e:	6831      	ldr	r1, [r6, #0]
 8007270:	6963      	ldr	r3, [r4, #20]
 8007272:	780a      	ldrb	r2, [r1, #0]
 8007274:	5c9b      	ldrb	r3, [r3, r2]
 8007276:	2b00      	cmp	r3, #0
 8007278:	d039      	beq.n	80072ee <_scanf_i+0x166>
 800727a:	2a30      	cmp	r2, #48	@ 0x30
 800727c:	d128      	bne.n	80072d0 <_scanf_i+0x148>
 800727e:	2380      	movs	r3, #128	@ 0x80
 8007280:	011b      	lsls	r3, r3, #4
 8007282:	4218      	tst	r0, r3
 8007284:	d024      	beq.n	80072d0 <_scanf_i+0x148>
 8007286:	9b03      	ldr	r3, [sp, #12]
 8007288:	3701      	adds	r7, #1
 800728a:	2b00      	cmp	r3, #0
 800728c:	d005      	beq.n	800729a <_scanf_i+0x112>
 800728e:	001a      	movs	r2, r3
 8007290:	9b02      	ldr	r3, [sp, #8]
 8007292:	3a01      	subs	r2, #1
 8007294:	3301      	adds	r3, #1
 8007296:	9203      	str	r2, [sp, #12]
 8007298:	60a3      	str	r3, [r4, #8]
 800729a:	6873      	ldr	r3, [r6, #4]
 800729c:	3b01      	subs	r3, #1
 800729e:	6073      	str	r3, [r6, #4]
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	dd1c      	ble.n	80072de <_scanf_i+0x156>
 80072a4:	6833      	ldr	r3, [r6, #0]
 80072a6:	3301      	adds	r3, #1
 80072a8:	6033      	str	r3, [r6, #0]
 80072aa:	68a3      	ldr	r3, [r4, #8]
 80072ac:	3b01      	subs	r3, #1
 80072ae:	60a3      	str	r3, [r4, #8]
 80072b0:	e7d8      	b.n	8007264 <_scanf_i+0xdc>
 80072b2:	2f02      	cmp	r7, #2
 80072b4:	d1ac      	bne.n	8007210 <_scanf_i+0x88>
 80072b6:	23c0      	movs	r3, #192	@ 0xc0
 80072b8:	2180      	movs	r1, #128	@ 0x80
 80072ba:	6822      	ldr	r2, [r4, #0]
 80072bc:	00db      	lsls	r3, r3, #3
 80072be:	4013      	ands	r3, r2
 80072c0:	0089      	lsls	r1, r1, #2
 80072c2:	428b      	cmp	r3, r1
 80072c4:	d1c1      	bne.n	800724a <_scanf_i+0xc2>
 80072c6:	2310      	movs	r3, #16
 80072c8:	6063      	str	r3, [r4, #4]
 80072ca:	33f0      	adds	r3, #240	@ 0xf0
 80072cc:	4313      	orrs	r3, r2
 80072ce:	e79e      	b.n	800720e <_scanf_i+0x86>
 80072d0:	4b2c      	ldr	r3, [pc, #176]	@ (8007384 <_scanf_i+0x1fc>)
 80072d2:	4003      	ands	r3, r0
 80072d4:	6023      	str	r3, [r4, #0]
 80072d6:	780b      	ldrb	r3, [r1, #0]
 80072d8:	702b      	strb	r3, [r5, #0]
 80072da:	3501      	adds	r5, #1
 80072dc:	e7dd      	b.n	800729a <_scanf_i+0x112>
 80072de:	23c0      	movs	r3, #192	@ 0xc0
 80072e0:	005b      	lsls	r3, r3, #1
 80072e2:	0031      	movs	r1, r6
 80072e4:	58e3      	ldr	r3, [r4, r3]
 80072e6:	9804      	ldr	r0, [sp, #16]
 80072e8:	4798      	blx	r3
 80072ea:	2800      	cmp	r0, #0
 80072ec:	d0dd      	beq.n	80072aa <_scanf_i+0x122>
 80072ee:	6823      	ldr	r3, [r4, #0]
 80072f0:	05db      	lsls	r3, r3, #23
 80072f2:	d50e      	bpl.n	8007312 <_scanf_i+0x18a>
 80072f4:	9b00      	ldr	r3, [sp, #0]
 80072f6:	429d      	cmp	r5, r3
 80072f8:	d907      	bls.n	800730a <_scanf_i+0x182>
 80072fa:	23be      	movs	r3, #190	@ 0xbe
 80072fc:	3d01      	subs	r5, #1
 80072fe:	005b      	lsls	r3, r3, #1
 8007300:	0032      	movs	r2, r6
 8007302:	7829      	ldrb	r1, [r5, #0]
 8007304:	58e3      	ldr	r3, [r4, r3]
 8007306:	9804      	ldr	r0, [sp, #16]
 8007308:	4798      	blx	r3
 800730a:	9b00      	ldr	r3, [sp, #0]
 800730c:	2001      	movs	r0, #1
 800730e:	429d      	cmp	r5, r3
 8007310:	d029      	beq.n	8007366 <_scanf_i+0x1de>
 8007312:	6821      	ldr	r1, [r4, #0]
 8007314:	2310      	movs	r3, #16
 8007316:	000a      	movs	r2, r1
 8007318:	401a      	ands	r2, r3
 800731a:	4219      	tst	r1, r3
 800731c:	d11c      	bne.n	8007358 <_scanf_i+0x1d0>
 800731e:	702a      	strb	r2, [r5, #0]
 8007320:	6863      	ldr	r3, [r4, #4]
 8007322:	9900      	ldr	r1, [sp, #0]
 8007324:	9804      	ldr	r0, [sp, #16]
 8007326:	9e05      	ldr	r6, [sp, #20]
 8007328:	47b0      	blx	r6
 800732a:	9b01      	ldr	r3, [sp, #4]
 800732c:	6822      	ldr	r2, [r4, #0]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	0691      	lsls	r1, r2, #26
 8007332:	d507      	bpl.n	8007344 <_scanf_i+0x1bc>
 8007334:	9901      	ldr	r1, [sp, #4]
 8007336:	1d1a      	adds	r2, r3, #4
 8007338:	600a      	str	r2, [r1, #0]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	6018      	str	r0, [r3, #0]
 800733e:	e008      	b.n	8007352 <_scanf_i+0x1ca>
 8007340:	2700      	movs	r7, #0
 8007342:	e7d4      	b.n	80072ee <_scanf_i+0x166>
 8007344:	1d19      	adds	r1, r3, #4
 8007346:	07d6      	lsls	r6, r2, #31
 8007348:	d50f      	bpl.n	800736a <_scanf_i+0x1e2>
 800734a:	9a01      	ldr	r2, [sp, #4]
 800734c:	6011      	str	r1, [r2, #0]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	8018      	strh	r0, [r3, #0]
 8007352:	68e3      	ldr	r3, [r4, #12]
 8007354:	3301      	adds	r3, #1
 8007356:	60e3      	str	r3, [r4, #12]
 8007358:	2000      	movs	r0, #0
 800735a:	9b00      	ldr	r3, [sp, #0]
 800735c:	1aed      	subs	r5, r5, r3
 800735e:	6923      	ldr	r3, [r4, #16]
 8007360:	19ed      	adds	r5, r5, r7
 8007362:	195b      	adds	r3, r3, r5
 8007364:	6123      	str	r3, [r4, #16]
 8007366:	b00b      	add	sp, #44	@ 0x2c
 8007368:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800736a:	9a01      	ldr	r2, [sp, #4]
 800736c:	6011      	str	r1, [r2, #0]
 800736e:	e7e4      	b.n	800733a <_scanf_i+0x1b2>
 8007370:	08007854 	.word	0x08007854
 8007374:	08007759 	.word	0x08007759
 8007378:	0800764d 	.word	0x0800764d
 800737c:	fffffaff 	.word	0xfffffaff
 8007380:	080078db 	.word	0x080078db
 8007384:	fffff6ff 	.word	0xfffff6ff

08007388 <__sccl>:
 8007388:	b570      	push	{r4, r5, r6, lr}
 800738a:	780b      	ldrb	r3, [r1, #0]
 800738c:	0004      	movs	r4, r0
 800738e:	2b5e      	cmp	r3, #94	@ 0x5e
 8007390:	d018      	beq.n	80073c4 <__sccl+0x3c>
 8007392:	2200      	movs	r2, #0
 8007394:	1c4d      	adds	r5, r1, #1
 8007396:	0021      	movs	r1, r4
 8007398:	1c60      	adds	r0, r4, #1
 800739a:	30ff      	adds	r0, #255	@ 0xff
 800739c:	700a      	strb	r2, [r1, #0]
 800739e:	3101      	adds	r1, #1
 80073a0:	4281      	cmp	r1, r0
 80073a2:	d1fb      	bne.n	800739c <__sccl+0x14>
 80073a4:	1e68      	subs	r0, r5, #1
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d00b      	beq.n	80073c2 <__sccl+0x3a>
 80073aa:	2101      	movs	r1, #1
 80073ac:	404a      	eors	r2, r1
 80073ae:	0028      	movs	r0, r5
 80073b0:	54e2      	strb	r2, [r4, r3]
 80073b2:	7801      	ldrb	r1, [r0, #0]
 80073b4:	1c45      	adds	r5, r0, #1
 80073b6:	292d      	cmp	r1, #45	@ 0x2d
 80073b8:	d00a      	beq.n	80073d0 <__sccl+0x48>
 80073ba:	295d      	cmp	r1, #93	@ 0x5d
 80073bc:	d01b      	beq.n	80073f6 <__sccl+0x6e>
 80073be:	2900      	cmp	r1, #0
 80073c0:	d104      	bne.n	80073cc <__sccl+0x44>
 80073c2:	bd70      	pop	{r4, r5, r6, pc}
 80073c4:	2201      	movs	r2, #1
 80073c6:	784b      	ldrb	r3, [r1, #1]
 80073c8:	1c8d      	adds	r5, r1, #2
 80073ca:	e7e4      	b.n	8007396 <__sccl+0xe>
 80073cc:	000b      	movs	r3, r1
 80073ce:	e7ee      	b.n	80073ae <__sccl+0x26>
 80073d0:	7846      	ldrb	r6, [r0, #1]
 80073d2:	2e5d      	cmp	r6, #93	@ 0x5d
 80073d4:	d0fa      	beq.n	80073cc <__sccl+0x44>
 80073d6:	42b3      	cmp	r3, r6
 80073d8:	dcf8      	bgt.n	80073cc <__sccl+0x44>
 80073da:	0019      	movs	r1, r3
 80073dc:	3002      	adds	r0, #2
 80073de:	3101      	adds	r1, #1
 80073e0:	5462      	strb	r2, [r4, r1]
 80073e2:	428e      	cmp	r6, r1
 80073e4:	dcfb      	bgt.n	80073de <__sccl+0x56>
 80073e6:	2100      	movs	r1, #0
 80073e8:	1c5d      	adds	r5, r3, #1
 80073ea:	42b3      	cmp	r3, r6
 80073ec:	da01      	bge.n	80073f2 <__sccl+0x6a>
 80073ee:	1af1      	subs	r1, r6, r3
 80073f0:	3901      	subs	r1, #1
 80073f2:	186b      	adds	r3, r5, r1
 80073f4:	e7dd      	b.n	80073b2 <__sccl+0x2a>
 80073f6:	0028      	movs	r0, r5
 80073f8:	e7e3      	b.n	80073c2 <__sccl+0x3a>
	...

080073fc <__submore>:
 80073fc:	000b      	movs	r3, r1
 80073fe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007400:	6b4d      	ldr	r5, [r1, #52]	@ 0x34
 8007402:	3344      	adds	r3, #68	@ 0x44
 8007404:	000c      	movs	r4, r1
 8007406:	429d      	cmp	r5, r3
 8007408:	d11c      	bne.n	8007444 <__submore+0x48>
 800740a:	2680      	movs	r6, #128	@ 0x80
 800740c:	00f6      	lsls	r6, r6, #3
 800740e:	0031      	movs	r1, r6
 8007410:	f7ff f930 	bl	8006674 <_malloc_r>
 8007414:	2800      	cmp	r0, #0
 8007416:	d102      	bne.n	800741e <__submore+0x22>
 8007418:	2001      	movs	r0, #1
 800741a:	4240      	negs	r0, r0
 800741c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800741e:	0023      	movs	r3, r4
 8007420:	6360      	str	r0, [r4, #52]	@ 0x34
 8007422:	63a6      	str	r6, [r4, #56]	@ 0x38
 8007424:	3346      	adds	r3, #70	@ 0x46
 8007426:	781a      	ldrb	r2, [r3, #0]
 8007428:	4b10      	ldr	r3, [pc, #64]	@ (800746c <__submore+0x70>)
 800742a:	54c2      	strb	r2, [r0, r3]
 800742c:	0023      	movs	r3, r4
 800742e:	3345      	adds	r3, #69	@ 0x45
 8007430:	781a      	ldrb	r2, [r3, #0]
 8007432:	4b0f      	ldr	r3, [pc, #60]	@ (8007470 <__submore+0x74>)
 8007434:	54c2      	strb	r2, [r0, r3]
 8007436:	782a      	ldrb	r2, [r5, #0]
 8007438:	4b0e      	ldr	r3, [pc, #56]	@ (8007474 <__submore+0x78>)
 800743a:	54c2      	strb	r2, [r0, r3]
 800743c:	18c0      	adds	r0, r0, r3
 800743e:	6020      	str	r0, [r4, #0]
 8007440:	2000      	movs	r0, #0
 8007442:	e7eb      	b.n	800741c <__submore+0x20>
 8007444:	6b8e      	ldr	r6, [r1, #56]	@ 0x38
 8007446:	0029      	movs	r1, r5
 8007448:	0073      	lsls	r3, r6, #1
 800744a:	001a      	movs	r2, r3
 800744c:	9301      	str	r3, [sp, #4]
 800744e:	f000 f844 	bl	80074da <_realloc_r>
 8007452:	1e05      	subs	r5, r0, #0
 8007454:	d0e0      	beq.n	8007418 <__submore+0x1c>
 8007456:	1987      	adds	r7, r0, r6
 8007458:	0001      	movs	r1, r0
 800745a:	0032      	movs	r2, r6
 800745c:	0038      	movs	r0, r7
 800745e:	f7ff f893 	bl	8006588 <memcpy>
 8007462:	9b01      	ldr	r3, [sp, #4]
 8007464:	6027      	str	r7, [r4, #0]
 8007466:	6365      	str	r5, [r4, #52]	@ 0x34
 8007468:	63a3      	str	r3, [r4, #56]	@ 0x38
 800746a:	e7e9      	b.n	8007440 <__submore+0x44>
 800746c:	000003ff 	.word	0x000003ff
 8007470:	000003fe 	.word	0x000003fe
 8007474:	000003fd 	.word	0x000003fd

08007478 <memmove>:
 8007478:	b510      	push	{r4, lr}
 800747a:	4288      	cmp	r0, r1
 800747c:	d806      	bhi.n	800748c <memmove+0x14>
 800747e:	2300      	movs	r3, #0
 8007480:	429a      	cmp	r2, r3
 8007482:	d008      	beq.n	8007496 <memmove+0x1e>
 8007484:	5ccc      	ldrb	r4, [r1, r3]
 8007486:	54c4      	strb	r4, [r0, r3]
 8007488:	3301      	adds	r3, #1
 800748a:	e7f9      	b.n	8007480 <memmove+0x8>
 800748c:	188b      	adds	r3, r1, r2
 800748e:	4298      	cmp	r0, r3
 8007490:	d2f5      	bcs.n	800747e <memmove+0x6>
 8007492:	3a01      	subs	r2, #1
 8007494:	d200      	bcs.n	8007498 <memmove+0x20>
 8007496:	bd10      	pop	{r4, pc}
 8007498:	5c8b      	ldrb	r3, [r1, r2]
 800749a:	5483      	strb	r3, [r0, r2]
 800749c:	e7f9      	b.n	8007492 <memmove+0x1a>
	...

080074a0 <_sbrk_r>:
 80074a0:	2300      	movs	r3, #0
 80074a2:	b570      	push	{r4, r5, r6, lr}
 80074a4:	4d06      	ldr	r5, [pc, #24]	@ (80074c0 <_sbrk_r+0x20>)
 80074a6:	0004      	movs	r4, r0
 80074a8:	0008      	movs	r0, r1
 80074aa:	602b      	str	r3, [r5, #0]
 80074ac:	f7f9 fe06 	bl	80010bc <_sbrk>
 80074b0:	1c43      	adds	r3, r0, #1
 80074b2:	d103      	bne.n	80074bc <_sbrk_r+0x1c>
 80074b4:	682b      	ldr	r3, [r5, #0]
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d000      	beq.n	80074bc <_sbrk_r+0x1c>
 80074ba:	6023      	str	r3, [r4, #0]
 80074bc:	bd70      	pop	{r4, r5, r6, pc}
 80074be:	46c0      	nop			@ (mov r8, r8)
 80074c0:	20000e18 	.word	0x20000e18

080074c4 <memchr>:
 80074c4:	b2c9      	uxtb	r1, r1
 80074c6:	1882      	adds	r2, r0, r2
 80074c8:	4290      	cmp	r0, r2
 80074ca:	d101      	bne.n	80074d0 <memchr+0xc>
 80074cc:	2000      	movs	r0, #0
 80074ce:	4770      	bx	lr
 80074d0:	7803      	ldrb	r3, [r0, #0]
 80074d2:	428b      	cmp	r3, r1
 80074d4:	d0fb      	beq.n	80074ce <memchr+0xa>
 80074d6:	3001      	adds	r0, #1
 80074d8:	e7f6      	b.n	80074c8 <memchr+0x4>

080074da <_realloc_r>:
 80074da:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80074dc:	0006      	movs	r6, r0
 80074de:	000c      	movs	r4, r1
 80074e0:	0015      	movs	r5, r2
 80074e2:	2900      	cmp	r1, #0
 80074e4:	d105      	bne.n	80074f2 <_realloc_r+0x18>
 80074e6:	0011      	movs	r1, r2
 80074e8:	f7ff f8c4 	bl	8006674 <_malloc_r>
 80074ec:	0004      	movs	r4, r0
 80074ee:	0020      	movs	r0, r4
 80074f0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80074f2:	2a00      	cmp	r2, #0
 80074f4:	d103      	bne.n	80074fe <_realloc_r+0x24>
 80074f6:	f7ff f851 	bl	800659c <_free_r>
 80074fa:	2400      	movs	r4, #0
 80074fc:	e7f7      	b.n	80074ee <_realloc_r+0x14>
 80074fe:	f000 f92f 	bl	8007760 <_malloc_usable_size_r>
 8007502:	0007      	movs	r7, r0
 8007504:	4285      	cmp	r5, r0
 8007506:	d802      	bhi.n	800750e <_realloc_r+0x34>
 8007508:	0843      	lsrs	r3, r0, #1
 800750a:	42ab      	cmp	r3, r5
 800750c:	d3ef      	bcc.n	80074ee <_realloc_r+0x14>
 800750e:	0029      	movs	r1, r5
 8007510:	0030      	movs	r0, r6
 8007512:	f7ff f8af 	bl	8006674 <_malloc_r>
 8007516:	9001      	str	r0, [sp, #4]
 8007518:	2800      	cmp	r0, #0
 800751a:	d0ee      	beq.n	80074fa <_realloc_r+0x20>
 800751c:	002a      	movs	r2, r5
 800751e:	42bd      	cmp	r5, r7
 8007520:	d900      	bls.n	8007524 <_realloc_r+0x4a>
 8007522:	003a      	movs	r2, r7
 8007524:	0021      	movs	r1, r4
 8007526:	9801      	ldr	r0, [sp, #4]
 8007528:	f7ff f82e 	bl	8006588 <memcpy>
 800752c:	0021      	movs	r1, r4
 800752e:	0030      	movs	r0, r6
 8007530:	f7ff f834 	bl	800659c <_free_r>
 8007534:	9c01      	ldr	r4, [sp, #4]
 8007536:	e7da      	b.n	80074ee <_realloc_r+0x14>

08007538 <_strtol_l.constprop.0>:
 8007538:	b5f0      	push	{r4, r5, r6, r7, lr}
 800753a:	b085      	sub	sp, #20
 800753c:	0017      	movs	r7, r2
 800753e:	001e      	movs	r6, r3
 8007540:	9003      	str	r0, [sp, #12]
 8007542:	9101      	str	r1, [sp, #4]
 8007544:	2b24      	cmp	r3, #36	@ 0x24
 8007546:	d844      	bhi.n	80075d2 <_strtol_l.constprop.0+0x9a>
 8007548:	000c      	movs	r4, r1
 800754a:	2b01      	cmp	r3, #1
 800754c:	d041      	beq.n	80075d2 <_strtol_l.constprop.0+0x9a>
 800754e:	4b3d      	ldr	r3, [pc, #244]	@ (8007644 <_strtol_l.constprop.0+0x10c>)
 8007550:	2208      	movs	r2, #8
 8007552:	469c      	mov	ip, r3
 8007554:	0023      	movs	r3, r4
 8007556:	4661      	mov	r1, ip
 8007558:	781d      	ldrb	r5, [r3, #0]
 800755a:	3401      	adds	r4, #1
 800755c:	5d48      	ldrb	r0, [r1, r5]
 800755e:	0001      	movs	r1, r0
 8007560:	4011      	ands	r1, r2
 8007562:	4210      	tst	r0, r2
 8007564:	d1f6      	bne.n	8007554 <_strtol_l.constprop.0+0x1c>
 8007566:	2d2d      	cmp	r5, #45	@ 0x2d
 8007568:	d13a      	bne.n	80075e0 <_strtol_l.constprop.0+0xa8>
 800756a:	7825      	ldrb	r5, [r4, #0]
 800756c:	1c9c      	adds	r4, r3, #2
 800756e:	2301      	movs	r3, #1
 8007570:	9300      	str	r3, [sp, #0]
 8007572:	2210      	movs	r2, #16
 8007574:	0033      	movs	r3, r6
 8007576:	4393      	bics	r3, r2
 8007578:	d109      	bne.n	800758e <_strtol_l.constprop.0+0x56>
 800757a:	2d30      	cmp	r5, #48	@ 0x30
 800757c:	d136      	bne.n	80075ec <_strtol_l.constprop.0+0xb4>
 800757e:	2120      	movs	r1, #32
 8007580:	7823      	ldrb	r3, [r4, #0]
 8007582:	438b      	bics	r3, r1
 8007584:	2b58      	cmp	r3, #88	@ 0x58
 8007586:	d131      	bne.n	80075ec <_strtol_l.constprop.0+0xb4>
 8007588:	0016      	movs	r6, r2
 800758a:	7865      	ldrb	r5, [r4, #1]
 800758c:	3402      	adds	r4, #2
 800758e:	4a2e      	ldr	r2, [pc, #184]	@ (8007648 <_strtol_l.constprop.0+0x110>)
 8007590:	9b00      	ldr	r3, [sp, #0]
 8007592:	4694      	mov	ip, r2
 8007594:	4463      	add	r3, ip
 8007596:	0031      	movs	r1, r6
 8007598:	0018      	movs	r0, r3
 800759a:	9302      	str	r3, [sp, #8]
 800759c:	f7f8 fe4c 	bl	8000238 <__aeabi_uidivmod>
 80075a0:	2200      	movs	r2, #0
 80075a2:	4684      	mov	ip, r0
 80075a4:	0010      	movs	r0, r2
 80075a6:	002b      	movs	r3, r5
 80075a8:	3b30      	subs	r3, #48	@ 0x30
 80075aa:	2b09      	cmp	r3, #9
 80075ac:	d825      	bhi.n	80075fa <_strtol_l.constprop.0+0xc2>
 80075ae:	001d      	movs	r5, r3
 80075b0:	42ae      	cmp	r6, r5
 80075b2:	dd31      	ble.n	8007618 <_strtol_l.constprop.0+0xe0>
 80075b4:	1c53      	adds	r3, r2, #1
 80075b6:	d009      	beq.n	80075cc <_strtol_l.constprop.0+0x94>
 80075b8:	2201      	movs	r2, #1
 80075ba:	4252      	negs	r2, r2
 80075bc:	4584      	cmp	ip, r0
 80075be:	d305      	bcc.n	80075cc <_strtol_l.constprop.0+0x94>
 80075c0:	d101      	bne.n	80075c6 <_strtol_l.constprop.0+0x8e>
 80075c2:	42a9      	cmp	r1, r5
 80075c4:	db25      	blt.n	8007612 <_strtol_l.constprop.0+0xda>
 80075c6:	2201      	movs	r2, #1
 80075c8:	4370      	muls	r0, r6
 80075ca:	1828      	adds	r0, r5, r0
 80075cc:	7825      	ldrb	r5, [r4, #0]
 80075ce:	3401      	adds	r4, #1
 80075d0:	e7e9      	b.n	80075a6 <_strtol_l.constprop.0+0x6e>
 80075d2:	f7fe ffad 	bl	8006530 <__errno>
 80075d6:	2316      	movs	r3, #22
 80075d8:	6003      	str	r3, [r0, #0]
 80075da:	2000      	movs	r0, #0
 80075dc:	b005      	add	sp, #20
 80075de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80075e0:	9100      	str	r1, [sp, #0]
 80075e2:	2d2b      	cmp	r5, #43	@ 0x2b
 80075e4:	d1c5      	bne.n	8007572 <_strtol_l.constprop.0+0x3a>
 80075e6:	7825      	ldrb	r5, [r4, #0]
 80075e8:	1c9c      	adds	r4, r3, #2
 80075ea:	e7c2      	b.n	8007572 <_strtol_l.constprop.0+0x3a>
 80075ec:	2e00      	cmp	r6, #0
 80075ee:	d1ce      	bne.n	800758e <_strtol_l.constprop.0+0x56>
 80075f0:	3608      	adds	r6, #8
 80075f2:	2d30      	cmp	r5, #48	@ 0x30
 80075f4:	d0cb      	beq.n	800758e <_strtol_l.constprop.0+0x56>
 80075f6:	3602      	adds	r6, #2
 80075f8:	e7c9      	b.n	800758e <_strtol_l.constprop.0+0x56>
 80075fa:	002b      	movs	r3, r5
 80075fc:	3b41      	subs	r3, #65	@ 0x41
 80075fe:	2b19      	cmp	r3, #25
 8007600:	d801      	bhi.n	8007606 <_strtol_l.constprop.0+0xce>
 8007602:	3d37      	subs	r5, #55	@ 0x37
 8007604:	e7d4      	b.n	80075b0 <_strtol_l.constprop.0+0x78>
 8007606:	002b      	movs	r3, r5
 8007608:	3b61      	subs	r3, #97	@ 0x61
 800760a:	2b19      	cmp	r3, #25
 800760c:	d804      	bhi.n	8007618 <_strtol_l.constprop.0+0xe0>
 800760e:	3d57      	subs	r5, #87	@ 0x57
 8007610:	e7ce      	b.n	80075b0 <_strtol_l.constprop.0+0x78>
 8007612:	2201      	movs	r2, #1
 8007614:	4252      	negs	r2, r2
 8007616:	e7d9      	b.n	80075cc <_strtol_l.constprop.0+0x94>
 8007618:	1c53      	adds	r3, r2, #1
 800761a:	d108      	bne.n	800762e <_strtol_l.constprop.0+0xf6>
 800761c:	2322      	movs	r3, #34	@ 0x22
 800761e:	9a03      	ldr	r2, [sp, #12]
 8007620:	9802      	ldr	r0, [sp, #8]
 8007622:	6013      	str	r3, [r2, #0]
 8007624:	2f00      	cmp	r7, #0
 8007626:	d0d9      	beq.n	80075dc <_strtol_l.constprop.0+0xa4>
 8007628:	1e63      	subs	r3, r4, #1
 800762a:	9301      	str	r3, [sp, #4]
 800762c:	e007      	b.n	800763e <_strtol_l.constprop.0+0x106>
 800762e:	9b00      	ldr	r3, [sp, #0]
 8007630:	2b00      	cmp	r3, #0
 8007632:	d000      	beq.n	8007636 <_strtol_l.constprop.0+0xfe>
 8007634:	4240      	negs	r0, r0
 8007636:	2f00      	cmp	r7, #0
 8007638:	d0d0      	beq.n	80075dc <_strtol_l.constprop.0+0xa4>
 800763a:	2a00      	cmp	r2, #0
 800763c:	d1f4      	bne.n	8007628 <_strtol_l.constprop.0+0xf0>
 800763e:	9b01      	ldr	r3, [sp, #4]
 8007640:	603b      	str	r3, [r7, #0]
 8007642:	e7cb      	b.n	80075dc <_strtol_l.constprop.0+0xa4>
 8007644:	080078e7 	.word	0x080078e7
 8007648:	7fffffff 	.word	0x7fffffff

0800764c <_strtol_r>:
 800764c:	b510      	push	{r4, lr}
 800764e:	f7ff ff73 	bl	8007538 <_strtol_l.constprop.0>
 8007652:	bd10      	pop	{r4, pc}

08007654 <_strtoul_l.constprop.0>:
 8007654:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007656:	001e      	movs	r6, r3
 8007658:	4b3e      	ldr	r3, [pc, #248]	@ (8007754 <_strtoul_l.constprop.0+0x100>)
 800765a:	0017      	movs	r7, r2
 800765c:	000c      	movs	r4, r1
 800765e:	469c      	mov	ip, r3
 8007660:	2208      	movs	r2, #8
 8007662:	b085      	sub	sp, #20
 8007664:	9003      	str	r0, [sp, #12]
 8007666:	9100      	str	r1, [sp, #0]
 8007668:	0023      	movs	r3, r4
 800766a:	4661      	mov	r1, ip
 800766c:	781d      	ldrb	r5, [r3, #0]
 800766e:	3401      	adds	r4, #1
 8007670:	5d48      	ldrb	r0, [r1, r5]
 8007672:	0001      	movs	r1, r0
 8007674:	4011      	ands	r1, r2
 8007676:	4210      	tst	r0, r2
 8007678:	d1f6      	bne.n	8007668 <_strtoul_l.constprop.0+0x14>
 800767a:	2d2d      	cmp	r5, #45	@ 0x2d
 800767c:	d137      	bne.n	80076ee <_strtoul_l.constprop.0+0x9a>
 800767e:	7825      	ldrb	r5, [r4, #0]
 8007680:	1c9c      	adds	r4, r3, #2
 8007682:	2301      	movs	r3, #1
 8007684:	9302      	str	r3, [sp, #8]
 8007686:	2210      	movs	r2, #16
 8007688:	0033      	movs	r3, r6
 800768a:	4393      	bics	r3, r2
 800768c:	d109      	bne.n	80076a2 <_strtoul_l.constprop.0+0x4e>
 800768e:	2d30      	cmp	r5, #48	@ 0x30
 8007690:	d133      	bne.n	80076fa <_strtoul_l.constprop.0+0xa6>
 8007692:	2120      	movs	r1, #32
 8007694:	7823      	ldrb	r3, [r4, #0]
 8007696:	438b      	bics	r3, r1
 8007698:	2b58      	cmp	r3, #88	@ 0x58
 800769a:	d12e      	bne.n	80076fa <_strtoul_l.constprop.0+0xa6>
 800769c:	0016      	movs	r6, r2
 800769e:	7865      	ldrb	r5, [r4, #1]
 80076a0:	3402      	adds	r4, #2
 80076a2:	2001      	movs	r0, #1
 80076a4:	0031      	movs	r1, r6
 80076a6:	4240      	negs	r0, r0
 80076a8:	f7f8 fd40 	bl	800012c <__udivsi3>
 80076ac:	9001      	str	r0, [sp, #4]
 80076ae:	2001      	movs	r0, #1
 80076b0:	0031      	movs	r1, r6
 80076b2:	4240      	negs	r0, r0
 80076b4:	f7f8 fdc0 	bl	8000238 <__aeabi_uidivmod>
 80076b8:	2300      	movs	r3, #0
 80076ba:	2201      	movs	r2, #1
 80076bc:	0018      	movs	r0, r3
 80076be:	4694      	mov	ip, r2
 80076c0:	002a      	movs	r2, r5
 80076c2:	3a30      	subs	r2, #48	@ 0x30
 80076c4:	2a09      	cmp	r2, #9
 80076c6:	d81f      	bhi.n	8007708 <_strtoul_l.constprop.0+0xb4>
 80076c8:	0015      	movs	r5, r2
 80076ca:	42ae      	cmp	r6, r5
 80076cc:	dd2b      	ble.n	8007726 <_strtoul_l.constprop.0+0xd2>
 80076ce:	1c5a      	adds	r2, r3, #1
 80076d0:	d00a      	beq.n	80076e8 <_strtoul_l.constprop.0+0x94>
 80076d2:	2301      	movs	r3, #1
 80076d4:	9a01      	ldr	r2, [sp, #4]
 80076d6:	425b      	negs	r3, r3
 80076d8:	4282      	cmp	r2, r0
 80076da:	d305      	bcc.n	80076e8 <_strtoul_l.constprop.0+0x94>
 80076dc:	d101      	bne.n	80076e2 <_strtoul_l.constprop.0+0x8e>
 80076de:	42a9      	cmp	r1, r5
 80076e0:	db1e      	blt.n	8007720 <_strtoul_l.constprop.0+0xcc>
 80076e2:	4663      	mov	r3, ip
 80076e4:	4370      	muls	r0, r6
 80076e6:	1828      	adds	r0, r5, r0
 80076e8:	7825      	ldrb	r5, [r4, #0]
 80076ea:	3401      	adds	r4, #1
 80076ec:	e7e8      	b.n	80076c0 <_strtoul_l.constprop.0+0x6c>
 80076ee:	9102      	str	r1, [sp, #8]
 80076f0:	2d2b      	cmp	r5, #43	@ 0x2b
 80076f2:	d1c8      	bne.n	8007686 <_strtoul_l.constprop.0+0x32>
 80076f4:	7825      	ldrb	r5, [r4, #0]
 80076f6:	1c9c      	adds	r4, r3, #2
 80076f8:	e7c5      	b.n	8007686 <_strtoul_l.constprop.0+0x32>
 80076fa:	2e00      	cmp	r6, #0
 80076fc:	d1d1      	bne.n	80076a2 <_strtoul_l.constprop.0+0x4e>
 80076fe:	3608      	adds	r6, #8
 8007700:	2d30      	cmp	r5, #48	@ 0x30
 8007702:	d0ce      	beq.n	80076a2 <_strtoul_l.constprop.0+0x4e>
 8007704:	3602      	adds	r6, #2
 8007706:	e7cc      	b.n	80076a2 <_strtoul_l.constprop.0+0x4e>
 8007708:	002a      	movs	r2, r5
 800770a:	3a41      	subs	r2, #65	@ 0x41
 800770c:	2a19      	cmp	r2, #25
 800770e:	d801      	bhi.n	8007714 <_strtoul_l.constprop.0+0xc0>
 8007710:	3d37      	subs	r5, #55	@ 0x37
 8007712:	e7da      	b.n	80076ca <_strtoul_l.constprop.0+0x76>
 8007714:	002a      	movs	r2, r5
 8007716:	3a61      	subs	r2, #97	@ 0x61
 8007718:	2a19      	cmp	r2, #25
 800771a:	d804      	bhi.n	8007726 <_strtoul_l.constprop.0+0xd2>
 800771c:	3d57      	subs	r5, #87	@ 0x57
 800771e:	e7d4      	b.n	80076ca <_strtoul_l.constprop.0+0x76>
 8007720:	2301      	movs	r3, #1
 8007722:	425b      	negs	r3, r3
 8007724:	e7e0      	b.n	80076e8 <_strtoul_l.constprop.0+0x94>
 8007726:	1c5a      	adds	r2, r3, #1
 8007728:	d107      	bne.n	800773a <_strtoul_l.constprop.0+0xe6>
 800772a:	2222      	movs	r2, #34	@ 0x22
 800772c:	9903      	ldr	r1, [sp, #12]
 800772e:	0018      	movs	r0, r3
 8007730:	600a      	str	r2, [r1, #0]
 8007732:	2f00      	cmp	r7, #0
 8007734:	d109      	bne.n	800774a <_strtoul_l.constprop.0+0xf6>
 8007736:	b005      	add	sp, #20
 8007738:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800773a:	9a02      	ldr	r2, [sp, #8]
 800773c:	2a00      	cmp	r2, #0
 800773e:	d000      	beq.n	8007742 <_strtoul_l.constprop.0+0xee>
 8007740:	4240      	negs	r0, r0
 8007742:	2f00      	cmp	r7, #0
 8007744:	d0f7      	beq.n	8007736 <_strtoul_l.constprop.0+0xe2>
 8007746:	2b00      	cmp	r3, #0
 8007748:	d001      	beq.n	800774e <_strtoul_l.constprop.0+0xfa>
 800774a:	1e63      	subs	r3, r4, #1
 800774c:	9300      	str	r3, [sp, #0]
 800774e:	9b00      	ldr	r3, [sp, #0]
 8007750:	603b      	str	r3, [r7, #0]
 8007752:	e7f0      	b.n	8007736 <_strtoul_l.constprop.0+0xe2>
 8007754:	080078e7 	.word	0x080078e7

08007758 <_strtoul_r>:
 8007758:	b510      	push	{r4, lr}
 800775a:	f7ff ff7b 	bl	8007654 <_strtoul_l.constprop.0>
 800775e:	bd10      	pop	{r4, pc}

08007760 <_malloc_usable_size_r>:
 8007760:	1f0b      	subs	r3, r1, #4
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	1f18      	subs	r0, r3, #4
 8007766:	2b00      	cmp	r3, #0
 8007768:	da01      	bge.n	800776e <_malloc_usable_size_r+0xe>
 800776a:	580b      	ldr	r3, [r1, r0]
 800776c:	18c0      	adds	r0, r0, r3
 800776e:	4770      	bx	lr

08007770 <_init>:
 8007770:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007772:	46c0      	nop			@ (mov r8, r8)
 8007774:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007776:	bc08      	pop	{r3}
 8007778:	469e      	mov	lr, r3
 800777a:	4770      	bx	lr

0800777c <_fini>:
 800777c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800777e:	46c0      	nop			@ (mov r8, r8)
 8007780:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007782:	bc08      	pop	{r3}
 8007784:	469e      	mov	lr, r3
 8007786:	4770      	bx	lr
