
Final_ARM_proj.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001efa8  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002ef8  0801f178  0801f178  00020178  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08022070  08022070  000241cc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08022070  08022070  00023070  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08022078  08022078  000241cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08022078  08022078  00023078  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0802207c  0802207c  0002307c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000008c  20000000  08022080  00024000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  2000008c  0802210c  0002408c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  2000012c  080221ac  0002412c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00027c8c  200001e0  0802224c  000241e0  2**5
                  ALLOC
 12 ._user_heap_stack 00000604  20027e6c  0802224c  00024e6c  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  000241cc  2**0
                  CONTENTS, READONLY
 14 .debug_info   00043f1a  00000000  00000000  000241fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00009f5f  00000000  00000000  00068116  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000031d8  00000000  00000000  00072078  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00002745  00000000  00000000  00075250  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00017377  00000000  00000000  00077995  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0004ebe2  00000000  00000000  0008ed0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    001278c5  00000000  00000000  000dd8ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  002051b3  2**0
                  CONTENTS, READONLY
 22 .debug_frame  0000d864  00000000  00000000  002051f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000049  00000000  00000000  00212a5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e0 	.word	0x200001e0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0801f160 	.word	0x0801f160

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e4 	.word	0x200001e4
 800020c:	0801f160 	.word	0x0801f160

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b988 	b.w	80005d8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	468e      	mov	lr, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	4688      	mov	r8, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d962      	bls.n	80003bc <__udivmoddi4+0xdc>
 80002f6:	fab2 f682 	clz	r6, r2
 80002fa:	b14e      	cbz	r6, 8000310 <__udivmoddi4+0x30>
 80002fc:	f1c6 0320 	rsb	r3, r6, #32
 8000300:	fa01 f806 	lsl.w	r8, r1, r6
 8000304:	fa20 f303 	lsr.w	r3, r0, r3
 8000308:	40b7      	lsls	r7, r6
 800030a:	ea43 0808 	orr.w	r8, r3, r8
 800030e:	40b4      	lsls	r4, r6
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	fa1f fc87 	uxth.w	ip, r7
 8000318:	fbb8 f1fe 	udiv	r1, r8, lr
 800031c:	0c23      	lsrs	r3, r4, #16
 800031e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000322:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000326:	fb01 f20c 	mul.w	r2, r1, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d909      	bls.n	8000342 <__udivmoddi4+0x62>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f101 30ff 	add.w	r0, r1, #4294967295
 8000334:	f080 80ea 	bcs.w	800050c <__udivmoddi4+0x22c>
 8000338:	429a      	cmp	r2, r3
 800033a:	f240 80e7 	bls.w	800050c <__udivmoddi4+0x22c>
 800033e:	3902      	subs	r1, #2
 8000340:	443b      	add	r3, r7
 8000342:	1a9a      	subs	r2, r3, r2
 8000344:	b2a3      	uxth	r3, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000352:	fb00 fc0c 	mul.w	ip, r0, ip
 8000356:	459c      	cmp	ip, r3
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x8e>
 800035a:	18fb      	adds	r3, r7, r3
 800035c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000360:	f080 80d6 	bcs.w	8000510 <__udivmoddi4+0x230>
 8000364:	459c      	cmp	ip, r3
 8000366:	f240 80d3 	bls.w	8000510 <__udivmoddi4+0x230>
 800036a:	443b      	add	r3, r7
 800036c:	3802      	subs	r0, #2
 800036e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000372:	eba3 030c 	sub.w	r3, r3, ip
 8000376:	2100      	movs	r1, #0
 8000378:	b11d      	cbz	r5, 8000382 <__udivmoddi4+0xa2>
 800037a:	40f3      	lsrs	r3, r6
 800037c:	2200      	movs	r2, #0
 800037e:	e9c5 3200 	strd	r3, r2, [r5]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d905      	bls.n	8000396 <__udivmoddi4+0xb6>
 800038a:	b10d      	cbz	r5, 8000390 <__udivmoddi4+0xb0>
 800038c:	e9c5 0100 	strd	r0, r1, [r5]
 8000390:	2100      	movs	r1, #0
 8000392:	4608      	mov	r0, r1
 8000394:	e7f5      	b.n	8000382 <__udivmoddi4+0xa2>
 8000396:	fab3 f183 	clz	r1, r3
 800039a:	2900      	cmp	r1, #0
 800039c:	d146      	bne.n	800042c <__udivmoddi4+0x14c>
 800039e:	4573      	cmp	r3, lr
 80003a0:	d302      	bcc.n	80003a8 <__udivmoddi4+0xc8>
 80003a2:	4282      	cmp	r2, r0
 80003a4:	f200 8105 	bhi.w	80005b2 <__udivmoddi4+0x2d2>
 80003a8:	1a84      	subs	r4, r0, r2
 80003aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ae:	2001      	movs	r0, #1
 80003b0:	4690      	mov	r8, r2
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d0e5      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003b6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ba:	e7e2      	b.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f000 8090 	beq.w	80004e2 <__udivmoddi4+0x202>
 80003c2:	fab2 f682 	clz	r6, r2
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	f040 80a4 	bne.w	8000514 <__udivmoddi4+0x234>
 80003cc:	1a8a      	subs	r2, r1, r2
 80003ce:	0c03      	lsrs	r3, r0, #16
 80003d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d4:	b280      	uxth	r0, r0
 80003d6:	b2bc      	uxth	r4, r7
 80003d8:	2101      	movs	r1, #1
 80003da:	fbb2 fcfe 	udiv	ip, r2, lr
 80003de:	fb0e 221c 	mls	r2, lr, ip, r2
 80003e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003e6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ea:	429a      	cmp	r2, r3
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x11e>
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x11c>
 80003f6:	429a      	cmp	r2, r3
 80003f8:	f200 80e0 	bhi.w	80005bc <__udivmoddi4+0x2dc>
 80003fc:	46c4      	mov	ip, r8
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	fbb3 f2fe 	udiv	r2, r3, lr
 8000404:	fb0e 3312 	mls	r3, lr, r2, r3
 8000408:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800040c:	fb02 f404 	mul.w	r4, r2, r4
 8000410:	429c      	cmp	r4, r3
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0x144>
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	f102 30ff 	add.w	r0, r2, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x142>
 800041c:	429c      	cmp	r4, r3
 800041e:	f200 80ca 	bhi.w	80005b6 <__udivmoddi4+0x2d6>
 8000422:	4602      	mov	r2, r0
 8000424:	1b1b      	subs	r3, r3, r4
 8000426:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800042a:	e7a5      	b.n	8000378 <__udivmoddi4+0x98>
 800042c:	f1c1 0620 	rsb	r6, r1, #32
 8000430:	408b      	lsls	r3, r1
 8000432:	fa22 f706 	lsr.w	r7, r2, r6
 8000436:	431f      	orrs	r7, r3
 8000438:	fa0e f401 	lsl.w	r4, lr, r1
 800043c:	fa20 f306 	lsr.w	r3, r0, r6
 8000440:	fa2e fe06 	lsr.w	lr, lr, r6
 8000444:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	fa1f fc87 	uxth.w	ip, r7
 8000452:	fbbe f0f9 	udiv	r0, lr, r9
 8000456:	0c1c      	lsrs	r4, r3, #16
 8000458:	fb09 ee10 	mls	lr, r9, r0, lr
 800045c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000460:	fb00 fe0c 	mul.w	lr, r0, ip
 8000464:	45a6      	cmp	lr, r4
 8000466:	fa02 f201 	lsl.w	r2, r2, r1
 800046a:	d909      	bls.n	8000480 <__udivmoddi4+0x1a0>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000472:	f080 809c 	bcs.w	80005ae <__udivmoddi4+0x2ce>
 8000476:	45a6      	cmp	lr, r4
 8000478:	f240 8099 	bls.w	80005ae <__udivmoddi4+0x2ce>
 800047c:	3802      	subs	r0, #2
 800047e:	443c      	add	r4, r7
 8000480:	eba4 040e 	sub.w	r4, r4, lr
 8000484:	fa1f fe83 	uxth.w	lr, r3
 8000488:	fbb4 f3f9 	udiv	r3, r4, r9
 800048c:	fb09 4413 	mls	r4, r9, r3, r4
 8000490:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000494:	fb03 fc0c 	mul.w	ip, r3, ip
 8000498:	45a4      	cmp	ip, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x1ce>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f103 3eff 	add.w	lr, r3, #4294967295
 80004a2:	f080 8082 	bcs.w	80005aa <__udivmoddi4+0x2ca>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d97f      	bls.n	80005aa <__udivmoddi4+0x2ca>
 80004aa:	3b02      	subs	r3, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b2:	eba4 040c 	sub.w	r4, r4, ip
 80004b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ba:	4564      	cmp	r4, ip
 80004bc:	4673      	mov	r3, lr
 80004be:	46e1      	mov	r9, ip
 80004c0:	d362      	bcc.n	8000588 <__udivmoddi4+0x2a8>
 80004c2:	d05f      	beq.n	8000584 <__udivmoddi4+0x2a4>
 80004c4:	b15d      	cbz	r5, 80004de <__udivmoddi4+0x1fe>
 80004c6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ca:	eb64 0409 	sbc.w	r4, r4, r9
 80004ce:	fa04 f606 	lsl.w	r6, r4, r6
 80004d2:	fa22 f301 	lsr.w	r3, r2, r1
 80004d6:	431e      	orrs	r6, r3
 80004d8:	40cc      	lsrs	r4, r1
 80004da:	e9c5 6400 	strd	r6, r4, [r5]
 80004de:	2100      	movs	r1, #0
 80004e0:	e74f      	b.n	8000382 <__udivmoddi4+0xa2>
 80004e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e6:	0c01      	lsrs	r1, r0, #16
 80004e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ec:	b280      	uxth	r0, r0
 80004ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004f2:	463b      	mov	r3, r7
 80004f4:	4638      	mov	r0, r7
 80004f6:	463c      	mov	r4, r7
 80004f8:	46b8      	mov	r8, r7
 80004fa:	46be      	mov	lr, r7
 80004fc:	2620      	movs	r6, #32
 80004fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000502:	eba2 0208 	sub.w	r2, r2, r8
 8000506:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800050a:	e766      	b.n	80003da <__udivmoddi4+0xfa>
 800050c:	4601      	mov	r1, r0
 800050e:	e718      	b.n	8000342 <__udivmoddi4+0x62>
 8000510:	4610      	mov	r0, r2
 8000512:	e72c      	b.n	800036e <__udivmoddi4+0x8e>
 8000514:	f1c6 0220 	rsb	r2, r6, #32
 8000518:	fa2e f302 	lsr.w	r3, lr, r2
 800051c:	40b7      	lsls	r7, r6
 800051e:	40b1      	lsls	r1, r6
 8000520:	fa20 f202 	lsr.w	r2, r0, r2
 8000524:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000528:	430a      	orrs	r2, r1
 800052a:	fbb3 f8fe 	udiv	r8, r3, lr
 800052e:	b2bc      	uxth	r4, r7
 8000530:	fb0e 3318 	mls	r3, lr, r8, r3
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800053a:	fb08 f904 	mul.w	r9, r8, r4
 800053e:	40b0      	lsls	r0, r6
 8000540:	4589      	cmp	r9, r1
 8000542:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000546:	b280      	uxth	r0, r0
 8000548:	d93e      	bls.n	80005c8 <__udivmoddi4+0x2e8>
 800054a:	1879      	adds	r1, r7, r1
 800054c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000550:	d201      	bcs.n	8000556 <__udivmoddi4+0x276>
 8000552:	4589      	cmp	r9, r1
 8000554:	d81f      	bhi.n	8000596 <__udivmoddi4+0x2b6>
 8000556:	eba1 0109 	sub.w	r1, r1, r9
 800055a:	fbb1 f9fe 	udiv	r9, r1, lr
 800055e:	fb09 f804 	mul.w	r8, r9, r4
 8000562:	fb0e 1119 	mls	r1, lr, r9, r1
 8000566:	b292      	uxth	r2, r2
 8000568:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800056c:	4542      	cmp	r2, r8
 800056e:	d229      	bcs.n	80005c4 <__udivmoddi4+0x2e4>
 8000570:	18ba      	adds	r2, r7, r2
 8000572:	f109 31ff 	add.w	r1, r9, #4294967295
 8000576:	d2c4      	bcs.n	8000502 <__udivmoddi4+0x222>
 8000578:	4542      	cmp	r2, r8
 800057a:	d2c2      	bcs.n	8000502 <__udivmoddi4+0x222>
 800057c:	f1a9 0102 	sub.w	r1, r9, #2
 8000580:	443a      	add	r2, r7
 8000582:	e7be      	b.n	8000502 <__udivmoddi4+0x222>
 8000584:	45f0      	cmp	r8, lr
 8000586:	d29d      	bcs.n	80004c4 <__udivmoddi4+0x1e4>
 8000588:	ebbe 0302 	subs.w	r3, lr, r2
 800058c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000590:	3801      	subs	r0, #1
 8000592:	46e1      	mov	r9, ip
 8000594:	e796      	b.n	80004c4 <__udivmoddi4+0x1e4>
 8000596:	eba7 0909 	sub.w	r9, r7, r9
 800059a:	4449      	add	r1, r9
 800059c:	f1a8 0c02 	sub.w	ip, r8, #2
 80005a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a4:	fb09 f804 	mul.w	r8, r9, r4
 80005a8:	e7db      	b.n	8000562 <__udivmoddi4+0x282>
 80005aa:	4673      	mov	r3, lr
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1ce>
 80005ae:	4650      	mov	r0, sl
 80005b0:	e766      	b.n	8000480 <__udivmoddi4+0x1a0>
 80005b2:	4608      	mov	r0, r1
 80005b4:	e6fd      	b.n	80003b2 <__udivmoddi4+0xd2>
 80005b6:	443b      	add	r3, r7
 80005b8:	3a02      	subs	r2, #2
 80005ba:	e733      	b.n	8000424 <__udivmoddi4+0x144>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	443b      	add	r3, r7
 80005c2:	e71c      	b.n	80003fe <__udivmoddi4+0x11e>
 80005c4:	4649      	mov	r1, r9
 80005c6:	e79c      	b.n	8000502 <__udivmoddi4+0x222>
 80005c8:	eba1 0109 	sub.w	r1, r1, r9
 80005cc:	46c4      	mov	ip, r8
 80005ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d2:	fb09 f804 	mul.w	r8, r9, r4
 80005d6:	e7c4      	b.n	8000562 <__udivmoddi4+0x282>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005e0:	f002 f8b5 	bl	800274e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005e4:	f000 f8c6 	bl	8000774 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005e8:	f000 fc18 	bl	8000e1c <MX_GPIO_Init>
  MX_DMA_Init();
 80005ec:	f000 fbb4 	bl	8000d58 <MX_DMA_Init>
  MX_I2C1_Init();
 80005f0:	f000 f9c6 	bl	8000980 <MX_I2C1_Init>
  MX_USART3_UART_Init();
 80005f4:	f000 fb52 	bl	8000c9c <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80005f8:	f000 fb80 	bl	8000cfc <MX_USB_OTG_FS_PCD_Init>
  MX_USART2_UART_Init();
 80005fc:	f000 fb1e 	bl	8000c3c <MX_USART2_UART_Init>
  MX_CRC_Init();
 8000600:	f000 f972 	bl	80008e8 <MX_CRC_Init>
  MX_I2C4_Init();
 8000604:	f000 f9fc 	bl	8000a00 <MX_I2C4_Init>
  MX_SPI1_Init();
 8000608:	f000 fa3a 	bl	8000a80 <MX_SPI1_Init>
  MX_ADC1_Init();
 800060c:	f000 f91a 	bl	8000844 <MX_ADC1_Init>
  MX_TIM7_Init();
 8000610:	f000 faae 	bl	8000b70 <MX_TIM7_Init>
  MX_UART4_Init();
 8000614:	f000 fae2 	bl	8000bdc <MX_UART4_Init>
  MX_DAC_Init();
 8000618:	f000 f988 	bl	800092c <MX_DAC_Init>
  MX_SPI4_Init();
 800061c:	f000 fa6e 	bl	8000afc <MX_SPI4_Init>
  // SPI Slave start to listen

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000620:	f00e fb00 	bl	800ec24 <osKernelInitialize>

  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of UartRx */
  UartRxHandle = osSemaphoreNew(1, 0, &UartRx_attributes);
 8000624:	4a35      	ldr	r2, [pc, #212]	@ (80006fc <main+0x120>)
 8000626:	2100      	movs	r1, #0
 8000628:	2001      	movs	r0, #1
 800062a:	f00e fda9 	bl	800f180 <osSemaphoreNew>
 800062e:	4603      	mov	r3, r0
 8000630:	4a33      	ldr	r2, [pc, #204]	@ (8000700 <main+0x124>)
 8000632:	6013      	str	r3, [r2, #0]

  /* creation of UartTx */
  UartTxHandle = osSemaphoreNew(1, 0, &UartTx_attributes);
 8000634:	4a33      	ldr	r2, [pc, #204]	@ (8000704 <main+0x128>)
 8000636:	2100      	movs	r1, #0
 8000638:	2001      	movs	r0, #1
 800063a:	f00e fda1 	bl	800f180 <osSemaphoreNew>
 800063e:	4603      	mov	r3, r0
 8000640:	4a31      	ldr	r2, [pc, #196]	@ (8000708 <main+0x12c>)
 8000642:	6013      	str	r3, [r2, #0]

  /* creation of I2cRx */
  I2cRxHandle = osSemaphoreNew(1, 0, &I2cRx_attributes);
 8000644:	4a31      	ldr	r2, [pc, #196]	@ (800070c <main+0x130>)
 8000646:	2100      	movs	r1, #0
 8000648:	2001      	movs	r0, #1
 800064a:	f00e fd99 	bl	800f180 <osSemaphoreNew>
 800064e:	4603      	mov	r3, r0
 8000650:	4a2f      	ldr	r2, [pc, #188]	@ (8000710 <main+0x134>)
 8000652:	6013      	str	r3, [r2, #0]

  /* creation of I2cTx */
  I2cTxHandle = osSemaphoreNew(1, 0, &I2cTx_attributes);
 8000654:	4a2f      	ldr	r2, [pc, #188]	@ (8000714 <main+0x138>)
 8000656:	2100      	movs	r1, #0
 8000658:	2001      	movs	r0, #1
 800065a:	f00e fd91 	bl	800f180 <osSemaphoreNew>
 800065e:	4603      	mov	r3, r0
 8000660:	4a2d      	ldr	r2, [pc, #180]	@ (8000718 <main+0x13c>)
 8000662:	6013      	str	r3, [r2, #0]

  /* creation of SpiRx */
  SpiRxHandle = osSemaphoreNew(1, 0, &SpiRx_attributes);
 8000664:	4a2d      	ldr	r2, [pc, #180]	@ (800071c <main+0x140>)
 8000666:	2100      	movs	r1, #0
 8000668:	2001      	movs	r0, #1
 800066a:	f00e fd89 	bl	800f180 <osSemaphoreNew>
 800066e:	4603      	mov	r3, r0
 8000670:	4a2b      	ldr	r2, [pc, #172]	@ (8000720 <main+0x144>)
 8000672:	6013      	str	r3, [r2, #0]

  /* creation of AdcSem */
  AdcSemHandle = osSemaphoreNew(1, 0, &AdcSem_attributes);
 8000674:	4a2b      	ldr	r2, [pc, #172]	@ (8000724 <main+0x148>)
 8000676:	2100      	movs	r1, #0
 8000678:	2001      	movs	r0, #1
 800067a:	f00e fd81 	bl	800f180 <osSemaphoreNew>
 800067e:	4603      	mov	r3, r0
 8000680:	4a29      	ldr	r2, [pc, #164]	@ (8000728 <main+0x14c>)
 8000682:	6013      	str	r3, [r2, #0]

  /* creation of TimSem */
  TimSemHandle = osSemaphoreNew(1, 0, &TimSem_attributes);
 8000684:	4a29      	ldr	r2, [pc, #164]	@ (800072c <main+0x150>)
 8000686:	2100      	movs	r1, #0
 8000688:	2001      	movs	r0, #1
 800068a:	f00e fd79 	bl	800f180 <osSemaphoreNew>
 800068e:	4603      	mov	r3, r0
 8000690:	4a27      	ldr	r2, [pc, #156]	@ (8000730 <main+0x154>)
 8000692:	6013      	str	r3, [r2, #0]

  /* creation of SpiSlaveRx */
  SpiSlaveRxHandle = osSemaphoreNew(1, 0, &SpiSlaveRx_attributes);
 8000694:	4a27      	ldr	r2, [pc, #156]	@ (8000734 <main+0x158>)
 8000696:	2100      	movs	r1, #0
 8000698:	2001      	movs	r0, #1
 800069a:	f00e fd71 	bl	800f180 <osSemaphoreNew>
 800069e:	4603      	mov	r3, r0
 80006a0:	4a25      	ldr	r2, [pc, #148]	@ (8000738 <main+0x15c>)
 80006a2:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of testsQ */
  testsQHandle = osMessageQueueNew (16, 4, &testsQ_attributes);
 80006a4:	4a25      	ldr	r2, [pc, #148]	@ (800073c <main+0x160>)
 80006a6:	2104      	movs	r1, #4
 80006a8:	2010      	movs	r0, #16
 80006aa:	f00e fec3 	bl	800f434 <osMessageQueueNew>
 80006ae:	4603      	mov	r3, r0
 80006b0:	4a23      	ldr	r2, [pc, #140]	@ (8000740 <main+0x164>)
 80006b2:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(lwip_initiation, NULL, &defaultTask_attributes);
 80006b4:	4a23      	ldr	r2, [pc, #140]	@ (8000744 <main+0x168>)
 80006b6:	2100      	movs	r1, #0
 80006b8:	4823      	ldr	r0, [pc, #140]	@ (8000748 <main+0x16c>)
 80006ba:	f00e fb45 	bl	800ed48 <osThreadNew>
 80006be:	4603      	mov	r3, r0
 80006c0:	4a22      	ldr	r2, [pc, #136]	@ (800074c <main+0x170>)
 80006c2:	6013      	str	r3, [r2, #0]

  /* creation of blink_task */
  blink_taskHandle = osThreadNew(blinking_blue, NULL, &blink_task_attributes);
 80006c4:	4a22      	ldr	r2, [pc, #136]	@ (8000750 <main+0x174>)
 80006c6:	2100      	movs	r1, #0
 80006c8:	4822      	ldr	r0, [pc, #136]	@ (8000754 <main+0x178>)
 80006ca:	f00e fb3d 	bl	800ed48 <osThreadNew>
 80006ce:	4603      	mov	r3, r0
 80006d0:	4a21      	ldr	r2, [pc, #132]	@ (8000758 <main+0x17c>)
 80006d2:	6013      	str	r3, [r2, #0]

  /* creation of udp_task */
  udp_taskHandle = osThreadNew(udp_function, NULL, &udp_task_attributes);
 80006d4:	4a21      	ldr	r2, [pc, #132]	@ (800075c <main+0x180>)
 80006d6:	2100      	movs	r1, #0
 80006d8:	4821      	ldr	r0, [pc, #132]	@ (8000760 <main+0x184>)
 80006da:	f00e fb35 	bl	800ed48 <osThreadNew>
 80006de:	4603      	mov	r3, r0
 80006e0:	4a20      	ldr	r2, [pc, #128]	@ (8000764 <main+0x188>)
 80006e2:	6013      	str	r3, [r2, #0]

  /* creation of performing_task */
  performing_taskHandle = osThreadNew(perform_tests, NULL, &performing_task_attributes);
 80006e4:	4a20      	ldr	r2, [pc, #128]	@ (8000768 <main+0x18c>)
 80006e6:	2100      	movs	r1, #0
 80006e8:	4820      	ldr	r0, [pc, #128]	@ (800076c <main+0x190>)
 80006ea:	f00e fb2d 	bl	800ed48 <osThreadNew>
 80006ee:	4603      	mov	r3, r0
 80006f0:	4a1f      	ldr	r2, [pc, #124]	@ (8000770 <main+0x194>)
 80006f2:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80006f4:	f00e faca 	bl	800ec8c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80006f8:	bf00      	nop
 80006fa:	e7fd      	b.n	80006f8 <main+0x11c>
 80006fc:	08021dc4 	.word	0x08021dc4
 8000700:	20000dc4 	.word	0x20000dc4
 8000704:	08021dd4 	.word	0x08021dd4
 8000708:	20000dc8 	.word	0x20000dc8
 800070c:	08021de4 	.word	0x08021de4
 8000710:	20000dcc 	.word	0x20000dcc
 8000714:	08021df4 	.word	0x08021df4
 8000718:	20000dd0 	.word	0x20000dd0
 800071c:	08021e04 	.word	0x08021e04
 8000720:	20000dd4 	.word	0x20000dd4
 8000724:	08021e14 	.word	0x08021e14
 8000728:	20000dd8 	.word	0x20000dd8
 800072c:	08021e24 	.word	0x08021e24
 8000730:	20000ddc 	.word	0x20000ddc
 8000734:	08021e34 	.word	0x08021e34
 8000738:	20000de0 	.word	0x20000de0
 800073c:	08021dac 	.word	0x08021dac
 8000740:	20000dc0 	.word	0x20000dc0
 8000744:	08021d1c 	.word	0x08021d1c
 8000748:	080011dd 	.word	0x080011dd
 800074c:	20000db0 	.word	0x20000db0
 8000750:	08021d40 	.word	0x08021d40
 8000754:	080011f1 	.word	0x080011f1
 8000758:	20000db4 	.word	0x20000db4
 800075c:	08021d64 	.word	0x08021d64
 8000760:	08001235 	.word	0x08001235
 8000764:	20000db8 	.word	0x20000db8
 8000768:	08021d88 	.word	0x08021d88
 800076c:	08001249 	.word	0x08001249
 8000770:	20000dbc 	.word	0x20000dbc

08000774 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	b094      	sub	sp, #80	@ 0x50
 8000778:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800077a:	f107 0320 	add.w	r3, r7, #32
 800077e:	2230      	movs	r2, #48	@ 0x30
 8000780:	2100      	movs	r1, #0
 8000782:	4618      	mov	r0, r3
 8000784:	f01d fdeb 	bl	801e35e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000788:	f107 030c 	add.w	r3, r7, #12
 800078c:	2200      	movs	r2, #0
 800078e:	601a      	str	r2, [r3, #0]
 8000790:	605a      	str	r2, [r3, #4]
 8000792:	609a      	str	r2, [r3, #8]
 8000794:	60da      	str	r2, [r3, #12]
 8000796:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000798:	f007 fde2 	bl	8008360 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800079c:	4b27      	ldr	r3, [pc, #156]	@ (800083c <SystemClock_Config+0xc8>)
 800079e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007a0:	4a26      	ldr	r2, [pc, #152]	@ (800083c <SystemClock_Config+0xc8>)
 80007a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80007a6:	6413      	str	r3, [r2, #64]	@ 0x40
 80007a8:	4b24      	ldr	r3, [pc, #144]	@ (800083c <SystemClock_Config+0xc8>)
 80007aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80007b0:	60bb      	str	r3, [r7, #8]
 80007b2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80007b4:	4b22      	ldr	r3, [pc, #136]	@ (8000840 <SystemClock_Config+0xcc>)
 80007b6:	681b      	ldr	r3, [r3, #0]
 80007b8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80007bc:	4a20      	ldr	r2, [pc, #128]	@ (8000840 <SystemClock_Config+0xcc>)
 80007be:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80007c2:	6013      	str	r3, [r2, #0]
 80007c4:	4b1e      	ldr	r3, [pc, #120]	@ (8000840 <SystemClock_Config+0xcc>)
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80007cc:	607b      	str	r3, [r7, #4]
 80007ce:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80007d0:	2301      	movs	r3, #1
 80007d2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80007d4:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80007d8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007da:	2302      	movs	r3, #2
 80007dc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007de:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80007e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80007e4:	2304      	movs	r3, #4
 80007e6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 80007e8:	2348      	movs	r3, #72	@ 0x48
 80007ea:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80007ec:	2302      	movs	r3, #2
 80007ee:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 80007f0:	2303      	movs	r3, #3
 80007f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007f4:	f107 0320 	add.w	r3, r7, #32
 80007f8:	4618      	mov	r0, r3
 80007fa:	f007 fdc1 	bl	8008380 <HAL_RCC_OscConfig>
 80007fe:	4603      	mov	r3, r0
 8000800:	2b00      	cmp	r3, #0
 8000802:	d001      	beq.n	8000808 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000804:	f000 fddc 	bl	80013c0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000808:	230f      	movs	r3, #15
 800080a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800080c:	2302      	movs	r3, #2
 800080e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000810:	2300      	movs	r3, #0
 8000812:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000814:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000818:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800081a:	2300      	movs	r3, #0
 800081c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800081e:	f107 030c 	add.w	r3, r7, #12
 8000822:	2102      	movs	r1, #2
 8000824:	4618      	mov	r0, r3
 8000826:	f008 f84f 	bl	80088c8 <HAL_RCC_ClockConfig>
 800082a:	4603      	mov	r3, r0
 800082c:	2b00      	cmp	r3, #0
 800082e:	d001      	beq.n	8000834 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000830:	f000 fdc6 	bl	80013c0 <Error_Handler>
  }
}
 8000834:	bf00      	nop
 8000836:	3750      	adds	r7, #80	@ 0x50
 8000838:	46bd      	mov	sp, r7
 800083a:	bd80      	pop	{r7, pc}
 800083c:	40023800 	.word	0x40023800
 8000840:	40007000 	.word	0x40007000

08000844 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b084      	sub	sp, #16
 8000848:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800084a:	463b      	mov	r3, r7
 800084c:	2200      	movs	r2, #0
 800084e:	601a      	str	r2, [r3, #0]
 8000850:	605a      	str	r2, [r3, #4]
 8000852:	609a      	str	r2, [r3, #8]
 8000854:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000856:	4b21      	ldr	r3, [pc, #132]	@ (80008dc <MX_ADC1_Init+0x98>)
 8000858:	4a21      	ldr	r2, [pc, #132]	@ (80008e0 <MX_ADC1_Init+0x9c>)
 800085a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800085c:	4b1f      	ldr	r3, [pc, #124]	@ (80008dc <MX_ADC1_Init+0x98>)
 800085e:	2200      	movs	r2, #0
 8000860:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_8B;
 8000862:	4b1e      	ldr	r3, [pc, #120]	@ (80008dc <MX_ADC1_Init+0x98>)
 8000864:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8000868:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800086a:	4b1c      	ldr	r3, [pc, #112]	@ (80008dc <MX_ADC1_Init+0x98>)
 800086c:	2201      	movs	r2, #1
 800086e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000870:	4b1a      	ldr	r3, [pc, #104]	@ (80008dc <MX_ADC1_Init+0x98>)
 8000872:	2200      	movs	r2, #0
 8000874:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000876:	4b19      	ldr	r3, [pc, #100]	@ (80008dc <MX_ADC1_Init+0x98>)
 8000878:	2200      	movs	r2, #0
 800087a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800087e:	4b17      	ldr	r3, [pc, #92]	@ (80008dc <MX_ADC1_Init+0x98>)
 8000880:	2200      	movs	r2, #0
 8000882:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000884:	4b15      	ldr	r3, [pc, #84]	@ (80008dc <MX_ADC1_Init+0x98>)
 8000886:	4a17      	ldr	r2, [pc, #92]	@ (80008e4 <MX_ADC1_Init+0xa0>)
 8000888:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800088a:	4b14      	ldr	r3, [pc, #80]	@ (80008dc <MX_ADC1_Init+0x98>)
 800088c:	2200      	movs	r2, #0
 800088e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000890:	4b12      	ldr	r3, [pc, #72]	@ (80008dc <MX_ADC1_Init+0x98>)
 8000892:	2201      	movs	r2, #1
 8000894:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000896:	4b11      	ldr	r3, [pc, #68]	@ (80008dc <MX_ADC1_Init+0x98>)
 8000898:	2200      	movs	r2, #0
 800089a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800089e:	4b0f      	ldr	r3, [pc, #60]	@ (80008dc <MX_ADC1_Init+0x98>)
 80008a0:	2201      	movs	r2, #1
 80008a2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80008a4:	480d      	ldr	r0, [pc, #52]	@ (80008dc <MX_ADC1_Init+0x98>)
 80008a6:	f001 ffa3 	bl	80027f0 <HAL_ADC_Init>
 80008aa:	4603      	mov	r3, r0
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d001      	beq.n	80008b4 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80008b0:	f000 fd86 	bl	80013c0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80008b4:	230a      	movs	r3, #10
 80008b6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80008b8:	2301      	movs	r3, #1
 80008ba:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80008bc:	2300      	movs	r3, #0
 80008be:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80008c0:	463b      	mov	r3, r7
 80008c2:	4619      	mov	r1, r3
 80008c4:	4805      	ldr	r0, [pc, #20]	@ (80008dc <MX_ADC1_Init+0x98>)
 80008c6:	f002 fa15 	bl	8002cf4 <HAL_ADC_ConfigChannel>
 80008ca:	4603      	mov	r3, r0
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d001      	beq.n	80008d4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80008d0:	f000 fd76 	bl	80013c0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80008d4:	bf00      	nop
 80008d6:	3710      	adds	r7, #16
 80008d8:	46bd      	mov	sp, r7
 80008da:	bd80      	pop	{r7, pc}
 80008dc:	200001fc 	.word	0x200001fc
 80008e0:	40012000 	.word	0x40012000
 80008e4:	0f000001 	.word	0x0f000001

080008e8 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80008ec:	4b0d      	ldr	r3, [pc, #52]	@ (8000924 <MX_CRC_Init+0x3c>)
 80008ee:	4a0e      	ldr	r2, [pc, #56]	@ (8000928 <MX_CRC_Init+0x40>)
 80008f0:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 80008f2:	4b0c      	ldr	r3, [pc, #48]	@ (8000924 <MX_CRC_Init+0x3c>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 80008f8:	4b0a      	ldr	r3, [pc, #40]	@ (8000924 <MX_CRC_Init+0x3c>)
 80008fa:	2200      	movs	r2, #0
 80008fc:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 80008fe:	4b09      	ldr	r3, [pc, #36]	@ (8000924 <MX_CRC_Init+0x3c>)
 8000900:	2200      	movs	r2, #0
 8000902:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8000904:	4b07      	ldr	r3, [pc, #28]	@ (8000924 <MX_CRC_Init+0x3c>)
 8000906:	2200      	movs	r2, #0
 8000908:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 800090a:	4b06      	ldr	r3, [pc, #24]	@ (8000924 <MX_CRC_Init+0x3c>)
 800090c:	2201      	movs	r2, #1
 800090e:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000910:	4804      	ldr	r0, [pc, #16]	@ (8000924 <MX_CRC_Init+0x3c>)
 8000912:	f002 fd61 	bl	80033d8 <HAL_CRC_Init>
 8000916:	4603      	mov	r3, r0
 8000918:	2b00      	cmp	r3, #0
 800091a:	d001      	beq.n	8000920 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 800091c:	f000 fd50 	bl	80013c0 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000920:	bf00      	nop
 8000922:	bd80      	pop	{r7, pc}
 8000924:	20000244 	.word	0x20000244
 8000928:	40023000 	.word	0x40023000

0800092c <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	b082      	sub	sp, #8
 8000930:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000932:	463b      	mov	r3, r7
 8000934:	2200      	movs	r2, #0
 8000936:	601a      	str	r2, [r3, #0]
 8000938:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 800093a:	4b0f      	ldr	r3, [pc, #60]	@ (8000978 <MX_DAC_Init+0x4c>)
 800093c:	4a0f      	ldr	r2, [pc, #60]	@ (800097c <MX_DAC_Init+0x50>)
 800093e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8000940:	480d      	ldr	r0, [pc, #52]	@ (8000978 <MX_DAC_Init+0x4c>)
 8000942:	f002 ff53 	bl	80037ec <HAL_DAC_Init>
 8000946:	4603      	mov	r3, r0
 8000948:	2b00      	cmp	r3, #0
 800094a:	d001      	beq.n	8000950 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 800094c:	f000 fd38 	bl	80013c0 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000950:	2300      	movs	r3, #0
 8000952:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000954:	2300      	movs	r3, #0
 8000956:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000958:	463b      	mov	r3, r7
 800095a:	2200      	movs	r2, #0
 800095c:	4619      	mov	r1, r3
 800095e:	4806      	ldr	r0, [pc, #24]	@ (8000978 <MX_DAC_Init+0x4c>)
 8000960:	f003 f847 	bl	80039f2 <HAL_DAC_ConfigChannel>
 8000964:	4603      	mov	r3, r0
 8000966:	2b00      	cmp	r3, #0
 8000968:	d001      	beq.n	800096e <MX_DAC_Init+0x42>
  {
    Error_Handler();
 800096a:	f000 fd29 	bl	80013c0 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 800096e:	bf00      	nop
 8000970:	3708      	adds	r7, #8
 8000972:	46bd      	mov	sp, r7
 8000974:	bd80      	pop	{r7, pc}
 8000976:	bf00      	nop
 8000978:	20000268 	.word	0x20000268
 800097c:	40007400 	.word	0x40007400

08000980 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000984:	4b1b      	ldr	r3, [pc, #108]	@ (80009f4 <MX_I2C1_Init+0x74>)
 8000986:	4a1c      	ldr	r2, [pc, #112]	@ (80009f8 <MX_I2C1_Init+0x78>)
 8000988:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00808CD2;
 800098a:	4b1a      	ldr	r3, [pc, #104]	@ (80009f4 <MX_I2C1_Init+0x74>)
 800098c:	4a1b      	ldr	r2, [pc, #108]	@ (80009fc <MX_I2C1_Init+0x7c>)
 800098e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 240;
 8000990:	4b18      	ldr	r3, [pc, #96]	@ (80009f4 <MX_I2C1_Init+0x74>)
 8000992:	22f0      	movs	r2, #240	@ 0xf0
 8000994:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000996:	4b17      	ldr	r3, [pc, #92]	@ (80009f4 <MX_I2C1_Init+0x74>)
 8000998:	2201      	movs	r2, #1
 800099a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800099c:	4b15      	ldr	r3, [pc, #84]	@ (80009f4 <MX_I2C1_Init+0x74>)
 800099e:	2200      	movs	r2, #0
 80009a0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80009a2:	4b14      	ldr	r3, [pc, #80]	@ (80009f4 <MX_I2C1_Init+0x74>)
 80009a4:	2200      	movs	r2, #0
 80009a6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80009a8:	4b12      	ldr	r3, [pc, #72]	@ (80009f4 <MX_I2C1_Init+0x74>)
 80009aa:	2200      	movs	r2, #0
 80009ac:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80009ae:	4b11      	ldr	r3, [pc, #68]	@ (80009f4 <MX_I2C1_Init+0x74>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80009b4:	4b0f      	ldr	r3, [pc, #60]	@ (80009f4 <MX_I2C1_Init+0x74>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80009ba:	480e      	ldr	r0, [pc, #56]	@ (80009f4 <MX_I2C1_Init+0x74>)
 80009bc:	f005 fa84 	bl	8005ec8 <HAL_I2C_Init>
 80009c0:	4603      	mov	r3, r0
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d001      	beq.n	80009ca <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80009c6:	f000 fcfb 	bl	80013c0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80009ca:	2100      	movs	r1, #0
 80009cc:	4809      	ldr	r0, [pc, #36]	@ (80009f4 <MX_I2C1_Init+0x74>)
 80009ce:	f007 faf5 	bl	8007fbc <HAL_I2CEx_ConfigAnalogFilter>
 80009d2:	4603      	mov	r3, r0
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d001      	beq.n	80009dc <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80009d8:	f000 fcf2 	bl	80013c0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80009dc:	2100      	movs	r1, #0
 80009de:	4805      	ldr	r0, [pc, #20]	@ (80009f4 <MX_I2C1_Init+0x74>)
 80009e0:	f007 fb37 	bl	8008052 <HAL_I2CEx_ConfigDigitalFilter>
 80009e4:	4603      	mov	r3, r0
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d001      	beq.n	80009ee <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80009ea:	f000 fce9 	bl	80013c0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80009ee:	bf00      	nop
 80009f0:	bd80      	pop	{r7, pc}
 80009f2:	bf00      	nop
 80009f4:	2000027c 	.word	0x2000027c
 80009f8:	40005400 	.word	0x40005400
 80009fc:	00808cd2 	.word	0x00808cd2

08000a00 <MX_I2C4_Init>:
  * @brief I2C4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C4_Init(void)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	af00      	add	r7, sp, #0
  /* USER CODE END I2C4_Init 0 */

  /* USER CODE BEGIN I2C4_Init 1 */

  /* USER CODE END I2C4_Init 1 */
  hi2c4.Instance = I2C4;
 8000a04:	4b1b      	ldr	r3, [pc, #108]	@ (8000a74 <MX_I2C4_Init+0x74>)
 8000a06:	4a1c      	ldr	r2, [pc, #112]	@ (8000a78 <MX_I2C4_Init+0x78>)
 8000a08:	601a      	str	r2, [r3, #0]
  hi2c4.Init.Timing = 0x00808CD2;
 8000a0a:	4b1a      	ldr	r3, [pc, #104]	@ (8000a74 <MX_I2C4_Init+0x74>)
 8000a0c:	4a1b      	ldr	r2, [pc, #108]	@ (8000a7c <MX_I2C4_Init+0x7c>)
 8000a0e:	605a      	str	r2, [r3, #4]
  hi2c4.Init.OwnAddress1 = 0;
 8000a10:	4b18      	ldr	r3, [pc, #96]	@ (8000a74 <MX_I2C4_Init+0x74>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	609a      	str	r2, [r3, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a16:	4b17      	ldr	r3, [pc, #92]	@ (8000a74 <MX_I2C4_Init+0x74>)
 8000a18:	2201      	movs	r2, #1
 8000a1a:	60da      	str	r2, [r3, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a1c:	4b15      	ldr	r3, [pc, #84]	@ (8000a74 <MX_I2C4_Init+0x74>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 8000a22:	4b14      	ldr	r3, [pc, #80]	@ (8000a74 <MX_I2C4_Init+0x74>)
 8000a24:	2200      	movs	r2, #0
 8000a26:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000a28:	4b12      	ldr	r3, [pc, #72]	@ (8000a74 <MX_I2C4_Init+0x74>)
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a2e:	4b11      	ldr	r3, [pc, #68]	@ (8000a74 <MX_I2C4_Init+0x74>)
 8000a30:	2200      	movs	r2, #0
 8000a32:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a34:	4b0f      	ldr	r3, [pc, #60]	@ (8000a74 <MX_I2C4_Init+0x74>)
 8000a36:	2200      	movs	r2, #0
 8000a38:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 8000a3a:	480e      	ldr	r0, [pc, #56]	@ (8000a74 <MX_I2C4_Init+0x74>)
 8000a3c:	f005 fa44 	bl	8005ec8 <HAL_I2C_Init>
 8000a40:	4603      	mov	r3, r0
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d001      	beq.n	8000a4a <MX_I2C4_Init+0x4a>
  {
    Error_Handler();
 8000a46:	f000 fcbb 	bl	80013c0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000a4a:	2100      	movs	r1, #0
 8000a4c:	4809      	ldr	r0, [pc, #36]	@ (8000a74 <MX_I2C4_Init+0x74>)
 8000a4e:	f007 fab5 	bl	8007fbc <HAL_I2CEx_ConfigAnalogFilter>
 8000a52:	4603      	mov	r3, r0
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d001      	beq.n	8000a5c <MX_I2C4_Init+0x5c>
  {
    Error_Handler();
 8000a58:	f000 fcb2 	bl	80013c0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 8000a5c:	2100      	movs	r1, #0
 8000a5e:	4805      	ldr	r0, [pc, #20]	@ (8000a74 <MX_I2C4_Init+0x74>)
 8000a60:	f007 faf7 	bl	8008052 <HAL_I2CEx_ConfigDigitalFilter>
 8000a64:	4603      	mov	r3, r0
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d001      	beq.n	8000a6e <MX_I2C4_Init+0x6e>
  {
    Error_Handler();
 8000a6a:	f000 fca9 	bl	80013c0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C4_Init 2 */

  /* USER CODE END I2C4_Init 2 */

}
 8000a6e:	bf00      	nop
 8000a70:	bd80      	pop	{r7, pc}
 8000a72:	bf00      	nop
 8000a74:	200002d0 	.word	0x200002d0
 8000a78:	40006000 	.word	0x40006000
 8000a7c:	00808cd2 	.word	0x00808cd2

08000a80 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000a84:	4b1b      	ldr	r3, [pc, #108]	@ (8000af4 <MX_SPI1_Init+0x74>)
 8000a86:	4a1c      	ldr	r2, [pc, #112]	@ (8000af8 <MX_SPI1_Init+0x78>)
 8000a88:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000a8a:	4b1a      	ldr	r3, [pc, #104]	@ (8000af4 <MX_SPI1_Init+0x74>)
 8000a8c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000a90:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000a92:	4b18      	ldr	r3, [pc, #96]	@ (8000af4 <MX_SPI1_Init+0x74>)
 8000a94:	2200      	movs	r2, #0
 8000a96:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000a98:	4b16      	ldr	r3, [pc, #88]	@ (8000af4 <MX_SPI1_Init+0x74>)
 8000a9a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000a9e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000aa0:	4b14      	ldr	r3, [pc, #80]	@ (8000af4 <MX_SPI1_Init+0x74>)
 8000aa2:	2202      	movs	r2, #2
 8000aa4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000aa6:	4b13      	ldr	r3, [pc, #76]	@ (8000af4 <MX_SPI1_Init+0x74>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000aac:	4b11      	ldr	r3, [pc, #68]	@ (8000af4 <MX_SPI1_Init+0x74>)
 8000aae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000ab2:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8000ab4:	4b0f      	ldr	r3, [pc, #60]	@ (8000af4 <MX_SPI1_Init+0x74>)
 8000ab6:	2230      	movs	r2, #48	@ 0x30
 8000ab8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000aba:	4b0e      	ldr	r3, [pc, #56]	@ (8000af4 <MX_SPI1_Init+0x74>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ac0:	4b0c      	ldr	r3, [pc, #48]	@ (8000af4 <MX_SPI1_Init+0x74>)
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000ac6:	4b0b      	ldr	r3, [pc, #44]	@ (8000af4 <MX_SPI1_Init+0x74>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000acc:	4b09      	ldr	r3, [pc, #36]	@ (8000af4 <MX_SPI1_Init+0x74>)
 8000ace:	2207      	movs	r2, #7
 8000ad0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000ad2:	4b08      	ldr	r3, [pc, #32]	@ (8000af4 <MX_SPI1_Init+0x74>)
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000ad8:	4b06      	ldr	r3, [pc, #24]	@ (8000af4 <MX_SPI1_Init+0x74>)
 8000ada:	2208      	movs	r2, #8
 8000adc:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000ade:	4805      	ldr	r0, [pc, #20]	@ (8000af4 <MX_SPI1_Init+0x74>)
 8000ae0:	f008 fd3a 	bl	8009558 <HAL_SPI_Init>
 8000ae4:	4603      	mov	r3, r0
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d001      	beq.n	8000aee <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000aea:	f000 fc69 	bl	80013c0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000aee:	bf00      	nop
 8000af0:	bd80      	pop	{r7, pc}
 8000af2:	bf00      	nop
 8000af4:	200003e4 	.word	0x200003e4
 8000af8:	40013000 	.word	0x40013000

08000afc <MX_SPI4_Init>:
  * @brief SPI4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI4_Init(void)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  /* SPI4 parameter configuration*/
  hspi4.Instance = SPI4;
 8000b00:	4b19      	ldr	r3, [pc, #100]	@ (8000b68 <MX_SPI4_Init+0x6c>)
 8000b02:	4a1a      	ldr	r2, [pc, #104]	@ (8000b6c <MX_SPI4_Init+0x70>)
 8000b04:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_SLAVE;
 8000b06:	4b18      	ldr	r3, [pc, #96]	@ (8000b68 <MX_SPI4_Init+0x6c>)
 8000b08:	2200      	movs	r2, #0
 8000b0a:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8000b0c:	4b16      	ldr	r3, [pc, #88]	@ (8000b68 <MX_SPI4_Init+0x6c>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8000b12:	4b15      	ldr	r3, [pc, #84]	@ (8000b68 <MX_SPI4_Init+0x6c>)
 8000b14:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000b18:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000b1a:	4b13      	ldr	r3, [pc, #76]	@ (8000b68 <MX_SPI4_Init+0x6c>)
 8000b1c:	2202      	movs	r2, #2
 8000b1e:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000b20:	4b11      	ldr	r3, [pc, #68]	@ (8000b68 <MX_SPI4_Init+0x6c>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8000b26:	4b10      	ldr	r3, [pc, #64]	@ (8000b68 <MX_SPI4_Init+0x6c>)
 8000b28:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000b2c:	619a      	str	r2, [r3, #24]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000b2e:	4b0e      	ldr	r3, [pc, #56]	@ (8000b68 <MX_SPI4_Init+0x6c>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8000b34:	4b0c      	ldr	r3, [pc, #48]	@ (8000b68 <MX_SPI4_Init+0x6c>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b3a:	4b0b      	ldr	r3, [pc, #44]	@ (8000b68 <MX_SPI4_Init+0x6c>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 7;
 8000b40:	4b09      	ldr	r3, [pc, #36]	@ (8000b68 <MX_SPI4_Init+0x6c>)
 8000b42:	2207      	movs	r2, #7
 8000b44:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi4.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000b46:	4b08      	ldr	r3, [pc, #32]	@ (8000b68 <MX_SPI4_Init+0x6c>)
 8000b48:	2200      	movs	r2, #0
 8000b4a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000b4c:	4b06      	ldr	r3, [pc, #24]	@ (8000b68 <MX_SPI4_Init+0x6c>)
 8000b4e:	2200      	movs	r2, #0
 8000b50:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8000b52:	4805      	ldr	r0, [pc, #20]	@ (8000b68 <MX_SPI4_Init+0x6c>)
 8000b54:	f008 fd00 	bl	8009558 <HAL_SPI_Init>
 8000b58:	4603      	mov	r3, r0
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d001      	beq.n	8000b62 <MX_SPI4_Init+0x66>
  {
    Error_Handler();
 8000b5e:	f000 fc2f 	bl	80013c0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8000b62:	bf00      	nop
 8000b64:	bd80      	pop	{r7, pc}
 8000b66:	bf00      	nop
 8000b68:	20000448 	.word	0x20000448
 8000b6c:	40013400 	.word	0x40013400

08000b70 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b084      	sub	sp, #16
 8000b74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b76:	1d3b      	adds	r3, r7, #4
 8000b78:	2200      	movs	r2, #0
 8000b7a:	601a      	str	r2, [r3, #0]
 8000b7c:	605a      	str	r2, [r3, #4]
 8000b7e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8000b80:	4b14      	ldr	r3, [pc, #80]	@ (8000bd4 <MX_TIM7_Init+0x64>)
 8000b82:	4a15      	ldr	r2, [pc, #84]	@ (8000bd8 <MX_TIM7_Init+0x68>)
 8000b84:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 48000 - 1;
 8000b86:	4b13      	ldr	r3, [pc, #76]	@ (8000bd4 <MX_TIM7_Init+0x64>)
 8000b88:	f64b 327f 	movw	r2, #47999	@ 0xbb7f
 8000b8c:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b8e:	4b11      	ldr	r3, [pc, #68]	@ (8000bd4 <MX_TIM7_Init+0x64>)
 8000b90:	2200      	movs	r2, #0
 8000b92:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 100 - 1;
 8000b94:	4b0f      	ldr	r3, [pc, #60]	@ (8000bd4 <MX_TIM7_Init+0x64>)
 8000b96:	2263      	movs	r2, #99	@ 0x63
 8000b98:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b9a:	4b0e      	ldr	r3, [pc, #56]	@ (8000bd4 <MX_TIM7_Init+0x64>)
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8000ba0:	480c      	ldr	r0, [pc, #48]	@ (8000bd4 <MX_TIM7_Init+0x64>)
 8000ba2:	f00a fb43 	bl	800b22c <HAL_TIM_Base_Init>
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d001      	beq.n	8000bb0 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8000bac:	f000 fc08 	bl	80013c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8000bb8:	1d3b      	adds	r3, r7, #4
 8000bba:	4619      	mov	r1, r3
 8000bbc:	4805      	ldr	r0, [pc, #20]	@ (8000bd4 <MX_TIM7_Init+0x64>)
 8000bbe:	f00a fe0b 	bl	800b7d8 <HAL_TIMEx_MasterConfigSynchronization>
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d001      	beq.n	8000bcc <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8000bc8:	f000 fbfa 	bl	80013c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8000bcc:	bf00      	nop
 8000bce:	3710      	adds	r7, #16
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	bd80      	pop	{r7, pc}
 8000bd4:	2000062c 	.word	0x2000062c
 8000bd8:	40001400 	.word	0x40001400

08000bdc <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8000be0:	4b14      	ldr	r3, [pc, #80]	@ (8000c34 <MX_UART4_Init+0x58>)
 8000be2:	4a15      	ldr	r2, [pc, #84]	@ (8000c38 <MX_UART4_Init+0x5c>)
 8000be4:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8000be6:	4b13      	ldr	r3, [pc, #76]	@ (8000c34 <MX_UART4_Init+0x58>)
 8000be8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000bec:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000bee:	4b11      	ldr	r3, [pc, #68]	@ (8000c34 <MX_UART4_Init+0x58>)
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8000bf4:	4b0f      	ldr	r3, [pc, #60]	@ (8000c34 <MX_UART4_Init+0x58>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8000bfa:	4b0e      	ldr	r3, [pc, #56]	@ (8000c34 <MX_UART4_Init+0x58>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000c00:	4b0c      	ldr	r3, [pc, #48]	@ (8000c34 <MX_UART4_Init+0x58>)
 8000c02:	220c      	movs	r2, #12
 8000c04:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c06:	4b0b      	ldr	r3, [pc, #44]	@ (8000c34 <MX_UART4_Init+0x58>)
 8000c08:	2200      	movs	r2, #0
 8000c0a:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c0c:	4b09      	ldr	r3, [pc, #36]	@ (8000c34 <MX_UART4_Init+0x58>)
 8000c0e:	2200      	movs	r2, #0
 8000c10:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c12:	4b08      	ldr	r3, [pc, #32]	@ (8000c34 <MX_UART4_Init+0x58>)
 8000c14:	2200      	movs	r2, #0
 8000c16:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c18:	4b06      	ldr	r3, [pc, #24]	@ (8000c34 <MX_UART4_Init+0x58>)
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8000c1e:	4805      	ldr	r0, [pc, #20]	@ (8000c34 <MX_UART4_Init+0x58>)
 8000c20:	f00a fe86 	bl	800b930 <HAL_UART_Init>
 8000c24:	4603      	mov	r3, r0
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d001      	beq.n	8000c2e <MX_UART4_Init+0x52>
  {
    Error_Handler();
 8000c2a:	f000 fbc9 	bl	80013c0 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8000c2e:	bf00      	nop
 8000c30:	bd80      	pop	{r7, pc}
 8000c32:	bf00      	nop
 8000c34:	20000678 	.word	0x20000678
 8000c38:	40004c00 	.word	0x40004c00

08000c3c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000c40:	4b14      	ldr	r3, [pc, #80]	@ (8000c94 <MX_USART2_UART_Init+0x58>)
 8000c42:	4a15      	ldr	r2, [pc, #84]	@ (8000c98 <MX_USART2_UART_Init+0x5c>)
 8000c44:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000c46:	4b13      	ldr	r3, [pc, #76]	@ (8000c94 <MX_USART2_UART_Init+0x58>)
 8000c48:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000c4c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000c4e:	4b11      	ldr	r3, [pc, #68]	@ (8000c94 <MX_USART2_UART_Init+0x58>)
 8000c50:	2200      	movs	r2, #0
 8000c52:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000c54:	4b0f      	ldr	r3, [pc, #60]	@ (8000c94 <MX_USART2_UART_Init+0x58>)
 8000c56:	2200      	movs	r2, #0
 8000c58:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000c5a:	4b0e      	ldr	r3, [pc, #56]	@ (8000c94 <MX_USART2_UART_Init+0x58>)
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000c60:	4b0c      	ldr	r3, [pc, #48]	@ (8000c94 <MX_USART2_UART_Init+0x58>)
 8000c62:	220c      	movs	r2, #12
 8000c64:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c66:	4b0b      	ldr	r3, [pc, #44]	@ (8000c94 <MX_USART2_UART_Init+0x58>)
 8000c68:	2200      	movs	r2, #0
 8000c6a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c6c:	4b09      	ldr	r3, [pc, #36]	@ (8000c94 <MX_USART2_UART_Init+0x58>)
 8000c6e:	2200      	movs	r2, #0
 8000c70:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c72:	4b08      	ldr	r3, [pc, #32]	@ (8000c94 <MX_USART2_UART_Init+0x58>)
 8000c74:	2200      	movs	r2, #0
 8000c76:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c78:	4b06      	ldr	r3, [pc, #24]	@ (8000c94 <MX_USART2_UART_Init+0x58>)
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000c7e:	4805      	ldr	r0, [pc, #20]	@ (8000c94 <MX_USART2_UART_Init+0x58>)
 8000c80:	f00a fe56 	bl	800b930 <HAL_UART_Init>
 8000c84:	4603      	mov	r3, r0
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d001      	beq.n	8000c8e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000c8a:	f000 fb99 	bl	80013c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000c8e:	bf00      	nop
 8000c90:	bd80      	pop	{r7, pc}
 8000c92:	bf00      	nop
 8000c94:	20000700 	.word	0x20000700
 8000c98:	40004400 	.word	0x40004400

08000c9c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000ca0:	4b14      	ldr	r3, [pc, #80]	@ (8000cf4 <MX_USART3_UART_Init+0x58>)
 8000ca2:	4a15      	ldr	r2, [pc, #84]	@ (8000cf8 <MX_USART3_UART_Init+0x5c>)
 8000ca4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000ca6:	4b13      	ldr	r3, [pc, #76]	@ (8000cf4 <MX_USART3_UART_Init+0x58>)
 8000ca8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000cac:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000cae:	4b11      	ldr	r3, [pc, #68]	@ (8000cf4 <MX_USART3_UART_Init+0x58>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000cb4:	4b0f      	ldr	r3, [pc, #60]	@ (8000cf4 <MX_USART3_UART_Init+0x58>)
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000cba:	4b0e      	ldr	r3, [pc, #56]	@ (8000cf4 <MX_USART3_UART_Init+0x58>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000cc0:	4b0c      	ldr	r3, [pc, #48]	@ (8000cf4 <MX_USART3_UART_Init+0x58>)
 8000cc2:	220c      	movs	r2, #12
 8000cc4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000cc6:	4b0b      	ldr	r3, [pc, #44]	@ (8000cf4 <MX_USART3_UART_Init+0x58>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ccc:	4b09      	ldr	r3, [pc, #36]	@ (8000cf4 <MX_USART3_UART_Init+0x58>)
 8000cce:	2200      	movs	r2, #0
 8000cd0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000cd2:	4b08      	ldr	r3, [pc, #32]	@ (8000cf4 <MX_USART3_UART_Init+0x58>)
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000cd8:	4b06      	ldr	r3, [pc, #24]	@ (8000cf4 <MX_USART3_UART_Init+0x58>)
 8000cda:	2200      	movs	r2, #0
 8000cdc:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000cde:	4805      	ldr	r0, [pc, #20]	@ (8000cf4 <MX_USART3_UART_Init+0x58>)
 8000ce0:	f00a fe26 	bl	800b930 <HAL_UART_Init>
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d001      	beq.n	8000cee <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000cea:	f000 fb69 	bl	80013c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000cee:	bf00      	nop
 8000cf0:	bd80      	pop	{r7, pc}
 8000cf2:	bf00      	nop
 8000cf4:	20000788 	.word	0x20000788
 8000cf8:	40004800 	.word	0x40004800

08000cfc <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000d00:	4b14      	ldr	r3, [pc, #80]	@ (8000d54 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d02:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000d06:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8000d08:	4b12      	ldr	r3, [pc, #72]	@ (8000d54 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d0a:	2206      	movs	r2, #6
 8000d0c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000d0e:	4b11      	ldr	r3, [pc, #68]	@ (8000d54 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d10:	2202      	movs	r2, #2
 8000d12:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000d14:	4b0f      	ldr	r3, [pc, #60]	@ (8000d54 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d16:	2200      	movs	r2, #0
 8000d18:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000d1a:	4b0e      	ldr	r3, [pc, #56]	@ (8000d54 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d1c:	2202      	movs	r2, #2
 8000d1e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8000d20:	4b0c      	ldr	r3, [pc, #48]	@ (8000d54 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d22:	2201      	movs	r2, #1
 8000d24:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000d26:	4b0b      	ldr	r3, [pc, #44]	@ (8000d54 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000d2c:	4b09      	ldr	r3, [pc, #36]	@ (8000d54 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000d32:	4b08      	ldr	r3, [pc, #32]	@ (8000d54 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d34:	2201      	movs	r2, #1
 8000d36:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000d38:	4b06      	ldr	r3, [pc, #24]	@ (8000d54 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000d3e:	4805      	ldr	r0, [pc, #20]	@ (8000d54 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d40:	f007 f9d3 	bl	80080ea <HAL_PCD_Init>
 8000d44:	4603      	mov	r3, r0
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d001      	beq.n	8000d4e <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000d4a:	f000 fb39 	bl	80013c0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000d4e:	bf00      	nop
 8000d50:	bd80      	pop	{r7, pc}
 8000d52:	bf00      	nop
 8000d54:	200008d0 	.word	0x200008d0

08000d58 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b082      	sub	sp, #8
 8000d5c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d5e:	4b2e      	ldr	r3, [pc, #184]	@ (8000e18 <MX_DMA_Init+0xc0>)
 8000d60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d62:	4a2d      	ldr	r2, [pc, #180]	@ (8000e18 <MX_DMA_Init+0xc0>)
 8000d64:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000d68:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d6a:	4b2b      	ldr	r3, [pc, #172]	@ (8000e18 <MX_DMA_Init+0xc0>)
 8000d6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d6e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000d72:	607b      	str	r3, [r7, #4]
 8000d74:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000d76:	4b28      	ldr	r3, [pc, #160]	@ (8000e18 <MX_DMA_Init+0xc0>)
 8000d78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d7a:	4a27      	ldr	r2, [pc, #156]	@ (8000e18 <MX_DMA_Init+0xc0>)
 8000d7c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000d80:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d82:	4b25      	ldr	r3, [pc, #148]	@ (8000e18 <MX_DMA_Init+0xc0>)
 8000d84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d86:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000d8a:	603b      	str	r3, [r7, #0]
 8000d8c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 6, 0);
 8000d8e:	2200      	movs	r2, #0
 8000d90:	2106      	movs	r1, #6
 8000d92:	200b      	movs	r0, #11
 8000d94:	f002 fae8 	bl	8003368 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000d98:	200b      	movs	r0, #11
 8000d9a:	f002 fb01 	bl	80033a0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 6, 0);
 8000d9e:	2200      	movs	r2, #0
 8000da0:	2106      	movs	r1, #6
 8000da2:	200d      	movs	r0, #13
 8000da4:	f002 fae0 	bl	8003368 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8000da8:	200d      	movs	r0, #13
 8000daa:	f002 faf9 	bl	80033a0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 6, 0);
 8000dae:	2200      	movs	r2, #0
 8000db0:	2106      	movs	r1, #6
 8000db2:	2010      	movs	r0, #16
 8000db4:	f002 fad8 	bl	8003368 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000db8:	2010      	movs	r0, #16
 8000dba:	f002 faf1 	bl	80033a0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 6, 0);
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	2106      	movs	r1, #6
 8000dc2:	2011      	movs	r0, #17
 8000dc4:	f002 fad0 	bl	8003368 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8000dc8:	2011      	movs	r0, #17
 8000dca:	f002 fae9 	bl	80033a0 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 6, 0);
 8000dce:	2200      	movs	r2, #0
 8000dd0:	2106      	movs	r1, #6
 8000dd2:	2038      	movs	r0, #56	@ 0x38
 8000dd4:	f002 fac8 	bl	8003368 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000dd8:	2038      	movs	r0, #56	@ 0x38
 8000dda:	f002 fae1 	bl	80033a0 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 6, 0);
 8000dde:	2200      	movs	r2, #0
 8000de0:	2106      	movs	r1, #6
 8000de2:	2039      	movs	r0, #57	@ 0x39
 8000de4:	f002 fac0 	bl	8003368 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8000de8:	2039      	movs	r0, #57	@ 0x39
 8000dea:	f002 fad9 	bl	80033a0 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 6, 0);
 8000dee:	2200      	movs	r2, #0
 8000df0:	2106      	movs	r1, #6
 8000df2:	203a      	movs	r0, #58	@ 0x3a
 8000df4:	f002 fab8 	bl	8003368 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8000df8:	203a      	movs	r0, #58	@ 0x3a
 8000dfa:	f002 fad1 	bl	80033a0 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 6, 0);
 8000dfe:	2200      	movs	r2, #0
 8000e00:	2106      	movs	r1, #6
 8000e02:	203b      	movs	r0, #59	@ 0x3b
 8000e04:	f002 fab0 	bl	8003368 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8000e08:	203b      	movs	r0, #59	@ 0x3b
 8000e0a:	f002 fac9 	bl	80033a0 <HAL_NVIC_EnableIRQ>

}
 8000e0e:	bf00      	nop
 8000e10:	3708      	adds	r7, #8
 8000e12:	46bd      	mov	sp, r7
 8000e14:	bd80      	pop	{r7, pc}
 8000e16:	bf00      	nop
 8000e18:	40023800 	.word	0x40023800

08000e1c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b08e      	sub	sp, #56	@ 0x38
 8000e20:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e22:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e26:	2200      	movs	r2, #0
 8000e28:	601a      	str	r2, [r3, #0]
 8000e2a:	605a      	str	r2, [r3, #4]
 8000e2c:	609a      	str	r2, [r3, #8]
 8000e2e:	60da      	str	r2, [r3, #12]
 8000e30:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000e32:	4b59      	ldr	r3, [pc, #356]	@ (8000f98 <MX_GPIO_Init+0x17c>)
 8000e34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e36:	4a58      	ldr	r2, [pc, #352]	@ (8000f98 <MX_GPIO_Init+0x17c>)
 8000e38:	f043 0310 	orr.w	r3, r3, #16
 8000e3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e3e:	4b56      	ldr	r3, [pc, #344]	@ (8000f98 <MX_GPIO_Init+0x17c>)
 8000e40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e42:	f003 0310 	and.w	r3, r3, #16
 8000e46:	623b      	str	r3, [r7, #32]
 8000e48:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e4a:	4b53      	ldr	r3, [pc, #332]	@ (8000f98 <MX_GPIO_Init+0x17c>)
 8000e4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e4e:	4a52      	ldr	r2, [pc, #328]	@ (8000f98 <MX_GPIO_Init+0x17c>)
 8000e50:	f043 0304 	orr.w	r3, r3, #4
 8000e54:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e56:	4b50      	ldr	r3, [pc, #320]	@ (8000f98 <MX_GPIO_Init+0x17c>)
 8000e58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e5a:	f003 0304 	and.w	r3, r3, #4
 8000e5e:	61fb      	str	r3, [r7, #28]
 8000e60:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000e62:	4b4d      	ldr	r3, [pc, #308]	@ (8000f98 <MX_GPIO_Init+0x17c>)
 8000e64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e66:	4a4c      	ldr	r2, [pc, #304]	@ (8000f98 <MX_GPIO_Init+0x17c>)
 8000e68:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000e6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e6e:	4b4a      	ldr	r3, [pc, #296]	@ (8000f98 <MX_GPIO_Init+0x17c>)
 8000e70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000e76:	61bb      	str	r3, [r7, #24]
 8000e78:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e7a:	4b47      	ldr	r3, [pc, #284]	@ (8000f98 <MX_GPIO_Init+0x17c>)
 8000e7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e7e:	4a46      	ldr	r2, [pc, #280]	@ (8000f98 <MX_GPIO_Init+0x17c>)
 8000e80:	f043 0301 	orr.w	r3, r3, #1
 8000e84:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e86:	4b44      	ldr	r3, [pc, #272]	@ (8000f98 <MX_GPIO_Init+0x17c>)
 8000e88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e8a:	f003 0301 	and.w	r3, r3, #1
 8000e8e:	617b      	str	r3, [r7, #20]
 8000e90:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e92:	4b41      	ldr	r3, [pc, #260]	@ (8000f98 <MX_GPIO_Init+0x17c>)
 8000e94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e96:	4a40      	ldr	r2, [pc, #256]	@ (8000f98 <MX_GPIO_Init+0x17c>)
 8000e98:	f043 0302 	orr.w	r3, r3, #2
 8000e9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e9e:	4b3e      	ldr	r3, [pc, #248]	@ (8000f98 <MX_GPIO_Init+0x17c>)
 8000ea0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ea2:	f003 0302 	and.w	r3, r3, #2
 8000ea6:	613b      	str	r3, [r7, #16]
 8000ea8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000eaa:	4b3b      	ldr	r3, [pc, #236]	@ (8000f98 <MX_GPIO_Init+0x17c>)
 8000eac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eae:	4a3a      	ldr	r2, [pc, #232]	@ (8000f98 <MX_GPIO_Init+0x17c>)
 8000eb0:	f043 0320 	orr.w	r3, r3, #32
 8000eb4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000eb6:	4b38      	ldr	r3, [pc, #224]	@ (8000f98 <MX_GPIO_Init+0x17c>)
 8000eb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eba:	f003 0320 	and.w	r3, r3, #32
 8000ebe:	60fb      	str	r3, [r7, #12]
 8000ec0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000ec2:	4b35      	ldr	r3, [pc, #212]	@ (8000f98 <MX_GPIO_Init+0x17c>)
 8000ec4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ec6:	4a34      	ldr	r2, [pc, #208]	@ (8000f98 <MX_GPIO_Init+0x17c>)
 8000ec8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000ecc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ece:	4b32      	ldr	r3, [pc, #200]	@ (8000f98 <MX_GPIO_Init+0x17c>)
 8000ed0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ed2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000ed6:	60bb      	str	r3, [r7, #8]
 8000ed8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000eda:	4b2f      	ldr	r3, [pc, #188]	@ (8000f98 <MX_GPIO_Init+0x17c>)
 8000edc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ede:	4a2e      	ldr	r2, [pc, #184]	@ (8000f98 <MX_GPIO_Init+0x17c>)
 8000ee0:	f043 0308 	orr.w	r3, r3, #8
 8000ee4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ee6:	4b2c      	ldr	r3, [pc, #176]	@ (8000f98 <MX_GPIO_Init+0x17c>)
 8000ee8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eea:	f003 0308 	and.w	r3, r3, #8
 8000eee:	607b      	str	r3, [r7, #4]
 8000ef0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	f244 0181 	movw	r1, #16513	@ 0x4081
 8000ef8:	4828      	ldr	r0, [pc, #160]	@ (8000f9c <MX_GPIO_Init+0x180>)
 8000efa:	f004 ff8d 	bl	8005e18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
 8000efe:	2201      	movs	r2, #1
 8000f00:	2101      	movs	r1, #1
 8000f02:	4827      	ldr	r0, [pc, #156]	@ (8000fa0 <MX_GPIO_Init+0x184>)
 8000f04:	f004 ff88 	bl	8005e18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_RESET);
 8000f08:	2200      	movs	r2, #0
 8000f0a:	2140      	movs	r1, #64	@ 0x40
 8000f0c:	4824      	ldr	r0, [pc, #144]	@ (8000fa0 <MX_GPIO_Init+0x184>)
 8000f0e:	f004 ff83 	bl	8005e18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000f12:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f16:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f18:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000f1c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000f22:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f26:	4619      	mov	r1, r3
 8000f28:	481e      	ldr	r0, [pc, #120]	@ (8000fa4 <MX_GPIO_Init+0x188>)
 8000f2a:	f004 fcbd 	bl	80058a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000f2e:	f244 0381 	movw	r3, #16513	@ 0x4081
 8000f32:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f34:	2301      	movs	r3, #1
 8000f36:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f38:	2300      	movs	r3, #0
 8000f3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f40:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f44:	4619      	mov	r1, r3
 8000f46:	4815      	ldr	r0, [pc, #84]	@ (8000f9c <MX_GPIO_Init+0x180>)
 8000f48:	f004 fcae 	bl	80058a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_Pin PG6 */
  GPIO_InitStruct.Pin = CS_Pin|GPIO_PIN_6;
 8000f4c:	2341      	movs	r3, #65	@ 0x41
 8000f4e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f50:	2301      	movs	r3, #1
 8000f52:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f54:	2300      	movs	r3, #0
 8000f56:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000f5c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f60:	4619      	mov	r1, r3
 8000f62:	480f      	ldr	r0, [pc, #60]	@ (8000fa0 <MX_GPIO_Init+0x184>)
 8000f64:	f004 fca0 	bl	80058a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000f68:	2380      	movs	r3, #128	@ 0x80
 8000f6a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f70:	2300      	movs	r3, #0
 8000f72:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000f74:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f78:	4619      	mov	r1, r3
 8000f7a:	4809      	ldr	r0, [pc, #36]	@ (8000fa0 <MX_GPIO_Init+0x184>)
 8000f7c:	f004 fc94 	bl	80058a8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8000f80:	2200      	movs	r2, #0
 8000f82:	2105      	movs	r1, #5
 8000f84:	2028      	movs	r0, #40	@ 0x28
 8000f86:	f002 f9ef 	bl	8003368 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000f8a:	2028      	movs	r0, #40	@ 0x28
 8000f8c:	f002 fa08 	bl	80033a0 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000f90:	bf00      	nop
 8000f92:	3738      	adds	r7, #56	@ 0x38
 8000f94:	46bd      	mov	sp, r7
 8000f96:	bd80      	pop	{r7, pc}
 8000f98:	40023800 	.word	0x40023800
 8000f9c:	40020400 	.word	0x40020400
 8000fa0:	40021800 	.word	0x40021800
 8000fa4:	40020800 	.word	0x40020800

08000fa8 <vApplicationStackOverflowHook>:
 * If a task exceeds its allocated stack, this locks execution and toggles the RED LED.
 * @param xTask Handle of the offending task.
 * @param pcTaskName Name of the offending task.
 */
void vApplicationStackOverflowHook(TaskHandle_t xTask, signed char *pcTaskName)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b084      	sub	sp, #16
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
 8000fb0:	6039      	str	r1, [r7, #0]

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8000fb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000fb6:	b672      	cpsid	i
 8000fb8:	f383 8811 	msr	BASEPRI, r3
 8000fbc:	f3bf 8f6f 	isb	sy
 8000fc0:	f3bf 8f4f 	dsb	sy
 8000fc4:	b662      	cpsie	i
 8000fc6:	60fb      	str	r3, [r7, #12]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8000fc8:	bf00      	nop
    // Disable interrupts to prevent further execution and potential damage
    taskDISABLE_INTERRUPTS();
    for(;;)
    {
        // RED LED toggle for visual indication
    	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 8000fca:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000fce:	4804      	ldr	r0, [pc, #16]	@ (8000fe0 <vApplicationStackOverflowHook+0x38>)
 8000fd0:	f004 ff3b 	bl	8005e4a <HAL_GPIO_TogglePin>
        osDelay(1000);
 8000fd4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000fd8:	f00d ff5c 	bl	800ee94 <osDelay>
    	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 8000fdc:	bf00      	nop
 8000fde:	e7f4      	b.n	8000fca <vApplicationStackOverflowHook+0x22>
 8000fe0:	40020400 	.word	0x40020400

08000fe4 <udp_receive_init>:

/**
 * @brief Initializes the UDP Protocol Control Block (PCB) for test command reception.
 */
void udp_receive_init(void)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	af00      	add	r7, sp, #0
    udp_pcb_handle = udp_new();
 8000fe8:	f019 fe1c 	bl	801ac24 <udp_new>
 8000fec:	4603      	mov	r3, r0
 8000fee:	4a0e      	ldr	r2, [pc, #56]	@ (8001028 <udp_receive_init+0x44>)
 8000ff0:	6013      	str	r3, [r2, #0]
    if (!udp_pcb_handle) {
 8000ff2:	4b0d      	ldr	r3, [pc, #52]	@ (8001028 <udp_receive_init+0x44>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d012      	beq.n	8001020 <udp_receive_init+0x3c>
        return;
    }
    if (udp_bind(udp_pcb_handle, IP_ADDR_ANY, LOCAL_PORT) != ERR_OK) {
 8000ffa:	4b0b      	ldr	r3, [pc, #44]	@ (8001028 <udp_receive_init+0x44>)
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	f241 328d 	movw	r2, #5005	@ 0x138d
 8001002:	490a      	ldr	r1, [pc, #40]	@ (800102c <udp_receive_init+0x48>)
 8001004:	4618      	mov	r0, r3
 8001006:	f019 fd65 	bl	801aad4 <udp_bind>
 800100a:	4603      	mov	r3, r0
 800100c:	2b00      	cmp	r3, #0
 800100e:	d109      	bne.n	8001024 <udp_receive_init+0x40>
        return;
    }
    udp_recv(udp_pcb_handle, udp_receive_callback, NULL);
 8001010:	4b05      	ldr	r3, [pc, #20]	@ (8001028 <udp_receive_init+0x44>)
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	2200      	movs	r2, #0
 8001016:	4906      	ldr	r1, [pc, #24]	@ (8001030 <udp_receive_init+0x4c>)
 8001018:	4618      	mov	r0, r3
 800101a:	f019 fde3 	bl	801abe4 <udp_recv>
 800101e:	e002      	b.n	8001026 <udp_receive_init+0x42>
        return;
 8001020:	bf00      	nop
 8001022:	e000      	b.n	8001026 <udp_receive_init+0x42>
        return;
 8001024:	bf00      	nop
}
 8001026:	bd80      	pop	{r7, pc}
 8001028:	20000de4 	.word	0x20000de4
 800102c:	08021f80 	.word	0x08021f80
 8001030:	08001035 	.word	0x08001035

08001034 <udp_receive_callback>:
 * 1. Validates packet size.
 * 2. Allocates memory for the command.
 * 3. Offloads execution to the performing task via FreeRTOS Queue.
 */
void udp_receive_callback(void *arg, struct udp_pcb *pcb, struct pbuf *p, const ip_addr_t *addr, u16_t port)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b08e      	sub	sp, #56	@ 0x38
 8001038:	af00      	add	r7, sp, #0
 800103a:	60f8      	str	r0, [r7, #12]
 800103c:	60b9      	str	r1, [r7, #8]
 800103e:	607a      	str	r2, [r7, #4]
 8001040:	603b      	str	r3, [r7, #0]
    if (p != NULL) {
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	2b00      	cmp	r3, #0
 8001046:	d05b      	beq.n	8001100 <udp_receive_callback+0xcc>
        // Copy the sender's IP address
        ip_addr_copy(g_server_addr, *addr);
 8001048:	683b      	ldr	r3, [r7, #0]
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	4a34      	ldr	r2, [pc, #208]	@ (8001120 <udp_receive_callback+0xec>)
 800104e:	6013      	str	r3, [r2, #0]
        // Copy the sender's port
        g_server_port = port;
 8001050:	4a34      	ldr	r2, [pc, #208]	@ (8001124 <udp_receive_callback+0xf0>)
 8001052:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8001056:	8013      	strh	r3, [r2, #0]

        if (p->len >= sizeof(test_command_t))
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	895b      	ldrh	r3, [r3, #10]
 800105c:	f5b3 7f83 	cmp.w	r3, #262	@ 0x106
 8001060:	d93f      	bls.n	80010e2 <udp_receive_callback+0xae>
        {
            test_command_t *cmd = (test_command_t *)pvPortMalloc(sizeof(test_command_t));
 8001062:	f240 1007 	movw	r0, #263	@ 0x107
 8001066:	f011 fcc7 	bl	80129f8 <pvPortMalloc>
 800106a:	4603      	mov	r3, r0
 800106c:	637b      	str	r3, [r7, #52]	@ 0x34
            if (cmd != NULL)
 800106e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001070:	2b00      	cmp	r3, #0
 8001072:	d02a      	beq.n	80010ca <udp_receive_callback+0x96>
            {
			   // Copy the data from the pbuf payload to the allocated memory
			   memcpy(cmd, p->payload, sizeof(test_command_t)); // Only copy the struct size
 8001074:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	685b      	ldr	r3, [r3, #4]
 800107a:	f240 1207 	movw	r2, #263	@ 0x107
 800107e:	4619      	mov	r1, r3
 8001080:	f01d fa41 	bl	801e506 <memcpy>

	            // Send the POINTER to the newly allocated and copied* data to the queue
	            if (xQueueSendToBack(testsQHandle, &cmd, 1) != pdPASS) // Pass address of pointer
 8001084:	4b28      	ldr	r3, [pc, #160]	@ (8001128 <udp_receive_callback+0xf4>)
 8001086:	6818      	ldr	r0, [r3, #0]
 8001088:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 800108c:	2300      	movs	r3, #0
 800108e:	2201      	movs	r2, #1
 8001090:	f00e feb0 	bl	800fdf4 <xQueueGenericSend>
 8001094:	4603      	mov	r3, r0
 8001096:	2b01      	cmp	r3, #1
 8001098:	d00f      	beq.n	80010ba <udp_receive_callback+0x86>
	            {
	            	result_pro_t response={NULL, TEST_ERR};
 800109a:	2300      	movs	r3, #0
 800109c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800109e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80010a2:	863b      	strh	r3, [r7, #48]	@ 0x30
	            	send_response(response);
 80010a4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80010a8:	e893 0003 	ldmia.w	r3, {r0, r1}
 80010ac:	f000 f840 	bl	8001130 <send_response>
	                vPortFree(cmd); // If send fails, free the allocated memory
 80010b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80010b2:	4618      	mov	r0, r3
 80010b4:	f011 fd6e 	bl	8012b94 <vPortFree>
 80010b8:	e01e      	b.n	80010f8 <udp_receive_callback+0xc4>
	            } else {
	                // notify if successfully sent to queue
	                xTaskNotifyGive(performing_taskHandle);
 80010ba:	4b1c      	ldr	r3, [pc, #112]	@ (800112c <udp_receive_callback+0xf8>)
 80010bc:	6818      	ldr	r0, [r3, #0]
 80010be:	2300      	movs	r3, #0
 80010c0:	2202      	movs	r2, #2
 80010c2:	2100      	movs	r1, #0
 80010c4:	f010 fdda 	bl	8011c7c <xTaskGenericNotify>
 80010c8:	e016      	b.n	80010f8 <udp_receive_callback+0xc4>
	            }
            }
            else{
            	result_pro_t response={NULL, TEST_ERR};
 80010ca:	2300      	movs	r3, #0
 80010cc:	627b      	str	r3, [r7, #36]	@ 0x24
 80010ce:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80010d2:	853b      	strh	r3, [r7, #40]	@ 0x28
            	send_response(response);
 80010d4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010d8:	e893 0003 	ldmia.w	r3, {r0, r1}
 80010dc:	f000 f828 	bl	8001130 <send_response>
 80010e0:	e00a      	b.n	80010f8 <udp_receive_callback+0xc4>
            }
        } else {
        	result_pro_t response={NULL, TEST_ERR};
 80010e2:	2300      	movs	r3, #0
 80010e4:	61fb      	str	r3, [r7, #28]
 80010e6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80010ea:	843b      	strh	r3, [r7, #32]
        	send_response(response);
 80010ec:	f107 031c 	add.w	r3, r7, #28
 80010f0:	e893 0003 	ldmia.w	r3, {r0, r1}
 80010f4:	f000 f81c 	bl	8001130 <send_response>
        }
        pbuf_free(p);
 80010f8:	6878      	ldr	r0, [r7, #4]
 80010fa:	f013 fbf7 	bl	80148ec <pbuf_free>
    }
    else{
    	result_pro_t response={NULL, TEST_ERR};
    	send_response(response);
    }
}
 80010fe:	e00a      	b.n	8001116 <udp_receive_callback+0xe2>
    	result_pro_t response={NULL, TEST_ERR};
 8001100:	2300      	movs	r3, #0
 8001102:	617b      	str	r3, [r7, #20]
 8001104:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001108:	833b      	strh	r3, [r7, #24]
    	send_response(response);
 800110a:	f107 0314 	add.w	r3, r7, #20
 800110e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001112:	f000 f80d 	bl	8001130 <send_response>
}
 8001116:	bf00      	nop
 8001118:	3738      	adds	r7, #56	@ 0x38
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop
 8001120:	20000de8 	.word	0x20000de8
 8001124:	20000dec 	.word	0x20000dec
 8001128:	20000dc0 	.word	0x20000dc0
 800112c:	20000dbc 	.word	0x20000dbc

08001130 <send_response>:
 * @brief Sends the test result back to the Linux Server.
 * @param result The result structure containing Test-ID and Pass/Fail status.
 * @return int 0 on success, -1 on failure.
 */
int send_response(result_pro_t result)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b084      	sub	sp, #16
 8001134:	af00      	add	r7, sp, #0
 8001136:	463b      	mov	r3, r7
 8001138:	e883 0003 	stmia.w	r3, {r0, r1}
    // Check if we have a valid sender address
    if (ip_addr_isany(&g_server_addr) == 0)
 800113c:	4b19      	ldr	r3, [pc, #100]	@ (80011a4 <send_response+0x74>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	2b00      	cmp	r3, #0
 8001142:	d029      	beq.n	8001198 <send_response+0x68>
    {
        // Create a new pbuf for the response data
        struct pbuf* p = pbuf_alloc(PBUF_TRANSPORT, sizeof(result_pro_t), PBUF_RAM);
 8001144:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8001148:	2106      	movs	r1, #6
 800114a:	2036      	movs	r0, #54	@ 0x36
 800114c:	f013 f8ea 	bl	8014324 <pbuf_alloc>
 8001150:	60f8      	str	r0, [r7, #12]
        if (p != NULL)
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	2b00      	cmp	r3, #0
 8001156:	d01c      	beq.n	8001192 <send_response+0x62>
        {
            // Copy the result struct into the pbuf payload
            memcpy(p->payload, &result, sizeof(result_pro_t));
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	685b      	ldr	r3, [r3, #4]
 800115c:	461a      	mov	r2, r3
 800115e:	463b      	mov	r3, r7
 8001160:	6818      	ldr	r0, [r3, #0]
 8001162:	6010      	str	r0, [r2, #0]
 8001164:	889b      	ldrh	r3, [r3, #4]
 8001166:	8093      	strh	r3, [r2, #4]

            // Send the response to the stored address and port
            if(udp_sendto(udp_pcb_handle, p, &g_server_addr, g_server_port) != ERR_OK)
 8001168:	4b0f      	ldr	r3, [pc, #60]	@ (80011a8 <send_response+0x78>)
 800116a:	6818      	ldr	r0, [r3, #0]
 800116c:	4b0f      	ldr	r3, [pc, #60]	@ (80011ac <send_response+0x7c>)
 800116e:	881b      	ldrh	r3, [r3, #0]
 8001170:	4a0c      	ldr	r2, [pc, #48]	@ (80011a4 <send_response+0x74>)
 8001172:	68f9      	ldr	r1, [r7, #12]
 8001174:	f019 faf8 	bl	801a768 <udp_sendto>
 8001178:	4603      	mov	r3, r0
 800117a:	2b00      	cmp	r3, #0
 800117c:	d005      	beq.n	800118a <send_response+0x5a>
            {
                pbuf_free(p);
 800117e:	68f8      	ldr	r0, [r7, #12]
 8001180:	f013 fbb4 	bl	80148ec <pbuf_free>
            	return -1;
 8001184:	f04f 33ff 	mov.w	r3, #4294967295
 8001188:	e008      	b.n	800119c <send_response+0x6c>
            }
            // Free the pbuf
            pbuf_free(p);
 800118a:	68f8      	ldr	r0, [r7, #12]
 800118c:	f013 fbae 	bl	80148ec <pbuf_free>
        }
    }
    else{
    	return -1;
    }
}
 8001190:	e004      	b.n	800119c <send_response+0x6c>
        	return -1;
 8001192:	f04f 33ff 	mov.w	r3, #4294967295
 8001196:	e001      	b.n	800119c <send_response+0x6c>
    	return -1;
 8001198:	f04f 33ff 	mov.w	r3, #4294967295
}
 800119c:	4618      	mov	r0, r3
 800119e:	3710      	adds	r7, #16
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd80      	pop	{r7, pc}
 80011a4:	20000de8 	.word	0x20000de8
 80011a8:	20000de4 	.word	0x20000de4
 80011ac:	20000dec 	.word	0x20000dec

080011b0 <calculate_crc>:
 * @brief Hardware-accelerated CRC-32 calculation.
 * @param data Pointer to the buffer.
 * @param length Length of data in bytes.
 * @return uint32_t Computed CRC value.
 */
uint32_t calculate_crc(uint8_t *data, size_t length) {
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b084      	sub	sp, #16
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
 80011b8:	6039      	str	r1, [r7, #0]
    // HAL_CRC_Calculate expects 32-bit words, so convert length
    uint32_t word_count = (length + 3) / 4; // Round up
 80011ba:	683b      	ldr	r3, [r7, #0]
 80011bc:	3303      	adds	r3, #3
 80011be:	089b      	lsrs	r3, r3, #2
 80011c0:	60fb      	str	r3, [r7, #12]
    return HAL_CRC_Calculate(&hcrc, (uint32_t *)data, word_count);
 80011c2:	68fa      	ldr	r2, [r7, #12]
 80011c4:	6879      	ldr	r1, [r7, #4]
 80011c6:	4804      	ldr	r0, [pc, #16]	@ (80011d8 <calculate_crc+0x28>)
 80011c8:	f002 f96a 	bl	80034a0 <HAL_CRC_Calculate>
 80011cc:	4603      	mov	r3, r0
}
 80011ce:	4618      	mov	r0, r3
 80011d0:	3710      	adds	r7, #16
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bd80      	pop	{r7, pc}
 80011d6:	bf00      	nop
 80011d8:	20000244 	.word	0x20000244

080011dc <lwip_initiation>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_lwip_initiation */
void lwip_initiation(void *argument)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b082      	sub	sp, #8
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
  /* init code for LWIP */
  MX_LWIP_Init();
 80011e4:	f00c febe 	bl	800df64 <MX_LWIP_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80011e8:	2001      	movs	r0, #1
 80011ea:	f00d fe53 	bl	800ee94 <osDelay>
 80011ee:	e7fb      	b.n	80011e8 <lwip_initiation+0xc>

080011f0 <blinking_blue>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_blinking_blue */
void blinking_blue(void *argument)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b082      	sub	sp, #8
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN blinking_blue */
  /* Infinite loop */
  for(;;)
  {
	/* visual heartbeat */
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 80011f8:	2180      	movs	r1, #128	@ 0x80
 80011fa:	4804      	ldr	r0, [pc, #16]	@ (800120c <blinking_blue+0x1c>)
 80011fc:	f004 fe25 	bl	8005e4a <HAL_GPIO_TogglePin>
    osDelay(1000);
 8001200:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001204:	f00d fe46 	bl	800ee94 <osDelay>
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 8001208:	bf00      	nop
 800120a:	e7f5      	b.n	80011f8 <blinking_blue+0x8>
 800120c:	40020400 	.word	0x40020400

08001210 <__io_putchar>:
  /* USER CODE END blinking_blue */
}

/* USER CODE BEGIN Header_udp_function */
int __io_putchar(int ch)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b082      	sub	sp, #8
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart3, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8001218:	1d39      	adds	r1, r7, #4
 800121a:	f04f 33ff 	mov.w	r3, #4294967295
 800121e:	2201      	movs	r2, #1
 8001220:	4803      	ldr	r0, [pc, #12]	@ (8001230 <__io_putchar+0x20>)
 8001222:	f00a fbd3 	bl	800b9cc <HAL_UART_Transmit>
    return ch;
 8001226:	687b      	ldr	r3, [r7, #4]
}
 8001228:	4618      	mov	r0, r3
 800122a:	3708      	adds	r7, #8
 800122c:	46bd      	mov	sp, r7
 800122e:	bd80      	pop	{r7, pc}
 8001230:	20000788 	.word	0x20000788

08001234 <udp_function>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_udp_function */
void udp_function(void *argument)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b082      	sub	sp, #8
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN udp_function */
	udp_receive_init();
 800123c:	f7ff fed2 	bl	8000fe4 <udp_receive_init>
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001240:	2001      	movs	r0, #1
 8001242:	f00d fe27 	bl	800ee94 <osDelay>
 8001246:	e7fb      	b.n	8001240 <udp_function+0xc>

08001248 <perform_tests>:
* @param argument: Not used (using queue instead)
* @retval None
*/
/* USER CODE END Header_perform_tests */
void perform_tests(void *argument)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b086      	sub	sp, #24
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
	test_command_t *cmd;

  /* Infinite loop */
  for(;;)
  {
	ulTaskNotifyTake(pdTRUE, portMAX_DELAY); // waiting for a notification
 8001250:	f04f 31ff 	mov.w	r1, #4294967295
 8001254:	2001      	movs	r0, #1
 8001256:	f010 fcc5 	bl	8011be4 <ulTaskNotifyTake>

	if (xQueueReceive(testsQHandle, &cmd, 0) != pdPASS)
 800125a:	4b3f      	ldr	r3, [pc, #252]	@ (8001358 <perform_tests+0x110>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	f107 0114 	add.w	r1, r7, #20
 8001262:	2200      	movs	r2, #0
 8001264:	4618      	mov	r0, r3
 8001266:	f00f f80b 	bl	8010280 <xQueueReceive>
 800126a:	4603      	mov	r3, r0
 800126c:	2b01      	cmp	r3, #1
 800126e:	d170      	bne.n	8001352 <perform_tests+0x10a>
	{
		continue;
	}
	result_pro_t response;

	if(cmd->bit_pattern_length > MAX_BIT_PATTERN_LENGTH || cmd->test_id == NULL || cmd->iterations < 1){
 8001270:	697b      	ldr	r3, [r7, #20]
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	2b00      	cmp	r3, #0
 8001276:	d003      	beq.n	8001280 <perform_tests+0x38>
 8001278:	697b      	ldr	r3, [r7, #20]
 800127a:	795b      	ldrb	r3, [r3, #5]
 800127c:	2b00      	cmp	r3, #0
 800127e:	d108      	bne.n	8001292 <perform_tests+0x4a>
		response.test_result =TEST_ERR;
 8001280:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001284:	823b      	strh	r3, [r7, #16]
		send_response(response);
 8001286:	f107 030c 	add.w	r3, r7, #12
 800128a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800128e:	f7ff ff4f 	bl	8001130 <send_response>
	}
	response.test_id = cmd->test_id;
 8001292:	697b      	ldr	r3, [r7, #20]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	60fb      	str	r3, [r7, #12]

	switch (cmd->peripheral){
 8001298:	697b      	ldr	r3, [r7, #20]
 800129a:	791b      	ldrb	r3, [r3, #4]
 800129c:	3b01      	subs	r3, #1
 800129e:	2b0f      	cmp	r3, #15
 80012a0:	d845      	bhi.n	800132e <perform_tests+0xe6>
 80012a2:	a201      	add	r2, pc, #4	@ (adr r2, 80012a8 <perform_tests+0x60>)
 80012a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012a8:	080012e9 	.word	0x080012e9
 80012ac:	080012f7 	.word	0x080012f7
 80012b0:	0800132f 	.word	0x0800132f
 80012b4:	08001305 	.word	0x08001305
 80012b8:	0800132f 	.word	0x0800132f
 80012bc:	0800132f 	.word	0x0800132f
 80012c0:	0800132f 	.word	0x0800132f
 80012c4:	08001313 	.word	0x08001313
 80012c8:	0800132f 	.word	0x0800132f
 80012cc:	0800132f 	.word	0x0800132f
 80012d0:	0800132f 	.word	0x0800132f
 80012d4:	0800132f 	.word	0x0800132f
 80012d8:	0800132f 	.word	0x0800132f
 80012dc:	0800132f 	.word	0x0800132f
 80012e0:	0800132f 	.word	0x0800132f
 80012e4:	08001321 	.word	0x08001321
	case TIMER:
		response.test_result = timer_testing(cmd);
 80012e8:	697b      	ldr	r3, [r7, #20]
 80012ea:	4618      	mov	r0, r3
 80012ec:	f01c fd18 	bl	801dd20 <timer_testing>
 80012f0:	4603      	mov	r3, r0
 80012f2:	823b      	strh	r3, [r7, #16]
		break;
 80012f4:	e01f      	b.n	8001336 <perform_tests+0xee>
	case UART:
		response.test_result = uart_testing(cmd);
 80012f6:	697b      	ldr	r3, [r7, #20]
 80012f8:	4618      	mov	r0, r3
 80012fa:	f01c fd4b 	bl	801dd94 <uart_testing>
 80012fe:	4603      	mov	r3, r0
 8001300:	823b      	strh	r3, [r7, #16]
		break;
 8001302:	e018      	b.n	8001336 <perform_tests+0xee>
	case SPI:
		response.test_result = spi_testing(cmd);
 8001304:	697b      	ldr	r3, [r7, #20]
 8001306:	4618      	mov	r0, r3
 8001308:	f01c fb68 	bl	801d9dc <spi_testing>
 800130c:	4603      	mov	r3, r0
 800130e:	823b      	strh	r3, [r7, #16]
		break;
 8001310:	e011      	b.n	8001336 <perform_tests+0xee>
	case I2C:
		response.test_result = i2c_testing(cmd);
 8001312:	697b      	ldr	r3, [r7, #20]
 8001314:	4618      	mov	r0, r3
 8001316:	f01c f939 	bl	801d58c <i2c_testing>
 800131a:	4603      	mov	r3, r0
 800131c:	823b      	strh	r3, [r7, #16]
		break;
 800131e:	e00a      	b.n	8001336 <perform_tests+0xee>
	case ADC_P:
		response.test_result = adc_testing(cmd);
 8001320:	697b      	ldr	r3, [r7, #20]
 8001322:	4618      	mov	r0, r3
 8001324:	f01c f87e 	bl	801d424 <adc_testing>
 8001328:	4603      	mov	r3, r0
 800132a:	823b      	strh	r3, [r7, #16]
		break;
 800132c:	e003      	b.n	8001336 <perform_tests+0xee>
	default:
		response.test_result = TEST_ERR;
 800132e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001332:	823b      	strh	r3, [r7, #16]
        break;
 8001334:	bf00      	nop
	}
    vPortFree(cmd);
 8001336:	697b      	ldr	r3, [r7, #20]
 8001338:	4618      	mov	r0, r3
 800133a:	f011 fc2b 	bl	8012b94 <vPortFree>
    osDelay(1);
 800133e:	2001      	movs	r0, #1
 8001340:	f00d fda8 	bl	800ee94 <osDelay>
    send_response(response);
 8001344:	f107 030c 	add.w	r3, r7, #12
 8001348:	e893 0003 	ldmia.w	r3, {r0, r1}
 800134c:	f7ff fef0 	bl	8001130 <send_response>
 8001350:	e77e      	b.n	8001250 <perform_tests+0x8>
		continue;
 8001352:	bf00      	nop
  {
 8001354:	e77c      	b.n	8001250 <perform_tests+0x8>
 8001356:	bf00      	nop
 8001358:	20000dc0 	.word	0x20000dc0

0800135c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b084      	sub	sp, #16
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	4a11      	ldr	r2, [pc, #68]	@ (80013b0 <HAL_TIM_PeriodElapsedCallback+0x54>)
 800136a:	4293      	cmp	r3, r2
 800136c:	d101      	bne.n	8001372 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800136e:	f001 f9fb 	bl	8002768 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  if (htim->Instance == TIM7)
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	4a0f      	ldr	r2, [pc, #60]	@ (80013b4 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8001378:	4293      	cmp	r3, r2
 800137a:	d114      	bne.n	80013a6 <HAL_TIM_PeriodElapsedCallback+0x4a>
  {
	    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 800137c:	2300      	movs	r3, #0
 800137e:	60fb      	str	r3, [r7, #12]

	    // Use the ISR-safe function to give the semaphore
	    xSemaphoreGiveFromISR(TimSemHandle, &xHigherPriorityTaskWoken);
 8001380:	4b0d      	ldr	r3, [pc, #52]	@ (80013b8 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	f107 020c 	add.w	r2, r7, #12
 8001388:	4611      	mov	r1, r2
 800138a:	4618      	mov	r0, r3
 800138c:	f00e fedf 	bl	801014e <xQueueGiveFromISR>

	    // Call this if a higher priority task was unblocked
	    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	2b00      	cmp	r3, #0
 8001394:	d007      	beq.n	80013a6 <HAL_TIM_PeriodElapsedCallback+0x4a>
 8001396:	4b09      	ldr	r3, [pc, #36]	@ (80013bc <HAL_TIM_PeriodElapsedCallback+0x60>)
 8001398:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800139c:	601a      	str	r2, [r3, #0]
 800139e:	f3bf 8f4f 	dsb	sy
 80013a2:	f3bf 8f6f 	isb	sy
  }
  /* USER CODE END Callback 1 */
}
 80013a6:	bf00      	nop
 80013a8:	3710      	adds	r7, #16
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	40001000 	.word	0x40001000
 80013b4:	40001400 	.word	0x40001400
 80013b8:	20000ddc 	.word	0x20000ddc
 80013bc:	e000ed04 	.word	0xe000ed04

080013c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013c0:	b480      	push	{r7}
 80013c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013c4:	b672      	cpsid	i
}
 80013c6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013c8:	bf00      	nop
 80013ca:	e7fd      	b.n	80013c8 <Error_Handler+0x8>

080013cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b082      	sub	sp, #8
 80013d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80013d2:	4b19      	ldr	r3, [pc, #100]	@ (8001438 <HAL_MspInit+0x6c>)
 80013d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013d6:	4a18      	ldr	r2, [pc, #96]	@ (8001438 <HAL_MspInit+0x6c>)
 80013d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80013de:	4b16      	ldr	r3, [pc, #88]	@ (8001438 <HAL_MspInit+0x6c>)
 80013e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013e6:	607b      	str	r3, [r7, #4]
 80013e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013ea:	4b13      	ldr	r3, [pc, #76]	@ (8001438 <HAL_MspInit+0x6c>)
 80013ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013ee:	4a12      	ldr	r2, [pc, #72]	@ (8001438 <HAL_MspInit+0x6c>)
 80013f0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80013f4:	6453      	str	r3, [r2, #68]	@ 0x44
 80013f6:	4b10      	ldr	r3, [pc, #64]	@ (8001438 <HAL_MspInit+0x6c>)
 80013f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013fa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80013fe:	603b      	str	r3, [r7, #0]
 8001400:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001402:	2200      	movs	r2, #0
 8001404:	210f      	movs	r1, #15
 8001406:	f06f 0001 	mvn.w	r0, #1
 800140a:	f001 ffad 	bl	8003368 <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 5, 0);
 800140e:	2200      	movs	r2, #0
 8001410:	2105      	movs	r1, #5
 8001412:	2005      	movs	r0, #5
 8001414:	f001 ffa8 	bl	8003368 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8001418:	2005      	movs	r0, #5
 800141a:	f001 ffc1 	bl	80033a0 <HAL_NVIC_EnableIRQ>
  /* FPU_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FPU_IRQn, 5, 0);
 800141e:	2200      	movs	r2, #0
 8001420:	2105      	movs	r1, #5
 8001422:	2051      	movs	r0, #81	@ 0x51
 8001424:	f001 ffa0 	bl	8003368 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FPU_IRQn);
 8001428:	2051      	movs	r0, #81	@ 0x51
 800142a:	f001 ffb9 	bl	80033a0 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800142e:	bf00      	nop
 8001430:	3708      	adds	r7, #8
 8001432:	46bd      	mov	sp, r7
 8001434:	bd80      	pop	{r7, pc}
 8001436:	bf00      	nop
 8001438:	40023800 	.word	0x40023800

0800143c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b08a      	sub	sp, #40	@ 0x28
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001444:	f107 0314 	add.w	r3, r7, #20
 8001448:	2200      	movs	r2, #0
 800144a:	601a      	str	r2, [r3, #0]
 800144c:	605a      	str	r2, [r3, #4]
 800144e:	609a      	str	r2, [r3, #8]
 8001450:	60da      	str	r2, [r3, #12]
 8001452:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	4a19      	ldr	r2, [pc, #100]	@ (80014c0 <HAL_ADC_MspInit+0x84>)
 800145a:	4293      	cmp	r3, r2
 800145c:	d12b      	bne.n	80014b6 <HAL_ADC_MspInit+0x7a>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800145e:	4b19      	ldr	r3, [pc, #100]	@ (80014c4 <HAL_ADC_MspInit+0x88>)
 8001460:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001462:	4a18      	ldr	r2, [pc, #96]	@ (80014c4 <HAL_ADC_MspInit+0x88>)
 8001464:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001468:	6453      	str	r3, [r2, #68]	@ 0x44
 800146a:	4b16      	ldr	r3, [pc, #88]	@ (80014c4 <HAL_ADC_MspInit+0x88>)
 800146c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800146e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001472:	613b      	str	r3, [r7, #16]
 8001474:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001476:	4b13      	ldr	r3, [pc, #76]	@ (80014c4 <HAL_ADC_MspInit+0x88>)
 8001478:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800147a:	4a12      	ldr	r2, [pc, #72]	@ (80014c4 <HAL_ADC_MspInit+0x88>)
 800147c:	f043 0304 	orr.w	r3, r3, #4
 8001480:	6313      	str	r3, [r2, #48]	@ 0x30
 8001482:	4b10      	ldr	r3, [pc, #64]	@ (80014c4 <HAL_ADC_MspInit+0x88>)
 8001484:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001486:	f003 0304 	and.w	r3, r3, #4
 800148a:	60fb      	str	r3, [r7, #12]
 800148c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800148e:	2301      	movs	r3, #1
 8001490:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001492:	2303      	movs	r3, #3
 8001494:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001496:	2300      	movs	r3, #0
 8001498:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800149a:	f107 0314 	add.w	r3, r7, #20
 800149e:	4619      	mov	r1, r3
 80014a0:	4809      	ldr	r0, [pc, #36]	@ (80014c8 <HAL_ADC_MspInit+0x8c>)
 80014a2:	f004 fa01 	bl	80058a8 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 5, 0);
 80014a6:	2200      	movs	r2, #0
 80014a8:	2105      	movs	r1, #5
 80014aa:	2012      	movs	r0, #18
 80014ac:	f001 ff5c 	bl	8003368 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80014b0:	2012      	movs	r0, #18
 80014b2:	f001 ff75 	bl	80033a0 <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80014b6:	bf00      	nop
 80014b8:	3728      	adds	r7, #40	@ 0x28
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bd80      	pop	{r7, pc}
 80014be:	bf00      	nop
 80014c0:	40012000 	.word	0x40012000
 80014c4:	40023800 	.word	0x40023800
 80014c8:	40020800 	.word	0x40020800

080014cc <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 80014cc:	b480      	push	{r7}
 80014ce:	b085      	sub	sp, #20
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	4a0a      	ldr	r2, [pc, #40]	@ (8001504 <HAL_CRC_MspInit+0x38>)
 80014da:	4293      	cmp	r3, r2
 80014dc:	d10b      	bne.n	80014f6 <HAL_CRC_MspInit+0x2a>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80014de:	4b0a      	ldr	r3, [pc, #40]	@ (8001508 <HAL_CRC_MspInit+0x3c>)
 80014e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014e2:	4a09      	ldr	r2, [pc, #36]	@ (8001508 <HAL_CRC_MspInit+0x3c>)
 80014e4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80014e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80014ea:	4b07      	ldr	r3, [pc, #28]	@ (8001508 <HAL_CRC_MspInit+0x3c>)
 80014ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ee:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80014f2:	60fb      	str	r3, [r7, #12]
 80014f4:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 80014f6:	bf00      	nop
 80014f8:	3714      	adds	r7, #20
 80014fa:	46bd      	mov	sp, r7
 80014fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001500:	4770      	bx	lr
 8001502:	bf00      	nop
 8001504:	40023000 	.word	0x40023000
 8001508:	40023800 	.word	0x40023800

0800150c <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b08a      	sub	sp, #40	@ 0x28
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001514:	f107 0314 	add.w	r3, r7, #20
 8001518:	2200      	movs	r2, #0
 800151a:	601a      	str	r2, [r3, #0]
 800151c:	605a      	str	r2, [r3, #4]
 800151e:	609a      	str	r2, [r3, #8]
 8001520:	60da      	str	r2, [r3, #12]
 8001522:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	4a19      	ldr	r2, [pc, #100]	@ (8001590 <HAL_DAC_MspInit+0x84>)
 800152a:	4293      	cmp	r3, r2
 800152c:	d12b      	bne.n	8001586 <HAL_DAC_MspInit+0x7a>
  {
    /* USER CODE BEGIN DAC_MspInit 0 */

    /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 800152e:	4b19      	ldr	r3, [pc, #100]	@ (8001594 <HAL_DAC_MspInit+0x88>)
 8001530:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001532:	4a18      	ldr	r2, [pc, #96]	@ (8001594 <HAL_DAC_MspInit+0x88>)
 8001534:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8001538:	6413      	str	r3, [r2, #64]	@ 0x40
 800153a:	4b16      	ldr	r3, [pc, #88]	@ (8001594 <HAL_DAC_MspInit+0x88>)
 800153c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800153e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001542:	613b      	str	r3, [r7, #16]
 8001544:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001546:	4b13      	ldr	r3, [pc, #76]	@ (8001594 <HAL_DAC_MspInit+0x88>)
 8001548:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800154a:	4a12      	ldr	r2, [pc, #72]	@ (8001594 <HAL_DAC_MspInit+0x88>)
 800154c:	f043 0301 	orr.w	r3, r3, #1
 8001550:	6313      	str	r3, [r2, #48]	@ 0x30
 8001552:	4b10      	ldr	r3, [pc, #64]	@ (8001594 <HAL_DAC_MspInit+0x88>)
 8001554:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001556:	f003 0301 	and.w	r3, r3, #1
 800155a:	60fb      	str	r3, [r7, #12]
 800155c:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800155e:	2310      	movs	r3, #16
 8001560:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001562:	2303      	movs	r3, #3
 8001564:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001566:	2300      	movs	r3, #0
 8001568:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800156a:	f107 0314 	add.w	r3, r7, #20
 800156e:	4619      	mov	r1, r3
 8001570:	4809      	ldr	r0, [pc, #36]	@ (8001598 <HAL_DAC_MspInit+0x8c>)
 8001572:	f004 f999 	bl	80058a8 <HAL_GPIO_Init>

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 5, 0);
 8001576:	2200      	movs	r2, #0
 8001578:	2105      	movs	r1, #5
 800157a:	2036      	movs	r0, #54	@ 0x36
 800157c:	f001 fef4 	bl	8003368 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001580:	2036      	movs	r0, #54	@ 0x36
 8001582:	f001 ff0d 	bl	80033a0 <HAL_NVIC_EnableIRQ>

    /* USER CODE END DAC_MspInit 1 */

  }

}
 8001586:	bf00      	nop
 8001588:	3728      	adds	r7, #40	@ 0x28
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}
 800158e:	bf00      	nop
 8001590:	40007400 	.word	0x40007400
 8001594:	40023800 	.word	0x40023800
 8001598:	40020000 	.word	0x40020000

0800159c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b0ac      	sub	sp, #176	@ 0xb0
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015a4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80015a8:	2200      	movs	r2, #0
 80015aa:	601a      	str	r2, [r3, #0]
 80015ac:	605a      	str	r2, [r3, #4]
 80015ae:	609a      	str	r2, [r3, #8]
 80015b0:	60da      	str	r2, [r3, #12]
 80015b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80015b4:	f107 0318 	add.w	r3, r7, #24
 80015b8:	2284      	movs	r2, #132	@ 0x84
 80015ba:	2100      	movs	r1, #0
 80015bc:	4618      	mov	r0, r3
 80015be:	f01c fece 	bl	801e35e <memset>
  if(hi2c->Instance==I2C1)
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	4a82      	ldr	r2, [pc, #520]	@ (80017d0 <HAL_I2C_MspInit+0x234>)
 80015c8:	4293      	cmp	r3, r2
 80015ca:	d17b      	bne.n	80016c4 <HAL_I2C_MspInit+0x128>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80015cc:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80015d0:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80015d2:	2300      	movs	r3, #0
 80015d4:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80015d6:	f107 0318 	add.w	r3, r7, #24
 80015da:	4618      	mov	r0, r3
 80015dc:	f007 fbcc 	bl	8008d78 <HAL_RCCEx_PeriphCLKConfig>
 80015e0:	4603      	mov	r3, r0
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d001      	beq.n	80015ea <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80015e6:	f7ff feeb 	bl	80013c0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015ea:	4b7a      	ldr	r3, [pc, #488]	@ (80017d4 <HAL_I2C_MspInit+0x238>)
 80015ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ee:	4a79      	ldr	r2, [pc, #484]	@ (80017d4 <HAL_I2C_MspInit+0x238>)
 80015f0:	f043 0302 	orr.w	r3, r3, #2
 80015f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80015f6:	4b77      	ldr	r3, [pc, #476]	@ (80017d4 <HAL_I2C_MspInit+0x238>)
 80015f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015fa:	f003 0302 	and.w	r3, r3, #2
 80015fe:	617b      	str	r3, [r7, #20]
 8001600:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001602:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001606:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800160a:	2312      	movs	r3, #18
 800160c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001610:	2301      	movs	r3, #1
 8001612:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001616:	2303      	movs	r3, #3
 8001618:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800161c:	2304      	movs	r3, #4
 800161e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001622:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001626:	4619      	mov	r1, r3
 8001628:	486b      	ldr	r0, [pc, #428]	@ (80017d8 <HAL_I2C_MspInit+0x23c>)
 800162a:	f004 f93d 	bl	80058a8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800162e:	4b69      	ldr	r3, [pc, #420]	@ (80017d4 <HAL_I2C_MspInit+0x238>)
 8001630:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001632:	4a68      	ldr	r2, [pc, #416]	@ (80017d4 <HAL_I2C_MspInit+0x238>)
 8001634:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001638:	6413      	str	r3, [r2, #64]	@ 0x40
 800163a:	4b66      	ldr	r3, [pc, #408]	@ (80017d4 <HAL_I2C_MspInit+0x238>)
 800163c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800163e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001642:	613b      	str	r3, [r7, #16]
 8001644:	693b      	ldr	r3, [r7, #16]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 8001646:	4b65      	ldr	r3, [pc, #404]	@ (80017dc <HAL_I2C_MspInit+0x240>)
 8001648:	4a65      	ldr	r2, [pc, #404]	@ (80017e0 <HAL_I2C_MspInit+0x244>)
 800164a:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 800164c:	4b63      	ldr	r3, [pc, #396]	@ (80017dc <HAL_I2C_MspInit+0x240>)
 800164e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001652:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001654:	4b61      	ldr	r3, [pc, #388]	@ (80017dc <HAL_I2C_MspInit+0x240>)
 8001656:	2200      	movs	r2, #0
 8001658:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800165a:	4b60      	ldr	r3, [pc, #384]	@ (80017dc <HAL_I2C_MspInit+0x240>)
 800165c:	2200      	movs	r2, #0
 800165e:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001660:	4b5e      	ldr	r3, [pc, #376]	@ (80017dc <HAL_I2C_MspInit+0x240>)
 8001662:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001666:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001668:	4b5c      	ldr	r3, [pc, #368]	@ (80017dc <HAL_I2C_MspInit+0x240>)
 800166a:	2200      	movs	r2, #0
 800166c:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800166e:	4b5b      	ldr	r3, [pc, #364]	@ (80017dc <HAL_I2C_MspInit+0x240>)
 8001670:	2200      	movs	r2, #0
 8001672:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8001674:	4b59      	ldr	r3, [pc, #356]	@ (80017dc <HAL_I2C_MspInit+0x240>)
 8001676:	2200      	movs	r2, #0
 8001678:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800167a:	4b58      	ldr	r3, [pc, #352]	@ (80017dc <HAL_I2C_MspInit+0x240>)
 800167c:	2200      	movs	r2, #0
 800167e:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001680:	4b56      	ldr	r3, [pc, #344]	@ (80017dc <HAL_I2C_MspInit+0x240>)
 8001682:	2200      	movs	r2, #0
 8001684:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8001686:	4855      	ldr	r0, [pc, #340]	@ (80017dc <HAL_I2C_MspInit+0x240>)
 8001688:	f002 fa16 	bl	8003ab8 <HAL_DMA_Init>
 800168c:	4603      	mov	r3, r0
 800168e:	2b00      	cmp	r3, #0
 8001690:	d001      	beq.n	8001696 <HAL_I2C_MspInit+0xfa>
    {
      Error_Handler();
 8001692:	f7ff fe95 	bl	80013c0 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	4a50      	ldr	r2, [pc, #320]	@ (80017dc <HAL_I2C_MspInit+0x240>)
 800169a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800169c:	4a4f      	ldr	r2, [pc, #316]	@ (80017dc <HAL_I2C_MspInit+0x240>)
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 80016a2:	2200      	movs	r2, #0
 80016a4:	2105      	movs	r1, #5
 80016a6:	201f      	movs	r0, #31
 80016a8:	f001 fe5e 	bl	8003368 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80016ac:	201f      	movs	r0, #31
 80016ae:	f001 fe77 	bl	80033a0 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 80016b2:	2200      	movs	r2, #0
 80016b4:	2105      	movs	r1, #5
 80016b6:	2020      	movs	r0, #32
 80016b8:	f001 fe56 	bl	8003368 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80016bc:	2020      	movs	r0, #32
 80016be:	f001 fe6f 	bl	80033a0 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN I2C4_MspInit 1 */

    /* USER CODE END I2C4_MspInit 1 */
  }

}
 80016c2:	e080      	b.n	80017c6 <HAL_I2C_MspInit+0x22a>
  else if(hi2c->Instance==I2C4)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	4a46      	ldr	r2, [pc, #280]	@ (80017e4 <HAL_I2C_MspInit+0x248>)
 80016ca:	4293      	cmp	r3, r2
 80016cc:	d17b      	bne.n	80017c6 <HAL_I2C_MspInit+0x22a>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 80016ce:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80016d2:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_PCLK1;
 80016d4:	2300      	movs	r3, #0
 80016d6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80016da:	f107 0318 	add.w	r3, r7, #24
 80016de:	4618      	mov	r0, r3
 80016e0:	f007 fb4a 	bl	8008d78 <HAL_RCCEx_PeriphCLKConfig>
 80016e4:	4603      	mov	r3, r0
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d001      	beq.n	80016ee <HAL_I2C_MspInit+0x152>
      Error_Handler();
 80016ea:	f7ff fe69 	bl	80013c0 <Error_Handler>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80016ee:	4b39      	ldr	r3, [pc, #228]	@ (80017d4 <HAL_I2C_MspInit+0x238>)
 80016f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016f2:	4a38      	ldr	r2, [pc, #224]	@ (80017d4 <HAL_I2C_MspInit+0x238>)
 80016f4:	f043 0320 	orr.w	r3, r3, #32
 80016f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80016fa:	4b36      	ldr	r3, [pc, #216]	@ (80017d4 <HAL_I2C_MspInit+0x238>)
 80016fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016fe:	f003 0320 	and.w	r3, r3, #32
 8001702:	60fb      	str	r3, [r7, #12]
 8001704:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001706:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800170a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800170e:	2312      	movs	r3, #18
 8001710:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001714:	2301      	movs	r3, #1
 8001716:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800171a:	2303      	movs	r3, #3
 800171c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 8001720:	2304      	movs	r3, #4
 8001722:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001726:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800172a:	4619      	mov	r1, r3
 800172c:	482e      	ldr	r0, [pc, #184]	@ (80017e8 <HAL_I2C_MspInit+0x24c>)
 800172e:	f004 f8bb 	bl	80058a8 <HAL_GPIO_Init>
    __HAL_RCC_I2C4_CLK_ENABLE();
 8001732:	4b28      	ldr	r3, [pc, #160]	@ (80017d4 <HAL_I2C_MspInit+0x238>)
 8001734:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001736:	4a27      	ldr	r2, [pc, #156]	@ (80017d4 <HAL_I2C_MspInit+0x238>)
 8001738:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800173c:	6413      	str	r3, [r2, #64]	@ 0x40
 800173e:	4b25      	ldr	r3, [pc, #148]	@ (80017d4 <HAL_I2C_MspInit+0x238>)
 8001740:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001742:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001746:	60bb      	str	r3, [r7, #8]
 8001748:	68bb      	ldr	r3, [r7, #8]
    hdma_i2c4_tx.Instance = DMA1_Stream5;
 800174a:	4b28      	ldr	r3, [pc, #160]	@ (80017ec <HAL_I2C_MspInit+0x250>)
 800174c:	4a28      	ldr	r2, [pc, #160]	@ (80017f0 <HAL_I2C_MspInit+0x254>)
 800174e:	601a      	str	r2, [r3, #0]
    hdma_i2c4_tx.Init.Channel = DMA_CHANNEL_2;
 8001750:	4b26      	ldr	r3, [pc, #152]	@ (80017ec <HAL_I2C_MspInit+0x250>)
 8001752:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001756:	605a      	str	r2, [r3, #4]
    hdma_i2c4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001758:	4b24      	ldr	r3, [pc, #144]	@ (80017ec <HAL_I2C_MspInit+0x250>)
 800175a:	2240      	movs	r2, #64	@ 0x40
 800175c:	609a      	str	r2, [r3, #8]
    hdma_i2c4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800175e:	4b23      	ldr	r3, [pc, #140]	@ (80017ec <HAL_I2C_MspInit+0x250>)
 8001760:	2200      	movs	r2, #0
 8001762:	60da      	str	r2, [r3, #12]
    hdma_i2c4_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001764:	4b21      	ldr	r3, [pc, #132]	@ (80017ec <HAL_I2C_MspInit+0x250>)
 8001766:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800176a:	611a      	str	r2, [r3, #16]
    hdma_i2c4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800176c:	4b1f      	ldr	r3, [pc, #124]	@ (80017ec <HAL_I2C_MspInit+0x250>)
 800176e:	2200      	movs	r2, #0
 8001770:	615a      	str	r2, [r3, #20]
    hdma_i2c4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001772:	4b1e      	ldr	r3, [pc, #120]	@ (80017ec <HAL_I2C_MspInit+0x250>)
 8001774:	2200      	movs	r2, #0
 8001776:	619a      	str	r2, [r3, #24]
    hdma_i2c4_tx.Init.Mode = DMA_NORMAL;
 8001778:	4b1c      	ldr	r3, [pc, #112]	@ (80017ec <HAL_I2C_MspInit+0x250>)
 800177a:	2200      	movs	r2, #0
 800177c:	61da      	str	r2, [r3, #28]
    hdma_i2c4_tx.Init.Priority = DMA_PRIORITY_LOW;
 800177e:	4b1b      	ldr	r3, [pc, #108]	@ (80017ec <HAL_I2C_MspInit+0x250>)
 8001780:	2200      	movs	r2, #0
 8001782:	621a      	str	r2, [r3, #32]
    hdma_i2c4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001784:	4b19      	ldr	r3, [pc, #100]	@ (80017ec <HAL_I2C_MspInit+0x250>)
 8001786:	2200      	movs	r2, #0
 8001788:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c4_tx) != HAL_OK)
 800178a:	4818      	ldr	r0, [pc, #96]	@ (80017ec <HAL_I2C_MspInit+0x250>)
 800178c:	f002 f994 	bl	8003ab8 <HAL_DMA_Init>
 8001790:	4603      	mov	r3, r0
 8001792:	2b00      	cmp	r3, #0
 8001794:	d001      	beq.n	800179a <HAL_I2C_MspInit+0x1fe>
      Error_Handler();
 8001796:	f7ff fe13 	bl	80013c0 <Error_Handler>
    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c4_tx);
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	4a13      	ldr	r2, [pc, #76]	@ (80017ec <HAL_I2C_MspInit+0x250>)
 800179e:	639a      	str	r2, [r3, #56]	@ 0x38
 80017a0:	4a12      	ldr	r2, [pc, #72]	@ (80017ec <HAL_I2C_MspInit+0x250>)
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(I2C4_EV_IRQn, 5, 0);
 80017a6:	2200      	movs	r2, #0
 80017a8:	2105      	movs	r1, #5
 80017aa:	205f      	movs	r0, #95	@ 0x5f
 80017ac:	f001 fddc 	bl	8003368 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C4_EV_IRQn);
 80017b0:	205f      	movs	r0, #95	@ 0x5f
 80017b2:	f001 fdf5 	bl	80033a0 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C4_ER_IRQn, 5, 0);
 80017b6:	2200      	movs	r2, #0
 80017b8:	2105      	movs	r1, #5
 80017ba:	2060      	movs	r0, #96	@ 0x60
 80017bc:	f001 fdd4 	bl	8003368 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C4_ER_IRQn);
 80017c0:	2060      	movs	r0, #96	@ 0x60
 80017c2:	f001 fded 	bl	80033a0 <HAL_NVIC_EnableIRQ>
}
 80017c6:	bf00      	nop
 80017c8:	37b0      	adds	r7, #176	@ 0xb0
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd80      	pop	{r7, pc}
 80017ce:	bf00      	nop
 80017d0:	40005400 	.word	0x40005400
 80017d4:	40023800 	.word	0x40023800
 80017d8:	40020400 	.word	0x40020400
 80017dc:	20000324 	.word	0x20000324
 80017e0:	40026010 	.word	0x40026010
 80017e4:	40006000 	.word	0x40006000
 80017e8:	40021400 	.word	0x40021400
 80017ec:	20000384 	.word	0x20000384
 80017f0:	40026088 	.word	0x40026088

080017f4 <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b082      	sub	sp, #8
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	4a21      	ldr	r2, [pc, #132]	@ (8001888 <HAL_I2C_MspDeInit+0x94>)
 8001802:	4293      	cmp	r3, r2
 8001804:	d11b      	bne.n	800183e <HAL_I2C_MspDeInit+0x4a>
  {
    /* USER CODE BEGIN I2C1_MspDeInit 0 */

    /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8001806:	4b21      	ldr	r3, [pc, #132]	@ (800188c <HAL_I2C_MspDeInit+0x98>)
 8001808:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800180a:	4a20      	ldr	r2, [pc, #128]	@ (800188c <HAL_I2C_MspDeInit+0x98>)
 800180c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001810:	6413      	str	r3, [r2, #64]	@ 0x40

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 8001812:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001816:	481e      	ldr	r0, [pc, #120]	@ (8001890 <HAL_I2C_MspDeInit+0x9c>)
 8001818:	f004 f9f2 	bl	8005c00 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 800181c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001820:	481b      	ldr	r0, [pc, #108]	@ (8001890 <HAL_I2C_MspDeInit+0x9c>)
 8001822:	f004 f9ed 	bl	8005c00 <HAL_GPIO_DeInit>

    /* I2C1 DMA DeInit */
    HAL_DMA_DeInit(hi2c->hdmarx);
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800182a:	4618      	mov	r0, r3
 800182c:	f002 f9f2 	bl	8003c14 <HAL_DMA_DeInit>

    /* I2C1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(I2C1_EV_IRQn);
 8001830:	201f      	movs	r0, #31
 8001832:	f001 fdc3 	bl	80033bc <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(I2C1_ER_IRQn);
 8001836:	2020      	movs	r0, #32
 8001838:	f001 fdc0 	bl	80033bc <HAL_NVIC_DisableIRQ>
    /* USER CODE BEGIN I2C4_MspDeInit 1 */

    /* USER CODE END I2C4_MspDeInit 1 */
  }

}
 800183c:	e01f      	b.n	800187e <HAL_I2C_MspDeInit+0x8a>
  else if(hi2c->Instance==I2C4)
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	4a14      	ldr	r2, [pc, #80]	@ (8001894 <HAL_I2C_MspDeInit+0xa0>)
 8001844:	4293      	cmp	r3, r2
 8001846:	d11a      	bne.n	800187e <HAL_I2C_MspDeInit+0x8a>
    __HAL_RCC_I2C4_CLK_DISABLE();
 8001848:	4b10      	ldr	r3, [pc, #64]	@ (800188c <HAL_I2C_MspDeInit+0x98>)
 800184a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800184c:	4a0f      	ldr	r2, [pc, #60]	@ (800188c <HAL_I2C_MspDeInit+0x98>)
 800184e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001852:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_GPIO_DeInit(GPIOF, GPIO_PIN_14);
 8001854:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001858:	480f      	ldr	r0, [pc, #60]	@ (8001898 <HAL_I2C_MspDeInit+0xa4>)
 800185a:	f004 f9d1 	bl	8005c00 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOF, GPIO_PIN_15);
 800185e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001862:	480d      	ldr	r0, [pc, #52]	@ (8001898 <HAL_I2C_MspDeInit+0xa4>)
 8001864:	f004 f9cc 	bl	8005c00 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(hi2c->hdmatx);
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800186c:	4618      	mov	r0, r3
 800186e:	f002 f9d1 	bl	8003c14 <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(I2C4_EV_IRQn);
 8001872:	205f      	movs	r0, #95	@ 0x5f
 8001874:	f001 fda2 	bl	80033bc <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(I2C4_ER_IRQn);
 8001878:	2060      	movs	r0, #96	@ 0x60
 800187a:	f001 fd9f 	bl	80033bc <HAL_NVIC_DisableIRQ>
}
 800187e:	bf00      	nop
 8001880:	3708      	adds	r7, #8
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	40005400 	.word	0x40005400
 800188c:	40023800 	.word	0x40023800
 8001890:	40020400 	.word	0x40020400
 8001894:	40006000 	.word	0x40006000
 8001898:	40021400 	.word	0x40021400

0800189c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b08c      	sub	sp, #48	@ 0x30
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018a4:	f107 031c 	add.w	r3, r7, #28
 80018a8:	2200      	movs	r2, #0
 80018aa:	601a      	str	r2, [r3, #0]
 80018ac:	605a      	str	r2, [r3, #4]
 80018ae:	609a      	str	r2, [r3, #8]
 80018b0:	60da      	str	r2, [r3, #12]
 80018b2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	4aa1      	ldr	r2, [pc, #644]	@ (8001b40 <HAL_SPI_MspInit+0x2a4>)
 80018ba:	4293      	cmp	r3, r2
 80018bc:	f040 80a9 	bne.w	8001a12 <HAL_SPI_MspInit+0x176>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80018c0:	4ba0      	ldr	r3, [pc, #640]	@ (8001b44 <HAL_SPI_MspInit+0x2a8>)
 80018c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018c4:	4a9f      	ldr	r2, [pc, #636]	@ (8001b44 <HAL_SPI_MspInit+0x2a8>)
 80018c6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80018ca:	6453      	str	r3, [r2, #68]	@ 0x44
 80018cc:	4b9d      	ldr	r3, [pc, #628]	@ (8001b44 <HAL_SPI_MspInit+0x2a8>)
 80018ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018d0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80018d4:	61bb      	str	r3, [r7, #24]
 80018d6:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018d8:	4b9a      	ldr	r3, [pc, #616]	@ (8001b44 <HAL_SPI_MspInit+0x2a8>)
 80018da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018dc:	4a99      	ldr	r2, [pc, #612]	@ (8001b44 <HAL_SPI_MspInit+0x2a8>)
 80018de:	f043 0301 	orr.w	r3, r3, #1
 80018e2:	6313      	str	r3, [r2, #48]	@ 0x30
 80018e4:	4b97      	ldr	r3, [pc, #604]	@ (8001b44 <HAL_SPI_MspInit+0x2a8>)
 80018e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018e8:	f003 0301 	and.w	r3, r3, #1
 80018ec:	617b      	str	r3, [r7, #20]
 80018ee:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018f0:	4b94      	ldr	r3, [pc, #592]	@ (8001b44 <HAL_SPI_MspInit+0x2a8>)
 80018f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018f4:	4a93      	ldr	r2, [pc, #588]	@ (8001b44 <HAL_SPI_MspInit+0x2a8>)
 80018f6:	f043 0302 	orr.w	r3, r3, #2
 80018fa:	6313      	str	r3, [r2, #48]	@ 0x30
 80018fc:	4b91      	ldr	r3, [pc, #580]	@ (8001b44 <HAL_SPI_MspInit+0x2a8>)
 80018fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001900:	f003 0302 	and.w	r3, r3, #2
 8001904:	613b      	str	r3, [r7, #16]
 8001906:	693b      	ldr	r3, [r7, #16]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001908:	2360      	movs	r3, #96	@ 0x60
 800190a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800190c:	2302      	movs	r3, #2
 800190e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001910:	2300      	movs	r3, #0
 8001912:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001914:	2303      	movs	r3, #3
 8001916:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001918:	2305      	movs	r3, #5
 800191a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800191c:	f107 031c 	add.w	r3, r7, #28
 8001920:	4619      	mov	r1, r3
 8001922:	4889      	ldr	r0, [pc, #548]	@ (8001b48 <HAL_SPI_MspInit+0x2ac>)
 8001924:	f003 ffc0 	bl	80058a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001928:	2320      	movs	r3, #32
 800192a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800192c:	2302      	movs	r3, #2
 800192e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001930:	2300      	movs	r3, #0
 8001932:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001934:	2303      	movs	r3, #3
 8001936:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001938:	2305      	movs	r3, #5
 800193a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800193c:	f107 031c 	add.w	r3, r7, #28
 8001940:	4619      	mov	r1, r3
 8001942:	4882      	ldr	r0, [pc, #520]	@ (8001b4c <HAL_SPI_MspInit+0x2b0>)
 8001944:	f003 ffb0 	bl	80058a8 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream2;
 8001948:	4b81      	ldr	r3, [pc, #516]	@ (8001b50 <HAL_SPI_MspInit+0x2b4>)
 800194a:	4a82      	ldr	r2, [pc, #520]	@ (8001b54 <HAL_SPI_MspInit+0x2b8>)
 800194c:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 800194e:	4b80      	ldr	r3, [pc, #512]	@ (8001b50 <HAL_SPI_MspInit+0x2b4>)
 8001950:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8001954:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001956:	4b7e      	ldr	r3, [pc, #504]	@ (8001b50 <HAL_SPI_MspInit+0x2b4>)
 8001958:	2200      	movs	r2, #0
 800195a:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800195c:	4b7c      	ldr	r3, [pc, #496]	@ (8001b50 <HAL_SPI_MspInit+0x2b4>)
 800195e:	2200      	movs	r2, #0
 8001960:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001962:	4b7b      	ldr	r3, [pc, #492]	@ (8001b50 <HAL_SPI_MspInit+0x2b4>)
 8001964:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001968:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800196a:	4b79      	ldr	r3, [pc, #484]	@ (8001b50 <HAL_SPI_MspInit+0x2b4>)
 800196c:	2200      	movs	r2, #0
 800196e:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001970:	4b77      	ldr	r3, [pc, #476]	@ (8001b50 <HAL_SPI_MspInit+0x2b4>)
 8001972:	2200      	movs	r2, #0
 8001974:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8001976:	4b76      	ldr	r3, [pc, #472]	@ (8001b50 <HAL_SPI_MspInit+0x2b4>)
 8001978:	2200      	movs	r2, #0
 800197a:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800197c:	4b74      	ldr	r3, [pc, #464]	@ (8001b50 <HAL_SPI_MspInit+0x2b4>)
 800197e:	2200      	movs	r2, #0
 8001980:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001982:	4b73      	ldr	r3, [pc, #460]	@ (8001b50 <HAL_SPI_MspInit+0x2b4>)
 8001984:	2200      	movs	r2, #0
 8001986:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8001988:	4871      	ldr	r0, [pc, #452]	@ (8001b50 <HAL_SPI_MspInit+0x2b4>)
 800198a:	f002 f895 	bl	8003ab8 <HAL_DMA_Init>
 800198e:	4603      	mov	r3, r0
 8001990:	2b00      	cmp	r3, #0
 8001992:	d001      	beq.n	8001998 <HAL_SPI_MspInit+0xfc>
    {
      Error_Handler();
 8001994:	f7ff fd14 	bl	80013c0 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	4a6d      	ldr	r2, [pc, #436]	@ (8001b50 <HAL_SPI_MspInit+0x2b4>)
 800199c:	659a      	str	r2, [r3, #88]	@ 0x58
 800199e:	4a6c      	ldr	r2, [pc, #432]	@ (8001b50 <HAL_SPI_MspInit+0x2b4>)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 80019a4:	4b6c      	ldr	r3, [pc, #432]	@ (8001b58 <HAL_SPI_MspInit+0x2bc>)
 80019a6:	4a6d      	ldr	r2, [pc, #436]	@ (8001b5c <HAL_SPI_MspInit+0x2c0>)
 80019a8:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 80019aa:	4b6b      	ldr	r3, [pc, #428]	@ (8001b58 <HAL_SPI_MspInit+0x2bc>)
 80019ac:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 80019b0:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80019b2:	4b69      	ldr	r3, [pc, #420]	@ (8001b58 <HAL_SPI_MspInit+0x2bc>)
 80019b4:	2240      	movs	r2, #64	@ 0x40
 80019b6:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80019b8:	4b67      	ldr	r3, [pc, #412]	@ (8001b58 <HAL_SPI_MspInit+0x2bc>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80019be:	4b66      	ldr	r3, [pc, #408]	@ (8001b58 <HAL_SPI_MspInit+0x2bc>)
 80019c0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80019c4:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80019c6:	4b64      	ldr	r3, [pc, #400]	@ (8001b58 <HAL_SPI_MspInit+0x2bc>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80019cc:	4b62      	ldr	r3, [pc, #392]	@ (8001b58 <HAL_SPI_MspInit+0x2bc>)
 80019ce:	2200      	movs	r2, #0
 80019d0:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 80019d2:	4b61      	ldr	r3, [pc, #388]	@ (8001b58 <HAL_SPI_MspInit+0x2bc>)
 80019d4:	2200      	movs	r2, #0
 80019d6:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80019d8:	4b5f      	ldr	r3, [pc, #380]	@ (8001b58 <HAL_SPI_MspInit+0x2bc>)
 80019da:	2200      	movs	r2, #0
 80019dc:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80019de:	4b5e      	ldr	r3, [pc, #376]	@ (8001b58 <HAL_SPI_MspInit+0x2bc>)
 80019e0:	2200      	movs	r2, #0
 80019e2:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 80019e4:	485c      	ldr	r0, [pc, #368]	@ (8001b58 <HAL_SPI_MspInit+0x2bc>)
 80019e6:	f002 f867 	bl	8003ab8 <HAL_DMA_Init>
 80019ea:	4603      	mov	r3, r0
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d001      	beq.n	80019f4 <HAL_SPI_MspInit+0x158>
    {
      Error_Handler();
 80019f0:	f7ff fce6 	bl	80013c0 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	4a58      	ldr	r2, [pc, #352]	@ (8001b58 <HAL_SPI_MspInit+0x2bc>)
 80019f8:	655a      	str	r2, [r3, #84]	@ 0x54
 80019fa:	4a57      	ldr	r2, [pc, #348]	@ (8001b58 <HAL_SPI_MspInit+0x2bc>)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 6, 0);
 8001a00:	2200      	movs	r2, #0
 8001a02:	2106      	movs	r1, #6
 8001a04:	2023      	movs	r0, #35	@ 0x23
 8001a06:	f001 fcaf 	bl	8003368 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001a0a:	2023      	movs	r0, #35	@ 0x23
 8001a0c:	f001 fcc8 	bl	80033a0 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN SPI4_MspInit 1 */

    /* USER CODE END SPI4_MspInit 1 */
  }

}
 8001a10:	e091      	b.n	8001b36 <HAL_SPI_MspInit+0x29a>
  else if(hspi->Instance==SPI4)
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	4a52      	ldr	r2, [pc, #328]	@ (8001b60 <HAL_SPI_MspInit+0x2c4>)
 8001a18:	4293      	cmp	r3, r2
 8001a1a:	f040 808c 	bne.w	8001b36 <HAL_SPI_MspInit+0x29a>
    __HAL_RCC_SPI4_CLK_ENABLE();
 8001a1e:	4b49      	ldr	r3, [pc, #292]	@ (8001b44 <HAL_SPI_MspInit+0x2a8>)
 8001a20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a22:	4a48      	ldr	r2, [pc, #288]	@ (8001b44 <HAL_SPI_MspInit+0x2a8>)
 8001a24:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001a28:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a2a:	4b46      	ldr	r3, [pc, #280]	@ (8001b44 <HAL_SPI_MspInit+0x2a8>)
 8001a2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a2e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001a32:	60fb      	str	r3, [r7, #12]
 8001a34:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001a36:	4b43      	ldr	r3, [pc, #268]	@ (8001b44 <HAL_SPI_MspInit+0x2a8>)
 8001a38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a3a:	4a42      	ldr	r2, [pc, #264]	@ (8001b44 <HAL_SPI_MspInit+0x2a8>)
 8001a3c:	f043 0310 	orr.w	r3, r3, #16
 8001a40:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a42:	4b40      	ldr	r3, [pc, #256]	@ (8001b44 <HAL_SPI_MspInit+0x2a8>)
 8001a44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a46:	f003 0310 	and.w	r3, r3, #16
 8001a4a:	60bb      	str	r3, [r7, #8]
 8001a4c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 8001a4e:	2364      	movs	r3, #100	@ 0x64
 8001a50:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a52:	2302      	movs	r3, #2
 8001a54:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a56:	2300      	movs	r3, #0
 8001a58:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a5a:	2303      	movs	r3, #3
 8001a5c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8001a5e:	2305      	movs	r3, #5
 8001a60:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a62:	f107 031c 	add.w	r3, r7, #28
 8001a66:	4619      	mov	r1, r3
 8001a68:	483e      	ldr	r0, [pc, #248]	@ (8001b64 <HAL_SPI_MspInit+0x2c8>)
 8001a6a:	f003 ff1d 	bl	80058a8 <HAL_GPIO_Init>
    hdma_spi4_rx.Instance = DMA2_Stream0;
 8001a6e:	4b3e      	ldr	r3, [pc, #248]	@ (8001b68 <HAL_SPI_MspInit+0x2cc>)
 8001a70:	4a3e      	ldr	r2, [pc, #248]	@ (8001b6c <HAL_SPI_MspInit+0x2d0>)
 8001a72:	601a      	str	r2, [r3, #0]
    hdma_spi4_rx.Init.Channel = DMA_CHANNEL_4;
 8001a74:	4b3c      	ldr	r3, [pc, #240]	@ (8001b68 <HAL_SPI_MspInit+0x2cc>)
 8001a76:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001a7a:	605a      	str	r2, [r3, #4]
    hdma_spi4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001a7c:	4b3a      	ldr	r3, [pc, #232]	@ (8001b68 <HAL_SPI_MspInit+0x2cc>)
 8001a7e:	2200      	movs	r2, #0
 8001a80:	609a      	str	r2, [r3, #8]
    hdma_spi4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a82:	4b39      	ldr	r3, [pc, #228]	@ (8001b68 <HAL_SPI_MspInit+0x2cc>)
 8001a84:	2200      	movs	r2, #0
 8001a86:	60da      	str	r2, [r3, #12]
    hdma_spi4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001a88:	4b37      	ldr	r3, [pc, #220]	@ (8001b68 <HAL_SPI_MspInit+0x2cc>)
 8001a8a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001a8e:	611a      	str	r2, [r3, #16]
    hdma_spi4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001a90:	4b35      	ldr	r3, [pc, #212]	@ (8001b68 <HAL_SPI_MspInit+0x2cc>)
 8001a92:	2200      	movs	r2, #0
 8001a94:	615a      	str	r2, [r3, #20]
    hdma_spi4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001a96:	4b34      	ldr	r3, [pc, #208]	@ (8001b68 <HAL_SPI_MspInit+0x2cc>)
 8001a98:	2200      	movs	r2, #0
 8001a9a:	619a      	str	r2, [r3, #24]
    hdma_spi4_rx.Init.Mode = DMA_NORMAL;
 8001a9c:	4b32      	ldr	r3, [pc, #200]	@ (8001b68 <HAL_SPI_MspInit+0x2cc>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	61da      	str	r2, [r3, #28]
    hdma_spi4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001aa2:	4b31      	ldr	r3, [pc, #196]	@ (8001b68 <HAL_SPI_MspInit+0x2cc>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	621a      	str	r2, [r3, #32]
    hdma_spi4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001aa8:	4b2f      	ldr	r3, [pc, #188]	@ (8001b68 <HAL_SPI_MspInit+0x2cc>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi4_rx) != HAL_OK)
 8001aae:	482e      	ldr	r0, [pc, #184]	@ (8001b68 <HAL_SPI_MspInit+0x2cc>)
 8001ab0:	f002 f802 	bl	8003ab8 <HAL_DMA_Init>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d001      	beq.n	8001abe <HAL_SPI_MspInit+0x222>
      Error_Handler();
 8001aba:	f7ff fc81 	bl	80013c0 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi4_rx);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	4a29      	ldr	r2, [pc, #164]	@ (8001b68 <HAL_SPI_MspInit+0x2cc>)
 8001ac2:	659a      	str	r2, [r3, #88]	@ 0x58
 8001ac4:	4a28      	ldr	r2, [pc, #160]	@ (8001b68 <HAL_SPI_MspInit+0x2cc>)
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_spi4_tx.Instance = DMA2_Stream1;
 8001aca:	4b29      	ldr	r3, [pc, #164]	@ (8001b70 <HAL_SPI_MspInit+0x2d4>)
 8001acc:	4a29      	ldr	r2, [pc, #164]	@ (8001b74 <HAL_SPI_MspInit+0x2d8>)
 8001ace:	601a      	str	r2, [r3, #0]
    hdma_spi4_tx.Init.Channel = DMA_CHANNEL_4;
 8001ad0:	4b27      	ldr	r3, [pc, #156]	@ (8001b70 <HAL_SPI_MspInit+0x2d4>)
 8001ad2:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001ad6:	605a      	str	r2, [r3, #4]
    hdma_spi4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001ad8:	4b25      	ldr	r3, [pc, #148]	@ (8001b70 <HAL_SPI_MspInit+0x2d4>)
 8001ada:	2240      	movs	r2, #64	@ 0x40
 8001adc:	609a      	str	r2, [r3, #8]
    hdma_spi4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001ade:	4b24      	ldr	r3, [pc, #144]	@ (8001b70 <HAL_SPI_MspInit+0x2d4>)
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	60da      	str	r2, [r3, #12]
    hdma_spi4_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001ae4:	4b22      	ldr	r3, [pc, #136]	@ (8001b70 <HAL_SPI_MspInit+0x2d4>)
 8001ae6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001aea:	611a      	str	r2, [r3, #16]
    hdma_spi4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001aec:	4b20      	ldr	r3, [pc, #128]	@ (8001b70 <HAL_SPI_MspInit+0x2d4>)
 8001aee:	2200      	movs	r2, #0
 8001af0:	615a      	str	r2, [r3, #20]
    hdma_spi4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001af2:	4b1f      	ldr	r3, [pc, #124]	@ (8001b70 <HAL_SPI_MspInit+0x2d4>)
 8001af4:	2200      	movs	r2, #0
 8001af6:	619a      	str	r2, [r3, #24]
    hdma_spi4_tx.Init.Mode = DMA_NORMAL;
 8001af8:	4b1d      	ldr	r3, [pc, #116]	@ (8001b70 <HAL_SPI_MspInit+0x2d4>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	61da      	str	r2, [r3, #28]
    hdma_spi4_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001afe:	4b1c      	ldr	r3, [pc, #112]	@ (8001b70 <HAL_SPI_MspInit+0x2d4>)
 8001b00:	2200      	movs	r2, #0
 8001b02:	621a      	str	r2, [r3, #32]
    hdma_spi4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001b04:	4b1a      	ldr	r3, [pc, #104]	@ (8001b70 <HAL_SPI_MspInit+0x2d4>)
 8001b06:	2200      	movs	r2, #0
 8001b08:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi4_tx) != HAL_OK)
 8001b0a:	4819      	ldr	r0, [pc, #100]	@ (8001b70 <HAL_SPI_MspInit+0x2d4>)
 8001b0c:	f001 ffd4 	bl	8003ab8 <HAL_DMA_Init>
 8001b10:	4603      	mov	r3, r0
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d001      	beq.n	8001b1a <HAL_SPI_MspInit+0x27e>
      Error_Handler();
 8001b16:	f7ff fc53 	bl	80013c0 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi4_tx);
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	4a14      	ldr	r2, [pc, #80]	@ (8001b70 <HAL_SPI_MspInit+0x2d4>)
 8001b1e:	655a      	str	r2, [r3, #84]	@ 0x54
 8001b20:	4a13      	ldr	r2, [pc, #76]	@ (8001b70 <HAL_SPI_MspInit+0x2d4>)
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(SPI4_IRQn, 5, 0);
 8001b26:	2200      	movs	r2, #0
 8001b28:	2105      	movs	r1, #5
 8001b2a:	2054      	movs	r0, #84	@ 0x54
 8001b2c:	f001 fc1c 	bl	8003368 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI4_IRQn);
 8001b30:	2054      	movs	r0, #84	@ 0x54
 8001b32:	f001 fc35 	bl	80033a0 <HAL_NVIC_EnableIRQ>
}
 8001b36:	bf00      	nop
 8001b38:	3730      	adds	r7, #48	@ 0x30
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}
 8001b3e:	bf00      	nop
 8001b40:	40013000 	.word	0x40013000
 8001b44:	40023800 	.word	0x40023800
 8001b48:	40020000 	.word	0x40020000
 8001b4c:	40020400 	.word	0x40020400
 8001b50:	200004ac 	.word	0x200004ac
 8001b54:	40026440 	.word	0x40026440
 8001b58:	2000050c 	.word	0x2000050c
 8001b5c:	40026458 	.word	0x40026458
 8001b60:	40013400 	.word	0x40013400
 8001b64:	40021000 	.word	0x40021000
 8001b68:	2000056c 	.word	0x2000056c
 8001b6c:	40026410 	.word	0x40026410
 8001b70:	200005cc 	.word	0x200005cc
 8001b74:	40026428 	.word	0x40026428

08001b78 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b084      	sub	sp, #16
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM7)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4a0d      	ldr	r2, [pc, #52]	@ (8001bbc <HAL_TIM_Base_MspInit+0x44>)
 8001b86:	4293      	cmp	r3, r2
 8001b88:	d113      	bne.n	8001bb2 <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM7_MspInit 0 */

    /* USER CODE END TIM7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 8001b8a:	4b0d      	ldr	r3, [pc, #52]	@ (8001bc0 <HAL_TIM_Base_MspInit+0x48>)
 8001b8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b8e:	4a0c      	ldr	r2, [pc, #48]	@ (8001bc0 <HAL_TIM_Base_MspInit+0x48>)
 8001b90:	f043 0320 	orr.w	r3, r3, #32
 8001b94:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b96:	4b0a      	ldr	r3, [pc, #40]	@ (8001bc0 <HAL_TIM_Base_MspInit+0x48>)
 8001b98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b9a:	f003 0320 	and.w	r3, r3, #32
 8001b9e:	60fb      	str	r3, [r7, #12]
 8001ba0:	68fb      	ldr	r3, [r7, #12]
    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 5, 0);
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	2105      	movs	r1, #5
 8001ba6:	2037      	movs	r0, #55	@ 0x37
 8001ba8:	f001 fbde 	bl	8003368 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001bac:	2037      	movs	r0, #55	@ 0x37
 8001bae:	f001 fbf7 	bl	80033a0 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM7_MspInit 1 */

  }

}
 8001bb2:	bf00      	nop
 8001bb4:	3710      	adds	r7, #16
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bd80      	pop	{r7, pc}
 8001bba:	bf00      	nop
 8001bbc:	40001400 	.word	0x40001400
 8001bc0:	40023800 	.word	0x40023800

08001bc4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b0b0      	sub	sp, #192	@ 0xc0
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bcc:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	601a      	str	r2, [r3, #0]
 8001bd4:	605a      	str	r2, [r3, #4]
 8001bd6:	609a      	str	r2, [r3, #8]
 8001bd8:	60da      	str	r2, [r3, #12]
 8001bda:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001bdc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001be0:	2284      	movs	r2, #132	@ 0x84
 8001be2:	2100      	movs	r1, #0
 8001be4:	4618      	mov	r0, r3
 8001be6:	f01c fbba 	bl	801e35e <memset>
  if(huart->Instance==UART4)
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	4aaf      	ldr	r2, [pc, #700]	@ (8001eac <HAL_UART_MspInit+0x2e8>)
 8001bf0:	4293      	cmp	r3, r2
 8001bf2:	f040 8095 	bne.w	8001d20 <HAL_UART_MspInit+0x15c>

    /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8001bf6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001bfa:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Uart4ClockSelection = RCC_UART4CLKSOURCE_SYSCLK;
 8001bfc:	2340      	movs	r3, #64	@ 0x40
 8001bfe:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001c00:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001c04:	4618      	mov	r0, r3
 8001c06:	f007 f8b7 	bl	8008d78 <HAL_RCCEx_PeriphCLKConfig>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d001      	beq.n	8001c14 <HAL_UART_MspInit+0x50>
    {
      Error_Handler();
 8001c10:	f7ff fbd6 	bl	80013c0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8001c14:	4ba6      	ldr	r3, [pc, #664]	@ (8001eb0 <HAL_UART_MspInit+0x2ec>)
 8001c16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c18:	4aa5      	ldr	r2, [pc, #660]	@ (8001eb0 <HAL_UART_MspInit+0x2ec>)
 8001c1a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001c1e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c20:	4ba3      	ldr	r3, [pc, #652]	@ (8001eb0 <HAL_UART_MspInit+0x2ec>)
 8001c22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c24:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001c28:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c2c:	4ba0      	ldr	r3, [pc, #640]	@ (8001eb0 <HAL_UART_MspInit+0x2ec>)
 8001c2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c30:	4a9f      	ldr	r2, [pc, #636]	@ (8001eb0 <HAL_UART_MspInit+0x2ec>)
 8001c32:	f043 0301 	orr.w	r3, r3, #1
 8001c36:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c38:	4b9d      	ldr	r3, [pc, #628]	@ (8001eb0 <HAL_UART_MspInit+0x2ec>)
 8001c3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c3c:	f003 0301 	and.w	r3, r3, #1
 8001c40:	623b      	str	r3, [r7, #32]
 8001c42:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c44:	4b9a      	ldr	r3, [pc, #616]	@ (8001eb0 <HAL_UART_MspInit+0x2ec>)
 8001c46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c48:	4a99      	ldr	r2, [pc, #612]	@ (8001eb0 <HAL_UART_MspInit+0x2ec>)
 8001c4a:	f043 0304 	orr.w	r3, r3, #4
 8001c4e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c50:	4b97      	ldr	r3, [pc, #604]	@ (8001eb0 <HAL_UART_MspInit+0x2ec>)
 8001c52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c54:	f003 0304 	and.w	r3, r3, #4
 8001c58:	61fb      	str	r3, [r7, #28]
 8001c5a:	69fb      	ldr	r3, [r7, #28]
    /**UART4 GPIO Configuration
    PA0/WKUP     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001c5c:	2301      	movs	r3, #1
 8001c5e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c62:	2302      	movs	r3, #2
 8001c64:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c6e:	2303      	movs	r3, #3
 8001c70:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001c74:	2308      	movs	r3, #8
 8001c76:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c7a:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001c7e:	4619      	mov	r1, r3
 8001c80:	488c      	ldr	r0, [pc, #560]	@ (8001eb4 <HAL_UART_MspInit+0x2f0>)
 8001c82:	f003 fe11 	bl	80058a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001c86:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001c8a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c8e:	2302      	movs	r3, #2
 8001c90:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c94:	2300      	movs	r3, #0
 8001c96:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c9a:	2303      	movs	r3, #3
 8001c9c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001ca0:	2308      	movs	r3, #8
 8001ca2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ca6:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001caa:	4619      	mov	r1, r3
 8001cac:	4882      	ldr	r0, [pc, #520]	@ (8001eb8 <HAL_UART_MspInit+0x2f4>)
 8001cae:	f003 fdfb 	bl	80058a8 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream2;
 8001cb2:	4b82      	ldr	r3, [pc, #520]	@ (8001ebc <HAL_UART_MspInit+0x2f8>)
 8001cb4:	4a82      	ldr	r2, [pc, #520]	@ (8001ec0 <HAL_UART_MspInit+0x2fc>)
 8001cb6:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 8001cb8:	4b80      	ldr	r3, [pc, #512]	@ (8001ebc <HAL_UART_MspInit+0x2f8>)
 8001cba:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001cbe:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001cc0:	4b7e      	ldr	r3, [pc, #504]	@ (8001ebc <HAL_UART_MspInit+0x2f8>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001cc6:	4b7d      	ldr	r3, [pc, #500]	@ (8001ebc <HAL_UART_MspInit+0x2f8>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001ccc:	4b7b      	ldr	r3, [pc, #492]	@ (8001ebc <HAL_UART_MspInit+0x2f8>)
 8001cce:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001cd2:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001cd4:	4b79      	ldr	r3, [pc, #484]	@ (8001ebc <HAL_UART_MspInit+0x2f8>)
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001cda:	4b78      	ldr	r3, [pc, #480]	@ (8001ebc <HAL_UART_MspInit+0x2f8>)
 8001cdc:	2200      	movs	r2, #0
 8001cde:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 8001ce0:	4b76      	ldr	r3, [pc, #472]	@ (8001ebc <HAL_UART_MspInit+0x2f8>)
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001ce6:	4b75      	ldr	r3, [pc, #468]	@ (8001ebc <HAL_UART_MspInit+0x2f8>)
 8001ce8:	2200      	movs	r2, #0
 8001cea:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001cec:	4b73      	ldr	r3, [pc, #460]	@ (8001ebc <HAL_UART_MspInit+0x2f8>)
 8001cee:	2200      	movs	r2, #0
 8001cf0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 8001cf2:	4872      	ldr	r0, [pc, #456]	@ (8001ebc <HAL_UART_MspInit+0x2f8>)
 8001cf4:	f001 fee0 	bl	8003ab8 <HAL_DMA_Init>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d001      	beq.n	8001d02 <HAL_UART_MspInit+0x13e>
    {
      Error_Handler();
 8001cfe:	f7ff fb5f 	bl	80013c0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	4a6d      	ldr	r2, [pc, #436]	@ (8001ebc <HAL_UART_MspInit+0x2f8>)
 8001d06:	675a      	str	r2, [r3, #116]	@ 0x74
 8001d08:	4a6c      	ldr	r2, [pc, #432]	@ (8001ebc <HAL_UART_MspInit+0x2f8>)
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 6, 0);
 8001d0e:	2200      	movs	r2, #0
 8001d10:	2106      	movs	r1, #6
 8001d12:	2034      	movs	r0, #52	@ 0x34
 8001d14:	f001 fb28 	bl	8003368 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8001d18:	2034      	movs	r0, #52	@ 0x34
 8001d1a:	f001 fb41 	bl	80033a0 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8001d1e:	e0c0      	b.n	8001ea2 <HAL_UART_MspInit+0x2de>
  else if(huart->Instance==USART2)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	4a67      	ldr	r2, [pc, #412]	@ (8001ec4 <HAL_UART_MspInit+0x300>)
 8001d26:	4293      	cmp	r3, r2
 8001d28:	d171      	bne.n	8001e0e <HAL_UART_MspInit+0x24a>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001d2a:	2380      	movs	r3, #128	@ 0x80
 8001d2c:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_SYSCLK;
 8001d2e:	2304      	movs	r3, #4
 8001d30:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001d32:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001d36:	4618      	mov	r0, r3
 8001d38:	f007 f81e 	bl	8008d78 <HAL_RCCEx_PeriphCLKConfig>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d001      	beq.n	8001d46 <HAL_UART_MspInit+0x182>
      Error_Handler();
 8001d42:	f7ff fb3d 	bl	80013c0 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001d46:	4b5a      	ldr	r3, [pc, #360]	@ (8001eb0 <HAL_UART_MspInit+0x2ec>)
 8001d48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d4a:	4a59      	ldr	r2, [pc, #356]	@ (8001eb0 <HAL_UART_MspInit+0x2ec>)
 8001d4c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d50:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d52:	4b57      	ldr	r3, [pc, #348]	@ (8001eb0 <HAL_UART_MspInit+0x2ec>)
 8001d54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d5a:	61bb      	str	r3, [r7, #24]
 8001d5c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d5e:	4b54      	ldr	r3, [pc, #336]	@ (8001eb0 <HAL_UART_MspInit+0x2ec>)
 8001d60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d62:	4a53      	ldr	r2, [pc, #332]	@ (8001eb0 <HAL_UART_MspInit+0x2ec>)
 8001d64:	f043 0308 	orr.w	r3, r3, #8
 8001d68:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d6a:	4b51      	ldr	r3, [pc, #324]	@ (8001eb0 <HAL_UART_MspInit+0x2ec>)
 8001d6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d6e:	f003 0308 	and.w	r3, r3, #8
 8001d72:	617b      	str	r3, [r7, #20]
 8001d74:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001d76:	2360      	movs	r3, #96	@ 0x60
 8001d78:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d7c:	2302      	movs	r3, #2
 8001d7e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d82:	2300      	movs	r3, #0
 8001d84:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d88:	2303      	movs	r3, #3
 8001d8a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001d8e:	2307      	movs	r3, #7
 8001d90:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d94:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001d98:	4619      	mov	r1, r3
 8001d9a:	484b      	ldr	r0, [pc, #300]	@ (8001ec8 <HAL_UART_MspInit+0x304>)
 8001d9c:	f003 fd84 	bl	80058a8 <HAL_GPIO_Init>
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8001da0:	4b4a      	ldr	r3, [pc, #296]	@ (8001ecc <HAL_UART_MspInit+0x308>)
 8001da2:	4a4b      	ldr	r2, [pc, #300]	@ (8001ed0 <HAL_UART_MspInit+0x30c>)
 8001da4:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8001da6:	4b49      	ldr	r3, [pc, #292]	@ (8001ecc <HAL_UART_MspInit+0x308>)
 8001da8:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001dac:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001dae:	4b47      	ldr	r3, [pc, #284]	@ (8001ecc <HAL_UART_MspInit+0x308>)
 8001db0:	2240      	movs	r2, #64	@ 0x40
 8001db2:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001db4:	4b45      	ldr	r3, [pc, #276]	@ (8001ecc <HAL_UART_MspInit+0x308>)
 8001db6:	2200      	movs	r2, #0
 8001db8:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001dba:	4b44      	ldr	r3, [pc, #272]	@ (8001ecc <HAL_UART_MspInit+0x308>)
 8001dbc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001dc0:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001dc2:	4b42      	ldr	r3, [pc, #264]	@ (8001ecc <HAL_UART_MspInit+0x308>)
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001dc8:	4b40      	ldr	r3, [pc, #256]	@ (8001ecc <HAL_UART_MspInit+0x308>)
 8001dca:	2200      	movs	r2, #0
 8001dcc:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8001dce:	4b3f      	ldr	r3, [pc, #252]	@ (8001ecc <HAL_UART_MspInit+0x308>)
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001dd4:	4b3d      	ldr	r3, [pc, #244]	@ (8001ecc <HAL_UART_MspInit+0x308>)
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001dda:	4b3c      	ldr	r3, [pc, #240]	@ (8001ecc <HAL_UART_MspInit+0x308>)
 8001ddc:	2200      	movs	r2, #0
 8001dde:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8001de0:	483a      	ldr	r0, [pc, #232]	@ (8001ecc <HAL_UART_MspInit+0x308>)
 8001de2:	f001 fe69 	bl	8003ab8 <HAL_DMA_Init>
 8001de6:	4603      	mov	r3, r0
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d001      	beq.n	8001df0 <HAL_UART_MspInit+0x22c>
      Error_Handler();
 8001dec:	f7ff fae8 	bl	80013c0 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	4a36      	ldr	r2, [pc, #216]	@ (8001ecc <HAL_UART_MspInit+0x308>)
 8001df4:	671a      	str	r2, [r3, #112]	@ 0x70
 8001df6:	4a35      	ldr	r2, [pc, #212]	@ (8001ecc <HAL_UART_MspInit+0x308>)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 6, 0);
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	2106      	movs	r1, #6
 8001e00:	2026      	movs	r0, #38	@ 0x26
 8001e02:	f001 fab1 	bl	8003368 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001e06:	2026      	movs	r0, #38	@ 0x26
 8001e08:	f001 faca 	bl	80033a0 <HAL_NVIC_EnableIRQ>
}
 8001e0c:	e049      	b.n	8001ea2 <HAL_UART_MspInit+0x2de>
  else if(huart->Instance==USART3)
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	4a30      	ldr	r2, [pc, #192]	@ (8001ed4 <HAL_UART_MspInit+0x310>)
 8001e14:	4293      	cmp	r3, r2
 8001e16:	d144      	bne.n	8001ea2 <HAL_UART_MspInit+0x2de>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001e18:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001e1c:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001e22:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001e26:	4618      	mov	r0, r3
 8001e28:	f006 ffa6 	bl	8008d78 <HAL_RCCEx_PeriphCLKConfig>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d001      	beq.n	8001e36 <HAL_UART_MspInit+0x272>
      Error_Handler();
 8001e32:	f7ff fac5 	bl	80013c0 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001e36:	4b1e      	ldr	r3, [pc, #120]	@ (8001eb0 <HAL_UART_MspInit+0x2ec>)
 8001e38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e3a:	4a1d      	ldr	r2, [pc, #116]	@ (8001eb0 <HAL_UART_MspInit+0x2ec>)
 8001e3c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001e40:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e42:	4b1b      	ldr	r3, [pc, #108]	@ (8001eb0 <HAL_UART_MspInit+0x2ec>)
 8001e44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e46:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001e4a:	613b      	str	r3, [r7, #16]
 8001e4c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001e4e:	4b18      	ldr	r3, [pc, #96]	@ (8001eb0 <HAL_UART_MspInit+0x2ec>)
 8001e50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e52:	4a17      	ldr	r2, [pc, #92]	@ (8001eb0 <HAL_UART_MspInit+0x2ec>)
 8001e54:	f043 0308 	orr.w	r3, r3, #8
 8001e58:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e5a:	4b15      	ldr	r3, [pc, #84]	@ (8001eb0 <HAL_UART_MspInit+0x2ec>)
 8001e5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e5e:	f003 0308 	and.w	r3, r3, #8
 8001e62:	60fb      	str	r3, [r7, #12]
 8001e64:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001e66:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001e6a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e6e:	2302      	movs	r3, #2
 8001e70:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e74:	2300      	movs	r3, #0
 8001e76:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e7a:	2303      	movs	r3, #3
 8001e7c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001e80:	2307      	movs	r3, #7
 8001e82:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e86:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001e8a:	4619      	mov	r1, r3
 8001e8c:	480e      	ldr	r0, [pc, #56]	@ (8001ec8 <HAL_UART_MspInit+0x304>)
 8001e8e:	f003 fd0b 	bl	80058a8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8001e92:	2200      	movs	r2, #0
 8001e94:	2105      	movs	r1, #5
 8001e96:	2027      	movs	r0, #39	@ 0x27
 8001e98:	f001 fa66 	bl	8003368 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001e9c:	2027      	movs	r0, #39	@ 0x27
 8001e9e:	f001 fa7f 	bl	80033a0 <HAL_NVIC_EnableIRQ>
}
 8001ea2:	bf00      	nop
 8001ea4:	37c0      	adds	r7, #192	@ 0xc0
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}
 8001eaa:	bf00      	nop
 8001eac:	40004c00 	.word	0x40004c00
 8001eb0:	40023800 	.word	0x40023800
 8001eb4:	40020000 	.word	0x40020000
 8001eb8:	40020800 	.word	0x40020800
 8001ebc:	20000810 	.word	0x20000810
 8001ec0:	40026040 	.word	0x40026040
 8001ec4:	40004400 	.word	0x40004400
 8001ec8:	40020c00 	.word	0x40020c00
 8001ecc:	20000870 	.word	0x20000870
 8001ed0:	400260a0 	.word	0x400260a0
 8001ed4:	40004800 	.word	0x40004800

08001ed8 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b0ac      	sub	sp, #176	@ 0xb0
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ee0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	601a      	str	r2, [r3, #0]
 8001ee8:	605a      	str	r2, [r3, #4]
 8001eea:	609a      	str	r2, [r3, #8]
 8001eec:	60da      	str	r2, [r3, #12]
 8001eee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001ef0:	f107 0318 	add.w	r3, r7, #24
 8001ef4:	2284      	movs	r2, #132	@ 0x84
 8001ef6:	2100      	movs	r1, #0
 8001ef8:	4618      	mov	r0, r3
 8001efa:	f01c fa30 	bl	801e35e <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001f06:	d159      	bne.n	8001fbc <HAL_PCD_MspInit+0xe4>

    /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8001f08:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001f0c:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8001f0e:	2300      	movs	r3, #0
 8001f10:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001f14:	f107 0318 	add.w	r3, r7, #24
 8001f18:	4618      	mov	r0, r3
 8001f1a:	f006 ff2d 	bl	8008d78 <HAL_RCCEx_PeriphCLKConfig>
 8001f1e:	4603      	mov	r3, r0
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d001      	beq.n	8001f28 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8001f24:	f7ff fa4c 	bl	80013c0 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f28:	4b26      	ldr	r3, [pc, #152]	@ (8001fc4 <HAL_PCD_MspInit+0xec>)
 8001f2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f2c:	4a25      	ldr	r2, [pc, #148]	@ (8001fc4 <HAL_PCD_MspInit+0xec>)
 8001f2e:	f043 0301 	orr.w	r3, r3, #1
 8001f32:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f34:	4b23      	ldr	r3, [pc, #140]	@ (8001fc4 <HAL_PCD_MspInit+0xec>)
 8001f36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f38:	f003 0301 	and.w	r3, r3, #1
 8001f3c:	617b      	str	r3, [r7, #20]
 8001f3e:	697b      	ldr	r3, [r7, #20]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001f40:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8001f44:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f48:	2302      	movs	r3, #2
 8001f4a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f54:	2303      	movs	r3, #3
 8001f56:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001f5a:	230a      	movs	r3, #10
 8001f5c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f60:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001f64:	4619      	mov	r1, r3
 8001f66:	4818      	ldr	r0, [pc, #96]	@ (8001fc8 <HAL_PCD_MspInit+0xf0>)
 8001f68:	f003 fc9e 	bl	80058a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001f6c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001f70:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f74:	2300      	movs	r3, #0
 8001f76:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001f80:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001f84:	4619      	mov	r1, r3
 8001f86:	4810      	ldr	r0, [pc, #64]	@ (8001fc8 <HAL_PCD_MspInit+0xf0>)
 8001f88:	f003 fc8e 	bl	80058a8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001f8c:	4b0d      	ldr	r3, [pc, #52]	@ (8001fc4 <HAL_PCD_MspInit+0xec>)
 8001f8e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f90:	4a0c      	ldr	r2, [pc, #48]	@ (8001fc4 <HAL_PCD_MspInit+0xec>)
 8001f92:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001f96:	6353      	str	r3, [r2, #52]	@ 0x34
 8001f98:	4b0a      	ldr	r3, [pc, #40]	@ (8001fc4 <HAL_PCD_MspInit+0xec>)
 8001f9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f9c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001fa0:	613b      	str	r3, [r7, #16]
 8001fa2:	693b      	ldr	r3, [r7, #16]
 8001fa4:	4b07      	ldr	r3, [pc, #28]	@ (8001fc4 <HAL_PCD_MspInit+0xec>)
 8001fa6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fa8:	4a06      	ldr	r2, [pc, #24]	@ (8001fc4 <HAL_PCD_MspInit+0xec>)
 8001faa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001fae:	6453      	str	r3, [r2, #68]	@ 0x44
 8001fb0:	4b04      	ldr	r3, [pc, #16]	@ (8001fc4 <HAL_PCD_MspInit+0xec>)
 8001fb2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fb4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001fb8:	60fb      	str	r3, [r7, #12]
 8001fba:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8001fbc:	bf00      	nop
 8001fbe:	37b0      	adds	r7, #176	@ 0xb0
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	bd80      	pop	{r7, pc}
 8001fc4:	40023800 	.word	0x40023800
 8001fc8:	40020000 	.word	0x40020000

08001fcc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b08e      	sub	sp, #56	@ 0x38
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001fdc:	4b33      	ldr	r3, [pc, #204]	@ (80020ac <HAL_InitTick+0xe0>)
 8001fde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fe0:	4a32      	ldr	r2, [pc, #200]	@ (80020ac <HAL_InitTick+0xe0>)
 8001fe2:	f043 0310 	orr.w	r3, r3, #16
 8001fe6:	6413      	str	r3, [r2, #64]	@ 0x40
 8001fe8:	4b30      	ldr	r3, [pc, #192]	@ (80020ac <HAL_InitTick+0xe0>)
 8001fea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fec:	f003 0310 	and.w	r3, r3, #16
 8001ff0:	60fb      	str	r3, [r7, #12]
 8001ff2:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001ff4:	f107 0210 	add.w	r2, r7, #16
 8001ff8:	f107 0314 	add.w	r3, r7, #20
 8001ffc:	4611      	mov	r1, r2
 8001ffe:	4618      	mov	r0, r3
 8002000:	f006 fe88 	bl	8008d14 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002004:	6a3b      	ldr	r3, [r7, #32]
 8002006:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002008:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800200a:	2b00      	cmp	r3, #0
 800200c:	d103      	bne.n	8002016 <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800200e:	f006 fe59 	bl	8008cc4 <HAL_RCC_GetPCLK1Freq>
 8002012:	6378      	str	r0, [r7, #52]	@ 0x34
 8002014:	e004      	b.n	8002020 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002016:	f006 fe55 	bl	8008cc4 <HAL_RCC_GetPCLK1Freq>
 800201a:	4603      	mov	r3, r0
 800201c:	005b      	lsls	r3, r3, #1
 800201e:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002020:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002022:	4a23      	ldr	r2, [pc, #140]	@ (80020b0 <HAL_InitTick+0xe4>)
 8002024:	fba2 2303 	umull	r2, r3, r2, r3
 8002028:	0c9b      	lsrs	r3, r3, #18
 800202a:	3b01      	subs	r3, #1
 800202c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800202e:	4b21      	ldr	r3, [pc, #132]	@ (80020b4 <HAL_InitTick+0xe8>)
 8002030:	4a21      	ldr	r2, [pc, #132]	@ (80020b8 <HAL_InitTick+0xec>)
 8002032:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002034:	4b1f      	ldr	r3, [pc, #124]	@ (80020b4 <HAL_InitTick+0xe8>)
 8002036:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800203a:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800203c:	4a1d      	ldr	r2, [pc, #116]	@ (80020b4 <HAL_InitTick+0xe8>)
 800203e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002040:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002042:	4b1c      	ldr	r3, [pc, #112]	@ (80020b4 <HAL_InitTick+0xe8>)
 8002044:	2200      	movs	r2, #0
 8002046:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002048:	4b1a      	ldr	r3, [pc, #104]	@ (80020b4 <HAL_InitTick+0xe8>)
 800204a:	2200      	movs	r2, #0
 800204c:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800204e:	4b19      	ldr	r3, [pc, #100]	@ (80020b4 <HAL_InitTick+0xe8>)
 8002050:	2200      	movs	r2, #0
 8002052:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8002054:	4817      	ldr	r0, [pc, #92]	@ (80020b4 <HAL_InitTick+0xe8>)
 8002056:	f009 f8e9 	bl	800b22c <HAL_TIM_Base_Init>
 800205a:	4603      	mov	r3, r0
 800205c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8002060:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002064:	2b00      	cmp	r3, #0
 8002066:	d11b      	bne.n	80020a0 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8002068:	4812      	ldr	r0, [pc, #72]	@ (80020b4 <HAL_InitTick+0xe8>)
 800206a:	f009 f937 	bl	800b2dc <HAL_TIM_Base_Start_IT>
 800206e:	4603      	mov	r3, r0
 8002070:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8002074:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002078:	2b00      	cmp	r3, #0
 800207a:	d111      	bne.n	80020a0 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800207c:	2036      	movs	r0, #54	@ 0x36
 800207e:	f001 f98f 	bl	80033a0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	2b0f      	cmp	r3, #15
 8002086:	d808      	bhi.n	800209a <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8002088:	2200      	movs	r2, #0
 800208a:	6879      	ldr	r1, [r7, #4]
 800208c:	2036      	movs	r0, #54	@ 0x36
 800208e:	f001 f96b 	bl	8003368 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002092:	4a0a      	ldr	r2, [pc, #40]	@ (80020bc <HAL_InitTick+0xf0>)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	6013      	str	r3, [r2, #0]
 8002098:	e002      	b.n	80020a0 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 800209a:	2301      	movs	r3, #1
 800209c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80020a0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80020a4:	4618      	mov	r0, r3
 80020a6:	3738      	adds	r7, #56	@ 0x38
 80020a8:	46bd      	mov	sp, r7
 80020aa:	bd80      	pop	{r7, pc}
 80020ac:	40023800 	.word	0x40023800
 80020b0:	431bde83 	.word	0x431bde83
 80020b4:	20000df0 	.word	0x20000df0
 80020b8:	40001000 	.word	0x40001000
 80020bc:	20000004 	.word	0x20000004

080020c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020c0:	b480      	push	{r7}
 80020c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80020c4:	bf00      	nop
 80020c6:	e7fd      	b.n	80020c4 <NMI_Handler+0x4>

080020c8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b082      	sub	sp, #8
 80020cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	printf("!!! HARD FAULT HANDLER !!!\n\r");
 80020ce:	4809      	ldr	r0, [pc, #36]	@ (80020f4 <HardFault_Handler+0x2c>)
 80020d0:	f01c f8e0 	bl	801e294 <iprintf>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
    // RED LED toggle for visual indication
  	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 80020d4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80020d8:	4807      	ldr	r0, [pc, #28]	@ (80020f8 <HardFault_Handler+0x30>)
 80020da:	f003 feb6 	bl	8005e4a <HAL_GPIO_TogglePin>
  	for(volatile int i=0; i<1000000; i++);
 80020de:	2300      	movs	r3, #0
 80020e0:	607b      	str	r3, [r7, #4]
 80020e2:	e002      	b.n	80020ea <HardFault_Handler+0x22>
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	3301      	adds	r3, #1
 80020e8:	607b      	str	r3, [r7, #4]
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	4a03      	ldr	r2, [pc, #12]	@ (80020fc <HardFault_Handler+0x34>)
 80020ee:	4293      	cmp	r3, r2
 80020f0:	ddf8      	ble.n	80020e4 <HardFault_Handler+0x1c>
  	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 80020f2:	e7ef      	b.n	80020d4 <HardFault_Handler+0xc>
 80020f4:	0801f1f8 	.word	0x0801f1f8
 80020f8:	40020400 	.word	0x40020400
 80020fc:	000f423f 	.word	0x000f423f

08002100 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */
	  printf("!!! HARD FAULT HANDLER !!!\n\r");
 8002104:	4802      	ldr	r0, [pc, #8]	@ (8002110 <MemManage_Handler+0x10>)
 8002106:	f01c f8c5 	bl	801e294 <iprintf>
  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800210a:	bf00      	nop
 800210c:	e7fd      	b.n	800210a <MemManage_Handler+0xa>
 800210e:	bf00      	nop
 8002110:	0801f1f8 	.word	0x0801f1f8

08002114 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */
	  printf("!!! HARD FAULT HANDLER !!!\n\r");
 8002118:	4802      	ldr	r0, [pc, #8]	@ (8002124 <BusFault_Handler+0x10>)
 800211a:	f01c f8bb 	bl	801e294 <iprintf>
  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800211e:	bf00      	nop
 8002120:	e7fd      	b.n	800211e <BusFault_Handler+0xa>
 8002122:	bf00      	nop
 8002124:	0801f1f8 	.word	0x0801f1f8

08002128 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002128:	b480      	push	{r7}
 800212a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800212c:	bf00      	nop
 800212e:	e7fd      	b.n	800212c <UsageFault_Handler+0x4>

08002130 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002130:	b480      	push	{r7}
 8002132:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002134:	bf00      	nop
 8002136:	46bd      	mov	sp, r7
 8002138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213c:	4770      	bx	lr

0800213e <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 800213e:	b480      	push	{r7}
 8002140:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8002142:	bf00      	nop
 8002144:	46bd      	mov	sp, r7
 8002146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214a:	4770      	bx	lr

0800214c <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8002150:	4802      	ldr	r0, [pc, #8]	@ (800215c <DMA1_Stream0_IRQHandler+0x10>)
 8002152:	f001 feaf 	bl	8003eb4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8002156:	bf00      	nop
 8002158:	bd80      	pop	{r7, pc}
 800215a:	bf00      	nop
 800215c:	20000324 	.word	0x20000324

08002160 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8002164:	4802      	ldr	r0, [pc, #8]	@ (8002170 <DMA1_Stream2_IRQHandler+0x10>)
 8002166:	f001 fea5 	bl	8003eb4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 800216a:	bf00      	nop
 800216c:	bd80      	pop	{r7, pc}
 800216e:	bf00      	nop
 8002170:	20000810 	.word	0x20000810

08002174 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c4_tx);
 8002178:	4802      	ldr	r0, [pc, #8]	@ (8002184 <DMA1_Stream5_IRQHandler+0x10>)
 800217a:	f001 fe9b 	bl	8003eb4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800217e:	bf00      	nop
 8002180:	bd80      	pop	{r7, pc}
 8002182:	bf00      	nop
 8002184:	20000384 	.word	0x20000384

08002188 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 800218c:	4802      	ldr	r0, [pc, #8]	@ (8002198 <DMA1_Stream6_IRQHandler+0x10>)
 800218e:	f001 fe91 	bl	8003eb4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8002192:	bf00      	nop
 8002194:	bd80      	pop	{r7, pc}
 8002196:	bf00      	nop
 8002198:	20000870 	.word	0x20000870

0800219c <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80021a0:	4802      	ldr	r0, [pc, #8]	@ (80021ac <ADC_IRQHandler+0x10>)
 80021a2:	f000 fc75 	bl	8002a90 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80021a6:	bf00      	nop
 80021a8:	bd80      	pop	{r7, pc}
 80021aa:	bf00      	nop
 80021ac:	200001fc 	.word	0x200001fc

080021b0 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80021b4:	4802      	ldr	r0, [pc, #8]	@ (80021c0 <I2C1_EV_IRQHandler+0x10>)
 80021b6:	f004 f9fb 	bl	80065b0 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80021ba:	bf00      	nop
 80021bc:	bd80      	pop	{r7, pc}
 80021be:	bf00      	nop
 80021c0:	2000027c 	.word	0x2000027c

080021c4 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 80021c8:	4802      	ldr	r0, [pc, #8]	@ (80021d4 <I2C1_ER_IRQHandler+0x10>)
 80021ca:	f004 fa0b 	bl	80065e4 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 80021ce:	bf00      	nop
 80021d0:	bd80      	pop	{r7, pc}
 80021d2:	bf00      	nop
 80021d4:	2000027c 	.word	0x2000027c

080021d8 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80021dc:	4802      	ldr	r0, [pc, #8]	@ (80021e8 <SPI1_IRQHandler+0x10>)
 80021de:	f008 faf9 	bl	800a7d4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80021e2:	bf00      	nop
 80021e4:	bd80      	pop	{r7, pc}
 80021e6:	bf00      	nop
 80021e8:	200003e4 	.word	0x200003e4

080021ec <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80021f0:	4802      	ldr	r0, [pc, #8]	@ (80021fc <USART2_IRQHandler+0x10>)
 80021f2:	f009 fed1 	bl	800bf98 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80021f6:	bf00      	nop
 80021f8:	bd80      	pop	{r7, pc}
 80021fa:	bf00      	nop
 80021fc:	20000700 	.word	0x20000700

08002200 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002204:	4802      	ldr	r0, [pc, #8]	@ (8002210 <USART3_IRQHandler+0x10>)
 8002206:	f009 fec7 	bl	800bf98 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800220a:	bf00      	nop
 800220c:	bd80      	pop	{r7, pc}
 800220e:	bf00      	nop
 8002210:	20000788 	.word	0x20000788

08002214 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_Btn_Pin);
 8002218:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800221c:	f003 fe30 	bl	8005e80 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002220:	bf00      	nop
 8002222:	bd80      	pop	{r7, pc}

08002224 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8002228:	4802      	ldr	r0, [pc, #8]	@ (8002234 <UART4_IRQHandler+0x10>)
 800222a:	f009 feb5 	bl	800bf98 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 800222e:	bf00      	nop
 8002230:	bd80      	pop	{r7, pc}
 8002232:	bf00      	nop
 8002234:	20000678 	.word	0x20000678

08002238 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  if (hdac.State != HAL_DAC_STATE_RESET) {
 800223c:	4b06      	ldr	r3, [pc, #24]	@ (8002258 <TIM6_DAC_IRQHandler+0x20>)
 800223e:	791b      	ldrb	r3, [r3, #4]
 8002240:	b2db      	uxtb	r3, r3
 8002242:	2b00      	cmp	r3, #0
 8002244:	d002      	beq.n	800224c <TIM6_DAC_IRQHandler+0x14>
    HAL_DAC_IRQHandler(&hdac);
 8002246:	4804      	ldr	r0, [pc, #16]	@ (8002258 <TIM6_DAC_IRQHandler+0x20>)
 8002248:	f001 fb49 	bl	80038de <HAL_DAC_IRQHandler>
  }
  HAL_TIM_IRQHandler(&htim6);
 800224c:	4803      	ldr	r0, [pc, #12]	@ (800225c <TIM6_DAC_IRQHandler+0x24>)
 800224e:	f009 f8ed 	bl	800b42c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002252:	bf00      	nop
 8002254:	bd80      	pop	{r7, pc}
 8002256:	bf00      	nop
 8002258:	20000268 	.word	0x20000268
 800225c:	20000df0 	.word	0x20000df0

08002260 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002264:	4802      	ldr	r0, [pc, #8]	@ (8002270 <TIM7_IRQHandler+0x10>)
 8002266:	f009 f8e1 	bl	800b42c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800226a:	bf00      	nop
 800226c:	bd80      	pop	{r7, pc}
 800226e:	bf00      	nop
 8002270:	2000062c 	.word	0x2000062c

08002274 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi4_rx);
 8002278:	4802      	ldr	r0, [pc, #8]	@ (8002284 <DMA2_Stream0_IRQHandler+0x10>)
 800227a:	f001 fe1b 	bl	8003eb4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800227e:	bf00      	nop
 8002280:	bd80      	pop	{r7, pc}
 8002282:	bf00      	nop
 8002284:	2000056c 	.word	0x2000056c

08002288 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi4_tx);
 800228c:	4802      	ldr	r0, [pc, #8]	@ (8002298 <DMA2_Stream1_IRQHandler+0x10>)
 800228e:	f001 fe11 	bl	8003eb4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8002292:	bf00      	nop
 8002294:	bd80      	pop	{r7, pc}
 8002296:	bf00      	nop
 8002298:	200005cc 	.word	0x200005cc

0800229c <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 80022a0:	4802      	ldr	r0, [pc, #8]	@ (80022ac <DMA2_Stream2_IRQHandler+0x10>)
 80022a2:	f001 fe07 	bl	8003eb4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80022a6:	bf00      	nop
 80022a8:	bd80      	pop	{r7, pc}
 80022aa:	bf00      	nop
 80022ac:	200004ac 	.word	0x200004ac

080022b0 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80022b4:	4802      	ldr	r0, [pc, #8]	@ (80022c0 <DMA2_Stream3_IRQHandler+0x10>)
 80022b6:	f001 fdfd 	bl	8003eb4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 80022ba:	bf00      	nop
 80022bc:	bd80      	pop	{r7, pc}
 80022be:	bf00      	nop
 80022c0:	2000050c 	.word	0x2000050c

080022c4 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */
//	printf("ETH_IRQHandler was called\n\r");
  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 80022c8:	4802      	ldr	r0, [pc, #8]	@ (80022d4 <ETH_IRQHandler+0x10>)
 80022ca:	f002 fc05 	bl	8004ad8 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 80022ce:	bf00      	nop
 80022d0:	bd80      	pop	{r7, pc}
 80022d2:	bf00      	nop
 80022d4:	2000a1c8 	.word	0x2000a1c8

080022d8 <ETH_WKUP_IRQHandler>:

/**
  * @brief This function handles Ethernet wake-up interrupt through EXTI line 19.
  */
void ETH_WKUP_IRQHandler(void)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_WKUP_IRQn 0 */

  /* USER CODE END ETH_WKUP_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 80022dc:	4802      	ldr	r0, [pc, #8]	@ (80022e8 <ETH_WKUP_IRQHandler+0x10>)
 80022de:	f002 fbfb 	bl	8004ad8 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_WKUP_IRQn 1 */

  /* USER CODE END ETH_WKUP_IRQn 1 */
}
 80022e2:	bf00      	nop
 80022e4:	bd80      	pop	{r7, pc}
 80022e6:	bf00      	nop
 80022e8:	2000a1c8 	.word	0x2000a1c8

080022ec <FPU_IRQHandler>:

/**
  * @brief This function handles FPU global interrupt.
  */
void FPU_IRQHandler(void)
{
 80022ec:	b480      	push	{r7}
 80022ee:	af00      	add	r7, sp, #0

  /* USER CODE END FPU_IRQn 0 */
  /* USER CODE BEGIN FPU_IRQn 1 */

  /* USER CODE END FPU_IRQn 1 */
}
 80022f0:	bf00      	nop
 80022f2:	46bd      	mov	sp, r7
 80022f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f8:	4770      	bx	lr
	...

080022fc <SPI4_IRQHandler>:

/**
  * @brief This function handles SPI4 global interrupt.
  */
void SPI4_IRQHandler(void)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI4_IRQn 0 */

  /* USER CODE END SPI4_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi4);
 8002300:	4802      	ldr	r0, [pc, #8]	@ (800230c <SPI4_IRQHandler+0x10>)
 8002302:	f008 fa67 	bl	800a7d4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI4_IRQn 1 */

  /* USER CODE END SPI4_IRQn 1 */
}
 8002306:	bf00      	nop
 8002308:	bd80      	pop	{r7, pc}
 800230a:	bf00      	nop
 800230c:	20000448 	.word	0x20000448

08002310 <I2C4_EV_IRQHandler>:

/**
  * @brief This function handles I2C4 event interrupt.
  */
void I2C4_EV_IRQHandler(void)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C4_EV_IRQn 0 */

  /* USER CODE END I2C4_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c4);
 8002314:	4802      	ldr	r0, [pc, #8]	@ (8002320 <I2C4_EV_IRQHandler+0x10>)
 8002316:	f004 f94b 	bl	80065b0 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C4_EV_IRQn 1 */

  /* USER CODE END I2C4_EV_IRQn 1 */
}
 800231a:	bf00      	nop
 800231c:	bd80      	pop	{r7, pc}
 800231e:	bf00      	nop
 8002320:	200002d0 	.word	0x200002d0

08002324 <I2C4_ER_IRQHandler>:

/**
  * @brief This function handles I2C4 error interrupt.
  */
void I2C4_ER_IRQHandler(void)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C4_ER_IRQn 0 */

  /* USER CODE END I2C4_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c4);
 8002328:	4802      	ldr	r0, [pc, #8]	@ (8002334 <I2C4_ER_IRQHandler+0x10>)
 800232a:	f004 f95b 	bl	80065e4 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C4_ER_IRQn 1 */

  /* USER CODE END I2C4_ER_IRQn 1 */
}
 800232e:	bf00      	nop
 8002330:	bd80      	pop	{r7, pc}
 8002332:	bf00      	nop
 8002334:	200002d0 	.word	0x200002d0

08002338 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002338:	b480      	push	{r7}
 800233a:	af00      	add	r7, sp, #0
  return 1;
 800233c:	2301      	movs	r3, #1
}
 800233e:	4618      	mov	r0, r3
 8002340:	46bd      	mov	sp, r7
 8002342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002346:	4770      	bx	lr

08002348 <_kill>:

int _kill(int pid, int sig)
{
 8002348:	b480      	push	{r7}
 800234a:	b083      	sub	sp, #12
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
 8002350:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002352:	4b05      	ldr	r3, [pc, #20]	@ (8002368 <_kill+0x20>)
 8002354:	2216      	movs	r2, #22
 8002356:	601a      	str	r2, [r3, #0]
  return -1;
 8002358:	f04f 33ff 	mov.w	r3, #4294967295
}
 800235c:	4618      	mov	r0, r3
 800235e:	370c      	adds	r7, #12
 8002360:	46bd      	mov	sp, r7
 8002362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002366:	4770      	bx	lr
 8002368:	20027e5c 	.word	0x20027e5c

0800236c <_exit>:

void _exit (int status)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b082      	sub	sp, #8
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002374:	f04f 31ff 	mov.w	r1, #4294967295
 8002378:	6878      	ldr	r0, [r7, #4]
 800237a:	f7ff ffe5 	bl	8002348 <_kill>
  while (1) {}    /* Make sure we hang here */
 800237e:	bf00      	nop
 8002380:	e7fd      	b.n	800237e <_exit+0x12>

08002382 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002382:	b580      	push	{r7, lr}
 8002384:	b086      	sub	sp, #24
 8002386:	af00      	add	r7, sp, #0
 8002388:	60f8      	str	r0, [r7, #12]
 800238a:	60b9      	str	r1, [r7, #8]
 800238c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800238e:	2300      	movs	r3, #0
 8002390:	617b      	str	r3, [r7, #20]
 8002392:	e00a      	b.n	80023aa <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002394:	f3af 8000 	nop.w
 8002398:	4601      	mov	r1, r0
 800239a:	68bb      	ldr	r3, [r7, #8]
 800239c:	1c5a      	adds	r2, r3, #1
 800239e:	60ba      	str	r2, [r7, #8]
 80023a0:	b2ca      	uxtb	r2, r1
 80023a2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023a4:	697b      	ldr	r3, [r7, #20]
 80023a6:	3301      	adds	r3, #1
 80023a8:	617b      	str	r3, [r7, #20]
 80023aa:	697a      	ldr	r2, [r7, #20]
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	429a      	cmp	r2, r3
 80023b0:	dbf0      	blt.n	8002394 <_read+0x12>
  }

  return len;
 80023b2:	687b      	ldr	r3, [r7, #4]
}
 80023b4:	4618      	mov	r0, r3
 80023b6:	3718      	adds	r7, #24
 80023b8:	46bd      	mov	sp, r7
 80023ba:	bd80      	pop	{r7, pc}

080023bc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b086      	sub	sp, #24
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	60f8      	str	r0, [r7, #12]
 80023c4:	60b9      	str	r1, [r7, #8]
 80023c6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023c8:	2300      	movs	r3, #0
 80023ca:	617b      	str	r3, [r7, #20]
 80023cc:	e009      	b.n	80023e2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80023ce:	68bb      	ldr	r3, [r7, #8]
 80023d0:	1c5a      	adds	r2, r3, #1
 80023d2:	60ba      	str	r2, [r7, #8]
 80023d4:	781b      	ldrb	r3, [r3, #0]
 80023d6:	4618      	mov	r0, r3
 80023d8:	f7fe ff1a 	bl	8001210 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023dc:	697b      	ldr	r3, [r7, #20]
 80023de:	3301      	adds	r3, #1
 80023e0:	617b      	str	r3, [r7, #20]
 80023e2:	697a      	ldr	r2, [r7, #20]
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	429a      	cmp	r2, r3
 80023e8:	dbf1      	blt.n	80023ce <_write+0x12>
  }
  return len;
 80023ea:	687b      	ldr	r3, [r7, #4]
}
 80023ec:	4618      	mov	r0, r3
 80023ee:	3718      	adds	r7, #24
 80023f0:	46bd      	mov	sp, r7
 80023f2:	bd80      	pop	{r7, pc}

080023f4 <_close>:

int _close(int file)
{
 80023f4:	b480      	push	{r7}
 80023f6:	b083      	sub	sp, #12
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80023fc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002400:	4618      	mov	r0, r3
 8002402:	370c      	adds	r7, #12
 8002404:	46bd      	mov	sp, r7
 8002406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240a:	4770      	bx	lr

0800240c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800240c:	b480      	push	{r7}
 800240e:	b083      	sub	sp, #12
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
 8002414:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002416:	683b      	ldr	r3, [r7, #0]
 8002418:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800241c:	605a      	str	r2, [r3, #4]
  return 0;
 800241e:	2300      	movs	r3, #0
}
 8002420:	4618      	mov	r0, r3
 8002422:	370c      	adds	r7, #12
 8002424:	46bd      	mov	sp, r7
 8002426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242a:	4770      	bx	lr

0800242c <_isatty>:

int _isatty(int file)
{
 800242c:	b480      	push	{r7}
 800242e:	b083      	sub	sp, #12
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002434:	2301      	movs	r3, #1
}
 8002436:	4618      	mov	r0, r3
 8002438:	370c      	adds	r7, #12
 800243a:	46bd      	mov	sp, r7
 800243c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002440:	4770      	bx	lr

08002442 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002442:	b480      	push	{r7}
 8002444:	b085      	sub	sp, #20
 8002446:	af00      	add	r7, sp, #0
 8002448:	60f8      	str	r0, [r7, #12]
 800244a:	60b9      	str	r1, [r7, #8]
 800244c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800244e:	2300      	movs	r3, #0
}
 8002450:	4618      	mov	r0, r3
 8002452:	3714      	adds	r7, #20
 8002454:	46bd      	mov	sp, r7
 8002456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245a:	4770      	bx	lr

0800245c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800245c:	b480      	push	{r7}
 800245e:	b087      	sub	sp, #28
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002464:	4a14      	ldr	r2, [pc, #80]	@ (80024b8 <_sbrk+0x5c>)
 8002466:	4b15      	ldr	r3, [pc, #84]	@ (80024bc <_sbrk+0x60>)
 8002468:	1ad3      	subs	r3, r2, r3
 800246a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800246c:	697b      	ldr	r3, [r7, #20]
 800246e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002470:	4b13      	ldr	r3, [pc, #76]	@ (80024c0 <_sbrk+0x64>)
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	2b00      	cmp	r3, #0
 8002476:	d102      	bne.n	800247e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002478:	4b11      	ldr	r3, [pc, #68]	@ (80024c0 <_sbrk+0x64>)
 800247a:	4a12      	ldr	r2, [pc, #72]	@ (80024c4 <_sbrk+0x68>)
 800247c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800247e:	4b10      	ldr	r3, [pc, #64]	@ (80024c0 <_sbrk+0x64>)
 8002480:	681a      	ldr	r2, [r3, #0]
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	4413      	add	r3, r2
 8002486:	693a      	ldr	r2, [r7, #16]
 8002488:	429a      	cmp	r2, r3
 800248a:	d205      	bcs.n	8002498 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 800248c:	4b0e      	ldr	r3, [pc, #56]	@ (80024c8 <_sbrk+0x6c>)
 800248e:	220c      	movs	r2, #12
 8002490:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002492:	f04f 33ff 	mov.w	r3, #4294967295
 8002496:	e009      	b.n	80024ac <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8002498:	4b09      	ldr	r3, [pc, #36]	@ (80024c0 <_sbrk+0x64>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800249e:	4b08      	ldr	r3, [pc, #32]	@ (80024c0 <_sbrk+0x64>)
 80024a0:	681a      	ldr	r2, [r3, #0]
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	4413      	add	r3, r2
 80024a6:	4a06      	ldr	r2, [pc, #24]	@ (80024c0 <_sbrk+0x64>)
 80024a8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80024aa:	68fb      	ldr	r3, [r7, #12]
}
 80024ac:	4618      	mov	r0, r3
 80024ae:	371c      	adds	r7, #28
 80024b0:	46bd      	mov	sp, r7
 80024b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b6:	4770      	bx	lr
 80024b8:	20050000 	.word	0x20050000
 80024bc:	00000400 	.word	0x00000400
 80024c0:	20000e3c 	.word	0x20000e3c
 80024c4:	20027e70 	.word	0x20027e70
 80024c8:	20027e5c 	.word	0x20027e5c

080024cc <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80024cc:	b480      	push	{r7}
 80024ce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80024d0:	4b06      	ldr	r3, [pc, #24]	@ (80024ec <SystemInit+0x20>)
 80024d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024d6:	4a05      	ldr	r2, [pc, #20]	@ (80024ec <SystemInit+0x20>)
 80024d8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80024dc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80024e0:	bf00      	nop
 80024e2:	46bd      	mov	sp, r7
 80024e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e8:	4770      	bx	lr
 80024ea:	bf00      	nop
 80024ec:	e000ed00 	.word	0xe000ed00

080024f0 <Reset_Handler>:
*/

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:    ldr   sp, =_estack      /* set stack pointer */
 80024f0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002528 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80024f4:	f7ff ffea 	bl	80024cc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80024f8:	480c      	ldr	r0, [pc, #48]	@ (800252c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80024fa:	490d      	ldr	r1, [pc, #52]	@ (8002530 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80024fc:	4a0d      	ldr	r2, [pc, #52]	@ (8002534 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80024fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002500:	e002      	b.n	8002508 <LoopCopyDataInit>

08002502 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002502:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002504:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002506:	3304      	adds	r3, #4

08002508 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002508:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800250a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800250c:	d3f9      	bcc.n	8002502 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800250e:	4a0a      	ldr	r2, [pc, #40]	@ (8002538 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002510:	4c0a      	ldr	r4, [pc, #40]	@ (800253c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002512:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002514:	e001      	b.n	800251a <LoopFillZerobss>

08002516 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002516:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002518:	3204      	adds	r2, #4

0800251a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800251a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800251c:	d3fb      	bcc.n	8002516 <FillZerobss>


/* Call static constructors */
    bl __libc_init_array
 800251e:	f01b ffcb 	bl	801e4b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002522:	f7fe f85b 	bl	80005dc <main>
  bx  lr    
 8002526:	4770      	bx	lr
Reset_Handler:    ldr   sp, =_estack      /* set stack pointer */
 8002528:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 800252c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002530:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 8002534:	08022080 	.word	0x08022080
  ldr r2, =_sbss
 8002538:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 800253c:	20027e6c 	.word	0x20027e6c

08002540 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002540:	e7fe      	b.n	8002540 <CAN1_RX0_IRQHandler>

08002542 <LAN8742_RegisterBusIO>:
  * @param  ioctx: holds device IO functions.
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ERROR if missing mandatory function
  */
int32_t  LAN8742_RegisterBusIO(lan8742_Object_t *pObj, lan8742_IOCtx_t *ioctx)
{
 8002542:	b480      	push	{r7}
 8002544:	b083      	sub	sp, #12
 8002546:	af00      	add	r7, sp, #0
 8002548:	6078      	str	r0, [r7, #4]
 800254a:	6039      	str	r1, [r7, #0]
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	2b00      	cmp	r3, #0
 8002550:	d00b      	beq.n	800256a <LAN8742_RegisterBusIO+0x28>
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	68db      	ldr	r3, [r3, #12]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d007      	beq.n	800256a <LAN8742_RegisterBusIO+0x28>
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	689b      	ldr	r3, [r3, #8]
 800255e:	2b00      	cmp	r3, #0
 8002560:	d003      	beq.n	800256a <LAN8742_RegisterBusIO+0x28>
 8002562:	683b      	ldr	r3, [r7, #0]
 8002564:	691b      	ldr	r3, [r3, #16]
 8002566:	2b00      	cmp	r3, #0
 8002568:	d102      	bne.n	8002570 <LAN8742_RegisterBusIO+0x2e>
  {
    return LAN8742_STATUS_ERROR;
 800256a:	f04f 33ff 	mov.w	r3, #4294967295
 800256e:	e014      	b.n	800259a <LAN8742_RegisterBusIO+0x58>
  }

  pObj->IO.Init = ioctx->Init;
 8002570:	683b      	ldr	r3, [r7, #0]
 8002572:	681a      	ldr	r2, [r3, #0]
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	609a      	str	r2, [r3, #8]
  pObj->IO.DeInit = ioctx->DeInit;
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	685a      	ldr	r2, [r3, #4]
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	60da      	str	r2, [r3, #12]
  pObj->IO.ReadReg = ioctx->ReadReg;
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	68da      	ldr	r2, [r3, #12]
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	615a      	str	r2, [r3, #20]
  pObj->IO.WriteReg = ioctx->WriteReg;
 8002588:	683b      	ldr	r3, [r7, #0]
 800258a:	689a      	ldr	r2, [r3, #8]
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	611a      	str	r2, [r3, #16]
  pObj->IO.GetTick = ioctx->GetTick;
 8002590:	683b      	ldr	r3, [r7, #0]
 8002592:	691a      	ldr	r2, [r3, #16]
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	619a      	str	r2, [r3, #24]

  return LAN8742_STATUS_OK;
 8002598:	2300      	movs	r3, #0
}
 800259a:	4618      	mov	r0, r3
 800259c:	370c      	adds	r7, #12
 800259e:	46bd      	mov	sp, r7
 80025a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a4:	4770      	bx	lr

080025a6 <LAN8742_Init>:
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ADDRESS_ERROR if cannot find device address
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  */
 int32_t LAN8742_Init(lan8742_Object_t *pObj)
 {
 80025a6:	b580      	push	{r7, lr}
 80025a8:	b086      	sub	sp, #24
 80025aa:	af00      	add	r7, sp, #0
 80025ac:	6078      	str	r0, [r7, #4]
   uint32_t regvalue = 0, addr = 0;
 80025ae:	2300      	movs	r3, #0
 80025b0:	60fb      	str	r3, [r7, #12]
 80025b2:	2300      	movs	r3, #0
 80025b4:	617b      	str	r3, [r7, #20]
   int32_t status = LAN8742_STATUS_OK;
 80025b6:	2300      	movs	r3, #0
 80025b8:	613b      	str	r3, [r7, #16]

   if(pObj->Is_Initialized == 0)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	685b      	ldr	r3, [r3, #4]
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d139      	bne.n	8002636 <LAN8742_Init+0x90>
   {
     if(pObj->IO.Init != 0)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	689b      	ldr	r3, [r3, #8]
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d002      	beq.n	80025d0 <LAN8742_Init+0x2a>
     {
       /* GPIO and Clocks initialization */
       pObj->IO.Init();
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	689b      	ldr	r3, [r3, #8]
 80025ce:	4798      	blx	r3
     }

     /* for later check */
     pObj->DevAddr = LAN8742_MAX_DEV_ADDR + 1;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	2220      	movs	r2, #32
 80025d4:	601a      	str	r2, [r3, #0]

     /* Get the device address from special mode register */
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 80025d6:	2300      	movs	r3, #0
 80025d8:	617b      	str	r3, [r7, #20]
 80025da:	e01c      	b.n	8002616 <LAN8742_Init+0x70>
     {
       if(pObj->IO.ReadReg(addr, LAN8742_SMR, &regvalue) < 0)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	695b      	ldr	r3, [r3, #20]
 80025e0:	f107 020c 	add.w	r2, r7, #12
 80025e4:	2112      	movs	r1, #18
 80025e6:	6978      	ldr	r0, [r7, #20]
 80025e8:	4798      	blx	r3
 80025ea:	4603      	mov	r3, r0
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	da03      	bge.n	80025f8 <LAN8742_Init+0x52>
       {
         status = LAN8742_STATUS_READ_ERROR;
 80025f0:	f06f 0304 	mvn.w	r3, #4
 80025f4:	613b      	str	r3, [r7, #16]
         /* Can't read from this device address
            continue with next address */
         continue;
 80025f6:	e00b      	b.n	8002610 <LAN8742_Init+0x6a>
       }

       if((regvalue & LAN8742_SMR_PHY_ADDR) == addr)
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	f003 031f 	and.w	r3, r3, #31
 80025fe:	697a      	ldr	r2, [r7, #20]
 8002600:	429a      	cmp	r2, r3
 8002602:	d105      	bne.n	8002610 <LAN8742_Init+0x6a>
       {
         pObj->DevAddr = addr;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	697a      	ldr	r2, [r7, #20]
 8002608:	601a      	str	r2, [r3, #0]
         status = LAN8742_STATUS_OK;
 800260a:	2300      	movs	r3, #0
 800260c:	613b      	str	r3, [r7, #16]
         break;
 800260e:	e005      	b.n	800261c <LAN8742_Init+0x76>
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8002610:	697b      	ldr	r3, [r7, #20]
 8002612:	3301      	adds	r3, #1
 8002614:	617b      	str	r3, [r7, #20]
 8002616:	697b      	ldr	r3, [r7, #20]
 8002618:	2b1f      	cmp	r3, #31
 800261a:	d9df      	bls.n	80025dc <LAN8742_Init+0x36>
       }
     }

     if(pObj->DevAddr > LAN8742_MAX_DEV_ADDR)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	2b1f      	cmp	r3, #31
 8002622:	d902      	bls.n	800262a <LAN8742_Init+0x84>
     {
       status = LAN8742_STATUS_ADDRESS_ERROR;
 8002624:	f06f 0302 	mvn.w	r3, #2
 8002628:	613b      	str	r3, [r7, #16]
     }

     /* if device address is matched */
     if(status == LAN8742_STATUS_OK)
 800262a:	693b      	ldr	r3, [r7, #16]
 800262c:	2b00      	cmp	r3, #0
 800262e:	d102      	bne.n	8002636 <LAN8742_Init+0x90>
     {
       pObj->Is_Initialized = 1;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2201      	movs	r2, #1
 8002634:	605a      	str	r2, [r3, #4]
     }
   }

   return status;
 8002636:	693b      	ldr	r3, [r7, #16]
 }
 8002638:	4618      	mov	r0, r3
 800263a:	3718      	adds	r7, #24
 800263c:	46bd      	mov	sp, r7
 800263e:	bd80      	pop	{r7, pc}

08002640 <LAN8742_GetLinkState>:
  *         LAN8742_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  *         LAN8742_STATUS_WRITE_ERROR if cannot write to register
  */
int32_t LAN8742_GetLinkState(lan8742_Object_t *pObj)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b084      	sub	sp, #16
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
  uint32_t readval = 0;
 8002648:	2300      	movs	r3, #0
 800264a:	60fb      	str	r3, [r7, #12]

  /* Read Status register  */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	695b      	ldr	r3, [r3, #20]
 8002650:	687a      	ldr	r2, [r7, #4]
 8002652:	6810      	ldr	r0, [r2, #0]
 8002654:	f107 020c 	add.w	r2, r7, #12
 8002658:	2101      	movs	r1, #1
 800265a:	4798      	blx	r3
 800265c:	4603      	mov	r3, r0
 800265e:	2b00      	cmp	r3, #0
 8002660:	da02      	bge.n	8002668 <LAN8742_GetLinkState+0x28>
  {
    return LAN8742_STATUS_READ_ERROR;
 8002662:	f06f 0304 	mvn.w	r3, #4
 8002666:	e06e      	b.n	8002746 <LAN8742_GetLinkState+0x106>
  }

  /* Read Status register again */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	695b      	ldr	r3, [r3, #20]
 800266c:	687a      	ldr	r2, [r7, #4]
 800266e:	6810      	ldr	r0, [r2, #0]
 8002670:	f107 020c 	add.w	r2, r7, #12
 8002674:	2101      	movs	r1, #1
 8002676:	4798      	blx	r3
 8002678:	4603      	mov	r3, r0
 800267a:	2b00      	cmp	r3, #0
 800267c:	da02      	bge.n	8002684 <LAN8742_GetLinkState+0x44>
  {
    return LAN8742_STATUS_READ_ERROR;
 800267e:	f06f 0304 	mvn.w	r3, #4
 8002682:	e060      	b.n	8002746 <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BSR_LINK_STATUS) == 0)
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	f003 0304 	and.w	r3, r3, #4
 800268a:	2b00      	cmp	r3, #0
 800268c:	d101      	bne.n	8002692 <LAN8742_GetLinkState+0x52>
  {
    /* Return Link Down status */
    return LAN8742_STATUS_LINK_DOWN;
 800268e:	2301      	movs	r3, #1
 8002690:	e059      	b.n	8002746 <LAN8742_GetLinkState+0x106>
  }

  /* Check Auto negotiation */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &readval) < 0)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	695b      	ldr	r3, [r3, #20]
 8002696:	687a      	ldr	r2, [r7, #4]
 8002698:	6810      	ldr	r0, [r2, #0]
 800269a:	f107 020c 	add.w	r2, r7, #12
 800269e:	2100      	movs	r1, #0
 80026a0:	4798      	blx	r3
 80026a2:	4603      	mov	r3, r0
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	da02      	bge.n	80026ae <LAN8742_GetLinkState+0x6e>
  {
    return LAN8742_STATUS_READ_ERROR;
 80026a8:	f06f 0304 	mvn.w	r3, #4
 80026ac:	e04b      	b.n	8002746 <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BCR_AUTONEGO_EN) != LAN8742_BCR_AUTONEGO_EN)
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d11b      	bne.n	80026f0 <LAN8742_GetLinkState+0xb0>
  {
    if(((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT) && ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE))
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d006      	beq.n	80026d0 <LAN8742_GetLinkState+0x90>
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d001      	beq.n	80026d0 <LAN8742_GetLinkState+0x90>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 80026cc:	2302      	movs	r3, #2
 80026ce:	e03a      	b.n	8002746 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT)
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d001      	beq.n	80026de <LAN8742_GetLinkState+0x9e>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 80026da:	2303      	movs	r3, #3
 80026dc:	e033      	b.n	8002746 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d001      	beq.n	80026ec <LAN8742_GetLinkState+0xac>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 80026e8:	2304      	movs	r3, #4
 80026ea:	e02c      	b.n	8002746 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 80026ec:	2305      	movs	r3, #5
 80026ee:	e02a      	b.n	8002746 <LAN8742_GetLinkState+0x106>
    }
  }
  else /* Auto Nego enabled */
  {
    if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_PHYSCSR, &readval) < 0)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	695b      	ldr	r3, [r3, #20]
 80026f4:	687a      	ldr	r2, [r7, #4]
 80026f6:	6810      	ldr	r0, [r2, #0]
 80026f8:	f107 020c 	add.w	r2, r7, #12
 80026fc:	211f      	movs	r1, #31
 80026fe:	4798      	blx	r3
 8002700:	4603      	mov	r3, r0
 8002702:	2b00      	cmp	r3, #0
 8002704:	da02      	bge.n	800270c <LAN8742_GetLinkState+0xcc>
    {
      return LAN8742_STATUS_READ_ERROR;
 8002706:	f06f 0304 	mvn.w	r3, #4
 800270a:	e01c      	b.n	8002746 <LAN8742_GetLinkState+0x106>
    }

    /* Check if auto nego not done */
    if((readval & LAN8742_PHYSCSR_AUTONEGO_DONE) == 0)
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002712:	2b00      	cmp	r3, #0
 8002714:	d101      	bne.n	800271a <LAN8742_GetLinkState+0xda>
    {
      return LAN8742_STATUS_AUTONEGO_NOTDONE;
 8002716:	2306      	movs	r3, #6
 8002718:	e015      	b.n	8002746 <LAN8742_GetLinkState+0x106>
    }

    if((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_FD)
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	f003 031c 	and.w	r3, r3, #28
 8002720:	2b18      	cmp	r3, #24
 8002722:	d101      	bne.n	8002728 <LAN8742_GetLinkState+0xe8>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8002724:	2302      	movs	r3, #2
 8002726:	e00e      	b.n	8002746 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_HD)
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	f003 031c 	and.w	r3, r3, #28
 800272e:	2b08      	cmp	r3, #8
 8002730:	d101      	bne.n	8002736 <LAN8742_GetLinkState+0xf6>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 8002732:	2303      	movs	r3, #3
 8002734:	e007      	b.n	8002746 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_10BT_FD)
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	f003 031c 	and.w	r3, r3, #28
 800273c:	2b14      	cmp	r3, #20
 800273e:	d101      	bne.n	8002744 <LAN8742_GetLinkState+0x104>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 8002740:	2304      	movs	r3, #4
 8002742:	e000      	b.n	8002746 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8002744:	2305      	movs	r3, #5
    }
  }
}
 8002746:	4618      	mov	r0, r3
 8002748:	3710      	adds	r7, #16
 800274a:	46bd      	mov	sp, r7
 800274c:	bd80      	pop	{r7, pc}

0800274e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800274e:	b580      	push	{r7, lr}
 8002750:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002752:	2003      	movs	r0, #3
 8002754:	f000 fdfd 	bl	8003352 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002758:	2005      	movs	r0, #5
 800275a:	f7ff fc37 	bl	8001fcc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800275e:	f7fe fe35 	bl	80013cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002762:	2300      	movs	r3, #0
}
 8002764:	4618      	mov	r0, r3
 8002766:	bd80      	pop	{r7, pc}

08002768 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002768:	b480      	push	{r7}
 800276a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800276c:	4b06      	ldr	r3, [pc, #24]	@ (8002788 <HAL_IncTick+0x20>)
 800276e:	781b      	ldrb	r3, [r3, #0]
 8002770:	461a      	mov	r2, r3
 8002772:	4b06      	ldr	r3, [pc, #24]	@ (800278c <HAL_IncTick+0x24>)
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	4413      	add	r3, r2
 8002778:	4a04      	ldr	r2, [pc, #16]	@ (800278c <HAL_IncTick+0x24>)
 800277a:	6013      	str	r3, [r2, #0]
}
 800277c:	bf00      	nop
 800277e:	46bd      	mov	sp, r7
 8002780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002784:	4770      	bx	lr
 8002786:	bf00      	nop
 8002788:	20000008 	.word	0x20000008
 800278c:	20000e40 	.word	0x20000e40

08002790 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002790:	b480      	push	{r7}
 8002792:	af00      	add	r7, sp, #0
  return uwTick;
 8002794:	4b03      	ldr	r3, [pc, #12]	@ (80027a4 <HAL_GetTick+0x14>)
 8002796:	681b      	ldr	r3, [r3, #0]
}
 8002798:	4618      	mov	r0, r3
 800279a:	46bd      	mov	sp, r7
 800279c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a0:	4770      	bx	lr
 80027a2:	bf00      	nop
 80027a4:	20000e40 	.word	0x20000e40

080027a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b084      	sub	sp, #16
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80027b0:	f7ff ffee 	bl	8002790 <HAL_GetTick>
 80027b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027c0:	d005      	beq.n	80027ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80027c2:	4b0a      	ldr	r3, [pc, #40]	@ (80027ec <HAL_Delay+0x44>)
 80027c4:	781b      	ldrb	r3, [r3, #0]
 80027c6:	461a      	mov	r2, r3
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	4413      	add	r3, r2
 80027cc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80027ce:	bf00      	nop
 80027d0:	f7ff ffde 	bl	8002790 <HAL_GetTick>
 80027d4:	4602      	mov	r2, r0
 80027d6:	68bb      	ldr	r3, [r7, #8]
 80027d8:	1ad3      	subs	r3, r2, r3
 80027da:	68fa      	ldr	r2, [r7, #12]
 80027dc:	429a      	cmp	r2, r3
 80027de:	d8f7      	bhi.n	80027d0 <HAL_Delay+0x28>
  {
  }
}
 80027e0:	bf00      	nop
 80027e2:	bf00      	nop
 80027e4:	3710      	adds	r7, #16
 80027e6:	46bd      	mov	sp, r7
 80027e8:	bd80      	pop	{r7, pc}
 80027ea:	bf00      	nop
 80027ec:	20000008 	.word	0x20000008

080027f0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b084      	sub	sp, #16
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80027f8:	2300      	movs	r3, #0
 80027fa:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d101      	bne.n	8002806 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002802:	2301      	movs	r3, #1
 8002804:	e031      	b.n	800286a <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800280a:	2b00      	cmp	r3, #0
 800280c:	d109      	bne.n	8002822 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800280e:	6878      	ldr	r0, [r7, #4]
 8002810:	f7fe fe14 	bl	800143c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2200      	movs	r2, #0
 8002818:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	2200      	movs	r2, #0
 800281e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002826:	f003 0310 	and.w	r3, r3, #16
 800282a:	2b00      	cmp	r3, #0
 800282c:	d116      	bne.n	800285c <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002832:	4b10      	ldr	r3, [pc, #64]	@ (8002874 <HAL_ADC_Init+0x84>)
 8002834:	4013      	ands	r3, r2
 8002836:	f043 0202 	orr.w	r2, r3, #2
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800283e:	6878      	ldr	r0, [r7, #4]
 8002840:	f000 fbb2 	bl	8002fa8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	2200      	movs	r2, #0
 8002848:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800284e:	f023 0303 	bic.w	r3, r3, #3
 8002852:	f043 0201 	orr.w	r2, r3, #1
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	641a      	str	r2, [r3, #64]	@ 0x40
 800285a:	e001      	b.n	8002860 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800285c:	2301      	movs	r3, #1
 800285e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	2200      	movs	r2, #0
 8002864:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002868:	7bfb      	ldrb	r3, [r7, #15]
}
 800286a:	4618      	mov	r0, r3
 800286c:	3710      	adds	r7, #16
 800286e:	46bd      	mov	sp, r7
 8002870:	bd80      	pop	{r7, pc}
 8002872:	bf00      	nop
 8002874:	ffffeefd 	.word	0xffffeefd

08002878 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002878:	b480      	push	{r7}
 800287a:	b083      	sub	sp, #12
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002886:	2b01      	cmp	r3, #1
 8002888:	d101      	bne.n	800288e <HAL_ADC_Stop+0x16>
 800288a:	2302      	movs	r3, #2
 800288c:	e01f      	b.n	80028ce <HAL_ADC_Stop+0x56>
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	2201      	movs	r2, #1
 8002892:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	689a      	ldr	r2, [r3, #8]
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f022 0201 	bic.w	r2, r2, #1
 80028a4:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	689b      	ldr	r3, [r3, #8]
 80028ac:	f003 0301 	and.w	r3, r3, #1
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d107      	bne.n	80028c4 <HAL_ADC_Stop+0x4c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80028b8:	4b08      	ldr	r3, [pc, #32]	@ (80028dc <HAL_ADC_Stop+0x64>)
 80028ba:	4013      	ands	r3, r2
 80028bc:	f043 0201 	orr.w	r2, r3, #1
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2200      	movs	r2, #0
 80028c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 80028cc:	2300      	movs	r3, #0
}
 80028ce:	4618      	mov	r0, r3
 80028d0:	370c      	adds	r7, #12
 80028d2:	46bd      	mov	sp, r7
 80028d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d8:	4770      	bx	lr
 80028da:	bf00      	nop
 80028dc:	ffffeefe 	.word	0xffffeefe

080028e0 <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 80028e0:	b480      	push	{r7}
 80028e2:	b085      	sub	sp, #20
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 80028e8:	2300      	movs	r3, #0
 80028ea:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80028f2:	2b01      	cmp	r3, #1
 80028f4:	d101      	bne.n	80028fa <HAL_ADC_Start_IT+0x1a>
 80028f6:	2302      	movs	r3, #2
 80028f8:	e0b5      	b.n	8002a66 <HAL_ADC_Start_IT+0x186>
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	2201      	movs	r2, #1
 80028fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	689b      	ldr	r3, [r3, #8]
 8002908:	f003 0301 	and.w	r3, r3, #1
 800290c:	2b01      	cmp	r3, #1
 800290e:	d018      	beq.n	8002942 <HAL_ADC_Start_IT+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	689a      	ldr	r2, [r3, #8]
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f042 0201 	orr.w	r2, r2, #1
 800291e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8002920:	4b54      	ldr	r3, [pc, #336]	@ (8002a74 <HAL_ADC_Start_IT+0x194>)
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	4a54      	ldr	r2, [pc, #336]	@ (8002a78 <HAL_ADC_Start_IT+0x198>)
 8002926:	fba2 2303 	umull	r2, r3, r2, r3
 800292a:	0c9a      	lsrs	r2, r3, #18
 800292c:	4613      	mov	r3, r2
 800292e:	005b      	lsls	r3, r3, #1
 8002930:	4413      	add	r3, r2
 8002932:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8002934:	e002      	b.n	800293c <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	3b01      	subs	r3, #1
 800293a:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	2b00      	cmp	r3, #0
 8002940:	d1f9      	bne.n	8002936 <HAL_ADC_Start_IT+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	689b      	ldr	r3, [r3, #8]
 8002948:	f003 0301 	and.w	r3, r3, #1
 800294c:	2b01      	cmp	r3, #1
 800294e:	d17d      	bne.n	8002a4c <HAL_ADC_Start_IT+0x16c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002954:	4b49      	ldr	r3, [pc, #292]	@ (8002a7c <HAL_ADC_Start_IT+0x19c>)
 8002956:	4013      	ands	r3, r2
 8002958:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	685b      	ldr	r3, [r3, #4]
 8002966:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800296a:	2b00      	cmp	r3, #0
 800296c:	d007      	beq.n	800297e <HAL_ADC_Start_IT+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002972:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002976:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002982:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002986:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800298a:	d106      	bne.n	800299a <HAL_ADC_Start_IT+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002990:	f023 0206 	bic.w	r2, r3, #6
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	645a      	str	r2, [r3, #68]	@ 0x44
 8002998:	e002      	b.n	80029a0 <HAL_ADC_Start_IT+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	2200      	movs	r2, #0
 800299e:	645a      	str	r2, [r3, #68]	@ 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	2200      	movs	r2, #0
 80029a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80029b0:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	6859      	ldr	r1, [r3, #4]
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681a      	ldr	r2, [r3, #0]
 80029bc:	4b30      	ldr	r3, [pc, #192]	@ (8002a80 <HAL_ADC_Start_IT+0x1a0>)
 80029be:	430b      	orrs	r3, r1
 80029c0:	6053      	str	r3, [r2, #4]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 80029c2:	4b30      	ldr	r3, [pc, #192]	@ (8002a84 <HAL_ADC_Start_IT+0x1a4>)
 80029c4:	685b      	ldr	r3, [r3, #4]
 80029c6:	f003 031f 	and.w	r3, r3, #31
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d10f      	bne.n	80029ee <HAL_ADC_Start_IT+0x10e>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	689b      	ldr	r3, [r3, #8]
 80029d4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d143      	bne.n	8002a64 <HAL_ADC_Start_IT+0x184>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	689a      	ldr	r2, [r3, #8]
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80029ea:	609a      	str	r2, [r3, #8]
 80029ec:	e03a      	b.n	8002a64 <HAL_ADC_Start_IT+0x184>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	4a25      	ldr	r2, [pc, #148]	@ (8002a88 <HAL_ADC_Start_IT+0x1a8>)
 80029f4:	4293      	cmp	r3, r2
 80029f6:	d10e      	bne.n	8002a16 <HAL_ADC_Start_IT+0x136>
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	689b      	ldr	r3, [r3, #8]
 80029fe:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d107      	bne.n	8002a16 <HAL_ADC_Start_IT+0x136>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	689a      	ldr	r2, [r3, #8]
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002a14:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8002a16:	4b1b      	ldr	r3, [pc, #108]	@ (8002a84 <HAL_ADC_Start_IT+0x1a4>)
 8002a18:	685b      	ldr	r3, [r3, #4]
 8002a1a:	f003 0310 	and.w	r3, r3, #16
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d120      	bne.n	8002a64 <HAL_ADC_Start_IT+0x184>
      {
        /* if instance of handle correspond to ADC3 and  no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	4a19      	ldr	r2, [pc, #100]	@ (8002a8c <HAL_ADC_Start_IT+0x1ac>)
 8002a28:	4293      	cmp	r3, r2
 8002a2a:	d11b      	bne.n	8002a64 <HAL_ADC_Start_IT+0x184>
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	689b      	ldr	r3, [r3, #8]
 8002a32:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d114      	bne.n	8002a64 <HAL_ADC_Start_IT+0x184>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	689a      	ldr	r2, [r3, #8]
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002a48:	609a      	str	r2, [r3, #8]
 8002a4a:	e00b      	b.n	8002a64 <HAL_ADC_Start_IT+0x184>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a50:	f043 0210 	orr.w	r2, r3, #16
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a5c:	f043 0201 	orr.w	r2, r3, #1
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002a64:	2300      	movs	r3, #0
}
 8002a66:	4618      	mov	r0, r3
 8002a68:	3714      	adds	r7, #20
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a70:	4770      	bx	lr
 8002a72:	bf00      	nop
 8002a74:	20000000 	.word	0x20000000
 8002a78:	431bde83 	.word	0x431bde83
 8002a7c:	fffff8fe 	.word	0xfffff8fe
 8002a80:	04000020 	.word	0x04000020
 8002a84:	40012300 	.word	0x40012300
 8002a88:	40012000 	.word	0x40012000
 8002a8c:	40012200 	.word	0x40012200

08002a90 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b086      	sub	sp, #24
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0, tmp2 = 0;
 8002a98:	2300      	movs	r3, #0
 8002a9a:	617b      	str	r3, [r7, #20]
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	685b      	ldr	r3, [r3, #4]
 8002aae:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	f003 0302 	and.w	r3, r3, #2
 8002ab6:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8002ab8:	68bb      	ldr	r3, [r7, #8]
 8002aba:	f003 0320 	and.w	r3, r3, #32
 8002abe:	613b      	str	r3, [r7, #16]

  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8002ac0:	697b      	ldr	r3, [r7, #20]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d049      	beq.n	8002b5a <HAL_ADC_IRQHandler+0xca>
 8002ac6:	693b      	ldr	r3, [r7, #16]
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d046      	beq.n	8002b5a <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ad0:	f003 0310 	and.w	r3, r3, #16
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d105      	bne.n	8002ae4 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002adc:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	689b      	ldr	r3, [r3, #8]
 8002aea:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d12b      	bne.n	8002b4a <HAL_ADC_IRQHandler+0xba>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d127      	bne.n	8002b4a <HAL_ADC_IRQHandler+0xba>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b00:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d006      	beq.n	8002b16 <HAL_ADC_IRQHandler+0x86>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	689b      	ldr	r3, [r3, #8]
 8002b0e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d119      	bne.n	8002b4a <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	685a      	ldr	r2, [r3, #4]
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f022 0220 	bic.w	r2, r2, #32
 8002b24:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b2a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	641a      	str	r2, [r3, #64]	@ 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b36:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d105      	bne.n	8002b4a <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b42:	f043 0201 	orr.w	r2, r3, #1
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002b4a:	6878      	ldr	r0, [r7, #4]
 8002b4c:	f01a fcf6 	bl	801d53c <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f06f 0212 	mvn.w	r2, #18
 8002b58:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	f003 0304 	and.w	r3, r3, #4
 8002b60:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8002b62:	68bb      	ldr	r3, [r7, #8]
 8002b64:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b68:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8002b6a:	697b      	ldr	r3, [r7, #20]
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d057      	beq.n	8002c20 <HAL_ADC_IRQHandler+0x190>
 8002b70:	693b      	ldr	r3, [r7, #16]
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d054      	beq.n	8002c20 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b7a:	f003 0310 	and.w	r3, r3, #16
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d105      	bne.n	8002b8e <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b86:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	689b      	ldr	r3, [r3, #8]
 8002b94:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d139      	bne.n	8002c10 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ba2:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d006      	beq.n	8002bb8 <HAL_ADC_IRQHandler+0x128>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	689b      	ldr	r3, [r3, #8]
 8002bb0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d12b      	bne.n	8002c10 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	685b      	ldr	r3, [r3, #4]
 8002bbe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d124      	bne.n	8002c10 <HAL_ADC_IRQHandler+0x180>
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	689b      	ldr	r3, [r3, #8]
 8002bcc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d11d      	bne.n	8002c10 <HAL_ADC_IRQHandler+0x180>
       (hadc->Init.ContinuousConvMode == DISABLE))))
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	699b      	ldr	r3, [r3, #24]
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d119      	bne.n	8002c10 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	685a      	ldr	r2, [r3, #4]
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002bea:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bf0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bfc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d105      	bne.n	8002c10 <HAL_ADC_IRQHandler+0x180>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c08:	f043 0201 	orr.w	r2, r3, #1
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002c10:	6878      	ldr	r0, [r7, #4]
 8002c12:	f000 fac3 	bl	800319c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f06f 020c 	mvn.w	r2, #12
 8002c1e:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	f003 0301 	and.w	r3, r3, #1
 8002c26:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8002c28:	68bb      	ldr	r3, [r7, #8]
 8002c2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c2e:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8002c30:	697b      	ldr	r3, [r7, #20]
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d017      	beq.n	8002c66 <HAL_ADC_IRQHandler+0x1d6>
 8002c36:	693b      	ldr	r3, [r7, #16]
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d014      	beq.n	8002c66 <HAL_ADC_IRQHandler+0x1d6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f003 0301 	and.w	r3, r3, #1
 8002c46:	2b01      	cmp	r3, #1
 8002c48:	d10d      	bne.n	8002c66 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c4e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	641a      	str	r2, [r3, #64]	@ 0x40
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002c56:	6878      	ldr	r0, [r7, #4]
 8002c58:	f000 f837 	bl	8002cca <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f06f 0201 	mvn.w	r2, #1
 8002c64:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	f003 0320 	and.w	r3, r3, #32
 8002c6c:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8002c6e:	68bb      	ldr	r3, [r7, #8]
 8002c70:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002c74:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8002c76:	697b      	ldr	r3, [r7, #20]
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d015      	beq.n	8002ca8 <HAL_ADC_IRQHandler+0x218>
 8002c7c:	693b      	ldr	r3, [r7, #16]
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d012      	beq.n	8002ca8 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F7, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c86:	f043 0202 	orr.w	r2, r3, #2
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f06f 0220 	mvn.w	r2, #32
 8002c96:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002c98:	6878      	ldr	r0, [r7, #4]
 8002c9a:	f000 f820 	bl	8002cde <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f06f 0220 	mvn.w	r2, #32
 8002ca6:	601a      	str	r2, [r3, #0]
  }
}
 8002ca8:	bf00      	nop
 8002caa:	3718      	adds	r7, #24
 8002cac:	46bd      	mov	sp, r7
 8002cae:	bd80      	pop	{r7, pc}

08002cb0 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8002cb0:	b480      	push	{r7}
 8002cb2:	b083      	sub	sp, #12
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	370c      	adds	r7, #12
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc8:	4770      	bx	lr

08002cca <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002cca:	b480      	push	{r7}
 8002ccc:	b083      	sub	sp, #12
 8002cce:	af00      	add	r7, sp, #0
 8002cd0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8002cd2:	bf00      	nop
 8002cd4:	370c      	adds	r7, #12
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cdc:	4770      	bx	lr

08002cde <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002cde:	b480      	push	{r7}
 8002ce0:	b083      	sub	sp, #12
 8002ce2:	af00      	add	r7, sp, #0
 8002ce4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002ce6:	bf00      	nop
 8002ce8:	370c      	adds	r7, #12
 8002cea:	46bd      	mov	sp, r7
 8002cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf0:	4770      	bx	lr
	...

08002cf4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002cf4:	b480      	push	{r7}
 8002cf6:	b085      	sub	sp, #20
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
 8002cfc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8002cfe:	2300      	movs	r3, #0
 8002d00:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002d08:	2b01      	cmp	r3, #1
 8002d0a:	d101      	bne.n	8002d10 <HAL_ADC_ConfigChannel+0x1c>
 8002d0c:	2302      	movs	r3, #2
 8002d0e:	e13a      	b.n	8002f86 <HAL_ADC_ConfigChannel+0x292>
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	2201      	movs	r2, #1
 8002d14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	2b09      	cmp	r3, #9
 8002d1e:	d93a      	bls.n	8002d96 <HAL_ADC_ConfigChannel+0xa2>
 8002d20:	683b      	ldr	r3, [r7, #0]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002d28:	d035      	beq.n	8002d96 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	68d9      	ldr	r1, [r3, #12]
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	b29b      	uxth	r3, r3
 8002d36:	461a      	mov	r2, r3
 8002d38:	4613      	mov	r3, r2
 8002d3a:	005b      	lsls	r3, r3, #1
 8002d3c:	4413      	add	r3, r2
 8002d3e:	3b1e      	subs	r3, #30
 8002d40:	2207      	movs	r2, #7
 8002d42:	fa02 f303 	lsl.w	r3, r2, r3
 8002d46:	43da      	mvns	r2, r3
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	400a      	ands	r2, r1
 8002d4e:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002d50:	683b      	ldr	r3, [r7, #0]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	4a8f      	ldr	r2, [pc, #572]	@ (8002f94 <HAL_ADC_ConfigChannel+0x2a0>)
 8002d56:	4293      	cmp	r3, r2
 8002d58:	d10a      	bne.n	8002d70 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	68d9      	ldr	r1, [r3, #12]
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	689b      	ldr	r3, [r3, #8]
 8002d64:	061a      	lsls	r2, r3, #24
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	430a      	orrs	r2, r1
 8002d6c:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002d6e:	e039      	b.n	8002de4 <HAL_ADC_ConfigChannel+0xf0>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	68d9      	ldr	r1, [r3, #12]
 8002d76:	683b      	ldr	r3, [r7, #0]
 8002d78:	689a      	ldr	r2, [r3, #8]
 8002d7a:	683b      	ldr	r3, [r7, #0]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	b29b      	uxth	r3, r3
 8002d80:	4618      	mov	r0, r3
 8002d82:	4603      	mov	r3, r0
 8002d84:	005b      	lsls	r3, r3, #1
 8002d86:	4403      	add	r3, r0
 8002d88:	3b1e      	subs	r3, #30
 8002d8a:	409a      	lsls	r2, r3
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	430a      	orrs	r2, r1
 8002d92:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002d94:	e026      	b.n	8002de4 <HAL_ADC_ConfigChannel+0xf0>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	6919      	ldr	r1, [r3, #16]
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	b29b      	uxth	r3, r3
 8002da2:	461a      	mov	r2, r3
 8002da4:	4613      	mov	r3, r2
 8002da6:	005b      	lsls	r3, r3, #1
 8002da8:	4413      	add	r3, r2
 8002daa:	f003 031f 	and.w	r3, r3, #31
 8002dae:	2207      	movs	r2, #7
 8002db0:	fa02 f303 	lsl.w	r3, r2, r3
 8002db4:	43da      	mvns	r2, r3
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	400a      	ands	r2, r1
 8002dbc:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	6919      	ldr	r1, [r3, #16]
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	689a      	ldr	r2, [r3, #8]
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	b29b      	uxth	r3, r3
 8002dce:	4618      	mov	r0, r3
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	005b      	lsls	r3, r3, #1
 8002dd4:	4403      	add	r3, r0
 8002dd6:	f003 031f 	and.w	r3, r3, #31
 8002dda:	409a      	lsls	r2, r3
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	430a      	orrs	r2, r1
 8002de2:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	685b      	ldr	r3, [r3, #4]
 8002de8:	2b06      	cmp	r3, #6
 8002dea:	d824      	bhi.n	8002e36 <HAL_ADC_ConfigChannel+0x142>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	685a      	ldr	r2, [r3, #4]
 8002df6:	4613      	mov	r3, r2
 8002df8:	009b      	lsls	r3, r3, #2
 8002dfa:	4413      	add	r3, r2
 8002dfc:	3b05      	subs	r3, #5
 8002dfe:	221f      	movs	r2, #31
 8002e00:	fa02 f303 	lsl.w	r3, r2, r3
 8002e04:	43da      	mvns	r2, r3
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	400a      	ands	r2, r1
 8002e0c:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	b29b      	uxth	r3, r3
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	685a      	ldr	r2, [r3, #4]
 8002e20:	4613      	mov	r3, r2
 8002e22:	009b      	lsls	r3, r3, #2
 8002e24:	4413      	add	r3, r2
 8002e26:	3b05      	subs	r3, #5
 8002e28:	fa00 f203 	lsl.w	r2, r0, r3
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	430a      	orrs	r2, r1
 8002e32:	635a      	str	r2, [r3, #52]	@ 0x34
 8002e34:	e04c      	b.n	8002ed0 <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8002e36:	683b      	ldr	r3, [r7, #0]
 8002e38:	685b      	ldr	r3, [r3, #4]
 8002e3a:	2b0c      	cmp	r3, #12
 8002e3c:	d824      	bhi.n	8002e88 <HAL_ADC_ConfigChannel+0x194>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002e44:	683b      	ldr	r3, [r7, #0]
 8002e46:	685a      	ldr	r2, [r3, #4]
 8002e48:	4613      	mov	r3, r2
 8002e4a:	009b      	lsls	r3, r3, #2
 8002e4c:	4413      	add	r3, r2
 8002e4e:	3b23      	subs	r3, #35	@ 0x23
 8002e50:	221f      	movs	r2, #31
 8002e52:	fa02 f303 	lsl.w	r3, r2, r3
 8002e56:	43da      	mvns	r2, r3
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	400a      	ands	r2, r1
 8002e5e:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002e66:	683b      	ldr	r3, [r7, #0]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	b29b      	uxth	r3, r3
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	683b      	ldr	r3, [r7, #0]
 8002e70:	685a      	ldr	r2, [r3, #4]
 8002e72:	4613      	mov	r3, r2
 8002e74:	009b      	lsls	r3, r3, #2
 8002e76:	4413      	add	r3, r2
 8002e78:	3b23      	subs	r3, #35	@ 0x23
 8002e7a:	fa00 f203 	lsl.w	r2, r0, r3
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	430a      	orrs	r2, r1
 8002e84:	631a      	str	r2, [r3, #48]	@ 0x30
 8002e86:	e023      	b.n	8002ed0 <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002e8e:	683b      	ldr	r3, [r7, #0]
 8002e90:	685a      	ldr	r2, [r3, #4]
 8002e92:	4613      	mov	r3, r2
 8002e94:	009b      	lsls	r3, r3, #2
 8002e96:	4413      	add	r3, r2
 8002e98:	3b41      	subs	r3, #65	@ 0x41
 8002e9a:	221f      	movs	r2, #31
 8002e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002ea0:	43da      	mvns	r2, r3
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	400a      	ands	r2, r1
 8002ea8:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	b29b      	uxth	r3, r3
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	683b      	ldr	r3, [r7, #0]
 8002eba:	685a      	ldr	r2, [r3, #4]
 8002ebc:	4613      	mov	r3, r2
 8002ebe:	009b      	lsls	r3, r3, #2
 8002ec0:	4413      	add	r3, r2
 8002ec2:	3b41      	subs	r3, #65	@ 0x41
 8002ec4:	fa00 f203 	lsl.w	r2, r0, r3
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	430a      	orrs	r2, r1
 8002ece:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	4a30      	ldr	r2, [pc, #192]	@ (8002f98 <HAL_ADC_ConfigChannel+0x2a4>)
 8002ed6:	4293      	cmp	r3, r2
 8002ed8:	d10a      	bne.n	8002ef0 <HAL_ADC_ConfigChannel+0x1fc>
 8002eda:	683b      	ldr	r3, [r7, #0]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002ee2:	d105      	bne.n	8002ef0 <HAL_ADC_ConfigChannel+0x1fc>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8002ee4:	4b2d      	ldr	r3, [pc, #180]	@ (8002f9c <HAL_ADC_ConfigChannel+0x2a8>)
 8002ee6:	685b      	ldr	r3, [r3, #4]
 8002ee8:	4a2c      	ldr	r2, [pc, #176]	@ (8002f9c <HAL_ADC_ConfigChannel+0x2a8>)
 8002eea:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8002eee:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	4a28      	ldr	r2, [pc, #160]	@ (8002f98 <HAL_ADC_ConfigChannel+0x2a4>)
 8002ef6:	4293      	cmp	r3, r2
 8002ef8:	d10f      	bne.n	8002f1a <HAL_ADC_ConfigChannel+0x226>
 8002efa:	683b      	ldr	r3, [r7, #0]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	2b12      	cmp	r3, #18
 8002f00:	d10b      	bne.n	8002f1a <HAL_ADC_ConfigChannel+0x226>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8002f02:	4b26      	ldr	r3, [pc, #152]	@ (8002f9c <HAL_ADC_ConfigChannel+0x2a8>)
 8002f04:	685b      	ldr	r3, [r3, #4]
 8002f06:	4a25      	ldr	r2, [pc, #148]	@ (8002f9c <HAL_ADC_ConfigChannel+0x2a8>)
 8002f08:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002f0c:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8002f0e:	4b23      	ldr	r3, [pc, #140]	@ (8002f9c <HAL_ADC_ConfigChannel+0x2a8>)
 8002f10:	685b      	ldr	r3, [r3, #4]
 8002f12:	4a22      	ldr	r2, [pc, #136]	@ (8002f9c <HAL_ADC_ConfigChannel+0x2a8>)
 8002f14:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002f18:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	4a1e      	ldr	r2, [pc, #120]	@ (8002f98 <HAL_ADC_ConfigChannel+0x2a4>)
 8002f20:	4293      	cmp	r3, r2
 8002f22:	d12b      	bne.n	8002f7c <HAL_ADC_ConfigChannel+0x288>
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	4a1a      	ldr	r2, [pc, #104]	@ (8002f94 <HAL_ADC_ConfigChannel+0x2a0>)
 8002f2a:	4293      	cmp	r3, r2
 8002f2c:	d003      	beq.n	8002f36 <HAL_ADC_ConfigChannel+0x242>
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	2b11      	cmp	r3, #17
 8002f34:	d122      	bne.n	8002f7c <HAL_ADC_ConfigChannel+0x288>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8002f36:	4b19      	ldr	r3, [pc, #100]	@ (8002f9c <HAL_ADC_ConfigChannel+0x2a8>)
 8002f38:	685b      	ldr	r3, [r3, #4]
 8002f3a:	4a18      	ldr	r2, [pc, #96]	@ (8002f9c <HAL_ADC_ConfigChannel+0x2a8>)
 8002f3c:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8002f40:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8002f42:	4b16      	ldr	r3, [pc, #88]	@ (8002f9c <HAL_ADC_ConfigChannel+0x2a8>)
 8002f44:	685b      	ldr	r3, [r3, #4]
 8002f46:	4a15      	ldr	r2, [pc, #84]	@ (8002f9c <HAL_ADC_ConfigChannel+0x2a8>)
 8002f48:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002f4c:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002f4e:	683b      	ldr	r3, [r7, #0]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	4a10      	ldr	r2, [pc, #64]	@ (8002f94 <HAL_ADC_ConfigChannel+0x2a0>)
 8002f54:	4293      	cmp	r3, r2
 8002f56:	d111      	bne.n	8002f7c <HAL_ADC_ConfigChannel+0x288>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8002f58:	4b11      	ldr	r3, [pc, #68]	@ (8002fa0 <HAL_ADC_ConfigChannel+0x2ac>)
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	4a11      	ldr	r2, [pc, #68]	@ (8002fa4 <HAL_ADC_ConfigChannel+0x2b0>)
 8002f5e:	fba2 2303 	umull	r2, r3, r2, r3
 8002f62:	0c9a      	lsrs	r2, r3, #18
 8002f64:	4613      	mov	r3, r2
 8002f66:	009b      	lsls	r3, r3, #2
 8002f68:	4413      	add	r3, r2
 8002f6a:	005b      	lsls	r3, r3, #1
 8002f6c:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8002f6e:	e002      	b.n	8002f76 <HAL_ADC_ConfigChannel+0x282>
      {
        counter--;
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	3b01      	subs	r3, #1
 8002f74:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d1f9      	bne.n	8002f70 <HAL_ADC_ConfigChannel+0x27c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2200      	movs	r2, #0
 8002f80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002f84:	2300      	movs	r3, #0
}
 8002f86:	4618      	mov	r0, r3
 8002f88:	3714      	adds	r7, #20
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f90:	4770      	bx	lr
 8002f92:	bf00      	nop
 8002f94:	10000012 	.word	0x10000012
 8002f98:	40012000 	.word	0x40012000
 8002f9c:	40012300 	.word	0x40012300
 8002fa0:	20000000 	.word	0x20000000
 8002fa4:	431bde83 	.word	0x431bde83

08002fa8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002fa8:	b480      	push	{r7}
 8002faa:	b083      	sub	sp, #12
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8002fb0:	4b78      	ldr	r3, [pc, #480]	@ (8003194 <ADC_Init+0x1ec>)
 8002fb2:	685b      	ldr	r3, [r3, #4]
 8002fb4:	4a77      	ldr	r2, [pc, #476]	@ (8003194 <ADC_Init+0x1ec>)
 8002fb6:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8002fba:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8002fbc:	4b75      	ldr	r3, [pc, #468]	@ (8003194 <ADC_Init+0x1ec>)
 8002fbe:	685a      	ldr	r2, [r3, #4]
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	685b      	ldr	r3, [r3, #4]
 8002fc4:	4973      	ldr	r1, [pc, #460]	@ (8003194 <ADC_Init+0x1ec>)
 8002fc6:	4313      	orrs	r3, r2
 8002fc8:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	685a      	ldr	r2, [r3, #4]
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002fd8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	6859      	ldr	r1, [r3, #4]
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	691b      	ldr	r3, [r3, #16]
 8002fe4:	021a      	lsls	r2, r3, #8
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	430a      	orrs	r2, r1
 8002fec:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	685a      	ldr	r2, [r3, #4]
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002ffc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	6859      	ldr	r1, [r3, #4]
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	689a      	ldr	r2, [r3, #8]
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	430a      	orrs	r2, r1
 800300e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	689a      	ldr	r2, [r3, #8]
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800301e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	6899      	ldr	r1, [r3, #8]
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	68da      	ldr	r2, [r3, #12]
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	430a      	orrs	r2, r1
 8003030:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003036:	4a58      	ldr	r2, [pc, #352]	@ (8003198 <ADC_Init+0x1f0>)
 8003038:	4293      	cmp	r3, r2
 800303a:	d022      	beq.n	8003082 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	689a      	ldr	r2, [r3, #8]
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800304a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	6899      	ldr	r1, [r3, #8]
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	430a      	orrs	r2, r1
 800305c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	689a      	ldr	r2, [r3, #8]
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800306c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	6899      	ldr	r1, [r3, #8]
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	430a      	orrs	r2, r1
 800307e:	609a      	str	r2, [r3, #8]
 8003080:	e00f      	b.n	80030a2 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	689a      	ldr	r2, [r3, #8]
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003090:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	689a      	ldr	r2, [r3, #8]
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80030a0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	689a      	ldr	r2, [r3, #8]
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f022 0202 	bic.w	r2, r2, #2
 80030b0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	6899      	ldr	r1, [r3, #8]
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	699b      	ldr	r3, [r3, #24]
 80030bc:	005a      	lsls	r2, r3, #1
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	430a      	orrs	r2, r1
 80030c4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d01b      	beq.n	8003108 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	685a      	ldr	r2, [r3, #4]
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80030de:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	685a      	ldr	r2, [r3, #4]
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80030ee:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	6859      	ldr	r1, [r3, #4]
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030fa:	3b01      	subs	r3, #1
 80030fc:	035a      	lsls	r2, r3, #13
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	430a      	orrs	r2, r1
 8003104:	605a      	str	r2, [r3, #4]
 8003106:	e007      	b.n	8003118 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	685a      	ldr	r2, [r3, #4]
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003116:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8003126:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	69db      	ldr	r3, [r3, #28]
 8003132:	3b01      	subs	r3, #1
 8003134:	051a      	lsls	r2, r3, #20
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	430a      	orrs	r2, r1
 800313c:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	689a      	ldr	r2, [r3, #8]
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800314c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	6899      	ldr	r1, [r3, #8]
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800315a:	025a      	lsls	r2, r3, #9
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	430a      	orrs	r2, r1
 8003162:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	689a      	ldr	r2, [r3, #8]
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003172:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	6899      	ldr	r1, [r3, #8]
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	695b      	ldr	r3, [r3, #20]
 800317e:	029a      	lsls	r2, r3, #10
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	430a      	orrs	r2, r1
 8003186:	609a      	str	r2, [r3, #8]
}
 8003188:	bf00      	nop
 800318a:	370c      	adds	r7, #12
 800318c:	46bd      	mov	sp, r7
 800318e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003192:	4770      	bx	lr
 8003194:	40012300 	.word	0x40012300
 8003198:	0f000001 	.word	0x0f000001

0800319c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800319c:	b480      	push	{r7}
 800319e:	b083      	sub	sp, #12
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80031a4:	bf00      	nop
 80031a6:	370c      	adds	r7, #12
 80031a8:	46bd      	mov	sp, r7
 80031aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ae:	4770      	bx	lr

080031b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031b0:	b480      	push	{r7}
 80031b2:	b085      	sub	sp, #20
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	f003 0307 	and.w	r3, r3, #7
 80031be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80031c0:	4b0b      	ldr	r3, [pc, #44]	@ (80031f0 <__NVIC_SetPriorityGrouping+0x40>)
 80031c2:	68db      	ldr	r3, [r3, #12]
 80031c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80031c6:	68ba      	ldr	r2, [r7, #8]
 80031c8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80031cc:	4013      	ands	r3, r2
 80031ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80031d4:	68bb      	ldr	r3, [r7, #8]
 80031d6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80031d8:	4b06      	ldr	r3, [pc, #24]	@ (80031f4 <__NVIC_SetPriorityGrouping+0x44>)
 80031da:	4313      	orrs	r3, r2
 80031dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80031de:	4a04      	ldr	r2, [pc, #16]	@ (80031f0 <__NVIC_SetPriorityGrouping+0x40>)
 80031e0:	68bb      	ldr	r3, [r7, #8]
 80031e2:	60d3      	str	r3, [r2, #12]
}
 80031e4:	bf00      	nop
 80031e6:	3714      	adds	r7, #20
 80031e8:	46bd      	mov	sp, r7
 80031ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ee:	4770      	bx	lr
 80031f0:	e000ed00 	.word	0xe000ed00
 80031f4:	05fa0000 	.word	0x05fa0000

080031f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80031f8:	b480      	push	{r7}
 80031fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80031fc:	4b04      	ldr	r3, [pc, #16]	@ (8003210 <__NVIC_GetPriorityGrouping+0x18>)
 80031fe:	68db      	ldr	r3, [r3, #12]
 8003200:	0a1b      	lsrs	r3, r3, #8
 8003202:	f003 0307 	and.w	r3, r3, #7
}
 8003206:	4618      	mov	r0, r3
 8003208:	46bd      	mov	sp, r7
 800320a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320e:	4770      	bx	lr
 8003210:	e000ed00 	.word	0xe000ed00

08003214 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003214:	b480      	push	{r7}
 8003216:	b083      	sub	sp, #12
 8003218:	af00      	add	r7, sp, #0
 800321a:	4603      	mov	r3, r0
 800321c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800321e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003222:	2b00      	cmp	r3, #0
 8003224:	db0b      	blt.n	800323e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003226:	79fb      	ldrb	r3, [r7, #7]
 8003228:	f003 021f 	and.w	r2, r3, #31
 800322c:	4907      	ldr	r1, [pc, #28]	@ (800324c <__NVIC_EnableIRQ+0x38>)
 800322e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003232:	095b      	lsrs	r3, r3, #5
 8003234:	2001      	movs	r0, #1
 8003236:	fa00 f202 	lsl.w	r2, r0, r2
 800323a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800323e:	bf00      	nop
 8003240:	370c      	adds	r7, #12
 8003242:	46bd      	mov	sp, r7
 8003244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003248:	4770      	bx	lr
 800324a:	bf00      	nop
 800324c:	e000e100 	.word	0xe000e100

08003250 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003250:	b480      	push	{r7}
 8003252:	b083      	sub	sp, #12
 8003254:	af00      	add	r7, sp, #0
 8003256:	4603      	mov	r3, r0
 8003258:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800325a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800325e:	2b00      	cmp	r3, #0
 8003260:	db12      	blt.n	8003288 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003262:	79fb      	ldrb	r3, [r7, #7]
 8003264:	f003 021f 	and.w	r2, r3, #31
 8003268:	490a      	ldr	r1, [pc, #40]	@ (8003294 <__NVIC_DisableIRQ+0x44>)
 800326a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800326e:	095b      	lsrs	r3, r3, #5
 8003270:	2001      	movs	r0, #1
 8003272:	fa00 f202 	lsl.w	r2, r0, r2
 8003276:	3320      	adds	r3, #32
 8003278:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800327c:	f3bf 8f4f 	dsb	sy
}
 8003280:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003282:	f3bf 8f6f 	isb	sy
}
 8003286:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8003288:	bf00      	nop
 800328a:	370c      	adds	r7, #12
 800328c:	46bd      	mov	sp, r7
 800328e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003292:	4770      	bx	lr
 8003294:	e000e100 	.word	0xe000e100

08003298 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003298:	b480      	push	{r7}
 800329a:	b083      	sub	sp, #12
 800329c:	af00      	add	r7, sp, #0
 800329e:	4603      	mov	r3, r0
 80032a0:	6039      	str	r1, [r7, #0]
 80032a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	db0a      	blt.n	80032c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	b2da      	uxtb	r2, r3
 80032b0:	490c      	ldr	r1, [pc, #48]	@ (80032e4 <__NVIC_SetPriority+0x4c>)
 80032b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032b6:	0112      	lsls	r2, r2, #4
 80032b8:	b2d2      	uxtb	r2, r2
 80032ba:	440b      	add	r3, r1
 80032bc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80032c0:	e00a      	b.n	80032d8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	b2da      	uxtb	r2, r3
 80032c6:	4908      	ldr	r1, [pc, #32]	@ (80032e8 <__NVIC_SetPriority+0x50>)
 80032c8:	79fb      	ldrb	r3, [r7, #7]
 80032ca:	f003 030f 	and.w	r3, r3, #15
 80032ce:	3b04      	subs	r3, #4
 80032d0:	0112      	lsls	r2, r2, #4
 80032d2:	b2d2      	uxtb	r2, r2
 80032d4:	440b      	add	r3, r1
 80032d6:	761a      	strb	r2, [r3, #24]
}
 80032d8:	bf00      	nop
 80032da:	370c      	adds	r7, #12
 80032dc:	46bd      	mov	sp, r7
 80032de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e2:	4770      	bx	lr
 80032e4:	e000e100 	.word	0xe000e100
 80032e8:	e000ed00 	.word	0xe000ed00

080032ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80032ec:	b480      	push	{r7}
 80032ee:	b089      	sub	sp, #36	@ 0x24
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	60f8      	str	r0, [r7, #12]
 80032f4:	60b9      	str	r1, [r7, #8]
 80032f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	f003 0307 	and.w	r3, r3, #7
 80032fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003300:	69fb      	ldr	r3, [r7, #28]
 8003302:	f1c3 0307 	rsb	r3, r3, #7
 8003306:	2b04      	cmp	r3, #4
 8003308:	bf28      	it	cs
 800330a:	2304      	movcs	r3, #4
 800330c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800330e:	69fb      	ldr	r3, [r7, #28]
 8003310:	3304      	adds	r3, #4
 8003312:	2b06      	cmp	r3, #6
 8003314:	d902      	bls.n	800331c <NVIC_EncodePriority+0x30>
 8003316:	69fb      	ldr	r3, [r7, #28]
 8003318:	3b03      	subs	r3, #3
 800331a:	e000      	b.n	800331e <NVIC_EncodePriority+0x32>
 800331c:	2300      	movs	r3, #0
 800331e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003320:	f04f 32ff 	mov.w	r2, #4294967295
 8003324:	69bb      	ldr	r3, [r7, #24]
 8003326:	fa02 f303 	lsl.w	r3, r2, r3
 800332a:	43da      	mvns	r2, r3
 800332c:	68bb      	ldr	r3, [r7, #8]
 800332e:	401a      	ands	r2, r3
 8003330:	697b      	ldr	r3, [r7, #20]
 8003332:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003334:	f04f 31ff 	mov.w	r1, #4294967295
 8003338:	697b      	ldr	r3, [r7, #20]
 800333a:	fa01 f303 	lsl.w	r3, r1, r3
 800333e:	43d9      	mvns	r1, r3
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003344:	4313      	orrs	r3, r2
         );
}
 8003346:	4618      	mov	r0, r3
 8003348:	3724      	adds	r7, #36	@ 0x24
 800334a:	46bd      	mov	sp, r7
 800334c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003350:	4770      	bx	lr

08003352 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003352:	b580      	push	{r7, lr}
 8003354:	b082      	sub	sp, #8
 8003356:	af00      	add	r7, sp, #0
 8003358:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800335a:	6878      	ldr	r0, [r7, #4]
 800335c:	f7ff ff28 	bl	80031b0 <__NVIC_SetPriorityGrouping>
}
 8003360:	bf00      	nop
 8003362:	3708      	adds	r7, #8
 8003364:	46bd      	mov	sp, r7
 8003366:	bd80      	pop	{r7, pc}

08003368 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003368:	b580      	push	{r7, lr}
 800336a:	b086      	sub	sp, #24
 800336c:	af00      	add	r7, sp, #0
 800336e:	4603      	mov	r3, r0
 8003370:	60b9      	str	r1, [r7, #8]
 8003372:	607a      	str	r2, [r7, #4]
 8003374:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003376:	2300      	movs	r3, #0
 8003378:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800337a:	f7ff ff3d 	bl	80031f8 <__NVIC_GetPriorityGrouping>
 800337e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003380:	687a      	ldr	r2, [r7, #4]
 8003382:	68b9      	ldr	r1, [r7, #8]
 8003384:	6978      	ldr	r0, [r7, #20]
 8003386:	f7ff ffb1 	bl	80032ec <NVIC_EncodePriority>
 800338a:	4602      	mov	r2, r0
 800338c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003390:	4611      	mov	r1, r2
 8003392:	4618      	mov	r0, r3
 8003394:	f7ff ff80 	bl	8003298 <__NVIC_SetPriority>
}
 8003398:	bf00      	nop
 800339a:	3718      	adds	r7, #24
 800339c:	46bd      	mov	sp, r7
 800339e:	bd80      	pop	{r7, pc}

080033a0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b082      	sub	sp, #8
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	4603      	mov	r3, r0
 80033a8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80033aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033ae:	4618      	mov	r0, r3
 80033b0:	f7ff ff30 	bl	8003214 <__NVIC_EnableIRQ>
}
 80033b4:	bf00      	nop
 80033b6:	3708      	adds	r7, #8
 80033b8:	46bd      	mov	sp, r7
 80033ba:	bd80      	pop	{r7, pc}

080033bc <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	b082      	sub	sp, #8
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	4603      	mov	r3, r0
 80033c4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80033c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033ca:	4618      	mov	r0, r3
 80033cc:	f7ff ff40 	bl	8003250 <__NVIC_DisableIRQ>
}
 80033d0:	bf00      	nop
 80033d2:	3708      	adds	r7, #8
 80033d4:	46bd      	mov	sp, r7
 80033d6:	bd80      	pop	{r7, pc}

080033d8 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b082      	sub	sp, #8
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d101      	bne.n	80033ea <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80033e6:	2301      	movs	r3, #1
 80033e8:	e054      	b.n	8003494 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	7f5b      	ldrb	r3, [r3, #29]
 80033ee:	b2db      	uxtb	r3, r3
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d105      	bne.n	8003400 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2200      	movs	r2, #0
 80033f8:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80033fa:	6878      	ldr	r0, [r7, #4]
 80033fc:	f7fe f866 	bl	80014cc <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2202      	movs	r2, #2
 8003404:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	791b      	ldrb	r3, [r3, #4]
 800340a:	2b00      	cmp	r3, #0
 800340c:	d10c      	bne.n	8003428 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	4a22      	ldr	r2, [pc, #136]	@ (800349c <HAL_CRC_Init+0xc4>)
 8003414:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	689a      	ldr	r2, [r3, #8]
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f022 0218 	bic.w	r2, r2, #24
 8003424:	609a      	str	r2, [r3, #8]
 8003426:	e00c      	b.n	8003442 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6899      	ldr	r1, [r3, #8]
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	68db      	ldr	r3, [r3, #12]
 8003430:	461a      	mov	r2, r3
 8003432:	6878      	ldr	r0, [r7, #4]
 8003434:	f000 f94c 	bl	80036d0 <HAL_CRCEx_Polynomial_Set>
 8003438:	4603      	mov	r3, r0
 800343a:	2b00      	cmp	r3, #0
 800343c:	d001      	beq.n	8003442 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 800343e:	2301      	movs	r3, #1
 8003440:	e028      	b.n	8003494 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	795b      	ldrb	r3, [r3, #5]
 8003446:	2b00      	cmp	r3, #0
 8003448:	d105      	bne.n	8003456 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f04f 32ff 	mov.w	r2, #4294967295
 8003452:	611a      	str	r2, [r3, #16]
 8003454:	e004      	b.n	8003460 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	687a      	ldr	r2, [r7, #4]
 800345c:	6912      	ldr	r2, [r2, #16]
 800345e:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	689b      	ldr	r3, [r3, #8]
 8003466:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	695a      	ldr	r2, [r3, #20]
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	430a      	orrs	r2, r1
 8003474:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	689b      	ldr	r3, [r3, #8]
 800347c:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	699a      	ldr	r2, [r3, #24]
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	430a      	orrs	r2, r1
 800348a:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	2201      	movs	r2, #1
 8003490:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8003492:	2300      	movs	r3, #0
}
 8003494:	4618      	mov	r0, r3
 8003496:	3708      	adds	r7, #8
 8003498:	46bd      	mov	sp, r7
 800349a:	bd80      	pop	{r7, pc}
 800349c:	04c11db7 	.word	0x04c11db7

080034a0 <HAL_CRC_Calculate>:
  *        and the API will internally adjust its input data processing based on the
  *        handle field hcrc->InputDataFormat.
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b086      	sub	sp, #24
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	60f8      	str	r0, [r7, #12]
 80034a8:	60b9      	str	r1, [r7, #8]
 80034aa:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 80034ac:	2300      	movs	r3, #0
 80034ae:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	2202      	movs	r2, #2
 80034b4:	775a      	strb	r2, [r3, #29]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	689a      	ldr	r2, [r3, #8]
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f042 0201 	orr.w	r2, r2, #1
 80034c4:	609a      	str	r2, [r3, #8]

  switch (hcrc->InputDataFormat)
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	6a1b      	ldr	r3, [r3, #32]
 80034ca:	2b03      	cmp	r3, #3
 80034cc:	d006      	beq.n	80034dc <HAL_CRC_Calculate+0x3c>
 80034ce:	2b03      	cmp	r3, #3
 80034d0:	d829      	bhi.n	8003526 <HAL_CRC_Calculate+0x86>
 80034d2:	2b01      	cmp	r3, #1
 80034d4:	d019      	beq.n	800350a <HAL_CRC_Calculate+0x6a>
 80034d6:	2b02      	cmp	r3, #2
 80034d8:	d01e      	beq.n	8003518 <HAL_CRC_Calculate+0x78>
      /* Specific 16-bit input data handling  */
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
      break;

    default:
      break;
 80034da:	e024      	b.n	8003526 <HAL_CRC_Calculate+0x86>
      for (index = 0U; index < BufferLength; index++)
 80034dc:	2300      	movs	r3, #0
 80034de:	617b      	str	r3, [r7, #20]
 80034e0:	e00a      	b.n	80034f8 <HAL_CRC_Calculate+0x58>
        hcrc->Instance->DR = pBuffer[index];
 80034e2:	697b      	ldr	r3, [r7, #20]
 80034e4:	009b      	lsls	r3, r3, #2
 80034e6:	68ba      	ldr	r2, [r7, #8]
 80034e8:	441a      	add	r2, r3
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	6812      	ldr	r2, [r2, #0]
 80034f0:	601a      	str	r2, [r3, #0]
      for (index = 0U; index < BufferLength; index++)
 80034f2:	697b      	ldr	r3, [r7, #20]
 80034f4:	3301      	adds	r3, #1
 80034f6:	617b      	str	r3, [r7, #20]
 80034f8:	697a      	ldr	r2, [r7, #20]
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	429a      	cmp	r2, r3
 80034fe:	d3f0      	bcc.n	80034e2 <HAL_CRC_Calculate+0x42>
      temp = hcrc->Instance->DR;
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	613b      	str	r3, [r7, #16]
      break;
 8003508:	e00e      	b.n	8003528 <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_8(hcrc, (uint8_t *)pBuffer, BufferLength);
 800350a:	687a      	ldr	r2, [r7, #4]
 800350c:	68b9      	ldr	r1, [r7, #8]
 800350e:	68f8      	ldr	r0, [r7, #12]
 8003510:	f000 f812 	bl	8003538 <CRC_Handle_8>
 8003514:	6138      	str	r0, [r7, #16]
      break;
 8003516:	e007      	b.n	8003528 <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
 8003518:	687a      	ldr	r2, [r7, #4]
 800351a:	68b9      	ldr	r1, [r7, #8]
 800351c:	68f8      	ldr	r0, [r7, #12]
 800351e:	f000 f89d 	bl	800365c <CRC_Handle_16>
 8003522:	6138      	str	r0, [r7, #16]
      break;
 8003524:	e000      	b.n	8003528 <HAL_CRC_Calculate+0x88>
      break;
 8003526:	bf00      	nop
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	2201      	movs	r2, #1
 800352c:	775a      	strb	r2, [r3, #29]

  /* Return the CRC computed value */
  return temp;
 800352e:	693b      	ldr	r3, [r7, #16]
}
 8003530:	4618      	mov	r0, r3
 8003532:	3718      	adds	r7, #24
 8003534:	46bd      	mov	sp, r7
 8003536:	bd80      	pop	{r7, pc}

08003538 <CRC_Handle_8>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_8(CRC_HandleTypeDef *hcrc, uint8_t pBuffer[], uint32_t BufferLength)
{
 8003538:	b480      	push	{r7}
 800353a:	b089      	sub	sp, #36	@ 0x24
 800353c:	af00      	add	r7, sp, #0
 800353e:	60f8      	str	r0, [r7, #12]
 8003540:	60b9      	str	r1, [r7, #8]
 8003542:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 4 bytes are entered in a row with a single word write,
   * last bytes must be carefully fed to the CRC calculator to ensure a correct type
   * handling by the peripheral */
  for (i = 0U; i < (BufferLength / 4U); i++)
 8003544:	2300      	movs	r3, #0
 8003546:	61fb      	str	r3, [r7, #28]
 8003548:	e023      	b.n	8003592 <CRC_Handle_8+0x5a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800354a:	69fb      	ldr	r3, [r7, #28]
 800354c:	009b      	lsls	r3, r3, #2
 800354e:	68ba      	ldr	r2, [r7, #8]
 8003550:	4413      	add	r3, r2
 8003552:	781b      	ldrb	r3, [r3, #0]
 8003554:	061a      	lsls	r2, r3, #24
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 8003556:	69fb      	ldr	r3, [r7, #28]
 8003558:	009b      	lsls	r3, r3, #2
 800355a:	3301      	adds	r3, #1
 800355c:	68b9      	ldr	r1, [r7, #8]
 800355e:	440b      	add	r3, r1
 8003560:	781b      	ldrb	r3, [r3, #0]
 8003562:	041b      	lsls	r3, r3, #16
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8003564:	431a      	orrs	r2, r3
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 8003566:	69fb      	ldr	r3, [r7, #28]
 8003568:	009b      	lsls	r3, r3, #2
 800356a:	3302      	adds	r3, #2
 800356c:	68b9      	ldr	r1, [r7, #8]
 800356e:	440b      	add	r3, r1
 8003570:	781b      	ldrb	r3, [r3, #0]
 8003572:	021b      	lsls	r3, r3, #8
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 8003574:	431a      	orrs	r2, r3
                         (uint32_t)pBuffer[(4U * i) + 3U];
 8003576:	69fb      	ldr	r3, [r7, #28]
 8003578:	009b      	lsls	r3, r3, #2
 800357a:	3303      	adds	r3, #3
 800357c:	68b9      	ldr	r1, [r7, #8]
 800357e:	440b      	add	r3, r1
 8003580:	781b      	ldrb	r3, [r3, #0]
 8003582:	4619      	mov	r1, r3
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	681b      	ldr	r3, [r3, #0]
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 8003588:	430a      	orrs	r2, r1
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800358a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 4U); i++)
 800358c:	69fb      	ldr	r3, [r7, #28]
 800358e:	3301      	adds	r3, #1
 8003590:	61fb      	str	r3, [r7, #28]
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	089b      	lsrs	r3, r3, #2
 8003596:	69fa      	ldr	r2, [r7, #28]
 8003598:	429a      	cmp	r2, r3
 800359a:	d3d6      	bcc.n	800354a <CRC_Handle_8+0x12>
  }
  /* last bytes specific handling */
  if ((BufferLength % 4U) != 0U)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	f003 0303 	and.w	r3, r3, #3
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d051      	beq.n	800364a <CRC_Handle_8+0x112>
  {
    if ((BufferLength % 4U) == 1U)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	f003 0303 	and.w	r3, r3, #3
 80035ac:	2b01      	cmp	r3, #1
 80035ae:	d108      	bne.n	80035c2 <CRC_Handle_8+0x8a>
    {
      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[4U * i];         /* Derogation MisraC2012 R.11.5 */
 80035b0:	69fb      	ldr	r3, [r7, #28]
 80035b2:	009b      	lsls	r3, r3, #2
 80035b4:	68ba      	ldr	r2, [r7, #8]
 80035b6:	4413      	add	r3, r2
 80035b8:	68fa      	ldr	r2, [r7, #12]
 80035ba:	6812      	ldr	r2, [r2, #0]
 80035bc:	781b      	ldrb	r3, [r3, #0]
 80035be:	7013      	strb	r3, [r2, #0]
 80035c0:	e043      	b.n	800364a <CRC_Handle_8+0x112>
    }
    else if ((BufferLength % 4U) == 2U)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	f003 0303 	and.w	r3, r3, #3
 80035c8:	2b02      	cmp	r3, #2
 80035ca:	d118      	bne.n	80035fe <CRC_Handle_8+0xc6>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 80035cc:	69fb      	ldr	r3, [r7, #28]
 80035ce:	009b      	lsls	r3, r3, #2
 80035d0:	68ba      	ldr	r2, [r7, #8]
 80035d2:	4413      	add	r3, r2
 80035d4:	781b      	ldrb	r3, [r3, #0]
 80035d6:	b21b      	sxth	r3, r3
 80035d8:	021b      	lsls	r3, r3, #8
 80035da:	b21a      	sxth	r2, r3
 80035dc:	69fb      	ldr	r3, [r7, #28]
 80035de:	009b      	lsls	r3, r3, #2
 80035e0:	3301      	adds	r3, #1
 80035e2:	68b9      	ldr	r1, [r7, #8]
 80035e4:	440b      	add	r3, r1
 80035e6:	781b      	ldrb	r3, [r3, #0]
 80035e8:	b21b      	sxth	r3, r3
 80035ea:	4313      	orrs	r3, r2
 80035ec:	b21b      	sxth	r3, r3
 80035ee:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	617b      	str	r3, [r7, #20]
      *pReg = data;
 80035f6:	697b      	ldr	r3, [r7, #20]
 80035f8:	8b7a      	ldrh	r2, [r7, #26]
 80035fa:	801a      	strh	r2, [r3, #0]
 80035fc:	e025      	b.n	800364a <CRC_Handle_8+0x112>
    }
    else if ((BufferLength % 4U) == 3U)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	f003 0303 	and.w	r3, r3, #3
 8003604:	2b03      	cmp	r3, #3
 8003606:	d120      	bne.n	800364a <CRC_Handle_8+0x112>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 8003608:	69fb      	ldr	r3, [r7, #28]
 800360a:	009b      	lsls	r3, r3, #2
 800360c:	68ba      	ldr	r2, [r7, #8]
 800360e:	4413      	add	r3, r2
 8003610:	781b      	ldrb	r3, [r3, #0]
 8003612:	b21b      	sxth	r3, r3
 8003614:	021b      	lsls	r3, r3, #8
 8003616:	b21a      	sxth	r2, r3
 8003618:	69fb      	ldr	r3, [r7, #28]
 800361a:	009b      	lsls	r3, r3, #2
 800361c:	3301      	adds	r3, #1
 800361e:	68b9      	ldr	r1, [r7, #8]
 8003620:	440b      	add	r3, r1
 8003622:	781b      	ldrb	r3, [r3, #0]
 8003624:	b21b      	sxth	r3, r3
 8003626:	4313      	orrs	r3, r2
 8003628:	b21b      	sxth	r3, r3
 800362a:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	617b      	str	r3, [r7, #20]
      *pReg = data;
 8003632:	697b      	ldr	r3, [r7, #20]
 8003634:	8b7a      	ldrh	r2, [r7, #26]
 8003636:	801a      	strh	r2, [r3, #0]

      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[(4U * i) + 2U];  /* Derogation MisraC2012 R.11.5 */
 8003638:	69fb      	ldr	r3, [r7, #28]
 800363a:	009b      	lsls	r3, r3, #2
 800363c:	3302      	adds	r3, #2
 800363e:	68ba      	ldr	r2, [r7, #8]
 8003640:	4413      	add	r3, r2
 8003642:	68fa      	ldr	r2, [r7, #12]
 8003644:	6812      	ldr	r2, [r2, #0]
 8003646:	781b      	ldrb	r3, [r3, #0]
 8003648:	7013      	strb	r3, [r2, #0]
      /* Nothing to do */
    }
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	681b      	ldr	r3, [r3, #0]
}
 8003650:	4618      	mov	r0, r3
 8003652:	3724      	adds	r7, #36	@ 0x24
 8003654:	46bd      	mov	sp, r7
 8003656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365a:	4770      	bx	lr

0800365c <CRC_Handle_16>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_16(CRC_HandleTypeDef *hcrc, uint16_t pBuffer[], uint32_t BufferLength)
{
 800365c:	b480      	push	{r7}
 800365e:	b087      	sub	sp, #28
 8003660:	af00      	add	r7, sp, #0
 8003662:	60f8      	str	r0, [r7, #12]
 8003664:	60b9      	str	r1, [r7, #8]
 8003666:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 2 HalfWords are entered in a row with a single word write,
   * in case of odd length, last HalfWord must be carefully fed to the CRC calculator to ensure
   * a correct type handling by the peripheral */
  for (i = 0U; i < (BufferLength / 2U); i++)
 8003668:	2300      	movs	r3, #0
 800366a:	617b      	str	r3, [r7, #20]
 800366c:	e013      	b.n	8003696 <CRC_Handle_16+0x3a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U];
 800366e:	697b      	ldr	r3, [r7, #20]
 8003670:	009b      	lsls	r3, r3, #2
 8003672:	68ba      	ldr	r2, [r7, #8]
 8003674:	4413      	add	r3, r2
 8003676:	881b      	ldrh	r3, [r3, #0]
 8003678:	041a      	lsls	r2, r3, #16
 800367a:	697b      	ldr	r3, [r7, #20]
 800367c:	009b      	lsls	r3, r3, #2
 800367e:	3302      	adds	r3, #2
 8003680:	68b9      	ldr	r1, [r7, #8]
 8003682:	440b      	add	r3, r1
 8003684:	881b      	ldrh	r3, [r3, #0]
 8003686:	4619      	mov	r1, r3
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	430a      	orrs	r2, r1
 800368e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 2U); i++)
 8003690:	697b      	ldr	r3, [r7, #20]
 8003692:	3301      	adds	r3, #1
 8003694:	617b      	str	r3, [r7, #20]
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	085b      	lsrs	r3, r3, #1
 800369a:	697a      	ldr	r2, [r7, #20]
 800369c:	429a      	cmp	r2, r3
 800369e:	d3e6      	bcc.n	800366e <CRC_Handle_16+0x12>
  }
  if ((BufferLength % 2U) != 0U)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	f003 0301 	and.w	r3, r3, #1
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d009      	beq.n	80036be <CRC_Handle_16+0x62>
  {
    pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                 /* Derogation MisraC2012 R.11.5 */
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	613b      	str	r3, [r7, #16]
    *pReg = pBuffer[2U * i];
 80036b0:	697b      	ldr	r3, [r7, #20]
 80036b2:	009b      	lsls	r3, r3, #2
 80036b4:	68ba      	ldr	r2, [r7, #8]
 80036b6:	4413      	add	r3, r2
 80036b8:	881a      	ldrh	r2, [r3, #0]
 80036ba:	693b      	ldr	r3, [r7, #16]
 80036bc:	801a      	strh	r2, [r3, #0]
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	681b      	ldr	r3, [r3, #0]
}
 80036c4:	4618      	mov	r0, r3
 80036c6:	371c      	adds	r7, #28
 80036c8:	46bd      	mov	sp, r7
 80036ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ce:	4770      	bx	lr

080036d0 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 80036d0:	b480      	push	{r7}
 80036d2:	b087      	sub	sp, #28
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	60f8      	str	r0, [r7, #12]
 80036d8:	60b9      	str	r1, [r7, #8]
 80036da:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80036dc:	2300      	movs	r3, #0
 80036de:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 80036e0:	231f      	movs	r3, #31
 80036e2:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 80036e4:	68bb      	ldr	r3, [r7, #8]
 80036e6:	f003 0301 	and.w	r3, r3, #1
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d102      	bne.n	80036f4 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 80036ee:	2301      	movs	r3, #1
 80036f0:	75fb      	strb	r3, [r7, #23]
 80036f2:	e063      	b.n	80037bc <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 80036f4:	bf00      	nop
 80036f6:	693b      	ldr	r3, [r7, #16]
 80036f8:	1e5a      	subs	r2, r3, #1
 80036fa:	613a      	str	r2, [r7, #16]
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d009      	beq.n	8003714 <HAL_CRCEx_Polynomial_Set+0x44>
 8003700:	693b      	ldr	r3, [r7, #16]
 8003702:	f003 031f 	and.w	r3, r3, #31
 8003706:	68ba      	ldr	r2, [r7, #8]
 8003708:	fa22 f303 	lsr.w	r3, r2, r3
 800370c:	f003 0301 	and.w	r3, r3, #1
 8003710:	2b00      	cmp	r3, #0
 8003712:	d0f0      	beq.n	80036f6 <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	2b18      	cmp	r3, #24
 8003718:	d846      	bhi.n	80037a8 <HAL_CRCEx_Polynomial_Set+0xd8>
 800371a:	a201      	add	r2, pc, #4	@ (adr r2, 8003720 <HAL_CRCEx_Polynomial_Set+0x50>)
 800371c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003720:	080037af 	.word	0x080037af
 8003724:	080037a9 	.word	0x080037a9
 8003728:	080037a9 	.word	0x080037a9
 800372c:	080037a9 	.word	0x080037a9
 8003730:	080037a9 	.word	0x080037a9
 8003734:	080037a9 	.word	0x080037a9
 8003738:	080037a9 	.word	0x080037a9
 800373c:	080037a9 	.word	0x080037a9
 8003740:	0800379d 	.word	0x0800379d
 8003744:	080037a9 	.word	0x080037a9
 8003748:	080037a9 	.word	0x080037a9
 800374c:	080037a9 	.word	0x080037a9
 8003750:	080037a9 	.word	0x080037a9
 8003754:	080037a9 	.word	0x080037a9
 8003758:	080037a9 	.word	0x080037a9
 800375c:	080037a9 	.word	0x080037a9
 8003760:	08003791 	.word	0x08003791
 8003764:	080037a9 	.word	0x080037a9
 8003768:	080037a9 	.word	0x080037a9
 800376c:	080037a9 	.word	0x080037a9
 8003770:	080037a9 	.word	0x080037a9
 8003774:	080037a9 	.word	0x080037a9
 8003778:	080037a9 	.word	0x080037a9
 800377c:	080037a9 	.word	0x080037a9
 8003780:	08003785 	.word	0x08003785
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 8003784:	693b      	ldr	r3, [r7, #16]
 8003786:	2b06      	cmp	r3, #6
 8003788:	d913      	bls.n	80037b2 <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 800378a:	2301      	movs	r3, #1
 800378c:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800378e:	e010      	b.n	80037b2 <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 8003790:	693b      	ldr	r3, [r7, #16]
 8003792:	2b07      	cmp	r3, #7
 8003794:	d90f      	bls.n	80037b6 <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 8003796:	2301      	movs	r3, #1
 8003798:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800379a:	e00c      	b.n	80037b6 <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 800379c:	693b      	ldr	r3, [r7, #16]
 800379e:	2b0f      	cmp	r3, #15
 80037a0:	d90b      	bls.n	80037ba <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 80037a2:	2301      	movs	r3, #1
 80037a4:	75fb      	strb	r3, [r7, #23]
        }
        break;
 80037a6:	e008      	b.n	80037ba <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 80037a8:	2301      	movs	r3, #1
 80037aa:	75fb      	strb	r3, [r7, #23]
        break;
 80037ac:	e006      	b.n	80037bc <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80037ae:	bf00      	nop
 80037b0:	e004      	b.n	80037bc <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80037b2:	bf00      	nop
 80037b4:	e002      	b.n	80037bc <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80037b6:	bf00      	nop
 80037b8:	e000      	b.n	80037bc <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80037ba:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 80037bc:	7dfb      	ldrb	r3, [r7, #23]
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d10d      	bne.n	80037de <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	68ba      	ldr	r2, [r7, #8]
 80037c8:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	689b      	ldr	r3, [r3, #8]
 80037d0:	f023 0118 	bic.w	r1, r3, #24
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	687a      	ldr	r2, [r7, #4]
 80037da:	430a      	orrs	r2, r1
 80037dc:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 80037de:	7dfb      	ldrb	r3, [r7, #23]
}
 80037e0:	4618      	mov	r0, r3
 80037e2:	371c      	adds	r7, #28
 80037e4:	46bd      	mov	sp, r7
 80037e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ea:	4770      	bx	lr

080037ec <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b082      	sub	sp, #8
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d101      	bne.n	80037fe <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 80037fa:	2301      	movs	r3, #1
 80037fc:	e014      	b.n	8003828 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	791b      	ldrb	r3, [r3, #4]
 8003802:	b2db      	uxtb	r3, r3
 8003804:	2b00      	cmp	r3, #0
 8003806:	d105      	bne.n	8003814 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2200      	movs	r2, #0
 800380c:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800380e:	6878      	ldr	r0, [r7, #4]
 8003810:	f7fd fe7c 	bl	800150c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2202      	movs	r2, #2
 8003818:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	2200      	movs	r2, #0
 800381e:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2201      	movs	r2, #1
 8003824:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8003826:	2300      	movs	r3, #0
}
 8003828:	4618      	mov	r0, r3
 800382a:	3708      	adds	r7, #8
 800382c:	46bd      	mov	sp, r7
 800382e:	bd80      	pop	{r7, pc}

08003830 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8003830:	b480      	push	{r7}
 8003832:	b083      	sub	sp, #12
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
 8003838:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	2b00      	cmp	r3, #0
 800383e:	d101      	bne.n	8003844 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8003840:	2301      	movs	r3, #1
 8003842:	e046      	b.n	80038d2 <HAL_DAC_Start+0xa2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	795b      	ldrb	r3, [r3, #5]
 8003848:	2b01      	cmp	r3, #1
 800384a:	d101      	bne.n	8003850 <HAL_DAC_Start+0x20>
 800384c:	2302      	movs	r3, #2
 800384e:	e040      	b.n	80038d2 <HAL_DAC_Start+0xa2>
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	2201      	movs	r2, #1
 8003854:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	2202      	movs	r2, #2
 800385a:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	6819      	ldr	r1, [r3, #0]
 8003862:	683b      	ldr	r3, [r7, #0]
 8003864:	f003 0310 	and.w	r3, r3, #16
 8003868:	2201      	movs	r2, #1
 800386a:	409a      	lsls	r2, r3
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	430a      	orrs	r2, r1
 8003872:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 8003874:	683b      	ldr	r3, [r7, #0]
 8003876:	2b00      	cmp	r3, #0
 8003878:	d10f      	bne.n	800389a <HAL_DAC_Start+0x6a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 8003884:	2b3c      	cmp	r3, #60	@ 0x3c
 8003886:	d11d      	bne.n	80038c4 <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	685a      	ldr	r2, [r3, #4]
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f042 0201 	orr.w	r2, r2, #1
 8003896:	605a      	str	r2, [r3, #4]
 8003898:	e014      	b.n	80038c4 <HAL_DAC_Start+0x94>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	f003 0310 	and.w	r3, r3, #16
 80038aa:	213c      	movs	r1, #60	@ 0x3c
 80038ac:	fa01 f303 	lsl.w	r3, r1, r3
 80038b0:	429a      	cmp	r2, r3
 80038b2:	d107      	bne.n	80038c4 <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	685a      	ldr	r2, [r3, #4]
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f042 0202 	orr.w	r2, r2, #2
 80038c2:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	2201      	movs	r2, #1
 80038c8:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	2200      	movs	r2, #0
 80038ce:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80038d0:	2300      	movs	r3, #0
}
 80038d2:	4618      	mov	r0, r3
 80038d4:	370c      	adds	r7, #12
 80038d6:	46bd      	mov	sp, r7
 80038d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038dc:	4770      	bx	lr

080038de <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 80038de:	b580      	push	{r7, lr}
 80038e0:	b084      	sub	sp, #16
 80038e2:	af00      	add	r7, sp, #0
 80038e4:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hdac->Instance->CR;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = hdac->Instance->SR;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038f4:	60bb      	str	r3, [r7, #8]

  if ((itsource & DAC_IT_DMAUDR1) == DAC_IT_DMAUDR1)
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d01d      	beq.n	800393c <HAL_DAC_IRQHandler+0x5e>
  {
    /* Check underrun flag of DAC channel 1 */
    if ((itflag & DAC_FLAG_DMAUDR1) == DAC_FLAG_DMAUDR1)
 8003900:	68bb      	ldr	r3, [r7, #8]
 8003902:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003906:	2b00      	cmp	r3, #0
 8003908:	d018      	beq.n	800393c <HAL_DAC_IRQHandler+0x5e>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	2204      	movs	r2, #4
 800390e:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	691b      	ldr	r3, [r3, #16]
 8003914:	f043 0201 	orr.w	r2, r3, #1
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003924:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel1 DMA request */
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN1);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	681a      	ldr	r2, [r3, #0]
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003934:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8003936:	6878      	ldr	r0, [r7, #4]
 8003938:	f000 f851 	bl	80039de <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }


  if ((itsource & DAC_IT_DMAUDR2) == DAC_IT_DMAUDR2)
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003942:	2b00      	cmp	r3, #0
 8003944:	d01d      	beq.n	8003982 <HAL_DAC_IRQHandler+0xa4>
  {
    /* Check underrun flag of DAC channel 2 */
    if ((itflag & DAC_FLAG_DMAUDR2) == DAC_FLAG_DMAUDR2)
 8003946:	68bb      	ldr	r3, [r7, #8]
 8003948:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800394c:	2b00      	cmp	r3, #0
 800394e:	d018      	beq.n	8003982 <HAL_DAC_IRQHandler+0xa4>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2204      	movs	r2, #4
 8003954:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	691b      	ldr	r3, [r3, #16]
 800395a:	f043 0202 	orr.w	r2, r3, #2
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 800396a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel2 DMA request */
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN2);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	681a      	ldr	r2, [r3, #0]
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 800397a:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 800397c:	6878      	ldr	r0, [r7, #4]
 800397e:	f000 f891 	bl	8003aa4 <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

}
 8003982:	bf00      	nop
 8003984:	3710      	adds	r7, #16
 8003986:	46bd      	mov	sp, r7
 8003988:	bd80      	pop	{r7, pc}

0800398a <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 800398a:	b480      	push	{r7}
 800398c:	b087      	sub	sp, #28
 800398e:	af00      	add	r7, sp, #0
 8003990:	60f8      	str	r0, [r7, #12]
 8003992:	60b9      	str	r1, [r7, #8]
 8003994:	607a      	str	r2, [r7, #4]
 8003996:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8003998:	2300      	movs	r3, #0
 800399a:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d101      	bne.n	80039a6 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 80039a2:	2301      	movs	r3, #1
 80039a4:	e015      	b.n	80039d2 <HAL_DAC_SetValue+0x48>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 80039ac:	68bb      	ldr	r3, [r7, #8]
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d105      	bne.n	80039be <HAL_DAC_SetValue+0x34>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 80039b2:	697a      	ldr	r2, [r7, #20]
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	4413      	add	r3, r2
 80039b8:	3308      	adds	r3, #8
 80039ba:	617b      	str	r3, [r7, #20]
 80039bc:	e004      	b.n	80039c8 <HAL_DAC_SetValue+0x3e>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 80039be:	697a      	ldr	r2, [r7, #20]
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	4413      	add	r3, r2
 80039c4:	3314      	adds	r3, #20
 80039c6:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80039c8:	697b      	ldr	r3, [r7, #20]
 80039ca:	461a      	mov	r2, r3
 80039cc:	683b      	ldr	r3, [r7, #0]
 80039ce:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80039d0:	2300      	movs	r3, #0
}
 80039d2:	4618      	mov	r0, r3
 80039d4:	371c      	adds	r7, #28
 80039d6:	46bd      	mov	sp, r7
 80039d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039dc:	4770      	bx	lr

080039de <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80039de:	b480      	push	{r7}
 80039e0:	b083      	sub	sp, #12
 80039e2:	af00      	add	r7, sp, #0
 80039e4:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 80039e6:	bf00      	nop
 80039e8:	370c      	adds	r7, #12
 80039ea:	46bd      	mov	sp, r7
 80039ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f0:	4770      	bx	lr

080039f2 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80039f2:	b480      	push	{r7}
 80039f4:	b089      	sub	sp, #36	@ 0x24
 80039f6:	af00      	add	r7, sp, #0
 80039f8:	60f8      	str	r0, [r7, #12]
 80039fa:	60b9      	str	r1, [r7, #8]
 80039fc:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80039fe:	2300      	movs	r3, #0
 8003a00:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d002      	beq.n	8003a0e <HAL_DAC_ConfigChannel+0x1c>
 8003a08:	68bb      	ldr	r3, [r7, #8]
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d101      	bne.n	8003a12 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8003a0e:	2301      	movs	r3, #1
 8003a10:	e042      	b.n	8003a98 <HAL_DAC_ConfigChannel+0xa6>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	795b      	ldrb	r3, [r3, #5]
 8003a16:	2b01      	cmp	r3, #1
 8003a18:	d101      	bne.n	8003a1e <HAL_DAC_ConfigChannel+0x2c>
 8003a1a:	2302      	movs	r3, #2
 8003a1c:	e03c      	b.n	8003a98 <HAL_DAC_ConfigChannel+0xa6>
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	2201      	movs	r2, #1
 8003a22:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	2202      	movs	r2, #2
 8003a28:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	61bb      	str	r3, [r7, #24]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
               << (Channel & 0x10UL));
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	f003 0310 	and.w	r3, r3, #16
 8003a38:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8003a3c:	fa02 f303 	lsl.w	r3, r2, r3
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 8003a40:	43db      	mvns	r3, r3
 8003a42:	69ba      	ldr	r2, [r7, #24]
 8003a44:	4013      	ands	r3, r2
 8003a46:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8003a48:	68bb      	ldr	r3, [r7, #8]
 8003a4a:	681a      	ldr	r2, [r3, #0]
 8003a4c:	68bb      	ldr	r3, [r7, #8]
 8003a4e:	685b      	ldr	r3, [r3, #4]
 8003a50:	4313      	orrs	r3, r2
 8003a52:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	f003 0310 	and.w	r3, r3, #16
 8003a5a:	697a      	ldr	r2, [r7, #20]
 8003a5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a60:	69ba      	ldr	r2, [r7, #24]
 8003a62:	4313      	orrs	r3, r2
 8003a64:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	69ba      	ldr	r2, [r7, #24]
 8003a6c:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	6819      	ldr	r1, [r3, #0]
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	f003 0310 	and.w	r3, r3, #16
 8003a7a:	22c0      	movs	r2, #192	@ 0xc0
 8003a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a80:	43da      	mvns	r2, r3
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	400a      	ands	r2, r1
 8003a88:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	2201      	movs	r2, #1
 8003a8e:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	2200      	movs	r2, #0
 8003a94:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8003a96:	7ffb      	ldrb	r3, [r7, #31]
}
 8003a98:	4618      	mov	r0, r3
 8003a9a:	3724      	adds	r7, #36	@ 0x24
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa2:	4770      	bx	lr

08003aa4 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003aa4:	b480      	push	{r7}
 8003aa6:	b083      	sub	sp, #12
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8003aac:	bf00      	nop
 8003aae:	370c      	adds	r7, #12
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab6:	4770      	bx	lr

08003ab8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b086      	sub	sp, #24
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003ac0:	2300      	movs	r3, #0
 8003ac2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003ac4:	f7fe fe64 	bl	8002790 <HAL_GetTick>
 8003ac8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d101      	bne.n	8003ad4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003ad0:	2301      	movs	r3, #1
 8003ad2:	e099      	b.n	8003c08 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2202      	movs	r2, #2
 8003ad8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2200      	movs	r2, #0
 8003ae0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	681a      	ldr	r2, [r3, #0]
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f022 0201 	bic.w	r2, r2, #1
 8003af2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003af4:	e00f      	b.n	8003b16 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003af6:	f7fe fe4b 	bl	8002790 <HAL_GetTick>
 8003afa:	4602      	mov	r2, r0
 8003afc:	693b      	ldr	r3, [r7, #16]
 8003afe:	1ad3      	subs	r3, r2, r3
 8003b00:	2b05      	cmp	r3, #5
 8003b02:	d908      	bls.n	8003b16 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	2220      	movs	r2, #32
 8003b08:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	2203      	movs	r2, #3
 8003b0e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003b12:	2303      	movs	r3, #3
 8003b14:	e078      	b.n	8003c08 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f003 0301 	and.w	r3, r3, #1
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d1e8      	bne.n	8003af6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003b2c:	697a      	ldr	r2, [r7, #20]
 8003b2e:	4b38      	ldr	r3, [pc, #224]	@ (8003c10 <HAL_DMA_Init+0x158>)
 8003b30:	4013      	ands	r3, r2
 8003b32:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	685a      	ldr	r2, [r3, #4]
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	689b      	ldr	r3, [r3, #8]
 8003b3c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003b42:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	691b      	ldr	r3, [r3, #16]
 8003b48:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b4e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	699b      	ldr	r3, [r3, #24]
 8003b54:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b5a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	6a1b      	ldr	r3, [r3, #32]
 8003b60:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003b62:	697a      	ldr	r2, [r7, #20]
 8003b64:	4313      	orrs	r3, r2
 8003b66:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b6c:	2b04      	cmp	r3, #4
 8003b6e:	d107      	bne.n	8003b80 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b78:	4313      	orrs	r3, r2
 8003b7a:	697a      	ldr	r2, [r7, #20]
 8003b7c:	4313      	orrs	r3, r2
 8003b7e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	697a      	ldr	r2, [r7, #20]
 8003b86:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	695b      	ldr	r3, [r3, #20]
 8003b8e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003b90:	697b      	ldr	r3, [r7, #20]
 8003b92:	f023 0307 	bic.w	r3, r3, #7
 8003b96:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b9c:	697a      	ldr	r2, [r7, #20]
 8003b9e:	4313      	orrs	r3, r2
 8003ba0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ba6:	2b04      	cmp	r3, #4
 8003ba8:	d117      	bne.n	8003bda <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bae:	697a      	ldr	r2, [r7, #20]
 8003bb0:	4313      	orrs	r3, r2
 8003bb2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d00e      	beq.n	8003bda <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003bbc:	6878      	ldr	r0, [r7, #4]
 8003bbe:	f000 fb81 	bl	80042c4 <DMA_CheckFifoParam>
 8003bc2:	4603      	mov	r3, r0
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d008      	beq.n	8003bda <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	2240      	movs	r2, #64	@ 0x40
 8003bcc:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003bd6:	2301      	movs	r3, #1
 8003bd8:	e016      	b.n	8003c08 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	697a      	ldr	r2, [r7, #20]
 8003be0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003be2:	6878      	ldr	r0, [r7, #4]
 8003be4:	f000 fb38 	bl	8004258 <DMA_CalcBaseAndBitshift>
 8003be8:	4603      	mov	r3, r0
 8003bea:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bf0:	223f      	movs	r2, #63	@ 0x3f
 8003bf2:	409a      	lsls	r2, r3
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	2201      	movs	r2, #1
 8003c02:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003c06:	2300      	movs	r3, #0
}
 8003c08:	4618      	mov	r0, r3
 8003c0a:	3718      	adds	r7, #24
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	bd80      	pop	{r7, pc}
 8003c10:	f010803f 	.word	0xf010803f

08003c14 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8003c14:	b580      	push	{r7, lr}
 8003c16:	b084      	sub	sp, #16
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d101      	bne.n	8003c26 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8003c22:	2301      	movs	r3, #1
 8003c24:	e050      	b.n	8003cc8 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003c2c:	b2db      	uxtb	r3, r3
 8003c2e:	2b02      	cmp	r3, #2
 8003c30:	d101      	bne.n	8003c36 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8003c32:	2302      	movs	r3, #2
 8003c34:	e048      	b.n	8003cc8 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	681a      	ldr	r2, [r3, #0]
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f022 0201 	bic.w	r2, r2, #1
 8003c44:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	2200      	movs	r2, #0
 8003c54:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	2200      	movs	r2, #0
 8003c64:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	2221      	movs	r2, #33	@ 0x21
 8003c74:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003c76:	6878      	ldr	r0, [r7, #4]
 8003c78:	f000 faee 	bl	8004258 <DMA_CalcBaseAndBitshift>
 8003c7c:	4603      	mov	r3, r0
 8003c7e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c84:	223f      	movs	r2, #63	@ 0x3f
 8003c86:	409a      	lsls	r2, r3
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	609a      	str	r2, [r3, #8]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	2200      	movs	r2, #0
 8003c90:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	2200      	movs	r2, #0
 8003c96:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;  
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	2200      	movs	r2, #0
 8003cae:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	2200      	movs	r2, #0
 8003cba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003cc6:	2300      	movs	r3, #0
}
 8003cc8:	4618      	mov	r0, r3
 8003cca:	3710      	adds	r7, #16
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	bd80      	pop	{r7, pc}

08003cd0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b086      	sub	sp, #24
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	60f8      	str	r0, [r7, #12]
 8003cd8:	60b9      	str	r1, [r7, #8]
 8003cda:	607a      	str	r2, [r7, #4]
 8003cdc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003cde:	2300      	movs	r3, #0
 8003ce0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ce6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003cee:	2b01      	cmp	r3, #1
 8003cf0:	d101      	bne.n	8003cf6 <HAL_DMA_Start_IT+0x26>
 8003cf2:	2302      	movs	r3, #2
 8003cf4:	e048      	b.n	8003d88 <HAL_DMA_Start_IT+0xb8>
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	2201      	movs	r2, #1
 8003cfa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003d04:	b2db      	uxtb	r3, r3
 8003d06:	2b01      	cmp	r3, #1
 8003d08:	d137      	bne.n	8003d7a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	2202      	movs	r2, #2
 8003d0e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	2200      	movs	r2, #0
 8003d16:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	687a      	ldr	r2, [r7, #4]
 8003d1c:	68b9      	ldr	r1, [r7, #8]
 8003d1e:	68f8      	ldr	r0, [r7, #12]
 8003d20:	f000 fa6c 	bl	80041fc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d28:	223f      	movs	r2, #63	@ 0x3f
 8003d2a:	409a      	lsls	r2, r3
 8003d2c:	693b      	ldr	r3, [r7, #16]
 8003d2e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	681a      	ldr	r2, [r3, #0]
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f042 0216 	orr.w	r2, r2, #22
 8003d3e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	695a      	ldr	r2, [r3, #20]
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003d4e:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d007      	beq.n	8003d68 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	681a      	ldr	r2, [r3, #0]
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f042 0208 	orr.w	r2, r2, #8
 8003d66:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	681a      	ldr	r2, [r3, #0]
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f042 0201 	orr.w	r2, r2, #1
 8003d76:	601a      	str	r2, [r3, #0]
 8003d78:	e005      	b.n	8003d86 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003d82:	2302      	movs	r3, #2
 8003d84:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003d86:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d88:	4618      	mov	r0, r3
 8003d8a:	3718      	adds	r7, #24
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	bd80      	pop	{r7, pc}

08003d90 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b084      	sub	sp, #16
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d9c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003d9e:	f7fe fcf7 	bl	8002790 <HAL_GetTick>
 8003da2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003daa:	b2db      	uxtb	r3, r3
 8003dac:	2b02      	cmp	r3, #2
 8003dae:	d008      	beq.n	8003dc2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2280      	movs	r2, #128	@ 0x80
 8003db4:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	2200      	movs	r2, #0
 8003dba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003dbe:	2301      	movs	r3, #1
 8003dc0:	e052      	b.n	8003e68 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	681a      	ldr	r2, [r3, #0]
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f022 0216 	bic.w	r2, r2, #22
 8003dd0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	695a      	ldr	r2, [r3, #20]
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003de0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d103      	bne.n	8003df2 <HAL_DMA_Abort+0x62>
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d007      	beq.n	8003e02 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	681a      	ldr	r2, [r3, #0]
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f022 0208 	bic.w	r2, r2, #8
 8003e00:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	681a      	ldr	r2, [r3, #0]
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f022 0201 	bic.w	r2, r2, #1
 8003e10:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003e12:	e013      	b.n	8003e3c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003e14:	f7fe fcbc 	bl	8002790 <HAL_GetTick>
 8003e18:	4602      	mov	r2, r0
 8003e1a:	68bb      	ldr	r3, [r7, #8]
 8003e1c:	1ad3      	subs	r3, r2, r3
 8003e1e:	2b05      	cmp	r3, #5
 8003e20:	d90c      	bls.n	8003e3c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	2220      	movs	r2, #32
 8003e26:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	2203      	movs	r2, #3
 8003e2c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	2200      	movs	r2, #0
 8003e34:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 8003e38:	2303      	movs	r3, #3
 8003e3a:	e015      	b.n	8003e68 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f003 0301 	and.w	r3, r3, #1
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d1e4      	bne.n	8003e14 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e4e:	223f      	movs	r2, #63	@ 0x3f
 8003e50:	409a      	lsls	r2, r3
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	2201      	movs	r2, #1
 8003e5a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	2200      	movs	r2, #0
 8003e62:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 8003e66:	2300      	movs	r3, #0
}
 8003e68:	4618      	mov	r0, r3
 8003e6a:	3710      	adds	r7, #16
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	bd80      	pop	{r7, pc}

08003e70 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003e70:	b480      	push	{r7}
 8003e72:	b083      	sub	sp, #12
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003e7e:	b2db      	uxtb	r3, r3
 8003e80:	2b02      	cmp	r3, #2
 8003e82:	d004      	beq.n	8003e8e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	2280      	movs	r2, #128	@ 0x80
 8003e88:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	e00c      	b.n	8003ea8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	2205      	movs	r2, #5
 8003e92:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	681a      	ldr	r2, [r3, #0]
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f022 0201 	bic.w	r2, r2, #1
 8003ea4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003ea6:	2300      	movs	r3, #0
}
 8003ea8:	4618      	mov	r0, r3
 8003eaa:	370c      	adds	r7, #12
 8003eac:	46bd      	mov	sp, r7
 8003eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb2:	4770      	bx	lr

08003eb4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003eb4:	b580      	push	{r7, lr}
 8003eb6:	b086      	sub	sp, #24
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8003ebc:	2300      	movs	r3, #0
 8003ebe:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8003ec0:	4b8e      	ldr	r3, [pc, #568]	@ (80040fc <HAL_DMA_IRQHandler+0x248>)
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	4a8e      	ldr	r2, [pc, #568]	@ (8004100 <HAL_DMA_IRQHandler+0x24c>)
 8003ec6:	fba2 2303 	umull	r2, r3, r2, r3
 8003eca:	0a9b      	lsrs	r3, r3, #10
 8003ecc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ed2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003ed4:	693b      	ldr	r3, [r7, #16]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ede:	2208      	movs	r2, #8
 8003ee0:	409a      	lsls	r2, r3
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	4013      	ands	r3, r2
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d01a      	beq.n	8003f20 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f003 0304 	and.w	r3, r3, #4
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d013      	beq.n	8003f20 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	681a      	ldr	r2, [r3, #0]
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f022 0204 	bic.w	r2, r2, #4
 8003f06:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f0c:	2208      	movs	r2, #8
 8003f0e:	409a      	lsls	r2, r3
 8003f10:	693b      	ldr	r3, [r7, #16]
 8003f12:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f18:	f043 0201 	orr.w	r2, r3, #1
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f24:	2201      	movs	r2, #1
 8003f26:	409a      	lsls	r2, r3
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	4013      	ands	r3, r2
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d012      	beq.n	8003f56 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	695b      	ldr	r3, [r3, #20]
 8003f36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d00b      	beq.n	8003f56 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f42:	2201      	movs	r2, #1
 8003f44:	409a      	lsls	r2, r3
 8003f46:	693b      	ldr	r3, [r7, #16]
 8003f48:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f4e:	f043 0202 	orr.w	r2, r3, #2
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f5a:	2204      	movs	r2, #4
 8003f5c:	409a      	lsls	r2, r3
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	4013      	ands	r3, r2
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d012      	beq.n	8003f8c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f003 0302 	and.w	r3, r3, #2
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d00b      	beq.n	8003f8c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f78:	2204      	movs	r2, #4
 8003f7a:	409a      	lsls	r2, r3
 8003f7c:	693b      	ldr	r3, [r7, #16]
 8003f7e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f84:	f043 0204 	orr.w	r2, r3, #4
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f90:	2210      	movs	r2, #16
 8003f92:	409a      	lsls	r2, r3
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	4013      	ands	r3, r2
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d043      	beq.n	8004024 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f003 0308 	and.w	r3, r3, #8
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d03c      	beq.n	8004024 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fae:	2210      	movs	r2, #16
 8003fb0:	409a      	lsls	r2, r3
 8003fb2:	693b      	ldr	r3, [r7, #16]
 8003fb4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d018      	beq.n	8003ff6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d108      	bne.n	8003fe4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d024      	beq.n	8004024 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fde:	6878      	ldr	r0, [r7, #4]
 8003fe0:	4798      	blx	r3
 8003fe2:	e01f      	b.n	8004024 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d01b      	beq.n	8004024 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ff0:	6878      	ldr	r0, [r7, #4]
 8003ff2:	4798      	blx	r3
 8003ff4:	e016      	b.n	8004024 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004000:	2b00      	cmp	r3, #0
 8004002:	d107      	bne.n	8004014 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	681a      	ldr	r2, [r3, #0]
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f022 0208 	bic.w	r2, r2, #8
 8004012:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004018:	2b00      	cmp	r3, #0
 800401a:	d003      	beq.n	8004024 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004020:	6878      	ldr	r0, [r7, #4]
 8004022:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004028:	2220      	movs	r2, #32
 800402a:	409a      	lsls	r2, r3
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	4013      	ands	r3, r2
 8004030:	2b00      	cmp	r3, #0
 8004032:	f000 808f 	beq.w	8004154 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f003 0310 	and.w	r3, r3, #16
 8004040:	2b00      	cmp	r3, #0
 8004042:	f000 8087 	beq.w	8004154 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800404a:	2220      	movs	r2, #32
 800404c:	409a      	lsls	r2, r3
 800404e:	693b      	ldr	r3, [r7, #16]
 8004050:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004058:	b2db      	uxtb	r3, r3
 800405a:	2b05      	cmp	r3, #5
 800405c:	d136      	bne.n	80040cc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	681a      	ldr	r2, [r3, #0]
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f022 0216 	bic.w	r2, r2, #22
 800406c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	695a      	ldr	r2, [r3, #20]
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800407c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004082:	2b00      	cmp	r3, #0
 8004084:	d103      	bne.n	800408e <HAL_DMA_IRQHandler+0x1da>
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800408a:	2b00      	cmp	r3, #0
 800408c:	d007      	beq.n	800409e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	681a      	ldr	r2, [r3, #0]
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f022 0208 	bic.w	r2, r2, #8
 800409c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040a2:	223f      	movs	r2, #63	@ 0x3f
 80040a4:	409a      	lsls	r2, r3
 80040a6:	693b      	ldr	r3, [r7, #16]
 80040a8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	2201      	movs	r2, #1
 80040ae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	2200      	movs	r2, #0
 80040b6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d07e      	beq.n	80041c0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80040c6:	6878      	ldr	r0, [r7, #4]
 80040c8:	4798      	blx	r3
        }
        return;
 80040ca:	e079      	b.n	80041c0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d01d      	beq.n	8004116 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d10d      	bne.n	8004104 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d031      	beq.n	8004154 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040f4:	6878      	ldr	r0, [r7, #4]
 80040f6:	4798      	blx	r3
 80040f8:	e02c      	b.n	8004154 <HAL_DMA_IRQHandler+0x2a0>
 80040fa:	bf00      	nop
 80040fc:	20000000 	.word	0x20000000
 8004100:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004108:	2b00      	cmp	r3, #0
 800410a:	d023      	beq.n	8004154 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004110:	6878      	ldr	r0, [r7, #4]
 8004112:	4798      	blx	r3
 8004114:	e01e      	b.n	8004154 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004120:	2b00      	cmp	r3, #0
 8004122:	d10f      	bne.n	8004144 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	681a      	ldr	r2, [r3, #0]
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f022 0210 	bic.w	r2, r2, #16
 8004132:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	2201      	movs	r2, #1
 8004138:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2200      	movs	r2, #0
 8004140:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004148:	2b00      	cmp	r3, #0
 800414a:	d003      	beq.n	8004154 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004150:	6878      	ldr	r0, [r7, #4]
 8004152:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004158:	2b00      	cmp	r3, #0
 800415a:	d032      	beq.n	80041c2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004160:	f003 0301 	and.w	r3, r3, #1
 8004164:	2b00      	cmp	r3, #0
 8004166:	d022      	beq.n	80041ae <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	2205      	movs	r2, #5
 800416c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	681a      	ldr	r2, [r3, #0]
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	f022 0201 	bic.w	r2, r2, #1
 800417e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004180:	68bb      	ldr	r3, [r7, #8]
 8004182:	3301      	adds	r3, #1
 8004184:	60bb      	str	r3, [r7, #8]
 8004186:	697a      	ldr	r2, [r7, #20]
 8004188:	429a      	cmp	r2, r3
 800418a:	d307      	bcc.n	800419c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f003 0301 	and.w	r3, r3, #1
 8004196:	2b00      	cmp	r3, #0
 8004198:	d1f2      	bne.n	8004180 <HAL_DMA_IRQHandler+0x2cc>
 800419a:	e000      	b.n	800419e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800419c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	2201      	movs	r2, #1
 80041a2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	2200      	movs	r2, #0
 80041aa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d005      	beq.n	80041c2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80041ba:	6878      	ldr	r0, [r7, #4]
 80041bc:	4798      	blx	r3
 80041be:	e000      	b.n	80041c2 <HAL_DMA_IRQHandler+0x30e>
        return;
 80041c0:	bf00      	nop
    }
  }
}
 80041c2:	3718      	adds	r7, #24
 80041c4:	46bd      	mov	sp, r7
 80041c6:	bd80      	pop	{r7, pc}

080041c8 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80041c8:	b480      	push	{r7}
 80041ca:	b083      	sub	sp, #12
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
  return hdma->State;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80041d6:	b2db      	uxtb	r3, r3
}
 80041d8:	4618      	mov	r0, r3
 80041da:	370c      	adds	r7, #12
 80041dc:	46bd      	mov	sp, r7
 80041de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e2:	4770      	bx	lr

080041e4 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80041e4:	b480      	push	{r7}
 80041e6:	b083      	sub	sp, #12
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 80041f0:	4618      	mov	r0, r3
 80041f2:	370c      	adds	r7, #12
 80041f4:	46bd      	mov	sp, r7
 80041f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041fa:	4770      	bx	lr

080041fc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80041fc:	b480      	push	{r7}
 80041fe:	b085      	sub	sp, #20
 8004200:	af00      	add	r7, sp, #0
 8004202:	60f8      	str	r0, [r7, #12]
 8004204:	60b9      	str	r1, [r7, #8]
 8004206:	607a      	str	r2, [r7, #4]
 8004208:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	681a      	ldr	r2, [r3, #0]
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004218:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	683a      	ldr	r2, [r7, #0]
 8004220:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	689b      	ldr	r3, [r3, #8]
 8004226:	2b40      	cmp	r3, #64	@ 0x40
 8004228:	d108      	bne.n	800423c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	687a      	ldr	r2, [r7, #4]
 8004230:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	68ba      	ldr	r2, [r7, #8]
 8004238:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800423a:	e007      	b.n	800424c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	68ba      	ldr	r2, [r7, #8]
 8004242:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	687a      	ldr	r2, [r7, #4]
 800424a:	60da      	str	r2, [r3, #12]
}
 800424c:	bf00      	nop
 800424e:	3714      	adds	r7, #20
 8004250:	46bd      	mov	sp, r7
 8004252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004256:	4770      	bx	lr

08004258 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004258:	b480      	push	{r7}
 800425a:	b085      	sub	sp, #20
 800425c:	af00      	add	r7, sp, #0
 800425e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	b2db      	uxtb	r3, r3
 8004266:	3b10      	subs	r3, #16
 8004268:	4a13      	ldr	r2, [pc, #76]	@ (80042b8 <DMA_CalcBaseAndBitshift+0x60>)
 800426a:	fba2 2303 	umull	r2, r3, r2, r3
 800426e:	091b      	lsrs	r3, r3, #4
 8004270:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004272:	4a12      	ldr	r2, [pc, #72]	@ (80042bc <DMA_CalcBaseAndBitshift+0x64>)
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	4413      	add	r3, r2
 8004278:	781b      	ldrb	r3, [r3, #0]
 800427a:	461a      	mov	r2, r3
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	2b03      	cmp	r3, #3
 8004284:	d908      	bls.n	8004298 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	461a      	mov	r2, r3
 800428c:	4b0c      	ldr	r3, [pc, #48]	@ (80042c0 <DMA_CalcBaseAndBitshift+0x68>)
 800428e:	4013      	ands	r3, r2
 8004290:	1d1a      	adds	r2, r3, #4
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	659a      	str	r2, [r3, #88]	@ 0x58
 8004296:	e006      	b.n	80042a6 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	461a      	mov	r2, r3
 800429e:	4b08      	ldr	r3, [pc, #32]	@ (80042c0 <DMA_CalcBaseAndBitshift+0x68>)
 80042a0:	4013      	ands	r3, r2
 80042a2:	687a      	ldr	r2, [r7, #4]
 80042a4:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80042aa:	4618      	mov	r0, r3
 80042ac:	3714      	adds	r7, #20
 80042ae:	46bd      	mov	sp, r7
 80042b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b4:	4770      	bx	lr
 80042b6:	bf00      	nop
 80042b8:	aaaaaaab 	.word	0xaaaaaaab
 80042bc:	08021e5c 	.word	0x08021e5c
 80042c0:	fffffc00 	.word	0xfffffc00

080042c4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80042c4:	b480      	push	{r7}
 80042c6:	b085      	sub	sp, #20
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80042cc:	2300      	movs	r3, #0
 80042ce:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042d4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	699b      	ldr	r3, [r3, #24]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d11f      	bne.n	800431e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80042de:	68bb      	ldr	r3, [r7, #8]
 80042e0:	2b03      	cmp	r3, #3
 80042e2:	d856      	bhi.n	8004392 <DMA_CheckFifoParam+0xce>
 80042e4:	a201      	add	r2, pc, #4	@ (adr r2, 80042ec <DMA_CheckFifoParam+0x28>)
 80042e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042ea:	bf00      	nop
 80042ec:	080042fd 	.word	0x080042fd
 80042f0:	0800430f 	.word	0x0800430f
 80042f4:	080042fd 	.word	0x080042fd
 80042f8:	08004393 	.word	0x08004393
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004300:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004304:	2b00      	cmp	r3, #0
 8004306:	d046      	beq.n	8004396 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004308:	2301      	movs	r3, #1
 800430a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800430c:	e043      	b.n	8004396 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004312:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004316:	d140      	bne.n	800439a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004318:	2301      	movs	r3, #1
 800431a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800431c:	e03d      	b.n	800439a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	699b      	ldr	r3, [r3, #24]
 8004322:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004326:	d121      	bne.n	800436c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004328:	68bb      	ldr	r3, [r7, #8]
 800432a:	2b03      	cmp	r3, #3
 800432c:	d837      	bhi.n	800439e <DMA_CheckFifoParam+0xda>
 800432e:	a201      	add	r2, pc, #4	@ (adr r2, 8004334 <DMA_CheckFifoParam+0x70>)
 8004330:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004334:	08004345 	.word	0x08004345
 8004338:	0800434b 	.word	0x0800434b
 800433c:	08004345 	.word	0x08004345
 8004340:	0800435d 	.word	0x0800435d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004344:	2301      	movs	r3, #1
 8004346:	73fb      	strb	r3, [r7, #15]
      break;
 8004348:	e030      	b.n	80043ac <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800434e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004352:	2b00      	cmp	r3, #0
 8004354:	d025      	beq.n	80043a2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004356:	2301      	movs	r3, #1
 8004358:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800435a:	e022      	b.n	80043a2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004360:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004364:	d11f      	bne.n	80043a6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004366:	2301      	movs	r3, #1
 8004368:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800436a:	e01c      	b.n	80043a6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800436c:	68bb      	ldr	r3, [r7, #8]
 800436e:	2b02      	cmp	r3, #2
 8004370:	d903      	bls.n	800437a <DMA_CheckFifoParam+0xb6>
 8004372:	68bb      	ldr	r3, [r7, #8]
 8004374:	2b03      	cmp	r3, #3
 8004376:	d003      	beq.n	8004380 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004378:	e018      	b.n	80043ac <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800437a:	2301      	movs	r3, #1
 800437c:	73fb      	strb	r3, [r7, #15]
      break;
 800437e:	e015      	b.n	80043ac <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004384:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004388:	2b00      	cmp	r3, #0
 800438a:	d00e      	beq.n	80043aa <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800438c:	2301      	movs	r3, #1
 800438e:	73fb      	strb	r3, [r7, #15]
      break;
 8004390:	e00b      	b.n	80043aa <DMA_CheckFifoParam+0xe6>
      break;
 8004392:	bf00      	nop
 8004394:	e00a      	b.n	80043ac <DMA_CheckFifoParam+0xe8>
      break;
 8004396:	bf00      	nop
 8004398:	e008      	b.n	80043ac <DMA_CheckFifoParam+0xe8>
      break;
 800439a:	bf00      	nop
 800439c:	e006      	b.n	80043ac <DMA_CheckFifoParam+0xe8>
      break;
 800439e:	bf00      	nop
 80043a0:	e004      	b.n	80043ac <DMA_CheckFifoParam+0xe8>
      break;
 80043a2:	bf00      	nop
 80043a4:	e002      	b.n	80043ac <DMA_CheckFifoParam+0xe8>
      break;   
 80043a6:	bf00      	nop
 80043a8:	e000      	b.n	80043ac <DMA_CheckFifoParam+0xe8>
      break;
 80043aa:	bf00      	nop
    }
  } 
  
  return status; 
 80043ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80043ae:	4618      	mov	r0, r3
 80043b0:	3714      	adds	r7, #20
 80043b2:	46bd      	mov	sp, r7
 80043b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b8:	4770      	bx	lr
 80043ba:	bf00      	nop

080043bc <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80043bc:	b580      	push	{r7, lr}
 80043be:	b084      	sub	sp, #16
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d101      	bne.n	80043ce <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80043ca:	2301      	movs	r3, #1
 80043cc:	e086      	b.n	80044dc <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d106      	bne.n	80043e6 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	2220      	movs	r2, #32
 80043dc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80043e0:	6878      	ldr	r0, [r7, #4]
 80043e2:	f00a f9f7 	bl	800e7d4 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80043e6:	4b3f      	ldr	r3, [pc, #252]	@ (80044e4 <HAL_ETH_Init+0x128>)
 80043e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043ea:	4a3e      	ldr	r2, [pc, #248]	@ (80044e4 <HAL_ETH_Init+0x128>)
 80043ec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80043f0:	6453      	str	r3, [r2, #68]	@ 0x44
 80043f2:	4b3c      	ldr	r3, [pc, #240]	@ (80044e4 <HAL_ETH_Init+0x128>)
 80043f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80043fa:	60bb      	str	r3, [r7, #8]
 80043fc:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 80043fe:	4b3a      	ldr	r3, [pc, #232]	@ (80044e8 <HAL_ETH_Init+0x12c>)
 8004400:	685b      	ldr	r3, [r3, #4]
 8004402:	4a39      	ldr	r2, [pc, #228]	@ (80044e8 <HAL_ETH_Init+0x12c>)
 8004404:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8004408:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 800440a:	4b37      	ldr	r3, [pc, #220]	@ (80044e8 <HAL_ETH_Init+0x12c>)
 800440c:	685a      	ldr	r2, [r3, #4]
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	689b      	ldr	r3, [r3, #8]
 8004412:	4935      	ldr	r1, [pc, #212]	@ (80044e8 <HAL_ETH_Init+0x12c>)
 8004414:	4313      	orrs	r3, r2
 8004416:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8004418:	4b33      	ldr	r3, [pc, #204]	@ (80044e8 <HAL_ETH_Init+0x12c>)
 800441a:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	687a      	ldr	r2, [r7, #4]
 8004428:	6812      	ldr	r2, [r2, #0]
 800442a:	f043 0301 	orr.w	r3, r3, #1
 800442e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004432:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004434:	f7fe f9ac 	bl	8002790 <HAL_GetTick>
 8004438:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 800443a:	e011      	b.n	8004460 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 800443c:	f7fe f9a8 	bl	8002790 <HAL_GetTick>
 8004440:	4602      	mov	r2, r0
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	1ad3      	subs	r3, r2, r3
 8004446:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800444a:	d909      	bls.n	8004460 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2204      	movs	r2, #4
 8004450:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	22e0      	movs	r2, #224	@ 0xe0
 8004458:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 800445c:	2301      	movs	r3, #1
 800445e:	e03d      	b.n	80044dc <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f003 0301 	and.w	r3, r3, #1
 800446e:	2b00      	cmp	r3, #0
 8004470:	d1e4      	bne.n	800443c <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8004472:	6878      	ldr	r0, [r7, #4]
 8004474:	f000 ff5c 	bl	8005330 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8004478:	6878      	ldr	r0, [r7, #4]
 800447a:	f001 f807 	bl	800548c <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 800447e:	6878      	ldr	r0, [r7, #4]
 8004480:	f001 f85d 	bl	800553e <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	685b      	ldr	r3, [r3, #4]
 8004488:	461a      	mov	r2, r3
 800448a:	2100      	movs	r1, #0
 800448c:	6878      	ldr	r0, [r7, #4]
 800448e:	f000 ffc5 	bl	800541c <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 80044a0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681a      	ldr	r2, [r3, #0]
 80044ae:	4b0f      	ldr	r3, [pc, #60]	@ (80044ec <HAL_ETH_Init+0x130>)
 80044b0:	430b      	orrs	r3, r1
 80044b2:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 80044c6:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	2200      	movs	r2, #0
 80044ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	2210      	movs	r2, #16
 80044d6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80044da:	2300      	movs	r3, #0
}
 80044dc:	4618      	mov	r0, r3
 80044de:	3710      	adds	r7, #16
 80044e0:	46bd      	mov	sp, r7
 80044e2:	bd80      	pop	{r7, pc}
 80044e4:	40023800 	.word	0x40023800
 80044e8:	40013800 	.word	0x40013800
 80044ec:	00020060 	.word	0x00020060

080044f0 <HAL_ETH_Start_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start_IT(ETH_HandleTypeDef *heth)
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	b084      	sub	sp, #16
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_READY)
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80044fe:	2b10      	cmp	r3, #16
 8004500:	d15f      	bne.n	80045c2 <HAL_ETH_Start_IT+0xd2>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	2220      	movs	r2, #32
 8004506:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* save IT mode to ETH Handle */
    heth->RxDescList.ItMode = 1U;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	2201      	movs	r2, #1
 800450e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set number of descriptors to build */
    heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2204      	movs	r2, #4
 8004514:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Build all descriptors */
    ETH_UpdateDescriptor(heth);
 8004516:	6878      	ldr	r0, [r7, #4]
 8004518:	f000 f9f6 	bl	8004908 <ETH_UpdateDescriptor>

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8004524:	2001      	movs	r0, #1
 8004526:	f7fe f93f 	bl	80027a8 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	68fa      	ldr	r2, [r7, #12]
 8004530:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800453a:	699b      	ldr	r3, [r3, #24]
 800453c:	687a      	ldr	r2, [r7, #4]
 800453e:	6812      	ldr	r2, [r2, #0]
 8004540:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004544:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004548:	6193      	str	r3, [r2, #24]

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004552:	699b      	ldr	r3, [r3, #24]
 8004554:	687a      	ldr	r2, [r7, #4]
 8004556:	6812      	ldr	r2, [r2, #0]
 8004558:	f043 0302 	orr.w	r3, r3, #2
 800455c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004560:	6193      	str	r3, [r2, #24]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 8004562:	6878      	ldr	r0, [r7, #4]
 8004564:	f000 fd80 	bl	8005068 <ETH_FlushTransmitFIFO>


    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	681a      	ldr	r2, [r3, #0]
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f042 0208 	orr.w	r2, r2, #8
 8004576:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8004580:	2001      	movs	r0, #1
 8004582:	f7fe f911 	bl	80027a8 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	68fa      	ldr	r2, [r7, #12]
 800458c:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	681a      	ldr	r2, [r3, #0]
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f042 0204 	orr.w	r2, r2, #4
 800459c:	601a      	str	r2, [r3, #0]
    /* Enable ETH DMA interrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_ENABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80045a6:	69d9      	ldr	r1, [r3, #28]
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681a      	ldr	r2, [r3, #0]
 80045ac:	4b07      	ldr	r3, [pc, #28]	@ (80045cc <HAL_ETH_Start_IT+0xdc>)
 80045ae:	430b      	orrs	r3, r1
 80045b0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80045b4:	61d3      	str	r3, [r2, #28]
                                   ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));

    heth->gState = HAL_ETH_STATE_STARTED;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	2240      	movs	r2, #64	@ 0x40
 80045ba:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    return HAL_OK;
 80045be:	2300      	movs	r3, #0
 80045c0:	e000      	b.n	80045c4 <HAL_ETH_Start_IT+0xd4>
  }
  else
  {
    return HAL_ERROR;
 80045c2:	2301      	movs	r3, #1
  }
}
 80045c4:	4618      	mov	r0, r3
 80045c6:	3710      	adds	r7, #16
 80045c8:	46bd      	mov	sp, r7
 80045ca:	bd80      	pop	{r7, pc}
 80045cc:	0001a0c1 	.word	0x0001a0c1

080045d0 <HAL_ETH_Stop_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop_IT(ETH_HandleTypeDef *heth)
{
 80045d0:	b580      	push	{r7, lr}
 80045d2:	b086      	sub	sp, #24
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t descindex;
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_STARTED)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80045de:	2b40      	cmp	r3, #64	@ 0x40
 80045e0:	d16e      	bne.n	80046c0 <HAL_ETH_Stop_IT+0xf0>
  {
    /* Set the ETH peripheral state to BUSY */
    heth->gState = HAL_ETH_STATE_BUSY;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	2220      	movs	r2, #32
 80045e6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    __HAL_ETH_DMA_DISABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80045f2:	69d9      	ldr	r1, [r3, #28]
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681a      	ldr	r2, [r3, #0]
 80045f8:	4b34      	ldr	r3, [pc, #208]	@ (80046cc <HAL_ETH_Stop_IT+0xfc>)
 80045fa:	400b      	ands	r3, r1
 80045fc:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004600:	61d3      	str	r3, [r2, #28]
                                    ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));

    /* Disable the DMA transmission */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800460a:	699b      	ldr	r3, [r3, #24]
 800460c:	687a      	ldr	r2, [r7, #4]
 800460e:	6812      	ldr	r2, [r2, #0]
 8004610:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004614:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004618:	6193      	str	r3, [r2, #24]

    /* Disable the DMA reception */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004622:	699b      	ldr	r3, [r3, #24]
 8004624:	687a      	ldr	r2, [r7, #4]
 8004626:	6812      	ldr	r2, [r2, #0]
 8004628:	f023 0302 	bic.w	r3, r3, #2
 800462c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004630:	6193      	str	r3, [r2, #24]

    /* Disable the MAC reception */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	681a      	ldr	r2, [r3, #0]
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f022 0204 	bic.w	r2, r2, #4
 8004640:	601a      	str	r2, [r3, #0]


    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	613b      	str	r3, [r7, #16]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800464a:	2001      	movs	r0, #1
 800464c:	f7fe f8ac 	bl	80027a8 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	693a      	ldr	r2, [r7, #16]
 8004656:	601a      	str	r2, [r3, #0]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 8004658:	6878      	ldr	r0, [r7, #4]
 800465a:	f000 fd05 	bl	8005068 <ETH_FlushTransmitFIFO>

    /* Disable the MAC transmission */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	681a      	ldr	r2, [r3, #0]
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f022 0208 	bic.w	r2, r2, #8
 800466c:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	613b      	str	r3, [r7, #16]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8004676:	2001      	movs	r0, #1
 8004678:	f7fe f896 	bl	80027a8 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	693a      	ldr	r2, [r7, #16]
 8004682:	601a      	str	r2, [r3, #0]

    /* Clear IOC bit to all Rx descriptors */
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8004684:	2300      	movs	r3, #0
 8004686:	617b      	str	r3, [r7, #20]
 8004688:	e00e      	b.n	80046a8 <HAL_ETH_Stop_IT+0xd8>
    {
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	697a      	ldr	r2, [r7, #20]
 800468e:	3212      	adds	r2, #18
 8004690:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004694:	60fb      	str	r3, [r7, #12]
      SET_BIT(dmarxdesc->DESC1, ETH_DMARXDESC_DIC);
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	685b      	ldr	r3, [r3, #4]
 800469a:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	605a      	str	r2, [r3, #4]
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 80046a2:	697b      	ldr	r3, [r7, #20]
 80046a4:	3301      	adds	r3, #1
 80046a6:	617b      	str	r3, [r7, #20]
 80046a8:	697b      	ldr	r3, [r7, #20]
 80046aa:	2b03      	cmp	r3, #3
 80046ac:	d9ed      	bls.n	800468a <HAL_ETH_Stop_IT+0xba>
    }

    heth->RxDescList.ItMode = 0U;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	2200      	movs	r2, #0
 80046b2:	659a      	str	r2, [r3, #88]	@ 0x58

    heth->gState = HAL_ETH_STATE_READY;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2210      	movs	r2, #16
 80046b8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Return function status */
    return HAL_OK;
 80046bc:	2300      	movs	r3, #0
 80046be:	e000      	b.n	80046c2 <HAL_ETH_Stop_IT+0xf2>
  }
  else
  {
    return HAL_ERROR;
 80046c0:	2301      	movs	r3, #1
  }
}
 80046c2:	4618      	mov	r0, r3
 80046c4:	3718      	adds	r7, #24
 80046c6:	46bd      	mov	sp, r7
 80046c8:	bd80      	pop	{r7, pc}
 80046ca:	bf00      	nop
 80046cc:	fffe5f3e 	.word	0xfffe5f3e

080046d0 <HAL_ETH_Transmit_IT>:
  *         the configuration information for ETHERNET module
  * @param  pTxConfig: Hold the configuration of packet to be transmitted
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Transmit_IT(ETH_HandleTypeDef *heth, ETH_TxPacketConfigTypeDef *pTxConfig)
{
 80046d0:	b580      	push	{r7, lr}
 80046d2:	b082      	sub	sp, #8
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]
 80046d8:	6039      	str	r1, [r7, #0]
  if (pTxConfig == NULL)
 80046da:	683b      	ldr	r3, [r7, #0]
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d109      	bne.n	80046f4 <HAL_ETH_Transmit_IT+0x24>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046e6:	f043 0201 	orr.w	r2, r3, #1
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 80046f0:	2301      	movs	r3, #1
 80046f2:	e045      	b.n	8004780 <HAL_ETH_Transmit_IT+0xb0>
  }

  if (heth->gState == HAL_ETH_STATE_STARTED)
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80046fa:	2b40      	cmp	r3, #64	@ 0x40
 80046fc:	d13f      	bne.n	800477e <HAL_ETH_Transmit_IT+0xae>
  {
    /* Save the packet pointer to release.  */
    heth->TxDescList.CurrentPacketAddress = (uint32_t *)pTxConfig->pData;
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Config DMA Tx descriptor by Tx Packet info */
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 1) != HAL_ETH_ERROR_NONE)
 8004706:	2201      	movs	r2, #1
 8004708:	6839      	ldr	r1, [r7, #0]
 800470a:	6878      	ldr	r0, [r7, #4]
 800470c:	f000 ff86 	bl	800561c <ETH_Prepare_Tx_Descriptors>
 8004710:	4603      	mov	r3, r0
 8004712:	2b00      	cmp	r3, #0
 8004714:	d009      	beq.n	800472a <HAL_ETH_Transmit_IT+0x5a>
    {
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800471c:	f043 0202 	orr.w	r2, r3, #2
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      return HAL_ERROR;
 8004726:	2301      	movs	r3, #1
 8004728:	e02a      	b.n	8004780 <HAL_ETH_Transmit_IT+0xb0>
  __ASM volatile ("dsb 0xF":::"memory");
 800472a:	f3bf 8f4f 	dsb	sy
}
 800472e:	bf00      	nop

    /* Ensure completion of descriptor preparation before transmission start */
    __DSB();

    /* Incr current tx desc index */
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004734:	1c5a      	adds	r2, r3, #1
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	629a      	str	r2, [r3, #40]	@ 0x28
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800473e:	2b03      	cmp	r3, #3
 8004740:	d904      	bls.n	800474c <HAL_ETH_Transmit_IT+0x7c>
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004746:	1f1a      	subs	r2, r3, #4
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Start transmission */
    /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
    if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004754:	695b      	ldr	r3, [r3, #20]
 8004756:	f003 0304 	and.w	r3, r3, #4
 800475a:	2b00      	cmp	r3, #0
 800475c:	d00d      	beq.n	800477a <HAL_ETH_Transmit_IT+0xaa>
    {
      /* Clear TBUS ETHERNET DMA flag */
      (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004766:	461a      	mov	r2, r3
 8004768:	2304      	movs	r3, #4
 800476a:	6153      	str	r3, [r2, #20]
      /* Resume DMA transmission*/
      (heth->Instance)->DMATPDR = 0U;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004774:	461a      	mov	r2, r3
 8004776:	2300      	movs	r3, #0
 8004778:	6053      	str	r3, [r2, #4]
    }

    return HAL_OK;
 800477a:	2300      	movs	r3, #0
 800477c:	e000      	b.n	8004780 <HAL_ETH_Transmit_IT+0xb0>

  }
  else
  {
    return HAL_ERROR;
 800477e:	2301      	movs	r3, #1
  }
}
 8004780:	4618      	mov	r0, r3
 8004782:	3708      	adds	r7, #8
 8004784:	46bd      	mov	sp, r7
 8004786:	bd80      	pop	{r7, pc}

08004788 <HAL_ETH_ReadData>:
  *         the configuration information for ETHERNET module
  * @param  pAppBuff: Pointer to an application buffer to receive the packet.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadData(ETH_HandleTypeDef *heth, void **pAppBuff)
{
 8004788:	b580      	push	{r7, lr}
 800478a:	b088      	sub	sp, #32
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
 8004790:	6039      	str	r1, [r7, #0]
  uint32_t descidx;
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t desccnt = 0U;
 8004792:	2300      	movs	r3, #0
 8004794:	617b      	str	r3, [r7, #20]
  uint32_t desccntmax;
  uint32_t bufflength;
  uint8_t rxdataready = 0U;
 8004796:	2300      	movs	r3, #0
 8004798:	74fb      	strb	r3, [r7, #19]

  if (pAppBuff == NULL)
 800479a:	683b      	ldr	r3, [r7, #0]
 800479c:	2b00      	cmp	r3, #0
 800479e:	d109      	bne.n	80047b4 <HAL_ETH_ReadData+0x2c>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047a6:	f043 0201 	orr.w	r2, r3, #1
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 80047b0:	2301      	movs	r3, #1
 80047b2:	e0a4      	b.n	80048fe <HAL_ETH_ReadData+0x176>
  }

  if (heth->gState != HAL_ETH_STATE_STARTED)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80047ba:	2b40      	cmp	r3, #64	@ 0x40
 80047bc:	d001      	beq.n	80047c2 <HAL_ETH_ReadData+0x3a>
  {
    return HAL_ERROR;
 80047be:	2301      	movs	r3, #1
 80047c0:	e09d      	b.n	80048fe <HAL_ETH_ReadData+0x176>
  }

  descidx = heth->RxDescList.RxDescIdx;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047c6:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	69fa      	ldr	r2, [r7, #28]
 80047cc:	3212      	adds	r2, #18
 80047ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80047d2:	61bb      	str	r3, [r7, #24]
  desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80047d8:	f1c3 0304 	rsb	r3, r3, #4
 80047dc:	60fb      	str	r3, [r7, #12]

  /* Check if descriptor is not owned by DMA */
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 80047de:	e066      	b.n	80048ae <HAL_ETH_ReadData+0x126>
         && (rxdataready == 0U))
  {
    if (READ_BIT(dmarxdesc->DESC0,  ETH_DMARXDESC_LS)  != (uint32_t)RESET)
 80047e0:	69bb      	ldr	r3, [r7, #24]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d007      	beq.n	80047fc <HAL_ETH_ReadData+0x74>
    {
      /* Get timestamp high */
      heth->RxDescList.TimeStamp.TimeStampHigh = dmarxdesc->DESC7;
 80047ec:	69bb      	ldr	r3, [r7, #24]
 80047ee:	69da      	ldr	r2, [r3, #28]
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	679a      	str	r2, [r3, #120]	@ 0x78
      /* Get timestamp low */
      heth->RxDescList.TimeStamp.TimeStampLow  = dmarxdesc->DESC6;
 80047f4:	69bb      	ldr	r3, [r7, #24]
 80047f6:	699a      	ldr	r2, [r3, #24]
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    if ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET) || (heth->RxDescList.pRxStart != NULL))
 80047fc:	69bb      	ldr	r3, [r7, #24]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004804:	2b00      	cmp	r3, #0
 8004806:	d103      	bne.n	8004810 <HAL_ETH_ReadData+0x88>
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800480c:	2b00      	cmp	r3, #0
 800480e:	d03c      	beq.n	800488a <HAL_ETH_ReadData+0x102>
    {
      /* Check first descriptor */
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET)
 8004810:	69bb      	ldr	r3, [r7, #24]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004818:	2b00      	cmp	r3, #0
 800481a:	d005      	beq.n	8004828 <HAL_ETH_ReadData+0xa0>
      {
        heth->RxDescList.RxDescCnt = 0;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2200      	movs	r2, #0
 8004820:	661a      	str	r2, [r3, #96]	@ 0x60
        heth->RxDescList.RxDataLength = 0;
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	2200      	movs	r2, #0
 8004826:	665a      	str	r2, [r3, #100]	@ 0x64
      }

      /* Get the Frame Length of the received packet */
      bufflength = ((dmarxdesc->DESC0 & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT);
 8004828:	69bb      	ldr	r3, [r7, #24]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	0c1b      	lsrs	r3, r3, #16
 800482e:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8004832:	60bb      	str	r3, [r7, #8]

      /* Check if last descriptor */
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_LS) != (uint32_t)RESET)
 8004834:	69bb      	ldr	r3, [r7, #24]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800483c:	2b00      	cmp	r3, #0
 800483e:	d005      	beq.n	800484c <HAL_ETH_ReadData+0xc4>
      {
        /* Save Last descriptor index */
        heth->RxDescList.pRxLastRxDesc = dmarxdesc->DESC0;
 8004840:	69bb      	ldr	r3, [r7, #24]
 8004842:	681a      	ldr	r2, [r3, #0]
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Packet ready */
        rxdataready = 1;
 8004848:	2301      	movs	r3, #1
 800484a:	74fb      	strb	r3, [r7, #19]
      }

      /* Link data */
      WRITE_REG(dmarxdesc->BackupAddr0, dmarxdesc->DESC2);
 800484c:	69bb      	ldr	r3, [r7, #24]
 800484e:	689a      	ldr	r2, [r3, #8]
 8004850:	69bb      	ldr	r3, [r7, #24]
 8004852:	621a      	str	r2, [r3, #32]
      /*Call registered Link callback*/
      heth->rxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
                           (uint8_t *)dmarxdesc->BackupAddr0, bufflength);
#else
      /* Link callback */
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	f103 007c 	add.w	r0, r3, #124	@ 0x7c
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	f103 0180 	add.w	r1, r3, #128	@ 0x80
                             (uint8_t *)dmarxdesc->BackupAddr0, (uint16_t) bufflength);
 8004860:	69bb      	ldr	r3, [r7, #24]
 8004862:	6a1b      	ldr	r3, [r3, #32]
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 8004864:	461a      	mov	r2, r3
 8004866:	68bb      	ldr	r3, [r7, #8]
 8004868:	b29b      	uxth	r3, r3
 800486a:	f00a f987 	bl	800eb7c <HAL_ETH_RxLinkCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      heth->RxDescList.RxDescCnt++;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004872:	1c5a      	adds	r2, r3, #1
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	661a      	str	r2, [r3, #96]	@ 0x60
      heth->RxDescList.RxDataLength += bufflength;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800487c:	68bb      	ldr	r3, [r7, #8]
 800487e:	441a      	add	r2, r3
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Clear buffer pointer */
      dmarxdesc->BackupAddr0 = 0;
 8004884:	69bb      	ldr	r3, [r7, #24]
 8004886:	2200      	movs	r2, #0
 8004888:	621a      	str	r2, [r3, #32]
    }

    /* Increment current rx descriptor index */
    INCR_RX_DESC_INDEX(descidx, 1U);
 800488a:	69fb      	ldr	r3, [r7, #28]
 800488c:	3301      	adds	r3, #1
 800488e:	61fb      	str	r3, [r7, #28]
 8004890:	69fb      	ldr	r3, [r7, #28]
 8004892:	2b03      	cmp	r3, #3
 8004894:	d902      	bls.n	800489c <HAL_ETH_ReadData+0x114>
 8004896:	69fb      	ldr	r3, [r7, #28]
 8004898:	3b04      	subs	r3, #4
 800489a:	61fb      	str	r3, [r7, #28]
    /* Get current descriptor address */
    dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	69fa      	ldr	r2, [r7, #28]
 80048a0:	3212      	adds	r2, #18
 80048a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80048a6:	61bb      	str	r3, [r7, #24]
    desccnt++;
 80048a8:	697b      	ldr	r3, [r7, #20]
 80048aa:	3301      	adds	r3, #1
 80048ac:	617b      	str	r3, [r7, #20]
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 80048ae:	69bb      	ldr	r3, [r7, #24]
 80048b0:	681b      	ldr	r3, [r3, #0]
         && (rxdataready == 0U))
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	db06      	blt.n	80048c4 <HAL_ETH_ReadData+0x13c>
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 80048b6:	697a      	ldr	r2, [r7, #20]
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	429a      	cmp	r2, r3
 80048bc:	d202      	bcs.n	80048c4 <HAL_ETH_ReadData+0x13c>
         && (rxdataready == 0U))
 80048be:	7cfb      	ldrb	r3, [r7, #19]
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d08d      	beq.n	80047e0 <HAL_ETH_ReadData+0x58>
  }

  heth->RxDescList.RxBuildDescCnt += desccnt;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80048c8:	697b      	ldr	r3, [r7, #20]
 80048ca:	441a      	add	r2, r3
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	66da      	str	r2, [r3, #108]	@ 0x6c
  if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d002      	beq.n	80048de <HAL_ETH_ReadData+0x156>
  {
    /* Update Descriptors */
    ETH_UpdateDescriptor(heth);
 80048d8:	6878      	ldr	r0, [r7, #4]
 80048da:	f000 f815 	bl	8004908 <ETH_UpdateDescriptor>
  }

  heth->RxDescList.RxDescIdx = descidx;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	69fa      	ldr	r2, [r7, #28]
 80048e2:	65da      	str	r2, [r3, #92]	@ 0x5c

  if (rxdataready == 1U)
 80048e4:	7cfb      	ldrb	r3, [r7, #19]
 80048e6:	2b01      	cmp	r3, #1
 80048e8:	d108      	bne.n	80048fc <HAL_ETH_ReadData+0x174>
  {
    /* Return received packet */
    *pAppBuff = heth->RxDescList.pRxStart;
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 80048ee:	683b      	ldr	r3, [r7, #0]
 80048f0:	601a      	str	r2, [r3, #0]
    /* Reset first element */
    heth->RxDescList.pRxStart = NULL;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	2200      	movs	r2, #0
 80048f6:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80048f8:	2300      	movs	r3, #0
 80048fa:	e000      	b.n	80048fe <HAL_ETH_ReadData+0x176>
  }

  /* Packet not ready */
  return HAL_ERROR;
 80048fc:	2301      	movs	r3, #1
}
 80048fe:	4618      	mov	r0, r3
 8004900:	3720      	adds	r7, #32
 8004902:	46bd      	mov	sp, r7
 8004904:	bd80      	pop	{r7, pc}
	...

08004908 <ETH_UpdateDescriptor>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_UpdateDescriptor(ETH_HandleTypeDef *heth)
{
 8004908:	b580      	push	{r7, lr}
 800490a:	b088      	sub	sp, #32
 800490c:	af00      	add	r7, sp, #0
 800490e:	6078      	str	r0, [r7, #4]
  uint32_t descidx;
  uint32_t tailidx;
  uint32_t desccount;
  ETH_DMADescTypeDef *dmarxdesc;
  uint8_t *buff = NULL;
 8004910:	2300      	movs	r3, #0
 8004912:	60bb      	str	r3, [r7, #8]
  uint8_t allocStatus = 1U;
 8004914:	2301      	movs	r3, #1
 8004916:	74fb      	strb	r3, [r7, #19]

  descidx = heth->RxDescList.RxBuildDescIdx;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800491c:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	69fa      	ldr	r2, [r7, #28]
 8004922:	3212      	adds	r2, #18
 8004924:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004928:	617b      	str	r3, [r7, #20]
  desccount = heth->RxDescList.RxBuildDescCnt;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800492e:	61bb      	str	r3, [r7, #24]

  while ((desccount > 0U) && (allocStatus != 0U))
 8004930:	e042      	b.n	80049b8 <ETH_UpdateDescriptor+0xb0>
  {
    /* Check if a buffer's attached the descriptor */
    if (READ_REG(dmarxdesc->BackupAddr0) == 0U)
 8004932:	697b      	ldr	r3, [r7, #20]
 8004934:	6a1b      	ldr	r3, [r3, #32]
 8004936:	2b00      	cmp	r3, #0
 8004938:	d112      	bne.n	8004960 <ETH_UpdateDescriptor+0x58>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Allocate callback*/
      heth->rxAllocateCallback(&buff);
#else
      /* Allocate callback */
      HAL_ETH_RxAllocateCallback(&buff);
 800493a:	f107 0308 	add.w	r3, r7, #8
 800493e:	4618      	mov	r0, r3
 8004940:	f00a f8ec 	bl	800eb1c <HAL_ETH_RxAllocateCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      if (buff == NULL)
 8004944:	68bb      	ldr	r3, [r7, #8]
 8004946:	2b00      	cmp	r3, #0
 8004948:	d102      	bne.n	8004950 <ETH_UpdateDescriptor+0x48>
      {
        allocStatus = 0U;
 800494a:	2300      	movs	r3, #0
 800494c:	74fb      	strb	r3, [r7, #19]
 800494e:	e007      	b.n	8004960 <ETH_UpdateDescriptor+0x58>
      }
      else
      {
        WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)buff);
 8004950:	68bb      	ldr	r3, [r7, #8]
 8004952:	461a      	mov	r2, r3
 8004954:	697b      	ldr	r3, [r7, #20]
 8004956:	621a      	str	r2, [r3, #32]
        WRITE_REG(dmarxdesc->DESC2, (uint32_t)buff);
 8004958:	68bb      	ldr	r3, [r7, #8]
 800495a:	461a      	mov	r2, r3
 800495c:	697b      	ldr	r3, [r7, #20]
 800495e:	609a      	str	r2, [r3, #8]
      }
    }

    if (allocStatus != 0U)
 8004960:	7cfb      	ldrb	r3, [r7, #19]
 8004962:	2b00      	cmp	r3, #0
 8004964:	d028      	beq.n	80049b8 <ETH_UpdateDescriptor+0xb0>
    {
      if (heth->RxDescList.ItMode == 0U)
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800496a:	2b00      	cmp	r3, #0
 800496c:	d106      	bne.n	800497c <ETH_UpdateDescriptor+0x74>
      {
        WRITE_REG(dmarxdesc->DESC1, heth->Init.RxBuffLen | ETH_DMARXDESC_DIC | ETH_DMARXDESC_RCH);
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	695a      	ldr	r2, [r3, #20]
 8004972:	4b26      	ldr	r3, [pc, #152]	@ (8004a0c <ETH_UpdateDescriptor+0x104>)
 8004974:	4313      	orrs	r3, r2
 8004976:	697a      	ldr	r2, [r7, #20]
 8004978:	6053      	str	r3, [r2, #4]
 800497a:	e005      	b.n	8004988 <ETH_UpdateDescriptor+0x80>
      }
      else
      {
        WRITE_REG(dmarxdesc->DESC1, heth->Init.RxBuffLen | ETH_DMARXDESC_RCH);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	695b      	ldr	r3, [r3, #20]
 8004980:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8004984:	697b      	ldr	r3, [r7, #20]
 8004986:	605a      	str	r2, [r3, #4]
      }

      SET_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN);
 8004988:	697b      	ldr	r3, [r7, #20]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004990:	697b      	ldr	r3, [r7, #20]
 8004992:	601a      	str	r2, [r3, #0]

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 8004994:	69fb      	ldr	r3, [r7, #28]
 8004996:	3301      	adds	r3, #1
 8004998:	61fb      	str	r3, [r7, #28]
 800499a:	69fb      	ldr	r3, [r7, #28]
 800499c:	2b03      	cmp	r3, #3
 800499e:	d902      	bls.n	80049a6 <ETH_UpdateDescriptor+0x9e>
 80049a0:	69fb      	ldr	r3, [r7, #28]
 80049a2:	3b04      	subs	r3, #4
 80049a4:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	69fa      	ldr	r2, [r7, #28]
 80049aa:	3212      	adds	r2, #18
 80049ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80049b0:	617b      	str	r3, [r7, #20]
      desccount--;
 80049b2:	69bb      	ldr	r3, [r7, #24]
 80049b4:	3b01      	subs	r3, #1
 80049b6:	61bb      	str	r3, [r7, #24]
  while ((desccount > 0U) && (allocStatus != 0U))
 80049b8:	69bb      	ldr	r3, [r7, #24]
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d002      	beq.n	80049c4 <ETH_UpdateDescriptor+0xbc>
 80049be:	7cfb      	ldrb	r3, [r7, #19]
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d1b6      	bne.n	8004932 <ETH_UpdateDescriptor+0x2a>
    }
  }

  if (heth->RxDescList.RxBuildDescCnt != desccount)
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80049c8:	69ba      	ldr	r2, [r7, #24]
 80049ca:	429a      	cmp	r2, r3
 80049cc:	d01a      	beq.n	8004a04 <ETH_UpdateDescriptor+0xfc>
  {
    /* Set the tail pointer index */
    tailidx = (ETH_RX_DESC_CNT + descidx - 1U) % ETH_RX_DESC_CNT;
 80049ce:	69fb      	ldr	r3, [r7, #28]
 80049d0:	3303      	adds	r3, #3
 80049d2:	f003 0303 	and.w	r3, r3, #3
 80049d6:	60fb      	str	r3, [r7, #12]
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80049d8:	f3bf 8f5f 	dmb	sy
}
 80049dc:	bf00      	nop

    /* DMB instruction to avoid race condition */
    __DMB();

    /* Set the Tail pointer address */
    WRITE_REG(heth->Instance->DMARPDR, ((uint32_t)(heth->Init.RxDesc + (tailidx))));
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6919      	ldr	r1, [r3, #16]
 80049e2:	68fa      	ldr	r2, [r7, #12]
 80049e4:	4613      	mov	r3, r2
 80049e6:	009b      	lsls	r3, r3, #2
 80049e8:	4413      	add	r3, r2
 80049ea:	00db      	lsls	r3, r3, #3
 80049ec:	18ca      	adds	r2, r1, r3
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80049f6:	609a      	str	r2, [r3, #8]

    heth->RxDescList.RxBuildDescIdx = descidx;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	69fa      	ldr	r2, [r7, #28]
 80049fc:	669a      	str	r2, [r3, #104]	@ 0x68
    heth->RxDescList.RxBuildDescCnt = desccount;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	69ba      	ldr	r2, [r7, #24]
 8004a02:	66da      	str	r2, [r3, #108]	@ 0x6c
  }
}
 8004a04:	bf00      	nop
 8004a06:	3720      	adds	r7, #32
 8004a08:	46bd      	mov	sp, r7
 8004a0a:	bd80      	pop	{r7, pc}
 8004a0c:	80004000 	.word	0x80004000

08004a10 <HAL_ETH_ReleaseTxPacket>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReleaseTxPacket(ETH_HandleTypeDef *heth)
{
 8004a10:	b580      	push	{r7, lr}
 8004a12:	b086      	sub	sp, #24
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	6078      	str	r0, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	3318      	adds	r3, #24
 8004a1c:	60bb      	str	r3, [r7, #8]
  uint32_t numOfBuf =  dmatxdesclist->BuffersInUse;
 8004a1e:	68bb      	ldr	r3, [r7, #8]
 8004a20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a22:	617b      	str	r3, [r7, #20]
  uint32_t idx =       dmatxdesclist->releaseIndex;
 8004a24:	68bb      	ldr	r3, [r7, #8]
 8004a26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a28:	613b      	str	r3, [r7, #16]
  uint8_t pktTxStatus = 1U;
 8004a2a:	2301      	movs	r3, #1
 8004a2c:	73fb      	strb	r3, [r7, #15]
#ifdef HAL_ETH_USE_PTP
  ETH_TimeStampTypeDef *timestamp = &heth->TxTimestamp;
#endif /* HAL_ETH_USE_PTP */

  /* Loop through buffers in use.  */
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 8004a2e:	e047      	b.n	8004ac0 <HAL_ETH_ReleaseTxPacket+0xb0>
  {
    pktInUse = 1U;
 8004a30:	2301      	movs	r3, #1
 8004a32:	73bb      	strb	r3, [r7, #14]
    numOfBuf--;
 8004a34:	697b      	ldr	r3, [r7, #20]
 8004a36:	3b01      	subs	r3, #1
 8004a38:	617b      	str	r3, [r7, #20]
    /* If no packet, just examine the next packet.  */
    if (dmatxdesclist->PacketAddress[idx] == NULL)
 8004a3a:	68ba      	ldr	r2, [r7, #8]
 8004a3c:	693b      	ldr	r3, [r7, #16]
 8004a3e:	3304      	adds	r3, #4
 8004a40:	009b      	lsls	r3, r3, #2
 8004a42:	4413      	add	r3, r2
 8004a44:	685b      	ldr	r3, [r3, #4]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d10a      	bne.n	8004a60 <HAL_ETH_ReleaseTxPacket+0x50>
    {
      /* No packet in use, skip to next.  */
      INCR_TX_DESC_INDEX(idx, 1U);
 8004a4a:	693b      	ldr	r3, [r7, #16]
 8004a4c:	3301      	adds	r3, #1
 8004a4e:	613b      	str	r3, [r7, #16]
 8004a50:	693b      	ldr	r3, [r7, #16]
 8004a52:	2b03      	cmp	r3, #3
 8004a54:	d902      	bls.n	8004a5c <HAL_ETH_ReleaseTxPacket+0x4c>
 8004a56:	693b      	ldr	r3, [r7, #16]
 8004a58:	3b04      	subs	r3, #4
 8004a5a:	613b      	str	r3, [r7, #16]
      pktInUse = 0U;
 8004a5c:	2300      	movs	r3, #0
 8004a5e:	73bb      	strb	r3, [r7, #14]
    }

    if (pktInUse != 0U)
 8004a60:	7bbb      	ldrb	r3, [r7, #14]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d02c      	beq.n	8004ac0 <HAL_ETH_ReleaseTxPacket+0xb0>
    {
      /* Determine if the packet has been transmitted.  */
      if ((heth->Init.TxDesc[idx].DESC0 & ETH_DMATXDESC_OWN) == 0U)
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	68d9      	ldr	r1, [r3, #12]
 8004a6a:	693a      	ldr	r2, [r7, #16]
 8004a6c:	4613      	mov	r3, r2
 8004a6e:	009b      	lsls	r3, r3, #2
 8004a70:	4413      	add	r3, r2
 8004a72:	00db      	lsls	r3, r3, #3
 8004a74:	440b      	add	r3, r1
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	db1f      	blt.n	8004abc <HAL_ETH_ReleaseTxPacket+0xac>
        {
          HAL_ETH_TxPtpCallback(dmatxdesclist->PacketAddress[idx], timestamp);
        }
#endif  /* HAL_ETH_USE_PTP */
        /* Release the packet.  */
        HAL_ETH_TxFreeCallback(dmatxdesclist->PacketAddress[idx]);
 8004a7c:	68ba      	ldr	r2, [r7, #8]
 8004a7e:	693b      	ldr	r3, [r7, #16]
 8004a80:	3304      	adds	r3, #4
 8004a82:	009b      	lsls	r3, r3, #2
 8004a84:	4413      	add	r3, r2
 8004a86:	685b      	ldr	r3, [r3, #4]
 8004a88:	4618      	mov	r0, r3
 8004a8a:	f00a f8b9 	bl	800ec00 <HAL_ETH_TxFreeCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

        /* Clear the entry in the in-use array.  */
        dmatxdesclist->PacketAddress[idx] = NULL;
 8004a8e:	68ba      	ldr	r2, [r7, #8]
 8004a90:	693b      	ldr	r3, [r7, #16]
 8004a92:	3304      	adds	r3, #4
 8004a94:	009b      	lsls	r3, r3, #2
 8004a96:	4413      	add	r3, r2
 8004a98:	2200      	movs	r2, #0
 8004a9a:	605a      	str	r2, [r3, #4]

        /* Update the transmit relesae index and number of buffers in use.  */
        INCR_TX_DESC_INDEX(idx, 1U);
 8004a9c:	693b      	ldr	r3, [r7, #16]
 8004a9e:	3301      	adds	r3, #1
 8004aa0:	613b      	str	r3, [r7, #16]
 8004aa2:	693b      	ldr	r3, [r7, #16]
 8004aa4:	2b03      	cmp	r3, #3
 8004aa6:	d902      	bls.n	8004aae <HAL_ETH_ReleaseTxPacket+0x9e>
 8004aa8:	693b      	ldr	r3, [r7, #16]
 8004aaa:	3b04      	subs	r3, #4
 8004aac:	613b      	str	r3, [r7, #16]
        dmatxdesclist->BuffersInUse = numOfBuf;
 8004aae:	68bb      	ldr	r3, [r7, #8]
 8004ab0:	697a      	ldr	r2, [r7, #20]
 8004ab2:	629a      	str	r2, [r3, #40]	@ 0x28
        dmatxdesclist->releaseIndex = idx;
 8004ab4:	68bb      	ldr	r3, [r7, #8]
 8004ab6:	693a      	ldr	r2, [r7, #16]
 8004ab8:	62da      	str	r2, [r3, #44]	@ 0x2c
 8004aba:	e001      	b.n	8004ac0 <HAL_ETH_ReleaseTxPacket+0xb0>
      }
      else
      {
        /* Get out of the loop!  */
        pktTxStatus = 0U;
 8004abc:	2300      	movs	r3, #0
 8004abe:	73fb      	strb	r3, [r7, #15]
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 8004ac0:	697b      	ldr	r3, [r7, #20]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d002      	beq.n	8004acc <HAL_ETH_ReleaseTxPacket+0xbc>
 8004ac6:	7bfb      	ldrb	r3, [r7, #15]
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d1b1      	bne.n	8004a30 <HAL_ETH_ReleaseTxPacket+0x20>
      }
    }
  }
  return HAL_OK;
 8004acc:	2300      	movs	r3, #0
}
 8004ace:	4618      	mov	r0, r3
 8004ad0:	3718      	adds	r7, #24
 8004ad2:	46bd      	mov	sp, r7
 8004ad4:	bd80      	pop	{r7, pc}
	...

08004ad8 <HAL_ETH_IRQHandler>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8004ad8:	b580      	push	{r7, lr}
 8004ada:	b086      	sub	sp, #24
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	6078      	str	r0, [r7, #4]
  uint32_t mac_flag = READ_REG(heth->Instance->MACSR);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ae6:	617b      	str	r3, [r7, #20]
  uint32_t dma_flag = READ_REG(heth->Instance->DMASR);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004af0:	695b      	ldr	r3, [r3, #20]
 8004af2:	613b      	str	r3, [r7, #16]
  uint32_t dma_itsource = READ_REG(heth->Instance->DMAIER);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004afc:	69db      	ldr	r3, [r3, #28]
 8004afe:	60fb      	str	r3, [r7, #12]
  uint32_t exti_flag = READ_REG(EXTI->PR);
 8004b00:	4b4b      	ldr	r3, [pc, #300]	@ (8004c30 <HAL_ETH_IRQHandler+0x158>)
 8004b02:	695b      	ldr	r3, [r3, #20]
 8004b04:	60bb      	str	r3, [r7, #8]

  /* Packet received */
  if (((dma_flag & ETH_DMASR_RS) != 0U) && ((dma_itsource & ETH_DMAIER_RIE) != 0U))
 8004b06:	693b      	ldr	r3, [r7, #16]
 8004b08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d00e      	beq.n	8004b2e <HAL_ETH_IRQHandler+0x56>
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d009      	beq.n	8004b2e <HAL_ETH_IRQHandler+0x56>
  {
    /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_RS | ETH_DMASR_NIS);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004b22:	461a      	mov	r2, r3
 8004b24:	4b43      	ldr	r3, [pc, #268]	@ (8004c34 <HAL_ETH_IRQHandler+0x15c>)
 8004b26:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 8004b28:	6878      	ldr	r0, [r7, #4]
 8004b2a:	f009 fb93 	bl	800e254 <HAL_ETH_RxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* Packet transmitted */
  if (((dma_flag & ETH_DMASR_TS) != 0U) && ((dma_itsource & ETH_DMAIER_TIE) != 0U))
 8004b2e:	693b      	ldr	r3, [r7, #16]
 8004b30:	f003 0301 	and.w	r3, r3, #1
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d00f      	beq.n	8004b58 <HAL_ETH_IRQHandler+0x80>
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	f003 0301 	and.w	r3, r3, #1
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d00a      	beq.n	8004b58 <HAL_ETH_IRQHandler+0x80>
  {
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_TS | ETH_DMASR_NIS);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004b4a:	461a      	mov	r2, r3
 8004b4c:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 8004b50:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Transmit complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 8004b52:	6878      	ldr	r0, [r7, #4]
 8004b54:	f009 fb8e 	bl	800e274 <HAL_ETH_TxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH DMA Error */
  if (((dma_flag & ETH_DMASR_AIS) != 0U) && ((dma_itsource & ETH_DMAIER_AISE) != 0U))
 8004b58:	693b      	ldr	r3, [r7, #16]
 8004b5a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d042      	beq.n	8004be8 <HAL_ETH_IRQHandler+0x110>
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d03d      	beq.n	8004be8 <HAL_ETH_IRQHandler+0x110>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b72:	f043 0208 	orr.w	r2, r3, #8
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* if fatal bus error occurred */
    if ((dma_flag & ETH_DMASR_FBES) != 0U)
 8004b7c:	693b      	ldr	r3, [r7, #16]
 8004b7e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d01a      	beq.n	8004bbc <HAL_ETH_IRQHandler+0xe4>
    {
      /* Get DMA error code  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_FBES | ETH_DMASR_TPS | ETH_DMASR_RPS));
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004b8e:	695a      	ldr	r2, [r3, #20]
 8004b90:	4b29      	ldr	r3, [pc, #164]	@ (8004c38 <HAL_ETH_IRQHandler+0x160>)
 8004b92:	4013      	ands	r3, r2
 8004b94:	687a      	ldr	r2, [r7, #4]
 8004b96:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c

      /* Disable all interrupts */
      __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMAIER_NISE | ETH_DMAIER_AISE);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004ba2:	69db      	ldr	r3, [r3, #28]
 8004ba4:	687a      	ldr	r2, [r7, #4]
 8004ba6:	6812      	ldr	r2, [r2, #0]
 8004ba8:	f423 33c0 	bic.w	r3, r3, #98304	@ 0x18000
 8004bac:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004bb0:	61d3      	str	r3, [r2, #28]

      /* Set HAL state to ERROR */
      heth->gState = HAL_ETH_STATE_ERROR;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	22e0      	movs	r2, #224	@ 0xe0
 8004bb6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8004bba:	e012      	b.n	8004be2 <HAL_ETH_IRQHandler+0x10a>
    }
    else
    {
      /* Get DMA error status  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004bc4:	695a      	ldr	r2, [r3, #20]
 8004bc6:	f248 6380 	movw	r3, #34432	@ 0x8680
 8004bca:	4013      	ands	r3, r2
 8004bcc:	687a      	ldr	r2, [r7, #4]
 8004bce:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
                                                            ETH_DMASR_RBUS | ETH_DMASR_AIS));

      /* Clear the interrupt summary flag */
      __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004bda:	461a      	mov	r2, r3
 8004bdc:	f248 6380 	movw	r3, #34432	@ 0x8680
 8004be0:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet DMA Error callback */
    HAL_ETH_ErrorCallback(heth);
 8004be2:	6878      	ldr	r0, [r7, #4]
 8004be4:	f009 fb56 	bl	800e294 <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }


  /* ETH PMT IT */
  if ((mac_flag & ETH_MAC_PMT_IT) != 0U)
 8004be8:	697b      	ldr	r3, [r7, #20]
 8004bea:	f003 0308 	and.w	r3, r3, #8
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d00e      	beq.n	8004c10 <HAL_ETH_IRQHandler+0x138>
  {
    /* Get MAC Wake-up source and clear the status register pending bit */
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPMTCSR, (ETH_MACPMTCSR_WFR | ETH_MACPMTCSR_MPR));
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bf8:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered PMT callback*/
    heth->PMTCallback(heth);
#else
    /* Ethernet PMT callback */
    HAL_ETH_PMTCallback(heth);
 8004c02:	6878      	ldr	r0, [r7, #4]
 8004c04:	f000 f81a 	bl	8004c3c <HAL_ETH_PMTCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  }


  /* check ETH WAKEUP exti flag */
  if ((exti_flag & ETH_WAKEUP_EXTI_LINE) != 0U)
 8004c10:	68bb      	ldr	r3, [r7, #8]
 8004c12:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d006      	beq.n	8004c28 <HAL_ETH_IRQHandler+0x150>
  {
    /* Clear ETH WAKEUP Exti pending bit */
    __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 8004c1a:	4b05      	ldr	r3, [pc, #20]	@ (8004c30 <HAL_ETH_IRQHandler+0x158>)
 8004c1c:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8004c20:	615a      	str	r2, [r3, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered WakeUp callback*/
    heth->WakeUpCallback(heth);
#else
    /* ETH WAKEUP callback */
    HAL_ETH_WakeUpCallback(heth);
 8004c22:	6878      	ldr	r0, [r7, #4]
 8004c24:	f000 f814 	bl	8004c50 <HAL_ETH_WakeUpCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
}
 8004c28:	bf00      	nop
 8004c2a:	3718      	adds	r7, #24
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	bd80      	pop	{r7, pc}
 8004c30:	40013c00 	.word	0x40013c00
 8004c34:	00010040 	.word	0x00010040
 8004c38:	007e2000 	.word	0x007e2000

08004c3c <HAL_ETH_PMTCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
{
 8004c3c:	b480      	push	{r7}
 8004c3e:	b083      	sub	sp, #12
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_PMTCallback could be implemented in the user file
  */
}
 8004c44:	bf00      	nop
 8004c46:	370c      	adds	r7, #12
 8004c48:	46bd      	mov	sp, r7
 8004c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4e:	4770      	bx	lr

08004c50 <HAL_ETH_WakeUpCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
{
 8004c50:	b480      	push	{r7}
 8004c52:	b083      	sub	sp, #12
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ETH_WakeUpCallback could be implemented in the user file
   */
}
 8004c58:	bf00      	nop
 8004c5a:	370c      	adds	r7, #12
 8004c5c:	46bd      	mov	sp, r7
 8004c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c62:	4770      	bx	lr

08004c64 <HAL_ETH_ReadPHYRegister>:
  * @param pRegValue: parameter to hold read value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                          uint32_t *pRegValue)
{
 8004c64:	b580      	push	{r7, lr}
 8004c66:	b086      	sub	sp, #24
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	60f8      	str	r0, [r7, #12]
 8004c6c:	60b9      	str	r1, [r7, #8]
 8004c6e:	607a      	str	r2, [r7, #4]
 8004c70:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	691b      	ldr	r3, [r3, #16]
 8004c78:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8004c7a:	697b      	ldr	r3, [r7, #20]
 8004c7c:	f003 031c 	and.w	r3, r3, #28
 8004c80:	617b      	str	r3, [r7, #20]

  /* Prepare the MII address register value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                        /* Set the PHY device address   */
 8004c82:	68bb      	ldr	r3, [r7, #8]
 8004c84:	02db      	lsls	r3, r3, #11
 8004c86:	b29b      	uxth	r3, r3
 8004c88:	697a      	ldr	r2, [r7, #20]
 8004c8a:	4313      	orrs	r3, r2
 8004c8c:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register address */
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	019b      	lsls	r3, r3, #6
 8004c92:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 8004c96:	697a      	ldr	r2, [r7, #20]
 8004c98:	4313      	orrs	r3, r2
 8004c9a:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 8004c9c:	697b      	ldr	r3, [r7, #20]
 8004c9e:	f023 0302 	bic.w	r3, r3, #2
 8004ca2:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 8004ca4:	697b      	ldr	r3, [r7, #20]
 8004ca6:	f043 0301 	orr.w	r3, r3, #1
 8004caa:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	697a      	ldr	r2, [r7, #20]
 8004cb2:	611a      	str	r2, [r3, #16]


  tickstart = HAL_GetTick();
 8004cb4:	f7fd fd6c 	bl	8002790 <HAL_GetTick>
 8004cb8:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8004cba:	e00d      	b.n	8004cd8 <HAL_ETH_ReadPHYRegister+0x74>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_READ_TO)
 8004cbc:	f7fd fd68 	bl	8002790 <HAL_GetTick>
 8004cc0:	4602      	mov	r2, r0
 8004cc2:	693b      	ldr	r3, [r7, #16]
 8004cc4:	1ad3      	subs	r3, r2, r3
 8004cc6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004cca:	d301      	bcc.n	8004cd0 <HAL_ETH_ReadPHYRegister+0x6c>
    {
      return HAL_ERROR;
 8004ccc:	2301      	movs	r3, #1
 8004cce:	e010      	b.n	8004cf2 <HAL_ETH_ReadPHYRegister+0x8e>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	691b      	ldr	r3, [r3, #16]
 8004cd6:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8004cd8:	697b      	ldr	r3, [r7, #20]
 8004cda:	f003 0301 	and.w	r3, r3, #1
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d1ec      	bne.n	8004cbc <HAL_ETH_ReadPHYRegister+0x58>
  }

  /* Get MACMIIDR value */
  *pRegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	695b      	ldr	r3, [r3, #20]
 8004ce8:	b29b      	uxth	r3, r3
 8004cea:	461a      	mov	r2, r3
 8004cec:	683b      	ldr	r3, [r7, #0]
 8004cee:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8004cf0:	2300      	movs	r3, #0
}
 8004cf2:	4618      	mov	r0, r3
 8004cf4:	3718      	adds	r7, #24
 8004cf6:	46bd      	mov	sp, r7
 8004cf8:	bd80      	pop	{r7, pc}

08004cfa <HAL_ETH_WritePHYRegister>:
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(const ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                           uint32_t RegValue)
{
 8004cfa:	b580      	push	{r7, lr}
 8004cfc:	b086      	sub	sp, #24
 8004cfe:	af00      	add	r7, sp, #0
 8004d00:	60f8      	str	r0, [r7, #12]
 8004d02:	60b9      	str	r1, [r7, #8]
 8004d04:	607a      	str	r2, [r7, #4]
 8004d06:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	691b      	ldr	r3, [r3, #16]
 8004d0e:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8004d10:	697b      	ldr	r3, [r7, #20]
 8004d12:	f003 031c 	and.w	r3, r3, #28
 8004d16:	617b      	str	r3, [r7, #20]

  /* Prepare the MII register address value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                      /* Set the PHY device address */
 8004d18:	68bb      	ldr	r3, [r7, #8]
 8004d1a:	02db      	lsls	r3, r3, #11
 8004d1c:	b29b      	uxth	r3, r3
 8004d1e:	697a      	ldr	r2, [r7, #20]
 8004d20:	4313      	orrs	r3, r2
 8004d22:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register address */
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	019b      	lsls	r3, r3, #6
 8004d28:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 8004d2c:	697a      	ldr	r2, [r7, #20]
 8004d2e:	4313      	orrs	r3, r2
 8004d30:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 8004d32:	697b      	ldr	r3, [r7, #20]
 8004d34:	f043 0302 	orr.w	r3, r3, #2
 8004d38:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 8004d3a:	697b      	ldr	r3, [r7, #20]
 8004d3c:	f043 0301 	orr.w	r3, r3, #1
 8004d40:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8004d42:	683b      	ldr	r3, [r7, #0]
 8004d44:	b29a      	uxth	r2, r3
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	615a      	str	r2, [r3, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	697a      	ldr	r2, [r7, #20]
 8004d52:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004d54:	f7fd fd1c 	bl	8002790 <HAL_GetTick>
 8004d58:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8004d5a:	e00d      	b.n	8004d78 <HAL_ETH_WritePHYRegister+0x7e>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_WRITE_TO)
 8004d5c:	f7fd fd18 	bl	8002790 <HAL_GetTick>
 8004d60:	4602      	mov	r2, r0
 8004d62:	693b      	ldr	r3, [r7, #16]
 8004d64:	1ad3      	subs	r3, r2, r3
 8004d66:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d6a:	d301      	bcc.n	8004d70 <HAL_ETH_WritePHYRegister+0x76>
    {
      return HAL_ERROR;
 8004d6c:	2301      	movs	r3, #1
 8004d6e:	e009      	b.n	8004d84 <HAL_ETH_WritePHYRegister+0x8a>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	691b      	ldr	r3, [r3, #16]
 8004d76:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8004d78:	697b      	ldr	r3, [r7, #20]
 8004d7a:	f003 0301 	and.w	r3, r3, #1
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d1ec      	bne.n	8004d5c <HAL_ETH_WritePHYRegister+0x62>
  }

  return HAL_OK;
 8004d82:	2300      	movs	r3, #0
}
 8004d84:	4618      	mov	r0, r3
 8004d86:	3718      	adds	r7, #24
 8004d88:	46bd      	mov	sp, r7
 8004d8a:	bd80      	pop	{r7, pc}

08004d8c <HAL_ETH_GetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
  *         the configuration of the MAC.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetMACConfig(const ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
{
 8004d8c:	b480      	push	{r7}
 8004d8e:	b083      	sub	sp, #12
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	6078      	str	r0, [r7, #4]
 8004d94:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8004d96:	683b      	ldr	r3, [r7, #0]
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d101      	bne.n	8004da0 <HAL_ETH_GetMACConfig+0x14>
  {
    return HAL_ERROR;
 8004d9c:	2301      	movs	r3, #1
 8004d9e:	e0e6      	b.n	8004f6e <HAL_ETH_GetMACConfig+0x1e2>
  }

  /* Get MAC parameters */
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC) >> 4) > 0U) ? ENABLE : DISABLE;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f003 0310 	and.w	r3, r3, #16
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	bf14      	ite	ne
 8004dae:	2301      	movne	r3, #1
 8004db0:	2300      	moveq	r3, #0
 8004db2:	b2db      	uxtb	r3, r3
 8004db4:	461a      	mov	r2, r3
 8004db6:	683b      	ldr	r3, [r7, #0]
 8004db8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8004dc6:	683b      	ldr	r3, [r7, #0]
 8004dc8:	625a      	str	r2, [r3, #36]	@ 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_RD) >> 9) == 0U) ? ENABLE : DISABLE;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	bf0c      	ite	eq
 8004dd8:	2301      	moveq	r3, #1
 8004dda:	2300      	movne	r3, #0
 8004ddc:	b2db      	uxtb	r3, r3
 8004dde:	461a      	mov	r2, r3
 8004de0:	683b      	ldr	r3, [r7, #0]
 8004de2:	f883 2020 	strb.w	r2, [r3, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
                                        ? ENABLE : DISABLE;
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	bf14      	ite	ne
 8004df4:	2301      	movne	r3, #1
 8004df6:	2300      	moveq	r3, #0
 8004df8:	b2db      	uxtb	r3, r3
 8004dfa:	461a      	mov	r2, r3
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 8004dfc:	683b      	ldr	r3, [r7, #0]
 8004dfe:	77da      	strb	r2, [r3, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ROD) >> 13) == 0U) ? ENABLE : DISABLE;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	bf0c      	ite	eq
 8004e0e:	2301      	moveq	r3, #1
 8004e10:	2300      	movne	r3, #0
 8004e12:	b2db      	uxtb	r3, r3
 8004e14:	461a      	mov	r2, r3
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	779a      	strb	r2, [r3, #30]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	bf14      	ite	ne
 8004e28:	2301      	movne	r3, #1
 8004e2a:	2300      	moveq	r3, #0
 8004e2c:	b2db      	uxtb	r3, r3
 8004e2e:	461a      	mov	r2, r3
 8004e30:	683b      	ldr	r3, [r7, #0]
 8004e32:	771a      	strb	r2, [r3, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f403 6200 	and.w	r2, r3, #2048	@ 0x800
 8004e3e:	683b      	ldr	r3, [r7, #0]
 8004e40:	619a      	str	r2, [r3, #24]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f403 4280 	and.w	r2, r3, #16384	@ 0x4000
 8004e4c:	683b      	ldr	r3, [r7, #0]
 8004e4e:	615a      	str	r2, [r3, #20]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 22) == 0U) ? ENABLE : DISABLE;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	bf0c      	ite	eq
 8004e5e:	2301      	moveq	r3, #1
 8004e60:	2300      	movne	r3, #0
 8004e62:	b2db      	uxtb	r3, r3
 8004e64:	461a      	mov	r2, r3
 8004e66:	683b      	ldr	r3, [r7, #0]
 8004e68:	745a      	strb	r2, [r3, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 23) == 0U) ? ENABLE : DISABLE;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	bf0c      	ite	eq
 8004e78:	2301      	moveq	r3, #1
 8004e7a:	2300      	movne	r3, #0
 8004e7c:	b2db      	uxtb	r3, r3
 8004e7e:	461a      	mov	r2, r3
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	741a      	strb	r2, [r3, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_APCS) >> 7) > 0U) ? ENABLE : DISABLE;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	bf14      	ite	ne
 8004e92:	2301      	movne	r3, #1
 8004e94:	2300      	moveq	r3, #0
 8004e96:	b2db      	uxtb	r3, r3
 8004e98:	461a      	mov	r2, r3
 8004e9a:	683b      	ldr	r3, [r7, #0]
 8004e9c:	73da      	strb	r2, [r3, #15]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IFG);
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f403 2260 	and.w	r2, r3, #917504	@ 0xe0000
 8004ea8:	683b      	ldr	r3, [r7, #0]
 8004eaa:	609a      	str	r2, [r3, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPCO) >> 10U) > 0U) ? ENABLE : DISABLE;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	bf14      	ite	ne
 8004eba:	2301      	movne	r3, #1
 8004ebc:	2300      	moveq	r3, #0
 8004ebe:	b2db      	uxtb	r3, r3
 8004ec0:	461a      	mov	r2, r3
 8004ec2:	683b      	ldr	r3, [r7, #0]
 8004ec4:	711a      	strb	r2, [r3, #4]
  macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSTF) >> 25U) > 0U) ? ENABLE : DISABLE;
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	bf14      	ite	ne
 8004ed4:	2301      	movne	r3, #1
 8004ed6:	2300      	moveq	r3, #0
 8004ed8:	b2db      	uxtb	r3, r3
 8004eda:	461a      	mov	r2, r3
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	739a      	strb	r2, [r3, #14]

  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_TFCE) >> 1) > 0U) ? ENABLE : DISABLE;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	699b      	ldr	r3, [r3, #24]
 8004ee6:	f003 0302 	and.w	r3, r3, #2
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	bf14      	ite	ne
 8004eee:	2301      	movne	r3, #1
 8004ef0:	2300      	moveq	r3, #0
 8004ef2:	b2db      	uxtb	r3, r3
 8004ef4:	461a      	mov	r2, r3
 8004ef6:	683b      	ldr	r3, [r7, #0]
 8004ef8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_ZQPD) >> 7) == 0U) ? ENABLE : DISABLE;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	699b      	ldr	r3, [r3, #24]
 8004f02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	bf0c      	ite	eq
 8004f0a:	2301      	moveq	r3, #1
 8004f0c:	2300      	movne	r3, #0
 8004f0e:	b2db      	uxtb	r3, r3
 8004f10:	461a      	mov	r2, r3
 8004f12:	683b      	ldr	r3, [r7, #0]
 8004f14:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PLT);
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	699b      	ldr	r3, [r3, #24]
 8004f1e:	f003 0230 	and.w	r2, r3, #48	@ 0x30
 8004f22:	683b      	ldr	r3, [r7, #0]
 8004f24:	651a      	str	r2, [r3, #80]	@ 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PT) >> 16);
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	699b      	ldr	r3, [r3, #24]
 8004f2c:	0c1b      	lsrs	r3, r3, #16
 8004f2e:	b29a      	uxth	r2, r3
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	649a      	str	r2, [r3, #72]	@ 0x48
  macconf->ReceiveFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_RFCE) >> 2U) > 0U) ? ENABLE : DISABLE;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	699b      	ldr	r3, [r3, #24]
 8004f3a:	f003 0304 	and.w	r3, r3, #4
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	bf14      	ite	ne
 8004f42:	2301      	movne	r3, #1
 8004f44:	2300      	moveq	r3, #0
 8004f46:	b2db      	uxtb	r3, r3
 8004f48:	461a      	mov	r2, r3
 8004f4a:	683b      	ldr	r3, [r7, #0]
 8004f4c:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	699b      	ldr	r3, [r3, #24]
 8004f56:	f003 0308 	and.w	r3, r3, #8
                                      ? ENABLE : DISABLE;
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	bf14      	ite	ne
 8004f5e:	2301      	movne	r3, #1
 8004f60:	2300      	moveq	r3, #0
 8004f62:	b2db      	uxtb	r3, r3
 8004f64:	461a      	mov	r2, r3
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 8004f66:	683b      	ldr	r3, [r7, #0]
 8004f68:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55

  return HAL_OK;
 8004f6c:	2300      	movs	r3, #0
}
 8004f6e:	4618      	mov	r0, r3
 8004f70:	370c      	adds	r7, #12
 8004f72:	46bd      	mov	sp, r7
 8004f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f78:	4770      	bx	lr

08004f7a <HAL_ETH_SetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
  *         the configuration of the MAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8004f7a:	b580      	push	{r7, lr}
 8004f7c:	b082      	sub	sp, #8
 8004f7e:	af00      	add	r7, sp, #0
 8004f80:	6078      	str	r0, [r7, #4]
 8004f82:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8004f84:	683b      	ldr	r3, [r7, #0]
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d101      	bne.n	8004f8e <HAL_ETH_SetMACConfig+0x14>
  {
    return HAL_ERROR;
 8004f8a:	2301      	movs	r3, #1
 8004f8c:	e00b      	b.n	8004fa6 <HAL_ETH_SetMACConfig+0x2c>
  }

  if (heth->gState == HAL_ETH_STATE_READY)
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004f94:	2b10      	cmp	r3, #16
 8004f96:	d105      	bne.n	8004fa4 <HAL_ETH_SetMACConfig+0x2a>
  {
    ETH_SetMACConfig(heth, macconf);
 8004f98:	6839      	ldr	r1, [r7, #0]
 8004f9a:	6878      	ldr	r0, [r7, #4]
 8004f9c:	f000 f88a 	bl	80050b4 <ETH_SetMACConfig>

    return HAL_OK;
 8004fa0:	2300      	movs	r3, #0
 8004fa2:	e000      	b.n	8004fa6 <HAL_ETH_SetMACConfig+0x2c>
  }
  else
  {
    return HAL_ERROR;
 8004fa4:	2301      	movs	r3, #1
  }
}
 8004fa6:	4618      	mov	r0, r3
 8004fa8:	3708      	adds	r7, #8
 8004faa:	46bd      	mov	sp, r7
 8004fac:	bd80      	pop	{r7, pc}
	...

08004fb0 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 8004fb0:	b580      	push	{r7, lr}
 8004fb2:	b084      	sub	sp, #16
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg = (heth->Instance)->MACMIIAR;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	691b      	ldr	r3, [r3, #16]
 8004fbe:	60fb      	str	r3, [r7, #12]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg &= ETH_MACMIIAR_CR_MASK;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	f023 031c 	bic.w	r3, r3, #28
 8004fc6:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8004fc8:	f003 fe70 	bl	8008cac <HAL_RCC_GetHCLKFreq>
 8004fcc:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if (hclk < 35000000U)
 8004fce:	68bb      	ldr	r3, [r7, #8]
 8004fd0:	4a14      	ldr	r2, [pc, #80]	@ (8005024 <HAL_ETH_SetMDIOClockRange+0x74>)
 8004fd2:	4293      	cmp	r3, r2
 8004fd4:	d804      	bhi.n	8004fe0 <HAL_ETH_SetMDIOClockRange+0x30>
  {
    /* CSR Clock Range between 0-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	f043 0308 	orr.w	r3, r3, #8
 8004fdc:	60fb      	str	r3, [r7, #12]
 8004fde:	e019      	b.n	8005014 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else if (hclk < 60000000U)
 8004fe0:	68bb      	ldr	r3, [r7, #8]
 8004fe2:	4a11      	ldr	r2, [pc, #68]	@ (8005028 <HAL_ETH_SetMDIOClockRange+0x78>)
 8004fe4:	4293      	cmp	r3, r2
 8004fe6:	d204      	bcs.n	8004ff2 <HAL_ETH_SetMDIOClockRange+0x42>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	f043 030c 	orr.w	r3, r3, #12
 8004fee:	60fb      	str	r3, [r7, #12]
 8004ff0:	e010      	b.n	8005014 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else if (hclk < 100000000U)
 8004ff2:	68bb      	ldr	r3, [r7, #8]
 8004ff4:	4a0d      	ldr	r2, [pc, #52]	@ (800502c <HAL_ETH_SetMDIOClockRange+0x7c>)
 8004ff6:	4293      	cmp	r3, r2
 8004ff8:	d90c      	bls.n	8005014 <HAL_ETH_SetMDIOClockRange+0x64>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }
  else if (hclk < 150000000U)
 8004ffa:	68bb      	ldr	r3, [r7, #8]
 8004ffc:	4a0c      	ldr	r2, [pc, #48]	@ (8005030 <HAL_ETH_SetMDIOClockRange+0x80>)
 8004ffe:	4293      	cmp	r3, r2
 8005000:	d804      	bhi.n	800500c <HAL_ETH_SetMDIOClockRange+0x5c>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	f043 0304 	orr.w	r3, r3, #4
 8005008:	60fb      	str	r3, [r7, #12]
 800500a:	e003      	b.n	8005014 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else /* (hclk >= 150000000)  */
  {
    /* CSR Clock >= 150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	f043 0310 	orr.w	r3, r3, #16
 8005012:	60fb      	str	r3, [r7, #12]
  }

  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	68fa      	ldr	r2, [r7, #12]
 800501a:	611a      	str	r2, [r3, #16]
}
 800501c:	bf00      	nop
 800501e:	3710      	adds	r7, #16
 8005020:	46bd      	mov	sp, r7
 8005022:	bd80      	pop	{r7, pc}
 8005024:	02160ebf 	.word	0x02160ebf
 8005028:	03938700 	.word	0x03938700
 800502c:	05f5e0ff 	.word	0x05f5e0ff
 8005030:	08f0d17f 	.word	0x08f0d17f

08005034 <HAL_ETH_GetError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH Error Code
  */
uint32_t HAL_ETH_GetError(const ETH_HandleTypeDef *heth)
{
 8005034:	b480      	push	{r7}
 8005036:	b083      	sub	sp, #12
 8005038:	af00      	add	r7, sp, #0
 800503a:	6078      	str	r0, [r7, #4]
  return heth->ErrorCode;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
}
 8005042:	4618      	mov	r0, r3
 8005044:	370c      	adds	r7, #12
 8005046:	46bd      	mov	sp, r7
 8005048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504c:	4770      	bx	lr

0800504e <HAL_ETH_GetDMAError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH DMA Error Code
  */
uint32_t HAL_ETH_GetDMAError(const ETH_HandleTypeDef *heth)
{
 800504e:	b480      	push	{r7}
 8005050:	b083      	sub	sp, #12
 8005052:	af00      	add	r7, sp, #0
 8005054:	6078      	str	r0, [r7, #4]
  return heth->DMAErrorCode;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
}
 800505c:	4618      	mov	r0, r3
 800505e:	370c      	adds	r7, #12
 8005060:	46bd      	mov	sp, r7
 8005062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005066:	4770      	bx	lr

08005068 <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 8005068:	b580      	push	{r7, lr}
 800506a:	b084      	sub	sp, #16
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 8005070:	2300      	movs	r3, #0
 8005072:	60fb      	str	r3, [r7, #12]

  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800507c:	699b      	ldr	r3, [r3, #24]
 800507e:	687a      	ldr	r2, [r7, #4]
 8005080:	6812      	ldr	r2, [r2, #0]
 8005082:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005086:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800508a:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->DMAOMR;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005094:	699b      	ldr	r3, [r3, #24]
 8005096:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8005098:	2001      	movs	r0, #1
 800509a:	f7fd fb85 	bl	80027a8 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg;
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681a      	ldr	r2, [r3, #0]
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80050a8:	6193      	str	r3, [r2, #24]
}
 80050aa:	bf00      	nop
 80050ac:	3710      	adds	r7, #16
 80050ae:	46bd      	mov	sp, r7
 80050b0:	bd80      	pop	{r7, pc}
	...

080050b4 <ETH_SetMACConfig>:

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 80050b4:	b580      	push	{r7, lr}
 80050b6:	b084      	sub	sp, #16
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	6078      	str	r0, [r7, #4]
 80050bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 80050c6:	68fa      	ldr	r2, [r7, #12]
 80050c8:	4b53      	ldr	r3, [pc, #332]	@ (8005218 <ETH_SetMACConfig+0x164>)
 80050ca:	4013      	ands	r3, r2
 80050cc:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80050ce:	683b      	ldr	r3, [r7, #0]
 80050d0:	7b9b      	ldrb	r3, [r3, #14]
 80050d2:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80050d4:	683a      	ldr	r2, [r7, #0]
 80050d6:	7c12      	ldrb	r2, [r2, #16]
 80050d8:	2a00      	cmp	r2, #0
 80050da:	d102      	bne.n	80050e2 <ETH_SetMACConfig+0x2e>
 80050dc:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80050e0:	e000      	b.n	80050e4 <ETH_SetMACConfig+0x30>
 80050e2:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80050e4:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80050e6:	683a      	ldr	r2, [r7, #0]
 80050e8:	7c52      	ldrb	r2, [r2, #17]
 80050ea:	2a00      	cmp	r2, #0
 80050ec:	d102      	bne.n	80050f4 <ETH_SetMACConfig+0x40>
 80050ee:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80050f2:	e000      	b.n	80050f6 <ETH_SetMACConfig+0x42>
 80050f4:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80050f6:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 80050f8:	683b      	ldr	r3, [r7, #0]
 80050fa:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80050fc:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 80050fe:	683b      	ldr	r3, [r7, #0]
 8005100:	7fdb      	ldrb	r3, [r3, #31]
 8005102:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8005104:	431a      	orrs	r2, r3
                        macconf->Speed |
 8005106:	683b      	ldr	r3, [r7, #0]
 8005108:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800510a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 800510c:	683a      	ldr	r2, [r7, #0]
 800510e:	7f92      	ldrb	r2, [r2, #30]
 8005110:	2a00      	cmp	r2, #0
 8005112:	d102      	bne.n	800511a <ETH_SetMACConfig+0x66>
 8005114:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005118:	e000      	b.n	800511c <ETH_SetMACConfig+0x68>
 800511a:	2200      	movs	r2, #0
                        macconf->Speed |
 800511c:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800511e:	683b      	ldr	r3, [r7, #0]
 8005120:	7f1b      	ldrb	r3, [r3, #28]
 8005122:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8005124:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8005126:	683b      	ldr	r3, [r7, #0]
 8005128:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800512a:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 800512c:	683b      	ldr	r3, [r7, #0]
 800512e:	791b      	ldrb	r3, [r3, #4]
 8005130:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8005132:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8005134:	683a      	ldr	r2, [r7, #0]
 8005136:	f892 2020 	ldrb.w	r2, [r2, #32]
 800513a:	2a00      	cmp	r2, #0
 800513c:	d102      	bne.n	8005144 <ETH_SetMACConfig+0x90>
 800513e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005142:	e000      	b.n	8005146 <ETH_SetMACConfig+0x92>
 8005144:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8005146:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8005148:	683b      	ldr	r3, [r7, #0]
 800514a:	7bdb      	ldrb	r3, [r3, #15]
 800514c:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 800514e:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8005150:	683b      	ldr	r3, [r7, #0]
 8005152:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8005154:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8005156:	683b      	ldr	r3, [r7, #0]
 8005158:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800515c:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 800515e:	4313      	orrs	r3, r2
 8005160:	68fa      	ldr	r2, [r7, #12]
 8005162:	4313      	orrs	r3, r2
 8005164:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	68fa      	ldr	r2, [r7, #12]
 800516c:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8005176:	2001      	movs	r0, #1
 8005178:	f7fd fb16 	bl	80027a8 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	68fa      	ldr	r2, [r7, #12]
 8005182:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	699b      	ldr	r3, [r3, #24]
 800518a:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 800518c:	68fa      	ldr	r2, [r7, #12]
 800518e:	f64f 7341 	movw	r3, #65345	@ 0xff41
 8005192:	4013      	ands	r3, r2
 8005194:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8005196:	683b      	ldr	r3, [r7, #0]
 8005198:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800519a:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 800519c:	683a      	ldr	r2, [r7, #0]
 800519e:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 80051a2:	2a00      	cmp	r2, #0
 80051a4:	d101      	bne.n	80051aa <ETH_SetMACConfig+0xf6>
 80051a6:	2280      	movs	r2, #128	@ 0x80
 80051a8:	e000      	b.n	80051ac <ETH_SetMACConfig+0xf8>
 80051aa:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80051ac:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 80051ae:	683b      	ldr	r3, [r7, #0]
 80051b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80051b2:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80051b4:	683a      	ldr	r2, [r7, #0]
 80051b6:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 80051ba:	2a01      	cmp	r2, #1
 80051bc:	d101      	bne.n	80051c2 <ETH_SetMACConfig+0x10e>
 80051be:	2208      	movs	r2, #8
 80051c0:	e000      	b.n	80051c4 <ETH_SetMACConfig+0x110>
 80051c2:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 80051c4:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 80051c6:	683a      	ldr	r2, [r7, #0]
 80051c8:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 80051cc:	2a01      	cmp	r2, #1
 80051ce:	d101      	bne.n	80051d4 <ETH_SetMACConfig+0x120>
 80051d0:	2204      	movs	r2, #4
 80051d2:	e000      	b.n	80051d6 <ETH_SetMACConfig+0x122>
 80051d4:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80051d6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 80051d8:	683a      	ldr	r2, [r7, #0]
 80051da:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 80051de:	2a01      	cmp	r2, #1
 80051e0:	d101      	bne.n	80051e6 <ETH_SetMACConfig+0x132>
 80051e2:	2202      	movs	r2, #2
 80051e4:	e000      	b.n	80051e8 <ETH_SetMACConfig+0x134>
 80051e6:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80051e8:	4313      	orrs	r3, r2
 80051ea:	68fa      	ldr	r2, [r7, #12]
 80051ec:	4313      	orrs	r3, r2
 80051ee:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	68fa      	ldr	r2, [r7, #12]
 80051f6:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	699b      	ldr	r3, [r3, #24]
 80051fe:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8005200:	2001      	movs	r0, #1
 8005202:	f7fd fad1 	bl	80027a8 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	68fa      	ldr	r2, [r7, #12]
 800520c:	619a      	str	r2, [r3, #24]
}
 800520e:	bf00      	nop
 8005210:	3710      	adds	r7, #16
 8005212:	46bd      	mov	sp, r7
 8005214:	bd80      	pop	{r7, pc}
 8005216:	bf00      	nop
 8005218:	fd20810f 	.word	0xfd20810f

0800521c <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 800521c:	b580      	push	{r7, lr}
 800521e:	b084      	sub	sp, #16
 8005220:	af00      	add	r7, sp, #0
 8005222:	6078      	str	r0, [r7, #4]
 8005224:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800522e:	699b      	ldr	r3, [r3, #24]
 8005230:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8005232:	68fa      	ldr	r2, [r7, #12]
 8005234:	4b3d      	ldr	r3, [pc, #244]	@ (800532c <ETH_SetDMAConfig+0x110>)
 8005236:	4013      	ands	r3, r2
 8005238:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800523a:	683b      	ldr	r3, [r7, #0]
 800523c:	7b1b      	ldrb	r3, [r3, #12]
 800523e:	2b00      	cmp	r3, #0
 8005240:	d102      	bne.n	8005248 <ETH_SetDMAConfig+0x2c>
 8005242:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8005246:	e000      	b.n	800524a <ETH_SetDMAConfig+0x2e>
 8005248:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800524a:	683b      	ldr	r3, [r7, #0]
 800524c:	7b5b      	ldrb	r3, [r3, #13]
 800524e:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8005250:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8005252:	683a      	ldr	r2, [r7, #0]
 8005254:	7f52      	ldrb	r2, [r2, #29]
 8005256:	2a00      	cmp	r2, #0
 8005258:	d102      	bne.n	8005260 <ETH_SetDMAConfig+0x44>
 800525a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800525e:	e000      	b.n	8005262 <ETH_SetDMAConfig+0x46>
 8005260:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8005262:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8005264:	683b      	ldr	r3, [r7, #0]
 8005266:	7b9b      	ldrb	r3, [r3, #14]
 8005268:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 800526a:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 800526c:	683b      	ldr	r3, [r7, #0]
 800526e:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8005270:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8005272:	683b      	ldr	r3, [r7, #0]
 8005274:	7f1b      	ldrb	r3, [r3, #28]
 8005276:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8005278:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 800527a:	683b      	ldr	r3, [r7, #0]
 800527c:	7f9b      	ldrb	r3, [r3, #30]
 800527e:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8005280:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8005282:	683b      	ldr	r3, [r7, #0]
 8005284:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8005286:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800528e:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8005290:	4313      	orrs	r3, r2
 8005292:	68fa      	ldr	r2, [r7, #12]
 8005294:	4313      	orrs	r3, r2
 8005296:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80052a0:	461a      	mov	r2, r3
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80052ae:	699b      	ldr	r3, [r3, #24]
 80052b0:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80052b2:	2001      	movs	r0, #1
 80052b4:	f7fd fa78 	bl	80027a8 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80052c0:	461a      	mov	r2, r3
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80052c6:	683b      	ldr	r3, [r7, #0]
 80052c8:	791b      	ldrb	r3, [r3, #4]
 80052ca:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 80052cc:	683b      	ldr	r3, [r7, #0]
 80052ce:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80052d0:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80052d2:	683b      	ldr	r3, [r7, #0]
 80052d4:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 80052d6:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 80052d8:	683b      	ldr	r3, [r7, #0]
 80052da:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80052dc:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80052de:	683b      	ldr	r3, [r7, #0]
 80052e0:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80052e4:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 80052e6:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80052e8:	683b      	ldr	r3, [r7, #0]
 80052ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052ec:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80052ee:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 80052f0:	683b      	ldr	r3, [r7, #0]
 80052f2:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80052f4:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80052f6:	687a      	ldr	r2, [r7, #4]
 80052f8:	6812      	ldr	r2, [r2, #0]
 80052fa:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80052fe:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8005302:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8005310:	2001      	movs	r0, #1
 8005312:	f7fd fa49 	bl	80027a8 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800531e:	461a      	mov	r2, r3
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	6013      	str	r3, [r2, #0]
}
 8005324:	bf00      	nop
 8005326:	3710      	adds	r7, #16
 8005328:	46bd      	mov	sp, r7
 800532a:	bd80      	pop	{r7, pc}
 800532c:	f8de3f23 	.word	0xf8de3f23

08005330 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8005330:	b580      	push	{r7, lr}
 8005332:	b0a6      	sub	sp, #152	@ 0x98
 8005334:	af00      	add	r7, sp, #0
 8005336:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8005338:	2301      	movs	r3, #1
 800533a:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 800533e:	2301      	movs	r3, #1
 8005340:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8005344:	2300      	movs	r3, #0
 8005346:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8005348:	2300      	movs	r3, #0
 800534a:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 800534e:	2301      	movs	r3, #1
 8005350:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8005354:	2300      	movs	r3, #0
 8005356:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 800535a:	2301      	movs	r3, #1
 800535c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 8005360:	2301      	movs	r3, #1
 8005362:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8005366:	2300      	movs	r3, #0
 8005368:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 800536c:	2300      	movs	r3, #0
 800536e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8005372:	2300      	movs	r3, #0
 8005374:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8005376:	2300      	movs	r3, #0
 8005378:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 800537c:	2300      	movs	r3, #0
 800537e:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8005380:	2300      	movs	r3, #0
 8005382:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8005386:	2300      	movs	r3, #0
 8005388:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 800538c:	2300      	movs	r3, #0
 800538e:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8005392:	2300      	movs	r3, #0
 8005394:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8005398:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800539c:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 800539e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80053a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 80053a4:	2300      	movs	r3, #0
 80053a6:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 80053aa:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80053ae:	4619      	mov	r1, r3
 80053b0:	6878      	ldr	r0, [r7, #4]
 80053b2:	f7ff fe7f 	bl	80050b4 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 80053b6:	2301      	movs	r3, #1
 80053b8:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 80053ba:	2301      	movs	r3, #1
 80053bc:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 80053be:	2301      	movs	r3, #1
 80053c0:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 80053c4:	2301      	movs	r3, #1
 80053c6:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 80053c8:	2300      	movs	r3, #0
 80053ca:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 80053cc:	2300      	movs	r3, #0
 80053ce:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 80053d2:	2300      	movs	r3, #0
 80053d4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 80053d8:	2300      	movs	r3, #0
 80053da:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 80053dc:	2301      	movs	r3, #1
 80053de:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 80053e2:	2301      	movs	r3, #1
 80053e4:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 80053e6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80053ea:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80053ec:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80053f0:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80053f2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80053f6:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 80053f8:	2301      	movs	r3, #1
 80053fa:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 80053fe:	2300      	movs	r3, #0
 8005400:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8005402:	2300      	movs	r3, #0
 8005404:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8005406:	f107 0308 	add.w	r3, r7, #8
 800540a:	4619      	mov	r1, r3
 800540c:	6878      	ldr	r0, [r7, #4]
 800540e:	f7ff ff05 	bl	800521c <ETH_SetDMAConfig>
}
 8005412:	bf00      	nop
 8005414:	3798      	adds	r7, #152	@ 0x98
 8005416:	46bd      	mov	sp, r7
 8005418:	bd80      	pop	{r7, pc}
	...

0800541c <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 800541c:	b480      	push	{r7}
 800541e:	b087      	sub	sp, #28
 8005420:	af00      	add	r7, sp, #0
 8005422:	60f8      	str	r0, [r7, #12]
 8005424:	60b9      	str	r1, [r7, #8]
 8005426:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	3305      	adds	r3, #5
 800542c:	781b      	ldrb	r3, [r3, #0]
 800542e:	021b      	lsls	r3, r3, #8
 8005430:	687a      	ldr	r2, [r7, #4]
 8005432:	3204      	adds	r2, #4
 8005434:	7812      	ldrb	r2, [r2, #0]
 8005436:	4313      	orrs	r3, r2
 8005438:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 800543a:	68ba      	ldr	r2, [r7, #8]
 800543c:	4b11      	ldr	r3, [pc, #68]	@ (8005484 <ETH_MACAddressConfig+0x68>)
 800543e:	4413      	add	r3, r2
 8005440:	461a      	mov	r2, r3
 8005442:	697b      	ldr	r3, [r7, #20]
 8005444:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	3303      	adds	r3, #3
 800544a:	781b      	ldrb	r3, [r3, #0]
 800544c:	061a      	lsls	r2, r3, #24
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	3302      	adds	r3, #2
 8005452:	781b      	ldrb	r3, [r3, #0]
 8005454:	041b      	lsls	r3, r3, #16
 8005456:	431a      	orrs	r2, r3
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	3301      	adds	r3, #1
 800545c:	781b      	ldrb	r3, [r3, #0]
 800545e:	021b      	lsls	r3, r3, #8
 8005460:	4313      	orrs	r3, r2
 8005462:	687a      	ldr	r2, [r7, #4]
 8005464:	7812      	ldrb	r2, [r2, #0]
 8005466:	4313      	orrs	r3, r2
 8005468:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 800546a:	68ba      	ldr	r2, [r7, #8]
 800546c:	4b06      	ldr	r3, [pc, #24]	@ (8005488 <ETH_MACAddressConfig+0x6c>)
 800546e:	4413      	add	r3, r2
 8005470:	461a      	mov	r2, r3
 8005472:	697b      	ldr	r3, [r7, #20]
 8005474:	6013      	str	r3, [r2, #0]
}
 8005476:	bf00      	nop
 8005478:	371c      	adds	r7, #28
 800547a:	46bd      	mov	sp, r7
 800547c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005480:	4770      	bx	lr
 8005482:	bf00      	nop
 8005484:	40028040 	.word	0x40028040
 8005488:	40028044 	.word	0x40028044

0800548c <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 800548c:	b480      	push	{r7}
 800548e:	b085      	sub	sp, #20
 8005490:	af00      	add	r7, sp, #0
 8005492:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8005494:	2300      	movs	r3, #0
 8005496:	60fb      	str	r3, [r7, #12]
 8005498:	e03e      	b.n	8005518 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	68d9      	ldr	r1, [r3, #12]
 800549e:	68fa      	ldr	r2, [r7, #12]
 80054a0:	4613      	mov	r3, r2
 80054a2:	009b      	lsls	r3, r3, #2
 80054a4:	4413      	add	r3, r2
 80054a6:	00db      	lsls	r3, r3, #3
 80054a8:	440b      	add	r3, r1
 80054aa:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 80054ac:	68bb      	ldr	r3, [r7, #8]
 80054ae:	2200      	movs	r2, #0
 80054b0:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 80054b2:	68bb      	ldr	r3, [r7, #8]
 80054b4:	2200      	movs	r2, #0
 80054b6:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 80054b8:	68bb      	ldr	r3, [r7, #8]
 80054ba:	2200      	movs	r2, #0
 80054bc:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 80054be:	68bb      	ldr	r3, [r7, #8]
 80054c0:	2200      	movs	r2, #0
 80054c2:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 80054c4:	68b9      	ldr	r1, [r7, #8]
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	68fa      	ldr	r2, [r7, #12]
 80054ca:	3206      	adds	r2, #6
 80054cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 80054d0:	68bb      	ldr	r3, [r7, #8]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80054d8:	68bb      	ldr	r3, [r7, #8]
 80054da:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	2b02      	cmp	r3, #2
 80054e0:	d80c      	bhi.n	80054fc <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	68d9      	ldr	r1, [r3, #12]
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	1c5a      	adds	r2, r3, #1
 80054ea:	4613      	mov	r3, r2
 80054ec:	009b      	lsls	r3, r3, #2
 80054ee:	4413      	add	r3, r2
 80054f0:	00db      	lsls	r3, r3, #3
 80054f2:	440b      	add	r3, r1
 80054f4:	461a      	mov	r2, r3
 80054f6:	68bb      	ldr	r3, [r7, #8]
 80054f8:	60da      	str	r2, [r3, #12]
 80054fa:	e004      	b.n	8005506 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	68db      	ldr	r3, [r3, #12]
 8005500:	461a      	mov	r2, r3
 8005502:	68bb      	ldr	r3, [r7, #8]
 8005504:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8005506:	68bb      	ldr	r3, [r7, #8]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 800550e:	68bb      	ldr	r3, [r7, #8]
 8005510:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	3301      	adds	r3, #1
 8005516:	60fb      	str	r3, [r7, #12]
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	2b03      	cmp	r3, #3
 800551c:	d9bd      	bls.n	800549a <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	2200      	movs	r2, #0
 8005522:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	68da      	ldr	r2, [r3, #12]
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005530:	611a      	str	r2, [r3, #16]
}
 8005532:	bf00      	nop
 8005534:	3714      	adds	r7, #20
 8005536:	46bd      	mov	sp, r7
 8005538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800553c:	4770      	bx	lr

0800553e <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 800553e:	b480      	push	{r7}
 8005540:	b085      	sub	sp, #20
 8005542:	af00      	add	r7, sp, #0
 8005544:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8005546:	2300      	movs	r3, #0
 8005548:	60fb      	str	r3, [r7, #12]
 800554a:	e048      	b.n	80055de <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	6919      	ldr	r1, [r3, #16]
 8005550:	68fa      	ldr	r2, [r7, #12]
 8005552:	4613      	mov	r3, r2
 8005554:	009b      	lsls	r3, r3, #2
 8005556:	4413      	add	r3, r2
 8005558:	00db      	lsls	r3, r3, #3
 800555a:	440b      	add	r3, r1
 800555c:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 800555e:	68bb      	ldr	r3, [r7, #8]
 8005560:	2200      	movs	r2, #0
 8005562:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8005564:	68bb      	ldr	r3, [r7, #8]
 8005566:	2200      	movs	r2, #0
 8005568:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 800556a:	68bb      	ldr	r3, [r7, #8]
 800556c:	2200      	movs	r2, #0
 800556e:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8005570:	68bb      	ldr	r3, [r7, #8]
 8005572:	2200      	movs	r2, #0
 8005574:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8005576:	68bb      	ldr	r3, [r7, #8]
 8005578:	2200      	movs	r2, #0
 800557a:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 800557c:	68bb      	ldr	r3, [r7, #8]
 800557e:	2200      	movs	r2, #0
 8005580:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8005582:	68bb      	ldr	r3, [r7, #8]
 8005584:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8005588:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	695b      	ldr	r3, [r3, #20]
 800558e:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8005592:	68bb      	ldr	r3, [r7, #8]
 8005594:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8005596:	68bb      	ldr	r3, [r7, #8]
 8005598:	685b      	ldr	r3, [r3, #4]
 800559a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800559e:	68bb      	ldr	r3, [r7, #8]
 80055a0:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 80055a2:	68b9      	ldr	r1, [r7, #8]
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	68fa      	ldr	r2, [r7, #12]
 80055a8:	3212      	adds	r2, #18
 80055aa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	2b02      	cmp	r3, #2
 80055b2:	d80c      	bhi.n	80055ce <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	6919      	ldr	r1, [r3, #16]
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	1c5a      	adds	r2, r3, #1
 80055bc:	4613      	mov	r3, r2
 80055be:	009b      	lsls	r3, r3, #2
 80055c0:	4413      	add	r3, r2
 80055c2:	00db      	lsls	r3, r3, #3
 80055c4:	440b      	add	r3, r1
 80055c6:	461a      	mov	r2, r3
 80055c8:	68bb      	ldr	r3, [r7, #8]
 80055ca:	60da      	str	r2, [r3, #12]
 80055cc:	e004      	b.n	80055d8 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	691b      	ldr	r3, [r3, #16]
 80055d2:	461a      	mov	r2, r3
 80055d4:	68bb      	ldr	r3, [r7, #8]
 80055d6:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	3301      	adds	r3, #1
 80055dc:	60fb      	str	r3, [r7, #12]
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	2b03      	cmp	r3, #3
 80055e2:	d9b3      	bls.n	800554c <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2200      	movs	r2, #0
 80055e8:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	2200      	movs	r2, #0
 80055ee:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	2200      	movs	r2, #0
 80055f4:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	2200      	movs	r2, #0
 80055fa:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2200      	movs	r2, #0
 8005600:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	691a      	ldr	r2, [r3, #16]
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800560e:	60da      	str	r2, [r3, #12]
}
 8005610:	bf00      	nop
 8005612:	3714      	adds	r7, #20
 8005614:	46bd      	mov	sp, r7
 8005616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800561a:	4770      	bx	lr

0800561c <ETH_Prepare_Tx_Descriptors>:
  * @param  ItMode: Enable or disable Tx EOT interrupt
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, const ETH_TxPacketConfigTypeDef *pTxConfig,
                                           uint32_t ItMode)
{
 800561c:	b480      	push	{r7}
 800561e:	b091      	sub	sp, #68	@ 0x44
 8005620:	af00      	add	r7, sp, #0
 8005622:	60f8      	str	r0, [r7, #12]
 8005624:	60b9      	str	r1, [r7, #8]
 8005626:	607a      	str	r2, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	3318      	adds	r3, #24
 800562c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 800562e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005630:	691b      	ldr	r3, [r3, #16]
 8005632:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 8005634:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005636:	691b      	ldr	r3, [r3, #16]
 8005638:	623b      	str	r3, [r7, #32]
  uint32_t idx;
  uint32_t descnbr = 0;
 800563a:	2300      	movs	r3, #0
 800563c:	637b      	str	r3, [r7, #52]	@ 0x34
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 800563e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005640:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005642:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005646:	633b      	str	r3, [r7, #48]	@ 0x30

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 8005648:	68bb      	ldr	r3, [r7, #8]
 800564a:	689b      	ldr	r3, [r3, #8]
 800564c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t           bd_count = 0;
 800564e:	2300      	movs	r3, #0
 8005650:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t primask_bit;

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 8005652:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800565a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800565e:	d007      	beq.n	8005670 <ETH_Prepare_Tx_Descriptors+0x54>
      || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8005660:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005662:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005664:	3304      	adds	r3, #4
 8005666:	009b      	lsls	r3, r3, #2
 8005668:	4413      	add	r3, r2
 800566a:	685b      	ldr	r3, [r3, #4]
 800566c:	2b00      	cmp	r3, #0
 800566e:	d001      	beq.n	8005674 <ETH_Prepare_Tx_Descriptors+0x58>
  {
    return HAL_ETH_ERROR_BUSY;
 8005670:	2302      	movs	r3, #2
 8005672:	e111      	b.n	8005898 <ETH_Prepare_Tx_Descriptors+0x27c>
  }


  descnbr += 1U;
 8005674:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005676:	3301      	adds	r3, #1
 8005678:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 800567a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	461a      	mov	r2, r3
 8005680:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005682:	609a      	str	r2, [r3, #8]

  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 8005684:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005686:	685a      	ldr	r2, [r3, #4]
 8005688:	4b86      	ldr	r3, [pc, #536]	@ (80058a4 <ETH_Prepare_Tx_Descriptors+0x288>)
 800568a:	4013      	ands	r3, r2
 800568c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800568e:	6852      	ldr	r2, [r2, #4]
 8005690:	431a      	orrs	r2, r3
 8005692:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005694:	605a      	str	r2, [r3, #4]

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != 0U)
 8005696:	68bb      	ldr	r3, [r7, #8]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	f003 0301 	and.w	r3, r3, #1
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d008      	beq.n	80056b4 <ETH_Prepare_Tx_Descriptors+0x98>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_DMATXDESC_CIC, pTxConfig->ChecksumCtrl);
 80056a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80056aa:	68bb      	ldr	r3, [r7, #8]
 80056ac:	695b      	ldr	r3, [r3, #20]
 80056ae:	431a      	orrs	r2, r3
 80056b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056b2:	601a      	str	r2, [r3, #0]
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != 0U)
 80056b4:	68bb      	ldr	r3, [r7, #8]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f003 0320 	and.w	r3, r3, #32
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d008      	beq.n	80056d2 <ETH_Prepare_Tx_Descriptors+0xb6>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_CRC_PAD_DISABLE, pTxConfig->CRCPadCtrl);
 80056c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80056c8:	68bb      	ldr	r3, [r7, #8]
 80056ca:	691b      	ldr	r3, [r3, #16]
 80056cc:	431a      	orrs	r2, r3
 80056ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056d0:	601a      	str	r2, [r3, #0]
  }


  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)
 80056d2:	68bb      	ldr	r3, [r7, #8]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f003 0304 	and.w	r3, r3, #4
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d005      	beq.n	80056ea <ETH_Prepare_Tx_Descriptors+0xce>
  {
    /* Set Vlan Type */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_VF);
 80056de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80056e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056e8:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 80056ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80056f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056f4:	601a      	str	r2, [r3, #0]

  /* only if the packet is split into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 80056f6:	e082      	b.n	80057fe <ETH_Prepare_Tx_Descriptors+0x1e2>
  {
    /* Clear the LD bit of previous descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 80056f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8005700:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005702:	601a      	str	r2, [r3, #0]
    if (ItMode != ((uint32_t)RESET))
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2b00      	cmp	r3, #0
 8005708:	d006      	beq.n	8005718 <ETH_Prepare_Tx_Descriptors+0xfc>
    {
      /* Set Interrupt on completion bit */
      SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 800570a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005712:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005714:	601a      	str	r2, [r3, #0]
 8005716:	e005      	b.n	8005724 <ETH_Prepare_Tx_Descriptors+0x108>
    }
    else
    {
      /* Clear Interrupt on completion bit */
      CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8005718:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8005720:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005722:	601a      	str	r2, [r3, #0]
    }
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 8005724:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005726:	3301      	adds	r3, #1
 8005728:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800572a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800572c:	2b03      	cmp	r3, #3
 800572e:	d902      	bls.n	8005736 <ETH_Prepare_Tx_Descriptors+0x11a>
 8005730:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005732:	3b04      	subs	r3, #4
 8005734:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8005736:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005738:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800573a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800573e:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 8005740:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005748:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800574c:	d007      	beq.n	800575e <ETH_Prepare_Tx_Descriptors+0x142>
        || (dmatxdesclist->PacketAddress[descidx] != NULL))
 800574e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005750:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005752:	3304      	adds	r3, #4
 8005754:	009b      	lsls	r3, r3, #2
 8005756:	4413      	add	r3, r2
 8005758:	685b      	ldr	r3, [r3, #4]
 800575a:	2b00      	cmp	r3, #0
 800575c:	d029      	beq.n	80057b2 <ETH_Prepare_Tx_Descriptors+0x196>
    {
      descidx = firstdescidx;
 800575e:	6a3b      	ldr	r3, [r7, #32]
 8005760:	63fb      	str	r3, [r7, #60]	@ 0x3c
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8005762:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005764:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005766:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800576a:	633b      	str	r3, [r7, #48]	@ 0x30

      /* clear previous desc own bit */
      for (idx = 0; idx < descnbr; idx ++)
 800576c:	2300      	movs	r3, #0
 800576e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005770:	e019      	b.n	80057a6 <ETH_Prepare_Tx_Descriptors+0x18a>
  __ASM volatile ("dmb 0xF":::"memory");
 8005772:	f3bf 8f5f 	dmb	sy
}
 8005776:	bf00      	nop
      {
        /* Ensure rest of descriptor is written to RAM before the OWN bit */
        __DMB();

        CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8005778:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005780:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005782:	601a      	str	r2, [r3, #0]

        /* Increment current tx descriptor index */
        INCR_TX_DESC_INDEX(descidx, 1U);
 8005784:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005786:	3301      	adds	r3, #1
 8005788:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800578a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800578c:	2b03      	cmp	r3, #3
 800578e:	d902      	bls.n	8005796 <ETH_Prepare_Tx_Descriptors+0x17a>
 8005790:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005792:	3b04      	subs	r3, #4
 8005794:	63fb      	str	r3, [r7, #60]	@ 0x3c
        /* Get current descriptor address */
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8005796:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005798:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800579a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800579e:	633b      	str	r3, [r7, #48]	@ 0x30
      for (idx = 0; idx < descnbr; idx ++)
 80057a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057a2:	3301      	adds	r3, #1
 80057a4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80057a6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80057a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057aa:	429a      	cmp	r2, r3
 80057ac:	d3e1      	bcc.n	8005772 <ETH_Prepare_Tx_Descriptors+0x156>
      }

      return HAL_ETH_ERROR_BUSY;
 80057ae:	2302      	movs	r3, #2
 80057b0:	e072      	b.n	8005898 <ETH_Prepare_Tx_Descriptors+0x27c>
    }

    /* Clear the FD bit of new Descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 80057b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80057ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057bc:	601a      	str	r2, [r3, #0]

    descnbr += 1U;
 80057be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057c0:	3301      	adds	r3, #1
 80057c2:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Get the next Tx buffer in the list */
    txbuffer = txbuffer->next;
 80057c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057c6:	689b      	ldr	r3, [r3, #8]
 80057c8:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 80057ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	461a      	mov	r2, r3
 80057d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057d2:	609a      	str	r2, [r3, #8]

    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 80057d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057d6:	685a      	ldr	r2, [r3, #4]
 80057d8:	4b32      	ldr	r3, [pc, #200]	@ (80058a4 <ETH_Prepare_Tx_Descriptors+0x288>)
 80057da:	4013      	ands	r3, r2
 80057dc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80057de:	6852      	ldr	r2, [r2, #4]
 80057e0:	431a      	orrs	r2, r3
 80057e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057e4:	605a      	str	r2, [r3, #4]

    bd_count += 1U;
 80057e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057e8:	3301      	adds	r3, #1
 80057ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("dmb 0xF":::"memory");
 80057ec:	f3bf 8f5f 	dmb	sy
}
 80057f0:	bf00      	nop

    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 80057f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80057fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057fc:	601a      	str	r2, [r3, #0]
  while (txbuffer->next != NULL)
 80057fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005800:	689b      	ldr	r3, [r3, #8]
 8005802:	2b00      	cmp	r3, #0
 8005804:	f47f af78 	bne.w	80056f8 <ETH_Prepare_Tx_Descriptors+0xdc>
  }

  if (ItMode != ((uint32_t)RESET))
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2b00      	cmp	r3, #0
 800580c:	d006      	beq.n	800581c <ETH_Prepare_Tx_Descriptors+0x200>
  {
    /* Set Interrupt on completion bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 800580e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005816:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005818:	601a      	str	r2, [r3, #0]
 800581a:	e005      	b.n	8005828 <ETH_Prepare_Tx_Descriptors+0x20c>
  }
  else
  {
    /* Clear Interrupt on completion bit */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 800581c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8005824:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005826:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 8005828:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8005830:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005832:	601a      	str	r2, [r3, #0]

  /* Get address of first descriptor */
  dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[firstdescidx];
 8005834:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005836:	6a3a      	ldr	r2, [r7, #32]
 8005838:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800583c:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("dmb 0xF":::"memory");
 800583e:	f3bf 8f5f 	dmb	sy
}
 8005842:	bf00      	nop
  /* Ensure rest of descriptor is written to RAM before the OWN bit */
  __DMB();
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8005844:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800584c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800584e:	601a      	str	r2, [r3, #0]
  /* Save the current packet address to expose it to the application */
  dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
 8005850:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005852:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005854:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005856:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005858:	3304      	adds	r3, #4
 800585a:	009b      	lsls	r3, r3, #2
 800585c:	440b      	add	r3, r1
 800585e:	605a      	str	r2, [r3, #4]

  dmatxdesclist->CurTxDesc = descidx;
 8005860:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005862:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005864:	611a      	str	r2, [r3, #16]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005866:	f3ef 8310 	mrs	r3, PRIMASK
 800586a:	613b      	str	r3, [r7, #16]
  return(result);
 800586c:	693b      	ldr	r3, [r7, #16]

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 800586e:	61fb      	str	r3, [r7, #28]
 8005870:	2301      	movs	r3, #1
 8005872:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005874:	697b      	ldr	r3, [r7, #20]
 8005876:	f383 8810 	msr	PRIMASK, r3
}
 800587a:	bf00      	nop
  __set_PRIMASK(1);

  dmatxdesclist->BuffersInUse += bd_count + 1U;
 800587c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800587e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005880:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005882:	4413      	add	r3, r2
 8005884:	1c5a      	adds	r2, r3, #1
 8005886:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005888:	629a      	str	r2, [r3, #40]	@ 0x28
 800588a:	69fb      	ldr	r3, [r7, #28]
 800588c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800588e:	69bb      	ldr	r3, [r7, #24]
 8005890:	f383 8810 	msr	PRIMASK, r3
}
 8005894:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);

  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 8005896:	2300      	movs	r3, #0
}
 8005898:	4618      	mov	r0, r3
 800589a:	3744      	adds	r7, #68	@ 0x44
 800589c:	46bd      	mov	sp, r7
 800589e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a2:	4770      	bx	lr
 80058a4:	ffffe000 	.word	0xffffe000

080058a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80058a8:	b480      	push	{r7}
 80058aa:	b089      	sub	sp, #36	@ 0x24
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	6078      	str	r0, [r7, #4]
 80058b0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80058b2:	2300      	movs	r3, #0
 80058b4:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80058b6:	2300      	movs	r3, #0
 80058b8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80058ba:	2300      	movs	r3, #0
 80058bc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80058be:	2300      	movs	r3, #0
 80058c0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 80058c2:	2300      	movs	r3, #0
 80058c4:	61fb      	str	r3, [r7, #28]
 80058c6:	e175      	b.n	8005bb4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80058c8:	2201      	movs	r2, #1
 80058ca:	69fb      	ldr	r3, [r7, #28]
 80058cc:	fa02 f303 	lsl.w	r3, r2, r3
 80058d0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80058d2:	683b      	ldr	r3, [r7, #0]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	697a      	ldr	r2, [r7, #20]
 80058d8:	4013      	ands	r3, r2
 80058da:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 80058dc:	693a      	ldr	r2, [r7, #16]
 80058de:	697b      	ldr	r3, [r7, #20]
 80058e0:	429a      	cmp	r2, r3
 80058e2:	f040 8164 	bne.w	8005bae <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80058e6:	683b      	ldr	r3, [r7, #0]
 80058e8:	685b      	ldr	r3, [r3, #4]
 80058ea:	f003 0303 	and.w	r3, r3, #3
 80058ee:	2b01      	cmp	r3, #1
 80058f0:	d005      	beq.n	80058fe <HAL_GPIO_Init+0x56>
 80058f2:	683b      	ldr	r3, [r7, #0]
 80058f4:	685b      	ldr	r3, [r3, #4]
 80058f6:	f003 0303 	and.w	r3, r3, #3
 80058fa:	2b02      	cmp	r3, #2
 80058fc:	d130      	bne.n	8005960 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	689b      	ldr	r3, [r3, #8]
 8005902:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8005904:	69fb      	ldr	r3, [r7, #28]
 8005906:	005b      	lsls	r3, r3, #1
 8005908:	2203      	movs	r2, #3
 800590a:	fa02 f303 	lsl.w	r3, r2, r3
 800590e:	43db      	mvns	r3, r3
 8005910:	69ba      	ldr	r2, [r7, #24]
 8005912:	4013      	ands	r3, r2
 8005914:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	68da      	ldr	r2, [r3, #12]
 800591a:	69fb      	ldr	r3, [r7, #28]
 800591c:	005b      	lsls	r3, r3, #1
 800591e:	fa02 f303 	lsl.w	r3, r2, r3
 8005922:	69ba      	ldr	r2, [r7, #24]
 8005924:	4313      	orrs	r3, r2
 8005926:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	69ba      	ldr	r2, [r7, #24]
 800592c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	685b      	ldr	r3, [r3, #4]
 8005932:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005934:	2201      	movs	r2, #1
 8005936:	69fb      	ldr	r3, [r7, #28]
 8005938:	fa02 f303 	lsl.w	r3, r2, r3
 800593c:	43db      	mvns	r3, r3
 800593e:	69ba      	ldr	r2, [r7, #24]
 8005940:	4013      	ands	r3, r2
 8005942:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005944:	683b      	ldr	r3, [r7, #0]
 8005946:	685b      	ldr	r3, [r3, #4]
 8005948:	091b      	lsrs	r3, r3, #4
 800594a:	f003 0201 	and.w	r2, r3, #1
 800594e:	69fb      	ldr	r3, [r7, #28]
 8005950:	fa02 f303 	lsl.w	r3, r2, r3
 8005954:	69ba      	ldr	r2, [r7, #24]
 8005956:	4313      	orrs	r3, r2
 8005958:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	69ba      	ldr	r2, [r7, #24]
 800595e:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005960:	683b      	ldr	r3, [r7, #0]
 8005962:	685b      	ldr	r3, [r3, #4]
 8005964:	f003 0303 	and.w	r3, r3, #3
 8005968:	2b03      	cmp	r3, #3
 800596a:	d017      	beq.n	800599c <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	68db      	ldr	r3, [r3, #12]
 8005970:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8005972:	69fb      	ldr	r3, [r7, #28]
 8005974:	005b      	lsls	r3, r3, #1
 8005976:	2203      	movs	r2, #3
 8005978:	fa02 f303 	lsl.w	r3, r2, r3
 800597c:	43db      	mvns	r3, r3
 800597e:	69ba      	ldr	r2, [r7, #24]
 8005980:	4013      	ands	r3, r2
 8005982:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8005984:	683b      	ldr	r3, [r7, #0]
 8005986:	689a      	ldr	r2, [r3, #8]
 8005988:	69fb      	ldr	r3, [r7, #28]
 800598a:	005b      	lsls	r3, r3, #1
 800598c:	fa02 f303 	lsl.w	r3, r2, r3
 8005990:	69ba      	ldr	r2, [r7, #24]
 8005992:	4313      	orrs	r3, r2
 8005994:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	69ba      	ldr	r2, [r7, #24]
 800599a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800599c:	683b      	ldr	r3, [r7, #0]
 800599e:	685b      	ldr	r3, [r3, #4]
 80059a0:	f003 0303 	and.w	r3, r3, #3
 80059a4:	2b02      	cmp	r3, #2
 80059a6:	d123      	bne.n	80059f0 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80059a8:	69fb      	ldr	r3, [r7, #28]
 80059aa:	08da      	lsrs	r2, r3, #3
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	3208      	adds	r2, #8
 80059b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80059b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80059b6:	69fb      	ldr	r3, [r7, #28]
 80059b8:	f003 0307 	and.w	r3, r3, #7
 80059bc:	009b      	lsls	r3, r3, #2
 80059be:	220f      	movs	r2, #15
 80059c0:	fa02 f303 	lsl.w	r3, r2, r3
 80059c4:	43db      	mvns	r3, r3
 80059c6:	69ba      	ldr	r2, [r7, #24]
 80059c8:	4013      	ands	r3, r2
 80059ca:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80059cc:	683b      	ldr	r3, [r7, #0]
 80059ce:	691a      	ldr	r2, [r3, #16]
 80059d0:	69fb      	ldr	r3, [r7, #28]
 80059d2:	f003 0307 	and.w	r3, r3, #7
 80059d6:	009b      	lsls	r3, r3, #2
 80059d8:	fa02 f303 	lsl.w	r3, r2, r3
 80059dc:	69ba      	ldr	r2, [r7, #24]
 80059de:	4313      	orrs	r3, r2
 80059e0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80059e2:	69fb      	ldr	r3, [r7, #28]
 80059e4:	08da      	lsrs	r2, r3, #3
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	3208      	adds	r2, #8
 80059ea:	69b9      	ldr	r1, [r7, #24]
 80059ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80059f6:	69fb      	ldr	r3, [r7, #28]
 80059f8:	005b      	lsls	r3, r3, #1
 80059fa:	2203      	movs	r2, #3
 80059fc:	fa02 f303 	lsl.w	r3, r2, r3
 8005a00:	43db      	mvns	r3, r3
 8005a02:	69ba      	ldr	r2, [r7, #24]
 8005a04:	4013      	ands	r3, r2
 8005a06:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8005a08:	683b      	ldr	r3, [r7, #0]
 8005a0a:	685b      	ldr	r3, [r3, #4]
 8005a0c:	f003 0203 	and.w	r2, r3, #3
 8005a10:	69fb      	ldr	r3, [r7, #28]
 8005a12:	005b      	lsls	r3, r3, #1
 8005a14:	fa02 f303 	lsl.w	r3, r2, r3
 8005a18:	69ba      	ldr	r2, [r7, #24]
 8005a1a:	4313      	orrs	r3, r2
 8005a1c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	69ba      	ldr	r2, [r7, #24]
 8005a22:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005a24:	683b      	ldr	r3, [r7, #0]
 8005a26:	685b      	ldr	r3, [r3, #4]
 8005a28:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	f000 80be 	beq.w	8005bae <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005a32:	4b66      	ldr	r3, [pc, #408]	@ (8005bcc <HAL_GPIO_Init+0x324>)
 8005a34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a36:	4a65      	ldr	r2, [pc, #404]	@ (8005bcc <HAL_GPIO_Init+0x324>)
 8005a38:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005a3c:	6453      	str	r3, [r2, #68]	@ 0x44
 8005a3e:	4b63      	ldr	r3, [pc, #396]	@ (8005bcc <HAL_GPIO_Init+0x324>)
 8005a40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a42:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005a46:	60fb      	str	r3, [r7, #12]
 8005a48:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8005a4a:	4a61      	ldr	r2, [pc, #388]	@ (8005bd0 <HAL_GPIO_Init+0x328>)
 8005a4c:	69fb      	ldr	r3, [r7, #28]
 8005a4e:	089b      	lsrs	r3, r3, #2
 8005a50:	3302      	adds	r3, #2
 8005a52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005a56:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8005a58:	69fb      	ldr	r3, [r7, #28]
 8005a5a:	f003 0303 	and.w	r3, r3, #3
 8005a5e:	009b      	lsls	r3, r3, #2
 8005a60:	220f      	movs	r2, #15
 8005a62:	fa02 f303 	lsl.w	r3, r2, r3
 8005a66:	43db      	mvns	r3, r3
 8005a68:	69ba      	ldr	r2, [r7, #24]
 8005a6a:	4013      	ands	r3, r2
 8005a6c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	4a58      	ldr	r2, [pc, #352]	@ (8005bd4 <HAL_GPIO_Init+0x32c>)
 8005a72:	4293      	cmp	r3, r2
 8005a74:	d037      	beq.n	8005ae6 <HAL_GPIO_Init+0x23e>
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	4a57      	ldr	r2, [pc, #348]	@ (8005bd8 <HAL_GPIO_Init+0x330>)
 8005a7a:	4293      	cmp	r3, r2
 8005a7c:	d031      	beq.n	8005ae2 <HAL_GPIO_Init+0x23a>
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	4a56      	ldr	r2, [pc, #344]	@ (8005bdc <HAL_GPIO_Init+0x334>)
 8005a82:	4293      	cmp	r3, r2
 8005a84:	d02b      	beq.n	8005ade <HAL_GPIO_Init+0x236>
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	4a55      	ldr	r2, [pc, #340]	@ (8005be0 <HAL_GPIO_Init+0x338>)
 8005a8a:	4293      	cmp	r3, r2
 8005a8c:	d025      	beq.n	8005ada <HAL_GPIO_Init+0x232>
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	4a54      	ldr	r2, [pc, #336]	@ (8005be4 <HAL_GPIO_Init+0x33c>)
 8005a92:	4293      	cmp	r3, r2
 8005a94:	d01f      	beq.n	8005ad6 <HAL_GPIO_Init+0x22e>
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	4a53      	ldr	r2, [pc, #332]	@ (8005be8 <HAL_GPIO_Init+0x340>)
 8005a9a:	4293      	cmp	r3, r2
 8005a9c:	d019      	beq.n	8005ad2 <HAL_GPIO_Init+0x22a>
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	4a52      	ldr	r2, [pc, #328]	@ (8005bec <HAL_GPIO_Init+0x344>)
 8005aa2:	4293      	cmp	r3, r2
 8005aa4:	d013      	beq.n	8005ace <HAL_GPIO_Init+0x226>
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	4a51      	ldr	r2, [pc, #324]	@ (8005bf0 <HAL_GPIO_Init+0x348>)
 8005aaa:	4293      	cmp	r3, r2
 8005aac:	d00d      	beq.n	8005aca <HAL_GPIO_Init+0x222>
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	4a50      	ldr	r2, [pc, #320]	@ (8005bf4 <HAL_GPIO_Init+0x34c>)
 8005ab2:	4293      	cmp	r3, r2
 8005ab4:	d007      	beq.n	8005ac6 <HAL_GPIO_Init+0x21e>
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	4a4f      	ldr	r2, [pc, #316]	@ (8005bf8 <HAL_GPIO_Init+0x350>)
 8005aba:	4293      	cmp	r3, r2
 8005abc:	d101      	bne.n	8005ac2 <HAL_GPIO_Init+0x21a>
 8005abe:	2309      	movs	r3, #9
 8005ac0:	e012      	b.n	8005ae8 <HAL_GPIO_Init+0x240>
 8005ac2:	230a      	movs	r3, #10
 8005ac4:	e010      	b.n	8005ae8 <HAL_GPIO_Init+0x240>
 8005ac6:	2308      	movs	r3, #8
 8005ac8:	e00e      	b.n	8005ae8 <HAL_GPIO_Init+0x240>
 8005aca:	2307      	movs	r3, #7
 8005acc:	e00c      	b.n	8005ae8 <HAL_GPIO_Init+0x240>
 8005ace:	2306      	movs	r3, #6
 8005ad0:	e00a      	b.n	8005ae8 <HAL_GPIO_Init+0x240>
 8005ad2:	2305      	movs	r3, #5
 8005ad4:	e008      	b.n	8005ae8 <HAL_GPIO_Init+0x240>
 8005ad6:	2304      	movs	r3, #4
 8005ad8:	e006      	b.n	8005ae8 <HAL_GPIO_Init+0x240>
 8005ada:	2303      	movs	r3, #3
 8005adc:	e004      	b.n	8005ae8 <HAL_GPIO_Init+0x240>
 8005ade:	2302      	movs	r3, #2
 8005ae0:	e002      	b.n	8005ae8 <HAL_GPIO_Init+0x240>
 8005ae2:	2301      	movs	r3, #1
 8005ae4:	e000      	b.n	8005ae8 <HAL_GPIO_Init+0x240>
 8005ae6:	2300      	movs	r3, #0
 8005ae8:	69fa      	ldr	r2, [r7, #28]
 8005aea:	f002 0203 	and.w	r2, r2, #3
 8005aee:	0092      	lsls	r2, r2, #2
 8005af0:	4093      	lsls	r3, r2
 8005af2:	69ba      	ldr	r2, [r7, #24]
 8005af4:	4313      	orrs	r3, r2
 8005af6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8005af8:	4935      	ldr	r1, [pc, #212]	@ (8005bd0 <HAL_GPIO_Init+0x328>)
 8005afa:	69fb      	ldr	r3, [r7, #28]
 8005afc:	089b      	lsrs	r3, r3, #2
 8005afe:	3302      	adds	r3, #2
 8005b00:	69ba      	ldr	r2, [r7, #24]
 8005b02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005b06:	4b3d      	ldr	r3, [pc, #244]	@ (8005bfc <HAL_GPIO_Init+0x354>)
 8005b08:	689b      	ldr	r3, [r3, #8]
 8005b0a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005b0c:	693b      	ldr	r3, [r7, #16]
 8005b0e:	43db      	mvns	r3, r3
 8005b10:	69ba      	ldr	r2, [r7, #24]
 8005b12:	4013      	ands	r3, r2
 8005b14:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005b16:	683b      	ldr	r3, [r7, #0]
 8005b18:	685b      	ldr	r3, [r3, #4]
 8005b1a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d003      	beq.n	8005b2a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8005b22:	69ba      	ldr	r2, [r7, #24]
 8005b24:	693b      	ldr	r3, [r7, #16]
 8005b26:	4313      	orrs	r3, r2
 8005b28:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005b2a:	4a34      	ldr	r2, [pc, #208]	@ (8005bfc <HAL_GPIO_Init+0x354>)
 8005b2c:	69bb      	ldr	r3, [r7, #24]
 8005b2e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005b30:	4b32      	ldr	r3, [pc, #200]	@ (8005bfc <HAL_GPIO_Init+0x354>)
 8005b32:	68db      	ldr	r3, [r3, #12]
 8005b34:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005b36:	693b      	ldr	r3, [r7, #16]
 8005b38:	43db      	mvns	r3, r3
 8005b3a:	69ba      	ldr	r2, [r7, #24]
 8005b3c:	4013      	ands	r3, r2
 8005b3e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	685b      	ldr	r3, [r3, #4]
 8005b44:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d003      	beq.n	8005b54 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8005b4c:	69ba      	ldr	r2, [r7, #24]
 8005b4e:	693b      	ldr	r3, [r7, #16]
 8005b50:	4313      	orrs	r3, r2
 8005b52:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005b54:	4a29      	ldr	r2, [pc, #164]	@ (8005bfc <HAL_GPIO_Init+0x354>)
 8005b56:	69bb      	ldr	r3, [r7, #24]
 8005b58:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005b5a:	4b28      	ldr	r3, [pc, #160]	@ (8005bfc <HAL_GPIO_Init+0x354>)
 8005b5c:	685b      	ldr	r3, [r3, #4]
 8005b5e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005b60:	693b      	ldr	r3, [r7, #16]
 8005b62:	43db      	mvns	r3, r3
 8005b64:	69ba      	ldr	r2, [r7, #24]
 8005b66:	4013      	ands	r3, r2
 8005b68:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005b6a:	683b      	ldr	r3, [r7, #0]
 8005b6c:	685b      	ldr	r3, [r3, #4]
 8005b6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d003      	beq.n	8005b7e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8005b76:	69ba      	ldr	r2, [r7, #24]
 8005b78:	693b      	ldr	r3, [r7, #16]
 8005b7a:	4313      	orrs	r3, r2
 8005b7c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005b7e:	4a1f      	ldr	r2, [pc, #124]	@ (8005bfc <HAL_GPIO_Init+0x354>)
 8005b80:	69bb      	ldr	r3, [r7, #24]
 8005b82:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005b84:	4b1d      	ldr	r3, [pc, #116]	@ (8005bfc <HAL_GPIO_Init+0x354>)
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005b8a:	693b      	ldr	r3, [r7, #16]
 8005b8c:	43db      	mvns	r3, r3
 8005b8e:	69ba      	ldr	r2, [r7, #24]
 8005b90:	4013      	ands	r3, r2
 8005b92:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005b94:	683b      	ldr	r3, [r7, #0]
 8005b96:	685b      	ldr	r3, [r3, #4]
 8005b98:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d003      	beq.n	8005ba8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8005ba0:	69ba      	ldr	r2, [r7, #24]
 8005ba2:	693b      	ldr	r3, [r7, #16]
 8005ba4:	4313      	orrs	r3, r2
 8005ba6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005ba8:	4a14      	ldr	r2, [pc, #80]	@ (8005bfc <HAL_GPIO_Init+0x354>)
 8005baa:	69bb      	ldr	r3, [r7, #24]
 8005bac:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8005bae:	69fb      	ldr	r3, [r7, #28]
 8005bb0:	3301      	adds	r3, #1
 8005bb2:	61fb      	str	r3, [r7, #28]
 8005bb4:	69fb      	ldr	r3, [r7, #28]
 8005bb6:	2b0f      	cmp	r3, #15
 8005bb8:	f67f ae86 	bls.w	80058c8 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8005bbc:	bf00      	nop
 8005bbe:	bf00      	nop
 8005bc0:	3724      	adds	r7, #36	@ 0x24
 8005bc2:	46bd      	mov	sp, r7
 8005bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc8:	4770      	bx	lr
 8005bca:	bf00      	nop
 8005bcc:	40023800 	.word	0x40023800
 8005bd0:	40013800 	.word	0x40013800
 8005bd4:	40020000 	.word	0x40020000
 8005bd8:	40020400 	.word	0x40020400
 8005bdc:	40020800 	.word	0x40020800
 8005be0:	40020c00 	.word	0x40020c00
 8005be4:	40021000 	.word	0x40021000
 8005be8:	40021400 	.word	0x40021400
 8005bec:	40021800 	.word	0x40021800
 8005bf0:	40021c00 	.word	0x40021c00
 8005bf4:	40022000 	.word	0x40022000
 8005bf8:	40022400 	.word	0x40022400
 8005bfc:	40013c00 	.word	0x40013c00

08005c00 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005c00:	b480      	push	{r7}
 8005c02:	b087      	sub	sp, #28
 8005c04:	af00      	add	r7, sp, #0
 8005c06:	6078      	str	r0, [r7, #4]
 8005c08:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00;
 8005c0a:	2300      	movs	r3, #0
 8005c0c:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00;
 8005c0e:	2300      	movs	r3, #0
 8005c10:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00;
 8005c12:	2300      	movs	r3, #0
 8005c14:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8005c16:	2300      	movs	r3, #0
 8005c18:	617b      	str	r3, [r7, #20]
 8005c1a:	e0d9      	b.n	8005dd0 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8005c1c:	2201      	movs	r2, #1
 8005c1e:	697b      	ldr	r3, [r7, #20]
 8005c20:	fa02 f303 	lsl.w	r3, r2, r3
 8005c24:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8005c26:	683a      	ldr	r2, [r7, #0]
 8005c28:	693b      	ldr	r3, [r7, #16]
 8005c2a:	4013      	ands	r3, r2
 8005c2c:	60fb      	str	r3, [r7, #12]

    if (iocurrent == ioposition)
 8005c2e:	68fa      	ldr	r2, [r7, #12]
 8005c30:	693b      	ldr	r3, [r7, #16]
 8005c32:	429a      	cmp	r2, r3
 8005c34:	f040 80c9 	bne.w	8005dca <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2];
 8005c38:	4a6b      	ldr	r2, [pc, #428]	@ (8005de8 <HAL_GPIO_DeInit+0x1e8>)
 8005c3a:	697b      	ldr	r3, [r7, #20]
 8005c3c:	089b      	lsrs	r3, r3, #2
 8005c3e:	3302      	adds	r3, #2
 8005c40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005c44:	60bb      	str	r3, [r7, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 8005c46:	697b      	ldr	r3, [r7, #20]
 8005c48:	f003 0303 	and.w	r3, r3, #3
 8005c4c:	009b      	lsls	r3, r3, #2
 8005c4e:	220f      	movs	r2, #15
 8005c50:	fa02 f303 	lsl.w	r3, r2, r3
 8005c54:	68ba      	ldr	r2, [r7, #8]
 8005c56:	4013      	ands	r3, r2
 8005c58:	60bb      	str	r3, [r7, #8]
      if (tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	4a63      	ldr	r2, [pc, #396]	@ (8005dec <HAL_GPIO_DeInit+0x1ec>)
 8005c5e:	4293      	cmp	r3, r2
 8005c60:	d037      	beq.n	8005cd2 <HAL_GPIO_DeInit+0xd2>
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	4a62      	ldr	r2, [pc, #392]	@ (8005df0 <HAL_GPIO_DeInit+0x1f0>)
 8005c66:	4293      	cmp	r3, r2
 8005c68:	d031      	beq.n	8005cce <HAL_GPIO_DeInit+0xce>
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	4a61      	ldr	r2, [pc, #388]	@ (8005df4 <HAL_GPIO_DeInit+0x1f4>)
 8005c6e:	4293      	cmp	r3, r2
 8005c70:	d02b      	beq.n	8005cca <HAL_GPIO_DeInit+0xca>
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	4a60      	ldr	r2, [pc, #384]	@ (8005df8 <HAL_GPIO_DeInit+0x1f8>)
 8005c76:	4293      	cmp	r3, r2
 8005c78:	d025      	beq.n	8005cc6 <HAL_GPIO_DeInit+0xc6>
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	4a5f      	ldr	r2, [pc, #380]	@ (8005dfc <HAL_GPIO_DeInit+0x1fc>)
 8005c7e:	4293      	cmp	r3, r2
 8005c80:	d01f      	beq.n	8005cc2 <HAL_GPIO_DeInit+0xc2>
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	4a5e      	ldr	r2, [pc, #376]	@ (8005e00 <HAL_GPIO_DeInit+0x200>)
 8005c86:	4293      	cmp	r3, r2
 8005c88:	d019      	beq.n	8005cbe <HAL_GPIO_DeInit+0xbe>
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	4a5d      	ldr	r2, [pc, #372]	@ (8005e04 <HAL_GPIO_DeInit+0x204>)
 8005c8e:	4293      	cmp	r3, r2
 8005c90:	d013      	beq.n	8005cba <HAL_GPIO_DeInit+0xba>
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	4a5c      	ldr	r2, [pc, #368]	@ (8005e08 <HAL_GPIO_DeInit+0x208>)
 8005c96:	4293      	cmp	r3, r2
 8005c98:	d00d      	beq.n	8005cb6 <HAL_GPIO_DeInit+0xb6>
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	4a5b      	ldr	r2, [pc, #364]	@ (8005e0c <HAL_GPIO_DeInit+0x20c>)
 8005c9e:	4293      	cmp	r3, r2
 8005ca0:	d007      	beq.n	8005cb2 <HAL_GPIO_DeInit+0xb2>
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	4a5a      	ldr	r2, [pc, #360]	@ (8005e10 <HAL_GPIO_DeInit+0x210>)
 8005ca6:	4293      	cmp	r3, r2
 8005ca8:	d101      	bne.n	8005cae <HAL_GPIO_DeInit+0xae>
 8005caa:	2309      	movs	r3, #9
 8005cac:	e012      	b.n	8005cd4 <HAL_GPIO_DeInit+0xd4>
 8005cae:	230a      	movs	r3, #10
 8005cb0:	e010      	b.n	8005cd4 <HAL_GPIO_DeInit+0xd4>
 8005cb2:	2308      	movs	r3, #8
 8005cb4:	e00e      	b.n	8005cd4 <HAL_GPIO_DeInit+0xd4>
 8005cb6:	2307      	movs	r3, #7
 8005cb8:	e00c      	b.n	8005cd4 <HAL_GPIO_DeInit+0xd4>
 8005cba:	2306      	movs	r3, #6
 8005cbc:	e00a      	b.n	8005cd4 <HAL_GPIO_DeInit+0xd4>
 8005cbe:	2305      	movs	r3, #5
 8005cc0:	e008      	b.n	8005cd4 <HAL_GPIO_DeInit+0xd4>
 8005cc2:	2304      	movs	r3, #4
 8005cc4:	e006      	b.n	8005cd4 <HAL_GPIO_DeInit+0xd4>
 8005cc6:	2303      	movs	r3, #3
 8005cc8:	e004      	b.n	8005cd4 <HAL_GPIO_DeInit+0xd4>
 8005cca:	2302      	movs	r3, #2
 8005ccc:	e002      	b.n	8005cd4 <HAL_GPIO_DeInit+0xd4>
 8005cce:	2301      	movs	r3, #1
 8005cd0:	e000      	b.n	8005cd4 <HAL_GPIO_DeInit+0xd4>
 8005cd2:	2300      	movs	r3, #0
 8005cd4:	697a      	ldr	r2, [r7, #20]
 8005cd6:	f002 0203 	and.w	r2, r2, #3
 8005cda:	0092      	lsls	r2, r2, #2
 8005cdc:	4093      	lsls	r3, r2
 8005cde:	68ba      	ldr	r2, [r7, #8]
 8005ce0:	429a      	cmp	r2, r3
 8005ce2:	d132      	bne.n	8005d4a <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8005ce4:	4b4b      	ldr	r3, [pc, #300]	@ (8005e14 <HAL_GPIO_DeInit+0x214>)
 8005ce6:	681a      	ldr	r2, [r3, #0]
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	43db      	mvns	r3, r3
 8005cec:	4949      	ldr	r1, [pc, #292]	@ (8005e14 <HAL_GPIO_DeInit+0x214>)
 8005cee:	4013      	ands	r3, r2
 8005cf0:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8005cf2:	4b48      	ldr	r3, [pc, #288]	@ (8005e14 <HAL_GPIO_DeInit+0x214>)
 8005cf4:	685a      	ldr	r2, [r3, #4]
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	43db      	mvns	r3, r3
 8005cfa:	4946      	ldr	r1, [pc, #280]	@ (8005e14 <HAL_GPIO_DeInit+0x214>)
 8005cfc:	4013      	ands	r3, r2
 8005cfe:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8005d00:	4b44      	ldr	r3, [pc, #272]	@ (8005e14 <HAL_GPIO_DeInit+0x214>)
 8005d02:	68da      	ldr	r2, [r3, #12]
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	43db      	mvns	r3, r3
 8005d08:	4942      	ldr	r1, [pc, #264]	@ (8005e14 <HAL_GPIO_DeInit+0x214>)
 8005d0a:	4013      	ands	r3, r2
 8005d0c:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8005d0e:	4b41      	ldr	r3, [pc, #260]	@ (8005e14 <HAL_GPIO_DeInit+0x214>)
 8005d10:	689a      	ldr	r2, [r3, #8]
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	43db      	mvns	r3, r3
 8005d16:	493f      	ldr	r1, [pc, #252]	@ (8005e14 <HAL_GPIO_DeInit+0x214>)
 8005d18:	4013      	ands	r3, r2
 8005d1a:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
 8005d1c:	697b      	ldr	r3, [r7, #20]
 8005d1e:	f003 0303 	and.w	r3, r3, #3
 8005d22:	009b      	lsls	r3, r3, #2
 8005d24:	220f      	movs	r2, #15
 8005d26:	fa02 f303 	lsl.w	r3, r2, r3
 8005d2a:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 8005d2c:	4a2e      	ldr	r2, [pc, #184]	@ (8005de8 <HAL_GPIO_DeInit+0x1e8>)
 8005d2e:	697b      	ldr	r3, [r7, #20]
 8005d30:	089b      	lsrs	r3, r3, #2
 8005d32:	3302      	adds	r3, #2
 8005d34:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8005d38:	68bb      	ldr	r3, [r7, #8]
 8005d3a:	43da      	mvns	r2, r3
 8005d3c:	482a      	ldr	r0, [pc, #168]	@ (8005de8 <HAL_GPIO_DeInit+0x1e8>)
 8005d3e:	697b      	ldr	r3, [r7, #20]
 8005d40:	089b      	lsrs	r3, r3, #2
 8005d42:	400a      	ands	r2, r1
 8005d44:	3302      	adds	r3, #2
 8005d46:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681a      	ldr	r2, [r3, #0]
 8005d4e:	697b      	ldr	r3, [r7, #20]
 8005d50:	005b      	lsls	r3, r3, #1
 8005d52:	2103      	movs	r1, #3
 8005d54:	fa01 f303 	lsl.w	r3, r1, r3
 8005d58:	43db      	mvns	r3, r3
 8005d5a:	401a      	ands	r2, r3
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8005d60:	697b      	ldr	r3, [r7, #20]
 8005d62:	08da      	lsrs	r2, r3, #3
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	3208      	adds	r2, #8
 8005d68:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005d6c:	697b      	ldr	r3, [r7, #20]
 8005d6e:	f003 0307 	and.w	r3, r3, #7
 8005d72:	009b      	lsls	r3, r3, #2
 8005d74:	220f      	movs	r2, #15
 8005d76:	fa02 f303 	lsl.w	r3, r2, r3
 8005d7a:	43db      	mvns	r3, r3
 8005d7c:	697a      	ldr	r2, [r7, #20]
 8005d7e:	08d2      	lsrs	r2, r2, #3
 8005d80:	4019      	ands	r1, r3
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	3208      	adds	r2, #8
 8005d86:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	68da      	ldr	r2, [r3, #12]
 8005d8e:	697b      	ldr	r3, [r7, #20]
 8005d90:	005b      	lsls	r3, r3, #1
 8005d92:	2103      	movs	r1, #3
 8005d94:	fa01 f303 	lsl.w	r3, r1, r3
 8005d98:	43db      	mvns	r3, r3
 8005d9a:	401a      	ands	r2, r3
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	685a      	ldr	r2, [r3, #4]
 8005da4:	2101      	movs	r1, #1
 8005da6:	697b      	ldr	r3, [r7, #20]
 8005da8:	fa01 f303 	lsl.w	r3, r1, r3
 8005dac:	43db      	mvns	r3, r3
 8005dae:	401a      	ands	r2, r3
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	689a      	ldr	r2, [r3, #8]
 8005db8:	697b      	ldr	r3, [r7, #20]
 8005dba:	005b      	lsls	r3, r3, #1
 8005dbc:	2103      	movs	r1, #3
 8005dbe:	fa01 f303 	lsl.w	r3, r1, r3
 8005dc2:	43db      	mvns	r3, r3
 8005dc4:	401a      	ands	r2, r3
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	609a      	str	r2, [r3, #8]
  for (position = 0; position < GPIO_NUMBER; position++)
 8005dca:	697b      	ldr	r3, [r7, #20]
 8005dcc:	3301      	adds	r3, #1
 8005dce:	617b      	str	r3, [r7, #20]
 8005dd0:	697b      	ldr	r3, [r7, #20]
 8005dd2:	2b0f      	cmp	r3, #15
 8005dd4:	f67f af22 	bls.w	8005c1c <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8005dd8:	bf00      	nop
 8005dda:	bf00      	nop
 8005ddc:	371c      	adds	r7, #28
 8005dde:	46bd      	mov	sp, r7
 8005de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de4:	4770      	bx	lr
 8005de6:	bf00      	nop
 8005de8:	40013800 	.word	0x40013800
 8005dec:	40020000 	.word	0x40020000
 8005df0:	40020400 	.word	0x40020400
 8005df4:	40020800 	.word	0x40020800
 8005df8:	40020c00 	.word	0x40020c00
 8005dfc:	40021000 	.word	0x40021000
 8005e00:	40021400 	.word	0x40021400
 8005e04:	40021800 	.word	0x40021800
 8005e08:	40021c00 	.word	0x40021c00
 8005e0c:	40022000 	.word	0x40022000
 8005e10:	40022400 	.word	0x40022400
 8005e14:	40013c00 	.word	0x40013c00

08005e18 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005e18:	b480      	push	{r7}
 8005e1a:	b083      	sub	sp, #12
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	6078      	str	r0, [r7, #4]
 8005e20:	460b      	mov	r3, r1
 8005e22:	807b      	strh	r3, [r7, #2]
 8005e24:	4613      	mov	r3, r2
 8005e26:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005e28:	787b      	ldrb	r3, [r7, #1]
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d003      	beq.n	8005e36 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005e2e:	887a      	ldrh	r2, [r7, #2]
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8005e34:	e003      	b.n	8005e3e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8005e36:	887b      	ldrh	r3, [r7, #2]
 8005e38:	041a      	lsls	r2, r3, #16
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	619a      	str	r2, [r3, #24]
}
 8005e3e:	bf00      	nop
 8005e40:	370c      	adds	r7, #12
 8005e42:	46bd      	mov	sp, r7
 8005e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e48:	4770      	bx	lr

08005e4a <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin Specifies the pins to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005e4a:	b480      	push	{r7}
 8005e4c:	b085      	sub	sp, #20
 8005e4e:	af00      	add	r7, sp, #0
 8005e50:	6078      	str	r0, [r7, #4]
 8005e52:	460b      	mov	r3, r1
 8005e54:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	695b      	ldr	r3, [r3, #20]
 8005e5a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005e5c:	887a      	ldrh	r2, [r7, #2]
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	4013      	ands	r3, r2
 8005e62:	041a      	lsls	r2, r3, #16
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	43d9      	mvns	r1, r3
 8005e68:	887b      	ldrh	r3, [r7, #2]
 8005e6a:	400b      	ands	r3, r1
 8005e6c:	431a      	orrs	r2, r3
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	619a      	str	r2, [r3, #24]
}
 8005e72:	bf00      	nop
 8005e74:	3714      	adds	r7, #20
 8005e76:	46bd      	mov	sp, r7
 8005e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7c:	4770      	bx	lr
	...

08005e80 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005e80:	b580      	push	{r7, lr}
 8005e82:	b082      	sub	sp, #8
 8005e84:	af00      	add	r7, sp, #0
 8005e86:	4603      	mov	r3, r0
 8005e88:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8005e8a:	4b08      	ldr	r3, [pc, #32]	@ (8005eac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005e8c:	695a      	ldr	r2, [r3, #20]
 8005e8e:	88fb      	ldrh	r3, [r7, #6]
 8005e90:	4013      	ands	r3, r2
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d006      	beq.n	8005ea4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005e96:	4a05      	ldr	r2, [pc, #20]	@ (8005eac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005e98:	88fb      	ldrh	r3, [r7, #6]
 8005e9a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005e9c:	88fb      	ldrh	r3, [r7, #6]
 8005e9e:	4618      	mov	r0, r3
 8005ea0:	f000 f806 	bl	8005eb0 <HAL_GPIO_EXTI_Callback>
  }
}
 8005ea4:	bf00      	nop
 8005ea6:	3708      	adds	r7, #8
 8005ea8:	46bd      	mov	sp, r7
 8005eaa:	bd80      	pop	{r7, pc}
 8005eac:	40013c00 	.word	0x40013c00

08005eb0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8005eb0:	b480      	push	{r7}
 8005eb2:	b083      	sub	sp, #12
 8005eb4:	af00      	add	r7, sp, #0
 8005eb6:	4603      	mov	r3, r0
 8005eb8:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8005eba:	bf00      	nop
 8005ebc:	370c      	adds	r7, #12
 8005ebe:	46bd      	mov	sp, r7
 8005ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec4:	4770      	bx	lr
	...

08005ec8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005ec8:	b580      	push	{r7, lr}
 8005eca:	b082      	sub	sp, #8
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d101      	bne.n	8005eda <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005ed6:	2301      	movs	r3, #1
 8005ed8:	e08b      	b.n	8005ff2 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005ee0:	b2db      	uxtb	r3, r3
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d106      	bne.n	8005ef4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	2200      	movs	r2, #0
 8005eea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005eee:	6878      	ldr	r0, [r7, #4]
 8005ef0:	f7fb fb54 	bl	800159c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	2224      	movs	r2, #36	@ 0x24
 8005ef8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	681a      	ldr	r2, [r3, #0]
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	f022 0201 	bic.w	r2, r2, #1
 8005f0a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	685a      	ldr	r2, [r3, #4]
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005f18:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	689a      	ldr	r2, [r3, #8]
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005f28:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	68db      	ldr	r3, [r3, #12]
 8005f2e:	2b01      	cmp	r3, #1
 8005f30:	d107      	bne.n	8005f42 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	689a      	ldr	r2, [r3, #8]
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005f3e:	609a      	str	r2, [r3, #8]
 8005f40:	e006      	b.n	8005f50 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	689a      	ldr	r2, [r3, #8]
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8005f4e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	68db      	ldr	r3, [r3, #12]
 8005f54:	2b02      	cmp	r3, #2
 8005f56:	d108      	bne.n	8005f6a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	685a      	ldr	r2, [r3, #4]
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005f66:	605a      	str	r2, [r3, #4]
 8005f68:	e007      	b.n	8005f7a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	685a      	ldr	r2, [r3, #4]
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005f78:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	6859      	ldr	r1, [r3, #4]
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681a      	ldr	r2, [r3, #0]
 8005f84:	4b1d      	ldr	r3, [pc, #116]	@ (8005ffc <HAL_I2C_Init+0x134>)
 8005f86:	430b      	orrs	r3, r1
 8005f88:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	68da      	ldr	r2, [r3, #12]
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005f98:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	691a      	ldr	r2, [r3, #16]
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	695b      	ldr	r3, [r3, #20]
 8005fa2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	699b      	ldr	r3, [r3, #24]
 8005faa:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	430a      	orrs	r2, r1
 8005fb2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	69d9      	ldr	r1, [r3, #28]
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	6a1a      	ldr	r2, [r3, #32]
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	430a      	orrs	r2, r1
 8005fc2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	681a      	ldr	r2, [r3, #0]
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	f042 0201 	orr.w	r2, r2, #1
 8005fd2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2200      	movs	r2, #0
 8005fd8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	2220      	movs	r2, #32
 8005fde:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	2200      	movs	r2, #0
 8005fec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8005ff0:	2300      	movs	r3, #0
}
 8005ff2:	4618      	mov	r0, r3
 8005ff4:	3708      	adds	r7, #8
 8005ff6:	46bd      	mov	sp, r7
 8005ff8:	bd80      	pop	{r7, pc}
 8005ffa:	bf00      	nop
 8005ffc:	02008000 	.word	0x02008000

08006000 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8006000:	b580      	push	{r7, lr}
 8006002:	b082      	sub	sp, #8
 8006004:	af00      	add	r7, sp, #0
 8006006:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2b00      	cmp	r3, #0
 800600c:	d101      	bne.n	8006012 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800600e:	2301      	movs	r3, #1
 8006010:	e021      	b.n	8006056 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	2224      	movs	r2, #36	@ 0x24
 8006016:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	681a      	ldr	r2, [r3, #0]
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	f022 0201 	bic.w	r2, r2, #1
 8006028:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800602a:	6878      	ldr	r0, [r7, #4]
 800602c:	f7fb fbe2 	bl	80017f4 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2200      	movs	r2, #0
 8006034:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	2200      	movs	r2, #0
 800603a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	2200      	movs	r2, #0
 8006042:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	2200      	movs	r2, #0
 8006048:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	2200      	movs	r2, #0
 8006050:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8006054:	2300      	movs	r3, #0
}
 8006056:	4618      	mov	r0, r3
 8006058:	3708      	adds	r7, #8
 800605a:	46bd      	mov	sp, r7
 800605c:	bd80      	pop	{r7, pc}
	...

08006060 <HAL_I2C_Master_Receive_IT>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                            uint16_t Size)
{
 8006060:	b580      	push	{r7, lr}
 8006062:	b088      	sub	sp, #32
 8006064:	af02      	add	r7, sp, #8
 8006066:	60f8      	str	r0, [r7, #12]
 8006068:	607a      	str	r2, [r7, #4]
 800606a:	461a      	mov	r2, r3
 800606c:	460b      	mov	r3, r1
 800606e:	817b      	strh	r3, [r7, #10]
 8006070:	4613      	mov	r3, r2
 8006072:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800607a:	b2db      	uxtb	r3, r3
 800607c:	2b20      	cmp	r3, #32
 800607e:	d153      	bne.n	8006128 <HAL_I2C_Master_Receive_IT+0xc8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	699b      	ldr	r3, [r3, #24]
 8006086:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800608a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800608e:	d101      	bne.n	8006094 <HAL_I2C_Master_Receive_IT+0x34>
    {
      return HAL_BUSY;
 8006090:	2302      	movs	r3, #2
 8006092:	e04a      	b.n	800612a <HAL_I2C_Master_Receive_IT+0xca>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800609a:	2b01      	cmp	r3, #1
 800609c:	d101      	bne.n	80060a2 <HAL_I2C_Master_Receive_IT+0x42>
 800609e:	2302      	movs	r3, #2
 80060a0:	e043      	b.n	800612a <HAL_I2C_Master_Receive_IT+0xca>
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	2201      	movs	r2, #1
 80060a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	2222      	movs	r2, #34	@ 0x22
 80060ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	2210      	movs	r2, #16
 80060b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	2200      	movs	r2, #0
 80060be:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	687a      	ldr	r2, [r7, #4]
 80060c4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	893a      	ldrh	r2, [r7, #8]
 80060ca:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	4a19      	ldr	r2, [pc, #100]	@ (8006134 <HAL_I2C_Master_Receive_IT+0xd4>)
 80060d0:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_IT;
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	4a18      	ldr	r2, [pc, #96]	@ (8006138 <HAL_I2C_Master_Receive_IT+0xd8>)
 80060d6:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060dc:	b29b      	uxth	r3, r3
 80060de:	2bff      	cmp	r3, #255	@ 0xff
 80060e0:	d906      	bls.n	80060f0 <HAL_I2C_Master_Receive_IT+0x90>
    {
      hi2c->XferSize = 1U;
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	2201      	movs	r2, #1
 80060e6:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 80060e8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80060ec:	617b      	str	r3, [r7, #20]
 80060ee:	e007      	b.n	8006100 <HAL_I2C_Master_Receive_IT+0xa0>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060f4:	b29a      	uxth	r2, r3
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 80060fa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80060fe:	617b      	str	r3, [r7, #20]
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006104:	b2da      	uxtb	r2, r3
 8006106:	8979      	ldrh	r1, [r7, #10]
 8006108:	4b0c      	ldr	r3, [pc, #48]	@ (800613c <HAL_I2C_Master_Receive_IT+0xdc>)
 800610a:	9300      	str	r3, [sp, #0]
 800610c:	697b      	ldr	r3, [r7, #20]
 800610e:	68f8      	ldr	r0, [r7, #12]
 8006110:	f001 fe40 	bl	8007d94 <I2C_TransferConfig>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	2200      	movs	r2, #0
 8006118:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Enable ERR, TC, STOP, NACK, RXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 800611c:	2102      	movs	r1, #2
 800611e:	68f8      	ldr	r0, [r7, #12]
 8006120:	f001 fe6a 	bl	8007df8 <I2C_Enable_IRQ>

    return HAL_OK;
 8006124:	2300      	movs	r3, #0
 8006126:	e000      	b.n	800612a <HAL_I2C_Master_Receive_IT+0xca>
  }
  else
  {
    return HAL_BUSY;
 8006128:	2302      	movs	r3, #2
  }
}
 800612a:	4618      	mov	r0, r3
 800612c:	3718      	adds	r7, #24
 800612e:	46bd      	mov	sp, r7
 8006130:	bd80      	pop	{r7, pc}
 8006132:	bf00      	nop
 8006134:	ffff0000 	.word	0xffff0000
 8006138:	0800674f 	.word	0x0800674f
 800613c:	80002400 	.word	0x80002400

08006140 <HAL_I2C_Slave_Transmit_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Transmit_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size)
{
 8006140:	b580      	push	{r7, lr}
 8006142:	b084      	sub	sp, #16
 8006144:	af00      	add	r7, sp, #0
 8006146:	60f8      	str	r0, [r7, #12]
 8006148:	60b9      	str	r1, [r7, #8]
 800614a:	4613      	mov	r3, r2
 800614c:	80fb      	strh	r3, [r7, #6]
  if (hi2c->State == HAL_I2C_STATE_READY)
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006154:	b2db      	uxtb	r3, r3
 8006156:	2b20      	cmp	r3, #32
 8006158:	d156      	bne.n	8006208 <HAL_I2C_Slave_Transmit_IT+0xc8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006160:	2b01      	cmp	r3, #1
 8006162:	d101      	bne.n	8006168 <HAL_I2C_Slave_Transmit_IT+0x28>
 8006164:	2302      	movs	r3, #2
 8006166:	e050      	b.n	800620a <HAL_I2C_Slave_Transmit_IT+0xca>
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	2201      	movs	r2, #1
 800616c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	2221      	movs	r2, #33	@ 0x21
 8006174:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_SLAVE;
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	2220      	movs	r2, #32
 800617c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	2200      	movs	r2, #0
 8006184:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Enable Address Acknowledge */
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	685a      	ldr	r2, [r3, #4]
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006194:	605a      	str	r2, [r3, #4]

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	68ba      	ldr	r2, [r7, #8]
 800619a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	88fa      	ldrh	r2, [r7, #6]
 80061a0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80061a6:	b29a      	uxth	r2, r3
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	4a19      	ldr	r2, [pc, #100]	@ (8006214 <HAL_I2C_Slave_Transmit_IT+0xd4>)
 80061b0:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Slave_ISR_IT;
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	4a18      	ldr	r2, [pc, #96]	@ (8006218 <HAL_I2C_Slave_Transmit_IT+0xd8>)
 80061b6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Preload TX data if no stretch enable */
    if (hi2c->Init.NoStretchMode == I2C_NOSTRETCH_ENABLE)
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	6a1b      	ldr	r3, [r3, #32]
 80061bc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80061c0:	d117      	bne.n	80061f2 <HAL_I2C_Slave_Transmit_IT+0xb2>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061c6:	781a      	ldrb	r2, [r3, #0]
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061d2:	1c5a      	adds	r2, r3, #1
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80061dc:	b29b      	uxth	r3, r3
 80061de:	3b01      	subs	r3, #1
 80061e0:	b29a      	uxth	r2, r3
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80061ea:	3b01      	subs	r3, #1
 80061ec:	b29a      	uxth	r2, r3
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	851a      	strh	r2, [r3, #40]	@ 0x28
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	2200      	movs	r2, #0
 80061f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Enable ERR, TC, STOP, NACK, TXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT | I2C_XFER_LISTEN_IT);
 80061fa:	f248 0101 	movw	r1, #32769	@ 0x8001
 80061fe:	68f8      	ldr	r0, [r7, #12]
 8006200:	f001 fdfa 	bl	8007df8 <I2C_Enable_IRQ>

    return HAL_OK;
 8006204:	2300      	movs	r3, #0
 8006206:	e000      	b.n	800620a <HAL_I2C_Slave_Transmit_IT+0xca>
  }
  else
  {
    return HAL_BUSY;
 8006208:	2302      	movs	r3, #2
  }
}
 800620a:	4618      	mov	r0, r3
 800620c:	3710      	adds	r7, #16
 800620e:	46bd      	mov	sp, r7
 8006210:	bd80      	pop	{r7, pc}
 8006212:	bf00      	nop
 8006214:	ffff0000 	.word	0xffff0000
 8006218:	080069d3 	.word	0x080069d3

0800621c <HAL_I2C_Master_Transmit_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                              uint16_t Size)
{
 800621c:	b580      	push	{r7, lr}
 800621e:	b08a      	sub	sp, #40	@ 0x28
 8006220:	af02      	add	r7, sp, #8
 8006222:	60f8      	str	r0, [r7, #12]
 8006224:	607a      	str	r2, [r7, #4]
 8006226:	461a      	mov	r2, r3
 8006228:	460b      	mov	r3, r1
 800622a:	817b      	strh	r3, [r7, #10]
 800622c:	4613      	mov	r3, r2
 800622e:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;
  uint32_t sizetoxfer = 0U;
 8006230:	2300      	movs	r3, #0
 8006232:	61bb      	str	r3, [r7, #24]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800623a:	b2db      	uxtb	r3, r3
 800623c:	2b20      	cmp	r3, #32
 800623e:	f040 80ef 	bne.w	8006420 <HAL_I2C_Master_Transmit_DMA+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	699b      	ldr	r3, [r3, #24]
 8006248:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800624c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006250:	d101      	bne.n	8006256 <HAL_I2C_Master_Transmit_DMA+0x3a>
    {
      return HAL_BUSY;
 8006252:	2302      	movs	r3, #2
 8006254:	e0e5      	b.n	8006422 <HAL_I2C_Master_Transmit_DMA+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800625c:	2b01      	cmp	r3, #1
 800625e:	d101      	bne.n	8006264 <HAL_I2C_Master_Transmit_DMA+0x48>
 8006260:	2302      	movs	r3, #2
 8006262:	e0de      	b.n	8006422 <HAL_I2C_Master_Transmit_DMA+0x206>
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	2201      	movs	r2, #1
 8006268:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	2221      	movs	r2, #33	@ 0x21
 8006270:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	2210      	movs	r2, #16
 8006278:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	2200      	movs	r2, #0
 8006280:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	687a      	ldr	r2, [r7, #4]
 8006286:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	893a      	ldrh	r2, [r7, #8]
 800628c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	4a66      	ldr	r2, [pc, #408]	@ (800642c <HAL_I2C_Master_Transmit_DMA+0x210>)
 8006292:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	4a66      	ldr	r2, [pc, #408]	@ (8006430 <HAL_I2C_Master_Transmit_DMA+0x214>)
 8006298:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800629e:	b29b      	uxth	r3, r3
 80062a0:	2bff      	cmp	r3, #255	@ 0xff
 80062a2:	d906      	bls.n	80062b2 <HAL_I2C_Master_Transmit_DMA+0x96>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	22ff      	movs	r2, #255	@ 0xff
 80062a8:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 80062aa:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80062ae:	61fb      	str	r3, [r7, #28]
 80062b0:	e007      	b.n	80062c2 <HAL_I2C_Master_Transmit_DMA+0xa6>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062b6:	b29a      	uxth	r2, r3
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 80062bc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80062c0:	61fb      	str	r3, [r7, #28]
    }

    if (hi2c->XferSize > 0U)
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d01a      	beq.n	8006300 <HAL_I2C_Master_Transmit_DMA+0xe4>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062ce:	781a      	ldrb	r2, [r3, #0]
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062da:	1c5a      	adds	r2, r3, #1
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	625a      	str	r2, [r3, #36]	@ 0x24

      sizetoxfer = hi2c->XferSize;
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062e4:	61bb      	str	r3, [r7, #24]
      hi2c->XferCount--;
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062ea:	b29b      	uxth	r3, r3
 80062ec:	3b01      	subs	r3, #1
 80062ee:	b29a      	uxth	r2, r3
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062f8:	3b01      	subs	r3, #1
 80062fa:	b29a      	uxth	r2, r3
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	851a      	strh	r2, [r3, #40]	@ 0x28
    }

    if (hi2c->XferSize > 0U)
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006304:	2b00      	cmp	r3, #0
 8006306:	d074      	beq.n	80063f2 <HAL_I2C_Master_Transmit_DMA+0x1d6>
    {
      if (hi2c->hdmatx != NULL)
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800630c:	2b00      	cmp	r3, #0
 800630e:	d022      	beq.n	8006356 <HAL_I2C_Master_Transmit_DMA+0x13a>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006314:	4a47      	ldr	r2, [pc, #284]	@ (8006434 <HAL_I2C_Master_Transmit_DMA+0x218>)
 8006316:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800631c:	4a46      	ldr	r2, [pc, #280]	@ (8006438 <HAL_I2C_Master_Transmit_DMA+0x21c>)
 800631e:	64da      	str	r2, [r3, #76]	@ 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006324:	2200      	movs	r2, #0
 8006326:	641a      	str	r2, [r3, #64]	@ 0x40
        hi2c->hdmatx->XferAbortCallback = NULL;
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800632c:	2200      	movs	r2, #0
 800632e:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006338:	4619      	mov	r1, r3
                                         (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	3328      	adds	r3, #40	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 8006340:	461a      	mov	r2, r3
                                         (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 8006346:	f7fd fcc3 	bl	8003cd0 <HAL_DMA_Start_IT>
 800634a:	4603      	mov	r3, r0
 800634c:	75fb      	strb	r3, [r7, #23]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 800634e:	7dfb      	ldrb	r3, [r7, #23]
 8006350:	2b00      	cmp	r3, #0
 8006352:	d13a      	bne.n	80063ca <HAL_I2C_Master_Transmit_DMA+0x1ae>
 8006354:	e013      	b.n	800637e <HAL_I2C_Master_Transmit_DMA+0x162>
        hi2c->State     = HAL_I2C_STATE_READY;
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	2220      	movs	r2, #32
 800635a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	2200      	movs	r2, #0
 8006362:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800636a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	645a      	str	r2, [r3, #68]	@ 0x44
        __HAL_UNLOCK(hi2c);
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	2200      	movs	r2, #0
 8006376:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 800637a:	2301      	movs	r3, #1
 800637c:	e051      	b.n	8006422 <HAL_I2C_Master_Transmit_DMA+0x206>
      {
        /* Send Slave Address */
        /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U),
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006382:	b2db      	uxtb	r3, r3
 8006384:	3301      	adds	r3, #1
 8006386:	b2da      	uxtb	r2, r3
 8006388:	8979      	ldrh	r1, [r7, #10]
 800638a:	4b2c      	ldr	r3, [pc, #176]	@ (800643c <HAL_I2C_Master_Transmit_DMA+0x220>)
 800638c:	9300      	str	r3, [sp, #0]
 800638e:	69fb      	ldr	r3, [r7, #28]
 8006390:	68f8      	ldr	r0, [r7, #12]
 8006392:	f001 fcff 	bl	8007d94 <I2C_TransferConfig>
                           xfermode, I2C_GENERATE_START_WRITE);

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800639a:	b29a      	uxth	r2, r3
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80063a0:	1ad3      	subs	r3, r2, r3
 80063a2:	b29a      	uxth	r2, r3
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	855a      	strh	r2, [r3, #42]	@ 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	2200      	movs	r2, #0
 80063ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 80063b0:	2110      	movs	r1, #16
 80063b2:	68f8      	ldr	r0, [r7, #12]
 80063b4:	f001 fd20 	bl	8007df8 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	681a      	ldr	r2, [r3, #0]
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80063c6:	601a      	str	r2, [r3, #0]
 80063c8:	e028      	b.n	800641c <HAL_I2C_Master_Transmit_DMA+0x200>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	2220      	movs	r2, #32
 80063ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	2200      	movs	r2, #0
 80063d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063de:	f043 0210 	orr.w	r2, r3, #16
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	2200      	movs	r2, #0
 80063ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80063ee:	2301      	movs	r3, #1
 80063f0:	e017      	b.n	8006422 <HAL_I2C_Master_Transmit_DMA+0x206>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	4a12      	ldr	r2, [pc, #72]	@ (8006440 <HAL_I2C_Master_Transmit_DMA+0x224>)
 80063f6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Send Slave Address */
      /* Set NBYTES to write and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)sizetoxfer, I2C_AUTOEND_MODE,
 80063f8:	69bb      	ldr	r3, [r7, #24]
 80063fa:	b2da      	uxtb	r2, r3
 80063fc:	8979      	ldrh	r1, [r7, #10]
 80063fe:	4b0f      	ldr	r3, [pc, #60]	@ (800643c <HAL_I2C_Master_Transmit_DMA+0x220>)
 8006400:	9300      	str	r3, [sp, #0]
 8006402:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006406:	68f8      	ldr	r0, [r7, #12]
 8006408:	f001 fcc4 	bl	8007d94 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	2200      	movs	r2, #0
 8006410:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8006414:	2101      	movs	r1, #1
 8006416:	68f8      	ldr	r0, [r7, #12]
 8006418:	f001 fcee 	bl	8007df8 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 800641c:	2300      	movs	r3, #0
 800641e:	e000      	b.n	8006422 <HAL_I2C_Master_Transmit_DMA+0x206>
  }
  else
  {
    return HAL_BUSY;
 8006420:	2302      	movs	r3, #2
  }
}
 8006422:	4618      	mov	r0, r3
 8006424:	3720      	adds	r7, #32
 8006426:	46bd      	mov	sp, r7
 8006428:	bd80      	pop	{r7, pc}
 800642a:	bf00      	nop
 800642c:	ffff0000 	.word	0xffff0000
 8006430:	08006bdb 	.word	0x08006bdb
 8006434:	08007c07 	.word	0x08007c07
 8006438:	08007ce3 	.word	0x08007ce3
 800643c:	80002000 	.word	0x80002000
 8006440:	0800674f 	.word	0x0800674f

08006444 <HAL_I2C_Slave_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Receive_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size)
{
 8006444:	b580      	push	{r7, lr}
 8006446:	b086      	sub	sp, #24
 8006448:	af00      	add	r7, sp, #0
 800644a:	60f8      	str	r0, [r7, #12]
 800644c:	60b9      	str	r1, [r7, #8]
 800644e:	4613      	mov	r3, r2
 8006450:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006458:	b2db      	uxtb	r3, r3
 800645a:	2b20      	cmp	r3, #32
 800645c:	f040 809b 	bne.w	8006596 <HAL_I2C_Slave_Receive_DMA+0x152>
  {
    if ((pData == NULL) || (Size == 0U))
 8006460:	68bb      	ldr	r3, [r7, #8]
 8006462:	2b00      	cmp	r3, #0
 8006464:	d002      	beq.n	800646c <HAL_I2C_Slave_Receive_DMA+0x28>
 8006466:	88fb      	ldrh	r3, [r7, #6]
 8006468:	2b00      	cmp	r3, #0
 800646a:	d105      	bne.n	8006478 <HAL_I2C_Slave_Receive_DMA+0x34>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006472:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8006474:	2301      	movs	r3, #1
 8006476:	e08f      	b.n	8006598 <HAL_I2C_Slave_Receive_DMA+0x154>
    }
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800647e:	2b01      	cmp	r3, #1
 8006480:	d101      	bne.n	8006486 <HAL_I2C_Slave_Receive_DMA+0x42>
 8006482:	2302      	movs	r3, #2
 8006484:	e088      	b.n	8006598 <HAL_I2C_Slave_Receive_DMA+0x154>
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	2201      	movs	r2, #1
 800648a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	2222      	movs	r2, #34	@ 0x22
 8006492:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_SLAVE;
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	2220      	movs	r2, #32
 800649a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	2200      	movs	r2, #0
 80064a2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	68ba      	ldr	r2, [r7, #8]
 80064a8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	88fa      	ldrh	r2, [r7, #6]
 80064ae:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80064b4:	b29a      	uxth	r2, r3
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	4a38      	ldr	r2, [pc, #224]	@ (80065a0 <HAL_I2C_Slave_Receive_DMA+0x15c>)
 80064be:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Slave_ISR_DMA;
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	4a38      	ldr	r2, [pc, #224]	@ (80065a4 <HAL_I2C_Slave_Receive_DMA+0x160>)
 80064c4:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->hdmarx != NULL)
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d020      	beq.n	8006510 <HAL_I2C_Slave_Receive_DMA+0xcc>
    {
      /* Set the I2C DMA transfer complete callback */
      hi2c->hdmarx->XferCpltCallback = I2C_DMASlaveReceiveCplt;
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064d2:	4a35      	ldr	r2, [pc, #212]	@ (80065a8 <HAL_I2C_Slave_Receive_DMA+0x164>)
 80064d4:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Set the DMA error callback */
      hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064da:	4a34      	ldr	r2, [pc, #208]	@ (80065ac <HAL_I2C_Slave_Receive_DMA+0x168>)
 80064dc:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Set the unused DMA callbacks to NULL */
      hi2c->hdmarx->XferHalfCpltCallback = NULL;
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064e2:	2200      	movs	r2, #0
 80064e4:	641a      	str	r2, [r3, #64]	@ 0x40
      hi2c->hdmarx->XferAbortCallback = NULL;
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064ea:	2200      	movs	r2, #0
 80064ec:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Enable the DMA stream */
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	3324      	adds	r3, #36	@ 0x24
 80064f8:	4619      	mov	r1, r3
 80064fa:	68ba      	ldr	r2, [r7, #8]
                                       hi2c->XferSize);
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 8006500:	f7fd fbe6 	bl	8003cd0 <HAL_DMA_Start_IT>
 8006504:	4603      	mov	r3, r0
 8006506:	75fb      	strb	r3, [r7, #23]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    if (dmaxferstatus == HAL_OK)
 8006508:	7dfb      	ldrb	r3, [r7, #23]
 800650a:	2b00      	cmp	r3, #0
 800650c:	d12f      	bne.n	800656e <HAL_I2C_Slave_Receive_DMA+0x12a>
 800650e:	e013      	b.n	8006538 <HAL_I2C_Slave_Receive_DMA+0xf4>
      hi2c->State     = HAL_I2C_STATE_LISTEN;
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	2228      	movs	r2, #40	@ 0x28
 8006514:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	2200      	movs	r2, #0
 800651c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006524:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	645a      	str	r2, [r3, #68]	@ 0x44
      __HAL_UNLOCK(hi2c);
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	2200      	movs	r2, #0
 8006530:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8006534:	2301      	movs	r3, #1
 8006536:	e02f      	b.n	8006598 <HAL_I2C_Slave_Receive_DMA+0x154>
    {
      /* Enable Address Acknowledge */
      hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	685a      	ldr	r2, [r3, #4]
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006546:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	2200      	movs	r2, #0
 800654c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Note : The I2C interrupts must be enabled after unlocking current process
                to avoid the risk of I2C interrupt handle execution before current
                process unlock */
      /* Enable ERR, STOP, NACK, ADDR interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8006550:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006554:	68f8      	ldr	r0, [r7, #12]
 8006556:	f001 fc4f 	bl	8007df8 <I2C_Enable_IRQ>

      /* Enable DMA Request */
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	681a      	ldr	r2, [r3, #0]
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006568:	601a      	str	r2, [r3, #0]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    return HAL_OK;
 800656a:	2300      	movs	r3, #0
 800656c:	e014      	b.n	8006598 <HAL_I2C_Slave_Receive_DMA+0x154>
      hi2c->State     = HAL_I2C_STATE_LISTEN;
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	2228      	movs	r2, #40	@ 0x28
 8006572:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	2200      	movs	r2, #0
 800657a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006582:	f043 0210 	orr.w	r2, r3, #16
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	645a      	str	r2, [r3, #68]	@ 0x44
      __HAL_UNLOCK(hi2c);
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	2200      	movs	r2, #0
 800658e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8006592:	2301      	movs	r3, #1
 8006594:	e000      	b.n	8006598 <HAL_I2C_Slave_Receive_DMA+0x154>
  }
  else
  {
    return HAL_BUSY;
 8006596:	2302      	movs	r3, #2
  }
}
 8006598:	4618      	mov	r0, r3
 800659a:	3718      	adds	r7, #24
 800659c:	46bd      	mov	sp, r7
 800659e:	bd80      	pop	{r7, pc}
 80065a0:	ffff0000 	.word	0xffff0000
 80065a4:	0800707d 	.word	0x0800707d
 80065a8:	08007c9d 	.word	0x08007c9d
 80065ac:	08007ce3 	.word	0x08007ce3

080065b0 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 80065b0:	b580      	push	{r7, lr}
 80065b2:	b084      	sub	sp, #16
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	699b      	ldr	r3, [r3, #24]
 80065be:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d005      	beq.n	80065dc <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80065d4:	68ba      	ldr	r2, [r7, #8]
 80065d6:	68f9      	ldr	r1, [r7, #12]
 80065d8:	6878      	ldr	r0, [r7, #4]
 80065da:	4798      	blx	r3
  }
}
 80065dc:	bf00      	nop
 80065de:	3710      	adds	r7, #16
 80065e0:	46bd      	mov	sp, r7
 80065e2:	bd80      	pop	{r7, pc}

080065e4 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80065e4:	b580      	push	{r7, lr}
 80065e6:	b086      	sub	sp, #24
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	699b      	ldr	r3, [r3, #24]
 80065f2:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80065fc:	697b      	ldr	r3, [r7, #20]
 80065fe:	0a1b      	lsrs	r3, r3, #8
 8006600:	f003 0301 	and.w	r3, r3, #1
 8006604:	2b00      	cmp	r3, #0
 8006606:	d010      	beq.n	800662a <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8006608:	693b      	ldr	r3, [r7, #16]
 800660a:	09db      	lsrs	r3, r3, #7
 800660c:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8006610:	2b00      	cmp	r3, #0
 8006612:	d00a      	beq.n	800662a <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006618:	f043 0201 	orr.w	r2, r3, #1
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006628:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800662a:	697b      	ldr	r3, [r7, #20]
 800662c:	0a9b      	lsrs	r3, r3, #10
 800662e:	f003 0301 	and.w	r3, r3, #1
 8006632:	2b00      	cmp	r3, #0
 8006634:	d010      	beq.n	8006658 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8006636:	693b      	ldr	r3, [r7, #16]
 8006638:	09db      	lsrs	r3, r3, #7
 800663a:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800663e:	2b00      	cmp	r3, #0
 8006640:	d00a      	beq.n	8006658 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006646:	f043 0208 	orr.w	r2, r3, #8
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006656:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8006658:	697b      	ldr	r3, [r7, #20]
 800665a:	0a5b      	lsrs	r3, r3, #9
 800665c:	f003 0301 	and.w	r3, r3, #1
 8006660:	2b00      	cmp	r3, #0
 8006662:	d010      	beq.n	8006686 <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8006664:	693b      	ldr	r3, [r7, #16]
 8006666:	09db      	lsrs	r3, r3, #7
 8006668:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 800666c:	2b00      	cmp	r3, #0
 800666e:	d00a      	beq.n	8006686 <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006674:	f043 0202 	orr.w	r2, r3, #2
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006684:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800668a:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	f003 030b 	and.w	r3, r3, #11
 8006692:	2b00      	cmp	r3, #0
 8006694:	d003      	beq.n	800669e <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 8006696:	68f9      	ldr	r1, [r7, #12]
 8006698:	6878      	ldr	r0, [r7, #4]
 800669a:	f001 f979 	bl	8007990 <I2C_ITError>
  }
}
 800669e:	bf00      	nop
 80066a0:	3718      	adds	r7, #24
 80066a2:	46bd      	mov	sp, r7
 80066a4:	bd80      	pop	{r7, pc}

080066a6 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80066a6:	b480      	push	{r7}
 80066a8:	b083      	sub	sp, #12
 80066aa:	af00      	add	r7, sp, #0
 80066ac:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80066ae:	bf00      	nop
 80066b0:	370c      	adds	r7, #12
 80066b2:	46bd      	mov	sp, r7
 80066b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b8:	4770      	bx	lr

080066ba <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80066ba:	b480      	push	{r7}
 80066bc:	b083      	sub	sp, #12
 80066be:	af00      	add	r7, sp, #0
 80066c0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80066c2:	bf00      	nop
 80066c4:	370c      	adds	r7, #12
 80066c6:	46bd      	mov	sp, r7
 80066c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066cc:	4770      	bx	lr

080066ce <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80066ce:	b480      	push	{r7}
 80066d0:	b083      	sub	sp, #12
 80066d2:	af00      	add	r7, sp, #0
 80066d4:	6078      	str	r0, [r7, #4]
 80066d6:	460b      	mov	r3, r1
 80066d8:	70fb      	strb	r3, [r7, #3]
 80066da:	4613      	mov	r3, r2
 80066dc:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80066de:	bf00      	nop
 80066e0:	370c      	adds	r7, #12
 80066e2:	46bd      	mov	sp, r7
 80066e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e8:	4770      	bx	lr

080066ea <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80066ea:	b480      	push	{r7}
 80066ec:	b083      	sub	sp, #12
 80066ee:	af00      	add	r7, sp, #0
 80066f0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 80066f2:	bf00      	nop
 80066f4:	370c      	adds	r7, #12
 80066f6:	46bd      	mov	sp, r7
 80066f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066fc:	4770      	bx	lr

080066fe <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80066fe:	b480      	push	{r7}
 8006700:	b083      	sub	sp, #12
 8006702:	af00      	add	r7, sp, #0
 8006704:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8006706:	bf00      	nop
 8006708:	370c      	adds	r7, #12
 800670a:	46bd      	mov	sp, r7
 800670c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006710:	4770      	bx	lr

08006712 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006712:	b480      	push	{r7}
 8006714:	b083      	sub	sp, #12
 8006716:	af00      	add	r7, sp, #0
 8006718:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 800671a:	bf00      	nop
 800671c:	370c      	adds	r7, #12
 800671e:	46bd      	mov	sp, r7
 8006720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006724:	4770      	bx	lr

08006726 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8006726:	b480      	push	{r7}
 8006728:	b083      	sub	sp, #12
 800672a:	af00      	add	r7, sp, #0
 800672c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800672e:	bf00      	nop
 8006730:	370c      	adds	r7, #12
 8006732:	46bd      	mov	sp, r7
 8006734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006738:	4770      	bx	lr

0800673a <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800673a:	b480      	push	{r7}
 800673c:	b083      	sub	sp, #12
 800673e:	af00      	add	r7, sp, #0
 8006740:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8006742:	bf00      	nop
 8006744:	370c      	adds	r7, #12
 8006746:	46bd      	mov	sp, r7
 8006748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800674c:	4770      	bx	lr

0800674e <I2C_Master_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 800674e:	b580      	push	{r7, lr}
 8006750:	b088      	sub	sp, #32
 8006752:	af02      	add	r7, sp, #8
 8006754:	60f8      	str	r0, [r7, #12]
 8006756:	60b9      	str	r1, [r7, #8]
 8006758:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 800675a:	68bb      	ldr	r3, [r7, #8]
 800675c:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006764:	2b01      	cmp	r3, #1
 8006766:	d101      	bne.n	800676c <I2C_Master_ISR_IT+0x1e>
 8006768:	2302      	movs	r3, #2
 800676a:	e12e      	b.n	80069ca <I2C_Master_ISR_IT+0x27c>
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	2201      	movs	r2, #1
 8006770:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8006774:	697b      	ldr	r3, [r7, #20]
 8006776:	091b      	lsrs	r3, r3, #4
 8006778:	f003 0301 	and.w	r3, r3, #1
 800677c:	2b00      	cmp	r3, #0
 800677e:	d013      	beq.n	80067a8 <I2C_Master_ISR_IT+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	091b      	lsrs	r3, r3, #4
 8006784:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8006788:	2b00      	cmp	r3, #0
 800678a:	d00d      	beq.n	80067a8 <I2C_Master_ISR_IT+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	2210      	movs	r2, #16
 8006792:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006798:	f043 0204 	orr.w	r2, r3, #4
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80067a0:	68f8      	ldr	r0, [r7, #12]
 80067a2:	f001 fa0c 	bl	8007bbe <I2C_Flush_TXDR>
 80067a6:	e0fb      	b.n	80069a0 <I2C_Master_ISR_IT+0x252>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80067a8:	697b      	ldr	r3, [r7, #20]
 80067aa:	089b      	lsrs	r3, r3, #2
 80067ac:	f003 0301 	and.w	r3, r3, #1
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d023      	beq.n	80067fc <I2C_Master_ISR_IT+0xae>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	089b      	lsrs	r3, r3, #2
 80067b8:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d01d      	beq.n	80067fc <I2C_Master_ISR_IT+0xae>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 80067c0:	697b      	ldr	r3, [r7, #20]
 80067c2:	f023 0304 	bic.w	r3, r3, #4
 80067c6:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067d2:	b2d2      	uxtb	r2, r2
 80067d4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067da:	1c5a      	adds	r2, r3, #1
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	625a      	str	r2, [r3, #36]	@ 0x24

    hi2c->XferSize--;
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80067e4:	3b01      	subs	r3, #1
 80067e6:	b29a      	uxth	r2, r3
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferCount--;
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80067f0:	b29b      	uxth	r3, r3
 80067f2:	3b01      	subs	r3, #1
 80067f4:	b29a      	uxth	r2, r3
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80067fa:	e0d1      	b.n	80069a0 <I2C_Master_ISR_IT+0x252>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 80067fc:	697b      	ldr	r3, [r7, #20]
 80067fe:	099b      	lsrs	r3, r3, #6
 8006800:	f003 0301 	and.w	r3, r3, #1
 8006804:	2b00      	cmp	r3, #0
 8006806:	d12a      	bne.n	800685e <I2C_Master_ISR_IT+0x110>
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8006808:	697b      	ldr	r3, [r7, #20]
 800680a:	085b      	lsrs	r3, r3, #1
 800680c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 8006810:	2b00      	cmp	r3, #0
 8006812:	d024      	beq.n	800685e <I2C_Master_ISR_IT+0x110>
            (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET)))
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	085b      	lsrs	r3, r3, #1
 8006818:	f003 0301 	and.w	r3, r3, #1
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800681c:	2b00      	cmp	r3, #0
 800681e:	d01e      	beq.n	800685e <I2C_Master_ISR_IT+0x110>
  {
    /* Write data to TXDR */
    if (hi2c->XferCount != 0U)
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006824:	b29b      	uxth	r3, r3
 8006826:	2b00      	cmp	r3, #0
 8006828:	f000 80ba 	beq.w	80069a0 <I2C_Master_ISR_IT+0x252>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006830:	781a      	ldrb	r2, [r3, #0]
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800683c:	1c5a      	adds	r2, r3, #1
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006846:	3b01      	subs	r3, #1
 8006848:	b29a      	uxth	r2, r3
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006852:	b29b      	uxth	r3, r3
 8006854:	3b01      	subs	r3, #1
 8006856:	b29a      	uxth	r2, r3
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->XferCount != 0U)
 800685c:	e0a0      	b.n	80069a0 <I2C_Master_ISR_IT+0x252>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 800685e:	697b      	ldr	r3, [r7, #20]
 8006860:	09db      	lsrs	r3, r3, #7
 8006862:	f003 0301 	and.w	r3, r3, #1
 8006866:	2b00      	cmp	r3, #0
 8006868:	d06b      	beq.n	8006942 <I2C_Master_ISR_IT+0x1f4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	099b      	lsrs	r3, r3, #6
 800686e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8006872:	2b00      	cmp	r3, #0
 8006874:	d065      	beq.n	8006942 <I2C_Master_ISR_IT+0x1f4>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800687a:	b29b      	uxth	r3, r3
 800687c:	2b00      	cmp	r3, #0
 800687e:	d04e      	beq.n	800691e <I2C_Master_ISR_IT+0x1d0>
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006884:	2b00      	cmp	r3, #0
 8006886:	d14a      	bne.n	800691e <I2C_Master_ISR_IT+0x1d0>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	685b      	ldr	r3, [r3, #4]
 800688e:	b29b      	uxth	r3, r3
 8006890:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006894:	827b      	strh	r3, [r7, #18]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800689a:	b29b      	uxth	r3, r3
 800689c:	2bff      	cmp	r3, #255	@ 0xff
 800689e:	d91c      	bls.n	80068da <I2C_Master_ISR_IT+0x18c>
      {
        /* Errata workaround 170323 */
        if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	699b      	ldr	r3, [r3, #24]
 80068a6:	0c1b      	lsrs	r3, r3, #16
 80068a8:	b2db      	uxtb	r3, r3
 80068aa:	f003 0301 	and.w	r3, r3, #1
 80068ae:	b2db      	uxtb	r3, r3
 80068b0:	2b01      	cmp	r3, #1
 80068b2:	d103      	bne.n	80068bc <I2C_Master_ISR_IT+0x16e>
        {
          hi2c->XferSize = 1U;
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	2201      	movs	r2, #1
 80068b8:	851a      	strh	r2, [r3, #40]	@ 0x28
 80068ba:	e002      	b.n	80068c2 <I2C_Master_ISR_IT+0x174>
        }
        else
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	22ff      	movs	r2, #255	@ 0xff
 80068c0:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80068c6:	b2da      	uxtb	r2, r3
 80068c8:	8a79      	ldrh	r1, [r7, #18]
 80068ca:	2300      	movs	r3, #0
 80068cc:	9300      	str	r3, [sp, #0]
 80068ce:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80068d2:	68f8      	ldr	r0, [r7, #12]
 80068d4:	f001 fa5e 	bl	8007d94 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80068d8:	e032      	b.n	8006940 <I2C_Master_ISR_IT+0x1f2>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80068de:	b29a      	uxth	r2, r3
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068e8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80068ec:	d00b      	beq.n	8006906 <I2C_Master_ISR_IT+0x1b8>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80068f2:	b2da      	uxtb	r2, r3
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 80068f8:	8a79      	ldrh	r1, [r7, #18]
 80068fa:	2000      	movs	r0, #0
 80068fc:	9000      	str	r0, [sp, #0]
 80068fe:	68f8      	ldr	r0, [r7, #12]
 8006900:	f001 fa48 	bl	8007d94 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006904:	e01c      	b.n	8006940 <I2C_Master_ISR_IT+0x1f2>
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800690a:	b2da      	uxtb	r2, r3
 800690c:	8a79      	ldrh	r1, [r7, #18]
 800690e:	2300      	movs	r3, #0
 8006910:	9300      	str	r3, [sp, #0]
 8006912:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006916:	68f8      	ldr	r0, [r7, #12]
 8006918:	f001 fa3c 	bl	8007d94 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800691c:	e010      	b.n	8006940 <I2C_Master_ISR_IT+0x1f2>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	685b      	ldr	r3, [r3, #4]
 8006924:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006928:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800692c:	d003      	beq.n	8006936 <I2C_Master_ISR_IT+0x1e8>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 800692e:	68f8      	ldr	r0, [r7, #12]
 8006930:	f000 fd09 	bl	8007346 <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006934:	e034      	b.n	80069a0 <I2C_Master_ISR_IT+0x252>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8006936:	2140      	movs	r1, #64	@ 0x40
 8006938:	68f8      	ldr	r0, [r7, #12]
 800693a:	f001 f829 	bl	8007990 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800693e:	e02f      	b.n	80069a0 <I2C_Master_ISR_IT+0x252>
 8006940:	e02e      	b.n	80069a0 <I2C_Master_ISR_IT+0x252>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8006942:	697b      	ldr	r3, [r7, #20]
 8006944:	099b      	lsrs	r3, r3, #6
 8006946:	f003 0301 	and.w	r3, r3, #1
 800694a:	2b00      	cmp	r3, #0
 800694c:	d028      	beq.n	80069a0 <I2C_Master_ISR_IT+0x252>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	099b      	lsrs	r3, r3, #6
 8006952:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8006956:	2b00      	cmp	r3, #0
 8006958:	d022      	beq.n	80069a0 <I2C_Master_ISR_IT+0x252>
  {
    if (hi2c->XferCount == 0U)
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800695e:	b29b      	uxth	r3, r3
 8006960:	2b00      	cmp	r3, #0
 8006962:	d119      	bne.n	8006998 <I2C_Master_ISR_IT+0x24a>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	685b      	ldr	r3, [r3, #4]
 800696a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800696e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006972:	d015      	beq.n	80069a0 <I2C_Master_ISR_IT+0x252>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006978:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800697c:	d108      	bne.n	8006990 <I2C_Master_ISR_IT+0x242>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	685a      	ldr	r2, [r3, #4]
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800698c:	605a      	str	r2, [r3, #4]
 800698e:	e007      	b.n	80069a0 <I2C_Master_ISR_IT+0x252>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8006990:	68f8      	ldr	r0, [r7, #12]
 8006992:	f000 fcd8 	bl	8007346 <I2C_ITMasterSeqCplt>
 8006996:	e003      	b.n	80069a0 <I2C_Master_ISR_IT+0x252>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8006998:	2140      	movs	r1, #64	@ 0x40
 800699a:	68f8      	ldr	r0, [r7, #12]
 800699c:	f000 fff8 	bl	8007990 <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80069a0:	697b      	ldr	r3, [r7, #20]
 80069a2:	095b      	lsrs	r3, r3, #5
 80069a4:	f003 0301 	and.w	r3, r3, #1
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d009      	beq.n	80069c0 <I2C_Master_ISR_IT+0x272>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	095b      	lsrs	r3, r3, #5
 80069b0:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d003      	beq.n	80069c0 <I2C_Master_ISR_IT+0x272>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 80069b8:	6979      	ldr	r1, [r7, #20]
 80069ba:	68f8      	ldr	r0, [r7, #12]
 80069bc:	f000 fd5e 	bl	800747c <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	2200      	movs	r2, #0
 80069c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80069c8:	2300      	movs	r3, #0
}
 80069ca:	4618      	mov	r0, r3
 80069cc:	3718      	adds	r7, #24
 80069ce:	46bd      	mov	sp, r7
 80069d0:	bd80      	pop	{r7, pc}

080069d2 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 80069d2:	b580      	push	{r7, lr}
 80069d4:	b086      	sub	sp, #24
 80069d6:	af00      	add	r7, sp, #0
 80069d8:	60f8      	str	r0, [r7, #12]
 80069da:	60b9      	str	r1, [r7, #8]
 80069dc:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069e2:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 80069e4:	68bb      	ldr	r3, [r7, #8]
 80069e6:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80069ee:	2b01      	cmp	r3, #1
 80069f0:	d101      	bne.n	80069f6 <I2C_Slave_ISR_IT+0x24>
 80069f2:	2302      	movs	r3, #2
 80069f4:	e0ed      	b.n	8006bd2 <I2C_Slave_ISR_IT+0x200>
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	2201      	movs	r2, #1
 80069fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80069fe:	693b      	ldr	r3, [r7, #16]
 8006a00:	095b      	lsrs	r3, r3, #5
 8006a02:	f003 0301 	and.w	r3, r3, #1
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d00a      	beq.n	8006a20 <I2C_Slave_ISR_IT+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	095b      	lsrs	r3, r3, #5
 8006a0e:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d004      	beq.n	8006a20 <I2C_Slave_ISR_IT+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8006a16:	6939      	ldr	r1, [r7, #16]
 8006a18:	68f8      	ldr	r0, [r7, #12]
 8006a1a:	f000 fdf9 	bl	8007610 <I2C_ITSlaveCplt>
 8006a1e:	e0d3      	b.n	8006bc8 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8006a20:	693b      	ldr	r3, [r7, #16]
 8006a22:	091b      	lsrs	r3, r3, #4
 8006a24:	f003 0301 	and.w	r3, r3, #1
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d04d      	beq.n	8006ac8 <I2C_Slave_ISR_IT+0xf6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	091b      	lsrs	r3, r3, #4
 8006a30:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d047      	beq.n	8006ac8 <I2C_Slave_ISR_IT+0xf6>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a3c:	b29b      	uxth	r3, r3
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d128      	bne.n	8006a94 <I2C_Slave_ISR_IT+0xc2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006a48:	b2db      	uxtb	r3, r3
 8006a4a:	2b28      	cmp	r3, #40	@ 0x28
 8006a4c:	d108      	bne.n	8006a60 <I2C_Slave_ISR_IT+0x8e>
 8006a4e:	697b      	ldr	r3, [r7, #20]
 8006a50:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006a54:	d104      	bne.n	8006a60 <I2C_Slave_ISR_IT+0x8e>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8006a56:	6939      	ldr	r1, [r7, #16]
 8006a58:	68f8      	ldr	r0, [r7, #12]
 8006a5a:	f000 ff43 	bl	80078e4 <I2C_ITListenCplt>
 8006a5e:	e032      	b.n	8006ac6 <I2C_Slave_ISR_IT+0xf4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006a66:	b2db      	uxtb	r3, r3
 8006a68:	2b29      	cmp	r3, #41	@ 0x29
 8006a6a:	d10e      	bne.n	8006a8a <I2C_Slave_ISR_IT+0xb8>
 8006a6c:	697b      	ldr	r3, [r7, #20]
 8006a6e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006a72:	d00a      	beq.n	8006a8a <I2C_Slave_ISR_IT+0xb8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	2210      	movs	r2, #16
 8006a7a:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8006a7c:	68f8      	ldr	r0, [r7, #12]
 8006a7e:	f001 f89e 	bl	8007bbe <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8006a82:	68f8      	ldr	r0, [r7, #12]
 8006a84:	f000 fc9c 	bl	80073c0 <I2C_ITSlaveSeqCplt>
 8006a88:	e01d      	b.n	8006ac6 <I2C_Slave_ISR_IT+0xf4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	2210      	movs	r2, #16
 8006a90:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8006a92:	e096      	b.n	8006bc2 <I2C_Slave_ISR_IT+0x1f0>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	2210      	movs	r2, #16
 8006a9a:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006aa0:	f043 0204 	orr.w	r2, r3, #4
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8006aa8:	697b      	ldr	r3, [r7, #20]
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d004      	beq.n	8006ab8 <I2C_Slave_ISR_IT+0xe6>
 8006aae:	697b      	ldr	r3, [r7, #20]
 8006ab0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006ab4:	f040 8085 	bne.w	8006bc2 <I2C_Slave_ISR_IT+0x1f0>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006abc:	4619      	mov	r1, r3
 8006abe:	68f8      	ldr	r0, [r7, #12]
 8006ac0:	f000 ff66 	bl	8007990 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8006ac4:	e07d      	b.n	8006bc2 <I2C_Slave_ISR_IT+0x1f0>
 8006ac6:	e07c      	b.n	8006bc2 <I2C_Slave_ISR_IT+0x1f0>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8006ac8:	693b      	ldr	r3, [r7, #16]
 8006aca:	089b      	lsrs	r3, r3, #2
 8006acc:	f003 0301 	and.w	r3, r3, #1
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d030      	beq.n	8006b36 <I2C_Slave_ISR_IT+0x164>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	089b      	lsrs	r3, r3, #2
 8006ad8:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d02a      	beq.n	8006b36 <I2C_Slave_ISR_IT+0x164>
  {
    if (hi2c->XferCount > 0U)
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ae4:	b29b      	uxth	r3, r3
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d018      	beq.n	8006b1c <I2C_Slave_ISR_IT+0x14a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006af4:	b2d2      	uxtb	r2, r2
 8006af6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006afc:	1c5a      	adds	r2, r3, #1
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006b06:	3b01      	subs	r3, #1
 8006b08:	b29a      	uxth	r2, r3
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b12:	b29b      	uxth	r3, r3
 8006b14:	3b01      	subs	r3, #1
 8006b16:	b29a      	uxth	r2, r3
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b20:	b29b      	uxth	r3, r3
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d14f      	bne.n	8006bc6 <I2C_Slave_ISR_IT+0x1f4>
 8006b26:	697b      	ldr	r3, [r7, #20]
 8006b28:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006b2c:	d04b      	beq.n	8006bc6 <I2C_Slave_ISR_IT+0x1f4>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8006b2e:	68f8      	ldr	r0, [r7, #12]
 8006b30:	f000 fc46 	bl	80073c0 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8006b34:	e047      	b.n	8006bc6 <I2C_Slave_ISR_IT+0x1f4>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8006b36:	693b      	ldr	r3, [r7, #16]
 8006b38:	08db      	lsrs	r3, r3, #3
 8006b3a:	f003 0301 	and.w	r3, r3, #1
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d00a      	beq.n	8006b58 <I2C_Slave_ISR_IT+0x186>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	08db      	lsrs	r3, r3, #3
 8006b46:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d004      	beq.n	8006b58 <I2C_Slave_ISR_IT+0x186>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8006b4e:	6939      	ldr	r1, [r7, #16]
 8006b50:	68f8      	ldr	r0, [r7, #12]
 8006b52:	f000 fb74 	bl	800723e <I2C_ITAddrCplt>
 8006b56:	e037      	b.n	8006bc8 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8006b58:	693b      	ldr	r3, [r7, #16]
 8006b5a:	085b      	lsrs	r3, r3, #1
 8006b5c:	f003 0301 	and.w	r3, r3, #1
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d031      	beq.n	8006bc8 <I2C_Slave_ISR_IT+0x1f6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	085b      	lsrs	r3, r3, #1
 8006b68:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d02b      	beq.n	8006bc8 <I2C_Slave_ISR_IT+0x1f6>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b74:	b29b      	uxth	r3, r3
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d018      	beq.n	8006bac <I2C_Slave_ISR_IT+0x1da>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b7e:	781a      	ldrb	r2, [r3, #0]
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b8a:	1c5a      	adds	r2, r3, #1
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b94:	b29b      	uxth	r3, r3
 8006b96:	3b01      	subs	r3, #1
 8006b98:	b29a      	uxth	r2, r3
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ba2:	3b01      	subs	r3, #1
 8006ba4:	b29a      	uxth	r2, r3
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	851a      	strh	r2, [r3, #40]	@ 0x28
 8006baa:	e00d      	b.n	8006bc8 <I2C_Slave_ISR_IT+0x1f6>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8006bac:	697b      	ldr	r3, [r7, #20]
 8006bae:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006bb2:	d002      	beq.n	8006bba <I2C_Slave_ISR_IT+0x1e8>
 8006bb4:	697b      	ldr	r3, [r7, #20]
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d106      	bne.n	8006bc8 <I2C_Slave_ISR_IT+0x1f6>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8006bba:	68f8      	ldr	r0, [r7, #12]
 8006bbc:	f000 fc00 	bl	80073c0 <I2C_ITSlaveSeqCplt>
 8006bc0:	e002      	b.n	8006bc8 <I2C_Slave_ISR_IT+0x1f6>
    if (hi2c->XferCount == 0U)
 8006bc2:	bf00      	nop
 8006bc4:	e000      	b.n	8006bc8 <I2C_Slave_ISR_IT+0x1f6>
    if ((hi2c->XferCount == 0U) && \
 8006bc6:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	2200      	movs	r2, #0
 8006bcc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8006bd0:	2300      	movs	r3, #0
}
 8006bd2:	4618      	mov	r0, r3
 8006bd4:	3718      	adds	r7, #24
 8006bd6:	46bd      	mov	sp, r7
 8006bd8:	bd80      	pop	{r7, pc}

08006bda <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 8006bda:	b580      	push	{r7, lr}
 8006bdc:	b088      	sub	sp, #32
 8006bde:	af02      	add	r7, sp, #8
 8006be0:	60f8      	str	r0, [r7, #12]
 8006be2:	60b9      	str	r1, [r7, #8]
 8006be4:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006bec:	2b01      	cmp	r3, #1
 8006bee:	d101      	bne.n	8006bf4 <I2C_Master_ISR_DMA+0x1a>
 8006bf0:	2302      	movs	r3, #2
 8006bf2:	e0f0      	b.n	8006dd6 <I2C_Master_ISR_DMA+0x1fc>
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	2201      	movs	r2, #1
 8006bf8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8006bfc:	68bb      	ldr	r3, [r7, #8]
 8006bfe:	091b      	lsrs	r3, r3, #4
 8006c00:	f003 0301 	and.w	r3, r3, #1
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d017      	beq.n	8006c38 <I2C_Master_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	091b      	lsrs	r3, r3, #4
 8006c0c:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d011      	beq.n	8006c38 <I2C_Master_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	2210      	movs	r2, #16
 8006c1a:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c20:	f043 0204 	orr.w	r2, r3, #4
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8006c28:	2120      	movs	r1, #32
 8006c2a:	68f8      	ldr	r0, [r7, #12]
 8006c2c:	f001 f8e4 	bl	8007df8 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006c30:	68f8      	ldr	r0, [r7, #12]
 8006c32:	f000 ffc4 	bl	8007bbe <I2C_Flush_TXDR>
 8006c36:	e0c9      	b.n	8006dcc <I2C_Master_ISR_DMA+0x1f2>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8006c38:	68bb      	ldr	r3, [r7, #8]
 8006c3a:	09db      	lsrs	r3, r3, #7
 8006c3c:	f003 0301 	and.w	r3, r3, #1
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	f000 8081 	beq.w	8006d48 <I2C_Master_ISR_DMA+0x16e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	099b      	lsrs	r3, r3, #6
 8006c4a:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d07a      	beq.n	8006d48 <I2C_Master_ISR_DMA+0x16e>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	681a      	ldr	r2, [r3, #0]
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006c60:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c66:	b29b      	uxth	r3, r3
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d05c      	beq.n	8006d26 <I2C_Master_ISR_DMA+0x14c>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	685b      	ldr	r3, [r3, #4]
 8006c72:	b29b      	uxth	r3, r3
 8006c74:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006c78:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c7e:	b29b      	uxth	r3, r3
 8006c80:	2bff      	cmp	r3, #255	@ 0xff
 8006c82:	d914      	bls.n	8006cae <I2C_Master_ISR_DMA+0xd4>
      {
        /* Errata workaround 170323 */
        if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	699b      	ldr	r3, [r3, #24]
 8006c8a:	0c1b      	lsrs	r3, r3, #16
 8006c8c:	b2db      	uxtb	r3, r3
 8006c8e:	f003 0301 	and.w	r3, r3, #1
 8006c92:	b2db      	uxtb	r3, r3
 8006c94:	2b01      	cmp	r3, #1
 8006c96:	d103      	bne.n	8006ca0 <I2C_Master_ISR_DMA+0xc6>
        {
          hi2c->XferSize = 1U;
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	2201      	movs	r2, #1
 8006c9c:	851a      	strh	r2, [r3, #40]	@ 0x28
 8006c9e:	e002      	b.n	8006ca6 <I2C_Master_ISR_DMA+0xcc>
        }
        else
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	22ff      	movs	r2, #255	@ 0xff
 8006ca4:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        xfermode = I2C_RELOAD_MODE;
 8006ca6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006caa:	617b      	str	r3, [r7, #20]
 8006cac:	e010      	b.n	8006cd0 <I2C_Master_ISR_DMA+0xf6>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006cb2:	b29a      	uxth	r2, r3
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cbc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006cc0:	d003      	beq.n	8006cca <I2C_Master_ISR_DMA+0xf0>
        {
          xfermode = hi2c->XferOptions;
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cc6:	617b      	str	r3, [r7, #20]
 8006cc8:	e002      	b.n	8006cd0 <I2C_Master_ISR_DMA+0xf6>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8006cca:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006cce:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006cd4:	b2da      	uxtb	r2, r3
 8006cd6:	8a79      	ldrh	r1, [r7, #18]
 8006cd8:	2300      	movs	r3, #0
 8006cda:	9300      	str	r3, [sp, #0]
 8006cdc:	697b      	ldr	r3, [r7, #20]
 8006cde:	68f8      	ldr	r0, [r7, #12]
 8006ce0:	f001 f858 	bl	8007d94 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ce8:	b29a      	uxth	r2, r3
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006cee:	1ad3      	subs	r3, r2, r3
 8006cf0:	b29a      	uxth	r2, r3
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006cfc:	b2db      	uxtb	r3, r3
 8006cfe:	2b22      	cmp	r3, #34	@ 0x22
 8006d00:	d108      	bne.n	8006d14 <I2C_Master_ISR_DMA+0x13a>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	681a      	ldr	r2, [r3, #0]
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006d10:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8006d12:	e05b      	b.n	8006dcc <I2C_Master_ISR_DMA+0x1f2>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	681a      	ldr	r2, [r3, #0]
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006d22:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8006d24:	e052      	b.n	8006dcc <I2C_Master_ISR_DMA+0x1f2>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	685b      	ldr	r3, [r3, #4]
 8006d2c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006d30:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006d34:	d003      	beq.n	8006d3e <I2C_Master_ISR_DMA+0x164>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8006d36:	68f8      	ldr	r0, [r7, #12]
 8006d38:	f000 fb05 	bl	8007346 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8006d3c:	e046      	b.n	8006dcc <I2C_Master_ISR_DMA+0x1f2>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8006d3e:	2140      	movs	r1, #64	@ 0x40
 8006d40:	68f8      	ldr	r0, [r7, #12]
 8006d42:	f000 fe25 	bl	8007990 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8006d46:	e041      	b.n	8006dcc <I2C_Master_ISR_DMA+0x1f2>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8006d48:	68bb      	ldr	r3, [r7, #8]
 8006d4a:	099b      	lsrs	r3, r3, #6
 8006d4c:	f003 0301 	and.w	r3, r3, #1
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d029      	beq.n	8006da8 <I2C_Master_ISR_DMA+0x1ce>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	099b      	lsrs	r3, r3, #6
 8006d58:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d023      	beq.n	8006da8 <I2C_Master_ISR_DMA+0x1ce>
  {
    if (hi2c->XferCount == 0U)
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d64:	b29b      	uxth	r3, r3
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d119      	bne.n	8006d9e <I2C_Master_ISR_DMA+0x1c4>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	685b      	ldr	r3, [r3, #4]
 8006d70:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006d74:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006d78:	d027      	beq.n	8006dca <I2C_Master_ISR_DMA+0x1f0>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d7e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006d82:	d108      	bne.n	8006d96 <I2C_Master_ISR_DMA+0x1bc>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	685a      	ldr	r2, [r3, #4]
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006d92:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8006d94:	e019      	b.n	8006dca <I2C_Master_ISR_DMA+0x1f0>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8006d96:	68f8      	ldr	r0, [r7, #12]
 8006d98:	f000 fad5 	bl	8007346 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8006d9c:	e015      	b.n	8006dca <I2C_Master_ISR_DMA+0x1f0>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8006d9e:	2140      	movs	r1, #64	@ 0x40
 8006da0:	68f8      	ldr	r0, [r7, #12]
 8006da2:	f000 fdf5 	bl	8007990 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8006da6:	e010      	b.n	8006dca <I2C_Master_ISR_DMA+0x1f0>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8006da8:	68bb      	ldr	r3, [r7, #8]
 8006daa:	095b      	lsrs	r3, r3, #5
 8006dac:	f003 0301 	and.w	r3, r3, #1
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d00b      	beq.n	8006dcc <I2C_Master_ISR_DMA+0x1f2>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	095b      	lsrs	r3, r3, #5
 8006db8:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d005      	beq.n	8006dcc <I2C_Master_ISR_DMA+0x1f2>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8006dc0:	68b9      	ldr	r1, [r7, #8]
 8006dc2:	68f8      	ldr	r0, [r7, #12]
 8006dc4:	f000 fb5a 	bl	800747c <I2C_ITMasterCplt>
 8006dc8:	e000      	b.n	8006dcc <I2C_Master_ISR_DMA+0x1f2>
    if (hi2c->XferCount == 0U)
 8006dca:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	2200      	movs	r2, #0
 8006dd0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8006dd4:	2300      	movs	r3, #0
}
 8006dd6:	4618      	mov	r0, r3
 8006dd8:	3718      	adds	r7, #24
 8006dda:	46bd      	mov	sp, r7
 8006ddc:	bd80      	pop	{r7, pc}
	...

08006de0 <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 8006de0:	b580      	push	{r7, lr}
 8006de2:	b088      	sub	sp, #32
 8006de4:	af02      	add	r7, sp, #8
 8006de6:	60f8      	str	r0, [r7, #12]
 8006de8:	60b9      	str	r1, [r7, #8]
 8006dea:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 8006dec:	4b94      	ldr	r3, [pc, #592]	@ (8007040 <I2C_Mem_ISR_DMA+0x260>)
 8006dee:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006df6:	2b01      	cmp	r3, #1
 8006df8:	d101      	bne.n	8006dfe <I2C_Mem_ISR_DMA+0x1e>
 8006dfa:	2302      	movs	r3, #2
 8006dfc:	e139      	b.n	8007072 <I2C_Mem_ISR_DMA+0x292>
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	2201      	movs	r2, #1
 8006e02:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8006e06:	68bb      	ldr	r3, [r7, #8]
 8006e08:	091b      	lsrs	r3, r3, #4
 8006e0a:	f003 0301 	and.w	r3, r3, #1
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d017      	beq.n	8006e42 <I2C_Mem_ISR_DMA+0x62>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	091b      	lsrs	r3, r3, #4
 8006e16:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d011      	beq.n	8006e42 <I2C_Mem_ISR_DMA+0x62>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	2210      	movs	r2, #16
 8006e24:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e2a:	f043 0204 	orr.w	r2, r3, #4
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8006e32:	2120      	movs	r1, #32
 8006e34:	68f8      	ldr	r0, [r7, #12]
 8006e36:	f000 ffdf 	bl	8007df8 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006e3a:	68f8      	ldr	r0, [r7, #12]
 8006e3c:	f000 febf 	bl	8007bbe <I2C_Flush_TXDR>
 8006e40:	e112      	b.n	8007068 <I2C_Mem_ISR_DMA+0x288>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8006e42:	68bb      	ldr	r3, [r7, #8]
 8006e44:	085b      	lsrs	r3, r3, #1
 8006e46:	f003 0301 	and.w	r3, r3, #1
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d00f      	beq.n	8006e6e <I2C_Mem_ISR_DMA+0x8e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	085b      	lsrs	r3, r3, #1
 8006e52:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d009      	beq.n	8006e6e <I2C_Mem_ISR_DMA+0x8e>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	68fa      	ldr	r2, [r7, #12]
 8006e60:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006e62:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	f04f 32ff 	mov.w	r2, #4294967295
 8006e6a:	651a      	str	r2, [r3, #80]	@ 0x50
 8006e6c:	e0fc      	b.n	8007068 <I2C_Mem_ISR_DMA+0x288>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8006e6e:	68bb      	ldr	r3, [r7, #8]
 8006e70:	09db      	lsrs	r3, r3, #7
 8006e72:	f003 0301 	and.w	r3, r3, #1
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d06e      	beq.n	8006f58 <I2C_Mem_ISR_DMA+0x178>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	099b      	lsrs	r3, r3, #6
 8006e7e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d068      	beq.n	8006f58 <I2C_Mem_ISR_DMA+0x178>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8006e86:	2101      	movs	r1, #1
 8006e88:	68f8      	ldr	r0, [r7, #12]
 8006e8a:	f001 f839 	bl	8007f00 <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8006e8e:	2110      	movs	r1, #16
 8006e90:	68f8      	ldr	r0, [r7, #12]
 8006e92:	f000 ffb1 	bl	8007df8 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006e9a:	b29b      	uxth	r3, r3
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d056      	beq.n	8006f4e <I2C_Mem_ISR_DMA+0x16e>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ea4:	b29b      	uxth	r3, r3
 8006ea6:	2bff      	cmp	r3, #255	@ 0xff
 8006ea8:	d91e      	bls.n	8006ee8 <I2C_Mem_ISR_DMA+0x108>
      {
        /* Errata workaround 170323 */
        if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	699b      	ldr	r3, [r3, #24]
 8006eb0:	0c1b      	lsrs	r3, r3, #16
 8006eb2:	b2db      	uxtb	r3, r3
 8006eb4:	f003 0301 	and.w	r3, r3, #1
 8006eb8:	b2db      	uxtb	r3, r3
 8006eba:	2b01      	cmp	r3, #1
 8006ebc:	d103      	bne.n	8006ec6 <I2C_Mem_ISR_DMA+0xe6>
        {
          hi2c->XferSize = 1U;
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	2201      	movs	r2, #1
 8006ec2:	851a      	strh	r2, [r3, #40]	@ 0x28
 8006ec4:	e002      	b.n	8006ecc <I2C_Mem_ISR_DMA+0xec>
        }
        else
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	22ff      	movs	r2, #255	@ 0xff
 8006eca:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006ed0:	b299      	uxth	r1, r3
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ed6:	b2da      	uxtb	r2, r3
 8006ed8:	2300      	movs	r3, #0
 8006eda:	9300      	str	r3, [sp, #0]
 8006edc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006ee0:	68f8      	ldr	r0, [r7, #12]
 8006ee2:	f000 ff57 	bl	8007d94 <I2C_TransferConfig>
 8006ee6:	e011      	b.n	8006f0c <I2C_Mem_ISR_DMA+0x12c>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006eec:	b29a      	uxth	r2, r3
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006ef6:	b299      	uxth	r1, r3
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006efc:	b2da      	uxtb	r2, r3
 8006efe:	2300      	movs	r3, #0
 8006f00:	9300      	str	r3, [sp, #0]
 8006f02:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006f06:	68f8      	ldr	r0, [r7, #12]
 8006f08:	f000 ff44 	bl	8007d94 <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f10:	b29a      	uxth	r2, r3
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f16:	1ad3      	subs	r3, r2, r3
 8006f18:	b29a      	uxth	r2, r3
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006f24:	b2db      	uxtb	r3, r3
 8006f26:	2b22      	cmp	r3, #34	@ 0x22
 8006f28:	d108      	bne.n	8006f3c <I2C_Mem_ISR_DMA+0x15c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	681a      	ldr	r2, [r3, #0]
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006f38:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8006f3a:	e095      	b.n	8007068 <I2C_Mem_ISR_DMA+0x288>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	681a      	ldr	r2, [r3, #0]
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006f4a:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8006f4c:	e08c      	b.n	8007068 <I2C_Mem_ISR_DMA+0x288>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8006f4e:	2140      	movs	r1, #64	@ 0x40
 8006f50:	68f8      	ldr	r0, [r7, #12]
 8006f52:	f000 fd1d 	bl	8007990 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8006f56:	e087      	b.n	8007068 <I2C_Mem_ISR_DMA+0x288>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8006f58:	68bb      	ldr	r3, [r7, #8]
 8006f5a:	099b      	lsrs	r3, r3, #6
 8006f5c:	f003 0301 	and.w	r3, r3, #1
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d071      	beq.n	8007048 <I2C_Mem_ISR_DMA+0x268>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	099b      	lsrs	r3, r3, #6
 8006f68:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d06b      	beq.n	8007048 <I2C_Mem_ISR_DMA+0x268>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8006f70:	2101      	movs	r1, #1
 8006f72:	68f8      	ldr	r0, [r7, #12]
 8006f74:	f000 ffc4 	bl	8007f00 <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8006f78:	2110      	movs	r1, #16
 8006f7a:	68f8      	ldr	r0, [r7, #12]
 8006f7c:	f000 ff3c 	bl	8007df8 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006f86:	b2db      	uxtb	r3, r3
 8006f88:	2b22      	cmp	r3, #34	@ 0x22
 8006f8a:	d101      	bne.n	8006f90 <I2C_Mem_ISR_DMA+0x1b0>
    {
      direction = I2C_GENERATE_START_READ;
 8006f8c:	4b2d      	ldr	r3, [pc, #180]	@ (8007044 <I2C_Mem_ISR_DMA+0x264>)
 8006f8e:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f94:	b29b      	uxth	r3, r3
 8006f96:	2bff      	cmp	r3, #255	@ 0xff
 8006f98:	d91e      	bls.n	8006fd8 <I2C_Mem_ISR_DMA+0x1f8>
    {
      /* Errata workaround 170323 */
      if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	699b      	ldr	r3, [r3, #24]
 8006fa0:	0c1b      	lsrs	r3, r3, #16
 8006fa2:	b2db      	uxtb	r3, r3
 8006fa4:	f003 0301 	and.w	r3, r3, #1
 8006fa8:	b2db      	uxtb	r3, r3
 8006faa:	2b01      	cmp	r3, #1
 8006fac:	d103      	bne.n	8006fb6 <I2C_Mem_ISR_DMA+0x1d6>
      {
        hi2c->XferSize = 1U;
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	2201      	movs	r2, #1
 8006fb2:	851a      	strh	r2, [r3, #40]	@ 0x28
 8006fb4:	e002      	b.n	8006fbc <I2C_Mem_ISR_DMA+0x1dc>
      }
      else
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	22ff      	movs	r2, #255	@ 0xff
 8006fba:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006fc0:	b299      	uxth	r1, r3
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006fc6:	b2da      	uxtb	r2, r3
 8006fc8:	697b      	ldr	r3, [r7, #20]
 8006fca:	9300      	str	r3, [sp, #0]
 8006fcc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006fd0:	68f8      	ldr	r0, [r7, #12]
 8006fd2:	f000 fedf 	bl	8007d94 <I2C_TransferConfig>
 8006fd6:	e011      	b.n	8006ffc <I2C_Mem_ISR_DMA+0x21c>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006fdc:	b29a      	uxth	r2, r3
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006fe6:	b299      	uxth	r1, r3
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006fec:	b2da      	uxtb	r2, r3
 8006fee:	697b      	ldr	r3, [r7, #20]
 8006ff0:	9300      	str	r3, [sp, #0]
 8006ff2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006ff6:	68f8      	ldr	r0, [r7, #12]
 8006ff8:	f000 fecc 	bl	8007d94 <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007000:	b29a      	uxth	r2, r3
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007006:	1ad3      	subs	r3, r2, r3
 8007008:	b29a      	uxth	r2, r3
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007014:	b2db      	uxtb	r3, r3
 8007016:	2b22      	cmp	r3, #34	@ 0x22
 8007018:	d108      	bne.n	800702c <I2C_Mem_ISR_DMA+0x24c>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	681a      	ldr	r2, [r3, #0]
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007028:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800702a:	e01d      	b.n	8007068 <I2C_Mem_ISR_DMA+0x288>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	681a      	ldr	r2, [r3, #0]
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800703a:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800703c:	e014      	b.n	8007068 <I2C_Mem_ISR_DMA+0x288>
 800703e:	bf00      	nop
 8007040:	80002000 	.word	0x80002000
 8007044:	80002400 	.word	0x80002400
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8007048:	68bb      	ldr	r3, [r7, #8]
 800704a:	095b      	lsrs	r3, r3, #5
 800704c:	f003 0301 	and.w	r3, r3, #1
 8007050:	2b00      	cmp	r3, #0
 8007052:	d009      	beq.n	8007068 <I2C_Mem_ISR_DMA+0x288>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	095b      	lsrs	r3, r3, #5
 8007058:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800705c:	2b00      	cmp	r3, #0
 800705e:	d003      	beq.n	8007068 <I2C_Mem_ISR_DMA+0x288>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8007060:	68b9      	ldr	r1, [r7, #8]
 8007062:	68f8      	ldr	r0, [r7, #12]
 8007064:	f000 fa0a 	bl	800747c <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	2200      	movs	r2, #0
 800706c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8007070:	2300      	movs	r3, #0
}
 8007072:	4618      	mov	r0, r3
 8007074:	3718      	adds	r7, #24
 8007076:	46bd      	mov	sp, r7
 8007078:	bd80      	pop	{r7, pc}
 800707a:	bf00      	nop

0800707c <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 800707c:	b580      	push	{r7, lr}
 800707e:	b088      	sub	sp, #32
 8007080:	af00      	add	r7, sp, #0
 8007082:	60f8      	str	r0, [r7, #12]
 8007084:	60b9      	str	r1, [r7, #8]
 8007086:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800708c:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 800708e:	2300      	movs	r3, #0
 8007090:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007098:	2b01      	cmp	r3, #1
 800709a:	d101      	bne.n	80070a0 <I2C_Slave_ISR_DMA+0x24>
 800709c:	2302      	movs	r3, #2
 800709e:	e0ca      	b.n	8007236 <I2C_Slave_ISR_DMA+0x1ba>
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	2201      	movs	r2, #1
 80070a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80070a8:	68bb      	ldr	r3, [r7, #8]
 80070aa:	095b      	lsrs	r3, r3, #5
 80070ac:	f003 0301 	and.w	r3, r3, #1
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d00a      	beq.n	80070ca <I2C_Slave_ISR_DMA+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	095b      	lsrs	r3, r3, #5
 80070b8:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d004      	beq.n	80070ca <I2C_Slave_ISR_DMA+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 80070c0:	68b9      	ldr	r1, [r7, #8]
 80070c2:	68f8      	ldr	r0, [r7, #12]
 80070c4:	f000 faa4 	bl	8007610 <I2C_ITSlaveCplt>
 80070c8:	e0b0      	b.n	800722c <I2C_Slave_ISR_DMA+0x1b0>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80070ca:	68bb      	ldr	r3, [r7, #8]
 80070cc:	091b      	lsrs	r3, r3, #4
 80070ce:	f003 0301 	and.w	r3, r3, #1
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	f000 809a 	beq.w	800720c <I2C_Slave_ISR_DMA+0x190>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	091b      	lsrs	r3, r3, #4
 80070dc:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	f000 8093 	beq.w	800720c <I2C_Slave_ISR_DMA+0x190>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	0b9b      	lsrs	r3, r3, #14
 80070ea:	f003 0301 	and.w	r3, r3, #1
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d105      	bne.n	80070fe <I2C_Slave_ISR_DMA+0x82>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	0bdb      	lsrs	r3, r3, #15
 80070f6:	f003 0301 	and.w	r3, r3, #1
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d07f      	beq.n	80071fe <I2C_Slave_ISR_DMA+0x182>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007102:	2b00      	cmp	r3, #0
 8007104:	d00d      	beq.n	8007122 <I2C_Slave_ISR_DMA+0xa6>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	0bdb      	lsrs	r3, r3, #15
 800710a:	f003 0301 	and.w	r3, r3, #1
 800710e:	2b00      	cmp	r3, #0
 8007110:	d007      	beq.n	8007122 <I2C_Slave_ISR_DMA+0xa6>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	685b      	ldr	r3, [r3, #4]
 800711a:	2b00      	cmp	r3, #0
 800711c:	d101      	bne.n	8007122 <I2C_Slave_ISR_DMA+0xa6>
          {
            treatdmanack = 1U;
 800711e:	2301      	movs	r3, #1
 8007120:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007126:	2b00      	cmp	r3, #0
 8007128:	d00d      	beq.n	8007146 <I2C_Slave_ISR_DMA+0xca>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	0b9b      	lsrs	r3, r3, #14
 800712e:	f003 0301 	and.w	r3, r3, #1
 8007132:	2b00      	cmp	r3, #0
 8007134:	d007      	beq.n	8007146 <I2C_Slave_ISR_DMA+0xca>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	685b      	ldr	r3, [r3, #4]
 800713e:	2b00      	cmp	r3, #0
 8007140:	d101      	bne.n	8007146 <I2C_Slave_ISR_DMA+0xca>
          {
            treatdmanack = 1U;
 8007142:	2301      	movs	r3, #1
 8007144:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8007146:	69fb      	ldr	r3, [r7, #28]
 8007148:	2b01      	cmp	r3, #1
 800714a:	d128      	bne.n	800719e <I2C_Slave_ISR_DMA+0x122>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007152:	b2db      	uxtb	r3, r3
 8007154:	2b28      	cmp	r3, #40	@ 0x28
 8007156:	d108      	bne.n	800716a <I2C_Slave_ISR_DMA+0xee>
 8007158:	69bb      	ldr	r3, [r7, #24]
 800715a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800715e:	d104      	bne.n	800716a <I2C_Slave_ISR_DMA+0xee>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8007160:	68b9      	ldr	r1, [r7, #8]
 8007162:	68f8      	ldr	r0, [r7, #12]
 8007164:	f000 fbbe 	bl	80078e4 <I2C_ITListenCplt>
 8007168:	e048      	b.n	80071fc <I2C_Slave_ISR_DMA+0x180>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007170:	b2db      	uxtb	r3, r3
 8007172:	2b29      	cmp	r3, #41	@ 0x29
 8007174:	d10e      	bne.n	8007194 <I2C_Slave_ISR_DMA+0x118>
 8007176:	69bb      	ldr	r3, [r7, #24]
 8007178:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800717c:	d00a      	beq.n	8007194 <I2C_Slave_ISR_DMA+0x118>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	2210      	movs	r2, #16
 8007184:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8007186:	68f8      	ldr	r0, [r7, #12]
 8007188:	f000 fd19 	bl	8007bbe <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 800718c:	68f8      	ldr	r0, [r7, #12]
 800718e:	f000 f917 	bl	80073c0 <I2C_ITSlaveSeqCplt>
 8007192:	e033      	b.n	80071fc <I2C_Slave_ISR_DMA+0x180>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	2210      	movs	r2, #16
 800719a:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 800719c:	e034      	b.n	8007208 <I2C_Slave_ISR_DMA+0x18c>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	2210      	movs	r2, #16
 80071a4:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80071aa:	f043 0204 	orr.w	r2, r3, #4
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80071b8:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80071ba:	69bb      	ldr	r3, [r7, #24]
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d003      	beq.n	80071c8 <I2C_Slave_ISR_DMA+0x14c>
 80071c0:	69bb      	ldr	r3, [r7, #24]
 80071c2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80071c6:	d11f      	bne.n	8007208 <I2C_Slave_ISR_DMA+0x18c>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80071c8:	7dfb      	ldrb	r3, [r7, #23]
 80071ca:	2b21      	cmp	r3, #33	@ 0x21
 80071cc:	d002      	beq.n	80071d4 <I2C_Slave_ISR_DMA+0x158>
 80071ce:	7dfb      	ldrb	r3, [r7, #23]
 80071d0:	2b29      	cmp	r3, #41	@ 0x29
 80071d2:	d103      	bne.n	80071dc <I2C_Slave_ISR_DMA+0x160>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	2221      	movs	r2, #33	@ 0x21
 80071d8:	631a      	str	r2, [r3, #48]	@ 0x30
 80071da:	e008      	b.n	80071ee <I2C_Slave_ISR_DMA+0x172>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80071dc:	7dfb      	ldrb	r3, [r7, #23]
 80071de:	2b22      	cmp	r3, #34	@ 0x22
 80071e0:	d002      	beq.n	80071e8 <I2C_Slave_ISR_DMA+0x16c>
 80071e2:	7dfb      	ldrb	r3, [r7, #23]
 80071e4:	2b2a      	cmp	r3, #42	@ 0x2a
 80071e6:	d102      	bne.n	80071ee <I2C_Slave_ISR_DMA+0x172>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	2222      	movs	r2, #34	@ 0x22
 80071ec:	631a      	str	r2, [r3, #48]	@ 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80071f2:	4619      	mov	r1, r3
 80071f4:	68f8      	ldr	r0, [r7, #12]
 80071f6:	f000 fbcb 	bl	8007990 <I2C_ITError>
      if (treatdmanack == 1U)
 80071fa:	e005      	b.n	8007208 <I2C_Slave_ISR_DMA+0x18c>
 80071fc:	e004      	b.n	8007208 <I2C_Slave_ISR_DMA+0x18c>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	2210      	movs	r2, #16
 8007204:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8007206:	e011      	b.n	800722c <I2C_Slave_ISR_DMA+0x1b0>
      if (treatdmanack == 1U)
 8007208:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800720a:	e00f      	b.n	800722c <I2C_Slave_ISR_DMA+0x1b0>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 800720c:	68bb      	ldr	r3, [r7, #8]
 800720e:	08db      	lsrs	r3, r3, #3
 8007210:	f003 0301 	and.w	r3, r3, #1
 8007214:	2b00      	cmp	r3, #0
 8007216:	d009      	beq.n	800722c <I2C_Slave_ISR_DMA+0x1b0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	08db      	lsrs	r3, r3, #3
 800721c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8007220:	2b00      	cmp	r3, #0
 8007222:	d003      	beq.n	800722c <I2C_Slave_ISR_DMA+0x1b0>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8007224:	68b9      	ldr	r1, [r7, #8]
 8007226:	68f8      	ldr	r0, [r7, #12]
 8007228:	f000 f809 	bl	800723e <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	2200      	movs	r2, #0
 8007230:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8007234:	2300      	movs	r3, #0
}
 8007236:	4618      	mov	r0, r3
 8007238:	3720      	adds	r7, #32
 800723a:	46bd      	mov	sp, r7
 800723c:	bd80      	pop	{r7, pc}

0800723e <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800723e:	b580      	push	{r7, lr}
 8007240:	b084      	sub	sp, #16
 8007242:	af00      	add	r7, sp, #0
 8007244:	6078      	str	r0, [r7, #4]
 8007246:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800724e:	b2db      	uxtb	r3, r3
 8007250:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8007254:	2b28      	cmp	r3, #40	@ 0x28
 8007256:	d16a      	bne.n	800732e <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	699b      	ldr	r3, [r3, #24]
 800725e:	0c1b      	lsrs	r3, r3, #16
 8007260:	b2db      	uxtb	r3, r3
 8007262:	f003 0301 	and.w	r3, r3, #1
 8007266:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	699b      	ldr	r3, [r3, #24]
 800726e:	0c1b      	lsrs	r3, r3, #16
 8007270:	b29b      	uxth	r3, r3
 8007272:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8007276:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	689b      	ldr	r3, [r3, #8]
 800727e:	b29b      	uxth	r3, r3
 8007280:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007284:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	68db      	ldr	r3, [r3, #12]
 800728c:	b29b      	uxth	r3, r3
 800728e:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8007292:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	68db      	ldr	r3, [r3, #12]
 8007298:	2b02      	cmp	r3, #2
 800729a:	d138      	bne.n	800730e <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 800729c:	897b      	ldrh	r3, [r7, #10]
 800729e:	09db      	lsrs	r3, r3, #7
 80072a0:	b29a      	uxth	r2, r3
 80072a2:	89bb      	ldrh	r3, [r7, #12]
 80072a4:	4053      	eors	r3, r2
 80072a6:	b29b      	uxth	r3, r3
 80072a8:	f003 0306 	and.w	r3, r3, #6
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d11c      	bne.n	80072ea <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 80072b0:	897b      	ldrh	r3, [r7, #10]
 80072b2:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80072b8:	1c5a      	adds	r2, r3, #1
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80072c2:	2b02      	cmp	r3, #2
 80072c4:	d13b      	bne.n	800733e <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	2200      	movs	r2, #0
 80072ca:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	2208      	movs	r2, #8
 80072d2:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	2200      	movs	r2, #0
 80072d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80072dc:	89ba      	ldrh	r2, [r7, #12]
 80072de:	7bfb      	ldrb	r3, [r7, #15]
 80072e0:	4619      	mov	r1, r3
 80072e2:	6878      	ldr	r0, [r7, #4]
 80072e4:	f7ff f9f3 	bl	80066ce <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80072e8:	e029      	b.n	800733e <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 80072ea:	893b      	ldrh	r3, [r7, #8]
 80072ec:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80072ee:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80072f2:	6878      	ldr	r0, [r7, #4]
 80072f4:	f000 fe04 	bl	8007f00 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	2200      	movs	r2, #0
 80072fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8007300:	89ba      	ldrh	r2, [r7, #12]
 8007302:	7bfb      	ldrb	r3, [r7, #15]
 8007304:	4619      	mov	r1, r3
 8007306:	6878      	ldr	r0, [r7, #4]
 8007308:	f7ff f9e1 	bl	80066ce <HAL_I2C_AddrCallback>
}
 800730c:	e017      	b.n	800733e <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800730e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007312:	6878      	ldr	r0, [r7, #4]
 8007314:	f000 fdf4 	bl	8007f00 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	2200      	movs	r2, #0
 800731c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8007320:	89ba      	ldrh	r2, [r7, #12]
 8007322:	7bfb      	ldrb	r3, [r7, #15]
 8007324:	4619      	mov	r1, r3
 8007326:	6878      	ldr	r0, [r7, #4]
 8007328:	f7ff f9d1 	bl	80066ce <HAL_I2C_AddrCallback>
}
 800732c:	e007      	b.n	800733e <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	2208      	movs	r2, #8
 8007334:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	2200      	movs	r2, #0
 800733a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 800733e:	bf00      	nop
 8007340:	3710      	adds	r7, #16
 8007342:	46bd      	mov	sp, r7
 8007344:	bd80      	pop	{r7, pc}

08007346 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8007346:	b580      	push	{r7, lr}
 8007348:	b082      	sub	sp, #8
 800734a:	af00      	add	r7, sp, #0
 800734c:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	2200      	movs	r2, #0
 8007352:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800735c:	b2db      	uxtb	r3, r3
 800735e:	2b21      	cmp	r3, #33	@ 0x21
 8007360:	d115      	bne.n	800738e <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	2220      	movs	r2, #32
 8007366:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	2211      	movs	r2, #17
 800736e:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	2200      	movs	r2, #0
 8007374:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8007376:	2101      	movs	r1, #1
 8007378:	6878      	ldr	r0, [r7, #4]
 800737a:	f000 fdc1 	bl	8007f00 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	2200      	movs	r2, #0
 8007382:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8007386:	6878      	ldr	r0, [r7, #4]
 8007388:	f016 fa42 	bl	801d810 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800738c:	e014      	b.n	80073b8 <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	2220      	movs	r2, #32
 8007392:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	2212      	movs	r2, #18
 800739a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	2200      	movs	r2, #0
 80073a0:	635a      	str	r2, [r3, #52]	@ 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80073a2:	2102      	movs	r1, #2
 80073a4:	6878      	ldr	r0, [r7, #4]
 80073a6:	f000 fdab 	bl	8007f00 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	2200      	movs	r2, #0
 80073ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 80073b2:	6878      	ldr	r0, [r7, #4]
 80073b4:	f016 fa56 	bl	801d864 <HAL_I2C_MasterRxCpltCallback>
}
 80073b8:	bf00      	nop
 80073ba:	3708      	adds	r7, #8
 80073bc:	46bd      	mov	sp, r7
 80073be:	bd80      	pop	{r7, pc}

080073c0 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 80073c0:	b580      	push	{r7, lr}
 80073c2:	b084      	sub	sp, #16
 80073c4:	af00      	add	r7, sp, #0
 80073c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	2200      	movs	r2, #0
 80073d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	0b9b      	lsrs	r3, r3, #14
 80073dc:	f003 0301 	and.w	r3, r3, #1
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d008      	beq.n	80073f6 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	681a      	ldr	r2, [r3, #0]
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80073f2:	601a      	str	r2, [r3, #0]
 80073f4:	e00d      	b.n	8007412 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	0bdb      	lsrs	r3, r3, #15
 80073fa:	f003 0301 	and.w	r3, r3, #1
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d007      	beq.n	8007412 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	681a      	ldr	r2, [r3, #0]
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007410:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007418:	b2db      	uxtb	r3, r3
 800741a:	2b29      	cmp	r3, #41	@ 0x29
 800741c:	d112      	bne.n	8007444 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	2228      	movs	r2, #40	@ 0x28
 8007422:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	2221      	movs	r2, #33	@ 0x21
 800742a:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800742c:	2101      	movs	r1, #1
 800742e:	6878      	ldr	r0, [r7, #4]
 8007430:	f000 fd66 	bl	8007f00 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	2200      	movs	r2, #0
 8007438:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800743c:	6878      	ldr	r0, [r7, #4]
 800743e:	f7ff f932 	bl	80066a6 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8007442:	e017      	b.n	8007474 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800744a:	b2db      	uxtb	r3, r3
 800744c:	2b2a      	cmp	r3, #42	@ 0x2a
 800744e:	d111      	bne.n	8007474 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	2228      	movs	r2, #40	@ 0x28
 8007454:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	2222      	movs	r2, #34	@ 0x22
 800745c:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800745e:	2102      	movs	r1, #2
 8007460:	6878      	ldr	r0, [r7, #4]
 8007462:	f000 fd4d 	bl	8007f00 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	2200      	movs	r2, #0
 800746a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800746e:	6878      	ldr	r0, [r7, #4]
 8007470:	f7ff f923 	bl	80066ba <HAL_I2C_SlaveRxCpltCallback>
}
 8007474:	bf00      	nop
 8007476:	3710      	adds	r7, #16
 8007478:	46bd      	mov	sp, r7
 800747a:	bd80      	pop	{r7, pc}

0800747c <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800747c:	b580      	push	{r7, lr}
 800747e:	b086      	sub	sp, #24
 8007480:	af00      	add	r7, sp, #0
 8007482:	6078      	str	r0, [r7, #4]
 8007484:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8007486:	683b      	ldr	r3, [r7, #0]
 8007488:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	2220      	movs	r2, #32
 8007490:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007498:	b2db      	uxtb	r3, r3
 800749a:	2b21      	cmp	r3, #33	@ 0x21
 800749c:	d107      	bne.n	80074ae <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800749e:	2101      	movs	r1, #1
 80074a0:	6878      	ldr	r0, [r7, #4]
 80074a2:	f000 fd2d 	bl	8007f00 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	2211      	movs	r2, #17
 80074aa:	631a      	str	r2, [r3, #48]	@ 0x30
 80074ac:	e00c      	b.n	80074c8 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80074b4:	b2db      	uxtb	r3, r3
 80074b6:	2b22      	cmp	r3, #34	@ 0x22
 80074b8:	d106      	bne.n	80074c8 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80074ba:	2102      	movs	r1, #2
 80074bc:	6878      	ldr	r0, [r7, #4]
 80074be:	f000 fd1f 	bl	8007f00 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	2212      	movs	r2, #18
 80074c6:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	6859      	ldr	r1, [r3, #4]
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681a      	ldr	r2, [r3, #0]
 80074d2:	4b4d      	ldr	r3, [pc, #308]	@ (8007608 <I2C_ITMasterCplt+0x18c>)
 80074d4:	400b      	ands	r3, r1
 80074d6:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	2200      	movs	r2, #0
 80074dc:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	4a4a      	ldr	r2, [pc, #296]	@ (800760c <I2C_ITMasterCplt+0x190>)
 80074e2:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 80074e4:	697b      	ldr	r3, [r7, #20]
 80074e6:	091b      	lsrs	r3, r3, #4
 80074e8:	f003 0301 	and.w	r3, r3, #1
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d009      	beq.n	8007504 <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	2210      	movs	r2, #16
 80074f6:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80074fc:	f043 0204 	orr.w	r2, r3, #4
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800750a:	b2db      	uxtb	r3, r3
 800750c:	2b60      	cmp	r3, #96	@ 0x60
 800750e:	d10b      	bne.n	8007528 <I2C_ITMasterCplt+0xac>
 8007510:	697b      	ldr	r3, [r7, #20]
 8007512:	089b      	lsrs	r3, r3, #2
 8007514:	f003 0301 	and.w	r3, r3, #1
 8007518:	2b00      	cmp	r3, #0
 800751a:	d005      	beq.n	8007528 <I2C_ITMasterCplt+0xac>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007522:	b2db      	uxtb	r3, r3
 8007524:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8007526:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8007528:	6878      	ldr	r0, [r7, #4]
 800752a:	f000 fb48 	bl	8007bbe <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007532:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800753a:	b2db      	uxtb	r3, r3
 800753c:	2b60      	cmp	r3, #96	@ 0x60
 800753e:	d002      	beq.n	8007546 <I2C_ITMasterCplt+0xca>
 8007540:	693b      	ldr	r3, [r7, #16]
 8007542:	2b00      	cmp	r3, #0
 8007544:	d006      	beq.n	8007554 <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800754a:	4619      	mov	r1, r3
 800754c:	6878      	ldr	r0, [r7, #4]
 800754e:	f000 fa1f 	bl	8007990 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8007552:	e054      	b.n	80075fe <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800755a:	b2db      	uxtb	r3, r3
 800755c:	2b21      	cmp	r3, #33	@ 0x21
 800755e:	d124      	bne.n	80075aa <I2C_ITMasterCplt+0x12e>
    hi2c->State = HAL_I2C_STATE_READY;
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	2220      	movs	r2, #32
 8007564:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	2200      	movs	r2, #0
 800756c:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007574:	b2db      	uxtb	r3, r3
 8007576:	2b40      	cmp	r3, #64	@ 0x40
 8007578:	d10b      	bne.n	8007592 <I2C_ITMasterCplt+0x116>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	2200      	movs	r2, #0
 800757e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	2200      	movs	r2, #0
 8007586:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 800758a:	6878      	ldr	r0, [r7, #4]
 800758c:	f7ff f8b7 	bl	80066fe <HAL_I2C_MemTxCpltCallback>
}
 8007590:	e035      	b.n	80075fe <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	2200      	movs	r2, #0
 8007596:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	2200      	movs	r2, #0
 800759e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80075a2:	6878      	ldr	r0, [r7, #4]
 80075a4:	f016 f934 	bl	801d810 <HAL_I2C_MasterTxCpltCallback>
}
 80075a8:	e029      	b.n	80075fe <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80075b0:	b2db      	uxtb	r3, r3
 80075b2:	2b22      	cmp	r3, #34	@ 0x22
 80075b4:	d123      	bne.n	80075fe <I2C_ITMasterCplt+0x182>
    hi2c->State = HAL_I2C_STATE_READY;
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	2220      	movs	r2, #32
 80075ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	2200      	movs	r2, #0
 80075c2:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80075ca:	b2db      	uxtb	r3, r3
 80075cc:	2b40      	cmp	r3, #64	@ 0x40
 80075ce:	d10b      	bne.n	80075e8 <I2C_ITMasterCplt+0x16c>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	2200      	movs	r2, #0
 80075d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	2200      	movs	r2, #0
 80075dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 80075e0:	6878      	ldr	r0, [r7, #4]
 80075e2:	f7ff f896 	bl	8006712 <HAL_I2C_MemRxCpltCallback>
}
 80075e6:	e00a      	b.n	80075fe <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	2200      	movs	r2, #0
 80075ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	2200      	movs	r2, #0
 80075f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80075f8:	6878      	ldr	r0, [r7, #4]
 80075fa:	f016 f933 	bl	801d864 <HAL_I2C_MasterRxCpltCallback>
}
 80075fe:	bf00      	nop
 8007600:	3718      	adds	r7, #24
 8007602:	46bd      	mov	sp, r7
 8007604:	bd80      	pop	{r7, pc}
 8007606:	bf00      	nop
 8007608:	fe00e800 	.word	0xfe00e800
 800760c:	ffff0000 	.word	0xffff0000

08007610 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8007610:	b580      	push	{r7, lr}
 8007612:	b086      	sub	sp, #24
 8007614:	af00      	add	r7, sp, #0
 8007616:	6078      	str	r0, [r7, #4]
 8007618:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8007622:	683b      	ldr	r3, [r7, #0]
 8007624:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800762a:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007632:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	2220      	movs	r2, #32
 800763a:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800763c:	7afb      	ldrb	r3, [r7, #11]
 800763e:	2b21      	cmp	r3, #33	@ 0x21
 8007640:	d002      	beq.n	8007648 <I2C_ITSlaveCplt+0x38>
 8007642:	7afb      	ldrb	r3, [r7, #11]
 8007644:	2b29      	cmp	r3, #41	@ 0x29
 8007646:	d108      	bne.n	800765a <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8007648:	f248 0101 	movw	r1, #32769	@ 0x8001
 800764c:	6878      	ldr	r0, [r7, #4]
 800764e:	f000 fc57 	bl	8007f00 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	2221      	movs	r2, #33	@ 0x21
 8007656:	631a      	str	r2, [r3, #48]	@ 0x30
 8007658:	e019      	b.n	800768e <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800765a:	7afb      	ldrb	r3, [r7, #11]
 800765c:	2b22      	cmp	r3, #34	@ 0x22
 800765e:	d002      	beq.n	8007666 <I2C_ITSlaveCplt+0x56>
 8007660:	7afb      	ldrb	r3, [r7, #11]
 8007662:	2b2a      	cmp	r3, #42	@ 0x2a
 8007664:	d108      	bne.n	8007678 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8007666:	f248 0102 	movw	r1, #32770	@ 0x8002
 800766a:	6878      	ldr	r0, [r7, #4]
 800766c:	f000 fc48 	bl	8007f00 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	2222      	movs	r2, #34	@ 0x22
 8007674:	631a      	str	r2, [r3, #48]	@ 0x30
 8007676:	e00a      	b.n	800768e <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8007678:	7afb      	ldrb	r3, [r7, #11]
 800767a:	2b28      	cmp	r3, #40	@ 0x28
 800767c:	d107      	bne.n	800768e <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 800767e:	f248 0103 	movw	r1, #32771	@ 0x8003
 8007682:	6878      	ldr	r0, [r7, #4]
 8007684:	f000 fc3c 	bl	8007f00 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	2200      	movs	r2, #0
 800768c:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	685a      	ldr	r2, [r3, #4]
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800769c:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	6859      	ldr	r1, [r3, #4]
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681a      	ldr	r2, [r3, #0]
 80076a8:	4b8c      	ldr	r3, [pc, #560]	@ (80078dc <I2C_ITSlaveCplt+0x2cc>)
 80076aa:	400b      	ands	r3, r1
 80076ac:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80076ae:	6878      	ldr	r0, [r7, #4]
 80076b0:	f000 fa85 	bl	8007bbe <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80076b4:	693b      	ldr	r3, [r7, #16]
 80076b6:	0b9b      	lsrs	r3, r3, #14
 80076b8:	f003 0301 	and.w	r3, r3, #1
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d013      	beq.n	80076e8 <I2C_ITSlaveCplt+0xd8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	681a      	ldr	r2, [r3, #0]
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80076ce:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d020      	beq.n	800771a <I2C_ITSlaveCplt+0x10a>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	685b      	ldr	r3, [r3, #4]
 80076e0:	b29a      	uxth	r2, r3
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80076e6:	e018      	b.n	800771a <I2C_ITSlaveCplt+0x10a>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80076e8:	693b      	ldr	r3, [r7, #16]
 80076ea:	0bdb      	lsrs	r3, r3, #15
 80076ec:	f003 0301 	and.w	r3, r3, #1
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d012      	beq.n	800771a <I2C_ITSlaveCplt+0x10a>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	681a      	ldr	r2, [r3, #0]
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007702:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007708:	2b00      	cmp	r3, #0
 800770a:	d006      	beq.n	800771a <I2C_ITSlaveCplt+0x10a>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	685b      	ldr	r3, [r3, #4]
 8007714:	b29a      	uxth	r2, r3
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800771a:	697b      	ldr	r3, [r7, #20]
 800771c:	089b      	lsrs	r3, r3, #2
 800771e:	f003 0301 	and.w	r3, r3, #1
 8007722:	2b00      	cmp	r3, #0
 8007724:	d020      	beq.n	8007768 <I2C_ITSlaveCplt+0x158>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8007726:	697b      	ldr	r3, [r7, #20]
 8007728:	f023 0304 	bic.w	r3, r3, #4
 800772c:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007738:	b2d2      	uxtb	r2, r2
 800773a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007740:	1c5a      	adds	r2, r3, #1
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	625a      	str	r2, [r3, #36]	@ 0x24

    if (hi2c->XferSize > 0U)
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800774a:	2b00      	cmp	r3, #0
 800774c:	d00c      	beq.n	8007768 <I2C_ITSlaveCplt+0x158>
    {
      hi2c->XferSize--;
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007752:	3b01      	subs	r3, #1
 8007754:	b29a      	uxth	r2, r3
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800775e:	b29b      	uxth	r3, r3
 8007760:	3b01      	subs	r3, #1
 8007762:	b29a      	uxth	r2, r3
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800776c:	b29b      	uxth	r3, r3
 800776e:	2b00      	cmp	r3, #0
 8007770:	d005      	beq.n	800777e <I2C_ITSlaveCplt+0x16e>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007776:	f043 0204 	orr.w	r2, r3, #4
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800777e:	697b      	ldr	r3, [r7, #20]
 8007780:	091b      	lsrs	r3, r3, #4
 8007782:	f003 0301 	and.w	r3, r3, #1
 8007786:	2b00      	cmp	r3, #0
 8007788:	d04a      	beq.n	8007820 <I2C_ITSlaveCplt+0x210>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 800778a:	693b      	ldr	r3, [r7, #16]
 800778c:	091b      	lsrs	r3, r3, #4
 800778e:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8007792:	2b00      	cmp	r3, #0
 8007794:	d044      	beq.n	8007820 <I2C_ITSlaveCplt+0x210>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800779a:	b29b      	uxth	r3, r3
 800779c:	2b00      	cmp	r3, #0
 800779e:	d128      	bne.n	80077f2 <I2C_ITSlaveCplt+0x1e2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80077a6:	b2db      	uxtb	r3, r3
 80077a8:	2b28      	cmp	r3, #40	@ 0x28
 80077aa:	d108      	bne.n	80077be <I2C_ITSlaveCplt+0x1ae>
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80077b2:	d104      	bne.n	80077be <I2C_ITSlaveCplt+0x1ae>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80077b4:	6979      	ldr	r1, [r7, #20]
 80077b6:	6878      	ldr	r0, [r7, #4]
 80077b8:	f000 f894 	bl	80078e4 <I2C_ITListenCplt>
 80077bc:	e030      	b.n	8007820 <I2C_ITSlaveCplt+0x210>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80077c4:	b2db      	uxtb	r3, r3
 80077c6:	2b29      	cmp	r3, #41	@ 0x29
 80077c8:	d10e      	bne.n	80077e8 <I2C_ITSlaveCplt+0x1d8>
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80077d0:	d00a      	beq.n	80077e8 <I2C_ITSlaveCplt+0x1d8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	2210      	movs	r2, #16
 80077d8:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80077da:	6878      	ldr	r0, [r7, #4]
 80077dc:	f000 f9ef 	bl	8007bbe <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80077e0:	6878      	ldr	r0, [r7, #4]
 80077e2:	f7ff fded 	bl	80073c0 <I2C_ITSlaveSeqCplt>
 80077e6:	e01b      	b.n	8007820 <I2C_ITSlaveCplt+0x210>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	2210      	movs	r2, #16
 80077ee:	61da      	str	r2, [r3, #28]
 80077f0:	e016      	b.n	8007820 <I2C_ITSlaveCplt+0x210>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	2210      	movs	r2, #16
 80077f8:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80077fe:	f043 0204 	orr.w	r2, r3, #4
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	2b00      	cmp	r3, #0
 800780a:	d003      	beq.n	8007814 <I2C_ITSlaveCplt+0x204>
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007812:	d105      	bne.n	8007820 <I2C_ITSlaveCplt+0x210>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007818:	4619      	mov	r1, r3
 800781a:	6878      	ldr	r0, [r7, #4]
 800781c:	f000 f8b8 	bl	8007990 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	2200      	movs	r2, #0
 8007824:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	2200      	movs	r2, #0
 800782c:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007832:	2b00      	cmp	r3, #0
 8007834:	d010      	beq.n	8007858 <I2C_ITSlaveCplt+0x248>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800783a:	4619      	mov	r1, r3
 800783c:	6878      	ldr	r0, [r7, #4]
 800783e:	f000 f8a7 	bl	8007990 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007848:	b2db      	uxtb	r3, r3
 800784a:	2b28      	cmp	r3, #40	@ 0x28
 800784c:	d141      	bne.n	80078d2 <I2C_ITSlaveCplt+0x2c2>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800784e:	6979      	ldr	r1, [r7, #20]
 8007850:	6878      	ldr	r0, [r7, #4]
 8007852:	f000 f847 	bl	80078e4 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007856:	e03c      	b.n	80078d2 <I2C_ITSlaveCplt+0x2c2>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800785c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8007860:	d014      	beq.n	800788c <I2C_ITSlaveCplt+0x27c>
    I2C_ITSlaveSeqCplt(hi2c);
 8007862:	6878      	ldr	r0, [r7, #4]
 8007864:	f7ff fdac 	bl	80073c0 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	4a1d      	ldr	r2, [pc, #116]	@ (80078e0 <I2C_ITSlaveCplt+0x2d0>)
 800786c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	2220      	movs	r2, #32
 8007872:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	2200      	movs	r2, #0
 800787a:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	2200      	movs	r2, #0
 8007880:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8007884:	6878      	ldr	r0, [r7, #4]
 8007886:	f7fe ff30 	bl	80066ea <HAL_I2C_ListenCpltCallback>
}
 800788a:	e022      	b.n	80078d2 <I2C_ITSlaveCplt+0x2c2>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007892:	b2db      	uxtb	r3, r3
 8007894:	2b22      	cmp	r3, #34	@ 0x22
 8007896:	d10e      	bne.n	80078b6 <I2C_ITSlaveCplt+0x2a6>
    hi2c->State = HAL_I2C_STATE_READY;
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	2220      	movs	r2, #32
 800789c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	2200      	movs	r2, #0
 80078a4:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	2200      	movs	r2, #0
 80078aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80078ae:	6878      	ldr	r0, [r7, #4]
 80078b0:	f7fe ff03 	bl	80066ba <HAL_I2C_SlaveRxCpltCallback>
}
 80078b4:	e00d      	b.n	80078d2 <I2C_ITSlaveCplt+0x2c2>
    hi2c->State = HAL_I2C_STATE_READY;
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	2220      	movs	r2, #32
 80078ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	2200      	movs	r2, #0
 80078c2:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	2200      	movs	r2, #0
 80078c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80078cc:	6878      	ldr	r0, [r7, #4]
 80078ce:	f7fe feea 	bl	80066a6 <HAL_I2C_SlaveTxCpltCallback>
}
 80078d2:	bf00      	nop
 80078d4:	3718      	adds	r7, #24
 80078d6:	46bd      	mov	sp, r7
 80078d8:	bd80      	pop	{r7, pc}
 80078da:	bf00      	nop
 80078dc:	fe00e800 	.word	0xfe00e800
 80078e0:	ffff0000 	.word	0xffff0000

080078e4 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80078e4:	b580      	push	{r7, lr}
 80078e6:	b082      	sub	sp, #8
 80078e8:	af00      	add	r7, sp, #0
 80078ea:	6078      	str	r0, [r7, #4]
 80078ec:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	4a26      	ldr	r2, [pc, #152]	@ (800798c <I2C_ITListenCplt+0xa8>)
 80078f2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	2200      	movs	r2, #0
 80078f8:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	2220      	movs	r2, #32
 80078fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	2200      	movs	r2, #0
 8007906:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	2200      	movs	r2, #0
 800790e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8007910:	683b      	ldr	r3, [r7, #0]
 8007912:	089b      	lsrs	r3, r3, #2
 8007914:	f003 0301 	and.w	r3, r3, #1
 8007918:	2b00      	cmp	r3, #0
 800791a:	d022      	beq.n	8007962 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007926:	b2d2      	uxtb	r2, r2
 8007928:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800792e:	1c5a      	adds	r2, r3, #1
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	625a      	str	r2, [r3, #36]	@ 0x24

    if (hi2c->XferSize > 0U)
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007938:	2b00      	cmp	r3, #0
 800793a:	d012      	beq.n	8007962 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007940:	3b01      	subs	r3, #1
 8007942:	b29a      	uxth	r2, r3
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800794c:	b29b      	uxth	r3, r3
 800794e:	3b01      	subs	r3, #1
 8007950:	b29a      	uxth	r2, r3
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800795a:	f043 0204 	orr.w	r2, r3, #4
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8007962:	f248 0103 	movw	r1, #32771	@ 0x8003
 8007966:	6878      	ldr	r0, [r7, #4]
 8007968:	f000 faca 	bl	8007f00 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	2210      	movs	r2, #16
 8007972:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	2200      	movs	r2, #0
 8007978:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 800797c:	6878      	ldr	r0, [r7, #4]
 800797e:	f7fe feb4 	bl	80066ea <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8007982:	bf00      	nop
 8007984:	3708      	adds	r7, #8
 8007986:	46bd      	mov	sp, r7
 8007988:	bd80      	pop	{r7, pc}
 800798a:	bf00      	nop
 800798c:	ffff0000 	.word	0xffff0000

08007990 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8007990:	b580      	push	{r7, lr}
 8007992:	b084      	sub	sp, #16
 8007994:	af00      	add	r7, sp, #0
 8007996:	6078      	str	r0, [r7, #4]
 8007998:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80079a0:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	2200      	movs	r2, #0
 80079a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	4a6d      	ldr	r2, [pc, #436]	@ (8007b64 <I2C_ITError+0x1d4>)
 80079ae:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	2200      	movs	r2, #0
 80079b4:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80079ba:	683b      	ldr	r3, [r7, #0]
 80079bc:	431a      	orrs	r2, r3
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 80079c2:	7bfb      	ldrb	r3, [r7, #15]
 80079c4:	2b28      	cmp	r3, #40	@ 0x28
 80079c6:	d005      	beq.n	80079d4 <I2C_ITError+0x44>
 80079c8:	7bfb      	ldrb	r3, [r7, #15]
 80079ca:	2b29      	cmp	r3, #41	@ 0x29
 80079cc:	d002      	beq.n	80079d4 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 80079ce:	7bfb      	ldrb	r3, [r7, #15]
 80079d0:	2b2a      	cmp	r3, #42	@ 0x2a
 80079d2:	d10b      	bne.n	80079ec <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80079d4:	2103      	movs	r1, #3
 80079d6:	6878      	ldr	r0, [r7, #4]
 80079d8:	f000 fa92 	bl	8007f00 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	2228      	movs	r2, #40	@ 0x28
 80079e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	4a60      	ldr	r2, [pc, #384]	@ (8007b68 <I2C_ITError+0x1d8>)
 80079e8:	635a      	str	r2, [r3, #52]	@ 0x34
 80079ea:	e030      	b.n	8007a4e <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80079ec:	f248 0103 	movw	r1, #32771	@ 0x8003
 80079f0:	6878      	ldr	r0, [r7, #4]
 80079f2:	f000 fa85 	bl	8007f00 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80079f6:	6878      	ldr	r0, [r7, #4]
 80079f8:	f000 f8e1 	bl	8007bbe <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007a02:	b2db      	uxtb	r3, r3
 8007a04:	2b60      	cmp	r3, #96	@ 0x60
 8007a06:	d01f      	beq.n	8007a48 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	2220      	movs	r2, #32
 8007a0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	699b      	ldr	r3, [r3, #24]
 8007a16:	f003 0320 	and.w	r3, r3, #32
 8007a1a:	2b20      	cmp	r3, #32
 8007a1c:	d114      	bne.n	8007a48 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	699b      	ldr	r3, [r3, #24]
 8007a24:	f003 0310 	and.w	r3, r3, #16
 8007a28:	2b10      	cmp	r3, #16
 8007a2a:	d109      	bne.n	8007a40 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	2210      	movs	r2, #16
 8007a32:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a38:	f043 0204 	orr.w	r2, r3, #4
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	2220      	movs	r2, #32
 8007a46:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	2200      	movs	r2, #0
 8007a4c:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a52:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d039      	beq.n	8007ad0 <I2C_ITError+0x140>
 8007a5c:	68bb      	ldr	r3, [r7, #8]
 8007a5e:	2b11      	cmp	r3, #17
 8007a60:	d002      	beq.n	8007a68 <I2C_ITError+0xd8>
 8007a62:	68bb      	ldr	r3, [r7, #8]
 8007a64:	2b21      	cmp	r3, #33	@ 0x21
 8007a66:	d133      	bne.n	8007ad0 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007a72:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007a76:	d107      	bne.n	8007a88 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	681a      	ldr	r2, [r3, #0]
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007a86:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a8c:	4618      	mov	r0, r3
 8007a8e:	f7fc fb9b 	bl	80041c8 <HAL_DMA_GetState>
 8007a92:	4603      	mov	r3, r0
 8007a94:	2b01      	cmp	r3, #1
 8007a96:	d017      	beq.n	8007ac8 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a9c:	4a33      	ldr	r2, [pc, #204]	@ (8007b6c <I2C_ITError+0x1dc>)
 8007a9e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007aac:	4618      	mov	r0, r3
 8007aae:	f7fc f9df 	bl	8003e70 <HAL_DMA_Abort_IT>
 8007ab2:	4603      	mov	r3, r0
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d04d      	beq.n	8007b54 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007abc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007abe:	687a      	ldr	r2, [r7, #4]
 8007ac0:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8007ac2:	4610      	mov	r0, r2
 8007ac4:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007ac6:	e045      	b.n	8007b54 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8007ac8:	6878      	ldr	r0, [r7, #4]
 8007aca:	f000 f851 	bl	8007b70 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007ace:	e041      	b.n	8007b54 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d039      	beq.n	8007b4c <I2C_ITError+0x1bc>
 8007ad8:	68bb      	ldr	r3, [r7, #8]
 8007ada:	2b12      	cmp	r3, #18
 8007adc:	d002      	beq.n	8007ae4 <I2C_ITError+0x154>
 8007ade:	68bb      	ldr	r3, [r7, #8]
 8007ae0:	2b22      	cmp	r3, #34	@ 0x22
 8007ae2:	d133      	bne.n	8007b4c <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007aee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007af2:	d107      	bne.n	8007b04 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	681a      	ldr	r2, [r3, #0]
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007b02:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b08:	4618      	mov	r0, r3
 8007b0a:	f7fc fb5d 	bl	80041c8 <HAL_DMA_GetState>
 8007b0e:	4603      	mov	r3, r0
 8007b10:	2b01      	cmp	r3, #1
 8007b12:	d017      	beq.n	8007b44 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b18:	4a14      	ldr	r2, [pc, #80]	@ (8007b6c <I2C_ITError+0x1dc>)
 8007b1a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	2200      	movs	r2, #0
 8007b20:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b28:	4618      	mov	r0, r3
 8007b2a:	f7fc f9a1 	bl	8003e70 <HAL_DMA_Abort_IT>
 8007b2e:	4603      	mov	r3, r0
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d011      	beq.n	8007b58 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b38:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007b3a:	687a      	ldr	r2, [r7, #4]
 8007b3c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8007b3e:	4610      	mov	r0, r2
 8007b40:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007b42:	e009      	b.n	8007b58 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8007b44:	6878      	ldr	r0, [r7, #4]
 8007b46:	f000 f813 	bl	8007b70 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007b4a:	e005      	b.n	8007b58 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8007b4c:	6878      	ldr	r0, [r7, #4]
 8007b4e:	f000 f80f 	bl	8007b70 <I2C_TreatErrorCallback>
  }
}
 8007b52:	e002      	b.n	8007b5a <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007b54:	bf00      	nop
 8007b56:	e000      	b.n	8007b5a <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007b58:	bf00      	nop
}
 8007b5a:	bf00      	nop
 8007b5c:	3710      	adds	r7, #16
 8007b5e:	46bd      	mov	sp, r7
 8007b60:	bd80      	pop	{r7, pc}
 8007b62:	bf00      	nop
 8007b64:	ffff0000 	.word	0xffff0000
 8007b68:	080069d3 	.word	0x080069d3
 8007b6c:	08007d57 	.word	0x08007d57

08007b70 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8007b70:	b580      	push	{r7, lr}
 8007b72:	b082      	sub	sp, #8
 8007b74:	af00      	add	r7, sp, #0
 8007b76:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007b7e:	b2db      	uxtb	r3, r3
 8007b80:	2b60      	cmp	r3, #96	@ 0x60
 8007b82:	d10e      	bne.n	8007ba2 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	2220      	movs	r2, #32
 8007b88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	2200      	movs	r2, #0
 8007b90:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	2200      	movs	r2, #0
 8007b96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8007b9a:	6878      	ldr	r0, [r7, #4]
 8007b9c:	f7fe fdcd 	bl	800673a <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007ba0:	e009      	b.n	8007bb6 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	2200      	movs	r2, #0
 8007ba6:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	2200      	movs	r2, #0
 8007bac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8007bb0:	6878      	ldr	r0, [r7, #4]
 8007bb2:	f7fe fdb8 	bl	8006726 <HAL_I2C_ErrorCallback>
}
 8007bb6:	bf00      	nop
 8007bb8:	3708      	adds	r7, #8
 8007bba:	46bd      	mov	sp, r7
 8007bbc:	bd80      	pop	{r7, pc}

08007bbe <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8007bbe:	b480      	push	{r7}
 8007bc0:	b083      	sub	sp, #12
 8007bc2:	af00      	add	r7, sp, #0
 8007bc4:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	699b      	ldr	r3, [r3, #24]
 8007bcc:	f003 0302 	and.w	r3, r3, #2
 8007bd0:	2b02      	cmp	r3, #2
 8007bd2:	d103      	bne.n	8007bdc <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	2200      	movs	r2, #0
 8007bda:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	699b      	ldr	r3, [r3, #24]
 8007be2:	f003 0301 	and.w	r3, r3, #1
 8007be6:	2b01      	cmp	r3, #1
 8007be8:	d007      	beq.n	8007bfa <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	699a      	ldr	r2, [r3, #24]
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	f042 0201 	orr.w	r2, r2, #1
 8007bf8:	619a      	str	r2, [r3, #24]
  }
}
 8007bfa:	bf00      	nop
 8007bfc:	370c      	adds	r7, #12
 8007bfe:	46bd      	mov	sp, r7
 8007c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c04:	4770      	bx	lr

08007c06 <I2C_DMAMasterTransmitCplt>:
  * @brief  DMA I2C master transmit process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007c06:	b580      	push	{r7, lr}
 8007c08:	b084      	sub	sp, #16
 8007c0a:	af00      	add	r7, sp, #0
 8007c0c:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c12:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	681a      	ldr	r2, [r3, #0]
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007c22:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007c28:	b29b      	uxth	r3, r3
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d104      	bne.n	8007c38 <I2C_DMAMasterTransmitCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8007c2e:	2120      	movs	r1, #32
 8007c30:	68f8      	ldr	r0, [r7, #12]
 8007c32:	f000 f8e1 	bl	8007df8 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 8007c36:	e02d      	b.n	8007c94 <I2C_DMAMasterTransmitCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c3c:	68fa      	ldr	r2, [r7, #12]
 8007c3e:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 8007c40:	441a      	add	r2, r3
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007c4a:	b29b      	uxth	r3, r3
 8007c4c:	2bff      	cmp	r3, #255	@ 0xff
 8007c4e:	d903      	bls.n	8007c58 <I2C_DMAMasterTransmitCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	22ff      	movs	r2, #255	@ 0xff
 8007c54:	851a      	strh	r2, [r3, #40]	@ 0x28
 8007c56:	e004      	b.n	8007c62 <I2C_DMAMasterTransmitCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007c5c:	b29a      	uxth	r2, r3
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c6a:	4619      	mov	r1, r3
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	3328      	adds	r3, #40	@ 0x28
 8007c72:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 8007c78:	f7fc f82a 	bl	8003cd0 <HAL_DMA_Start_IT>
 8007c7c:	4603      	mov	r3, r0
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d004      	beq.n	8007c8c <I2C_DMAMasterTransmitCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8007c82:	2110      	movs	r1, #16
 8007c84:	68f8      	ldr	r0, [r7, #12]
 8007c86:	f7ff fe83 	bl	8007990 <I2C_ITError>
}
 8007c8a:	e003      	b.n	8007c94 <I2C_DMAMasterTransmitCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 8007c8c:	2140      	movs	r1, #64	@ 0x40
 8007c8e:	68f8      	ldr	r0, [r7, #12]
 8007c90:	f000 f8b2 	bl	8007df8 <I2C_Enable_IRQ>
}
 8007c94:	bf00      	nop
 8007c96:	3710      	adds	r7, #16
 8007c98:	46bd      	mov	sp, r7
 8007c9a:	bd80      	pop	{r7, pc}

08007c9c <I2C_DMASlaveReceiveCplt>:
  * @brief  DMA I2C slave receive process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMASlaveReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007c9c:	b580      	push	{r7, lr}
 8007c9e:	b084      	sub	sp, #16
 8007ca0:	af00      	add	r7, sp, #0
 8007ca2:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ca8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpoptions = hi2c->XferOptions;
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007cae:	60bb      	str	r3, [r7, #8]

  if ((I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U) && \
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	685b      	ldr	r3, [r3, #4]
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d10e      	bne.n	8007cda <I2C_DMASlaveReceiveCplt+0x3e>
 8007cbc:	68bb      	ldr	r3, [r7, #8]
 8007cbe:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8007cc2:	d00a      	beq.n	8007cda <I2C_DMASlaveReceiveCplt+0x3e>
      (tmpoptions != I2C_NO_OPTION_FRAME))
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	681a      	ldr	r2, [r3, #0]
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007cd2:	601a      	str	r2, [r3, #0]

    /* Call I2C Slave Sequential complete process */
    I2C_ITSlaveSeqCplt(hi2c);
 8007cd4:	68f8      	ldr	r0, [r7, #12]
 8007cd6:	f7ff fb73 	bl	80073c0 <I2C_ITSlaveSeqCplt>
  {
    /* No specific action, Master fully manage the generation of STOP condition */
    /* Mean that this generation can arrive at any time, at the end or during DMA process */
    /* So STOP condition should be manage through Interrupt treatment */
  }
}
 8007cda:	bf00      	nop
 8007cdc:	3710      	adds	r7, #16
 8007cde:	46bd      	mov	sp, r7
 8007ce0:	bd80      	pop	{r7, pc}

08007ce2 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8007ce2:	b580      	push	{r7, lr}
 8007ce4:	b084      	sub	sp, #16
 8007ce6:	af00      	add	r7, sp, #0
 8007ce8:	6078      	str	r0, [r7, #4]
  uint32_t treatdmaerror = 0U;
 8007cea:	2300      	movs	r3, #0
 8007cec:	60fb      	str	r3, [r7, #12]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cf2:	60bb      	str	r3, [r7, #8]

  if (hi2c->hdmatx != NULL)
 8007cf4:	68bb      	ldr	r3, [r7, #8]
 8007cf6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d007      	beq.n	8007d0c <I2C_DMAError+0x2a>
  {
    if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 8007cfc:	68bb      	ldr	r3, [r7, #8]
 8007cfe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	685b      	ldr	r3, [r3, #4]
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d101      	bne.n	8007d0c <I2C_DMAError+0x2a>
    {
      treatdmaerror = 1U;
 8007d08:	2301      	movs	r3, #1
 8007d0a:	60fb      	str	r3, [r7, #12]
    }
  }

  if (hi2c->hdmarx != NULL)
 8007d0c:	68bb      	ldr	r3, [r7, #8]
 8007d0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d007      	beq.n	8007d24 <I2C_DMAError+0x42>
  {
    if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 8007d14:	68bb      	ldr	r3, [r7, #8]
 8007d16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	685b      	ldr	r3, [r3, #4]
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d101      	bne.n	8007d24 <I2C_DMAError+0x42>
    {
      treatdmaerror = 1U;
 8007d20:	2301      	movs	r3, #1
 8007d22:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Check if a FIFO error is detected, if true normal use case, so no specific action to perform */
  if (!((HAL_DMA_GetError(hdma) == HAL_DMA_ERROR_FE)) && (treatdmaerror != 0U))
 8007d24:	6878      	ldr	r0, [r7, #4]
 8007d26:	f7fc fa5d 	bl	80041e4 <HAL_DMA_GetError>
 8007d2a:	4603      	mov	r3, r0
 8007d2c:	2b02      	cmp	r3, #2
 8007d2e:	d00e      	beq.n	8007d4e <I2C_DMAError+0x6c>
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d00b      	beq.n	8007d4e <I2C_DMAError+0x6c>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8007d36:	68bb      	ldr	r3, [r7, #8]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	685a      	ldr	r2, [r3, #4]
 8007d3c:	68bb      	ldr	r3, [r7, #8]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007d44:	605a      	str	r2, [r3, #4]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8007d46:	2110      	movs	r1, #16
 8007d48:	68b8      	ldr	r0, [r7, #8]
 8007d4a:	f7ff fe21 	bl	8007990 <I2C_ITError>
  }
}
 8007d4e:	bf00      	nop
 8007d50:	3710      	adds	r7, #16
 8007d52:	46bd      	mov	sp, r7
 8007d54:	bd80      	pop	{r7, pc}

08007d56 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8007d56:	b580      	push	{r7, lr}
 8007d58:	b084      	sub	sp, #16
 8007d5a:	af00      	add	r7, sp, #0
 8007d5c:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d62:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d003      	beq.n	8007d74 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d70:	2200      	movs	r2, #0
 8007d72:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d003      	beq.n	8007d84 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d80:	2200      	movs	r2, #0
 8007d82:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  I2C_TreatErrorCallback(hi2c);
 8007d84:	68f8      	ldr	r0, [r7, #12]
 8007d86:	f7ff fef3 	bl	8007b70 <I2C_TreatErrorCallback>
}
 8007d8a:	bf00      	nop
 8007d8c:	3710      	adds	r7, #16
 8007d8e:	46bd      	mov	sp, r7
 8007d90:	bd80      	pop	{r7, pc}
	...

08007d94 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8007d94:	b480      	push	{r7}
 8007d96:	b087      	sub	sp, #28
 8007d98:	af00      	add	r7, sp, #0
 8007d9a:	60f8      	str	r0, [r7, #12]
 8007d9c:	607b      	str	r3, [r7, #4]
 8007d9e:	460b      	mov	r3, r1
 8007da0:	817b      	strh	r3, [r7, #10]
 8007da2:	4613      	mov	r3, r2
 8007da4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007da6:	897b      	ldrh	r3, [r7, #10]
 8007da8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007dac:	7a7b      	ldrb	r3, [r7, #9]
 8007dae:	041b      	lsls	r3, r3, #16
 8007db0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007db4:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007dba:	6a3b      	ldr	r3, [r7, #32]
 8007dbc:	4313      	orrs	r3, r2
 8007dbe:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007dc2:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	685a      	ldr	r2, [r3, #4]
 8007dca:	6a3b      	ldr	r3, [r7, #32]
 8007dcc:	0d5b      	lsrs	r3, r3, #21
 8007dce:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8007dd2:	4b08      	ldr	r3, [pc, #32]	@ (8007df4 <I2C_TransferConfig+0x60>)
 8007dd4:	430b      	orrs	r3, r1
 8007dd6:	43db      	mvns	r3, r3
 8007dd8:	ea02 0103 	and.w	r1, r2, r3
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	697a      	ldr	r2, [r7, #20]
 8007de2:	430a      	orrs	r2, r1
 8007de4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8007de6:	bf00      	nop
 8007de8:	371c      	adds	r7, #28
 8007dea:	46bd      	mov	sp, r7
 8007dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007df0:	4770      	bx	lr
 8007df2:	bf00      	nop
 8007df4:	03ff63ff 	.word	0x03ff63ff

08007df8 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8007df8:	b480      	push	{r7}
 8007dfa:	b085      	sub	sp, #20
 8007dfc:	af00      	add	r7, sp, #0
 8007dfe:	6078      	str	r0, [r7, #4]
 8007e00:	460b      	mov	r3, r1
 8007e02:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8007e04:	2300      	movs	r3, #0
 8007e06:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e0c:	4a39      	ldr	r2, [pc, #228]	@ (8007ef4 <I2C_Enable_IRQ+0xfc>)
 8007e0e:	4293      	cmp	r3, r2
 8007e10:	d032      	beq.n	8007e78 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8007e16:	4a38      	ldr	r2, [pc, #224]	@ (8007ef8 <I2C_Enable_IRQ+0x100>)
 8007e18:	4293      	cmp	r3, r2
 8007e1a:	d02d      	beq.n	8007e78 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8007e20:	4a36      	ldr	r2, [pc, #216]	@ (8007efc <I2C_Enable_IRQ+0x104>)
 8007e22:	4293      	cmp	r3, r2
 8007e24:	d028      	beq.n	8007e78 <I2C_Enable_IRQ+0x80>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8007e26:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	da03      	bge.n	8007e36 <I2C_Enable_IRQ+0x3e>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8007e34:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8007e36:	887b      	ldrh	r3, [r7, #2]
 8007e38:	f003 0301 	and.w	r3, r3, #1
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d003      	beq.n	8007e48 <I2C_Enable_IRQ+0x50>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 8007e46:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8007e48:	887b      	ldrh	r3, [r7, #2]
 8007e4a:	f003 0302 	and.w	r3, r3, #2
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d003      	beq.n	8007e5a <I2C_Enable_IRQ+0x62>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 8007e58:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8007e5a:	887b      	ldrh	r3, [r7, #2]
 8007e5c:	2b10      	cmp	r3, #16
 8007e5e:	d103      	bne.n	8007e68 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8007e66:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8007e68:	887b      	ldrh	r3, [r7, #2]
 8007e6a:	2b20      	cmp	r3, #32
 8007e6c:	d133      	bne.n	8007ed6 <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	f043 0320 	orr.w	r3, r3, #32
 8007e74:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8007e76:	e02e      	b.n	8007ed6 <I2C_Enable_IRQ+0xde>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8007e78:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	da03      	bge.n	8007e88 <I2C_Enable_IRQ+0x90>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8007e86:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8007e88:	887b      	ldrh	r3, [r7, #2]
 8007e8a:	f003 0301 	and.w	r3, r3, #1
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d003      	beq.n	8007e9a <I2C_Enable_IRQ+0xa2>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 8007e98:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8007e9a:	887b      	ldrh	r3, [r7, #2]
 8007e9c:	f003 0302 	and.w	r3, r3, #2
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d003      	beq.n	8007eac <I2C_Enable_IRQ+0xb4>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 8007eaa:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8007eac:	887b      	ldrh	r3, [r7, #2]
 8007eae:	2b10      	cmp	r3, #16
 8007eb0:	d103      	bne.n	8007eba <I2C_Enable_IRQ+0xc2>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8007eb8:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8007eba:	887b      	ldrh	r3, [r7, #2]
 8007ebc:	2b20      	cmp	r3, #32
 8007ebe:	d103      	bne.n	8007ec8 <I2C_Enable_IRQ+0xd0>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8007ec6:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8007ec8:	887b      	ldrh	r3, [r7, #2]
 8007eca:	2b40      	cmp	r3, #64	@ 0x40
 8007ecc:	d103      	bne.n	8007ed6 <I2C_Enable_IRQ+0xde>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007ed4:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	6819      	ldr	r1, [r3, #0]
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	68fa      	ldr	r2, [r7, #12]
 8007ee2:	430a      	orrs	r2, r1
 8007ee4:	601a      	str	r2, [r3, #0]
}
 8007ee6:	bf00      	nop
 8007ee8:	3714      	adds	r7, #20
 8007eea:	46bd      	mov	sp, r7
 8007eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ef0:	4770      	bx	lr
 8007ef2:	bf00      	nop
 8007ef4:	08006bdb 	.word	0x08006bdb
 8007ef8:	0800707d 	.word	0x0800707d
 8007efc:	08006de1 	.word	0x08006de1

08007f00 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8007f00:	b480      	push	{r7}
 8007f02:	b085      	sub	sp, #20
 8007f04:	af00      	add	r7, sp, #0
 8007f06:	6078      	str	r0, [r7, #4]
 8007f08:	460b      	mov	r3, r1
 8007f0a:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8007f0c:	2300      	movs	r3, #0
 8007f0e:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8007f10:	887b      	ldrh	r3, [r7, #2]
 8007f12:	f003 0301 	and.w	r3, r3, #1
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d00f      	beq.n	8007f3a <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 8007f20:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007f28:	b2db      	uxtb	r3, r3
 8007f2a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8007f2e:	2b28      	cmp	r3, #40	@ 0x28
 8007f30:	d003      	beq.n	8007f3a <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8007f38:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8007f3a:	887b      	ldrh	r3, [r7, #2]
 8007f3c:	f003 0302 	and.w	r3, r3, #2
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d00f      	beq.n	8007f64 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 8007f4a:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007f52:	b2db      	uxtb	r3, r3
 8007f54:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8007f58:	2b28      	cmp	r3, #40	@ 0x28
 8007f5a:	d003      	beq.n	8007f64 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8007f62:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8007f64:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	da03      	bge.n	8007f74 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8007f72:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8007f74:	887b      	ldrh	r3, [r7, #2]
 8007f76:	2b10      	cmp	r3, #16
 8007f78:	d103      	bne.n	8007f82 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8007f80:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8007f82:	887b      	ldrh	r3, [r7, #2]
 8007f84:	2b20      	cmp	r3, #32
 8007f86:	d103      	bne.n	8007f90 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	f043 0320 	orr.w	r3, r3, #32
 8007f8e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8007f90:	887b      	ldrh	r3, [r7, #2]
 8007f92:	2b40      	cmp	r3, #64	@ 0x40
 8007f94:	d103      	bne.n	8007f9e <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007f9c:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	6819      	ldr	r1, [r3, #0]
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	43da      	mvns	r2, r3
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	400a      	ands	r2, r1
 8007fae:	601a      	str	r2, [r3, #0]
}
 8007fb0:	bf00      	nop
 8007fb2:	3714      	adds	r7, #20
 8007fb4:	46bd      	mov	sp, r7
 8007fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fba:	4770      	bx	lr

08007fbc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007fbc:	b480      	push	{r7}
 8007fbe:	b083      	sub	sp, #12
 8007fc0:	af00      	add	r7, sp, #0
 8007fc2:	6078      	str	r0, [r7, #4]
 8007fc4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007fcc:	b2db      	uxtb	r3, r3
 8007fce:	2b20      	cmp	r3, #32
 8007fd0:	d138      	bne.n	8008044 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007fd8:	2b01      	cmp	r3, #1
 8007fda:	d101      	bne.n	8007fe0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8007fdc:	2302      	movs	r3, #2
 8007fde:	e032      	b.n	8008046 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	2201      	movs	r2, #1
 8007fe4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	2224      	movs	r2, #36	@ 0x24
 8007fec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	681a      	ldr	r2, [r3, #0]
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	f022 0201 	bic.w	r2, r2, #1
 8007ffe:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	681a      	ldr	r2, [r3, #0]
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800800e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	6819      	ldr	r1, [r3, #0]
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	683a      	ldr	r2, [r7, #0]
 800801c:	430a      	orrs	r2, r1
 800801e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	681a      	ldr	r2, [r3, #0]
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	f042 0201 	orr.w	r2, r2, #1
 800802e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	2220      	movs	r2, #32
 8008034:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	2200      	movs	r2, #0
 800803c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008040:	2300      	movs	r3, #0
 8008042:	e000      	b.n	8008046 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008044:	2302      	movs	r3, #2
  }
}
 8008046:	4618      	mov	r0, r3
 8008048:	370c      	adds	r7, #12
 800804a:	46bd      	mov	sp, r7
 800804c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008050:	4770      	bx	lr

08008052 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8008052:	b480      	push	{r7}
 8008054:	b085      	sub	sp, #20
 8008056:	af00      	add	r7, sp, #0
 8008058:	6078      	str	r0, [r7, #4]
 800805a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008062:	b2db      	uxtb	r3, r3
 8008064:	2b20      	cmp	r3, #32
 8008066:	d139      	bne.n	80080dc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800806e:	2b01      	cmp	r3, #1
 8008070:	d101      	bne.n	8008076 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8008072:	2302      	movs	r3, #2
 8008074:	e033      	b.n	80080de <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	2201      	movs	r2, #1
 800807a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	2224      	movs	r2, #36	@ 0x24
 8008082:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	681a      	ldr	r2, [r3, #0]
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	f022 0201 	bic.w	r2, r2, #1
 8008094:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80080a4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80080a6:	683b      	ldr	r3, [r7, #0]
 80080a8:	021b      	lsls	r3, r3, #8
 80080aa:	68fa      	ldr	r2, [r7, #12]
 80080ac:	4313      	orrs	r3, r2
 80080ae:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	68fa      	ldr	r2, [r7, #12]
 80080b6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	681a      	ldr	r2, [r3, #0]
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	f042 0201 	orr.w	r2, r2, #1
 80080c6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	2220      	movs	r2, #32
 80080cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	2200      	movs	r2, #0
 80080d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80080d8:	2300      	movs	r3, #0
 80080da:	e000      	b.n	80080de <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80080dc:	2302      	movs	r3, #2
  }
}
 80080de:	4618      	mov	r0, r3
 80080e0:	3714      	adds	r7, #20
 80080e2:	46bd      	mov	sp, r7
 80080e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e8:	4770      	bx	lr

080080ea <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80080ea:	b580      	push	{r7, lr}
 80080ec:	b086      	sub	sp, #24
 80080ee:	af02      	add	r7, sp, #8
 80080f0:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d101      	bne.n	80080fc <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80080f8:	2301      	movs	r3, #1
 80080fa:	e108      	b.n	800830e <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8008108:	b2db      	uxtb	r3, r3
 800810a:	2b00      	cmp	r3, #0
 800810c:	d106      	bne.n	800811c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	2200      	movs	r2, #0
 8008112:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8008116:	6878      	ldr	r0, [r7, #4]
 8008118:	f7f9 fede 	bl	8001ed8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	2203      	movs	r2, #3
 8008120:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8008124:	68bb      	ldr	r3, [r7, #8]
 8008126:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800812a:	d102      	bne.n	8008132 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	2200      	movs	r2, #0
 8008130:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	4618      	mov	r0, r3
 8008138:	f005 fc78 	bl	800da2c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	6818      	ldr	r0, [r3, #0]
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	7c1a      	ldrb	r2, [r3, #16]
 8008144:	f88d 2000 	strb.w	r2, [sp]
 8008148:	3304      	adds	r3, #4
 800814a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800814c:	f005 fc14 	bl	800d978 <USB_CoreInit>
 8008150:	4603      	mov	r3, r0
 8008152:	2b00      	cmp	r3, #0
 8008154:	d005      	beq.n	8008162 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	2202      	movs	r2, #2
 800815a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800815e:	2301      	movs	r3, #1
 8008160:	e0d5      	b.n	800830e <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	2100      	movs	r1, #0
 8008168:	4618      	mov	r0, r3
 800816a:	f005 fc70 	bl	800da4e <USB_SetCurrentMode>
 800816e:	4603      	mov	r3, r0
 8008170:	2b00      	cmp	r3, #0
 8008172:	d005      	beq.n	8008180 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	2202      	movs	r2, #2
 8008178:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800817c:	2301      	movs	r3, #1
 800817e:	e0c6      	b.n	800830e <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008180:	2300      	movs	r3, #0
 8008182:	73fb      	strb	r3, [r7, #15]
 8008184:	e04a      	b.n	800821c <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8008186:	7bfa      	ldrb	r2, [r7, #15]
 8008188:	6879      	ldr	r1, [r7, #4]
 800818a:	4613      	mov	r3, r2
 800818c:	00db      	lsls	r3, r3, #3
 800818e:	4413      	add	r3, r2
 8008190:	009b      	lsls	r3, r3, #2
 8008192:	440b      	add	r3, r1
 8008194:	3315      	adds	r3, #21
 8008196:	2201      	movs	r2, #1
 8008198:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800819a:	7bfa      	ldrb	r2, [r7, #15]
 800819c:	6879      	ldr	r1, [r7, #4]
 800819e:	4613      	mov	r3, r2
 80081a0:	00db      	lsls	r3, r3, #3
 80081a2:	4413      	add	r3, r2
 80081a4:	009b      	lsls	r3, r3, #2
 80081a6:	440b      	add	r3, r1
 80081a8:	3314      	adds	r3, #20
 80081aa:	7bfa      	ldrb	r2, [r7, #15]
 80081ac:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80081ae:	7bfa      	ldrb	r2, [r7, #15]
 80081b0:	7bfb      	ldrb	r3, [r7, #15]
 80081b2:	b298      	uxth	r0, r3
 80081b4:	6879      	ldr	r1, [r7, #4]
 80081b6:	4613      	mov	r3, r2
 80081b8:	00db      	lsls	r3, r3, #3
 80081ba:	4413      	add	r3, r2
 80081bc:	009b      	lsls	r3, r3, #2
 80081be:	440b      	add	r3, r1
 80081c0:	332e      	adds	r3, #46	@ 0x2e
 80081c2:	4602      	mov	r2, r0
 80081c4:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80081c6:	7bfa      	ldrb	r2, [r7, #15]
 80081c8:	6879      	ldr	r1, [r7, #4]
 80081ca:	4613      	mov	r3, r2
 80081cc:	00db      	lsls	r3, r3, #3
 80081ce:	4413      	add	r3, r2
 80081d0:	009b      	lsls	r3, r3, #2
 80081d2:	440b      	add	r3, r1
 80081d4:	3318      	adds	r3, #24
 80081d6:	2200      	movs	r2, #0
 80081d8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80081da:	7bfa      	ldrb	r2, [r7, #15]
 80081dc:	6879      	ldr	r1, [r7, #4]
 80081de:	4613      	mov	r3, r2
 80081e0:	00db      	lsls	r3, r3, #3
 80081e2:	4413      	add	r3, r2
 80081e4:	009b      	lsls	r3, r3, #2
 80081e6:	440b      	add	r3, r1
 80081e8:	331c      	adds	r3, #28
 80081ea:	2200      	movs	r2, #0
 80081ec:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80081ee:	7bfa      	ldrb	r2, [r7, #15]
 80081f0:	6879      	ldr	r1, [r7, #4]
 80081f2:	4613      	mov	r3, r2
 80081f4:	00db      	lsls	r3, r3, #3
 80081f6:	4413      	add	r3, r2
 80081f8:	009b      	lsls	r3, r3, #2
 80081fa:	440b      	add	r3, r1
 80081fc:	3320      	adds	r3, #32
 80081fe:	2200      	movs	r2, #0
 8008200:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8008202:	7bfa      	ldrb	r2, [r7, #15]
 8008204:	6879      	ldr	r1, [r7, #4]
 8008206:	4613      	mov	r3, r2
 8008208:	00db      	lsls	r3, r3, #3
 800820a:	4413      	add	r3, r2
 800820c:	009b      	lsls	r3, r3, #2
 800820e:	440b      	add	r3, r1
 8008210:	3324      	adds	r3, #36	@ 0x24
 8008212:	2200      	movs	r2, #0
 8008214:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008216:	7bfb      	ldrb	r3, [r7, #15]
 8008218:	3301      	adds	r3, #1
 800821a:	73fb      	strb	r3, [r7, #15]
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	791b      	ldrb	r3, [r3, #4]
 8008220:	7bfa      	ldrb	r2, [r7, #15]
 8008222:	429a      	cmp	r2, r3
 8008224:	d3af      	bcc.n	8008186 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008226:	2300      	movs	r3, #0
 8008228:	73fb      	strb	r3, [r7, #15]
 800822a:	e044      	b.n	80082b6 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800822c:	7bfa      	ldrb	r2, [r7, #15]
 800822e:	6879      	ldr	r1, [r7, #4]
 8008230:	4613      	mov	r3, r2
 8008232:	00db      	lsls	r3, r3, #3
 8008234:	4413      	add	r3, r2
 8008236:	009b      	lsls	r3, r3, #2
 8008238:	440b      	add	r3, r1
 800823a:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800823e:	2200      	movs	r2, #0
 8008240:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8008242:	7bfa      	ldrb	r2, [r7, #15]
 8008244:	6879      	ldr	r1, [r7, #4]
 8008246:	4613      	mov	r3, r2
 8008248:	00db      	lsls	r3, r3, #3
 800824a:	4413      	add	r3, r2
 800824c:	009b      	lsls	r3, r3, #2
 800824e:	440b      	add	r3, r1
 8008250:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8008254:	7bfa      	ldrb	r2, [r7, #15]
 8008256:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8008258:	7bfa      	ldrb	r2, [r7, #15]
 800825a:	6879      	ldr	r1, [r7, #4]
 800825c:	4613      	mov	r3, r2
 800825e:	00db      	lsls	r3, r3, #3
 8008260:	4413      	add	r3, r2
 8008262:	009b      	lsls	r3, r3, #2
 8008264:	440b      	add	r3, r1
 8008266:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800826a:	2200      	movs	r2, #0
 800826c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800826e:	7bfa      	ldrb	r2, [r7, #15]
 8008270:	6879      	ldr	r1, [r7, #4]
 8008272:	4613      	mov	r3, r2
 8008274:	00db      	lsls	r3, r3, #3
 8008276:	4413      	add	r3, r2
 8008278:	009b      	lsls	r3, r3, #2
 800827a:	440b      	add	r3, r1
 800827c:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8008280:	2200      	movs	r2, #0
 8008282:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8008284:	7bfa      	ldrb	r2, [r7, #15]
 8008286:	6879      	ldr	r1, [r7, #4]
 8008288:	4613      	mov	r3, r2
 800828a:	00db      	lsls	r3, r3, #3
 800828c:	4413      	add	r3, r2
 800828e:	009b      	lsls	r3, r3, #2
 8008290:	440b      	add	r3, r1
 8008292:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8008296:	2200      	movs	r2, #0
 8008298:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800829a:	7bfa      	ldrb	r2, [r7, #15]
 800829c:	6879      	ldr	r1, [r7, #4]
 800829e:	4613      	mov	r3, r2
 80082a0:	00db      	lsls	r3, r3, #3
 80082a2:	4413      	add	r3, r2
 80082a4:	009b      	lsls	r3, r3, #2
 80082a6:	440b      	add	r3, r1
 80082a8:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80082ac:	2200      	movs	r2, #0
 80082ae:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80082b0:	7bfb      	ldrb	r3, [r7, #15]
 80082b2:	3301      	adds	r3, #1
 80082b4:	73fb      	strb	r3, [r7, #15]
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	791b      	ldrb	r3, [r3, #4]
 80082ba:	7bfa      	ldrb	r2, [r7, #15]
 80082bc:	429a      	cmp	r2, r3
 80082be:	d3b5      	bcc.n	800822c <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	6818      	ldr	r0, [r3, #0]
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	7c1a      	ldrb	r2, [r3, #16]
 80082c8:	f88d 2000 	strb.w	r2, [sp]
 80082cc:	3304      	adds	r3, #4
 80082ce:	cb0e      	ldmia	r3, {r1, r2, r3}
 80082d0:	f005 fc0a 	bl	800dae8 <USB_DevInit>
 80082d4:	4603      	mov	r3, r0
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d005      	beq.n	80082e6 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	2202      	movs	r2, #2
 80082de:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80082e2:	2301      	movs	r3, #1
 80082e4:	e013      	b.n	800830e <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	2200      	movs	r2, #0
 80082ea:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	2201      	movs	r2, #1
 80082f0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	7b1b      	ldrb	r3, [r3, #12]
 80082f8:	2b01      	cmp	r3, #1
 80082fa:	d102      	bne.n	8008302 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80082fc:	6878      	ldr	r0, [r7, #4]
 80082fe:	f000 f80b 	bl	8008318 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	4618      	mov	r0, r3
 8008308:	f005 fdc5 	bl	800de96 <USB_DevDisconnect>

  return HAL_OK;
 800830c:	2300      	movs	r3, #0
}
 800830e:	4618      	mov	r0, r3
 8008310:	3710      	adds	r7, #16
 8008312:	46bd      	mov	sp, r7
 8008314:	bd80      	pop	{r7, pc}
	...

08008318 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8008318:	b480      	push	{r7}
 800831a:	b085      	sub	sp, #20
 800831c:	af00      	add	r7, sp, #0
 800831e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	2201      	movs	r2, #1
 800832a:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	2200      	movs	r2, #0
 8008332:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	699b      	ldr	r3, [r3, #24]
 800833a:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008346:	4b05      	ldr	r3, [pc, #20]	@ (800835c <HAL_PCDEx_ActivateLPM+0x44>)
 8008348:	4313      	orrs	r3, r2
 800834a:	68fa      	ldr	r2, [r7, #12]
 800834c:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800834e:	2300      	movs	r3, #0
}
 8008350:	4618      	mov	r0, r3
 8008352:	3714      	adds	r7, #20
 8008354:	46bd      	mov	sp, r7
 8008356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800835a:	4770      	bx	lr
 800835c:	10000003 	.word	0x10000003

08008360 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8008360:	b480      	push	{r7}
 8008362:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008364:	4b05      	ldr	r3, [pc, #20]	@ (800837c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	4a04      	ldr	r2, [pc, #16]	@ (800837c <HAL_PWR_EnableBkUpAccess+0x1c>)
 800836a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800836e:	6013      	str	r3, [r2, #0]
}
 8008370:	bf00      	nop
 8008372:	46bd      	mov	sp, r7
 8008374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008378:	4770      	bx	lr
 800837a:	bf00      	nop
 800837c:	40007000 	.word	0x40007000

08008380 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008380:	b580      	push	{r7, lr}
 8008382:	b086      	sub	sp, #24
 8008384:	af00      	add	r7, sp, #0
 8008386:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8008388:	2300      	movs	r3, #0
 800838a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	2b00      	cmp	r3, #0
 8008390:	d101      	bne.n	8008396 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8008392:	2301      	movs	r3, #1
 8008394:	e291      	b.n	80088ba <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	f003 0301 	and.w	r3, r3, #1
 800839e:	2b00      	cmp	r3, #0
 80083a0:	f000 8087 	beq.w	80084b2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80083a4:	4b96      	ldr	r3, [pc, #600]	@ (8008600 <HAL_RCC_OscConfig+0x280>)
 80083a6:	689b      	ldr	r3, [r3, #8]
 80083a8:	f003 030c 	and.w	r3, r3, #12
 80083ac:	2b04      	cmp	r3, #4
 80083ae:	d00c      	beq.n	80083ca <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80083b0:	4b93      	ldr	r3, [pc, #588]	@ (8008600 <HAL_RCC_OscConfig+0x280>)
 80083b2:	689b      	ldr	r3, [r3, #8]
 80083b4:	f003 030c 	and.w	r3, r3, #12
 80083b8:	2b08      	cmp	r3, #8
 80083ba:	d112      	bne.n	80083e2 <HAL_RCC_OscConfig+0x62>
 80083bc:	4b90      	ldr	r3, [pc, #576]	@ (8008600 <HAL_RCC_OscConfig+0x280>)
 80083be:	685b      	ldr	r3, [r3, #4]
 80083c0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80083c4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80083c8:	d10b      	bne.n	80083e2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80083ca:	4b8d      	ldr	r3, [pc, #564]	@ (8008600 <HAL_RCC_OscConfig+0x280>)
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d06c      	beq.n	80084b0 <HAL_RCC_OscConfig+0x130>
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	685b      	ldr	r3, [r3, #4]
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d168      	bne.n	80084b0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80083de:	2301      	movs	r3, #1
 80083e0:	e26b      	b.n	80088ba <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	685b      	ldr	r3, [r3, #4]
 80083e6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80083ea:	d106      	bne.n	80083fa <HAL_RCC_OscConfig+0x7a>
 80083ec:	4b84      	ldr	r3, [pc, #528]	@ (8008600 <HAL_RCC_OscConfig+0x280>)
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	4a83      	ldr	r2, [pc, #524]	@ (8008600 <HAL_RCC_OscConfig+0x280>)
 80083f2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80083f6:	6013      	str	r3, [r2, #0]
 80083f8:	e02e      	b.n	8008458 <HAL_RCC_OscConfig+0xd8>
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	685b      	ldr	r3, [r3, #4]
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d10c      	bne.n	800841c <HAL_RCC_OscConfig+0x9c>
 8008402:	4b7f      	ldr	r3, [pc, #508]	@ (8008600 <HAL_RCC_OscConfig+0x280>)
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	4a7e      	ldr	r2, [pc, #504]	@ (8008600 <HAL_RCC_OscConfig+0x280>)
 8008408:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800840c:	6013      	str	r3, [r2, #0]
 800840e:	4b7c      	ldr	r3, [pc, #496]	@ (8008600 <HAL_RCC_OscConfig+0x280>)
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	4a7b      	ldr	r2, [pc, #492]	@ (8008600 <HAL_RCC_OscConfig+0x280>)
 8008414:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008418:	6013      	str	r3, [r2, #0]
 800841a:	e01d      	b.n	8008458 <HAL_RCC_OscConfig+0xd8>
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	685b      	ldr	r3, [r3, #4]
 8008420:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008424:	d10c      	bne.n	8008440 <HAL_RCC_OscConfig+0xc0>
 8008426:	4b76      	ldr	r3, [pc, #472]	@ (8008600 <HAL_RCC_OscConfig+0x280>)
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	4a75      	ldr	r2, [pc, #468]	@ (8008600 <HAL_RCC_OscConfig+0x280>)
 800842c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008430:	6013      	str	r3, [r2, #0]
 8008432:	4b73      	ldr	r3, [pc, #460]	@ (8008600 <HAL_RCC_OscConfig+0x280>)
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	4a72      	ldr	r2, [pc, #456]	@ (8008600 <HAL_RCC_OscConfig+0x280>)
 8008438:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800843c:	6013      	str	r3, [r2, #0]
 800843e:	e00b      	b.n	8008458 <HAL_RCC_OscConfig+0xd8>
 8008440:	4b6f      	ldr	r3, [pc, #444]	@ (8008600 <HAL_RCC_OscConfig+0x280>)
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	4a6e      	ldr	r2, [pc, #440]	@ (8008600 <HAL_RCC_OscConfig+0x280>)
 8008446:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800844a:	6013      	str	r3, [r2, #0]
 800844c:	4b6c      	ldr	r3, [pc, #432]	@ (8008600 <HAL_RCC_OscConfig+0x280>)
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	4a6b      	ldr	r2, [pc, #428]	@ (8008600 <HAL_RCC_OscConfig+0x280>)
 8008452:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008456:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	685b      	ldr	r3, [r3, #4]
 800845c:	2b00      	cmp	r3, #0
 800845e:	d013      	beq.n	8008488 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008460:	f7fa f996 	bl	8002790 <HAL_GetTick>
 8008464:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008466:	e008      	b.n	800847a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008468:	f7fa f992 	bl	8002790 <HAL_GetTick>
 800846c:	4602      	mov	r2, r0
 800846e:	693b      	ldr	r3, [r7, #16]
 8008470:	1ad3      	subs	r3, r2, r3
 8008472:	2b64      	cmp	r3, #100	@ 0x64
 8008474:	d901      	bls.n	800847a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008476:	2303      	movs	r3, #3
 8008478:	e21f      	b.n	80088ba <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800847a:	4b61      	ldr	r3, [pc, #388]	@ (8008600 <HAL_RCC_OscConfig+0x280>)
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008482:	2b00      	cmp	r3, #0
 8008484:	d0f0      	beq.n	8008468 <HAL_RCC_OscConfig+0xe8>
 8008486:	e014      	b.n	80084b2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008488:	f7fa f982 	bl	8002790 <HAL_GetTick>
 800848c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800848e:	e008      	b.n	80084a2 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008490:	f7fa f97e 	bl	8002790 <HAL_GetTick>
 8008494:	4602      	mov	r2, r0
 8008496:	693b      	ldr	r3, [r7, #16]
 8008498:	1ad3      	subs	r3, r2, r3
 800849a:	2b64      	cmp	r3, #100	@ 0x64
 800849c:	d901      	bls.n	80084a2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800849e:	2303      	movs	r3, #3
 80084a0:	e20b      	b.n	80088ba <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80084a2:	4b57      	ldr	r3, [pc, #348]	@ (8008600 <HAL_RCC_OscConfig+0x280>)
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d1f0      	bne.n	8008490 <HAL_RCC_OscConfig+0x110>
 80084ae:	e000      	b.n	80084b2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80084b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	f003 0302 	and.w	r3, r3, #2
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d069      	beq.n	8008592 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80084be:	4b50      	ldr	r3, [pc, #320]	@ (8008600 <HAL_RCC_OscConfig+0x280>)
 80084c0:	689b      	ldr	r3, [r3, #8]
 80084c2:	f003 030c 	and.w	r3, r3, #12
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d00b      	beq.n	80084e2 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80084ca:	4b4d      	ldr	r3, [pc, #308]	@ (8008600 <HAL_RCC_OscConfig+0x280>)
 80084cc:	689b      	ldr	r3, [r3, #8]
 80084ce:	f003 030c 	and.w	r3, r3, #12
 80084d2:	2b08      	cmp	r3, #8
 80084d4:	d11c      	bne.n	8008510 <HAL_RCC_OscConfig+0x190>
 80084d6:	4b4a      	ldr	r3, [pc, #296]	@ (8008600 <HAL_RCC_OscConfig+0x280>)
 80084d8:	685b      	ldr	r3, [r3, #4]
 80084da:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d116      	bne.n	8008510 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80084e2:	4b47      	ldr	r3, [pc, #284]	@ (8008600 <HAL_RCC_OscConfig+0x280>)
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	f003 0302 	and.w	r3, r3, #2
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d005      	beq.n	80084fa <HAL_RCC_OscConfig+0x17a>
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	68db      	ldr	r3, [r3, #12]
 80084f2:	2b01      	cmp	r3, #1
 80084f4:	d001      	beq.n	80084fa <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80084f6:	2301      	movs	r3, #1
 80084f8:	e1df      	b.n	80088ba <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80084fa:	4b41      	ldr	r3, [pc, #260]	@ (8008600 <HAL_RCC_OscConfig+0x280>)
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	691b      	ldr	r3, [r3, #16]
 8008506:	00db      	lsls	r3, r3, #3
 8008508:	493d      	ldr	r1, [pc, #244]	@ (8008600 <HAL_RCC_OscConfig+0x280>)
 800850a:	4313      	orrs	r3, r2
 800850c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800850e:	e040      	b.n	8008592 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	68db      	ldr	r3, [r3, #12]
 8008514:	2b00      	cmp	r3, #0
 8008516:	d023      	beq.n	8008560 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008518:	4b39      	ldr	r3, [pc, #228]	@ (8008600 <HAL_RCC_OscConfig+0x280>)
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	4a38      	ldr	r2, [pc, #224]	@ (8008600 <HAL_RCC_OscConfig+0x280>)
 800851e:	f043 0301 	orr.w	r3, r3, #1
 8008522:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008524:	f7fa f934 	bl	8002790 <HAL_GetTick>
 8008528:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800852a:	e008      	b.n	800853e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800852c:	f7fa f930 	bl	8002790 <HAL_GetTick>
 8008530:	4602      	mov	r2, r0
 8008532:	693b      	ldr	r3, [r7, #16]
 8008534:	1ad3      	subs	r3, r2, r3
 8008536:	2b02      	cmp	r3, #2
 8008538:	d901      	bls.n	800853e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800853a:	2303      	movs	r3, #3
 800853c:	e1bd      	b.n	80088ba <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800853e:	4b30      	ldr	r3, [pc, #192]	@ (8008600 <HAL_RCC_OscConfig+0x280>)
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	f003 0302 	and.w	r3, r3, #2
 8008546:	2b00      	cmp	r3, #0
 8008548:	d0f0      	beq.n	800852c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800854a:	4b2d      	ldr	r3, [pc, #180]	@ (8008600 <HAL_RCC_OscConfig+0x280>)
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	691b      	ldr	r3, [r3, #16]
 8008556:	00db      	lsls	r3, r3, #3
 8008558:	4929      	ldr	r1, [pc, #164]	@ (8008600 <HAL_RCC_OscConfig+0x280>)
 800855a:	4313      	orrs	r3, r2
 800855c:	600b      	str	r3, [r1, #0]
 800855e:	e018      	b.n	8008592 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008560:	4b27      	ldr	r3, [pc, #156]	@ (8008600 <HAL_RCC_OscConfig+0x280>)
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	4a26      	ldr	r2, [pc, #152]	@ (8008600 <HAL_RCC_OscConfig+0x280>)
 8008566:	f023 0301 	bic.w	r3, r3, #1
 800856a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800856c:	f7fa f910 	bl	8002790 <HAL_GetTick>
 8008570:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008572:	e008      	b.n	8008586 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008574:	f7fa f90c 	bl	8002790 <HAL_GetTick>
 8008578:	4602      	mov	r2, r0
 800857a:	693b      	ldr	r3, [r7, #16]
 800857c:	1ad3      	subs	r3, r2, r3
 800857e:	2b02      	cmp	r3, #2
 8008580:	d901      	bls.n	8008586 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8008582:	2303      	movs	r3, #3
 8008584:	e199      	b.n	80088ba <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008586:	4b1e      	ldr	r3, [pc, #120]	@ (8008600 <HAL_RCC_OscConfig+0x280>)
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	f003 0302 	and.w	r3, r3, #2
 800858e:	2b00      	cmp	r3, #0
 8008590:	d1f0      	bne.n	8008574 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	f003 0308 	and.w	r3, r3, #8
 800859a:	2b00      	cmp	r3, #0
 800859c:	d038      	beq.n	8008610 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	695b      	ldr	r3, [r3, #20]
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d019      	beq.n	80085da <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80085a6:	4b16      	ldr	r3, [pc, #88]	@ (8008600 <HAL_RCC_OscConfig+0x280>)
 80085a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80085aa:	4a15      	ldr	r2, [pc, #84]	@ (8008600 <HAL_RCC_OscConfig+0x280>)
 80085ac:	f043 0301 	orr.w	r3, r3, #1
 80085b0:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80085b2:	f7fa f8ed 	bl	8002790 <HAL_GetTick>
 80085b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80085b8:	e008      	b.n	80085cc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80085ba:	f7fa f8e9 	bl	8002790 <HAL_GetTick>
 80085be:	4602      	mov	r2, r0
 80085c0:	693b      	ldr	r3, [r7, #16]
 80085c2:	1ad3      	subs	r3, r2, r3
 80085c4:	2b02      	cmp	r3, #2
 80085c6:	d901      	bls.n	80085cc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80085c8:	2303      	movs	r3, #3
 80085ca:	e176      	b.n	80088ba <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80085cc:	4b0c      	ldr	r3, [pc, #48]	@ (8008600 <HAL_RCC_OscConfig+0x280>)
 80085ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80085d0:	f003 0302 	and.w	r3, r3, #2
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d0f0      	beq.n	80085ba <HAL_RCC_OscConfig+0x23a>
 80085d8:	e01a      	b.n	8008610 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80085da:	4b09      	ldr	r3, [pc, #36]	@ (8008600 <HAL_RCC_OscConfig+0x280>)
 80085dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80085de:	4a08      	ldr	r2, [pc, #32]	@ (8008600 <HAL_RCC_OscConfig+0x280>)
 80085e0:	f023 0301 	bic.w	r3, r3, #1
 80085e4:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80085e6:	f7fa f8d3 	bl	8002790 <HAL_GetTick>
 80085ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80085ec:	e00a      	b.n	8008604 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80085ee:	f7fa f8cf 	bl	8002790 <HAL_GetTick>
 80085f2:	4602      	mov	r2, r0
 80085f4:	693b      	ldr	r3, [r7, #16]
 80085f6:	1ad3      	subs	r3, r2, r3
 80085f8:	2b02      	cmp	r3, #2
 80085fa:	d903      	bls.n	8008604 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80085fc:	2303      	movs	r3, #3
 80085fe:	e15c      	b.n	80088ba <HAL_RCC_OscConfig+0x53a>
 8008600:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008604:	4b91      	ldr	r3, [pc, #580]	@ (800884c <HAL_RCC_OscConfig+0x4cc>)
 8008606:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008608:	f003 0302 	and.w	r3, r3, #2
 800860c:	2b00      	cmp	r3, #0
 800860e:	d1ee      	bne.n	80085ee <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	f003 0304 	and.w	r3, r3, #4
 8008618:	2b00      	cmp	r3, #0
 800861a:	f000 80a4 	beq.w	8008766 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800861e:	4b8b      	ldr	r3, [pc, #556]	@ (800884c <HAL_RCC_OscConfig+0x4cc>)
 8008620:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008622:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008626:	2b00      	cmp	r3, #0
 8008628:	d10d      	bne.n	8008646 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800862a:	4b88      	ldr	r3, [pc, #544]	@ (800884c <HAL_RCC_OscConfig+0x4cc>)
 800862c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800862e:	4a87      	ldr	r2, [pc, #540]	@ (800884c <HAL_RCC_OscConfig+0x4cc>)
 8008630:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008634:	6413      	str	r3, [r2, #64]	@ 0x40
 8008636:	4b85      	ldr	r3, [pc, #532]	@ (800884c <HAL_RCC_OscConfig+0x4cc>)
 8008638:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800863a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800863e:	60bb      	str	r3, [r7, #8]
 8008640:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008642:	2301      	movs	r3, #1
 8008644:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008646:	4b82      	ldr	r3, [pc, #520]	@ (8008850 <HAL_RCC_OscConfig+0x4d0>)
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800864e:	2b00      	cmp	r3, #0
 8008650:	d118      	bne.n	8008684 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8008652:	4b7f      	ldr	r3, [pc, #508]	@ (8008850 <HAL_RCC_OscConfig+0x4d0>)
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	4a7e      	ldr	r2, [pc, #504]	@ (8008850 <HAL_RCC_OscConfig+0x4d0>)
 8008658:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800865c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800865e:	f7fa f897 	bl	8002790 <HAL_GetTick>
 8008662:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008664:	e008      	b.n	8008678 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008666:	f7fa f893 	bl	8002790 <HAL_GetTick>
 800866a:	4602      	mov	r2, r0
 800866c:	693b      	ldr	r3, [r7, #16]
 800866e:	1ad3      	subs	r3, r2, r3
 8008670:	2b64      	cmp	r3, #100	@ 0x64
 8008672:	d901      	bls.n	8008678 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8008674:	2303      	movs	r3, #3
 8008676:	e120      	b.n	80088ba <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008678:	4b75      	ldr	r3, [pc, #468]	@ (8008850 <HAL_RCC_OscConfig+0x4d0>)
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008680:	2b00      	cmp	r3, #0
 8008682:	d0f0      	beq.n	8008666 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	689b      	ldr	r3, [r3, #8]
 8008688:	2b01      	cmp	r3, #1
 800868a:	d106      	bne.n	800869a <HAL_RCC_OscConfig+0x31a>
 800868c:	4b6f      	ldr	r3, [pc, #444]	@ (800884c <HAL_RCC_OscConfig+0x4cc>)
 800868e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008690:	4a6e      	ldr	r2, [pc, #440]	@ (800884c <HAL_RCC_OscConfig+0x4cc>)
 8008692:	f043 0301 	orr.w	r3, r3, #1
 8008696:	6713      	str	r3, [r2, #112]	@ 0x70
 8008698:	e02d      	b.n	80086f6 <HAL_RCC_OscConfig+0x376>
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	689b      	ldr	r3, [r3, #8]
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d10c      	bne.n	80086bc <HAL_RCC_OscConfig+0x33c>
 80086a2:	4b6a      	ldr	r3, [pc, #424]	@ (800884c <HAL_RCC_OscConfig+0x4cc>)
 80086a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80086a6:	4a69      	ldr	r2, [pc, #420]	@ (800884c <HAL_RCC_OscConfig+0x4cc>)
 80086a8:	f023 0301 	bic.w	r3, r3, #1
 80086ac:	6713      	str	r3, [r2, #112]	@ 0x70
 80086ae:	4b67      	ldr	r3, [pc, #412]	@ (800884c <HAL_RCC_OscConfig+0x4cc>)
 80086b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80086b2:	4a66      	ldr	r2, [pc, #408]	@ (800884c <HAL_RCC_OscConfig+0x4cc>)
 80086b4:	f023 0304 	bic.w	r3, r3, #4
 80086b8:	6713      	str	r3, [r2, #112]	@ 0x70
 80086ba:	e01c      	b.n	80086f6 <HAL_RCC_OscConfig+0x376>
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	689b      	ldr	r3, [r3, #8]
 80086c0:	2b05      	cmp	r3, #5
 80086c2:	d10c      	bne.n	80086de <HAL_RCC_OscConfig+0x35e>
 80086c4:	4b61      	ldr	r3, [pc, #388]	@ (800884c <HAL_RCC_OscConfig+0x4cc>)
 80086c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80086c8:	4a60      	ldr	r2, [pc, #384]	@ (800884c <HAL_RCC_OscConfig+0x4cc>)
 80086ca:	f043 0304 	orr.w	r3, r3, #4
 80086ce:	6713      	str	r3, [r2, #112]	@ 0x70
 80086d0:	4b5e      	ldr	r3, [pc, #376]	@ (800884c <HAL_RCC_OscConfig+0x4cc>)
 80086d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80086d4:	4a5d      	ldr	r2, [pc, #372]	@ (800884c <HAL_RCC_OscConfig+0x4cc>)
 80086d6:	f043 0301 	orr.w	r3, r3, #1
 80086da:	6713      	str	r3, [r2, #112]	@ 0x70
 80086dc:	e00b      	b.n	80086f6 <HAL_RCC_OscConfig+0x376>
 80086de:	4b5b      	ldr	r3, [pc, #364]	@ (800884c <HAL_RCC_OscConfig+0x4cc>)
 80086e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80086e2:	4a5a      	ldr	r2, [pc, #360]	@ (800884c <HAL_RCC_OscConfig+0x4cc>)
 80086e4:	f023 0301 	bic.w	r3, r3, #1
 80086e8:	6713      	str	r3, [r2, #112]	@ 0x70
 80086ea:	4b58      	ldr	r3, [pc, #352]	@ (800884c <HAL_RCC_OscConfig+0x4cc>)
 80086ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80086ee:	4a57      	ldr	r2, [pc, #348]	@ (800884c <HAL_RCC_OscConfig+0x4cc>)
 80086f0:	f023 0304 	bic.w	r3, r3, #4
 80086f4:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	689b      	ldr	r3, [r3, #8]
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d015      	beq.n	800872a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80086fe:	f7fa f847 	bl	8002790 <HAL_GetTick>
 8008702:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008704:	e00a      	b.n	800871c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008706:	f7fa f843 	bl	8002790 <HAL_GetTick>
 800870a:	4602      	mov	r2, r0
 800870c:	693b      	ldr	r3, [r7, #16]
 800870e:	1ad3      	subs	r3, r2, r3
 8008710:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008714:	4293      	cmp	r3, r2
 8008716:	d901      	bls.n	800871c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8008718:	2303      	movs	r3, #3
 800871a:	e0ce      	b.n	80088ba <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800871c:	4b4b      	ldr	r3, [pc, #300]	@ (800884c <HAL_RCC_OscConfig+0x4cc>)
 800871e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008720:	f003 0302 	and.w	r3, r3, #2
 8008724:	2b00      	cmp	r3, #0
 8008726:	d0ee      	beq.n	8008706 <HAL_RCC_OscConfig+0x386>
 8008728:	e014      	b.n	8008754 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800872a:	f7fa f831 	bl	8002790 <HAL_GetTick>
 800872e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008730:	e00a      	b.n	8008748 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008732:	f7fa f82d 	bl	8002790 <HAL_GetTick>
 8008736:	4602      	mov	r2, r0
 8008738:	693b      	ldr	r3, [r7, #16]
 800873a:	1ad3      	subs	r3, r2, r3
 800873c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008740:	4293      	cmp	r3, r2
 8008742:	d901      	bls.n	8008748 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8008744:	2303      	movs	r3, #3
 8008746:	e0b8      	b.n	80088ba <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008748:	4b40      	ldr	r3, [pc, #256]	@ (800884c <HAL_RCC_OscConfig+0x4cc>)
 800874a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800874c:	f003 0302 	and.w	r3, r3, #2
 8008750:	2b00      	cmp	r3, #0
 8008752:	d1ee      	bne.n	8008732 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8008754:	7dfb      	ldrb	r3, [r7, #23]
 8008756:	2b01      	cmp	r3, #1
 8008758:	d105      	bne.n	8008766 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800875a:	4b3c      	ldr	r3, [pc, #240]	@ (800884c <HAL_RCC_OscConfig+0x4cc>)
 800875c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800875e:	4a3b      	ldr	r2, [pc, #236]	@ (800884c <HAL_RCC_OscConfig+0x4cc>)
 8008760:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008764:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	699b      	ldr	r3, [r3, #24]
 800876a:	2b00      	cmp	r3, #0
 800876c:	f000 80a4 	beq.w	80088b8 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008770:	4b36      	ldr	r3, [pc, #216]	@ (800884c <HAL_RCC_OscConfig+0x4cc>)
 8008772:	689b      	ldr	r3, [r3, #8]
 8008774:	f003 030c 	and.w	r3, r3, #12
 8008778:	2b08      	cmp	r3, #8
 800877a:	d06b      	beq.n	8008854 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	699b      	ldr	r3, [r3, #24]
 8008780:	2b02      	cmp	r3, #2
 8008782:	d149      	bne.n	8008818 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008784:	4b31      	ldr	r3, [pc, #196]	@ (800884c <HAL_RCC_OscConfig+0x4cc>)
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	4a30      	ldr	r2, [pc, #192]	@ (800884c <HAL_RCC_OscConfig+0x4cc>)
 800878a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800878e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008790:	f7f9 fffe 	bl	8002790 <HAL_GetTick>
 8008794:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008796:	e008      	b.n	80087aa <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008798:	f7f9 fffa 	bl	8002790 <HAL_GetTick>
 800879c:	4602      	mov	r2, r0
 800879e:	693b      	ldr	r3, [r7, #16]
 80087a0:	1ad3      	subs	r3, r2, r3
 80087a2:	2b02      	cmp	r3, #2
 80087a4:	d901      	bls.n	80087aa <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80087a6:	2303      	movs	r3, #3
 80087a8:	e087      	b.n	80088ba <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80087aa:	4b28      	ldr	r3, [pc, #160]	@ (800884c <HAL_RCC_OscConfig+0x4cc>)
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d1f0      	bne.n	8008798 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	69da      	ldr	r2, [r3, #28]
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	6a1b      	ldr	r3, [r3, #32]
 80087be:	431a      	orrs	r2, r3
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087c4:	019b      	lsls	r3, r3, #6
 80087c6:	431a      	orrs	r2, r3
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087cc:	085b      	lsrs	r3, r3, #1
 80087ce:	3b01      	subs	r3, #1
 80087d0:	041b      	lsls	r3, r3, #16
 80087d2:	431a      	orrs	r2, r3
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087d8:	061b      	lsls	r3, r3, #24
 80087da:	4313      	orrs	r3, r2
 80087dc:	4a1b      	ldr	r2, [pc, #108]	@ (800884c <HAL_RCC_OscConfig+0x4cc>)
 80087de:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80087e2:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80087e4:	4b19      	ldr	r3, [pc, #100]	@ (800884c <HAL_RCC_OscConfig+0x4cc>)
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	4a18      	ldr	r2, [pc, #96]	@ (800884c <HAL_RCC_OscConfig+0x4cc>)
 80087ea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80087ee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80087f0:	f7f9 ffce 	bl	8002790 <HAL_GetTick>
 80087f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80087f6:	e008      	b.n	800880a <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80087f8:	f7f9 ffca 	bl	8002790 <HAL_GetTick>
 80087fc:	4602      	mov	r2, r0
 80087fe:	693b      	ldr	r3, [r7, #16]
 8008800:	1ad3      	subs	r3, r2, r3
 8008802:	2b02      	cmp	r3, #2
 8008804:	d901      	bls.n	800880a <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8008806:	2303      	movs	r3, #3
 8008808:	e057      	b.n	80088ba <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800880a:	4b10      	ldr	r3, [pc, #64]	@ (800884c <HAL_RCC_OscConfig+0x4cc>)
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008812:	2b00      	cmp	r3, #0
 8008814:	d0f0      	beq.n	80087f8 <HAL_RCC_OscConfig+0x478>
 8008816:	e04f      	b.n	80088b8 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008818:	4b0c      	ldr	r3, [pc, #48]	@ (800884c <HAL_RCC_OscConfig+0x4cc>)
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	4a0b      	ldr	r2, [pc, #44]	@ (800884c <HAL_RCC_OscConfig+0x4cc>)
 800881e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008822:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008824:	f7f9 ffb4 	bl	8002790 <HAL_GetTick>
 8008828:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800882a:	e008      	b.n	800883e <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800882c:	f7f9 ffb0 	bl	8002790 <HAL_GetTick>
 8008830:	4602      	mov	r2, r0
 8008832:	693b      	ldr	r3, [r7, #16]
 8008834:	1ad3      	subs	r3, r2, r3
 8008836:	2b02      	cmp	r3, #2
 8008838:	d901      	bls.n	800883e <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 800883a:	2303      	movs	r3, #3
 800883c:	e03d      	b.n	80088ba <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800883e:	4b03      	ldr	r3, [pc, #12]	@ (800884c <HAL_RCC_OscConfig+0x4cc>)
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008846:	2b00      	cmp	r3, #0
 8008848:	d1f0      	bne.n	800882c <HAL_RCC_OscConfig+0x4ac>
 800884a:	e035      	b.n	80088b8 <HAL_RCC_OscConfig+0x538>
 800884c:	40023800 	.word	0x40023800
 8008850:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8008854:	4b1b      	ldr	r3, [pc, #108]	@ (80088c4 <HAL_RCC_OscConfig+0x544>)
 8008856:	685b      	ldr	r3, [r3, #4]
 8008858:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	699b      	ldr	r3, [r3, #24]
 800885e:	2b01      	cmp	r3, #1
 8008860:	d028      	beq.n	80088b4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800886c:	429a      	cmp	r2, r3
 800886e:	d121      	bne.n	80088b4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800887a:	429a      	cmp	r2, r3
 800887c:	d11a      	bne.n	80088b4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800887e:	68fa      	ldr	r2, [r7, #12]
 8008880:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8008884:	4013      	ands	r3, r2
 8008886:	687a      	ldr	r2, [r7, #4]
 8008888:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800888a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800888c:	4293      	cmp	r3, r2
 800888e:	d111      	bne.n	80088b4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800889a:	085b      	lsrs	r3, r3, #1
 800889c:	3b01      	subs	r3, #1
 800889e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80088a0:	429a      	cmp	r2, r3
 80088a2:	d107      	bne.n	80088b4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088ae:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80088b0:	429a      	cmp	r2, r3
 80088b2:	d001      	beq.n	80088b8 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 80088b4:	2301      	movs	r3, #1
 80088b6:	e000      	b.n	80088ba <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 80088b8:	2300      	movs	r3, #0
}
 80088ba:	4618      	mov	r0, r3
 80088bc:	3718      	adds	r7, #24
 80088be:	46bd      	mov	sp, r7
 80088c0:	bd80      	pop	{r7, pc}
 80088c2:	bf00      	nop
 80088c4:	40023800 	.word	0x40023800

080088c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80088c8:	b580      	push	{r7, lr}
 80088ca:	b084      	sub	sp, #16
 80088cc:	af00      	add	r7, sp, #0
 80088ce:	6078      	str	r0, [r7, #4]
 80088d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80088d2:	2300      	movs	r3, #0
 80088d4:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d101      	bne.n	80088e0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80088dc:	2301      	movs	r3, #1
 80088de:	e0d0      	b.n	8008a82 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80088e0:	4b6a      	ldr	r3, [pc, #424]	@ (8008a8c <HAL_RCC_ClockConfig+0x1c4>)
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	f003 030f 	and.w	r3, r3, #15
 80088e8:	683a      	ldr	r2, [r7, #0]
 80088ea:	429a      	cmp	r2, r3
 80088ec:	d910      	bls.n	8008910 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80088ee:	4b67      	ldr	r3, [pc, #412]	@ (8008a8c <HAL_RCC_ClockConfig+0x1c4>)
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	f023 020f 	bic.w	r2, r3, #15
 80088f6:	4965      	ldr	r1, [pc, #404]	@ (8008a8c <HAL_RCC_ClockConfig+0x1c4>)
 80088f8:	683b      	ldr	r3, [r7, #0]
 80088fa:	4313      	orrs	r3, r2
 80088fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80088fe:	4b63      	ldr	r3, [pc, #396]	@ (8008a8c <HAL_RCC_ClockConfig+0x1c4>)
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	f003 030f 	and.w	r3, r3, #15
 8008906:	683a      	ldr	r2, [r7, #0]
 8008908:	429a      	cmp	r2, r3
 800890a:	d001      	beq.n	8008910 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800890c:	2301      	movs	r3, #1
 800890e:	e0b8      	b.n	8008a82 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	f003 0302 	and.w	r3, r3, #2
 8008918:	2b00      	cmp	r3, #0
 800891a:	d020      	beq.n	800895e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	f003 0304 	and.w	r3, r3, #4
 8008924:	2b00      	cmp	r3, #0
 8008926:	d005      	beq.n	8008934 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008928:	4b59      	ldr	r3, [pc, #356]	@ (8008a90 <HAL_RCC_ClockConfig+0x1c8>)
 800892a:	689b      	ldr	r3, [r3, #8]
 800892c:	4a58      	ldr	r2, [pc, #352]	@ (8008a90 <HAL_RCC_ClockConfig+0x1c8>)
 800892e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8008932:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	f003 0308 	and.w	r3, r3, #8
 800893c:	2b00      	cmp	r3, #0
 800893e:	d005      	beq.n	800894c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008940:	4b53      	ldr	r3, [pc, #332]	@ (8008a90 <HAL_RCC_ClockConfig+0x1c8>)
 8008942:	689b      	ldr	r3, [r3, #8]
 8008944:	4a52      	ldr	r2, [pc, #328]	@ (8008a90 <HAL_RCC_ClockConfig+0x1c8>)
 8008946:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800894a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800894c:	4b50      	ldr	r3, [pc, #320]	@ (8008a90 <HAL_RCC_ClockConfig+0x1c8>)
 800894e:	689b      	ldr	r3, [r3, #8]
 8008950:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	689b      	ldr	r3, [r3, #8]
 8008958:	494d      	ldr	r1, [pc, #308]	@ (8008a90 <HAL_RCC_ClockConfig+0x1c8>)
 800895a:	4313      	orrs	r3, r2
 800895c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	f003 0301 	and.w	r3, r3, #1
 8008966:	2b00      	cmp	r3, #0
 8008968:	d040      	beq.n	80089ec <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	685b      	ldr	r3, [r3, #4]
 800896e:	2b01      	cmp	r3, #1
 8008970:	d107      	bne.n	8008982 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008972:	4b47      	ldr	r3, [pc, #284]	@ (8008a90 <HAL_RCC_ClockConfig+0x1c8>)
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800897a:	2b00      	cmp	r3, #0
 800897c:	d115      	bne.n	80089aa <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800897e:	2301      	movs	r3, #1
 8008980:	e07f      	b.n	8008a82 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	685b      	ldr	r3, [r3, #4]
 8008986:	2b02      	cmp	r3, #2
 8008988:	d107      	bne.n	800899a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800898a:	4b41      	ldr	r3, [pc, #260]	@ (8008a90 <HAL_RCC_ClockConfig+0x1c8>)
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008992:	2b00      	cmp	r3, #0
 8008994:	d109      	bne.n	80089aa <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8008996:	2301      	movs	r3, #1
 8008998:	e073      	b.n	8008a82 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800899a:	4b3d      	ldr	r3, [pc, #244]	@ (8008a90 <HAL_RCC_ClockConfig+0x1c8>)
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	f003 0302 	and.w	r3, r3, #2
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	d101      	bne.n	80089aa <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80089a6:	2301      	movs	r3, #1
 80089a8:	e06b      	b.n	8008a82 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80089aa:	4b39      	ldr	r3, [pc, #228]	@ (8008a90 <HAL_RCC_ClockConfig+0x1c8>)
 80089ac:	689b      	ldr	r3, [r3, #8]
 80089ae:	f023 0203 	bic.w	r2, r3, #3
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	685b      	ldr	r3, [r3, #4]
 80089b6:	4936      	ldr	r1, [pc, #216]	@ (8008a90 <HAL_RCC_ClockConfig+0x1c8>)
 80089b8:	4313      	orrs	r3, r2
 80089ba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80089bc:	f7f9 fee8 	bl	8002790 <HAL_GetTick>
 80089c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80089c2:	e00a      	b.n	80089da <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80089c4:	f7f9 fee4 	bl	8002790 <HAL_GetTick>
 80089c8:	4602      	mov	r2, r0
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	1ad3      	subs	r3, r2, r3
 80089ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80089d2:	4293      	cmp	r3, r2
 80089d4:	d901      	bls.n	80089da <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80089d6:	2303      	movs	r3, #3
 80089d8:	e053      	b.n	8008a82 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80089da:	4b2d      	ldr	r3, [pc, #180]	@ (8008a90 <HAL_RCC_ClockConfig+0x1c8>)
 80089dc:	689b      	ldr	r3, [r3, #8]
 80089de:	f003 020c 	and.w	r2, r3, #12
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	685b      	ldr	r3, [r3, #4]
 80089e6:	009b      	lsls	r3, r3, #2
 80089e8:	429a      	cmp	r2, r3
 80089ea:	d1eb      	bne.n	80089c4 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80089ec:	4b27      	ldr	r3, [pc, #156]	@ (8008a8c <HAL_RCC_ClockConfig+0x1c4>)
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	f003 030f 	and.w	r3, r3, #15
 80089f4:	683a      	ldr	r2, [r7, #0]
 80089f6:	429a      	cmp	r2, r3
 80089f8:	d210      	bcs.n	8008a1c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80089fa:	4b24      	ldr	r3, [pc, #144]	@ (8008a8c <HAL_RCC_ClockConfig+0x1c4>)
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	f023 020f 	bic.w	r2, r3, #15
 8008a02:	4922      	ldr	r1, [pc, #136]	@ (8008a8c <HAL_RCC_ClockConfig+0x1c4>)
 8008a04:	683b      	ldr	r3, [r7, #0]
 8008a06:	4313      	orrs	r3, r2
 8008a08:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008a0a:	4b20      	ldr	r3, [pc, #128]	@ (8008a8c <HAL_RCC_ClockConfig+0x1c4>)
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	f003 030f 	and.w	r3, r3, #15
 8008a12:	683a      	ldr	r2, [r7, #0]
 8008a14:	429a      	cmp	r2, r3
 8008a16:	d001      	beq.n	8008a1c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8008a18:	2301      	movs	r3, #1
 8008a1a:	e032      	b.n	8008a82 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	f003 0304 	and.w	r3, r3, #4
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d008      	beq.n	8008a3a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008a28:	4b19      	ldr	r3, [pc, #100]	@ (8008a90 <HAL_RCC_ClockConfig+0x1c8>)
 8008a2a:	689b      	ldr	r3, [r3, #8]
 8008a2c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	68db      	ldr	r3, [r3, #12]
 8008a34:	4916      	ldr	r1, [pc, #88]	@ (8008a90 <HAL_RCC_ClockConfig+0x1c8>)
 8008a36:	4313      	orrs	r3, r2
 8008a38:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	f003 0308 	and.w	r3, r3, #8
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d009      	beq.n	8008a5a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8008a46:	4b12      	ldr	r3, [pc, #72]	@ (8008a90 <HAL_RCC_ClockConfig+0x1c8>)
 8008a48:	689b      	ldr	r3, [r3, #8]
 8008a4a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	691b      	ldr	r3, [r3, #16]
 8008a52:	00db      	lsls	r3, r3, #3
 8008a54:	490e      	ldr	r1, [pc, #56]	@ (8008a90 <HAL_RCC_ClockConfig+0x1c8>)
 8008a56:	4313      	orrs	r3, r2
 8008a58:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8008a5a:	f000 f821 	bl	8008aa0 <HAL_RCC_GetSysClockFreq>
 8008a5e:	4602      	mov	r2, r0
 8008a60:	4b0b      	ldr	r3, [pc, #44]	@ (8008a90 <HAL_RCC_ClockConfig+0x1c8>)
 8008a62:	689b      	ldr	r3, [r3, #8]
 8008a64:	091b      	lsrs	r3, r3, #4
 8008a66:	f003 030f 	and.w	r3, r3, #15
 8008a6a:	490a      	ldr	r1, [pc, #40]	@ (8008a94 <HAL_RCC_ClockConfig+0x1cc>)
 8008a6c:	5ccb      	ldrb	r3, [r1, r3]
 8008a6e:	fa22 f303 	lsr.w	r3, r2, r3
 8008a72:	4a09      	ldr	r2, [pc, #36]	@ (8008a98 <HAL_RCC_ClockConfig+0x1d0>)
 8008a74:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8008a76:	4b09      	ldr	r3, [pc, #36]	@ (8008a9c <HAL_RCC_ClockConfig+0x1d4>)
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	4618      	mov	r0, r3
 8008a7c:	f7f9 faa6 	bl	8001fcc <HAL_InitTick>

  return HAL_OK;
 8008a80:	2300      	movs	r3, #0
}
 8008a82:	4618      	mov	r0, r3
 8008a84:	3710      	adds	r7, #16
 8008a86:	46bd      	mov	sp, r7
 8008a88:	bd80      	pop	{r7, pc}
 8008a8a:	bf00      	nop
 8008a8c:	40023c00 	.word	0x40023c00
 8008a90:	40023800 	.word	0x40023800
 8008a94:	08021e44 	.word	0x08021e44
 8008a98:	20000000 	.word	0x20000000
 8008a9c:	20000004 	.word	0x20000004

08008aa0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008aa0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008aa4:	b094      	sub	sp, #80	@ 0x50
 8008aa6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8008aa8:	2300      	movs	r3, #0
 8008aaa:	647b      	str	r3, [r7, #68]	@ 0x44
 8008aac:	2300      	movs	r3, #0
 8008aae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008ab0:	2300      	movs	r3, #0
 8008ab2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8008ab4:	2300      	movs	r3, #0
 8008ab6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008ab8:	4b79      	ldr	r3, [pc, #484]	@ (8008ca0 <HAL_RCC_GetSysClockFreq+0x200>)
 8008aba:	689b      	ldr	r3, [r3, #8]
 8008abc:	f003 030c 	and.w	r3, r3, #12
 8008ac0:	2b08      	cmp	r3, #8
 8008ac2:	d00d      	beq.n	8008ae0 <HAL_RCC_GetSysClockFreq+0x40>
 8008ac4:	2b08      	cmp	r3, #8
 8008ac6:	f200 80e1 	bhi.w	8008c8c <HAL_RCC_GetSysClockFreq+0x1ec>
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d002      	beq.n	8008ad4 <HAL_RCC_GetSysClockFreq+0x34>
 8008ace:	2b04      	cmp	r3, #4
 8008ad0:	d003      	beq.n	8008ada <HAL_RCC_GetSysClockFreq+0x3a>
 8008ad2:	e0db      	b.n	8008c8c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008ad4:	4b73      	ldr	r3, [pc, #460]	@ (8008ca4 <HAL_RCC_GetSysClockFreq+0x204>)
 8008ad6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8008ad8:	e0db      	b.n	8008c92 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8008ada:	4b73      	ldr	r3, [pc, #460]	@ (8008ca8 <HAL_RCC_GetSysClockFreq+0x208>)
 8008adc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8008ade:	e0d8      	b.n	8008c92 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008ae0:	4b6f      	ldr	r3, [pc, #444]	@ (8008ca0 <HAL_RCC_GetSysClockFreq+0x200>)
 8008ae2:	685b      	ldr	r3, [r3, #4]
 8008ae4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008ae8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8008aea:	4b6d      	ldr	r3, [pc, #436]	@ (8008ca0 <HAL_RCC_GetSysClockFreq+0x200>)
 8008aec:	685b      	ldr	r3, [r3, #4]
 8008aee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d063      	beq.n	8008bbe <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008af6:	4b6a      	ldr	r3, [pc, #424]	@ (8008ca0 <HAL_RCC_GetSysClockFreq+0x200>)
 8008af8:	685b      	ldr	r3, [r3, #4]
 8008afa:	099b      	lsrs	r3, r3, #6
 8008afc:	2200      	movs	r2, #0
 8008afe:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008b00:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8008b02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b04:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008b08:	633b      	str	r3, [r7, #48]	@ 0x30
 8008b0a:	2300      	movs	r3, #0
 8008b0c:	637b      	str	r3, [r7, #52]	@ 0x34
 8008b0e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8008b12:	4622      	mov	r2, r4
 8008b14:	462b      	mov	r3, r5
 8008b16:	f04f 0000 	mov.w	r0, #0
 8008b1a:	f04f 0100 	mov.w	r1, #0
 8008b1e:	0159      	lsls	r1, r3, #5
 8008b20:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008b24:	0150      	lsls	r0, r2, #5
 8008b26:	4602      	mov	r2, r0
 8008b28:	460b      	mov	r3, r1
 8008b2a:	4621      	mov	r1, r4
 8008b2c:	1a51      	subs	r1, r2, r1
 8008b2e:	6139      	str	r1, [r7, #16]
 8008b30:	4629      	mov	r1, r5
 8008b32:	eb63 0301 	sbc.w	r3, r3, r1
 8008b36:	617b      	str	r3, [r7, #20]
 8008b38:	f04f 0200 	mov.w	r2, #0
 8008b3c:	f04f 0300 	mov.w	r3, #0
 8008b40:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008b44:	4659      	mov	r1, fp
 8008b46:	018b      	lsls	r3, r1, #6
 8008b48:	4651      	mov	r1, sl
 8008b4a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8008b4e:	4651      	mov	r1, sl
 8008b50:	018a      	lsls	r2, r1, #6
 8008b52:	4651      	mov	r1, sl
 8008b54:	ebb2 0801 	subs.w	r8, r2, r1
 8008b58:	4659      	mov	r1, fp
 8008b5a:	eb63 0901 	sbc.w	r9, r3, r1
 8008b5e:	f04f 0200 	mov.w	r2, #0
 8008b62:	f04f 0300 	mov.w	r3, #0
 8008b66:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008b6a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008b6e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008b72:	4690      	mov	r8, r2
 8008b74:	4699      	mov	r9, r3
 8008b76:	4623      	mov	r3, r4
 8008b78:	eb18 0303 	adds.w	r3, r8, r3
 8008b7c:	60bb      	str	r3, [r7, #8]
 8008b7e:	462b      	mov	r3, r5
 8008b80:	eb49 0303 	adc.w	r3, r9, r3
 8008b84:	60fb      	str	r3, [r7, #12]
 8008b86:	f04f 0200 	mov.w	r2, #0
 8008b8a:	f04f 0300 	mov.w	r3, #0
 8008b8e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8008b92:	4629      	mov	r1, r5
 8008b94:	024b      	lsls	r3, r1, #9
 8008b96:	4621      	mov	r1, r4
 8008b98:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8008b9c:	4621      	mov	r1, r4
 8008b9e:	024a      	lsls	r2, r1, #9
 8008ba0:	4610      	mov	r0, r2
 8008ba2:	4619      	mov	r1, r3
 8008ba4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008ba6:	2200      	movs	r2, #0
 8008ba8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008baa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008bac:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8008bb0:	f7f7 fb7e 	bl	80002b0 <__aeabi_uldivmod>
 8008bb4:	4602      	mov	r2, r0
 8008bb6:	460b      	mov	r3, r1
 8008bb8:	4613      	mov	r3, r2
 8008bba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008bbc:	e058      	b.n	8008c70 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008bbe:	4b38      	ldr	r3, [pc, #224]	@ (8008ca0 <HAL_RCC_GetSysClockFreq+0x200>)
 8008bc0:	685b      	ldr	r3, [r3, #4]
 8008bc2:	099b      	lsrs	r3, r3, #6
 8008bc4:	2200      	movs	r2, #0
 8008bc6:	4618      	mov	r0, r3
 8008bc8:	4611      	mov	r1, r2
 8008bca:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8008bce:	623b      	str	r3, [r7, #32]
 8008bd0:	2300      	movs	r3, #0
 8008bd2:	627b      	str	r3, [r7, #36]	@ 0x24
 8008bd4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8008bd8:	4642      	mov	r2, r8
 8008bda:	464b      	mov	r3, r9
 8008bdc:	f04f 0000 	mov.w	r0, #0
 8008be0:	f04f 0100 	mov.w	r1, #0
 8008be4:	0159      	lsls	r1, r3, #5
 8008be6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008bea:	0150      	lsls	r0, r2, #5
 8008bec:	4602      	mov	r2, r0
 8008bee:	460b      	mov	r3, r1
 8008bf0:	4641      	mov	r1, r8
 8008bf2:	ebb2 0a01 	subs.w	sl, r2, r1
 8008bf6:	4649      	mov	r1, r9
 8008bf8:	eb63 0b01 	sbc.w	fp, r3, r1
 8008bfc:	f04f 0200 	mov.w	r2, #0
 8008c00:	f04f 0300 	mov.w	r3, #0
 8008c04:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8008c08:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8008c0c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8008c10:	ebb2 040a 	subs.w	r4, r2, sl
 8008c14:	eb63 050b 	sbc.w	r5, r3, fp
 8008c18:	f04f 0200 	mov.w	r2, #0
 8008c1c:	f04f 0300 	mov.w	r3, #0
 8008c20:	00eb      	lsls	r3, r5, #3
 8008c22:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008c26:	00e2      	lsls	r2, r4, #3
 8008c28:	4614      	mov	r4, r2
 8008c2a:	461d      	mov	r5, r3
 8008c2c:	4643      	mov	r3, r8
 8008c2e:	18e3      	adds	r3, r4, r3
 8008c30:	603b      	str	r3, [r7, #0]
 8008c32:	464b      	mov	r3, r9
 8008c34:	eb45 0303 	adc.w	r3, r5, r3
 8008c38:	607b      	str	r3, [r7, #4]
 8008c3a:	f04f 0200 	mov.w	r2, #0
 8008c3e:	f04f 0300 	mov.w	r3, #0
 8008c42:	e9d7 4500 	ldrd	r4, r5, [r7]
 8008c46:	4629      	mov	r1, r5
 8008c48:	028b      	lsls	r3, r1, #10
 8008c4a:	4621      	mov	r1, r4
 8008c4c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008c50:	4621      	mov	r1, r4
 8008c52:	028a      	lsls	r2, r1, #10
 8008c54:	4610      	mov	r0, r2
 8008c56:	4619      	mov	r1, r3
 8008c58:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008c5a:	2200      	movs	r2, #0
 8008c5c:	61bb      	str	r3, [r7, #24]
 8008c5e:	61fa      	str	r2, [r7, #28]
 8008c60:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008c64:	f7f7 fb24 	bl	80002b0 <__aeabi_uldivmod>
 8008c68:	4602      	mov	r2, r0
 8008c6a:	460b      	mov	r3, r1
 8008c6c:	4613      	mov	r3, r2
 8008c6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8008c70:	4b0b      	ldr	r3, [pc, #44]	@ (8008ca0 <HAL_RCC_GetSysClockFreq+0x200>)
 8008c72:	685b      	ldr	r3, [r3, #4]
 8008c74:	0c1b      	lsrs	r3, r3, #16
 8008c76:	f003 0303 	and.w	r3, r3, #3
 8008c7a:	3301      	adds	r3, #1
 8008c7c:	005b      	lsls	r3, r3, #1
 8008c7e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8008c80:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008c82:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008c84:	fbb2 f3f3 	udiv	r3, r2, r3
 8008c88:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8008c8a:	e002      	b.n	8008c92 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008c8c:	4b05      	ldr	r3, [pc, #20]	@ (8008ca4 <HAL_RCC_GetSysClockFreq+0x204>)
 8008c8e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8008c90:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008c92:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8008c94:	4618      	mov	r0, r3
 8008c96:	3750      	adds	r7, #80	@ 0x50
 8008c98:	46bd      	mov	sp, r7
 8008c9a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008c9e:	bf00      	nop
 8008ca0:	40023800 	.word	0x40023800
 8008ca4:	00f42400 	.word	0x00f42400
 8008ca8:	007a1200 	.word	0x007a1200

08008cac <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008cac:	b480      	push	{r7}
 8008cae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008cb0:	4b03      	ldr	r3, [pc, #12]	@ (8008cc0 <HAL_RCC_GetHCLKFreq+0x14>)
 8008cb2:	681b      	ldr	r3, [r3, #0]
}
 8008cb4:	4618      	mov	r0, r3
 8008cb6:	46bd      	mov	sp, r7
 8008cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cbc:	4770      	bx	lr
 8008cbe:	bf00      	nop
 8008cc0:	20000000 	.word	0x20000000

08008cc4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008cc4:	b580      	push	{r7, lr}
 8008cc6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8008cc8:	f7ff fff0 	bl	8008cac <HAL_RCC_GetHCLKFreq>
 8008ccc:	4602      	mov	r2, r0
 8008cce:	4b05      	ldr	r3, [pc, #20]	@ (8008ce4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008cd0:	689b      	ldr	r3, [r3, #8]
 8008cd2:	0a9b      	lsrs	r3, r3, #10
 8008cd4:	f003 0307 	and.w	r3, r3, #7
 8008cd8:	4903      	ldr	r1, [pc, #12]	@ (8008ce8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008cda:	5ccb      	ldrb	r3, [r1, r3]
 8008cdc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008ce0:	4618      	mov	r0, r3
 8008ce2:	bd80      	pop	{r7, pc}
 8008ce4:	40023800 	.word	0x40023800
 8008ce8:	08021e54 	.word	0x08021e54

08008cec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008cec:	b580      	push	{r7, lr}
 8008cee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8008cf0:	f7ff ffdc 	bl	8008cac <HAL_RCC_GetHCLKFreq>
 8008cf4:	4602      	mov	r2, r0
 8008cf6:	4b05      	ldr	r3, [pc, #20]	@ (8008d0c <HAL_RCC_GetPCLK2Freq+0x20>)
 8008cf8:	689b      	ldr	r3, [r3, #8]
 8008cfa:	0b5b      	lsrs	r3, r3, #13
 8008cfc:	f003 0307 	and.w	r3, r3, #7
 8008d00:	4903      	ldr	r1, [pc, #12]	@ (8008d10 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008d02:	5ccb      	ldrb	r3, [r1, r3]
 8008d04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008d08:	4618      	mov	r0, r3
 8008d0a:	bd80      	pop	{r7, pc}
 8008d0c:	40023800 	.word	0x40023800
 8008d10:	08021e54 	.word	0x08021e54

08008d14 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8008d14:	b480      	push	{r7}
 8008d16:	b083      	sub	sp, #12
 8008d18:	af00      	add	r7, sp, #0
 8008d1a:	6078      	str	r0, [r7, #4]
 8008d1c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	220f      	movs	r2, #15
 8008d22:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8008d24:	4b12      	ldr	r3, [pc, #72]	@ (8008d70 <HAL_RCC_GetClockConfig+0x5c>)
 8008d26:	689b      	ldr	r3, [r3, #8]
 8008d28:	f003 0203 	and.w	r2, r3, #3
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8008d30:	4b0f      	ldr	r3, [pc, #60]	@ (8008d70 <HAL_RCC_GetClockConfig+0x5c>)
 8008d32:	689b      	ldr	r3, [r3, #8]
 8008d34:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8008d3c:	4b0c      	ldr	r3, [pc, #48]	@ (8008d70 <HAL_RCC_GetClockConfig+0x5c>)
 8008d3e:	689b      	ldr	r3, [r3, #8]
 8008d40:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8008d48:	4b09      	ldr	r3, [pc, #36]	@ (8008d70 <HAL_RCC_GetClockConfig+0x5c>)
 8008d4a:	689b      	ldr	r3, [r3, #8]
 8008d4c:	08db      	lsrs	r3, r3, #3
 8008d4e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8008d56:	4b07      	ldr	r3, [pc, #28]	@ (8008d74 <HAL_RCC_GetClockConfig+0x60>)
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	f003 020f 	and.w	r2, r3, #15
 8008d5e:	683b      	ldr	r3, [r7, #0]
 8008d60:	601a      	str	r2, [r3, #0]
}
 8008d62:	bf00      	nop
 8008d64:	370c      	adds	r7, #12
 8008d66:	46bd      	mov	sp, r7
 8008d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d6c:	4770      	bx	lr
 8008d6e:	bf00      	nop
 8008d70:	40023800 	.word	0x40023800
 8008d74:	40023c00 	.word	0x40023c00

08008d78 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008d78:	b580      	push	{r7, lr}
 8008d7a:	b088      	sub	sp, #32
 8008d7c:	af00      	add	r7, sp, #0
 8008d7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8008d80:	2300      	movs	r3, #0
 8008d82:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8008d84:	2300      	movs	r3, #0
 8008d86:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8008d88:	2300      	movs	r3, #0
 8008d8a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8008d8c:	2300      	movs	r3, #0
 8008d8e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8008d90:	2300      	movs	r3, #0
 8008d92:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	f003 0301 	and.w	r3, r3, #1
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	d012      	beq.n	8008dc6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8008da0:	4b69      	ldr	r3, [pc, #420]	@ (8008f48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008da2:	689b      	ldr	r3, [r3, #8]
 8008da4:	4a68      	ldr	r2, [pc, #416]	@ (8008f48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008da6:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8008daa:	6093      	str	r3, [r2, #8]
 8008dac:	4b66      	ldr	r3, [pc, #408]	@ (8008f48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008dae:	689a      	ldr	r2, [r3, #8]
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008db4:	4964      	ldr	r1, [pc, #400]	@ (8008f48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008db6:	4313      	orrs	r3, r2
 8008db8:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d101      	bne.n	8008dc6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8008dc2:	2301      	movs	r3, #1
 8008dc4:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d017      	beq.n	8008e02 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008dd2:	4b5d      	ldr	r3, [pc, #372]	@ (8008f48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008dd4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008dd8:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008de0:	4959      	ldr	r1, [pc, #356]	@ (8008f48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008de2:	4313      	orrs	r3, r2
 8008de4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008dec:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008df0:	d101      	bne.n	8008df6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8008df2:	2301      	movs	r3, #1
 8008df4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d101      	bne.n	8008e02 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8008dfe:	2301      	movs	r3, #1
 8008e00:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	d017      	beq.n	8008e3e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8008e0e:	4b4e      	ldr	r3, [pc, #312]	@ (8008f48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008e10:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008e14:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e1c:	494a      	ldr	r1, [pc, #296]	@ (8008f48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008e1e:	4313      	orrs	r3, r2
 8008e20:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e28:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008e2c:	d101      	bne.n	8008e32 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8008e2e:	2301      	movs	r3, #1
 8008e30:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d101      	bne.n	8008e3e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8008e3a:	2301      	movs	r3, #1
 8008e3c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	d001      	beq.n	8008e4e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8008e4a:	2301      	movs	r3, #1
 8008e4c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	f003 0320 	and.w	r3, r3, #32
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	f000 808b 	beq.w	8008f72 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8008e5c:	4b3a      	ldr	r3, [pc, #232]	@ (8008f48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008e5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e60:	4a39      	ldr	r2, [pc, #228]	@ (8008f48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008e62:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008e66:	6413      	str	r3, [r2, #64]	@ 0x40
 8008e68:	4b37      	ldr	r3, [pc, #220]	@ (8008f48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008e6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e6c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008e70:	60bb      	str	r3, [r7, #8]
 8008e72:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8008e74:	4b35      	ldr	r3, [pc, #212]	@ (8008f4c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	4a34      	ldr	r2, [pc, #208]	@ (8008f4c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8008e7a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008e7e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008e80:	f7f9 fc86 	bl	8002790 <HAL_GetTick>
 8008e84:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8008e86:	e008      	b.n	8008e9a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008e88:	f7f9 fc82 	bl	8002790 <HAL_GetTick>
 8008e8c:	4602      	mov	r2, r0
 8008e8e:	697b      	ldr	r3, [r7, #20]
 8008e90:	1ad3      	subs	r3, r2, r3
 8008e92:	2b64      	cmp	r3, #100	@ 0x64
 8008e94:	d901      	bls.n	8008e9a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8008e96:	2303      	movs	r3, #3
 8008e98:	e357      	b.n	800954a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8008e9a:	4b2c      	ldr	r3, [pc, #176]	@ (8008f4c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d0f0      	beq.n	8008e88 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8008ea6:	4b28      	ldr	r3, [pc, #160]	@ (8008f48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008ea8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008eaa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008eae:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8008eb0:	693b      	ldr	r3, [r7, #16]
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d035      	beq.n	8008f22 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008eba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008ebe:	693a      	ldr	r2, [r7, #16]
 8008ec0:	429a      	cmp	r2, r3
 8008ec2:	d02e      	beq.n	8008f22 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008ec4:	4b20      	ldr	r3, [pc, #128]	@ (8008f48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008ec6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008ec8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008ecc:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8008ece:	4b1e      	ldr	r3, [pc, #120]	@ (8008f48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008ed0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008ed2:	4a1d      	ldr	r2, [pc, #116]	@ (8008f48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008ed4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008ed8:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8008eda:	4b1b      	ldr	r3, [pc, #108]	@ (8008f48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008edc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008ede:	4a1a      	ldr	r2, [pc, #104]	@ (8008f48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008ee0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008ee4:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8008ee6:	4a18      	ldr	r2, [pc, #96]	@ (8008f48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008ee8:	693b      	ldr	r3, [r7, #16]
 8008eea:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8008eec:	4b16      	ldr	r3, [pc, #88]	@ (8008f48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008eee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008ef0:	f003 0301 	and.w	r3, r3, #1
 8008ef4:	2b01      	cmp	r3, #1
 8008ef6:	d114      	bne.n	8008f22 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008ef8:	f7f9 fc4a 	bl	8002790 <HAL_GetTick>
 8008efc:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008efe:	e00a      	b.n	8008f16 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008f00:	f7f9 fc46 	bl	8002790 <HAL_GetTick>
 8008f04:	4602      	mov	r2, r0
 8008f06:	697b      	ldr	r3, [r7, #20]
 8008f08:	1ad3      	subs	r3, r2, r3
 8008f0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008f0e:	4293      	cmp	r3, r2
 8008f10:	d901      	bls.n	8008f16 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8008f12:	2303      	movs	r3, #3
 8008f14:	e319      	b.n	800954a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008f16:	4b0c      	ldr	r3, [pc, #48]	@ (8008f48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008f18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008f1a:	f003 0302 	and.w	r3, r3, #2
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d0ee      	beq.n	8008f00 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f26:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008f2a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008f2e:	d111      	bne.n	8008f54 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8008f30:	4b05      	ldr	r3, [pc, #20]	@ (8008f48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008f32:	689b      	ldr	r3, [r3, #8]
 8008f34:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8008f3c:	4b04      	ldr	r3, [pc, #16]	@ (8008f50 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8008f3e:	400b      	ands	r3, r1
 8008f40:	4901      	ldr	r1, [pc, #4]	@ (8008f48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008f42:	4313      	orrs	r3, r2
 8008f44:	608b      	str	r3, [r1, #8]
 8008f46:	e00b      	b.n	8008f60 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8008f48:	40023800 	.word	0x40023800
 8008f4c:	40007000 	.word	0x40007000
 8008f50:	0ffffcff 	.word	0x0ffffcff
 8008f54:	4baa      	ldr	r3, [pc, #680]	@ (8009200 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008f56:	689b      	ldr	r3, [r3, #8]
 8008f58:	4aa9      	ldr	r2, [pc, #676]	@ (8009200 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008f5a:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8008f5e:	6093      	str	r3, [r2, #8]
 8008f60:	4ba7      	ldr	r3, [pc, #668]	@ (8009200 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008f62:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f68:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008f6c:	49a4      	ldr	r1, [pc, #656]	@ (8009200 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008f6e:	4313      	orrs	r3, r2
 8008f70:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	f003 0310 	and.w	r3, r3, #16
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	d010      	beq.n	8008fa0 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008f7e:	4ba0      	ldr	r3, [pc, #640]	@ (8009200 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008f80:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008f84:	4a9e      	ldr	r2, [pc, #632]	@ (8009200 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008f86:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008f8a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8008f8e:	4b9c      	ldr	r3, [pc, #624]	@ (8009200 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008f90:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f98:	4999      	ldr	r1, [pc, #612]	@ (8009200 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008f9a:	4313      	orrs	r3, r2
 8008f9c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d00a      	beq.n	8008fc2 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008fac:	4b94      	ldr	r3, [pc, #592]	@ (8009200 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008fae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008fb2:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008fba:	4991      	ldr	r1, [pc, #580]	@ (8009200 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008fbc:	4313      	orrs	r3, r2
 8008fbe:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d00a      	beq.n	8008fe4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8008fce:	4b8c      	ldr	r3, [pc, #560]	@ (8009200 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008fd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008fd4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008fdc:	4988      	ldr	r1, [pc, #544]	@ (8009200 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008fde:	4313      	orrs	r3, r2
 8008fe0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d00a      	beq.n	8009006 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8008ff0:	4b83      	ldr	r3, [pc, #524]	@ (8009200 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008ff2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008ff6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008ffe:	4980      	ldr	r1, [pc, #512]	@ (8009200 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009000:	4313      	orrs	r3, r2
 8009002:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800900e:	2b00      	cmp	r3, #0
 8009010:	d00a      	beq.n	8009028 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8009012:	4b7b      	ldr	r3, [pc, #492]	@ (8009200 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009014:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009018:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009020:	4977      	ldr	r1, [pc, #476]	@ (8009200 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009022:	4313      	orrs	r3, r2
 8009024:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009030:	2b00      	cmp	r3, #0
 8009032:	d00a      	beq.n	800904a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8009034:	4b72      	ldr	r3, [pc, #456]	@ (8009200 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009036:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800903a:	f023 0203 	bic.w	r2, r3, #3
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009042:	496f      	ldr	r1, [pc, #444]	@ (8009200 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009044:	4313      	orrs	r3, r2
 8009046:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009052:	2b00      	cmp	r3, #0
 8009054:	d00a      	beq.n	800906c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8009056:	4b6a      	ldr	r3, [pc, #424]	@ (8009200 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009058:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800905c:	f023 020c 	bic.w	r2, r3, #12
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009064:	4966      	ldr	r1, [pc, #408]	@ (8009200 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009066:	4313      	orrs	r3, r2
 8009068:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009074:	2b00      	cmp	r3, #0
 8009076:	d00a      	beq.n	800908e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8009078:	4b61      	ldr	r3, [pc, #388]	@ (8009200 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800907a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800907e:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009086:	495e      	ldr	r1, [pc, #376]	@ (8009200 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009088:	4313      	orrs	r3, r2
 800908a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009096:	2b00      	cmp	r3, #0
 8009098:	d00a      	beq.n	80090b0 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800909a:	4b59      	ldr	r3, [pc, #356]	@ (8009200 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800909c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80090a0:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80090a8:	4955      	ldr	r1, [pc, #340]	@ (8009200 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80090aa:	4313      	orrs	r3, r2
 80090ac:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	d00a      	beq.n	80090d2 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80090bc:	4b50      	ldr	r3, [pc, #320]	@ (8009200 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80090be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80090c2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80090ca:	494d      	ldr	r1, [pc, #308]	@ (8009200 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80090cc:	4313      	orrs	r3, r2
 80090ce:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d00a      	beq.n	80090f4 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80090de:	4b48      	ldr	r3, [pc, #288]	@ (8009200 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80090e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80090e4:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80090ec:	4944      	ldr	r1, [pc, #272]	@ (8009200 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80090ee:	4313      	orrs	r3, r2
 80090f0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	d00a      	beq.n	8009116 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8009100:	4b3f      	ldr	r3, [pc, #252]	@ (8009200 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009102:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009106:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800910e:	493c      	ldr	r1, [pc, #240]	@ (8009200 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009110:	4313      	orrs	r3, r2
 8009112:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800911e:	2b00      	cmp	r3, #0
 8009120:	d00a      	beq.n	8009138 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8009122:	4b37      	ldr	r3, [pc, #220]	@ (8009200 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009124:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009128:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009130:	4933      	ldr	r1, [pc, #204]	@ (8009200 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009132:	4313      	orrs	r3, r2
 8009134:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009140:	2b00      	cmp	r3, #0
 8009142:	d00a      	beq.n	800915a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8009144:	4b2e      	ldr	r3, [pc, #184]	@ (8009200 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009146:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800914a:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009152:	492b      	ldr	r1, [pc, #172]	@ (8009200 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009154:	4313      	orrs	r3, r2
 8009156:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009162:	2b00      	cmp	r3, #0
 8009164:	d011      	beq.n	800918a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8009166:	4b26      	ldr	r3, [pc, #152]	@ (8009200 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009168:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800916c:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009174:	4922      	ldr	r1, [pc, #136]	@ (8009200 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009176:	4313      	orrs	r3, r2
 8009178:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009180:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009184:	d101      	bne.n	800918a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8009186:	2301      	movs	r3, #1
 8009188:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	f003 0308 	and.w	r3, r3, #8
 8009192:	2b00      	cmp	r3, #0
 8009194:	d001      	beq.n	800919a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8009196:	2301      	movs	r3, #1
 8009198:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d00a      	beq.n	80091bc <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80091a6:	4b16      	ldr	r3, [pc, #88]	@ (8009200 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80091a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80091ac:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80091b4:	4912      	ldr	r1, [pc, #72]	@ (8009200 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80091b6:	4313      	orrs	r3, r2
 80091b8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d00b      	beq.n	80091e0 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80091c8:	4b0d      	ldr	r3, [pc, #52]	@ (8009200 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80091ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80091ce:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80091d8:	4909      	ldr	r1, [pc, #36]	@ (8009200 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80091da:	4313      	orrs	r3, r2
 80091dc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80091e0:	69fb      	ldr	r3, [r7, #28]
 80091e2:	2b01      	cmp	r3, #1
 80091e4:	d006      	beq.n	80091f4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	f000 80d9 	beq.w	80093a6 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80091f4:	4b02      	ldr	r3, [pc, #8]	@ (8009200 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	4a01      	ldr	r2, [pc, #4]	@ (8009200 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80091fa:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80091fe:	e001      	b.n	8009204 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8009200:	40023800 	.word	0x40023800
 8009204:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009206:	f7f9 fac3 	bl	8002790 <HAL_GetTick>
 800920a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800920c:	e008      	b.n	8009220 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800920e:	f7f9 fabf 	bl	8002790 <HAL_GetTick>
 8009212:	4602      	mov	r2, r0
 8009214:	697b      	ldr	r3, [r7, #20]
 8009216:	1ad3      	subs	r3, r2, r3
 8009218:	2b64      	cmp	r3, #100	@ 0x64
 800921a:	d901      	bls.n	8009220 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800921c:	2303      	movs	r3, #3
 800921e:	e194      	b.n	800954a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8009220:	4b6c      	ldr	r3, [pc, #432]	@ (80093d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009228:	2b00      	cmp	r3, #0
 800922a:	d1f0      	bne.n	800920e <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	f003 0301 	and.w	r3, r3, #1
 8009234:	2b00      	cmp	r3, #0
 8009236:	d021      	beq.n	800927c <HAL_RCCEx_PeriphCLKConfig+0x504>
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800923c:	2b00      	cmp	r3, #0
 800923e:	d11d      	bne.n	800927c <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8009240:	4b64      	ldr	r3, [pc, #400]	@ (80093d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009242:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009246:	0c1b      	lsrs	r3, r3, #16
 8009248:	f003 0303 	and.w	r3, r3, #3
 800924c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800924e:	4b61      	ldr	r3, [pc, #388]	@ (80093d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009250:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009254:	0e1b      	lsrs	r3, r3, #24
 8009256:	f003 030f 	and.w	r3, r3, #15
 800925a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	685b      	ldr	r3, [r3, #4]
 8009260:	019a      	lsls	r2, r3, #6
 8009262:	693b      	ldr	r3, [r7, #16]
 8009264:	041b      	lsls	r3, r3, #16
 8009266:	431a      	orrs	r2, r3
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	061b      	lsls	r3, r3, #24
 800926c:	431a      	orrs	r2, r3
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	689b      	ldr	r3, [r3, #8]
 8009272:	071b      	lsls	r3, r3, #28
 8009274:	4957      	ldr	r1, [pc, #348]	@ (80093d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009276:	4313      	orrs	r3, r2
 8009278:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8009284:	2b00      	cmp	r3, #0
 8009286:	d004      	beq.n	8009292 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800928c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009290:	d00a      	beq.n	80092a8 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800929a:	2b00      	cmp	r3, #0
 800929c:	d02e      	beq.n	80092fc <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80092a2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80092a6:	d129      	bne.n	80092fc <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80092a8:	4b4a      	ldr	r3, [pc, #296]	@ (80093d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80092aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80092ae:	0c1b      	lsrs	r3, r3, #16
 80092b0:	f003 0303 	and.w	r3, r3, #3
 80092b4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80092b6:	4b47      	ldr	r3, [pc, #284]	@ (80093d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80092b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80092bc:	0f1b      	lsrs	r3, r3, #28
 80092be:	f003 0307 	and.w	r3, r3, #7
 80092c2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	685b      	ldr	r3, [r3, #4]
 80092c8:	019a      	lsls	r2, r3, #6
 80092ca:	693b      	ldr	r3, [r7, #16]
 80092cc:	041b      	lsls	r3, r3, #16
 80092ce:	431a      	orrs	r2, r3
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	68db      	ldr	r3, [r3, #12]
 80092d4:	061b      	lsls	r3, r3, #24
 80092d6:	431a      	orrs	r2, r3
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	071b      	lsls	r3, r3, #28
 80092dc:	493d      	ldr	r1, [pc, #244]	@ (80093d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80092de:	4313      	orrs	r3, r2
 80092e0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80092e4:	4b3b      	ldr	r3, [pc, #236]	@ (80093d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80092e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80092ea:	f023 021f 	bic.w	r2, r3, #31
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80092f2:	3b01      	subs	r3, #1
 80092f4:	4937      	ldr	r1, [pc, #220]	@ (80093d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80092f6:	4313      	orrs	r3, r2
 80092f8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009304:	2b00      	cmp	r3, #0
 8009306:	d01d      	beq.n	8009344 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8009308:	4b32      	ldr	r3, [pc, #200]	@ (80093d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800930a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800930e:	0e1b      	lsrs	r3, r3, #24
 8009310:	f003 030f 	and.w	r3, r3, #15
 8009314:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8009316:	4b2f      	ldr	r3, [pc, #188]	@ (80093d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009318:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800931c:	0f1b      	lsrs	r3, r3, #28
 800931e:	f003 0307 	and.w	r3, r3, #7
 8009322:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	685b      	ldr	r3, [r3, #4]
 8009328:	019a      	lsls	r2, r3, #6
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	691b      	ldr	r3, [r3, #16]
 800932e:	041b      	lsls	r3, r3, #16
 8009330:	431a      	orrs	r2, r3
 8009332:	693b      	ldr	r3, [r7, #16]
 8009334:	061b      	lsls	r3, r3, #24
 8009336:	431a      	orrs	r2, r3
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	071b      	lsls	r3, r3, #28
 800933c:	4925      	ldr	r1, [pc, #148]	@ (80093d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800933e:	4313      	orrs	r3, r2
 8009340:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800934c:	2b00      	cmp	r3, #0
 800934e:	d011      	beq.n	8009374 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	685b      	ldr	r3, [r3, #4]
 8009354:	019a      	lsls	r2, r3, #6
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	691b      	ldr	r3, [r3, #16]
 800935a:	041b      	lsls	r3, r3, #16
 800935c:	431a      	orrs	r2, r3
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	68db      	ldr	r3, [r3, #12]
 8009362:	061b      	lsls	r3, r3, #24
 8009364:	431a      	orrs	r2, r3
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	689b      	ldr	r3, [r3, #8]
 800936a:	071b      	lsls	r3, r3, #28
 800936c:	4919      	ldr	r1, [pc, #100]	@ (80093d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800936e:	4313      	orrs	r3, r2
 8009370:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8009374:	4b17      	ldr	r3, [pc, #92]	@ (80093d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	4a16      	ldr	r2, [pc, #88]	@ (80093d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800937a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800937e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009380:	f7f9 fa06 	bl	8002790 <HAL_GetTick>
 8009384:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8009386:	e008      	b.n	800939a <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8009388:	f7f9 fa02 	bl	8002790 <HAL_GetTick>
 800938c:	4602      	mov	r2, r0
 800938e:	697b      	ldr	r3, [r7, #20]
 8009390:	1ad3      	subs	r3, r2, r3
 8009392:	2b64      	cmp	r3, #100	@ 0x64
 8009394:	d901      	bls.n	800939a <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009396:	2303      	movs	r3, #3
 8009398:	e0d7      	b.n	800954a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800939a:	4b0e      	ldr	r3, [pc, #56]	@ (80093d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	d0f0      	beq.n	8009388 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80093a6:	69bb      	ldr	r3, [r7, #24]
 80093a8:	2b01      	cmp	r3, #1
 80093aa:	f040 80cd 	bne.w	8009548 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80093ae:	4b09      	ldr	r3, [pc, #36]	@ (80093d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	4a08      	ldr	r2, [pc, #32]	@ (80093d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80093b4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80093b8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80093ba:	f7f9 f9e9 	bl	8002790 <HAL_GetTick>
 80093be:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80093c0:	e00a      	b.n	80093d8 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80093c2:	f7f9 f9e5 	bl	8002790 <HAL_GetTick>
 80093c6:	4602      	mov	r2, r0
 80093c8:	697b      	ldr	r3, [r7, #20]
 80093ca:	1ad3      	subs	r3, r2, r3
 80093cc:	2b64      	cmp	r3, #100	@ 0x64
 80093ce:	d903      	bls.n	80093d8 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80093d0:	2303      	movs	r3, #3
 80093d2:	e0ba      	b.n	800954a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 80093d4:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80093d8:	4b5e      	ldr	r3, [pc, #376]	@ (8009554 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80093e0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80093e4:	d0ed      	beq.n	80093c2 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d003      	beq.n	80093fa <HAL_RCCEx_PeriphCLKConfig+0x682>
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d009      	beq.n	800940e <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8009402:	2b00      	cmp	r3, #0
 8009404:	d02e      	beq.n	8009464 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800940a:	2b00      	cmp	r3, #0
 800940c:	d12a      	bne.n	8009464 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800940e:	4b51      	ldr	r3, [pc, #324]	@ (8009554 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009410:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009414:	0c1b      	lsrs	r3, r3, #16
 8009416:	f003 0303 	and.w	r3, r3, #3
 800941a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800941c:	4b4d      	ldr	r3, [pc, #308]	@ (8009554 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800941e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009422:	0f1b      	lsrs	r3, r3, #28
 8009424:	f003 0307 	and.w	r3, r3, #7
 8009428:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	695b      	ldr	r3, [r3, #20]
 800942e:	019a      	lsls	r2, r3, #6
 8009430:	693b      	ldr	r3, [r7, #16]
 8009432:	041b      	lsls	r3, r3, #16
 8009434:	431a      	orrs	r2, r3
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	699b      	ldr	r3, [r3, #24]
 800943a:	061b      	lsls	r3, r3, #24
 800943c:	431a      	orrs	r2, r3
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	071b      	lsls	r3, r3, #28
 8009442:	4944      	ldr	r1, [pc, #272]	@ (8009554 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009444:	4313      	orrs	r3, r2
 8009446:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800944a:	4b42      	ldr	r3, [pc, #264]	@ (8009554 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800944c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009450:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009458:	3b01      	subs	r3, #1
 800945a:	021b      	lsls	r3, r3, #8
 800945c:	493d      	ldr	r1, [pc, #244]	@ (8009554 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800945e:	4313      	orrs	r3, r2
 8009460:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800946c:	2b00      	cmp	r3, #0
 800946e:	d022      	beq.n	80094b6 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009474:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009478:	d11d      	bne.n	80094b6 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800947a:	4b36      	ldr	r3, [pc, #216]	@ (8009554 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800947c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009480:	0e1b      	lsrs	r3, r3, #24
 8009482:	f003 030f 	and.w	r3, r3, #15
 8009486:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8009488:	4b32      	ldr	r3, [pc, #200]	@ (8009554 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800948a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800948e:	0f1b      	lsrs	r3, r3, #28
 8009490:	f003 0307 	and.w	r3, r3, #7
 8009494:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	695b      	ldr	r3, [r3, #20]
 800949a:	019a      	lsls	r2, r3, #6
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	6a1b      	ldr	r3, [r3, #32]
 80094a0:	041b      	lsls	r3, r3, #16
 80094a2:	431a      	orrs	r2, r3
 80094a4:	693b      	ldr	r3, [r7, #16]
 80094a6:	061b      	lsls	r3, r3, #24
 80094a8:	431a      	orrs	r2, r3
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	071b      	lsls	r3, r3, #28
 80094ae:	4929      	ldr	r1, [pc, #164]	@ (8009554 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80094b0:	4313      	orrs	r3, r2
 80094b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	f003 0308 	and.w	r3, r3, #8
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d028      	beq.n	8009514 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80094c2:	4b24      	ldr	r3, [pc, #144]	@ (8009554 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80094c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80094c8:	0e1b      	lsrs	r3, r3, #24
 80094ca:	f003 030f 	and.w	r3, r3, #15
 80094ce:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80094d0:	4b20      	ldr	r3, [pc, #128]	@ (8009554 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80094d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80094d6:	0c1b      	lsrs	r3, r3, #16
 80094d8:	f003 0303 	and.w	r3, r3, #3
 80094dc:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	695b      	ldr	r3, [r3, #20]
 80094e2:	019a      	lsls	r2, r3, #6
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	041b      	lsls	r3, r3, #16
 80094e8:	431a      	orrs	r2, r3
 80094ea:	693b      	ldr	r3, [r7, #16]
 80094ec:	061b      	lsls	r3, r3, #24
 80094ee:	431a      	orrs	r2, r3
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	69db      	ldr	r3, [r3, #28]
 80094f4:	071b      	lsls	r3, r3, #28
 80094f6:	4917      	ldr	r1, [pc, #92]	@ (8009554 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80094f8:	4313      	orrs	r3, r2
 80094fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80094fe:	4b15      	ldr	r3, [pc, #84]	@ (8009554 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009500:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009504:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800950c:	4911      	ldr	r1, [pc, #68]	@ (8009554 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800950e:	4313      	orrs	r3, r2
 8009510:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8009514:	4b0f      	ldr	r3, [pc, #60]	@ (8009554 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	4a0e      	ldr	r2, [pc, #56]	@ (8009554 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800951a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800951e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009520:	f7f9 f936 	bl	8002790 <HAL_GetTick>
 8009524:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8009526:	e008      	b.n	800953a <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8009528:	f7f9 f932 	bl	8002790 <HAL_GetTick>
 800952c:	4602      	mov	r2, r0
 800952e:	697b      	ldr	r3, [r7, #20]
 8009530:	1ad3      	subs	r3, r2, r3
 8009532:	2b64      	cmp	r3, #100	@ 0x64
 8009534:	d901      	bls.n	800953a <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009536:	2303      	movs	r3, #3
 8009538:	e007      	b.n	800954a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800953a:	4b06      	ldr	r3, [pc, #24]	@ (8009554 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009542:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009546:	d1ef      	bne.n	8009528 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8009548:	2300      	movs	r3, #0
}
 800954a:	4618      	mov	r0, r3
 800954c:	3720      	adds	r7, #32
 800954e:	46bd      	mov	sp, r7
 8009550:	bd80      	pop	{r7, pc}
 8009552:	bf00      	nop
 8009554:	40023800 	.word	0x40023800

08009558 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009558:	b580      	push	{r7, lr}
 800955a:	b084      	sub	sp, #16
 800955c:	af00      	add	r7, sp, #0
 800955e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	2b00      	cmp	r3, #0
 8009564:	d101      	bne.n	800956a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009566:	2301      	movs	r3, #1
 8009568:	e09d      	b.n	80096a6 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800956e:	2b00      	cmp	r3, #0
 8009570:	d108      	bne.n	8009584 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	685b      	ldr	r3, [r3, #4]
 8009576:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800957a:	d009      	beq.n	8009590 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	2200      	movs	r2, #0
 8009580:	61da      	str	r2, [r3, #28]
 8009582:	e005      	b.n	8009590 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	2200      	movs	r2, #0
 8009588:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	2200      	movs	r2, #0
 800958e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	2200      	movs	r2, #0
 8009594:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800959c:	b2db      	uxtb	r3, r3
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d106      	bne.n	80095b0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	2200      	movs	r2, #0
 80095a6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80095aa:	6878      	ldr	r0, [r7, #4]
 80095ac:	f7f8 f976 	bl	800189c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	2202      	movs	r2, #2
 80095b4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	681a      	ldr	r2, [r3, #0]
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80095c6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	68db      	ldr	r3, [r3, #12]
 80095cc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80095d0:	d902      	bls.n	80095d8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80095d2:	2300      	movs	r3, #0
 80095d4:	60fb      	str	r3, [r7, #12]
 80095d6:	e002      	b.n	80095de <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80095d8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80095dc:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	68db      	ldr	r3, [r3, #12]
 80095e2:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80095e6:	d007      	beq.n	80095f8 <HAL_SPI_Init+0xa0>
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	68db      	ldr	r3, [r3, #12]
 80095ec:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80095f0:	d002      	beq.n	80095f8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	2200      	movs	r2, #0
 80095f6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	685b      	ldr	r3, [r3, #4]
 80095fc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	689b      	ldr	r3, [r3, #8]
 8009604:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8009608:	431a      	orrs	r2, r3
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	691b      	ldr	r3, [r3, #16]
 800960e:	f003 0302 	and.w	r3, r3, #2
 8009612:	431a      	orrs	r2, r3
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	695b      	ldr	r3, [r3, #20]
 8009618:	f003 0301 	and.w	r3, r3, #1
 800961c:	431a      	orrs	r2, r3
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	699b      	ldr	r3, [r3, #24]
 8009622:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009626:	431a      	orrs	r2, r3
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	69db      	ldr	r3, [r3, #28]
 800962c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009630:	431a      	orrs	r2, r3
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	6a1b      	ldr	r3, [r3, #32]
 8009636:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800963a:	ea42 0103 	orr.w	r1, r2, r3
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009642:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	430a      	orrs	r2, r1
 800964c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	699b      	ldr	r3, [r3, #24]
 8009652:	0c1b      	lsrs	r3, r3, #16
 8009654:	f003 0204 	and.w	r2, r3, #4
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800965c:	f003 0310 	and.w	r3, r3, #16
 8009660:	431a      	orrs	r2, r3
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009666:	f003 0308 	and.w	r3, r3, #8
 800966a:	431a      	orrs	r2, r3
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	68db      	ldr	r3, [r3, #12]
 8009670:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8009674:	ea42 0103 	orr.w	r1, r2, r3
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	430a      	orrs	r2, r1
 8009684:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	69da      	ldr	r2, [r3, #28]
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009694:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	2200      	movs	r2, #0
 800969a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	2201      	movs	r2, #1
 80096a0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80096a4:	2300      	movs	r3, #0
}
 80096a6:	4618      	mov	r0, r3
 80096a8:	3710      	adds	r7, #16
 80096aa:	46bd      	mov	sp, r7
 80096ac:	bd80      	pop	{r7, pc}

080096ae <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80096ae:	b580      	push	{r7, lr}
 80096b0:	b088      	sub	sp, #32
 80096b2:	af00      	add	r7, sp, #0
 80096b4:	60f8      	str	r0, [r7, #12]
 80096b6:	60b9      	str	r1, [r7, #8]
 80096b8:	603b      	str	r3, [r7, #0]
 80096ba:	4613      	mov	r3, r2
 80096bc:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80096be:	f7f9 f867 	bl	8002790 <HAL_GetTick>
 80096c2:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80096c4:	88fb      	ldrh	r3, [r7, #6]
 80096c6:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80096ce:	b2db      	uxtb	r3, r3
 80096d0:	2b01      	cmp	r3, #1
 80096d2:	d001      	beq.n	80096d8 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80096d4:	2302      	movs	r3, #2
 80096d6:	e15c      	b.n	8009992 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 80096d8:	68bb      	ldr	r3, [r7, #8]
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d002      	beq.n	80096e4 <HAL_SPI_Transmit+0x36>
 80096de:	88fb      	ldrh	r3, [r7, #6]
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	d101      	bne.n	80096e8 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80096e4:	2301      	movs	r3, #1
 80096e6:	e154      	b.n	8009992 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80096ee:	2b01      	cmp	r3, #1
 80096f0:	d101      	bne.n	80096f6 <HAL_SPI_Transmit+0x48>
 80096f2:	2302      	movs	r3, #2
 80096f4:	e14d      	b.n	8009992 <HAL_SPI_Transmit+0x2e4>
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	2201      	movs	r2, #1
 80096fa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	2203      	movs	r2, #3
 8009702:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	2200      	movs	r2, #0
 800970a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	68ba      	ldr	r2, [r7, #8]
 8009710:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	88fa      	ldrh	r2, [r7, #6]
 8009716:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	88fa      	ldrh	r2, [r7, #6]
 800971c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800971e:	68fb      	ldr	r3, [r7, #12]
 8009720:	2200      	movs	r2, #0
 8009722:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	2200      	movs	r2, #0
 8009728:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800972c:	68fb      	ldr	r3, [r7, #12]
 800972e:	2200      	movs	r2, #0
 8009730:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8009734:	68fb      	ldr	r3, [r7, #12]
 8009736:	2200      	movs	r2, #0
 8009738:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	2200      	movs	r2, #0
 800973e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	689b      	ldr	r3, [r3, #8]
 8009744:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009748:	d10f      	bne.n	800976a <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	681a      	ldr	r2, [r3, #0]
 8009750:	68fb      	ldr	r3, [r7, #12]
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009758:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	681a      	ldr	r2, [r3, #0]
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009768:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800976a:	68fb      	ldr	r3, [r7, #12]
 800976c:	681b      	ldr	r3, [r3, #0]
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009774:	2b40      	cmp	r3, #64	@ 0x40
 8009776:	d007      	beq.n	8009788 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	681a      	ldr	r2, [r3, #0]
 800977e:	68fb      	ldr	r3, [r7, #12]
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009786:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009788:	68fb      	ldr	r3, [r7, #12]
 800978a:	68db      	ldr	r3, [r3, #12]
 800978c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009790:	d952      	bls.n	8009838 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009792:	68fb      	ldr	r3, [r7, #12]
 8009794:	685b      	ldr	r3, [r3, #4]
 8009796:	2b00      	cmp	r3, #0
 8009798:	d002      	beq.n	80097a0 <HAL_SPI_Transmit+0xf2>
 800979a:	8b7b      	ldrh	r3, [r7, #26]
 800979c:	2b01      	cmp	r3, #1
 800979e:	d145      	bne.n	800982c <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80097a4:	881a      	ldrh	r2, [r3, #0]
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80097b0:	1c9a      	adds	r2, r3, #2
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80097ba:	b29b      	uxth	r3, r3
 80097bc:	3b01      	subs	r3, #1
 80097be:	b29a      	uxth	r2, r3
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80097c4:	e032      	b.n	800982c <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	689b      	ldr	r3, [r3, #8]
 80097cc:	f003 0302 	and.w	r3, r3, #2
 80097d0:	2b02      	cmp	r3, #2
 80097d2:	d112      	bne.n	80097fa <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80097d8:	881a      	ldrh	r2, [r3, #0]
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80097e4:	1c9a      	adds	r2, r3, #2
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80097ee:	b29b      	uxth	r3, r3
 80097f0:	3b01      	subs	r3, #1
 80097f2:	b29a      	uxth	r2, r3
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80097f8:	e018      	b.n	800982c <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80097fa:	f7f8 ffc9 	bl	8002790 <HAL_GetTick>
 80097fe:	4602      	mov	r2, r0
 8009800:	69fb      	ldr	r3, [r7, #28]
 8009802:	1ad3      	subs	r3, r2, r3
 8009804:	683a      	ldr	r2, [r7, #0]
 8009806:	429a      	cmp	r2, r3
 8009808:	d803      	bhi.n	8009812 <HAL_SPI_Transmit+0x164>
 800980a:	683b      	ldr	r3, [r7, #0]
 800980c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009810:	d102      	bne.n	8009818 <HAL_SPI_Transmit+0x16a>
 8009812:	683b      	ldr	r3, [r7, #0]
 8009814:	2b00      	cmp	r3, #0
 8009816:	d109      	bne.n	800982c <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	2201      	movs	r2, #1
 800981c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8009820:	68fb      	ldr	r3, [r7, #12]
 8009822:	2200      	movs	r2, #0
 8009824:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8009828:	2303      	movs	r3, #3
 800982a:	e0b2      	b.n	8009992 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009830:	b29b      	uxth	r3, r3
 8009832:	2b00      	cmp	r3, #0
 8009834:	d1c7      	bne.n	80097c6 <HAL_SPI_Transmit+0x118>
 8009836:	e083      	b.n	8009940 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	685b      	ldr	r3, [r3, #4]
 800983c:	2b00      	cmp	r3, #0
 800983e:	d002      	beq.n	8009846 <HAL_SPI_Transmit+0x198>
 8009840:	8b7b      	ldrh	r3, [r7, #26]
 8009842:	2b01      	cmp	r3, #1
 8009844:	d177      	bne.n	8009936 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800984a:	b29b      	uxth	r3, r3
 800984c:	2b01      	cmp	r3, #1
 800984e:	d912      	bls.n	8009876 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009854:	881a      	ldrh	r2, [r3, #0]
 8009856:	68fb      	ldr	r3, [r7, #12]
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009860:	1c9a      	adds	r2, r3, #2
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8009866:	68fb      	ldr	r3, [r7, #12]
 8009868:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800986a:	b29b      	uxth	r3, r3
 800986c:	3b02      	subs	r3, #2
 800986e:	b29a      	uxth	r2, r3
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8009874:	e05f      	b.n	8009936 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800987a:	68fb      	ldr	r3, [r7, #12]
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	330c      	adds	r3, #12
 8009880:	7812      	ldrb	r2, [r2, #0]
 8009882:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009888:	1c5a      	adds	r2, r3, #1
 800988a:	68fb      	ldr	r3, [r7, #12]
 800988c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009892:	b29b      	uxth	r3, r3
 8009894:	3b01      	subs	r3, #1
 8009896:	b29a      	uxth	r2, r3
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800989c:	e04b      	b.n	8009936 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	689b      	ldr	r3, [r3, #8]
 80098a4:	f003 0302 	and.w	r3, r3, #2
 80098a8:	2b02      	cmp	r3, #2
 80098aa:	d12b      	bne.n	8009904 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80098b0:	b29b      	uxth	r3, r3
 80098b2:	2b01      	cmp	r3, #1
 80098b4:	d912      	bls.n	80098dc <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80098ba:	881a      	ldrh	r2, [r3, #0]
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80098c6:	1c9a      	adds	r2, r3, #2
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80098cc:	68fb      	ldr	r3, [r7, #12]
 80098ce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80098d0:	b29b      	uxth	r3, r3
 80098d2:	3b02      	subs	r3, #2
 80098d4:	b29a      	uxth	r2, r3
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80098da:	e02c      	b.n	8009936 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	330c      	adds	r3, #12
 80098e6:	7812      	ldrb	r2, [r2, #0]
 80098e8:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80098ee:	1c5a      	adds	r2, r3, #1
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80098f8:	b29b      	uxth	r3, r3
 80098fa:	3b01      	subs	r3, #1
 80098fc:	b29a      	uxth	r2, r3
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8009902:	e018      	b.n	8009936 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009904:	f7f8 ff44 	bl	8002790 <HAL_GetTick>
 8009908:	4602      	mov	r2, r0
 800990a:	69fb      	ldr	r3, [r7, #28]
 800990c:	1ad3      	subs	r3, r2, r3
 800990e:	683a      	ldr	r2, [r7, #0]
 8009910:	429a      	cmp	r2, r3
 8009912:	d803      	bhi.n	800991c <HAL_SPI_Transmit+0x26e>
 8009914:	683b      	ldr	r3, [r7, #0]
 8009916:	f1b3 3fff 	cmp.w	r3, #4294967295
 800991a:	d102      	bne.n	8009922 <HAL_SPI_Transmit+0x274>
 800991c:	683b      	ldr	r3, [r7, #0]
 800991e:	2b00      	cmp	r3, #0
 8009920:	d109      	bne.n	8009936 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	2201      	movs	r2, #1
 8009926:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	2200      	movs	r2, #0
 800992e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8009932:	2303      	movs	r3, #3
 8009934:	e02d      	b.n	8009992 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8009936:	68fb      	ldr	r3, [r7, #12]
 8009938:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800993a:	b29b      	uxth	r3, r3
 800993c:	2b00      	cmp	r3, #0
 800993e:	d1ae      	bne.n	800989e <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009940:	69fa      	ldr	r2, [r7, #28]
 8009942:	6839      	ldr	r1, [r7, #0]
 8009944:	68f8      	ldr	r0, [r7, #12]
 8009946:	f001 fae3 	bl	800af10 <SPI_EndRxTxTransaction>
 800994a:	4603      	mov	r3, r0
 800994c:	2b00      	cmp	r3, #0
 800994e:	d002      	beq.n	8009956 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	2220      	movs	r2, #32
 8009954:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	689b      	ldr	r3, [r3, #8]
 800995a:	2b00      	cmp	r3, #0
 800995c:	d10a      	bne.n	8009974 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800995e:	2300      	movs	r3, #0
 8009960:	617b      	str	r3, [r7, #20]
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	68db      	ldr	r3, [r3, #12]
 8009968:	617b      	str	r3, [r7, #20]
 800996a:	68fb      	ldr	r3, [r7, #12]
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	689b      	ldr	r3, [r3, #8]
 8009970:	617b      	str	r3, [r7, #20]
 8009972:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	2201      	movs	r2, #1
 8009978:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	2200      	movs	r2, #0
 8009980:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009988:	2b00      	cmp	r3, #0
 800998a:	d001      	beq.n	8009990 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 800998c:	2301      	movs	r3, #1
 800998e:	e000      	b.n	8009992 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8009990:	2300      	movs	r3, #0
  }
}
 8009992:	4618      	mov	r0, r3
 8009994:	3720      	adds	r7, #32
 8009996:	46bd      	mov	sp, r7
 8009998:	bd80      	pop	{r7, pc}

0800999a <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800999a:	b580      	push	{r7, lr}
 800999c:	b088      	sub	sp, #32
 800999e:	af02      	add	r7, sp, #8
 80099a0:	60f8      	str	r0, [r7, #12]
 80099a2:	60b9      	str	r1, [r7, #8]
 80099a4:	603b      	str	r3, [r7, #0]
 80099a6:	4613      	mov	r3, r2
 80099a8:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80099b0:	b2db      	uxtb	r3, r3
 80099b2:	2b01      	cmp	r3, #1
 80099b4:	d001      	beq.n	80099ba <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 80099b6:	2302      	movs	r3, #2
 80099b8:	e123      	b.n	8009c02 <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 80099ba:	68bb      	ldr	r3, [r7, #8]
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d002      	beq.n	80099c6 <HAL_SPI_Receive+0x2c>
 80099c0:	88fb      	ldrh	r3, [r7, #6]
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	d101      	bne.n	80099ca <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 80099c6:	2301      	movs	r3, #1
 80099c8:	e11b      	b.n	8009c02 <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80099ca:	68fb      	ldr	r3, [r7, #12]
 80099cc:	685b      	ldr	r3, [r3, #4]
 80099ce:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80099d2:	d112      	bne.n	80099fa <HAL_SPI_Receive+0x60>
 80099d4:	68fb      	ldr	r3, [r7, #12]
 80099d6:	689b      	ldr	r3, [r3, #8]
 80099d8:	2b00      	cmp	r3, #0
 80099da:	d10e      	bne.n	80099fa <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80099dc:	68fb      	ldr	r3, [r7, #12]
 80099de:	2204      	movs	r2, #4
 80099e0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80099e4:	88fa      	ldrh	r2, [r7, #6]
 80099e6:	683b      	ldr	r3, [r7, #0]
 80099e8:	9300      	str	r3, [sp, #0]
 80099ea:	4613      	mov	r3, r2
 80099ec:	68ba      	ldr	r2, [r7, #8]
 80099ee:	68b9      	ldr	r1, [r7, #8]
 80099f0:	68f8      	ldr	r0, [r7, #12]
 80099f2:	f000 f90a 	bl	8009c0a <HAL_SPI_TransmitReceive>
 80099f6:	4603      	mov	r3, r0
 80099f8:	e103      	b.n	8009c02 <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80099fa:	f7f8 fec9 	bl	8002790 <HAL_GetTick>
 80099fe:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009a00:	68fb      	ldr	r3, [r7, #12]
 8009a02:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8009a06:	2b01      	cmp	r3, #1
 8009a08:	d101      	bne.n	8009a0e <HAL_SPI_Receive+0x74>
 8009a0a:	2302      	movs	r3, #2
 8009a0c:	e0f9      	b.n	8009c02 <HAL_SPI_Receive+0x268>
 8009a0e:	68fb      	ldr	r3, [r7, #12]
 8009a10:	2201      	movs	r2, #1
 8009a12:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8009a16:	68fb      	ldr	r3, [r7, #12]
 8009a18:	2204      	movs	r2, #4
 8009a1a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009a1e:	68fb      	ldr	r3, [r7, #12]
 8009a20:	2200      	movs	r2, #0
 8009a22:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	68ba      	ldr	r2, [r7, #8]
 8009a28:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8009a2a:	68fb      	ldr	r3, [r7, #12]
 8009a2c:	88fa      	ldrh	r2, [r7, #6]
 8009a2e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8009a32:	68fb      	ldr	r3, [r7, #12]
 8009a34:	88fa      	ldrh	r2, [r7, #6]
 8009a36:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	2200      	movs	r2, #0
 8009a3e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8009a40:	68fb      	ldr	r3, [r7, #12]
 8009a42:	2200      	movs	r2, #0
 8009a44:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	2200      	movs	r2, #0
 8009a4a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	2200      	movs	r2, #0
 8009a50:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	2200      	movs	r2, #0
 8009a56:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	68db      	ldr	r3, [r3, #12]
 8009a5c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009a60:	d908      	bls.n	8009a74 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	685a      	ldr	r2, [r3, #4]
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8009a70:	605a      	str	r2, [r3, #4]
 8009a72:	e007      	b.n	8009a84 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009a74:	68fb      	ldr	r3, [r7, #12]
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	685a      	ldr	r2, [r3, #4]
 8009a7a:	68fb      	ldr	r3, [r7, #12]
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8009a82:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009a84:	68fb      	ldr	r3, [r7, #12]
 8009a86:	689b      	ldr	r3, [r3, #8]
 8009a88:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009a8c:	d10f      	bne.n	8009aae <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	681a      	ldr	r2, [r3, #0]
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009a9c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	681a      	ldr	r2, [r3, #0]
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8009aac:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009ab8:	2b40      	cmp	r3, #64	@ 0x40
 8009aba:	d007      	beq.n	8009acc <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	681a      	ldr	r2, [r3, #0]
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009aca:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	68db      	ldr	r3, [r3, #12]
 8009ad0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009ad4:	d875      	bhi.n	8009bc2 <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8009ad6:	e037      	b.n	8009b48 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8009ad8:	68fb      	ldr	r3, [r7, #12]
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	689b      	ldr	r3, [r3, #8]
 8009ade:	f003 0301 	and.w	r3, r3, #1
 8009ae2:	2b01      	cmp	r3, #1
 8009ae4:	d117      	bne.n	8009b16 <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	f103 020c 	add.w	r2, r3, #12
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009af2:	7812      	ldrb	r2, [r2, #0]
 8009af4:	b2d2      	uxtb	r2, r2
 8009af6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8009af8:	68fb      	ldr	r3, [r7, #12]
 8009afa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009afc:	1c5a      	adds	r2, r3, #1
 8009afe:	68fb      	ldr	r3, [r7, #12]
 8009b00:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009b08:	b29b      	uxth	r3, r3
 8009b0a:	3b01      	subs	r3, #1
 8009b0c:	b29a      	uxth	r2, r3
 8009b0e:	68fb      	ldr	r3, [r7, #12]
 8009b10:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8009b14:	e018      	b.n	8009b48 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009b16:	f7f8 fe3b 	bl	8002790 <HAL_GetTick>
 8009b1a:	4602      	mov	r2, r0
 8009b1c:	697b      	ldr	r3, [r7, #20]
 8009b1e:	1ad3      	subs	r3, r2, r3
 8009b20:	683a      	ldr	r2, [r7, #0]
 8009b22:	429a      	cmp	r2, r3
 8009b24:	d803      	bhi.n	8009b2e <HAL_SPI_Receive+0x194>
 8009b26:	683b      	ldr	r3, [r7, #0]
 8009b28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b2c:	d102      	bne.n	8009b34 <HAL_SPI_Receive+0x19a>
 8009b2e:	683b      	ldr	r3, [r7, #0]
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	d109      	bne.n	8009b48 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	2201      	movs	r2, #1
 8009b38:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	2200      	movs	r2, #0
 8009b40:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8009b44:	2303      	movs	r3, #3
 8009b46:	e05c      	b.n	8009c02 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8009b48:	68fb      	ldr	r3, [r7, #12]
 8009b4a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009b4e:	b29b      	uxth	r3, r3
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	d1c1      	bne.n	8009ad8 <HAL_SPI_Receive+0x13e>
 8009b54:	e03b      	b.n	8009bce <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	689b      	ldr	r3, [r3, #8]
 8009b5c:	f003 0301 	and.w	r3, r3, #1
 8009b60:	2b01      	cmp	r3, #1
 8009b62:	d115      	bne.n	8009b90 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	68da      	ldr	r2, [r3, #12]
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009b6e:	b292      	uxth	r2, r2
 8009b70:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009b76:	1c9a      	adds	r2, r3, #2
 8009b78:	68fb      	ldr	r3, [r7, #12]
 8009b7a:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009b82:	b29b      	uxth	r3, r3
 8009b84:	3b01      	subs	r3, #1
 8009b86:	b29a      	uxth	r2, r3
 8009b88:	68fb      	ldr	r3, [r7, #12]
 8009b8a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8009b8e:	e018      	b.n	8009bc2 <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009b90:	f7f8 fdfe 	bl	8002790 <HAL_GetTick>
 8009b94:	4602      	mov	r2, r0
 8009b96:	697b      	ldr	r3, [r7, #20]
 8009b98:	1ad3      	subs	r3, r2, r3
 8009b9a:	683a      	ldr	r2, [r7, #0]
 8009b9c:	429a      	cmp	r2, r3
 8009b9e:	d803      	bhi.n	8009ba8 <HAL_SPI_Receive+0x20e>
 8009ba0:	683b      	ldr	r3, [r7, #0]
 8009ba2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ba6:	d102      	bne.n	8009bae <HAL_SPI_Receive+0x214>
 8009ba8:	683b      	ldr	r3, [r7, #0]
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d109      	bne.n	8009bc2 <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8009bae:	68fb      	ldr	r3, [r7, #12]
 8009bb0:	2201      	movs	r2, #1
 8009bb2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8009bb6:	68fb      	ldr	r3, [r7, #12]
 8009bb8:	2200      	movs	r2, #0
 8009bba:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8009bbe:	2303      	movs	r3, #3
 8009bc0:	e01f      	b.n	8009c02 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8009bc2:	68fb      	ldr	r3, [r7, #12]
 8009bc4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009bc8:	b29b      	uxth	r3, r3
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	d1c3      	bne.n	8009b56 <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009bce:	697a      	ldr	r2, [r7, #20]
 8009bd0:	6839      	ldr	r1, [r7, #0]
 8009bd2:	68f8      	ldr	r0, [r7, #12]
 8009bd4:	f001 f920 	bl	800ae18 <SPI_EndRxTransaction>
 8009bd8:	4603      	mov	r3, r0
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d002      	beq.n	8009be4 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	2220      	movs	r2, #32
 8009be2:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	2201      	movs	r2, #1
 8009be8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8009bec:	68fb      	ldr	r3, [r7, #12]
 8009bee:	2200      	movs	r2, #0
 8009bf0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	d001      	beq.n	8009c00 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 8009bfc:	2301      	movs	r3, #1
 8009bfe:	e000      	b.n	8009c02 <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 8009c00:	2300      	movs	r3, #0
  }
}
 8009c02:	4618      	mov	r0, r3
 8009c04:	3718      	adds	r7, #24
 8009c06:	46bd      	mov	sp, r7
 8009c08:	bd80      	pop	{r7, pc}

08009c0a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8009c0a:	b580      	push	{r7, lr}
 8009c0c:	b08a      	sub	sp, #40	@ 0x28
 8009c0e:	af00      	add	r7, sp, #0
 8009c10:	60f8      	str	r0, [r7, #12]
 8009c12:	60b9      	str	r1, [r7, #8]
 8009c14:	607a      	str	r2, [r7, #4]
 8009c16:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8009c18:	2301      	movs	r3, #1
 8009c1a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009c1c:	f7f8 fdb8 	bl	8002790 <HAL_GetTick>
 8009c20:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009c28:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8009c2a:	68fb      	ldr	r3, [r7, #12]
 8009c2c:	685b      	ldr	r3, [r3, #4]
 8009c2e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8009c30:	887b      	ldrh	r3, [r7, #2]
 8009c32:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8009c34:	887b      	ldrh	r3, [r7, #2]
 8009c36:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8009c38:	7ffb      	ldrb	r3, [r7, #31]
 8009c3a:	2b01      	cmp	r3, #1
 8009c3c:	d00c      	beq.n	8009c58 <HAL_SPI_TransmitReceive+0x4e>
 8009c3e:	69bb      	ldr	r3, [r7, #24]
 8009c40:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009c44:	d106      	bne.n	8009c54 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8009c46:	68fb      	ldr	r3, [r7, #12]
 8009c48:	689b      	ldr	r3, [r3, #8]
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	d102      	bne.n	8009c54 <HAL_SPI_TransmitReceive+0x4a>
 8009c4e:	7ffb      	ldrb	r3, [r7, #31]
 8009c50:	2b04      	cmp	r3, #4
 8009c52:	d001      	beq.n	8009c58 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8009c54:	2302      	movs	r3, #2
 8009c56:	e1f3      	b.n	800a040 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8009c58:	68bb      	ldr	r3, [r7, #8]
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	d005      	beq.n	8009c6a <HAL_SPI_TransmitReceive+0x60>
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	d002      	beq.n	8009c6a <HAL_SPI_TransmitReceive+0x60>
 8009c64:	887b      	ldrh	r3, [r7, #2]
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d101      	bne.n	8009c6e <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8009c6a:	2301      	movs	r3, #1
 8009c6c:	e1e8      	b.n	800a040 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009c6e:	68fb      	ldr	r3, [r7, #12]
 8009c70:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8009c74:	2b01      	cmp	r3, #1
 8009c76:	d101      	bne.n	8009c7c <HAL_SPI_TransmitReceive+0x72>
 8009c78:	2302      	movs	r3, #2
 8009c7a:	e1e1      	b.n	800a040 <HAL_SPI_TransmitReceive+0x436>
 8009c7c:	68fb      	ldr	r3, [r7, #12]
 8009c7e:	2201      	movs	r2, #1
 8009c80:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009c84:	68fb      	ldr	r3, [r7, #12]
 8009c86:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009c8a:	b2db      	uxtb	r3, r3
 8009c8c:	2b04      	cmp	r3, #4
 8009c8e:	d003      	beq.n	8009c98 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8009c90:	68fb      	ldr	r3, [r7, #12]
 8009c92:	2205      	movs	r2, #5
 8009c94:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009c98:	68fb      	ldr	r3, [r7, #12]
 8009c9a:	2200      	movs	r2, #0
 8009c9c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	687a      	ldr	r2, [r7, #4]
 8009ca2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	887a      	ldrh	r2, [r7, #2]
 8009ca8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	887a      	ldrh	r2, [r7, #2]
 8009cb0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	68ba      	ldr	r2, [r7, #8]
 8009cb8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	887a      	ldrh	r2, [r7, #2]
 8009cbe:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8009cc0:	68fb      	ldr	r3, [r7, #12]
 8009cc2:	887a      	ldrh	r2, [r7, #2]
 8009cc4:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	2200      	movs	r2, #0
 8009cca:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8009ccc:	68fb      	ldr	r3, [r7, #12]
 8009cce:	2200      	movs	r2, #0
 8009cd0:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	68db      	ldr	r3, [r3, #12]
 8009cd6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009cda:	d802      	bhi.n	8009ce2 <HAL_SPI_TransmitReceive+0xd8>
 8009cdc:	8abb      	ldrh	r3, [r7, #20]
 8009cde:	2b01      	cmp	r3, #1
 8009ce0:	d908      	bls.n	8009cf4 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	685a      	ldr	r2, [r3, #4]
 8009ce8:	68fb      	ldr	r3, [r7, #12]
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8009cf0:	605a      	str	r2, [r3, #4]
 8009cf2:	e007      	b.n	8009d04 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009cf4:	68fb      	ldr	r3, [r7, #12]
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	685a      	ldr	r2, [r3, #4]
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8009d02:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009d04:	68fb      	ldr	r3, [r7, #12]
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009d0e:	2b40      	cmp	r3, #64	@ 0x40
 8009d10:	d007      	beq.n	8009d22 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009d12:	68fb      	ldr	r3, [r7, #12]
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	681a      	ldr	r2, [r3, #0]
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009d20:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009d22:	68fb      	ldr	r3, [r7, #12]
 8009d24:	68db      	ldr	r3, [r3, #12]
 8009d26:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009d2a:	f240 8083 	bls.w	8009e34 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	685b      	ldr	r3, [r3, #4]
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	d002      	beq.n	8009d3c <HAL_SPI_TransmitReceive+0x132>
 8009d36:	8afb      	ldrh	r3, [r7, #22]
 8009d38:	2b01      	cmp	r3, #1
 8009d3a:	d16f      	bne.n	8009e1c <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d40:	881a      	ldrh	r2, [r3, #0]
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d4c:	1c9a      	adds	r2, r3, #2
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009d56:	b29b      	uxth	r3, r3
 8009d58:	3b01      	subs	r3, #1
 8009d5a:	b29a      	uxth	r2, r3
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009d60:	e05c      	b.n	8009e1c <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	681b      	ldr	r3, [r3, #0]
 8009d66:	689b      	ldr	r3, [r3, #8]
 8009d68:	f003 0302 	and.w	r3, r3, #2
 8009d6c:	2b02      	cmp	r3, #2
 8009d6e:	d11b      	bne.n	8009da8 <HAL_SPI_TransmitReceive+0x19e>
 8009d70:	68fb      	ldr	r3, [r7, #12]
 8009d72:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009d74:	b29b      	uxth	r3, r3
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	d016      	beq.n	8009da8 <HAL_SPI_TransmitReceive+0x19e>
 8009d7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d7c:	2b01      	cmp	r3, #1
 8009d7e:	d113      	bne.n	8009da8 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d84:	881a      	ldrh	r2, [r3, #0]
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d90:	1c9a      	adds	r2, r3, #2
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009d9a:	b29b      	uxth	r3, r3
 8009d9c:	3b01      	subs	r3, #1
 8009d9e:	b29a      	uxth	r2, r3
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009da4:	2300      	movs	r3, #0
 8009da6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	689b      	ldr	r3, [r3, #8]
 8009dae:	f003 0301 	and.w	r3, r3, #1
 8009db2:	2b01      	cmp	r3, #1
 8009db4:	d11c      	bne.n	8009df0 <HAL_SPI_TransmitReceive+0x1e6>
 8009db6:	68fb      	ldr	r3, [r7, #12]
 8009db8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009dbc:	b29b      	uxth	r3, r3
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	d016      	beq.n	8009df0 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009dc2:	68fb      	ldr	r3, [r7, #12]
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	68da      	ldr	r2, [r3, #12]
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009dcc:	b292      	uxth	r2, r2
 8009dce:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009dd4:	1c9a      	adds	r2, r3, #2
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8009dda:	68fb      	ldr	r3, [r7, #12]
 8009ddc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009de0:	b29b      	uxth	r3, r3
 8009de2:	3b01      	subs	r3, #1
 8009de4:	b29a      	uxth	r2, r3
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009dec:	2301      	movs	r3, #1
 8009dee:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8009df0:	f7f8 fcce 	bl	8002790 <HAL_GetTick>
 8009df4:	4602      	mov	r2, r0
 8009df6:	6a3b      	ldr	r3, [r7, #32]
 8009df8:	1ad3      	subs	r3, r2, r3
 8009dfa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009dfc:	429a      	cmp	r2, r3
 8009dfe:	d80d      	bhi.n	8009e1c <HAL_SPI_TransmitReceive+0x212>
 8009e00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e06:	d009      	beq.n	8009e1c <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8009e08:	68fb      	ldr	r3, [r7, #12]
 8009e0a:	2201      	movs	r2, #1
 8009e0c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8009e10:	68fb      	ldr	r3, [r7, #12]
 8009e12:	2200      	movs	r2, #0
 8009e14:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8009e18:	2303      	movs	r3, #3
 8009e1a:	e111      	b.n	800a040 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009e20:	b29b      	uxth	r3, r3
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	d19d      	bne.n	8009d62 <HAL_SPI_TransmitReceive+0x158>
 8009e26:	68fb      	ldr	r3, [r7, #12]
 8009e28:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009e2c:	b29b      	uxth	r3, r3
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	d197      	bne.n	8009d62 <HAL_SPI_TransmitReceive+0x158>
 8009e32:	e0e5      	b.n	800a000 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	685b      	ldr	r3, [r3, #4]
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	d003      	beq.n	8009e44 <HAL_SPI_TransmitReceive+0x23a>
 8009e3c:	8afb      	ldrh	r3, [r7, #22]
 8009e3e:	2b01      	cmp	r3, #1
 8009e40:	f040 80d1 	bne.w	8009fe6 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009e48:	b29b      	uxth	r3, r3
 8009e4a:	2b01      	cmp	r3, #1
 8009e4c:	d912      	bls.n	8009e74 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009e4e:	68fb      	ldr	r3, [r7, #12]
 8009e50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e52:	881a      	ldrh	r2, [r3, #0]
 8009e54:	68fb      	ldr	r3, [r7, #12]
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e5e:	1c9a      	adds	r2, r3, #2
 8009e60:	68fb      	ldr	r3, [r7, #12]
 8009e62:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8009e64:	68fb      	ldr	r3, [r7, #12]
 8009e66:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009e68:	b29b      	uxth	r3, r3
 8009e6a:	3b02      	subs	r3, #2
 8009e6c:	b29a      	uxth	r2, r3
 8009e6e:	68fb      	ldr	r3, [r7, #12]
 8009e70:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8009e72:	e0b8      	b.n	8009fe6 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8009e74:	68fb      	ldr	r3, [r7, #12]
 8009e76:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	330c      	adds	r3, #12
 8009e7e:	7812      	ldrb	r2, [r2, #0]
 8009e80:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8009e82:	68fb      	ldr	r3, [r7, #12]
 8009e84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e86:	1c5a      	adds	r2, r3, #1
 8009e88:	68fb      	ldr	r3, [r7, #12]
 8009e8a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8009e8c:	68fb      	ldr	r3, [r7, #12]
 8009e8e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009e90:	b29b      	uxth	r3, r3
 8009e92:	3b01      	subs	r3, #1
 8009e94:	b29a      	uxth	r2, r3
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009e9a:	e0a4      	b.n	8009fe6 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009e9c:	68fb      	ldr	r3, [r7, #12]
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	689b      	ldr	r3, [r3, #8]
 8009ea2:	f003 0302 	and.w	r3, r3, #2
 8009ea6:	2b02      	cmp	r3, #2
 8009ea8:	d134      	bne.n	8009f14 <HAL_SPI_TransmitReceive+0x30a>
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009eae:	b29b      	uxth	r3, r3
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	d02f      	beq.n	8009f14 <HAL_SPI_TransmitReceive+0x30a>
 8009eb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009eb6:	2b01      	cmp	r3, #1
 8009eb8:	d12c      	bne.n	8009f14 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8009eba:	68fb      	ldr	r3, [r7, #12]
 8009ebc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009ebe:	b29b      	uxth	r3, r3
 8009ec0:	2b01      	cmp	r3, #1
 8009ec2:	d912      	bls.n	8009eea <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ec8:	881a      	ldrh	r2, [r3, #0]
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8009ed0:	68fb      	ldr	r3, [r7, #12]
 8009ed2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ed4:	1c9a      	adds	r2, r3, #2
 8009ed6:	68fb      	ldr	r3, [r7, #12]
 8009ed8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8009eda:	68fb      	ldr	r3, [r7, #12]
 8009edc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009ede:	b29b      	uxth	r3, r3
 8009ee0:	3b02      	subs	r3, #2
 8009ee2:	b29a      	uxth	r2, r3
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8009ee8:	e012      	b.n	8009f10 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8009eea:	68fb      	ldr	r3, [r7, #12]
 8009eec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	330c      	adds	r3, #12
 8009ef4:	7812      	ldrb	r2, [r2, #0]
 8009ef6:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8009ef8:	68fb      	ldr	r3, [r7, #12]
 8009efa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009efc:	1c5a      	adds	r2, r3, #1
 8009efe:	68fb      	ldr	r3, [r7, #12]
 8009f00:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8009f02:	68fb      	ldr	r3, [r7, #12]
 8009f04:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009f06:	b29b      	uxth	r3, r3
 8009f08:	3b01      	subs	r3, #1
 8009f0a:	b29a      	uxth	r2, r3
 8009f0c:	68fb      	ldr	r3, [r7, #12]
 8009f0e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009f10:	2300      	movs	r3, #0
 8009f12:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	689b      	ldr	r3, [r3, #8]
 8009f1a:	f003 0301 	and.w	r3, r3, #1
 8009f1e:	2b01      	cmp	r3, #1
 8009f20:	d148      	bne.n	8009fb4 <HAL_SPI_TransmitReceive+0x3aa>
 8009f22:	68fb      	ldr	r3, [r7, #12]
 8009f24:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009f28:	b29b      	uxth	r3, r3
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	d042      	beq.n	8009fb4 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009f34:	b29b      	uxth	r3, r3
 8009f36:	2b01      	cmp	r3, #1
 8009f38:	d923      	bls.n	8009f82 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	68da      	ldr	r2, [r3, #12]
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f44:	b292      	uxth	r2, r2
 8009f46:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f4c:	1c9a      	adds	r2, r3, #2
 8009f4e:	68fb      	ldr	r3, [r7, #12]
 8009f50:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009f58:	b29b      	uxth	r3, r3
 8009f5a:	3b02      	subs	r3, #2
 8009f5c:	b29a      	uxth	r2, r3
 8009f5e:	68fb      	ldr	r3, [r7, #12]
 8009f60:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8009f64:	68fb      	ldr	r3, [r7, #12]
 8009f66:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009f6a:	b29b      	uxth	r3, r3
 8009f6c:	2b01      	cmp	r3, #1
 8009f6e:	d81f      	bhi.n	8009fb0 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	685a      	ldr	r2, [r3, #4]
 8009f76:	68fb      	ldr	r3, [r7, #12]
 8009f78:	681b      	ldr	r3, [r3, #0]
 8009f7a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8009f7e:	605a      	str	r2, [r3, #4]
 8009f80:	e016      	b.n	8009fb0 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8009f82:	68fb      	ldr	r3, [r7, #12]
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	f103 020c 	add.w	r2, r3, #12
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f8e:	7812      	ldrb	r2, [r2, #0]
 8009f90:	b2d2      	uxtb	r2, r2
 8009f92:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f98:	1c5a      	adds	r2, r3, #1
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8009f9e:	68fb      	ldr	r3, [r7, #12]
 8009fa0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009fa4:	b29b      	uxth	r3, r3
 8009fa6:	3b01      	subs	r3, #1
 8009fa8:	b29a      	uxth	r2, r3
 8009faa:	68fb      	ldr	r3, [r7, #12]
 8009fac:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009fb0:	2301      	movs	r3, #1
 8009fb2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8009fb4:	f7f8 fbec 	bl	8002790 <HAL_GetTick>
 8009fb8:	4602      	mov	r2, r0
 8009fba:	6a3b      	ldr	r3, [r7, #32]
 8009fbc:	1ad3      	subs	r3, r2, r3
 8009fbe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009fc0:	429a      	cmp	r2, r3
 8009fc2:	d803      	bhi.n	8009fcc <HAL_SPI_TransmitReceive+0x3c2>
 8009fc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009fca:	d102      	bne.n	8009fd2 <HAL_SPI_TransmitReceive+0x3c8>
 8009fcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	d109      	bne.n	8009fe6 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	2201      	movs	r2, #1
 8009fd6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8009fda:	68fb      	ldr	r3, [r7, #12]
 8009fdc:	2200      	movs	r2, #0
 8009fde:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8009fe2:	2303      	movs	r3, #3
 8009fe4:	e02c      	b.n	800a040 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009fe6:	68fb      	ldr	r3, [r7, #12]
 8009fe8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009fea:	b29b      	uxth	r3, r3
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	f47f af55 	bne.w	8009e9c <HAL_SPI_TransmitReceive+0x292>
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009ff8:	b29b      	uxth	r3, r3
 8009ffa:	2b00      	cmp	r3, #0
 8009ffc:	f47f af4e 	bne.w	8009e9c <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a000:	6a3a      	ldr	r2, [r7, #32]
 800a002:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800a004:	68f8      	ldr	r0, [r7, #12]
 800a006:	f000 ff83 	bl	800af10 <SPI_EndRxTxTransaction>
 800a00a:	4603      	mov	r3, r0
 800a00c:	2b00      	cmp	r3, #0
 800a00e:	d008      	beq.n	800a022 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	2220      	movs	r2, #32
 800a014:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800a016:	68fb      	ldr	r3, [r7, #12]
 800a018:	2200      	movs	r2, #0
 800a01a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800a01e:	2301      	movs	r3, #1
 800a020:	e00e      	b.n	800a040 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	2201      	movs	r2, #1
 800a026:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800a02a:	68fb      	ldr	r3, [r7, #12]
 800a02c:	2200      	movs	r2, #0
 800a02e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a032:	68fb      	ldr	r3, [r7, #12]
 800a034:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a036:	2b00      	cmp	r3, #0
 800a038:	d001      	beq.n	800a03e <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800a03a:	2301      	movs	r3, #1
 800a03c:	e000      	b.n	800a040 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800a03e:	2300      	movs	r3, #0
  }
}
 800a040:	4618      	mov	r0, r3
 800a042:	3728      	adds	r7, #40	@ 0x28
 800a044:	46bd      	mov	sp, r7
 800a046:	bd80      	pop	{r7, pc}

0800a048 <HAL_SPI_Receive_DMA>:
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @param  Size amount of data elements (u8 or u16) to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800a048:	b580      	push	{r7, lr}
 800a04a:	b084      	sub	sp, #16
 800a04c:	af00      	add	r7, sp, #0
 800a04e:	60f8      	str	r0, [r7, #12]
 800a050:	60b9      	str	r1, [r7, #8]
 800a052:	4613      	mov	r3, r2
 800a054:	80fb      	strh	r3, [r7, #6]
  /* Check rx dma handle */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));

  if (hspi->State != HAL_SPI_STATE_READY)
 800a056:	68fb      	ldr	r3, [r7, #12]
 800a058:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800a05c:	b2db      	uxtb	r3, r3
 800a05e:	2b01      	cmp	r3, #1
 800a060:	d001      	beq.n	800a066 <HAL_SPI_Receive_DMA+0x1e>
  {
    return HAL_BUSY;
 800a062:	2302      	movs	r3, #2
 800a064:	e105      	b.n	800a272 <HAL_SPI_Receive_DMA+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 800a066:	68bb      	ldr	r3, [r7, #8]
 800a068:	2b00      	cmp	r3, #0
 800a06a:	d002      	beq.n	800a072 <HAL_SPI_Receive_DMA+0x2a>
 800a06c:	88fb      	ldrh	r3, [r7, #6]
 800a06e:	2b00      	cmp	r3, #0
 800a070:	d101      	bne.n	800a076 <HAL_SPI_Receive_DMA+0x2e>
  {
    return HAL_ERROR;
 800a072:	2301      	movs	r3, #1
 800a074:	e0fd      	b.n	800a272 <HAL_SPI_Receive_DMA+0x22a>
  }

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800a076:	68fb      	ldr	r3, [r7, #12]
 800a078:	689b      	ldr	r3, [r3, #8]
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	d110      	bne.n	800a0a0 <HAL_SPI_Receive_DMA+0x58>
 800a07e:	68fb      	ldr	r3, [r7, #12]
 800a080:	685b      	ldr	r3, [r3, #4]
 800a082:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a086:	d10b      	bne.n	800a0a0 <HAL_SPI_Receive_DMA+0x58>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800a088:	68fb      	ldr	r3, [r7, #12]
 800a08a:	2204      	movs	r2, #4
 800a08c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Check tx dma handle */
    assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 800a090:	88fb      	ldrh	r3, [r7, #6]
 800a092:	68ba      	ldr	r2, [r7, #8]
 800a094:	68b9      	ldr	r1, [r7, #8]
 800a096:	68f8      	ldr	r0, [r7, #12]
 800a098:	f000 f8f6 	bl	800a288 <HAL_SPI_TransmitReceive_DMA>
 800a09c:	4603      	mov	r3, r0
 800a09e:	e0e8      	b.n	800a272 <HAL_SPI_Receive_DMA+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a0a0:	68fb      	ldr	r3, [r7, #12]
 800a0a2:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800a0a6:	2b01      	cmp	r3, #1
 800a0a8:	d101      	bne.n	800a0ae <HAL_SPI_Receive_DMA+0x66>
 800a0aa:	2302      	movs	r3, #2
 800a0ac:	e0e1      	b.n	800a272 <HAL_SPI_Receive_DMA+0x22a>
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	2201      	movs	r2, #1
 800a0b2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	2204      	movs	r2, #4
 800a0ba:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a0be:	68fb      	ldr	r3, [r7, #12]
 800a0c0:	2200      	movs	r2, #0
 800a0c2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800a0c4:	68fb      	ldr	r3, [r7, #12]
 800a0c6:	68ba      	ldr	r2, [r7, #8]
 800a0c8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800a0ca:	68fb      	ldr	r3, [r7, #12]
 800a0cc:	88fa      	ldrh	r2, [r7, #6]
 800a0ce:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800a0d2:	68fb      	ldr	r3, [r7, #12]
 800a0d4:	88fa      	ldrh	r2, [r7, #6]
 800a0d6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800a0da:	68fb      	ldr	r3, [r7, #12]
 800a0dc:	2200      	movs	r2, #0
 800a0de:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800a0e0:	68fb      	ldr	r3, [r7, #12]
 800a0e2:	2200      	movs	r2, #0
 800a0e4:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->TxXferSize  = 0U;
 800a0e6:	68fb      	ldr	r3, [r7, #12]
 800a0e8:	2200      	movs	r2, #0
 800a0ea:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	2200      	movs	r2, #0
 800a0f0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	689b      	ldr	r3, [r3, #8]
 800a0f6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a0fa:	d10f      	bne.n	800a11c <HAL_SPI_Receive_DMA+0xd4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800a0fc:	68fb      	ldr	r3, [r7, #12]
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	681a      	ldr	r2, [r3, #0]
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a10a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800a10c:	68fb      	ldr	r3, [r7, #12]
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	681a      	ldr	r2, [r3, #0]
 800a112:	68fb      	ldr	r3, [r7, #12]
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800a11a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */


  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	685a      	ldr	r2, [r3, #4]
 800a122:	68fb      	ldr	r3, [r7, #12]
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800a12a:	605a      	str	r2, [r3, #4]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	68db      	ldr	r3, [r3, #12]
 800a130:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a134:	d908      	bls.n	800a148 <HAL_SPI_Receive_DMA+0x100>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800a136:	68fb      	ldr	r3, [r7, #12]
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	685a      	ldr	r2, [r3, #4]
 800a13c:	68fb      	ldr	r3, [r7, #12]
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800a144:	605a      	str	r2, [r3, #4]
 800a146:	e042      	b.n	800a1ce <HAL_SPI_Receive_DMA+0x186>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800a148:	68fb      	ldr	r3, [r7, #12]
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	685a      	ldr	r2, [r3, #4]
 800a14e:	68fb      	ldr	r3, [r7, #12]
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800a156:	605a      	str	r2, [r3, #4]

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800a158:	68fb      	ldr	r3, [r7, #12]
 800a15a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a15c:	699b      	ldr	r3, [r3, #24]
 800a15e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a162:	d134      	bne.n	800a1ce <HAL_SPI_Receive_DMA+0x186>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800a164:	68fb      	ldr	r3, [r7, #12]
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	685a      	ldr	r2, [r3, #4]
 800a16a:	68fb      	ldr	r3, [r7, #12]
 800a16c:	681b      	ldr	r3, [r3, #0]
 800a16e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800a172:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a17a:	b29b      	uxth	r3, r3
 800a17c:	f003 0301 	and.w	r3, r3, #1
 800a180:	2b00      	cmp	r3, #0
 800a182:	d111      	bne.n	800a1a8 <HAL_SPI_Receive_DMA+0x160>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800a184:	68fb      	ldr	r3, [r7, #12]
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	685a      	ldr	r2, [r3, #4]
 800a18a:	68fb      	ldr	r3, [r7, #12]
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800a192:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 800a194:	68fb      	ldr	r3, [r7, #12]
 800a196:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a19a:	b29b      	uxth	r3, r3
 800a19c:	085b      	lsrs	r3, r3, #1
 800a19e:	b29a      	uxth	r2, r3
 800a1a0:	68fb      	ldr	r3, [r7, #12]
 800a1a2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800a1a6:	e012      	b.n	800a1ce <HAL_SPI_Receive_DMA+0x186>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	685a      	ldr	r2, [r3, #4]
 800a1ae:	68fb      	ldr	r3, [r7, #12]
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800a1b6:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 800a1b8:	68fb      	ldr	r3, [r7, #12]
 800a1ba:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a1be:	b29b      	uxth	r3, r3
 800a1c0:	085b      	lsrs	r3, r3, #1
 800a1c2:	b29b      	uxth	r3, r3
 800a1c4:	3301      	adds	r3, #1
 800a1c6:	b29a      	uxth	r2, r3
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      }
    }
  }

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800a1ce:	68fb      	ldr	r3, [r7, #12]
 800a1d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a1d2:	4a2a      	ldr	r2, [pc, #168]	@ (800a27c <HAL_SPI_Receive_DMA+0x234>)
 800a1d4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 800a1d6:	68fb      	ldr	r3, [r7, #12]
 800a1d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a1da:	4a29      	ldr	r2, [pc, #164]	@ (800a280 <HAL_SPI_Receive_DMA+0x238>)
 800a1dc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800a1de:	68fb      	ldr	r3, [r7, #12]
 800a1e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a1e2:	4a28      	ldr	r2, [pc, #160]	@ (800a284 <HAL_SPI_Receive_DMA+0x23c>)
 800a1e4:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800a1e6:	68fb      	ldr	r3, [r7, #12]
 800a1e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a1ea:	2200      	movs	r2, #0
 800a1ec:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800a1ee:	68fb      	ldr	r3, [r7, #12]
 800a1f0:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 800a1f2:	68fb      	ldr	r3, [r7, #12]
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	330c      	adds	r3, #12
 800a1f8:	4619      	mov	r1, r3
 800a1fa:	68fb      	ldr	r3, [r7, #12]
 800a1fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a1fe:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 800a200:	68fb      	ldr	r3, [r7, #12]
 800a202:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a206:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800a208:	f7f9 fd62 	bl	8003cd0 <HAL_DMA_Start_IT>
 800a20c:	4603      	mov	r3, r0
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d00b      	beq.n	800a22a <HAL_SPI_Receive_DMA+0x1e2>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800a212:	68fb      	ldr	r3, [r7, #12]
 800a214:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a216:	f043 0210 	orr.w	r2, r3, #16
 800a21a:	68fb      	ldr	r3, [r7, #12]
 800a21c:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800a21e:	68fb      	ldr	r3, [r7, #12]
 800a220:	2200      	movs	r2, #0
 800a222:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800a226:	2301      	movs	r3, #1
 800a228:	e023      	b.n	800a272 <HAL_SPI_Receive_DMA+0x22a>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a22a:	68fb      	ldr	r3, [r7, #12]
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a234:	2b40      	cmp	r3, #64	@ 0x40
 800a236:	d007      	beq.n	800a248 <HAL_SPI_Receive_DMA+0x200>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a238:	68fb      	ldr	r3, [r7, #12]
 800a23a:	681b      	ldr	r3, [r3, #0]
 800a23c:	681a      	ldr	r2, [r3, #0]
 800a23e:	68fb      	ldr	r3, [r7, #12]
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a246:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800a248:	68fb      	ldr	r3, [r7, #12]
 800a24a:	2200      	movs	r2, #0
 800a24c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	685a      	ldr	r2, [r3, #4]
 800a256:	68fb      	ldr	r3, [r7, #12]
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	f042 0220 	orr.w	r2, r2, #32
 800a25e:	605a      	str	r2, [r3, #4]

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800a260:	68fb      	ldr	r3, [r7, #12]
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	685a      	ldr	r2, [r3, #4]
 800a266:	68fb      	ldr	r3, [r7, #12]
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	f042 0201 	orr.w	r2, r2, #1
 800a26e:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800a270:	2300      	movs	r3, #0
}
 800a272:	4618      	mov	r0, r3
 800a274:	3710      	adds	r7, #16
 800a276:	46bd      	mov	sp, r7
 800a278:	bd80      	pop	{r7, pc}
 800a27a:	bf00      	nop
 800a27c:	0800ab39 	.word	0x0800ab39
 800a280:	0800a9fd 	.word	0x0800a9fd
 800a284:	0800ab71 	.word	0x0800ab71

0800a288 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data elements (u8 or u16) to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 800a288:	b580      	push	{r7, lr}
 800a28a:	b086      	sub	sp, #24
 800a28c:	af00      	add	r7, sp, #0
 800a28e:	60f8      	str	r0, [r7, #12]
 800a290:	60b9      	str	r1, [r7, #8]
 800a292:	607a      	str	r2, [r7, #4]
 800a294:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800a296:	68fb      	ldr	r3, [r7, #12]
 800a298:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800a29c:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	685b      	ldr	r3, [r3, #4]
 800a2a2:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 800a2a4:	7dfb      	ldrb	r3, [r7, #23]
 800a2a6:	2b01      	cmp	r3, #1
 800a2a8:	d00c      	beq.n	800a2c4 <HAL_SPI_TransmitReceive_DMA+0x3c>
 800a2aa:	693b      	ldr	r3, [r7, #16]
 800a2ac:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a2b0:	d106      	bne.n	800a2c0 <HAL_SPI_TransmitReceive_DMA+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800a2b2:	68fb      	ldr	r3, [r7, #12]
 800a2b4:	689b      	ldr	r3, [r3, #8]
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	d102      	bne.n	800a2c0 <HAL_SPI_TransmitReceive_DMA+0x38>
 800a2ba:	7dfb      	ldrb	r3, [r7, #23]
 800a2bc:	2b04      	cmp	r3, #4
 800a2be:	d001      	beq.n	800a2c4 <HAL_SPI_TransmitReceive_DMA+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800a2c0:	2302      	movs	r3, #2
 800a2c2:	e158      	b.n	800a576 <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800a2c4:	68bb      	ldr	r3, [r7, #8]
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	d005      	beq.n	800a2d6 <HAL_SPI_TransmitReceive_DMA+0x4e>
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	2b00      	cmp	r3, #0
 800a2ce:	d002      	beq.n	800a2d6 <HAL_SPI_TransmitReceive_DMA+0x4e>
 800a2d0:	887b      	ldrh	r3, [r7, #2]
 800a2d2:	2b00      	cmp	r3, #0
 800a2d4:	d101      	bne.n	800a2da <HAL_SPI_TransmitReceive_DMA+0x52>
  {
    return HAL_ERROR;
 800a2d6:	2301      	movs	r3, #1
 800a2d8:	e14d      	b.n	800a576 <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 800a2da:	68fb      	ldr	r3, [r7, #12]
 800a2dc:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800a2e0:	2b01      	cmp	r3, #1
 800a2e2:	d101      	bne.n	800a2e8 <HAL_SPI_TransmitReceive_DMA+0x60>
 800a2e4:	2302      	movs	r3, #2
 800a2e6:	e146      	b.n	800a576 <HAL_SPI_TransmitReceive_DMA+0x2ee>
 800a2e8:	68fb      	ldr	r3, [r7, #12]
 800a2ea:	2201      	movs	r2, #1
 800a2ec:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800a2f0:	68fb      	ldr	r3, [r7, #12]
 800a2f2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800a2f6:	b2db      	uxtb	r3, r3
 800a2f8:	2b04      	cmp	r3, #4
 800a2fa:	d003      	beq.n	800a304 <HAL_SPI_TransmitReceive_DMA+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800a2fc:	68fb      	ldr	r3, [r7, #12]
 800a2fe:	2205      	movs	r2, #5
 800a300:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a304:	68fb      	ldr	r3, [r7, #12]
 800a306:	2200      	movs	r2, #0
 800a308:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	68ba      	ldr	r2, [r7, #8]
 800a30e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800a310:	68fb      	ldr	r3, [r7, #12]
 800a312:	887a      	ldrh	r2, [r7, #2]
 800a314:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	887a      	ldrh	r2, [r7, #2]
 800a31a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800a31c:	68fb      	ldr	r3, [r7, #12]
 800a31e:	687a      	ldr	r2, [r7, #4]
 800a320:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800a322:	68fb      	ldr	r3, [r7, #12]
 800a324:	887a      	ldrh	r2, [r7, #2]
 800a326:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800a32a:	68fb      	ldr	r3, [r7, #12]
 800a32c:	887a      	ldrh	r2, [r7, #2]
 800a32e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800a332:	68fb      	ldr	r3, [r7, #12]
 800a334:	2200      	movs	r2, #0
 800a336:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800a338:	68fb      	ldr	r3, [r7, #12]
 800a33a:	2200      	movs	r2, #0
 800a33c:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 800a33e:	68fb      	ldr	r3, [r7, #12]
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	685a      	ldr	r2, [r3, #4]
 800a344:	68fb      	ldr	r3, [r7, #12]
 800a346:	681b      	ldr	r3, [r3, #0]
 800a348:	f422 42c0 	bic.w	r2, r2, #24576	@ 0x6000
 800a34c:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a34e:	68fb      	ldr	r3, [r7, #12]
 800a350:	68db      	ldr	r3, [r3, #12]
 800a352:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a356:	d908      	bls.n	800a36a <HAL_SPI_TransmitReceive_DMA+0xe2>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800a358:	68fb      	ldr	r3, [r7, #12]
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	685a      	ldr	r2, [r3, #4]
 800a35e:	68fb      	ldr	r3, [r7, #12]
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800a366:	605a      	str	r2, [r3, #4]
 800a368:	e06f      	b.n	800a44a <HAL_SPI_TransmitReceive_DMA+0x1c2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	685a      	ldr	r2, [r3, #4]
 800a370:	68fb      	ldr	r3, [r7, #12]
 800a372:	681b      	ldr	r3, [r3, #0]
 800a374:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800a378:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800a37a:	68fb      	ldr	r3, [r7, #12]
 800a37c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a37e:	699b      	ldr	r3, [r3, #24]
 800a380:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a384:	d126      	bne.n	800a3d4 <HAL_SPI_TransmitReceive_DMA+0x14c>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 800a386:	68fb      	ldr	r3, [r7, #12]
 800a388:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 800a38a:	f003 0301 	and.w	r3, r3, #1
 800a38e:	2b00      	cmp	r3, #0
 800a390:	d10f      	bne.n	800a3b2 <HAL_SPI_TransmitReceive_DMA+0x12a>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800a392:	68fb      	ldr	r3, [r7, #12]
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	685a      	ldr	r2, [r3, #4]
 800a398:	68fb      	ldr	r3, [r7, #12]
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800a3a0:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a3a6:	b29b      	uxth	r3, r3
 800a3a8:	085b      	lsrs	r3, r3, #1
 800a3aa:	b29a      	uxth	r2, r3
 800a3ac:	68fb      	ldr	r3, [r7, #12]
 800a3ae:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800a3b0:	e010      	b.n	800a3d4 <HAL_SPI_TransmitReceive_DMA+0x14c>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800a3b2:	68fb      	ldr	r3, [r7, #12]
 800a3b4:	681b      	ldr	r3, [r3, #0]
 800a3b6:	685a      	ldr	r2, [r3, #4]
 800a3b8:	68fb      	ldr	r3, [r7, #12]
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a3c0:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 800a3c2:	68fb      	ldr	r3, [r7, #12]
 800a3c4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a3c6:	b29b      	uxth	r3, r3
 800a3c8:	085b      	lsrs	r3, r3, #1
 800a3ca:	b29b      	uxth	r3, r3
 800a3cc:	3301      	adds	r3, #1
 800a3ce:	b29a      	uxth	r2, r3
 800a3d0:	68fb      	ldr	r3, [r7, #12]
 800a3d2:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800a3d4:	68fb      	ldr	r3, [r7, #12]
 800a3d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a3d8:	699b      	ldr	r3, [r3, #24]
 800a3da:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a3de:	d134      	bne.n	800a44a <HAL_SPI_TransmitReceive_DMA+0x1c2>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800a3e0:	68fb      	ldr	r3, [r7, #12]
 800a3e2:	681b      	ldr	r3, [r3, #0]
 800a3e4:	685a      	ldr	r2, [r3, #4]
 800a3e6:	68fb      	ldr	r3, [r7, #12]
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800a3ee:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 800a3f0:	68fb      	ldr	r3, [r7, #12]
 800a3f2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a3f6:	b29b      	uxth	r3, r3
 800a3f8:	f003 0301 	and.w	r3, r3, #1
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	d111      	bne.n	800a424 <HAL_SPI_TransmitReceive_DMA+0x19c>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800a400:	68fb      	ldr	r3, [r7, #12]
 800a402:	681b      	ldr	r3, [r3, #0]
 800a404:	685a      	ldr	r2, [r3, #4]
 800a406:	68fb      	ldr	r3, [r7, #12]
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800a40e:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 800a410:	68fb      	ldr	r3, [r7, #12]
 800a412:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a416:	b29b      	uxth	r3, r3
 800a418:	085b      	lsrs	r3, r3, #1
 800a41a:	b29a      	uxth	r2, r3
 800a41c:	68fb      	ldr	r3, [r7, #12]
 800a41e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800a422:	e012      	b.n	800a44a <HAL_SPI_TransmitReceive_DMA+0x1c2>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800a424:	68fb      	ldr	r3, [r7, #12]
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	685a      	ldr	r2, [r3, #4]
 800a42a:	68fb      	ldr	r3, [r7, #12]
 800a42c:	681b      	ldr	r3, [r3, #0]
 800a42e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800a432:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a43a:	b29b      	uxth	r3, r3
 800a43c:	085b      	lsrs	r3, r3, #1
 800a43e:	b29b      	uxth	r3, r3
 800a440:	3301      	adds	r3, #1
 800a442:	b29a      	uxth	r2, r3
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800a44a:	68fb      	ldr	r3, [r7, #12]
 800a44c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800a450:	b2db      	uxtb	r3, r3
 800a452:	2b04      	cmp	r3, #4
 800a454:	d108      	bne.n	800a468 <HAL_SPI_TransmitReceive_DMA+0x1e0>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800a456:	68fb      	ldr	r3, [r7, #12]
 800a458:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a45a:	4a49      	ldr	r2, [pc, #292]	@ (800a580 <HAL_SPI_TransmitReceive_DMA+0x2f8>)
 800a45c:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 800a45e:	68fb      	ldr	r3, [r7, #12]
 800a460:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a462:	4a48      	ldr	r2, [pc, #288]	@ (800a584 <HAL_SPI_TransmitReceive_DMA+0x2fc>)
 800a464:	63da      	str	r2, [r3, #60]	@ 0x3c
 800a466:	e007      	b.n	800a478 <HAL_SPI_TransmitReceive_DMA+0x1f0>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 800a468:	68fb      	ldr	r3, [r7, #12]
 800a46a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a46c:	4a46      	ldr	r2, [pc, #280]	@ (800a588 <HAL_SPI_TransmitReceive_DMA+0x300>)
 800a46e:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 800a470:	68fb      	ldr	r3, [r7, #12]
 800a472:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a474:	4a45      	ldr	r2, [pc, #276]	@ (800a58c <HAL_SPI_TransmitReceive_DMA+0x304>)
 800a476:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800a478:	68fb      	ldr	r3, [r7, #12]
 800a47a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a47c:	4a44      	ldr	r2, [pc, #272]	@ (800a590 <HAL_SPI_TransmitReceive_DMA+0x308>)
 800a47e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800a480:	68fb      	ldr	r3, [r7, #12]
 800a482:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a484:	2200      	movs	r2, #0
 800a486:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800a488:	68fb      	ldr	r3, [r7, #12]
 800a48a:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 800a48c:	68fb      	ldr	r3, [r7, #12]
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	330c      	adds	r3, #12
 800a492:	4619      	mov	r1, r3
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a498:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 800a49a:	68fb      	ldr	r3, [r7, #12]
 800a49c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a4a0:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800a4a2:	f7f9 fc15 	bl	8003cd0 <HAL_DMA_Start_IT>
 800a4a6:	4603      	mov	r3, r0
 800a4a8:	2b00      	cmp	r3, #0
 800a4aa:	d00b      	beq.n	800a4c4 <HAL_SPI_TransmitReceive_DMA+0x23c>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800a4ac:	68fb      	ldr	r3, [r7, #12]
 800a4ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a4b0:	f043 0210 	orr.w	r2, r3, #16
 800a4b4:	68fb      	ldr	r3, [r7, #12]
 800a4b6:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800a4b8:	68fb      	ldr	r3, [r7, #12]
 800a4ba:	2200      	movs	r2, #0
 800a4bc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800a4c0:	2301      	movs	r3, #1
 800a4c2:	e058      	b.n	800a576 <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800a4c4:	68fb      	ldr	r3, [r7, #12]
 800a4c6:	681b      	ldr	r3, [r3, #0]
 800a4c8:	685a      	ldr	r2, [r3, #4]
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	681b      	ldr	r3, [r3, #0]
 800a4ce:	f042 0201 	orr.w	r2, r2, #1
 800a4d2:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 800a4d4:	68fb      	ldr	r3, [r7, #12]
 800a4d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a4d8:	2200      	movs	r2, #0
 800a4da:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 800a4dc:	68fb      	ldr	r3, [r7, #12]
 800a4de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a4e0:	2200      	movs	r2, #0
 800a4e2:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 800a4e4:	68fb      	ldr	r3, [r7, #12]
 800a4e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a4e8:	2200      	movs	r2, #0
 800a4ea:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 800a4ec:	68fb      	ldr	r3, [r7, #12]
 800a4ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a4f0:	2200      	movs	r2, #0
 800a4f2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800a4f4:	68fb      	ldr	r3, [r7, #12]
 800a4f6:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 800a4f8:	68fb      	ldr	r3, [r7, #12]
 800a4fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a4fc:	4619      	mov	r1, r3
 800a4fe:	68fb      	ldr	r3, [r7, #12]
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	330c      	adds	r3, #12
 800a504:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800a506:	68fb      	ldr	r3, [r7, #12]
 800a508:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a50a:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800a50c:	f7f9 fbe0 	bl	8003cd0 <HAL_DMA_Start_IT>
 800a510:	4603      	mov	r3, r0
 800a512:	2b00      	cmp	r3, #0
 800a514:	d00b      	beq.n	800a52e <HAL_SPI_TransmitReceive_DMA+0x2a6>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800a516:	68fb      	ldr	r3, [r7, #12]
 800a518:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a51a:	f043 0210 	orr.w	r2, r3, #16
 800a51e:	68fb      	ldr	r3, [r7, #12]
 800a520:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800a522:	68fb      	ldr	r3, [r7, #12]
 800a524:	2200      	movs	r2, #0
 800a526:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800a52a:	2301      	movs	r3, #1
 800a52c:	e023      	b.n	800a576 <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a52e:	68fb      	ldr	r3, [r7, #12]
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a538:	2b40      	cmp	r3, #64	@ 0x40
 800a53a:	d007      	beq.n	800a54c <HAL_SPI_TransmitReceive_DMA+0x2c4>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a53c:	68fb      	ldr	r3, [r7, #12]
 800a53e:	681b      	ldr	r3, [r3, #0]
 800a540:	681a      	ldr	r2, [r3, #0]
 800a542:	68fb      	ldr	r3, [r7, #12]
 800a544:	681b      	ldr	r3, [r3, #0]
 800a546:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a54a:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800a54c:	68fb      	ldr	r3, [r7, #12]
 800a54e:	2200      	movs	r2, #0
 800a550:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800a554:	68fb      	ldr	r3, [r7, #12]
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	685a      	ldr	r2, [r3, #4]
 800a55a:	68fb      	ldr	r3, [r7, #12]
 800a55c:	681b      	ldr	r3, [r3, #0]
 800a55e:	f042 0220 	orr.w	r2, r2, #32
 800a562:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800a564:	68fb      	ldr	r3, [r7, #12]
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	685a      	ldr	r2, [r3, #4]
 800a56a:	68fb      	ldr	r3, [r7, #12]
 800a56c:	681b      	ldr	r3, [r3, #0]
 800a56e:	f042 0202 	orr.w	r2, r2, #2
 800a572:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800a574:	2300      	movs	r3, #0
}
 800a576:	4618      	mov	r0, r3
 800a578:	3718      	adds	r7, #24
 800a57a:	46bd      	mov	sp, r7
 800a57c:	bd80      	pop	{r7, pc}
 800a57e:	bf00      	nop
 800a580:	0800ab39 	.word	0x0800ab39
 800a584:	0800a9fd 	.word	0x0800a9fd
 800a588:	0800ab55 	.word	0x0800ab55
 800a58c:	0800aaa7 	.word	0x0800aaa7
 800a590:	0800ab71 	.word	0x0800ab71

0800a594 <HAL_SPI_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Abort(SPI_HandleTypeDef *hspi)
{
 800a594:	b580      	push	{r7, lr}
 800a596:	b08a      	sub	sp, #40	@ 0x28
 800a598:	af02      	add	r7, sp, #8
 800a59a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef errorcode;
  __IO uint32_t count;
  __IO uint32_t resetcount;

  /* Initialized local variable  */
  errorcode = HAL_OK;
 800a59c:	2300      	movs	r3, #0
 800a59e:	77fb      	strb	r3, [r7, #31]
  resetcount = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 800a5a0:	4b88      	ldr	r3, [pc, #544]	@ (800a7c4 <HAL_SPI_Abort+0x230>)
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	4a88      	ldr	r2, [pc, #544]	@ (800a7c8 <HAL_SPI_Abort+0x234>)
 800a5a6:	fba2 2303 	umull	r2, r3, r2, r3
 800a5aa:	0a5b      	lsrs	r3, r3, #9
 800a5ac:	2264      	movs	r2, #100	@ 0x64
 800a5ae:	fb02 f303 	mul.w	r3, r2, r3
 800a5b2:	617b      	str	r3, [r7, #20]
  count = resetcount;
 800a5b4:	697b      	ldr	r3, [r7, #20]
 800a5b6:	61bb      	str	r3, [r7, #24]

  /* Clear ERRIE interrupt to avoid error interrupts generation during Abort procedure */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	681b      	ldr	r3, [r3, #0]
 800a5bc:	685a      	ldr	r2, [r3, #4]
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	681b      	ldr	r3, [r3, #0]
 800a5c2:	f022 0220 	bic.w	r2, r2, #32
 800a5c6:	605a      	str	r2, [r3, #4]

  /* Disable TXEIE, RXNEIE and ERRIE(mode fault event, overrun error, TI frame error) interrupts */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE))
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	681b      	ldr	r3, [r3, #0]
 800a5cc:	685b      	ldr	r3, [r3, #4]
 800a5ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a5d2:	2b80      	cmp	r3, #128	@ 0x80
 800a5d4:	d117      	bne.n	800a606 <HAL_SPI_Abort+0x72>
  {
    hspi->TxISR = SPI_AbortTx_ISR;
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	4a7c      	ldr	r2, [pc, #496]	@ (800a7cc <HAL_SPI_Abort+0x238>)
 800a5da:	651a      	str	r2, [r3, #80]	@ 0x50
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 800a5dc:	69bb      	ldr	r3, [r7, #24]
 800a5de:	2b00      	cmp	r3, #0
 800a5e0:	d106      	bne.n	800a5f0 <HAL_SPI_Abort+0x5c>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a5e6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 800a5ee:	e008      	b.n	800a602 <HAL_SPI_Abort+0x6e>
      }
      count--;
 800a5f0:	69bb      	ldr	r3, [r7, #24]
 800a5f2:	3b01      	subs	r3, #1
 800a5f4:	61bb      	str	r3, [r7, #24]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800a5fc:	b2db      	uxtb	r3, r3
 800a5fe:	2b07      	cmp	r3, #7
 800a600:	d1ec      	bne.n	800a5dc <HAL_SPI_Abort+0x48>
    /* Reset Timeout Counter */
    count = resetcount;
 800a602:	697b      	ldr	r3, [r7, #20]
 800a604:	61bb      	str	r3, [r7, #24]
  }

  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	685b      	ldr	r3, [r3, #4]
 800a60c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a610:	2b40      	cmp	r3, #64	@ 0x40
 800a612:	d117      	bne.n	800a644 <HAL_SPI_Abort+0xb0>
  {
    hspi->RxISR = SPI_AbortRx_ISR;
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	4a6e      	ldr	r2, [pc, #440]	@ (800a7d0 <HAL_SPI_Abort+0x23c>)
 800a618:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 800a61a:	69bb      	ldr	r3, [r7, #24]
 800a61c:	2b00      	cmp	r3, #0
 800a61e:	d106      	bne.n	800a62e <HAL_SPI_Abort+0x9a>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a624:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 800a62c:	e008      	b.n	800a640 <HAL_SPI_Abort+0xac>
      }
      count--;
 800a62e:	69bb      	ldr	r3, [r7, #24]
 800a630:	3b01      	subs	r3, #1
 800a632:	61bb      	str	r3, [r7, #24]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800a63a:	b2db      	uxtb	r3, r3
 800a63c:	2b07      	cmp	r3, #7
 800a63e:	d1ec      	bne.n	800a61a <HAL_SPI_Abort+0x86>
    /* Reset Timeout Counter */
    count = resetcount;
 800a640:	697b      	ldr	r3, [r7, #20]
 800a642:	61bb      	str	r3, [r7, #24]
  }

  /* Disable the SPI DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	685b      	ldr	r3, [r3, #4]
 800a64a:	f003 0302 	and.w	r3, r3, #2
 800a64e:	2b02      	cmp	r3, #2
 800a650:	d141      	bne.n	800a6d6 <HAL_SPI_Abort+0x142>
  {
    /* Abort the SPI DMA Tx Stream/Channel : use blocking DMA Abort API (no callback) */
    if (hspi->hdmatx != NULL)
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a656:	2b00      	cmp	r3, #0
 800a658:	d03d      	beq.n	800a6d6 <HAL_SPI_Abort+0x142>
    {
      /* Set the SPI DMA Abort callback :
      will lead to call HAL_SPI_AbortCpltCallback() at end of DMA abort procedure */
      hspi->hdmatx->XferAbortCallback = NULL;
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a65e:	2200      	movs	r2, #0
 800a660:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Abort DMA Tx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort(hspi->hdmatx) != HAL_OK)
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a666:	4618      	mov	r0, r3
 800a668:	f7f9 fb92 	bl	8003d90 <HAL_DMA_Abort>
 800a66c:	4603      	mov	r3, r0
 800a66e:	2b00      	cmp	r3, #0
 800a670:	d002      	beq.n	800a678 <HAL_SPI_Abort+0xe4>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	2240      	movs	r2, #64	@ 0x40
 800a676:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable Tx DMA Request */
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN));
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	685a      	ldr	r2, [r3, #4]
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	f022 0202 	bic.w	r2, r2, #2
 800a686:	605a      	str	r2, [r3, #4]

      if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800a688:	f7f8 f882 	bl	8002790 <HAL_GetTick>
 800a68c:	4603      	mov	r3, r0
 800a68e:	461a      	mov	r2, r3
 800a690:	2164      	movs	r1, #100	@ 0x64
 800a692:	6878      	ldr	r0, [r7, #4]
 800a694:	f000 fc3c 	bl	800af10 <SPI_EndRxTxTransaction>
 800a698:	4603      	mov	r3, r0
 800a69a:	2b00      	cmp	r3, #0
 800a69c:	d002      	beq.n	800a6a4 <HAL_SPI_Abort+0x110>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	2240      	movs	r2, #64	@ 0x40
 800a6a2:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable SPI Peripheral */
      __HAL_SPI_DISABLE(hspi);
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	681b      	ldr	r3, [r3, #0]
 800a6a8:	681a      	ldr	r2, [r3, #0]
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	681b      	ldr	r3, [r3, #0]
 800a6ae:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a6b2:	601a      	str	r2, [r3, #0]

      /* Empty the FRLVL fifo */
      if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 800a6b4:	f7f8 f86c 	bl	8002790 <HAL_GetTick>
 800a6b8:	4603      	mov	r3, r0
 800a6ba:	9300      	str	r3, [sp, #0]
 800a6bc:	2364      	movs	r3, #100	@ 0x64
 800a6be:	2200      	movs	r2, #0
 800a6c0:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800a6c4:	6878      	ldr	r0, [r7, #4]
 800a6c6:	f000 fb11 	bl	800acec <SPI_WaitFifoStateUntilTimeout>
 800a6ca:	4603      	mov	r3, r0
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	d002      	beq.n	800a6d6 <HAL_SPI_Abort+0x142>
                                        HAL_GetTick()) != HAL_OK)
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	2240      	movs	r2, #64	@ 0x40
 800a6d4:	661a      	str	r2, [r3, #96]	@ 0x60
      }
    }
  }

  /* Disable the SPI DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	681b      	ldr	r3, [r3, #0]
 800a6da:	685b      	ldr	r3, [r3, #4]
 800a6dc:	f003 0301 	and.w	r3, r3, #1
 800a6e0:	2b01      	cmp	r3, #1
 800a6e2:	d143      	bne.n	800a76c <HAL_SPI_Abort+0x1d8>
  {
    /* Abort the SPI DMA Rx Stream/Channel : use blocking DMA Abort API (no callback) */
    if (hspi->hdmarx != NULL)
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	d03f      	beq.n	800a76c <HAL_SPI_Abort+0x1d8>
    {
      /* Set the SPI DMA Abort callback :
      will lead to call HAL_SPI_AbortCpltCallback() at end of DMA abort procedure */
      hspi->hdmarx->XferAbortCallback = NULL;
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a6f0:	2200      	movs	r2, #0
 800a6f2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Abort DMA Rx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort(hspi->hdmarx) != HAL_OK)
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a6f8:	4618      	mov	r0, r3
 800a6fa:	f7f9 fb49 	bl	8003d90 <HAL_DMA_Abort>
 800a6fe:	4603      	mov	r3, r0
 800a700:	2b00      	cmp	r3, #0
 800a702:	d002      	beq.n	800a70a <HAL_SPI_Abort+0x176>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	2240      	movs	r2, #64	@ 0x40
 800a708:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable peripheral */
      __HAL_SPI_DISABLE(hspi);
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	681a      	ldr	r2, [r3, #0]
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	681b      	ldr	r3, [r3, #0]
 800a714:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a718:	601a      	str	r2, [r3, #0]

      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800a71a:	f7f8 f839 	bl	8002790 <HAL_GetTick>
 800a71e:	4603      	mov	r3, r0
 800a720:	9300      	str	r3, [sp, #0]
 800a722:	2364      	movs	r3, #100	@ 0x64
 800a724:	2200      	movs	r2, #0
 800a726:	2180      	movs	r1, #128	@ 0x80
 800a728:	6878      	ldr	r0, [r7, #4]
 800a72a:	f000 fa57 	bl	800abdc <SPI_WaitFlagStateUntilTimeout>
 800a72e:	4603      	mov	r3, r0
 800a730:	2b00      	cmp	r3, #0
 800a732:	d002      	beq.n	800a73a <HAL_SPI_Abort+0x1a6>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	2240      	movs	r2, #64	@ 0x40
 800a738:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Empty the FRLVL fifo */
      if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 800a73a:	f7f8 f829 	bl	8002790 <HAL_GetTick>
 800a73e:	4603      	mov	r3, r0
 800a740:	9300      	str	r3, [sp, #0]
 800a742:	2364      	movs	r3, #100	@ 0x64
 800a744:	2200      	movs	r2, #0
 800a746:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800a74a:	6878      	ldr	r0, [r7, #4]
 800a74c:	f000 face 	bl	800acec <SPI_WaitFifoStateUntilTimeout>
 800a750:	4603      	mov	r3, r0
 800a752:	2b00      	cmp	r3, #0
 800a754:	d002      	beq.n	800a75c <HAL_SPI_Abort+0x1c8>
                                        HAL_GetTick()) != HAL_OK)
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	2240      	movs	r2, #64	@ 0x40
 800a75a:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable Rx DMA Request */
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXDMAEN));
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	685a      	ldr	r2, [r3, #4]
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	681b      	ldr	r3, [r3, #0]
 800a766:	f022 0201 	bic.w	r2, r2, #1
 800a76a:	605a      	str	r2, [r3, #4]
    }
  }
  /* Reset Tx and Rx transfer counters */
  hspi->RxXferCount = 0U;
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	2200      	movs	r2, #0
 800a770:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	2200      	movs	r2, #0
 800a778:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Check error during Abort procedure */
  if (hspi->ErrorCode == HAL_SPI_ERROR_ABORT)
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a77e:	2b40      	cmp	r3, #64	@ 0x40
 800a780:	d102      	bne.n	800a788 <HAL_SPI_Abort+0x1f4>
  {
    /* return HAL_Error in case of error during Abort procedure */
    errorcode = HAL_ERROR;
 800a782:	2301      	movs	r3, #1
 800a784:	77fb      	strb	r3, [r7, #31]
 800a786:	e002      	b.n	800a78e <HAL_SPI_Abort+0x1fa>
  }
  else
  {
    /* Reset errorCode */
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	2200      	movs	r2, #0
 800a78c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear the Error flags in the SR register */
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a78e:	2300      	movs	r3, #0
 800a790:	613b      	str	r3, [r7, #16]
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	681b      	ldr	r3, [r3, #0]
 800a796:	68db      	ldr	r3, [r3, #12]
 800a798:	613b      	str	r3, [r7, #16]
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	681b      	ldr	r3, [r3, #0]
 800a79e:	689b      	ldr	r3, [r3, #8]
 800a7a0:	613b      	str	r3, [r7, #16]
 800a7a2:	693b      	ldr	r3, [r7, #16]
  __HAL_SPI_CLEAR_FREFLAG(hspi);
 800a7a4:	2300      	movs	r3, #0
 800a7a6:	60fb      	str	r3, [r7, #12]
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	689b      	ldr	r3, [r3, #8]
 800a7ae:	60fb      	str	r3, [r7, #12]
 800a7b0:	68fb      	ldr	r3, [r7, #12]

  /* Restore hspi->state to ready */
  hspi->State = HAL_SPI_STATE_READY;
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	2201      	movs	r2, #1
 800a7b6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return errorcode;
 800a7ba:	7ffb      	ldrb	r3, [r7, #31]
}
 800a7bc:	4618      	mov	r0, r3
 800a7be:	3720      	adds	r7, #32
 800a7c0:	46bd      	mov	sp, r7
 800a7c2:	bd80      	pop	{r7, pc}
 800a7c4:	20000000 	.word	0x20000000
 800a7c8:	057619f1 	.word	0x057619f1
 800a7cc:	0800b0a5 	.word	0x0800b0a5
 800a7d0:	0800afe5 	.word	0x0800afe5

0800a7d4 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800a7d4:	b580      	push	{r7, lr}
 800a7d6:	b088      	sub	sp, #32
 800a7d8:	af00      	add	r7, sp, #0
 800a7da:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	685b      	ldr	r3, [r3, #4]
 800a7e2:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	689b      	ldr	r3, [r3, #8]
 800a7ea:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800a7ec:	69bb      	ldr	r3, [r7, #24]
 800a7ee:	099b      	lsrs	r3, r3, #6
 800a7f0:	f003 0301 	and.w	r3, r3, #1
 800a7f4:	2b00      	cmp	r3, #0
 800a7f6:	d10f      	bne.n	800a818 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800a7f8:	69bb      	ldr	r3, [r7, #24]
 800a7fa:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	d00a      	beq.n	800a818 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800a802:	69fb      	ldr	r3, [r7, #28]
 800a804:	099b      	lsrs	r3, r3, #6
 800a806:	f003 0301 	and.w	r3, r3, #1
 800a80a:	2b00      	cmp	r3, #0
 800a80c:	d004      	beq.n	800a818 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a812:	6878      	ldr	r0, [r7, #4]
 800a814:	4798      	blx	r3
    return;
 800a816:	e0d7      	b.n	800a9c8 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800a818:	69bb      	ldr	r3, [r7, #24]
 800a81a:	085b      	lsrs	r3, r3, #1
 800a81c:	f003 0301 	and.w	r3, r3, #1
 800a820:	2b00      	cmp	r3, #0
 800a822:	d00a      	beq.n	800a83a <HAL_SPI_IRQHandler+0x66>
 800a824:	69fb      	ldr	r3, [r7, #28]
 800a826:	09db      	lsrs	r3, r3, #7
 800a828:	f003 0301 	and.w	r3, r3, #1
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	d004      	beq.n	800a83a <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a834:	6878      	ldr	r0, [r7, #4]
 800a836:	4798      	blx	r3
    return;
 800a838:	e0c6      	b.n	800a9c8 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800a83a:	69bb      	ldr	r3, [r7, #24]
 800a83c:	095b      	lsrs	r3, r3, #5
 800a83e:	f003 0301 	and.w	r3, r3, #1
 800a842:	2b00      	cmp	r3, #0
 800a844:	d10c      	bne.n	800a860 <HAL_SPI_IRQHandler+0x8c>
 800a846:	69bb      	ldr	r3, [r7, #24]
 800a848:	099b      	lsrs	r3, r3, #6
 800a84a:	f003 0301 	and.w	r3, r3, #1
 800a84e:	2b00      	cmp	r3, #0
 800a850:	d106      	bne.n	800a860 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800a852:	69bb      	ldr	r3, [r7, #24]
 800a854:	0a1b      	lsrs	r3, r3, #8
 800a856:	f003 0301 	and.w	r3, r3, #1
 800a85a:	2b00      	cmp	r3, #0
 800a85c:	f000 80b4 	beq.w	800a9c8 <HAL_SPI_IRQHandler+0x1f4>
 800a860:	69fb      	ldr	r3, [r7, #28]
 800a862:	095b      	lsrs	r3, r3, #5
 800a864:	f003 0301 	and.w	r3, r3, #1
 800a868:	2b00      	cmp	r3, #0
 800a86a:	f000 80ad 	beq.w	800a9c8 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800a86e:	69bb      	ldr	r3, [r7, #24]
 800a870:	099b      	lsrs	r3, r3, #6
 800a872:	f003 0301 	and.w	r3, r3, #1
 800a876:	2b00      	cmp	r3, #0
 800a878:	d023      	beq.n	800a8c2 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800a880:	b2db      	uxtb	r3, r3
 800a882:	2b03      	cmp	r3, #3
 800a884:	d011      	beq.n	800a8aa <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a88a:	f043 0204 	orr.w	r2, r3, #4
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a892:	2300      	movs	r3, #0
 800a894:	617b      	str	r3, [r7, #20]
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	68db      	ldr	r3, [r3, #12]
 800a89c:	617b      	str	r3, [r7, #20]
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	681b      	ldr	r3, [r3, #0]
 800a8a2:	689b      	ldr	r3, [r3, #8]
 800a8a4:	617b      	str	r3, [r7, #20]
 800a8a6:	697b      	ldr	r3, [r7, #20]
 800a8a8:	e00b      	b.n	800a8c2 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a8aa:	2300      	movs	r3, #0
 800a8ac:	613b      	str	r3, [r7, #16]
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	681b      	ldr	r3, [r3, #0]
 800a8b2:	68db      	ldr	r3, [r3, #12]
 800a8b4:	613b      	str	r3, [r7, #16]
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	681b      	ldr	r3, [r3, #0]
 800a8ba:	689b      	ldr	r3, [r3, #8]
 800a8bc:	613b      	str	r3, [r7, #16]
 800a8be:	693b      	ldr	r3, [r7, #16]
        return;
 800a8c0:	e082      	b.n	800a9c8 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800a8c2:	69bb      	ldr	r3, [r7, #24]
 800a8c4:	095b      	lsrs	r3, r3, #5
 800a8c6:	f003 0301 	and.w	r3, r3, #1
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d014      	beq.n	800a8f8 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a8d2:	f043 0201 	orr.w	r2, r3, #1
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800a8da:	2300      	movs	r3, #0
 800a8dc:	60fb      	str	r3, [r7, #12]
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	681b      	ldr	r3, [r3, #0]
 800a8e2:	689b      	ldr	r3, [r3, #8]
 800a8e4:	60fb      	str	r3, [r7, #12]
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	681a      	ldr	r2, [r3, #0]
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	681b      	ldr	r3, [r3, #0]
 800a8f0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a8f4:	601a      	str	r2, [r3, #0]
 800a8f6:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800a8f8:	69bb      	ldr	r3, [r7, #24]
 800a8fa:	0a1b      	lsrs	r3, r3, #8
 800a8fc:	f003 0301 	and.w	r3, r3, #1
 800a900:	2b00      	cmp	r3, #0
 800a902:	d00c      	beq.n	800a91e <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a908:	f043 0208 	orr.w	r2, r3, #8
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800a910:	2300      	movs	r3, #0
 800a912:	60bb      	str	r3, [r7, #8]
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	681b      	ldr	r3, [r3, #0]
 800a918:	689b      	ldr	r3, [r3, #8]
 800a91a:	60bb      	str	r3, [r7, #8]
 800a91c:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a922:	2b00      	cmp	r3, #0
 800a924:	d04f      	beq.n	800a9c6 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	681b      	ldr	r3, [r3, #0]
 800a92a:	685a      	ldr	r2, [r3, #4]
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	681b      	ldr	r3, [r3, #0]
 800a930:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800a934:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	2201      	movs	r2, #1
 800a93a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800a93e:	69fb      	ldr	r3, [r7, #28]
 800a940:	f003 0302 	and.w	r3, r3, #2
 800a944:	2b00      	cmp	r3, #0
 800a946:	d104      	bne.n	800a952 <HAL_SPI_IRQHandler+0x17e>
 800a948:	69fb      	ldr	r3, [r7, #28]
 800a94a:	f003 0301 	and.w	r3, r3, #1
 800a94e:	2b00      	cmp	r3, #0
 800a950:	d034      	beq.n	800a9bc <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	681b      	ldr	r3, [r3, #0]
 800a956:	685a      	ldr	r2, [r3, #4]
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	f022 0203 	bic.w	r2, r2, #3
 800a960:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a966:	2b00      	cmp	r3, #0
 800a968:	d011      	beq.n	800a98e <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a96e:	4a18      	ldr	r2, [pc, #96]	@ (800a9d0 <HAL_SPI_IRQHandler+0x1fc>)
 800a970:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a976:	4618      	mov	r0, r3
 800a978:	f7f9 fa7a 	bl	8003e70 <HAL_DMA_Abort_IT>
 800a97c:	4603      	mov	r3, r0
 800a97e:	2b00      	cmp	r3, #0
 800a980:	d005      	beq.n	800a98e <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a986:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a992:	2b00      	cmp	r3, #0
 800a994:	d016      	beq.n	800a9c4 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a99a:	4a0d      	ldr	r2, [pc, #52]	@ (800a9d0 <HAL_SPI_IRQHandler+0x1fc>)
 800a99c:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a9a2:	4618      	mov	r0, r3
 800a9a4:	f7f9 fa64 	bl	8003e70 <HAL_DMA_Abort_IT>
 800a9a8:	4603      	mov	r3, r0
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	d00a      	beq.n	800a9c4 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a9b2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 800a9ba:	e003      	b.n	800a9c4 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800a9bc:	6878      	ldr	r0, [r7, #4]
 800a9be:	f013 f989 	bl	801dcd4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800a9c2:	e000      	b.n	800a9c6 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800a9c4:	bf00      	nop
    return;
 800a9c6:	bf00      	nop
  }
}
 800a9c8:	3720      	adds	r7, #32
 800a9ca:	46bd      	mov	sp, r7
 800a9cc:	bd80      	pop	{r7, pc}
 800a9ce:	bf00      	nop
 800a9d0:	0800abb1 	.word	0x0800abb1

0800a9d4 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800a9d4:	b480      	push	{r7}
 800a9d6:	b083      	sub	sp, #12
 800a9d8:	af00      	add	r7, sp, #0
 800a9da:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 800a9dc:	bf00      	nop
 800a9de:	370c      	adds	r7, #12
 800a9e0:	46bd      	mov	sp, r7
 800a9e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9e6:	4770      	bx	lr

0800a9e8 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800a9e8:	b480      	push	{r7}
 800a9ea:	b083      	sub	sp, #12
 800a9ec:	af00      	add	r7, sp, #0
 800a9ee:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 800a9f0:	bf00      	nop
 800a9f2:	370c      	adds	r7, #12
 800a9f4:	46bd      	mov	sp, r7
 800a9f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9fa:	4770      	bx	lr

0800a9fc <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a9fc:	b580      	push	{r7, lr}
 800a9fe:	b084      	sub	sp, #16
 800aa00:	af00      	add	r7, sp, #0
 800aa02:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa08:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800aa0a:	f7f7 fec1 	bl	8002790 <HAL_GetTick>
 800aa0e:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	681b      	ldr	r3, [r3, #0]
 800aa14:	681b      	ldr	r3, [r3, #0]
 800aa16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aa1a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800aa1e:	d03c      	beq.n	800aa9a <SPI_DMAReceiveCplt+0x9e>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800aa20:	68fb      	ldr	r3, [r7, #12]
 800aa22:	681b      	ldr	r3, [r3, #0]
 800aa24:	685a      	ldr	r2, [r3, #4]
 800aa26:	68fb      	ldr	r3, [r7, #12]
 800aa28:	681b      	ldr	r3, [r3, #0]
 800aa2a:	f022 0220 	bic.w	r2, r2, #32
 800aa2e:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800aa30:	68fb      	ldr	r3, [r7, #12]
 800aa32:	689b      	ldr	r3, [r3, #8]
 800aa34:	2b00      	cmp	r3, #0
 800aa36:	d10d      	bne.n	800aa54 <SPI_DMAReceiveCplt+0x58>
 800aa38:	68fb      	ldr	r3, [r7, #12]
 800aa3a:	685b      	ldr	r3, [r3, #4]
 800aa3c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800aa40:	d108      	bne.n	800aa54 <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800aa42:	68fb      	ldr	r3, [r7, #12]
 800aa44:	681b      	ldr	r3, [r3, #0]
 800aa46:	685a      	ldr	r2, [r3, #4]
 800aa48:	68fb      	ldr	r3, [r7, #12]
 800aa4a:	681b      	ldr	r3, [r3, #0]
 800aa4c:	f022 0203 	bic.w	r2, r2, #3
 800aa50:	605a      	str	r2, [r3, #4]
 800aa52:	e007      	b.n	800aa64 <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800aa54:	68fb      	ldr	r3, [r7, #12]
 800aa56:	681b      	ldr	r3, [r3, #0]
 800aa58:	685a      	ldr	r2, [r3, #4]
 800aa5a:	68fb      	ldr	r3, [r7, #12]
 800aa5c:	681b      	ldr	r3, [r3, #0]
 800aa5e:	f022 0201 	bic.w	r2, r2, #1
 800aa62:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800aa64:	68ba      	ldr	r2, [r7, #8]
 800aa66:	2164      	movs	r1, #100	@ 0x64
 800aa68:	68f8      	ldr	r0, [r7, #12]
 800aa6a:	f000 f9d5 	bl	800ae18 <SPI_EndRxTransaction>
 800aa6e:	4603      	mov	r3, r0
 800aa70:	2b00      	cmp	r3, #0
 800aa72:	d002      	beq.n	800aa7a <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800aa74:	68fb      	ldr	r3, [r7, #12]
 800aa76:	2220      	movs	r2, #32
 800aa78:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    hspi->RxXferCount = 0U;
 800aa7a:	68fb      	ldr	r3, [r7, #12]
 800aa7c:	2200      	movs	r2, #0
 800aa7e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 800aa82:	68fb      	ldr	r3, [r7, #12]
 800aa84:	2201      	movs	r2, #1
 800aa86:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800aa8a:	68fb      	ldr	r3, [r7, #12]
 800aa8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800aa8e:	2b00      	cmp	r3, #0
 800aa90:	d003      	beq.n	800aa9a <SPI_DMAReceiveCplt+0x9e>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800aa92:	68f8      	ldr	r0, [r7, #12]
 800aa94:	f013 f91e 	bl	801dcd4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800aa98:	e002      	b.n	800aaa0 <SPI_DMAReceiveCplt+0xa4>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 800aa9a:	68f8      	ldr	r0, [r7, #12]
 800aa9c:	f013 f8c6 	bl	801dc2c <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800aaa0:	3710      	adds	r7, #16
 800aaa2:	46bd      	mov	sp, r7
 800aaa4:	bd80      	pop	{r7, pc}

0800aaa6 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800aaa6:	b580      	push	{r7, lr}
 800aaa8:	b084      	sub	sp, #16
 800aaaa:	af00      	add	r7, sp, #0
 800aaac:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aab2:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800aab4:	f7f7 fe6c 	bl	8002790 <HAL_GetTick>
 800aab8:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	681b      	ldr	r3, [r3, #0]
 800aac0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aac4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800aac8:	d030      	beq.n	800ab2c <SPI_DMATransmitReceiveCplt+0x86>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800aaca:	68fb      	ldr	r3, [r7, #12]
 800aacc:	681b      	ldr	r3, [r3, #0]
 800aace:	685a      	ldr	r2, [r3, #4]
 800aad0:	68fb      	ldr	r3, [r7, #12]
 800aad2:	681b      	ldr	r3, [r3, #0]
 800aad4:	f022 0220 	bic.w	r2, r2, #32
 800aad8:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800aada:	68ba      	ldr	r2, [r7, #8]
 800aadc:	2164      	movs	r1, #100	@ 0x64
 800aade:	68f8      	ldr	r0, [r7, #12]
 800aae0:	f000 fa16 	bl	800af10 <SPI_EndRxTxTransaction>
 800aae4:	4603      	mov	r3, r0
 800aae6:	2b00      	cmp	r3, #0
 800aae8:	d005      	beq.n	800aaf6 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800aaea:	68fb      	ldr	r3, [r7, #12]
 800aaec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800aaee:	f043 0220 	orr.w	r2, r3, #32
 800aaf2:	68fb      	ldr	r3, [r7, #12]
 800aaf4:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800aaf6:	68fb      	ldr	r3, [r7, #12]
 800aaf8:	681b      	ldr	r3, [r3, #0]
 800aafa:	685a      	ldr	r2, [r3, #4]
 800aafc:	68fb      	ldr	r3, [r7, #12]
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	f022 0203 	bic.w	r2, r2, #3
 800ab04:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 800ab06:	68fb      	ldr	r3, [r7, #12]
 800ab08:	2200      	movs	r2, #0
 800ab0a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->RxXferCount = 0U;
 800ab0c:	68fb      	ldr	r3, [r7, #12]
 800ab0e:	2200      	movs	r2, #0
 800ab10:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 800ab14:	68fb      	ldr	r3, [r7, #12]
 800ab16:	2201      	movs	r2, #1
 800ab18:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ab1c:	68fb      	ldr	r3, [r7, #12]
 800ab1e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	d003      	beq.n	800ab2c <SPI_DMATransmitReceiveCplt+0x86>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800ab24:	68f8      	ldr	r0, [r7, #12]
 800ab26:	f013 f8d5 	bl	801dcd4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800ab2a:	e002      	b.n	800ab32 <SPI_DMATransmitReceiveCplt+0x8c>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 800ab2c:	68f8      	ldr	r0, [r7, #12]
 800ab2e:	f013 f8a7 	bl	801dc80 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800ab32:	3710      	adds	r7, #16
 800ab34:	46bd      	mov	sp, r7
 800ab36:	bd80      	pop	{r7, pc}

0800ab38 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800ab38:	b580      	push	{r7, lr}
 800ab3a:	b084      	sub	sp, #16
 800ab3c:	af00      	add	r7, sp, #0
 800ab3e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab44:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 800ab46:	68f8      	ldr	r0, [r7, #12]
 800ab48:	f7ff ff44 	bl	800a9d4 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800ab4c:	bf00      	nop
 800ab4e:	3710      	adds	r7, #16
 800ab50:	46bd      	mov	sp, r7
 800ab52:	bd80      	pop	{r7, pc}

0800ab54 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800ab54:	b580      	push	{r7, lr}
 800ab56:	b084      	sub	sp, #16
 800ab58:	af00      	add	r7, sp, #0
 800ab5a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab60:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 800ab62:	68f8      	ldr	r0, [r7, #12]
 800ab64:	f7ff ff40 	bl	800a9e8 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800ab68:	bf00      	nop
 800ab6a:	3710      	adds	r7, #16
 800ab6c:	46bd      	mov	sp, r7
 800ab6e:	bd80      	pop	{r7, pc}

0800ab70 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800ab70:	b580      	push	{r7, lr}
 800ab72:	b084      	sub	sp, #16
 800ab74:	af00      	add	r7, sp, #0
 800ab76:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab7c:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800ab7e:	68fb      	ldr	r3, [r7, #12]
 800ab80:	681b      	ldr	r3, [r3, #0]
 800ab82:	685a      	ldr	r2, [r3, #4]
 800ab84:	68fb      	ldr	r3, [r7, #12]
 800ab86:	681b      	ldr	r3, [r3, #0]
 800ab88:	f022 0203 	bic.w	r2, r2, #3
 800ab8c:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800ab8e:	68fb      	ldr	r3, [r7, #12]
 800ab90:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ab92:	f043 0210 	orr.w	r2, r3, #16
 800ab96:	68fb      	ldr	r3, [r7, #12]
 800ab98:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 800ab9a:	68fb      	ldr	r3, [r7, #12]
 800ab9c:	2201      	movs	r2, #1
 800ab9e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800aba2:	68f8      	ldr	r0, [r7, #12]
 800aba4:	f013 f896 	bl	801dcd4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800aba8:	bf00      	nop
 800abaa:	3710      	adds	r7, #16
 800abac:	46bd      	mov	sp, r7
 800abae:	bd80      	pop	{r7, pc}

0800abb0 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800abb0:	b580      	push	{r7, lr}
 800abb2:	b084      	sub	sp, #16
 800abb4:	af00      	add	r7, sp, #0
 800abb6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800abbc:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800abbe:	68fb      	ldr	r3, [r7, #12]
 800abc0:	2200      	movs	r2, #0
 800abc2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 800abc6:	68fb      	ldr	r3, [r7, #12]
 800abc8:	2200      	movs	r2, #0
 800abca:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800abcc:	68f8      	ldr	r0, [r7, #12]
 800abce:	f013 f881 	bl	801dcd4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800abd2:	bf00      	nop
 800abd4:	3710      	adds	r7, #16
 800abd6:	46bd      	mov	sp, r7
 800abd8:	bd80      	pop	{r7, pc}
	...

0800abdc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800abdc:	b580      	push	{r7, lr}
 800abde:	b088      	sub	sp, #32
 800abe0:	af00      	add	r7, sp, #0
 800abe2:	60f8      	str	r0, [r7, #12]
 800abe4:	60b9      	str	r1, [r7, #8]
 800abe6:	603b      	str	r3, [r7, #0]
 800abe8:	4613      	mov	r3, r2
 800abea:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800abec:	f7f7 fdd0 	bl	8002790 <HAL_GetTick>
 800abf0:	4602      	mov	r2, r0
 800abf2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abf4:	1a9b      	subs	r3, r3, r2
 800abf6:	683a      	ldr	r2, [r7, #0]
 800abf8:	4413      	add	r3, r2
 800abfa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800abfc:	f7f7 fdc8 	bl	8002790 <HAL_GetTick>
 800ac00:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800ac02:	4b39      	ldr	r3, [pc, #228]	@ (800ace8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800ac04:	681b      	ldr	r3, [r3, #0]
 800ac06:	015b      	lsls	r3, r3, #5
 800ac08:	0d1b      	lsrs	r3, r3, #20
 800ac0a:	69fa      	ldr	r2, [r7, #28]
 800ac0c:	fb02 f303 	mul.w	r3, r2, r3
 800ac10:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800ac12:	e055      	b.n	800acc0 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800ac14:	683b      	ldr	r3, [r7, #0]
 800ac16:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ac1a:	d051      	beq.n	800acc0 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800ac1c:	f7f7 fdb8 	bl	8002790 <HAL_GetTick>
 800ac20:	4602      	mov	r2, r0
 800ac22:	69bb      	ldr	r3, [r7, #24]
 800ac24:	1ad3      	subs	r3, r2, r3
 800ac26:	69fa      	ldr	r2, [r7, #28]
 800ac28:	429a      	cmp	r2, r3
 800ac2a:	d902      	bls.n	800ac32 <SPI_WaitFlagStateUntilTimeout+0x56>
 800ac2c:	69fb      	ldr	r3, [r7, #28]
 800ac2e:	2b00      	cmp	r3, #0
 800ac30:	d13d      	bne.n	800acae <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800ac32:	68fb      	ldr	r3, [r7, #12]
 800ac34:	681b      	ldr	r3, [r3, #0]
 800ac36:	685a      	ldr	r2, [r3, #4]
 800ac38:	68fb      	ldr	r3, [r7, #12]
 800ac3a:	681b      	ldr	r3, [r3, #0]
 800ac3c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800ac40:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ac42:	68fb      	ldr	r3, [r7, #12]
 800ac44:	685b      	ldr	r3, [r3, #4]
 800ac46:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ac4a:	d111      	bne.n	800ac70 <SPI_WaitFlagStateUntilTimeout+0x94>
 800ac4c:	68fb      	ldr	r3, [r7, #12]
 800ac4e:	689b      	ldr	r3, [r3, #8]
 800ac50:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ac54:	d004      	beq.n	800ac60 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ac56:	68fb      	ldr	r3, [r7, #12]
 800ac58:	689b      	ldr	r3, [r3, #8]
 800ac5a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ac5e:	d107      	bne.n	800ac70 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800ac60:	68fb      	ldr	r3, [r7, #12]
 800ac62:	681b      	ldr	r3, [r3, #0]
 800ac64:	681a      	ldr	r2, [r3, #0]
 800ac66:	68fb      	ldr	r3, [r7, #12]
 800ac68:	681b      	ldr	r3, [r3, #0]
 800ac6a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ac6e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800ac70:	68fb      	ldr	r3, [r7, #12]
 800ac72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ac74:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ac78:	d10f      	bne.n	800ac9a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800ac7a:	68fb      	ldr	r3, [r7, #12]
 800ac7c:	681b      	ldr	r3, [r3, #0]
 800ac7e:	681a      	ldr	r2, [r3, #0]
 800ac80:	68fb      	ldr	r3, [r7, #12]
 800ac82:	681b      	ldr	r3, [r3, #0]
 800ac84:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800ac88:	601a      	str	r2, [r3, #0]
 800ac8a:	68fb      	ldr	r3, [r7, #12]
 800ac8c:	681b      	ldr	r3, [r3, #0]
 800ac8e:	681a      	ldr	r2, [r3, #0]
 800ac90:	68fb      	ldr	r3, [r7, #12]
 800ac92:	681b      	ldr	r3, [r3, #0]
 800ac94:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800ac98:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800ac9a:	68fb      	ldr	r3, [r7, #12]
 800ac9c:	2201      	movs	r2, #1
 800ac9e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800aca2:	68fb      	ldr	r3, [r7, #12]
 800aca4:	2200      	movs	r2, #0
 800aca6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800acaa:	2303      	movs	r3, #3
 800acac:	e018      	b.n	800ace0 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800acae:	697b      	ldr	r3, [r7, #20]
 800acb0:	2b00      	cmp	r3, #0
 800acb2:	d102      	bne.n	800acba <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 800acb4:	2300      	movs	r3, #0
 800acb6:	61fb      	str	r3, [r7, #28]
 800acb8:	e002      	b.n	800acc0 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800acba:	697b      	ldr	r3, [r7, #20]
 800acbc:	3b01      	subs	r3, #1
 800acbe:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800acc0:	68fb      	ldr	r3, [r7, #12]
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	689a      	ldr	r2, [r3, #8]
 800acc6:	68bb      	ldr	r3, [r7, #8]
 800acc8:	4013      	ands	r3, r2
 800acca:	68ba      	ldr	r2, [r7, #8]
 800accc:	429a      	cmp	r2, r3
 800acce:	bf0c      	ite	eq
 800acd0:	2301      	moveq	r3, #1
 800acd2:	2300      	movne	r3, #0
 800acd4:	b2db      	uxtb	r3, r3
 800acd6:	461a      	mov	r2, r3
 800acd8:	79fb      	ldrb	r3, [r7, #7]
 800acda:	429a      	cmp	r2, r3
 800acdc:	d19a      	bne.n	800ac14 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800acde:	2300      	movs	r3, #0
}
 800ace0:	4618      	mov	r0, r3
 800ace2:	3720      	adds	r7, #32
 800ace4:	46bd      	mov	sp, r7
 800ace6:	bd80      	pop	{r7, pc}
 800ace8:	20000000 	.word	0x20000000

0800acec <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800acec:	b580      	push	{r7, lr}
 800acee:	b08a      	sub	sp, #40	@ 0x28
 800acf0:	af00      	add	r7, sp, #0
 800acf2:	60f8      	str	r0, [r7, #12]
 800acf4:	60b9      	str	r1, [r7, #8]
 800acf6:	607a      	str	r2, [r7, #4]
 800acf8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800acfa:	2300      	movs	r3, #0
 800acfc:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800acfe:	f7f7 fd47 	bl	8002790 <HAL_GetTick>
 800ad02:	4602      	mov	r2, r0
 800ad04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad06:	1a9b      	subs	r3, r3, r2
 800ad08:	683a      	ldr	r2, [r7, #0]
 800ad0a:	4413      	add	r3, r2
 800ad0c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800ad0e:	f7f7 fd3f 	bl	8002790 <HAL_GetTick>
 800ad12:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800ad14:	68fb      	ldr	r3, [r7, #12]
 800ad16:	681b      	ldr	r3, [r3, #0]
 800ad18:	330c      	adds	r3, #12
 800ad1a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800ad1c:	4b3d      	ldr	r3, [pc, #244]	@ (800ae14 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800ad1e:	681a      	ldr	r2, [r3, #0]
 800ad20:	4613      	mov	r3, r2
 800ad22:	009b      	lsls	r3, r3, #2
 800ad24:	4413      	add	r3, r2
 800ad26:	00da      	lsls	r2, r3, #3
 800ad28:	1ad3      	subs	r3, r2, r3
 800ad2a:	0d1b      	lsrs	r3, r3, #20
 800ad2c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ad2e:	fb02 f303 	mul.w	r3, r2, r3
 800ad32:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800ad34:	e061      	b.n	800adfa <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800ad36:	68bb      	ldr	r3, [r7, #8]
 800ad38:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800ad3c:	d107      	bne.n	800ad4e <SPI_WaitFifoStateUntilTimeout+0x62>
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	2b00      	cmp	r3, #0
 800ad42:	d104      	bne.n	800ad4e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800ad44:	69fb      	ldr	r3, [r7, #28]
 800ad46:	781b      	ldrb	r3, [r3, #0]
 800ad48:	b2db      	uxtb	r3, r3
 800ad4a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800ad4c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800ad4e:	683b      	ldr	r3, [r7, #0]
 800ad50:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad54:	d051      	beq.n	800adfa <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800ad56:	f7f7 fd1b 	bl	8002790 <HAL_GetTick>
 800ad5a:	4602      	mov	r2, r0
 800ad5c:	6a3b      	ldr	r3, [r7, #32]
 800ad5e:	1ad3      	subs	r3, r2, r3
 800ad60:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ad62:	429a      	cmp	r2, r3
 800ad64:	d902      	bls.n	800ad6c <SPI_WaitFifoStateUntilTimeout+0x80>
 800ad66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad68:	2b00      	cmp	r3, #0
 800ad6a:	d13d      	bne.n	800ade8 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800ad6c:	68fb      	ldr	r3, [r7, #12]
 800ad6e:	681b      	ldr	r3, [r3, #0]
 800ad70:	685a      	ldr	r2, [r3, #4]
 800ad72:	68fb      	ldr	r3, [r7, #12]
 800ad74:	681b      	ldr	r3, [r3, #0]
 800ad76:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800ad7a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ad7c:	68fb      	ldr	r3, [r7, #12]
 800ad7e:	685b      	ldr	r3, [r3, #4]
 800ad80:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ad84:	d111      	bne.n	800adaa <SPI_WaitFifoStateUntilTimeout+0xbe>
 800ad86:	68fb      	ldr	r3, [r7, #12]
 800ad88:	689b      	ldr	r3, [r3, #8]
 800ad8a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ad8e:	d004      	beq.n	800ad9a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ad90:	68fb      	ldr	r3, [r7, #12]
 800ad92:	689b      	ldr	r3, [r3, #8]
 800ad94:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ad98:	d107      	bne.n	800adaa <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800ad9a:	68fb      	ldr	r3, [r7, #12]
 800ad9c:	681b      	ldr	r3, [r3, #0]
 800ad9e:	681a      	ldr	r2, [r3, #0]
 800ada0:	68fb      	ldr	r3, [r7, #12]
 800ada2:	681b      	ldr	r3, [r3, #0]
 800ada4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ada8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800adaa:	68fb      	ldr	r3, [r7, #12]
 800adac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800adae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800adb2:	d10f      	bne.n	800add4 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800adb4:	68fb      	ldr	r3, [r7, #12]
 800adb6:	681b      	ldr	r3, [r3, #0]
 800adb8:	681a      	ldr	r2, [r3, #0]
 800adba:	68fb      	ldr	r3, [r7, #12]
 800adbc:	681b      	ldr	r3, [r3, #0]
 800adbe:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800adc2:	601a      	str	r2, [r3, #0]
 800adc4:	68fb      	ldr	r3, [r7, #12]
 800adc6:	681b      	ldr	r3, [r3, #0]
 800adc8:	681a      	ldr	r2, [r3, #0]
 800adca:	68fb      	ldr	r3, [r7, #12]
 800adcc:	681b      	ldr	r3, [r3, #0]
 800adce:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800add2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800add4:	68fb      	ldr	r3, [r7, #12]
 800add6:	2201      	movs	r2, #1
 800add8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800addc:	68fb      	ldr	r3, [r7, #12]
 800adde:	2200      	movs	r2, #0
 800ade0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800ade4:	2303      	movs	r3, #3
 800ade6:	e011      	b.n	800ae0c <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800ade8:	69bb      	ldr	r3, [r7, #24]
 800adea:	2b00      	cmp	r3, #0
 800adec:	d102      	bne.n	800adf4 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 800adee:	2300      	movs	r3, #0
 800adf0:	627b      	str	r3, [r7, #36]	@ 0x24
 800adf2:	e002      	b.n	800adfa <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 800adf4:	69bb      	ldr	r3, [r7, #24]
 800adf6:	3b01      	subs	r3, #1
 800adf8:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800adfa:	68fb      	ldr	r3, [r7, #12]
 800adfc:	681b      	ldr	r3, [r3, #0]
 800adfe:	689a      	ldr	r2, [r3, #8]
 800ae00:	68bb      	ldr	r3, [r7, #8]
 800ae02:	4013      	ands	r3, r2
 800ae04:	687a      	ldr	r2, [r7, #4]
 800ae06:	429a      	cmp	r2, r3
 800ae08:	d195      	bne.n	800ad36 <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 800ae0a:	2300      	movs	r3, #0
}
 800ae0c:	4618      	mov	r0, r3
 800ae0e:	3728      	adds	r7, #40	@ 0x28
 800ae10:	46bd      	mov	sp, r7
 800ae12:	bd80      	pop	{r7, pc}
 800ae14:	20000000 	.word	0x20000000

0800ae18 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800ae18:	b580      	push	{r7, lr}
 800ae1a:	b088      	sub	sp, #32
 800ae1c:	af02      	add	r7, sp, #8
 800ae1e:	60f8      	str	r0, [r7, #12]
 800ae20:	60b9      	str	r1, [r7, #8]
 800ae22:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ae24:	68fb      	ldr	r3, [r7, #12]
 800ae26:	685b      	ldr	r3, [r3, #4]
 800ae28:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ae2c:	d111      	bne.n	800ae52 <SPI_EndRxTransaction+0x3a>
 800ae2e:	68fb      	ldr	r3, [r7, #12]
 800ae30:	689b      	ldr	r3, [r3, #8]
 800ae32:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ae36:	d004      	beq.n	800ae42 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ae38:	68fb      	ldr	r3, [r7, #12]
 800ae3a:	689b      	ldr	r3, [r3, #8]
 800ae3c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ae40:	d107      	bne.n	800ae52 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800ae42:	68fb      	ldr	r3, [r7, #12]
 800ae44:	681b      	ldr	r3, [r3, #0]
 800ae46:	681a      	ldr	r2, [r3, #0]
 800ae48:	68fb      	ldr	r3, [r7, #12]
 800ae4a:	681b      	ldr	r3, [r3, #0]
 800ae4c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ae50:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ae52:	68fb      	ldr	r3, [r7, #12]
 800ae54:	685b      	ldr	r3, [r3, #4]
 800ae56:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ae5a:	d112      	bne.n	800ae82 <SPI_EndRxTransaction+0x6a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	9300      	str	r3, [sp, #0]
 800ae60:	68bb      	ldr	r3, [r7, #8]
 800ae62:	2200      	movs	r2, #0
 800ae64:	2180      	movs	r1, #128	@ 0x80
 800ae66:	68f8      	ldr	r0, [r7, #12]
 800ae68:	f7ff feb8 	bl	800abdc <SPI_WaitFlagStateUntilTimeout>
 800ae6c:	4603      	mov	r3, r0
 800ae6e:	2b00      	cmp	r3, #0
 800ae70:	d021      	beq.n	800aeb6 <SPI_EndRxTransaction+0x9e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ae72:	68fb      	ldr	r3, [r7, #12]
 800ae74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ae76:	f043 0220 	orr.w	r2, r3, #32
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800ae7e:	2303      	movs	r3, #3
 800ae80:	e03d      	b.n	800aefe <SPI_EndRxTransaction+0xe6>
    }
  }
  else /* SPI_MODE_SLAVE */
  {
    /* Timeout in us */
    count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800ae82:	4b21      	ldr	r3, [pc, #132]	@ (800af08 <SPI_EndRxTransaction+0xf0>)
 800ae84:	681b      	ldr	r3, [r3, #0]
 800ae86:	4a21      	ldr	r2, [pc, #132]	@ (800af0c <SPI_EndRxTransaction+0xf4>)
 800ae88:	fba2 2303 	umull	r2, r3, r2, r3
 800ae8c:	0d5b      	lsrs	r3, r3, #21
 800ae8e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800ae92:	fb02 f303 	mul.w	r3, r2, r3
 800ae96:	617b      	str	r3, [r7, #20]
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800ae98:	697b      	ldr	r3, [r7, #20]
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	d00a      	beq.n	800aeb4 <SPI_EndRxTransaction+0x9c>
      {
        break;
      }
      count--;
 800ae9e:	697b      	ldr	r3, [r7, #20]
 800aea0:	3b01      	subs	r3, #1
 800aea2:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800aea4:	68fb      	ldr	r3, [r7, #12]
 800aea6:	681b      	ldr	r3, [r3, #0]
 800aea8:	689b      	ldr	r3, [r3, #8]
 800aeaa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aeae:	2b80      	cmp	r3, #128	@ 0x80
 800aeb0:	d0f2      	beq.n	800ae98 <SPI_EndRxTransaction+0x80>
 800aeb2:	e000      	b.n	800aeb6 <SPI_EndRxTransaction+0x9e>
        break;
 800aeb4:	bf00      	nop
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800aeb6:	68fb      	ldr	r3, [r7, #12]
 800aeb8:	685b      	ldr	r3, [r3, #4]
 800aeba:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800aebe:	d11d      	bne.n	800aefc <SPI_EndRxTransaction+0xe4>
 800aec0:	68fb      	ldr	r3, [r7, #12]
 800aec2:	689b      	ldr	r3, [r3, #8]
 800aec4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800aec8:	d004      	beq.n	800aed4 <SPI_EndRxTransaction+0xbc>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800aeca:	68fb      	ldr	r3, [r7, #12]
 800aecc:	689b      	ldr	r3, [r3, #8]
 800aece:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800aed2:	d113      	bne.n	800aefc <SPI_EndRxTransaction+0xe4>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	9300      	str	r3, [sp, #0]
 800aed8:	68bb      	ldr	r3, [r7, #8]
 800aeda:	2200      	movs	r2, #0
 800aedc:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800aee0:	68f8      	ldr	r0, [r7, #12]
 800aee2:	f7ff ff03 	bl	800acec <SPI_WaitFifoStateUntilTimeout>
 800aee6:	4603      	mov	r3, r0
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	d007      	beq.n	800aefc <SPI_EndRxTransaction+0xe4>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800aeec:	68fb      	ldr	r3, [r7, #12]
 800aeee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800aef0:	f043 0220 	orr.w	r2, r3, #32
 800aef4:	68fb      	ldr	r3, [r7, #12]
 800aef6:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800aef8:	2303      	movs	r3, #3
 800aefa:	e000      	b.n	800aefe <SPI_EndRxTransaction+0xe6>
    }
  }
  return HAL_OK;
 800aefc:	2300      	movs	r3, #0
}
 800aefe:	4618      	mov	r0, r3
 800af00:	3718      	adds	r7, #24
 800af02:	46bd      	mov	sp, r7
 800af04:	bd80      	pop	{r7, pc}
 800af06:	bf00      	nop
 800af08:	20000000 	.word	0x20000000
 800af0c:	165e9f81 	.word	0x165e9f81

0800af10 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800af10:	b580      	push	{r7, lr}
 800af12:	b088      	sub	sp, #32
 800af14:	af02      	add	r7, sp, #8
 800af16:	60f8      	str	r0, [r7, #12]
 800af18:	60b9      	str	r1, [r7, #8]
 800af1a:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	9300      	str	r3, [sp, #0]
 800af20:	68bb      	ldr	r3, [r7, #8]
 800af22:	2200      	movs	r2, #0
 800af24:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800af28:	68f8      	ldr	r0, [r7, #12]
 800af2a:	f7ff fedf 	bl	800acec <SPI_WaitFifoStateUntilTimeout>
 800af2e:	4603      	mov	r3, r0
 800af30:	2b00      	cmp	r3, #0
 800af32:	d007      	beq.n	800af44 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800af34:	68fb      	ldr	r3, [r7, #12]
 800af36:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800af38:	f043 0220 	orr.w	r2, r3, #32
 800af3c:	68fb      	ldr	r3, [r7, #12]
 800af3e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800af40:	2303      	movs	r3, #3
 800af42:	e046      	b.n	800afd2 <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800af44:	4b25      	ldr	r3, [pc, #148]	@ (800afdc <SPI_EndRxTxTransaction+0xcc>)
 800af46:	681b      	ldr	r3, [r3, #0]
 800af48:	4a25      	ldr	r2, [pc, #148]	@ (800afe0 <SPI_EndRxTxTransaction+0xd0>)
 800af4a:	fba2 2303 	umull	r2, r3, r2, r3
 800af4e:	0d5b      	lsrs	r3, r3, #21
 800af50:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800af54:	fb02 f303 	mul.w	r3, r2, r3
 800af58:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800af5a:	68fb      	ldr	r3, [r7, #12]
 800af5c:	685b      	ldr	r3, [r3, #4]
 800af5e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800af62:	d112      	bne.n	800af8a <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	9300      	str	r3, [sp, #0]
 800af68:	68bb      	ldr	r3, [r7, #8]
 800af6a:	2200      	movs	r2, #0
 800af6c:	2180      	movs	r1, #128	@ 0x80
 800af6e:	68f8      	ldr	r0, [r7, #12]
 800af70:	f7ff fe34 	bl	800abdc <SPI_WaitFlagStateUntilTimeout>
 800af74:	4603      	mov	r3, r0
 800af76:	2b00      	cmp	r3, #0
 800af78:	d016      	beq.n	800afa8 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800af7a:	68fb      	ldr	r3, [r7, #12]
 800af7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800af7e:	f043 0220 	orr.w	r2, r3, #32
 800af82:	68fb      	ldr	r3, [r7, #12]
 800af84:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800af86:	2303      	movs	r3, #3
 800af88:	e023      	b.n	800afd2 <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800af8a:	697b      	ldr	r3, [r7, #20]
 800af8c:	2b00      	cmp	r3, #0
 800af8e:	d00a      	beq.n	800afa6 <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 800af90:	697b      	ldr	r3, [r7, #20]
 800af92:	3b01      	subs	r3, #1
 800af94:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800af96:	68fb      	ldr	r3, [r7, #12]
 800af98:	681b      	ldr	r3, [r3, #0]
 800af9a:	689b      	ldr	r3, [r3, #8]
 800af9c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800afa0:	2b80      	cmp	r3, #128	@ 0x80
 800afa2:	d0f2      	beq.n	800af8a <SPI_EndRxTxTransaction+0x7a>
 800afa4:	e000      	b.n	800afa8 <SPI_EndRxTxTransaction+0x98>
        break;
 800afa6:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	9300      	str	r3, [sp, #0]
 800afac:	68bb      	ldr	r3, [r7, #8]
 800afae:	2200      	movs	r2, #0
 800afb0:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800afb4:	68f8      	ldr	r0, [r7, #12]
 800afb6:	f7ff fe99 	bl	800acec <SPI_WaitFifoStateUntilTimeout>
 800afba:	4603      	mov	r3, r0
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	d007      	beq.n	800afd0 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800afc0:	68fb      	ldr	r3, [r7, #12]
 800afc2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800afc4:	f043 0220 	orr.w	r2, r3, #32
 800afc8:	68fb      	ldr	r3, [r7, #12]
 800afca:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800afcc:	2303      	movs	r3, #3
 800afce:	e000      	b.n	800afd2 <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 800afd0:	2300      	movs	r3, #0
}
 800afd2:	4618      	mov	r0, r3
 800afd4:	3718      	adds	r7, #24
 800afd6:	46bd      	mov	sp, r7
 800afd8:	bd80      	pop	{r7, pc}
 800afda:	bf00      	nop
 800afdc:	20000000 	.word	0x20000000
 800afe0:	165e9f81 	.word	0x165e9f81

0800afe4 <SPI_AbortRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortRx_ISR(SPI_HandleTypeDef *hspi)
{
 800afe4:	b580      	push	{r7, lr}
 800afe6:	b086      	sub	sp, #24
 800afe8:	af02      	add	r7, sp, #8
 800afea:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	681a      	ldr	r2, [r3, #0]
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	681b      	ldr	r3, [r3, #0]
 800aff6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800affa:	601a      	str	r2, [r3, #0]

  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 800affc:	4b27      	ldr	r3, [pc, #156]	@ (800b09c <SPI_AbortRx_ISR+0xb8>)
 800affe:	681b      	ldr	r3, [r3, #0]
 800b000:	4a27      	ldr	r2, [pc, #156]	@ (800b0a0 <SPI_AbortRx_ISR+0xbc>)
 800b002:	fba2 2303 	umull	r2, r3, r2, r3
 800b006:	0a5b      	lsrs	r3, r3, #9
 800b008:	2264      	movs	r2, #100	@ 0x64
 800b00a:	fb02 f303 	mul.w	r3, r2, r3
 800b00e:	60fb      	str	r3, [r7, #12]

  /* Disable RXNEIE interrupt */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXNEIE));
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	681b      	ldr	r3, [r3, #0]
 800b014:	685a      	ldr	r2, [r3, #4]
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	681b      	ldr	r3, [r3, #0]
 800b01a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b01e:	605a      	str	r2, [r3, #4]

  /* Check RXNEIE is disabled */
  do
  {
    if (count == 0U)
 800b020:	68fb      	ldr	r3, [r7, #12]
 800b022:	2b00      	cmp	r3, #0
 800b024:	d106      	bne.n	800b034 <SPI_AbortRx_ISR+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b02a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	661a      	str	r2, [r3, #96]	@ 0x60
      break;
 800b032:	e009      	b.n	800b048 <SPI_AbortRx_ISR+0x64>
    }
    count--;
 800b034:	68fb      	ldr	r3, [r7, #12]
 800b036:	3b01      	subs	r3, #1
 800b038:	60fb      	str	r3, [r7, #12]
  } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE));
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	681b      	ldr	r3, [r3, #0]
 800b03e:	685b      	ldr	r3, [r3, #4]
 800b040:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b044:	2b40      	cmp	r3, #64	@ 0x40
 800b046:	d0eb      	beq.n	800b020 <SPI_AbortRx_ISR+0x3c>

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800b048:	f7f7 fba2 	bl	8002790 <HAL_GetTick>
 800b04c:	4603      	mov	r3, r0
 800b04e:	9300      	str	r3, [sp, #0]
 800b050:	2364      	movs	r3, #100	@ 0x64
 800b052:	2200      	movs	r2, #0
 800b054:	2180      	movs	r1, #128	@ 0x80
 800b056:	6878      	ldr	r0, [r7, #4]
 800b058:	f7ff fdc0 	bl	800abdc <SPI_WaitFlagStateUntilTimeout>
 800b05c:	4603      	mov	r3, r0
 800b05e:	2b00      	cmp	r3, #0
 800b060:	d002      	beq.n	800b068 <SPI_AbortRx_ISR+0x84>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	2240      	movs	r2, #64	@ 0x40
 800b066:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Empty the FRLVL fifo */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 800b068:	f7f7 fb92 	bl	8002790 <HAL_GetTick>
 800b06c:	4603      	mov	r3, r0
 800b06e:	9300      	str	r3, [sp, #0]
 800b070:	2364      	movs	r3, #100	@ 0x64
 800b072:	2200      	movs	r2, #0
 800b074:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800b078:	6878      	ldr	r0, [r7, #4]
 800b07a:	f7ff fe37 	bl	800acec <SPI_WaitFifoStateUntilTimeout>
 800b07e:	4603      	mov	r3, r0
 800b080:	2b00      	cmp	r3, #0
 800b082:	d002      	beq.n	800b08a <SPI_AbortRx_ISR+0xa6>
                                    HAL_GetTick()) != HAL_OK)
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	2240      	movs	r2, #64	@ 0x40
 800b088:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  hspi->State = HAL_SPI_STATE_ABORT;
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	2207      	movs	r2, #7
 800b08e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
}
 800b092:	bf00      	nop
 800b094:	3710      	adds	r7, #16
 800b096:	46bd      	mov	sp, r7
 800b098:	bd80      	pop	{r7, pc}
 800b09a:	bf00      	nop
 800b09c:	20000000 	.word	0x20000000
 800b0a0:	057619f1 	.word	0x057619f1

0800b0a4 <SPI_AbortTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortTx_ISR(SPI_HandleTypeDef *hspi)
{
 800b0a4:	b580      	push	{r7, lr}
 800b0a6:	b086      	sub	sp, #24
 800b0a8:	af02      	add	r7, sp, #8
 800b0aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 800b0ac:	4b4c      	ldr	r3, [pc, #304]	@ (800b1e0 <SPI_AbortTx_ISR+0x13c>)
 800b0ae:	681b      	ldr	r3, [r3, #0]
 800b0b0:	4a4c      	ldr	r2, [pc, #304]	@ (800b1e4 <SPI_AbortTx_ISR+0x140>)
 800b0b2:	fba2 2303 	umull	r2, r3, r2, r3
 800b0b6:	0a5b      	lsrs	r3, r3, #9
 800b0b8:	2264      	movs	r2, #100	@ 0x64
 800b0ba:	fb02 f303 	mul.w	r3, r2, r3
 800b0be:	60fb      	str	r3, [r7, #12]

  /* Disable TXEIE interrupt */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXEIE));
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	681b      	ldr	r3, [r3, #0]
 800b0c4:	685a      	ldr	r2, [r3, #4]
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	681b      	ldr	r3, [r3, #0]
 800b0ca:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800b0ce:	605a      	str	r2, [r3, #4]

  /* Check TXEIE is disabled */
  do
  {
    if (count == 0U)
 800b0d0:	68fb      	ldr	r3, [r7, #12]
 800b0d2:	2b00      	cmp	r3, #0
 800b0d4:	d106      	bne.n	800b0e4 <SPI_AbortTx_ISR+0x40>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b0da:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	661a      	str	r2, [r3, #96]	@ 0x60
      break;
 800b0e2:	e009      	b.n	800b0f8 <SPI_AbortTx_ISR+0x54>
    }
    count--;
 800b0e4:	68fb      	ldr	r3, [r7, #12]
 800b0e6:	3b01      	subs	r3, #1
 800b0e8:	60fb      	str	r3, [r7, #12]
  } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE));
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	681b      	ldr	r3, [r3, #0]
 800b0ee:	685b      	ldr	r3, [r3, #4]
 800b0f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b0f4:	2b80      	cmp	r3, #128	@ 0x80
 800b0f6:	d0eb      	beq.n	800b0d0 <SPI_AbortTx_ISR+0x2c>

  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800b0f8:	f7f7 fb4a 	bl	8002790 <HAL_GetTick>
 800b0fc:	4603      	mov	r3, r0
 800b0fe:	461a      	mov	r2, r3
 800b100:	2164      	movs	r1, #100	@ 0x64
 800b102:	6878      	ldr	r0, [r7, #4]
 800b104:	f7ff ff04 	bl	800af10 <SPI_EndRxTxTransaction>
 800b108:	4603      	mov	r3, r0
 800b10a:	2b00      	cmp	r3, #0
 800b10c:	d002      	beq.n	800b114 <SPI_AbortTx_ISR+0x70>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	2240      	movs	r2, #64	@ 0x40
 800b112:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	681b      	ldr	r3, [r3, #0]
 800b118:	681a      	ldr	r2, [r3, #0]
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	681b      	ldr	r3, [r3, #0]
 800b11e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b122:	601a      	str	r2, [r3, #0]

  /* Empty the FRLVL fifo */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 800b124:	f7f7 fb34 	bl	8002790 <HAL_GetTick>
 800b128:	4603      	mov	r3, r0
 800b12a:	9300      	str	r3, [sp, #0]
 800b12c:	2364      	movs	r3, #100	@ 0x64
 800b12e:	2200      	movs	r2, #0
 800b130:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800b134:	6878      	ldr	r0, [r7, #4]
 800b136:	f7ff fdd9 	bl	800acec <SPI_WaitFifoStateUntilTimeout>
 800b13a:	4603      	mov	r3, r0
 800b13c:	2b00      	cmp	r3, #0
 800b13e:	d002      	beq.n	800b146 <SPI_AbortTx_ISR+0xa2>
                                    HAL_GetTick()) != HAL_OK)
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	2240      	movs	r2, #64	@ 0x40
 800b144:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Check case of Full-Duplex Mode and disable directly RXNEIE interrupt */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	681b      	ldr	r3, [r3, #0]
 800b14a:	685b      	ldr	r3, [r3, #4]
 800b14c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b150:	2b40      	cmp	r3, #64	@ 0x40
 800b152:	d13c      	bne.n	800b1ce <SPI_AbortTx_ISR+0x12a>
  {
    /* Disable RXNEIE interrupt */
    CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXNEIE));
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	681b      	ldr	r3, [r3, #0]
 800b158:	685a      	ldr	r2, [r3, #4]
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	681b      	ldr	r3, [r3, #0]
 800b15e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b162:	605a      	str	r2, [r3, #4]

    /* Check RXNEIE is disabled */
    do
    {
      if (count == 0U)
 800b164:	68fb      	ldr	r3, [r7, #12]
 800b166:	2b00      	cmp	r3, #0
 800b168:	d106      	bne.n	800b178 <SPI_AbortTx_ISR+0xd4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b16e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 800b176:	e009      	b.n	800b18c <SPI_AbortTx_ISR+0xe8>
      }
      count--;
 800b178:	68fb      	ldr	r3, [r7, #12]
 800b17a:	3b01      	subs	r3, #1
 800b17c:	60fb      	str	r3, [r7, #12]
    } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE));
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	681b      	ldr	r3, [r3, #0]
 800b182:	685b      	ldr	r3, [r3, #4]
 800b184:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b188:	2b40      	cmp	r3, #64	@ 0x40
 800b18a:	d0eb      	beq.n	800b164 <SPI_AbortTx_ISR+0xc0>

    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800b18c:	f7f7 fb00 	bl	8002790 <HAL_GetTick>
 800b190:	4603      	mov	r3, r0
 800b192:	9300      	str	r3, [sp, #0]
 800b194:	2364      	movs	r3, #100	@ 0x64
 800b196:	2200      	movs	r2, #0
 800b198:	2180      	movs	r1, #128	@ 0x80
 800b19a:	6878      	ldr	r0, [r7, #4]
 800b19c:	f7ff fd1e 	bl	800abdc <SPI_WaitFlagStateUntilTimeout>
 800b1a0:	4603      	mov	r3, r0
 800b1a2:	2b00      	cmp	r3, #0
 800b1a4:	d002      	beq.n	800b1ac <SPI_AbortTx_ISR+0x108>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	2240      	movs	r2, #64	@ 0x40
 800b1aa:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 800b1ac:	f7f7 faf0 	bl	8002790 <HAL_GetTick>
 800b1b0:	4603      	mov	r3, r0
 800b1b2:	9300      	str	r3, [sp, #0]
 800b1b4:	2364      	movs	r3, #100	@ 0x64
 800b1b6:	2200      	movs	r2, #0
 800b1b8:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800b1bc:	6878      	ldr	r0, [r7, #4]
 800b1be:	f7ff fd95 	bl	800acec <SPI_WaitFifoStateUntilTimeout>
 800b1c2:	4603      	mov	r3, r0
 800b1c4:	2b00      	cmp	r3, #0
 800b1c6:	d002      	beq.n	800b1ce <SPI_AbortTx_ISR+0x12a>
                                      HAL_GetTick()) != HAL_OK)
    {
      hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	2240      	movs	r2, #64	@ 0x40
 800b1cc:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }
  hspi->State = HAL_SPI_STATE_ABORT;
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	2207      	movs	r2, #7
 800b1d2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
}
 800b1d6:	bf00      	nop
 800b1d8:	3710      	adds	r7, #16
 800b1da:	46bd      	mov	sp, r7
 800b1dc:	bd80      	pop	{r7, pc}
 800b1de:	bf00      	nop
 800b1e0:	20000000 	.word	0x20000000
 800b1e4:	057619f1 	.word	0x057619f1

0800b1e8 <HAL_SPIEx_FlushRxFifo>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPIEx_FlushRxFifo(const SPI_HandleTypeDef *hspi)
{
 800b1e8:	b480      	push	{r7}
 800b1ea:	b085      	sub	sp, #20
 800b1ec:	af00      	add	r7, sp, #0
 800b1ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  uint8_t  count = 0U;
 800b1f0:	2300      	movs	r3, #0
 800b1f2:	73fb      	strb	r3, [r7, #15]
  while ((hspi->Instance->SR & SPI_FLAG_FRLVL) !=  SPI_FRLVL_EMPTY)
 800b1f4:	e00c      	b.n	800b210 <HAL_SPIEx_FlushRxFifo+0x28>
  {
    count++;
 800b1f6:	7bfb      	ldrb	r3, [r7, #15]
 800b1f8:	3301      	adds	r3, #1
 800b1fa:	73fb      	strb	r3, [r7, #15]
    tmpreg = hspi->Instance->DR;
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	681b      	ldr	r3, [r3, #0]
 800b200:	68db      	ldr	r3, [r3, #12]
 800b202:	60bb      	str	r3, [r7, #8]
    UNUSED(tmpreg); /* To avoid GCC warning */
 800b204:	68bb      	ldr	r3, [r7, #8]
    if (count == SPI_FIFO_SIZE)
 800b206:	7bfb      	ldrb	r3, [r7, #15]
 800b208:	2b04      	cmp	r3, #4
 800b20a:	d101      	bne.n	800b210 <HAL_SPIEx_FlushRxFifo+0x28>
    {
      return HAL_TIMEOUT;
 800b20c:	2303      	movs	r3, #3
 800b20e:	e007      	b.n	800b220 <HAL_SPIEx_FlushRxFifo+0x38>
  while ((hspi->Instance->SR & SPI_FLAG_FRLVL) !=  SPI_FRLVL_EMPTY)
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	681b      	ldr	r3, [r3, #0]
 800b214:	689b      	ldr	r3, [r3, #8]
 800b216:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800b21a:	2b00      	cmp	r3, #0
 800b21c:	d1eb      	bne.n	800b1f6 <HAL_SPIEx_FlushRxFifo+0xe>
    }
  }
  return HAL_OK;
 800b21e:	2300      	movs	r3, #0
}
 800b220:	4618      	mov	r0, r3
 800b222:	3714      	adds	r7, #20
 800b224:	46bd      	mov	sp, r7
 800b226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b22a:	4770      	bx	lr

0800b22c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b22c:	b580      	push	{r7, lr}
 800b22e:	b082      	sub	sp, #8
 800b230:	af00      	add	r7, sp, #0
 800b232:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	2b00      	cmp	r3, #0
 800b238:	d101      	bne.n	800b23e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b23a:	2301      	movs	r3, #1
 800b23c:	e049      	b.n	800b2d2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b244:	b2db      	uxtb	r3, r3
 800b246:	2b00      	cmp	r3, #0
 800b248:	d106      	bne.n	800b258 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	2200      	movs	r2, #0
 800b24e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b252:	6878      	ldr	r0, [r7, #4]
 800b254:	f7f6 fc90 	bl	8001b78 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	2202      	movs	r2, #2
 800b25c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	681a      	ldr	r2, [r3, #0]
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	3304      	adds	r3, #4
 800b268:	4619      	mov	r1, r3
 800b26a:	4610      	mov	r0, r2
 800b26c:	f000 fa0e 	bl	800b68c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	2201      	movs	r2, #1
 800b274:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	2201      	movs	r2, #1
 800b27c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	2201      	movs	r2, #1
 800b284:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	2201      	movs	r2, #1
 800b28c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	2201      	movs	r2, #1
 800b294:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	2201      	movs	r2, #1
 800b29c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	2201      	movs	r2, #1
 800b2a4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	2201      	movs	r2, #1
 800b2ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	2201      	movs	r2, #1
 800b2b4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	2201      	movs	r2, #1
 800b2bc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	2201      	movs	r2, #1
 800b2c4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	2201      	movs	r2, #1
 800b2cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b2d0:	2300      	movs	r3, #0
}
 800b2d2:	4618      	mov	r0, r3
 800b2d4:	3708      	adds	r7, #8
 800b2d6:	46bd      	mov	sp, r7
 800b2d8:	bd80      	pop	{r7, pc}
	...

0800b2dc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800b2dc:	b480      	push	{r7}
 800b2de:	b085      	sub	sp, #20
 800b2e0:	af00      	add	r7, sp, #0
 800b2e2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b2ea:	b2db      	uxtb	r3, r3
 800b2ec:	2b01      	cmp	r3, #1
 800b2ee:	d001      	beq.n	800b2f4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800b2f0:	2301      	movs	r3, #1
 800b2f2:	e054      	b.n	800b39e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	2202      	movs	r2, #2
 800b2f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	681b      	ldr	r3, [r3, #0]
 800b300:	68da      	ldr	r2, [r3, #12]
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	681b      	ldr	r3, [r3, #0]
 800b306:	f042 0201 	orr.w	r2, r2, #1
 800b30a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	681b      	ldr	r3, [r3, #0]
 800b310:	4a26      	ldr	r2, [pc, #152]	@ (800b3ac <HAL_TIM_Base_Start_IT+0xd0>)
 800b312:	4293      	cmp	r3, r2
 800b314:	d022      	beq.n	800b35c <HAL_TIM_Base_Start_IT+0x80>
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	681b      	ldr	r3, [r3, #0]
 800b31a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b31e:	d01d      	beq.n	800b35c <HAL_TIM_Base_Start_IT+0x80>
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	681b      	ldr	r3, [r3, #0]
 800b324:	4a22      	ldr	r2, [pc, #136]	@ (800b3b0 <HAL_TIM_Base_Start_IT+0xd4>)
 800b326:	4293      	cmp	r3, r2
 800b328:	d018      	beq.n	800b35c <HAL_TIM_Base_Start_IT+0x80>
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	681b      	ldr	r3, [r3, #0]
 800b32e:	4a21      	ldr	r2, [pc, #132]	@ (800b3b4 <HAL_TIM_Base_Start_IT+0xd8>)
 800b330:	4293      	cmp	r3, r2
 800b332:	d013      	beq.n	800b35c <HAL_TIM_Base_Start_IT+0x80>
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	681b      	ldr	r3, [r3, #0]
 800b338:	4a1f      	ldr	r2, [pc, #124]	@ (800b3b8 <HAL_TIM_Base_Start_IT+0xdc>)
 800b33a:	4293      	cmp	r3, r2
 800b33c:	d00e      	beq.n	800b35c <HAL_TIM_Base_Start_IT+0x80>
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	681b      	ldr	r3, [r3, #0]
 800b342:	4a1e      	ldr	r2, [pc, #120]	@ (800b3bc <HAL_TIM_Base_Start_IT+0xe0>)
 800b344:	4293      	cmp	r3, r2
 800b346:	d009      	beq.n	800b35c <HAL_TIM_Base_Start_IT+0x80>
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	681b      	ldr	r3, [r3, #0]
 800b34c:	4a1c      	ldr	r2, [pc, #112]	@ (800b3c0 <HAL_TIM_Base_Start_IT+0xe4>)
 800b34e:	4293      	cmp	r3, r2
 800b350:	d004      	beq.n	800b35c <HAL_TIM_Base_Start_IT+0x80>
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	681b      	ldr	r3, [r3, #0]
 800b356:	4a1b      	ldr	r2, [pc, #108]	@ (800b3c4 <HAL_TIM_Base_Start_IT+0xe8>)
 800b358:	4293      	cmp	r3, r2
 800b35a:	d115      	bne.n	800b388 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	681b      	ldr	r3, [r3, #0]
 800b360:	689a      	ldr	r2, [r3, #8]
 800b362:	4b19      	ldr	r3, [pc, #100]	@ (800b3c8 <HAL_TIM_Base_Start_IT+0xec>)
 800b364:	4013      	ands	r3, r2
 800b366:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b368:	68fb      	ldr	r3, [r7, #12]
 800b36a:	2b06      	cmp	r3, #6
 800b36c:	d015      	beq.n	800b39a <HAL_TIM_Base_Start_IT+0xbe>
 800b36e:	68fb      	ldr	r3, [r7, #12]
 800b370:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b374:	d011      	beq.n	800b39a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	681b      	ldr	r3, [r3, #0]
 800b37a:	681a      	ldr	r2, [r3, #0]
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	681b      	ldr	r3, [r3, #0]
 800b380:	f042 0201 	orr.w	r2, r2, #1
 800b384:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b386:	e008      	b.n	800b39a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	681b      	ldr	r3, [r3, #0]
 800b38c:	681a      	ldr	r2, [r3, #0]
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	681b      	ldr	r3, [r3, #0]
 800b392:	f042 0201 	orr.w	r2, r2, #1
 800b396:	601a      	str	r2, [r3, #0]
 800b398:	e000      	b.n	800b39c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b39a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800b39c:	2300      	movs	r3, #0
}
 800b39e:	4618      	mov	r0, r3
 800b3a0:	3714      	adds	r7, #20
 800b3a2:	46bd      	mov	sp, r7
 800b3a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3a8:	4770      	bx	lr
 800b3aa:	bf00      	nop
 800b3ac:	40010000 	.word	0x40010000
 800b3b0:	40000400 	.word	0x40000400
 800b3b4:	40000800 	.word	0x40000800
 800b3b8:	40000c00 	.word	0x40000c00
 800b3bc:	40010400 	.word	0x40010400
 800b3c0:	40014000 	.word	0x40014000
 800b3c4:	40001800 	.word	0x40001800
 800b3c8:	00010007 	.word	0x00010007

0800b3cc <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800b3cc:	b480      	push	{r7}
 800b3ce:	b083      	sub	sp, #12
 800b3d0:	af00      	add	r7, sp, #0
 800b3d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	681b      	ldr	r3, [r3, #0]
 800b3d8:	68da      	ldr	r2, [r3, #12]
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	681b      	ldr	r3, [r3, #0]
 800b3de:	f022 0201 	bic.w	r2, r2, #1
 800b3e2:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	681b      	ldr	r3, [r3, #0]
 800b3e8:	6a1a      	ldr	r2, [r3, #32]
 800b3ea:	4b0f      	ldr	r3, [pc, #60]	@ (800b428 <HAL_TIM_Base_Stop_IT+0x5c>)
 800b3ec:	4013      	ands	r3, r2
 800b3ee:	2b00      	cmp	r3, #0
 800b3f0:	d10f      	bne.n	800b412 <HAL_TIM_Base_Stop_IT+0x46>
 800b3f2:	687b      	ldr	r3, [r7, #4]
 800b3f4:	681b      	ldr	r3, [r3, #0]
 800b3f6:	6a1a      	ldr	r2, [r3, #32]
 800b3f8:	f240 4344 	movw	r3, #1092	@ 0x444
 800b3fc:	4013      	ands	r3, r2
 800b3fe:	2b00      	cmp	r3, #0
 800b400:	d107      	bne.n	800b412 <HAL_TIM_Base_Stop_IT+0x46>
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	681b      	ldr	r3, [r3, #0]
 800b406:	681a      	ldr	r2, [r3, #0]
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	681b      	ldr	r3, [r3, #0]
 800b40c:	f022 0201 	bic.w	r2, r2, #1
 800b410:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	2201      	movs	r2, #1
 800b416:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800b41a:	2300      	movs	r3, #0
}
 800b41c:	4618      	mov	r0, r3
 800b41e:	370c      	adds	r7, #12
 800b420:	46bd      	mov	sp, r7
 800b422:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b426:	4770      	bx	lr
 800b428:	00111111 	.word	0x00111111

0800b42c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800b42c:	b580      	push	{r7, lr}
 800b42e:	b084      	sub	sp, #16
 800b430:	af00      	add	r7, sp, #0
 800b432:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	681b      	ldr	r3, [r3, #0]
 800b438:	68db      	ldr	r3, [r3, #12]
 800b43a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	681b      	ldr	r3, [r3, #0]
 800b440:	691b      	ldr	r3, [r3, #16]
 800b442:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800b444:	68bb      	ldr	r3, [r7, #8]
 800b446:	f003 0302 	and.w	r3, r3, #2
 800b44a:	2b00      	cmp	r3, #0
 800b44c:	d020      	beq.n	800b490 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800b44e:	68fb      	ldr	r3, [r7, #12]
 800b450:	f003 0302 	and.w	r3, r3, #2
 800b454:	2b00      	cmp	r3, #0
 800b456:	d01b      	beq.n	800b490 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	681b      	ldr	r3, [r3, #0]
 800b45c:	f06f 0202 	mvn.w	r2, #2
 800b460:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	2201      	movs	r2, #1
 800b466:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	681b      	ldr	r3, [r3, #0]
 800b46c:	699b      	ldr	r3, [r3, #24]
 800b46e:	f003 0303 	and.w	r3, r3, #3
 800b472:	2b00      	cmp	r3, #0
 800b474:	d003      	beq.n	800b47e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800b476:	6878      	ldr	r0, [r7, #4]
 800b478:	f000 f8e9 	bl	800b64e <HAL_TIM_IC_CaptureCallback>
 800b47c:	e005      	b.n	800b48a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800b47e:	6878      	ldr	r0, [r7, #4]
 800b480:	f000 f8db 	bl	800b63a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b484:	6878      	ldr	r0, [r7, #4]
 800b486:	f000 f8ec 	bl	800b662 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	2200      	movs	r2, #0
 800b48e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800b490:	68bb      	ldr	r3, [r7, #8]
 800b492:	f003 0304 	and.w	r3, r3, #4
 800b496:	2b00      	cmp	r3, #0
 800b498:	d020      	beq.n	800b4dc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800b49a:	68fb      	ldr	r3, [r7, #12]
 800b49c:	f003 0304 	and.w	r3, r3, #4
 800b4a0:	2b00      	cmp	r3, #0
 800b4a2:	d01b      	beq.n	800b4dc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	681b      	ldr	r3, [r3, #0]
 800b4a8:	f06f 0204 	mvn.w	r2, #4
 800b4ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	2202      	movs	r2, #2
 800b4b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	681b      	ldr	r3, [r3, #0]
 800b4b8:	699b      	ldr	r3, [r3, #24]
 800b4ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b4be:	2b00      	cmp	r3, #0
 800b4c0:	d003      	beq.n	800b4ca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b4c2:	6878      	ldr	r0, [r7, #4]
 800b4c4:	f000 f8c3 	bl	800b64e <HAL_TIM_IC_CaptureCallback>
 800b4c8:	e005      	b.n	800b4d6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b4ca:	6878      	ldr	r0, [r7, #4]
 800b4cc:	f000 f8b5 	bl	800b63a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b4d0:	6878      	ldr	r0, [r7, #4]
 800b4d2:	f000 f8c6 	bl	800b662 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	2200      	movs	r2, #0
 800b4da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800b4dc:	68bb      	ldr	r3, [r7, #8]
 800b4de:	f003 0308 	and.w	r3, r3, #8
 800b4e2:	2b00      	cmp	r3, #0
 800b4e4:	d020      	beq.n	800b528 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800b4e6:	68fb      	ldr	r3, [r7, #12]
 800b4e8:	f003 0308 	and.w	r3, r3, #8
 800b4ec:	2b00      	cmp	r3, #0
 800b4ee:	d01b      	beq.n	800b528 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	681b      	ldr	r3, [r3, #0]
 800b4f4:	f06f 0208 	mvn.w	r2, #8
 800b4f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	2204      	movs	r2, #4
 800b4fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	681b      	ldr	r3, [r3, #0]
 800b504:	69db      	ldr	r3, [r3, #28]
 800b506:	f003 0303 	and.w	r3, r3, #3
 800b50a:	2b00      	cmp	r3, #0
 800b50c:	d003      	beq.n	800b516 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b50e:	6878      	ldr	r0, [r7, #4]
 800b510:	f000 f89d 	bl	800b64e <HAL_TIM_IC_CaptureCallback>
 800b514:	e005      	b.n	800b522 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b516:	6878      	ldr	r0, [r7, #4]
 800b518:	f000 f88f 	bl	800b63a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b51c:	6878      	ldr	r0, [r7, #4]
 800b51e:	f000 f8a0 	bl	800b662 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	2200      	movs	r2, #0
 800b526:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800b528:	68bb      	ldr	r3, [r7, #8]
 800b52a:	f003 0310 	and.w	r3, r3, #16
 800b52e:	2b00      	cmp	r3, #0
 800b530:	d020      	beq.n	800b574 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800b532:	68fb      	ldr	r3, [r7, #12]
 800b534:	f003 0310 	and.w	r3, r3, #16
 800b538:	2b00      	cmp	r3, #0
 800b53a:	d01b      	beq.n	800b574 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	681b      	ldr	r3, [r3, #0]
 800b540:	f06f 0210 	mvn.w	r2, #16
 800b544:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	2208      	movs	r2, #8
 800b54a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	681b      	ldr	r3, [r3, #0]
 800b550:	69db      	ldr	r3, [r3, #28]
 800b552:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b556:	2b00      	cmp	r3, #0
 800b558:	d003      	beq.n	800b562 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b55a:	6878      	ldr	r0, [r7, #4]
 800b55c:	f000 f877 	bl	800b64e <HAL_TIM_IC_CaptureCallback>
 800b560:	e005      	b.n	800b56e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b562:	6878      	ldr	r0, [r7, #4]
 800b564:	f000 f869 	bl	800b63a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b568:	6878      	ldr	r0, [r7, #4]
 800b56a:	f000 f87a 	bl	800b662 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	2200      	movs	r2, #0
 800b572:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800b574:	68bb      	ldr	r3, [r7, #8]
 800b576:	f003 0301 	and.w	r3, r3, #1
 800b57a:	2b00      	cmp	r3, #0
 800b57c:	d00c      	beq.n	800b598 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800b57e:	68fb      	ldr	r3, [r7, #12]
 800b580:	f003 0301 	and.w	r3, r3, #1
 800b584:	2b00      	cmp	r3, #0
 800b586:	d007      	beq.n	800b598 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	681b      	ldr	r3, [r3, #0]
 800b58c:	f06f 0201 	mvn.w	r2, #1
 800b590:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800b592:	6878      	ldr	r0, [r7, #4]
 800b594:	f7f5 fee2 	bl	800135c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800b598:	68bb      	ldr	r3, [r7, #8]
 800b59a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b59e:	2b00      	cmp	r3, #0
 800b5a0:	d104      	bne.n	800b5ac <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800b5a2:	68bb      	ldr	r3, [r7, #8]
 800b5a4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800b5a8:	2b00      	cmp	r3, #0
 800b5aa:	d00c      	beq.n	800b5c6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800b5ac:	68fb      	ldr	r3, [r7, #12]
 800b5ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b5b2:	2b00      	cmp	r3, #0
 800b5b4:	d007      	beq.n	800b5c6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	681b      	ldr	r3, [r3, #0]
 800b5ba:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800b5be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800b5c0:	6878      	ldr	r0, [r7, #4]
 800b5c2:	f000 f9a1 	bl	800b908 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800b5c6:	68bb      	ldr	r3, [r7, #8]
 800b5c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b5cc:	2b00      	cmp	r3, #0
 800b5ce:	d00c      	beq.n	800b5ea <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800b5d0:	68fb      	ldr	r3, [r7, #12]
 800b5d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b5d6:	2b00      	cmp	r3, #0
 800b5d8:	d007      	beq.n	800b5ea <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	681b      	ldr	r3, [r3, #0]
 800b5de:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800b5e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800b5e4:	6878      	ldr	r0, [r7, #4]
 800b5e6:	f000 f999 	bl	800b91c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800b5ea:	68bb      	ldr	r3, [r7, #8]
 800b5ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b5f0:	2b00      	cmp	r3, #0
 800b5f2:	d00c      	beq.n	800b60e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800b5f4:	68fb      	ldr	r3, [r7, #12]
 800b5f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b5fa:	2b00      	cmp	r3, #0
 800b5fc:	d007      	beq.n	800b60e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	681b      	ldr	r3, [r3, #0]
 800b602:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800b606:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800b608:	6878      	ldr	r0, [r7, #4]
 800b60a:	f000 f834 	bl	800b676 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800b60e:	68bb      	ldr	r3, [r7, #8]
 800b610:	f003 0320 	and.w	r3, r3, #32
 800b614:	2b00      	cmp	r3, #0
 800b616:	d00c      	beq.n	800b632 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800b618:	68fb      	ldr	r3, [r7, #12]
 800b61a:	f003 0320 	and.w	r3, r3, #32
 800b61e:	2b00      	cmp	r3, #0
 800b620:	d007      	beq.n	800b632 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	681b      	ldr	r3, [r3, #0]
 800b626:	f06f 0220 	mvn.w	r2, #32
 800b62a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800b62c:	6878      	ldr	r0, [r7, #4]
 800b62e:	f000 f961 	bl	800b8f4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800b632:	bf00      	nop
 800b634:	3710      	adds	r7, #16
 800b636:	46bd      	mov	sp, r7
 800b638:	bd80      	pop	{r7, pc}

0800b63a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b63a:	b480      	push	{r7}
 800b63c:	b083      	sub	sp, #12
 800b63e:	af00      	add	r7, sp, #0
 800b640:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800b642:	bf00      	nop
 800b644:	370c      	adds	r7, #12
 800b646:	46bd      	mov	sp, r7
 800b648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b64c:	4770      	bx	lr

0800b64e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800b64e:	b480      	push	{r7}
 800b650:	b083      	sub	sp, #12
 800b652:	af00      	add	r7, sp, #0
 800b654:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800b656:	bf00      	nop
 800b658:	370c      	adds	r7, #12
 800b65a:	46bd      	mov	sp, r7
 800b65c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b660:	4770      	bx	lr

0800b662 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800b662:	b480      	push	{r7}
 800b664:	b083      	sub	sp, #12
 800b666:	af00      	add	r7, sp, #0
 800b668:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800b66a:	bf00      	nop
 800b66c:	370c      	adds	r7, #12
 800b66e:	46bd      	mov	sp, r7
 800b670:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b674:	4770      	bx	lr

0800b676 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b676:	b480      	push	{r7}
 800b678:	b083      	sub	sp, #12
 800b67a:	af00      	add	r7, sp, #0
 800b67c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b67e:	bf00      	nop
 800b680:	370c      	adds	r7, #12
 800b682:	46bd      	mov	sp, r7
 800b684:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b688:	4770      	bx	lr
	...

0800b68c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800b68c:	b480      	push	{r7}
 800b68e:	b085      	sub	sp, #20
 800b690:	af00      	add	r7, sp, #0
 800b692:	6078      	str	r0, [r7, #4]
 800b694:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	681b      	ldr	r3, [r3, #0]
 800b69a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	4a43      	ldr	r2, [pc, #268]	@ (800b7ac <TIM_Base_SetConfig+0x120>)
 800b6a0:	4293      	cmp	r3, r2
 800b6a2:	d013      	beq.n	800b6cc <TIM_Base_SetConfig+0x40>
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b6aa:	d00f      	beq.n	800b6cc <TIM_Base_SetConfig+0x40>
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	4a40      	ldr	r2, [pc, #256]	@ (800b7b0 <TIM_Base_SetConfig+0x124>)
 800b6b0:	4293      	cmp	r3, r2
 800b6b2:	d00b      	beq.n	800b6cc <TIM_Base_SetConfig+0x40>
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	4a3f      	ldr	r2, [pc, #252]	@ (800b7b4 <TIM_Base_SetConfig+0x128>)
 800b6b8:	4293      	cmp	r3, r2
 800b6ba:	d007      	beq.n	800b6cc <TIM_Base_SetConfig+0x40>
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	4a3e      	ldr	r2, [pc, #248]	@ (800b7b8 <TIM_Base_SetConfig+0x12c>)
 800b6c0:	4293      	cmp	r3, r2
 800b6c2:	d003      	beq.n	800b6cc <TIM_Base_SetConfig+0x40>
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	4a3d      	ldr	r2, [pc, #244]	@ (800b7bc <TIM_Base_SetConfig+0x130>)
 800b6c8:	4293      	cmp	r3, r2
 800b6ca:	d108      	bne.n	800b6de <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b6cc:	68fb      	ldr	r3, [r7, #12]
 800b6ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b6d2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b6d4:	683b      	ldr	r3, [r7, #0]
 800b6d6:	685b      	ldr	r3, [r3, #4]
 800b6d8:	68fa      	ldr	r2, [r7, #12]
 800b6da:	4313      	orrs	r3, r2
 800b6dc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	4a32      	ldr	r2, [pc, #200]	@ (800b7ac <TIM_Base_SetConfig+0x120>)
 800b6e2:	4293      	cmp	r3, r2
 800b6e4:	d02b      	beq.n	800b73e <TIM_Base_SetConfig+0xb2>
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b6ec:	d027      	beq.n	800b73e <TIM_Base_SetConfig+0xb2>
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	4a2f      	ldr	r2, [pc, #188]	@ (800b7b0 <TIM_Base_SetConfig+0x124>)
 800b6f2:	4293      	cmp	r3, r2
 800b6f4:	d023      	beq.n	800b73e <TIM_Base_SetConfig+0xb2>
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	4a2e      	ldr	r2, [pc, #184]	@ (800b7b4 <TIM_Base_SetConfig+0x128>)
 800b6fa:	4293      	cmp	r3, r2
 800b6fc:	d01f      	beq.n	800b73e <TIM_Base_SetConfig+0xb2>
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	4a2d      	ldr	r2, [pc, #180]	@ (800b7b8 <TIM_Base_SetConfig+0x12c>)
 800b702:	4293      	cmp	r3, r2
 800b704:	d01b      	beq.n	800b73e <TIM_Base_SetConfig+0xb2>
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	4a2c      	ldr	r2, [pc, #176]	@ (800b7bc <TIM_Base_SetConfig+0x130>)
 800b70a:	4293      	cmp	r3, r2
 800b70c:	d017      	beq.n	800b73e <TIM_Base_SetConfig+0xb2>
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	4a2b      	ldr	r2, [pc, #172]	@ (800b7c0 <TIM_Base_SetConfig+0x134>)
 800b712:	4293      	cmp	r3, r2
 800b714:	d013      	beq.n	800b73e <TIM_Base_SetConfig+0xb2>
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	4a2a      	ldr	r2, [pc, #168]	@ (800b7c4 <TIM_Base_SetConfig+0x138>)
 800b71a:	4293      	cmp	r3, r2
 800b71c:	d00f      	beq.n	800b73e <TIM_Base_SetConfig+0xb2>
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	4a29      	ldr	r2, [pc, #164]	@ (800b7c8 <TIM_Base_SetConfig+0x13c>)
 800b722:	4293      	cmp	r3, r2
 800b724:	d00b      	beq.n	800b73e <TIM_Base_SetConfig+0xb2>
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	4a28      	ldr	r2, [pc, #160]	@ (800b7cc <TIM_Base_SetConfig+0x140>)
 800b72a:	4293      	cmp	r3, r2
 800b72c:	d007      	beq.n	800b73e <TIM_Base_SetConfig+0xb2>
 800b72e:	687b      	ldr	r3, [r7, #4]
 800b730:	4a27      	ldr	r2, [pc, #156]	@ (800b7d0 <TIM_Base_SetConfig+0x144>)
 800b732:	4293      	cmp	r3, r2
 800b734:	d003      	beq.n	800b73e <TIM_Base_SetConfig+0xb2>
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	4a26      	ldr	r2, [pc, #152]	@ (800b7d4 <TIM_Base_SetConfig+0x148>)
 800b73a:	4293      	cmp	r3, r2
 800b73c:	d108      	bne.n	800b750 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b73e:	68fb      	ldr	r3, [r7, #12]
 800b740:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b744:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b746:	683b      	ldr	r3, [r7, #0]
 800b748:	68db      	ldr	r3, [r3, #12]
 800b74a:	68fa      	ldr	r2, [r7, #12]
 800b74c:	4313      	orrs	r3, r2
 800b74e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b750:	68fb      	ldr	r3, [r7, #12]
 800b752:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800b756:	683b      	ldr	r3, [r7, #0]
 800b758:	695b      	ldr	r3, [r3, #20]
 800b75a:	4313      	orrs	r3, r2
 800b75c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b75e:	683b      	ldr	r3, [r7, #0]
 800b760:	689a      	ldr	r2, [r3, #8]
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b766:	683b      	ldr	r3, [r7, #0]
 800b768:	681a      	ldr	r2, [r3, #0]
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	4a0e      	ldr	r2, [pc, #56]	@ (800b7ac <TIM_Base_SetConfig+0x120>)
 800b772:	4293      	cmp	r3, r2
 800b774:	d003      	beq.n	800b77e <TIM_Base_SetConfig+0xf2>
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	4a10      	ldr	r2, [pc, #64]	@ (800b7bc <TIM_Base_SetConfig+0x130>)
 800b77a:	4293      	cmp	r3, r2
 800b77c:	d103      	bne.n	800b786 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b77e:	683b      	ldr	r3, [r7, #0]
 800b780:	691a      	ldr	r2, [r3, #16]
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	681b      	ldr	r3, [r3, #0]
 800b78a:	f043 0204 	orr.w	r2, r3, #4
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	2201      	movs	r2, #1
 800b796:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	68fa      	ldr	r2, [r7, #12]
 800b79c:	601a      	str	r2, [r3, #0]
}
 800b79e:	bf00      	nop
 800b7a0:	3714      	adds	r7, #20
 800b7a2:	46bd      	mov	sp, r7
 800b7a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7a8:	4770      	bx	lr
 800b7aa:	bf00      	nop
 800b7ac:	40010000 	.word	0x40010000
 800b7b0:	40000400 	.word	0x40000400
 800b7b4:	40000800 	.word	0x40000800
 800b7b8:	40000c00 	.word	0x40000c00
 800b7bc:	40010400 	.word	0x40010400
 800b7c0:	40014000 	.word	0x40014000
 800b7c4:	40014400 	.word	0x40014400
 800b7c8:	40014800 	.word	0x40014800
 800b7cc:	40001800 	.word	0x40001800
 800b7d0:	40001c00 	.word	0x40001c00
 800b7d4:	40002000 	.word	0x40002000

0800b7d8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b7d8:	b480      	push	{r7}
 800b7da:	b085      	sub	sp, #20
 800b7dc:	af00      	add	r7, sp, #0
 800b7de:	6078      	str	r0, [r7, #4]
 800b7e0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b7e8:	2b01      	cmp	r3, #1
 800b7ea:	d101      	bne.n	800b7f0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b7ec:	2302      	movs	r3, #2
 800b7ee:	e06d      	b.n	800b8cc <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	2201      	movs	r2, #1
 800b7f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	2202      	movs	r2, #2
 800b7fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	681b      	ldr	r3, [r3, #0]
 800b804:	685b      	ldr	r3, [r3, #4]
 800b806:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	681b      	ldr	r3, [r3, #0]
 800b80c:	689b      	ldr	r3, [r3, #8]
 800b80e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	681b      	ldr	r3, [r3, #0]
 800b814:	4a30      	ldr	r2, [pc, #192]	@ (800b8d8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800b816:	4293      	cmp	r3, r2
 800b818:	d004      	beq.n	800b824 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800b81a:	687b      	ldr	r3, [r7, #4]
 800b81c:	681b      	ldr	r3, [r3, #0]
 800b81e:	4a2f      	ldr	r2, [pc, #188]	@ (800b8dc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800b820:	4293      	cmp	r3, r2
 800b822:	d108      	bne.n	800b836 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b824:	68fb      	ldr	r3, [r7, #12]
 800b826:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800b82a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b82c:	683b      	ldr	r3, [r7, #0]
 800b82e:	685b      	ldr	r3, [r3, #4]
 800b830:	68fa      	ldr	r2, [r7, #12]
 800b832:	4313      	orrs	r3, r2
 800b834:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b836:	68fb      	ldr	r3, [r7, #12]
 800b838:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b83c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b83e:	683b      	ldr	r3, [r7, #0]
 800b840:	681b      	ldr	r3, [r3, #0]
 800b842:	68fa      	ldr	r2, [r7, #12]
 800b844:	4313      	orrs	r3, r2
 800b846:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	681b      	ldr	r3, [r3, #0]
 800b84c:	68fa      	ldr	r2, [r7, #12]
 800b84e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	681b      	ldr	r3, [r3, #0]
 800b854:	4a20      	ldr	r2, [pc, #128]	@ (800b8d8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800b856:	4293      	cmp	r3, r2
 800b858:	d022      	beq.n	800b8a0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	681b      	ldr	r3, [r3, #0]
 800b85e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b862:	d01d      	beq.n	800b8a0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	681b      	ldr	r3, [r3, #0]
 800b868:	4a1d      	ldr	r2, [pc, #116]	@ (800b8e0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800b86a:	4293      	cmp	r3, r2
 800b86c:	d018      	beq.n	800b8a0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	681b      	ldr	r3, [r3, #0]
 800b872:	4a1c      	ldr	r2, [pc, #112]	@ (800b8e4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800b874:	4293      	cmp	r3, r2
 800b876:	d013      	beq.n	800b8a0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	681b      	ldr	r3, [r3, #0]
 800b87c:	4a1a      	ldr	r2, [pc, #104]	@ (800b8e8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800b87e:	4293      	cmp	r3, r2
 800b880:	d00e      	beq.n	800b8a0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	681b      	ldr	r3, [r3, #0]
 800b886:	4a15      	ldr	r2, [pc, #84]	@ (800b8dc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800b888:	4293      	cmp	r3, r2
 800b88a:	d009      	beq.n	800b8a0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	681b      	ldr	r3, [r3, #0]
 800b890:	4a16      	ldr	r2, [pc, #88]	@ (800b8ec <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800b892:	4293      	cmp	r3, r2
 800b894:	d004      	beq.n	800b8a0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	681b      	ldr	r3, [r3, #0]
 800b89a:	4a15      	ldr	r2, [pc, #84]	@ (800b8f0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800b89c:	4293      	cmp	r3, r2
 800b89e:	d10c      	bne.n	800b8ba <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b8a0:	68bb      	ldr	r3, [r7, #8]
 800b8a2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b8a6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b8a8:	683b      	ldr	r3, [r7, #0]
 800b8aa:	689b      	ldr	r3, [r3, #8]
 800b8ac:	68ba      	ldr	r2, [r7, #8]
 800b8ae:	4313      	orrs	r3, r2
 800b8b0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	681b      	ldr	r3, [r3, #0]
 800b8b6:	68ba      	ldr	r2, [r7, #8]
 800b8b8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b8ba:	687b      	ldr	r3, [r7, #4]
 800b8bc:	2201      	movs	r2, #1
 800b8be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	2200      	movs	r2, #0
 800b8c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b8ca:	2300      	movs	r3, #0
}
 800b8cc:	4618      	mov	r0, r3
 800b8ce:	3714      	adds	r7, #20
 800b8d0:	46bd      	mov	sp, r7
 800b8d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8d6:	4770      	bx	lr
 800b8d8:	40010000 	.word	0x40010000
 800b8dc:	40010400 	.word	0x40010400
 800b8e0:	40000400 	.word	0x40000400
 800b8e4:	40000800 	.word	0x40000800
 800b8e8:	40000c00 	.word	0x40000c00
 800b8ec:	40014000 	.word	0x40014000
 800b8f0:	40001800 	.word	0x40001800

0800b8f4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b8f4:	b480      	push	{r7}
 800b8f6:	b083      	sub	sp, #12
 800b8f8:	af00      	add	r7, sp, #0
 800b8fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b8fc:	bf00      	nop
 800b8fe:	370c      	adds	r7, #12
 800b900:	46bd      	mov	sp, r7
 800b902:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b906:	4770      	bx	lr

0800b908 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b908:	b480      	push	{r7}
 800b90a:	b083      	sub	sp, #12
 800b90c:	af00      	add	r7, sp, #0
 800b90e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b910:	bf00      	nop
 800b912:	370c      	adds	r7, #12
 800b914:	46bd      	mov	sp, r7
 800b916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b91a:	4770      	bx	lr

0800b91c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800b91c:	b480      	push	{r7}
 800b91e:	b083      	sub	sp, #12
 800b920:	af00      	add	r7, sp, #0
 800b922:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800b924:	bf00      	nop
 800b926:	370c      	adds	r7, #12
 800b928:	46bd      	mov	sp, r7
 800b92a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b92e:	4770      	bx	lr

0800b930 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b930:	b580      	push	{r7, lr}
 800b932:	b082      	sub	sp, #8
 800b934:	af00      	add	r7, sp, #0
 800b936:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	2b00      	cmp	r3, #0
 800b93c:	d101      	bne.n	800b942 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b93e:	2301      	movs	r3, #1
 800b940:	e040      	b.n	800b9c4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b946:	2b00      	cmp	r3, #0
 800b948:	d106      	bne.n	800b958 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	2200      	movs	r2, #0
 800b94e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b952:	6878      	ldr	r0, [r7, #4]
 800b954:	f7f6 f936 	bl	8001bc4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	2224      	movs	r2, #36	@ 0x24
 800b95c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	681b      	ldr	r3, [r3, #0]
 800b962:	681a      	ldr	r2, [r3, #0]
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	681b      	ldr	r3, [r3, #0]
 800b968:	f022 0201 	bic.w	r2, r2, #1
 800b96c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b972:	2b00      	cmp	r3, #0
 800b974:	d002      	beq.n	800b97c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800b976:	6878      	ldr	r0, [r7, #4]
 800b978:	f001 f888 	bl	800ca8c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b97c:	6878      	ldr	r0, [r7, #4]
 800b97e:	f000 fe21 	bl	800c5c4 <UART_SetConfig>
 800b982:	4603      	mov	r3, r0
 800b984:	2b01      	cmp	r3, #1
 800b986:	d101      	bne.n	800b98c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800b988:	2301      	movs	r3, #1
 800b98a:	e01b      	b.n	800b9c4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	681b      	ldr	r3, [r3, #0]
 800b990:	685a      	ldr	r2, [r3, #4]
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	681b      	ldr	r3, [r3, #0]
 800b996:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800b99a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	681b      	ldr	r3, [r3, #0]
 800b9a0:	689a      	ldr	r2, [r3, #8]
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	681b      	ldr	r3, [r3, #0]
 800b9a6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800b9aa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	681b      	ldr	r3, [r3, #0]
 800b9b0:	681a      	ldr	r2, [r3, #0]
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	681b      	ldr	r3, [r3, #0]
 800b9b6:	f042 0201 	orr.w	r2, r2, #1
 800b9ba:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800b9bc:	6878      	ldr	r0, [r7, #4]
 800b9be:	f001 f907 	bl	800cbd0 <UART_CheckIdleState>
 800b9c2:	4603      	mov	r3, r0
}
 800b9c4:	4618      	mov	r0, r3
 800b9c6:	3708      	adds	r7, #8
 800b9c8:	46bd      	mov	sp, r7
 800b9ca:	bd80      	pop	{r7, pc}

0800b9cc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b9cc:	b580      	push	{r7, lr}
 800b9ce:	b08a      	sub	sp, #40	@ 0x28
 800b9d0:	af02      	add	r7, sp, #8
 800b9d2:	60f8      	str	r0, [r7, #12]
 800b9d4:	60b9      	str	r1, [r7, #8]
 800b9d6:	603b      	str	r3, [r7, #0]
 800b9d8:	4613      	mov	r3, r2
 800b9da:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800b9dc:	68fb      	ldr	r3, [r7, #12]
 800b9de:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b9e0:	2b20      	cmp	r3, #32
 800b9e2:	d177      	bne.n	800bad4 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800b9e4:	68bb      	ldr	r3, [r7, #8]
 800b9e6:	2b00      	cmp	r3, #0
 800b9e8:	d002      	beq.n	800b9f0 <HAL_UART_Transmit+0x24>
 800b9ea:	88fb      	ldrh	r3, [r7, #6]
 800b9ec:	2b00      	cmp	r3, #0
 800b9ee:	d101      	bne.n	800b9f4 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800b9f0:	2301      	movs	r3, #1
 800b9f2:	e070      	b.n	800bad6 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b9f4:	68fb      	ldr	r3, [r7, #12]
 800b9f6:	2200      	movs	r2, #0
 800b9f8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b9fc:	68fb      	ldr	r3, [r7, #12]
 800b9fe:	2221      	movs	r2, #33	@ 0x21
 800ba00:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800ba02:	f7f6 fec5 	bl	8002790 <HAL_GetTick>
 800ba06:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800ba08:	68fb      	ldr	r3, [r7, #12]
 800ba0a:	88fa      	ldrh	r2, [r7, #6]
 800ba0c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800ba10:	68fb      	ldr	r3, [r7, #12]
 800ba12:	88fa      	ldrh	r2, [r7, #6]
 800ba14:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ba18:	68fb      	ldr	r3, [r7, #12]
 800ba1a:	689b      	ldr	r3, [r3, #8]
 800ba1c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ba20:	d108      	bne.n	800ba34 <HAL_UART_Transmit+0x68>
 800ba22:	68fb      	ldr	r3, [r7, #12]
 800ba24:	691b      	ldr	r3, [r3, #16]
 800ba26:	2b00      	cmp	r3, #0
 800ba28:	d104      	bne.n	800ba34 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800ba2a:	2300      	movs	r3, #0
 800ba2c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800ba2e:	68bb      	ldr	r3, [r7, #8]
 800ba30:	61bb      	str	r3, [r7, #24]
 800ba32:	e003      	b.n	800ba3c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800ba34:	68bb      	ldr	r3, [r7, #8]
 800ba36:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800ba38:	2300      	movs	r3, #0
 800ba3a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800ba3c:	e02f      	b.n	800ba9e <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800ba3e:	683b      	ldr	r3, [r7, #0]
 800ba40:	9300      	str	r3, [sp, #0]
 800ba42:	697b      	ldr	r3, [r7, #20]
 800ba44:	2200      	movs	r2, #0
 800ba46:	2180      	movs	r1, #128	@ 0x80
 800ba48:	68f8      	ldr	r0, [r7, #12]
 800ba4a:	f001 f918 	bl	800cc7e <UART_WaitOnFlagUntilTimeout>
 800ba4e:	4603      	mov	r3, r0
 800ba50:	2b00      	cmp	r3, #0
 800ba52:	d004      	beq.n	800ba5e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800ba54:	68fb      	ldr	r3, [r7, #12]
 800ba56:	2220      	movs	r2, #32
 800ba58:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800ba5a:	2303      	movs	r3, #3
 800ba5c:	e03b      	b.n	800bad6 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800ba5e:	69fb      	ldr	r3, [r7, #28]
 800ba60:	2b00      	cmp	r3, #0
 800ba62:	d10b      	bne.n	800ba7c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800ba64:	69bb      	ldr	r3, [r7, #24]
 800ba66:	881b      	ldrh	r3, [r3, #0]
 800ba68:	461a      	mov	r2, r3
 800ba6a:	68fb      	ldr	r3, [r7, #12]
 800ba6c:	681b      	ldr	r3, [r3, #0]
 800ba6e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ba72:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800ba74:	69bb      	ldr	r3, [r7, #24]
 800ba76:	3302      	adds	r3, #2
 800ba78:	61bb      	str	r3, [r7, #24]
 800ba7a:	e007      	b.n	800ba8c <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800ba7c:	69fb      	ldr	r3, [r7, #28]
 800ba7e:	781a      	ldrb	r2, [r3, #0]
 800ba80:	68fb      	ldr	r3, [r7, #12]
 800ba82:	681b      	ldr	r3, [r3, #0]
 800ba84:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800ba86:	69fb      	ldr	r3, [r7, #28]
 800ba88:	3301      	adds	r3, #1
 800ba8a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800ba8c:	68fb      	ldr	r3, [r7, #12]
 800ba8e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800ba92:	b29b      	uxth	r3, r3
 800ba94:	3b01      	subs	r3, #1
 800ba96:	b29a      	uxth	r2, r3
 800ba98:	68fb      	ldr	r3, [r7, #12]
 800ba9a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800ba9e:	68fb      	ldr	r3, [r7, #12]
 800baa0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800baa4:	b29b      	uxth	r3, r3
 800baa6:	2b00      	cmp	r3, #0
 800baa8:	d1c9      	bne.n	800ba3e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800baaa:	683b      	ldr	r3, [r7, #0]
 800baac:	9300      	str	r3, [sp, #0]
 800baae:	697b      	ldr	r3, [r7, #20]
 800bab0:	2200      	movs	r2, #0
 800bab2:	2140      	movs	r1, #64	@ 0x40
 800bab4:	68f8      	ldr	r0, [r7, #12]
 800bab6:	f001 f8e2 	bl	800cc7e <UART_WaitOnFlagUntilTimeout>
 800baba:	4603      	mov	r3, r0
 800babc:	2b00      	cmp	r3, #0
 800babe:	d004      	beq.n	800baca <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 800bac0:	68fb      	ldr	r3, [r7, #12]
 800bac2:	2220      	movs	r2, #32
 800bac4:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800bac6:	2303      	movs	r3, #3
 800bac8:	e005      	b.n	800bad6 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800baca:	68fb      	ldr	r3, [r7, #12]
 800bacc:	2220      	movs	r2, #32
 800bace:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800bad0:	2300      	movs	r3, #0
 800bad2:	e000      	b.n	800bad6 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800bad4:	2302      	movs	r3, #2
  }
}
 800bad6:	4618      	mov	r0, r3
 800bad8:	3720      	adds	r7, #32
 800bada:	46bd      	mov	sp, r7
 800badc:	bd80      	pop	{r7, pc}
	...

0800bae0 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800bae0:	b480      	push	{r7}
 800bae2:	b08b      	sub	sp, #44	@ 0x2c
 800bae4:	af00      	add	r7, sp, #0
 800bae6:	60f8      	str	r0, [r7, #12]
 800bae8:	60b9      	str	r1, [r7, #8]
 800baea:	4613      	mov	r3, r2
 800baec:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800baee:	68fb      	ldr	r3, [r7, #12]
 800baf0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800baf2:	2b20      	cmp	r3, #32
 800baf4:	d147      	bne.n	800bb86 <HAL_UART_Transmit_IT+0xa6>
  {
    if ((pData == NULL) || (Size == 0U))
 800baf6:	68bb      	ldr	r3, [r7, #8]
 800baf8:	2b00      	cmp	r3, #0
 800bafa:	d002      	beq.n	800bb02 <HAL_UART_Transmit_IT+0x22>
 800bafc:	88fb      	ldrh	r3, [r7, #6]
 800bafe:	2b00      	cmp	r3, #0
 800bb00:	d101      	bne.n	800bb06 <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 800bb02:	2301      	movs	r3, #1
 800bb04:	e040      	b.n	800bb88 <HAL_UART_Transmit_IT+0xa8>
    }

    huart->pTxBuffPtr  = pData;
 800bb06:	68fb      	ldr	r3, [r7, #12]
 800bb08:	68ba      	ldr	r2, [r7, #8]
 800bb0a:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 800bb0c:	68fb      	ldr	r3, [r7, #12]
 800bb0e:	88fa      	ldrh	r2, [r7, #6]
 800bb10:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800bb14:	68fb      	ldr	r3, [r7, #12]
 800bb16:	88fa      	ldrh	r2, [r7, #6]
 800bb18:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    huart->TxISR       = NULL;
 800bb1c:	68fb      	ldr	r3, [r7, #12]
 800bb1e:	2200      	movs	r2, #0
 800bb20:	66da      	str	r2, [r3, #108]	@ 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bb22:	68fb      	ldr	r3, [r7, #12]
 800bb24:	2200      	movs	r2, #0
 800bb26:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800bb2a:	68fb      	ldr	r3, [r7, #12]
 800bb2c:	2221      	movs	r2, #33	@ 0x21
 800bb2e:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800bb30:	68fb      	ldr	r3, [r7, #12]
 800bb32:	689b      	ldr	r3, [r3, #8]
 800bb34:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bb38:	d107      	bne.n	800bb4a <HAL_UART_Transmit_IT+0x6a>
 800bb3a:	68fb      	ldr	r3, [r7, #12]
 800bb3c:	691b      	ldr	r3, [r3, #16]
 800bb3e:	2b00      	cmp	r3, #0
 800bb40:	d103      	bne.n	800bb4a <HAL_UART_Transmit_IT+0x6a>
    {
      huart->TxISR = UART_TxISR_16BIT;
 800bb42:	68fb      	ldr	r3, [r7, #12]
 800bb44:	4a13      	ldr	r2, [pc, #76]	@ (800bb94 <HAL_UART_Transmit_IT+0xb4>)
 800bb46:	66da      	str	r2, [r3, #108]	@ 0x6c
 800bb48:	e002      	b.n	800bb50 <HAL_UART_Transmit_IT+0x70>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 800bb4a:	68fb      	ldr	r3, [r7, #12]
 800bb4c:	4a12      	ldr	r2, [pc, #72]	@ (800bb98 <HAL_UART_Transmit_IT+0xb8>)
 800bb4e:	66da      	str	r2, [r3, #108]	@ 0x6c
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800bb50:	68fb      	ldr	r3, [r7, #12]
 800bb52:	681b      	ldr	r3, [r3, #0]
 800bb54:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb56:	697b      	ldr	r3, [r7, #20]
 800bb58:	e853 3f00 	ldrex	r3, [r3]
 800bb5c:	613b      	str	r3, [r7, #16]
   return(result);
 800bb5e:	693b      	ldr	r3, [r7, #16]
 800bb60:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bb64:	627b      	str	r3, [r7, #36]	@ 0x24
 800bb66:	68fb      	ldr	r3, [r7, #12]
 800bb68:	681b      	ldr	r3, [r3, #0]
 800bb6a:	461a      	mov	r2, r3
 800bb6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb6e:	623b      	str	r3, [r7, #32]
 800bb70:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb72:	69f9      	ldr	r1, [r7, #28]
 800bb74:	6a3a      	ldr	r2, [r7, #32]
 800bb76:	e841 2300 	strex	r3, r2, [r1]
 800bb7a:	61bb      	str	r3, [r7, #24]
   return(result);
 800bb7c:	69bb      	ldr	r3, [r7, #24]
 800bb7e:	2b00      	cmp	r3, #0
 800bb80:	d1e6      	bne.n	800bb50 <HAL_UART_Transmit_IT+0x70>

    return HAL_OK;
 800bb82:	2300      	movs	r3, #0
 800bb84:	e000      	b.n	800bb88 <HAL_UART_Transmit_IT+0xa8>
  }
  else
  {
    return HAL_BUSY;
 800bb86:	2302      	movs	r3, #2
  }
}
 800bb88:	4618      	mov	r0, r3
 800bb8a:	372c      	adds	r7, #44	@ 0x2c
 800bb8c:	46bd      	mov	sp, r7
 800bb8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb92:	4770      	bx	lr
 800bb94:	0800d513 	.word	0x0800d513
 800bb98:	0800d45d 	.word	0x0800d45d

0800bb9c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800bb9c:	b580      	push	{r7, lr}
 800bb9e:	b08a      	sub	sp, #40	@ 0x28
 800bba0:	af00      	add	r7, sp, #0
 800bba2:	60f8      	str	r0, [r7, #12]
 800bba4:	60b9      	str	r1, [r7, #8]
 800bba6:	4613      	mov	r3, r2
 800bba8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800bbaa:	68fb      	ldr	r3, [r7, #12]
 800bbac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bbb0:	2b20      	cmp	r3, #32
 800bbb2:	d132      	bne.n	800bc1a <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 800bbb4:	68bb      	ldr	r3, [r7, #8]
 800bbb6:	2b00      	cmp	r3, #0
 800bbb8:	d002      	beq.n	800bbc0 <HAL_UART_Receive_IT+0x24>
 800bbba:	88fb      	ldrh	r3, [r7, #6]
 800bbbc:	2b00      	cmp	r3, #0
 800bbbe:	d101      	bne.n	800bbc4 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800bbc0:	2301      	movs	r3, #1
 800bbc2:	e02b      	b.n	800bc1c <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bbc4:	68fb      	ldr	r3, [r7, #12]
 800bbc6:	2200      	movs	r2, #0
 800bbc8:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800bbca:	68fb      	ldr	r3, [r7, #12]
 800bbcc:	681b      	ldr	r3, [r3, #0]
 800bbce:	685b      	ldr	r3, [r3, #4]
 800bbd0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800bbd4:	2b00      	cmp	r3, #0
 800bbd6:	d018      	beq.n	800bc0a <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800bbd8:	68fb      	ldr	r3, [r7, #12]
 800bbda:	681b      	ldr	r3, [r3, #0]
 800bbdc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bbde:	697b      	ldr	r3, [r7, #20]
 800bbe0:	e853 3f00 	ldrex	r3, [r3]
 800bbe4:	613b      	str	r3, [r7, #16]
   return(result);
 800bbe6:	693b      	ldr	r3, [r7, #16]
 800bbe8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800bbec:	627b      	str	r3, [r7, #36]	@ 0x24
 800bbee:	68fb      	ldr	r3, [r7, #12]
 800bbf0:	681b      	ldr	r3, [r3, #0]
 800bbf2:	461a      	mov	r2, r3
 800bbf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbf6:	623b      	str	r3, [r7, #32]
 800bbf8:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bbfa:	69f9      	ldr	r1, [r7, #28]
 800bbfc:	6a3a      	ldr	r2, [r7, #32]
 800bbfe:	e841 2300 	strex	r3, r2, [r1]
 800bc02:	61bb      	str	r3, [r7, #24]
   return(result);
 800bc04:	69bb      	ldr	r3, [r7, #24]
 800bc06:	2b00      	cmp	r3, #0
 800bc08:	d1e6      	bne.n	800bbd8 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800bc0a:	88fb      	ldrh	r3, [r7, #6]
 800bc0c:	461a      	mov	r2, r3
 800bc0e:	68b9      	ldr	r1, [r7, #8]
 800bc10:	68f8      	ldr	r0, [r7, #12]
 800bc12:	f001 f8a1 	bl	800cd58 <UART_Start_Receive_IT>
 800bc16:	4603      	mov	r3, r0
 800bc18:	e000      	b.n	800bc1c <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 800bc1a:	2302      	movs	r3, #2
  }
}
 800bc1c:	4618      	mov	r0, r3
 800bc1e:	3728      	adds	r7, #40	@ 0x28
 800bc20:	46bd      	mov	sp, r7
 800bc22:	bd80      	pop	{r7, pc}

0800bc24 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800bc24:	b580      	push	{r7, lr}
 800bc26:	b08a      	sub	sp, #40	@ 0x28
 800bc28:	af00      	add	r7, sp, #0
 800bc2a:	60f8      	str	r0, [r7, #12]
 800bc2c:	60b9      	str	r1, [r7, #8]
 800bc2e:	4613      	mov	r3, r2
 800bc30:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800bc32:	68fb      	ldr	r3, [r7, #12]
 800bc34:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800bc36:	2b20      	cmp	r3, #32
 800bc38:	d165      	bne.n	800bd06 <HAL_UART_Transmit_DMA+0xe2>
  {
    if ((pData == NULL) || (Size == 0U))
 800bc3a:	68bb      	ldr	r3, [r7, #8]
 800bc3c:	2b00      	cmp	r3, #0
 800bc3e:	d002      	beq.n	800bc46 <HAL_UART_Transmit_DMA+0x22>
 800bc40:	88fb      	ldrh	r3, [r7, #6]
 800bc42:	2b00      	cmp	r3, #0
 800bc44:	d101      	bne.n	800bc4a <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 800bc46:	2301      	movs	r3, #1
 800bc48:	e05e      	b.n	800bd08 <HAL_UART_Transmit_DMA+0xe4>
    }

    huart->pTxBuffPtr  = pData;
 800bc4a:	68fb      	ldr	r3, [r7, #12]
 800bc4c:	68ba      	ldr	r2, [r7, #8]
 800bc4e:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 800bc50:	68fb      	ldr	r3, [r7, #12]
 800bc52:	88fa      	ldrh	r2, [r7, #6]
 800bc54:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800bc58:	68fb      	ldr	r3, [r7, #12]
 800bc5a:	88fa      	ldrh	r2, [r7, #6]
 800bc5c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bc60:	68fb      	ldr	r3, [r7, #12]
 800bc62:	2200      	movs	r2, #0
 800bc64:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800bc68:	68fb      	ldr	r3, [r7, #12]
 800bc6a:	2221      	movs	r2, #33	@ 0x21
 800bc6c:	67da      	str	r2, [r3, #124]	@ 0x7c

    if (huart->hdmatx != NULL)
 800bc6e:	68fb      	ldr	r3, [r7, #12]
 800bc70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bc72:	2b00      	cmp	r3, #0
 800bc74:	d027      	beq.n	800bcc6 <HAL_UART_Transmit_DMA+0xa2>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800bc76:	68fb      	ldr	r3, [r7, #12]
 800bc78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bc7a:	4a25      	ldr	r2, [pc, #148]	@ (800bd10 <HAL_UART_Transmit_DMA+0xec>)
 800bc7c:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800bc7e:	68fb      	ldr	r3, [r7, #12]
 800bc80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bc82:	4a24      	ldr	r2, [pc, #144]	@ (800bd14 <HAL_UART_Transmit_DMA+0xf0>)
 800bc84:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800bc86:	68fb      	ldr	r3, [r7, #12]
 800bc88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bc8a:	4a23      	ldr	r2, [pc, #140]	@ (800bd18 <HAL_UART_Transmit_DMA+0xf4>)
 800bc8c:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800bc8e:	68fb      	ldr	r3, [r7, #12]
 800bc90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bc92:	2200      	movs	r2, #0
 800bc94:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800bc96:	68fb      	ldr	r3, [r7, #12]
 800bc98:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 800bc9a:	68fb      	ldr	r3, [r7, #12]
 800bc9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bc9e:	4619      	mov	r1, r3
 800bca0:	68fb      	ldr	r3, [r7, #12]
 800bca2:	681b      	ldr	r3, [r3, #0]
 800bca4:	3328      	adds	r3, #40	@ 0x28
 800bca6:	461a      	mov	r2, r3
 800bca8:	88fb      	ldrh	r3, [r7, #6]
 800bcaa:	f7f8 f811 	bl	8003cd0 <HAL_DMA_Start_IT>
 800bcae:	4603      	mov	r3, r0
 800bcb0:	2b00      	cmp	r3, #0
 800bcb2:	d008      	beq.n	800bcc6 <HAL_UART_Transmit_DMA+0xa2>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800bcb4:	68fb      	ldr	r3, [r7, #12]
 800bcb6:	2210      	movs	r2, #16
 800bcb8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800bcbc:	68fb      	ldr	r3, [r7, #12]
 800bcbe:	2220      	movs	r2, #32
 800bcc0:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_ERROR;
 800bcc2:	2301      	movs	r3, #1
 800bcc4:	e020      	b.n	800bd08 <HAL_UART_Transmit_DMA+0xe4>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800bcc6:	68fb      	ldr	r3, [r7, #12]
 800bcc8:	681b      	ldr	r3, [r3, #0]
 800bcca:	2240      	movs	r2, #64	@ 0x40
 800bccc:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800bcce:	68fb      	ldr	r3, [r7, #12]
 800bcd0:	681b      	ldr	r3, [r3, #0]
 800bcd2:	3308      	adds	r3, #8
 800bcd4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bcd6:	697b      	ldr	r3, [r7, #20]
 800bcd8:	e853 3f00 	ldrex	r3, [r3]
 800bcdc:	613b      	str	r3, [r7, #16]
   return(result);
 800bcde:	693b      	ldr	r3, [r7, #16]
 800bce0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bce4:	627b      	str	r3, [r7, #36]	@ 0x24
 800bce6:	68fb      	ldr	r3, [r7, #12]
 800bce8:	681b      	ldr	r3, [r3, #0]
 800bcea:	3308      	adds	r3, #8
 800bcec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bcee:	623a      	str	r2, [r7, #32]
 800bcf0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bcf2:	69f9      	ldr	r1, [r7, #28]
 800bcf4:	6a3a      	ldr	r2, [r7, #32]
 800bcf6:	e841 2300 	strex	r3, r2, [r1]
 800bcfa:	61bb      	str	r3, [r7, #24]
   return(result);
 800bcfc:	69bb      	ldr	r3, [r7, #24]
 800bcfe:	2b00      	cmp	r3, #0
 800bd00:	d1e5      	bne.n	800bcce <HAL_UART_Transmit_DMA+0xaa>

    return HAL_OK;
 800bd02:	2300      	movs	r3, #0
 800bd04:	e000      	b.n	800bd08 <HAL_UART_Transmit_DMA+0xe4>
  }
  else
  {
    return HAL_BUSY;
 800bd06:	2302      	movs	r3, #2
  }
}
 800bd08:	4618      	mov	r0, r3
 800bd0a:	3728      	adds	r7, #40	@ 0x28
 800bd0c:	46bd      	mov	sp, r7
 800bd0e:	bd80      	pop	{r7, pc}
 800bd10:	0800d139 	.word	0x0800d139
 800bd14:	0800d1cf 	.word	0x0800d1cf
 800bd18:	0800d3bb 	.word	0x0800d3bb

0800bd1c <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800bd1c:	b580      	push	{r7, lr}
 800bd1e:	b08a      	sub	sp, #40	@ 0x28
 800bd20:	af00      	add	r7, sp, #0
 800bd22:	60f8      	str	r0, [r7, #12]
 800bd24:	60b9      	str	r1, [r7, #8]
 800bd26:	4613      	mov	r3, r2
 800bd28:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800bd2a:	68fb      	ldr	r3, [r7, #12]
 800bd2c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bd30:	2b20      	cmp	r3, #32
 800bd32:	d132      	bne.n	800bd9a <HAL_UART_Receive_DMA+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 800bd34:	68bb      	ldr	r3, [r7, #8]
 800bd36:	2b00      	cmp	r3, #0
 800bd38:	d002      	beq.n	800bd40 <HAL_UART_Receive_DMA+0x24>
 800bd3a:	88fb      	ldrh	r3, [r7, #6]
 800bd3c:	2b00      	cmp	r3, #0
 800bd3e:	d101      	bne.n	800bd44 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800bd40:	2301      	movs	r3, #1
 800bd42:	e02b      	b.n	800bd9c <HAL_UART_Receive_DMA+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bd44:	68fb      	ldr	r3, [r7, #12]
 800bd46:	2200      	movs	r2, #0
 800bd48:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800bd4a:	68fb      	ldr	r3, [r7, #12]
 800bd4c:	681b      	ldr	r3, [r3, #0]
 800bd4e:	685b      	ldr	r3, [r3, #4]
 800bd50:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800bd54:	2b00      	cmp	r3, #0
 800bd56:	d018      	beq.n	800bd8a <HAL_UART_Receive_DMA+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800bd58:	68fb      	ldr	r3, [r7, #12]
 800bd5a:	681b      	ldr	r3, [r3, #0]
 800bd5c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd5e:	697b      	ldr	r3, [r7, #20]
 800bd60:	e853 3f00 	ldrex	r3, [r3]
 800bd64:	613b      	str	r3, [r7, #16]
   return(result);
 800bd66:	693b      	ldr	r3, [r7, #16]
 800bd68:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800bd6c:	627b      	str	r3, [r7, #36]	@ 0x24
 800bd6e:	68fb      	ldr	r3, [r7, #12]
 800bd70:	681b      	ldr	r3, [r3, #0]
 800bd72:	461a      	mov	r2, r3
 800bd74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd76:	623b      	str	r3, [r7, #32]
 800bd78:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd7a:	69f9      	ldr	r1, [r7, #28]
 800bd7c:	6a3a      	ldr	r2, [r7, #32]
 800bd7e:	e841 2300 	strex	r3, r2, [r1]
 800bd82:	61bb      	str	r3, [r7, #24]
   return(result);
 800bd84:	69bb      	ldr	r3, [r7, #24]
 800bd86:	2b00      	cmp	r3, #0
 800bd88:	d1e6      	bne.n	800bd58 <HAL_UART_Receive_DMA+0x3c>
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800bd8a:	88fb      	ldrh	r3, [r7, #6]
 800bd8c:	461a      	mov	r2, r3
 800bd8e:	68b9      	ldr	r1, [r7, #8]
 800bd90:	68f8      	ldr	r0, [r7, #12]
 800bd92:	f001 f8a7 	bl	800cee4 <UART_Start_Receive_DMA>
 800bd96:	4603      	mov	r3, r0
 800bd98:	e000      	b.n	800bd9c <HAL_UART_Receive_DMA+0x80>
  }
  else
  {
    return HAL_BUSY;
 800bd9a:	2302      	movs	r3, #2
  }
}
 800bd9c:	4618      	mov	r0, r3
 800bd9e:	3728      	adds	r7, #40	@ 0x28
 800bda0:	46bd      	mov	sp, r7
 800bda2:	bd80      	pop	{r7, pc}

0800bda4 <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 800bda4:	b580      	push	{r7, lr}
 800bda6:	b0a0      	sub	sp, #128	@ 0x80
 800bda8:	af00      	add	r7, sp, #0
 800bdaa:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	681b      	ldr	r3, [r3, #0]
 800bdb0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bdb2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bdb4:	e853 3f00 	ldrex	r3, [r3]
 800bdb8:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800bdba:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bdbc:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 800bdc0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	681b      	ldr	r3, [r3, #0]
 800bdc6:	461a      	mov	r2, r3
 800bdc8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800bdca:	66bb      	str	r3, [r7, #104]	@ 0x68
 800bdcc:	667a      	str	r2, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bdce:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800bdd0:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800bdd2:	e841 2300 	strex	r3, r2, [r1]
 800bdd6:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800bdd8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bdda:	2b00      	cmp	r3, #0
 800bddc:	d1e6      	bne.n	800bdac <HAL_UART_Abort+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	681b      	ldr	r3, [r3, #0]
 800bde2:	3308      	adds	r3, #8
 800bde4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bde6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bde8:	e853 3f00 	ldrex	r3, [r3]
 800bdec:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800bdee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bdf0:	f023 0301 	bic.w	r3, r3, #1
 800bdf4:	67bb      	str	r3, [r7, #120]	@ 0x78
 800bdf6:	687b      	ldr	r3, [r7, #4]
 800bdf8:	681b      	ldr	r3, [r3, #0]
 800bdfa:	3308      	adds	r3, #8
 800bdfc:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800bdfe:	657a      	str	r2, [r7, #84]	@ 0x54
 800be00:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be02:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800be04:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800be06:	e841 2300 	strex	r3, r2, [r1]
 800be0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800be0c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800be0e:	2b00      	cmp	r3, #0
 800be10:	d1e5      	bne.n	800bdde <HAL_UART_Abort+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800be16:	2b01      	cmp	r3, #1
 800be18:	d118      	bne.n	800be4c <HAL_UART_Abort+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	681b      	ldr	r3, [r3, #0]
 800be1e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800be22:	e853 3f00 	ldrex	r3, [r3]
 800be26:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800be28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be2a:	f023 0310 	bic.w	r3, r3, #16
 800be2e:	677b      	str	r3, [r7, #116]	@ 0x74
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	681b      	ldr	r3, [r3, #0]
 800be34:	461a      	mov	r2, r3
 800be36:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800be38:	643b      	str	r3, [r7, #64]	@ 0x40
 800be3a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be3c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800be3e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800be40:	e841 2300 	strex	r3, r2, [r1]
 800be44:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800be46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be48:	2b00      	cmp	r3, #0
 800be4a:	d1e6      	bne.n	800be1a <HAL_UART_Abort+0x76>
  }

  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800be4c:	687b      	ldr	r3, [r7, #4]
 800be4e:	681b      	ldr	r3, [r3, #0]
 800be50:	689b      	ldr	r3, [r3, #8]
 800be52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800be56:	2b80      	cmp	r3, #128	@ 0x80
 800be58:	d137      	bne.n	800beca <HAL_UART_Abort+0x126>
  {
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	681b      	ldr	r3, [r3, #0]
 800be5e:	3308      	adds	r3, #8
 800be60:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be62:	6a3b      	ldr	r3, [r7, #32]
 800be64:	e853 3f00 	ldrex	r3, [r3]
 800be68:	61fb      	str	r3, [r7, #28]
   return(result);
 800be6a:	69fb      	ldr	r3, [r7, #28]
 800be6c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800be70:	673b      	str	r3, [r7, #112]	@ 0x70
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	681b      	ldr	r3, [r3, #0]
 800be76:	3308      	adds	r3, #8
 800be78:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800be7a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800be7c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be7e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800be80:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800be82:	e841 2300 	strex	r3, r2, [r1]
 800be86:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800be88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be8a:	2b00      	cmp	r3, #0
 800be8c:	d1e5      	bne.n	800be5a <HAL_UART_Abort+0xb6>

    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 800be8e:	687b      	ldr	r3, [r7, #4]
 800be90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800be92:	2b00      	cmp	r3, #0
 800be94:	d019      	beq.n	800beca <HAL_UART_Abort+0x126>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800be9a:	2200      	movs	r2, #0
 800be9c:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bea2:	4618      	mov	r0, r3
 800bea4:	f7f7 ff74 	bl	8003d90 <HAL_DMA_Abort>
 800bea8:	4603      	mov	r3, r0
 800beaa:	2b00      	cmp	r3, #0
 800beac:	d00d      	beq.n	800beca <HAL_UART_Abort+0x126>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800beae:	687b      	ldr	r3, [r7, #4]
 800beb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800beb2:	4618      	mov	r0, r3
 800beb4:	f7f8 f996 	bl	80041e4 <HAL_DMA_GetError>
 800beb8:	4603      	mov	r3, r0
 800beba:	2b20      	cmp	r3, #32
 800bebc:	d105      	bne.n	800beca <HAL_UART_Abort+0x126>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800bebe:	687b      	ldr	r3, [r7, #4]
 800bec0:	2210      	movs	r2, #16
 800bec2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800bec6:	2303      	movs	r3, #3
 800bec8:	e061      	b.n	800bf8e <HAL_UART_Abort+0x1ea>
      }
    }
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	681b      	ldr	r3, [r3, #0]
 800bece:	689b      	ldr	r3, [r3, #8]
 800bed0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bed4:	2b40      	cmp	r3, #64	@ 0x40
 800bed6:	d137      	bne.n	800bf48 <HAL_UART_Abort+0x1a4>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	681b      	ldr	r3, [r3, #0]
 800bedc:	3308      	adds	r3, #8
 800bede:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bee0:	68fb      	ldr	r3, [r7, #12]
 800bee2:	e853 3f00 	ldrex	r3, [r3]
 800bee6:	60bb      	str	r3, [r7, #8]
   return(result);
 800bee8:	68bb      	ldr	r3, [r7, #8]
 800beea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800beee:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	681b      	ldr	r3, [r3, #0]
 800bef4:	3308      	adds	r3, #8
 800bef6:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800bef8:	61ba      	str	r2, [r7, #24]
 800befa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800befc:	6979      	ldr	r1, [r7, #20]
 800befe:	69ba      	ldr	r2, [r7, #24]
 800bf00:	e841 2300 	strex	r3, r2, [r1]
 800bf04:	613b      	str	r3, [r7, #16]
   return(result);
 800bf06:	693b      	ldr	r3, [r7, #16]
 800bf08:	2b00      	cmp	r3, #0
 800bf0a:	d1e5      	bne.n	800bed8 <HAL_UART_Abort+0x134>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bf10:	2b00      	cmp	r3, #0
 800bf12:	d019      	beq.n	800bf48 <HAL_UART_Abort+0x1a4>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bf18:	2200      	movs	r2, #0
 800bf1a:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bf20:	4618      	mov	r0, r3
 800bf22:	f7f7 ff35 	bl	8003d90 <HAL_DMA_Abort>
 800bf26:	4603      	mov	r3, r0
 800bf28:	2b00      	cmp	r3, #0
 800bf2a:	d00d      	beq.n	800bf48 <HAL_UART_Abort+0x1a4>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bf30:	4618      	mov	r0, r3
 800bf32:	f7f8 f957 	bl	80041e4 <HAL_DMA_GetError>
 800bf36:	4603      	mov	r3, r0
 800bf38:	2b20      	cmp	r3, #32
 800bf3a:	d105      	bne.n	800bf48 <HAL_UART_Abort+0x1a4>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	2210      	movs	r2, #16
 800bf40:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800bf44:	2303      	movs	r3, #3
 800bf46:	e022      	b.n	800bf8e <HAL_UART_Abort+0x1ea>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0U;
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	2200      	movs	r2, #0
 800bf4c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
  huart->RxXferCount = 0U;
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	2200      	movs	r2, #0
 800bf54:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 800bf58:	687b      	ldr	r3, [r7, #4]
 800bf5a:	681b      	ldr	r3, [r3, #0]
 800bf5c:	220f      	movs	r2, #15
 800bf5e:	621a      	str	r2, [r3, #32]


  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	681b      	ldr	r3, [r3, #0]
 800bf64:	699a      	ldr	r2, [r3, #24]
 800bf66:	687b      	ldr	r3, [r7, #4]
 800bf68:	681b      	ldr	r3, [r3, #0]
 800bf6a:	f042 0208 	orr.w	r2, r2, #8
 800bf6e:	619a      	str	r2, [r3, #24]

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 800bf70:	687b      	ldr	r3, [r7, #4]
 800bf72:	2220      	movs	r2, #32
 800bf74:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	2220      	movs	r2, #32
 800bf7a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	2200      	movs	r2, #0
 800bf82:	661a      	str	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	2200      	movs	r2, #0
 800bf88:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800bf8c:	2300      	movs	r3, #0
}
 800bf8e:	4618      	mov	r0, r3
 800bf90:	3780      	adds	r7, #128	@ 0x80
 800bf92:	46bd      	mov	sp, r7
 800bf94:	bd80      	pop	{r7, pc}
	...

0800bf98 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800bf98:	b580      	push	{r7, lr}
 800bf9a:	b0ba      	sub	sp, #232	@ 0xe8
 800bf9c:	af00      	add	r7, sp, #0
 800bf9e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	681b      	ldr	r3, [r3, #0]
 800bfa4:	69db      	ldr	r3, [r3, #28]
 800bfa6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	681b      	ldr	r3, [r3, #0]
 800bfae:	681b      	ldr	r3, [r3, #0]
 800bfb0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	681b      	ldr	r3, [r3, #0]
 800bfb8:	689b      	ldr	r3, [r3, #8]
 800bfba:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800bfbe:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800bfc2:	f640 030f 	movw	r3, #2063	@ 0x80f
 800bfc6:	4013      	ands	r3, r2
 800bfc8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800bfcc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800bfd0:	2b00      	cmp	r3, #0
 800bfd2:	d115      	bne.n	800c000 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800bfd4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bfd8:	f003 0320 	and.w	r3, r3, #32
 800bfdc:	2b00      	cmp	r3, #0
 800bfde:	d00f      	beq.n	800c000 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800bfe0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bfe4:	f003 0320 	and.w	r3, r3, #32
 800bfe8:	2b00      	cmp	r3, #0
 800bfea:	d009      	beq.n	800c000 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800bff0:	2b00      	cmp	r3, #0
 800bff2:	f000 82b1 	beq.w	800c558 <HAL_UART_IRQHandler+0x5c0>
      {
        huart->RxISR(huart);
 800bff6:	687b      	ldr	r3, [r7, #4]
 800bff8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800bffa:	6878      	ldr	r0, [r7, #4]
 800bffc:	4798      	blx	r3
      }
      return;
 800bffe:	e2ab      	b.n	800c558 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800c000:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800c004:	2b00      	cmp	r3, #0
 800c006:	f000 8117 	beq.w	800c238 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800c00a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c00e:	f003 0301 	and.w	r3, r3, #1
 800c012:	2b00      	cmp	r3, #0
 800c014:	d106      	bne.n	800c024 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800c016:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800c01a:	4b85      	ldr	r3, [pc, #532]	@ (800c230 <HAL_UART_IRQHandler+0x298>)
 800c01c:	4013      	ands	r3, r2
 800c01e:	2b00      	cmp	r3, #0
 800c020:	f000 810a 	beq.w	800c238 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800c024:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c028:	f003 0301 	and.w	r3, r3, #1
 800c02c:	2b00      	cmp	r3, #0
 800c02e:	d011      	beq.n	800c054 <HAL_UART_IRQHandler+0xbc>
 800c030:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c034:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c038:	2b00      	cmp	r3, #0
 800c03a:	d00b      	beq.n	800c054 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	681b      	ldr	r3, [r3, #0]
 800c040:	2201      	movs	r2, #1
 800c042:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c04a:	f043 0201 	orr.w	r2, r3, #1
 800c04e:	687b      	ldr	r3, [r7, #4]
 800c050:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c054:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c058:	f003 0302 	and.w	r3, r3, #2
 800c05c:	2b00      	cmp	r3, #0
 800c05e:	d011      	beq.n	800c084 <HAL_UART_IRQHandler+0xec>
 800c060:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c064:	f003 0301 	and.w	r3, r3, #1
 800c068:	2b00      	cmp	r3, #0
 800c06a:	d00b      	beq.n	800c084 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	681b      	ldr	r3, [r3, #0]
 800c070:	2202      	movs	r2, #2
 800c072:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c07a:	f043 0204 	orr.w	r2, r3, #4
 800c07e:	687b      	ldr	r3, [r7, #4]
 800c080:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c084:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c088:	f003 0304 	and.w	r3, r3, #4
 800c08c:	2b00      	cmp	r3, #0
 800c08e:	d011      	beq.n	800c0b4 <HAL_UART_IRQHandler+0x11c>
 800c090:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c094:	f003 0301 	and.w	r3, r3, #1
 800c098:	2b00      	cmp	r3, #0
 800c09a:	d00b      	beq.n	800c0b4 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	681b      	ldr	r3, [r3, #0]
 800c0a0:	2204      	movs	r2, #4
 800c0a2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c0aa:	f043 0202 	orr.w	r2, r3, #2
 800c0ae:	687b      	ldr	r3, [r7, #4]
 800c0b0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800c0b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c0b8:	f003 0308 	and.w	r3, r3, #8
 800c0bc:	2b00      	cmp	r3, #0
 800c0be:	d017      	beq.n	800c0f0 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800c0c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c0c4:	f003 0320 	and.w	r3, r3, #32
 800c0c8:	2b00      	cmp	r3, #0
 800c0ca:	d105      	bne.n	800c0d8 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800c0cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c0d0:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800c0d4:	2b00      	cmp	r3, #0
 800c0d6:	d00b      	beq.n	800c0f0 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	681b      	ldr	r3, [r3, #0]
 800c0dc:	2208      	movs	r2, #8
 800c0de:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c0e6:	f043 0208 	orr.w	r2, r3, #8
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800c0f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c0f4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c0f8:	2b00      	cmp	r3, #0
 800c0fa:	d012      	beq.n	800c122 <HAL_UART_IRQHandler+0x18a>
 800c0fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c100:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800c104:	2b00      	cmp	r3, #0
 800c106:	d00c      	beq.n	800c122 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c108:	687b      	ldr	r3, [r7, #4]
 800c10a:	681b      	ldr	r3, [r3, #0]
 800c10c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c110:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800c112:	687b      	ldr	r3, [r7, #4]
 800c114:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c118:	f043 0220 	orr.w	r2, r3, #32
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c128:	2b00      	cmp	r3, #0
 800c12a:	f000 8217 	beq.w	800c55c <HAL_UART_IRQHandler+0x5c4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800c12e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c132:	f003 0320 	and.w	r3, r3, #32
 800c136:	2b00      	cmp	r3, #0
 800c138:	d00d      	beq.n	800c156 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800c13a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c13e:	f003 0320 	and.w	r3, r3, #32
 800c142:	2b00      	cmp	r3, #0
 800c144:	d007      	beq.n	800c156 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c14a:	2b00      	cmp	r3, #0
 800c14c:	d003      	beq.n	800c156 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c152:	6878      	ldr	r0, [r7, #4]
 800c154:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c15c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	681b      	ldr	r3, [r3, #0]
 800c164:	689b      	ldr	r3, [r3, #8]
 800c166:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c16a:	2b40      	cmp	r3, #64	@ 0x40
 800c16c:	d005      	beq.n	800c17a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800c16e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800c172:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c176:	2b00      	cmp	r3, #0
 800c178:	d04f      	beq.n	800c21a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800c17a:	6878      	ldr	r0, [r7, #4]
 800c17c:	f000 ff78 	bl	800d070 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c180:	687b      	ldr	r3, [r7, #4]
 800c182:	681b      	ldr	r3, [r3, #0]
 800c184:	689b      	ldr	r3, [r3, #8]
 800c186:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c18a:	2b40      	cmp	r3, #64	@ 0x40
 800c18c:	d141      	bne.n	800c212 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c18e:	687b      	ldr	r3, [r7, #4]
 800c190:	681b      	ldr	r3, [r3, #0]
 800c192:	3308      	adds	r3, #8
 800c194:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c198:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800c19c:	e853 3f00 	ldrex	r3, [r3]
 800c1a0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800c1a4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800c1a8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c1ac:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	681b      	ldr	r3, [r3, #0]
 800c1b4:	3308      	adds	r3, #8
 800c1b6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800c1ba:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800c1be:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c1c2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800c1c6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800c1ca:	e841 2300 	strex	r3, r2, [r1]
 800c1ce:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800c1d2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c1d6:	2b00      	cmp	r3, #0
 800c1d8:	d1d9      	bne.n	800c18e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c1de:	2b00      	cmp	r3, #0
 800c1e0:	d013      	beq.n	800c20a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c1e6:	4a13      	ldr	r2, [pc, #76]	@ (800c234 <HAL_UART_IRQHandler+0x29c>)
 800c1e8:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c1ee:	4618      	mov	r0, r3
 800c1f0:	f7f7 fe3e 	bl	8003e70 <HAL_DMA_Abort_IT>
 800c1f4:	4603      	mov	r3, r0
 800c1f6:	2b00      	cmp	r3, #0
 800c1f8:	d017      	beq.n	800c22a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c1fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c200:	687a      	ldr	r2, [r7, #4]
 800c202:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800c204:	4610      	mov	r0, r2
 800c206:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c208:	e00f      	b.n	800c22a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800c20a:	6878      	ldr	r0, [r7, #4]
 800c20c:	f000 f9c4 	bl	800c598 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c210:	e00b      	b.n	800c22a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800c212:	6878      	ldr	r0, [r7, #4]
 800c214:	f000 f9c0 	bl	800c598 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c218:	e007      	b.n	800c22a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800c21a:	6878      	ldr	r0, [r7, #4]
 800c21c:	f000 f9bc 	bl	800c598 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	2200      	movs	r2, #0
 800c224:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 800c228:	e198      	b.n	800c55c <HAL_UART_IRQHandler+0x5c4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c22a:	bf00      	nop
    return;
 800c22c:	e196      	b.n	800c55c <HAL_UART_IRQHandler+0x5c4>
 800c22e:	bf00      	nop
 800c230:	04000120 	.word	0x04000120
 800c234:	0800d439 	.word	0x0800d439

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c238:	687b      	ldr	r3, [r7, #4]
 800c23a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c23c:	2b01      	cmp	r3, #1
 800c23e:	f040 8166 	bne.w	800c50e <HAL_UART_IRQHandler+0x576>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800c242:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c246:	f003 0310 	and.w	r3, r3, #16
 800c24a:	2b00      	cmp	r3, #0
 800c24c:	f000 815f 	beq.w	800c50e <HAL_UART_IRQHandler+0x576>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800c250:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c254:	f003 0310 	and.w	r3, r3, #16
 800c258:	2b00      	cmp	r3, #0
 800c25a:	f000 8158 	beq.w	800c50e <HAL_UART_IRQHandler+0x576>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c25e:	687b      	ldr	r3, [r7, #4]
 800c260:	681b      	ldr	r3, [r3, #0]
 800c262:	2210      	movs	r2, #16
 800c264:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c266:	687b      	ldr	r3, [r7, #4]
 800c268:	681b      	ldr	r3, [r3, #0]
 800c26a:	689b      	ldr	r3, [r3, #8]
 800c26c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c270:	2b40      	cmp	r3, #64	@ 0x40
 800c272:	f040 80d0 	bne.w	800c416 <HAL_UART_IRQHandler+0x47e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c27a:	681b      	ldr	r3, [r3, #0]
 800c27c:	685b      	ldr	r3, [r3, #4]
 800c27e:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800c282:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800c286:	2b00      	cmp	r3, #0
 800c288:	f000 80ab 	beq.w	800c3e2 <HAL_UART_IRQHandler+0x44a>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800c292:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c296:	429a      	cmp	r2, r3
 800c298:	f080 80a3 	bcs.w	800c3e2 <HAL_UART_IRQHandler+0x44a>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c2a2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800c2a6:	687b      	ldr	r3, [r7, #4]
 800c2a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c2aa:	69db      	ldr	r3, [r3, #28]
 800c2ac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c2b0:	f000 8086 	beq.w	800c3c0 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c2b4:	687b      	ldr	r3, [r7, #4]
 800c2b6:	681b      	ldr	r3, [r3, #0]
 800c2b8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c2bc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c2c0:	e853 3f00 	ldrex	r3, [r3]
 800c2c4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800c2c8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c2cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c2d0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800c2d4:	687b      	ldr	r3, [r7, #4]
 800c2d6:	681b      	ldr	r3, [r3, #0]
 800c2d8:	461a      	mov	r2, r3
 800c2da:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800c2de:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800c2e2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c2e6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800c2ea:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800c2ee:	e841 2300 	strex	r3, r2, [r1]
 800c2f2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800c2f6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c2fa:	2b00      	cmp	r3, #0
 800c2fc:	d1da      	bne.n	800c2b4 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c2fe:	687b      	ldr	r3, [r7, #4]
 800c300:	681b      	ldr	r3, [r3, #0]
 800c302:	3308      	adds	r3, #8
 800c304:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c306:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c308:	e853 3f00 	ldrex	r3, [r3]
 800c30c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800c30e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c310:	f023 0301 	bic.w	r3, r3, #1
 800c314:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	681b      	ldr	r3, [r3, #0]
 800c31c:	3308      	adds	r3, #8
 800c31e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800c322:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800c326:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c328:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800c32a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800c32e:	e841 2300 	strex	r3, r2, [r1]
 800c332:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800c334:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c336:	2b00      	cmp	r3, #0
 800c338:	d1e1      	bne.n	800c2fe <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c33a:	687b      	ldr	r3, [r7, #4]
 800c33c:	681b      	ldr	r3, [r3, #0]
 800c33e:	3308      	adds	r3, #8
 800c340:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c342:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c344:	e853 3f00 	ldrex	r3, [r3]
 800c348:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800c34a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c34c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c350:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	681b      	ldr	r3, [r3, #0]
 800c358:	3308      	adds	r3, #8
 800c35a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800c35e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800c360:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c362:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800c364:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800c366:	e841 2300 	strex	r3, r2, [r1]
 800c36a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800c36c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c36e:	2b00      	cmp	r3, #0
 800c370:	d1e3      	bne.n	800c33a <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	2220      	movs	r2, #32
 800c376:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	2200      	movs	r2, #0
 800c37e:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c380:	687b      	ldr	r3, [r7, #4]
 800c382:	681b      	ldr	r3, [r3, #0]
 800c384:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c386:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c388:	e853 3f00 	ldrex	r3, [r3]
 800c38c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800c38e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c390:	f023 0310 	bic.w	r3, r3, #16
 800c394:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	681b      	ldr	r3, [r3, #0]
 800c39c:	461a      	mov	r2, r3
 800c39e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c3a2:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c3a4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c3a6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c3a8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c3aa:	e841 2300 	strex	r3, r2, [r1]
 800c3ae:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800c3b0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c3b2:	2b00      	cmp	r3, #0
 800c3b4:	d1e4      	bne.n	800c380 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800c3b6:	687b      	ldr	r3, [r7, #4]
 800c3b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c3ba:	4618      	mov	r0, r3
 800c3bc:	f7f7 fce8 	bl	8003d90 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c3c0:	687b      	ldr	r3, [r7, #4]
 800c3c2:	2202      	movs	r2, #2
 800c3c4:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800c3c6:	687b      	ldr	r3, [r7, #4]
 800c3c8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800c3cc:	687b      	ldr	r3, [r7, #4]
 800c3ce:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800c3d2:	b29b      	uxth	r3, r3
 800c3d4:	1ad3      	subs	r3, r2, r3
 800c3d6:	b29b      	uxth	r3, r3
 800c3d8:	4619      	mov	r1, r3
 800c3da:	6878      	ldr	r0, [r7, #4]
 800c3dc:	f000 f8e6 	bl	800c5ac <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800c3e0:	e0be      	b.n	800c560 <HAL_UART_IRQHandler+0x5c8>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800c3e2:	687b      	ldr	r3, [r7, #4]
 800c3e4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800c3e8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c3ec:	429a      	cmp	r2, r3
 800c3ee:	f040 80b7 	bne.w	800c560 <HAL_UART_IRQHandler+0x5c8>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800c3f2:	687b      	ldr	r3, [r7, #4]
 800c3f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c3f6:	69db      	ldr	r3, [r3, #28]
 800c3f8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c3fc:	f040 80b0 	bne.w	800c560 <HAL_UART_IRQHandler+0x5c8>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c400:	687b      	ldr	r3, [r7, #4]
 800c402:	2202      	movs	r2, #2
 800c404:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800c40c:	4619      	mov	r1, r3
 800c40e:	6878      	ldr	r0, [r7, #4]
 800c410:	f000 f8cc 	bl	800c5ac <HAL_UARTEx_RxEventCallback>
      return;
 800c414:	e0a4      	b.n	800c560 <HAL_UART_IRQHandler+0x5c8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800c416:	687b      	ldr	r3, [r7, #4]
 800c418:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800c422:	b29b      	uxth	r3, r3
 800c424:	1ad3      	subs	r3, r2, r3
 800c426:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800c42a:	687b      	ldr	r3, [r7, #4]
 800c42c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800c430:	b29b      	uxth	r3, r3
 800c432:	2b00      	cmp	r3, #0
 800c434:	f000 8096 	beq.w	800c564 <HAL_UART_IRQHandler+0x5cc>
          && (nb_rx_data > 0U))
 800c438:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800c43c:	2b00      	cmp	r3, #0
 800c43e:	f000 8091 	beq.w	800c564 <HAL_UART_IRQHandler+0x5cc>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	681b      	ldr	r3, [r3, #0]
 800c446:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c448:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c44a:	e853 3f00 	ldrex	r3, [r3]
 800c44e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c450:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c452:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c456:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800c45a:	687b      	ldr	r3, [r7, #4]
 800c45c:	681b      	ldr	r3, [r3, #0]
 800c45e:	461a      	mov	r2, r3
 800c460:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800c464:	647b      	str	r3, [r7, #68]	@ 0x44
 800c466:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c468:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c46a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c46c:	e841 2300 	strex	r3, r2, [r1]
 800c470:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c472:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c474:	2b00      	cmp	r3, #0
 800c476:	d1e4      	bne.n	800c442 <HAL_UART_IRQHandler+0x4aa>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c478:	687b      	ldr	r3, [r7, #4]
 800c47a:	681b      	ldr	r3, [r3, #0]
 800c47c:	3308      	adds	r3, #8
 800c47e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c480:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c482:	e853 3f00 	ldrex	r3, [r3]
 800c486:	623b      	str	r3, [r7, #32]
   return(result);
 800c488:	6a3b      	ldr	r3, [r7, #32]
 800c48a:	f023 0301 	bic.w	r3, r3, #1
 800c48e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	681b      	ldr	r3, [r3, #0]
 800c496:	3308      	adds	r3, #8
 800c498:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800c49c:	633a      	str	r2, [r7, #48]	@ 0x30
 800c49e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c4a0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c4a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c4a4:	e841 2300 	strex	r3, r2, [r1]
 800c4a8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c4aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c4ac:	2b00      	cmp	r3, #0
 800c4ae:	d1e3      	bne.n	800c478 <HAL_UART_IRQHandler+0x4e0>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800c4b0:	687b      	ldr	r3, [r7, #4]
 800c4b2:	2220      	movs	r2, #32
 800c4b4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	2200      	movs	r2, #0
 800c4bc:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	2200      	movs	r2, #0
 800c4c2:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	681b      	ldr	r3, [r3, #0]
 800c4c8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c4ca:	693b      	ldr	r3, [r7, #16]
 800c4cc:	e853 3f00 	ldrex	r3, [r3]
 800c4d0:	60fb      	str	r3, [r7, #12]
   return(result);
 800c4d2:	68fb      	ldr	r3, [r7, #12]
 800c4d4:	f023 0310 	bic.w	r3, r3, #16
 800c4d8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800c4dc:	687b      	ldr	r3, [r7, #4]
 800c4de:	681b      	ldr	r3, [r3, #0]
 800c4e0:	461a      	mov	r2, r3
 800c4e2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800c4e6:	61fb      	str	r3, [r7, #28]
 800c4e8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c4ea:	69b9      	ldr	r1, [r7, #24]
 800c4ec:	69fa      	ldr	r2, [r7, #28]
 800c4ee:	e841 2300 	strex	r3, r2, [r1]
 800c4f2:	617b      	str	r3, [r7, #20]
   return(result);
 800c4f4:	697b      	ldr	r3, [r7, #20]
 800c4f6:	2b00      	cmp	r3, #0
 800c4f8:	d1e4      	bne.n	800c4c4 <HAL_UART_IRQHandler+0x52c>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c4fa:	687b      	ldr	r3, [r7, #4]
 800c4fc:	2202      	movs	r2, #2
 800c4fe:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800c500:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800c504:	4619      	mov	r1, r3
 800c506:	6878      	ldr	r0, [r7, #4]
 800c508:	f000 f850 	bl	800c5ac <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800c50c:	e02a      	b.n	800c564 <HAL_UART_IRQHandler+0x5cc>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800c50e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c512:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c516:	2b00      	cmp	r3, #0
 800c518:	d00e      	beq.n	800c538 <HAL_UART_IRQHandler+0x5a0>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800c51a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c51e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c522:	2b00      	cmp	r3, #0
 800c524:	d008      	beq.n	800c538 <HAL_UART_IRQHandler+0x5a0>
  {
    if (huart->TxISR != NULL)
 800c526:	687b      	ldr	r3, [r7, #4]
 800c528:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c52a:	2b00      	cmp	r3, #0
 800c52c:	d01c      	beq.n	800c568 <HAL_UART_IRQHandler+0x5d0>
    {
      huart->TxISR(huart);
 800c52e:	687b      	ldr	r3, [r7, #4]
 800c530:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c532:	6878      	ldr	r0, [r7, #4]
 800c534:	4798      	blx	r3
    }
    return;
 800c536:	e017      	b.n	800c568 <HAL_UART_IRQHandler+0x5d0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800c538:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c53c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c540:	2b00      	cmp	r3, #0
 800c542:	d012      	beq.n	800c56a <HAL_UART_IRQHandler+0x5d2>
 800c544:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c548:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c54c:	2b00      	cmp	r3, #0
 800c54e:	d00c      	beq.n	800c56a <HAL_UART_IRQHandler+0x5d2>
  {
    UART_EndTransmit_IT(huart);
 800c550:	6878      	ldr	r0, [r7, #4]
 800c552:	f001 f83e 	bl	800d5d2 <UART_EndTransmit_IT>
    return;
 800c556:	e008      	b.n	800c56a <HAL_UART_IRQHandler+0x5d2>
      return;
 800c558:	bf00      	nop
 800c55a:	e006      	b.n	800c56a <HAL_UART_IRQHandler+0x5d2>
    return;
 800c55c:	bf00      	nop
 800c55e:	e004      	b.n	800c56a <HAL_UART_IRQHandler+0x5d2>
      return;
 800c560:	bf00      	nop
 800c562:	e002      	b.n	800c56a <HAL_UART_IRQHandler+0x5d2>
      return;
 800c564:	bf00      	nop
 800c566:	e000      	b.n	800c56a <HAL_UART_IRQHandler+0x5d2>
    return;
 800c568:	bf00      	nop
  }

}
 800c56a:	37e8      	adds	r7, #232	@ 0xe8
 800c56c:	46bd      	mov	sp, r7
 800c56e:	bd80      	pop	{r7, pc}

0800c570 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800c570:	b480      	push	{r7}
 800c572:	b083      	sub	sp, #12
 800c574:	af00      	add	r7, sp, #0
 800c576:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800c578:	bf00      	nop
 800c57a:	370c      	adds	r7, #12
 800c57c:	46bd      	mov	sp, r7
 800c57e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c582:	4770      	bx	lr

0800c584 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800c584:	b480      	push	{r7}
 800c586:	b083      	sub	sp, #12
 800c588:	af00      	add	r7, sp, #0
 800c58a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800c58c:	bf00      	nop
 800c58e:	370c      	adds	r7, #12
 800c590:	46bd      	mov	sp, r7
 800c592:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c596:	4770      	bx	lr

0800c598 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800c598:	b480      	push	{r7}
 800c59a:	b083      	sub	sp, #12
 800c59c:	af00      	add	r7, sp, #0
 800c59e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800c5a0:	bf00      	nop
 800c5a2:	370c      	adds	r7, #12
 800c5a4:	46bd      	mov	sp, r7
 800c5a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5aa:	4770      	bx	lr

0800c5ac <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800c5ac:	b480      	push	{r7}
 800c5ae:	b083      	sub	sp, #12
 800c5b0:	af00      	add	r7, sp, #0
 800c5b2:	6078      	str	r0, [r7, #4]
 800c5b4:	460b      	mov	r3, r1
 800c5b6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800c5b8:	bf00      	nop
 800c5ba:	370c      	adds	r7, #12
 800c5bc:	46bd      	mov	sp, r7
 800c5be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5c2:	4770      	bx	lr

0800c5c4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c5c4:	b580      	push	{r7, lr}
 800c5c6:	b088      	sub	sp, #32
 800c5c8:	af00      	add	r7, sp, #0
 800c5ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800c5cc:	2300      	movs	r3, #0
 800c5ce:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800c5d0:	687b      	ldr	r3, [r7, #4]
 800c5d2:	689a      	ldr	r2, [r3, #8]
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	691b      	ldr	r3, [r3, #16]
 800c5d8:	431a      	orrs	r2, r3
 800c5da:	687b      	ldr	r3, [r7, #4]
 800c5dc:	695b      	ldr	r3, [r3, #20]
 800c5de:	431a      	orrs	r2, r3
 800c5e0:	687b      	ldr	r3, [r7, #4]
 800c5e2:	69db      	ldr	r3, [r3, #28]
 800c5e4:	4313      	orrs	r3, r2
 800c5e6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	681b      	ldr	r3, [r3, #0]
 800c5ec:	681a      	ldr	r2, [r3, #0]
 800c5ee:	4ba6      	ldr	r3, [pc, #664]	@ (800c888 <UART_SetConfig+0x2c4>)
 800c5f0:	4013      	ands	r3, r2
 800c5f2:	687a      	ldr	r2, [r7, #4]
 800c5f4:	6812      	ldr	r2, [r2, #0]
 800c5f6:	6979      	ldr	r1, [r7, #20]
 800c5f8:	430b      	orrs	r3, r1
 800c5fa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	681b      	ldr	r3, [r3, #0]
 800c600:	685b      	ldr	r3, [r3, #4]
 800c602:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800c606:	687b      	ldr	r3, [r7, #4]
 800c608:	68da      	ldr	r2, [r3, #12]
 800c60a:	687b      	ldr	r3, [r7, #4]
 800c60c:	681b      	ldr	r3, [r3, #0]
 800c60e:	430a      	orrs	r2, r1
 800c610:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800c612:	687b      	ldr	r3, [r7, #4]
 800c614:	699b      	ldr	r3, [r3, #24]
 800c616:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	6a1b      	ldr	r3, [r3, #32]
 800c61c:	697a      	ldr	r2, [r7, #20]
 800c61e:	4313      	orrs	r3, r2
 800c620:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800c622:	687b      	ldr	r3, [r7, #4]
 800c624:	681b      	ldr	r3, [r3, #0]
 800c626:	689b      	ldr	r3, [r3, #8]
 800c628:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800c62c:	687b      	ldr	r3, [r7, #4]
 800c62e:	681b      	ldr	r3, [r3, #0]
 800c630:	697a      	ldr	r2, [r7, #20]
 800c632:	430a      	orrs	r2, r1
 800c634:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c636:	687b      	ldr	r3, [r7, #4]
 800c638:	681b      	ldr	r3, [r3, #0]
 800c63a:	4a94      	ldr	r2, [pc, #592]	@ (800c88c <UART_SetConfig+0x2c8>)
 800c63c:	4293      	cmp	r3, r2
 800c63e:	d120      	bne.n	800c682 <UART_SetConfig+0xbe>
 800c640:	4b93      	ldr	r3, [pc, #588]	@ (800c890 <UART_SetConfig+0x2cc>)
 800c642:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c646:	f003 0303 	and.w	r3, r3, #3
 800c64a:	2b03      	cmp	r3, #3
 800c64c:	d816      	bhi.n	800c67c <UART_SetConfig+0xb8>
 800c64e:	a201      	add	r2, pc, #4	@ (adr r2, 800c654 <UART_SetConfig+0x90>)
 800c650:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c654:	0800c665 	.word	0x0800c665
 800c658:	0800c671 	.word	0x0800c671
 800c65c:	0800c66b 	.word	0x0800c66b
 800c660:	0800c677 	.word	0x0800c677
 800c664:	2301      	movs	r3, #1
 800c666:	77fb      	strb	r3, [r7, #31]
 800c668:	e150      	b.n	800c90c <UART_SetConfig+0x348>
 800c66a:	2302      	movs	r3, #2
 800c66c:	77fb      	strb	r3, [r7, #31]
 800c66e:	e14d      	b.n	800c90c <UART_SetConfig+0x348>
 800c670:	2304      	movs	r3, #4
 800c672:	77fb      	strb	r3, [r7, #31]
 800c674:	e14a      	b.n	800c90c <UART_SetConfig+0x348>
 800c676:	2308      	movs	r3, #8
 800c678:	77fb      	strb	r3, [r7, #31]
 800c67a:	e147      	b.n	800c90c <UART_SetConfig+0x348>
 800c67c:	2310      	movs	r3, #16
 800c67e:	77fb      	strb	r3, [r7, #31]
 800c680:	e144      	b.n	800c90c <UART_SetConfig+0x348>
 800c682:	687b      	ldr	r3, [r7, #4]
 800c684:	681b      	ldr	r3, [r3, #0]
 800c686:	4a83      	ldr	r2, [pc, #524]	@ (800c894 <UART_SetConfig+0x2d0>)
 800c688:	4293      	cmp	r3, r2
 800c68a:	d132      	bne.n	800c6f2 <UART_SetConfig+0x12e>
 800c68c:	4b80      	ldr	r3, [pc, #512]	@ (800c890 <UART_SetConfig+0x2cc>)
 800c68e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c692:	f003 030c 	and.w	r3, r3, #12
 800c696:	2b0c      	cmp	r3, #12
 800c698:	d828      	bhi.n	800c6ec <UART_SetConfig+0x128>
 800c69a:	a201      	add	r2, pc, #4	@ (adr r2, 800c6a0 <UART_SetConfig+0xdc>)
 800c69c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c6a0:	0800c6d5 	.word	0x0800c6d5
 800c6a4:	0800c6ed 	.word	0x0800c6ed
 800c6a8:	0800c6ed 	.word	0x0800c6ed
 800c6ac:	0800c6ed 	.word	0x0800c6ed
 800c6b0:	0800c6e1 	.word	0x0800c6e1
 800c6b4:	0800c6ed 	.word	0x0800c6ed
 800c6b8:	0800c6ed 	.word	0x0800c6ed
 800c6bc:	0800c6ed 	.word	0x0800c6ed
 800c6c0:	0800c6db 	.word	0x0800c6db
 800c6c4:	0800c6ed 	.word	0x0800c6ed
 800c6c8:	0800c6ed 	.word	0x0800c6ed
 800c6cc:	0800c6ed 	.word	0x0800c6ed
 800c6d0:	0800c6e7 	.word	0x0800c6e7
 800c6d4:	2300      	movs	r3, #0
 800c6d6:	77fb      	strb	r3, [r7, #31]
 800c6d8:	e118      	b.n	800c90c <UART_SetConfig+0x348>
 800c6da:	2302      	movs	r3, #2
 800c6dc:	77fb      	strb	r3, [r7, #31]
 800c6de:	e115      	b.n	800c90c <UART_SetConfig+0x348>
 800c6e0:	2304      	movs	r3, #4
 800c6e2:	77fb      	strb	r3, [r7, #31]
 800c6e4:	e112      	b.n	800c90c <UART_SetConfig+0x348>
 800c6e6:	2308      	movs	r3, #8
 800c6e8:	77fb      	strb	r3, [r7, #31]
 800c6ea:	e10f      	b.n	800c90c <UART_SetConfig+0x348>
 800c6ec:	2310      	movs	r3, #16
 800c6ee:	77fb      	strb	r3, [r7, #31]
 800c6f0:	e10c      	b.n	800c90c <UART_SetConfig+0x348>
 800c6f2:	687b      	ldr	r3, [r7, #4]
 800c6f4:	681b      	ldr	r3, [r3, #0]
 800c6f6:	4a68      	ldr	r2, [pc, #416]	@ (800c898 <UART_SetConfig+0x2d4>)
 800c6f8:	4293      	cmp	r3, r2
 800c6fa:	d120      	bne.n	800c73e <UART_SetConfig+0x17a>
 800c6fc:	4b64      	ldr	r3, [pc, #400]	@ (800c890 <UART_SetConfig+0x2cc>)
 800c6fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c702:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800c706:	2b30      	cmp	r3, #48	@ 0x30
 800c708:	d013      	beq.n	800c732 <UART_SetConfig+0x16e>
 800c70a:	2b30      	cmp	r3, #48	@ 0x30
 800c70c:	d814      	bhi.n	800c738 <UART_SetConfig+0x174>
 800c70e:	2b20      	cmp	r3, #32
 800c710:	d009      	beq.n	800c726 <UART_SetConfig+0x162>
 800c712:	2b20      	cmp	r3, #32
 800c714:	d810      	bhi.n	800c738 <UART_SetConfig+0x174>
 800c716:	2b00      	cmp	r3, #0
 800c718:	d002      	beq.n	800c720 <UART_SetConfig+0x15c>
 800c71a:	2b10      	cmp	r3, #16
 800c71c:	d006      	beq.n	800c72c <UART_SetConfig+0x168>
 800c71e:	e00b      	b.n	800c738 <UART_SetConfig+0x174>
 800c720:	2300      	movs	r3, #0
 800c722:	77fb      	strb	r3, [r7, #31]
 800c724:	e0f2      	b.n	800c90c <UART_SetConfig+0x348>
 800c726:	2302      	movs	r3, #2
 800c728:	77fb      	strb	r3, [r7, #31]
 800c72a:	e0ef      	b.n	800c90c <UART_SetConfig+0x348>
 800c72c:	2304      	movs	r3, #4
 800c72e:	77fb      	strb	r3, [r7, #31]
 800c730:	e0ec      	b.n	800c90c <UART_SetConfig+0x348>
 800c732:	2308      	movs	r3, #8
 800c734:	77fb      	strb	r3, [r7, #31]
 800c736:	e0e9      	b.n	800c90c <UART_SetConfig+0x348>
 800c738:	2310      	movs	r3, #16
 800c73a:	77fb      	strb	r3, [r7, #31]
 800c73c:	e0e6      	b.n	800c90c <UART_SetConfig+0x348>
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	681b      	ldr	r3, [r3, #0]
 800c742:	4a56      	ldr	r2, [pc, #344]	@ (800c89c <UART_SetConfig+0x2d8>)
 800c744:	4293      	cmp	r3, r2
 800c746:	d120      	bne.n	800c78a <UART_SetConfig+0x1c6>
 800c748:	4b51      	ldr	r3, [pc, #324]	@ (800c890 <UART_SetConfig+0x2cc>)
 800c74a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c74e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800c752:	2bc0      	cmp	r3, #192	@ 0xc0
 800c754:	d013      	beq.n	800c77e <UART_SetConfig+0x1ba>
 800c756:	2bc0      	cmp	r3, #192	@ 0xc0
 800c758:	d814      	bhi.n	800c784 <UART_SetConfig+0x1c0>
 800c75a:	2b80      	cmp	r3, #128	@ 0x80
 800c75c:	d009      	beq.n	800c772 <UART_SetConfig+0x1ae>
 800c75e:	2b80      	cmp	r3, #128	@ 0x80
 800c760:	d810      	bhi.n	800c784 <UART_SetConfig+0x1c0>
 800c762:	2b00      	cmp	r3, #0
 800c764:	d002      	beq.n	800c76c <UART_SetConfig+0x1a8>
 800c766:	2b40      	cmp	r3, #64	@ 0x40
 800c768:	d006      	beq.n	800c778 <UART_SetConfig+0x1b4>
 800c76a:	e00b      	b.n	800c784 <UART_SetConfig+0x1c0>
 800c76c:	2300      	movs	r3, #0
 800c76e:	77fb      	strb	r3, [r7, #31]
 800c770:	e0cc      	b.n	800c90c <UART_SetConfig+0x348>
 800c772:	2302      	movs	r3, #2
 800c774:	77fb      	strb	r3, [r7, #31]
 800c776:	e0c9      	b.n	800c90c <UART_SetConfig+0x348>
 800c778:	2304      	movs	r3, #4
 800c77a:	77fb      	strb	r3, [r7, #31]
 800c77c:	e0c6      	b.n	800c90c <UART_SetConfig+0x348>
 800c77e:	2308      	movs	r3, #8
 800c780:	77fb      	strb	r3, [r7, #31]
 800c782:	e0c3      	b.n	800c90c <UART_SetConfig+0x348>
 800c784:	2310      	movs	r3, #16
 800c786:	77fb      	strb	r3, [r7, #31]
 800c788:	e0c0      	b.n	800c90c <UART_SetConfig+0x348>
 800c78a:	687b      	ldr	r3, [r7, #4]
 800c78c:	681b      	ldr	r3, [r3, #0]
 800c78e:	4a44      	ldr	r2, [pc, #272]	@ (800c8a0 <UART_SetConfig+0x2dc>)
 800c790:	4293      	cmp	r3, r2
 800c792:	d125      	bne.n	800c7e0 <UART_SetConfig+0x21c>
 800c794:	4b3e      	ldr	r3, [pc, #248]	@ (800c890 <UART_SetConfig+0x2cc>)
 800c796:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c79a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c79e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c7a2:	d017      	beq.n	800c7d4 <UART_SetConfig+0x210>
 800c7a4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c7a8:	d817      	bhi.n	800c7da <UART_SetConfig+0x216>
 800c7aa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c7ae:	d00b      	beq.n	800c7c8 <UART_SetConfig+0x204>
 800c7b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c7b4:	d811      	bhi.n	800c7da <UART_SetConfig+0x216>
 800c7b6:	2b00      	cmp	r3, #0
 800c7b8:	d003      	beq.n	800c7c2 <UART_SetConfig+0x1fe>
 800c7ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c7be:	d006      	beq.n	800c7ce <UART_SetConfig+0x20a>
 800c7c0:	e00b      	b.n	800c7da <UART_SetConfig+0x216>
 800c7c2:	2300      	movs	r3, #0
 800c7c4:	77fb      	strb	r3, [r7, #31]
 800c7c6:	e0a1      	b.n	800c90c <UART_SetConfig+0x348>
 800c7c8:	2302      	movs	r3, #2
 800c7ca:	77fb      	strb	r3, [r7, #31]
 800c7cc:	e09e      	b.n	800c90c <UART_SetConfig+0x348>
 800c7ce:	2304      	movs	r3, #4
 800c7d0:	77fb      	strb	r3, [r7, #31]
 800c7d2:	e09b      	b.n	800c90c <UART_SetConfig+0x348>
 800c7d4:	2308      	movs	r3, #8
 800c7d6:	77fb      	strb	r3, [r7, #31]
 800c7d8:	e098      	b.n	800c90c <UART_SetConfig+0x348>
 800c7da:	2310      	movs	r3, #16
 800c7dc:	77fb      	strb	r3, [r7, #31]
 800c7de:	e095      	b.n	800c90c <UART_SetConfig+0x348>
 800c7e0:	687b      	ldr	r3, [r7, #4]
 800c7e2:	681b      	ldr	r3, [r3, #0]
 800c7e4:	4a2f      	ldr	r2, [pc, #188]	@ (800c8a4 <UART_SetConfig+0x2e0>)
 800c7e6:	4293      	cmp	r3, r2
 800c7e8:	d125      	bne.n	800c836 <UART_SetConfig+0x272>
 800c7ea:	4b29      	ldr	r3, [pc, #164]	@ (800c890 <UART_SetConfig+0x2cc>)
 800c7ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c7f0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800c7f4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800c7f8:	d017      	beq.n	800c82a <UART_SetConfig+0x266>
 800c7fa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800c7fe:	d817      	bhi.n	800c830 <UART_SetConfig+0x26c>
 800c800:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c804:	d00b      	beq.n	800c81e <UART_SetConfig+0x25a>
 800c806:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c80a:	d811      	bhi.n	800c830 <UART_SetConfig+0x26c>
 800c80c:	2b00      	cmp	r3, #0
 800c80e:	d003      	beq.n	800c818 <UART_SetConfig+0x254>
 800c810:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c814:	d006      	beq.n	800c824 <UART_SetConfig+0x260>
 800c816:	e00b      	b.n	800c830 <UART_SetConfig+0x26c>
 800c818:	2301      	movs	r3, #1
 800c81a:	77fb      	strb	r3, [r7, #31]
 800c81c:	e076      	b.n	800c90c <UART_SetConfig+0x348>
 800c81e:	2302      	movs	r3, #2
 800c820:	77fb      	strb	r3, [r7, #31]
 800c822:	e073      	b.n	800c90c <UART_SetConfig+0x348>
 800c824:	2304      	movs	r3, #4
 800c826:	77fb      	strb	r3, [r7, #31]
 800c828:	e070      	b.n	800c90c <UART_SetConfig+0x348>
 800c82a:	2308      	movs	r3, #8
 800c82c:	77fb      	strb	r3, [r7, #31]
 800c82e:	e06d      	b.n	800c90c <UART_SetConfig+0x348>
 800c830:	2310      	movs	r3, #16
 800c832:	77fb      	strb	r3, [r7, #31]
 800c834:	e06a      	b.n	800c90c <UART_SetConfig+0x348>
 800c836:	687b      	ldr	r3, [r7, #4]
 800c838:	681b      	ldr	r3, [r3, #0]
 800c83a:	4a1b      	ldr	r2, [pc, #108]	@ (800c8a8 <UART_SetConfig+0x2e4>)
 800c83c:	4293      	cmp	r3, r2
 800c83e:	d138      	bne.n	800c8b2 <UART_SetConfig+0x2ee>
 800c840:	4b13      	ldr	r3, [pc, #76]	@ (800c890 <UART_SetConfig+0x2cc>)
 800c842:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c846:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800c84a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800c84e:	d017      	beq.n	800c880 <UART_SetConfig+0x2bc>
 800c850:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800c854:	d82a      	bhi.n	800c8ac <UART_SetConfig+0x2e8>
 800c856:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c85a:	d00b      	beq.n	800c874 <UART_SetConfig+0x2b0>
 800c85c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c860:	d824      	bhi.n	800c8ac <UART_SetConfig+0x2e8>
 800c862:	2b00      	cmp	r3, #0
 800c864:	d003      	beq.n	800c86e <UART_SetConfig+0x2aa>
 800c866:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c86a:	d006      	beq.n	800c87a <UART_SetConfig+0x2b6>
 800c86c:	e01e      	b.n	800c8ac <UART_SetConfig+0x2e8>
 800c86e:	2300      	movs	r3, #0
 800c870:	77fb      	strb	r3, [r7, #31]
 800c872:	e04b      	b.n	800c90c <UART_SetConfig+0x348>
 800c874:	2302      	movs	r3, #2
 800c876:	77fb      	strb	r3, [r7, #31]
 800c878:	e048      	b.n	800c90c <UART_SetConfig+0x348>
 800c87a:	2304      	movs	r3, #4
 800c87c:	77fb      	strb	r3, [r7, #31]
 800c87e:	e045      	b.n	800c90c <UART_SetConfig+0x348>
 800c880:	2308      	movs	r3, #8
 800c882:	77fb      	strb	r3, [r7, #31]
 800c884:	e042      	b.n	800c90c <UART_SetConfig+0x348>
 800c886:	bf00      	nop
 800c888:	efff69f3 	.word	0xefff69f3
 800c88c:	40011000 	.word	0x40011000
 800c890:	40023800 	.word	0x40023800
 800c894:	40004400 	.word	0x40004400
 800c898:	40004800 	.word	0x40004800
 800c89c:	40004c00 	.word	0x40004c00
 800c8a0:	40005000 	.word	0x40005000
 800c8a4:	40011400 	.word	0x40011400
 800c8a8:	40007800 	.word	0x40007800
 800c8ac:	2310      	movs	r3, #16
 800c8ae:	77fb      	strb	r3, [r7, #31]
 800c8b0:	e02c      	b.n	800c90c <UART_SetConfig+0x348>
 800c8b2:	687b      	ldr	r3, [r7, #4]
 800c8b4:	681b      	ldr	r3, [r3, #0]
 800c8b6:	4a72      	ldr	r2, [pc, #456]	@ (800ca80 <UART_SetConfig+0x4bc>)
 800c8b8:	4293      	cmp	r3, r2
 800c8ba:	d125      	bne.n	800c908 <UART_SetConfig+0x344>
 800c8bc:	4b71      	ldr	r3, [pc, #452]	@ (800ca84 <UART_SetConfig+0x4c0>)
 800c8be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c8c2:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800c8c6:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800c8ca:	d017      	beq.n	800c8fc <UART_SetConfig+0x338>
 800c8cc:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800c8d0:	d817      	bhi.n	800c902 <UART_SetConfig+0x33e>
 800c8d2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c8d6:	d00b      	beq.n	800c8f0 <UART_SetConfig+0x32c>
 800c8d8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c8dc:	d811      	bhi.n	800c902 <UART_SetConfig+0x33e>
 800c8de:	2b00      	cmp	r3, #0
 800c8e0:	d003      	beq.n	800c8ea <UART_SetConfig+0x326>
 800c8e2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c8e6:	d006      	beq.n	800c8f6 <UART_SetConfig+0x332>
 800c8e8:	e00b      	b.n	800c902 <UART_SetConfig+0x33e>
 800c8ea:	2300      	movs	r3, #0
 800c8ec:	77fb      	strb	r3, [r7, #31]
 800c8ee:	e00d      	b.n	800c90c <UART_SetConfig+0x348>
 800c8f0:	2302      	movs	r3, #2
 800c8f2:	77fb      	strb	r3, [r7, #31]
 800c8f4:	e00a      	b.n	800c90c <UART_SetConfig+0x348>
 800c8f6:	2304      	movs	r3, #4
 800c8f8:	77fb      	strb	r3, [r7, #31]
 800c8fa:	e007      	b.n	800c90c <UART_SetConfig+0x348>
 800c8fc:	2308      	movs	r3, #8
 800c8fe:	77fb      	strb	r3, [r7, #31]
 800c900:	e004      	b.n	800c90c <UART_SetConfig+0x348>
 800c902:	2310      	movs	r3, #16
 800c904:	77fb      	strb	r3, [r7, #31]
 800c906:	e001      	b.n	800c90c <UART_SetConfig+0x348>
 800c908:	2310      	movs	r3, #16
 800c90a:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c90c:	687b      	ldr	r3, [r7, #4]
 800c90e:	69db      	ldr	r3, [r3, #28]
 800c910:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c914:	d15b      	bne.n	800c9ce <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800c916:	7ffb      	ldrb	r3, [r7, #31]
 800c918:	2b08      	cmp	r3, #8
 800c91a:	d828      	bhi.n	800c96e <UART_SetConfig+0x3aa>
 800c91c:	a201      	add	r2, pc, #4	@ (adr r2, 800c924 <UART_SetConfig+0x360>)
 800c91e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c922:	bf00      	nop
 800c924:	0800c949 	.word	0x0800c949
 800c928:	0800c951 	.word	0x0800c951
 800c92c:	0800c959 	.word	0x0800c959
 800c930:	0800c96f 	.word	0x0800c96f
 800c934:	0800c95f 	.word	0x0800c95f
 800c938:	0800c96f 	.word	0x0800c96f
 800c93c:	0800c96f 	.word	0x0800c96f
 800c940:	0800c96f 	.word	0x0800c96f
 800c944:	0800c967 	.word	0x0800c967
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c948:	f7fc f9bc 	bl	8008cc4 <HAL_RCC_GetPCLK1Freq>
 800c94c:	61b8      	str	r0, [r7, #24]
        break;
 800c94e:	e013      	b.n	800c978 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c950:	f7fc f9cc 	bl	8008cec <HAL_RCC_GetPCLK2Freq>
 800c954:	61b8      	str	r0, [r7, #24]
        break;
 800c956:	e00f      	b.n	800c978 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c958:	4b4b      	ldr	r3, [pc, #300]	@ (800ca88 <UART_SetConfig+0x4c4>)
 800c95a:	61bb      	str	r3, [r7, #24]
        break;
 800c95c:	e00c      	b.n	800c978 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c95e:	f7fc f89f 	bl	8008aa0 <HAL_RCC_GetSysClockFreq>
 800c962:	61b8      	str	r0, [r7, #24]
        break;
 800c964:	e008      	b.n	800c978 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c966:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c96a:	61bb      	str	r3, [r7, #24]
        break;
 800c96c:	e004      	b.n	800c978 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800c96e:	2300      	movs	r3, #0
 800c970:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800c972:	2301      	movs	r3, #1
 800c974:	77bb      	strb	r3, [r7, #30]
        break;
 800c976:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800c978:	69bb      	ldr	r3, [r7, #24]
 800c97a:	2b00      	cmp	r3, #0
 800c97c:	d074      	beq.n	800ca68 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800c97e:	69bb      	ldr	r3, [r7, #24]
 800c980:	005a      	lsls	r2, r3, #1
 800c982:	687b      	ldr	r3, [r7, #4]
 800c984:	685b      	ldr	r3, [r3, #4]
 800c986:	085b      	lsrs	r3, r3, #1
 800c988:	441a      	add	r2, r3
 800c98a:	687b      	ldr	r3, [r7, #4]
 800c98c:	685b      	ldr	r3, [r3, #4]
 800c98e:	fbb2 f3f3 	udiv	r3, r2, r3
 800c992:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c994:	693b      	ldr	r3, [r7, #16]
 800c996:	2b0f      	cmp	r3, #15
 800c998:	d916      	bls.n	800c9c8 <UART_SetConfig+0x404>
 800c99a:	693b      	ldr	r3, [r7, #16]
 800c99c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c9a0:	d212      	bcs.n	800c9c8 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800c9a2:	693b      	ldr	r3, [r7, #16]
 800c9a4:	b29b      	uxth	r3, r3
 800c9a6:	f023 030f 	bic.w	r3, r3, #15
 800c9aa:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800c9ac:	693b      	ldr	r3, [r7, #16]
 800c9ae:	085b      	lsrs	r3, r3, #1
 800c9b0:	b29b      	uxth	r3, r3
 800c9b2:	f003 0307 	and.w	r3, r3, #7
 800c9b6:	b29a      	uxth	r2, r3
 800c9b8:	89fb      	ldrh	r3, [r7, #14]
 800c9ba:	4313      	orrs	r3, r2
 800c9bc:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800c9be:	687b      	ldr	r3, [r7, #4]
 800c9c0:	681b      	ldr	r3, [r3, #0]
 800c9c2:	89fa      	ldrh	r2, [r7, #14]
 800c9c4:	60da      	str	r2, [r3, #12]
 800c9c6:	e04f      	b.n	800ca68 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800c9c8:	2301      	movs	r3, #1
 800c9ca:	77bb      	strb	r3, [r7, #30]
 800c9cc:	e04c      	b.n	800ca68 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800c9ce:	7ffb      	ldrb	r3, [r7, #31]
 800c9d0:	2b08      	cmp	r3, #8
 800c9d2:	d828      	bhi.n	800ca26 <UART_SetConfig+0x462>
 800c9d4:	a201      	add	r2, pc, #4	@ (adr r2, 800c9dc <UART_SetConfig+0x418>)
 800c9d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c9da:	bf00      	nop
 800c9dc:	0800ca01 	.word	0x0800ca01
 800c9e0:	0800ca09 	.word	0x0800ca09
 800c9e4:	0800ca11 	.word	0x0800ca11
 800c9e8:	0800ca27 	.word	0x0800ca27
 800c9ec:	0800ca17 	.word	0x0800ca17
 800c9f0:	0800ca27 	.word	0x0800ca27
 800c9f4:	0800ca27 	.word	0x0800ca27
 800c9f8:	0800ca27 	.word	0x0800ca27
 800c9fc:	0800ca1f 	.word	0x0800ca1f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ca00:	f7fc f960 	bl	8008cc4 <HAL_RCC_GetPCLK1Freq>
 800ca04:	61b8      	str	r0, [r7, #24]
        break;
 800ca06:	e013      	b.n	800ca30 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ca08:	f7fc f970 	bl	8008cec <HAL_RCC_GetPCLK2Freq>
 800ca0c:	61b8      	str	r0, [r7, #24]
        break;
 800ca0e:	e00f      	b.n	800ca30 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ca10:	4b1d      	ldr	r3, [pc, #116]	@ (800ca88 <UART_SetConfig+0x4c4>)
 800ca12:	61bb      	str	r3, [r7, #24]
        break;
 800ca14:	e00c      	b.n	800ca30 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ca16:	f7fc f843 	bl	8008aa0 <HAL_RCC_GetSysClockFreq>
 800ca1a:	61b8      	str	r0, [r7, #24]
        break;
 800ca1c:	e008      	b.n	800ca30 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ca1e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ca22:	61bb      	str	r3, [r7, #24]
        break;
 800ca24:	e004      	b.n	800ca30 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800ca26:	2300      	movs	r3, #0
 800ca28:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800ca2a:	2301      	movs	r3, #1
 800ca2c:	77bb      	strb	r3, [r7, #30]
        break;
 800ca2e:	bf00      	nop
    }

    if (pclk != 0U)
 800ca30:	69bb      	ldr	r3, [r7, #24]
 800ca32:	2b00      	cmp	r3, #0
 800ca34:	d018      	beq.n	800ca68 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800ca36:	687b      	ldr	r3, [r7, #4]
 800ca38:	685b      	ldr	r3, [r3, #4]
 800ca3a:	085a      	lsrs	r2, r3, #1
 800ca3c:	69bb      	ldr	r3, [r7, #24]
 800ca3e:	441a      	add	r2, r3
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	685b      	ldr	r3, [r3, #4]
 800ca44:	fbb2 f3f3 	udiv	r3, r2, r3
 800ca48:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ca4a:	693b      	ldr	r3, [r7, #16]
 800ca4c:	2b0f      	cmp	r3, #15
 800ca4e:	d909      	bls.n	800ca64 <UART_SetConfig+0x4a0>
 800ca50:	693b      	ldr	r3, [r7, #16]
 800ca52:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ca56:	d205      	bcs.n	800ca64 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800ca58:	693b      	ldr	r3, [r7, #16]
 800ca5a:	b29a      	uxth	r2, r3
 800ca5c:	687b      	ldr	r3, [r7, #4]
 800ca5e:	681b      	ldr	r3, [r3, #0]
 800ca60:	60da      	str	r2, [r3, #12]
 800ca62:	e001      	b.n	800ca68 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800ca64:	2301      	movs	r3, #1
 800ca66:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	2200      	movs	r2, #0
 800ca6c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800ca6e:	687b      	ldr	r3, [r7, #4]
 800ca70:	2200      	movs	r2, #0
 800ca72:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800ca74:	7fbb      	ldrb	r3, [r7, #30]
}
 800ca76:	4618      	mov	r0, r3
 800ca78:	3720      	adds	r7, #32
 800ca7a:	46bd      	mov	sp, r7
 800ca7c:	bd80      	pop	{r7, pc}
 800ca7e:	bf00      	nop
 800ca80:	40007c00 	.word	0x40007c00
 800ca84:	40023800 	.word	0x40023800
 800ca88:	00f42400 	.word	0x00f42400

0800ca8c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800ca8c:	b480      	push	{r7}
 800ca8e:	b083      	sub	sp, #12
 800ca90:	af00      	add	r7, sp, #0
 800ca92:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800ca94:	687b      	ldr	r3, [r7, #4]
 800ca96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ca98:	f003 0308 	and.w	r3, r3, #8
 800ca9c:	2b00      	cmp	r3, #0
 800ca9e:	d00a      	beq.n	800cab6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	681b      	ldr	r3, [r3, #0]
 800caa4:	685b      	ldr	r3, [r3, #4]
 800caa6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800caaa:	687b      	ldr	r3, [r7, #4]
 800caac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800caae:	687b      	ldr	r3, [r7, #4]
 800cab0:	681b      	ldr	r3, [r3, #0]
 800cab2:	430a      	orrs	r2, r1
 800cab4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800cab6:	687b      	ldr	r3, [r7, #4]
 800cab8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800caba:	f003 0301 	and.w	r3, r3, #1
 800cabe:	2b00      	cmp	r3, #0
 800cac0:	d00a      	beq.n	800cad8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800cac2:	687b      	ldr	r3, [r7, #4]
 800cac4:	681b      	ldr	r3, [r3, #0]
 800cac6:	685b      	ldr	r3, [r3, #4]
 800cac8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800cacc:	687b      	ldr	r3, [r7, #4]
 800cace:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800cad0:	687b      	ldr	r3, [r7, #4]
 800cad2:	681b      	ldr	r3, [r3, #0]
 800cad4:	430a      	orrs	r2, r1
 800cad6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800cad8:	687b      	ldr	r3, [r7, #4]
 800cada:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cadc:	f003 0302 	and.w	r3, r3, #2
 800cae0:	2b00      	cmp	r3, #0
 800cae2:	d00a      	beq.n	800cafa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	681b      	ldr	r3, [r3, #0]
 800cae8:	685b      	ldr	r3, [r3, #4]
 800caea:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800caee:	687b      	ldr	r3, [r7, #4]
 800caf0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800caf2:	687b      	ldr	r3, [r7, #4]
 800caf4:	681b      	ldr	r3, [r3, #0]
 800caf6:	430a      	orrs	r2, r1
 800caf8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800cafa:	687b      	ldr	r3, [r7, #4]
 800cafc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cafe:	f003 0304 	and.w	r3, r3, #4
 800cb02:	2b00      	cmp	r3, #0
 800cb04:	d00a      	beq.n	800cb1c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800cb06:	687b      	ldr	r3, [r7, #4]
 800cb08:	681b      	ldr	r3, [r3, #0]
 800cb0a:	685b      	ldr	r3, [r3, #4]
 800cb0c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800cb10:	687b      	ldr	r3, [r7, #4]
 800cb12:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	681b      	ldr	r3, [r3, #0]
 800cb18:	430a      	orrs	r2, r1
 800cb1a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800cb1c:	687b      	ldr	r3, [r7, #4]
 800cb1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cb20:	f003 0310 	and.w	r3, r3, #16
 800cb24:	2b00      	cmp	r3, #0
 800cb26:	d00a      	beq.n	800cb3e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800cb28:	687b      	ldr	r3, [r7, #4]
 800cb2a:	681b      	ldr	r3, [r3, #0]
 800cb2c:	689b      	ldr	r3, [r3, #8]
 800cb2e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800cb32:	687b      	ldr	r3, [r7, #4]
 800cb34:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800cb36:	687b      	ldr	r3, [r7, #4]
 800cb38:	681b      	ldr	r3, [r3, #0]
 800cb3a:	430a      	orrs	r2, r1
 800cb3c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800cb3e:	687b      	ldr	r3, [r7, #4]
 800cb40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cb42:	f003 0320 	and.w	r3, r3, #32
 800cb46:	2b00      	cmp	r3, #0
 800cb48:	d00a      	beq.n	800cb60 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800cb4a:	687b      	ldr	r3, [r7, #4]
 800cb4c:	681b      	ldr	r3, [r3, #0]
 800cb4e:	689b      	ldr	r3, [r3, #8]
 800cb50:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800cb58:	687b      	ldr	r3, [r7, #4]
 800cb5a:	681b      	ldr	r3, [r3, #0]
 800cb5c:	430a      	orrs	r2, r1
 800cb5e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800cb60:	687b      	ldr	r3, [r7, #4]
 800cb62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cb64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cb68:	2b00      	cmp	r3, #0
 800cb6a:	d01a      	beq.n	800cba2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800cb6c:	687b      	ldr	r3, [r7, #4]
 800cb6e:	681b      	ldr	r3, [r3, #0]
 800cb70:	685b      	ldr	r3, [r3, #4]
 800cb72:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800cb76:	687b      	ldr	r3, [r7, #4]
 800cb78:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	681b      	ldr	r3, [r3, #0]
 800cb7e:	430a      	orrs	r2, r1
 800cb80:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800cb82:	687b      	ldr	r3, [r7, #4]
 800cb84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cb86:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800cb8a:	d10a      	bne.n	800cba2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	681b      	ldr	r3, [r3, #0]
 800cb90:	685b      	ldr	r3, [r3, #4]
 800cb92:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800cb96:	687b      	ldr	r3, [r7, #4]
 800cb98:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800cb9a:	687b      	ldr	r3, [r7, #4]
 800cb9c:	681b      	ldr	r3, [r3, #0]
 800cb9e:	430a      	orrs	r2, r1
 800cba0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800cba2:	687b      	ldr	r3, [r7, #4]
 800cba4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cba6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cbaa:	2b00      	cmp	r3, #0
 800cbac:	d00a      	beq.n	800cbc4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	681b      	ldr	r3, [r3, #0]
 800cbb2:	685b      	ldr	r3, [r3, #4]
 800cbb4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800cbb8:	687b      	ldr	r3, [r7, #4]
 800cbba:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800cbbc:	687b      	ldr	r3, [r7, #4]
 800cbbe:	681b      	ldr	r3, [r3, #0]
 800cbc0:	430a      	orrs	r2, r1
 800cbc2:	605a      	str	r2, [r3, #4]
  }
}
 800cbc4:	bf00      	nop
 800cbc6:	370c      	adds	r7, #12
 800cbc8:	46bd      	mov	sp, r7
 800cbca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbce:	4770      	bx	lr

0800cbd0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800cbd0:	b580      	push	{r7, lr}
 800cbd2:	b08c      	sub	sp, #48	@ 0x30
 800cbd4:	af02      	add	r7, sp, #8
 800cbd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	2200      	movs	r2, #0
 800cbdc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800cbe0:	f7f5 fdd6 	bl	8002790 <HAL_GetTick>
 800cbe4:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800cbe6:	687b      	ldr	r3, [r7, #4]
 800cbe8:	681b      	ldr	r3, [r3, #0]
 800cbea:	681b      	ldr	r3, [r3, #0]
 800cbec:	f003 0308 	and.w	r3, r3, #8
 800cbf0:	2b08      	cmp	r3, #8
 800cbf2:	d12e      	bne.n	800cc52 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800cbf4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800cbf8:	9300      	str	r3, [sp, #0]
 800cbfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cbfc:	2200      	movs	r2, #0
 800cbfe:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800cc02:	6878      	ldr	r0, [r7, #4]
 800cc04:	f000 f83b 	bl	800cc7e <UART_WaitOnFlagUntilTimeout>
 800cc08:	4603      	mov	r3, r0
 800cc0a:	2b00      	cmp	r3, #0
 800cc0c:	d021      	beq.n	800cc52 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800cc0e:	687b      	ldr	r3, [r7, #4]
 800cc10:	681b      	ldr	r3, [r3, #0]
 800cc12:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc14:	693b      	ldr	r3, [r7, #16]
 800cc16:	e853 3f00 	ldrex	r3, [r3]
 800cc1a:	60fb      	str	r3, [r7, #12]
   return(result);
 800cc1c:	68fb      	ldr	r3, [r7, #12]
 800cc1e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800cc22:	623b      	str	r3, [r7, #32]
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	681b      	ldr	r3, [r3, #0]
 800cc28:	461a      	mov	r2, r3
 800cc2a:	6a3b      	ldr	r3, [r7, #32]
 800cc2c:	61fb      	str	r3, [r7, #28]
 800cc2e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cc30:	69b9      	ldr	r1, [r7, #24]
 800cc32:	69fa      	ldr	r2, [r7, #28]
 800cc34:	e841 2300 	strex	r3, r2, [r1]
 800cc38:	617b      	str	r3, [r7, #20]
   return(result);
 800cc3a:	697b      	ldr	r3, [r7, #20]
 800cc3c:	2b00      	cmp	r3, #0
 800cc3e:	d1e6      	bne.n	800cc0e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800cc40:	687b      	ldr	r3, [r7, #4]
 800cc42:	2220      	movs	r2, #32
 800cc44:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800cc46:	687b      	ldr	r3, [r7, #4]
 800cc48:	2200      	movs	r2, #0
 800cc4a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800cc4e:	2303      	movs	r3, #3
 800cc50:	e011      	b.n	800cc76 <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	2220      	movs	r2, #32
 800cc56:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	2220      	movs	r2, #32
 800cc5c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cc60:	687b      	ldr	r3, [r7, #4]
 800cc62:	2200      	movs	r2, #0
 800cc64:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800cc66:	687b      	ldr	r3, [r7, #4]
 800cc68:	2200      	movs	r2, #0
 800cc6a:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	2200      	movs	r2, #0
 800cc70:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800cc74:	2300      	movs	r3, #0
}
 800cc76:	4618      	mov	r0, r3
 800cc78:	3728      	adds	r7, #40	@ 0x28
 800cc7a:	46bd      	mov	sp, r7
 800cc7c:	bd80      	pop	{r7, pc}

0800cc7e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800cc7e:	b580      	push	{r7, lr}
 800cc80:	b084      	sub	sp, #16
 800cc82:	af00      	add	r7, sp, #0
 800cc84:	60f8      	str	r0, [r7, #12]
 800cc86:	60b9      	str	r1, [r7, #8]
 800cc88:	603b      	str	r3, [r7, #0]
 800cc8a:	4613      	mov	r3, r2
 800cc8c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800cc8e:	e04f      	b.n	800cd30 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800cc90:	69bb      	ldr	r3, [r7, #24]
 800cc92:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cc96:	d04b      	beq.n	800cd30 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800cc98:	f7f5 fd7a 	bl	8002790 <HAL_GetTick>
 800cc9c:	4602      	mov	r2, r0
 800cc9e:	683b      	ldr	r3, [r7, #0]
 800cca0:	1ad3      	subs	r3, r2, r3
 800cca2:	69ba      	ldr	r2, [r7, #24]
 800cca4:	429a      	cmp	r2, r3
 800cca6:	d302      	bcc.n	800ccae <UART_WaitOnFlagUntilTimeout+0x30>
 800cca8:	69bb      	ldr	r3, [r7, #24]
 800ccaa:	2b00      	cmp	r3, #0
 800ccac:	d101      	bne.n	800ccb2 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800ccae:	2303      	movs	r3, #3
 800ccb0:	e04e      	b.n	800cd50 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800ccb2:	68fb      	ldr	r3, [r7, #12]
 800ccb4:	681b      	ldr	r3, [r3, #0]
 800ccb6:	681b      	ldr	r3, [r3, #0]
 800ccb8:	f003 0304 	and.w	r3, r3, #4
 800ccbc:	2b00      	cmp	r3, #0
 800ccbe:	d037      	beq.n	800cd30 <UART_WaitOnFlagUntilTimeout+0xb2>
 800ccc0:	68bb      	ldr	r3, [r7, #8]
 800ccc2:	2b80      	cmp	r3, #128	@ 0x80
 800ccc4:	d034      	beq.n	800cd30 <UART_WaitOnFlagUntilTimeout+0xb2>
 800ccc6:	68bb      	ldr	r3, [r7, #8]
 800ccc8:	2b40      	cmp	r3, #64	@ 0x40
 800ccca:	d031      	beq.n	800cd30 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800cccc:	68fb      	ldr	r3, [r7, #12]
 800ccce:	681b      	ldr	r3, [r3, #0]
 800ccd0:	69db      	ldr	r3, [r3, #28]
 800ccd2:	f003 0308 	and.w	r3, r3, #8
 800ccd6:	2b08      	cmp	r3, #8
 800ccd8:	d110      	bne.n	800ccfc <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ccda:	68fb      	ldr	r3, [r7, #12]
 800ccdc:	681b      	ldr	r3, [r3, #0]
 800ccde:	2208      	movs	r2, #8
 800cce0:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800cce2:	68f8      	ldr	r0, [r7, #12]
 800cce4:	f000 f9c4 	bl	800d070 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800cce8:	68fb      	ldr	r3, [r7, #12]
 800ccea:	2208      	movs	r2, #8
 800ccec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ccf0:	68fb      	ldr	r3, [r7, #12]
 800ccf2:	2200      	movs	r2, #0
 800ccf4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800ccf8:	2301      	movs	r3, #1
 800ccfa:	e029      	b.n	800cd50 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800ccfc:	68fb      	ldr	r3, [r7, #12]
 800ccfe:	681b      	ldr	r3, [r3, #0]
 800cd00:	69db      	ldr	r3, [r3, #28]
 800cd02:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800cd06:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800cd0a:	d111      	bne.n	800cd30 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800cd0c:	68fb      	ldr	r3, [r7, #12]
 800cd0e:	681b      	ldr	r3, [r3, #0]
 800cd10:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800cd14:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800cd16:	68f8      	ldr	r0, [r7, #12]
 800cd18:	f000 f9aa 	bl	800d070 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800cd1c:	68fb      	ldr	r3, [r7, #12]
 800cd1e:	2220      	movs	r2, #32
 800cd20:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800cd24:	68fb      	ldr	r3, [r7, #12]
 800cd26:	2200      	movs	r2, #0
 800cd28:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800cd2c:	2303      	movs	r3, #3
 800cd2e:	e00f      	b.n	800cd50 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800cd30:	68fb      	ldr	r3, [r7, #12]
 800cd32:	681b      	ldr	r3, [r3, #0]
 800cd34:	69da      	ldr	r2, [r3, #28]
 800cd36:	68bb      	ldr	r3, [r7, #8]
 800cd38:	4013      	ands	r3, r2
 800cd3a:	68ba      	ldr	r2, [r7, #8]
 800cd3c:	429a      	cmp	r2, r3
 800cd3e:	bf0c      	ite	eq
 800cd40:	2301      	moveq	r3, #1
 800cd42:	2300      	movne	r3, #0
 800cd44:	b2db      	uxtb	r3, r3
 800cd46:	461a      	mov	r2, r3
 800cd48:	79fb      	ldrb	r3, [r7, #7]
 800cd4a:	429a      	cmp	r2, r3
 800cd4c:	d0a0      	beq.n	800cc90 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800cd4e:	2300      	movs	r3, #0
}
 800cd50:	4618      	mov	r0, r3
 800cd52:	3710      	adds	r7, #16
 800cd54:	46bd      	mov	sp, r7
 800cd56:	bd80      	pop	{r7, pc}

0800cd58 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800cd58:	b480      	push	{r7}
 800cd5a:	b097      	sub	sp, #92	@ 0x5c
 800cd5c:	af00      	add	r7, sp, #0
 800cd5e:	60f8      	str	r0, [r7, #12]
 800cd60:	60b9      	str	r1, [r7, #8]
 800cd62:	4613      	mov	r3, r2
 800cd64:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800cd66:	68fb      	ldr	r3, [r7, #12]
 800cd68:	68ba      	ldr	r2, [r7, #8]
 800cd6a:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 800cd6c:	68fb      	ldr	r3, [r7, #12]
 800cd6e:	88fa      	ldrh	r2, [r7, #6]
 800cd70:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 800cd74:	68fb      	ldr	r3, [r7, #12]
 800cd76:	88fa      	ldrh	r2, [r7, #6]
 800cd78:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 800cd7c:	68fb      	ldr	r3, [r7, #12]
 800cd7e:	2200      	movs	r2, #0
 800cd80:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800cd82:	68fb      	ldr	r3, [r7, #12]
 800cd84:	689b      	ldr	r3, [r3, #8]
 800cd86:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cd8a:	d10e      	bne.n	800cdaa <UART_Start_Receive_IT+0x52>
 800cd8c:	68fb      	ldr	r3, [r7, #12]
 800cd8e:	691b      	ldr	r3, [r3, #16]
 800cd90:	2b00      	cmp	r3, #0
 800cd92:	d105      	bne.n	800cda0 <UART_Start_Receive_IT+0x48>
 800cd94:	68fb      	ldr	r3, [r7, #12]
 800cd96:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800cd9a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800cd9e:	e02d      	b.n	800cdfc <UART_Start_Receive_IT+0xa4>
 800cda0:	68fb      	ldr	r3, [r7, #12]
 800cda2:	22ff      	movs	r2, #255	@ 0xff
 800cda4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800cda8:	e028      	b.n	800cdfc <UART_Start_Receive_IT+0xa4>
 800cdaa:	68fb      	ldr	r3, [r7, #12]
 800cdac:	689b      	ldr	r3, [r3, #8]
 800cdae:	2b00      	cmp	r3, #0
 800cdb0:	d10d      	bne.n	800cdce <UART_Start_Receive_IT+0x76>
 800cdb2:	68fb      	ldr	r3, [r7, #12]
 800cdb4:	691b      	ldr	r3, [r3, #16]
 800cdb6:	2b00      	cmp	r3, #0
 800cdb8:	d104      	bne.n	800cdc4 <UART_Start_Receive_IT+0x6c>
 800cdba:	68fb      	ldr	r3, [r7, #12]
 800cdbc:	22ff      	movs	r2, #255	@ 0xff
 800cdbe:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800cdc2:	e01b      	b.n	800cdfc <UART_Start_Receive_IT+0xa4>
 800cdc4:	68fb      	ldr	r3, [r7, #12]
 800cdc6:	227f      	movs	r2, #127	@ 0x7f
 800cdc8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800cdcc:	e016      	b.n	800cdfc <UART_Start_Receive_IT+0xa4>
 800cdce:	68fb      	ldr	r3, [r7, #12]
 800cdd0:	689b      	ldr	r3, [r3, #8]
 800cdd2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cdd6:	d10d      	bne.n	800cdf4 <UART_Start_Receive_IT+0x9c>
 800cdd8:	68fb      	ldr	r3, [r7, #12]
 800cdda:	691b      	ldr	r3, [r3, #16]
 800cddc:	2b00      	cmp	r3, #0
 800cdde:	d104      	bne.n	800cdea <UART_Start_Receive_IT+0x92>
 800cde0:	68fb      	ldr	r3, [r7, #12]
 800cde2:	227f      	movs	r2, #127	@ 0x7f
 800cde4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800cde8:	e008      	b.n	800cdfc <UART_Start_Receive_IT+0xa4>
 800cdea:	68fb      	ldr	r3, [r7, #12]
 800cdec:	223f      	movs	r2, #63	@ 0x3f
 800cdee:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800cdf2:	e003      	b.n	800cdfc <UART_Start_Receive_IT+0xa4>
 800cdf4:	68fb      	ldr	r3, [r7, #12]
 800cdf6:	2200      	movs	r2, #0
 800cdf8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cdfc:	68fb      	ldr	r3, [r7, #12]
 800cdfe:	2200      	movs	r2, #0
 800ce00:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800ce04:	68fb      	ldr	r3, [r7, #12]
 800ce06:	2222      	movs	r2, #34	@ 0x22
 800ce08:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ce0c:	68fb      	ldr	r3, [r7, #12]
 800ce0e:	681b      	ldr	r3, [r3, #0]
 800ce10:	3308      	adds	r3, #8
 800ce12:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce14:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ce16:	e853 3f00 	ldrex	r3, [r3]
 800ce1a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ce1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce1e:	f043 0301 	orr.w	r3, r3, #1
 800ce22:	657b      	str	r3, [r7, #84]	@ 0x54
 800ce24:	68fb      	ldr	r3, [r7, #12]
 800ce26:	681b      	ldr	r3, [r3, #0]
 800ce28:	3308      	adds	r3, #8
 800ce2a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800ce2c:	64ba      	str	r2, [r7, #72]	@ 0x48
 800ce2e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce30:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800ce32:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ce34:	e841 2300 	strex	r3, r2, [r1]
 800ce38:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800ce3a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ce3c:	2b00      	cmp	r3, #0
 800ce3e:	d1e5      	bne.n	800ce0c <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ce40:	68fb      	ldr	r3, [r7, #12]
 800ce42:	689b      	ldr	r3, [r3, #8]
 800ce44:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ce48:	d107      	bne.n	800ce5a <UART_Start_Receive_IT+0x102>
 800ce4a:	68fb      	ldr	r3, [r7, #12]
 800ce4c:	691b      	ldr	r3, [r3, #16]
 800ce4e:	2b00      	cmp	r3, #0
 800ce50:	d103      	bne.n	800ce5a <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800ce52:	68fb      	ldr	r3, [r7, #12]
 800ce54:	4a21      	ldr	r2, [pc, #132]	@ (800cedc <UART_Start_Receive_IT+0x184>)
 800ce56:	669a      	str	r2, [r3, #104]	@ 0x68
 800ce58:	e002      	b.n	800ce60 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800ce5a:	68fb      	ldr	r3, [r7, #12]
 800ce5c:	4a20      	ldr	r2, [pc, #128]	@ (800cee0 <UART_Start_Receive_IT+0x188>)
 800ce5e:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800ce60:	68fb      	ldr	r3, [r7, #12]
 800ce62:	691b      	ldr	r3, [r3, #16]
 800ce64:	2b00      	cmp	r3, #0
 800ce66:	d019      	beq.n	800ce9c <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800ce68:	68fb      	ldr	r3, [r7, #12]
 800ce6a:	681b      	ldr	r3, [r3, #0]
 800ce6c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce70:	e853 3f00 	ldrex	r3, [r3]
 800ce74:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ce76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce78:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800ce7c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ce7e:	68fb      	ldr	r3, [r7, #12]
 800ce80:	681b      	ldr	r3, [r3, #0]
 800ce82:	461a      	mov	r2, r3
 800ce84:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ce86:	637b      	str	r3, [r7, #52]	@ 0x34
 800ce88:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce8a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800ce8c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ce8e:	e841 2300 	strex	r3, r2, [r1]
 800ce92:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800ce94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce96:	2b00      	cmp	r3, #0
 800ce98:	d1e6      	bne.n	800ce68 <UART_Start_Receive_IT+0x110>
 800ce9a:	e018      	b.n	800cece <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800ce9c:	68fb      	ldr	r3, [r7, #12]
 800ce9e:	681b      	ldr	r3, [r3, #0]
 800cea0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cea2:	697b      	ldr	r3, [r7, #20]
 800cea4:	e853 3f00 	ldrex	r3, [r3]
 800cea8:	613b      	str	r3, [r7, #16]
   return(result);
 800ceaa:	693b      	ldr	r3, [r7, #16]
 800ceac:	f043 0320 	orr.w	r3, r3, #32
 800ceb0:	653b      	str	r3, [r7, #80]	@ 0x50
 800ceb2:	68fb      	ldr	r3, [r7, #12]
 800ceb4:	681b      	ldr	r3, [r3, #0]
 800ceb6:	461a      	mov	r2, r3
 800ceb8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ceba:	623b      	str	r3, [r7, #32]
 800cebc:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cebe:	69f9      	ldr	r1, [r7, #28]
 800cec0:	6a3a      	ldr	r2, [r7, #32]
 800cec2:	e841 2300 	strex	r3, r2, [r1]
 800cec6:	61bb      	str	r3, [r7, #24]
   return(result);
 800cec8:	69bb      	ldr	r3, [r7, #24]
 800ceca:	2b00      	cmp	r3, #0
 800cecc:	d1e6      	bne.n	800ce9c <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 800cece:	2300      	movs	r3, #0
}
 800ced0:	4618      	mov	r0, r3
 800ced2:	375c      	adds	r7, #92	@ 0x5c
 800ced4:	46bd      	mov	sp, r7
 800ced6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceda:	4770      	bx	lr
 800cedc:	0800d7cf 	.word	0x0800d7cf
 800cee0:	0800d627 	.word	0x0800d627

0800cee4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800cee4:	b580      	push	{r7, lr}
 800cee6:	b096      	sub	sp, #88	@ 0x58
 800cee8:	af00      	add	r7, sp, #0
 800ceea:	60f8      	str	r0, [r7, #12]
 800ceec:	60b9      	str	r1, [r7, #8]
 800ceee:	4613      	mov	r3, r2
 800cef0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800cef2:	68fb      	ldr	r3, [r7, #12]
 800cef4:	68ba      	ldr	r2, [r7, #8]
 800cef6:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 800cef8:	68fb      	ldr	r3, [r7, #12]
 800cefa:	88fa      	ldrh	r2, [r7, #6]
 800cefc:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cf00:	68fb      	ldr	r3, [r7, #12]
 800cf02:	2200      	movs	r2, #0
 800cf04:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800cf08:	68fb      	ldr	r3, [r7, #12]
 800cf0a:	2222      	movs	r2, #34	@ 0x22
 800cf0c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if (huart->hdmarx != NULL)
 800cf10:	68fb      	ldr	r3, [r7, #12]
 800cf12:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cf14:	2b00      	cmp	r3, #0
 800cf16:	d028      	beq.n	800cf6a <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800cf18:	68fb      	ldr	r3, [r7, #12]
 800cf1a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cf1c:	4a3e      	ldr	r2, [pc, #248]	@ (800d018 <UART_Start_Receive_DMA+0x134>)
 800cf1e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800cf20:	68fb      	ldr	r3, [r7, #12]
 800cf22:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cf24:	4a3d      	ldr	r2, [pc, #244]	@ (800d01c <UART_Start_Receive_DMA+0x138>)
 800cf26:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800cf28:	68fb      	ldr	r3, [r7, #12]
 800cf2a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cf2c:	4a3c      	ldr	r2, [pc, #240]	@ (800d020 <UART_Start_Receive_DMA+0x13c>)
 800cf2e:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800cf30:	68fb      	ldr	r3, [r7, #12]
 800cf32:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cf34:	2200      	movs	r2, #0
 800cf36:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800cf38:	68fb      	ldr	r3, [r7, #12]
 800cf3a:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 800cf3c:	68fb      	ldr	r3, [r7, #12]
 800cf3e:	681b      	ldr	r3, [r3, #0]
 800cf40:	3324      	adds	r3, #36	@ 0x24
 800cf42:	4619      	mov	r1, r3
 800cf44:	68fb      	ldr	r3, [r7, #12]
 800cf46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cf48:	461a      	mov	r2, r3
 800cf4a:	88fb      	ldrh	r3, [r7, #6]
 800cf4c:	f7f6 fec0 	bl	8003cd0 <HAL_DMA_Start_IT>
 800cf50:	4603      	mov	r3, r0
 800cf52:	2b00      	cmp	r3, #0
 800cf54:	d009      	beq.n	800cf6a <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800cf56:	68fb      	ldr	r3, [r7, #12]
 800cf58:	2210      	movs	r2, #16
 800cf5a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800cf5e:	68fb      	ldr	r3, [r7, #12]
 800cf60:	2220      	movs	r2, #32
 800cf62:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      return HAL_ERROR;
 800cf66:	2301      	movs	r3, #1
 800cf68:	e051      	b.n	800d00e <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800cf6a:	68fb      	ldr	r3, [r7, #12]
 800cf6c:	691b      	ldr	r3, [r3, #16]
 800cf6e:	2b00      	cmp	r3, #0
 800cf70:	d018      	beq.n	800cfa4 <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800cf72:	68fb      	ldr	r3, [r7, #12]
 800cf74:	681b      	ldr	r3, [r3, #0]
 800cf76:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cf7a:	e853 3f00 	ldrex	r3, [r3]
 800cf7e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800cf80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf82:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800cf86:	657b      	str	r3, [r7, #84]	@ 0x54
 800cf88:	68fb      	ldr	r3, [r7, #12]
 800cf8a:	681b      	ldr	r3, [r3, #0]
 800cf8c:	461a      	mov	r2, r3
 800cf8e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cf90:	64bb      	str	r3, [r7, #72]	@ 0x48
 800cf92:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf94:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800cf96:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800cf98:	e841 2300 	strex	r3, r2, [r1]
 800cf9c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800cf9e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cfa0:	2b00      	cmp	r3, #0
 800cfa2:	d1e6      	bne.n	800cf72 <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cfa4:	68fb      	ldr	r3, [r7, #12]
 800cfa6:	681b      	ldr	r3, [r3, #0]
 800cfa8:	3308      	adds	r3, #8
 800cfaa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cfac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cfae:	e853 3f00 	ldrex	r3, [r3]
 800cfb2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800cfb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cfb6:	f043 0301 	orr.w	r3, r3, #1
 800cfba:	653b      	str	r3, [r7, #80]	@ 0x50
 800cfbc:	68fb      	ldr	r3, [r7, #12]
 800cfbe:	681b      	ldr	r3, [r3, #0]
 800cfc0:	3308      	adds	r3, #8
 800cfc2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800cfc4:	637a      	str	r2, [r7, #52]	@ 0x34
 800cfc6:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cfc8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800cfca:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800cfcc:	e841 2300 	strex	r3, r2, [r1]
 800cfd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800cfd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cfd4:	2b00      	cmp	r3, #0
 800cfd6:	d1e5      	bne.n	800cfa4 <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cfd8:	68fb      	ldr	r3, [r7, #12]
 800cfda:	681b      	ldr	r3, [r3, #0]
 800cfdc:	3308      	adds	r3, #8
 800cfde:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cfe0:	697b      	ldr	r3, [r7, #20]
 800cfe2:	e853 3f00 	ldrex	r3, [r3]
 800cfe6:	613b      	str	r3, [r7, #16]
   return(result);
 800cfe8:	693b      	ldr	r3, [r7, #16]
 800cfea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cfee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cff0:	68fb      	ldr	r3, [r7, #12]
 800cff2:	681b      	ldr	r3, [r3, #0]
 800cff4:	3308      	adds	r3, #8
 800cff6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800cff8:	623a      	str	r2, [r7, #32]
 800cffa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cffc:	69f9      	ldr	r1, [r7, #28]
 800cffe:	6a3a      	ldr	r2, [r7, #32]
 800d000:	e841 2300 	strex	r3, r2, [r1]
 800d004:	61bb      	str	r3, [r7, #24]
   return(result);
 800d006:	69bb      	ldr	r3, [r7, #24]
 800d008:	2b00      	cmp	r3, #0
 800d00a:	d1e5      	bne.n	800cfd8 <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 800d00c:	2300      	movs	r3, #0
}
 800d00e:	4618      	mov	r0, r3
 800d010:	3758      	adds	r7, #88	@ 0x58
 800d012:	46bd      	mov	sp, r7
 800d014:	bd80      	pop	{r7, pc}
 800d016:	bf00      	nop
 800d018:	0800d1eb 	.word	0x0800d1eb
 800d01c:	0800d349 	.word	0x0800d349
 800d020:	0800d3bb 	.word	0x0800d3bb

0800d024 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800d024:	b480      	push	{r7}
 800d026:	b089      	sub	sp, #36	@ 0x24
 800d028:	af00      	add	r7, sp, #0
 800d02a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800d02c:	687b      	ldr	r3, [r7, #4]
 800d02e:	681b      	ldr	r3, [r3, #0]
 800d030:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d032:	68fb      	ldr	r3, [r7, #12]
 800d034:	e853 3f00 	ldrex	r3, [r3]
 800d038:	60bb      	str	r3, [r7, #8]
   return(result);
 800d03a:	68bb      	ldr	r3, [r7, #8]
 800d03c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800d040:	61fb      	str	r3, [r7, #28]
 800d042:	687b      	ldr	r3, [r7, #4]
 800d044:	681b      	ldr	r3, [r3, #0]
 800d046:	461a      	mov	r2, r3
 800d048:	69fb      	ldr	r3, [r7, #28]
 800d04a:	61bb      	str	r3, [r7, #24]
 800d04c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d04e:	6979      	ldr	r1, [r7, #20]
 800d050:	69ba      	ldr	r2, [r7, #24]
 800d052:	e841 2300 	strex	r3, r2, [r1]
 800d056:	613b      	str	r3, [r7, #16]
   return(result);
 800d058:	693b      	ldr	r3, [r7, #16]
 800d05a:	2b00      	cmp	r3, #0
 800d05c:	d1e6      	bne.n	800d02c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d05e:	687b      	ldr	r3, [r7, #4]
 800d060:	2220      	movs	r2, #32
 800d062:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 800d064:	bf00      	nop
 800d066:	3724      	adds	r7, #36	@ 0x24
 800d068:	46bd      	mov	sp, r7
 800d06a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d06e:	4770      	bx	lr

0800d070 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800d070:	b480      	push	{r7}
 800d072:	b095      	sub	sp, #84	@ 0x54
 800d074:	af00      	add	r7, sp, #0
 800d076:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d078:	687b      	ldr	r3, [r7, #4]
 800d07a:	681b      	ldr	r3, [r3, #0]
 800d07c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d07e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d080:	e853 3f00 	ldrex	r3, [r3]
 800d084:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800d086:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d088:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d08c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	681b      	ldr	r3, [r3, #0]
 800d092:	461a      	mov	r2, r3
 800d094:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d096:	643b      	str	r3, [r7, #64]	@ 0x40
 800d098:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d09a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d09c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d09e:	e841 2300 	strex	r3, r2, [r1]
 800d0a2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d0a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d0a6:	2b00      	cmp	r3, #0
 800d0a8:	d1e6      	bne.n	800d078 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d0aa:	687b      	ldr	r3, [r7, #4]
 800d0ac:	681b      	ldr	r3, [r3, #0]
 800d0ae:	3308      	adds	r3, #8
 800d0b0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d0b2:	6a3b      	ldr	r3, [r7, #32]
 800d0b4:	e853 3f00 	ldrex	r3, [r3]
 800d0b8:	61fb      	str	r3, [r7, #28]
   return(result);
 800d0ba:	69fb      	ldr	r3, [r7, #28]
 800d0bc:	f023 0301 	bic.w	r3, r3, #1
 800d0c0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d0c2:	687b      	ldr	r3, [r7, #4]
 800d0c4:	681b      	ldr	r3, [r3, #0]
 800d0c6:	3308      	adds	r3, #8
 800d0c8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d0ca:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d0cc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d0ce:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d0d0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d0d2:	e841 2300 	strex	r3, r2, [r1]
 800d0d6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d0d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0da:	2b00      	cmp	r3, #0
 800d0dc:	d1e5      	bne.n	800d0aa <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d0de:	687b      	ldr	r3, [r7, #4]
 800d0e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d0e2:	2b01      	cmp	r3, #1
 800d0e4:	d118      	bne.n	800d118 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d0e6:	687b      	ldr	r3, [r7, #4]
 800d0e8:	681b      	ldr	r3, [r3, #0]
 800d0ea:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d0ec:	68fb      	ldr	r3, [r7, #12]
 800d0ee:	e853 3f00 	ldrex	r3, [r3]
 800d0f2:	60bb      	str	r3, [r7, #8]
   return(result);
 800d0f4:	68bb      	ldr	r3, [r7, #8]
 800d0f6:	f023 0310 	bic.w	r3, r3, #16
 800d0fa:	647b      	str	r3, [r7, #68]	@ 0x44
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	681b      	ldr	r3, [r3, #0]
 800d100:	461a      	mov	r2, r3
 800d102:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d104:	61bb      	str	r3, [r7, #24]
 800d106:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d108:	6979      	ldr	r1, [r7, #20]
 800d10a:	69ba      	ldr	r2, [r7, #24]
 800d10c:	e841 2300 	strex	r3, r2, [r1]
 800d110:	613b      	str	r3, [r7, #16]
   return(result);
 800d112:	693b      	ldr	r3, [r7, #16]
 800d114:	2b00      	cmp	r3, #0
 800d116:	d1e6      	bne.n	800d0e6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d118:	687b      	ldr	r3, [r7, #4]
 800d11a:	2220      	movs	r2, #32
 800d11c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d120:	687b      	ldr	r3, [r7, #4]
 800d122:	2200      	movs	r2, #0
 800d124:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800d126:	687b      	ldr	r3, [r7, #4]
 800d128:	2200      	movs	r2, #0
 800d12a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800d12c:	bf00      	nop
 800d12e:	3754      	adds	r7, #84	@ 0x54
 800d130:	46bd      	mov	sp, r7
 800d132:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d136:	4770      	bx	lr

0800d138 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800d138:	b580      	push	{r7, lr}
 800d13a:	b090      	sub	sp, #64	@ 0x40
 800d13c:	af00      	add	r7, sp, #0
 800d13e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d140:	687b      	ldr	r3, [r7, #4]
 800d142:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d144:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800d146:	687b      	ldr	r3, [r7, #4]
 800d148:	69db      	ldr	r3, [r3, #28]
 800d14a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d14e:	d037      	beq.n	800d1c0 <UART_DMATransmitCplt+0x88>
  {
    huart->TxXferCount = 0U;
 800d150:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d152:	2200      	movs	r2, #0
 800d154:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800d158:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d15a:	681b      	ldr	r3, [r3, #0]
 800d15c:	3308      	adds	r3, #8
 800d15e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d160:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d162:	e853 3f00 	ldrex	r3, [r3]
 800d166:	623b      	str	r3, [r7, #32]
   return(result);
 800d168:	6a3b      	ldr	r3, [r7, #32]
 800d16a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d16e:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d170:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d172:	681b      	ldr	r3, [r3, #0]
 800d174:	3308      	adds	r3, #8
 800d176:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d178:	633a      	str	r2, [r7, #48]	@ 0x30
 800d17a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d17c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d17e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d180:	e841 2300 	strex	r3, r2, [r1]
 800d184:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d186:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d188:	2b00      	cmp	r3, #0
 800d18a:	d1e5      	bne.n	800d158 <UART_DMATransmitCplt+0x20>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d18c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d18e:	681b      	ldr	r3, [r3, #0]
 800d190:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d192:	693b      	ldr	r3, [r7, #16]
 800d194:	e853 3f00 	ldrex	r3, [r3]
 800d198:	60fb      	str	r3, [r7, #12]
   return(result);
 800d19a:	68fb      	ldr	r3, [r7, #12]
 800d19c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d1a0:	637b      	str	r3, [r7, #52]	@ 0x34
 800d1a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d1a4:	681b      	ldr	r3, [r3, #0]
 800d1a6:	461a      	mov	r2, r3
 800d1a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d1aa:	61fb      	str	r3, [r7, #28]
 800d1ac:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d1ae:	69b9      	ldr	r1, [r7, #24]
 800d1b0:	69fa      	ldr	r2, [r7, #28]
 800d1b2:	e841 2300 	strex	r3, r2, [r1]
 800d1b6:	617b      	str	r3, [r7, #20]
   return(result);
 800d1b8:	697b      	ldr	r3, [r7, #20]
 800d1ba:	2b00      	cmp	r3, #0
 800d1bc:	d1e6      	bne.n	800d18c <UART_DMATransmitCplt+0x54>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800d1be:	e002      	b.n	800d1c6 <UART_DMATransmitCplt+0x8e>
    HAL_UART_TxCpltCallback(huart);
 800d1c0:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800d1c2:	f010 ff5d 	bl	801e080 <HAL_UART_TxCpltCallback>
}
 800d1c6:	bf00      	nop
 800d1c8:	3740      	adds	r7, #64	@ 0x40
 800d1ca:	46bd      	mov	sp, r7
 800d1cc:	bd80      	pop	{r7, pc}

0800d1ce <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800d1ce:	b580      	push	{r7, lr}
 800d1d0:	b084      	sub	sp, #16
 800d1d2:	af00      	add	r7, sp, #0
 800d1d4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d1d6:	687b      	ldr	r3, [r7, #4]
 800d1d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d1da:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800d1dc:	68f8      	ldr	r0, [r7, #12]
 800d1de:	f7ff f9c7 	bl	800c570 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d1e2:	bf00      	nop
 800d1e4:	3710      	adds	r7, #16
 800d1e6:	46bd      	mov	sp, r7
 800d1e8:	bd80      	pop	{r7, pc}

0800d1ea <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800d1ea:	b580      	push	{r7, lr}
 800d1ec:	b09c      	sub	sp, #112	@ 0x70
 800d1ee:	af00      	add	r7, sp, #0
 800d1f0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d1f6:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	69db      	ldr	r3, [r3, #28]
 800d1fc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d200:	d071      	beq.n	800d2e6 <UART_DMAReceiveCplt+0xfc>
  {
    huart->RxXferCount = 0U;
 800d202:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d204:	2200      	movs	r2, #0
 800d206:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d20a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d20c:	681b      	ldr	r3, [r3, #0]
 800d20e:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d210:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d212:	e853 3f00 	ldrex	r3, [r3]
 800d216:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800d218:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d21a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d21e:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d220:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d222:	681b      	ldr	r3, [r3, #0]
 800d224:	461a      	mov	r2, r3
 800d226:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d228:	657b      	str	r3, [r7, #84]	@ 0x54
 800d22a:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d22c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800d22e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800d230:	e841 2300 	strex	r3, r2, [r1]
 800d234:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800d236:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d238:	2b00      	cmp	r3, #0
 800d23a:	d1e6      	bne.n	800d20a <UART_DMAReceiveCplt+0x20>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d23c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d23e:	681b      	ldr	r3, [r3, #0]
 800d240:	3308      	adds	r3, #8
 800d242:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d244:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d246:	e853 3f00 	ldrex	r3, [r3]
 800d24a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800d24c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d24e:	f023 0301 	bic.w	r3, r3, #1
 800d252:	667b      	str	r3, [r7, #100]	@ 0x64
 800d254:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d256:	681b      	ldr	r3, [r3, #0]
 800d258:	3308      	adds	r3, #8
 800d25a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800d25c:	643a      	str	r2, [r7, #64]	@ 0x40
 800d25e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d260:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d262:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d264:	e841 2300 	strex	r3, r2, [r1]
 800d268:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d26a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d26c:	2b00      	cmp	r3, #0
 800d26e:	d1e5      	bne.n	800d23c <UART_DMAReceiveCplt+0x52>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d270:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d272:	681b      	ldr	r3, [r3, #0]
 800d274:	3308      	adds	r3, #8
 800d276:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d278:	6a3b      	ldr	r3, [r7, #32]
 800d27a:	e853 3f00 	ldrex	r3, [r3]
 800d27e:	61fb      	str	r3, [r7, #28]
   return(result);
 800d280:	69fb      	ldr	r3, [r7, #28]
 800d282:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d286:	663b      	str	r3, [r7, #96]	@ 0x60
 800d288:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d28a:	681b      	ldr	r3, [r3, #0]
 800d28c:	3308      	adds	r3, #8
 800d28e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800d290:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d292:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d294:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d296:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d298:	e841 2300 	strex	r3, r2, [r1]
 800d29c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d29e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d2a0:	2b00      	cmp	r3, #0
 800d2a2:	d1e5      	bne.n	800d270 <UART_DMAReceiveCplt+0x86>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800d2a4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d2a6:	2220      	movs	r2, #32
 800d2a8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d2ac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d2ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d2b0:	2b01      	cmp	r3, #1
 800d2b2:	d118      	bne.n	800d2e6 <UART_DMAReceiveCplt+0xfc>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d2b4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d2b6:	681b      	ldr	r3, [r3, #0]
 800d2b8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d2ba:	68fb      	ldr	r3, [r7, #12]
 800d2bc:	e853 3f00 	ldrex	r3, [r3]
 800d2c0:	60bb      	str	r3, [r7, #8]
   return(result);
 800d2c2:	68bb      	ldr	r3, [r7, #8]
 800d2c4:	f023 0310 	bic.w	r3, r3, #16
 800d2c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d2ca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d2cc:	681b      	ldr	r3, [r3, #0]
 800d2ce:	461a      	mov	r2, r3
 800d2d0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d2d2:	61bb      	str	r3, [r7, #24]
 800d2d4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d2d6:	6979      	ldr	r1, [r7, #20]
 800d2d8:	69ba      	ldr	r2, [r7, #24]
 800d2da:	e841 2300 	strex	r3, r2, [r1]
 800d2de:	613b      	str	r3, [r7, #16]
   return(result);
 800d2e0:	693b      	ldr	r3, [r7, #16]
 800d2e2:	2b00      	cmp	r3, #0
 800d2e4:	d1e6      	bne.n	800d2b4 <UART_DMAReceiveCplt+0xca>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d2e6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d2e8:	2200      	movs	r2, #0
 800d2ea:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d2ec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d2ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d2f0:	2b01      	cmp	r3, #1
 800d2f2:	d122      	bne.n	800d33a <UART_DMAReceiveCplt+0x150>
  {
    huart->RxXferCount = 0;
 800d2f4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d2f6:	2200      	movs	r2, #0
 800d2f8:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Check current nb of data still to be received on DMA side.
       DMA Normal mode, remaining nb of data will be 0
       DMA Circular mode, remaining nb of data is reset to RxXferSize */
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 800d2fc:	687b      	ldr	r3, [r7, #4]
 800d2fe:	681b      	ldr	r3, [r3, #0]
 800d300:	685b      	ldr	r3, [r3, #4]
 800d302:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
    if (nb_remaining_rx_data < huart->RxXferSize)
 800d306:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d308:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800d30c:	f8b7 205a 	ldrh.w	r2, [r7, #90]	@ 0x5a
 800d310:	429a      	cmp	r2, r3
 800d312:	d204      	bcs.n	800d31e <UART_DMAReceiveCplt+0x134>
    {
      /* Update nb of remaining data */
      huart->RxXferCount = nb_remaining_rx_data;
 800d314:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d316:	f8b7 205a 	ldrh.w	r2, [r7, #90]	@ 0x5a
 800d31a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800d31e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d320:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800d324:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d326:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800d32a:	b29b      	uxth	r3, r3
 800d32c:	1ad3      	subs	r3, r2, r3
 800d32e:	b29b      	uxth	r3, r3
 800d330:	4619      	mov	r1, r3
 800d332:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800d334:	f7ff f93a 	bl	800c5ac <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800d338:	e002      	b.n	800d340 <UART_DMAReceiveCplt+0x156>
    HAL_UART_RxCpltCallback(huart);
 800d33a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800d33c:	f010 fe64 	bl	801e008 <HAL_UART_RxCpltCallback>
}
 800d340:	bf00      	nop
 800d342:	3770      	adds	r7, #112	@ 0x70
 800d344:	46bd      	mov	sp, r7
 800d346:	bd80      	pop	{r7, pc}

0800d348 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800d348:	b580      	push	{r7, lr}
 800d34a:	b084      	sub	sp, #16
 800d34c:	af00      	add	r7, sp, #0
 800d34e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d350:	687b      	ldr	r3, [r7, #4]
 800d352:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d354:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800d356:	68fb      	ldr	r3, [r7, #12]
 800d358:	2201      	movs	r2, #1
 800d35a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d35c:	68fb      	ldr	r3, [r7, #12]
 800d35e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d360:	2b01      	cmp	r3, #1
 800d362:	d123      	bne.n	800d3ac <UART_DMARxHalfCplt+0x64>
  {
    huart->RxXferCount = huart->RxXferSize / 2U;
 800d364:	68fb      	ldr	r3, [r7, #12]
 800d366:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800d36a:	085b      	lsrs	r3, r3, #1
 800d36c:	b29a      	uxth	r2, r3
 800d36e:	68fb      	ldr	r3, [r7, #12]
 800d370:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Check current nb of data still to be received on DMA side. */
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 800d374:	687b      	ldr	r3, [r7, #4]
 800d376:	681b      	ldr	r3, [r3, #0]
 800d378:	685b      	ldr	r3, [r3, #4]
 800d37a:	817b      	strh	r3, [r7, #10]
    if (nb_remaining_rx_data <= huart->RxXferSize)
 800d37c:	68fb      	ldr	r3, [r7, #12]
 800d37e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800d382:	897a      	ldrh	r2, [r7, #10]
 800d384:	429a      	cmp	r2, r3
 800d386:	d803      	bhi.n	800d390 <UART_DMARxHalfCplt+0x48>
    {
      /* Update nb of remaining data */
      huart->RxXferCount = nb_remaining_rx_data;
 800d388:	68fb      	ldr	r3, [r7, #12]
 800d38a:	897a      	ldrh	r2, [r7, #10]
 800d38c:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800d390:	68fb      	ldr	r3, [r7, #12]
 800d392:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800d396:	68fb      	ldr	r3, [r7, #12]
 800d398:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800d39c:	b29b      	uxth	r3, r3
 800d39e:	1ad3      	subs	r3, r2, r3
 800d3a0:	b29b      	uxth	r3, r3
 800d3a2:	4619      	mov	r1, r3
 800d3a4:	68f8      	ldr	r0, [r7, #12]
 800d3a6:	f7ff f901 	bl	800c5ac <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800d3aa:	e002      	b.n	800d3b2 <UART_DMARxHalfCplt+0x6a>
    HAL_UART_RxHalfCpltCallback(huart);
 800d3ac:	68f8      	ldr	r0, [r7, #12]
 800d3ae:	f7ff f8e9 	bl	800c584 <HAL_UART_RxHalfCpltCallback>
}
 800d3b2:	bf00      	nop
 800d3b4:	3710      	adds	r7, #16
 800d3b6:	46bd      	mov	sp, r7
 800d3b8:	bd80      	pop	{r7, pc}

0800d3ba <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800d3ba:	b580      	push	{r7, lr}
 800d3bc:	b086      	sub	sp, #24
 800d3be:	af00      	add	r7, sp, #0
 800d3c0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d3c2:	687b      	ldr	r3, [r7, #4]
 800d3c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d3c6:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800d3c8:	697b      	ldr	r3, [r7, #20]
 800d3ca:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d3cc:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800d3ce:	697b      	ldr	r3, [r7, #20]
 800d3d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d3d4:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800d3d6:	697b      	ldr	r3, [r7, #20]
 800d3d8:	681b      	ldr	r3, [r3, #0]
 800d3da:	689b      	ldr	r3, [r3, #8]
 800d3dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d3e0:	2b80      	cmp	r3, #128	@ 0x80
 800d3e2:	d109      	bne.n	800d3f8 <UART_DMAError+0x3e>
 800d3e4:	693b      	ldr	r3, [r7, #16]
 800d3e6:	2b21      	cmp	r3, #33	@ 0x21
 800d3e8:	d106      	bne.n	800d3f8 <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800d3ea:	697b      	ldr	r3, [r7, #20]
 800d3ec:	2200      	movs	r2, #0
 800d3ee:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    UART_EndTxTransfer(huart);
 800d3f2:	6978      	ldr	r0, [r7, #20]
 800d3f4:	f7ff fe16 	bl	800d024 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800d3f8:	697b      	ldr	r3, [r7, #20]
 800d3fa:	681b      	ldr	r3, [r3, #0]
 800d3fc:	689b      	ldr	r3, [r3, #8]
 800d3fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d402:	2b40      	cmp	r3, #64	@ 0x40
 800d404:	d109      	bne.n	800d41a <UART_DMAError+0x60>
 800d406:	68fb      	ldr	r3, [r7, #12]
 800d408:	2b22      	cmp	r3, #34	@ 0x22
 800d40a:	d106      	bne.n	800d41a <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800d40c:	697b      	ldr	r3, [r7, #20]
 800d40e:	2200      	movs	r2, #0
 800d410:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    UART_EndRxTransfer(huart);
 800d414:	6978      	ldr	r0, [r7, #20]
 800d416:	f7ff fe2b 	bl	800d070 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800d41a:	697b      	ldr	r3, [r7, #20]
 800d41c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d420:	f043 0210 	orr.w	r2, r3, #16
 800d424:	697b      	ldr	r3, [r7, #20]
 800d426:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d42a:	6978      	ldr	r0, [r7, #20]
 800d42c:	f7ff f8b4 	bl	800c598 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d430:	bf00      	nop
 800d432:	3718      	adds	r7, #24
 800d434:	46bd      	mov	sp, r7
 800d436:	bd80      	pop	{r7, pc}

0800d438 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800d438:	b580      	push	{r7, lr}
 800d43a:	b084      	sub	sp, #16
 800d43c:	af00      	add	r7, sp, #0
 800d43e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d440:	687b      	ldr	r3, [r7, #4]
 800d442:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d444:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800d446:	68fb      	ldr	r3, [r7, #12]
 800d448:	2200      	movs	r2, #0
 800d44a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d44e:	68f8      	ldr	r0, [r7, #12]
 800d450:	f7ff f8a2 	bl	800c598 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d454:	bf00      	nop
 800d456:	3710      	adds	r7, #16
 800d458:	46bd      	mov	sp, r7
 800d45a:	bd80      	pop	{r7, pc}

0800d45c <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800d45c:	b480      	push	{r7}
 800d45e:	b08f      	sub	sp, #60	@ 0x3c
 800d460:	af00      	add	r7, sp, #0
 800d462:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800d464:	687b      	ldr	r3, [r7, #4]
 800d466:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d468:	2b21      	cmp	r3, #33	@ 0x21
 800d46a:	d14c      	bne.n	800d506 <UART_TxISR_8BIT+0xaa>
  {
    if (huart->TxXferCount == 0U)
 800d46c:	687b      	ldr	r3, [r7, #4]
 800d46e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800d472:	b29b      	uxth	r3, r3
 800d474:	2b00      	cmp	r3, #0
 800d476:	d132      	bne.n	800d4de <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800d478:	687b      	ldr	r3, [r7, #4]
 800d47a:	681b      	ldr	r3, [r3, #0]
 800d47c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d47e:	6a3b      	ldr	r3, [r7, #32]
 800d480:	e853 3f00 	ldrex	r3, [r3]
 800d484:	61fb      	str	r3, [r7, #28]
   return(result);
 800d486:	69fb      	ldr	r3, [r7, #28]
 800d488:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d48c:	637b      	str	r3, [r7, #52]	@ 0x34
 800d48e:	687b      	ldr	r3, [r7, #4]
 800d490:	681b      	ldr	r3, [r3, #0]
 800d492:	461a      	mov	r2, r3
 800d494:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d496:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d498:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d49a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d49c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d49e:	e841 2300 	strex	r3, r2, [r1]
 800d4a2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d4a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4a6:	2b00      	cmp	r3, #0
 800d4a8:	d1e6      	bne.n	800d478 <UART_TxISR_8BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d4aa:	687b      	ldr	r3, [r7, #4]
 800d4ac:	681b      	ldr	r3, [r3, #0]
 800d4ae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d4b0:	68fb      	ldr	r3, [r7, #12]
 800d4b2:	e853 3f00 	ldrex	r3, [r3]
 800d4b6:	60bb      	str	r3, [r7, #8]
   return(result);
 800d4b8:	68bb      	ldr	r3, [r7, #8]
 800d4ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d4be:	633b      	str	r3, [r7, #48]	@ 0x30
 800d4c0:	687b      	ldr	r3, [r7, #4]
 800d4c2:	681b      	ldr	r3, [r3, #0]
 800d4c4:	461a      	mov	r2, r3
 800d4c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d4c8:	61bb      	str	r3, [r7, #24]
 800d4ca:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d4cc:	6979      	ldr	r1, [r7, #20]
 800d4ce:	69ba      	ldr	r2, [r7, #24]
 800d4d0:	e841 2300 	strex	r3, r2, [r1]
 800d4d4:	613b      	str	r3, [r7, #16]
   return(result);
 800d4d6:	693b      	ldr	r3, [r7, #16]
 800d4d8:	2b00      	cmp	r3, #0
 800d4da:	d1e6      	bne.n	800d4aa <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800d4dc:	e013      	b.n	800d506 <UART_TxISR_8BIT+0xaa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800d4de:	687b      	ldr	r3, [r7, #4]
 800d4e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d4e2:	781a      	ldrb	r2, [r3, #0]
 800d4e4:	687b      	ldr	r3, [r7, #4]
 800d4e6:	681b      	ldr	r3, [r3, #0]
 800d4e8:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 800d4ea:	687b      	ldr	r3, [r7, #4]
 800d4ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d4ee:	1c5a      	adds	r2, r3, #1
 800d4f0:	687b      	ldr	r3, [r7, #4]
 800d4f2:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 800d4f4:	687b      	ldr	r3, [r7, #4]
 800d4f6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800d4fa:	b29b      	uxth	r3, r3
 800d4fc:	3b01      	subs	r3, #1
 800d4fe:	b29a      	uxth	r2, r3
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
}
 800d506:	bf00      	nop
 800d508:	373c      	adds	r7, #60	@ 0x3c
 800d50a:	46bd      	mov	sp, r7
 800d50c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d510:	4770      	bx	lr

0800d512 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800d512:	b480      	push	{r7}
 800d514:	b091      	sub	sp, #68	@ 0x44
 800d516:	af00      	add	r7, sp, #0
 800d518:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800d51a:	687b      	ldr	r3, [r7, #4]
 800d51c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d51e:	2b21      	cmp	r3, #33	@ 0x21
 800d520:	d151      	bne.n	800d5c6 <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 800d522:	687b      	ldr	r3, [r7, #4]
 800d524:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800d528:	b29b      	uxth	r3, r3
 800d52a:	2b00      	cmp	r3, #0
 800d52c:	d132      	bne.n	800d594 <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800d52e:	687b      	ldr	r3, [r7, #4]
 800d530:	681b      	ldr	r3, [r3, #0]
 800d532:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d534:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d536:	e853 3f00 	ldrex	r3, [r3]
 800d53a:	623b      	str	r3, [r7, #32]
   return(result);
 800d53c:	6a3b      	ldr	r3, [r7, #32]
 800d53e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d542:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d544:	687b      	ldr	r3, [r7, #4]
 800d546:	681b      	ldr	r3, [r3, #0]
 800d548:	461a      	mov	r2, r3
 800d54a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d54c:	633b      	str	r3, [r7, #48]	@ 0x30
 800d54e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d550:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d552:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d554:	e841 2300 	strex	r3, r2, [r1]
 800d558:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d55a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d55c:	2b00      	cmp	r3, #0
 800d55e:	d1e6      	bne.n	800d52e <UART_TxISR_16BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d560:	687b      	ldr	r3, [r7, #4]
 800d562:	681b      	ldr	r3, [r3, #0]
 800d564:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d566:	693b      	ldr	r3, [r7, #16]
 800d568:	e853 3f00 	ldrex	r3, [r3]
 800d56c:	60fb      	str	r3, [r7, #12]
   return(result);
 800d56e:	68fb      	ldr	r3, [r7, #12]
 800d570:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d574:	637b      	str	r3, [r7, #52]	@ 0x34
 800d576:	687b      	ldr	r3, [r7, #4]
 800d578:	681b      	ldr	r3, [r3, #0]
 800d57a:	461a      	mov	r2, r3
 800d57c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d57e:	61fb      	str	r3, [r7, #28]
 800d580:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d582:	69b9      	ldr	r1, [r7, #24]
 800d584:	69fa      	ldr	r2, [r7, #28]
 800d586:	e841 2300 	strex	r3, r2, [r1]
 800d58a:	617b      	str	r3, [r7, #20]
   return(result);
 800d58c:	697b      	ldr	r3, [r7, #20]
 800d58e:	2b00      	cmp	r3, #0
 800d590:	d1e6      	bne.n	800d560 <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800d592:	e018      	b.n	800d5c6 <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800d594:	687b      	ldr	r3, [r7, #4]
 800d596:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d598:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800d59a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d59c:	881b      	ldrh	r3, [r3, #0]
 800d59e:	461a      	mov	r2, r3
 800d5a0:	687b      	ldr	r3, [r7, #4]
 800d5a2:	681b      	ldr	r3, [r3, #0]
 800d5a4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800d5a8:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 800d5aa:	687b      	ldr	r3, [r7, #4]
 800d5ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d5ae:	1c9a      	adds	r2, r3, #2
 800d5b0:	687b      	ldr	r3, [r7, #4]
 800d5b2:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 800d5b4:	687b      	ldr	r3, [r7, #4]
 800d5b6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800d5ba:	b29b      	uxth	r3, r3
 800d5bc:	3b01      	subs	r3, #1
 800d5be:	b29a      	uxth	r2, r3
 800d5c0:	687b      	ldr	r3, [r7, #4]
 800d5c2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
}
 800d5c6:	bf00      	nop
 800d5c8:	3744      	adds	r7, #68	@ 0x44
 800d5ca:	46bd      	mov	sp, r7
 800d5cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5d0:	4770      	bx	lr

0800d5d2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800d5d2:	b580      	push	{r7, lr}
 800d5d4:	b088      	sub	sp, #32
 800d5d6:	af00      	add	r7, sp, #0
 800d5d8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d5da:	687b      	ldr	r3, [r7, #4]
 800d5dc:	681b      	ldr	r3, [r3, #0]
 800d5de:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d5e0:	68fb      	ldr	r3, [r7, #12]
 800d5e2:	e853 3f00 	ldrex	r3, [r3]
 800d5e6:	60bb      	str	r3, [r7, #8]
   return(result);
 800d5e8:	68bb      	ldr	r3, [r7, #8]
 800d5ea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d5ee:	61fb      	str	r3, [r7, #28]
 800d5f0:	687b      	ldr	r3, [r7, #4]
 800d5f2:	681b      	ldr	r3, [r3, #0]
 800d5f4:	461a      	mov	r2, r3
 800d5f6:	69fb      	ldr	r3, [r7, #28]
 800d5f8:	61bb      	str	r3, [r7, #24]
 800d5fa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d5fc:	6979      	ldr	r1, [r7, #20]
 800d5fe:	69ba      	ldr	r2, [r7, #24]
 800d600:	e841 2300 	strex	r3, r2, [r1]
 800d604:	613b      	str	r3, [r7, #16]
   return(result);
 800d606:	693b      	ldr	r3, [r7, #16]
 800d608:	2b00      	cmp	r3, #0
 800d60a:	d1e6      	bne.n	800d5da <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d60c:	687b      	ldr	r3, [r7, #4]
 800d60e:	2220      	movs	r2, #32
 800d610:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800d612:	687b      	ldr	r3, [r7, #4]
 800d614:	2200      	movs	r2, #0
 800d616:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800d618:	6878      	ldr	r0, [r7, #4]
 800d61a:	f010 fd31 	bl	801e080 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d61e:	bf00      	nop
 800d620:	3720      	adds	r7, #32
 800d622:	46bd      	mov	sp, r7
 800d624:	bd80      	pop	{r7, pc}

0800d626 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800d626:	b580      	push	{r7, lr}
 800d628:	b09c      	sub	sp, #112	@ 0x70
 800d62a:	af00      	add	r7, sp, #0
 800d62c:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800d62e:	687b      	ldr	r3, [r7, #4]
 800d630:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d634:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d638:	687b      	ldr	r3, [r7, #4]
 800d63a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d63e:	2b22      	cmp	r3, #34	@ 0x22
 800d640:	f040 80b9 	bne.w	800d7b6 <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800d644:	687b      	ldr	r3, [r7, #4]
 800d646:	681b      	ldr	r3, [r3, #0]
 800d648:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d64a:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800d64e:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800d652:	b2d9      	uxtb	r1, r3
 800d654:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800d658:	b2da      	uxtb	r2, r3
 800d65a:	687b      	ldr	r3, [r7, #4]
 800d65c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d65e:	400a      	ands	r2, r1
 800d660:	b2d2      	uxtb	r2, r2
 800d662:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800d664:	687b      	ldr	r3, [r7, #4]
 800d666:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d668:	1c5a      	adds	r2, r3, #1
 800d66a:	687b      	ldr	r3, [r7, #4]
 800d66c:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 800d66e:	687b      	ldr	r3, [r7, #4]
 800d670:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800d674:	b29b      	uxth	r3, r3
 800d676:	3b01      	subs	r3, #1
 800d678:	b29a      	uxth	r2, r3
 800d67a:	687b      	ldr	r3, [r7, #4]
 800d67c:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800d680:	687b      	ldr	r3, [r7, #4]
 800d682:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800d686:	b29b      	uxth	r3, r3
 800d688:	2b00      	cmp	r3, #0
 800d68a:	f040 809c 	bne.w	800d7c6 <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d68e:	687b      	ldr	r3, [r7, #4]
 800d690:	681b      	ldr	r3, [r3, #0]
 800d692:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d694:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d696:	e853 3f00 	ldrex	r3, [r3]
 800d69a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800d69c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d69e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d6a2:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d6a4:	687b      	ldr	r3, [r7, #4]
 800d6a6:	681b      	ldr	r3, [r3, #0]
 800d6a8:	461a      	mov	r2, r3
 800d6aa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d6ac:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d6ae:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d6b0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800d6b2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d6b4:	e841 2300 	strex	r3, r2, [r1]
 800d6b8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800d6ba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d6bc:	2b00      	cmp	r3, #0
 800d6be:	d1e6      	bne.n	800d68e <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d6c0:	687b      	ldr	r3, [r7, #4]
 800d6c2:	681b      	ldr	r3, [r3, #0]
 800d6c4:	3308      	adds	r3, #8
 800d6c6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d6c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d6ca:	e853 3f00 	ldrex	r3, [r3]
 800d6ce:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d6d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d6d2:	f023 0301 	bic.w	r3, r3, #1
 800d6d6:	667b      	str	r3, [r7, #100]	@ 0x64
 800d6d8:	687b      	ldr	r3, [r7, #4]
 800d6da:	681b      	ldr	r3, [r3, #0]
 800d6dc:	3308      	adds	r3, #8
 800d6de:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800d6e0:	647a      	str	r2, [r7, #68]	@ 0x44
 800d6e2:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d6e4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d6e6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d6e8:	e841 2300 	strex	r3, r2, [r1]
 800d6ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d6ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d6f0:	2b00      	cmp	r3, #0
 800d6f2:	d1e5      	bne.n	800d6c0 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800d6f4:	687b      	ldr	r3, [r7, #4]
 800d6f6:	2220      	movs	r2, #32
 800d6f8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800d6fc:	687b      	ldr	r3, [r7, #4]
 800d6fe:	2200      	movs	r2, #0
 800d700:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d702:	687b      	ldr	r3, [r7, #4]
 800d704:	2200      	movs	r2, #0
 800d706:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800d708:	687b      	ldr	r3, [r7, #4]
 800d70a:	681b      	ldr	r3, [r3, #0]
 800d70c:	685b      	ldr	r3, [r3, #4]
 800d70e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d712:	2b00      	cmp	r3, #0
 800d714:	d018      	beq.n	800d748 <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800d716:	687b      	ldr	r3, [r7, #4]
 800d718:	681b      	ldr	r3, [r3, #0]
 800d71a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d71c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d71e:	e853 3f00 	ldrex	r3, [r3]
 800d722:	623b      	str	r3, [r7, #32]
   return(result);
 800d724:	6a3b      	ldr	r3, [r7, #32]
 800d726:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800d72a:	663b      	str	r3, [r7, #96]	@ 0x60
 800d72c:	687b      	ldr	r3, [r7, #4]
 800d72e:	681b      	ldr	r3, [r3, #0]
 800d730:	461a      	mov	r2, r3
 800d732:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d734:	633b      	str	r3, [r7, #48]	@ 0x30
 800d736:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d738:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d73a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d73c:	e841 2300 	strex	r3, r2, [r1]
 800d740:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d742:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d744:	2b00      	cmp	r3, #0
 800d746:	d1e6      	bne.n	800d716 <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d748:	687b      	ldr	r3, [r7, #4]
 800d74a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d74c:	2b01      	cmp	r3, #1
 800d74e:	d12e      	bne.n	800d7ae <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d750:	687b      	ldr	r3, [r7, #4]
 800d752:	2200      	movs	r2, #0
 800d754:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d756:	687b      	ldr	r3, [r7, #4]
 800d758:	681b      	ldr	r3, [r3, #0]
 800d75a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d75c:	693b      	ldr	r3, [r7, #16]
 800d75e:	e853 3f00 	ldrex	r3, [r3]
 800d762:	60fb      	str	r3, [r7, #12]
   return(result);
 800d764:	68fb      	ldr	r3, [r7, #12]
 800d766:	f023 0310 	bic.w	r3, r3, #16
 800d76a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d76c:	687b      	ldr	r3, [r7, #4]
 800d76e:	681b      	ldr	r3, [r3, #0]
 800d770:	461a      	mov	r2, r3
 800d772:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d774:	61fb      	str	r3, [r7, #28]
 800d776:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d778:	69b9      	ldr	r1, [r7, #24]
 800d77a:	69fa      	ldr	r2, [r7, #28]
 800d77c:	e841 2300 	strex	r3, r2, [r1]
 800d780:	617b      	str	r3, [r7, #20]
   return(result);
 800d782:	697b      	ldr	r3, [r7, #20]
 800d784:	2b00      	cmp	r3, #0
 800d786:	d1e6      	bne.n	800d756 <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800d788:	687b      	ldr	r3, [r7, #4]
 800d78a:	681b      	ldr	r3, [r3, #0]
 800d78c:	69db      	ldr	r3, [r3, #28]
 800d78e:	f003 0310 	and.w	r3, r3, #16
 800d792:	2b10      	cmp	r3, #16
 800d794:	d103      	bne.n	800d79e <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d796:	687b      	ldr	r3, [r7, #4]
 800d798:	681b      	ldr	r3, [r3, #0]
 800d79a:	2210      	movs	r2, #16
 800d79c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d79e:	687b      	ldr	r3, [r7, #4]
 800d7a0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800d7a4:	4619      	mov	r1, r3
 800d7a6:	6878      	ldr	r0, [r7, #4]
 800d7a8:	f7fe ff00 	bl	800c5ac <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800d7ac:	e00b      	b.n	800d7c6 <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 800d7ae:	6878      	ldr	r0, [r7, #4]
 800d7b0:	f010 fc2a 	bl	801e008 <HAL_UART_RxCpltCallback>
}
 800d7b4:	e007      	b.n	800d7c6 <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800d7b6:	687b      	ldr	r3, [r7, #4]
 800d7b8:	681b      	ldr	r3, [r3, #0]
 800d7ba:	699a      	ldr	r2, [r3, #24]
 800d7bc:	687b      	ldr	r3, [r7, #4]
 800d7be:	681b      	ldr	r3, [r3, #0]
 800d7c0:	f042 0208 	orr.w	r2, r2, #8
 800d7c4:	619a      	str	r2, [r3, #24]
}
 800d7c6:	bf00      	nop
 800d7c8:	3770      	adds	r7, #112	@ 0x70
 800d7ca:	46bd      	mov	sp, r7
 800d7cc:	bd80      	pop	{r7, pc}

0800d7ce <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800d7ce:	b580      	push	{r7, lr}
 800d7d0:	b09c      	sub	sp, #112	@ 0x70
 800d7d2:	af00      	add	r7, sp, #0
 800d7d4:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800d7d6:	687b      	ldr	r3, [r7, #4]
 800d7d8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d7dc:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d7e0:	687b      	ldr	r3, [r7, #4]
 800d7e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d7e6:	2b22      	cmp	r3, #34	@ 0x22
 800d7e8:	f040 80b9 	bne.w	800d95e <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800d7ec:	687b      	ldr	r3, [r7, #4]
 800d7ee:	681b      	ldr	r3, [r3, #0]
 800d7f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d7f2:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800d7f6:	687b      	ldr	r3, [r7, #4]
 800d7f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d7fa:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800d7fc:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800d800:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800d804:	4013      	ands	r3, r2
 800d806:	b29a      	uxth	r2, r3
 800d808:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d80a:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800d80c:	687b      	ldr	r3, [r7, #4]
 800d80e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d810:	1c9a      	adds	r2, r3, #2
 800d812:	687b      	ldr	r3, [r7, #4]
 800d814:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 800d816:	687b      	ldr	r3, [r7, #4]
 800d818:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800d81c:	b29b      	uxth	r3, r3
 800d81e:	3b01      	subs	r3, #1
 800d820:	b29a      	uxth	r2, r3
 800d822:	687b      	ldr	r3, [r7, #4]
 800d824:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800d828:	687b      	ldr	r3, [r7, #4]
 800d82a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800d82e:	b29b      	uxth	r3, r3
 800d830:	2b00      	cmp	r3, #0
 800d832:	f040 809c 	bne.w	800d96e <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d836:	687b      	ldr	r3, [r7, #4]
 800d838:	681b      	ldr	r3, [r3, #0]
 800d83a:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d83c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d83e:	e853 3f00 	ldrex	r3, [r3]
 800d842:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800d844:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d846:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d84a:	667b      	str	r3, [r7, #100]	@ 0x64
 800d84c:	687b      	ldr	r3, [r7, #4]
 800d84e:	681b      	ldr	r3, [r3, #0]
 800d850:	461a      	mov	r2, r3
 800d852:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d854:	657b      	str	r3, [r7, #84]	@ 0x54
 800d856:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d858:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800d85a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800d85c:	e841 2300 	strex	r3, r2, [r1]
 800d860:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800d862:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d864:	2b00      	cmp	r3, #0
 800d866:	d1e6      	bne.n	800d836 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d868:	687b      	ldr	r3, [r7, #4]
 800d86a:	681b      	ldr	r3, [r3, #0]
 800d86c:	3308      	adds	r3, #8
 800d86e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d870:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d872:	e853 3f00 	ldrex	r3, [r3]
 800d876:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800d878:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d87a:	f023 0301 	bic.w	r3, r3, #1
 800d87e:	663b      	str	r3, [r7, #96]	@ 0x60
 800d880:	687b      	ldr	r3, [r7, #4]
 800d882:	681b      	ldr	r3, [r3, #0]
 800d884:	3308      	adds	r3, #8
 800d886:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800d888:	643a      	str	r2, [r7, #64]	@ 0x40
 800d88a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d88c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d88e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d890:	e841 2300 	strex	r3, r2, [r1]
 800d894:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d896:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d898:	2b00      	cmp	r3, #0
 800d89a:	d1e5      	bne.n	800d868 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800d89c:	687b      	ldr	r3, [r7, #4]
 800d89e:	2220      	movs	r2, #32
 800d8a0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800d8a4:	687b      	ldr	r3, [r7, #4]
 800d8a6:	2200      	movs	r2, #0
 800d8a8:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d8aa:	687b      	ldr	r3, [r7, #4]
 800d8ac:	2200      	movs	r2, #0
 800d8ae:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800d8b0:	687b      	ldr	r3, [r7, #4]
 800d8b2:	681b      	ldr	r3, [r3, #0]
 800d8b4:	685b      	ldr	r3, [r3, #4]
 800d8b6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d8ba:	2b00      	cmp	r3, #0
 800d8bc:	d018      	beq.n	800d8f0 <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800d8be:	687b      	ldr	r3, [r7, #4]
 800d8c0:	681b      	ldr	r3, [r3, #0]
 800d8c2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d8c4:	6a3b      	ldr	r3, [r7, #32]
 800d8c6:	e853 3f00 	ldrex	r3, [r3]
 800d8ca:	61fb      	str	r3, [r7, #28]
   return(result);
 800d8cc:	69fb      	ldr	r3, [r7, #28]
 800d8ce:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800d8d2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d8d4:	687b      	ldr	r3, [r7, #4]
 800d8d6:	681b      	ldr	r3, [r3, #0]
 800d8d8:	461a      	mov	r2, r3
 800d8da:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d8dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d8de:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d8e0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d8e2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d8e4:	e841 2300 	strex	r3, r2, [r1]
 800d8e8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d8ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d8ec:	2b00      	cmp	r3, #0
 800d8ee:	d1e6      	bne.n	800d8be <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d8f0:	687b      	ldr	r3, [r7, #4]
 800d8f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d8f4:	2b01      	cmp	r3, #1
 800d8f6:	d12e      	bne.n	800d956 <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d8f8:	687b      	ldr	r3, [r7, #4]
 800d8fa:	2200      	movs	r2, #0
 800d8fc:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d8fe:	687b      	ldr	r3, [r7, #4]
 800d900:	681b      	ldr	r3, [r3, #0]
 800d902:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d904:	68fb      	ldr	r3, [r7, #12]
 800d906:	e853 3f00 	ldrex	r3, [r3]
 800d90a:	60bb      	str	r3, [r7, #8]
   return(result);
 800d90c:	68bb      	ldr	r3, [r7, #8]
 800d90e:	f023 0310 	bic.w	r3, r3, #16
 800d912:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d914:	687b      	ldr	r3, [r7, #4]
 800d916:	681b      	ldr	r3, [r3, #0]
 800d918:	461a      	mov	r2, r3
 800d91a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d91c:	61bb      	str	r3, [r7, #24]
 800d91e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d920:	6979      	ldr	r1, [r7, #20]
 800d922:	69ba      	ldr	r2, [r7, #24]
 800d924:	e841 2300 	strex	r3, r2, [r1]
 800d928:	613b      	str	r3, [r7, #16]
   return(result);
 800d92a:	693b      	ldr	r3, [r7, #16]
 800d92c:	2b00      	cmp	r3, #0
 800d92e:	d1e6      	bne.n	800d8fe <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800d930:	687b      	ldr	r3, [r7, #4]
 800d932:	681b      	ldr	r3, [r3, #0]
 800d934:	69db      	ldr	r3, [r3, #28]
 800d936:	f003 0310 	and.w	r3, r3, #16
 800d93a:	2b10      	cmp	r3, #16
 800d93c:	d103      	bne.n	800d946 <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d93e:	687b      	ldr	r3, [r7, #4]
 800d940:	681b      	ldr	r3, [r3, #0]
 800d942:	2210      	movs	r2, #16
 800d944:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d946:	687b      	ldr	r3, [r7, #4]
 800d948:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800d94c:	4619      	mov	r1, r3
 800d94e:	6878      	ldr	r0, [r7, #4]
 800d950:	f7fe fe2c 	bl	800c5ac <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800d954:	e00b      	b.n	800d96e <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 800d956:	6878      	ldr	r0, [r7, #4]
 800d958:	f010 fb56 	bl	801e008 <HAL_UART_RxCpltCallback>
}
 800d95c:	e007      	b.n	800d96e <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800d95e:	687b      	ldr	r3, [r7, #4]
 800d960:	681b      	ldr	r3, [r3, #0]
 800d962:	699a      	ldr	r2, [r3, #24]
 800d964:	687b      	ldr	r3, [r7, #4]
 800d966:	681b      	ldr	r3, [r3, #0]
 800d968:	f042 0208 	orr.w	r2, r2, #8
 800d96c:	619a      	str	r2, [r3, #24]
}
 800d96e:	bf00      	nop
 800d970:	3770      	adds	r7, #112	@ 0x70
 800d972:	46bd      	mov	sp, r7
 800d974:	bd80      	pop	{r7, pc}
	...

0800d978 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800d978:	b084      	sub	sp, #16
 800d97a:	b580      	push	{r7, lr}
 800d97c:	b084      	sub	sp, #16
 800d97e:	af00      	add	r7, sp, #0
 800d980:	6078      	str	r0, [r7, #4]
 800d982:	f107 001c 	add.w	r0, r7, #28
 800d986:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800d98a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800d98e:	2b01      	cmp	r3, #1
 800d990:	d121      	bne.n	800d9d6 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800d992:	687b      	ldr	r3, [r7, #4]
 800d994:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d996:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800d99a:	687b      	ldr	r3, [r7, #4]
 800d99c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800d99e:	687b      	ldr	r3, [r7, #4]
 800d9a0:	68da      	ldr	r2, [r3, #12]
 800d9a2:	4b21      	ldr	r3, [pc, #132]	@ (800da28 <USB_CoreInit+0xb0>)
 800d9a4:	4013      	ands	r3, r2
 800d9a6:	687a      	ldr	r2, [r7, #4]
 800d9a8:	60d3      	str	r3, [r2, #12]
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800d9aa:	687b      	ldr	r3, [r7, #4]
 800d9ac:	68db      	ldr	r3, [r3, #12]
 800d9ae:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800d9b2:	687b      	ldr	r3, [r7, #4]
 800d9b4:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800d9b6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800d9ba:	2b01      	cmp	r3, #1
 800d9bc:	d105      	bne.n	800d9ca <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800d9be:	687b      	ldr	r3, [r7, #4]
 800d9c0:	68db      	ldr	r3, [r3, #12]
 800d9c2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800d9c6:	687b      	ldr	r3, [r7, #4]
 800d9c8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800d9ca:	6878      	ldr	r0, [r7, #4]
 800d9cc:	f000 fa92 	bl	800def4 <USB_CoreReset>
 800d9d0:	4603      	mov	r3, r0
 800d9d2:	73fb      	strb	r3, [r7, #15]
 800d9d4:	e010      	b.n	800d9f8 <USB_CoreInit+0x80>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800d9d6:	687b      	ldr	r3, [r7, #4]
 800d9d8:	68db      	ldr	r3, [r3, #12]
 800d9da:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800d9de:	687b      	ldr	r3, [r7, #4]
 800d9e0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800d9e2:	6878      	ldr	r0, [r7, #4]
 800d9e4:	f000 fa86 	bl	800def4 <USB_CoreReset>
 800d9e8:	4603      	mov	r3, r0
 800d9ea:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800d9ec:	687b      	ldr	r3, [r7, #4]
 800d9ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d9f0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800d9f4:	687b      	ldr	r3, [r7, #4]
 800d9f6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 800d9f8:	7fbb      	ldrb	r3, [r7, #30]
 800d9fa:	2b01      	cmp	r3, #1
 800d9fc:	d10b      	bne.n	800da16 <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800d9fe:	687b      	ldr	r3, [r7, #4]
 800da00:	689b      	ldr	r3, [r3, #8]
 800da02:	f043 0206 	orr.w	r2, r3, #6
 800da06:	687b      	ldr	r3, [r7, #4]
 800da08:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800da0a:	687b      	ldr	r3, [r7, #4]
 800da0c:	689b      	ldr	r3, [r3, #8]
 800da0e:	f043 0220 	orr.w	r2, r3, #32
 800da12:	687b      	ldr	r3, [r7, #4]
 800da14:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800da16:	7bfb      	ldrb	r3, [r7, #15]
}
 800da18:	4618      	mov	r0, r3
 800da1a:	3710      	adds	r7, #16
 800da1c:	46bd      	mov	sp, r7
 800da1e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800da22:	b004      	add	sp, #16
 800da24:	4770      	bx	lr
 800da26:	bf00      	nop
 800da28:	ffbdffbf 	.word	0xffbdffbf

0800da2c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800da2c:	b480      	push	{r7}
 800da2e:	b083      	sub	sp, #12
 800da30:	af00      	add	r7, sp, #0
 800da32:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800da34:	687b      	ldr	r3, [r7, #4]
 800da36:	689b      	ldr	r3, [r3, #8]
 800da38:	f023 0201 	bic.w	r2, r3, #1
 800da3c:	687b      	ldr	r3, [r7, #4]
 800da3e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800da40:	2300      	movs	r3, #0
}
 800da42:	4618      	mov	r0, r3
 800da44:	370c      	adds	r7, #12
 800da46:	46bd      	mov	sp, r7
 800da48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da4c:	4770      	bx	lr

0800da4e <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800da4e:	b580      	push	{r7, lr}
 800da50:	b084      	sub	sp, #16
 800da52:	af00      	add	r7, sp, #0
 800da54:	6078      	str	r0, [r7, #4]
 800da56:	460b      	mov	r3, r1
 800da58:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800da5a:	2300      	movs	r3, #0
 800da5c:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800da5e:	687b      	ldr	r3, [r7, #4]
 800da60:	68db      	ldr	r3, [r3, #12]
 800da62:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800da66:	687b      	ldr	r3, [r7, #4]
 800da68:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800da6a:	78fb      	ldrb	r3, [r7, #3]
 800da6c:	2b01      	cmp	r3, #1
 800da6e:	d115      	bne.n	800da9c <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800da70:	687b      	ldr	r3, [r7, #4]
 800da72:	68db      	ldr	r3, [r3, #12]
 800da74:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800da78:	687b      	ldr	r3, [r7, #4]
 800da7a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800da7c:	200a      	movs	r0, #10
 800da7e:	f7f4 fe93 	bl	80027a8 <HAL_Delay>
      ms += 10U;
 800da82:	68fb      	ldr	r3, [r7, #12]
 800da84:	330a      	adds	r3, #10
 800da86:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800da88:	6878      	ldr	r0, [r7, #4]
 800da8a:	f000 fa25 	bl	800ded8 <USB_GetMode>
 800da8e:	4603      	mov	r3, r0
 800da90:	2b01      	cmp	r3, #1
 800da92:	d01e      	beq.n	800dad2 <USB_SetCurrentMode+0x84>
 800da94:	68fb      	ldr	r3, [r7, #12]
 800da96:	2bc7      	cmp	r3, #199	@ 0xc7
 800da98:	d9f0      	bls.n	800da7c <USB_SetCurrentMode+0x2e>
 800da9a:	e01a      	b.n	800dad2 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800da9c:	78fb      	ldrb	r3, [r7, #3]
 800da9e:	2b00      	cmp	r3, #0
 800daa0:	d115      	bne.n	800dace <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800daa2:	687b      	ldr	r3, [r7, #4]
 800daa4:	68db      	ldr	r3, [r3, #12]
 800daa6:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800daaa:	687b      	ldr	r3, [r7, #4]
 800daac:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800daae:	200a      	movs	r0, #10
 800dab0:	f7f4 fe7a 	bl	80027a8 <HAL_Delay>
      ms += 10U;
 800dab4:	68fb      	ldr	r3, [r7, #12]
 800dab6:	330a      	adds	r3, #10
 800dab8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800daba:	6878      	ldr	r0, [r7, #4]
 800dabc:	f000 fa0c 	bl	800ded8 <USB_GetMode>
 800dac0:	4603      	mov	r3, r0
 800dac2:	2b00      	cmp	r3, #0
 800dac4:	d005      	beq.n	800dad2 <USB_SetCurrentMode+0x84>
 800dac6:	68fb      	ldr	r3, [r7, #12]
 800dac8:	2bc7      	cmp	r3, #199	@ 0xc7
 800daca:	d9f0      	bls.n	800daae <USB_SetCurrentMode+0x60>
 800dacc:	e001      	b.n	800dad2 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800dace:	2301      	movs	r3, #1
 800dad0:	e005      	b.n	800dade <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800dad2:	68fb      	ldr	r3, [r7, #12]
 800dad4:	2bc8      	cmp	r3, #200	@ 0xc8
 800dad6:	d101      	bne.n	800dadc <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800dad8:	2301      	movs	r3, #1
 800dada:	e000      	b.n	800dade <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800dadc:	2300      	movs	r3, #0
}
 800dade:	4618      	mov	r0, r3
 800dae0:	3710      	adds	r7, #16
 800dae2:	46bd      	mov	sp, r7
 800dae4:	bd80      	pop	{r7, pc}
	...

0800dae8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800dae8:	b084      	sub	sp, #16
 800daea:	b580      	push	{r7, lr}
 800daec:	b086      	sub	sp, #24
 800daee:	af00      	add	r7, sp, #0
 800daf0:	6078      	str	r0, [r7, #4]
 800daf2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800daf6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800dafa:	2300      	movs	r3, #0
 800dafc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dafe:	687b      	ldr	r3, [r7, #4]
 800db00:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800db02:	2300      	movs	r3, #0
 800db04:	613b      	str	r3, [r7, #16]
 800db06:	e009      	b.n	800db1c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800db08:	687a      	ldr	r2, [r7, #4]
 800db0a:	693b      	ldr	r3, [r7, #16]
 800db0c:	3340      	adds	r3, #64	@ 0x40
 800db0e:	009b      	lsls	r3, r3, #2
 800db10:	4413      	add	r3, r2
 800db12:	2200      	movs	r2, #0
 800db14:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800db16:	693b      	ldr	r3, [r7, #16]
 800db18:	3301      	adds	r3, #1
 800db1a:	613b      	str	r3, [r7, #16]
 800db1c:	693b      	ldr	r3, [r7, #16]
 800db1e:	2b0e      	cmp	r3, #14
 800db20:	d9f2      	bls.n	800db08 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800db22:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800db26:	2b00      	cmp	r3, #0
 800db28:	d11c      	bne.n	800db64 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800db2a:	68fb      	ldr	r3, [r7, #12]
 800db2c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800db30:	685b      	ldr	r3, [r3, #4]
 800db32:	68fa      	ldr	r2, [r7, #12]
 800db34:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800db38:	f043 0302 	orr.w	r3, r3, #2
 800db3c:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800db3e:	687b      	ldr	r3, [r7, #4]
 800db40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800db42:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800db46:	687b      	ldr	r3, [r7, #4]
 800db48:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800db4a:	687b      	ldr	r3, [r7, #4]
 800db4c:	681b      	ldr	r3, [r3, #0]
 800db4e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800db52:	687b      	ldr	r3, [r7, #4]
 800db54:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800db56:	687b      	ldr	r3, [r7, #4]
 800db58:	681b      	ldr	r3, [r3, #0]
 800db5a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800db5e:	687b      	ldr	r3, [r7, #4]
 800db60:	601a      	str	r2, [r3, #0]
 800db62:	e005      	b.n	800db70 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800db64:	687b      	ldr	r3, [r7, #4]
 800db66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800db68:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800db6c:	687b      	ldr	r3, [r7, #4]
 800db6e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800db70:	68fb      	ldr	r3, [r7, #12]
 800db72:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800db76:	461a      	mov	r2, r3
 800db78:	2300      	movs	r3, #0
 800db7a:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800db7c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800db80:	2b01      	cmp	r3, #1
 800db82:	d10d      	bne.n	800dba0 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800db84:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800db88:	2b00      	cmp	r3, #0
 800db8a:	d104      	bne.n	800db96 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800db8c:	2100      	movs	r1, #0
 800db8e:	6878      	ldr	r0, [r7, #4]
 800db90:	f000 f968 	bl	800de64 <USB_SetDevSpeed>
 800db94:	e008      	b.n	800dba8 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800db96:	2101      	movs	r1, #1
 800db98:	6878      	ldr	r0, [r7, #4]
 800db9a:	f000 f963 	bl	800de64 <USB_SetDevSpeed>
 800db9e:	e003      	b.n	800dba8 <USB_DevInit+0xc0>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800dba0:	2103      	movs	r1, #3
 800dba2:	6878      	ldr	r0, [r7, #4]
 800dba4:	f000 f95e 	bl	800de64 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800dba8:	2110      	movs	r1, #16
 800dbaa:	6878      	ldr	r0, [r7, #4]
 800dbac:	f000 f8fa 	bl	800dda4 <USB_FlushTxFifo>
 800dbb0:	4603      	mov	r3, r0
 800dbb2:	2b00      	cmp	r3, #0
 800dbb4:	d001      	beq.n	800dbba <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 800dbb6:	2301      	movs	r3, #1
 800dbb8:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800dbba:	6878      	ldr	r0, [r7, #4]
 800dbbc:	f000 f924 	bl	800de08 <USB_FlushRxFifo>
 800dbc0:	4603      	mov	r3, r0
 800dbc2:	2b00      	cmp	r3, #0
 800dbc4:	d001      	beq.n	800dbca <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 800dbc6:	2301      	movs	r3, #1
 800dbc8:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800dbca:	68fb      	ldr	r3, [r7, #12]
 800dbcc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800dbd0:	461a      	mov	r2, r3
 800dbd2:	2300      	movs	r3, #0
 800dbd4:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800dbd6:	68fb      	ldr	r3, [r7, #12]
 800dbd8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800dbdc:	461a      	mov	r2, r3
 800dbde:	2300      	movs	r3, #0
 800dbe0:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800dbe2:	68fb      	ldr	r3, [r7, #12]
 800dbe4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800dbe8:	461a      	mov	r2, r3
 800dbea:	2300      	movs	r3, #0
 800dbec:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800dbee:	2300      	movs	r3, #0
 800dbf0:	613b      	str	r3, [r7, #16]
 800dbf2:	e043      	b.n	800dc7c <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800dbf4:	693b      	ldr	r3, [r7, #16]
 800dbf6:	015a      	lsls	r2, r3, #5
 800dbf8:	68fb      	ldr	r3, [r7, #12]
 800dbfa:	4413      	add	r3, r2
 800dbfc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800dc00:	681b      	ldr	r3, [r3, #0]
 800dc02:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800dc06:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800dc0a:	d118      	bne.n	800dc3e <USB_DevInit+0x156>
    {
      if (i == 0U)
 800dc0c:	693b      	ldr	r3, [r7, #16]
 800dc0e:	2b00      	cmp	r3, #0
 800dc10:	d10a      	bne.n	800dc28 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800dc12:	693b      	ldr	r3, [r7, #16]
 800dc14:	015a      	lsls	r2, r3, #5
 800dc16:	68fb      	ldr	r3, [r7, #12]
 800dc18:	4413      	add	r3, r2
 800dc1a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800dc1e:	461a      	mov	r2, r3
 800dc20:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800dc24:	6013      	str	r3, [r2, #0]
 800dc26:	e013      	b.n	800dc50 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800dc28:	693b      	ldr	r3, [r7, #16]
 800dc2a:	015a      	lsls	r2, r3, #5
 800dc2c:	68fb      	ldr	r3, [r7, #12]
 800dc2e:	4413      	add	r3, r2
 800dc30:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800dc34:	461a      	mov	r2, r3
 800dc36:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800dc3a:	6013      	str	r3, [r2, #0]
 800dc3c:	e008      	b.n	800dc50 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800dc3e:	693b      	ldr	r3, [r7, #16]
 800dc40:	015a      	lsls	r2, r3, #5
 800dc42:	68fb      	ldr	r3, [r7, #12]
 800dc44:	4413      	add	r3, r2
 800dc46:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800dc4a:	461a      	mov	r2, r3
 800dc4c:	2300      	movs	r3, #0
 800dc4e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800dc50:	693b      	ldr	r3, [r7, #16]
 800dc52:	015a      	lsls	r2, r3, #5
 800dc54:	68fb      	ldr	r3, [r7, #12]
 800dc56:	4413      	add	r3, r2
 800dc58:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800dc5c:	461a      	mov	r2, r3
 800dc5e:	2300      	movs	r3, #0
 800dc60:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800dc62:	693b      	ldr	r3, [r7, #16]
 800dc64:	015a      	lsls	r2, r3, #5
 800dc66:	68fb      	ldr	r3, [r7, #12]
 800dc68:	4413      	add	r3, r2
 800dc6a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800dc6e:	461a      	mov	r2, r3
 800dc70:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800dc74:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800dc76:	693b      	ldr	r3, [r7, #16]
 800dc78:	3301      	adds	r3, #1
 800dc7a:	613b      	str	r3, [r7, #16]
 800dc7c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800dc80:	461a      	mov	r2, r3
 800dc82:	693b      	ldr	r3, [r7, #16]
 800dc84:	4293      	cmp	r3, r2
 800dc86:	d3b5      	bcc.n	800dbf4 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800dc88:	2300      	movs	r3, #0
 800dc8a:	613b      	str	r3, [r7, #16]
 800dc8c:	e043      	b.n	800dd16 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800dc8e:	693b      	ldr	r3, [r7, #16]
 800dc90:	015a      	lsls	r2, r3, #5
 800dc92:	68fb      	ldr	r3, [r7, #12]
 800dc94:	4413      	add	r3, r2
 800dc96:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800dc9a:	681b      	ldr	r3, [r3, #0]
 800dc9c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800dca0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800dca4:	d118      	bne.n	800dcd8 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 800dca6:	693b      	ldr	r3, [r7, #16]
 800dca8:	2b00      	cmp	r3, #0
 800dcaa:	d10a      	bne.n	800dcc2 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800dcac:	693b      	ldr	r3, [r7, #16]
 800dcae:	015a      	lsls	r2, r3, #5
 800dcb0:	68fb      	ldr	r3, [r7, #12]
 800dcb2:	4413      	add	r3, r2
 800dcb4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800dcb8:	461a      	mov	r2, r3
 800dcba:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800dcbe:	6013      	str	r3, [r2, #0]
 800dcc0:	e013      	b.n	800dcea <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800dcc2:	693b      	ldr	r3, [r7, #16]
 800dcc4:	015a      	lsls	r2, r3, #5
 800dcc6:	68fb      	ldr	r3, [r7, #12]
 800dcc8:	4413      	add	r3, r2
 800dcca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800dcce:	461a      	mov	r2, r3
 800dcd0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800dcd4:	6013      	str	r3, [r2, #0]
 800dcd6:	e008      	b.n	800dcea <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800dcd8:	693b      	ldr	r3, [r7, #16]
 800dcda:	015a      	lsls	r2, r3, #5
 800dcdc:	68fb      	ldr	r3, [r7, #12]
 800dcde:	4413      	add	r3, r2
 800dce0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800dce4:	461a      	mov	r2, r3
 800dce6:	2300      	movs	r3, #0
 800dce8:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800dcea:	693b      	ldr	r3, [r7, #16]
 800dcec:	015a      	lsls	r2, r3, #5
 800dcee:	68fb      	ldr	r3, [r7, #12]
 800dcf0:	4413      	add	r3, r2
 800dcf2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800dcf6:	461a      	mov	r2, r3
 800dcf8:	2300      	movs	r3, #0
 800dcfa:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800dcfc:	693b      	ldr	r3, [r7, #16]
 800dcfe:	015a      	lsls	r2, r3, #5
 800dd00:	68fb      	ldr	r3, [r7, #12]
 800dd02:	4413      	add	r3, r2
 800dd04:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800dd08:	461a      	mov	r2, r3
 800dd0a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800dd0e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800dd10:	693b      	ldr	r3, [r7, #16]
 800dd12:	3301      	adds	r3, #1
 800dd14:	613b      	str	r3, [r7, #16]
 800dd16:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800dd1a:	461a      	mov	r2, r3
 800dd1c:	693b      	ldr	r3, [r7, #16]
 800dd1e:	4293      	cmp	r3, r2
 800dd20:	d3b5      	bcc.n	800dc8e <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800dd22:	68fb      	ldr	r3, [r7, #12]
 800dd24:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800dd28:	691b      	ldr	r3, [r3, #16]
 800dd2a:	68fa      	ldr	r2, [r7, #12]
 800dd2c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800dd30:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800dd34:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800dd36:	687b      	ldr	r3, [r7, #4]
 800dd38:	2200      	movs	r2, #0
 800dd3a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800dd3c:	687b      	ldr	r3, [r7, #4]
 800dd3e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800dd42:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800dd44:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800dd48:	2b00      	cmp	r3, #0
 800dd4a:	d105      	bne.n	800dd58 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800dd4c:	687b      	ldr	r3, [r7, #4]
 800dd4e:	699b      	ldr	r3, [r3, #24]
 800dd50:	f043 0210 	orr.w	r2, r3, #16
 800dd54:	687b      	ldr	r3, [r7, #4]
 800dd56:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800dd58:	687b      	ldr	r3, [r7, #4]
 800dd5a:	699a      	ldr	r2, [r3, #24]
 800dd5c:	4b0f      	ldr	r3, [pc, #60]	@ (800dd9c <USB_DevInit+0x2b4>)
 800dd5e:	4313      	orrs	r3, r2
 800dd60:	687a      	ldr	r2, [r7, #4]
 800dd62:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800dd64:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800dd68:	2b00      	cmp	r3, #0
 800dd6a:	d005      	beq.n	800dd78 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800dd6c:	687b      	ldr	r3, [r7, #4]
 800dd6e:	699b      	ldr	r3, [r3, #24]
 800dd70:	f043 0208 	orr.w	r2, r3, #8
 800dd74:	687b      	ldr	r3, [r7, #4]
 800dd76:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800dd78:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800dd7c:	2b01      	cmp	r3, #1
 800dd7e:	d105      	bne.n	800dd8c <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800dd80:	687b      	ldr	r3, [r7, #4]
 800dd82:	699a      	ldr	r2, [r3, #24]
 800dd84:	4b06      	ldr	r3, [pc, #24]	@ (800dda0 <USB_DevInit+0x2b8>)
 800dd86:	4313      	orrs	r3, r2
 800dd88:	687a      	ldr	r2, [r7, #4]
 800dd8a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800dd8c:	7dfb      	ldrb	r3, [r7, #23]
}
 800dd8e:	4618      	mov	r0, r3
 800dd90:	3718      	adds	r7, #24
 800dd92:	46bd      	mov	sp, r7
 800dd94:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800dd98:	b004      	add	sp, #16
 800dd9a:	4770      	bx	lr
 800dd9c:	803c3800 	.word	0x803c3800
 800dda0:	40000004 	.word	0x40000004

0800dda4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800dda4:	b480      	push	{r7}
 800dda6:	b085      	sub	sp, #20
 800dda8:	af00      	add	r7, sp, #0
 800ddaa:	6078      	str	r0, [r7, #4]
 800ddac:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800ddae:	2300      	movs	r3, #0
 800ddb0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800ddb2:	68fb      	ldr	r3, [r7, #12]
 800ddb4:	3301      	adds	r3, #1
 800ddb6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800ddb8:	68fb      	ldr	r3, [r7, #12]
 800ddba:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800ddbe:	d901      	bls.n	800ddc4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800ddc0:	2303      	movs	r3, #3
 800ddc2:	e01b      	b.n	800ddfc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800ddc4:	687b      	ldr	r3, [r7, #4]
 800ddc6:	691b      	ldr	r3, [r3, #16]
 800ddc8:	2b00      	cmp	r3, #0
 800ddca:	daf2      	bge.n	800ddb2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800ddcc:	2300      	movs	r3, #0
 800ddce:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800ddd0:	683b      	ldr	r3, [r7, #0]
 800ddd2:	019b      	lsls	r3, r3, #6
 800ddd4:	f043 0220 	orr.w	r2, r3, #32
 800ddd8:	687b      	ldr	r3, [r7, #4]
 800ddda:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800dddc:	68fb      	ldr	r3, [r7, #12]
 800ddde:	3301      	adds	r3, #1
 800dde0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800dde2:	68fb      	ldr	r3, [r7, #12]
 800dde4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800dde8:	d901      	bls.n	800ddee <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800ddea:	2303      	movs	r3, #3
 800ddec:	e006      	b.n	800ddfc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800ddee:	687b      	ldr	r3, [r7, #4]
 800ddf0:	691b      	ldr	r3, [r3, #16]
 800ddf2:	f003 0320 	and.w	r3, r3, #32
 800ddf6:	2b20      	cmp	r3, #32
 800ddf8:	d0f0      	beq.n	800dddc <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800ddfa:	2300      	movs	r3, #0
}
 800ddfc:	4618      	mov	r0, r3
 800ddfe:	3714      	adds	r7, #20
 800de00:	46bd      	mov	sp, r7
 800de02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de06:	4770      	bx	lr

0800de08 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800de08:	b480      	push	{r7}
 800de0a:	b085      	sub	sp, #20
 800de0c:	af00      	add	r7, sp, #0
 800de0e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800de10:	2300      	movs	r3, #0
 800de12:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800de14:	68fb      	ldr	r3, [r7, #12]
 800de16:	3301      	adds	r3, #1
 800de18:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800de1a:	68fb      	ldr	r3, [r7, #12]
 800de1c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800de20:	d901      	bls.n	800de26 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800de22:	2303      	movs	r3, #3
 800de24:	e018      	b.n	800de58 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800de26:	687b      	ldr	r3, [r7, #4]
 800de28:	691b      	ldr	r3, [r3, #16]
 800de2a:	2b00      	cmp	r3, #0
 800de2c:	daf2      	bge.n	800de14 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800de2e:	2300      	movs	r3, #0
 800de30:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800de32:	687b      	ldr	r3, [r7, #4]
 800de34:	2210      	movs	r2, #16
 800de36:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800de38:	68fb      	ldr	r3, [r7, #12]
 800de3a:	3301      	adds	r3, #1
 800de3c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800de3e:	68fb      	ldr	r3, [r7, #12]
 800de40:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800de44:	d901      	bls.n	800de4a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800de46:	2303      	movs	r3, #3
 800de48:	e006      	b.n	800de58 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800de4a:	687b      	ldr	r3, [r7, #4]
 800de4c:	691b      	ldr	r3, [r3, #16]
 800de4e:	f003 0310 	and.w	r3, r3, #16
 800de52:	2b10      	cmp	r3, #16
 800de54:	d0f0      	beq.n	800de38 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800de56:	2300      	movs	r3, #0
}
 800de58:	4618      	mov	r0, r3
 800de5a:	3714      	adds	r7, #20
 800de5c:	46bd      	mov	sp, r7
 800de5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de62:	4770      	bx	lr

0800de64 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800de64:	b480      	push	{r7}
 800de66:	b085      	sub	sp, #20
 800de68:	af00      	add	r7, sp, #0
 800de6a:	6078      	str	r0, [r7, #4]
 800de6c:	460b      	mov	r3, r1
 800de6e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800de70:	687b      	ldr	r3, [r7, #4]
 800de72:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800de74:	68fb      	ldr	r3, [r7, #12]
 800de76:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800de7a:	681a      	ldr	r2, [r3, #0]
 800de7c:	78fb      	ldrb	r3, [r7, #3]
 800de7e:	68f9      	ldr	r1, [r7, #12]
 800de80:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800de84:	4313      	orrs	r3, r2
 800de86:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800de88:	2300      	movs	r3, #0
}
 800de8a:	4618      	mov	r0, r3
 800de8c:	3714      	adds	r7, #20
 800de8e:	46bd      	mov	sp, r7
 800de90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de94:	4770      	bx	lr

0800de96 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800de96:	b480      	push	{r7}
 800de98:	b085      	sub	sp, #20
 800de9a:	af00      	add	r7, sp, #0
 800de9c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800de9e:	687b      	ldr	r3, [r7, #4]
 800dea0:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800dea2:	68fb      	ldr	r3, [r7, #12]
 800dea4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800dea8:	681b      	ldr	r3, [r3, #0]
 800deaa:	68fa      	ldr	r2, [r7, #12]
 800deac:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800deb0:	f023 0303 	bic.w	r3, r3, #3
 800deb4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800deb6:	68fb      	ldr	r3, [r7, #12]
 800deb8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800debc:	685b      	ldr	r3, [r3, #4]
 800debe:	68fa      	ldr	r2, [r7, #12]
 800dec0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800dec4:	f043 0302 	orr.w	r3, r3, #2
 800dec8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800deca:	2300      	movs	r3, #0
}
 800decc:	4618      	mov	r0, r3
 800dece:	3714      	adds	r7, #20
 800ded0:	46bd      	mov	sp, r7
 800ded2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ded6:	4770      	bx	lr

0800ded8 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800ded8:	b480      	push	{r7}
 800deda:	b083      	sub	sp, #12
 800dedc:	af00      	add	r7, sp, #0
 800dede:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800dee0:	687b      	ldr	r3, [r7, #4]
 800dee2:	695b      	ldr	r3, [r3, #20]
 800dee4:	f003 0301 	and.w	r3, r3, #1
}
 800dee8:	4618      	mov	r0, r3
 800deea:	370c      	adds	r7, #12
 800deec:	46bd      	mov	sp, r7
 800deee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800def2:	4770      	bx	lr

0800def4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800def4:	b480      	push	{r7}
 800def6:	b085      	sub	sp, #20
 800def8:	af00      	add	r7, sp, #0
 800defa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800defc:	2300      	movs	r3, #0
 800defe:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800df00:	68fb      	ldr	r3, [r7, #12]
 800df02:	3301      	adds	r3, #1
 800df04:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800df06:	68fb      	ldr	r3, [r7, #12]
 800df08:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800df0c:	d901      	bls.n	800df12 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800df0e:	2303      	movs	r3, #3
 800df10:	e022      	b.n	800df58 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800df12:	687b      	ldr	r3, [r7, #4]
 800df14:	691b      	ldr	r3, [r3, #16]
 800df16:	2b00      	cmp	r3, #0
 800df18:	daf2      	bge.n	800df00 <USB_CoreReset+0xc>

  count = 10U;
 800df1a:	230a      	movs	r3, #10
 800df1c:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800df1e:	e002      	b.n	800df26 <USB_CoreReset+0x32>
  {
    count--;
 800df20:	68fb      	ldr	r3, [r7, #12]
 800df22:	3b01      	subs	r3, #1
 800df24:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800df26:	68fb      	ldr	r3, [r7, #12]
 800df28:	2b00      	cmp	r3, #0
 800df2a:	d1f9      	bne.n	800df20 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800df2c:	687b      	ldr	r3, [r7, #4]
 800df2e:	691b      	ldr	r3, [r3, #16]
 800df30:	f043 0201 	orr.w	r2, r3, #1
 800df34:	687b      	ldr	r3, [r7, #4]
 800df36:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800df38:	68fb      	ldr	r3, [r7, #12]
 800df3a:	3301      	adds	r3, #1
 800df3c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800df3e:	68fb      	ldr	r3, [r7, #12]
 800df40:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800df44:	d901      	bls.n	800df4a <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800df46:	2303      	movs	r3, #3
 800df48:	e006      	b.n	800df58 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800df4a:	687b      	ldr	r3, [r7, #4]
 800df4c:	691b      	ldr	r3, [r3, #16]
 800df4e:	f003 0301 	and.w	r3, r3, #1
 800df52:	2b01      	cmp	r3, #1
 800df54:	d0f0      	beq.n	800df38 <USB_CoreReset+0x44>

  return HAL_OK;
 800df56:	2300      	movs	r3, #0
}
 800df58:	4618      	mov	r0, r3
 800df5a:	3714      	adds	r7, #20
 800df5c:	46bd      	mov	sp, r7
 800df5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df62:	4770      	bx	lr

0800df64 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 800df64:	b580      	push	{r7, lr}
 800df66:	b084      	sub	sp, #16
 800df68:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 800df6a:	4b92      	ldr	r3, [pc, #584]	@ (800e1b4 <MX_LWIP_Init+0x250>)
 800df6c:	22c0      	movs	r2, #192	@ 0xc0
 800df6e:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 800df70:	4b90      	ldr	r3, [pc, #576]	@ (800e1b4 <MX_LWIP_Init+0x250>)
 800df72:	22a8      	movs	r2, #168	@ 0xa8
 800df74:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 100;
 800df76:	4b8f      	ldr	r3, [pc, #572]	@ (800e1b4 <MX_LWIP_Init+0x250>)
 800df78:	2264      	movs	r2, #100	@ 0x64
 800df7a:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 2;
 800df7c:	4b8d      	ldr	r3, [pc, #564]	@ (800e1b4 <MX_LWIP_Init+0x250>)
 800df7e:	2202      	movs	r2, #2
 800df80:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 800df82:	4b8d      	ldr	r3, [pc, #564]	@ (800e1b8 <MX_LWIP_Init+0x254>)
 800df84:	22ff      	movs	r2, #255	@ 0xff
 800df86:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 800df88:	4b8b      	ldr	r3, [pc, #556]	@ (800e1b8 <MX_LWIP_Init+0x254>)
 800df8a:	22ff      	movs	r2, #255	@ 0xff
 800df8c:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 800df8e:	4b8a      	ldr	r3, [pc, #552]	@ (800e1b8 <MX_LWIP_Init+0x254>)
 800df90:	22ff      	movs	r2, #255	@ 0xff
 800df92:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 800df94:	4b88      	ldr	r3, [pc, #544]	@ (800e1b8 <MX_LWIP_Init+0x254>)
 800df96:	2200      	movs	r2, #0
 800df98:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 0;
 800df9a:	4b88      	ldr	r3, [pc, #544]	@ (800e1bc <MX_LWIP_Init+0x258>)
 800df9c:	2200      	movs	r2, #0
 800df9e:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 0;
 800dfa0:	4b86      	ldr	r3, [pc, #536]	@ (800e1bc <MX_LWIP_Init+0x258>)
 800dfa2:	2200      	movs	r2, #0
 800dfa4:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 0;
 800dfa6:	4b85      	ldr	r3, [pc, #532]	@ (800e1bc <MX_LWIP_Init+0x258>)
 800dfa8:	2200      	movs	r2, #0
 800dfaa:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 0;
 800dfac:	4b83      	ldr	r3, [pc, #524]	@ (800e1bc <MX_LWIP_Init+0x258>)
 800dfae:	2200      	movs	r2, #0
 800dfb0:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 800dfb2:	2100      	movs	r1, #0
 800dfb4:	2000      	movs	r0, #0
 800dfb6:	f005 f861 	bl	801307c <tcpip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 800dfba:	4b7e      	ldr	r3, [pc, #504]	@ (800e1b4 <MX_LWIP_Init+0x250>)
 800dfbc:	781b      	ldrb	r3, [r3, #0]
 800dfbe:	061a      	lsls	r2, r3, #24
 800dfc0:	4b7c      	ldr	r3, [pc, #496]	@ (800e1b4 <MX_LWIP_Init+0x250>)
 800dfc2:	785b      	ldrb	r3, [r3, #1]
 800dfc4:	041b      	lsls	r3, r3, #16
 800dfc6:	431a      	orrs	r2, r3
 800dfc8:	4b7a      	ldr	r3, [pc, #488]	@ (800e1b4 <MX_LWIP_Init+0x250>)
 800dfca:	789b      	ldrb	r3, [r3, #2]
 800dfcc:	021b      	lsls	r3, r3, #8
 800dfce:	4313      	orrs	r3, r2
 800dfd0:	4a78      	ldr	r2, [pc, #480]	@ (800e1b4 <MX_LWIP_Init+0x250>)
 800dfd2:	78d2      	ldrb	r2, [r2, #3]
 800dfd4:	4313      	orrs	r3, r2
 800dfd6:	061a      	lsls	r2, r3, #24
 800dfd8:	4b76      	ldr	r3, [pc, #472]	@ (800e1b4 <MX_LWIP_Init+0x250>)
 800dfda:	781b      	ldrb	r3, [r3, #0]
 800dfdc:	0619      	lsls	r1, r3, #24
 800dfde:	4b75      	ldr	r3, [pc, #468]	@ (800e1b4 <MX_LWIP_Init+0x250>)
 800dfe0:	785b      	ldrb	r3, [r3, #1]
 800dfe2:	041b      	lsls	r3, r3, #16
 800dfe4:	4319      	orrs	r1, r3
 800dfe6:	4b73      	ldr	r3, [pc, #460]	@ (800e1b4 <MX_LWIP_Init+0x250>)
 800dfe8:	789b      	ldrb	r3, [r3, #2]
 800dfea:	021b      	lsls	r3, r3, #8
 800dfec:	430b      	orrs	r3, r1
 800dfee:	4971      	ldr	r1, [pc, #452]	@ (800e1b4 <MX_LWIP_Init+0x250>)
 800dff0:	78c9      	ldrb	r1, [r1, #3]
 800dff2:	430b      	orrs	r3, r1
 800dff4:	021b      	lsls	r3, r3, #8
 800dff6:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800dffa:	431a      	orrs	r2, r3
 800dffc:	4b6d      	ldr	r3, [pc, #436]	@ (800e1b4 <MX_LWIP_Init+0x250>)
 800dffe:	781b      	ldrb	r3, [r3, #0]
 800e000:	0619      	lsls	r1, r3, #24
 800e002:	4b6c      	ldr	r3, [pc, #432]	@ (800e1b4 <MX_LWIP_Init+0x250>)
 800e004:	785b      	ldrb	r3, [r3, #1]
 800e006:	041b      	lsls	r3, r3, #16
 800e008:	4319      	orrs	r1, r3
 800e00a:	4b6a      	ldr	r3, [pc, #424]	@ (800e1b4 <MX_LWIP_Init+0x250>)
 800e00c:	789b      	ldrb	r3, [r3, #2]
 800e00e:	021b      	lsls	r3, r3, #8
 800e010:	430b      	orrs	r3, r1
 800e012:	4968      	ldr	r1, [pc, #416]	@ (800e1b4 <MX_LWIP_Init+0x250>)
 800e014:	78c9      	ldrb	r1, [r1, #3]
 800e016:	430b      	orrs	r3, r1
 800e018:	0a1b      	lsrs	r3, r3, #8
 800e01a:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800e01e:	431a      	orrs	r2, r3
 800e020:	4b64      	ldr	r3, [pc, #400]	@ (800e1b4 <MX_LWIP_Init+0x250>)
 800e022:	781b      	ldrb	r3, [r3, #0]
 800e024:	0619      	lsls	r1, r3, #24
 800e026:	4b63      	ldr	r3, [pc, #396]	@ (800e1b4 <MX_LWIP_Init+0x250>)
 800e028:	785b      	ldrb	r3, [r3, #1]
 800e02a:	041b      	lsls	r3, r3, #16
 800e02c:	4319      	orrs	r1, r3
 800e02e:	4b61      	ldr	r3, [pc, #388]	@ (800e1b4 <MX_LWIP_Init+0x250>)
 800e030:	789b      	ldrb	r3, [r3, #2]
 800e032:	021b      	lsls	r3, r3, #8
 800e034:	430b      	orrs	r3, r1
 800e036:	495f      	ldr	r1, [pc, #380]	@ (800e1b4 <MX_LWIP_Init+0x250>)
 800e038:	78c9      	ldrb	r1, [r1, #3]
 800e03a:	430b      	orrs	r3, r1
 800e03c:	0e1b      	lsrs	r3, r3, #24
 800e03e:	4313      	orrs	r3, r2
 800e040:	4a5f      	ldr	r2, [pc, #380]	@ (800e1c0 <MX_LWIP_Init+0x25c>)
 800e042:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 800e044:	4b5c      	ldr	r3, [pc, #368]	@ (800e1b8 <MX_LWIP_Init+0x254>)
 800e046:	781b      	ldrb	r3, [r3, #0]
 800e048:	061a      	lsls	r2, r3, #24
 800e04a:	4b5b      	ldr	r3, [pc, #364]	@ (800e1b8 <MX_LWIP_Init+0x254>)
 800e04c:	785b      	ldrb	r3, [r3, #1]
 800e04e:	041b      	lsls	r3, r3, #16
 800e050:	431a      	orrs	r2, r3
 800e052:	4b59      	ldr	r3, [pc, #356]	@ (800e1b8 <MX_LWIP_Init+0x254>)
 800e054:	789b      	ldrb	r3, [r3, #2]
 800e056:	021b      	lsls	r3, r3, #8
 800e058:	4313      	orrs	r3, r2
 800e05a:	4a57      	ldr	r2, [pc, #348]	@ (800e1b8 <MX_LWIP_Init+0x254>)
 800e05c:	78d2      	ldrb	r2, [r2, #3]
 800e05e:	4313      	orrs	r3, r2
 800e060:	061a      	lsls	r2, r3, #24
 800e062:	4b55      	ldr	r3, [pc, #340]	@ (800e1b8 <MX_LWIP_Init+0x254>)
 800e064:	781b      	ldrb	r3, [r3, #0]
 800e066:	0619      	lsls	r1, r3, #24
 800e068:	4b53      	ldr	r3, [pc, #332]	@ (800e1b8 <MX_LWIP_Init+0x254>)
 800e06a:	785b      	ldrb	r3, [r3, #1]
 800e06c:	041b      	lsls	r3, r3, #16
 800e06e:	4319      	orrs	r1, r3
 800e070:	4b51      	ldr	r3, [pc, #324]	@ (800e1b8 <MX_LWIP_Init+0x254>)
 800e072:	789b      	ldrb	r3, [r3, #2]
 800e074:	021b      	lsls	r3, r3, #8
 800e076:	430b      	orrs	r3, r1
 800e078:	494f      	ldr	r1, [pc, #316]	@ (800e1b8 <MX_LWIP_Init+0x254>)
 800e07a:	78c9      	ldrb	r1, [r1, #3]
 800e07c:	430b      	orrs	r3, r1
 800e07e:	021b      	lsls	r3, r3, #8
 800e080:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800e084:	431a      	orrs	r2, r3
 800e086:	4b4c      	ldr	r3, [pc, #304]	@ (800e1b8 <MX_LWIP_Init+0x254>)
 800e088:	781b      	ldrb	r3, [r3, #0]
 800e08a:	0619      	lsls	r1, r3, #24
 800e08c:	4b4a      	ldr	r3, [pc, #296]	@ (800e1b8 <MX_LWIP_Init+0x254>)
 800e08e:	785b      	ldrb	r3, [r3, #1]
 800e090:	041b      	lsls	r3, r3, #16
 800e092:	4319      	orrs	r1, r3
 800e094:	4b48      	ldr	r3, [pc, #288]	@ (800e1b8 <MX_LWIP_Init+0x254>)
 800e096:	789b      	ldrb	r3, [r3, #2]
 800e098:	021b      	lsls	r3, r3, #8
 800e09a:	430b      	orrs	r3, r1
 800e09c:	4946      	ldr	r1, [pc, #280]	@ (800e1b8 <MX_LWIP_Init+0x254>)
 800e09e:	78c9      	ldrb	r1, [r1, #3]
 800e0a0:	430b      	orrs	r3, r1
 800e0a2:	0a1b      	lsrs	r3, r3, #8
 800e0a4:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800e0a8:	431a      	orrs	r2, r3
 800e0aa:	4b43      	ldr	r3, [pc, #268]	@ (800e1b8 <MX_LWIP_Init+0x254>)
 800e0ac:	781b      	ldrb	r3, [r3, #0]
 800e0ae:	0619      	lsls	r1, r3, #24
 800e0b0:	4b41      	ldr	r3, [pc, #260]	@ (800e1b8 <MX_LWIP_Init+0x254>)
 800e0b2:	785b      	ldrb	r3, [r3, #1]
 800e0b4:	041b      	lsls	r3, r3, #16
 800e0b6:	4319      	orrs	r1, r3
 800e0b8:	4b3f      	ldr	r3, [pc, #252]	@ (800e1b8 <MX_LWIP_Init+0x254>)
 800e0ba:	789b      	ldrb	r3, [r3, #2]
 800e0bc:	021b      	lsls	r3, r3, #8
 800e0be:	430b      	orrs	r3, r1
 800e0c0:	493d      	ldr	r1, [pc, #244]	@ (800e1b8 <MX_LWIP_Init+0x254>)
 800e0c2:	78c9      	ldrb	r1, [r1, #3]
 800e0c4:	430b      	orrs	r3, r1
 800e0c6:	0e1b      	lsrs	r3, r3, #24
 800e0c8:	4313      	orrs	r3, r2
 800e0ca:	4a3e      	ldr	r2, [pc, #248]	@ (800e1c4 <MX_LWIP_Init+0x260>)
 800e0cc:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 800e0ce:	4b3b      	ldr	r3, [pc, #236]	@ (800e1bc <MX_LWIP_Init+0x258>)
 800e0d0:	781b      	ldrb	r3, [r3, #0]
 800e0d2:	061a      	lsls	r2, r3, #24
 800e0d4:	4b39      	ldr	r3, [pc, #228]	@ (800e1bc <MX_LWIP_Init+0x258>)
 800e0d6:	785b      	ldrb	r3, [r3, #1]
 800e0d8:	041b      	lsls	r3, r3, #16
 800e0da:	431a      	orrs	r2, r3
 800e0dc:	4b37      	ldr	r3, [pc, #220]	@ (800e1bc <MX_LWIP_Init+0x258>)
 800e0de:	789b      	ldrb	r3, [r3, #2]
 800e0e0:	021b      	lsls	r3, r3, #8
 800e0e2:	4313      	orrs	r3, r2
 800e0e4:	4a35      	ldr	r2, [pc, #212]	@ (800e1bc <MX_LWIP_Init+0x258>)
 800e0e6:	78d2      	ldrb	r2, [r2, #3]
 800e0e8:	4313      	orrs	r3, r2
 800e0ea:	061a      	lsls	r2, r3, #24
 800e0ec:	4b33      	ldr	r3, [pc, #204]	@ (800e1bc <MX_LWIP_Init+0x258>)
 800e0ee:	781b      	ldrb	r3, [r3, #0]
 800e0f0:	0619      	lsls	r1, r3, #24
 800e0f2:	4b32      	ldr	r3, [pc, #200]	@ (800e1bc <MX_LWIP_Init+0x258>)
 800e0f4:	785b      	ldrb	r3, [r3, #1]
 800e0f6:	041b      	lsls	r3, r3, #16
 800e0f8:	4319      	orrs	r1, r3
 800e0fa:	4b30      	ldr	r3, [pc, #192]	@ (800e1bc <MX_LWIP_Init+0x258>)
 800e0fc:	789b      	ldrb	r3, [r3, #2]
 800e0fe:	021b      	lsls	r3, r3, #8
 800e100:	430b      	orrs	r3, r1
 800e102:	492e      	ldr	r1, [pc, #184]	@ (800e1bc <MX_LWIP_Init+0x258>)
 800e104:	78c9      	ldrb	r1, [r1, #3]
 800e106:	430b      	orrs	r3, r1
 800e108:	021b      	lsls	r3, r3, #8
 800e10a:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800e10e:	431a      	orrs	r2, r3
 800e110:	4b2a      	ldr	r3, [pc, #168]	@ (800e1bc <MX_LWIP_Init+0x258>)
 800e112:	781b      	ldrb	r3, [r3, #0]
 800e114:	0619      	lsls	r1, r3, #24
 800e116:	4b29      	ldr	r3, [pc, #164]	@ (800e1bc <MX_LWIP_Init+0x258>)
 800e118:	785b      	ldrb	r3, [r3, #1]
 800e11a:	041b      	lsls	r3, r3, #16
 800e11c:	4319      	orrs	r1, r3
 800e11e:	4b27      	ldr	r3, [pc, #156]	@ (800e1bc <MX_LWIP_Init+0x258>)
 800e120:	789b      	ldrb	r3, [r3, #2]
 800e122:	021b      	lsls	r3, r3, #8
 800e124:	430b      	orrs	r3, r1
 800e126:	4925      	ldr	r1, [pc, #148]	@ (800e1bc <MX_LWIP_Init+0x258>)
 800e128:	78c9      	ldrb	r1, [r1, #3]
 800e12a:	430b      	orrs	r3, r1
 800e12c:	0a1b      	lsrs	r3, r3, #8
 800e12e:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800e132:	431a      	orrs	r2, r3
 800e134:	4b21      	ldr	r3, [pc, #132]	@ (800e1bc <MX_LWIP_Init+0x258>)
 800e136:	781b      	ldrb	r3, [r3, #0]
 800e138:	0619      	lsls	r1, r3, #24
 800e13a:	4b20      	ldr	r3, [pc, #128]	@ (800e1bc <MX_LWIP_Init+0x258>)
 800e13c:	785b      	ldrb	r3, [r3, #1]
 800e13e:	041b      	lsls	r3, r3, #16
 800e140:	4319      	orrs	r1, r3
 800e142:	4b1e      	ldr	r3, [pc, #120]	@ (800e1bc <MX_LWIP_Init+0x258>)
 800e144:	789b      	ldrb	r3, [r3, #2]
 800e146:	021b      	lsls	r3, r3, #8
 800e148:	430b      	orrs	r3, r1
 800e14a:	491c      	ldr	r1, [pc, #112]	@ (800e1bc <MX_LWIP_Init+0x258>)
 800e14c:	78c9      	ldrb	r1, [r1, #3]
 800e14e:	430b      	orrs	r3, r1
 800e150:	0e1b      	lsrs	r3, r3, #24
 800e152:	4313      	orrs	r3, r2
 800e154:	4a1c      	ldr	r2, [pc, #112]	@ (800e1c8 <MX_LWIP_Init+0x264>)
 800e156:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 800e158:	4b1c      	ldr	r3, [pc, #112]	@ (800e1cc <MX_LWIP_Init+0x268>)
 800e15a:	9302      	str	r3, [sp, #8]
 800e15c:	4b1c      	ldr	r3, [pc, #112]	@ (800e1d0 <MX_LWIP_Init+0x26c>)
 800e15e:	9301      	str	r3, [sp, #4]
 800e160:	2300      	movs	r3, #0
 800e162:	9300      	str	r3, [sp, #0]
 800e164:	4b18      	ldr	r3, [pc, #96]	@ (800e1c8 <MX_LWIP_Init+0x264>)
 800e166:	4a17      	ldr	r2, [pc, #92]	@ (800e1c4 <MX_LWIP_Init+0x260>)
 800e168:	4915      	ldr	r1, [pc, #84]	@ (800e1c0 <MX_LWIP_Init+0x25c>)
 800e16a:	481a      	ldr	r0, [pc, #104]	@ (800e1d4 <MX_LWIP_Init+0x270>)
 800e16c:	f005 fd4c 	bl	8013c08 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 800e170:	4818      	ldr	r0, [pc, #96]	@ (800e1d4 <MX_LWIP_Init+0x270>)
 800e172:	f005 fefb 	bl	8013f6c <netif_set_default>

  /* We must always bring the network interface up connection or not... */
  netif_set_up(&gnetif);
 800e176:	4817      	ldr	r0, [pc, #92]	@ (800e1d4 <MX_LWIP_Init+0x270>)
 800e178:	f005 ff08 	bl	8013f8c <netif_set_up>

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernet_link_status_updated);
 800e17c:	4916      	ldr	r1, [pc, #88]	@ (800e1d8 <MX_LWIP_Init+0x274>)
 800e17e:	4815      	ldr	r0, [pc, #84]	@ (800e1d4 <MX_LWIP_Init+0x270>)
 800e180:	f006 f806 	bl	8014190 <netif_set_link_callback>

  /* Create the Ethernet link handler thread */
/* USER CODE BEGIN H7_OS_THREAD_NEW_CMSIS_RTOS_V2 */
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 800e184:	2224      	movs	r2, #36	@ 0x24
 800e186:	2100      	movs	r1, #0
 800e188:	4814      	ldr	r0, [pc, #80]	@ (800e1dc <MX_LWIP_Init+0x278>)
 800e18a:	f010 f8e8 	bl	801e35e <memset>
  attributes.name = "EthLink";
 800e18e:	4b13      	ldr	r3, [pc, #76]	@ (800e1dc <MX_LWIP_Init+0x278>)
 800e190:	4a13      	ldr	r2, [pc, #76]	@ (800e1e0 <MX_LWIP_Init+0x27c>)
 800e192:	601a      	str	r2, [r3, #0]
  attributes.stack_size = INTERFACE_THREAD_STACK_SIZE;
 800e194:	4b11      	ldr	r3, [pc, #68]	@ (800e1dc <MX_LWIP_Init+0x278>)
 800e196:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800e19a:	615a      	str	r2, [r3, #20]
  attributes.priority = osPriorityBelowNormal;
 800e19c:	4b0f      	ldr	r3, [pc, #60]	@ (800e1dc <MX_LWIP_Init+0x278>)
 800e19e:	2210      	movs	r2, #16
 800e1a0:	619a      	str	r2, [r3, #24]
  osThreadNew(ethernet_link_thread, &gnetif, &attributes);
 800e1a2:	4a0e      	ldr	r2, [pc, #56]	@ (800e1dc <MX_LWIP_Init+0x278>)
 800e1a4:	490b      	ldr	r1, [pc, #44]	@ (800e1d4 <MX_LWIP_Init+0x270>)
 800e1a6:	480f      	ldr	r0, [pc, #60]	@ (800e1e4 <MX_LWIP_Init+0x280>)
 800e1a8:	f000 fdce 	bl	800ed48 <osThreadNew>
/* USER CODE END H7_OS_THREAD_NEW_CMSIS_RTOS_V2 */

/* USER CODE BEGIN 3 */
  // printf("IP: %s\n\r", ipaddr_ntoa(&gnetif.ip_addr));
/* USER CODE END 3 */
}
 800e1ac:	bf00      	nop
 800e1ae:	46bd      	mov	sp, r7
 800e1b0:	bd80      	pop	{r7, pc}
 800e1b2:	bf00      	nop
 800e1b4:	20000e84 	.word	0x20000e84
 800e1b8:	20000e88 	.word	0x20000e88
 800e1bc:	20000e8c 	.word	0x20000e8c
 800e1c0:	20000e78 	.word	0x20000e78
 800e1c4:	20000e7c 	.word	0x20000e7c
 800e1c8:	20000e80 	.word	0x20000e80
 800e1cc:	08012fb9 	.word	0x08012fb9
 800e1d0:	0800e729 	.word	0x0800e729
 800e1d4:	20000e44 	.word	0x20000e44
 800e1d8:	0800e1e9 	.word	0x0800e1e9
 800e1dc:	20000e90 	.word	0x20000e90
 800e1e0:	0801f218 	.word	0x0801f218
 800e1e4:	0800ea01 	.word	0x0800ea01

0800e1e8 <ethernet_link_status_updated>:
  * @brief  Notify the User about the network interface config status
  * @param  netif: the network interface
  * @retval None
  */
static void ethernet_link_status_updated(struct netif *netif)
{
 800e1e8:	b480      	push	{r7}
 800e1ea:	b083      	sub	sp, #12
 800e1ec:	af00      	add	r7, sp, #0
 800e1ee:	6078      	str	r0, [r7, #4]
  else /* netif is down */
  {
/* USER CODE BEGIN 6 */
/* USER CODE END 6 */
  }
}
 800e1f0:	bf00      	nop
 800e1f2:	370c      	adds	r7, #12
 800e1f4:	46bd      	mov	sp, r7
 800e1f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1fa:	4770      	bx	lr

0800e1fc <SCB_InvalidateDCache_by_Addr>:
  \details Invalidates D-Cache for the given address
  \param[in]   addr    address (aligned to 32-byte boundary)
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_INLINE void SCB_InvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
 800e1fc:	b480      	push	{r7}
 800e1fe:	b087      	sub	sp, #28
 800e200:	af00      	add	r7, sp, #0
 800e202:	6078      	str	r0, [r7, #4]
 800e204:	6039      	str	r1, [r7, #0]
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
     int32_t op_size = dsize;
 800e206:	683b      	ldr	r3, [r7, #0]
 800e208:	617b      	str	r3, [r7, #20]
    uint32_t op_addr = (uint32_t)addr;
 800e20a:	687b      	ldr	r3, [r7, #4]
 800e20c:	613b      	str	r3, [r7, #16]
     int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
 800e20e:	2320      	movs	r3, #32
 800e210:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800e212:	f3bf 8f4f 	dsb	sy
}
 800e216:	bf00      	nop

    __DSB();

    while (op_size > 0) {
 800e218:	e00b      	b.n	800e232 <SCB_InvalidateDCache_by_Addr+0x36>
      SCB->DCIMVAC = op_addr;
 800e21a:	4a0d      	ldr	r2, [pc, #52]	@ (800e250 <SCB_InvalidateDCache_by_Addr+0x54>)
 800e21c:	693b      	ldr	r3, [r7, #16]
 800e21e:	f8c2 325c 	str.w	r3, [r2, #604]	@ 0x25c
      op_addr += (uint32_t)linesize;
 800e222:	68fb      	ldr	r3, [r7, #12]
 800e224:	693a      	ldr	r2, [r7, #16]
 800e226:	4413      	add	r3, r2
 800e228:	613b      	str	r3, [r7, #16]
      op_size -=           linesize;
 800e22a:	697a      	ldr	r2, [r7, #20]
 800e22c:	68fb      	ldr	r3, [r7, #12]
 800e22e:	1ad3      	subs	r3, r2, r3
 800e230:	617b      	str	r3, [r7, #20]
    while (op_size > 0) {
 800e232:	697b      	ldr	r3, [r7, #20]
 800e234:	2b00      	cmp	r3, #0
 800e236:	dcf0      	bgt.n	800e21a <SCB_InvalidateDCache_by_Addr+0x1e>
  __ASM volatile ("dsb 0xF":::"memory");
 800e238:	f3bf 8f4f 	dsb	sy
}
 800e23c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800e23e:	f3bf 8f6f 	isb	sy
}
 800e242:	bf00      	nop
    }

    __DSB();
    __ISB();
  #endif
}
 800e244:	bf00      	nop
 800e246:	371c      	adds	r7, #28
 800e248:	46bd      	mov	sp, r7
 800e24a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e24e:	4770      	bx	lr
 800e250:	e000ed00 	.word	0xe000ed00

0800e254 <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 800e254:	b580      	push	{r7, lr}
 800e256:	b082      	sub	sp, #8
 800e258:	af00      	add	r7, sp, #0
 800e25a:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(RxPktSemaphore);
 800e25c:	4b04      	ldr	r3, [pc, #16]	@ (800e270 <HAL_ETH_RxCpltCallback+0x1c>)
 800e25e:	681b      	ldr	r3, [r3, #0]
 800e260:	4618      	mov	r0, r3
 800e262:	f001 f88f 	bl	800f384 <osSemaphoreRelease>
}
 800e266:	bf00      	nop
 800e268:	3708      	adds	r7, #8
 800e26a:	46bd      	mov	sp, r7
 800e26c:	bd80      	pop	{r7, pc}
 800e26e:	bf00      	nop
 800e270:	2000a1c0 	.word	0x2000a1c0

0800e274 <HAL_ETH_TxCpltCallback>:
  * @brief  Ethernet Tx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 800e274:	b580      	push	{r7, lr}
 800e276:	b082      	sub	sp, #8
 800e278:	af00      	add	r7, sp, #0
 800e27a:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(TxPktSemaphore);
 800e27c:	4b04      	ldr	r3, [pc, #16]	@ (800e290 <HAL_ETH_TxCpltCallback+0x1c>)
 800e27e:	681b      	ldr	r3, [r3, #0]
 800e280:	4618      	mov	r0, r3
 800e282:	f001 f87f 	bl	800f384 <osSemaphoreRelease>
}
 800e286:	bf00      	nop
 800e288:	3708      	adds	r7, #8
 800e28a:	46bd      	mov	sp, r7
 800e28c:	bd80      	pop	{r7, pc}
 800e28e:	bf00      	nop
 800e290:	2000a1c4 	.word	0x2000a1c4

0800e294 <HAL_ETH_ErrorCallback>:
  * @brief  Ethernet DMA transfer error callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *handlerEth)
{
 800e294:	b580      	push	{r7, lr}
 800e296:	b082      	sub	sp, #8
 800e298:	af00      	add	r7, sp, #0
 800e29a:	6078      	str	r0, [r7, #4]
  if((HAL_ETH_GetDMAError(handlerEth) & ETH_DMASR_RBUS) == ETH_DMASR_RBUS)
 800e29c:	6878      	ldr	r0, [r7, #4]
 800e29e:	f7f6 fed6 	bl	800504e <HAL_ETH_GetDMAError>
 800e2a2:	4603      	mov	r3, r0
 800e2a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e2a8:	2b80      	cmp	r3, #128	@ 0x80
 800e2aa:	d104      	bne.n	800e2b6 <HAL_ETH_ErrorCallback+0x22>
  {
     osSemaphoreRelease(RxPktSemaphore);
 800e2ac:	4b04      	ldr	r3, [pc, #16]	@ (800e2c0 <HAL_ETH_ErrorCallback+0x2c>)
 800e2ae:	681b      	ldr	r3, [r3, #0]
 800e2b0:	4618      	mov	r0, r3
 800e2b2:	f001 f867 	bl	800f384 <osSemaphoreRelease>
  }
}
 800e2b6:	bf00      	nop
 800e2b8:	3708      	adds	r7, #8
 800e2ba:	46bd      	mov	sp, r7
 800e2bc:	bd80      	pop	{r7, pc}
 800e2be:	bf00      	nop
 800e2c0:	2000a1c0 	.word	0x2000a1c0

0800e2c4 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 800e2c4:	b580      	push	{r7, lr}
 800e2c6:	b0aa      	sub	sp, #168	@ 0xa8
 800e2c8:	af00      	add	r7, sp, #0
 800e2ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_eth_init_status = HAL_OK;
 800e2cc:	2300      	movs	r3, #0
 800e2ce:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
/* USER CODE BEGIN OS_THREAD_ATTR_CMSIS_RTOS_V2 */
  osThreadAttr_t attributes;
/* USER CODE END OS_THREAD_ATTR_CMSIS_RTOS_V2 */
  uint32_t duplex, speed = 0;
 800e2d2:	2300      	movs	r3, #0
 800e2d4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  int32_t PHYLinkState = 0;
 800e2d8:	2300      	movs	r3, #0
 800e2da:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  ETH_MACConfigTypeDef MACConf = {0};
 800e2de:	f107 0310 	add.w	r3, r7, #16
 800e2e2:	2264      	movs	r2, #100	@ 0x64
 800e2e4:	2100      	movs	r1, #0
 800e2e6:	4618      	mov	r0, r3
 800e2e8:	f010 f839 	bl	801e35e <memset>
  /* Start ETH HAL Init */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 800e2ec:	4b89      	ldr	r3, [pc, #548]	@ (800e514 <low_level_init+0x250>)
 800e2ee:	4a8a      	ldr	r2, [pc, #552]	@ (800e518 <low_level_init+0x254>)
 800e2f0:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800e2f2:	2300      	movs	r3, #0
 800e2f4:	723b      	strb	r3, [r7, #8]
  MACAddr[1] = 0x80;
 800e2f6:	2380      	movs	r3, #128	@ 0x80
 800e2f8:	727b      	strb	r3, [r7, #9]
  MACAddr[2] = 0xE1;
 800e2fa:	23e1      	movs	r3, #225	@ 0xe1
 800e2fc:	72bb      	strb	r3, [r7, #10]
  MACAddr[3] = 0x00;
 800e2fe:	2300      	movs	r3, #0
 800e300:	72fb      	strb	r3, [r7, #11]
  MACAddr[4] = 0x00;
 800e302:	2300      	movs	r3, #0
 800e304:	733b      	strb	r3, [r7, #12]
  MACAddr[5] = 0x00;
 800e306:	2300      	movs	r3, #0
 800e308:	737b      	strb	r3, [r7, #13]
  heth.Init.MACAddr = &MACAddr[0];
 800e30a:	4a82      	ldr	r2, [pc, #520]	@ (800e514 <low_level_init+0x250>)
 800e30c:	f107 0308 	add.w	r3, r7, #8
 800e310:	6053      	str	r3, [r2, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 800e312:	4b80      	ldr	r3, [pc, #512]	@ (800e514 <low_level_init+0x250>)
 800e314:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800e318:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800e31a:	4b7e      	ldr	r3, [pc, #504]	@ (800e514 <low_level_init+0x250>)
 800e31c:	4a7f      	ldr	r2, [pc, #508]	@ (800e51c <low_level_init+0x258>)
 800e31e:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 800e320:	4b7c      	ldr	r3, [pc, #496]	@ (800e514 <low_level_init+0x250>)
 800e322:	4a7f      	ldr	r2, [pc, #508]	@ (800e520 <low_level_init+0x25c>)
 800e324:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1536;
 800e326:	4b7b      	ldr	r3, [pc, #492]	@ (800e514 <low_level_init+0x250>)
 800e328:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 800e32c:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 800e32e:	4879      	ldr	r0, [pc, #484]	@ (800e514 <low_level_init+0x250>)
 800e330:	f7f6 f844 	bl	80043bc <HAL_ETH_Init>
 800e334:	4603      	mov	r3, r0
 800e336:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 800e33a:	2238      	movs	r2, #56	@ 0x38
 800e33c:	2100      	movs	r1, #0
 800e33e:	4879      	ldr	r0, [pc, #484]	@ (800e524 <low_level_init+0x260>)
 800e340:	f010 f80d 	bl	801e35e <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800e344:	4b77      	ldr	r3, [pc, #476]	@ (800e524 <low_level_init+0x260>)
 800e346:	2221      	movs	r2, #33	@ 0x21
 800e348:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 800e34a:	4b76      	ldr	r3, [pc, #472]	@ (800e524 <low_level_init+0x260>)
 800e34c:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 800e350:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800e352:	4b74      	ldr	r3, [pc, #464]	@ (800e524 <low_level_init+0x260>)
 800e354:	2200      	movs	r2, #0
 800e356:	611a      	str	r2, [r3, #16]

  /* End ETH HAL Init */

  /* Initialize the RX POOL */
  LWIP_MEMPOOL_INIT(RX_POOL);
 800e358:	4873      	ldr	r0, [pc, #460]	@ (800e528 <low_level_init+0x264>)
 800e35a:	f005 fb0f 	bl	801397c <memp_init_pool>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800e35e:	687b      	ldr	r3, [r7, #4]
 800e360:	2206      	movs	r2, #6
 800e362:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800e366:	4b6b      	ldr	r3, [pc, #428]	@ (800e514 <low_level_init+0x250>)
 800e368:	685b      	ldr	r3, [r3, #4]
 800e36a:	781a      	ldrb	r2, [r3, #0]
 800e36c:	687b      	ldr	r3, [r7, #4]
 800e36e:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800e372:	4b68      	ldr	r3, [pc, #416]	@ (800e514 <low_level_init+0x250>)
 800e374:	685b      	ldr	r3, [r3, #4]
 800e376:	785a      	ldrb	r2, [r3, #1]
 800e378:	687b      	ldr	r3, [r7, #4]
 800e37a:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800e37e:	4b65      	ldr	r3, [pc, #404]	@ (800e514 <low_level_init+0x250>)
 800e380:	685b      	ldr	r3, [r3, #4]
 800e382:	789a      	ldrb	r2, [r3, #2]
 800e384:	687b      	ldr	r3, [r7, #4]
 800e386:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800e38a:	4b62      	ldr	r3, [pc, #392]	@ (800e514 <low_level_init+0x250>)
 800e38c:	685b      	ldr	r3, [r3, #4]
 800e38e:	78da      	ldrb	r2, [r3, #3]
 800e390:	687b      	ldr	r3, [r7, #4]
 800e392:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800e396:	4b5f      	ldr	r3, [pc, #380]	@ (800e514 <low_level_init+0x250>)
 800e398:	685b      	ldr	r3, [r3, #4]
 800e39a:	791a      	ldrb	r2, [r3, #4]
 800e39c:	687b      	ldr	r3, [r7, #4]
 800e39e:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800e3a2:	4b5c      	ldr	r3, [pc, #368]	@ (800e514 <low_level_init+0x250>)
 800e3a4:	685b      	ldr	r3, [r3, #4]
 800e3a6:	795a      	ldrb	r2, [r3, #5]
 800e3a8:	687b      	ldr	r3, [r7, #4]
 800e3aa:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b

  /* maximum transfer unit */
  netif->mtu = ETH_MAX_PAYLOAD;
 800e3ae:	687b      	ldr	r3, [r7, #4]
 800e3b0:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 800e3b4:	849a      	strh	r2, [r3, #36]	@ 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800e3b6:	687b      	ldr	r3, [r7, #4]
 800e3b8:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800e3bc:	f043 030a 	orr.w	r3, r3, #10
 800e3c0:	b2da      	uxtb	r2, r3
 800e3c2:	687b      	ldr	r3, [r7, #4]
 800e3c4:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  /* create a binary semaphore used for informing ethernetif of frame reception */
  RxPktSemaphore = osSemaphoreNew(1, 0, NULL);
 800e3c8:	2200      	movs	r2, #0
 800e3ca:	2100      	movs	r1, #0
 800e3cc:	2001      	movs	r0, #1
 800e3ce:	f000 fed7 	bl	800f180 <osSemaphoreNew>
 800e3d2:	4603      	mov	r3, r0
 800e3d4:	4a55      	ldr	r2, [pc, #340]	@ (800e52c <low_level_init+0x268>)
 800e3d6:	6013      	str	r3, [r2, #0]

  /* create a binary semaphore used for informing ethernetif of frame transmission */
  TxPktSemaphore = osSemaphoreNew(1, 0, NULL);
 800e3d8:	2200      	movs	r2, #0
 800e3da:	2100      	movs	r1, #0
 800e3dc:	2001      	movs	r0, #1
 800e3de:	f000 fecf 	bl	800f180 <osSemaphoreNew>
 800e3e2:	4603      	mov	r3, r0
 800e3e4:	4a52      	ldr	r2, [pc, #328]	@ (800e530 <low_level_init+0x26c>)
 800e3e6:	6013      	str	r3, [r2, #0]

  /* create the task that handles the ETH_MAC */
/* USER CODE BEGIN OS_THREAD_NEW_CMSIS_RTOS_V2 */
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 800e3e8:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800e3ec:	2224      	movs	r2, #36	@ 0x24
 800e3ee:	2100      	movs	r1, #0
 800e3f0:	4618      	mov	r0, r3
 800e3f2:	f00f ffb4 	bl	801e35e <memset>
  attributes.name = "EthIf";
 800e3f6:	4b4f      	ldr	r3, [pc, #316]	@ (800e534 <low_level_init+0x270>)
 800e3f8:	677b      	str	r3, [r7, #116]	@ 0x74
  attributes.stack_size = INTERFACE_THREAD_STACK_SIZE;
 800e3fa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800e3fe:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  attributes.priority = osPriorityRealtime;
 800e402:	2330      	movs	r3, #48	@ 0x30
 800e404:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  osThreadNew(ethernetif_input, netif, &attributes);
 800e408:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800e40c:	461a      	mov	r2, r3
 800e40e:	6879      	ldr	r1, [r7, #4]
 800e410:	4849      	ldr	r0, [pc, #292]	@ (800e538 <low_level_init+0x274>)
 800e412:	f000 fc99 	bl	800ed48 <osThreadNew>

/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */
  /* Set PHY IO functions */
  LAN8742_RegisterBusIO(&LAN8742, &LAN8742_IOCtx);
 800e416:	4949      	ldr	r1, [pc, #292]	@ (800e53c <low_level_init+0x278>)
 800e418:	4849      	ldr	r0, [pc, #292]	@ (800e540 <low_level_init+0x27c>)
 800e41a:	f7f4 f892 	bl	8002542 <LAN8742_RegisterBusIO>

  /* Initialize the LAN8742 ETH PHY */
  if(LAN8742_Init(&LAN8742) != LAN8742_STATUS_OK)
 800e41e:	4848      	ldr	r0, [pc, #288]	@ (800e540 <low_level_init+0x27c>)
 800e420:	f7f4 f8c1 	bl	80025a6 <LAN8742_Init>
 800e424:	4603      	mov	r3, r0
 800e426:	2b00      	cmp	r3, #0
 800e428:	d006      	beq.n	800e438 <low_level_init+0x174>
  {
    netif_set_link_down(netif);
 800e42a:	6878      	ldr	r0, [r7, #4]
 800e42c:	f005 fe80 	bl	8014130 <netif_set_link_down>
    netif_set_down(netif);
 800e430:	6878      	ldr	r0, [r7, #4]
 800e432:	f005 fe17 	bl	8014064 <netif_set_down>
 800e436:	e06a      	b.n	800e50e <low_level_init+0x24a>
    return;
  }

  if (hal_eth_init_status == HAL_OK)
 800e438:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800e43c:	2b00      	cmp	r3, #0
 800e43e:	d164      	bne.n	800e50a <low_level_init+0x246>
  {
    PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800e440:	483f      	ldr	r0, [pc, #252]	@ (800e540 <low_level_init+0x27c>)
 800e442:	f7f4 f8fd 	bl	8002640 <LAN8742_GetLinkState>
 800e446:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98

    /* Get link state */
    if(PHYLinkState <= LAN8742_STATUS_LINK_DOWN)
 800e44a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e44e:	2b01      	cmp	r3, #1
 800e450:	dc06      	bgt.n	800e460 <low_level_init+0x19c>
    {
      netif_set_link_down(netif);
 800e452:	6878      	ldr	r0, [r7, #4]
 800e454:	f005 fe6c 	bl	8014130 <netif_set_link_down>
      netif_set_down(netif);
 800e458:	6878      	ldr	r0, [r7, #4]
 800e45a:	f005 fe03 	bl	8014064 <netif_set_down>
 800e45e:	e056      	b.n	800e50e <low_level_init+0x24a>
    }
    else
    {
      switch (PHYLinkState)
 800e460:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e464:	3b02      	subs	r3, #2
 800e466:	2b03      	cmp	r3, #3
 800e468:	d82a      	bhi.n	800e4c0 <low_level_init+0x1fc>
 800e46a:	a201      	add	r2, pc, #4	@ (adr r2, 800e470 <low_level_init+0x1ac>)
 800e46c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e470:	0800e481 	.word	0x0800e481
 800e474:	0800e493 	.word	0x0800e493
 800e478:	0800e4a3 	.word	0x0800e4a3
 800e47c:	0800e4b3 	.word	0x0800e4b3
      {
      case LAN8742_STATUS_100MBITS_FULLDUPLEX:
        duplex = ETH_FULLDUPLEX_MODE;
 800e480:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800e484:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_100M;
 800e488:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800e48c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 800e490:	e01f      	b.n	800e4d2 <low_level_init+0x20e>
      case LAN8742_STATUS_100MBITS_HALFDUPLEX:
        duplex = ETH_HALFDUPLEX_MODE;
 800e492:	2300      	movs	r3, #0
 800e494:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_100M;
 800e498:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800e49c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 800e4a0:	e017      	b.n	800e4d2 <low_level_init+0x20e>
      case LAN8742_STATUS_10MBITS_FULLDUPLEX:
        duplex = ETH_FULLDUPLEX_MODE;
 800e4a2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800e4a6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_10M;
 800e4aa:	2300      	movs	r3, #0
 800e4ac:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 800e4b0:	e00f      	b.n	800e4d2 <low_level_init+0x20e>
      case LAN8742_STATUS_10MBITS_HALFDUPLEX:
        duplex = ETH_HALFDUPLEX_MODE;
 800e4b2:	2300      	movs	r3, #0
 800e4b4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_10M;
 800e4b8:	2300      	movs	r3, #0
 800e4ba:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 800e4be:	e008      	b.n	800e4d2 <low_level_init+0x20e>
      default:
        duplex = ETH_FULLDUPLEX_MODE;
 800e4c0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800e4c4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_100M;
 800e4c8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800e4cc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 800e4d0:	bf00      	nop
      }

    /* Get MAC Config MAC */
    HAL_ETH_GetMACConfig(&heth, &MACConf);
 800e4d2:	f107 0310 	add.w	r3, r7, #16
 800e4d6:	4619      	mov	r1, r3
 800e4d8:	480e      	ldr	r0, [pc, #56]	@ (800e514 <low_level_init+0x250>)
 800e4da:	f7f6 fc57 	bl	8004d8c <HAL_ETH_GetMACConfig>
    MACConf.DuplexMode = duplex;
 800e4de:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e4e2:	62bb      	str	r3, [r7, #40]	@ 0x28
    MACConf.Speed = speed;
 800e4e4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e4e8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_ETH_SetMACConfig(&heth, &MACConf);
 800e4ea:	f107 0310 	add.w	r3, r7, #16
 800e4ee:	4619      	mov	r1, r3
 800e4f0:	4808      	ldr	r0, [pc, #32]	@ (800e514 <low_level_init+0x250>)
 800e4f2:	f7f6 fd42 	bl	8004f7a <HAL_ETH_SetMACConfig>

    HAL_ETH_Start_IT(&heth);
 800e4f6:	4807      	ldr	r0, [pc, #28]	@ (800e514 <low_level_init+0x250>)
 800e4f8:	f7f5 fffa 	bl	80044f0 <HAL_ETH_Start_IT>
    netif_set_up(netif);
 800e4fc:	6878      	ldr	r0, [r7, #4]
 800e4fe:	f005 fd45 	bl	8013f8c <netif_set_up>
    netif_set_link_up(netif);
 800e502:	6878      	ldr	r0, [r7, #4]
 800e504:	f005 fde0 	bl	80140c8 <netif_set_link_up>
 800e508:	e001      	b.n	800e50e <low_level_init+0x24a>
    }

  }
  else
  {
    Error_Handler();
 800e50a:	f7f2 ff59 	bl	80013c0 <Error_Handler>

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */

}
 800e50e:	37a8      	adds	r7, #168	@ 0xa8
 800e510:	46bd      	mov	sp, r7
 800e512:	bd80      	pop	{r7, pc}
 800e514:	2000a1c8 	.word	0x2000a1c8
 800e518:	40028000 	.word	0x40028000
 800e51c:	2000012c 	.word	0x2000012c
 800e520:	2000008c 	.word	0x2000008c
 800e524:	2000a278 	.word	0x2000a278
 800e528:	08021e64 	.word	0x08021e64
 800e52c:	2000a1c0 	.word	0x2000a1c0
 800e530:	2000a1c4 	.word	0x2000a1c4
 800e534:	0801f220 	.word	0x0801f220
 800e538:	0800e6d5 	.word	0x0800e6d5
 800e53c:	2000000c 	.word	0x2000000c
 800e540:	2000a2b0 	.word	0x2000a2b0

0800e544 <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800e544:	b580      	push	{r7, lr}
 800e546:	b092      	sub	sp, #72	@ 0x48
 800e548:	af00      	add	r7, sp, #0
 800e54a:	6078      	str	r0, [r7, #4]
 800e54c:	6039      	str	r1, [r7, #0]
  uint32_t i = 0U;
 800e54e:	2300      	movs	r3, #0
 800e550:	647b      	str	r3, [r7, #68]	@ 0x44
  struct pbuf *q = NULL;
 800e552:	2300      	movs	r3, #0
 800e554:	643b      	str	r3, [r7, #64]	@ 0x40
  err_t errval = ERR_OK;
 800e556:	2300      	movs	r3, #0
 800e558:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  ETH_BufferTypeDef Txbuffer[ETH_TX_DESC_CNT] = {0};
 800e55c:	f107 030c 	add.w	r3, r7, #12
 800e560:	2230      	movs	r2, #48	@ 0x30
 800e562:	2100      	movs	r1, #0
 800e564:	4618      	mov	r0, r3
 800e566:	f00f fefa 	bl	801e35e <memset>

  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 800e56a:	f107 030c 	add.w	r3, r7, #12
 800e56e:	2230      	movs	r2, #48	@ 0x30
 800e570:	2100      	movs	r1, #0
 800e572:	4618      	mov	r0, r3
 800e574:	f00f fef3 	bl	801e35e <memset>

  for(q = p; q != NULL; q = q->next)
 800e578:	683b      	ldr	r3, [r7, #0]
 800e57a:	643b      	str	r3, [r7, #64]	@ 0x40
 800e57c:	e045      	b.n	800e60a <low_level_output+0xc6>
  {
    if(i >= ETH_TX_DESC_CNT)
 800e57e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e580:	2b03      	cmp	r3, #3
 800e582:	d902      	bls.n	800e58a <low_level_output+0x46>
      return ERR_IF;
 800e584:	f06f 030b 	mvn.w	r3, #11
 800e588:	e07f      	b.n	800e68a <low_level_output+0x146>

    Txbuffer[i].buffer = q->payload;
 800e58a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e58c:	6859      	ldr	r1, [r3, #4]
 800e58e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e590:	4613      	mov	r3, r2
 800e592:	005b      	lsls	r3, r3, #1
 800e594:	4413      	add	r3, r2
 800e596:	009b      	lsls	r3, r3, #2
 800e598:	3348      	adds	r3, #72	@ 0x48
 800e59a:	443b      	add	r3, r7
 800e59c:	3b3c      	subs	r3, #60	@ 0x3c
 800e59e:	6019      	str	r1, [r3, #0]
    Txbuffer[i].len = q->len;
 800e5a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e5a2:	895b      	ldrh	r3, [r3, #10]
 800e5a4:	4619      	mov	r1, r3
 800e5a6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e5a8:	4613      	mov	r3, r2
 800e5aa:	005b      	lsls	r3, r3, #1
 800e5ac:	4413      	add	r3, r2
 800e5ae:	009b      	lsls	r3, r3, #2
 800e5b0:	3348      	adds	r3, #72	@ 0x48
 800e5b2:	443b      	add	r3, r7
 800e5b4:	3b38      	subs	r3, #56	@ 0x38
 800e5b6:	6019      	str	r1, [r3, #0]

    if(i>0)
 800e5b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e5ba:	2b00      	cmp	r3, #0
 800e5bc:	d011      	beq.n	800e5e2 <low_level_output+0x9e>
    {
      Txbuffer[i-1].next = &Txbuffer[i];
 800e5be:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e5c0:	1e5a      	subs	r2, r3, #1
 800e5c2:	f107 000c 	add.w	r0, r7, #12
 800e5c6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800e5c8:	460b      	mov	r3, r1
 800e5ca:	005b      	lsls	r3, r3, #1
 800e5cc:	440b      	add	r3, r1
 800e5ce:	009b      	lsls	r3, r3, #2
 800e5d0:	18c1      	adds	r1, r0, r3
 800e5d2:	4613      	mov	r3, r2
 800e5d4:	005b      	lsls	r3, r3, #1
 800e5d6:	4413      	add	r3, r2
 800e5d8:	009b      	lsls	r3, r3, #2
 800e5da:	3348      	adds	r3, #72	@ 0x48
 800e5dc:	443b      	add	r3, r7
 800e5de:	3b34      	subs	r3, #52	@ 0x34
 800e5e0:	6019      	str	r1, [r3, #0]
    }

    if(q->next == NULL)
 800e5e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e5e4:	681b      	ldr	r3, [r3, #0]
 800e5e6:	2b00      	cmp	r3, #0
 800e5e8:	d109      	bne.n	800e5fe <low_level_output+0xba>
    {
      Txbuffer[i].next = NULL;
 800e5ea:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e5ec:	4613      	mov	r3, r2
 800e5ee:	005b      	lsls	r3, r3, #1
 800e5f0:	4413      	add	r3, r2
 800e5f2:	009b      	lsls	r3, r3, #2
 800e5f4:	3348      	adds	r3, #72	@ 0x48
 800e5f6:	443b      	add	r3, r7
 800e5f8:	3b34      	subs	r3, #52	@ 0x34
 800e5fa:	2200      	movs	r2, #0
 800e5fc:	601a      	str	r2, [r3, #0]
    }

    i++;
 800e5fe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e600:	3301      	adds	r3, #1
 800e602:	647b      	str	r3, [r7, #68]	@ 0x44
  for(q = p; q != NULL; q = q->next)
 800e604:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e606:	681b      	ldr	r3, [r3, #0]
 800e608:	643b      	str	r3, [r7, #64]	@ 0x40
 800e60a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e60c:	2b00      	cmp	r3, #0
 800e60e:	d1b6      	bne.n	800e57e <low_level_output+0x3a>
  }

  TxConfig.Length = p->tot_len;
 800e610:	683b      	ldr	r3, [r7, #0]
 800e612:	891b      	ldrh	r3, [r3, #8]
 800e614:	461a      	mov	r2, r3
 800e616:	4b1f      	ldr	r3, [pc, #124]	@ (800e694 <low_level_output+0x150>)
 800e618:	605a      	str	r2, [r3, #4]
  TxConfig.TxBuffer = Txbuffer;
 800e61a:	4a1e      	ldr	r2, [pc, #120]	@ (800e694 <low_level_output+0x150>)
 800e61c:	f107 030c 	add.w	r3, r7, #12
 800e620:	6093      	str	r3, [r2, #8]
  TxConfig.pData = p;
 800e622:	4a1c      	ldr	r2, [pc, #112]	@ (800e694 <low_level_output+0x150>)
 800e624:	683b      	ldr	r3, [r7, #0]
 800e626:	6353      	str	r3, [r2, #52]	@ 0x34

  pbuf_ref(p);
 800e628:	6838      	ldr	r0, [r7, #0]
 800e62a:	f006 fa05 	bl	8014a38 <pbuf_ref>

  do
  {
    if(HAL_ETH_Transmit_IT(&heth, &TxConfig) == HAL_OK)
 800e62e:	4919      	ldr	r1, [pc, #100]	@ (800e694 <low_level_output+0x150>)
 800e630:	4819      	ldr	r0, [pc, #100]	@ (800e698 <low_level_output+0x154>)
 800e632:	f7f6 f84d 	bl	80046d0 <HAL_ETH_Transmit_IT>
 800e636:	4603      	mov	r3, r0
 800e638:	2b00      	cmp	r3, #0
 800e63a:	d103      	bne.n	800e644 <low_level_output+0x100>
    {
      errval = ERR_OK;
 800e63c:	2300      	movs	r3, #0
 800e63e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800e642:	e01b      	b.n	800e67c <low_level_output+0x138>
    }
    else
    {

      if(HAL_ETH_GetError(&heth) & HAL_ETH_ERROR_BUSY)
 800e644:	4814      	ldr	r0, [pc, #80]	@ (800e698 <low_level_output+0x154>)
 800e646:	f7f6 fcf5 	bl	8005034 <HAL_ETH_GetError>
 800e64a:	4603      	mov	r3, r0
 800e64c:	f003 0302 	and.w	r3, r3, #2
 800e650:	2b00      	cmp	r3, #0
 800e652:	d00d      	beq.n	800e670 <low_level_output+0x12c>
      {
        /* Wait for descriptors to become available */
        osSemaphoreAcquire(  TxPktSemaphore, ETHIF_TX_TIMEOUT);
 800e654:	4b11      	ldr	r3, [pc, #68]	@ (800e69c <low_level_output+0x158>)
 800e656:	681b      	ldr	r3, [r3, #0]
 800e658:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 800e65c:	4618      	mov	r0, r3
 800e65e:	f000 fe2b 	bl	800f2b8 <osSemaphoreAcquire>
        HAL_ETH_ReleaseTxPacket(&heth);
 800e662:	480d      	ldr	r0, [pc, #52]	@ (800e698 <low_level_output+0x154>)
 800e664:	f7f6 f9d4 	bl	8004a10 <HAL_ETH_ReleaseTxPacket>
        errval = ERR_BUF;
 800e668:	23fe      	movs	r3, #254	@ 0xfe
 800e66a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800e66e:	e005      	b.n	800e67c <low_level_output+0x138>
      }
      else
      {
        /* Other error */
        pbuf_free(p);
 800e670:	6838      	ldr	r0, [r7, #0]
 800e672:	f006 f93b 	bl	80148ec <pbuf_free>
        errval =  ERR_IF;
 800e676:	23f4      	movs	r3, #244	@ 0xf4
 800e678:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
      }
    }
  }while(errval == ERR_BUF);
 800e67c:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800e680:	f113 0f02 	cmn.w	r3, #2
 800e684:	d0d3      	beq.n	800e62e <low_level_output+0xea>

  return errval;
 800e686:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 800e68a:	4618      	mov	r0, r3
 800e68c:	3748      	adds	r7, #72	@ 0x48
 800e68e:	46bd      	mov	sp, r7
 800e690:	bd80      	pop	{r7, pc}
 800e692:	bf00      	nop
 800e694:	2000a278 	.word	0x2000a278
 800e698:	2000a1c8 	.word	0x2000a1c8
 800e69c:	2000a1c4 	.word	0x2000a1c4

0800e6a0 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 800e6a0:	b580      	push	{r7, lr}
 800e6a2:	b084      	sub	sp, #16
 800e6a4:	af00      	add	r7, sp, #0
 800e6a6:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800e6a8:	2300      	movs	r3, #0
 800e6aa:	60fb      	str	r3, [r7, #12]

  if(RxAllocStatus == RX_ALLOC_OK)
 800e6ac:	4b07      	ldr	r3, [pc, #28]	@ (800e6cc <low_level_input+0x2c>)
 800e6ae:	781b      	ldrb	r3, [r3, #0]
 800e6b0:	2b00      	cmp	r3, #0
 800e6b2:	d105      	bne.n	800e6c0 <low_level_input+0x20>
  {
    HAL_ETH_ReadData(&heth, (void **)&p);
 800e6b4:	f107 030c 	add.w	r3, r7, #12
 800e6b8:	4619      	mov	r1, r3
 800e6ba:	4805      	ldr	r0, [pc, #20]	@ (800e6d0 <low_level_input+0x30>)
 800e6bc:	f7f6 f864 	bl	8004788 <HAL_ETH_ReadData>
  }

  return p;
 800e6c0:	68fb      	ldr	r3, [r7, #12]
}
 800e6c2:	4618      	mov	r0, r3
 800e6c4:	3710      	adds	r7, #16
 800e6c6:	46bd      	mov	sp, r7
 800e6c8:	bd80      	pop	{r7, pc}
 800e6ca:	bf00      	nop
 800e6cc:	2000a1bc 	.word	0x2000a1bc
 800e6d0:	2000a1c8 	.word	0x2000a1c8

0800e6d4 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(void* argument)
{
 800e6d4:	b580      	push	{r7, lr}
 800e6d6:	b084      	sub	sp, #16
 800e6d8:	af00      	add	r7, sp, #0
 800e6da:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800e6dc:	2300      	movs	r3, #0
 800e6de:	60fb      	str	r3, [r7, #12]
  struct netif *netif = (struct netif *) argument;
 800e6e0:	687b      	ldr	r3, [r7, #4]
 800e6e2:	60bb      	str	r3, [r7, #8]

  for( ;; )
  {
    if (osSemaphoreAcquire(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800e6e4:	4b0f      	ldr	r3, [pc, #60]	@ (800e724 <ethernetif_input+0x50>)
 800e6e6:	681b      	ldr	r3, [r3, #0]
 800e6e8:	f04f 31ff 	mov.w	r1, #4294967295
 800e6ec:	4618      	mov	r0, r3
 800e6ee:	f000 fde3 	bl	800f2b8 <osSemaphoreAcquire>
 800e6f2:	4603      	mov	r3, r0
 800e6f4:	2b00      	cmp	r3, #0
 800e6f6:	d1f5      	bne.n	800e6e4 <ethernetif_input+0x10>
    {
      do
      {
        p = low_level_input( netif );
 800e6f8:	68b8      	ldr	r0, [r7, #8]
 800e6fa:	f7ff ffd1 	bl	800e6a0 <low_level_input>
 800e6fe:	60f8      	str	r0, [r7, #12]
        if (p != NULL)
 800e700:	68fb      	ldr	r3, [r7, #12]
 800e702:	2b00      	cmp	r3, #0
 800e704:	d00a      	beq.n	800e71c <ethernetif_input+0x48>
        {
          if (netif->input( p, netif) != ERR_OK )
 800e706:	68bb      	ldr	r3, [r7, #8]
 800e708:	691b      	ldr	r3, [r3, #16]
 800e70a:	68b9      	ldr	r1, [r7, #8]
 800e70c:	68f8      	ldr	r0, [r7, #12]
 800e70e:	4798      	blx	r3
 800e710:	4603      	mov	r3, r0
 800e712:	2b00      	cmp	r3, #0
 800e714:	d002      	beq.n	800e71c <ethernetif_input+0x48>
          {
            pbuf_free(p);
 800e716:	68f8      	ldr	r0, [r7, #12]
 800e718:	f006 f8e8 	bl	80148ec <pbuf_free>
          }
        }
      } while(p!=NULL);
 800e71c:	68fb      	ldr	r3, [r7, #12]
 800e71e:	2b00      	cmp	r3, #0
 800e720:	d1ea      	bne.n	800e6f8 <ethernetif_input+0x24>
    if (osSemaphoreAcquire(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800e722:	e7df      	b.n	800e6e4 <ethernetif_input+0x10>
 800e724:	2000a1c0 	.word	0x2000a1c0

0800e728 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800e728:	b580      	push	{r7, lr}
 800e72a:	b082      	sub	sp, #8
 800e72c:	af00      	add	r7, sp, #0
 800e72e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800e730:	687b      	ldr	r3, [r7, #4]
 800e732:	2b00      	cmp	r3, #0
 800e734:	d106      	bne.n	800e744 <ethernetif_init+0x1c>
 800e736:	4b0e      	ldr	r3, [pc, #56]	@ (800e770 <ethernetif_init+0x48>)
 800e738:	f240 220d 	movw	r2, #525	@ 0x20d
 800e73c:	490d      	ldr	r1, [pc, #52]	@ (800e774 <ethernetif_init+0x4c>)
 800e73e:	480e      	ldr	r0, [pc, #56]	@ (800e778 <ethernetif_init+0x50>)
 800e740:	f00f fda8 	bl	801e294 <iprintf>
   * The last argument should be replaced with your link speed, in units
   * of bits per second.
   */
  // MIB2_INIT_NETIF(netif, snmp_ifType_ethernet_csmacd, LINK_SPEED_OF_YOUR_NETIF_IN_BPS);

  netif->name[0] = IFNAME0;
 800e744:	687b      	ldr	r3, [r7, #4]
 800e746:	2273      	movs	r2, #115	@ 0x73
 800e748:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
  netif->name[1] = IFNAME1;
 800e74c:	687b      	ldr	r3, [r7, #4]
 800e74e:	2274      	movs	r2, #116	@ 0x74
 800e750:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800e754:	687b      	ldr	r3, [r7, #4]
 800e756:	4a09      	ldr	r2, [pc, #36]	@ (800e77c <ethernetif_init+0x54>)
 800e758:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800e75a:	687b      	ldr	r3, [r7, #4]
 800e75c:	4a08      	ldr	r2, [pc, #32]	@ (800e780 <ethernetif_init+0x58>)
 800e75e:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800e760:	6878      	ldr	r0, [r7, #4]
 800e762:	f7ff fdaf 	bl	800e2c4 <low_level_init>

  return ERR_OK;
 800e766:	2300      	movs	r3, #0
}
 800e768:	4618      	mov	r0, r3
 800e76a:	3708      	adds	r7, #8
 800e76c:	46bd      	mov	sp, r7
 800e76e:	bd80      	pop	{r7, pc}
 800e770:	0801f228 	.word	0x0801f228
 800e774:	0801f244 	.word	0x0801f244
 800e778:	0801f254 	.word	0x0801f254
 800e77c:	0801b54d 	.word	0x0801b54d
 800e780:	0800e545 	.word	0x0800e545

0800e784 <pbuf_free_custom>:
  * @brief  Custom Rx pbuf free callback
  * @param  pbuf: pbuf to be freed
  * @retval None
  */
void pbuf_free_custom(struct pbuf *p)
{
 800e784:	b580      	push	{r7, lr}
 800e786:	b084      	sub	sp, #16
 800e788:	af00      	add	r7, sp, #0
 800e78a:	6078      	str	r0, [r7, #4]
  struct pbuf_custom* custom_pbuf = (struct pbuf_custom*)p;
 800e78c:	687b      	ldr	r3, [r7, #4]
 800e78e:	60fb      	str	r3, [r7, #12]
  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 800e790:	68f9      	ldr	r1, [r7, #12]
 800e792:	4809      	ldr	r0, [pc, #36]	@ (800e7b8 <pbuf_free_custom+0x34>)
 800e794:	f005 f9e2 	bl	8013b5c <memp_free_pool>

  /* If the Rx Buffer Pool was exhausted, signal the ethernetif_input task to
   * call HAL_ETH_GetRxDataBuffer to rebuild the Rx descriptors. */

  if (RxAllocStatus == RX_ALLOC_ERROR)
 800e798:	4b08      	ldr	r3, [pc, #32]	@ (800e7bc <pbuf_free_custom+0x38>)
 800e79a:	781b      	ldrb	r3, [r3, #0]
 800e79c:	2b01      	cmp	r3, #1
 800e79e:	d107      	bne.n	800e7b0 <pbuf_free_custom+0x2c>
  {
    RxAllocStatus = RX_ALLOC_OK;
 800e7a0:	4b06      	ldr	r3, [pc, #24]	@ (800e7bc <pbuf_free_custom+0x38>)
 800e7a2:	2200      	movs	r2, #0
 800e7a4:	701a      	strb	r2, [r3, #0]
    osSemaphoreRelease(RxPktSemaphore);
 800e7a6:	4b06      	ldr	r3, [pc, #24]	@ (800e7c0 <pbuf_free_custom+0x3c>)
 800e7a8:	681b      	ldr	r3, [r3, #0]
 800e7aa:	4618      	mov	r0, r3
 800e7ac:	f000 fdea 	bl	800f384 <osSemaphoreRelease>
  }
}
 800e7b0:	bf00      	nop
 800e7b2:	3710      	adds	r7, #16
 800e7b4:	46bd      	mov	sp, r7
 800e7b6:	bd80      	pop	{r7, pc}
 800e7b8:	08021e64 	.word	0x08021e64
 800e7bc:	2000a1bc 	.word	0x2000a1bc
 800e7c0:	2000a1c0 	.word	0x2000a1c0

0800e7c4 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Current Time value
*/
u32_t sys_now(void)
{
 800e7c4:	b580      	push	{r7, lr}
 800e7c6:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800e7c8:	f7f3 ffe2 	bl	8002790 <HAL_GetTick>
 800e7cc:	4603      	mov	r3, r0
}
 800e7ce:	4618      	mov	r0, r3
 800e7d0:	bd80      	pop	{r7, pc}
	...

0800e7d4 <HAL_ETH_MspInit>:
  * @param  ethHandle: ETH handle
  * @retval None
  */

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 800e7d4:	b580      	push	{r7, lr}
 800e7d6:	b08e      	sub	sp, #56	@ 0x38
 800e7d8:	af00      	add	r7, sp, #0
 800e7da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e7dc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800e7e0:	2200      	movs	r2, #0
 800e7e2:	601a      	str	r2, [r3, #0]
 800e7e4:	605a      	str	r2, [r3, #4]
 800e7e6:	609a      	str	r2, [r3, #8]
 800e7e8:	60da      	str	r2, [r3, #12]
 800e7ea:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 800e7ec:	687b      	ldr	r3, [r7, #4]
 800e7ee:	681b      	ldr	r3, [r3, #0]
 800e7f0:	4a56      	ldr	r2, [pc, #344]	@ (800e94c <HAL_ETH_MspInit+0x178>)
 800e7f2:	4293      	cmp	r3, r2
 800e7f4:	f040 80a6 	bne.w	800e944 <HAL_ETH_MspInit+0x170>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 800e7f8:	4b55      	ldr	r3, [pc, #340]	@ (800e950 <HAL_ETH_MspInit+0x17c>)
 800e7fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e7fc:	4a54      	ldr	r2, [pc, #336]	@ (800e950 <HAL_ETH_MspInit+0x17c>)
 800e7fe:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800e802:	6313      	str	r3, [r2, #48]	@ 0x30
 800e804:	4b52      	ldr	r3, [pc, #328]	@ (800e950 <HAL_ETH_MspInit+0x17c>)
 800e806:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e808:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e80c:	623b      	str	r3, [r7, #32]
 800e80e:	6a3b      	ldr	r3, [r7, #32]
 800e810:	4b4f      	ldr	r3, [pc, #316]	@ (800e950 <HAL_ETH_MspInit+0x17c>)
 800e812:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e814:	4a4e      	ldr	r2, [pc, #312]	@ (800e950 <HAL_ETH_MspInit+0x17c>)
 800e816:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800e81a:	6313      	str	r3, [r2, #48]	@ 0x30
 800e81c:	4b4c      	ldr	r3, [pc, #304]	@ (800e950 <HAL_ETH_MspInit+0x17c>)
 800e81e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e820:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800e824:	61fb      	str	r3, [r7, #28]
 800e826:	69fb      	ldr	r3, [r7, #28]
 800e828:	4b49      	ldr	r3, [pc, #292]	@ (800e950 <HAL_ETH_MspInit+0x17c>)
 800e82a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e82c:	4a48      	ldr	r2, [pc, #288]	@ (800e950 <HAL_ETH_MspInit+0x17c>)
 800e82e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800e832:	6313      	str	r3, [r2, #48]	@ 0x30
 800e834:	4b46      	ldr	r3, [pc, #280]	@ (800e950 <HAL_ETH_MspInit+0x17c>)
 800e836:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e838:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e83c:	61bb      	str	r3, [r7, #24]
 800e83e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800e840:	4b43      	ldr	r3, [pc, #268]	@ (800e950 <HAL_ETH_MspInit+0x17c>)
 800e842:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e844:	4a42      	ldr	r2, [pc, #264]	@ (800e950 <HAL_ETH_MspInit+0x17c>)
 800e846:	f043 0304 	orr.w	r3, r3, #4
 800e84a:	6313      	str	r3, [r2, #48]	@ 0x30
 800e84c:	4b40      	ldr	r3, [pc, #256]	@ (800e950 <HAL_ETH_MspInit+0x17c>)
 800e84e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e850:	f003 0304 	and.w	r3, r3, #4
 800e854:	617b      	str	r3, [r7, #20]
 800e856:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e858:	4b3d      	ldr	r3, [pc, #244]	@ (800e950 <HAL_ETH_MspInit+0x17c>)
 800e85a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e85c:	4a3c      	ldr	r2, [pc, #240]	@ (800e950 <HAL_ETH_MspInit+0x17c>)
 800e85e:	f043 0301 	orr.w	r3, r3, #1
 800e862:	6313      	str	r3, [r2, #48]	@ 0x30
 800e864:	4b3a      	ldr	r3, [pc, #232]	@ (800e950 <HAL_ETH_MspInit+0x17c>)
 800e866:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e868:	f003 0301 	and.w	r3, r3, #1
 800e86c:	613b      	str	r3, [r7, #16]
 800e86e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800e870:	4b37      	ldr	r3, [pc, #220]	@ (800e950 <HAL_ETH_MspInit+0x17c>)
 800e872:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e874:	4a36      	ldr	r2, [pc, #216]	@ (800e950 <HAL_ETH_MspInit+0x17c>)
 800e876:	f043 0302 	orr.w	r3, r3, #2
 800e87a:	6313      	str	r3, [r2, #48]	@ 0x30
 800e87c:	4b34      	ldr	r3, [pc, #208]	@ (800e950 <HAL_ETH_MspInit+0x17c>)
 800e87e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e880:	f003 0302 	and.w	r3, r3, #2
 800e884:	60fb      	str	r3, [r7, #12]
 800e886:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800e888:	4b31      	ldr	r3, [pc, #196]	@ (800e950 <HAL_ETH_MspInit+0x17c>)
 800e88a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e88c:	4a30      	ldr	r2, [pc, #192]	@ (800e950 <HAL_ETH_MspInit+0x17c>)
 800e88e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e892:	6313      	str	r3, [r2, #48]	@ 0x30
 800e894:	4b2e      	ldr	r3, [pc, #184]	@ (800e950 <HAL_ETH_MspInit+0x17c>)
 800e896:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e898:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e89c:	60bb      	str	r3, [r7, #8]
 800e89e:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800e8a0:	2332      	movs	r3, #50	@ 0x32
 800e8a2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e8a4:	2302      	movs	r3, #2
 800e8a6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e8a8:	2300      	movs	r3, #0
 800e8aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e8ac:	2303      	movs	r3, #3
 800e8ae:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800e8b0:	230b      	movs	r3, #11
 800e8b2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800e8b4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800e8b8:	4619      	mov	r1, r3
 800e8ba:	4826      	ldr	r0, [pc, #152]	@ (800e954 <HAL_ETH_MspInit+0x180>)
 800e8bc:	f7f6 fff4 	bl	80058a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800e8c0:	2386      	movs	r3, #134	@ 0x86
 800e8c2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e8c4:	2302      	movs	r3, #2
 800e8c6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e8c8:	2300      	movs	r3, #0
 800e8ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e8cc:	2303      	movs	r3, #3
 800e8ce:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800e8d0:	230b      	movs	r3, #11
 800e8d2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e8d4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800e8d8:	4619      	mov	r1, r3
 800e8da:	481f      	ldr	r0, [pc, #124]	@ (800e958 <HAL_ETH_MspInit+0x184>)
 800e8dc:	f7f6 ffe4 	bl	80058a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800e8e0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800e8e4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e8e6:	2302      	movs	r3, #2
 800e8e8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e8ea:	2300      	movs	r3, #0
 800e8ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e8ee:	2303      	movs	r3, #3
 800e8f0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800e8f2:	230b      	movs	r3, #11
 800e8f4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800e8f6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800e8fa:	4619      	mov	r1, r3
 800e8fc:	4817      	ldr	r0, [pc, #92]	@ (800e95c <HAL_ETH_MspInit+0x188>)
 800e8fe:	f7f6 ffd3 	bl	80058a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800e902:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 800e906:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e908:	2302      	movs	r3, #2
 800e90a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e90c:	2300      	movs	r3, #0
 800e90e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e910:	2303      	movs	r3, #3
 800e912:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800e914:	230b      	movs	r3, #11
 800e916:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800e918:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800e91c:	4619      	mov	r1, r3
 800e91e:	4810      	ldr	r0, [pc, #64]	@ (800e960 <HAL_ETH_MspInit+0x18c>)
 800e920:	f7f6 ffc2 	bl	80058a8 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 800e924:	2200      	movs	r2, #0
 800e926:	2105      	movs	r1, #5
 800e928:	203d      	movs	r0, #61	@ 0x3d
 800e92a:	f7f4 fd1d 	bl	8003368 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 800e92e:	203d      	movs	r0, #61	@ 0x3d
 800e930:	f7f4 fd36 	bl	80033a0 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(ETH_WKUP_IRQn, 5, 0);
 800e934:	2200      	movs	r2, #0
 800e936:	2105      	movs	r1, #5
 800e938:	203e      	movs	r0, #62	@ 0x3e
 800e93a:	f7f4 fd15 	bl	8003368 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_WKUP_IRQn);
 800e93e:	203e      	movs	r0, #62	@ 0x3e
 800e940:	f7f4 fd2e 	bl	80033a0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800e944:	bf00      	nop
 800e946:	3738      	adds	r7, #56	@ 0x38
 800e948:	46bd      	mov	sp, r7
 800e94a:	bd80      	pop	{r7, pc}
 800e94c:	40028000 	.word	0x40028000
 800e950:	40023800 	.word	0x40023800
 800e954:	40020800 	.word	0x40020800
 800e958:	40020000 	.word	0x40020000
 800e95c:	40020400 	.word	0x40020400
 800e960:	40021800 	.word	0x40021800

0800e964 <ETH_PHY_IO_Init>:
  * @brief  Initializes the MDIO interface GPIO and clocks.
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_Init(void)
{
 800e964:	b580      	push	{r7, lr}
 800e966:	af00      	add	r7, sp, #0
  /* We assume that MDIO GPIO configuration is already done
     in the ETH_MspInit() else it should be done here
  */

  /* Configure the MDIO Clock */
  HAL_ETH_SetMDIOClockRange(&heth);
 800e968:	4802      	ldr	r0, [pc, #8]	@ (800e974 <ETH_PHY_IO_Init+0x10>)
 800e96a:	f7f6 fb21 	bl	8004fb0 <HAL_ETH_SetMDIOClockRange>

  return 0;
 800e96e:	2300      	movs	r3, #0
}
 800e970:	4618      	mov	r0, r3
 800e972:	bd80      	pop	{r7, pc}
 800e974:	2000a1c8 	.word	0x2000a1c8

0800e978 <ETH_PHY_IO_DeInit>:
  * @brief  De-Initializes the MDIO interface .
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_DeInit (void)
{
 800e978:	b480      	push	{r7}
 800e97a:	af00      	add	r7, sp, #0
  return 0;
 800e97c:	2300      	movs	r3, #0
}
 800e97e:	4618      	mov	r0, r3
 800e980:	46bd      	mov	sp, r7
 800e982:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e986:	4770      	bx	lr

0800e988 <ETH_PHY_IO_ReadReg>:
  * @param  RegAddr: PHY register address
  * @param  pRegVal: pointer to hold the register value
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_ReadReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t *pRegVal)
{
 800e988:	b580      	push	{r7, lr}
 800e98a:	b084      	sub	sp, #16
 800e98c:	af00      	add	r7, sp, #0
 800e98e:	60f8      	str	r0, [r7, #12]
 800e990:	60b9      	str	r1, [r7, #8]
 800e992:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 800e994:	687b      	ldr	r3, [r7, #4]
 800e996:	68ba      	ldr	r2, [r7, #8]
 800e998:	68f9      	ldr	r1, [r7, #12]
 800e99a:	4807      	ldr	r0, [pc, #28]	@ (800e9b8 <ETH_PHY_IO_ReadReg+0x30>)
 800e99c:	f7f6 f962 	bl	8004c64 <HAL_ETH_ReadPHYRegister>
 800e9a0:	4603      	mov	r3, r0
 800e9a2:	2b00      	cmp	r3, #0
 800e9a4:	d002      	beq.n	800e9ac <ETH_PHY_IO_ReadReg+0x24>
  {
    return -1;
 800e9a6:	f04f 33ff 	mov.w	r3, #4294967295
 800e9aa:	e000      	b.n	800e9ae <ETH_PHY_IO_ReadReg+0x26>
  }

  return 0;
 800e9ac:	2300      	movs	r3, #0
}
 800e9ae:	4618      	mov	r0, r3
 800e9b0:	3710      	adds	r7, #16
 800e9b2:	46bd      	mov	sp, r7
 800e9b4:	bd80      	pop	{r7, pc}
 800e9b6:	bf00      	nop
 800e9b8:	2000a1c8 	.word	0x2000a1c8

0800e9bc <ETH_PHY_IO_WriteReg>:
  * @param  RegAddr: PHY register address
  * @param  RegVal: Value to be written
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_WriteReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t RegVal)
{
 800e9bc:	b580      	push	{r7, lr}
 800e9be:	b084      	sub	sp, #16
 800e9c0:	af00      	add	r7, sp, #0
 800e9c2:	60f8      	str	r0, [r7, #12]
 800e9c4:	60b9      	str	r1, [r7, #8]
 800e9c6:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 800e9c8:	687b      	ldr	r3, [r7, #4]
 800e9ca:	68ba      	ldr	r2, [r7, #8]
 800e9cc:	68f9      	ldr	r1, [r7, #12]
 800e9ce:	4807      	ldr	r0, [pc, #28]	@ (800e9ec <ETH_PHY_IO_WriteReg+0x30>)
 800e9d0:	f7f6 f993 	bl	8004cfa <HAL_ETH_WritePHYRegister>
 800e9d4:	4603      	mov	r3, r0
 800e9d6:	2b00      	cmp	r3, #0
 800e9d8:	d002      	beq.n	800e9e0 <ETH_PHY_IO_WriteReg+0x24>
  {
    return -1;
 800e9da:	f04f 33ff 	mov.w	r3, #4294967295
 800e9de:	e000      	b.n	800e9e2 <ETH_PHY_IO_WriteReg+0x26>
  }

  return 0;
 800e9e0:	2300      	movs	r3, #0
}
 800e9e2:	4618      	mov	r0, r3
 800e9e4:	3710      	adds	r7, #16
 800e9e6:	46bd      	mov	sp, r7
 800e9e8:	bd80      	pop	{r7, pc}
 800e9ea:	bf00      	nop
 800e9ec:	2000a1c8 	.word	0x2000a1c8

0800e9f0 <ETH_PHY_IO_GetTick>:
/**
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */
int32_t ETH_PHY_IO_GetTick(void)
{
 800e9f0:	b580      	push	{r7, lr}
 800e9f2:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800e9f4:	f7f3 fecc 	bl	8002790 <HAL_GetTick>
 800e9f8:	4603      	mov	r3, r0
}
 800e9fa:	4618      	mov	r0, r3
 800e9fc:	bd80      	pop	{r7, pc}
	...

0800ea00 <ethernet_link_thread>:
/**
  * @brief  Check the ETH link state then update ETH driver and netif link accordingly.
  * @retval None
  */
void ethernet_link_thread(void* argument)
{
 800ea00:	b580      	push	{r7, lr}
 800ea02:	b0a0      	sub	sp, #128	@ 0x80
 800ea04:	af00      	add	r7, sp, #0
 800ea06:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef MACConf = {0};
 800ea08:	f107 0308 	add.w	r3, r7, #8
 800ea0c:	2264      	movs	r2, #100	@ 0x64
 800ea0e:	2100      	movs	r1, #0
 800ea10:	4618      	mov	r0, r3
 800ea12:	f00f fca4 	bl	801e35e <memset>
  int32_t PHYLinkState = 0;
 800ea16:	2300      	movs	r3, #0
 800ea18:	673b      	str	r3, [r7, #112]	@ 0x70
  uint32_t linkchanged = 0U, speed = 0U, duplex = 0U;
 800ea1a:	2300      	movs	r3, #0
 800ea1c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800ea1e:	2300      	movs	r3, #0
 800ea20:	67bb      	str	r3, [r7, #120]	@ 0x78
 800ea22:	2300      	movs	r3, #0
 800ea24:	677b      	str	r3, [r7, #116]	@ 0x74

  struct netif *netif = (struct netif *) argument;
 800ea26:	687b      	ldr	r3, [r7, #4]
 800ea28:	66fb      	str	r3, [r7, #108]	@ 0x6c

/* USER CODE END ETH link init */

  for(;;)
  {
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800ea2a:	483a      	ldr	r0, [pc, #232]	@ (800eb14 <ethernet_link_thread+0x114>)
 800ea2c:	f7f3 fe08 	bl	8002640 <LAN8742_GetLinkState>
 800ea30:	6738      	str	r0, [r7, #112]	@ 0x70

  if(netif_is_link_up(netif) && (PHYLinkState <= LAN8742_STATUS_LINK_DOWN))
 800ea32:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ea34:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800ea38:	089b      	lsrs	r3, r3, #2
 800ea3a:	f003 0301 	and.w	r3, r3, #1
 800ea3e:	b2db      	uxtb	r3, r3
 800ea40:	2b00      	cmp	r3, #0
 800ea42:	d00c      	beq.n	800ea5e <ethernet_link_thread+0x5e>
 800ea44:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ea46:	2b01      	cmp	r3, #1
 800ea48:	dc09      	bgt.n	800ea5e <ethernet_link_thread+0x5e>
  {
    HAL_ETH_Stop_IT(&heth);
 800ea4a:	4833      	ldr	r0, [pc, #204]	@ (800eb18 <ethernet_link_thread+0x118>)
 800ea4c:	f7f5 fdc0 	bl	80045d0 <HAL_ETH_Stop_IT>
    netif_set_down(netif);
 800ea50:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800ea52:	f005 fb07 	bl	8014064 <netif_set_down>
    netif_set_link_down(netif);
 800ea56:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800ea58:	f005 fb6a 	bl	8014130 <netif_set_link_down>
 800ea5c:	e055      	b.n	800eb0a <ethernet_link_thread+0x10a>
  }
  else if(!netif_is_link_up(netif) && (PHYLinkState > LAN8742_STATUS_LINK_DOWN))
 800ea5e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ea60:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800ea64:	f003 0304 	and.w	r3, r3, #4
 800ea68:	2b00      	cmp	r3, #0
 800ea6a:	d14e      	bne.n	800eb0a <ethernet_link_thread+0x10a>
 800ea6c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ea6e:	2b01      	cmp	r3, #1
 800ea70:	dd4b      	ble.n	800eb0a <ethernet_link_thread+0x10a>
  {
    switch (PHYLinkState)
 800ea72:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ea74:	3b02      	subs	r3, #2
 800ea76:	2b03      	cmp	r3, #3
 800ea78:	d82a      	bhi.n	800ead0 <ethernet_link_thread+0xd0>
 800ea7a:	a201      	add	r2, pc, #4	@ (adr r2, 800ea80 <ethernet_link_thread+0x80>)
 800ea7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ea80:	0800ea91 	.word	0x0800ea91
 800ea84:	0800eaa3 	.word	0x0800eaa3
 800ea88:	0800eab3 	.word	0x0800eab3
 800ea8c:	0800eac3 	.word	0x0800eac3
    {
    case LAN8742_STATUS_100MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 800ea90:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800ea94:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 800ea96:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800ea9a:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800ea9c:	2301      	movs	r3, #1
 800ea9e:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800eaa0:	e017      	b.n	800ead2 <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_100MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 800eaa2:	2300      	movs	r3, #0
 800eaa4:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 800eaa6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800eaaa:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800eaac:	2301      	movs	r3, #1
 800eaae:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800eab0:	e00f      	b.n	800ead2 <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_10MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 800eab2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800eab6:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 800eab8:	2300      	movs	r3, #0
 800eaba:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800eabc:	2301      	movs	r3, #1
 800eabe:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800eac0:	e007      	b.n	800ead2 <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_10MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 800eac2:	2300      	movs	r3, #0
 800eac4:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 800eac6:	2300      	movs	r3, #0
 800eac8:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800eaca:	2301      	movs	r3, #1
 800eacc:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800eace:	e000      	b.n	800ead2 <ethernet_link_thread+0xd2>
    default:
      break;
 800ead0:	bf00      	nop
    }

    if(linkchanged)
 800ead2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800ead4:	2b00      	cmp	r3, #0
 800ead6:	d018      	beq.n	800eb0a <ethernet_link_thread+0x10a>
    {
      /* Get MAC Config MAC */
      HAL_ETH_GetMACConfig(&heth, &MACConf);
 800ead8:	f107 0308 	add.w	r3, r7, #8
 800eadc:	4619      	mov	r1, r3
 800eade:	480e      	ldr	r0, [pc, #56]	@ (800eb18 <ethernet_link_thread+0x118>)
 800eae0:	f7f6 f954 	bl	8004d8c <HAL_ETH_GetMACConfig>
      MACConf.DuplexMode = duplex;
 800eae4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800eae6:	623b      	str	r3, [r7, #32]
      MACConf.Speed = speed;
 800eae8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800eaea:	61fb      	str	r3, [r7, #28]
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 800eaec:	f107 0308 	add.w	r3, r7, #8
 800eaf0:	4619      	mov	r1, r3
 800eaf2:	4809      	ldr	r0, [pc, #36]	@ (800eb18 <ethernet_link_thread+0x118>)
 800eaf4:	f7f6 fa41 	bl	8004f7a <HAL_ETH_SetMACConfig>
      HAL_ETH_Start_IT(&heth);
 800eaf8:	4807      	ldr	r0, [pc, #28]	@ (800eb18 <ethernet_link_thread+0x118>)
 800eafa:	f7f5 fcf9 	bl	80044f0 <HAL_ETH_Start_IT>
      netif_set_up(netif);
 800eafe:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800eb00:	f005 fa44 	bl	8013f8c <netif_set_up>
      netif_set_link_up(netif);
 800eb04:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800eb06:	f005 fadf 	bl	80140c8 <netif_set_link_up>

/* USER CODE BEGIN ETH link Thread core code for User BSP */

/* USER CODE END ETH link Thread core code for User BSP */

    osDelay(100);
 800eb0a:	2064      	movs	r0, #100	@ 0x64
 800eb0c:	f000 f9c2 	bl	800ee94 <osDelay>
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800eb10:	e78b      	b.n	800ea2a <ethernet_link_thread+0x2a>
 800eb12:	bf00      	nop
 800eb14:	2000a2b0 	.word	0x2000a2b0
 800eb18:	2000a1c8 	.word	0x2000a1c8

0800eb1c <HAL_ETH_RxAllocateCallback>:
  }
}

void HAL_ETH_RxAllocateCallback(uint8_t **buff)
{
 800eb1c:	b580      	push	{r7, lr}
 800eb1e:	b086      	sub	sp, #24
 800eb20:	af02      	add	r7, sp, #8
 800eb22:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH RxAllocateCallback */
  struct pbuf_custom *p = LWIP_MEMPOOL_ALLOC(RX_POOL);
 800eb24:	4812      	ldr	r0, [pc, #72]	@ (800eb70 <HAL_ETH_RxAllocateCallback+0x54>)
 800eb26:	f004 ffa5 	bl	8013a74 <memp_malloc_pool>
 800eb2a:	60f8      	str	r0, [r7, #12]
  if (p)
 800eb2c:	68fb      	ldr	r3, [r7, #12]
 800eb2e:	2b00      	cmp	r3, #0
 800eb30:	d014      	beq.n	800eb5c <HAL_ETH_RxAllocateCallback+0x40>
  {
    /* Get the buff from the struct pbuf address. */
    *buff = (uint8_t *)p + offsetof(RxBuff_t, buff);
 800eb32:	68fb      	ldr	r3, [r7, #12]
 800eb34:	f103 0220 	add.w	r2, r3, #32
 800eb38:	687b      	ldr	r3, [r7, #4]
 800eb3a:	601a      	str	r2, [r3, #0]
    p->custom_free_function = pbuf_free_custom;
 800eb3c:	68fb      	ldr	r3, [r7, #12]
 800eb3e:	4a0d      	ldr	r2, [pc, #52]	@ (800eb74 <HAL_ETH_RxAllocateCallback+0x58>)
 800eb40:	611a      	str	r2, [r3, #16]
    /* Initialize the struct pbuf.
    * This must be performed whenever a buffer's allocated because it may be
    * changed by lwIP or the app, e.g., pbuf_free decrements ref. */
    pbuf_alloced_custom(PBUF_RAW, 0, PBUF_REF, p, *buff, ETH_RX_BUF_SIZE);
 800eb42:	687b      	ldr	r3, [r7, #4]
 800eb44:	681b      	ldr	r3, [r3, #0]
 800eb46:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 800eb4a:	9201      	str	r2, [sp, #4]
 800eb4c:	9300      	str	r3, [sp, #0]
 800eb4e:	68fb      	ldr	r3, [r7, #12]
 800eb50:	2241      	movs	r2, #65	@ 0x41
 800eb52:	2100      	movs	r1, #0
 800eb54:	2000      	movs	r0, #0
 800eb56:	f005 fd0f 	bl	8014578 <pbuf_alloced_custom>
  {
    RxAllocStatus = RX_ALLOC_ERROR;
    *buff = NULL;
  }
/* USER CODE END HAL ETH RxAllocateCallback */
}
 800eb5a:	e005      	b.n	800eb68 <HAL_ETH_RxAllocateCallback+0x4c>
    RxAllocStatus = RX_ALLOC_ERROR;
 800eb5c:	4b06      	ldr	r3, [pc, #24]	@ (800eb78 <HAL_ETH_RxAllocateCallback+0x5c>)
 800eb5e:	2201      	movs	r2, #1
 800eb60:	701a      	strb	r2, [r3, #0]
    *buff = NULL;
 800eb62:	687b      	ldr	r3, [r7, #4]
 800eb64:	2200      	movs	r2, #0
 800eb66:	601a      	str	r2, [r3, #0]
}
 800eb68:	bf00      	nop
 800eb6a:	3710      	adds	r7, #16
 800eb6c:	46bd      	mov	sp, r7
 800eb6e:	bd80      	pop	{r7, pc}
 800eb70:	08021e64 	.word	0x08021e64
 800eb74:	0800e785 	.word	0x0800e785
 800eb78:	2000a1bc 	.word	0x2000a1bc

0800eb7c <HAL_ETH_RxLinkCallback>:

void HAL_ETH_RxLinkCallback(void **pStart, void **pEnd, uint8_t *buff, uint16_t Length)
{
 800eb7c:	b580      	push	{r7, lr}
 800eb7e:	b088      	sub	sp, #32
 800eb80:	af00      	add	r7, sp, #0
 800eb82:	60f8      	str	r0, [r7, #12]
 800eb84:	60b9      	str	r1, [r7, #8]
 800eb86:	607a      	str	r2, [r7, #4]
 800eb88:	807b      	strh	r3, [r7, #2]
/* USER CODE BEGIN HAL ETH RxLinkCallback */

  struct pbuf **ppStart = (struct pbuf **)pStart;
 800eb8a:	68fb      	ldr	r3, [r7, #12]
 800eb8c:	61bb      	str	r3, [r7, #24]
  struct pbuf **ppEnd = (struct pbuf **)pEnd;
 800eb8e:	68bb      	ldr	r3, [r7, #8]
 800eb90:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 800eb92:	2300      	movs	r3, #0
 800eb94:	61fb      	str	r3, [r7, #28]

  /* Get the struct pbuf from the buff address. */
  p = (struct pbuf *)(buff - offsetof(RxBuff_t, buff));
 800eb96:	687b      	ldr	r3, [r7, #4]
 800eb98:	3b20      	subs	r3, #32
 800eb9a:	61fb      	str	r3, [r7, #28]
  p->next = NULL;
 800eb9c:	69fb      	ldr	r3, [r7, #28]
 800eb9e:	2200      	movs	r2, #0
 800eba0:	601a      	str	r2, [r3, #0]
  p->tot_len = 0;
 800eba2:	69fb      	ldr	r3, [r7, #28]
 800eba4:	2200      	movs	r2, #0
 800eba6:	811a      	strh	r2, [r3, #8]
  p->len = Length;
 800eba8:	69fb      	ldr	r3, [r7, #28]
 800ebaa:	887a      	ldrh	r2, [r7, #2]
 800ebac:	815a      	strh	r2, [r3, #10]

  /* Chain the buffer. */
  if (!*ppStart)
 800ebae:	69bb      	ldr	r3, [r7, #24]
 800ebb0:	681b      	ldr	r3, [r3, #0]
 800ebb2:	2b00      	cmp	r3, #0
 800ebb4:	d103      	bne.n	800ebbe <HAL_ETH_RxLinkCallback+0x42>
  {
    /* The first buffer of the packet. */
    *ppStart = p;
 800ebb6:	69bb      	ldr	r3, [r7, #24]
 800ebb8:	69fa      	ldr	r2, [r7, #28]
 800ebba:	601a      	str	r2, [r3, #0]
 800ebbc:	e003      	b.n	800ebc6 <HAL_ETH_RxLinkCallback+0x4a>
  }
  else
  {
    /* Chain the buffer to the end of the packet. */
    (*ppEnd)->next = p;
 800ebbe:	697b      	ldr	r3, [r7, #20]
 800ebc0:	681b      	ldr	r3, [r3, #0]
 800ebc2:	69fa      	ldr	r2, [r7, #28]
 800ebc4:	601a      	str	r2, [r3, #0]
  }
  *ppEnd  = p;
 800ebc6:	697b      	ldr	r3, [r7, #20]
 800ebc8:	69fa      	ldr	r2, [r7, #28]
 800ebca:	601a      	str	r2, [r3, #0]

  /* Update the total length of all the buffers of the chain. Each pbuf in the chain should have its tot_len
   * set to its own length, plus the length of all the following pbufs in the chain. */
  for (p = *ppStart; p != NULL; p = p->next)
 800ebcc:	69bb      	ldr	r3, [r7, #24]
 800ebce:	681b      	ldr	r3, [r3, #0]
 800ebd0:	61fb      	str	r3, [r7, #28]
 800ebd2:	e009      	b.n	800ebe8 <HAL_ETH_RxLinkCallback+0x6c>
  {
    p->tot_len += Length;
 800ebd4:	69fb      	ldr	r3, [r7, #28]
 800ebd6:	891a      	ldrh	r2, [r3, #8]
 800ebd8:	887b      	ldrh	r3, [r7, #2]
 800ebda:	4413      	add	r3, r2
 800ebdc:	b29a      	uxth	r2, r3
 800ebde:	69fb      	ldr	r3, [r7, #28]
 800ebe0:	811a      	strh	r2, [r3, #8]
  for (p = *ppStart; p != NULL; p = p->next)
 800ebe2:	69fb      	ldr	r3, [r7, #28]
 800ebe4:	681b      	ldr	r3, [r3, #0]
 800ebe6:	61fb      	str	r3, [r7, #28]
 800ebe8:	69fb      	ldr	r3, [r7, #28]
 800ebea:	2b00      	cmp	r3, #0
 800ebec:	d1f2      	bne.n	800ebd4 <HAL_ETH_RxLinkCallback+0x58>
  }

  /* Invalidate data cache because Rx DMA's writing to physical memory makes it stale. */
  SCB_InvalidateDCache_by_Addr((uint32_t *)buff, Length);
 800ebee:	887b      	ldrh	r3, [r7, #2]
 800ebf0:	4619      	mov	r1, r3
 800ebf2:	6878      	ldr	r0, [r7, #4]
 800ebf4:	f7ff fb02 	bl	800e1fc <SCB_InvalidateDCache_by_Addr>

/* USER CODE END HAL ETH RxLinkCallback */
}
 800ebf8:	bf00      	nop
 800ebfa:	3720      	adds	r7, #32
 800ebfc:	46bd      	mov	sp, r7
 800ebfe:	bd80      	pop	{r7, pc}

0800ec00 <HAL_ETH_TxFreeCallback>:

void HAL_ETH_TxFreeCallback(uint32_t * buff)
{
 800ec00:	b580      	push	{r7, lr}
 800ec02:	b082      	sub	sp, #8
 800ec04:	af00      	add	r7, sp, #0
 800ec06:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH TxFreeCallback */

  pbuf_free((struct pbuf *)buff);
 800ec08:	6878      	ldr	r0, [r7, #4]
 800ec0a:	f005 fe6f 	bl	80148ec <pbuf_free>

/* USER CODE END HAL ETH TxFreeCallback */
}
 800ec0e:	bf00      	nop
 800ec10:	3708      	adds	r7, #8
 800ec12:	46bd      	mov	sp, r7
 800ec14:	bd80      	pop	{r7, pc}

0800ec16 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800ec16:	b480      	push	{r7}
 800ec18:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 800ec1a:	bf00      	nop
 800ec1c:	46bd      	mov	sp, r7
 800ec1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec22:	4770      	bx	lr

0800ec24 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800ec24:	b480      	push	{r7}
 800ec26:	b085      	sub	sp, #20
 800ec28:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ec2a:	f3ef 8305 	mrs	r3, IPSR
 800ec2e:	60bb      	str	r3, [r7, #8]
  return(result);
 800ec30:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ec32:	2b00      	cmp	r3, #0
 800ec34:	d10f      	bne.n	800ec56 <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ec36:	f3ef 8310 	mrs	r3, PRIMASK
 800ec3a:	607b      	str	r3, [r7, #4]
  return(result);
 800ec3c:	687b      	ldr	r3, [r7, #4]
 800ec3e:	2b00      	cmp	r3, #0
 800ec40:	d105      	bne.n	800ec4e <osKernelInitialize+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800ec42:	f3ef 8311 	mrs	r3, BASEPRI
 800ec46:	603b      	str	r3, [r7, #0]
  return(result);
 800ec48:	683b      	ldr	r3, [r7, #0]
 800ec4a:	2b00      	cmp	r3, #0
 800ec4c:	d007      	beq.n	800ec5e <osKernelInitialize+0x3a>
 800ec4e:	4b0e      	ldr	r3, [pc, #56]	@ (800ec88 <osKernelInitialize+0x64>)
 800ec50:	681b      	ldr	r3, [r3, #0]
 800ec52:	2b02      	cmp	r3, #2
 800ec54:	d103      	bne.n	800ec5e <osKernelInitialize+0x3a>
    stat = osErrorISR;
 800ec56:	f06f 0305 	mvn.w	r3, #5
 800ec5a:	60fb      	str	r3, [r7, #12]
 800ec5c:	e00c      	b.n	800ec78 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 800ec5e:	4b0a      	ldr	r3, [pc, #40]	@ (800ec88 <osKernelInitialize+0x64>)
 800ec60:	681b      	ldr	r3, [r3, #0]
 800ec62:	2b00      	cmp	r3, #0
 800ec64:	d105      	bne.n	800ec72 <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800ec66:	4b08      	ldr	r3, [pc, #32]	@ (800ec88 <osKernelInitialize+0x64>)
 800ec68:	2201      	movs	r2, #1
 800ec6a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800ec6c:	2300      	movs	r3, #0
 800ec6e:	60fb      	str	r3, [r7, #12]
 800ec70:	e002      	b.n	800ec78 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 800ec72:	f04f 33ff 	mov.w	r3, #4294967295
 800ec76:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800ec78:	68fb      	ldr	r3, [r7, #12]
}
 800ec7a:	4618      	mov	r0, r3
 800ec7c:	3714      	adds	r7, #20
 800ec7e:	46bd      	mov	sp, r7
 800ec80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec84:	4770      	bx	lr
 800ec86:	bf00      	nop
 800ec88:	2000a2d0 	.word	0x2000a2d0

0800ec8c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800ec8c:	b580      	push	{r7, lr}
 800ec8e:	b084      	sub	sp, #16
 800ec90:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ec92:	f3ef 8305 	mrs	r3, IPSR
 800ec96:	60bb      	str	r3, [r7, #8]
  return(result);
 800ec98:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ec9a:	2b00      	cmp	r3, #0
 800ec9c:	d10f      	bne.n	800ecbe <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ec9e:	f3ef 8310 	mrs	r3, PRIMASK
 800eca2:	607b      	str	r3, [r7, #4]
  return(result);
 800eca4:	687b      	ldr	r3, [r7, #4]
 800eca6:	2b00      	cmp	r3, #0
 800eca8:	d105      	bne.n	800ecb6 <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800ecaa:	f3ef 8311 	mrs	r3, BASEPRI
 800ecae:	603b      	str	r3, [r7, #0]
  return(result);
 800ecb0:	683b      	ldr	r3, [r7, #0]
 800ecb2:	2b00      	cmp	r3, #0
 800ecb4:	d007      	beq.n	800ecc6 <osKernelStart+0x3a>
 800ecb6:	4b0f      	ldr	r3, [pc, #60]	@ (800ecf4 <osKernelStart+0x68>)
 800ecb8:	681b      	ldr	r3, [r3, #0]
 800ecba:	2b02      	cmp	r3, #2
 800ecbc:	d103      	bne.n	800ecc6 <osKernelStart+0x3a>
    stat = osErrorISR;
 800ecbe:	f06f 0305 	mvn.w	r3, #5
 800ecc2:	60fb      	str	r3, [r7, #12]
 800ecc4:	e010      	b.n	800ece8 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 800ecc6:	4b0b      	ldr	r3, [pc, #44]	@ (800ecf4 <osKernelStart+0x68>)
 800ecc8:	681b      	ldr	r3, [r3, #0]
 800ecca:	2b01      	cmp	r3, #1
 800eccc:	d109      	bne.n	800ece2 <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800ecce:	f7ff ffa2 	bl	800ec16 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800ecd2:	4b08      	ldr	r3, [pc, #32]	@ (800ecf4 <osKernelStart+0x68>)
 800ecd4:	2202      	movs	r2, #2
 800ecd6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800ecd8:	f002 f92e 	bl	8010f38 <vTaskStartScheduler>
      stat = osOK;
 800ecdc:	2300      	movs	r3, #0
 800ecde:	60fb      	str	r3, [r7, #12]
 800ece0:	e002      	b.n	800ece8 <osKernelStart+0x5c>
    } else {
      stat = osError;
 800ece2:	f04f 33ff 	mov.w	r3, #4294967295
 800ece6:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800ece8:	68fb      	ldr	r3, [r7, #12]
}
 800ecea:	4618      	mov	r0, r3
 800ecec:	3710      	adds	r7, #16
 800ecee:	46bd      	mov	sp, r7
 800ecf0:	bd80      	pop	{r7, pc}
 800ecf2:	bf00      	nop
 800ecf4:	2000a2d0 	.word	0x2000a2d0

0800ecf8 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 800ecf8:	b580      	push	{r7, lr}
 800ecfa:	b084      	sub	sp, #16
 800ecfc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ecfe:	f3ef 8305 	mrs	r3, IPSR
 800ed02:	60bb      	str	r3, [r7, #8]
  return(result);
 800ed04:	68bb      	ldr	r3, [r7, #8]
  TickType_t ticks;

  if (IS_IRQ()) {
 800ed06:	2b00      	cmp	r3, #0
 800ed08:	d10f      	bne.n	800ed2a <osKernelGetTickCount+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ed0a:	f3ef 8310 	mrs	r3, PRIMASK
 800ed0e:	607b      	str	r3, [r7, #4]
  return(result);
 800ed10:	687b      	ldr	r3, [r7, #4]
 800ed12:	2b00      	cmp	r3, #0
 800ed14:	d105      	bne.n	800ed22 <osKernelGetTickCount+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800ed16:	f3ef 8311 	mrs	r3, BASEPRI
 800ed1a:	603b      	str	r3, [r7, #0]
  return(result);
 800ed1c:	683b      	ldr	r3, [r7, #0]
 800ed1e:	2b00      	cmp	r3, #0
 800ed20:	d007      	beq.n	800ed32 <osKernelGetTickCount+0x3a>
 800ed22:	4b08      	ldr	r3, [pc, #32]	@ (800ed44 <osKernelGetTickCount+0x4c>)
 800ed24:	681b      	ldr	r3, [r3, #0]
 800ed26:	2b02      	cmp	r3, #2
 800ed28:	d103      	bne.n	800ed32 <osKernelGetTickCount+0x3a>
    ticks = xTaskGetTickCountFromISR();
 800ed2a:	f002 fa37 	bl	801119c <xTaskGetTickCountFromISR>
 800ed2e:	60f8      	str	r0, [r7, #12]
 800ed30:	e002      	b.n	800ed38 <osKernelGetTickCount+0x40>
  } else {
    ticks = xTaskGetTickCount();
 800ed32:	f002 fa23 	bl	801117c <xTaskGetTickCount>
 800ed36:	60f8      	str	r0, [r7, #12]
  }

  return (ticks);
 800ed38:	68fb      	ldr	r3, [r7, #12]
}
 800ed3a:	4618      	mov	r0, r3
 800ed3c:	3710      	adds	r7, #16
 800ed3e:	46bd      	mov	sp, r7
 800ed40:	bd80      	pop	{r7, pc}
 800ed42:	bf00      	nop
 800ed44:	2000a2d0 	.word	0x2000a2d0

0800ed48 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800ed48:	b580      	push	{r7, lr}
 800ed4a:	b090      	sub	sp, #64	@ 0x40
 800ed4c:	af04      	add	r7, sp, #16
 800ed4e:	60f8      	str	r0, [r7, #12]
 800ed50:	60b9      	str	r1, [r7, #8]
 800ed52:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800ed54:	2300      	movs	r3, #0
 800ed56:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ed58:	f3ef 8305 	mrs	r3, IPSR
 800ed5c:	61fb      	str	r3, [r7, #28]
  return(result);
 800ed5e:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 800ed60:	2b00      	cmp	r3, #0
 800ed62:	f040 8090 	bne.w	800ee86 <osThreadNew+0x13e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ed66:	f3ef 8310 	mrs	r3, PRIMASK
 800ed6a:	61bb      	str	r3, [r7, #24]
  return(result);
 800ed6c:	69bb      	ldr	r3, [r7, #24]
 800ed6e:	2b00      	cmp	r3, #0
 800ed70:	d105      	bne.n	800ed7e <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800ed72:	f3ef 8311 	mrs	r3, BASEPRI
 800ed76:	617b      	str	r3, [r7, #20]
  return(result);
 800ed78:	697b      	ldr	r3, [r7, #20]
 800ed7a:	2b00      	cmp	r3, #0
 800ed7c:	d003      	beq.n	800ed86 <osThreadNew+0x3e>
 800ed7e:	4b44      	ldr	r3, [pc, #272]	@ (800ee90 <osThreadNew+0x148>)
 800ed80:	681b      	ldr	r3, [r3, #0]
 800ed82:	2b02      	cmp	r3, #2
 800ed84:	d07f      	beq.n	800ee86 <osThreadNew+0x13e>
 800ed86:	68fb      	ldr	r3, [r7, #12]
 800ed88:	2b00      	cmp	r3, #0
 800ed8a:	d07c      	beq.n	800ee86 <osThreadNew+0x13e>
    stack = configMINIMAL_STACK_SIZE;
 800ed8c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800ed90:	62bb      	str	r3, [r7, #40]	@ 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 800ed92:	2318      	movs	r3, #24
 800ed94:	627b      	str	r3, [r7, #36]	@ 0x24

    name = NULL;
 800ed96:	2300      	movs	r3, #0
 800ed98:	62fb      	str	r3, [r7, #44]	@ 0x2c
    mem  = -1;
 800ed9a:	f04f 33ff 	mov.w	r3, #4294967295
 800ed9e:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800eda0:	687b      	ldr	r3, [r7, #4]
 800eda2:	2b00      	cmp	r3, #0
 800eda4:	d045      	beq.n	800ee32 <osThreadNew+0xea>
      if (attr->name != NULL) {
 800eda6:	687b      	ldr	r3, [r7, #4]
 800eda8:	681b      	ldr	r3, [r3, #0]
 800edaa:	2b00      	cmp	r3, #0
 800edac:	d002      	beq.n	800edb4 <osThreadNew+0x6c>
        name = attr->name;
 800edae:	687b      	ldr	r3, [r7, #4]
 800edb0:	681b      	ldr	r3, [r3, #0]
 800edb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (attr->priority != osPriorityNone) {
 800edb4:	687b      	ldr	r3, [r7, #4]
 800edb6:	699b      	ldr	r3, [r3, #24]
 800edb8:	2b00      	cmp	r3, #0
 800edba:	d002      	beq.n	800edc2 <osThreadNew+0x7a>
        prio = (UBaseType_t)attr->priority;
 800edbc:	687b      	ldr	r3, [r7, #4]
 800edbe:	699b      	ldr	r3, [r3, #24]
 800edc0:	627b      	str	r3, [r7, #36]	@ 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800edc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800edc4:	2b00      	cmp	r3, #0
 800edc6:	d008      	beq.n	800edda <osThreadNew+0x92>
 800edc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800edca:	2b38      	cmp	r3, #56	@ 0x38
 800edcc:	d805      	bhi.n	800edda <osThreadNew+0x92>
 800edce:	687b      	ldr	r3, [r7, #4]
 800edd0:	685b      	ldr	r3, [r3, #4]
 800edd2:	f003 0301 	and.w	r3, r3, #1
 800edd6:	2b00      	cmp	r3, #0
 800edd8:	d001      	beq.n	800edde <osThreadNew+0x96>
        return (NULL);
 800edda:	2300      	movs	r3, #0
 800eddc:	e054      	b.n	800ee88 <osThreadNew+0x140>
      }

      if (attr->stack_size > 0U) {
 800edde:	687b      	ldr	r3, [r7, #4]
 800ede0:	695b      	ldr	r3, [r3, #20]
 800ede2:	2b00      	cmp	r3, #0
 800ede4:	d003      	beq.n	800edee <osThreadNew+0xa6>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800ede6:	687b      	ldr	r3, [r7, #4]
 800ede8:	695b      	ldr	r3, [r3, #20]
 800edea:	089b      	lsrs	r3, r3, #2
 800edec:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800edee:	687b      	ldr	r3, [r7, #4]
 800edf0:	689b      	ldr	r3, [r3, #8]
 800edf2:	2b00      	cmp	r3, #0
 800edf4:	d00e      	beq.n	800ee14 <osThreadNew+0xcc>
 800edf6:	687b      	ldr	r3, [r7, #4]
 800edf8:	68db      	ldr	r3, [r3, #12]
 800edfa:	2ba7      	cmp	r3, #167	@ 0xa7
 800edfc:	d90a      	bls.n	800ee14 <osThreadNew+0xcc>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800edfe:	687b      	ldr	r3, [r7, #4]
 800ee00:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800ee02:	2b00      	cmp	r3, #0
 800ee04:	d006      	beq.n	800ee14 <osThreadNew+0xcc>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800ee06:	687b      	ldr	r3, [r7, #4]
 800ee08:	695b      	ldr	r3, [r3, #20]
 800ee0a:	2b00      	cmp	r3, #0
 800ee0c:	d002      	beq.n	800ee14 <osThreadNew+0xcc>
        mem = 1;
 800ee0e:	2301      	movs	r3, #1
 800ee10:	623b      	str	r3, [r7, #32]
 800ee12:	e010      	b.n	800ee36 <osThreadNew+0xee>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800ee14:	687b      	ldr	r3, [r7, #4]
 800ee16:	689b      	ldr	r3, [r3, #8]
 800ee18:	2b00      	cmp	r3, #0
 800ee1a:	d10c      	bne.n	800ee36 <osThreadNew+0xee>
 800ee1c:	687b      	ldr	r3, [r7, #4]
 800ee1e:	68db      	ldr	r3, [r3, #12]
 800ee20:	2b00      	cmp	r3, #0
 800ee22:	d108      	bne.n	800ee36 <osThreadNew+0xee>
 800ee24:	687b      	ldr	r3, [r7, #4]
 800ee26:	691b      	ldr	r3, [r3, #16]
 800ee28:	2b00      	cmp	r3, #0
 800ee2a:	d104      	bne.n	800ee36 <osThreadNew+0xee>
          mem = 0;
 800ee2c:	2300      	movs	r3, #0
 800ee2e:	623b      	str	r3, [r7, #32]
 800ee30:	e001      	b.n	800ee36 <osThreadNew+0xee>
        }
      }
    }
    else {
      mem = 0;
 800ee32:	2300      	movs	r3, #0
 800ee34:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 800ee36:	6a3b      	ldr	r3, [r7, #32]
 800ee38:	2b01      	cmp	r3, #1
 800ee3a:	d110      	bne.n	800ee5e <osThreadNew+0x116>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800ee3c:	687b      	ldr	r3, [r7, #4]
 800ee3e:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 800ee40:	687a      	ldr	r2, [r7, #4]
 800ee42:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800ee44:	9202      	str	r2, [sp, #8]
 800ee46:	9301      	str	r3, [sp, #4]
 800ee48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee4a:	9300      	str	r3, [sp, #0]
 800ee4c:	68bb      	ldr	r3, [r7, #8]
 800ee4e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ee50:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ee52:	68f8      	ldr	r0, [r7, #12]
 800ee54:	f001 fe72 	bl	8010b3c <xTaskCreateStatic>
 800ee58:	4603      	mov	r3, r0
 800ee5a:	613b      	str	r3, [r7, #16]
 800ee5c:	e013      	b.n	800ee86 <osThreadNew+0x13e>
    }
    else {
      if (mem == 0) {
 800ee5e:	6a3b      	ldr	r3, [r7, #32]
 800ee60:	2b00      	cmp	r3, #0
 800ee62:	d110      	bne.n	800ee86 <osThreadNew+0x13e>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800ee64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ee66:	b29a      	uxth	r2, r3
 800ee68:	f107 0310 	add.w	r3, r7, #16
 800ee6c:	9301      	str	r3, [sp, #4]
 800ee6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee70:	9300      	str	r3, [sp, #0]
 800ee72:	68bb      	ldr	r3, [r7, #8]
 800ee74:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ee76:	68f8      	ldr	r0, [r7, #12]
 800ee78:	f001 fec6 	bl	8010c08 <xTaskCreate>
 800ee7c:	4603      	mov	r3, r0
 800ee7e:	2b01      	cmp	r3, #1
 800ee80:	d001      	beq.n	800ee86 <osThreadNew+0x13e>
          hTask = NULL;
 800ee82:	2300      	movs	r3, #0
 800ee84:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 800ee86:	693b      	ldr	r3, [r7, #16]
}
 800ee88:	4618      	mov	r0, r3
 800ee8a:	3730      	adds	r7, #48	@ 0x30
 800ee8c:	46bd      	mov	sp, r7
 800ee8e:	bd80      	pop	{r7, pc}
 800ee90:	2000a2d0 	.word	0x2000a2d0

0800ee94 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 800ee94:	b580      	push	{r7, lr}
 800ee96:	b086      	sub	sp, #24
 800ee98:	af00      	add	r7, sp, #0
 800ee9a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ee9c:	f3ef 8305 	mrs	r3, IPSR
 800eea0:	613b      	str	r3, [r7, #16]
  return(result);
 800eea2:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 800eea4:	2b00      	cmp	r3, #0
 800eea6:	d10f      	bne.n	800eec8 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800eea8:	f3ef 8310 	mrs	r3, PRIMASK
 800eeac:	60fb      	str	r3, [r7, #12]
  return(result);
 800eeae:	68fb      	ldr	r3, [r7, #12]
 800eeb0:	2b00      	cmp	r3, #0
 800eeb2:	d105      	bne.n	800eec0 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800eeb4:	f3ef 8311 	mrs	r3, BASEPRI
 800eeb8:	60bb      	str	r3, [r7, #8]
  return(result);
 800eeba:	68bb      	ldr	r3, [r7, #8]
 800eebc:	2b00      	cmp	r3, #0
 800eebe:	d007      	beq.n	800eed0 <osDelay+0x3c>
 800eec0:	4b0a      	ldr	r3, [pc, #40]	@ (800eeec <osDelay+0x58>)
 800eec2:	681b      	ldr	r3, [r3, #0]
 800eec4:	2b02      	cmp	r3, #2
 800eec6:	d103      	bne.n	800eed0 <osDelay+0x3c>
    stat = osErrorISR;
 800eec8:	f06f 0305 	mvn.w	r3, #5
 800eecc:	617b      	str	r3, [r7, #20]
 800eece:	e007      	b.n	800eee0 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 800eed0:	2300      	movs	r3, #0
 800eed2:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 800eed4:	687b      	ldr	r3, [r7, #4]
 800eed6:	2b00      	cmp	r3, #0
 800eed8:	d002      	beq.n	800eee0 <osDelay+0x4c>
      vTaskDelay(ticks);
 800eeda:	6878      	ldr	r0, [r7, #4]
 800eedc:	f001 fff4 	bl	8010ec8 <vTaskDelay>
    }
  }

  return (stat);
 800eee0:	697b      	ldr	r3, [r7, #20]
}
 800eee2:	4618      	mov	r0, r3
 800eee4:	3718      	adds	r7, #24
 800eee6:	46bd      	mov	sp, r7
 800eee8:	bd80      	pop	{r7, pc}
 800eeea:	bf00      	nop
 800eeec:	2000a2d0 	.word	0x2000a2d0

0800eef0 <osMutexNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 800eef0:	b580      	push	{r7, lr}
 800eef2:	b08a      	sub	sp, #40	@ 0x28
 800eef4:	af00      	add	r7, sp, #0
 800eef6:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800eef8:	2300      	movs	r3, #0
 800eefa:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800eefc:	f3ef 8305 	mrs	r3, IPSR
 800ef00:	613b      	str	r3, [r7, #16]
  return(result);
 800ef02:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ()) {
 800ef04:	2b00      	cmp	r3, #0
 800ef06:	f040 8085 	bne.w	800f014 <osMutexNew+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ef0a:	f3ef 8310 	mrs	r3, PRIMASK
 800ef0e:	60fb      	str	r3, [r7, #12]
  return(result);
 800ef10:	68fb      	ldr	r3, [r7, #12]
 800ef12:	2b00      	cmp	r3, #0
 800ef14:	d105      	bne.n	800ef22 <osMutexNew+0x32>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800ef16:	f3ef 8311 	mrs	r3, BASEPRI
 800ef1a:	60bb      	str	r3, [r7, #8]
  return(result);
 800ef1c:	68bb      	ldr	r3, [r7, #8]
 800ef1e:	2b00      	cmp	r3, #0
 800ef20:	d003      	beq.n	800ef2a <osMutexNew+0x3a>
 800ef22:	4b3f      	ldr	r3, [pc, #252]	@ (800f020 <osMutexNew+0x130>)
 800ef24:	681b      	ldr	r3, [r3, #0]
 800ef26:	2b02      	cmp	r3, #2
 800ef28:	d074      	beq.n	800f014 <osMutexNew+0x124>
    if (attr != NULL) {
 800ef2a:	687b      	ldr	r3, [r7, #4]
 800ef2c:	2b00      	cmp	r3, #0
 800ef2e:	d003      	beq.n	800ef38 <osMutexNew+0x48>
      type = attr->attr_bits;
 800ef30:	687b      	ldr	r3, [r7, #4]
 800ef32:	685b      	ldr	r3, [r3, #4]
 800ef34:	623b      	str	r3, [r7, #32]
 800ef36:	e001      	b.n	800ef3c <osMutexNew+0x4c>
    } else {
      type = 0U;
 800ef38:	2300      	movs	r3, #0
 800ef3a:	623b      	str	r3, [r7, #32]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800ef3c:	6a3b      	ldr	r3, [r7, #32]
 800ef3e:	f003 0301 	and.w	r3, r3, #1
 800ef42:	2b00      	cmp	r3, #0
 800ef44:	d002      	beq.n	800ef4c <osMutexNew+0x5c>
      rmtx = 1U;
 800ef46:	2301      	movs	r3, #1
 800ef48:	61fb      	str	r3, [r7, #28]
 800ef4a:	e001      	b.n	800ef50 <osMutexNew+0x60>
    } else {
      rmtx = 0U;
 800ef4c:	2300      	movs	r3, #0
 800ef4e:	61fb      	str	r3, [r7, #28]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 800ef50:	6a3b      	ldr	r3, [r7, #32]
 800ef52:	f003 0308 	and.w	r3, r3, #8
 800ef56:	2b00      	cmp	r3, #0
 800ef58:	d15c      	bne.n	800f014 <osMutexNew+0x124>
      mem = -1;
 800ef5a:	f04f 33ff 	mov.w	r3, #4294967295
 800ef5e:	61bb      	str	r3, [r7, #24]

      if (attr != NULL) {
 800ef60:	687b      	ldr	r3, [r7, #4]
 800ef62:	2b00      	cmp	r3, #0
 800ef64:	d015      	beq.n	800ef92 <osMutexNew+0xa2>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800ef66:	687b      	ldr	r3, [r7, #4]
 800ef68:	689b      	ldr	r3, [r3, #8]
 800ef6a:	2b00      	cmp	r3, #0
 800ef6c:	d006      	beq.n	800ef7c <osMutexNew+0x8c>
 800ef6e:	687b      	ldr	r3, [r7, #4]
 800ef70:	68db      	ldr	r3, [r3, #12]
 800ef72:	2b4f      	cmp	r3, #79	@ 0x4f
 800ef74:	d902      	bls.n	800ef7c <osMutexNew+0x8c>
          mem = 1;
 800ef76:	2301      	movs	r3, #1
 800ef78:	61bb      	str	r3, [r7, #24]
 800ef7a:	e00c      	b.n	800ef96 <osMutexNew+0xa6>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800ef7c:	687b      	ldr	r3, [r7, #4]
 800ef7e:	689b      	ldr	r3, [r3, #8]
 800ef80:	2b00      	cmp	r3, #0
 800ef82:	d108      	bne.n	800ef96 <osMutexNew+0xa6>
 800ef84:	687b      	ldr	r3, [r7, #4]
 800ef86:	68db      	ldr	r3, [r3, #12]
 800ef88:	2b00      	cmp	r3, #0
 800ef8a:	d104      	bne.n	800ef96 <osMutexNew+0xa6>
            mem = 0;
 800ef8c:	2300      	movs	r3, #0
 800ef8e:	61bb      	str	r3, [r7, #24]
 800ef90:	e001      	b.n	800ef96 <osMutexNew+0xa6>
          }
        }
      }
      else {
        mem = 0;
 800ef92:	2300      	movs	r3, #0
 800ef94:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 800ef96:	69bb      	ldr	r3, [r7, #24]
 800ef98:	2b01      	cmp	r3, #1
 800ef9a:	d112      	bne.n	800efc2 <osMutexNew+0xd2>
        if (rmtx != 0U) {
 800ef9c:	69fb      	ldr	r3, [r7, #28]
 800ef9e:	2b00      	cmp	r3, #0
 800efa0:	d007      	beq.n	800efb2 <osMutexNew+0xc2>
          hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800efa2:	687b      	ldr	r3, [r7, #4]
 800efa4:	689b      	ldr	r3, [r3, #8]
 800efa6:	4619      	mov	r1, r3
 800efa8:	2004      	movs	r0, #4
 800efaa:	f000 fe22 	bl	800fbf2 <xQueueCreateMutexStatic>
 800efae:	6278      	str	r0, [r7, #36]	@ 0x24
 800efb0:	e016      	b.n	800efe0 <osMutexNew+0xf0>
        }
        else {
          hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800efb2:	687b      	ldr	r3, [r7, #4]
 800efb4:	689b      	ldr	r3, [r3, #8]
 800efb6:	4619      	mov	r1, r3
 800efb8:	2001      	movs	r0, #1
 800efba:	f000 fe1a 	bl	800fbf2 <xQueueCreateMutexStatic>
 800efbe:	6278      	str	r0, [r7, #36]	@ 0x24
 800efc0:	e00e      	b.n	800efe0 <osMutexNew+0xf0>
        }
      }
      else {
        if (mem == 0) {
 800efc2:	69bb      	ldr	r3, [r7, #24]
 800efc4:	2b00      	cmp	r3, #0
 800efc6:	d10b      	bne.n	800efe0 <osMutexNew+0xf0>
          if (rmtx != 0U) {
 800efc8:	69fb      	ldr	r3, [r7, #28]
 800efca:	2b00      	cmp	r3, #0
 800efcc:	d004      	beq.n	800efd8 <osMutexNew+0xe8>
            hMutex = xSemaphoreCreateRecursiveMutex ();
 800efce:	2004      	movs	r0, #4
 800efd0:	f000 fdf7 	bl	800fbc2 <xQueueCreateMutex>
 800efd4:	6278      	str	r0, [r7, #36]	@ 0x24
 800efd6:	e003      	b.n	800efe0 <osMutexNew+0xf0>
          } else {
            hMutex = xSemaphoreCreateMutex ();
 800efd8:	2001      	movs	r0, #1
 800efda:	f000 fdf2 	bl	800fbc2 <xQueueCreateMutex>
 800efde:	6278      	str	r0, [r7, #36]	@ 0x24
          }
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 800efe0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800efe2:	2b00      	cmp	r3, #0
 800efe4:	d00c      	beq.n	800f000 <osMutexNew+0x110>
        if (attr != NULL) {
 800efe6:	687b      	ldr	r3, [r7, #4]
 800efe8:	2b00      	cmp	r3, #0
 800efea:	d003      	beq.n	800eff4 <osMutexNew+0x104>
          name = attr->name;
 800efec:	687b      	ldr	r3, [r7, #4]
 800efee:	681b      	ldr	r3, [r3, #0]
 800eff0:	617b      	str	r3, [r7, #20]
 800eff2:	e001      	b.n	800eff8 <osMutexNew+0x108>
        } else {
          name = NULL;
 800eff4:	2300      	movs	r3, #0
 800eff6:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hMutex, name);
 800eff8:	6979      	ldr	r1, [r7, #20]
 800effa:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800effc:	f001 fd16 	bl	8010a2c <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 800f000:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f002:	2b00      	cmp	r3, #0
 800f004:	d006      	beq.n	800f014 <osMutexNew+0x124>
 800f006:	69fb      	ldr	r3, [r7, #28]
 800f008:	2b00      	cmp	r3, #0
 800f00a:	d003      	beq.n	800f014 <osMutexNew+0x124>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 800f00c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f00e:	f043 0301 	orr.w	r3, r3, #1
 800f012:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }
  }

  return ((osMutexId_t)hMutex);
 800f014:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800f016:	4618      	mov	r0, r3
 800f018:	3728      	adds	r7, #40	@ 0x28
 800f01a:	46bd      	mov	sp, r7
 800f01c:	bd80      	pop	{r7, pc}
 800f01e:	bf00      	nop
 800f020:	2000a2d0 	.word	0x2000a2d0

0800f024 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 800f024:	b580      	push	{r7, lr}
 800f026:	b088      	sub	sp, #32
 800f028:	af00      	add	r7, sp, #0
 800f02a:	6078      	str	r0, [r7, #4]
 800f02c:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800f02e:	687b      	ldr	r3, [r7, #4]
 800f030:	f023 0301 	bic.w	r3, r3, #1
 800f034:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 800f036:	687b      	ldr	r3, [r7, #4]
 800f038:	f003 0301 	and.w	r3, r3, #1
 800f03c:	617b      	str	r3, [r7, #20]

  stat = osOK;
 800f03e:	2300      	movs	r3, #0
 800f040:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f042:	f3ef 8305 	mrs	r3, IPSR
 800f046:	613b      	str	r3, [r7, #16]
  return(result);
 800f048:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 800f04a:	2b00      	cmp	r3, #0
 800f04c:	d10f      	bne.n	800f06e <osMutexAcquire+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f04e:	f3ef 8310 	mrs	r3, PRIMASK
 800f052:	60fb      	str	r3, [r7, #12]
  return(result);
 800f054:	68fb      	ldr	r3, [r7, #12]
 800f056:	2b00      	cmp	r3, #0
 800f058:	d105      	bne.n	800f066 <osMutexAcquire+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800f05a:	f3ef 8311 	mrs	r3, BASEPRI
 800f05e:	60bb      	str	r3, [r7, #8]
  return(result);
 800f060:	68bb      	ldr	r3, [r7, #8]
 800f062:	2b00      	cmp	r3, #0
 800f064:	d007      	beq.n	800f076 <osMutexAcquire+0x52>
 800f066:	4b1d      	ldr	r3, [pc, #116]	@ (800f0dc <osMutexAcquire+0xb8>)
 800f068:	681b      	ldr	r3, [r3, #0]
 800f06a:	2b02      	cmp	r3, #2
 800f06c:	d103      	bne.n	800f076 <osMutexAcquire+0x52>
    stat = osErrorISR;
 800f06e:	f06f 0305 	mvn.w	r3, #5
 800f072:	61fb      	str	r3, [r7, #28]
 800f074:	e02c      	b.n	800f0d0 <osMutexAcquire+0xac>
  }
  else if (hMutex == NULL) {
 800f076:	69bb      	ldr	r3, [r7, #24]
 800f078:	2b00      	cmp	r3, #0
 800f07a:	d103      	bne.n	800f084 <osMutexAcquire+0x60>
    stat = osErrorParameter;
 800f07c:	f06f 0303 	mvn.w	r3, #3
 800f080:	61fb      	str	r3, [r7, #28]
 800f082:	e025      	b.n	800f0d0 <osMutexAcquire+0xac>
  }
  else {
    if (rmtx != 0U) {
 800f084:	697b      	ldr	r3, [r7, #20]
 800f086:	2b00      	cmp	r3, #0
 800f088:	d011      	beq.n	800f0ae <osMutexAcquire+0x8a>
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 800f08a:	6839      	ldr	r1, [r7, #0]
 800f08c:	69b8      	ldr	r0, [r7, #24]
 800f08e:	f000 fe02 	bl	800fc96 <xQueueTakeMutexRecursive>
 800f092:	4603      	mov	r3, r0
 800f094:	2b01      	cmp	r3, #1
 800f096:	d01b      	beq.n	800f0d0 <osMutexAcquire+0xac>
        if (timeout != 0U) {
 800f098:	683b      	ldr	r3, [r7, #0]
 800f09a:	2b00      	cmp	r3, #0
 800f09c:	d003      	beq.n	800f0a6 <osMutexAcquire+0x82>
          stat = osErrorTimeout;
 800f09e:	f06f 0301 	mvn.w	r3, #1
 800f0a2:	61fb      	str	r3, [r7, #28]
 800f0a4:	e014      	b.n	800f0d0 <osMutexAcquire+0xac>
        } else {
          stat = osErrorResource;
 800f0a6:	f06f 0302 	mvn.w	r3, #2
 800f0aa:	61fb      	str	r3, [r7, #28]
 800f0ac:	e010      	b.n	800f0d0 <osMutexAcquire+0xac>
        }
      }
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 800f0ae:	6839      	ldr	r1, [r7, #0]
 800f0b0:	69b8      	ldr	r0, [r7, #24]
 800f0b2:	f001 f9cd 	bl	8010450 <xQueueSemaphoreTake>
 800f0b6:	4603      	mov	r3, r0
 800f0b8:	2b01      	cmp	r3, #1
 800f0ba:	d009      	beq.n	800f0d0 <osMutexAcquire+0xac>
        if (timeout != 0U) {
 800f0bc:	683b      	ldr	r3, [r7, #0]
 800f0be:	2b00      	cmp	r3, #0
 800f0c0:	d003      	beq.n	800f0ca <osMutexAcquire+0xa6>
          stat = osErrorTimeout;
 800f0c2:	f06f 0301 	mvn.w	r3, #1
 800f0c6:	61fb      	str	r3, [r7, #28]
 800f0c8:	e002      	b.n	800f0d0 <osMutexAcquire+0xac>
        } else {
          stat = osErrorResource;
 800f0ca:	f06f 0302 	mvn.w	r3, #2
 800f0ce:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800f0d0:	69fb      	ldr	r3, [r7, #28]
}
 800f0d2:	4618      	mov	r0, r3
 800f0d4:	3720      	adds	r7, #32
 800f0d6:	46bd      	mov	sp, r7
 800f0d8:	bd80      	pop	{r7, pc}
 800f0da:	bf00      	nop
 800f0dc:	2000a2d0 	.word	0x2000a2d0

0800f0e0 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 800f0e0:	b580      	push	{r7, lr}
 800f0e2:	b088      	sub	sp, #32
 800f0e4:	af00      	add	r7, sp, #0
 800f0e6:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800f0e8:	687b      	ldr	r3, [r7, #4]
 800f0ea:	f023 0301 	bic.w	r3, r3, #1
 800f0ee:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 800f0f0:	687b      	ldr	r3, [r7, #4]
 800f0f2:	f003 0301 	and.w	r3, r3, #1
 800f0f6:	617b      	str	r3, [r7, #20]

  stat = osOK;
 800f0f8:	2300      	movs	r3, #0
 800f0fa:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f0fc:	f3ef 8305 	mrs	r3, IPSR
 800f100:	613b      	str	r3, [r7, #16]
  return(result);
 800f102:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 800f104:	2b00      	cmp	r3, #0
 800f106:	d10f      	bne.n	800f128 <osMutexRelease+0x48>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f108:	f3ef 8310 	mrs	r3, PRIMASK
 800f10c:	60fb      	str	r3, [r7, #12]
  return(result);
 800f10e:	68fb      	ldr	r3, [r7, #12]
 800f110:	2b00      	cmp	r3, #0
 800f112:	d105      	bne.n	800f120 <osMutexRelease+0x40>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800f114:	f3ef 8311 	mrs	r3, BASEPRI
 800f118:	60bb      	str	r3, [r7, #8]
  return(result);
 800f11a:	68bb      	ldr	r3, [r7, #8]
 800f11c:	2b00      	cmp	r3, #0
 800f11e:	d007      	beq.n	800f130 <osMutexRelease+0x50>
 800f120:	4b16      	ldr	r3, [pc, #88]	@ (800f17c <osMutexRelease+0x9c>)
 800f122:	681b      	ldr	r3, [r3, #0]
 800f124:	2b02      	cmp	r3, #2
 800f126:	d103      	bne.n	800f130 <osMutexRelease+0x50>
    stat = osErrorISR;
 800f128:	f06f 0305 	mvn.w	r3, #5
 800f12c:	61fb      	str	r3, [r7, #28]
 800f12e:	e01f      	b.n	800f170 <osMutexRelease+0x90>
  }
  else if (hMutex == NULL) {
 800f130:	69bb      	ldr	r3, [r7, #24]
 800f132:	2b00      	cmp	r3, #0
 800f134:	d103      	bne.n	800f13e <osMutexRelease+0x5e>
    stat = osErrorParameter;
 800f136:	f06f 0303 	mvn.w	r3, #3
 800f13a:	61fb      	str	r3, [r7, #28]
 800f13c:	e018      	b.n	800f170 <osMutexRelease+0x90>
  }
  else {
    if (rmtx != 0U) {
 800f13e:	697b      	ldr	r3, [r7, #20]
 800f140:	2b00      	cmp	r3, #0
 800f142:	d009      	beq.n	800f158 <osMutexRelease+0x78>
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 800f144:	69b8      	ldr	r0, [r7, #24]
 800f146:	f000 fd6f 	bl	800fc28 <xQueueGiveMutexRecursive>
 800f14a:	4603      	mov	r3, r0
 800f14c:	2b01      	cmp	r3, #1
 800f14e:	d00f      	beq.n	800f170 <osMutexRelease+0x90>
        stat = osErrorResource;
 800f150:	f06f 0302 	mvn.w	r3, #2
 800f154:	61fb      	str	r3, [r7, #28]
 800f156:	e00b      	b.n	800f170 <osMutexRelease+0x90>
      }
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 800f158:	2300      	movs	r3, #0
 800f15a:	2200      	movs	r2, #0
 800f15c:	2100      	movs	r1, #0
 800f15e:	69b8      	ldr	r0, [r7, #24]
 800f160:	f000 fe48 	bl	800fdf4 <xQueueGenericSend>
 800f164:	4603      	mov	r3, r0
 800f166:	2b01      	cmp	r3, #1
 800f168:	d002      	beq.n	800f170 <osMutexRelease+0x90>
        stat = osErrorResource;
 800f16a:	f06f 0302 	mvn.w	r3, #2
 800f16e:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return (stat);
 800f170:	69fb      	ldr	r3, [r7, #28]
}
 800f172:	4618      	mov	r0, r3
 800f174:	3720      	adds	r7, #32
 800f176:	46bd      	mov	sp, r7
 800f178:	bd80      	pop	{r7, pc}
 800f17a:	bf00      	nop
 800f17c:	2000a2d0 	.word	0x2000a2d0

0800f180 <osSemaphoreNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800f180:	b580      	push	{r7, lr}
 800f182:	b08c      	sub	sp, #48	@ 0x30
 800f184:	af02      	add	r7, sp, #8
 800f186:	60f8      	str	r0, [r7, #12]
 800f188:	60b9      	str	r1, [r7, #8]
 800f18a:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800f18c:	2300      	movs	r3, #0
 800f18e:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f190:	f3ef 8305 	mrs	r3, IPSR
 800f194:	61bb      	str	r3, [r7, #24]
  return(result);
 800f196:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800f198:	2b00      	cmp	r3, #0
 800f19a:	f040 8086 	bne.w	800f2aa <osSemaphoreNew+0x12a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f19e:	f3ef 8310 	mrs	r3, PRIMASK
 800f1a2:	617b      	str	r3, [r7, #20]
  return(result);
 800f1a4:	697b      	ldr	r3, [r7, #20]
 800f1a6:	2b00      	cmp	r3, #0
 800f1a8:	d105      	bne.n	800f1b6 <osSemaphoreNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800f1aa:	f3ef 8311 	mrs	r3, BASEPRI
 800f1ae:	613b      	str	r3, [r7, #16]
  return(result);
 800f1b0:	693b      	ldr	r3, [r7, #16]
 800f1b2:	2b00      	cmp	r3, #0
 800f1b4:	d003      	beq.n	800f1be <osSemaphoreNew+0x3e>
 800f1b6:	4b3f      	ldr	r3, [pc, #252]	@ (800f2b4 <osSemaphoreNew+0x134>)
 800f1b8:	681b      	ldr	r3, [r3, #0]
 800f1ba:	2b02      	cmp	r3, #2
 800f1bc:	d075      	beq.n	800f2aa <osSemaphoreNew+0x12a>
 800f1be:	68fb      	ldr	r3, [r7, #12]
 800f1c0:	2b00      	cmp	r3, #0
 800f1c2:	d072      	beq.n	800f2aa <osSemaphoreNew+0x12a>
 800f1c4:	68ba      	ldr	r2, [r7, #8]
 800f1c6:	68fb      	ldr	r3, [r7, #12]
 800f1c8:	429a      	cmp	r2, r3
 800f1ca:	d86e      	bhi.n	800f2aa <osSemaphoreNew+0x12a>
    mem = -1;
 800f1cc:	f04f 33ff 	mov.w	r3, #4294967295
 800f1d0:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800f1d2:	687b      	ldr	r3, [r7, #4]
 800f1d4:	2b00      	cmp	r3, #0
 800f1d6:	d015      	beq.n	800f204 <osSemaphoreNew+0x84>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800f1d8:	687b      	ldr	r3, [r7, #4]
 800f1da:	689b      	ldr	r3, [r3, #8]
 800f1dc:	2b00      	cmp	r3, #0
 800f1de:	d006      	beq.n	800f1ee <osSemaphoreNew+0x6e>
 800f1e0:	687b      	ldr	r3, [r7, #4]
 800f1e2:	68db      	ldr	r3, [r3, #12]
 800f1e4:	2b4f      	cmp	r3, #79	@ 0x4f
 800f1e6:	d902      	bls.n	800f1ee <osSemaphoreNew+0x6e>
        mem = 1;
 800f1e8:	2301      	movs	r3, #1
 800f1ea:	623b      	str	r3, [r7, #32]
 800f1ec:	e00c      	b.n	800f208 <osSemaphoreNew+0x88>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800f1ee:	687b      	ldr	r3, [r7, #4]
 800f1f0:	689b      	ldr	r3, [r3, #8]
 800f1f2:	2b00      	cmp	r3, #0
 800f1f4:	d108      	bne.n	800f208 <osSemaphoreNew+0x88>
 800f1f6:	687b      	ldr	r3, [r7, #4]
 800f1f8:	68db      	ldr	r3, [r3, #12]
 800f1fa:	2b00      	cmp	r3, #0
 800f1fc:	d104      	bne.n	800f208 <osSemaphoreNew+0x88>
          mem = 0;
 800f1fe:	2300      	movs	r3, #0
 800f200:	623b      	str	r3, [r7, #32]
 800f202:	e001      	b.n	800f208 <osSemaphoreNew+0x88>
        }
      }
    }
    else {
      mem = 0;
 800f204:	2300      	movs	r3, #0
 800f206:	623b      	str	r3, [r7, #32]
    }

    if (mem != -1) {
 800f208:	6a3b      	ldr	r3, [r7, #32]
 800f20a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f20e:	d04c      	beq.n	800f2aa <osSemaphoreNew+0x12a>
      if (max_count == 1U) {
 800f210:	68fb      	ldr	r3, [r7, #12]
 800f212:	2b01      	cmp	r3, #1
 800f214:	d128      	bne.n	800f268 <osSemaphoreNew+0xe8>
        if (mem == 1) {
 800f216:	6a3b      	ldr	r3, [r7, #32]
 800f218:	2b01      	cmp	r3, #1
 800f21a:	d10a      	bne.n	800f232 <osSemaphoreNew+0xb2>
          hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800f21c:	687b      	ldr	r3, [r7, #4]
 800f21e:	689b      	ldr	r3, [r3, #8]
 800f220:	2203      	movs	r2, #3
 800f222:	9200      	str	r2, [sp, #0]
 800f224:	2200      	movs	r2, #0
 800f226:	2100      	movs	r1, #0
 800f228:	2001      	movs	r0, #1
 800f22a:	f000 fbc3 	bl	800f9b4 <xQueueGenericCreateStatic>
 800f22e:	6278      	str	r0, [r7, #36]	@ 0x24
 800f230:	e005      	b.n	800f23e <osSemaphoreNew+0xbe>
        }
        else {
          hSemaphore = xSemaphoreCreateBinary();
 800f232:	2203      	movs	r2, #3
 800f234:	2100      	movs	r1, #0
 800f236:	2001      	movs	r0, #1
 800f238:	f000 fc43 	bl	800fac2 <xQueueGenericCreate>
 800f23c:	6278      	str	r0, [r7, #36]	@ 0x24
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800f23e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f240:	2b00      	cmp	r3, #0
 800f242:	d022      	beq.n	800f28a <osSemaphoreNew+0x10a>
 800f244:	68bb      	ldr	r3, [r7, #8]
 800f246:	2b00      	cmp	r3, #0
 800f248:	d01f      	beq.n	800f28a <osSemaphoreNew+0x10a>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800f24a:	2300      	movs	r3, #0
 800f24c:	2200      	movs	r2, #0
 800f24e:	2100      	movs	r1, #0
 800f250:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f252:	f000 fdcf 	bl	800fdf4 <xQueueGenericSend>
 800f256:	4603      	mov	r3, r0
 800f258:	2b01      	cmp	r3, #1
 800f25a:	d016      	beq.n	800f28a <osSemaphoreNew+0x10a>
            vSemaphoreDelete (hSemaphore);
 800f25c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f25e:	f001 fa97 	bl	8010790 <vQueueDelete>
            hSemaphore = NULL;
 800f262:	2300      	movs	r3, #0
 800f264:	627b      	str	r3, [r7, #36]	@ 0x24
 800f266:	e010      	b.n	800f28a <osSemaphoreNew+0x10a>
          }
        }
      }
      else {
        if (mem == 1) {
 800f268:	6a3b      	ldr	r3, [r7, #32]
 800f26a:	2b01      	cmp	r3, #1
 800f26c:	d108      	bne.n	800f280 <osSemaphoreNew+0x100>
          hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800f26e:	687b      	ldr	r3, [r7, #4]
 800f270:	689b      	ldr	r3, [r3, #8]
 800f272:	461a      	mov	r2, r3
 800f274:	68b9      	ldr	r1, [r7, #8]
 800f276:	68f8      	ldr	r0, [r7, #12]
 800f278:	f000 fd46 	bl	800fd08 <xQueueCreateCountingSemaphoreStatic>
 800f27c:	6278      	str	r0, [r7, #36]	@ 0x24
 800f27e:	e004      	b.n	800f28a <osSemaphoreNew+0x10a>
        }
        else {
          hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800f280:	68b9      	ldr	r1, [r7, #8]
 800f282:	68f8      	ldr	r0, [r7, #12]
 800f284:	f000 fd7d 	bl	800fd82 <xQueueCreateCountingSemaphore>
 800f288:	6278      	str	r0, [r7, #36]	@ 0x24
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800f28a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f28c:	2b00      	cmp	r3, #0
 800f28e:	d00c      	beq.n	800f2aa <osSemaphoreNew+0x12a>
        if (attr != NULL) {
 800f290:	687b      	ldr	r3, [r7, #4]
 800f292:	2b00      	cmp	r3, #0
 800f294:	d003      	beq.n	800f29e <osSemaphoreNew+0x11e>
          name = attr->name;
 800f296:	687b      	ldr	r3, [r7, #4]
 800f298:	681b      	ldr	r3, [r3, #0]
 800f29a:	61fb      	str	r3, [r7, #28]
 800f29c:	e001      	b.n	800f2a2 <osSemaphoreNew+0x122>
        } else {
          name = NULL;
 800f29e:	2300      	movs	r3, #0
 800f2a0:	61fb      	str	r3, [r7, #28]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800f2a2:	69f9      	ldr	r1, [r7, #28]
 800f2a4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f2a6:	f001 fbc1 	bl	8010a2c <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800f2aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800f2ac:	4618      	mov	r0, r3
 800f2ae:	3728      	adds	r7, #40	@ 0x28
 800f2b0:	46bd      	mov	sp, r7
 800f2b2:	bd80      	pop	{r7, pc}
 800f2b4:	2000a2d0 	.word	0x2000a2d0

0800f2b8 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800f2b8:	b580      	push	{r7, lr}
 800f2ba:	b088      	sub	sp, #32
 800f2bc:	af00      	add	r7, sp, #0
 800f2be:	6078      	str	r0, [r7, #4]
 800f2c0:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800f2c2:	687b      	ldr	r3, [r7, #4]
 800f2c4:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800f2c6:	2300      	movs	r3, #0
 800f2c8:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 800f2ca:	69bb      	ldr	r3, [r7, #24]
 800f2cc:	2b00      	cmp	r3, #0
 800f2ce:	d103      	bne.n	800f2d8 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 800f2d0:	f06f 0303 	mvn.w	r3, #3
 800f2d4:	61fb      	str	r3, [r7, #28]
 800f2d6:	e04b      	b.n	800f370 <osSemaphoreAcquire+0xb8>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f2d8:	f3ef 8305 	mrs	r3, IPSR
 800f2dc:	617b      	str	r3, [r7, #20]
  return(result);
 800f2de:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 800f2e0:	2b00      	cmp	r3, #0
 800f2e2:	d10f      	bne.n	800f304 <osSemaphoreAcquire+0x4c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f2e4:	f3ef 8310 	mrs	r3, PRIMASK
 800f2e8:	613b      	str	r3, [r7, #16]
  return(result);
 800f2ea:	693b      	ldr	r3, [r7, #16]
 800f2ec:	2b00      	cmp	r3, #0
 800f2ee:	d105      	bne.n	800f2fc <osSemaphoreAcquire+0x44>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800f2f0:	f3ef 8311 	mrs	r3, BASEPRI
 800f2f4:	60fb      	str	r3, [r7, #12]
  return(result);
 800f2f6:	68fb      	ldr	r3, [r7, #12]
 800f2f8:	2b00      	cmp	r3, #0
 800f2fa:	d026      	beq.n	800f34a <osSemaphoreAcquire+0x92>
 800f2fc:	4b1f      	ldr	r3, [pc, #124]	@ (800f37c <osSemaphoreAcquire+0xc4>)
 800f2fe:	681b      	ldr	r3, [r3, #0]
 800f300:	2b02      	cmp	r3, #2
 800f302:	d122      	bne.n	800f34a <osSemaphoreAcquire+0x92>
    if (timeout != 0U) {
 800f304:	683b      	ldr	r3, [r7, #0]
 800f306:	2b00      	cmp	r3, #0
 800f308:	d003      	beq.n	800f312 <osSemaphoreAcquire+0x5a>
      stat = osErrorParameter;
 800f30a:	f06f 0303 	mvn.w	r3, #3
 800f30e:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 800f310:	e02d      	b.n	800f36e <osSemaphoreAcquire+0xb6>
    }
    else {
      yield = pdFALSE;
 800f312:	2300      	movs	r3, #0
 800f314:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800f316:	f107 0308 	add.w	r3, r7, #8
 800f31a:	461a      	mov	r2, r3
 800f31c:	2100      	movs	r1, #0
 800f31e:	69b8      	ldr	r0, [r7, #24]
 800f320:	f001 f9ae 	bl	8010680 <xQueueReceiveFromISR>
 800f324:	4603      	mov	r3, r0
 800f326:	2b01      	cmp	r3, #1
 800f328:	d003      	beq.n	800f332 <osSemaphoreAcquire+0x7a>
        stat = osErrorResource;
 800f32a:	f06f 0302 	mvn.w	r3, #2
 800f32e:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 800f330:	e01d      	b.n	800f36e <osSemaphoreAcquire+0xb6>
      } else {
        portYIELD_FROM_ISR (yield);
 800f332:	68bb      	ldr	r3, [r7, #8]
 800f334:	2b00      	cmp	r3, #0
 800f336:	d01a      	beq.n	800f36e <osSemaphoreAcquire+0xb6>
 800f338:	4b11      	ldr	r3, [pc, #68]	@ (800f380 <osSemaphoreAcquire+0xc8>)
 800f33a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f33e:	601a      	str	r2, [r3, #0]
 800f340:	f3bf 8f4f 	dsb	sy
 800f344:	f3bf 8f6f 	isb	sy
    if (timeout != 0U) {
 800f348:	e011      	b.n	800f36e <osSemaphoreAcquire+0xb6>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800f34a:	6839      	ldr	r1, [r7, #0]
 800f34c:	69b8      	ldr	r0, [r7, #24]
 800f34e:	f001 f87f 	bl	8010450 <xQueueSemaphoreTake>
 800f352:	4603      	mov	r3, r0
 800f354:	2b01      	cmp	r3, #1
 800f356:	d00b      	beq.n	800f370 <osSemaphoreAcquire+0xb8>
      if (timeout != 0U) {
 800f358:	683b      	ldr	r3, [r7, #0]
 800f35a:	2b00      	cmp	r3, #0
 800f35c:	d003      	beq.n	800f366 <osSemaphoreAcquire+0xae>
        stat = osErrorTimeout;
 800f35e:	f06f 0301 	mvn.w	r3, #1
 800f362:	61fb      	str	r3, [r7, #28]
 800f364:	e004      	b.n	800f370 <osSemaphoreAcquire+0xb8>
      } else {
        stat = osErrorResource;
 800f366:	f06f 0302 	mvn.w	r3, #2
 800f36a:	61fb      	str	r3, [r7, #28]
 800f36c:	e000      	b.n	800f370 <osSemaphoreAcquire+0xb8>
    if (timeout != 0U) {
 800f36e:	bf00      	nop
      }
    }
  }

  return (stat);
 800f370:	69fb      	ldr	r3, [r7, #28]
}
 800f372:	4618      	mov	r0, r3
 800f374:	3720      	adds	r7, #32
 800f376:	46bd      	mov	sp, r7
 800f378:	bd80      	pop	{r7, pc}
 800f37a:	bf00      	nop
 800f37c:	2000a2d0 	.word	0x2000a2d0
 800f380:	e000ed04 	.word	0xe000ed04

0800f384 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 800f384:	b580      	push	{r7, lr}
 800f386:	b088      	sub	sp, #32
 800f388:	af00      	add	r7, sp, #0
 800f38a:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800f38c:	687b      	ldr	r3, [r7, #4]
 800f38e:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800f390:	2300      	movs	r3, #0
 800f392:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 800f394:	69bb      	ldr	r3, [r7, #24]
 800f396:	2b00      	cmp	r3, #0
 800f398:	d103      	bne.n	800f3a2 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800f39a:	f06f 0303 	mvn.w	r3, #3
 800f39e:	61fb      	str	r3, [r7, #28]
 800f3a0:	e03e      	b.n	800f420 <osSemaphoreRelease+0x9c>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f3a2:	f3ef 8305 	mrs	r3, IPSR
 800f3a6:	617b      	str	r3, [r7, #20]
  return(result);
 800f3a8:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 800f3aa:	2b00      	cmp	r3, #0
 800f3ac:	d10f      	bne.n	800f3ce <osSemaphoreRelease+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f3ae:	f3ef 8310 	mrs	r3, PRIMASK
 800f3b2:	613b      	str	r3, [r7, #16]
  return(result);
 800f3b4:	693b      	ldr	r3, [r7, #16]
 800f3b6:	2b00      	cmp	r3, #0
 800f3b8:	d105      	bne.n	800f3c6 <osSemaphoreRelease+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800f3ba:	f3ef 8311 	mrs	r3, BASEPRI
 800f3be:	60fb      	str	r3, [r7, #12]
  return(result);
 800f3c0:	68fb      	ldr	r3, [r7, #12]
 800f3c2:	2b00      	cmp	r3, #0
 800f3c4:	d01e      	beq.n	800f404 <osSemaphoreRelease+0x80>
 800f3c6:	4b19      	ldr	r3, [pc, #100]	@ (800f42c <osSemaphoreRelease+0xa8>)
 800f3c8:	681b      	ldr	r3, [r3, #0]
 800f3ca:	2b02      	cmp	r3, #2
 800f3cc:	d11a      	bne.n	800f404 <osSemaphoreRelease+0x80>
    yield = pdFALSE;
 800f3ce:	2300      	movs	r3, #0
 800f3d0:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800f3d2:	f107 0308 	add.w	r3, r7, #8
 800f3d6:	4619      	mov	r1, r3
 800f3d8:	69b8      	ldr	r0, [r7, #24]
 800f3da:	f000 feb8 	bl	801014e <xQueueGiveFromISR>
 800f3de:	4603      	mov	r3, r0
 800f3e0:	2b01      	cmp	r3, #1
 800f3e2:	d003      	beq.n	800f3ec <osSemaphoreRelease+0x68>
      stat = osErrorResource;
 800f3e4:	f06f 0302 	mvn.w	r3, #2
 800f3e8:	61fb      	str	r3, [r7, #28]
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800f3ea:	e018      	b.n	800f41e <osSemaphoreRelease+0x9a>
    } else {
      portYIELD_FROM_ISR (yield);
 800f3ec:	68bb      	ldr	r3, [r7, #8]
 800f3ee:	2b00      	cmp	r3, #0
 800f3f0:	d015      	beq.n	800f41e <osSemaphoreRelease+0x9a>
 800f3f2:	4b0f      	ldr	r3, [pc, #60]	@ (800f430 <osSemaphoreRelease+0xac>)
 800f3f4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f3f8:	601a      	str	r2, [r3, #0]
 800f3fa:	f3bf 8f4f 	dsb	sy
 800f3fe:	f3bf 8f6f 	isb	sy
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800f402:	e00c      	b.n	800f41e <osSemaphoreRelease+0x9a>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800f404:	2300      	movs	r3, #0
 800f406:	2200      	movs	r2, #0
 800f408:	2100      	movs	r1, #0
 800f40a:	69b8      	ldr	r0, [r7, #24]
 800f40c:	f000 fcf2 	bl	800fdf4 <xQueueGenericSend>
 800f410:	4603      	mov	r3, r0
 800f412:	2b01      	cmp	r3, #1
 800f414:	d004      	beq.n	800f420 <osSemaphoreRelease+0x9c>
      stat = osErrorResource;
 800f416:	f06f 0302 	mvn.w	r3, #2
 800f41a:	61fb      	str	r3, [r7, #28]
 800f41c:	e000      	b.n	800f420 <osSemaphoreRelease+0x9c>
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800f41e:	bf00      	nop
    }
  }

  return (stat);
 800f420:	69fb      	ldr	r3, [r7, #28]
}
 800f422:	4618      	mov	r0, r3
 800f424:	3720      	adds	r7, #32
 800f426:	46bd      	mov	sp, r7
 800f428:	bd80      	pop	{r7, pc}
 800f42a:	bf00      	nop
 800f42c:	2000a2d0 	.word	0x2000a2d0
 800f430:	e000ed04 	.word	0xe000ed04

0800f434 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800f434:	b580      	push	{r7, lr}
 800f436:	b08c      	sub	sp, #48	@ 0x30
 800f438:	af02      	add	r7, sp, #8
 800f43a:	60f8      	str	r0, [r7, #12]
 800f43c:	60b9      	str	r1, [r7, #8]
 800f43e:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800f440:	2300      	movs	r3, #0
 800f442:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f444:	f3ef 8305 	mrs	r3, IPSR
 800f448:	61bb      	str	r3, [r7, #24]
  return(result);
 800f44a:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800f44c:	2b00      	cmp	r3, #0
 800f44e:	d16f      	bne.n	800f530 <osMessageQueueNew+0xfc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f450:	f3ef 8310 	mrs	r3, PRIMASK
 800f454:	617b      	str	r3, [r7, #20]
  return(result);
 800f456:	697b      	ldr	r3, [r7, #20]
 800f458:	2b00      	cmp	r3, #0
 800f45a:	d105      	bne.n	800f468 <osMessageQueueNew+0x34>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800f45c:	f3ef 8311 	mrs	r3, BASEPRI
 800f460:	613b      	str	r3, [r7, #16]
  return(result);
 800f462:	693b      	ldr	r3, [r7, #16]
 800f464:	2b00      	cmp	r3, #0
 800f466:	d003      	beq.n	800f470 <osMessageQueueNew+0x3c>
 800f468:	4b34      	ldr	r3, [pc, #208]	@ (800f53c <osMessageQueueNew+0x108>)
 800f46a:	681b      	ldr	r3, [r3, #0]
 800f46c:	2b02      	cmp	r3, #2
 800f46e:	d05f      	beq.n	800f530 <osMessageQueueNew+0xfc>
 800f470:	68fb      	ldr	r3, [r7, #12]
 800f472:	2b00      	cmp	r3, #0
 800f474:	d05c      	beq.n	800f530 <osMessageQueueNew+0xfc>
 800f476:	68bb      	ldr	r3, [r7, #8]
 800f478:	2b00      	cmp	r3, #0
 800f47a:	d059      	beq.n	800f530 <osMessageQueueNew+0xfc>
    mem = -1;
 800f47c:	f04f 33ff 	mov.w	r3, #4294967295
 800f480:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800f482:	687b      	ldr	r3, [r7, #4]
 800f484:	2b00      	cmp	r3, #0
 800f486:	d029      	beq.n	800f4dc <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800f488:	687b      	ldr	r3, [r7, #4]
 800f48a:	689b      	ldr	r3, [r3, #8]
 800f48c:	2b00      	cmp	r3, #0
 800f48e:	d012      	beq.n	800f4b6 <osMessageQueueNew+0x82>
 800f490:	687b      	ldr	r3, [r7, #4]
 800f492:	68db      	ldr	r3, [r3, #12]
 800f494:	2b4f      	cmp	r3, #79	@ 0x4f
 800f496:	d90e      	bls.n	800f4b6 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800f498:	687b      	ldr	r3, [r7, #4]
 800f49a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800f49c:	2b00      	cmp	r3, #0
 800f49e:	d00a      	beq.n	800f4b6 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800f4a0:	687b      	ldr	r3, [r7, #4]
 800f4a2:	695a      	ldr	r2, [r3, #20]
 800f4a4:	68fb      	ldr	r3, [r7, #12]
 800f4a6:	68b9      	ldr	r1, [r7, #8]
 800f4a8:	fb01 f303 	mul.w	r3, r1, r3
 800f4ac:	429a      	cmp	r2, r3
 800f4ae:	d302      	bcc.n	800f4b6 <osMessageQueueNew+0x82>
        mem = 1;
 800f4b0:	2301      	movs	r3, #1
 800f4b2:	623b      	str	r3, [r7, #32]
 800f4b4:	e014      	b.n	800f4e0 <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800f4b6:	687b      	ldr	r3, [r7, #4]
 800f4b8:	689b      	ldr	r3, [r3, #8]
 800f4ba:	2b00      	cmp	r3, #0
 800f4bc:	d110      	bne.n	800f4e0 <osMessageQueueNew+0xac>
 800f4be:	687b      	ldr	r3, [r7, #4]
 800f4c0:	68db      	ldr	r3, [r3, #12]
 800f4c2:	2b00      	cmp	r3, #0
 800f4c4:	d10c      	bne.n	800f4e0 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800f4c6:	687b      	ldr	r3, [r7, #4]
 800f4c8:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800f4ca:	2b00      	cmp	r3, #0
 800f4cc:	d108      	bne.n	800f4e0 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800f4ce:	687b      	ldr	r3, [r7, #4]
 800f4d0:	695b      	ldr	r3, [r3, #20]
 800f4d2:	2b00      	cmp	r3, #0
 800f4d4:	d104      	bne.n	800f4e0 <osMessageQueueNew+0xac>
          mem = 0;
 800f4d6:	2300      	movs	r3, #0
 800f4d8:	623b      	str	r3, [r7, #32]
 800f4da:	e001      	b.n	800f4e0 <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 800f4dc:	2300      	movs	r3, #0
 800f4de:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 800f4e0:	6a3b      	ldr	r3, [r7, #32]
 800f4e2:	2b01      	cmp	r3, #1
 800f4e4:	d10b      	bne.n	800f4fe <osMessageQueueNew+0xca>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800f4e6:	687b      	ldr	r3, [r7, #4]
 800f4e8:	691a      	ldr	r2, [r3, #16]
 800f4ea:	687b      	ldr	r3, [r7, #4]
 800f4ec:	689b      	ldr	r3, [r3, #8]
 800f4ee:	2100      	movs	r1, #0
 800f4f0:	9100      	str	r1, [sp, #0]
 800f4f2:	68b9      	ldr	r1, [r7, #8]
 800f4f4:	68f8      	ldr	r0, [r7, #12]
 800f4f6:	f000 fa5d 	bl	800f9b4 <xQueueGenericCreateStatic>
 800f4fa:	6278      	str	r0, [r7, #36]	@ 0x24
 800f4fc:	e008      	b.n	800f510 <osMessageQueueNew+0xdc>
    }
    else {
      if (mem == 0) {
 800f4fe:	6a3b      	ldr	r3, [r7, #32]
 800f500:	2b00      	cmp	r3, #0
 800f502:	d105      	bne.n	800f510 <osMessageQueueNew+0xdc>
        hQueue = xQueueCreate (msg_count, msg_size);
 800f504:	2200      	movs	r2, #0
 800f506:	68b9      	ldr	r1, [r7, #8]
 800f508:	68f8      	ldr	r0, [r7, #12]
 800f50a:	f000 fada 	bl	800fac2 <xQueueGenericCreate>
 800f50e:	6278      	str	r0, [r7, #36]	@ 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800f510:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f512:	2b00      	cmp	r3, #0
 800f514:	d00c      	beq.n	800f530 <osMessageQueueNew+0xfc>
      if (attr != NULL) {
 800f516:	687b      	ldr	r3, [r7, #4]
 800f518:	2b00      	cmp	r3, #0
 800f51a:	d003      	beq.n	800f524 <osMessageQueueNew+0xf0>
        name = attr->name;
 800f51c:	687b      	ldr	r3, [r7, #4]
 800f51e:	681b      	ldr	r3, [r3, #0]
 800f520:	61fb      	str	r3, [r7, #28]
 800f522:	e001      	b.n	800f528 <osMessageQueueNew+0xf4>
      } else {
        name = NULL;
 800f524:	2300      	movs	r3, #0
 800f526:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 800f528:	69f9      	ldr	r1, [r7, #28]
 800f52a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f52c:	f001 fa7e 	bl	8010a2c <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800f530:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800f532:	4618      	mov	r0, r3
 800f534:	3728      	adds	r7, #40	@ 0x28
 800f536:	46bd      	mov	sp, r7
 800f538:	bd80      	pop	{r7, pc}
 800f53a:	bf00      	nop
 800f53c:	2000a2d0 	.word	0x2000a2d0

0800f540 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800f540:	b580      	push	{r7, lr}
 800f542:	b08a      	sub	sp, #40	@ 0x28
 800f544:	af00      	add	r7, sp, #0
 800f546:	60f8      	str	r0, [r7, #12]
 800f548:	60b9      	str	r1, [r7, #8]
 800f54a:	603b      	str	r3, [r7, #0]
 800f54c:	4613      	mov	r3, r2
 800f54e:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800f550:	68fb      	ldr	r3, [r7, #12]
 800f552:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800f554:	2300      	movs	r3, #0
 800f556:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f558:	f3ef 8305 	mrs	r3, IPSR
 800f55c:	61fb      	str	r3, [r7, #28]
  return(result);
 800f55e:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 800f560:	2b00      	cmp	r3, #0
 800f562:	d10f      	bne.n	800f584 <osMessageQueuePut+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f564:	f3ef 8310 	mrs	r3, PRIMASK
 800f568:	61bb      	str	r3, [r7, #24]
  return(result);
 800f56a:	69bb      	ldr	r3, [r7, #24]
 800f56c:	2b00      	cmp	r3, #0
 800f56e:	d105      	bne.n	800f57c <osMessageQueuePut+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800f570:	f3ef 8311 	mrs	r3, BASEPRI
 800f574:	617b      	str	r3, [r7, #20]
  return(result);
 800f576:	697b      	ldr	r3, [r7, #20]
 800f578:	2b00      	cmp	r3, #0
 800f57a:	d02c      	beq.n	800f5d6 <osMessageQueuePut+0x96>
 800f57c:	4b28      	ldr	r3, [pc, #160]	@ (800f620 <osMessageQueuePut+0xe0>)
 800f57e:	681b      	ldr	r3, [r3, #0]
 800f580:	2b02      	cmp	r3, #2
 800f582:	d128      	bne.n	800f5d6 <osMessageQueuePut+0x96>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800f584:	6a3b      	ldr	r3, [r7, #32]
 800f586:	2b00      	cmp	r3, #0
 800f588:	d005      	beq.n	800f596 <osMessageQueuePut+0x56>
 800f58a:	68bb      	ldr	r3, [r7, #8]
 800f58c:	2b00      	cmp	r3, #0
 800f58e:	d002      	beq.n	800f596 <osMessageQueuePut+0x56>
 800f590:	683b      	ldr	r3, [r7, #0]
 800f592:	2b00      	cmp	r3, #0
 800f594:	d003      	beq.n	800f59e <osMessageQueuePut+0x5e>
      stat = osErrorParameter;
 800f596:	f06f 0303 	mvn.w	r3, #3
 800f59a:	627b      	str	r3, [r7, #36]	@ 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800f59c:	e039      	b.n	800f612 <osMessageQueuePut+0xd2>
    }
    else {
      yield = pdFALSE;
 800f59e:	2300      	movs	r3, #0
 800f5a0:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800f5a2:	f107 0210 	add.w	r2, r7, #16
 800f5a6:	2300      	movs	r3, #0
 800f5a8:	68b9      	ldr	r1, [r7, #8]
 800f5aa:	6a38      	ldr	r0, [r7, #32]
 800f5ac:	f000 fd2c 	bl	8010008 <xQueueGenericSendFromISR>
 800f5b0:	4603      	mov	r3, r0
 800f5b2:	2b01      	cmp	r3, #1
 800f5b4:	d003      	beq.n	800f5be <osMessageQueuePut+0x7e>
        stat = osErrorResource;
 800f5b6:	f06f 0302 	mvn.w	r3, #2
 800f5ba:	627b      	str	r3, [r7, #36]	@ 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800f5bc:	e029      	b.n	800f612 <osMessageQueuePut+0xd2>
      } else {
        portYIELD_FROM_ISR (yield);
 800f5be:	693b      	ldr	r3, [r7, #16]
 800f5c0:	2b00      	cmp	r3, #0
 800f5c2:	d026      	beq.n	800f612 <osMessageQueuePut+0xd2>
 800f5c4:	4b17      	ldr	r3, [pc, #92]	@ (800f624 <osMessageQueuePut+0xe4>)
 800f5c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f5ca:	601a      	str	r2, [r3, #0]
 800f5cc:	f3bf 8f4f 	dsb	sy
 800f5d0:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800f5d4:	e01d      	b.n	800f612 <osMessageQueuePut+0xd2>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800f5d6:	6a3b      	ldr	r3, [r7, #32]
 800f5d8:	2b00      	cmp	r3, #0
 800f5da:	d002      	beq.n	800f5e2 <osMessageQueuePut+0xa2>
 800f5dc:	68bb      	ldr	r3, [r7, #8]
 800f5de:	2b00      	cmp	r3, #0
 800f5e0:	d103      	bne.n	800f5ea <osMessageQueuePut+0xaa>
      stat = osErrorParameter;
 800f5e2:	f06f 0303 	mvn.w	r3, #3
 800f5e6:	627b      	str	r3, [r7, #36]	@ 0x24
 800f5e8:	e014      	b.n	800f614 <osMessageQueuePut+0xd4>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800f5ea:	2300      	movs	r3, #0
 800f5ec:	683a      	ldr	r2, [r7, #0]
 800f5ee:	68b9      	ldr	r1, [r7, #8]
 800f5f0:	6a38      	ldr	r0, [r7, #32]
 800f5f2:	f000 fbff 	bl	800fdf4 <xQueueGenericSend>
 800f5f6:	4603      	mov	r3, r0
 800f5f8:	2b01      	cmp	r3, #1
 800f5fa:	d00b      	beq.n	800f614 <osMessageQueuePut+0xd4>
        if (timeout != 0U) {
 800f5fc:	683b      	ldr	r3, [r7, #0]
 800f5fe:	2b00      	cmp	r3, #0
 800f600:	d003      	beq.n	800f60a <osMessageQueuePut+0xca>
          stat = osErrorTimeout;
 800f602:	f06f 0301 	mvn.w	r3, #1
 800f606:	627b      	str	r3, [r7, #36]	@ 0x24
 800f608:	e004      	b.n	800f614 <osMessageQueuePut+0xd4>
        } else {
          stat = osErrorResource;
 800f60a:	f06f 0302 	mvn.w	r3, #2
 800f60e:	627b      	str	r3, [r7, #36]	@ 0x24
 800f610:	e000      	b.n	800f614 <osMessageQueuePut+0xd4>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800f612:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 800f614:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800f616:	4618      	mov	r0, r3
 800f618:	3728      	adds	r7, #40	@ 0x28
 800f61a:	46bd      	mov	sp, r7
 800f61c:	bd80      	pop	{r7, pc}
 800f61e:	bf00      	nop
 800f620:	2000a2d0 	.word	0x2000a2d0
 800f624:	e000ed04 	.word	0xe000ed04

0800f628 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800f628:	b580      	push	{r7, lr}
 800f62a:	b08a      	sub	sp, #40	@ 0x28
 800f62c:	af00      	add	r7, sp, #0
 800f62e:	60f8      	str	r0, [r7, #12]
 800f630:	60b9      	str	r1, [r7, #8]
 800f632:	607a      	str	r2, [r7, #4]
 800f634:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800f636:	68fb      	ldr	r3, [r7, #12]
 800f638:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800f63a:	2300      	movs	r3, #0
 800f63c:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f63e:	f3ef 8305 	mrs	r3, IPSR
 800f642:	61fb      	str	r3, [r7, #28]
  return(result);
 800f644:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 800f646:	2b00      	cmp	r3, #0
 800f648:	d10f      	bne.n	800f66a <osMessageQueueGet+0x42>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f64a:	f3ef 8310 	mrs	r3, PRIMASK
 800f64e:	61bb      	str	r3, [r7, #24]
  return(result);
 800f650:	69bb      	ldr	r3, [r7, #24]
 800f652:	2b00      	cmp	r3, #0
 800f654:	d105      	bne.n	800f662 <osMessageQueueGet+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800f656:	f3ef 8311 	mrs	r3, BASEPRI
 800f65a:	617b      	str	r3, [r7, #20]
  return(result);
 800f65c:	697b      	ldr	r3, [r7, #20]
 800f65e:	2b00      	cmp	r3, #0
 800f660:	d02c      	beq.n	800f6bc <osMessageQueueGet+0x94>
 800f662:	4b28      	ldr	r3, [pc, #160]	@ (800f704 <osMessageQueueGet+0xdc>)
 800f664:	681b      	ldr	r3, [r3, #0]
 800f666:	2b02      	cmp	r3, #2
 800f668:	d128      	bne.n	800f6bc <osMessageQueueGet+0x94>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800f66a:	6a3b      	ldr	r3, [r7, #32]
 800f66c:	2b00      	cmp	r3, #0
 800f66e:	d005      	beq.n	800f67c <osMessageQueueGet+0x54>
 800f670:	68bb      	ldr	r3, [r7, #8]
 800f672:	2b00      	cmp	r3, #0
 800f674:	d002      	beq.n	800f67c <osMessageQueueGet+0x54>
 800f676:	683b      	ldr	r3, [r7, #0]
 800f678:	2b00      	cmp	r3, #0
 800f67a:	d003      	beq.n	800f684 <osMessageQueueGet+0x5c>
      stat = osErrorParameter;
 800f67c:	f06f 0303 	mvn.w	r3, #3
 800f680:	627b      	str	r3, [r7, #36]	@ 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800f682:	e038      	b.n	800f6f6 <osMessageQueueGet+0xce>
    }
    else {
      yield = pdFALSE;
 800f684:	2300      	movs	r3, #0
 800f686:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800f688:	f107 0310 	add.w	r3, r7, #16
 800f68c:	461a      	mov	r2, r3
 800f68e:	68b9      	ldr	r1, [r7, #8]
 800f690:	6a38      	ldr	r0, [r7, #32]
 800f692:	f000 fff5 	bl	8010680 <xQueueReceiveFromISR>
 800f696:	4603      	mov	r3, r0
 800f698:	2b01      	cmp	r3, #1
 800f69a:	d003      	beq.n	800f6a4 <osMessageQueueGet+0x7c>
        stat = osErrorResource;
 800f69c:	f06f 0302 	mvn.w	r3, #2
 800f6a0:	627b      	str	r3, [r7, #36]	@ 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800f6a2:	e028      	b.n	800f6f6 <osMessageQueueGet+0xce>
      } else {
        portYIELD_FROM_ISR (yield);
 800f6a4:	693b      	ldr	r3, [r7, #16]
 800f6a6:	2b00      	cmp	r3, #0
 800f6a8:	d025      	beq.n	800f6f6 <osMessageQueueGet+0xce>
 800f6aa:	4b17      	ldr	r3, [pc, #92]	@ (800f708 <osMessageQueueGet+0xe0>)
 800f6ac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f6b0:	601a      	str	r2, [r3, #0]
 800f6b2:	f3bf 8f4f 	dsb	sy
 800f6b6:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800f6ba:	e01c      	b.n	800f6f6 <osMessageQueueGet+0xce>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800f6bc:	6a3b      	ldr	r3, [r7, #32]
 800f6be:	2b00      	cmp	r3, #0
 800f6c0:	d002      	beq.n	800f6c8 <osMessageQueueGet+0xa0>
 800f6c2:	68bb      	ldr	r3, [r7, #8]
 800f6c4:	2b00      	cmp	r3, #0
 800f6c6:	d103      	bne.n	800f6d0 <osMessageQueueGet+0xa8>
      stat = osErrorParameter;
 800f6c8:	f06f 0303 	mvn.w	r3, #3
 800f6cc:	627b      	str	r3, [r7, #36]	@ 0x24
 800f6ce:	e013      	b.n	800f6f8 <osMessageQueueGet+0xd0>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800f6d0:	683a      	ldr	r2, [r7, #0]
 800f6d2:	68b9      	ldr	r1, [r7, #8]
 800f6d4:	6a38      	ldr	r0, [r7, #32]
 800f6d6:	f000 fdd3 	bl	8010280 <xQueueReceive>
 800f6da:	4603      	mov	r3, r0
 800f6dc:	2b01      	cmp	r3, #1
 800f6de:	d00b      	beq.n	800f6f8 <osMessageQueueGet+0xd0>
        if (timeout != 0U) {
 800f6e0:	683b      	ldr	r3, [r7, #0]
 800f6e2:	2b00      	cmp	r3, #0
 800f6e4:	d003      	beq.n	800f6ee <osMessageQueueGet+0xc6>
          stat = osErrorTimeout;
 800f6e6:	f06f 0301 	mvn.w	r3, #1
 800f6ea:	627b      	str	r3, [r7, #36]	@ 0x24
 800f6ec:	e004      	b.n	800f6f8 <osMessageQueueGet+0xd0>
        } else {
          stat = osErrorResource;
 800f6ee:	f06f 0302 	mvn.w	r3, #2
 800f6f2:	627b      	str	r3, [r7, #36]	@ 0x24
 800f6f4:	e000      	b.n	800f6f8 <osMessageQueueGet+0xd0>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800f6f6:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 800f6f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800f6fa:	4618      	mov	r0, r3
 800f6fc:	3728      	adds	r7, #40	@ 0x28
 800f6fe:	46bd      	mov	sp, r7
 800f700:	bd80      	pop	{r7, pc}
 800f702:	bf00      	nop
 800f704:	2000a2d0 	.word	0x2000a2d0
 800f708:	e000ed04 	.word	0xe000ed04

0800f70c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800f70c:	b480      	push	{r7}
 800f70e:	b085      	sub	sp, #20
 800f710:	af00      	add	r7, sp, #0
 800f712:	60f8      	str	r0, [r7, #12]
 800f714:	60b9      	str	r1, [r7, #8]
 800f716:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800f718:	68fb      	ldr	r3, [r7, #12]
 800f71a:	4a07      	ldr	r2, [pc, #28]	@ (800f738 <vApplicationGetIdleTaskMemory+0x2c>)
 800f71c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800f71e:	68bb      	ldr	r3, [r7, #8]
 800f720:	4a06      	ldr	r2, [pc, #24]	@ (800f73c <vApplicationGetIdleTaskMemory+0x30>)
 800f722:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800f724:	687b      	ldr	r3, [r7, #4]
 800f726:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800f72a:	601a      	str	r2, [r3, #0]
}
 800f72c:	bf00      	nop
 800f72e:	3714      	adds	r7, #20
 800f730:	46bd      	mov	sp, r7
 800f732:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f736:	4770      	bx	lr
 800f738:	2000a2d4 	.word	0x2000a2d4
 800f73c:	2000a37c 	.word	0x2000a37c

0800f740 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800f740:	b480      	push	{r7}
 800f742:	b085      	sub	sp, #20
 800f744:	af00      	add	r7, sp, #0
 800f746:	60f8      	str	r0, [r7, #12]
 800f748:	60b9      	str	r1, [r7, #8]
 800f74a:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800f74c:	68fb      	ldr	r3, [r7, #12]
 800f74e:	4a07      	ldr	r2, [pc, #28]	@ (800f76c <vApplicationGetTimerTaskMemory+0x2c>)
 800f750:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800f752:	68bb      	ldr	r3, [r7, #8]
 800f754:	4a06      	ldr	r2, [pc, #24]	@ (800f770 <vApplicationGetTimerTaskMemory+0x30>)
 800f756:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800f758:	687b      	ldr	r3, [r7, #4]
 800f75a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800f75e:	601a      	str	r2, [r3, #0]
}
 800f760:	bf00      	nop
 800f762:	3714      	adds	r7, #20
 800f764:	46bd      	mov	sp, r7
 800f766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f76a:	4770      	bx	lr
 800f76c:	2000a77c 	.word	0x2000a77c
 800f770:	2000a824 	.word	0x2000a824

0800f774 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800f774:	b480      	push	{r7}
 800f776:	b083      	sub	sp, #12
 800f778:	af00      	add	r7, sp, #0
 800f77a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f77c:	687b      	ldr	r3, [r7, #4]
 800f77e:	f103 0208 	add.w	r2, r3, #8
 800f782:	687b      	ldr	r3, [r7, #4]
 800f784:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800f786:	687b      	ldr	r3, [r7, #4]
 800f788:	f04f 32ff 	mov.w	r2, #4294967295
 800f78c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f78e:	687b      	ldr	r3, [r7, #4]
 800f790:	f103 0208 	add.w	r2, r3, #8
 800f794:	687b      	ldr	r3, [r7, #4]
 800f796:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f798:	687b      	ldr	r3, [r7, #4]
 800f79a:	f103 0208 	add.w	r2, r3, #8
 800f79e:	687b      	ldr	r3, [r7, #4]
 800f7a0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800f7a2:	687b      	ldr	r3, [r7, #4]
 800f7a4:	2200      	movs	r2, #0
 800f7a6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800f7a8:	bf00      	nop
 800f7aa:	370c      	adds	r7, #12
 800f7ac:	46bd      	mov	sp, r7
 800f7ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7b2:	4770      	bx	lr

0800f7b4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800f7b4:	b480      	push	{r7}
 800f7b6:	b083      	sub	sp, #12
 800f7b8:	af00      	add	r7, sp, #0
 800f7ba:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800f7bc:	687b      	ldr	r3, [r7, #4]
 800f7be:	2200      	movs	r2, #0
 800f7c0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800f7c2:	bf00      	nop
 800f7c4:	370c      	adds	r7, #12
 800f7c6:	46bd      	mov	sp, r7
 800f7c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7cc:	4770      	bx	lr

0800f7ce <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800f7ce:	b480      	push	{r7}
 800f7d0:	b085      	sub	sp, #20
 800f7d2:	af00      	add	r7, sp, #0
 800f7d4:	6078      	str	r0, [r7, #4]
 800f7d6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800f7d8:	687b      	ldr	r3, [r7, #4]
 800f7da:	685b      	ldr	r3, [r3, #4]
 800f7dc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800f7de:	683b      	ldr	r3, [r7, #0]
 800f7e0:	68fa      	ldr	r2, [r7, #12]
 800f7e2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800f7e4:	68fb      	ldr	r3, [r7, #12]
 800f7e6:	689a      	ldr	r2, [r3, #8]
 800f7e8:	683b      	ldr	r3, [r7, #0]
 800f7ea:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800f7ec:	68fb      	ldr	r3, [r7, #12]
 800f7ee:	689b      	ldr	r3, [r3, #8]
 800f7f0:	683a      	ldr	r2, [r7, #0]
 800f7f2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800f7f4:	68fb      	ldr	r3, [r7, #12]
 800f7f6:	683a      	ldr	r2, [r7, #0]
 800f7f8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800f7fa:	683b      	ldr	r3, [r7, #0]
 800f7fc:	687a      	ldr	r2, [r7, #4]
 800f7fe:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800f800:	687b      	ldr	r3, [r7, #4]
 800f802:	681b      	ldr	r3, [r3, #0]
 800f804:	1c5a      	adds	r2, r3, #1
 800f806:	687b      	ldr	r3, [r7, #4]
 800f808:	601a      	str	r2, [r3, #0]
}
 800f80a:	bf00      	nop
 800f80c:	3714      	adds	r7, #20
 800f80e:	46bd      	mov	sp, r7
 800f810:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f814:	4770      	bx	lr

0800f816 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800f816:	b480      	push	{r7}
 800f818:	b085      	sub	sp, #20
 800f81a:	af00      	add	r7, sp, #0
 800f81c:	6078      	str	r0, [r7, #4]
 800f81e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800f820:	683b      	ldr	r3, [r7, #0]
 800f822:	681b      	ldr	r3, [r3, #0]
 800f824:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800f826:	68bb      	ldr	r3, [r7, #8]
 800f828:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f82c:	d103      	bne.n	800f836 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800f82e:	687b      	ldr	r3, [r7, #4]
 800f830:	691b      	ldr	r3, [r3, #16]
 800f832:	60fb      	str	r3, [r7, #12]
 800f834:	e00c      	b.n	800f850 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800f836:	687b      	ldr	r3, [r7, #4]
 800f838:	3308      	adds	r3, #8
 800f83a:	60fb      	str	r3, [r7, #12]
 800f83c:	e002      	b.n	800f844 <vListInsert+0x2e>
 800f83e:	68fb      	ldr	r3, [r7, #12]
 800f840:	685b      	ldr	r3, [r3, #4]
 800f842:	60fb      	str	r3, [r7, #12]
 800f844:	68fb      	ldr	r3, [r7, #12]
 800f846:	685b      	ldr	r3, [r3, #4]
 800f848:	681b      	ldr	r3, [r3, #0]
 800f84a:	68ba      	ldr	r2, [r7, #8]
 800f84c:	429a      	cmp	r2, r3
 800f84e:	d2f6      	bcs.n	800f83e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800f850:	68fb      	ldr	r3, [r7, #12]
 800f852:	685a      	ldr	r2, [r3, #4]
 800f854:	683b      	ldr	r3, [r7, #0]
 800f856:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800f858:	683b      	ldr	r3, [r7, #0]
 800f85a:	685b      	ldr	r3, [r3, #4]
 800f85c:	683a      	ldr	r2, [r7, #0]
 800f85e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800f860:	683b      	ldr	r3, [r7, #0]
 800f862:	68fa      	ldr	r2, [r7, #12]
 800f864:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800f866:	68fb      	ldr	r3, [r7, #12]
 800f868:	683a      	ldr	r2, [r7, #0]
 800f86a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800f86c:	683b      	ldr	r3, [r7, #0]
 800f86e:	687a      	ldr	r2, [r7, #4]
 800f870:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800f872:	687b      	ldr	r3, [r7, #4]
 800f874:	681b      	ldr	r3, [r3, #0]
 800f876:	1c5a      	adds	r2, r3, #1
 800f878:	687b      	ldr	r3, [r7, #4]
 800f87a:	601a      	str	r2, [r3, #0]
}
 800f87c:	bf00      	nop
 800f87e:	3714      	adds	r7, #20
 800f880:	46bd      	mov	sp, r7
 800f882:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f886:	4770      	bx	lr

0800f888 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800f888:	b480      	push	{r7}
 800f88a:	b085      	sub	sp, #20
 800f88c:	af00      	add	r7, sp, #0
 800f88e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800f890:	687b      	ldr	r3, [r7, #4]
 800f892:	691b      	ldr	r3, [r3, #16]
 800f894:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800f896:	687b      	ldr	r3, [r7, #4]
 800f898:	685b      	ldr	r3, [r3, #4]
 800f89a:	687a      	ldr	r2, [r7, #4]
 800f89c:	6892      	ldr	r2, [r2, #8]
 800f89e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800f8a0:	687b      	ldr	r3, [r7, #4]
 800f8a2:	689b      	ldr	r3, [r3, #8]
 800f8a4:	687a      	ldr	r2, [r7, #4]
 800f8a6:	6852      	ldr	r2, [r2, #4]
 800f8a8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800f8aa:	68fb      	ldr	r3, [r7, #12]
 800f8ac:	685b      	ldr	r3, [r3, #4]
 800f8ae:	687a      	ldr	r2, [r7, #4]
 800f8b0:	429a      	cmp	r2, r3
 800f8b2:	d103      	bne.n	800f8bc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800f8b4:	687b      	ldr	r3, [r7, #4]
 800f8b6:	689a      	ldr	r2, [r3, #8]
 800f8b8:	68fb      	ldr	r3, [r7, #12]
 800f8ba:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800f8bc:	687b      	ldr	r3, [r7, #4]
 800f8be:	2200      	movs	r2, #0
 800f8c0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800f8c2:	68fb      	ldr	r3, [r7, #12]
 800f8c4:	681b      	ldr	r3, [r3, #0]
 800f8c6:	1e5a      	subs	r2, r3, #1
 800f8c8:	68fb      	ldr	r3, [r7, #12]
 800f8ca:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800f8cc:	68fb      	ldr	r3, [r7, #12]
 800f8ce:	681b      	ldr	r3, [r3, #0]
}
 800f8d0:	4618      	mov	r0, r3
 800f8d2:	3714      	adds	r7, #20
 800f8d4:	46bd      	mov	sp, r7
 800f8d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8da:	4770      	bx	lr

0800f8dc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800f8dc:	b580      	push	{r7, lr}
 800f8de:	b084      	sub	sp, #16
 800f8e0:	af00      	add	r7, sp, #0
 800f8e2:	6078      	str	r0, [r7, #4]
 800f8e4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800f8e6:	687b      	ldr	r3, [r7, #4]
 800f8e8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800f8ea:	68fb      	ldr	r3, [r7, #12]
 800f8ec:	2b00      	cmp	r3, #0
 800f8ee:	d10d      	bne.n	800f90c <xQueueGenericReset+0x30>
	__asm volatile
 800f8f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f8f4:	b672      	cpsid	i
 800f8f6:	f383 8811 	msr	BASEPRI, r3
 800f8fa:	f3bf 8f6f 	isb	sy
 800f8fe:	f3bf 8f4f 	dsb	sy
 800f902:	b662      	cpsie	i
 800f904:	60bb      	str	r3, [r7, #8]
}
 800f906:	bf00      	nop
 800f908:	bf00      	nop
 800f90a:	e7fd      	b.n	800f908 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 800f90c:	f002 ff46 	bl	801279c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f910:	68fb      	ldr	r3, [r7, #12]
 800f912:	681a      	ldr	r2, [r3, #0]
 800f914:	68fb      	ldr	r3, [r7, #12]
 800f916:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f918:	68f9      	ldr	r1, [r7, #12]
 800f91a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800f91c:	fb01 f303 	mul.w	r3, r1, r3
 800f920:	441a      	add	r2, r3
 800f922:	68fb      	ldr	r3, [r7, #12]
 800f924:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800f926:	68fb      	ldr	r3, [r7, #12]
 800f928:	2200      	movs	r2, #0
 800f92a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800f92c:	68fb      	ldr	r3, [r7, #12]
 800f92e:	681a      	ldr	r2, [r3, #0]
 800f930:	68fb      	ldr	r3, [r7, #12]
 800f932:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f934:	68fb      	ldr	r3, [r7, #12]
 800f936:	681a      	ldr	r2, [r3, #0]
 800f938:	68fb      	ldr	r3, [r7, #12]
 800f93a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f93c:	3b01      	subs	r3, #1
 800f93e:	68f9      	ldr	r1, [r7, #12]
 800f940:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800f942:	fb01 f303 	mul.w	r3, r1, r3
 800f946:	441a      	add	r2, r3
 800f948:	68fb      	ldr	r3, [r7, #12]
 800f94a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800f94c:	68fb      	ldr	r3, [r7, #12]
 800f94e:	22ff      	movs	r2, #255	@ 0xff
 800f950:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800f954:	68fb      	ldr	r3, [r7, #12]
 800f956:	22ff      	movs	r2, #255	@ 0xff
 800f958:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800f95c:	683b      	ldr	r3, [r7, #0]
 800f95e:	2b00      	cmp	r3, #0
 800f960:	d114      	bne.n	800f98c <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f962:	68fb      	ldr	r3, [r7, #12]
 800f964:	691b      	ldr	r3, [r3, #16]
 800f966:	2b00      	cmp	r3, #0
 800f968:	d01a      	beq.n	800f9a0 <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f96a:	68fb      	ldr	r3, [r7, #12]
 800f96c:	3310      	adds	r3, #16
 800f96e:	4618      	mov	r0, r3
 800f970:	f001 fdc4 	bl	80114fc <xTaskRemoveFromEventList>
 800f974:	4603      	mov	r3, r0
 800f976:	2b00      	cmp	r3, #0
 800f978:	d012      	beq.n	800f9a0 <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800f97a:	4b0d      	ldr	r3, [pc, #52]	@ (800f9b0 <xQueueGenericReset+0xd4>)
 800f97c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f980:	601a      	str	r2, [r3, #0]
 800f982:	f3bf 8f4f 	dsb	sy
 800f986:	f3bf 8f6f 	isb	sy
 800f98a:	e009      	b.n	800f9a0 <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800f98c:	68fb      	ldr	r3, [r7, #12]
 800f98e:	3310      	adds	r3, #16
 800f990:	4618      	mov	r0, r3
 800f992:	f7ff feef 	bl	800f774 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800f996:	68fb      	ldr	r3, [r7, #12]
 800f998:	3324      	adds	r3, #36	@ 0x24
 800f99a:	4618      	mov	r0, r3
 800f99c:	f7ff feea 	bl	800f774 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800f9a0:	f002 ff32 	bl	8012808 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800f9a4:	2301      	movs	r3, #1
}
 800f9a6:	4618      	mov	r0, r3
 800f9a8:	3710      	adds	r7, #16
 800f9aa:	46bd      	mov	sp, r7
 800f9ac:	bd80      	pop	{r7, pc}
 800f9ae:	bf00      	nop
 800f9b0:	e000ed04 	.word	0xe000ed04

0800f9b4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800f9b4:	b580      	push	{r7, lr}
 800f9b6:	b08e      	sub	sp, #56	@ 0x38
 800f9b8:	af02      	add	r7, sp, #8
 800f9ba:	60f8      	str	r0, [r7, #12]
 800f9bc:	60b9      	str	r1, [r7, #8]
 800f9be:	607a      	str	r2, [r7, #4]
 800f9c0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800f9c2:	68fb      	ldr	r3, [r7, #12]
 800f9c4:	2b00      	cmp	r3, #0
 800f9c6:	d10d      	bne.n	800f9e4 <xQueueGenericCreateStatic+0x30>
	__asm volatile
 800f9c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f9cc:	b672      	cpsid	i
 800f9ce:	f383 8811 	msr	BASEPRI, r3
 800f9d2:	f3bf 8f6f 	isb	sy
 800f9d6:	f3bf 8f4f 	dsb	sy
 800f9da:	b662      	cpsie	i
 800f9dc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800f9de:	bf00      	nop
 800f9e0:	bf00      	nop
 800f9e2:	e7fd      	b.n	800f9e0 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800f9e4:	683b      	ldr	r3, [r7, #0]
 800f9e6:	2b00      	cmp	r3, #0
 800f9e8:	d10d      	bne.n	800fa06 <xQueueGenericCreateStatic+0x52>
	__asm volatile
 800f9ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f9ee:	b672      	cpsid	i
 800f9f0:	f383 8811 	msr	BASEPRI, r3
 800f9f4:	f3bf 8f6f 	isb	sy
 800f9f8:	f3bf 8f4f 	dsb	sy
 800f9fc:	b662      	cpsie	i
 800f9fe:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800fa00:	bf00      	nop
 800fa02:	bf00      	nop
 800fa04:	e7fd      	b.n	800fa02 <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800fa06:	687b      	ldr	r3, [r7, #4]
 800fa08:	2b00      	cmp	r3, #0
 800fa0a:	d002      	beq.n	800fa12 <xQueueGenericCreateStatic+0x5e>
 800fa0c:	68bb      	ldr	r3, [r7, #8]
 800fa0e:	2b00      	cmp	r3, #0
 800fa10:	d001      	beq.n	800fa16 <xQueueGenericCreateStatic+0x62>
 800fa12:	2301      	movs	r3, #1
 800fa14:	e000      	b.n	800fa18 <xQueueGenericCreateStatic+0x64>
 800fa16:	2300      	movs	r3, #0
 800fa18:	2b00      	cmp	r3, #0
 800fa1a:	d10d      	bne.n	800fa38 <xQueueGenericCreateStatic+0x84>
	__asm volatile
 800fa1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fa20:	b672      	cpsid	i
 800fa22:	f383 8811 	msr	BASEPRI, r3
 800fa26:	f3bf 8f6f 	isb	sy
 800fa2a:	f3bf 8f4f 	dsb	sy
 800fa2e:	b662      	cpsie	i
 800fa30:	623b      	str	r3, [r7, #32]
}
 800fa32:	bf00      	nop
 800fa34:	bf00      	nop
 800fa36:	e7fd      	b.n	800fa34 <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800fa38:	687b      	ldr	r3, [r7, #4]
 800fa3a:	2b00      	cmp	r3, #0
 800fa3c:	d102      	bne.n	800fa44 <xQueueGenericCreateStatic+0x90>
 800fa3e:	68bb      	ldr	r3, [r7, #8]
 800fa40:	2b00      	cmp	r3, #0
 800fa42:	d101      	bne.n	800fa48 <xQueueGenericCreateStatic+0x94>
 800fa44:	2301      	movs	r3, #1
 800fa46:	e000      	b.n	800fa4a <xQueueGenericCreateStatic+0x96>
 800fa48:	2300      	movs	r3, #0
 800fa4a:	2b00      	cmp	r3, #0
 800fa4c:	d10d      	bne.n	800fa6a <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 800fa4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fa52:	b672      	cpsid	i
 800fa54:	f383 8811 	msr	BASEPRI, r3
 800fa58:	f3bf 8f6f 	isb	sy
 800fa5c:	f3bf 8f4f 	dsb	sy
 800fa60:	b662      	cpsie	i
 800fa62:	61fb      	str	r3, [r7, #28]
}
 800fa64:	bf00      	nop
 800fa66:	bf00      	nop
 800fa68:	e7fd      	b.n	800fa66 <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800fa6a:	2350      	movs	r3, #80	@ 0x50
 800fa6c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800fa6e:	697b      	ldr	r3, [r7, #20]
 800fa70:	2b50      	cmp	r3, #80	@ 0x50
 800fa72:	d00d      	beq.n	800fa90 <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 800fa74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fa78:	b672      	cpsid	i
 800fa7a:	f383 8811 	msr	BASEPRI, r3
 800fa7e:	f3bf 8f6f 	isb	sy
 800fa82:	f3bf 8f4f 	dsb	sy
 800fa86:	b662      	cpsie	i
 800fa88:	61bb      	str	r3, [r7, #24]
}
 800fa8a:	bf00      	nop
 800fa8c:	bf00      	nop
 800fa8e:	e7fd      	b.n	800fa8c <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800fa90:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800fa92:	683b      	ldr	r3, [r7, #0]
 800fa94:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800fa96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fa98:	2b00      	cmp	r3, #0
 800fa9a:	d00d      	beq.n	800fab8 <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800fa9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fa9e:	2201      	movs	r2, #1
 800faa0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800faa4:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800faa8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800faaa:	9300      	str	r3, [sp, #0]
 800faac:	4613      	mov	r3, r2
 800faae:	687a      	ldr	r2, [r7, #4]
 800fab0:	68b9      	ldr	r1, [r7, #8]
 800fab2:	68f8      	ldr	r0, [r7, #12]
 800fab4:	f000 f848 	bl	800fb48 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800fab8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800faba:	4618      	mov	r0, r3
 800fabc:	3730      	adds	r7, #48	@ 0x30
 800fabe:	46bd      	mov	sp, r7
 800fac0:	bd80      	pop	{r7, pc}

0800fac2 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800fac2:	b580      	push	{r7, lr}
 800fac4:	b08a      	sub	sp, #40	@ 0x28
 800fac6:	af02      	add	r7, sp, #8
 800fac8:	60f8      	str	r0, [r7, #12]
 800faca:	60b9      	str	r1, [r7, #8]
 800facc:	4613      	mov	r3, r2
 800face:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800fad0:	68fb      	ldr	r3, [r7, #12]
 800fad2:	2b00      	cmp	r3, #0
 800fad4:	d10d      	bne.n	800faf2 <xQueueGenericCreate+0x30>
	__asm volatile
 800fad6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fada:	b672      	cpsid	i
 800fadc:	f383 8811 	msr	BASEPRI, r3
 800fae0:	f3bf 8f6f 	isb	sy
 800fae4:	f3bf 8f4f 	dsb	sy
 800fae8:	b662      	cpsie	i
 800faea:	613b      	str	r3, [r7, #16]
}
 800faec:	bf00      	nop
 800faee:	bf00      	nop
 800faf0:	e7fd      	b.n	800faee <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800faf2:	68bb      	ldr	r3, [r7, #8]
 800faf4:	2b00      	cmp	r3, #0
 800faf6:	d102      	bne.n	800fafe <xQueueGenericCreate+0x3c>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800faf8:	2300      	movs	r3, #0
 800fafa:	61fb      	str	r3, [r7, #28]
 800fafc:	e004      	b.n	800fb08 <xQueueGenericCreate+0x46>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800fafe:	68fb      	ldr	r3, [r7, #12]
 800fb00:	68ba      	ldr	r2, [r7, #8]
 800fb02:	fb02 f303 	mul.w	r3, r2, r3
 800fb06:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800fb08:	69fb      	ldr	r3, [r7, #28]
 800fb0a:	3350      	adds	r3, #80	@ 0x50
 800fb0c:	4618      	mov	r0, r3
 800fb0e:	f002 ff73 	bl	80129f8 <pvPortMalloc>
 800fb12:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800fb14:	69bb      	ldr	r3, [r7, #24]
 800fb16:	2b00      	cmp	r3, #0
 800fb18:	d011      	beq.n	800fb3e <xQueueGenericCreate+0x7c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800fb1a:	69bb      	ldr	r3, [r7, #24]
 800fb1c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800fb1e:	697b      	ldr	r3, [r7, #20]
 800fb20:	3350      	adds	r3, #80	@ 0x50
 800fb22:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800fb24:	69bb      	ldr	r3, [r7, #24]
 800fb26:	2200      	movs	r2, #0
 800fb28:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800fb2c:	79fa      	ldrb	r2, [r7, #7]
 800fb2e:	69bb      	ldr	r3, [r7, #24]
 800fb30:	9300      	str	r3, [sp, #0]
 800fb32:	4613      	mov	r3, r2
 800fb34:	697a      	ldr	r2, [r7, #20]
 800fb36:	68b9      	ldr	r1, [r7, #8]
 800fb38:	68f8      	ldr	r0, [r7, #12]
 800fb3a:	f000 f805 	bl	800fb48 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800fb3e:	69bb      	ldr	r3, [r7, #24]
	}
 800fb40:	4618      	mov	r0, r3
 800fb42:	3720      	adds	r7, #32
 800fb44:	46bd      	mov	sp, r7
 800fb46:	bd80      	pop	{r7, pc}

0800fb48 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800fb48:	b580      	push	{r7, lr}
 800fb4a:	b084      	sub	sp, #16
 800fb4c:	af00      	add	r7, sp, #0
 800fb4e:	60f8      	str	r0, [r7, #12]
 800fb50:	60b9      	str	r1, [r7, #8]
 800fb52:	607a      	str	r2, [r7, #4]
 800fb54:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800fb56:	68bb      	ldr	r3, [r7, #8]
 800fb58:	2b00      	cmp	r3, #0
 800fb5a:	d103      	bne.n	800fb64 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800fb5c:	69bb      	ldr	r3, [r7, #24]
 800fb5e:	69ba      	ldr	r2, [r7, #24]
 800fb60:	601a      	str	r2, [r3, #0]
 800fb62:	e002      	b.n	800fb6a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800fb64:	69bb      	ldr	r3, [r7, #24]
 800fb66:	687a      	ldr	r2, [r7, #4]
 800fb68:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800fb6a:	69bb      	ldr	r3, [r7, #24]
 800fb6c:	68fa      	ldr	r2, [r7, #12]
 800fb6e:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800fb70:	69bb      	ldr	r3, [r7, #24]
 800fb72:	68ba      	ldr	r2, [r7, #8]
 800fb74:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800fb76:	2101      	movs	r1, #1
 800fb78:	69b8      	ldr	r0, [r7, #24]
 800fb7a:	f7ff feaf 	bl	800f8dc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800fb7e:	69bb      	ldr	r3, [r7, #24]
 800fb80:	78fa      	ldrb	r2, [r7, #3]
 800fb82:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800fb86:	bf00      	nop
 800fb88:	3710      	adds	r7, #16
 800fb8a:	46bd      	mov	sp, r7
 800fb8c:	bd80      	pop	{r7, pc}

0800fb8e <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800fb8e:	b580      	push	{r7, lr}
 800fb90:	b082      	sub	sp, #8
 800fb92:	af00      	add	r7, sp, #0
 800fb94:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800fb96:	687b      	ldr	r3, [r7, #4]
 800fb98:	2b00      	cmp	r3, #0
 800fb9a:	d00e      	beq.n	800fbba <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800fb9c:	687b      	ldr	r3, [r7, #4]
 800fb9e:	2200      	movs	r2, #0
 800fba0:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800fba2:	687b      	ldr	r3, [r7, #4]
 800fba4:	2200      	movs	r2, #0
 800fba6:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800fba8:	687b      	ldr	r3, [r7, #4]
 800fbaa:	2200      	movs	r2, #0
 800fbac:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800fbae:	2300      	movs	r3, #0
 800fbb0:	2200      	movs	r2, #0
 800fbb2:	2100      	movs	r1, #0
 800fbb4:	6878      	ldr	r0, [r7, #4]
 800fbb6:	f000 f91d 	bl	800fdf4 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800fbba:	bf00      	nop
 800fbbc:	3708      	adds	r7, #8
 800fbbe:	46bd      	mov	sp, r7
 800fbc0:	bd80      	pop	{r7, pc}

0800fbc2 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800fbc2:	b580      	push	{r7, lr}
 800fbc4:	b086      	sub	sp, #24
 800fbc6:	af00      	add	r7, sp, #0
 800fbc8:	4603      	mov	r3, r0
 800fbca:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800fbcc:	2301      	movs	r3, #1
 800fbce:	617b      	str	r3, [r7, #20]
 800fbd0:	2300      	movs	r3, #0
 800fbd2:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800fbd4:	79fb      	ldrb	r3, [r7, #7]
 800fbd6:	461a      	mov	r2, r3
 800fbd8:	6939      	ldr	r1, [r7, #16]
 800fbda:	6978      	ldr	r0, [r7, #20]
 800fbdc:	f7ff ff71 	bl	800fac2 <xQueueGenericCreate>
 800fbe0:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800fbe2:	68f8      	ldr	r0, [r7, #12]
 800fbe4:	f7ff ffd3 	bl	800fb8e <prvInitialiseMutex>

		return xNewQueue;
 800fbe8:	68fb      	ldr	r3, [r7, #12]
	}
 800fbea:	4618      	mov	r0, r3
 800fbec:	3718      	adds	r7, #24
 800fbee:	46bd      	mov	sp, r7
 800fbf0:	bd80      	pop	{r7, pc}

0800fbf2 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800fbf2:	b580      	push	{r7, lr}
 800fbf4:	b088      	sub	sp, #32
 800fbf6:	af02      	add	r7, sp, #8
 800fbf8:	4603      	mov	r3, r0
 800fbfa:	6039      	str	r1, [r7, #0]
 800fbfc:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800fbfe:	2301      	movs	r3, #1
 800fc00:	617b      	str	r3, [r7, #20]
 800fc02:	2300      	movs	r3, #0
 800fc04:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800fc06:	79fb      	ldrb	r3, [r7, #7]
 800fc08:	9300      	str	r3, [sp, #0]
 800fc0a:	683b      	ldr	r3, [r7, #0]
 800fc0c:	2200      	movs	r2, #0
 800fc0e:	6939      	ldr	r1, [r7, #16]
 800fc10:	6978      	ldr	r0, [r7, #20]
 800fc12:	f7ff fecf 	bl	800f9b4 <xQueueGenericCreateStatic>
 800fc16:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800fc18:	68f8      	ldr	r0, [r7, #12]
 800fc1a:	f7ff ffb8 	bl	800fb8e <prvInitialiseMutex>

		return xNewQueue;
 800fc1e:	68fb      	ldr	r3, [r7, #12]
	}
 800fc20:	4618      	mov	r0, r3
 800fc22:	3718      	adds	r7, #24
 800fc24:	46bd      	mov	sp, r7
 800fc26:	bd80      	pop	{r7, pc}

0800fc28 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 800fc28:	b590      	push	{r4, r7, lr}
 800fc2a:	b087      	sub	sp, #28
 800fc2c:	af00      	add	r7, sp, #0
 800fc2e:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800fc30:	687b      	ldr	r3, [r7, #4]
 800fc32:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800fc34:	693b      	ldr	r3, [r7, #16]
 800fc36:	2b00      	cmp	r3, #0
 800fc38:	d10d      	bne.n	800fc56 <xQueueGiveMutexRecursive+0x2e>
	__asm volatile
 800fc3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fc3e:	b672      	cpsid	i
 800fc40:	f383 8811 	msr	BASEPRI, r3
 800fc44:	f3bf 8f6f 	isb	sy
 800fc48:	f3bf 8f4f 	dsb	sy
 800fc4c:	b662      	cpsie	i
 800fc4e:	60fb      	str	r3, [r7, #12]
}
 800fc50:	bf00      	nop
 800fc52:	bf00      	nop
 800fc54:	e7fd      	b.n	800fc52 <xQueueGiveMutexRecursive+0x2a>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800fc56:	693b      	ldr	r3, [r7, #16]
 800fc58:	689c      	ldr	r4, [r3, #8]
 800fc5a:	f001 fe1d 	bl	8011898 <xTaskGetCurrentTaskHandle>
 800fc5e:	4603      	mov	r3, r0
 800fc60:	429c      	cmp	r4, r3
 800fc62:	d111      	bne.n	800fc88 <xQueueGiveMutexRecursive+0x60>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 800fc64:	693b      	ldr	r3, [r7, #16]
 800fc66:	68db      	ldr	r3, [r3, #12]
 800fc68:	1e5a      	subs	r2, r3, #1
 800fc6a:	693b      	ldr	r3, [r7, #16]
 800fc6c:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 800fc6e:	693b      	ldr	r3, [r7, #16]
 800fc70:	68db      	ldr	r3, [r3, #12]
 800fc72:	2b00      	cmp	r3, #0
 800fc74:	d105      	bne.n	800fc82 <xQueueGiveMutexRecursive+0x5a>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 800fc76:	2300      	movs	r3, #0
 800fc78:	2200      	movs	r2, #0
 800fc7a:	2100      	movs	r1, #0
 800fc7c:	6938      	ldr	r0, [r7, #16]
 800fc7e:	f000 f8b9 	bl	800fdf4 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 800fc82:	2301      	movs	r3, #1
 800fc84:	617b      	str	r3, [r7, #20]
 800fc86:	e001      	b.n	800fc8c <xQueueGiveMutexRecursive+0x64>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 800fc88:	2300      	movs	r3, #0
 800fc8a:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 800fc8c:	697b      	ldr	r3, [r7, #20]
	}
 800fc8e:	4618      	mov	r0, r3
 800fc90:	371c      	adds	r7, #28
 800fc92:	46bd      	mov	sp, r7
 800fc94:	bd90      	pop	{r4, r7, pc}

0800fc96 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 800fc96:	b590      	push	{r4, r7, lr}
 800fc98:	b087      	sub	sp, #28
 800fc9a:	af00      	add	r7, sp, #0
 800fc9c:	6078      	str	r0, [r7, #4]
 800fc9e:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800fca0:	687b      	ldr	r3, [r7, #4]
 800fca2:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800fca4:	693b      	ldr	r3, [r7, #16]
 800fca6:	2b00      	cmp	r3, #0
 800fca8:	d10d      	bne.n	800fcc6 <xQueueTakeMutexRecursive+0x30>
	__asm volatile
 800fcaa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fcae:	b672      	cpsid	i
 800fcb0:	f383 8811 	msr	BASEPRI, r3
 800fcb4:	f3bf 8f6f 	isb	sy
 800fcb8:	f3bf 8f4f 	dsb	sy
 800fcbc:	b662      	cpsie	i
 800fcbe:	60fb      	str	r3, [r7, #12]
}
 800fcc0:	bf00      	nop
 800fcc2:	bf00      	nop
 800fcc4:	e7fd      	b.n	800fcc2 <xQueueTakeMutexRecursive+0x2c>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800fcc6:	693b      	ldr	r3, [r7, #16]
 800fcc8:	689c      	ldr	r4, [r3, #8]
 800fcca:	f001 fde5 	bl	8011898 <xTaskGetCurrentTaskHandle>
 800fcce:	4603      	mov	r3, r0
 800fcd0:	429c      	cmp	r4, r3
 800fcd2:	d107      	bne.n	800fce4 <xQueueTakeMutexRecursive+0x4e>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800fcd4:	693b      	ldr	r3, [r7, #16]
 800fcd6:	68db      	ldr	r3, [r3, #12]
 800fcd8:	1c5a      	adds	r2, r3, #1
 800fcda:	693b      	ldr	r3, [r7, #16]
 800fcdc:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 800fcde:	2301      	movs	r3, #1
 800fce0:	617b      	str	r3, [r7, #20]
 800fce2:	e00c      	b.n	800fcfe <xQueueTakeMutexRecursive+0x68>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 800fce4:	6839      	ldr	r1, [r7, #0]
 800fce6:	6938      	ldr	r0, [r7, #16]
 800fce8:	f000 fbb2 	bl	8010450 <xQueueSemaphoreTake>
 800fcec:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 800fcee:	697b      	ldr	r3, [r7, #20]
 800fcf0:	2b00      	cmp	r3, #0
 800fcf2:	d004      	beq.n	800fcfe <xQueueTakeMutexRecursive+0x68>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800fcf4:	693b      	ldr	r3, [r7, #16]
 800fcf6:	68db      	ldr	r3, [r3, #12]
 800fcf8:	1c5a      	adds	r2, r3, #1
 800fcfa:	693b      	ldr	r3, [r7, #16]
 800fcfc:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 800fcfe:	697b      	ldr	r3, [r7, #20]
	}
 800fd00:	4618      	mov	r0, r3
 800fd02:	371c      	adds	r7, #28
 800fd04:	46bd      	mov	sp, r7
 800fd06:	bd90      	pop	{r4, r7, pc}

0800fd08 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800fd08:	b580      	push	{r7, lr}
 800fd0a:	b08a      	sub	sp, #40	@ 0x28
 800fd0c:	af02      	add	r7, sp, #8
 800fd0e:	60f8      	str	r0, [r7, #12]
 800fd10:	60b9      	str	r1, [r7, #8]
 800fd12:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800fd14:	68fb      	ldr	r3, [r7, #12]
 800fd16:	2b00      	cmp	r3, #0
 800fd18:	d10d      	bne.n	800fd36 <xQueueCreateCountingSemaphoreStatic+0x2e>
	__asm volatile
 800fd1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fd1e:	b672      	cpsid	i
 800fd20:	f383 8811 	msr	BASEPRI, r3
 800fd24:	f3bf 8f6f 	isb	sy
 800fd28:	f3bf 8f4f 	dsb	sy
 800fd2c:	b662      	cpsie	i
 800fd2e:	61bb      	str	r3, [r7, #24]
}
 800fd30:	bf00      	nop
 800fd32:	bf00      	nop
 800fd34:	e7fd      	b.n	800fd32 <xQueueCreateCountingSemaphoreStatic+0x2a>
		configASSERT( uxInitialCount <= uxMaxCount );
 800fd36:	68ba      	ldr	r2, [r7, #8]
 800fd38:	68fb      	ldr	r3, [r7, #12]
 800fd3a:	429a      	cmp	r2, r3
 800fd3c:	d90d      	bls.n	800fd5a <xQueueCreateCountingSemaphoreStatic+0x52>
	__asm volatile
 800fd3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fd42:	b672      	cpsid	i
 800fd44:	f383 8811 	msr	BASEPRI, r3
 800fd48:	f3bf 8f6f 	isb	sy
 800fd4c:	f3bf 8f4f 	dsb	sy
 800fd50:	b662      	cpsie	i
 800fd52:	617b      	str	r3, [r7, #20]
}
 800fd54:	bf00      	nop
 800fd56:	bf00      	nop
 800fd58:	e7fd      	b.n	800fd56 <xQueueCreateCountingSemaphoreStatic+0x4e>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800fd5a:	2302      	movs	r3, #2
 800fd5c:	9300      	str	r3, [sp, #0]
 800fd5e:	687b      	ldr	r3, [r7, #4]
 800fd60:	2200      	movs	r2, #0
 800fd62:	2100      	movs	r1, #0
 800fd64:	68f8      	ldr	r0, [r7, #12]
 800fd66:	f7ff fe25 	bl	800f9b4 <xQueueGenericCreateStatic>
 800fd6a:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800fd6c:	69fb      	ldr	r3, [r7, #28]
 800fd6e:	2b00      	cmp	r3, #0
 800fd70:	d002      	beq.n	800fd78 <xQueueCreateCountingSemaphoreStatic+0x70>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800fd72:	69fb      	ldr	r3, [r7, #28]
 800fd74:	68ba      	ldr	r2, [r7, #8]
 800fd76:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800fd78:	69fb      	ldr	r3, [r7, #28]
	}
 800fd7a:	4618      	mov	r0, r3
 800fd7c:	3720      	adds	r7, #32
 800fd7e:	46bd      	mov	sp, r7
 800fd80:	bd80      	pop	{r7, pc}

0800fd82 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800fd82:	b580      	push	{r7, lr}
 800fd84:	b086      	sub	sp, #24
 800fd86:	af00      	add	r7, sp, #0
 800fd88:	6078      	str	r0, [r7, #4]
 800fd8a:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800fd8c:	687b      	ldr	r3, [r7, #4]
 800fd8e:	2b00      	cmp	r3, #0
 800fd90:	d10d      	bne.n	800fdae <xQueueCreateCountingSemaphore+0x2c>
	__asm volatile
 800fd92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fd96:	b672      	cpsid	i
 800fd98:	f383 8811 	msr	BASEPRI, r3
 800fd9c:	f3bf 8f6f 	isb	sy
 800fda0:	f3bf 8f4f 	dsb	sy
 800fda4:	b662      	cpsie	i
 800fda6:	613b      	str	r3, [r7, #16]
}
 800fda8:	bf00      	nop
 800fdaa:	bf00      	nop
 800fdac:	e7fd      	b.n	800fdaa <xQueueCreateCountingSemaphore+0x28>
		configASSERT( uxInitialCount <= uxMaxCount );
 800fdae:	683a      	ldr	r2, [r7, #0]
 800fdb0:	687b      	ldr	r3, [r7, #4]
 800fdb2:	429a      	cmp	r2, r3
 800fdb4:	d90d      	bls.n	800fdd2 <xQueueCreateCountingSemaphore+0x50>
	__asm volatile
 800fdb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fdba:	b672      	cpsid	i
 800fdbc:	f383 8811 	msr	BASEPRI, r3
 800fdc0:	f3bf 8f6f 	isb	sy
 800fdc4:	f3bf 8f4f 	dsb	sy
 800fdc8:	b662      	cpsie	i
 800fdca:	60fb      	str	r3, [r7, #12]
}
 800fdcc:	bf00      	nop
 800fdce:	bf00      	nop
 800fdd0:	e7fd      	b.n	800fdce <xQueueCreateCountingSemaphore+0x4c>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800fdd2:	2202      	movs	r2, #2
 800fdd4:	2100      	movs	r1, #0
 800fdd6:	6878      	ldr	r0, [r7, #4]
 800fdd8:	f7ff fe73 	bl	800fac2 <xQueueGenericCreate>
 800fddc:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800fdde:	697b      	ldr	r3, [r7, #20]
 800fde0:	2b00      	cmp	r3, #0
 800fde2:	d002      	beq.n	800fdea <xQueueCreateCountingSemaphore+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800fde4:	697b      	ldr	r3, [r7, #20]
 800fde6:	683a      	ldr	r2, [r7, #0]
 800fde8:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800fdea:	697b      	ldr	r3, [r7, #20]
	}
 800fdec:	4618      	mov	r0, r3
 800fdee:	3718      	adds	r7, #24
 800fdf0:	46bd      	mov	sp, r7
 800fdf2:	bd80      	pop	{r7, pc}

0800fdf4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800fdf4:	b580      	push	{r7, lr}
 800fdf6:	b08e      	sub	sp, #56	@ 0x38
 800fdf8:	af00      	add	r7, sp, #0
 800fdfa:	60f8      	str	r0, [r7, #12]
 800fdfc:	60b9      	str	r1, [r7, #8]
 800fdfe:	607a      	str	r2, [r7, #4]
 800fe00:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800fe02:	2300      	movs	r3, #0
 800fe04:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800fe06:	68fb      	ldr	r3, [r7, #12]
 800fe08:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800fe0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe0c:	2b00      	cmp	r3, #0
 800fe0e:	d10d      	bne.n	800fe2c <xQueueGenericSend+0x38>
	__asm volatile
 800fe10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fe14:	b672      	cpsid	i
 800fe16:	f383 8811 	msr	BASEPRI, r3
 800fe1a:	f3bf 8f6f 	isb	sy
 800fe1e:	f3bf 8f4f 	dsb	sy
 800fe22:	b662      	cpsie	i
 800fe24:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800fe26:	bf00      	nop
 800fe28:	bf00      	nop
 800fe2a:	e7fd      	b.n	800fe28 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800fe2c:	68bb      	ldr	r3, [r7, #8]
 800fe2e:	2b00      	cmp	r3, #0
 800fe30:	d103      	bne.n	800fe3a <xQueueGenericSend+0x46>
 800fe32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fe36:	2b00      	cmp	r3, #0
 800fe38:	d101      	bne.n	800fe3e <xQueueGenericSend+0x4a>
 800fe3a:	2301      	movs	r3, #1
 800fe3c:	e000      	b.n	800fe40 <xQueueGenericSend+0x4c>
 800fe3e:	2300      	movs	r3, #0
 800fe40:	2b00      	cmp	r3, #0
 800fe42:	d10d      	bne.n	800fe60 <xQueueGenericSend+0x6c>
	__asm volatile
 800fe44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fe48:	b672      	cpsid	i
 800fe4a:	f383 8811 	msr	BASEPRI, r3
 800fe4e:	f3bf 8f6f 	isb	sy
 800fe52:	f3bf 8f4f 	dsb	sy
 800fe56:	b662      	cpsie	i
 800fe58:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800fe5a:	bf00      	nop
 800fe5c:	bf00      	nop
 800fe5e:	e7fd      	b.n	800fe5c <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800fe60:	683b      	ldr	r3, [r7, #0]
 800fe62:	2b02      	cmp	r3, #2
 800fe64:	d103      	bne.n	800fe6e <xQueueGenericSend+0x7a>
 800fe66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fe6a:	2b01      	cmp	r3, #1
 800fe6c:	d101      	bne.n	800fe72 <xQueueGenericSend+0x7e>
 800fe6e:	2301      	movs	r3, #1
 800fe70:	e000      	b.n	800fe74 <xQueueGenericSend+0x80>
 800fe72:	2300      	movs	r3, #0
 800fe74:	2b00      	cmp	r3, #0
 800fe76:	d10d      	bne.n	800fe94 <xQueueGenericSend+0xa0>
	__asm volatile
 800fe78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fe7c:	b672      	cpsid	i
 800fe7e:	f383 8811 	msr	BASEPRI, r3
 800fe82:	f3bf 8f6f 	isb	sy
 800fe86:	f3bf 8f4f 	dsb	sy
 800fe8a:	b662      	cpsie	i
 800fe8c:	623b      	str	r3, [r7, #32]
}
 800fe8e:	bf00      	nop
 800fe90:	bf00      	nop
 800fe92:	e7fd      	b.n	800fe90 <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800fe94:	f001 fd10 	bl	80118b8 <xTaskGetSchedulerState>
 800fe98:	4603      	mov	r3, r0
 800fe9a:	2b00      	cmp	r3, #0
 800fe9c:	d102      	bne.n	800fea4 <xQueueGenericSend+0xb0>
 800fe9e:	687b      	ldr	r3, [r7, #4]
 800fea0:	2b00      	cmp	r3, #0
 800fea2:	d101      	bne.n	800fea8 <xQueueGenericSend+0xb4>
 800fea4:	2301      	movs	r3, #1
 800fea6:	e000      	b.n	800feaa <xQueueGenericSend+0xb6>
 800fea8:	2300      	movs	r3, #0
 800feaa:	2b00      	cmp	r3, #0
 800feac:	d10d      	bne.n	800feca <xQueueGenericSend+0xd6>
	__asm volatile
 800feae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800feb2:	b672      	cpsid	i
 800feb4:	f383 8811 	msr	BASEPRI, r3
 800feb8:	f3bf 8f6f 	isb	sy
 800febc:	f3bf 8f4f 	dsb	sy
 800fec0:	b662      	cpsie	i
 800fec2:	61fb      	str	r3, [r7, #28]
}
 800fec4:	bf00      	nop
 800fec6:	bf00      	nop
 800fec8:	e7fd      	b.n	800fec6 <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800feca:	f002 fc67 	bl	801279c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800fece:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fed0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800fed2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fed4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fed6:	429a      	cmp	r2, r3
 800fed8:	d302      	bcc.n	800fee0 <xQueueGenericSend+0xec>
 800feda:	683b      	ldr	r3, [r7, #0]
 800fedc:	2b02      	cmp	r3, #2
 800fede:	d129      	bne.n	800ff34 <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800fee0:	683a      	ldr	r2, [r7, #0]
 800fee2:	68b9      	ldr	r1, [r7, #8]
 800fee4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800fee6:	f000 fc91 	bl	801080c <prvCopyDataToQueue>
 800feea:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800feec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800feee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fef0:	2b00      	cmp	r3, #0
 800fef2:	d010      	beq.n	800ff16 <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800fef4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fef6:	3324      	adds	r3, #36	@ 0x24
 800fef8:	4618      	mov	r0, r3
 800fefa:	f001 faff 	bl	80114fc <xTaskRemoveFromEventList>
 800fefe:	4603      	mov	r3, r0
 800ff00:	2b00      	cmp	r3, #0
 800ff02:	d013      	beq.n	800ff2c <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800ff04:	4b3f      	ldr	r3, [pc, #252]	@ (8010004 <xQueueGenericSend+0x210>)
 800ff06:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ff0a:	601a      	str	r2, [r3, #0]
 800ff0c:	f3bf 8f4f 	dsb	sy
 800ff10:	f3bf 8f6f 	isb	sy
 800ff14:	e00a      	b.n	800ff2c <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800ff16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ff18:	2b00      	cmp	r3, #0
 800ff1a:	d007      	beq.n	800ff2c <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800ff1c:	4b39      	ldr	r3, [pc, #228]	@ (8010004 <xQueueGenericSend+0x210>)
 800ff1e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ff22:	601a      	str	r2, [r3, #0]
 800ff24:	f3bf 8f4f 	dsb	sy
 800ff28:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800ff2c:	f002 fc6c 	bl	8012808 <vPortExitCritical>
				return pdPASS;
 800ff30:	2301      	movs	r3, #1
 800ff32:	e063      	b.n	800fffc <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ff34:	687b      	ldr	r3, [r7, #4]
 800ff36:	2b00      	cmp	r3, #0
 800ff38:	d103      	bne.n	800ff42 <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800ff3a:	f002 fc65 	bl	8012808 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800ff3e:	2300      	movs	r3, #0
 800ff40:	e05c      	b.n	800fffc <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ff42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ff44:	2b00      	cmp	r3, #0
 800ff46:	d106      	bne.n	800ff56 <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ff48:	f107 0314 	add.w	r3, r7, #20
 800ff4c:	4618      	mov	r0, r3
 800ff4e:	f001 fb3b 	bl	80115c8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ff52:	2301      	movs	r3, #1
 800ff54:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ff56:	f002 fc57 	bl	8012808 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ff5a:	f001 f861 	bl	8011020 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ff5e:	f002 fc1d 	bl	801279c <vPortEnterCritical>
 800ff62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff64:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ff68:	b25b      	sxtb	r3, r3
 800ff6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ff6e:	d103      	bne.n	800ff78 <xQueueGenericSend+0x184>
 800ff70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff72:	2200      	movs	r2, #0
 800ff74:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ff78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff7a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ff7e:	b25b      	sxtb	r3, r3
 800ff80:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ff84:	d103      	bne.n	800ff8e <xQueueGenericSend+0x19a>
 800ff86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff88:	2200      	movs	r2, #0
 800ff8a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ff8e:	f002 fc3b 	bl	8012808 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ff92:	1d3a      	adds	r2, r7, #4
 800ff94:	f107 0314 	add.w	r3, r7, #20
 800ff98:	4611      	mov	r1, r2
 800ff9a:	4618      	mov	r0, r3
 800ff9c:	f001 fb2a 	bl	80115f4 <xTaskCheckForTimeOut>
 800ffa0:	4603      	mov	r3, r0
 800ffa2:	2b00      	cmp	r3, #0
 800ffa4:	d124      	bne.n	800fff0 <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800ffa6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ffa8:	f000 fd28 	bl	80109fc <prvIsQueueFull>
 800ffac:	4603      	mov	r3, r0
 800ffae:	2b00      	cmp	r3, #0
 800ffb0:	d018      	beq.n	800ffe4 <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800ffb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ffb4:	3310      	adds	r3, #16
 800ffb6:	687a      	ldr	r2, [r7, #4]
 800ffb8:	4611      	mov	r1, r2
 800ffba:	4618      	mov	r0, r3
 800ffbc:	f001 fa48 	bl	8011450 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800ffc0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ffc2:	f000 fcb3 	bl	801092c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800ffc6:	f001 f839 	bl	801103c <xTaskResumeAll>
 800ffca:	4603      	mov	r3, r0
 800ffcc:	2b00      	cmp	r3, #0
 800ffce:	f47f af7c 	bne.w	800feca <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 800ffd2:	4b0c      	ldr	r3, [pc, #48]	@ (8010004 <xQueueGenericSend+0x210>)
 800ffd4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ffd8:	601a      	str	r2, [r3, #0]
 800ffda:	f3bf 8f4f 	dsb	sy
 800ffde:	f3bf 8f6f 	isb	sy
 800ffe2:	e772      	b.n	800feca <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800ffe4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ffe6:	f000 fca1 	bl	801092c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ffea:	f001 f827 	bl	801103c <xTaskResumeAll>
 800ffee:	e76c      	b.n	800feca <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800fff0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800fff2:	f000 fc9b 	bl	801092c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800fff6:	f001 f821 	bl	801103c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800fffa:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800fffc:	4618      	mov	r0, r3
 800fffe:	3738      	adds	r7, #56	@ 0x38
 8010000:	46bd      	mov	sp, r7
 8010002:	bd80      	pop	{r7, pc}
 8010004:	e000ed04 	.word	0xe000ed04

08010008 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8010008:	b580      	push	{r7, lr}
 801000a:	b08e      	sub	sp, #56	@ 0x38
 801000c:	af00      	add	r7, sp, #0
 801000e:	60f8      	str	r0, [r7, #12]
 8010010:	60b9      	str	r1, [r7, #8]
 8010012:	607a      	str	r2, [r7, #4]
 8010014:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8010016:	68fb      	ldr	r3, [r7, #12]
 8010018:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 801001a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801001c:	2b00      	cmp	r3, #0
 801001e:	d10d      	bne.n	801003c <xQueueGenericSendFromISR+0x34>
	__asm volatile
 8010020:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010024:	b672      	cpsid	i
 8010026:	f383 8811 	msr	BASEPRI, r3
 801002a:	f3bf 8f6f 	isb	sy
 801002e:	f3bf 8f4f 	dsb	sy
 8010032:	b662      	cpsie	i
 8010034:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8010036:	bf00      	nop
 8010038:	bf00      	nop
 801003a:	e7fd      	b.n	8010038 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801003c:	68bb      	ldr	r3, [r7, #8]
 801003e:	2b00      	cmp	r3, #0
 8010040:	d103      	bne.n	801004a <xQueueGenericSendFromISR+0x42>
 8010042:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010044:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010046:	2b00      	cmp	r3, #0
 8010048:	d101      	bne.n	801004e <xQueueGenericSendFromISR+0x46>
 801004a:	2301      	movs	r3, #1
 801004c:	e000      	b.n	8010050 <xQueueGenericSendFromISR+0x48>
 801004e:	2300      	movs	r3, #0
 8010050:	2b00      	cmp	r3, #0
 8010052:	d10d      	bne.n	8010070 <xQueueGenericSendFromISR+0x68>
	__asm volatile
 8010054:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010058:	b672      	cpsid	i
 801005a:	f383 8811 	msr	BASEPRI, r3
 801005e:	f3bf 8f6f 	isb	sy
 8010062:	f3bf 8f4f 	dsb	sy
 8010066:	b662      	cpsie	i
 8010068:	623b      	str	r3, [r7, #32]
}
 801006a:	bf00      	nop
 801006c:	bf00      	nop
 801006e:	e7fd      	b.n	801006c <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8010070:	683b      	ldr	r3, [r7, #0]
 8010072:	2b02      	cmp	r3, #2
 8010074:	d103      	bne.n	801007e <xQueueGenericSendFromISR+0x76>
 8010076:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010078:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801007a:	2b01      	cmp	r3, #1
 801007c:	d101      	bne.n	8010082 <xQueueGenericSendFromISR+0x7a>
 801007e:	2301      	movs	r3, #1
 8010080:	e000      	b.n	8010084 <xQueueGenericSendFromISR+0x7c>
 8010082:	2300      	movs	r3, #0
 8010084:	2b00      	cmp	r3, #0
 8010086:	d10d      	bne.n	80100a4 <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 8010088:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801008c:	b672      	cpsid	i
 801008e:	f383 8811 	msr	BASEPRI, r3
 8010092:	f3bf 8f6f 	isb	sy
 8010096:	f3bf 8f4f 	dsb	sy
 801009a:	b662      	cpsie	i
 801009c:	61fb      	str	r3, [r7, #28]
}
 801009e:	bf00      	nop
 80100a0:	bf00      	nop
 80100a2:	e7fd      	b.n	80100a0 <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80100a4:	f002 fc62 	bl	801296c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80100a8:	f3ef 8211 	mrs	r2, BASEPRI
 80100ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80100b0:	b672      	cpsid	i
 80100b2:	f383 8811 	msr	BASEPRI, r3
 80100b6:	f3bf 8f6f 	isb	sy
 80100ba:	f3bf 8f4f 	dsb	sy
 80100be:	b662      	cpsie	i
 80100c0:	61ba      	str	r2, [r7, #24]
 80100c2:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80100c4:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80100c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80100c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80100ca:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80100cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80100ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80100d0:	429a      	cmp	r2, r3
 80100d2:	d302      	bcc.n	80100da <xQueueGenericSendFromISR+0xd2>
 80100d4:	683b      	ldr	r3, [r7, #0]
 80100d6:	2b02      	cmp	r3, #2
 80100d8:	d12c      	bne.n	8010134 <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80100da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80100dc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80100e0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80100e4:	683a      	ldr	r2, [r7, #0]
 80100e6:	68b9      	ldr	r1, [r7, #8]
 80100e8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80100ea:	f000 fb8f 	bl	801080c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80100ee:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 80100f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80100f6:	d112      	bne.n	801011e <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80100f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80100fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80100fc:	2b00      	cmp	r3, #0
 80100fe:	d016      	beq.n	801012e <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010100:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010102:	3324      	adds	r3, #36	@ 0x24
 8010104:	4618      	mov	r0, r3
 8010106:	f001 f9f9 	bl	80114fc <xTaskRemoveFromEventList>
 801010a:	4603      	mov	r3, r0
 801010c:	2b00      	cmp	r3, #0
 801010e:	d00e      	beq.n	801012e <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8010110:	687b      	ldr	r3, [r7, #4]
 8010112:	2b00      	cmp	r3, #0
 8010114:	d00b      	beq.n	801012e <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8010116:	687b      	ldr	r3, [r7, #4]
 8010118:	2201      	movs	r2, #1
 801011a:	601a      	str	r2, [r3, #0]
 801011c:	e007      	b.n	801012e <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 801011e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8010122:	3301      	adds	r3, #1
 8010124:	b2db      	uxtb	r3, r3
 8010126:	b25a      	sxtb	r2, r3
 8010128:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801012a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 801012e:	2301      	movs	r3, #1
 8010130:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 8010132:	e001      	b.n	8010138 <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8010134:	2300      	movs	r3, #0
 8010136:	637b      	str	r3, [r7, #52]	@ 0x34
 8010138:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801013a:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 801013c:	693b      	ldr	r3, [r7, #16]
 801013e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8010142:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8010144:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8010146:	4618      	mov	r0, r3
 8010148:	3738      	adds	r7, #56	@ 0x38
 801014a:	46bd      	mov	sp, r7
 801014c:	bd80      	pop	{r7, pc}

0801014e <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 801014e:	b580      	push	{r7, lr}
 8010150:	b08e      	sub	sp, #56	@ 0x38
 8010152:	af00      	add	r7, sp, #0
 8010154:	6078      	str	r0, [r7, #4]
 8010156:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8010158:	687b      	ldr	r3, [r7, #4]
 801015a:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 801015c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801015e:	2b00      	cmp	r3, #0
 8010160:	d10d      	bne.n	801017e <xQueueGiveFromISR+0x30>
	__asm volatile
 8010162:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010166:	b672      	cpsid	i
 8010168:	f383 8811 	msr	BASEPRI, r3
 801016c:	f3bf 8f6f 	isb	sy
 8010170:	f3bf 8f4f 	dsb	sy
 8010174:	b662      	cpsie	i
 8010176:	623b      	str	r3, [r7, #32]
}
 8010178:	bf00      	nop
 801017a:	bf00      	nop
 801017c:	e7fd      	b.n	801017a <xQueueGiveFromISR+0x2c>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 801017e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010180:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010182:	2b00      	cmp	r3, #0
 8010184:	d00d      	beq.n	80101a2 <xQueueGiveFromISR+0x54>
	__asm volatile
 8010186:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801018a:	b672      	cpsid	i
 801018c:	f383 8811 	msr	BASEPRI, r3
 8010190:	f3bf 8f6f 	isb	sy
 8010194:	f3bf 8f4f 	dsb	sy
 8010198:	b662      	cpsie	i
 801019a:	61fb      	str	r3, [r7, #28]
}
 801019c:	bf00      	nop
 801019e:	bf00      	nop
 80101a0:	e7fd      	b.n	801019e <xQueueGiveFromISR+0x50>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80101a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80101a4:	681b      	ldr	r3, [r3, #0]
 80101a6:	2b00      	cmp	r3, #0
 80101a8:	d103      	bne.n	80101b2 <xQueueGiveFromISR+0x64>
 80101aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80101ac:	689b      	ldr	r3, [r3, #8]
 80101ae:	2b00      	cmp	r3, #0
 80101b0:	d101      	bne.n	80101b6 <xQueueGiveFromISR+0x68>
 80101b2:	2301      	movs	r3, #1
 80101b4:	e000      	b.n	80101b8 <xQueueGiveFromISR+0x6a>
 80101b6:	2300      	movs	r3, #0
 80101b8:	2b00      	cmp	r3, #0
 80101ba:	d10d      	bne.n	80101d8 <xQueueGiveFromISR+0x8a>
	__asm volatile
 80101bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80101c0:	b672      	cpsid	i
 80101c2:	f383 8811 	msr	BASEPRI, r3
 80101c6:	f3bf 8f6f 	isb	sy
 80101ca:	f3bf 8f4f 	dsb	sy
 80101ce:	b662      	cpsie	i
 80101d0:	61bb      	str	r3, [r7, #24]
}
 80101d2:	bf00      	nop
 80101d4:	bf00      	nop
 80101d6:	e7fd      	b.n	80101d4 <xQueueGiveFromISR+0x86>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80101d8:	f002 fbc8 	bl	801296c <vPortValidateInterruptPriority>
	__asm volatile
 80101dc:	f3ef 8211 	mrs	r2, BASEPRI
 80101e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80101e4:	b672      	cpsid	i
 80101e6:	f383 8811 	msr	BASEPRI, r3
 80101ea:	f3bf 8f6f 	isb	sy
 80101ee:	f3bf 8f4f 	dsb	sy
 80101f2:	b662      	cpsie	i
 80101f4:	617a      	str	r2, [r7, #20]
 80101f6:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80101f8:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80101fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80101fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80101fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010200:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8010202:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010204:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010206:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010208:	429a      	cmp	r2, r3
 801020a:	d22b      	bcs.n	8010264 <xQueueGiveFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 801020c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801020e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8010212:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8010216:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010218:	1c5a      	adds	r2, r3, #1
 801021a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801021c:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 801021e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8010222:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010226:	d112      	bne.n	801024e <xQueueGiveFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010228:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801022a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801022c:	2b00      	cmp	r3, #0
 801022e:	d016      	beq.n	801025e <xQueueGiveFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010230:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010232:	3324      	adds	r3, #36	@ 0x24
 8010234:	4618      	mov	r0, r3
 8010236:	f001 f961 	bl	80114fc <xTaskRemoveFromEventList>
 801023a:	4603      	mov	r3, r0
 801023c:	2b00      	cmp	r3, #0
 801023e:	d00e      	beq.n	801025e <xQueueGiveFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8010240:	683b      	ldr	r3, [r7, #0]
 8010242:	2b00      	cmp	r3, #0
 8010244:	d00b      	beq.n	801025e <xQueueGiveFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8010246:	683b      	ldr	r3, [r7, #0]
 8010248:	2201      	movs	r2, #1
 801024a:	601a      	str	r2, [r3, #0]
 801024c:	e007      	b.n	801025e <xQueueGiveFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 801024e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010252:	3301      	adds	r3, #1
 8010254:	b2db      	uxtb	r3, r3
 8010256:	b25a      	sxtb	r2, r3
 8010258:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801025a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 801025e:	2301      	movs	r3, #1
 8010260:	637b      	str	r3, [r7, #52]	@ 0x34
 8010262:	e001      	b.n	8010268 <xQueueGiveFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8010264:	2300      	movs	r3, #0
 8010266:	637b      	str	r3, [r7, #52]	@ 0x34
 8010268:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801026a:	60fb      	str	r3, [r7, #12]
	__asm volatile
 801026c:	68fb      	ldr	r3, [r7, #12]
 801026e:	f383 8811 	msr	BASEPRI, r3
}
 8010272:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8010274:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8010276:	4618      	mov	r0, r3
 8010278:	3738      	adds	r7, #56	@ 0x38
 801027a:	46bd      	mov	sp, r7
 801027c:	bd80      	pop	{r7, pc}
	...

08010280 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8010280:	b580      	push	{r7, lr}
 8010282:	b08c      	sub	sp, #48	@ 0x30
 8010284:	af00      	add	r7, sp, #0
 8010286:	60f8      	str	r0, [r7, #12]
 8010288:	60b9      	str	r1, [r7, #8]
 801028a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 801028c:	2300      	movs	r3, #0
 801028e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8010290:	68fb      	ldr	r3, [r7, #12]
 8010292:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8010294:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010296:	2b00      	cmp	r3, #0
 8010298:	d10d      	bne.n	80102b6 <xQueueReceive+0x36>
	__asm volatile
 801029a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801029e:	b672      	cpsid	i
 80102a0:	f383 8811 	msr	BASEPRI, r3
 80102a4:	f3bf 8f6f 	isb	sy
 80102a8:	f3bf 8f4f 	dsb	sy
 80102ac:	b662      	cpsie	i
 80102ae:	623b      	str	r3, [r7, #32]
}
 80102b0:	bf00      	nop
 80102b2:	bf00      	nop
 80102b4:	e7fd      	b.n	80102b2 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80102b6:	68bb      	ldr	r3, [r7, #8]
 80102b8:	2b00      	cmp	r3, #0
 80102ba:	d103      	bne.n	80102c4 <xQueueReceive+0x44>
 80102bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80102be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80102c0:	2b00      	cmp	r3, #0
 80102c2:	d101      	bne.n	80102c8 <xQueueReceive+0x48>
 80102c4:	2301      	movs	r3, #1
 80102c6:	e000      	b.n	80102ca <xQueueReceive+0x4a>
 80102c8:	2300      	movs	r3, #0
 80102ca:	2b00      	cmp	r3, #0
 80102cc:	d10d      	bne.n	80102ea <xQueueReceive+0x6a>
	__asm volatile
 80102ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80102d2:	b672      	cpsid	i
 80102d4:	f383 8811 	msr	BASEPRI, r3
 80102d8:	f3bf 8f6f 	isb	sy
 80102dc:	f3bf 8f4f 	dsb	sy
 80102e0:	b662      	cpsie	i
 80102e2:	61fb      	str	r3, [r7, #28]
}
 80102e4:	bf00      	nop
 80102e6:	bf00      	nop
 80102e8:	e7fd      	b.n	80102e6 <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80102ea:	f001 fae5 	bl	80118b8 <xTaskGetSchedulerState>
 80102ee:	4603      	mov	r3, r0
 80102f0:	2b00      	cmp	r3, #0
 80102f2:	d102      	bne.n	80102fa <xQueueReceive+0x7a>
 80102f4:	687b      	ldr	r3, [r7, #4]
 80102f6:	2b00      	cmp	r3, #0
 80102f8:	d101      	bne.n	80102fe <xQueueReceive+0x7e>
 80102fa:	2301      	movs	r3, #1
 80102fc:	e000      	b.n	8010300 <xQueueReceive+0x80>
 80102fe:	2300      	movs	r3, #0
 8010300:	2b00      	cmp	r3, #0
 8010302:	d10d      	bne.n	8010320 <xQueueReceive+0xa0>
	__asm volatile
 8010304:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010308:	b672      	cpsid	i
 801030a:	f383 8811 	msr	BASEPRI, r3
 801030e:	f3bf 8f6f 	isb	sy
 8010312:	f3bf 8f4f 	dsb	sy
 8010316:	b662      	cpsie	i
 8010318:	61bb      	str	r3, [r7, #24]
}
 801031a:	bf00      	nop
 801031c:	bf00      	nop
 801031e:	e7fd      	b.n	801031c <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8010320:	f002 fa3c 	bl	801279c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010324:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010326:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010328:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801032a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801032c:	2b00      	cmp	r3, #0
 801032e:	d01f      	beq.n	8010370 <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8010330:	68b9      	ldr	r1, [r7, #8]
 8010332:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010334:	f000 fad4 	bl	80108e0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8010338:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801033a:	1e5a      	subs	r2, r3, #1
 801033c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801033e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010340:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010342:	691b      	ldr	r3, [r3, #16]
 8010344:	2b00      	cmp	r3, #0
 8010346:	d00f      	beq.n	8010368 <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010348:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801034a:	3310      	adds	r3, #16
 801034c:	4618      	mov	r0, r3
 801034e:	f001 f8d5 	bl	80114fc <xTaskRemoveFromEventList>
 8010352:	4603      	mov	r3, r0
 8010354:	2b00      	cmp	r3, #0
 8010356:	d007      	beq.n	8010368 <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8010358:	4b3c      	ldr	r3, [pc, #240]	@ (801044c <xQueueReceive+0x1cc>)
 801035a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801035e:	601a      	str	r2, [r3, #0]
 8010360:	f3bf 8f4f 	dsb	sy
 8010364:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8010368:	f002 fa4e 	bl	8012808 <vPortExitCritical>
				return pdPASS;
 801036c:	2301      	movs	r3, #1
 801036e:	e069      	b.n	8010444 <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8010370:	687b      	ldr	r3, [r7, #4]
 8010372:	2b00      	cmp	r3, #0
 8010374:	d103      	bne.n	801037e <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8010376:	f002 fa47 	bl	8012808 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 801037a:	2300      	movs	r3, #0
 801037c:	e062      	b.n	8010444 <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 801037e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010380:	2b00      	cmp	r3, #0
 8010382:	d106      	bne.n	8010392 <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8010384:	f107 0310 	add.w	r3, r7, #16
 8010388:	4618      	mov	r0, r3
 801038a:	f001 f91d 	bl	80115c8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 801038e:	2301      	movs	r3, #1
 8010390:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8010392:	f002 fa39 	bl	8012808 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8010396:	f000 fe43 	bl	8011020 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801039a:	f002 f9ff 	bl	801279c <vPortEnterCritical>
 801039e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80103a0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80103a4:	b25b      	sxtb	r3, r3
 80103a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80103aa:	d103      	bne.n	80103b4 <xQueueReceive+0x134>
 80103ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80103ae:	2200      	movs	r2, #0
 80103b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80103b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80103b6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80103ba:	b25b      	sxtb	r3, r3
 80103bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80103c0:	d103      	bne.n	80103ca <xQueueReceive+0x14a>
 80103c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80103c4:	2200      	movs	r2, #0
 80103c6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80103ca:	f002 fa1d 	bl	8012808 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80103ce:	1d3a      	adds	r2, r7, #4
 80103d0:	f107 0310 	add.w	r3, r7, #16
 80103d4:	4611      	mov	r1, r2
 80103d6:	4618      	mov	r0, r3
 80103d8:	f001 f90c 	bl	80115f4 <xTaskCheckForTimeOut>
 80103dc:	4603      	mov	r3, r0
 80103de:	2b00      	cmp	r3, #0
 80103e0:	d123      	bne.n	801042a <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80103e2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80103e4:	f000 faf4 	bl	80109d0 <prvIsQueueEmpty>
 80103e8:	4603      	mov	r3, r0
 80103ea:	2b00      	cmp	r3, #0
 80103ec:	d017      	beq.n	801041e <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80103ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80103f0:	3324      	adds	r3, #36	@ 0x24
 80103f2:	687a      	ldr	r2, [r7, #4]
 80103f4:	4611      	mov	r1, r2
 80103f6:	4618      	mov	r0, r3
 80103f8:	f001 f82a 	bl	8011450 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80103fc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80103fe:	f000 fa95 	bl	801092c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8010402:	f000 fe1b 	bl	801103c <xTaskResumeAll>
 8010406:	4603      	mov	r3, r0
 8010408:	2b00      	cmp	r3, #0
 801040a:	d189      	bne.n	8010320 <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 801040c:	4b0f      	ldr	r3, [pc, #60]	@ (801044c <xQueueReceive+0x1cc>)
 801040e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010412:	601a      	str	r2, [r3, #0]
 8010414:	f3bf 8f4f 	dsb	sy
 8010418:	f3bf 8f6f 	isb	sy
 801041c:	e780      	b.n	8010320 <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 801041e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010420:	f000 fa84 	bl	801092c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8010424:	f000 fe0a 	bl	801103c <xTaskResumeAll>
 8010428:	e77a      	b.n	8010320 <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 801042a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801042c:	f000 fa7e 	bl	801092c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8010430:	f000 fe04 	bl	801103c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010434:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010436:	f000 facb 	bl	80109d0 <prvIsQueueEmpty>
 801043a:	4603      	mov	r3, r0
 801043c:	2b00      	cmp	r3, #0
 801043e:	f43f af6f 	beq.w	8010320 <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8010442:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8010444:	4618      	mov	r0, r3
 8010446:	3730      	adds	r7, #48	@ 0x30
 8010448:	46bd      	mov	sp, r7
 801044a:	bd80      	pop	{r7, pc}
 801044c:	e000ed04 	.word	0xe000ed04

08010450 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8010450:	b580      	push	{r7, lr}
 8010452:	b08e      	sub	sp, #56	@ 0x38
 8010454:	af00      	add	r7, sp, #0
 8010456:	6078      	str	r0, [r7, #4]
 8010458:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 801045a:	2300      	movs	r3, #0
 801045c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 801045e:	687b      	ldr	r3, [r7, #4]
 8010460:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8010462:	2300      	movs	r3, #0
 8010464:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8010466:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010468:	2b00      	cmp	r3, #0
 801046a:	d10d      	bne.n	8010488 <xQueueSemaphoreTake+0x38>
	__asm volatile
 801046c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010470:	b672      	cpsid	i
 8010472:	f383 8811 	msr	BASEPRI, r3
 8010476:	f3bf 8f6f 	isb	sy
 801047a:	f3bf 8f4f 	dsb	sy
 801047e:	b662      	cpsie	i
 8010480:	623b      	str	r3, [r7, #32]
}
 8010482:	bf00      	nop
 8010484:	bf00      	nop
 8010486:	e7fd      	b.n	8010484 <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8010488:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801048a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801048c:	2b00      	cmp	r3, #0
 801048e:	d00d      	beq.n	80104ac <xQueueSemaphoreTake+0x5c>
	__asm volatile
 8010490:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010494:	b672      	cpsid	i
 8010496:	f383 8811 	msr	BASEPRI, r3
 801049a:	f3bf 8f6f 	isb	sy
 801049e:	f3bf 8f4f 	dsb	sy
 80104a2:	b662      	cpsie	i
 80104a4:	61fb      	str	r3, [r7, #28]
}
 80104a6:	bf00      	nop
 80104a8:	bf00      	nop
 80104aa:	e7fd      	b.n	80104a8 <xQueueSemaphoreTake+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80104ac:	f001 fa04 	bl	80118b8 <xTaskGetSchedulerState>
 80104b0:	4603      	mov	r3, r0
 80104b2:	2b00      	cmp	r3, #0
 80104b4:	d102      	bne.n	80104bc <xQueueSemaphoreTake+0x6c>
 80104b6:	683b      	ldr	r3, [r7, #0]
 80104b8:	2b00      	cmp	r3, #0
 80104ba:	d101      	bne.n	80104c0 <xQueueSemaphoreTake+0x70>
 80104bc:	2301      	movs	r3, #1
 80104be:	e000      	b.n	80104c2 <xQueueSemaphoreTake+0x72>
 80104c0:	2300      	movs	r3, #0
 80104c2:	2b00      	cmp	r3, #0
 80104c4:	d10d      	bne.n	80104e2 <xQueueSemaphoreTake+0x92>
	__asm volatile
 80104c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80104ca:	b672      	cpsid	i
 80104cc:	f383 8811 	msr	BASEPRI, r3
 80104d0:	f3bf 8f6f 	isb	sy
 80104d4:	f3bf 8f4f 	dsb	sy
 80104d8:	b662      	cpsie	i
 80104da:	61bb      	str	r3, [r7, #24]
}
 80104dc:	bf00      	nop
 80104de:	bf00      	nop
 80104e0:	e7fd      	b.n	80104de <xQueueSemaphoreTake+0x8e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80104e2:	f002 f95b 	bl	801279c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80104e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80104e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80104ea:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80104ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80104ee:	2b00      	cmp	r3, #0
 80104f0:	d024      	beq.n	801053c <xQueueSemaphoreTake+0xec>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80104f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80104f4:	1e5a      	subs	r2, r3, #1
 80104f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80104f8:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80104fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80104fc:	681b      	ldr	r3, [r3, #0]
 80104fe:	2b00      	cmp	r3, #0
 8010500:	d104      	bne.n	801050c <xQueueSemaphoreTake+0xbc>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8010502:	f001 fb5b 	bl	8011bbc <pvTaskIncrementMutexHeldCount>
 8010506:	4602      	mov	r2, r0
 8010508:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801050a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801050c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801050e:	691b      	ldr	r3, [r3, #16]
 8010510:	2b00      	cmp	r3, #0
 8010512:	d00f      	beq.n	8010534 <xQueueSemaphoreTake+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010514:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010516:	3310      	adds	r3, #16
 8010518:	4618      	mov	r0, r3
 801051a:	f000 ffef 	bl	80114fc <xTaskRemoveFromEventList>
 801051e:	4603      	mov	r3, r0
 8010520:	2b00      	cmp	r3, #0
 8010522:	d007      	beq.n	8010534 <xQueueSemaphoreTake+0xe4>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8010524:	4b55      	ldr	r3, [pc, #340]	@ (801067c <xQueueSemaphoreTake+0x22c>)
 8010526:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801052a:	601a      	str	r2, [r3, #0]
 801052c:	f3bf 8f4f 	dsb	sy
 8010530:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8010534:	f002 f968 	bl	8012808 <vPortExitCritical>
				return pdPASS;
 8010538:	2301      	movs	r3, #1
 801053a:	e09a      	b.n	8010672 <xQueueSemaphoreTake+0x222>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 801053c:	683b      	ldr	r3, [r7, #0]
 801053e:	2b00      	cmp	r3, #0
 8010540:	d114      	bne.n	801056c <xQueueSemaphoreTake+0x11c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8010542:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010544:	2b00      	cmp	r3, #0
 8010546:	d00d      	beq.n	8010564 <xQueueSemaphoreTake+0x114>
	__asm volatile
 8010548:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801054c:	b672      	cpsid	i
 801054e:	f383 8811 	msr	BASEPRI, r3
 8010552:	f3bf 8f6f 	isb	sy
 8010556:	f3bf 8f4f 	dsb	sy
 801055a:	b662      	cpsie	i
 801055c:	617b      	str	r3, [r7, #20]
}
 801055e:	bf00      	nop
 8010560:	bf00      	nop
 8010562:	e7fd      	b.n	8010560 <xQueueSemaphoreTake+0x110>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8010564:	f002 f950 	bl	8012808 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8010568:	2300      	movs	r3, #0
 801056a:	e082      	b.n	8010672 <xQueueSemaphoreTake+0x222>
				}
				else if( xEntryTimeSet == pdFALSE )
 801056c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801056e:	2b00      	cmp	r3, #0
 8010570:	d106      	bne.n	8010580 <xQueueSemaphoreTake+0x130>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8010572:	f107 030c 	add.w	r3, r7, #12
 8010576:	4618      	mov	r0, r3
 8010578:	f001 f826 	bl	80115c8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 801057c:	2301      	movs	r3, #1
 801057e:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8010580:	f002 f942 	bl	8012808 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8010584:	f000 fd4c 	bl	8011020 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8010588:	f002 f908 	bl	801279c <vPortEnterCritical>
 801058c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801058e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8010592:	b25b      	sxtb	r3, r3
 8010594:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010598:	d103      	bne.n	80105a2 <xQueueSemaphoreTake+0x152>
 801059a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801059c:	2200      	movs	r2, #0
 801059e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80105a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80105a4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80105a8:	b25b      	sxtb	r3, r3
 80105aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80105ae:	d103      	bne.n	80105b8 <xQueueSemaphoreTake+0x168>
 80105b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80105b2:	2200      	movs	r2, #0
 80105b4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80105b8:	f002 f926 	bl	8012808 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80105bc:	463a      	mov	r2, r7
 80105be:	f107 030c 	add.w	r3, r7, #12
 80105c2:	4611      	mov	r1, r2
 80105c4:	4618      	mov	r0, r3
 80105c6:	f001 f815 	bl	80115f4 <xTaskCheckForTimeOut>
 80105ca:	4603      	mov	r3, r0
 80105cc:	2b00      	cmp	r3, #0
 80105ce:	d132      	bne.n	8010636 <xQueueSemaphoreTake+0x1e6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80105d0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80105d2:	f000 f9fd 	bl	80109d0 <prvIsQueueEmpty>
 80105d6:	4603      	mov	r3, r0
 80105d8:	2b00      	cmp	r3, #0
 80105da:	d026      	beq.n	801062a <xQueueSemaphoreTake+0x1da>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80105dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80105de:	681b      	ldr	r3, [r3, #0]
 80105e0:	2b00      	cmp	r3, #0
 80105e2:	d109      	bne.n	80105f8 <xQueueSemaphoreTake+0x1a8>
					{
						taskENTER_CRITICAL();
 80105e4:	f002 f8da 	bl	801279c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80105e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80105ea:	689b      	ldr	r3, [r3, #8]
 80105ec:	4618      	mov	r0, r3
 80105ee:	f001 f981 	bl	80118f4 <xTaskPriorityInherit>
 80105f2:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 80105f4:	f002 f908 	bl	8012808 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80105f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80105fa:	3324      	adds	r3, #36	@ 0x24
 80105fc:	683a      	ldr	r2, [r7, #0]
 80105fe:	4611      	mov	r1, r2
 8010600:	4618      	mov	r0, r3
 8010602:	f000 ff25 	bl	8011450 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8010606:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010608:	f000 f990 	bl	801092c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 801060c:	f000 fd16 	bl	801103c <xTaskResumeAll>
 8010610:	4603      	mov	r3, r0
 8010612:	2b00      	cmp	r3, #0
 8010614:	f47f af65 	bne.w	80104e2 <xQueueSemaphoreTake+0x92>
				{
					portYIELD_WITHIN_API();
 8010618:	4b18      	ldr	r3, [pc, #96]	@ (801067c <xQueueSemaphoreTake+0x22c>)
 801061a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801061e:	601a      	str	r2, [r3, #0]
 8010620:	f3bf 8f4f 	dsb	sy
 8010624:	f3bf 8f6f 	isb	sy
 8010628:	e75b      	b.n	80104e2 <xQueueSemaphoreTake+0x92>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 801062a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801062c:	f000 f97e 	bl	801092c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8010630:	f000 fd04 	bl	801103c <xTaskResumeAll>
 8010634:	e755      	b.n	80104e2 <xQueueSemaphoreTake+0x92>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8010636:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010638:	f000 f978 	bl	801092c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 801063c:	f000 fcfe 	bl	801103c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010640:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010642:	f000 f9c5 	bl	80109d0 <prvIsQueueEmpty>
 8010646:	4603      	mov	r3, r0
 8010648:	2b00      	cmp	r3, #0
 801064a:	f43f af4a 	beq.w	80104e2 <xQueueSemaphoreTake+0x92>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 801064e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010650:	2b00      	cmp	r3, #0
 8010652:	d00d      	beq.n	8010670 <xQueueSemaphoreTake+0x220>
					{
						taskENTER_CRITICAL();
 8010654:	f002 f8a2 	bl	801279c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8010658:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801065a:	f000 f8bf 	bl	80107dc <prvGetDisinheritPriorityAfterTimeout>
 801065e:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8010660:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010662:	689b      	ldr	r3, [r3, #8]
 8010664:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8010666:	4618      	mov	r0, r3
 8010668:	f001 fa20 	bl	8011aac <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 801066c:	f002 f8cc 	bl	8012808 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8010670:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8010672:	4618      	mov	r0, r3
 8010674:	3738      	adds	r7, #56	@ 0x38
 8010676:	46bd      	mov	sp, r7
 8010678:	bd80      	pop	{r7, pc}
 801067a:	bf00      	nop
 801067c:	e000ed04 	.word	0xe000ed04

08010680 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8010680:	b580      	push	{r7, lr}
 8010682:	b08e      	sub	sp, #56	@ 0x38
 8010684:	af00      	add	r7, sp, #0
 8010686:	60f8      	str	r0, [r7, #12]
 8010688:	60b9      	str	r1, [r7, #8]
 801068a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 801068c:	68fb      	ldr	r3, [r7, #12]
 801068e:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8010690:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010692:	2b00      	cmp	r3, #0
 8010694:	d10d      	bne.n	80106b2 <xQueueReceiveFromISR+0x32>
	__asm volatile
 8010696:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801069a:	b672      	cpsid	i
 801069c:	f383 8811 	msr	BASEPRI, r3
 80106a0:	f3bf 8f6f 	isb	sy
 80106a4:	f3bf 8f4f 	dsb	sy
 80106a8:	b662      	cpsie	i
 80106aa:	623b      	str	r3, [r7, #32]
}
 80106ac:	bf00      	nop
 80106ae:	bf00      	nop
 80106b0:	e7fd      	b.n	80106ae <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80106b2:	68bb      	ldr	r3, [r7, #8]
 80106b4:	2b00      	cmp	r3, #0
 80106b6:	d103      	bne.n	80106c0 <xQueueReceiveFromISR+0x40>
 80106b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80106ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80106bc:	2b00      	cmp	r3, #0
 80106be:	d101      	bne.n	80106c4 <xQueueReceiveFromISR+0x44>
 80106c0:	2301      	movs	r3, #1
 80106c2:	e000      	b.n	80106c6 <xQueueReceiveFromISR+0x46>
 80106c4:	2300      	movs	r3, #0
 80106c6:	2b00      	cmp	r3, #0
 80106c8:	d10d      	bne.n	80106e6 <xQueueReceiveFromISR+0x66>
	__asm volatile
 80106ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80106ce:	b672      	cpsid	i
 80106d0:	f383 8811 	msr	BASEPRI, r3
 80106d4:	f3bf 8f6f 	isb	sy
 80106d8:	f3bf 8f4f 	dsb	sy
 80106dc:	b662      	cpsie	i
 80106de:	61fb      	str	r3, [r7, #28]
}
 80106e0:	bf00      	nop
 80106e2:	bf00      	nop
 80106e4:	e7fd      	b.n	80106e2 <xQueueReceiveFromISR+0x62>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80106e6:	f002 f941 	bl	801296c <vPortValidateInterruptPriority>
	__asm volatile
 80106ea:	f3ef 8211 	mrs	r2, BASEPRI
 80106ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80106f2:	b672      	cpsid	i
 80106f4:	f383 8811 	msr	BASEPRI, r3
 80106f8:	f3bf 8f6f 	isb	sy
 80106fc:	f3bf 8f4f 	dsb	sy
 8010700:	b662      	cpsie	i
 8010702:	61ba      	str	r2, [r7, #24]
 8010704:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8010706:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8010708:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801070a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801070c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801070e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8010710:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010712:	2b00      	cmp	r3, #0
 8010714:	d02f      	beq.n	8010776 <xQueueReceiveFromISR+0xf6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8010716:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010718:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801071c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8010720:	68b9      	ldr	r1, [r7, #8]
 8010722:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010724:	f000 f8dc 	bl	80108e0 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8010728:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801072a:	1e5a      	subs	r2, r3, #1
 801072c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801072e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8010730:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8010734:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010738:	d112      	bne.n	8010760 <xQueueReceiveFromISR+0xe0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801073a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801073c:	691b      	ldr	r3, [r3, #16]
 801073e:	2b00      	cmp	r3, #0
 8010740:	d016      	beq.n	8010770 <xQueueReceiveFromISR+0xf0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010742:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010744:	3310      	adds	r3, #16
 8010746:	4618      	mov	r0, r3
 8010748:	f000 fed8 	bl	80114fc <xTaskRemoveFromEventList>
 801074c:	4603      	mov	r3, r0
 801074e:	2b00      	cmp	r3, #0
 8010750:	d00e      	beq.n	8010770 <xQueueReceiveFromISR+0xf0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8010752:	687b      	ldr	r3, [r7, #4]
 8010754:	2b00      	cmp	r3, #0
 8010756:	d00b      	beq.n	8010770 <xQueueReceiveFromISR+0xf0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8010758:	687b      	ldr	r3, [r7, #4]
 801075a:	2201      	movs	r2, #1
 801075c:	601a      	str	r2, [r3, #0]
 801075e:	e007      	b.n	8010770 <xQueueReceiveFromISR+0xf0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8010760:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010764:	3301      	adds	r3, #1
 8010766:	b2db      	uxtb	r3, r3
 8010768:	b25a      	sxtb	r2, r3
 801076a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801076c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8010770:	2301      	movs	r3, #1
 8010772:	637b      	str	r3, [r7, #52]	@ 0x34
 8010774:	e001      	b.n	801077a <xQueueReceiveFromISR+0xfa>
		}
		else
		{
			xReturn = pdFAIL;
 8010776:	2300      	movs	r3, #0
 8010778:	637b      	str	r3, [r7, #52]	@ 0x34
 801077a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801077c:	613b      	str	r3, [r7, #16]
	__asm volatile
 801077e:	693b      	ldr	r3, [r7, #16]
 8010780:	f383 8811 	msr	BASEPRI, r3
}
 8010784:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8010786:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8010788:	4618      	mov	r0, r3
 801078a:	3738      	adds	r7, #56	@ 0x38
 801078c:	46bd      	mov	sp, r7
 801078e:	bd80      	pop	{r7, pc}

08010790 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8010790:	b580      	push	{r7, lr}
 8010792:	b084      	sub	sp, #16
 8010794:	af00      	add	r7, sp, #0
 8010796:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8010798:	687b      	ldr	r3, [r7, #4]
 801079a:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 801079c:	68fb      	ldr	r3, [r7, #12]
 801079e:	2b00      	cmp	r3, #0
 80107a0:	d10d      	bne.n	80107be <vQueueDelete+0x2e>
	__asm volatile
 80107a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80107a6:	b672      	cpsid	i
 80107a8:	f383 8811 	msr	BASEPRI, r3
 80107ac:	f3bf 8f6f 	isb	sy
 80107b0:	f3bf 8f4f 	dsb	sy
 80107b4:	b662      	cpsie	i
 80107b6:	60bb      	str	r3, [r7, #8]
}
 80107b8:	bf00      	nop
 80107ba:	bf00      	nop
 80107bc:	e7fd      	b.n	80107ba <vQueueDelete+0x2a>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 80107be:	68f8      	ldr	r0, [r7, #12]
 80107c0:	f000 f95e 	bl	8010a80 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80107c4:	68fb      	ldr	r3, [r7, #12]
 80107c6:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 80107ca:	2b00      	cmp	r3, #0
 80107cc:	d102      	bne.n	80107d4 <vQueueDelete+0x44>
		{
			vPortFree( pxQueue );
 80107ce:	68f8      	ldr	r0, [r7, #12]
 80107d0:	f002 f9e0 	bl	8012b94 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 80107d4:	bf00      	nop
 80107d6:	3710      	adds	r7, #16
 80107d8:	46bd      	mov	sp, r7
 80107da:	bd80      	pop	{r7, pc}

080107dc <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80107dc:	b480      	push	{r7}
 80107de:	b085      	sub	sp, #20
 80107e0:	af00      	add	r7, sp, #0
 80107e2:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80107e4:	687b      	ldr	r3, [r7, #4]
 80107e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80107e8:	2b00      	cmp	r3, #0
 80107ea:	d006      	beq.n	80107fa <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80107ec:	687b      	ldr	r3, [r7, #4]
 80107ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80107f0:	681b      	ldr	r3, [r3, #0]
 80107f2:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 80107f6:	60fb      	str	r3, [r7, #12]
 80107f8:	e001      	b.n	80107fe <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80107fa:	2300      	movs	r3, #0
 80107fc:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80107fe:	68fb      	ldr	r3, [r7, #12]
	}
 8010800:	4618      	mov	r0, r3
 8010802:	3714      	adds	r7, #20
 8010804:	46bd      	mov	sp, r7
 8010806:	f85d 7b04 	ldr.w	r7, [sp], #4
 801080a:	4770      	bx	lr

0801080c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 801080c:	b580      	push	{r7, lr}
 801080e:	b086      	sub	sp, #24
 8010810:	af00      	add	r7, sp, #0
 8010812:	60f8      	str	r0, [r7, #12]
 8010814:	60b9      	str	r1, [r7, #8]
 8010816:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8010818:	2300      	movs	r3, #0
 801081a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801081c:	68fb      	ldr	r3, [r7, #12]
 801081e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010820:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8010822:	68fb      	ldr	r3, [r7, #12]
 8010824:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010826:	2b00      	cmp	r3, #0
 8010828:	d10d      	bne.n	8010846 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801082a:	68fb      	ldr	r3, [r7, #12]
 801082c:	681b      	ldr	r3, [r3, #0]
 801082e:	2b00      	cmp	r3, #0
 8010830:	d14d      	bne.n	80108ce <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8010832:	68fb      	ldr	r3, [r7, #12]
 8010834:	689b      	ldr	r3, [r3, #8]
 8010836:	4618      	mov	r0, r3
 8010838:	f001 f8c4 	bl	80119c4 <xTaskPriorityDisinherit>
 801083c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 801083e:	68fb      	ldr	r3, [r7, #12]
 8010840:	2200      	movs	r2, #0
 8010842:	609a      	str	r2, [r3, #8]
 8010844:	e043      	b.n	80108ce <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8010846:	687b      	ldr	r3, [r7, #4]
 8010848:	2b00      	cmp	r3, #0
 801084a:	d119      	bne.n	8010880 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 801084c:	68fb      	ldr	r3, [r7, #12]
 801084e:	6858      	ldr	r0, [r3, #4]
 8010850:	68fb      	ldr	r3, [r7, #12]
 8010852:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010854:	461a      	mov	r2, r3
 8010856:	68b9      	ldr	r1, [r7, #8]
 8010858:	f00d fe55 	bl	801e506 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 801085c:	68fb      	ldr	r3, [r7, #12]
 801085e:	685a      	ldr	r2, [r3, #4]
 8010860:	68fb      	ldr	r3, [r7, #12]
 8010862:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010864:	441a      	add	r2, r3
 8010866:	68fb      	ldr	r3, [r7, #12]
 8010868:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801086a:	68fb      	ldr	r3, [r7, #12]
 801086c:	685a      	ldr	r2, [r3, #4]
 801086e:	68fb      	ldr	r3, [r7, #12]
 8010870:	689b      	ldr	r3, [r3, #8]
 8010872:	429a      	cmp	r2, r3
 8010874:	d32b      	bcc.n	80108ce <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8010876:	68fb      	ldr	r3, [r7, #12]
 8010878:	681a      	ldr	r2, [r3, #0]
 801087a:	68fb      	ldr	r3, [r7, #12]
 801087c:	605a      	str	r2, [r3, #4]
 801087e:	e026      	b.n	80108ce <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8010880:	68fb      	ldr	r3, [r7, #12]
 8010882:	68d8      	ldr	r0, [r3, #12]
 8010884:	68fb      	ldr	r3, [r7, #12]
 8010886:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010888:	461a      	mov	r2, r3
 801088a:	68b9      	ldr	r1, [r7, #8]
 801088c:	f00d fe3b 	bl	801e506 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8010890:	68fb      	ldr	r3, [r7, #12]
 8010892:	68da      	ldr	r2, [r3, #12]
 8010894:	68fb      	ldr	r3, [r7, #12]
 8010896:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010898:	425b      	negs	r3, r3
 801089a:	441a      	add	r2, r3
 801089c:	68fb      	ldr	r3, [r7, #12]
 801089e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80108a0:	68fb      	ldr	r3, [r7, #12]
 80108a2:	68da      	ldr	r2, [r3, #12]
 80108a4:	68fb      	ldr	r3, [r7, #12]
 80108a6:	681b      	ldr	r3, [r3, #0]
 80108a8:	429a      	cmp	r2, r3
 80108aa:	d207      	bcs.n	80108bc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80108ac:	68fb      	ldr	r3, [r7, #12]
 80108ae:	689a      	ldr	r2, [r3, #8]
 80108b0:	68fb      	ldr	r3, [r7, #12]
 80108b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80108b4:	425b      	negs	r3, r3
 80108b6:	441a      	add	r2, r3
 80108b8:	68fb      	ldr	r3, [r7, #12]
 80108ba:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80108bc:	687b      	ldr	r3, [r7, #4]
 80108be:	2b02      	cmp	r3, #2
 80108c0:	d105      	bne.n	80108ce <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80108c2:	693b      	ldr	r3, [r7, #16]
 80108c4:	2b00      	cmp	r3, #0
 80108c6:	d002      	beq.n	80108ce <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80108c8:	693b      	ldr	r3, [r7, #16]
 80108ca:	3b01      	subs	r3, #1
 80108cc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80108ce:	693b      	ldr	r3, [r7, #16]
 80108d0:	1c5a      	adds	r2, r3, #1
 80108d2:	68fb      	ldr	r3, [r7, #12]
 80108d4:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80108d6:	697b      	ldr	r3, [r7, #20]
}
 80108d8:	4618      	mov	r0, r3
 80108da:	3718      	adds	r7, #24
 80108dc:	46bd      	mov	sp, r7
 80108de:	bd80      	pop	{r7, pc}

080108e0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80108e0:	b580      	push	{r7, lr}
 80108e2:	b082      	sub	sp, #8
 80108e4:	af00      	add	r7, sp, #0
 80108e6:	6078      	str	r0, [r7, #4]
 80108e8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80108ea:	687b      	ldr	r3, [r7, #4]
 80108ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80108ee:	2b00      	cmp	r3, #0
 80108f0:	d018      	beq.n	8010924 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80108f2:	687b      	ldr	r3, [r7, #4]
 80108f4:	68da      	ldr	r2, [r3, #12]
 80108f6:	687b      	ldr	r3, [r7, #4]
 80108f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80108fa:	441a      	add	r2, r3
 80108fc:	687b      	ldr	r3, [r7, #4]
 80108fe:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8010900:	687b      	ldr	r3, [r7, #4]
 8010902:	68da      	ldr	r2, [r3, #12]
 8010904:	687b      	ldr	r3, [r7, #4]
 8010906:	689b      	ldr	r3, [r3, #8]
 8010908:	429a      	cmp	r2, r3
 801090a:	d303      	bcc.n	8010914 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 801090c:	687b      	ldr	r3, [r7, #4]
 801090e:	681a      	ldr	r2, [r3, #0]
 8010910:	687b      	ldr	r3, [r7, #4]
 8010912:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8010914:	687b      	ldr	r3, [r7, #4]
 8010916:	68d9      	ldr	r1, [r3, #12]
 8010918:	687b      	ldr	r3, [r7, #4]
 801091a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801091c:	461a      	mov	r2, r3
 801091e:	6838      	ldr	r0, [r7, #0]
 8010920:	f00d fdf1 	bl	801e506 <memcpy>
	}
}
 8010924:	bf00      	nop
 8010926:	3708      	adds	r7, #8
 8010928:	46bd      	mov	sp, r7
 801092a:	bd80      	pop	{r7, pc}

0801092c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 801092c:	b580      	push	{r7, lr}
 801092e:	b084      	sub	sp, #16
 8010930:	af00      	add	r7, sp, #0
 8010932:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8010934:	f001 ff32 	bl	801279c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8010938:	687b      	ldr	r3, [r7, #4]
 801093a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801093e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8010940:	e011      	b.n	8010966 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010942:	687b      	ldr	r3, [r7, #4]
 8010944:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010946:	2b00      	cmp	r3, #0
 8010948:	d012      	beq.n	8010970 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801094a:	687b      	ldr	r3, [r7, #4]
 801094c:	3324      	adds	r3, #36	@ 0x24
 801094e:	4618      	mov	r0, r3
 8010950:	f000 fdd4 	bl	80114fc <xTaskRemoveFromEventList>
 8010954:	4603      	mov	r3, r0
 8010956:	2b00      	cmp	r3, #0
 8010958:	d001      	beq.n	801095e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 801095a:	f000 feb3 	bl	80116c4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 801095e:	7bfb      	ldrb	r3, [r7, #15]
 8010960:	3b01      	subs	r3, #1
 8010962:	b2db      	uxtb	r3, r3
 8010964:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8010966:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801096a:	2b00      	cmp	r3, #0
 801096c:	dce9      	bgt.n	8010942 <prvUnlockQueue+0x16>
 801096e:	e000      	b.n	8010972 <prvUnlockQueue+0x46>
					break;
 8010970:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8010972:	687b      	ldr	r3, [r7, #4]
 8010974:	22ff      	movs	r2, #255	@ 0xff
 8010976:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 801097a:	f001 ff45 	bl	8012808 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 801097e:	f001 ff0d 	bl	801279c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8010982:	687b      	ldr	r3, [r7, #4]
 8010984:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8010988:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 801098a:	e011      	b.n	80109b0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801098c:	687b      	ldr	r3, [r7, #4]
 801098e:	691b      	ldr	r3, [r3, #16]
 8010990:	2b00      	cmp	r3, #0
 8010992:	d012      	beq.n	80109ba <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010994:	687b      	ldr	r3, [r7, #4]
 8010996:	3310      	adds	r3, #16
 8010998:	4618      	mov	r0, r3
 801099a:	f000 fdaf 	bl	80114fc <xTaskRemoveFromEventList>
 801099e:	4603      	mov	r3, r0
 80109a0:	2b00      	cmp	r3, #0
 80109a2:	d001      	beq.n	80109a8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80109a4:	f000 fe8e 	bl	80116c4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80109a8:	7bbb      	ldrb	r3, [r7, #14]
 80109aa:	3b01      	subs	r3, #1
 80109ac:	b2db      	uxtb	r3, r3
 80109ae:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80109b0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80109b4:	2b00      	cmp	r3, #0
 80109b6:	dce9      	bgt.n	801098c <prvUnlockQueue+0x60>
 80109b8:	e000      	b.n	80109bc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80109ba:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80109bc:	687b      	ldr	r3, [r7, #4]
 80109be:	22ff      	movs	r2, #255	@ 0xff
 80109c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80109c4:	f001 ff20 	bl	8012808 <vPortExitCritical>
}
 80109c8:	bf00      	nop
 80109ca:	3710      	adds	r7, #16
 80109cc:	46bd      	mov	sp, r7
 80109ce:	bd80      	pop	{r7, pc}

080109d0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80109d0:	b580      	push	{r7, lr}
 80109d2:	b084      	sub	sp, #16
 80109d4:	af00      	add	r7, sp, #0
 80109d6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80109d8:	f001 fee0 	bl	801279c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80109dc:	687b      	ldr	r3, [r7, #4]
 80109de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80109e0:	2b00      	cmp	r3, #0
 80109e2:	d102      	bne.n	80109ea <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80109e4:	2301      	movs	r3, #1
 80109e6:	60fb      	str	r3, [r7, #12]
 80109e8:	e001      	b.n	80109ee <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80109ea:	2300      	movs	r3, #0
 80109ec:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80109ee:	f001 ff0b 	bl	8012808 <vPortExitCritical>

	return xReturn;
 80109f2:	68fb      	ldr	r3, [r7, #12]
}
 80109f4:	4618      	mov	r0, r3
 80109f6:	3710      	adds	r7, #16
 80109f8:	46bd      	mov	sp, r7
 80109fa:	bd80      	pop	{r7, pc}

080109fc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80109fc:	b580      	push	{r7, lr}
 80109fe:	b084      	sub	sp, #16
 8010a00:	af00      	add	r7, sp, #0
 8010a02:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8010a04:	f001 feca 	bl	801279c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8010a08:	687b      	ldr	r3, [r7, #4]
 8010a0a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8010a0c:	687b      	ldr	r3, [r7, #4]
 8010a0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010a10:	429a      	cmp	r2, r3
 8010a12:	d102      	bne.n	8010a1a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8010a14:	2301      	movs	r3, #1
 8010a16:	60fb      	str	r3, [r7, #12]
 8010a18:	e001      	b.n	8010a1e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8010a1a:	2300      	movs	r3, #0
 8010a1c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8010a1e:	f001 fef3 	bl	8012808 <vPortExitCritical>

	return xReturn;
 8010a22:	68fb      	ldr	r3, [r7, #12]
}
 8010a24:	4618      	mov	r0, r3
 8010a26:	3710      	adds	r7, #16
 8010a28:	46bd      	mov	sp, r7
 8010a2a:	bd80      	pop	{r7, pc}

08010a2c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8010a2c:	b480      	push	{r7}
 8010a2e:	b085      	sub	sp, #20
 8010a30:	af00      	add	r7, sp, #0
 8010a32:	6078      	str	r0, [r7, #4]
 8010a34:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8010a36:	2300      	movs	r3, #0
 8010a38:	60fb      	str	r3, [r7, #12]
 8010a3a:	e014      	b.n	8010a66 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8010a3c:	4a0f      	ldr	r2, [pc, #60]	@ (8010a7c <vQueueAddToRegistry+0x50>)
 8010a3e:	68fb      	ldr	r3, [r7, #12]
 8010a40:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8010a44:	2b00      	cmp	r3, #0
 8010a46:	d10b      	bne.n	8010a60 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8010a48:	490c      	ldr	r1, [pc, #48]	@ (8010a7c <vQueueAddToRegistry+0x50>)
 8010a4a:	68fb      	ldr	r3, [r7, #12]
 8010a4c:	683a      	ldr	r2, [r7, #0]
 8010a4e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8010a52:	4a0a      	ldr	r2, [pc, #40]	@ (8010a7c <vQueueAddToRegistry+0x50>)
 8010a54:	68fb      	ldr	r3, [r7, #12]
 8010a56:	00db      	lsls	r3, r3, #3
 8010a58:	4413      	add	r3, r2
 8010a5a:	687a      	ldr	r2, [r7, #4]
 8010a5c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8010a5e:	e006      	b.n	8010a6e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8010a60:	68fb      	ldr	r3, [r7, #12]
 8010a62:	3301      	adds	r3, #1
 8010a64:	60fb      	str	r3, [r7, #12]
 8010a66:	68fb      	ldr	r3, [r7, #12]
 8010a68:	2b07      	cmp	r3, #7
 8010a6a:	d9e7      	bls.n	8010a3c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8010a6c:	bf00      	nop
 8010a6e:	bf00      	nop
 8010a70:	3714      	adds	r7, #20
 8010a72:	46bd      	mov	sp, r7
 8010a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a78:	4770      	bx	lr
 8010a7a:	bf00      	nop
 8010a7c:	2000b024 	.word	0x2000b024

08010a80 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8010a80:	b480      	push	{r7}
 8010a82:	b085      	sub	sp, #20
 8010a84:	af00      	add	r7, sp, #0
 8010a86:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8010a88:	2300      	movs	r3, #0
 8010a8a:	60fb      	str	r3, [r7, #12]
 8010a8c:	e016      	b.n	8010abc <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8010a8e:	4a10      	ldr	r2, [pc, #64]	@ (8010ad0 <vQueueUnregisterQueue+0x50>)
 8010a90:	68fb      	ldr	r3, [r7, #12]
 8010a92:	00db      	lsls	r3, r3, #3
 8010a94:	4413      	add	r3, r2
 8010a96:	685b      	ldr	r3, [r3, #4]
 8010a98:	687a      	ldr	r2, [r7, #4]
 8010a9a:	429a      	cmp	r2, r3
 8010a9c:	d10b      	bne.n	8010ab6 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8010a9e:	4a0c      	ldr	r2, [pc, #48]	@ (8010ad0 <vQueueUnregisterQueue+0x50>)
 8010aa0:	68fb      	ldr	r3, [r7, #12]
 8010aa2:	2100      	movs	r1, #0
 8010aa4:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8010aa8:	4a09      	ldr	r2, [pc, #36]	@ (8010ad0 <vQueueUnregisterQueue+0x50>)
 8010aaa:	68fb      	ldr	r3, [r7, #12]
 8010aac:	00db      	lsls	r3, r3, #3
 8010aae:	4413      	add	r3, r2
 8010ab0:	2200      	movs	r2, #0
 8010ab2:	605a      	str	r2, [r3, #4]
				break;
 8010ab4:	e006      	b.n	8010ac4 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8010ab6:	68fb      	ldr	r3, [r7, #12]
 8010ab8:	3301      	adds	r3, #1
 8010aba:	60fb      	str	r3, [r7, #12]
 8010abc:	68fb      	ldr	r3, [r7, #12]
 8010abe:	2b07      	cmp	r3, #7
 8010ac0:	d9e5      	bls.n	8010a8e <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8010ac2:	bf00      	nop
 8010ac4:	bf00      	nop
 8010ac6:	3714      	adds	r7, #20
 8010ac8:	46bd      	mov	sp, r7
 8010aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ace:	4770      	bx	lr
 8010ad0:	2000b024 	.word	0x2000b024

08010ad4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8010ad4:	b580      	push	{r7, lr}
 8010ad6:	b086      	sub	sp, #24
 8010ad8:	af00      	add	r7, sp, #0
 8010ada:	60f8      	str	r0, [r7, #12]
 8010adc:	60b9      	str	r1, [r7, #8]
 8010ade:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8010ae0:	68fb      	ldr	r3, [r7, #12]
 8010ae2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8010ae4:	f001 fe5a 	bl	801279c <vPortEnterCritical>
 8010ae8:	697b      	ldr	r3, [r7, #20]
 8010aea:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8010aee:	b25b      	sxtb	r3, r3
 8010af0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010af4:	d103      	bne.n	8010afe <vQueueWaitForMessageRestricted+0x2a>
 8010af6:	697b      	ldr	r3, [r7, #20]
 8010af8:	2200      	movs	r2, #0
 8010afa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8010afe:	697b      	ldr	r3, [r7, #20]
 8010b00:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8010b04:	b25b      	sxtb	r3, r3
 8010b06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010b0a:	d103      	bne.n	8010b14 <vQueueWaitForMessageRestricted+0x40>
 8010b0c:	697b      	ldr	r3, [r7, #20]
 8010b0e:	2200      	movs	r2, #0
 8010b10:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8010b14:	f001 fe78 	bl	8012808 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8010b18:	697b      	ldr	r3, [r7, #20]
 8010b1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010b1c:	2b00      	cmp	r3, #0
 8010b1e:	d106      	bne.n	8010b2e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8010b20:	697b      	ldr	r3, [r7, #20]
 8010b22:	3324      	adds	r3, #36	@ 0x24
 8010b24:	687a      	ldr	r2, [r7, #4]
 8010b26:	68b9      	ldr	r1, [r7, #8]
 8010b28:	4618      	mov	r0, r3
 8010b2a:	f000 fcb9 	bl	80114a0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8010b2e:	6978      	ldr	r0, [r7, #20]
 8010b30:	f7ff fefc 	bl	801092c <prvUnlockQueue>
	}
 8010b34:	bf00      	nop
 8010b36:	3718      	adds	r7, #24
 8010b38:	46bd      	mov	sp, r7
 8010b3a:	bd80      	pop	{r7, pc}

08010b3c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8010b3c:	b580      	push	{r7, lr}
 8010b3e:	b08e      	sub	sp, #56	@ 0x38
 8010b40:	af04      	add	r7, sp, #16
 8010b42:	60f8      	str	r0, [r7, #12]
 8010b44:	60b9      	str	r1, [r7, #8]
 8010b46:	607a      	str	r2, [r7, #4]
 8010b48:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8010b4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010b4c:	2b00      	cmp	r3, #0
 8010b4e:	d10d      	bne.n	8010b6c <xTaskCreateStatic+0x30>
	__asm volatile
 8010b50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010b54:	b672      	cpsid	i
 8010b56:	f383 8811 	msr	BASEPRI, r3
 8010b5a:	f3bf 8f6f 	isb	sy
 8010b5e:	f3bf 8f4f 	dsb	sy
 8010b62:	b662      	cpsie	i
 8010b64:	623b      	str	r3, [r7, #32]
}
 8010b66:	bf00      	nop
 8010b68:	bf00      	nop
 8010b6a:	e7fd      	b.n	8010b68 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 8010b6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010b6e:	2b00      	cmp	r3, #0
 8010b70:	d10d      	bne.n	8010b8e <xTaskCreateStatic+0x52>
	__asm volatile
 8010b72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010b76:	b672      	cpsid	i
 8010b78:	f383 8811 	msr	BASEPRI, r3
 8010b7c:	f3bf 8f6f 	isb	sy
 8010b80:	f3bf 8f4f 	dsb	sy
 8010b84:	b662      	cpsie	i
 8010b86:	61fb      	str	r3, [r7, #28]
}
 8010b88:	bf00      	nop
 8010b8a:	bf00      	nop
 8010b8c:	e7fd      	b.n	8010b8a <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8010b8e:	23a8      	movs	r3, #168	@ 0xa8
 8010b90:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8010b92:	693b      	ldr	r3, [r7, #16]
 8010b94:	2ba8      	cmp	r3, #168	@ 0xa8
 8010b96:	d00d      	beq.n	8010bb4 <xTaskCreateStatic+0x78>
	__asm volatile
 8010b98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010b9c:	b672      	cpsid	i
 8010b9e:	f383 8811 	msr	BASEPRI, r3
 8010ba2:	f3bf 8f6f 	isb	sy
 8010ba6:	f3bf 8f4f 	dsb	sy
 8010baa:	b662      	cpsie	i
 8010bac:	61bb      	str	r3, [r7, #24]
}
 8010bae:	bf00      	nop
 8010bb0:	bf00      	nop
 8010bb2:	e7fd      	b.n	8010bb0 <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8010bb4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8010bb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010bb8:	2b00      	cmp	r3, #0
 8010bba:	d01e      	beq.n	8010bfa <xTaskCreateStatic+0xbe>
 8010bbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010bbe:	2b00      	cmp	r3, #0
 8010bc0:	d01b      	beq.n	8010bfa <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8010bc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010bc4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8010bc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010bc8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010bca:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8010bcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010bce:	2202      	movs	r2, #2
 8010bd0:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8010bd4:	2300      	movs	r3, #0
 8010bd6:	9303      	str	r3, [sp, #12]
 8010bd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010bda:	9302      	str	r3, [sp, #8]
 8010bdc:	f107 0314 	add.w	r3, r7, #20
 8010be0:	9301      	str	r3, [sp, #4]
 8010be2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010be4:	9300      	str	r3, [sp, #0]
 8010be6:	683b      	ldr	r3, [r7, #0]
 8010be8:	687a      	ldr	r2, [r7, #4]
 8010bea:	68b9      	ldr	r1, [r7, #8]
 8010bec:	68f8      	ldr	r0, [r7, #12]
 8010bee:	f000 f851 	bl	8010c94 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8010bf2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8010bf4:	f000 f8f8 	bl	8010de8 <prvAddNewTaskToReadyList>
 8010bf8:	e001      	b.n	8010bfe <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 8010bfa:	2300      	movs	r3, #0
 8010bfc:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8010bfe:	697b      	ldr	r3, [r7, #20]
	}
 8010c00:	4618      	mov	r0, r3
 8010c02:	3728      	adds	r7, #40	@ 0x28
 8010c04:	46bd      	mov	sp, r7
 8010c06:	bd80      	pop	{r7, pc}

08010c08 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8010c08:	b580      	push	{r7, lr}
 8010c0a:	b08c      	sub	sp, #48	@ 0x30
 8010c0c:	af04      	add	r7, sp, #16
 8010c0e:	60f8      	str	r0, [r7, #12]
 8010c10:	60b9      	str	r1, [r7, #8]
 8010c12:	603b      	str	r3, [r7, #0]
 8010c14:	4613      	mov	r3, r2
 8010c16:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8010c18:	88fb      	ldrh	r3, [r7, #6]
 8010c1a:	009b      	lsls	r3, r3, #2
 8010c1c:	4618      	mov	r0, r3
 8010c1e:	f001 feeb 	bl	80129f8 <pvPortMalloc>
 8010c22:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8010c24:	697b      	ldr	r3, [r7, #20]
 8010c26:	2b00      	cmp	r3, #0
 8010c28:	d00e      	beq.n	8010c48 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8010c2a:	20a8      	movs	r0, #168	@ 0xa8
 8010c2c:	f001 fee4 	bl	80129f8 <pvPortMalloc>
 8010c30:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8010c32:	69fb      	ldr	r3, [r7, #28]
 8010c34:	2b00      	cmp	r3, #0
 8010c36:	d003      	beq.n	8010c40 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8010c38:	69fb      	ldr	r3, [r7, #28]
 8010c3a:	697a      	ldr	r2, [r7, #20]
 8010c3c:	631a      	str	r2, [r3, #48]	@ 0x30
 8010c3e:	e005      	b.n	8010c4c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8010c40:	6978      	ldr	r0, [r7, #20]
 8010c42:	f001 ffa7 	bl	8012b94 <vPortFree>
 8010c46:	e001      	b.n	8010c4c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8010c48:	2300      	movs	r3, #0
 8010c4a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8010c4c:	69fb      	ldr	r3, [r7, #28]
 8010c4e:	2b00      	cmp	r3, #0
 8010c50:	d017      	beq.n	8010c82 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8010c52:	69fb      	ldr	r3, [r7, #28]
 8010c54:	2200      	movs	r2, #0
 8010c56:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8010c5a:	88fa      	ldrh	r2, [r7, #6]
 8010c5c:	2300      	movs	r3, #0
 8010c5e:	9303      	str	r3, [sp, #12]
 8010c60:	69fb      	ldr	r3, [r7, #28]
 8010c62:	9302      	str	r3, [sp, #8]
 8010c64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010c66:	9301      	str	r3, [sp, #4]
 8010c68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010c6a:	9300      	str	r3, [sp, #0]
 8010c6c:	683b      	ldr	r3, [r7, #0]
 8010c6e:	68b9      	ldr	r1, [r7, #8]
 8010c70:	68f8      	ldr	r0, [r7, #12]
 8010c72:	f000 f80f 	bl	8010c94 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8010c76:	69f8      	ldr	r0, [r7, #28]
 8010c78:	f000 f8b6 	bl	8010de8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8010c7c:	2301      	movs	r3, #1
 8010c7e:	61bb      	str	r3, [r7, #24]
 8010c80:	e002      	b.n	8010c88 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8010c82:	f04f 33ff 	mov.w	r3, #4294967295
 8010c86:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8010c88:	69bb      	ldr	r3, [r7, #24]
	}
 8010c8a:	4618      	mov	r0, r3
 8010c8c:	3720      	adds	r7, #32
 8010c8e:	46bd      	mov	sp, r7
 8010c90:	bd80      	pop	{r7, pc}
	...

08010c94 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8010c94:	b580      	push	{r7, lr}
 8010c96:	b088      	sub	sp, #32
 8010c98:	af00      	add	r7, sp, #0
 8010c9a:	60f8      	str	r0, [r7, #12]
 8010c9c:	60b9      	str	r1, [r7, #8]
 8010c9e:	607a      	str	r2, [r7, #4]
 8010ca0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8010ca2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010ca4:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8010ca6:	687b      	ldr	r3, [r7, #4]
 8010ca8:	009b      	lsls	r3, r3, #2
 8010caa:	461a      	mov	r2, r3
 8010cac:	21a5      	movs	r1, #165	@ 0xa5
 8010cae:	f00d fb56 	bl	801e35e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8010cb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010cb4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8010cb6:	6879      	ldr	r1, [r7, #4]
 8010cb8:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8010cbc:	440b      	add	r3, r1
 8010cbe:	009b      	lsls	r3, r3, #2
 8010cc0:	4413      	add	r3, r2
 8010cc2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8010cc4:	69bb      	ldr	r3, [r7, #24]
 8010cc6:	f023 0307 	bic.w	r3, r3, #7
 8010cca:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8010ccc:	69bb      	ldr	r3, [r7, #24]
 8010cce:	f003 0307 	and.w	r3, r3, #7
 8010cd2:	2b00      	cmp	r3, #0
 8010cd4:	d00d      	beq.n	8010cf2 <prvInitialiseNewTask+0x5e>
	__asm volatile
 8010cd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010cda:	b672      	cpsid	i
 8010cdc:	f383 8811 	msr	BASEPRI, r3
 8010ce0:	f3bf 8f6f 	isb	sy
 8010ce4:	f3bf 8f4f 	dsb	sy
 8010ce8:	b662      	cpsie	i
 8010cea:	617b      	str	r3, [r7, #20]
}
 8010cec:	bf00      	nop
 8010cee:	bf00      	nop
 8010cf0:	e7fd      	b.n	8010cee <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8010cf2:	68bb      	ldr	r3, [r7, #8]
 8010cf4:	2b00      	cmp	r3, #0
 8010cf6:	d01f      	beq.n	8010d38 <prvInitialiseNewTask+0xa4>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8010cf8:	2300      	movs	r3, #0
 8010cfa:	61fb      	str	r3, [r7, #28]
 8010cfc:	e012      	b.n	8010d24 <prvInitialiseNewTask+0x90>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8010cfe:	68ba      	ldr	r2, [r7, #8]
 8010d00:	69fb      	ldr	r3, [r7, #28]
 8010d02:	4413      	add	r3, r2
 8010d04:	7819      	ldrb	r1, [r3, #0]
 8010d06:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010d08:	69fb      	ldr	r3, [r7, #28]
 8010d0a:	4413      	add	r3, r2
 8010d0c:	3334      	adds	r3, #52	@ 0x34
 8010d0e:	460a      	mov	r2, r1
 8010d10:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8010d12:	68ba      	ldr	r2, [r7, #8]
 8010d14:	69fb      	ldr	r3, [r7, #28]
 8010d16:	4413      	add	r3, r2
 8010d18:	781b      	ldrb	r3, [r3, #0]
 8010d1a:	2b00      	cmp	r3, #0
 8010d1c:	d006      	beq.n	8010d2c <prvInitialiseNewTask+0x98>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8010d1e:	69fb      	ldr	r3, [r7, #28]
 8010d20:	3301      	adds	r3, #1
 8010d22:	61fb      	str	r3, [r7, #28]
 8010d24:	69fb      	ldr	r3, [r7, #28]
 8010d26:	2b0f      	cmp	r3, #15
 8010d28:	d9e9      	bls.n	8010cfe <prvInitialiseNewTask+0x6a>
 8010d2a:	e000      	b.n	8010d2e <prvInitialiseNewTask+0x9a>
			{
				break;
 8010d2c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8010d2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d30:	2200      	movs	r2, #0
 8010d32:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8010d36:	e003      	b.n	8010d40 <prvInitialiseNewTask+0xac>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8010d38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d3a:	2200      	movs	r2, #0
 8010d3c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8010d40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010d42:	2b37      	cmp	r3, #55	@ 0x37
 8010d44:	d901      	bls.n	8010d4a <prvInitialiseNewTask+0xb6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8010d46:	2337      	movs	r3, #55	@ 0x37
 8010d48:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8010d4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d4c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010d4e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8010d50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d52:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010d54:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8010d56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d58:	2200      	movs	r2, #0
 8010d5a:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8010d5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d5e:	3304      	adds	r3, #4
 8010d60:	4618      	mov	r0, r3
 8010d62:	f7fe fd27 	bl	800f7b4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8010d66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d68:	3318      	adds	r3, #24
 8010d6a:	4618      	mov	r0, r3
 8010d6c:	f7fe fd22 	bl	800f7b4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8010d70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d72:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010d74:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010d76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010d78:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8010d7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d7e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8010d80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d82:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010d84:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8010d86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d88:	2200      	movs	r2, #0
 8010d8a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8010d8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d90:	2200      	movs	r2, #0
 8010d92:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8010d96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d98:	3354      	adds	r3, #84	@ 0x54
 8010d9a:	224c      	movs	r2, #76	@ 0x4c
 8010d9c:	2100      	movs	r1, #0
 8010d9e:	4618      	mov	r0, r3
 8010da0:	f00d fadd 	bl	801e35e <memset>
 8010da4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010da6:	4a0d      	ldr	r2, [pc, #52]	@ (8010ddc <prvInitialiseNewTask+0x148>)
 8010da8:	659a      	str	r2, [r3, #88]	@ 0x58
 8010daa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010dac:	4a0c      	ldr	r2, [pc, #48]	@ (8010de0 <prvInitialiseNewTask+0x14c>)
 8010dae:	65da      	str	r2, [r3, #92]	@ 0x5c
 8010db0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010db2:	4a0c      	ldr	r2, [pc, #48]	@ (8010de4 <prvInitialiseNewTask+0x150>)
 8010db4:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8010db6:	683a      	ldr	r2, [r7, #0]
 8010db8:	68f9      	ldr	r1, [r7, #12]
 8010dba:	69b8      	ldr	r0, [r7, #24]
 8010dbc:	f001 fbe2 	bl	8012584 <pxPortInitialiseStack>
 8010dc0:	4602      	mov	r2, r0
 8010dc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010dc4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8010dc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010dc8:	2b00      	cmp	r3, #0
 8010dca:	d002      	beq.n	8010dd2 <prvInitialiseNewTask+0x13e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8010dcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010dce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010dd0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010dd2:	bf00      	nop
 8010dd4:	3720      	adds	r7, #32
 8010dd6:	46bd      	mov	sp, r7
 8010dd8:	bd80      	pop	{r7, pc}
 8010dda:	bf00      	nop
 8010ddc:	20027d20 	.word	0x20027d20
 8010de0:	20027d88 	.word	0x20027d88
 8010de4:	20027df0 	.word	0x20027df0

08010de8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8010de8:	b580      	push	{r7, lr}
 8010dea:	b082      	sub	sp, #8
 8010dec:	af00      	add	r7, sp, #0
 8010dee:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8010df0:	f001 fcd4 	bl	801279c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8010df4:	4b2d      	ldr	r3, [pc, #180]	@ (8010eac <prvAddNewTaskToReadyList+0xc4>)
 8010df6:	681b      	ldr	r3, [r3, #0]
 8010df8:	3301      	adds	r3, #1
 8010dfa:	4a2c      	ldr	r2, [pc, #176]	@ (8010eac <prvAddNewTaskToReadyList+0xc4>)
 8010dfc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8010dfe:	4b2c      	ldr	r3, [pc, #176]	@ (8010eb0 <prvAddNewTaskToReadyList+0xc8>)
 8010e00:	681b      	ldr	r3, [r3, #0]
 8010e02:	2b00      	cmp	r3, #0
 8010e04:	d109      	bne.n	8010e1a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8010e06:	4a2a      	ldr	r2, [pc, #168]	@ (8010eb0 <prvAddNewTaskToReadyList+0xc8>)
 8010e08:	687b      	ldr	r3, [r7, #4]
 8010e0a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8010e0c:	4b27      	ldr	r3, [pc, #156]	@ (8010eac <prvAddNewTaskToReadyList+0xc4>)
 8010e0e:	681b      	ldr	r3, [r3, #0]
 8010e10:	2b01      	cmp	r3, #1
 8010e12:	d110      	bne.n	8010e36 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8010e14:	f000 fc7a 	bl	801170c <prvInitialiseTaskLists>
 8010e18:	e00d      	b.n	8010e36 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8010e1a:	4b26      	ldr	r3, [pc, #152]	@ (8010eb4 <prvAddNewTaskToReadyList+0xcc>)
 8010e1c:	681b      	ldr	r3, [r3, #0]
 8010e1e:	2b00      	cmp	r3, #0
 8010e20:	d109      	bne.n	8010e36 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8010e22:	4b23      	ldr	r3, [pc, #140]	@ (8010eb0 <prvAddNewTaskToReadyList+0xc8>)
 8010e24:	681b      	ldr	r3, [r3, #0]
 8010e26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010e28:	687b      	ldr	r3, [r7, #4]
 8010e2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010e2c:	429a      	cmp	r2, r3
 8010e2e:	d802      	bhi.n	8010e36 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8010e30:	4a1f      	ldr	r2, [pc, #124]	@ (8010eb0 <prvAddNewTaskToReadyList+0xc8>)
 8010e32:	687b      	ldr	r3, [r7, #4]
 8010e34:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8010e36:	4b20      	ldr	r3, [pc, #128]	@ (8010eb8 <prvAddNewTaskToReadyList+0xd0>)
 8010e38:	681b      	ldr	r3, [r3, #0]
 8010e3a:	3301      	adds	r3, #1
 8010e3c:	4a1e      	ldr	r2, [pc, #120]	@ (8010eb8 <prvAddNewTaskToReadyList+0xd0>)
 8010e3e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8010e40:	4b1d      	ldr	r3, [pc, #116]	@ (8010eb8 <prvAddNewTaskToReadyList+0xd0>)
 8010e42:	681a      	ldr	r2, [r3, #0]
 8010e44:	687b      	ldr	r3, [r7, #4]
 8010e46:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8010e48:	687b      	ldr	r3, [r7, #4]
 8010e4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010e4c:	4b1b      	ldr	r3, [pc, #108]	@ (8010ebc <prvAddNewTaskToReadyList+0xd4>)
 8010e4e:	681b      	ldr	r3, [r3, #0]
 8010e50:	429a      	cmp	r2, r3
 8010e52:	d903      	bls.n	8010e5c <prvAddNewTaskToReadyList+0x74>
 8010e54:	687b      	ldr	r3, [r7, #4]
 8010e56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010e58:	4a18      	ldr	r2, [pc, #96]	@ (8010ebc <prvAddNewTaskToReadyList+0xd4>)
 8010e5a:	6013      	str	r3, [r2, #0]
 8010e5c:	687b      	ldr	r3, [r7, #4]
 8010e5e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010e60:	4613      	mov	r3, r2
 8010e62:	009b      	lsls	r3, r3, #2
 8010e64:	4413      	add	r3, r2
 8010e66:	009b      	lsls	r3, r3, #2
 8010e68:	4a15      	ldr	r2, [pc, #84]	@ (8010ec0 <prvAddNewTaskToReadyList+0xd8>)
 8010e6a:	441a      	add	r2, r3
 8010e6c:	687b      	ldr	r3, [r7, #4]
 8010e6e:	3304      	adds	r3, #4
 8010e70:	4619      	mov	r1, r3
 8010e72:	4610      	mov	r0, r2
 8010e74:	f7fe fcab 	bl	800f7ce <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8010e78:	f001 fcc6 	bl	8012808 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8010e7c:	4b0d      	ldr	r3, [pc, #52]	@ (8010eb4 <prvAddNewTaskToReadyList+0xcc>)
 8010e7e:	681b      	ldr	r3, [r3, #0]
 8010e80:	2b00      	cmp	r3, #0
 8010e82:	d00e      	beq.n	8010ea2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8010e84:	4b0a      	ldr	r3, [pc, #40]	@ (8010eb0 <prvAddNewTaskToReadyList+0xc8>)
 8010e86:	681b      	ldr	r3, [r3, #0]
 8010e88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010e8a:	687b      	ldr	r3, [r7, #4]
 8010e8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010e8e:	429a      	cmp	r2, r3
 8010e90:	d207      	bcs.n	8010ea2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8010e92:	4b0c      	ldr	r3, [pc, #48]	@ (8010ec4 <prvAddNewTaskToReadyList+0xdc>)
 8010e94:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010e98:	601a      	str	r2, [r3, #0]
 8010e9a:	f3bf 8f4f 	dsb	sy
 8010e9e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010ea2:	bf00      	nop
 8010ea4:	3708      	adds	r7, #8
 8010ea6:	46bd      	mov	sp, r7
 8010ea8:	bd80      	pop	{r7, pc}
 8010eaa:	bf00      	nop
 8010eac:	2000b538 	.word	0x2000b538
 8010eb0:	2000b064 	.word	0x2000b064
 8010eb4:	2000b544 	.word	0x2000b544
 8010eb8:	2000b554 	.word	0x2000b554
 8010ebc:	2000b540 	.word	0x2000b540
 8010ec0:	2000b068 	.word	0x2000b068
 8010ec4:	e000ed04 	.word	0xe000ed04

08010ec8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8010ec8:	b580      	push	{r7, lr}
 8010eca:	b084      	sub	sp, #16
 8010ecc:	af00      	add	r7, sp, #0
 8010ece:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8010ed0:	2300      	movs	r3, #0
 8010ed2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8010ed4:	687b      	ldr	r3, [r7, #4]
 8010ed6:	2b00      	cmp	r3, #0
 8010ed8:	d01a      	beq.n	8010f10 <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8010eda:	4b15      	ldr	r3, [pc, #84]	@ (8010f30 <vTaskDelay+0x68>)
 8010edc:	681b      	ldr	r3, [r3, #0]
 8010ede:	2b00      	cmp	r3, #0
 8010ee0:	d00d      	beq.n	8010efe <vTaskDelay+0x36>
	__asm volatile
 8010ee2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010ee6:	b672      	cpsid	i
 8010ee8:	f383 8811 	msr	BASEPRI, r3
 8010eec:	f3bf 8f6f 	isb	sy
 8010ef0:	f3bf 8f4f 	dsb	sy
 8010ef4:	b662      	cpsie	i
 8010ef6:	60bb      	str	r3, [r7, #8]
}
 8010ef8:	bf00      	nop
 8010efa:	bf00      	nop
 8010efc:	e7fd      	b.n	8010efa <vTaskDelay+0x32>
			vTaskSuspendAll();
 8010efe:	f000 f88f 	bl	8011020 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8010f02:	2100      	movs	r1, #0
 8010f04:	6878      	ldr	r0, [r7, #4]
 8010f06:	f000 ff81 	bl	8011e0c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8010f0a:	f000 f897 	bl	801103c <xTaskResumeAll>
 8010f0e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8010f10:	68fb      	ldr	r3, [r7, #12]
 8010f12:	2b00      	cmp	r3, #0
 8010f14:	d107      	bne.n	8010f26 <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 8010f16:	4b07      	ldr	r3, [pc, #28]	@ (8010f34 <vTaskDelay+0x6c>)
 8010f18:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010f1c:	601a      	str	r2, [r3, #0]
 8010f1e:	f3bf 8f4f 	dsb	sy
 8010f22:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8010f26:	bf00      	nop
 8010f28:	3710      	adds	r7, #16
 8010f2a:	46bd      	mov	sp, r7
 8010f2c:	bd80      	pop	{r7, pc}
 8010f2e:	bf00      	nop
 8010f30:	2000b560 	.word	0x2000b560
 8010f34:	e000ed04 	.word	0xe000ed04

08010f38 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8010f38:	b580      	push	{r7, lr}
 8010f3a:	b08a      	sub	sp, #40	@ 0x28
 8010f3c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8010f3e:	2300      	movs	r3, #0
 8010f40:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8010f42:	2300      	movs	r3, #0
 8010f44:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8010f46:	463a      	mov	r2, r7
 8010f48:	1d39      	adds	r1, r7, #4
 8010f4a:	f107 0308 	add.w	r3, r7, #8
 8010f4e:	4618      	mov	r0, r3
 8010f50:	f7fe fbdc 	bl	800f70c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8010f54:	6839      	ldr	r1, [r7, #0]
 8010f56:	687b      	ldr	r3, [r7, #4]
 8010f58:	68ba      	ldr	r2, [r7, #8]
 8010f5a:	9202      	str	r2, [sp, #8]
 8010f5c:	9301      	str	r3, [sp, #4]
 8010f5e:	2300      	movs	r3, #0
 8010f60:	9300      	str	r3, [sp, #0]
 8010f62:	2300      	movs	r3, #0
 8010f64:	460a      	mov	r2, r1
 8010f66:	4926      	ldr	r1, [pc, #152]	@ (8011000 <vTaskStartScheduler+0xc8>)
 8010f68:	4826      	ldr	r0, [pc, #152]	@ (8011004 <vTaskStartScheduler+0xcc>)
 8010f6a:	f7ff fde7 	bl	8010b3c <xTaskCreateStatic>
 8010f6e:	4603      	mov	r3, r0
 8010f70:	4a25      	ldr	r2, [pc, #148]	@ (8011008 <vTaskStartScheduler+0xd0>)
 8010f72:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8010f74:	4b24      	ldr	r3, [pc, #144]	@ (8011008 <vTaskStartScheduler+0xd0>)
 8010f76:	681b      	ldr	r3, [r3, #0]
 8010f78:	2b00      	cmp	r3, #0
 8010f7a:	d002      	beq.n	8010f82 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8010f7c:	2301      	movs	r3, #1
 8010f7e:	617b      	str	r3, [r7, #20]
 8010f80:	e001      	b.n	8010f86 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8010f82:	2300      	movs	r3, #0
 8010f84:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8010f86:	697b      	ldr	r3, [r7, #20]
 8010f88:	2b01      	cmp	r3, #1
 8010f8a:	d102      	bne.n	8010f92 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8010f8c:	f000 ff92 	bl	8011eb4 <xTimerCreateTimerTask>
 8010f90:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8010f92:	697b      	ldr	r3, [r7, #20]
 8010f94:	2b01      	cmp	r3, #1
 8010f96:	d11d      	bne.n	8010fd4 <vTaskStartScheduler+0x9c>
	__asm volatile
 8010f98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010f9c:	b672      	cpsid	i
 8010f9e:	f383 8811 	msr	BASEPRI, r3
 8010fa2:	f3bf 8f6f 	isb	sy
 8010fa6:	f3bf 8f4f 	dsb	sy
 8010faa:	b662      	cpsie	i
 8010fac:	613b      	str	r3, [r7, #16]
}
 8010fae:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8010fb0:	4b16      	ldr	r3, [pc, #88]	@ (801100c <vTaskStartScheduler+0xd4>)
 8010fb2:	681b      	ldr	r3, [r3, #0]
 8010fb4:	3354      	adds	r3, #84	@ 0x54
 8010fb6:	4a16      	ldr	r2, [pc, #88]	@ (8011010 <vTaskStartScheduler+0xd8>)
 8010fb8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8010fba:	4b16      	ldr	r3, [pc, #88]	@ (8011014 <vTaskStartScheduler+0xdc>)
 8010fbc:	f04f 32ff 	mov.w	r2, #4294967295
 8010fc0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8010fc2:	4b15      	ldr	r3, [pc, #84]	@ (8011018 <vTaskStartScheduler+0xe0>)
 8010fc4:	2201      	movs	r2, #1
 8010fc6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8010fc8:	4b14      	ldr	r3, [pc, #80]	@ (801101c <vTaskStartScheduler+0xe4>)
 8010fca:	2200      	movs	r2, #0
 8010fcc:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8010fce:	f001 fb67 	bl	80126a0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8010fd2:	e011      	b.n	8010ff8 <vTaskStartScheduler+0xc0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8010fd4:	697b      	ldr	r3, [r7, #20]
 8010fd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010fda:	d10d      	bne.n	8010ff8 <vTaskStartScheduler+0xc0>
	__asm volatile
 8010fdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010fe0:	b672      	cpsid	i
 8010fe2:	f383 8811 	msr	BASEPRI, r3
 8010fe6:	f3bf 8f6f 	isb	sy
 8010fea:	f3bf 8f4f 	dsb	sy
 8010fee:	b662      	cpsie	i
 8010ff0:	60fb      	str	r3, [r7, #12]
}
 8010ff2:	bf00      	nop
 8010ff4:	bf00      	nop
 8010ff6:	e7fd      	b.n	8010ff4 <vTaskStartScheduler+0xbc>
}
 8010ff8:	bf00      	nop
 8010ffa:	3718      	adds	r7, #24
 8010ffc:	46bd      	mov	sp, r7
 8010ffe:	bd80      	pop	{r7, pc}
 8011000:	0801f27c 	.word	0x0801f27c
 8011004:	080116dd 	.word	0x080116dd
 8011008:	2000b55c 	.word	0x2000b55c
 801100c:	2000b064 	.word	0x2000b064
 8011010:	2000003c 	.word	0x2000003c
 8011014:	2000b558 	.word	0x2000b558
 8011018:	2000b544 	.word	0x2000b544
 801101c:	2000b53c 	.word	0x2000b53c

08011020 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8011020:	b480      	push	{r7}
 8011022:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8011024:	4b04      	ldr	r3, [pc, #16]	@ (8011038 <vTaskSuspendAll+0x18>)
 8011026:	681b      	ldr	r3, [r3, #0]
 8011028:	3301      	adds	r3, #1
 801102a:	4a03      	ldr	r2, [pc, #12]	@ (8011038 <vTaskSuspendAll+0x18>)
 801102c:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 801102e:	bf00      	nop
 8011030:	46bd      	mov	sp, r7
 8011032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011036:	4770      	bx	lr
 8011038:	2000b560 	.word	0x2000b560

0801103c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 801103c:	b580      	push	{r7, lr}
 801103e:	b084      	sub	sp, #16
 8011040:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8011042:	2300      	movs	r3, #0
 8011044:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8011046:	2300      	movs	r3, #0
 8011048:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 801104a:	4b43      	ldr	r3, [pc, #268]	@ (8011158 <xTaskResumeAll+0x11c>)
 801104c:	681b      	ldr	r3, [r3, #0]
 801104e:	2b00      	cmp	r3, #0
 8011050:	d10d      	bne.n	801106e <xTaskResumeAll+0x32>
	__asm volatile
 8011052:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011056:	b672      	cpsid	i
 8011058:	f383 8811 	msr	BASEPRI, r3
 801105c:	f3bf 8f6f 	isb	sy
 8011060:	f3bf 8f4f 	dsb	sy
 8011064:	b662      	cpsie	i
 8011066:	603b      	str	r3, [r7, #0]
}
 8011068:	bf00      	nop
 801106a:	bf00      	nop
 801106c:	e7fd      	b.n	801106a <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 801106e:	f001 fb95 	bl	801279c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8011072:	4b39      	ldr	r3, [pc, #228]	@ (8011158 <xTaskResumeAll+0x11c>)
 8011074:	681b      	ldr	r3, [r3, #0]
 8011076:	3b01      	subs	r3, #1
 8011078:	4a37      	ldr	r2, [pc, #220]	@ (8011158 <xTaskResumeAll+0x11c>)
 801107a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801107c:	4b36      	ldr	r3, [pc, #216]	@ (8011158 <xTaskResumeAll+0x11c>)
 801107e:	681b      	ldr	r3, [r3, #0]
 8011080:	2b00      	cmp	r3, #0
 8011082:	d162      	bne.n	801114a <xTaskResumeAll+0x10e>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8011084:	4b35      	ldr	r3, [pc, #212]	@ (801115c <xTaskResumeAll+0x120>)
 8011086:	681b      	ldr	r3, [r3, #0]
 8011088:	2b00      	cmp	r3, #0
 801108a:	d05e      	beq.n	801114a <xTaskResumeAll+0x10e>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 801108c:	e02f      	b.n	80110ee <xTaskResumeAll+0xb2>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801108e:	4b34      	ldr	r3, [pc, #208]	@ (8011160 <xTaskResumeAll+0x124>)
 8011090:	68db      	ldr	r3, [r3, #12]
 8011092:	68db      	ldr	r3, [r3, #12]
 8011094:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8011096:	68fb      	ldr	r3, [r7, #12]
 8011098:	3318      	adds	r3, #24
 801109a:	4618      	mov	r0, r3
 801109c:	f7fe fbf4 	bl	800f888 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80110a0:	68fb      	ldr	r3, [r7, #12]
 80110a2:	3304      	adds	r3, #4
 80110a4:	4618      	mov	r0, r3
 80110a6:	f7fe fbef 	bl	800f888 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80110aa:	68fb      	ldr	r3, [r7, #12]
 80110ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80110ae:	4b2d      	ldr	r3, [pc, #180]	@ (8011164 <xTaskResumeAll+0x128>)
 80110b0:	681b      	ldr	r3, [r3, #0]
 80110b2:	429a      	cmp	r2, r3
 80110b4:	d903      	bls.n	80110be <xTaskResumeAll+0x82>
 80110b6:	68fb      	ldr	r3, [r7, #12]
 80110b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80110ba:	4a2a      	ldr	r2, [pc, #168]	@ (8011164 <xTaskResumeAll+0x128>)
 80110bc:	6013      	str	r3, [r2, #0]
 80110be:	68fb      	ldr	r3, [r7, #12]
 80110c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80110c2:	4613      	mov	r3, r2
 80110c4:	009b      	lsls	r3, r3, #2
 80110c6:	4413      	add	r3, r2
 80110c8:	009b      	lsls	r3, r3, #2
 80110ca:	4a27      	ldr	r2, [pc, #156]	@ (8011168 <xTaskResumeAll+0x12c>)
 80110cc:	441a      	add	r2, r3
 80110ce:	68fb      	ldr	r3, [r7, #12]
 80110d0:	3304      	adds	r3, #4
 80110d2:	4619      	mov	r1, r3
 80110d4:	4610      	mov	r0, r2
 80110d6:	f7fe fb7a 	bl	800f7ce <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80110da:	68fb      	ldr	r3, [r7, #12]
 80110dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80110de:	4b23      	ldr	r3, [pc, #140]	@ (801116c <xTaskResumeAll+0x130>)
 80110e0:	681b      	ldr	r3, [r3, #0]
 80110e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80110e4:	429a      	cmp	r2, r3
 80110e6:	d302      	bcc.n	80110ee <xTaskResumeAll+0xb2>
					{
						xYieldPending = pdTRUE;
 80110e8:	4b21      	ldr	r3, [pc, #132]	@ (8011170 <xTaskResumeAll+0x134>)
 80110ea:	2201      	movs	r2, #1
 80110ec:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80110ee:	4b1c      	ldr	r3, [pc, #112]	@ (8011160 <xTaskResumeAll+0x124>)
 80110f0:	681b      	ldr	r3, [r3, #0]
 80110f2:	2b00      	cmp	r3, #0
 80110f4:	d1cb      	bne.n	801108e <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80110f6:	68fb      	ldr	r3, [r7, #12]
 80110f8:	2b00      	cmp	r3, #0
 80110fa:	d001      	beq.n	8011100 <xTaskResumeAll+0xc4>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80110fc:	f000 fbac 	bl	8011858 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8011100:	4b1c      	ldr	r3, [pc, #112]	@ (8011174 <xTaskResumeAll+0x138>)
 8011102:	681b      	ldr	r3, [r3, #0]
 8011104:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8011106:	687b      	ldr	r3, [r7, #4]
 8011108:	2b00      	cmp	r3, #0
 801110a:	d010      	beq.n	801112e <xTaskResumeAll+0xf2>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 801110c:	f000 f858 	bl	80111c0 <xTaskIncrementTick>
 8011110:	4603      	mov	r3, r0
 8011112:	2b00      	cmp	r3, #0
 8011114:	d002      	beq.n	801111c <xTaskResumeAll+0xe0>
							{
								xYieldPending = pdTRUE;
 8011116:	4b16      	ldr	r3, [pc, #88]	@ (8011170 <xTaskResumeAll+0x134>)
 8011118:	2201      	movs	r2, #1
 801111a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 801111c:	687b      	ldr	r3, [r7, #4]
 801111e:	3b01      	subs	r3, #1
 8011120:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8011122:	687b      	ldr	r3, [r7, #4]
 8011124:	2b00      	cmp	r3, #0
 8011126:	d1f1      	bne.n	801110c <xTaskResumeAll+0xd0>

						uxPendedTicks = 0;
 8011128:	4b12      	ldr	r3, [pc, #72]	@ (8011174 <xTaskResumeAll+0x138>)
 801112a:	2200      	movs	r2, #0
 801112c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 801112e:	4b10      	ldr	r3, [pc, #64]	@ (8011170 <xTaskResumeAll+0x134>)
 8011130:	681b      	ldr	r3, [r3, #0]
 8011132:	2b00      	cmp	r3, #0
 8011134:	d009      	beq.n	801114a <xTaskResumeAll+0x10e>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8011136:	2301      	movs	r3, #1
 8011138:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 801113a:	4b0f      	ldr	r3, [pc, #60]	@ (8011178 <xTaskResumeAll+0x13c>)
 801113c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011140:	601a      	str	r2, [r3, #0]
 8011142:	f3bf 8f4f 	dsb	sy
 8011146:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 801114a:	f001 fb5d 	bl	8012808 <vPortExitCritical>

	return xAlreadyYielded;
 801114e:	68bb      	ldr	r3, [r7, #8]
}
 8011150:	4618      	mov	r0, r3
 8011152:	3710      	adds	r7, #16
 8011154:	46bd      	mov	sp, r7
 8011156:	bd80      	pop	{r7, pc}
 8011158:	2000b560 	.word	0x2000b560
 801115c:	2000b538 	.word	0x2000b538
 8011160:	2000b4f8 	.word	0x2000b4f8
 8011164:	2000b540 	.word	0x2000b540
 8011168:	2000b068 	.word	0x2000b068
 801116c:	2000b064 	.word	0x2000b064
 8011170:	2000b54c 	.word	0x2000b54c
 8011174:	2000b548 	.word	0x2000b548
 8011178:	e000ed04 	.word	0xe000ed04

0801117c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 801117c:	b480      	push	{r7}
 801117e:	b083      	sub	sp, #12
 8011180:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8011182:	4b05      	ldr	r3, [pc, #20]	@ (8011198 <xTaskGetTickCount+0x1c>)
 8011184:	681b      	ldr	r3, [r3, #0]
 8011186:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8011188:	687b      	ldr	r3, [r7, #4]
}
 801118a:	4618      	mov	r0, r3
 801118c:	370c      	adds	r7, #12
 801118e:	46bd      	mov	sp, r7
 8011190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011194:	4770      	bx	lr
 8011196:	bf00      	nop
 8011198:	2000b53c 	.word	0x2000b53c

0801119c <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 801119c:	b580      	push	{r7, lr}
 801119e:	b082      	sub	sp, #8
 80111a0:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80111a2:	f001 fbe3 	bl	801296c <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 80111a6:	2300      	movs	r3, #0
 80111a8:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 80111aa:	4b04      	ldr	r3, [pc, #16]	@ (80111bc <xTaskGetTickCountFromISR+0x20>)
 80111ac:	681b      	ldr	r3, [r3, #0]
 80111ae:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80111b0:	683b      	ldr	r3, [r7, #0]
}
 80111b2:	4618      	mov	r0, r3
 80111b4:	3708      	adds	r7, #8
 80111b6:	46bd      	mov	sp, r7
 80111b8:	bd80      	pop	{r7, pc}
 80111ba:	bf00      	nop
 80111bc:	2000b53c 	.word	0x2000b53c

080111c0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80111c0:	b580      	push	{r7, lr}
 80111c2:	b086      	sub	sp, #24
 80111c4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80111c6:	2300      	movs	r3, #0
 80111c8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80111ca:	4b50      	ldr	r3, [pc, #320]	@ (801130c <xTaskIncrementTick+0x14c>)
 80111cc:	681b      	ldr	r3, [r3, #0]
 80111ce:	2b00      	cmp	r3, #0
 80111d0:	f040 808c 	bne.w	80112ec <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80111d4:	4b4e      	ldr	r3, [pc, #312]	@ (8011310 <xTaskIncrementTick+0x150>)
 80111d6:	681b      	ldr	r3, [r3, #0]
 80111d8:	3301      	adds	r3, #1
 80111da:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80111dc:	4a4c      	ldr	r2, [pc, #304]	@ (8011310 <xTaskIncrementTick+0x150>)
 80111de:	693b      	ldr	r3, [r7, #16]
 80111e0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80111e2:	693b      	ldr	r3, [r7, #16]
 80111e4:	2b00      	cmp	r3, #0
 80111e6:	d123      	bne.n	8011230 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 80111e8:	4b4a      	ldr	r3, [pc, #296]	@ (8011314 <xTaskIncrementTick+0x154>)
 80111ea:	681b      	ldr	r3, [r3, #0]
 80111ec:	681b      	ldr	r3, [r3, #0]
 80111ee:	2b00      	cmp	r3, #0
 80111f0:	d00d      	beq.n	801120e <xTaskIncrementTick+0x4e>
	__asm volatile
 80111f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80111f6:	b672      	cpsid	i
 80111f8:	f383 8811 	msr	BASEPRI, r3
 80111fc:	f3bf 8f6f 	isb	sy
 8011200:	f3bf 8f4f 	dsb	sy
 8011204:	b662      	cpsie	i
 8011206:	603b      	str	r3, [r7, #0]
}
 8011208:	bf00      	nop
 801120a:	bf00      	nop
 801120c:	e7fd      	b.n	801120a <xTaskIncrementTick+0x4a>
 801120e:	4b41      	ldr	r3, [pc, #260]	@ (8011314 <xTaskIncrementTick+0x154>)
 8011210:	681b      	ldr	r3, [r3, #0]
 8011212:	60fb      	str	r3, [r7, #12]
 8011214:	4b40      	ldr	r3, [pc, #256]	@ (8011318 <xTaskIncrementTick+0x158>)
 8011216:	681b      	ldr	r3, [r3, #0]
 8011218:	4a3e      	ldr	r2, [pc, #248]	@ (8011314 <xTaskIncrementTick+0x154>)
 801121a:	6013      	str	r3, [r2, #0]
 801121c:	4a3e      	ldr	r2, [pc, #248]	@ (8011318 <xTaskIncrementTick+0x158>)
 801121e:	68fb      	ldr	r3, [r7, #12]
 8011220:	6013      	str	r3, [r2, #0]
 8011222:	4b3e      	ldr	r3, [pc, #248]	@ (801131c <xTaskIncrementTick+0x15c>)
 8011224:	681b      	ldr	r3, [r3, #0]
 8011226:	3301      	adds	r3, #1
 8011228:	4a3c      	ldr	r2, [pc, #240]	@ (801131c <xTaskIncrementTick+0x15c>)
 801122a:	6013      	str	r3, [r2, #0]
 801122c:	f000 fb14 	bl	8011858 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8011230:	4b3b      	ldr	r3, [pc, #236]	@ (8011320 <xTaskIncrementTick+0x160>)
 8011232:	681b      	ldr	r3, [r3, #0]
 8011234:	693a      	ldr	r2, [r7, #16]
 8011236:	429a      	cmp	r2, r3
 8011238:	d349      	bcc.n	80112ce <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801123a:	4b36      	ldr	r3, [pc, #216]	@ (8011314 <xTaskIncrementTick+0x154>)
 801123c:	681b      	ldr	r3, [r3, #0]
 801123e:	681b      	ldr	r3, [r3, #0]
 8011240:	2b00      	cmp	r3, #0
 8011242:	d104      	bne.n	801124e <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011244:	4b36      	ldr	r3, [pc, #216]	@ (8011320 <xTaskIncrementTick+0x160>)
 8011246:	f04f 32ff 	mov.w	r2, #4294967295
 801124a:	601a      	str	r2, [r3, #0]
					break;
 801124c:	e03f      	b.n	80112ce <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801124e:	4b31      	ldr	r3, [pc, #196]	@ (8011314 <xTaskIncrementTick+0x154>)
 8011250:	681b      	ldr	r3, [r3, #0]
 8011252:	68db      	ldr	r3, [r3, #12]
 8011254:	68db      	ldr	r3, [r3, #12]
 8011256:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8011258:	68bb      	ldr	r3, [r7, #8]
 801125a:	685b      	ldr	r3, [r3, #4]
 801125c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 801125e:	693a      	ldr	r2, [r7, #16]
 8011260:	687b      	ldr	r3, [r7, #4]
 8011262:	429a      	cmp	r2, r3
 8011264:	d203      	bcs.n	801126e <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8011266:	4a2e      	ldr	r2, [pc, #184]	@ (8011320 <xTaskIncrementTick+0x160>)
 8011268:	687b      	ldr	r3, [r7, #4]
 801126a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 801126c:	e02f      	b.n	80112ce <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801126e:	68bb      	ldr	r3, [r7, #8]
 8011270:	3304      	adds	r3, #4
 8011272:	4618      	mov	r0, r3
 8011274:	f7fe fb08 	bl	800f888 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8011278:	68bb      	ldr	r3, [r7, #8]
 801127a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801127c:	2b00      	cmp	r3, #0
 801127e:	d004      	beq.n	801128a <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8011280:	68bb      	ldr	r3, [r7, #8]
 8011282:	3318      	adds	r3, #24
 8011284:	4618      	mov	r0, r3
 8011286:	f7fe faff 	bl	800f888 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 801128a:	68bb      	ldr	r3, [r7, #8]
 801128c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801128e:	4b25      	ldr	r3, [pc, #148]	@ (8011324 <xTaskIncrementTick+0x164>)
 8011290:	681b      	ldr	r3, [r3, #0]
 8011292:	429a      	cmp	r2, r3
 8011294:	d903      	bls.n	801129e <xTaskIncrementTick+0xde>
 8011296:	68bb      	ldr	r3, [r7, #8]
 8011298:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801129a:	4a22      	ldr	r2, [pc, #136]	@ (8011324 <xTaskIncrementTick+0x164>)
 801129c:	6013      	str	r3, [r2, #0]
 801129e:	68bb      	ldr	r3, [r7, #8]
 80112a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80112a2:	4613      	mov	r3, r2
 80112a4:	009b      	lsls	r3, r3, #2
 80112a6:	4413      	add	r3, r2
 80112a8:	009b      	lsls	r3, r3, #2
 80112aa:	4a1f      	ldr	r2, [pc, #124]	@ (8011328 <xTaskIncrementTick+0x168>)
 80112ac:	441a      	add	r2, r3
 80112ae:	68bb      	ldr	r3, [r7, #8]
 80112b0:	3304      	adds	r3, #4
 80112b2:	4619      	mov	r1, r3
 80112b4:	4610      	mov	r0, r2
 80112b6:	f7fe fa8a 	bl	800f7ce <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80112ba:	68bb      	ldr	r3, [r7, #8]
 80112bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80112be:	4b1b      	ldr	r3, [pc, #108]	@ (801132c <xTaskIncrementTick+0x16c>)
 80112c0:	681b      	ldr	r3, [r3, #0]
 80112c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80112c4:	429a      	cmp	r2, r3
 80112c6:	d3b8      	bcc.n	801123a <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 80112c8:	2301      	movs	r3, #1
 80112ca:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80112cc:	e7b5      	b.n	801123a <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80112ce:	4b17      	ldr	r3, [pc, #92]	@ (801132c <xTaskIncrementTick+0x16c>)
 80112d0:	681b      	ldr	r3, [r3, #0]
 80112d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80112d4:	4914      	ldr	r1, [pc, #80]	@ (8011328 <xTaskIncrementTick+0x168>)
 80112d6:	4613      	mov	r3, r2
 80112d8:	009b      	lsls	r3, r3, #2
 80112da:	4413      	add	r3, r2
 80112dc:	009b      	lsls	r3, r3, #2
 80112de:	440b      	add	r3, r1
 80112e0:	681b      	ldr	r3, [r3, #0]
 80112e2:	2b01      	cmp	r3, #1
 80112e4:	d907      	bls.n	80112f6 <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 80112e6:	2301      	movs	r3, #1
 80112e8:	617b      	str	r3, [r7, #20]
 80112ea:	e004      	b.n	80112f6 <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80112ec:	4b10      	ldr	r3, [pc, #64]	@ (8011330 <xTaskIncrementTick+0x170>)
 80112ee:	681b      	ldr	r3, [r3, #0]
 80112f0:	3301      	adds	r3, #1
 80112f2:	4a0f      	ldr	r2, [pc, #60]	@ (8011330 <xTaskIncrementTick+0x170>)
 80112f4:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80112f6:	4b0f      	ldr	r3, [pc, #60]	@ (8011334 <xTaskIncrementTick+0x174>)
 80112f8:	681b      	ldr	r3, [r3, #0]
 80112fa:	2b00      	cmp	r3, #0
 80112fc:	d001      	beq.n	8011302 <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 80112fe:	2301      	movs	r3, #1
 8011300:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8011302:	697b      	ldr	r3, [r7, #20]
}
 8011304:	4618      	mov	r0, r3
 8011306:	3718      	adds	r7, #24
 8011308:	46bd      	mov	sp, r7
 801130a:	bd80      	pop	{r7, pc}
 801130c:	2000b560 	.word	0x2000b560
 8011310:	2000b53c 	.word	0x2000b53c
 8011314:	2000b4f0 	.word	0x2000b4f0
 8011318:	2000b4f4 	.word	0x2000b4f4
 801131c:	2000b550 	.word	0x2000b550
 8011320:	2000b558 	.word	0x2000b558
 8011324:	2000b540 	.word	0x2000b540
 8011328:	2000b068 	.word	0x2000b068
 801132c:	2000b064 	.word	0x2000b064
 8011330:	2000b548 	.word	0x2000b548
 8011334:	2000b54c 	.word	0x2000b54c

08011338 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8011338:	b580      	push	{r7, lr}
 801133a:	b086      	sub	sp, #24
 801133c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 801133e:	4b3e      	ldr	r3, [pc, #248]	@ (8011438 <vTaskSwitchContext+0x100>)
 8011340:	681b      	ldr	r3, [r3, #0]
 8011342:	2b00      	cmp	r3, #0
 8011344:	d003      	beq.n	801134e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8011346:	4b3d      	ldr	r3, [pc, #244]	@ (801143c <vTaskSwitchContext+0x104>)
 8011348:	2201      	movs	r2, #1
 801134a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 801134c:	e070      	b.n	8011430 <vTaskSwitchContext+0xf8>
		xYieldPending = pdFALSE;
 801134e:	4b3b      	ldr	r3, [pc, #236]	@ (801143c <vTaskSwitchContext+0x104>)
 8011350:	2200      	movs	r2, #0
 8011352:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8011354:	4b3a      	ldr	r3, [pc, #232]	@ (8011440 <vTaskSwitchContext+0x108>)
 8011356:	681b      	ldr	r3, [r3, #0]
 8011358:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801135a:	613b      	str	r3, [r7, #16]
 801135c:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 8011360:	60fb      	str	r3, [r7, #12]
 8011362:	693b      	ldr	r3, [r7, #16]
 8011364:	681b      	ldr	r3, [r3, #0]
 8011366:	68fa      	ldr	r2, [r7, #12]
 8011368:	429a      	cmp	r2, r3
 801136a:	d111      	bne.n	8011390 <vTaskSwitchContext+0x58>
 801136c:	693b      	ldr	r3, [r7, #16]
 801136e:	3304      	adds	r3, #4
 8011370:	681b      	ldr	r3, [r3, #0]
 8011372:	68fa      	ldr	r2, [r7, #12]
 8011374:	429a      	cmp	r2, r3
 8011376:	d10b      	bne.n	8011390 <vTaskSwitchContext+0x58>
 8011378:	693b      	ldr	r3, [r7, #16]
 801137a:	3308      	adds	r3, #8
 801137c:	681b      	ldr	r3, [r3, #0]
 801137e:	68fa      	ldr	r2, [r7, #12]
 8011380:	429a      	cmp	r2, r3
 8011382:	d105      	bne.n	8011390 <vTaskSwitchContext+0x58>
 8011384:	693b      	ldr	r3, [r7, #16]
 8011386:	330c      	adds	r3, #12
 8011388:	681b      	ldr	r3, [r3, #0]
 801138a:	68fa      	ldr	r2, [r7, #12]
 801138c:	429a      	cmp	r2, r3
 801138e:	d008      	beq.n	80113a2 <vTaskSwitchContext+0x6a>
 8011390:	4b2b      	ldr	r3, [pc, #172]	@ (8011440 <vTaskSwitchContext+0x108>)
 8011392:	681a      	ldr	r2, [r3, #0]
 8011394:	4b2a      	ldr	r3, [pc, #168]	@ (8011440 <vTaskSwitchContext+0x108>)
 8011396:	681b      	ldr	r3, [r3, #0]
 8011398:	3334      	adds	r3, #52	@ 0x34
 801139a:	4619      	mov	r1, r3
 801139c:	4610      	mov	r0, r2
 801139e:	f7ef fe03 	bl	8000fa8 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80113a2:	4b28      	ldr	r3, [pc, #160]	@ (8011444 <vTaskSwitchContext+0x10c>)
 80113a4:	681b      	ldr	r3, [r3, #0]
 80113a6:	617b      	str	r3, [r7, #20]
 80113a8:	e013      	b.n	80113d2 <vTaskSwitchContext+0x9a>
 80113aa:	697b      	ldr	r3, [r7, #20]
 80113ac:	2b00      	cmp	r3, #0
 80113ae:	d10d      	bne.n	80113cc <vTaskSwitchContext+0x94>
	__asm volatile
 80113b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80113b4:	b672      	cpsid	i
 80113b6:	f383 8811 	msr	BASEPRI, r3
 80113ba:	f3bf 8f6f 	isb	sy
 80113be:	f3bf 8f4f 	dsb	sy
 80113c2:	b662      	cpsie	i
 80113c4:	607b      	str	r3, [r7, #4]
}
 80113c6:	bf00      	nop
 80113c8:	bf00      	nop
 80113ca:	e7fd      	b.n	80113c8 <vTaskSwitchContext+0x90>
 80113cc:	697b      	ldr	r3, [r7, #20]
 80113ce:	3b01      	subs	r3, #1
 80113d0:	617b      	str	r3, [r7, #20]
 80113d2:	491d      	ldr	r1, [pc, #116]	@ (8011448 <vTaskSwitchContext+0x110>)
 80113d4:	697a      	ldr	r2, [r7, #20]
 80113d6:	4613      	mov	r3, r2
 80113d8:	009b      	lsls	r3, r3, #2
 80113da:	4413      	add	r3, r2
 80113dc:	009b      	lsls	r3, r3, #2
 80113de:	440b      	add	r3, r1
 80113e0:	681b      	ldr	r3, [r3, #0]
 80113e2:	2b00      	cmp	r3, #0
 80113e4:	d0e1      	beq.n	80113aa <vTaskSwitchContext+0x72>
 80113e6:	697a      	ldr	r2, [r7, #20]
 80113e8:	4613      	mov	r3, r2
 80113ea:	009b      	lsls	r3, r3, #2
 80113ec:	4413      	add	r3, r2
 80113ee:	009b      	lsls	r3, r3, #2
 80113f0:	4a15      	ldr	r2, [pc, #84]	@ (8011448 <vTaskSwitchContext+0x110>)
 80113f2:	4413      	add	r3, r2
 80113f4:	60bb      	str	r3, [r7, #8]
 80113f6:	68bb      	ldr	r3, [r7, #8]
 80113f8:	685b      	ldr	r3, [r3, #4]
 80113fa:	685a      	ldr	r2, [r3, #4]
 80113fc:	68bb      	ldr	r3, [r7, #8]
 80113fe:	605a      	str	r2, [r3, #4]
 8011400:	68bb      	ldr	r3, [r7, #8]
 8011402:	685a      	ldr	r2, [r3, #4]
 8011404:	68bb      	ldr	r3, [r7, #8]
 8011406:	3308      	adds	r3, #8
 8011408:	429a      	cmp	r2, r3
 801140a:	d104      	bne.n	8011416 <vTaskSwitchContext+0xde>
 801140c:	68bb      	ldr	r3, [r7, #8]
 801140e:	685b      	ldr	r3, [r3, #4]
 8011410:	685a      	ldr	r2, [r3, #4]
 8011412:	68bb      	ldr	r3, [r7, #8]
 8011414:	605a      	str	r2, [r3, #4]
 8011416:	68bb      	ldr	r3, [r7, #8]
 8011418:	685b      	ldr	r3, [r3, #4]
 801141a:	68db      	ldr	r3, [r3, #12]
 801141c:	4a08      	ldr	r2, [pc, #32]	@ (8011440 <vTaskSwitchContext+0x108>)
 801141e:	6013      	str	r3, [r2, #0]
 8011420:	4a08      	ldr	r2, [pc, #32]	@ (8011444 <vTaskSwitchContext+0x10c>)
 8011422:	697b      	ldr	r3, [r7, #20]
 8011424:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8011426:	4b06      	ldr	r3, [pc, #24]	@ (8011440 <vTaskSwitchContext+0x108>)
 8011428:	681b      	ldr	r3, [r3, #0]
 801142a:	3354      	adds	r3, #84	@ 0x54
 801142c:	4a07      	ldr	r2, [pc, #28]	@ (801144c <vTaskSwitchContext+0x114>)
 801142e:	6013      	str	r3, [r2, #0]
}
 8011430:	bf00      	nop
 8011432:	3718      	adds	r7, #24
 8011434:	46bd      	mov	sp, r7
 8011436:	bd80      	pop	{r7, pc}
 8011438:	2000b560 	.word	0x2000b560
 801143c:	2000b54c 	.word	0x2000b54c
 8011440:	2000b064 	.word	0x2000b064
 8011444:	2000b540 	.word	0x2000b540
 8011448:	2000b068 	.word	0x2000b068
 801144c:	2000003c 	.word	0x2000003c

08011450 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8011450:	b580      	push	{r7, lr}
 8011452:	b084      	sub	sp, #16
 8011454:	af00      	add	r7, sp, #0
 8011456:	6078      	str	r0, [r7, #4]
 8011458:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 801145a:	687b      	ldr	r3, [r7, #4]
 801145c:	2b00      	cmp	r3, #0
 801145e:	d10d      	bne.n	801147c <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 8011460:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011464:	b672      	cpsid	i
 8011466:	f383 8811 	msr	BASEPRI, r3
 801146a:	f3bf 8f6f 	isb	sy
 801146e:	f3bf 8f4f 	dsb	sy
 8011472:	b662      	cpsie	i
 8011474:	60fb      	str	r3, [r7, #12]
}
 8011476:	bf00      	nop
 8011478:	bf00      	nop
 801147a:	e7fd      	b.n	8011478 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 801147c:	4b07      	ldr	r3, [pc, #28]	@ (801149c <vTaskPlaceOnEventList+0x4c>)
 801147e:	681b      	ldr	r3, [r3, #0]
 8011480:	3318      	adds	r3, #24
 8011482:	4619      	mov	r1, r3
 8011484:	6878      	ldr	r0, [r7, #4]
 8011486:	f7fe f9c6 	bl	800f816 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 801148a:	2101      	movs	r1, #1
 801148c:	6838      	ldr	r0, [r7, #0]
 801148e:	f000 fcbd 	bl	8011e0c <prvAddCurrentTaskToDelayedList>
}
 8011492:	bf00      	nop
 8011494:	3710      	adds	r7, #16
 8011496:	46bd      	mov	sp, r7
 8011498:	bd80      	pop	{r7, pc}
 801149a:	bf00      	nop
 801149c:	2000b064 	.word	0x2000b064

080114a0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80114a0:	b580      	push	{r7, lr}
 80114a2:	b086      	sub	sp, #24
 80114a4:	af00      	add	r7, sp, #0
 80114a6:	60f8      	str	r0, [r7, #12]
 80114a8:	60b9      	str	r1, [r7, #8]
 80114aa:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80114ac:	68fb      	ldr	r3, [r7, #12]
 80114ae:	2b00      	cmp	r3, #0
 80114b0:	d10d      	bne.n	80114ce <vTaskPlaceOnEventListRestricted+0x2e>
	__asm volatile
 80114b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80114b6:	b672      	cpsid	i
 80114b8:	f383 8811 	msr	BASEPRI, r3
 80114bc:	f3bf 8f6f 	isb	sy
 80114c0:	f3bf 8f4f 	dsb	sy
 80114c4:	b662      	cpsie	i
 80114c6:	617b      	str	r3, [r7, #20]
}
 80114c8:	bf00      	nop
 80114ca:	bf00      	nop
 80114cc:	e7fd      	b.n	80114ca <vTaskPlaceOnEventListRestricted+0x2a>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80114ce:	4b0a      	ldr	r3, [pc, #40]	@ (80114f8 <vTaskPlaceOnEventListRestricted+0x58>)
 80114d0:	681b      	ldr	r3, [r3, #0]
 80114d2:	3318      	adds	r3, #24
 80114d4:	4619      	mov	r1, r3
 80114d6:	68f8      	ldr	r0, [r7, #12]
 80114d8:	f7fe f979 	bl	800f7ce <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80114dc:	687b      	ldr	r3, [r7, #4]
 80114de:	2b00      	cmp	r3, #0
 80114e0:	d002      	beq.n	80114e8 <vTaskPlaceOnEventListRestricted+0x48>
		{
			xTicksToWait = portMAX_DELAY;
 80114e2:	f04f 33ff 	mov.w	r3, #4294967295
 80114e6:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80114e8:	6879      	ldr	r1, [r7, #4]
 80114ea:	68b8      	ldr	r0, [r7, #8]
 80114ec:	f000 fc8e 	bl	8011e0c <prvAddCurrentTaskToDelayedList>
	}
 80114f0:	bf00      	nop
 80114f2:	3718      	adds	r7, #24
 80114f4:	46bd      	mov	sp, r7
 80114f6:	bd80      	pop	{r7, pc}
 80114f8:	2000b064 	.word	0x2000b064

080114fc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80114fc:	b580      	push	{r7, lr}
 80114fe:	b086      	sub	sp, #24
 8011500:	af00      	add	r7, sp, #0
 8011502:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011504:	687b      	ldr	r3, [r7, #4]
 8011506:	68db      	ldr	r3, [r3, #12]
 8011508:	68db      	ldr	r3, [r3, #12]
 801150a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 801150c:	693b      	ldr	r3, [r7, #16]
 801150e:	2b00      	cmp	r3, #0
 8011510:	d10d      	bne.n	801152e <xTaskRemoveFromEventList+0x32>
	__asm volatile
 8011512:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011516:	b672      	cpsid	i
 8011518:	f383 8811 	msr	BASEPRI, r3
 801151c:	f3bf 8f6f 	isb	sy
 8011520:	f3bf 8f4f 	dsb	sy
 8011524:	b662      	cpsie	i
 8011526:	60fb      	str	r3, [r7, #12]
}
 8011528:	bf00      	nop
 801152a:	bf00      	nop
 801152c:	e7fd      	b.n	801152a <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 801152e:	693b      	ldr	r3, [r7, #16]
 8011530:	3318      	adds	r3, #24
 8011532:	4618      	mov	r0, r3
 8011534:	f7fe f9a8 	bl	800f888 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011538:	4b1d      	ldr	r3, [pc, #116]	@ (80115b0 <xTaskRemoveFromEventList+0xb4>)
 801153a:	681b      	ldr	r3, [r3, #0]
 801153c:	2b00      	cmp	r3, #0
 801153e:	d11d      	bne.n	801157c <xTaskRemoveFromEventList+0x80>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8011540:	693b      	ldr	r3, [r7, #16]
 8011542:	3304      	adds	r3, #4
 8011544:	4618      	mov	r0, r3
 8011546:	f7fe f99f 	bl	800f888 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 801154a:	693b      	ldr	r3, [r7, #16]
 801154c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801154e:	4b19      	ldr	r3, [pc, #100]	@ (80115b4 <xTaskRemoveFromEventList+0xb8>)
 8011550:	681b      	ldr	r3, [r3, #0]
 8011552:	429a      	cmp	r2, r3
 8011554:	d903      	bls.n	801155e <xTaskRemoveFromEventList+0x62>
 8011556:	693b      	ldr	r3, [r7, #16]
 8011558:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801155a:	4a16      	ldr	r2, [pc, #88]	@ (80115b4 <xTaskRemoveFromEventList+0xb8>)
 801155c:	6013      	str	r3, [r2, #0]
 801155e:	693b      	ldr	r3, [r7, #16]
 8011560:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011562:	4613      	mov	r3, r2
 8011564:	009b      	lsls	r3, r3, #2
 8011566:	4413      	add	r3, r2
 8011568:	009b      	lsls	r3, r3, #2
 801156a:	4a13      	ldr	r2, [pc, #76]	@ (80115b8 <xTaskRemoveFromEventList+0xbc>)
 801156c:	441a      	add	r2, r3
 801156e:	693b      	ldr	r3, [r7, #16]
 8011570:	3304      	adds	r3, #4
 8011572:	4619      	mov	r1, r3
 8011574:	4610      	mov	r0, r2
 8011576:	f7fe f92a 	bl	800f7ce <vListInsertEnd>
 801157a:	e005      	b.n	8011588 <xTaskRemoveFromEventList+0x8c>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 801157c:	693b      	ldr	r3, [r7, #16]
 801157e:	3318      	adds	r3, #24
 8011580:	4619      	mov	r1, r3
 8011582:	480e      	ldr	r0, [pc, #56]	@ (80115bc <xTaskRemoveFromEventList+0xc0>)
 8011584:	f7fe f923 	bl	800f7ce <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8011588:	693b      	ldr	r3, [r7, #16]
 801158a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801158c:	4b0c      	ldr	r3, [pc, #48]	@ (80115c0 <xTaskRemoveFromEventList+0xc4>)
 801158e:	681b      	ldr	r3, [r3, #0]
 8011590:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011592:	429a      	cmp	r2, r3
 8011594:	d905      	bls.n	80115a2 <xTaskRemoveFromEventList+0xa6>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8011596:	2301      	movs	r3, #1
 8011598:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 801159a:	4b0a      	ldr	r3, [pc, #40]	@ (80115c4 <xTaskRemoveFromEventList+0xc8>)
 801159c:	2201      	movs	r2, #1
 801159e:	601a      	str	r2, [r3, #0]
 80115a0:	e001      	b.n	80115a6 <xTaskRemoveFromEventList+0xaa>
	}
	else
	{
		xReturn = pdFALSE;
 80115a2:	2300      	movs	r3, #0
 80115a4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80115a6:	697b      	ldr	r3, [r7, #20]
}
 80115a8:	4618      	mov	r0, r3
 80115aa:	3718      	adds	r7, #24
 80115ac:	46bd      	mov	sp, r7
 80115ae:	bd80      	pop	{r7, pc}
 80115b0:	2000b560 	.word	0x2000b560
 80115b4:	2000b540 	.word	0x2000b540
 80115b8:	2000b068 	.word	0x2000b068
 80115bc:	2000b4f8 	.word	0x2000b4f8
 80115c0:	2000b064 	.word	0x2000b064
 80115c4:	2000b54c 	.word	0x2000b54c

080115c8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80115c8:	b480      	push	{r7}
 80115ca:	b083      	sub	sp, #12
 80115cc:	af00      	add	r7, sp, #0
 80115ce:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80115d0:	4b06      	ldr	r3, [pc, #24]	@ (80115ec <vTaskInternalSetTimeOutState+0x24>)
 80115d2:	681a      	ldr	r2, [r3, #0]
 80115d4:	687b      	ldr	r3, [r7, #4]
 80115d6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80115d8:	4b05      	ldr	r3, [pc, #20]	@ (80115f0 <vTaskInternalSetTimeOutState+0x28>)
 80115da:	681a      	ldr	r2, [r3, #0]
 80115dc:	687b      	ldr	r3, [r7, #4]
 80115de:	605a      	str	r2, [r3, #4]
}
 80115e0:	bf00      	nop
 80115e2:	370c      	adds	r7, #12
 80115e4:	46bd      	mov	sp, r7
 80115e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115ea:	4770      	bx	lr
 80115ec:	2000b550 	.word	0x2000b550
 80115f0:	2000b53c 	.word	0x2000b53c

080115f4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80115f4:	b580      	push	{r7, lr}
 80115f6:	b088      	sub	sp, #32
 80115f8:	af00      	add	r7, sp, #0
 80115fa:	6078      	str	r0, [r7, #4]
 80115fc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80115fe:	687b      	ldr	r3, [r7, #4]
 8011600:	2b00      	cmp	r3, #0
 8011602:	d10d      	bne.n	8011620 <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 8011604:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011608:	b672      	cpsid	i
 801160a:	f383 8811 	msr	BASEPRI, r3
 801160e:	f3bf 8f6f 	isb	sy
 8011612:	f3bf 8f4f 	dsb	sy
 8011616:	b662      	cpsie	i
 8011618:	613b      	str	r3, [r7, #16]
}
 801161a:	bf00      	nop
 801161c:	bf00      	nop
 801161e:	e7fd      	b.n	801161c <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 8011620:	683b      	ldr	r3, [r7, #0]
 8011622:	2b00      	cmp	r3, #0
 8011624:	d10d      	bne.n	8011642 <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 8011626:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801162a:	b672      	cpsid	i
 801162c:	f383 8811 	msr	BASEPRI, r3
 8011630:	f3bf 8f6f 	isb	sy
 8011634:	f3bf 8f4f 	dsb	sy
 8011638:	b662      	cpsie	i
 801163a:	60fb      	str	r3, [r7, #12]
}
 801163c:	bf00      	nop
 801163e:	bf00      	nop
 8011640:	e7fd      	b.n	801163e <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 8011642:	f001 f8ab 	bl	801279c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8011646:	4b1d      	ldr	r3, [pc, #116]	@ (80116bc <xTaskCheckForTimeOut+0xc8>)
 8011648:	681b      	ldr	r3, [r3, #0]
 801164a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 801164c:	687b      	ldr	r3, [r7, #4]
 801164e:	685b      	ldr	r3, [r3, #4]
 8011650:	69ba      	ldr	r2, [r7, #24]
 8011652:	1ad3      	subs	r3, r2, r3
 8011654:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8011656:	683b      	ldr	r3, [r7, #0]
 8011658:	681b      	ldr	r3, [r3, #0]
 801165a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801165e:	d102      	bne.n	8011666 <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8011660:	2300      	movs	r3, #0
 8011662:	61fb      	str	r3, [r7, #28]
 8011664:	e023      	b.n	80116ae <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8011666:	687b      	ldr	r3, [r7, #4]
 8011668:	681a      	ldr	r2, [r3, #0]
 801166a:	4b15      	ldr	r3, [pc, #84]	@ (80116c0 <xTaskCheckForTimeOut+0xcc>)
 801166c:	681b      	ldr	r3, [r3, #0]
 801166e:	429a      	cmp	r2, r3
 8011670:	d007      	beq.n	8011682 <xTaskCheckForTimeOut+0x8e>
 8011672:	687b      	ldr	r3, [r7, #4]
 8011674:	685b      	ldr	r3, [r3, #4]
 8011676:	69ba      	ldr	r2, [r7, #24]
 8011678:	429a      	cmp	r2, r3
 801167a:	d302      	bcc.n	8011682 <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 801167c:	2301      	movs	r3, #1
 801167e:	61fb      	str	r3, [r7, #28]
 8011680:	e015      	b.n	80116ae <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8011682:	683b      	ldr	r3, [r7, #0]
 8011684:	681b      	ldr	r3, [r3, #0]
 8011686:	697a      	ldr	r2, [r7, #20]
 8011688:	429a      	cmp	r2, r3
 801168a:	d20b      	bcs.n	80116a4 <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 801168c:	683b      	ldr	r3, [r7, #0]
 801168e:	681a      	ldr	r2, [r3, #0]
 8011690:	697b      	ldr	r3, [r7, #20]
 8011692:	1ad2      	subs	r2, r2, r3
 8011694:	683b      	ldr	r3, [r7, #0]
 8011696:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8011698:	6878      	ldr	r0, [r7, #4]
 801169a:	f7ff ff95 	bl	80115c8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 801169e:	2300      	movs	r3, #0
 80116a0:	61fb      	str	r3, [r7, #28]
 80116a2:	e004      	b.n	80116ae <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 80116a4:	683b      	ldr	r3, [r7, #0]
 80116a6:	2200      	movs	r2, #0
 80116a8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80116aa:	2301      	movs	r3, #1
 80116ac:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80116ae:	f001 f8ab 	bl	8012808 <vPortExitCritical>

	return xReturn;
 80116b2:	69fb      	ldr	r3, [r7, #28]
}
 80116b4:	4618      	mov	r0, r3
 80116b6:	3720      	adds	r7, #32
 80116b8:	46bd      	mov	sp, r7
 80116ba:	bd80      	pop	{r7, pc}
 80116bc:	2000b53c 	.word	0x2000b53c
 80116c0:	2000b550 	.word	0x2000b550

080116c4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80116c4:	b480      	push	{r7}
 80116c6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80116c8:	4b03      	ldr	r3, [pc, #12]	@ (80116d8 <vTaskMissedYield+0x14>)
 80116ca:	2201      	movs	r2, #1
 80116cc:	601a      	str	r2, [r3, #0]
}
 80116ce:	bf00      	nop
 80116d0:	46bd      	mov	sp, r7
 80116d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116d6:	4770      	bx	lr
 80116d8:	2000b54c 	.word	0x2000b54c

080116dc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80116dc:	b580      	push	{r7, lr}
 80116de:	b082      	sub	sp, #8
 80116e0:	af00      	add	r7, sp, #0
 80116e2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80116e4:	f000 f852 	bl	801178c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80116e8:	4b06      	ldr	r3, [pc, #24]	@ (8011704 <prvIdleTask+0x28>)
 80116ea:	681b      	ldr	r3, [r3, #0]
 80116ec:	2b01      	cmp	r3, #1
 80116ee:	d9f9      	bls.n	80116e4 <prvIdleTask+0x8>
			{
				taskYIELD();
 80116f0:	4b05      	ldr	r3, [pc, #20]	@ (8011708 <prvIdleTask+0x2c>)
 80116f2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80116f6:	601a      	str	r2, [r3, #0]
 80116f8:	f3bf 8f4f 	dsb	sy
 80116fc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8011700:	e7f0      	b.n	80116e4 <prvIdleTask+0x8>
 8011702:	bf00      	nop
 8011704:	2000b068 	.word	0x2000b068
 8011708:	e000ed04 	.word	0xe000ed04

0801170c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 801170c:	b580      	push	{r7, lr}
 801170e:	b082      	sub	sp, #8
 8011710:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8011712:	2300      	movs	r3, #0
 8011714:	607b      	str	r3, [r7, #4]
 8011716:	e00c      	b.n	8011732 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8011718:	687a      	ldr	r2, [r7, #4]
 801171a:	4613      	mov	r3, r2
 801171c:	009b      	lsls	r3, r3, #2
 801171e:	4413      	add	r3, r2
 8011720:	009b      	lsls	r3, r3, #2
 8011722:	4a12      	ldr	r2, [pc, #72]	@ (801176c <prvInitialiseTaskLists+0x60>)
 8011724:	4413      	add	r3, r2
 8011726:	4618      	mov	r0, r3
 8011728:	f7fe f824 	bl	800f774 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801172c:	687b      	ldr	r3, [r7, #4]
 801172e:	3301      	adds	r3, #1
 8011730:	607b      	str	r3, [r7, #4]
 8011732:	687b      	ldr	r3, [r7, #4]
 8011734:	2b37      	cmp	r3, #55	@ 0x37
 8011736:	d9ef      	bls.n	8011718 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8011738:	480d      	ldr	r0, [pc, #52]	@ (8011770 <prvInitialiseTaskLists+0x64>)
 801173a:	f7fe f81b 	bl	800f774 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 801173e:	480d      	ldr	r0, [pc, #52]	@ (8011774 <prvInitialiseTaskLists+0x68>)
 8011740:	f7fe f818 	bl	800f774 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8011744:	480c      	ldr	r0, [pc, #48]	@ (8011778 <prvInitialiseTaskLists+0x6c>)
 8011746:	f7fe f815 	bl	800f774 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 801174a:	480c      	ldr	r0, [pc, #48]	@ (801177c <prvInitialiseTaskLists+0x70>)
 801174c:	f7fe f812 	bl	800f774 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8011750:	480b      	ldr	r0, [pc, #44]	@ (8011780 <prvInitialiseTaskLists+0x74>)
 8011752:	f7fe f80f 	bl	800f774 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8011756:	4b0b      	ldr	r3, [pc, #44]	@ (8011784 <prvInitialiseTaskLists+0x78>)
 8011758:	4a05      	ldr	r2, [pc, #20]	@ (8011770 <prvInitialiseTaskLists+0x64>)
 801175a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 801175c:	4b0a      	ldr	r3, [pc, #40]	@ (8011788 <prvInitialiseTaskLists+0x7c>)
 801175e:	4a05      	ldr	r2, [pc, #20]	@ (8011774 <prvInitialiseTaskLists+0x68>)
 8011760:	601a      	str	r2, [r3, #0]
}
 8011762:	bf00      	nop
 8011764:	3708      	adds	r7, #8
 8011766:	46bd      	mov	sp, r7
 8011768:	bd80      	pop	{r7, pc}
 801176a:	bf00      	nop
 801176c:	2000b068 	.word	0x2000b068
 8011770:	2000b4c8 	.word	0x2000b4c8
 8011774:	2000b4dc 	.word	0x2000b4dc
 8011778:	2000b4f8 	.word	0x2000b4f8
 801177c:	2000b50c 	.word	0x2000b50c
 8011780:	2000b524 	.word	0x2000b524
 8011784:	2000b4f0 	.word	0x2000b4f0
 8011788:	2000b4f4 	.word	0x2000b4f4

0801178c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 801178c:	b580      	push	{r7, lr}
 801178e:	b082      	sub	sp, #8
 8011790:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8011792:	e019      	b.n	80117c8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8011794:	f001 f802 	bl	801279c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011798:	4b10      	ldr	r3, [pc, #64]	@ (80117dc <prvCheckTasksWaitingTermination+0x50>)
 801179a:	68db      	ldr	r3, [r3, #12]
 801179c:	68db      	ldr	r3, [r3, #12]
 801179e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80117a0:	687b      	ldr	r3, [r7, #4]
 80117a2:	3304      	adds	r3, #4
 80117a4:	4618      	mov	r0, r3
 80117a6:	f7fe f86f 	bl	800f888 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80117aa:	4b0d      	ldr	r3, [pc, #52]	@ (80117e0 <prvCheckTasksWaitingTermination+0x54>)
 80117ac:	681b      	ldr	r3, [r3, #0]
 80117ae:	3b01      	subs	r3, #1
 80117b0:	4a0b      	ldr	r2, [pc, #44]	@ (80117e0 <prvCheckTasksWaitingTermination+0x54>)
 80117b2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80117b4:	4b0b      	ldr	r3, [pc, #44]	@ (80117e4 <prvCheckTasksWaitingTermination+0x58>)
 80117b6:	681b      	ldr	r3, [r3, #0]
 80117b8:	3b01      	subs	r3, #1
 80117ba:	4a0a      	ldr	r2, [pc, #40]	@ (80117e4 <prvCheckTasksWaitingTermination+0x58>)
 80117bc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80117be:	f001 f823 	bl	8012808 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80117c2:	6878      	ldr	r0, [r7, #4]
 80117c4:	f000 f810 	bl	80117e8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80117c8:	4b06      	ldr	r3, [pc, #24]	@ (80117e4 <prvCheckTasksWaitingTermination+0x58>)
 80117ca:	681b      	ldr	r3, [r3, #0]
 80117cc:	2b00      	cmp	r3, #0
 80117ce:	d1e1      	bne.n	8011794 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80117d0:	bf00      	nop
 80117d2:	bf00      	nop
 80117d4:	3708      	adds	r7, #8
 80117d6:	46bd      	mov	sp, r7
 80117d8:	bd80      	pop	{r7, pc}
 80117da:	bf00      	nop
 80117dc:	2000b50c 	.word	0x2000b50c
 80117e0:	2000b538 	.word	0x2000b538
 80117e4:	2000b520 	.word	0x2000b520

080117e8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80117e8:	b580      	push	{r7, lr}
 80117ea:	b084      	sub	sp, #16
 80117ec:	af00      	add	r7, sp, #0
 80117ee:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80117f0:	687b      	ldr	r3, [r7, #4]
 80117f2:	3354      	adds	r3, #84	@ 0x54
 80117f4:	4618      	mov	r0, r3
 80117f6:	f00c fdcb 	bl	801e390 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80117fa:	687b      	ldr	r3, [r7, #4]
 80117fc:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8011800:	2b00      	cmp	r3, #0
 8011802:	d108      	bne.n	8011816 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8011804:	687b      	ldr	r3, [r7, #4]
 8011806:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011808:	4618      	mov	r0, r3
 801180a:	f001 f9c3 	bl	8012b94 <vPortFree>
				vPortFree( pxTCB );
 801180e:	6878      	ldr	r0, [r7, #4]
 8011810:	f001 f9c0 	bl	8012b94 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8011814:	e01b      	b.n	801184e <prvDeleteTCB+0x66>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8011816:	687b      	ldr	r3, [r7, #4]
 8011818:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 801181c:	2b01      	cmp	r3, #1
 801181e:	d103      	bne.n	8011828 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8011820:	6878      	ldr	r0, [r7, #4]
 8011822:	f001 f9b7 	bl	8012b94 <vPortFree>
	}
 8011826:	e012      	b.n	801184e <prvDeleteTCB+0x66>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8011828:	687b      	ldr	r3, [r7, #4]
 801182a:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 801182e:	2b02      	cmp	r3, #2
 8011830:	d00d      	beq.n	801184e <prvDeleteTCB+0x66>
	__asm volatile
 8011832:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011836:	b672      	cpsid	i
 8011838:	f383 8811 	msr	BASEPRI, r3
 801183c:	f3bf 8f6f 	isb	sy
 8011840:	f3bf 8f4f 	dsb	sy
 8011844:	b662      	cpsie	i
 8011846:	60fb      	str	r3, [r7, #12]
}
 8011848:	bf00      	nop
 801184a:	bf00      	nop
 801184c:	e7fd      	b.n	801184a <prvDeleteTCB+0x62>
	}
 801184e:	bf00      	nop
 8011850:	3710      	adds	r7, #16
 8011852:	46bd      	mov	sp, r7
 8011854:	bd80      	pop	{r7, pc}
	...

08011858 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8011858:	b480      	push	{r7}
 801185a:	b083      	sub	sp, #12
 801185c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801185e:	4b0c      	ldr	r3, [pc, #48]	@ (8011890 <prvResetNextTaskUnblockTime+0x38>)
 8011860:	681b      	ldr	r3, [r3, #0]
 8011862:	681b      	ldr	r3, [r3, #0]
 8011864:	2b00      	cmp	r3, #0
 8011866:	d104      	bne.n	8011872 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8011868:	4b0a      	ldr	r3, [pc, #40]	@ (8011894 <prvResetNextTaskUnblockTime+0x3c>)
 801186a:	f04f 32ff 	mov.w	r2, #4294967295
 801186e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8011870:	e008      	b.n	8011884 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011872:	4b07      	ldr	r3, [pc, #28]	@ (8011890 <prvResetNextTaskUnblockTime+0x38>)
 8011874:	681b      	ldr	r3, [r3, #0]
 8011876:	68db      	ldr	r3, [r3, #12]
 8011878:	68db      	ldr	r3, [r3, #12]
 801187a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 801187c:	687b      	ldr	r3, [r7, #4]
 801187e:	685b      	ldr	r3, [r3, #4]
 8011880:	4a04      	ldr	r2, [pc, #16]	@ (8011894 <prvResetNextTaskUnblockTime+0x3c>)
 8011882:	6013      	str	r3, [r2, #0]
}
 8011884:	bf00      	nop
 8011886:	370c      	adds	r7, #12
 8011888:	46bd      	mov	sp, r7
 801188a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801188e:	4770      	bx	lr
 8011890:	2000b4f0 	.word	0x2000b4f0
 8011894:	2000b558 	.word	0x2000b558

08011898 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8011898:	b480      	push	{r7}
 801189a:	b083      	sub	sp, #12
 801189c:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 801189e:	4b05      	ldr	r3, [pc, #20]	@ (80118b4 <xTaskGetCurrentTaskHandle+0x1c>)
 80118a0:	681b      	ldr	r3, [r3, #0]
 80118a2:	607b      	str	r3, [r7, #4]

		return xReturn;
 80118a4:	687b      	ldr	r3, [r7, #4]
	}
 80118a6:	4618      	mov	r0, r3
 80118a8:	370c      	adds	r7, #12
 80118aa:	46bd      	mov	sp, r7
 80118ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118b0:	4770      	bx	lr
 80118b2:	bf00      	nop
 80118b4:	2000b064 	.word	0x2000b064

080118b8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80118b8:	b480      	push	{r7}
 80118ba:	b083      	sub	sp, #12
 80118bc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80118be:	4b0b      	ldr	r3, [pc, #44]	@ (80118ec <xTaskGetSchedulerState+0x34>)
 80118c0:	681b      	ldr	r3, [r3, #0]
 80118c2:	2b00      	cmp	r3, #0
 80118c4:	d102      	bne.n	80118cc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80118c6:	2301      	movs	r3, #1
 80118c8:	607b      	str	r3, [r7, #4]
 80118ca:	e008      	b.n	80118de <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80118cc:	4b08      	ldr	r3, [pc, #32]	@ (80118f0 <xTaskGetSchedulerState+0x38>)
 80118ce:	681b      	ldr	r3, [r3, #0]
 80118d0:	2b00      	cmp	r3, #0
 80118d2:	d102      	bne.n	80118da <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80118d4:	2302      	movs	r3, #2
 80118d6:	607b      	str	r3, [r7, #4]
 80118d8:	e001      	b.n	80118de <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80118da:	2300      	movs	r3, #0
 80118dc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80118de:	687b      	ldr	r3, [r7, #4]
	}
 80118e0:	4618      	mov	r0, r3
 80118e2:	370c      	adds	r7, #12
 80118e4:	46bd      	mov	sp, r7
 80118e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118ea:	4770      	bx	lr
 80118ec:	2000b544 	.word	0x2000b544
 80118f0:	2000b560 	.word	0x2000b560

080118f4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80118f4:	b580      	push	{r7, lr}
 80118f6:	b084      	sub	sp, #16
 80118f8:	af00      	add	r7, sp, #0
 80118fa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80118fc:	687b      	ldr	r3, [r7, #4]
 80118fe:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8011900:	2300      	movs	r3, #0
 8011902:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8011904:	687b      	ldr	r3, [r7, #4]
 8011906:	2b00      	cmp	r3, #0
 8011908:	d051      	beq.n	80119ae <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 801190a:	68bb      	ldr	r3, [r7, #8]
 801190c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801190e:	4b2a      	ldr	r3, [pc, #168]	@ (80119b8 <xTaskPriorityInherit+0xc4>)
 8011910:	681b      	ldr	r3, [r3, #0]
 8011912:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011914:	429a      	cmp	r2, r3
 8011916:	d241      	bcs.n	801199c <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8011918:	68bb      	ldr	r3, [r7, #8]
 801191a:	699b      	ldr	r3, [r3, #24]
 801191c:	2b00      	cmp	r3, #0
 801191e:	db06      	blt.n	801192e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011920:	4b25      	ldr	r3, [pc, #148]	@ (80119b8 <xTaskPriorityInherit+0xc4>)
 8011922:	681b      	ldr	r3, [r3, #0]
 8011924:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011926:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 801192a:	68bb      	ldr	r3, [r7, #8]
 801192c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 801192e:	68bb      	ldr	r3, [r7, #8]
 8011930:	6959      	ldr	r1, [r3, #20]
 8011932:	68bb      	ldr	r3, [r7, #8]
 8011934:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011936:	4613      	mov	r3, r2
 8011938:	009b      	lsls	r3, r3, #2
 801193a:	4413      	add	r3, r2
 801193c:	009b      	lsls	r3, r3, #2
 801193e:	4a1f      	ldr	r2, [pc, #124]	@ (80119bc <xTaskPriorityInherit+0xc8>)
 8011940:	4413      	add	r3, r2
 8011942:	4299      	cmp	r1, r3
 8011944:	d122      	bne.n	801198c <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011946:	68bb      	ldr	r3, [r7, #8]
 8011948:	3304      	adds	r3, #4
 801194a:	4618      	mov	r0, r3
 801194c:	f7fd ff9c 	bl	800f888 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8011950:	4b19      	ldr	r3, [pc, #100]	@ (80119b8 <xTaskPriorityInherit+0xc4>)
 8011952:	681b      	ldr	r3, [r3, #0]
 8011954:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011956:	68bb      	ldr	r3, [r7, #8]
 8011958:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 801195a:	68bb      	ldr	r3, [r7, #8]
 801195c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801195e:	4b18      	ldr	r3, [pc, #96]	@ (80119c0 <xTaskPriorityInherit+0xcc>)
 8011960:	681b      	ldr	r3, [r3, #0]
 8011962:	429a      	cmp	r2, r3
 8011964:	d903      	bls.n	801196e <xTaskPriorityInherit+0x7a>
 8011966:	68bb      	ldr	r3, [r7, #8]
 8011968:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801196a:	4a15      	ldr	r2, [pc, #84]	@ (80119c0 <xTaskPriorityInherit+0xcc>)
 801196c:	6013      	str	r3, [r2, #0]
 801196e:	68bb      	ldr	r3, [r7, #8]
 8011970:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011972:	4613      	mov	r3, r2
 8011974:	009b      	lsls	r3, r3, #2
 8011976:	4413      	add	r3, r2
 8011978:	009b      	lsls	r3, r3, #2
 801197a:	4a10      	ldr	r2, [pc, #64]	@ (80119bc <xTaskPriorityInherit+0xc8>)
 801197c:	441a      	add	r2, r3
 801197e:	68bb      	ldr	r3, [r7, #8]
 8011980:	3304      	adds	r3, #4
 8011982:	4619      	mov	r1, r3
 8011984:	4610      	mov	r0, r2
 8011986:	f7fd ff22 	bl	800f7ce <vListInsertEnd>
 801198a:	e004      	b.n	8011996 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 801198c:	4b0a      	ldr	r3, [pc, #40]	@ (80119b8 <xTaskPriorityInherit+0xc4>)
 801198e:	681b      	ldr	r3, [r3, #0]
 8011990:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011992:	68bb      	ldr	r3, [r7, #8]
 8011994:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8011996:	2301      	movs	r3, #1
 8011998:	60fb      	str	r3, [r7, #12]
 801199a:	e008      	b.n	80119ae <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 801199c:	68bb      	ldr	r3, [r7, #8]
 801199e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80119a0:	4b05      	ldr	r3, [pc, #20]	@ (80119b8 <xTaskPriorityInherit+0xc4>)
 80119a2:	681b      	ldr	r3, [r3, #0]
 80119a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80119a6:	429a      	cmp	r2, r3
 80119a8:	d201      	bcs.n	80119ae <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80119aa:	2301      	movs	r3, #1
 80119ac:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80119ae:	68fb      	ldr	r3, [r7, #12]
	}
 80119b0:	4618      	mov	r0, r3
 80119b2:	3710      	adds	r7, #16
 80119b4:	46bd      	mov	sp, r7
 80119b6:	bd80      	pop	{r7, pc}
 80119b8:	2000b064 	.word	0x2000b064
 80119bc:	2000b068 	.word	0x2000b068
 80119c0:	2000b540 	.word	0x2000b540

080119c4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80119c4:	b580      	push	{r7, lr}
 80119c6:	b086      	sub	sp, #24
 80119c8:	af00      	add	r7, sp, #0
 80119ca:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80119cc:	687b      	ldr	r3, [r7, #4]
 80119ce:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80119d0:	2300      	movs	r3, #0
 80119d2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80119d4:	687b      	ldr	r3, [r7, #4]
 80119d6:	2b00      	cmp	r3, #0
 80119d8:	d05c      	beq.n	8011a94 <xTaskPriorityDisinherit+0xd0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80119da:	4b31      	ldr	r3, [pc, #196]	@ (8011aa0 <xTaskPriorityDisinherit+0xdc>)
 80119dc:	681b      	ldr	r3, [r3, #0]
 80119de:	693a      	ldr	r2, [r7, #16]
 80119e0:	429a      	cmp	r2, r3
 80119e2:	d00d      	beq.n	8011a00 <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 80119e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80119e8:	b672      	cpsid	i
 80119ea:	f383 8811 	msr	BASEPRI, r3
 80119ee:	f3bf 8f6f 	isb	sy
 80119f2:	f3bf 8f4f 	dsb	sy
 80119f6:	b662      	cpsie	i
 80119f8:	60fb      	str	r3, [r7, #12]
}
 80119fa:	bf00      	nop
 80119fc:	bf00      	nop
 80119fe:	e7fd      	b.n	80119fc <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 8011a00:	693b      	ldr	r3, [r7, #16]
 8011a02:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011a04:	2b00      	cmp	r3, #0
 8011a06:	d10d      	bne.n	8011a24 <xTaskPriorityDisinherit+0x60>
	__asm volatile
 8011a08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011a0c:	b672      	cpsid	i
 8011a0e:	f383 8811 	msr	BASEPRI, r3
 8011a12:	f3bf 8f6f 	isb	sy
 8011a16:	f3bf 8f4f 	dsb	sy
 8011a1a:	b662      	cpsie	i
 8011a1c:	60bb      	str	r3, [r7, #8]
}
 8011a1e:	bf00      	nop
 8011a20:	bf00      	nop
 8011a22:	e7fd      	b.n	8011a20 <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 8011a24:	693b      	ldr	r3, [r7, #16]
 8011a26:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011a28:	1e5a      	subs	r2, r3, #1
 8011a2a:	693b      	ldr	r3, [r7, #16]
 8011a2c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8011a2e:	693b      	ldr	r3, [r7, #16]
 8011a30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011a32:	693b      	ldr	r3, [r7, #16]
 8011a34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8011a36:	429a      	cmp	r2, r3
 8011a38:	d02c      	beq.n	8011a94 <xTaskPriorityDisinherit+0xd0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8011a3a:	693b      	ldr	r3, [r7, #16]
 8011a3c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011a3e:	2b00      	cmp	r3, #0
 8011a40:	d128      	bne.n	8011a94 <xTaskPriorityDisinherit+0xd0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011a42:	693b      	ldr	r3, [r7, #16]
 8011a44:	3304      	adds	r3, #4
 8011a46:	4618      	mov	r0, r3
 8011a48:	f7fd ff1e 	bl	800f888 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8011a4c:	693b      	ldr	r3, [r7, #16]
 8011a4e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8011a50:	693b      	ldr	r3, [r7, #16]
 8011a52:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011a54:	693b      	ldr	r3, [r7, #16]
 8011a56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011a58:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8011a5c:	693b      	ldr	r3, [r7, #16]
 8011a5e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8011a60:	693b      	ldr	r3, [r7, #16]
 8011a62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011a64:	4b0f      	ldr	r3, [pc, #60]	@ (8011aa4 <xTaskPriorityDisinherit+0xe0>)
 8011a66:	681b      	ldr	r3, [r3, #0]
 8011a68:	429a      	cmp	r2, r3
 8011a6a:	d903      	bls.n	8011a74 <xTaskPriorityDisinherit+0xb0>
 8011a6c:	693b      	ldr	r3, [r7, #16]
 8011a6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011a70:	4a0c      	ldr	r2, [pc, #48]	@ (8011aa4 <xTaskPriorityDisinherit+0xe0>)
 8011a72:	6013      	str	r3, [r2, #0]
 8011a74:	693b      	ldr	r3, [r7, #16]
 8011a76:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011a78:	4613      	mov	r3, r2
 8011a7a:	009b      	lsls	r3, r3, #2
 8011a7c:	4413      	add	r3, r2
 8011a7e:	009b      	lsls	r3, r3, #2
 8011a80:	4a09      	ldr	r2, [pc, #36]	@ (8011aa8 <xTaskPriorityDisinherit+0xe4>)
 8011a82:	441a      	add	r2, r3
 8011a84:	693b      	ldr	r3, [r7, #16]
 8011a86:	3304      	adds	r3, #4
 8011a88:	4619      	mov	r1, r3
 8011a8a:	4610      	mov	r0, r2
 8011a8c:	f7fd fe9f 	bl	800f7ce <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8011a90:	2301      	movs	r3, #1
 8011a92:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8011a94:	697b      	ldr	r3, [r7, #20]
	}
 8011a96:	4618      	mov	r0, r3
 8011a98:	3718      	adds	r7, #24
 8011a9a:	46bd      	mov	sp, r7
 8011a9c:	bd80      	pop	{r7, pc}
 8011a9e:	bf00      	nop
 8011aa0:	2000b064 	.word	0x2000b064
 8011aa4:	2000b540 	.word	0x2000b540
 8011aa8:	2000b068 	.word	0x2000b068

08011aac <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8011aac:	b580      	push	{r7, lr}
 8011aae:	b088      	sub	sp, #32
 8011ab0:	af00      	add	r7, sp, #0
 8011ab2:	6078      	str	r0, [r7, #4]
 8011ab4:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8011ab6:	687b      	ldr	r3, [r7, #4]
 8011ab8:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8011aba:	2301      	movs	r3, #1
 8011abc:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8011abe:	687b      	ldr	r3, [r7, #4]
 8011ac0:	2b00      	cmp	r3, #0
 8011ac2:	d070      	beq.n	8011ba6 <vTaskPriorityDisinheritAfterTimeout+0xfa>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8011ac4:	69bb      	ldr	r3, [r7, #24]
 8011ac6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011ac8:	2b00      	cmp	r3, #0
 8011aca:	d10d      	bne.n	8011ae8 <vTaskPriorityDisinheritAfterTimeout+0x3c>
	__asm volatile
 8011acc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011ad0:	b672      	cpsid	i
 8011ad2:	f383 8811 	msr	BASEPRI, r3
 8011ad6:	f3bf 8f6f 	isb	sy
 8011ada:	f3bf 8f4f 	dsb	sy
 8011ade:	b662      	cpsie	i
 8011ae0:	60fb      	str	r3, [r7, #12]
}
 8011ae2:	bf00      	nop
 8011ae4:	bf00      	nop
 8011ae6:	e7fd      	b.n	8011ae4 <vTaskPriorityDisinheritAfterTimeout+0x38>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8011ae8:	69bb      	ldr	r3, [r7, #24]
 8011aea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8011aec:	683a      	ldr	r2, [r7, #0]
 8011aee:	429a      	cmp	r2, r3
 8011af0:	d902      	bls.n	8011af8 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8011af2:	683b      	ldr	r3, [r7, #0]
 8011af4:	61fb      	str	r3, [r7, #28]
 8011af6:	e002      	b.n	8011afe <vTaskPriorityDisinheritAfterTimeout+0x52>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8011af8:	69bb      	ldr	r3, [r7, #24]
 8011afa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8011afc:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8011afe:	69bb      	ldr	r3, [r7, #24]
 8011b00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011b02:	69fa      	ldr	r2, [r7, #28]
 8011b04:	429a      	cmp	r2, r3
 8011b06:	d04e      	beq.n	8011ba6 <vTaskPriorityDisinheritAfterTimeout+0xfa>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8011b08:	69bb      	ldr	r3, [r7, #24]
 8011b0a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011b0c:	697a      	ldr	r2, [r7, #20]
 8011b0e:	429a      	cmp	r2, r3
 8011b10:	d149      	bne.n	8011ba6 <vTaskPriorityDisinheritAfterTimeout+0xfa>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8011b12:	4b27      	ldr	r3, [pc, #156]	@ (8011bb0 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8011b14:	681b      	ldr	r3, [r3, #0]
 8011b16:	69ba      	ldr	r2, [r7, #24]
 8011b18:	429a      	cmp	r2, r3
 8011b1a:	d10d      	bne.n	8011b38 <vTaskPriorityDisinheritAfterTimeout+0x8c>
	__asm volatile
 8011b1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011b20:	b672      	cpsid	i
 8011b22:	f383 8811 	msr	BASEPRI, r3
 8011b26:	f3bf 8f6f 	isb	sy
 8011b2a:	f3bf 8f4f 	dsb	sy
 8011b2e:	b662      	cpsie	i
 8011b30:	60bb      	str	r3, [r7, #8]
}
 8011b32:	bf00      	nop
 8011b34:	bf00      	nop
 8011b36:	e7fd      	b.n	8011b34 <vTaskPriorityDisinheritAfterTimeout+0x88>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8011b38:	69bb      	ldr	r3, [r7, #24]
 8011b3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011b3c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8011b3e:	69bb      	ldr	r3, [r7, #24]
 8011b40:	69fa      	ldr	r2, [r7, #28]
 8011b42:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8011b44:	69bb      	ldr	r3, [r7, #24]
 8011b46:	699b      	ldr	r3, [r3, #24]
 8011b48:	2b00      	cmp	r3, #0
 8011b4a:	db04      	blt.n	8011b56 <vTaskPriorityDisinheritAfterTimeout+0xaa>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011b4c:	69fb      	ldr	r3, [r7, #28]
 8011b4e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8011b52:	69bb      	ldr	r3, [r7, #24]
 8011b54:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8011b56:	69bb      	ldr	r3, [r7, #24]
 8011b58:	6959      	ldr	r1, [r3, #20]
 8011b5a:	693a      	ldr	r2, [r7, #16]
 8011b5c:	4613      	mov	r3, r2
 8011b5e:	009b      	lsls	r3, r3, #2
 8011b60:	4413      	add	r3, r2
 8011b62:	009b      	lsls	r3, r3, #2
 8011b64:	4a13      	ldr	r2, [pc, #76]	@ (8011bb4 <vTaskPriorityDisinheritAfterTimeout+0x108>)
 8011b66:	4413      	add	r3, r2
 8011b68:	4299      	cmp	r1, r3
 8011b6a:	d11c      	bne.n	8011ba6 <vTaskPriorityDisinheritAfterTimeout+0xfa>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011b6c:	69bb      	ldr	r3, [r7, #24]
 8011b6e:	3304      	adds	r3, #4
 8011b70:	4618      	mov	r0, r3
 8011b72:	f7fd fe89 	bl	800f888 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8011b76:	69bb      	ldr	r3, [r7, #24]
 8011b78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011b7a:	4b0f      	ldr	r3, [pc, #60]	@ (8011bb8 <vTaskPriorityDisinheritAfterTimeout+0x10c>)
 8011b7c:	681b      	ldr	r3, [r3, #0]
 8011b7e:	429a      	cmp	r2, r3
 8011b80:	d903      	bls.n	8011b8a <vTaskPriorityDisinheritAfterTimeout+0xde>
 8011b82:	69bb      	ldr	r3, [r7, #24]
 8011b84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011b86:	4a0c      	ldr	r2, [pc, #48]	@ (8011bb8 <vTaskPriorityDisinheritAfterTimeout+0x10c>)
 8011b88:	6013      	str	r3, [r2, #0]
 8011b8a:	69bb      	ldr	r3, [r7, #24]
 8011b8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011b8e:	4613      	mov	r3, r2
 8011b90:	009b      	lsls	r3, r3, #2
 8011b92:	4413      	add	r3, r2
 8011b94:	009b      	lsls	r3, r3, #2
 8011b96:	4a07      	ldr	r2, [pc, #28]	@ (8011bb4 <vTaskPriorityDisinheritAfterTimeout+0x108>)
 8011b98:	441a      	add	r2, r3
 8011b9a:	69bb      	ldr	r3, [r7, #24]
 8011b9c:	3304      	adds	r3, #4
 8011b9e:	4619      	mov	r1, r3
 8011ba0:	4610      	mov	r0, r2
 8011ba2:	f7fd fe14 	bl	800f7ce <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8011ba6:	bf00      	nop
 8011ba8:	3720      	adds	r7, #32
 8011baa:	46bd      	mov	sp, r7
 8011bac:	bd80      	pop	{r7, pc}
 8011bae:	bf00      	nop
 8011bb0:	2000b064 	.word	0x2000b064
 8011bb4:	2000b068 	.word	0x2000b068
 8011bb8:	2000b540 	.word	0x2000b540

08011bbc <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8011bbc:	b480      	push	{r7}
 8011bbe:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8011bc0:	4b07      	ldr	r3, [pc, #28]	@ (8011be0 <pvTaskIncrementMutexHeldCount+0x24>)
 8011bc2:	681b      	ldr	r3, [r3, #0]
 8011bc4:	2b00      	cmp	r3, #0
 8011bc6:	d004      	beq.n	8011bd2 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8011bc8:	4b05      	ldr	r3, [pc, #20]	@ (8011be0 <pvTaskIncrementMutexHeldCount+0x24>)
 8011bca:	681b      	ldr	r3, [r3, #0]
 8011bcc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8011bce:	3201      	adds	r2, #1
 8011bd0:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8011bd2:	4b03      	ldr	r3, [pc, #12]	@ (8011be0 <pvTaskIncrementMutexHeldCount+0x24>)
 8011bd4:	681b      	ldr	r3, [r3, #0]
	}
 8011bd6:	4618      	mov	r0, r3
 8011bd8:	46bd      	mov	sp, r7
 8011bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bde:	4770      	bx	lr
 8011be0:	2000b064 	.word	0x2000b064

08011be4 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 8011be4:	b580      	push	{r7, lr}
 8011be6:	b084      	sub	sp, #16
 8011be8:	af00      	add	r7, sp, #0
 8011bea:	6078      	str	r0, [r7, #4]
 8011bec:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 8011bee:	f000 fdd5 	bl	801279c <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 8011bf2:	4b20      	ldr	r3, [pc, #128]	@ (8011c74 <ulTaskNotifyTake+0x90>)
 8011bf4:	681b      	ldr	r3, [r3, #0]
 8011bf6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8011bfa:	2b00      	cmp	r3, #0
 8011bfc:	d113      	bne.n	8011c26 <ulTaskNotifyTake+0x42>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8011bfe:	4b1d      	ldr	r3, [pc, #116]	@ (8011c74 <ulTaskNotifyTake+0x90>)
 8011c00:	681b      	ldr	r3, [r3, #0]
 8011c02:	2201      	movs	r2, #1
 8011c04:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 8011c08:	683b      	ldr	r3, [r7, #0]
 8011c0a:	2b00      	cmp	r3, #0
 8011c0c:	d00b      	beq.n	8011c26 <ulTaskNotifyTake+0x42>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8011c0e:	2101      	movs	r1, #1
 8011c10:	6838      	ldr	r0, [r7, #0]
 8011c12:	f000 f8fb 	bl	8011e0c <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8011c16:	4b18      	ldr	r3, [pc, #96]	@ (8011c78 <ulTaskNotifyTake+0x94>)
 8011c18:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011c1c:	601a      	str	r2, [r3, #0]
 8011c1e:	f3bf 8f4f 	dsb	sy
 8011c22:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8011c26:	f000 fdef 	bl	8012808 <vPortExitCritical>

		taskENTER_CRITICAL();
 8011c2a:	f000 fdb7 	bl	801279c <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 8011c2e:	4b11      	ldr	r3, [pc, #68]	@ (8011c74 <ulTaskNotifyTake+0x90>)
 8011c30:	681b      	ldr	r3, [r3, #0]
 8011c32:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8011c36:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 8011c38:	68fb      	ldr	r3, [r7, #12]
 8011c3a:	2b00      	cmp	r3, #0
 8011c3c:	d00e      	beq.n	8011c5c <ulTaskNotifyTake+0x78>
			{
				if( xClearCountOnExit != pdFALSE )
 8011c3e:	687b      	ldr	r3, [r7, #4]
 8011c40:	2b00      	cmp	r3, #0
 8011c42:	d005      	beq.n	8011c50 <ulTaskNotifyTake+0x6c>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 8011c44:	4b0b      	ldr	r3, [pc, #44]	@ (8011c74 <ulTaskNotifyTake+0x90>)
 8011c46:	681b      	ldr	r3, [r3, #0]
 8011c48:	2200      	movs	r2, #0
 8011c4a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
 8011c4e:	e005      	b.n	8011c5c <ulTaskNotifyTake+0x78>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 8011c50:	4b08      	ldr	r3, [pc, #32]	@ (8011c74 <ulTaskNotifyTake+0x90>)
 8011c52:	681b      	ldr	r3, [r3, #0]
 8011c54:	68fa      	ldr	r2, [r7, #12]
 8011c56:	3a01      	subs	r2, #1
 8011c58:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8011c5c:	4b05      	ldr	r3, [pc, #20]	@ (8011c74 <ulTaskNotifyTake+0x90>)
 8011c5e:	681b      	ldr	r3, [r3, #0]
 8011c60:	2200      	movs	r2, #0
 8011c62:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 8011c66:	f000 fdcf 	bl	8012808 <vPortExitCritical>

		return ulReturn;
 8011c6a:	68fb      	ldr	r3, [r7, #12]
	}
 8011c6c:	4618      	mov	r0, r3
 8011c6e:	3710      	adds	r7, #16
 8011c70:	46bd      	mov	sp, r7
 8011c72:	bd80      	pop	{r7, pc}
 8011c74:	2000b064 	.word	0x2000b064
 8011c78:	e000ed04 	.word	0xe000ed04

08011c7c <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8011c7c:	b580      	push	{r7, lr}
 8011c7e:	b08a      	sub	sp, #40	@ 0x28
 8011c80:	af00      	add	r7, sp, #0
 8011c82:	60f8      	str	r0, [r7, #12]
 8011c84:	60b9      	str	r1, [r7, #8]
 8011c86:	603b      	str	r3, [r7, #0]
 8011c88:	4613      	mov	r3, r2
 8011c8a:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8011c8c:	2301      	movs	r3, #1
 8011c8e:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8011c90:	68fb      	ldr	r3, [r7, #12]
 8011c92:	2b00      	cmp	r3, #0
 8011c94:	d10d      	bne.n	8011cb2 <xTaskGenericNotify+0x36>
	__asm volatile
 8011c96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011c9a:	b672      	cpsid	i
 8011c9c:	f383 8811 	msr	BASEPRI, r3
 8011ca0:	f3bf 8f6f 	isb	sy
 8011ca4:	f3bf 8f4f 	dsb	sy
 8011ca8:	b662      	cpsie	i
 8011caa:	61bb      	str	r3, [r7, #24]
}
 8011cac:	bf00      	nop
 8011cae:	bf00      	nop
 8011cb0:	e7fd      	b.n	8011cae <xTaskGenericNotify+0x32>
		pxTCB = xTaskToNotify;
 8011cb2:	68fb      	ldr	r3, [r7, #12]
 8011cb4:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 8011cb6:	f000 fd71 	bl	801279c <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 8011cba:	683b      	ldr	r3, [r7, #0]
 8011cbc:	2b00      	cmp	r3, #0
 8011cbe:	d004      	beq.n	8011cca <xTaskGenericNotify+0x4e>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8011cc0:	6a3b      	ldr	r3, [r7, #32]
 8011cc2:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8011cc6:	683b      	ldr	r3, [r7, #0]
 8011cc8:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8011cca:	6a3b      	ldr	r3, [r7, #32]
 8011ccc:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8011cd0:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8011cd2:	6a3b      	ldr	r3, [r7, #32]
 8011cd4:	2202      	movs	r2, #2
 8011cd6:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 8011cda:	79fb      	ldrb	r3, [r7, #7]
 8011cdc:	2b04      	cmp	r3, #4
 8011cde:	d82e      	bhi.n	8011d3e <xTaskGenericNotify+0xc2>
 8011ce0:	a201      	add	r2, pc, #4	@ (adr r2, 8011ce8 <xTaskGenericNotify+0x6c>)
 8011ce2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011ce6:	bf00      	nop
 8011ce8:	08011d67 	.word	0x08011d67
 8011cec:	08011cfd 	.word	0x08011cfd
 8011cf0:	08011d0f 	.word	0x08011d0f
 8011cf4:	08011d1f 	.word	0x08011d1f
 8011cf8:	08011d29 	.word	0x08011d29
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8011cfc:	6a3b      	ldr	r3, [r7, #32]
 8011cfe:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8011d02:	68bb      	ldr	r3, [r7, #8]
 8011d04:	431a      	orrs	r2, r3
 8011d06:	6a3b      	ldr	r3, [r7, #32]
 8011d08:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8011d0c:	e02e      	b.n	8011d6c <xTaskGenericNotify+0xf0>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8011d0e:	6a3b      	ldr	r3, [r7, #32]
 8011d10:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8011d14:	1c5a      	adds	r2, r3, #1
 8011d16:	6a3b      	ldr	r3, [r7, #32]
 8011d18:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8011d1c:	e026      	b.n	8011d6c <xTaskGenericNotify+0xf0>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8011d1e:	6a3b      	ldr	r3, [r7, #32]
 8011d20:	68ba      	ldr	r2, [r7, #8]
 8011d22:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8011d26:	e021      	b.n	8011d6c <xTaskGenericNotify+0xf0>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8011d28:	7ffb      	ldrb	r3, [r7, #31]
 8011d2a:	2b02      	cmp	r3, #2
 8011d2c:	d004      	beq.n	8011d38 <xTaskGenericNotify+0xbc>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8011d2e:	6a3b      	ldr	r3, [r7, #32]
 8011d30:	68ba      	ldr	r2, [r7, #8]
 8011d32:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8011d36:	e019      	b.n	8011d6c <xTaskGenericNotify+0xf0>
						xReturn = pdFAIL;
 8011d38:	2300      	movs	r3, #0
 8011d3a:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 8011d3c:	e016      	b.n	8011d6c <xTaskGenericNotify+0xf0>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8011d3e:	6a3b      	ldr	r3, [r7, #32]
 8011d40:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8011d44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011d48:	d00f      	beq.n	8011d6a <xTaskGenericNotify+0xee>
	__asm volatile
 8011d4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011d4e:	b672      	cpsid	i
 8011d50:	f383 8811 	msr	BASEPRI, r3
 8011d54:	f3bf 8f6f 	isb	sy
 8011d58:	f3bf 8f4f 	dsb	sy
 8011d5c:	b662      	cpsie	i
 8011d5e:	617b      	str	r3, [r7, #20]
}
 8011d60:	bf00      	nop
 8011d62:	bf00      	nop
 8011d64:	e7fd      	b.n	8011d62 <xTaskGenericNotify+0xe6>
					break;
 8011d66:	bf00      	nop
 8011d68:	e000      	b.n	8011d6c <xTaskGenericNotify+0xf0>

					break;
 8011d6a:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8011d6c:	7ffb      	ldrb	r3, [r7, #31]
 8011d6e:	2b01      	cmp	r3, #1
 8011d70:	d13d      	bne.n	8011dee <xTaskGenericNotify+0x172>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011d72:	6a3b      	ldr	r3, [r7, #32]
 8011d74:	3304      	adds	r3, #4
 8011d76:	4618      	mov	r0, r3
 8011d78:	f7fd fd86 	bl	800f888 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8011d7c:	6a3b      	ldr	r3, [r7, #32]
 8011d7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011d80:	4b1e      	ldr	r3, [pc, #120]	@ (8011dfc <xTaskGenericNotify+0x180>)
 8011d82:	681b      	ldr	r3, [r3, #0]
 8011d84:	429a      	cmp	r2, r3
 8011d86:	d903      	bls.n	8011d90 <xTaskGenericNotify+0x114>
 8011d88:	6a3b      	ldr	r3, [r7, #32]
 8011d8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011d8c:	4a1b      	ldr	r2, [pc, #108]	@ (8011dfc <xTaskGenericNotify+0x180>)
 8011d8e:	6013      	str	r3, [r2, #0]
 8011d90:	6a3b      	ldr	r3, [r7, #32]
 8011d92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011d94:	4613      	mov	r3, r2
 8011d96:	009b      	lsls	r3, r3, #2
 8011d98:	4413      	add	r3, r2
 8011d9a:	009b      	lsls	r3, r3, #2
 8011d9c:	4a18      	ldr	r2, [pc, #96]	@ (8011e00 <xTaskGenericNotify+0x184>)
 8011d9e:	441a      	add	r2, r3
 8011da0:	6a3b      	ldr	r3, [r7, #32]
 8011da2:	3304      	adds	r3, #4
 8011da4:	4619      	mov	r1, r3
 8011da6:	4610      	mov	r0, r2
 8011da8:	f7fd fd11 	bl	800f7ce <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8011dac:	6a3b      	ldr	r3, [r7, #32]
 8011dae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011db0:	2b00      	cmp	r3, #0
 8011db2:	d00d      	beq.n	8011dd0 <xTaskGenericNotify+0x154>
	__asm volatile
 8011db4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011db8:	b672      	cpsid	i
 8011dba:	f383 8811 	msr	BASEPRI, r3
 8011dbe:	f3bf 8f6f 	isb	sy
 8011dc2:	f3bf 8f4f 	dsb	sy
 8011dc6:	b662      	cpsie	i
 8011dc8:	613b      	str	r3, [r7, #16]
}
 8011dca:	bf00      	nop
 8011dcc:	bf00      	nop
 8011dce:	e7fd      	b.n	8011dcc <xTaskGenericNotify+0x150>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8011dd0:	6a3b      	ldr	r3, [r7, #32]
 8011dd2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011dd4:	4b0b      	ldr	r3, [pc, #44]	@ (8011e04 <xTaskGenericNotify+0x188>)
 8011dd6:	681b      	ldr	r3, [r3, #0]
 8011dd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011dda:	429a      	cmp	r2, r3
 8011ddc:	d907      	bls.n	8011dee <xTaskGenericNotify+0x172>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 8011dde:	4b0a      	ldr	r3, [pc, #40]	@ (8011e08 <xTaskGenericNotify+0x18c>)
 8011de0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011de4:	601a      	str	r2, [r3, #0]
 8011de6:	f3bf 8f4f 	dsb	sy
 8011dea:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8011dee:	f000 fd0b 	bl	8012808 <vPortExitCritical>

		return xReturn;
 8011df2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 8011df4:	4618      	mov	r0, r3
 8011df6:	3728      	adds	r7, #40	@ 0x28
 8011df8:	46bd      	mov	sp, r7
 8011dfa:	bd80      	pop	{r7, pc}
 8011dfc:	2000b540 	.word	0x2000b540
 8011e00:	2000b068 	.word	0x2000b068
 8011e04:	2000b064 	.word	0x2000b064
 8011e08:	e000ed04 	.word	0xe000ed04

08011e0c <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8011e0c:	b580      	push	{r7, lr}
 8011e0e:	b084      	sub	sp, #16
 8011e10:	af00      	add	r7, sp, #0
 8011e12:	6078      	str	r0, [r7, #4]
 8011e14:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8011e16:	4b21      	ldr	r3, [pc, #132]	@ (8011e9c <prvAddCurrentTaskToDelayedList+0x90>)
 8011e18:	681b      	ldr	r3, [r3, #0]
 8011e1a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011e1c:	4b20      	ldr	r3, [pc, #128]	@ (8011ea0 <prvAddCurrentTaskToDelayedList+0x94>)
 8011e1e:	681b      	ldr	r3, [r3, #0]
 8011e20:	3304      	adds	r3, #4
 8011e22:	4618      	mov	r0, r3
 8011e24:	f7fd fd30 	bl	800f888 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8011e28:	687b      	ldr	r3, [r7, #4]
 8011e2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011e2e:	d10a      	bne.n	8011e46 <prvAddCurrentTaskToDelayedList+0x3a>
 8011e30:	683b      	ldr	r3, [r7, #0]
 8011e32:	2b00      	cmp	r3, #0
 8011e34:	d007      	beq.n	8011e46 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011e36:	4b1a      	ldr	r3, [pc, #104]	@ (8011ea0 <prvAddCurrentTaskToDelayedList+0x94>)
 8011e38:	681b      	ldr	r3, [r3, #0]
 8011e3a:	3304      	adds	r3, #4
 8011e3c:	4619      	mov	r1, r3
 8011e3e:	4819      	ldr	r0, [pc, #100]	@ (8011ea4 <prvAddCurrentTaskToDelayedList+0x98>)
 8011e40:	f7fd fcc5 	bl	800f7ce <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8011e44:	e026      	b.n	8011e94 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8011e46:	68fa      	ldr	r2, [r7, #12]
 8011e48:	687b      	ldr	r3, [r7, #4]
 8011e4a:	4413      	add	r3, r2
 8011e4c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8011e4e:	4b14      	ldr	r3, [pc, #80]	@ (8011ea0 <prvAddCurrentTaskToDelayedList+0x94>)
 8011e50:	681b      	ldr	r3, [r3, #0]
 8011e52:	68ba      	ldr	r2, [r7, #8]
 8011e54:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8011e56:	68ba      	ldr	r2, [r7, #8]
 8011e58:	68fb      	ldr	r3, [r7, #12]
 8011e5a:	429a      	cmp	r2, r3
 8011e5c:	d209      	bcs.n	8011e72 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011e5e:	4b12      	ldr	r3, [pc, #72]	@ (8011ea8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8011e60:	681a      	ldr	r2, [r3, #0]
 8011e62:	4b0f      	ldr	r3, [pc, #60]	@ (8011ea0 <prvAddCurrentTaskToDelayedList+0x94>)
 8011e64:	681b      	ldr	r3, [r3, #0]
 8011e66:	3304      	adds	r3, #4
 8011e68:	4619      	mov	r1, r3
 8011e6a:	4610      	mov	r0, r2
 8011e6c:	f7fd fcd3 	bl	800f816 <vListInsert>
}
 8011e70:	e010      	b.n	8011e94 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011e72:	4b0e      	ldr	r3, [pc, #56]	@ (8011eac <prvAddCurrentTaskToDelayedList+0xa0>)
 8011e74:	681a      	ldr	r2, [r3, #0]
 8011e76:	4b0a      	ldr	r3, [pc, #40]	@ (8011ea0 <prvAddCurrentTaskToDelayedList+0x94>)
 8011e78:	681b      	ldr	r3, [r3, #0]
 8011e7a:	3304      	adds	r3, #4
 8011e7c:	4619      	mov	r1, r3
 8011e7e:	4610      	mov	r0, r2
 8011e80:	f7fd fcc9 	bl	800f816 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8011e84:	4b0a      	ldr	r3, [pc, #40]	@ (8011eb0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8011e86:	681b      	ldr	r3, [r3, #0]
 8011e88:	68ba      	ldr	r2, [r7, #8]
 8011e8a:	429a      	cmp	r2, r3
 8011e8c:	d202      	bcs.n	8011e94 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8011e8e:	4a08      	ldr	r2, [pc, #32]	@ (8011eb0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8011e90:	68bb      	ldr	r3, [r7, #8]
 8011e92:	6013      	str	r3, [r2, #0]
}
 8011e94:	bf00      	nop
 8011e96:	3710      	adds	r7, #16
 8011e98:	46bd      	mov	sp, r7
 8011e9a:	bd80      	pop	{r7, pc}
 8011e9c:	2000b53c 	.word	0x2000b53c
 8011ea0:	2000b064 	.word	0x2000b064
 8011ea4:	2000b524 	.word	0x2000b524
 8011ea8:	2000b4f4 	.word	0x2000b4f4
 8011eac:	2000b4f0 	.word	0x2000b4f0
 8011eb0:	2000b558 	.word	0x2000b558

08011eb4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8011eb4:	b580      	push	{r7, lr}
 8011eb6:	b08a      	sub	sp, #40	@ 0x28
 8011eb8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8011eba:	2300      	movs	r3, #0
 8011ebc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8011ebe:	f000 fb21 	bl	8012504 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8011ec2:	4b1e      	ldr	r3, [pc, #120]	@ (8011f3c <xTimerCreateTimerTask+0x88>)
 8011ec4:	681b      	ldr	r3, [r3, #0]
 8011ec6:	2b00      	cmp	r3, #0
 8011ec8:	d021      	beq.n	8011f0e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8011eca:	2300      	movs	r3, #0
 8011ecc:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8011ece:	2300      	movs	r3, #0
 8011ed0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8011ed2:	1d3a      	adds	r2, r7, #4
 8011ed4:	f107 0108 	add.w	r1, r7, #8
 8011ed8:	f107 030c 	add.w	r3, r7, #12
 8011edc:	4618      	mov	r0, r3
 8011ede:	f7fd fc2f 	bl	800f740 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8011ee2:	6879      	ldr	r1, [r7, #4]
 8011ee4:	68bb      	ldr	r3, [r7, #8]
 8011ee6:	68fa      	ldr	r2, [r7, #12]
 8011ee8:	9202      	str	r2, [sp, #8]
 8011eea:	9301      	str	r3, [sp, #4]
 8011eec:	2302      	movs	r3, #2
 8011eee:	9300      	str	r3, [sp, #0]
 8011ef0:	2300      	movs	r3, #0
 8011ef2:	460a      	mov	r2, r1
 8011ef4:	4912      	ldr	r1, [pc, #72]	@ (8011f40 <xTimerCreateTimerTask+0x8c>)
 8011ef6:	4813      	ldr	r0, [pc, #76]	@ (8011f44 <xTimerCreateTimerTask+0x90>)
 8011ef8:	f7fe fe20 	bl	8010b3c <xTaskCreateStatic>
 8011efc:	4603      	mov	r3, r0
 8011efe:	4a12      	ldr	r2, [pc, #72]	@ (8011f48 <xTimerCreateTimerTask+0x94>)
 8011f00:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8011f02:	4b11      	ldr	r3, [pc, #68]	@ (8011f48 <xTimerCreateTimerTask+0x94>)
 8011f04:	681b      	ldr	r3, [r3, #0]
 8011f06:	2b00      	cmp	r3, #0
 8011f08:	d001      	beq.n	8011f0e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8011f0a:	2301      	movs	r3, #1
 8011f0c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8011f0e:	697b      	ldr	r3, [r7, #20]
 8011f10:	2b00      	cmp	r3, #0
 8011f12:	d10d      	bne.n	8011f30 <xTimerCreateTimerTask+0x7c>
	__asm volatile
 8011f14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011f18:	b672      	cpsid	i
 8011f1a:	f383 8811 	msr	BASEPRI, r3
 8011f1e:	f3bf 8f6f 	isb	sy
 8011f22:	f3bf 8f4f 	dsb	sy
 8011f26:	b662      	cpsie	i
 8011f28:	613b      	str	r3, [r7, #16]
}
 8011f2a:	bf00      	nop
 8011f2c:	bf00      	nop
 8011f2e:	e7fd      	b.n	8011f2c <xTimerCreateTimerTask+0x78>
	return xReturn;
 8011f30:	697b      	ldr	r3, [r7, #20]
}
 8011f32:	4618      	mov	r0, r3
 8011f34:	3718      	adds	r7, #24
 8011f36:	46bd      	mov	sp, r7
 8011f38:	bd80      	pop	{r7, pc}
 8011f3a:	bf00      	nop
 8011f3c:	2000b594 	.word	0x2000b594
 8011f40:	0801f284 	.word	0x0801f284
 8011f44:	0801208d 	.word	0x0801208d
 8011f48:	2000b598 	.word	0x2000b598

08011f4c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8011f4c:	b580      	push	{r7, lr}
 8011f4e:	b08a      	sub	sp, #40	@ 0x28
 8011f50:	af00      	add	r7, sp, #0
 8011f52:	60f8      	str	r0, [r7, #12]
 8011f54:	60b9      	str	r1, [r7, #8]
 8011f56:	607a      	str	r2, [r7, #4]
 8011f58:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8011f5a:	2300      	movs	r3, #0
 8011f5c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8011f5e:	68fb      	ldr	r3, [r7, #12]
 8011f60:	2b00      	cmp	r3, #0
 8011f62:	d10d      	bne.n	8011f80 <xTimerGenericCommand+0x34>
	__asm volatile
 8011f64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011f68:	b672      	cpsid	i
 8011f6a:	f383 8811 	msr	BASEPRI, r3
 8011f6e:	f3bf 8f6f 	isb	sy
 8011f72:	f3bf 8f4f 	dsb	sy
 8011f76:	b662      	cpsie	i
 8011f78:	623b      	str	r3, [r7, #32]
}
 8011f7a:	bf00      	nop
 8011f7c:	bf00      	nop
 8011f7e:	e7fd      	b.n	8011f7c <xTimerGenericCommand+0x30>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8011f80:	4b19      	ldr	r3, [pc, #100]	@ (8011fe8 <xTimerGenericCommand+0x9c>)
 8011f82:	681b      	ldr	r3, [r3, #0]
 8011f84:	2b00      	cmp	r3, #0
 8011f86:	d02a      	beq.n	8011fde <xTimerGenericCommand+0x92>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8011f88:	68bb      	ldr	r3, [r7, #8]
 8011f8a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8011f8c:	687b      	ldr	r3, [r7, #4]
 8011f8e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8011f90:	68fb      	ldr	r3, [r7, #12]
 8011f92:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8011f94:	68bb      	ldr	r3, [r7, #8]
 8011f96:	2b05      	cmp	r3, #5
 8011f98:	dc18      	bgt.n	8011fcc <xTimerGenericCommand+0x80>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8011f9a:	f7ff fc8d 	bl	80118b8 <xTaskGetSchedulerState>
 8011f9e:	4603      	mov	r3, r0
 8011fa0:	2b02      	cmp	r3, #2
 8011fa2:	d109      	bne.n	8011fb8 <xTimerGenericCommand+0x6c>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8011fa4:	4b10      	ldr	r3, [pc, #64]	@ (8011fe8 <xTimerGenericCommand+0x9c>)
 8011fa6:	6818      	ldr	r0, [r3, #0]
 8011fa8:	f107 0110 	add.w	r1, r7, #16
 8011fac:	2300      	movs	r3, #0
 8011fae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011fb0:	f7fd ff20 	bl	800fdf4 <xQueueGenericSend>
 8011fb4:	6278      	str	r0, [r7, #36]	@ 0x24
 8011fb6:	e012      	b.n	8011fde <xTimerGenericCommand+0x92>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8011fb8:	4b0b      	ldr	r3, [pc, #44]	@ (8011fe8 <xTimerGenericCommand+0x9c>)
 8011fba:	6818      	ldr	r0, [r3, #0]
 8011fbc:	f107 0110 	add.w	r1, r7, #16
 8011fc0:	2300      	movs	r3, #0
 8011fc2:	2200      	movs	r2, #0
 8011fc4:	f7fd ff16 	bl	800fdf4 <xQueueGenericSend>
 8011fc8:	6278      	str	r0, [r7, #36]	@ 0x24
 8011fca:	e008      	b.n	8011fde <xTimerGenericCommand+0x92>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8011fcc:	4b06      	ldr	r3, [pc, #24]	@ (8011fe8 <xTimerGenericCommand+0x9c>)
 8011fce:	6818      	ldr	r0, [r3, #0]
 8011fd0:	f107 0110 	add.w	r1, r7, #16
 8011fd4:	2300      	movs	r3, #0
 8011fd6:	683a      	ldr	r2, [r7, #0]
 8011fd8:	f7fe f816 	bl	8010008 <xQueueGenericSendFromISR>
 8011fdc:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8011fde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8011fe0:	4618      	mov	r0, r3
 8011fe2:	3728      	adds	r7, #40	@ 0x28
 8011fe4:	46bd      	mov	sp, r7
 8011fe6:	bd80      	pop	{r7, pc}
 8011fe8:	2000b594 	.word	0x2000b594

08011fec <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8011fec:	b580      	push	{r7, lr}
 8011fee:	b088      	sub	sp, #32
 8011ff0:	af02      	add	r7, sp, #8
 8011ff2:	6078      	str	r0, [r7, #4]
 8011ff4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011ff6:	4b24      	ldr	r3, [pc, #144]	@ (8012088 <prvProcessExpiredTimer+0x9c>)
 8011ff8:	681b      	ldr	r3, [r3, #0]
 8011ffa:	68db      	ldr	r3, [r3, #12]
 8011ffc:	68db      	ldr	r3, [r3, #12]
 8011ffe:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8012000:	697b      	ldr	r3, [r7, #20]
 8012002:	3304      	adds	r3, #4
 8012004:	4618      	mov	r0, r3
 8012006:	f7fd fc3f 	bl	800f888 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801200a:	697b      	ldr	r3, [r7, #20]
 801200c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012010:	f003 0304 	and.w	r3, r3, #4
 8012014:	2b00      	cmp	r3, #0
 8012016:	d025      	beq.n	8012064 <prvProcessExpiredTimer+0x78>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8012018:	697b      	ldr	r3, [r7, #20]
 801201a:	699a      	ldr	r2, [r3, #24]
 801201c:	687b      	ldr	r3, [r7, #4]
 801201e:	18d1      	adds	r1, r2, r3
 8012020:	687b      	ldr	r3, [r7, #4]
 8012022:	683a      	ldr	r2, [r7, #0]
 8012024:	6978      	ldr	r0, [r7, #20]
 8012026:	f000 f8d7 	bl	80121d8 <prvInsertTimerInActiveList>
 801202a:	4603      	mov	r3, r0
 801202c:	2b00      	cmp	r3, #0
 801202e:	d022      	beq.n	8012076 <prvProcessExpiredTimer+0x8a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8012030:	2300      	movs	r3, #0
 8012032:	9300      	str	r3, [sp, #0]
 8012034:	2300      	movs	r3, #0
 8012036:	687a      	ldr	r2, [r7, #4]
 8012038:	2100      	movs	r1, #0
 801203a:	6978      	ldr	r0, [r7, #20]
 801203c:	f7ff ff86 	bl	8011f4c <xTimerGenericCommand>
 8012040:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8012042:	693b      	ldr	r3, [r7, #16]
 8012044:	2b00      	cmp	r3, #0
 8012046:	d116      	bne.n	8012076 <prvProcessExpiredTimer+0x8a>
	__asm volatile
 8012048:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801204c:	b672      	cpsid	i
 801204e:	f383 8811 	msr	BASEPRI, r3
 8012052:	f3bf 8f6f 	isb	sy
 8012056:	f3bf 8f4f 	dsb	sy
 801205a:	b662      	cpsie	i
 801205c:	60fb      	str	r3, [r7, #12]
}
 801205e:	bf00      	nop
 8012060:	bf00      	nop
 8012062:	e7fd      	b.n	8012060 <prvProcessExpiredTimer+0x74>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8012064:	697b      	ldr	r3, [r7, #20]
 8012066:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801206a:	f023 0301 	bic.w	r3, r3, #1
 801206e:	b2da      	uxtb	r2, r3
 8012070:	697b      	ldr	r3, [r7, #20]
 8012072:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8012076:	697b      	ldr	r3, [r7, #20]
 8012078:	6a1b      	ldr	r3, [r3, #32]
 801207a:	6978      	ldr	r0, [r7, #20]
 801207c:	4798      	blx	r3
}
 801207e:	bf00      	nop
 8012080:	3718      	adds	r7, #24
 8012082:	46bd      	mov	sp, r7
 8012084:	bd80      	pop	{r7, pc}
 8012086:	bf00      	nop
 8012088:	2000b58c 	.word	0x2000b58c

0801208c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 801208c:	b580      	push	{r7, lr}
 801208e:	b084      	sub	sp, #16
 8012090:	af00      	add	r7, sp, #0
 8012092:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8012094:	f107 0308 	add.w	r3, r7, #8
 8012098:	4618      	mov	r0, r3
 801209a:	f000 f859 	bl	8012150 <prvGetNextExpireTime>
 801209e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80120a0:	68bb      	ldr	r3, [r7, #8]
 80120a2:	4619      	mov	r1, r3
 80120a4:	68f8      	ldr	r0, [r7, #12]
 80120a6:	f000 f805 	bl	80120b4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80120aa:	f000 f8d7 	bl	801225c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80120ae:	bf00      	nop
 80120b0:	e7f0      	b.n	8012094 <prvTimerTask+0x8>
	...

080120b4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80120b4:	b580      	push	{r7, lr}
 80120b6:	b084      	sub	sp, #16
 80120b8:	af00      	add	r7, sp, #0
 80120ba:	6078      	str	r0, [r7, #4]
 80120bc:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80120be:	f7fe ffaf 	bl	8011020 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80120c2:	f107 0308 	add.w	r3, r7, #8
 80120c6:	4618      	mov	r0, r3
 80120c8:	f000 f866 	bl	8012198 <prvSampleTimeNow>
 80120cc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80120ce:	68bb      	ldr	r3, [r7, #8]
 80120d0:	2b00      	cmp	r3, #0
 80120d2:	d130      	bne.n	8012136 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80120d4:	683b      	ldr	r3, [r7, #0]
 80120d6:	2b00      	cmp	r3, #0
 80120d8:	d10a      	bne.n	80120f0 <prvProcessTimerOrBlockTask+0x3c>
 80120da:	687a      	ldr	r2, [r7, #4]
 80120dc:	68fb      	ldr	r3, [r7, #12]
 80120de:	429a      	cmp	r2, r3
 80120e0:	d806      	bhi.n	80120f0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80120e2:	f7fe ffab 	bl	801103c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80120e6:	68f9      	ldr	r1, [r7, #12]
 80120e8:	6878      	ldr	r0, [r7, #4]
 80120ea:	f7ff ff7f 	bl	8011fec <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80120ee:	e024      	b.n	801213a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80120f0:	683b      	ldr	r3, [r7, #0]
 80120f2:	2b00      	cmp	r3, #0
 80120f4:	d008      	beq.n	8012108 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80120f6:	4b13      	ldr	r3, [pc, #76]	@ (8012144 <prvProcessTimerOrBlockTask+0x90>)
 80120f8:	681b      	ldr	r3, [r3, #0]
 80120fa:	681b      	ldr	r3, [r3, #0]
 80120fc:	2b00      	cmp	r3, #0
 80120fe:	d101      	bne.n	8012104 <prvProcessTimerOrBlockTask+0x50>
 8012100:	2301      	movs	r3, #1
 8012102:	e000      	b.n	8012106 <prvProcessTimerOrBlockTask+0x52>
 8012104:	2300      	movs	r3, #0
 8012106:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8012108:	4b0f      	ldr	r3, [pc, #60]	@ (8012148 <prvProcessTimerOrBlockTask+0x94>)
 801210a:	6818      	ldr	r0, [r3, #0]
 801210c:	687a      	ldr	r2, [r7, #4]
 801210e:	68fb      	ldr	r3, [r7, #12]
 8012110:	1ad3      	subs	r3, r2, r3
 8012112:	683a      	ldr	r2, [r7, #0]
 8012114:	4619      	mov	r1, r3
 8012116:	f7fe fcdd 	bl	8010ad4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 801211a:	f7fe ff8f 	bl	801103c <xTaskResumeAll>
 801211e:	4603      	mov	r3, r0
 8012120:	2b00      	cmp	r3, #0
 8012122:	d10a      	bne.n	801213a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8012124:	4b09      	ldr	r3, [pc, #36]	@ (801214c <prvProcessTimerOrBlockTask+0x98>)
 8012126:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801212a:	601a      	str	r2, [r3, #0]
 801212c:	f3bf 8f4f 	dsb	sy
 8012130:	f3bf 8f6f 	isb	sy
}
 8012134:	e001      	b.n	801213a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8012136:	f7fe ff81 	bl	801103c <xTaskResumeAll>
}
 801213a:	bf00      	nop
 801213c:	3710      	adds	r7, #16
 801213e:	46bd      	mov	sp, r7
 8012140:	bd80      	pop	{r7, pc}
 8012142:	bf00      	nop
 8012144:	2000b590 	.word	0x2000b590
 8012148:	2000b594 	.word	0x2000b594
 801214c:	e000ed04 	.word	0xe000ed04

08012150 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8012150:	b480      	push	{r7}
 8012152:	b085      	sub	sp, #20
 8012154:	af00      	add	r7, sp, #0
 8012156:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8012158:	4b0e      	ldr	r3, [pc, #56]	@ (8012194 <prvGetNextExpireTime+0x44>)
 801215a:	681b      	ldr	r3, [r3, #0]
 801215c:	681b      	ldr	r3, [r3, #0]
 801215e:	2b00      	cmp	r3, #0
 8012160:	d101      	bne.n	8012166 <prvGetNextExpireTime+0x16>
 8012162:	2201      	movs	r2, #1
 8012164:	e000      	b.n	8012168 <prvGetNextExpireTime+0x18>
 8012166:	2200      	movs	r2, #0
 8012168:	687b      	ldr	r3, [r7, #4]
 801216a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 801216c:	687b      	ldr	r3, [r7, #4]
 801216e:	681b      	ldr	r3, [r3, #0]
 8012170:	2b00      	cmp	r3, #0
 8012172:	d105      	bne.n	8012180 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8012174:	4b07      	ldr	r3, [pc, #28]	@ (8012194 <prvGetNextExpireTime+0x44>)
 8012176:	681b      	ldr	r3, [r3, #0]
 8012178:	68db      	ldr	r3, [r3, #12]
 801217a:	681b      	ldr	r3, [r3, #0]
 801217c:	60fb      	str	r3, [r7, #12]
 801217e:	e001      	b.n	8012184 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8012180:	2300      	movs	r3, #0
 8012182:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8012184:	68fb      	ldr	r3, [r7, #12]
}
 8012186:	4618      	mov	r0, r3
 8012188:	3714      	adds	r7, #20
 801218a:	46bd      	mov	sp, r7
 801218c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012190:	4770      	bx	lr
 8012192:	bf00      	nop
 8012194:	2000b58c 	.word	0x2000b58c

08012198 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8012198:	b580      	push	{r7, lr}
 801219a:	b084      	sub	sp, #16
 801219c:	af00      	add	r7, sp, #0
 801219e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80121a0:	f7fe ffec 	bl	801117c <xTaskGetTickCount>
 80121a4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80121a6:	4b0b      	ldr	r3, [pc, #44]	@ (80121d4 <prvSampleTimeNow+0x3c>)
 80121a8:	681b      	ldr	r3, [r3, #0]
 80121aa:	68fa      	ldr	r2, [r7, #12]
 80121ac:	429a      	cmp	r2, r3
 80121ae:	d205      	bcs.n	80121bc <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80121b0:	f000 f940 	bl	8012434 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80121b4:	687b      	ldr	r3, [r7, #4]
 80121b6:	2201      	movs	r2, #1
 80121b8:	601a      	str	r2, [r3, #0]
 80121ba:	e002      	b.n	80121c2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80121bc:	687b      	ldr	r3, [r7, #4]
 80121be:	2200      	movs	r2, #0
 80121c0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80121c2:	4a04      	ldr	r2, [pc, #16]	@ (80121d4 <prvSampleTimeNow+0x3c>)
 80121c4:	68fb      	ldr	r3, [r7, #12]
 80121c6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80121c8:	68fb      	ldr	r3, [r7, #12]
}
 80121ca:	4618      	mov	r0, r3
 80121cc:	3710      	adds	r7, #16
 80121ce:	46bd      	mov	sp, r7
 80121d0:	bd80      	pop	{r7, pc}
 80121d2:	bf00      	nop
 80121d4:	2000b59c 	.word	0x2000b59c

080121d8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80121d8:	b580      	push	{r7, lr}
 80121da:	b086      	sub	sp, #24
 80121dc:	af00      	add	r7, sp, #0
 80121de:	60f8      	str	r0, [r7, #12]
 80121e0:	60b9      	str	r1, [r7, #8]
 80121e2:	607a      	str	r2, [r7, #4]
 80121e4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80121e6:	2300      	movs	r3, #0
 80121e8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80121ea:	68fb      	ldr	r3, [r7, #12]
 80121ec:	68ba      	ldr	r2, [r7, #8]
 80121ee:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80121f0:	68fb      	ldr	r3, [r7, #12]
 80121f2:	68fa      	ldr	r2, [r7, #12]
 80121f4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80121f6:	68ba      	ldr	r2, [r7, #8]
 80121f8:	687b      	ldr	r3, [r7, #4]
 80121fa:	429a      	cmp	r2, r3
 80121fc:	d812      	bhi.n	8012224 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80121fe:	687a      	ldr	r2, [r7, #4]
 8012200:	683b      	ldr	r3, [r7, #0]
 8012202:	1ad2      	subs	r2, r2, r3
 8012204:	68fb      	ldr	r3, [r7, #12]
 8012206:	699b      	ldr	r3, [r3, #24]
 8012208:	429a      	cmp	r2, r3
 801220a:	d302      	bcc.n	8012212 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 801220c:	2301      	movs	r3, #1
 801220e:	617b      	str	r3, [r7, #20]
 8012210:	e01b      	b.n	801224a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8012212:	4b10      	ldr	r3, [pc, #64]	@ (8012254 <prvInsertTimerInActiveList+0x7c>)
 8012214:	681a      	ldr	r2, [r3, #0]
 8012216:	68fb      	ldr	r3, [r7, #12]
 8012218:	3304      	adds	r3, #4
 801221a:	4619      	mov	r1, r3
 801221c:	4610      	mov	r0, r2
 801221e:	f7fd fafa 	bl	800f816 <vListInsert>
 8012222:	e012      	b.n	801224a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8012224:	687a      	ldr	r2, [r7, #4]
 8012226:	683b      	ldr	r3, [r7, #0]
 8012228:	429a      	cmp	r2, r3
 801222a:	d206      	bcs.n	801223a <prvInsertTimerInActiveList+0x62>
 801222c:	68ba      	ldr	r2, [r7, #8]
 801222e:	683b      	ldr	r3, [r7, #0]
 8012230:	429a      	cmp	r2, r3
 8012232:	d302      	bcc.n	801223a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8012234:	2301      	movs	r3, #1
 8012236:	617b      	str	r3, [r7, #20]
 8012238:	e007      	b.n	801224a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 801223a:	4b07      	ldr	r3, [pc, #28]	@ (8012258 <prvInsertTimerInActiveList+0x80>)
 801223c:	681a      	ldr	r2, [r3, #0]
 801223e:	68fb      	ldr	r3, [r7, #12]
 8012240:	3304      	adds	r3, #4
 8012242:	4619      	mov	r1, r3
 8012244:	4610      	mov	r0, r2
 8012246:	f7fd fae6 	bl	800f816 <vListInsert>
		}
	}

	return xProcessTimerNow;
 801224a:	697b      	ldr	r3, [r7, #20]
}
 801224c:	4618      	mov	r0, r3
 801224e:	3718      	adds	r7, #24
 8012250:	46bd      	mov	sp, r7
 8012252:	bd80      	pop	{r7, pc}
 8012254:	2000b590 	.word	0x2000b590
 8012258:	2000b58c 	.word	0x2000b58c

0801225c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 801225c:	b580      	push	{r7, lr}
 801225e:	b08e      	sub	sp, #56	@ 0x38
 8012260:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8012262:	e0d4      	b.n	801240e <prvProcessReceivedCommands+0x1b2>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8012264:	687b      	ldr	r3, [r7, #4]
 8012266:	2b00      	cmp	r3, #0
 8012268:	da1b      	bge.n	80122a2 <prvProcessReceivedCommands+0x46>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 801226a:	1d3b      	adds	r3, r7, #4
 801226c:	3304      	adds	r3, #4
 801226e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8012270:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012272:	2b00      	cmp	r3, #0
 8012274:	d10d      	bne.n	8012292 <prvProcessReceivedCommands+0x36>
	__asm volatile
 8012276:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801227a:	b672      	cpsid	i
 801227c:	f383 8811 	msr	BASEPRI, r3
 8012280:	f3bf 8f6f 	isb	sy
 8012284:	f3bf 8f4f 	dsb	sy
 8012288:	b662      	cpsie	i
 801228a:	61fb      	str	r3, [r7, #28]
}
 801228c:	bf00      	nop
 801228e:	bf00      	nop
 8012290:	e7fd      	b.n	801228e <prvProcessReceivedCommands+0x32>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8012292:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012294:	681b      	ldr	r3, [r3, #0]
 8012296:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012298:	6850      	ldr	r0, [r2, #4]
 801229a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801229c:	6892      	ldr	r2, [r2, #8]
 801229e:	4611      	mov	r1, r2
 80122a0:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80122a2:	687b      	ldr	r3, [r7, #4]
 80122a4:	2b00      	cmp	r3, #0
 80122a6:	f2c0 80b2 	blt.w	801240e <prvProcessReceivedCommands+0x1b2>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80122aa:	68fb      	ldr	r3, [r7, #12]
 80122ac:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80122ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80122b0:	695b      	ldr	r3, [r3, #20]
 80122b2:	2b00      	cmp	r3, #0
 80122b4:	d004      	beq.n	80122c0 <prvProcessReceivedCommands+0x64>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80122b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80122b8:	3304      	adds	r3, #4
 80122ba:	4618      	mov	r0, r3
 80122bc:	f7fd fae4 	bl	800f888 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80122c0:	463b      	mov	r3, r7
 80122c2:	4618      	mov	r0, r3
 80122c4:	f7ff ff68 	bl	8012198 <prvSampleTimeNow>
 80122c8:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80122ca:	687b      	ldr	r3, [r7, #4]
 80122cc:	2b09      	cmp	r3, #9
 80122ce:	f200 809b 	bhi.w	8012408 <prvProcessReceivedCommands+0x1ac>
 80122d2:	a201      	add	r2, pc, #4	@ (adr r2, 80122d8 <prvProcessReceivedCommands+0x7c>)
 80122d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80122d8:	08012301 	.word	0x08012301
 80122dc:	08012301 	.word	0x08012301
 80122e0:	08012301 	.word	0x08012301
 80122e4:	0801237b 	.word	0x0801237b
 80122e8:	0801238f 	.word	0x0801238f
 80122ec:	080123df 	.word	0x080123df
 80122f0:	08012301 	.word	0x08012301
 80122f4:	08012301 	.word	0x08012301
 80122f8:	0801237b 	.word	0x0801237b
 80122fc:	0801238f 	.word	0x0801238f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8012300:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012302:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012306:	f043 0301 	orr.w	r3, r3, #1
 801230a:	b2da      	uxtb	r2, r3
 801230c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801230e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8012312:	68ba      	ldr	r2, [r7, #8]
 8012314:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012316:	699b      	ldr	r3, [r3, #24]
 8012318:	18d1      	adds	r1, r2, r3
 801231a:	68bb      	ldr	r3, [r7, #8]
 801231c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801231e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012320:	f7ff ff5a 	bl	80121d8 <prvInsertTimerInActiveList>
 8012324:	4603      	mov	r3, r0
 8012326:	2b00      	cmp	r3, #0
 8012328:	d070      	beq.n	801240c <prvProcessReceivedCommands+0x1b0>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801232a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801232c:	6a1b      	ldr	r3, [r3, #32]
 801232e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012330:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8012332:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012334:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012338:	f003 0304 	and.w	r3, r3, #4
 801233c:	2b00      	cmp	r3, #0
 801233e:	d065      	beq.n	801240c <prvProcessReceivedCommands+0x1b0>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8012340:	68ba      	ldr	r2, [r7, #8]
 8012342:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012344:	699b      	ldr	r3, [r3, #24]
 8012346:	441a      	add	r2, r3
 8012348:	2300      	movs	r3, #0
 801234a:	9300      	str	r3, [sp, #0]
 801234c:	2300      	movs	r3, #0
 801234e:	2100      	movs	r1, #0
 8012350:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012352:	f7ff fdfb 	bl	8011f4c <xTimerGenericCommand>
 8012356:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8012358:	6a3b      	ldr	r3, [r7, #32]
 801235a:	2b00      	cmp	r3, #0
 801235c:	d156      	bne.n	801240c <prvProcessReceivedCommands+0x1b0>
	__asm volatile
 801235e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012362:	b672      	cpsid	i
 8012364:	f383 8811 	msr	BASEPRI, r3
 8012368:	f3bf 8f6f 	isb	sy
 801236c:	f3bf 8f4f 	dsb	sy
 8012370:	b662      	cpsie	i
 8012372:	61bb      	str	r3, [r7, #24]
}
 8012374:	bf00      	nop
 8012376:	bf00      	nop
 8012378:	e7fd      	b.n	8012376 <prvProcessReceivedCommands+0x11a>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 801237a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801237c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012380:	f023 0301 	bic.w	r3, r3, #1
 8012384:	b2da      	uxtb	r2, r3
 8012386:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012388:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 801238c:	e03f      	b.n	801240e <prvProcessReceivedCommands+0x1b2>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 801238e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012390:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012394:	f043 0301 	orr.w	r3, r3, #1
 8012398:	b2da      	uxtb	r2, r3
 801239a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801239c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80123a0:	68ba      	ldr	r2, [r7, #8]
 80123a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80123a4:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80123a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80123a8:	699b      	ldr	r3, [r3, #24]
 80123aa:	2b00      	cmp	r3, #0
 80123ac:	d10d      	bne.n	80123ca <prvProcessReceivedCommands+0x16e>
	__asm volatile
 80123ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80123b2:	b672      	cpsid	i
 80123b4:	f383 8811 	msr	BASEPRI, r3
 80123b8:	f3bf 8f6f 	isb	sy
 80123bc:	f3bf 8f4f 	dsb	sy
 80123c0:	b662      	cpsie	i
 80123c2:	617b      	str	r3, [r7, #20]
}
 80123c4:	bf00      	nop
 80123c6:	bf00      	nop
 80123c8:	e7fd      	b.n	80123c6 <prvProcessReceivedCommands+0x16a>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80123ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80123cc:	699a      	ldr	r2, [r3, #24]
 80123ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80123d0:	18d1      	adds	r1, r2, r3
 80123d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80123d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80123d6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80123d8:	f7ff fefe 	bl	80121d8 <prvInsertTimerInActiveList>
					break;
 80123dc:	e017      	b.n	801240e <prvProcessReceivedCommands+0x1b2>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80123de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80123e0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80123e4:	f003 0302 	and.w	r3, r3, #2
 80123e8:	2b00      	cmp	r3, #0
 80123ea:	d103      	bne.n	80123f4 <prvProcessReceivedCommands+0x198>
						{
							vPortFree( pxTimer );
 80123ec:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80123ee:	f000 fbd1 	bl	8012b94 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80123f2:	e00c      	b.n	801240e <prvProcessReceivedCommands+0x1b2>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80123f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80123f6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80123fa:	f023 0301 	bic.w	r3, r3, #1
 80123fe:	b2da      	uxtb	r2, r3
 8012400:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012402:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8012406:	e002      	b.n	801240e <prvProcessReceivedCommands+0x1b2>

				default	:
					/* Don't expect to get here. */
					break;
 8012408:	bf00      	nop
 801240a:	e000      	b.n	801240e <prvProcessReceivedCommands+0x1b2>
					break;
 801240c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 801240e:	4b08      	ldr	r3, [pc, #32]	@ (8012430 <prvProcessReceivedCommands+0x1d4>)
 8012410:	681b      	ldr	r3, [r3, #0]
 8012412:	1d39      	adds	r1, r7, #4
 8012414:	2200      	movs	r2, #0
 8012416:	4618      	mov	r0, r3
 8012418:	f7fd ff32 	bl	8010280 <xQueueReceive>
 801241c:	4603      	mov	r3, r0
 801241e:	2b00      	cmp	r3, #0
 8012420:	f47f af20 	bne.w	8012264 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8012424:	bf00      	nop
 8012426:	bf00      	nop
 8012428:	3730      	adds	r7, #48	@ 0x30
 801242a:	46bd      	mov	sp, r7
 801242c:	bd80      	pop	{r7, pc}
 801242e:	bf00      	nop
 8012430:	2000b594 	.word	0x2000b594

08012434 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8012434:	b580      	push	{r7, lr}
 8012436:	b088      	sub	sp, #32
 8012438:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 801243a:	e04b      	b.n	80124d4 <prvSwitchTimerLists+0xa0>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 801243c:	4b2f      	ldr	r3, [pc, #188]	@ (80124fc <prvSwitchTimerLists+0xc8>)
 801243e:	681b      	ldr	r3, [r3, #0]
 8012440:	68db      	ldr	r3, [r3, #12]
 8012442:	681b      	ldr	r3, [r3, #0]
 8012444:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012446:	4b2d      	ldr	r3, [pc, #180]	@ (80124fc <prvSwitchTimerLists+0xc8>)
 8012448:	681b      	ldr	r3, [r3, #0]
 801244a:	68db      	ldr	r3, [r3, #12]
 801244c:	68db      	ldr	r3, [r3, #12]
 801244e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8012450:	68fb      	ldr	r3, [r7, #12]
 8012452:	3304      	adds	r3, #4
 8012454:	4618      	mov	r0, r3
 8012456:	f7fd fa17 	bl	800f888 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801245a:	68fb      	ldr	r3, [r7, #12]
 801245c:	6a1b      	ldr	r3, [r3, #32]
 801245e:	68f8      	ldr	r0, [r7, #12]
 8012460:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8012462:	68fb      	ldr	r3, [r7, #12]
 8012464:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012468:	f003 0304 	and.w	r3, r3, #4
 801246c:	2b00      	cmp	r3, #0
 801246e:	d031      	beq.n	80124d4 <prvSwitchTimerLists+0xa0>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8012470:	68fb      	ldr	r3, [r7, #12]
 8012472:	699b      	ldr	r3, [r3, #24]
 8012474:	693a      	ldr	r2, [r7, #16]
 8012476:	4413      	add	r3, r2
 8012478:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 801247a:	68ba      	ldr	r2, [r7, #8]
 801247c:	693b      	ldr	r3, [r7, #16]
 801247e:	429a      	cmp	r2, r3
 8012480:	d90e      	bls.n	80124a0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8012482:	68fb      	ldr	r3, [r7, #12]
 8012484:	68ba      	ldr	r2, [r7, #8]
 8012486:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8012488:	68fb      	ldr	r3, [r7, #12]
 801248a:	68fa      	ldr	r2, [r7, #12]
 801248c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 801248e:	4b1b      	ldr	r3, [pc, #108]	@ (80124fc <prvSwitchTimerLists+0xc8>)
 8012490:	681a      	ldr	r2, [r3, #0]
 8012492:	68fb      	ldr	r3, [r7, #12]
 8012494:	3304      	adds	r3, #4
 8012496:	4619      	mov	r1, r3
 8012498:	4610      	mov	r0, r2
 801249a:	f7fd f9bc 	bl	800f816 <vListInsert>
 801249e:	e019      	b.n	80124d4 <prvSwitchTimerLists+0xa0>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80124a0:	2300      	movs	r3, #0
 80124a2:	9300      	str	r3, [sp, #0]
 80124a4:	2300      	movs	r3, #0
 80124a6:	693a      	ldr	r2, [r7, #16]
 80124a8:	2100      	movs	r1, #0
 80124aa:	68f8      	ldr	r0, [r7, #12]
 80124ac:	f7ff fd4e 	bl	8011f4c <xTimerGenericCommand>
 80124b0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80124b2:	687b      	ldr	r3, [r7, #4]
 80124b4:	2b00      	cmp	r3, #0
 80124b6:	d10d      	bne.n	80124d4 <prvSwitchTimerLists+0xa0>
	__asm volatile
 80124b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80124bc:	b672      	cpsid	i
 80124be:	f383 8811 	msr	BASEPRI, r3
 80124c2:	f3bf 8f6f 	isb	sy
 80124c6:	f3bf 8f4f 	dsb	sy
 80124ca:	b662      	cpsie	i
 80124cc:	603b      	str	r3, [r7, #0]
}
 80124ce:	bf00      	nop
 80124d0:	bf00      	nop
 80124d2:	e7fd      	b.n	80124d0 <prvSwitchTimerLists+0x9c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80124d4:	4b09      	ldr	r3, [pc, #36]	@ (80124fc <prvSwitchTimerLists+0xc8>)
 80124d6:	681b      	ldr	r3, [r3, #0]
 80124d8:	681b      	ldr	r3, [r3, #0]
 80124da:	2b00      	cmp	r3, #0
 80124dc:	d1ae      	bne.n	801243c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80124de:	4b07      	ldr	r3, [pc, #28]	@ (80124fc <prvSwitchTimerLists+0xc8>)
 80124e0:	681b      	ldr	r3, [r3, #0]
 80124e2:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80124e4:	4b06      	ldr	r3, [pc, #24]	@ (8012500 <prvSwitchTimerLists+0xcc>)
 80124e6:	681b      	ldr	r3, [r3, #0]
 80124e8:	4a04      	ldr	r2, [pc, #16]	@ (80124fc <prvSwitchTimerLists+0xc8>)
 80124ea:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80124ec:	4a04      	ldr	r2, [pc, #16]	@ (8012500 <prvSwitchTimerLists+0xcc>)
 80124ee:	697b      	ldr	r3, [r7, #20]
 80124f0:	6013      	str	r3, [r2, #0]
}
 80124f2:	bf00      	nop
 80124f4:	3718      	adds	r7, #24
 80124f6:	46bd      	mov	sp, r7
 80124f8:	bd80      	pop	{r7, pc}
 80124fa:	bf00      	nop
 80124fc:	2000b58c 	.word	0x2000b58c
 8012500:	2000b590 	.word	0x2000b590

08012504 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8012504:	b580      	push	{r7, lr}
 8012506:	b082      	sub	sp, #8
 8012508:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 801250a:	f000 f947 	bl	801279c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 801250e:	4b15      	ldr	r3, [pc, #84]	@ (8012564 <prvCheckForValidListAndQueue+0x60>)
 8012510:	681b      	ldr	r3, [r3, #0]
 8012512:	2b00      	cmp	r3, #0
 8012514:	d120      	bne.n	8012558 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8012516:	4814      	ldr	r0, [pc, #80]	@ (8012568 <prvCheckForValidListAndQueue+0x64>)
 8012518:	f7fd f92c 	bl	800f774 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 801251c:	4813      	ldr	r0, [pc, #76]	@ (801256c <prvCheckForValidListAndQueue+0x68>)
 801251e:	f7fd f929 	bl	800f774 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8012522:	4b13      	ldr	r3, [pc, #76]	@ (8012570 <prvCheckForValidListAndQueue+0x6c>)
 8012524:	4a10      	ldr	r2, [pc, #64]	@ (8012568 <prvCheckForValidListAndQueue+0x64>)
 8012526:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8012528:	4b12      	ldr	r3, [pc, #72]	@ (8012574 <prvCheckForValidListAndQueue+0x70>)
 801252a:	4a10      	ldr	r2, [pc, #64]	@ (801256c <prvCheckForValidListAndQueue+0x68>)
 801252c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 801252e:	2300      	movs	r3, #0
 8012530:	9300      	str	r3, [sp, #0]
 8012532:	4b11      	ldr	r3, [pc, #68]	@ (8012578 <prvCheckForValidListAndQueue+0x74>)
 8012534:	4a11      	ldr	r2, [pc, #68]	@ (801257c <prvCheckForValidListAndQueue+0x78>)
 8012536:	2110      	movs	r1, #16
 8012538:	200a      	movs	r0, #10
 801253a:	f7fd fa3b 	bl	800f9b4 <xQueueGenericCreateStatic>
 801253e:	4603      	mov	r3, r0
 8012540:	4a08      	ldr	r2, [pc, #32]	@ (8012564 <prvCheckForValidListAndQueue+0x60>)
 8012542:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8012544:	4b07      	ldr	r3, [pc, #28]	@ (8012564 <prvCheckForValidListAndQueue+0x60>)
 8012546:	681b      	ldr	r3, [r3, #0]
 8012548:	2b00      	cmp	r3, #0
 801254a:	d005      	beq.n	8012558 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 801254c:	4b05      	ldr	r3, [pc, #20]	@ (8012564 <prvCheckForValidListAndQueue+0x60>)
 801254e:	681b      	ldr	r3, [r3, #0]
 8012550:	490b      	ldr	r1, [pc, #44]	@ (8012580 <prvCheckForValidListAndQueue+0x7c>)
 8012552:	4618      	mov	r0, r3
 8012554:	f7fe fa6a 	bl	8010a2c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8012558:	f000 f956 	bl	8012808 <vPortExitCritical>
}
 801255c:	bf00      	nop
 801255e:	46bd      	mov	sp, r7
 8012560:	bd80      	pop	{r7, pc}
 8012562:	bf00      	nop
 8012564:	2000b594 	.word	0x2000b594
 8012568:	2000b564 	.word	0x2000b564
 801256c:	2000b578 	.word	0x2000b578
 8012570:	2000b58c 	.word	0x2000b58c
 8012574:	2000b590 	.word	0x2000b590
 8012578:	2000b640 	.word	0x2000b640
 801257c:	2000b5a0 	.word	0x2000b5a0
 8012580:	0801f28c 	.word	0x0801f28c

08012584 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8012584:	b480      	push	{r7}
 8012586:	b085      	sub	sp, #20
 8012588:	af00      	add	r7, sp, #0
 801258a:	60f8      	str	r0, [r7, #12]
 801258c:	60b9      	str	r1, [r7, #8]
 801258e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8012590:	68fb      	ldr	r3, [r7, #12]
 8012592:	3b04      	subs	r3, #4
 8012594:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8012596:	68fb      	ldr	r3, [r7, #12]
 8012598:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 801259c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801259e:	68fb      	ldr	r3, [r7, #12]
 80125a0:	3b04      	subs	r3, #4
 80125a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80125a4:	68bb      	ldr	r3, [r7, #8]
 80125a6:	f023 0201 	bic.w	r2, r3, #1
 80125aa:	68fb      	ldr	r3, [r7, #12]
 80125ac:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80125ae:	68fb      	ldr	r3, [r7, #12]
 80125b0:	3b04      	subs	r3, #4
 80125b2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80125b4:	4a0c      	ldr	r2, [pc, #48]	@ (80125e8 <pxPortInitialiseStack+0x64>)
 80125b6:	68fb      	ldr	r3, [r7, #12]
 80125b8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80125ba:	68fb      	ldr	r3, [r7, #12]
 80125bc:	3b14      	subs	r3, #20
 80125be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80125c0:	687a      	ldr	r2, [r7, #4]
 80125c2:	68fb      	ldr	r3, [r7, #12]
 80125c4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80125c6:	68fb      	ldr	r3, [r7, #12]
 80125c8:	3b04      	subs	r3, #4
 80125ca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80125cc:	68fb      	ldr	r3, [r7, #12]
 80125ce:	f06f 0202 	mvn.w	r2, #2
 80125d2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80125d4:	68fb      	ldr	r3, [r7, #12]
 80125d6:	3b20      	subs	r3, #32
 80125d8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80125da:	68fb      	ldr	r3, [r7, #12]
}
 80125dc:	4618      	mov	r0, r3
 80125de:	3714      	adds	r7, #20
 80125e0:	46bd      	mov	sp, r7
 80125e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80125e6:	4770      	bx	lr
 80125e8:	080125ed 	.word	0x080125ed

080125ec <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80125ec:	b480      	push	{r7}
 80125ee:	b085      	sub	sp, #20
 80125f0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80125f2:	2300      	movs	r3, #0
 80125f4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80125f6:	4b15      	ldr	r3, [pc, #84]	@ (801264c <prvTaskExitError+0x60>)
 80125f8:	681b      	ldr	r3, [r3, #0]
 80125fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80125fe:	d00d      	beq.n	801261c <prvTaskExitError+0x30>
	__asm volatile
 8012600:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012604:	b672      	cpsid	i
 8012606:	f383 8811 	msr	BASEPRI, r3
 801260a:	f3bf 8f6f 	isb	sy
 801260e:	f3bf 8f4f 	dsb	sy
 8012612:	b662      	cpsie	i
 8012614:	60fb      	str	r3, [r7, #12]
}
 8012616:	bf00      	nop
 8012618:	bf00      	nop
 801261a:	e7fd      	b.n	8012618 <prvTaskExitError+0x2c>
	__asm volatile
 801261c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012620:	b672      	cpsid	i
 8012622:	f383 8811 	msr	BASEPRI, r3
 8012626:	f3bf 8f6f 	isb	sy
 801262a:	f3bf 8f4f 	dsb	sy
 801262e:	b662      	cpsie	i
 8012630:	60bb      	str	r3, [r7, #8]
}
 8012632:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8012634:	bf00      	nop
 8012636:	687b      	ldr	r3, [r7, #4]
 8012638:	2b00      	cmp	r3, #0
 801263a:	d0fc      	beq.n	8012636 <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 801263c:	bf00      	nop
 801263e:	bf00      	nop
 8012640:	3714      	adds	r7, #20
 8012642:	46bd      	mov	sp, r7
 8012644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012648:	4770      	bx	lr
 801264a:	bf00      	nop
 801264c:	20000020 	.word	0x20000020

08012650 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8012650:	4b07      	ldr	r3, [pc, #28]	@ (8012670 <pxCurrentTCBConst2>)
 8012652:	6819      	ldr	r1, [r3, #0]
 8012654:	6808      	ldr	r0, [r1, #0]
 8012656:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801265a:	f380 8809 	msr	PSP, r0
 801265e:	f3bf 8f6f 	isb	sy
 8012662:	f04f 0000 	mov.w	r0, #0
 8012666:	f380 8811 	msr	BASEPRI, r0
 801266a:	4770      	bx	lr
 801266c:	f3af 8000 	nop.w

08012670 <pxCurrentTCBConst2>:
 8012670:	2000b064 	.word	0x2000b064
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8012674:	bf00      	nop
 8012676:	bf00      	nop

08012678 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8012678:	4808      	ldr	r0, [pc, #32]	@ (801269c <prvPortStartFirstTask+0x24>)
 801267a:	6800      	ldr	r0, [r0, #0]
 801267c:	6800      	ldr	r0, [r0, #0]
 801267e:	f380 8808 	msr	MSP, r0
 8012682:	f04f 0000 	mov.w	r0, #0
 8012686:	f380 8814 	msr	CONTROL, r0
 801268a:	b662      	cpsie	i
 801268c:	b661      	cpsie	f
 801268e:	f3bf 8f4f 	dsb	sy
 8012692:	f3bf 8f6f 	isb	sy
 8012696:	df00      	svc	0
 8012698:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801269a:	bf00      	nop
 801269c:	e000ed08 	.word	0xe000ed08

080126a0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80126a0:	b580      	push	{r7, lr}
 80126a2:	b084      	sub	sp, #16
 80126a4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80126a6:	4b37      	ldr	r3, [pc, #220]	@ (8012784 <xPortStartScheduler+0xe4>)
 80126a8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80126aa:	68fb      	ldr	r3, [r7, #12]
 80126ac:	781b      	ldrb	r3, [r3, #0]
 80126ae:	b2db      	uxtb	r3, r3
 80126b0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80126b2:	68fb      	ldr	r3, [r7, #12]
 80126b4:	22ff      	movs	r2, #255	@ 0xff
 80126b6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80126b8:	68fb      	ldr	r3, [r7, #12]
 80126ba:	781b      	ldrb	r3, [r3, #0]
 80126bc:	b2db      	uxtb	r3, r3
 80126be:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80126c0:	78fb      	ldrb	r3, [r7, #3]
 80126c2:	b2db      	uxtb	r3, r3
 80126c4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80126c8:	b2da      	uxtb	r2, r3
 80126ca:	4b2f      	ldr	r3, [pc, #188]	@ (8012788 <xPortStartScheduler+0xe8>)
 80126cc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80126ce:	4b2f      	ldr	r3, [pc, #188]	@ (801278c <xPortStartScheduler+0xec>)
 80126d0:	2207      	movs	r2, #7
 80126d2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80126d4:	e009      	b.n	80126ea <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80126d6:	4b2d      	ldr	r3, [pc, #180]	@ (801278c <xPortStartScheduler+0xec>)
 80126d8:	681b      	ldr	r3, [r3, #0]
 80126da:	3b01      	subs	r3, #1
 80126dc:	4a2b      	ldr	r2, [pc, #172]	@ (801278c <xPortStartScheduler+0xec>)
 80126de:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80126e0:	78fb      	ldrb	r3, [r7, #3]
 80126e2:	b2db      	uxtb	r3, r3
 80126e4:	005b      	lsls	r3, r3, #1
 80126e6:	b2db      	uxtb	r3, r3
 80126e8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80126ea:	78fb      	ldrb	r3, [r7, #3]
 80126ec:	b2db      	uxtb	r3, r3
 80126ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80126f2:	2b80      	cmp	r3, #128	@ 0x80
 80126f4:	d0ef      	beq.n	80126d6 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80126f6:	4b25      	ldr	r3, [pc, #148]	@ (801278c <xPortStartScheduler+0xec>)
 80126f8:	681b      	ldr	r3, [r3, #0]
 80126fa:	f1c3 0307 	rsb	r3, r3, #7
 80126fe:	2b04      	cmp	r3, #4
 8012700:	d00d      	beq.n	801271e <xPortStartScheduler+0x7e>
	__asm volatile
 8012702:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012706:	b672      	cpsid	i
 8012708:	f383 8811 	msr	BASEPRI, r3
 801270c:	f3bf 8f6f 	isb	sy
 8012710:	f3bf 8f4f 	dsb	sy
 8012714:	b662      	cpsie	i
 8012716:	60bb      	str	r3, [r7, #8]
}
 8012718:	bf00      	nop
 801271a:	bf00      	nop
 801271c:	e7fd      	b.n	801271a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 801271e:	4b1b      	ldr	r3, [pc, #108]	@ (801278c <xPortStartScheduler+0xec>)
 8012720:	681b      	ldr	r3, [r3, #0]
 8012722:	021b      	lsls	r3, r3, #8
 8012724:	4a19      	ldr	r2, [pc, #100]	@ (801278c <xPortStartScheduler+0xec>)
 8012726:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8012728:	4b18      	ldr	r3, [pc, #96]	@ (801278c <xPortStartScheduler+0xec>)
 801272a:	681b      	ldr	r3, [r3, #0]
 801272c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8012730:	4a16      	ldr	r2, [pc, #88]	@ (801278c <xPortStartScheduler+0xec>)
 8012732:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8012734:	687b      	ldr	r3, [r7, #4]
 8012736:	b2da      	uxtb	r2, r3
 8012738:	68fb      	ldr	r3, [r7, #12]
 801273a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 801273c:	4b14      	ldr	r3, [pc, #80]	@ (8012790 <xPortStartScheduler+0xf0>)
 801273e:	681b      	ldr	r3, [r3, #0]
 8012740:	4a13      	ldr	r2, [pc, #76]	@ (8012790 <xPortStartScheduler+0xf0>)
 8012742:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8012746:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8012748:	4b11      	ldr	r3, [pc, #68]	@ (8012790 <xPortStartScheduler+0xf0>)
 801274a:	681b      	ldr	r3, [r3, #0]
 801274c:	4a10      	ldr	r2, [pc, #64]	@ (8012790 <xPortStartScheduler+0xf0>)
 801274e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8012752:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8012754:	f000 f8dc 	bl	8012910 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8012758:	4b0e      	ldr	r3, [pc, #56]	@ (8012794 <xPortStartScheduler+0xf4>)
 801275a:	2200      	movs	r2, #0
 801275c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 801275e:	f000 f8fb 	bl	8012958 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8012762:	4b0d      	ldr	r3, [pc, #52]	@ (8012798 <xPortStartScheduler+0xf8>)
 8012764:	681b      	ldr	r3, [r3, #0]
 8012766:	4a0c      	ldr	r2, [pc, #48]	@ (8012798 <xPortStartScheduler+0xf8>)
 8012768:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 801276c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 801276e:	f7ff ff83 	bl	8012678 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8012772:	f7fe fde1 	bl	8011338 <vTaskSwitchContext>
	prvTaskExitError();
 8012776:	f7ff ff39 	bl	80125ec <prvTaskExitError>

	/* Should not get here! */
	return 0;
 801277a:	2300      	movs	r3, #0
}
 801277c:	4618      	mov	r0, r3
 801277e:	3710      	adds	r7, #16
 8012780:	46bd      	mov	sp, r7
 8012782:	bd80      	pop	{r7, pc}
 8012784:	e000e400 	.word	0xe000e400
 8012788:	2000b690 	.word	0x2000b690
 801278c:	2000b694 	.word	0x2000b694
 8012790:	e000ed20 	.word	0xe000ed20
 8012794:	20000020 	.word	0x20000020
 8012798:	e000ef34 	.word	0xe000ef34

0801279c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 801279c:	b480      	push	{r7}
 801279e:	b083      	sub	sp, #12
 80127a0:	af00      	add	r7, sp, #0
	__asm volatile
 80127a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80127a6:	b672      	cpsid	i
 80127a8:	f383 8811 	msr	BASEPRI, r3
 80127ac:	f3bf 8f6f 	isb	sy
 80127b0:	f3bf 8f4f 	dsb	sy
 80127b4:	b662      	cpsie	i
 80127b6:	607b      	str	r3, [r7, #4]
}
 80127b8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80127ba:	4b11      	ldr	r3, [pc, #68]	@ (8012800 <vPortEnterCritical+0x64>)
 80127bc:	681b      	ldr	r3, [r3, #0]
 80127be:	3301      	adds	r3, #1
 80127c0:	4a0f      	ldr	r2, [pc, #60]	@ (8012800 <vPortEnterCritical+0x64>)
 80127c2:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80127c4:	4b0e      	ldr	r3, [pc, #56]	@ (8012800 <vPortEnterCritical+0x64>)
 80127c6:	681b      	ldr	r3, [r3, #0]
 80127c8:	2b01      	cmp	r3, #1
 80127ca:	d112      	bne.n	80127f2 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80127cc:	4b0d      	ldr	r3, [pc, #52]	@ (8012804 <vPortEnterCritical+0x68>)
 80127ce:	681b      	ldr	r3, [r3, #0]
 80127d0:	b2db      	uxtb	r3, r3
 80127d2:	2b00      	cmp	r3, #0
 80127d4:	d00d      	beq.n	80127f2 <vPortEnterCritical+0x56>
	__asm volatile
 80127d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80127da:	b672      	cpsid	i
 80127dc:	f383 8811 	msr	BASEPRI, r3
 80127e0:	f3bf 8f6f 	isb	sy
 80127e4:	f3bf 8f4f 	dsb	sy
 80127e8:	b662      	cpsie	i
 80127ea:	603b      	str	r3, [r7, #0]
}
 80127ec:	bf00      	nop
 80127ee:	bf00      	nop
 80127f0:	e7fd      	b.n	80127ee <vPortEnterCritical+0x52>
	}
}
 80127f2:	bf00      	nop
 80127f4:	370c      	adds	r7, #12
 80127f6:	46bd      	mov	sp, r7
 80127f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127fc:	4770      	bx	lr
 80127fe:	bf00      	nop
 8012800:	20000020 	.word	0x20000020
 8012804:	e000ed04 	.word	0xe000ed04

08012808 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8012808:	b480      	push	{r7}
 801280a:	b083      	sub	sp, #12
 801280c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 801280e:	4b13      	ldr	r3, [pc, #76]	@ (801285c <vPortExitCritical+0x54>)
 8012810:	681b      	ldr	r3, [r3, #0]
 8012812:	2b00      	cmp	r3, #0
 8012814:	d10d      	bne.n	8012832 <vPortExitCritical+0x2a>
	__asm volatile
 8012816:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801281a:	b672      	cpsid	i
 801281c:	f383 8811 	msr	BASEPRI, r3
 8012820:	f3bf 8f6f 	isb	sy
 8012824:	f3bf 8f4f 	dsb	sy
 8012828:	b662      	cpsie	i
 801282a:	607b      	str	r3, [r7, #4]
}
 801282c:	bf00      	nop
 801282e:	bf00      	nop
 8012830:	e7fd      	b.n	801282e <vPortExitCritical+0x26>
	uxCriticalNesting--;
 8012832:	4b0a      	ldr	r3, [pc, #40]	@ (801285c <vPortExitCritical+0x54>)
 8012834:	681b      	ldr	r3, [r3, #0]
 8012836:	3b01      	subs	r3, #1
 8012838:	4a08      	ldr	r2, [pc, #32]	@ (801285c <vPortExitCritical+0x54>)
 801283a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 801283c:	4b07      	ldr	r3, [pc, #28]	@ (801285c <vPortExitCritical+0x54>)
 801283e:	681b      	ldr	r3, [r3, #0]
 8012840:	2b00      	cmp	r3, #0
 8012842:	d105      	bne.n	8012850 <vPortExitCritical+0x48>
 8012844:	2300      	movs	r3, #0
 8012846:	603b      	str	r3, [r7, #0]
	__asm volatile
 8012848:	683b      	ldr	r3, [r7, #0]
 801284a:	f383 8811 	msr	BASEPRI, r3
}
 801284e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8012850:	bf00      	nop
 8012852:	370c      	adds	r7, #12
 8012854:	46bd      	mov	sp, r7
 8012856:	f85d 7b04 	ldr.w	r7, [sp], #4
 801285a:	4770      	bx	lr
 801285c:	20000020 	.word	0x20000020

08012860 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8012860:	f3ef 8009 	mrs	r0, PSP
 8012864:	f3bf 8f6f 	isb	sy
 8012868:	4b15      	ldr	r3, [pc, #84]	@ (80128c0 <pxCurrentTCBConst>)
 801286a:	681a      	ldr	r2, [r3, #0]
 801286c:	f01e 0f10 	tst.w	lr, #16
 8012870:	bf08      	it	eq
 8012872:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8012876:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801287a:	6010      	str	r0, [r2, #0]
 801287c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8012880:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8012884:	b672      	cpsid	i
 8012886:	f380 8811 	msr	BASEPRI, r0
 801288a:	f3bf 8f4f 	dsb	sy
 801288e:	f3bf 8f6f 	isb	sy
 8012892:	b662      	cpsie	i
 8012894:	f7fe fd50 	bl	8011338 <vTaskSwitchContext>
 8012898:	f04f 0000 	mov.w	r0, #0
 801289c:	f380 8811 	msr	BASEPRI, r0
 80128a0:	bc09      	pop	{r0, r3}
 80128a2:	6819      	ldr	r1, [r3, #0]
 80128a4:	6808      	ldr	r0, [r1, #0]
 80128a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80128aa:	f01e 0f10 	tst.w	lr, #16
 80128ae:	bf08      	it	eq
 80128b0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80128b4:	f380 8809 	msr	PSP, r0
 80128b8:	f3bf 8f6f 	isb	sy
 80128bc:	4770      	bx	lr
 80128be:	bf00      	nop

080128c0 <pxCurrentTCBConst>:
 80128c0:	2000b064 	.word	0x2000b064
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80128c4:	bf00      	nop
 80128c6:	bf00      	nop

080128c8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80128c8:	b580      	push	{r7, lr}
 80128ca:	b082      	sub	sp, #8
 80128cc:	af00      	add	r7, sp, #0
	__asm volatile
 80128ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80128d2:	b672      	cpsid	i
 80128d4:	f383 8811 	msr	BASEPRI, r3
 80128d8:	f3bf 8f6f 	isb	sy
 80128dc:	f3bf 8f4f 	dsb	sy
 80128e0:	b662      	cpsie	i
 80128e2:	607b      	str	r3, [r7, #4]
}
 80128e4:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80128e6:	f7fe fc6b 	bl	80111c0 <xTaskIncrementTick>
 80128ea:	4603      	mov	r3, r0
 80128ec:	2b00      	cmp	r3, #0
 80128ee:	d003      	beq.n	80128f8 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80128f0:	4b06      	ldr	r3, [pc, #24]	@ (801290c <SysTick_Handler+0x44>)
 80128f2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80128f6:	601a      	str	r2, [r3, #0]
 80128f8:	2300      	movs	r3, #0
 80128fa:	603b      	str	r3, [r7, #0]
	__asm volatile
 80128fc:	683b      	ldr	r3, [r7, #0]
 80128fe:	f383 8811 	msr	BASEPRI, r3
}
 8012902:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8012904:	bf00      	nop
 8012906:	3708      	adds	r7, #8
 8012908:	46bd      	mov	sp, r7
 801290a:	bd80      	pop	{r7, pc}
 801290c:	e000ed04 	.word	0xe000ed04

08012910 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8012910:	b480      	push	{r7}
 8012912:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8012914:	4b0b      	ldr	r3, [pc, #44]	@ (8012944 <vPortSetupTimerInterrupt+0x34>)
 8012916:	2200      	movs	r2, #0
 8012918:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 801291a:	4b0b      	ldr	r3, [pc, #44]	@ (8012948 <vPortSetupTimerInterrupt+0x38>)
 801291c:	2200      	movs	r2, #0
 801291e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8012920:	4b0a      	ldr	r3, [pc, #40]	@ (801294c <vPortSetupTimerInterrupt+0x3c>)
 8012922:	681b      	ldr	r3, [r3, #0]
 8012924:	4a0a      	ldr	r2, [pc, #40]	@ (8012950 <vPortSetupTimerInterrupt+0x40>)
 8012926:	fba2 2303 	umull	r2, r3, r2, r3
 801292a:	099b      	lsrs	r3, r3, #6
 801292c:	4a09      	ldr	r2, [pc, #36]	@ (8012954 <vPortSetupTimerInterrupt+0x44>)
 801292e:	3b01      	subs	r3, #1
 8012930:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8012932:	4b04      	ldr	r3, [pc, #16]	@ (8012944 <vPortSetupTimerInterrupt+0x34>)
 8012934:	2207      	movs	r2, #7
 8012936:	601a      	str	r2, [r3, #0]
}
 8012938:	bf00      	nop
 801293a:	46bd      	mov	sp, r7
 801293c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012940:	4770      	bx	lr
 8012942:	bf00      	nop
 8012944:	e000e010 	.word	0xe000e010
 8012948:	e000e018 	.word	0xe000e018
 801294c:	20000000 	.word	0x20000000
 8012950:	10624dd3 	.word	0x10624dd3
 8012954:	e000e014 	.word	0xe000e014

08012958 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8012958:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8012968 <vPortEnableVFP+0x10>
 801295c:	6801      	ldr	r1, [r0, #0]
 801295e:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8012962:	6001      	str	r1, [r0, #0]
 8012964:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8012966:	bf00      	nop
 8012968:	e000ed88 	.word	0xe000ed88

0801296c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 801296c:	b480      	push	{r7}
 801296e:	b085      	sub	sp, #20
 8012970:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8012972:	f3ef 8305 	mrs	r3, IPSR
 8012976:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8012978:	68fb      	ldr	r3, [r7, #12]
 801297a:	2b0f      	cmp	r3, #15
 801297c:	d917      	bls.n	80129ae <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801297e:	4a1a      	ldr	r2, [pc, #104]	@ (80129e8 <vPortValidateInterruptPriority+0x7c>)
 8012980:	68fb      	ldr	r3, [r7, #12]
 8012982:	4413      	add	r3, r2
 8012984:	781b      	ldrb	r3, [r3, #0]
 8012986:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8012988:	4b18      	ldr	r3, [pc, #96]	@ (80129ec <vPortValidateInterruptPriority+0x80>)
 801298a:	781b      	ldrb	r3, [r3, #0]
 801298c:	7afa      	ldrb	r2, [r7, #11]
 801298e:	429a      	cmp	r2, r3
 8012990:	d20d      	bcs.n	80129ae <vPortValidateInterruptPriority+0x42>
	__asm volatile
 8012992:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012996:	b672      	cpsid	i
 8012998:	f383 8811 	msr	BASEPRI, r3
 801299c:	f3bf 8f6f 	isb	sy
 80129a0:	f3bf 8f4f 	dsb	sy
 80129a4:	b662      	cpsie	i
 80129a6:	607b      	str	r3, [r7, #4]
}
 80129a8:	bf00      	nop
 80129aa:	bf00      	nop
 80129ac:	e7fd      	b.n	80129aa <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80129ae:	4b10      	ldr	r3, [pc, #64]	@ (80129f0 <vPortValidateInterruptPriority+0x84>)
 80129b0:	681b      	ldr	r3, [r3, #0]
 80129b2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80129b6:	4b0f      	ldr	r3, [pc, #60]	@ (80129f4 <vPortValidateInterruptPriority+0x88>)
 80129b8:	681b      	ldr	r3, [r3, #0]
 80129ba:	429a      	cmp	r2, r3
 80129bc:	d90d      	bls.n	80129da <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 80129be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80129c2:	b672      	cpsid	i
 80129c4:	f383 8811 	msr	BASEPRI, r3
 80129c8:	f3bf 8f6f 	isb	sy
 80129cc:	f3bf 8f4f 	dsb	sy
 80129d0:	b662      	cpsie	i
 80129d2:	603b      	str	r3, [r7, #0]
}
 80129d4:	bf00      	nop
 80129d6:	bf00      	nop
 80129d8:	e7fd      	b.n	80129d6 <vPortValidateInterruptPriority+0x6a>
	}
 80129da:	bf00      	nop
 80129dc:	3714      	adds	r7, #20
 80129de:	46bd      	mov	sp, r7
 80129e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80129e4:	4770      	bx	lr
 80129e6:	bf00      	nop
 80129e8:	e000e3f0 	.word	0xe000e3f0
 80129ec:	2000b690 	.word	0x2000b690
 80129f0:	e000ed0c 	.word	0xe000ed0c
 80129f4:	2000b694 	.word	0x2000b694

080129f8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80129f8:	b580      	push	{r7, lr}
 80129fa:	b08a      	sub	sp, #40	@ 0x28
 80129fc:	af00      	add	r7, sp, #0
 80129fe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8012a00:	2300      	movs	r3, #0
 8012a02:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8012a04:	f7fe fb0c 	bl	8011020 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8012a08:	4b5d      	ldr	r3, [pc, #372]	@ (8012b80 <pvPortMalloc+0x188>)
 8012a0a:	681b      	ldr	r3, [r3, #0]
 8012a0c:	2b00      	cmp	r3, #0
 8012a0e:	d101      	bne.n	8012a14 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8012a10:	f000 f920 	bl	8012c54 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8012a14:	4b5b      	ldr	r3, [pc, #364]	@ (8012b84 <pvPortMalloc+0x18c>)
 8012a16:	681a      	ldr	r2, [r3, #0]
 8012a18:	687b      	ldr	r3, [r7, #4]
 8012a1a:	4013      	ands	r3, r2
 8012a1c:	2b00      	cmp	r3, #0
 8012a1e:	f040 8094 	bne.w	8012b4a <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8012a22:	687b      	ldr	r3, [r7, #4]
 8012a24:	2b00      	cmp	r3, #0
 8012a26:	d020      	beq.n	8012a6a <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 8012a28:	2208      	movs	r2, #8
 8012a2a:	687b      	ldr	r3, [r7, #4]
 8012a2c:	4413      	add	r3, r2
 8012a2e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8012a30:	687b      	ldr	r3, [r7, #4]
 8012a32:	f003 0307 	and.w	r3, r3, #7
 8012a36:	2b00      	cmp	r3, #0
 8012a38:	d017      	beq.n	8012a6a <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8012a3a:	687b      	ldr	r3, [r7, #4]
 8012a3c:	f023 0307 	bic.w	r3, r3, #7
 8012a40:	3308      	adds	r3, #8
 8012a42:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8012a44:	687b      	ldr	r3, [r7, #4]
 8012a46:	f003 0307 	and.w	r3, r3, #7
 8012a4a:	2b00      	cmp	r3, #0
 8012a4c:	d00d      	beq.n	8012a6a <pvPortMalloc+0x72>
	__asm volatile
 8012a4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012a52:	b672      	cpsid	i
 8012a54:	f383 8811 	msr	BASEPRI, r3
 8012a58:	f3bf 8f6f 	isb	sy
 8012a5c:	f3bf 8f4f 	dsb	sy
 8012a60:	b662      	cpsie	i
 8012a62:	617b      	str	r3, [r7, #20]
}
 8012a64:	bf00      	nop
 8012a66:	bf00      	nop
 8012a68:	e7fd      	b.n	8012a66 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8012a6a:	687b      	ldr	r3, [r7, #4]
 8012a6c:	2b00      	cmp	r3, #0
 8012a6e:	d06c      	beq.n	8012b4a <pvPortMalloc+0x152>
 8012a70:	4b45      	ldr	r3, [pc, #276]	@ (8012b88 <pvPortMalloc+0x190>)
 8012a72:	681b      	ldr	r3, [r3, #0]
 8012a74:	687a      	ldr	r2, [r7, #4]
 8012a76:	429a      	cmp	r2, r3
 8012a78:	d867      	bhi.n	8012b4a <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8012a7a:	4b44      	ldr	r3, [pc, #272]	@ (8012b8c <pvPortMalloc+0x194>)
 8012a7c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8012a7e:	4b43      	ldr	r3, [pc, #268]	@ (8012b8c <pvPortMalloc+0x194>)
 8012a80:	681b      	ldr	r3, [r3, #0]
 8012a82:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8012a84:	e004      	b.n	8012a90 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 8012a86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012a88:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8012a8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012a8c:	681b      	ldr	r3, [r3, #0]
 8012a8e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8012a90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012a92:	685b      	ldr	r3, [r3, #4]
 8012a94:	687a      	ldr	r2, [r7, #4]
 8012a96:	429a      	cmp	r2, r3
 8012a98:	d903      	bls.n	8012aa2 <pvPortMalloc+0xaa>
 8012a9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012a9c:	681b      	ldr	r3, [r3, #0]
 8012a9e:	2b00      	cmp	r3, #0
 8012aa0:	d1f1      	bne.n	8012a86 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8012aa2:	4b37      	ldr	r3, [pc, #220]	@ (8012b80 <pvPortMalloc+0x188>)
 8012aa4:	681b      	ldr	r3, [r3, #0]
 8012aa6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012aa8:	429a      	cmp	r2, r3
 8012aaa:	d04e      	beq.n	8012b4a <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8012aac:	6a3b      	ldr	r3, [r7, #32]
 8012aae:	681b      	ldr	r3, [r3, #0]
 8012ab0:	2208      	movs	r2, #8
 8012ab2:	4413      	add	r3, r2
 8012ab4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8012ab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012ab8:	681a      	ldr	r2, [r3, #0]
 8012aba:	6a3b      	ldr	r3, [r7, #32]
 8012abc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8012abe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012ac0:	685a      	ldr	r2, [r3, #4]
 8012ac2:	687b      	ldr	r3, [r7, #4]
 8012ac4:	1ad2      	subs	r2, r2, r3
 8012ac6:	2308      	movs	r3, #8
 8012ac8:	005b      	lsls	r3, r3, #1
 8012aca:	429a      	cmp	r2, r3
 8012acc:	d922      	bls.n	8012b14 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8012ace:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012ad0:	687b      	ldr	r3, [r7, #4]
 8012ad2:	4413      	add	r3, r2
 8012ad4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8012ad6:	69bb      	ldr	r3, [r7, #24]
 8012ad8:	f003 0307 	and.w	r3, r3, #7
 8012adc:	2b00      	cmp	r3, #0
 8012ade:	d00d      	beq.n	8012afc <pvPortMalloc+0x104>
	__asm volatile
 8012ae0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012ae4:	b672      	cpsid	i
 8012ae6:	f383 8811 	msr	BASEPRI, r3
 8012aea:	f3bf 8f6f 	isb	sy
 8012aee:	f3bf 8f4f 	dsb	sy
 8012af2:	b662      	cpsie	i
 8012af4:	613b      	str	r3, [r7, #16]
}
 8012af6:	bf00      	nop
 8012af8:	bf00      	nop
 8012afa:	e7fd      	b.n	8012af8 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8012afc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012afe:	685a      	ldr	r2, [r3, #4]
 8012b00:	687b      	ldr	r3, [r7, #4]
 8012b02:	1ad2      	subs	r2, r2, r3
 8012b04:	69bb      	ldr	r3, [r7, #24]
 8012b06:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8012b08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012b0a:	687a      	ldr	r2, [r7, #4]
 8012b0c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8012b0e:	69b8      	ldr	r0, [r7, #24]
 8012b10:	f000 f902 	bl	8012d18 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8012b14:	4b1c      	ldr	r3, [pc, #112]	@ (8012b88 <pvPortMalloc+0x190>)
 8012b16:	681a      	ldr	r2, [r3, #0]
 8012b18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012b1a:	685b      	ldr	r3, [r3, #4]
 8012b1c:	1ad3      	subs	r3, r2, r3
 8012b1e:	4a1a      	ldr	r2, [pc, #104]	@ (8012b88 <pvPortMalloc+0x190>)
 8012b20:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8012b22:	4b19      	ldr	r3, [pc, #100]	@ (8012b88 <pvPortMalloc+0x190>)
 8012b24:	681a      	ldr	r2, [r3, #0]
 8012b26:	4b1a      	ldr	r3, [pc, #104]	@ (8012b90 <pvPortMalloc+0x198>)
 8012b28:	681b      	ldr	r3, [r3, #0]
 8012b2a:	429a      	cmp	r2, r3
 8012b2c:	d203      	bcs.n	8012b36 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8012b2e:	4b16      	ldr	r3, [pc, #88]	@ (8012b88 <pvPortMalloc+0x190>)
 8012b30:	681b      	ldr	r3, [r3, #0]
 8012b32:	4a17      	ldr	r2, [pc, #92]	@ (8012b90 <pvPortMalloc+0x198>)
 8012b34:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8012b36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012b38:	685a      	ldr	r2, [r3, #4]
 8012b3a:	4b12      	ldr	r3, [pc, #72]	@ (8012b84 <pvPortMalloc+0x18c>)
 8012b3c:	681b      	ldr	r3, [r3, #0]
 8012b3e:	431a      	orrs	r2, r3
 8012b40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012b42:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8012b44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012b46:	2200      	movs	r2, #0
 8012b48:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8012b4a:	f7fe fa77 	bl	801103c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8012b4e:	69fb      	ldr	r3, [r7, #28]
 8012b50:	f003 0307 	and.w	r3, r3, #7
 8012b54:	2b00      	cmp	r3, #0
 8012b56:	d00d      	beq.n	8012b74 <pvPortMalloc+0x17c>
	__asm volatile
 8012b58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012b5c:	b672      	cpsid	i
 8012b5e:	f383 8811 	msr	BASEPRI, r3
 8012b62:	f3bf 8f6f 	isb	sy
 8012b66:	f3bf 8f4f 	dsb	sy
 8012b6a:	b662      	cpsie	i
 8012b6c:	60fb      	str	r3, [r7, #12]
}
 8012b6e:	bf00      	nop
 8012b70:	bf00      	nop
 8012b72:	e7fd      	b.n	8012b70 <pvPortMalloc+0x178>
	return pvReturn;
 8012b74:	69fb      	ldr	r3, [r7, #28]
}
 8012b76:	4618      	mov	r0, r3
 8012b78:	3728      	adds	r7, #40	@ 0x28
 8012b7a:	46bd      	mov	sp, r7
 8012b7c:	bd80      	pop	{r7, pc}
 8012b7e:	bf00      	nop
 8012b80:	200246a0 	.word	0x200246a0
 8012b84:	200246ac 	.word	0x200246ac
 8012b88:	200246a4 	.word	0x200246a4
 8012b8c:	20024698 	.word	0x20024698
 8012b90:	200246a8 	.word	0x200246a8

08012b94 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8012b94:	b580      	push	{r7, lr}
 8012b96:	b086      	sub	sp, #24
 8012b98:	af00      	add	r7, sp, #0
 8012b9a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8012b9c:	687b      	ldr	r3, [r7, #4]
 8012b9e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8012ba0:	687b      	ldr	r3, [r7, #4]
 8012ba2:	2b00      	cmp	r3, #0
 8012ba4:	d04e      	beq.n	8012c44 <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8012ba6:	2308      	movs	r3, #8
 8012ba8:	425b      	negs	r3, r3
 8012baa:	697a      	ldr	r2, [r7, #20]
 8012bac:	4413      	add	r3, r2
 8012bae:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8012bb0:	697b      	ldr	r3, [r7, #20]
 8012bb2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8012bb4:	693b      	ldr	r3, [r7, #16]
 8012bb6:	685a      	ldr	r2, [r3, #4]
 8012bb8:	4b24      	ldr	r3, [pc, #144]	@ (8012c4c <vPortFree+0xb8>)
 8012bba:	681b      	ldr	r3, [r3, #0]
 8012bbc:	4013      	ands	r3, r2
 8012bbe:	2b00      	cmp	r3, #0
 8012bc0:	d10d      	bne.n	8012bde <vPortFree+0x4a>
	__asm volatile
 8012bc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012bc6:	b672      	cpsid	i
 8012bc8:	f383 8811 	msr	BASEPRI, r3
 8012bcc:	f3bf 8f6f 	isb	sy
 8012bd0:	f3bf 8f4f 	dsb	sy
 8012bd4:	b662      	cpsie	i
 8012bd6:	60fb      	str	r3, [r7, #12]
}
 8012bd8:	bf00      	nop
 8012bda:	bf00      	nop
 8012bdc:	e7fd      	b.n	8012bda <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8012bde:	693b      	ldr	r3, [r7, #16]
 8012be0:	681b      	ldr	r3, [r3, #0]
 8012be2:	2b00      	cmp	r3, #0
 8012be4:	d00d      	beq.n	8012c02 <vPortFree+0x6e>
	__asm volatile
 8012be6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012bea:	b672      	cpsid	i
 8012bec:	f383 8811 	msr	BASEPRI, r3
 8012bf0:	f3bf 8f6f 	isb	sy
 8012bf4:	f3bf 8f4f 	dsb	sy
 8012bf8:	b662      	cpsie	i
 8012bfa:	60bb      	str	r3, [r7, #8]
}
 8012bfc:	bf00      	nop
 8012bfe:	bf00      	nop
 8012c00:	e7fd      	b.n	8012bfe <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8012c02:	693b      	ldr	r3, [r7, #16]
 8012c04:	685a      	ldr	r2, [r3, #4]
 8012c06:	4b11      	ldr	r3, [pc, #68]	@ (8012c4c <vPortFree+0xb8>)
 8012c08:	681b      	ldr	r3, [r3, #0]
 8012c0a:	4013      	ands	r3, r2
 8012c0c:	2b00      	cmp	r3, #0
 8012c0e:	d019      	beq.n	8012c44 <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8012c10:	693b      	ldr	r3, [r7, #16]
 8012c12:	681b      	ldr	r3, [r3, #0]
 8012c14:	2b00      	cmp	r3, #0
 8012c16:	d115      	bne.n	8012c44 <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8012c18:	693b      	ldr	r3, [r7, #16]
 8012c1a:	685a      	ldr	r2, [r3, #4]
 8012c1c:	4b0b      	ldr	r3, [pc, #44]	@ (8012c4c <vPortFree+0xb8>)
 8012c1e:	681b      	ldr	r3, [r3, #0]
 8012c20:	43db      	mvns	r3, r3
 8012c22:	401a      	ands	r2, r3
 8012c24:	693b      	ldr	r3, [r7, #16]
 8012c26:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8012c28:	f7fe f9fa 	bl	8011020 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8012c2c:	693b      	ldr	r3, [r7, #16]
 8012c2e:	685a      	ldr	r2, [r3, #4]
 8012c30:	4b07      	ldr	r3, [pc, #28]	@ (8012c50 <vPortFree+0xbc>)
 8012c32:	681b      	ldr	r3, [r3, #0]
 8012c34:	4413      	add	r3, r2
 8012c36:	4a06      	ldr	r2, [pc, #24]	@ (8012c50 <vPortFree+0xbc>)
 8012c38:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8012c3a:	6938      	ldr	r0, [r7, #16]
 8012c3c:	f000 f86c 	bl	8012d18 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8012c40:	f7fe f9fc 	bl	801103c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8012c44:	bf00      	nop
 8012c46:	3718      	adds	r7, #24
 8012c48:	46bd      	mov	sp, r7
 8012c4a:	bd80      	pop	{r7, pc}
 8012c4c:	200246ac 	.word	0x200246ac
 8012c50:	200246a4 	.word	0x200246a4

08012c54 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8012c54:	b480      	push	{r7}
 8012c56:	b085      	sub	sp, #20
 8012c58:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8012c5a:	f44f 33c8 	mov.w	r3, #102400	@ 0x19000
 8012c5e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8012c60:	4b27      	ldr	r3, [pc, #156]	@ (8012d00 <prvHeapInit+0xac>)
 8012c62:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8012c64:	68fb      	ldr	r3, [r7, #12]
 8012c66:	f003 0307 	and.w	r3, r3, #7
 8012c6a:	2b00      	cmp	r3, #0
 8012c6c:	d00c      	beq.n	8012c88 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8012c6e:	68fb      	ldr	r3, [r7, #12]
 8012c70:	3307      	adds	r3, #7
 8012c72:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8012c74:	68fb      	ldr	r3, [r7, #12]
 8012c76:	f023 0307 	bic.w	r3, r3, #7
 8012c7a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8012c7c:	68ba      	ldr	r2, [r7, #8]
 8012c7e:	68fb      	ldr	r3, [r7, #12]
 8012c80:	1ad3      	subs	r3, r2, r3
 8012c82:	4a1f      	ldr	r2, [pc, #124]	@ (8012d00 <prvHeapInit+0xac>)
 8012c84:	4413      	add	r3, r2
 8012c86:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8012c88:	68fb      	ldr	r3, [r7, #12]
 8012c8a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8012c8c:	4a1d      	ldr	r2, [pc, #116]	@ (8012d04 <prvHeapInit+0xb0>)
 8012c8e:	687b      	ldr	r3, [r7, #4]
 8012c90:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8012c92:	4b1c      	ldr	r3, [pc, #112]	@ (8012d04 <prvHeapInit+0xb0>)
 8012c94:	2200      	movs	r2, #0
 8012c96:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8012c98:	687b      	ldr	r3, [r7, #4]
 8012c9a:	68ba      	ldr	r2, [r7, #8]
 8012c9c:	4413      	add	r3, r2
 8012c9e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8012ca0:	2208      	movs	r2, #8
 8012ca2:	68fb      	ldr	r3, [r7, #12]
 8012ca4:	1a9b      	subs	r3, r3, r2
 8012ca6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8012ca8:	68fb      	ldr	r3, [r7, #12]
 8012caa:	f023 0307 	bic.w	r3, r3, #7
 8012cae:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8012cb0:	68fb      	ldr	r3, [r7, #12]
 8012cb2:	4a15      	ldr	r2, [pc, #84]	@ (8012d08 <prvHeapInit+0xb4>)
 8012cb4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8012cb6:	4b14      	ldr	r3, [pc, #80]	@ (8012d08 <prvHeapInit+0xb4>)
 8012cb8:	681b      	ldr	r3, [r3, #0]
 8012cba:	2200      	movs	r2, #0
 8012cbc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8012cbe:	4b12      	ldr	r3, [pc, #72]	@ (8012d08 <prvHeapInit+0xb4>)
 8012cc0:	681b      	ldr	r3, [r3, #0]
 8012cc2:	2200      	movs	r2, #0
 8012cc4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8012cc6:	687b      	ldr	r3, [r7, #4]
 8012cc8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8012cca:	683b      	ldr	r3, [r7, #0]
 8012ccc:	68fa      	ldr	r2, [r7, #12]
 8012cce:	1ad2      	subs	r2, r2, r3
 8012cd0:	683b      	ldr	r3, [r7, #0]
 8012cd2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8012cd4:	4b0c      	ldr	r3, [pc, #48]	@ (8012d08 <prvHeapInit+0xb4>)
 8012cd6:	681a      	ldr	r2, [r3, #0]
 8012cd8:	683b      	ldr	r3, [r7, #0]
 8012cda:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8012cdc:	683b      	ldr	r3, [r7, #0]
 8012cde:	685b      	ldr	r3, [r3, #4]
 8012ce0:	4a0a      	ldr	r2, [pc, #40]	@ (8012d0c <prvHeapInit+0xb8>)
 8012ce2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8012ce4:	683b      	ldr	r3, [r7, #0]
 8012ce6:	685b      	ldr	r3, [r3, #4]
 8012ce8:	4a09      	ldr	r2, [pc, #36]	@ (8012d10 <prvHeapInit+0xbc>)
 8012cea:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8012cec:	4b09      	ldr	r3, [pc, #36]	@ (8012d14 <prvHeapInit+0xc0>)
 8012cee:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8012cf2:	601a      	str	r2, [r3, #0]
}
 8012cf4:	bf00      	nop
 8012cf6:	3714      	adds	r7, #20
 8012cf8:	46bd      	mov	sp, r7
 8012cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012cfe:	4770      	bx	lr
 8012d00:	2000b698 	.word	0x2000b698
 8012d04:	20024698 	.word	0x20024698
 8012d08:	200246a0 	.word	0x200246a0
 8012d0c:	200246a8 	.word	0x200246a8
 8012d10:	200246a4 	.word	0x200246a4
 8012d14:	200246ac 	.word	0x200246ac

08012d18 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8012d18:	b480      	push	{r7}
 8012d1a:	b085      	sub	sp, #20
 8012d1c:	af00      	add	r7, sp, #0
 8012d1e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8012d20:	4b28      	ldr	r3, [pc, #160]	@ (8012dc4 <prvInsertBlockIntoFreeList+0xac>)
 8012d22:	60fb      	str	r3, [r7, #12]
 8012d24:	e002      	b.n	8012d2c <prvInsertBlockIntoFreeList+0x14>
 8012d26:	68fb      	ldr	r3, [r7, #12]
 8012d28:	681b      	ldr	r3, [r3, #0]
 8012d2a:	60fb      	str	r3, [r7, #12]
 8012d2c:	68fb      	ldr	r3, [r7, #12]
 8012d2e:	681b      	ldr	r3, [r3, #0]
 8012d30:	687a      	ldr	r2, [r7, #4]
 8012d32:	429a      	cmp	r2, r3
 8012d34:	d8f7      	bhi.n	8012d26 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8012d36:	68fb      	ldr	r3, [r7, #12]
 8012d38:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8012d3a:	68fb      	ldr	r3, [r7, #12]
 8012d3c:	685b      	ldr	r3, [r3, #4]
 8012d3e:	68ba      	ldr	r2, [r7, #8]
 8012d40:	4413      	add	r3, r2
 8012d42:	687a      	ldr	r2, [r7, #4]
 8012d44:	429a      	cmp	r2, r3
 8012d46:	d108      	bne.n	8012d5a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8012d48:	68fb      	ldr	r3, [r7, #12]
 8012d4a:	685a      	ldr	r2, [r3, #4]
 8012d4c:	687b      	ldr	r3, [r7, #4]
 8012d4e:	685b      	ldr	r3, [r3, #4]
 8012d50:	441a      	add	r2, r3
 8012d52:	68fb      	ldr	r3, [r7, #12]
 8012d54:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8012d56:	68fb      	ldr	r3, [r7, #12]
 8012d58:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8012d5a:	687b      	ldr	r3, [r7, #4]
 8012d5c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8012d5e:	687b      	ldr	r3, [r7, #4]
 8012d60:	685b      	ldr	r3, [r3, #4]
 8012d62:	68ba      	ldr	r2, [r7, #8]
 8012d64:	441a      	add	r2, r3
 8012d66:	68fb      	ldr	r3, [r7, #12]
 8012d68:	681b      	ldr	r3, [r3, #0]
 8012d6a:	429a      	cmp	r2, r3
 8012d6c:	d118      	bne.n	8012da0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8012d6e:	68fb      	ldr	r3, [r7, #12]
 8012d70:	681a      	ldr	r2, [r3, #0]
 8012d72:	4b15      	ldr	r3, [pc, #84]	@ (8012dc8 <prvInsertBlockIntoFreeList+0xb0>)
 8012d74:	681b      	ldr	r3, [r3, #0]
 8012d76:	429a      	cmp	r2, r3
 8012d78:	d00d      	beq.n	8012d96 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8012d7a:	687b      	ldr	r3, [r7, #4]
 8012d7c:	685a      	ldr	r2, [r3, #4]
 8012d7e:	68fb      	ldr	r3, [r7, #12]
 8012d80:	681b      	ldr	r3, [r3, #0]
 8012d82:	685b      	ldr	r3, [r3, #4]
 8012d84:	441a      	add	r2, r3
 8012d86:	687b      	ldr	r3, [r7, #4]
 8012d88:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8012d8a:	68fb      	ldr	r3, [r7, #12]
 8012d8c:	681b      	ldr	r3, [r3, #0]
 8012d8e:	681a      	ldr	r2, [r3, #0]
 8012d90:	687b      	ldr	r3, [r7, #4]
 8012d92:	601a      	str	r2, [r3, #0]
 8012d94:	e008      	b.n	8012da8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8012d96:	4b0c      	ldr	r3, [pc, #48]	@ (8012dc8 <prvInsertBlockIntoFreeList+0xb0>)
 8012d98:	681a      	ldr	r2, [r3, #0]
 8012d9a:	687b      	ldr	r3, [r7, #4]
 8012d9c:	601a      	str	r2, [r3, #0]
 8012d9e:	e003      	b.n	8012da8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8012da0:	68fb      	ldr	r3, [r7, #12]
 8012da2:	681a      	ldr	r2, [r3, #0]
 8012da4:	687b      	ldr	r3, [r7, #4]
 8012da6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8012da8:	68fa      	ldr	r2, [r7, #12]
 8012daa:	687b      	ldr	r3, [r7, #4]
 8012dac:	429a      	cmp	r2, r3
 8012dae:	d002      	beq.n	8012db6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8012db0:	68fb      	ldr	r3, [r7, #12]
 8012db2:	687a      	ldr	r2, [r7, #4]
 8012db4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012db6:	bf00      	nop
 8012db8:	3714      	adds	r7, #20
 8012dba:	46bd      	mov	sp, r7
 8012dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012dc0:	4770      	bx	lr
 8012dc2:	bf00      	nop
 8012dc4:	20024698 	.word	0x20024698
 8012dc8:	200246a0 	.word	0x200246a0

08012dcc <tcpip_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
static void
tcpip_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 8012dcc:	b580      	push	{r7, lr}
 8012dce:	b084      	sub	sp, #16
 8012dd0:	af00      	add	r7, sp, #0
 8012dd2:	6078      	str	r0, [r7, #4]
 8012dd4:	6039      	str	r1, [r7, #0]
  u32_t sleeptime, res;

again:
  LWIP_ASSERT_CORE_LOCKED();

  sleeptime = sys_timeouts_sleeptime();
 8012dd6:	f007 facd 	bl	801a374 <sys_timeouts_sleeptime>
 8012dda:	60f8      	str	r0, [r7, #12]
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 8012ddc:	68fb      	ldr	r3, [r7, #12]
 8012dde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012de2:	d10b      	bne.n	8012dfc <tcpip_timeouts_mbox_fetch+0x30>
    UNLOCK_TCPIP_CORE();
 8012de4:	4813      	ldr	r0, [pc, #76]	@ (8012e34 <tcpip_timeouts_mbox_fetch+0x68>)
 8012de6:	f00a fad2 	bl	801d38e <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 8012dea:	2200      	movs	r2, #0
 8012dec:	6839      	ldr	r1, [r7, #0]
 8012dee:	6878      	ldr	r0, [r7, #4]
 8012df0:	f00a fa5a 	bl	801d2a8 <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 8012df4:	480f      	ldr	r0, [pc, #60]	@ (8012e34 <tcpip_timeouts_mbox_fetch+0x68>)
 8012df6:	f00a fabb 	bl	801d370 <sys_mutex_lock>
    return;
 8012dfa:	e018      	b.n	8012e2e <tcpip_timeouts_mbox_fetch+0x62>
  } else if (sleeptime == 0) {
 8012dfc:	68fb      	ldr	r3, [r7, #12]
 8012dfe:	2b00      	cmp	r3, #0
 8012e00:	d102      	bne.n	8012e08 <tcpip_timeouts_mbox_fetch+0x3c>
    sys_check_timeouts();
 8012e02:	f007 fa7d 	bl	801a300 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 8012e06:	e7e6      	b.n	8012dd6 <tcpip_timeouts_mbox_fetch+0xa>
  }

  UNLOCK_TCPIP_CORE();
 8012e08:	480a      	ldr	r0, [pc, #40]	@ (8012e34 <tcpip_timeouts_mbox_fetch+0x68>)
 8012e0a:	f00a fac0 	bl	801d38e <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 8012e0e:	68fa      	ldr	r2, [r7, #12]
 8012e10:	6839      	ldr	r1, [r7, #0]
 8012e12:	6878      	ldr	r0, [r7, #4]
 8012e14:	f00a fa48 	bl	801d2a8 <sys_arch_mbox_fetch>
 8012e18:	60b8      	str	r0, [r7, #8]
  LOCK_TCPIP_CORE();
 8012e1a:	4806      	ldr	r0, [pc, #24]	@ (8012e34 <tcpip_timeouts_mbox_fetch+0x68>)
 8012e1c:	f00a faa8 	bl	801d370 <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 8012e20:	68bb      	ldr	r3, [r7, #8]
 8012e22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012e26:	d102      	bne.n	8012e2e <tcpip_timeouts_mbox_fetch+0x62>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 8012e28:	f007 fa6a 	bl	801a300 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 8012e2c:	e7d3      	b.n	8012dd6 <tcpip_timeouts_mbox_fetch+0xa>
  }
}
 8012e2e:	3710      	adds	r7, #16
 8012e30:	46bd      	mov	sp, r7
 8012e32:	bd80      	pop	{r7, pc}
 8012e34:	200246bc 	.word	0x200246bc

08012e38 <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 8012e38:	b580      	push	{r7, lr}
 8012e3a:	b084      	sub	sp, #16
 8012e3c:	af00      	add	r7, sp, #0
 8012e3e:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();

  LOCK_TCPIP_CORE();
 8012e40:	4810      	ldr	r0, [pc, #64]	@ (8012e84 <tcpip_thread+0x4c>)
 8012e42:	f00a fa95 	bl	801d370 <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 8012e46:	4b10      	ldr	r3, [pc, #64]	@ (8012e88 <tcpip_thread+0x50>)
 8012e48:	681b      	ldr	r3, [r3, #0]
 8012e4a:	2b00      	cmp	r3, #0
 8012e4c:	d005      	beq.n	8012e5a <tcpip_thread+0x22>
    tcpip_init_done(tcpip_init_done_arg);
 8012e4e:	4b0e      	ldr	r3, [pc, #56]	@ (8012e88 <tcpip_thread+0x50>)
 8012e50:	681b      	ldr	r3, [r3, #0]
 8012e52:	4a0e      	ldr	r2, [pc, #56]	@ (8012e8c <tcpip_thread+0x54>)
 8012e54:	6812      	ldr	r2, [r2, #0]
 8012e56:	4610      	mov	r0, r2
 8012e58:	4798      	blx	r3
  }

  while (1) {                          /* MAIN Loop */
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 8012e5a:	f107 030c 	add.w	r3, r7, #12
 8012e5e:	4619      	mov	r1, r3
 8012e60:	480b      	ldr	r0, [pc, #44]	@ (8012e90 <tcpip_thread+0x58>)
 8012e62:	f7ff ffb3 	bl	8012dcc <tcpip_timeouts_mbox_fetch>
    if (msg == NULL) {
 8012e66:	68fb      	ldr	r3, [r7, #12]
 8012e68:	2b00      	cmp	r3, #0
 8012e6a:	d106      	bne.n	8012e7a <tcpip_thread+0x42>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8012e6c:	4b09      	ldr	r3, [pc, #36]	@ (8012e94 <tcpip_thread+0x5c>)
 8012e6e:	2291      	movs	r2, #145	@ 0x91
 8012e70:	4909      	ldr	r1, [pc, #36]	@ (8012e98 <tcpip_thread+0x60>)
 8012e72:	480a      	ldr	r0, [pc, #40]	@ (8012e9c <tcpip_thread+0x64>)
 8012e74:	f00b fa0e 	bl	801e294 <iprintf>
      continue;
 8012e78:	e003      	b.n	8012e82 <tcpip_thread+0x4a>
    }
    tcpip_thread_handle_msg(msg);
 8012e7a:	68fb      	ldr	r3, [r7, #12]
 8012e7c:	4618      	mov	r0, r3
 8012e7e:	f000 f80f 	bl	8012ea0 <tcpip_thread_handle_msg>
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 8012e82:	e7ea      	b.n	8012e5a <tcpip_thread+0x22>
 8012e84:	200246bc 	.word	0x200246bc
 8012e88:	200246b0 	.word	0x200246b0
 8012e8c:	200246b4 	.word	0x200246b4
 8012e90:	200246b8 	.word	0x200246b8
 8012e94:	0801f294 	.word	0x0801f294
 8012e98:	0801f2c4 	.word	0x0801f2c4
 8012e9c:	0801f2e4 	.word	0x0801f2e4

08012ea0 <tcpip_thread_handle_msg>:
/* Handle a single tcpip_msg
 * This is in its own function for access by tests only.
 */
static void
tcpip_thread_handle_msg(struct tcpip_msg *msg)
{
 8012ea0:	b580      	push	{r7, lr}
 8012ea2:	b082      	sub	sp, #8
 8012ea4:	af00      	add	r7, sp, #0
 8012ea6:	6078      	str	r0, [r7, #4]
  switch (msg->type) {
 8012ea8:	687b      	ldr	r3, [r7, #4]
 8012eaa:	781b      	ldrb	r3, [r3, #0]
 8012eac:	2b02      	cmp	r3, #2
 8012eae:	d026      	beq.n	8012efe <tcpip_thread_handle_msg+0x5e>
 8012eb0:	2b02      	cmp	r3, #2
 8012eb2:	dc2b      	bgt.n	8012f0c <tcpip_thread_handle_msg+0x6c>
 8012eb4:	2b00      	cmp	r3, #0
 8012eb6:	d002      	beq.n	8012ebe <tcpip_thread_handle_msg+0x1e>
 8012eb8:	2b01      	cmp	r3, #1
 8012eba:	d015      	beq.n	8012ee8 <tcpip_thread_handle_msg+0x48>
 8012ebc:	e026      	b.n	8012f0c <tcpip_thread_handle_msg+0x6c>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 8012ebe:	687b      	ldr	r3, [r7, #4]
 8012ec0:	68db      	ldr	r3, [r3, #12]
 8012ec2:	687a      	ldr	r2, [r7, #4]
 8012ec4:	6850      	ldr	r0, [r2, #4]
 8012ec6:	687a      	ldr	r2, [r7, #4]
 8012ec8:	6892      	ldr	r2, [r2, #8]
 8012eca:	4611      	mov	r1, r2
 8012ecc:	4798      	blx	r3
 8012ece:	4603      	mov	r3, r0
 8012ed0:	2b00      	cmp	r3, #0
 8012ed2:	d004      	beq.n	8012ede <tcpip_thread_handle_msg+0x3e>
        pbuf_free(msg->msg.inp.p);
 8012ed4:	687b      	ldr	r3, [r7, #4]
 8012ed6:	685b      	ldr	r3, [r3, #4]
 8012ed8:	4618      	mov	r0, r3
 8012eda:	f001 fd07 	bl	80148ec <pbuf_free>
      }
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 8012ede:	6879      	ldr	r1, [r7, #4]
 8012ee0:	2009      	movs	r0, #9
 8012ee2:	f000 fe5f 	bl	8013ba4 <memp_free>
      break;
 8012ee6:	e018      	b.n	8012f1a <tcpip_thread_handle_msg+0x7a>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 8012ee8:	687b      	ldr	r3, [r7, #4]
 8012eea:	685b      	ldr	r3, [r3, #4]
 8012eec:	687a      	ldr	r2, [r7, #4]
 8012eee:	6892      	ldr	r2, [r2, #8]
 8012ef0:	4610      	mov	r0, r2
 8012ef2:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 8012ef4:	6879      	ldr	r1, [r7, #4]
 8012ef6:	2008      	movs	r0, #8
 8012ef8:	f000 fe54 	bl	8013ba4 <memp_free>
      break;
 8012efc:	e00d      	b.n	8012f1a <tcpip_thread_handle_msg+0x7a>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 8012efe:	687b      	ldr	r3, [r7, #4]
 8012f00:	685b      	ldr	r3, [r3, #4]
 8012f02:	687a      	ldr	r2, [r7, #4]
 8012f04:	6892      	ldr	r2, [r2, #8]
 8012f06:	4610      	mov	r0, r2
 8012f08:	4798      	blx	r3
      break;
 8012f0a:	e006      	b.n	8012f1a <tcpip_thread_handle_msg+0x7a>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8012f0c:	4b05      	ldr	r3, [pc, #20]	@ (8012f24 <tcpip_thread_handle_msg+0x84>)
 8012f0e:	22cf      	movs	r2, #207	@ 0xcf
 8012f10:	4905      	ldr	r1, [pc, #20]	@ (8012f28 <tcpip_thread_handle_msg+0x88>)
 8012f12:	4806      	ldr	r0, [pc, #24]	@ (8012f2c <tcpip_thread_handle_msg+0x8c>)
 8012f14:	f00b f9be 	bl	801e294 <iprintf>
      break;
 8012f18:	bf00      	nop
  }
}
 8012f1a:	bf00      	nop
 8012f1c:	3708      	adds	r7, #8
 8012f1e:	46bd      	mov	sp, r7
 8012f20:	bd80      	pop	{r7, pc}
 8012f22:	bf00      	nop
 8012f24:	0801f294 	.word	0x0801f294
 8012f28:	0801f2c4 	.word	0x0801f2c4
 8012f2c:	0801f2e4 	.word	0x0801f2e4

08012f30 <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 8012f30:	b580      	push	{r7, lr}
 8012f32:	b086      	sub	sp, #24
 8012f34:	af00      	add	r7, sp, #0
 8012f36:	60f8      	str	r0, [r7, #12]
 8012f38:	60b9      	str	r1, [r7, #8]
 8012f3a:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8012f3c:	481a      	ldr	r0, [pc, #104]	@ (8012fa8 <tcpip_inpkt+0x78>)
 8012f3e:	f00a f9e4 	bl	801d30a <sys_mbox_valid>
 8012f42:	4603      	mov	r3, r0
 8012f44:	2b00      	cmp	r3, #0
 8012f46:	d105      	bne.n	8012f54 <tcpip_inpkt+0x24>
 8012f48:	4b18      	ldr	r3, [pc, #96]	@ (8012fac <tcpip_inpkt+0x7c>)
 8012f4a:	22fc      	movs	r2, #252	@ 0xfc
 8012f4c:	4918      	ldr	r1, [pc, #96]	@ (8012fb0 <tcpip_inpkt+0x80>)
 8012f4e:	4819      	ldr	r0, [pc, #100]	@ (8012fb4 <tcpip_inpkt+0x84>)
 8012f50:	f00b f9a0 	bl	801e294 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 8012f54:	2009      	movs	r0, #9
 8012f56:	f000 fdaf 	bl	8013ab8 <memp_malloc>
 8012f5a:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 8012f5c:	697b      	ldr	r3, [r7, #20]
 8012f5e:	2b00      	cmp	r3, #0
 8012f60:	d102      	bne.n	8012f68 <tcpip_inpkt+0x38>
    return ERR_MEM;
 8012f62:	f04f 33ff 	mov.w	r3, #4294967295
 8012f66:	e01a      	b.n	8012f9e <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 8012f68:	697b      	ldr	r3, [r7, #20]
 8012f6a:	2200      	movs	r2, #0
 8012f6c:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 8012f6e:	697b      	ldr	r3, [r7, #20]
 8012f70:	68fa      	ldr	r2, [r7, #12]
 8012f72:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 8012f74:	697b      	ldr	r3, [r7, #20]
 8012f76:	68ba      	ldr	r2, [r7, #8]
 8012f78:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 8012f7a:	697b      	ldr	r3, [r7, #20]
 8012f7c:	687a      	ldr	r2, [r7, #4]
 8012f7e:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 8012f80:	6979      	ldr	r1, [r7, #20]
 8012f82:	4809      	ldr	r0, [pc, #36]	@ (8012fa8 <tcpip_inpkt+0x78>)
 8012f84:	f00a f976 	bl	801d274 <sys_mbox_trypost>
 8012f88:	4603      	mov	r3, r0
 8012f8a:	2b00      	cmp	r3, #0
 8012f8c:	d006      	beq.n	8012f9c <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 8012f8e:	6979      	ldr	r1, [r7, #20]
 8012f90:	2009      	movs	r0, #9
 8012f92:	f000 fe07 	bl	8013ba4 <memp_free>
    return ERR_MEM;
 8012f96:	f04f 33ff 	mov.w	r3, #4294967295
 8012f9a:	e000      	b.n	8012f9e <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 8012f9c:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 8012f9e:	4618      	mov	r0, r3
 8012fa0:	3718      	adds	r7, #24
 8012fa2:	46bd      	mov	sp, r7
 8012fa4:	bd80      	pop	{r7, pc}
 8012fa6:	bf00      	nop
 8012fa8:	200246b8 	.word	0x200246b8
 8012fac:	0801f294 	.word	0x0801f294
 8012fb0:	0801f30c 	.word	0x0801f30c
 8012fb4:	0801f2e4 	.word	0x0801f2e4

08012fb8 <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 8012fb8:	b580      	push	{r7, lr}
 8012fba:	b082      	sub	sp, #8
 8012fbc:	af00      	add	r7, sp, #0
 8012fbe:	6078      	str	r0, [r7, #4]
 8012fc0:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 8012fc2:	683b      	ldr	r3, [r7, #0]
 8012fc4:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8012fc8:	f003 0318 	and.w	r3, r3, #24
 8012fcc:	2b00      	cmp	r3, #0
 8012fce:	d006      	beq.n	8012fde <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 8012fd0:	4a08      	ldr	r2, [pc, #32]	@ (8012ff4 <tcpip_input+0x3c>)
 8012fd2:	6839      	ldr	r1, [r7, #0]
 8012fd4:	6878      	ldr	r0, [r7, #4]
 8012fd6:	f7ff ffab 	bl	8012f30 <tcpip_inpkt>
 8012fda:	4603      	mov	r3, r0
 8012fdc:	e005      	b.n	8012fea <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
    return tcpip_inpkt(p, inp, ip_input);
 8012fde:	4a06      	ldr	r2, [pc, #24]	@ (8012ff8 <tcpip_input+0x40>)
 8012fe0:	6839      	ldr	r1, [r7, #0]
 8012fe2:	6878      	ldr	r0, [r7, #4]
 8012fe4:	f7ff ffa4 	bl	8012f30 <tcpip_inpkt>
 8012fe8:	4603      	mov	r3, r0
}
 8012fea:	4618      	mov	r0, r3
 8012fec:	3708      	adds	r7, #8
 8012fee:	46bd      	mov	sp, r7
 8012ff0:	bd80      	pop	{r7, pc}
 8012ff2:	bf00      	nop
 8012ff4:	0801d095 	.word	0x0801d095
 8012ff8:	0801bf9d 	.word	0x0801bf9d

08012ffc <tcpip_try_callback>:
 *
 * @see tcpip_callback
 */
err_t
tcpip_try_callback(tcpip_callback_fn function, void *ctx)
{
 8012ffc:	b580      	push	{r7, lr}
 8012ffe:	b084      	sub	sp, #16
 8013000:	af00      	add	r7, sp, #0
 8013002:	6078      	str	r0, [r7, #4]
 8013004:	6039      	str	r1, [r7, #0]
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8013006:	4819      	ldr	r0, [pc, #100]	@ (801306c <tcpip_try_callback+0x70>)
 8013008:	f00a f97f 	bl	801d30a <sys_mbox_valid>
 801300c:	4603      	mov	r3, r0
 801300e:	2b00      	cmp	r3, #0
 8013010:	d106      	bne.n	8013020 <tcpip_try_callback+0x24>
 8013012:	4b17      	ldr	r3, [pc, #92]	@ (8013070 <tcpip_try_callback+0x74>)
 8013014:	f240 125d 	movw	r2, #349	@ 0x15d
 8013018:	4916      	ldr	r1, [pc, #88]	@ (8013074 <tcpip_try_callback+0x78>)
 801301a:	4817      	ldr	r0, [pc, #92]	@ (8013078 <tcpip_try_callback+0x7c>)
 801301c:	f00b f93a 	bl	801e294 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 8013020:	2008      	movs	r0, #8
 8013022:	f000 fd49 	bl	8013ab8 <memp_malloc>
 8013026:	60f8      	str	r0, [r7, #12]
  if (msg == NULL) {
 8013028:	68fb      	ldr	r3, [r7, #12]
 801302a:	2b00      	cmp	r3, #0
 801302c:	d102      	bne.n	8013034 <tcpip_try_callback+0x38>
    return ERR_MEM;
 801302e:	f04f 33ff 	mov.w	r3, #4294967295
 8013032:	e017      	b.n	8013064 <tcpip_try_callback+0x68>
  }

  msg->type = TCPIP_MSG_CALLBACK;
 8013034:	68fb      	ldr	r3, [r7, #12]
 8013036:	2201      	movs	r2, #1
 8013038:	701a      	strb	r2, [r3, #0]
  msg->msg.cb.function = function;
 801303a:	68fb      	ldr	r3, [r7, #12]
 801303c:	687a      	ldr	r2, [r7, #4]
 801303e:	605a      	str	r2, [r3, #4]
  msg->msg.cb.ctx = ctx;
 8013040:	68fb      	ldr	r3, [r7, #12]
 8013042:	683a      	ldr	r2, [r7, #0]
 8013044:	609a      	str	r2, [r3, #8]

  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 8013046:	68f9      	ldr	r1, [r7, #12]
 8013048:	4808      	ldr	r0, [pc, #32]	@ (801306c <tcpip_try_callback+0x70>)
 801304a:	f00a f913 	bl	801d274 <sys_mbox_trypost>
 801304e:	4603      	mov	r3, r0
 8013050:	2b00      	cmp	r3, #0
 8013052:	d006      	beq.n	8013062 <tcpip_try_callback+0x66>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 8013054:	68f9      	ldr	r1, [r7, #12]
 8013056:	2008      	movs	r0, #8
 8013058:	f000 fda4 	bl	8013ba4 <memp_free>
    return ERR_MEM;
 801305c:	f04f 33ff 	mov.w	r3, #4294967295
 8013060:	e000      	b.n	8013064 <tcpip_try_callback+0x68>
  }
  return ERR_OK;
 8013062:	2300      	movs	r3, #0
}
 8013064:	4618      	mov	r0, r3
 8013066:	3710      	adds	r7, #16
 8013068:	46bd      	mov	sp, r7
 801306a:	bd80      	pop	{r7, pc}
 801306c:	200246b8 	.word	0x200246b8
 8013070:	0801f294 	.word	0x0801f294
 8013074:	0801f30c 	.word	0x0801f30c
 8013078:	0801f2e4 	.word	0x0801f2e4

0801307c <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 801307c:	b580      	push	{r7, lr}
 801307e:	b084      	sub	sp, #16
 8013080:	af02      	add	r7, sp, #8
 8013082:	6078      	str	r0, [r7, #4]
 8013084:	6039      	str	r1, [r7, #0]
  lwip_init();
 8013086:	f000 f872 	bl	801316e <lwip_init>

  tcpip_init_done = initfunc;
 801308a:	4a17      	ldr	r2, [pc, #92]	@ (80130e8 <tcpip_init+0x6c>)
 801308c:	687b      	ldr	r3, [r7, #4]
 801308e:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 8013090:	4a16      	ldr	r2, [pc, #88]	@ (80130ec <tcpip_init+0x70>)
 8013092:	683b      	ldr	r3, [r7, #0]
 8013094:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 8013096:	2106      	movs	r1, #6
 8013098:	4815      	ldr	r0, [pc, #84]	@ (80130f0 <tcpip_init+0x74>)
 801309a:	f00a f8d1 	bl	801d240 <sys_mbox_new>
 801309e:	4603      	mov	r3, r0
 80130a0:	2b00      	cmp	r3, #0
 80130a2:	d006      	beq.n	80130b2 <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 80130a4:	4b13      	ldr	r3, [pc, #76]	@ (80130f4 <tcpip_init+0x78>)
 80130a6:	f240 2261 	movw	r2, #609	@ 0x261
 80130aa:	4913      	ldr	r1, [pc, #76]	@ (80130f8 <tcpip_init+0x7c>)
 80130ac:	4813      	ldr	r0, [pc, #76]	@ (80130fc <tcpip_init+0x80>)
 80130ae:	f00b f8f1 	bl	801e294 <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 80130b2:	4813      	ldr	r0, [pc, #76]	@ (8013100 <tcpip_init+0x84>)
 80130b4:	f00a f946 	bl	801d344 <sys_mutex_new>
 80130b8:	4603      	mov	r3, r0
 80130ba:	2b00      	cmp	r3, #0
 80130bc:	d006      	beq.n	80130cc <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 80130be:	4b0d      	ldr	r3, [pc, #52]	@ (80130f4 <tcpip_init+0x78>)
 80130c0:	f240 2265 	movw	r2, #613	@ 0x265
 80130c4:	490f      	ldr	r1, [pc, #60]	@ (8013104 <tcpip_init+0x88>)
 80130c6:	480d      	ldr	r0, [pc, #52]	@ (80130fc <tcpip_init+0x80>)
 80130c8:	f00b f8e4 	bl	801e294 <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 80130cc:	2318      	movs	r3, #24
 80130ce:	9300      	str	r3, [sp, #0]
 80130d0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80130d4:	2200      	movs	r2, #0
 80130d6:	490c      	ldr	r1, [pc, #48]	@ (8013108 <tcpip_init+0x8c>)
 80130d8:	480c      	ldr	r0, [pc, #48]	@ (801310c <tcpip_init+0x90>)
 80130da:	f00a f965 	bl	801d3a8 <sys_thread_new>
}
 80130de:	bf00      	nop
 80130e0:	3708      	adds	r7, #8
 80130e2:	46bd      	mov	sp, r7
 80130e4:	bd80      	pop	{r7, pc}
 80130e6:	bf00      	nop
 80130e8:	200246b0 	.word	0x200246b0
 80130ec:	200246b4 	.word	0x200246b4
 80130f0:	200246b8 	.word	0x200246b8
 80130f4:	0801f294 	.word	0x0801f294
 80130f8:	0801f31c 	.word	0x0801f31c
 80130fc:	0801f2e4 	.word	0x0801f2e4
 8013100:	200246bc 	.word	0x200246bc
 8013104:	0801f340 	.word	0x0801f340
 8013108:	08012e39 	.word	0x08012e39
 801310c:	0801f364 	.word	0x0801f364

08013110 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 8013110:	b480      	push	{r7}
 8013112:	b083      	sub	sp, #12
 8013114:	af00      	add	r7, sp, #0
 8013116:	4603      	mov	r3, r0
 8013118:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 801311a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 801311e:	021b      	lsls	r3, r3, #8
 8013120:	b21a      	sxth	r2, r3
 8013122:	88fb      	ldrh	r3, [r7, #6]
 8013124:	0a1b      	lsrs	r3, r3, #8
 8013126:	b29b      	uxth	r3, r3
 8013128:	b21b      	sxth	r3, r3
 801312a:	4313      	orrs	r3, r2
 801312c:	b21b      	sxth	r3, r3
 801312e:	b29b      	uxth	r3, r3
}
 8013130:	4618      	mov	r0, r3
 8013132:	370c      	adds	r7, #12
 8013134:	46bd      	mov	sp, r7
 8013136:	f85d 7b04 	ldr.w	r7, [sp], #4
 801313a:	4770      	bx	lr

0801313c <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 801313c:	b480      	push	{r7}
 801313e:	b083      	sub	sp, #12
 8013140:	af00      	add	r7, sp, #0
 8013142:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 8013144:	687b      	ldr	r3, [r7, #4]
 8013146:	061a      	lsls	r2, r3, #24
 8013148:	687b      	ldr	r3, [r7, #4]
 801314a:	021b      	lsls	r3, r3, #8
 801314c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8013150:	431a      	orrs	r2, r3
 8013152:	687b      	ldr	r3, [r7, #4]
 8013154:	0a1b      	lsrs	r3, r3, #8
 8013156:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 801315a:	431a      	orrs	r2, r3
 801315c:	687b      	ldr	r3, [r7, #4]
 801315e:	0e1b      	lsrs	r3, r3, #24
 8013160:	4313      	orrs	r3, r2
}
 8013162:	4618      	mov	r0, r3
 8013164:	370c      	adds	r7, #12
 8013166:	46bd      	mov	sp, r7
 8013168:	f85d 7b04 	ldr.w	r7, [sp], #4
 801316c:	4770      	bx	lr

0801316e <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 801316e:	b580      	push	{r7, lr}
 8013170:	b082      	sub	sp, #8
 8013172:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 8013174:	2300      	movs	r3, #0
 8013176:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 8013178:	f00a f8d8 	bl	801d32c <sys_init>
#endif /* !NO_SYS */
  mem_init();
 801317c:	f000 f8d4 	bl	8013328 <mem_init>
  memp_init();
 8013180:	f000 fc2c 	bl	80139dc <memp_init>
  pbuf_init();
  netif_init();
 8013184:	f000 fd38 	bl	8013bf8 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 8013188:	f007 f92c 	bl	801a3e4 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 801318c:	f001 fe58 	bl	8014e40 <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 8013190:	f007 f86e 	bl	801a270 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 8013194:	bf00      	nop
 8013196:	3708      	adds	r7, #8
 8013198:	46bd      	mov	sp, r7
 801319a:	bd80      	pop	{r7, pc}

0801319c <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 801319c:	b480      	push	{r7}
 801319e:	b083      	sub	sp, #12
 80131a0:	af00      	add	r7, sp, #0
 80131a2:	4603      	mov	r3, r0
 80131a4:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 80131a6:	4b05      	ldr	r3, [pc, #20]	@ (80131bc <ptr_to_mem+0x20>)
 80131a8:	681a      	ldr	r2, [r3, #0]
 80131aa:	88fb      	ldrh	r3, [r7, #6]
 80131ac:	4413      	add	r3, r2
}
 80131ae:	4618      	mov	r0, r3
 80131b0:	370c      	adds	r7, #12
 80131b2:	46bd      	mov	sp, r7
 80131b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131b8:	4770      	bx	lr
 80131ba:	bf00      	nop
 80131bc:	200246d8 	.word	0x200246d8

080131c0 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 80131c0:	b480      	push	{r7}
 80131c2:	b083      	sub	sp, #12
 80131c4:	af00      	add	r7, sp, #0
 80131c6:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 80131c8:	4b05      	ldr	r3, [pc, #20]	@ (80131e0 <mem_to_ptr+0x20>)
 80131ca:	681b      	ldr	r3, [r3, #0]
 80131cc:	687a      	ldr	r2, [r7, #4]
 80131ce:	1ad3      	subs	r3, r2, r3
 80131d0:	b29b      	uxth	r3, r3
}
 80131d2:	4618      	mov	r0, r3
 80131d4:	370c      	adds	r7, #12
 80131d6:	46bd      	mov	sp, r7
 80131d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131dc:	4770      	bx	lr
 80131de:	bf00      	nop
 80131e0:	200246d8 	.word	0x200246d8

080131e4 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 80131e4:	b590      	push	{r4, r7, lr}
 80131e6:	b085      	sub	sp, #20
 80131e8:	af00      	add	r7, sp, #0
 80131ea:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 80131ec:	4b45      	ldr	r3, [pc, #276]	@ (8013304 <plug_holes+0x120>)
 80131ee:	681b      	ldr	r3, [r3, #0]
 80131f0:	687a      	ldr	r2, [r7, #4]
 80131f2:	429a      	cmp	r2, r3
 80131f4:	d206      	bcs.n	8013204 <plug_holes+0x20>
 80131f6:	4b44      	ldr	r3, [pc, #272]	@ (8013308 <plug_holes+0x124>)
 80131f8:	f240 12df 	movw	r2, #479	@ 0x1df
 80131fc:	4943      	ldr	r1, [pc, #268]	@ (801330c <plug_holes+0x128>)
 80131fe:	4844      	ldr	r0, [pc, #272]	@ (8013310 <plug_holes+0x12c>)
 8013200:	f00b f848 	bl	801e294 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 8013204:	4b43      	ldr	r3, [pc, #268]	@ (8013314 <plug_holes+0x130>)
 8013206:	681b      	ldr	r3, [r3, #0]
 8013208:	687a      	ldr	r2, [r7, #4]
 801320a:	429a      	cmp	r2, r3
 801320c:	d306      	bcc.n	801321c <plug_holes+0x38>
 801320e:	4b3e      	ldr	r3, [pc, #248]	@ (8013308 <plug_holes+0x124>)
 8013210:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8013214:	4940      	ldr	r1, [pc, #256]	@ (8013318 <plug_holes+0x134>)
 8013216:	483e      	ldr	r0, [pc, #248]	@ (8013310 <plug_holes+0x12c>)
 8013218:	f00b f83c 	bl	801e294 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 801321c:	687b      	ldr	r3, [r7, #4]
 801321e:	791b      	ldrb	r3, [r3, #4]
 8013220:	2b00      	cmp	r3, #0
 8013222:	d006      	beq.n	8013232 <plug_holes+0x4e>
 8013224:	4b38      	ldr	r3, [pc, #224]	@ (8013308 <plug_holes+0x124>)
 8013226:	f240 12e1 	movw	r2, #481	@ 0x1e1
 801322a:	493c      	ldr	r1, [pc, #240]	@ (801331c <plug_holes+0x138>)
 801322c:	4838      	ldr	r0, [pc, #224]	@ (8013310 <plug_holes+0x12c>)
 801322e:	f00b f831 	bl	801e294 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 8013232:	687b      	ldr	r3, [r7, #4]
 8013234:	881b      	ldrh	r3, [r3, #0]
 8013236:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 801323a:	d906      	bls.n	801324a <plug_holes+0x66>
 801323c:	4b32      	ldr	r3, [pc, #200]	@ (8013308 <plug_holes+0x124>)
 801323e:	f44f 72f2 	mov.w	r2, #484	@ 0x1e4
 8013242:	4937      	ldr	r1, [pc, #220]	@ (8013320 <plug_holes+0x13c>)
 8013244:	4832      	ldr	r0, [pc, #200]	@ (8013310 <plug_holes+0x12c>)
 8013246:	f00b f825 	bl	801e294 <iprintf>

  nmem = ptr_to_mem(mem->next);
 801324a:	687b      	ldr	r3, [r7, #4]
 801324c:	881b      	ldrh	r3, [r3, #0]
 801324e:	4618      	mov	r0, r3
 8013250:	f7ff ffa4 	bl	801319c <ptr_to_mem>
 8013254:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 8013256:	687a      	ldr	r2, [r7, #4]
 8013258:	68fb      	ldr	r3, [r7, #12]
 801325a:	429a      	cmp	r2, r3
 801325c:	d024      	beq.n	80132a8 <plug_holes+0xc4>
 801325e:	68fb      	ldr	r3, [r7, #12]
 8013260:	791b      	ldrb	r3, [r3, #4]
 8013262:	2b00      	cmp	r3, #0
 8013264:	d120      	bne.n	80132a8 <plug_holes+0xc4>
 8013266:	4b2b      	ldr	r3, [pc, #172]	@ (8013314 <plug_holes+0x130>)
 8013268:	681b      	ldr	r3, [r3, #0]
 801326a:	68fa      	ldr	r2, [r7, #12]
 801326c:	429a      	cmp	r2, r3
 801326e:	d01b      	beq.n	80132a8 <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 8013270:	4b2c      	ldr	r3, [pc, #176]	@ (8013324 <plug_holes+0x140>)
 8013272:	681b      	ldr	r3, [r3, #0]
 8013274:	68fa      	ldr	r2, [r7, #12]
 8013276:	429a      	cmp	r2, r3
 8013278:	d102      	bne.n	8013280 <plug_holes+0x9c>
      lfree = mem;
 801327a:	4a2a      	ldr	r2, [pc, #168]	@ (8013324 <plug_holes+0x140>)
 801327c:	687b      	ldr	r3, [r7, #4]
 801327e:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 8013280:	68fb      	ldr	r3, [r7, #12]
 8013282:	881a      	ldrh	r2, [r3, #0]
 8013284:	687b      	ldr	r3, [r7, #4]
 8013286:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 8013288:	68fb      	ldr	r3, [r7, #12]
 801328a:	881b      	ldrh	r3, [r3, #0]
 801328c:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 8013290:	d00a      	beq.n	80132a8 <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 8013292:	68fb      	ldr	r3, [r7, #12]
 8013294:	881b      	ldrh	r3, [r3, #0]
 8013296:	4618      	mov	r0, r3
 8013298:	f7ff ff80 	bl	801319c <ptr_to_mem>
 801329c:	4604      	mov	r4, r0
 801329e:	6878      	ldr	r0, [r7, #4]
 80132a0:	f7ff ff8e 	bl	80131c0 <mem_to_ptr>
 80132a4:	4603      	mov	r3, r0
 80132a6:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 80132a8:	687b      	ldr	r3, [r7, #4]
 80132aa:	885b      	ldrh	r3, [r3, #2]
 80132ac:	4618      	mov	r0, r3
 80132ae:	f7ff ff75 	bl	801319c <ptr_to_mem>
 80132b2:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 80132b4:	68ba      	ldr	r2, [r7, #8]
 80132b6:	687b      	ldr	r3, [r7, #4]
 80132b8:	429a      	cmp	r2, r3
 80132ba:	d01f      	beq.n	80132fc <plug_holes+0x118>
 80132bc:	68bb      	ldr	r3, [r7, #8]
 80132be:	791b      	ldrb	r3, [r3, #4]
 80132c0:	2b00      	cmp	r3, #0
 80132c2:	d11b      	bne.n	80132fc <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 80132c4:	4b17      	ldr	r3, [pc, #92]	@ (8013324 <plug_holes+0x140>)
 80132c6:	681b      	ldr	r3, [r3, #0]
 80132c8:	687a      	ldr	r2, [r7, #4]
 80132ca:	429a      	cmp	r2, r3
 80132cc:	d102      	bne.n	80132d4 <plug_holes+0xf0>
      lfree = pmem;
 80132ce:	4a15      	ldr	r2, [pc, #84]	@ (8013324 <plug_holes+0x140>)
 80132d0:	68bb      	ldr	r3, [r7, #8]
 80132d2:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 80132d4:	687b      	ldr	r3, [r7, #4]
 80132d6:	881a      	ldrh	r2, [r3, #0]
 80132d8:	68bb      	ldr	r3, [r7, #8]
 80132da:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 80132dc:	687b      	ldr	r3, [r7, #4]
 80132de:	881b      	ldrh	r3, [r3, #0]
 80132e0:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 80132e4:	d00a      	beq.n	80132fc <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 80132e6:	687b      	ldr	r3, [r7, #4]
 80132e8:	881b      	ldrh	r3, [r3, #0]
 80132ea:	4618      	mov	r0, r3
 80132ec:	f7ff ff56 	bl	801319c <ptr_to_mem>
 80132f0:	4604      	mov	r4, r0
 80132f2:	68b8      	ldr	r0, [r7, #8]
 80132f4:	f7ff ff64 	bl	80131c0 <mem_to_ptr>
 80132f8:	4603      	mov	r3, r0
 80132fa:	8063      	strh	r3, [r4, #2]
    }
  }
}
 80132fc:	bf00      	nop
 80132fe:	3714      	adds	r7, #20
 8013300:	46bd      	mov	sp, r7
 8013302:	bd90      	pop	{r4, r7, pc}
 8013304:	200246d8 	.word	0x200246d8
 8013308:	0801f374 	.word	0x0801f374
 801330c:	0801f3a4 	.word	0x0801f3a4
 8013310:	0801f3bc 	.word	0x0801f3bc
 8013314:	200246dc 	.word	0x200246dc
 8013318:	0801f3e4 	.word	0x0801f3e4
 801331c:	0801f400 	.word	0x0801f400
 8013320:	0801f41c 	.word	0x0801f41c
 8013324:	200246e4 	.word	0x200246e4

08013328 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 8013328:	b580      	push	{r7, lr}
 801332a:	b082      	sub	sp, #8
 801332c:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 801332e:	4b1d      	ldr	r3, [pc, #116]	@ (80133a4 <mem_init+0x7c>)
 8013330:	4a1d      	ldr	r2, [pc, #116]	@ (80133a8 <mem_init+0x80>)
 8013332:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 8013334:	4b1b      	ldr	r3, [pc, #108]	@ (80133a4 <mem_init+0x7c>)
 8013336:	681b      	ldr	r3, [r3, #0]
 8013338:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 801333a:	687b      	ldr	r3, [r7, #4]
 801333c:	f44f 5220 	mov.w	r2, #10240	@ 0x2800
 8013340:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 8013342:	687b      	ldr	r3, [r7, #4]
 8013344:	2200      	movs	r2, #0
 8013346:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 8013348:	687b      	ldr	r3, [r7, #4]
 801334a:	2200      	movs	r2, #0
 801334c:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 801334e:	f44f 5020 	mov.w	r0, #10240	@ 0x2800
 8013352:	f7ff ff23 	bl	801319c <ptr_to_mem>
 8013356:	4603      	mov	r3, r0
 8013358:	4a14      	ldr	r2, [pc, #80]	@ (80133ac <mem_init+0x84>)
 801335a:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 801335c:	4b13      	ldr	r3, [pc, #76]	@ (80133ac <mem_init+0x84>)
 801335e:	681b      	ldr	r3, [r3, #0]
 8013360:	2201      	movs	r2, #1
 8013362:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 8013364:	4b11      	ldr	r3, [pc, #68]	@ (80133ac <mem_init+0x84>)
 8013366:	681b      	ldr	r3, [r3, #0]
 8013368:	f44f 5220 	mov.w	r2, #10240	@ 0x2800
 801336c:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 801336e:	4b0f      	ldr	r3, [pc, #60]	@ (80133ac <mem_init+0x84>)
 8013370:	681b      	ldr	r3, [r3, #0]
 8013372:	f44f 5220 	mov.w	r2, #10240	@ 0x2800
 8013376:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 8013378:	4b0a      	ldr	r3, [pc, #40]	@ (80133a4 <mem_init+0x7c>)
 801337a:	681b      	ldr	r3, [r3, #0]
 801337c:	4a0c      	ldr	r2, [pc, #48]	@ (80133b0 <mem_init+0x88>)
 801337e:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 8013380:	480c      	ldr	r0, [pc, #48]	@ (80133b4 <mem_init+0x8c>)
 8013382:	f009 ffdf 	bl	801d344 <sys_mutex_new>
 8013386:	4603      	mov	r3, r0
 8013388:	2b00      	cmp	r3, #0
 801338a:	d006      	beq.n	801339a <mem_init+0x72>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 801338c:	4b0a      	ldr	r3, [pc, #40]	@ (80133b8 <mem_init+0x90>)
 801338e:	f240 221f 	movw	r2, #543	@ 0x21f
 8013392:	490a      	ldr	r1, [pc, #40]	@ (80133bc <mem_init+0x94>)
 8013394:	480a      	ldr	r0, [pc, #40]	@ (80133c0 <mem_init+0x98>)
 8013396:	f00a ff7d 	bl	801e294 <iprintf>
  }
}
 801339a:	bf00      	nop
 801339c:	3708      	adds	r7, #8
 801339e:	46bd      	mov	sp, r7
 80133a0:	bd80      	pop	{r7, pc}
 80133a2:	bf00      	nop
 80133a4:	200246d8 	.word	0x200246d8
 80133a8:	20048000 	.word	0x20048000
 80133ac:	200246dc 	.word	0x200246dc
 80133b0:	200246e4 	.word	0x200246e4
 80133b4:	200246e0 	.word	0x200246e0
 80133b8:	0801f374 	.word	0x0801f374
 80133bc:	0801f448 	.word	0x0801f448
 80133c0:	0801f3bc 	.word	0x0801f3bc

080133c4 <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 80133c4:	b580      	push	{r7, lr}
 80133c6:	b086      	sub	sp, #24
 80133c8:	af00      	add	r7, sp, #0
 80133ca:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 80133cc:	6878      	ldr	r0, [r7, #4]
 80133ce:	f7ff fef7 	bl	80131c0 <mem_to_ptr>
 80133d2:	4603      	mov	r3, r0
 80133d4:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 80133d6:	687b      	ldr	r3, [r7, #4]
 80133d8:	881b      	ldrh	r3, [r3, #0]
 80133da:	4618      	mov	r0, r3
 80133dc:	f7ff fede 	bl	801319c <ptr_to_mem>
 80133e0:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 80133e2:	687b      	ldr	r3, [r7, #4]
 80133e4:	885b      	ldrh	r3, [r3, #2]
 80133e6:	4618      	mov	r0, r3
 80133e8:	f7ff fed8 	bl	801319c <ptr_to_mem>
 80133ec:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 80133ee:	687b      	ldr	r3, [r7, #4]
 80133f0:	881b      	ldrh	r3, [r3, #0]
 80133f2:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 80133f6:	d818      	bhi.n	801342a <mem_link_valid+0x66>
 80133f8:	687b      	ldr	r3, [r7, #4]
 80133fa:	885b      	ldrh	r3, [r3, #2]
 80133fc:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 8013400:	d813      	bhi.n	801342a <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8013402:	687b      	ldr	r3, [r7, #4]
 8013404:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8013406:	8afa      	ldrh	r2, [r7, #22]
 8013408:	429a      	cmp	r2, r3
 801340a:	d004      	beq.n	8013416 <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 801340c:	68fb      	ldr	r3, [r7, #12]
 801340e:	881b      	ldrh	r3, [r3, #0]
 8013410:	8afa      	ldrh	r2, [r7, #22]
 8013412:	429a      	cmp	r2, r3
 8013414:	d109      	bne.n	801342a <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8013416:	4b08      	ldr	r3, [pc, #32]	@ (8013438 <mem_link_valid+0x74>)
 8013418:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 801341a:	693a      	ldr	r2, [r7, #16]
 801341c:	429a      	cmp	r2, r3
 801341e:	d006      	beq.n	801342e <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8013420:	693b      	ldr	r3, [r7, #16]
 8013422:	885b      	ldrh	r3, [r3, #2]
 8013424:	8afa      	ldrh	r2, [r7, #22]
 8013426:	429a      	cmp	r2, r3
 8013428:	d001      	beq.n	801342e <mem_link_valid+0x6a>
    return 0;
 801342a:	2300      	movs	r3, #0
 801342c:	e000      	b.n	8013430 <mem_link_valid+0x6c>
  }
  return 1;
 801342e:	2301      	movs	r3, #1
}
 8013430:	4618      	mov	r0, r3
 8013432:	3718      	adds	r7, #24
 8013434:	46bd      	mov	sp, r7
 8013436:	bd80      	pop	{r7, pc}
 8013438:	200246dc 	.word	0x200246dc

0801343c <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 801343c:	b580      	push	{r7, lr}
 801343e:	b088      	sub	sp, #32
 8013440:	af00      	add	r7, sp, #0
 8013442:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 8013444:	687b      	ldr	r3, [r7, #4]
 8013446:	2b00      	cmp	r3, #0
 8013448:	d070      	beq.n	801352c <mem_free+0xf0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 801344a:	687b      	ldr	r3, [r7, #4]
 801344c:	f003 0303 	and.w	r3, r3, #3
 8013450:	2b00      	cmp	r3, #0
 8013452:	d00d      	beq.n	8013470 <mem_free+0x34>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 8013454:	4b37      	ldr	r3, [pc, #220]	@ (8013534 <mem_free+0xf8>)
 8013456:	f240 2273 	movw	r2, #627	@ 0x273
 801345a:	4937      	ldr	r1, [pc, #220]	@ (8013538 <mem_free+0xfc>)
 801345c:	4837      	ldr	r0, [pc, #220]	@ (801353c <mem_free+0x100>)
 801345e:	f00a ff19 	bl	801e294 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8013462:	f009 ffc1 	bl	801d3e8 <sys_arch_protect>
 8013466:	60f8      	str	r0, [r7, #12]
 8013468:	68f8      	ldr	r0, [r7, #12]
 801346a:	f009 ffcb 	bl	801d404 <sys_arch_unprotect>
    return;
 801346e:	e05e      	b.n	801352e <mem_free+0xf2>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8013470:	687b      	ldr	r3, [r7, #4]
 8013472:	3b08      	subs	r3, #8
 8013474:	61fb      	str	r3, [r7, #28]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 8013476:	4b32      	ldr	r3, [pc, #200]	@ (8013540 <mem_free+0x104>)
 8013478:	681b      	ldr	r3, [r3, #0]
 801347a:	69fa      	ldr	r2, [r7, #28]
 801347c:	429a      	cmp	r2, r3
 801347e:	d306      	bcc.n	801348e <mem_free+0x52>
 8013480:	687b      	ldr	r3, [r7, #4]
 8013482:	f103 020c 	add.w	r2, r3, #12
 8013486:	4b2f      	ldr	r3, [pc, #188]	@ (8013544 <mem_free+0x108>)
 8013488:	681b      	ldr	r3, [r3, #0]
 801348a:	429a      	cmp	r2, r3
 801348c:	d90d      	bls.n	80134aa <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 801348e:	4b29      	ldr	r3, [pc, #164]	@ (8013534 <mem_free+0xf8>)
 8013490:	f240 227f 	movw	r2, #639	@ 0x27f
 8013494:	492c      	ldr	r1, [pc, #176]	@ (8013548 <mem_free+0x10c>)
 8013496:	4829      	ldr	r0, [pc, #164]	@ (801353c <mem_free+0x100>)
 8013498:	f00a fefc 	bl	801e294 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 801349c:	f009 ffa4 	bl	801d3e8 <sys_arch_protect>
 80134a0:	6138      	str	r0, [r7, #16]
 80134a2:	6938      	ldr	r0, [r7, #16]
 80134a4:	f009 ffae 	bl	801d404 <sys_arch_unprotect>
    return;
 80134a8:	e041      	b.n	801352e <mem_free+0xf2>
  }
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 80134aa:	4828      	ldr	r0, [pc, #160]	@ (801354c <mem_free+0x110>)
 80134ac:	f009 ff60 	bl	801d370 <sys_mutex_lock>
  /* mem has to be in a used state */
  if (!mem->used) {
 80134b0:	69fb      	ldr	r3, [r7, #28]
 80134b2:	791b      	ldrb	r3, [r3, #4]
 80134b4:	2b00      	cmp	r3, #0
 80134b6:	d110      	bne.n	80134da <mem_free+0x9e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 80134b8:	4b1e      	ldr	r3, [pc, #120]	@ (8013534 <mem_free+0xf8>)
 80134ba:	f44f 7223 	mov.w	r2, #652	@ 0x28c
 80134be:	4924      	ldr	r1, [pc, #144]	@ (8013550 <mem_free+0x114>)
 80134c0:	481e      	ldr	r0, [pc, #120]	@ (801353c <mem_free+0x100>)
 80134c2:	f00a fee7 	bl	801e294 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 80134c6:	4821      	ldr	r0, [pc, #132]	@ (801354c <mem_free+0x110>)
 80134c8:	f009 ff61 	bl	801d38e <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 80134cc:	f009 ff8c 	bl	801d3e8 <sys_arch_protect>
 80134d0:	6178      	str	r0, [r7, #20]
 80134d2:	6978      	ldr	r0, [r7, #20]
 80134d4:	f009 ff96 	bl	801d404 <sys_arch_unprotect>
    return;
 80134d8:	e029      	b.n	801352e <mem_free+0xf2>
  }

  if (!mem_link_valid(mem)) {
 80134da:	69f8      	ldr	r0, [r7, #28]
 80134dc:	f7ff ff72 	bl	80133c4 <mem_link_valid>
 80134e0:	4603      	mov	r3, r0
 80134e2:	2b00      	cmp	r3, #0
 80134e4:	d110      	bne.n	8013508 <mem_free+0xcc>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 80134e6:	4b13      	ldr	r3, [pc, #76]	@ (8013534 <mem_free+0xf8>)
 80134e8:	f240 2295 	movw	r2, #661	@ 0x295
 80134ec:	4919      	ldr	r1, [pc, #100]	@ (8013554 <mem_free+0x118>)
 80134ee:	4813      	ldr	r0, [pc, #76]	@ (801353c <mem_free+0x100>)
 80134f0:	f00a fed0 	bl	801e294 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 80134f4:	4815      	ldr	r0, [pc, #84]	@ (801354c <mem_free+0x110>)
 80134f6:	f009 ff4a 	bl	801d38e <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 80134fa:	f009 ff75 	bl	801d3e8 <sys_arch_protect>
 80134fe:	61b8      	str	r0, [r7, #24]
 8013500:	69b8      	ldr	r0, [r7, #24]
 8013502:	f009 ff7f 	bl	801d404 <sys_arch_unprotect>
    return;
 8013506:	e012      	b.n	801352e <mem_free+0xf2>
  }

  /* mem is now unused. */
  mem->used = 0;
 8013508:	69fb      	ldr	r3, [r7, #28]
 801350a:	2200      	movs	r2, #0
 801350c:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 801350e:	4b12      	ldr	r3, [pc, #72]	@ (8013558 <mem_free+0x11c>)
 8013510:	681b      	ldr	r3, [r3, #0]
 8013512:	69fa      	ldr	r2, [r7, #28]
 8013514:	429a      	cmp	r2, r3
 8013516:	d202      	bcs.n	801351e <mem_free+0xe2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 8013518:	4a0f      	ldr	r2, [pc, #60]	@ (8013558 <mem_free+0x11c>)
 801351a:	69fb      	ldr	r3, [r7, #28]
 801351c:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 801351e:	69f8      	ldr	r0, [r7, #28]
 8013520:	f7ff fe60 	bl	80131e4 <plug_holes>
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 8013524:	4809      	ldr	r0, [pc, #36]	@ (801354c <mem_free+0x110>)
 8013526:	f009 ff32 	bl	801d38e <sys_mutex_unlock>
 801352a:	e000      	b.n	801352e <mem_free+0xf2>
    return;
 801352c:	bf00      	nop
}
 801352e:	3720      	adds	r7, #32
 8013530:	46bd      	mov	sp, r7
 8013532:	bd80      	pop	{r7, pc}
 8013534:	0801f374 	.word	0x0801f374
 8013538:	0801f464 	.word	0x0801f464
 801353c:	0801f3bc 	.word	0x0801f3bc
 8013540:	200246d8 	.word	0x200246d8
 8013544:	200246dc 	.word	0x200246dc
 8013548:	0801f488 	.word	0x0801f488
 801354c:	200246e0 	.word	0x200246e0
 8013550:	0801f4a4 	.word	0x0801f4a4
 8013554:	0801f4cc 	.word	0x0801f4cc
 8013558:	200246e4 	.word	0x200246e4

0801355c <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 801355c:	b580      	push	{r7, lr}
 801355e:	b088      	sub	sp, #32
 8013560:	af00      	add	r7, sp, #0
 8013562:	6078      	str	r0, [r7, #4]
 8013564:	460b      	mov	r3, r1
 8013566:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 8013568:	887b      	ldrh	r3, [r7, #2]
 801356a:	3303      	adds	r3, #3
 801356c:	b29b      	uxth	r3, r3
 801356e:	f023 0303 	bic.w	r3, r3, #3
 8013572:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 8013574:	8bfb      	ldrh	r3, [r7, #30]
 8013576:	2b0b      	cmp	r3, #11
 8013578:	d801      	bhi.n	801357e <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 801357a:	230c      	movs	r3, #12
 801357c:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 801357e:	8bfb      	ldrh	r3, [r7, #30]
 8013580:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 8013584:	d803      	bhi.n	801358e <mem_trim+0x32>
 8013586:	8bfa      	ldrh	r2, [r7, #30]
 8013588:	887b      	ldrh	r3, [r7, #2]
 801358a:	429a      	cmp	r2, r3
 801358c:	d201      	bcs.n	8013592 <mem_trim+0x36>
    return NULL;
 801358e:	2300      	movs	r3, #0
 8013590:	e0d8      	b.n	8013744 <mem_trim+0x1e8>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 8013592:	4b6e      	ldr	r3, [pc, #440]	@ (801374c <mem_trim+0x1f0>)
 8013594:	681b      	ldr	r3, [r3, #0]
 8013596:	687a      	ldr	r2, [r7, #4]
 8013598:	429a      	cmp	r2, r3
 801359a:	d304      	bcc.n	80135a6 <mem_trim+0x4a>
 801359c:	4b6c      	ldr	r3, [pc, #432]	@ (8013750 <mem_trim+0x1f4>)
 801359e:	681b      	ldr	r3, [r3, #0]
 80135a0:	687a      	ldr	r2, [r7, #4]
 80135a2:	429a      	cmp	r2, r3
 80135a4:	d306      	bcc.n	80135b4 <mem_trim+0x58>
 80135a6:	4b6b      	ldr	r3, [pc, #428]	@ (8013754 <mem_trim+0x1f8>)
 80135a8:	f240 22d1 	movw	r2, #721	@ 0x2d1
 80135ac:	496a      	ldr	r1, [pc, #424]	@ (8013758 <mem_trim+0x1fc>)
 80135ae:	486b      	ldr	r0, [pc, #428]	@ (801375c <mem_trim+0x200>)
 80135b0:	f00a fe70 	bl	801e294 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 80135b4:	4b65      	ldr	r3, [pc, #404]	@ (801374c <mem_trim+0x1f0>)
 80135b6:	681b      	ldr	r3, [r3, #0]
 80135b8:	687a      	ldr	r2, [r7, #4]
 80135ba:	429a      	cmp	r2, r3
 80135bc:	d304      	bcc.n	80135c8 <mem_trim+0x6c>
 80135be:	4b64      	ldr	r3, [pc, #400]	@ (8013750 <mem_trim+0x1f4>)
 80135c0:	681b      	ldr	r3, [r3, #0]
 80135c2:	687a      	ldr	r2, [r7, #4]
 80135c4:	429a      	cmp	r2, r3
 80135c6:	d307      	bcc.n	80135d8 <mem_trim+0x7c>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 80135c8:	f009 ff0e 	bl	801d3e8 <sys_arch_protect>
 80135cc:	60b8      	str	r0, [r7, #8]
 80135ce:	68b8      	ldr	r0, [r7, #8]
 80135d0:	f009 ff18 	bl	801d404 <sys_arch_unprotect>
    return rmem;
 80135d4:	687b      	ldr	r3, [r7, #4]
 80135d6:	e0b5      	b.n	8013744 <mem_trim+0x1e8>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 80135d8:	687b      	ldr	r3, [r7, #4]
 80135da:	3b08      	subs	r3, #8
 80135dc:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 80135de:	69b8      	ldr	r0, [r7, #24]
 80135e0:	f7ff fdee 	bl	80131c0 <mem_to_ptr>
 80135e4:	4603      	mov	r3, r0
 80135e6:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 80135e8:	69bb      	ldr	r3, [r7, #24]
 80135ea:	881a      	ldrh	r2, [r3, #0]
 80135ec:	8afb      	ldrh	r3, [r7, #22]
 80135ee:	1ad3      	subs	r3, r2, r3
 80135f0:	b29b      	uxth	r3, r3
 80135f2:	3b08      	subs	r3, #8
 80135f4:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 80135f6:	8bfa      	ldrh	r2, [r7, #30]
 80135f8:	8abb      	ldrh	r3, [r7, #20]
 80135fa:	429a      	cmp	r2, r3
 80135fc:	d906      	bls.n	801360c <mem_trim+0xb0>
 80135fe:	4b55      	ldr	r3, [pc, #340]	@ (8013754 <mem_trim+0x1f8>)
 8013600:	f44f 7239 	mov.w	r2, #740	@ 0x2e4
 8013604:	4956      	ldr	r1, [pc, #344]	@ (8013760 <mem_trim+0x204>)
 8013606:	4855      	ldr	r0, [pc, #340]	@ (801375c <mem_trim+0x200>)
 8013608:	f00a fe44 	bl	801e294 <iprintf>
  if (newsize > size) {
 801360c:	8bfa      	ldrh	r2, [r7, #30]
 801360e:	8abb      	ldrh	r3, [r7, #20]
 8013610:	429a      	cmp	r2, r3
 8013612:	d901      	bls.n	8013618 <mem_trim+0xbc>
    /* not supported */
    return NULL;
 8013614:	2300      	movs	r3, #0
 8013616:	e095      	b.n	8013744 <mem_trim+0x1e8>
  }
  if (newsize == size) {
 8013618:	8bfa      	ldrh	r2, [r7, #30]
 801361a:	8abb      	ldrh	r3, [r7, #20]
 801361c:	429a      	cmp	r2, r3
 801361e:	d101      	bne.n	8013624 <mem_trim+0xc8>
    /* No change in size, simply return */
    return rmem;
 8013620:	687b      	ldr	r3, [r7, #4]
 8013622:	e08f      	b.n	8013744 <mem_trim+0x1e8>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 8013624:	484f      	ldr	r0, [pc, #316]	@ (8013764 <mem_trim+0x208>)
 8013626:	f009 fea3 	bl	801d370 <sys_mutex_lock>

  mem2 = ptr_to_mem(mem->next);
 801362a:	69bb      	ldr	r3, [r7, #24]
 801362c:	881b      	ldrh	r3, [r3, #0]
 801362e:	4618      	mov	r0, r3
 8013630:	f7ff fdb4 	bl	801319c <ptr_to_mem>
 8013634:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 8013636:	693b      	ldr	r3, [r7, #16]
 8013638:	791b      	ldrb	r3, [r3, #4]
 801363a:	2b00      	cmp	r3, #0
 801363c:	d13f      	bne.n	80136be <mem_trim+0x162>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 801363e:	69bb      	ldr	r3, [r7, #24]
 8013640:	881b      	ldrh	r3, [r3, #0]
 8013642:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 8013646:	d106      	bne.n	8013656 <mem_trim+0xfa>
 8013648:	4b42      	ldr	r3, [pc, #264]	@ (8013754 <mem_trim+0x1f8>)
 801364a:	f240 22f5 	movw	r2, #757	@ 0x2f5
 801364e:	4946      	ldr	r1, [pc, #280]	@ (8013768 <mem_trim+0x20c>)
 8013650:	4842      	ldr	r0, [pc, #264]	@ (801375c <mem_trim+0x200>)
 8013652:	f00a fe1f 	bl	801e294 <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 8013656:	693b      	ldr	r3, [r7, #16]
 8013658:	881b      	ldrh	r3, [r3, #0]
 801365a:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 801365c:	8afa      	ldrh	r2, [r7, #22]
 801365e:	8bfb      	ldrh	r3, [r7, #30]
 8013660:	4413      	add	r3, r2
 8013662:	b29b      	uxth	r3, r3
 8013664:	3308      	adds	r3, #8
 8013666:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 8013668:	4b40      	ldr	r3, [pc, #256]	@ (801376c <mem_trim+0x210>)
 801366a:	681b      	ldr	r3, [r3, #0]
 801366c:	693a      	ldr	r2, [r7, #16]
 801366e:	429a      	cmp	r2, r3
 8013670:	d106      	bne.n	8013680 <mem_trim+0x124>
      lfree = ptr_to_mem(ptr2);
 8013672:	89fb      	ldrh	r3, [r7, #14]
 8013674:	4618      	mov	r0, r3
 8013676:	f7ff fd91 	bl	801319c <ptr_to_mem>
 801367a:	4603      	mov	r3, r0
 801367c:	4a3b      	ldr	r2, [pc, #236]	@ (801376c <mem_trim+0x210>)
 801367e:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 8013680:	89fb      	ldrh	r3, [r7, #14]
 8013682:	4618      	mov	r0, r3
 8013684:	f7ff fd8a 	bl	801319c <ptr_to_mem>
 8013688:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 801368a:	693b      	ldr	r3, [r7, #16]
 801368c:	2200      	movs	r2, #0
 801368e:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 8013690:	693b      	ldr	r3, [r7, #16]
 8013692:	89ba      	ldrh	r2, [r7, #12]
 8013694:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 8013696:	693b      	ldr	r3, [r7, #16]
 8013698:	8afa      	ldrh	r2, [r7, #22]
 801369a:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 801369c:	69bb      	ldr	r3, [r7, #24]
 801369e:	89fa      	ldrh	r2, [r7, #14]
 80136a0:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 80136a2:	693b      	ldr	r3, [r7, #16]
 80136a4:	881b      	ldrh	r3, [r3, #0]
 80136a6:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 80136aa:	d047      	beq.n	801373c <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 80136ac:	693b      	ldr	r3, [r7, #16]
 80136ae:	881b      	ldrh	r3, [r3, #0]
 80136b0:	4618      	mov	r0, r3
 80136b2:	f7ff fd73 	bl	801319c <ptr_to_mem>
 80136b6:	4602      	mov	r2, r0
 80136b8:	89fb      	ldrh	r3, [r7, #14]
 80136ba:	8053      	strh	r3, [r2, #2]
 80136bc:	e03e      	b.n	801373c <mem_trim+0x1e0>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 80136be:	8bfb      	ldrh	r3, [r7, #30]
 80136c0:	f103 0214 	add.w	r2, r3, #20
 80136c4:	8abb      	ldrh	r3, [r7, #20]
 80136c6:	429a      	cmp	r2, r3
 80136c8:	d838      	bhi.n	801373c <mem_trim+0x1e0>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 80136ca:	8afa      	ldrh	r2, [r7, #22]
 80136cc:	8bfb      	ldrh	r3, [r7, #30]
 80136ce:	4413      	add	r3, r2
 80136d0:	b29b      	uxth	r3, r3
 80136d2:	3308      	adds	r3, #8
 80136d4:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 80136d6:	69bb      	ldr	r3, [r7, #24]
 80136d8:	881b      	ldrh	r3, [r3, #0]
 80136da:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 80136de:	d106      	bne.n	80136ee <mem_trim+0x192>
 80136e0:	4b1c      	ldr	r3, [pc, #112]	@ (8013754 <mem_trim+0x1f8>)
 80136e2:	f240 3216 	movw	r2, #790	@ 0x316
 80136e6:	4920      	ldr	r1, [pc, #128]	@ (8013768 <mem_trim+0x20c>)
 80136e8:	481c      	ldr	r0, [pc, #112]	@ (801375c <mem_trim+0x200>)
 80136ea:	f00a fdd3 	bl	801e294 <iprintf>
    mem2 = ptr_to_mem(ptr2);
 80136ee:	89fb      	ldrh	r3, [r7, #14]
 80136f0:	4618      	mov	r0, r3
 80136f2:	f7ff fd53 	bl	801319c <ptr_to_mem>
 80136f6:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 80136f8:	4b1c      	ldr	r3, [pc, #112]	@ (801376c <mem_trim+0x210>)
 80136fa:	681b      	ldr	r3, [r3, #0]
 80136fc:	693a      	ldr	r2, [r7, #16]
 80136fe:	429a      	cmp	r2, r3
 8013700:	d202      	bcs.n	8013708 <mem_trim+0x1ac>
      lfree = mem2;
 8013702:	4a1a      	ldr	r2, [pc, #104]	@ (801376c <mem_trim+0x210>)
 8013704:	693b      	ldr	r3, [r7, #16]
 8013706:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 8013708:	693b      	ldr	r3, [r7, #16]
 801370a:	2200      	movs	r2, #0
 801370c:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 801370e:	69bb      	ldr	r3, [r7, #24]
 8013710:	881a      	ldrh	r2, [r3, #0]
 8013712:	693b      	ldr	r3, [r7, #16]
 8013714:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 8013716:	693b      	ldr	r3, [r7, #16]
 8013718:	8afa      	ldrh	r2, [r7, #22]
 801371a:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 801371c:	69bb      	ldr	r3, [r7, #24]
 801371e:	89fa      	ldrh	r2, [r7, #14]
 8013720:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8013722:	693b      	ldr	r3, [r7, #16]
 8013724:	881b      	ldrh	r3, [r3, #0]
 8013726:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 801372a:	d007      	beq.n	801373c <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 801372c:	693b      	ldr	r3, [r7, #16]
 801372e:	881b      	ldrh	r3, [r3, #0]
 8013730:	4618      	mov	r0, r3
 8013732:	f7ff fd33 	bl	801319c <ptr_to_mem>
 8013736:	4602      	mov	r2, r0
 8013738:	89fb      	ldrh	r3, [r7, #14]
 801373a:	8053      	strh	r3, [r2, #2]
#endif
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 801373c:	4809      	ldr	r0, [pc, #36]	@ (8013764 <mem_trim+0x208>)
 801373e:	f009 fe26 	bl	801d38e <sys_mutex_unlock>
  return rmem;
 8013742:	687b      	ldr	r3, [r7, #4]
}
 8013744:	4618      	mov	r0, r3
 8013746:	3720      	adds	r7, #32
 8013748:	46bd      	mov	sp, r7
 801374a:	bd80      	pop	{r7, pc}
 801374c:	200246d8 	.word	0x200246d8
 8013750:	200246dc 	.word	0x200246dc
 8013754:	0801f374 	.word	0x0801f374
 8013758:	0801f500 	.word	0x0801f500
 801375c:	0801f3bc 	.word	0x0801f3bc
 8013760:	0801f518 	.word	0x0801f518
 8013764:	200246e0 	.word	0x200246e0
 8013768:	0801f538 	.word	0x0801f538
 801376c:	200246e4 	.word	0x200246e4

08013770 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 8013770:	b580      	push	{r7, lr}
 8013772:	b088      	sub	sp, #32
 8013774:	af00      	add	r7, sp, #0
 8013776:	4603      	mov	r3, r0
 8013778:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 801377a:	88fb      	ldrh	r3, [r7, #6]
 801377c:	2b00      	cmp	r3, #0
 801377e:	d101      	bne.n	8013784 <mem_malloc+0x14>
    return NULL;
 8013780:	2300      	movs	r3, #0
 8013782:	e0e2      	b.n	801394a <mem_malloc+0x1da>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 8013784:	88fb      	ldrh	r3, [r7, #6]
 8013786:	3303      	adds	r3, #3
 8013788:	b29b      	uxth	r3, r3
 801378a:	f023 0303 	bic.w	r3, r3, #3
 801378e:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 8013790:	8bbb      	ldrh	r3, [r7, #28]
 8013792:	2b0b      	cmp	r3, #11
 8013794:	d801      	bhi.n	801379a <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 8013796:	230c      	movs	r3, #12
 8013798:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 801379a:	8bbb      	ldrh	r3, [r7, #28]
 801379c:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 80137a0:	d803      	bhi.n	80137aa <mem_malloc+0x3a>
 80137a2:	8bba      	ldrh	r2, [r7, #28]
 80137a4:	88fb      	ldrh	r3, [r7, #6]
 80137a6:	429a      	cmp	r2, r3
 80137a8:	d201      	bcs.n	80137ae <mem_malloc+0x3e>
    return NULL;
 80137aa:	2300      	movs	r3, #0
 80137ac:	e0cd      	b.n	801394a <mem_malloc+0x1da>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 80137ae:	4869      	ldr	r0, [pc, #420]	@ (8013954 <mem_malloc+0x1e4>)
 80137b0:	f009 fdde 	bl	801d370 <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 80137b4:	4b68      	ldr	r3, [pc, #416]	@ (8013958 <mem_malloc+0x1e8>)
 80137b6:	681b      	ldr	r3, [r3, #0]
 80137b8:	4618      	mov	r0, r3
 80137ba:	f7ff fd01 	bl	80131c0 <mem_to_ptr>
 80137be:	4603      	mov	r3, r0
 80137c0:	83fb      	strh	r3, [r7, #30]
 80137c2:	e0b7      	b.n	8013934 <mem_malloc+0x1c4>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 80137c4:	8bfb      	ldrh	r3, [r7, #30]
 80137c6:	4618      	mov	r0, r3
 80137c8:	f7ff fce8 	bl	801319c <ptr_to_mem>
 80137cc:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 80137ce:	697b      	ldr	r3, [r7, #20]
 80137d0:	791b      	ldrb	r3, [r3, #4]
 80137d2:	2b00      	cmp	r3, #0
 80137d4:	f040 80a7 	bne.w	8013926 <mem_malloc+0x1b6>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 80137d8:	697b      	ldr	r3, [r7, #20]
 80137da:	881b      	ldrh	r3, [r3, #0]
 80137dc:	461a      	mov	r2, r3
 80137de:	8bfb      	ldrh	r3, [r7, #30]
 80137e0:	1ad3      	subs	r3, r2, r3
 80137e2:	f1a3 0208 	sub.w	r2, r3, #8
 80137e6:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 80137e8:	429a      	cmp	r2, r3
 80137ea:	f0c0 809c 	bcc.w	8013926 <mem_malloc+0x1b6>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 80137ee:	697b      	ldr	r3, [r7, #20]
 80137f0:	881b      	ldrh	r3, [r3, #0]
 80137f2:	461a      	mov	r2, r3
 80137f4:	8bfb      	ldrh	r3, [r7, #30]
 80137f6:	1ad3      	subs	r3, r2, r3
 80137f8:	f1a3 0208 	sub.w	r2, r3, #8
 80137fc:	8bbb      	ldrh	r3, [r7, #28]
 80137fe:	3314      	adds	r3, #20
 8013800:	429a      	cmp	r2, r3
 8013802:	d333      	bcc.n	801386c <mem_malloc+0xfc>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 8013804:	8bfa      	ldrh	r2, [r7, #30]
 8013806:	8bbb      	ldrh	r3, [r7, #28]
 8013808:	4413      	add	r3, r2
 801380a:	b29b      	uxth	r3, r3
 801380c:	3308      	adds	r3, #8
 801380e:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 8013810:	8a7b      	ldrh	r3, [r7, #18]
 8013812:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 8013816:	d106      	bne.n	8013826 <mem_malloc+0xb6>
 8013818:	4b50      	ldr	r3, [pc, #320]	@ (801395c <mem_malloc+0x1ec>)
 801381a:	f240 3287 	movw	r2, #903	@ 0x387
 801381e:	4950      	ldr	r1, [pc, #320]	@ (8013960 <mem_malloc+0x1f0>)
 8013820:	4850      	ldr	r0, [pc, #320]	@ (8013964 <mem_malloc+0x1f4>)
 8013822:	f00a fd37 	bl	801e294 <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 8013826:	8a7b      	ldrh	r3, [r7, #18]
 8013828:	4618      	mov	r0, r3
 801382a:	f7ff fcb7 	bl	801319c <ptr_to_mem>
 801382e:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 8013830:	68fb      	ldr	r3, [r7, #12]
 8013832:	2200      	movs	r2, #0
 8013834:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 8013836:	697b      	ldr	r3, [r7, #20]
 8013838:	881a      	ldrh	r2, [r3, #0]
 801383a:	68fb      	ldr	r3, [r7, #12]
 801383c:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 801383e:	68fb      	ldr	r3, [r7, #12]
 8013840:	8bfa      	ldrh	r2, [r7, #30]
 8013842:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 8013844:	697b      	ldr	r3, [r7, #20]
 8013846:	8a7a      	ldrh	r2, [r7, #18]
 8013848:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 801384a:	697b      	ldr	r3, [r7, #20]
 801384c:	2201      	movs	r2, #1
 801384e:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 8013850:	68fb      	ldr	r3, [r7, #12]
 8013852:	881b      	ldrh	r3, [r3, #0]
 8013854:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 8013858:	d00b      	beq.n	8013872 <mem_malloc+0x102>
            ptr_to_mem(mem2->next)->prev = ptr2;
 801385a:	68fb      	ldr	r3, [r7, #12]
 801385c:	881b      	ldrh	r3, [r3, #0]
 801385e:	4618      	mov	r0, r3
 8013860:	f7ff fc9c 	bl	801319c <ptr_to_mem>
 8013864:	4602      	mov	r2, r0
 8013866:	8a7b      	ldrh	r3, [r7, #18]
 8013868:	8053      	strh	r3, [r2, #2]
 801386a:	e002      	b.n	8013872 <mem_malloc+0x102>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 801386c:	697b      	ldr	r3, [r7, #20]
 801386e:	2201      	movs	r2, #1
 8013870:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 8013872:	4b39      	ldr	r3, [pc, #228]	@ (8013958 <mem_malloc+0x1e8>)
 8013874:	681b      	ldr	r3, [r3, #0]
 8013876:	697a      	ldr	r2, [r7, #20]
 8013878:	429a      	cmp	r2, r3
 801387a:	d127      	bne.n	80138cc <mem_malloc+0x15c>
          struct mem *cur = lfree;
 801387c:	4b36      	ldr	r3, [pc, #216]	@ (8013958 <mem_malloc+0x1e8>)
 801387e:	681b      	ldr	r3, [r3, #0]
 8013880:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 8013882:	e005      	b.n	8013890 <mem_malloc+0x120>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 8013884:	69bb      	ldr	r3, [r7, #24]
 8013886:	881b      	ldrh	r3, [r3, #0]
 8013888:	4618      	mov	r0, r3
 801388a:	f7ff fc87 	bl	801319c <ptr_to_mem>
 801388e:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 8013890:	69bb      	ldr	r3, [r7, #24]
 8013892:	791b      	ldrb	r3, [r3, #4]
 8013894:	2b00      	cmp	r3, #0
 8013896:	d004      	beq.n	80138a2 <mem_malloc+0x132>
 8013898:	4b33      	ldr	r3, [pc, #204]	@ (8013968 <mem_malloc+0x1f8>)
 801389a:	681b      	ldr	r3, [r3, #0]
 801389c:	69ba      	ldr	r2, [r7, #24]
 801389e:	429a      	cmp	r2, r3
 80138a0:	d1f0      	bne.n	8013884 <mem_malloc+0x114>
          }
          lfree = cur;
 80138a2:	4a2d      	ldr	r2, [pc, #180]	@ (8013958 <mem_malloc+0x1e8>)
 80138a4:	69bb      	ldr	r3, [r7, #24]
 80138a6:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 80138a8:	4b2b      	ldr	r3, [pc, #172]	@ (8013958 <mem_malloc+0x1e8>)
 80138aa:	681a      	ldr	r2, [r3, #0]
 80138ac:	4b2e      	ldr	r3, [pc, #184]	@ (8013968 <mem_malloc+0x1f8>)
 80138ae:	681b      	ldr	r3, [r3, #0]
 80138b0:	429a      	cmp	r2, r3
 80138b2:	d00b      	beq.n	80138cc <mem_malloc+0x15c>
 80138b4:	4b28      	ldr	r3, [pc, #160]	@ (8013958 <mem_malloc+0x1e8>)
 80138b6:	681b      	ldr	r3, [r3, #0]
 80138b8:	791b      	ldrb	r3, [r3, #4]
 80138ba:	2b00      	cmp	r3, #0
 80138bc:	d006      	beq.n	80138cc <mem_malloc+0x15c>
 80138be:	4b27      	ldr	r3, [pc, #156]	@ (801395c <mem_malloc+0x1ec>)
 80138c0:	f240 32b5 	movw	r2, #949	@ 0x3b5
 80138c4:	4929      	ldr	r1, [pc, #164]	@ (801396c <mem_malloc+0x1fc>)
 80138c6:	4827      	ldr	r0, [pc, #156]	@ (8013964 <mem_malloc+0x1f4>)
 80138c8:	f00a fce4 	bl	801e294 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 80138cc:	4821      	ldr	r0, [pc, #132]	@ (8013954 <mem_malloc+0x1e4>)
 80138ce:	f009 fd5e 	bl	801d38e <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 80138d2:	8bba      	ldrh	r2, [r7, #28]
 80138d4:	697b      	ldr	r3, [r7, #20]
 80138d6:	4413      	add	r3, r2
 80138d8:	3308      	adds	r3, #8
 80138da:	4a23      	ldr	r2, [pc, #140]	@ (8013968 <mem_malloc+0x1f8>)
 80138dc:	6812      	ldr	r2, [r2, #0]
 80138de:	4293      	cmp	r3, r2
 80138e0:	d906      	bls.n	80138f0 <mem_malloc+0x180>
 80138e2:	4b1e      	ldr	r3, [pc, #120]	@ (801395c <mem_malloc+0x1ec>)
 80138e4:	f240 32b9 	movw	r2, #953	@ 0x3b9
 80138e8:	4921      	ldr	r1, [pc, #132]	@ (8013970 <mem_malloc+0x200>)
 80138ea:	481e      	ldr	r0, [pc, #120]	@ (8013964 <mem_malloc+0x1f4>)
 80138ec:	f00a fcd2 	bl	801e294 <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 80138f0:	697b      	ldr	r3, [r7, #20]
 80138f2:	f003 0303 	and.w	r3, r3, #3
 80138f6:	2b00      	cmp	r3, #0
 80138f8:	d006      	beq.n	8013908 <mem_malloc+0x198>
 80138fa:	4b18      	ldr	r3, [pc, #96]	@ (801395c <mem_malloc+0x1ec>)
 80138fc:	f240 32bb 	movw	r2, #955	@ 0x3bb
 8013900:	491c      	ldr	r1, [pc, #112]	@ (8013974 <mem_malloc+0x204>)
 8013902:	4818      	ldr	r0, [pc, #96]	@ (8013964 <mem_malloc+0x1f4>)
 8013904:	f00a fcc6 	bl	801e294 <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 8013908:	697b      	ldr	r3, [r7, #20]
 801390a:	f003 0303 	and.w	r3, r3, #3
 801390e:	2b00      	cmp	r3, #0
 8013910:	d006      	beq.n	8013920 <mem_malloc+0x1b0>
 8013912:	4b12      	ldr	r3, [pc, #72]	@ (801395c <mem_malloc+0x1ec>)
 8013914:	f240 32bd 	movw	r2, #957	@ 0x3bd
 8013918:	4917      	ldr	r1, [pc, #92]	@ (8013978 <mem_malloc+0x208>)
 801391a:	4812      	ldr	r0, [pc, #72]	@ (8013964 <mem_malloc+0x1f4>)
 801391c:	f00a fcba 	bl	801e294 <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 8013920:	697b      	ldr	r3, [r7, #20]
 8013922:	3308      	adds	r3, #8
 8013924:	e011      	b.n	801394a <mem_malloc+0x1da>
         ptr = ptr_to_mem(ptr)->next) {
 8013926:	8bfb      	ldrh	r3, [r7, #30]
 8013928:	4618      	mov	r0, r3
 801392a:	f7ff fc37 	bl	801319c <ptr_to_mem>
 801392e:	4603      	mov	r3, r0
 8013930:	881b      	ldrh	r3, [r3, #0]
 8013932:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8013934:	8bfa      	ldrh	r2, [r7, #30]
 8013936:	8bbb      	ldrh	r3, [r7, #28]
 8013938:	f5c3 5320 	rsb	r3, r3, #10240	@ 0x2800
 801393c:	429a      	cmp	r2, r3
 801393e:	f4ff af41 	bcc.w	80137c4 <mem_malloc+0x54>
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 8013942:	4804      	ldr	r0, [pc, #16]	@ (8013954 <mem_malloc+0x1e4>)
 8013944:	f009 fd23 	bl	801d38e <sys_mutex_unlock>
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 8013948:	2300      	movs	r3, #0
}
 801394a:	4618      	mov	r0, r3
 801394c:	3720      	adds	r7, #32
 801394e:	46bd      	mov	sp, r7
 8013950:	bd80      	pop	{r7, pc}
 8013952:	bf00      	nop
 8013954:	200246e0 	.word	0x200246e0
 8013958:	200246e4 	.word	0x200246e4
 801395c:	0801f374 	.word	0x0801f374
 8013960:	0801f538 	.word	0x0801f538
 8013964:	0801f3bc 	.word	0x0801f3bc
 8013968:	200246dc 	.word	0x200246dc
 801396c:	0801f54c 	.word	0x0801f54c
 8013970:	0801f568 	.word	0x0801f568
 8013974:	0801f598 	.word	0x0801f598
 8013978:	0801f5c8 	.word	0x0801f5c8

0801397c <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 801397c:	b480      	push	{r7}
 801397e:	b085      	sub	sp, #20
 8013980:	af00      	add	r7, sp, #0
 8013982:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 8013984:	687b      	ldr	r3, [r7, #4]
 8013986:	689b      	ldr	r3, [r3, #8]
 8013988:	2200      	movs	r2, #0
 801398a:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 801398c:	687b      	ldr	r3, [r7, #4]
 801398e:	685b      	ldr	r3, [r3, #4]
 8013990:	3303      	adds	r3, #3
 8013992:	f023 0303 	bic.w	r3, r3, #3
 8013996:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 8013998:	2300      	movs	r3, #0
 801399a:	60fb      	str	r3, [r7, #12]
 801399c:	e011      	b.n	80139c2 <memp_init_pool+0x46>
    memp->next = *desc->tab;
 801399e:	687b      	ldr	r3, [r7, #4]
 80139a0:	689b      	ldr	r3, [r3, #8]
 80139a2:	681a      	ldr	r2, [r3, #0]
 80139a4:	68bb      	ldr	r3, [r7, #8]
 80139a6:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 80139a8:	687b      	ldr	r3, [r7, #4]
 80139aa:	689b      	ldr	r3, [r3, #8]
 80139ac:	68ba      	ldr	r2, [r7, #8]
 80139ae:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 80139b0:	687b      	ldr	r3, [r7, #4]
 80139b2:	881b      	ldrh	r3, [r3, #0]
 80139b4:	461a      	mov	r2, r3
 80139b6:	68bb      	ldr	r3, [r7, #8]
 80139b8:	4413      	add	r3, r2
 80139ba:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 80139bc:	68fb      	ldr	r3, [r7, #12]
 80139be:	3301      	adds	r3, #1
 80139c0:	60fb      	str	r3, [r7, #12]
 80139c2:	687b      	ldr	r3, [r7, #4]
 80139c4:	885b      	ldrh	r3, [r3, #2]
 80139c6:	461a      	mov	r2, r3
 80139c8:	68fb      	ldr	r3, [r7, #12]
 80139ca:	4293      	cmp	r3, r2
 80139cc:	dbe7      	blt.n	801399e <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 80139ce:	bf00      	nop
 80139d0:	bf00      	nop
 80139d2:	3714      	adds	r7, #20
 80139d4:	46bd      	mov	sp, r7
 80139d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80139da:	4770      	bx	lr

080139dc <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 80139dc:	b580      	push	{r7, lr}
 80139de:	b082      	sub	sp, #8
 80139e0:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 80139e2:	2300      	movs	r3, #0
 80139e4:	80fb      	strh	r3, [r7, #6]
 80139e6:	e009      	b.n	80139fc <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 80139e8:	88fb      	ldrh	r3, [r7, #6]
 80139ea:	4a08      	ldr	r2, [pc, #32]	@ (8013a0c <memp_init+0x30>)
 80139ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80139f0:	4618      	mov	r0, r3
 80139f2:	f7ff ffc3 	bl	801397c <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 80139f6:	88fb      	ldrh	r3, [r7, #6]
 80139f8:	3301      	adds	r3, #1
 80139fa:	80fb      	strh	r3, [r7, #6]
 80139fc:	88fb      	ldrh	r3, [r7, #6]
 80139fe:	2b0c      	cmp	r3, #12
 8013a00:	d9f2      	bls.n	80139e8 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 8013a02:	bf00      	nop
 8013a04:	bf00      	nop
 8013a06:	3708      	adds	r7, #8
 8013a08:	46bd      	mov	sp, r7
 8013a0a:	bd80      	pop	{r7, pc}
 8013a0c:	08021f0c 	.word	0x08021f0c

08013a10 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 8013a10:	b580      	push	{r7, lr}
 8013a12:	b084      	sub	sp, #16
 8013a14:	af00      	add	r7, sp, #0
 8013a16:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 8013a18:	f009 fce6 	bl	801d3e8 <sys_arch_protect>
 8013a1c:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 8013a1e:	687b      	ldr	r3, [r7, #4]
 8013a20:	689b      	ldr	r3, [r3, #8]
 8013a22:	681b      	ldr	r3, [r3, #0]
 8013a24:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 8013a26:	68bb      	ldr	r3, [r7, #8]
 8013a28:	2b00      	cmp	r3, #0
 8013a2a:	d015      	beq.n	8013a58 <do_memp_malloc_pool+0x48>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 8013a2c:	687b      	ldr	r3, [r7, #4]
 8013a2e:	689b      	ldr	r3, [r3, #8]
 8013a30:	68ba      	ldr	r2, [r7, #8]
 8013a32:	6812      	ldr	r2, [r2, #0]
 8013a34:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 8013a36:	68bb      	ldr	r3, [r7, #8]
 8013a38:	f003 0303 	and.w	r3, r3, #3
 8013a3c:	2b00      	cmp	r3, #0
 8013a3e:	d006      	beq.n	8013a4e <do_memp_malloc_pool+0x3e>
 8013a40:	4b09      	ldr	r3, [pc, #36]	@ (8013a68 <do_memp_malloc_pool+0x58>)
 8013a42:	f44f 728c 	mov.w	r2, #280	@ 0x118
 8013a46:	4909      	ldr	r1, [pc, #36]	@ (8013a6c <do_memp_malloc_pool+0x5c>)
 8013a48:	4809      	ldr	r0, [pc, #36]	@ (8013a70 <do_memp_malloc_pool+0x60>)
 8013a4a:	f00a fc23 	bl	801e294 <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 8013a4e:	68f8      	ldr	r0, [r7, #12]
 8013a50:	f009 fcd8 	bl	801d404 <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 8013a54:	68bb      	ldr	r3, [r7, #8]
 8013a56:	e003      	b.n	8013a60 <do_memp_malloc_pool+0x50>
  } else {
#if MEMP_STATS
    desc->stats->err++;
#endif
    SYS_ARCH_UNPROTECT(old_level);
 8013a58:	68f8      	ldr	r0, [r7, #12]
 8013a5a:	f009 fcd3 	bl	801d404 <sys_arch_unprotect>
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 8013a5e:	2300      	movs	r3, #0
}
 8013a60:	4618      	mov	r0, r3
 8013a62:	3710      	adds	r7, #16
 8013a64:	46bd      	mov	sp, r7
 8013a66:	bd80      	pop	{r7, pc}
 8013a68:	0801f5ec 	.word	0x0801f5ec
 8013a6c:	0801f61c 	.word	0x0801f61c
 8013a70:	0801f640 	.word	0x0801f640

08013a74 <memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc_pool(const struct memp_desc *desc)
#else
memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 8013a74:	b580      	push	{r7, lr}
 8013a76:	b082      	sub	sp, #8
 8013a78:	af00      	add	r7, sp, #0
 8013a7a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 8013a7c:	687b      	ldr	r3, [r7, #4]
 8013a7e:	2b00      	cmp	r3, #0
 8013a80:	d106      	bne.n	8013a90 <memp_malloc_pool+0x1c>
 8013a82:	4b0a      	ldr	r3, [pc, #40]	@ (8013aac <memp_malloc_pool+0x38>)
 8013a84:	f44f 729e 	mov.w	r2, #316	@ 0x13c
 8013a88:	4909      	ldr	r1, [pc, #36]	@ (8013ab0 <memp_malloc_pool+0x3c>)
 8013a8a:	480a      	ldr	r0, [pc, #40]	@ (8013ab4 <memp_malloc_pool+0x40>)
 8013a8c:	f00a fc02 	bl	801e294 <iprintf>
  if (desc == NULL) {
 8013a90:	687b      	ldr	r3, [r7, #4]
 8013a92:	2b00      	cmp	r3, #0
 8013a94:	d101      	bne.n	8013a9a <memp_malloc_pool+0x26>
    return NULL;
 8013a96:	2300      	movs	r3, #0
 8013a98:	e003      	b.n	8013aa2 <memp_malloc_pool+0x2e>
  }

#if !MEMP_OVERFLOW_CHECK
  return do_memp_malloc_pool(desc);
 8013a9a:	6878      	ldr	r0, [r7, #4]
 8013a9c:	f7ff ffb8 	bl	8013a10 <do_memp_malloc_pool>
 8013aa0:	4603      	mov	r3, r0
#else
  return do_memp_malloc_pool_fn(desc, file, line);
#endif
}
 8013aa2:	4618      	mov	r0, r3
 8013aa4:	3708      	adds	r7, #8
 8013aa6:	46bd      	mov	sp, r7
 8013aa8:	bd80      	pop	{r7, pc}
 8013aaa:	bf00      	nop
 8013aac:	0801f5ec 	.word	0x0801f5ec
 8013ab0:	0801f668 	.word	0x0801f668
 8013ab4:	0801f640 	.word	0x0801f640

08013ab8 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 8013ab8:	b580      	push	{r7, lr}
 8013aba:	b084      	sub	sp, #16
 8013abc:	af00      	add	r7, sp, #0
 8013abe:	4603      	mov	r3, r0
 8013ac0:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 8013ac2:	79fb      	ldrb	r3, [r7, #7]
 8013ac4:	2b0c      	cmp	r3, #12
 8013ac6:	d908      	bls.n	8013ada <memp_malloc+0x22>
 8013ac8:	4b0a      	ldr	r3, [pc, #40]	@ (8013af4 <memp_malloc+0x3c>)
 8013aca:	f240 1257 	movw	r2, #343	@ 0x157
 8013ace:	490a      	ldr	r1, [pc, #40]	@ (8013af8 <memp_malloc+0x40>)
 8013ad0:	480a      	ldr	r0, [pc, #40]	@ (8013afc <memp_malloc+0x44>)
 8013ad2:	f00a fbdf 	bl	801e294 <iprintf>
 8013ad6:	2300      	movs	r3, #0
 8013ad8:	e008      	b.n	8013aec <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 8013ada:	79fb      	ldrb	r3, [r7, #7]
 8013adc:	4a08      	ldr	r2, [pc, #32]	@ (8013b00 <memp_malloc+0x48>)
 8013ade:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8013ae2:	4618      	mov	r0, r3
 8013ae4:	f7ff ff94 	bl	8013a10 <do_memp_malloc_pool>
 8013ae8:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 8013aea:	68fb      	ldr	r3, [r7, #12]
}
 8013aec:	4618      	mov	r0, r3
 8013aee:	3710      	adds	r7, #16
 8013af0:	46bd      	mov	sp, r7
 8013af2:	bd80      	pop	{r7, pc}
 8013af4:	0801f5ec 	.word	0x0801f5ec
 8013af8:	0801f67c 	.word	0x0801f67c
 8013afc:	0801f640 	.word	0x0801f640
 8013b00:	08021f0c 	.word	0x08021f0c

08013b04 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 8013b04:	b580      	push	{r7, lr}
 8013b06:	b084      	sub	sp, #16
 8013b08:	af00      	add	r7, sp, #0
 8013b0a:	6078      	str	r0, [r7, #4]
 8013b0c:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 8013b0e:	683b      	ldr	r3, [r7, #0]
 8013b10:	f003 0303 	and.w	r3, r3, #3
 8013b14:	2b00      	cmp	r3, #0
 8013b16:	d006      	beq.n	8013b26 <do_memp_free_pool+0x22>
 8013b18:	4b0d      	ldr	r3, [pc, #52]	@ (8013b50 <do_memp_free_pool+0x4c>)
 8013b1a:	f44f 72b6 	mov.w	r2, #364	@ 0x16c
 8013b1e:	490d      	ldr	r1, [pc, #52]	@ (8013b54 <do_memp_free_pool+0x50>)
 8013b20:	480d      	ldr	r0, [pc, #52]	@ (8013b58 <do_memp_free_pool+0x54>)
 8013b22:	f00a fbb7 	bl	801e294 <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 8013b26:	683b      	ldr	r3, [r7, #0]
 8013b28:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 8013b2a:	f009 fc5d 	bl	801d3e8 <sys_arch_protect>
 8013b2e:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 8013b30:	687b      	ldr	r3, [r7, #4]
 8013b32:	689b      	ldr	r3, [r3, #8]
 8013b34:	681a      	ldr	r2, [r3, #0]
 8013b36:	68fb      	ldr	r3, [r7, #12]
 8013b38:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 8013b3a:	687b      	ldr	r3, [r7, #4]
 8013b3c:	689b      	ldr	r3, [r3, #8]
 8013b3e:	68fa      	ldr	r2, [r7, #12]
 8013b40:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 8013b42:	68b8      	ldr	r0, [r7, #8]
 8013b44:	f009 fc5e 	bl	801d404 <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 8013b48:	bf00      	nop
 8013b4a:	3710      	adds	r7, #16
 8013b4c:	46bd      	mov	sp, r7
 8013b4e:	bd80      	pop	{r7, pc}
 8013b50:	0801f5ec 	.word	0x0801f5ec
 8013b54:	0801f69c 	.word	0x0801f69c
 8013b58:	0801f640 	.word	0x0801f640

08013b5c <memp_free_pool>:
 * @param desc the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free_pool(const struct memp_desc *desc, void *mem)
{
 8013b5c:	b580      	push	{r7, lr}
 8013b5e:	b082      	sub	sp, #8
 8013b60:	af00      	add	r7, sp, #0
 8013b62:	6078      	str	r0, [r7, #4]
 8013b64:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 8013b66:	687b      	ldr	r3, [r7, #4]
 8013b68:	2b00      	cmp	r3, #0
 8013b6a:	d106      	bne.n	8013b7a <memp_free_pool+0x1e>
 8013b6c:	4b0a      	ldr	r3, [pc, #40]	@ (8013b98 <memp_free_pool+0x3c>)
 8013b6e:	f240 1295 	movw	r2, #405	@ 0x195
 8013b72:	490a      	ldr	r1, [pc, #40]	@ (8013b9c <memp_free_pool+0x40>)
 8013b74:	480a      	ldr	r0, [pc, #40]	@ (8013ba0 <memp_free_pool+0x44>)
 8013b76:	f00a fb8d 	bl	801e294 <iprintf>
  if ((desc == NULL) || (mem == NULL)) {
 8013b7a:	687b      	ldr	r3, [r7, #4]
 8013b7c:	2b00      	cmp	r3, #0
 8013b7e:	d007      	beq.n	8013b90 <memp_free_pool+0x34>
 8013b80:	683b      	ldr	r3, [r7, #0]
 8013b82:	2b00      	cmp	r3, #0
 8013b84:	d004      	beq.n	8013b90 <memp_free_pool+0x34>
    return;
  }

  do_memp_free_pool(desc, mem);
 8013b86:	6839      	ldr	r1, [r7, #0]
 8013b88:	6878      	ldr	r0, [r7, #4]
 8013b8a:	f7ff ffbb 	bl	8013b04 <do_memp_free_pool>
 8013b8e:	e000      	b.n	8013b92 <memp_free_pool+0x36>
    return;
 8013b90:	bf00      	nop
}
 8013b92:	3708      	adds	r7, #8
 8013b94:	46bd      	mov	sp, r7
 8013b96:	bd80      	pop	{r7, pc}
 8013b98:	0801f5ec 	.word	0x0801f5ec
 8013b9c:	0801f668 	.word	0x0801f668
 8013ba0:	0801f640 	.word	0x0801f640

08013ba4 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 8013ba4:	b580      	push	{r7, lr}
 8013ba6:	b082      	sub	sp, #8
 8013ba8:	af00      	add	r7, sp, #0
 8013baa:	4603      	mov	r3, r0
 8013bac:	6039      	str	r1, [r7, #0]
 8013bae:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 8013bb0:	79fb      	ldrb	r3, [r7, #7]
 8013bb2:	2b0c      	cmp	r3, #12
 8013bb4:	d907      	bls.n	8013bc6 <memp_free+0x22>
 8013bb6:	4b0c      	ldr	r3, [pc, #48]	@ (8013be8 <memp_free+0x44>)
 8013bb8:	f44f 72d5 	mov.w	r2, #426	@ 0x1aa
 8013bbc:	490b      	ldr	r1, [pc, #44]	@ (8013bec <memp_free+0x48>)
 8013bbe:	480c      	ldr	r0, [pc, #48]	@ (8013bf0 <memp_free+0x4c>)
 8013bc0:	f00a fb68 	bl	801e294 <iprintf>
 8013bc4:	e00c      	b.n	8013be0 <memp_free+0x3c>

  if (mem == NULL) {
 8013bc6:	683b      	ldr	r3, [r7, #0]
 8013bc8:	2b00      	cmp	r3, #0
 8013bca:	d008      	beq.n	8013bde <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 8013bcc:	79fb      	ldrb	r3, [r7, #7]
 8013bce:	4a09      	ldr	r2, [pc, #36]	@ (8013bf4 <memp_free+0x50>)
 8013bd0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8013bd4:	6839      	ldr	r1, [r7, #0]
 8013bd6:	4618      	mov	r0, r3
 8013bd8:	f7ff ff94 	bl	8013b04 <do_memp_free_pool>
 8013bdc:	e000      	b.n	8013be0 <memp_free+0x3c>
    return;
 8013bde:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 8013be0:	3708      	adds	r7, #8
 8013be2:	46bd      	mov	sp, r7
 8013be4:	bd80      	pop	{r7, pc}
 8013be6:	bf00      	nop
 8013be8:	0801f5ec 	.word	0x0801f5ec
 8013bec:	0801f6bc 	.word	0x0801f6bc
 8013bf0:	0801f640 	.word	0x0801f640
 8013bf4:	08021f0c 	.word	0x08021f0c

08013bf8 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 8013bf8:	b480      	push	{r7}
 8013bfa:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 8013bfc:	bf00      	nop
 8013bfe:	46bd      	mov	sp, r7
 8013c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c04:	4770      	bx	lr
	...

08013c08 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 8013c08:	b580      	push	{r7, lr}
 8013c0a:	b086      	sub	sp, #24
 8013c0c:	af00      	add	r7, sp, #0
 8013c0e:	60f8      	str	r0, [r7, #12]
 8013c10:	60b9      	str	r1, [r7, #8]
 8013c12:	607a      	str	r2, [r7, #4]
 8013c14:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 8013c16:	68fb      	ldr	r3, [r7, #12]
 8013c18:	2b00      	cmp	r3, #0
 8013c1a:	d108      	bne.n	8013c2e <netif_add+0x26>
 8013c1c:	4b57      	ldr	r3, [pc, #348]	@ (8013d7c <netif_add+0x174>)
 8013c1e:	f240 1227 	movw	r2, #295	@ 0x127
 8013c22:	4957      	ldr	r1, [pc, #348]	@ (8013d80 <netif_add+0x178>)
 8013c24:	4857      	ldr	r0, [pc, #348]	@ (8013d84 <netif_add+0x17c>)
 8013c26:	f00a fb35 	bl	801e294 <iprintf>
 8013c2a:	2300      	movs	r3, #0
 8013c2c:	e0a2      	b.n	8013d74 <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 8013c2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013c30:	2b00      	cmp	r3, #0
 8013c32:	d108      	bne.n	8013c46 <netif_add+0x3e>
 8013c34:	4b51      	ldr	r3, [pc, #324]	@ (8013d7c <netif_add+0x174>)
 8013c36:	f44f 7294 	mov.w	r2, #296	@ 0x128
 8013c3a:	4953      	ldr	r1, [pc, #332]	@ (8013d88 <netif_add+0x180>)
 8013c3c:	4851      	ldr	r0, [pc, #324]	@ (8013d84 <netif_add+0x17c>)
 8013c3e:	f00a fb29 	bl	801e294 <iprintf>
 8013c42:	2300      	movs	r3, #0
 8013c44:	e096      	b.n	8013d74 <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 8013c46:	68bb      	ldr	r3, [r7, #8]
 8013c48:	2b00      	cmp	r3, #0
 8013c4a:	d101      	bne.n	8013c50 <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 8013c4c:	4b4f      	ldr	r3, [pc, #316]	@ (8013d8c <netif_add+0x184>)
 8013c4e:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8013c50:	687b      	ldr	r3, [r7, #4]
 8013c52:	2b00      	cmp	r3, #0
 8013c54:	d101      	bne.n	8013c5a <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 8013c56:	4b4d      	ldr	r3, [pc, #308]	@ (8013d8c <netif_add+0x184>)
 8013c58:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 8013c5a:	683b      	ldr	r3, [r7, #0]
 8013c5c:	2b00      	cmp	r3, #0
 8013c5e:	d101      	bne.n	8013c64 <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 8013c60:	4b4a      	ldr	r3, [pc, #296]	@ (8013d8c <netif_add+0x184>)
 8013c62:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 8013c64:	68fb      	ldr	r3, [r7, #12]
 8013c66:	2200      	movs	r2, #0
 8013c68:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 8013c6a:	68fb      	ldr	r3, [r7, #12]
 8013c6c:	2200      	movs	r2, #0
 8013c6e:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 8013c70:	68fb      	ldr	r3, [r7, #12]
 8013c72:	2200      	movs	r2, #0
 8013c74:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 8013c76:	68fb      	ldr	r3, [r7, #12]
 8013c78:	4a45      	ldr	r2, [pc, #276]	@ (8013d90 <netif_add+0x188>)
 8013c7a:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 8013c7c:	68fb      	ldr	r3, [r7, #12]
 8013c7e:	2200      	movs	r2, #0
 8013c80:	849a      	strh	r2, [r3, #36]	@ 0x24
  netif->flags = 0;
 8013c82:	68fb      	ldr	r3, [r7, #12]
 8013c84:	2200      	movs	r2, #0
 8013c86:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 8013c8a:	68fb      	ldr	r3, [r7, #12]
 8013c8c:	2200      	movs	r2, #0
 8013c8e:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 8013c90:	68fb      	ldr	r3, [r7, #12]
 8013c92:	6a3a      	ldr	r2, [r7, #32]
 8013c94:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 8013c96:	4b3f      	ldr	r3, [pc, #252]	@ (8013d94 <netif_add+0x18c>)
 8013c98:	781a      	ldrb	r2, [r3, #0]
 8013c9a:	68fb      	ldr	r3, [r7, #12]
 8013c9c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  netif->input = input;
 8013ca0:	68fb      	ldr	r3, [r7, #12]
 8013ca2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8013ca4:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 8013ca6:	683b      	ldr	r3, [r7, #0]
 8013ca8:	687a      	ldr	r2, [r7, #4]
 8013caa:	68b9      	ldr	r1, [r7, #8]
 8013cac:	68f8      	ldr	r0, [r7, #12]
 8013cae:	f000 f913 	bl	8013ed8 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 8013cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013cb4:	68f8      	ldr	r0, [r7, #12]
 8013cb6:	4798      	blx	r3
 8013cb8:	4603      	mov	r3, r0
 8013cba:	2b00      	cmp	r3, #0
 8013cbc:	d001      	beq.n	8013cc2 <netif_add+0xba>
    return NULL;
 8013cbe:	2300      	movs	r3, #0
 8013cc0:	e058      	b.n	8013d74 <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 8013cc2:	68fb      	ldr	r3, [r7, #12]
 8013cc4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8013cc8:	2bff      	cmp	r3, #255	@ 0xff
 8013cca:	d103      	bne.n	8013cd4 <netif_add+0xcc>
        netif->num = 0;
 8013ccc:	68fb      	ldr	r3, [r7, #12]
 8013cce:	2200      	movs	r2, #0
 8013cd0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      }
      num_netifs = 0;
 8013cd4:	2300      	movs	r3, #0
 8013cd6:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 8013cd8:	4b2f      	ldr	r3, [pc, #188]	@ (8013d98 <netif_add+0x190>)
 8013cda:	681b      	ldr	r3, [r3, #0]
 8013cdc:	617b      	str	r3, [r7, #20]
 8013cde:	e02b      	b.n	8013d38 <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 8013ce0:	697a      	ldr	r2, [r7, #20]
 8013ce2:	68fb      	ldr	r3, [r7, #12]
 8013ce4:	429a      	cmp	r2, r3
 8013ce6:	d106      	bne.n	8013cf6 <netif_add+0xee>
 8013ce8:	4b24      	ldr	r3, [pc, #144]	@ (8013d7c <netif_add+0x174>)
 8013cea:	f240 128b 	movw	r2, #395	@ 0x18b
 8013cee:	492b      	ldr	r1, [pc, #172]	@ (8013d9c <netif_add+0x194>)
 8013cf0:	4824      	ldr	r0, [pc, #144]	@ (8013d84 <netif_add+0x17c>)
 8013cf2:	f00a facf 	bl	801e294 <iprintf>
        num_netifs++;
 8013cf6:	693b      	ldr	r3, [r7, #16]
 8013cf8:	3301      	adds	r3, #1
 8013cfa:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 8013cfc:	693b      	ldr	r3, [r7, #16]
 8013cfe:	2bff      	cmp	r3, #255	@ 0xff
 8013d00:	dd06      	ble.n	8013d10 <netif_add+0x108>
 8013d02:	4b1e      	ldr	r3, [pc, #120]	@ (8013d7c <netif_add+0x174>)
 8013d04:	f240 128d 	movw	r2, #397	@ 0x18d
 8013d08:	4925      	ldr	r1, [pc, #148]	@ (8013da0 <netif_add+0x198>)
 8013d0a:	481e      	ldr	r0, [pc, #120]	@ (8013d84 <netif_add+0x17c>)
 8013d0c:	f00a fac2 	bl	801e294 <iprintf>
        if (netif2->num == netif->num) {
 8013d10:	697b      	ldr	r3, [r7, #20]
 8013d12:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 8013d16:	68fb      	ldr	r3, [r7, #12]
 8013d18:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8013d1c:	429a      	cmp	r2, r3
 8013d1e:	d108      	bne.n	8013d32 <netif_add+0x12a>
          netif->num++;
 8013d20:	68fb      	ldr	r3, [r7, #12]
 8013d22:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8013d26:	3301      	adds	r3, #1
 8013d28:	b2da      	uxtb	r2, r3
 8013d2a:	68fb      	ldr	r3, [r7, #12]
 8013d2c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
          break;
 8013d30:	e005      	b.n	8013d3e <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 8013d32:	697b      	ldr	r3, [r7, #20]
 8013d34:	681b      	ldr	r3, [r3, #0]
 8013d36:	617b      	str	r3, [r7, #20]
 8013d38:	697b      	ldr	r3, [r7, #20]
 8013d3a:	2b00      	cmp	r3, #0
 8013d3c:	d1d0      	bne.n	8013ce0 <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 8013d3e:	697b      	ldr	r3, [r7, #20]
 8013d40:	2b00      	cmp	r3, #0
 8013d42:	d1be      	bne.n	8013cc2 <netif_add+0xba>
  }
  if (netif->num == 254) {
 8013d44:	68fb      	ldr	r3, [r7, #12]
 8013d46:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8013d4a:	2bfe      	cmp	r3, #254	@ 0xfe
 8013d4c:	d103      	bne.n	8013d56 <netif_add+0x14e>
    netif_num = 0;
 8013d4e:	4b11      	ldr	r3, [pc, #68]	@ (8013d94 <netif_add+0x18c>)
 8013d50:	2200      	movs	r2, #0
 8013d52:	701a      	strb	r2, [r3, #0]
 8013d54:	e006      	b.n	8013d64 <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 8013d56:	68fb      	ldr	r3, [r7, #12]
 8013d58:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8013d5c:	3301      	adds	r3, #1
 8013d5e:	b2da      	uxtb	r2, r3
 8013d60:	4b0c      	ldr	r3, [pc, #48]	@ (8013d94 <netif_add+0x18c>)
 8013d62:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 8013d64:	4b0c      	ldr	r3, [pc, #48]	@ (8013d98 <netif_add+0x190>)
 8013d66:	681a      	ldr	r2, [r3, #0]
 8013d68:	68fb      	ldr	r3, [r7, #12]
 8013d6a:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 8013d6c:	4a0a      	ldr	r2, [pc, #40]	@ (8013d98 <netif_add+0x190>)
 8013d6e:	68fb      	ldr	r3, [r7, #12]
 8013d70:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 8013d72:	68fb      	ldr	r3, [r7, #12]
}
 8013d74:	4618      	mov	r0, r3
 8013d76:	3718      	adds	r7, #24
 8013d78:	46bd      	mov	sp, r7
 8013d7a:	bd80      	pop	{r7, pc}
 8013d7c:	0801f6d8 	.word	0x0801f6d8
 8013d80:	0801f76c 	.word	0x0801f76c
 8013d84:	0801f728 	.word	0x0801f728
 8013d88:	0801f788 	.word	0x0801f788
 8013d8c:	08021f80 	.word	0x08021f80
 8013d90:	080141b3 	.word	0x080141b3
 8013d94:	200277bc 	.word	0x200277bc
 8013d98:	200277b4 	.word	0x200277b4
 8013d9c:	0801f7ac 	.word	0x0801f7ac
 8013da0:	0801f7c0 	.word	0x0801f7c0

08013da4 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8013da4:	b580      	push	{r7, lr}
 8013da6:	b082      	sub	sp, #8
 8013da8:	af00      	add	r7, sp, #0
 8013daa:	6078      	str	r0, [r7, #4]
 8013dac:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 8013dae:	6839      	ldr	r1, [r7, #0]
 8013db0:	6878      	ldr	r0, [r7, #4]
 8013db2:	f002 fb8f 	bl	80164d4 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 8013db6:	6839      	ldr	r1, [r7, #0]
 8013db8:	6878      	ldr	r0, [r7, #4]
 8013dba:	f006 ff4b 	bl	801ac54 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 8013dbe:	bf00      	nop
 8013dc0:	3708      	adds	r7, #8
 8013dc2:	46bd      	mov	sp, r7
 8013dc4:	bd80      	pop	{r7, pc}
	...

08013dc8 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 8013dc8:	b580      	push	{r7, lr}
 8013dca:	b086      	sub	sp, #24
 8013dcc:	af00      	add	r7, sp, #0
 8013dce:	60f8      	str	r0, [r7, #12]
 8013dd0:	60b9      	str	r1, [r7, #8]
 8013dd2:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 8013dd4:	68bb      	ldr	r3, [r7, #8]
 8013dd6:	2b00      	cmp	r3, #0
 8013dd8:	d106      	bne.n	8013de8 <netif_do_set_ipaddr+0x20>
 8013dda:	4b1d      	ldr	r3, [pc, #116]	@ (8013e50 <netif_do_set_ipaddr+0x88>)
 8013ddc:	f240 12cb 	movw	r2, #459	@ 0x1cb
 8013de0:	491c      	ldr	r1, [pc, #112]	@ (8013e54 <netif_do_set_ipaddr+0x8c>)
 8013de2:	481d      	ldr	r0, [pc, #116]	@ (8013e58 <netif_do_set_ipaddr+0x90>)
 8013de4:	f00a fa56 	bl	801e294 <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 8013de8:	687b      	ldr	r3, [r7, #4]
 8013dea:	2b00      	cmp	r3, #0
 8013dec:	d106      	bne.n	8013dfc <netif_do_set_ipaddr+0x34>
 8013dee:	4b18      	ldr	r3, [pc, #96]	@ (8013e50 <netif_do_set_ipaddr+0x88>)
 8013df0:	f44f 72e6 	mov.w	r2, #460	@ 0x1cc
 8013df4:	4917      	ldr	r1, [pc, #92]	@ (8013e54 <netif_do_set_ipaddr+0x8c>)
 8013df6:	4818      	ldr	r0, [pc, #96]	@ (8013e58 <netif_do_set_ipaddr+0x90>)
 8013df8:	f00a fa4c 	bl	801e294 <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 8013dfc:	68bb      	ldr	r3, [r7, #8]
 8013dfe:	681a      	ldr	r2, [r3, #0]
 8013e00:	68fb      	ldr	r3, [r7, #12]
 8013e02:	3304      	adds	r3, #4
 8013e04:	681b      	ldr	r3, [r3, #0]
 8013e06:	429a      	cmp	r2, r3
 8013e08:	d01c      	beq.n	8013e44 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 8013e0a:	68bb      	ldr	r3, [r7, #8]
 8013e0c:	681b      	ldr	r3, [r3, #0]
 8013e0e:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 8013e10:	68fb      	ldr	r3, [r7, #12]
 8013e12:	3304      	adds	r3, #4
 8013e14:	681a      	ldr	r2, [r3, #0]
 8013e16:	687b      	ldr	r3, [r7, #4]
 8013e18:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 8013e1a:	f107 0314 	add.w	r3, r7, #20
 8013e1e:	4619      	mov	r1, r3
 8013e20:	6878      	ldr	r0, [r7, #4]
 8013e22:	f7ff ffbf 	bl	8013da4 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 8013e26:	68bb      	ldr	r3, [r7, #8]
 8013e28:	2b00      	cmp	r3, #0
 8013e2a:	d002      	beq.n	8013e32 <netif_do_set_ipaddr+0x6a>
 8013e2c:	68bb      	ldr	r3, [r7, #8]
 8013e2e:	681b      	ldr	r3, [r3, #0]
 8013e30:	e000      	b.n	8013e34 <netif_do_set_ipaddr+0x6c>
 8013e32:	2300      	movs	r3, #0
 8013e34:	68fa      	ldr	r2, [r7, #12]
 8013e36:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 8013e38:	2101      	movs	r1, #1
 8013e3a:	68f8      	ldr	r0, [r7, #12]
 8013e3c:	f000 f8d2 	bl	8013fe4 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 8013e40:	2301      	movs	r3, #1
 8013e42:	e000      	b.n	8013e46 <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 8013e44:	2300      	movs	r3, #0
}
 8013e46:	4618      	mov	r0, r3
 8013e48:	3718      	adds	r7, #24
 8013e4a:	46bd      	mov	sp, r7
 8013e4c:	bd80      	pop	{r7, pc}
 8013e4e:	bf00      	nop
 8013e50:	0801f6d8 	.word	0x0801f6d8
 8013e54:	0801f7f0 	.word	0x0801f7f0
 8013e58:	0801f728 	.word	0x0801f728

08013e5c <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 8013e5c:	b480      	push	{r7}
 8013e5e:	b085      	sub	sp, #20
 8013e60:	af00      	add	r7, sp, #0
 8013e62:	60f8      	str	r0, [r7, #12]
 8013e64:	60b9      	str	r1, [r7, #8]
 8013e66:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 8013e68:	68bb      	ldr	r3, [r7, #8]
 8013e6a:	681a      	ldr	r2, [r3, #0]
 8013e6c:	68fb      	ldr	r3, [r7, #12]
 8013e6e:	3308      	adds	r3, #8
 8013e70:	681b      	ldr	r3, [r3, #0]
 8013e72:	429a      	cmp	r2, r3
 8013e74:	d00a      	beq.n	8013e8c <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 8013e76:	68bb      	ldr	r3, [r7, #8]
 8013e78:	2b00      	cmp	r3, #0
 8013e7a:	d002      	beq.n	8013e82 <netif_do_set_netmask+0x26>
 8013e7c:	68bb      	ldr	r3, [r7, #8]
 8013e7e:	681b      	ldr	r3, [r3, #0]
 8013e80:	e000      	b.n	8013e84 <netif_do_set_netmask+0x28>
 8013e82:	2300      	movs	r3, #0
 8013e84:	68fa      	ldr	r2, [r7, #12]
 8013e86:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 8013e88:	2301      	movs	r3, #1
 8013e8a:	e000      	b.n	8013e8e <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 8013e8c:	2300      	movs	r3, #0
}
 8013e8e:	4618      	mov	r0, r3
 8013e90:	3714      	adds	r7, #20
 8013e92:	46bd      	mov	sp, r7
 8013e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e98:	4770      	bx	lr

08013e9a <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 8013e9a:	b480      	push	{r7}
 8013e9c:	b085      	sub	sp, #20
 8013e9e:	af00      	add	r7, sp, #0
 8013ea0:	60f8      	str	r0, [r7, #12]
 8013ea2:	60b9      	str	r1, [r7, #8]
 8013ea4:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 8013ea6:	68bb      	ldr	r3, [r7, #8]
 8013ea8:	681a      	ldr	r2, [r3, #0]
 8013eaa:	68fb      	ldr	r3, [r7, #12]
 8013eac:	330c      	adds	r3, #12
 8013eae:	681b      	ldr	r3, [r3, #0]
 8013eb0:	429a      	cmp	r2, r3
 8013eb2:	d00a      	beq.n	8013eca <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 8013eb4:	68bb      	ldr	r3, [r7, #8]
 8013eb6:	2b00      	cmp	r3, #0
 8013eb8:	d002      	beq.n	8013ec0 <netif_do_set_gw+0x26>
 8013eba:	68bb      	ldr	r3, [r7, #8]
 8013ebc:	681b      	ldr	r3, [r3, #0]
 8013ebe:	e000      	b.n	8013ec2 <netif_do_set_gw+0x28>
 8013ec0:	2300      	movs	r3, #0
 8013ec2:	68fa      	ldr	r2, [r7, #12]
 8013ec4:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 8013ec6:	2301      	movs	r3, #1
 8013ec8:	e000      	b.n	8013ecc <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 8013eca:	2300      	movs	r3, #0
}
 8013ecc:	4618      	mov	r0, r3
 8013ece:	3714      	adds	r7, #20
 8013ed0:	46bd      	mov	sp, r7
 8013ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ed6:	4770      	bx	lr

08013ed8 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 8013ed8:	b580      	push	{r7, lr}
 8013eda:	b088      	sub	sp, #32
 8013edc:	af00      	add	r7, sp, #0
 8013ede:	60f8      	str	r0, [r7, #12]
 8013ee0:	60b9      	str	r1, [r7, #8]
 8013ee2:	607a      	str	r2, [r7, #4]
 8013ee4:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 8013ee6:	2300      	movs	r3, #0
 8013ee8:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 8013eea:	2300      	movs	r3, #0
 8013eec:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 8013eee:	68bb      	ldr	r3, [r7, #8]
 8013ef0:	2b00      	cmp	r3, #0
 8013ef2:	d101      	bne.n	8013ef8 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 8013ef4:	4b1c      	ldr	r3, [pc, #112]	@ (8013f68 <netif_set_addr+0x90>)
 8013ef6:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8013ef8:	687b      	ldr	r3, [r7, #4]
 8013efa:	2b00      	cmp	r3, #0
 8013efc:	d101      	bne.n	8013f02 <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 8013efe:	4b1a      	ldr	r3, [pc, #104]	@ (8013f68 <netif_set_addr+0x90>)
 8013f00:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 8013f02:	683b      	ldr	r3, [r7, #0]
 8013f04:	2b00      	cmp	r3, #0
 8013f06:	d101      	bne.n	8013f0c <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 8013f08:	4b17      	ldr	r3, [pc, #92]	@ (8013f68 <netif_set_addr+0x90>)
 8013f0a:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 8013f0c:	68bb      	ldr	r3, [r7, #8]
 8013f0e:	2b00      	cmp	r3, #0
 8013f10:	d003      	beq.n	8013f1a <netif_set_addr+0x42>
 8013f12:	68bb      	ldr	r3, [r7, #8]
 8013f14:	681b      	ldr	r3, [r3, #0]
 8013f16:	2b00      	cmp	r3, #0
 8013f18:	d101      	bne.n	8013f1e <netif_set_addr+0x46>
 8013f1a:	2301      	movs	r3, #1
 8013f1c:	e000      	b.n	8013f20 <netif_set_addr+0x48>
 8013f1e:	2300      	movs	r3, #0
 8013f20:	617b      	str	r3, [r7, #20]
  if (remove) {
 8013f22:	697b      	ldr	r3, [r7, #20]
 8013f24:	2b00      	cmp	r3, #0
 8013f26:	d006      	beq.n	8013f36 <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8013f28:	f107 0310 	add.w	r3, r7, #16
 8013f2c:	461a      	mov	r2, r3
 8013f2e:	68b9      	ldr	r1, [r7, #8]
 8013f30:	68f8      	ldr	r0, [r7, #12]
 8013f32:	f7ff ff49 	bl	8013dc8 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 8013f36:	69fa      	ldr	r2, [r7, #28]
 8013f38:	6879      	ldr	r1, [r7, #4]
 8013f3a:	68f8      	ldr	r0, [r7, #12]
 8013f3c:	f7ff ff8e 	bl	8013e5c <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 8013f40:	69ba      	ldr	r2, [r7, #24]
 8013f42:	6839      	ldr	r1, [r7, #0]
 8013f44:	68f8      	ldr	r0, [r7, #12]
 8013f46:	f7ff ffa8 	bl	8013e9a <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 8013f4a:	697b      	ldr	r3, [r7, #20]
 8013f4c:	2b00      	cmp	r3, #0
 8013f4e:	d106      	bne.n	8013f5e <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8013f50:	f107 0310 	add.w	r3, r7, #16
 8013f54:	461a      	mov	r2, r3
 8013f56:	68b9      	ldr	r1, [r7, #8]
 8013f58:	68f8      	ldr	r0, [r7, #12]
 8013f5a:	f7ff ff35 	bl	8013dc8 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 8013f5e:	bf00      	nop
 8013f60:	3720      	adds	r7, #32
 8013f62:	46bd      	mov	sp, r7
 8013f64:	bd80      	pop	{r7, pc}
 8013f66:	bf00      	nop
 8013f68:	08021f80 	.word	0x08021f80

08013f6c <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 8013f6c:	b480      	push	{r7}
 8013f6e:	b083      	sub	sp, #12
 8013f70:	af00      	add	r7, sp, #0
 8013f72:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 8013f74:	4a04      	ldr	r2, [pc, #16]	@ (8013f88 <netif_set_default+0x1c>)
 8013f76:	687b      	ldr	r3, [r7, #4]
 8013f78:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 8013f7a:	bf00      	nop
 8013f7c:	370c      	adds	r7, #12
 8013f7e:	46bd      	mov	sp, r7
 8013f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f84:	4770      	bx	lr
 8013f86:	bf00      	nop
 8013f88:	200277b8 	.word	0x200277b8

08013f8c <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 8013f8c:	b580      	push	{r7, lr}
 8013f8e:	b082      	sub	sp, #8
 8013f90:	af00      	add	r7, sp, #0
 8013f92:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 8013f94:	687b      	ldr	r3, [r7, #4]
 8013f96:	2b00      	cmp	r3, #0
 8013f98:	d107      	bne.n	8013faa <netif_set_up+0x1e>
 8013f9a:	4b0f      	ldr	r3, [pc, #60]	@ (8013fd8 <netif_set_up+0x4c>)
 8013f9c:	f44f 7254 	mov.w	r2, #848	@ 0x350
 8013fa0:	490e      	ldr	r1, [pc, #56]	@ (8013fdc <netif_set_up+0x50>)
 8013fa2:	480f      	ldr	r0, [pc, #60]	@ (8013fe0 <netif_set_up+0x54>)
 8013fa4:	f00a f976 	bl	801e294 <iprintf>
 8013fa8:	e013      	b.n	8013fd2 <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 8013faa:	687b      	ldr	r3, [r7, #4]
 8013fac:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8013fb0:	f003 0301 	and.w	r3, r3, #1
 8013fb4:	2b00      	cmp	r3, #0
 8013fb6:	d10c      	bne.n	8013fd2 <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 8013fb8:	687b      	ldr	r3, [r7, #4]
 8013fba:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8013fbe:	f043 0301 	orr.w	r3, r3, #1
 8013fc2:	b2da      	uxtb	r2, r3
 8013fc4:	687b      	ldr	r3, [r7, #4]
 8013fc6:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 8013fca:	2103      	movs	r1, #3
 8013fcc:	6878      	ldr	r0, [r7, #4]
 8013fce:	f000 f809 	bl	8013fe4 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 8013fd2:	3708      	adds	r7, #8
 8013fd4:	46bd      	mov	sp, r7
 8013fd6:	bd80      	pop	{r7, pc}
 8013fd8:	0801f6d8 	.word	0x0801f6d8
 8013fdc:	0801f860 	.word	0x0801f860
 8013fe0:	0801f728 	.word	0x0801f728

08013fe4 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 8013fe4:	b580      	push	{r7, lr}
 8013fe6:	b082      	sub	sp, #8
 8013fe8:	af00      	add	r7, sp, #0
 8013fea:	6078      	str	r0, [r7, #4]
 8013fec:	460b      	mov	r3, r1
 8013fee:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 8013ff0:	687b      	ldr	r3, [r7, #4]
 8013ff2:	2b00      	cmp	r3, #0
 8013ff4:	d106      	bne.n	8014004 <netif_issue_reports+0x20>
 8013ff6:	4b18      	ldr	r3, [pc, #96]	@ (8014058 <netif_issue_reports+0x74>)
 8013ff8:	f240 326d 	movw	r2, #877	@ 0x36d
 8013ffc:	4917      	ldr	r1, [pc, #92]	@ (801405c <netif_issue_reports+0x78>)
 8013ffe:	4818      	ldr	r0, [pc, #96]	@ (8014060 <netif_issue_reports+0x7c>)
 8014000:	f00a f948 	bl	801e294 <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8014004:	687b      	ldr	r3, [r7, #4]
 8014006:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801400a:	f003 0304 	and.w	r3, r3, #4
 801400e:	2b00      	cmp	r3, #0
 8014010:	d01e      	beq.n	8014050 <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 8014012:	687b      	ldr	r3, [r7, #4]
 8014014:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014018:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 801401c:	2b00      	cmp	r3, #0
 801401e:	d017      	beq.n	8014050 <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8014020:	78fb      	ldrb	r3, [r7, #3]
 8014022:	f003 0301 	and.w	r3, r3, #1
 8014026:	2b00      	cmp	r3, #0
 8014028:	d013      	beq.n	8014052 <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801402a:	687b      	ldr	r3, [r7, #4]
 801402c:	3304      	adds	r3, #4
 801402e:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8014030:	2b00      	cmp	r3, #0
 8014032:	d00e      	beq.n	8014052 <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 8014034:	687b      	ldr	r3, [r7, #4]
 8014036:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801403a:	f003 0308 	and.w	r3, r3, #8
 801403e:	2b00      	cmp	r3, #0
 8014040:	d007      	beq.n	8014052 <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 8014042:	687b      	ldr	r3, [r7, #4]
 8014044:	3304      	adds	r3, #4
 8014046:	4619      	mov	r1, r3
 8014048:	6878      	ldr	r0, [r7, #4]
 801404a:	f007 fd6d 	bl	801bb28 <etharp_request>
 801404e:	e000      	b.n	8014052 <netif_issue_reports+0x6e>
    return;
 8014050:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 8014052:	3708      	adds	r7, #8
 8014054:	46bd      	mov	sp, r7
 8014056:	bd80      	pop	{r7, pc}
 8014058:	0801f6d8 	.word	0x0801f6d8
 801405c:	0801f87c 	.word	0x0801f87c
 8014060:	0801f728 	.word	0x0801f728

08014064 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 8014064:	b580      	push	{r7, lr}
 8014066:	b082      	sub	sp, #8
 8014068:	af00      	add	r7, sp, #0
 801406a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 801406c:	687b      	ldr	r3, [r7, #4]
 801406e:	2b00      	cmp	r3, #0
 8014070:	d107      	bne.n	8014082 <netif_set_down+0x1e>
 8014072:	4b12      	ldr	r3, [pc, #72]	@ (80140bc <netif_set_down+0x58>)
 8014074:	f240 329b 	movw	r2, #923	@ 0x39b
 8014078:	4911      	ldr	r1, [pc, #68]	@ (80140c0 <netif_set_down+0x5c>)
 801407a:	4812      	ldr	r0, [pc, #72]	@ (80140c4 <netif_set_down+0x60>)
 801407c:	f00a f90a 	bl	801e294 <iprintf>
 8014080:	e019      	b.n	80140b6 <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 8014082:	687b      	ldr	r3, [r7, #4]
 8014084:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014088:	f003 0301 	and.w	r3, r3, #1
 801408c:	2b00      	cmp	r3, #0
 801408e:	d012      	beq.n	80140b6 <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 8014090:	687b      	ldr	r3, [r7, #4]
 8014092:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014096:	f023 0301 	bic.w	r3, r3, #1
 801409a:	b2da      	uxtb	r2, r3
 801409c:	687b      	ldr	r3, [r7, #4]
 801409e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 80140a2:	687b      	ldr	r3, [r7, #4]
 80140a4:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80140a8:	f003 0308 	and.w	r3, r3, #8
 80140ac:	2b00      	cmp	r3, #0
 80140ae:	d002      	beq.n	80140b6 <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 80140b0:	6878      	ldr	r0, [r7, #4]
 80140b2:	f007 f8f7 	bl	801b2a4 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 80140b6:	3708      	adds	r7, #8
 80140b8:	46bd      	mov	sp, r7
 80140ba:	bd80      	pop	{r7, pc}
 80140bc:	0801f6d8 	.word	0x0801f6d8
 80140c0:	0801f8a0 	.word	0x0801f8a0
 80140c4:	0801f728 	.word	0x0801f728

080140c8 <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 80140c8:	b580      	push	{r7, lr}
 80140ca:	b082      	sub	sp, #8
 80140cc:	af00      	add	r7, sp, #0
 80140ce:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 80140d0:	687b      	ldr	r3, [r7, #4]
 80140d2:	2b00      	cmp	r3, #0
 80140d4:	d107      	bne.n	80140e6 <netif_set_link_up+0x1e>
 80140d6:	4b13      	ldr	r3, [pc, #76]	@ (8014124 <netif_set_link_up+0x5c>)
 80140d8:	f44f 7278 	mov.w	r2, #992	@ 0x3e0
 80140dc:	4912      	ldr	r1, [pc, #72]	@ (8014128 <netif_set_link_up+0x60>)
 80140de:	4813      	ldr	r0, [pc, #76]	@ (801412c <netif_set_link_up+0x64>)
 80140e0:	f00a f8d8 	bl	801e294 <iprintf>
 80140e4:	e01b      	b.n	801411e <netif_set_link_up+0x56>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 80140e6:	687b      	ldr	r3, [r7, #4]
 80140e8:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80140ec:	f003 0304 	and.w	r3, r3, #4
 80140f0:	2b00      	cmp	r3, #0
 80140f2:	d114      	bne.n	801411e <netif_set_link_up+0x56>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 80140f4:	687b      	ldr	r3, [r7, #4]
 80140f6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80140fa:	f043 0304 	orr.w	r3, r3, #4
 80140fe:	b2da      	uxtb	r2, r3
 8014100:	687b      	ldr	r3, [r7, #4]
 8014102:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 8014106:	2103      	movs	r1, #3
 8014108:	6878      	ldr	r0, [r7, #4]
 801410a:	f7ff ff6b 	bl	8013fe4 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 801410e:	687b      	ldr	r3, [r7, #4]
 8014110:	69db      	ldr	r3, [r3, #28]
 8014112:	2b00      	cmp	r3, #0
 8014114:	d003      	beq.n	801411e <netif_set_link_up+0x56>
 8014116:	687b      	ldr	r3, [r7, #4]
 8014118:	69db      	ldr	r3, [r3, #28]
 801411a:	6878      	ldr	r0, [r7, #4]
 801411c:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 801411e:	3708      	adds	r7, #8
 8014120:	46bd      	mov	sp, r7
 8014122:	bd80      	pop	{r7, pc}
 8014124:	0801f6d8 	.word	0x0801f6d8
 8014128:	0801f8c0 	.word	0x0801f8c0
 801412c:	0801f728 	.word	0x0801f728

08014130 <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 8014130:	b580      	push	{r7, lr}
 8014132:	b082      	sub	sp, #8
 8014134:	af00      	add	r7, sp, #0
 8014136:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 8014138:	687b      	ldr	r3, [r7, #4]
 801413a:	2b00      	cmp	r3, #0
 801413c:	d107      	bne.n	801414e <netif_set_link_down+0x1e>
 801413e:	4b11      	ldr	r3, [pc, #68]	@ (8014184 <netif_set_link_down+0x54>)
 8014140:	f240 4206 	movw	r2, #1030	@ 0x406
 8014144:	4910      	ldr	r1, [pc, #64]	@ (8014188 <netif_set_link_down+0x58>)
 8014146:	4811      	ldr	r0, [pc, #68]	@ (801418c <netif_set_link_down+0x5c>)
 8014148:	f00a f8a4 	bl	801e294 <iprintf>
 801414c:	e017      	b.n	801417e <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 801414e:	687b      	ldr	r3, [r7, #4]
 8014150:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014154:	f003 0304 	and.w	r3, r3, #4
 8014158:	2b00      	cmp	r3, #0
 801415a:	d010      	beq.n	801417e <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 801415c:	687b      	ldr	r3, [r7, #4]
 801415e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014162:	f023 0304 	bic.w	r3, r3, #4
 8014166:	b2da      	uxtb	r2, r3
 8014168:	687b      	ldr	r3, [r7, #4]
 801416a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    NETIF_LINK_CALLBACK(netif);
 801416e:	687b      	ldr	r3, [r7, #4]
 8014170:	69db      	ldr	r3, [r3, #28]
 8014172:	2b00      	cmp	r3, #0
 8014174:	d003      	beq.n	801417e <netif_set_link_down+0x4e>
 8014176:	687b      	ldr	r3, [r7, #4]
 8014178:	69db      	ldr	r3, [r3, #28]
 801417a:	6878      	ldr	r0, [r7, #4]
 801417c:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 801417e:	3708      	adds	r7, #8
 8014180:	46bd      	mov	sp, r7
 8014182:	bd80      	pop	{r7, pc}
 8014184:	0801f6d8 	.word	0x0801f6d8
 8014188:	0801f8e4 	.word	0x0801f8e4
 801418c:	0801f728 	.word	0x0801f728

08014190 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 8014190:	b480      	push	{r7}
 8014192:	b083      	sub	sp, #12
 8014194:	af00      	add	r7, sp, #0
 8014196:	6078      	str	r0, [r7, #4]
 8014198:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 801419a:	687b      	ldr	r3, [r7, #4]
 801419c:	2b00      	cmp	r3, #0
 801419e:	d002      	beq.n	80141a6 <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 80141a0:	687b      	ldr	r3, [r7, #4]
 80141a2:	683a      	ldr	r2, [r7, #0]
 80141a4:	61da      	str	r2, [r3, #28]
  }
}
 80141a6:	bf00      	nop
 80141a8:	370c      	adds	r7, #12
 80141aa:	46bd      	mov	sp, r7
 80141ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80141b0:	4770      	bx	lr

080141b2 <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 80141b2:	b480      	push	{r7}
 80141b4:	b085      	sub	sp, #20
 80141b6:	af00      	add	r7, sp, #0
 80141b8:	60f8      	str	r0, [r7, #12]
 80141ba:	60b9      	str	r1, [r7, #8]
 80141bc:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 80141be:	f06f 030b 	mvn.w	r3, #11
}
 80141c2:	4618      	mov	r0, r3
 80141c4:	3714      	adds	r7, #20
 80141c6:	46bd      	mov	sp, r7
 80141c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80141cc:	4770      	bx	lr
	...

080141d0 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 80141d0:	b480      	push	{r7}
 80141d2:	b085      	sub	sp, #20
 80141d4:	af00      	add	r7, sp, #0
 80141d6:	4603      	mov	r3, r0
 80141d8:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 80141da:	79fb      	ldrb	r3, [r7, #7]
 80141dc:	2b00      	cmp	r3, #0
 80141de:	d013      	beq.n	8014208 <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 80141e0:	4b0d      	ldr	r3, [pc, #52]	@ (8014218 <netif_get_by_index+0x48>)
 80141e2:	681b      	ldr	r3, [r3, #0]
 80141e4:	60fb      	str	r3, [r7, #12]
 80141e6:	e00c      	b.n	8014202 <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 80141e8:	68fb      	ldr	r3, [r7, #12]
 80141ea:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80141ee:	3301      	adds	r3, #1
 80141f0:	b2db      	uxtb	r3, r3
 80141f2:	79fa      	ldrb	r2, [r7, #7]
 80141f4:	429a      	cmp	r2, r3
 80141f6:	d101      	bne.n	80141fc <netif_get_by_index+0x2c>
        return netif; /* found! */
 80141f8:	68fb      	ldr	r3, [r7, #12]
 80141fa:	e006      	b.n	801420a <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 80141fc:	68fb      	ldr	r3, [r7, #12]
 80141fe:	681b      	ldr	r3, [r3, #0]
 8014200:	60fb      	str	r3, [r7, #12]
 8014202:	68fb      	ldr	r3, [r7, #12]
 8014204:	2b00      	cmp	r3, #0
 8014206:	d1ef      	bne.n	80141e8 <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 8014208:	2300      	movs	r3, #0
}
 801420a:	4618      	mov	r0, r3
 801420c:	3714      	adds	r7, #20
 801420e:	46bd      	mov	sp, r7
 8014210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014214:	4770      	bx	lr
 8014216:	bf00      	nop
 8014218:	200277b4 	.word	0x200277b4

0801421c <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 801421c:	b580      	push	{r7, lr}
 801421e:	b082      	sub	sp, #8
 8014220:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 8014222:	f009 f8e1 	bl	801d3e8 <sys_arch_protect>
 8014226:	6038      	str	r0, [r7, #0]
 8014228:	4b0d      	ldr	r3, [pc, #52]	@ (8014260 <pbuf_free_ooseq+0x44>)
 801422a:	2200      	movs	r2, #0
 801422c:	701a      	strb	r2, [r3, #0]
 801422e:	6838      	ldr	r0, [r7, #0]
 8014230:	f009 f8e8 	bl	801d404 <sys_arch_unprotect>

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8014234:	4b0b      	ldr	r3, [pc, #44]	@ (8014264 <pbuf_free_ooseq+0x48>)
 8014236:	681b      	ldr	r3, [r3, #0]
 8014238:	607b      	str	r3, [r7, #4]
 801423a:	e00a      	b.n	8014252 <pbuf_free_ooseq+0x36>
    if (pcb->ooseq != NULL) {
 801423c:	687b      	ldr	r3, [r7, #4]
 801423e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8014240:	2b00      	cmp	r3, #0
 8014242:	d003      	beq.n	801424c <pbuf_free_ooseq+0x30>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 8014244:	6878      	ldr	r0, [r7, #4]
 8014246:	f002 f983 	bl	8016550 <tcp_free_ooseq>
      return;
 801424a:	e005      	b.n	8014258 <pbuf_free_ooseq+0x3c>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 801424c:	687b      	ldr	r3, [r7, #4]
 801424e:	68db      	ldr	r3, [r3, #12]
 8014250:	607b      	str	r3, [r7, #4]
 8014252:	687b      	ldr	r3, [r7, #4]
 8014254:	2b00      	cmp	r3, #0
 8014256:	d1f1      	bne.n	801423c <pbuf_free_ooseq+0x20>
    }
  }
}
 8014258:	3708      	adds	r7, #8
 801425a:	46bd      	mov	sp, r7
 801425c:	bd80      	pop	{r7, pc}
 801425e:	bf00      	nop
 8014260:	200277bd 	.word	0x200277bd
 8014264:	200277cc 	.word	0x200277cc

08014268 <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 8014268:	b580      	push	{r7, lr}
 801426a:	b082      	sub	sp, #8
 801426c:	af00      	add	r7, sp, #0
 801426e:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
 8014270:	f7ff ffd4 	bl	801421c <pbuf_free_ooseq>
}
 8014274:	bf00      	nop
 8014276:	3708      	adds	r7, #8
 8014278:	46bd      	mov	sp, r7
 801427a:	bd80      	pop	{r7, pc}

0801427c <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 801427c:	b580      	push	{r7, lr}
 801427e:	b082      	sub	sp, #8
 8014280:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
#else /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
  u8_t queued;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);
 8014282:	f009 f8b1 	bl	801d3e8 <sys_arch_protect>
 8014286:	6078      	str	r0, [r7, #4]
  queued = pbuf_free_ooseq_pending;
 8014288:	4b0f      	ldr	r3, [pc, #60]	@ (80142c8 <pbuf_pool_is_empty+0x4c>)
 801428a:	781b      	ldrb	r3, [r3, #0]
 801428c:	70fb      	strb	r3, [r7, #3]
  pbuf_free_ooseq_pending = 1;
 801428e:	4b0e      	ldr	r3, [pc, #56]	@ (80142c8 <pbuf_pool_is_empty+0x4c>)
 8014290:	2201      	movs	r2, #1
 8014292:	701a      	strb	r2, [r3, #0]
  SYS_ARCH_UNPROTECT(old_level);
 8014294:	6878      	ldr	r0, [r7, #4]
 8014296:	f009 f8b5 	bl	801d404 <sys_arch_unprotect>

  if (!queued) {
 801429a:	78fb      	ldrb	r3, [r7, #3]
 801429c:	2b00      	cmp	r3, #0
 801429e:	d10f      	bne.n	80142c0 <pbuf_pool_is_empty+0x44>
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 80142a0:	2100      	movs	r1, #0
 80142a2:	480a      	ldr	r0, [pc, #40]	@ (80142cc <pbuf_pool_is_empty+0x50>)
 80142a4:	f7fe feaa 	bl	8012ffc <tcpip_try_callback>
 80142a8:	4603      	mov	r3, r0
 80142aa:	2b00      	cmp	r3, #0
 80142ac:	d008      	beq.n	80142c0 <pbuf_pool_is_empty+0x44>
 80142ae:	f009 f89b 	bl	801d3e8 <sys_arch_protect>
 80142b2:	6078      	str	r0, [r7, #4]
 80142b4:	4b04      	ldr	r3, [pc, #16]	@ (80142c8 <pbuf_pool_is_empty+0x4c>)
 80142b6:	2200      	movs	r2, #0
 80142b8:	701a      	strb	r2, [r3, #0]
 80142ba:	6878      	ldr	r0, [r7, #4]
 80142bc:	f009 f8a2 	bl	801d404 <sys_arch_unprotect>
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 80142c0:	bf00      	nop
 80142c2:	3708      	adds	r7, #8
 80142c4:	46bd      	mov	sp, r7
 80142c6:	bd80      	pop	{r7, pc}
 80142c8:	200277bd 	.word	0x200277bd
 80142cc:	08014269 	.word	0x08014269

080142d0 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 80142d0:	b480      	push	{r7}
 80142d2:	b085      	sub	sp, #20
 80142d4:	af00      	add	r7, sp, #0
 80142d6:	60f8      	str	r0, [r7, #12]
 80142d8:	60b9      	str	r1, [r7, #8]
 80142da:	4611      	mov	r1, r2
 80142dc:	461a      	mov	r2, r3
 80142de:	460b      	mov	r3, r1
 80142e0:	80fb      	strh	r3, [r7, #6]
 80142e2:	4613      	mov	r3, r2
 80142e4:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 80142e6:	68fb      	ldr	r3, [r7, #12]
 80142e8:	2200      	movs	r2, #0
 80142ea:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 80142ec:	68fb      	ldr	r3, [r7, #12]
 80142ee:	68ba      	ldr	r2, [r7, #8]
 80142f0:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 80142f2:	68fb      	ldr	r3, [r7, #12]
 80142f4:	88fa      	ldrh	r2, [r7, #6]
 80142f6:	811a      	strh	r2, [r3, #8]
  p->len = len;
 80142f8:	68fb      	ldr	r3, [r7, #12]
 80142fa:	88ba      	ldrh	r2, [r7, #4]
 80142fc:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 80142fe:	8b3b      	ldrh	r3, [r7, #24]
 8014300:	b2da      	uxtb	r2, r3
 8014302:	68fb      	ldr	r3, [r7, #12]
 8014304:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 8014306:	68fb      	ldr	r3, [r7, #12]
 8014308:	7f3a      	ldrb	r2, [r7, #28]
 801430a:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 801430c:	68fb      	ldr	r3, [r7, #12]
 801430e:	2201      	movs	r2, #1
 8014310:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 8014312:	68fb      	ldr	r3, [r7, #12]
 8014314:	2200      	movs	r2, #0
 8014316:	73da      	strb	r2, [r3, #15]
}
 8014318:	bf00      	nop
 801431a:	3714      	adds	r7, #20
 801431c:	46bd      	mov	sp, r7
 801431e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014322:	4770      	bx	lr

08014324 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 8014324:	b580      	push	{r7, lr}
 8014326:	b08c      	sub	sp, #48	@ 0x30
 8014328:	af02      	add	r7, sp, #8
 801432a:	4603      	mov	r3, r0
 801432c:	71fb      	strb	r3, [r7, #7]
 801432e:	460b      	mov	r3, r1
 8014330:	80bb      	strh	r3, [r7, #4]
 8014332:	4613      	mov	r3, r2
 8014334:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 8014336:	79fb      	ldrb	r3, [r7, #7]
 8014338:	847b      	strh	r3, [r7, #34]	@ 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 801433a:	887b      	ldrh	r3, [r7, #2]
 801433c:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 8014340:	d07f      	beq.n	8014442 <pbuf_alloc+0x11e>
 8014342:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 8014346:	f300 80c8 	bgt.w	80144da <pbuf_alloc+0x1b6>
 801434a:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 801434e:	d010      	beq.n	8014372 <pbuf_alloc+0x4e>
 8014350:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 8014354:	f300 80c1 	bgt.w	80144da <pbuf_alloc+0x1b6>
 8014358:	2b01      	cmp	r3, #1
 801435a:	d002      	beq.n	8014362 <pbuf_alloc+0x3e>
 801435c:	2b41      	cmp	r3, #65	@ 0x41
 801435e:	f040 80bc 	bne.w	80144da <pbuf_alloc+0x1b6>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 8014362:	887a      	ldrh	r2, [r7, #2]
 8014364:	88bb      	ldrh	r3, [r7, #4]
 8014366:	4619      	mov	r1, r3
 8014368:	2000      	movs	r0, #0
 801436a:	f000 f8d1 	bl	8014510 <pbuf_alloc_reference>
 801436e:	6278      	str	r0, [r7, #36]	@ 0x24
      break;
 8014370:	e0bd      	b.n	80144ee <pbuf_alloc+0x1ca>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 8014372:	2300      	movs	r3, #0
 8014374:	627b      	str	r3, [r7, #36]	@ 0x24
      last = NULL;
 8014376:	2300      	movs	r3, #0
 8014378:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 801437a:	88bb      	ldrh	r3, [r7, #4]
 801437c:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 801437e:	200c      	movs	r0, #12
 8014380:	f7ff fb9a 	bl	8013ab8 <memp_malloc>
 8014384:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 8014386:	693b      	ldr	r3, [r7, #16]
 8014388:	2b00      	cmp	r3, #0
 801438a:	d109      	bne.n	80143a0 <pbuf_alloc+0x7c>
          PBUF_POOL_IS_EMPTY();
 801438c:	f7ff ff76 	bl	801427c <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 8014390:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014392:	2b00      	cmp	r3, #0
 8014394:	d002      	beq.n	801439c <pbuf_alloc+0x78>
            pbuf_free(p);
 8014396:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8014398:	f000 faa8 	bl	80148ec <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 801439c:	2300      	movs	r3, #0
 801439e:	e0a7      	b.n	80144f0 <pbuf_alloc+0x1cc>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 80143a0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80143a2:	3303      	adds	r3, #3
 80143a4:	b29b      	uxth	r3, r3
 80143a6:	f023 0303 	bic.w	r3, r3, #3
 80143aa:	b29b      	uxth	r3, r3
 80143ac:	f5c3 7314 	rsb	r3, r3, #592	@ 0x250
 80143b0:	b29b      	uxth	r3, r3
 80143b2:	8b7a      	ldrh	r2, [r7, #26]
 80143b4:	4293      	cmp	r3, r2
 80143b6:	bf28      	it	cs
 80143b8:	4613      	movcs	r3, r2
 80143ba:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 80143bc:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80143be:	3310      	adds	r3, #16
 80143c0:	693a      	ldr	r2, [r7, #16]
 80143c2:	4413      	add	r3, r2
 80143c4:	3303      	adds	r3, #3
 80143c6:	f023 0303 	bic.w	r3, r3, #3
 80143ca:	4618      	mov	r0, r3
 80143cc:	89f9      	ldrh	r1, [r7, #14]
 80143ce:	8b7a      	ldrh	r2, [r7, #26]
 80143d0:	2300      	movs	r3, #0
 80143d2:	9301      	str	r3, [sp, #4]
 80143d4:	887b      	ldrh	r3, [r7, #2]
 80143d6:	9300      	str	r3, [sp, #0]
 80143d8:	460b      	mov	r3, r1
 80143da:	4601      	mov	r1, r0
 80143dc:	6938      	ldr	r0, [r7, #16]
 80143de:	f7ff ff77 	bl	80142d0 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 80143e2:	693b      	ldr	r3, [r7, #16]
 80143e4:	685b      	ldr	r3, [r3, #4]
 80143e6:	f003 0303 	and.w	r3, r3, #3
 80143ea:	2b00      	cmp	r3, #0
 80143ec:	d006      	beq.n	80143fc <pbuf_alloc+0xd8>
 80143ee:	4b42      	ldr	r3, [pc, #264]	@ (80144f8 <pbuf_alloc+0x1d4>)
 80143f0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80143f4:	4941      	ldr	r1, [pc, #260]	@ (80144fc <pbuf_alloc+0x1d8>)
 80143f6:	4842      	ldr	r0, [pc, #264]	@ (8014500 <pbuf_alloc+0x1dc>)
 80143f8:	f009 ff4c 	bl	801e294 <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 80143fc:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80143fe:	3303      	adds	r3, #3
 8014400:	f023 0303 	bic.w	r3, r3, #3
 8014404:	f5b3 7f14 	cmp.w	r3, #592	@ 0x250
 8014408:	d106      	bne.n	8014418 <pbuf_alloc+0xf4>
 801440a:	4b3b      	ldr	r3, [pc, #236]	@ (80144f8 <pbuf_alloc+0x1d4>)
 801440c:	f44f 7281 	mov.w	r2, #258	@ 0x102
 8014410:	493c      	ldr	r1, [pc, #240]	@ (8014504 <pbuf_alloc+0x1e0>)
 8014412:	483b      	ldr	r0, [pc, #236]	@ (8014500 <pbuf_alloc+0x1dc>)
 8014414:	f009 ff3e 	bl	801e294 <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 8014418:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801441a:	2b00      	cmp	r3, #0
 801441c:	d102      	bne.n	8014424 <pbuf_alloc+0x100>
          /* allocated head of pbuf chain (into p) */
          p = q;
 801441e:	693b      	ldr	r3, [r7, #16]
 8014420:	627b      	str	r3, [r7, #36]	@ 0x24
 8014422:	e002      	b.n	801442a <pbuf_alloc+0x106>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 8014424:	69fb      	ldr	r3, [r7, #28]
 8014426:	693a      	ldr	r2, [r7, #16]
 8014428:	601a      	str	r2, [r3, #0]
        }
        last = q;
 801442a:	693b      	ldr	r3, [r7, #16]
 801442c:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 801442e:	8b7a      	ldrh	r2, [r7, #26]
 8014430:	89fb      	ldrh	r3, [r7, #14]
 8014432:	1ad3      	subs	r3, r2, r3
 8014434:	837b      	strh	r3, [r7, #26]
        offset = 0;
 8014436:	2300      	movs	r3, #0
 8014438:	847b      	strh	r3, [r7, #34]	@ 0x22
      } while (rem_len > 0);
 801443a:	8b7b      	ldrh	r3, [r7, #26]
 801443c:	2b00      	cmp	r3, #0
 801443e:	d19e      	bne.n	801437e <pbuf_alloc+0x5a>
      break;
 8014440:	e055      	b.n	80144ee <pbuf_alloc+0x1ca>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 8014442:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8014444:	3303      	adds	r3, #3
 8014446:	b29b      	uxth	r3, r3
 8014448:	f023 0303 	bic.w	r3, r3, #3
 801444c:	b29a      	uxth	r2, r3
 801444e:	88bb      	ldrh	r3, [r7, #4]
 8014450:	3303      	adds	r3, #3
 8014452:	b29b      	uxth	r3, r3
 8014454:	f023 0303 	bic.w	r3, r3, #3
 8014458:	b29b      	uxth	r3, r3
 801445a:	4413      	add	r3, r2
 801445c:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 801445e:	8b3b      	ldrh	r3, [r7, #24]
 8014460:	3310      	adds	r3, #16
 8014462:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8014464:	8b3a      	ldrh	r2, [r7, #24]
 8014466:	88bb      	ldrh	r3, [r7, #4]
 8014468:	3303      	adds	r3, #3
 801446a:	f023 0303 	bic.w	r3, r3, #3
 801446e:	429a      	cmp	r2, r3
 8014470:	d306      	bcc.n	8014480 <pbuf_alloc+0x15c>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 8014472:	8afa      	ldrh	r2, [r7, #22]
 8014474:	88bb      	ldrh	r3, [r7, #4]
 8014476:	3303      	adds	r3, #3
 8014478:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 801447c:	429a      	cmp	r2, r3
 801447e:	d201      	bcs.n	8014484 <pbuf_alloc+0x160>
        return NULL;
 8014480:	2300      	movs	r3, #0
 8014482:	e035      	b.n	80144f0 <pbuf_alloc+0x1cc>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 8014484:	8afb      	ldrh	r3, [r7, #22]
 8014486:	4618      	mov	r0, r3
 8014488:	f7ff f972 	bl	8013770 <mem_malloc>
 801448c:	6278      	str	r0, [r7, #36]	@ 0x24
      if (p == NULL) {
 801448e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014490:	2b00      	cmp	r3, #0
 8014492:	d101      	bne.n	8014498 <pbuf_alloc+0x174>
        return NULL;
 8014494:	2300      	movs	r3, #0
 8014496:	e02b      	b.n	80144f0 <pbuf_alloc+0x1cc>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 8014498:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801449a:	3310      	adds	r3, #16
 801449c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801449e:	4413      	add	r3, r2
 80144a0:	3303      	adds	r3, #3
 80144a2:	f023 0303 	bic.w	r3, r3, #3
 80144a6:	4618      	mov	r0, r3
 80144a8:	88b9      	ldrh	r1, [r7, #4]
 80144aa:	88ba      	ldrh	r2, [r7, #4]
 80144ac:	2300      	movs	r3, #0
 80144ae:	9301      	str	r3, [sp, #4]
 80144b0:	887b      	ldrh	r3, [r7, #2]
 80144b2:	9300      	str	r3, [sp, #0]
 80144b4:	460b      	mov	r3, r1
 80144b6:	4601      	mov	r1, r0
 80144b8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80144ba:	f7ff ff09 	bl	80142d0 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 80144be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80144c0:	685b      	ldr	r3, [r3, #4]
 80144c2:	f003 0303 	and.w	r3, r3, #3
 80144c6:	2b00      	cmp	r3, #0
 80144c8:	d010      	beq.n	80144ec <pbuf_alloc+0x1c8>
 80144ca:	4b0b      	ldr	r3, [pc, #44]	@ (80144f8 <pbuf_alloc+0x1d4>)
 80144cc:	f44f 7291 	mov.w	r2, #290	@ 0x122
 80144d0:	490d      	ldr	r1, [pc, #52]	@ (8014508 <pbuf_alloc+0x1e4>)
 80144d2:	480b      	ldr	r0, [pc, #44]	@ (8014500 <pbuf_alloc+0x1dc>)
 80144d4:	f009 fede 	bl	801e294 <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 80144d8:	e008      	b.n	80144ec <pbuf_alloc+0x1c8>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 80144da:	4b07      	ldr	r3, [pc, #28]	@ (80144f8 <pbuf_alloc+0x1d4>)
 80144dc:	f240 1227 	movw	r2, #295	@ 0x127
 80144e0:	490a      	ldr	r1, [pc, #40]	@ (801450c <pbuf_alloc+0x1e8>)
 80144e2:	4807      	ldr	r0, [pc, #28]	@ (8014500 <pbuf_alloc+0x1dc>)
 80144e4:	f009 fed6 	bl	801e294 <iprintf>
      return NULL;
 80144e8:	2300      	movs	r3, #0
 80144ea:	e001      	b.n	80144f0 <pbuf_alloc+0x1cc>
      break;
 80144ec:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 80144ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80144f0:	4618      	mov	r0, r3
 80144f2:	3728      	adds	r7, #40	@ 0x28
 80144f4:	46bd      	mov	sp, r7
 80144f6:	bd80      	pop	{r7, pc}
 80144f8:	0801f908 	.word	0x0801f908
 80144fc:	0801f938 	.word	0x0801f938
 8014500:	0801f968 	.word	0x0801f968
 8014504:	0801f990 	.word	0x0801f990
 8014508:	0801f9c4 	.word	0x0801f9c4
 801450c:	0801f9f0 	.word	0x0801f9f0

08014510 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 8014510:	b580      	push	{r7, lr}
 8014512:	b086      	sub	sp, #24
 8014514:	af02      	add	r7, sp, #8
 8014516:	6078      	str	r0, [r7, #4]
 8014518:	460b      	mov	r3, r1
 801451a:	807b      	strh	r3, [r7, #2]
 801451c:	4613      	mov	r3, r2
 801451e:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 8014520:	883b      	ldrh	r3, [r7, #0]
 8014522:	2b41      	cmp	r3, #65	@ 0x41
 8014524:	d009      	beq.n	801453a <pbuf_alloc_reference+0x2a>
 8014526:	883b      	ldrh	r3, [r7, #0]
 8014528:	2b01      	cmp	r3, #1
 801452a:	d006      	beq.n	801453a <pbuf_alloc_reference+0x2a>
 801452c:	4b0f      	ldr	r3, [pc, #60]	@ (801456c <pbuf_alloc_reference+0x5c>)
 801452e:	f44f 72a5 	mov.w	r2, #330	@ 0x14a
 8014532:	490f      	ldr	r1, [pc, #60]	@ (8014570 <pbuf_alloc_reference+0x60>)
 8014534:	480f      	ldr	r0, [pc, #60]	@ (8014574 <pbuf_alloc_reference+0x64>)
 8014536:	f009 fead 	bl	801e294 <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 801453a:	200b      	movs	r0, #11
 801453c:	f7ff fabc 	bl	8013ab8 <memp_malloc>
 8014540:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 8014542:	68fb      	ldr	r3, [r7, #12]
 8014544:	2b00      	cmp	r3, #0
 8014546:	d101      	bne.n	801454c <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 8014548:	2300      	movs	r3, #0
 801454a:	e00b      	b.n	8014564 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 801454c:	8879      	ldrh	r1, [r7, #2]
 801454e:	887a      	ldrh	r2, [r7, #2]
 8014550:	2300      	movs	r3, #0
 8014552:	9301      	str	r3, [sp, #4]
 8014554:	883b      	ldrh	r3, [r7, #0]
 8014556:	9300      	str	r3, [sp, #0]
 8014558:	460b      	mov	r3, r1
 801455a:	6879      	ldr	r1, [r7, #4]
 801455c:	68f8      	ldr	r0, [r7, #12]
 801455e:	f7ff feb7 	bl	80142d0 <pbuf_init_alloced_pbuf>
  return p;
 8014562:	68fb      	ldr	r3, [r7, #12]
}
 8014564:	4618      	mov	r0, r3
 8014566:	3710      	adds	r7, #16
 8014568:	46bd      	mov	sp, r7
 801456a:	bd80      	pop	{r7, pc}
 801456c:	0801f908 	.word	0x0801f908
 8014570:	0801fa0c 	.word	0x0801fa0c
 8014574:	0801f968 	.word	0x0801f968

08014578 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 8014578:	b580      	push	{r7, lr}
 801457a:	b088      	sub	sp, #32
 801457c:	af02      	add	r7, sp, #8
 801457e:	607b      	str	r3, [r7, #4]
 8014580:	4603      	mov	r3, r0
 8014582:	73fb      	strb	r3, [r7, #15]
 8014584:	460b      	mov	r3, r1
 8014586:	81bb      	strh	r3, [r7, #12]
 8014588:	4613      	mov	r3, r2
 801458a:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 801458c:	7bfb      	ldrb	r3, [r7, #15]
 801458e:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 8014590:	8a7b      	ldrh	r3, [r7, #18]
 8014592:	3303      	adds	r3, #3
 8014594:	f023 0203 	bic.w	r2, r3, #3
 8014598:	89bb      	ldrh	r3, [r7, #12]
 801459a:	441a      	add	r2, r3
 801459c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801459e:	429a      	cmp	r2, r3
 80145a0:	d901      	bls.n	80145a6 <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 80145a2:	2300      	movs	r3, #0
 80145a4:	e018      	b.n	80145d8 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 80145a6:	6a3b      	ldr	r3, [r7, #32]
 80145a8:	2b00      	cmp	r3, #0
 80145aa:	d007      	beq.n	80145bc <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 80145ac:	8a7b      	ldrh	r3, [r7, #18]
 80145ae:	3303      	adds	r3, #3
 80145b0:	f023 0303 	bic.w	r3, r3, #3
 80145b4:	6a3a      	ldr	r2, [r7, #32]
 80145b6:	4413      	add	r3, r2
 80145b8:	617b      	str	r3, [r7, #20]
 80145ba:	e001      	b.n	80145c0 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 80145bc:	2300      	movs	r3, #0
 80145be:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 80145c0:	6878      	ldr	r0, [r7, #4]
 80145c2:	89b9      	ldrh	r1, [r7, #12]
 80145c4:	89ba      	ldrh	r2, [r7, #12]
 80145c6:	2302      	movs	r3, #2
 80145c8:	9301      	str	r3, [sp, #4]
 80145ca:	897b      	ldrh	r3, [r7, #10]
 80145cc:	9300      	str	r3, [sp, #0]
 80145ce:	460b      	mov	r3, r1
 80145d0:	6979      	ldr	r1, [r7, #20]
 80145d2:	f7ff fe7d 	bl	80142d0 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 80145d6:	687b      	ldr	r3, [r7, #4]
}
 80145d8:	4618      	mov	r0, r3
 80145da:	3718      	adds	r7, #24
 80145dc:	46bd      	mov	sp, r7
 80145de:	bd80      	pop	{r7, pc}

080145e0 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 80145e0:	b580      	push	{r7, lr}
 80145e2:	b084      	sub	sp, #16
 80145e4:	af00      	add	r7, sp, #0
 80145e6:	6078      	str	r0, [r7, #4]
 80145e8:	460b      	mov	r3, r1
 80145ea:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 80145ec:	687b      	ldr	r3, [r7, #4]
 80145ee:	2b00      	cmp	r3, #0
 80145f0:	d106      	bne.n	8014600 <pbuf_realloc+0x20>
 80145f2:	4b3a      	ldr	r3, [pc, #232]	@ (80146dc <pbuf_realloc+0xfc>)
 80145f4:	f44f 72cc 	mov.w	r2, #408	@ 0x198
 80145f8:	4939      	ldr	r1, [pc, #228]	@ (80146e0 <pbuf_realloc+0x100>)
 80145fa:	483a      	ldr	r0, [pc, #232]	@ (80146e4 <pbuf_realloc+0x104>)
 80145fc:	f009 fe4a 	bl	801e294 <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 8014600:	687b      	ldr	r3, [r7, #4]
 8014602:	891b      	ldrh	r3, [r3, #8]
 8014604:	887a      	ldrh	r2, [r7, #2]
 8014606:	429a      	cmp	r2, r3
 8014608:	d263      	bcs.n	80146d2 <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 801460a:	687b      	ldr	r3, [r7, #4]
 801460c:	891a      	ldrh	r2, [r3, #8]
 801460e:	887b      	ldrh	r3, [r7, #2]
 8014610:	1ad3      	subs	r3, r2, r3
 8014612:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 8014614:	887b      	ldrh	r3, [r7, #2]
 8014616:	817b      	strh	r3, [r7, #10]
  q = p;
 8014618:	687b      	ldr	r3, [r7, #4]
 801461a:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 801461c:	e018      	b.n	8014650 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 801461e:	68fb      	ldr	r3, [r7, #12]
 8014620:	895b      	ldrh	r3, [r3, #10]
 8014622:	897a      	ldrh	r2, [r7, #10]
 8014624:	1ad3      	subs	r3, r2, r3
 8014626:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 8014628:	68fb      	ldr	r3, [r7, #12]
 801462a:	891a      	ldrh	r2, [r3, #8]
 801462c:	893b      	ldrh	r3, [r7, #8]
 801462e:	1ad3      	subs	r3, r2, r3
 8014630:	b29a      	uxth	r2, r3
 8014632:	68fb      	ldr	r3, [r7, #12]
 8014634:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 8014636:	68fb      	ldr	r3, [r7, #12]
 8014638:	681b      	ldr	r3, [r3, #0]
 801463a:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 801463c:	68fb      	ldr	r3, [r7, #12]
 801463e:	2b00      	cmp	r3, #0
 8014640:	d106      	bne.n	8014650 <pbuf_realloc+0x70>
 8014642:	4b26      	ldr	r3, [pc, #152]	@ (80146dc <pbuf_realloc+0xfc>)
 8014644:	f240 12af 	movw	r2, #431	@ 0x1af
 8014648:	4927      	ldr	r1, [pc, #156]	@ (80146e8 <pbuf_realloc+0x108>)
 801464a:	4826      	ldr	r0, [pc, #152]	@ (80146e4 <pbuf_realloc+0x104>)
 801464c:	f009 fe22 	bl	801e294 <iprintf>
  while (rem_len > q->len) {
 8014650:	68fb      	ldr	r3, [r7, #12]
 8014652:	895b      	ldrh	r3, [r3, #10]
 8014654:	897a      	ldrh	r2, [r7, #10]
 8014656:	429a      	cmp	r2, r3
 8014658:	d8e1      	bhi.n	801461e <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 801465a:	68fb      	ldr	r3, [r7, #12]
 801465c:	7b1b      	ldrb	r3, [r3, #12]
 801465e:	f003 030f 	and.w	r3, r3, #15
 8014662:	2b00      	cmp	r3, #0
 8014664:	d121      	bne.n	80146aa <pbuf_realloc+0xca>
 8014666:	68fb      	ldr	r3, [r7, #12]
 8014668:	895b      	ldrh	r3, [r3, #10]
 801466a:	897a      	ldrh	r2, [r7, #10]
 801466c:	429a      	cmp	r2, r3
 801466e:	d01c      	beq.n	80146aa <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 8014670:	68fb      	ldr	r3, [r7, #12]
 8014672:	7b5b      	ldrb	r3, [r3, #13]
 8014674:	f003 0302 	and.w	r3, r3, #2
 8014678:	2b00      	cmp	r3, #0
 801467a:	d116      	bne.n	80146aa <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 801467c:	68fb      	ldr	r3, [r7, #12]
 801467e:	685a      	ldr	r2, [r3, #4]
 8014680:	68fb      	ldr	r3, [r7, #12]
 8014682:	1ad3      	subs	r3, r2, r3
 8014684:	b29a      	uxth	r2, r3
 8014686:	897b      	ldrh	r3, [r7, #10]
 8014688:	4413      	add	r3, r2
 801468a:	b29b      	uxth	r3, r3
 801468c:	4619      	mov	r1, r3
 801468e:	68f8      	ldr	r0, [r7, #12]
 8014690:	f7fe ff64 	bl	801355c <mem_trim>
 8014694:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 8014696:	68fb      	ldr	r3, [r7, #12]
 8014698:	2b00      	cmp	r3, #0
 801469a:	d106      	bne.n	80146aa <pbuf_realloc+0xca>
 801469c:	4b0f      	ldr	r3, [pc, #60]	@ (80146dc <pbuf_realloc+0xfc>)
 801469e:	f240 12bd 	movw	r2, #445	@ 0x1bd
 80146a2:	4912      	ldr	r1, [pc, #72]	@ (80146ec <pbuf_realloc+0x10c>)
 80146a4:	480f      	ldr	r0, [pc, #60]	@ (80146e4 <pbuf_realloc+0x104>)
 80146a6:	f009 fdf5 	bl	801e294 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 80146aa:	68fb      	ldr	r3, [r7, #12]
 80146ac:	897a      	ldrh	r2, [r7, #10]
 80146ae:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 80146b0:	68fb      	ldr	r3, [r7, #12]
 80146b2:	895a      	ldrh	r2, [r3, #10]
 80146b4:	68fb      	ldr	r3, [r7, #12]
 80146b6:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 80146b8:	68fb      	ldr	r3, [r7, #12]
 80146ba:	681b      	ldr	r3, [r3, #0]
 80146bc:	2b00      	cmp	r3, #0
 80146be:	d004      	beq.n	80146ca <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 80146c0:	68fb      	ldr	r3, [r7, #12]
 80146c2:	681b      	ldr	r3, [r3, #0]
 80146c4:	4618      	mov	r0, r3
 80146c6:	f000 f911 	bl	80148ec <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 80146ca:	68fb      	ldr	r3, [r7, #12]
 80146cc:	2200      	movs	r2, #0
 80146ce:	601a      	str	r2, [r3, #0]
 80146d0:	e000      	b.n	80146d4 <pbuf_realloc+0xf4>
    return;
 80146d2:	bf00      	nop

}
 80146d4:	3710      	adds	r7, #16
 80146d6:	46bd      	mov	sp, r7
 80146d8:	bd80      	pop	{r7, pc}
 80146da:	bf00      	nop
 80146dc:	0801f908 	.word	0x0801f908
 80146e0:	0801fa20 	.word	0x0801fa20
 80146e4:	0801f968 	.word	0x0801f968
 80146e8:	0801fa38 	.word	0x0801fa38
 80146ec:	0801fa50 	.word	0x0801fa50

080146f0 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 80146f0:	b580      	push	{r7, lr}
 80146f2:	b086      	sub	sp, #24
 80146f4:	af00      	add	r7, sp, #0
 80146f6:	60f8      	str	r0, [r7, #12]
 80146f8:	60b9      	str	r1, [r7, #8]
 80146fa:	4613      	mov	r3, r2
 80146fc:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 80146fe:	68fb      	ldr	r3, [r7, #12]
 8014700:	2b00      	cmp	r3, #0
 8014702:	d106      	bne.n	8014712 <pbuf_add_header_impl+0x22>
 8014704:	4b2b      	ldr	r3, [pc, #172]	@ (80147b4 <pbuf_add_header_impl+0xc4>)
 8014706:	f240 12df 	movw	r2, #479	@ 0x1df
 801470a:	492b      	ldr	r1, [pc, #172]	@ (80147b8 <pbuf_add_header_impl+0xc8>)
 801470c:	482b      	ldr	r0, [pc, #172]	@ (80147bc <pbuf_add_header_impl+0xcc>)
 801470e:	f009 fdc1 	bl	801e294 <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 8014712:	68fb      	ldr	r3, [r7, #12]
 8014714:	2b00      	cmp	r3, #0
 8014716:	d003      	beq.n	8014720 <pbuf_add_header_impl+0x30>
 8014718:	68bb      	ldr	r3, [r7, #8]
 801471a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801471e:	d301      	bcc.n	8014724 <pbuf_add_header_impl+0x34>
    return 1;
 8014720:	2301      	movs	r3, #1
 8014722:	e043      	b.n	80147ac <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 8014724:	68bb      	ldr	r3, [r7, #8]
 8014726:	2b00      	cmp	r3, #0
 8014728:	d101      	bne.n	801472e <pbuf_add_header_impl+0x3e>
    return 0;
 801472a:	2300      	movs	r3, #0
 801472c:	e03e      	b.n	80147ac <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 801472e:	68bb      	ldr	r3, [r7, #8]
 8014730:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 8014732:	68fb      	ldr	r3, [r7, #12]
 8014734:	891a      	ldrh	r2, [r3, #8]
 8014736:	8a7b      	ldrh	r3, [r7, #18]
 8014738:	4413      	add	r3, r2
 801473a:	b29b      	uxth	r3, r3
 801473c:	8a7a      	ldrh	r2, [r7, #18]
 801473e:	429a      	cmp	r2, r3
 8014740:	d901      	bls.n	8014746 <pbuf_add_header_impl+0x56>
    return 1;
 8014742:	2301      	movs	r3, #1
 8014744:	e032      	b.n	80147ac <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 8014746:	68fb      	ldr	r3, [r7, #12]
 8014748:	7b1b      	ldrb	r3, [r3, #12]
 801474a:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 801474c:	8a3b      	ldrh	r3, [r7, #16]
 801474e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8014752:	2b00      	cmp	r3, #0
 8014754:	d00c      	beq.n	8014770 <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 8014756:	68fb      	ldr	r3, [r7, #12]
 8014758:	685a      	ldr	r2, [r3, #4]
 801475a:	68bb      	ldr	r3, [r7, #8]
 801475c:	425b      	negs	r3, r3
 801475e:	4413      	add	r3, r2
 8014760:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 8014762:	68fb      	ldr	r3, [r7, #12]
 8014764:	3310      	adds	r3, #16
 8014766:	697a      	ldr	r2, [r7, #20]
 8014768:	429a      	cmp	r2, r3
 801476a:	d20d      	bcs.n	8014788 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 801476c:	2301      	movs	r3, #1
 801476e:	e01d      	b.n	80147ac <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 8014770:	79fb      	ldrb	r3, [r7, #7]
 8014772:	2b00      	cmp	r3, #0
 8014774:	d006      	beq.n	8014784 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 8014776:	68fb      	ldr	r3, [r7, #12]
 8014778:	685a      	ldr	r2, [r3, #4]
 801477a:	68bb      	ldr	r3, [r7, #8]
 801477c:	425b      	negs	r3, r3
 801477e:	4413      	add	r3, r2
 8014780:	617b      	str	r3, [r7, #20]
 8014782:	e001      	b.n	8014788 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 8014784:	2301      	movs	r3, #1
 8014786:	e011      	b.n	80147ac <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 8014788:	68fb      	ldr	r3, [r7, #12]
 801478a:	697a      	ldr	r2, [r7, #20]
 801478c:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 801478e:	68fb      	ldr	r3, [r7, #12]
 8014790:	895a      	ldrh	r2, [r3, #10]
 8014792:	8a7b      	ldrh	r3, [r7, #18]
 8014794:	4413      	add	r3, r2
 8014796:	b29a      	uxth	r2, r3
 8014798:	68fb      	ldr	r3, [r7, #12]
 801479a:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 801479c:	68fb      	ldr	r3, [r7, #12]
 801479e:	891a      	ldrh	r2, [r3, #8]
 80147a0:	8a7b      	ldrh	r3, [r7, #18]
 80147a2:	4413      	add	r3, r2
 80147a4:	b29a      	uxth	r2, r3
 80147a6:	68fb      	ldr	r3, [r7, #12]
 80147a8:	811a      	strh	r2, [r3, #8]


  return 0;
 80147aa:	2300      	movs	r3, #0
}
 80147ac:	4618      	mov	r0, r3
 80147ae:	3718      	adds	r7, #24
 80147b0:	46bd      	mov	sp, r7
 80147b2:	bd80      	pop	{r7, pc}
 80147b4:	0801f908 	.word	0x0801f908
 80147b8:	0801fa6c 	.word	0x0801fa6c
 80147bc:	0801f968 	.word	0x0801f968

080147c0 <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 80147c0:	b580      	push	{r7, lr}
 80147c2:	b082      	sub	sp, #8
 80147c4:	af00      	add	r7, sp, #0
 80147c6:	6078      	str	r0, [r7, #4]
 80147c8:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 80147ca:	2200      	movs	r2, #0
 80147cc:	6839      	ldr	r1, [r7, #0]
 80147ce:	6878      	ldr	r0, [r7, #4]
 80147d0:	f7ff ff8e 	bl	80146f0 <pbuf_add_header_impl>
 80147d4:	4603      	mov	r3, r0
}
 80147d6:	4618      	mov	r0, r3
 80147d8:	3708      	adds	r7, #8
 80147da:	46bd      	mov	sp, r7
 80147dc:	bd80      	pop	{r7, pc}
	...

080147e0 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 80147e0:	b580      	push	{r7, lr}
 80147e2:	b084      	sub	sp, #16
 80147e4:	af00      	add	r7, sp, #0
 80147e6:	6078      	str	r0, [r7, #4]
 80147e8:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 80147ea:	687b      	ldr	r3, [r7, #4]
 80147ec:	2b00      	cmp	r3, #0
 80147ee:	d106      	bne.n	80147fe <pbuf_remove_header+0x1e>
 80147f0:	4b20      	ldr	r3, [pc, #128]	@ (8014874 <pbuf_remove_header+0x94>)
 80147f2:	f240 224b 	movw	r2, #587	@ 0x24b
 80147f6:	4920      	ldr	r1, [pc, #128]	@ (8014878 <pbuf_remove_header+0x98>)
 80147f8:	4820      	ldr	r0, [pc, #128]	@ (801487c <pbuf_remove_header+0x9c>)
 80147fa:	f009 fd4b 	bl	801e294 <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 80147fe:	687b      	ldr	r3, [r7, #4]
 8014800:	2b00      	cmp	r3, #0
 8014802:	d003      	beq.n	801480c <pbuf_remove_header+0x2c>
 8014804:	683b      	ldr	r3, [r7, #0]
 8014806:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801480a:	d301      	bcc.n	8014810 <pbuf_remove_header+0x30>
    return 1;
 801480c:	2301      	movs	r3, #1
 801480e:	e02c      	b.n	801486a <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 8014810:	683b      	ldr	r3, [r7, #0]
 8014812:	2b00      	cmp	r3, #0
 8014814:	d101      	bne.n	801481a <pbuf_remove_header+0x3a>
    return 0;
 8014816:	2300      	movs	r3, #0
 8014818:	e027      	b.n	801486a <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 801481a:	683b      	ldr	r3, [r7, #0]
 801481c:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 801481e:	687b      	ldr	r3, [r7, #4]
 8014820:	895b      	ldrh	r3, [r3, #10]
 8014822:	89fa      	ldrh	r2, [r7, #14]
 8014824:	429a      	cmp	r2, r3
 8014826:	d908      	bls.n	801483a <pbuf_remove_header+0x5a>
 8014828:	4b12      	ldr	r3, [pc, #72]	@ (8014874 <pbuf_remove_header+0x94>)
 801482a:	f240 2255 	movw	r2, #597	@ 0x255
 801482e:	4914      	ldr	r1, [pc, #80]	@ (8014880 <pbuf_remove_header+0xa0>)
 8014830:	4812      	ldr	r0, [pc, #72]	@ (801487c <pbuf_remove_header+0x9c>)
 8014832:	f009 fd2f 	bl	801e294 <iprintf>
 8014836:	2301      	movs	r3, #1
 8014838:	e017      	b.n	801486a <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 801483a:	687b      	ldr	r3, [r7, #4]
 801483c:	685b      	ldr	r3, [r3, #4]
 801483e:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 8014840:	687b      	ldr	r3, [r7, #4]
 8014842:	685a      	ldr	r2, [r3, #4]
 8014844:	683b      	ldr	r3, [r7, #0]
 8014846:	441a      	add	r2, r3
 8014848:	687b      	ldr	r3, [r7, #4]
 801484a:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 801484c:	687b      	ldr	r3, [r7, #4]
 801484e:	895a      	ldrh	r2, [r3, #10]
 8014850:	89fb      	ldrh	r3, [r7, #14]
 8014852:	1ad3      	subs	r3, r2, r3
 8014854:	b29a      	uxth	r2, r3
 8014856:	687b      	ldr	r3, [r7, #4]
 8014858:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 801485a:	687b      	ldr	r3, [r7, #4]
 801485c:	891a      	ldrh	r2, [r3, #8]
 801485e:	89fb      	ldrh	r3, [r7, #14]
 8014860:	1ad3      	subs	r3, r2, r3
 8014862:	b29a      	uxth	r2, r3
 8014864:	687b      	ldr	r3, [r7, #4]
 8014866:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 8014868:	2300      	movs	r3, #0
}
 801486a:	4618      	mov	r0, r3
 801486c:	3710      	adds	r7, #16
 801486e:	46bd      	mov	sp, r7
 8014870:	bd80      	pop	{r7, pc}
 8014872:	bf00      	nop
 8014874:	0801f908 	.word	0x0801f908
 8014878:	0801fa6c 	.word	0x0801fa6c
 801487c:	0801f968 	.word	0x0801f968
 8014880:	0801fa78 	.word	0x0801fa78

08014884 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 8014884:	b580      	push	{r7, lr}
 8014886:	b082      	sub	sp, #8
 8014888:	af00      	add	r7, sp, #0
 801488a:	6078      	str	r0, [r7, #4]
 801488c:	460b      	mov	r3, r1
 801488e:	807b      	strh	r3, [r7, #2]
 8014890:	4613      	mov	r3, r2
 8014892:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 8014894:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8014898:	2b00      	cmp	r3, #0
 801489a:	da08      	bge.n	80148ae <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 801489c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80148a0:	425b      	negs	r3, r3
 80148a2:	4619      	mov	r1, r3
 80148a4:	6878      	ldr	r0, [r7, #4]
 80148a6:	f7ff ff9b 	bl	80147e0 <pbuf_remove_header>
 80148aa:	4603      	mov	r3, r0
 80148ac:	e007      	b.n	80148be <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 80148ae:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80148b2:	787a      	ldrb	r2, [r7, #1]
 80148b4:	4619      	mov	r1, r3
 80148b6:	6878      	ldr	r0, [r7, #4]
 80148b8:	f7ff ff1a 	bl	80146f0 <pbuf_add_header_impl>
 80148bc:	4603      	mov	r3, r0
  }
}
 80148be:	4618      	mov	r0, r3
 80148c0:	3708      	adds	r7, #8
 80148c2:	46bd      	mov	sp, r7
 80148c4:	bd80      	pop	{r7, pc}

080148c6 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 80148c6:	b580      	push	{r7, lr}
 80148c8:	b082      	sub	sp, #8
 80148ca:	af00      	add	r7, sp, #0
 80148cc:	6078      	str	r0, [r7, #4]
 80148ce:	460b      	mov	r3, r1
 80148d0:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 80148d2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80148d6:	2201      	movs	r2, #1
 80148d8:	4619      	mov	r1, r3
 80148da:	6878      	ldr	r0, [r7, #4]
 80148dc:	f7ff ffd2 	bl	8014884 <pbuf_header_impl>
 80148e0:	4603      	mov	r3, r0
}
 80148e2:	4618      	mov	r0, r3
 80148e4:	3708      	adds	r7, #8
 80148e6:	46bd      	mov	sp, r7
 80148e8:	bd80      	pop	{r7, pc}
	...

080148ec <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 80148ec:	b580      	push	{r7, lr}
 80148ee:	b088      	sub	sp, #32
 80148f0:	af00      	add	r7, sp, #0
 80148f2:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 80148f4:	687b      	ldr	r3, [r7, #4]
 80148f6:	2b00      	cmp	r3, #0
 80148f8:	d10b      	bne.n	8014912 <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 80148fa:	687b      	ldr	r3, [r7, #4]
 80148fc:	2b00      	cmp	r3, #0
 80148fe:	d106      	bne.n	801490e <pbuf_free+0x22>
 8014900:	4b3b      	ldr	r3, [pc, #236]	@ (80149f0 <pbuf_free+0x104>)
 8014902:	f44f 7237 	mov.w	r2, #732	@ 0x2dc
 8014906:	493b      	ldr	r1, [pc, #236]	@ (80149f4 <pbuf_free+0x108>)
 8014908:	483b      	ldr	r0, [pc, #236]	@ (80149f8 <pbuf_free+0x10c>)
 801490a:	f009 fcc3 	bl	801e294 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 801490e:	2300      	movs	r3, #0
 8014910:	e069      	b.n	80149e6 <pbuf_free+0xfa>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 8014912:	2300      	movs	r3, #0
 8014914:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 8014916:	e062      	b.n	80149de <pbuf_free+0xf2>
    LWIP_PBUF_REF_T ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 8014918:	f008 fd66 	bl	801d3e8 <sys_arch_protect>
 801491c:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 801491e:	687b      	ldr	r3, [r7, #4]
 8014920:	7b9b      	ldrb	r3, [r3, #14]
 8014922:	2b00      	cmp	r3, #0
 8014924:	d106      	bne.n	8014934 <pbuf_free+0x48>
 8014926:	4b32      	ldr	r3, [pc, #200]	@ (80149f0 <pbuf_free+0x104>)
 8014928:	f240 22f1 	movw	r2, #753	@ 0x2f1
 801492c:	4933      	ldr	r1, [pc, #204]	@ (80149fc <pbuf_free+0x110>)
 801492e:	4832      	ldr	r0, [pc, #200]	@ (80149f8 <pbuf_free+0x10c>)
 8014930:	f009 fcb0 	bl	801e294 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 8014934:	687b      	ldr	r3, [r7, #4]
 8014936:	7b9b      	ldrb	r3, [r3, #14]
 8014938:	3b01      	subs	r3, #1
 801493a:	b2da      	uxtb	r2, r3
 801493c:	687b      	ldr	r3, [r7, #4]
 801493e:	739a      	strb	r2, [r3, #14]
 8014940:	687b      	ldr	r3, [r7, #4]
 8014942:	7b9b      	ldrb	r3, [r3, #14]
 8014944:	75fb      	strb	r3, [r7, #23]
    SYS_ARCH_UNPROTECT(old_level);
 8014946:	69b8      	ldr	r0, [r7, #24]
 8014948:	f008 fd5c 	bl	801d404 <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 801494c:	7dfb      	ldrb	r3, [r7, #23]
 801494e:	2b00      	cmp	r3, #0
 8014950:	d143      	bne.n	80149da <pbuf_free+0xee>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 8014952:	687b      	ldr	r3, [r7, #4]
 8014954:	681b      	ldr	r3, [r3, #0]
 8014956:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 8014958:	687b      	ldr	r3, [r7, #4]
 801495a:	7b1b      	ldrb	r3, [r3, #12]
 801495c:	f003 030f 	and.w	r3, r3, #15
 8014960:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 8014962:	687b      	ldr	r3, [r7, #4]
 8014964:	7b5b      	ldrb	r3, [r3, #13]
 8014966:	f003 0302 	and.w	r3, r3, #2
 801496a:	2b00      	cmp	r3, #0
 801496c:	d011      	beq.n	8014992 <pbuf_free+0xa6>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 801496e:	687b      	ldr	r3, [r7, #4]
 8014970:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 8014972:	68bb      	ldr	r3, [r7, #8]
 8014974:	691b      	ldr	r3, [r3, #16]
 8014976:	2b00      	cmp	r3, #0
 8014978:	d106      	bne.n	8014988 <pbuf_free+0x9c>
 801497a:	4b1d      	ldr	r3, [pc, #116]	@ (80149f0 <pbuf_free+0x104>)
 801497c:	f240 22ff 	movw	r2, #767	@ 0x2ff
 8014980:	491f      	ldr	r1, [pc, #124]	@ (8014a00 <pbuf_free+0x114>)
 8014982:	481d      	ldr	r0, [pc, #116]	@ (80149f8 <pbuf_free+0x10c>)
 8014984:	f009 fc86 	bl	801e294 <iprintf>
        pc->custom_free_function(p);
 8014988:	68bb      	ldr	r3, [r7, #8]
 801498a:	691b      	ldr	r3, [r3, #16]
 801498c:	6878      	ldr	r0, [r7, #4]
 801498e:	4798      	blx	r3
 8014990:	e01d      	b.n	80149ce <pbuf_free+0xe2>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 8014992:	7bfb      	ldrb	r3, [r7, #15]
 8014994:	2b02      	cmp	r3, #2
 8014996:	d104      	bne.n	80149a2 <pbuf_free+0xb6>
          memp_free(MEMP_PBUF_POOL, p);
 8014998:	6879      	ldr	r1, [r7, #4]
 801499a:	200c      	movs	r0, #12
 801499c:	f7ff f902 	bl	8013ba4 <memp_free>
 80149a0:	e015      	b.n	80149ce <pbuf_free+0xe2>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 80149a2:	7bfb      	ldrb	r3, [r7, #15]
 80149a4:	2b01      	cmp	r3, #1
 80149a6:	d104      	bne.n	80149b2 <pbuf_free+0xc6>
          memp_free(MEMP_PBUF, p);
 80149a8:	6879      	ldr	r1, [r7, #4]
 80149aa:	200b      	movs	r0, #11
 80149ac:	f7ff f8fa 	bl	8013ba4 <memp_free>
 80149b0:	e00d      	b.n	80149ce <pbuf_free+0xe2>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 80149b2:	7bfb      	ldrb	r3, [r7, #15]
 80149b4:	2b00      	cmp	r3, #0
 80149b6:	d103      	bne.n	80149c0 <pbuf_free+0xd4>
          mem_free(p);
 80149b8:	6878      	ldr	r0, [r7, #4]
 80149ba:	f7fe fd3f 	bl	801343c <mem_free>
 80149be:	e006      	b.n	80149ce <pbuf_free+0xe2>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 80149c0:	4b0b      	ldr	r3, [pc, #44]	@ (80149f0 <pbuf_free+0x104>)
 80149c2:	f240 320f 	movw	r2, #783	@ 0x30f
 80149c6:	490f      	ldr	r1, [pc, #60]	@ (8014a04 <pbuf_free+0x118>)
 80149c8:	480b      	ldr	r0, [pc, #44]	@ (80149f8 <pbuf_free+0x10c>)
 80149ca:	f009 fc63 	bl	801e294 <iprintf>
        }
      }
      count++;
 80149ce:	7ffb      	ldrb	r3, [r7, #31]
 80149d0:	3301      	adds	r3, #1
 80149d2:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 80149d4:	693b      	ldr	r3, [r7, #16]
 80149d6:	607b      	str	r3, [r7, #4]
 80149d8:	e001      	b.n	80149de <pbuf_free+0xf2>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 80149da:	2300      	movs	r3, #0
 80149dc:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 80149de:	687b      	ldr	r3, [r7, #4]
 80149e0:	2b00      	cmp	r3, #0
 80149e2:	d199      	bne.n	8014918 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 80149e4:	7ffb      	ldrb	r3, [r7, #31]
}
 80149e6:	4618      	mov	r0, r3
 80149e8:	3720      	adds	r7, #32
 80149ea:	46bd      	mov	sp, r7
 80149ec:	bd80      	pop	{r7, pc}
 80149ee:	bf00      	nop
 80149f0:	0801f908 	.word	0x0801f908
 80149f4:	0801fa6c 	.word	0x0801fa6c
 80149f8:	0801f968 	.word	0x0801f968
 80149fc:	0801fa98 	.word	0x0801fa98
 8014a00:	0801fab0 	.word	0x0801fab0
 8014a04:	0801fad4 	.word	0x0801fad4

08014a08 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 8014a08:	b480      	push	{r7}
 8014a0a:	b085      	sub	sp, #20
 8014a0c:	af00      	add	r7, sp, #0
 8014a0e:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 8014a10:	2300      	movs	r3, #0
 8014a12:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 8014a14:	e005      	b.n	8014a22 <pbuf_clen+0x1a>
    ++len;
 8014a16:	89fb      	ldrh	r3, [r7, #14]
 8014a18:	3301      	adds	r3, #1
 8014a1a:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 8014a1c:	687b      	ldr	r3, [r7, #4]
 8014a1e:	681b      	ldr	r3, [r3, #0]
 8014a20:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8014a22:	687b      	ldr	r3, [r7, #4]
 8014a24:	2b00      	cmp	r3, #0
 8014a26:	d1f6      	bne.n	8014a16 <pbuf_clen+0xe>
  }
  return len;
 8014a28:	89fb      	ldrh	r3, [r7, #14]
}
 8014a2a:	4618      	mov	r0, r3
 8014a2c:	3714      	adds	r7, #20
 8014a2e:	46bd      	mov	sp, r7
 8014a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a34:	4770      	bx	lr
	...

08014a38 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 8014a38:	b580      	push	{r7, lr}
 8014a3a:	b084      	sub	sp, #16
 8014a3c:	af00      	add	r7, sp, #0
 8014a3e:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 8014a40:	687b      	ldr	r3, [r7, #4]
 8014a42:	2b00      	cmp	r3, #0
 8014a44:	d016      	beq.n	8014a74 <pbuf_ref+0x3c>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 8014a46:	f008 fccf 	bl	801d3e8 <sys_arch_protect>
 8014a4a:	60f8      	str	r0, [r7, #12]
 8014a4c:	687b      	ldr	r3, [r7, #4]
 8014a4e:	7b9b      	ldrb	r3, [r3, #14]
 8014a50:	3301      	adds	r3, #1
 8014a52:	b2da      	uxtb	r2, r3
 8014a54:	687b      	ldr	r3, [r7, #4]
 8014a56:	739a      	strb	r2, [r3, #14]
 8014a58:	68f8      	ldr	r0, [r7, #12]
 8014a5a:	f008 fcd3 	bl	801d404 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 8014a5e:	687b      	ldr	r3, [r7, #4]
 8014a60:	7b9b      	ldrb	r3, [r3, #14]
 8014a62:	2b00      	cmp	r3, #0
 8014a64:	d106      	bne.n	8014a74 <pbuf_ref+0x3c>
 8014a66:	4b05      	ldr	r3, [pc, #20]	@ (8014a7c <pbuf_ref+0x44>)
 8014a68:	f240 3242 	movw	r2, #834	@ 0x342
 8014a6c:	4904      	ldr	r1, [pc, #16]	@ (8014a80 <pbuf_ref+0x48>)
 8014a6e:	4805      	ldr	r0, [pc, #20]	@ (8014a84 <pbuf_ref+0x4c>)
 8014a70:	f009 fc10 	bl	801e294 <iprintf>
  }
}
 8014a74:	bf00      	nop
 8014a76:	3710      	adds	r7, #16
 8014a78:	46bd      	mov	sp, r7
 8014a7a:	bd80      	pop	{r7, pc}
 8014a7c:	0801f908 	.word	0x0801f908
 8014a80:	0801fae8 	.word	0x0801fae8
 8014a84:	0801f968 	.word	0x0801f968

08014a88 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 8014a88:	b580      	push	{r7, lr}
 8014a8a:	b084      	sub	sp, #16
 8014a8c:	af00      	add	r7, sp, #0
 8014a8e:	6078      	str	r0, [r7, #4]
 8014a90:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 8014a92:	687b      	ldr	r3, [r7, #4]
 8014a94:	2b00      	cmp	r3, #0
 8014a96:	d002      	beq.n	8014a9e <pbuf_cat+0x16>
 8014a98:	683b      	ldr	r3, [r7, #0]
 8014a9a:	2b00      	cmp	r3, #0
 8014a9c:	d107      	bne.n	8014aae <pbuf_cat+0x26>
 8014a9e:	4b20      	ldr	r3, [pc, #128]	@ (8014b20 <pbuf_cat+0x98>)
 8014aa0:	f240 3259 	movw	r2, #857	@ 0x359
 8014aa4:	491f      	ldr	r1, [pc, #124]	@ (8014b24 <pbuf_cat+0x9c>)
 8014aa6:	4820      	ldr	r0, [pc, #128]	@ (8014b28 <pbuf_cat+0xa0>)
 8014aa8:	f009 fbf4 	bl	801e294 <iprintf>
 8014aac:	e034      	b.n	8014b18 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 8014aae:	687b      	ldr	r3, [r7, #4]
 8014ab0:	60fb      	str	r3, [r7, #12]
 8014ab2:	e00a      	b.n	8014aca <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8014ab4:	68fb      	ldr	r3, [r7, #12]
 8014ab6:	891a      	ldrh	r2, [r3, #8]
 8014ab8:	683b      	ldr	r3, [r7, #0]
 8014aba:	891b      	ldrh	r3, [r3, #8]
 8014abc:	4413      	add	r3, r2
 8014abe:	b29a      	uxth	r2, r3
 8014ac0:	68fb      	ldr	r3, [r7, #12]
 8014ac2:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 8014ac4:	68fb      	ldr	r3, [r7, #12]
 8014ac6:	681b      	ldr	r3, [r3, #0]
 8014ac8:	60fb      	str	r3, [r7, #12]
 8014aca:	68fb      	ldr	r3, [r7, #12]
 8014acc:	681b      	ldr	r3, [r3, #0]
 8014ace:	2b00      	cmp	r3, #0
 8014ad0:	d1f0      	bne.n	8014ab4 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 8014ad2:	68fb      	ldr	r3, [r7, #12]
 8014ad4:	891a      	ldrh	r2, [r3, #8]
 8014ad6:	68fb      	ldr	r3, [r7, #12]
 8014ad8:	895b      	ldrh	r3, [r3, #10]
 8014ada:	429a      	cmp	r2, r3
 8014adc:	d006      	beq.n	8014aec <pbuf_cat+0x64>
 8014ade:	4b10      	ldr	r3, [pc, #64]	@ (8014b20 <pbuf_cat+0x98>)
 8014ae0:	f240 3262 	movw	r2, #866	@ 0x362
 8014ae4:	4911      	ldr	r1, [pc, #68]	@ (8014b2c <pbuf_cat+0xa4>)
 8014ae6:	4810      	ldr	r0, [pc, #64]	@ (8014b28 <pbuf_cat+0xa0>)
 8014ae8:	f009 fbd4 	bl	801e294 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 8014aec:	68fb      	ldr	r3, [r7, #12]
 8014aee:	681b      	ldr	r3, [r3, #0]
 8014af0:	2b00      	cmp	r3, #0
 8014af2:	d006      	beq.n	8014b02 <pbuf_cat+0x7a>
 8014af4:	4b0a      	ldr	r3, [pc, #40]	@ (8014b20 <pbuf_cat+0x98>)
 8014af6:	f240 3263 	movw	r2, #867	@ 0x363
 8014afa:	490d      	ldr	r1, [pc, #52]	@ (8014b30 <pbuf_cat+0xa8>)
 8014afc:	480a      	ldr	r0, [pc, #40]	@ (8014b28 <pbuf_cat+0xa0>)
 8014afe:	f009 fbc9 	bl	801e294 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8014b02:	68fb      	ldr	r3, [r7, #12]
 8014b04:	891a      	ldrh	r2, [r3, #8]
 8014b06:	683b      	ldr	r3, [r7, #0]
 8014b08:	891b      	ldrh	r3, [r3, #8]
 8014b0a:	4413      	add	r3, r2
 8014b0c:	b29a      	uxth	r2, r3
 8014b0e:	68fb      	ldr	r3, [r7, #12]
 8014b10:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 8014b12:	68fb      	ldr	r3, [r7, #12]
 8014b14:	683a      	ldr	r2, [r7, #0]
 8014b16:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 8014b18:	3710      	adds	r7, #16
 8014b1a:	46bd      	mov	sp, r7
 8014b1c:	bd80      	pop	{r7, pc}
 8014b1e:	bf00      	nop
 8014b20:	0801f908 	.word	0x0801f908
 8014b24:	0801fafc 	.word	0x0801fafc
 8014b28:	0801f968 	.word	0x0801f968
 8014b2c:	0801fb34 	.word	0x0801fb34
 8014b30:	0801fb64 	.word	0x0801fb64

08014b34 <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 8014b34:	b580      	push	{r7, lr}
 8014b36:	b082      	sub	sp, #8
 8014b38:	af00      	add	r7, sp, #0
 8014b3a:	6078      	str	r0, [r7, #4]
 8014b3c:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 8014b3e:	6839      	ldr	r1, [r7, #0]
 8014b40:	6878      	ldr	r0, [r7, #4]
 8014b42:	f7ff ffa1 	bl	8014a88 <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 8014b46:	6838      	ldr	r0, [r7, #0]
 8014b48:	f7ff ff76 	bl	8014a38 <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 8014b4c:	bf00      	nop
 8014b4e:	3708      	adds	r7, #8
 8014b50:	46bd      	mov	sp, r7
 8014b52:	bd80      	pop	{r7, pc}

08014b54 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 8014b54:	b580      	push	{r7, lr}
 8014b56:	b086      	sub	sp, #24
 8014b58:	af00      	add	r7, sp, #0
 8014b5a:	6078      	str	r0, [r7, #4]
 8014b5c:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 8014b5e:	2300      	movs	r3, #0
 8014b60:	617b      	str	r3, [r7, #20]
 8014b62:	2300      	movs	r3, #0
 8014b64:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 8014b66:	687b      	ldr	r3, [r7, #4]
 8014b68:	2b00      	cmp	r3, #0
 8014b6a:	d008      	beq.n	8014b7e <pbuf_copy+0x2a>
 8014b6c:	683b      	ldr	r3, [r7, #0]
 8014b6e:	2b00      	cmp	r3, #0
 8014b70:	d005      	beq.n	8014b7e <pbuf_copy+0x2a>
 8014b72:	687b      	ldr	r3, [r7, #4]
 8014b74:	891a      	ldrh	r2, [r3, #8]
 8014b76:	683b      	ldr	r3, [r7, #0]
 8014b78:	891b      	ldrh	r3, [r3, #8]
 8014b7a:	429a      	cmp	r2, r3
 8014b7c:	d209      	bcs.n	8014b92 <pbuf_copy+0x3e>
 8014b7e:	4b57      	ldr	r3, [pc, #348]	@ (8014cdc <pbuf_copy+0x188>)
 8014b80:	f240 32c9 	movw	r2, #969	@ 0x3c9
 8014b84:	4956      	ldr	r1, [pc, #344]	@ (8014ce0 <pbuf_copy+0x18c>)
 8014b86:	4857      	ldr	r0, [pc, #348]	@ (8014ce4 <pbuf_copy+0x190>)
 8014b88:	f009 fb84 	bl	801e294 <iprintf>
 8014b8c:	f06f 030f 	mvn.w	r3, #15
 8014b90:	e09f      	b.n	8014cd2 <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 8014b92:	687b      	ldr	r3, [r7, #4]
 8014b94:	895b      	ldrh	r3, [r3, #10]
 8014b96:	461a      	mov	r2, r3
 8014b98:	697b      	ldr	r3, [r7, #20]
 8014b9a:	1ad2      	subs	r2, r2, r3
 8014b9c:	683b      	ldr	r3, [r7, #0]
 8014b9e:	895b      	ldrh	r3, [r3, #10]
 8014ba0:	4619      	mov	r1, r3
 8014ba2:	693b      	ldr	r3, [r7, #16]
 8014ba4:	1acb      	subs	r3, r1, r3
 8014ba6:	429a      	cmp	r2, r3
 8014ba8:	d306      	bcc.n	8014bb8 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 8014baa:	683b      	ldr	r3, [r7, #0]
 8014bac:	895b      	ldrh	r3, [r3, #10]
 8014bae:	461a      	mov	r2, r3
 8014bb0:	693b      	ldr	r3, [r7, #16]
 8014bb2:	1ad3      	subs	r3, r2, r3
 8014bb4:	60fb      	str	r3, [r7, #12]
 8014bb6:	e005      	b.n	8014bc4 <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 8014bb8:	687b      	ldr	r3, [r7, #4]
 8014bba:	895b      	ldrh	r3, [r3, #10]
 8014bbc:	461a      	mov	r2, r3
 8014bbe:	697b      	ldr	r3, [r7, #20]
 8014bc0:	1ad3      	subs	r3, r2, r3
 8014bc2:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 8014bc4:	687b      	ldr	r3, [r7, #4]
 8014bc6:	685a      	ldr	r2, [r3, #4]
 8014bc8:	697b      	ldr	r3, [r7, #20]
 8014bca:	18d0      	adds	r0, r2, r3
 8014bcc:	683b      	ldr	r3, [r7, #0]
 8014bce:	685a      	ldr	r2, [r3, #4]
 8014bd0:	693b      	ldr	r3, [r7, #16]
 8014bd2:	4413      	add	r3, r2
 8014bd4:	68fa      	ldr	r2, [r7, #12]
 8014bd6:	4619      	mov	r1, r3
 8014bd8:	f009 fc95 	bl	801e506 <memcpy>
    offset_to += len;
 8014bdc:	697a      	ldr	r2, [r7, #20]
 8014bde:	68fb      	ldr	r3, [r7, #12]
 8014be0:	4413      	add	r3, r2
 8014be2:	617b      	str	r3, [r7, #20]
    offset_from += len;
 8014be4:	693a      	ldr	r2, [r7, #16]
 8014be6:	68fb      	ldr	r3, [r7, #12]
 8014be8:	4413      	add	r3, r2
 8014bea:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 8014bec:	687b      	ldr	r3, [r7, #4]
 8014bee:	895b      	ldrh	r3, [r3, #10]
 8014bf0:	461a      	mov	r2, r3
 8014bf2:	697b      	ldr	r3, [r7, #20]
 8014bf4:	4293      	cmp	r3, r2
 8014bf6:	d906      	bls.n	8014c06 <pbuf_copy+0xb2>
 8014bf8:	4b38      	ldr	r3, [pc, #224]	@ (8014cdc <pbuf_copy+0x188>)
 8014bfa:	f240 32d9 	movw	r2, #985	@ 0x3d9
 8014bfe:	493a      	ldr	r1, [pc, #232]	@ (8014ce8 <pbuf_copy+0x194>)
 8014c00:	4838      	ldr	r0, [pc, #224]	@ (8014ce4 <pbuf_copy+0x190>)
 8014c02:	f009 fb47 	bl	801e294 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 8014c06:	683b      	ldr	r3, [r7, #0]
 8014c08:	895b      	ldrh	r3, [r3, #10]
 8014c0a:	461a      	mov	r2, r3
 8014c0c:	693b      	ldr	r3, [r7, #16]
 8014c0e:	4293      	cmp	r3, r2
 8014c10:	d906      	bls.n	8014c20 <pbuf_copy+0xcc>
 8014c12:	4b32      	ldr	r3, [pc, #200]	@ (8014cdc <pbuf_copy+0x188>)
 8014c14:	f240 32da 	movw	r2, #986	@ 0x3da
 8014c18:	4934      	ldr	r1, [pc, #208]	@ (8014cec <pbuf_copy+0x198>)
 8014c1a:	4832      	ldr	r0, [pc, #200]	@ (8014ce4 <pbuf_copy+0x190>)
 8014c1c:	f009 fb3a 	bl	801e294 <iprintf>
    if (offset_from >= p_from->len) {
 8014c20:	683b      	ldr	r3, [r7, #0]
 8014c22:	895b      	ldrh	r3, [r3, #10]
 8014c24:	461a      	mov	r2, r3
 8014c26:	693b      	ldr	r3, [r7, #16]
 8014c28:	4293      	cmp	r3, r2
 8014c2a:	d304      	bcc.n	8014c36 <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 8014c2c:	2300      	movs	r3, #0
 8014c2e:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 8014c30:	683b      	ldr	r3, [r7, #0]
 8014c32:	681b      	ldr	r3, [r3, #0]
 8014c34:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 8014c36:	687b      	ldr	r3, [r7, #4]
 8014c38:	895b      	ldrh	r3, [r3, #10]
 8014c3a:	461a      	mov	r2, r3
 8014c3c:	697b      	ldr	r3, [r7, #20]
 8014c3e:	4293      	cmp	r3, r2
 8014c40:	d114      	bne.n	8014c6c <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 8014c42:	2300      	movs	r3, #0
 8014c44:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 8014c46:	687b      	ldr	r3, [r7, #4]
 8014c48:	681b      	ldr	r3, [r3, #0]
 8014c4a:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 8014c4c:	687b      	ldr	r3, [r7, #4]
 8014c4e:	2b00      	cmp	r3, #0
 8014c50:	d10c      	bne.n	8014c6c <pbuf_copy+0x118>
 8014c52:	683b      	ldr	r3, [r7, #0]
 8014c54:	2b00      	cmp	r3, #0
 8014c56:	d009      	beq.n	8014c6c <pbuf_copy+0x118>
 8014c58:	4b20      	ldr	r3, [pc, #128]	@ (8014cdc <pbuf_copy+0x188>)
 8014c5a:	f44f 7279 	mov.w	r2, #996	@ 0x3e4
 8014c5e:	4924      	ldr	r1, [pc, #144]	@ (8014cf0 <pbuf_copy+0x19c>)
 8014c60:	4820      	ldr	r0, [pc, #128]	@ (8014ce4 <pbuf_copy+0x190>)
 8014c62:	f009 fb17 	bl	801e294 <iprintf>
 8014c66:	f06f 030f 	mvn.w	r3, #15
 8014c6a:	e032      	b.n	8014cd2 <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 8014c6c:	683b      	ldr	r3, [r7, #0]
 8014c6e:	2b00      	cmp	r3, #0
 8014c70:	d013      	beq.n	8014c9a <pbuf_copy+0x146>
 8014c72:	683b      	ldr	r3, [r7, #0]
 8014c74:	895a      	ldrh	r2, [r3, #10]
 8014c76:	683b      	ldr	r3, [r7, #0]
 8014c78:	891b      	ldrh	r3, [r3, #8]
 8014c7a:	429a      	cmp	r2, r3
 8014c7c:	d10d      	bne.n	8014c9a <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8014c7e:	683b      	ldr	r3, [r7, #0]
 8014c80:	681b      	ldr	r3, [r3, #0]
 8014c82:	2b00      	cmp	r3, #0
 8014c84:	d009      	beq.n	8014c9a <pbuf_copy+0x146>
 8014c86:	4b15      	ldr	r3, [pc, #84]	@ (8014cdc <pbuf_copy+0x188>)
 8014c88:	f240 32e9 	movw	r2, #1001	@ 0x3e9
 8014c8c:	4919      	ldr	r1, [pc, #100]	@ (8014cf4 <pbuf_copy+0x1a0>)
 8014c8e:	4815      	ldr	r0, [pc, #84]	@ (8014ce4 <pbuf_copy+0x190>)
 8014c90:	f009 fb00 	bl	801e294 <iprintf>
 8014c94:	f06f 0305 	mvn.w	r3, #5
 8014c98:	e01b      	b.n	8014cd2 <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 8014c9a:	687b      	ldr	r3, [r7, #4]
 8014c9c:	2b00      	cmp	r3, #0
 8014c9e:	d013      	beq.n	8014cc8 <pbuf_copy+0x174>
 8014ca0:	687b      	ldr	r3, [r7, #4]
 8014ca2:	895a      	ldrh	r2, [r3, #10]
 8014ca4:	687b      	ldr	r3, [r7, #4]
 8014ca6:	891b      	ldrh	r3, [r3, #8]
 8014ca8:	429a      	cmp	r2, r3
 8014caa:	d10d      	bne.n	8014cc8 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8014cac:	687b      	ldr	r3, [r7, #4]
 8014cae:	681b      	ldr	r3, [r3, #0]
 8014cb0:	2b00      	cmp	r3, #0
 8014cb2:	d009      	beq.n	8014cc8 <pbuf_copy+0x174>
 8014cb4:	4b09      	ldr	r3, [pc, #36]	@ (8014cdc <pbuf_copy+0x188>)
 8014cb6:	f240 32ee 	movw	r2, #1006	@ 0x3ee
 8014cba:	490e      	ldr	r1, [pc, #56]	@ (8014cf4 <pbuf_copy+0x1a0>)
 8014cbc:	4809      	ldr	r0, [pc, #36]	@ (8014ce4 <pbuf_copy+0x190>)
 8014cbe:	f009 fae9 	bl	801e294 <iprintf>
 8014cc2:	f06f 0305 	mvn.w	r3, #5
 8014cc6:	e004      	b.n	8014cd2 <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 8014cc8:	683b      	ldr	r3, [r7, #0]
 8014cca:	2b00      	cmp	r3, #0
 8014ccc:	f47f af61 	bne.w	8014b92 <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 8014cd0:	2300      	movs	r3, #0
}
 8014cd2:	4618      	mov	r0, r3
 8014cd4:	3718      	adds	r7, #24
 8014cd6:	46bd      	mov	sp, r7
 8014cd8:	bd80      	pop	{r7, pc}
 8014cda:	bf00      	nop
 8014cdc:	0801f908 	.word	0x0801f908
 8014ce0:	0801fbb0 	.word	0x0801fbb0
 8014ce4:	0801f968 	.word	0x0801f968
 8014ce8:	0801fbe0 	.word	0x0801fbe0
 8014cec:	0801fbf8 	.word	0x0801fbf8
 8014cf0:	0801fc14 	.word	0x0801fc14
 8014cf4:	0801fc24 	.word	0x0801fc24

08014cf8 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 8014cf8:	b580      	push	{r7, lr}
 8014cfa:	b088      	sub	sp, #32
 8014cfc:	af00      	add	r7, sp, #0
 8014cfe:	60f8      	str	r0, [r7, #12]
 8014d00:	60b9      	str	r1, [r7, #8]
 8014d02:	4611      	mov	r1, r2
 8014d04:	461a      	mov	r2, r3
 8014d06:	460b      	mov	r3, r1
 8014d08:	80fb      	strh	r3, [r7, #6]
 8014d0a:	4613      	mov	r3, r2
 8014d0c:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 8014d0e:	2300      	movs	r3, #0
 8014d10:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 8014d12:	2300      	movs	r3, #0
 8014d14:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 8014d16:	68fb      	ldr	r3, [r7, #12]
 8014d18:	2b00      	cmp	r3, #0
 8014d1a:	d108      	bne.n	8014d2e <pbuf_copy_partial+0x36>
 8014d1c:	4b2b      	ldr	r3, [pc, #172]	@ (8014dcc <pbuf_copy_partial+0xd4>)
 8014d1e:	f240 420a 	movw	r2, #1034	@ 0x40a
 8014d22:	492b      	ldr	r1, [pc, #172]	@ (8014dd0 <pbuf_copy_partial+0xd8>)
 8014d24:	482b      	ldr	r0, [pc, #172]	@ (8014dd4 <pbuf_copy_partial+0xdc>)
 8014d26:	f009 fab5 	bl	801e294 <iprintf>
 8014d2a:	2300      	movs	r3, #0
 8014d2c:	e04a      	b.n	8014dc4 <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 8014d2e:	68bb      	ldr	r3, [r7, #8]
 8014d30:	2b00      	cmp	r3, #0
 8014d32:	d108      	bne.n	8014d46 <pbuf_copy_partial+0x4e>
 8014d34:	4b25      	ldr	r3, [pc, #148]	@ (8014dcc <pbuf_copy_partial+0xd4>)
 8014d36:	f240 420b 	movw	r2, #1035	@ 0x40b
 8014d3a:	4927      	ldr	r1, [pc, #156]	@ (8014dd8 <pbuf_copy_partial+0xe0>)
 8014d3c:	4825      	ldr	r0, [pc, #148]	@ (8014dd4 <pbuf_copy_partial+0xdc>)
 8014d3e:	f009 faa9 	bl	801e294 <iprintf>
 8014d42:	2300      	movs	r3, #0
 8014d44:	e03e      	b.n	8014dc4 <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8014d46:	68fb      	ldr	r3, [r7, #12]
 8014d48:	61fb      	str	r3, [r7, #28]
 8014d4a:	e034      	b.n	8014db6 <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 8014d4c:	88bb      	ldrh	r3, [r7, #4]
 8014d4e:	2b00      	cmp	r3, #0
 8014d50:	d00a      	beq.n	8014d68 <pbuf_copy_partial+0x70>
 8014d52:	69fb      	ldr	r3, [r7, #28]
 8014d54:	895b      	ldrh	r3, [r3, #10]
 8014d56:	88ba      	ldrh	r2, [r7, #4]
 8014d58:	429a      	cmp	r2, r3
 8014d5a:	d305      	bcc.n	8014d68 <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 8014d5c:	69fb      	ldr	r3, [r7, #28]
 8014d5e:	895b      	ldrh	r3, [r3, #10]
 8014d60:	88ba      	ldrh	r2, [r7, #4]
 8014d62:	1ad3      	subs	r3, r2, r3
 8014d64:	80bb      	strh	r3, [r7, #4]
 8014d66:	e023      	b.n	8014db0 <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 8014d68:	69fb      	ldr	r3, [r7, #28]
 8014d6a:	895a      	ldrh	r2, [r3, #10]
 8014d6c:	88bb      	ldrh	r3, [r7, #4]
 8014d6e:	1ad3      	subs	r3, r2, r3
 8014d70:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 8014d72:	8b3a      	ldrh	r2, [r7, #24]
 8014d74:	88fb      	ldrh	r3, [r7, #6]
 8014d76:	429a      	cmp	r2, r3
 8014d78:	d901      	bls.n	8014d7e <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 8014d7a:	88fb      	ldrh	r3, [r7, #6]
 8014d7c:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 8014d7e:	8b7b      	ldrh	r3, [r7, #26]
 8014d80:	68ba      	ldr	r2, [r7, #8]
 8014d82:	18d0      	adds	r0, r2, r3
 8014d84:	69fb      	ldr	r3, [r7, #28]
 8014d86:	685a      	ldr	r2, [r3, #4]
 8014d88:	88bb      	ldrh	r3, [r7, #4]
 8014d8a:	4413      	add	r3, r2
 8014d8c:	8b3a      	ldrh	r2, [r7, #24]
 8014d8e:	4619      	mov	r1, r3
 8014d90:	f009 fbb9 	bl	801e506 <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 8014d94:	8afa      	ldrh	r2, [r7, #22]
 8014d96:	8b3b      	ldrh	r3, [r7, #24]
 8014d98:	4413      	add	r3, r2
 8014d9a:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 8014d9c:	8b7a      	ldrh	r2, [r7, #26]
 8014d9e:	8b3b      	ldrh	r3, [r7, #24]
 8014da0:	4413      	add	r3, r2
 8014da2:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 8014da4:	88fa      	ldrh	r2, [r7, #6]
 8014da6:	8b3b      	ldrh	r3, [r7, #24]
 8014da8:	1ad3      	subs	r3, r2, r3
 8014daa:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 8014dac:	2300      	movs	r3, #0
 8014dae:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8014db0:	69fb      	ldr	r3, [r7, #28]
 8014db2:	681b      	ldr	r3, [r3, #0]
 8014db4:	61fb      	str	r3, [r7, #28]
 8014db6:	88fb      	ldrh	r3, [r7, #6]
 8014db8:	2b00      	cmp	r3, #0
 8014dba:	d002      	beq.n	8014dc2 <pbuf_copy_partial+0xca>
 8014dbc:	69fb      	ldr	r3, [r7, #28]
 8014dbe:	2b00      	cmp	r3, #0
 8014dc0:	d1c4      	bne.n	8014d4c <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 8014dc2:	8afb      	ldrh	r3, [r7, #22]
}
 8014dc4:	4618      	mov	r0, r3
 8014dc6:	3720      	adds	r7, #32
 8014dc8:	46bd      	mov	sp, r7
 8014dca:	bd80      	pop	{r7, pc}
 8014dcc:	0801f908 	.word	0x0801f908
 8014dd0:	0801fc50 	.word	0x0801fc50
 8014dd4:	0801f968 	.word	0x0801f968
 8014dd8:	0801fc70 	.word	0x0801fc70

08014ddc <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 8014ddc:	b580      	push	{r7, lr}
 8014dde:	b084      	sub	sp, #16
 8014de0:	af00      	add	r7, sp, #0
 8014de2:	4603      	mov	r3, r0
 8014de4:	603a      	str	r2, [r7, #0]
 8014de6:	71fb      	strb	r3, [r7, #7]
 8014de8:	460b      	mov	r3, r1
 8014dea:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 8014dec:	683b      	ldr	r3, [r7, #0]
 8014dee:	8919      	ldrh	r1, [r3, #8]
 8014df0:	88ba      	ldrh	r2, [r7, #4]
 8014df2:	79fb      	ldrb	r3, [r7, #7]
 8014df4:	4618      	mov	r0, r3
 8014df6:	f7ff fa95 	bl	8014324 <pbuf_alloc>
 8014dfa:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 8014dfc:	68fb      	ldr	r3, [r7, #12]
 8014dfe:	2b00      	cmp	r3, #0
 8014e00:	d101      	bne.n	8014e06 <pbuf_clone+0x2a>
    return NULL;
 8014e02:	2300      	movs	r3, #0
 8014e04:	e011      	b.n	8014e2a <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 8014e06:	6839      	ldr	r1, [r7, #0]
 8014e08:	68f8      	ldr	r0, [r7, #12]
 8014e0a:	f7ff fea3 	bl	8014b54 <pbuf_copy>
 8014e0e:	4603      	mov	r3, r0
 8014e10:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 8014e12:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8014e16:	2b00      	cmp	r3, #0
 8014e18:	d006      	beq.n	8014e28 <pbuf_clone+0x4c>
 8014e1a:	4b06      	ldr	r3, [pc, #24]	@ (8014e34 <pbuf_clone+0x58>)
 8014e1c:	f240 5224 	movw	r2, #1316	@ 0x524
 8014e20:	4905      	ldr	r1, [pc, #20]	@ (8014e38 <pbuf_clone+0x5c>)
 8014e22:	4806      	ldr	r0, [pc, #24]	@ (8014e3c <pbuf_clone+0x60>)
 8014e24:	f009 fa36 	bl	801e294 <iprintf>
  return q;
 8014e28:	68fb      	ldr	r3, [r7, #12]
}
 8014e2a:	4618      	mov	r0, r3
 8014e2c:	3710      	adds	r7, #16
 8014e2e:	46bd      	mov	sp, r7
 8014e30:	bd80      	pop	{r7, pc}
 8014e32:	bf00      	nop
 8014e34:	0801f908 	.word	0x0801f908
 8014e38:	0801fd7c 	.word	0x0801fd7c
 8014e3c:	0801f968 	.word	0x0801f968

08014e40 <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 8014e40:	b580      	push	{r7, lr}
 8014e42:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8014e44:	f009 f926 	bl	801e094 <rand>
 8014e48:	4603      	mov	r3, r0
 8014e4a:	b29b      	uxth	r3, r3
 8014e4c:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8014e50:	b29b      	uxth	r3, r3
 8014e52:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 8014e56:	b29a      	uxth	r2, r3
 8014e58:	4b01      	ldr	r3, [pc, #4]	@ (8014e60 <tcp_init+0x20>)
 8014e5a:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8014e5c:	bf00      	nop
 8014e5e:	bd80      	pop	{r7, pc}
 8014e60:	20000024 	.word	0x20000024

08014e64 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 8014e64:	b580      	push	{r7, lr}
 8014e66:	b082      	sub	sp, #8
 8014e68:	af00      	add	r7, sp, #0
 8014e6a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 8014e6c:	687b      	ldr	r3, [r7, #4]
 8014e6e:	7d1b      	ldrb	r3, [r3, #20]
 8014e70:	2b01      	cmp	r3, #1
 8014e72:	d105      	bne.n	8014e80 <tcp_free+0x1c>
 8014e74:	4b06      	ldr	r3, [pc, #24]	@ (8014e90 <tcp_free+0x2c>)
 8014e76:	22d4      	movs	r2, #212	@ 0xd4
 8014e78:	4906      	ldr	r1, [pc, #24]	@ (8014e94 <tcp_free+0x30>)
 8014e7a:	4807      	ldr	r0, [pc, #28]	@ (8014e98 <tcp_free+0x34>)
 8014e7c:	f009 fa0a 	bl	801e294 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 8014e80:	6879      	ldr	r1, [r7, #4]
 8014e82:	2001      	movs	r0, #1
 8014e84:	f7fe fe8e 	bl	8013ba4 <memp_free>
}
 8014e88:	bf00      	nop
 8014e8a:	3708      	adds	r7, #8
 8014e8c:	46bd      	mov	sp, r7
 8014e8e:	bd80      	pop	{r7, pc}
 8014e90:	0801fe08 	.word	0x0801fe08
 8014e94:	0801fe38 	.word	0x0801fe38
 8014e98:	0801fe4c 	.word	0x0801fe4c

08014e9c <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 8014e9c:	b580      	push	{r7, lr}
 8014e9e:	b082      	sub	sp, #8
 8014ea0:	af00      	add	r7, sp, #0
 8014ea2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 8014ea4:	687b      	ldr	r3, [r7, #4]
 8014ea6:	7d1b      	ldrb	r3, [r3, #20]
 8014ea8:	2b01      	cmp	r3, #1
 8014eaa:	d105      	bne.n	8014eb8 <tcp_free_listen+0x1c>
 8014eac:	4b06      	ldr	r3, [pc, #24]	@ (8014ec8 <tcp_free_listen+0x2c>)
 8014eae:	22df      	movs	r2, #223	@ 0xdf
 8014eb0:	4906      	ldr	r1, [pc, #24]	@ (8014ecc <tcp_free_listen+0x30>)
 8014eb2:	4807      	ldr	r0, [pc, #28]	@ (8014ed0 <tcp_free_listen+0x34>)
 8014eb4:	f009 f9ee 	bl	801e294 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 8014eb8:	6879      	ldr	r1, [r7, #4]
 8014eba:	2002      	movs	r0, #2
 8014ebc:	f7fe fe72 	bl	8013ba4 <memp_free>
}
 8014ec0:	bf00      	nop
 8014ec2:	3708      	adds	r7, #8
 8014ec4:	46bd      	mov	sp, r7
 8014ec6:	bd80      	pop	{r7, pc}
 8014ec8:	0801fe08 	.word	0x0801fe08
 8014ecc:	0801fe74 	.word	0x0801fe74
 8014ed0:	0801fe4c 	.word	0x0801fe4c

08014ed4 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 8014ed4:	b580      	push	{r7, lr}
 8014ed6:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 8014ed8:	f000 fea4 	bl	8015c24 <tcp_fasttmr>

  if (++tcp_timer & 1) {
 8014edc:	4b07      	ldr	r3, [pc, #28]	@ (8014efc <tcp_tmr+0x28>)
 8014ede:	781b      	ldrb	r3, [r3, #0]
 8014ee0:	3301      	adds	r3, #1
 8014ee2:	b2da      	uxtb	r2, r3
 8014ee4:	4b05      	ldr	r3, [pc, #20]	@ (8014efc <tcp_tmr+0x28>)
 8014ee6:	701a      	strb	r2, [r3, #0]
 8014ee8:	4b04      	ldr	r3, [pc, #16]	@ (8014efc <tcp_tmr+0x28>)
 8014eea:	781b      	ldrb	r3, [r3, #0]
 8014eec:	f003 0301 	and.w	r3, r3, #1
 8014ef0:	2b00      	cmp	r3, #0
 8014ef2:	d001      	beq.n	8014ef8 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 8014ef4:	f000 fb54 	bl	80155a0 <tcp_slowtmr>
  }
}
 8014ef8:	bf00      	nop
 8014efa:	bd80      	pop	{r7, pc}
 8014efc:	200277d5 	.word	0x200277d5

08014f00 <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 8014f00:	b580      	push	{r7, lr}
 8014f02:	b084      	sub	sp, #16
 8014f04:	af00      	add	r7, sp, #0
 8014f06:	6078      	str	r0, [r7, #4]
 8014f08:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 8014f0a:	683b      	ldr	r3, [r7, #0]
 8014f0c:	2b00      	cmp	r3, #0
 8014f0e:	d105      	bne.n	8014f1c <tcp_remove_listener+0x1c>
 8014f10:	4b0d      	ldr	r3, [pc, #52]	@ (8014f48 <tcp_remove_listener+0x48>)
 8014f12:	22ff      	movs	r2, #255	@ 0xff
 8014f14:	490d      	ldr	r1, [pc, #52]	@ (8014f4c <tcp_remove_listener+0x4c>)
 8014f16:	480e      	ldr	r0, [pc, #56]	@ (8014f50 <tcp_remove_listener+0x50>)
 8014f18:	f009 f9bc 	bl	801e294 <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8014f1c:	687b      	ldr	r3, [r7, #4]
 8014f1e:	60fb      	str	r3, [r7, #12]
 8014f20:	e00a      	b.n	8014f38 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 8014f22:	68fb      	ldr	r3, [r7, #12]
 8014f24:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8014f26:	683a      	ldr	r2, [r7, #0]
 8014f28:	429a      	cmp	r2, r3
 8014f2a:	d102      	bne.n	8014f32 <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 8014f2c:	68fb      	ldr	r3, [r7, #12]
 8014f2e:	2200      	movs	r2, #0
 8014f30:	67da      	str	r2, [r3, #124]	@ 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8014f32:	68fb      	ldr	r3, [r7, #12]
 8014f34:	68db      	ldr	r3, [r3, #12]
 8014f36:	60fb      	str	r3, [r7, #12]
 8014f38:	68fb      	ldr	r3, [r7, #12]
 8014f3a:	2b00      	cmp	r3, #0
 8014f3c:	d1f1      	bne.n	8014f22 <tcp_remove_listener+0x22>
    }
  }
}
 8014f3e:	bf00      	nop
 8014f40:	bf00      	nop
 8014f42:	3710      	adds	r7, #16
 8014f44:	46bd      	mov	sp, r7
 8014f46:	bd80      	pop	{r7, pc}
 8014f48:	0801fe08 	.word	0x0801fe08
 8014f4c:	0801fe90 	.word	0x0801fe90
 8014f50:	0801fe4c 	.word	0x0801fe4c

08014f54 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 8014f54:	b580      	push	{r7, lr}
 8014f56:	b084      	sub	sp, #16
 8014f58:	af00      	add	r7, sp, #0
 8014f5a:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8014f5c:	687b      	ldr	r3, [r7, #4]
 8014f5e:	2b00      	cmp	r3, #0
 8014f60:	d106      	bne.n	8014f70 <tcp_listen_closed+0x1c>
 8014f62:	4b14      	ldr	r3, [pc, #80]	@ (8014fb4 <tcp_listen_closed+0x60>)
 8014f64:	f240 1211 	movw	r2, #273	@ 0x111
 8014f68:	4913      	ldr	r1, [pc, #76]	@ (8014fb8 <tcp_listen_closed+0x64>)
 8014f6a:	4814      	ldr	r0, [pc, #80]	@ (8014fbc <tcp_listen_closed+0x68>)
 8014f6c:	f009 f992 	bl	801e294 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 8014f70:	687b      	ldr	r3, [r7, #4]
 8014f72:	7d1b      	ldrb	r3, [r3, #20]
 8014f74:	2b01      	cmp	r3, #1
 8014f76:	d006      	beq.n	8014f86 <tcp_listen_closed+0x32>
 8014f78:	4b0e      	ldr	r3, [pc, #56]	@ (8014fb4 <tcp_listen_closed+0x60>)
 8014f7a:	f44f 7289 	mov.w	r2, #274	@ 0x112
 8014f7e:	4910      	ldr	r1, [pc, #64]	@ (8014fc0 <tcp_listen_closed+0x6c>)
 8014f80:	480e      	ldr	r0, [pc, #56]	@ (8014fbc <tcp_listen_closed+0x68>)
 8014f82:	f009 f987 	bl	801e294 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8014f86:	2301      	movs	r3, #1
 8014f88:	60fb      	str	r3, [r7, #12]
 8014f8a:	e00b      	b.n	8014fa4 <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 8014f8c:	4a0d      	ldr	r2, [pc, #52]	@ (8014fc4 <tcp_listen_closed+0x70>)
 8014f8e:	68fb      	ldr	r3, [r7, #12]
 8014f90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8014f94:	681b      	ldr	r3, [r3, #0]
 8014f96:	6879      	ldr	r1, [r7, #4]
 8014f98:	4618      	mov	r0, r3
 8014f9a:	f7ff ffb1 	bl	8014f00 <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8014f9e:	68fb      	ldr	r3, [r7, #12]
 8014fa0:	3301      	adds	r3, #1
 8014fa2:	60fb      	str	r3, [r7, #12]
 8014fa4:	68fb      	ldr	r3, [r7, #12]
 8014fa6:	2b03      	cmp	r3, #3
 8014fa8:	d9f0      	bls.n	8014f8c <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 8014faa:	bf00      	nop
 8014fac:	bf00      	nop
 8014fae:	3710      	adds	r7, #16
 8014fb0:	46bd      	mov	sp, r7
 8014fb2:	bd80      	pop	{r7, pc}
 8014fb4:	0801fe08 	.word	0x0801fe08
 8014fb8:	0801feb8 	.word	0x0801feb8
 8014fbc:	0801fe4c 	.word	0x0801fe4c
 8014fc0:	0801fec4 	.word	0x0801fec4
 8014fc4:	08021f58 	.word	0x08021f58

08014fc8 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 8014fc8:	b5b0      	push	{r4, r5, r7, lr}
 8014fca:	b088      	sub	sp, #32
 8014fcc:	af04      	add	r7, sp, #16
 8014fce:	6078      	str	r0, [r7, #4]
 8014fd0:	460b      	mov	r3, r1
 8014fd2:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 8014fd4:	687b      	ldr	r3, [r7, #4]
 8014fd6:	2b00      	cmp	r3, #0
 8014fd8:	d106      	bne.n	8014fe8 <tcp_close_shutdown+0x20>
 8014fda:	4b63      	ldr	r3, [pc, #396]	@ (8015168 <tcp_close_shutdown+0x1a0>)
 8014fdc:	f44f 72af 	mov.w	r2, #350	@ 0x15e
 8014fe0:	4962      	ldr	r1, [pc, #392]	@ (801516c <tcp_close_shutdown+0x1a4>)
 8014fe2:	4863      	ldr	r0, [pc, #396]	@ (8015170 <tcp_close_shutdown+0x1a8>)
 8014fe4:	f009 f956 	bl	801e294 <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 8014fe8:	78fb      	ldrb	r3, [r7, #3]
 8014fea:	2b00      	cmp	r3, #0
 8014fec:	d066      	beq.n	80150bc <tcp_close_shutdown+0xf4>
 8014fee:	687b      	ldr	r3, [r7, #4]
 8014ff0:	7d1b      	ldrb	r3, [r3, #20]
 8014ff2:	2b04      	cmp	r3, #4
 8014ff4:	d003      	beq.n	8014ffe <tcp_close_shutdown+0x36>
 8014ff6:	687b      	ldr	r3, [r7, #4]
 8014ff8:	7d1b      	ldrb	r3, [r3, #20]
 8014ffa:	2b07      	cmp	r3, #7
 8014ffc:	d15e      	bne.n	80150bc <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 8014ffe:	687b      	ldr	r3, [r7, #4]
 8015000:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8015002:	2b00      	cmp	r3, #0
 8015004:	d104      	bne.n	8015010 <tcp_close_shutdown+0x48>
 8015006:	687b      	ldr	r3, [r7, #4]
 8015008:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801500a:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 801500e:	d055      	beq.n	80150bc <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 8015010:	687b      	ldr	r3, [r7, #4]
 8015012:	8b5b      	ldrh	r3, [r3, #26]
 8015014:	f003 0310 	and.w	r3, r3, #16
 8015018:	2b00      	cmp	r3, #0
 801501a:	d106      	bne.n	801502a <tcp_close_shutdown+0x62>
 801501c:	4b52      	ldr	r3, [pc, #328]	@ (8015168 <tcp_close_shutdown+0x1a0>)
 801501e:	f44f 72b2 	mov.w	r2, #356	@ 0x164
 8015022:	4954      	ldr	r1, [pc, #336]	@ (8015174 <tcp_close_shutdown+0x1ac>)
 8015024:	4852      	ldr	r0, [pc, #328]	@ (8015170 <tcp_close_shutdown+0x1a8>)
 8015026:	f009 f935 	bl	801e294 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 801502a:	687b      	ldr	r3, [r7, #4]
 801502c:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 801502e:	687b      	ldr	r3, [r7, #4]
 8015030:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8015032:	687d      	ldr	r5, [r7, #4]
 8015034:	687b      	ldr	r3, [r7, #4]
 8015036:	3304      	adds	r3, #4
 8015038:	687a      	ldr	r2, [r7, #4]
 801503a:	8ad2      	ldrh	r2, [r2, #22]
 801503c:	6879      	ldr	r1, [r7, #4]
 801503e:	8b09      	ldrh	r1, [r1, #24]
 8015040:	9102      	str	r1, [sp, #8]
 8015042:	9201      	str	r2, [sp, #4]
 8015044:	9300      	str	r3, [sp, #0]
 8015046:	462b      	mov	r3, r5
 8015048:	4622      	mov	r2, r4
 801504a:	4601      	mov	r1, r0
 801504c:	6878      	ldr	r0, [r7, #4]
 801504e:	f004 fe8d 	bl	8019d6c <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 8015052:	6878      	ldr	r0, [r7, #4]
 8015054:	f001 f8c8 	bl	80161e8 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 8015058:	4b47      	ldr	r3, [pc, #284]	@ (8015178 <tcp_close_shutdown+0x1b0>)
 801505a:	681b      	ldr	r3, [r3, #0]
 801505c:	687a      	ldr	r2, [r7, #4]
 801505e:	429a      	cmp	r2, r3
 8015060:	d105      	bne.n	801506e <tcp_close_shutdown+0xa6>
 8015062:	4b45      	ldr	r3, [pc, #276]	@ (8015178 <tcp_close_shutdown+0x1b0>)
 8015064:	681b      	ldr	r3, [r3, #0]
 8015066:	68db      	ldr	r3, [r3, #12]
 8015068:	4a43      	ldr	r2, [pc, #268]	@ (8015178 <tcp_close_shutdown+0x1b0>)
 801506a:	6013      	str	r3, [r2, #0]
 801506c:	e013      	b.n	8015096 <tcp_close_shutdown+0xce>
 801506e:	4b42      	ldr	r3, [pc, #264]	@ (8015178 <tcp_close_shutdown+0x1b0>)
 8015070:	681b      	ldr	r3, [r3, #0]
 8015072:	60fb      	str	r3, [r7, #12]
 8015074:	e00c      	b.n	8015090 <tcp_close_shutdown+0xc8>
 8015076:	68fb      	ldr	r3, [r7, #12]
 8015078:	68db      	ldr	r3, [r3, #12]
 801507a:	687a      	ldr	r2, [r7, #4]
 801507c:	429a      	cmp	r2, r3
 801507e:	d104      	bne.n	801508a <tcp_close_shutdown+0xc2>
 8015080:	687b      	ldr	r3, [r7, #4]
 8015082:	68da      	ldr	r2, [r3, #12]
 8015084:	68fb      	ldr	r3, [r7, #12]
 8015086:	60da      	str	r2, [r3, #12]
 8015088:	e005      	b.n	8015096 <tcp_close_shutdown+0xce>
 801508a:	68fb      	ldr	r3, [r7, #12]
 801508c:	68db      	ldr	r3, [r3, #12]
 801508e:	60fb      	str	r3, [r7, #12]
 8015090:	68fb      	ldr	r3, [r7, #12]
 8015092:	2b00      	cmp	r3, #0
 8015094:	d1ef      	bne.n	8015076 <tcp_close_shutdown+0xae>
 8015096:	687b      	ldr	r3, [r7, #4]
 8015098:	2200      	movs	r2, #0
 801509a:	60da      	str	r2, [r3, #12]
 801509c:	4b37      	ldr	r3, [pc, #220]	@ (801517c <tcp_close_shutdown+0x1b4>)
 801509e:	2201      	movs	r2, #1
 80150a0:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 80150a2:	4b37      	ldr	r3, [pc, #220]	@ (8015180 <tcp_close_shutdown+0x1b8>)
 80150a4:	681b      	ldr	r3, [r3, #0]
 80150a6:	687a      	ldr	r2, [r7, #4]
 80150a8:	429a      	cmp	r2, r3
 80150aa:	d102      	bne.n	80150b2 <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 80150ac:	f003 fd5c 	bl	8018b68 <tcp_trigger_input_pcb_close>
 80150b0:	e002      	b.n	80150b8 <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 80150b2:	6878      	ldr	r0, [r7, #4]
 80150b4:	f7ff fed6 	bl	8014e64 <tcp_free>
      }
      return ERR_OK;
 80150b8:	2300      	movs	r3, #0
 80150ba:	e050      	b.n	801515e <tcp_close_shutdown+0x196>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 80150bc:	687b      	ldr	r3, [r7, #4]
 80150be:	7d1b      	ldrb	r3, [r3, #20]
 80150c0:	2b02      	cmp	r3, #2
 80150c2:	d03b      	beq.n	801513c <tcp_close_shutdown+0x174>
 80150c4:	2b02      	cmp	r3, #2
 80150c6:	dc44      	bgt.n	8015152 <tcp_close_shutdown+0x18a>
 80150c8:	2b00      	cmp	r3, #0
 80150ca:	d002      	beq.n	80150d2 <tcp_close_shutdown+0x10a>
 80150cc:	2b01      	cmp	r3, #1
 80150ce:	d02a      	beq.n	8015126 <tcp_close_shutdown+0x15e>
 80150d0:	e03f      	b.n	8015152 <tcp_close_shutdown+0x18a>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 80150d2:	687b      	ldr	r3, [r7, #4]
 80150d4:	8adb      	ldrh	r3, [r3, #22]
 80150d6:	2b00      	cmp	r3, #0
 80150d8:	d021      	beq.n	801511e <tcp_close_shutdown+0x156>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 80150da:	4b2a      	ldr	r3, [pc, #168]	@ (8015184 <tcp_close_shutdown+0x1bc>)
 80150dc:	681b      	ldr	r3, [r3, #0]
 80150de:	687a      	ldr	r2, [r7, #4]
 80150e0:	429a      	cmp	r2, r3
 80150e2:	d105      	bne.n	80150f0 <tcp_close_shutdown+0x128>
 80150e4:	4b27      	ldr	r3, [pc, #156]	@ (8015184 <tcp_close_shutdown+0x1bc>)
 80150e6:	681b      	ldr	r3, [r3, #0]
 80150e8:	68db      	ldr	r3, [r3, #12]
 80150ea:	4a26      	ldr	r2, [pc, #152]	@ (8015184 <tcp_close_shutdown+0x1bc>)
 80150ec:	6013      	str	r3, [r2, #0]
 80150ee:	e013      	b.n	8015118 <tcp_close_shutdown+0x150>
 80150f0:	4b24      	ldr	r3, [pc, #144]	@ (8015184 <tcp_close_shutdown+0x1bc>)
 80150f2:	681b      	ldr	r3, [r3, #0]
 80150f4:	60bb      	str	r3, [r7, #8]
 80150f6:	e00c      	b.n	8015112 <tcp_close_shutdown+0x14a>
 80150f8:	68bb      	ldr	r3, [r7, #8]
 80150fa:	68db      	ldr	r3, [r3, #12]
 80150fc:	687a      	ldr	r2, [r7, #4]
 80150fe:	429a      	cmp	r2, r3
 8015100:	d104      	bne.n	801510c <tcp_close_shutdown+0x144>
 8015102:	687b      	ldr	r3, [r7, #4]
 8015104:	68da      	ldr	r2, [r3, #12]
 8015106:	68bb      	ldr	r3, [r7, #8]
 8015108:	60da      	str	r2, [r3, #12]
 801510a:	e005      	b.n	8015118 <tcp_close_shutdown+0x150>
 801510c:	68bb      	ldr	r3, [r7, #8]
 801510e:	68db      	ldr	r3, [r3, #12]
 8015110:	60bb      	str	r3, [r7, #8]
 8015112:	68bb      	ldr	r3, [r7, #8]
 8015114:	2b00      	cmp	r3, #0
 8015116:	d1ef      	bne.n	80150f8 <tcp_close_shutdown+0x130>
 8015118:	687b      	ldr	r3, [r7, #4]
 801511a:	2200      	movs	r2, #0
 801511c:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 801511e:	6878      	ldr	r0, [r7, #4]
 8015120:	f7ff fea0 	bl	8014e64 <tcp_free>
      break;
 8015124:	e01a      	b.n	801515c <tcp_close_shutdown+0x194>
    case LISTEN:
      tcp_listen_closed(pcb);
 8015126:	6878      	ldr	r0, [r7, #4]
 8015128:	f7ff ff14 	bl	8014f54 <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 801512c:	6879      	ldr	r1, [r7, #4]
 801512e:	4816      	ldr	r0, [pc, #88]	@ (8015188 <tcp_close_shutdown+0x1c0>)
 8015130:	f001 f8aa 	bl	8016288 <tcp_pcb_remove>
      tcp_free_listen(pcb);
 8015134:	6878      	ldr	r0, [r7, #4]
 8015136:	f7ff feb1 	bl	8014e9c <tcp_free_listen>
      break;
 801513a:	e00f      	b.n	801515c <tcp_close_shutdown+0x194>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 801513c:	6879      	ldr	r1, [r7, #4]
 801513e:	480e      	ldr	r0, [pc, #56]	@ (8015178 <tcp_close_shutdown+0x1b0>)
 8015140:	f001 f8a2 	bl	8016288 <tcp_pcb_remove>
 8015144:	4b0d      	ldr	r3, [pc, #52]	@ (801517c <tcp_close_shutdown+0x1b4>)
 8015146:	2201      	movs	r2, #1
 8015148:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 801514a:	6878      	ldr	r0, [r7, #4]
 801514c:	f7ff fe8a 	bl	8014e64 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 8015150:	e004      	b.n	801515c <tcp_close_shutdown+0x194>
    default:
      return tcp_close_shutdown_fin(pcb);
 8015152:	6878      	ldr	r0, [r7, #4]
 8015154:	f000 f81a 	bl	801518c <tcp_close_shutdown_fin>
 8015158:	4603      	mov	r3, r0
 801515a:	e000      	b.n	801515e <tcp_close_shutdown+0x196>
  }
  return ERR_OK;
 801515c:	2300      	movs	r3, #0
}
 801515e:	4618      	mov	r0, r3
 8015160:	3710      	adds	r7, #16
 8015162:	46bd      	mov	sp, r7
 8015164:	bdb0      	pop	{r4, r5, r7, pc}
 8015166:	bf00      	nop
 8015168:	0801fe08 	.word	0x0801fe08
 801516c:	0801fedc 	.word	0x0801fedc
 8015170:	0801fe4c 	.word	0x0801fe4c
 8015174:	0801fefc 	.word	0x0801fefc
 8015178:	200277cc 	.word	0x200277cc
 801517c:	200277d4 	.word	0x200277d4
 8015180:	2002780c 	.word	0x2002780c
 8015184:	200277c4 	.word	0x200277c4
 8015188:	200277c8 	.word	0x200277c8

0801518c <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 801518c:	b580      	push	{r7, lr}
 801518e:	b084      	sub	sp, #16
 8015190:	af00      	add	r7, sp, #0
 8015192:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8015194:	687b      	ldr	r3, [r7, #4]
 8015196:	2b00      	cmp	r3, #0
 8015198:	d106      	bne.n	80151a8 <tcp_close_shutdown_fin+0x1c>
 801519a:	4b2e      	ldr	r3, [pc, #184]	@ (8015254 <tcp_close_shutdown_fin+0xc8>)
 801519c:	f44f 72ce 	mov.w	r2, #412	@ 0x19c
 80151a0:	492d      	ldr	r1, [pc, #180]	@ (8015258 <tcp_close_shutdown_fin+0xcc>)
 80151a2:	482e      	ldr	r0, [pc, #184]	@ (801525c <tcp_close_shutdown_fin+0xd0>)
 80151a4:	f009 f876 	bl	801e294 <iprintf>

  switch (pcb->state) {
 80151a8:	687b      	ldr	r3, [r7, #4]
 80151aa:	7d1b      	ldrb	r3, [r3, #20]
 80151ac:	2b07      	cmp	r3, #7
 80151ae:	d020      	beq.n	80151f2 <tcp_close_shutdown_fin+0x66>
 80151b0:	2b07      	cmp	r3, #7
 80151b2:	dc2b      	bgt.n	801520c <tcp_close_shutdown_fin+0x80>
 80151b4:	2b03      	cmp	r3, #3
 80151b6:	d002      	beq.n	80151be <tcp_close_shutdown_fin+0x32>
 80151b8:	2b04      	cmp	r3, #4
 80151ba:	d00d      	beq.n	80151d8 <tcp_close_shutdown_fin+0x4c>
 80151bc:	e026      	b.n	801520c <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 80151be:	6878      	ldr	r0, [r7, #4]
 80151c0:	f003 fee2 	bl	8018f88 <tcp_send_fin>
 80151c4:	4603      	mov	r3, r0
 80151c6:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 80151c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80151cc:	2b00      	cmp	r3, #0
 80151ce:	d11f      	bne.n	8015210 <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 80151d0:	687b      	ldr	r3, [r7, #4]
 80151d2:	2205      	movs	r2, #5
 80151d4:	751a      	strb	r2, [r3, #20]
      }
      break;
 80151d6:	e01b      	b.n	8015210 <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 80151d8:	6878      	ldr	r0, [r7, #4]
 80151da:	f003 fed5 	bl	8018f88 <tcp_send_fin>
 80151de:	4603      	mov	r3, r0
 80151e0:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 80151e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80151e6:	2b00      	cmp	r3, #0
 80151e8:	d114      	bne.n	8015214 <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 80151ea:	687b      	ldr	r3, [r7, #4]
 80151ec:	2205      	movs	r2, #5
 80151ee:	751a      	strb	r2, [r3, #20]
      }
      break;
 80151f0:	e010      	b.n	8015214 <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 80151f2:	6878      	ldr	r0, [r7, #4]
 80151f4:	f003 fec8 	bl	8018f88 <tcp_send_fin>
 80151f8:	4603      	mov	r3, r0
 80151fa:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 80151fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015200:	2b00      	cmp	r3, #0
 8015202:	d109      	bne.n	8015218 <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 8015204:	687b      	ldr	r3, [r7, #4]
 8015206:	2209      	movs	r2, #9
 8015208:	751a      	strb	r2, [r3, #20]
      }
      break;
 801520a:	e005      	b.n	8015218 <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 801520c:	2300      	movs	r3, #0
 801520e:	e01c      	b.n	801524a <tcp_close_shutdown_fin+0xbe>
      break;
 8015210:	bf00      	nop
 8015212:	e002      	b.n	801521a <tcp_close_shutdown_fin+0x8e>
      break;
 8015214:	bf00      	nop
 8015216:	e000      	b.n	801521a <tcp_close_shutdown_fin+0x8e>
      break;
 8015218:	bf00      	nop
  }

  if (err == ERR_OK) {
 801521a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801521e:	2b00      	cmp	r3, #0
 8015220:	d103      	bne.n	801522a <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 8015222:	6878      	ldr	r0, [r7, #4]
 8015224:	f003 ffee 	bl	8019204 <tcp_output>
 8015228:	e00d      	b.n	8015246 <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 801522a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801522e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015232:	d108      	bne.n	8015246 <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 8015234:	687b      	ldr	r3, [r7, #4]
 8015236:	8b5b      	ldrh	r3, [r3, #26]
 8015238:	f043 0308 	orr.w	r3, r3, #8
 801523c:	b29a      	uxth	r2, r3
 801523e:	687b      	ldr	r3, [r7, #4]
 8015240:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 8015242:	2300      	movs	r3, #0
 8015244:	e001      	b.n	801524a <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 8015246:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801524a:	4618      	mov	r0, r3
 801524c:	3710      	adds	r7, #16
 801524e:	46bd      	mov	sp, r7
 8015250:	bd80      	pop	{r7, pc}
 8015252:	bf00      	nop
 8015254:	0801fe08 	.word	0x0801fe08
 8015258:	0801feb8 	.word	0x0801feb8
 801525c:	0801fe4c 	.word	0x0801fe4c

08015260 <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 8015260:	b580      	push	{r7, lr}
 8015262:	b082      	sub	sp, #8
 8015264:	af00      	add	r7, sp, #0
 8015266:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 8015268:	687b      	ldr	r3, [r7, #4]
 801526a:	2b00      	cmp	r3, #0
 801526c:	d109      	bne.n	8015282 <tcp_close+0x22>
 801526e:	4b0f      	ldr	r3, [pc, #60]	@ (80152ac <tcp_close+0x4c>)
 8015270:	f44f 72f4 	mov.w	r2, #488	@ 0x1e8
 8015274:	490e      	ldr	r1, [pc, #56]	@ (80152b0 <tcp_close+0x50>)
 8015276:	480f      	ldr	r0, [pc, #60]	@ (80152b4 <tcp_close+0x54>)
 8015278:	f009 f80c 	bl	801e294 <iprintf>
 801527c:	f06f 030f 	mvn.w	r3, #15
 8015280:	e00f      	b.n	80152a2 <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 8015282:	687b      	ldr	r3, [r7, #4]
 8015284:	7d1b      	ldrb	r3, [r3, #20]
 8015286:	2b01      	cmp	r3, #1
 8015288:	d006      	beq.n	8015298 <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 801528a:	687b      	ldr	r3, [r7, #4]
 801528c:	8b5b      	ldrh	r3, [r3, #26]
 801528e:	f043 0310 	orr.w	r3, r3, #16
 8015292:	b29a      	uxth	r2, r3
 8015294:	687b      	ldr	r3, [r7, #4]
 8015296:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 8015298:	2101      	movs	r1, #1
 801529a:	6878      	ldr	r0, [r7, #4]
 801529c:	f7ff fe94 	bl	8014fc8 <tcp_close_shutdown>
 80152a0:	4603      	mov	r3, r0
}
 80152a2:	4618      	mov	r0, r3
 80152a4:	3708      	adds	r7, #8
 80152a6:	46bd      	mov	sp, r7
 80152a8:	bd80      	pop	{r7, pc}
 80152aa:	bf00      	nop
 80152ac:	0801fe08 	.word	0x0801fe08
 80152b0:	0801ff18 	.word	0x0801ff18
 80152b4:	0801fe4c 	.word	0x0801fe4c

080152b8 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 80152b8:	b580      	push	{r7, lr}
 80152ba:	b08e      	sub	sp, #56	@ 0x38
 80152bc:	af04      	add	r7, sp, #16
 80152be:	6078      	str	r0, [r7, #4]
 80152c0:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 80152c2:	687b      	ldr	r3, [r7, #4]
 80152c4:	2b00      	cmp	r3, #0
 80152c6:	d107      	bne.n	80152d8 <tcp_abandon+0x20>
 80152c8:	4b52      	ldr	r3, [pc, #328]	@ (8015414 <tcp_abandon+0x15c>)
 80152ca:	f240 223d 	movw	r2, #573	@ 0x23d
 80152ce:	4952      	ldr	r1, [pc, #328]	@ (8015418 <tcp_abandon+0x160>)
 80152d0:	4852      	ldr	r0, [pc, #328]	@ (801541c <tcp_abandon+0x164>)
 80152d2:	f008 ffdf 	bl	801e294 <iprintf>
 80152d6:	e099      	b.n	801540c <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 80152d8:	687b      	ldr	r3, [r7, #4]
 80152da:	7d1b      	ldrb	r3, [r3, #20]
 80152dc:	2b01      	cmp	r3, #1
 80152de:	d106      	bne.n	80152ee <tcp_abandon+0x36>
 80152e0:	4b4c      	ldr	r3, [pc, #304]	@ (8015414 <tcp_abandon+0x15c>)
 80152e2:	f44f 7210 	mov.w	r2, #576	@ 0x240
 80152e6:	494e      	ldr	r1, [pc, #312]	@ (8015420 <tcp_abandon+0x168>)
 80152e8:	484c      	ldr	r0, [pc, #304]	@ (801541c <tcp_abandon+0x164>)
 80152ea:	f008 ffd3 	bl	801e294 <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 80152ee:	687b      	ldr	r3, [r7, #4]
 80152f0:	7d1b      	ldrb	r3, [r3, #20]
 80152f2:	2b0a      	cmp	r3, #10
 80152f4:	d107      	bne.n	8015306 <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 80152f6:	6879      	ldr	r1, [r7, #4]
 80152f8:	484a      	ldr	r0, [pc, #296]	@ (8015424 <tcp_abandon+0x16c>)
 80152fa:	f000 ffc5 	bl	8016288 <tcp_pcb_remove>
    tcp_free(pcb);
 80152fe:	6878      	ldr	r0, [r7, #4]
 8015300:	f7ff fdb0 	bl	8014e64 <tcp_free>
 8015304:	e082      	b.n	801540c <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 8015306:	2300      	movs	r3, #0
 8015308:	627b      	str	r3, [r7, #36]	@ 0x24
    u16_t local_port = 0;
 801530a:	2300      	movs	r3, #0
 801530c:	847b      	strh	r3, [r7, #34]	@ 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 801530e:	687b      	ldr	r3, [r7, #4]
 8015310:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8015312:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 8015314:	687b      	ldr	r3, [r7, #4]
 8015316:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015318:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 801531a:	687b      	ldr	r3, [r7, #4]
 801531c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8015320:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 8015322:	687b      	ldr	r3, [r7, #4]
 8015324:	691b      	ldr	r3, [r3, #16]
 8015326:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 8015328:	687b      	ldr	r3, [r7, #4]
 801532a:	7d1b      	ldrb	r3, [r3, #20]
 801532c:	2b00      	cmp	r3, #0
 801532e:	d126      	bne.n	801537e <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 8015330:	687b      	ldr	r3, [r7, #4]
 8015332:	8adb      	ldrh	r3, [r3, #22]
 8015334:	2b00      	cmp	r3, #0
 8015336:	d02e      	beq.n	8015396 <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8015338:	4b3b      	ldr	r3, [pc, #236]	@ (8015428 <tcp_abandon+0x170>)
 801533a:	681b      	ldr	r3, [r3, #0]
 801533c:	687a      	ldr	r2, [r7, #4]
 801533e:	429a      	cmp	r2, r3
 8015340:	d105      	bne.n	801534e <tcp_abandon+0x96>
 8015342:	4b39      	ldr	r3, [pc, #228]	@ (8015428 <tcp_abandon+0x170>)
 8015344:	681b      	ldr	r3, [r3, #0]
 8015346:	68db      	ldr	r3, [r3, #12]
 8015348:	4a37      	ldr	r2, [pc, #220]	@ (8015428 <tcp_abandon+0x170>)
 801534a:	6013      	str	r3, [r2, #0]
 801534c:	e013      	b.n	8015376 <tcp_abandon+0xbe>
 801534e:	4b36      	ldr	r3, [pc, #216]	@ (8015428 <tcp_abandon+0x170>)
 8015350:	681b      	ldr	r3, [r3, #0]
 8015352:	61fb      	str	r3, [r7, #28]
 8015354:	e00c      	b.n	8015370 <tcp_abandon+0xb8>
 8015356:	69fb      	ldr	r3, [r7, #28]
 8015358:	68db      	ldr	r3, [r3, #12]
 801535a:	687a      	ldr	r2, [r7, #4]
 801535c:	429a      	cmp	r2, r3
 801535e:	d104      	bne.n	801536a <tcp_abandon+0xb2>
 8015360:	687b      	ldr	r3, [r7, #4]
 8015362:	68da      	ldr	r2, [r3, #12]
 8015364:	69fb      	ldr	r3, [r7, #28]
 8015366:	60da      	str	r2, [r3, #12]
 8015368:	e005      	b.n	8015376 <tcp_abandon+0xbe>
 801536a:	69fb      	ldr	r3, [r7, #28]
 801536c:	68db      	ldr	r3, [r3, #12]
 801536e:	61fb      	str	r3, [r7, #28]
 8015370:	69fb      	ldr	r3, [r7, #28]
 8015372:	2b00      	cmp	r3, #0
 8015374:	d1ef      	bne.n	8015356 <tcp_abandon+0x9e>
 8015376:	687b      	ldr	r3, [r7, #4]
 8015378:	2200      	movs	r2, #0
 801537a:	60da      	str	r2, [r3, #12]
 801537c:	e00b      	b.n	8015396 <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 801537e:	683b      	ldr	r3, [r7, #0]
 8015380:	627b      	str	r3, [r7, #36]	@ 0x24
      local_port = pcb->local_port;
 8015382:	687b      	ldr	r3, [r7, #4]
 8015384:	8adb      	ldrh	r3, [r3, #22]
 8015386:	847b      	strh	r3, [r7, #34]	@ 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8015388:	6879      	ldr	r1, [r7, #4]
 801538a:	4828      	ldr	r0, [pc, #160]	@ (801542c <tcp_abandon+0x174>)
 801538c:	f000 ff7c 	bl	8016288 <tcp_pcb_remove>
 8015390:	4b27      	ldr	r3, [pc, #156]	@ (8015430 <tcp_abandon+0x178>)
 8015392:	2201      	movs	r2, #1
 8015394:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 8015396:	687b      	ldr	r3, [r7, #4]
 8015398:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801539a:	2b00      	cmp	r3, #0
 801539c:	d004      	beq.n	80153a8 <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 801539e:	687b      	ldr	r3, [r7, #4]
 80153a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80153a2:	4618      	mov	r0, r3
 80153a4:	f000 fd1e 	bl	8015de4 <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 80153a8:	687b      	ldr	r3, [r7, #4]
 80153aa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80153ac:	2b00      	cmp	r3, #0
 80153ae:	d004      	beq.n	80153ba <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 80153b0:	687b      	ldr	r3, [r7, #4]
 80153b2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80153b4:	4618      	mov	r0, r3
 80153b6:	f000 fd15 	bl	8015de4 <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 80153ba:	687b      	ldr	r3, [r7, #4]
 80153bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80153be:	2b00      	cmp	r3, #0
 80153c0:	d004      	beq.n	80153cc <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 80153c2:	687b      	ldr	r3, [r7, #4]
 80153c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80153c6:	4618      	mov	r0, r3
 80153c8:	f000 fd0c 	bl	8015de4 <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 80153cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80153ce:	2b00      	cmp	r3, #0
 80153d0:	d00e      	beq.n	80153f0 <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 80153d2:	6879      	ldr	r1, [r7, #4]
 80153d4:	687b      	ldr	r3, [r7, #4]
 80153d6:	3304      	adds	r3, #4
 80153d8:	687a      	ldr	r2, [r7, #4]
 80153da:	8b12      	ldrh	r2, [r2, #24]
 80153dc:	9202      	str	r2, [sp, #8]
 80153de:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 80153e0:	9201      	str	r2, [sp, #4]
 80153e2:	9300      	str	r3, [sp, #0]
 80153e4:	460b      	mov	r3, r1
 80153e6:	697a      	ldr	r2, [r7, #20]
 80153e8:	69b9      	ldr	r1, [r7, #24]
 80153ea:	6878      	ldr	r0, [r7, #4]
 80153ec:	f004 fcbe 	bl	8019d6c <tcp_rst>
    }
    last_state = pcb->state;
 80153f0:	687b      	ldr	r3, [r7, #4]
 80153f2:	7d1b      	ldrb	r3, [r3, #20]
 80153f4:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 80153f6:	6878      	ldr	r0, [r7, #4]
 80153f8:	f7ff fd34 	bl	8014e64 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 80153fc:	693b      	ldr	r3, [r7, #16]
 80153fe:	2b00      	cmp	r3, #0
 8015400:	d004      	beq.n	801540c <tcp_abandon+0x154>
 8015402:	693b      	ldr	r3, [r7, #16]
 8015404:	f06f 010c 	mvn.w	r1, #12
 8015408:	68f8      	ldr	r0, [r7, #12]
 801540a:	4798      	blx	r3
  }
}
 801540c:	3728      	adds	r7, #40	@ 0x28
 801540e:	46bd      	mov	sp, r7
 8015410:	bd80      	pop	{r7, pc}
 8015412:	bf00      	nop
 8015414:	0801fe08 	.word	0x0801fe08
 8015418:	0801ff4c 	.word	0x0801ff4c
 801541c:	0801fe4c 	.word	0x0801fe4c
 8015420:	0801ff68 	.word	0x0801ff68
 8015424:	200277d0 	.word	0x200277d0
 8015428:	200277c4 	.word	0x200277c4
 801542c:	200277cc 	.word	0x200277cc
 8015430:	200277d4 	.word	0x200277d4

08015434 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 8015434:	b580      	push	{r7, lr}
 8015436:	b082      	sub	sp, #8
 8015438:	af00      	add	r7, sp, #0
 801543a:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 801543c:	2101      	movs	r1, #1
 801543e:	6878      	ldr	r0, [r7, #4]
 8015440:	f7ff ff3a 	bl	80152b8 <tcp_abandon>
}
 8015444:	bf00      	nop
 8015446:	3708      	adds	r7, #8
 8015448:	46bd      	mov	sp, r7
 801544a:	bd80      	pop	{r7, pc}

0801544c <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 801544c:	b580      	push	{r7, lr}
 801544e:	b084      	sub	sp, #16
 8015450:	af00      	add	r7, sp, #0
 8015452:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 8015454:	687b      	ldr	r3, [r7, #4]
 8015456:	2b00      	cmp	r3, #0
 8015458:	d106      	bne.n	8015468 <tcp_update_rcv_ann_wnd+0x1c>
 801545a:	4b25      	ldr	r3, [pc, #148]	@ (80154f0 <tcp_update_rcv_ann_wnd+0xa4>)
 801545c:	f240 32a6 	movw	r2, #934	@ 0x3a6
 8015460:	4924      	ldr	r1, [pc, #144]	@ (80154f4 <tcp_update_rcv_ann_wnd+0xa8>)
 8015462:	4825      	ldr	r0, [pc, #148]	@ (80154f8 <tcp_update_rcv_ann_wnd+0xac>)
 8015464:	f008 ff16 	bl	801e294 <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 8015468:	687b      	ldr	r3, [r7, #4]
 801546a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801546c:	687a      	ldr	r2, [r7, #4]
 801546e:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 8015470:	4413      	add	r3, r2
 8015472:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 8015474:	687b      	ldr	r3, [r7, #4]
 8015476:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015478:	687a      	ldr	r2, [r7, #4]
 801547a:	8e52      	ldrh	r2, [r2, #50]	@ 0x32
 801547c:	f5b2 6f86 	cmp.w	r2, #1072	@ 0x430
 8015480:	bf28      	it	cs
 8015482:	f44f 6286 	movcs.w	r2, #1072	@ 0x430
 8015486:	b292      	uxth	r2, r2
 8015488:	4413      	add	r3, r2
 801548a:	68fa      	ldr	r2, [r7, #12]
 801548c:	1ad3      	subs	r3, r2, r3
 801548e:	2b00      	cmp	r3, #0
 8015490:	db08      	blt.n	80154a4 <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 8015492:	687b      	ldr	r3, [r7, #4]
 8015494:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8015496:	687b      	ldr	r3, [r7, #4]
 8015498:	855a      	strh	r2, [r3, #42]	@ 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 801549a:	687b      	ldr	r3, [r7, #4]
 801549c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801549e:	68fa      	ldr	r2, [r7, #12]
 80154a0:	1ad3      	subs	r3, r2, r3
 80154a2:	e020      	b.n	80154e6 <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 80154a4:	687b      	ldr	r3, [r7, #4]
 80154a6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80154a8:	687b      	ldr	r3, [r7, #4]
 80154aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80154ac:	1ad3      	subs	r3, r2, r3
 80154ae:	2b00      	cmp	r3, #0
 80154b0:	dd03      	ble.n	80154ba <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 80154b2:	687b      	ldr	r3, [r7, #4]
 80154b4:	2200      	movs	r2, #0
 80154b6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80154b8:	e014      	b.n	80154e4 <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 80154ba:	687b      	ldr	r3, [r7, #4]
 80154bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80154be:	687b      	ldr	r3, [r7, #4]
 80154c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80154c2:	1ad3      	subs	r3, r2, r3
 80154c4:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 80154c6:	68bb      	ldr	r3, [r7, #8]
 80154c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80154cc:	d306      	bcc.n	80154dc <tcp_update_rcv_ann_wnd+0x90>
 80154ce:	4b08      	ldr	r3, [pc, #32]	@ (80154f0 <tcp_update_rcv_ann_wnd+0xa4>)
 80154d0:	f240 32b6 	movw	r2, #950	@ 0x3b6
 80154d4:	4909      	ldr	r1, [pc, #36]	@ (80154fc <tcp_update_rcv_ann_wnd+0xb0>)
 80154d6:	4808      	ldr	r0, [pc, #32]	@ (80154f8 <tcp_update_rcv_ann_wnd+0xac>)
 80154d8:	f008 fedc 	bl	801e294 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 80154dc:	68bb      	ldr	r3, [r7, #8]
 80154de:	b29a      	uxth	r2, r3
 80154e0:	687b      	ldr	r3, [r7, #4]
 80154e2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
    return 0;
 80154e4:	2300      	movs	r3, #0
  }
}
 80154e6:	4618      	mov	r0, r3
 80154e8:	3710      	adds	r7, #16
 80154ea:	46bd      	mov	sp, r7
 80154ec:	bd80      	pop	{r7, pc}
 80154ee:	bf00      	nop
 80154f0:	0801fe08 	.word	0x0801fe08
 80154f4:	08020064 	.word	0x08020064
 80154f8:	0801fe4c 	.word	0x0801fe4c
 80154fc:	08020088 	.word	0x08020088

08015500 <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 8015500:	b580      	push	{r7, lr}
 8015502:	b084      	sub	sp, #16
 8015504:	af00      	add	r7, sp, #0
 8015506:	6078      	str	r0, [r7, #4]
 8015508:	460b      	mov	r3, r1
 801550a:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 801550c:	687b      	ldr	r3, [r7, #4]
 801550e:	2b00      	cmp	r3, #0
 8015510:	d107      	bne.n	8015522 <tcp_recved+0x22>
 8015512:	4b1f      	ldr	r3, [pc, #124]	@ (8015590 <tcp_recved+0x90>)
 8015514:	f240 32cf 	movw	r2, #975	@ 0x3cf
 8015518:	491e      	ldr	r1, [pc, #120]	@ (8015594 <tcp_recved+0x94>)
 801551a:	481f      	ldr	r0, [pc, #124]	@ (8015598 <tcp_recved+0x98>)
 801551c:	f008 feba 	bl	801e294 <iprintf>
 8015520:	e032      	b.n	8015588 <tcp_recved+0x88>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 8015522:	687b      	ldr	r3, [r7, #4]
 8015524:	7d1b      	ldrb	r3, [r3, #20]
 8015526:	2b01      	cmp	r3, #1
 8015528:	d106      	bne.n	8015538 <tcp_recved+0x38>
 801552a:	4b19      	ldr	r3, [pc, #100]	@ (8015590 <tcp_recved+0x90>)
 801552c:	f240 32d2 	movw	r2, #978	@ 0x3d2
 8015530:	491a      	ldr	r1, [pc, #104]	@ (801559c <tcp_recved+0x9c>)
 8015532:	4819      	ldr	r0, [pc, #100]	@ (8015598 <tcp_recved+0x98>)
 8015534:	f008 feae 	bl	801e294 <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 8015538:	687b      	ldr	r3, [r7, #4]
 801553a:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 801553c:	887b      	ldrh	r3, [r7, #2]
 801553e:	4413      	add	r3, r2
 8015540:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 8015542:	89fb      	ldrh	r3, [r7, #14]
 8015544:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 8015548:	d804      	bhi.n	8015554 <tcp_recved+0x54>
 801554a:	687b      	ldr	r3, [r7, #4]
 801554c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801554e:	89fa      	ldrh	r2, [r7, #14]
 8015550:	429a      	cmp	r2, r3
 8015552:	d204      	bcs.n	801555e <tcp_recved+0x5e>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 8015554:	687b      	ldr	r3, [r7, #4]
 8015556:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 801555a:	851a      	strh	r2, [r3, #40]	@ 0x28
 801555c:	e002      	b.n	8015564 <tcp_recved+0x64>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 801555e:	687b      	ldr	r3, [r7, #4]
 8015560:	89fa      	ldrh	r2, [r7, #14]
 8015562:	851a      	strh	r2, [r3, #40]	@ 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 8015564:	6878      	ldr	r0, [r7, #4]
 8015566:	f7ff ff71 	bl	801544c <tcp_update_rcv_ann_wnd>
 801556a:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 801556c:	68bb      	ldr	r3, [r7, #8]
 801556e:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 8015572:	d309      	bcc.n	8015588 <tcp_recved+0x88>
    tcp_ack_now(pcb);
 8015574:	687b      	ldr	r3, [r7, #4]
 8015576:	8b5b      	ldrh	r3, [r3, #26]
 8015578:	f043 0302 	orr.w	r3, r3, #2
 801557c:	b29a      	uxth	r2, r3
 801557e:	687b      	ldr	r3, [r7, #4]
 8015580:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8015582:	6878      	ldr	r0, [r7, #4]
 8015584:	f003 fe3e 	bl	8019204 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 8015588:	3710      	adds	r7, #16
 801558a:	46bd      	mov	sp, r7
 801558c:	bd80      	pop	{r7, pc}
 801558e:	bf00      	nop
 8015590:	0801fe08 	.word	0x0801fe08
 8015594:	080200a4 	.word	0x080200a4
 8015598:	0801fe4c 	.word	0x0801fe4c
 801559c:	080200bc 	.word	0x080200bc

080155a0 <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 80155a0:	b5b0      	push	{r4, r5, r7, lr}
 80155a2:	b090      	sub	sp, #64	@ 0x40
 80155a4:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 80155a6:	2300      	movs	r3, #0
 80155a8:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

  ++tcp_ticks;
 80155ac:	4b95      	ldr	r3, [pc, #596]	@ (8015804 <tcp_slowtmr+0x264>)
 80155ae:	681b      	ldr	r3, [r3, #0]
 80155b0:	3301      	adds	r3, #1
 80155b2:	4a94      	ldr	r2, [pc, #592]	@ (8015804 <tcp_slowtmr+0x264>)
 80155b4:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 80155b6:	4b94      	ldr	r3, [pc, #592]	@ (8015808 <tcp_slowtmr+0x268>)
 80155b8:	781b      	ldrb	r3, [r3, #0]
 80155ba:	3301      	adds	r3, #1
 80155bc:	b2da      	uxtb	r2, r3
 80155be:	4b92      	ldr	r3, [pc, #584]	@ (8015808 <tcp_slowtmr+0x268>)
 80155c0:	701a      	strb	r2, [r3, #0]
 80155c2:	e000      	b.n	80155c6 <tcp_slowtmr+0x26>
        prev->polltmr = 0;
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
        TCP_EVENT_POLL(prev, err);
        if (tcp_active_pcbs_changed) {
          goto tcp_slowtmr_start;
 80155c4:	bf00      	nop
  prev = NULL;
 80155c6:	2300      	movs	r3, #0
 80155c8:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_active_pcbs;
 80155ca:	4b90      	ldr	r3, [pc, #576]	@ (801580c <tcp_slowtmr+0x26c>)
 80155cc:	681b      	ldr	r3, [r3, #0]
 80155ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 80155d0:	e29d      	b.n	8015b0e <tcp_slowtmr+0x56e>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 80155d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80155d4:	7d1b      	ldrb	r3, [r3, #20]
 80155d6:	2b00      	cmp	r3, #0
 80155d8:	d106      	bne.n	80155e8 <tcp_slowtmr+0x48>
 80155da:	4b8d      	ldr	r3, [pc, #564]	@ (8015810 <tcp_slowtmr+0x270>)
 80155dc:	f240 42be 	movw	r2, #1214	@ 0x4be
 80155e0:	498c      	ldr	r1, [pc, #560]	@ (8015814 <tcp_slowtmr+0x274>)
 80155e2:	488d      	ldr	r0, [pc, #564]	@ (8015818 <tcp_slowtmr+0x278>)
 80155e4:	f008 fe56 	bl	801e294 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 80155e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80155ea:	7d1b      	ldrb	r3, [r3, #20]
 80155ec:	2b01      	cmp	r3, #1
 80155ee:	d106      	bne.n	80155fe <tcp_slowtmr+0x5e>
 80155f0:	4b87      	ldr	r3, [pc, #540]	@ (8015810 <tcp_slowtmr+0x270>)
 80155f2:	f240 42bf 	movw	r2, #1215	@ 0x4bf
 80155f6:	4989      	ldr	r1, [pc, #548]	@ (801581c <tcp_slowtmr+0x27c>)
 80155f8:	4887      	ldr	r0, [pc, #540]	@ (8015818 <tcp_slowtmr+0x278>)
 80155fa:	f008 fe4b 	bl	801e294 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 80155fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015600:	7d1b      	ldrb	r3, [r3, #20]
 8015602:	2b0a      	cmp	r3, #10
 8015604:	d106      	bne.n	8015614 <tcp_slowtmr+0x74>
 8015606:	4b82      	ldr	r3, [pc, #520]	@ (8015810 <tcp_slowtmr+0x270>)
 8015608:	f44f 6298 	mov.w	r2, #1216	@ 0x4c0
 801560c:	4984      	ldr	r1, [pc, #528]	@ (8015820 <tcp_slowtmr+0x280>)
 801560e:	4882      	ldr	r0, [pc, #520]	@ (8015818 <tcp_slowtmr+0x278>)
 8015610:	f008 fe40 	bl	801e294 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 8015614:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015616:	7f9a      	ldrb	r2, [r3, #30]
 8015618:	4b7b      	ldr	r3, [pc, #492]	@ (8015808 <tcp_slowtmr+0x268>)
 801561a:	781b      	ldrb	r3, [r3, #0]
 801561c:	429a      	cmp	r2, r3
 801561e:	d105      	bne.n	801562c <tcp_slowtmr+0x8c>
      prev = pcb;
 8015620:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015622:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 8015624:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015626:	68db      	ldr	r3, [r3, #12]
 8015628:	62fb      	str	r3, [r7, #44]	@ 0x2c
      continue;
 801562a:	e270      	b.n	8015b0e <tcp_slowtmr+0x56e>
    pcb->last_timer = tcp_timer_ctr;
 801562c:	4b76      	ldr	r3, [pc, #472]	@ (8015808 <tcp_slowtmr+0x268>)
 801562e:	781a      	ldrb	r2, [r3, #0]
 8015630:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015632:	779a      	strb	r2, [r3, #30]
    pcb_remove = 0;
 8015634:	2300      	movs	r3, #0
 8015636:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    pcb_reset = 0;
 801563a:	2300      	movs	r3, #0
 801563c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 8015640:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015642:	7d1b      	ldrb	r3, [r3, #20]
 8015644:	2b02      	cmp	r3, #2
 8015646:	d10a      	bne.n	801565e <tcp_slowtmr+0xbe>
 8015648:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801564a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801564e:	2b05      	cmp	r3, #5
 8015650:	d905      	bls.n	801565e <tcp_slowtmr+0xbe>
      ++pcb_remove;
 8015652:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015656:	3301      	adds	r3, #1
 8015658:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801565c:	e11e      	b.n	801589c <tcp_slowtmr+0x2fc>
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 801565e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015660:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8015664:	2b0b      	cmp	r3, #11
 8015666:	d905      	bls.n	8015674 <tcp_slowtmr+0xd4>
      ++pcb_remove;
 8015668:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801566c:	3301      	adds	r3, #1
 801566e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8015672:	e113      	b.n	801589c <tcp_slowtmr+0x2fc>
      if (pcb->persist_backoff > 0) {
 8015674:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015676:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 801567a:	2b00      	cmp	r3, #0
 801567c:	d075      	beq.n	801576a <tcp_slowtmr+0x1ca>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 801567e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015680:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8015682:	2b00      	cmp	r3, #0
 8015684:	d006      	beq.n	8015694 <tcp_slowtmr+0xf4>
 8015686:	4b62      	ldr	r3, [pc, #392]	@ (8015810 <tcp_slowtmr+0x270>)
 8015688:	f240 42d4 	movw	r2, #1236	@ 0x4d4
 801568c:	4965      	ldr	r1, [pc, #404]	@ (8015824 <tcp_slowtmr+0x284>)
 801568e:	4862      	ldr	r0, [pc, #392]	@ (8015818 <tcp_slowtmr+0x278>)
 8015690:	f008 fe00 	bl	801e294 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 8015694:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015696:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015698:	2b00      	cmp	r3, #0
 801569a:	d106      	bne.n	80156aa <tcp_slowtmr+0x10a>
 801569c:	4b5c      	ldr	r3, [pc, #368]	@ (8015810 <tcp_slowtmr+0x270>)
 801569e:	f240 42d5 	movw	r2, #1237	@ 0x4d5
 80156a2:	4961      	ldr	r1, [pc, #388]	@ (8015828 <tcp_slowtmr+0x288>)
 80156a4:	485c      	ldr	r0, [pc, #368]	@ (8015818 <tcp_slowtmr+0x278>)
 80156a6:	f008 fdf5 	bl	801e294 <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 80156aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80156ac:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 80156b0:	2b0b      	cmp	r3, #11
 80156b2:	d905      	bls.n	80156c0 <tcp_slowtmr+0x120>
          ++pcb_remove; /* max probes reached */
 80156b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80156b8:	3301      	adds	r3, #1
 80156ba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80156be:	e0ed      	b.n	801589c <tcp_slowtmr+0x2fc>
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 80156c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80156c2:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 80156c6:	3b01      	subs	r3, #1
 80156c8:	4a58      	ldr	r2, [pc, #352]	@ (801582c <tcp_slowtmr+0x28c>)
 80156ca:	5cd3      	ldrb	r3, [r2, r3]
 80156cc:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 80156ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80156d0:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80156d4:	7c7a      	ldrb	r2, [r7, #17]
 80156d6:	429a      	cmp	r2, r3
 80156d8:	d907      	bls.n	80156ea <tcp_slowtmr+0x14a>
            pcb->persist_cnt++;
 80156da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80156dc:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80156e0:	3301      	adds	r3, #1
 80156e2:	b2da      	uxtb	r2, r3
 80156e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80156e6:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
          if (pcb->persist_cnt >= backoff_cnt) {
 80156ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80156ec:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80156f0:	7c7a      	ldrb	r2, [r7, #17]
 80156f2:	429a      	cmp	r2, r3
 80156f4:	f200 80d2 	bhi.w	801589c <tcp_slowtmr+0x2fc>
            int next_slot = 1; /* increment timer to next slot */
 80156f8:	2301      	movs	r3, #1
 80156fa:	623b      	str	r3, [r7, #32]
            if (pcb->snd_wnd == 0) {
 80156fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80156fe:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8015702:	2b00      	cmp	r3, #0
 8015704:	d108      	bne.n	8015718 <tcp_slowtmr+0x178>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 8015706:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8015708:	f004 fc24 	bl	8019f54 <tcp_zero_window_probe>
 801570c:	4603      	mov	r3, r0
 801570e:	2b00      	cmp	r3, #0
 8015710:	d014      	beq.n	801573c <tcp_slowtmr+0x19c>
                next_slot = 0; /* try probe again with current slot */
 8015712:	2300      	movs	r3, #0
 8015714:	623b      	str	r3, [r7, #32]
 8015716:	e011      	b.n	801573c <tcp_slowtmr+0x19c>
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 8015718:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801571a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801571e:	4619      	mov	r1, r3
 8015720:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8015722:	f003 fae9 	bl	8018cf8 <tcp_split_unsent_seg>
 8015726:	4603      	mov	r3, r0
 8015728:	2b00      	cmp	r3, #0
 801572a:	d107      	bne.n	801573c <tcp_slowtmr+0x19c>
                if (tcp_output(pcb) == ERR_OK) {
 801572c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801572e:	f003 fd69 	bl	8019204 <tcp_output>
 8015732:	4603      	mov	r3, r0
 8015734:	2b00      	cmp	r3, #0
 8015736:	d101      	bne.n	801573c <tcp_slowtmr+0x19c>
                  next_slot = 0;
 8015738:	2300      	movs	r3, #0
 801573a:	623b      	str	r3, [r7, #32]
            if (next_slot) {
 801573c:	6a3b      	ldr	r3, [r7, #32]
 801573e:	2b00      	cmp	r3, #0
 8015740:	f000 80ac 	beq.w	801589c <tcp_slowtmr+0x2fc>
              pcb->persist_cnt = 0;
 8015744:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015746:	2200      	movs	r2, #0
 8015748:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 801574c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801574e:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8015752:	2b06      	cmp	r3, #6
 8015754:	f200 80a2 	bhi.w	801589c <tcp_slowtmr+0x2fc>
                pcb->persist_backoff++;
 8015758:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801575a:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 801575e:	3301      	adds	r3, #1
 8015760:	b2da      	uxtb	r2, r3
 8015762:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015764:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
 8015768:	e098      	b.n	801589c <tcp_slowtmr+0x2fc>
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 801576a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801576c:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8015770:	2b00      	cmp	r3, #0
 8015772:	db0f      	blt.n	8015794 <tcp_slowtmr+0x1f4>
 8015774:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015776:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 801577a:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 801577e:	4293      	cmp	r3, r2
 8015780:	d008      	beq.n	8015794 <tcp_slowtmr+0x1f4>
          ++pcb->rtime;
 8015782:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015784:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8015788:	b29b      	uxth	r3, r3
 801578a:	3301      	adds	r3, #1
 801578c:	b29b      	uxth	r3, r3
 801578e:	b21a      	sxth	r2, r3
 8015790:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015792:	861a      	strh	r2, [r3, #48]	@ 0x30
        if (pcb->rtime >= pcb->rto) {
 8015794:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015796:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	@ 0x30
 801579a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801579c:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 80157a0:	429a      	cmp	r2, r3
 80157a2:	db7b      	blt.n	801589c <tcp_slowtmr+0x2fc>
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 80157a4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80157a6:	f004 f821 	bl	80197ec <tcp_rexmit_rto_prepare>
 80157aa:	4603      	mov	r3, r0
 80157ac:	2b00      	cmp	r3, #0
 80157ae:	d007      	beq.n	80157c0 <tcp_slowtmr+0x220>
 80157b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80157b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80157b4:	2b00      	cmp	r3, #0
 80157b6:	d171      	bne.n	801589c <tcp_slowtmr+0x2fc>
 80157b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80157ba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80157bc:	2b00      	cmp	r3, #0
 80157be:	d06d      	beq.n	801589c <tcp_slowtmr+0x2fc>
            if (pcb->state != SYN_SENT) {
 80157c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80157c2:	7d1b      	ldrb	r3, [r3, #20]
 80157c4:	2b02      	cmp	r3, #2
 80157c6:	d03a      	beq.n	801583e <tcp_slowtmr+0x29e>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 80157c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80157ca:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80157ce:	2b0c      	cmp	r3, #12
 80157d0:	bf28      	it	cs
 80157d2:	230c      	movcs	r3, #12
 80157d4:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 80157d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80157d8:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 80157dc:	10db      	asrs	r3, r3, #3
 80157de:	b21b      	sxth	r3, r3
 80157e0:	461a      	mov	r2, r3
 80157e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80157e4:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 80157e8:	4413      	add	r3, r2
 80157ea:	7efa      	ldrb	r2, [r7, #27]
 80157ec:	4910      	ldr	r1, [pc, #64]	@ (8015830 <tcp_slowtmr+0x290>)
 80157ee:	5c8a      	ldrb	r2, [r1, r2]
 80157f0:	4093      	lsls	r3, r2
 80157f2:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 80157f4:	697b      	ldr	r3, [r7, #20]
 80157f6:	f647 72fe 	movw	r2, #32766	@ 0x7ffe
 80157fa:	4293      	cmp	r3, r2
 80157fc:	dc1a      	bgt.n	8015834 <tcp_slowtmr+0x294>
 80157fe:	697b      	ldr	r3, [r7, #20]
 8015800:	b21a      	sxth	r2, r3
 8015802:	e019      	b.n	8015838 <tcp_slowtmr+0x298>
 8015804:	200277c0 	.word	0x200277c0
 8015808:	200277d6 	.word	0x200277d6
 801580c:	200277cc 	.word	0x200277cc
 8015810:	0801fe08 	.word	0x0801fe08
 8015814:	0802014c 	.word	0x0802014c
 8015818:	0801fe4c 	.word	0x0801fe4c
 801581c:	08020178 	.word	0x08020178
 8015820:	080201a4 	.word	0x080201a4
 8015824:	080201d4 	.word	0x080201d4
 8015828:	08020208 	.word	0x08020208
 801582c:	08021f50 	.word	0x08021f50
 8015830:	08021f40 	.word	0x08021f40
 8015834:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8015838:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801583a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
            pcb->rtime = 0;
 801583e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015840:	2200      	movs	r2, #0
 8015842:	861a      	strh	r2, [r3, #48]	@ 0x30
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 8015844:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015846:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 801584a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801584c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8015850:	4293      	cmp	r3, r2
 8015852:	bf28      	it	cs
 8015854:	4613      	movcs	r3, r2
 8015856:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 8015858:	8a7b      	ldrh	r3, [r7, #18]
 801585a:	085b      	lsrs	r3, r3, #1
 801585c:	b29a      	uxth	r2, r3
 801585e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015860:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 8015864:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015866:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 801586a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801586c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801586e:	005b      	lsls	r3, r3, #1
 8015870:	b29b      	uxth	r3, r3
 8015872:	429a      	cmp	r2, r3
 8015874:	d206      	bcs.n	8015884 <tcp_slowtmr+0x2e4>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 8015876:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015878:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801587a:	005b      	lsls	r3, r3, #1
 801587c:	b29a      	uxth	r2, r3
 801587e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015880:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            pcb->cwnd = pcb->mss;
 8015884:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015886:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 8015888:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801588a:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
            pcb->bytes_acked = 0;
 801588e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015890:	2200      	movs	r2, #0
 8015892:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            tcp_rexmit_rto_commit(pcb);
 8015896:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8015898:	f004 f818 	bl	80198cc <tcp_rexmit_rto_commit>
    if (pcb->state == FIN_WAIT_2) {
 801589c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801589e:	7d1b      	ldrb	r3, [r3, #20]
 80158a0:	2b06      	cmp	r3, #6
 80158a2:	d111      	bne.n	80158c8 <tcp_slowtmr+0x328>
      if (pcb->flags & TF_RXCLOSED) {
 80158a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80158a6:	8b5b      	ldrh	r3, [r3, #26]
 80158a8:	f003 0310 	and.w	r3, r3, #16
 80158ac:	2b00      	cmp	r3, #0
 80158ae:	d00b      	beq.n	80158c8 <tcp_slowtmr+0x328>
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 80158b0:	4b9c      	ldr	r3, [pc, #624]	@ (8015b24 <tcp_slowtmr+0x584>)
 80158b2:	681a      	ldr	r2, [r3, #0]
 80158b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80158b6:	6a1b      	ldr	r3, [r3, #32]
 80158b8:	1ad3      	subs	r3, r2, r3
 80158ba:	2b28      	cmp	r3, #40	@ 0x28
 80158bc:	d904      	bls.n	80158c8 <tcp_slowtmr+0x328>
          ++pcb_remove;
 80158be:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80158c2:	3301      	adds	r3, #1
 80158c4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 80158c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80158ca:	7a5b      	ldrb	r3, [r3, #9]
 80158cc:	f003 0308 	and.w	r3, r3, #8
 80158d0:	2b00      	cmp	r3, #0
 80158d2:	d04a      	beq.n	801596a <tcp_slowtmr+0x3ca>
        ((pcb->state == ESTABLISHED) ||
 80158d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80158d6:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 80158d8:	2b04      	cmp	r3, #4
 80158da:	d003      	beq.n	80158e4 <tcp_slowtmr+0x344>
         (pcb->state == CLOSE_WAIT))) {
 80158dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80158de:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 80158e0:	2b07      	cmp	r3, #7
 80158e2:	d142      	bne.n	801596a <tcp_slowtmr+0x3ca>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 80158e4:	4b8f      	ldr	r3, [pc, #572]	@ (8015b24 <tcp_slowtmr+0x584>)
 80158e6:	681a      	ldr	r2, [r3, #0]
 80158e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80158ea:	6a1b      	ldr	r3, [r3, #32]
 80158ec:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 80158ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80158f0:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 80158f4:	4b8c      	ldr	r3, [pc, #560]	@ (8015b28 <tcp_slowtmr+0x588>)
 80158f6:	440b      	add	r3, r1
 80158f8:	498c      	ldr	r1, [pc, #560]	@ (8015b2c <tcp_slowtmr+0x58c>)
 80158fa:	fba1 1303 	umull	r1, r3, r1, r3
 80158fe:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8015900:	429a      	cmp	r2, r3
 8015902:	d90a      	bls.n	801591a <tcp_slowtmr+0x37a>
        ++pcb_remove;
 8015904:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015908:	3301      	adds	r3, #1
 801590a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        ++pcb_reset;
 801590e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8015912:	3301      	adds	r3, #1
 8015914:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8015918:	e027      	b.n	801596a <tcp_slowtmr+0x3ca>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 801591a:	4b82      	ldr	r3, [pc, #520]	@ (8015b24 <tcp_slowtmr+0x584>)
 801591c:	681a      	ldr	r2, [r3, #0]
 801591e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015920:	6a1b      	ldr	r3, [r3, #32]
 8015922:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 8015924:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015926:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 801592a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801592c:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 8015930:	4618      	mov	r0, r3
 8015932:	4b7f      	ldr	r3, [pc, #508]	@ (8015b30 <tcp_slowtmr+0x590>)
 8015934:	fb00 f303 	mul.w	r3, r0, r3
 8015938:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 801593a:	497c      	ldr	r1, [pc, #496]	@ (8015b2c <tcp_slowtmr+0x58c>)
 801593c:	fba1 1303 	umull	r1, r3, r1, r3
 8015940:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8015942:	429a      	cmp	r2, r3
 8015944:	d911      	bls.n	801596a <tcp_slowtmr+0x3ca>
        err = tcp_keepalive(pcb);
 8015946:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8015948:	f004 fac4 	bl	8019ed4 <tcp_keepalive>
 801594c:	4603      	mov	r3, r0
 801594e:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (err == ERR_OK) {
 8015952:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 8015956:	2b00      	cmp	r3, #0
 8015958:	d107      	bne.n	801596a <tcp_slowtmr+0x3ca>
          pcb->keep_cnt_sent++;
 801595a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801595c:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 8015960:	3301      	adds	r3, #1
 8015962:	b2da      	uxtb	r2, r3
 8015964:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015966:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
    if (pcb->ooseq != NULL &&
 801596a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801596c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801596e:	2b00      	cmp	r3, #0
 8015970:	d011      	beq.n	8015996 <tcp_slowtmr+0x3f6>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 8015972:	4b6c      	ldr	r3, [pc, #432]	@ (8015b24 <tcp_slowtmr+0x584>)
 8015974:	681a      	ldr	r2, [r3, #0]
 8015976:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015978:	6a1b      	ldr	r3, [r3, #32]
 801597a:	1ad2      	subs	r2, r2, r3
 801597c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801597e:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 8015982:	4619      	mov	r1, r3
 8015984:	460b      	mov	r3, r1
 8015986:	005b      	lsls	r3, r3, #1
 8015988:	440b      	add	r3, r1
 801598a:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 801598c:	429a      	cmp	r2, r3
 801598e:	d302      	bcc.n	8015996 <tcp_slowtmr+0x3f6>
      tcp_free_ooseq(pcb);
 8015990:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8015992:	f000 fddd 	bl	8016550 <tcp_free_ooseq>
    if (pcb->state == SYN_RCVD) {
 8015996:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015998:	7d1b      	ldrb	r3, [r3, #20]
 801599a:	2b03      	cmp	r3, #3
 801599c:	d10b      	bne.n	80159b6 <tcp_slowtmr+0x416>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 801599e:	4b61      	ldr	r3, [pc, #388]	@ (8015b24 <tcp_slowtmr+0x584>)
 80159a0:	681a      	ldr	r2, [r3, #0]
 80159a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80159a4:	6a1b      	ldr	r3, [r3, #32]
 80159a6:	1ad3      	subs	r3, r2, r3
 80159a8:	2b28      	cmp	r3, #40	@ 0x28
 80159aa:	d904      	bls.n	80159b6 <tcp_slowtmr+0x416>
        ++pcb_remove;
 80159ac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80159b0:	3301      	adds	r3, #1
 80159b2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb->state == LAST_ACK) {
 80159b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80159b8:	7d1b      	ldrb	r3, [r3, #20]
 80159ba:	2b09      	cmp	r3, #9
 80159bc:	d10b      	bne.n	80159d6 <tcp_slowtmr+0x436>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 80159be:	4b59      	ldr	r3, [pc, #356]	@ (8015b24 <tcp_slowtmr+0x584>)
 80159c0:	681a      	ldr	r2, [r3, #0]
 80159c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80159c4:	6a1b      	ldr	r3, [r3, #32]
 80159c6:	1ad3      	subs	r3, r2, r3
 80159c8:	2bf0      	cmp	r3, #240	@ 0xf0
 80159ca:	d904      	bls.n	80159d6 <tcp_slowtmr+0x436>
        ++pcb_remove;
 80159cc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80159d0:	3301      	adds	r3, #1
 80159d2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb_remove) {
 80159d6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80159da:	2b00      	cmp	r3, #0
 80159dc:	d060      	beq.n	8015aa0 <tcp_slowtmr+0x500>
      tcp_err_fn err_fn = pcb->errf;
 80159de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80159e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80159e4:	60fb      	str	r3, [r7, #12]
      tcp_pcb_purge(pcb);
 80159e6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80159e8:	f000 fbfe 	bl	80161e8 <tcp_pcb_purge>
      if (prev != NULL) {
 80159ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80159ee:	2b00      	cmp	r3, #0
 80159f0:	d010      	beq.n	8015a14 <tcp_slowtmr+0x474>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 80159f2:	4b50      	ldr	r3, [pc, #320]	@ (8015b34 <tcp_slowtmr+0x594>)
 80159f4:	681b      	ldr	r3, [r3, #0]
 80159f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80159f8:	429a      	cmp	r2, r3
 80159fa:	d106      	bne.n	8015a0a <tcp_slowtmr+0x46a>
 80159fc:	4b4e      	ldr	r3, [pc, #312]	@ (8015b38 <tcp_slowtmr+0x598>)
 80159fe:	f240 526d 	movw	r2, #1389	@ 0x56d
 8015a02:	494e      	ldr	r1, [pc, #312]	@ (8015b3c <tcp_slowtmr+0x59c>)
 8015a04:	484e      	ldr	r0, [pc, #312]	@ (8015b40 <tcp_slowtmr+0x5a0>)
 8015a06:	f008 fc45 	bl	801e294 <iprintf>
        prev->next = pcb->next;
 8015a0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015a0c:	68da      	ldr	r2, [r3, #12]
 8015a0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015a10:	60da      	str	r2, [r3, #12]
 8015a12:	e00f      	b.n	8015a34 <tcp_slowtmr+0x494>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 8015a14:	4b47      	ldr	r3, [pc, #284]	@ (8015b34 <tcp_slowtmr+0x594>)
 8015a16:	681b      	ldr	r3, [r3, #0]
 8015a18:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8015a1a:	429a      	cmp	r2, r3
 8015a1c:	d006      	beq.n	8015a2c <tcp_slowtmr+0x48c>
 8015a1e:	4b46      	ldr	r3, [pc, #280]	@ (8015b38 <tcp_slowtmr+0x598>)
 8015a20:	f240 5271 	movw	r2, #1393	@ 0x571
 8015a24:	4947      	ldr	r1, [pc, #284]	@ (8015b44 <tcp_slowtmr+0x5a4>)
 8015a26:	4846      	ldr	r0, [pc, #280]	@ (8015b40 <tcp_slowtmr+0x5a0>)
 8015a28:	f008 fc34 	bl	801e294 <iprintf>
        tcp_active_pcbs = pcb->next;
 8015a2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015a2e:	68db      	ldr	r3, [r3, #12]
 8015a30:	4a40      	ldr	r2, [pc, #256]	@ (8015b34 <tcp_slowtmr+0x594>)
 8015a32:	6013      	str	r3, [r2, #0]
      if (pcb_reset) {
 8015a34:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8015a38:	2b00      	cmp	r3, #0
 8015a3a:	d013      	beq.n	8015a64 <tcp_slowtmr+0x4c4>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8015a3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015a3e:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 8015a40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015a42:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8015a44:	6afd      	ldr	r5, [r7, #44]	@ 0x2c
 8015a46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015a48:	3304      	adds	r3, #4
 8015a4a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8015a4c:	8ad2      	ldrh	r2, [r2, #22]
 8015a4e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8015a50:	8b09      	ldrh	r1, [r1, #24]
 8015a52:	9102      	str	r1, [sp, #8]
 8015a54:	9201      	str	r2, [sp, #4]
 8015a56:	9300      	str	r3, [sp, #0]
 8015a58:	462b      	mov	r3, r5
 8015a5a:	4622      	mov	r2, r4
 8015a5c:	4601      	mov	r1, r0
 8015a5e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8015a60:	f004 f984 	bl	8019d6c <tcp_rst>
      err_arg = pcb->callback_arg;
 8015a64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015a66:	691b      	ldr	r3, [r3, #16]
 8015a68:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 8015a6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015a6c:	7d1b      	ldrb	r3, [r3, #20]
 8015a6e:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 8015a70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015a72:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 8015a74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015a76:	68db      	ldr	r3, [r3, #12]
 8015a78:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 8015a7a:	6838      	ldr	r0, [r7, #0]
 8015a7c:	f7ff f9f2 	bl	8014e64 <tcp_free>
      tcp_active_pcbs_changed = 0;
 8015a80:	4b31      	ldr	r3, [pc, #196]	@ (8015b48 <tcp_slowtmr+0x5a8>)
 8015a82:	2200      	movs	r2, #0
 8015a84:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 8015a86:	68fb      	ldr	r3, [r7, #12]
 8015a88:	2b00      	cmp	r3, #0
 8015a8a:	d004      	beq.n	8015a96 <tcp_slowtmr+0x4f6>
 8015a8c:	68fb      	ldr	r3, [r7, #12]
 8015a8e:	f06f 010c 	mvn.w	r1, #12
 8015a92:	68b8      	ldr	r0, [r7, #8]
 8015a94:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 8015a96:	4b2c      	ldr	r3, [pc, #176]	@ (8015b48 <tcp_slowtmr+0x5a8>)
 8015a98:	781b      	ldrb	r3, [r3, #0]
 8015a9a:	2b00      	cmp	r3, #0
 8015a9c:	d037      	beq.n	8015b0e <tcp_slowtmr+0x56e>
        goto tcp_slowtmr_start;
 8015a9e:	e592      	b.n	80155c6 <tcp_slowtmr+0x26>
      prev = pcb;
 8015aa0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015aa2:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 8015aa4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015aa6:	68db      	ldr	r3, [r3, #12]
 8015aa8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      ++prev->polltmr;
 8015aaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015aac:	7f1b      	ldrb	r3, [r3, #28]
 8015aae:	3301      	adds	r3, #1
 8015ab0:	b2da      	uxtb	r2, r3
 8015ab2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015ab4:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 8015ab6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015ab8:	7f1a      	ldrb	r2, [r3, #28]
 8015aba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015abc:	7f5b      	ldrb	r3, [r3, #29]
 8015abe:	429a      	cmp	r2, r3
 8015ac0:	d325      	bcc.n	8015b0e <tcp_slowtmr+0x56e>
        prev->polltmr = 0;
 8015ac2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015ac4:	2200      	movs	r2, #0
 8015ac6:	771a      	strb	r2, [r3, #28]
        tcp_active_pcbs_changed = 0;
 8015ac8:	4b1f      	ldr	r3, [pc, #124]	@ (8015b48 <tcp_slowtmr+0x5a8>)
 8015aca:	2200      	movs	r2, #0
 8015acc:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 8015ace:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015ad0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8015ad4:	2b00      	cmp	r3, #0
 8015ad6:	d00b      	beq.n	8015af0 <tcp_slowtmr+0x550>
 8015ad8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015ada:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8015ade:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8015ae0:	6912      	ldr	r2, [r2, #16]
 8015ae2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8015ae4:	4610      	mov	r0, r2
 8015ae6:	4798      	blx	r3
 8015ae8:	4603      	mov	r3, r0
 8015aea:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8015aee:	e002      	b.n	8015af6 <tcp_slowtmr+0x556>
 8015af0:	2300      	movs	r3, #0
 8015af2:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (tcp_active_pcbs_changed) {
 8015af6:	4b14      	ldr	r3, [pc, #80]	@ (8015b48 <tcp_slowtmr+0x5a8>)
 8015af8:	781b      	ldrb	r3, [r3, #0]
 8015afa:	2b00      	cmp	r3, #0
 8015afc:	f47f ad62 	bne.w	80155c4 <tcp_slowtmr+0x24>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 8015b00:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 8015b04:	2b00      	cmp	r3, #0
 8015b06:	d102      	bne.n	8015b0e <tcp_slowtmr+0x56e>
          tcp_output(prev);
 8015b08:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015b0a:	f003 fb7b 	bl	8019204 <tcp_output>
  while (pcb != NULL) {
 8015b0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015b10:	2b00      	cmp	r3, #0
 8015b12:	f47f ad5e 	bne.w	80155d2 <tcp_slowtmr+0x32>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 8015b16:	2300      	movs	r3, #0
 8015b18:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_tw_pcbs;
 8015b1a:	4b0c      	ldr	r3, [pc, #48]	@ (8015b4c <tcp_slowtmr+0x5ac>)
 8015b1c:	681b      	ldr	r3, [r3, #0]
 8015b1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 8015b20:	e069      	b.n	8015bf6 <tcp_slowtmr+0x656>
 8015b22:	bf00      	nop
 8015b24:	200277c0 	.word	0x200277c0
 8015b28:	000a4cb8 	.word	0x000a4cb8
 8015b2c:	10624dd3 	.word	0x10624dd3
 8015b30:	000124f8 	.word	0x000124f8
 8015b34:	200277cc 	.word	0x200277cc
 8015b38:	0801fe08 	.word	0x0801fe08
 8015b3c:	08020240 	.word	0x08020240
 8015b40:	0801fe4c 	.word	0x0801fe4c
 8015b44:	0802026c 	.word	0x0802026c
 8015b48:	200277d4 	.word	0x200277d4
 8015b4c:	200277d0 	.word	0x200277d0
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8015b50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015b52:	7d1b      	ldrb	r3, [r3, #20]
 8015b54:	2b0a      	cmp	r3, #10
 8015b56:	d006      	beq.n	8015b66 <tcp_slowtmr+0x5c6>
 8015b58:	4b2b      	ldr	r3, [pc, #172]	@ (8015c08 <tcp_slowtmr+0x668>)
 8015b5a:	f240 52a1 	movw	r2, #1441	@ 0x5a1
 8015b5e:	492b      	ldr	r1, [pc, #172]	@ (8015c0c <tcp_slowtmr+0x66c>)
 8015b60:	482b      	ldr	r0, [pc, #172]	@ (8015c10 <tcp_slowtmr+0x670>)
 8015b62:	f008 fb97 	bl	801e294 <iprintf>
    pcb_remove = 0;
 8015b66:	2300      	movs	r3, #0
 8015b68:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8015b6c:	4b29      	ldr	r3, [pc, #164]	@ (8015c14 <tcp_slowtmr+0x674>)
 8015b6e:	681a      	ldr	r2, [r3, #0]
 8015b70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015b72:	6a1b      	ldr	r3, [r3, #32]
 8015b74:	1ad3      	subs	r3, r2, r3
 8015b76:	2bf0      	cmp	r3, #240	@ 0xf0
 8015b78:	d904      	bls.n	8015b84 <tcp_slowtmr+0x5e4>
      ++pcb_remove;
 8015b7a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015b7e:	3301      	adds	r3, #1
 8015b80:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8015b84:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015b88:	2b00      	cmp	r3, #0
 8015b8a:	d02f      	beq.n	8015bec <tcp_slowtmr+0x64c>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 8015b8c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8015b8e:	f000 fb2b 	bl	80161e8 <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 8015b92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015b94:	2b00      	cmp	r3, #0
 8015b96:	d010      	beq.n	8015bba <tcp_slowtmr+0x61a>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 8015b98:	4b1f      	ldr	r3, [pc, #124]	@ (8015c18 <tcp_slowtmr+0x678>)
 8015b9a:	681b      	ldr	r3, [r3, #0]
 8015b9c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8015b9e:	429a      	cmp	r2, r3
 8015ba0:	d106      	bne.n	8015bb0 <tcp_slowtmr+0x610>
 8015ba2:	4b19      	ldr	r3, [pc, #100]	@ (8015c08 <tcp_slowtmr+0x668>)
 8015ba4:	f240 52af 	movw	r2, #1455	@ 0x5af
 8015ba8:	491c      	ldr	r1, [pc, #112]	@ (8015c1c <tcp_slowtmr+0x67c>)
 8015baa:	4819      	ldr	r0, [pc, #100]	@ (8015c10 <tcp_slowtmr+0x670>)
 8015bac:	f008 fb72 	bl	801e294 <iprintf>
        prev->next = pcb->next;
 8015bb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015bb2:	68da      	ldr	r2, [r3, #12]
 8015bb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015bb6:	60da      	str	r2, [r3, #12]
 8015bb8:	e00f      	b.n	8015bda <tcp_slowtmr+0x63a>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 8015bba:	4b17      	ldr	r3, [pc, #92]	@ (8015c18 <tcp_slowtmr+0x678>)
 8015bbc:	681b      	ldr	r3, [r3, #0]
 8015bbe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8015bc0:	429a      	cmp	r2, r3
 8015bc2:	d006      	beq.n	8015bd2 <tcp_slowtmr+0x632>
 8015bc4:	4b10      	ldr	r3, [pc, #64]	@ (8015c08 <tcp_slowtmr+0x668>)
 8015bc6:	f240 52b3 	movw	r2, #1459	@ 0x5b3
 8015bca:	4915      	ldr	r1, [pc, #84]	@ (8015c20 <tcp_slowtmr+0x680>)
 8015bcc:	4810      	ldr	r0, [pc, #64]	@ (8015c10 <tcp_slowtmr+0x670>)
 8015bce:	f008 fb61 	bl	801e294 <iprintf>
        tcp_tw_pcbs = pcb->next;
 8015bd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015bd4:	68db      	ldr	r3, [r3, #12]
 8015bd6:	4a10      	ldr	r2, [pc, #64]	@ (8015c18 <tcp_slowtmr+0x678>)
 8015bd8:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 8015bda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015bdc:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 8015bde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015be0:	68db      	ldr	r3, [r3, #12]
 8015be2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 8015be4:	69f8      	ldr	r0, [r7, #28]
 8015be6:	f7ff f93d 	bl	8014e64 <tcp_free>
 8015bea:	e004      	b.n	8015bf6 <tcp_slowtmr+0x656>
    } else {
      prev = pcb;
 8015bec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015bee:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 8015bf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015bf2:	68db      	ldr	r3, [r3, #12]
 8015bf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 8015bf6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015bf8:	2b00      	cmp	r3, #0
 8015bfa:	d1a9      	bne.n	8015b50 <tcp_slowtmr+0x5b0>
    }
  }
}
 8015bfc:	bf00      	nop
 8015bfe:	bf00      	nop
 8015c00:	3730      	adds	r7, #48	@ 0x30
 8015c02:	46bd      	mov	sp, r7
 8015c04:	bdb0      	pop	{r4, r5, r7, pc}
 8015c06:	bf00      	nop
 8015c08:	0801fe08 	.word	0x0801fe08
 8015c0c:	08020298 	.word	0x08020298
 8015c10:	0801fe4c 	.word	0x0801fe4c
 8015c14:	200277c0 	.word	0x200277c0
 8015c18:	200277d0 	.word	0x200277d0
 8015c1c:	080202c8 	.word	0x080202c8
 8015c20:	080202f0 	.word	0x080202f0

08015c24 <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 8015c24:	b580      	push	{r7, lr}
 8015c26:	b082      	sub	sp, #8
 8015c28:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 8015c2a:	4b2d      	ldr	r3, [pc, #180]	@ (8015ce0 <tcp_fasttmr+0xbc>)
 8015c2c:	781b      	ldrb	r3, [r3, #0]
 8015c2e:	3301      	adds	r3, #1
 8015c30:	b2da      	uxtb	r2, r3
 8015c32:	4b2b      	ldr	r3, [pc, #172]	@ (8015ce0 <tcp_fasttmr+0xbc>)
 8015c34:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 8015c36:	4b2b      	ldr	r3, [pc, #172]	@ (8015ce4 <tcp_fasttmr+0xc0>)
 8015c38:	681b      	ldr	r3, [r3, #0]
 8015c3a:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8015c3c:	e048      	b.n	8015cd0 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 8015c3e:	687b      	ldr	r3, [r7, #4]
 8015c40:	7f9a      	ldrb	r2, [r3, #30]
 8015c42:	4b27      	ldr	r3, [pc, #156]	@ (8015ce0 <tcp_fasttmr+0xbc>)
 8015c44:	781b      	ldrb	r3, [r3, #0]
 8015c46:	429a      	cmp	r2, r3
 8015c48:	d03f      	beq.n	8015cca <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 8015c4a:	4b25      	ldr	r3, [pc, #148]	@ (8015ce0 <tcp_fasttmr+0xbc>)
 8015c4c:	781a      	ldrb	r2, [r3, #0]
 8015c4e:	687b      	ldr	r3, [r7, #4]
 8015c50:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 8015c52:	687b      	ldr	r3, [r7, #4]
 8015c54:	8b5b      	ldrh	r3, [r3, #26]
 8015c56:	f003 0301 	and.w	r3, r3, #1
 8015c5a:	2b00      	cmp	r3, #0
 8015c5c:	d010      	beq.n	8015c80 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 8015c5e:	687b      	ldr	r3, [r7, #4]
 8015c60:	8b5b      	ldrh	r3, [r3, #26]
 8015c62:	f043 0302 	orr.w	r3, r3, #2
 8015c66:	b29a      	uxth	r2, r3
 8015c68:	687b      	ldr	r3, [r7, #4]
 8015c6a:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 8015c6c:	6878      	ldr	r0, [r7, #4]
 8015c6e:	f003 fac9 	bl	8019204 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8015c72:	687b      	ldr	r3, [r7, #4]
 8015c74:	8b5b      	ldrh	r3, [r3, #26]
 8015c76:	f023 0303 	bic.w	r3, r3, #3
 8015c7a:	b29a      	uxth	r2, r3
 8015c7c:	687b      	ldr	r3, [r7, #4]
 8015c7e:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 8015c80:	687b      	ldr	r3, [r7, #4]
 8015c82:	8b5b      	ldrh	r3, [r3, #26]
 8015c84:	f003 0308 	and.w	r3, r3, #8
 8015c88:	2b00      	cmp	r3, #0
 8015c8a:	d009      	beq.n	8015ca0 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 8015c8c:	687b      	ldr	r3, [r7, #4]
 8015c8e:	8b5b      	ldrh	r3, [r3, #26]
 8015c90:	f023 0308 	bic.w	r3, r3, #8
 8015c94:	b29a      	uxth	r2, r3
 8015c96:	687b      	ldr	r3, [r7, #4]
 8015c98:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 8015c9a:	6878      	ldr	r0, [r7, #4]
 8015c9c:	f7ff fa76 	bl	801518c <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 8015ca0:	687b      	ldr	r3, [r7, #4]
 8015ca2:	68db      	ldr	r3, [r3, #12]
 8015ca4:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 8015ca6:	687b      	ldr	r3, [r7, #4]
 8015ca8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8015caa:	2b00      	cmp	r3, #0
 8015cac:	d00a      	beq.n	8015cc4 <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 8015cae:	4b0e      	ldr	r3, [pc, #56]	@ (8015ce8 <tcp_fasttmr+0xc4>)
 8015cb0:	2200      	movs	r2, #0
 8015cb2:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 8015cb4:	6878      	ldr	r0, [r7, #4]
 8015cb6:	f000 f819 	bl	8015cec <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 8015cba:	4b0b      	ldr	r3, [pc, #44]	@ (8015ce8 <tcp_fasttmr+0xc4>)
 8015cbc:	781b      	ldrb	r3, [r3, #0]
 8015cbe:	2b00      	cmp	r3, #0
 8015cc0:	d000      	beq.n	8015cc4 <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 8015cc2:	e7b8      	b.n	8015c36 <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 8015cc4:	683b      	ldr	r3, [r7, #0]
 8015cc6:	607b      	str	r3, [r7, #4]
 8015cc8:	e002      	b.n	8015cd0 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 8015cca:	687b      	ldr	r3, [r7, #4]
 8015ccc:	68db      	ldr	r3, [r3, #12]
 8015cce:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8015cd0:	687b      	ldr	r3, [r7, #4]
 8015cd2:	2b00      	cmp	r3, #0
 8015cd4:	d1b3      	bne.n	8015c3e <tcp_fasttmr+0x1a>
    }
  }
}
 8015cd6:	bf00      	nop
 8015cd8:	bf00      	nop
 8015cda:	3708      	adds	r7, #8
 8015cdc:	46bd      	mov	sp, r7
 8015cde:	bd80      	pop	{r7, pc}
 8015ce0:	200277d6 	.word	0x200277d6
 8015ce4:	200277cc 	.word	0x200277cc
 8015ce8:	200277d4 	.word	0x200277d4

08015cec <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 8015cec:	b590      	push	{r4, r7, lr}
 8015cee:	b085      	sub	sp, #20
 8015cf0:	af00      	add	r7, sp, #0
 8015cf2:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 8015cf4:	687b      	ldr	r3, [r7, #4]
 8015cf6:	2b00      	cmp	r3, #0
 8015cf8:	d109      	bne.n	8015d0e <tcp_process_refused_data+0x22>
 8015cfa:	4b37      	ldr	r3, [pc, #220]	@ (8015dd8 <tcp_process_refused_data+0xec>)
 8015cfc:	f240 6209 	movw	r2, #1545	@ 0x609
 8015d00:	4936      	ldr	r1, [pc, #216]	@ (8015ddc <tcp_process_refused_data+0xf0>)
 8015d02:	4837      	ldr	r0, [pc, #220]	@ (8015de0 <tcp_process_refused_data+0xf4>)
 8015d04:	f008 fac6 	bl	801e294 <iprintf>
 8015d08:	f06f 030f 	mvn.w	r3, #15
 8015d0c:	e060      	b.n	8015dd0 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 8015d0e:	687b      	ldr	r3, [r7, #4]
 8015d10:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8015d12:	7b5b      	ldrb	r3, [r3, #13]
 8015d14:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 8015d16:	687b      	ldr	r3, [r7, #4]
 8015d18:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8015d1a:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 8015d1c:	687b      	ldr	r3, [r7, #4]
 8015d1e:	2200      	movs	r2, #0
 8015d20:	679a      	str	r2, [r3, #120]	@ 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 8015d22:	687b      	ldr	r3, [r7, #4]
 8015d24:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8015d28:	2b00      	cmp	r3, #0
 8015d2a:	d00b      	beq.n	8015d44 <tcp_process_refused_data+0x58>
 8015d2c:	687b      	ldr	r3, [r7, #4]
 8015d2e:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 8015d32:	687b      	ldr	r3, [r7, #4]
 8015d34:	6918      	ldr	r0, [r3, #16]
 8015d36:	2300      	movs	r3, #0
 8015d38:	68ba      	ldr	r2, [r7, #8]
 8015d3a:	6879      	ldr	r1, [r7, #4]
 8015d3c:	47a0      	blx	r4
 8015d3e:	4603      	mov	r3, r0
 8015d40:	73fb      	strb	r3, [r7, #15]
 8015d42:	e007      	b.n	8015d54 <tcp_process_refused_data+0x68>
 8015d44:	2300      	movs	r3, #0
 8015d46:	68ba      	ldr	r2, [r7, #8]
 8015d48:	6879      	ldr	r1, [r7, #4]
 8015d4a:	2000      	movs	r0, #0
 8015d4c:	f000 f8a4 	bl	8015e98 <tcp_recv_null>
 8015d50:	4603      	mov	r3, r0
 8015d52:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 8015d54:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015d58:	2b00      	cmp	r3, #0
 8015d5a:	d12a      	bne.n	8015db2 <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 8015d5c:	7bbb      	ldrb	r3, [r7, #14]
 8015d5e:	f003 0320 	and.w	r3, r3, #32
 8015d62:	2b00      	cmp	r3, #0
 8015d64:	d033      	beq.n	8015dce <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8015d66:	687b      	ldr	r3, [r7, #4]
 8015d68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8015d6a:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 8015d6e:	d005      	beq.n	8015d7c <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 8015d70:	687b      	ldr	r3, [r7, #4]
 8015d72:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8015d74:	3301      	adds	r3, #1
 8015d76:	b29a      	uxth	r2, r3
 8015d78:	687b      	ldr	r3, [r7, #4]
 8015d7a:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 8015d7c:	687b      	ldr	r3, [r7, #4]
 8015d7e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8015d82:	2b00      	cmp	r3, #0
 8015d84:	d00b      	beq.n	8015d9e <tcp_process_refused_data+0xb2>
 8015d86:	687b      	ldr	r3, [r7, #4]
 8015d88:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 8015d8c:	687b      	ldr	r3, [r7, #4]
 8015d8e:	6918      	ldr	r0, [r3, #16]
 8015d90:	2300      	movs	r3, #0
 8015d92:	2200      	movs	r2, #0
 8015d94:	6879      	ldr	r1, [r7, #4]
 8015d96:	47a0      	blx	r4
 8015d98:	4603      	mov	r3, r0
 8015d9a:	73fb      	strb	r3, [r7, #15]
 8015d9c:	e001      	b.n	8015da2 <tcp_process_refused_data+0xb6>
 8015d9e:	2300      	movs	r3, #0
 8015da0:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 8015da2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015da6:	f113 0f0d 	cmn.w	r3, #13
 8015daa:	d110      	bne.n	8015dce <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 8015dac:	f06f 030c 	mvn.w	r3, #12
 8015db0:	e00e      	b.n	8015dd0 <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 8015db2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015db6:	f113 0f0d 	cmn.w	r3, #13
 8015dba:	d102      	bne.n	8015dc2 <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 8015dbc:	f06f 030c 	mvn.w	r3, #12
 8015dc0:	e006      	b.n	8015dd0 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 8015dc2:	687b      	ldr	r3, [r7, #4]
 8015dc4:	68ba      	ldr	r2, [r7, #8]
 8015dc6:	679a      	str	r2, [r3, #120]	@ 0x78
      return ERR_INPROGRESS;
 8015dc8:	f06f 0304 	mvn.w	r3, #4
 8015dcc:	e000      	b.n	8015dd0 <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 8015dce:	2300      	movs	r3, #0
}
 8015dd0:	4618      	mov	r0, r3
 8015dd2:	3714      	adds	r7, #20
 8015dd4:	46bd      	mov	sp, r7
 8015dd6:	bd90      	pop	{r4, r7, pc}
 8015dd8:	0801fe08 	.word	0x0801fe08
 8015ddc:	08020318 	.word	0x08020318
 8015de0:	0801fe4c 	.word	0x0801fe4c

08015de4 <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 8015de4:	b580      	push	{r7, lr}
 8015de6:	b084      	sub	sp, #16
 8015de8:	af00      	add	r7, sp, #0
 8015dea:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 8015dec:	e007      	b.n	8015dfe <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 8015dee:	687b      	ldr	r3, [r7, #4]
 8015df0:	681b      	ldr	r3, [r3, #0]
 8015df2:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 8015df4:	6878      	ldr	r0, [r7, #4]
 8015df6:	f000 f80a 	bl	8015e0e <tcp_seg_free>
    seg = next;
 8015dfa:	68fb      	ldr	r3, [r7, #12]
 8015dfc:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 8015dfe:	687b      	ldr	r3, [r7, #4]
 8015e00:	2b00      	cmp	r3, #0
 8015e02:	d1f4      	bne.n	8015dee <tcp_segs_free+0xa>
  }
}
 8015e04:	bf00      	nop
 8015e06:	bf00      	nop
 8015e08:	3710      	adds	r7, #16
 8015e0a:	46bd      	mov	sp, r7
 8015e0c:	bd80      	pop	{r7, pc}

08015e0e <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 8015e0e:	b580      	push	{r7, lr}
 8015e10:	b082      	sub	sp, #8
 8015e12:	af00      	add	r7, sp, #0
 8015e14:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 8015e16:	687b      	ldr	r3, [r7, #4]
 8015e18:	2b00      	cmp	r3, #0
 8015e1a:	d00c      	beq.n	8015e36 <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 8015e1c:	687b      	ldr	r3, [r7, #4]
 8015e1e:	685b      	ldr	r3, [r3, #4]
 8015e20:	2b00      	cmp	r3, #0
 8015e22:	d004      	beq.n	8015e2e <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 8015e24:	687b      	ldr	r3, [r7, #4]
 8015e26:	685b      	ldr	r3, [r3, #4]
 8015e28:	4618      	mov	r0, r3
 8015e2a:	f7fe fd5f 	bl	80148ec <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 8015e2e:	6879      	ldr	r1, [r7, #4]
 8015e30:	2003      	movs	r0, #3
 8015e32:	f7fd feb7 	bl	8013ba4 <memp_free>
  }
}
 8015e36:	bf00      	nop
 8015e38:	3708      	adds	r7, #8
 8015e3a:	46bd      	mov	sp, r7
 8015e3c:	bd80      	pop	{r7, pc}
	...

08015e40 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 8015e40:	b580      	push	{r7, lr}
 8015e42:	b084      	sub	sp, #16
 8015e44:	af00      	add	r7, sp, #0
 8015e46:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 8015e48:	687b      	ldr	r3, [r7, #4]
 8015e4a:	2b00      	cmp	r3, #0
 8015e4c:	d106      	bne.n	8015e5c <tcp_seg_copy+0x1c>
 8015e4e:	4b0f      	ldr	r3, [pc, #60]	@ (8015e8c <tcp_seg_copy+0x4c>)
 8015e50:	f240 6282 	movw	r2, #1666	@ 0x682
 8015e54:	490e      	ldr	r1, [pc, #56]	@ (8015e90 <tcp_seg_copy+0x50>)
 8015e56:	480f      	ldr	r0, [pc, #60]	@ (8015e94 <tcp_seg_copy+0x54>)
 8015e58:	f008 fa1c 	bl	801e294 <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 8015e5c:	2003      	movs	r0, #3
 8015e5e:	f7fd fe2b 	bl	8013ab8 <memp_malloc>
 8015e62:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 8015e64:	68fb      	ldr	r3, [r7, #12]
 8015e66:	2b00      	cmp	r3, #0
 8015e68:	d101      	bne.n	8015e6e <tcp_seg_copy+0x2e>
    return NULL;
 8015e6a:	2300      	movs	r3, #0
 8015e6c:	e00a      	b.n	8015e84 <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 8015e6e:	2210      	movs	r2, #16
 8015e70:	6879      	ldr	r1, [r7, #4]
 8015e72:	68f8      	ldr	r0, [r7, #12]
 8015e74:	f008 fb47 	bl	801e506 <memcpy>
  pbuf_ref(cseg->p);
 8015e78:	68fb      	ldr	r3, [r7, #12]
 8015e7a:	685b      	ldr	r3, [r3, #4]
 8015e7c:	4618      	mov	r0, r3
 8015e7e:	f7fe fddb 	bl	8014a38 <pbuf_ref>
  return cseg;
 8015e82:	68fb      	ldr	r3, [r7, #12]
}
 8015e84:	4618      	mov	r0, r3
 8015e86:	3710      	adds	r7, #16
 8015e88:	46bd      	mov	sp, r7
 8015e8a:	bd80      	pop	{r7, pc}
 8015e8c:	0801fe08 	.word	0x0801fe08
 8015e90:	0802035c 	.word	0x0802035c
 8015e94:	0801fe4c 	.word	0x0801fe4c

08015e98 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 8015e98:	b580      	push	{r7, lr}
 8015e9a:	b084      	sub	sp, #16
 8015e9c:	af00      	add	r7, sp, #0
 8015e9e:	60f8      	str	r0, [r7, #12]
 8015ea0:	60b9      	str	r1, [r7, #8]
 8015ea2:	607a      	str	r2, [r7, #4]
 8015ea4:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 8015ea6:	68bb      	ldr	r3, [r7, #8]
 8015ea8:	2b00      	cmp	r3, #0
 8015eaa:	d109      	bne.n	8015ec0 <tcp_recv_null+0x28>
 8015eac:	4b12      	ldr	r3, [pc, #72]	@ (8015ef8 <tcp_recv_null+0x60>)
 8015eae:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 8015eb2:	4912      	ldr	r1, [pc, #72]	@ (8015efc <tcp_recv_null+0x64>)
 8015eb4:	4812      	ldr	r0, [pc, #72]	@ (8015f00 <tcp_recv_null+0x68>)
 8015eb6:	f008 f9ed 	bl	801e294 <iprintf>
 8015eba:	f06f 030f 	mvn.w	r3, #15
 8015ebe:	e016      	b.n	8015eee <tcp_recv_null+0x56>

  if (p != NULL) {
 8015ec0:	687b      	ldr	r3, [r7, #4]
 8015ec2:	2b00      	cmp	r3, #0
 8015ec4:	d009      	beq.n	8015eda <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 8015ec6:	687b      	ldr	r3, [r7, #4]
 8015ec8:	891b      	ldrh	r3, [r3, #8]
 8015eca:	4619      	mov	r1, r3
 8015ecc:	68b8      	ldr	r0, [r7, #8]
 8015ece:	f7ff fb17 	bl	8015500 <tcp_recved>
    pbuf_free(p);
 8015ed2:	6878      	ldr	r0, [r7, #4]
 8015ed4:	f7fe fd0a 	bl	80148ec <pbuf_free>
 8015ed8:	e008      	b.n	8015eec <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 8015eda:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8015ede:	2b00      	cmp	r3, #0
 8015ee0:	d104      	bne.n	8015eec <tcp_recv_null+0x54>
    return tcp_close(pcb);
 8015ee2:	68b8      	ldr	r0, [r7, #8]
 8015ee4:	f7ff f9bc 	bl	8015260 <tcp_close>
 8015ee8:	4603      	mov	r3, r0
 8015eea:	e000      	b.n	8015eee <tcp_recv_null+0x56>
  }
  return ERR_OK;
 8015eec:	2300      	movs	r3, #0
}
 8015eee:	4618      	mov	r0, r3
 8015ef0:	3710      	adds	r7, #16
 8015ef2:	46bd      	mov	sp, r7
 8015ef4:	bd80      	pop	{r7, pc}
 8015ef6:	bf00      	nop
 8015ef8:	0801fe08 	.word	0x0801fe08
 8015efc:	08020378 	.word	0x08020378
 8015f00:	0801fe4c 	.word	0x0801fe4c

08015f04 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 8015f04:	b580      	push	{r7, lr}
 8015f06:	b086      	sub	sp, #24
 8015f08:	af00      	add	r7, sp, #0
 8015f0a:	4603      	mov	r3, r0
 8015f0c:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 8015f0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8015f12:	2b00      	cmp	r3, #0
 8015f14:	db01      	blt.n	8015f1a <tcp_kill_prio+0x16>
 8015f16:	79fb      	ldrb	r3, [r7, #7]
 8015f18:	e000      	b.n	8015f1c <tcp_kill_prio+0x18>
 8015f1a:	237f      	movs	r3, #127	@ 0x7f
 8015f1c:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 8015f1e:	7afb      	ldrb	r3, [r7, #11]
 8015f20:	2b00      	cmp	r3, #0
 8015f22:	d034      	beq.n	8015f8e <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 8015f24:	7afb      	ldrb	r3, [r7, #11]
 8015f26:	3b01      	subs	r3, #1
 8015f28:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 8015f2a:	2300      	movs	r3, #0
 8015f2c:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8015f2e:	2300      	movs	r3, #0
 8015f30:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8015f32:	4b19      	ldr	r3, [pc, #100]	@ (8015f98 <tcp_kill_prio+0x94>)
 8015f34:	681b      	ldr	r3, [r3, #0]
 8015f36:	617b      	str	r3, [r7, #20]
 8015f38:	e01f      	b.n	8015f7a <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 8015f3a:	697b      	ldr	r3, [r7, #20]
 8015f3c:	7d5b      	ldrb	r3, [r3, #21]
 8015f3e:	7afa      	ldrb	r2, [r7, #11]
 8015f40:	429a      	cmp	r2, r3
 8015f42:	d80c      	bhi.n	8015f5e <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8015f44:	697b      	ldr	r3, [r7, #20]
 8015f46:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 8015f48:	7afa      	ldrb	r2, [r7, #11]
 8015f4a:	429a      	cmp	r2, r3
 8015f4c:	d112      	bne.n	8015f74 <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8015f4e:	4b13      	ldr	r3, [pc, #76]	@ (8015f9c <tcp_kill_prio+0x98>)
 8015f50:	681a      	ldr	r2, [r3, #0]
 8015f52:	697b      	ldr	r3, [r7, #20]
 8015f54:	6a1b      	ldr	r3, [r3, #32]
 8015f56:	1ad3      	subs	r3, r2, r3
 8015f58:	68fa      	ldr	r2, [r7, #12]
 8015f5a:	429a      	cmp	r2, r3
 8015f5c:	d80a      	bhi.n	8015f74 <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 8015f5e:	4b0f      	ldr	r3, [pc, #60]	@ (8015f9c <tcp_kill_prio+0x98>)
 8015f60:	681a      	ldr	r2, [r3, #0]
 8015f62:	697b      	ldr	r3, [r7, #20]
 8015f64:	6a1b      	ldr	r3, [r3, #32]
 8015f66:	1ad3      	subs	r3, r2, r3
 8015f68:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 8015f6a:	697b      	ldr	r3, [r7, #20]
 8015f6c:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 8015f6e:	697b      	ldr	r3, [r7, #20]
 8015f70:	7d5b      	ldrb	r3, [r3, #21]
 8015f72:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8015f74:	697b      	ldr	r3, [r7, #20]
 8015f76:	68db      	ldr	r3, [r3, #12]
 8015f78:	617b      	str	r3, [r7, #20]
 8015f7a:	697b      	ldr	r3, [r7, #20]
 8015f7c:	2b00      	cmp	r3, #0
 8015f7e:	d1dc      	bne.n	8015f3a <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 8015f80:	693b      	ldr	r3, [r7, #16]
 8015f82:	2b00      	cmp	r3, #0
 8015f84:	d004      	beq.n	8015f90 <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8015f86:	6938      	ldr	r0, [r7, #16]
 8015f88:	f7ff fa54 	bl	8015434 <tcp_abort>
 8015f8c:	e000      	b.n	8015f90 <tcp_kill_prio+0x8c>
    return;
 8015f8e:	bf00      	nop
  }
}
 8015f90:	3718      	adds	r7, #24
 8015f92:	46bd      	mov	sp, r7
 8015f94:	bd80      	pop	{r7, pc}
 8015f96:	bf00      	nop
 8015f98:	200277cc 	.word	0x200277cc
 8015f9c:	200277c0 	.word	0x200277c0

08015fa0 <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 8015fa0:	b580      	push	{r7, lr}
 8015fa2:	b086      	sub	sp, #24
 8015fa4:	af00      	add	r7, sp, #0
 8015fa6:	4603      	mov	r3, r0
 8015fa8:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 8015faa:	79fb      	ldrb	r3, [r7, #7]
 8015fac:	2b08      	cmp	r3, #8
 8015fae:	d009      	beq.n	8015fc4 <tcp_kill_state+0x24>
 8015fb0:	79fb      	ldrb	r3, [r7, #7]
 8015fb2:	2b09      	cmp	r3, #9
 8015fb4:	d006      	beq.n	8015fc4 <tcp_kill_state+0x24>
 8015fb6:	4b1a      	ldr	r3, [pc, #104]	@ (8016020 <tcp_kill_state+0x80>)
 8015fb8:	f240 62dd 	movw	r2, #1757	@ 0x6dd
 8015fbc:	4919      	ldr	r1, [pc, #100]	@ (8016024 <tcp_kill_state+0x84>)
 8015fbe:	481a      	ldr	r0, [pc, #104]	@ (8016028 <tcp_kill_state+0x88>)
 8015fc0:	f008 f968 	bl	801e294 <iprintf>

  inactivity = 0;
 8015fc4:	2300      	movs	r3, #0
 8015fc6:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8015fc8:	2300      	movs	r3, #0
 8015fca:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8015fcc:	4b17      	ldr	r3, [pc, #92]	@ (801602c <tcp_kill_state+0x8c>)
 8015fce:	681b      	ldr	r3, [r3, #0]
 8015fd0:	617b      	str	r3, [r7, #20]
 8015fd2:	e017      	b.n	8016004 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 8015fd4:	697b      	ldr	r3, [r7, #20]
 8015fd6:	7d1b      	ldrb	r3, [r3, #20]
 8015fd8:	79fa      	ldrb	r2, [r7, #7]
 8015fda:	429a      	cmp	r2, r3
 8015fdc:	d10f      	bne.n	8015ffe <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8015fde:	4b14      	ldr	r3, [pc, #80]	@ (8016030 <tcp_kill_state+0x90>)
 8015fe0:	681a      	ldr	r2, [r3, #0]
 8015fe2:	697b      	ldr	r3, [r7, #20]
 8015fe4:	6a1b      	ldr	r3, [r3, #32]
 8015fe6:	1ad3      	subs	r3, r2, r3
 8015fe8:	68fa      	ldr	r2, [r7, #12]
 8015fea:	429a      	cmp	r2, r3
 8015fec:	d807      	bhi.n	8015ffe <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 8015fee:	4b10      	ldr	r3, [pc, #64]	@ (8016030 <tcp_kill_state+0x90>)
 8015ff0:	681a      	ldr	r2, [r3, #0]
 8015ff2:	697b      	ldr	r3, [r7, #20]
 8015ff4:	6a1b      	ldr	r3, [r3, #32]
 8015ff6:	1ad3      	subs	r3, r2, r3
 8015ff8:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 8015ffa:	697b      	ldr	r3, [r7, #20]
 8015ffc:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8015ffe:	697b      	ldr	r3, [r7, #20]
 8016000:	68db      	ldr	r3, [r3, #12]
 8016002:	617b      	str	r3, [r7, #20]
 8016004:	697b      	ldr	r3, [r7, #20]
 8016006:	2b00      	cmp	r3, #0
 8016008:	d1e4      	bne.n	8015fd4 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 801600a:	693b      	ldr	r3, [r7, #16]
 801600c:	2b00      	cmp	r3, #0
 801600e:	d003      	beq.n	8016018 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 8016010:	2100      	movs	r1, #0
 8016012:	6938      	ldr	r0, [r7, #16]
 8016014:	f7ff f950 	bl	80152b8 <tcp_abandon>
  }
}
 8016018:	bf00      	nop
 801601a:	3718      	adds	r7, #24
 801601c:	46bd      	mov	sp, r7
 801601e:	bd80      	pop	{r7, pc}
 8016020:	0801fe08 	.word	0x0801fe08
 8016024:	08020394 	.word	0x08020394
 8016028:	0801fe4c 	.word	0x0801fe4c
 801602c:	200277cc 	.word	0x200277cc
 8016030:	200277c0 	.word	0x200277c0

08016034 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 8016034:	b580      	push	{r7, lr}
 8016036:	b084      	sub	sp, #16
 8016038:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 801603a:	2300      	movs	r3, #0
 801603c:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 801603e:	2300      	movs	r3, #0
 8016040:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8016042:	4b12      	ldr	r3, [pc, #72]	@ (801608c <tcp_kill_timewait+0x58>)
 8016044:	681b      	ldr	r3, [r3, #0]
 8016046:	60fb      	str	r3, [r7, #12]
 8016048:	e012      	b.n	8016070 <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 801604a:	4b11      	ldr	r3, [pc, #68]	@ (8016090 <tcp_kill_timewait+0x5c>)
 801604c:	681a      	ldr	r2, [r3, #0]
 801604e:	68fb      	ldr	r3, [r7, #12]
 8016050:	6a1b      	ldr	r3, [r3, #32]
 8016052:	1ad3      	subs	r3, r2, r3
 8016054:	687a      	ldr	r2, [r7, #4]
 8016056:	429a      	cmp	r2, r3
 8016058:	d807      	bhi.n	801606a <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 801605a:	4b0d      	ldr	r3, [pc, #52]	@ (8016090 <tcp_kill_timewait+0x5c>)
 801605c:	681a      	ldr	r2, [r3, #0]
 801605e:	68fb      	ldr	r3, [r7, #12]
 8016060:	6a1b      	ldr	r3, [r3, #32]
 8016062:	1ad3      	subs	r3, r2, r3
 8016064:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 8016066:	68fb      	ldr	r3, [r7, #12]
 8016068:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801606a:	68fb      	ldr	r3, [r7, #12]
 801606c:	68db      	ldr	r3, [r3, #12]
 801606e:	60fb      	str	r3, [r7, #12]
 8016070:	68fb      	ldr	r3, [r7, #12]
 8016072:	2b00      	cmp	r3, #0
 8016074:	d1e9      	bne.n	801604a <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 8016076:	68bb      	ldr	r3, [r7, #8]
 8016078:	2b00      	cmp	r3, #0
 801607a:	d002      	beq.n	8016082 <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 801607c:	68b8      	ldr	r0, [r7, #8]
 801607e:	f7ff f9d9 	bl	8015434 <tcp_abort>
  }
}
 8016082:	bf00      	nop
 8016084:	3710      	adds	r7, #16
 8016086:	46bd      	mov	sp, r7
 8016088:	bd80      	pop	{r7, pc}
 801608a:	bf00      	nop
 801608c:	200277d0 	.word	0x200277d0
 8016090:	200277c0 	.word	0x200277c0

08016094 <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 8016094:	b580      	push	{r7, lr}
 8016096:	b082      	sub	sp, #8
 8016098:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 801609a:	4b10      	ldr	r3, [pc, #64]	@ (80160dc <tcp_handle_closepend+0x48>)
 801609c:	681b      	ldr	r3, [r3, #0]
 801609e:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 80160a0:	e014      	b.n	80160cc <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 80160a2:	687b      	ldr	r3, [r7, #4]
 80160a4:	68db      	ldr	r3, [r3, #12]
 80160a6:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 80160a8:	687b      	ldr	r3, [r7, #4]
 80160aa:	8b5b      	ldrh	r3, [r3, #26]
 80160ac:	f003 0308 	and.w	r3, r3, #8
 80160b0:	2b00      	cmp	r3, #0
 80160b2:	d009      	beq.n	80160c8 <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 80160b4:	687b      	ldr	r3, [r7, #4]
 80160b6:	8b5b      	ldrh	r3, [r3, #26]
 80160b8:	f023 0308 	bic.w	r3, r3, #8
 80160bc:	b29a      	uxth	r2, r3
 80160be:	687b      	ldr	r3, [r7, #4]
 80160c0:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 80160c2:	6878      	ldr	r0, [r7, #4]
 80160c4:	f7ff f862 	bl	801518c <tcp_close_shutdown_fin>
    }
    pcb = next;
 80160c8:	683b      	ldr	r3, [r7, #0]
 80160ca:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 80160cc:	687b      	ldr	r3, [r7, #4]
 80160ce:	2b00      	cmp	r3, #0
 80160d0:	d1e7      	bne.n	80160a2 <tcp_handle_closepend+0xe>
  }
}
 80160d2:	bf00      	nop
 80160d4:	bf00      	nop
 80160d6:	3708      	adds	r7, #8
 80160d8:	46bd      	mov	sp, r7
 80160da:	bd80      	pop	{r7, pc}
 80160dc:	200277cc 	.word	0x200277cc

080160e0 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 80160e0:	b580      	push	{r7, lr}
 80160e2:	b084      	sub	sp, #16
 80160e4:	af00      	add	r7, sp, #0
 80160e6:	4603      	mov	r3, r0
 80160e8:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80160ea:	2001      	movs	r0, #1
 80160ec:	f7fd fce4 	bl	8013ab8 <memp_malloc>
 80160f0:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 80160f2:	68fb      	ldr	r3, [r7, #12]
 80160f4:	2b00      	cmp	r3, #0
 80160f6:	d126      	bne.n	8016146 <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 80160f8:	f7ff ffcc 	bl	8016094 <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 80160fc:	f7ff ff9a 	bl	8016034 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8016100:	2001      	movs	r0, #1
 8016102:	f7fd fcd9 	bl	8013ab8 <memp_malloc>
 8016106:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 8016108:	68fb      	ldr	r3, [r7, #12]
 801610a:	2b00      	cmp	r3, #0
 801610c:	d11b      	bne.n	8016146 <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 801610e:	2009      	movs	r0, #9
 8016110:	f7ff ff46 	bl	8015fa0 <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8016114:	2001      	movs	r0, #1
 8016116:	f7fd fccf 	bl	8013ab8 <memp_malloc>
 801611a:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 801611c:	68fb      	ldr	r3, [r7, #12]
 801611e:	2b00      	cmp	r3, #0
 8016120:	d111      	bne.n	8016146 <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 8016122:	2008      	movs	r0, #8
 8016124:	f7ff ff3c 	bl	8015fa0 <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8016128:	2001      	movs	r0, #1
 801612a:	f7fd fcc5 	bl	8013ab8 <memp_malloc>
 801612e:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 8016130:	68fb      	ldr	r3, [r7, #12]
 8016132:	2b00      	cmp	r3, #0
 8016134:	d107      	bne.n	8016146 <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 8016136:	79fb      	ldrb	r3, [r7, #7]
 8016138:	4618      	mov	r0, r3
 801613a:	f7ff fee3 	bl	8015f04 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801613e:	2001      	movs	r0, #1
 8016140:	f7fd fcba 	bl	8013ab8 <memp_malloc>
 8016144:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 8016146:	68fb      	ldr	r3, [r7, #12]
 8016148:	2b00      	cmp	r3, #0
 801614a:	d03f      	beq.n	80161cc <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 801614c:	229c      	movs	r2, #156	@ 0x9c
 801614e:	2100      	movs	r1, #0
 8016150:	68f8      	ldr	r0, [r7, #12]
 8016152:	f008 f904 	bl	801e35e <memset>
    pcb->prio = prio;
 8016156:	68fb      	ldr	r3, [r7, #12]
 8016158:	79fa      	ldrb	r2, [r7, #7]
 801615a:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 801615c:	68fb      	ldr	r3, [r7, #12]
 801615e:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 8016162:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 8016166:	68fb      	ldr	r3, [r7, #12]
 8016168:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 801616c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 801616e:	68fb      	ldr	r3, [r7, #12]
 8016170:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 8016172:	68fb      	ldr	r3, [r7, #12]
 8016174:	851a      	strh	r2, [r3, #40]	@ 0x28
    pcb->ttl = TCP_TTL;
 8016176:	68fb      	ldr	r3, [r7, #12]
 8016178:	22ff      	movs	r2, #255	@ 0xff
 801617a:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 801617c:	68fb      	ldr	r3, [r7, #12]
 801617e:	f44f 7206 	mov.w	r2, #536	@ 0x218
 8016182:	865a      	strh	r2, [r3, #50]	@ 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 8016184:	68fb      	ldr	r3, [r7, #12]
 8016186:	2206      	movs	r2, #6
 8016188:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 801618c:	68fb      	ldr	r3, [r7, #12]
 801618e:	2206      	movs	r2, #6
 8016190:	87da      	strh	r2, [r3, #62]	@ 0x3e
    pcb->rtime = -1;
 8016192:	68fb      	ldr	r3, [r7, #12]
 8016194:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8016198:	861a      	strh	r2, [r3, #48]	@ 0x30
    pcb->cwnd = 1;
 801619a:	68fb      	ldr	r3, [r7, #12]
 801619c:	2201      	movs	r2, #1
 801619e:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    pcb->tmr = tcp_ticks;
 80161a2:	4b0d      	ldr	r3, [pc, #52]	@ (80161d8 <tcp_alloc+0xf8>)
 80161a4:	681a      	ldr	r2, [r3, #0]
 80161a6:	68fb      	ldr	r3, [r7, #12]
 80161a8:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 80161aa:	4b0c      	ldr	r3, [pc, #48]	@ (80161dc <tcp_alloc+0xfc>)
 80161ac:	781a      	ldrb	r2, [r3, #0]
 80161ae:	68fb      	ldr	r3, [r7, #12]
 80161b0:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 80161b2:	68fb      	ldr	r3, [r7, #12]
 80161b4:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 80161b8:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 80161bc:	68fb      	ldr	r3, [r7, #12]
 80161be:	4a08      	ldr	r2, [pc, #32]	@ (80161e0 <tcp_alloc+0x100>)
 80161c0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 80161c4:	68fb      	ldr	r3, [r7, #12]
 80161c6:	4a07      	ldr	r2, [pc, #28]	@ (80161e4 <tcp_alloc+0x104>)
 80161c8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 80161cc:	68fb      	ldr	r3, [r7, #12]
}
 80161ce:	4618      	mov	r0, r3
 80161d0:	3710      	adds	r7, #16
 80161d2:	46bd      	mov	sp, r7
 80161d4:	bd80      	pop	{r7, pc}
 80161d6:	bf00      	nop
 80161d8:	200277c0 	.word	0x200277c0
 80161dc:	200277d6 	.word	0x200277d6
 80161e0:	08015e99 	.word	0x08015e99
 80161e4:	006ddd00 	.word	0x006ddd00

080161e8 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 80161e8:	b580      	push	{r7, lr}
 80161ea:	b082      	sub	sp, #8
 80161ec:	af00      	add	r7, sp, #0
 80161ee:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 80161f0:	687b      	ldr	r3, [r7, #4]
 80161f2:	2b00      	cmp	r3, #0
 80161f4:	d107      	bne.n	8016206 <tcp_pcb_purge+0x1e>
 80161f6:	4b21      	ldr	r3, [pc, #132]	@ (801627c <tcp_pcb_purge+0x94>)
 80161f8:	f640 0251 	movw	r2, #2129	@ 0x851
 80161fc:	4920      	ldr	r1, [pc, #128]	@ (8016280 <tcp_pcb_purge+0x98>)
 80161fe:	4821      	ldr	r0, [pc, #132]	@ (8016284 <tcp_pcb_purge+0x9c>)
 8016200:	f008 f848 	bl	801e294 <iprintf>
 8016204:	e037      	b.n	8016276 <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 8016206:	687b      	ldr	r3, [r7, #4]
 8016208:	7d1b      	ldrb	r3, [r3, #20]
 801620a:	2b00      	cmp	r3, #0
 801620c:	d033      	beq.n	8016276 <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 801620e:	687b      	ldr	r3, [r7, #4]
 8016210:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 8016212:	2b0a      	cmp	r3, #10
 8016214:	d02f      	beq.n	8016276 <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 8016216:	687b      	ldr	r3, [r7, #4]
 8016218:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 801621a:	2b01      	cmp	r3, #1
 801621c:	d02b      	beq.n	8016276 <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 801621e:	687b      	ldr	r3, [r7, #4]
 8016220:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8016222:	2b00      	cmp	r3, #0
 8016224:	d007      	beq.n	8016236 <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 8016226:	687b      	ldr	r3, [r7, #4]
 8016228:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801622a:	4618      	mov	r0, r3
 801622c:	f7fe fb5e 	bl	80148ec <pbuf_free>
      pcb->refused_data = NULL;
 8016230:	687b      	ldr	r3, [r7, #4]
 8016232:	2200      	movs	r2, #0
 8016234:	679a      	str	r2, [r3, #120]	@ 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 8016236:	687b      	ldr	r3, [r7, #4]
 8016238:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801623a:	2b00      	cmp	r3, #0
 801623c:	d002      	beq.n	8016244 <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 801623e:	6878      	ldr	r0, [r7, #4]
 8016240:	f000 f986 	bl	8016550 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 8016244:	687b      	ldr	r3, [r7, #4]
 8016246:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801624a:	861a      	strh	r2, [r3, #48]	@ 0x30

    tcp_segs_free(pcb->unsent);
 801624c:	687b      	ldr	r3, [r7, #4]
 801624e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016250:	4618      	mov	r0, r3
 8016252:	f7ff fdc7 	bl	8015de4 <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 8016256:	687b      	ldr	r3, [r7, #4]
 8016258:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801625a:	4618      	mov	r0, r3
 801625c:	f7ff fdc2 	bl	8015de4 <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 8016260:	687b      	ldr	r3, [r7, #4]
 8016262:	2200      	movs	r2, #0
 8016264:	66da      	str	r2, [r3, #108]	@ 0x6c
 8016266:	687b      	ldr	r3, [r7, #4]
 8016268:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 801626a:	687b      	ldr	r3, [r7, #4]
 801626c:	671a      	str	r2, [r3, #112]	@ 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 801626e:	687b      	ldr	r3, [r7, #4]
 8016270:	2200      	movs	r2, #0
 8016272:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */
  }
}
 8016276:	3708      	adds	r7, #8
 8016278:	46bd      	mov	sp, r7
 801627a:	bd80      	pop	{r7, pc}
 801627c:	0801fe08 	.word	0x0801fe08
 8016280:	08020454 	.word	0x08020454
 8016284:	0801fe4c 	.word	0x0801fe4c

08016288 <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 8016288:	b580      	push	{r7, lr}
 801628a:	b084      	sub	sp, #16
 801628c:	af00      	add	r7, sp, #0
 801628e:	6078      	str	r0, [r7, #4]
 8016290:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 8016292:	683b      	ldr	r3, [r7, #0]
 8016294:	2b00      	cmp	r3, #0
 8016296:	d106      	bne.n	80162a6 <tcp_pcb_remove+0x1e>
 8016298:	4b3e      	ldr	r3, [pc, #248]	@ (8016394 <tcp_pcb_remove+0x10c>)
 801629a:	f640 0283 	movw	r2, #2179	@ 0x883
 801629e:	493e      	ldr	r1, [pc, #248]	@ (8016398 <tcp_pcb_remove+0x110>)
 80162a0:	483e      	ldr	r0, [pc, #248]	@ (801639c <tcp_pcb_remove+0x114>)
 80162a2:	f007 fff7 	bl	801e294 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 80162a6:	687b      	ldr	r3, [r7, #4]
 80162a8:	2b00      	cmp	r3, #0
 80162aa:	d106      	bne.n	80162ba <tcp_pcb_remove+0x32>
 80162ac:	4b39      	ldr	r3, [pc, #228]	@ (8016394 <tcp_pcb_remove+0x10c>)
 80162ae:	f640 0284 	movw	r2, #2180	@ 0x884
 80162b2:	493b      	ldr	r1, [pc, #236]	@ (80163a0 <tcp_pcb_remove+0x118>)
 80162b4:	4839      	ldr	r0, [pc, #228]	@ (801639c <tcp_pcb_remove+0x114>)
 80162b6:	f007 ffed 	bl	801e294 <iprintf>

  TCP_RMV(pcblist, pcb);
 80162ba:	687b      	ldr	r3, [r7, #4]
 80162bc:	681b      	ldr	r3, [r3, #0]
 80162be:	683a      	ldr	r2, [r7, #0]
 80162c0:	429a      	cmp	r2, r3
 80162c2:	d105      	bne.n	80162d0 <tcp_pcb_remove+0x48>
 80162c4:	687b      	ldr	r3, [r7, #4]
 80162c6:	681b      	ldr	r3, [r3, #0]
 80162c8:	68da      	ldr	r2, [r3, #12]
 80162ca:	687b      	ldr	r3, [r7, #4]
 80162cc:	601a      	str	r2, [r3, #0]
 80162ce:	e013      	b.n	80162f8 <tcp_pcb_remove+0x70>
 80162d0:	687b      	ldr	r3, [r7, #4]
 80162d2:	681b      	ldr	r3, [r3, #0]
 80162d4:	60fb      	str	r3, [r7, #12]
 80162d6:	e00c      	b.n	80162f2 <tcp_pcb_remove+0x6a>
 80162d8:	68fb      	ldr	r3, [r7, #12]
 80162da:	68db      	ldr	r3, [r3, #12]
 80162dc:	683a      	ldr	r2, [r7, #0]
 80162de:	429a      	cmp	r2, r3
 80162e0:	d104      	bne.n	80162ec <tcp_pcb_remove+0x64>
 80162e2:	683b      	ldr	r3, [r7, #0]
 80162e4:	68da      	ldr	r2, [r3, #12]
 80162e6:	68fb      	ldr	r3, [r7, #12]
 80162e8:	60da      	str	r2, [r3, #12]
 80162ea:	e005      	b.n	80162f8 <tcp_pcb_remove+0x70>
 80162ec:	68fb      	ldr	r3, [r7, #12]
 80162ee:	68db      	ldr	r3, [r3, #12]
 80162f0:	60fb      	str	r3, [r7, #12]
 80162f2:	68fb      	ldr	r3, [r7, #12]
 80162f4:	2b00      	cmp	r3, #0
 80162f6:	d1ef      	bne.n	80162d8 <tcp_pcb_remove+0x50>
 80162f8:	683b      	ldr	r3, [r7, #0]
 80162fa:	2200      	movs	r2, #0
 80162fc:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 80162fe:	6838      	ldr	r0, [r7, #0]
 8016300:	f7ff ff72 	bl	80161e8 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 8016304:	683b      	ldr	r3, [r7, #0]
 8016306:	7d1b      	ldrb	r3, [r3, #20]
 8016308:	2b0a      	cmp	r3, #10
 801630a:	d013      	beq.n	8016334 <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 801630c:	683b      	ldr	r3, [r7, #0]
 801630e:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 8016310:	2b01      	cmp	r3, #1
 8016312:	d00f      	beq.n	8016334 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 8016314:	683b      	ldr	r3, [r7, #0]
 8016316:	8b5b      	ldrh	r3, [r3, #26]
 8016318:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 801631c:	2b00      	cmp	r3, #0
 801631e:	d009      	beq.n	8016334 <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 8016320:	683b      	ldr	r3, [r7, #0]
 8016322:	8b5b      	ldrh	r3, [r3, #26]
 8016324:	f043 0302 	orr.w	r3, r3, #2
 8016328:	b29a      	uxth	r2, r3
 801632a:	683b      	ldr	r3, [r7, #0]
 801632c:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 801632e:	6838      	ldr	r0, [r7, #0]
 8016330:	f002 ff68 	bl	8019204 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 8016334:	683b      	ldr	r3, [r7, #0]
 8016336:	7d1b      	ldrb	r3, [r3, #20]
 8016338:	2b01      	cmp	r3, #1
 801633a:	d020      	beq.n	801637e <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 801633c:	683b      	ldr	r3, [r7, #0]
 801633e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016340:	2b00      	cmp	r3, #0
 8016342:	d006      	beq.n	8016352 <tcp_pcb_remove+0xca>
 8016344:	4b13      	ldr	r3, [pc, #76]	@ (8016394 <tcp_pcb_remove+0x10c>)
 8016346:	f640 0293 	movw	r2, #2195	@ 0x893
 801634a:	4916      	ldr	r1, [pc, #88]	@ (80163a4 <tcp_pcb_remove+0x11c>)
 801634c:	4813      	ldr	r0, [pc, #76]	@ (801639c <tcp_pcb_remove+0x114>)
 801634e:	f007 ffa1 	bl	801e294 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 8016352:	683b      	ldr	r3, [r7, #0]
 8016354:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8016356:	2b00      	cmp	r3, #0
 8016358:	d006      	beq.n	8016368 <tcp_pcb_remove+0xe0>
 801635a:	4b0e      	ldr	r3, [pc, #56]	@ (8016394 <tcp_pcb_remove+0x10c>)
 801635c:	f640 0294 	movw	r2, #2196	@ 0x894
 8016360:	4911      	ldr	r1, [pc, #68]	@ (80163a8 <tcp_pcb_remove+0x120>)
 8016362:	480e      	ldr	r0, [pc, #56]	@ (801639c <tcp_pcb_remove+0x114>)
 8016364:	f007 ff96 	bl	801e294 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 8016368:	683b      	ldr	r3, [r7, #0]
 801636a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801636c:	2b00      	cmp	r3, #0
 801636e:	d006      	beq.n	801637e <tcp_pcb_remove+0xf6>
 8016370:	4b08      	ldr	r3, [pc, #32]	@ (8016394 <tcp_pcb_remove+0x10c>)
 8016372:	f640 0296 	movw	r2, #2198	@ 0x896
 8016376:	490d      	ldr	r1, [pc, #52]	@ (80163ac <tcp_pcb_remove+0x124>)
 8016378:	4808      	ldr	r0, [pc, #32]	@ (801639c <tcp_pcb_remove+0x114>)
 801637a:	f007 ff8b 	bl	801e294 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 801637e:	683b      	ldr	r3, [r7, #0]
 8016380:	2200      	movs	r2, #0
 8016382:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 8016384:	683b      	ldr	r3, [r7, #0]
 8016386:	2200      	movs	r2, #0
 8016388:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 801638a:	bf00      	nop
 801638c:	3710      	adds	r7, #16
 801638e:	46bd      	mov	sp, r7
 8016390:	bd80      	pop	{r7, pc}
 8016392:	bf00      	nop
 8016394:	0801fe08 	.word	0x0801fe08
 8016398:	08020470 	.word	0x08020470
 801639c:	0801fe4c 	.word	0x0801fe4c
 80163a0:	0802048c 	.word	0x0802048c
 80163a4:	080204ac 	.word	0x080204ac
 80163a8:	080204c4 	.word	0x080204c4
 80163ac:	080204e0 	.word	0x080204e0

080163b0 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 80163b0:	b580      	push	{r7, lr}
 80163b2:	b082      	sub	sp, #8
 80163b4:	af00      	add	r7, sp, #0
 80163b6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 80163b8:	687b      	ldr	r3, [r7, #4]
 80163ba:	2b00      	cmp	r3, #0
 80163bc:	d106      	bne.n	80163cc <tcp_next_iss+0x1c>
 80163be:	4b0a      	ldr	r3, [pc, #40]	@ (80163e8 <tcp_next_iss+0x38>)
 80163c0:	f640 02af 	movw	r2, #2223	@ 0x8af
 80163c4:	4909      	ldr	r1, [pc, #36]	@ (80163ec <tcp_next_iss+0x3c>)
 80163c6:	480a      	ldr	r0, [pc, #40]	@ (80163f0 <tcp_next_iss+0x40>)
 80163c8:	f007 ff64 	bl	801e294 <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 80163cc:	4b09      	ldr	r3, [pc, #36]	@ (80163f4 <tcp_next_iss+0x44>)
 80163ce:	681a      	ldr	r2, [r3, #0]
 80163d0:	4b09      	ldr	r3, [pc, #36]	@ (80163f8 <tcp_next_iss+0x48>)
 80163d2:	681b      	ldr	r3, [r3, #0]
 80163d4:	4413      	add	r3, r2
 80163d6:	4a07      	ldr	r2, [pc, #28]	@ (80163f4 <tcp_next_iss+0x44>)
 80163d8:	6013      	str	r3, [r2, #0]
  return iss;
 80163da:	4b06      	ldr	r3, [pc, #24]	@ (80163f4 <tcp_next_iss+0x44>)
 80163dc:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 80163de:	4618      	mov	r0, r3
 80163e0:	3708      	adds	r7, #8
 80163e2:	46bd      	mov	sp, r7
 80163e4:	bd80      	pop	{r7, pc}
 80163e6:	bf00      	nop
 80163e8:	0801fe08 	.word	0x0801fe08
 80163ec:	080204f8 	.word	0x080204f8
 80163f0:	0801fe4c 	.word	0x0801fe4c
 80163f4:	20000028 	.word	0x20000028
 80163f8:	200277c0 	.word	0x200277c0

080163fc <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 80163fc:	b580      	push	{r7, lr}
 80163fe:	b086      	sub	sp, #24
 8016400:	af00      	add	r7, sp, #0
 8016402:	4603      	mov	r3, r0
 8016404:	60b9      	str	r1, [r7, #8]
 8016406:	607a      	str	r2, [r7, #4]
 8016408:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 801640a:	687b      	ldr	r3, [r7, #4]
 801640c:	2b00      	cmp	r3, #0
 801640e:	d106      	bne.n	801641e <tcp_eff_send_mss_netif+0x22>
 8016410:	4b14      	ldr	r3, [pc, #80]	@ (8016464 <tcp_eff_send_mss_netif+0x68>)
 8016412:	f640 02c5 	movw	r2, #2245	@ 0x8c5
 8016416:	4914      	ldr	r1, [pc, #80]	@ (8016468 <tcp_eff_send_mss_netif+0x6c>)
 8016418:	4814      	ldr	r0, [pc, #80]	@ (801646c <tcp_eff_send_mss_netif+0x70>)
 801641a:	f007 ff3b 	bl	801e294 <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 801641e:	68bb      	ldr	r3, [r7, #8]
 8016420:	2b00      	cmp	r3, #0
 8016422:	d101      	bne.n	8016428 <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 8016424:	89fb      	ldrh	r3, [r7, #14]
 8016426:	e019      	b.n	801645c <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 8016428:	68bb      	ldr	r3, [r7, #8]
 801642a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801642c:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 801642e:	8afb      	ldrh	r3, [r7, #22]
 8016430:	2b00      	cmp	r3, #0
 8016432:	d012      	beq.n	801645a <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 8016434:	2328      	movs	r3, #40	@ 0x28
 8016436:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 8016438:	8afa      	ldrh	r2, [r7, #22]
 801643a:	8abb      	ldrh	r3, [r7, #20]
 801643c:	429a      	cmp	r2, r3
 801643e:	d904      	bls.n	801644a <tcp_eff_send_mss_netif+0x4e>
 8016440:	8afa      	ldrh	r2, [r7, #22]
 8016442:	8abb      	ldrh	r3, [r7, #20]
 8016444:	1ad3      	subs	r3, r2, r3
 8016446:	b29b      	uxth	r3, r3
 8016448:	e000      	b.n	801644c <tcp_eff_send_mss_netif+0x50>
 801644a:	2300      	movs	r3, #0
 801644c:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 801644e:	8a7a      	ldrh	r2, [r7, #18]
 8016450:	89fb      	ldrh	r3, [r7, #14]
 8016452:	4293      	cmp	r3, r2
 8016454:	bf28      	it	cs
 8016456:	4613      	movcs	r3, r2
 8016458:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 801645a:	89fb      	ldrh	r3, [r7, #14]
}
 801645c:	4618      	mov	r0, r3
 801645e:	3718      	adds	r7, #24
 8016460:	46bd      	mov	sp, r7
 8016462:	bd80      	pop	{r7, pc}
 8016464:	0801fe08 	.word	0x0801fe08
 8016468:	08020514 	.word	0x08020514
 801646c:	0801fe4c 	.word	0x0801fe4c

08016470 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 8016470:	b580      	push	{r7, lr}
 8016472:	b084      	sub	sp, #16
 8016474:	af00      	add	r7, sp, #0
 8016476:	6078      	str	r0, [r7, #4]
 8016478:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 801647a:	683b      	ldr	r3, [r7, #0]
 801647c:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 801647e:	687b      	ldr	r3, [r7, #4]
 8016480:	2b00      	cmp	r3, #0
 8016482:	d119      	bne.n	80164b8 <tcp_netif_ip_addr_changed_pcblist+0x48>
 8016484:	4b10      	ldr	r3, [pc, #64]	@ (80164c8 <tcp_netif_ip_addr_changed_pcblist+0x58>)
 8016486:	f44f 6210 	mov.w	r2, #2304	@ 0x900
 801648a:	4910      	ldr	r1, [pc, #64]	@ (80164cc <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 801648c:	4810      	ldr	r0, [pc, #64]	@ (80164d0 <tcp_netif_ip_addr_changed_pcblist+0x60>)
 801648e:	f007 ff01 	bl	801e294 <iprintf>

  while (pcb != NULL) {
 8016492:	e011      	b.n	80164b8 <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 8016494:	68fb      	ldr	r3, [r7, #12]
 8016496:	681a      	ldr	r2, [r3, #0]
 8016498:	687b      	ldr	r3, [r7, #4]
 801649a:	681b      	ldr	r3, [r3, #0]
 801649c:	429a      	cmp	r2, r3
 801649e:	d108      	bne.n	80164b2 <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 80164a0:	68fb      	ldr	r3, [r7, #12]
 80164a2:	68db      	ldr	r3, [r3, #12]
 80164a4:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 80164a6:	68f8      	ldr	r0, [r7, #12]
 80164a8:	f7fe ffc4 	bl	8015434 <tcp_abort>
      pcb = next;
 80164ac:	68bb      	ldr	r3, [r7, #8]
 80164ae:	60fb      	str	r3, [r7, #12]
 80164b0:	e002      	b.n	80164b8 <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 80164b2:	68fb      	ldr	r3, [r7, #12]
 80164b4:	68db      	ldr	r3, [r3, #12]
 80164b6:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 80164b8:	68fb      	ldr	r3, [r7, #12]
 80164ba:	2b00      	cmp	r3, #0
 80164bc:	d1ea      	bne.n	8016494 <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 80164be:	bf00      	nop
 80164c0:	bf00      	nop
 80164c2:	3710      	adds	r7, #16
 80164c4:	46bd      	mov	sp, r7
 80164c6:	bd80      	pop	{r7, pc}
 80164c8:	0801fe08 	.word	0x0801fe08
 80164cc:	0802053c 	.word	0x0802053c
 80164d0:	0801fe4c 	.word	0x0801fe4c

080164d4 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 80164d4:	b580      	push	{r7, lr}
 80164d6:	b084      	sub	sp, #16
 80164d8:	af00      	add	r7, sp, #0
 80164da:	6078      	str	r0, [r7, #4]
 80164dc:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 80164de:	687b      	ldr	r3, [r7, #4]
 80164e0:	2b00      	cmp	r3, #0
 80164e2:	d02a      	beq.n	801653a <tcp_netif_ip_addr_changed+0x66>
 80164e4:	687b      	ldr	r3, [r7, #4]
 80164e6:	681b      	ldr	r3, [r3, #0]
 80164e8:	2b00      	cmp	r3, #0
 80164ea:	d026      	beq.n	801653a <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 80164ec:	4b15      	ldr	r3, [pc, #84]	@ (8016544 <tcp_netif_ip_addr_changed+0x70>)
 80164ee:	681b      	ldr	r3, [r3, #0]
 80164f0:	4619      	mov	r1, r3
 80164f2:	6878      	ldr	r0, [r7, #4]
 80164f4:	f7ff ffbc 	bl	8016470 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 80164f8:	4b13      	ldr	r3, [pc, #76]	@ (8016548 <tcp_netif_ip_addr_changed+0x74>)
 80164fa:	681b      	ldr	r3, [r3, #0]
 80164fc:	4619      	mov	r1, r3
 80164fe:	6878      	ldr	r0, [r7, #4]
 8016500:	f7ff ffb6 	bl	8016470 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 8016504:	683b      	ldr	r3, [r7, #0]
 8016506:	2b00      	cmp	r3, #0
 8016508:	d017      	beq.n	801653a <tcp_netif_ip_addr_changed+0x66>
 801650a:	683b      	ldr	r3, [r7, #0]
 801650c:	681b      	ldr	r3, [r3, #0]
 801650e:	2b00      	cmp	r3, #0
 8016510:	d013      	beq.n	801653a <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8016512:	4b0e      	ldr	r3, [pc, #56]	@ (801654c <tcp_netif_ip_addr_changed+0x78>)
 8016514:	681b      	ldr	r3, [r3, #0]
 8016516:	60fb      	str	r3, [r7, #12]
 8016518:	e00c      	b.n	8016534 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 801651a:	68fb      	ldr	r3, [r7, #12]
 801651c:	681a      	ldr	r2, [r3, #0]
 801651e:	687b      	ldr	r3, [r7, #4]
 8016520:	681b      	ldr	r3, [r3, #0]
 8016522:	429a      	cmp	r2, r3
 8016524:	d103      	bne.n	801652e <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 8016526:	683b      	ldr	r3, [r7, #0]
 8016528:	681a      	ldr	r2, [r3, #0]
 801652a:	68fb      	ldr	r3, [r7, #12]
 801652c:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801652e:	68fb      	ldr	r3, [r7, #12]
 8016530:	68db      	ldr	r3, [r3, #12]
 8016532:	60fb      	str	r3, [r7, #12]
 8016534:	68fb      	ldr	r3, [r7, #12]
 8016536:	2b00      	cmp	r3, #0
 8016538:	d1ef      	bne.n	801651a <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 801653a:	bf00      	nop
 801653c:	3710      	adds	r7, #16
 801653e:	46bd      	mov	sp, r7
 8016540:	bd80      	pop	{r7, pc}
 8016542:	bf00      	nop
 8016544:	200277cc 	.word	0x200277cc
 8016548:	200277c4 	.word	0x200277c4
 801654c:	200277c8 	.word	0x200277c8

08016550 <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 8016550:	b580      	push	{r7, lr}
 8016552:	b082      	sub	sp, #8
 8016554:	af00      	add	r7, sp, #0
 8016556:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 8016558:	687b      	ldr	r3, [r7, #4]
 801655a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801655c:	2b00      	cmp	r3, #0
 801655e:	d007      	beq.n	8016570 <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 8016560:	687b      	ldr	r3, [r7, #4]
 8016562:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8016564:	4618      	mov	r0, r3
 8016566:	f7ff fc3d 	bl	8015de4 <tcp_segs_free>
    pcb->ooseq = NULL;
 801656a:	687b      	ldr	r3, [r7, #4]
 801656c:	2200      	movs	r2, #0
 801656e:	675a      	str	r2, [r3, #116]	@ 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 8016570:	bf00      	nop
 8016572:	3708      	adds	r7, #8
 8016574:	46bd      	mov	sp, r7
 8016576:	bd80      	pop	{r7, pc}

08016578 <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 8016578:	b590      	push	{r4, r7, lr}
 801657a:	b08d      	sub	sp, #52	@ 0x34
 801657c:	af04      	add	r7, sp, #16
 801657e:	6078      	str	r0, [r7, #4]
 8016580:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 8016582:	687b      	ldr	r3, [r7, #4]
 8016584:	2b00      	cmp	r3, #0
 8016586:	d105      	bne.n	8016594 <tcp_input+0x1c>
 8016588:	4b9b      	ldr	r3, [pc, #620]	@ (80167f8 <tcp_input+0x280>)
 801658a:	2283      	movs	r2, #131	@ 0x83
 801658c:	499b      	ldr	r1, [pc, #620]	@ (80167fc <tcp_input+0x284>)
 801658e:	489c      	ldr	r0, [pc, #624]	@ (8016800 <tcp_input+0x288>)
 8016590:	f007 fe80 	bl	801e294 <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 8016594:	687b      	ldr	r3, [r7, #4]
 8016596:	685b      	ldr	r3, [r3, #4]
 8016598:	4a9a      	ldr	r2, [pc, #616]	@ (8016804 <tcp_input+0x28c>)
 801659a:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 801659c:	687b      	ldr	r3, [r7, #4]
 801659e:	895b      	ldrh	r3, [r3, #10]
 80165a0:	2b13      	cmp	r3, #19
 80165a2:	f240 83d1 	bls.w	8016d48 <tcp_input+0x7d0>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 80165a6:	4b98      	ldr	r3, [pc, #608]	@ (8016808 <tcp_input+0x290>)
 80165a8:	695b      	ldr	r3, [r3, #20]
 80165aa:	4a97      	ldr	r2, [pc, #604]	@ (8016808 <tcp_input+0x290>)
 80165ac:	6812      	ldr	r2, [r2, #0]
 80165ae:	4611      	mov	r1, r2
 80165b0:	4618      	mov	r0, r3
 80165b2:	f005 feef 	bl	801c394 <ip4_addr_isbroadcast_u32>
 80165b6:	4603      	mov	r3, r0
 80165b8:	2b00      	cmp	r3, #0
 80165ba:	f040 83c7 	bne.w	8016d4c <tcp_input+0x7d4>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 80165be:	4b92      	ldr	r3, [pc, #584]	@ (8016808 <tcp_input+0x290>)
 80165c0:	695b      	ldr	r3, [r3, #20]
 80165c2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 80165c6:	2be0      	cmp	r3, #224	@ 0xe0
 80165c8:	f000 83c0 	beq.w	8016d4c <tcp_input+0x7d4>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 80165cc:	4b8d      	ldr	r3, [pc, #564]	@ (8016804 <tcp_input+0x28c>)
 80165ce:	681b      	ldr	r3, [r3, #0]
 80165d0:	899b      	ldrh	r3, [r3, #12]
 80165d2:	b29b      	uxth	r3, r3
 80165d4:	4618      	mov	r0, r3
 80165d6:	f7fc fd9b 	bl	8013110 <lwip_htons>
 80165da:	4603      	mov	r3, r0
 80165dc:	0b1b      	lsrs	r3, r3, #12
 80165de:	b29b      	uxth	r3, r3
 80165e0:	b2db      	uxtb	r3, r3
 80165e2:	009b      	lsls	r3, r3, #2
 80165e4:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 80165e6:	7cbb      	ldrb	r3, [r7, #18]
 80165e8:	2b13      	cmp	r3, #19
 80165ea:	f240 83b1 	bls.w	8016d50 <tcp_input+0x7d8>
 80165ee:	7cbb      	ldrb	r3, [r7, #18]
 80165f0:	b29a      	uxth	r2, r3
 80165f2:	687b      	ldr	r3, [r7, #4]
 80165f4:	891b      	ldrh	r3, [r3, #8]
 80165f6:	429a      	cmp	r2, r3
 80165f8:	f200 83aa 	bhi.w	8016d50 <tcp_input+0x7d8>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 80165fc:	7cbb      	ldrb	r3, [r7, #18]
 80165fe:	b29b      	uxth	r3, r3
 8016600:	3b14      	subs	r3, #20
 8016602:	b29a      	uxth	r2, r3
 8016604:	4b81      	ldr	r3, [pc, #516]	@ (801680c <tcp_input+0x294>)
 8016606:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 8016608:	4b81      	ldr	r3, [pc, #516]	@ (8016810 <tcp_input+0x298>)
 801660a:	2200      	movs	r2, #0
 801660c:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 801660e:	687b      	ldr	r3, [r7, #4]
 8016610:	895a      	ldrh	r2, [r3, #10]
 8016612:	7cbb      	ldrb	r3, [r7, #18]
 8016614:	b29b      	uxth	r3, r3
 8016616:	429a      	cmp	r2, r3
 8016618:	d309      	bcc.n	801662e <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 801661a:	4b7c      	ldr	r3, [pc, #496]	@ (801680c <tcp_input+0x294>)
 801661c:	881a      	ldrh	r2, [r3, #0]
 801661e:	4b7d      	ldr	r3, [pc, #500]	@ (8016814 <tcp_input+0x29c>)
 8016620:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 8016622:	7cbb      	ldrb	r3, [r7, #18]
 8016624:	4619      	mov	r1, r3
 8016626:	6878      	ldr	r0, [r7, #4]
 8016628:	f7fe f8da 	bl	80147e0 <pbuf_remove_header>
 801662c:	e04e      	b.n	80166cc <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 801662e:	687b      	ldr	r3, [r7, #4]
 8016630:	681b      	ldr	r3, [r3, #0]
 8016632:	2b00      	cmp	r3, #0
 8016634:	d105      	bne.n	8016642 <tcp_input+0xca>
 8016636:	4b70      	ldr	r3, [pc, #448]	@ (80167f8 <tcp_input+0x280>)
 8016638:	22c2      	movs	r2, #194	@ 0xc2
 801663a:	4977      	ldr	r1, [pc, #476]	@ (8016818 <tcp_input+0x2a0>)
 801663c:	4870      	ldr	r0, [pc, #448]	@ (8016800 <tcp_input+0x288>)
 801663e:	f007 fe29 	bl	801e294 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 8016642:	2114      	movs	r1, #20
 8016644:	6878      	ldr	r0, [r7, #4]
 8016646:	f7fe f8cb 	bl	80147e0 <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 801664a:	687b      	ldr	r3, [r7, #4]
 801664c:	895a      	ldrh	r2, [r3, #10]
 801664e:	4b71      	ldr	r3, [pc, #452]	@ (8016814 <tcp_input+0x29c>)
 8016650:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 8016652:	4b6e      	ldr	r3, [pc, #440]	@ (801680c <tcp_input+0x294>)
 8016654:	881a      	ldrh	r2, [r3, #0]
 8016656:	4b6f      	ldr	r3, [pc, #444]	@ (8016814 <tcp_input+0x29c>)
 8016658:	881b      	ldrh	r3, [r3, #0]
 801665a:	1ad3      	subs	r3, r2, r3
 801665c:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 801665e:	4b6d      	ldr	r3, [pc, #436]	@ (8016814 <tcp_input+0x29c>)
 8016660:	881b      	ldrh	r3, [r3, #0]
 8016662:	4619      	mov	r1, r3
 8016664:	6878      	ldr	r0, [r7, #4]
 8016666:	f7fe f8bb 	bl	80147e0 <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 801666a:	687b      	ldr	r3, [r7, #4]
 801666c:	681b      	ldr	r3, [r3, #0]
 801666e:	895b      	ldrh	r3, [r3, #10]
 8016670:	8a3a      	ldrh	r2, [r7, #16]
 8016672:	429a      	cmp	r2, r3
 8016674:	f200 836e 	bhi.w	8016d54 <tcp_input+0x7dc>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 8016678:	687b      	ldr	r3, [r7, #4]
 801667a:	681b      	ldr	r3, [r3, #0]
 801667c:	685b      	ldr	r3, [r3, #4]
 801667e:	4a64      	ldr	r2, [pc, #400]	@ (8016810 <tcp_input+0x298>)
 8016680:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 8016682:	687b      	ldr	r3, [r7, #4]
 8016684:	681b      	ldr	r3, [r3, #0]
 8016686:	8a3a      	ldrh	r2, [r7, #16]
 8016688:	4611      	mov	r1, r2
 801668a:	4618      	mov	r0, r3
 801668c:	f7fe f8a8 	bl	80147e0 <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 8016690:	687b      	ldr	r3, [r7, #4]
 8016692:	891a      	ldrh	r2, [r3, #8]
 8016694:	8a3b      	ldrh	r3, [r7, #16]
 8016696:	1ad3      	subs	r3, r2, r3
 8016698:	b29a      	uxth	r2, r3
 801669a:	687b      	ldr	r3, [r7, #4]
 801669c:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 801669e:	687b      	ldr	r3, [r7, #4]
 80166a0:	895b      	ldrh	r3, [r3, #10]
 80166a2:	2b00      	cmp	r3, #0
 80166a4:	d005      	beq.n	80166b2 <tcp_input+0x13a>
 80166a6:	4b54      	ldr	r3, [pc, #336]	@ (80167f8 <tcp_input+0x280>)
 80166a8:	22df      	movs	r2, #223	@ 0xdf
 80166aa:	495c      	ldr	r1, [pc, #368]	@ (801681c <tcp_input+0x2a4>)
 80166ac:	4854      	ldr	r0, [pc, #336]	@ (8016800 <tcp_input+0x288>)
 80166ae:	f007 fdf1 	bl	801e294 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 80166b2:	687b      	ldr	r3, [r7, #4]
 80166b4:	891a      	ldrh	r2, [r3, #8]
 80166b6:	687b      	ldr	r3, [r7, #4]
 80166b8:	681b      	ldr	r3, [r3, #0]
 80166ba:	891b      	ldrh	r3, [r3, #8]
 80166bc:	429a      	cmp	r2, r3
 80166be:	d005      	beq.n	80166cc <tcp_input+0x154>
 80166c0:	4b4d      	ldr	r3, [pc, #308]	@ (80167f8 <tcp_input+0x280>)
 80166c2:	22e0      	movs	r2, #224	@ 0xe0
 80166c4:	4956      	ldr	r1, [pc, #344]	@ (8016820 <tcp_input+0x2a8>)
 80166c6:	484e      	ldr	r0, [pc, #312]	@ (8016800 <tcp_input+0x288>)
 80166c8:	f007 fde4 	bl	801e294 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 80166cc:	4b4d      	ldr	r3, [pc, #308]	@ (8016804 <tcp_input+0x28c>)
 80166ce:	681b      	ldr	r3, [r3, #0]
 80166d0:	881b      	ldrh	r3, [r3, #0]
 80166d2:	b29b      	uxth	r3, r3
 80166d4:	4a4b      	ldr	r2, [pc, #300]	@ (8016804 <tcp_input+0x28c>)
 80166d6:	6814      	ldr	r4, [r2, #0]
 80166d8:	4618      	mov	r0, r3
 80166da:	f7fc fd19 	bl	8013110 <lwip_htons>
 80166de:	4603      	mov	r3, r0
 80166e0:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 80166e2:	4b48      	ldr	r3, [pc, #288]	@ (8016804 <tcp_input+0x28c>)
 80166e4:	681b      	ldr	r3, [r3, #0]
 80166e6:	885b      	ldrh	r3, [r3, #2]
 80166e8:	b29b      	uxth	r3, r3
 80166ea:	4a46      	ldr	r2, [pc, #280]	@ (8016804 <tcp_input+0x28c>)
 80166ec:	6814      	ldr	r4, [r2, #0]
 80166ee:	4618      	mov	r0, r3
 80166f0:	f7fc fd0e 	bl	8013110 <lwip_htons>
 80166f4:	4603      	mov	r3, r0
 80166f6:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 80166f8:	4b42      	ldr	r3, [pc, #264]	@ (8016804 <tcp_input+0x28c>)
 80166fa:	681b      	ldr	r3, [r3, #0]
 80166fc:	685b      	ldr	r3, [r3, #4]
 80166fe:	4a41      	ldr	r2, [pc, #260]	@ (8016804 <tcp_input+0x28c>)
 8016700:	6814      	ldr	r4, [r2, #0]
 8016702:	4618      	mov	r0, r3
 8016704:	f7fc fd1a 	bl	801313c <lwip_htonl>
 8016708:	4603      	mov	r3, r0
 801670a:	6063      	str	r3, [r4, #4]
 801670c:	6863      	ldr	r3, [r4, #4]
 801670e:	4a45      	ldr	r2, [pc, #276]	@ (8016824 <tcp_input+0x2ac>)
 8016710:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 8016712:	4b3c      	ldr	r3, [pc, #240]	@ (8016804 <tcp_input+0x28c>)
 8016714:	681b      	ldr	r3, [r3, #0]
 8016716:	689b      	ldr	r3, [r3, #8]
 8016718:	4a3a      	ldr	r2, [pc, #232]	@ (8016804 <tcp_input+0x28c>)
 801671a:	6814      	ldr	r4, [r2, #0]
 801671c:	4618      	mov	r0, r3
 801671e:	f7fc fd0d 	bl	801313c <lwip_htonl>
 8016722:	4603      	mov	r3, r0
 8016724:	60a3      	str	r3, [r4, #8]
 8016726:	68a3      	ldr	r3, [r4, #8]
 8016728:	4a3f      	ldr	r2, [pc, #252]	@ (8016828 <tcp_input+0x2b0>)
 801672a:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 801672c:	4b35      	ldr	r3, [pc, #212]	@ (8016804 <tcp_input+0x28c>)
 801672e:	681b      	ldr	r3, [r3, #0]
 8016730:	89db      	ldrh	r3, [r3, #14]
 8016732:	b29b      	uxth	r3, r3
 8016734:	4a33      	ldr	r2, [pc, #204]	@ (8016804 <tcp_input+0x28c>)
 8016736:	6814      	ldr	r4, [r2, #0]
 8016738:	4618      	mov	r0, r3
 801673a:	f7fc fce9 	bl	8013110 <lwip_htons>
 801673e:	4603      	mov	r3, r0
 8016740:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 8016742:	4b30      	ldr	r3, [pc, #192]	@ (8016804 <tcp_input+0x28c>)
 8016744:	681b      	ldr	r3, [r3, #0]
 8016746:	899b      	ldrh	r3, [r3, #12]
 8016748:	b29b      	uxth	r3, r3
 801674a:	4618      	mov	r0, r3
 801674c:	f7fc fce0 	bl	8013110 <lwip_htons>
 8016750:	4603      	mov	r3, r0
 8016752:	b2db      	uxtb	r3, r3
 8016754:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8016758:	b2da      	uxtb	r2, r3
 801675a:	4b34      	ldr	r3, [pc, #208]	@ (801682c <tcp_input+0x2b4>)
 801675c:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 801675e:	687b      	ldr	r3, [r7, #4]
 8016760:	891a      	ldrh	r2, [r3, #8]
 8016762:	4b33      	ldr	r3, [pc, #204]	@ (8016830 <tcp_input+0x2b8>)
 8016764:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 8016766:	4b31      	ldr	r3, [pc, #196]	@ (801682c <tcp_input+0x2b4>)
 8016768:	781b      	ldrb	r3, [r3, #0]
 801676a:	f003 0303 	and.w	r3, r3, #3
 801676e:	2b00      	cmp	r3, #0
 8016770:	d00c      	beq.n	801678c <tcp_input+0x214>
    tcplen++;
 8016772:	4b2f      	ldr	r3, [pc, #188]	@ (8016830 <tcp_input+0x2b8>)
 8016774:	881b      	ldrh	r3, [r3, #0]
 8016776:	3301      	adds	r3, #1
 8016778:	b29a      	uxth	r2, r3
 801677a:	4b2d      	ldr	r3, [pc, #180]	@ (8016830 <tcp_input+0x2b8>)
 801677c:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 801677e:	687b      	ldr	r3, [r7, #4]
 8016780:	891a      	ldrh	r2, [r3, #8]
 8016782:	4b2b      	ldr	r3, [pc, #172]	@ (8016830 <tcp_input+0x2b8>)
 8016784:	881b      	ldrh	r3, [r3, #0]
 8016786:	429a      	cmp	r2, r3
 8016788:	f200 82e6 	bhi.w	8016d58 <tcp_input+0x7e0>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 801678c:	2300      	movs	r3, #0
 801678e:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8016790:	4b28      	ldr	r3, [pc, #160]	@ (8016834 <tcp_input+0x2bc>)
 8016792:	681b      	ldr	r3, [r3, #0]
 8016794:	61fb      	str	r3, [r7, #28]
 8016796:	e09d      	b.n	80168d4 <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 8016798:	69fb      	ldr	r3, [r7, #28]
 801679a:	7d1b      	ldrb	r3, [r3, #20]
 801679c:	2b00      	cmp	r3, #0
 801679e:	d105      	bne.n	80167ac <tcp_input+0x234>
 80167a0:	4b15      	ldr	r3, [pc, #84]	@ (80167f8 <tcp_input+0x280>)
 80167a2:	22fb      	movs	r2, #251	@ 0xfb
 80167a4:	4924      	ldr	r1, [pc, #144]	@ (8016838 <tcp_input+0x2c0>)
 80167a6:	4816      	ldr	r0, [pc, #88]	@ (8016800 <tcp_input+0x288>)
 80167a8:	f007 fd74 	bl	801e294 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 80167ac:	69fb      	ldr	r3, [r7, #28]
 80167ae:	7d1b      	ldrb	r3, [r3, #20]
 80167b0:	2b0a      	cmp	r3, #10
 80167b2:	d105      	bne.n	80167c0 <tcp_input+0x248>
 80167b4:	4b10      	ldr	r3, [pc, #64]	@ (80167f8 <tcp_input+0x280>)
 80167b6:	22fc      	movs	r2, #252	@ 0xfc
 80167b8:	4920      	ldr	r1, [pc, #128]	@ (801683c <tcp_input+0x2c4>)
 80167ba:	4811      	ldr	r0, [pc, #68]	@ (8016800 <tcp_input+0x288>)
 80167bc:	f007 fd6a 	bl	801e294 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 80167c0:	69fb      	ldr	r3, [r7, #28]
 80167c2:	7d1b      	ldrb	r3, [r3, #20]
 80167c4:	2b01      	cmp	r3, #1
 80167c6:	d105      	bne.n	80167d4 <tcp_input+0x25c>
 80167c8:	4b0b      	ldr	r3, [pc, #44]	@ (80167f8 <tcp_input+0x280>)
 80167ca:	22fd      	movs	r2, #253	@ 0xfd
 80167cc:	491c      	ldr	r1, [pc, #112]	@ (8016840 <tcp_input+0x2c8>)
 80167ce:	480c      	ldr	r0, [pc, #48]	@ (8016800 <tcp_input+0x288>)
 80167d0:	f007 fd60 	bl	801e294 <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80167d4:	69fb      	ldr	r3, [r7, #28]
 80167d6:	7a1b      	ldrb	r3, [r3, #8]
 80167d8:	2b00      	cmp	r3, #0
 80167da:	d033      	beq.n	8016844 <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 80167dc:	69fb      	ldr	r3, [r7, #28]
 80167de:	7a1a      	ldrb	r2, [r3, #8]
 80167e0:	4b09      	ldr	r3, [pc, #36]	@ (8016808 <tcp_input+0x290>)
 80167e2:	685b      	ldr	r3, [r3, #4]
 80167e4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80167e8:	3301      	adds	r3, #1
 80167ea:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80167ec:	429a      	cmp	r2, r3
 80167ee:	d029      	beq.n	8016844 <tcp_input+0x2cc>
      prev = pcb;
 80167f0:	69fb      	ldr	r3, [r7, #28]
 80167f2:	61bb      	str	r3, [r7, #24]
      continue;
 80167f4:	e06b      	b.n	80168ce <tcp_input+0x356>
 80167f6:	bf00      	nop
 80167f8:	08020570 	.word	0x08020570
 80167fc:	080205a4 	.word	0x080205a4
 8016800:	080205bc 	.word	0x080205bc
 8016804:	200277e8 	.word	0x200277e8
 8016808:	200246c0 	.word	0x200246c0
 801680c:	200277ec 	.word	0x200277ec
 8016810:	200277f0 	.word	0x200277f0
 8016814:	200277ee 	.word	0x200277ee
 8016818:	080205e4 	.word	0x080205e4
 801681c:	080205f4 	.word	0x080205f4
 8016820:	08020600 	.word	0x08020600
 8016824:	200277f8 	.word	0x200277f8
 8016828:	200277fc 	.word	0x200277fc
 801682c:	20027804 	.word	0x20027804
 8016830:	20027802 	.word	0x20027802
 8016834:	200277cc 	.word	0x200277cc
 8016838:	08020620 	.word	0x08020620
 801683c:	08020648 	.word	0x08020648
 8016840:	08020674 	.word	0x08020674
    }

    if (pcb->remote_port == tcphdr->src &&
 8016844:	69fb      	ldr	r3, [r7, #28]
 8016846:	8b1a      	ldrh	r2, [r3, #24]
 8016848:	4b72      	ldr	r3, [pc, #456]	@ (8016a14 <tcp_input+0x49c>)
 801684a:	681b      	ldr	r3, [r3, #0]
 801684c:	881b      	ldrh	r3, [r3, #0]
 801684e:	b29b      	uxth	r3, r3
 8016850:	429a      	cmp	r2, r3
 8016852:	d13a      	bne.n	80168ca <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 8016854:	69fb      	ldr	r3, [r7, #28]
 8016856:	8ada      	ldrh	r2, [r3, #22]
 8016858:	4b6e      	ldr	r3, [pc, #440]	@ (8016a14 <tcp_input+0x49c>)
 801685a:	681b      	ldr	r3, [r3, #0]
 801685c:	885b      	ldrh	r3, [r3, #2]
 801685e:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 8016860:	429a      	cmp	r2, r3
 8016862:	d132      	bne.n	80168ca <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8016864:	69fb      	ldr	r3, [r7, #28]
 8016866:	685a      	ldr	r2, [r3, #4]
 8016868:	4b6b      	ldr	r3, [pc, #428]	@ (8016a18 <tcp_input+0x4a0>)
 801686a:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 801686c:	429a      	cmp	r2, r3
 801686e:	d12c      	bne.n	80168ca <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8016870:	69fb      	ldr	r3, [r7, #28]
 8016872:	681a      	ldr	r2, [r3, #0]
 8016874:	4b68      	ldr	r3, [pc, #416]	@ (8016a18 <tcp_input+0x4a0>)
 8016876:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8016878:	429a      	cmp	r2, r3
 801687a:	d126      	bne.n	80168ca <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 801687c:	69fb      	ldr	r3, [r7, #28]
 801687e:	68db      	ldr	r3, [r3, #12]
 8016880:	69fa      	ldr	r2, [r7, #28]
 8016882:	429a      	cmp	r2, r3
 8016884:	d106      	bne.n	8016894 <tcp_input+0x31c>
 8016886:	4b65      	ldr	r3, [pc, #404]	@ (8016a1c <tcp_input+0x4a4>)
 8016888:	f240 120d 	movw	r2, #269	@ 0x10d
 801688c:	4964      	ldr	r1, [pc, #400]	@ (8016a20 <tcp_input+0x4a8>)
 801688e:	4865      	ldr	r0, [pc, #404]	@ (8016a24 <tcp_input+0x4ac>)
 8016890:	f007 fd00 	bl	801e294 <iprintf>
      if (prev != NULL) {
 8016894:	69bb      	ldr	r3, [r7, #24]
 8016896:	2b00      	cmp	r3, #0
 8016898:	d00a      	beq.n	80168b0 <tcp_input+0x338>
        prev->next = pcb->next;
 801689a:	69fb      	ldr	r3, [r7, #28]
 801689c:	68da      	ldr	r2, [r3, #12]
 801689e:	69bb      	ldr	r3, [r7, #24]
 80168a0:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 80168a2:	4b61      	ldr	r3, [pc, #388]	@ (8016a28 <tcp_input+0x4b0>)
 80168a4:	681a      	ldr	r2, [r3, #0]
 80168a6:	69fb      	ldr	r3, [r7, #28]
 80168a8:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 80168aa:	4a5f      	ldr	r2, [pc, #380]	@ (8016a28 <tcp_input+0x4b0>)
 80168ac:	69fb      	ldr	r3, [r7, #28]
 80168ae:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 80168b0:	69fb      	ldr	r3, [r7, #28]
 80168b2:	68db      	ldr	r3, [r3, #12]
 80168b4:	69fa      	ldr	r2, [r7, #28]
 80168b6:	429a      	cmp	r2, r3
 80168b8:	d111      	bne.n	80168de <tcp_input+0x366>
 80168ba:	4b58      	ldr	r3, [pc, #352]	@ (8016a1c <tcp_input+0x4a4>)
 80168bc:	f240 1215 	movw	r2, #277	@ 0x115
 80168c0:	495a      	ldr	r1, [pc, #360]	@ (8016a2c <tcp_input+0x4b4>)
 80168c2:	4858      	ldr	r0, [pc, #352]	@ (8016a24 <tcp_input+0x4ac>)
 80168c4:	f007 fce6 	bl	801e294 <iprintf>
      break;
 80168c8:	e009      	b.n	80168de <tcp_input+0x366>
    }
    prev = pcb;
 80168ca:	69fb      	ldr	r3, [r7, #28]
 80168cc:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80168ce:	69fb      	ldr	r3, [r7, #28]
 80168d0:	68db      	ldr	r3, [r3, #12]
 80168d2:	61fb      	str	r3, [r7, #28]
 80168d4:	69fb      	ldr	r3, [r7, #28]
 80168d6:	2b00      	cmp	r3, #0
 80168d8:	f47f af5e 	bne.w	8016798 <tcp_input+0x220>
 80168dc:	e000      	b.n	80168e0 <tcp_input+0x368>
      break;
 80168de:	bf00      	nop
  }

  if (pcb == NULL) {
 80168e0:	69fb      	ldr	r3, [r7, #28]
 80168e2:	2b00      	cmp	r3, #0
 80168e4:	f040 80aa 	bne.w	8016a3c <tcp_input+0x4c4>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 80168e8:	4b51      	ldr	r3, [pc, #324]	@ (8016a30 <tcp_input+0x4b8>)
 80168ea:	681b      	ldr	r3, [r3, #0]
 80168ec:	61fb      	str	r3, [r7, #28]
 80168ee:	e03f      	b.n	8016970 <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 80168f0:	69fb      	ldr	r3, [r7, #28]
 80168f2:	7d1b      	ldrb	r3, [r3, #20]
 80168f4:	2b0a      	cmp	r3, #10
 80168f6:	d006      	beq.n	8016906 <tcp_input+0x38e>
 80168f8:	4b48      	ldr	r3, [pc, #288]	@ (8016a1c <tcp_input+0x4a4>)
 80168fa:	f240 121f 	movw	r2, #287	@ 0x11f
 80168fe:	494d      	ldr	r1, [pc, #308]	@ (8016a34 <tcp_input+0x4bc>)
 8016900:	4848      	ldr	r0, [pc, #288]	@ (8016a24 <tcp_input+0x4ac>)
 8016902:	f007 fcc7 	bl	801e294 <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8016906:	69fb      	ldr	r3, [r7, #28]
 8016908:	7a1b      	ldrb	r3, [r3, #8]
 801690a:	2b00      	cmp	r3, #0
 801690c:	d009      	beq.n	8016922 <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801690e:	69fb      	ldr	r3, [r7, #28]
 8016910:	7a1a      	ldrb	r2, [r3, #8]
 8016912:	4b41      	ldr	r3, [pc, #260]	@ (8016a18 <tcp_input+0x4a0>)
 8016914:	685b      	ldr	r3, [r3, #4]
 8016916:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801691a:	3301      	adds	r3, #1
 801691c:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801691e:	429a      	cmp	r2, r3
 8016920:	d122      	bne.n	8016968 <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 8016922:	69fb      	ldr	r3, [r7, #28]
 8016924:	8b1a      	ldrh	r2, [r3, #24]
 8016926:	4b3b      	ldr	r3, [pc, #236]	@ (8016a14 <tcp_input+0x49c>)
 8016928:	681b      	ldr	r3, [r3, #0]
 801692a:	881b      	ldrh	r3, [r3, #0]
 801692c:	b29b      	uxth	r3, r3
 801692e:	429a      	cmp	r2, r3
 8016930:	d11b      	bne.n	801696a <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 8016932:	69fb      	ldr	r3, [r7, #28]
 8016934:	8ada      	ldrh	r2, [r3, #22]
 8016936:	4b37      	ldr	r3, [pc, #220]	@ (8016a14 <tcp_input+0x49c>)
 8016938:	681b      	ldr	r3, [r3, #0]
 801693a:	885b      	ldrh	r3, [r3, #2]
 801693c:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 801693e:	429a      	cmp	r2, r3
 8016940:	d113      	bne.n	801696a <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8016942:	69fb      	ldr	r3, [r7, #28]
 8016944:	685a      	ldr	r2, [r3, #4]
 8016946:	4b34      	ldr	r3, [pc, #208]	@ (8016a18 <tcp_input+0x4a0>)
 8016948:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 801694a:	429a      	cmp	r2, r3
 801694c:	d10d      	bne.n	801696a <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801694e:	69fb      	ldr	r3, [r7, #28]
 8016950:	681a      	ldr	r2, [r3, #0]
 8016952:	4b31      	ldr	r3, [pc, #196]	@ (8016a18 <tcp_input+0x4a0>)
 8016954:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8016956:	429a      	cmp	r2, r3
 8016958:	d107      	bne.n	801696a <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 801695a:	69f8      	ldr	r0, [r7, #28]
 801695c:	f000 fb56 	bl	801700c <tcp_timewait_input>
        }
        pbuf_free(p);
 8016960:	6878      	ldr	r0, [r7, #4]
 8016962:	f7fd ffc3 	bl	80148ec <pbuf_free>
        return;
 8016966:	e1fd      	b.n	8016d64 <tcp_input+0x7ec>
        continue;
 8016968:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801696a:	69fb      	ldr	r3, [r7, #28]
 801696c:	68db      	ldr	r3, [r3, #12]
 801696e:	61fb      	str	r3, [r7, #28]
 8016970:	69fb      	ldr	r3, [r7, #28]
 8016972:	2b00      	cmp	r3, #0
 8016974:	d1bc      	bne.n	80168f0 <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 8016976:	2300      	movs	r3, #0
 8016978:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801697a:	4b2f      	ldr	r3, [pc, #188]	@ (8016a38 <tcp_input+0x4c0>)
 801697c:	681b      	ldr	r3, [r3, #0]
 801697e:	617b      	str	r3, [r7, #20]
 8016980:	e02a      	b.n	80169d8 <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 8016982:	697b      	ldr	r3, [r7, #20]
 8016984:	7a1b      	ldrb	r3, [r3, #8]
 8016986:	2b00      	cmp	r3, #0
 8016988:	d00c      	beq.n	80169a4 <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801698a:	697b      	ldr	r3, [r7, #20]
 801698c:	7a1a      	ldrb	r2, [r3, #8]
 801698e:	4b22      	ldr	r3, [pc, #136]	@ (8016a18 <tcp_input+0x4a0>)
 8016990:	685b      	ldr	r3, [r3, #4]
 8016992:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8016996:	3301      	adds	r3, #1
 8016998:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 801699a:	429a      	cmp	r2, r3
 801699c:	d002      	beq.n	80169a4 <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 801699e:	697b      	ldr	r3, [r7, #20]
 80169a0:	61bb      	str	r3, [r7, #24]
        continue;
 80169a2:	e016      	b.n	80169d2 <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 80169a4:	697b      	ldr	r3, [r7, #20]
 80169a6:	8ada      	ldrh	r2, [r3, #22]
 80169a8:	4b1a      	ldr	r3, [pc, #104]	@ (8016a14 <tcp_input+0x49c>)
 80169aa:	681b      	ldr	r3, [r3, #0]
 80169ac:	885b      	ldrh	r3, [r3, #2]
 80169ae:	b29b      	uxth	r3, r3
 80169b0:	429a      	cmp	r2, r3
 80169b2:	d10c      	bne.n	80169ce <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 80169b4:	697b      	ldr	r3, [r7, #20]
 80169b6:	681a      	ldr	r2, [r3, #0]
 80169b8:	4b17      	ldr	r3, [pc, #92]	@ (8016a18 <tcp_input+0x4a0>)
 80169ba:	695b      	ldr	r3, [r3, #20]
 80169bc:	429a      	cmp	r2, r3
 80169be:	d00f      	beq.n	80169e0 <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 80169c0:	697b      	ldr	r3, [r7, #20]
 80169c2:	2b00      	cmp	r3, #0
 80169c4:	d00d      	beq.n	80169e2 <tcp_input+0x46a>
 80169c6:	697b      	ldr	r3, [r7, #20]
 80169c8:	681b      	ldr	r3, [r3, #0]
 80169ca:	2b00      	cmp	r3, #0
 80169cc:	d009      	beq.n	80169e2 <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 80169ce:	697b      	ldr	r3, [r7, #20]
 80169d0:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 80169d2:	697b      	ldr	r3, [r7, #20]
 80169d4:	68db      	ldr	r3, [r3, #12]
 80169d6:	617b      	str	r3, [r7, #20]
 80169d8:	697b      	ldr	r3, [r7, #20]
 80169da:	2b00      	cmp	r3, #0
 80169dc:	d1d1      	bne.n	8016982 <tcp_input+0x40a>
 80169de:	e000      	b.n	80169e2 <tcp_input+0x46a>
            break;
 80169e0:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 80169e2:	697b      	ldr	r3, [r7, #20]
 80169e4:	2b00      	cmp	r3, #0
 80169e6:	d029      	beq.n	8016a3c <tcp_input+0x4c4>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 80169e8:	69bb      	ldr	r3, [r7, #24]
 80169ea:	2b00      	cmp	r3, #0
 80169ec:	d00a      	beq.n	8016a04 <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 80169ee:	697b      	ldr	r3, [r7, #20]
 80169f0:	68da      	ldr	r2, [r3, #12]
 80169f2:	69bb      	ldr	r3, [r7, #24]
 80169f4:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 80169f6:	4b10      	ldr	r3, [pc, #64]	@ (8016a38 <tcp_input+0x4c0>)
 80169f8:	681a      	ldr	r2, [r3, #0]
 80169fa:	697b      	ldr	r3, [r7, #20]
 80169fc:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 80169fe:	4a0e      	ldr	r2, [pc, #56]	@ (8016a38 <tcp_input+0x4c0>)
 8016a00:	697b      	ldr	r3, [r7, #20]
 8016a02:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 8016a04:	6978      	ldr	r0, [r7, #20]
 8016a06:	f000 fa03 	bl	8016e10 <tcp_listen_input>
      }
      pbuf_free(p);
 8016a0a:	6878      	ldr	r0, [r7, #4]
 8016a0c:	f7fd ff6e 	bl	80148ec <pbuf_free>
      return;
 8016a10:	e1a8      	b.n	8016d64 <tcp_input+0x7ec>
 8016a12:	bf00      	nop
 8016a14:	200277e8 	.word	0x200277e8
 8016a18:	200246c0 	.word	0x200246c0
 8016a1c:	08020570 	.word	0x08020570
 8016a20:	0802069c 	.word	0x0802069c
 8016a24:	080205bc 	.word	0x080205bc
 8016a28:	200277cc 	.word	0x200277cc
 8016a2c:	080206c8 	.word	0x080206c8
 8016a30:	200277d0 	.word	0x200277d0
 8016a34:	080206f4 	.word	0x080206f4
 8016a38:	200277c8 	.word	0x200277c8
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 8016a3c:	69fb      	ldr	r3, [r7, #28]
 8016a3e:	2b00      	cmp	r3, #0
 8016a40:	f000 8158 	beq.w	8016cf4 <tcp_input+0x77c>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 8016a44:	4b95      	ldr	r3, [pc, #596]	@ (8016c9c <tcp_input+0x724>)
 8016a46:	2200      	movs	r2, #0
 8016a48:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 8016a4a:	687b      	ldr	r3, [r7, #4]
 8016a4c:	891a      	ldrh	r2, [r3, #8]
 8016a4e:	4b93      	ldr	r3, [pc, #588]	@ (8016c9c <tcp_input+0x724>)
 8016a50:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 8016a52:	4a92      	ldr	r2, [pc, #584]	@ (8016c9c <tcp_input+0x724>)
 8016a54:	687b      	ldr	r3, [r7, #4]
 8016a56:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 8016a58:	4b91      	ldr	r3, [pc, #580]	@ (8016ca0 <tcp_input+0x728>)
 8016a5a:	681b      	ldr	r3, [r3, #0]
 8016a5c:	4a8f      	ldr	r2, [pc, #572]	@ (8016c9c <tcp_input+0x724>)
 8016a5e:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 8016a60:	4b90      	ldr	r3, [pc, #576]	@ (8016ca4 <tcp_input+0x72c>)
 8016a62:	2200      	movs	r2, #0
 8016a64:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 8016a66:	4b90      	ldr	r3, [pc, #576]	@ (8016ca8 <tcp_input+0x730>)
 8016a68:	2200      	movs	r2, #0
 8016a6a:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 8016a6c:	4b8f      	ldr	r3, [pc, #572]	@ (8016cac <tcp_input+0x734>)
 8016a6e:	2200      	movs	r2, #0
 8016a70:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 8016a72:	4b8f      	ldr	r3, [pc, #572]	@ (8016cb0 <tcp_input+0x738>)
 8016a74:	781b      	ldrb	r3, [r3, #0]
 8016a76:	f003 0308 	and.w	r3, r3, #8
 8016a7a:	2b00      	cmp	r3, #0
 8016a7c:	d006      	beq.n	8016a8c <tcp_input+0x514>
      p->flags |= PBUF_FLAG_PUSH;
 8016a7e:	687b      	ldr	r3, [r7, #4]
 8016a80:	7b5b      	ldrb	r3, [r3, #13]
 8016a82:	f043 0301 	orr.w	r3, r3, #1
 8016a86:	b2da      	uxtb	r2, r3
 8016a88:	687b      	ldr	r3, [r7, #4]
 8016a8a:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 8016a8c:	69fb      	ldr	r3, [r7, #28]
 8016a8e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8016a90:	2b00      	cmp	r3, #0
 8016a92:	d017      	beq.n	8016ac4 <tcp_input+0x54c>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8016a94:	69f8      	ldr	r0, [r7, #28]
 8016a96:	f7ff f929 	bl	8015cec <tcp_process_refused_data>
 8016a9a:	4603      	mov	r3, r0
 8016a9c:	f113 0f0d 	cmn.w	r3, #13
 8016aa0:	d007      	beq.n	8016ab2 <tcp_input+0x53a>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8016aa2:	69fb      	ldr	r3, [r7, #28]
 8016aa4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8016aa6:	2b00      	cmp	r3, #0
 8016aa8:	d00c      	beq.n	8016ac4 <tcp_input+0x54c>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8016aaa:	4b82      	ldr	r3, [pc, #520]	@ (8016cb4 <tcp_input+0x73c>)
 8016aac:	881b      	ldrh	r3, [r3, #0]
 8016aae:	2b00      	cmp	r3, #0
 8016ab0:	d008      	beq.n	8016ac4 <tcp_input+0x54c>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 8016ab2:	69fb      	ldr	r3, [r7, #28]
 8016ab4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8016ab6:	2b00      	cmp	r3, #0
 8016ab8:	f040 80e3 	bne.w	8016c82 <tcp_input+0x70a>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 8016abc:	69f8      	ldr	r0, [r7, #28]
 8016abe:	f003 f9a7 	bl	8019e10 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 8016ac2:	e0de      	b.n	8016c82 <tcp_input+0x70a>
      }
    }
    tcp_input_pcb = pcb;
 8016ac4:	4a7c      	ldr	r2, [pc, #496]	@ (8016cb8 <tcp_input+0x740>)
 8016ac6:	69fb      	ldr	r3, [r7, #28]
 8016ac8:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 8016aca:	69f8      	ldr	r0, [r7, #28]
 8016acc:	f000 fb18 	bl	8017100 <tcp_process>
 8016ad0:	4603      	mov	r3, r0
 8016ad2:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 8016ad4:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8016ad8:	f113 0f0d 	cmn.w	r3, #13
 8016adc:	f000 80d3 	beq.w	8016c86 <tcp_input+0x70e>
      if (recv_flags & TF_RESET) {
 8016ae0:	4b71      	ldr	r3, [pc, #452]	@ (8016ca8 <tcp_input+0x730>)
 8016ae2:	781b      	ldrb	r3, [r3, #0]
 8016ae4:	f003 0308 	and.w	r3, r3, #8
 8016ae8:	2b00      	cmp	r3, #0
 8016aea:	d015      	beq.n	8016b18 <tcp_input+0x5a0>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 8016aec:	69fb      	ldr	r3, [r7, #28]
 8016aee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8016af2:	2b00      	cmp	r3, #0
 8016af4:	d008      	beq.n	8016b08 <tcp_input+0x590>
 8016af6:	69fb      	ldr	r3, [r7, #28]
 8016af8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8016afc:	69fa      	ldr	r2, [r7, #28]
 8016afe:	6912      	ldr	r2, [r2, #16]
 8016b00:	f06f 010d 	mvn.w	r1, #13
 8016b04:	4610      	mov	r0, r2
 8016b06:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8016b08:	69f9      	ldr	r1, [r7, #28]
 8016b0a:	486c      	ldr	r0, [pc, #432]	@ (8016cbc <tcp_input+0x744>)
 8016b0c:	f7ff fbbc 	bl	8016288 <tcp_pcb_remove>
        tcp_free(pcb);
 8016b10:	69f8      	ldr	r0, [r7, #28]
 8016b12:	f7fe f9a7 	bl	8014e64 <tcp_free>
 8016b16:	e0da      	b.n	8016cce <tcp_input+0x756>
      } else {
        err = ERR_OK;
 8016b18:	2300      	movs	r3, #0
 8016b1a:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 8016b1c:	4b63      	ldr	r3, [pc, #396]	@ (8016cac <tcp_input+0x734>)
 8016b1e:	881b      	ldrh	r3, [r3, #0]
 8016b20:	2b00      	cmp	r3, #0
 8016b22:	d01d      	beq.n	8016b60 <tcp_input+0x5e8>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 8016b24:	4b61      	ldr	r3, [pc, #388]	@ (8016cac <tcp_input+0x734>)
 8016b26:	881b      	ldrh	r3, [r3, #0]
 8016b28:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 8016b2a:	69fb      	ldr	r3, [r7, #28]
 8016b2c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8016b30:	2b00      	cmp	r3, #0
 8016b32:	d00a      	beq.n	8016b4a <tcp_input+0x5d2>
 8016b34:	69fb      	ldr	r3, [r7, #28]
 8016b36:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8016b3a:	69fa      	ldr	r2, [r7, #28]
 8016b3c:	6910      	ldr	r0, [r2, #16]
 8016b3e:	89fa      	ldrh	r2, [r7, #14]
 8016b40:	69f9      	ldr	r1, [r7, #28]
 8016b42:	4798      	blx	r3
 8016b44:	4603      	mov	r3, r0
 8016b46:	74fb      	strb	r3, [r7, #19]
 8016b48:	e001      	b.n	8016b4e <tcp_input+0x5d6>
 8016b4a:	2300      	movs	r3, #0
 8016b4c:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8016b4e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8016b52:	f113 0f0d 	cmn.w	r3, #13
 8016b56:	f000 8098 	beq.w	8016c8a <tcp_input+0x712>
              goto aborted;
            }
          }
          recv_acked = 0;
 8016b5a:	4b54      	ldr	r3, [pc, #336]	@ (8016cac <tcp_input+0x734>)
 8016b5c:	2200      	movs	r2, #0
 8016b5e:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 8016b60:	69f8      	ldr	r0, [r7, #28]
 8016b62:	f000 f915 	bl	8016d90 <tcp_input_delayed_close>
 8016b66:	4603      	mov	r3, r0
 8016b68:	2b00      	cmp	r3, #0
 8016b6a:	f040 8090 	bne.w	8016c8e <tcp_input+0x716>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 8016b6e:	4b4d      	ldr	r3, [pc, #308]	@ (8016ca4 <tcp_input+0x72c>)
 8016b70:	681b      	ldr	r3, [r3, #0]
 8016b72:	2b00      	cmp	r3, #0
 8016b74:	d041      	beq.n	8016bfa <tcp_input+0x682>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 8016b76:	69fb      	ldr	r3, [r7, #28]
 8016b78:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8016b7a:	2b00      	cmp	r3, #0
 8016b7c:	d006      	beq.n	8016b8c <tcp_input+0x614>
 8016b7e:	4b50      	ldr	r3, [pc, #320]	@ (8016cc0 <tcp_input+0x748>)
 8016b80:	f44f 72f3 	mov.w	r2, #486	@ 0x1e6
 8016b84:	494f      	ldr	r1, [pc, #316]	@ (8016cc4 <tcp_input+0x74c>)
 8016b86:	4850      	ldr	r0, [pc, #320]	@ (8016cc8 <tcp_input+0x750>)
 8016b88:	f007 fb84 	bl	801e294 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 8016b8c:	69fb      	ldr	r3, [r7, #28]
 8016b8e:	8b5b      	ldrh	r3, [r3, #26]
 8016b90:	f003 0310 	and.w	r3, r3, #16
 8016b94:	2b00      	cmp	r3, #0
 8016b96:	d008      	beq.n	8016baa <tcp_input+0x632>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 8016b98:	4b42      	ldr	r3, [pc, #264]	@ (8016ca4 <tcp_input+0x72c>)
 8016b9a:	681b      	ldr	r3, [r3, #0]
 8016b9c:	4618      	mov	r0, r3
 8016b9e:	f7fd fea5 	bl	80148ec <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 8016ba2:	69f8      	ldr	r0, [r7, #28]
 8016ba4:	f7fe fc46 	bl	8015434 <tcp_abort>
            goto aborted;
 8016ba8:	e091      	b.n	8016cce <tcp_input+0x756>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 8016baa:	69fb      	ldr	r3, [r7, #28]
 8016bac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8016bb0:	2b00      	cmp	r3, #0
 8016bb2:	d00c      	beq.n	8016bce <tcp_input+0x656>
 8016bb4:	69fb      	ldr	r3, [r7, #28]
 8016bb6:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 8016bba:	69fb      	ldr	r3, [r7, #28]
 8016bbc:	6918      	ldr	r0, [r3, #16]
 8016bbe:	4b39      	ldr	r3, [pc, #228]	@ (8016ca4 <tcp_input+0x72c>)
 8016bc0:	681a      	ldr	r2, [r3, #0]
 8016bc2:	2300      	movs	r3, #0
 8016bc4:	69f9      	ldr	r1, [r7, #28]
 8016bc6:	47a0      	blx	r4
 8016bc8:	4603      	mov	r3, r0
 8016bca:	74fb      	strb	r3, [r7, #19]
 8016bcc:	e008      	b.n	8016be0 <tcp_input+0x668>
 8016bce:	4b35      	ldr	r3, [pc, #212]	@ (8016ca4 <tcp_input+0x72c>)
 8016bd0:	681a      	ldr	r2, [r3, #0]
 8016bd2:	2300      	movs	r3, #0
 8016bd4:	69f9      	ldr	r1, [r7, #28]
 8016bd6:	2000      	movs	r0, #0
 8016bd8:	f7ff f95e 	bl	8015e98 <tcp_recv_null>
 8016bdc:	4603      	mov	r3, r0
 8016bde:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 8016be0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8016be4:	f113 0f0d 	cmn.w	r3, #13
 8016be8:	d053      	beq.n	8016c92 <tcp_input+0x71a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 8016bea:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8016bee:	2b00      	cmp	r3, #0
 8016bf0:	d003      	beq.n	8016bfa <tcp_input+0x682>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 8016bf2:	4b2c      	ldr	r3, [pc, #176]	@ (8016ca4 <tcp_input+0x72c>)
 8016bf4:	681a      	ldr	r2, [r3, #0]
 8016bf6:	69fb      	ldr	r3, [r7, #28]
 8016bf8:	679a      	str	r2, [r3, #120]	@ 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 8016bfa:	4b2b      	ldr	r3, [pc, #172]	@ (8016ca8 <tcp_input+0x730>)
 8016bfc:	781b      	ldrb	r3, [r3, #0]
 8016bfe:	f003 0320 	and.w	r3, r3, #32
 8016c02:	2b00      	cmp	r3, #0
 8016c04:	d030      	beq.n	8016c68 <tcp_input+0x6f0>
          if (pcb->refused_data != NULL) {
 8016c06:	69fb      	ldr	r3, [r7, #28]
 8016c08:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8016c0a:	2b00      	cmp	r3, #0
 8016c0c:	d009      	beq.n	8016c22 <tcp_input+0x6aa>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 8016c0e:	69fb      	ldr	r3, [r7, #28]
 8016c10:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8016c12:	7b5a      	ldrb	r2, [r3, #13]
 8016c14:	69fb      	ldr	r3, [r7, #28]
 8016c16:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8016c18:	f042 0220 	orr.w	r2, r2, #32
 8016c1c:	b2d2      	uxtb	r2, r2
 8016c1e:	735a      	strb	r2, [r3, #13]
 8016c20:	e022      	b.n	8016c68 <tcp_input+0x6f0>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8016c22:	69fb      	ldr	r3, [r7, #28]
 8016c24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8016c26:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 8016c2a:	d005      	beq.n	8016c38 <tcp_input+0x6c0>
              pcb->rcv_wnd++;
 8016c2c:	69fb      	ldr	r3, [r7, #28]
 8016c2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8016c30:	3301      	adds	r3, #1
 8016c32:	b29a      	uxth	r2, r3
 8016c34:	69fb      	ldr	r3, [r7, #28]
 8016c36:	851a      	strh	r2, [r3, #40]	@ 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 8016c38:	69fb      	ldr	r3, [r7, #28]
 8016c3a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8016c3e:	2b00      	cmp	r3, #0
 8016c40:	d00b      	beq.n	8016c5a <tcp_input+0x6e2>
 8016c42:	69fb      	ldr	r3, [r7, #28]
 8016c44:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 8016c48:	69fb      	ldr	r3, [r7, #28]
 8016c4a:	6918      	ldr	r0, [r3, #16]
 8016c4c:	2300      	movs	r3, #0
 8016c4e:	2200      	movs	r2, #0
 8016c50:	69f9      	ldr	r1, [r7, #28]
 8016c52:	47a0      	blx	r4
 8016c54:	4603      	mov	r3, r0
 8016c56:	74fb      	strb	r3, [r7, #19]
 8016c58:	e001      	b.n	8016c5e <tcp_input+0x6e6>
 8016c5a:	2300      	movs	r3, #0
 8016c5c:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8016c5e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8016c62:	f113 0f0d 	cmn.w	r3, #13
 8016c66:	d016      	beq.n	8016c96 <tcp_input+0x71e>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 8016c68:	4b13      	ldr	r3, [pc, #76]	@ (8016cb8 <tcp_input+0x740>)
 8016c6a:	2200      	movs	r2, #0
 8016c6c:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 8016c6e:	69f8      	ldr	r0, [r7, #28]
 8016c70:	f000 f88e 	bl	8016d90 <tcp_input_delayed_close>
 8016c74:	4603      	mov	r3, r0
 8016c76:	2b00      	cmp	r3, #0
 8016c78:	d128      	bne.n	8016ccc <tcp_input+0x754>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 8016c7a:	69f8      	ldr	r0, [r7, #28]
 8016c7c:	f002 fac2 	bl	8019204 <tcp_output>
 8016c80:	e025      	b.n	8016cce <tcp_input+0x756>
        goto aborted;
 8016c82:	bf00      	nop
 8016c84:	e023      	b.n	8016cce <tcp_input+0x756>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 8016c86:	bf00      	nop
 8016c88:	e021      	b.n	8016cce <tcp_input+0x756>
              goto aborted;
 8016c8a:	bf00      	nop
 8016c8c:	e01f      	b.n	8016cce <tcp_input+0x756>
          goto aborted;
 8016c8e:	bf00      	nop
 8016c90:	e01d      	b.n	8016cce <tcp_input+0x756>
            goto aborted;
 8016c92:	bf00      	nop
 8016c94:	e01b      	b.n	8016cce <tcp_input+0x756>
              goto aborted;
 8016c96:	bf00      	nop
 8016c98:	e019      	b.n	8016cce <tcp_input+0x756>
 8016c9a:	bf00      	nop
 8016c9c:	200277d8 	.word	0x200277d8
 8016ca0:	200277e8 	.word	0x200277e8
 8016ca4:	20027808 	.word	0x20027808
 8016ca8:	20027805 	.word	0x20027805
 8016cac:	20027800 	.word	0x20027800
 8016cb0:	20027804 	.word	0x20027804
 8016cb4:	20027802 	.word	0x20027802
 8016cb8:	2002780c 	.word	0x2002780c
 8016cbc:	200277cc 	.word	0x200277cc
 8016cc0:	08020570 	.word	0x08020570
 8016cc4:	08020724 	.word	0x08020724
 8016cc8:	080205bc 	.word	0x080205bc
          goto aborted;
 8016ccc:	bf00      	nop
    tcp_input_pcb = NULL;
 8016cce:	4b27      	ldr	r3, [pc, #156]	@ (8016d6c <tcp_input+0x7f4>)
 8016cd0:	2200      	movs	r2, #0
 8016cd2:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 8016cd4:	4b26      	ldr	r3, [pc, #152]	@ (8016d70 <tcp_input+0x7f8>)
 8016cd6:	2200      	movs	r2, #0
 8016cd8:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 8016cda:	4b26      	ldr	r3, [pc, #152]	@ (8016d74 <tcp_input+0x7fc>)
 8016cdc:	685b      	ldr	r3, [r3, #4]
 8016cde:	2b00      	cmp	r3, #0
 8016ce0:	d03f      	beq.n	8016d62 <tcp_input+0x7ea>
      pbuf_free(inseg.p);
 8016ce2:	4b24      	ldr	r3, [pc, #144]	@ (8016d74 <tcp_input+0x7fc>)
 8016ce4:	685b      	ldr	r3, [r3, #4]
 8016ce6:	4618      	mov	r0, r3
 8016ce8:	f7fd fe00 	bl	80148ec <pbuf_free>
      inseg.p = NULL;
 8016cec:	4b21      	ldr	r3, [pc, #132]	@ (8016d74 <tcp_input+0x7fc>)
 8016cee:	2200      	movs	r2, #0
 8016cf0:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 8016cf2:	e036      	b.n	8016d62 <tcp_input+0x7ea>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 8016cf4:	4b20      	ldr	r3, [pc, #128]	@ (8016d78 <tcp_input+0x800>)
 8016cf6:	681b      	ldr	r3, [r3, #0]
 8016cf8:	899b      	ldrh	r3, [r3, #12]
 8016cfa:	b29b      	uxth	r3, r3
 8016cfc:	4618      	mov	r0, r3
 8016cfe:	f7fc fa07 	bl	8013110 <lwip_htons>
 8016d02:	4603      	mov	r3, r0
 8016d04:	b2db      	uxtb	r3, r3
 8016d06:	f003 0304 	and.w	r3, r3, #4
 8016d0a:	2b00      	cmp	r3, #0
 8016d0c:	d118      	bne.n	8016d40 <tcp_input+0x7c8>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016d0e:	4b1b      	ldr	r3, [pc, #108]	@ (8016d7c <tcp_input+0x804>)
 8016d10:	6819      	ldr	r1, [r3, #0]
 8016d12:	4b1b      	ldr	r3, [pc, #108]	@ (8016d80 <tcp_input+0x808>)
 8016d14:	881b      	ldrh	r3, [r3, #0]
 8016d16:	461a      	mov	r2, r3
 8016d18:	4b1a      	ldr	r3, [pc, #104]	@ (8016d84 <tcp_input+0x80c>)
 8016d1a:	681b      	ldr	r3, [r3, #0]
 8016d1c:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8016d1e:	4b16      	ldr	r3, [pc, #88]	@ (8016d78 <tcp_input+0x800>)
 8016d20:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016d22:	885b      	ldrh	r3, [r3, #2]
 8016d24:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8016d26:	4a14      	ldr	r2, [pc, #80]	@ (8016d78 <tcp_input+0x800>)
 8016d28:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016d2a:	8812      	ldrh	r2, [r2, #0]
 8016d2c:	b292      	uxth	r2, r2
 8016d2e:	9202      	str	r2, [sp, #8]
 8016d30:	9301      	str	r3, [sp, #4]
 8016d32:	4b15      	ldr	r3, [pc, #84]	@ (8016d88 <tcp_input+0x810>)
 8016d34:	9300      	str	r3, [sp, #0]
 8016d36:	4b15      	ldr	r3, [pc, #84]	@ (8016d8c <tcp_input+0x814>)
 8016d38:	4602      	mov	r2, r0
 8016d3a:	2000      	movs	r0, #0
 8016d3c:	f003 f816 	bl	8019d6c <tcp_rst>
    pbuf_free(p);
 8016d40:	6878      	ldr	r0, [r7, #4]
 8016d42:	f7fd fdd3 	bl	80148ec <pbuf_free>
  return;
 8016d46:	e00c      	b.n	8016d62 <tcp_input+0x7ea>
    goto dropped;
 8016d48:	bf00      	nop
 8016d4a:	e006      	b.n	8016d5a <tcp_input+0x7e2>
    goto dropped;
 8016d4c:	bf00      	nop
 8016d4e:	e004      	b.n	8016d5a <tcp_input+0x7e2>
    goto dropped;
 8016d50:	bf00      	nop
 8016d52:	e002      	b.n	8016d5a <tcp_input+0x7e2>
      goto dropped;
 8016d54:	bf00      	nop
 8016d56:	e000      	b.n	8016d5a <tcp_input+0x7e2>
      goto dropped;
 8016d58:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 8016d5a:	6878      	ldr	r0, [r7, #4]
 8016d5c:	f7fd fdc6 	bl	80148ec <pbuf_free>
 8016d60:	e000      	b.n	8016d64 <tcp_input+0x7ec>
  return;
 8016d62:	bf00      	nop
}
 8016d64:	3724      	adds	r7, #36	@ 0x24
 8016d66:	46bd      	mov	sp, r7
 8016d68:	bd90      	pop	{r4, r7, pc}
 8016d6a:	bf00      	nop
 8016d6c:	2002780c 	.word	0x2002780c
 8016d70:	20027808 	.word	0x20027808
 8016d74:	200277d8 	.word	0x200277d8
 8016d78:	200277e8 	.word	0x200277e8
 8016d7c:	200277fc 	.word	0x200277fc
 8016d80:	20027802 	.word	0x20027802
 8016d84:	200277f8 	.word	0x200277f8
 8016d88:	200246d0 	.word	0x200246d0
 8016d8c:	200246d4 	.word	0x200246d4

08016d90 <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 8016d90:	b580      	push	{r7, lr}
 8016d92:	b082      	sub	sp, #8
 8016d94:	af00      	add	r7, sp, #0
 8016d96:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 8016d98:	687b      	ldr	r3, [r7, #4]
 8016d9a:	2b00      	cmp	r3, #0
 8016d9c:	d106      	bne.n	8016dac <tcp_input_delayed_close+0x1c>
 8016d9e:	4b17      	ldr	r3, [pc, #92]	@ (8016dfc <tcp_input_delayed_close+0x6c>)
 8016da0:	f240 225a 	movw	r2, #602	@ 0x25a
 8016da4:	4916      	ldr	r1, [pc, #88]	@ (8016e00 <tcp_input_delayed_close+0x70>)
 8016da6:	4817      	ldr	r0, [pc, #92]	@ (8016e04 <tcp_input_delayed_close+0x74>)
 8016da8:	f007 fa74 	bl	801e294 <iprintf>

  if (recv_flags & TF_CLOSED) {
 8016dac:	4b16      	ldr	r3, [pc, #88]	@ (8016e08 <tcp_input_delayed_close+0x78>)
 8016dae:	781b      	ldrb	r3, [r3, #0]
 8016db0:	f003 0310 	and.w	r3, r3, #16
 8016db4:	2b00      	cmp	r3, #0
 8016db6:	d01c      	beq.n	8016df2 <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 8016db8:	687b      	ldr	r3, [r7, #4]
 8016dba:	8b5b      	ldrh	r3, [r3, #26]
 8016dbc:	f003 0310 	and.w	r3, r3, #16
 8016dc0:	2b00      	cmp	r3, #0
 8016dc2:	d10d      	bne.n	8016de0 <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 8016dc4:	687b      	ldr	r3, [r7, #4]
 8016dc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8016dca:	2b00      	cmp	r3, #0
 8016dcc:	d008      	beq.n	8016de0 <tcp_input_delayed_close+0x50>
 8016dce:	687b      	ldr	r3, [r7, #4]
 8016dd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8016dd4:	687a      	ldr	r2, [r7, #4]
 8016dd6:	6912      	ldr	r2, [r2, #16]
 8016dd8:	f06f 010e 	mvn.w	r1, #14
 8016ddc:	4610      	mov	r0, r2
 8016dde:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8016de0:	6879      	ldr	r1, [r7, #4]
 8016de2:	480a      	ldr	r0, [pc, #40]	@ (8016e0c <tcp_input_delayed_close+0x7c>)
 8016de4:	f7ff fa50 	bl	8016288 <tcp_pcb_remove>
    tcp_free(pcb);
 8016de8:	6878      	ldr	r0, [r7, #4]
 8016dea:	f7fe f83b 	bl	8014e64 <tcp_free>
    return 1;
 8016dee:	2301      	movs	r3, #1
 8016df0:	e000      	b.n	8016df4 <tcp_input_delayed_close+0x64>
  }
  return 0;
 8016df2:	2300      	movs	r3, #0
}
 8016df4:	4618      	mov	r0, r3
 8016df6:	3708      	adds	r7, #8
 8016df8:	46bd      	mov	sp, r7
 8016dfa:	bd80      	pop	{r7, pc}
 8016dfc:	08020570 	.word	0x08020570
 8016e00:	08020740 	.word	0x08020740
 8016e04:	080205bc 	.word	0x080205bc
 8016e08:	20027805 	.word	0x20027805
 8016e0c:	200277cc 	.word	0x200277cc

08016e10 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 8016e10:	b590      	push	{r4, r7, lr}
 8016e12:	b08b      	sub	sp, #44	@ 0x2c
 8016e14:	af04      	add	r7, sp, #16
 8016e16:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 8016e18:	4b6f      	ldr	r3, [pc, #444]	@ (8016fd8 <tcp_listen_input+0x1c8>)
 8016e1a:	781b      	ldrb	r3, [r3, #0]
 8016e1c:	f003 0304 	and.w	r3, r3, #4
 8016e20:	2b00      	cmp	r3, #0
 8016e22:	f040 80d2 	bne.w	8016fca <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 8016e26:	687b      	ldr	r3, [r7, #4]
 8016e28:	2b00      	cmp	r3, #0
 8016e2a:	d106      	bne.n	8016e3a <tcp_listen_input+0x2a>
 8016e2c:	4b6b      	ldr	r3, [pc, #428]	@ (8016fdc <tcp_listen_input+0x1cc>)
 8016e2e:	f240 2281 	movw	r2, #641	@ 0x281
 8016e32:	496b      	ldr	r1, [pc, #428]	@ (8016fe0 <tcp_listen_input+0x1d0>)
 8016e34:	486b      	ldr	r0, [pc, #428]	@ (8016fe4 <tcp_listen_input+0x1d4>)
 8016e36:	f007 fa2d 	bl	801e294 <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 8016e3a:	4b67      	ldr	r3, [pc, #412]	@ (8016fd8 <tcp_listen_input+0x1c8>)
 8016e3c:	781b      	ldrb	r3, [r3, #0]
 8016e3e:	f003 0310 	and.w	r3, r3, #16
 8016e42:	2b00      	cmp	r3, #0
 8016e44:	d019      	beq.n	8016e7a <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016e46:	4b68      	ldr	r3, [pc, #416]	@ (8016fe8 <tcp_listen_input+0x1d8>)
 8016e48:	6819      	ldr	r1, [r3, #0]
 8016e4a:	4b68      	ldr	r3, [pc, #416]	@ (8016fec <tcp_listen_input+0x1dc>)
 8016e4c:	881b      	ldrh	r3, [r3, #0]
 8016e4e:	461a      	mov	r2, r3
 8016e50:	4b67      	ldr	r3, [pc, #412]	@ (8016ff0 <tcp_listen_input+0x1e0>)
 8016e52:	681b      	ldr	r3, [r3, #0]
 8016e54:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8016e56:	4b67      	ldr	r3, [pc, #412]	@ (8016ff4 <tcp_listen_input+0x1e4>)
 8016e58:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016e5a:	885b      	ldrh	r3, [r3, #2]
 8016e5c:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8016e5e:	4a65      	ldr	r2, [pc, #404]	@ (8016ff4 <tcp_listen_input+0x1e4>)
 8016e60:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016e62:	8812      	ldrh	r2, [r2, #0]
 8016e64:	b292      	uxth	r2, r2
 8016e66:	9202      	str	r2, [sp, #8]
 8016e68:	9301      	str	r3, [sp, #4]
 8016e6a:	4b63      	ldr	r3, [pc, #396]	@ (8016ff8 <tcp_listen_input+0x1e8>)
 8016e6c:	9300      	str	r3, [sp, #0]
 8016e6e:	4b63      	ldr	r3, [pc, #396]	@ (8016ffc <tcp_listen_input+0x1ec>)
 8016e70:	4602      	mov	r2, r0
 8016e72:	6878      	ldr	r0, [r7, #4]
 8016e74:	f002 ff7a 	bl	8019d6c <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 8016e78:	e0a9      	b.n	8016fce <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 8016e7a:	4b57      	ldr	r3, [pc, #348]	@ (8016fd8 <tcp_listen_input+0x1c8>)
 8016e7c:	781b      	ldrb	r3, [r3, #0]
 8016e7e:	f003 0302 	and.w	r3, r3, #2
 8016e82:	2b00      	cmp	r3, #0
 8016e84:	f000 80a3 	beq.w	8016fce <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 8016e88:	687b      	ldr	r3, [r7, #4]
 8016e8a:	7d5b      	ldrb	r3, [r3, #21]
 8016e8c:	4618      	mov	r0, r3
 8016e8e:	f7ff f927 	bl	80160e0 <tcp_alloc>
 8016e92:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 8016e94:	697b      	ldr	r3, [r7, #20]
 8016e96:	2b00      	cmp	r3, #0
 8016e98:	d111      	bne.n	8016ebe <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8016e9a:	687b      	ldr	r3, [r7, #4]
 8016e9c:	699b      	ldr	r3, [r3, #24]
 8016e9e:	2b00      	cmp	r3, #0
 8016ea0:	d00a      	beq.n	8016eb8 <tcp_listen_input+0xa8>
 8016ea2:	687b      	ldr	r3, [r7, #4]
 8016ea4:	699b      	ldr	r3, [r3, #24]
 8016ea6:	687a      	ldr	r2, [r7, #4]
 8016ea8:	6910      	ldr	r0, [r2, #16]
 8016eaa:	f04f 32ff 	mov.w	r2, #4294967295
 8016eae:	2100      	movs	r1, #0
 8016eb0:	4798      	blx	r3
 8016eb2:	4603      	mov	r3, r0
 8016eb4:	73bb      	strb	r3, [r7, #14]
      return;
 8016eb6:	e08b      	b.n	8016fd0 <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8016eb8:	23f0      	movs	r3, #240	@ 0xf0
 8016eba:	73bb      	strb	r3, [r7, #14]
      return;
 8016ebc:	e088      	b.n	8016fd0 <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 8016ebe:	4b50      	ldr	r3, [pc, #320]	@ (8017000 <tcp_listen_input+0x1f0>)
 8016ec0:	695a      	ldr	r2, [r3, #20]
 8016ec2:	697b      	ldr	r3, [r7, #20]
 8016ec4:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 8016ec6:	4b4e      	ldr	r3, [pc, #312]	@ (8017000 <tcp_listen_input+0x1f0>)
 8016ec8:	691a      	ldr	r2, [r3, #16]
 8016eca:	697b      	ldr	r3, [r7, #20]
 8016ecc:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 8016ece:	687b      	ldr	r3, [r7, #4]
 8016ed0:	8ada      	ldrh	r2, [r3, #22]
 8016ed2:	697b      	ldr	r3, [r7, #20]
 8016ed4:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 8016ed6:	4b47      	ldr	r3, [pc, #284]	@ (8016ff4 <tcp_listen_input+0x1e4>)
 8016ed8:	681b      	ldr	r3, [r3, #0]
 8016eda:	881b      	ldrh	r3, [r3, #0]
 8016edc:	b29a      	uxth	r2, r3
 8016ede:	697b      	ldr	r3, [r7, #20]
 8016ee0:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 8016ee2:	697b      	ldr	r3, [r7, #20]
 8016ee4:	2203      	movs	r2, #3
 8016ee6:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 8016ee8:	4b41      	ldr	r3, [pc, #260]	@ (8016ff0 <tcp_listen_input+0x1e0>)
 8016eea:	681b      	ldr	r3, [r3, #0]
 8016eec:	1c5a      	adds	r2, r3, #1
 8016eee:	697b      	ldr	r3, [r7, #20]
 8016ef0:	625a      	str	r2, [r3, #36]	@ 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 8016ef2:	697b      	ldr	r3, [r7, #20]
 8016ef4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8016ef6:	697b      	ldr	r3, [r7, #20]
 8016ef8:	62da      	str	r2, [r3, #44]	@ 0x2c
    iss = tcp_next_iss(npcb);
 8016efa:	6978      	ldr	r0, [r7, #20]
 8016efc:	f7ff fa58 	bl	80163b0 <tcp_next_iss>
 8016f00:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 8016f02:	697b      	ldr	r3, [r7, #20]
 8016f04:	693a      	ldr	r2, [r7, #16]
 8016f06:	659a      	str	r2, [r3, #88]	@ 0x58
    npcb->snd_nxt = iss;
 8016f08:	697b      	ldr	r3, [r7, #20]
 8016f0a:	693a      	ldr	r2, [r7, #16]
 8016f0c:	651a      	str	r2, [r3, #80]	@ 0x50
    npcb->lastack = iss;
 8016f0e:	697b      	ldr	r3, [r7, #20]
 8016f10:	693a      	ldr	r2, [r7, #16]
 8016f12:	645a      	str	r2, [r3, #68]	@ 0x44
    npcb->snd_lbb = iss;
 8016f14:	697b      	ldr	r3, [r7, #20]
 8016f16:	693a      	ldr	r2, [r7, #16]
 8016f18:	65da      	str	r2, [r3, #92]	@ 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 8016f1a:	4b35      	ldr	r3, [pc, #212]	@ (8016ff0 <tcp_listen_input+0x1e0>)
 8016f1c:	681b      	ldr	r3, [r3, #0]
 8016f1e:	1e5a      	subs	r2, r3, #1
 8016f20:	697b      	ldr	r3, [r7, #20]
 8016f22:	655a      	str	r2, [r3, #84]	@ 0x54
    npcb->callback_arg = pcb->callback_arg;
 8016f24:	687b      	ldr	r3, [r7, #4]
 8016f26:	691a      	ldr	r2, [r3, #16]
 8016f28:	697b      	ldr	r3, [r7, #20]
 8016f2a:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 8016f2c:	697b      	ldr	r3, [r7, #20]
 8016f2e:	687a      	ldr	r2, [r7, #4]
 8016f30:	67da      	str	r2, [r3, #124]	@ 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 8016f32:	687b      	ldr	r3, [r7, #4]
 8016f34:	7a5b      	ldrb	r3, [r3, #9]
 8016f36:	f003 030c 	and.w	r3, r3, #12
 8016f3a:	b2da      	uxtb	r2, r3
 8016f3c:	697b      	ldr	r3, [r7, #20]
 8016f3e:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 8016f40:	687b      	ldr	r3, [r7, #4]
 8016f42:	7a1a      	ldrb	r2, [r3, #8]
 8016f44:	697b      	ldr	r3, [r7, #20]
 8016f46:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 8016f48:	4b2e      	ldr	r3, [pc, #184]	@ (8017004 <tcp_listen_input+0x1f4>)
 8016f4a:	681a      	ldr	r2, [r3, #0]
 8016f4c:	697b      	ldr	r3, [r7, #20]
 8016f4e:	60da      	str	r2, [r3, #12]
 8016f50:	4a2c      	ldr	r2, [pc, #176]	@ (8017004 <tcp_listen_input+0x1f4>)
 8016f52:	697b      	ldr	r3, [r7, #20]
 8016f54:	6013      	str	r3, [r2, #0]
 8016f56:	f003 f8cb 	bl	801a0f0 <tcp_timer_needed>
 8016f5a:	4b2b      	ldr	r3, [pc, #172]	@ (8017008 <tcp_listen_input+0x1f8>)
 8016f5c:	2201      	movs	r2, #1
 8016f5e:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 8016f60:	6978      	ldr	r0, [r7, #20]
 8016f62:	f001 fd8b 	bl	8018a7c <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 8016f66:	4b23      	ldr	r3, [pc, #140]	@ (8016ff4 <tcp_listen_input+0x1e4>)
 8016f68:	681b      	ldr	r3, [r3, #0]
 8016f6a:	89db      	ldrh	r3, [r3, #14]
 8016f6c:	b29a      	uxth	r2, r3
 8016f6e:	697b      	ldr	r3, [r7, #20]
 8016f70:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 8016f74:	697b      	ldr	r3, [r7, #20]
 8016f76:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8016f7a:	697b      	ldr	r3, [r7, #20]
 8016f7c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 8016f80:	697b      	ldr	r3, [r7, #20]
 8016f82:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 8016f84:	697b      	ldr	r3, [r7, #20]
 8016f86:	3304      	adds	r3, #4
 8016f88:	4618      	mov	r0, r3
 8016f8a:	f004 ff6d 	bl	801be68 <ip4_route>
 8016f8e:	4601      	mov	r1, r0
 8016f90:	697b      	ldr	r3, [r7, #20]
 8016f92:	3304      	adds	r3, #4
 8016f94:	461a      	mov	r2, r3
 8016f96:	4620      	mov	r0, r4
 8016f98:	f7ff fa30 	bl	80163fc <tcp_eff_send_mss_netif>
 8016f9c:	4603      	mov	r3, r0
 8016f9e:	461a      	mov	r2, r3
 8016fa0:	697b      	ldr	r3, [r7, #20]
 8016fa2:	865a      	strh	r2, [r3, #50]	@ 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 8016fa4:	2112      	movs	r1, #18
 8016fa6:	6978      	ldr	r0, [r7, #20]
 8016fa8:	f002 f83e 	bl	8019028 <tcp_enqueue_flags>
 8016fac:	4603      	mov	r3, r0
 8016fae:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 8016fb0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016fb4:	2b00      	cmp	r3, #0
 8016fb6:	d004      	beq.n	8016fc2 <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 8016fb8:	2100      	movs	r1, #0
 8016fba:	6978      	ldr	r0, [r7, #20]
 8016fbc:	f7fe f97c 	bl	80152b8 <tcp_abandon>
      return;
 8016fc0:	e006      	b.n	8016fd0 <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 8016fc2:	6978      	ldr	r0, [r7, #20]
 8016fc4:	f002 f91e 	bl	8019204 <tcp_output>
  return;
 8016fc8:	e001      	b.n	8016fce <tcp_listen_input+0x1be>
    return;
 8016fca:	bf00      	nop
 8016fcc:	e000      	b.n	8016fd0 <tcp_listen_input+0x1c0>
  return;
 8016fce:	bf00      	nop
}
 8016fd0:	371c      	adds	r7, #28
 8016fd2:	46bd      	mov	sp, r7
 8016fd4:	bd90      	pop	{r4, r7, pc}
 8016fd6:	bf00      	nop
 8016fd8:	20027804 	.word	0x20027804
 8016fdc:	08020570 	.word	0x08020570
 8016fe0:	08020768 	.word	0x08020768
 8016fe4:	080205bc 	.word	0x080205bc
 8016fe8:	200277fc 	.word	0x200277fc
 8016fec:	20027802 	.word	0x20027802
 8016ff0:	200277f8 	.word	0x200277f8
 8016ff4:	200277e8 	.word	0x200277e8
 8016ff8:	200246d0 	.word	0x200246d0
 8016ffc:	200246d4 	.word	0x200246d4
 8017000:	200246c0 	.word	0x200246c0
 8017004:	200277cc 	.word	0x200277cc
 8017008:	200277d4 	.word	0x200277d4

0801700c <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 801700c:	b580      	push	{r7, lr}
 801700e:	b086      	sub	sp, #24
 8017010:	af04      	add	r7, sp, #16
 8017012:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 8017014:	4b2f      	ldr	r3, [pc, #188]	@ (80170d4 <tcp_timewait_input+0xc8>)
 8017016:	781b      	ldrb	r3, [r3, #0]
 8017018:	f003 0304 	and.w	r3, r3, #4
 801701c:	2b00      	cmp	r3, #0
 801701e:	d153      	bne.n	80170c8 <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 8017020:	687b      	ldr	r3, [r7, #4]
 8017022:	2b00      	cmp	r3, #0
 8017024:	d106      	bne.n	8017034 <tcp_timewait_input+0x28>
 8017026:	4b2c      	ldr	r3, [pc, #176]	@ (80170d8 <tcp_timewait_input+0xcc>)
 8017028:	f240 22ee 	movw	r2, #750	@ 0x2ee
 801702c:	492b      	ldr	r1, [pc, #172]	@ (80170dc <tcp_timewait_input+0xd0>)
 801702e:	482c      	ldr	r0, [pc, #176]	@ (80170e0 <tcp_timewait_input+0xd4>)
 8017030:	f007 f930 	bl	801e294 <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 8017034:	4b27      	ldr	r3, [pc, #156]	@ (80170d4 <tcp_timewait_input+0xc8>)
 8017036:	781b      	ldrb	r3, [r3, #0]
 8017038:	f003 0302 	and.w	r3, r3, #2
 801703c:	2b00      	cmp	r3, #0
 801703e:	d02a      	beq.n	8017096 <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 8017040:	4b28      	ldr	r3, [pc, #160]	@ (80170e4 <tcp_timewait_input+0xd8>)
 8017042:	681a      	ldr	r2, [r3, #0]
 8017044:	687b      	ldr	r3, [r7, #4]
 8017046:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017048:	1ad3      	subs	r3, r2, r3
 801704a:	2b00      	cmp	r3, #0
 801704c:	db2d      	blt.n	80170aa <tcp_timewait_input+0x9e>
 801704e:	4b25      	ldr	r3, [pc, #148]	@ (80170e4 <tcp_timewait_input+0xd8>)
 8017050:	681a      	ldr	r2, [r3, #0]
 8017052:	687b      	ldr	r3, [r7, #4]
 8017054:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017056:	6879      	ldr	r1, [r7, #4]
 8017058:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 801705a:	440b      	add	r3, r1
 801705c:	1ad3      	subs	r3, r2, r3
 801705e:	2b00      	cmp	r3, #0
 8017060:	dc23      	bgt.n	80170aa <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8017062:	4b21      	ldr	r3, [pc, #132]	@ (80170e8 <tcp_timewait_input+0xdc>)
 8017064:	6819      	ldr	r1, [r3, #0]
 8017066:	4b21      	ldr	r3, [pc, #132]	@ (80170ec <tcp_timewait_input+0xe0>)
 8017068:	881b      	ldrh	r3, [r3, #0]
 801706a:	461a      	mov	r2, r3
 801706c:	4b1d      	ldr	r3, [pc, #116]	@ (80170e4 <tcp_timewait_input+0xd8>)
 801706e:	681b      	ldr	r3, [r3, #0]
 8017070:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8017072:	4b1f      	ldr	r3, [pc, #124]	@ (80170f0 <tcp_timewait_input+0xe4>)
 8017074:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8017076:	885b      	ldrh	r3, [r3, #2]
 8017078:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801707a:	4a1d      	ldr	r2, [pc, #116]	@ (80170f0 <tcp_timewait_input+0xe4>)
 801707c:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801707e:	8812      	ldrh	r2, [r2, #0]
 8017080:	b292      	uxth	r2, r2
 8017082:	9202      	str	r2, [sp, #8]
 8017084:	9301      	str	r3, [sp, #4]
 8017086:	4b1b      	ldr	r3, [pc, #108]	@ (80170f4 <tcp_timewait_input+0xe8>)
 8017088:	9300      	str	r3, [sp, #0]
 801708a:	4b1b      	ldr	r3, [pc, #108]	@ (80170f8 <tcp_timewait_input+0xec>)
 801708c:	4602      	mov	r2, r0
 801708e:	6878      	ldr	r0, [r7, #4]
 8017090:	f002 fe6c 	bl	8019d6c <tcp_rst>
      return;
 8017094:	e01b      	b.n	80170ce <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 8017096:	4b0f      	ldr	r3, [pc, #60]	@ (80170d4 <tcp_timewait_input+0xc8>)
 8017098:	781b      	ldrb	r3, [r3, #0]
 801709a:	f003 0301 	and.w	r3, r3, #1
 801709e:	2b00      	cmp	r3, #0
 80170a0:	d003      	beq.n	80170aa <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 80170a2:	4b16      	ldr	r3, [pc, #88]	@ (80170fc <tcp_timewait_input+0xf0>)
 80170a4:	681a      	ldr	r2, [r3, #0]
 80170a6:	687b      	ldr	r3, [r7, #4]
 80170a8:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 80170aa:	4b10      	ldr	r3, [pc, #64]	@ (80170ec <tcp_timewait_input+0xe0>)
 80170ac:	881b      	ldrh	r3, [r3, #0]
 80170ae:	2b00      	cmp	r3, #0
 80170b0:	d00c      	beq.n	80170cc <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 80170b2:	687b      	ldr	r3, [r7, #4]
 80170b4:	8b5b      	ldrh	r3, [r3, #26]
 80170b6:	f043 0302 	orr.w	r3, r3, #2
 80170ba:	b29a      	uxth	r2, r3
 80170bc:	687b      	ldr	r3, [r7, #4]
 80170be:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 80170c0:	6878      	ldr	r0, [r7, #4]
 80170c2:	f002 f89f 	bl	8019204 <tcp_output>
  }
  return;
 80170c6:	e001      	b.n	80170cc <tcp_timewait_input+0xc0>
    return;
 80170c8:	bf00      	nop
 80170ca:	e000      	b.n	80170ce <tcp_timewait_input+0xc2>
  return;
 80170cc:	bf00      	nop
}
 80170ce:	3708      	adds	r7, #8
 80170d0:	46bd      	mov	sp, r7
 80170d2:	bd80      	pop	{r7, pc}
 80170d4:	20027804 	.word	0x20027804
 80170d8:	08020570 	.word	0x08020570
 80170dc:	08020788 	.word	0x08020788
 80170e0:	080205bc 	.word	0x080205bc
 80170e4:	200277f8 	.word	0x200277f8
 80170e8:	200277fc 	.word	0x200277fc
 80170ec:	20027802 	.word	0x20027802
 80170f0:	200277e8 	.word	0x200277e8
 80170f4:	200246d0 	.word	0x200246d0
 80170f8:	200246d4 	.word	0x200246d4
 80170fc:	200277c0 	.word	0x200277c0

08017100 <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 8017100:	b590      	push	{r4, r7, lr}
 8017102:	b08d      	sub	sp, #52	@ 0x34
 8017104:	af04      	add	r7, sp, #16
 8017106:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 8017108:	2300      	movs	r3, #0
 801710a:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 801710c:	2300      	movs	r3, #0
 801710e:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 8017110:	687b      	ldr	r3, [r7, #4]
 8017112:	2b00      	cmp	r3, #0
 8017114:	d106      	bne.n	8017124 <tcp_process+0x24>
 8017116:	4b9d      	ldr	r3, [pc, #628]	@ (801738c <tcp_process+0x28c>)
 8017118:	f44f 7247 	mov.w	r2, #796	@ 0x31c
 801711c:	499c      	ldr	r1, [pc, #624]	@ (8017390 <tcp_process+0x290>)
 801711e:	489d      	ldr	r0, [pc, #628]	@ (8017394 <tcp_process+0x294>)
 8017120:	f007 f8b8 	bl	801e294 <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 8017124:	4b9c      	ldr	r3, [pc, #624]	@ (8017398 <tcp_process+0x298>)
 8017126:	781b      	ldrb	r3, [r3, #0]
 8017128:	f003 0304 	and.w	r3, r3, #4
 801712c:	2b00      	cmp	r3, #0
 801712e:	d04e      	beq.n	80171ce <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 8017130:	687b      	ldr	r3, [r7, #4]
 8017132:	7d1b      	ldrb	r3, [r3, #20]
 8017134:	2b02      	cmp	r3, #2
 8017136:	d108      	bne.n	801714a <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 8017138:	687b      	ldr	r3, [r7, #4]
 801713a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801713c:	4b97      	ldr	r3, [pc, #604]	@ (801739c <tcp_process+0x29c>)
 801713e:	681b      	ldr	r3, [r3, #0]
 8017140:	429a      	cmp	r2, r3
 8017142:	d123      	bne.n	801718c <tcp_process+0x8c>
        acceptable = 1;
 8017144:	2301      	movs	r3, #1
 8017146:	76fb      	strb	r3, [r7, #27]
 8017148:	e020      	b.n	801718c <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 801714a:	687b      	ldr	r3, [r7, #4]
 801714c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801714e:	4b94      	ldr	r3, [pc, #592]	@ (80173a0 <tcp_process+0x2a0>)
 8017150:	681b      	ldr	r3, [r3, #0]
 8017152:	429a      	cmp	r2, r3
 8017154:	d102      	bne.n	801715c <tcp_process+0x5c>
        acceptable = 1;
 8017156:	2301      	movs	r3, #1
 8017158:	76fb      	strb	r3, [r7, #27]
 801715a:	e017      	b.n	801718c <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 801715c:	4b90      	ldr	r3, [pc, #576]	@ (80173a0 <tcp_process+0x2a0>)
 801715e:	681a      	ldr	r2, [r3, #0]
 8017160:	687b      	ldr	r3, [r7, #4]
 8017162:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017164:	1ad3      	subs	r3, r2, r3
 8017166:	2b00      	cmp	r3, #0
 8017168:	db10      	blt.n	801718c <tcp_process+0x8c>
 801716a:	4b8d      	ldr	r3, [pc, #564]	@ (80173a0 <tcp_process+0x2a0>)
 801716c:	681a      	ldr	r2, [r3, #0]
 801716e:	687b      	ldr	r3, [r7, #4]
 8017170:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017172:	6879      	ldr	r1, [r7, #4]
 8017174:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8017176:	440b      	add	r3, r1
 8017178:	1ad3      	subs	r3, r2, r3
 801717a:	2b00      	cmp	r3, #0
 801717c:	dc06      	bgt.n	801718c <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 801717e:	687b      	ldr	r3, [r7, #4]
 8017180:	8b5b      	ldrh	r3, [r3, #26]
 8017182:	f043 0302 	orr.w	r3, r3, #2
 8017186:	b29a      	uxth	r2, r3
 8017188:	687b      	ldr	r3, [r7, #4]
 801718a:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 801718c:	7efb      	ldrb	r3, [r7, #27]
 801718e:	2b00      	cmp	r3, #0
 8017190:	d01b      	beq.n	80171ca <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 8017192:	687b      	ldr	r3, [r7, #4]
 8017194:	7d1b      	ldrb	r3, [r3, #20]
 8017196:	2b00      	cmp	r3, #0
 8017198:	d106      	bne.n	80171a8 <tcp_process+0xa8>
 801719a:	4b7c      	ldr	r3, [pc, #496]	@ (801738c <tcp_process+0x28c>)
 801719c:	f44f 724e 	mov.w	r2, #824	@ 0x338
 80171a0:	4980      	ldr	r1, [pc, #512]	@ (80173a4 <tcp_process+0x2a4>)
 80171a2:	487c      	ldr	r0, [pc, #496]	@ (8017394 <tcp_process+0x294>)
 80171a4:	f007 f876 	bl	801e294 <iprintf>
      recv_flags |= TF_RESET;
 80171a8:	4b7f      	ldr	r3, [pc, #508]	@ (80173a8 <tcp_process+0x2a8>)
 80171aa:	781b      	ldrb	r3, [r3, #0]
 80171ac:	f043 0308 	orr.w	r3, r3, #8
 80171b0:	b2da      	uxtb	r2, r3
 80171b2:	4b7d      	ldr	r3, [pc, #500]	@ (80173a8 <tcp_process+0x2a8>)
 80171b4:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 80171b6:	687b      	ldr	r3, [r7, #4]
 80171b8:	8b5b      	ldrh	r3, [r3, #26]
 80171ba:	f023 0301 	bic.w	r3, r3, #1
 80171be:	b29a      	uxth	r2, r3
 80171c0:	687b      	ldr	r3, [r7, #4]
 80171c2:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 80171c4:	f06f 030d 	mvn.w	r3, #13
 80171c8:	e37a      	b.n	80178c0 <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 80171ca:	2300      	movs	r3, #0
 80171cc:	e378      	b.n	80178c0 <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 80171ce:	4b72      	ldr	r3, [pc, #456]	@ (8017398 <tcp_process+0x298>)
 80171d0:	781b      	ldrb	r3, [r3, #0]
 80171d2:	f003 0302 	and.w	r3, r3, #2
 80171d6:	2b00      	cmp	r3, #0
 80171d8:	d010      	beq.n	80171fc <tcp_process+0xfc>
 80171da:	687b      	ldr	r3, [r7, #4]
 80171dc:	7d1b      	ldrb	r3, [r3, #20]
 80171de:	2b02      	cmp	r3, #2
 80171e0:	d00c      	beq.n	80171fc <tcp_process+0xfc>
 80171e2:	687b      	ldr	r3, [r7, #4]
 80171e4:	7d1b      	ldrb	r3, [r3, #20]
 80171e6:	2b03      	cmp	r3, #3
 80171e8:	d008      	beq.n	80171fc <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 80171ea:	687b      	ldr	r3, [r7, #4]
 80171ec:	8b5b      	ldrh	r3, [r3, #26]
 80171ee:	f043 0302 	orr.w	r3, r3, #2
 80171f2:	b29a      	uxth	r2, r3
 80171f4:	687b      	ldr	r3, [r7, #4]
 80171f6:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 80171f8:	2300      	movs	r3, #0
 80171fa:	e361      	b.n	80178c0 <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 80171fc:	687b      	ldr	r3, [r7, #4]
 80171fe:	8b5b      	ldrh	r3, [r3, #26]
 8017200:	f003 0310 	and.w	r3, r3, #16
 8017204:	2b00      	cmp	r3, #0
 8017206:	d103      	bne.n	8017210 <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 8017208:	4b68      	ldr	r3, [pc, #416]	@ (80173ac <tcp_process+0x2ac>)
 801720a:	681a      	ldr	r2, [r3, #0]
 801720c:	687b      	ldr	r3, [r7, #4]
 801720e:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 8017210:	687b      	ldr	r3, [r7, #4]
 8017212:	2200      	movs	r2, #0
 8017214:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
  pcb->persist_probe = 0;
 8017218:	687b      	ldr	r3, [r7, #4]
 801721a:	2200      	movs	r2, #0
 801721c:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a

  tcp_parseopt(pcb);
 8017220:	6878      	ldr	r0, [r7, #4]
 8017222:	f001 fc2b 	bl	8018a7c <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 8017226:	687b      	ldr	r3, [r7, #4]
 8017228:	7d1b      	ldrb	r3, [r3, #20]
 801722a:	3b02      	subs	r3, #2
 801722c:	2b07      	cmp	r3, #7
 801722e:	f200 8337 	bhi.w	80178a0 <tcp_process+0x7a0>
 8017232:	a201      	add	r2, pc, #4	@ (adr r2, 8017238 <tcp_process+0x138>)
 8017234:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017238:	08017259 	.word	0x08017259
 801723c:	08017489 	.word	0x08017489
 8017240:	08017601 	.word	0x08017601
 8017244:	0801762b 	.word	0x0801762b
 8017248:	0801774f 	.word	0x0801774f
 801724c:	08017601 	.word	0x08017601
 8017250:	080177db 	.word	0x080177db
 8017254:	0801786b 	.word	0x0801786b
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 8017258:	4b4f      	ldr	r3, [pc, #316]	@ (8017398 <tcp_process+0x298>)
 801725a:	781b      	ldrb	r3, [r3, #0]
 801725c:	f003 0310 	and.w	r3, r3, #16
 8017260:	2b00      	cmp	r3, #0
 8017262:	f000 80e4 	beq.w	801742e <tcp_process+0x32e>
 8017266:	4b4c      	ldr	r3, [pc, #304]	@ (8017398 <tcp_process+0x298>)
 8017268:	781b      	ldrb	r3, [r3, #0]
 801726a:	f003 0302 	and.w	r3, r3, #2
 801726e:	2b00      	cmp	r3, #0
 8017270:	f000 80dd 	beq.w	801742e <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 8017274:	687b      	ldr	r3, [r7, #4]
 8017276:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8017278:	1c5a      	adds	r2, r3, #1
 801727a:	4b48      	ldr	r3, [pc, #288]	@ (801739c <tcp_process+0x29c>)
 801727c:	681b      	ldr	r3, [r3, #0]
 801727e:	429a      	cmp	r2, r3
 8017280:	f040 80d5 	bne.w	801742e <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 8017284:	4b46      	ldr	r3, [pc, #280]	@ (80173a0 <tcp_process+0x2a0>)
 8017286:	681b      	ldr	r3, [r3, #0]
 8017288:	1c5a      	adds	r2, r3, #1
 801728a:	687b      	ldr	r3, [r7, #4]
 801728c:	625a      	str	r2, [r3, #36]	@ 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 801728e:	687b      	ldr	r3, [r7, #4]
 8017290:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8017292:	687b      	ldr	r3, [r7, #4]
 8017294:	62da      	str	r2, [r3, #44]	@ 0x2c
        pcb->lastack = ackno;
 8017296:	4b41      	ldr	r3, [pc, #260]	@ (801739c <tcp_process+0x29c>)
 8017298:	681a      	ldr	r2, [r3, #0]
 801729a:	687b      	ldr	r3, [r7, #4]
 801729c:	645a      	str	r2, [r3, #68]	@ 0x44
        pcb->snd_wnd = tcphdr->wnd;
 801729e:	4b44      	ldr	r3, [pc, #272]	@ (80173b0 <tcp_process+0x2b0>)
 80172a0:	681b      	ldr	r3, [r3, #0]
 80172a2:	89db      	ldrh	r3, [r3, #14]
 80172a4:	b29a      	uxth	r2, r3
 80172a6:	687b      	ldr	r3, [r7, #4]
 80172a8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 80172ac:	687b      	ldr	r3, [r7, #4]
 80172ae:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 80172b2:	687b      	ldr	r3, [r7, #4]
 80172b4:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 80172b8:	4b39      	ldr	r3, [pc, #228]	@ (80173a0 <tcp_process+0x2a0>)
 80172ba:	681b      	ldr	r3, [r3, #0]
 80172bc:	1e5a      	subs	r2, r3, #1
 80172be:	687b      	ldr	r3, [r7, #4]
 80172c0:	655a      	str	r2, [r3, #84]	@ 0x54
        pcb->state = ESTABLISHED;
 80172c2:	687b      	ldr	r3, [r7, #4]
 80172c4:	2204      	movs	r2, #4
 80172c6:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 80172c8:	687b      	ldr	r3, [r7, #4]
 80172ca:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 80172cc:	687b      	ldr	r3, [r7, #4]
 80172ce:	3304      	adds	r3, #4
 80172d0:	4618      	mov	r0, r3
 80172d2:	f004 fdc9 	bl	801be68 <ip4_route>
 80172d6:	4601      	mov	r1, r0
 80172d8:	687b      	ldr	r3, [r7, #4]
 80172da:	3304      	adds	r3, #4
 80172dc:	461a      	mov	r2, r3
 80172de:	4620      	mov	r0, r4
 80172e0:	f7ff f88c 	bl	80163fc <tcp_eff_send_mss_netif>
 80172e4:	4603      	mov	r3, r0
 80172e6:	461a      	mov	r2, r3
 80172e8:	687b      	ldr	r3, [r7, #4]
 80172ea:	865a      	strh	r2, [r3, #50]	@ 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 80172ec:	687b      	ldr	r3, [r7, #4]
 80172ee:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80172f0:	009a      	lsls	r2, r3, #2
 80172f2:	687b      	ldr	r3, [r7, #4]
 80172f4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80172f6:	005b      	lsls	r3, r3, #1
 80172f8:	f241 111c 	movw	r1, #4380	@ 0x111c
 80172fc:	428b      	cmp	r3, r1
 80172fe:	bf38      	it	cc
 8017300:	460b      	movcc	r3, r1
 8017302:	429a      	cmp	r2, r3
 8017304:	d204      	bcs.n	8017310 <tcp_process+0x210>
 8017306:	687b      	ldr	r3, [r7, #4]
 8017308:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801730a:	009b      	lsls	r3, r3, #2
 801730c:	b29b      	uxth	r3, r3
 801730e:	e00d      	b.n	801732c <tcp_process+0x22c>
 8017310:	687b      	ldr	r3, [r7, #4]
 8017312:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017314:	005b      	lsls	r3, r3, #1
 8017316:	f241 121c 	movw	r2, #4380	@ 0x111c
 801731a:	4293      	cmp	r3, r2
 801731c:	d904      	bls.n	8017328 <tcp_process+0x228>
 801731e:	687b      	ldr	r3, [r7, #4]
 8017320:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017322:	005b      	lsls	r3, r3, #1
 8017324:	b29b      	uxth	r3, r3
 8017326:	e001      	b.n	801732c <tcp_process+0x22c>
 8017328:	f241 131c 	movw	r3, #4380	@ 0x111c
 801732c:	687a      	ldr	r2, [r7, #4]
 801732e:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 8017332:	687b      	ldr	r3, [r7, #4]
 8017334:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8017338:	2b00      	cmp	r3, #0
 801733a:	d106      	bne.n	801734a <tcp_process+0x24a>
 801733c:	4b13      	ldr	r3, [pc, #76]	@ (801738c <tcp_process+0x28c>)
 801733e:	f44f 725b 	mov.w	r2, #876	@ 0x36c
 8017342:	491c      	ldr	r1, [pc, #112]	@ (80173b4 <tcp_process+0x2b4>)
 8017344:	4813      	ldr	r0, [pc, #76]	@ (8017394 <tcp_process+0x294>)
 8017346:	f006 ffa5 	bl	801e294 <iprintf>
        --pcb->snd_queuelen;
 801734a:	687b      	ldr	r3, [r7, #4]
 801734c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8017350:	3b01      	subs	r3, #1
 8017352:	b29a      	uxth	r2, r3
 8017354:	687b      	ldr	r3, [r7, #4]
 8017356:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 801735a:	687b      	ldr	r3, [r7, #4]
 801735c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801735e:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 8017360:	69fb      	ldr	r3, [r7, #28]
 8017362:	2b00      	cmp	r3, #0
 8017364:	d12a      	bne.n	80173bc <tcp_process+0x2bc>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 8017366:	687b      	ldr	r3, [r7, #4]
 8017368:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801736a:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 801736c:	69fb      	ldr	r3, [r7, #28]
 801736e:	2b00      	cmp	r3, #0
 8017370:	d106      	bne.n	8017380 <tcp_process+0x280>
 8017372:	4b06      	ldr	r3, [pc, #24]	@ (801738c <tcp_process+0x28c>)
 8017374:	f44f 725d 	mov.w	r2, #884	@ 0x374
 8017378:	490f      	ldr	r1, [pc, #60]	@ (80173b8 <tcp_process+0x2b8>)
 801737a:	4806      	ldr	r0, [pc, #24]	@ (8017394 <tcp_process+0x294>)
 801737c:	f006 ff8a 	bl	801e294 <iprintf>
          pcb->unsent = rseg->next;
 8017380:	69fb      	ldr	r3, [r7, #28]
 8017382:	681a      	ldr	r2, [r3, #0]
 8017384:	687b      	ldr	r3, [r7, #4]
 8017386:	66da      	str	r2, [r3, #108]	@ 0x6c
 8017388:	e01c      	b.n	80173c4 <tcp_process+0x2c4>
 801738a:	bf00      	nop
 801738c:	08020570 	.word	0x08020570
 8017390:	080207a8 	.word	0x080207a8
 8017394:	080205bc 	.word	0x080205bc
 8017398:	20027804 	.word	0x20027804
 801739c:	200277fc 	.word	0x200277fc
 80173a0:	200277f8 	.word	0x200277f8
 80173a4:	080207c4 	.word	0x080207c4
 80173a8:	20027805 	.word	0x20027805
 80173ac:	200277c0 	.word	0x200277c0
 80173b0:	200277e8 	.word	0x200277e8
 80173b4:	080207e4 	.word	0x080207e4
 80173b8:	080207fc 	.word	0x080207fc
        } else {
          pcb->unacked = rseg->next;
 80173bc:	69fb      	ldr	r3, [r7, #28]
 80173be:	681a      	ldr	r2, [r3, #0]
 80173c0:	687b      	ldr	r3, [r7, #4]
 80173c2:	671a      	str	r2, [r3, #112]	@ 0x70
        }
        tcp_seg_free(rseg);
 80173c4:	69f8      	ldr	r0, [r7, #28]
 80173c6:	f7fe fd22 	bl	8015e0e <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 80173ca:	687b      	ldr	r3, [r7, #4]
 80173cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80173ce:	2b00      	cmp	r3, #0
 80173d0:	d104      	bne.n	80173dc <tcp_process+0x2dc>
          pcb->rtime = -1;
 80173d2:	687b      	ldr	r3, [r7, #4]
 80173d4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80173d8:	861a      	strh	r2, [r3, #48]	@ 0x30
 80173da:	e006      	b.n	80173ea <tcp_process+0x2ea>
        } else {
          pcb->rtime = 0;
 80173dc:	687b      	ldr	r3, [r7, #4]
 80173de:	2200      	movs	r2, #0
 80173e0:	861a      	strh	r2, [r3, #48]	@ 0x30
          pcb->nrtx = 0;
 80173e2:	687b      	ldr	r3, [r7, #4]
 80173e4:	2200      	movs	r2, #0
 80173e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 80173ea:	687b      	ldr	r3, [r7, #4]
 80173ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80173f0:	2b00      	cmp	r3, #0
 80173f2:	d00a      	beq.n	801740a <tcp_process+0x30a>
 80173f4:	687b      	ldr	r3, [r7, #4]
 80173f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80173fa:	687a      	ldr	r2, [r7, #4]
 80173fc:	6910      	ldr	r0, [r2, #16]
 80173fe:	2200      	movs	r2, #0
 8017400:	6879      	ldr	r1, [r7, #4]
 8017402:	4798      	blx	r3
 8017404:	4603      	mov	r3, r0
 8017406:	76bb      	strb	r3, [r7, #26]
 8017408:	e001      	b.n	801740e <tcp_process+0x30e>
 801740a:	2300      	movs	r3, #0
 801740c:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 801740e:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8017412:	f113 0f0d 	cmn.w	r3, #13
 8017416:	d102      	bne.n	801741e <tcp_process+0x31e>
          return ERR_ABRT;
 8017418:	f06f 030c 	mvn.w	r3, #12
 801741c:	e250      	b.n	80178c0 <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 801741e:	687b      	ldr	r3, [r7, #4]
 8017420:	8b5b      	ldrh	r3, [r3, #26]
 8017422:	f043 0302 	orr.w	r3, r3, #2
 8017426:	b29a      	uxth	r2, r3
 8017428:	687b      	ldr	r3, [r7, #4]
 801742a:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 801742c:	e23a      	b.n	80178a4 <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 801742e:	4b98      	ldr	r3, [pc, #608]	@ (8017690 <tcp_process+0x590>)
 8017430:	781b      	ldrb	r3, [r3, #0]
 8017432:	f003 0310 	and.w	r3, r3, #16
 8017436:	2b00      	cmp	r3, #0
 8017438:	f000 8234 	beq.w	80178a4 <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801743c:	4b95      	ldr	r3, [pc, #596]	@ (8017694 <tcp_process+0x594>)
 801743e:	6819      	ldr	r1, [r3, #0]
 8017440:	4b95      	ldr	r3, [pc, #596]	@ (8017698 <tcp_process+0x598>)
 8017442:	881b      	ldrh	r3, [r3, #0]
 8017444:	461a      	mov	r2, r3
 8017446:	4b95      	ldr	r3, [pc, #596]	@ (801769c <tcp_process+0x59c>)
 8017448:	681b      	ldr	r3, [r3, #0]
 801744a:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801744c:	4b94      	ldr	r3, [pc, #592]	@ (80176a0 <tcp_process+0x5a0>)
 801744e:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8017450:	885b      	ldrh	r3, [r3, #2]
 8017452:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8017454:	4a92      	ldr	r2, [pc, #584]	@ (80176a0 <tcp_process+0x5a0>)
 8017456:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8017458:	8812      	ldrh	r2, [r2, #0]
 801745a:	b292      	uxth	r2, r2
 801745c:	9202      	str	r2, [sp, #8]
 801745e:	9301      	str	r3, [sp, #4]
 8017460:	4b90      	ldr	r3, [pc, #576]	@ (80176a4 <tcp_process+0x5a4>)
 8017462:	9300      	str	r3, [sp, #0]
 8017464:	4b90      	ldr	r3, [pc, #576]	@ (80176a8 <tcp_process+0x5a8>)
 8017466:	4602      	mov	r2, r0
 8017468:	6878      	ldr	r0, [r7, #4]
 801746a:	f002 fc7f 	bl	8019d6c <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 801746e:	687b      	ldr	r3, [r7, #4]
 8017470:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8017474:	2b05      	cmp	r3, #5
 8017476:	f200 8215 	bhi.w	80178a4 <tcp_process+0x7a4>
          pcb->rtime = 0;
 801747a:	687b      	ldr	r3, [r7, #4]
 801747c:	2200      	movs	r2, #0
 801747e:	861a      	strh	r2, [r3, #48]	@ 0x30
          tcp_rexmit_rto(pcb);
 8017480:	6878      	ldr	r0, [r7, #4]
 8017482:	f002 fa4b 	bl	801991c <tcp_rexmit_rto>
      break;
 8017486:	e20d      	b.n	80178a4 <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 8017488:	4b81      	ldr	r3, [pc, #516]	@ (8017690 <tcp_process+0x590>)
 801748a:	781b      	ldrb	r3, [r3, #0]
 801748c:	f003 0310 	and.w	r3, r3, #16
 8017490:	2b00      	cmp	r3, #0
 8017492:	f000 80a1 	beq.w	80175d8 <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8017496:	4b7f      	ldr	r3, [pc, #508]	@ (8017694 <tcp_process+0x594>)
 8017498:	681a      	ldr	r2, [r3, #0]
 801749a:	687b      	ldr	r3, [r7, #4]
 801749c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801749e:	1ad3      	subs	r3, r2, r3
 80174a0:	3b01      	subs	r3, #1
 80174a2:	2b00      	cmp	r3, #0
 80174a4:	db7e      	blt.n	80175a4 <tcp_process+0x4a4>
 80174a6:	4b7b      	ldr	r3, [pc, #492]	@ (8017694 <tcp_process+0x594>)
 80174a8:	681a      	ldr	r2, [r3, #0]
 80174aa:	687b      	ldr	r3, [r7, #4]
 80174ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80174ae:	1ad3      	subs	r3, r2, r3
 80174b0:	2b00      	cmp	r3, #0
 80174b2:	dc77      	bgt.n	80175a4 <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 80174b4:	687b      	ldr	r3, [r7, #4]
 80174b6:	2204      	movs	r2, #4
 80174b8:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 80174ba:	687b      	ldr	r3, [r7, #4]
 80174bc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80174be:	2b00      	cmp	r3, #0
 80174c0:	d102      	bne.n	80174c8 <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 80174c2:	23fa      	movs	r3, #250	@ 0xfa
 80174c4:	76bb      	strb	r3, [r7, #26]
 80174c6:	e01d      	b.n	8017504 <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 80174c8:	687b      	ldr	r3, [r7, #4]
 80174ca:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80174cc:	699b      	ldr	r3, [r3, #24]
 80174ce:	2b00      	cmp	r3, #0
 80174d0:	d106      	bne.n	80174e0 <tcp_process+0x3e0>
 80174d2:	4b76      	ldr	r3, [pc, #472]	@ (80176ac <tcp_process+0x5ac>)
 80174d4:	f44f 726a 	mov.w	r2, #936	@ 0x3a8
 80174d8:	4975      	ldr	r1, [pc, #468]	@ (80176b0 <tcp_process+0x5b0>)
 80174da:	4876      	ldr	r0, [pc, #472]	@ (80176b4 <tcp_process+0x5b4>)
 80174dc:	f006 feda 	bl	801e294 <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 80174e0:	687b      	ldr	r3, [r7, #4]
 80174e2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80174e4:	699b      	ldr	r3, [r3, #24]
 80174e6:	2b00      	cmp	r3, #0
 80174e8:	d00a      	beq.n	8017500 <tcp_process+0x400>
 80174ea:	687b      	ldr	r3, [r7, #4]
 80174ec:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80174ee:	699b      	ldr	r3, [r3, #24]
 80174f0:	687a      	ldr	r2, [r7, #4]
 80174f2:	6910      	ldr	r0, [r2, #16]
 80174f4:	2200      	movs	r2, #0
 80174f6:	6879      	ldr	r1, [r7, #4]
 80174f8:	4798      	blx	r3
 80174fa:	4603      	mov	r3, r0
 80174fc:	76bb      	strb	r3, [r7, #26]
 80174fe:	e001      	b.n	8017504 <tcp_process+0x404>
 8017500:	23f0      	movs	r3, #240	@ 0xf0
 8017502:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 8017504:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8017508:	2b00      	cmp	r3, #0
 801750a:	d00a      	beq.n	8017522 <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 801750c:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8017510:	f113 0f0d 	cmn.w	r3, #13
 8017514:	d002      	beq.n	801751c <tcp_process+0x41c>
              tcp_abort(pcb);
 8017516:	6878      	ldr	r0, [r7, #4]
 8017518:	f7fd ff8c 	bl	8015434 <tcp_abort>
            }
            return ERR_ABRT;
 801751c:	f06f 030c 	mvn.w	r3, #12
 8017520:	e1ce      	b.n	80178c0 <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 8017522:	6878      	ldr	r0, [r7, #4]
 8017524:	f000 fae0 	bl	8017ae8 <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 8017528:	4b63      	ldr	r3, [pc, #396]	@ (80176b8 <tcp_process+0x5b8>)
 801752a:	881b      	ldrh	r3, [r3, #0]
 801752c:	2b00      	cmp	r3, #0
 801752e:	d005      	beq.n	801753c <tcp_process+0x43c>
            recv_acked--;
 8017530:	4b61      	ldr	r3, [pc, #388]	@ (80176b8 <tcp_process+0x5b8>)
 8017532:	881b      	ldrh	r3, [r3, #0]
 8017534:	3b01      	subs	r3, #1
 8017536:	b29a      	uxth	r2, r3
 8017538:	4b5f      	ldr	r3, [pc, #380]	@ (80176b8 <tcp_process+0x5b8>)
 801753a:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 801753c:	687b      	ldr	r3, [r7, #4]
 801753e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017540:	009a      	lsls	r2, r3, #2
 8017542:	687b      	ldr	r3, [r7, #4]
 8017544:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017546:	005b      	lsls	r3, r3, #1
 8017548:	f241 111c 	movw	r1, #4380	@ 0x111c
 801754c:	428b      	cmp	r3, r1
 801754e:	bf38      	it	cc
 8017550:	460b      	movcc	r3, r1
 8017552:	429a      	cmp	r2, r3
 8017554:	d204      	bcs.n	8017560 <tcp_process+0x460>
 8017556:	687b      	ldr	r3, [r7, #4]
 8017558:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801755a:	009b      	lsls	r3, r3, #2
 801755c:	b29b      	uxth	r3, r3
 801755e:	e00d      	b.n	801757c <tcp_process+0x47c>
 8017560:	687b      	ldr	r3, [r7, #4]
 8017562:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017564:	005b      	lsls	r3, r3, #1
 8017566:	f241 121c 	movw	r2, #4380	@ 0x111c
 801756a:	4293      	cmp	r3, r2
 801756c:	d904      	bls.n	8017578 <tcp_process+0x478>
 801756e:	687b      	ldr	r3, [r7, #4]
 8017570:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017572:	005b      	lsls	r3, r3, #1
 8017574:	b29b      	uxth	r3, r3
 8017576:	e001      	b.n	801757c <tcp_process+0x47c>
 8017578:	f241 131c 	movw	r3, #4380	@ 0x111c
 801757c:	687a      	ldr	r2, [r7, #4]
 801757e:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 8017582:	4b4e      	ldr	r3, [pc, #312]	@ (80176bc <tcp_process+0x5bc>)
 8017584:	781b      	ldrb	r3, [r3, #0]
 8017586:	f003 0320 	and.w	r3, r3, #32
 801758a:	2b00      	cmp	r3, #0
 801758c:	d037      	beq.n	80175fe <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 801758e:	687b      	ldr	r3, [r7, #4]
 8017590:	8b5b      	ldrh	r3, [r3, #26]
 8017592:	f043 0302 	orr.w	r3, r3, #2
 8017596:	b29a      	uxth	r2, r3
 8017598:	687b      	ldr	r3, [r7, #4]
 801759a:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 801759c:	687b      	ldr	r3, [r7, #4]
 801759e:	2207      	movs	r2, #7
 80175a0:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 80175a2:	e02c      	b.n	80175fe <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80175a4:	4b3b      	ldr	r3, [pc, #236]	@ (8017694 <tcp_process+0x594>)
 80175a6:	6819      	ldr	r1, [r3, #0]
 80175a8:	4b3b      	ldr	r3, [pc, #236]	@ (8017698 <tcp_process+0x598>)
 80175aa:	881b      	ldrh	r3, [r3, #0]
 80175ac:	461a      	mov	r2, r3
 80175ae:	4b3b      	ldr	r3, [pc, #236]	@ (801769c <tcp_process+0x59c>)
 80175b0:	681b      	ldr	r3, [r3, #0]
 80175b2:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80175b4:	4b3a      	ldr	r3, [pc, #232]	@ (80176a0 <tcp_process+0x5a0>)
 80175b6:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80175b8:	885b      	ldrh	r3, [r3, #2]
 80175ba:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80175bc:	4a38      	ldr	r2, [pc, #224]	@ (80176a0 <tcp_process+0x5a0>)
 80175be:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80175c0:	8812      	ldrh	r2, [r2, #0]
 80175c2:	b292      	uxth	r2, r2
 80175c4:	9202      	str	r2, [sp, #8]
 80175c6:	9301      	str	r3, [sp, #4]
 80175c8:	4b36      	ldr	r3, [pc, #216]	@ (80176a4 <tcp_process+0x5a4>)
 80175ca:	9300      	str	r3, [sp, #0]
 80175cc:	4b36      	ldr	r3, [pc, #216]	@ (80176a8 <tcp_process+0x5a8>)
 80175ce:	4602      	mov	r2, r0
 80175d0:	6878      	ldr	r0, [r7, #4]
 80175d2:	f002 fbcb 	bl	8019d6c <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 80175d6:	e167      	b.n	80178a8 <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 80175d8:	4b2d      	ldr	r3, [pc, #180]	@ (8017690 <tcp_process+0x590>)
 80175da:	781b      	ldrb	r3, [r3, #0]
 80175dc:	f003 0302 	and.w	r3, r3, #2
 80175e0:	2b00      	cmp	r3, #0
 80175e2:	f000 8161 	beq.w	80178a8 <tcp_process+0x7a8>
 80175e6:	687b      	ldr	r3, [r7, #4]
 80175e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80175ea:	1e5a      	subs	r2, r3, #1
 80175ec:	4b2b      	ldr	r3, [pc, #172]	@ (801769c <tcp_process+0x59c>)
 80175ee:	681b      	ldr	r3, [r3, #0]
 80175f0:	429a      	cmp	r2, r3
 80175f2:	f040 8159 	bne.w	80178a8 <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 80175f6:	6878      	ldr	r0, [r7, #4]
 80175f8:	f002 f9b2 	bl	8019960 <tcp_rexmit>
      break;
 80175fc:	e154      	b.n	80178a8 <tcp_process+0x7a8>
 80175fe:	e153      	b.n	80178a8 <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 8017600:	6878      	ldr	r0, [r7, #4]
 8017602:	f000 fa71 	bl	8017ae8 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 8017606:	4b2d      	ldr	r3, [pc, #180]	@ (80176bc <tcp_process+0x5bc>)
 8017608:	781b      	ldrb	r3, [r3, #0]
 801760a:	f003 0320 	and.w	r3, r3, #32
 801760e:	2b00      	cmp	r3, #0
 8017610:	f000 814c 	beq.w	80178ac <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 8017614:	687b      	ldr	r3, [r7, #4]
 8017616:	8b5b      	ldrh	r3, [r3, #26]
 8017618:	f043 0302 	orr.w	r3, r3, #2
 801761c:	b29a      	uxth	r2, r3
 801761e:	687b      	ldr	r3, [r7, #4]
 8017620:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 8017622:	687b      	ldr	r3, [r7, #4]
 8017624:	2207      	movs	r2, #7
 8017626:	751a      	strb	r2, [r3, #20]
      }
      break;
 8017628:	e140      	b.n	80178ac <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 801762a:	6878      	ldr	r0, [r7, #4]
 801762c:	f000 fa5c 	bl	8017ae8 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8017630:	4b22      	ldr	r3, [pc, #136]	@ (80176bc <tcp_process+0x5bc>)
 8017632:	781b      	ldrb	r3, [r3, #0]
 8017634:	f003 0320 	and.w	r3, r3, #32
 8017638:	2b00      	cmp	r3, #0
 801763a:	d071      	beq.n	8017720 <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801763c:	4b14      	ldr	r3, [pc, #80]	@ (8017690 <tcp_process+0x590>)
 801763e:	781b      	ldrb	r3, [r3, #0]
 8017640:	f003 0310 	and.w	r3, r3, #16
 8017644:	2b00      	cmp	r3, #0
 8017646:	d060      	beq.n	801770a <tcp_process+0x60a>
 8017648:	687b      	ldr	r3, [r7, #4]
 801764a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801764c:	4b11      	ldr	r3, [pc, #68]	@ (8017694 <tcp_process+0x594>)
 801764e:	681b      	ldr	r3, [r3, #0]
 8017650:	429a      	cmp	r2, r3
 8017652:	d15a      	bne.n	801770a <tcp_process+0x60a>
            pcb->unsent == NULL) {
 8017654:	687b      	ldr	r3, [r7, #4]
 8017656:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8017658:	2b00      	cmp	r3, #0
 801765a:	d156      	bne.n	801770a <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 801765c:	687b      	ldr	r3, [r7, #4]
 801765e:	8b5b      	ldrh	r3, [r3, #26]
 8017660:	f043 0302 	orr.w	r3, r3, #2
 8017664:	b29a      	uxth	r2, r3
 8017666:	687b      	ldr	r3, [r7, #4]
 8017668:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 801766a:	6878      	ldr	r0, [r7, #4]
 801766c:	f7fe fdbc 	bl	80161e8 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 8017670:	4b13      	ldr	r3, [pc, #76]	@ (80176c0 <tcp_process+0x5c0>)
 8017672:	681b      	ldr	r3, [r3, #0]
 8017674:	687a      	ldr	r2, [r7, #4]
 8017676:	429a      	cmp	r2, r3
 8017678:	d105      	bne.n	8017686 <tcp_process+0x586>
 801767a:	4b11      	ldr	r3, [pc, #68]	@ (80176c0 <tcp_process+0x5c0>)
 801767c:	681b      	ldr	r3, [r3, #0]
 801767e:	68db      	ldr	r3, [r3, #12]
 8017680:	4a0f      	ldr	r2, [pc, #60]	@ (80176c0 <tcp_process+0x5c0>)
 8017682:	6013      	str	r3, [r2, #0]
 8017684:	e02e      	b.n	80176e4 <tcp_process+0x5e4>
 8017686:	4b0e      	ldr	r3, [pc, #56]	@ (80176c0 <tcp_process+0x5c0>)
 8017688:	681b      	ldr	r3, [r3, #0]
 801768a:	617b      	str	r3, [r7, #20]
 801768c:	e027      	b.n	80176de <tcp_process+0x5de>
 801768e:	bf00      	nop
 8017690:	20027804 	.word	0x20027804
 8017694:	200277fc 	.word	0x200277fc
 8017698:	20027802 	.word	0x20027802
 801769c:	200277f8 	.word	0x200277f8
 80176a0:	200277e8 	.word	0x200277e8
 80176a4:	200246d0 	.word	0x200246d0
 80176a8:	200246d4 	.word	0x200246d4
 80176ac:	08020570 	.word	0x08020570
 80176b0:	08020810 	.word	0x08020810
 80176b4:	080205bc 	.word	0x080205bc
 80176b8:	20027800 	.word	0x20027800
 80176bc:	20027805 	.word	0x20027805
 80176c0:	200277cc 	.word	0x200277cc
 80176c4:	697b      	ldr	r3, [r7, #20]
 80176c6:	68db      	ldr	r3, [r3, #12]
 80176c8:	687a      	ldr	r2, [r7, #4]
 80176ca:	429a      	cmp	r2, r3
 80176cc:	d104      	bne.n	80176d8 <tcp_process+0x5d8>
 80176ce:	687b      	ldr	r3, [r7, #4]
 80176d0:	68da      	ldr	r2, [r3, #12]
 80176d2:	697b      	ldr	r3, [r7, #20]
 80176d4:	60da      	str	r2, [r3, #12]
 80176d6:	e005      	b.n	80176e4 <tcp_process+0x5e4>
 80176d8:	697b      	ldr	r3, [r7, #20]
 80176da:	68db      	ldr	r3, [r3, #12]
 80176dc:	617b      	str	r3, [r7, #20]
 80176de:	697b      	ldr	r3, [r7, #20]
 80176e0:	2b00      	cmp	r3, #0
 80176e2:	d1ef      	bne.n	80176c4 <tcp_process+0x5c4>
 80176e4:	687b      	ldr	r3, [r7, #4]
 80176e6:	2200      	movs	r2, #0
 80176e8:	60da      	str	r2, [r3, #12]
 80176ea:	4b77      	ldr	r3, [pc, #476]	@ (80178c8 <tcp_process+0x7c8>)
 80176ec:	2201      	movs	r2, #1
 80176ee:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 80176f0:	687b      	ldr	r3, [r7, #4]
 80176f2:	220a      	movs	r2, #10
 80176f4:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 80176f6:	4b75      	ldr	r3, [pc, #468]	@ (80178cc <tcp_process+0x7cc>)
 80176f8:	681a      	ldr	r2, [r3, #0]
 80176fa:	687b      	ldr	r3, [r7, #4]
 80176fc:	60da      	str	r2, [r3, #12]
 80176fe:	4a73      	ldr	r2, [pc, #460]	@ (80178cc <tcp_process+0x7cc>)
 8017700:	687b      	ldr	r3, [r7, #4]
 8017702:	6013      	str	r3, [r2, #0]
 8017704:	f002 fcf4 	bl	801a0f0 <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 8017708:	e0d2      	b.n	80178b0 <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 801770a:	687b      	ldr	r3, [r7, #4]
 801770c:	8b5b      	ldrh	r3, [r3, #26]
 801770e:	f043 0302 	orr.w	r3, r3, #2
 8017712:	b29a      	uxth	r2, r3
 8017714:	687b      	ldr	r3, [r7, #4]
 8017716:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 8017718:	687b      	ldr	r3, [r7, #4]
 801771a:	2208      	movs	r2, #8
 801771c:	751a      	strb	r2, [r3, #20]
      break;
 801771e:	e0c7      	b.n	80178b0 <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8017720:	4b6b      	ldr	r3, [pc, #428]	@ (80178d0 <tcp_process+0x7d0>)
 8017722:	781b      	ldrb	r3, [r3, #0]
 8017724:	f003 0310 	and.w	r3, r3, #16
 8017728:	2b00      	cmp	r3, #0
 801772a:	f000 80c1 	beq.w	80178b0 <tcp_process+0x7b0>
 801772e:	687b      	ldr	r3, [r7, #4]
 8017730:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8017732:	4b68      	ldr	r3, [pc, #416]	@ (80178d4 <tcp_process+0x7d4>)
 8017734:	681b      	ldr	r3, [r3, #0]
 8017736:	429a      	cmp	r2, r3
 8017738:	f040 80ba 	bne.w	80178b0 <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 801773c:	687b      	ldr	r3, [r7, #4]
 801773e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8017740:	2b00      	cmp	r3, #0
 8017742:	f040 80b5 	bne.w	80178b0 <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 8017746:	687b      	ldr	r3, [r7, #4]
 8017748:	2206      	movs	r2, #6
 801774a:	751a      	strb	r2, [r3, #20]
      break;
 801774c:	e0b0      	b.n	80178b0 <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 801774e:	6878      	ldr	r0, [r7, #4]
 8017750:	f000 f9ca 	bl	8017ae8 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8017754:	4b60      	ldr	r3, [pc, #384]	@ (80178d8 <tcp_process+0x7d8>)
 8017756:	781b      	ldrb	r3, [r3, #0]
 8017758:	f003 0320 	and.w	r3, r3, #32
 801775c:	2b00      	cmp	r3, #0
 801775e:	f000 80a9 	beq.w	80178b4 <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 8017762:	687b      	ldr	r3, [r7, #4]
 8017764:	8b5b      	ldrh	r3, [r3, #26]
 8017766:	f043 0302 	orr.w	r3, r3, #2
 801776a:	b29a      	uxth	r2, r3
 801776c:	687b      	ldr	r3, [r7, #4]
 801776e:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 8017770:	6878      	ldr	r0, [r7, #4]
 8017772:	f7fe fd39 	bl	80161e8 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8017776:	4b59      	ldr	r3, [pc, #356]	@ (80178dc <tcp_process+0x7dc>)
 8017778:	681b      	ldr	r3, [r3, #0]
 801777a:	687a      	ldr	r2, [r7, #4]
 801777c:	429a      	cmp	r2, r3
 801777e:	d105      	bne.n	801778c <tcp_process+0x68c>
 8017780:	4b56      	ldr	r3, [pc, #344]	@ (80178dc <tcp_process+0x7dc>)
 8017782:	681b      	ldr	r3, [r3, #0]
 8017784:	68db      	ldr	r3, [r3, #12]
 8017786:	4a55      	ldr	r2, [pc, #340]	@ (80178dc <tcp_process+0x7dc>)
 8017788:	6013      	str	r3, [r2, #0]
 801778a:	e013      	b.n	80177b4 <tcp_process+0x6b4>
 801778c:	4b53      	ldr	r3, [pc, #332]	@ (80178dc <tcp_process+0x7dc>)
 801778e:	681b      	ldr	r3, [r3, #0]
 8017790:	613b      	str	r3, [r7, #16]
 8017792:	e00c      	b.n	80177ae <tcp_process+0x6ae>
 8017794:	693b      	ldr	r3, [r7, #16]
 8017796:	68db      	ldr	r3, [r3, #12]
 8017798:	687a      	ldr	r2, [r7, #4]
 801779a:	429a      	cmp	r2, r3
 801779c:	d104      	bne.n	80177a8 <tcp_process+0x6a8>
 801779e:	687b      	ldr	r3, [r7, #4]
 80177a0:	68da      	ldr	r2, [r3, #12]
 80177a2:	693b      	ldr	r3, [r7, #16]
 80177a4:	60da      	str	r2, [r3, #12]
 80177a6:	e005      	b.n	80177b4 <tcp_process+0x6b4>
 80177a8:	693b      	ldr	r3, [r7, #16]
 80177aa:	68db      	ldr	r3, [r3, #12]
 80177ac:	613b      	str	r3, [r7, #16]
 80177ae:	693b      	ldr	r3, [r7, #16]
 80177b0:	2b00      	cmp	r3, #0
 80177b2:	d1ef      	bne.n	8017794 <tcp_process+0x694>
 80177b4:	687b      	ldr	r3, [r7, #4]
 80177b6:	2200      	movs	r2, #0
 80177b8:	60da      	str	r2, [r3, #12]
 80177ba:	4b43      	ldr	r3, [pc, #268]	@ (80178c8 <tcp_process+0x7c8>)
 80177bc:	2201      	movs	r2, #1
 80177be:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 80177c0:	687b      	ldr	r3, [r7, #4]
 80177c2:	220a      	movs	r2, #10
 80177c4:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 80177c6:	4b41      	ldr	r3, [pc, #260]	@ (80178cc <tcp_process+0x7cc>)
 80177c8:	681a      	ldr	r2, [r3, #0]
 80177ca:	687b      	ldr	r3, [r7, #4]
 80177cc:	60da      	str	r2, [r3, #12]
 80177ce:	4a3f      	ldr	r2, [pc, #252]	@ (80178cc <tcp_process+0x7cc>)
 80177d0:	687b      	ldr	r3, [r7, #4]
 80177d2:	6013      	str	r3, [r2, #0]
 80177d4:	f002 fc8c 	bl	801a0f0 <tcp_timer_needed>
      }
      break;
 80177d8:	e06c      	b.n	80178b4 <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 80177da:	6878      	ldr	r0, [r7, #4]
 80177dc:	f000 f984 	bl	8017ae8 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 80177e0:	4b3b      	ldr	r3, [pc, #236]	@ (80178d0 <tcp_process+0x7d0>)
 80177e2:	781b      	ldrb	r3, [r3, #0]
 80177e4:	f003 0310 	and.w	r3, r3, #16
 80177e8:	2b00      	cmp	r3, #0
 80177ea:	d065      	beq.n	80178b8 <tcp_process+0x7b8>
 80177ec:	687b      	ldr	r3, [r7, #4]
 80177ee:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80177f0:	4b38      	ldr	r3, [pc, #224]	@ (80178d4 <tcp_process+0x7d4>)
 80177f2:	681b      	ldr	r3, [r3, #0]
 80177f4:	429a      	cmp	r2, r3
 80177f6:	d15f      	bne.n	80178b8 <tcp_process+0x7b8>
 80177f8:	687b      	ldr	r3, [r7, #4]
 80177fa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80177fc:	2b00      	cmp	r3, #0
 80177fe:	d15b      	bne.n	80178b8 <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 8017800:	6878      	ldr	r0, [r7, #4]
 8017802:	f7fe fcf1 	bl	80161e8 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8017806:	4b35      	ldr	r3, [pc, #212]	@ (80178dc <tcp_process+0x7dc>)
 8017808:	681b      	ldr	r3, [r3, #0]
 801780a:	687a      	ldr	r2, [r7, #4]
 801780c:	429a      	cmp	r2, r3
 801780e:	d105      	bne.n	801781c <tcp_process+0x71c>
 8017810:	4b32      	ldr	r3, [pc, #200]	@ (80178dc <tcp_process+0x7dc>)
 8017812:	681b      	ldr	r3, [r3, #0]
 8017814:	68db      	ldr	r3, [r3, #12]
 8017816:	4a31      	ldr	r2, [pc, #196]	@ (80178dc <tcp_process+0x7dc>)
 8017818:	6013      	str	r3, [r2, #0]
 801781a:	e013      	b.n	8017844 <tcp_process+0x744>
 801781c:	4b2f      	ldr	r3, [pc, #188]	@ (80178dc <tcp_process+0x7dc>)
 801781e:	681b      	ldr	r3, [r3, #0]
 8017820:	60fb      	str	r3, [r7, #12]
 8017822:	e00c      	b.n	801783e <tcp_process+0x73e>
 8017824:	68fb      	ldr	r3, [r7, #12]
 8017826:	68db      	ldr	r3, [r3, #12]
 8017828:	687a      	ldr	r2, [r7, #4]
 801782a:	429a      	cmp	r2, r3
 801782c:	d104      	bne.n	8017838 <tcp_process+0x738>
 801782e:	687b      	ldr	r3, [r7, #4]
 8017830:	68da      	ldr	r2, [r3, #12]
 8017832:	68fb      	ldr	r3, [r7, #12]
 8017834:	60da      	str	r2, [r3, #12]
 8017836:	e005      	b.n	8017844 <tcp_process+0x744>
 8017838:	68fb      	ldr	r3, [r7, #12]
 801783a:	68db      	ldr	r3, [r3, #12]
 801783c:	60fb      	str	r3, [r7, #12]
 801783e:	68fb      	ldr	r3, [r7, #12]
 8017840:	2b00      	cmp	r3, #0
 8017842:	d1ef      	bne.n	8017824 <tcp_process+0x724>
 8017844:	687b      	ldr	r3, [r7, #4]
 8017846:	2200      	movs	r2, #0
 8017848:	60da      	str	r2, [r3, #12]
 801784a:	4b1f      	ldr	r3, [pc, #124]	@ (80178c8 <tcp_process+0x7c8>)
 801784c:	2201      	movs	r2, #1
 801784e:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8017850:	687b      	ldr	r3, [r7, #4]
 8017852:	220a      	movs	r2, #10
 8017854:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8017856:	4b1d      	ldr	r3, [pc, #116]	@ (80178cc <tcp_process+0x7cc>)
 8017858:	681a      	ldr	r2, [r3, #0]
 801785a:	687b      	ldr	r3, [r7, #4]
 801785c:	60da      	str	r2, [r3, #12]
 801785e:	4a1b      	ldr	r2, [pc, #108]	@ (80178cc <tcp_process+0x7cc>)
 8017860:	687b      	ldr	r3, [r7, #4]
 8017862:	6013      	str	r3, [r2, #0]
 8017864:	f002 fc44 	bl	801a0f0 <tcp_timer_needed>
      }
      break;
 8017868:	e026      	b.n	80178b8 <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 801786a:	6878      	ldr	r0, [r7, #4]
 801786c:	f000 f93c 	bl	8017ae8 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8017870:	4b17      	ldr	r3, [pc, #92]	@ (80178d0 <tcp_process+0x7d0>)
 8017872:	781b      	ldrb	r3, [r3, #0]
 8017874:	f003 0310 	and.w	r3, r3, #16
 8017878:	2b00      	cmp	r3, #0
 801787a:	d01f      	beq.n	80178bc <tcp_process+0x7bc>
 801787c:	687b      	ldr	r3, [r7, #4]
 801787e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8017880:	4b14      	ldr	r3, [pc, #80]	@ (80178d4 <tcp_process+0x7d4>)
 8017882:	681b      	ldr	r3, [r3, #0]
 8017884:	429a      	cmp	r2, r3
 8017886:	d119      	bne.n	80178bc <tcp_process+0x7bc>
 8017888:	687b      	ldr	r3, [r7, #4]
 801788a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801788c:	2b00      	cmp	r3, #0
 801788e:	d115      	bne.n	80178bc <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 8017890:	4b11      	ldr	r3, [pc, #68]	@ (80178d8 <tcp_process+0x7d8>)
 8017892:	781b      	ldrb	r3, [r3, #0]
 8017894:	f043 0310 	orr.w	r3, r3, #16
 8017898:	b2da      	uxtb	r2, r3
 801789a:	4b0f      	ldr	r3, [pc, #60]	@ (80178d8 <tcp_process+0x7d8>)
 801789c:	701a      	strb	r2, [r3, #0]
      }
      break;
 801789e:	e00d      	b.n	80178bc <tcp_process+0x7bc>
    default:
      break;
 80178a0:	bf00      	nop
 80178a2:	e00c      	b.n	80178be <tcp_process+0x7be>
      break;
 80178a4:	bf00      	nop
 80178a6:	e00a      	b.n	80178be <tcp_process+0x7be>
      break;
 80178a8:	bf00      	nop
 80178aa:	e008      	b.n	80178be <tcp_process+0x7be>
      break;
 80178ac:	bf00      	nop
 80178ae:	e006      	b.n	80178be <tcp_process+0x7be>
      break;
 80178b0:	bf00      	nop
 80178b2:	e004      	b.n	80178be <tcp_process+0x7be>
      break;
 80178b4:	bf00      	nop
 80178b6:	e002      	b.n	80178be <tcp_process+0x7be>
      break;
 80178b8:	bf00      	nop
 80178ba:	e000      	b.n	80178be <tcp_process+0x7be>
      break;
 80178bc:	bf00      	nop
  }
  return ERR_OK;
 80178be:	2300      	movs	r3, #0
}
 80178c0:	4618      	mov	r0, r3
 80178c2:	3724      	adds	r7, #36	@ 0x24
 80178c4:	46bd      	mov	sp, r7
 80178c6:	bd90      	pop	{r4, r7, pc}
 80178c8:	200277d4 	.word	0x200277d4
 80178cc:	200277d0 	.word	0x200277d0
 80178d0:	20027804 	.word	0x20027804
 80178d4:	200277fc 	.word	0x200277fc
 80178d8:	20027805 	.word	0x20027805
 80178dc:	200277cc 	.word	0x200277cc

080178e0 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 80178e0:	b590      	push	{r4, r7, lr}
 80178e2:	b085      	sub	sp, #20
 80178e4:	af00      	add	r7, sp, #0
 80178e6:	6078      	str	r0, [r7, #4]
 80178e8:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 80178ea:	687b      	ldr	r3, [r7, #4]
 80178ec:	2b00      	cmp	r3, #0
 80178ee:	d106      	bne.n	80178fe <tcp_oos_insert_segment+0x1e>
 80178f0:	4b3b      	ldr	r3, [pc, #236]	@ (80179e0 <tcp_oos_insert_segment+0x100>)
 80178f2:	f240 421f 	movw	r2, #1055	@ 0x41f
 80178f6:	493b      	ldr	r1, [pc, #236]	@ (80179e4 <tcp_oos_insert_segment+0x104>)
 80178f8:	483b      	ldr	r0, [pc, #236]	@ (80179e8 <tcp_oos_insert_segment+0x108>)
 80178fa:	f006 fccb 	bl	801e294 <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 80178fe:	687b      	ldr	r3, [r7, #4]
 8017900:	68db      	ldr	r3, [r3, #12]
 8017902:	899b      	ldrh	r3, [r3, #12]
 8017904:	b29b      	uxth	r3, r3
 8017906:	4618      	mov	r0, r3
 8017908:	f7fb fc02 	bl	8013110 <lwip_htons>
 801790c:	4603      	mov	r3, r0
 801790e:	b2db      	uxtb	r3, r3
 8017910:	f003 0301 	and.w	r3, r3, #1
 8017914:	2b00      	cmp	r3, #0
 8017916:	d028      	beq.n	801796a <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 8017918:	6838      	ldr	r0, [r7, #0]
 801791a:	f7fe fa63 	bl	8015de4 <tcp_segs_free>
    next = NULL;
 801791e:	2300      	movs	r3, #0
 8017920:	603b      	str	r3, [r7, #0]
 8017922:	e056      	b.n	80179d2 <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8017924:	683b      	ldr	r3, [r7, #0]
 8017926:	68db      	ldr	r3, [r3, #12]
 8017928:	899b      	ldrh	r3, [r3, #12]
 801792a:	b29b      	uxth	r3, r3
 801792c:	4618      	mov	r0, r3
 801792e:	f7fb fbef 	bl	8013110 <lwip_htons>
 8017932:	4603      	mov	r3, r0
 8017934:	b2db      	uxtb	r3, r3
 8017936:	f003 0301 	and.w	r3, r3, #1
 801793a:	2b00      	cmp	r3, #0
 801793c:	d00d      	beq.n	801795a <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 801793e:	687b      	ldr	r3, [r7, #4]
 8017940:	68db      	ldr	r3, [r3, #12]
 8017942:	899b      	ldrh	r3, [r3, #12]
 8017944:	b29c      	uxth	r4, r3
 8017946:	2001      	movs	r0, #1
 8017948:	f7fb fbe2 	bl	8013110 <lwip_htons>
 801794c:	4603      	mov	r3, r0
 801794e:	461a      	mov	r2, r3
 8017950:	687b      	ldr	r3, [r7, #4]
 8017952:	68db      	ldr	r3, [r3, #12]
 8017954:	4322      	orrs	r2, r4
 8017956:	b292      	uxth	r2, r2
 8017958:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 801795a:	683b      	ldr	r3, [r7, #0]
 801795c:	60fb      	str	r3, [r7, #12]
      next = next->next;
 801795e:	683b      	ldr	r3, [r7, #0]
 8017960:	681b      	ldr	r3, [r3, #0]
 8017962:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 8017964:	68f8      	ldr	r0, [r7, #12]
 8017966:	f7fe fa52 	bl	8015e0e <tcp_seg_free>
    while (next &&
 801796a:	683b      	ldr	r3, [r7, #0]
 801796c:	2b00      	cmp	r3, #0
 801796e:	d00e      	beq.n	801798e <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 8017970:	687b      	ldr	r3, [r7, #4]
 8017972:	891b      	ldrh	r3, [r3, #8]
 8017974:	461a      	mov	r2, r3
 8017976:	4b1d      	ldr	r3, [pc, #116]	@ (80179ec <tcp_oos_insert_segment+0x10c>)
 8017978:	681b      	ldr	r3, [r3, #0]
 801797a:	441a      	add	r2, r3
 801797c:	683b      	ldr	r3, [r7, #0]
 801797e:	68db      	ldr	r3, [r3, #12]
 8017980:	685b      	ldr	r3, [r3, #4]
 8017982:	6839      	ldr	r1, [r7, #0]
 8017984:	8909      	ldrh	r1, [r1, #8]
 8017986:	440b      	add	r3, r1
 8017988:	1ad3      	subs	r3, r2, r3
    while (next &&
 801798a:	2b00      	cmp	r3, #0
 801798c:	daca      	bge.n	8017924 <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 801798e:	683b      	ldr	r3, [r7, #0]
 8017990:	2b00      	cmp	r3, #0
 8017992:	d01e      	beq.n	80179d2 <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 8017994:	687b      	ldr	r3, [r7, #4]
 8017996:	891b      	ldrh	r3, [r3, #8]
 8017998:	461a      	mov	r2, r3
 801799a:	4b14      	ldr	r3, [pc, #80]	@ (80179ec <tcp_oos_insert_segment+0x10c>)
 801799c:	681b      	ldr	r3, [r3, #0]
 801799e:	441a      	add	r2, r3
 80179a0:	683b      	ldr	r3, [r7, #0]
 80179a2:	68db      	ldr	r3, [r3, #12]
 80179a4:	685b      	ldr	r3, [r3, #4]
 80179a6:	1ad3      	subs	r3, r2, r3
    if (next &&
 80179a8:	2b00      	cmp	r3, #0
 80179aa:	dd12      	ble.n	80179d2 <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 80179ac:	683b      	ldr	r3, [r7, #0]
 80179ae:	68db      	ldr	r3, [r3, #12]
 80179b0:	685b      	ldr	r3, [r3, #4]
 80179b2:	b29a      	uxth	r2, r3
 80179b4:	4b0d      	ldr	r3, [pc, #52]	@ (80179ec <tcp_oos_insert_segment+0x10c>)
 80179b6:	681b      	ldr	r3, [r3, #0]
 80179b8:	b29b      	uxth	r3, r3
 80179ba:	1ad3      	subs	r3, r2, r3
 80179bc:	b29a      	uxth	r2, r3
 80179be:	687b      	ldr	r3, [r7, #4]
 80179c0:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 80179c2:	687b      	ldr	r3, [r7, #4]
 80179c4:	685a      	ldr	r2, [r3, #4]
 80179c6:	687b      	ldr	r3, [r7, #4]
 80179c8:	891b      	ldrh	r3, [r3, #8]
 80179ca:	4619      	mov	r1, r3
 80179cc:	4610      	mov	r0, r2
 80179ce:	f7fc fe07 	bl	80145e0 <pbuf_realloc>
    }
  }
  cseg->next = next;
 80179d2:	687b      	ldr	r3, [r7, #4]
 80179d4:	683a      	ldr	r2, [r7, #0]
 80179d6:	601a      	str	r2, [r3, #0]
}
 80179d8:	bf00      	nop
 80179da:	3714      	adds	r7, #20
 80179dc:	46bd      	mov	sp, r7
 80179de:	bd90      	pop	{r4, r7, pc}
 80179e0:	08020570 	.word	0x08020570
 80179e4:	08020830 	.word	0x08020830
 80179e8:	080205bc 	.word	0x080205bc
 80179ec:	200277f8 	.word	0x200277f8

080179f0 <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 80179f0:	b5b0      	push	{r4, r5, r7, lr}
 80179f2:	b086      	sub	sp, #24
 80179f4:	af00      	add	r7, sp, #0
 80179f6:	60f8      	str	r0, [r7, #12]
 80179f8:	60b9      	str	r1, [r7, #8]
 80179fa:	607a      	str	r2, [r7, #4]
 80179fc:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 80179fe:	e03e      	b.n	8017a7e <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 8017a00:	68bb      	ldr	r3, [r7, #8]
 8017a02:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 8017a04:	68bb      	ldr	r3, [r7, #8]
 8017a06:	681b      	ldr	r3, [r3, #0]
 8017a08:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 8017a0a:	697b      	ldr	r3, [r7, #20]
 8017a0c:	685b      	ldr	r3, [r3, #4]
 8017a0e:	4618      	mov	r0, r3
 8017a10:	f7fc fffa 	bl	8014a08 <pbuf_clen>
 8017a14:	4603      	mov	r3, r0
 8017a16:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 8017a18:	68fb      	ldr	r3, [r7, #12]
 8017a1a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8017a1e:	8a7a      	ldrh	r2, [r7, #18]
 8017a20:	429a      	cmp	r2, r3
 8017a22:	d906      	bls.n	8017a32 <tcp_free_acked_segments+0x42>
 8017a24:	4b2a      	ldr	r3, [pc, #168]	@ (8017ad0 <tcp_free_acked_segments+0xe0>)
 8017a26:	f240 4257 	movw	r2, #1111	@ 0x457
 8017a2a:	492a      	ldr	r1, [pc, #168]	@ (8017ad4 <tcp_free_acked_segments+0xe4>)
 8017a2c:	482a      	ldr	r0, [pc, #168]	@ (8017ad8 <tcp_free_acked_segments+0xe8>)
 8017a2e:	f006 fc31 	bl	801e294 <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 8017a32:	68fb      	ldr	r3, [r7, #12]
 8017a34:	f8b3 2066 	ldrh.w	r2, [r3, #102]	@ 0x66
 8017a38:	8a7b      	ldrh	r3, [r7, #18]
 8017a3a:	1ad3      	subs	r3, r2, r3
 8017a3c:	b29a      	uxth	r2, r3
 8017a3e:	68fb      	ldr	r3, [r7, #12]
 8017a40:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 8017a44:	697b      	ldr	r3, [r7, #20]
 8017a46:	891a      	ldrh	r2, [r3, #8]
 8017a48:	4b24      	ldr	r3, [pc, #144]	@ (8017adc <tcp_free_acked_segments+0xec>)
 8017a4a:	881b      	ldrh	r3, [r3, #0]
 8017a4c:	4413      	add	r3, r2
 8017a4e:	b29a      	uxth	r2, r3
 8017a50:	4b22      	ldr	r3, [pc, #136]	@ (8017adc <tcp_free_acked_segments+0xec>)
 8017a52:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 8017a54:	6978      	ldr	r0, [r7, #20]
 8017a56:	f7fe f9da 	bl	8015e0e <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 8017a5a:	68fb      	ldr	r3, [r7, #12]
 8017a5c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8017a60:	2b00      	cmp	r3, #0
 8017a62:	d00c      	beq.n	8017a7e <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 8017a64:	68bb      	ldr	r3, [r7, #8]
 8017a66:	2b00      	cmp	r3, #0
 8017a68:	d109      	bne.n	8017a7e <tcp_free_acked_segments+0x8e>
 8017a6a:	683b      	ldr	r3, [r7, #0]
 8017a6c:	2b00      	cmp	r3, #0
 8017a6e:	d106      	bne.n	8017a7e <tcp_free_acked_segments+0x8e>
 8017a70:	4b17      	ldr	r3, [pc, #92]	@ (8017ad0 <tcp_free_acked_segments+0xe0>)
 8017a72:	f240 4261 	movw	r2, #1121	@ 0x461
 8017a76:	491a      	ldr	r1, [pc, #104]	@ (8017ae0 <tcp_free_acked_segments+0xf0>)
 8017a78:	4817      	ldr	r0, [pc, #92]	@ (8017ad8 <tcp_free_acked_segments+0xe8>)
 8017a7a:	f006 fc0b 	bl	801e294 <iprintf>
  while (seg_list != NULL &&
 8017a7e:	68bb      	ldr	r3, [r7, #8]
 8017a80:	2b00      	cmp	r3, #0
 8017a82:	d020      	beq.n	8017ac6 <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 8017a84:	68bb      	ldr	r3, [r7, #8]
 8017a86:	68db      	ldr	r3, [r3, #12]
 8017a88:	685b      	ldr	r3, [r3, #4]
 8017a8a:	4618      	mov	r0, r3
 8017a8c:	f7fb fb56 	bl	801313c <lwip_htonl>
 8017a90:	4604      	mov	r4, r0
 8017a92:	68bb      	ldr	r3, [r7, #8]
 8017a94:	891b      	ldrh	r3, [r3, #8]
 8017a96:	461d      	mov	r5, r3
 8017a98:	68bb      	ldr	r3, [r7, #8]
 8017a9a:	68db      	ldr	r3, [r3, #12]
 8017a9c:	899b      	ldrh	r3, [r3, #12]
 8017a9e:	b29b      	uxth	r3, r3
 8017aa0:	4618      	mov	r0, r3
 8017aa2:	f7fb fb35 	bl	8013110 <lwip_htons>
 8017aa6:	4603      	mov	r3, r0
 8017aa8:	b2db      	uxtb	r3, r3
 8017aaa:	f003 0303 	and.w	r3, r3, #3
 8017aae:	2b00      	cmp	r3, #0
 8017ab0:	d001      	beq.n	8017ab6 <tcp_free_acked_segments+0xc6>
 8017ab2:	2301      	movs	r3, #1
 8017ab4:	e000      	b.n	8017ab8 <tcp_free_acked_segments+0xc8>
 8017ab6:	2300      	movs	r3, #0
 8017ab8:	442b      	add	r3, r5
 8017aba:	18e2      	adds	r2, r4, r3
 8017abc:	4b09      	ldr	r3, [pc, #36]	@ (8017ae4 <tcp_free_acked_segments+0xf4>)
 8017abe:	681b      	ldr	r3, [r3, #0]
 8017ac0:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 8017ac2:	2b00      	cmp	r3, #0
 8017ac4:	dd9c      	ble.n	8017a00 <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 8017ac6:	68bb      	ldr	r3, [r7, #8]
}
 8017ac8:	4618      	mov	r0, r3
 8017aca:	3718      	adds	r7, #24
 8017acc:	46bd      	mov	sp, r7
 8017ace:	bdb0      	pop	{r4, r5, r7, pc}
 8017ad0:	08020570 	.word	0x08020570
 8017ad4:	08020858 	.word	0x08020858
 8017ad8:	080205bc 	.word	0x080205bc
 8017adc:	20027800 	.word	0x20027800
 8017ae0:	08020880 	.word	0x08020880
 8017ae4:	200277fc 	.word	0x200277fc

08017ae8 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 8017ae8:	b5b0      	push	{r4, r5, r7, lr}
 8017aea:	b094      	sub	sp, #80	@ 0x50
 8017aec:	af00      	add	r7, sp, #0
 8017aee:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 8017af0:	2300      	movs	r3, #0
 8017af2:	64bb      	str	r3, [r7, #72]	@ 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 8017af4:	687b      	ldr	r3, [r7, #4]
 8017af6:	2b00      	cmp	r3, #0
 8017af8:	d106      	bne.n	8017b08 <tcp_receive+0x20>
 8017afa:	4b91      	ldr	r3, [pc, #580]	@ (8017d40 <tcp_receive+0x258>)
 8017afc:	f240 427b 	movw	r2, #1147	@ 0x47b
 8017b00:	4990      	ldr	r1, [pc, #576]	@ (8017d44 <tcp_receive+0x25c>)
 8017b02:	4891      	ldr	r0, [pc, #580]	@ (8017d48 <tcp_receive+0x260>)
 8017b04:	f006 fbc6 	bl	801e294 <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 8017b08:	687b      	ldr	r3, [r7, #4]
 8017b0a:	7d1b      	ldrb	r3, [r3, #20]
 8017b0c:	2b03      	cmp	r3, #3
 8017b0e:	d806      	bhi.n	8017b1e <tcp_receive+0x36>
 8017b10:	4b8b      	ldr	r3, [pc, #556]	@ (8017d40 <tcp_receive+0x258>)
 8017b12:	f240 427c 	movw	r2, #1148	@ 0x47c
 8017b16:	498d      	ldr	r1, [pc, #564]	@ (8017d4c <tcp_receive+0x264>)
 8017b18:	488b      	ldr	r0, [pc, #556]	@ (8017d48 <tcp_receive+0x260>)
 8017b1a:	f006 fbbb 	bl	801e294 <iprintf>

  if (flags & TCP_ACK) {
 8017b1e:	4b8c      	ldr	r3, [pc, #560]	@ (8017d50 <tcp_receive+0x268>)
 8017b20:	781b      	ldrb	r3, [r3, #0]
 8017b22:	f003 0310 	and.w	r3, r3, #16
 8017b26:	2b00      	cmp	r3, #0
 8017b28:	f000 8264 	beq.w	8017ff4 <tcp_receive+0x50c>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 8017b2c:	687b      	ldr	r3, [r7, #4]
 8017b2e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8017b32:	461a      	mov	r2, r3
 8017b34:	687b      	ldr	r3, [r7, #4]
 8017b36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8017b38:	4413      	add	r3, r2
 8017b3a:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8017b3c:	687b      	ldr	r3, [r7, #4]
 8017b3e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8017b40:	4b84      	ldr	r3, [pc, #528]	@ (8017d54 <tcp_receive+0x26c>)
 8017b42:	681b      	ldr	r3, [r3, #0]
 8017b44:	1ad3      	subs	r3, r2, r3
 8017b46:	2b00      	cmp	r3, #0
 8017b48:	db1b      	blt.n	8017b82 <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8017b4a:	687b      	ldr	r3, [r7, #4]
 8017b4c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8017b4e:	4b81      	ldr	r3, [pc, #516]	@ (8017d54 <tcp_receive+0x26c>)
 8017b50:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8017b52:	429a      	cmp	r2, r3
 8017b54:	d106      	bne.n	8017b64 <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8017b56:	687b      	ldr	r3, [r7, #4]
 8017b58:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8017b5a:	4b7f      	ldr	r3, [pc, #508]	@ (8017d58 <tcp_receive+0x270>)
 8017b5c:	681b      	ldr	r3, [r3, #0]
 8017b5e:	1ad3      	subs	r3, r2, r3
 8017b60:	2b00      	cmp	r3, #0
 8017b62:	db0e      	blt.n	8017b82 <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8017b64:	687b      	ldr	r3, [r7, #4]
 8017b66:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8017b68:	4b7b      	ldr	r3, [pc, #492]	@ (8017d58 <tcp_receive+0x270>)
 8017b6a:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8017b6c:	429a      	cmp	r2, r3
 8017b6e:	d125      	bne.n	8017bbc <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8017b70:	4b7a      	ldr	r3, [pc, #488]	@ (8017d5c <tcp_receive+0x274>)
 8017b72:	681b      	ldr	r3, [r3, #0]
 8017b74:	89db      	ldrh	r3, [r3, #14]
 8017b76:	b29a      	uxth	r2, r3
 8017b78:	687b      	ldr	r3, [r7, #4]
 8017b7a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8017b7e:	429a      	cmp	r2, r3
 8017b80:	d91c      	bls.n	8017bbc <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 8017b82:	4b76      	ldr	r3, [pc, #472]	@ (8017d5c <tcp_receive+0x274>)
 8017b84:	681b      	ldr	r3, [r3, #0]
 8017b86:	89db      	ldrh	r3, [r3, #14]
 8017b88:	b29a      	uxth	r2, r3
 8017b8a:	687b      	ldr	r3, [r7, #4]
 8017b8c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 8017b90:	687b      	ldr	r3, [r7, #4]
 8017b92:	f8b3 2062 	ldrh.w	r2, [r3, #98]	@ 0x62
 8017b96:	687b      	ldr	r3, [r7, #4]
 8017b98:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8017b9c:	429a      	cmp	r2, r3
 8017b9e:	d205      	bcs.n	8017bac <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 8017ba0:	687b      	ldr	r3, [r7, #4]
 8017ba2:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8017ba6:	687b      	ldr	r3, [r7, #4]
 8017ba8:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      }
      pcb->snd_wl1 = seqno;
 8017bac:	4b69      	ldr	r3, [pc, #420]	@ (8017d54 <tcp_receive+0x26c>)
 8017bae:	681a      	ldr	r2, [r3, #0]
 8017bb0:	687b      	ldr	r3, [r7, #4]
 8017bb2:	655a      	str	r2, [r3, #84]	@ 0x54
      pcb->snd_wl2 = ackno;
 8017bb4:	4b68      	ldr	r3, [pc, #416]	@ (8017d58 <tcp_receive+0x270>)
 8017bb6:	681a      	ldr	r2, [r3, #0]
 8017bb8:	687b      	ldr	r3, [r7, #4]
 8017bba:	659a      	str	r2, [r3, #88]	@ 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 8017bbc:	4b66      	ldr	r3, [pc, #408]	@ (8017d58 <tcp_receive+0x270>)
 8017bbe:	681a      	ldr	r2, [r3, #0]
 8017bc0:	687b      	ldr	r3, [r7, #4]
 8017bc2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8017bc4:	1ad3      	subs	r3, r2, r3
 8017bc6:	2b00      	cmp	r3, #0
 8017bc8:	dc58      	bgt.n	8017c7c <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 8017bca:	4b65      	ldr	r3, [pc, #404]	@ (8017d60 <tcp_receive+0x278>)
 8017bcc:	881b      	ldrh	r3, [r3, #0]
 8017bce:	2b00      	cmp	r3, #0
 8017bd0:	d14b      	bne.n	8017c6a <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 8017bd2:	687b      	ldr	r3, [r7, #4]
 8017bd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8017bd6:	687a      	ldr	r2, [r7, #4]
 8017bd8:	f8b2 2060 	ldrh.w	r2, [r2, #96]	@ 0x60
 8017bdc:	4413      	add	r3, r2
 8017bde:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8017be0:	429a      	cmp	r2, r3
 8017be2:	d142      	bne.n	8017c6a <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 8017be4:	687b      	ldr	r3, [r7, #4]
 8017be6:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8017bea:	2b00      	cmp	r3, #0
 8017bec:	db3d      	blt.n	8017c6a <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 8017bee:	687b      	ldr	r3, [r7, #4]
 8017bf0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8017bf2:	4b59      	ldr	r3, [pc, #356]	@ (8017d58 <tcp_receive+0x270>)
 8017bf4:	681b      	ldr	r3, [r3, #0]
 8017bf6:	429a      	cmp	r2, r3
 8017bf8:	d137      	bne.n	8017c6a <tcp_receive+0x182>
              found_dupack = 1;
 8017bfa:	2301      	movs	r3, #1
 8017bfc:	64bb      	str	r3, [r7, #72]	@ 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 8017bfe:	687b      	ldr	r3, [r7, #4]
 8017c00:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8017c04:	2bff      	cmp	r3, #255	@ 0xff
 8017c06:	d007      	beq.n	8017c18 <tcp_receive+0x130>
                ++pcb->dupacks;
 8017c08:	687b      	ldr	r3, [r7, #4]
 8017c0a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8017c0e:	3301      	adds	r3, #1
 8017c10:	b2da      	uxtb	r2, r3
 8017c12:	687b      	ldr	r3, [r7, #4]
 8017c14:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
              }
              if (pcb->dupacks > 3) {
 8017c18:	687b      	ldr	r3, [r7, #4]
 8017c1a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8017c1e:	2b03      	cmp	r3, #3
 8017c20:	d91b      	bls.n	8017c5a <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 8017c22:	687b      	ldr	r3, [r7, #4]
 8017c24:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8017c28:	687b      	ldr	r3, [r7, #4]
 8017c2a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017c2c:	4413      	add	r3, r2
 8017c2e:	b29a      	uxth	r2, r3
 8017c30:	687b      	ldr	r3, [r7, #4]
 8017c32:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8017c36:	429a      	cmp	r2, r3
 8017c38:	d30a      	bcc.n	8017c50 <tcp_receive+0x168>
 8017c3a:	687b      	ldr	r3, [r7, #4]
 8017c3c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8017c40:	687b      	ldr	r3, [r7, #4]
 8017c42:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017c44:	4413      	add	r3, r2
 8017c46:	b29a      	uxth	r2, r3
 8017c48:	687b      	ldr	r3, [r7, #4]
 8017c4a:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8017c4e:	e004      	b.n	8017c5a <tcp_receive+0x172>
 8017c50:	687b      	ldr	r3, [r7, #4]
 8017c52:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8017c56:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
              }
              if (pcb->dupacks >= 3) {
 8017c5a:	687b      	ldr	r3, [r7, #4]
 8017c5c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8017c60:	2b02      	cmp	r3, #2
 8017c62:	d902      	bls.n	8017c6a <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 8017c64:	6878      	ldr	r0, [r7, #4]
 8017c66:	f001 fee7 	bl	8019a38 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 8017c6a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8017c6c:	2b00      	cmp	r3, #0
 8017c6e:	f040 8161 	bne.w	8017f34 <tcp_receive+0x44c>
        pcb->dupacks = 0;
 8017c72:	687b      	ldr	r3, [r7, #4]
 8017c74:	2200      	movs	r2, #0
 8017c76:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8017c7a:	e15b      	b.n	8017f34 <tcp_receive+0x44c>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8017c7c:	4b36      	ldr	r3, [pc, #216]	@ (8017d58 <tcp_receive+0x270>)
 8017c7e:	681a      	ldr	r2, [r3, #0]
 8017c80:	687b      	ldr	r3, [r7, #4]
 8017c82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8017c84:	1ad3      	subs	r3, r2, r3
 8017c86:	3b01      	subs	r3, #1
 8017c88:	2b00      	cmp	r3, #0
 8017c8a:	f2c0 814e 	blt.w	8017f2a <tcp_receive+0x442>
 8017c8e:	4b32      	ldr	r3, [pc, #200]	@ (8017d58 <tcp_receive+0x270>)
 8017c90:	681a      	ldr	r2, [r3, #0]
 8017c92:	687b      	ldr	r3, [r7, #4]
 8017c94:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8017c96:	1ad3      	subs	r3, r2, r3
 8017c98:	2b00      	cmp	r3, #0
 8017c9a:	f300 8146 	bgt.w	8017f2a <tcp_receive+0x442>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 8017c9e:	687b      	ldr	r3, [r7, #4]
 8017ca0:	8b5b      	ldrh	r3, [r3, #26]
 8017ca2:	f003 0304 	and.w	r3, r3, #4
 8017ca6:	2b00      	cmp	r3, #0
 8017ca8:	d010      	beq.n	8017ccc <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 8017caa:	687b      	ldr	r3, [r7, #4]
 8017cac:	8b5b      	ldrh	r3, [r3, #26]
 8017cae:	f023 0304 	bic.w	r3, r3, #4
 8017cb2:	b29a      	uxth	r2, r3
 8017cb4:	687b      	ldr	r3, [r7, #4]
 8017cb6:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 8017cb8:	687b      	ldr	r3, [r7, #4]
 8017cba:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 8017cbe:	687b      	ldr	r3, [r7, #4]
 8017cc0:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
        pcb->bytes_acked = 0;
 8017cc4:	687b      	ldr	r3, [r7, #4]
 8017cc6:	2200      	movs	r2, #0
 8017cc8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 8017ccc:	687b      	ldr	r3, [r7, #4]
 8017cce:	2200      	movs	r2, #0
 8017cd0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8017cd4:	687b      	ldr	r3, [r7, #4]
 8017cd6:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8017cda:	10db      	asrs	r3, r3, #3
 8017cdc:	b21b      	sxth	r3, r3
 8017cde:	b29a      	uxth	r2, r3
 8017ce0:	687b      	ldr	r3, [r7, #4]
 8017ce2:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8017ce6:	b29b      	uxth	r3, r3
 8017ce8:	4413      	add	r3, r2
 8017cea:	b29b      	uxth	r3, r3
 8017cec:	b21a      	sxth	r2, r3
 8017cee:	687b      	ldr	r3, [r7, #4]
 8017cf0:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 8017cf4:	4b18      	ldr	r3, [pc, #96]	@ (8017d58 <tcp_receive+0x270>)
 8017cf6:	681b      	ldr	r3, [r3, #0]
 8017cf8:	b29a      	uxth	r2, r3
 8017cfa:	687b      	ldr	r3, [r7, #4]
 8017cfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8017cfe:	b29b      	uxth	r3, r3
 8017d00:	1ad3      	subs	r3, r2, r3
 8017d02:	85fb      	strh	r3, [r7, #46]	@ 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 8017d04:	687b      	ldr	r3, [r7, #4]
 8017d06:	2200      	movs	r2, #0
 8017d08:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      pcb->lastack = ackno;
 8017d0c:	4b12      	ldr	r3, [pc, #72]	@ (8017d58 <tcp_receive+0x270>)
 8017d0e:	681a      	ldr	r2, [r3, #0]
 8017d10:	687b      	ldr	r3, [r7, #4]
 8017d12:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 8017d14:	687b      	ldr	r3, [r7, #4]
 8017d16:	7d1b      	ldrb	r3, [r3, #20]
 8017d18:	2b03      	cmp	r3, #3
 8017d1a:	f240 8097 	bls.w	8017e4c <tcp_receive+0x364>
        if (pcb->cwnd < pcb->ssthresh) {
 8017d1e:	687b      	ldr	r3, [r7, #4]
 8017d20:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8017d24:	687b      	ldr	r3, [r7, #4]
 8017d26:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 8017d2a:	429a      	cmp	r2, r3
 8017d2c:	d245      	bcs.n	8017dba <tcp_receive+0x2d2>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 8017d2e:	687b      	ldr	r3, [r7, #4]
 8017d30:	8b5b      	ldrh	r3, [r3, #26]
 8017d32:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8017d36:	2b00      	cmp	r3, #0
 8017d38:	d014      	beq.n	8017d64 <tcp_receive+0x27c>
 8017d3a:	2301      	movs	r3, #1
 8017d3c:	e013      	b.n	8017d66 <tcp_receive+0x27e>
 8017d3e:	bf00      	nop
 8017d40:	08020570 	.word	0x08020570
 8017d44:	080208a0 	.word	0x080208a0
 8017d48:	080205bc 	.word	0x080205bc
 8017d4c:	080208bc 	.word	0x080208bc
 8017d50:	20027804 	.word	0x20027804
 8017d54:	200277f8 	.word	0x200277f8
 8017d58:	200277fc 	.word	0x200277fc
 8017d5c:	200277e8 	.word	0x200277e8
 8017d60:	20027802 	.word	0x20027802
 8017d64:	2302      	movs	r3, #2
 8017d66:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 8017d6a:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8017d6e:	b29a      	uxth	r2, r3
 8017d70:	687b      	ldr	r3, [r7, #4]
 8017d72:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017d74:	fb12 f303 	smulbb	r3, r2, r3
 8017d78:	b29b      	uxth	r3, r3
 8017d7a:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8017d7c:	4293      	cmp	r3, r2
 8017d7e:	bf28      	it	cs
 8017d80:	4613      	movcs	r3, r2
 8017d82:	857b      	strh	r3, [r7, #42]	@ 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 8017d84:	687b      	ldr	r3, [r7, #4]
 8017d86:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8017d8a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8017d8c:	4413      	add	r3, r2
 8017d8e:	b29a      	uxth	r2, r3
 8017d90:	687b      	ldr	r3, [r7, #4]
 8017d92:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8017d96:	429a      	cmp	r2, r3
 8017d98:	d309      	bcc.n	8017dae <tcp_receive+0x2c6>
 8017d9a:	687b      	ldr	r3, [r7, #4]
 8017d9c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8017da0:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8017da2:	4413      	add	r3, r2
 8017da4:	b29a      	uxth	r2, r3
 8017da6:	687b      	ldr	r3, [r7, #4]
 8017da8:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8017dac:	e04e      	b.n	8017e4c <tcp_receive+0x364>
 8017dae:	687b      	ldr	r3, [r7, #4]
 8017db0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8017db4:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8017db8:	e048      	b.n	8017e4c <tcp_receive+0x364>
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 8017dba:	687b      	ldr	r3, [r7, #4]
 8017dbc:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8017dc0:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8017dc2:	4413      	add	r3, r2
 8017dc4:	b29a      	uxth	r2, r3
 8017dc6:	687b      	ldr	r3, [r7, #4]
 8017dc8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8017dcc:	429a      	cmp	r2, r3
 8017dce:	d309      	bcc.n	8017de4 <tcp_receive+0x2fc>
 8017dd0:	687b      	ldr	r3, [r7, #4]
 8017dd2:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8017dd6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8017dd8:	4413      	add	r3, r2
 8017dda:	b29a      	uxth	r2, r3
 8017ddc:	687b      	ldr	r3, [r7, #4]
 8017dde:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8017de2:	e004      	b.n	8017dee <tcp_receive+0x306>
 8017de4:	687b      	ldr	r3, [r7, #4]
 8017de6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8017dea:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 8017dee:	687b      	ldr	r3, [r7, #4]
 8017df0:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8017df4:	687b      	ldr	r3, [r7, #4]
 8017df6:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8017dfa:	429a      	cmp	r2, r3
 8017dfc:	d326      	bcc.n	8017e4c <tcp_receive+0x364>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 8017dfe:	687b      	ldr	r3, [r7, #4]
 8017e00:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8017e04:	687b      	ldr	r3, [r7, #4]
 8017e06:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8017e0a:	1ad3      	subs	r3, r2, r3
 8017e0c:	b29a      	uxth	r2, r3
 8017e0e:	687b      	ldr	r3, [r7, #4]
 8017e10:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 8017e14:	687b      	ldr	r3, [r7, #4]
 8017e16:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8017e1a:	687b      	ldr	r3, [r7, #4]
 8017e1c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017e1e:	4413      	add	r3, r2
 8017e20:	b29a      	uxth	r2, r3
 8017e22:	687b      	ldr	r3, [r7, #4]
 8017e24:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8017e28:	429a      	cmp	r2, r3
 8017e2a:	d30a      	bcc.n	8017e42 <tcp_receive+0x35a>
 8017e2c:	687b      	ldr	r3, [r7, #4]
 8017e2e:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8017e32:	687b      	ldr	r3, [r7, #4]
 8017e34:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017e36:	4413      	add	r3, r2
 8017e38:	b29a      	uxth	r2, r3
 8017e3a:	687b      	ldr	r3, [r7, #4]
 8017e3c:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8017e40:	e004      	b.n	8017e4c <tcp_receive+0x364>
 8017e42:	687b      	ldr	r3, [r7, #4]
 8017e44:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8017e48:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 8017e4c:	687b      	ldr	r3, [r7, #4]
 8017e4e:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8017e50:	687b      	ldr	r3, [r7, #4]
 8017e52:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017e54:	4a98      	ldr	r2, [pc, #608]	@ (80180b8 <tcp_receive+0x5d0>)
 8017e56:	6878      	ldr	r0, [r7, #4]
 8017e58:	f7ff fdca 	bl	80179f0 <tcp_free_acked_segments>
 8017e5c:	4602      	mov	r2, r0
 8017e5e:	687b      	ldr	r3, [r7, #4]
 8017e60:	671a      	str	r2, [r3, #112]	@ 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 8017e62:	687b      	ldr	r3, [r7, #4]
 8017e64:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 8017e66:	687b      	ldr	r3, [r7, #4]
 8017e68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8017e6a:	4a94      	ldr	r2, [pc, #592]	@ (80180bc <tcp_receive+0x5d4>)
 8017e6c:	6878      	ldr	r0, [r7, #4]
 8017e6e:	f7ff fdbf 	bl	80179f0 <tcp_free_acked_segments>
 8017e72:	4602      	mov	r2, r0
 8017e74:	687b      	ldr	r3, [r7, #4]
 8017e76:	66da      	str	r2, [r3, #108]	@ 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 8017e78:	687b      	ldr	r3, [r7, #4]
 8017e7a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8017e7c:	2b00      	cmp	r3, #0
 8017e7e:	d104      	bne.n	8017e8a <tcp_receive+0x3a2>
        pcb->rtime = -1;
 8017e80:	687b      	ldr	r3, [r7, #4]
 8017e82:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8017e86:	861a      	strh	r2, [r3, #48]	@ 0x30
 8017e88:	e002      	b.n	8017e90 <tcp_receive+0x3a8>
      } else {
        pcb->rtime = 0;
 8017e8a:	687b      	ldr	r3, [r7, #4]
 8017e8c:	2200      	movs	r2, #0
 8017e8e:	861a      	strh	r2, [r3, #48]	@ 0x30
      }

      pcb->polltmr = 0;
 8017e90:	687b      	ldr	r3, [r7, #4]
 8017e92:	2200      	movs	r2, #0
 8017e94:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 8017e96:	687b      	ldr	r3, [r7, #4]
 8017e98:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017e9a:	2b00      	cmp	r3, #0
 8017e9c:	d103      	bne.n	8017ea6 <tcp_receive+0x3be>
        pcb->unsent_oversize = 0;
 8017e9e:	687b      	ldr	r3, [r7, #4]
 8017ea0:	2200      	movs	r2, #0
 8017ea2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 8017ea6:	687b      	ldr	r3, [r7, #4]
 8017ea8:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 8017eac:	4b84      	ldr	r3, [pc, #528]	@ (80180c0 <tcp_receive+0x5d8>)
 8017eae:	881b      	ldrh	r3, [r3, #0]
 8017eb0:	4413      	add	r3, r2
 8017eb2:	b29a      	uxth	r2, r3
 8017eb4:	687b      	ldr	r3, [r7, #4]
 8017eb6:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 8017eba:	687b      	ldr	r3, [r7, #4]
 8017ebc:	8b5b      	ldrh	r3, [r3, #26]
 8017ebe:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8017ec2:	2b00      	cmp	r3, #0
 8017ec4:	d035      	beq.n	8017f32 <tcp_receive+0x44a>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 8017ec6:	687b      	ldr	r3, [r7, #4]
 8017ec8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8017eca:	2b00      	cmp	r3, #0
 8017ecc:	d118      	bne.n	8017f00 <tcp_receive+0x418>
          if ((pcb->unsent == NULL) ||
 8017ece:	687b      	ldr	r3, [r7, #4]
 8017ed0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017ed2:	2b00      	cmp	r3, #0
 8017ed4:	d00c      	beq.n	8017ef0 <tcp_receive+0x408>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 8017ed6:	687b      	ldr	r3, [r7, #4]
 8017ed8:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 8017eda:	687b      	ldr	r3, [r7, #4]
 8017edc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017ede:	68db      	ldr	r3, [r3, #12]
 8017ee0:	685b      	ldr	r3, [r3, #4]
 8017ee2:	4618      	mov	r0, r3
 8017ee4:	f7fb f92a 	bl	801313c <lwip_htonl>
 8017ee8:	4603      	mov	r3, r0
 8017eea:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 8017eec:	2b00      	cmp	r3, #0
 8017eee:	dc20      	bgt.n	8017f32 <tcp_receive+0x44a>
            tcp_clear_flags(pcb, TF_RTO);
 8017ef0:	687b      	ldr	r3, [r7, #4]
 8017ef2:	8b5b      	ldrh	r3, [r3, #26]
 8017ef4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8017ef8:	b29a      	uxth	r2, r3
 8017efa:	687b      	ldr	r3, [r7, #4]
 8017efc:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8017efe:	e018      	b.n	8017f32 <tcp_receive+0x44a>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 8017f00:	687b      	ldr	r3, [r7, #4]
 8017f02:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 8017f04:	687b      	ldr	r3, [r7, #4]
 8017f06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8017f08:	68db      	ldr	r3, [r3, #12]
 8017f0a:	685b      	ldr	r3, [r3, #4]
 8017f0c:	4618      	mov	r0, r3
 8017f0e:	f7fb f915 	bl	801313c <lwip_htonl>
 8017f12:	4603      	mov	r3, r0
 8017f14:	1ae3      	subs	r3, r4, r3
 8017f16:	2b00      	cmp	r3, #0
 8017f18:	dc0b      	bgt.n	8017f32 <tcp_receive+0x44a>
          tcp_clear_flags(pcb, TF_RTO);
 8017f1a:	687b      	ldr	r3, [r7, #4]
 8017f1c:	8b5b      	ldrh	r3, [r3, #26]
 8017f1e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8017f22:	b29a      	uxth	r2, r3
 8017f24:	687b      	ldr	r3, [r7, #4]
 8017f26:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8017f28:	e003      	b.n	8017f32 <tcp_receive+0x44a>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 8017f2a:	6878      	ldr	r0, [r7, #4]
 8017f2c:	f001 ff70 	bl	8019e10 <tcp_send_empty_ack>
 8017f30:	e000      	b.n	8017f34 <tcp_receive+0x44c>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8017f32:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 8017f34:	687b      	ldr	r3, [r7, #4]
 8017f36:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8017f38:	2b00      	cmp	r3, #0
 8017f3a:	d05b      	beq.n	8017ff4 <tcp_receive+0x50c>
 8017f3c:	687b      	ldr	r3, [r7, #4]
 8017f3e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8017f40:	4b60      	ldr	r3, [pc, #384]	@ (80180c4 <tcp_receive+0x5dc>)
 8017f42:	681b      	ldr	r3, [r3, #0]
 8017f44:	1ad3      	subs	r3, r2, r3
 8017f46:	2b00      	cmp	r3, #0
 8017f48:	da54      	bge.n	8017ff4 <tcp_receive+0x50c>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 8017f4a:	4b5f      	ldr	r3, [pc, #380]	@ (80180c8 <tcp_receive+0x5e0>)
 8017f4c:	681b      	ldr	r3, [r3, #0]
 8017f4e:	b29a      	uxth	r2, r3
 8017f50:	687b      	ldr	r3, [r7, #4]
 8017f52:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8017f54:	b29b      	uxth	r3, r3
 8017f56:	1ad3      	subs	r3, r2, r3
 8017f58:	b29b      	uxth	r3, r3
 8017f5a:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 8017f5e:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8017f62:	687b      	ldr	r3, [r7, #4]
 8017f64:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8017f68:	10db      	asrs	r3, r3, #3
 8017f6a:	b21b      	sxth	r3, r3
 8017f6c:	b29b      	uxth	r3, r3
 8017f6e:	1ad3      	subs	r3, r2, r3
 8017f70:	b29b      	uxth	r3, r3
 8017f72:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 8017f76:	687b      	ldr	r3, [r7, #4]
 8017f78:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8017f7c:	b29a      	uxth	r2, r3
 8017f7e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8017f82:	4413      	add	r3, r2
 8017f84:	b29b      	uxth	r3, r3
 8017f86:	b21a      	sxth	r2, r3
 8017f88:	687b      	ldr	r3, [r7, #4]
 8017f8a:	879a      	strh	r2, [r3, #60]	@ 0x3c
      if (m < 0) {
 8017f8c:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	@ 0x4e
 8017f90:	2b00      	cmp	r3, #0
 8017f92:	da05      	bge.n	8017fa0 <tcp_receive+0x4b8>
        m = (s16_t) - m;
 8017f94:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8017f98:	425b      	negs	r3, r3
 8017f9a:	b29b      	uxth	r3, r3
 8017f9c:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 8017fa0:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8017fa4:	687b      	ldr	r3, [r7, #4]
 8017fa6:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8017faa:	109b      	asrs	r3, r3, #2
 8017fac:	b21b      	sxth	r3, r3
 8017fae:	b29b      	uxth	r3, r3
 8017fb0:	1ad3      	subs	r3, r2, r3
 8017fb2:	b29b      	uxth	r3, r3
 8017fb4:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 8017fb8:	687b      	ldr	r3, [r7, #4]
 8017fba:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8017fbe:	b29a      	uxth	r2, r3
 8017fc0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8017fc4:	4413      	add	r3, r2
 8017fc6:	b29b      	uxth	r3, r3
 8017fc8:	b21a      	sxth	r2, r3
 8017fca:	687b      	ldr	r3, [r7, #4]
 8017fcc:	87da      	strh	r2, [r3, #62]	@ 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8017fce:	687b      	ldr	r3, [r7, #4]
 8017fd0:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8017fd4:	10db      	asrs	r3, r3, #3
 8017fd6:	b21b      	sxth	r3, r3
 8017fd8:	b29a      	uxth	r2, r3
 8017fda:	687b      	ldr	r3, [r7, #4]
 8017fdc:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8017fe0:	b29b      	uxth	r3, r3
 8017fe2:	4413      	add	r3, r2
 8017fe4:	b29b      	uxth	r3, r3
 8017fe6:	b21a      	sxth	r2, r3
 8017fe8:	687b      	ldr	r3, [r7, #4]
 8017fea:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 8017fee:	687b      	ldr	r3, [r7, #4]
 8017ff0:	2200      	movs	r2, #0
 8017ff2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 8017ff4:	4b35      	ldr	r3, [pc, #212]	@ (80180cc <tcp_receive+0x5e4>)
 8017ff6:	881b      	ldrh	r3, [r3, #0]
 8017ff8:	2b00      	cmp	r3, #0
 8017ffa:	f000 84df 	beq.w	80189bc <tcp_receive+0xed4>
 8017ffe:	687b      	ldr	r3, [r7, #4]
 8018000:	7d1b      	ldrb	r3, [r3, #20]
 8018002:	2b06      	cmp	r3, #6
 8018004:	f200 84da 	bhi.w	80189bc <tcp_receive+0xed4>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8018008:	687b      	ldr	r3, [r7, #4]
 801800a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801800c:	4b30      	ldr	r3, [pc, #192]	@ (80180d0 <tcp_receive+0x5e8>)
 801800e:	681b      	ldr	r3, [r3, #0]
 8018010:	1ad3      	subs	r3, r2, r3
 8018012:	3b01      	subs	r3, #1
 8018014:	2b00      	cmp	r3, #0
 8018016:	f2c0 808f 	blt.w	8018138 <tcp_receive+0x650>
 801801a:	687b      	ldr	r3, [r7, #4]
 801801c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801801e:	4b2b      	ldr	r3, [pc, #172]	@ (80180cc <tcp_receive+0x5e4>)
 8018020:	881b      	ldrh	r3, [r3, #0]
 8018022:	4619      	mov	r1, r3
 8018024:	4b2a      	ldr	r3, [pc, #168]	@ (80180d0 <tcp_receive+0x5e8>)
 8018026:	681b      	ldr	r3, [r3, #0]
 8018028:	440b      	add	r3, r1
 801802a:	1ad3      	subs	r3, r2, r3
 801802c:	3301      	adds	r3, #1
 801802e:	2b00      	cmp	r3, #0
 8018030:	f300 8082 	bgt.w	8018138 <tcp_receive+0x650>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 8018034:	4b27      	ldr	r3, [pc, #156]	@ (80180d4 <tcp_receive+0x5ec>)
 8018036:	685b      	ldr	r3, [r3, #4]
 8018038:	647b      	str	r3, [r7, #68]	@ 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 801803a:	687b      	ldr	r3, [r7, #4]
 801803c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801803e:	4b24      	ldr	r3, [pc, #144]	@ (80180d0 <tcp_receive+0x5e8>)
 8018040:	681b      	ldr	r3, [r3, #0]
 8018042:	1ad3      	subs	r3, r2, r3
 8018044:	627b      	str	r3, [r7, #36]	@ 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 8018046:	4b23      	ldr	r3, [pc, #140]	@ (80180d4 <tcp_receive+0x5ec>)
 8018048:	685b      	ldr	r3, [r3, #4]
 801804a:	2b00      	cmp	r3, #0
 801804c:	d106      	bne.n	801805c <tcp_receive+0x574>
 801804e:	4b22      	ldr	r3, [pc, #136]	@ (80180d8 <tcp_receive+0x5f0>)
 8018050:	f240 5294 	movw	r2, #1428	@ 0x594
 8018054:	4921      	ldr	r1, [pc, #132]	@ (80180dc <tcp_receive+0x5f4>)
 8018056:	4822      	ldr	r0, [pc, #136]	@ (80180e0 <tcp_receive+0x5f8>)
 8018058:	f006 f91c 	bl	801e294 <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 801805c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801805e:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8018062:	4293      	cmp	r3, r2
 8018064:	d906      	bls.n	8018074 <tcp_receive+0x58c>
 8018066:	4b1c      	ldr	r3, [pc, #112]	@ (80180d8 <tcp_receive+0x5f0>)
 8018068:	f240 5295 	movw	r2, #1429	@ 0x595
 801806c:	491d      	ldr	r1, [pc, #116]	@ (80180e4 <tcp_receive+0x5fc>)
 801806e:	481c      	ldr	r0, [pc, #112]	@ (80180e0 <tcp_receive+0x5f8>)
 8018070:	f006 f910 	bl	801e294 <iprintf>
      off = (u16_t)off32;
 8018074:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018076:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 801807a:	4b16      	ldr	r3, [pc, #88]	@ (80180d4 <tcp_receive+0x5ec>)
 801807c:	685b      	ldr	r3, [r3, #4]
 801807e:	891b      	ldrh	r3, [r3, #8]
 8018080:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8018084:	429a      	cmp	r2, r3
 8018086:	d906      	bls.n	8018096 <tcp_receive+0x5ae>
 8018088:	4b13      	ldr	r3, [pc, #76]	@ (80180d8 <tcp_receive+0x5f0>)
 801808a:	f240 5297 	movw	r2, #1431	@ 0x597
 801808e:	4916      	ldr	r1, [pc, #88]	@ (80180e8 <tcp_receive+0x600>)
 8018090:	4813      	ldr	r0, [pc, #76]	@ (80180e0 <tcp_receive+0x5f8>)
 8018092:	f006 f8ff 	bl	801e294 <iprintf>
      inseg.len -= off;
 8018096:	4b0f      	ldr	r3, [pc, #60]	@ (80180d4 <tcp_receive+0x5ec>)
 8018098:	891a      	ldrh	r2, [r3, #8]
 801809a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801809e:	1ad3      	subs	r3, r2, r3
 80180a0:	b29a      	uxth	r2, r3
 80180a2:	4b0c      	ldr	r3, [pc, #48]	@ (80180d4 <tcp_receive+0x5ec>)
 80180a4:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 80180a6:	4b0b      	ldr	r3, [pc, #44]	@ (80180d4 <tcp_receive+0x5ec>)
 80180a8:	685b      	ldr	r3, [r3, #4]
 80180aa:	891a      	ldrh	r2, [r3, #8]
 80180ac:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80180b0:	1ad3      	subs	r3, r2, r3
 80180b2:	847b      	strh	r3, [r7, #34]	@ 0x22
      while (p->len < off) {
 80180b4:	e02a      	b.n	801810c <tcp_receive+0x624>
 80180b6:	bf00      	nop
 80180b8:	080208d8 	.word	0x080208d8
 80180bc:	080208e0 	.word	0x080208e0
 80180c0:	20027800 	.word	0x20027800
 80180c4:	200277fc 	.word	0x200277fc
 80180c8:	200277c0 	.word	0x200277c0
 80180cc:	20027802 	.word	0x20027802
 80180d0:	200277f8 	.word	0x200277f8
 80180d4:	200277d8 	.word	0x200277d8
 80180d8:	08020570 	.word	0x08020570
 80180dc:	080208e8 	.word	0x080208e8
 80180e0:	080205bc 	.word	0x080205bc
 80180e4:	080208f8 	.word	0x080208f8
 80180e8:	08020908 	.word	0x08020908
        off -= p->len;
 80180ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80180ee:	895b      	ldrh	r3, [r3, #10]
 80180f0:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 80180f4:	1ad3      	subs	r3, r2, r3
 80180f6:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 80180fa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80180fc:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 80180fe:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 8018100:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8018102:	2200      	movs	r2, #0
 8018104:	815a      	strh	r2, [r3, #10]
        p = p->next;
 8018106:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8018108:	681b      	ldr	r3, [r3, #0]
 801810a:	647b      	str	r3, [r7, #68]	@ 0x44
      while (p->len < off) {
 801810c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801810e:	895b      	ldrh	r3, [r3, #10]
 8018110:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8018114:	429a      	cmp	r2, r3
 8018116:	d8e9      	bhi.n	80180ec <tcp_receive+0x604>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 8018118:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801811c:	4619      	mov	r1, r3
 801811e:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8018120:	f7fc fb5e 	bl	80147e0 <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 8018124:	687b      	ldr	r3, [r7, #4]
 8018126:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018128:	4a90      	ldr	r2, [pc, #576]	@ (801836c <tcp_receive+0x884>)
 801812a:	6013      	str	r3, [r2, #0]
 801812c:	4b90      	ldr	r3, [pc, #576]	@ (8018370 <tcp_receive+0x888>)
 801812e:	68db      	ldr	r3, [r3, #12]
 8018130:	4a8e      	ldr	r2, [pc, #568]	@ (801836c <tcp_receive+0x884>)
 8018132:	6812      	ldr	r2, [r2, #0]
 8018134:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8018136:	e00d      	b.n	8018154 <tcp_receive+0x66c>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 8018138:	4b8c      	ldr	r3, [pc, #560]	@ (801836c <tcp_receive+0x884>)
 801813a:	681a      	ldr	r2, [r3, #0]
 801813c:	687b      	ldr	r3, [r7, #4]
 801813e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018140:	1ad3      	subs	r3, r2, r3
 8018142:	2b00      	cmp	r3, #0
 8018144:	da06      	bge.n	8018154 <tcp_receive+0x66c>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 8018146:	687b      	ldr	r3, [r7, #4]
 8018148:	8b5b      	ldrh	r3, [r3, #26]
 801814a:	f043 0302 	orr.w	r3, r3, #2
 801814e:	b29a      	uxth	r2, r3
 8018150:	687b      	ldr	r3, [r7, #4]
 8018152:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8018154:	4b85      	ldr	r3, [pc, #532]	@ (801836c <tcp_receive+0x884>)
 8018156:	681a      	ldr	r2, [r3, #0]
 8018158:	687b      	ldr	r3, [r7, #4]
 801815a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801815c:	1ad3      	subs	r3, r2, r3
 801815e:	2b00      	cmp	r3, #0
 8018160:	f2c0 8427 	blt.w	80189b2 <tcp_receive+0xeca>
 8018164:	4b81      	ldr	r3, [pc, #516]	@ (801836c <tcp_receive+0x884>)
 8018166:	681a      	ldr	r2, [r3, #0]
 8018168:	687b      	ldr	r3, [r7, #4]
 801816a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801816c:	6879      	ldr	r1, [r7, #4]
 801816e:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8018170:	440b      	add	r3, r1
 8018172:	1ad3      	subs	r3, r2, r3
 8018174:	3301      	adds	r3, #1
 8018176:	2b00      	cmp	r3, #0
 8018178:	f300 841b 	bgt.w	80189b2 <tcp_receive+0xeca>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 801817c:	687b      	ldr	r3, [r7, #4]
 801817e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8018180:	4b7a      	ldr	r3, [pc, #488]	@ (801836c <tcp_receive+0x884>)
 8018182:	681b      	ldr	r3, [r3, #0]
 8018184:	429a      	cmp	r2, r3
 8018186:	f040 8298 	bne.w	80186ba <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 801818a:	4b79      	ldr	r3, [pc, #484]	@ (8018370 <tcp_receive+0x888>)
 801818c:	891c      	ldrh	r4, [r3, #8]
 801818e:	4b78      	ldr	r3, [pc, #480]	@ (8018370 <tcp_receive+0x888>)
 8018190:	68db      	ldr	r3, [r3, #12]
 8018192:	899b      	ldrh	r3, [r3, #12]
 8018194:	b29b      	uxth	r3, r3
 8018196:	4618      	mov	r0, r3
 8018198:	f7fa ffba 	bl	8013110 <lwip_htons>
 801819c:	4603      	mov	r3, r0
 801819e:	b2db      	uxtb	r3, r3
 80181a0:	f003 0303 	and.w	r3, r3, #3
 80181a4:	2b00      	cmp	r3, #0
 80181a6:	d001      	beq.n	80181ac <tcp_receive+0x6c4>
 80181a8:	2301      	movs	r3, #1
 80181aa:	e000      	b.n	80181ae <tcp_receive+0x6c6>
 80181ac:	2300      	movs	r3, #0
 80181ae:	4423      	add	r3, r4
 80181b0:	b29a      	uxth	r2, r3
 80181b2:	4b70      	ldr	r3, [pc, #448]	@ (8018374 <tcp_receive+0x88c>)
 80181b4:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 80181b6:	687b      	ldr	r3, [r7, #4]
 80181b8:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 80181ba:	4b6e      	ldr	r3, [pc, #440]	@ (8018374 <tcp_receive+0x88c>)
 80181bc:	881b      	ldrh	r3, [r3, #0]
 80181be:	429a      	cmp	r2, r3
 80181c0:	d274      	bcs.n	80182ac <tcp_receive+0x7c4>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 80181c2:	4b6b      	ldr	r3, [pc, #428]	@ (8018370 <tcp_receive+0x888>)
 80181c4:	68db      	ldr	r3, [r3, #12]
 80181c6:	899b      	ldrh	r3, [r3, #12]
 80181c8:	b29b      	uxth	r3, r3
 80181ca:	4618      	mov	r0, r3
 80181cc:	f7fa ffa0 	bl	8013110 <lwip_htons>
 80181d0:	4603      	mov	r3, r0
 80181d2:	b2db      	uxtb	r3, r3
 80181d4:	f003 0301 	and.w	r3, r3, #1
 80181d8:	2b00      	cmp	r3, #0
 80181da:	d01e      	beq.n	801821a <tcp_receive+0x732>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 80181dc:	4b64      	ldr	r3, [pc, #400]	@ (8018370 <tcp_receive+0x888>)
 80181de:	68db      	ldr	r3, [r3, #12]
 80181e0:	899b      	ldrh	r3, [r3, #12]
 80181e2:	b29b      	uxth	r3, r3
 80181e4:	b21b      	sxth	r3, r3
 80181e6:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80181ea:	b21c      	sxth	r4, r3
 80181ec:	4b60      	ldr	r3, [pc, #384]	@ (8018370 <tcp_receive+0x888>)
 80181ee:	68db      	ldr	r3, [r3, #12]
 80181f0:	899b      	ldrh	r3, [r3, #12]
 80181f2:	b29b      	uxth	r3, r3
 80181f4:	4618      	mov	r0, r3
 80181f6:	f7fa ff8b 	bl	8013110 <lwip_htons>
 80181fa:	4603      	mov	r3, r0
 80181fc:	b2db      	uxtb	r3, r3
 80181fe:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8018202:	b29b      	uxth	r3, r3
 8018204:	4618      	mov	r0, r3
 8018206:	f7fa ff83 	bl	8013110 <lwip_htons>
 801820a:	4603      	mov	r3, r0
 801820c:	b21b      	sxth	r3, r3
 801820e:	4323      	orrs	r3, r4
 8018210:	b21a      	sxth	r2, r3
 8018212:	4b57      	ldr	r3, [pc, #348]	@ (8018370 <tcp_receive+0x888>)
 8018214:	68db      	ldr	r3, [r3, #12]
 8018216:	b292      	uxth	r2, r2
 8018218:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 801821a:	687b      	ldr	r3, [r7, #4]
 801821c:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 801821e:	4b54      	ldr	r3, [pc, #336]	@ (8018370 <tcp_receive+0x888>)
 8018220:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8018222:	4b53      	ldr	r3, [pc, #332]	@ (8018370 <tcp_receive+0x888>)
 8018224:	68db      	ldr	r3, [r3, #12]
 8018226:	899b      	ldrh	r3, [r3, #12]
 8018228:	b29b      	uxth	r3, r3
 801822a:	4618      	mov	r0, r3
 801822c:	f7fa ff70 	bl	8013110 <lwip_htons>
 8018230:	4603      	mov	r3, r0
 8018232:	b2db      	uxtb	r3, r3
 8018234:	f003 0302 	and.w	r3, r3, #2
 8018238:	2b00      	cmp	r3, #0
 801823a:	d005      	beq.n	8018248 <tcp_receive+0x760>
            inseg.len -= 1;
 801823c:	4b4c      	ldr	r3, [pc, #304]	@ (8018370 <tcp_receive+0x888>)
 801823e:	891b      	ldrh	r3, [r3, #8]
 8018240:	3b01      	subs	r3, #1
 8018242:	b29a      	uxth	r2, r3
 8018244:	4b4a      	ldr	r3, [pc, #296]	@ (8018370 <tcp_receive+0x888>)
 8018246:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 8018248:	4b49      	ldr	r3, [pc, #292]	@ (8018370 <tcp_receive+0x888>)
 801824a:	685b      	ldr	r3, [r3, #4]
 801824c:	4a48      	ldr	r2, [pc, #288]	@ (8018370 <tcp_receive+0x888>)
 801824e:	8912      	ldrh	r2, [r2, #8]
 8018250:	4611      	mov	r1, r2
 8018252:	4618      	mov	r0, r3
 8018254:	f7fc f9c4 	bl	80145e0 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 8018258:	4b45      	ldr	r3, [pc, #276]	@ (8018370 <tcp_receive+0x888>)
 801825a:	891c      	ldrh	r4, [r3, #8]
 801825c:	4b44      	ldr	r3, [pc, #272]	@ (8018370 <tcp_receive+0x888>)
 801825e:	68db      	ldr	r3, [r3, #12]
 8018260:	899b      	ldrh	r3, [r3, #12]
 8018262:	b29b      	uxth	r3, r3
 8018264:	4618      	mov	r0, r3
 8018266:	f7fa ff53 	bl	8013110 <lwip_htons>
 801826a:	4603      	mov	r3, r0
 801826c:	b2db      	uxtb	r3, r3
 801826e:	f003 0303 	and.w	r3, r3, #3
 8018272:	2b00      	cmp	r3, #0
 8018274:	d001      	beq.n	801827a <tcp_receive+0x792>
 8018276:	2301      	movs	r3, #1
 8018278:	e000      	b.n	801827c <tcp_receive+0x794>
 801827a:	2300      	movs	r3, #0
 801827c:	4423      	add	r3, r4
 801827e:	b29a      	uxth	r2, r3
 8018280:	4b3c      	ldr	r3, [pc, #240]	@ (8018374 <tcp_receive+0x88c>)
 8018282:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8018284:	4b3b      	ldr	r3, [pc, #236]	@ (8018374 <tcp_receive+0x88c>)
 8018286:	881b      	ldrh	r3, [r3, #0]
 8018288:	461a      	mov	r2, r3
 801828a:	4b38      	ldr	r3, [pc, #224]	@ (801836c <tcp_receive+0x884>)
 801828c:	681b      	ldr	r3, [r3, #0]
 801828e:	441a      	add	r2, r3
 8018290:	687b      	ldr	r3, [r7, #4]
 8018292:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018294:	6879      	ldr	r1, [r7, #4]
 8018296:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8018298:	440b      	add	r3, r1
 801829a:	429a      	cmp	r2, r3
 801829c:	d006      	beq.n	80182ac <tcp_receive+0x7c4>
 801829e:	4b36      	ldr	r3, [pc, #216]	@ (8018378 <tcp_receive+0x890>)
 80182a0:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80182a4:	4935      	ldr	r1, [pc, #212]	@ (801837c <tcp_receive+0x894>)
 80182a6:	4836      	ldr	r0, [pc, #216]	@ (8018380 <tcp_receive+0x898>)
 80182a8:	f005 fff4 	bl	801e294 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 80182ac:	687b      	ldr	r3, [r7, #4]
 80182ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80182b0:	2b00      	cmp	r3, #0
 80182b2:	f000 80e6 	beq.w	8018482 <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 80182b6:	4b2e      	ldr	r3, [pc, #184]	@ (8018370 <tcp_receive+0x888>)
 80182b8:	68db      	ldr	r3, [r3, #12]
 80182ba:	899b      	ldrh	r3, [r3, #12]
 80182bc:	b29b      	uxth	r3, r3
 80182be:	4618      	mov	r0, r3
 80182c0:	f7fa ff26 	bl	8013110 <lwip_htons>
 80182c4:	4603      	mov	r3, r0
 80182c6:	b2db      	uxtb	r3, r3
 80182c8:	f003 0301 	and.w	r3, r3, #1
 80182cc:	2b00      	cmp	r3, #0
 80182ce:	d010      	beq.n	80182f2 <tcp_receive+0x80a>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 80182d0:	e00a      	b.n	80182e8 <tcp_receive+0x800>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 80182d2:	687b      	ldr	r3, [r7, #4]
 80182d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80182d6:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 80182d8:	687b      	ldr	r3, [r7, #4]
 80182da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80182dc:	681a      	ldr	r2, [r3, #0]
 80182de:	687b      	ldr	r3, [r7, #4]
 80182e0:	675a      	str	r2, [r3, #116]	@ 0x74
              tcp_seg_free(old_ooseq);
 80182e2:	68f8      	ldr	r0, [r7, #12]
 80182e4:	f7fd fd93 	bl	8015e0e <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 80182e8:	687b      	ldr	r3, [r7, #4]
 80182ea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80182ec:	2b00      	cmp	r3, #0
 80182ee:	d1f0      	bne.n	80182d2 <tcp_receive+0x7ea>
 80182f0:	e0c7      	b.n	8018482 <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 80182f2:	687b      	ldr	r3, [r7, #4]
 80182f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80182f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 80182f8:	e051      	b.n	801839e <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 80182fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80182fc:	68db      	ldr	r3, [r3, #12]
 80182fe:	899b      	ldrh	r3, [r3, #12]
 8018300:	b29b      	uxth	r3, r3
 8018302:	4618      	mov	r0, r3
 8018304:	f7fa ff04 	bl	8013110 <lwip_htons>
 8018308:	4603      	mov	r3, r0
 801830a:	b2db      	uxtb	r3, r3
 801830c:	f003 0301 	and.w	r3, r3, #1
 8018310:	2b00      	cmp	r3, #0
 8018312:	d03c      	beq.n	801838e <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 8018314:	4b16      	ldr	r3, [pc, #88]	@ (8018370 <tcp_receive+0x888>)
 8018316:	68db      	ldr	r3, [r3, #12]
 8018318:	899b      	ldrh	r3, [r3, #12]
 801831a:	b29b      	uxth	r3, r3
 801831c:	4618      	mov	r0, r3
 801831e:	f7fa fef7 	bl	8013110 <lwip_htons>
 8018322:	4603      	mov	r3, r0
 8018324:	b2db      	uxtb	r3, r3
 8018326:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 801832a:	2b00      	cmp	r3, #0
 801832c:	d12f      	bne.n	801838e <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 801832e:	4b10      	ldr	r3, [pc, #64]	@ (8018370 <tcp_receive+0x888>)
 8018330:	68db      	ldr	r3, [r3, #12]
 8018332:	899b      	ldrh	r3, [r3, #12]
 8018334:	b29c      	uxth	r4, r3
 8018336:	2001      	movs	r0, #1
 8018338:	f7fa feea 	bl	8013110 <lwip_htons>
 801833c:	4603      	mov	r3, r0
 801833e:	461a      	mov	r2, r3
 8018340:	4b0b      	ldr	r3, [pc, #44]	@ (8018370 <tcp_receive+0x888>)
 8018342:	68db      	ldr	r3, [r3, #12]
 8018344:	4322      	orrs	r2, r4
 8018346:	b292      	uxth	r2, r2
 8018348:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 801834a:	4b09      	ldr	r3, [pc, #36]	@ (8018370 <tcp_receive+0x888>)
 801834c:	891c      	ldrh	r4, [r3, #8]
 801834e:	4b08      	ldr	r3, [pc, #32]	@ (8018370 <tcp_receive+0x888>)
 8018350:	68db      	ldr	r3, [r3, #12]
 8018352:	899b      	ldrh	r3, [r3, #12]
 8018354:	b29b      	uxth	r3, r3
 8018356:	4618      	mov	r0, r3
 8018358:	f7fa feda 	bl	8013110 <lwip_htons>
 801835c:	4603      	mov	r3, r0
 801835e:	b2db      	uxtb	r3, r3
 8018360:	f003 0303 	and.w	r3, r3, #3
 8018364:	2b00      	cmp	r3, #0
 8018366:	d00d      	beq.n	8018384 <tcp_receive+0x89c>
 8018368:	2301      	movs	r3, #1
 801836a:	e00c      	b.n	8018386 <tcp_receive+0x89e>
 801836c:	200277f8 	.word	0x200277f8
 8018370:	200277d8 	.word	0x200277d8
 8018374:	20027802 	.word	0x20027802
 8018378:	08020570 	.word	0x08020570
 801837c:	08020918 	.word	0x08020918
 8018380:	080205bc 	.word	0x080205bc
 8018384:	2300      	movs	r3, #0
 8018386:	4423      	add	r3, r4
 8018388:	b29a      	uxth	r2, r3
 801838a:	4b98      	ldr	r3, [pc, #608]	@ (80185ec <tcp_receive+0xb04>)
 801838c:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 801838e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8018390:	613b      	str	r3, [r7, #16]
              next = next->next;
 8018392:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8018394:	681b      	ldr	r3, [r3, #0]
 8018396:	63fb      	str	r3, [r7, #60]	@ 0x3c
              tcp_seg_free(tmp);
 8018398:	6938      	ldr	r0, [r7, #16]
 801839a:	f7fd fd38 	bl	8015e0e <tcp_seg_free>
            while (next &&
 801839e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80183a0:	2b00      	cmp	r3, #0
 80183a2:	d00e      	beq.n	80183c2 <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 80183a4:	4b91      	ldr	r3, [pc, #580]	@ (80185ec <tcp_receive+0xb04>)
 80183a6:	881b      	ldrh	r3, [r3, #0]
 80183a8:	461a      	mov	r2, r3
 80183aa:	4b91      	ldr	r3, [pc, #580]	@ (80185f0 <tcp_receive+0xb08>)
 80183ac:	681b      	ldr	r3, [r3, #0]
 80183ae:	441a      	add	r2, r3
 80183b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80183b2:	68db      	ldr	r3, [r3, #12]
 80183b4:	685b      	ldr	r3, [r3, #4]
 80183b6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80183b8:	8909      	ldrh	r1, [r1, #8]
 80183ba:	440b      	add	r3, r1
 80183bc:	1ad3      	subs	r3, r2, r3
            while (next &&
 80183be:	2b00      	cmp	r3, #0
 80183c0:	da9b      	bge.n	80182fa <tcp_receive+0x812>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 80183c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80183c4:	2b00      	cmp	r3, #0
 80183c6:	d059      	beq.n	801847c <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 80183c8:	4b88      	ldr	r3, [pc, #544]	@ (80185ec <tcp_receive+0xb04>)
 80183ca:	881b      	ldrh	r3, [r3, #0]
 80183cc:	461a      	mov	r2, r3
 80183ce:	4b88      	ldr	r3, [pc, #544]	@ (80185f0 <tcp_receive+0xb08>)
 80183d0:	681b      	ldr	r3, [r3, #0]
 80183d2:	441a      	add	r2, r3
 80183d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80183d6:	68db      	ldr	r3, [r3, #12]
 80183d8:	685b      	ldr	r3, [r3, #4]
 80183da:	1ad3      	subs	r3, r2, r3
            if (next &&
 80183dc:	2b00      	cmp	r3, #0
 80183de:	dd4d      	ble.n	801847c <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 80183e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80183e2:	68db      	ldr	r3, [r3, #12]
 80183e4:	685b      	ldr	r3, [r3, #4]
 80183e6:	b29a      	uxth	r2, r3
 80183e8:	4b81      	ldr	r3, [pc, #516]	@ (80185f0 <tcp_receive+0xb08>)
 80183ea:	681b      	ldr	r3, [r3, #0]
 80183ec:	b29b      	uxth	r3, r3
 80183ee:	1ad3      	subs	r3, r2, r3
 80183f0:	b29a      	uxth	r2, r3
 80183f2:	4b80      	ldr	r3, [pc, #512]	@ (80185f4 <tcp_receive+0xb0c>)
 80183f4:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 80183f6:	4b7f      	ldr	r3, [pc, #508]	@ (80185f4 <tcp_receive+0xb0c>)
 80183f8:	68db      	ldr	r3, [r3, #12]
 80183fa:	899b      	ldrh	r3, [r3, #12]
 80183fc:	b29b      	uxth	r3, r3
 80183fe:	4618      	mov	r0, r3
 8018400:	f7fa fe86 	bl	8013110 <lwip_htons>
 8018404:	4603      	mov	r3, r0
 8018406:	b2db      	uxtb	r3, r3
 8018408:	f003 0302 	and.w	r3, r3, #2
 801840c:	2b00      	cmp	r3, #0
 801840e:	d005      	beq.n	801841c <tcp_receive+0x934>
                inseg.len -= 1;
 8018410:	4b78      	ldr	r3, [pc, #480]	@ (80185f4 <tcp_receive+0xb0c>)
 8018412:	891b      	ldrh	r3, [r3, #8]
 8018414:	3b01      	subs	r3, #1
 8018416:	b29a      	uxth	r2, r3
 8018418:	4b76      	ldr	r3, [pc, #472]	@ (80185f4 <tcp_receive+0xb0c>)
 801841a:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 801841c:	4b75      	ldr	r3, [pc, #468]	@ (80185f4 <tcp_receive+0xb0c>)
 801841e:	685b      	ldr	r3, [r3, #4]
 8018420:	4a74      	ldr	r2, [pc, #464]	@ (80185f4 <tcp_receive+0xb0c>)
 8018422:	8912      	ldrh	r2, [r2, #8]
 8018424:	4611      	mov	r1, r2
 8018426:	4618      	mov	r0, r3
 8018428:	f7fc f8da 	bl	80145e0 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 801842c:	4b71      	ldr	r3, [pc, #452]	@ (80185f4 <tcp_receive+0xb0c>)
 801842e:	891c      	ldrh	r4, [r3, #8]
 8018430:	4b70      	ldr	r3, [pc, #448]	@ (80185f4 <tcp_receive+0xb0c>)
 8018432:	68db      	ldr	r3, [r3, #12]
 8018434:	899b      	ldrh	r3, [r3, #12]
 8018436:	b29b      	uxth	r3, r3
 8018438:	4618      	mov	r0, r3
 801843a:	f7fa fe69 	bl	8013110 <lwip_htons>
 801843e:	4603      	mov	r3, r0
 8018440:	b2db      	uxtb	r3, r3
 8018442:	f003 0303 	and.w	r3, r3, #3
 8018446:	2b00      	cmp	r3, #0
 8018448:	d001      	beq.n	801844e <tcp_receive+0x966>
 801844a:	2301      	movs	r3, #1
 801844c:	e000      	b.n	8018450 <tcp_receive+0x968>
 801844e:	2300      	movs	r3, #0
 8018450:	4423      	add	r3, r4
 8018452:	b29a      	uxth	r2, r3
 8018454:	4b65      	ldr	r3, [pc, #404]	@ (80185ec <tcp_receive+0xb04>)
 8018456:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 8018458:	4b64      	ldr	r3, [pc, #400]	@ (80185ec <tcp_receive+0xb04>)
 801845a:	881b      	ldrh	r3, [r3, #0]
 801845c:	461a      	mov	r2, r3
 801845e:	4b64      	ldr	r3, [pc, #400]	@ (80185f0 <tcp_receive+0xb08>)
 8018460:	681b      	ldr	r3, [r3, #0]
 8018462:	441a      	add	r2, r3
 8018464:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8018466:	68db      	ldr	r3, [r3, #12]
 8018468:	685b      	ldr	r3, [r3, #4]
 801846a:	429a      	cmp	r2, r3
 801846c:	d006      	beq.n	801847c <tcp_receive+0x994>
 801846e:	4b62      	ldr	r3, [pc, #392]	@ (80185f8 <tcp_receive+0xb10>)
 8018470:	f240 52fc 	movw	r2, #1532	@ 0x5fc
 8018474:	4961      	ldr	r1, [pc, #388]	@ (80185fc <tcp_receive+0xb14>)
 8018476:	4862      	ldr	r0, [pc, #392]	@ (8018600 <tcp_receive+0xb18>)
 8018478:	f005 ff0c 	bl	801e294 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 801847c:	687b      	ldr	r3, [r7, #4]
 801847e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8018480:	675a      	str	r2, [r3, #116]	@ 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 8018482:	4b5a      	ldr	r3, [pc, #360]	@ (80185ec <tcp_receive+0xb04>)
 8018484:	881b      	ldrh	r3, [r3, #0]
 8018486:	461a      	mov	r2, r3
 8018488:	4b59      	ldr	r3, [pc, #356]	@ (80185f0 <tcp_receive+0xb08>)
 801848a:	681b      	ldr	r3, [r3, #0]
 801848c:	441a      	add	r2, r3
 801848e:	687b      	ldr	r3, [r7, #4]
 8018490:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 8018492:	687b      	ldr	r3, [r7, #4]
 8018494:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8018496:	4b55      	ldr	r3, [pc, #340]	@ (80185ec <tcp_receive+0xb04>)
 8018498:	881b      	ldrh	r3, [r3, #0]
 801849a:	429a      	cmp	r2, r3
 801849c:	d206      	bcs.n	80184ac <tcp_receive+0x9c4>
 801849e:	4b56      	ldr	r3, [pc, #344]	@ (80185f8 <tcp_receive+0xb10>)
 80184a0:	f240 6207 	movw	r2, #1543	@ 0x607
 80184a4:	4957      	ldr	r1, [pc, #348]	@ (8018604 <tcp_receive+0xb1c>)
 80184a6:	4856      	ldr	r0, [pc, #344]	@ (8018600 <tcp_receive+0xb18>)
 80184a8:	f005 fef4 	bl	801e294 <iprintf>
        pcb->rcv_wnd -= tcplen;
 80184ac:	687b      	ldr	r3, [r7, #4]
 80184ae:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 80184b0:	4b4e      	ldr	r3, [pc, #312]	@ (80185ec <tcp_receive+0xb04>)
 80184b2:	881b      	ldrh	r3, [r3, #0]
 80184b4:	1ad3      	subs	r3, r2, r3
 80184b6:	b29a      	uxth	r2, r3
 80184b8:	687b      	ldr	r3, [r7, #4]
 80184ba:	851a      	strh	r2, [r3, #40]	@ 0x28

        tcp_update_rcv_ann_wnd(pcb);
 80184bc:	6878      	ldr	r0, [r7, #4]
 80184be:	f7fc ffc5 	bl	801544c <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 80184c2:	4b4c      	ldr	r3, [pc, #304]	@ (80185f4 <tcp_receive+0xb0c>)
 80184c4:	685b      	ldr	r3, [r3, #4]
 80184c6:	891b      	ldrh	r3, [r3, #8]
 80184c8:	2b00      	cmp	r3, #0
 80184ca:	d006      	beq.n	80184da <tcp_receive+0x9f2>
          recv_data = inseg.p;
 80184cc:	4b49      	ldr	r3, [pc, #292]	@ (80185f4 <tcp_receive+0xb0c>)
 80184ce:	685b      	ldr	r3, [r3, #4]
 80184d0:	4a4d      	ldr	r2, [pc, #308]	@ (8018608 <tcp_receive+0xb20>)
 80184d2:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 80184d4:	4b47      	ldr	r3, [pc, #284]	@ (80185f4 <tcp_receive+0xb0c>)
 80184d6:	2200      	movs	r2, #0
 80184d8:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 80184da:	4b46      	ldr	r3, [pc, #280]	@ (80185f4 <tcp_receive+0xb0c>)
 80184dc:	68db      	ldr	r3, [r3, #12]
 80184de:	899b      	ldrh	r3, [r3, #12]
 80184e0:	b29b      	uxth	r3, r3
 80184e2:	4618      	mov	r0, r3
 80184e4:	f7fa fe14 	bl	8013110 <lwip_htons>
 80184e8:	4603      	mov	r3, r0
 80184ea:	b2db      	uxtb	r3, r3
 80184ec:	f003 0301 	and.w	r3, r3, #1
 80184f0:	2b00      	cmp	r3, #0
 80184f2:	f000 80b8 	beq.w	8018666 <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 80184f6:	4b45      	ldr	r3, [pc, #276]	@ (801860c <tcp_receive+0xb24>)
 80184f8:	781b      	ldrb	r3, [r3, #0]
 80184fa:	f043 0320 	orr.w	r3, r3, #32
 80184fe:	b2da      	uxtb	r2, r3
 8018500:	4b42      	ldr	r3, [pc, #264]	@ (801860c <tcp_receive+0xb24>)
 8018502:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 8018504:	e0af      	b.n	8018666 <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 8018506:	687b      	ldr	r3, [r7, #4]
 8018508:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801850a:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 801850c:	687b      	ldr	r3, [r7, #4]
 801850e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8018510:	68db      	ldr	r3, [r3, #12]
 8018512:	685b      	ldr	r3, [r3, #4]
 8018514:	4a36      	ldr	r2, [pc, #216]	@ (80185f0 <tcp_receive+0xb08>)
 8018516:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 8018518:	68bb      	ldr	r3, [r7, #8]
 801851a:	891b      	ldrh	r3, [r3, #8]
 801851c:	461c      	mov	r4, r3
 801851e:	68bb      	ldr	r3, [r7, #8]
 8018520:	68db      	ldr	r3, [r3, #12]
 8018522:	899b      	ldrh	r3, [r3, #12]
 8018524:	b29b      	uxth	r3, r3
 8018526:	4618      	mov	r0, r3
 8018528:	f7fa fdf2 	bl	8013110 <lwip_htons>
 801852c:	4603      	mov	r3, r0
 801852e:	b2db      	uxtb	r3, r3
 8018530:	f003 0303 	and.w	r3, r3, #3
 8018534:	2b00      	cmp	r3, #0
 8018536:	d001      	beq.n	801853c <tcp_receive+0xa54>
 8018538:	2301      	movs	r3, #1
 801853a:	e000      	b.n	801853e <tcp_receive+0xa56>
 801853c:	2300      	movs	r3, #0
 801853e:	191a      	adds	r2, r3, r4
 8018540:	687b      	ldr	r3, [r7, #4]
 8018542:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018544:	441a      	add	r2, r3
 8018546:	687b      	ldr	r3, [r7, #4]
 8018548:	625a      	str	r2, [r3, #36]	@ 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 801854a:	687b      	ldr	r3, [r7, #4]
 801854c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801854e:	461c      	mov	r4, r3
 8018550:	68bb      	ldr	r3, [r7, #8]
 8018552:	891b      	ldrh	r3, [r3, #8]
 8018554:	461d      	mov	r5, r3
 8018556:	68bb      	ldr	r3, [r7, #8]
 8018558:	68db      	ldr	r3, [r3, #12]
 801855a:	899b      	ldrh	r3, [r3, #12]
 801855c:	b29b      	uxth	r3, r3
 801855e:	4618      	mov	r0, r3
 8018560:	f7fa fdd6 	bl	8013110 <lwip_htons>
 8018564:	4603      	mov	r3, r0
 8018566:	b2db      	uxtb	r3, r3
 8018568:	f003 0303 	and.w	r3, r3, #3
 801856c:	2b00      	cmp	r3, #0
 801856e:	d001      	beq.n	8018574 <tcp_receive+0xa8c>
 8018570:	2301      	movs	r3, #1
 8018572:	e000      	b.n	8018576 <tcp_receive+0xa8e>
 8018574:	2300      	movs	r3, #0
 8018576:	442b      	add	r3, r5
 8018578:	429c      	cmp	r4, r3
 801857a:	d206      	bcs.n	801858a <tcp_receive+0xaa2>
 801857c:	4b1e      	ldr	r3, [pc, #120]	@ (80185f8 <tcp_receive+0xb10>)
 801857e:	f240 622b 	movw	r2, #1579	@ 0x62b
 8018582:	4923      	ldr	r1, [pc, #140]	@ (8018610 <tcp_receive+0xb28>)
 8018584:	481e      	ldr	r0, [pc, #120]	@ (8018600 <tcp_receive+0xb18>)
 8018586:	f005 fe85 	bl	801e294 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 801858a:	68bb      	ldr	r3, [r7, #8]
 801858c:	891b      	ldrh	r3, [r3, #8]
 801858e:	461c      	mov	r4, r3
 8018590:	68bb      	ldr	r3, [r7, #8]
 8018592:	68db      	ldr	r3, [r3, #12]
 8018594:	899b      	ldrh	r3, [r3, #12]
 8018596:	b29b      	uxth	r3, r3
 8018598:	4618      	mov	r0, r3
 801859a:	f7fa fdb9 	bl	8013110 <lwip_htons>
 801859e:	4603      	mov	r3, r0
 80185a0:	b2db      	uxtb	r3, r3
 80185a2:	f003 0303 	and.w	r3, r3, #3
 80185a6:	2b00      	cmp	r3, #0
 80185a8:	d001      	beq.n	80185ae <tcp_receive+0xac6>
 80185aa:	2301      	movs	r3, #1
 80185ac:	e000      	b.n	80185b0 <tcp_receive+0xac8>
 80185ae:	2300      	movs	r3, #0
 80185b0:	1919      	adds	r1, r3, r4
 80185b2:	687b      	ldr	r3, [r7, #4]
 80185b4:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 80185b6:	b28b      	uxth	r3, r1
 80185b8:	1ad3      	subs	r3, r2, r3
 80185ba:	b29a      	uxth	r2, r3
 80185bc:	687b      	ldr	r3, [r7, #4]
 80185be:	851a      	strh	r2, [r3, #40]	@ 0x28

          tcp_update_rcv_ann_wnd(pcb);
 80185c0:	6878      	ldr	r0, [r7, #4]
 80185c2:	f7fc ff43 	bl	801544c <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 80185c6:	68bb      	ldr	r3, [r7, #8]
 80185c8:	685b      	ldr	r3, [r3, #4]
 80185ca:	891b      	ldrh	r3, [r3, #8]
 80185cc:	2b00      	cmp	r3, #0
 80185ce:	d028      	beq.n	8018622 <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 80185d0:	4b0d      	ldr	r3, [pc, #52]	@ (8018608 <tcp_receive+0xb20>)
 80185d2:	681b      	ldr	r3, [r3, #0]
 80185d4:	2b00      	cmp	r3, #0
 80185d6:	d01d      	beq.n	8018614 <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 80185d8:	4b0b      	ldr	r3, [pc, #44]	@ (8018608 <tcp_receive+0xb20>)
 80185da:	681a      	ldr	r2, [r3, #0]
 80185dc:	68bb      	ldr	r3, [r7, #8]
 80185de:	685b      	ldr	r3, [r3, #4]
 80185e0:	4619      	mov	r1, r3
 80185e2:	4610      	mov	r0, r2
 80185e4:	f7fc fa50 	bl	8014a88 <pbuf_cat>
 80185e8:	e018      	b.n	801861c <tcp_receive+0xb34>
 80185ea:	bf00      	nop
 80185ec:	20027802 	.word	0x20027802
 80185f0:	200277f8 	.word	0x200277f8
 80185f4:	200277d8 	.word	0x200277d8
 80185f8:	08020570 	.word	0x08020570
 80185fc:	08020950 	.word	0x08020950
 8018600:	080205bc 	.word	0x080205bc
 8018604:	0802098c 	.word	0x0802098c
 8018608:	20027808 	.word	0x20027808
 801860c:	20027805 	.word	0x20027805
 8018610:	080209ac 	.word	0x080209ac
            } else {
              recv_data = cseg->p;
 8018614:	68bb      	ldr	r3, [r7, #8]
 8018616:	685b      	ldr	r3, [r3, #4]
 8018618:	4a70      	ldr	r2, [pc, #448]	@ (80187dc <tcp_receive+0xcf4>)
 801861a:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 801861c:	68bb      	ldr	r3, [r7, #8]
 801861e:	2200      	movs	r2, #0
 8018620:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8018622:	68bb      	ldr	r3, [r7, #8]
 8018624:	68db      	ldr	r3, [r3, #12]
 8018626:	899b      	ldrh	r3, [r3, #12]
 8018628:	b29b      	uxth	r3, r3
 801862a:	4618      	mov	r0, r3
 801862c:	f7fa fd70 	bl	8013110 <lwip_htons>
 8018630:	4603      	mov	r3, r0
 8018632:	b2db      	uxtb	r3, r3
 8018634:	f003 0301 	and.w	r3, r3, #1
 8018638:	2b00      	cmp	r3, #0
 801863a:	d00d      	beq.n	8018658 <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 801863c:	4b68      	ldr	r3, [pc, #416]	@ (80187e0 <tcp_receive+0xcf8>)
 801863e:	781b      	ldrb	r3, [r3, #0]
 8018640:	f043 0320 	orr.w	r3, r3, #32
 8018644:	b2da      	uxtb	r2, r3
 8018646:	4b66      	ldr	r3, [pc, #408]	@ (80187e0 <tcp_receive+0xcf8>)
 8018648:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 801864a:	687b      	ldr	r3, [r7, #4]
 801864c:	7d1b      	ldrb	r3, [r3, #20]
 801864e:	2b04      	cmp	r3, #4
 8018650:	d102      	bne.n	8018658 <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 8018652:	687b      	ldr	r3, [r7, #4]
 8018654:	2207      	movs	r2, #7
 8018656:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 8018658:	68bb      	ldr	r3, [r7, #8]
 801865a:	681a      	ldr	r2, [r3, #0]
 801865c:	687b      	ldr	r3, [r7, #4]
 801865e:	675a      	str	r2, [r3, #116]	@ 0x74
          tcp_seg_free(cseg);
 8018660:	68b8      	ldr	r0, [r7, #8]
 8018662:	f7fd fbd4 	bl	8015e0e <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 8018666:	687b      	ldr	r3, [r7, #4]
 8018668:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801866a:	2b00      	cmp	r3, #0
 801866c:	d008      	beq.n	8018680 <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 801866e:	687b      	ldr	r3, [r7, #4]
 8018670:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8018672:	68db      	ldr	r3, [r3, #12]
 8018674:	685a      	ldr	r2, [r3, #4]
 8018676:	687b      	ldr	r3, [r7, #4]
 8018678:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        while (pcb->ooseq != NULL &&
 801867a:	429a      	cmp	r2, r3
 801867c:	f43f af43 	beq.w	8018506 <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 8018680:	687b      	ldr	r3, [r7, #4]
 8018682:	8b5b      	ldrh	r3, [r3, #26]
 8018684:	f003 0301 	and.w	r3, r3, #1
 8018688:	2b00      	cmp	r3, #0
 801868a:	d00e      	beq.n	80186aa <tcp_receive+0xbc2>
 801868c:	687b      	ldr	r3, [r7, #4]
 801868e:	8b5b      	ldrh	r3, [r3, #26]
 8018690:	f023 0301 	bic.w	r3, r3, #1
 8018694:	b29a      	uxth	r2, r3
 8018696:	687b      	ldr	r3, [r7, #4]
 8018698:	835a      	strh	r2, [r3, #26]
 801869a:	687b      	ldr	r3, [r7, #4]
 801869c:	8b5b      	ldrh	r3, [r3, #26]
 801869e:	f043 0302 	orr.w	r3, r3, #2
 80186a2:	b29a      	uxth	r2, r3
 80186a4:	687b      	ldr	r3, [r7, #4]
 80186a6:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 80186a8:	e187      	b.n	80189ba <tcp_receive+0xed2>
        tcp_ack(pcb);
 80186aa:	687b      	ldr	r3, [r7, #4]
 80186ac:	8b5b      	ldrh	r3, [r3, #26]
 80186ae:	f043 0301 	orr.w	r3, r3, #1
 80186b2:	b29a      	uxth	r2, r3
 80186b4:	687b      	ldr	r3, [r7, #4]
 80186b6:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 80186b8:	e17f      	b.n	80189ba <tcp_receive+0xed2>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 80186ba:	687b      	ldr	r3, [r7, #4]
 80186bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80186be:	2b00      	cmp	r3, #0
 80186c0:	d106      	bne.n	80186d0 <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 80186c2:	4848      	ldr	r0, [pc, #288]	@ (80187e4 <tcp_receive+0xcfc>)
 80186c4:	f7fd fbbc 	bl	8015e40 <tcp_seg_copy>
 80186c8:	4602      	mov	r2, r0
 80186ca:	687b      	ldr	r3, [r7, #4]
 80186cc:	675a      	str	r2, [r3, #116]	@ 0x74
 80186ce:	e16c      	b.n	80189aa <tcp_receive+0xec2>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 80186d0:	2300      	movs	r3, #0
 80186d2:	637b      	str	r3, [r7, #52]	@ 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 80186d4:	687b      	ldr	r3, [r7, #4]
 80186d6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80186d8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80186da:	e156      	b.n	801898a <tcp_receive+0xea2>
            if (seqno == next->tcphdr->seqno) {
 80186dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80186de:	68db      	ldr	r3, [r3, #12]
 80186e0:	685a      	ldr	r2, [r3, #4]
 80186e2:	4b41      	ldr	r3, [pc, #260]	@ (80187e8 <tcp_receive+0xd00>)
 80186e4:	681b      	ldr	r3, [r3, #0]
 80186e6:	429a      	cmp	r2, r3
 80186e8:	d11d      	bne.n	8018726 <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 80186ea:	4b3e      	ldr	r3, [pc, #248]	@ (80187e4 <tcp_receive+0xcfc>)
 80186ec:	891a      	ldrh	r2, [r3, #8]
 80186ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80186f0:	891b      	ldrh	r3, [r3, #8]
 80186f2:	429a      	cmp	r2, r3
 80186f4:	f240 814e 	bls.w	8018994 <tcp_receive+0xeac>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 80186f8:	483a      	ldr	r0, [pc, #232]	@ (80187e4 <tcp_receive+0xcfc>)
 80186fa:	f7fd fba1 	bl	8015e40 <tcp_seg_copy>
 80186fe:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 8018700:	697b      	ldr	r3, [r7, #20]
 8018702:	2b00      	cmp	r3, #0
 8018704:	f000 8148 	beq.w	8018998 <tcp_receive+0xeb0>
                  if (prev != NULL) {
 8018708:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801870a:	2b00      	cmp	r3, #0
 801870c:	d003      	beq.n	8018716 <tcp_receive+0xc2e>
                    prev->next = cseg;
 801870e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018710:	697a      	ldr	r2, [r7, #20]
 8018712:	601a      	str	r2, [r3, #0]
 8018714:	e002      	b.n	801871c <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 8018716:	687b      	ldr	r3, [r7, #4]
 8018718:	697a      	ldr	r2, [r7, #20]
 801871a:	675a      	str	r2, [r3, #116]	@ 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 801871c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 801871e:	6978      	ldr	r0, [r7, #20]
 8018720:	f7ff f8de 	bl	80178e0 <tcp_oos_insert_segment>
                }
                break;
 8018724:	e138      	b.n	8018998 <tcp_receive+0xeb0>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 8018726:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018728:	2b00      	cmp	r3, #0
 801872a:	d117      	bne.n	801875c <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 801872c:	4b2e      	ldr	r3, [pc, #184]	@ (80187e8 <tcp_receive+0xd00>)
 801872e:	681a      	ldr	r2, [r3, #0]
 8018730:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018732:	68db      	ldr	r3, [r3, #12]
 8018734:	685b      	ldr	r3, [r3, #4]
 8018736:	1ad3      	subs	r3, r2, r3
 8018738:	2b00      	cmp	r3, #0
 801873a:	da57      	bge.n	80187ec <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 801873c:	4829      	ldr	r0, [pc, #164]	@ (80187e4 <tcp_receive+0xcfc>)
 801873e:	f7fd fb7f 	bl	8015e40 <tcp_seg_copy>
 8018742:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 8018744:	69bb      	ldr	r3, [r7, #24]
 8018746:	2b00      	cmp	r3, #0
 8018748:	f000 8128 	beq.w	801899c <tcp_receive+0xeb4>
                    pcb->ooseq = cseg;
 801874c:	687b      	ldr	r3, [r7, #4]
 801874e:	69ba      	ldr	r2, [r7, #24]
 8018750:	675a      	str	r2, [r3, #116]	@ 0x74
                    tcp_oos_insert_segment(cseg, next);
 8018752:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8018754:	69b8      	ldr	r0, [r7, #24]
 8018756:	f7ff f8c3 	bl	80178e0 <tcp_oos_insert_segment>
                  }
                  break;
 801875a:	e11f      	b.n	801899c <tcp_receive+0xeb4>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 801875c:	4b22      	ldr	r3, [pc, #136]	@ (80187e8 <tcp_receive+0xd00>)
 801875e:	681a      	ldr	r2, [r3, #0]
 8018760:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018762:	68db      	ldr	r3, [r3, #12]
 8018764:	685b      	ldr	r3, [r3, #4]
 8018766:	1ad3      	subs	r3, r2, r3
 8018768:	3b01      	subs	r3, #1
 801876a:	2b00      	cmp	r3, #0
 801876c:	db3e      	blt.n	80187ec <tcp_receive+0xd04>
 801876e:	4b1e      	ldr	r3, [pc, #120]	@ (80187e8 <tcp_receive+0xd00>)
 8018770:	681a      	ldr	r2, [r3, #0]
 8018772:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018774:	68db      	ldr	r3, [r3, #12]
 8018776:	685b      	ldr	r3, [r3, #4]
 8018778:	1ad3      	subs	r3, r2, r3
 801877a:	3301      	adds	r3, #1
 801877c:	2b00      	cmp	r3, #0
 801877e:	dc35      	bgt.n	80187ec <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8018780:	4818      	ldr	r0, [pc, #96]	@ (80187e4 <tcp_receive+0xcfc>)
 8018782:	f7fd fb5d 	bl	8015e40 <tcp_seg_copy>
 8018786:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 8018788:	69fb      	ldr	r3, [r7, #28]
 801878a:	2b00      	cmp	r3, #0
 801878c:	f000 8108 	beq.w	80189a0 <tcp_receive+0xeb8>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 8018790:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018792:	68db      	ldr	r3, [r3, #12]
 8018794:	685b      	ldr	r3, [r3, #4]
 8018796:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8018798:	8912      	ldrh	r2, [r2, #8]
 801879a:	441a      	add	r2, r3
 801879c:	4b12      	ldr	r3, [pc, #72]	@ (80187e8 <tcp_receive+0xd00>)
 801879e:	681b      	ldr	r3, [r3, #0]
 80187a0:	1ad3      	subs	r3, r2, r3
 80187a2:	2b00      	cmp	r3, #0
 80187a4:	dd12      	ble.n	80187cc <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 80187a6:	4b10      	ldr	r3, [pc, #64]	@ (80187e8 <tcp_receive+0xd00>)
 80187a8:	681b      	ldr	r3, [r3, #0]
 80187aa:	b29a      	uxth	r2, r3
 80187ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80187ae:	68db      	ldr	r3, [r3, #12]
 80187b0:	685b      	ldr	r3, [r3, #4]
 80187b2:	b29b      	uxth	r3, r3
 80187b4:	1ad3      	subs	r3, r2, r3
 80187b6:	b29a      	uxth	r2, r3
 80187b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80187ba:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 80187bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80187be:	685a      	ldr	r2, [r3, #4]
 80187c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80187c2:	891b      	ldrh	r3, [r3, #8]
 80187c4:	4619      	mov	r1, r3
 80187c6:	4610      	mov	r0, r2
 80187c8:	f7fb ff0a 	bl	80145e0 <pbuf_realloc>
                    }
                    prev->next = cseg;
 80187cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80187ce:	69fa      	ldr	r2, [r7, #28]
 80187d0:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 80187d2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80187d4:	69f8      	ldr	r0, [r7, #28]
 80187d6:	f7ff f883 	bl	80178e0 <tcp_oos_insert_segment>
                  }
                  break;
 80187da:	e0e1      	b.n	80189a0 <tcp_receive+0xeb8>
 80187dc:	20027808 	.word	0x20027808
 80187e0:	20027805 	.word	0x20027805
 80187e4:	200277d8 	.word	0x200277d8
 80187e8:	200277f8 	.word	0x200277f8
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 80187ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80187ee:	637b      	str	r3, [r7, #52]	@ 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 80187f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80187f2:	681b      	ldr	r3, [r3, #0]
 80187f4:	2b00      	cmp	r3, #0
 80187f6:	f040 80c5 	bne.w	8018984 <tcp_receive+0xe9c>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 80187fa:	4b7f      	ldr	r3, [pc, #508]	@ (80189f8 <tcp_receive+0xf10>)
 80187fc:	681a      	ldr	r2, [r3, #0]
 80187fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018800:	68db      	ldr	r3, [r3, #12]
 8018802:	685b      	ldr	r3, [r3, #4]
 8018804:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 8018806:	2b00      	cmp	r3, #0
 8018808:	f340 80bc 	ble.w	8018984 <tcp_receive+0xe9c>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 801880c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801880e:	68db      	ldr	r3, [r3, #12]
 8018810:	899b      	ldrh	r3, [r3, #12]
 8018812:	b29b      	uxth	r3, r3
 8018814:	4618      	mov	r0, r3
 8018816:	f7fa fc7b 	bl	8013110 <lwip_htons>
 801881a:	4603      	mov	r3, r0
 801881c:	b2db      	uxtb	r3, r3
 801881e:	f003 0301 	and.w	r3, r3, #1
 8018822:	2b00      	cmp	r3, #0
 8018824:	f040 80be 	bne.w	80189a4 <tcp_receive+0xebc>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 8018828:	4874      	ldr	r0, [pc, #464]	@ (80189fc <tcp_receive+0xf14>)
 801882a:	f7fd fb09 	bl	8015e40 <tcp_seg_copy>
 801882e:	4602      	mov	r2, r0
 8018830:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018832:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 8018834:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018836:	681b      	ldr	r3, [r3, #0]
 8018838:	2b00      	cmp	r3, #0
 801883a:	f000 80b5 	beq.w	80189a8 <tcp_receive+0xec0>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 801883e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018840:	68db      	ldr	r3, [r3, #12]
 8018842:	685b      	ldr	r3, [r3, #4]
 8018844:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8018846:	8912      	ldrh	r2, [r2, #8]
 8018848:	441a      	add	r2, r3
 801884a:	4b6b      	ldr	r3, [pc, #428]	@ (80189f8 <tcp_receive+0xf10>)
 801884c:	681b      	ldr	r3, [r3, #0]
 801884e:	1ad3      	subs	r3, r2, r3
 8018850:	2b00      	cmp	r3, #0
 8018852:	dd12      	ble.n	801887a <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 8018854:	4b68      	ldr	r3, [pc, #416]	@ (80189f8 <tcp_receive+0xf10>)
 8018856:	681b      	ldr	r3, [r3, #0]
 8018858:	b29a      	uxth	r2, r3
 801885a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801885c:	68db      	ldr	r3, [r3, #12]
 801885e:	685b      	ldr	r3, [r3, #4]
 8018860:	b29b      	uxth	r3, r3
 8018862:	1ad3      	subs	r3, r2, r3
 8018864:	b29a      	uxth	r2, r3
 8018866:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018868:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 801886a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801886c:	685a      	ldr	r2, [r3, #4]
 801886e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018870:	891b      	ldrh	r3, [r3, #8]
 8018872:	4619      	mov	r1, r3
 8018874:	4610      	mov	r0, r2
 8018876:	f7fb feb3 	bl	80145e0 <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 801887a:	4b61      	ldr	r3, [pc, #388]	@ (8018a00 <tcp_receive+0xf18>)
 801887c:	881b      	ldrh	r3, [r3, #0]
 801887e:	461a      	mov	r2, r3
 8018880:	4b5d      	ldr	r3, [pc, #372]	@ (80189f8 <tcp_receive+0xf10>)
 8018882:	681b      	ldr	r3, [r3, #0]
 8018884:	441a      	add	r2, r3
 8018886:	687b      	ldr	r3, [r7, #4]
 8018888:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801888a:	6879      	ldr	r1, [r7, #4]
 801888c:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 801888e:	440b      	add	r3, r1
 8018890:	1ad3      	subs	r3, r2, r3
 8018892:	2b00      	cmp	r3, #0
 8018894:	f340 8088 	ble.w	80189a8 <tcp_receive+0xec0>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 8018898:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801889a:	681b      	ldr	r3, [r3, #0]
 801889c:	68db      	ldr	r3, [r3, #12]
 801889e:	899b      	ldrh	r3, [r3, #12]
 80188a0:	b29b      	uxth	r3, r3
 80188a2:	4618      	mov	r0, r3
 80188a4:	f7fa fc34 	bl	8013110 <lwip_htons>
 80188a8:	4603      	mov	r3, r0
 80188aa:	b2db      	uxtb	r3, r3
 80188ac:	f003 0301 	and.w	r3, r3, #1
 80188b0:	2b00      	cmp	r3, #0
 80188b2:	d021      	beq.n	80188f8 <tcp_receive+0xe10>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 80188b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80188b6:	681b      	ldr	r3, [r3, #0]
 80188b8:	68db      	ldr	r3, [r3, #12]
 80188ba:	899b      	ldrh	r3, [r3, #12]
 80188bc:	b29b      	uxth	r3, r3
 80188be:	b21b      	sxth	r3, r3
 80188c0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80188c4:	b21c      	sxth	r4, r3
 80188c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80188c8:	681b      	ldr	r3, [r3, #0]
 80188ca:	68db      	ldr	r3, [r3, #12]
 80188cc:	899b      	ldrh	r3, [r3, #12]
 80188ce:	b29b      	uxth	r3, r3
 80188d0:	4618      	mov	r0, r3
 80188d2:	f7fa fc1d 	bl	8013110 <lwip_htons>
 80188d6:	4603      	mov	r3, r0
 80188d8:	b2db      	uxtb	r3, r3
 80188da:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 80188de:	b29b      	uxth	r3, r3
 80188e0:	4618      	mov	r0, r3
 80188e2:	f7fa fc15 	bl	8013110 <lwip_htons>
 80188e6:	4603      	mov	r3, r0
 80188e8:	b21b      	sxth	r3, r3
 80188ea:	4323      	orrs	r3, r4
 80188ec:	b21a      	sxth	r2, r3
 80188ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80188f0:	681b      	ldr	r3, [r3, #0]
 80188f2:	68db      	ldr	r3, [r3, #12]
 80188f4:	b292      	uxth	r2, r2
 80188f6:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 80188f8:	687b      	ldr	r3, [r7, #4]
 80188fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80188fc:	b29a      	uxth	r2, r3
 80188fe:	687b      	ldr	r3, [r7, #4]
 8018900:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8018902:	4413      	add	r3, r2
 8018904:	b299      	uxth	r1, r3
 8018906:	4b3c      	ldr	r3, [pc, #240]	@ (80189f8 <tcp_receive+0xf10>)
 8018908:	681b      	ldr	r3, [r3, #0]
 801890a:	b29a      	uxth	r2, r3
 801890c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801890e:	681b      	ldr	r3, [r3, #0]
 8018910:	1a8a      	subs	r2, r1, r2
 8018912:	b292      	uxth	r2, r2
 8018914:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 8018916:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018918:	681b      	ldr	r3, [r3, #0]
 801891a:	685a      	ldr	r2, [r3, #4]
 801891c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801891e:	681b      	ldr	r3, [r3, #0]
 8018920:	891b      	ldrh	r3, [r3, #8]
 8018922:	4619      	mov	r1, r3
 8018924:	4610      	mov	r0, r2
 8018926:	f7fb fe5b 	bl	80145e0 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 801892a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801892c:	681b      	ldr	r3, [r3, #0]
 801892e:	891c      	ldrh	r4, [r3, #8]
 8018930:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018932:	681b      	ldr	r3, [r3, #0]
 8018934:	68db      	ldr	r3, [r3, #12]
 8018936:	899b      	ldrh	r3, [r3, #12]
 8018938:	b29b      	uxth	r3, r3
 801893a:	4618      	mov	r0, r3
 801893c:	f7fa fbe8 	bl	8013110 <lwip_htons>
 8018940:	4603      	mov	r3, r0
 8018942:	b2db      	uxtb	r3, r3
 8018944:	f003 0303 	and.w	r3, r3, #3
 8018948:	2b00      	cmp	r3, #0
 801894a:	d001      	beq.n	8018950 <tcp_receive+0xe68>
 801894c:	2301      	movs	r3, #1
 801894e:	e000      	b.n	8018952 <tcp_receive+0xe6a>
 8018950:	2300      	movs	r3, #0
 8018952:	4423      	add	r3, r4
 8018954:	b29a      	uxth	r2, r3
 8018956:	4b2a      	ldr	r3, [pc, #168]	@ (8018a00 <tcp_receive+0xf18>)
 8018958:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801895a:	4b29      	ldr	r3, [pc, #164]	@ (8018a00 <tcp_receive+0xf18>)
 801895c:	881b      	ldrh	r3, [r3, #0]
 801895e:	461a      	mov	r2, r3
 8018960:	4b25      	ldr	r3, [pc, #148]	@ (80189f8 <tcp_receive+0xf10>)
 8018962:	681b      	ldr	r3, [r3, #0]
 8018964:	441a      	add	r2, r3
 8018966:	687b      	ldr	r3, [r7, #4]
 8018968:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801896a:	6879      	ldr	r1, [r7, #4]
 801896c:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 801896e:	440b      	add	r3, r1
 8018970:	429a      	cmp	r2, r3
 8018972:	d019      	beq.n	80189a8 <tcp_receive+0xec0>
 8018974:	4b23      	ldr	r3, [pc, #140]	@ (8018a04 <tcp_receive+0xf1c>)
 8018976:	f44f 62df 	mov.w	r2, #1784	@ 0x6f8
 801897a:	4923      	ldr	r1, [pc, #140]	@ (8018a08 <tcp_receive+0xf20>)
 801897c:	4823      	ldr	r0, [pc, #140]	@ (8018a0c <tcp_receive+0xf24>)
 801897e:	f005 fc89 	bl	801e294 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 8018982:	e011      	b.n	80189a8 <tcp_receive+0xec0>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8018984:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018986:	681b      	ldr	r3, [r3, #0]
 8018988:	63bb      	str	r3, [r7, #56]	@ 0x38
 801898a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801898c:	2b00      	cmp	r3, #0
 801898e:	f47f aea5 	bne.w	80186dc <tcp_receive+0xbf4>
 8018992:	e00a      	b.n	80189aa <tcp_receive+0xec2>
                break;
 8018994:	bf00      	nop
 8018996:	e008      	b.n	80189aa <tcp_receive+0xec2>
                break;
 8018998:	bf00      	nop
 801899a:	e006      	b.n	80189aa <tcp_receive+0xec2>
                  break;
 801899c:	bf00      	nop
 801899e:	e004      	b.n	80189aa <tcp_receive+0xec2>
                  break;
 80189a0:	bf00      	nop
 80189a2:	e002      	b.n	80189aa <tcp_receive+0xec2>
                  break;
 80189a4:	bf00      	nop
 80189a6:	e000      	b.n	80189aa <tcp_receive+0xec2>
                break;
 80189a8:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 80189aa:	6878      	ldr	r0, [r7, #4]
 80189ac:	f001 fa30 	bl	8019e10 <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 80189b0:	e003      	b.n	80189ba <tcp_receive+0xed2>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 80189b2:	6878      	ldr	r0, [r7, #4]
 80189b4:	f001 fa2c 	bl	8019e10 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 80189b8:	e01a      	b.n	80189f0 <tcp_receive+0xf08>
 80189ba:	e019      	b.n	80189f0 <tcp_receive+0xf08>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 80189bc:	4b0e      	ldr	r3, [pc, #56]	@ (80189f8 <tcp_receive+0xf10>)
 80189be:	681a      	ldr	r2, [r3, #0]
 80189c0:	687b      	ldr	r3, [r7, #4]
 80189c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80189c4:	1ad3      	subs	r3, r2, r3
 80189c6:	2b00      	cmp	r3, #0
 80189c8:	db0a      	blt.n	80189e0 <tcp_receive+0xef8>
 80189ca:	4b0b      	ldr	r3, [pc, #44]	@ (80189f8 <tcp_receive+0xf10>)
 80189cc:	681a      	ldr	r2, [r3, #0]
 80189ce:	687b      	ldr	r3, [r7, #4]
 80189d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80189d2:	6879      	ldr	r1, [r7, #4]
 80189d4:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 80189d6:	440b      	add	r3, r1
 80189d8:	1ad3      	subs	r3, r2, r3
 80189da:	3301      	adds	r3, #1
 80189dc:	2b00      	cmp	r3, #0
 80189de:	dd07      	ble.n	80189f0 <tcp_receive+0xf08>
      tcp_ack_now(pcb);
 80189e0:	687b      	ldr	r3, [r7, #4]
 80189e2:	8b5b      	ldrh	r3, [r3, #26]
 80189e4:	f043 0302 	orr.w	r3, r3, #2
 80189e8:	b29a      	uxth	r2, r3
 80189ea:	687b      	ldr	r3, [r7, #4]
 80189ec:	835a      	strh	r2, [r3, #26]
    }
  }
}
 80189ee:	e7ff      	b.n	80189f0 <tcp_receive+0xf08>
 80189f0:	bf00      	nop
 80189f2:	3750      	adds	r7, #80	@ 0x50
 80189f4:	46bd      	mov	sp, r7
 80189f6:	bdb0      	pop	{r4, r5, r7, pc}
 80189f8:	200277f8 	.word	0x200277f8
 80189fc:	200277d8 	.word	0x200277d8
 8018a00:	20027802 	.word	0x20027802
 8018a04:	08020570 	.word	0x08020570
 8018a08:	08020918 	.word	0x08020918
 8018a0c:	080205bc 	.word	0x080205bc

08018a10 <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 8018a10:	b480      	push	{r7}
 8018a12:	b083      	sub	sp, #12
 8018a14:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 8018a16:	4b15      	ldr	r3, [pc, #84]	@ (8018a6c <tcp_get_next_optbyte+0x5c>)
 8018a18:	881b      	ldrh	r3, [r3, #0]
 8018a1a:	1c5a      	adds	r2, r3, #1
 8018a1c:	b291      	uxth	r1, r2
 8018a1e:	4a13      	ldr	r2, [pc, #76]	@ (8018a6c <tcp_get_next_optbyte+0x5c>)
 8018a20:	8011      	strh	r1, [r2, #0]
 8018a22:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8018a24:	4b12      	ldr	r3, [pc, #72]	@ (8018a70 <tcp_get_next_optbyte+0x60>)
 8018a26:	681b      	ldr	r3, [r3, #0]
 8018a28:	2b00      	cmp	r3, #0
 8018a2a:	d004      	beq.n	8018a36 <tcp_get_next_optbyte+0x26>
 8018a2c:	4b11      	ldr	r3, [pc, #68]	@ (8018a74 <tcp_get_next_optbyte+0x64>)
 8018a2e:	881b      	ldrh	r3, [r3, #0]
 8018a30:	88fa      	ldrh	r2, [r7, #6]
 8018a32:	429a      	cmp	r2, r3
 8018a34:	d208      	bcs.n	8018a48 <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 8018a36:	4b10      	ldr	r3, [pc, #64]	@ (8018a78 <tcp_get_next_optbyte+0x68>)
 8018a38:	681b      	ldr	r3, [r3, #0]
 8018a3a:	3314      	adds	r3, #20
 8018a3c:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 8018a3e:	88fb      	ldrh	r3, [r7, #6]
 8018a40:	683a      	ldr	r2, [r7, #0]
 8018a42:	4413      	add	r3, r2
 8018a44:	781b      	ldrb	r3, [r3, #0]
 8018a46:	e00b      	b.n	8018a60 <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 8018a48:	88fb      	ldrh	r3, [r7, #6]
 8018a4a:	b2da      	uxtb	r2, r3
 8018a4c:	4b09      	ldr	r3, [pc, #36]	@ (8018a74 <tcp_get_next_optbyte+0x64>)
 8018a4e:	881b      	ldrh	r3, [r3, #0]
 8018a50:	b2db      	uxtb	r3, r3
 8018a52:	1ad3      	subs	r3, r2, r3
 8018a54:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 8018a56:	4b06      	ldr	r3, [pc, #24]	@ (8018a70 <tcp_get_next_optbyte+0x60>)
 8018a58:	681a      	ldr	r2, [r3, #0]
 8018a5a:	797b      	ldrb	r3, [r7, #5]
 8018a5c:	4413      	add	r3, r2
 8018a5e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8018a60:	4618      	mov	r0, r3
 8018a62:	370c      	adds	r7, #12
 8018a64:	46bd      	mov	sp, r7
 8018a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018a6a:	4770      	bx	lr
 8018a6c:	200277f4 	.word	0x200277f4
 8018a70:	200277f0 	.word	0x200277f0
 8018a74:	200277ee 	.word	0x200277ee
 8018a78:	200277e8 	.word	0x200277e8

08018a7c <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 8018a7c:	b580      	push	{r7, lr}
 8018a7e:	b084      	sub	sp, #16
 8018a80:	af00      	add	r7, sp, #0
 8018a82:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 8018a84:	687b      	ldr	r3, [r7, #4]
 8018a86:	2b00      	cmp	r3, #0
 8018a88:	d106      	bne.n	8018a98 <tcp_parseopt+0x1c>
 8018a8a:	4b32      	ldr	r3, [pc, #200]	@ (8018b54 <tcp_parseopt+0xd8>)
 8018a8c:	f240 727d 	movw	r2, #1917	@ 0x77d
 8018a90:	4931      	ldr	r1, [pc, #196]	@ (8018b58 <tcp_parseopt+0xdc>)
 8018a92:	4832      	ldr	r0, [pc, #200]	@ (8018b5c <tcp_parseopt+0xe0>)
 8018a94:	f005 fbfe 	bl	801e294 <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 8018a98:	4b31      	ldr	r3, [pc, #196]	@ (8018b60 <tcp_parseopt+0xe4>)
 8018a9a:	881b      	ldrh	r3, [r3, #0]
 8018a9c:	2b00      	cmp	r3, #0
 8018a9e:	d056      	beq.n	8018b4e <tcp_parseopt+0xd2>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8018aa0:	4b30      	ldr	r3, [pc, #192]	@ (8018b64 <tcp_parseopt+0xe8>)
 8018aa2:	2200      	movs	r2, #0
 8018aa4:	801a      	strh	r2, [r3, #0]
 8018aa6:	e046      	b.n	8018b36 <tcp_parseopt+0xba>
      u8_t opt = tcp_get_next_optbyte();
 8018aa8:	f7ff ffb2 	bl	8018a10 <tcp_get_next_optbyte>
 8018aac:	4603      	mov	r3, r0
 8018aae:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 8018ab0:	7bfb      	ldrb	r3, [r7, #15]
 8018ab2:	2b02      	cmp	r3, #2
 8018ab4:	d006      	beq.n	8018ac4 <tcp_parseopt+0x48>
 8018ab6:	2b02      	cmp	r3, #2
 8018ab8:	dc2a      	bgt.n	8018b10 <tcp_parseopt+0x94>
 8018aba:	2b00      	cmp	r3, #0
 8018abc:	d042      	beq.n	8018b44 <tcp_parseopt+0xc8>
 8018abe:	2b01      	cmp	r3, #1
 8018ac0:	d038      	beq.n	8018b34 <tcp_parseopt+0xb8>
 8018ac2:	e025      	b.n	8018b10 <tcp_parseopt+0x94>
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 8018ac4:	f7ff ffa4 	bl	8018a10 <tcp_get_next_optbyte>
 8018ac8:	4603      	mov	r3, r0
 8018aca:	2b04      	cmp	r3, #4
 8018acc:	d13c      	bne.n	8018b48 <tcp_parseopt+0xcc>
 8018ace:	4b25      	ldr	r3, [pc, #148]	@ (8018b64 <tcp_parseopt+0xe8>)
 8018ad0:	881b      	ldrh	r3, [r3, #0]
 8018ad2:	3301      	adds	r3, #1
 8018ad4:	4a22      	ldr	r2, [pc, #136]	@ (8018b60 <tcp_parseopt+0xe4>)
 8018ad6:	8812      	ldrh	r2, [r2, #0]
 8018ad8:	4293      	cmp	r3, r2
 8018ada:	da35      	bge.n	8018b48 <tcp_parseopt+0xcc>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 8018adc:	f7ff ff98 	bl	8018a10 <tcp_get_next_optbyte>
 8018ae0:	4603      	mov	r3, r0
 8018ae2:	021b      	lsls	r3, r3, #8
 8018ae4:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 8018ae6:	f7ff ff93 	bl	8018a10 <tcp_get_next_optbyte>
 8018aea:	4603      	mov	r3, r0
 8018aec:	461a      	mov	r2, r3
 8018aee:	89bb      	ldrh	r3, [r7, #12]
 8018af0:	4313      	orrs	r3, r2
 8018af2:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 8018af4:	89bb      	ldrh	r3, [r7, #12]
 8018af6:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 8018afa:	d804      	bhi.n	8018b06 <tcp_parseopt+0x8a>
 8018afc:	89bb      	ldrh	r3, [r7, #12]
 8018afe:	2b00      	cmp	r3, #0
 8018b00:	d001      	beq.n	8018b06 <tcp_parseopt+0x8a>
 8018b02:	89ba      	ldrh	r2, [r7, #12]
 8018b04:	e001      	b.n	8018b0a <tcp_parseopt+0x8e>
 8018b06:	f44f 7206 	mov.w	r2, #536	@ 0x218
 8018b0a:	687b      	ldr	r3, [r7, #4]
 8018b0c:	865a      	strh	r2, [r3, #50]	@ 0x32
          break;
 8018b0e:	e012      	b.n	8018b36 <tcp_parseopt+0xba>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 8018b10:	f7ff ff7e 	bl	8018a10 <tcp_get_next_optbyte>
 8018b14:	4603      	mov	r3, r0
 8018b16:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 8018b18:	7afb      	ldrb	r3, [r7, #11]
 8018b1a:	2b01      	cmp	r3, #1
 8018b1c:	d916      	bls.n	8018b4c <tcp_parseopt+0xd0>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 8018b1e:	7afb      	ldrb	r3, [r7, #11]
 8018b20:	b29a      	uxth	r2, r3
 8018b22:	4b10      	ldr	r3, [pc, #64]	@ (8018b64 <tcp_parseopt+0xe8>)
 8018b24:	881b      	ldrh	r3, [r3, #0]
 8018b26:	4413      	add	r3, r2
 8018b28:	b29b      	uxth	r3, r3
 8018b2a:	3b02      	subs	r3, #2
 8018b2c:	b29a      	uxth	r2, r3
 8018b2e:	4b0d      	ldr	r3, [pc, #52]	@ (8018b64 <tcp_parseopt+0xe8>)
 8018b30:	801a      	strh	r2, [r3, #0]
 8018b32:	e000      	b.n	8018b36 <tcp_parseopt+0xba>
          break;
 8018b34:	bf00      	nop
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8018b36:	4b0b      	ldr	r3, [pc, #44]	@ (8018b64 <tcp_parseopt+0xe8>)
 8018b38:	881a      	ldrh	r2, [r3, #0]
 8018b3a:	4b09      	ldr	r3, [pc, #36]	@ (8018b60 <tcp_parseopt+0xe4>)
 8018b3c:	881b      	ldrh	r3, [r3, #0]
 8018b3e:	429a      	cmp	r2, r3
 8018b40:	d3b2      	bcc.n	8018aa8 <tcp_parseopt+0x2c>
 8018b42:	e004      	b.n	8018b4e <tcp_parseopt+0xd2>
          return;
 8018b44:	bf00      	nop
 8018b46:	e002      	b.n	8018b4e <tcp_parseopt+0xd2>
            return;
 8018b48:	bf00      	nop
 8018b4a:	e000      	b.n	8018b4e <tcp_parseopt+0xd2>
            return;
 8018b4c:	bf00      	nop
      }
    }
  }
}
 8018b4e:	3710      	adds	r7, #16
 8018b50:	46bd      	mov	sp, r7
 8018b52:	bd80      	pop	{r7, pc}
 8018b54:	08020570 	.word	0x08020570
 8018b58:	080209d4 	.word	0x080209d4
 8018b5c:	080205bc 	.word	0x080205bc
 8018b60:	200277ec 	.word	0x200277ec
 8018b64:	200277f4 	.word	0x200277f4

08018b68 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 8018b68:	b480      	push	{r7}
 8018b6a:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 8018b6c:	4b05      	ldr	r3, [pc, #20]	@ (8018b84 <tcp_trigger_input_pcb_close+0x1c>)
 8018b6e:	781b      	ldrb	r3, [r3, #0]
 8018b70:	f043 0310 	orr.w	r3, r3, #16
 8018b74:	b2da      	uxtb	r2, r3
 8018b76:	4b03      	ldr	r3, [pc, #12]	@ (8018b84 <tcp_trigger_input_pcb_close+0x1c>)
 8018b78:	701a      	strb	r2, [r3, #0]
}
 8018b7a:	bf00      	nop
 8018b7c:	46bd      	mov	sp, r7
 8018b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018b82:	4770      	bx	lr
 8018b84:	20027805 	.word	0x20027805

08018b88 <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 8018b88:	b580      	push	{r7, lr}
 8018b8a:	b084      	sub	sp, #16
 8018b8c:	af00      	add	r7, sp, #0
 8018b8e:	60f8      	str	r0, [r7, #12]
 8018b90:	60b9      	str	r1, [r7, #8]
 8018b92:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 8018b94:	68fb      	ldr	r3, [r7, #12]
 8018b96:	2b00      	cmp	r3, #0
 8018b98:	d00a      	beq.n	8018bb0 <tcp_route+0x28>
 8018b9a:	68fb      	ldr	r3, [r7, #12]
 8018b9c:	7a1b      	ldrb	r3, [r3, #8]
 8018b9e:	2b00      	cmp	r3, #0
 8018ba0:	d006      	beq.n	8018bb0 <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 8018ba2:	68fb      	ldr	r3, [r7, #12]
 8018ba4:	7a1b      	ldrb	r3, [r3, #8]
 8018ba6:	4618      	mov	r0, r3
 8018ba8:	f7fb fb12 	bl	80141d0 <netif_get_by_index>
 8018bac:	4603      	mov	r3, r0
 8018bae:	e003      	b.n	8018bb8 <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 8018bb0:	6878      	ldr	r0, [r7, #4]
 8018bb2:	f003 f959 	bl	801be68 <ip4_route>
 8018bb6:	4603      	mov	r3, r0
  }
}
 8018bb8:	4618      	mov	r0, r3
 8018bba:	3710      	adds	r7, #16
 8018bbc:	46bd      	mov	sp, r7
 8018bbe:	bd80      	pop	{r7, pc}

08018bc0 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 8018bc0:	b590      	push	{r4, r7, lr}
 8018bc2:	b087      	sub	sp, #28
 8018bc4:	af00      	add	r7, sp, #0
 8018bc6:	60f8      	str	r0, [r7, #12]
 8018bc8:	60b9      	str	r1, [r7, #8]
 8018bca:	603b      	str	r3, [r7, #0]
 8018bcc:	4613      	mov	r3, r2
 8018bce:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 8018bd0:	68fb      	ldr	r3, [r7, #12]
 8018bd2:	2b00      	cmp	r3, #0
 8018bd4:	d105      	bne.n	8018be2 <tcp_create_segment+0x22>
 8018bd6:	4b43      	ldr	r3, [pc, #268]	@ (8018ce4 <tcp_create_segment+0x124>)
 8018bd8:	22a3      	movs	r2, #163	@ 0xa3
 8018bda:	4943      	ldr	r1, [pc, #268]	@ (8018ce8 <tcp_create_segment+0x128>)
 8018bdc:	4843      	ldr	r0, [pc, #268]	@ (8018cec <tcp_create_segment+0x12c>)
 8018bde:	f005 fb59 	bl	801e294 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 8018be2:	68bb      	ldr	r3, [r7, #8]
 8018be4:	2b00      	cmp	r3, #0
 8018be6:	d105      	bne.n	8018bf4 <tcp_create_segment+0x34>
 8018be8:	4b3e      	ldr	r3, [pc, #248]	@ (8018ce4 <tcp_create_segment+0x124>)
 8018bea:	22a4      	movs	r2, #164	@ 0xa4
 8018bec:	4940      	ldr	r1, [pc, #256]	@ (8018cf0 <tcp_create_segment+0x130>)
 8018bee:	483f      	ldr	r0, [pc, #252]	@ (8018cec <tcp_create_segment+0x12c>)
 8018bf0:	f005 fb50 	bl	801e294 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8018bf4:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8018bf8:	009b      	lsls	r3, r3, #2
 8018bfa:	b2db      	uxtb	r3, r3
 8018bfc:	f003 0304 	and.w	r3, r3, #4
 8018c00:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 8018c02:	2003      	movs	r0, #3
 8018c04:	f7fa ff58 	bl	8013ab8 <memp_malloc>
 8018c08:	6138      	str	r0, [r7, #16]
 8018c0a:	693b      	ldr	r3, [r7, #16]
 8018c0c:	2b00      	cmp	r3, #0
 8018c0e:	d104      	bne.n	8018c1a <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 8018c10:	68b8      	ldr	r0, [r7, #8]
 8018c12:	f7fb fe6b 	bl	80148ec <pbuf_free>
    return NULL;
 8018c16:	2300      	movs	r3, #0
 8018c18:	e060      	b.n	8018cdc <tcp_create_segment+0x11c>
  }
  seg->flags = optflags;
 8018c1a:	693b      	ldr	r3, [r7, #16]
 8018c1c:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8018c20:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 8018c22:	693b      	ldr	r3, [r7, #16]
 8018c24:	2200      	movs	r2, #0
 8018c26:	601a      	str	r2, [r3, #0]
  seg->p = p;
 8018c28:	693b      	ldr	r3, [r7, #16]
 8018c2a:	68ba      	ldr	r2, [r7, #8]
 8018c2c:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 8018c2e:	68bb      	ldr	r3, [r7, #8]
 8018c30:	891a      	ldrh	r2, [r3, #8]
 8018c32:	7dfb      	ldrb	r3, [r7, #23]
 8018c34:	b29b      	uxth	r3, r3
 8018c36:	429a      	cmp	r2, r3
 8018c38:	d205      	bcs.n	8018c46 <tcp_create_segment+0x86>
 8018c3a:	4b2a      	ldr	r3, [pc, #168]	@ (8018ce4 <tcp_create_segment+0x124>)
 8018c3c:	22b0      	movs	r2, #176	@ 0xb0
 8018c3e:	492d      	ldr	r1, [pc, #180]	@ (8018cf4 <tcp_create_segment+0x134>)
 8018c40:	482a      	ldr	r0, [pc, #168]	@ (8018cec <tcp_create_segment+0x12c>)
 8018c42:	f005 fb27 	bl	801e294 <iprintf>
  seg->len = p->tot_len - optlen;
 8018c46:	68bb      	ldr	r3, [r7, #8]
 8018c48:	891a      	ldrh	r2, [r3, #8]
 8018c4a:	7dfb      	ldrb	r3, [r7, #23]
 8018c4c:	b29b      	uxth	r3, r3
 8018c4e:	1ad3      	subs	r3, r2, r3
 8018c50:	b29a      	uxth	r2, r3
 8018c52:	693b      	ldr	r3, [r7, #16]
 8018c54:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 8018c56:	2114      	movs	r1, #20
 8018c58:	68b8      	ldr	r0, [r7, #8]
 8018c5a:	f7fb fdb1 	bl	80147c0 <pbuf_add_header>
 8018c5e:	4603      	mov	r3, r0
 8018c60:	2b00      	cmp	r3, #0
 8018c62:	d004      	beq.n	8018c6e <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 8018c64:	6938      	ldr	r0, [r7, #16]
 8018c66:	f7fd f8d2 	bl	8015e0e <tcp_seg_free>
    return NULL;
 8018c6a:	2300      	movs	r3, #0
 8018c6c:	e036      	b.n	8018cdc <tcp_create_segment+0x11c>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 8018c6e:	693b      	ldr	r3, [r7, #16]
 8018c70:	685b      	ldr	r3, [r3, #4]
 8018c72:	685a      	ldr	r2, [r3, #4]
 8018c74:	693b      	ldr	r3, [r7, #16]
 8018c76:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 8018c78:	68fb      	ldr	r3, [r7, #12]
 8018c7a:	8ada      	ldrh	r2, [r3, #22]
 8018c7c:	693b      	ldr	r3, [r7, #16]
 8018c7e:	68dc      	ldr	r4, [r3, #12]
 8018c80:	4610      	mov	r0, r2
 8018c82:	f7fa fa45 	bl	8013110 <lwip_htons>
 8018c86:	4603      	mov	r3, r0
 8018c88:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 8018c8a:	68fb      	ldr	r3, [r7, #12]
 8018c8c:	8b1a      	ldrh	r2, [r3, #24]
 8018c8e:	693b      	ldr	r3, [r7, #16]
 8018c90:	68dc      	ldr	r4, [r3, #12]
 8018c92:	4610      	mov	r0, r2
 8018c94:	f7fa fa3c 	bl	8013110 <lwip_htons>
 8018c98:	4603      	mov	r3, r0
 8018c9a:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 8018c9c:	693b      	ldr	r3, [r7, #16]
 8018c9e:	68dc      	ldr	r4, [r3, #12]
 8018ca0:	6838      	ldr	r0, [r7, #0]
 8018ca2:	f7fa fa4b 	bl	801313c <lwip_htonl>
 8018ca6:	4603      	mov	r3, r0
 8018ca8:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 8018caa:	7dfb      	ldrb	r3, [r7, #23]
 8018cac:	089b      	lsrs	r3, r3, #2
 8018cae:	b2db      	uxtb	r3, r3
 8018cb0:	3305      	adds	r3, #5
 8018cb2:	b29b      	uxth	r3, r3
 8018cb4:	031b      	lsls	r3, r3, #12
 8018cb6:	b29a      	uxth	r2, r3
 8018cb8:	79fb      	ldrb	r3, [r7, #7]
 8018cba:	b29b      	uxth	r3, r3
 8018cbc:	4313      	orrs	r3, r2
 8018cbe:	b29a      	uxth	r2, r3
 8018cc0:	693b      	ldr	r3, [r7, #16]
 8018cc2:	68dc      	ldr	r4, [r3, #12]
 8018cc4:	4610      	mov	r0, r2
 8018cc6:	f7fa fa23 	bl	8013110 <lwip_htons>
 8018cca:	4603      	mov	r3, r0
 8018ccc:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 8018cce:	693b      	ldr	r3, [r7, #16]
 8018cd0:	68db      	ldr	r3, [r3, #12]
 8018cd2:	2200      	movs	r2, #0
 8018cd4:	749a      	strb	r2, [r3, #18]
 8018cd6:	2200      	movs	r2, #0
 8018cd8:	74da      	strb	r2, [r3, #19]
  return seg;
 8018cda:	693b      	ldr	r3, [r7, #16]
}
 8018cdc:	4618      	mov	r0, r3
 8018cde:	371c      	adds	r7, #28
 8018ce0:	46bd      	mov	sp, r7
 8018ce2:	bd90      	pop	{r4, r7, pc}
 8018ce4:	080209f0 	.word	0x080209f0
 8018ce8:	08020a24 	.word	0x08020a24
 8018cec:	08020a44 	.word	0x08020a44
 8018cf0:	08020a6c 	.word	0x08020a6c
 8018cf4:	08020a90 	.word	0x08020a90

08018cf8 <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 8018cf8:	b590      	push	{r4, r7, lr}
 8018cfa:	b08b      	sub	sp, #44	@ 0x2c
 8018cfc:	af02      	add	r7, sp, #8
 8018cfe:	6078      	str	r0, [r7, #4]
 8018d00:	460b      	mov	r3, r1
 8018d02:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 8018d04:	2300      	movs	r3, #0
 8018d06:	61fb      	str	r3, [r7, #28]
 8018d08:	2300      	movs	r3, #0
 8018d0a:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 8018d0c:	2300      	movs	r3, #0
 8018d0e:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 8018d10:	687b      	ldr	r3, [r7, #4]
 8018d12:	2b00      	cmp	r3, #0
 8018d14:	d106      	bne.n	8018d24 <tcp_split_unsent_seg+0x2c>
 8018d16:	4b95      	ldr	r3, [pc, #596]	@ (8018f6c <tcp_split_unsent_seg+0x274>)
 8018d18:	f240 324b 	movw	r2, #843	@ 0x34b
 8018d1c:	4994      	ldr	r1, [pc, #592]	@ (8018f70 <tcp_split_unsent_seg+0x278>)
 8018d1e:	4895      	ldr	r0, [pc, #596]	@ (8018f74 <tcp_split_unsent_seg+0x27c>)
 8018d20:	f005 fab8 	bl	801e294 <iprintf>

  useg = pcb->unsent;
 8018d24:	687b      	ldr	r3, [r7, #4]
 8018d26:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018d28:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 8018d2a:	697b      	ldr	r3, [r7, #20]
 8018d2c:	2b00      	cmp	r3, #0
 8018d2e:	d102      	bne.n	8018d36 <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 8018d30:	f04f 33ff 	mov.w	r3, #4294967295
 8018d34:	e116      	b.n	8018f64 <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 8018d36:	887b      	ldrh	r3, [r7, #2]
 8018d38:	2b00      	cmp	r3, #0
 8018d3a:	d109      	bne.n	8018d50 <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 8018d3c:	4b8b      	ldr	r3, [pc, #556]	@ (8018f6c <tcp_split_unsent_seg+0x274>)
 8018d3e:	f240 3253 	movw	r2, #851	@ 0x353
 8018d42:	498d      	ldr	r1, [pc, #564]	@ (8018f78 <tcp_split_unsent_seg+0x280>)
 8018d44:	488b      	ldr	r0, [pc, #556]	@ (8018f74 <tcp_split_unsent_seg+0x27c>)
 8018d46:	f005 faa5 	bl	801e294 <iprintf>
    return ERR_VAL;
 8018d4a:	f06f 0305 	mvn.w	r3, #5
 8018d4e:	e109      	b.n	8018f64 <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 8018d50:	697b      	ldr	r3, [r7, #20]
 8018d52:	891b      	ldrh	r3, [r3, #8]
 8018d54:	887a      	ldrh	r2, [r7, #2]
 8018d56:	429a      	cmp	r2, r3
 8018d58:	d301      	bcc.n	8018d5e <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 8018d5a:	2300      	movs	r3, #0
 8018d5c:	e102      	b.n	8018f64 <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 8018d5e:	687b      	ldr	r3, [r7, #4]
 8018d60:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8018d62:	887a      	ldrh	r2, [r7, #2]
 8018d64:	429a      	cmp	r2, r3
 8018d66:	d906      	bls.n	8018d76 <tcp_split_unsent_seg+0x7e>
 8018d68:	4b80      	ldr	r3, [pc, #512]	@ (8018f6c <tcp_split_unsent_seg+0x274>)
 8018d6a:	f240 325b 	movw	r2, #859	@ 0x35b
 8018d6e:	4983      	ldr	r1, [pc, #524]	@ (8018f7c <tcp_split_unsent_seg+0x284>)
 8018d70:	4880      	ldr	r0, [pc, #512]	@ (8018f74 <tcp_split_unsent_seg+0x27c>)
 8018d72:	f005 fa8f 	bl	801e294 <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 8018d76:	697b      	ldr	r3, [r7, #20]
 8018d78:	891b      	ldrh	r3, [r3, #8]
 8018d7a:	2b00      	cmp	r3, #0
 8018d7c:	d106      	bne.n	8018d8c <tcp_split_unsent_seg+0x94>
 8018d7e:	4b7b      	ldr	r3, [pc, #492]	@ (8018f6c <tcp_split_unsent_seg+0x274>)
 8018d80:	f44f 7257 	mov.w	r2, #860	@ 0x35c
 8018d84:	497e      	ldr	r1, [pc, #504]	@ (8018f80 <tcp_split_unsent_seg+0x288>)
 8018d86:	487b      	ldr	r0, [pc, #492]	@ (8018f74 <tcp_split_unsent_seg+0x27c>)
 8018d88:	f005 fa84 	bl	801e294 <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 8018d8c:	697b      	ldr	r3, [r7, #20]
 8018d8e:	7a9b      	ldrb	r3, [r3, #10]
 8018d90:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 8018d92:	7bfb      	ldrb	r3, [r7, #15]
 8018d94:	009b      	lsls	r3, r3, #2
 8018d96:	b2db      	uxtb	r3, r3
 8018d98:	f003 0304 	and.w	r3, r3, #4
 8018d9c:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 8018d9e:	697b      	ldr	r3, [r7, #20]
 8018da0:	891a      	ldrh	r2, [r3, #8]
 8018da2:	887b      	ldrh	r3, [r7, #2]
 8018da4:	1ad3      	subs	r3, r2, r3
 8018da6:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 8018da8:	7bbb      	ldrb	r3, [r7, #14]
 8018daa:	b29a      	uxth	r2, r3
 8018dac:	89bb      	ldrh	r3, [r7, #12]
 8018dae:	4413      	add	r3, r2
 8018db0:	b29b      	uxth	r3, r3
 8018db2:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8018db6:	4619      	mov	r1, r3
 8018db8:	2036      	movs	r0, #54	@ 0x36
 8018dba:	f7fb fab3 	bl	8014324 <pbuf_alloc>
 8018dbe:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8018dc0:	693b      	ldr	r3, [r7, #16]
 8018dc2:	2b00      	cmp	r3, #0
 8018dc4:	f000 80b7 	beq.w	8018f36 <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 8018dc8:	697b      	ldr	r3, [r7, #20]
 8018dca:	685b      	ldr	r3, [r3, #4]
 8018dcc:	891a      	ldrh	r2, [r3, #8]
 8018dce:	697b      	ldr	r3, [r7, #20]
 8018dd0:	891b      	ldrh	r3, [r3, #8]
 8018dd2:	1ad3      	subs	r3, r2, r3
 8018dd4:	b29a      	uxth	r2, r3
 8018dd6:	887b      	ldrh	r3, [r7, #2]
 8018dd8:	4413      	add	r3, r2
 8018dda:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 8018ddc:	697b      	ldr	r3, [r7, #20]
 8018dde:	6858      	ldr	r0, [r3, #4]
 8018de0:	693b      	ldr	r3, [r7, #16]
 8018de2:	685a      	ldr	r2, [r3, #4]
 8018de4:	7bbb      	ldrb	r3, [r7, #14]
 8018de6:	18d1      	adds	r1, r2, r3
 8018de8:	897b      	ldrh	r3, [r7, #10]
 8018dea:	89ba      	ldrh	r2, [r7, #12]
 8018dec:	f7fb ff84 	bl	8014cf8 <pbuf_copy_partial>
 8018df0:	4603      	mov	r3, r0
 8018df2:	461a      	mov	r2, r3
 8018df4:	89bb      	ldrh	r3, [r7, #12]
 8018df6:	4293      	cmp	r3, r2
 8018df8:	f040 809f 	bne.w	8018f3a <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 8018dfc:	697b      	ldr	r3, [r7, #20]
 8018dfe:	68db      	ldr	r3, [r3, #12]
 8018e00:	899b      	ldrh	r3, [r3, #12]
 8018e02:	b29b      	uxth	r3, r3
 8018e04:	4618      	mov	r0, r3
 8018e06:	f7fa f983 	bl	8013110 <lwip_htons>
 8018e0a:	4603      	mov	r3, r0
 8018e0c:	b2db      	uxtb	r3, r3
 8018e0e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8018e12:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 8018e14:	2300      	movs	r3, #0
 8018e16:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 8018e18:	7efb      	ldrb	r3, [r7, #27]
 8018e1a:	f003 0308 	and.w	r3, r3, #8
 8018e1e:	2b00      	cmp	r3, #0
 8018e20:	d007      	beq.n	8018e32 <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 8018e22:	7efb      	ldrb	r3, [r7, #27]
 8018e24:	f023 0308 	bic.w	r3, r3, #8
 8018e28:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 8018e2a:	7ebb      	ldrb	r3, [r7, #26]
 8018e2c:	f043 0308 	orr.w	r3, r3, #8
 8018e30:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 8018e32:	7efb      	ldrb	r3, [r7, #27]
 8018e34:	f003 0301 	and.w	r3, r3, #1
 8018e38:	2b00      	cmp	r3, #0
 8018e3a:	d007      	beq.n	8018e4c <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 8018e3c:	7efb      	ldrb	r3, [r7, #27]
 8018e3e:	f023 0301 	bic.w	r3, r3, #1
 8018e42:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 8018e44:	7ebb      	ldrb	r3, [r7, #26]
 8018e46:	f043 0301 	orr.w	r3, r3, #1
 8018e4a:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 8018e4c:	697b      	ldr	r3, [r7, #20]
 8018e4e:	68db      	ldr	r3, [r3, #12]
 8018e50:	685b      	ldr	r3, [r3, #4]
 8018e52:	4618      	mov	r0, r3
 8018e54:	f7fa f972 	bl	801313c <lwip_htonl>
 8018e58:	4602      	mov	r2, r0
 8018e5a:	887b      	ldrh	r3, [r7, #2]
 8018e5c:	18d1      	adds	r1, r2, r3
 8018e5e:	7eba      	ldrb	r2, [r7, #26]
 8018e60:	7bfb      	ldrb	r3, [r7, #15]
 8018e62:	9300      	str	r3, [sp, #0]
 8018e64:	460b      	mov	r3, r1
 8018e66:	6939      	ldr	r1, [r7, #16]
 8018e68:	6878      	ldr	r0, [r7, #4]
 8018e6a:	f7ff fea9 	bl	8018bc0 <tcp_create_segment>
 8018e6e:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 8018e70:	69fb      	ldr	r3, [r7, #28]
 8018e72:	2b00      	cmp	r3, #0
 8018e74:	d063      	beq.n	8018f3e <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 8018e76:	697b      	ldr	r3, [r7, #20]
 8018e78:	685b      	ldr	r3, [r3, #4]
 8018e7a:	4618      	mov	r0, r3
 8018e7c:	f7fb fdc4 	bl	8014a08 <pbuf_clen>
 8018e80:	4603      	mov	r3, r0
 8018e82:	461a      	mov	r2, r3
 8018e84:	687b      	ldr	r3, [r7, #4]
 8018e86:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8018e8a:	1a9b      	subs	r3, r3, r2
 8018e8c:	b29a      	uxth	r2, r3
 8018e8e:	687b      	ldr	r3, [r7, #4]
 8018e90:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 8018e94:	697b      	ldr	r3, [r7, #20]
 8018e96:	6858      	ldr	r0, [r3, #4]
 8018e98:	697b      	ldr	r3, [r7, #20]
 8018e9a:	685b      	ldr	r3, [r3, #4]
 8018e9c:	891a      	ldrh	r2, [r3, #8]
 8018e9e:	89bb      	ldrh	r3, [r7, #12]
 8018ea0:	1ad3      	subs	r3, r2, r3
 8018ea2:	b29b      	uxth	r3, r3
 8018ea4:	4619      	mov	r1, r3
 8018ea6:	f7fb fb9b 	bl	80145e0 <pbuf_realloc>
  useg->len -= remainder;
 8018eaa:	697b      	ldr	r3, [r7, #20]
 8018eac:	891a      	ldrh	r2, [r3, #8]
 8018eae:	89bb      	ldrh	r3, [r7, #12]
 8018eb0:	1ad3      	subs	r3, r2, r3
 8018eb2:	b29a      	uxth	r2, r3
 8018eb4:	697b      	ldr	r3, [r7, #20]
 8018eb6:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 8018eb8:	697b      	ldr	r3, [r7, #20]
 8018eba:	68db      	ldr	r3, [r3, #12]
 8018ebc:	899b      	ldrh	r3, [r3, #12]
 8018ebe:	b29c      	uxth	r4, r3
 8018ec0:	7efb      	ldrb	r3, [r7, #27]
 8018ec2:	b29b      	uxth	r3, r3
 8018ec4:	4618      	mov	r0, r3
 8018ec6:	f7fa f923 	bl	8013110 <lwip_htons>
 8018eca:	4603      	mov	r3, r0
 8018ecc:	461a      	mov	r2, r3
 8018ece:	697b      	ldr	r3, [r7, #20]
 8018ed0:	68db      	ldr	r3, [r3, #12]
 8018ed2:	4322      	orrs	r2, r4
 8018ed4:	b292      	uxth	r2, r2
 8018ed6:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 8018ed8:	697b      	ldr	r3, [r7, #20]
 8018eda:	685b      	ldr	r3, [r3, #4]
 8018edc:	4618      	mov	r0, r3
 8018ede:	f7fb fd93 	bl	8014a08 <pbuf_clen>
 8018ee2:	4603      	mov	r3, r0
 8018ee4:	461a      	mov	r2, r3
 8018ee6:	687b      	ldr	r3, [r7, #4]
 8018ee8:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8018eec:	4413      	add	r3, r2
 8018eee:	b29a      	uxth	r2, r3
 8018ef0:	687b      	ldr	r3, [r7, #4]
 8018ef2:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8018ef6:	69fb      	ldr	r3, [r7, #28]
 8018ef8:	685b      	ldr	r3, [r3, #4]
 8018efa:	4618      	mov	r0, r3
 8018efc:	f7fb fd84 	bl	8014a08 <pbuf_clen>
 8018f00:	4603      	mov	r3, r0
 8018f02:	461a      	mov	r2, r3
 8018f04:	687b      	ldr	r3, [r7, #4]
 8018f06:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8018f0a:	4413      	add	r3, r2
 8018f0c:	b29a      	uxth	r2, r3
 8018f0e:	687b      	ldr	r3, [r7, #4]
 8018f10:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 8018f14:	697b      	ldr	r3, [r7, #20]
 8018f16:	681a      	ldr	r2, [r3, #0]
 8018f18:	69fb      	ldr	r3, [r7, #28]
 8018f1a:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 8018f1c:	697b      	ldr	r3, [r7, #20]
 8018f1e:	69fa      	ldr	r2, [r7, #28]
 8018f20:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 8018f22:	69fb      	ldr	r3, [r7, #28]
 8018f24:	681b      	ldr	r3, [r3, #0]
 8018f26:	2b00      	cmp	r3, #0
 8018f28:	d103      	bne.n	8018f32 <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 8018f2a:	687b      	ldr	r3, [r7, #4]
 8018f2c:	2200      	movs	r2, #0
 8018f2e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 8018f32:	2300      	movs	r3, #0
 8018f34:	e016      	b.n	8018f64 <tcp_split_unsent_seg+0x26c>
    goto memerr;
 8018f36:	bf00      	nop
 8018f38:	e002      	b.n	8018f40 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8018f3a:	bf00      	nop
 8018f3c:	e000      	b.n	8018f40 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8018f3e:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 8018f40:	69fb      	ldr	r3, [r7, #28]
 8018f42:	2b00      	cmp	r3, #0
 8018f44:	d006      	beq.n	8018f54 <tcp_split_unsent_seg+0x25c>
 8018f46:	4b09      	ldr	r3, [pc, #36]	@ (8018f6c <tcp_split_unsent_seg+0x274>)
 8018f48:	f44f 7276 	mov.w	r2, #984	@ 0x3d8
 8018f4c:	490d      	ldr	r1, [pc, #52]	@ (8018f84 <tcp_split_unsent_seg+0x28c>)
 8018f4e:	4809      	ldr	r0, [pc, #36]	@ (8018f74 <tcp_split_unsent_seg+0x27c>)
 8018f50:	f005 f9a0 	bl	801e294 <iprintf>
  if (p != NULL) {
 8018f54:	693b      	ldr	r3, [r7, #16]
 8018f56:	2b00      	cmp	r3, #0
 8018f58:	d002      	beq.n	8018f60 <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 8018f5a:	6938      	ldr	r0, [r7, #16]
 8018f5c:	f7fb fcc6 	bl	80148ec <pbuf_free>
  }

  return ERR_MEM;
 8018f60:	f04f 33ff 	mov.w	r3, #4294967295
}
 8018f64:	4618      	mov	r0, r3
 8018f66:	3724      	adds	r7, #36	@ 0x24
 8018f68:	46bd      	mov	sp, r7
 8018f6a:	bd90      	pop	{r4, r7, pc}
 8018f6c:	080209f0 	.word	0x080209f0
 8018f70:	08020d84 	.word	0x08020d84
 8018f74:	08020a44 	.word	0x08020a44
 8018f78:	08020da8 	.word	0x08020da8
 8018f7c:	08020dcc 	.word	0x08020dcc
 8018f80:	08020ddc 	.word	0x08020ddc
 8018f84:	08020dec 	.word	0x08020dec

08018f88 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 8018f88:	b590      	push	{r4, r7, lr}
 8018f8a:	b085      	sub	sp, #20
 8018f8c:	af00      	add	r7, sp, #0
 8018f8e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 8018f90:	687b      	ldr	r3, [r7, #4]
 8018f92:	2b00      	cmp	r3, #0
 8018f94:	d106      	bne.n	8018fa4 <tcp_send_fin+0x1c>
 8018f96:	4b21      	ldr	r3, [pc, #132]	@ (801901c <tcp_send_fin+0x94>)
 8018f98:	f240 32eb 	movw	r2, #1003	@ 0x3eb
 8018f9c:	4920      	ldr	r1, [pc, #128]	@ (8019020 <tcp_send_fin+0x98>)
 8018f9e:	4821      	ldr	r0, [pc, #132]	@ (8019024 <tcp_send_fin+0x9c>)
 8018fa0:	f005 f978 	bl	801e294 <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 8018fa4:	687b      	ldr	r3, [r7, #4]
 8018fa6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018fa8:	2b00      	cmp	r3, #0
 8018faa:	d02e      	beq.n	801900a <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8018fac:	687b      	ldr	r3, [r7, #4]
 8018fae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018fb0:	60fb      	str	r3, [r7, #12]
 8018fb2:	e002      	b.n	8018fba <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 8018fb4:	68fb      	ldr	r3, [r7, #12]
 8018fb6:	681b      	ldr	r3, [r3, #0]
 8018fb8:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8018fba:	68fb      	ldr	r3, [r7, #12]
 8018fbc:	681b      	ldr	r3, [r3, #0]
 8018fbe:	2b00      	cmp	r3, #0
 8018fc0:	d1f8      	bne.n	8018fb4 <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 8018fc2:	68fb      	ldr	r3, [r7, #12]
 8018fc4:	68db      	ldr	r3, [r3, #12]
 8018fc6:	899b      	ldrh	r3, [r3, #12]
 8018fc8:	b29b      	uxth	r3, r3
 8018fca:	4618      	mov	r0, r3
 8018fcc:	f7fa f8a0 	bl	8013110 <lwip_htons>
 8018fd0:	4603      	mov	r3, r0
 8018fd2:	b2db      	uxtb	r3, r3
 8018fd4:	f003 0307 	and.w	r3, r3, #7
 8018fd8:	2b00      	cmp	r3, #0
 8018fda:	d116      	bne.n	801900a <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 8018fdc:	68fb      	ldr	r3, [r7, #12]
 8018fde:	68db      	ldr	r3, [r3, #12]
 8018fe0:	899b      	ldrh	r3, [r3, #12]
 8018fe2:	b29c      	uxth	r4, r3
 8018fe4:	2001      	movs	r0, #1
 8018fe6:	f7fa f893 	bl	8013110 <lwip_htons>
 8018fea:	4603      	mov	r3, r0
 8018fec:	461a      	mov	r2, r3
 8018fee:	68fb      	ldr	r3, [r7, #12]
 8018ff0:	68db      	ldr	r3, [r3, #12]
 8018ff2:	4322      	orrs	r2, r4
 8018ff4:	b292      	uxth	r2, r2
 8018ff6:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 8018ff8:	687b      	ldr	r3, [r7, #4]
 8018ffa:	8b5b      	ldrh	r3, [r3, #26]
 8018ffc:	f043 0320 	orr.w	r3, r3, #32
 8019000:	b29a      	uxth	r2, r3
 8019002:	687b      	ldr	r3, [r7, #4]
 8019004:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 8019006:	2300      	movs	r3, #0
 8019008:	e004      	b.n	8019014 <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 801900a:	2101      	movs	r1, #1
 801900c:	6878      	ldr	r0, [r7, #4]
 801900e:	f000 f80b 	bl	8019028 <tcp_enqueue_flags>
 8019012:	4603      	mov	r3, r0
}
 8019014:	4618      	mov	r0, r3
 8019016:	3714      	adds	r7, #20
 8019018:	46bd      	mov	sp, r7
 801901a:	bd90      	pop	{r4, r7, pc}
 801901c:	080209f0 	.word	0x080209f0
 8019020:	08020df8 	.word	0x08020df8
 8019024:	08020a44 	.word	0x08020a44

08019028 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 8019028:	b580      	push	{r7, lr}
 801902a:	b08a      	sub	sp, #40	@ 0x28
 801902c:	af02      	add	r7, sp, #8
 801902e:	6078      	str	r0, [r7, #4]
 8019030:	460b      	mov	r3, r1
 8019032:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 8019034:	2300      	movs	r3, #0
 8019036:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 8019038:	2300      	movs	r3, #0
 801903a:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 801903c:	78fb      	ldrb	r3, [r7, #3]
 801903e:	f003 0303 	and.w	r3, r3, #3
 8019042:	2b00      	cmp	r3, #0
 8019044:	d106      	bne.n	8019054 <tcp_enqueue_flags+0x2c>
 8019046:	4b67      	ldr	r3, [pc, #412]	@ (80191e4 <tcp_enqueue_flags+0x1bc>)
 8019048:	f240 4211 	movw	r2, #1041	@ 0x411
 801904c:	4966      	ldr	r1, [pc, #408]	@ (80191e8 <tcp_enqueue_flags+0x1c0>)
 801904e:	4867      	ldr	r0, [pc, #412]	@ (80191ec <tcp_enqueue_flags+0x1c4>)
 8019050:	f005 f920 	bl	801e294 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 8019054:	687b      	ldr	r3, [r7, #4]
 8019056:	2b00      	cmp	r3, #0
 8019058:	d106      	bne.n	8019068 <tcp_enqueue_flags+0x40>
 801905a:	4b62      	ldr	r3, [pc, #392]	@ (80191e4 <tcp_enqueue_flags+0x1bc>)
 801905c:	f240 4213 	movw	r2, #1043	@ 0x413
 8019060:	4963      	ldr	r1, [pc, #396]	@ (80191f0 <tcp_enqueue_flags+0x1c8>)
 8019062:	4862      	ldr	r0, [pc, #392]	@ (80191ec <tcp_enqueue_flags+0x1c4>)
 8019064:	f005 f916 	bl	801e294 <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 8019068:	78fb      	ldrb	r3, [r7, #3]
 801906a:	f003 0302 	and.w	r3, r3, #2
 801906e:	2b00      	cmp	r3, #0
 8019070:	d001      	beq.n	8019076 <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 8019072:	2301      	movs	r3, #1
 8019074:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8019076:	7ffb      	ldrb	r3, [r7, #31]
 8019078:	009b      	lsls	r3, r3, #2
 801907a:	b2db      	uxtb	r3, r3
 801907c:	f003 0304 	and.w	r3, r3, #4
 8019080:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8019082:	7dfb      	ldrb	r3, [r7, #23]
 8019084:	b29b      	uxth	r3, r3
 8019086:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801908a:	4619      	mov	r1, r3
 801908c:	2036      	movs	r0, #54	@ 0x36
 801908e:	f7fb f949 	bl	8014324 <pbuf_alloc>
 8019092:	6138      	str	r0, [r7, #16]
 8019094:	693b      	ldr	r3, [r7, #16]
 8019096:	2b00      	cmp	r3, #0
 8019098:	d109      	bne.n	80190ae <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801909a:	687b      	ldr	r3, [r7, #4]
 801909c:	8b5b      	ldrh	r3, [r3, #26]
 801909e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80190a2:	b29a      	uxth	r2, r3
 80190a4:	687b      	ldr	r3, [r7, #4]
 80190a6:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 80190a8:	f04f 33ff 	mov.w	r3, #4294967295
 80190ac:	e095      	b.n	80191da <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 80190ae:	693b      	ldr	r3, [r7, #16]
 80190b0:	895a      	ldrh	r2, [r3, #10]
 80190b2:	7dfb      	ldrb	r3, [r7, #23]
 80190b4:	b29b      	uxth	r3, r3
 80190b6:	429a      	cmp	r2, r3
 80190b8:	d206      	bcs.n	80190c8 <tcp_enqueue_flags+0xa0>
 80190ba:	4b4a      	ldr	r3, [pc, #296]	@ (80191e4 <tcp_enqueue_flags+0x1bc>)
 80190bc:	f240 4239 	movw	r2, #1081	@ 0x439
 80190c0:	494c      	ldr	r1, [pc, #304]	@ (80191f4 <tcp_enqueue_flags+0x1cc>)
 80190c2:	484a      	ldr	r0, [pc, #296]	@ (80191ec <tcp_enqueue_flags+0x1c4>)
 80190c4:	f005 f8e6 	bl	801e294 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 80190c8:	687b      	ldr	r3, [r7, #4]
 80190ca:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c
 80190cc:	78fa      	ldrb	r2, [r7, #3]
 80190ce:	7ffb      	ldrb	r3, [r7, #31]
 80190d0:	9300      	str	r3, [sp, #0]
 80190d2:	460b      	mov	r3, r1
 80190d4:	6939      	ldr	r1, [r7, #16]
 80190d6:	6878      	ldr	r0, [r7, #4]
 80190d8:	f7ff fd72 	bl	8018bc0 <tcp_create_segment>
 80190dc:	60f8      	str	r0, [r7, #12]
 80190de:	68fb      	ldr	r3, [r7, #12]
 80190e0:	2b00      	cmp	r3, #0
 80190e2:	d109      	bne.n	80190f8 <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80190e4:	687b      	ldr	r3, [r7, #4]
 80190e6:	8b5b      	ldrh	r3, [r3, #26]
 80190e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80190ec:	b29a      	uxth	r2, r3
 80190ee:	687b      	ldr	r3, [r7, #4]
 80190f0:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 80190f2:	f04f 33ff 	mov.w	r3, #4294967295
 80190f6:	e070      	b.n	80191da <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 80190f8:	68fb      	ldr	r3, [r7, #12]
 80190fa:	68db      	ldr	r3, [r3, #12]
 80190fc:	f003 0303 	and.w	r3, r3, #3
 8019100:	2b00      	cmp	r3, #0
 8019102:	d006      	beq.n	8019112 <tcp_enqueue_flags+0xea>
 8019104:	4b37      	ldr	r3, [pc, #220]	@ (80191e4 <tcp_enqueue_flags+0x1bc>)
 8019106:	f240 4242 	movw	r2, #1090	@ 0x442
 801910a:	493b      	ldr	r1, [pc, #236]	@ (80191f8 <tcp_enqueue_flags+0x1d0>)
 801910c:	4837      	ldr	r0, [pc, #220]	@ (80191ec <tcp_enqueue_flags+0x1c4>)
 801910e:	f005 f8c1 	bl	801e294 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 8019112:	68fb      	ldr	r3, [r7, #12]
 8019114:	891b      	ldrh	r3, [r3, #8]
 8019116:	2b00      	cmp	r3, #0
 8019118:	d006      	beq.n	8019128 <tcp_enqueue_flags+0x100>
 801911a:	4b32      	ldr	r3, [pc, #200]	@ (80191e4 <tcp_enqueue_flags+0x1bc>)
 801911c:	f240 4243 	movw	r2, #1091	@ 0x443
 8019120:	4936      	ldr	r1, [pc, #216]	@ (80191fc <tcp_enqueue_flags+0x1d4>)
 8019122:	4832      	ldr	r0, [pc, #200]	@ (80191ec <tcp_enqueue_flags+0x1c4>)
 8019124:	f005 f8b6 	bl	801e294 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 8019128:	687b      	ldr	r3, [r7, #4]
 801912a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801912c:	2b00      	cmp	r3, #0
 801912e:	d103      	bne.n	8019138 <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 8019130:	687b      	ldr	r3, [r7, #4]
 8019132:	68fa      	ldr	r2, [r7, #12]
 8019134:	66da      	str	r2, [r3, #108]	@ 0x6c
 8019136:	e00d      	b.n	8019154 <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 8019138:	687b      	ldr	r3, [r7, #4]
 801913a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801913c:	61bb      	str	r3, [r7, #24]
 801913e:	e002      	b.n	8019146 <tcp_enqueue_flags+0x11e>
 8019140:	69bb      	ldr	r3, [r7, #24]
 8019142:	681b      	ldr	r3, [r3, #0]
 8019144:	61bb      	str	r3, [r7, #24]
 8019146:	69bb      	ldr	r3, [r7, #24]
 8019148:	681b      	ldr	r3, [r3, #0]
 801914a:	2b00      	cmp	r3, #0
 801914c:	d1f8      	bne.n	8019140 <tcp_enqueue_flags+0x118>
    useg->next = seg;
 801914e:	69bb      	ldr	r3, [r7, #24]
 8019150:	68fa      	ldr	r2, [r7, #12]
 8019152:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 8019154:	687b      	ldr	r3, [r7, #4]
 8019156:	2200      	movs	r2, #0
 8019158:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 801915c:	78fb      	ldrb	r3, [r7, #3]
 801915e:	f003 0302 	and.w	r3, r3, #2
 8019162:	2b00      	cmp	r3, #0
 8019164:	d104      	bne.n	8019170 <tcp_enqueue_flags+0x148>
 8019166:	78fb      	ldrb	r3, [r7, #3]
 8019168:	f003 0301 	and.w	r3, r3, #1
 801916c:	2b00      	cmp	r3, #0
 801916e:	d004      	beq.n	801917a <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 8019170:	687b      	ldr	r3, [r7, #4]
 8019172:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8019174:	1c5a      	adds	r2, r3, #1
 8019176:	687b      	ldr	r3, [r7, #4]
 8019178:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 801917a:	78fb      	ldrb	r3, [r7, #3]
 801917c:	f003 0301 	and.w	r3, r3, #1
 8019180:	2b00      	cmp	r3, #0
 8019182:	d006      	beq.n	8019192 <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 8019184:	687b      	ldr	r3, [r7, #4]
 8019186:	8b5b      	ldrh	r3, [r3, #26]
 8019188:	f043 0320 	orr.w	r3, r3, #32
 801918c:	b29a      	uxth	r2, r3
 801918e:	687b      	ldr	r3, [r7, #4]
 8019190:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8019192:	68fb      	ldr	r3, [r7, #12]
 8019194:	685b      	ldr	r3, [r3, #4]
 8019196:	4618      	mov	r0, r3
 8019198:	f7fb fc36 	bl	8014a08 <pbuf_clen>
 801919c:	4603      	mov	r3, r0
 801919e:	461a      	mov	r2, r3
 80191a0:	687b      	ldr	r3, [r7, #4]
 80191a2:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80191a6:	4413      	add	r3, r2
 80191a8:	b29a      	uxth	r2, r3
 80191aa:	687b      	ldr	r3, [r7, #4]
 80191ac:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 80191b0:	687b      	ldr	r3, [r7, #4]
 80191b2:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80191b6:	2b00      	cmp	r3, #0
 80191b8:	d00e      	beq.n	80191d8 <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 80191ba:	687b      	ldr	r3, [r7, #4]
 80191bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80191be:	2b00      	cmp	r3, #0
 80191c0:	d10a      	bne.n	80191d8 <tcp_enqueue_flags+0x1b0>
 80191c2:	687b      	ldr	r3, [r7, #4]
 80191c4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80191c6:	2b00      	cmp	r3, #0
 80191c8:	d106      	bne.n	80191d8 <tcp_enqueue_flags+0x1b0>
 80191ca:	4b06      	ldr	r3, [pc, #24]	@ (80191e4 <tcp_enqueue_flags+0x1bc>)
 80191cc:	f240 4265 	movw	r2, #1125	@ 0x465
 80191d0:	490b      	ldr	r1, [pc, #44]	@ (8019200 <tcp_enqueue_flags+0x1d8>)
 80191d2:	4806      	ldr	r0, [pc, #24]	@ (80191ec <tcp_enqueue_flags+0x1c4>)
 80191d4:	f005 f85e 	bl	801e294 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 80191d8:	2300      	movs	r3, #0
}
 80191da:	4618      	mov	r0, r3
 80191dc:	3720      	adds	r7, #32
 80191de:	46bd      	mov	sp, r7
 80191e0:	bd80      	pop	{r7, pc}
 80191e2:	bf00      	nop
 80191e4:	080209f0 	.word	0x080209f0
 80191e8:	08020e14 	.word	0x08020e14
 80191ec:	08020a44 	.word	0x08020a44
 80191f0:	08020e6c 	.word	0x08020e6c
 80191f4:	08020e8c 	.word	0x08020e8c
 80191f8:	08020ec8 	.word	0x08020ec8
 80191fc:	08020ee0 	.word	0x08020ee0
 8019200:	08020f0c 	.word	0x08020f0c

08019204 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 8019204:	b5b0      	push	{r4, r5, r7, lr}
 8019206:	b08a      	sub	sp, #40	@ 0x28
 8019208:	af00      	add	r7, sp, #0
 801920a:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 801920c:	687b      	ldr	r3, [r7, #4]
 801920e:	2b00      	cmp	r3, #0
 8019210:	d106      	bne.n	8019220 <tcp_output+0x1c>
 8019212:	4b8a      	ldr	r3, [pc, #552]	@ (801943c <tcp_output+0x238>)
 8019214:	f240 42e1 	movw	r2, #1249	@ 0x4e1
 8019218:	4989      	ldr	r1, [pc, #548]	@ (8019440 <tcp_output+0x23c>)
 801921a:	488a      	ldr	r0, [pc, #552]	@ (8019444 <tcp_output+0x240>)
 801921c:	f005 f83a 	bl	801e294 <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 8019220:	687b      	ldr	r3, [r7, #4]
 8019222:	7d1b      	ldrb	r3, [r3, #20]
 8019224:	2b01      	cmp	r3, #1
 8019226:	d106      	bne.n	8019236 <tcp_output+0x32>
 8019228:	4b84      	ldr	r3, [pc, #528]	@ (801943c <tcp_output+0x238>)
 801922a:	f240 42e3 	movw	r2, #1251	@ 0x4e3
 801922e:	4986      	ldr	r1, [pc, #536]	@ (8019448 <tcp_output+0x244>)
 8019230:	4884      	ldr	r0, [pc, #528]	@ (8019444 <tcp_output+0x240>)
 8019232:	f005 f82f 	bl	801e294 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 8019236:	4b85      	ldr	r3, [pc, #532]	@ (801944c <tcp_output+0x248>)
 8019238:	681b      	ldr	r3, [r3, #0]
 801923a:	687a      	ldr	r2, [r7, #4]
 801923c:	429a      	cmp	r2, r3
 801923e:	d101      	bne.n	8019244 <tcp_output+0x40>
    return ERR_OK;
 8019240:	2300      	movs	r3, #0
 8019242:	e1ce      	b.n	80195e2 <tcp_output+0x3de>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 8019244:	687b      	ldr	r3, [r7, #4]
 8019246:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 801924a:	687b      	ldr	r3, [r7, #4]
 801924c:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8019250:	4293      	cmp	r3, r2
 8019252:	bf28      	it	cs
 8019254:	4613      	movcs	r3, r2
 8019256:	b29b      	uxth	r3, r3
 8019258:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 801925a:	687b      	ldr	r3, [r7, #4]
 801925c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801925e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (seg == NULL) {
 8019260:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019262:	2b00      	cmp	r3, #0
 8019264:	d10b      	bne.n	801927e <tcp_output+0x7a>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 8019266:	687b      	ldr	r3, [r7, #4]
 8019268:	8b5b      	ldrh	r3, [r3, #26]
 801926a:	f003 0302 	and.w	r3, r3, #2
 801926e:	2b00      	cmp	r3, #0
 8019270:	f000 81aa 	beq.w	80195c8 <tcp_output+0x3c4>
      return tcp_send_empty_ack(pcb);
 8019274:	6878      	ldr	r0, [r7, #4]
 8019276:	f000 fdcb 	bl	8019e10 <tcp_send_empty_ack>
 801927a:	4603      	mov	r3, r0
 801927c:	e1b1      	b.n	80195e2 <tcp_output+0x3de>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 801927e:	6879      	ldr	r1, [r7, #4]
 8019280:	687b      	ldr	r3, [r7, #4]
 8019282:	3304      	adds	r3, #4
 8019284:	461a      	mov	r2, r3
 8019286:	6878      	ldr	r0, [r7, #4]
 8019288:	f7ff fc7e 	bl	8018b88 <tcp_route>
 801928c:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 801928e:	697b      	ldr	r3, [r7, #20]
 8019290:	2b00      	cmp	r3, #0
 8019292:	d102      	bne.n	801929a <tcp_output+0x96>
    return ERR_RTE;
 8019294:	f06f 0303 	mvn.w	r3, #3
 8019298:	e1a3      	b.n	80195e2 <tcp_output+0x3de>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 801929a:	687b      	ldr	r3, [r7, #4]
 801929c:	2b00      	cmp	r3, #0
 801929e:	d003      	beq.n	80192a8 <tcp_output+0xa4>
 80192a0:	687b      	ldr	r3, [r7, #4]
 80192a2:	681b      	ldr	r3, [r3, #0]
 80192a4:	2b00      	cmp	r3, #0
 80192a6:	d111      	bne.n	80192cc <tcp_output+0xc8>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 80192a8:	697b      	ldr	r3, [r7, #20]
 80192aa:	2b00      	cmp	r3, #0
 80192ac:	d002      	beq.n	80192b4 <tcp_output+0xb0>
 80192ae:	697b      	ldr	r3, [r7, #20]
 80192b0:	3304      	adds	r3, #4
 80192b2:	e000      	b.n	80192b6 <tcp_output+0xb2>
 80192b4:	2300      	movs	r3, #0
 80192b6:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 80192b8:	693b      	ldr	r3, [r7, #16]
 80192ba:	2b00      	cmp	r3, #0
 80192bc:	d102      	bne.n	80192c4 <tcp_output+0xc0>
      return ERR_RTE;
 80192be:	f06f 0303 	mvn.w	r3, #3
 80192c2:	e18e      	b.n	80195e2 <tcp_output+0x3de>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 80192c4:	693b      	ldr	r3, [r7, #16]
 80192c6:	681a      	ldr	r2, [r3, #0]
 80192c8:	687b      	ldr	r3, [r7, #4]
 80192ca:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 80192cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80192ce:	68db      	ldr	r3, [r3, #12]
 80192d0:	685b      	ldr	r3, [r3, #4]
 80192d2:	4618      	mov	r0, r3
 80192d4:	f7f9 ff32 	bl	801313c <lwip_htonl>
 80192d8:	4602      	mov	r2, r0
 80192da:	687b      	ldr	r3, [r7, #4]
 80192dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80192de:	1ad3      	subs	r3, r2, r3
 80192e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80192e2:	8912      	ldrh	r2, [r2, #8]
 80192e4:	4413      	add	r3, r2
 80192e6:	69ba      	ldr	r2, [r7, #24]
 80192e8:	429a      	cmp	r2, r3
 80192ea:	d227      	bcs.n	801933c <tcp_output+0x138>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 80192ec:	687b      	ldr	r3, [r7, #4]
 80192ee:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80192f2:	461a      	mov	r2, r3
 80192f4:	69bb      	ldr	r3, [r7, #24]
 80192f6:	4293      	cmp	r3, r2
 80192f8:	d114      	bne.n	8019324 <tcp_output+0x120>
 80192fa:	687b      	ldr	r3, [r7, #4]
 80192fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80192fe:	2b00      	cmp	r3, #0
 8019300:	d110      	bne.n	8019324 <tcp_output+0x120>
 8019302:	687b      	ldr	r3, [r7, #4]
 8019304:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8019308:	2b00      	cmp	r3, #0
 801930a:	d10b      	bne.n	8019324 <tcp_output+0x120>
      pcb->persist_cnt = 0;
 801930c:	687b      	ldr	r3, [r7, #4]
 801930e:	2200      	movs	r2, #0
 8019310:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      pcb->persist_backoff = 1;
 8019314:	687b      	ldr	r3, [r7, #4]
 8019316:	2201      	movs	r2, #1
 8019318:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
      pcb->persist_probe = 0;
 801931c:	687b      	ldr	r3, [r7, #4]
 801931e:	2200      	movs	r2, #0
 8019320:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 8019324:	687b      	ldr	r3, [r7, #4]
 8019326:	8b5b      	ldrh	r3, [r3, #26]
 8019328:	f003 0302 	and.w	r3, r3, #2
 801932c:	2b00      	cmp	r3, #0
 801932e:	f000 814d 	beq.w	80195cc <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 8019332:	6878      	ldr	r0, [r7, #4]
 8019334:	f000 fd6c 	bl	8019e10 <tcp_send_empty_ack>
 8019338:	4603      	mov	r3, r0
 801933a:	e152      	b.n	80195e2 <tcp_output+0x3de>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 801933c:	687b      	ldr	r3, [r7, #4]
 801933e:	2200      	movs	r2, #0
 8019340:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 8019344:	687b      	ldr	r3, [r7, #4]
 8019346:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8019348:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 801934a:	6a3b      	ldr	r3, [r7, #32]
 801934c:	2b00      	cmp	r3, #0
 801934e:	f000 811c 	beq.w	801958a <tcp_output+0x386>
    for (; useg->next != NULL; useg = useg->next);
 8019352:	e002      	b.n	801935a <tcp_output+0x156>
 8019354:	6a3b      	ldr	r3, [r7, #32]
 8019356:	681b      	ldr	r3, [r3, #0]
 8019358:	623b      	str	r3, [r7, #32]
 801935a:	6a3b      	ldr	r3, [r7, #32]
 801935c:	681b      	ldr	r3, [r3, #0]
 801935e:	2b00      	cmp	r3, #0
 8019360:	d1f8      	bne.n	8019354 <tcp_output+0x150>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 8019362:	e112      	b.n	801958a <tcp_output+0x386>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 8019364:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019366:	68db      	ldr	r3, [r3, #12]
 8019368:	899b      	ldrh	r3, [r3, #12]
 801936a:	b29b      	uxth	r3, r3
 801936c:	4618      	mov	r0, r3
 801936e:	f7f9 fecf 	bl	8013110 <lwip_htons>
 8019372:	4603      	mov	r3, r0
 8019374:	b2db      	uxtb	r3, r3
 8019376:	f003 0304 	and.w	r3, r3, #4
 801937a:	2b00      	cmp	r3, #0
 801937c:	d006      	beq.n	801938c <tcp_output+0x188>
 801937e:	4b2f      	ldr	r3, [pc, #188]	@ (801943c <tcp_output+0x238>)
 8019380:	f240 5236 	movw	r2, #1334	@ 0x536
 8019384:	4932      	ldr	r1, [pc, #200]	@ (8019450 <tcp_output+0x24c>)
 8019386:	482f      	ldr	r0, [pc, #188]	@ (8019444 <tcp_output+0x240>)
 8019388:	f004 ff84 	bl	801e294 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 801938c:	687b      	ldr	r3, [r7, #4]
 801938e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8019390:	2b00      	cmp	r3, #0
 8019392:	d01f      	beq.n	80193d4 <tcp_output+0x1d0>
 8019394:	687b      	ldr	r3, [r7, #4]
 8019396:	8b5b      	ldrh	r3, [r3, #26]
 8019398:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 801939c:	2b00      	cmp	r3, #0
 801939e:	d119      	bne.n	80193d4 <tcp_output+0x1d0>
 80193a0:	687b      	ldr	r3, [r7, #4]
 80193a2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80193a4:	2b00      	cmp	r3, #0
 80193a6:	d00b      	beq.n	80193c0 <tcp_output+0x1bc>
 80193a8:	687b      	ldr	r3, [r7, #4]
 80193aa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80193ac:	681b      	ldr	r3, [r3, #0]
 80193ae:	2b00      	cmp	r3, #0
 80193b0:	d110      	bne.n	80193d4 <tcp_output+0x1d0>
 80193b2:	687b      	ldr	r3, [r7, #4]
 80193b4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80193b6:	891a      	ldrh	r2, [r3, #8]
 80193b8:	687b      	ldr	r3, [r7, #4]
 80193ba:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80193bc:	429a      	cmp	r2, r3
 80193be:	d209      	bcs.n	80193d4 <tcp_output+0x1d0>
 80193c0:	687b      	ldr	r3, [r7, #4]
 80193c2:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 80193c6:	2b00      	cmp	r3, #0
 80193c8:	d004      	beq.n	80193d4 <tcp_output+0x1d0>
 80193ca:	687b      	ldr	r3, [r7, #4]
 80193cc:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80193d0:	2b08      	cmp	r3, #8
 80193d2:	d901      	bls.n	80193d8 <tcp_output+0x1d4>
 80193d4:	2301      	movs	r3, #1
 80193d6:	e000      	b.n	80193da <tcp_output+0x1d6>
 80193d8:	2300      	movs	r3, #0
 80193da:	2b00      	cmp	r3, #0
 80193dc:	d106      	bne.n	80193ec <tcp_output+0x1e8>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 80193de:	687b      	ldr	r3, [r7, #4]
 80193e0:	8b5b      	ldrh	r3, [r3, #26]
 80193e2:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 80193e6:	2b00      	cmp	r3, #0
 80193e8:	f000 80e4 	beq.w	80195b4 <tcp_output+0x3b0>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 80193ec:	687b      	ldr	r3, [r7, #4]
 80193ee:	7d1b      	ldrb	r3, [r3, #20]
 80193f0:	2b02      	cmp	r3, #2
 80193f2:	d00d      	beq.n	8019410 <tcp_output+0x20c>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 80193f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80193f6:	68db      	ldr	r3, [r3, #12]
 80193f8:	899b      	ldrh	r3, [r3, #12]
 80193fa:	b29c      	uxth	r4, r3
 80193fc:	2010      	movs	r0, #16
 80193fe:	f7f9 fe87 	bl	8013110 <lwip_htons>
 8019402:	4603      	mov	r3, r0
 8019404:	461a      	mov	r2, r3
 8019406:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019408:	68db      	ldr	r3, [r3, #12]
 801940a:	4322      	orrs	r2, r4
 801940c:	b292      	uxth	r2, r2
 801940e:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 8019410:	697a      	ldr	r2, [r7, #20]
 8019412:	6879      	ldr	r1, [r7, #4]
 8019414:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8019416:	f000 f909 	bl	801962c <tcp_output_segment>
 801941a:	4603      	mov	r3, r0
 801941c:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 801941e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8019422:	2b00      	cmp	r3, #0
 8019424:	d016      	beq.n	8019454 <tcp_output+0x250>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8019426:	687b      	ldr	r3, [r7, #4]
 8019428:	8b5b      	ldrh	r3, [r3, #26]
 801942a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801942e:	b29a      	uxth	r2, r3
 8019430:	687b      	ldr	r3, [r7, #4]
 8019432:	835a      	strh	r2, [r3, #26]
      return err;
 8019434:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8019438:	e0d3      	b.n	80195e2 <tcp_output+0x3de>
 801943a:	bf00      	nop
 801943c:	080209f0 	.word	0x080209f0
 8019440:	08020f34 	.word	0x08020f34
 8019444:	08020a44 	.word	0x08020a44
 8019448:	08020f4c 	.word	0x08020f4c
 801944c:	2002780c 	.word	0x2002780c
 8019450:	08020f74 	.word	0x08020f74
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 8019454:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019456:	681a      	ldr	r2, [r3, #0]
 8019458:	687b      	ldr	r3, [r7, #4]
 801945a:	66da      	str	r2, [r3, #108]	@ 0x6c
    if (pcb->state != SYN_SENT) {
 801945c:	687b      	ldr	r3, [r7, #4]
 801945e:	7d1b      	ldrb	r3, [r3, #20]
 8019460:	2b02      	cmp	r3, #2
 8019462:	d006      	beq.n	8019472 <tcp_output+0x26e>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8019464:	687b      	ldr	r3, [r7, #4]
 8019466:	8b5b      	ldrh	r3, [r3, #26]
 8019468:	f023 0303 	bic.w	r3, r3, #3
 801946c:	b29a      	uxth	r2, r3
 801946e:	687b      	ldr	r3, [r7, #4]
 8019470:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8019472:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019474:	68db      	ldr	r3, [r3, #12]
 8019476:	685b      	ldr	r3, [r3, #4]
 8019478:	4618      	mov	r0, r3
 801947a:	f7f9 fe5f 	bl	801313c <lwip_htonl>
 801947e:	4604      	mov	r4, r0
 8019480:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019482:	891b      	ldrh	r3, [r3, #8]
 8019484:	461d      	mov	r5, r3
 8019486:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019488:	68db      	ldr	r3, [r3, #12]
 801948a:	899b      	ldrh	r3, [r3, #12]
 801948c:	b29b      	uxth	r3, r3
 801948e:	4618      	mov	r0, r3
 8019490:	f7f9 fe3e 	bl	8013110 <lwip_htons>
 8019494:	4603      	mov	r3, r0
 8019496:	b2db      	uxtb	r3, r3
 8019498:	f003 0303 	and.w	r3, r3, #3
 801949c:	2b00      	cmp	r3, #0
 801949e:	d001      	beq.n	80194a4 <tcp_output+0x2a0>
 80194a0:	2301      	movs	r3, #1
 80194a2:	e000      	b.n	80194a6 <tcp_output+0x2a2>
 80194a4:	2300      	movs	r3, #0
 80194a6:	442b      	add	r3, r5
 80194a8:	4423      	add	r3, r4
 80194aa:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 80194ac:	687b      	ldr	r3, [r7, #4]
 80194ae:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80194b0:	68bb      	ldr	r3, [r7, #8]
 80194b2:	1ad3      	subs	r3, r2, r3
 80194b4:	2b00      	cmp	r3, #0
 80194b6:	da02      	bge.n	80194be <tcp_output+0x2ba>
      pcb->snd_nxt = snd_nxt;
 80194b8:	687b      	ldr	r3, [r7, #4]
 80194ba:	68ba      	ldr	r2, [r7, #8]
 80194bc:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 80194be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80194c0:	891b      	ldrh	r3, [r3, #8]
 80194c2:	461c      	mov	r4, r3
 80194c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80194c6:	68db      	ldr	r3, [r3, #12]
 80194c8:	899b      	ldrh	r3, [r3, #12]
 80194ca:	b29b      	uxth	r3, r3
 80194cc:	4618      	mov	r0, r3
 80194ce:	f7f9 fe1f 	bl	8013110 <lwip_htons>
 80194d2:	4603      	mov	r3, r0
 80194d4:	b2db      	uxtb	r3, r3
 80194d6:	f003 0303 	and.w	r3, r3, #3
 80194da:	2b00      	cmp	r3, #0
 80194dc:	d001      	beq.n	80194e2 <tcp_output+0x2de>
 80194de:	2301      	movs	r3, #1
 80194e0:	e000      	b.n	80194e4 <tcp_output+0x2e0>
 80194e2:	2300      	movs	r3, #0
 80194e4:	4423      	add	r3, r4
 80194e6:	2b00      	cmp	r3, #0
 80194e8:	d049      	beq.n	801957e <tcp_output+0x37a>
      seg->next = NULL;
 80194ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80194ec:	2200      	movs	r2, #0
 80194ee:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 80194f0:	687b      	ldr	r3, [r7, #4]
 80194f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80194f4:	2b00      	cmp	r3, #0
 80194f6:	d105      	bne.n	8019504 <tcp_output+0x300>
        pcb->unacked = seg;
 80194f8:	687b      	ldr	r3, [r7, #4]
 80194fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80194fc:	671a      	str	r2, [r3, #112]	@ 0x70
        useg = seg;
 80194fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019500:	623b      	str	r3, [r7, #32]
 8019502:	e03f      	b.n	8019584 <tcp_output+0x380>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 8019504:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019506:	68db      	ldr	r3, [r3, #12]
 8019508:	685b      	ldr	r3, [r3, #4]
 801950a:	4618      	mov	r0, r3
 801950c:	f7f9 fe16 	bl	801313c <lwip_htonl>
 8019510:	4604      	mov	r4, r0
 8019512:	6a3b      	ldr	r3, [r7, #32]
 8019514:	68db      	ldr	r3, [r3, #12]
 8019516:	685b      	ldr	r3, [r3, #4]
 8019518:	4618      	mov	r0, r3
 801951a:	f7f9 fe0f 	bl	801313c <lwip_htonl>
 801951e:	4603      	mov	r3, r0
 8019520:	1ae3      	subs	r3, r4, r3
 8019522:	2b00      	cmp	r3, #0
 8019524:	da24      	bge.n	8019570 <tcp_output+0x36c>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 8019526:	687b      	ldr	r3, [r7, #4]
 8019528:	3370      	adds	r3, #112	@ 0x70
 801952a:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 801952c:	e002      	b.n	8019534 <tcp_output+0x330>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 801952e:	69fb      	ldr	r3, [r7, #28]
 8019530:	681b      	ldr	r3, [r3, #0]
 8019532:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8019534:	69fb      	ldr	r3, [r7, #28]
 8019536:	681b      	ldr	r3, [r3, #0]
 8019538:	2b00      	cmp	r3, #0
 801953a:	d011      	beq.n	8019560 <tcp_output+0x35c>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 801953c:	69fb      	ldr	r3, [r7, #28]
 801953e:	681b      	ldr	r3, [r3, #0]
 8019540:	68db      	ldr	r3, [r3, #12]
 8019542:	685b      	ldr	r3, [r3, #4]
 8019544:	4618      	mov	r0, r3
 8019546:	f7f9 fdf9 	bl	801313c <lwip_htonl>
 801954a:	4604      	mov	r4, r0
 801954c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801954e:	68db      	ldr	r3, [r3, #12]
 8019550:	685b      	ldr	r3, [r3, #4]
 8019552:	4618      	mov	r0, r3
 8019554:	f7f9 fdf2 	bl	801313c <lwip_htonl>
 8019558:	4603      	mov	r3, r0
 801955a:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 801955c:	2b00      	cmp	r3, #0
 801955e:	dbe6      	blt.n	801952e <tcp_output+0x32a>
          }
          seg->next = (*cur_seg);
 8019560:	69fb      	ldr	r3, [r7, #28]
 8019562:	681a      	ldr	r2, [r3, #0]
 8019564:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019566:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 8019568:	69fb      	ldr	r3, [r7, #28]
 801956a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801956c:	601a      	str	r2, [r3, #0]
 801956e:	e009      	b.n	8019584 <tcp_output+0x380>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 8019570:	6a3b      	ldr	r3, [r7, #32]
 8019572:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8019574:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 8019576:	6a3b      	ldr	r3, [r7, #32]
 8019578:	681b      	ldr	r3, [r3, #0]
 801957a:	623b      	str	r3, [r7, #32]
 801957c:	e002      	b.n	8019584 <tcp_output+0x380>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 801957e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8019580:	f7fc fc45 	bl	8015e0e <tcp_seg_free>
    }
    seg = pcb->unsent;
 8019584:	687b      	ldr	r3, [r7, #4]
 8019586:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019588:	627b      	str	r3, [r7, #36]	@ 0x24
  while (seg != NULL &&
 801958a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801958c:	2b00      	cmp	r3, #0
 801958e:	d012      	beq.n	80195b6 <tcp_output+0x3b2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 8019590:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019592:	68db      	ldr	r3, [r3, #12]
 8019594:	685b      	ldr	r3, [r3, #4]
 8019596:	4618      	mov	r0, r3
 8019598:	f7f9 fdd0 	bl	801313c <lwip_htonl>
 801959c:	4602      	mov	r2, r0
 801959e:	687b      	ldr	r3, [r7, #4]
 80195a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80195a2:	1ad3      	subs	r3, r2, r3
 80195a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80195a6:	8912      	ldrh	r2, [r2, #8]
 80195a8:	4413      	add	r3, r2
  while (seg != NULL &&
 80195aa:	69ba      	ldr	r2, [r7, #24]
 80195ac:	429a      	cmp	r2, r3
 80195ae:	f4bf aed9 	bcs.w	8019364 <tcp_output+0x160>
 80195b2:	e000      	b.n	80195b6 <tcp_output+0x3b2>
      break;
 80195b4:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 80195b6:	687b      	ldr	r3, [r7, #4]
 80195b8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80195ba:	2b00      	cmp	r3, #0
 80195bc:	d108      	bne.n	80195d0 <tcp_output+0x3cc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 80195be:	687b      	ldr	r3, [r7, #4]
 80195c0:	2200      	movs	r2, #0
 80195c2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
 80195c6:	e004      	b.n	80195d2 <tcp_output+0x3ce>
    goto output_done;
 80195c8:	bf00      	nop
 80195ca:	e002      	b.n	80195d2 <tcp_output+0x3ce>
    goto output_done;
 80195cc:	bf00      	nop
 80195ce:	e000      	b.n	80195d2 <tcp_output+0x3ce>
  }
#endif /* TCP_OVERSIZE */

output_done:
 80195d0:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 80195d2:	687b      	ldr	r3, [r7, #4]
 80195d4:	8b5b      	ldrh	r3, [r3, #26]
 80195d6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80195da:	b29a      	uxth	r2, r3
 80195dc:	687b      	ldr	r3, [r7, #4]
 80195de:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 80195e0:	2300      	movs	r3, #0
}
 80195e2:	4618      	mov	r0, r3
 80195e4:	3728      	adds	r7, #40	@ 0x28
 80195e6:	46bd      	mov	sp, r7
 80195e8:	bdb0      	pop	{r4, r5, r7, pc}
 80195ea:	bf00      	nop

080195ec <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 80195ec:	b580      	push	{r7, lr}
 80195ee:	b082      	sub	sp, #8
 80195f0:	af00      	add	r7, sp, #0
 80195f2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 80195f4:	687b      	ldr	r3, [r7, #4]
 80195f6:	2b00      	cmp	r3, #0
 80195f8:	d106      	bne.n	8019608 <tcp_output_segment_busy+0x1c>
 80195fa:	4b09      	ldr	r3, [pc, #36]	@ (8019620 <tcp_output_segment_busy+0x34>)
 80195fc:	f240 529a 	movw	r2, #1434	@ 0x59a
 8019600:	4908      	ldr	r1, [pc, #32]	@ (8019624 <tcp_output_segment_busy+0x38>)
 8019602:	4809      	ldr	r0, [pc, #36]	@ (8019628 <tcp_output_segment_busy+0x3c>)
 8019604:	f004 fe46 	bl	801e294 <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 8019608:	687b      	ldr	r3, [r7, #4]
 801960a:	685b      	ldr	r3, [r3, #4]
 801960c:	7b9b      	ldrb	r3, [r3, #14]
 801960e:	2b01      	cmp	r3, #1
 8019610:	d001      	beq.n	8019616 <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 8019612:	2301      	movs	r3, #1
 8019614:	e000      	b.n	8019618 <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 8019616:	2300      	movs	r3, #0
}
 8019618:	4618      	mov	r0, r3
 801961a:	3708      	adds	r7, #8
 801961c:	46bd      	mov	sp, r7
 801961e:	bd80      	pop	{r7, pc}
 8019620:	080209f0 	.word	0x080209f0
 8019624:	08020f8c 	.word	0x08020f8c
 8019628:	08020a44 	.word	0x08020a44

0801962c <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 801962c:	b5b0      	push	{r4, r5, r7, lr}
 801962e:	b08c      	sub	sp, #48	@ 0x30
 8019630:	af04      	add	r7, sp, #16
 8019632:	60f8      	str	r0, [r7, #12]
 8019634:	60b9      	str	r1, [r7, #8]
 8019636:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 8019638:	68fb      	ldr	r3, [r7, #12]
 801963a:	2b00      	cmp	r3, #0
 801963c:	d106      	bne.n	801964c <tcp_output_segment+0x20>
 801963e:	4b64      	ldr	r3, [pc, #400]	@ (80197d0 <tcp_output_segment+0x1a4>)
 8019640:	f44f 62b7 	mov.w	r2, #1464	@ 0x5b8
 8019644:	4963      	ldr	r1, [pc, #396]	@ (80197d4 <tcp_output_segment+0x1a8>)
 8019646:	4864      	ldr	r0, [pc, #400]	@ (80197d8 <tcp_output_segment+0x1ac>)
 8019648:	f004 fe24 	bl	801e294 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 801964c:	68bb      	ldr	r3, [r7, #8]
 801964e:	2b00      	cmp	r3, #0
 8019650:	d106      	bne.n	8019660 <tcp_output_segment+0x34>
 8019652:	4b5f      	ldr	r3, [pc, #380]	@ (80197d0 <tcp_output_segment+0x1a4>)
 8019654:	f240 52b9 	movw	r2, #1465	@ 0x5b9
 8019658:	4960      	ldr	r1, [pc, #384]	@ (80197dc <tcp_output_segment+0x1b0>)
 801965a:	485f      	ldr	r0, [pc, #380]	@ (80197d8 <tcp_output_segment+0x1ac>)
 801965c:	f004 fe1a 	bl	801e294 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 8019660:	687b      	ldr	r3, [r7, #4]
 8019662:	2b00      	cmp	r3, #0
 8019664:	d106      	bne.n	8019674 <tcp_output_segment+0x48>
 8019666:	4b5a      	ldr	r3, [pc, #360]	@ (80197d0 <tcp_output_segment+0x1a4>)
 8019668:	f240 52ba 	movw	r2, #1466	@ 0x5ba
 801966c:	495c      	ldr	r1, [pc, #368]	@ (80197e0 <tcp_output_segment+0x1b4>)
 801966e:	485a      	ldr	r0, [pc, #360]	@ (80197d8 <tcp_output_segment+0x1ac>)
 8019670:	f004 fe10 	bl	801e294 <iprintf>

  if (tcp_output_segment_busy(seg)) {
 8019674:	68f8      	ldr	r0, [r7, #12]
 8019676:	f7ff ffb9 	bl	80195ec <tcp_output_segment_busy>
 801967a:	4603      	mov	r3, r0
 801967c:	2b00      	cmp	r3, #0
 801967e:	d001      	beq.n	8019684 <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 8019680:	2300      	movs	r3, #0
 8019682:	e0a1      	b.n	80197c8 <tcp_output_segment+0x19c>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 8019684:	68bb      	ldr	r3, [r7, #8]
 8019686:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8019688:	68fb      	ldr	r3, [r7, #12]
 801968a:	68dc      	ldr	r4, [r3, #12]
 801968c:	4610      	mov	r0, r2
 801968e:	f7f9 fd55 	bl	801313c <lwip_htonl>
 8019692:	4603      	mov	r3, r0
 8019694:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 8019696:	68bb      	ldr	r3, [r7, #8]
 8019698:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 801969a:	68fb      	ldr	r3, [r7, #12]
 801969c:	68dc      	ldr	r4, [r3, #12]
 801969e:	4610      	mov	r0, r2
 80196a0:	f7f9 fd36 	bl	8013110 <lwip_htons>
 80196a4:	4603      	mov	r3, r0
 80196a6:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 80196a8:	68bb      	ldr	r3, [r7, #8]
 80196aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80196ac:	68ba      	ldr	r2, [r7, #8]
 80196ae:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 80196b0:	441a      	add	r2, r3
 80196b2:	68bb      	ldr	r3, [r7, #8]
 80196b4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 80196b6:	68fb      	ldr	r3, [r7, #12]
 80196b8:	68db      	ldr	r3, [r3, #12]
 80196ba:	3314      	adds	r3, #20
 80196bc:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 80196be:	68fb      	ldr	r3, [r7, #12]
 80196c0:	7a9b      	ldrb	r3, [r3, #10]
 80196c2:	f003 0301 	and.w	r3, r3, #1
 80196c6:	2b00      	cmp	r3, #0
 80196c8:	d015      	beq.n	80196f6 <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 80196ca:	68bb      	ldr	r3, [r7, #8]
 80196cc:	3304      	adds	r3, #4
 80196ce:	461a      	mov	r2, r3
 80196d0:	6879      	ldr	r1, [r7, #4]
 80196d2:	f44f 7006 	mov.w	r0, #536	@ 0x218
 80196d6:	f7fc fe91 	bl	80163fc <tcp_eff_send_mss_netif>
 80196da:	4603      	mov	r3, r0
 80196dc:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 80196de:	8b7b      	ldrh	r3, [r7, #26]
 80196e0:	f043 7301 	orr.w	r3, r3, #33816576	@ 0x2040000
 80196e4:	4618      	mov	r0, r3
 80196e6:	f7f9 fd29 	bl	801313c <lwip_htonl>
 80196ea:	4602      	mov	r2, r0
 80196ec:	69fb      	ldr	r3, [r7, #28]
 80196ee:	601a      	str	r2, [r3, #0]
    opts += 1;
 80196f0:	69fb      	ldr	r3, [r7, #28]
 80196f2:	3304      	adds	r3, #4
 80196f4:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 80196f6:	68bb      	ldr	r3, [r7, #8]
 80196f8:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 80196fc:	2b00      	cmp	r3, #0
 80196fe:	da02      	bge.n	8019706 <tcp_output_segment+0xda>
    pcb->rtime = 0;
 8019700:	68bb      	ldr	r3, [r7, #8]
 8019702:	2200      	movs	r2, #0
 8019704:	861a      	strh	r2, [r3, #48]	@ 0x30
  }

  if (pcb->rttest == 0) {
 8019706:	68bb      	ldr	r3, [r7, #8]
 8019708:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801970a:	2b00      	cmp	r3, #0
 801970c:	d10c      	bne.n	8019728 <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 801970e:	4b35      	ldr	r3, [pc, #212]	@ (80197e4 <tcp_output_segment+0x1b8>)
 8019710:	681a      	ldr	r2, [r3, #0]
 8019712:	68bb      	ldr	r3, [r7, #8]
 8019714:	635a      	str	r2, [r3, #52]	@ 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 8019716:	68fb      	ldr	r3, [r7, #12]
 8019718:	68db      	ldr	r3, [r3, #12]
 801971a:	685b      	ldr	r3, [r3, #4]
 801971c:	4618      	mov	r0, r3
 801971e:	f7f9 fd0d 	bl	801313c <lwip_htonl>
 8019722:	4602      	mov	r2, r0
 8019724:	68bb      	ldr	r3, [r7, #8]
 8019726:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 8019728:	68fb      	ldr	r3, [r7, #12]
 801972a:	68da      	ldr	r2, [r3, #12]
 801972c:	68fb      	ldr	r3, [r7, #12]
 801972e:	685b      	ldr	r3, [r3, #4]
 8019730:	685b      	ldr	r3, [r3, #4]
 8019732:	1ad3      	subs	r3, r2, r3
 8019734:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 8019736:	68fb      	ldr	r3, [r7, #12]
 8019738:	685b      	ldr	r3, [r3, #4]
 801973a:	8959      	ldrh	r1, [r3, #10]
 801973c:	68fb      	ldr	r3, [r7, #12]
 801973e:	685b      	ldr	r3, [r3, #4]
 8019740:	8b3a      	ldrh	r2, [r7, #24]
 8019742:	1a8a      	subs	r2, r1, r2
 8019744:	b292      	uxth	r2, r2
 8019746:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 8019748:	68fb      	ldr	r3, [r7, #12]
 801974a:	685b      	ldr	r3, [r3, #4]
 801974c:	8919      	ldrh	r1, [r3, #8]
 801974e:	68fb      	ldr	r3, [r7, #12]
 8019750:	685b      	ldr	r3, [r3, #4]
 8019752:	8b3a      	ldrh	r2, [r7, #24]
 8019754:	1a8a      	subs	r2, r1, r2
 8019756:	b292      	uxth	r2, r2
 8019758:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 801975a:	68fb      	ldr	r3, [r7, #12]
 801975c:	685b      	ldr	r3, [r3, #4]
 801975e:	68fa      	ldr	r2, [r7, #12]
 8019760:	68d2      	ldr	r2, [r2, #12]
 8019762:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 8019764:	68fb      	ldr	r3, [r7, #12]
 8019766:	68db      	ldr	r3, [r3, #12]
 8019768:	2200      	movs	r2, #0
 801976a:	741a      	strb	r2, [r3, #16]
 801976c:	2200      	movs	r2, #0
 801976e:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 8019770:	68fb      	ldr	r3, [r7, #12]
 8019772:	68da      	ldr	r2, [r3, #12]
 8019774:	68fb      	ldr	r3, [r7, #12]
 8019776:	7a9b      	ldrb	r3, [r3, #10]
 8019778:	f003 0301 	and.w	r3, r3, #1
 801977c:	2b00      	cmp	r3, #0
 801977e:	d001      	beq.n	8019784 <tcp_output_segment+0x158>
 8019780:	2318      	movs	r3, #24
 8019782:	e000      	b.n	8019786 <tcp_output_segment+0x15a>
 8019784:	2314      	movs	r3, #20
 8019786:	4413      	add	r3, r2
 8019788:	69fa      	ldr	r2, [r7, #28]
 801978a:	429a      	cmp	r2, r3
 801978c:	d006      	beq.n	801979c <tcp_output_segment+0x170>
 801978e:	4b10      	ldr	r3, [pc, #64]	@ (80197d0 <tcp_output_segment+0x1a4>)
 8019790:	f240 621c 	movw	r2, #1564	@ 0x61c
 8019794:	4914      	ldr	r1, [pc, #80]	@ (80197e8 <tcp_output_segment+0x1bc>)
 8019796:	4810      	ldr	r0, [pc, #64]	@ (80197d8 <tcp_output_segment+0x1ac>)
 8019798:	f004 fd7c 	bl	801e294 <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 801979c:	68fb      	ldr	r3, [r7, #12]
 801979e:	6858      	ldr	r0, [r3, #4]
 80197a0:	68b9      	ldr	r1, [r7, #8]
 80197a2:	68bb      	ldr	r3, [r7, #8]
 80197a4:	1d1c      	adds	r4, r3, #4
 80197a6:	68bb      	ldr	r3, [r7, #8]
 80197a8:	7add      	ldrb	r5, [r3, #11]
 80197aa:	68bb      	ldr	r3, [r7, #8]
 80197ac:	7a9b      	ldrb	r3, [r3, #10]
 80197ae:	687a      	ldr	r2, [r7, #4]
 80197b0:	9202      	str	r2, [sp, #8]
 80197b2:	2206      	movs	r2, #6
 80197b4:	9201      	str	r2, [sp, #4]
 80197b6:	9300      	str	r3, [sp, #0]
 80197b8:	462b      	mov	r3, r5
 80197ba:	4622      	mov	r2, r4
 80197bc:	f002 fd12 	bl	801c1e4 <ip4_output_if>
 80197c0:	4603      	mov	r3, r0
 80197c2:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 80197c4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80197c8:	4618      	mov	r0, r3
 80197ca:	3720      	adds	r7, #32
 80197cc:	46bd      	mov	sp, r7
 80197ce:	bdb0      	pop	{r4, r5, r7, pc}
 80197d0:	080209f0 	.word	0x080209f0
 80197d4:	08020fb4 	.word	0x08020fb4
 80197d8:	08020a44 	.word	0x08020a44
 80197dc:	08020fd4 	.word	0x08020fd4
 80197e0:	08020ff4 	.word	0x08020ff4
 80197e4:	200277c0 	.word	0x200277c0
 80197e8:	08021018 	.word	0x08021018

080197ec <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 80197ec:	b5b0      	push	{r4, r5, r7, lr}
 80197ee:	b084      	sub	sp, #16
 80197f0:	af00      	add	r7, sp, #0
 80197f2:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 80197f4:	687b      	ldr	r3, [r7, #4]
 80197f6:	2b00      	cmp	r3, #0
 80197f8:	d106      	bne.n	8019808 <tcp_rexmit_rto_prepare+0x1c>
 80197fa:	4b31      	ldr	r3, [pc, #196]	@ (80198c0 <tcp_rexmit_rto_prepare+0xd4>)
 80197fc:	f240 6263 	movw	r2, #1635	@ 0x663
 8019800:	4930      	ldr	r1, [pc, #192]	@ (80198c4 <tcp_rexmit_rto_prepare+0xd8>)
 8019802:	4831      	ldr	r0, [pc, #196]	@ (80198c8 <tcp_rexmit_rto_prepare+0xdc>)
 8019804:	f004 fd46 	bl	801e294 <iprintf>

  if (pcb->unacked == NULL) {
 8019808:	687b      	ldr	r3, [r7, #4]
 801980a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801980c:	2b00      	cmp	r3, #0
 801980e:	d102      	bne.n	8019816 <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 8019810:	f06f 0305 	mvn.w	r3, #5
 8019814:	e050      	b.n	80198b8 <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8019816:	687b      	ldr	r3, [r7, #4]
 8019818:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801981a:	60fb      	str	r3, [r7, #12]
 801981c:	e00b      	b.n	8019836 <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 801981e:	68f8      	ldr	r0, [r7, #12]
 8019820:	f7ff fee4 	bl	80195ec <tcp_output_segment_busy>
 8019824:	4603      	mov	r3, r0
 8019826:	2b00      	cmp	r3, #0
 8019828:	d002      	beq.n	8019830 <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 801982a:	f06f 0305 	mvn.w	r3, #5
 801982e:	e043      	b.n	80198b8 <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8019830:	68fb      	ldr	r3, [r7, #12]
 8019832:	681b      	ldr	r3, [r3, #0]
 8019834:	60fb      	str	r3, [r7, #12]
 8019836:	68fb      	ldr	r3, [r7, #12]
 8019838:	681b      	ldr	r3, [r3, #0]
 801983a:	2b00      	cmp	r3, #0
 801983c:	d1ef      	bne.n	801981e <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 801983e:	68f8      	ldr	r0, [r7, #12]
 8019840:	f7ff fed4 	bl	80195ec <tcp_output_segment_busy>
 8019844:	4603      	mov	r3, r0
 8019846:	2b00      	cmp	r3, #0
 8019848:	d002      	beq.n	8019850 <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 801984a:	f06f 0305 	mvn.w	r3, #5
 801984e:	e033      	b.n	80198b8 <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 8019850:	687b      	ldr	r3, [r7, #4]
 8019852:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8019854:	68fb      	ldr	r3, [r7, #12]
 8019856:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 8019858:	687b      	ldr	r3, [r7, #4]
 801985a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 801985c:	687b      	ldr	r3, [r7, #4]
 801985e:	66da      	str	r2, [r3, #108]	@ 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 8019860:	687b      	ldr	r3, [r7, #4]
 8019862:	2200      	movs	r2, #0
 8019864:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 8019866:	687b      	ldr	r3, [r7, #4]
 8019868:	8b5b      	ldrh	r3, [r3, #26]
 801986a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 801986e:	b29a      	uxth	r2, r3
 8019870:	687b      	ldr	r3, [r7, #4]
 8019872:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8019874:	68fb      	ldr	r3, [r7, #12]
 8019876:	68db      	ldr	r3, [r3, #12]
 8019878:	685b      	ldr	r3, [r3, #4]
 801987a:	4618      	mov	r0, r3
 801987c:	f7f9 fc5e 	bl	801313c <lwip_htonl>
 8019880:	4604      	mov	r4, r0
 8019882:	68fb      	ldr	r3, [r7, #12]
 8019884:	891b      	ldrh	r3, [r3, #8]
 8019886:	461d      	mov	r5, r3
 8019888:	68fb      	ldr	r3, [r7, #12]
 801988a:	68db      	ldr	r3, [r3, #12]
 801988c:	899b      	ldrh	r3, [r3, #12]
 801988e:	b29b      	uxth	r3, r3
 8019890:	4618      	mov	r0, r3
 8019892:	f7f9 fc3d 	bl	8013110 <lwip_htons>
 8019896:	4603      	mov	r3, r0
 8019898:	b2db      	uxtb	r3, r3
 801989a:	f003 0303 	and.w	r3, r3, #3
 801989e:	2b00      	cmp	r3, #0
 80198a0:	d001      	beq.n	80198a6 <tcp_rexmit_rto_prepare+0xba>
 80198a2:	2301      	movs	r3, #1
 80198a4:	e000      	b.n	80198a8 <tcp_rexmit_rto_prepare+0xbc>
 80198a6:	2300      	movs	r3, #0
 80198a8:	442b      	add	r3, r5
 80198aa:	18e2      	adds	r2, r4, r3
 80198ac:	687b      	ldr	r3, [r7, #4]
 80198ae:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 80198b0:	687b      	ldr	r3, [r7, #4]
 80198b2:	2200      	movs	r2, #0
 80198b4:	635a      	str	r2, [r3, #52]	@ 0x34

  return ERR_OK;
 80198b6:	2300      	movs	r3, #0
}
 80198b8:	4618      	mov	r0, r3
 80198ba:	3710      	adds	r7, #16
 80198bc:	46bd      	mov	sp, r7
 80198be:	bdb0      	pop	{r4, r5, r7, pc}
 80198c0:	080209f0 	.word	0x080209f0
 80198c4:	0802102c 	.word	0x0802102c
 80198c8:	08020a44 	.word	0x08020a44

080198cc <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 80198cc:	b580      	push	{r7, lr}
 80198ce:	b082      	sub	sp, #8
 80198d0:	af00      	add	r7, sp, #0
 80198d2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 80198d4:	687b      	ldr	r3, [r7, #4]
 80198d6:	2b00      	cmp	r3, #0
 80198d8:	d106      	bne.n	80198e8 <tcp_rexmit_rto_commit+0x1c>
 80198da:	4b0d      	ldr	r3, [pc, #52]	@ (8019910 <tcp_rexmit_rto_commit+0x44>)
 80198dc:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 80198e0:	490c      	ldr	r1, [pc, #48]	@ (8019914 <tcp_rexmit_rto_commit+0x48>)
 80198e2:	480d      	ldr	r0, [pc, #52]	@ (8019918 <tcp_rexmit_rto_commit+0x4c>)
 80198e4:	f004 fcd6 	bl	801e294 <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 80198e8:	687b      	ldr	r3, [r7, #4]
 80198ea:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80198ee:	2bff      	cmp	r3, #255	@ 0xff
 80198f0:	d007      	beq.n	8019902 <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 80198f2:	687b      	ldr	r3, [r7, #4]
 80198f4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80198f8:	3301      	adds	r3, #1
 80198fa:	b2da      	uxtb	r2, r3
 80198fc:	687b      	ldr	r3, [r7, #4]
 80198fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 8019902:	6878      	ldr	r0, [r7, #4]
 8019904:	f7ff fc7e 	bl	8019204 <tcp_output>
}
 8019908:	bf00      	nop
 801990a:	3708      	adds	r7, #8
 801990c:	46bd      	mov	sp, r7
 801990e:	bd80      	pop	{r7, pc}
 8019910:	080209f0 	.word	0x080209f0
 8019914:	08021050 	.word	0x08021050
 8019918:	08020a44 	.word	0x08020a44

0801991c <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 801991c:	b580      	push	{r7, lr}
 801991e:	b082      	sub	sp, #8
 8019920:	af00      	add	r7, sp, #0
 8019922:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 8019924:	687b      	ldr	r3, [r7, #4]
 8019926:	2b00      	cmp	r3, #0
 8019928:	d106      	bne.n	8019938 <tcp_rexmit_rto+0x1c>
 801992a:	4b0a      	ldr	r3, [pc, #40]	@ (8019954 <tcp_rexmit_rto+0x38>)
 801992c:	f240 62ad 	movw	r2, #1709	@ 0x6ad
 8019930:	4909      	ldr	r1, [pc, #36]	@ (8019958 <tcp_rexmit_rto+0x3c>)
 8019932:	480a      	ldr	r0, [pc, #40]	@ (801995c <tcp_rexmit_rto+0x40>)
 8019934:	f004 fcae 	bl	801e294 <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 8019938:	6878      	ldr	r0, [r7, #4]
 801993a:	f7ff ff57 	bl	80197ec <tcp_rexmit_rto_prepare>
 801993e:	4603      	mov	r3, r0
 8019940:	2b00      	cmp	r3, #0
 8019942:	d102      	bne.n	801994a <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 8019944:	6878      	ldr	r0, [r7, #4]
 8019946:	f7ff ffc1 	bl	80198cc <tcp_rexmit_rto_commit>
  }
}
 801994a:	bf00      	nop
 801994c:	3708      	adds	r7, #8
 801994e:	46bd      	mov	sp, r7
 8019950:	bd80      	pop	{r7, pc}
 8019952:	bf00      	nop
 8019954:	080209f0 	.word	0x080209f0
 8019958:	08021074 	.word	0x08021074
 801995c:	08020a44 	.word	0x08020a44

08019960 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 8019960:	b590      	push	{r4, r7, lr}
 8019962:	b085      	sub	sp, #20
 8019964:	af00      	add	r7, sp, #0
 8019966:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 8019968:	687b      	ldr	r3, [r7, #4]
 801996a:	2b00      	cmp	r3, #0
 801996c:	d106      	bne.n	801997c <tcp_rexmit+0x1c>
 801996e:	4b2f      	ldr	r3, [pc, #188]	@ (8019a2c <tcp_rexmit+0xcc>)
 8019970:	f240 62c1 	movw	r2, #1729	@ 0x6c1
 8019974:	492e      	ldr	r1, [pc, #184]	@ (8019a30 <tcp_rexmit+0xd0>)
 8019976:	482f      	ldr	r0, [pc, #188]	@ (8019a34 <tcp_rexmit+0xd4>)
 8019978:	f004 fc8c 	bl	801e294 <iprintf>

  if (pcb->unacked == NULL) {
 801997c:	687b      	ldr	r3, [r7, #4]
 801997e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8019980:	2b00      	cmp	r3, #0
 8019982:	d102      	bne.n	801998a <tcp_rexmit+0x2a>
    return ERR_VAL;
 8019984:	f06f 0305 	mvn.w	r3, #5
 8019988:	e04c      	b.n	8019a24 <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 801998a:	687b      	ldr	r3, [r7, #4]
 801998c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801998e:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 8019990:	68b8      	ldr	r0, [r7, #8]
 8019992:	f7ff fe2b 	bl	80195ec <tcp_output_segment_busy>
 8019996:	4603      	mov	r3, r0
 8019998:	2b00      	cmp	r3, #0
 801999a:	d002      	beq.n	80199a2 <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 801999c:	f06f 0305 	mvn.w	r3, #5
 80199a0:	e040      	b.n	8019a24 <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 80199a2:	68bb      	ldr	r3, [r7, #8]
 80199a4:	681a      	ldr	r2, [r3, #0]
 80199a6:	687b      	ldr	r3, [r7, #4]
 80199a8:	671a      	str	r2, [r3, #112]	@ 0x70

  cur_seg = &(pcb->unsent);
 80199aa:	687b      	ldr	r3, [r7, #4]
 80199ac:	336c      	adds	r3, #108	@ 0x6c
 80199ae:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 80199b0:	e002      	b.n	80199b8 <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 80199b2:	68fb      	ldr	r3, [r7, #12]
 80199b4:	681b      	ldr	r3, [r3, #0]
 80199b6:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 80199b8:	68fb      	ldr	r3, [r7, #12]
 80199ba:	681b      	ldr	r3, [r3, #0]
 80199bc:	2b00      	cmp	r3, #0
 80199be:	d011      	beq.n	80199e4 <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 80199c0:	68fb      	ldr	r3, [r7, #12]
 80199c2:	681b      	ldr	r3, [r3, #0]
 80199c4:	68db      	ldr	r3, [r3, #12]
 80199c6:	685b      	ldr	r3, [r3, #4]
 80199c8:	4618      	mov	r0, r3
 80199ca:	f7f9 fbb7 	bl	801313c <lwip_htonl>
 80199ce:	4604      	mov	r4, r0
 80199d0:	68bb      	ldr	r3, [r7, #8]
 80199d2:	68db      	ldr	r3, [r3, #12]
 80199d4:	685b      	ldr	r3, [r3, #4]
 80199d6:	4618      	mov	r0, r3
 80199d8:	f7f9 fbb0 	bl	801313c <lwip_htonl>
 80199dc:	4603      	mov	r3, r0
 80199de:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 80199e0:	2b00      	cmp	r3, #0
 80199e2:	dbe6      	blt.n	80199b2 <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 80199e4:	68fb      	ldr	r3, [r7, #12]
 80199e6:	681a      	ldr	r2, [r3, #0]
 80199e8:	68bb      	ldr	r3, [r7, #8]
 80199ea:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 80199ec:	68fb      	ldr	r3, [r7, #12]
 80199ee:	68ba      	ldr	r2, [r7, #8]
 80199f0:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 80199f2:	68bb      	ldr	r3, [r7, #8]
 80199f4:	681b      	ldr	r3, [r3, #0]
 80199f6:	2b00      	cmp	r3, #0
 80199f8:	d103      	bne.n	8019a02 <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 80199fa:	687b      	ldr	r3, [r7, #4]
 80199fc:	2200      	movs	r2, #0
 80199fe:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 8019a02:	687b      	ldr	r3, [r7, #4]
 8019a04:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8019a08:	2bff      	cmp	r3, #255	@ 0xff
 8019a0a:	d007      	beq.n	8019a1c <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 8019a0c:	687b      	ldr	r3, [r7, #4]
 8019a0e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8019a12:	3301      	adds	r3, #1
 8019a14:	b2da      	uxtb	r2, r3
 8019a16:	687b      	ldr	r3, [r7, #4]
 8019a18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 8019a1c:	687b      	ldr	r3, [r7, #4]
 8019a1e:	2200      	movs	r2, #0
 8019a20:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 8019a22:	2300      	movs	r3, #0
}
 8019a24:	4618      	mov	r0, r3
 8019a26:	3714      	adds	r7, #20
 8019a28:	46bd      	mov	sp, r7
 8019a2a:	bd90      	pop	{r4, r7, pc}
 8019a2c:	080209f0 	.word	0x080209f0
 8019a30:	08021090 	.word	0x08021090
 8019a34:	08020a44 	.word	0x08020a44

08019a38 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 8019a38:	b580      	push	{r7, lr}
 8019a3a:	b082      	sub	sp, #8
 8019a3c:	af00      	add	r7, sp, #0
 8019a3e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 8019a40:	687b      	ldr	r3, [r7, #4]
 8019a42:	2b00      	cmp	r3, #0
 8019a44:	d106      	bne.n	8019a54 <tcp_rexmit_fast+0x1c>
 8019a46:	4b2a      	ldr	r3, [pc, #168]	@ (8019af0 <tcp_rexmit_fast+0xb8>)
 8019a48:	f240 62f9 	movw	r2, #1785	@ 0x6f9
 8019a4c:	4929      	ldr	r1, [pc, #164]	@ (8019af4 <tcp_rexmit_fast+0xbc>)
 8019a4e:	482a      	ldr	r0, [pc, #168]	@ (8019af8 <tcp_rexmit_fast+0xc0>)
 8019a50:	f004 fc20 	bl	801e294 <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 8019a54:	687b      	ldr	r3, [r7, #4]
 8019a56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8019a58:	2b00      	cmp	r3, #0
 8019a5a:	d045      	beq.n	8019ae8 <tcp_rexmit_fast+0xb0>
 8019a5c:	687b      	ldr	r3, [r7, #4]
 8019a5e:	8b5b      	ldrh	r3, [r3, #26]
 8019a60:	f003 0304 	and.w	r3, r3, #4
 8019a64:	2b00      	cmp	r3, #0
 8019a66:	d13f      	bne.n	8019ae8 <tcp_rexmit_fast+0xb0>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 8019a68:	6878      	ldr	r0, [r7, #4]
 8019a6a:	f7ff ff79 	bl	8019960 <tcp_rexmit>
 8019a6e:	4603      	mov	r3, r0
 8019a70:	2b00      	cmp	r3, #0
 8019a72:	d139      	bne.n	8019ae8 <tcp_rexmit_fast+0xb0>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 8019a74:	687b      	ldr	r3, [r7, #4]
 8019a76:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8019a7a:	687b      	ldr	r3, [r7, #4]
 8019a7c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8019a80:	4293      	cmp	r3, r2
 8019a82:	bf28      	it	cs
 8019a84:	4613      	movcs	r3, r2
 8019a86:	b29b      	uxth	r3, r3
 8019a88:	2b00      	cmp	r3, #0
 8019a8a:	da00      	bge.n	8019a8e <tcp_rexmit_fast+0x56>
 8019a8c:	3301      	adds	r3, #1
 8019a8e:	105b      	asrs	r3, r3, #1
 8019a90:	b29a      	uxth	r2, r3
 8019a92:	687b      	ldr	r3, [r7, #4]
 8019a94:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 8019a98:	687b      	ldr	r3, [r7, #4]
 8019a9a:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 8019a9e:	461a      	mov	r2, r3
 8019aa0:	687b      	ldr	r3, [r7, #4]
 8019aa2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8019aa4:	005b      	lsls	r3, r3, #1
 8019aa6:	429a      	cmp	r2, r3
 8019aa8:	d206      	bcs.n	8019ab8 <tcp_rexmit_fast+0x80>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 8019aaa:	687b      	ldr	r3, [r7, #4]
 8019aac:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8019aae:	005b      	lsls	r3, r3, #1
 8019ab0:	b29a      	uxth	r2, r3
 8019ab2:	687b      	ldr	r3, [r7, #4]
 8019ab4:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 8019ab8:	687b      	ldr	r3, [r7, #4]
 8019aba:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 8019abe:	687b      	ldr	r3, [r7, #4]
 8019ac0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8019ac2:	4619      	mov	r1, r3
 8019ac4:	0049      	lsls	r1, r1, #1
 8019ac6:	440b      	add	r3, r1
 8019ac8:	b29b      	uxth	r3, r3
 8019aca:	4413      	add	r3, r2
 8019acc:	b29a      	uxth	r2, r3
 8019ace:	687b      	ldr	r3, [r7, #4]
 8019ad0:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
      tcp_set_flags(pcb, TF_INFR);
 8019ad4:	687b      	ldr	r3, [r7, #4]
 8019ad6:	8b5b      	ldrh	r3, [r3, #26]
 8019ad8:	f043 0304 	orr.w	r3, r3, #4
 8019adc:	b29a      	uxth	r2, r3
 8019ade:	687b      	ldr	r3, [r7, #4]
 8019ae0:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 8019ae2:	687b      	ldr	r3, [r7, #4]
 8019ae4:	2200      	movs	r2, #0
 8019ae6:	861a      	strh	r2, [r3, #48]	@ 0x30
    }
  }
}
 8019ae8:	bf00      	nop
 8019aea:	3708      	adds	r7, #8
 8019aec:	46bd      	mov	sp, r7
 8019aee:	bd80      	pop	{r7, pc}
 8019af0:	080209f0 	.word	0x080209f0
 8019af4:	080210a8 	.word	0x080210a8
 8019af8:	08020a44 	.word	0x08020a44

08019afc <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 8019afc:	b580      	push	{r7, lr}
 8019afe:	b086      	sub	sp, #24
 8019b00:	af00      	add	r7, sp, #0
 8019b02:	60f8      	str	r0, [r7, #12]
 8019b04:	607b      	str	r3, [r7, #4]
 8019b06:	460b      	mov	r3, r1
 8019b08:	817b      	strh	r3, [r7, #10]
 8019b0a:	4613      	mov	r3, r2
 8019b0c:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 8019b0e:	897a      	ldrh	r2, [r7, #10]
 8019b10:	893b      	ldrh	r3, [r7, #8]
 8019b12:	4413      	add	r3, r2
 8019b14:	b29b      	uxth	r3, r3
 8019b16:	3314      	adds	r3, #20
 8019b18:	b29b      	uxth	r3, r3
 8019b1a:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8019b1e:	4619      	mov	r1, r3
 8019b20:	2022      	movs	r0, #34	@ 0x22
 8019b22:	f7fa fbff 	bl	8014324 <pbuf_alloc>
 8019b26:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 8019b28:	697b      	ldr	r3, [r7, #20]
 8019b2a:	2b00      	cmp	r3, #0
 8019b2c:	d04d      	beq.n	8019bca <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 8019b2e:	897b      	ldrh	r3, [r7, #10]
 8019b30:	3313      	adds	r3, #19
 8019b32:	697a      	ldr	r2, [r7, #20]
 8019b34:	8952      	ldrh	r2, [r2, #10]
 8019b36:	4293      	cmp	r3, r2
 8019b38:	db06      	blt.n	8019b48 <tcp_output_alloc_header_common+0x4c>
 8019b3a:	4b26      	ldr	r3, [pc, #152]	@ (8019bd4 <tcp_output_alloc_header_common+0xd8>)
 8019b3c:	f240 7223 	movw	r2, #1827	@ 0x723
 8019b40:	4925      	ldr	r1, [pc, #148]	@ (8019bd8 <tcp_output_alloc_header_common+0xdc>)
 8019b42:	4826      	ldr	r0, [pc, #152]	@ (8019bdc <tcp_output_alloc_header_common+0xe0>)
 8019b44:	f004 fba6 	bl	801e294 <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 8019b48:	697b      	ldr	r3, [r7, #20]
 8019b4a:	685b      	ldr	r3, [r3, #4]
 8019b4c:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 8019b4e:	8c3b      	ldrh	r3, [r7, #32]
 8019b50:	4618      	mov	r0, r3
 8019b52:	f7f9 fadd 	bl	8013110 <lwip_htons>
 8019b56:	4603      	mov	r3, r0
 8019b58:	461a      	mov	r2, r3
 8019b5a:	693b      	ldr	r3, [r7, #16]
 8019b5c:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 8019b5e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8019b60:	4618      	mov	r0, r3
 8019b62:	f7f9 fad5 	bl	8013110 <lwip_htons>
 8019b66:	4603      	mov	r3, r0
 8019b68:	461a      	mov	r2, r3
 8019b6a:	693b      	ldr	r3, [r7, #16]
 8019b6c:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 8019b6e:	693b      	ldr	r3, [r7, #16]
 8019b70:	687a      	ldr	r2, [r7, #4]
 8019b72:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 8019b74:	68f8      	ldr	r0, [r7, #12]
 8019b76:	f7f9 fae1 	bl	801313c <lwip_htonl>
 8019b7a:	4602      	mov	r2, r0
 8019b7c:	693b      	ldr	r3, [r7, #16]
 8019b7e:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 8019b80:	897b      	ldrh	r3, [r7, #10]
 8019b82:	089b      	lsrs	r3, r3, #2
 8019b84:	b29b      	uxth	r3, r3
 8019b86:	3305      	adds	r3, #5
 8019b88:	b29b      	uxth	r3, r3
 8019b8a:	031b      	lsls	r3, r3, #12
 8019b8c:	b29a      	uxth	r2, r3
 8019b8e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8019b92:	b29b      	uxth	r3, r3
 8019b94:	4313      	orrs	r3, r2
 8019b96:	b29b      	uxth	r3, r3
 8019b98:	4618      	mov	r0, r3
 8019b9a:	f7f9 fab9 	bl	8013110 <lwip_htons>
 8019b9e:	4603      	mov	r3, r0
 8019ba0:	461a      	mov	r2, r3
 8019ba2:	693b      	ldr	r3, [r7, #16]
 8019ba4:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 8019ba6:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8019ba8:	4618      	mov	r0, r3
 8019baa:	f7f9 fab1 	bl	8013110 <lwip_htons>
 8019bae:	4603      	mov	r3, r0
 8019bb0:	461a      	mov	r2, r3
 8019bb2:	693b      	ldr	r3, [r7, #16]
 8019bb4:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 8019bb6:	693b      	ldr	r3, [r7, #16]
 8019bb8:	2200      	movs	r2, #0
 8019bba:	741a      	strb	r2, [r3, #16]
 8019bbc:	2200      	movs	r2, #0
 8019bbe:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 8019bc0:	693b      	ldr	r3, [r7, #16]
 8019bc2:	2200      	movs	r2, #0
 8019bc4:	749a      	strb	r2, [r3, #18]
 8019bc6:	2200      	movs	r2, #0
 8019bc8:	74da      	strb	r2, [r3, #19]
  }
  return p;
 8019bca:	697b      	ldr	r3, [r7, #20]
}
 8019bcc:	4618      	mov	r0, r3
 8019bce:	3718      	adds	r7, #24
 8019bd0:	46bd      	mov	sp, r7
 8019bd2:	bd80      	pop	{r7, pc}
 8019bd4:	080209f0 	.word	0x080209f0
 8019bd8:	080210c8 	.word	0x080210c8
 8019bdc:	08020a44 	.word	0x08020a44

08019be0 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 8019be0:	b5b0      	push	{r4, r5, r7, lr}
 8019be2:	b08a      	sub	sp, #40	@ 0x28
 8019be4:	af04      	add	r7, sp, #16
 8019be6:	60f8      	str	r0, [r7, #12]
 8019be8:	607b      	str	r3, [r7, #4]
 8019bea:	460b      	mov	r3, r1
 8019bec:	817b      	strh	r3, [r7, #10]
 8019bee:	4613      	mov	r3, r2
 8019bf0:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 8019bf2:	68fb      	ldr	r3, [r7, #12]
 8019bf4:	2b00      	cmp	r3, #0
 8019bf6:	d106      	bne.n	8019c06 <tcp_output_alloc_header+0x26>
 8019bf8:	4b15      	ldr	r3, [pc, #84]	@ (8019c50 <tcp_output_alloc_header+0x70>)
 8019bfa:	f240 7242 	movw	r2, #1858	@ 0x742
 8019bfe:	4915      	ldr	r1, [pc, #84]	@ (8019c54 <tcp_output_alloc_header+0x74>)
 8019c00:	4815      	ldr	r0, [pc, #84]	@ (8019c58 <tcp_output_alloc_header+0x78>)
 8019c02:	f004 fb47 	bl	801e294 <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 8019c06:	68fb      	ldr	r3, [r7, #12]
 8019c08:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8019c0a:	68fb      	ldr	r3, [r7, #12]
 8019c0c:	8adb      	ldrh	r3, [r3, #22]
 8019c0e:	68fa      	ldr	r2, [r7, #12]
 8019c10:	8b12      	ldrh	r2, [r2, #24]
 8019c12:	68f9      	ldr	r1, [r7, #12]
 8019c14:	8d49      	ldrh	r1, [r1, #42]	@ 0x2a
 8019c16:	893d      	ldrh	r5, [r7, #8]
 8019c18:	897c      	ldrh	r4, [r7, #10]
 8019c1a:	9103      	str	r1, [sp, #12]
 8019c1c:	2110      	movs	r1, #16
 8019c1e:	9102      	str	r1, [sp, #8]
 8019c20:	9201      	str	r2, [sp, #4]
 8019c22:	9300      	str	r3, [sp, #0]
 8019c24:	687b      	ldr	r3, [r7, #4]
 8019c26:	462a      	mov	r2, r5
 8019c28:	4621      	mov	r1, r4
 8019c2a:	f7ff ff67 	bl	8019afc <tcp_output_alloc_header_common>
 8019c2e:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 8019c30:	697b      	ldr	r3, [r7, #20]
 8019c32:	2b00      	cmp	r3, #0
 8019c34:	d006      	beq.n	8019c44 <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8019c36:	68fb      	ldr	r3, [r7, #12]
 8019c38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8019c3a:	68fa      	ldr	r2, [r7, #12]
 8019c3c:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 8019c3e:	441a      	add	r2, r3
 8019c40:	68fb      	ldr	r3, [r7, #12]
 8019c42:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  return p;
 8019c44:	697b      	ldr	r3, [r7, #20]
}
 8019c46:	4618      	mov	r0, r3
 8019c48:	3718      	adds	r7, #24
 8019c4a:	46bd      	mov	sp, r7
 8019c4c:	bdb0      	pop	{r4, r5, r7, pc}
 8019c4e:	bf00      	nop
 8019c50:	080209f0 	.word	0x080209f0
 8019c54:	080210f8 	.word	0x080210f8
 8019c58:	08020a44 	.word	0x08020a44

08019c5c <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 8019c5c:	b580      	push	{r7, lr}
 8019c5e:	b088      	sub	sp, #32
 8019c60:	af00      	add	r7, sp, #0
 8019c62:	60f8      	str	r0, [r7, #12]
 8019c64:	60b9      	str	r1, [r7, #8]
 8019c66:	4611      	mov	r1, r2
 8019c68:	461a      	mov	r2, r3
 8019c6a:	460b      	mov	r3, r1
 8019c6c:	71fb      	strb	r3, [r7, #7]
 8019c6e:	4613      	mov	r3, r2
 8019c70:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 8019c72:	2300      	movs	r3, #0
 8019c74:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 8019c76:	68bb      	ldr	r3, [r7, #8]
 8019c78:	2b00      	cmp	r3, #0
 8019c7a:	d106      	bne.n	8019c8a <tcp_output_fill_options+0x2e>
 8019c7c:	4b12      	ldr	r3, [pc, #72]	@ (8019cc8 <tcp_output_fill_options+0x6c>)
 8019c7e:	f240 7256 	movw	r2, #1878	@ 0x756
 8019c82:	4912      	ldr	r1, [pc, #72]	@ (8019ccc <tcp_output_fill_options+0x70>)
 8019c84:	4812      	ldr	r0, [pc, #72]	@ (8019cd0 <tcp_output_fill_options+0x74>)
 8019c86:	f004 fb05 	bl	801e294 <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 8019c8a:	68bb      	ldr	r3, [r7, #8]
 8019c8c:	685b      	ldr	r3, [r3, #4]
 8019c8e:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 8019c90:	69bb      	ldr	r3, [r7, #24]
 8019c92:	3314      	adds	r3, #20
 8019c94:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 8019c96:	8bfb      	ldrh	r3, [r7, #30]
 8019c98:	009b      	lsls	r3, r3, #2
 8019c9a:	461a      	mov	r2, r3
 8019c9c:	79fb      	ldrb	r3, [r7, #7]
 8019c9e:	009b      	lsls	r3, r3, #2
 8019ca0:	f003 0304 	and.w	r3, r3, #4
 8019ca4:	4413      	add	r3, r2
 8019ca6:	3314      	adds	r3, #20
 8019ca8:	69ba      	ldr	r2, [r7, #24]
 8019caa:	4413      	add	r3, r2
 8019cac:	697a      	ldr	r2, [r7, #20]
 8019cae:	429a      	cmp	r2, r3
 8019cb0:	d006      	beq.n	8019cc0 <tcp_output_fill_options+0x64>
 8019cb2:	4b05      	ldr	r3, [pc, #20]	@ (8019cc8 <tcp_output_fill_options+0x6c>)
 8019cb4:	f240 7275 	movw	r2, #1909	@ 0x775
 8019cb8:	4906      	ldr	r1, [pc, #24]	@ (8019cd4 <tcp_output_fill_options+0x78>)
 8019cba:	4805      	ldr	r0, [pc, #20]	@ (8019cd0 <tcp_output_fill_options+0x74>)
 8019cbc:	f004 faea 	bl	801e294 <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 8019cc0:	bf00      	nop
 8019cc2:	3720      	adds	r7, #32
 8019cc4:	46bd      	mov	sp, r7
 8019cc6:	bd80      	pop	{r7, pc}
 8019cc8:	080209f0 	.word	0x080209f0
 8019ccc:	08021120 	.word	0x08021120
 8019cd0:	08020a44 	.word	0x08020a44
 8019cd4:	08021018 	.word	0x08021018

08019cd8 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 8019cd8:	b580      	push	{r7, lr}
 8019cda:	b08a      	sub	sp, #40	@ 0x28
 8019cdc:	af04      	add	r7, sp, #16
 8019cde:	60f8      	str	r0, [r7, #12]
 8019ce0:	60b9      	str	r1, [r7, #8]
 8019ce2:	607a      	str	r2, [r7, #4]
 8019ce4:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 8019ce6:	68bb      	ldr	r3, [r7, #8]
 8019ce8:	2b00      	cmp	r3, #0
 8019cea:	d106      	bne.n	8019cfa <tcp_output_control_segment+0x22>
 8019cec:	4b1c      	ldr	r3, [pc, #112]	@ (8019d60 <tcp_output_control_segment+0x88>)
 8019cee:	f240 7287 	movw	r2, #1927	@ 0x787
 8019cf2:	491c      	ldr	r1, [pc, #112]	@ (8019d64 <tcp_output_control_segment+0x8c>)
 8019cf4:	481c      	ldr	r0, [pc, #112]	@ (8019d68 <tcp_output_control_segment+0x90>)
 8019cf6:	f004 facd 	bl	801e294 <iprintf>

  netif = tcp_route(pcb, src, dst);
 8019cfa:	683a      	ldr	r2, [r7, #0]
 8019cfc:	6879      	ldr	r1, [r7, #4]
 8019cfe:	68f8      	ldr	r0, [r7, #12]
 8019d00:	f7fe ff42 	bl	8018b88 <tcp_route>
 8019d04:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 8019d06:	693b      	ldr	r3, [r7, #16]
 8019d08:	2b00      	cmp	r3, #0
 8019d0a:	d102      	bne.n	8019d12 <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 8019d0c:	23fc      	movs	r3, #252	@ 0xfc
 8019d0e:	75fb      	strb	r3, [r7, #23]
 8019d10:	e01c      	b.n	8019d4c <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 8019d12:	68fb      	ldr	r3, [r7, #12]
 8019d14:	2b00      	cmp	r3, #0
 8019d16:	d006      	beq.n	8019d26 <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 8019d18:	68fb      	ldr	r3, [r7, #12]
 8019d1a:	7adb      	ldrb	r3, [r3, #11]
 8019d1c:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 8019d1e:	68fb      	ldr	r3, [r7, #12]
 8019d20:	7a9b      	ldrb	r3, [r3, #10]
 8019d22:	757b      	strb	r3, [r7, #21]
 8019d24:	e003      	b.n	8019d2e <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 8019d26:	23ff      	movs	r3, #255	@ 0xff
 8019d28:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 8019d2a:	2300      	movs	r3, #0
 8019d2c:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 8019d2e:	7dba      	ldrb	r2, [r7, #22]
 8019d30:	693b      	ldr	r3, [r7, #16]
 8019d32:	9302      	str	r3, [sp, #8]
 8019d34:	2306      	movs	r3, #6
 8019d36:	9301      	str	r3, [sp, #4]
 8019d38:	7d7b      	ldrb	r3, [r7, #21]
 8019d3a:	9300      	str	r3, [sp, #0]
 8019d3c:	4613      	mov	r3, r2
 8019d3e:	683a      	ldr	r2, [r7, #0]
 8019d40:	6879      	ldr	r1, [r7, #4]
 8019d42:	68b8      	ldr	r0, [r7, #8]
 8019d44:	f002 fa4e 	bl	801c1e4 <ip4_output_if>
 8019d48:	4603      	mov	r3, r0
 8019d4a:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 8019d4c:	68b8      	ldr	r0, [r7, #8]
 8019d4e:	f7fa fdcd 	bl	80148ec <pbuf_free>
  return err;
 8019d52:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8019d56:	4618      	mov	r0, r3
 8019d58:	3718      	adds	r7, #24
 8019d5a:	46bd      	mov	sp, r7
 8019d5c:	bd80      	pop	{r7, pc}
 8019d5e:	bf00      	nop
 8019d60:	080209f0 	.word	0x080209f0
 8019d64:	08021148 	.word	0x08021148
 8019d68:	08020a44 	.word	0x08020a44

08019d6c <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 8019d6c:	b590      	push	{r4, r7, lr}
 8019d6e:	b08b      	sub	sp, #44	@ 0x2c
 8019d70:	af04      	add	r7, sp, #16
 8019d72:	60f8      	str	r0, [r7, #12]
 8019d74:	60b9      	str	r1, [r7, #8]
 8019d76:	607a      	str	r2, [r7, #4]
 8019d78:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 8019d7a:	683b      	ldr	r3, [r7, #0]
 8019d7c:	2b00      	cmp	r3, #0
 8019d7e:	d106      	bne.n	8019d8e <tcp_rst+0x22>
 8019d80:	4b1f      	ldr	r3, [pc, #124]	@ (8019e00 <tcp_rst+0x94>)
 8019d82:	f240 72c4 	movw	r2, #1988	@ 0x7c4
 8019d86:	491f      	ldr	r1, [pc, #124]	@ (8019e04 <tcp_rst+0x98>)
 8019d88:	481f      	ldr	r0, [pc, #124]	@ (8019e08 <tcp_rst+0x9c>)
 8019d8a:	f004 fa83 	bl	801e294 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 8019d8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019d90:	2b00      	cmp	r3, #0
 8019d92:	d106      	bne.n	8019da2 <tcp_rst+0x36>
 8019d94:	4b1a      	ldr	r3, [pc, #104]	@ (8019e00 <tcp_rst+0x94>)
 8019d96:	f240 72c5 	movw	r2, #1989	@ 0x7c5
 8019d9a:	491c      	ldr	r1, [pc, #112]	@ (8019e0c <tcp_rst+0xa0>)
 8019d9c:	481a      	ldr	r0, [pc, #104]	@ (8019e08 <tcp_rst+0x9c>)
 8019d9e:	f004 fa79 	bl	801e294 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8019da2:	2300      	movs	r3, #0
 8019da4:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 8019da6:	f246 0308 	movw	r3, #24584	@ 0x6008
 8019daa:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 8019dac:	7dfb      	ldrb	r3, [r7, #23]
 8019dae:	b29c      	uxth	r4, r3
 8019db0:	68b8      	ldr	r0, [r7, #8]
 8019db2:	f7f9 f9c3 	bl	801313c <lwip_htonl>
 8019db6:	4602      	mov	r2, r0
 8019db8:	8abb      	ldrh	r3, [r7, #20]
 8019dba:	9303      	str	r3, [sp, #12]
 8019dbc:	2314      	movs	r3, #20
 8019dbe:	9302      	str	r3, [sp, #8]
 8019dc0:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8019dc2:	9301      	str	r3, [sp, #4]
 8019dc4:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8019dc6:	9300      	str	r3, [sp, #0]
 8019dc8:	4613      	mov	r3, r2
 8019dca:	2200      	movs	r2, #0
 8019dcc:	4621      	mov	r1, r4
 8019dce:	6878      	ldr	r0, [r7, #4]
 8019dd0:	f7ff fe94 	bl	8019afc <tcp_output_alloc_header_common>
 8019dd4:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 8019dd6:	693b      	ldr	r3, [r7, #16]
 8019dd8:	2b00      	cmp	r3, #0
 8019dda:	d00c      	beq.n	8019df6 <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8019ddc:	7dfb      	ldrb	r3, [r7, #23]
 8019dde:	2200      	movs	r2, #0
 8019de0:	6939      	ldr	r1, [r7, #16]
 8019de2:	68f8      	ldr	r0, [r7, #12]
 8019de4:	f7ff ff3a 	bl	8019c5c <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 8019de8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019dea:	683a      	ldr	r2, [r7, #0]
 8019dec:	6939      	ldr	r1, [r7, #16]
 8019dee:	68f8      	ldr	r0, [r7, #12]
 8019df0:	f7ff ff72 	bl	8019cd8 <tcp_output_control_segment>
 8019df4:	e000      	b.n	8019df8 <tcp_rst+0x8c>
    return;
 8019df6:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 8019df8:	371c      	adds	r7, #28
 8019dfa:	46bd      	mov	sp, r7
 8019dfc:	bd90      	pop	{r4, r7, pc}
 8019dfe:	bf00      	nop
 8019e00:	080209f0 	.word	0x080209f0
 8019e04:	08021174 	.word	0x08021174
 8019e08:	08020a44 	.word	0x08020a44
 8019e0c:	08021190 	.word	0x08021190

08019e10 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 8019e10:	b590      	push	{r4, r7, lr}
 8019e12:	b087      	sub	sp, #28
 8019e14:	af00      	add	r7, sp, #0
 8019e16:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 8019e18:	2300      	movs	r3, #0
 8019e1a:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 8019e1c:	2300      	movs	r3, #0
 8019e1e:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 8019e20:	687b      	ldr	r3, [r7, #4]
 8019e22:	2b00      	cmp	r3, #0
 8019e24:	d106      	bne.n	8019e34 <tcp_send_empty_ack+0x24>
 8019e26:	4b28      	ldr	r3, [pc, #160]	@ (8019ec8 <tcp_send_empty_ack+0xb8>)
 8019e28:	f240 72ea 	movw	r2, #2026	@ 0x7ea
 8019e2c:	4927      	ldr	r1, [pc, #156]	@ (8019ecc <tcp_send_empty_ack+0xbc>)
 8019e2e:	4828      	ldr	r0, [pc, #160]	@ (8019ed0 <tcp_send_empty_ack+0xc0>)
 8019e30:	f004 fa30 	bl	801e294 <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8019e34:	7dfb      	ldrb	r3, [r7, #23]
 8019e36:	009b      	lsls	r3, r3, #2
 8019e38:	b2db      	uxtb	r3, r3
 8019e3a:	f003 0304 	and.w	r3, r3, #4
 8019e3e:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 8019e40:	7d7b      	ldrb	r3, [r7, #21]
 8019e42:	b29c      	uxth	r4, r3
 8019e44:	687b      	ldr	r3, [r7, #4]
 8019e46:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8019e48:	4618      	mov	r0, r3
 8019e4a:	f7f9 f977 	bl	801313c <lwip_htonl>
 8019e4e:	4603      	mov	r3, r0
 8019e50:	2200      	movs	r2, #0
 8019e52:	4621      	mov	r1, r4
 8019e54:	6878      	ldr	r0, [r7, #4]
 8019e56:	f7ff fec3 	bl	8019be0 <tcp_output_alloc_header>
 8019e5a:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8019e5c:	693b      	ldr	r3, [r7, #16]
 8019e5e:	2b00      	cmp	r3, #0
 8019e60:	d109      	bne.n	8019e76 <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8019e62:	687b      	ldr	r3, [r7, #4]
 8019e64:	8b5b      	ldrh	r3, [r3, #26]
 8019e66:	f043 0303 	orr.w	r3, r3, #3
 8019e6a:	b29a      	uxth	r2, r3
 8019e6c:	687b      	ldr	r3, [r7, #4]
 8019e6e:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 8019e70:	f06f 0301 	mvn.w	r3, #1
 8019e74:	e023      	b.n	8019ebe <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 8019e76:	7dbb      	ldrb	r3, [r7, #22]
 8019e78:	7dfa      	ldrb	r2, [r7, #23]
 8019e7a:	6939      	ldr	r1, [r7, #16]
 8019e7c:	6878      	ldr	r0, [r7, #4]
 8019e7e:	f7ff feed 	bl	8019c5c <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8019e82:	687a      	ldr	r2, [r7, #4]
 8019e84:	687b      	ldr	r3, [r7, #4]
 8019e86:	3304      	adds	r3, #4
 8019e88:	6939      	ldr	r1, [r7, #16]
 8019e8a:	6878      	ldr	r0, [r7, #4]
 8019e8c:	f7ff ff24 	bl	8019cd8 <tcp_output_control_segment>
 8019e90:	4603      	mov	r3, r0
 8019e92:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 8019e94:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8019e98:	2b00      	cmp	r3, #0
 8019e9a:	d007      	beq.n	8019eac <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8019e9c:	687b      	ldr	r3, [r7, #4]
 8019e9e:	8b5b      	ldrh	r3, [r3, #26]
 8019ea0:	f043 0303 	orr.w	r3, r3, #3
 8019ea4:	b29a      	uxth	r2, r3
 8019ea6:	687b      	ldr	r3, [r7, #4]
 8019ea8:	835a      	strh	r2, [r3, #26]
 8019eaa:	e006      	b.n	8019eba <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8019eac:	687b      	ldr	r3, [r7, #4]
 8019eae:	8b5b      	ldrh	r3, [r3, #26]
 8019eb0:	f023 0303 	bic.w	r3, r3, #3
 8019eb4:	b29a      	uxth	r2, r3
 8019eb6:	687b      	ldr	r3, [r7, #4]
 8019eb8:	835a      	strh	r2, [r3, #26]
  }

  return err;
 8019eba:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8019ebe:	4618      	mov	r0, r3
 8019ec0:	371c      	adds	r7, #28
 8019ec2:	46bd      	mov	sp, r7
 8019ec4:	bd90      	pop	{r4, r7, pc}
 8019ec6:	bf00      	nop
 8019ec8:	080209f0 	.word	0x080209f0
 8019ecc:	080211ac 	.word	0x080211ac
 8019ed0:	08020a44 	.word	0x08020a44

08019ed4 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 8019ed4:	b590      	push	{r4, r7, lr}
 8019ed6:	b087      	sub	sp, #28
 8019ed8:	af00      	add	r7, sp, #0
 8019eda:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8019edc:	2300      	movs	r3, #0
 8019ede:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 8019ee0:	687b      	ldr	r3, [r7, #4]
 8019ee2:	2b00      	cmp	r3, #0
 8019ee4:	d106      	bne.n	8019ef4 <tcp_keepalive+0x20>
 8019ee6:	4b18      	ldr	r3, [pc, #96]	@ (8019f48 <tcp_keepalive+0x74>)
 8019ee8:	f640 0224 	movw	r2, #2084	@ 0x824
 8019eec:	4917      	ldr	r1, [pc, #92]	@ (8019f4c <tcp_keepalive+0x78>)
 8019eee:	4818      	ldr	r0, [pc, #96]	@ (8019f50 <tcp_keepalive+0x7c>)
 8019ef0:	f004 f9d0 	bl	801e294 <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 8019ef4:	7dfb      	ldrb	r3, [r7, #23]
 8019ef6:	b29c      	uxth	r4, r3
 8019ef8:	687b      	ldr	r3, [r7, #4]
 8019efa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8019efc:	3b01      	subs	r3, #1
 8019efe:	4618      	mov	r0, r3
 8019f00:	f7f9 f91c 	bl	801313c <lwip_htonl>
 8019f04:	4603      	mov	r3, r0
 8019f06:	2200      	movs	r2, #0
 8019f08:	4621      	mov	r1, r4
 8019f0a:	6878      	ldr	r0, [r7, #4]
 8019f0c:	f7ff fe68 	bl	8019be0 <tcp_output_alloc_header>
 8019f10:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8019f12:	693b      	ldr	r3, [r7, #16]
 8019f14:	2b00      	cmp	r3, #0
 8019f16:	d102      	bne.n	8019f1e <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 8019f18:	f04f 33ff 	mov.w	r3, #4294967295
 8019f1c:	e010      	b.n	8019f40 <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8019f1e:	7dfb      	ldrb	r3, [r7, #23]
 8019f20:	2200      	movs	r2, #0
 8019f22:	6939      	ldr	r1, [r7, #16]
 8019f24:	6878      	ldr	r0, [r7, #4]
 8019f26:	f7ff fe99 	bl	8019c5c <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8019f2a:	687a      	ldr	r2, [r7, #4]
 8019f2c:	687b      	ldr	r3, [r7, #4]
 8019f2e:	3304      	adds	r3, #4
 8019f30:	6939      	ldr	r1, [r7, #16]
 8019f32:	6878      	ldr	r0, [r7, #4]
 8019f34:	f7ff fed0 	bl	8019cd8 <tcp_output_control_segment>
 8019f38:	4603      	mov	r3, r0
 8019f3a:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8019f3c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8019f40:	4618      	mov	r0, r3
 8019f42:	371c      	adds	r7, #28
 8019f44:	46bd      	mov	sp, r7
 8019f46:	bd90      	pop	{r4, r7, pc}
 8019f48:	080209f0 	.word	0x080209f0
 8019f4c:	080211cc 	.word	0x080211cc
 8019f50:	08020a44 	.word	0x08020a44

08019f54 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 8019f54:	b590      	push	{r4, r7, lr}
 8019f56:	b08b      	sub	sp, #44	@ 0x2c
 8019f58:	af00      	add	r7, sp, #0
 8019f5a:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8019f5c:	2300      	movs	r3, #0
 8019f5e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 8019f62:	687b      	ldr	r3, [r7, #4]
 8019f64:	2b00      	cmp	r3, #0
 8019f66:	d106      	bne.n	8019f76 <tcp_zero_window_probe+0x22>
 8019f68:	4b4c      	ldr	r3, [pc, #304]	@ (801a09c <tcp_zero_window_probe+0x148>)
 8019f6a:	f640 024f 	movw	r2, #2127	@ 0x84f
 8019f6e:	494c      	ldr	r1, [pc, #304]	@ (801a0a0 <tcp_zero_window_probe+0x14c>)
 8019f70:	484c      	ldr	r0, [pc, #304]	@ (801a0a4 <tcp_zero_window_probe+0x150>)
 8019f72:	f004 f98f 	bl	801e294 <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 8019f76:	687b      	ldr	r3, [r7, #4]
 8019f78:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019f7a:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 8019f7c:	6a3b      	ldr	r3, [r7, #32]
 8019f7e:	2b00      	cmp	r3, #0
 8019f80:	d101      	bne.n	8019f86 <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 8019f82:	2300      	movs	r3, #0
 8019f84:	e086      	b.n	801a094 <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 8019f86:	687b      	ldr	r3, [r7, #4]
 8019f88:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 8019f8c:	2bff      	cmp	r3, #255	@ 0xff
 8019f8e:	d007      	beq.n	8019fa0 <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 8019f90:	687b      	ldr	r3, [r7, #4]
 8019f92:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 8019f96:	3301      	adds	r3, #1
 8019f98:	b2da      	uxtb	r2, r3
 8019f9a:	687b      	ldr	r3, [r7, #4]
 8019f9c:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 8019fa0:	6a3b      	ldr	r3, [r7, #32]
 8019fa2:	68db      	ldr	r3, [r3, #12]
 8019fa4:	899b      	ldrh	r3, [r3, #12]
 8019fa6:	b29b      	uxth	r3, r3
 8019fa8:	4618      	mov	r0, r3
 8019faa:	f7f9 f8b1 	bl	8013110 <lwip_htons>
 8019fae:	4603      	mov	r3, r0
 8019fb0:	b2db      	uxtb	r3, r3
 8019fb2:	f003 0301 	and.w	r3, r3, #1
 8019fb6:	2b00      	cmp	r3, #0
 8019fb8:	d005      	beq.n	8019fc6 <tcp_zero_window_probe+0x72>
 8019fba:	6a3b      	ldr	r3, [r7, #32]
 8019fbc:	891b      	ldrh	r3, [r3, #8]
 8019fbe:	2b00      	cmp	r3, #0
 8019fc0:	d101      	bne.n	8019fc6 <tcp_zero_window_probe+0x72>
 8019fc2:	2301      	movs	r3, #1
 8019fc4:	e000      	b.n	8019fc8 <tcp_zero_window_probe+0x74>
 8019fc6:	2300      	movs	r3, #0
 8019fc8:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 8019fca:	7ffb      	ldrb	r3, [r7, #31]
 8019fcc:	2b00      	cmp	r3, #0
 8019fce:	bf0c      	ite	eq
 8019fd0:	2301      	moveq	r3, #1
 8019fd2:	2300      	movne	r3, #0
 8019fd4:	b2db      	uxtb	r3, r3
 8019fd6:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 8019fd8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8019fdc:	b299      	uxth	r1, r3
 8019fde:	6a3b      	ldr	r3, [r7, #32]
 8019fe0:	68db      	ldr	r3, [r3, #12]
 8019fe2:	685b      	ldr	r3, [r3, #4]
 8019fe4:	8bba      	ldrh	r2, [r7, #28]
 8019fe6:	6878      	ldr	r0, [r7, #4]
 8019fe8:	f7ff fdfa 	bl	8019be0 <tcp_output_alloc_header>
 8019fec:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 8019fee:	69bb      	ldr	r3, [r7, #24]
 8019ff0:	2b00      	cmp	r3, #0
 8019ff2:	d102      	bne.n	8019ffa <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 8019ff4:	f04f 33ff 	mov.w	r3, #4294967295
 8019ff8:	e04c      	b.n	801a094 <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 8019ffa:	69bb      	ldr	r3, [r7, #24]
 8019ffc:	685b      	ldr	r3, [r3, #4]
 8019ffe:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 801a000:	7ffb      	ldrb	r3, [r7, #31]
 801a002:	2b00      	cmp	r3, #0
 801a004:	d011      	beq.n	801a02a <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 801a006:	697b      	ldr	r3, [r7, #20]
 801a008:	899b      	ldrh	r3, [r3, #12]
 801a00a:	b29b      	uxth	r3, r3
 801a00c:	b21b      	sxth	r3, r3
 801a00e:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 801a012:	b21c      	sxth	r4, r3
 801a014:	2011      	movs	r0, #17
 801a016:	f7f9 f87b 	bl	8013110 <lwip_htons>
 801a01a:	4603      	mov	r3, r0
 801a01c:	b21b      	sxth	r3, r3
 801a01e:	4323      	orrs	r3, r4
 801a020:	b21b      	sxth	r3, r3
 801a022:	b29a      	uxth	r2, r3
 801a024:	697b      	ldr	r3, [r7, #20]
 801a026:	819a      	strh	r2, [r3, #12]
 801a028:	e010      	b.n	801a04c <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 801a02a:	69bb      	ldr	r3, [r7, #24]
 801a02c:	685b      	ldr	r3, [r3, #4]
 801a02e:	3314      	adds	r3, #20
 801a030:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 801a032:	6a3b      	ldr	r3, [r7, #32]
 801a034:	6858      	ldr	r0, [r3, #4]
 801a036:	6a3b      	ldr	r3, [r7, #32]
 801a038:	685b      	ldr	r3, [r3, #4]
 801a03a:	891a      	ldrh	r2, [r3, #8]
 801a03c:	6a3b      	ldr	r3, [r7, #32]
 801a03e:	891b      	ldrh	r3, [r3, #8]
 801a040:	1ad3      	subs	r3, r2, r3
 801a042:	b29b      	uxth	r3, r3
 801a044:	2201      	movs	r2, #1
 801a046:	6939      	ldr	r1, [r7, #16]
 801a048:	f7fa fe56 	bl	8014cf8 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 801a04c:	6a3b      	ldr	r3, [r7, #32]
 801a04e:	68db      	ldr	r3, [r3, #12]
 801a050:	685b      	ldr	r3, [r3, #4]
 801a052:	4618      	mov	r0, r3
 801a054:	f7f9 f872 	bl	801313c <lwip_htonl>
 801a058:	4603      	mov	r3, r0
 801a05a:	3301      	adds	r3, #1
 801a05c:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801a05e:	687b      	ldr	r3, [r7, #4]
 801a060:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801a062:	68fb      	ldr	r3, [r7, #12]
 801a064:	1ad3      	subs	r3, r2, r3
 801a066:	2b00      	cmp	r3, #0
 801a068:	da02      	bge.n	801a070 <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 801a06a:	687b      	ldr	r3, [r7, #4]
 801a06c:	68fa      	ldr	r2, [r7, #12]
 801a06e:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801a070:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801a074:	2200      	movs	r2, #0
 801a076:	69b9      	ldr	r1, [r7, #24]
 801a078:	6878      	ldr	r0, [r7, #4]
 801a07a:	f7ff fdef 	bl	8019c5c <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801a07e:	687a      	ldr	r2, [r7, #4]
 801a080:	687b      	ldr	r3, [r7, #4]
 801a082:	3304      	adds	r3, #4
 801a084:	69b9      	ldr	r1, [r7, #24]
 801a086:	6878      	ldr	r0, [r7, #4]
 801a088:	f7ff fe26 	bl	8019cd8 <tcp_output_control_segment>
 801a08c:	4603      	mov	r3, r0
 801a08e:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 801a090:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 801a094:	4618      	mov	r0, r3
 801a096:	372c      	adds	r7, #44	@ 0x2c
 801a098:	46bd      	mov	sp, r7
 801a09a:	bd90      	pop	{r4, r7, pc}
 801a09c:	080209f0 	.word	0x080209f0
 801a0a0:	080211e8 	.word	0x080211e8
 801a0a4:	08020a44 	.word	0x08020a44

0801a0a8 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 801a0a8:	b580      	push	{r7, lr}
 801a0aa:	b082      	sub	sp, #8
 801a0ac:	af00      	add	r7, sp, #0
 801a0ae:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 801a0b0:	f7fa ff10 	bl	8014ed4 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 801a0b4:	4b0a      	ldr	r3, [pc, #40]	@ (801a0e0 <tcpip_tcp_timer+0x38>)
 801a0b6:	681b      	ldr	r3, [r3, #0]
 801a0b8:	2b00      	cmp	r3, #0
 801a0ba:	d103      	bne.n	801a0c4 <tcpip_tcp_timer+0x1c>
 801a0bc:	4b09      	ldr	r3, [pc, #36]	@ (801a0e4 <tcpip_tcp_timer+0x3c>)
 801a0be:	681b      	ldr	r3, [r3, #0]
 801a0c0:	2b00      	cmp	r3, #0
 801a0c2:	d005      	beq.n	801a0d0 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801a0c4:	2200      	movs	r2, #0
 801a0c6:	4908      	ldr	r1, [pc, #32]	@ (801a0e8 <tcpip_tcp_timer+0x40>)
 801a0c8:	20fa      	movs	r0, #250	@ 0xfa
 801a0ca:	f000 f8f3 	bl	801a2b4 <sys_timeout>
 801a0ce:	e003      	b.n	801a0d8 <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 801a0d0:	4b06      	ldr	r3, [pc, #24]	@ (801a0ec <tcpip_tcp_timer+0x44>)
 801a0d2:	2200      	movs	r2, #0
 801a0d4:	601a      	str	r2, [r3, #0]
  }
}
 801a0d6:	bf00      	nop
 801a0d8:	bf00      	nop
 801a0da:	3708      	adds	r7, #8
 801a0dc:	46bd      	mov	sp, r7
 801a0de:	bd80      	pop	{r7, pc}
 801a0e0:	200277cc 	.word	0x200277cc
 801a0e4:	200277d0 	.word	0x200277d0
 801a0e8:	0801a0a9 	.word	0x0801a0a9
 801a0ec:	20027818 	.word	0x20027818

0801a0f0 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 801a0f0:	b580      	push	{r7, lr}
 801a0f2:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 801a0f4:	4b0a      	ldr	r3, [pc, #40]	@ (801a120 <tcp_timer_needed+0x30>)
 801a0f6:	681b      	ldr	r3, [r3, #0]
 801a0f8:	2b00      	cmp	r3, #0
 801a0fa:	d10f      	bne.n	801a11c <tcp_timer_needed+0x2c>
 801a0fc:	4b09      	ldr	r3, [pc, #36]	@ (801a124 <tcp_timer_needed+0x34>)
 801a0fe:	681b      	ldr	r3, [r3, #0]
 801a100:	2b00      	cmp	r3, #0
 801a102:	d103      	bne.n	801a10c <tcp_timer_needed+0x1c>
 801a104:	4b08      	ldr	r3, [pc, #32]	@ (801a128 <tcp_timer_needed+0x38>)
 801a106:	681b      	ldr	r3, [r3, #0]
 801a108:	2b00      	cmp	r3, #0
 801a10a:	d007      	beq.n	801a11c <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 801a10c:	4b04      	ldr	r3, [pc, #16]	@ (801a120 <tcp_timer_needed+0x30>)
 801a10e:	2201      	movs	r2, #1
 801a110:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801a112:	2200      	movs	r2, #0
 801a114:	4905      	ldr	r1, [pc, #20]	@ (801a12c <tcp_timer_needed+0x3c>)
 801a116:	20fa      	movs	r0, #250	@ 0xfa
 801a118:	f000 f8cc 	bl	801a2b4 <sys_timeout>
  }
}
 801a11c:	bf00      	nop
 801a11e:	bd80      	pop	{r7, pc}
 801a120:	20027818 	.word	0x20027818
 801a124:	200277cc 	.word	0x200277cc
 801a128:	200277d0 	.word	0x200277d0
 801a12c:	0801a0a9 	.word	0x0801a0a9

0801a130 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 801a130:	b580      	push	{r7, lr}
 801a132:	b086      	sub	sp, #24
 801a134:	af00      	add	r7, sp, #0
 801a136:	60f8      	str	r0, [r7, #12]
 801a138:	60b9      	str	r1, [r7, #8]
 801a13a:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 801a13c:	200a      	movs	r0, #10
 801a13e:	f7f9 fcbb 	bl	8013ab8 <memp_malloc>
 801a142:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 801a144:	693b      	ldr	r3, [r7, #16]
 801a146:	2b00      	cmp	r3, #0
 801a148:	d109      	bne.n	801a15e <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 801a14a:	693b      	ldr	r3, [r7, #16]
 801a14c:	2b00      	cmp	r3, #0
 801a14e:	d151      	bne.n	801a1f4 <sys_timeout_abs+0xc4>
 801a150:	4b2a      	ldr	r3, [pc, #168]	@ (801a1fc <sys_timeout_abs+0xcc>)
 801a152:	22be      	movs	r2, #190	@ 0xbe
 801a154:	492a      	ldr	r1, [pc, #168]	@ (801a200 <sys_timeout_abs+0xd0>)
 801a156:	482b      	ldr	r0, [pc, #172]	@ (801a204 <sys_timeout_abs+0xd4>)
 801a158:	f004 f89c 	bl	801e294 <iprintf>
    return;
 801a15c:	e04a      	b.n	801a1f4 <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 801a15e:	693b      	ldr	r3, [r7, #16]
 801a160:	2200      	movs	r2, #0
 801a162:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 801a164:	693b      	ldr	r3, [r7, #16]
 801a166:	68ba      	ldr	r2, [r7, #8]
 801a168:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 801a16a:	693b      	ldr	r3, [r7, #16]
 801a16c:	687a      	ldr	r2, [r7, #4]
 801a16e:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 801a170:	693b      	ldr	r3, [r7, #16]
 801a172:	68fa      	ldr	r2, [r7, #12]
 801a174:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 801a176:	4b24      	ldr	r3, [pc, #144]	@ (801a208 <sys_timeout_abs+0xd8>)
 801a178:	681b      	ldr	r3, [r3, #0]
 801a17a:	2b00      	cmp	r3, #0
 801a17c:	d103      	bne.n	801a186 <sys_timeout_abs+0x56>
    next_timeout = timeout;
 801a17e:	4a22      	ldr	r2, [pc, #136]	@ (801a208 <sys_timeout_abs+0xd8>)
 801a180:	693b      	ldr	r3, [r7, #16]
 801a182:	6013      	str	r3, [r2, #0]
    return;
 801a184:	e037      	b.n	801a1f6 <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 801a186:	693b      	ldr	r3, [r7, #16]
 801a188:	685a      	ldr	r2, [r3, #4]
 801a18a:	4b1f      	ldr	r3, [pc, #124]	@ (801a208 <sys_timeout_abs+0xd8>)
 801a18c:	681b      	ldr	r3, [r3, #0]
 801a18e:	685b      	ldr	r3, [r3, #4]
 801a190:	1ad3      	subs	r3, r2, r3
 801a192:	0fdb      	lsrs	r3, r3, #31
 801a194:	f003 0301 	and.w	r3, r3, #1
 801a198:	b2db      	uxtb	r3, r3
 801a19a:	2b00      	cmp	r3, #0
 801a19c:	d007      	beq.n	801a1ae <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 801a19e:	4b1a      	ldr	r3, [pc, #104]	@ (801a208 <sys_timeout_abs+0xd8>)
 801a1a0:	681a      	ldr	r2, [r3, #0]
 801a1a2:	693b      	ldr	r3, [r7, #16]
 801a1a4:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 801a1a6:	4a18      	ldr	r2, [pc, #96]	@ (801a208 <sys_timeout_abs+0xd8>)
 801a1a8:	693b      	ldr	r3, [r7, #16]
 801a1aa:	6013      	str	r3, [r2, #0]
 801a1ac:	e023      	b.n	801a1f6 <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 801a1ae:	4b16      	ldr	r3, [pc, #88]	@ (801a208 <sys_timeout_abs+0xd8>)
 801a1b0:	681b      	ldr	r3, [r3, #0]
 801a1b2:	617b      	str	r3, [r7, #20]
 801a1b4:	e01a      	b.n	801a1ec <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 801a1b6:	697b      	ldr	r3, [r7, #20]
 801a1b8:	681b      	ldr	r3, [r3, #0]
 801a1ba:	2b00      	cmp	r3, #0
 801a1bc:	d00b      	beq.n	801a1d6 <sys_timeout_abs+0xa6>
 801a1be:	693b      	ldr	r3, [r7, #16]
 801a1c0:	685a      	ldr	r2, [r3, #4]
 801a1c2:	697b      	ldr	r3, [r7, #20]
 801a1c4:	681b      	ldr	r3, [r3, #0]
 801a1c6:	685b      	ldr	r3, [r3, #4]
 801a1c8:	1ad3      	subs	r3, r2, r3
 801a1ca:	0fdb      	lsrs	r3, r3, #31
 801a1cc:	f003 0301 	and.w	r3, r3, #1
 801a1d0:	b2db      	uxtb	r3, r3
 801a1d2:	2b00      	cmp	r3, #0
 801a1d4:	d007      	beq.n	801a1e6 <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 801a1d6:	697b      	ldr	r3, [r7, #20]
 801a1d8:	681a      	ldr	r2, [r3, #0]
 801a1da:	693b      	ldr	r3, [r7, #16]
 801a1dc:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 801a1de:	697b      	ldr	r3, [r7, #20]
 801a1e0:	693a      	ldr	r2, [r7, #16]
 801a1e2:	601a      	str	r2, [r3, #0]
        break;
 801a1e4:	e007      	b.n	801a1f6 <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 801a1e6:	697b      	ldr	r3, [r7, #20]
 801a1e8:	681b      	ldr	r3, [r3, #0]
 801a1ea:	617b      	str	r3, [r7, #20]
 801a1ec:	697b      	ldr	r3, [r7, #20]
 801a1ee:	2b00      	cmp	r3, #0
 801a1f0:	d1e1      	bne.n	801a1b6 <sys_timeout_abs+0x86>
 801a1f2:	e000      	b.n	801a1f6 <sys_timeout_abs+0xc6>
    return;
 801a1f4:	bf00      	nop
      }
    }
  }
}
 801a1f6:	3718      	adds	r7, #24
 801a1f8:	46bd      	mov	sp, r7
 801a1fa:	bd80      	pop	{r7, pc}
 801a1fc:	0802120c 	.word	0x0802120c
 801a200:	08021240 	.word	0x08021240
 801a204:	08021280 	.word	0x08021280
 801a208:	20027810 	.word	0x20027810

0801a20c <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 801a20c:	b580      	push	{r7, lr}
 801a20e:	b086      	sub	sp, #24
 801a210:	af00      	add	r7, sp, #0
 801a212:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 801a214:	687b      	ldr	r3, [r7, #4]
 801a216:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 801a218:	697b      	ldr	r3, [r7, #20]
 801a21a:	685b      	ldr	r3, [r3, #4]
 801a21c:	4798      	blx	r3

  now = sys_now();
 801a21e:	f7f4 fad1 	bl	800e7c4 <sys_now>
 801a222:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 801a224:	697b      	ldr	r3, [r7, #20]
 801a226:	681a      	ldr	r2, [r3, #0]
 801a228:	4b0f      	ldr	r3, [pc, #60]	@ (801a268 <lwip_cyclic_timer+0x5c>)
 801a22a:	681b      	ldr	r3, [r3, #0]
 801a22c:	4413      	add	r3, r2
 801a22e:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 801a230:	68fa      	ldr	r2, [r7, #12]
 801a232:	693b      	ldr	r3, [r7, #16]
 801a234:	1ad3      	subs	r3, r2, r3
 801a236:	0fdb      	lsrs	r3, r3, #31
 801a238:	f003 0301 	and.w	r3, r3, #1
 801a23c:	b2db      	uxtb	r3, r3
 801a23e:	2b00      	cmp	r3, #0
 801a240:	d009      	beq.n	801a256 <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 801a242:	697b      	ldr	r3, [r7, #20]
 801a244:	681a      	ldr	r2, [r3, #0]
 801a246:	693b      	ldr	r3, [r7, #16]
 801a248:	4413      	add	r3, r2
 801a24a:	687a      	ldr	r2, [r7, #4]
 801a24c:	4907      	ldr	r1, [pc, #28]	@ (801a26c <lwip_cyclic_timer+0x60>)
 801a24e:	4618      	mov	r0, r3
 801a250:	f7ff ff6e 	bl	801a130 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 801a254:	e004      	b.n	801a260 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 801a256:	687a      	ldr	r2, [r7, #4]
 801a258:	4904      	ldr	r1, [pc, #16]	@ (801a26c <lwip_cyclic_timer+0x60>)
 801a25a:	68f8      	ldr	r0, [r7, #12]
 801a25c:	f7ff ff68 	bl	801a130 <sys_timeout_abs>
}
 801a260:	bf00      	nop
 801a262:	3718      	adds	r7, #24
 801a264:	46bd      	mov	sp, r7
 801a266:	bd80      	pop	{r7, pc}
 801a268:	20027814 	.word	0x20027814
 801a26c:	0801a20d 	.word	0x0801a20d

0801a270 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 801a270:	b580      	push	{r7, lr}
 801a272:	b082      	sub	sp, #8
 801a274:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801a276:	2301      	movs	r3, #1
 801a278:	607b      	str	r3, [r7, #4]
 801a27a:	e00e      	b.n	801a29a <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 801a27c:	4a0b      	ldr	r2, [pc, #44]	@ (801a2ac <sys_timeouts_init+0x3c>)
 801a27e:	687b      	ldr	r3, [r7, #4]
 801a280:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 801a284:	687b      	ldr	r3, [r7, #4]
 801a286:	00db      	lsls	r3, r3, #3
 801a288:	4a08      	ldr	r2, [pc, #32]	@ (801a2ac <sys_timeouts_init+0x3c>)
 801a28a:	4413      	add	r3, r2
 801a28c:	461a      	mov	r2, r3
 801a28e:	4908      	ldr	r1, [pc, #32]	@ (801a2b0 <sys_timeouts_init+0x40>)
 801a290:	f000 f810 	bl	801a2b4 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801a294:	687b      	ldr	r3, [r7, #4]
 801a296:	3301      	adds	r3, #1
 801a298:	607b      	str	r3, [r7, #4]
 801a29a:	687b      	ldr	r3, [r7, #4]
 801a29c:	2b02      	cmp	r3, #2
 801a29e:	d9ed      	bls.n	801a27c <sys_timeouts_init+0xc>
  }
}
 801a2a0:	bf00      	nop
 801a2a2:	bf00      	nop
 801a2a4:	3708      	adds	r7, #8
 801a2a6:	46bd      	mov	sp, r7
 801a2a8:	bd80      	pop	{r7, pc}
 801a2aa:	bf00      	nop
 801a2ac:	08021f68 	.word	0x08021f68
 801a2b0:	0801a20d 	.word	0x0801a20d

0801a2b4 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 801a2b4:	b580      	push	{r7, lr}
 801a2b6:	b086      	sub	sp, #24
 801a2b8:	af00      	add	r7, sp, #0
 801a2ba:	60f8      	str	r0, [r7, #12]
 801a2bc:	60b9      	str	r1, [r7, #8]
 801a2be:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 801a2c0:	68fb      	ldr	r3, [r7, #12]
 801a2c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801a2c6:	d306      	bcc.n	801a2d6 <sys_timeout+0x22>
 801a2c8:	4b0a      	ldr	r3, [pc, #40]	@ (801a2f4 <sys_timeout+0x40>)
 801a2ca:	f240 1229 	movw	r2, #297	@ 0x129
 801a2ce:	490a      	ldr	r1, [pc, #40]	@ (801a2f8 <sys_timeout+0x44>)
 801a2d0:	480a      	ldr	r0, [pc, #40]	@ (801a2fc <sys_timeout+0x48>)
 801a2d2:	f003 ffdf 	bl	801e294 <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 801a2d6:	f7f4 fa75 	bl	800e7c4 <sys_now>
 801a2da:	4602      	mov	r2, r0
 801a2dc:	68fb      	ldr	r3, [r7, #12]
 801a2de:	4413      	add	r3, r2
 801a2e0:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 801a2e2:	687a      	ldr	r2, [r7, #4]
 801a2e4:	68b9      	ldr	r1, [r7, #8]
 801a2e6:	6978      	ldr	r0, [r7, #20]
 801a2e8:	f7ff ff22 	bl	801a130 <sys_timeout_abs>
#endif
}
 801a2ec:	bf00      	nop
 801a2ee:	3718      	adds	r7, #24
 801a2f0:	46bd      	mov	sp, r7
 801a2f2:	bd80      	pop	{r7, pc}
 801a2f4:	0802120c 	.word	0x0802120c
 801a2f8:	080212a8 	.word	0x080212a8
 801a2fc:	08021280 	.word	0x08021280

0801a300 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 801a300:	b580      	push	{r7, lr}
 801a302:	b084      	sub	sp, #16
 801a304:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 801a306:	f7f4 fa5d 	bl	800e7c4 <sys_now>
 801a30a:	60f8      	str	r0, [r7, #12]
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();

    tmptimeout = next_timeout;
 801a30c:	4b17      	ldr	r3, [pc, #92]	@ (801a36c <sys_check_timeouts+0x6c>)
 801a30e:	681b      	ldr	r3, [r3, #0]
 801a310:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 801a312:	68bb      	ldr	r3, [r7, #8]
 801a314:	2b00      	cmp	r3, #0
 801a316:	d022      	beq.n	801a35e <sys_check_timeouts+0x5e>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 801a318:	68bb      	ldr	r3, [r7, #8]
 801a31a:	685b      	ldr	r3, [r3, #4]
 801a31c:	68fa      	ldr	r2, [r7, #12]
 801a31e:	1ad3      	subs	r3, r2, r3
 801a320:	0fdb      	lsrs	r3, r3, #31
 801a322:	f003 0301 	and.w	r3, r3, #1
 801a326:	b2db      	uxtb	r3, r3
 801a328:	2b00      	cmp	r3, #0
 801a32a:	d11a      	bne.n	801a362 <sys_check_timeouts+0x62>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 801a32c:	68bb      	ldr	r3, [r7, #8]
 801a32e:	681b      	ldr	r3, [r3, #0]
 801a330:	4a0e      	ldr	r2, [pc, #56]	@ (801a36c <sys_check_timeouts+0x6c>)
 801a332:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 801a334:	68bb      	ldr	r3, [r7, #8]
 801a336:	689b      	ldr	r3, [r3, #8]
 801a338:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 801a33a:	68bb      	ldr	r3, [r7, #8]
 801a33c:	68db      	ldr	r3, [r3, #12]
 801a33e:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 801a340:	68bb      	ldr	r3, [r7, #8]
 801a342:	685b      	ldr	r3, [r3, #4]
 801a344:	4a0a      	ldr	r2, [pc, #40]	@ (801a370 <sys_check_timeouts+0x70>)
 801a346:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 801a348:	68b9      	ldr	r1, [r7, #8]
 801a34a:	200a      	movs	r0, #10
 801a34c:	f7f9 fc2a 	bl	8013ba4 <memp_free>
    if (handler != NULL) {
 801a350:	687b      	ldr	r3, [r7, #4]
 801a352:	2b00      	cmp	r3, #0
 801a354:	d0da      	beq.n	801a30c <sys_check_timeouts+0xc>
      handler(arg);
 801a356:	687b      	ldr	r3, [r7, #4]
 801a358:	6838      	ldr	r0, [r7, #0]
 801a35a:	4798      	blx	r3
  do {
 801a35c:	e7d6      	b.n	801a30c <sys_check_timeouts+0xc>
      return;
 801a35e:	bf00      	nop
 801a360:	e000      	b.n	801a364 <sys_check_timeouts+0x64>
      return;
 801a362:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 801a364:	3710      	adds	r7, #16
 801a366:	46bd      	mov	sp, r7
 801a368:	bd80      	pop	{r7, pc}
 801a36a:	bf00      	nop
 801a36c:	20027810 	.word	0x20027810
 801a370:	20027814 	.word	0x20027814

0801a374 <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 801a374:	b580      	push	{r7, lr}
 801a376:	b082      	sub	sp, #8
 801a378:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 801a37a:	4b16      	ldr	r3, [pc, #88]	@ (801a3d4 <sys_timeouts_sleeptime+0x60>)
 801a37c:	681b      	ldr	r3, [r3, #0]
 801a37e:	2b00      	cmp	r3, #0
 801a380:	d102      	bne.n	801a388 <sys_timeouts_sleeptime+0x14>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 801a382:	f04f 33ff 	mov.w	r3, #4294967295
 801a386:	e020      	b.n	801a3ca <sys_timeouts_sleeptime+0x56>
  }
  now = sys_now();
 801a388:	f7f4 fa1c 	bl	800e7c4 <sys_now>
 801a38c:	6078      	str	r0, [r7, #4]
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 801a38e:	4b11      	ldr	r3, [pc, #68]	@ (801a3d4 <sys_timeouts_sleeptime+0x60>)
 801a390:	681b      	ldr	r3, [r3, #0]
 801a392:	685a      	ldr	r2, [r3, #4]
 801a394:	687b      	ldr	r3, [r7, #4]
 801a396:	1ad3      	subs	r3, r2, r3
 801a398:	0fdb      	lsrs	r3, r3, #31
 801a39a:	f003 0301 	and.w	r3, r3, #1
 801a39e:	b2db      	uxtb	r3, r3
 801a3a0:	2b00      	cmp	r3, #0
 801a3a2:	d001      	beq.n	801a3a8 <sys_timeouts_sleeptime+0x34>
    return 0;
 801a3a4:	2300      	movs	r3, #0
 801a3a6:	e010      	b.n	801a3ca <sys_timeouts_sleeptime+0x56>
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
 801a3a8:	4b0a      	ldr	r3, [pc, #40]	@ (801a3d4 <sys_timeouts_sleeptime+0x60>)
 801a3aa:	681b      	ldr	r3, [r3, #0]
 801a3ac:	685a      	ldr	r2, [r3, #4]
 801a3ae:	687b      	ldr	r3, [r7, #4]
 801a3b0:	1ad3      	subs	r3, r2, r3
 801a3b2:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
 801a3b4:	683b      	ldr	r3, [r7, #0]
 801a3b6:	2b00      	cmp	r3, #0
 801a3b8:	da06      	bge.n	801a3c8 <sys_timeouts_sleeptime+0x54>
 801a3ba:	4b07      	ldr	r3, [pc, #28]	@ (801a3d8 <sys_timeouts_sleeptime+0x64>)
 801a3bc:	f44f 72dc 	mov.w	r2, #440	@ 0x1b8
 801a3c0:	4906      	ldr	r1, [pc, #24]	@ (801a3dc <sys_timeouts_sleeptime+0x68>)
 801a3c2:	4807      	ldr	r0, [pc, #28]	@ (801a3e0 <sys_timeouts_sleeptime+0x6c>)
 801a3c4:	f003 ff66 	bl	801e294 <iprintf>
    return ret;
 801a3c8:	683b      	ldr	r3, [r7, #0]
  }
}
 801a3ca:	4618      	mov	r0, r3
 801a3cc:	3708      	adds	r7, #8
 801a3ce:	46bd      	mov	sp, r7
 801a3d0:	bd80      	pop	{r7, pc}
 801a3d2:	bf00      	nop
 801a3d4:	20027810 	.word	0x20027810
 801a3d8:	0802120c 	.word	0x0802120c
 801a3dc:	080212e0 	.word	0x080212e0
 801a3e0:	08021280 	.word	0x08021280

0801a3e4 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 801a3e4:	b580      	push	{r7, lr}
 801a3e6:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 801a3e8:	f003 fe54 	bl	801e094 <rand>
 801a3ec:	4603      	mov	r3, r0
 801a3ee:	b29b      	uxth	r3, r3
 801a3f0:	f3c3 030d 	ubfx	r3, r3, #0, #14
 801a3f4:	b29b      	uxth	r3, r3
 801a3f6:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 801a3fa:	b29a      	uxth	r2, r3
 801a3fc:	4b01      	ldr	r3, [pc, #4]	@ (801a404 <udp_init+0x20>)
 801a3fe:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 801a400:	bf00      	nop
 801a402:	bd80      	pop	{r7, pc}
 801a404:	2000002c 	.word	0x2000002c

0801a408 <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 801a408:	b480      	push	{r7}
 801a40a:	b083      	sub	sp, #12
 801a40c:	af00      	add	r7, sp, #0
  u16_t n = 0;
 801a40e:	2300      	movs	r3, #0
 801a410:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 801a412:	4b17      	ldr	r3, [pc, #92]	@ (801a470 <udp_new_port+0x68>)
 801a414:	881b      	ldrh	r3, [r3, #0]
 801a416:	1c5a      	adds	r2, r3, #1
 801a418:	b291      	uxth	r1, r2
 801a41a:	4a15      	ldr	r2, [pc, #84]	@ (801a470 <udp_new_port+0x68>)
 801a41c:	8011      	strh	r1, [r2, #0]
 801a41e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801a422:	4293      	cmp	r3, r2
 801a424:	d103      	bne.n	801a42e <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 801a426:	4b12      	ldr	r3, [pc, #72]	@ (801a470 <udp_new_port+0x68>)
 801a428:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 801a42c:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801a42e:	4b11      	ldr	r3, [pc, #68]	@ (801a474 <udp_new_port+0x6c>)
 801a430:	681b      	ldr	r3, [r3, #0]
 801a432:	603b      	str	r3, [r7, #0]
 801a434:	e011      	b.n	801a45a <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 801a436:	683b      	ldr	r3, [r7, #0]
 801a438:	8a5a      	ldrh	r2, [r3, #18]
 801a43a:	4b0d      	ldr	r3, [pc, #52]	@ (801a470 <udp_new_port+0x68>)
 801a43c:	881b      	ldrh	r3, [r3, #0]
 801a43e:	429a      	cmp	r2, r3
 801a440:	d108      	bne.n	801a454 <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 801a442:	88fb      	ldrh	r3, [r7, #6]
 801a444:	3301      	adds	r3, #1
 801a446:	80fb      	strh	r3, [r7, #6]
 801a448:	88fb      	ldrh	r3, [r7, #6]
 801a44a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 801a44e:	d3e0      	bcc.n	801a412 <udp_new_port+0xa>
        return 0;
 801a450:	2300      	movs	r3, #0
 801a452:	e007      	b.n	801a464 <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801a454:	683b      	ldr	r3, [r7, #0]
 801a456:	68db      	ldr	r3, [r3, #12]
 801a458:	603b      	str	r3, [r7, #0]
 801a45a:	683b      	ldr	r3, [r7, #0]
 801a45c:	2b00      	cmp	r3, #0
 801a45e:	d1ea      	bne.n	801a436 <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 801a460:	4b03      	ldr	r3, [pc, #12]	@ (801a470 <udp_new_port+0x68>)
 801a462:	881b      	ldrh	r3, [r3, #0]
}
 801a464:	4618      	mov	r0, r3
 801a466:	370c      	adds	r7, #12
 801a468:	46bd      	mov	sp, r7
 801a46a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a46e:	4770      	bx	lr
 801a470:	2000002c 	.word	0x2000002c
 801a474:	2002781c 	.word	0x2002781c

0801a478 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 801a478:	b580      	push	{r7, lr}
 801a47a:	b084      	sub	sp, #16
 801a47c:	af00      	add	r7, sp, #0
 801a47e:	60f8      	str	r0, [r7, #12]
 801a480:	60b9      	str	r1, [r7, #8]
 801a482:	4613      	mov	r3, r2
 801a484:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 801a486:	68fb      	ldr	r3, [r7, #12]
 801a488:	2b00      	cmp	r3, #0
 801a48a:	d105      	bne.n	801a498 <udp_input_local_match+0x20>
 801a48c:	4b27      	ldr	r3, [pc, #156]	@ (801a52c <udp_input_local_match+0xb4>)
 801a48e:	2287      	movs	r2, #135	@ 0x87
 801a490:	4927      	ldr	r1, [pc, #156]	@ (801a530 <udp_input_local_match+0xb8>)
 801a492:	4828      	ldr	r0, [pc, #160]	@ (801a534 <udp_input_local_match+0xbc>)
 801a494:	f003 fefe 	bl	801e294 <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 801a498:	68bb      	ldr	r3, [r7, #8]
 801a49a:	2b00      	cmp	r3, #0
 801a49c:	d105      	bne.n	801a4aa <udp_input_local_match+0x32>
 801a49e:	4b23      	ldr	r3, [pc, #140]	@ (801a52c <udp_input_local_match+0xb4>)
 801a4a0:	2288      	movs	r2, #136	@ 0x88
 801a4a2:	4925      	ldr	r1, [pc, #148]	@ (801a538 <udp_input_local_match+0xc0>)
 801a4a4:	4823      	ldr	r0, [pc, #140]	@ (801a534 <udp_input_local_match+0xbc>)
 801a4a6:	f003 fef5 	bl	801e294 <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801a4aa:	68fb      	ldr	r3, [r7, #12]
 801a4ac:	7a1b      	ldrb	r3, [r3, #8]
 801a4ae:	2b00      	cmp	r3, #0
 801a4b0:	d00b      	beq.n	801a4ca <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801a4b2:	68fb      	ldr	r3, [r7, #12]
 801a4b4:	7a1a      	ldrb	r2, [r3, #8]
 801a4b6:	4b21      	ldr	r3, [pc, #132]	@ (801a53c <udp_input_local_match+0xc4>)
 801a4b8:	685b      	ldr	r3, [r3, #4]
 801a4ba:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801a4be:	3301      	adds	r3, #1
 801a4c0:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801a4c2:	429a      	cmp	r2, r3
 801a4c4:	d001      	beq.n	801a4ca <udp_input_local_match+0x52>
    return 0;
 801a4c6:	2300      	movs	r3, #0
 801a4c8:	e02b      	b.n	801a522 <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 801a4ca:	79fb      	ldrb	r3, [r7, #7]
 801a4cc:	2b00      	cmp	r3, #0
 801a4ce:	d018      	beq.n	801a502 <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801a4d0:	68fb      	ldr	r3, [r7, #12]
 801a4d2:	2b00      	cmp	r3, #0
 801a4d4:	d013      	beq.n	801a4fe <udp_input_local_match+0x86>
 801a4d6:	68fb      	ldr	r3, [r7, #12]
 801a4d8:	681b      	ldr	r3, [r3, #0]
 801a4da:	2b00      	cmp	r3, #0
 801a4dc:	d00f      	beq.n	801a4fe <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801a4de:	4b17      	ldr	r3, [pc, #92]	@ (801a53c <udp_input_local_match+0xc4>)
 801a4e0:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801a4e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 801a4e6:	d00a      	beq.n	801a4fe <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 801a4e8:	68fb      	ldr	r3, [r7, #12]
 801a4ea:	681a      	ldr	r2, [r3, #0]
 801a4ec:	4b13      	ldr	r3, [pc, #76]	@ (801a53c <udp_input_local_match+0xc4>)
 801a4ee:	695b      	ldr	r3, [r3, #20]
 801a4f0:	405a      	eors	r2, r3
 801a4f2:	68bb      	ldr	r3, [r7, #8]
 801a4f4:	3308      	adds	r3, #8
 801a4f6:	681b      	ldr	r3, [r3, #0]
 801a4f8:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801a4fa:	2b00      	cmp	r3, #0
 801a4fc:	d110      	bne.n	801a520 <udp_input_local_match+0xa8>
          return 1;
 801a4fe:	2301      	movs	r3, #1
 801a500:	e00f      	b.n	801a522 <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801a502:	68fb      	ldr	r3, [r7, #12]
 801a504:	2b00      	cmp	r3, #0
 801a506:	d009      	beq.n	801a51c <udp_input_local_match+0xa4>
 801a508:	68fb      	ldr	r3, [r7, #12]
 801a50a:	681b      	ldr	r3, [r3, #0]
 801a50c:	2b00      	cmp	r3, #0
 801a50e:	d005      	beq.n	801a51c <udp_input_local_match+0xa4>
 801a510:	68fb      	ldr	r3, [r7, #12]
 801a512:	681a      	ldr	r2, [r3, #0]
 801a514:	4b09      	ldr	r3, [pc, #36]	@ (801a53c <udp_input_local_match+0xc4>)
 801a516:	695b      	ldr	r3, [r3, #20]
 801a518:	429a      	cmp	r2, r3
 801a51a:	d101      	bne.n	801a520 <udp_input_local_match+0xa8>
        return 1;
 801a51c:	2301      	movs	r3, #1
 801a51e:	e000      	b.n	801a522 <udp_input_local_match+0xaa>
      }
  }

  return 0;
 801a520:	2300      	movs	r3, #0
}
 801a522:	4618      	mov	r0, r3
 801a524:	3710      	adds	r7, #16
 801a526:	46bd      	mov	sp, r7
 801a528:	bd80      	pop	{r7, pc}
 801a52a:	bf00      	nop
 801a52c:	080212f4 	.word	0x080212f4
 801a530:	08021324 	.word	0x08021324
 801a534:	08021348 	.word	0x08021348
 801a538:	08021370 	.word	0x08021370
 801a53c:	200246c0 	.word	0x200246c0

0801a540 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 801a540:	b590      	push	{r4, r7, lr}
 801a542:	b08d      	sub	sp, #52	@ 0x34
 801a544:	af02      	add	r7, sp, #8
 801a546:	6078      	str	r0, [r7, #4]
 801a548:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 801a54a:	2300      	movs	r3, #0
 801a54c:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 801a54e:	687b      	ldr	r3, [r7, #4]
 801a550:	2b00      	cmp	r3, #0
 801a552:	d105      	bne.n	801a560 <udp_input+0x20>
 801a554:	4b7c      	ldr	r3, [pc, #496]	@ (801a748 <udp_input+0x208>)
 801a556:	22cf      	movs	r2, #207	@ 0xcf
 801a558:	497c      	ldr	r1, [pc, #496]	@ (801a74c <udp_input+0x20c>)
 801a55a:	487d      	ldr	r0, [pc, #500]	@ (801a750 <udp_input+0x210>)
 801a55c:	f003 fe9a 	bl	801e294 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 801a560:	683b      	ldr	r3, [r7, #0]
 801a562:	2b00      	cmp	r3, #0
 801a564:	d105      	bne.n	801a572 <udp_input+0x32>
 801a566:	4b78      	ldr	r3, [pc, #480]	@ (801a748 <udp_input+0x208>)
 801a568:	22d0      	movs	r2, #208	@ 0xd0
 801a56a:	497a      	ldr	r1, [pc, #488]	@ (801a754 <udp_input+0x214>)
 801a56c:	4878      	ldr	r0, [pc, #480]	@ (801a750 <udp_input+0x210>)
 801a56e:	f003 fe91 	bl	801e294 <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 801a572:	687b      	ldr	r3, [r7, #4]
 801a574:	895b      	ldrh	r3, [r3, #10]
 801a576:	2b07      	cmp	r3, #7
 801a578:	d803      	bhi.n	801a582 <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 801a57a:	6878      	ldr	r0, [r7, #4]
 801a57c:	f7fa f9b6 	bl	80148ec <pbuf_free>
    goto end;
 801a580:	e0de      	b.n	801a740 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 801a582:	687b      	ldr	r3, [r7, #4]
 801a584:	685b      	ldr	r3, [r3, #4]
 801a586:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 801a588:	4b73      	ldr	r3, [pc, #460]	@ (801a758 <udp_input+0x218>)
 801a58a:	695b      	ldr	r3, [r3, #20]
 801a58c:	4a72      	ldr	r2, [pc, #456]	@ (801a758 <udp_input+0x218>)
 801a58e:	6812      	ldr	r2, [r2, #0]
 801a590:	4611      	mov	r1, r2
 801a592:	4618      	mov	r0, r3
 801a594:	f001 fefe 	bl	801c394 <ip4_addr_isbroadcast_u32>
 801a598:	4603      	mov	r3, r0
 801a59a:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 801a59c:	697b      	ldr	r3, [r7, #20]
 801a59e:	881b      	ldrh	r3, [r3, #0]
 801a5a0:	b29b      	uxth	r3, r3
 801a5a2:	4618      	mov	r0, r3
 801a5a4:	f7f8 fdb4 	bl	8013110 <lwip_htons>
 801a5a8:	4603      	mov	r3, r0
 801a5aa:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 801a5ac:	697b      	ldr	r3, [r7, #20]
 801a5ae:	885b      	ldrh	r3, [r3, #2]
 801a5b0:	b29b      	uxth	r3, r3
 801a5b2:	4618      	mov	r0, r3
 801a5b4:	f7f8 fdac 	bl	8013110 <lwip_htons>
 801a5b8:	4603      	mov	r3, r0
 801a5ba:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 801a5bc:	2300      	movs	r3, #0
 801a5be:	627b      	str	r3, [r7, #36]	@ 0x24
  prev = NULL;
 801a5c0:	2300      	movs	r3, #0
 801a5c2:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 801a5c4:	2300      	movs	r3, #0
 801a5c6:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801a5c8:	4b64      	ldr	r3, [pc, #400]	@ (801a75c <udp_input+0x21c>)
 801a5ca:	681b      	ldr	r3, [r3, #0]
 801a5cc:	627b      	str	r3, [r7, #36]	@ 0x24
 801a5ce:	e054      	b.n	801a67a <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 801a5d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a5d2:	8a5b      	ldrh	r3, [r3, #18]
 801a5d4:	89fa      	ldrh	r2, [r7, #14]
 801a5d6:	429a      	cmp	r2, r3
 801a5d8:	d14a      	bne.n	801a670 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 801a5da:	7cfb      	ldrb	r3, [r7, #19]
 801a5dc:	461a      	mov	r2, r3
 801a5de:	6839      	ldr	r1, [r7, #0]
 801a5e0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801a5e2:	f7ff ff49 	bl	801a478 <udp_input_local_match>
 801a5e6:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 801a5e8:	2b00      	cmp	r3, #0
 801a5ea:	d041      	beq.n	801a670 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 801a5ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a5ee:	7c1b      	ldrb	r3, [r3, #16]
 801a5f0:	f003 0304 	and.w	r3, r3, #4
 801a5f4:	2b00      	cmp	r3, #0
 801a5f6:	d11d      	bne.n	801a634 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 801a5f8:	69fb      	ldr	r3, [r7, #28]
 801a5fa:	2b00      	cmp	r3, #0
 801a5fc:	d102      	bne.n	801a604 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 801a5fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a600:	61fb      	str	r3, [r7, #28]
 801a602:	e017      	b.n	801a634 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 801a604:	7cfb      	ldrb	r3, [r7, #19]
 801a606:	2b00      	cmp	r3, #0
 801a608:	d014      	beq.n	801a634 <udp_input+0xf4>
 801a60a:	4b53      	ldr	r3, [pc, #332]	@ (801a758 <udp_input+0x218>)
 801a60c:	695b      	ldr	r3, [r3, #20]
 801a60e:	f1b3 3fff 	cmp.w	r3, #4294967295
 801a612:	d10f      	bne.n	801a634 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 801a614:	69fb      	ldr	r3, [r7, #28]
 801a616:	681a      	ldr	r2, [r3, #0]
 801a618:	683b      	ldr	r3, [r7, #0]
 801a61a:	3304      	adds	r3, #4
 801a61c:	681b      	ldr	r3, [r3, #0]
 801a61e:	429a      	cmp	r2, r3
 801a620:	d008      	beq.n	801a634 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 801a622:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a624:	681a      	ldr	r2, [r3, #0]
 801a626:	683b      	ldr	r3, [r7, #0]
 801a628:	3304      	adds	r3, #4
 801a62a:	681b      	ldr	r3, [r3, #0]
 801a62c:	429a      	cmp	r2, r3
 801a62e:	d101      	bne.n	801a634 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 801a630:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a632:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 801a634:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a636:	8a9b      	ldrh	r3, [r3, #20]
 801a638:	8a3a      	ldrh	r2, [r7, #16]
 801a63a:	429a      	cmp	r2, r3
 801a63c:	d118      	bne.n	801a670 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 801a63e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a640:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 801a642:	2b00      	cmp	r3, #0
 801a644:	d005      	beq.n	801a652 <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 801a646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a648:	685a      	ldr	r2, [r3, #4]
 801a64a:	4b43      	ldr	r3, [pc, #268]	@ (801a758 <udp_input+0x218>)
 801a64c:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 801a64e:	429a      	cmp	r2, r3
 801a650:	d10e      	bne.n	801a670 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 801a652:	6a3b      	ldr	r3, [r7, #32]
 801a654:	2b00      	cmp	r3, #0
 801a656:	d014      	beq.n	801a682 <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 801a658:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a65a:	68da      	ldr	r2, [r3, #12]
 801a65c:	6a3b      	ldr	r3, [r7, #32]
 801a65e:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 801a660:	4b3e      	ldr	r3, [pc, #248]	@ (801a75c <udp_input+0x21c>)
 801a662:	681a      	ldr	r2, [r3, #0]
 801a664:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a666:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 801a668:	4a3c      	ldr	r2, [pc, #240]	@ (801a75c <udp_input+0x21c>)
 801a66a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a66c:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 801a66e:	e008      	b.n	801a682 <udp_input+0x142>
      }
    }

    prev = pcb;
 801a670:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a672:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801a674:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a676:	68db      	ldr	r3, [r3, #12]
 801a678:	627b      	str	r3, [r7, #36]	@ 0x24
 801a67a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a67c:	2b00      	cmp	r3, #0
 801a67e:	d1a7      	bne.n	801a5d0 <udp_input+0x90>
 801a680:	e000      	b.n	801a684 <udp_input+0x144>
        break;
 801a682:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 801a684:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a686:	2b00      	cmp	r3, #0
 801a688:	d101      	bne.n	801a68e <udp_input+0x14e>
    pcb = uncon_pcb;
 801a68a:	69fb      	ldr	r3, [r7, #28]
 801a68c:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 801a68e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a690:	2b00      	cmp	r3, #0
 801a692:	d002      	beq.n	801a69a <udp_input+0x15a>
    for_us = 1;
 801a694:	2301      	movs	r3, #1
 801a696:	76fb      	strb	r3, [r7, #27]
 801a698:	e00a      	b.n	801a6b0 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 801a69a:	683b      	ldr	r3, [r7, #0]
 801a69c:	3304      	adds	r3, #4
 801a69e:	681a      	ldr	r2, [r3, #0]
 801a6a0:	4b2d      	ldr	r3, [pc, #180]	@ (801a758 <udp_input+0x218>)
 801a6a2:	695b      	ldr	r3, [r3, #20]
 801a6a4:	429a      	cmp	r2, r3
 801a6a6:	bf0c      	ite	eq
 801a6a8:	2301      	moveq	r3, #1
 801a6aa:	2300      	movne	r3, #0
 801a6ac:	b2db      	uxtb	r3, r3
 801a6ae:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 801a6b0:	7efb      	ldrb	r3, [r7, #27]
 801a6b2:	2b00      	cmp	r3, #0
 801a6b4:	d041      	beq.n	801a73a <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 801a6b6:	2108      	movs	r1, #8
 801a6b8:	6878      	ldr	r0, [r7, #4]
 801a6ba:	f7fa f891 	bl	80147e0 <pbuf_remove_header>
 801a6be:	4603      	mov	r3, r0
 801a6c0:	2b00      	cmp	r3, #0
 801a6c2:	d00a      	beq.n	801a6da <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 801a6c4:	4b20      	ldr	r3, [pc, #128]	@ (801a748 <udp_input+0x208>)
 801a6c6:	f44f 72b8 	mov.w	r2, #368	@ 0x170
 801a6ca:	4925      	ldr	r1, [pc, #148]	@ (801a760 <udp_input+0x220>)
 801a6cc:	4820      	ldr	r0, [pc, #128]	@ (801a750 <udp_input+0x210>)
 801a6ce:	f003 fde1 	bl	801e294 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 801a6d2:	6878      	ldr	r0, [r7, #4]
 801a6d4:	f7fa f90a 	bl	80148ec <pbuf_free>
      goto end;
 801a6d8:	e032      	b.n	801a740 <udp_input+0x200>
    }

    if (pcb != NULL) {
 801a6da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a6dc:	2b00      	cmp	r3, #0
 801a6de:	d012      	beq.n	801a706 <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 801a6e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a6e2:	699b      	ldr	r3, [r3, #24]
 801a6e4:	2b00      	cmp	r3, #0
 801a6e6:	d00a      	beq.n	801a6fe <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 801a6e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a6ea:	699c      	ldr	r4, [r3, #24]
 801a6ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a6ee:	69d8      	ldr	r0, [r3, #28]
 801a6f0:	8a3b      	ldrh	r3, [r7, #16]
 801a6f2:	9300      	str	r3, [sp, #0]
 801a6f4:	4b1b      	ldr	r3, [pc, #108]	@ (801a764 <udp_input+0x224>)
 801a6f6:	687a      	ldr	r2, [r7, #4]
 801a6f8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801a6fa:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 801a6fc:	e021      	b.n	801a742 <udp_input+0x202>
        pbuf_free(p);
 801a6fe:	6878      	ldr	r0, [r7, #4]
 801a700:	f7fa f8f4 	bl	80148ec <pbuf_free>
        goto end;
 801a704:	e01c      	b.n	801a740 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 801a706:	7cfb      	ldrb	r3, [r7, #19]
 801a708:	2b00      	cmp	r3, #0
 801a70a:	d112      	bne.n	801a732 <udp_input+0x1f2>
 801a70c:	4b12      	ldr	r3, [pc, #72]	@ (801a758 <udp_input+0x218>)
 801a70e:	695b      	ldr	r3, [r3, #20]
 801a710:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801a714:	2be0      	cmp	r3, #224	@ 0xe0
 801a716:	d00c      	beq.n	801a732 <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 801a718:	4b0f      	ldr	r3, [pc, #60]	@ (801a758 <udp_input+0x218>)
 801a71a:	899b      	ldrh	r3, [r3, #12]
 801a71c:	3308      	adds	r3, #8
 801a71e:	b29b      	uxth	r3, r3
 801a720:	b21b      	sxth	r3, r3
 801a722:	4619      	mov	r1, r3
 801a724:	6878      	ldr	r0, [r7, #4]
 801a726:	f7fa f8ce 	bl	80148c6 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 801a72a:	2103      	movs	r1, #3
 801a72c:	6878      	ldr	r0, [r7, #4]
 801a72e:	f001 fb11 	bl	801bd54 <icmp_dest_unreach>
      pbuf_free(p);
 801a732:	6878      	ldr	r0, [r7, #4]
 801a734:	f7fa f8da 	bl	80148ec <pbuf_free>
  return;
 801a738:	e003      	b.n	801a742 <udp_input+0x202>
    pbuf_free(p);
 801a73a:	6878      	ldr	r0, [r7, #4]
 801a73c:	f7fa f8d6 	bl	80148ec <pbuf_free>
  return;
 801a740:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 801a742:	372c      	adds	r7, #44	@ 0x2c
 801a744:	46bd      	mov	sp, r7
 801a746:	bd90      	pop	{r4, r7, pc}
 801a748:	080212f4 	.word	0x080212f4
 801a74c:	08021398 	.word	0x08021398
 801a750:	08021348 	.word	0x08021348
 801a754:	080213b0 	.word	0x080213b0
 801a758:	200246c0 	.word	0x200246c0
 801a75c:	2002781c 	.word	0x2002781c
 801a760:	080213cc 	.word	0x080213cc
 801a764:	200246d0 	.word	0x200246d0

0801a768 <udp_sendto>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto(struct udp_pcb *pcb, struct pbuf *p,
           const ip_addr_t *dst_ip, u16_t dst_port)
{
 801a768:	b580      	push	{r7, lr}
 801a76a:	b088      	sub	sp, #32
 801a76c:	af02      	add	r7, sp, #8
 801a76e:	60f8      	str	r0, [r7, #12]
 801a770:	60b9      	str	r1, [r7, #8]
 801a772:	607a      	str	r2, [r7, #4]
 801a774:	807b      	strh	r3, [r7, #2]
                  u16_t dst_port, u8_t have_chksum, u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  struct netif *netif;

  LWIP_ERROR("udp_sendto: invalid pcb", pcb != NULL, return ERR_ARG);
 801a776:	68fb      	ldr	r3, [r7, #12]
 801a778:	2b00      	cmp	r3, #0
 801a77a:	d109      	bne.n	801a790 <udp_sendto+0x28>
 801a77c:	4b23      	ldr	r3, [pc, #140]	@ (801a80c <udp_sendto+0xa4>)
 801a77e:	f44f 7206 	mov.w	r2, #536	@ 0x218
 801a782:	4923      	ldr	r1, [pc, #140]	@ (801a810 <udp_sendto+0xa8>)
 801a784:	4823      	ldr	r0, [pc, #140]	@ (801a814 <udp_sendto+0xac>)
 801a786:	f003 fd85 	bl	801e294 <iprintf>
 801a78a:	f06f 030f 	mvn.w	r3, #15
 801a78e:	e038      	b.n	801a802 <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid pbuf", p != NULL, return ERR_ARG);
 801a790:	68bb      	ldr	r3, [r7, #8]
 801a792:	2b00      	cmp	r3, #0
 801a794:	d109      	bne.n	801a7aa <udp_sendto+0x42>
 801a796:	4b1d      	ldr	r3, [pc, #116]	@ (801a80c <udp_sendto+0xa4>)
 801a798:	f240 2219 	movw	r2, #537	@ 0x219
 801a79c:	491e      	ldr	r1, [pc, #120]	@ (801a818 <udp_sendto+0xb0>)
 801a79e:	481d      	ldr	r0, [pc, #116]	@ (801a814 <udp_sendto+0xac>)
 801a7a0:	f003 fd78 	bl	801e294 <iprintf>
 801a7a4:	f06f 030f 	mvn.w	r3, #15
 801a7a8:	e02b      	b.n	801a802 <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801a7aa:	687b      	ldr	r3, [r7, #4]
 801a7ac:	2b00      	cmp	r3, #0
 801a7ae:	d109      	bne.n	801a7c4 <udp_sendto+0x5c>
 801a7b0:	4b16      	ldr	r3, [pc, #88]	@ (801a80c <udp_sendto+0xa4>)
 801a7b2:	f240 221a 	movw	r2, #538	@ 0x21a
 801a7b6:	4919      	ldr	r1, [pc, #100]	@ (801a81c <udp_sendto+0xb4>)
 801a7b8:	4816      	ldr	r0, [pc, #88]	@ (801a814 <udp_sendto+0xac>)
 801a7ba:	f003 fd6b 	bl	801e294 <iprintf>
 801a7be:	f06f 030f 	mvn.w	r3, #15
 801a7c2:	e01e      	b.n	801a802 <udp_sendto+0x9a>
    return ERR_VAL;
  }

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send\n"));

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 801a7c4:	68fb      	ldr	r3, [r7, #12]
 801a7c6:	7a1b      	ldrb	r3, [r3, #8]
 801a7c8:	2b00      	cmp	r3, #0
 801a7ca:	d006      	beq.n	801a7da <udp_sendto+0x72>
    netif = netif_get_by_index(pcb->netif_idx);
 801a7cc:	68fb      	ldr	r3, [r7, #12]
 801a7ce:	7a1b      	ldrb	r3, [r3, #8]
 801a7d0:	4618      	mov	r0, r3
 801a7d2:	f7f9 fcfd 	bl	80141d0 <netif_get_by_index>
 801a7d6:	6178      	str	r0, [r7, #20]
 801a7d8:	e003      	b.n	801a7e2 <udp_sendto+0x7a>

    if (netif == NULL)
#endif /* LWIP_MULTICAST_TX_OPTIONS */
    {
      /* find the outgoing network interface for this packet */
      netif = ip_route(&pcb->local_ip, dst_ip);
 801a7da:	6878      	ldr	r0, [r7, #4]
 801a7dc:	f001 fb44 	bl	801be68 <ip4_route>
 801a7e0:	6178      	str	r0, [r7, #20]
    }
  }

  /* no outgoing network interface could be found? */
  if (netif == NULL) {
 801a7e2:	697b      	ldr	r3, [r7, #20]
 801a7e4:	2b00      	cmp	r3, #0
 801a7e6:	d102      	bne.n	801a7ee <udp_sendto+0x86>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: No route to "));
    ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, dst_ip);
    LWIP_DEBUGF(UDP_DEBUG, ("\n"));
    UDP_STATS_INC(udp.rterr);
    return ERR_RTE;
 801a7e8:	f06f 0303 	mvn.w	r3, #3
 801a7ec:	e009      	b.n	801a802 <udp_sendto+0x9a>
  }
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if(pcb, p, dst_ip, dst_port, netif);
 801a7ee:	887a      	ldrh	r2, [r7, #2]
 801a7f0:	697b      	ldr	r3, [r7, #20]
 801a7f2:	9300      	str	r3, [sp, #0]
 801a7f4:	4613      	mov	r3, r2
 801a7f6:	687a      	ldr	r2, [r7, #4]
 801a7f8:	68b9      	ldr	r1, [r7, #8]
 801a7fa:	68f8      	ldr	r0, [r7, #12]
 801a7fc:	f000 f810 	bl	801a820 <udp_sendto_if>
 801a800:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 801a802:	4618      	mov	r0, r3
 801a804:	3718      	adds	r7, #24
 801a806:	46bd      	mov	sp, r7
 801a808:	bd80      	pop	{r7, pc}
 801a80a:	bf00      	nop
 801a80c:	080212f4 	.word	0x080212f4
 801a810:	08021418 	.word	0x08021418
 801a814:	08021348 	.word	0x08021348
 801a818:	08021430 	.word	0x08021430
 801a81c:	0802144c 	.word	0x0802144c

0801a820 <udp_sendto_if>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto_if(struct udp_pcb *pcb, struct pbuf *p,
              const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif)
{
 801a820:	b580      	push	{r7, lr}
 801a822:	b088      	sub	sp, #32
 801a824:	af02      	add	r7, sp, #8
 801a826:	60f8      	str	r0, [r7, #12]
 801a828:	60b9      	str	r1, [r7, #8]
 801a82a:	607a      	str	r2, [r7, #4]
 801a82c:	807b      	strh	r3, [r7, #2]
                     u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  const ip_addr_t *src_ip;

  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 801a82e:	68fb      	ldr	r3, [r7, #12]
 801a830:	2b00      	cmp	r3, #0
 801a832:	d109      	bne.n	801a848 <udp_sendto_if+0x28>
 801a834:	4b2e      	ldr	r3, [pc, #184]	@ (801a8f0 <udp_sendto_if+0xd0>)
 801a836:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801a83a:	492e      	ldr	r1, [pc, #184]	@ (801a8f4 <udp_sendto_if+0xd4>)
 801a83c:	482e      	ldr	r0, [pc, #184]	@ (801a8f8 <udp_sendto_if+0xd8>)
 801a83e:	f003 fd29 	bl	801e294 <iprintf>
 801a842:	f06f 030f 	mvn.w	r3, #15
 801a846:	e04f      	b.n	801a8e8 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 801a848:	68bb      	ldr	r3, [r7, #8]
 801a84a:	2b00      	cmp	r3, #0
 801a84c:	d109      	bne.n	801a862 <udp_sendto_if+0x42>
 801a84e:	4b28      	ldr	r3, [pc, #160]	@ (801a8f0 <udp_sendto_if+0xd0>)
 801a850:	f240 2281 	movw	r2, #641	@ 0x281
 801a854:	4929      	ldr	r1, [pc, #164]	@ (801a8fc <udp_sendto_if+0xdc>)
 801a856:	4828      	ldr	r0, [pc, #160]	@ (801a8f8 <udp_sendto_if+0xd8>)
 801a858:	f003 fd1c 	bl	801e294 <iprintf>
 801a85c:	f06f 030f 	mvn.w	r3, #15
 801a860:	e042      	b.n	801a8e8 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801a862:	687b      	ldr	r3, [r7, #4]
 801a864:	2b00      	cmp	r3, #0
 801a866:	d109      	bne.n	801a87c <udp_sendto_if+0x5c>
 801a868:	4b21      	ldr	r3, [pc, #132]	@ (801a8f0 <udp_sendto_if+0xd0>)
 801a86a:	f240 2282 	movw	r2, #642	@ 0x282
 801a86e:	4924      	ldr	r1, [pc, #144]	@ (801a900 <udp_sendto_if+0xe0>)
 801a870:	4821      	ldr	r0, [pc, #132]	@ (801a8f8 <udp_sendto_if+0xd8>)
 801a872:	f003 fd0f 	bl	801e294 <iprintf>
 801a876:	f06f 030f 	mvn.w	r3, #15
 801a87a:	e035      	b.n	801a8e8 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 801a87c:	6a3b      	ldr	r3, [r7, #32]
 801a87e:	2b00      	cmp	r3, #0
 801a880:	d109      	bne.n	801a896 <udp_sendto_if+0x76>
 801a882:	4b1b      	ldr	r3, [pc, #108]	@ (801a8f0 <udp_sendto_if+0xd0>)
 801a884:	f240 2283 	movw	r2, #643	@ 0x283
 801a888:	491e      	ldr	r1, [pc, #120]	@ (801a904 <udp_sendto_if+0xe4>)
 801a88a:	481b      	ldr	r0, [pc, #108]	@ (801a8f8 <udp_sendto_if+0xd8>)
 801a88c:	f003 fd02 	bl	801e294 <iprintf>
 801a890:	f06f 030f 	mvn.w	r3, #15
 801a894:	e028      	b.n	801a8e8 <udp_sendto_if+0xc8>
#endif /* LWIP_IPV6 */
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801a896:	68fb      	ldr	r3, [r7, #12]
 801a898:	2b00      	cmp	r3, #0
 801a89a:	d009      	beq.n	801a8b0 <udp_sendto_if+0x90>
 801a89c:	68fb      	ldr	r3, [r7, #12]
 801a89e:	681b      	ldr	r3, [r3, #0]
 801a8a0:	2b00      	cmp	r3, #0
 801a8a2:	d005      	beq.n	801a8b0 <udp_sendto_if+0x90>
        ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 801a8a4:	68fb      	ldr	r3, [r7, #12]
 801a8a6:	681b      	ldr	r3, [r3, #0]
 801a8a8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801a8ac:	2be0      	cmp	r3, #224	@ 0xe0
 801a8ae:	d103      	bne.n	801a8b8 <udp_sendto_if+0x98>
      /* if the local_ip is any or multicast
       * use the outgoing network interface IP address as source address */
      src_ip = netif_ip_addr4(netif);
 801a8b0:	6a3b      	ldr	r3, [r7, #32]
 801a8b2:	3304      	adds	r3, #4
 801a8b4:	617b      	str	r3, [r7, #20]
 801a8b6:	e00b      	b.n	801a8d0 <udp_sendto_if+0xb0>
    } else {
      /* check if UDP PCB local IP address is correct
       * this could be an old address if netif->ip_addr has changed */
      if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 801a8b8:	68fb      	ldr	r3, [r7, #12]
 801a8ba:	681a      	ldr	r2, [r3, #0]
 801a8bc:	6a3b      	ldr	r3, [r7, #32]
 801a8be:	3304      	adds	r3, #4
 801a8c0:	681b      	ldr	r3, [r3, #0]
 801a8c2:	429a      	cmp	r2, r3
 801a8c4:	d002      	beq.n	801a8cc <udp_sendto_if+0xac>
        /* local_ip doesn't match, drop the packet */
        return ERR_RTE;
 801a8c6:	f06f 0303 	mvn.w	r3, #3
 801a8ca:	e00d      	b.n	801a8e8 <udp_sendto_if+0xc8>
      }
      /* use UDP PCB local IP address as source address */
      src_ip = &pcb->local_ip;
 801a8cc:	68fb      	ldr	r3, [r7, #12]
 801a8ce:	617b      	str	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_src_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum, src_ip);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 801a8d0:	887a      	ldrh	r2, [r7, #2]
 801a8d2:	697b      	ldr	r3, [r7, #20]
 801a8d4:	9301      	str	r3, [sp, #4]
 801a8d6:	6a3b      	ldr	r3, [r7, #32]
 801a8d8:	9300      	str	r3, [sp, #0]
 801a8da:	4613      	mov	r3, r2
 801a8dc:	687a      	ldr	r2, [r7, #4]
 801a8de:	68b9      	ldr	r1, [r7, #8]
 801a8e0:	68f8      	ldr	r0, [r7, #12]
 801a8e2:	f000 f811 	bl	801a908 <udp_sendto_if_src>
 801a8e6:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 801a8e8:	4618      	mov	r0, r3
 801a8ea:	3718      	adds	r7, #24
 801a8ec:	46bd      	mov	sp, r7
 801a8ee:	bd80      	pop	{r7, pc}
 801a8f0:	080212f4 	.word	0x080212f4
 801a8f4:	08021468 	.word	0x08021468
 801a8f8:	08021348 	.word	0x08021348
 801a8fc:	08021484 	.word	0x08021484
 801a900:	080214a0 	.word	0x080214a0
 801a904:	080214c0 	.word	0x080214c0

0801a908 <udp_sendto_if_src>:
/** @ingroup udp_raw
 * Same as @ref udp_sendto_if, but with source address */
err_t
udp_sendto_if_src(struct udp_pcb *pcb, struct pbuf *p,
                  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif, const ip_addr_t *src_ip)
{
 801a908:	b580      	push	{r7, lr}
 801a90a:	b08c      	sub	sp, #48	@ 0x30
 801a90c:	af04      	add	r7, sp, #16
 801a90e:	60f8      	str	r0, [r7, #12]
 801a910:	60b9      	str	r1, [r7, #8]
 801a912:	607a      	str	r2, [r7, #4]
 801a914:	807b      	strh	r3, [r7, #2]
  u8_t ip_proto;
  u8_t ttl;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 801a916:	68fb      	ldr	r3, [r7, #12]
 801a918:	2b00      	cmp	r3, #0
 801a91a:	d109      	bne.n	801a930 <udp_sendto_if_src+0x28>
 801a91c:	4b65      	ldr	r3, [pc, #404]	@ (801aab4 <udp_sendto_if_src+0x1ac>)
 801a91e:	f240 22d1 	movw	r2, #721	@ 0x2d1
 801a922:	4965      	ldr	r1, [pc, #404]	@ (801aab8 <udp_sendto_if_src+0x1b0>)
 801a924:	4865      	ldr	r0, [pc, #404]	@ (801aabc <udp_sendto_if_src+0x1b4>)
 801a926:	f003 fcb5 	bl	801e294 <iprintf>
 801a92a:	f06f 030f 	mvn.w	r3, #15
 801a92e:	e0bc      	b.n	801aaaa <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 801a930:	68bb      	ldr	r3, [r7, #8]
 801a932:	2b00      	cmp	r3, #0
 801a934:	d109      	bne.n	801a94a <udp_sendto_if_src+0x42>
 801a936:	4b5f      	ldr	r3, [pc, #380]	@ (801aab4 <udp_sendto_if_src+0x1ac>)
 801a938:	f240 22d2 	movw	r2, #722	@ 0x2d2
 801a93c:	4960      	ldr	r1, [pc, #384]	@ (801aac0 <udp_sendto_if_src+0x1b8>)
 801a93e:	485f      	ldr	r0, [pc, #380]	@ (801aabc <udp_sendto_if_src+0x1b4>)
 801a940:	f003 fca8 	bl	801e294 <iprintf>
 801a944:	f06f 030f 	mvn.w	r3, #15
 801a948:	e0af      	b.n	801aaaa <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801a94a:	687b      	ldr	r3, [r7, #4]
 801a94c:	2b00      	cmp	r3, #0
 801a94e:	d109      	bne.n	801a964 <udp_sendto_if_src+0x5c>
 801a950:	4b58      	ldr	r3, [pc, #352]	@ (801aab4 <udp_sendto_if_src+0x1ac>)
 801a952:	f240 22d3 	movw	r2, #723	@ 0x2d3
 801a956:	495b      	ldr	r1, [pc, #364]	@ (801aac4 <udp_sendto_if_src+0x1bc>)
 801a958:	4858      	ldr	r0, [pc, #352]	@ (801aabc <udp_sendto_if_src+0x1b4>)
 801a95a:	f003 fc9b 	bl	801e294 <iprintf>
 801a95e:	f06f 030f 	mvn.w	r3, #15
 801a962:	e0a2      	b.n	801aaaa <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 801a964:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a966:	2b00      	cmp	r3, #0
 801a968:	d109      	bne.n	801a97e <udp_sendto_if_src+0x76>
 801a96a:	4b52      	ldr	r3, [pc, #328]	@ (801aab4 <udp_sendto_if_src+0x1ac>)
 801a96c:	f44f 7235 	mov.w	r2, #724	@ 0x2d4
 801a970:	4955      	ldr	r1, [pc, #340]	@ (801aac8 <udp_sendto_if_src+0x1c0>)
 801a972:	4852      	ldr	r0, [pc, #328]	@ (801aabc <udp_sendto_if_src+0x1b4>)
 801a974:	f003 fc8e 	bl	801e294 <iprintf>
 801a978:	f06f 030f 	mvn.w	r3, #15
 801a97c:	e095      	b.n	801aaaa <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 801a97e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a980:	2b00      	cmp	r3, #0
 801a982:	d109      	bne.n	801a998 <udp_sendto_if_src+0x90>
 801a984:	4b4b      	ldr	r3, [pc, #300]	@ (801aab4 <udp_sendto_if_src+0x1ac>)
 801a986:	f240 22d5 	movw	r2, #725	@ 0x2d5
 801a98a:	4950      	ldr	r1, [pc, #320]	@ (801aacc <udp_sendto_if_src+0x1c4>)
 801a98c:	484b      	ldr	r0, [pc, #300]	@ (801aabc <udp_sendto_if_src+0x1b4>)
 801a98e:	f003 fc81 	bl	801e294 <iprintf>
 801a992:	f06f 030f 	mvn.w	r3, #15
 801a996:	e088      	b.n	801aaaa <udp_sendto_if_src+0x1a2>
    return ERR_VAL;
  }
#endif /* LWIP_IPV4 && IP_SOF_BROADCAST */

  /* if the PCB is not yet bound to a port, bind it here */
  if (pcb->local_port == 0) {
 801a998:	68fb      	ldr	r3, [r7, #12]
 801a99a:	8a5b      	ldrh	r3, [r3, #18]
 801a99c:	2b00      	cmp	r3, #0
 801a99e:	d10f      	bne.n	801a9c0 <udp_sendto_if_src+0xb8>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send: not yet bound to a port, binding now\n"));
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 801a9a0:	68f9      	ldr	r1, [r7, #12]
 801a9a2:	68fb      	ldr	r3, [r7, #12]
 801a9a4:	8a5b      	ldrh	r3, [r3, #18]
 801a9a6:	461a      	mov	r2, r3
 801a9a8:	68f8      	ldr	r0, [r7, #12]
 801a9aa:	f000 f893 	bl	801aad4 <udp_bind>
 801a9ae:	4603      	mov	r3, r0
 801a9b0:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 801a9b2:	f997 301b 	ldrsb.w	r3, [r7, #27]
 801a9b6:	2b00      	cmp	r3, #0
 801a9b8:	d002      	beq.n	801a9c0 <udp_sendto_if_src+0xb8>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: forced port bind failed\n"));
      return err;
 801a9ba:	f997 301b 	ldrsb.w	r3, [r7, #27]
 801a9be:	e074      	b.n	801aaaa <udp_sendto_if_src+0x1a2>
    }
  }

  /* packet too large to add a UDP header without causing an overflow? */
  if ((u16_t)(p->tot_len + UDP_HLEN) < p->tot_len) {
 801a9c0:	68bb      	ldr	r3, [r7, #8]
 801a9c2:	891b      	ldrh	r3, [r3, #8]
 801a9c4:	f64f 72f7 	movw	r2, #65527	@ 0xfff7
 801a9c8:	4293      	cmp	r3, r2
 801a9ca:	d902      	bls.n	801a9d2 <udp_sendto_if_src+0xca>
    return ERR_MEM;
 801a9cc:	f04f 33ff 	mov.w	r3, #4294967295
 801a9d0:	e06b      	b.n	801aaaa <udp_sendto_if_src+0x1a2>
  }
  /* not enough space to add an UDP header to first pbuf in given p chain? */
  if (pbuf_add_header(p, UDP_HLEN)) {
 801a9d2:	2108      	movs	r1, #8
 801a9d4:	68b8      	ldr	r0, [r7, #8]
 801a9d6:	f7f9 fef3 	bl	80147c0 <pbuf_add_header>
 801a9da:	4603      	mov	r3, r0
 801a9dc:	2b00      	cmp	r3, #0
 801a9de:	d015      	beq.n	801aa0c <udp_sendto_if_src+0x104>
    /* allocate header in a separate new pbuf */
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 801a9e0:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801a9e4:	2108      	movs	r1, #8
 801a9e6:	2022      	movs	r0, #34	@ 0x22
 801a9e8:	f7f9 fc9c 	bl	8014324 <pbuf_alloc>
 801a9ec:	61f8      	str	r0, [r7, #28]
    /* new header pbuf could not be allocated? */
    if (q == NULL) {
 801a9ee:	69fb      	ldr	r3, [r7, #28]
 801a9f0:	2b00      	cmp	r3, #0
 801a9f2:	d102      	bne.n	801a9fa <udp_sendto_if_src+0xf2>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: could not allocate header\n"));
      return ERR_MEM;
 801a9f4:	f04f 33ff 	mov.w	r3, #4294967295
 801a9f8:	e057      	b.n	801aaaa <udp_sendto_if_src+0x1a2>
    }
    if (p->tot_len != 0) {
 801a9fa:	68bb      	ldr	r3, [r7, #8]
 801a9fc:	891b      	ldrh	r3, [r3, #8]
 801a9fe:	2b00      	cmp	r3, #0
 801aa00:	d006      	beq.n	801aa10 <udp_sendto_if_src+0x108>
      /* chain header q in front of given pbuf p (only if p contains data) */
      pbuf_chain(q, p);
 801aa02:	68b9      	ldr	r1, [r7, #8]
 801aa04:	69f8      	ldr	r0, [r7, #28]
 801aa06:	f7fa f895 	bl	8014b34 <pbuf_chain>
 801aa0a:	e001      	b.n	801aa10 <udp_sendto_if_src+0x108>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_send: added header pbuf %p before given pbuf %p\n", (void *)q, (void *)p));
  } else {
    /* adding space for header within p succeeded */
    /* first pbuf q equals given pbuf */
    q = p;
 801aa0c:	68bb      	ldr	r3, [r7, #8]
 801aa0e:	61fb      	str	r3, [r7, #28]
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: added header in given pbuf %p\n", (void *)p));
  }
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 801aa10:	69fb      	ldr	r3, [r7, #28]
 801aa12:	895b      	ldrh	r3, [r3, #10]
 801aa14:	2b07      	cmp	r3, #7
 801aa16:	d806      	bhi.n	801aa26 <udp_sendto_if_src+0x11e>
 801aa18:	4b26      	ldr	r3, [pc, #152]	@ (801aab4 <udp_sendto_if_src+0x1ac>)
 801aa1a:	f240 320d 	movw	r2, #781	@ 0x30d
 801aa1e:	492c      	ldr	r1, [pc, #176]	@ (801aad0 <udp_sendto_if_src+0x1c8>)
 801aa20:	4826      	ldr	r0, [pc, #152]	@ (801aabc <udp_sendto_if_src+0x1b4>)
 801aa22:	f003 fc37 	bl	801e294 <iprintf>
              (q->len >= sizeof(struct udp_hdr)));
  /* q now represents the packet to be sent */
  udphdr = (struct udp_hdr *)q->payload;
 801aa26:	69fb      	ldr	r3, [r7, #28]
 801aa28:	685b      	ldr	r3, [r3, #4]
 801aa2a:	617b      	str	r3, [r7, #20]
  udphdr->src = lwip_htons(pcb->local_port);
 801aa2c:	68fb      	ldr	r3, [r7, #12]
 801aa2e:	8a5b      	ldrh	r3, [r3, #18]
 801aa30:	4618      	mov	r0, r3
 801aa32:	f7f8 fb6d 	bl	8013110 <lwip_htons>
 801aa36:	4603      	mov	r3, r0
 801aa38:	461a      	mov	r2, r3
 801aa3a:	697b      	ldr	r3, [r7, #20]
 801aa3c:	801a      	strh	r2, [r3, #0]
  udphdr->dest = lwip_htons(dst_port);
 801aa3e:	887b      	ldrh	r3, [r7, #2]
 801aa40:	4618      	mov	r0, r3
 801aa42:	f7f8 fb65 	bl	8013110 <lwip_htons>
 801aa46:	4603      	mov	r3, r0
 801aa48:	461a      	mov	r2, r3
 801aa4a:	697b      	ldr	r3, [r7, #20]
 801aa4c:	805a      	strh	r2, [r3, #2]
  /* in UDP, 0 checksum means 'no checksum' */
  udphdr->chksum = 0x0000;
 801aa4e:	697b      	ldr	r3, [r7, #20]
 801aa50:	2200      	movs	r2, #0
 801aa52:	719a      	strb	r2, [r3, #6]
 801aa54:	2200      	movs	r2, #0
 801aa56:	71da      	strb	r2, [r3, #7]
    ip_proto = IP_PROTO_UDPLITE;
  } else
#endif /* LWIP_UDPLITE */
  {      /* UDP */
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP packet length %"U16_F"\n", q->tot_len));
    udphdr->len = lwip_htons(q->tot_len);
 801aa58:	69fb      	ldr	r3, [r7, #28]
 801aa5a:	891b      	ldrh	r3, [r3, #8]
 801aa5c:	4618      	mov	r0, r3
 801aa5e:	f7f8 fb57 	bl	8013110 <lwip_htons>
 801aa62:	4603      	mov	r3, r0
 801aa64:	461a      	mov	r2, r3
 801aa66:	697b      	ldr	r3, [r7, #20]
 801aa68:	809a      	strh	r2, [r3, #4]
        }
        udphdr->chksum = udpchksum;
      }
    }
#endif /* CHECKSUM_GEN_UDP */
    ip_proto = IP_PROTO_UDP;
 801aa6a:	2311      	movs	r3, #17
 801aa6c:	74fb      	strb	r3, [r7, #19]

  /* Determine TTL to use */
#if LWIP_MULTICAST_TX_OPTIONS
  ttl = (ip_addr_ismulticast(dst_ip) ? udp_get_multicast_ttl(pcb) : pcb->ttl);
#else /* LWIP_MULTICAST_TX_OPTIONS */
  ttl = pcb->ttl;
 801aa6e:	68fb      	ldr	r3, [r7, #12]
 801aa70:	7adb      	ldrb	r3, [r3, #11]
 801aa72:	74bb      	strb	r3, [r7, #18]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP checksum 0x%04"X16_F"\n", udphdr->chksum));
  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: ip_output_if (,,,,0x%02"X16_F",)\n", (u16_t)ip_proto));
  /* output to IP */
  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 801aa74:	68fb      	ldr	r3, [r7, #12]
 801aa76:	7a9b      	ldrb	r3, [r3, #10]
 801aa78:	7cb9      	ldrb	r1, [r7, #18]
 801aa7a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801aa7c:	9202      	str	r2, [sp, #8]
 801aa7e:	7cfa      	ldrb	r2, [r7, #19]
 801aa80:	9201      	str	r2, [sp, #4]
 801aa82:	9300      	str	r3, [sp, #0]
 801aa84:	460b      	mov	r3, r1
 801aa86:	687a      	ldr	r2, [r7, #4]
 801aa88:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801aa8a:	69f8      	ldr	r0, [r7, #28]
 801aa8c:	f001 fbd4 	bl	801c238 <ip4_output_if_src>
 801aa90:	4603      	mov	r3, r0
 801aa92:	76fb      	strb	r3, [r7, #27]

  /* @todo: must this be increased even if error occurred? */
  MIB2_STATS_INC(mib2.udpoutdatagrams);

  /* did we chain a separate header pbuf earlier? */
  if (q != p) {
 801aa94:	69fa      	ldr	r2, [r7, #28]
 801aa96:	68bb      	ldr	r3, [r7, #8]
 801aa98:	429a      	cmp	r2, r3
 801aa9a:	d004      	beq.n	801aaa6 <udp_sendto_if_src+0x19e>
    /* free the header pbuf */
    pbuf_free(q);
 801aa9c:	69f8      	ldr	r0, [r7, #28]
 801aa9e:	f7f9 ff25 	bl	80148ec <pbuf_free>
    q = NULL;
 801aaa2:	2300      	movs	r3, #0
 801aaa4:	61fb      	str	r3, [r7, #28]
    /* p is still referenced by the caller, and will live on */
  }

  UDP_STATS_INC(udp.xmit);
  return err;
 801aaa6:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 801aaaa:	4618      	mov	r0, r3
 801aaac:	3720      	adds	r7, #32
 801aaae:	46bd      	mov	sp, r7
 801aab0:	bd80      	pop	{r7, pc}
 801aab2:	bf00      	nop
 801aab4:	080212f4 	.word	0x080212f4
 801aab8:	080214e0 	.word	0x080214e0
 801aabc:	08021348 	.word	0x08021348
 801aac0:	08021500 	.word	0x08021500
 801aac4:	08021520 	.word	0x08021520
 801aac8:	08021544 	.word	0x08021544
 801aacc:	08021568 	.word	0x08021568
 801aad0:	0802158c 	.word	0x0802158c

0801aad4 <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 801aad4:	b580      	push	{r7, lr}
 801aad6:	b086      	sub	sp, #24
 801aad8:	af00      	add	r7, sp, #0
 801aada:	60f8      	str	r0, [r7, #12]
 801aadc:	60b9      	str	r1, [r7, #8]
 801aade:	4613      	mov	r3, r2
 801aae0:	80fb      	strh	r3, [r7, #6]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 801aae2:	68bb      	ldr	r3, [r7, #8]
 801aae4:	2b00      	cmp	r3, #0
 801aae6:	d101      	bne.n	801aaec <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 801aae8:	4b39      	ldr	r3, [pc, #228]	@ (801abd0 <udp_bind+0xfc>)
 801aaea:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 801aaec:	68fb      	ldr	r3, [r7, #12]
 801aaee:	2b00      	cmp	r3, #0
 801aaf0:	d109      	bne.n	801ab06 <udp_bind+0x32>
 801aaf2:	4b38      	ldr	r3, [pc, #224]	@ (801abd4 <udp_bind+0x100>)
 801aaf4:	f240 32b7 	movw	r2, #951	@ 0x3b7
 801aaf8:	4937      	ldr	r1, [pc, #220]	@ (801abd8 <udp_bind+0x104>)
 801aafa:	4838      	ldr	r0, [pc, #224]	@ (801abdc <udp_bind+0x108>)
 801aafc:	f003 fbca 	bl	801e294 <iprintf>
 801ab00:	f06f 030f 	mvn.w	r3, #15
 801ab04:	e060      	b.n	801abc8 <udp_bind+0xf4>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 801ab06:	2300      	movs	r3, #0
 801ab08:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801ab0a:	4b35      	ldr	r3, [pc, #212]	@ (801abe0 <udp_bind+0x10c>)
 801ab0c:	681b      	ldr	r3, [r3, #0]
 801ab0e:	617b      	str	r3, [r7, #20]
 801ab10:	e009      	b.n	801ab26 <udp_bind+0x52>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 801ab12:	68fa      	ldr	r2, [r7, #12]
 801ab14:	697b      	ldr	r3, [r7, #20]
 801ab16:	429a      	cmp	r2, r3
 801ab18:	d102      	bne.n	801ab20 <udp_bind+0x4c>
      rebind = 1;
 801ab1a:	2301      	movs	r3, #1
 801ab1c:	74fb      	strb	r3, [r7, #19]
      break;
 801ab1e:	e005      	b.n	801ab2c <udp_bind+0x58>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801ab20:	697b      	ldr	r3, [r7, #20]
 801ab22:	68db      	ldr	r3, [r3, #12]
 801ab24:	617b      	str	r3, [r7, #20]
 801ab26:	697b      	ldr	r3, [r7, #20]
 801ab28:	2b00      	cmp	r3, #0
 801ab2a:	d1f2      	bne.n	801ab12 <udp_bind+0x3e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 801ab2c:	88fb      	ldrh	r3, [r7, #6]
 801ab2e:	2b00      	cmp	r3, #0
 801ab30:	d109      	bne.n	801ab46 <udp_bind+0x72>
    port = udp_new_port();
 801ab32:	f7ff fc69 	bl	801a408 <udp_new_port>
 801ab36:	4603      	mov	r3, r0
 801ab38:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 801ab3a:	88fb      	ldrh	r3, [r7, #6]
 801ab3c:	2b00      	cmp	r3, #0
 801ab3e:	d12c      	bne.n	801ab9a <udp_bind+0xc6>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 801ab40:	f06f 0307 	mvn.w	r3, #7
 801ab44:	e040      	b.n	801abc8 <udp_bind+0xf4>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801ab46:	4b26      	ldr	r3, [pc, #152]	@ (801abe0 <udp_bind+0x10c>)
 801ab48:	681b      	ldr	r3, [r3, #0]
 801ab4a:	617b      	str	r3, [r7, #20]
 801ab4c:	e022      	b.n	801ab94 <udp_bind+0xc0>
      if (pcb != ipcb) {
 801ab4e:	68fa      	ldr	r2, [r7, #12]
 801ab50:	697b      	ldr	r3, [r7, #20]
 801ab52:	429a      	cmp	r2, r3
 801ab54:	d01b      	beq.n	801ab8e <udp_bind+0xba>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 801ab56:	697b      	ldr	r3, [r7, #20]
 801ab58:	8a5b      	ldrh	r3, [r3, #18]
 801ab5a:	88fa      	ldrh	r2, [r7, #6]
 801ab5c:	429a      	cmp	r2, r3
 801ab5e:	d116      	bne.n	801ab8e <udp_bind+0xba>
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801ab60:	697b      	ldr	r3, [r7, #20]
 801ab62:	681a      	ldr	r2, [r3, #0]
 801ab64:	68bb      	ldr	r3, [r7, #8]
 801ab66:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 801ab68:	429a      	cmp	r2, r3
 801ab6a:	d00d      	beq.n	801ab88 <udp_bind+0xb4>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801ab6c:	68bb      	ldr	r3, [r7, #8]
 801ab6e:	2b00      	cmp	r3, #0
 801ab70:	d00a      	beq.n	801ab88 <udp_bind+0xb4>
 801ab72:	68bb      	ldr	r3, [r7, #8]
 801ab74:	681b      	ldr	r3, [r3, #0]
 801ab76:	2b00      	cmp	r3, #0
 801ab78:	d006      	beq.n	801ab88 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 801ab7a:	697b      	ldr	r3, [r7, #20]
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801ab7c:	2b00      	cmp	r3, #0
 801ab7e:	d003      	beq.n	801ab88 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 801ab80:	697b      	ldr	r3, [r7, #20]
 801ab82:	681b      	ldr	r3, [r3, #0]
 801ab84:	2b00      	cmp	r3, #0
 801ab86:	d102      	bne.n	801ab8e <udp_bind+0xba>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 801ab88:	f06f 0307 	mvn.w	r3, #7
 801ab8c:	e01c      	b.n	801abc8 <udp_bind+0xf4>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801ab8e:	697b      	ldr	r3, [r7, #20]
 801ab90:	68db      	ldr	r3, [r3, #12]
 801ab92:	617b      	str	r3, [r7, #20]
 801ab94:	697b      	ldr	r3, [r7, #20]
 801ab96:	2b00      	cmp	r3, #0
 801ab98:	d1d9      	bne.n	801ab4e <udp_bind+0x7a>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 801ab9a:	68bb      	ldr	r3, [r7, #8]
 801ab9c:	2b00      	cmp	r3, #0
 801ab9e:	d002      	beq.n	801aba6 <udp_bind+0xd2>
 801aba0:	68bb      	ldr	r3, [r7, #8]
 801aba2:	681b      	ldr	r3, [r3, #0]
 801aba4:	e000      	b.n	801aba8 <udp_bind+0xd4>
 801aba6:	2300      	movs	r3, #0
 801aba8:	68fa      	ldr	r2, [r7, #12]
 801abaa:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 801abac:	68fb      	ldr	r3, [r7, #12]
 801abae:	88fa      	ldrh	r2, [r7, #6]
 801abb0:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 801abb2:	7cfb      	ldrb	r3, [r7, #19]
 801abb4:	2b00      	cmp	r3, #0
 801abb6:	d106      	bne.n	801abc6 <udp_bind+0xf2>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 801abb8:	4b09      	ldr	r3, [pc, #36]	@ (801abe0 <udp_bind+0x10c>)
 801abba:	681a      	ldr	r2, [r3, #0]
 801abbc:	68fb      	ldr	r3, [r7, #12]
 801abbe:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 801abc0:	4a07      	ldr	r2, [pc, #28]	@ (801abe0 <udp_bind+0x10c>)
 801abc2:	68fb      	ldr	r3, [r7, #12]
 801abc4:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 801abc6:	2300      	movs	r3, #0
}
 801abc8:	4618      	mov	r0, r3
 801abca:	3718      	adds	r7, #24
 801abcc:	46bd      	mov	sp, r7
 801abce:	bd80      	pop	{r7, pc}
 801abd0:	08021f80 	.word	0x08021f80
 801abd4:	080212f4 	.word	0x080212f4
 801abd8:	080215bc 	.word	0x080215bc
 801abdc:	08021348 	.word	0x08021348
 801abe0:	2002781c 	.word	0x2002781c

0801abe4 <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 801abe4:	b580      	push	{r7, lr}
 801abe6:	b084      	sub	sp, #16
 801abe8:	af00      	add	r7, sp, #0
 801abea:	60f8      	str	r0, [r7, #12]
 801abec:	60b9      	str	r1, [r7, #8]
 801abee:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 801abf0:	68fb      	ldr	r3, [r7, #12]
 801abf2:	2b00      	cmp	r3, #0
 801abf4:	d107      	bne.n	801ac06 <udp_recv+0x22>
 801abf6:	4b08      	ldr	r3, [pc, #32]	@ (801ac18 <udp_recv+0x34>)
 801abf8:	f240 428a 	movw	r2, #1162	@ 0x48a
 801abfc:	4907      	ldr	r1, [pc, #28]	@ (801ac1c <udp_recv+0x38>)
 801abfe:	4808      	ldr	r0, [pc, #32]	@ (801ac20 <udp_recv+0x3c>)
 801ac00:	f003 fb48 	bl	801e294 <iprintf>
 801ac04:	e005      	b.n	801ac12 <udp_recv+0x2e>

  /* remember recv() callback and user data */
  pcb->recv = recv;
 801ac06:	68fb      	ldr	r3, [r7, #12]
 801ac08:	68ba      	ldr	r2, [r7, #8]
 801ac0a:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 801ac0c:	68fb      	ldr	r3, [r7, #12]
 801ac0e:	687a      	ldr	r2, [r7, #4]
 801ac10:	61da      	str	r2, [r3, #28]
}
 801ac12:	3710      	adds	r7, #16
 801ac14:	46bd      	mov	sp, r7
 801ac16:	bd80      	pop	{r7, pc}
 801ac18:	080212f4 	.word	0x080212f4
 801ac1c:	08021628 	.word	0x08021628
 801ac20:	08021348 	.word	0x08021348

0801ac24 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 801ac24:	b580      	push	{r7, lr}
 801ac26:	b082      	sub	sp, #8
 801ac28:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 801ac2a:	2000      	movs	r0, #0
 801ac2c:	f7f8 ff44 	bl	8013ab8 <memp_malloc>
 801ac30:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 801ac32:	687b      	ldr	r3, [r7, #4]
 801ac34:	2b00      	cmp	r3, #0
 801ac36:	d007      	beq.n	801ac48 <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 801ac38:	2220      	movs	r2, #32
 801ac3a:	2100      	movs	r1, #0
 801ac3c:	6878      	ldr	r0, [r7, #4]
 801ac3e:	f003 fb8e 	bl	801e35e <memset>
    pcb->ttl = UDP_TTL;
 801ac42:	687b      	ldr	r3, [r7, #4]
 801ac44:	22ff      	movs	r2, #255	@ 0xff
 801ac46:	72da      	strb	r2, [r3, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 801ac48:	687b      	ldr	r3, [r7, #4]
}
 801ac4a:	4618      	mov	r0, r3
 801ac4c:	3708      	adds	r7, #8
 801ac4e:	46bd      	mov	sp, r7
 801ac50:	bd80      	pop	{r7, pc}
	...

0801ac54 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 801ac54:	b480      	push	{r7}
 801ac56:	b085      	sub	sp, #20
 801ac58:	af00      	add	r7, sp, #0
 801ac5a:	6078      	str	r0, [r7, #4]
 801ac5c:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 801ac5e:	687b      	ldr	r3, [r7, #4]
 801ac60:	2b00      	cmp	r3, #0
 801ac62:	d01e      	beq.n	801aca2 <udp_netif_ip_addr_changed+0x4e>
 801ac64:	687b      	ldr	r3, [r7, #4]
 801ac66:	681b      	ldr	r3, [r3, #0]
 801ac68:	2b00      	cmp	r3, #0
 801ac6a:	d01a      	beq.n	801aca2 <udp_netif_ip_addr_changed+0x4e>
 801ac6c:	683b      	ldr	r3, [r7, #0]
 801ac6e:	2b00      	cmp	r3, #0
 801ac70:	d017      	beq.n	801aca2 <udp_netif_ip_addr_changed+0x4e>
 801ac72:	683b      	ldr	r3, [r7, #0]
 801ac74:	681b      	ldr	r3, [r3, #0]
 801ac76:	2b00      	cmp	r3, #0
 801ac78:	d013      	beq.n	801aca2 <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801ac7a:	4b0d      	ldr	r3, [pc, #52]	@ (801acb0 <udp_netif_ip_addr_changed+0x5c>)
 801ac7c:	681b      	ldr	r3, [r3, #0]
 801ac7e:	60fb      	str	r3, [r7, #12]
 801ac80:	e00c      	b.n	801ac9c <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 801ac82:	68fb      	ldr	r3, [r7, #12]
 801ac84:	681a      	ldr	r2, [r3, #0]
 801ac86:	687b      	ldr	r3, [r7, #4]
 801ac88:	681b      	ldr	r3, [r3, #0]
 801ac8a:	429a      	cmp	r2, r3
 801ac8c:	d103      	bne.n	801ac96 <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 801ac8e:	683b      	ldr	r3, [r7, #0]
 801ac90:	681a      	ldr	r2, [r3, #0]
 801ac92:	68fb      	ldr	r3, [r7, #12]
 801ac94:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801ac96:	68fb      	ldr	r3, [r7, #12]
 801ac98:	68db      	ldr	r3, [r3, #12]
 801ac9a:	60fb      	str	r3, [r7, #12]
 801ac9c:	68fb      	ldr	r3, [r7, #12]
 801ac9e:	2b00      	cmp	r3, #0
 801aca0:	d1ef      	bne.n	801ac82 <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 801aca2:	bf00      	nop
 801aca4:	3714      	adds	r7, #20
 801aca6:	46bd      	mov	sp, r7
 801aca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 801acac:	4770      	bx	lr
 801acae:	bf00      	nop
 801acb0:	2002781c 	.word	0x2002781c

0801acb4 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 801acb4:	b580      	push	{r7, lr}
 801acb6:	b082      	sub	sp, #8
 801acb8:	af00      	add	r7, sp, #0
 801acba:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 801acbc:	4915      	ldr	r1, [pc, #84]	@ (801ad14 <etharp_free_entry+0x60>)
 801acbe:	687a      	ldr	r2, [r7, #4]
 801acc0:	4613      	mov	r3, r2
 801acc2:	005b      	lsls	r3, r3, #1
 801acc4:	4413      	add	r3, r2
 801acc6:	00db      	lsls	r3, r3, #3
 801acc8:	440b      	add	r3, r1
 801acca:	681b      	ldr	r3, [r3, #0]
 801accc:	2b00      	cmp	r3, #0
 801acce:	d013      	beq.n	801acf8 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 801acd0:	4910      	ldr	r1, [pc, #64]	@ (801ad14 <etharp_free_entry+0x60>)
 801acd2:	687a      	ldr	r2, [r7, #4]
 801acd4:	4613      	mov	r3, r2
 801acd6:	005b      	lsls	r3, r3, #1
 801acd8:	4413      	add	r3, r2
 801acda:	00db      	lsls	r3, r3, #3
 801acdc:	440b      	add	r3, r1
 801acde:	681b      	ldr	r3, [r3, #0]
 801ace0:	4618      	mov	r0, r3
 801ace2:	f7f9 fe03 	bl	80148ec <pbuf_free>
    arp_table[i].q = NULL;
 801ace6:	490b      	ldr	r1, [pc, #44]	@ (801ad14 <etharp_free_entry+0x60>)
 801ace8:	687a      	ldr	r2, [r7, #4]
 801acea:	4613      	mov	r3, r2
 801acec:	005b      	lsls	r3, r3, #1
 801acee:	4413      	add	r3, r2
 801acf0:	00db      	lsls	r3, r3, #3
 801acf2:	440b      	add	r3, r1
 801acf4:	2200      	movs	r2, #0
 801acf6:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 801acf8:	4906      	ldr	r1, [pc, #24]	@ (801ad14 <etharp_free_entry+0x60>)
 801acfa:	687a      	ldr	r2, [r7, #4]
 801acfc:	4613      	mov	r3, r2
 801acfe:	005b      	lsls	r3, r3, #1
 801ad00:	4413      	add	r3, r2
 801ad02:	00db      	lsls	r3, r3, #3
 801ad04:	440b      	add	r3, r1
 801ad06:	3314      	adds	r3, #20
 801ad08:	2200      	movs	r2, #0
 801ad0a:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 801ad0c:	bf00      	nop
 801ad0e:	3708      	adds	r7, #8
 801ad10:	46bd      	mov	sp, r7
 801ad12:	bd80      	pop	{r7, pc}
 801ad14:	20027820 	.word	0x20027820

0801ad18 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 801ad18:	b580      	push	{r7, lr}
 801ad1a:	b082      	sub	sp, #8
 801ad1c:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801ad1e:	2300      	movs	r3, #0
 801ad20:	607b      	str	r3, [r7, #4]
 801ad22:	e096      	b.n	801ae52 <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 801ad24:	494f      	ldr	r1, [pc, #316]	@ (801ae64 <etharp_tmr+0x14c>)
 801ad26:	687a      	ldr	r2, [r7, #4]
 801ad28:	4613      	mov	r3, r2
 801ad2a:	005b      	lsls	r3, r3, #1
 801ad2c:	4413      	add	r3, r2
 801ad2e:	00db      	lsls	r3, r3, #3
 801ad30:	440b      	add	r3, r1
 801ad32:	3314      	adds	r3, #20
 801ad34:	781b      	ldrb	r3, [r3, #0]
 801ad36:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 801ad38:	78fb      	ldrb	r3, [r7, #3]
 801ad3a:	2b00      	cmp	r3, #0
 801ad3c:	f000 8086 	beq.w	801ae4c <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 801ad40:	4948      	ldr	r1, [pc, #288]	@ (801ae64 <etharp_tmr+0x14c>)
 801ad42:	687a      	ldr	r2, [r7, #4]
 801ad44:	4613      	mov	r3, r2
 801ad46:	005b      	lsls	r3, r3, #1
 801ad48:	4413      	add	r3, r2
 801ad4a:	00db      	lsls	r3, r3, #3
 801ad4c:	440b      	add	r3, r1
 801ad4e:	3312      	adds	r3, #18
 801ad50:	881b      	ldrh	r3, [r3, #0]
 801ad52:	3301      	adds	r3, #1
 801ad54:	b298      	uxth	r0, r3
 801ad56:	4943      	ldr	r1, [pc, #268]	@ (801ae64 <etharp_tmr+0x14c>)
 801ad58:	687a      	ldr	r2, [r7, #4]
 801ad5a:	4613      	mov	r3, r2
 801ad5c:	005b      	lsls	r3, r3, #1
 801ad5e:	4413      	add	r3, r2
 801ad60:	00db      	lsls	r3, r3, #3
 801ad62:	440b      	add	r3, r1
 801ad64:	3312      	adds	r3, #18
 801ad66:	4602      	mov	r2, r0
 801ad68:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801ad6a:	493e      	ldr	r1, [pc, #248]	@ (801ae64 <etharp_tmr+0x14c>)
 801ad6c:	687a      	ldr	r2, [r7, #4]
 801ad6e:	4613      	mov	r3, r2
 801ad70:	005b      	lsls	r3, r3, #1
 801ad72:	4413      	add	r3, r2
 801ad74:	00db      	lsls	r3, r3, #3
 801ad76:	440b      	add	r3, r1
 801ad78:	3312      	adds	r3, #18
 801ad7a:	881b      	ldrh	r3, [r3, #0]
 801ad7c:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 801ad80:	d215      	bcs.n	801adae <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801ad82:	4938      	ldr	r1, [pc, #224]	@ (801ae64 <etharp_tmr+0x14c>)
 801ad84:	687a      	ldr	r2, [r7, #4]
 801ad86:	4613      	mov	r3, r2
 801ad88:	005b      	lsls	r3, r3, #1
 801ad8a:	4413      	add	r3, r2
 801ad8c:	00db      	lsls	r3, r3, #3
 801ad8e:	440b      	add	r3, r1
 801ad90:	3314      	adds	r3, #20
 801ad92:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801ad94:	2b01      	cmp	r3, #1
 801ad96:	d10e      	bne.n	801adb6 <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 801ad98:	4932      	ldr	r1, [pc, #200]	@ (801ae64 <etharp_tmr+0x14c>)
 801ad9a:	687a      	ldr	r2, [r7, #4]
 801ad9c:	4613      	mov	r3, r2
 801ad9e:	005b      	lsls	r3, r3, #1
 801ada0:	4413      	add	r3, r2
 801ada2:	00db      	lsls	r3, r3, #3
 801ada4:	440b      	add	r3, r1
 801ada6:	3312      	adds	r3, #18
 801ada8:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801adaa:	2b04      	cmp	r3, #4
 801adac:	d903      	bls.n	801adb6 <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 801adae:	6878      	ldr	r0, [r7, #4]
 801adb0:	f7ff ff80 	bl	801acb4 <etharp_free_entry>
 801adb4:	e04a      	b.n	801ae4c <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 801adb6:	492b      	ldr	r1, [pc, #172]	@ (801ae64 <etharp_tmr+0x14c>)
 801adb8:	687a      	ldr	r2, [r7, #4]
 801adba:	4613      	mov	r3, r2
 801adbc:	005b      	lsls	r3, r3, #1
 801adbe:	4413      	add	r3, r2
 801adc0:	00db      	lsls	r3, r3, #3
 801adc2:	440b      	add	r3, r1
 801adc4:	3314      	adds	r3, #20
 801adc6:	781b      	ldrb	r3, [r3, #0]
 801adc8:	2b03      	cmp	r3, #3
 801adca:	d10a      	bne.n	801ade2 <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 801adcc:	4925      	ldr	r1, [pc, #148]	@ (801ae64 <etharp_tmr+0x14c>)
 801adce:	687a      	ldr	r2, [r7, #4]
 801add0:	4613      	mov	r3, r2
 801add2:	005b      	lsls	r3, r3, #1
 801add4:	4413      	add	r3, r2
 801add6:	00db      	lsls	r3, r3, #3
 801add8:	440b      	add	r3, r1
 801adda:	3314      	adds	r3, #20
 801addc:	2204      	movs	r2, #4
 801adde:	701a      	strb	r2, [r3, #0]
 801ade0:	e034      	b.n	801ae4c <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 801ade2:	4920      	ldr	r1, [pc, #128]	@ (801ae64 <etharp_tmr+0x14c>)
 801ade4:	687a      	ldr	r2, [r7, #4]
 801ade6:	4613      	mov	r3, r2
 801ade8:	005b      	lsls	r3, r3, #1
 801adea:	4413      	add	r3, r2
 801adec:	00db      	lsls	r3, r3, #3
 801adee:	440b      	add	r3, r1
 801adf0:	3314      	adds	r3, #20
 801adf2:	781b      	ldrb	r3, [r3, #0]
 801adf4:	2b04      	cmp	r3, #4
 801adf6:	d10a      	bne.n	801ae0e <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 801adf8:	491a      	ldr	r1, [pc, #104]	@ (801ae64 <etharp_tmr+0x14c>)
 801adfa:	687a      	ldr	r2, [r7, #4]
 801adfc:	4613      	mov	r3, r2
 801adfe:	005b      	lsls	r3, r3, #1
 801ae00:	4413      	add	r3, r2
 801ae02:	00db      	lsls	r3, r3, #3
 801ae04:	440b      	add	r3, r1
 801ae06:	3314      	adds	r3, #20
 801ae08:	2202      	movs	r2, #2
 801ae0a:	701a      	strb	r2, [r3, #0]
 801ae0c:	e01e      	b.n	801ae4c <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801ae0e:	4915      	ldr	r1, [pc, #84]	@ (801ae64 <etharp_tmr+0x14c>)
 801ae10:	687a      	ldr	r2, [r7, #4]
 801ae12:	4613      	mov	r3, r2
 801ae14:	005b      	lsls	r3, r3, #1
 801ae16:	4413      	add	r3, r2
 801ae18:	00db      	lsls	r3, r3, #3
 801ae1a:	440b      	add	r3, r1
 801ae1c:	3314      	adds	r3, #20
 801ae1e:	781b      	ldrb	r3, [r3, #0]
 801ae20:	2b01      	cmp	r3, #1
 801ae22:	d113      	bne.n	801ae4c <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 801ae24:	490f      	ldr	r1, [pc, #60]	@ (801ae64 <etharp_tmr+0x14c>)
 801ae26:	687a      	ldr	r2, [r7, #4]
 801ae28:	4613      	mov	r3, r2
 801ae2a:	005b      	lsls	r3, r3, #1
 801ae2c:	4413      	add	r3, r2
 801ae2e:	00db      	lsls	r3, r3, #3
 801ae30:	440b      	add	r3, r1
 801ae32:	3308      	adds	r3, #8
 801ae34:	6818      	ldr	r0, [r3, #0]
 801ae36:	687a      	ldr	r2, [r7, #4]
 801ae38:	4613      	mov	r3, r2
 801ae3a:	005b      	lsls	r3, r3, #1
 801ae3c:	4413      	add	r3, r2
 801ae3e:	00db      	lsls	r3, r3, #3
 801ae40:	4a08      	ldr	r2, [pc, #32]	@ (801ae64 <etharp_tmr+0x14c>)
 801ae42:	4413      	add	r3, r2
 801ae44:	3304      	adds	r3, #4
 801ae46:	4619      	mov	r1, r3
 801ae48:	f000 fe6e 	bl	801bb28 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801ae4c:	687b      	ldr	r3, [r7, #4]
 801ae4e:	3301      	adds	r3, #1
 801ae50:	607b      	str	r3, [r7, #4]
 801ae52:	687b      	ldr	r3, [r7, #4]
 801ae54:	2b09      	cmp	r3, #9
 801ae56:	f77f af65 	ble.w	801ad24 <etharp_tmr+0xc>
      }
    }
  }
}
 801ae5a:	bf00      	nop
 801ae5c:	bf00      	nop
 801ae5e:	3708      	adds	r7, #8
 801ae60:	46bd      	mov	sp, r7
 801ae62:	bd80      	pop	{r7, pc}
 801ae64:	20027820 	.word	0x20027820

0801ae68 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 801ae68:	b580      	push	{r7, lr}
 801ae6a:	b08a      	sub	sp, #40	@ 0x28
 801ae6c:	af00      	add	r7, sp, #0
 801ae6e:	60f8      	str	r0, [r7, #12]
 801ae70:	460b      	mov	r3, r1
 801ae72:	607a      	str	r2, [r7, #4]
 801ae74:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 801ae76:	230a      	movs	r3, #10
 801ae78:	84fb      	strh	r3, [r7, #38]	@ 0x26
 801ae7a:	230a      	movs	r3, #10
 801ae7c:	84bb      	strh	r3, [r7, #36]	@ 0x24
  s16_t empty = ARP_TABLE_SIZE;
 801ae7e:	230a      	movs	r3, #10
 801ae80:	847b      	strh	r3, [r7, #34]	@ 0x22
  s16_t i = 0;
 801ae82:	2300      	movs	r3, #0
 801ae84:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 801ae86:	230a      	movs	r3, #10
 801ae88:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 801ae8a:	2300      	movs	r3, #0
 801ae8c:	83bb      	strh	r3, [r7, #28]
 801ae8e:	2300      	movs	r3, #0
 801ae90:	837b      	strh	r3, [r7, #26]
 801ae92:	2300      	movs	r3, #0
 801ae94:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801ae96:	2300      	movs	r3, #0
 801ae98:	843b      	strh	r3, [r7, #32]
 801ae9a:	e0ae      	b.n	801affa <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 801ae9c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801aea0:	49a6      	ldr	r1, [pc, #664]	@ (801b13c <etharp_find_entry+0x2d4>)
 801aea2:	4613      	mov	r3, r2
 801aea4:	005b      	lsls	r3, r3, #1
 801aea6:	4413      	add	r3, r2
 801aea8:	00db      	lsls	r3, r3, #3
 801aeaa:	440b      	add	r3, r1
 801aeac:	3314      	adds	r3, #20
 801aeae:	781b      	ldrb	r3, [r3, #0]
 801aeb0:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 801aeb2:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 801aeb6:	2b0a      	cmp	r3, #10
 801aeb8:	d105      	bne.n	801aec6 <etharp_find_entry+0x5e>
 801aeba:	7dfb      	ldrb	r3, [r7, #23]
 801aebc:	2b00      	cmp	r3, #0
 801aebe:	d102      	bne.n	801aec6 <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 801aec0:	8c3b      	ldrh	r3, [r7, #32]
 801aec2:	847b      	strh	r3, [r7, #34]	@ 0x22
 801aec4:	e095      	b.n	801aff2 <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 801aec6:	7dfb      	ldrb	r3, [r7, #23]
 801aec8:	2b00      	cmp	r3, #0
 801aeca:	f000 8092 	beq.w	801aff2 <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 801aece:	7dfb      	ldrb	r3, [r7, #23]
 801aed0:	2b01      	cmp	r3, #1
 801aed2:	d009      	beq.n	801aee8 <etharp_find_entry+0x80>
 801aed4:	7dfb      	ldrb	r3, [r7, #23]
 801aed6:	2b01      	cmp	r3, #1
 801aed8:	d806      	bhi.n	801aee8 <etharp_find_entry+0x80>
 801aeda:	4b99      	ldr	r3, [pc, #612]	@ (801b140 <etharp_find_entry+0x2d8>)
 801aedc:	f240 1223 	movw	r2, #291	@ 0x123
 801aee0:	4998      	ldr	r1, [pc, #608]	@ (801b144 <etharp_find_entry+0x2dc>)
 801aee2:	4899      	ldr	r0, [pc, #612]	@ (801b148 <etharp_find_entry+0x2e0>)
 801aee4:	f003 f9d6 	bl	801e294 <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 801aee8:	68fb      	ldr	r3, [r7, #12]
 801aeea:	2b00      	cmp	r3, #0
 801aeec:	d020      	beq.n	801af30 <etharp_find_entry+0xc8>
 801aeee:	68fb      	ldr	r3, [r7, #12]
 801aef0:	6819      	ldr	r1, [r3, #0]
 801aef2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801aef6:	4891      	ldr	r0, [pc, #580]	@ (801b13c <etharp_find_entry+0x2d4>)
 801aef8:	4613      	mov	r3, r2
 801aefa:	005b      	lsls	r3, r3, #1
 801aefc:	4413      	add	r3, r2
 801aefe:	00db      	lsls	r3, r3, #3
 801af00:	4403      	add	r3, r0
 801af02:	3304      	adds	r3, #4
 801af04:	681b      	ldr	r3, [r3, #0]
 801af06:	4299      	cmp	r1, r3
 801af08:	d112      	bne.n	801af30 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 801af0a:	687b      	ldr	r3, [r7, #4]
 801af0c:	2b00      	cmp	r3, #0
 801af0e:	d00c      	beq.n	801af2a <etharp_find_entry+0xc2>
 801af10:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801af14:	4989      	ldr	r1, [pc, #548]	@ (801b13c <etharp_find_entry+0x2d4>)
 801af16:	4613      	mov	r3, r2
 801af18:	005b      	lsls	r3, r3, #1
 801af1a:	4413      	add	r3, r2
 801af1c:	00db      	lsls	r3, r3, #3
 801af1e:	440b      	add	r3, r1
 801af20:	3308      	adds	r3, #8
 801af22:	681b      	ldr	r3, [r3, #0]
 801af24:	687a      	ldr	r2, [r7, #4]
 801af26:	429a      	cmp	r2, r3
 801af28:	d102      	bne.n	801af30 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 801af2a:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801af2e:	e100      	b.n	801b132 <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 801af30:	7dfb      	ldrb	r3, [r7, #23]
 801af32:	2b01      	cmp	r3, #1
 801af34:	d140      	bne.n	801afb8 <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 801af36:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801af3a:	4980      	ldr	r1, [pc, #512]	@ (801b13c <etharp_find_entry+0x2d4>)
 801af3c:	4613      	mov	r3, r2
 801af3e:	005b      	lsls	r3, r3, #1
 801af40:	4413      	add	r3, r2
 801af42:	00db      	lsls	r3, r3, #3
 801af44:	440b      	add	r3, r1
 801af46:	681b      	ldr	r3, [r3, #0]
 801af48:	2b00      	cmp	r3, #0
 801af4a:	d01a      	beq.n	801af82 <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 801af4c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801af50:	497a      	ldr	r1, [pc, #488]	@ (801b13c <etharp_find_entry+0x2d4>)
 801af52:	4613      	mov	r3, r2
 801af54:	005b      	lsls	r3, r3, #1
 801af56:	4413      	add	r3, r2
 801af58:	00db      	lsls	r3, r3, #3
 801af5a:	440b      	add	r3, r1
 801af5c:	3312      	adds	r3, #18
 801af5e:	881b      	ldrh	r3, [r3, #0]
 801af60:	8bba      	ldrh	r2, [r7, #28]
 801af62:	429a      	cmp	r2, r3
 801af64:	d845      	bhi.n	801aff2 <etharp_find_entry+0x18a>
            old_queue = i;
 801af66:	8c3b      	ldrh	r3, [r7, #32]
 801af68:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 801af6a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801af6e:	4973      	ldr	r1, [pc, #460]	@ (801b13c <etharp_find_entry+0x2d4>)
 801af70:	4613      	mov	r3, r2
 801af72:	005b      	lsls	r3, r3, #1
 801af74:	4413      	add	r3, r2
 801af76:	00db      	lsls	r3, r3, #3
 801af78:	440b      	add	r3, r1
 801af7a:	3312      	adds	r3, #18
 801af7c:	881b      	ldrh	r3, [r3, #0]
 801af7e:	83bb      	strh	r3, [r7, #28]
 801af80:	e037      	b.n	801aff2 <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 801af82:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801af86:	496d      	ldr	r1, [pc, #436]	@ (801b13c <etharp_find_entry+0x2d4>)
 801af88:	4613      	mov	r3, r2
 801af8a:	005b      	lsls	r3, r3, #1
 801af8c:	4413      	add	r3, r2
 801af8e:	00db      	lsls	r3, r3, #3
 801af90:	440b      	add	r3, r1
 801af92:	3312      	adds	r3, #18
 801af94:	881b      	ldrh	r3, [r3, #0]
 801af96:	8b7a      	ldrh	r2, [r7, #26]
 801af98:	429a      	cmp	r2, r3
 801af9a:	d82a      	bhi.n	801aff2 <etharp_find_entry+0x18a>
            old_pending = i;
 801af9c:	8c3b      	ldrh	r3, [r7, #32]
 801af9e:	84fb      	strh	r3, [r7, #38]	@ 0x26
            age_pending = arp_table[i].ctime;
 801afa0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801afa4:	4965      	ldr	r1, [pc, #404]	@ (801b13c <etharp_find_entry+0x2d4>)
 801afa6:	4613      	mov	r3, r2
 801afa8:	005b      	lsls	r3, r3, #1
 801afaa:	4413      	add	r3, r2
 801afac:	00db      	lsls	r3, r3, #3
 801afae:	440b      	add	r3, r1
 801afb0:	3312      	adds	r3, #18
 801afb2:	881b      	ldrh	r3, [r3, #0]
 801afb4:	837b      	strh	r3, [r7, #26]
 801afb6:	e01c      	b.n	801aff2 <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 801afb8:	7dfb      	ldrb	r3, [r7, #23]
 801afba:	2b01      	cmp	r3, #1
 801afbc:	d919      	bls.n	801aff2 <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 801afbe:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801afc2:	495e      	ldr	r1, [pc, #376]	@ (801b13c <etharp_find_entry+0x2d4>)
 801afc4:	4613      	mov	r3, r2
 801afc6:	005b      	lsls	r3, r3, #1
 801afc8:	4413      	add	r3, r2
 801afca:	00db      	lsls	r3, r3, #3
 801afcc:	440b      	add	r3, r1
 801afce:	3312      	adds	r3, #18
 801afd0:	881b      	ldrh	r3, [r3, #0]
 801afd2:	8b3a      	ldrh	r2, [r7, #24]
 801afd4:	429a      	cmp	r2, r3
 801afd6:	d80c      	bhi.n	801aff2 <etharp_find_entry+0x18a>
            old_stable = i;
 801afd8:	8c3b      	ldrh	r3, [r7, #32]
 801afda:	84bb      	strh	r3, [r7, #36]	@ 0x24
            age_stable = arp_table[i].ctime;
 801afdc:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801afe0:	4956      	ldr	r1, [pc, #344]	@ (801b13c <etharp_find_entry+0x2d4>)
 801afe2:	4613      	mov	r3, r2
 801afe4:	005b      	lsls	r3, r3, #1
 801afe6:	4413      	add	r3, r2
 801afe8:	00db      	lsls	r3, r3, #3
 801afea:	440b      	add	r3, r1
 801afec:	3312      	adds	r3, #18
 801afee:	881b      	ldrh	r3, [r3, #0]
 801aff0:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801aff2:	8c3b      	ldrh	r3, [r7, #32]
 801aff4:	3301      	adds	r3, #1
 801aff6:	b29b      	uxth	r3, r3
 801aff8:	843b      	strh	r3, [r7, #32]
 801affa:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801affe:	2b09      	cmp	r3, #9
 801b000:	f77f af4c 	ble.w	801ae9c <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 801b004:	7afb      	ldrb	r3, [r7, #11]
 801b006:	f003 0302 	and.w	r3, r3, #2
 801b00a:	2b00      	cmp	r3, #0
 801b00c:	d108      	bne.n	801b020 <etharp_find_entry+0x1b8>
 801b00e:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 801b012:	2b0a      	cmp	r3, #10
 801b014:	d107      	bne.n	801b026 <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 801b016:	7afb      	ldrb	r3, [r7, #11]
 801b018:	f003 0301 	and.w	r3, r3, #1
 801b01c:	2b00      	cmp	r3, #0
 801b01e:	d102      	bne.n	801b026 <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 801b020:	f04f 33ff 	mov.w	r3, #4294967295
 801b024:	e085      	b.n	801b132 <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 801b026:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 801b02a:	2b09      	cmp	r3, #9
 801b02c:	dc02      	bgt.n	801b034 <etharp_find_entry+0x1cc>
    i = empty;
 801b02e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801b030:	843b      	strh	r3, [r7, #32]
 801b032:	e039      	b.n	801b0a8 <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 801b034:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 801b038:	2b09      	cmp	r3, #9
 801b03a:	dc14      	bgt.n	801b066 <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 801b03c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801b03e:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 801b040:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801b044:	493d      	ldr	r1, [pc, #244]	@ (801b13c <etharp_find_entry+0x2d4>)
 801b046:	4613      	mov	r3, r2
 801b048:	005b      	lsls	r3, r3, #1
 801b04a:	4413      	add	r3, r2
 801b04c:	00db      	lsls	r3, r3, #3
 801b04e:	440b      	add	r3, r1
 801b050:	681b      	ldr	r3, [r3, #0]
 801b052:	2b00      	cmp	r3, #0
 801b054:	d018      	beq.n	801b088 <etharp_find_entry+0x220>
 801b056:	4b3a      	ldr	r3, [pc, #232]	@ (801b140 <etharp_find_entry+0x2d8>)
 801b058:	f240 126d 	movw	r2, #365	@ 0x16d
 801b05c:	493b      	ldr	r1, [pc, #236]	@ (801b14c <etharp_find_entry+0x2e4>)
 801b05e:	483a      	ldr	r0, [pc, #232]	@ (801b148 <etharp_find_entry+0x2e0>)
 801b060:	f003 f918 	bl	801e294 <iprintf>
 801b064:	e010      	b.n	801b088 <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 801b066:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 801b06a:	2b09      	cmp	r3, #9
 801b06c:	dc02      	bgt.n	801b074 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 801b06e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801b070:	843b      	strh	r3, [r7, #32]
 801b072:	e009      	b.n	801b088 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 801b074:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 801b078:	2b09      	cmp	r3, #9
 801b07a:	dc02      	bgt.n	801b082 <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 801b07c:	8bfb      	ldrh	r3, [r7, #30]
 801b07e:	843b      	strh	r3, [r7, #32]
 801b080:	e002      	b.n	801b088 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 801b082:	f04f 33ff 	mov.w	r3, #4294967295
 801b086:	e054      	b.n	801b132 <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801b088:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801b08c:	2b09      	cmp	r3, #9
 801b08e:	dd06      	ble.n	801b09e <etharp_find_entry+0x236>
 801b090:	4b2b      	ldr	r3, [pc, #172]	@ (801b140 <etharp_find_entry+0x2d8>)
 801b092:	f240 127f 	movw	r2, #383	@ 0x17f
 801b096:	492e      	ldr	r1, [pc, #184]	@ (801b150 <etharp_find_entry+0x2e8>)
 801b098:	482b      	ldr	r0, [pc, #172]	@ (801b148 <etharp_find_entry+0x2e0>)
 801b09a:	f003 f8fb 	bl	801e294 <iprintf>
    etharp_free_entry(i);
 801b09e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801b0a2:	4618      	mov	r0, r3
 801b0a4:	f7ff fe06 	bl	801acb4 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801b0a8:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801b0ac:	2b09      	cmp	r3, #9
 801b0ae:	dd06      	ble.n	801b0be <etharp_find_entry+0x256>
 801b0b0:	4b23      	ldr	r3, [pc, #140]	@ (801b140 <etharp_find_entry+0x2d8>)
 801b0b2:	f240 1283 	movw	r2, #387	@ 0x183
 801b0b6:	4926      	ldr	r1, [pc, #152]	@ (801b150 <etharp_find_entry+0x2e8>)
 801b0b8:	4823      	ldr	r0, [pc, #140]	@ (801b148 <etharp_find_entry+0x2e0>)
 801b0ba:	f003 f8eb 	bl	801e294 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 801b0be:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801b0c2:	491e      	ldr	r1, [pc, #120]	@ (801b13c <etharp_find_entry+0x2d4>)
 801b0c4:	4613      	mov	r3, r2
 801b0c6:	005b      	lsls	r3, r3, #1
 801b0c8:	4413      	add	r3, r2
 801b0ca:	00db      	lsls	r3, r3, #3
 801b0cc:	440b      	add	r3, r1
 801b0ce:	3314      	adds	r3, #20
 801b0d0:	781b      	ldrb	r3, [r3, #0]
 801b0d2:	2b00      	cmp	r3, #0
 801b0d4:	d006      	beq.n	801b0e4 <etharp_find_entry+0x27c>
 801b0d6:	4b1a      	ldr	r3, [pc, #104]	@ (801b140 <etharp_find_entry+0x2d8>)
 801b0d8:	f44f 72c2 	mov.w	r2, #388	@ 0x184
 801b0dc:	491d      	ldr	r1, [pc, #116]	@ (801b154 <etharp_find_entry+0x2ec>)
 801b0de:	481a      	ldr	r0, [pc, #104]	@ (801b148 <etharp_find_entry+0x2e0>)
 801b0e0:	f003 f8d8 	bl	801e294 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 801b0e4:	68fb      	ldr	r3, [r7, #12]
 801b0e6:	2b00      	cmp	r3, #0
 801b0e8:	d00b      	beq.n	801b102 <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 801b0ea:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801b0ee:	68fb      	ldr	r3, [r7, #12]
 801b0f0:	6819      	ldr	r1, [r3, #0]
 801b0f2:	4812      	ldr	r0, [pc, #72]	@ (801b13c <etharp_find_entry+0x2d4>)
 801b0f4:	4613      	mov	r3, r2
 801b0f6:	005b      	lsls	r3, r3, #1
 801b0f8:	4413      	add	r3, r2
 801b0fa:	00db      	lsls	r3, r3, #3
 801b0fc:	4403      	add	r3, r0
 801b0fe:	3304      	adds	r3, #4
 801b100:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 801b102:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801b106:	490d      	ldr	r1, [pc, #52]	@ (801b13c <etharp_find_entry+0x2d4>)
 801b108:	4613      	mov	r3, r2
 801b10a:	005b      	lsls	r3, r3, #1
 801b10c:	4413      	add	r3, r2
 801b10e:	00db      	lsls	r3, r3, #3
 801b110:	440b      	add	r3, r1
 801b112:	3312      	adds	r3, #18
 801b114:	2200      	movs	r2, #0
 801b116:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 801b118:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801b11c:	4907      	ldr	r1, [pc, #28]	@ (801b13c <etharp_find_entry+0x2d4>)
 801b11e:	4613      	mov	r3, r2
 801b120:	005b      	lsls	r3, r3, #1
 801b122:	4413      	add	r3, r2
 801b124:	00db      	lsls	r3, r3, #3
 801b126:	440b      	add	r3, r1
 801b128:	3308      	adds	r3, #8
 801b12a:	687a      	ldr	r2, [r7, #4]
 801b12c:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 801b12e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 801b132:	4618      	mov	r0, r3
 801b134:	3728      	adds	r7, #40	@ 0x28
 801b136:	46bd      	mov	sp, r7
 801b138:	bd80      	pop	{r7, pc}
 801b13a:	bf00      	nop
 801b13c:	20027820 	.word	0x20027820
 801b140:	08021658 	.word	0x08021658
 801b144:	08021690 	.word	0x08021690
 801b148:	080216d0 	.word	0x080216d0
 801b14c:	080216f8 	.word	0x080216f8
 801b150:	08021710 	.word	0x08021710
 801b154:	08021724 	.word	0x08021724

0801b158 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 801b158:	b580      	push	{r7, lr}
 801b15a:	b088      	sub	sp, #32
 801b15c:	af02      	add	r7, sp, #8
 801b15e:	60f8      	str	r0, [r7, #12]
 801b160:	60b9      	str	r1, [r7, #8]
 801b162:	607a      	str	r2, [r7, #4]
 801b164:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 801b166:	68fb      	ldr	r3, [r7, #12]
 801b168:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801b16c:	2b06      	cmp	r3, #6
 801b16e:	d006      	beq.n	801b17e <etharp_update_arp_entry+0x26>
 801b170:	4b48      	ldr	r3, [pc, #288]	@ (801b294 <etharp_update_arp_entry+0x13c>)
 801b172:	f240 12a9 	movw	r2, #425	@ 0x1a9
 801b176:	4948      	ldr	r1, [pc, #288]	@ (801b298 <etharp_update_arp_entry+0x140>)
 801b178:	4848      	ldr	r0, [pc, #288]	@ (801b29c <etharp_update_arp_entry+0x144>)
 801b17a:	f003 f88b 	bl	801e294 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 801b17e:	68bb      	ldr	r3, [r7, #8]
 801b180:	2b00      	cmp	r3, #0
 801b182:	d012      	beq.n	801b1aa <etharp_update_arp_entry+0x52>
 801b184:	68bb      	ldr	r3, [r7, #8]
 801b186:	681b      	ldr	r3, [r3, #0]
 801b188:	2b00      	cmp	r3, #0
 801b18a:	d00e      	beq.n	801b1aa <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801b18c:	68bb      	ldr	r3, [r7, #8]
 801b18e:	681b      	ldr	r3, [r3, #0]
 801b190:	68f9      	ldr	r1, [r7, #12]
 801b192:	4618      	mov	r0, r3
 801b194:	f001 f8fe 	bl	801c394 <ip4_addr_isbroadcast_u32>
 801b198:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 801b19a:	2b00      	cmp	r3, #0
 801b19c:	d105      	bne.n	801b1aa <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 801b19e:	68bb      	ldr	r3, [r7, #8]
 801b1a0:	681b      	ldr	r3, [r3, #0]
 801b1a2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801b1a6:	2be0      	cmp	r3, #224	@ 0xe0
 801b1a8:	d102      	bne.n	801b1b0 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801b1aa:	f06f 030f 	mvn.w	r3, #15
 801b1ae:	e06c      	b.n	801b28a <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 801b1b0:	78fb      	ldrb	r3, [r7, #3]
 801b1b2:	68fa      	ldr	r2, [r7, #12]
 801b1b4:	4619      	mov	r1, r3
 801b1b6:	68b8      	ldr	r0, [r7, #8]
 801b1b8:	f7ff fe56 	bl	801ae68 <etharp_find_entry>
 801b1bc:	4603      	mov	r3, r0
 801b1be:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 801b1c0:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 801b1c4:	2b00      	cmp	r3, #0
 801b1c6:	da02      	bge.n	801b1ce <etharp_update_arp_entry+0x76>
    return (err_t)i;
 801b1c8:	8afb      	ldrh	r3, [r7, #22]
 801b1ca:	b25b      	sxtb	r3, r3
 801b1cc:	e05d      	b.n	801b28a <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 801b1ce:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801b1d2:	4933      	ldr	r1, [pc, #204]	@ (801b2a0 <etharp_update_arp_entry+0x148>)
 801b1d4:	4613      	mov	r3, r2
 801b1d6:	005b      	lsls	r3, r3, #1
 801b1d8:	4413      	add	r3, r2
 801b1da:	00db      	lsls	r3, r3, #3
 801b1dc:	440b      	add	r3, r1
 801b1de:	3314      	adds	r3, #20
 801b1e0:	2202      	movs	r2, #2
 801b1e2:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 801b1e4:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801b1e8:	492d      	ldr	r1, [pc, #180]	@ (801b2a0 <etharp_update_arp_entry+0x148>)
 801b1ea:	4613      	mov	r3, r2
 801b1ec:	005b      	lsls	r3, r3, #1
 801b1ee:	4413      	add	r3, r2
 801b1f0:	00db      	lsls	r3, r3, #3
 801b1f2:	440b      	add	r3, r1
 801b1f4:	3308      	adds	r3, #8
 801b1f6:	68fa      	ldr	r2, [r7, #12]
 801b1f8:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 801b1fa:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801b1fe:	4613      	mov	r3, r2
 801b200:	005b      	lsls	r3, r3, #1
 801b202:	4413      	add	r3, r2
 801b204:	00db      	lsls	r3, r3, #3
 801b206:	3308      	adds	r3, #8
 801b208:	4a25      	ldr	r2, [pc, #148]	@ (801b2a0 <etharp_update_arp_entry+0x148>)
 801b20a:	4413      	add	r3, r2
 801b20c:	3304      	adds	r3, #4
 801b20e:	2206      	movs	r2, #6
 801b210:	6879      	ldr	r1, [r7, #4]
 801b212:	4618      	mov	r0, r3
 801b214:	f003 f977 	bl	801e506 <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 801b218:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801b21c:	4920      	ldr	r1, [pc, #128]	@ (801b2a0 <etharp_update_arp_entry+0x148>)
 801b21e:	4613      	mov	r3, r2
 801b220:	005b      	lsls	r3, r3, #1
 801b222:	4413      	add	r3, r2
 801b224:	00db      	lsls	r3, r3, #3
 801b226:	440b      	add	r3, r1
 801b228:	3312      	adds	r3, #18
 801b22a:	2200      	movs	r2, #0
 801b22c:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 801b22e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801b232:	491b      	ldr	r1, [pc, #108]	@ (801b2a0 <etharp_update_arp_entry+0x148>)
 801b234:	4613      	mov	r3, r2
 801b236:	005b      	lsls	r3, r3, #1
 801b238:	4413      	add	r3, r2
 801b23a:	00db      	lsls	r3, r3, #3
 801b23c:	440b      	add	r3, r1
 801b23e:	681b      	ldr	r3, [r3, #0]
 801b240:	2b00      	cmp	r3, #0
 801b242:	d021      	beq.n	801b288 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 801b244:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801b248:	4915      	ldr	r1, [pc, #84]	@ (801b2a0 <etharp_update_arp_entry+0x148>)
 801b24a:	4613      	mov	r3, r2
 801b24c:	005b      	lsls	r3, r3, #1
 801b24e:	4413      	add	r3, r2
 801b250:	00db      	lsls	r3, r3, #3
 801b252:	440b      	add	r3, r1
 801b254:	681b      	ldr	r3, [r3, #0]
 801b256:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 801b258:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801b25c:	4910      	ldr	r1, [pc, #64]	@ (801b2a0 <etharp_update_arp_entry+0x148>)
 801b25e:	4613      	mov	r3, r2
 801b260:	005b      	lsls	r3, r3, #1
 801b262:	4413      	add	r3, r2
 801b264:	00db      	lsls	r3, r3, #3
 801b266:	440b      	add	r3, r1
 801b268:	2200      	movs	r2, #0
 801b26a:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 801b26c:	68fb      	ldr	r3, [r7, #12]
 801b26e:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 801b272:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801b276:	9300      	str	r3, [sp, #0]
 801b278:	687b      	ldr	r3, [r7, #4]
 801b27a:	6939      	ldr	r1, [r7, #16]
 801b27c:	68f8      	ldr	r0, [r7, #12]
 801b27e:	f001 ff97 	bl	801d1b0 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 801b282:	6938      	ldr	r0, [r7, #16]
 801b284:	f7f9 fb32 	bl	80148ec <pbuf_free>
  }
  return ERR_OK;
 801b288:	2300      	movs	r3, #0
}
 801b28a:	4618      	mov	r0, r3
 801b28c:	3718      	adds	r7, #24
 801b28e:	46bd      	mov	sp, r7
 801b290:	bd80      	pop	{r7, pc}
 801b292:	bf00      	nop
 801b294:	08021658 	.word	0x08021658
 801b298:	08021750 	.word	0x08021750
 801b29c:	080216d0 	.word	0x080216d0
 801b2a0:	20027820 	.word	0x20027820

0801b2a4 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 801b2a4:	b580      	push	{r7, lr}
 801b2a6:	b084      	sub	sp, #16
 801b2a8:	af00      	add	r7, sp, #0
 801b2aa:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801b2ac:	2300      	movs	r3, #0
 801b2ae:	60fb      	str	r3, [r7, #12]
 801b2b0:	e01e      	b.n	801b2f0 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 801b2b2:	4913      	ldr	r1, [pc, #76]	@ (801b300 <etharp_cleanup_netif+0x5c>)
 801b2b4:	68fa      	ldr	r2, [r7, #12]
 801b2b6:	4613      	mov	r3, r2
 801b2b8:	005b      	lsls	r3, r3, #1
 801b2ba:	4413      	add	r3, r2
 801b2bc:	00db      	lsls	r3, r3, #3
 801b2be:	440b      	add	r3, r1
 801b2c0:	3314      	adds	r3, #20
 801b2c2:	781b      	ldrb	r3, [r3, #0]
 801b2c4:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 801b2c6:	7afb      	ldrb	r3, [r7, #11]
 801b2c8:	2b00      	cmp	r3, #0
 801b2ca:	d00e      	beq.n	801b2ea <etharp_cleanup_netif+0x46>
 801b2cc:	490c      	ldr	r1, [pc, #48]	@ (801b300 <etharp_cleanup_netif+0x5c>)
 801b2ce:	68fa      	ldr	r2, [r7, #12]
 801b2d0:	4613      	mov	r3, r2
 801b2d2:	005b      	lsls	r3, r3, #1
 801b2d4:	4413      	add	r3, r2
 801b2d6:	00db      	lsls	r3, r3, #3
 801b2d8:	440b      	add	r3, r1
 801b2da:	3308      	adds	r3, #8
 801b2dc:	681b      	ldr	r3, [r3, #0]
 801b2de:	687a      	ldr	r2, [r7, #4]
 801b2e0:	429a      	cmp	r2, r3
 801b2e2:	d102      	bne.n	801b2ea <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 801b2e4:	68f8      	ldr	r0, [r7, #12]
 801b2e6:	f7ff fce5 	bl	801acb4 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801b2ea:	68fb      	ldr	r3, [r7, #12]
 801b2ec:	3301      	adds	r3, #1
 801b2ee:	60fb      	str	r3, [r7, #12]
 801b2f0:	68fb      	ldr	r3, [r7, #12]
 801b2f2:	2b09      	cmp	r3, #9
 801b2f4:	dddd      	ble.n	801b2b2 <etharp_cleanup_netif+0xe>
    }
  }
}
 801b2f6:	bf00      	nop
 801b2f8:	bf00      	nop
 801b2fa:	3710      	adds	r7, #16
 801b2fc:	46bd      	mov	sp, r7
 801b2fe:	bd80      	pop	{r7, pc}
 801b300:	20027820 	.word	0x20027820

0801b304 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 801b304:	b5b0      	push	{r4, r5, r7, lr}
 801b306:	b08a      	sub	sp, #40	@ 0x28
 801b308:	af04      	add	r7, sp, #16
 801b30a:	6078      	str	r0, [r7, #4]
 801b30c:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 801b30e:	683b      	ldr	r3, [r7, #0]
 801b310:	2b00      	cmp	r3, #0
 801b312:	d107      	bne.n	801b324 <etharp_input+0x20>
 801b314:	4b3d      	ldr	r3, [pc, #244]	@ (801b40c <etharp_input+0x108>)
 801b316:	f240 228a 	movw	r2, #650	@ 0x28a
 801b31a:	493d      	ldr	r1, [pc, #244]	@ (801b410 <etharp_input+0x10c>)
 801b31c:	483d      	ldr	r0, [pc, #244]	@ (801b414 <etharp_input+0x110>)
 801b31e:	f002 ffb9 	bl	801e294 <iprintf>
 801b322:	e06f      	b.n	801b404 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 801b324:	687b      	ldr	r3, [r7, #4]
 801b326:	685b      	ldr	r3, [r3, #4]
 801b328:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801b32a:	693b      	ldr	r3, [r7, #16]
 801b32c:	881b      	ldrh	r3, [r3, #0]
 801b32e:	b29b      	uxth	r3, r3
 801b330:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801b334:	d10c      	bne.n	801b350 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801b336:	693b      	ldr	r3, [r7, #16]
 801b338:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801b33a:	2b06      	cmp	r3, #6
 801b33c:	d108      	bne.n	801b350 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801b33e:	693b      	ldr	r3, [r7, #16]
 801b340:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801b342:	2b04      	cmp	r3, #4
 801b344:	d104      	bne.n	801b350 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 801b346:	693b      	ldr	r3, [r7, #16]
 801b348:	885b      	ldrh	r3, [r3, #2]
 801b34a:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801b34c:	2b08      	cmp	r3, #8
 801b34e:	d003      	beq.n	801b358 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 801b350:	6878      	ldr	r0, [r7, #4]
 801b352:	f7f9 facb 	bl	80148ec <pbuf_free>
    return;
 801b356:	e055      	b.n	801b404 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 801b358:	693b      	ldr	r3, [r7, #16]
 801b35a:	330e      	adds	r3, #14
 801b35c:	681b      	ldr	r3, [r3, #0]
 801b35e:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 801b360:	693b      	ldr	r3, [r7, #16]
 801b362:	3318      	adds	r3, #24
 801b364:	681b      	ldr	r3, [r3, #0]
 801b366:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801b368:	683b      	ldr	r3, [r7, #0]
 801b36a:	3304      	adds	r3, #4
 801b36c:	681b      	ldr	r3, [r3, #0]
 801b36e:	2b00      	cmp	r3, #0
 801b370:	d102      	bne.n	801b378 <etharp_input+0x74>
    for_us = 0;
 801b372:	2300      	movs	r3, #0
 801b374:	75fb      	strb	r3, [r7, #23]
 801b376:	e009      	b.n	801b38c <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 801b378:	68ba      	ldr	r2, [r7, #8]
 801b37a:	683b      	ldr	r3, [r7, #0]
 801b37c:	3304      	adds	r3, #4
 801b37e:	681b      	ldr	r3, [r3, #0]
 801b380:	429a      	cmp	r2, r3
 801b382:	bf0c      	ite	eq
 801b384:	2301      	moveq	r3, #1
 801b386:	2300      	movne	r3, #0
 801b388:	b2db      	uxtb	r3, r3
 801b38a:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 801b38c:	693b      	ldr	r3, [r7, #16]
 801b38e:	f103 0208 	add.w	r2, r3, #8
 801b392:	7dfb      	ldrb	r3, [r7, #23]
 801b394:	2b00      	cmp	r3, #0
 801b396:	d001      	beq.n	801b39c <etharp_input+0x98>
 801b398:	2301      	movs	r3, #1
 801b39a:	e000      	b.n	801b39e <etharp_input+0x9a>
 801b39c:	2302      	movs	r3, #2
 801b39e:	f107 010c 	add.w	r1, r7, #12
 801b3a2:	6838      	ldr	r0, [r7, #0]
 801b3a4:	f7ff fed8 	bl	801b158 <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 801b3a8:	693b      	ldr	r3, [r7, #16]
 801b3aa:	88db      	ldrh	r3, [r3, #6]
 801b3ac:	b29b      	uxth	r3, r3
 801b3ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801b3b2:	d003      	beq.n	801b3bc <etharp_input+0xb8>
 801b3b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801b3b8:	d01e      	beq.n	801b3f8 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 801b3ba:	e020      	b.n	801b3fe <etharp_input+0xfa>
      if (for_us) {
 801b3bc:	7dfb      	ldrb	r3, [r7, #23]
 801b3be:	2b00      	cmp	r3, #0
 801b3c0:	d01c      	beq.n	801b3fc <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 801b3c2:	683b      	ldr	r3, [r7, #0]
 801b3c4:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 801b3c8:	693b      	ldr	r3, [r7, #16]
 801b3ca:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 801b3ce:	683b      	ldr	r3, [r7, #0]
 801b3d0:	f103 0526 	add.w	r5, r3, #38	@ 0x26
 801b3d4:	683b      	ldr	r3, [r7, #0]
 801b3d6:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 801b3d8:	693a      	ldr	r2, [r7, #16]
 801b3da:	3208      	adds	r2, #8
        etharp_raw(netif,
 801b3dc:	2102      	movs	r1, #2
 801b3de:	9103      	str	r1, [sp, #12]
 801b3e0:	f107 010c 	add.w	r1, r7, #12
 801b3e4:	9102      	str	r1, [sp, #8]
 801b3e6:	9201      	str	r2, [sp, #4]
 801b3e8:	9300      	str	r3, [sp, #0]
 801b3ea:	462b      	mov	r3, r5
 801b3ec:	4622      	mov	r2, r4
 801b3ee:	4601      	mov	r1, r0
 801b3f0:	6838      	ldr	r0, [r7, #0]
 801b3f2:	f000 faeb 	bl	801b9cc <etharp_raw>
      break;
 801b3f6:	e001      	b.n	801b3fc <etharp_input+0xf8>
      break;
 801b3f8:	bf00      	nop
 801b3fa:	e000      	b.n	801b3fe <etharp_input+0xfa>
      break;
 801b3fc:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 801b3fe:	6878      	ldr	r0, [r7, #4]
 801b400:	f7f9 fa74 	bl	80148ec <pbuf_free>
}
 801b404:	3718      	adds	r7, #24
 801b406:	46bd      	mov	sp, r7
 801b408:	bdb0      	pop	{r4, r5, r7, pc}
 801b40a:	bf00      	nop
 801b40c:	08021658 	.word	0x08021658
 801b410:	080217a8 	.word	0x080217a8
 801b414:	080216d0 	.word	0x080216d0

0801b418 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 801b418:	b580      	push	{r7, lr}
 801b41a:	b086      	sub	sp, #24
 801b41c:	af02      	add	r7, sp, #8
 801b41e:	60f8      	str	r0, [r7, #12]
 801b420:	60b9      	str	r1, [r7, #8]
 801b422:	4613      	mov	r3, r2
 801b424:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 801b426:	79fa      	ldrb	r2, [r7, #7]
 801b428:	4944      	ldr	r1, [pc, #272]	@ (801b53c <etharp_output_to_arp_index+0x124>)
 801b42a:	4613      	mov	r3, r2
 801b42c:	005b      	lsls	r3, r3, #1
 801b42e:	4413      	add	r3, r2
 801b430:	00db      	lsls	r3, r3, #3
 801b432:	440b      	add	r3, r1
 801b434:	3314      	adds	r3, #20
 801b436:	781b      	ldrb	r3, [r3, #0]
 801b438:	2b01      	cmp	r3, #1
 801b43a:	d806      	bhi.n	801b44a <etharp_output_to_arp_index+0x32>
 801b43c:	4b40      	ldr	r3, [pc, #256]	@ (801b540 <etharp_output_to_arp_index+0x128>)
 801b43e:	f240 22ee 	movw	r2, #750	@ 0x2ee
 801b442:	4940      	ldr	r1, [pc, #256]	@ (801b544 <etharp_output_to_arp_index+0x12c>)
 801b444:	4840      	ldr	r0, [pc, #256]	@ (801b548 <etharp_output_to_arp_index+0x130>)
 801b446:	f002 ff25 	bl	801e294 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 801b44a:	79fa      	ldrb	r2, [r7, #7]
 801b44c:	493b      	ldr	r1, [pc, #236]	@ (801b53c <etharp_output_to_arp_index+0x124>)
 801b44e:	4613      	mov	r3, r2
 801b450:	005b      	lsls	r3, r3, #1
 801b452:	4413      	add	r3, r2
 801b454:	00db      	lsls	r3, r3, #3
 801b456:	440b      	add	r3, r1
 801b458:	3314      	adds	r3, #20
 801b45a:	781b      	ldrb	r3, [r3, #0]
 801b45c:	2b02      	cmp	r3, #2
 801b45e:	d153      	bne.n	801b508 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 801b460:	79fa      	ldrb	r2, [r7, #7]
 801b462:	4936      	ldr	r1, [pc, #216]	@ (801b53c <etharp_output_to_arp_index+0x124>)
 801b464:	4613      	mov	r3, r2
 801b466:	005b      	lsls	r3, r3, #1
 801b468:	4413      	add	r3, r2
 801b46a:	00db      	lsls	r3, r3, #3
 801b46c:	440b      	add	r3, r1
 801b46e:	3312      	adds	r3, #18
 801b470:	881b      	ldrh	r3, [r3, #0]
 801b472:	f5b3 7f8e 	cmp.w	r3, #284	@ 0x11c
 801b476:	d919      	bls.n	801b4ac <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 801b478:	79fa      	ldrb	r2, [r7, #7]
 801b47a:	4613      	mov	r3, r2
 801b47c:	005b      	lsls	r3, r3, #1
 801b47e:	4413      	add	r3, r2
 801b480:	00db      	lsls	r3, r3, #3
 801b482:	4a2e      	ldr	r2, [pc, #184]	@ (801b53c <etharp_output_to_arp_index+0x124>)
 801b484:	4413      	add	r3, r2
 801b486:	3304      	adds	r3, #4
 801b488:	4619      	mov	r1, r3
 801b48a:	68f8      	ldr	r0, [r7, #12]
 801b48c:	f000 fb4c 	bl	801bb28 <etharp_request>
 801b490:	4603      	mov	r3, r0
 801b492:	2b00      	cmp	r3, #0
 801b494:	d138      	bne.n	801b508 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801b496:	79fa      	ldrb	r2, [r7, #7]
 801b498:	4928      	ldr	r1, [pc, #160]	@ (801b53c <etharp_output_to_arp_index+0x124>)
 801b49a:	4613      	mov	r3, r2
 801b49c:	005b      	lsls	r3, r3, #1
 801b49e:	4413      	add	r3, r2
 801b4a0:	00db      	lsls	r3, r3, #3
 801b4a2:	440b      	add	r3, r1
 801b4a4:	3314      	adds	r3, #20
 801b4a6:	2203      	movs	r2, #3
 801b4a8:	701a      	strb	r2, [r3, #0]
 801b4aa:	e02d      	b.n	801b508 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 801b4ac:	79fa      	ldrb	r2, [r7, #7]
 801b4ae:	4923      	ldr	r1, [pc, #140]	@ (801b53c <etharp_output_to_arp_index+0x124>)
 801b4b0:	4613      	mov	r3, r2
 801b4b2:	005b      	lsls	r3, r3, #1
 801b4b4:	4413      	add	r3, r2
 801b4b6:	00db      	lsls	r3, r3, #3
 801b4b8:	440b      	add	r3, r1
 801b4ba:	3312      	adds	r3, #18
 801b4bc:	881b      	ldrh	r3, [r3, #0]
 801b4be:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 801b4c2:	d321      	bcc.n	801b508 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 801b4c4:	79fa      	ldrb	r2, [r7, #7]
 801b4c6:	4613      	mov	r3, r2
 801b4c8:	005b      	lsls	r3, r3, #1
 801b4ca:	4413      	add	r3, r2
 801b4cc:	00db      	lsls	r3, r3, #3
 801b4ce:	4a1b      	ldr	r2, [pc, #108]	@ (801b53c <etharp_output_to_arp_index+0x124>)
 801b4d0:	4413      	add	r3, r2
 801b4d2:	1d19      	adds	r1, r3, #4
 801b4d4:	79fa      	ldrb	r2, [r7, #7]
 801b4d6:	4613      	mov	r3, r2
 801b4d8:	005b      	lsls	r3, r3, #1
 801b4da:	4413      	add	r3, r2
 801b4dc:	00db      	lsls	r3, r3, #3
 801b4de:	3308      	adds	r3, #8
 801b4e0:	4a16      	ldr	r2, [pc, #88]	@ (801b53c <etharp_output_to_arp_index+0x124>)
 801b4e2:	4413      	add	r3, r2
 801b4e4:	3304      	adds	r3, #4
 801b4e6:	461a      	mov	r2, r3
 801b4e8:	68f8      	ldr	r0, [r7, #12]
 801b4ea:	f000 fafb 	bl	801bae4 <etharp_request_dst>
 801b4ee:	4603      	mov	r3, r0
 801b4f0:	2b00      	cmp	r3, #0
 801b4f2:	d109      	bne.n	801b508 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801b4f4:	79fa      	ldrb	r2, [r7, #7]
 801b4f6:	4911      	ldr	r1, [pc, #68]	@ (801b53c <etharp_output_to_arp_index+0x124>)
 801b4f8:	4613      	mov	r3, r2
 801b4fa:	005b      	lsls	r3, r3, #1
 801b4fc:	4413      	add	r3, r2
 801b4fe:	00db      	lsls	r3, r3, #3
 801b500:	440b      	add	r3, r1
 801b502:	3314      	adds	r3, #20
 801b504:	2203      	movs	r2, #3
 801b506:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 801b508:	68fb      	ldr	r3, [r7, #12]
 801b50a:	f103 0126 	add.w	r1, r3, #38	@ 0x26
 801b50e:	79fa      	ldrb	r2, [r7, #7]
 801b510:	4613      	mov	r3, r2
 801b512:	005b      	lsls	r3, r3, #1
 801b514:	4413      	add	r3, r2
 801b516:	00db      	lsls	r3, r3, #3
 801b518:	3308      	adds	r3, #8
 801b51a:	4a08      	ldr	r2, [pc, #32]	@ (801b53c <etharp_output_to_arp_index+0x124>)
 801b51c:	4413      	add	r3, r2
 801b51e:	3304      	adds	r3, #4
 801b520:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801b524:	9200      	str	r2, [sp, #0]
 801b526:	460a      	mov	r2, r1
 801b528:	68b9      	ldr	r1, [r7, #8]
 801b52a:	68f8      	ldr	r0, [r7, #12]
 801b52c:	f001 fe40 	bl	801d1b0 <ethernet_output>
 801b530:	4603      	mov	r3, r0
}
 801b532:	4618      	mov	r0, r3
 801b534:	3710      	adds	r7, #16
 801b536:	46bd      	mov	sp, r7
 801b538:	bd80      	pop	{r7, pc}
 801b53a:	bf00      	nop
 801b53c:	20027820 	.word	0x20027820
 801b540:	08021658 	.word	0x08021658
 801b544:	080217c8 	.word	0x080217c8
 801b548:	080216d0 	.word	0x080216d0

0801b54c <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 801b54c:	b580      	push	{r7, lr}
 801b54e:	b08a      	sub	sp, #40	@ 0x28
 801b550:	af02      	add	r7, sp, #8
 801b552:	60f8      	str	r0, [r7, #12]
 801b554:	60b9      	str	r1, [r7, #8]
 801b556:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 801b558:	687b      	ldr	r3, [r7, #4]
 801b55a:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 801b55c:	68fb      	ldr	r3, [r7, #12]
 801b55e:	2b00      	cmp	r3, #0
 801b560:	d106      	bne.n	801b570 <etharp_output+0x24>
 801b562:	4b73      	ldr	r3, [pc, #460]	@ (801b730 <etharp_output+0x1e4>)
 801b564:	f240 321e 	movw	r2, #798	@ 0x31e
 801b568:	4972      	ldr	r1, [pc, #456]	@ (801b734 <etharp_output+0x1e8>)
 801b56a:	4873      	ldr	r0, [pc, #460]	@ (801b738 <etharp_output+0x1ec>)
 801b56c:	f002 fe92 	bl	801e294 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 801b570:	68bb      	ldr	r3, [r7, #8]
 801b572:	2b00      	cmp	r3, #0
 801b574:	d106      	bne.n	801b584 <etharp_output+0x38>
 801b576:	4b6e      	ldr	r3, [pc, #440]	@ (801b730 <etharp_output+0x1e4>)
 801b578:	f240 321f 	movw	r2, #799	@ 0x31f
 801b57c:	496f      	ldr	r1, [pc, #444]	@ (801b73c <etharp_output+0x1f0>)
 801b57e:	486e      	ldr	r0, [pc, #440]	@ (801b738 <etharp_output+0x1ec>)
 801b580:	f002 fe88 	bl	801e294 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 801b584:	687b      	ldr	r3, [r7, #4]
 801b586:	2b00      	cmp	r3, #0
 801b588:	d106      	bne.n	801b598 <etharp_output+0x4c>
 801b58a:	4b69      	ldr	r3, [pc, #420]	@ (801b730 <etharp_output+0x1e4>)
 801b58c:	f44f 7248 	mov.w	r2, #800	@ 0x320
 801b590:	496b      	ldr	r1, [pc, #428]	@ (801b740 <etharp_output+0x1f4>)
 801b592:	4869      	ldr	r0, [pc, #420]	@ (801b738 <etharp_output+0x1ec>)
 801b594:	f002 fe7e 	bl	801e294 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 801b598:	687b      	ldr	r3, [r7, #4]
 801b59a:	681b      	ldr	r3, [r3, #0]
 801b59c:	68f9      	ldr	r1, [r7, #12]
 801b59e:	4618      	mov	r0, r3
 801b5a0:	f000 fef8 	bl	801c394 <ip4_addr_isbroadcast_u32>
 801b5a4:	4603      	mov	r3, r0
 801b5a6:	2b00      	cmp	r3, #0
 801b5a8:	d002      	beq.n	801b5b0 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 801b5aa:	4b66      	ldr	r3, [pc, #408]	@ (801b744 <etharp_output+0x1f8>)
 801b5ac:	61fb      	str	r3, [r7, #28]
 801b5ae:	e0af      	b.n	801b710 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 801b5b0:	687b      	ldr	r3, [r7, #4]
 801b5b2:	681b      	ldr	r3, [r3, #0]
 801b5b4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801b5b8:	2be0      	cmp	r3, #224	@ 0xe0
 801b5ba:	d118      	bne.n	801b5ee <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 801b5bc:	2301      	movs	r3, #1
 801b5be:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 801b5c0:	2300      	movs	r3, #0
 801b5c2:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 801b5c4:	235e      	movs	r3, #94	@ 0x5e
 801b5c6:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 801b5c8:	687b      	ldr	r3, [r7, #4]
 801b5ca:	3301      	adds	r3, #1
 801b5cc:	781b      	ldrb	r3, [r3, #0]
 801b5ce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801b5d2:	b2db      	uxtb	r3, r3
 801b5d4:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 801b5d6:	687b      	ldr	r3, [r7, #4]
 801b5d8:	3302      	adds	r3, #2
 801b5da:	781b      	ldrb	r3, [r3, #0]
 801b5dc:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 801b5de:	687b      	ldr	r3, [r7, #4]
 801b5e0:	3303      	adds	r3, #3
 801b5e2:	781b      	ldrb	r3, [r3, #0]
 801b5e4:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 801b5e6:	f107 0310 	add.w	r3, r7, #16
 801b5ea:	61fb      	str	r3, [r7, #28]
 801b5ec:	e090      	b.n	801b710 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801b5ee:	687b      	ldr	r3, [r7, #4]
 801b5f0:	681a      	ldr	r2, [r3, #0]
 801b5f2:	68fb      	ldr	r3, [r7, #12]
 801b5f4:	3304      	adds	r3, #4
 801b5f6:	681b      	ldr	r3, [r3, #0]
 801b5f8:	405a      	eors	r2, r3
 801b5fa:	68fb      	ldr	r3, [r7, #12]
 801b5fc:	3308      	adds	r3, #8
 801b5fe:	681b      	ldr	r3, [r3, #0]
 801b600:	4013      	ands	r3, r2
 801b602:	2b00      	cmp	r3, #0
 801b604:	d012      	beq.n	801b62c <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 801b606:	687b      	ldr	r3, [r7, #4]
 801b608:	681b      	ldr	r3, [r3, #0]
 801b60a:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801b60c:	f64f 62a9 	movw	r2, #65193	@ 0xfea9
 801b610:	4293      	cmp	r3, r2
 801b612:	d00b      	beq.n	801b62c <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 801b614:	68fb      	ldr	r3, [r7, #12]
 801b616:	330c      	adds	r3, #12
 801b618:	681b      	ldr	r3, [r3, #0]
 801b61a:	2b00      	cmp	r3, #0
 801b61c:	d003      	beq.n	801b626 <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 801b61e:	68fb      	ldr	r3, [r7, #12]
 801b620:	330c      	adds	r3, #12
 801b622:	61bb      	str	r3, [r7, #24]
 801b624:	e002      	b.n	801b62c <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 801b626:	f06f 0303 	mvn.w	r3, #3
 801b62a:	e07d      	b.n	801b728 <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801b62c:	4b46      	ldr	r3, [pc, #280]	@ (801b748 <etharp_output+0x1fc>)
 801b62e:	781b      	ldrb	r3, [r3, #0]
 801b630:	4619      	mov	r1, r3
 801b632:	4a46      	ldr	r2, [pc, #280]	@ (801b74c <etharp_output+0x200>)
 801b634:	460b      	mov	r3, r1
 801b636:	005b      	lsls	r3, r3, #1
 801b638:	440b      	add	r3, r1
 801b63a:	00db      	lsls	r3, r3, #3
 801b63c:	4413      	add	r3, r2
 801b63e:	3314      	adds	r3, #20
 801b640:	781b      	ldrb	r3, [r3, #0]
 801b642:	2b01      	cmp	r3, #1
 801b644:	d925      	bls.n	801b692 <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 801b646:	4b40      	ldr	r3, [pc, #256]	@ (801b748 <etharp_output+0x1fc>)
 801b648:	781b      	ldrb	r3, [r3, #0]
 801b64a:	4619      	mov	r1, r3
 801b64c:	4a3f      	ldr	r2, [pc, #252]	@ (801b74c <etharp_output+0x200>)
 801b64e:	460b      	mov	r3, r1
 801b650:	005b      	lsls	r3, r3, #1
 801b652:	440b      	add	r3, r1
 801b654:	00db      	lsls	r3, r3, #3
 801b656:	4413      	add	r3, r2
 801b658:	3308      	adds	r3, #8
 801b65a:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801b65c:	68fa      	ldr	r2, [r7, #12]
 801b65e:	429a      	cmp	r2, r3
 801b660:	d117      	bne.n	801b692 <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 801b662:	69bb      	ldr	r3, [r7, #24]
 801b664:	681a      	ldr	r2, [r3, #0]
 801b666:	4b38      	ldr	r3, [pc, #224]	@ (801b748 <etharp_output+0x1fc>)
 801b668:	781b      	ldrb	r3, [r3, #0]
 801b66a:	4618      	mov	r0, r3
 801b66c:	4937      	ldr	r1, [pc, #220]	@ (801b74c <etharp_output+0x200>)
 801b66e:	4603      	mov	r3, r0
 801b670:	005b      	lsls	r3, r3, #1
 801b672:	4403      	add	r3, r0
 801b674:	00db      	lsls	r3, r3, #3
 801b676:	440b      	add	r3, r1
 801b678:	3304      	adds	r3, #4
 801b67a:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 801b67c:	429a      	cmp	r2, r3
 801b67e:	d108      	bne.n	801b692 <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 801b680:	4b31      	ldr	r3, [pc, #196]	@ (801b748 <etharp_output+0x1fc>)
 801b682:	781b      	ldrb	r3, [r3, #0]
 801b684:	461a      	mov	r2, r3
 801b686:	68b9      	ldr	r1, [r7, #8]
 801b688:	68f8      	ldr	r0, [r7, #12]
 801b68a:	f7ff fec5 	bl	801b418 <etharp_output_to_arp_index>
 801b68e:	4603      	mov	r3, r0
 801b690:	e04a      	b.n	801b728 <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801b692:	2300      	movs	r3, #0
 801b694:	75fb      	strb	r3, [r7, #23]
 801b696:	e031      	b.n	801b6fc <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801b698:	7dfa      	ldrb	r2, [r7, #23]
 801b69a:	492c      	ldr	r1, [pc, #176]	@ (801b74c <etharp_output+0x200>)
 801b69c:	4613      	mov	r3, r2
 801b69e:	005b      	lsls	r3, r3, #1
 801b6a0:	4413      	add	r3, r2
 801b6a2:	00db      	lsls	r3, r3, #3
 801b6a4:	440b      	add	r3, r1
 801b6a6:	3314      	adds	r3, #20
 801b6a8:	781b      	ldrb	r3, [r3, #0]
 801b6aa:	2b01      	cmp	r3, #1
 801b6ac:	d923      	bls.n	801b6f6 <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 801b6ae:	7dfa      	ldrb	r2, [r7, #23]
 801b6b0:	4926      	ldr	r1, [pc, #152]	@ (801b74c <etharp_output+0x200>)
 801b6b2:	4613      	mov	r3, r2
 801b6b4:	005b      	lsls	r3, r3, #1
 801b6b6:	4413      	add	r3, r2
 801b6b8:	00db      	lsls	r3, r3, #3
 801b6ba:	440b      	add	r3, r1
 801b6bc:	3308      	adds	r3, #8
 801b6be:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801b6c0:	68fa      	ldr	r2, [r7, #12]
 801b6c2:	429a      	cmp	r2, r3
 801b6c4:	d117      	bne.n	801b6f6 <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 801b6c6:	69bb      	ldr	r3, [r7, #24]
 801b6c8:	6819      	ldr	r1, [r3, #0]
 801b6ca:	7dfa      	ldrb	r2, [r7, #23]
 801b6cc:	481f      	ldr	r0, [pc, #124]	@ (801b74c <etharp_output+0x200>)
 801b6ce:	4613      	mov	r3, r2
 801b6d0:	005b      	lsls	r3, r3, #1
 801b6d2:	4413      	add	r3, r2
 801b6d4:	00db      	lsls	r3, r3, #3
 801b6d6:	4403      	add	r3, r0
 801b6d8:	3304      	adds	r3, #4
 801b6da:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 801b6dc:	4299      	cmp	r1, r3
 801b6de:	d10a      	bne.n	801b6f6 <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 801b6e0:	4a19      	ldr	r2, [pc, #100]	@ (801b748 <etharp_output+0x1fc>)
 801b6e2:	7dfb      	ldrb	r3, [r7, #23]
 801b6e4:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 801b6e6:	7dfb      	ldrb	r3, [r7, #23]
 801b6e8:	461a      	mov	r2, r3
 801b6ea:	68b9      	ldr	r1, [r7, #8]
 801b6ec:	68f8      	ldr	r0, [r7, #12]
 801b6ee:	f7ff fe93 	bl	801b418 <etharp_output_to_arp_index>
 801b6f2:	4603      	mov	r3, r0
 801b6f4:	e018      	b.n	801b728 <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801b6f6:	7dfb      	ldrb	r3, [r7, #23]
 801b6f8:	3301      	adds	r3, #1
 801b6fa:	75fb      	strb	r3, [r7, #23]
 801b6fc:	7dfb      	ldrb	r3, [r7, #23]
 801b6fe:	2b09      	cmp	r3, #9
 801b700:	d9ca      	bls.n	801b698 <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 801b702:	68ba      	ldr	r2, [r7, #8]
 801b704:	69b9      	ldr	r1, [r7, #24]
 801b706:	68f8      	ldr	r0, [r7, #12]
 801b708:	f000 f822 	bl	801b750 <etharp_query>
 801b70c:	4603      	mov	r3, r0
 801b70e:	e00b      	b.n	801b728 <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 801b710:	68fb      	ldr	r3, [r7, #12]
 801b712:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 801b716:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801b71a:	9300      	str	r3, [sp, #0]
 801b71c:	69fb      	ldr	r3, [r7, #28]
 801b71e:	68b9      	ldr	r1, [r7, #8]
 801b720:	68f8      	ldr	r0, [r7, #12]
 801b722:	f001 fd45 	bl	801d1b0 <ethernet_output>
 801b726:	4603      	mov	r3, r0
}
 801b728:	4618      	mov	r0, r3
 801b72a:	3720      	adds	r7, #32
 801b72c:	46bd      	mov	sp, r7
 801b72e:	bd80      	pop	{r7, pc}
 801b730:	08021658 	.word	0x08021658
 801b734:	080217a8 	.word	0x080217a8
 801b738:	080216d0 	.word	0x080216d0
 801b73c:	080217f8 	.word	0x080217f8
 801b740:	08021798 	.word	0x08021798
 801b744:	08021f84 	.word	0x08021f84
 801b748:	20027910 	.word	0x20027910
 801b74c:	20027820 	.word	0x20027820

0801b750 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 801b750:	b580      	push	{r7, lr}
 801b752:	b08c      	sub	sp, #48	@ 0x30
 801b754:	af02      	add	r7, sp, #8
 801b756:	60f8      	str	r0, [r7, #12]
 801b758:	60b9      	str	r1, [r7, #8]
 801b75a:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 801b75c:	68fb      	ldr	r3, [r7, #12]
 801b75e:	3326      	adds	r3, #38	@ 0x26
 801b760:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 801b762:	23ff      	movs	r3, #255	@ 0xff
 801b764:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  int is_new_entry = 0;
 801b768:	2300      	movs	r3, #0
 801b76a:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801b76c:	68bb      	ldr	r3, [r7, #8]
 801b76e:	681b      	ldr	r3, [r3, #0]
 801b770:	68f9      	ldr	r1, [r7, #12]
 801b772:	4618      	mov	r0, r3
 801b774:	f000 fe0e 	bl	801c394 <ip4_addr_isbroadcast_u32>
 801b778:	4603      	mov	r3, r0
 801b77a:	2b00      	cmp	r3, #0
 801b77c:	d10c      	bne.n	801b798 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801b77e:	68bb      	ldr	r3, [r7, #8]
 801b780:	681b      	ldr	r3, [r3, #0]
 801b782:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801b786:	2be0      	cmp	r3, #224	@ 0xe0
 801b788:	d006      	beq.n	801b798 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801b78a:	68bb      	ldr	r3, [r7, #8]
 801b78c:	2b00      	cmp	r3, #0
 801b78e:	d003      	beq.n	801b798 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 801b790:	68bb      	ldr	r3, [r7, #8]
 801b792:	681b      	ldr	r3, [r3, #0]
 801b794:	2b00      	cmp	r3, #0
 801b796:	d102      	bne.n	801b79e <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801b798:	f06f 030f 	mvn.w	r3, #15
 801b79c:	e101      	b.n	801b9a2 <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 801b79e:	68fa      	ldr	r2, [r7, #12]
 801b7a0:	2101      	movs	r1, #1
 801b7a2:	68b8      	ldr	r0, [r7, #8]
 801b7a4:	f7ff fb60 	bl	801ae68 <etharp_find_entry>
 801b7a8:	4603      	mov	r3, r0
 801b7aa:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 801b7ac:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 801b7b0:	2b00      	cmp	r3, #0
 801b7b2:	da02      	bge.n	801b7ba <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 801b7b4:	8a7b      	ldrh	r3, [r7, #18]
 801b7b6:	b25b      	sxtb	r3, r3
 801b7b8:	e0f3      	b.n	801b9a2 <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 801b7ba:	8a7b      	ldrh	r3, [r7, #18]
 801b7bc:	2b7e      	cmp	r3, #126	@ 0x7e
 801b7be:	d906      	bls.n	801b7ce <etharp_query+0x7e>
 801b7c0:	4b7a      	ldr	r3, [pc, #488]	@ (801b9ac <etharp_query+0x25c>)
 801b7c2:	f240 32c1 	movw	r2, #961	@ 0x3c1
 801b7c6:	497a      	ldr	r1, [pc, #488]	@ (801b9b0 <etharp_query+0x260>)
 801b7c8:	487a      	ldr	r0, [pc, #488]	@ (801b9b4 <etharp_query+0x264>)
 801b7ca:	f002 fd63 	bl	801e294 <iprintf>
  i = (netif_addr_idx_t)i_err;
 801b7ce:	8a7b      	ldrh	r3, [r7, #18]
 801b7d0:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 801b7d2:	7c7a      	ldrb	r2, [r7, #17]
 801b7d4:	4978      	ldr	r1, [pc, #480]	@ (801b9b8 <etharp_query+0x268>)
 801b7d6:	4613      	mov	r3, r2
 801b7d8:	005b      	lsls	r3, r3, #1
 801b7da:	4413      	add	r3, r2
 801b7dc:	00db      	lsls	r3, r3, #3
 801b7de:	440b      	add	r3, r1
 801b7e0:	3314      	adds	r3, #20
 801b7e2:	781b      	ldrb	r3, [r3, #0]
 801b7e4:	2b00      	cmp	r3, #0
 801b7e6:	d115      	bne.n	801b814 <etharp_query+0xc4>
    is_new_entry = 1;
 801b7e8:	2301      	movs	r3, #1
 801b7ea:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 801b7ec:	7c7a      	ldrb	r2, [r7, #17]
 801b7ee:	4972      	ldr	r1, [pc, #456]	@ (801b9b8 <etharp_query+0x268>)
 801b7f0:	4613      	mov	r3, r2
 801b7f2:	005b      	lsls	r3, r3, #1
 801b7f4:	4413      	add	r3, r2
 801b7f6:	00db      	lsls	r3, r3, #3
 801b7f8:	440b      	add	r3, r1
 801b7fa:	3314      	adds	r3, #20
 801b7fc:	2201      	movs	r2, #1
 801b7fe:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 801b800:	7c7a      	ldrb	r2, [r7, #17]
 801b802:	496d      	ldr	r1, [pc, #436]	@ (801b9b8 <etharp_query+0x268>)
 801b804:	4613      	mov	r3, r2
 801b806:	005b      	lsls	r3, r3, #1
 801b808:	4413      	add	r3, r2
 801b80a:	00db      	lsls	r3, r3, #3
 801b80c:	440b      	add	r3, r1
 801b80e:	3308      	adds	r3, #8
 801b810:	68fa      	ldr	r2, [r7, #12]
 801b812:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 801b814:	7c7a      	ldrb	r2, [r7, #17]
 801b816:	4968      	ldr	r1, [pc, #416]	@ (801b9b8 <etharp_query+0x268>)
 801b818:	4613      	mov	r3, r2
 801b81a:	005b      	lsls	r3, r3, #1
 801b81c:	4413      	add	r3, r2
 801b81e:	00db      	lsls	r3, r3, #3
 801b820:	440b      	add	r3, r1
 801b822:	3314      	adds	r3, #20
 801b824:	781b      	ldrb	r3, [r3, #0]
 801b826:	2b01      	cmp	r3, #1
 801b828:	d011      	beq.n	801b84e <etharp_query+0xfe>
 801b82a:	7c7a      	ldrb	r2, [r7, #17]
 801b82c:	4962      	ldr	r1, [pc, #392]	@ (801b9b8 <etharp_query+0x268>)
 801b82e:	4613      	mov	r3, r2
 801b830:	005b      	lsls	r3, r3, #1
 801b832:	4413      	add	r3, r2
 801b834:	00db      	lsls	r3, r3, #3
 801b836:	440b      	add	r3, r1
 801b838:	3314      	adds	r3, #20
 801b83a:	781b      	ldrb	r3, [r3, #0]
 801b83c:	2b01      	cmp	r3, #1
 801b83e:	d806      	bhi.n	801b84e <etharp_query+0xfe>
 801b840:	4b5a      	ldr	r3, [pc, #360]	@ (801b9ac <etharp_query+0x25c>)
 801b842:	f240 32cd 	movw	r2, #973	@ 0x3cd
 801b846:	495d      	ldr	r1, [pc, #372]	@ (801b9bc <etharp_query+0x26c>)
 801b848:	485a      	ldr	r0, [pc, #360]	@ (801b9b4 <etharp_query+0x264>)
 801b84a:	f002 fd23 	bl	801e294 <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 801b84e:	6a3b      	ldr	r3, [r7, #32]
 801b850:	2b00      	cmp	r3, #0
 801b852:	d102      	bne.n	801b85a <etharp_query+0x10a>
 801b854:	687b      	ldr	r3, [r7, #4]
 801b856:	2b00      	cmp	r3, #0
 801b858:	d10c      	bne.n	801b874 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 801b85a:	68b9      	ldr	r1, [r7, #8]
 801b85c:	68f8      	ldr	r0, [r7, #12]
 801b85e:	f000 f963 	bl	801bb28 <etharp_request>
 801b862:	4603      	mov	r3, r0
 801b864:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 801b868:	687b      	ldr	r3, [r7, #4]
 801b86a:	2b00      	cmp	r3, #0
 801b86c:	d102      	bne.n	801b874 <etharp_query+0x124>
      return result;
 801b86e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 801b872:	e096      	b.n	801b9a2 <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 801b874:	687b      	ldr	r3, [r7, #4]
 801b876:	2b00      	cmp	r3, #0
 801b878:	d106      	bne.n	801b888 <etharp_query+0x138>
 801b87a:	4b4c      	ldr	r3, [pc, #304]	@ (801b9ac <etharp_query+0x25c>)
 801b87c:	f240 32e1 	movw	r2, #993	@ 0x3e1
 801b880:	494f      	ldr	r1, [pc, #316]	@ (801b9c0 <etharp_query+0x270>)
 801b882:	484c      	ldr	r0, [pc, #304]	@ (801b9b4 <etharp_query+0x264>)
 801b884:	f002 fd06 	bl	801e294 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 801b888:	7c7a      	ldrb	r2, [r7, #17]
 801b88a:	494b      	ldr	r1, [pc, #300]	@ (801b9b8 <etharp_query+0x268>)
 801b88c:	4613      	mov	r3, r2
 801b88e:	005b      	lsls	r3, r3, #1
 801b890:	4413      	add	r3, r2
 801b892:	00db      	lsls	r3, r3, #3
 801b894:	440b      	add	r3, r1
 801b896:	3314      	adds	r3, #20
 801b898:	781b      	ldrb	r3, [r3, #0]
 801b89a:	2b01      	cmp	r3, #1
 801b89c:	d917      	bls.n	801b8ce <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 801b89e:	4a49      	ldr	r2, [pc, #292]	@ (801b9c4 <etharp_query+0x274>)
 801b8a0:	7c7b      	ldrb	r3, [r7, #17]
 801b8a2:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 801b8a4:	7c7a      	ldrb	r2, [r7, #17]
 801b8a6:	4613      	mov	r3, r2
 801b8a8:	005b      	lsls	r3, r3, #1
 801b8aa:	4413      	add	r3, r2
 801b8ac:	00db      	lsls	r3, r3, #3
 801b8ae:	3308      	adds	r3, #8
 801b8b0:	4a41      	ldr	r2, [pc, #260]	@ (801b9b8 <etharp_query+0x268>)
 801b8b2:	4413      	add	r3, r2
 801b8b4:	3304      	adds	r3, #4
 801b8b6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801b8ba:	9200      	str	r2, [sp, #0]
 801b8bc:	697a      	ldr	r2, [r7, #20]
 801b8be:	6879      	ldr	r1, [r7, #4]
 801b8c0:	68f8      	ldr	r0, [r7, #12]
 801b8c2:	f001 fc75 	bl	801d1b0 <ethernet_output>
 801b8c6:	4603      	mov	r3, r0
 801b8c8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801b8cc:	e067      	b.n	801b99e <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801b8ce:	7c7a      	ldrb	r2, [r7, #17]
 801b8d0:	4939      	ldr	r1, [pc, #228]	@ (801b9b8 <etharp_query+0x268>)
 801b8d2:	4613      	mov	r3, r2
 801b8d4:	005b      	lsls	r3, r3, #1
 801b8d6:	4413      	add	r3, r2
 801b8d8:	00db      	lsls	r3, r3, #3
 801b8da:	440b      	add	r3, r1
 801b8dc:	3314      	adds	r3, #20
 801b8de:	781b      	ldrb	r3, [r3, #0]
 801b8e0:	2b01      	cmp	r3, #1
 801b8e2:	d15c      	bne.n	801b99e <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 801b8e4:	2300      	movs	r3, #0
 801b8e6:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 801b8e8:	687b      	ldr	r3, [r7, #4]
 801b8ea:	61fb      	str	r3, [r7, #28]
    while (p) {
 801b8ec:	e01c      	b.n	801b928 <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 801b8ee:	69fb      	ldr	r3, [r7, #28]
 801b8f0:	895a      	ldrh	r2, [r3, #10]
 801b8f2:	69fb      	ldr	r3, [r7, #28]
 801b8f4:	891b      	ldrh	r3, [r3, #8]
 801b8f6:	429a      	cmp	r2, r3
 801b8f8:	d10a      	bne.n	801b910 <etharp_query+0x1c0>
 801b8fa:	69fb      	ldr	r3, [r7, #28]
 801b8fc:	681b      	ldr	r3, [r3, #0]
 801b8fe:	2b00      	cmp	r3, #0
 801b900:	d006      	beq.n	801b910 <etharp_query+0x1c0>
 801b902:	4b2a      	ldr	r3, [pc, #168]	@ (801b9ac <etharp_query+0x25c>)
 801b904:	f240 32f1 	movw	r2, #1009	@ 0x3f1
 801b908:	492f      	ldr	r1, [pc, #188]	@ (801b9c8 <etharp_query+0x278>)
 801b90a:	482a      	ldr	r0, [pc, #168]	@ (801b9b4 <etharp_query+0x264>)
 801b90c:	f002 fcc2 	bl	801e294 <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 801b910:	69fb      	ldr	r3, [r7, #28]
 801b912:	7b1b      	ldrb	r3, [r3, #12]
 801b914:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801b918:	2b00      	cmp	r3, #0
 801b91a:	d002      	beq.n	801b922 <etharp_query+0x1d2>
        copy_needed = 1;
 801b91c:	2301      	movs	r3, #1
 801b91e:	61bb      	str	r3, [r7, #24]
        break;
 801b920:	e005      	b.n	801b92e <etharp_query+0x1de>
      }
      p = p->next;
 801b922:	69fb      	ldr	r3, [r7, #28]
 801b924:	681b      	ldr	r3, [r3, #0]
 801b926:	61fb      	str	r3, [r7, #28]
    while (p) {
 801b928:	69fb      	ldr	r3, [r7, #28]
 801b92a:	2b00      	cmp	r3, #0
 801b92c:	d1df      	bne.n	801b8ee <etharp_query+0x19e>
    }
    if (copy_needed) {
 801b92e:	69bb      	ldr	r3, [r7, #24]
 801b930:	2b00      	cmp	r3, #0
 801b932:	d007      	beq.n	801b944 <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 801b934:	687a      	ldr	r2, [r7, #4]
 801b936:	f44f 7120 	mov.w	r1, #640	@ 0x280
 801b93a:	200e      	movs	r0, #14
 801b93c:	f7f9 fa4e 	bl	8014ddc <pbuf_clone>
 801b940:	61f8      	str	r0, [r7, #28]
 801b942:	e004      	b.n	801b94e <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 801b944:	687b      	ldr	r3, [r7, #4]
 801b946:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 801b948:	69f8      	ldr	r0, [r7, #28]
 801b94a:	f7f9 f875 	bl	8014a38 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 801b94e:	69fb      	ldr	r3, [r7, #28]
 801b950:	2b00      	cmp	r3, #0
 801b952:	d021      	beq.n	801b998 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 801b954:	7c7a      	ldrb	r2, [r7, #17]
 801b956:	4918      	ldr	r1, [pc, #96]	@ (801b9b8 <etharp_query+0x268>)
 801b958:	4613      	mov	r3, r2
 801b95a:	005b      	lsls	r3, r3, #1
 801b95c:	4413      	add	r3, r2
 801b95e:	00db      	lsls	r3, r3, #3
 801b960:	440b      	add	r3, r1
 801b962:	681b      	ldr	r3, [r3, #0]
 801b964:	2b00      	cmp	r3, #0
 801b966:	d00a      	beq.n	801b97e <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 801b968:	7c7a      	ldrb	r2, [r7, #17]
 801b96a:	4913      	ldr	r1, [pc, #76]	@ (801b9b8 <etharp_query+0x268>)
 801b96c:	4613      	mov	r3, r2
 801b96e:	005b      	lsls	r3, r3, #1
 801b970:	4413      	add	r3, r2
 801b972:	00db      	lsls	r3, r3, #3
 801b974:	440b      	add	r3, r1
 801b976:	681b      	ldr	r3, [r3, #0]
 801b978:	4618      	mov	r0, r3
 801b97a:	f7f8 ffb7 	bl	80148ec <pbuf_free>
      }
      arp_table[i].q = p;
 801b97e:	7c7a      	ldrb	r2, [r7, #17]
 801b980:	490d      	ldr	r1, [pc, #52]	@ (801b9b8 <etharp_query+0x268>)
 801b982:	4613      	mov	r3, r2
 801b984:	005b      	lsls	r3, r3, #1
 801b986:	4413      	add	r3, r2
 801b988:	00db      	lsls	r3, r3, #3
 801b98a:	440b      	add	r3, r1
 801b98c:	69fa      	ldr	r2, [r7, #28]
 801b98e:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 801b990:	2300      	movs	r3, #0
 801b992:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801b996:	e002      	b.n	801b99e <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 801b998:	23ff      	movs	r3, #255	@ 0xff
 801b99a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }
  return result;
 801b99e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 801b9a2:	4618      	mov	r0, r3
 801b9a4:	3728      	adds	r7, #40	@ 0x28
 801b9a6:	46bd      	mov	sp, r7
 801b9a8:	bd80      	pop	{r7, pc}
 801b9aa:	bf00      	nop
 801b9ac:	08021658 	.word	0x08021658
 801b9b0:	08021804 	.word	0x08021804
 801b9b4:	080216d0 	.word	0x080216d0
 801b9b8:	20027820 	.word	0x20027820
 801b9bc:	08021814 	.word	0x08021814
 801b9c0:	080217f8 	.word	0x080217f8
 801b9c4:	20027910 	.word	0x20027910
 801b9c8:	0802183c 	.word	0x0802183c

0801b9cc <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 801b9cc:	b580      	push	{r7, lr}
 801b9ce:	b08a      	sub	sp, #40	@ 0x28
 801b9d0:	af02      	add	r7, sp, #8
 801b9d2:	60f8      	str	r0, [r7, #12]
 801b9d4:	60b9      	str	r1, [r7, #8]
 801b9d6:	607a      	str	r2, [r7, #4]
 801b9d8:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 801b9da:	2300      	movs	r3, #0
 801b9dc:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 801b9de:	68fb      	ldr	r3, [r7, #12]
 801b9e0:	2b00      	cmp	r3, #0
 801b9e2:	d106      	bne.n	801b9f2 <etharp_raw+0x26>
 801b9e4:	4b3a      	ldr	r3, [pc, #232]	@ (801bad0 <etharp_raw+0x104>)
 801b9e6:	f240 4257 	movw	r2, #1111	@ 0x457
 801b9ea:	493a      	ldr	r1, [pc, #232]	@ (801bad4 <etharp_raw+0x108>)
 801b9ec:	483a      	ldr	r0, [pc, #232]	@ (801bad8 <etharp_raw+0x10c>)
 801b9ee:	f002 fc51 	bl	801e294 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 801b9f2:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801b9f6:	211c      	movs	r1, #28
 801b9f8:	200e      	movs	r0, #14
 801b9fa:	f7f8 fc93 	bl	8014324 <pbuf_alloc>
 801b9fe:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 801ba00:	69bb      	ldr	r3, [r7, #24]
 801ba02:	2b00      	cmp	r3, #0
 801ba04:	d102      	bne.n	801ba0c <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 801ba06:	f04f 33ff 	mov.w	r3, #4294967295
 801ba0a:	e05d      	b.n	801bac8 <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 801ba0c:	69bb      	ldr	r3, [r7, #24]
 801ba0e:	895b      	ldrh	r3, [r3, #10]
 801ba10:	2b1b      	cmp	r3, #27
 801ba12:	d806      	bhi.n	801ba22 <etharp_raw+0x56>
 801ba14:	4b2e      	ldr	r3, [pc, #184]	@ (801bad0 <etharp_raw+0x104>)
 801ba16:	f240 4262 	movw	r2, #1122	@ 0x462
 801ba1a:	4930      	ldr	r1, [pc, #192]	@ (801badc <etharp_raw+0x110>)
 801ba1c:	482e      	ldr	r0, [pc, #184]	@ (801bad8 <etharp_raw+0x10c>)
 801ba1e:	f002 fc39 	bl	801e294 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 801ba22:	69bb      	ldr	r3, [r7, #24]
 801ba24:	685b      	ldr	r3, [r3, #4]
 801ba26:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 801ba28:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 801ba2a:	4618      	mov	r0, r3
 801ba2c:	f7f7 fb70 	bl	8013110 <lwip_htons>
 801ba30:	4603      	mov	r3, r0
 801ba32:	461a      	mov	r2, r3
 801ba34:	697b      	ldr	r3, [r7, #20]
 801ba36:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 801ba38:	68fb      	ldr	r3, [r7, #12]
 801ba3a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801ba3e:	2b06      	cmp	r3, #6
 801ba40:	d006      	beq.n	801ba50 <etharp_raw+0x84>
 801ba42:	4b23      	ldr	r3, [pc, #140]	@ (801bad0 <etharp_raw+0x104>)
 801ba44:	f240 4269 	movw	r2, #1129	@ 0x469
 801ba48:	4925      	ldr	r1, [pc, #148]	@ (801bae0 <etharp_raw+0x114>)
 801ba4a:	4823      	ldr	r0, [pc, #140]	@ (801bad8 <etharp_raw+0x10c>)
 801ba4c:	f002 fc22 	bl	801e294 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 801ba50:	697b      	ldr	r3, [r7, #20]
 801ba52:	3308      	adds	r3, #8
 801ba54:	2206      	movs	r2, #6
 801ba56:	6839      	ldr	r1, [r7, #0]
 801ba58:	4618      	mov	r0, r3
 801ba5a:	f002 fd54 	bl	801e506 <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 801ba5e:	697b      	ldr	r3, [r7, #20]
 801ba60:	3312      	adds	r3, #18
 801ba62:	2206      	movs	r2, #6
 801ba64:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801ba66:	4618      	mov	r0, r3
 801ba68:	f002 fd4d 	bl	801e506 <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 801ba6c:	697b      	ldr	r3, [r7, #20]
 801ba6e:	330e      	adds	r3, #14
 801ba70:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801ba72:	6812      	ldr	r2, [r2, #0]
 801ba74:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 801ba76:	697b      	ldr	r3, [r7, #20]
 801ba78:	3318      	adds	r3, #24
 801ba7a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801ba7c:	6812      	ldr	r2, [r2, #0]
 801ba7e:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 801ba80:	697b      	ldr	r3, [r7, #20]
 801ba82:	2200      	movs	r2, #0
 801ba84:	701a      	strb	r2, [r3, #0]
 801ba86:	2200      	movs	r2, #0
 801ba88:	f042 0201 	orr.w	r2, r2, #1
 801ba8c:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 801ba8e:	697b      	ldr	r3, [r7, #20]
 801ba90:	2200      	movs	r2, #0
 801ba92:	f042 0208 	orr.w	r2, r2, #8
 801ba96:	709a      	strb	r2, [r3, #2]
 801ba98:	2200      	movs	r2, #0
 801ba9a:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 801ba9c:	697b      	ldr	r3, [r7, #20]
 801ba9e:	2206      	movs	r2, #6
 801baa0:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 801baa2:	697b      	ldr	r3, [r7, #20]
 801baa4:	2204      	movs	r2, #4
 801baa6:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 801baa8:	f640 0306 	movw	r3, #2054	@ 0x806
 801baac:	9300      	str	r3, [sp, #0]
 801baae:	687b      	ldr	r3, [r7, #4]
 801bab0:	68ba      	ldr	r2, [r7, #8]
 801bab2:	69b9      	ldr	r1, [r7, #24]
 801bab4:	68f8      	ldr	r0, [r7, #12]
 801bab6:	f001 fb7b 	bl	801d1b0 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 801baba:	69b8      	ldr	r0, [r7, #24]
 801babc:	f7f8 ff16 	bl	80148ec <pbuf_free>
  p = NULL;
 801bac0:	2300      	movs	r3, #0
 801bac2:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 801bac4:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801bac8:	4618      	mov	r0, r3
 801baca:	3720      	adds	r7, #32
 801bacc:	46bd      	mov	sp, r7
 801bace:	bd80      	pop	{r7, pc}
 801bad0:	08021658 	.word	0x08021658
 801bad4:	080217a8 	.word	0x080217a8
 801bad8:	080216d0 	.word	0x080216d0
 801badc:	08021858 	.word	0x08021858
 801bae0:	0802188c 	.word	0x0802188c

0801bae4 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 801bae4:	b580      	push	{r7, lr}
 801bae6:	b088      	sub	sp, #32
 801bae8:	af04      	add	r7, sp, #16
 801baea:	60f8      	str	r0, [r7, #12]
 801baec:	60b9      	str	r1, [r7, #8]
 801baee:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801baf0:	68fb      	ldr	r3, [r7, #12]
 801baf2:	f103 0126 	add.w	r1, r3, #38	@ 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801baf6:	68fb      	ldr	r3, [r7, #12]
 801baf8:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 801bafc:	68fb      	ldr	r3, [r7, #12]
 801bafe:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801bb00:	2201      	movs	r2, #1
 801bb02:	9203      	str	r2, [sp, #12]
 801bb04:	68ba      	ldr	r2, [r7, #8]
 801bb06:	9202      	str	r2, [sp, #8]
 801bb08:	4a06      	ldr	r2, [pc, #24]	@ (801bb24 <etharp_request_dst+0x40>)
 801bb0a:	9201      	str	r2, [sp, #4]
 801bb0c:	9300      	str	r3, [sp, #0]
 801bb0e:	4603      	mov	r3, r0
 801bb10:	687a      	ldr	r2, [r7, #4]
 801bb12:	68f8      	ldr	r0, [r7, #12]
 801bb14:	f7ff ff5a 	bl	801b9cc <etharp_raw>
 801bb18:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 801bb1a:	4618      	mov	r0, r3
 801bb1c:	3710      	adds	r7, #16
 801bb1e:	46bd      	mov	sp, r7
 801bb20:	bd80      	pop	{r7, pc}
 801bb22:	bf00      	nop
 801bb24:	08021f8c 	.word	0x08021f8c

0801bb28 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 801bb28:	b580      	push	{r7, lr}
 801bb2a:	b082      	sub	sp, #8
 801bb2c:	af00      	add	r7, sp, #0
 801bb2e:	6078      	str	r0, [r7, #4]
 801bb30:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 801bb32:	4a05      	ldr	r2, [pc, #20]	@ (801bb48 <etharp_request+0x20>)
 801bb34:	6839      	ldr	r1, [r7, #0]
 801bb36:	6878      	ldr	r0, [r7, #4]
 801bb38:	f7ff ffd4 	bl	801bae4 <etharp_request_dst>
 801bb3c:	4603      	mov	r3, r0
}
 801bb3e:	4618      	mov	r0, r3
 801bb40:	3708      	adds	r7, #8
 801bb42:	46bd      	mov	sp, r7
 801bb44:	bd80      	pop	{r7, pc}
 801bb46:	bf00      	nop
 801bb48:	08021f84 	.word	0x08021f84

0801bb4c <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 801bb4c:	b580      	push	{r7, lr}
 801bb4e:	b08e      	sub	sp, #56	@ 0x38
 801bb50:	af04      	add	r7, sp, #16
 801bb52:	6078      	str	r0, [r7, #4]
 801bb54:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 801bb56:	4b79      	ldr	r3, [pc, #484]	@ (801bd3c <icmp_input+0x1f0>)
 801bb58:	689b      	ldr	r3, [r3, #8]
 801bb5a:	627b      	str	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 801bb5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bb5e:	781b      	ldrb	r3, [r3, #0]
 801bb60:	f003 030f 	and.w	r3, r3, #15
 801bb64:	b2db      	uxtb	r3, r3
 801bb66:	009b      	lsls	r3, r3, #2
 801bb68:	b2db      	uxtb	r3, r3
 801bb6a:	847b      	strh	r3, [r7, #34]	@ 0x22
  if (hlen < IP_HLEN) {
 801bb6c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801bb6e:	2b13      	cmp	r3, #19
 801bb70:	f240 80cd 	bls.w	801bd0e <icmp_input+0x1c2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 801bb74:	687b      	ldr	r3, [r7, #4]
 801bb76:	895b      	ldrh	r3, [r3, #10]
 801bb78:	2b03      	cmp	r3, #3
 801bb7a:	f240 80ca 	bls.w	801bd12 <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 801bb7e:	687b      	ldr	r3, [r7, #4]
 801bb80:	685b      	ldr	r3, [r3, #4]
 801bb82:	781b      	ldrb	r3, [r3, #0]
 801bb84:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 801bb88:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 801bb8c:	2b00      	cmp	r3, #0
 801bb8e:	f000 80b7 	beq.w	801bd00 <icmp_input+0x1b4>
 801bb92:	2b08      	cmp	r3, #8
 801bb94:	f040 80b7 	bne.w	801bd06 <icmp_input+0x1ba>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 801bb98:	4b69      	ldr	r3, [pc, #420]	@ (801bd40 <icmp_input+0x1f4>)
 801bb9a:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801bb9c:	4b67      	ldr	r3, [pc, #412]	@ (801bd3c <icmp_input+0x1f0>)
 801bb9e:	695b      	ldr	r3, [r3, #20]
 801bba0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801bba4:	2be0      	cmp	r3, #224	@ 0xe0
 801bba6:	f000 80bb 	beq.w	801bd20 <icmp_input+0x1d4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 801bbaa:	4b64      	ldr	r3, [pc, #400]	@ (801bd3c <icmp_input+0x1f0>)
 801bbac:	695b      	ldr	r3, [r3, #20]
 801bbae:	4a63      	ldr	r2, [pc, #396]	@ (801bd3c <icmp_input+0x1f0>)
 801bbb0:	6812      	ldr	r2, [r2, #0]
 801bbb2:	4611      	mov	r1, r2
 801bbb4:	4618      	mov	r0, r3
 801bbb6:	f000 fbed 	bl	801c394 <ip4_addr_isbroadcast_u32>
 801bbba:	4603      	mov	r3, r0
 801bbbc:	2b00      	cmp	r3, #0
 801bbbe:	f040 80b1 	bne.w	801bd24 <icmp_input+0x1d8>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 801bbc2:	687b      	ldr	r3, [r7, #4]
 801bbc4:	891b      	ldrh	r3, [r3, #8]
 801bbc6:	2b07      	cmp	r3, #7
 801bbc8:	f240 80a5 	bls.w	801bd16 <icmp_input+0x1ca>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801bbcc:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801bbce:	330e      	adds	r3, #14
 801bbd0:	4619      	mov	r1, r3
 801bbd2:	6878      	ldr	r0, [r7, #4]
 801bbd4:	f7f8 fdf4 	bl	80147c0 <pbuf_add_header>
 801bbd8:	4603      	mov	r3, r0
 801bbda:	2b00      	cmp	r3, #0
 801bbdc:	d04b      	beq.n	801bc76 <icmp_input+0x12a>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 801bbde:	687b      	ldr	r3, [r7, #4]
 801bbe0:	891a      	ldrh	r2, [r3, #8]
 801bbe2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801bbe4:	4413      	add	r3, r2
 801bbe6:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 801bbe8:	687b      	ldr	r3, [r7, #4]
 801bbea:	891b      	ldrh	r3, [r3, #8]
 801bbec:	8b7a      	ldrh	r2, [r7, #26]
 801bbee:	429a      	cmp	r2, r3
 801bbf0:	f0c0 809a 	bcc.w	801bd28 <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 801bbf4:	8b7b      	ldrh	r3, [r7, #26]
 801bbf6:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801bbfa:	4619      	mov	r1, r3
 801bbfc:	200e      	movs	r0, #14
 801bbfe:	f7f8 fb91 	bl	8014324 <pbuf_alloc>
 801bc02:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 801bc04:	697b      	ldr	r3, [r7, #20]
 801bc06:	2b00      	cmp	r3, #0
 801bc08:	f000 8090 	beq.w	801bd2c <icmp_input+0x1e0>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 801bc0c:	697b      	ldr	r3, [r7, #20]
 801bc0e:	895b      	ldrh	r3, [r3, #10]
 801bc10:	461a      	mov	r2, r3
 801bc12:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801bc14:	3308      	adds	r3, #8
 801bc16:	429a      	cmp	r2, r3
 801bc18:	d203      	bcs.n	801bc22 <icmp_input+0xd6>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 801bc1a:	6978      	ldr	r0, [r7, #20]
 801bc1c:	f7f8 fe66 	bl	80148ec <pbuf_free>
          goto icmperr;
 801bc20:	e085      	b.n	801bd2e <icmp_input+0x1e2>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 801bc22:	697b      	ldr	r3, [r7, #20]
 801bc24:	685b      	ldr	r3, [r3, #4]
 801bc26:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 801bc28:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801bc2a:	4618      	mov	r0, r3
 801bc2c:	f002 fc6b 	bl	801e506 <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 801bc30:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801bc32:	4619      	mov	r1, r3
 801bc34:	6978      	ldr	r0, [r7, #20]
 801bc36:	f7f8 fdd3 	bl	80147e0 <pbuf_remove_header>
 801bc3a:	4603      	mov	r3, r0
 801bc3c:	2b00      	cmp	r3, #0
 801bc3e:	d009      	beq.n	801bc54 <icmp_input+0x108>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 801bc40:	4b40      	ldr	r3, [pc, #256]	@ (801bd44 <icmp_input+0x1f8>)
 801bc42:	22b6      	movs	r2, #182	@ 0xb6
 801bc44:	4940      	ldr	r1, [pc, #256]	@ (801bd48 <icmp_input+0x1fc>)
 801bc46:	4841      	ldr	r0, [pc, #260]	@ (801bd4c <icmp_input+0x200>)
 801bc48:	f002 fb24 	bl	801e294 <iprintf>
          pbuf_free(r);
 801bc4c:	6978      	ldr	r0, [r7, #20]
 801bc4e:	f7f8 fe4d 	bl	80148ec <pbuf_free>
          goto icmperr;
 801bc52:	e06c      	b.n	801bd2e <icmp_input+0x1e2>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 801bc54:	6879      	ldr	r1, [r7, #4]
 801bc56:	6978      	ldr	r0, [r7, #20]
 801bc58:	f7f8 ff7c 	bl	8014b54 <pbuf_copy>
 801bc5c:	4603      	mov	r3, r0
 801bc5e:	2b00      	cmp	r3, #0
 801bc60:	d003      	beq.n	801bc6a <icmp_input+0x11e>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 801bc62:	6978      	ldr	r0, [r7, #20]
 801bc64:	f7f8 fe42 	bl	80148ec <pbuf_free>
          goto icmperr;
 801bc68:	e061      	b.n	801bd2e <icmp_input+0x1e2>
        }
        /* free the original p */
        pbuf_free(p);
 801bc6a:	6878      	ldr	r0, [r7, #4]
 801bc6c:	f7f8 fe3e 	bl	80148ec <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 801bc70:	697b      	ldr	r3, [r7, #20]
 801bc72:	607b      	str	r3, [r7, #4]
 801bc74:	e00f      	b.n	801bc96 <icmp_input+0x14a>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801bc76:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801bc78:	330e      	adds	r3, #14
 801bc7a:	4619      	mov	r1, r3
 801bc7c:	6878      	ldr	r0, [r7, #4]
 801bc7e:	f7f8 fdaf 	bl	80147e0 <pbuf_remove_header>
 801bc82:	4603      	mov	r3, r0
 801bc84:	2b00      	cmp	r3, #0
 801bc86:	d006      	beq.n	801bc96 <icmp_input+0x14a>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 801bc88:	4b2e      	ldr	r3, [pc, #184]	@ (801bd44 <icmp_input+0x1f8>)
 801bc8a:	22c7      	movs	r2, #199	@ 0xc7
 801bc8c:	4930      	ldr	r1, [pc, #192]	@ (801bd50 <icmp_input+0x204>)
 801bc8e:	482f      	ldr	r0, [pc, #188]	@ (801bd4c <icmp_input+0x200>)
 801bc90:	f002 fb00 	bl	801e294 <iprintf>
          goto icmperr;
 801bc94:	e04b      	b.n	801bd2e <icmp_input+0x1e2>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 801bc96:	687b      	ldr	r3, [r7, #4]
 801bc98:	685b      	ldr	r3, [r3, #4]
 801bc9a:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 801bc9c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801bc9e:	4619      	mov	r1, r3
 801bca0:	6878      	ldr	r0, [r7, #4]
 801bca2:	f7f8 fd8d 	bl	80147c0 <pbuf_add_header>
 801bca6:	4603      	mov	r3, r0
 801bca8:	2b00      	cmp	r3, #0
 801bcaa:	d12b      	bne.n	801bd04 <icmp_input+0x1b8>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 801bcac:	687b      	ldr	r3, [r7, #4]
 801bcae:	685b      	ldr	r3, [r3, #4]
 801bcb0:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 801bcb2:	69fb      	ldr	r3, [r7, #28]
 801bcb4:	681a      	ldr	r2, [r3, #0]
 801bcb6:	68fb      	ldr	r3, [r7, #12]
 801bcb8:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 801bcba:	4b20      	ldr	r3, [pc, #128]	@ (801bd3c <icmp_input+0x1f0>)
 801bcbc:	691a      	ldr	r2, [r3, #16]
 801bcbe:	68fb      	ldr	r3, [r7, #12]
 801bcc0:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 801bcc2:	693b      	ldr	r3, [r7, #16]
 801bcc4:	2200      	movs	r2, #0
 801bcc6:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 801bcc8:	693b      	ldr	r3, [r7, #16]
 801bcca:	2200      	movs	r2, #0
 801bccc:	709a      	strb	r2, [r3, #2]
 801bcce:	2200      	movs	r2, #0
 801bcd0:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 801bcd2:	68fb      	ldr	r3, [r7, #12]
 801bcd4:	22ff      	movs	r2, #255	@ 0xff
 801bcd6:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 801bcd8:	68fb      	ldr	r3, [r7, #12]
 801bcda:	2200      	movs	r2, #0
 801bcdc:	729a      	strb	r2, [r3, #10]
 801bcde:	2200      	movs	r2, #0
 801bce0:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 801bce2:	683b      	ldr	r3, [r7, #0]
 801bce4:	9302      	str	r3, [sp, #8]
 801bce6:	2301      	movs	r3, #1
 801bce8:	9301      	str	r3, [sp, #4]
 801bcea:	2300      	movs	r3, #0
 801bcec:	9300      	str	r3, [sp, #0]
 801bcee:	23ff      	movs	r3, #255	@ 0xff
 801bcf0:	2200      	movs	r2, #0
 801bcf2:	69f9      	ldr	r1, [r7, #28]
 801bcf4:	6878      	ldr	r0, [r7, #4]
 801bcf6:	f000 fa75 	bl	801c1e4 <ip4_output_if>
 801bcfa:	4603      	mov	r3, r0
 801bcfc:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 801bcfe:	e001      	b.n	801bd04 <icmp_input+0x1b8>
      break;
 801bd00:	bf00      	nop
 801bd02:	e000      	b.n	801bd06 <icmp_input+0x1ba>
      break;
 801bd04:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 801bd06:	6878      	ldr	r0, [r7, #4]
 801bd08:	f7f8 fdf0 	bl	80148ec <pbuf_free>
  return;
 801bd0c:	e013      	b.n	801bd36 <icmp_input+0x1ea>
    goto lenerr;
 801bd0e:	bf00      	nop
 801bd10:	e002      	b.n	801bd18 <icmp_input+0x1cc>
    goto lenerr;
 801bd12:	bf00      	nop
 801bd14:	e000      	b.n	801bd18 <icmp_input+0x1cc>
        goto lenerr;
 801bd16:	bf00      	nop
lenerr:
  pbuf_free(p);
 801bd18:	6878      	ldr	r0, [r7, #4]
 801bd1a:	f7f8 fde7 	bl	80148ec <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801bd1e:	e00a      	b.n	801bd36 <icmp_input+0x1ea>
        goto icmperr;
 801bd20:	bf00      	nop
 801bd22:	e004      	b.n	801bd2e <icmp_input+0x1e2>
        goto icmperr;
 801bd24:	bf00      	nop
 801bd26:	e002      	b.n	801bd2e <icmp_input+0x1e2>
          goto icmperr;
 801bd28:	bf00      	nop
 801bd2a:	e000      	b.n	801bd2e <icmp_input+0x1e2>
          goto icmperr;
 801bd2c:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 801bd2e:	6878      	ldr	r0, [r7, #4]
 801bd30:	f7f8 fddc 	bl	80148ec <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801bd34:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 801bd36:	3728      	adds	r7, #40	@ 0x28
 801bd38:	46bd      	mov	sp, r7
 801bd3a:	bd80      	pop	{r7, pc}
 801bd3c:	200246c0 	.word	0x200246c0
 801bd40:	200246d4 	.word	0x200246d4
 801bd44:	080218d0 	.word	0x080218d0
 801bd48:	08021908 	.word	0x08021908
 801bd4c:	08021940 	.word	0x08021940
 801bd50:	08021968 	.word	0x08021968

0801bd54 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 801bd54:	b580      	push	{r7, lr}
 801bd56:	b082      	sub	sp, #8
 801bd58:	af00      	add	r7, sp, #0
 801bd5a:	6078      	str	r0, [r7, #4]
 801bd5c:	460b      	mov	r3, r1
 801bd5e:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 801bd60:	78fb      	ldrb	r3, [r7, #3]
 801bd62:	461a      	mov	r2, r3
 801bd64:	2103      	movs	r1, #3
 801bd66:	6878      	ldr	r0, [r7, #4]
 801bd68:	f000 f814 	bl	801bd94 <icmp_send_response>
}
 801bd6c:	bf00      	nop
 801bd6e:	3708      	adds	r7, #8
 801bd70:	46bd      	mov	sp, r7
 801bd72:	bd80      	pop	{r7, pc}

0801bd74 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 801bd74:	b580      	push	{r7, lr}
 801bd76:	b082      	sub	sp, #8
 801bd78:	af00      	add	r7, sp, #0
 801bd7a:	6078      	str	r0, [r7, #4]
 801bd7c:	460b      	mov	r3, r1
 801bd7e:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 801bd80:	78fb      	ldrb	r3, [r7, #3]
 801bd82:	461a      	mov	r2, r3
 801bd84:	210b      	movs	r1, #11
 801bd86:	6878      	ldr	r0, [r7, #4]
 801bd88:	f000 f804 	bl	801bd94 <icmp_send_response>
}
 801bd8c:	bf00      	nop
 801bd8e:	3708      	adds	r7, #8
 801bd90:	46bd      	mov	sp, r7
 801bd92:	bd80      	pop	{r7, pc}

0801bd94 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 801bd94:	b580      	push	{r7, lr}
 801bd96:	b08c      	sub	sp, #48	@ 0x30
 801bd98:	af04      	add	r7, sp, #16
 801bd9a:	6078      	str	r0, [r7, #4]
 801bd9c:	460b      	mov	r3, r1
 801bd9e:	70fb      	strb	r3, [r7, #3]
 801bda0:	4613      	mov	r3, r2
 801bda2:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 801bda4:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801bda8:	2124      	movs	r1, #36	@ 0x24
 801bdaa:	2022      	movs	r0, #34	@ 0x22
 801bdac:	f7f8 faba 	bl	8014324 <pbuf_alloc>
 801bdb0:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 801bdb2:	69fb      	ldr	r3, [r7, #28]
 801bdb4:	2b00      	cmp	r3, #0
 801bdb6:	d04c      	beq.n	801be52 <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 801bdb8:	69fb      	ldr	r3, [r7, #28]
 801bdba:	895b      	ldrh	r3, [r3, #10]
 801bdbc:	2b23      	cmp	r3, #35	@ 0x23
 801bdbe:	d806      	bhi.n	801bdce <icmp_send_response+0x3a>
 801bdc0:	4b26      	ldr	r3, [pc, #152]	@ (801be5c <icmp_send_response+0xc8>)
 801bdc2:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 801bdc6:	4926      	ldr	r1, [pc, #152]	@ (801be60 <icmp_send_response+0xcc>)
 801bdc8:	4826      	ldr	r0, [pc, #152]	@ (801be64 <icmp_send_response+0xd0>)
 801bdca:	f002 fa63 	bl	801e294 <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 801bdce:	687b      	ldr	r3, [r7, #4]
 801bdd0:	685b      	ldr	r3, [r3, #4]
 801bdd2:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 801bdd4:	69fb      	ldr	r3, [r7, #28]
 801bdd6:	685b      	ldr	r3, [r3, #4]
 801bdd8:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 801bdda:	697b      	ldr	r3, [r7, #20]
 801bddc:	78fa      	ldrb	r2, [r7, #3]
 801bdde:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 801bde0:	697b      	ldr	r3, [r7, #20]
 801bde2:	78ba      	ldrb	r2, [r7, #2]
 801bde4:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 801bde6:	697b      	ldr	r3, [r7, #20]
 801bde8:	2200      	movs	r2, #0
 801bdea:	711a      	strb	r2, [r3, #4]
 801bdec:	2200      	movs	r2, #0
 801bdee:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 801bdf0:	697b      	ldr	r3, [r7, #20]
 801bdf2:	2200      	movs	r2, #0
 801bdf4:	719a      	strb	r2, [r3, #6]
 801bdf6:	2200      	movs	r2, #0
 801bdf8:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 801bdfa:	69fb      	ldr	r3, [r7, #28]
 801bdfc:	685b      	ldr	r3, [r3, #4]
 801bdfe:	f103 0008 	add.w	r0, r3, #8
 801be02:	687b      	ldr	r3, [r7, #4]
 801be04:	685b      	ldr	r3, [r3, #4]
 801be06:	221c      	movs	r2, #28
 801be08:	4619      	mov	r1, r3
 801be0a:	f002 fb7c 	bl	801e506 <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 801be0e:	69bb      	ldr	r3, [r7, #24]
 801be10:	68db      	ldr	r3, [r3, #12]
 801be12:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 801be14:	f107 030c 	add.w	r3, r7, #12
 801be18:	4618      	mov	r0, r3
 801be1a:	f000 f825 	bl	801be68 <ip4_route>
 801be1e:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 801be20:	693b      	ldr	r3, [r7, #16]
 801be22:	2b00      	cmp	r3, #0
 801be24:	d011      	beq.n	801be4a <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 801be26:	697b      	ldr	r3, [r7, #20]
 801be28:	2200      	movs	r2, #0
 801be2a:	709a      	strb	r2, [r3, #2]
 801be2c:	2200      	movs	r2, #0
 801be2e:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 801be30:	f107 020c 	add.w	r2, r7, #12
 801be34:	693b      	ldr	r3, [r7, #16]
 801be36:	9302      	str	r3, [sp, #8]
 801be38:	2301      	movs	r3, #1
 801be3a:	9301      	str	r3, [sp, #4]
 801be3c:	2300      	movs	r3, #0
 801be3e:	9300      	str	r3, [sp, #0]
 801be40:	23ff      	movs	r3, #255	@ 0xff
 801be42:	2100      	movs	r1, #0
 801be44:	69f8      	ldr	r0, [r7, #28]
 801be46:	f000 f9cd 	bl	801c1e4 <ip4_output_if>
  }
  pbuf_free(q);
 801be4a:	69f8      	ldr	r0, [r7, #28]
 801be4c:	f7f8 fd4e 	bl	80148ec <pbuf_free>
 801be50:	e000      	b.n	801be54 <icmp_send_response+0xc0>
    return;
 801be52:	bf00      	nop
}
 801be54:	3720      	adds	r7, #32
 801be56:	46bd      	mov	sp, r7
 801be58:	bd80      	pop	{r7, pc}
 801be5a:	bf00      	nop
 801be5c:	080218d0 	.word	0x080218d0
 801be60:	0802199c 	.word	0x0802199c
 801be64:	08021940 	.word	0x08021940

0801be68 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 801be68:	b480      	push	{r7}
 801be6a:	b085      	sub	sp, #20
 801be6c:	af00      	add	r7, sp, #0
 801be6e:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 801be70:	4b33      	ldr	r3, [pc, #204]	@ (801bf40 <ip4_route+0xd8>)
 801be72:	681b      	ldr	r3, [r3, #0]
 801be74:	60fb      	str	r3, [r7, #12]
 801be76:	e036      	b.n	801bee6 <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801be78:	68fb      	ldr	r3, [r7, #12]
 801be7a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801be7e:	f003 0301 	and.w	r3, r3, #1
 801be82:	b2db      	uxtb	r3, r3
 801be84:	2b00      	cmp	r3, #0
 801be86:	d02b      	beq.n	801bee0 <ip4_route+0x78>
 801be88:	68fb      	ldr	r3, [r7, #12]
 801be8a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801be8e:	089b      	lsrs	r3, r3, #2
 801be90:	f003 0301 	and.w	r3, r3, #1
 801be94:	b2db      	uxtb	r3, r3
 801be96:	2b00      	cmp	r3, #0
 801be98:	d022      	beq.n	801bee0 <ip4_route+0x78>
 801be9a:	68fb      	ldr	r3, [r7, #12]
 801be9c:	3304      	adds	r3, #4
 801be9e:	681b      	ldr	r3, [r3, #0]
 801bea0:	2b00      	cmp	r3, #0
 801bea2:	d01d      	beq.n	801bee0 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 801bea4:	687b      	ldr	r3, [r7, #4]
 801bea6:	681a      	ldr	r2, [r3, #0]
 801bea8:	68fb      	ldr	r3, [r7, #12]
 801beaa:	3304      	adds	r3, #4
 801beac:	681b      	ldr	r3, [r3, #0]
 801beae:	405a      	eors	r2, r3
 801beb0:	68fb      	ldr	r3, [r7, #12]
 801beb2:	3308      	adds	r3, #8
 801beb4:	681b      	ldr	r3, [r3, #0]
 801beb6:	4013      	ands	r3, r2
 801beb8:	2b00      	cmp	r3, #0
 801beba:	d101      	bne.n	801bec0 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 801bebc:	68fb      	ldr	r3, [r7, #12]
 801bebe:	e038      	b.n	801bf32 <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 801bec0:	68fb      	ldr	r3, [r7, #12]
 801bec2:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801bec6:	f003 0302 	and.w	r3, r3, #2
 801beca:	2b00      	cmp	r3, #0
 801becc:	d108      	bne.n	801bee0 <ip4_route+0x78>
 801bece:	687b      	ldr	r3, [r7, #4]
 801bed0:	681a      	ldr	r2, [r3, #0]
 801bed2:	68fb      	ldr	r3, [r7, #12]
 801bed4:	330c      	adds	r3, #12
 801bed6:	681b      	ldr	r3, [r3, #0]
 801bed8:	429a      	cmp	r2, r3
 801beda:	d101      	bne.n	801bee0 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 801bedc:	68fb      	ldr	r3, [r7, #12]
 801bede:	e028      	b.n	801bf32 <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 801bee0:	68fb      	ldr	r3, [r7, #12]
 801bee2:	681b      	ldr	r3, [r3, #0]
 801bee4:	60fb      	str	r3, [r7, #12]
 801bee6:	68fb      	ldr	r3, [r7, #12]
 801bee8:	2b00      	cmp	r3, #0
 801beea:	d1c5      	bne.n	801be78 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801beec:	4b15      	ldr	r3, [pc, #84]	@ (801bf44 <ip4_route+0xdc>)
 801beee:	681b      	ldr	r3, [r3, #0]
 801bef0:	2b00      	cmp	r3, #0
 801bef2:	d01a      	beq.n	801bf2a <ip4_route+0xc2>
 801bef4:	4b13      	ldr	r3, [pc, #76]	@ (801bf44 <ip4_route+0xdc>)
 801bef6:	681b      	ldr	r3, [r3, #0]
 801bef8:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801befc:	f003 0301 	and.w	r3, r3, #1
 801bf00:	2b00      	cmp	r3, #0
 801bf02:	d012      	beq.n	801bf2a <ip4_route+0xc2>
 801bf04:	4b0f      	ldr	r3, [pc, #60]	@ (801bf44 <ip4_route+0xdc>)
 801bf06:	681b      	ldr	r3, [r3, #0]
 801bf08:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801bf0c:	f003 0304 	and.w	r3, r3, #4
 801bf10:	2b00      	cmp	r3, #0
 801bf12:	d00a      	beq.n	801bf2a <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801bf14:	4b0b      	ldr	r3, [pc, #44]	@ (801bf44 <ip4_route+0xdc>)
 801bf16:	681b      	ldr	r3, [r3, #0]
 801bf18:	3304      	adds	r3, #4
 801bf1a:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801bf1c:	2b00      	cmp	r3, #0
 801bf1e:	d004      	beq.n	801bf2a <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801bf20:	687b      	ldr	r3, [r7, #4]
 801bf22:	681b      	ldr	r3, [r3, #0]
 801bf24:	b2db      	uxtb	r3, r3
 801bf26:	2b7f      	cmp	r3, #127	@ 0x7f
 801bf28:	d101      	bne.n	801bf2e <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 801bf2a:	2300      	movs	r3, #0
 801bf2c:	e001      	b.n	801bf32 <ip4_route+0xca>
  }

  return netif_default;
 801bf2e:	4b05      	ldr	r3, [pc, #20]	@ (801bf44 <ip4_route+0xdc>)
 801bf30:	681b      	ldr	r3, [r3, #0]
}
 801bf32:	4618      	mov	r0, r3
 801bf34:	3714      	adds	r7, #20
 801bf36:	46bd      	mov	sp, r7
 801bf38:	f85d 7b04 	ldr.w	r7, [sp], #4
 801bf3c:	4770      	bx	lr
 801bf3e:	bf00      	nop
 801bf40:	200277b4 	.word	0x200277b4
 801bf44:	200277b8 	.word	0x200277b8

0801bf48 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 801bf48:	b580      	push	{r7, lr}
 801bf4a:	b082      	sub	sp, #8
 801bf4c:	af00      	add	r7, sp, #0
 801bf4e:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 801bf50:	687b      	ldr	r3, [r7, #4]
 801bf52:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801bf56:	f003 0301 	and.w	r3, r3, #1
 801bf5a:	b2db      	uxtb	r3, r3
 801bf5c:	2b00      	cmp	r3, #0
 801bf5e:	d016      	beq.n	801bf8e <ip4_input_accept+0x46>
 801bf60:	687b      	ldr	r3, [r7, #4]
 801bf62:	3304      	adds	r3, #4
 801bf64:	681b      	ldr	r3, [r3, #0]
 801bf66:	2b00      	cmp	r3, #0
 801bf68:	d011      	beq.n	801bf8e <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801bf6a:	4b0b      	ldr	r3, [pc, #44]	@ (801bf98 <ip4_input_accept+0x50>)
 801bf6c:	695a      	ldr	r2, [r3, #20]
 801bf6e:	687b      	ldr	r3, [r7, #4]
 801bf70:	3304      	adds	r3, #4
 801bf72:	681b      	ldr	r3, [r3, #0]
 801bf74:	429a      	cmp	r2, r3
 801bf76:	d008      	beq.n	801bf8a <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 801bf78:	4b07      	ldr	r3, [pc, #28]	@ (801bf98 <ip4_input_accept+0x50>)
 801bf7a:	695b      	ldr	r3, [r3, #20]
 801bf7c:	6879      	ldr	r1, [r7, #4]
 801bf7e:	4618      	mov	r0, r3
 801bf80:	f000 fa08 	bl	801c394 <ip4_addr_isbroadcast_u32>
 801bf84:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801bf86:	2b00      	cmp	r3, #0
 801bf88:	d001      	beq.n	801bf8e <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 801bf8a:	2301      	movs	r3, #1
 801bf8c:	e000      	b.n	801bf90 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 801bf8e:	2300      	movs	r3, #0
}
 801bf90:	4618      	mov	r0, r3
 801bf92:	3708      	adds	r7, #8
 801bf94:	46bd      	mov	sp, r7
 801bf96:	bd80      	pop	{r7, pc}
 801bf98:	200246c0 	.word	0x200246c0

0801bf9c <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 801bf9c:	b580      	push	{r7, lr}
 801bf9e:	b086      	sub	sp, #24
 801bfa0:	af00      	add	r7, sp, #0
 801bfa2:	6078      	str	r0, [r7, #4]
 801bfa4:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 801bfa6:	687b      	ldr	r3, [r7, #4]
 801bfa8:	685b      	ldr	r3, [r3, #4]
 801bfaa:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 801bfac:	697b      	ldr	r3, [r7, #20]
 801bfae:	781b      	ldrb	r3, [r3, #0]
 801bfb0:	091b      	lsrs	r3, r3, #4
 801bfb2:	b2db      	uxtb	r3, r3
 801bfb4:	2b04      	cmp	r3, #4
 801bfb6:	d004      	beq.n	801bfc2 <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 801bfb8:	6878      	ldr	r0, [r7, #4]
 801bfba:	f7f8 fc97 	bl	80148ec <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 801bfbe:	2300      	movs	r3, #0
 801bfc0:	e107      	b.n	801c1d2 <ip4_input+0x236>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 801bfc2:	697b      	ldr	r3, [r7, #20]
 801bfc4:	781b      	ldrb	r3, [r3, #0]
 801bfc6:	f003 030f 	and.w	r3, r3, #15
 801bfca:	b2db      	uxtb	r3, r3
 801bfcc:	009b      	lsls	r3, r3, #2
 801bfce:	b2db      	uxtb	r3, r3
 801bfd0:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 801bfd2:	697b      	ldr	r3, [r7, #20]
 801bfd4:	885b      	ldrh	r3, [r3, #2]
 801bfd6:	b29b      	uxth	r3, r3
 801bfd8:	4618      	mov	r0, r3
 801bfda:	f7f7 f899 	bl	8013110 <lwip_htons>
 801bfde:	4603      	mov	r3, r0
 801bfe0:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 801bfe2:	687b      	ldr	r3, [r7, #4]
 801bfe4:	891b      	ldrh	r3, [r3, #8]
 801bfe6:	89ba      	ldrh	r2, [r7, #12]
 801bfe8:	429a      	cmp	r2, r3
 801bfea:	d204      	bcs.n	801bff6 <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 801bfec:	89bb      	ldrh	r3, [r7, #12]
 801bfee:	4619      	mov	r1, r3
 801bff0:	6878      	ldr	r0, [r7, #4]
 801bff2:	f7f8 faf5 	bl	80145e0 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 801bff6:	687b      	ldr	r3, [r7, #4]
 801bff8:	895b      	ldrh	r3, [r3, #10]
 801bffa:	89fa      	ldrh	r2, [r7, #14]
 801bffc:	429a      	cmp	r2, r3
 801bffe:	d807      	bhi.n	801c010 <ip4_input+0x74>
 801c000:	687b      	ldr	r3, [r7, #4]
 801c002:	891b      	ldrh	r3, [r3, #8]
 801c004:	89ba      	ldrh	r2, [r7, #12]
 801c006:	429a      	cmp	r2, r3
 801c008:	d802      	bhi.n	801c010 <ip4_input+0x74>
 801c00a:	89fb      	ldrh	r3, [r7, #14]
 801c00c:	2b13      	cmp	r3, #19
 801c00e:	d804      	bhi.n	801c01a <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 801c010:	6878      	ldr	r0, [r7, #4]
 801c012:	f7f8 fc6b 	bl	80148ec <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 801c016:	2300      	movs	r3, #0
 801c018:	e0db      	b.n	801c1d2 <ip4_input+0x236>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 801c01a:	697b      	ldr	r3, [r7, #20]
 801c01c:	691b      	ldr	r3, [r3, #16]
 801c01e:	4a6f      	ldr	r2, [pc, #444]	@ (801c1dc <ip4_input+0x240>)
 801c020:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 801c022:	697b      	ldr	r3, [r7, #20]
 801c024:	68db      	ldr	r3, [r3, #12]
 801c026:	4a6d      	ldr	r2, [pc, #436]	@ (801c1dc <ip4_input+0x240>)
 801c028:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801c02a:	4b6c      	ldr	r3, [pc, #432]	@ (801c1dc <ip4_input+0x240>)
 801c02c:	695b      	ldr	r3, [r3, #20]
 801c02e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801c032:	2be0      	cmp	r3, #224	@ 0xe0
 801c034:	d112      	bne.n	801c05c <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 801c036:	683b      	ldr	r3, [r7, #0]
 801c038:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801c03c:	f003 0301 	and.w	r3, r3, #1
 801c040:	b2db      	uxtb	r3, r3
 801c042:	2b00      	cmp	r3, #0
 801c044:	d007      	beq.n	801c056 <ip4_input+0xba>
 801c046:	683b      	ldr	r3, [r7, #0]
 801c048:	3304      	adds	r3, #4
 801c04a:	681b      	ldr	r3, [r3, #0]
 801c04c:	2b00      	cmp	r3, #0
 801c04e:	d002      	beq.n	801c056 <ip4_input+0xba>
      netif = inp;
 801c050:	683b      	ldr	r3, [r7, #0]
 801c052:	613b      	str	r3, [r7, #16]
 801c054:	e02a      	b.n	801c0ac <ip4_input+0x110>
    } else {
      netif = NULL;
 801c056:	2300      	movs	r3, #0
 801c058:	613b      	str	r3, [r7, #16]
 801c05a:	e027      	b.n	801c0ac <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 801c05c:	6838      	ldr	r0, [r7, #0]
 801c05e:	f7ff ff73 	bl	801bf48 <ip4_input_accept>
 801c062:	4603      	mov	r3, r0
 801c064:	2b00      	cmp	r3, #0
 801c066:	d002      	beq.n	801c06e <ip4_input+0xd2>
      netif = inp;
 801c068:	683b      	ldr	r3, [r7, #0]
 801c06a:	613b      	str	r3, [r7, #16]
 801c06c:	e01e      	b.n	801c0ac <ip4_input+0x110>
    } else {
      netif = NULL;
 801c06e:	2300      	movs	r3, #0
 801c070:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 801c072:	4b5a      	ldr	r3, [pc, #360]	@ (801c1dc <ip4_input+0x240>)
 801c074:	695b      	ldr	r3, [r3, #20]
 801c076:	b2db      	uxtb	r3, r3
 801c078:	2b7f      	cmp	r3, #127	@ 0x7f
 801c07a:	d017      	beq.n	801c0ac <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 801c07c:	4b58      	ldr	r3, [pc, #352]	@ (801c1e0 <ip4_input+0x244>)
 801c07e:	681b      	ldr	r3, [r3, #0]
 801c080:	613b      	str	r3, [r7, #16]
 801c082:	e00e      	b.n	801c0a2 <ip4_input+0x106>
          if (netif == inp) {
 801c084:	693a      	ldr	r2, [r7, #16]
 801c086:	683b      	ldr	r3, [r7, #0]
 801c088:	429a      	cmp	r2, r3
 801c08a:	d006      	beq.n	801c09a <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 801c08c:	6938      	ldr	r0, [r7, #16]
 801c08e:	f7ff ff5b 	bl	801bf48 <ip4_input_accept>
 801c092:	4603      	mov	r3, r0
 801c094:	2b00      	cmp	r3, #0
 801c096:	d108      	bne.n	801c0aa <ip4_input+0x10e>
 801c098:	e000      	b.n	801c09c <ip4_input+0x100>
            continue;
 801c09a:	bf00      	nop
        NETIF_FOREACH(netif) {
 801c09c:	693b      	ldr	r3, [r7, #16]
 801c09e:	681b      	ldr	r3, [r3, #0]
 801c0a0:	613b      	str	r3, [r7, #16]
 801c0a2:	693b      	ldr	r3, [r7, #16]
 801c0a4:	2b00      	cmp	r3, #0
 801c0a6:	d1ed      	bne.n	801c084 <ip4_input+0xe8>
 801c0a8:	e000      	b.n	801c0ac <ip4_input+0x110>
            break;
 801c0aa:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801c0ac:	4b4b      	ldr	r3, [pc, #300]	@ (801c1dc <ip4_input+0x240>)
 801c0ae:	691b      	ldr	r3, [r3, #16]
 801c0b0:	6839      	ldr	r1, [r7, #0]
 801c0b2:	4618      	mov	r0, r3
 801c0b4:	f000 f96e 	bl	801c394 <ip4_addr_isbroadcast_u32>
 801c0b8:	4603      	mov	r3, r0
 801c0ba:	2b00      	cmp	r3, #0
 801c0bc:	d105      	bne.n	801c0ca <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 801c0be:	4b47      	ldr	r3, [pc, #284]	@ (801c1dc <ip4_input+0x240>)
 801c0c0:	691b      	ldr	r3, [r3, #16]
 801c0c2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801c0c6:	2be0      	cmp	r3, #224	@ 0xe0
 801c0c8:	d104      	bne.n	801c0d4 <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 801c0ca:	6878      	ldr	r0, [r7, #4]
 801c0cc:	f7f8 fc0e 	bl	80148ec <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 801c0d0:	2300      	movs	r3, #0
 801c0d2:	e07e      	b.n	801c1d2 <ip4_input+0x236>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 801c0d4:	693b      	ldr	r3, [r7, #16]
 801c0d6:	2b00      	cmp	r3, #0
 801c0d8:	d104      	bne.n	801c0e4 <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 801c0da:	6878      	ldr	r0, [r7, #4]
 801c0dc:	f7f8 fc06 	bl	80148ec <pbuf_free>
    return ERR_OK;
 801c0e0:	2300      	movs	r3, #0
 801c0e2:	e076      	b.n	801c1d2 <ip4_input+0x236>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 801c0e4:	697b      	ldr	r3, [r7, #20]
 801c0e6:	88db      	ldrh	r3, [r3, #6]
 801c0e8:	b29b      	uxth	r3, r3
 801c0ea:	461a      	mov	r2, r3
 801c0ec:	f64f 733f 	movw	r3, #65343	@ 0xff3f
 801c0f0:	4013      	ands	r3, r2
 801c0f2:	2b00      	cmp	r3, #0
 801c0f4:	d00b      	beq.n	801c10e <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 801c0f6:	6878      	ldr	r0, [r7, #4]
 801c0f8:	f000 fc92 	bl	801ca20 <ip4_reass>
 801c0fc:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 801c0fe:	687b      	ldr	r3, [r7, #4]
 801c100:	2b00      	cmp	r3, #0
 801c102:	d101      	bne.n	801c108 <ip4_input+0x16c>
      return ERR_OK;
 801c104:	2300      	movs	r3, #0
 801c106:	e064      	b.n	801c1d2 <ip4_input+0x236>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 801c108:	687b      	ldr	r3, [r7, #4]
 801c10a:	685b      	ldr	r3, [r3, #4]
 801c10c:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 801c10e:	4a33      	ldr	r2, [pc, #204]	@ (801c1dc <ip4_input+0x240>)
 801c110:	693b      	ldr	r3, [r7, #16]
 801c112:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 801c114:	4a31      	ldr	r2, [pc, #196]	@ (801c1dc <ip4_input+0x240>)
 801c116:	683b      	ldr	r3, [r7, #0]
 801c118:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 801c11a:	4a30      	ldr	r2, [pc, #192]	@ (801c1dc <ip4_input+0x240>)
 801c11c:	697b      	ldr	r3, [r7, #20]
 801c11e:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 801c120:	697b      	ldr	r3, [r7, #20]
 801c122:	781b      	ldrb	r3, [r3, #0]
 801c124:	f003 030f 	and.w	r3, r3, #15
 801c128:	b2db      	uxtb	r3, r3
 801c12a:	009b      	lsls	r3, r3, #2
 801c12c:	b2db      	uxtb	r3, r3
 801c12e:	461a      	mov	r2, r3
 801c130:	4b2a      	ldr	r3, [pc, #168]	@ (801c1dc <ip4_input+0x240>)
 801c132:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 801c134:	89fb      	ldrh	r3, [r7, #14]
 801c136:	4619      	mov	r1, r3
 801c138:	6878      	ldr	r0, [r7, #4]
 801c13a:	f7f8 fb51 	bl	80147e0 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 801c13e:	697b      	ldr	r3, [r7, #20]
 801c140:	7a5b      	ldrb	r3, [r3, #9]
 801c142:	2b11      	cmp	r3, #17
 801c144:	d006      	beq.n	801c154 <ip4_input+0x1b8>
 801c146:	2b11      	cmp	r3, #17
 801c148:	dc13      	bgt.n	801c172 <ip4_input+0x1d6>
 801c14a:	2b01      	cmp	r3, #1
 801c14c:	d00c      	beq.n	801c168 <ip4_input+0x1cc>
 801c14e:	2b06      	cmp	r3, #6
 801c150:	d005      	beq.n	801c15e <ip4_input+0x1c2>
 801c152:	e00e      	b.n	801c172 <ip4_input+0x1d6>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 801c154:	6839      	ldr	r1, [r7, #0]
 801c156:	6878      	ldr	r0, [r7, #4]
 801c158:	f7fe f9f2 	bl	801a540 <udp_input>
        break;
 801c15c:	e026      	b.n	801c1ac <ip4_input+0x210>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 801c15e:	6839      	ldr	r1, [r7, #0]
 801c160:	6878      	ldr	r0, [r7, #4]
 801c162:	f7fa fa09 	bl	8016578 <tcp_input>
        break;
 801c166:	e021      	b.n	801c1ac <ip4_input+0x210>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 801c168:	6839      	ldr	r1, [r7, #0]
 801c16a:	6878      	ldr	r0, [r7, #4]
 801c16c:	f7ff fcee 	bl	801bb4c <icmp_input>
        break;
 801c170:	e01c      	b.n	801c1ac <ip4_input+0x210>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801c172:	4b1a      	ldr	r3, [pc, #104]	@ (801c1dc <ip4_input+0x240>)
 801c174:	695b      	ldr	r3, [r3, #20]
 801c176:	6939      	ldr	r1, [r7, #16]
 801c178:	4618      	mov	r0, r3
 801c17a:	f000 f90b 	bl	801c394 <ip4_addr_isbroadcast_u32>
 801c17e:	4603      	mov	r3, r0
 801c180:	2b00      	cmp	r3, #0
 801c182:	d10f      	bne.n	801c1a4 <ip4_input+0x208>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801c184:	4b15      	ldr	r3, [pc, #84]	@ (801c1dc <ip4_input+0x240>)
 801c186:	695b      	ldr	r3, [r3, #20]
 801c188:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801c18c:	2be0      	cmp	r3, #224	@ 0xe0
 801c18e:	d009      	beq.n	801c1a4 <ip4_input+0x208>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 801c190:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 801c194:	4619      	mov	r1, r3
 801c196:	6878      	ldr	r0, [r7, #4]
 801c198:	f7f8 fb95 	bl	80148c6 <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 801c19c:	2102      	movs	r1, #2
 801c19e:	6878      	ldr	r0, [r7, #4]
 801c1a0:	f7ff fdd8 	bl	801bd54 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 801c1a4:	6878      	ldr	r0, [r7, #4]
 801c1a6:	f7f8 fba1 	bl	80148ec <pbuf_free>
        break;
 801c1aa:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 801c1ac:	4b0b      	ldr	r3, [pc, #44]	@ (801c1dc <ip4_input+0x240>)
 801c1ae:	2200      	movs	r2, #0
 801c1b0:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 801c1b2:	4b0a      	ldr	r3, [pc, #40]	@ (801c1dc <ip4_input+0x240>)
 801c1b4:	2200      	movs	r2, #0
 801c1b6:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 801c1b8:	4b08      	ldr	r3, [pc, #32]	@ (801c1dc <ip4_input+0x240>)
 801c1ba:	2200      	movs	r2, #0
 801c1bc:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 801c1be:	4b07      	ldr	r3, [pc, #28]	@ (801c1dc <ip4_input+0x240>)
 801c1c0:	2200      	movs	r2, #0
 801c1c2:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 801c1c4:	4b05      	ldr	r3, [pc, #20]	@ (801c1dc <ip4_input+0x240>)
 801c1c6:	2200      	movs	r2, #0
 801c1c8:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 801c1ca:	4b04      	ldr	r3, [pc, #16]	@ (801c1dc <ip4_input+0x240>)
 801c1cc:	2200      	movs	r2, #0
 801c1ce:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 801c1d0:	2300      	movs	r3, #0
}
 801c1d2:	4618      	mov	r0, r3
 801c1d4:	3718      	adds	r7, #24
 801c1d6:	46bd      	mov	sp, r7
 801c1d8:	bd80      	pop	{r7, pc}
 801c1da:	bf00      	nop
 801c1dc:	200246c0 	.word	0x200246c0
 801c1e0:	200277b4 	.word	0x200277b4

0801c1e4 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 801c1e4:	b580      	push	{r7, lr}
 801c1e6:	b08a      	sub	sp, #40	@ 0x28
 801c1e8:	af04      	add	r7, sp, #16
 801c1ea:	60f8      	str	r0, [r7, #12]
 801c1ec:	60b9      	str	r1, [r7, #8]
 801c1ee:	607a      	str	r2, [r7, #4]
 801c1f0:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 801c1f2:	68bb      	ldr	r3, [r7, #8]
 801c1f4:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 801c1f6:	687b      	ldr	r3, [r7, #4]
 801c1f8:	2b00      	cmp	r3, #0
 801c1fa:	d009      	beq.n	801c210 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 801c1fc:	68bb      	ldr	r3, [r7, #8]
 801c1fe:	2b00      	cmp	r3, #0
 801c200:	d003      	beq.n	801c20a <ip4_output_if+0x26>
 801c202:	68bb      	ldr	r3, [r7, #8]
 801c204:	681b      	ldr	r3, [r3, #0]
 801c206:	2b00      	cmp	r3, #0
 801c208:	d102      	bne.n	801c210 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 801c20a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c20c:	3304      	adds	r3, #4
 801c20e:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 801c210:	78fa      	ldrb	r2, [r7, #3]
 801c212:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c214:	9302      	str	r3, [sp, #8]
 801c216:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 801c21a:	9301      	str	r3, [sp, #4]
 801c21c:	f897 3020 	ldrb.w	r3, [r7, #32]
 801c220:	9300      	str	r3, [sp, #0]
 801c222:	4613      	mov	r3, r2
 801c224:	687a      	ldr	r2, [r7, #4]
 801c226:	6979      	ldr	r1, [r7, #20]
 801c228:	68f8      	ldr	r0, [r7, #12]
 801c22a:	f000 f805 	bl	801c238 <ip4_output_if_src>
 801c22e:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 801c230:	4618      	mov	r0, r3
 801c232:	3718      	adds	r7, #24
 801c234:	46bd      	mov	sp, r7
 801c236:	bd80      	pop	{r7, pc}

0801c238 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 801c238:	b580      	push	{r7, lr}
 801c23a:	b088      	sub	sp, #32
 801c23c:	af00      	add	r7, sp, #0
 801c23e:	60f8      	str	r0, [r7, #12]
 801c240:	60b9      	str	r1, [r7, #8]
 801c242:	607a      	str	r2, [r7, #4]
 801c244:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 801c246:	68fb      	ldr	r3, [r7, #12]
 801c248:	7b9b      	ldrb	r3, [r3, #14]
 801c24a:	2b01      	cmp	r3, #1
 801c24c:	d006      	beq.n	801c25c <ip4_output_if_src+0x24>
 801c24e:	4b4b      	ldr	r3, [pc, #300]	@ (801c37c <ip4_output_if_src+0x144>)
 801c250:	f44f 7255 	mov.w	r2, #852	@ 0x354
 801c254:	494a      	ldr	r1, [pc, #296]	@ (801c380 <ip4_output_if_src+0x148>)
 801c256:	484b      	ldr	r0, [pc, #300]	@ (801c384 <ip4_output_if_src+0x14c>)
 801c258:	f002 f81c 	bl	801e294 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 801c25c:	687b      	ldr	r3, [r7, #4]
 801c25e:	2b00      	cmp	r3, #0
 801c260:	d060      	beq.n	801c324 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 801c262:	2314      	movs	r3, #20
 801c264:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 801c266:	2114      	movs	r1, #20
 801c268:	68f8      	ldr	r0, [r7, #12]
 801c26a:	f7f8 faa9 	bl	80147c0 <pbuf_add_header>
 801c26e:	4603      	mov	r3, r0
 801c270:	2b00      	cmp	r3, #0
 801c272:	d002      	beq.n	801c27a <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801c274:	f06f 0301 	mvn.w	r3, #1
 801c278:	e07c      	b.n	801c374 <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 801c27a:	68fb      	ldr	r3, [r7, #12]
 801c27c:	685b      	ldr	r3, [r3, #4]
 801c27e:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 801c280:	68fb      	ldr	r3, [r7, #12]
 801c282:	895b      	ldrh	r3, [r3, #10]
 801c284:	2b13      	cmp	r3, #19
 801c286:	d806      	bhi.n	801c296 <ip4_output_if_src+0x5e>
 801c288:	4b3c      	ldr	r3, [pc, #240]	@ (801c37c <ip4_output_if_src+0x144>)
 801c28a:	f44f 7262 	mov.w	r2, #904	@ 0x388
 801c28e:	493e      	ldr	r1, [pc, #248]	@ (801c388 <ip4_output_if_src+0x150>)
 801c290:	483c      	ldr	r0, [pc, #240]	@ (801c384 <ip4_output_if_src+0x14c>)
 801c292:	f001 ffff 	bl	801e294 <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 801c296:	69fb      	ldr	r3, [r7, #28]
 801c298:	78fa      	ldrb	r2, [r7, #3]
 801c29a:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 801c29c:	69fb      	ldr	r3, [r7, #28]
 801c29e:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 801c2a2:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 801c2a4:	687b      	ldr	r3, [r7, #4]
 801c2a6:	681a      	ldr	r2, [r3, #0]
 801c2a8:	69fb      	ldr	r3, [r7, #28]
 801c2aa:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 801c2ac:	8b7b      	ldrh	r3, [r7, #26]
 801c2ae:	089b      	lsrs	r3, r3, #2
 801c2b0:	b29b      	uxth	r3, r3
 801c2b2:	b2db      	uxtb	r3, r3
 801c2b4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801c2b8:	b2da      	uxtb	r2, r3
 801c2ba:	69fb      	ldr	r3, [r7, #28]
 801c2bc:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 801c2be:	69fb      	ldr	r3, [r7, #28]
 801c2c0:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 801c2c4:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 801c2c6:	68fb      	ldr	r3, [r7, #12]
 801c2c8:	891b      	ldrh	r3, [r3, #8]
 801c2ca:	4618      	mov	r0, r3
 801c2cc:	f7f6 ff20 	bl	8013110 <lwip_htons>
 801c2d0:	4603      	mov	r3, r0
 801c2d2:	461a      	mov	r2, r3
 801c2d4:	69fb      	ldr	r3, [r7, #28]
 801c2d6:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 801c2d8:	69fb      	ldr	r3, [r7, #28]
 801c2da:	2200      	movs	r2, #0
 801c2dc:	719a      	strb	r2, [r3, #6]
 801c2de:	2200      	movs	r2, #0
 801c2e0:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 801c2e2:	4b2a      	ldr	r3, [pc, #168]	@ (801c38c <ip4_output_if_src+0x154>)
 801c2e4:	881b      	ldrh	r3, [r3, #0]
 801c2e6:	4618      	mov	r0, r3
 801c2e8:	f7f6 ff12 	bl	8013110 <lwip_htons>
 801c2ec:	4603      	mov	r3, r0
 801c2ee:	461a      	mov	r2, r3
 801c2f0:	69fb      	ldr	r3, [r7, #28]
 801c2f2:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 801c2f4:	4b25      	ldr	r3, [pc, #148]	@ (801c38c <ip4_output_if_src+0x154>)
 801c2f6:	881b      	ldrh	r3, [r3, #0]
 801c2f8:	3301      	adds	r3, #1
 801c2fa:	b29a      	uxth	r2, r3
 801c2fc:	4b23      	ldr	r3, [pc, #140]	@ (801c38c <ip4_output_if_src+0x154>)
 801c2fe:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 801c300:	68bb      	ldr	r3, [r7, #8]
 801c302:	2b00      	cmp	r3, #0
 801c304:	d104      	bne.n	801c310 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 801c306:	4b22      	ldr	r3, [pc, #136]	@ (801c390 <ip4_output_if_src+0x158>)
 801c308:	681a      	ldr	r2, [r3, #0]
 801c30a:	69fb      	ldr	r3, [r7, #28]
 801c30c:	60da      	str	r2, [r3, #12]
 801c30e:	e003      	b.n	801c318 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 801c310:	68bb      	ldr	r3, [r7, #8]
 801c312:	681a      	ldr	r2, [r3, #0]
 801c314:	69fb      	ldr	r3, [r7, #28]
 801c316:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 801c318:	69fb      	ldr	r3, [r7, #28]
 801c31a:	2200      	movs	r2, #0
 801c31c:	729a      	strb	r2, [r3, #10]
 801c31e:	2200      	movs	r2, #0
 801c320:	72da      	strb	r2, [r3, #11]
 801c322:	e00f      	b.n	801c344 <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 801c324:	68fb      	ldr	r3, [r7, #12]
 801c326:	895b      	ldrh	r3, [r3, #10]
 801c328:	2b13      	cmp	r3, #19
 801c32a:	d802      	bhi.n	801c332 <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801c32c:	f06f 0301 	mvn.w	r3, #1
 801c330:	e020      	b.n	801c374 <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 801c332:	68fb      	ldr	r3, [r7, #12]
 801c334:	685b      	ldr	r3, [r3, #4]
 801c336:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 801c338:	69fb      	ldr	r3, [r7, #28]
 801c33a:	691b      	ldr	r3, [r3, #16]
 801c33c:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 801c33e:	f107 0314 	add.w	r3, r7, #20
 801c342:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 801c344:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c346:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801c348:	2b00      	cmp	r3, #0
 801c34a:	d00c      	beq.n	801c366 <ip4_output_if_src+0x12e>
 801c34c:	68fb      	ldr	r3, [r7, #12]
 801c34e:	891a      	ldrh	r2, [r3, #8]
 801c350:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c352:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801c354:	429a      	cmp	r2, r3
 801c356:	d906      	bls.n	801c366 <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 801c358:	687a      	ldr	r2, [r7, #4]
 801c35a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801c35c:	68f8      	ldr	r0, [r7, #12]
 801c35e:	f000 fd53 	bl	801ce08 <ip4_frag>
 801c362:	4603      	mov	r3, r0
 801c364:	e006      	b.n	801c374 <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 801c366:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c368:	695b      	ldr	r3, [r3, #20]
 801c36a:	687a      	ldr	r2, [r7, #4]
 801c36c:	68f9      	ldr	r1, [r7, #12]
 801c36e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801c370:	4798      	blx	r3
 801c372:	4603      	mov	r3, r0
}
 801c374:	4618      	mov	r0, r3
 801c376:	3720      	adds	r7, #32
 801c378:	46bd      	mov	sp, r7
 801c37a:	bd80      	pop	{r7, pc}
 801c37c:	080219c8 	.word	0x080219c8
 801c380:	080219fc 	.word	0x080219fc
 801c384:	08021a08 	.word	0x08021a08
 801c388:	08021a30 	.word	0x08021a30
 801c38c:	20027912 	.word	0x20027912
 801c390:	08021f80 	.word	0x08021f80

0801c394 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 801c394:	b480      	push	{r7}
 801c396:	b085      	sub	sp, #20
 801c398:	af00      	add	r7, sp, #0
 801c39a:	6078      	str	r0, [r7, #4]
 801c39c:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 801c39e:	687b      	ldr	r3, [r7, #4]
 801c3a0:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 801c3a2:	687b      	ldr	r3, [r7, #4]
 801c3a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 801c3a8:	d002      	beq.n	801c3b0 <ip4_addr_isbroadcast_u32+0x1c>
 801c3aa:	687b      	ldr	r3, [r7, #4]
 801c3ac:	2b00      	cmp	r3, #0
 801c3ae:	d101      	bne.n	801c3b4 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 801c3b0:	2301      	movs	r3, #1
 801c3b2:	e02a      	b.n	801c40a <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 801c3b4:	683b      	ldr	r3, [r7, #0]
 801c3b6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801c3ba:	f003 0302 	and.w	r3, r3, #2
 801c3be:	2b00      	cmp	r3, #0
 801c3c0:	d101      	bne.n	801c3c6 <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 801c3c2:	2300      	movs	r3, #0
 801c3c4:	e021      	b.n	801c40a <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 801c3c6:	683b      	ldr	r3, [r7, #0]
 801c3c8:	3304      	adds	r3, #4
 801c3ca:	681b      	ldr	r3, [r3, #0]
 801c3cc:	687a      	ldr	r2, [r7, #4]
 801c3ce:	429a      	cmp	r2, r3
 801c3d0:	d101      	bne.n	801c3d6 <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 801c3d2:	2300      	movs	r3, #0
 801c3d4:	e019      	b.n	801c40a <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 801c3d6:	68fa      	ldr	r2, [r7, #12]
 801c3d8:	683b      	ldr	r3, [r7, #0]
 801c3da:	3304      	adds	r3, #4
 801c3dc:	681b      	ldr	r3, [r3, #0]
 801c3de:	405a      	eors	r2, r3
 801c3e0:	683b      	ldr	r3, [r7, #0]
 801c3e2:	3308      	adds	r3, #8
 801c3e4:	681b      	ldr	r3, [r3, #0]
 801c3e6:	4013      	ands	r3, r2
 801c3e8:	2b00      	cmp	r3, #0
 801c3ea:	d10d      	bne.n	801c408 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801c3ec:	683b      	ldr	r3, [r7, #0]
 801c3ee:	3308      	adds	r3, #8
 801c3f0:	681b      	ldr	r3, [r3, #0]
 801c3f2:	43da      	mvns	r2, r3
 801c3f4:	687b      	ldr	r3, [r7, #4]
 801c3f6:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 801c3f8:	683b      	ldr	r3, [r7, #0]
 801c3fa:	3308      	adds	r3, #8
 801c3fc:	681b      	ldr	r3, [r3, #0]
 801c3fe:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801c400:	429a      	cmp	r2, r3
 801c402:	d101      	bne.n	801c408 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 801c404:	2301      	movs	r3, #1
 801c406:	e000      	b.n	801c40a <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 801c408:	2300      	movs	r3, #0
  }
}
 801c40a:	4618      	mov	r0, r3
 801c40c:	3714      	adds	r7, #20
 801c40e:	46bd      	mov	sp, r7
 801c410:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c414:	4770      	bx	lr
	...

0801c418 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 801c418:	b580      	push	{r7, lr}
 801c41a:	b084      	sub	sp, #16
 801c41c:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 801c41e:	2300      	movs	r3, #0
 801c420:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 801c422:	4b12      	ldr	r3, [pc, #72]	@ (801c46c <ip_reass_tmr+0x54>)
 801c424:	681b      	ldr	r3, [r3, #0]
 801c426:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 801c428:	e018      	b.n	801c45c <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 801c42a:	68fb      	ldr	r3, [r7, #12]
 801c42c:	7fdb      	ldrb	r3, [r3, #31]
 801c42e:	2b00      	cmp	r3, #0
 801c430:	d00b      	beq.n	801c44a <ip_reass_tmr+0x32>
      r->timer--;
 801c432:	68fb      	ldr	r3, [r7, #12]
 801c434:	7fdb      	ldrb	r3, [r3, #31]
 801c436:	3b01      	subs	r3, #1
 801c438:	b2da      	uxtb	r2, r3
 801c43a:	68fb      	ldr	r3, [r7, #12]
 801c43c:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 801c43e:	68fb      	ldr	r3, [r7, #12]
 801c440:	60bb      	str	r3, [r7, #8]
      r = r->next;
 801c442:	68fb      	ldr	r3, [r7, #12]
 801c444:	681b      	ldr	r3, [r3, #0]
 801c446:	60fb      	str	r3, [r7, #12]
 801c448:	e008      	b.n	801c45c <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 801c44a:	68fb      	ldr	r3, [r7, #12]
 801c44c:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 801c44e:	68fb      	ldr	r3, [r7, #12]
 801c450:	681b      	ldr	r3, [r3, #0]
 801c452:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 801c454:	68b9      	ldr	r1, [r7, #8]
 801c456:	6878      	ldr	r0, [r7, #4]
 801c458:	f000 f80a 	bl	801c470 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 801c45c:	68fb      	ldr	r3, [r7, #12]
 801c45e:	2b00      	cmp	r3, #0
 801c460:	d1e3      	bne.n	801c42a <ip_reass_tmr+0x12>
    }
  }
}
 801c462:	bf00      	nop
 801c464:	bf00      	nop
 801c466:	3710      	adds	r7, #16
 801c468:	46bd      	mov	sp, r7
 801c46a:	bd80      	pop	{r7, pc}
 801c46c:	20027914 	.word	0x20027914

0801c470 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801c470:	b580      	push	{r7, lr}
 801c472:	b088      	sub	sp, #32
 801c474:	af00      	add	r7, sp, #0
 801c476:	6078      	str	r0, [r7, #4]
 801c478:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 801c47a:	2300      	movs	r3, #0
 801c47c:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 801c47e:	683a      	ldr	r2, [r7, #0]
 801c480:	687b      	ldr	r3, [r7, #4]
 801c482:	429a      	cmp	r2, r3
 801c484:	d105      	bne.n	801c492 <ip_reass_free_complete_datagram+0x22>
 801c486:	4b45      	ldr	r3, [pc, #276]	@ (801c59c <ip_reass_free_complete_datagram+0x12c>)
 801c488:	22ab      	movs	r2, #171	@ 0xab
 801c48a:	4945      	ldr	r1, [pc, #276]	@ (801c5a0 <ip_reass_free_complete_datagram+0x130>)
 801c48c:	4845      	ldr	r0, [pc, #276]	@ (801c5a4 <ip_reass_free_complete_datagram+0x134>)
 801c48e:	f001 ff01 	bl	801e294 <iprintf>
  if (prev != NULL) {
 801c492:	683b      	ldr	r3, [r7, #0]
 801c494:	2b00      	cmp	r3, #0
 801c496:	d00a      	beq.n	801c4ae <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 801c498:	683b      	ldr	r3, [r7, #0]
 801c49a:	681b      	ldr	r3, [r3, #0]
 801c49c:	687a      	ldr	r2, [r7, #4]
 801c49e:	429a      	cmp	r2, r3
 801c4a0:	d005      	beq.n	801c4ae <ip_reass_free_complete_datagram+0x3e>
 801c4a2:	4b3e      	ldr	r3, [pc, #248]	@ (801c59c <ip_reass_free_complete_datagram+0x12c>)
 801c4a4:	22ad      	movs	r2, #173	@ 0xad
 801c4a6:	4940      	ldr	r1, [pc, #256]	@ (801c5a8 <ip_reass_free_complete_datagram+0x138>)
 801c4a8:	483e      	ldr	r0, [pc, #248]	@ (801c5a4 <ip_reass_free_complete_datagram+0x134>)
 801c4aa:	f001 fef3 	bl	801e294 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 801c4ae:	687b      	ldr	r3, [r7, #4]
 801c4b0:	685b      	ldr	r3, [r3, #4]
 801c4b2:	685b      	ldr	r3, [r3, #4]
 801c4b4:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 801c4b6:	697b      	ldr	r3, [r7, #20]
 801c4b8:	889b      	ldrh	r3, [r3, #4]
 801c4ba:	b29b      	uxth	r3, r3
 801c4bc:	2b00      	cmp	r3, #0
 801c4be:	d12a      	bne.n	801c516 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 801c4c0:	687b      	ldr	r3, [r7, #4]
 801c4c2:	685b      	ldr	r3, [r3, #4]
 801c4c4:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 801c4c6:	697b      	ldr	r3, [r7, #20]
 801c4c8:	681a      	ldr	r2, [r3, #0]
 801c4ca:	687b      	ldr	r3, [r7, #4]
 801c4cc:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 801c4ce:	69bb      	ldr	r3, [r7, #24]
 801c4d0:	6858      	ldr	r0, [r3, #4]
 801c4d2:	687b      	ldr	r3, [r7, #4]
 801c4d4:	3308      	adds	r3, #8
 801c4d6:	2214      	movs	r2, #20
 801c4d8:	4619      	mov	r1, r3
 801c4da:	f002 f814 	bl	801e506 <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 801c4de:	2101      	movs	r1, #1
 801c4e0:	69b8      	ldr	r0, [r7, #24]
 801c4e2:	f7ff fc47 	bl	801bd74 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 801c4e6:	69b8      	ldr	r0, [r7, #24]
 801c4e8:	f7f8 fa8e 	bl	8014a08 <pbuf_clen>
 801c4ec:	4603      	mov	r3, r0
 801c4ee:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801c4f0:	8bfa      	ldrh	r2, [r7, #30]
 801c4f2:	8a7b      	ldrh	r3, [r7, #18]
 801c4f4:	4413      	add	r3, r2
 801c4f6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801c4fa:	db05      	blt.n	801c508 <ip_reass_free_complete_datagram+0x98>
 801c4fc:	4b27      	ldr	r3, [pc, #156]	@ (801c59c <ip_reass_free_complete_datagram+0x12c>)
 801c4fe:	22bc      	movs	r2, #188	@ 0xbc
 801c500:	492a      	ldr	r1, [pc, #168]	@ (801c5ac <ip_reass_free_complete_datagram+0x13c>)
 801c502:	4828      	ldr	r0, [pc, #160]	@ (801c5a4 <ip_reass_free_complete_datagram+0x134>)
 801c504:	f001 fec6 	bl	801e294 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801c508:	8bfa      	ldrh	r2, [r7, #30]
 801c50a:	8a7b      	ldrh	r3, [r7, #18]
 801c50c:	4413      	add	r3, r2
 801c50e:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 801c510:	69b8      	ldr	r0, [r7, #24]
 801c512:	f7f8 f9eb 	bl	80148ec <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 801c516:	687b      	ldr	r3, [r7, #4]
 801c518:	685b      	ldr	r3, [r3, #4]
 801c51a:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 801c51c:	e01f      	b.n	801c55e <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 801c51e:	69bb      	ldr	r3, [r7, #24]
 801c520:	685b      	ldr	r3, [r3, #4]
 801c522:	617b      	str	r3, [r7, #20]
    pcur = p;
 801c524:	69bb      	ldr	r3, [r7, #24]
 801c526:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 801c528:	697b      	ldr	r3, [r7, #20]
 801c52a:	681b      	ldr	r3, [r3, #0]
 801c52c:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 801c52e:	68f8      	ldr	r0, [r7, #12]
 801c530:	f7f8 fa6a 	bl	8014a08 <pbuf_clen>
 801c534:	4603      	mov	r3, r0
 801c536:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801c538:	8bfa      	ldrh	r2, [r7, #30]
 801c53a:	8a7b      	ldrh	r3, [r7, #18]
 801c53c:	4413      	add	r3, r2
 801c53e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801c542:	db05      	blt.n	801c550 <ip_reass_free_complete_datagram+0xe0>
 801c544:	4b15      	ldr	r3, [pc, #84]	@ (801c59c <ip_reass_free_complete_datagram+0x12c>)
 801c546:	22cc      	movs	r2, #204	@ 0xcc
 801c548:	4918      	ldr	r1, [pc, #96]	@ (801c5ac <ip_reass_free_complete_datagram+0x13c>)
 801c54a:	4816      	ldr	r0, [pc, #88]	@ (801c5a4 <ip_reass_free_complete_datagram+0x134>)
 801c54c:	f001 fea2 	bl	801e294 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801c550:	8bfa      	ldrh	r2, [r7, #30]
 801c552:	8a7b      	ldrh	r3, [r7, #18]
 801c554:	4413      	add	r3, r2
 801c556:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 801c558:	68f8      	ldr	r0, [r7, #12]
 801c55a:	f7f8 f9c7 	bl	80148ec <pbuf_free>
  while (p != NULL) {
 801c55e:	69bb      	ldr	r3, [r7, #24]
 801c560:	2b00      	cmp	r3, #0
 801c562:	d1dc      	bne.n	801c51e <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 801c564:	6839      	ldr	r1, [r7, #0]
 801c566:	6878      	ldr	r0, [r7, #4]
 801c568:	f000 f8c2 	bl	801c6f0 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 801c56c:	4b10      	ldr	r3, [pc, #64]	@ (801c5b0 <ip_reass_free_complete_datagram+0x140>)
 801c56e:	881b      	ldrh	r3, [r3, #0]
 801c570:	8bfa      	ldrh	r2, [r7, #30]
 801c572:	429a      	cmp	r2, r3
 801c574:	d905      	bls.n	801c582 <ip_reass_free_complete_datagram+0x112>
 801c576:	4b09      	ldr	r3, [pc, #36]	@ (801c59c <ip_reass_free_complete_datagram+0x12c>)
 801c578:	22d2      	movs	r2, #210	@ 0xd2
 801c57a:	490e      	ldr	r1, [pc, #56]	@ (801c5b4 <ip_reass_free_complete_datagram+0x144>)
 801c57c:	4809      	ldr	r0, [pc, #36]	@ (801c5a4 <ip_reass_free_complete_datagram+0x134>)
 801c57e:	f001 fe89 	bl	801e294 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 801c582:	4b0b      	ldr	r3, [pc, #44]	@ (801c5b0 <ip_reass_free_complete_datagram+0x140>)
 801c584:	881a      	ldrh	r2, [r3, #0]
 801c586:	8bfb      	ldrh	r3, [r7, #30]
 801c588:	1ad3      	subs	r3, r2, r3
 801c58a:	b29a      	uxth	r2, r3
 801c58c:	4b08      	ldr	r3, [pc, #32]	@ (801c5b0 <ip_reass_free_complete_datagram+0x140>)
 801c58e:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 801c590:	8bfb      	ldrh	r3, [r7, #30]
}
 801c592:	4618      	mov	r0, r3
 801c594:	3720      	adds	r7, #32
 801c596:	46bd      	mov	sp, r7
 801c598:	bd80      	pop	{r7, pc}
 801c59a:	bf00      	nop
 801c59c:	08021a60 	.word	0x08021a60
 801c5a0:	08021a9c 	.word	0x08021a9c
 801c5a4:	08021aa8 	.word	0x08021aa8
 801c5a8:	08021ad0 	.word	0x08021ad0
 801c5ac:	08021ae4 	.word	0x08021ae4
 801c5b0:	20027918 	.word	0x20027918
 801c5b4:	08021b04 	.word	0x08021b04

0801c5b8 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 801c5b8:	b580      	push	{r7, lr}
 801c5ba:	b08a      	sub	sp, #40	@ 0x28
 801c5bc:	af00      	add	r7, sp, #0
 801c5be:	6078      	str	r0, [r7, #4]
 801c5c0:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 801c5c2:	2300      	movs	r3, #0
 801c5c4:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 801c5c6:	2300      	movs	r3, #0
 801c5c8:	623b      	str	r3, [r7, #32]
    prev = NULL;
 801c5ca:	2300      	movs	r3, #0
 801c5cc:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 801c5ce:	2300      	movs	r3, #0
 801c5d0:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 801c5d2:	2300      	movs	r3, #0
 801c5d4:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 801c5d6:	4b28      	ldr	r3, [pc, #160]	@ (801c678 <ip_reass_remove_oldest_datagram+0xc0>)
 801c5d8:	681b      	ldr	r3, [r3, #0]
 801c5da:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 801c5dc:	e030      	b.n	801c640 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 801c5de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c5e0:	695a      	ldr	r2, [r3, #20]
 801c5e2:	687b      	ldr	r3, [r7, #4]
 801c5e4:	68db      	ldr	r3, [r3, #12]
 801c5e6:	429a      	cmp	r2, r3
 801c5e8:	d10c      	bne.n	801c604 <ip_reass_remove_oldest_datagram+0x4c>
 801c5ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c5ec:	699a      	ldr	r2, [r3, #24]
 801c5ee:	687b      	ldr	r3, [r7, #4]
 801c5f0:	691b      	ldr	r3, [r3, #16]
 801c5f2:	429a      	cmp	r2, r3
 801c5f4:	d106      	bne.n	801c604 <ip_reass_remove_oldest_datagram+0x4c>
 801c5f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c5f8:	899a      	ldrh	r2, [r3, #12]
 801c5fa:	687b      	ldr	r3, [r7, #4]
 801c5fc:	889b      	ldrh	r3, [r3, #4]
 801c5fe:	b29b      	uxth	r3, r3
 801c600:	429a      	cmp	r2, r3
 801c602:	d014      	beq.n	801c62e <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 801c604:	693b      	ldr	r3, [r7, #16]
 801c606:	3301      	adds	r3, #1
 801c608:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 801c60a:	6a3b      	ldr	r3, [r7, #32]
 801c60c:	2b00      	cmp	r3, #0
 801c60e:	d104      	bne.n	801c61a <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 801c610:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c612:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801c614:	69fb      	ldr	r3, [r7, #28]
 801c616:	61bb      	str	r3, [r7, #24]
 801c618:	e009      	b.n	801c62e <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 801c61a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c61c:	7fda      	ldrb	r2, [r3, #31]
 801c61e:	6a3b      	ldr	r3, [r7, #32]
 801c620:	7fdb      	ldrb	r3, [r3, #31]
 801c622:	429a      	cmp	r2, r3
 801c624:	d803      	bhi.n	801c62e <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 801c626:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c628:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801c62a:	69fb      	ldr	r3, [r7, #28]
 801c62c:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 801c62e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c630:	681b      	ldr	r3, [r3, #0]
 801c632:	2b00      	cmp	r3, #0
 801c634:	d001      	beq.n	801c63a <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 801c636:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c638:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 801c63a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c63c:	681b      	ldr	r3, [r3, #0]
 801c63e:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 801c640:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c642:	2b00      	cmp	r3, #0
 801c644:	d1cb      	bne.n	801c5de <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 801c646:	6a3b      	ldr	r3, [r7, #32]
 801c648:	2b00      	cmp	r3, #0
 801c64a:	d008      	beq.n	801c65e <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 801c64c:	69b9      	ldr	r1, [r7, #24]
 801c64e:	6a38      	ldr	r0, [r7, #32]
 801c650:	f7ff ff0e 	bl	801c470 <ip_reass_free_complete_datagram>
 801c654:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 801c656:	697a      	ldr	r2, [r7, #20]
 801c658:	68fb      	ldr	r3, [r7, #12]
 801c65a:	4413      	add	r3, r2
 801c65c:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 801c65e:	697a      	ldr	r2, [r7, #20]
 801c660:	683b      	ldr	r3, [r7, #0]
 801c662:	429a      	cmp	r2, r3
 801c664:	da02      	bge.n	801c66c <ip_reass_remove_oldest_datagram+0xb4>
 801c666:	693b      	ldr	r3, [r7, #16]
 801c668:	2b01      	cmp	r3, #1
 801c66a:	dcac      	bgt.n	801c5c6 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 801c66c:	697b      	ldr	r3, [r7, #20]
}
 801c66e:	4618      	mov	r0, r3
 801c670:	3728      	adds	r7, #40	@ 0x28
 801c672:	46bd      	mov	sp, r7
 801c674:	bd80      	pop	{r7, pc}
 801c676:	bf00      	nop
 801c678:	20027914 	.word	0x20027914

0801c67c <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 801c67c:	b580      	push	{r7, lr}
 801c67e:	b084      	sub	sp, #16
 801c680:	af00      	add	r7, sp, #0
 801c682:	6078      	str	r0, [r7, #4]
 801c684:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801c686:	2004      	movs	r0, #4
 801c688:	f7f7 fa16 	bl	8013ab8 <memp_malloc>
 801c68c:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 801c68e:	68fb      	ldr	r3, [r7, #12]
 801c690:	2b00      	cmp	r3, #0
 801c692:	d110      	bne.n	801c6b6 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 801c694:	6839      	ldr	r1, [r7, #0]
 801c696:	6878      	ldr	r0, [r7, #4]
 801c698:	f7ff ff8e 	bl	801c5b8 <ip_reass_remove_oldest_datagram>
 801c69c:	4602      	mov	r2, r0
 801c69e:	683b      	ldr	r3, [r7, #0]
 801c6a0:	4293      	cmp	r3, r2
 801c6a2:	dc03      	bgt.n	801c6ac <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801c6a4:	2004      	movs	r0, #4
 801c6a6:	f7f7 fa07 	bl	8013ab8 <memp_malloc>
 801c6aa:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 801c6ac:	68fb      	ldr	r3, [r7, #12]
 801c6ae:	2b00      	cmp	r3, #0
 801c6b0:	d101      	bne.n	801c6b6 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 801c6b2:	2300      	movs	r3, #0
 801c6b4:	e016      	b.n	801c6e4 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 801c6b6:	2220      	movs	r2, #32
 801c6b8:	2100      	movs	r1, #0
 801c6ba:	68f8      	ldr	r0, [r7, #12]
 801c6bc:	f001 fe4f 	bl	801e35e <memset>
  ipr->timer = IP_REASS_MAXAGE;
 801c6c0:	68fb      	ldr	r3, [r7, #12]
 801c6c2:	220f      	movs	r2, #15
 801c6c4:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 801c6c6:	4b09      	ldr	r3, [pc, #36]	@ (801c6ec <ip_reass_enqueue_new_datagram+0x70>)
 801c6c8:	681a      	ldr	r2, [r3, #0]
 801c6ca:	68fb      	ldr	r3, [r7, #12]
 801c6cc:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 801c6ce:	4a07      	ldr	r2, [pc, #28]	@ (801c6ec <ip_reass_enqueue_new_datagram+0x70>)
 801c6d0:	68fb      	ldr	r3, [r7, #12]
 801c6d2:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 801c6d4:	68fb      	ldr	r3, [r7, #12]
 801c6d6:	3308      	adds	r3, #8
 801c6d8:	2214      	movs	r2, #20
 801c6da:	6879      	ldr	r1, [r7, #4]
 801c6dc:	4618      	mov	r0, r3
 801c6de:	f001 ff12 	bl	801e506 <memcpy>
  return ipr;
 801c6e2:	68fb      	ldr	r3, [r7, #12]
}
 801c6e4:	4618      	mov	r0, r3
 801c6e6:	3710      	adds	r7, #16
 801c6e8:	46bd      	mov	sp, r7
 801c6ea:	bd80      	pop	{r7, pc}
 801c6ec:	20027914 	.word	0x20027914

0801c6f0 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801c6f0:	b580      	push	{r7, lr}
 801c6f2:	b082      	sub	sp, #8
 801c6f4:	af00      	add	r7, sp, #0
 801c6f6:	6078      	str	r0, [r7, #4]
 801c6f8:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 801c6fa:	4b10      	ldr	r3, [pc, #64]	@ (801c73c <ip_reass_dequeue_datagram+0x4c>)
 801c6fc:	681b      	ldr	r3, [r3, #0]
 801c6fe:	687a      	ldr	r2, [r7, #4]
 801c700:	429a      	cmp	r2, r3
 801c702:	d104      	bne.n	801c70e <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 801c704:	687b      	ldr	r3, [r7, #4]
 801c706:	681b      	ldr	r3, [r3, #0]
 801c708:	4a0c      	ldr	r2, [pc, #48]	@ (801c73c <ip_reass_dequeue_datagram+0x4c>)
 801c70a:	6013      	str	r3, [r2, #0]
 801c70c:	e00d      	b.n	801c72a <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 801c70e:	683b      	ldr	r3, [r7, #0]
 801c710:	2b00      	cmp	r3, #0
 801c712:	d106      	bne.n	801c722 <ip_reass_dequeue_datagram+0x32>
 801c714:	4b0a      	ldr	r3, [pc, #40]	@ (801c740 <ip_reass_dequeue_datagram+0x50>)
 801c716:	f240 1245 	movw	r2, #325	@ 0x145
 801c71a:	490a      	ldr	r1, [pc, #40]	@ (801c744 <ip_reass_dequeue_datagram+0x54>)
 801c71c:	480a      	ldr	r0, [pc, #40]	@ (801c748 <ip_reass_dequeue_datagram+0x58>)
 801c71e:	f001 fdb9 	bl	801e294 <iprintf>
    prev->next = ipr->next;
 801c722:	687b      	ldr	r3, [r7, #4]
 801c724:	681a      	ldr	r2, [r3, #0]
 801c726:	683b      	ldr	r3, [r7, #0]
 801c728:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 801c72a:	6879      	ldr	r1, [r7, #4]
 801c72c:	2004      	movs	r0, #4
 801c72e:	f7f7 fa39 	bl	8013ba4 <memp_free>
}
 801c732:	bf00      	nop
 801c734:	3708      	adds	r7, #8
 801c736:	46bd      	mov	sp, r7
 801c738:	bd80      	pop	{r7, pc}
 801c73a:	bf00      	nop
 801c73c:	20027914 	.word	0x20027914
 801c740:	08021a60 	.word	0x08021a60
 801c744:	08021b28 	.word	0x08021b28
 801c748:	08021aa8 	.word	0x08021aa8

0801c74c <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 801c74c:	b580      	push	{r7, lr}
 801c74e:	b08c      	sub	sp, #48	@ 0x30
 801c750:	af00      	add	r7, sp, #0
 801c752:	60f8      	str	r0, [r7, #12]
 801c754:	60b9      	str	r1, [r7, #8]
 801c756:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 801c758:	2300      	movs	r3, #0
 801c75a:	62bb      	str	r3, [r7, #40]	@ 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 801c75c:	2301      	movs	r3, #1
 801c75e:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 801c760:	68bb      	ldr	r3, [r7, #8]
 801c762:	685b      	ldr	r3, [r3, #4]
 801c764:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801c766:	69fb      	ldr	r3, [r7, #28]
 801c768:	885b      	ldrh	r3, [r3, #2]
 801c76a:	b29b      	uxth	r3, r3
 801c76c:	4618      	mov	r0, r3
 801c76e:	f7f6 fccf 	bl	8013110 <lwip_htons>
 801c772:	4603      	mov	r3, r0
 801c774:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 801c776:	69fb      	ldr	r3, [r7, #28]
 801c778:	781b      	ldrb	r3, [r3, #0]
 801c77a:	f003 030f 	and.w	r3, r3, #15
 801c77e:	b2db      	uxtb	r3, r3
 801c780:	009b      	lsls	r3, r3, #2
 801c782:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 801c784:	7e7b      	ldrb	r3, [r7, #25]
 801c786:	b29b      	uxth	r3, r3
 801c788:	8b7a      	ldrh	r2, [r7, #26]
 801c78a:	429a      	cmp	r2, r3
 801c78c:	d202      	bcs.n	801c794 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801c78e:	f04f 33ff 	mov.w	r3, #4294967295
 801c792:	e135      	b.n	801ca00 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 801c794:	7e7b      	ldrb	r3, [r7, #25]
 801c796:	b29b      	uxth	r3, r3
 801c798:	8b7a      	ldrh	r2, [r7, #26]
 801c79a:	1ad3      	subs	r3, r2, r3
 801c79c:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 801c79e:	69fb      	ldr	r3, [r7, #28]
 801c7a0:	88db      	ldrh	r3, [r3, #6]
 801c7a2:	b29b      	uxth	r3, r3
 801c7a4:	4618      	mov	r0, r3
 801c7a6:	f7f6 fcb3 	bl	8013110 <lwip_htons>
 801c7aa:	4603      	mov	r3, r0
 801c7ac:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801c7b0:	b29b      	uxth	r3, r3
 801c7b2:	00db      	lsls	r3, r3, #3
 801c7b4:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 801c7b6:	68bb      	ldr	r3, [r7, #8]
 801c7b8:	685b      	ldr	r3, [r3, #4]
 801c7ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  iprh->next_pbuf = NULL;
 801c7bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c7be:	2200      	movs	r2, #0
 801c7c0:	701a      	strb	r2, [r3, #0]
 801c7c2:	2200      	movs	r2, #0
 801c7c4:	705a      	strb	r2, [r3, #1]
 801c7c6:	2200      	movs	r2, #0
 801c7c8:	709a      	strb	r2, [r3, #2]
 801c7ca:	2200      	movs	r2, #0
 801c7cc:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 801c7ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c7d0:	8afa      	ldrh	r2, [r7, #22]
 801c7d2:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 801c7d4:	8afa      	ldrh	r2, [r7, #22]
 801c7d6:	8b7b      	ldrh	r3, [r7, #26]
 801c7d8:	4413      	add	r3, r2
 801c7da:	b29a      	uxth	r2, r3
 801c7dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c7de:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 801c7e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c7e2:	88db      	ldrh	r3, [r3, #6]
 801c7e4:	b29b      	uxth	r3, r3
 801c7e6:	8afa      	ldrh	r2, [r7, #22]
 801c7e8:	429a      	cmp	r2, r3
 801c7ea:	d902      	bls.n	801c7f2 <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801c7ec:	f04f 33ff 	mov.w	r3, #4294967295
 801c7f0:	e106      	b.n	801ca00 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 801c7f2:	68fb      	ldr	r3, [r7, #12]
 801c7f4:	685b      	ldr	r3, [r3, #4]
 801c7f6:	627b      	str	r3, [r7, #36]	@ 0x24
 801c7f8:	e068      	b.n	801c8cc <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 801c7fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c7fc:	685b      	ldr	r3, [r3, #4]
 801c7fe:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 801c800:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c802:	889b      	ldrh	r3, [r3, #4]
 801c804:	b29a      	uxth	r2, r3
 801c806:	693b      	ldr	r3, [r7, #16]
 801c808:	889b      	ldrh	r3, [r3, #4]
 801c80a:	b29b      	uxth	r3, r3
 801c80c:	429a      	cmp	r2, r3
 801c80e:	d235      	bcs.n	801c87c <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 801c810:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c812:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801c814:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 801c816:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c818:	2b00      	cmp	r3, #0
 801c81a:	d020      	beq.n	801c85e <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 801c81c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c81e:	889b      	ldrh	r3, [r3, #4]
 801c820:	b29a      	uxth	r2, r3
 801c822:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c824:	88db      	ldrh	r3, [r3, #6]
 801c826:	b29b      	uxth	r3, r3
 801c828:	429a      	cmp	r2, r3
 801c82a:	d307      	bcc.n	801c83c <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 801c82c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c82e:	88db      	ldrh	r3, [r3, #6]
 801c830:	b29a      	uxth	r2, r3
 801c832:	693b      	ldr	r3, [r7, #16]
 801c834:	889b      	ldrh	r3, [r3, #4]
 801c836:	b29b      	uxth	r3, r3
 801c838:	429a      	cmp	r2, r3
 801c83a:	d902      	bls.n	801c842 <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801c83c:	f04f 33ff 	mov.w	r3, #4294967295
 801c840:	e0de      	b.n	801ca00 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 801c842:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c844:	68ba      	ldr	r2, [r7, #8]
 801c846:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 801c848:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c84a:	88db      	ldrh	r3, [r3, #6]
 801c84c:	b29a      	uxth	r2, r3
 801c84e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c850:	889b      	ldrh	r3, [r3, #4]
 801c852:	b29b      	uxth	r3, r3
 801c854:	429a      	cmp	r2, r3
 801c856:	d03d      	beq.n	801c8d4 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801c858:	2300      	movs	r3, #0
 801c85a:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 801c85c:	e03a      	b.n	801c8d4 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 801c85e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c860:	88db      	ldrh	r3, [r3, #6]
 801c862:	b29a      	uxth	r2, r3
 801c864:	693b      	ldr	r3, [r7, #16]
 801c866:	889b      	ldrh	r3, [r3, #4]
 801c868:	b29b      	uxth	r3, r3
 801c86a:	429a      	cmp	r2, r3
 801c86c:	d902      	bls.n	801c874 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801c86e:	f04f 33ff 	mov.w	r3, #4294967295
 801c872:	e0c5      	b.n	801ca00 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 801c874:	68fb      	ldr	r3, [r7, #12]
 801c876:	68ba      	ldr	r2, [r7, #8]
 801c878:	605a      	str	r2, [r3, #4]
      break;
 801c87a:	e02b      	b.n	801c8d4 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 801c87c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c87e:	889b      	ldrh	r3, [r3, #4]
 801c880:	b29a      	uxth	r2, r3
 801c882:	693b      	ldr	r3, [r7, #16]
 801c884:	889b      	ldrh	r3, [r3, #4]
 801c886:	b29b      	uxth	r3, r3
 801c888:	429a      	cmp	r2, r3
 801c88a:	d102      	bne.n	801c892 <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801c88c:	f04f 33ff 	mov.w	r3, #4294967295
 801c890:	e0b6      	b.n	801ca00 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 801c892:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c894:	889b      	ldrh	r3, [r3, #4]
 801c896:	b29a      	uxth	r2, r3
 801c898:	693b      	ldr	r3, [r7, #16]
 801c89a:	88db      	ldrh	r3, [r3, #6]
 801c89c:	b29b      	uxth	r3, r3
 801c89e:	429a      	cmp	r2, r3
 801c8a0:	d202      	bcs.n	801c8a8 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801c8a2:	f04f 33ff 	mov.w	r3, #4294967295
 801c8a6:	e0ab      	b.n	801ca00 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 801c8a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c8aa:	2b00      	cmp	r3, #0
 801c8ac:	d009      	beq.n	801c8c2 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 801c8ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c8b0:	88db      	ldrh	r3, [r3, #6]
 801c8b2:	b29a      	uxth	r2, r3
 801c8b4:	693b      	ldr	r3, [r7, #16]
 801c8b6:	889b      	ldrh	r3, [r3, #4]
 801c8b8:	b29b      	uxth	r3, r3
 801c8ba:	429a      	cmp	r2, r3
 801c8bc:	d001      	beq.n	801c8c2 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801c8be:	2300      	movs	r3, #0
 801c8c0:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 801c8c2:	693b      	ldr	r3, [r7, #16]
 801c8c4:	681b      	ldr	r3, [r3, #0]
 801c8c6:	627b      	str	r3, [r7, #36]	@ 0x24
    iprh_prev = iprh_tmp;
 801c8c8:	693b      	ldr	r3, [r7, #16]
 801c8ca:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (q = ipr->p; q != NULL;) {
 801c8cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c8ce:	2b00      	cmp	r3, #0
 801c8d0:	d193      	bne.n	801c7fa <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 801c8d2:	e000      	b.n	801c8d6 <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 801c8d4:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 801c8d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c8d8:	2b00      	cmp	r3, #0
 801c8da:	d12d      	bne.n	801c938 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 801c8dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c8de:	2b00      	cmp	r3, #0
 801c8e0:	d01c      	beq.n	801c91c <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 801c8e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c8e4:	88db      	ldrh	r3, [r3, #6]
 801c8e6:	b29a      	uxth	r2, r3
 801c8e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c8ea:	889b      	ldrh	r3, [r3, #4]
 801c8ec:	b29b      	uxth	r3, r3
 801c8ee:	429a      	cmp	r2, r3
 801c8f0:	d906      	bls.n	801c900 <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 801c8f2:	4b45      	ldr	r3, [pc, #276]	@ (801ca08 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801c8f4:	f44f 72db 	mov.w	r2, #438	@ 0x1b6
 801c8f8:	4944      	ldr	r1, [pc, #272]	@ (801ca0c <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 801c8fa:	4845      	ldr	r0, [pc, #276]	@ (801ca10 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801c8fc:	f001 fcca 	bl	801e294 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 801c900:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c902:	68ba      	ldr	r2, [r7, #8]
 801c904:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 801c906:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c908:	88db      	ldrh	r3, [r3, #6]
 801c90a:	b29a      	uxth	r2, r3
 801c90c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c90e:	889b      	ldrh	r3, [r3, #4]
 801c910:	b29b      	uxth	r3, r3
 801c912:	429a      	cmp	r2, r3
 801c914:	d010      	beq.n	801c938 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 801c916:	2300      	movs	r3, #0
 801c918:	623b      	str	r3, [r7, #32]
 801c91a:	e00d      	b.n	801c938 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 801c91c:	68fb      	ldr	r3, [r7, #12]
 801c91e:	685b      	ldr	r3, [r3, #4]
 801c920:	2b00      	cmp	r3, #0
 801c922:	d006      	beq.n	801c932 <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 801c924:	4b38      	ldr	r3, [pc, #224]	@ (801ca08 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801c926:	f44f 72df 	mov.w	r2, #446	@ 0x1be
 801c92a:	493a      	ldr	r1, [pc, #232]	@ (801ca14 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 801c92c:	4838      	ldr	r0, [pc, #224]	@ (801ca10 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801c92e:	f001 fcb1 	bl	801e294 <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 801c932:	68fb      	ldr	r3, [r7, #12]
 801c934:	68ba      	ldr	r2, [r7, #8]
 801c936:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 801c938:	687b      	ldr	r3, [r7, #4]
 801c93a:	2b00      	cmp	r3, #0
 801c93c:	d105      	bne.n	801c94a <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 801c93e:	68fb      	ldr	r3, [r7, #12]
 801c940:	7f9b      	ldrb	r3, [r3, #30]
 801c942:	f003 0301 	and.w	r3, r3, #1
 801c946:	2b00      	cmp	r3, #0
 801c948:	d059      	beq.n	801c9fe <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 801c94a:	6a3b      	ldr	r3, [r7, #32]
 801c94c:	2b00      	cmp	r3, #0
 801c94e:	d04f      	beq.n	801c9f0 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 801c950:	68fb      	ldr	r3, [r7, #12]
 801c952:	685b      	ldr	r3, [r3, #4]
 801c954:	2b00      	cmp	r3, #0
 801c956:	d006      	beq.n	801c966 <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 801c958:	68fb      	ldr	r3, [r7, #12]
 801c95a:	685b      	ldr	r3, [r3, #4]
 801c95c:	685b      	ldr	r3, [r3, #4]
 801c95e:	889b      	ldrh	r3, [r3, #4]
 801c960:	b29b      	uxth	r3, r3
 801c962:	2b00      	cmp	r3, #0
 801c964:	d002      	beq.n	801c96c <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 801c966:	2300      	movs	r3, #0
 801c968:	623b      	str	r3, [r7, #32]
 801c96a:	e041      	b.n	801c9f0 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 801c96c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c96e:	62bb      	str	r3, [r7, #40]	@ 0x28
        q = iprh->next_pbuf;
 801c970:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c972:	681b      	ldr	r3, [r3, #0]
 801c974:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 801c976:	e012      	b.n	801c99e <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 801c978:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c97a:	685b      	ldr	r3, [r3, #4]
 801c97c:	62fb      	str	r3, [r7, #44]	@ 0x2c
          if (iprh_prev->end != iprh->start) {
 801c97e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c980:	88db      	ldrh	r3, [r3, #6]
 801c982:	b29a      	uxth	r2, r3
 801c984:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c986:	889b      	ldrh	r3, [r3, #4]
 801c988:	b29b      	uxth	r3, r3
 801c98a:	429a      	cmp	r2, r3
 801c98c:	d002      	beq.n	801c994 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 801c98e:	2300      	movs	r3, #0
 801c990:	623b      	str	r3, [r7, #32]
            break;
 801c992:	e007      	b.n	801c9a4 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 801c994:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c996:	62bb      	str	r3, [r7, #40]	@ 0x28
          q = iprh->next_pbuf;
 801c998:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c99a:	681b      	ldr	r3, [r3, #0]
 801c99c:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 801c99e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c9a0:	2b00      	cmp	r3, #0
 801c9a2:	d1e9      	bne.n	801c978 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 801c9a4:	6a3b      	ldr	r3, [r7, #32]
 801c9a6:	2b00      	cmp	r3, #0
 801c9a8:	d022      	beq.n	801c9f0 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 801c9aa:	68fb      	ldr	r3, [r7, #12]
 801c9ac:	685b      	ldr	r3, [r3, #4]
 801c9ae:	2b00      	cmp	r3, #0
 801c9b0:	d106      	bne.n	801c9c0 <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 801c9b2:	4b15      	ldr	r3, [pc, #84]	@ (801ca08 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801c9b4:	f240 12df 	movw	r2, #479	@ 0x1df
 801c9b8:	4917      	ldr	r1, [pc, #92]	@ (801ca18 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801c9ba:	4815      	ldr	r0, [pc, #84]	@ (801ca10 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801c9bc:	f001 fc6a 	bl	801e294 <iprintf>
          LWIP_ASSERT("sanity check",
 801c9c0:	68fb      	ldr	r3, [r7, #12]
 801c9c2:	685b      	ldr	r3, [r3, #4]
 801c9c4:	685b      	ldr	r3, [r3, #4]
 801c9c6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801c9c8:	429a      	cmp	r2, r3
 801c9ca:	d106      	bne.n	801c9da <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 801c9cc:	4b0e      	ldr	r3, [pc, #56]	@ (801ca08 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801c9ce:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 801c9d2:	4911      	ldr	r1, [pc, #68]	@ (801ca18 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801c9d4:	480e      	ldr	r0, [pc, #56]	@ (801ca10 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801c9d6:	f001 fc5d 	bl	801e294 <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 801c9da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c9dc:	681b      	ldr	r3, [r3, #0]
 801c9de:	2b00      	cmp	r3, #0
 801c9e0:	d006      	beq.n	801c9f0 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 801c9e2:	4b09      	ldr	r3, [pc, #36]	@ (801ca08 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801c9e4:	f44f 72f1 	mov.w	r2, #482	@ 0x1e2
 801c9e8:	490c      	ldr	r1, [pc, #48]	@ (801ca1c <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 801c9ea:	4809      	ldr	r0, [pc, #36]	@ (801ca10 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801c9ec:	f001 fc52 	bl	801e294 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 801c9f0:	6a3b      	ldr	r3, [r7, #32]
 801c9f2:	2b00      	cmp	r3, #0
 801c9f4:	bf14      	ite	ne
 801c9f6:	2301      	movne	r3, #1
 801c9f8:	2300      	moveq	r3, #0
 801c9fa:	b2db      	uxtb	r3, r3
 801c9fc:	e000      	b.n	801ca00 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 801c9fe:	2300      	movs	r3, #0
}
 801ca00:	4618      	mov	r0, r3
 801ca02:	3730      	adds	r7, #48	@ 0x30
 801ca04:	46bd      	mov	sp, r7
 801ca06:	bd80      	pop	{r7, pc}
 801ca08:	08021a60 	.word	0x08021a60
 801ca0c:	08021b44 	.word	0x08021b44
 801ca10:	08021aa8 	.word	0x08021aa8
 801ca14:	08021b64 	.word	0x08021b64
 801ca18:	08021b9c 	.word	0x08021b9c
 801ca1c:	08021bac 	.word	0x08021bac

0801ca20 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 801ca20:	b580      	push	{r7, lr}
 801ca22:	b08e      	sub	sp, #56	@ 0x38
 801ca24:	af00      	add	r7, sp, #0
 801ca26:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 801ca28:	687b      	ldr	r3, [r7, #4]
 801ca2a:	685b      	ldr	r3, [r3, #4]
 801ca2c:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 801ca2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ca30:	781b      	ldrb	r3, [r3, #0]
 801ca32:	f003 030f 	and.w	r3, r3, #15
 801ca36:	b2db      	uxtb	r3, r3
 801ca38:	009b      	lsls	r3, r3, #2
 801ca3a:	b2db      	uxtb	r3, r3
 801ca3c:	2b14      	cmp	r3, #20
 801ca3e:	f040 8171 	bne.w	801cd24 <ip4_reass+0x304>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 801ca42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ca44:	88db      	ldrh	r3, [r3, #6]
 801ca46:	b29b      	uxth	r3, r3
 801ca48:	4618      	mov	r0, r3
 801ca4a:	f7f6 fb61 	bl	8013110 <lwip_htons>
 801ca4e:	4603      	mov	r3, r0
 801ca50:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801ca54:	b29b      	uxth	r3, r3
 801ca56:	00db      	lsls	r3, r3, #3
 801ca58:	84fb      	strh	r3, [r7, #38]	@ 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801ca5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ca5c:	885b      	ldrh	r3, [r3, #2]
 801ca5e:	b29b      	uxth	r3, r3
 801ca60:	4618      	mov	r0, r3
 801ca62:	f7f6 fb55 	bl	8013110 <lwip_htons>
 801ca66:	4603      	mov	r3, r0
 801ca68:	84bb      	strh	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 801ca6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ca6c:	781b      	ldrb	r3, [r3, #0]
 801ca6e:	f003 030f 	and.w	r3, r3, #15
 801ca72:	b2db      	uxtb	r3, r3
 801ca74:	009b      	lsls	r3, r3, #2
 801ca76:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (hlen > len) {
 801ca7a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801ca7e:	b29b      	uxth	r3, r3
 801ca80:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801ca82:	429a      	cmp	r2, r3
 801ca84:	f0c0 8150 	bcc.w	801cd28 <ip4_reass+0x308>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 801ca88:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801ca8c:	b29b      	uxth	r3, r3
 801ca8e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801ca90:	1ad3      	subs	r3, r2, r3
 801ca92:	84bb      	strh	r3, [r7, #36]	@ 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 801ca94:	6878      	ldr	r0, [r7, #4]
 801ca96:	f7f7 ffb7 	bl	8014a08 <pbuf_clen>
 801ca9a:	4603      	mov	r3, r0
 801ca9c:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 801ca9e:	4b8c      	ldr	r3, [pc, #560]	@ (801ccd0 <ip4_reass+0x2b0>)
 801caa0:	881b      	ldrh	r3, [r3, #0]
 801caa2:	461a      	mov	r2, r3
 801caa4:	8c3b      	ldrh	r3, [r7, #32]
 801caa6:	4413      	add	r3, r2
 801caa8:	2b0a      	cmp	r3, #10
 801caaa:	dd10      	ble.n	801cace <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801caac:	8c3b      	ldrh	r3, [r7, #32]
 801caae:	4619      	mov	r1, r3
 801cab0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801cab2:	f7ff fd81 	bl	801c5b8 <ip_reass_remove_oldest_datagram>
 801cab6:	4603      	mov	r3, r0
 801cab8:	2b00      	cmp	r3, #0
 801caba:	f000 8137 	beq.w	801cd2c <ip4_reass+0x30c>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 801cabe:	4b84      	ldr	r3, [pc, #528]	@ (801ccd0 <ip4_reass+0x2b0>)
 801cac0:	881b      	ldrh	r3, [r3, #0]
 801cac2:	461a      	mov	r2, r3
 801cac4:	8c3b      	ldrh	r3, [r7, #32]
 801cac6:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801cac8:	2b0a      	cmp	r3, #10
 801caca:	f300 812f 	bgt.w	801cd2c <ip4_reass+0x30c>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801cace:	4b81      	ldr	r3, [pc, #516]	@ (801ccd4 <ip4_reass+0x2b4>)
 801cad0:	681b      	ldr	r3, [r3, #0]
 801cad2:	633b      	str	r3, [r7, #48]	@ 0x30
 801cad4:	e015      	b.n	801cb02 <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 801cad6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cad8:	695a      	ldr	r2, [r3, #20]
 801cada:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cadc:	68db      	ldr	r3, [r3, #12]
 801cade:	429a      	cmp	r2, r3
 801cae0:	d10c      	bne.n	801cafc <ip4_reass+0xdc>
 801cae2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cae4:	699a      	ldr	r2, [r3, #24]
 801cae6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cae8:	691b      	ldr	r3, [r3, #16]
 801caea:	429a      	cmp	r2, r3
 801caec:	d106      	bne.n	801cafc <ip4_reass+0xdc>
 801caee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801caf0:	899a      	ldrh	r2, [r3, #12]
 801caf2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801caf4:	889b      	ldrh	r3, [r3, #4]
 801caf6:	b29b      	uxth	r3, r3
 801caf8:	429a      	cmp	r2, r3
 801cafa:	d006      	beq.n	801cb0a <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801cafc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cafe:	681b      	ldr	r3, [r3, #0]
 801cb00:	633b      	str	r3, [r7, #48]	@ 0x30
 801cb02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cb04:	2b00      	cmp	r3, #0
 801cb06:	d1e6      	bne.n	801cad6 <ip4_reass+0xb6>
 801cb08:	e000      	b.n	801cb0c <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 801cb0a:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 801cb0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cb0e:	2b00      	cmp	r3, #0
 801cb10:	d109      	bne.n	801cb26 <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 801cb12:	8c3b      	ldrh	r3, [r7, #32]
 801cb14:	4619      	mov	r1, r3
 801cb16:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801cb18:	f7ff fdb0 	bl	801c67c <ip_reass_enqueue_new_datagram>
 801cb1c:	6338      	str	r0, [r7, #48]	@ 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 801cb1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cb20:	2b00      	cmp	r3, #0
 801cb22:	d11c      	bne.n	801cb5e <ip4_reass+0x13e>
      goto nullreturn;
 801cb24:	e105      	b.n	801cd32 <ip4_reass+0x312>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801cb26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cb28:	88db      	ldrh	r3, [r3, #6]
 801cb2a:	b29b      	uxth	r3, r3
 801cb2c:	4618      	mov	r0, r3
 801cb2e:	f7f6 faef 	bl	8013110 <lwip_htons>
 801cb32:	4603      	mov	r3, r0
 801cb34:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801cb38:	2b00      	cmp	r3, #0
 801cb3a:	d110      	bne.n	801cb5e <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 801cb3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cb3e:	89db      	ldrh	r3, [r3, #14]
 801cb40:	4618      	mov	r0, r3
 801cb42:	f7f6 fae5 	bl	8013110 <lwip_htons>
 801cb46:	4603      	mov	r3, r0
 801cb48:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801cb4c:	2b00      	cmp	r3, #0
 801cb4e:	d006      	beq.n	801cb5e <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 801cb50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cb52:	3308      	adds	r3, #8
 801cb54:	2214      	movs	r2, #20
 801cb56:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801cb58:	4618      	mov	r0, r3
 801cb5a:	f001 fcd4 	bl	801e506 <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 801cb5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cb60:	88db      	ldrh	r3, [r3, #6]
 801cb62:	b29b      	uxth	r3, r3
 801cb64:	f003 0320 	and.w	r3, r3, #32
 801cb68:	2b00      	cmp	r3, #0
 801cb6a:	bf0c      	ite	eq
 801cb6c:	2301      	moveq	r3, #1
 801cb6e:	2300      	movne	r3, #0
 801cb70:	b2db      	uxtb	r3, r3
 801cb72:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 801cb74:	69fb      	ldr	r3, [r7, #28]
 801cb76:	2b00      	cmp	r3, #0
 801cb78:	d00e      	beq.n	801cb98 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 801cb7a:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 801cb7c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801cb7e:	4413      	add	r3, r2
 801cb80:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 801cb82:	8b7a      	ldrh	r2, [r7, #26]
 801cb84:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801cb86:	429a      	cmp	r2, r3
 801cb88:	f0c0 80a0 	bcc.w	801cccc <ip4_reass+0x2ac>
 801cb8c:	8b7b      	ldrh	r3, [r7, #26]
 801cb8e:	f64f 72eb 	movw	r2, #65515	@ 0xffeb
 801cb92:	4293      	cmp	r3, r2
 801cb94:	f200 809a 	bhi.w	801cccc <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 801cb98:	69fa      	ldr	r2, [r7, #28]
 801cb9a:	6879      	ldr	r1, [r7, #4]
 801cb9c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801cb9e:	f7ff fdd5 	bl	801c74c <ip_reass_chain_frag_into_datagram_and_validate>
 801cba2:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 801cba4:	697b      	ldr	r3, [r7, #20]
 801cba6:	f1b3 3fff 	cmp.w	r3, #4294967295
 801cbaa:	f000 809b 	beq.w	801cce4 <ip4_reass+0x2c4>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801cbae:	4b48      	ldr	r3, [pc, #288]	@ (801ccd0 <ip4_reass+0x2b0>)
 801cbb0:	881a      	ldrh	r2, [r3, #0]
 801cbb2:	8c3b      	ldrh	r3, [r7, #32]
 801cbb4:	4413      	add	r3, r2
 801cbb6:	b29a      	uxth	r2, r3
 801cbb8:	4b45      	ldr	r3, [pc, #276]	@ (801ccd0 <ip4_reass+0x2b0>)
 801cbba:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 801cbbc:	69fb      	ldr	r3, [r7, #28]
 801cbbe:	2b00      	cmp	r3, #0
 801cbc0:	d00d      	beq.n	801cbde <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 801cbc2:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 801cbc4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801cbc6:	4413      	add	r3, r2
 801cbc8:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 801cbca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cbcc:	8a7a      	ldrh	r2, [r7, #18]
 801cbce:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801cbd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cbd2:	7f9b      	ldrb	r3, [r3, #30]
 801cbd4:	f043 0301 	orr.w	r3, r3, #1
 801cbd8:	b2da      	uxtb	r2, r3
 801cbda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cbdc:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 801cbde:	697b      	ldr	r3, [r7, #20]
 801cbe0:	2b01      	cmp	r3, #1
 801cbe2:	d171      	bne.n	801ccc8 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 801cbe4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cbe6:	8b9b      	ldrh	r3, [r3, #28]
 801cbe8:	3314      	adds	r3, #20
 801cbea:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 801cbec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cbee:	685b      	ldr	r3, [r3, #4]
 801cbf0:	685b      	ldr	r3, [r3, #4]
 801cbf2:	681b      	ldr	r3, [r3, #0]
 801cbf4:	637b      	str	r3, [r7, #52]	@ 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 801cbf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cbf8:	685b      	ldr	r3, [r3, #4]
 801cbfa:	685b      	ldr	r3, [r3, #4]
 801cbfc:	62bb      	str	r3, [r7, #40]	@ 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 801cbfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cc00:	3308      	adds	r3, #8
 801cc02:	2214      	movs	r2, #20
 801cc04:	4619      	mov	r1, r3
 801cc06:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801cc08:	f001 fc7d 	bl	801e506 <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 801cc0c:	8a3b      	ldrh	r3, [r7, #16]
 801cc0e:	4618      	mov	r0, r3
 801cc10:	f7f6 fa7e 	bl	8013110 <lwip_htons>
 801cc14:	4603      	mov	r3, r0
 801cc16:	461a      	mov	r2, r3
 801cc18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cc1a:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 801cc1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cc1e:	2200      	movs	r2, #0
 801cc20:	719a      	strb	r2, [r3, #6]
 801cc22:	2200      	movs	r2, #0
 801cc24:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 801cc26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cc28:	2200      	movs	r2, #0
 801cc2a:	729a      	strb	r2, [r3, #10]
 801cc2c:	2200      	movs	r2, #0
 801cc2e:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 801cc30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cc32:	685b      	ldr	r3, [r3, #4]
 801cc34:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 801cc36:	e00d      	b.n	801cc54 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 801cc38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801cc3a:	685b      	ldr	r3, [r3, #4]
 801cc3c:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 801cc3e:	2114      	movs	r1, #20
 801cc40:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 801cc42:	f7f7 fdcd 	bl	80147e0 <pbuf_remove_header>
      pbuf_cat(p, r);
 801cc46:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 801cc48:	6878      	ldr	r0, [r7, #4]
 801cc4a:	f7f7 ff1d 	bl	8014a88 <pbuf_cat>
      r = iprh->next_pbuf;
 801cc4e:	68fb      	ldr	r3, [r7, #12]
 801cc50:	681b      	ldr	r3, [r3, #0]
 801cc52:	637b      	str	r3, [r7, #52]	@ 0x34
    while (r != NULL) {
 801cc54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801cc56:	2b00      	cmp	r3, #0
 801cc58:	d1ee      	bne.n	801cc38 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 801cc5a:	4b1e      	ldr	r3, [pc, #120]	@ (801ccd4 <ip4_reass+0x2b4>)
 801cc5c:	681b      	ldr	r3, [r3, #0]
 801cc5e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801cc60:	429a      	cmp	r2, r3
 801cc62:	d102      	bne.n	801cc6a <ip4_reass+0x24a>
      ipr_prev = NULL;
 801cc64:	2300      	movs	r3, #0
 801cc66:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801cc68:	e010      	b.n	801cc8c <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801cc6a:	4b1a      	ldr	r3, [pc, #104]	@ (801ccd4 <ip4_reass+0x2b4>)
 801cc6c:	681b      	ldr	r3, [r3, #0]
 801cc6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801cc70:	e007      	b.n	801cc82 <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 801cc72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cc74:	681b      	ldr	r3, [r3, #0]
 801cc76:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801cc78:	429a      	cmp	r2, r3
 801cc7a:	d006      	beq.n	801cc8a <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801cc7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cc7e:	681b      	ldr	r3, [r3, #0]
 801cc80:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801cc82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cc84:	2b00      	cmp	r3, #0
 801cc86:	d1f4      	bne.n	801cc72 <ip4_reass+0x252>
 801cc88:	e000      	b.n	801cc8c <ip4_reass+0x26c>
          break;
 801cc8a:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 801cc8c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801cc8e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801cc90:	f7ff fd2e 	bl	801c6f0 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 801cc94:	6878      	ldr	r0, [r7, #4]
 801cc96:	f7f7 feb7 	bl	8014a08 <pbuf_clen>
 801cc9a:	4603      	mov	r3, r0
 801cc9c:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 801cc9e:	4b0c      	ldr	r3, [pc, #48]	@ (801ccd0 <ip4_reass+0x2b0>)
 801cca0:	881b      	ldrh	r3, [r3, #0]
 801cca2:	8c3a      	ldrh	r2, [r7, #32]
 801cca4:	429a      	cmp	r2, r3
 801cca6:	d906      	bls.n	801ccb6 <ip4_reass+0x296>
 801cca8:	4b0b      	ldr	r3, [pc, #44]	@ (801ccd8 <ip4_reass+0x2b8>)
 801ccaa:	f240 229b 	movw	r2, #667	@ 0x29b
 801ccae:	490b      	ldr	r1, [pc, #44]	@ (801ccdc <ip4_reass+0x2bc>)
 801ccb0:	480b      	ldr	r0, [pc, #44]	@ (801cce0 <ip4_reass+0x2c0>)
 801ccb2:	f001 faef 	bl	801e294 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 801ccb6:	4b06      	ldr	r3, [pc, #24]	@ (801ccd0 <ip4_reass+0x2b0>)
 801ccb8:	881a      	ldrh	r2, [r3, #0]
 801ccba:	8c3b      	ldrh	r3, [r7, #32]
 801ccbc:	1ad3      	subs	r3, r2, r3
 801ccbe:	b29a      	uxth	r2, r3
 801ccc0:	4b03      	ldr	r3, [pc, #12]	@ (801ccd0 <ip4_reass+0x2b0>)
 801ccc2:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 801ccc4:	687b      	ldr	r3, [r7, #4]
 801ccc6:	e038      	b.n	801cd3a <ip4_reass+0x31a>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 801ccc8:	2300      	movs	r3, #0
 801ccca:	e036      	b.n	801cd3a <ip4_reass+0x31a>
      goto nullreturn_ipr;
 801cccc:	bf00      	nop
 801ccce:	e00a      	b.n	801cce6 <ip4_reass+0x2c6>
 801ccd0:	20027918 	.word	0x20027918
 801ccd4:	20027914 	.word	0x20027914
 801ccd8:	08021a60 	.word	0x08021a60
 801ccdc:	08021bd0 	.word	0x08021bd0
 801cce0:	08021aa8 	.word	0x08021aa8
    goto nullreturn_ipr;
 801cce4:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 801cce6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cce8:	2b00      	cmp	r3, #0
 801ccea:	d106      	bne.n	801ccfa <ip4_reass+0x2da>
 801ccec:	4b15      	ldr	r3, [pc, #84]	@ (801cd44 <ip4_reass+0x324>)
 801ccee:	f44f 722a 	mov.w	r2, #680	@ 0x2a8
 801ccf2:	4915      	ldr	r1, [pc, #84]	@ (801cd48 <ip4_reass+0x328>)
 801ccf4:	4815      	ldr	r0, [pc, #84]	@ (801cd4c <ip4_reass+0x32c>)
 801ccf6:	f001 facd 	bl	801e294 <iprintf>
  if (ipr->p == NULL) {
 801ccfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ccfc:	685b      	ldr	r3, [r3, #4]
 801ccfe:	2b00      	cmp	r3, #0
 801cd00:	d116      	bne.n	801cd30 <ip4_reass+0x310>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 801cd02:	4b13      	ldr	r3, [pc, #76]	@ (801cd50 <ip4_reass+0x330>)
 801cd04:	681b      	ldr	r3, [r3, #0]
 801cd06:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801cd08:	429a      	cmp	r2, r3
 801cd0a:	d006      	beq.n	801cd1a <ip4_reass+0x2fa>
 801cd0c:	4b0d      	ldr	r3, [pc, #52]	@ (801cd44 <ip4_reass+0x324>)
 801cd0e:	f240 22ab 	movw	r2, #683	@ 0x2ab
 801cd12:	4910      	ldr	r1, [pc, #64]	@ (801cd54 <ip4_reass+0x334>)
 801cd14:	480d      	ldr	r0, [pc, #52]	@ (801cd4c <ip4_reass+0x32c>)
 801cd16:	f001 fabd 	bl	801e294 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 801cd1a:	2100      	movs	r1, #0
 801cd1c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801cd1e:	f7ff fce7 	bl	801c6f0 <ip_reass_dequeue_datagram>
 801cd22:	e006      	b.n	801cd32 <ip4_reass+0x312>
    goto nullreturn;
 801cd24:	bf00      	nop
 801cd26:	e004      	b.n	801cd32 <ip4_reass+0x312>
    goto nullreturn;
 801cd28:	bf00      	nop
 801cd2a:	e002      	b.n	801cd32 <ip4_reass+0x312>
      goto nullreturn;
 801cd2c:	bf00      	nop
 801cd2e:	e000      	b.n	801cd32 <ip4_reass+0x312>
  }

nullreturn:
 801cd30:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 801cd32:	6878      	ldr	r0, [r7, #4]
 801cd34:	f7f7 fdda 	bl	80148ec <pbuf_free>
  return NULL;
 801cd38:	2300      	movs	r3, #0
}
 801cd3a:	4618      	mov	r0, r3
 801cd3c:	3738      	adds	r7, #56	@ 0x38
 801cd3e:	46bd      	mov	sp, r7
 801cd40:	bd80      	pop	{r7, pc}
 801cd42:	bf00      	nop
 801cd44:	08021a60 	.word	0x08021a60
 801cd48:	08021bec 	.word	0x08021bec
 801cd4c:	08021aa8 	.word	0x08021aa8
 801cd50:	20027914 	.word	0x20027914
 801cd54:	08021bf8 	.word	0x08021bf8

0801cd58 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 801cd58:	b580      	push	{r7, lr}
 801cd5a:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 801cd5c:	2005      	movs	r0, #5
 801cd5e:	f7f6 feab 	bl	8013ab8 <memp_malloc>
 801cd62:	4603      	mov	r3, r0
}
 801cd64:	4618      	mov	r0, r3
 801cd66:	bd80      	pop	{r7, pc}

0801cd68 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 801cd68:	b580      	push	{r7, lr}
 801cd6a:	b082      	sub	sp, #8
 801cd6c:	af00      	add	r7, sp, #0
 801cd6e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 801cd70:	687b      	ldr	r3, [r7, #4]
 801cd72:	2b00      	cmp	r3, #0
 801cd74:	d106      	bne.n	801cd84 <ip_frag_free_pbuf_custom_ref+0x1c>
 801cd76:	4b07      	ldr	r3, [pc, #28]	@ (801cd94 <ip_frag_free_pbuf_custom_ref+0x2c>)
 801cd78:	f44f 7231 	mov.w	r2, #708	@ 0x2c4
 801cd7c:	4906      	ldr	r1, [pc, #24]	@ (801cd98 <ip_frag_free_pbuf_custom_ref+0x30>)
 801cd7e:	4807      	ldr	r0, [pc, #28]	@ (801cd9c <ip_frag_free_pbuf_custom_ref+0x34>)
 801cd80:	f001 fa88 	bl	801e294 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 801cd84:	6879      	ldr	r1, [r7, #4]
 801cd86:	2005      	movs	r0, #5
 801cd88:	f7f6 ff0c 	bl	8013ba4 <memp_free>
}
 801cd8c:	bf00      	nop
 801cd8e:	3708      	adds	r7, #8
 801cd90:	46bd      	mov	sp, r7
 801cd92:	bd80      	pop	{r7, pc}
 801cd94:	08021a60 	.word	0x08021a60
 801cd98:	08021c18 	.word	0x08021c18
 801cd9c:	08021aa8 	.word	0x08021aa8

0801cda0 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 801cda0:	b580      	push	{r7, lr}
 801cda2:	b084      	sub	sp, #16
 801cda4:	af00      	add	r7, sp, #0
 801cda6:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 801cda8:	687b      	ldr	r3, [r7, #4]
 801cdaa:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 801cdac:	68fb      	ldr	r3, [r7, #12]
 801cdae:	2b00      	cmp	r3, #0
 801cdb0:	d106      	bne.n	801cdc0 <ipfrag_free_pbuf_custom+0x20>
 801cdb2:	4b11      	ldr	r3, [pc, #68]	@ (801cdf8 <ipfrag_free_pbuf_custom+0x58>)
 801cdb4:	f240 22ce 	movw	r2, #718	@ 0x2ce
 801cdb8:	4910      	ldr	r1, [pc, #64]	@ (801cdfc <ipfrag_free_pbuf_custom+0x5c>)
 801cdba:	4811      	ldr	r0, [pc, #68]	@ (801ce00 <ipfrag_free_pbuf_custom+0x60>)
 801cdbc:	f001 fa6a 	bl	801e294 <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 801cdc0:	68fa      	ldr	r2, [r7, #12]
 801cdc2:	687b      	ldr	r3, [r7, #4]
 801cdc4:	429a      	cmp	r2, r3
 801cdc6:	d006      	beq.n	801cdd6 <ipfrag_free_pbuf_custom+0x36>
 801cdc8:	4b0b      	ldr	r3, [pc, #44]	@ (801cdf8 <ipfrag_free_pbuf_custom+0x58>)
 801cdca:	f240 22cf 	movw	r2, #719	@ 0x2cf
 801cdce:	490d      	ldr	r1, [pc, #52]	@ (801ce04 <ipfrag_free_pbuf_custom+0x64>)
 801cdd0:	480b      	ldr	r0, [pc, #44]	@ (801ce00 <ipfrag_free_pbuf_custom+0x60>)
 801cdd2:	f001 fa5f 	bl	801e294 <iprintf>
  if (pcr->original != NULL) {
 801cdd6:	68fb      	ldr	r3, [r7, #12]
 801cdd8:	695b      	ldr	r3, [r3, #20]
 801cdda:	2b00      	cmp	r3, #0
 801cddc:	d004      	beq.n	801cde8 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 801cdde:	68fb      	ldr	r3, [r7, #12]
 801cde0:	695b      	ldr	r3, [r3, #20]
 801cde2:	4618      	mov	r0, r3
 801cde4:	f7f7 fd82 	bl	80148ec <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 801cde8:	68f8      	ldr	r0, [r7, #12]
 801cdea:	f7ff ffbd 	bl	801cd68 <ip_frag_free_pbuf_custom_ref>
}
 801cdee:	bf00      	nop
 801cdf0:	3710      	adds	r7, #16
 801cdf2:	46bd      	mov	sp, r7
 801cdf4:	bd80      	pop	{r7, pc}
 801cdf6:	bf00      	nop
 801cdf8:	08021a60 	.word	0x08021a60
 801cdfc:	08021c24 	.word	0x08021c24
 801ce00:	08021aa8 	.word	0x08021aa8
 801ce04:	08021c30 	.word	0x08021c30

0801ce08 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 801ce08:	b580      	push	{r7, lr}
 801ce0a:	b094      	sub	sp, #80	@ 0x50
 801ce0c:	af02      	add	r7, sp, #8
 801ce0e:	60f8      	str	r0, [r7, #12]
 801ce10:	60b9      	str	r1, [r7, #8]
 801ce12:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 801ce14:	2300      	movs	r3, #0
 801ce16:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 801ce1a:	68bb      	ldr	r3, [r7, #8]
 801ce1c:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801ce1e:	3b14      	subs	r3, #20
 801ce20:	2b00      	cmp	r3, #0
 801ce22:	da00      	bge.n	801ce26 <ip4_frag+0x1e>
 801ce24:	3307      	adds	r3, #7
 801ce26:	10db      	asrs	r3, r3, #3
 801ce28:	877b      	strh	r3, [r7, #58]	@ 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 801ce2a:	2314      	movs	r3, #20
 801ce2c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 801ce2e:	68fb      	ldr	r3, [r7, #12]
 801ce30:	685b      	ldr	r3, [r3, #4]
 801ce32:	637b      	str	r3, [r7, #52]	@ 0x34
  iphdr = original_iphdr;
 801ce34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801ce36:	633b      	str	r3, [r7, #48]	@ 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 801ce38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ce3a:	781b      	ldrb	r3, [r3, #0]
 801ce3c:	f003 030f 	and.w	r3, r3, #15
 801ce40:	b2db      	uxtb	r3, r3
 801ce42:	009b      	lsls	r3, r3, #2
 801ce44:	b2db      	uxtb	r3, r3
 801ce46:	2b14      	cmp	r3, #20
 801ce48:	d002      	beq.n	801ce50 <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 801ce4a:	f06f 0305 	mvn.w	r3, #5
 801ce4e:	e110      	b.n	801d072 <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 801ce50:	68fb      	ldr	r3, [r7, #12]
 801ce52:	895b      	ldrh	r3, [r3, #10]
 801ce54:	2b13      	cmp	r3, #19
 801ce56:	d809      	bhi.n	801ce6c <ip4_frag+0x64>
 801ce58:	4b88      	ldr	r3, [pc, #544]	@ (801d07c <ip4_frag+0x274>)
 801ce5a:	f44f 723f 	mov.w	r2, #764	@ 0x2fc
 801ce5e:	4988      	ldr	r1, [pc, #544]	@ (801d080 <ip4_frag+0x278>)
 801ce60:	4888      	ldr	r0, [pc, #544]	@ (801d084 <ip4_frag+0x27c>)
 801ce62:	f001 fa17 	bl	801e294 <iprintf>
 801ce66:	f06f 0305 	mvn.w	r3, #5
 801ce6a:	e102      	b.n	801d072 <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 801ce6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ce6e:	88db      	ldrh	r3, [r3, #6]
 801ce70:	b29b      	uxth	r3, r3
 801ce72:	4618      	mov	r0, r3
 801ce74:	f7f6 f94c 	bl	8013110 <lwip_htons>
 801ce78:	4603      	mov	r3, r0
 801ce7a:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  ofo = tmp & IP_OFFMASK;
 801ce7c:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801ce7e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801ce82:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 801ce86:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801ce88:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 801ce8c:	62fb      	str	r3, [r7, #44]	@ 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 801ce8e:	68fb      	ldr	r3, [r7, #12]
 801ce90:	891b      	ldrh	r3, [r3, #8]
 801ce92:	3b14      	subs	r3, #20
 801ce94:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

  while (left) {
 801ce98:	e0e1      	b.n	801d05e <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 801ce9a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 801ce9c:	00db      	lsls	r3, r3, #3
 801ce9e:	b29b      	uxth	r3, r3
 801cea0:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801cea4:	4293      	cmp	r3, r2
 801cea6:	bf28      	it	cs
 801cea8:	4613      	movcs	r3, r2
 801ceaa:	857b      	strh	r3, [r7, #42]	@ 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 801ceac:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801ceb0:	2114      	movs	r1, #20
 801ceb2:	200e      	movs	r0, #14
 801ceb4:	f7f7 fa36 	bl	8014324 <pbuf_alloc>
 801ceb8:	6278      	str	r0, [r7, #36]	@ 0x24
    if (rambuf == NULL) {
 801ceba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cebc:	2b00      	cmp	r3, #0
 801cebe:	f000 80d5 	beq.w	801d06c <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 801cec2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cec4:	895b      	ldrh	r3, [r3, #10]
 801cec6:	2b13      	cmp	r3, #19
 801cec8:	d806      	bhi.n	801ced8 <ip4_frag+0xd0>
 801ceca:	4b6c      	ldr	r3, [pc, #432]	@ (801d07c <ip4_frag+0x274>)
 801cecc:	f44f 7249 	mov.w	r2, #804	@ 0x324
 801ced0:	496d      	ldr	r1, [pc, #436]	@ (801d088 <ip4_frag+0x280>)
 801ced2:	486c      	ldr	r0, [pc, #432]	@ (801d084 <ip4_frag+0x27c>)
 801ced4:	f001 f9de 	bl	801e294 <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 801ced8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ceda:	685b      	ldr	r3, [r3, #4]
 801cedc:	2214      	movs	r2, #20
 801cede:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 801cee0:	4618      	mov	r0, r3
 801cee2:	f001 fb10 	bl	801e506 <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 801cee6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cee8:	685b      	ldr	r3, [r3, #4]
 801ceea:	633b      	str	r3, [r7, #48]	@ 0x30

    left_to_copy = fragsize;
 801ceec:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801ceee:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    while (left_to_copy) {
 801cef2:	e064      	b.n	801cfbe <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 801cef4:	68fb      	ldr	r3, [r7, #12]
 801cef6:	895a      	ldrh	r2, [r3, #10]
 801cef8:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801cefa:	1ad3      	subs	r3, r2, r3
 801cefc:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 801cefe:	68fb      	ldr	r3, [r7, #12]
 801cf00:	895b      	ldrh	r3, [r3, #10]
 801cf02:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 801cf04:	429a      	cmp	r2, r3
 801cf06:	d906      	bls.n	801cf16 <ip4_frag+0x10e>
 801cf08:	4b5c      	ldr	r3, [pc, #368]	@ (801d07c <ip4_frag+0x274>)
 801cf0a:	f240 322d 	movw	r2, #813	@ 0x32d
 801cf0e:	495f      	ldr	r1, [pc, #380]	@ (801d08c <ip4_frag+0x284>)
 801cf10:	485c      	ldr	r0, [pc, #368]	@ (801d084 <ip4_frag+0x27c>)
 801cf12:	f001 f9bf 	bl	801e294 <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 801cf16:	8bfa      	ldrh	r2, [r7, #30]
 801cf18:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801cf1c:	4293      	cmp	r3, r2
 801cf1e:	bf28      	it	cs
 801cf20:	4613      	movcs	r3, r2
 801cf22:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 801cf26:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801cf2a:	2b00      	cmp	r3, #0
 801cf2c:	d105      	bne.n	801cf3a <ip4_frag+0x132>
        poff = 0;
 801cf2e:	2300      	movs	r3, #0
 801cf30:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 801cf32:	68fb      	ldr	r3, [r7, #12]
 801cf34:	681b      	ldr	r3, [r3, #0]
 801cf36:	60fb      	str	r3, [r7, #12]
        continue;
 801cf38:	e041      	b.n	801cfbe <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 801cf3a:	f7ff ff0d 	bl	801cd58 <ip_frag_alloc_pbuf_custom_ref>
 801cf3e:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 801cf40:	69bb      	ldr	r3, [r7, #24]
 801cf42:	2b00      	cmp	r3, #0
 801cf44:	d103      	bne.n	801cf4e <ip4_frag+0x146>
        pbuf_free(rambuf);
 801cf46:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801cf48:	f7f7 fcd0 	bl	80148ec <pbuf_free>
        goto memerr;
 801cf4c:	e08f      	b.n	801d06e <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801cf4e:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 801cf50:	68fb      	ldr	r3, [r7, #12]
 801cf52:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801cf54:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801cf56:	4413      	add	r3, r2
 801cf58:	f8b7 1046 	ldrh.w	r1, [r7, #70]	@ 0x46
 801cf5c:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 801cf60:	9201      	str	r2, [sp, #4]
 801cf62:	9300      	str	r3, [sp, #0]
 801cf64:	4603      	mov	r3, r0
 801cf66:	2241      	movs	r2, #65	@ 0x41
 801cf68:	2000      	movs	r0, #0
 801cf6a:	f7f7 fb05 	bl	8014578 <pbuf_alloced_custom>
 801cf6e:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 801cf70:	697b      	ldr	r3, [r7, #20]
 801cf72:	2b00      	cmp	r3, #0
 801cf74:	d106      	bne.n	801cf84 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 801cf76:	69b8      	ldr	r0, [r7, #24]
 801cf78:	f7ff fef6 	bl	801cd68 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 801cf7c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801cf7e:	f7f7 fcb5 	bl	80148ec <pbuf_free>
        goto memerr;
 801cf82:	e074      	b.n	801d06e <ip4_frag+0x266>
      }
      pbuf_ref(p);
 801cf84:	68f8      	ldr	r0, [r7, #12]
 801cf86:	f7f7 fd57 	bl	8014a38 <pbuf_ref>
      pcr->original = p;
 801cf8a:	69bb      	ldr	r3, [r7, #24]
 801cf8c:	68fa      	ldr	r2, [r7, #12]
 801cf8e:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 801cf90:	69bb      	ldr	r3, [r7, #24]
 801cf92:	4a3f      	ldr	r2, [pc, #252]	@ (801d090 <ip4_frag+0x288>)
 801cf94:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 801cf96:	6979      	ldr	r1, [r7, #20]
 801cf98:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801cf9a:	f7f7 fd75 	bl	8014a88 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 801cf9e:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 801cfa2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801cfa6:	1ad3      	subs	r3, r2, r3
 801cfa8:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
      if (left_to_copy) {
 801cfac:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801cfb0:	2b00      	cmp	r3, #0
 801cfb2:	d004      	beq.n	801cfbe <ip4_frag+0x1b6>
        poff = 0;
 801cfb4:	2300      	movs	r3, #0
 801cfb6:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 801cfb8:	68fb      	ldr	r3, [r7, #12]
 801cfba:	681b      	ldr	r3, [r3, #0]
 801cfbc:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 801cfbe:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801cfc2:	2b00      	cmp	r3, #0
 801cfc4:	d196      	bne.n	801cef4 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 801cfc6:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 801cfc8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801cfcc:	4413      	add	r3, r2
 801cfce:	87fb      	strh	r3, [r7, #62]	@ 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 801cfd0:	68bb      	ldr	r3, [r7, #8]
 801cfd2:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801cfd4:	f1a3 0213 	sub.w	r2, r3, #19
 801cfd8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801cfdc:	429a      	cmp	r2, r3
 801cfde:	bfcc      	ite	gt
 801cfe0:	2301      	movgt	r3, #1
 801cfe2:	2300      	movle	r3, #0
 801cfe4:	b2db      	uxtb	r3, r3
 801cfe6:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 801cfe8:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 801cfec:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801cff0:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    if (!last || mf_set) {
 801cff2:	6a3b      	ldr	r3, [r7, #32]
 801cff4:	2b00      	cmp	r3, #0
 801cff6:	d002      	beq.n	801cffe <ip4_frag+0x1f6>
 801cff8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cffa:	2b00      	cmp	r3, #0
 801cffc:	d003      	beq.n	801d006 <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 801cffe:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801d000:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 801d004:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 801d006:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801d008:	4618      	mov	r0, r3
 801d00a:	f7f6 f881 	bl	8013110 <lwip_htons>
 801d00e:	4603      	mov	r3, r0
 801d010:	461a      	mov	r2, r3
 801d012:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d014:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 801d016:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801d018:	3314      	adds	r3, #20
 801d01a:	b29b      	uxth	r3, r3
 801d01c:	4618      	mov	r0, r3
 801d01e:	f7f6 f877 	bl	8013110 <lwip_htons>
 801d022:	4603      	mov	r3, r0
 801d024:	461a      	mov	r2, r3
 801d026:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d028:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 801d02a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d02c:	2200      	movs	r2, #0
 801d02e:	729a      	strb	r2, [r3, #10]
 801d030:	2200      	movs	r2, #0
 801d032:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 801d034:	68bb      	ldr	r3, [r7, #8]
 801d036:	695b      	ldr	r3, [r3, #20]
 801d038:	687a      	ldr	r2, [r7, #4]
 801d03a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801d03c:	68b8      	ldr	r0, [r7, #8]
 801d03e:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 801d040:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801d042:	f7f7 fc53 	bl	80148ec <pbuf_free>
    left = (u16_t)(left - fragsize);
 801d046:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801d04a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801d04c:	1ad3      	subs	r3, r2, r3
 801d04e:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    ofo = (u16_t)(ofo + nfb);
 801d052:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 801d056:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 801d058:	4413      	add	r3, r2
 801d05a:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  while (left) {
 801d05e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801d062:	2b00      	cmp	r3, #0
 801d064:	f47f af19 	bne.w	801ce9a <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 801d068:	2300      	movs	r3, #0
 801d06a:	e002      	b.n	801d072 <ip4_frag+0x26a>
      goto memerr;
 801d06c:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 801d06e:	f04f 33ff 	mov.w	r3, #4294967295
}
 801d072:	4618      	mov	r0, r3
 801d074:	3748      	adds	r7, #72	@ 0x48
 801d076:	46bd      	mov	sp, r7
 801d078:	bd80      	pop	{r7, pc}
 801d07a:	bf00      	nop
 801d07c:	08021a60 	.word	0x08021a60
 801d080:	08021c3c 	.word	0x08021c3c
 801d084:	08021aa8 	.word	0x08021aa8
 801d088:	08021c58 	.word	0x08021c58
 801d08c:	08021c78 	.word	0x08021c78
 801d090:	0801cda1 	.word	0x0801cda1

0801d094 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 801d094:	b580      	push	{r7, lr}
 801d096:	b086      	sub	sp, #24
 801d098:	af00      	add	r7, sp, #0
 801d09a:	6078      	str	r0, [r7, #4]
 801d09c:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 801d09e:	230e      	movs	r3, #14
 801d0a0:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 801d0a2:	687b      	ldr	r3, [r7, #4]
 801d0a4:	895b      	ldrh	r3, [r3, #10]
 801d0a6:	2b0e      	cmp	r3, #14
 801d0a8:	d96e      	bls.n	801d188 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 801d0aa:	687b      	ldr	r3, [r7, #4]
 801d0ac:	7bdb      	ldrb	r3, [r3, #15]
 801d0ae:	2b00      	cmp	r3, #0
 801d0b0:	d106      	bne.n	801d0c0 <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 801d0b2:	683b      	ldr	r3, [r7, #0]
 801d0b4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801d0b8:	3301      	adds	r3, #1
 801d0ba:	b2da      	uxtb	r2, r3
 801d0bc:	687b      	ldr	r3, [r7, #4]
 801d0be:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 801d0c0:	687b      	ldr	r3, [r7, #4]
 801d0c2:	685b      	ldr	r3, [r3, #4]
 801d0c4:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 801d0c6:	693b      	ldr	r3, [r7, #16]
 801d0c8:	7b1a      	ldrb	r2, [r3, #12]
 801d0ca:	7b5b      	ldrb	r3, [r3, #13]
 801d0cc:	021b      	lsls	r3, r3, #8
 801d0ce:	4313      	orrs	r3, r2
 801d0d0:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 801d0d2:	693b      	ldr	r3, [r7, #16]
 801d0d4:	781b      	ldrb	r3, [r3, #0]
 801d0d6:	f003 0301 	and.w	r3, r3, #1
 801d0da:	2b00      	cmp	r3, #0
 801d0dc:	d023      	beq.n	801d126 <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 801d0de:	693b      	ldr	r3, [r7, #16]
 801d0e0:	781b      	ldrb	r3, [r3, #0]
 801d0e2:	2b01      	cmp	r3, #1
 801d0e4:	d10f      	bne.n	801d106 <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801d0e6:	693b      	ldr	r3, [r7, #16]
 801d0e8:	785b      	ldrb	r3, [r3, #1]
 801d0ea:	2b00      	cmp	r3, #0
 801d0ec:	d11b      	bne.n	801d126 <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 801d0ee:	693b      	ldr	r3, [r7, #16]
 801d0f0:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801d0f2:	2b5e      	cmp	r3, #94	@ 0x5e
 801d0f4:	d117      	bne.n	801d126 <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 801d0f6:	687b      	ldr	r3, [r7, #4]
 801d0f8:	7b5b      	ldrb	r3, [r3, #13]
 801d0fa:	f043 0310 	orr.w	r3, r3, #16
 801d0fe:	b2da      	uxtb	r2, r3
 801d100:	687b      	ldr	r3, [r7, #4]
 801d102:	735a      	strb	r2, [r3, #13]
 801d104:	e00f      	b.n	801d126 <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 801d106:	693b      	ldr	r3, [r7, #16]
 801d108:	2206      	movs	r2, #6
 801d10a:	4928      	ldr	r1, [pc, #160]	@ (801d1ac <ethernet_input+0x118>)
 801d10c:	4618      	mov	r0, r3
 801d10e:	f001 f916 	bl	801e33e <memcmp>
 801d112:	4603      	mov	r3, r0
 801d114:	2b00      	cmp	r3, #0
 801d116:	d106      	bne.n	801d126 <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 801d118:	687b      	ldr	r3, [r7, #4]
 801d11a:	7b5b      	ldrb	r3, [r3, #13]
 801d11c:	f043 0308 	orr.w	r3, r3, #8
 801d120:	b2da      	uxtb	r2, r3
 801d122:	687b      	ldr	r3, [r7, #4]
 801d124:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 801d126:	89fb      	ldrh	r3, [r7, #14]
 801d128:	2b08      	cmp	r3, #8
 801d12a:	d003      	beq.n	801d134 <ethernet_input+0xa0>
 801d12c:	f5b3 6fc1 	cmp.w	r3, #1544	@ 0x608
 801d130:	d014      	beq.n	801d15c <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 801d132:	e032      	b.n	801d19a <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801d134:	683b      	ldr	r3, [r7, #0]
 801d136:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801d13a:	f003 0308 	and.w	r3, r3, #8
 801d13e:	2b00      	cmp	r3, #0
 801d140:	d024      	beq.n	801d18c <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801d142:	8afb      	ldrh	r3, [r7, #22]
 801d144:	4619      	mov	r1, r3
 801d146:	6878      	ldr	r0, [r7, #4]
 801d148:	f7f7 fb4a 	bl	80147e0 <pbuf_remove_header>
 801d14c:	4603      	mov	r3, r0
 801d14e:	2b00      	cmp	r3, #0
 801d150:	d11e      	bne.n	801d190 <ethernet_input+0xfc>
        ip4_input(p, netif);
 801d152:	6839      	ldr	r1, [r7, #0]
 801d154:	6878      	ldr	r0, [r7, #4]
 801d156:	f7fe ff21 	bl	801bf9c <ip4_input>
      break;
 801d15a:	e013      	b.n	801d184 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801d15c:	683b      	ldr	r3, [r7, #0]
 801d15e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801d162:	f003 0308 	and.w	r3, r3, #8
 801d166:	2b00      	cmp	r3, #0
 801d168:	d014      	beq.n	801d194 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801d16a:	8afb      	ldrh	r3, [r7, #22]
 801d16c:	4619      	mov	r1, r3
 801d16e:	6878      	ldr	r0, [r7, #4]
 801d170:	f7f7 fb36 	bl	80147e0 <pbuf_remove_header>
 801d174:	4603      	mov	r3, r0
 801d176:	2b00      	cmp	r3, #0
 801d178:	d10e      	bne.n	801d198 <ethernet_input+0x104>
        etharp_input(p, netif);
 801d17a:	6839      	ldr	r1, [r7, #0]
 801d17c:	6878      	ldr	r0, [r7, #4]
 801d17e:	f7fe f8c1 	bl	801b304 <etharp_input>
      break;
 801d182:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 801d184:	2300      	movs	r3, #0
 801d186:	e00c      	b.n	801d1a2 <ethernet_input+0x10e>
    goto free_and_return;
 801d188:	bf00      	nop
 801d18a:	e006      	b.n	801d19a <ethernet_input+0x106>
        goto free_and_return;
 801d18c:	bf00      	nop
 801d18e:	e004      	b.n	801d19a <ethernet_input+0x106>
        goto free_and_return;
 801d190:	bf00      	nop
 801d192:	e002      	b.n	801d19a <ethernet_input+0x106>
        goto free_and_return;
 801d194:	bf00      	nop
 801d196:	e000      	b.n	801d19a <ethernet_input+0x106>
        goto free_and_return;
 801d198:	bf00      	nop

free_and_return:
  pbuf_free(p);
 801d19a:	6878      	ldr	r0, [r7, #4]
 801d19c:	f7f7 fba6 	bl	80148ec <pbuf_free>
  return ERR_OK;
 801d1a0:	2300      	movs	r3, #0
}
 801d1a2:	4618      	mov	r0, r3
 801d1a4:	3718      	adds	r7, #24
 801d1a6:	46bd      	mov	sp, r7
 801d1a8:	bd80      	pop	{r7, pc}
 801d1aa:	bf00      	nop
 801d1ac:	08021f84 	.word	0x08021f84

0801d1b0 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 801d1b0:	b580      	push	{r7, lr}
 801d1b2:	b086      	sub	sp, #24
 801d1b4:	af00      	add	r7, sp, #0
 801d1b6:	60f8      	str	r0, [r7, #12]
 801d1b8:	60b9      	str	r1, [r7, #8]
 801d1ba:	607a      	str	r2, [r7, #4]
 801d1bc:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 801d1be:	8c3b      	ldrh	r3, [r7, #32]
 801d1c0:	4618      	mov	r0, r3
 801d1c2:	f7f5 ffa5 	bl	8013110 <lwip_htons>
 801d1c6:	4603      	mov	r3, r0
 801d1c8:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 801d1ca:	210e      	movs	r1, #14
 801d1cc:	68b8      	ldr	r0, [r7, #8]
 801d1ce:	f7f7 faf7 	bl	80147c0 <pbuf_add_header>
 801d1d2:	4603      	mov	r3, r0
 801d1d4:	2b00      	cmp	r3, #0
 801d1d6:	d125      	bne.n	801d224 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 801d1d8:	68bb      	ldr	r3, [r7, #8]
 801d1da:	685b      	ldr	r3, [r3, #4]
 801d1dc:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 801d1de:	693b      	ldr	r3, [r7, #16]
 801d1e0:	8afa      	ldrh	r2, [r7, #22]
 801d1e2:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 801d1e4:	693b      	ldr	r3, [r7, #16]
 801d1e6:	2206      	movs	r2, #6
 801d1e8:	6839      	ldr	r1, [r7, #0]
 801d1ea:	4618      	mov	r0, r3
 801d1ec:	f001 f98b 	bl	801e506 <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 801d1f0:	693b      	ldr	r3, [r7, #16]
 801d1f2:	3306      	adds	r3, #6
 801d1f4:	2206      	movs	r2, #6
 801d1f6:	6879      	ldr	r1, [r7, #4]
 801d1f8:	4618      	mov	r0, r3
 801d1fa:	f001 f984 	bl	801e506 <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 801d1fe:	68fb      	ldr	r3, [r7, #12]
 801d200:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801d204:	2b06      	cmp	r3, #6
 801d206:	d006      	beq.n	801d216 <ethernet_output+0x66>
 801d208:	4b0a      	ldr	r3, [pc, #40]	@ (801d234 <ethernet_output+0x84>)
 801d20a:	f44f 7299 	mov.w	r2, #306	@ 0x132
 801d20e:	490a      	ldr	r1, [pc, #40]	@ (801d238 <ethernet_output+0x88>)
 801d210:	480a      	ldr	r0, [pc, #40]	@ (801d23c <ethernet_output+0x8c>)
 801d212:	f001 f83f 	bl	801e294 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 801d216:	68fb      	ldr	r3, [r7, #12]
 801d218:	699b      	ldr	r3, [r3, #24]
 801d21a:	68b9      	ldr	r1, [r7, #8]
 801d21c:	68f8      	ldr	r0, [r7, #12]
 801d21e:	4798      	blx	r3
 801d220:	4603      	mov	r3, r0
 801d222:	e002      	b.n	801d22a <ethernet_output+0x7a>
      goto pbuf_header_failed;
 801d224:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 801d226:	f06f 0301 	mvn.w	r3, #1
}
 801d22a:	4618      	mov	r0, r3
 801d22c:	3718      	adds	r7, #24
 801d22e:	46bd      	mov	sp, r7
 801d230:	bd80      	pop	{r7, pc}
 801d232:	bf00      	nop
 801d234:	08021c88 	.word	0x08021c88
 801d238:	08021cc0 	.word	0x08021cc0
 801d23c:	08021cf4 	.word	0x08021cf4

0801d240 <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 801d240:	b580      	push	{r7, lr}
 801d242:	b082      	sub	sp, #8
 801d244:	af00      	add	r7, sp, #0
 801d246:	6078      	str	r0, [r7, #4]
 801d248:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
#else
  *mbox = osMessageQueueNew(size, sizeof(void *), NULL);
 801d24a:	683b      	ldr	r3, [r7, #0]
 801d24c:	2200      	movs	r2, #0
 801d24e:	2104      	movs	r1, #4
 801d250:	4618      	mov	r0, r3
 801d252:	f7f2 f8ef 	bl	800f434 <osMessageQueueNew>
 801d256:	4602      	mov	r2, r0
 801d258:	687b      	ldr	r3, [r7, #4]
 801d25a:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 801d25c:	687b      	ldr	r3, [r7, #4]
 801d25e:	681b      	ldr	r3, [r3, #0]
 801d260:	2b00      	cmp	r3, #0
 801d262:	d102      	bne.n	801d26a <sys_mbox_new+0x2a>
    return ERR_MEM;
 801d264:	f04f 33ff 	mov.w	r3, #4294967295
 801d268:	e000      	b.n	801d26c <sys_mbox_new+0x2c>

  return ERR_OK;
 801d26a:	2300      	movs	r3, #0
}
 801d26c:	4618      	mov	r0, r3
 801d26e:	3708      	adds	r7, #8
 801d270:	46bd      	mov	sp, r7
 801d272:	bd80      	pop	{r7, pc}

0801d274 <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 801d274:	b580      	push	{r7, lr}
 801d276:	b084      	sub	sp, #16
 801d278:	af00      	add	r7, sp, #0
 801d27a:	6078      	str	r0, [r7, #4]
 801d27c:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
 801d27e:	687b      	ldr	r3, [r7, #4]
 801d280:	6818      	ldr	r0, [r3, #0]
 801d282:	4639      	mov	r1, r7
 801d284:	2300      	movs	r3, #0
 801d286:	2200      	movs	r2, #0
 801d288:	f7f2 f95a 	bl	800f540 <osMessageQueuePut>
 801d28c:	4603      	mov	r3, r0
 801d28e:	2b00      	cmp	r3, #0
 801d290:	d102      	bne.n	801d298 <sys_mbox_trypost+0x24>
#endif
  {
    result = ERR_OK;
 801d292:	2300      	movs	r3, #0
 801d294:	73fb      	strb	r3, [r7, #15]
 801d296:	e001      	b.n	801d29c <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 801d298:	23ff      	movs	r3, #255	@ 0xff
 801d29a:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 801d29c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801d2a0:	4618      	mov	r0, r3
 801d2a2:	3710      	adds	r7, #16
 801d2a4:	46bd      	mov	sp, r7
 801d2a6:	bd80      	pop	{r7, pc}

0801d2a8 <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 801d2a8:	b580      	push	{r7, lr}
 801d2aa:	b086      	sub	sp, #24
 801d2ac:	af00      	add	r7, sp, #0
 801d2ae:	60f8      	str	r0, [r7, #12]
 801d2b0:	60b9      	str	r1, [r7, #8]
 801d2b2:	607a      	str	r2, [r7, #4]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
 801d2b4:	f7f1 fd20 	bl	800ecf8 <osKernelGetTickCount>
 801d2b8:	6178      	str	r0, [r7, #20]
#endif
  if(timeout != 0)
 801d2ba:	687b      	ldr	r3, [r7, #4]
 801d2bc:	2b00      	cmp	r3, #0
 801d2be:	d013      	beq.n	801d2e8 <sys_arch_mbox_fetch+0x40>
    {
      *msg = (void *)event.value.v;
      return (osKernelSysTick() - starttime);
    }
#else
    status = osMessageQueueGet(*mbox, msg, 0, timeout);
 801d2c0:	68fb      	ldr	r3, [r7, #12]
 801d2c2:	6818      	ldr	r0, [r3, #0]
 801d2c4:	687b      	ldr	r3, [r7, #4]
 801d2c6:	2200      	movs	r2, #0
 801d2c8:	68b9      	ldr	r1, [r7, #8]
 801d2ca:	f7f2 f9ad 	bl	800f628 <osMessageQueueGet>
 801d2ce:	6138      	str	r0, [r7, #16]
    if (status == osOK)
 801d2d0:	693b      	ldr	r3, [r7, #16]
 801d2d2:	2b00      	cmp	r3, #0
 801d2d4:	d105      	bne.n	801d2e2 <sys_arch_mbox_fetch+0x3a>
    {
      return (osKernelGetTickCount() - starttime);
 801d2d6:	f7f1 fd0f 	bl	800ecf8 <osKernelGetTickCount>
 801d2da:	4602      	mov	r2, r0
 801d2dc:	697b      	ldr	r3, [r7, #20]
 801d2de:	1ad3      	subs	r3, r2, r3
 801d2e0:	e00f      	b.n	801d302 <sys_arch_mbox_fetch+0x5a>
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 801d2e2:	f04f 33ff 	mov.w	r3, #4294967295
 801d2e6:	e00c      	b.n	801d302 <sys_arch_mbox_fetch+0x5a>
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
    *msg = (void *)event.value.v;
    return (osKernelSysTick() - starttime);
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
 801d2e8:	68fb      	ldr	r3, [r7, #12]
 801d2ea:	6818      	ldr	r0, [r3, #0]
 801d2ec:	f04f 33ff 	mov.w	r3, #4294967295
 801d2f0:	2200      	movs	r2, #0
 801d2f2:	68b9      	ldr	r1, [r7, #8]
 801d2f4:	f7f2 f998 	bl	800f628 <osMessageQueueGet>
    return (osKernelGetTickCount() - starttime);
 801d2f8:	f7f1 fcfe 	bl	800ecf8 <osKernelGetTickCount>
 801d2fc:	4602      	mov	r2, r0
 801d2fe:	697b      	ldr	r3, [r7, #20]
 801d300:	1ad3      	subs	r3, r2, r3
#endif
  }
}
 801d302:	4618      	mov	r0, r3
 801d304:	3718      	adds	r7, #24
 801d306:	46bd      	mov	sp, r7
 801d308:	bd80      	pop	{r7, pc}

0801d30a <sys_mbox_valid>:
    return SYS_MBOX_EMPTY;
  }
}
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 801d30a:	b480      	push	{r7}
 801d30c:	b083      	sub	sp, #12
 801d30e:	af00      	add	r7, sp, #0
 801d310:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 801d312:	687b      	ldr	r3, [r7, #4]
 801d314:	681b      	ldr	r3, [r3, #0]
 801d316:	2b00      	cmp	r3, #0
 801d318:	d101      	bne.n	801d31e <sys_mbox_valid+0x14>
    return 0;
 801d31a:	2300      	movs	r3, #0
 801d31c:	e000      	b.n	801d320 <sys_mbox_valid+0x16>
  else
    return 1;
 801d31e:	2301      	movs	r3, #1
}
 801d320:	4618      	mov	r0, r3
 801d322:	370c      	adds	r7, #12
 801d324:	46bd      	mov	sp, r7
 801d326:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d32a:	4770      	bx	lr

0801d32c <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 801d32c:	b580      	push	{r7, lr}
 801d32e:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
#else
  lwip_sys_mutex = osMutexNew(NULL);
 801d330:	2000      	movs	r0, #0
 801d332:	f7f1 fddd 	bl	800eef0 <osMutexNew>
 801d336:	4603      	mov	r3, r0
 801d338:	4a01      	ldr	r2, [pc, #4]	@ (801d340 <sys_init+0x14>)
 801d33a:	6013      	str	r3, [r2, #0]
#endif
}
 801d33c:	bf00      	nop
 801d33e:	bd80      	pop	{r7, pc}
 801d340:	2002791c 	.word	0x2002791c

0801d344 <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 801d344:	b580      	push	{r7, lr}
 801d346:	b082      	sub	sp, #8
 801d348:	af00      	add	r7, sp, #0
 801d34a:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
  *mutex = osMutexCreate(osMutex(MUTEX));
#else
  *mutex = osMutexNew(NULL);
 801d34c:	2000      	movs	r0, #0
 801d34e:	f7f1 fdcf 	bl	800eef0 <osMutexNew>
 801d352:	4602      	mov	r2, r0
 801d354:	687b      	ldr	r3, [r7, #4]
 801d356:	601a      	str	r2, [r3, #0]
#endif

  if(*mutex == NULL)
 801d358:	687b      	ldr	r3, [r7, #4]
 801d35a:	681b      	ldr	r3, [r3, #0]
 801d35c:	2b00      	cmp	r3, #0
 801d35e:	d102      	bne.n	801d366 <sys_mutex_new+0x22>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 801d360:	f04f 33ff 	mov.w	r3, #4294967295
 801d364:	e000      	b.n	801d368 <sys_mutex_new+0x24>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 801d366:	2300      	movs	r3, #0
}
 801d368:	4618      	mov	r0, r3
 801d36a:	3708      	adds	r7, #8
 801d36c:	46bd      	mov	sp, r7
 801d36e:	bd80      	pop	{r7, pc}

0801d370 <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 801d370:	b580      	push	{r7, lr}
 801d372:	b082      	sub	sp, #8
 801d374:	af00      	add	r7, sp, #0
 801d376:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
#else
  osMutexAcquire(*mutex, osWaitForever);
 801d378:	687b      	ldr	r3, [r7, #4]
 801d37a:	681b      	ldr	r3, [r3, #0]
 801d37c:	f04f 31ff 	mov.w	r1, #4294967295
 801d380:	4618      	mov	r0, r3
 801d382:	f7f1 fe4f 	bl	800f024 <osMutexAcquire>
#endif
}
 801d386:	bf00      	nop
 801d388:	3708      	adds	r7, #8
 801d38a:	46bd      	mov	sp, r7
 801d38c:	bd80      	pop	{r7, pc}

0801d38e <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 801d38e:	b580      	push	{r7, lr}
 801d390:	b082      	sub	sp, #8
 801d392:	af00      	add	r7, sp, #0
 801d394:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 801d396:	687b      	ldr	r3, [r7, #4]
 801d398:	681b      	ldr	r3, [r3, #0]
 801d39a:	4618      	mov	r0, r3
 801d39c:	f7f1 fea0 	bl	800f0e0 <osMutexRelease>
}
 801d3a0:	bf00      	nop
 801d3a2:	3708      	adds	r7, #8
 801d3a4:	46bd      	mov	sp, r7
 801d3a6:	bd80      	pop	{r7, pc}

0801d3a8 <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 801d3a8:	b580      	push	{r7, lr}
 801d3aa:	b08e      	sub	sp, #56	@ 0x38
 801d3ac:	af00      	add	r7, sp, #0
 801d3ae:	60f8      	str	r0, [r7, #12]
 801d3b0:	60b9      	str	r1, [r7, #8]
 801d3b2:	607a      	str	r2, [r7, #4]
 801d3b4:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
  return osThreadCreate(&os_thread_def, arg);
#else
  const osThreadAttr_t attributes = {
 801d3b6:	f107 0314 	add.w	r3, r7, #20
 801d3ba:	2224      	movs	r2, #36	@ 0x24
 801d3bc:	2100      	movs	r1, #0
 801d3be:	4618      	mov	r0, r3
 801d3c0:	f000 ffcd 	bl	801e35e <memset>
 801d3c4:	68fb      	ldr	r3, [r7, #12]
 801d3c6:	617b      	str	r3, [r7, #20]
 801d3c8:	683b      	ldr	r3, [r7, #0]
 801d3ca:	62bb      	str	r3, [r7, #40]	@ 0x28
 801d3cc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801d3ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
                        .name = name,
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
 801d3d0:	f107 0314 	add.w	r3, r7, #20
 801d3d4:	461a      	mov	r2, r3
 801d3d6:	6879      	ldr	r1, [r7, #4]
 801d3d8:	68b8      	ldr	r0, [r7, #8]
 801d3da:	f7f1 fcb5 	bl	800ed48 <osThreadNew>
 801d3de:	4603      	mov	r3, r0
#endif
}
 801d3e0:	4618      	mov	r0, r3
 801d3e2:	3738      	adds	r7, #56	@ 0x38
 801d3e4:	46bd      	mov	sp, r7
 801d3e6:	bd80      	pop	{r7, pc}

0801d3e8 <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 801d3e8:	b580      	push	{r7, lr}
 801d3ea:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
 801d3ec:	4b04      	ldr	r3, [pc, #16]	@ (801d400 <sys_arch_protect+0x18>)
 801d3ee:	681b      	ldr	r3, [r3, #0]
 801d3f0:	f04f 31ff 	mov.w	r1, #4294967295
 801d3f4:	4618      	mov	r0, r3
 801d3f6:	f7f1 fe15 	bl	800f024 <osMutexAcquire>
#endif
  return (sys_prot_t)1;
 801d3fa:	2301      	movs	r3, #1
}
 801d3fc:	4618      	mov	r0, r3
 801d3fe:	bd80      	pop	{r7, pc}
 801d400:	2002791c 	.word	0x2002791c

0801d404 <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 801d404:	b580      	push	{r7, lr}
 801d406:	b082      	sub	sp, #8
 801d408:	af00      	add	r7, sp, #0
 801d40a:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 801d40c:	4b04      	ldr	r3, [pc, #16]	@ (801d420 <sys_arch_unprotect+0x1c>)
 801d40e:	681b      	ldr	r3, [r3, #0]
 801d410:	4618      	mov	r0, r3
 801d412:	f7f1 fe65 	bl	800f0e0 <osMutexRelease>
}
 801d416:	bf00      	nop
 801d418:	3708      	adds	r7, #8
 801d41a:	46bd      	mov	sp, r7
 801d41c:	bd80      	pop	{r7, pc}
 801d41e:	bf00      	nop
 801d420:	2002791c 	.word	0x2002791c

0801d424 <adc_testing>:
 * * This test uses the DAC to generate a specific voltage defined in the
 * command's bit pattern, then reads it back via the ADC to verify accuracy.
 * * @param command Pointer to the test_command_t structure containing test parameters.
 * @return Result TEST_PASS if all iterations are within tolerance, TEST_FAIL or TEST_ERR otherwise.
 */
Result adc_testing(test_command_t* command) {
 801d424:	b580      	push	{r7, lr}
 801d426:	b088      	sub	sp, #32
 801d428:	af00      	add	r7, sp, #0
 801d42a:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status;
    uint32_t expected_adc_result;
    uint32_t adc_tolerance;

    // Validate command pointer
    if (command == NULL) {
 801d42c:	687b      	ldr	r3, [r7, #4]
 801d42e:	2b00      	cmp	r3, #0
 801d430:	d102      	bne.n	801d438 <adc_testing+0x14>
        return TEST_ERR;
 801d432:	f04f 33ff 	mov.w	r3, #4294967295
 801d436:	e075      	b.n	801d524 <adc_testing+0x100>
    }

    // Start DAC Peripheral
    status = HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
 801d438:	2100      	movs	r1, #0
 801d43a:	483c      	ldr	r0, [pc, #240]	@ (801d52c <adc_testing+0x108>)
 801d43c:	f7e6 f9f8 	bl	8003830 <HAL_DAC_Start>
 801d440:	4603      	mov	r3, r0
 801d442:	74bb      	strb	r3, [r7, #18]
    if (status != HAL_OK) {
 801d444:	7cbb      	ldrb	r3, [r7, #18]
 801d446:	2b00      	cmp	r3, #0
 801d448:	d001      	beq.n	801d44e <adc_testing+0x2a>
        return TEST_FAIL;
 801d44a:	23ff      	movs	r3, #255	@ 0xff
 801d44c:	e06a      	b.n	801d524 <adc_testing+0x100>
    }

    for (uint8_t i = 0; i < command->iterations; i++) {
 801d44e:	2300      	movs	r3, #0
 801d450:	74fb      	strb	r3, [r7, #19]
 801d452:	e061      	b.n	801d518 <adc_testing+0xf4>
        /* * Use pattern data for expected value. If iterations exceed pattern length,
         * the last available pattern byte continues to be used.
         */
        if (i < command->bit_pattern_length) {
 801d454:	687b      	ldr	r3, [r7, #4]
 801d456:	799b      	ldrb	r3, [r3, #6]
 801d458:	7cfa      	ldrb	r2, [r7, #19]
 801d45a:	429a      	cmp	r2, r3
 801d45c:	d212      	bcs.n	801d484 <adc_testing+0x60>
            expected_adc_result = command->bit_pattern[i];
 801d45e:	7cfb      	ldrb	r3, [r7, #19]
 801d460:	687a      	ldr	r2, [r7, #4]
 801d462:	4413      	add	r3, r2
 801d464:	79db      	ldrb	r3, [r3, #7]
 801d466:	61bb      	str	r3, [r7, #24]
            adc_tolerance = (uint32_t)(expected_adc_result * TOLERANCE_PERCENT);
 801d468:	69bb      	ldr	r3, [r7, #24]
 801d46a:	ee07 3a90 	vmov	s15, r3
 801d46e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801d472:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 801d530 <adc_testing+0x10c>
 801d476:	ee67 7a87 	vmul.f32	s15, s15, s14
 801d47a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801d47e:	ee17 3a90 	vmov	r3, s15
 801d482:	617b      	str	r3, [r7, #20]
        }

        // Set voltage level via DAC and allow signal to settle
        HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_8B_R, expected_adc_result);
 801d484:	69bb      	ldr	r3, [r7, #24]
 801d486:	2208      	movs	r2, #8
 801d488:	2100      	movs	r1, #0
 801d48a:	4828      	ldr	r0, [pc, #160]	@ (801d52c <adc_testing+0x108>)
 801d48c:	f7e6 fa7d 	bl	800398a <HAL_DAC_SetValue>
        HAL_Delay(1);
 801d490:	2001      	movs	r0, #1
 801d492:	f7e5 f989 	bl	80027a8 <HAL_Delay>

        // Start ADC conversion in Interrupt mode
        status = HAL_ADC_Start_IT(&hadc1);
 801d496:	4827      	ldr	r0, [pc, #156]	@ (801d534 <adc_testing+0x110>)
 801d498:	f7e5 fa22 	bl	80028e0 <HAL_ADC_Start_IT>
 801d49c:	4603      	mov	r3, r0
 801d49e:	74bb      	strb	r3, [r7, #18]
        if (status != HAL_OK) {
 801d4a0:	7cbb      	ldrb	r3, [r7, #18]
 801d4a2:	2b00      	cmp	r3, #0
 801d4a4:	d004      	beq.n	801d4b0 <adc_testing+0x8c>
            HAL_ADC_Stop(&hadc1);
 801d4a6:	4823      	ldr	r0, [pc, #140]	@ (801d534 <adc_testing+0x110>)
 801d4a8:	f7e5 f9e6 	bl	8002878 <HAL_ADC_Stop>
            return TEST_FAIL;
 801d4ac:	23ff      	movs	r3, #255	@ 0xff
 801d4ae:	e039      	b.n	801d524 <adc_testing+0x100>
        }

        // Wait for ADC conversion completion signaled by ISR semaphore
        if (xSemaphoreTake(AdcSemHandle, HAL_MAX_DELAY) == pdPASS) {
 801d4b0:	4b21      	ldr	r3, [pc, #132]	@ (801d538 <adc_testing+0x114>)
 801d4b2:	681b      	ldr	r3, [r3, #0]
 801d4b4:	f04f 31ff 	mov.w	r1, #4294967295
 801d4b8:	4618      	mov	r0, r3
 801d4ba:	f7f2 ffc9 	bl	8010450 <xQueueSemaphoreTake>
 801d4be:	4603      	mov	r3, r0
 801d4c0:	2b01      	cmp	r3, #1
 801d4c2:	d10b      	bne.n	801d4dc <adc_testing+0xb8>
            adc_value = HAL_ADC_GetValue(&hadc1);
 801d4c4:	481b      	ldr	r0, [pc, #108]	@ (801d534 <adc_testing+0x110>)
 801d4c6:	f7e5 fbf3 	bl	8002cb0 <HAL_ADC_GetValue>
 801d4ca:	60f8      	str	r0, [r7, #12]
            HAL_ADC_Stop(&hadc1);
            return TEST_FAIL;
        }

        // Calculate absolute difference between generated and measured values
        difference = (int32_t)adc_value - (int32_t)expected_adc_result;
 801d4cc:	68fa      	ldr	r2, [r7, #12]
 801d4ce:	69bb      	ldr	r3, [r7, #24]
 801d4d0:	1ad3      	subs	r3, r2, r3
 801d4d2:	61fb      	str	r3, [r7, #28]
        if (difference < 0) {
 801d4d4:	69fb      	ldr	r3, [r7, #28]
 801d4d6:	2b00      	cmp	r3, #0
 801d4d8:	da08      	bge.n	801d4ec <adc_testing+0xc8>
 801d4da:	e004      	b.n	801d4e6 <adc_testing+0xc2>
            HAL_ADC_Stop(&hadc1);
 801d4dc:	4815      	ldr	r0, [pc, #84]	@ (801d534 <adc_testing+0x110>)
 801d4de:	f7e5 f9cb 	bl	8002878 <HAL_ADC_Stop>
            return TEST_FAIL;
 801d4e2:	23ff      	movs	r3, #255	@ 0xff
 801d4e4:	e01e      	b.n	801d524 <adc_testing+0x100>
            difference = -difference;
 801d4e6:	69fb      	ldr	r3, [r7, #28]
 801d4e8:	425b      	negs	r3, r3
 801d4ea:	61fb      	str	r3, [r7, #28]
        }

        // Validate result against allowed tolerance
        if (difference > adc_tolerance) {
 801d4ec:	69fb      	ldr	r3, [r7, #28]
 801d4ee:	697a      	ldr	r2, [r7, #20]
 801d4f0:	429a      	cmp	r2, r3
 801d4f2:	d204      	bcs.n	801d4fe <adc_testing+0xda>
            HAL_ADC_Stop(&hadc1);
 801d4f4:	480f      	ldr	r0, [pc, #60]	@ (801d534 <adc_testing+0x110>)
 801d4f6:	f7e5 f9bf 	bl	8002878 <HAL_ADC_Stop>
            return TEST_FAIL;
 801d4fa:	23ff      	movs	r3, #255	@ 0xff
 801d4fc:	e012      	b.n	801d524 <adc_testing+0x100>
        }

        // Stop ADC to reset for next iteration
        status = HAL_ADC_Stop(&hadc1);
 801d4fe:	480d      	ldr	r0, [pc, #52]	@ (801d534 <adc_testing+0x110>)
 801d500:	f7e5 f9ba 	bl	8002878 <HAL_ADC_Stop>
 801d504:	4603      	mov	r3, r0
 801d506:	74bb      	strb	r3, [r7, #18]
        if (status != HAL_OK) {
 801d508:	7cbb      	ldrb	r3, [r7, #18]
 801d50a:	2b00      	cmp	r3, #0
 801d50c:	d001      	beq.n	801d512 <adc_testing+0xee>
            return TEST_FAIL;
 801d50e:	23ff      	movs	r3, #255	@ 0xff
 801d510:	e008      	b.n	801d524 <adc_testing+0x100>
    for (uint8_t i = 0; i < command->iterations; i++) {
 801d512:	7cfb      	ldrb	r3, [r7, #19]
 801d514:	3301      	adds	r3, #1
 801d516:	74fb      	strb	r3, [r7, #19]
 801d518:	687b      	ldr	r3, [r7, #4]
 801d51a:	795b      	ldrb	r3, [r3, #5]
 801d51c:	7cfa      	ldrb	r2, [r7, #19]
 801d51e:	429a      	cmp	r2, r3
 801d520:	d398      	bcc.n	801d454 <adc_testing+0x30>
        }
    }

    return TEST_PASS;
 801d522:	2301      	movs	r3, #1
}
 801d524:	4618      	mov	r0, r3
 801d526:	3720      	adds	r7, #32
 801d528:	46bd      	mov	sp, r7
 801d52a:	bd80      	pop	{r7, pc}
 801d52c:	20000268 	.word	0x20000268
 801d530:	3dcccccd 	.word	0x3dcccccd
 801d534:	200001fc 	.word	0x200001fc
 801d538:	20000dd8 	.word	0x20000dd8

0801d53c <HAL_ADC_ConvCpltCallback>:

/**
 * @brief ADC Conversion Complete Callback.
 * @param hadc Pointer to the ADC handle triggering the interrupt.
 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 801d53c:	b580      	push	{r7, lr}
 801d53e:	b084      	sub	sp, #16
 801d540:	af00      	add	r7, sp, #0
 801d542:	6078      	str	r0, [r7, #4]
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 801d544:	2300      	movs	r3, #0
 801d546:	60fb      	str	r3, [r7, #12]

    if (hadc->Instance == ADC1) {
 801d548:	687b      	ldr	r3, [r7, #4]
 801d54a:	681b      	ldr	r3, [r3, #0]
 801d54c:	4a0c      	ldr	r2, [pc, #48]	@ (801d580 <HAL_ADC_ConvCpltCallback+0x44>)
 801d54e:	4293      	cmp	r3, r2
 801d550:	d107      	bne.n	801d562 <HAL_ADC_ConvCpltCallback+0x26>
        xSemaphoreGiveFromISR(AdcSemHandle, &xHigherPriorityTaskWoken);
 801d552:	4b0c      	ldr	r3, [pc, #48]	@ (801d584 <HAL_ADC_ConvCpltCallback+0x48>)
 801d554:	681b      	ldr	r3, [r3, #0]
 801d556:	f107 020c 	add.w	r2, r7, #12
 801d55a:	4611      	mov	r1, r2
 801d55c:	4618      	mov	r0, r3
 801d55e:	f7f2 fdf6 	bl	801014e <xQueueGiveFromISR>
    }

    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 801d562:	68fb      	ldr	r3, [r7, #12]
 801d564:	2b00      	cmp	r3, #0
 801d566:	d007      	beq.n	801d578 <HAL_ADC_ConvCpltCallback+0x3c>
 801d568:	4b07      	ldr	r3, [pc, #28]	@ (801d588 <HAL_ADC_ConvCpltCallback+0x4c>)
 801d56a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801d56e:	601a      	str	r2, [r3, #0]
 801d570:	f3bf 8f4f 	dsb	sy
 801d574:	f3bf 8f6f 	isb	sy
}
 801d578:	bf00      	nop
 801d57a:	3710      	adds	r7, #16
 801d57c:	46bd      	mov	sp, r7
 801d57e:	bd80      	pop	{r7, pc}
 801d580:	40012000 	.word	0x40012000
 801d584:	20000dd8 	.word	0x20000dd8
 801d588:	e000ed04 	.word	0xe000ed04

0801d58c <i2c_testing>:
 * * This test transmits a bit pattern from the Master to the Slave using DMA,
 * echoes the data back, and verifies integrity using memcmp or CRC.
 * * @param command Pointer to the test_command_t structure.
 * @return Result TEST_PASS on success, TEST_FAIL on mismatch, or TEST_ERR on invalid input.
 */
Result i2c_testing(test_command_t* command) {
 801d58c:	b580      	push	{r7, lr}
 801d58e:	f5ad 7d46 	sub.w	sp, sp, #792	@ 0x318
 801d592:	af00      	add	r7, sp, #0
 801d594:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801d598:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801d59c:	6018      	str	r0, [r3, #0]

    // Local buffers for transfer validation
    uint8_t tx_buffer[MAX_BIT_PATTERN_LENGTH] = {0};
 801d59e:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801d5a2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 801d5a6:	4618      	mov	r0, r3
 801d5a8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801d5ac:	461a      	mov	r2, r3
 801d5ae:	2100      	movs	r1, #0
 801d5b0:	f000 fed5 	bl	801e35e <memset>
    uint8_t rx_buffer[MAX_BIT_PATTERN_LENGTH] = {0};
 801d5b4:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801d5b8:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 801d5bc:	4618      	mov	r0, r3
 801d5be:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801d5c2:	461a      	mov	r2, r3
 801d5c4:	2100      	movs	r1, #0
 801d5c6:	f000 feca 	bl	801e35e <memset>
    uint8_t echo_buffer[MAX_BIT_PATTERN_LENGTH] = {0};
 801d5ca:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801d5ce:	f5a3 7343 	sub.w	r3, r3, #780	@ 0x30c
 801d5d2:	4618      	mov	r0, r3
 801d5d4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801d5d8:	461a      	mov	r2, r3
 801d5da:	2100      	movs	r1, #0
 801d5dc:	f000 febf 	bl	801e35e <memset>
    HAL_StatusTypeDef status;

    if (command == NULL) {
 801d5e0:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801d5e4:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801d5e8:	681b      	ldr	r3, [r3, #0]
 801d5ea:	2b00      	cmp	r3, #0
 801d5ec:	d102      	bne.n	801d5f4 <i2c_testing+0x68>
        return TEST_ERR;
 801d5ee:	f04f 33ff 	mov.w	r3, #4294967295
 801d5f2:	e100      	b.n	801d7f6 <i2c_testing+0x26a>
    }

    // Initialize the transmit buffer with the command pattern
    memcpy(tx_buffer, command->bit_pattern, command->bit_pattern_length);
 801d5f4:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801d5f8:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801d5fc:	681b      	ldr	r3, [r3, #0]
 801d5fe:	1dd9      	adds	r1, r3, #7
 801d600:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801d604:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801d608:	681b      	ldr	r3, [r3, #0]
 801d60a:	799b      	ldrb	r3, [r3, #6]
 801d60c:	461a      	mov	r2, r3
 801d60e:	f507 7303 	add.w	r3, r7, #524	@ 0x20c
 801d612:	4618      	mov	r0, r3
 801d614:	f000 ff77 	bl	801e506 <memcpy>

    for (uint8_t i = 0; i < command->iterations; i++) {
 801d618:	2300      	movs	r3, #0
 801d61a:	f887 3317 	strb.w	r3, [r7, #791]	@ 0x317
 801d61e:	e0de      	b.n	801d7de <i2c_testing+0x252>
        memset(rx_buffer, 0, command->bit_pattern_length);
 801d620:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801d624:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801d628:	681b      	ldr	r3, [r3, #0]
 801d62a:	799b      	ldrb	r3, [r3, #6]
 801d62c:	461a      	mov	r2, r3
 801d62e:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 801d632:	2100      	movs	r1, #0
 801d634:	4618      	mov	r0, r3
 801d636:	f000 fe92 	bl	801e35e <memset>

        // --- 1. Prepare Slave for Reception (DMA Mode) ---
        status = HAL_I2C_Slave_Receive_DMA(I2C_RECEIVER, echo_buffer, command->bit_pattern_length);
 801d63a:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801d63e:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801d642:	681b      	ldr	r3, [r3, #0]
 801d644:	799b      	ldrb	r3, [r3, #6]
 801d646:	461a      	mov	r2, r3
 801d648:	f107 030c 	add.w	r3, r7, #12
 801d64c:	4619      	mov	r1, r3
 801d64e:	486c      	ldr	r0, [pc, #432]	@ (801d800 <i2c_testing+0x274>)
 801d650:	f7e8 fef8 	bl	8006444 <HAL_I2C_Slave_Receive_DMA>
 801d654:	4603      	mov	r3, r0
 801d656:	f887 3316 	strb.w	r3, [r7, #790]	@ 0x316
        if (status != HAL_OK) {
 801d65a:	f897 3316 	ldrb.w	r3, [r7, #790]	@ 0x316
 801d65e:	2b00      	cmp	r3, #0
 801d660:	d001      	beq.n	801d666 <i2c_testing+0xda>
            return TEST_FAIL;
 801d662:	23ff      	movs	r3, #255	@ 0xff
 801d664:	e0c7      	b.n	801d7f6 <i2c_testing+0x26a>
        }

        // --- 2. Master Transmits Pattern (DMA Mode) ---
        status = HAL_I2C_Master_Transmit_DMA(I2C_SENDER, I2C_SLAVE_ADDR, tx_buffer, command->bit_pattern_length);
 801d666:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801d66a:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801d66e:	681b      	ldr	r3, [r3, #0]
 801d670:	799b      	ldrb	r3, [r3, #6]
 801d672:	f507 7203 	add.w	r2, r7, #524	@ 0x20c
 801d676:	21f0      	movs	r1, #240	@ 0xf0
 801d678:	4862      	ldr	r0, [pc, #392]	@ (801d804 <i2c_testing+0x278>)
 801d67a:	f7e8 fdcf 	bl	800621c <HAL_I2C_Master_Transmit_DMA>
 801d67e:	4603      	mov	r3, r0
 801d680:	f887 3316 	strb.w	r3, [r7, #790]	@ 0x316
        if (status != HAL_OK) {
 801d684:	f897 3316 	ldrb.w	r3, [r7, #790]	@ 0x316
 801d688:	2b00      	cmp	r3, #0
 801d68a:	d007      	beq.n	801d69c <i2c_testing+0x110>
            i2c_reset(I2C_SENDER);
 801d68c:	485d      	ldr	r0, [pc, #372]	@ (801d804 <i2c_testing+0x278>)
 801d68e:	f000 f913 	bl	801d8b8 <i2c_reset>
            i2c_reset(I2C_RECEIVER);
 801d692:	485b      	ldr	r0, [pc, #364]	@ (801d800 <i2c_testing+0x274>)
 801d694:	f000 f910 	bl	801d8b8 <i2c_reset>
            return TEST_FAIL;
 801d698:	23ff      	movs	r3, #255	@ 0xff
 801d69a:	e0ac      	b.n	801d7f6 <i2c_testing+0x26a>
        }

        // Wait for Master Transmission to complete
        if (xSemaphoreTake(I2cTxHandle, TIMEOUT) != pdPASS) {
 801d69c:	4b5a      	ldr	r3, [pc, #360]	@ (801d808 <i2c_testing+0x27c>)
 801d69e:	681b      	ldr	r3, [r3, #0]
 801d6a0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 801d6a4:	4618      	mov	r0, r3
 801d6a6:	f7f2 fed3 	bl	8010450 <xQueueSemaphoreTake>
 801d6aa:	4603      	mov	r3, r0
 801d6ac:	2b01      	cmp	r3, #1
 801d6ae:	d007      	beq.n	801d6c0 <i2c_testing+0x134>
            i2c_reset(I2C_SENDER);
 801d6b0:	4854      	ldr	r0, [pc, #336]	@ (801d804 <i2c_testing+0x278>)
 801d6b2:	f000 f901 	bl	801d8b8 <i2c_reset>
            i2c_reset(I2C_RECEIVER);
 801d6b6:	4852      	ldr	r0, [pc, #328]	@ (801d800 <i2c_testing+0x274>)
 801d6b8:	f000 f8fe 	bl	801d8b8 <i2c_reset>
            return TEST_FAIL;
 801d6bc:	23ff      	movs	r3, #255	@ 0xff
 801d6be:	e09a      	b.n	801d7f6 <i2c_testing+0x26a>
        }

        // Small delay to ensure Slave DMA processing is finalized
        HAL_Delay(1);
 801d6c0:	2001      	movs	r0, #1
 801d6c2:	f7e5 f871 	bl	80027a8 <HAL_Delay>

        // --- 3. Echo Phase: Slave Transmits back to Master (Interrupt Mode) ---
        status = HAL_I2C_Slave_Transmit_IT(I2C_RECEIVER, echo_buffer, command->bit_pattern_length);
 801d6c6:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801d6ca:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801d6ce:	681b      	ldr	r3, [r3, #0]
 801d6d0:	799b      	ldrb	r3, [r3, #6]
 801d6d2:	461a      	mov	r2, r3
 801d6d4:	f107 030c 	add.w	r3, r7, #12
 801d6d8:	4619      	mov	r1, r3
 801d6da:	4849      	ldr	r0, [pc, #292]	@ (801d800 <i2c_testing+0x274>)
 801d6dc:	f7e8 fd30 	bl	8006140 <HAL_I2C_Slave_Transmit_IT>
 801d6e0:	4603      	mov	r3, r0
 801d6e2:	f887 3316 	strb.w	r3, [r7, #790]	@ 0x316
        if (status != HAL_OK) {
 801d6e6:	f897 3316 	ldrb.w	r3, [r7, #790]	@ 0x316
 801d6ea:	2b00      	cmp	r3, #0
 801d6ec:	d007      	beq.n	801d6fe <i2c_testing+0x172>
            i2c_reset(I2C_SENDER);
 801d6ee:	4845      	ldr	r0, [pc, #276]	@ (801d804 <i2c_testing+0x278>)
 801d6f0:	f000 f8e2 	bl	801d8b8 <i2c_reset>
            i2c_reset(I2C_RECEIVER);
 801d6f4:	4842      	ldr	r0, [pc, #264]	@ (801d800 <i2c_testing+0x274>)
 801d6f6:	f000 f8df 	bl	801d8b8 <i2c_reset>
            return TEST_FAIL;
 801d6fa:	23ff      	movs	r3, #255	@ 0xff
 801d6fc:	e07b      	b.n	801d7f6 <i2c_testing+0x26a>
        }

        // Master receives the echoed data
        status = HAL_I2C_Master_Receive_IT(I2C_SENDER, I2C_SLAVE_ADDR, rx_buffer, command->bit_pattern_length);
 801d6fe:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801d702:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801d706:	681b      	ldr	r3, [r3, #0]
 801d708:	799b      	ldrb	r3, [r3, #6]
 801d70a:	f507 7286 	add.w	r2, r7, #268	@ 0x10c
 801d70e:	21f0      	movs	r1, #240	@ 0xf0
 801d710:	483c      	ldr	r0, [pc, #240]	@ (801d804 <i2c_testing+0x278>)
 801d712:	f7e8 fca5 	bl	8006060 <HAL_I2C_Master_Receive_IT>
 801d716:	4603      	mov	r3, r0
 801d718:	f887 3316 	strb.w	r3, [r7, #790]	@ 0x316
        if (status != HAL_OK) {
 801d71c:	f897 3316 	ldrb.w	r3, [r7, #790]	@ 0x316
 801d720:	2b00      	cmp	r3, #0
 801d722:	d001      	beq.n	801d728 <i2c_testing+0x19c>
            return TEST_FAIL;
 801d724:	23ff      	movs	r3, #255	@ 0xff
 801d726:	e066      	b.n	801d7f6 <i2c_testing+0x26a>
        }

        // Wait for the Echo reception to complete
        if (xSemaphoreTake(I2cRxHandle, TIMEOUT) != pdPASS) {
 801d728:	4b38      	ldr	r3, [pc, #224]	@ (801d80c <i2c_testing+0x280>)
 801d72a:	681b      	ldr	r3, [r3, #0]
 801d72c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 801d730:	4618      	mov	r0, r3
 801d732:	f7f2 fe8d 	bl	8010450 <xQueueSemaphoreTake>
 801d736:	4603      	mov	r3, r0
 801d738:	2b01      	cmp	r3, #1
 801d73a:	d007      	beq.n	801d74c <i2c_testing+0x1c0>
            i2c_reset(I2C_SENDER);
 801d73c:	4831      	ldr	r0, [pc, #196]	@ (801d804 <i2c_testing+0x278>)
 801d73e:	f000 f8bb 	bl	801d8b8 <i2c_reset>
            i2c_reset(I2C_RECEIVER);
 801d742:	482f      	ldr	r0, [pc, #188]	@ (801d800 <i2c_testing+0x274>)
 801d744:	f000 f8b8 	bl	801d8b8 <i2c_reset>
            return TEST_FAIL;
 801d748:	23ff      	movs	r3, #255	@ 0xff
 801d74a:	e054      	b.n	801d7f6 <i2c_testing+0x26a>
        }

        // --- 4. Data Integrity Validation ---
        if (command->bit_pattern_length > 100) {
 801d74c:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801d750:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801d754:	681b      	ldr	r3, [r3, #0]
 801d756:	799b      	ldrb	r3, [r3, #6]
 801d758:	2b64      	cmp	r3, #100	@ 0x64
 801d75a:	d925      	bls.n	801d7a8 <i2c_testing+0x21c>
            // CRC check for large data blocks (>100 bytes) per project spec
            uint32_t sent_crc = calculate_crc(tx_buffer, command->bit_pattern_length);
 801d75c:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801d760:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801d764:	681b      	ldr	r3, [r3, #0]
 801d766:	799b      	ldrb	r3, [r3, #6]
 801d768:	461a      	mov	r2, r3
 801d76a:	f507 7303 	add.w	r3, r7, #524	@ 0x20c
 801d76e:	4611      	mov	r1, r2
 801d770:	4618      	mov	r0, r3
 801d772:	f7e3 fd1d 	bl	80011b0 <calculate_crc>
 801d776:	f8c7 0310 	str.w	r0, [r7, #784]	@ 0x310
            uint32_t received_crc = calculate_crc(rx_buffer, command->bit_pattern_length);
 801d77a:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801d77e:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801d782:	681b      	ldr	r3, [r3, #0]
 801d784:	799b      	ldrb	r3, [r3, #6]
 801d786:	461a      	mov	r2, r3
 801d788:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 801d78c:	4611      	mov	r1, r2
 801d78e:	4618      	mov	r0, r3
 801d790:	f7e3 fd0e 	bl	80011b0 <calculate_crc>
 801d794:	f8c7 030c 	str.w	r0, [r7, #780]	@ 0x30c
            if (sent_crc != received_crc) {
 801d798:	f8d7 2310 	ldr.w	r2, [r7, #784]	@ 0x310
 801d79c:	f8d7 330c 	ldr.w	r3, [r7, #780]	@ 0x30c
 801d7a0:	429a      	cmp	r2, r3
 801d7a2:	d014      	beq.n	801d7ce <i2c_testing+0x242>
                return TEST_FAIL;
 801d7a4:	23ff      	movs	r3, #255	@ 0xff
 801d7a6:	e026      	b.n	801d7f6 <i2c_testing+0x26a>
            }
        } else {
            // Direct memory comparison for smaller blocks
            if (memcmp(tx_buffer, rx_buffer, command->bit_pattern_length) != 0) {
 801d7a8:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801d7ac:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801d7b0:	681b      	ldr	r3, [r3, #0]
 801d7b2:	799b      	ldrb	r3, [r3, #6]
 801d7b4:	461a      	mov	r2, r3
 801d7b6:	f507 7186 	add.w	r1, r7, #268	@ 0x10c
 801d7ba:	f507 7303 	add.w	r3, r7, #524	@ 0x20c
 801d7be:	4618      	mov	r0, r3
 801d7c0:	f000 fdbd 	bl	801e33e <memcmp>
 801d7c4:	4603      	mov	r3, r0
 801d7c6:	2b00      	cmp	r3, #0
 801d7c8:	d001      	beq.n	801d7ce <i2c_testing+0x242>
                return TEST_FAIL;
 801d7ca:	23ff      	movs	r3, #255	@ 0xff
 801d7cc:	e013      	b.n	801d7f6 <i2c_testing+0x26a>
            }
        }

        osDelay(1); // Inter-iteration pacing
 801d7ce:	2001      	movs	r0, #1
 801d7d0:	f7f1 fb60 	bl	800ee94 <osDelay>
    for (uint8_t i = 0; i < command->iterations; i++) {
 801d7d4:	f897 3317 	ldrb.w	r3, [r7, #791]	@ 0x317
 801d7d8:	3301      	adds	r3, #1
 801d7da:	f887 3317 	strb.w	r3, [r7, #791]	@ 0x317
 801d7de:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801d7e2:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801d7e6:	681b      	ldr	r3, [r3, #0]
 801d7e8:	795b      	ldrb	r3, [r3, #5]
 801d7ea:	f897 2317 	ldrb.w	r2, [r7, #791]	@ 0x317
 801d7ee:	429a      	cmp	r2, r3
 801d7f0:	f4ff af16 	bcc.w	801d620 <i2c_testing+0x94>
    }
    return TEST_PASS;
 801d7f4:	2301      	movs	r3, #1
}
 801d7f6:	4618      	mov	r0, r3
 801d7f8:	f507 7746 	add.w	r7, r7, #792	@ 0x318
 801d7fc:	46bd      	mov	sp, r7
 801d7fe:	bd80      	pop	{r7, pc}
 801d800:	2000027c 	.word	0x2000027c
 801d804:	200002d0 	.word	0x200002d0
 801d808:	20000dd0 	.word	0x20000dd0
 801d80c:	20000dcc 	.word	0x20000dcc

0801d810 <HAL_I2C_MasterTxCpltCallback>:

/**
 * @brief Master Transmission Complete Callback.
 */
void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c) {
 801d810:	b580      	push	{r7, lr}
 801d812:	b084      	sub	sp, #16
 801d814:	af00      	add	r7, sp, #0
 801d816:	6078      	str	r0, [r7, #4]
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 801d818:	2300      	movs	r3, #0
 801d81a:	60fb      	str	r3, [r7, #12]
    if (hi2c->Instance == I2C_SENDER->Instance) {
 801d81c:	687b      	ldr	r3, [r7, #4]
 801d81e:	681a      	ldr	r2, [r3, #0]
 801d820:	4b0d      	ldr	r3, [pc, #52]	@ (801d858 <HAL_I2C_MasterTxCpltCallback+0x48>)
 801d822:	681b      	ldr	r3, [r3, #0]
 801d824:	429a      	cmp	r2, r3
 801d826:	d107      	bne.n	801d838 <HAL_I2C_MasterTxCpltCallback+0x28>
        xSemaphoreGiveFromISR(I2cTxHandle, &xHigherPriorityTaskWoken);
 801d828:	4b0c      	ldr	r3, [pc, #48]	@ (801d85c <HAL_I2C_MasterTxCpltCallback+0x4c>)
 801d82a:	681b      	ldr	r3, [r3, #0]
 801d82c:	f107 020c 	add.w	r2, r7, #12
 801d830:	4611      	mov	r1, r2
 801d832:	4618      	mov	r0, r3
 801d834:	f7f2 fc8b 	bl	801014e <xQueueGiveFromISR>
    }
    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 801d838:	68fb      	ldr	r3, [r7, #12]
 801d83a:	2b00      	cmp	r3, #0
 801d83c:	d007      	beq.n	801d84e <HAL_I2C_MasterTxCpltCallback+0x3e>
 801d83e:	4b08      	ldr	r3, [pc, #32]	@ (801d860 <HAL_I2C_MasterTxCpltCallback+0x50>)
 801d840:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801d844:	601a      	str	r2, [r3, #0]
 801d846:	f3bf 8f4f 	dsb	sy
 801d84a:	f3bf 8f6f 	isb	sy
}
 801d84e:	bf00      	nop
 801d850:	3710      	adds	r7, #16
 801d852:	46bd      	mov	sp, r7
 801d854:	bd80      	pop	{r7, pc}
 801d856:	bf00      	nop
 801d858:	200002d0 	.word	0x200002d0
 801d85c:	20000dd0 	.word	0x20000dd0
 801d860:	e000ed04 	.word	0xe000ed04

0801d864 <HAL_I2C_MasterRxCpltCallback>:

/**
 * @brief Master Reception Complete Callback.
 */
void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c) {
 801d864:	b580      	push	{r7, lr}
 801d866:	b084      	sub	sp, #16
 801d868:	af00      	add	r7, sp, #0
 801d86a:	6078      	str	r0, [r7, #4]
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 801d86c:	2300      	movs	r3, #0
 801d86e:	60fb      	str	r3, [r7, #12]
    if (hi2c->Instance == I2C_SENDER->Instance) {
 801d870:	687b      	ldr	r3, [r7, #4]
 801d872:	681a      	ldr	r2, [r3, #0]
 801d874:	4b0d      	ldr	r3, [pc, #52]	@ (801d8ac <HAL_I2C_MasterRxCpltCallback+0x48>)
 801d876:	681b      	ldr	r3, [r3, #0]
 801d878:	429a      	cmp	r2, r3
 801d87a:	d107      	bne.n	801d88c <HAL_I2C_MasterRxCpltCallback+0x28>
        xSemaphoreGiveFromISR(I2cRxHandle, &xHigherPriorityTaskWoken);
 801d87c:	4b0c      	ldr	r3, [pc, #48]	@ (801d8b0 <HAL_I2C_MasterRxCpltCallback+0x4c>)
 801d87e:	681b      	ldr	r3, [r3, #0]
 801d880:	f107 020c 	add.w	r2, r7, #12
 801d884:	4611      	mov	r1, r2
 801d886:	4618      	mov	r0, r3
 801d888:	f7f2 fc61 	bl	801014e <xQueueGiveFromISR>
    }
    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 801d88c:	68fb      	ldr	r3, [r7, #12]
 801d88e:	2b00      	cmp	r3, #0
 801d890:	d007      	beq.n	801d8a2 <HAL_I2C_MasterRxCpltCallback+0x3e>
 801d892:	4b08      	ldr	r3, [pc, #32]	@ (801d8b4 <HAL_I2C_MasterRxCpltCallback+0x50>)
 801d894:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801d898:	601a      	str	r2, [r3, #0]
 801d89a:	f3bf 8f4f 	dsb	sy
 801d89e:	f3bf 8f6f 	isb	sy
}
 801d8a2:	bf00      	nop
 801d8a4:	3710      	adds	r7, #16
 801d8a6:	46bd      	mov	sp, r7
 801d8a8:	bd80      	pop	{r7, pc}
 801d8aa:	bf00      	nop
 801d8ac:	200002d0 	.word	0x200002d0
 801d8b0:	20000dcc 	.word	0x20000dcc
 801d8b4:	e000ed04 	.word	0xe000ed04

0801d8b8 <i2c_reset>:

/**
 * @brief Re-initializes I2C peripheral to recover from error states.
 */
void i2c_reset(I2C_HandleTypeDef *hi2c) {
 801d8b8:	b580      	push	{r7, lr}
 801d8ba:	b082      	sub	sp, #8
 801d8bc:	af00      	add	r7, sp, #0
 801d8be:	6078      	str	r0, [r7, #4]
    HAL_I2C_DeInit(hi2c);
 801d8c0:	6878      	ldr	r0, [r7, #4]
 801d8c2:	f7e8 fb9d 	bl	8006000 <HAL_I2C_DeInit>
    HAL_I2C_Init(hi2c);
 801d8c6:	6878      	ldr	r0, [r7, #4]
 801d8c8:	f7e8 fafe 	bl	8005ec8 <HAL_I2C_Init>
}
 801d8cc:	bf00      	nop
 801d8ce:	3708      	adds	r7, #8
 801d8d0:	46bd      	mov	sp, r7
 801d8d2:	bd80      	pop	{r7, pc}

0801d8d4 <SCB_InvalidateDCache_by_Addr>:
{
 801d8d4:	b480      	push	{r7}
 801d8d6:	b087      	sub	sp, #28
 801d8d8:	af00      	add	r7, sp, #0
 801d8da:	6078      	str	r0, [r7, #4]
 801d8dc:	6039      	str	r1, [r7, #0]
     int32_t op_size = dsize;
 801d8de:	683b      	ldr	r3, [r7, #0]
 801d8e0:	617b      	str	r3, [r7, #20]
    uint32_t op_addr = (uint32_t)addr;
 801d8e2:	687b      	ldr	r3, [r7, #4]
 801d8e4:	613b      	str	r3, [r7, #16]
     int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
 801d8e6:	2320      	movs	r3, #32
 801d8e8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 801d8ea:	f3bf 8f4f 	dsb	sy
}
 801d8ee:	bf00      	nop
    while (op_size > 0) {
 801d8f0:	e00b      	b.n	801d90a <SCB_InvalidateDCache_by_Addr+0x36>
      SCB->DCIMVAC = op_addr;
 801d8f2:	4a0d      	ldr	r2, [pc, #52]	@ (801d928 <SCB_InvalidateDCache_by_Addr+0x54>)
 801d8f4:	693b      	ldr	r3, [r7, #16]
 801d8f6:	f8c2 325c 	str.w	r3, [r2, #604]	@ 0x25c
      op_addr += (uint32_t)linesize;
 801d8fa:	68fb      	ldr	r3, [r7, #12]
 801d8fc:	693a      	ldr	r2, [r7, #16]
 801d8fe:	4413      	add	r3, r2
 801d900:	613b      	str	r3, [r7, #16]
      op_size -=           linesize;
 801d902:	697a      	ldr	r2, [r7, #20]
 801d904:	68fb      	ldr	r3, [r7, #12]
 801d906:	1ad3      	subs	r3, r2, r3
 801d908:	617b      	str	r3, [r7, #20]
    while (op_size > 0) {
 801d90a:	697b      	ldr	r3, [r7, #20]
 801d90c:	2b00      	cmp	r3, #0
 801d90e:	dcf0      	bgt.n	801d8f2 <SCB_InvalidateDCache_by_Addr+0x1e>
  __ASM volatile ("dsb 0xF":::"memory");
 801d910:	f3bf 8f4f 	dsb	sy
}
 801d914:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 801d916:	f3bf 8f6f 	isb	sy
}
 801d91a:	bf00      	nop
}
 801d91c:	bf00      	nop
 801d91e:	371c      	adds	r7, #28
 801d920:	46bd      	mov	sp, r7
 801d922:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d926:	4770      	bx	lr
 801d928:	e000ed00 	.word	0xe000ed00

0801d92c <SCB_CleanDCache_by_Addr>:
  \details Cleans D-Cache for the given address
  \param[in]   addr    address (aligned to 32-byte boundary)
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_INLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
 801d92c:	b480      	push	{r7}
 801d92e:	b087      	sub	sp, #28
 801d930:	af00      	add	r7, sp, #0
 801d932:	6078      	str	r0, [r7, #4]
 801d934:	6039      	str	r1, [r7, #0]
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
     int32_t op_size = dsize;
 801d936:	683b      	ldr	r3, [r7, #0]
 801d938:	617b      	str	r3, [r7, #20]
    uint32_t op_addr = (uint32_t) addr;
 801d93a:	687b      	ldr	r3, [r7, #4]
 801d93c:	613b      	str	r3, [r7, #16]
     int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
 801d93e:	2320      	movs	r3, #32
 801d940:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 801d942:	f3bf 8f4f 	dsb	sy
}
 801d946:	bf00      	nop

    __DSB();

    while (op_size > 0) {
 801d948:	e00b      	b.n	801d962 <SCB_CleanDCache_by_Addr+0x36>
      SCB->DCCMVAC = op_addr;
 801d94a:	4a0d      	ldr	r2, [pc, #52]	@ (801d980 <SCB_CleanDCache_by_Addr+0x54>)
 801d94c:	693b      	ldr	r3, [r7, #16]
 801d94e:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
      op_addr += (uint32_t)linesize;
 801d952:	68fb      	ldr	r3, [r7, #12]
 801d954:	693a      	ldr	r2, [r7, #16]
 801d956:	4413      	add	r3, r2
 801d958:	613b      	str	r3, [r7, #16]
      op_size -=           linesize;
 801d95a:	697a      	ldr	r2, [r7, #20]
 801d95c:	68fb      	ldr	r3, [r7, #12]
 801d95e:	1ad3      	subs	r3, r2, r3
 801d960:	617b      	str	r3, [r7, #20]
    while (op_size > 0) {
 801d962:	697b      	ldr	r3, [r7, #20]
 801d964:	2b00      	cmp	r3, #0
 801d966:	dcf0      	bgt.n	801d94a <SCB_CleanDCache_by_Addr+0x1e>
  __ASM volatile ("dsb 0xF":::"memory");
 801d968:	f3bf 8f4f 	dsb	sy
}
 801d96c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 801d96e:	f3bf 8f6f 	isb	sy
}
 801d972:	bf00      	nop
    }

    __DSB();
    __ISB();
  #endif
}
 801d974:	bf00      	nop
 801d976:	371c      	adds	r7, #28
 801d978:	46bd      	mov	sp, r7
 801d97a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d97e:	4770      	bx	lr
 801d980:	e000ed00 	.word	0xe000ed00

0801d984 <SCB_CleanInvalidateDCache_by_Addr>:
  \details Cleans and invalidates D_Cache for the given address
  \param[in]   addr    address (aligned to 32-byte boundary)
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_INLINE void SCB_CleanInvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
 801d984:	b480      	push	{r7}
 801d986:	b087      	sub	sp, #28
 801d988:	af00      	add	r7, sp, #0
 801d98a:	6078      	str	r0, [r7, #4]
 801d98c:	6039      	str	r1, [r7, #0]
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
     int32_t op_size = dsize;
 801d98e:	683b      	ldr	r3, [r7, #0]
 801d990:	617b      	str	r3, [r7, #20]
    uint32_t op_addr = (uint32_t) addr;
 801d992:	687b      	ldr	r3, [r7, #4]
 801d994:	613b      	str	r3, [r7, #16]
     int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
 801d996:	2320      	movs	r3, #32
 801d998:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 801d99a:	f3bf 8f4f 	dsb	sy
}
 801d99e:	bf00      	nop

    __DSB();

    while (op_size > 0) {
 801d9a0:	e00b      	b.n	801d9ba <SCB_CleanInvalidateDCache_by_Addr+0x36>
      SCB->DCCIMVAC = op_addr;
 801d9a2:	4a0d      	ldr	r2, [pc, #52]	@ (801d9d8 <SCB_CleanInvalidateDCache_by_Addr+0x54>)
 801d9a4:	693b      	ldr	r3, [r7, #16]
 801d9a6:	f8c2 3270 	str.w	r3, [r2, #624]	@ 0x270
      op_addr += (uint32_t)linesize;
 801d9aa:	68fb      	ldr	r3, [r7, #12]
 801d9ac:	693a      	ldr	r2, [r7, #16]
 801d9ae:	4413      	add	r3, r2
 801d9b0:	613b      	str	r3, [r7, #16]
      op_size -=           linesize;
 801d9b2:	697a      	ldr	r2, [r7, #20]
 801d9b4:	68fb      	ldr	r3, [r7, #12]
 801d9b6:	1ad3      	subs	r3, r2, r3
 801d9b8:	617b      	str	r3, [r7, #20]
    while (op_size > 0) {
 801d9ba:	697b      	ldr	r3, [r7, #20]
 801d9bc:	2b00      	cmp	r3, #0
 801d9be:	dcf0      	bgt.n	801d9a2 <SCB_CleanInvalidateDCache_by_Addr+0x1e>
  __ASM volatile ("dsb 0xF":::"memory");
 801d9c0:	f3bf 8f4f 	dsb	sy
}
 801d9c4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 801d9c6:	f3bf 8f6f 	isb	sy
}
 801d9ca:	bf00      	nop
    }

    __DSB();
    __ISB();
  #endif
}
 801d9cc:	bf00      	nop
 801d9ce:	371c      	adds	r7, #28
 801d9d0:	46bd      	mov	sp, r7
 801d9d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d9d6:	4770      	bx	lr
 801d9d8:	e000ed00 	.word	0xe000ed00

0801d9dc <spi_testing>:
 * Phase 2: Slave echoes the pattern back to the Master.
 * * @param command Pointer to test parameters (ID, iterations, pattern).
 * @return Result TEST_PASS on successful echo, TEST_FAIL on mismatch/timeout.
 */
Result spi_testing(test_command_t* command)
{
 801d9dc:	b580      	push	{r7, lr}
 801d9de:	b084      	sub	sp, #16
 801d9e0:	af00      	add	r7, sp, #0
 801d9e2:	6078      	str	r0, [r7, #4]
    if (command == NULL || command->bit_pattern_length > MAX_BIT_PATTERN_LENGTH) return TEST_ERR;
 801d9e4:	687b      	ldr	r3, [r7, #4]
 801d9e6:	2b00      	cmp	r3, #0
 801d9e8:	d102      	bne.n	801d9f0 <spi_testing+0x14>
 801d9ea:	f04f 33ff 	mov.w	r3, #4294967295
 801d9ee:	e0a4      	b.n	801db3a <spi_testing+0x15e>

    uint16_t len = command->bit_pattern_length;
 801d9f0:	687b      	ldr	r3, [r7, #4]
 801d9f2:	799b      	ldrb	r3, [r3, #6]
 801d9f4:	81bb      	strh	r3, [r7, #12]
    uint32_t clean_len = CACHE_ROUND(len);
 801d9f6:	89bb      	ldrh	r3, [r7, #12]
 801d9f8:	331f      	adds	r3, #31
 801d9fa:	f023 031f 	bic.w	r3, r3, #31
 801d9fe:	60bb      	str	r3, [r7, #8]

    // Prepare initial pattern
    memcpy(master_tx, command->bit_pattern, len);
 801da00:	687b      	ldr	r3, [r7, #4]
 801da02:	3307      	adds	r3, #7
 801da04:	89ba      	ldrh	r2, [r7, #12]
 801da06:	4619      	mov	r1, r3
 801da08:	484e      	ldr	r0, [pc, #312]	@ (801db44 <spi_testing+0x168>)
 801da0a:	f000 fd7c 	bl	801e506 <memcpy>

    // Clean cache to push master_tx from CPU L1 to RAM where DMA can access it
    SCB_CleanDCache_by_Addr((uint32_t*)master_tx, clean_len);
 801da0e:	68bb      	ldr	r3, [r7, #8]
 801da10:	4619      	mov	r1, r3
 801da12:	484c      	ldr	r0, [pc, #304]	@ (801db44 <spi_testing+0x168>)
 801da14:	f7ff ff8a 	bl	801d92c <SCB_CleanDCache_by_Addr>

    for (uint8_t iter = 0; iter < command->iterations; ++iter)
 801da18:	2300      	movs	r3, #0
 801da1a:	73fb      	strb	r3, [r7, #15]
 801da1c:	e086      	b.n	801db2c <spi_testing+0x150>
    {
        reset_test();
 801da1e:	f000 f8a3 	bl	801db68 <reset_test>
        memset(master_rx, 0, len);
 801da22:	89bb      	ldrh	r3, [r7, #12]
 801da24:	461a      	mov	r2, r3
 801da26:	2100      	movs	r1, #0
 801da28:	4847      	ldr	r0, [pc, #284]	@ (801db48 <spi_testing+0x16c>)
 801da2a:	f000 fc98 	bl	801e35e <memset>
        memset(echo_rx_buffer, 0, len);
 801da2e:	89bb      	ldrh	r3, [r7, #12]
 801da30:	461a      	mov	r2, r3
 801da32:	2100      	movs	r1, #0
 801da34:	4845      	ldr	r0, [pc, #276]	@ (801db4c <spi_testing+0x170>)
 801da36:	f000 fc92 	bl	801e35e <memset>

        // Ensure memory regions are ready for DMA by clearing stale cache lines
        SCB_CleanInvalidateDCache_by_Addr((uint32_t*)echo_rx_buffer, clean_len);
 801da3a:	68bb      	ldr	r3, [r7, #8]
 801da3c:	4619      	mov	r1, r3
 801da3e:	4843      	ldr	r0, [pc, #268]	@ (801db4c <spi_testing+0x170>)
 801da40:	f7ff ffa0 	bl	801d984 <SCB_CleanInvalidateDCache_by_Addr>
        SCB_CleanInvalidateDCache_by_Addr((uint32_t*)master_rx, clean_len);
 801da44:	68bb      	ldr	r3, [r7, #8]
 801da46:	4619      	mov	r1, r3
 801da48:	483f      	ldr	r0, [pc, #252]	@ (801db48 <spi_testing+0x16c>)
 801da4a:	f7ff ff9b 	bl	801d984 <SCB_CleanInvalidateDCache_by_Addr>

        /* --- PHASE 1: Master -> Slave --- */
        HAL_SPI_Receive_DMA(SPI_RECEIVER, echo_rx_buffer, len);
 801da4e:	89bb      	ldrh	r3, [r7, #12]
 801da50:	461a      	mov	r2, r3
 801da52:	493e      	ldr	r1, [pc, #248]	@ (801db4c <spi_testing+0x170>)
 801da54:	483e      	ldr	r0, [pc, #248]	@ (801db50 <spi_testing+0x174>)
 801da56:	f7ec faf7 	bl	800a048 <HAL_SPI_Receive_DMA>
        osDelay(2); // Wait for DMA setup
 801da5a:	2002      	movs	r0, #2
 801da5c:	f7f1 fa1a 	bl	800ee94 <osDelay>

        HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 801da60:	2200      	movs	r2, #0
 801da62:	2101      	movs	r1, #1
 801da64:	483b      	ldr	r0, [pc, #236]	@ (801db54 <spi_testing+0x178>)
 801da66:	f7e8 f9d7 	bl	8005e18 <HAL_GPIO_WritePin>
        HAL_SPI_Transmit(SPI_SENDER, master_tx, len, TIMEOUT);
 801da6a:	89ba      	ldrh	r2, [r7, #12]
 801da6c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 801da70:	4934      	ldr	r1, [pc, #208]	@ (801db44 <spi_testing+0x168>)
 801da72:	4839      	ldr	r0, [pc, #228]	@ (801db58 <spi_testing+0x17c>)
 801da74:	f7eb fe1b 	bl	80096ae <HAL_SPI_Transmit>
        HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
 801da78:	2201      	movs	r2, #1
 801da7a:	2101      	movs	r1, #1
 801da7c:	4835      	ldr	r0, [pc, #212]	@ (801db54 <spi_testing+0x178>)
 801da7e:	f7e8 f9cb 	bl	8005e18 <HAL_GPIO_WritePin>

        if (xSemaphoreTake(SpiSlaveRxHandle, TIMEOUT) != pdPASS) {
 801da82:	4b36      	ldr	r3, [pc, #216]	@ (801db5c <spi_testing+0x180>)
 801da84:	681b      	ldr	r3, [r3, #0]
 801da86:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 801da8a:	4618      	mov	r0, r3
 801da8c:	f7f2 fce0 	bl	8010450 <xQueueSemaphoreTake>
 801da90:	4603      	mov	r3, r0
 801da92:	2b01      	cmp	r3, #1
 801da94:	d001      	beq.n	801da9a <spi_testing+0xbe>
            return TEST_FAIL;
 801da96:	23ff      	movs	r3, #255	@ 0xff
 801da98:	e04f      	b.n	801db3a <spi_testing+0x15e>
        }

        // --- Cache Sync: Force CPU to read RAM instead of potentially zeroed Cache ---
        SCB_InvalidateDCache_by_Addr((uint32_t*)echo_rx_buffer, clean_len);
 801da9a:	68bb      	ldr	r3, [r7, #8]
 801da9c:	4619      	mov	r1, r3
 801da9e:	482b      	ldr	r0, [pc, #172]	@ (801db4c <spi_testing+0x170>)
 801daa0:	f7ff ff18 	bl	801d8d4 <SCB_InvalidateDCache_by_Addr>

        memcpy(echo_tx_buffer, echo_rx_buffer, len);
 801daa4:	89bb      	ldrh	r3, [r7, #12]
 801daa6:	461a      	mov	r2, r3
 801daa8:	4928      	ldr	r1, [pc, #160]	@ (801db4c <spi_testing+0x170>)
 801daaa:	482d      	ldr	r0, [pc, #180]	@ (801db60 <spi_testing+0x184>)
 801daac:	f000 fd2b 	bl	801e506 <memcpy>

        // Clean cache to push echo_tx_buffer to RAM for the next DMA transfer
        SCB_CleanDCache_by_Addr((uint32_t*)echo_tx_buffer, clean_len);
 801dab0:	68bb      	ldr	r3, [r7, #8]
 801dab2:	4619      	mov	r1, r3
 801dab4:	482a      	ldr	r0, [pc, #168]	@ (801db60 <spi_testing+0x184>)
 801dab6:	f7ff ff39 	bl	801d92c <SCB_CleanDCache_by_Addr>

        /* --- PHASE 2: Slave -> Master (Echo) --- */
        HAL_SPI_TransmitReceive_DMA(SPI_RECEIVER, echo_tx_buffer, echo_rx_buffer, len);
 801daba:	89bb      	ldrh	r3, [r7, #12]
 801dabc:	4a23      	ldr	r2, [pc, #140]	@ (801db4c <spi_testing+0x170>)
 801dabe:	4928      	ldr	r1, [pc, #160]	@ (801db60 <spi_testing+0x184>)
 801dac0:	4823      	ldr	r0, [pc, #140]	@ (801db50 <spi_testing+0x174>)
 801dac2:	f7ec fbe1 	bl	800a288 <HAL_SPI_TransmitReceive_DMA>
        osDelay(2);
 801dac6:	2002      	movs	r0, #2
 801dac8:	f7f1 f9e4 	bl	800ee94 <osDelay>

        HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 801dacc:	2200      	movs	r2, #0
 801dace:	2101      	movs	r1, #1
 801dad0:	4820      	ldr	r0, [pc, #128]	@ (801db54 <spi_testing+0x178>)
 801dad2:	f7e8 f9a1 	bl	8005e18 <HAL_GPIO_WritePin>
        HAL_SPI_Receive(SPI_SENDER, master_rx, len, TIMEOUT);
 801dad6:	89ba      	ldrh	r2, [r7, #12]
 801dad8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 801dadc:	491a      	ldr	r1, [pc, #104]	@ (801db48 <spi_testing+0x16c>)
 801dade:	481e      	ldr	r0, [pc, #120]	@ (801db58 <spi_testing+0x17c>)
 801dae0:	f7eb ff5b 	bl	800999a <HAL_SPI_Receive>
        HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
 801dae4:	2201      	movs	r2, #1
 801dae6:	2101      	movs	r1, #1
 801dae8:	481a      	ldr	r0, [pc, #104]	@ (801db54 <spi_testing+0x178>)
 801daea:	f7e8 f995 	bl	8005e18 <HAL_GPIO_WritePin>

        // Final Cache Sync for Master Reception
        SCB_InvalidateDCache_by_Addr((uint32_t*)master_rx, clean_len);
 801daee:	68bb      	ldr	r3, [r7, #8]
 801daf0:	4619      	mov	r1, r3
 801daf2:	4815      	ldr	r0, [pc, #84]	@ (801db48 <spi_testing+0x16c>)
 801daf4:	f7ff feee 	bl	801d8d4 <SCB_InvalidateDCache_by_Addr>

        if (xSemaphoreTake(SpiRxHandle, TIMEOUT) != pdPASS) {
 801daf8:	4b1a      	ldr	r3, [pc, #104]	@ (801db64 <spi_testing+0x188>)
 801dafa:	681b      	ldr	r3, [r3, #0]
 801dafc:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 801db00:	4618      	mov	r0, r3
 801db02:	f7f2 fca5 	bl	8010450 <xQueueSemaphoreTake>
 801db06:	4603      	mov	r3, r0
 801db08:	2b01      	cmp	r3, #1
 801db0a:	d001      	beq.n	801db10 <spi_testing+0x134>
            return TEST_FAIL;
 801db0c:	23ff      	movs	r3, #255	@ 0xff
 801db0e:	e014      	b.n	801db3a <spi_testing+0x15e>
        }

        // Final data validation
        if (memcmp(master_tx, master_rx, len) != 0) {
 801db10:	89bb      	ldrh	r3, [r7, #12]
 801db12:	461a      	mov	r2, r3
 801db14:	490c      	ldr	r1, [pc, #48]	@ (801db48 <spi_testing+0x16c>)
 801db16:	480b      	ldr	r0, [pc, #44]	@ (801db44 <spi_testing+0x168>)
 801db18:	f000 fc11 	bl	801e33e <memcmp>
 801db1c:	4603      	mov	r3, r0
 801db1e:	2b00      	cmp	r3, #0
 801db20:	d001      	beq.n	801db26 <spi_testing+0x14a>
            return TEST_FAIL;
 801db22:	23ff      	movs	r3, #255	@ 0xff
 801db24:	e009      	b.n	801db3a <spi_testing+0x15e>
    for (uint8_t iter = 0; iter < command->iterations; ++iter)
 801db26:	7bfb      	ldrb	r3, [r7, #15]
 801db28:	3301      	adds	r3, #1
 801db2a:	73fb      	strb	r3, [r7, #15]
 801db2c:	687b      	ldr	r3, [r7, #4]
 801db2e:	795b      	ldrb	r3, [r3, #5]
 801db30:	7bfa      	ldrb	r2, [r7, #15]
 801db32:	429a      	cmp	r2, r3
 801db34:	f4ff af73 	bcc.w	801da1e <spi_testing+0x42>
        }
    }
    return TEST_PASS;
 801db38:	2301      	movs	r3, #1
}
 801db3a:	4618      	mov	r0, r3
 801db3c:	3710      	adds	r7, #16
 801db3e:	46bd      	mov	sp, r7
 801db40:	bd80      	pop	{r7, pc}
 801db42:	bf00      	nop
 801db44:	20027b20 	.word	0x20027b20
 801db48:	20027c20 	.word	0x20027c20
 801db4c:	20027920 	.word	0x20027920
 801db50:	20000448 	.word	0x20000448
 801db54:	40021800 	.word	0x40021800
 801db58:	200003e4 	.word	0x200003e4
 801db5c:	20000de0 	.word	0x20000de0
 801db60:	20027a20 	.word	0x20027a20
 801db64:	20000dd4 	.word	0x20000dd4

0801db68 <reset_test>:

/**
 * @brief Resets SPI peripherals and clears semaphores to ensure a clean state.
 */
void reset_test(void)
{
 801db68:	b580      	push	{r7, lr}
 801db6a:	b082      	sub	sp, #8
 801db6c:	af00      	add	r7, sp, #0
    HAL_SPI_Abort(SPI_SENDER);
 801db6e:	482b      	ldr	r0, [pc, #172]	@ (801dc1c <reset_test+0xb4>)
 801db70:	f7ec fd10 	bl	800a594 <HAL_SPI_Abort>
    HAL_SPI_Abort(SPI_RECEIVER);
 801db74:	482a      	ldr	r0, [pc, #168]	@ (801dc20 <reset_test+0xb8>)
 801db76:	f7ec fd0d 	bl	800a594 <HAL_SPI_Abort>

    __HAL_SPI_DISABLE(SPI_RECEIVER);
 801db7a:	4b29      	ldr	r3, [pc, #164]	@ (801dc20 <reset_test+0xb8>)
 801db7c:	681b      	ldr	r3, [r3, #0]
 801db7e:	681a      	ldr	r2, [r3, #0]
 801db80:	4b27      	ldr	r3, [pc, #156]	@ (801dc20 <reset_test+0xb8>)
 801db82:	681b      	ldr	r3, [r3, #0]
 801db84:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 801db88:	601a      	str	r2, [r3, #0]
    __HAL_SPI_DISABLE(SPI_SENDER);
 801db8a:	4b24      	ldr	r3, [pc, #144]	@ (801dc1c <reset_test+0xb4>)
 801db8c:	681b      	ldr	r3, [r3, #0]
 801db8e:	681a      	ldr	r2, [r3, #0]
 801db90:	4b22      	ldr	r3, [pc, #136]	@ (801dc1c <reset_test+0xb4>)
 801db92:	681b      	ldr	r3, [r3, #0]
 801db94:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 801db98:	601a      	str	r2, [r3, #0]

    __HAL_SPI_CLEAR_OVRFLAG(SPI_RECEIVER);
 801db9a:	2300      	movs	r3, #0
 801db9c:	607b      	str	r3, [r7, #4]
 801db9e:	4b20      	ldr	r3, [pc, #128]	@ (801dc20 <reset_test+0xb8>)
 801dba0:	681b      	ldr	r3, [r3, #0]
 801dba2:	68db      	ldr	r3, [r3, #12]
 801dba4:	607b      	str	r3, [r7, #4]
 801dba6:	4b1e      	ldr	r3, [pc, #120]	@ (801dc20 <reset_test+0xb8>)
 801dba8:	681b      	ldr	r3, [r3, #0]
 801dbaa:	689b      	ldr	r3, [r3, #8]
 801dbac:	607b      	str	r3, [r7, #4]
 801dbae:	687b      	ldr	r3, [r7, #4]
    __HAL_SPI_CLEAR_FREFLAG(SPI_RECEIVER);
 801dbb0:	2300      	movs	r3, #0
 801dbb2:	603b      	str	r3, [r7, #0]
 801dbb4:	4b1a      	ldr	r3, [pc, #104]	@ (801dc20 <reset_test+0xb8>)
 801dbb6:	681b      	ldr	r3, [r3, #0]
 801dbb8:	689b      	ldr	r3, [r3, #8]
 801dbba:	603b      	str	r3, [r7, #0]
 801dbbc:	683b      	ldr	r3, [r7, #0]

    HAL_SPIEx_FlushRxFifo(SPI_RECEIVER);
 801dbbe:	4818      	ldr	r0, [pc, #96]	@ (801dc20 <reset_test+0xb8>)
 801dbc0:	f7ed fb12 	bl	800b1e8 <HAL_SPIEx_FlushRxFifo>
    HAL_SPIEx_FlushRxFifo(SPI_SENDER);
 801dbc4:	4815      	ldr	r0, [pc, #84]	@ (801dc1c <reset_test+0xb4>)
 801dbc6:	f7ed fb0f 	bl	800b1e8 <HAL_SPIEx_FlushRxFifo>

    __HAL_SPI_ENABLE(SPI_RECEIVER);
 801dbca:	4b15      	ldr	r3, [pc, #84]	@ (801dc20 <reset_test+0xb8>)
 801dbcc:	681b      	ldr	r3, [r3, #0]
 801dbce:	681a      	ldr	r2, [r3, #0]
 801dbd0:	4b13      	ldr	r3, [pc, #76]	@ (801dc20 <reset_test+0xb8>)
 801dbd2:	681b      	ldr	r3, [r3, #0]
 801dbd4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 801dbd8:	601a      	str	r2, [r3, #0]
    __HAL_SPI_ENABLE(SPI_SENDER);
 801dbda:	4b10      	ldr	r3, [pc, #64]	@ (801dc1c <reset_test+0xb4>)
 801dbdc:	681b      	ldr	r3, [r3, #0]
 801dbde:	681a      	ldr	r2, [r3, #0]
 801dbe0:	4b0e      	ldr	r3, [pc, #56]	@ (801dc1c <reset_test+0xb4>)
 801dbe2:	681b      	ldr	r3, [r3, #0]
 801dbe4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 801dbe8:	601a      	str	r2, [r3, #0]

    // Drain semaphores
    while (xSemaphoreTake(SpiSlaveRxHandle, 0) == pdTRUE);
 801dbea:	bf00      	nop
 801dbec:	4b0d      	ldr	r3, [pc, #52]	@ (801dc24 <reset_test+0xbc>)
 801dbee:	681b      	ldr	r3, [r3, #0]
 801dbf0:	2100      	movs	r1, #0
 801dbf2:	4618      	mov	r0, r3
 801dbf4:	f7f2 fc2c 	bl	8010450 <xQueueSemaphoreTake>
 801dbf8:	4603      	mov	r3, r0
 801dbfa:	2b01      	cmp	r3, #1
 801dbfc:	d0f6      	beq.n	801dbec <reset_test+0x84>
    while (xSemaphoreTake(SpiRxHandle, 0) == pdTRUE);
 801dbfe:	bf00      	nop
 801dc00:	4b09      	ldr	r3, [pc, #36]	@ (801dc28 <reset_test+0xc0>)
 801dc02:	681b      	ldr	r3, [r3, #0]
 801dc04:	2100      	movs	r1, #0
 801dc06:	4618      	mov	r0, r3
 801dc08:	f7f2 fc22 	bl	8010450 <xQueueSemaphoreTake>
 801dc0c:	4603      	mov	r3, r0
 801dc0e:	2b01      	cmp	r3, #1
 801dc10:	d0f6      	beq.n	801dc00 <reset_test+0x98>
}
 801dc12:	bf00      	nop
 801dc14:	bf00      	nop
 801dc16:	3708      	adds	r7, #8
 801dc18:	46bd      	mov	sp, r7
 801dc1a:	bd80      	pop	{r7, pc}
 801dc1c:	200003e4 	.word	0x200003e4
 801dc20:	20000448 	.word	0x20000448
 801dc24:	20000de0 	.word	0x20000de0
 801dc28:	20000dd4 	.word	0x20000dd4

0801dc2c <HAL_SPI_RxCpltCallback>:

/* ---- Callbacks ---- */

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 801dc2c:	b580      	push	{r7, lr}
 801dc2e:	b084      	sub	sp, #16
 801dc30:	af00      	add	r7, sp, #0
 801dc32:	6078      	str	r0, [r7, #4]
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 801dc34:	2300      	movs	r3, #0
 801dc36:	60fb      	str	r3, [r7, #12]
    if (hspi->Instance == SPI_RECEIVER->Instance)
 801dc38:	687b      	ldr	r3, [r7, #4]
 801dc3a:	681a      	ldr	r2, [r3, #0]
 801dc3c:	4b0d      	ldr	r3, [pc, #52]	@ (801dc74 <HAL_SPI_RxCpltCallback+0x48>)
 801dc3e:	681b      	ldr	r3, [r3, #0]
 801dc40:	429a      	cmp	r2, r3
 801dc42:	d107      	bne.n	801dc54 <HAL_SPI_RxCpltCallback+0x28>
    {
        xSemaphoreGiveFromISR(SpiSlaveRxHandle, &xHigherPriorityTaskWoken);
 801dc44:	4b0c      	ldr	r3, [pc, #48]	@ (801dc78 <HAL_SPI_RxCpltCallback+0x4c>)
 801dc46:	681b      	ldr	r3, [r3, #0]
 801dc48:	f107 020c 	add.w	r2, r7, #12
 801dc4c:	4611      	mov	r1, r2
 801dc4e:	4618      	mov	r0, r3
 801dc50:	f7f2 fa7d 	bl	801014e <xQueueGiveFromISR>
    }
    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 801dc54:	68fb      	ldr	r3, [r7, #12]
 801dc56:	2b00      	cmp	r3, #0
 801dc58:	d007      	beq.n	801dc6a <HAL_SPI_RxCpltCallback+0x3e>
 801dc5a:	4b08      	ldr	r3, [pc, #32]	@ (801dc7c <HAL_SPI_RxCpltCallback+0x50>)
 801dc5c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801dc60:	601a      	str	r2, [r3, #0]
 801dc62:	f3bf 8f4f 	dsb	sy
 801dc66:	f3bf 8f6f 	isb	sy
}
 801dc6a:	bf00      	nop
 801dc6c:	3710      	adds	r7, #16
 801dc6e:	46bd      	mov	sp, r7
 801dc70:	bd80      	pop	{r7, pc}
 801dc72:	bf00      	nop
 801dc74:	20000448 	.word	0x20000448
 801dc78:	20000de0 	.word	0x20000de0
 801dc7c:	e000ed04 	.word	0xe000ed04

0801dc80 <HAL_SPI_TxRxCpltCallback>:

void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 801dc80:	b580      	push	{r7, lr}
 801dc82:	b084      	sub	sp, #16
 801dc84:	af00      	add	r7, sp, #0
 801dc86:	6078      	str	r0, [r7, #4]
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 801dc88:	2300      	movs	r3, #0
 801dc8a:	60fb      	str	r3, [r7, #12]
    if (hspi->Instance == SPI_RECEIVER->Instance)
 801dc8c:	687b      	ldr	r3, [r7, #4]
 801dc8e:	681a      	ldr	r2, [r3, #0]
 801dc90:	4b0d      	ldr	r3, [pc, #52]	@ (801dcc8 <HAL_SPI_TxRxCpltCallback+0x48>)
 801dc92:	681b      	ldr	r3, [r3, #0]
 801dc94:	429a      	cmp	r2, r3
 801dc96:	d107      	bne.n	801dca8 <HAL_SPI_TxRxCpltCallback+0x28>
    {
        xSemaphoreGiveFromISR(SpiRxHandle, &xHigherPriorityTaskWoken);
 801dc98:	4b0c      	ldr	r3, [pc, #48]	@ (801dccc <HAL_SPI_TxRxCpltCallback+0x4c>)
 801dc9a:	681b      	ldr	r3, [r3, #0]
 801dc9c:	f107 020c 	add.w	r2, r7, #12
 801dca0:	4611      	mov	r1, r2
 801dca2:	4618      	mov	r0, r3
 801dca4:	f7f2 fa53 	bl	801014e <xQueueGiveFromISR>
    }
    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 801dca8:	68fb      	ldr	r3, [r7, #12]
 801dcaa:	2b00      	cmp	r3, #0
 801dcac:	d007      	beq.n	801dcbe <HAL_SPI_TxRxCpltCallback+0x3e>
 801dcae:	4b08      	ldr	r3, [pc, #32]	@ (801dcd0 <HAL_SPI_TxRxCpltCallback+0x50>)
 801dcb0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801dcb4:	601a      	str	r2, [r3, #0]
 801dcb6:	f3bf 8f4f 	dsb	sy
 801dcba:	f3bf 8f6f 	isb	sy
}
 801dcbe:	bf00      	nop
 801dcc0:	3710      	adds	r7, #16
 801dcc2:	46bd      	mov	sp, r7
 801dcc4:	bd80      	pop	{r7, pc}
 801dcc6:	bf00      	nop
 801dcc8:	20000448 	.word	0x20000448
 801dccc:	20000dd4 	.word	0x20000dd4
 801dcd0:	e000ed04 	.word	0xe000ed04

0801dcd4 <HAL_SPI_ErrorCallback>:

void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 801dcd4:	b580      	push	{r7, lr}
 801dcd6:	b084      	sub	sp, #16
 801dcd8:	af00      	add	r7, sp, #0
 801dcda:	6078      	str	r0, [r7, #4]
    if (hspi->Instance == SPI_RECEIVER->Instance)
 801dcdc:	687b      	ldr	r3, [r7, #4]
 801dcde:	681a      	ldr	r2, [r3, #0]
 801dce0:	4b0e      	ldr	r3, [pc, #56]	@ (801dd1c <HAL_SPI_ErrorCallback+0x48>)
 801dce2:	681b      	ldr	r3, [r3, #0]
 801dce4:	429a      	cmp	r2, r3
 801dce6:	d114      	bne.n	801dd12 <HAL_SPI_ErrorCallback+0x3e>
    {
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_OVR))
 801dce8:	687b      	ldr	r3, [r7, #4]
 801dcea:	681b      	ldr	r3, [r3, #0]
 801dcec:	689b      	ldr	r3, [r3, #8]
 801dcee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801dcf2:	2b40      	cmp	r3, #64	@ 0x40
 801dcf4:	d10d      	bne.n	801dd12 <HAL_SPI_ErrorCallback+0x3e>
        {
            __HAL_SPI_CLEAR_OVRFLAG(hspi);
 801dcf6:	2300      	movs	r3, #0
 801dcf8:	60fb      	str	r3, [r7, #12]
 801dcfa:	687b      	ldr	r3, [r7, #4]
 801dcfc:	681b      	ldr	r3, [r3, #0]
 801dcfe:	68db      	ldr	r3, [r3, #12]
 801dd00:	60fb      	str	r3, [r7, #12]
 801dd02:	687b      	ldr	r3, [r7, #4]
 801dd04:	681b      	ldr	r3, [r3, #0]
 801dd06:	689b      	ldr	r3, [r3, #8]
 801dd08:	60fb      	str	r3, [r7, #12]
 801dd0a:	68fb      	ldr	r3, [r7, #12]
            HAL_SPIEx_FlushRxFifo(hspi);
 801dd0c:	6878      	ldr	r0, [r7, #4]
 801dd0e:	f7ed fa6b 	bl	800b1e8 <HAL_SPIEx_FlushRxFifo>
        }
    }
}
 801dd12:	bf00      	nop
 801dd14:	3710      	adds	r7, #16
 801dd16:	46bd      	mov	sp, r7
 801dd18:	bd80      	pop	{r7, pc}
 801dd1a:	bf00      	nop
 801dd1c:	20000448 	.word	0x20000448

0801dd20 <timer_testing>:
 * @brief Performs a hardware verification test on the TIMER peripheral.
 * * @param command Pointer to the test_command_t structure.
 * @return Result TEST_PASS if the timer pulses are received correctly,
 * TEST_FAIL if a timeout occurs, TEST_ERR for null input.
 */
Result timer_testing(test_command_t* command) {
 801dd20:	b580      	push	{r7, lr}
 801dd22:	b084      	sub	sp, #16
 801dd24:	af00      	add	r7, sp, #0
 801dd26:	6078      	str	r0, [r7, #4]

    if (command == NULL) {
 801dd28:	687b      	ldr	r3, [r7, #4]
 801dd2a:	2b00      	cmp	r3, #0
 801dd2c:	d102      	bne.n	801dd34 <timer_testing+0x14>
        return TEST_ERR;
 801dd2e:	f04f 33ff 	mov.w	r3, #4294967295
 801dd32:	e027      	b.n	801dd84 <timer_testing+0x64>
    }

    // Start Timer in Interrupt mode
    if (HAL_TIM_Base_Start_IT(&htim7) != HAL_OK) {
 801dd34:	4815      	ldr	r0, [pc, #84]	@ (801dd8c <timer_testing+0x6c>)
 801dd36:	f7ed fad1 	bl	800b2dc <HAL_TIM_Base_Start_IT>
 801dd3a:	4603      	mov	r3, r0
 801dd3c:	2b00      	cmp	r3, #0
 801dd3e:	d001      	beq.n	801dd44 <timer_testing+0x24>
        return TEST_FAIL;
 801dd40:	23ff      	movs	r3, #255	@ 0xff
 801dd42:	e01f      	b.n	801dd84 <timer_testing+0x64>
    }

    for (uint8_t i = 0; i < command->iterations; i++) {
 801dd44:	2300      	movs	r3, #0
 801dd46:	73fb      	strb	r3, [r7, #15]
 801dd48:	e013      	b.n	801dd72 <timer_testing+0x52>
        /*
         * Wait for the Timer Callback to give the semaphore.
         * The timeout (200ms) acts as a "Watchdog". If the timer hardware
         * fails to pulse, the test fails.
         */
        if (xSemaphoreTake(TimSemHandle, pdMS_TO_TICKS(200)) != pdPASS) {
 801dd4a:	4b11      	ldr	r3, [pc, #68]	@ (801dd90 <timer_testing+0x70>)
 801dd4c:	681b      	ldr	r3, [r3, #0]
 801dd4e:	21c8      	movs	r1, #200	@ 0xc8
 801dd50:	4618      	mov	r0, r3
 801dd52:	f7f2 fb7d 	bl	8010450 <xQueueSemaphoreTake>
 801dd56:	4603      	mov	r3, r0
 801dd58:	2b01      	cmp	r3, #1
 801dd5a:	d004      	beq.n	801dd66 <timer_testing+0x46>
            HAL_TIM_Base_Stop_IT(&htim7);
 801dd5c:	480b      	ldr	r0, [pc, #44]	@ (801dd8c <timer_testing+0x6c>)
 801dd5e:	f7ed fb35 	bl	800b3cc <HAL_TIM_Base_Stop_IT>
            return TEST_FAIL;
 801dd62:	23ff      	movs	r3, #255	@ 0xff
 801dd64:	e00e      	b.n	801dd84 <timer_testing+0x64>
        }

        // Pacing delay between pulse verifications
        osDelay(1);
 801dd66:	2001      	movs	r0, #1
 801dd68:	f7f1 f894 	bl	800ee94 <osDelay>
    for (uint8_t i = 0; i < command->iterations; i++) {
 801dd6c:	7bfb      	ldrb	r3, [r7, #15]
 801dd6e:	3301      	adds	r3, #1
 801dd70:	73fb      	strb	r3, [r7, #15]
 801dd72:	687b      	ldr	r3, [r7, #4]
 801dd74:	795b      	ldrb	r3, [r3, #5]
 801dd76:	7bfa      	ldrb	r2, [r7, #15]
 801dd78:	429a      	cmp	r2, r3
 801dd7a:	d3e6      	bcc.n	801dd4a <timer_testing+0x2a>
    }

    // Stop Timer after the verification iterations are complete
    HAL_TIM_Base_Stop_IT(&htim7);
 801dd7c:	4803      	ldr	r0, [pc, #12]	@ (801dd8c <timer_testing+0x6c>)
 801dd7e:	f7ed fb25 	bl	800b3cc <HAL_TIM_Base_Stop_IT>

    return TEST_PASS;
 801dd82:	2301      	movs	r3, #1
}
 801dd84:	4618      	mov	r0, r3
 801dd86:	3710      	adds	r7, #16
 801dd88:	46bd      	mov	sp, r7
 801dd8a:	bd80      	pop	{r7, pc}
 801dd8c:	2000062c 	.word	0x2000062c
 801dd90:	20000ddc 	.word	0x20000ddc

0801dd94 <uart_testing>:
 * UART4 then echoes the data back to UART2. Integrity is verified
 * via memory comparison or CRC for large blocks.
 * * @param command Pointer to the test_command_t structure.
 * @return Result TEST_PASS on success, TEST_FAIL on mismatch, TEST_ERR for invalid input.
 */
Result uart_testing(test_command_t* command){
 801dd94:	b580      	push	{r7, lr}
 801dd96:	f5ad 7d46 	sub.w	sp, sp, #792	@ 0x318
 801dd9a:	af00      	add	r7, sp, #0
 801dd9c:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801dda0:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801dda4:	6018      	str	r0, [r3, #0]

    uint8_t tx_buffer[MAX_BIT_PATTERN_LENGTH] = {0};
 801dda6:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801ddaa:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 801ddae:	4618      	mov	r0, r3
 801ddb0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801ddb4:	461a      	mov	r2, r3
 801ddb6:	2100      	movs	r1, #0
 801ddb8:	f000 fad1 	bl	801e35e <memset>
    uint8_t rx_buffer[MAX_BIT_PATTERN_LENGTH] = {0};
 801ddbc:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801ddc0:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 801ddc4:	4618      	mov	r0, r3
 801ddc6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801ddca:	461a      	mov	r2, r3
 801ddcc:	2100      	movs	r1, #0
 801ddce:	f000 fac6 	bl	801e35e <memset>
    uint8_t echo_buffer[MAX_BIT_PATTERN_LENGTH] = {0};
 801ddd2:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801ddd6:	f5a3 7343 	sub.w	r3, r3, #780	@ 0x30c
 801ddda:	4618      	mov	r0, r3
 801dddc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801dde0:	461a      	mov	r2, r3
 801dde2:	2100      	movs	r1, #0
 801dde4:	f000 fabb 	bl	801e35e <memset>

    HAL_StatusTypeDef status;

    if (command == NULL) {
 801dde8:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801ddec:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801ddf0:	681b      	ldr	r3, [r3, #0]
 801ddf2:	2b00      	cmp	r3, #0
 801ddf4:	d102      	bne.n	801ddfc <uart_testing+0x68>
        return TEST_ERR;
 801ddf6:	f04f 33ff 	mov.w	r3, #4294967295
 801ddfa:	e0f7      	b.n	801dfec <uart_testing+0x258>
    }

    // Prepare the transmission pattern
    memcpy(tx_buffer, command->bit_pattern, command->bit_pattern_length);
 801ddfc:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801de00:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801de04:	681b      	ldr	r3, [r3, #0]
 801de06:	1dd9      	adds	r1, r3, #7
 801de08:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801de0c:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801de10:	681b      	ldr	r3, [r3, #0]
 801de12:	799b      	ldrb	r3, [r3, #6]
 801de14:	461a      	mov	r2, r3
 801de16:	f507 7303 	add.w	r3, r7, #524	@ 0x20c
 801de1a:	4618      	mov	r0, r3
 801de1c:	f000 fb73 	bl	801e506 <memcpy>

    for(uint8_t i=0 ; i < command->iterations ; i++){
 801de20:	2300      	movs	r3, #0
 801de22:	f887 3317 	strb.w	r3, [r7, #791]	@ 0x317
 801de26:	e0d5      	b.n	801dfd4 <uart_testing+0x240>
        memset(rx_buffer, 0, command->bit_pattern_length);
 801de28:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801de2c:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801de30:	681b      	ldr	r3, [r3, #0]
 801de32:	799b      	ldrb	r3, [r3, #6]
 801de34:	461a      	mov	r2, r3
 801de36:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 801de3a:	2100      	movs	r1, #0
 801de3c:	4618      	mov	r0, r3
 801de3e:	f000 fa8e 	bl	801e35e <memset>

        // --- 1. Prepare Receiver to receive the pattern (DMA Mode) ---
        status = HAL_UART_Receive_DMA(UART_RECEIVER, echo_buffer, command->bit_pattern_length);
 801de42:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801de46:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801de4a:	681b      	ldr	r3, [r3, #0]
 801de4c:	799b      	ldrb	r3, [r3, #6]
 801de4e:	461a      	mov	r2, r3
 801de50:	f107 030c 	add.w	r3, r7, #12
 801de54:	4619      	mov	r1, r3
 801de56:	4868      	ldr	r0, [pc, #416]	@ (801dff8 <uart_testing+0x264>)
 801de58:	f7ed ff60 	bl	800bd1c <HAL_UART_Receive_DMA>
 801de5c:	4603      	mov	r3, r0
 801de5e:	f887 3316 	strb.w	r3, [r7, #790]	@ 0x316
        if (status != HAL_OK) {
 801de62:	f897 3316 	ldrb.w	r3, [r7, #790]	@ 0x316
 801de66:	2b00      	cmp	r3, #0
 801de68:	d001      	beq.n	801de6e <uart_testing+0xda>
            return TEST_FAIL;
 801de6a:	23ff      	movs	r3, #255	@ 0xff
 801de6c:	e0be      	b.n	801dfec <uart_testing+0x258>
        }

        // --- 2. Prepare Sender to receive the echoed data (Interrupt Mode) ---
        if (HAL_UART_Receive_IT(UART_SENDER, rx_buffer, command->bit_pattern_length) != HAL_OK) {
 801de6e:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801de72:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801de76:	681b      	ldr	r3, [r3, #0]
 801de78:	799b      	ldrb	r3, [r3, #6]
 801de7a:	461a      	mov	r2, r3
 801de7c:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 801de80:	4619      	mov	r1, r3
 801de82:	485e      	ldr	r0, [pc, #376]	@ (801dffc <uart_testing+0x268>)
 801de84:	f7ed fe8a 	bl	800bb9c <HAL_UART_Receive_IT>
 801de88:	4603      	mov	r3, r0
 801de8a:	2b00      	cmp	r3, #0
 801de8c:	d004      	beq.n	801de98 <uart_testing+0x104>
            HAL_UART_Abort(UART_RECEIVER);
 801de8e:	485a      	ldr	r0, [pc, #360]	@ (801dff8 <uart_testing+0x264>)
 801de90:	f7ed ff88 	bl	800bda4 <HAL_UART_Abort>
            return TEST_FAIL;
 801de94:	23ff      	movs	r3, #255	@ 0xff
 801de96:	e0a9      	b.n	801dfec <uart_testing+0x258>
        }

        // --- 3. Transmit pattern from Sender (DMA Mode) ---
        status = HAL_UART_Transmit_DMA(UART_SENDER, tx_buffer, command->bit_pattern_length);
 801de98:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801de9c:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801dea0:	681b      	ldr	r3, [r3, #0]
 801dea2:	799b      	ldrb	r3, [r3, #6]
 801dea4:	461a      	mov	r2, r3
 801dea6:	f507 7303 	add.w	r3, r7, #524	@ 0x20c
 801deaa:	4619      	mov	r1, r3
 801deac:	4853      	ldr	r0, [pc, #332]	@ (801dffc <uart_testing+0x268>)
 801deae:	f7ed feb9 	bl	800bc24 <HAL_UART_Transmit_DMA>
 801deb2:	4603      	mov	r3, r0
 801deb4:	f887 3316 	strb.w	r3, [r7, #790]	@ 0x316
        if (status != HAL_OK) {
 801deb8:	f897 3316 	ldrb.w	r3, [r7, #790]	@ 0x316
 801debc:	2b00      	cmp	r3, #0
 801debe:	d004      	beq.n	801deca <uart_testing+0x136>
            HAL_UART_Abort(UART_RECEIVER);
 801dec0:	484d      	ldr	r0, [pc, #308]	@ (801dff8 <uart_testing+0x264>)
 801dec2:	f7ed ff6f 	bl	800bda4 <HAL_UART_Abort>
            return TEST_FAIL;
 801dec6:	23ff      	movs	r3, #255	@ 0xff
 801dec8:	e090      	b.n	801dfec <uart_testing+0x258>
        }

        // Wait for Receiver to finish collecting the pattern via DMA
        if (xSemaphoreTake(UartTxHandle, TIMEOUT) != pdPASS) {
 801deca:	4b4d      	ldr	r3, [pc, #308]	@ (801e000 <uart_testing+0x26c>)
 801decc:	681b      	ldr	r3, [r3, #0]
 801dece:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 801ded2:	4618      	mov	r0, r3
 801ded4:	f7f2 fabc 	bl	8010450 <xQueueSemaphoreTake>
 801ded8:	4603      	mov	r3, r0
 801deda:	2b01      	cmp	r3, #1
 801dedc:	d007      	beq.n	801deee <uart_testing+0x15a>
             HAL_UART_Abort(UART_RECEIVER);
 801dede:	4846      	ldr	r0, [pc, #280]	@ (801dff8 <uart_testing+0x264>)
 801dee0:	f7ed ff60 	bl	800bda4 <HAL_UART_Abort>
             HAL_UART_Abort(UART_SENDER);
 801dee4:	4845      	ldr	r0, [pc, #276]	@ (801dffc <uart_testing+0x268>)
 801dee6:	f7ed ff5d 	bl	800bda4 <HAL_UART_Abort>
             return TEST_FAIL;
 801deea:	23ff      	movs	r3, #255	@ 0xff
 801deec:	e07e      	b.n	801dfec <uart_testing+0x258>
        }

        // --- 4. Echo Phase: Receiver transmits collected data back ---
        if (HAL_UART_Transmit_IT(UART_RECEIVER, echo_buffer, command->bit_pattern_length) != HAL_OK){
 801deee:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801def2:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801def6:	681b      	ldr	r3, [r3, #0]
 801def8:	799b      	ldrb	r3, [r3, #6]
 801defa:	461a      	mov	r2, r3
 801defc:	f107 030c 	add.w	r3, r7, #12
 801df00:	4619      	mov	r1, r3
 801df02:	483d      	ldr	r0, [pc, #244]	@ (801dff8 <uart_testing+0x264>)
 801df04:	f7ed fdec 	bl	800bae0 <HAL_UART_Transmit_IT>
 801df08:	4603      	mov	r3, r0
 801df0a:	2b00      	cmp	r3, #0
 801df0c:	d007      	beq.n	801df1e <uart_testing+0x18a>
             HAL_UART_Abort(UART_RECEIVER);
 801df0e:	483a      	ldr	r0, [pc, #232]	@ (801dff8 <uart_testing+0x264>)
 801df10:	f7ed ff48 	bl	800bda4 <HAL_UART_Abort>
             HAL_UART_Abort(UART_SENDER);
 801df14:	4839      	ldr	r0, [pc, #228]	@ (801dffc <uart_testing+0x268>)
 801df16:	f7ed ff45 	bl	800bda4 <HAL_UART_Abort>
             return TEST_FAIL;
 801df1a:	23ff      	movs	r3, #255	@ 0xff
 801df1c:	e066      	b.n	801dfec <uart_testing+0x258>
        }

        // Wait for Sender to finish receiving the echoed data
        if (xSemaphoreTake(UartRxHandle, TIMEOUT) != pdPASS) {
 801df1e:	4b39      	ldr	r3, [pc, #228]	@ (801e004 <uart_testing+0x270>)
 801df20:	681b      	ldr	r3, [r3, #0]
 801df22:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 801df26:	4618      	mov	r0, r3
 801df28:	f7f2 fa92 	bl	8010450 <xQueueSemaphoreTake>
 801df2c:	4603      	mov	r3, r0
 801df2e:	2b01      	cmp	r3, #1
 801df30:	d007      	beq.n	801df42 <uart_testing+0x1ae>
            HAL_UART_Abort(UART_SENDER);
 801df32:	4832      	ldr	r0, [pc, #200]	@ (801dffc <uart_testing+0x268>)
 801df34:	f7ed ff36 	bl	800bda4 <HAL_UART_Abort>
            HAL_UART_Abort(UART_RECEIVER);
 801df38:	482f      	ldr	r0, [pc, #188]	@ (801dff8 <uart_testing+0x264>)
 801df3a:	f7ed ff33 	bl	800bda4 <HAL_UART_Abort>
            return TEST_FAIL;
 801df3e:	23ff      	movs	r3, #255	@ 0xff
 801df40:	e054      	b.n	801dfec <uart_testing+0x258>
        }

        // --- 5. Data Validation ---
        if (command->bit_pattern_length > 100) {
 801df42:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801df46:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801df4a:	681b      	ldr	r3, [r3, #0]
 801df4c:	799b      	ldrb	r3, [r3, #6]
 801df4e:	2b64      	cmp	r3, #100	@ 0x64
 801df50:	d925      	bls.n	801df9e <uart_testing+0x20a>
            // CRC comparison for efficiency on large data sets
            uint32_t sent_crc = calculate_crc(tx_buffer, command->bit_pattern_length);
 801df52:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801df56:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801df5a:	681b      	ldr	r3, [r3, #0]
 801df5c:	799b      	ldrb	r3, [r3, #6]
 801df5e:	461a      	mov	r2, r3
 801df60:	f507 7303 	add.w	r3, r7, #524	@ 0x20c
 801df64:	4611      	mov	r1, r2
 801df66:	4618      	mov	r0, r3
 801df68:	f7e3 f922 	bl	80011b0 <calculate_crc>
 801df6c:	f8c7 0310 	str.w	r0, [r7, #784]	@ 0x310
            uint32_t received_crc = calculate_crc(rx_buffer, command->bit_pattern_length);
 801df70:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801df74:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801df78:	681b      	ldr	r3, [r3, #0]
 801df7a:	799b      	ldrb	r3, [r3, #6]
 801df7c:	461a      	mov	r2, r3
 801df7e:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 801df82:	4611      	mov	r1, r2
 801df84:	4618      	mov	r0, r3
 801df86:	f7e3 f913 	bl	80011b0 <calculate_crc>
 801df8a:	f8c7 030c 	str.w	r0, [r7, #780]	@ 0x30c
            if (sent_crc != received_crc) {
 801df8e:	f8d7 2310 	ldr.w	r2, [r7, #784]	@ 0x310
 801df92:	f8d7 330c 	ldr.w	r3, [r7, #780]	@ 0x30c
 801df96:	429a      	cmp	r2, r3
 801df98:	d014      	beq.n	801dfc4 <uart_testing+0x230>
                return TEST_FAIL;
 801df9a:	23ff      	movs	r3, #255	@ 0xff
 801df9c:	e026      	b.n	801dfec <uart_testing+0x258>
            }
        }
        else {
            // Direct memory comparison for standard pattern lengths
            if (memcmp(tx_buffer, rx_buffer, command->bit_pattern_length) != 0) {
 801df9e:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801dfa2:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801dfa6:	681b      	ldr	r3, [r3, #0]
 801dfa8:	799b      	ldrb	r3, [r3, #6]
 801dfaa:	461a      	mov	r2, r3
 801dfac:	f507 7186 	add.w	r1, r7, #268	@ 0x10c
 801dfb0:	f507 7303 	add.w	r3, r7, #524	@ 0x20c
 801dfb4:	4618      	mov	r0, r3
 801dfb6:	f000 f9c2 	bl	801e33e <memcmp>
 801dfba:	4603      	mov	r3, r0
 801dfbc:	2b00      	cmp	r3, #0
 801dfbe:	d001      	beq.n	801dfc4 <uart_testing+0x230>
                return TEST_FAIL;
 801dfc0:	23ff      	movs	r3, #255	@ 0xff
 801dfc2:	e013      	b.n	801dfec <uart_testing+0x258>
            }
        }

        osDelay(1); // Inter-iteration pacing
 801dfc4:	2001      	movs	r0, #1
 801dfc6:	f7f0 ff65 	bl	800ee94 <osDelay>
    for(uint8_t i=0 ; i < command->iterations ; i++){
 801dfca:	f897 3317 	ldrb.w	r3, [r7, #791]	@ 0x317
 801dfce:	3301      	adds	r3, #1
 801dfd0:	f887 3317 	strb.w	r3, [r7, #791]	@ 0x317
 801dfd4:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801dfd8:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801dfdc:	681b      	ldr	r3, [r3, #0]
 801dfde:	795b      	ldrb	r3, [r3, #5]
 801dfe0:	f897 2317 	ldrb.w	r2, [r7, #791]	@ 0x317
 801dfe4:	429a      	cmp	r2, r3
 801dfe6:	f4ff af1f 	bcc.w	801de28 <uart_testing+0x94>
    }
    return TEST_PASS;
 801dfea:	2301      	movs	r3, #1
}
 801dfec:	4618      	mov	r0, r3
 801dfee:	f507 7746 	add.w	r7, r7, #792	@ 0x318
 801dff2:	46bd      	mov	sp, r7
 801dff4:	bd80      	pop	{r7, pc}
 801dff6:	bf00      	nop
 801dff8:	20000678 	.word	0x20000678
 801dffc:	20000700 	.word	0x20000700
 801e000:	20000dc8 	.word	0x20000dc8
 801e004:	20000dc4 	.word	0x20000dc4

0801e008 <HAL_UART_RxCpltCallback>:
/**
 * @brief UART Reception Complete Callback.
 * Signals the appropriate semaphore based on which peripheral finished receiving.
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 801e008:	b580      	push	{r7, lr}
 801e00a:	b084      	sub	sp, #16
 801e00c:	af00      	add	r7, sp, #0
 801e00e:	6078      	str	r0, [r7, #4]
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 801e010:	2300      	movs	r3, #0
 801e012:	60fb      	str	r3, [r7, #12]

    if (huart->Instance == UART_RECEIVER->Instance)
 801e014:	687b      	ldr	r3, [r7, #4]
 801e016:	681a      	ldr	r2, [r3, #0]
 801e018:	4b14      	ldr	r3, [pc, #80]	@ (801e06c <HAL_UART_RxCpltCallback+0x64>)
 801e01a:	681b      	ldr	r3, [r3, #0]
 801e01c:	429a      	cmp	r2, r3
 801e01e:	d108      	bne.n	801e032 <HAL_UART_RxCpltCallback+0x2a>
    {
        // Receiver finished receiving data from Master
        xSemaphoreGiveFromISR(UartTxHandle, &xHigherPriorityTaskWoken);
 801e020:	4b13      	ldr	r3, [pc, #76]	@ (801e070 <HAL_UART_RxCpltCallback+0x68>)
 801e022:	681b      	ldr	r3, [r3, #0]
 801e024:	f107 020c 	add.w	r2, r7, #12
 801e028:	4611      	mov	r1, r2
 801e02a:	4618      	mov	r0, r3
 801e02c:	f7f2 f88f 	bl	801014e <xQueueGiveFromISR>
 801e030:	e00d      	b.n	801e04e <HAL_UART_RxCpltCallback+0x46>
    }
    else if (huart->Instance == UART_SENDER->Instance)
 801e032:	687b      	ldr	r3, [r7, #4]
 801e034:	681a      	ldr	r2, [r3, #0]
 801e036:	4b0f      	ldr	r3, [pc, #60]	@ (801e074 <HAL_UART_RxCpltCallback+0x6c>)
 801e038:	681b      	ldr	r3, [r3, #0]
 801e03a:	429a      	cmp	r2, r3
 801e03c:	d107      	bne.n	801e04e <HAL_UART_RxCpltCallback+0x46>
    {
        // Sender finished receiving the echo
        xSemaphoreGiveFromISR(UartRxHandle, &xHigherPriorityTaskWoken);
 801e03e:	4b0e      	ldr	r3, [pc, #56]	@ (801e078 <HAL_UART_RxCpltCallback+0x70>)
 801e040:	681b      	ldr	r3, [r3, #0]
 801e042:	f107 020c 	add.w	r2, r7, #12
 801e046:	4611      	mov	r1, r2
 801e048:	4618      	mov	r0, r3
 801e04a:	f7f2 f880 	bl	801014e <xQueueGiveFromISR>
    }

    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 801e04e:	68fb      	ldr	r3, [r7, #12]
 801e050:	2b00      	cmp	r3, #0
 801e052:	d007      	beq.n	801e064 <HAL_UART_RxCpltCallback+0x5c>
 801e054:	4b09      	ldr	r3, [pc, #36]	@ (801e07c <HAL_UART_RxCpltCallback+0x74>)
 801e056:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801e05a:	601a      	str	r2, [r3, #0]
 801e05c:	f3bf 8f4f 	dsb	sy
 801e060:	f3bf 8f6f 	isb	sy
}
 801e064:	bf00      	nop
 801e066:	3710      	adds	r7, #16
 801e068:	46bd      	mov	sp, r7
 801e06a:	bd80      	pop	{r7, pc}
 801e06c:	20000678 	.word	0x20000678
 801e070:	20000dc8 	.word	0x20000dc8
 801e074:	20000700 	.word	0x20000700
 801e078:	20000dc4 	.word	0x20000dc4
 801e07c:	e000ed04 	.word	0xe000ed04

0801e080 <HAL_UART_TxCpltCallback>:

/**
 * @brief UART Transmission Complete Callback.
 */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 801e080:	b480      	push	{r7}
 801e082:	b083      	sub	sp, #12
 801e084:	af00      	add	r7, sp, #0
 801e086:	6078      	str	r0, [r7, #4]
    // Transmitter callbacks are handled via the Rx side semaphores in this echo logic
    UNUSED(huart);
}
 801e088:	bf00      	nop
 801e08a:	370c      	adds	r7, #12
 801e08c:	46bd      	mov	sp, r7
 801e08e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e092:	4770      	bx	lr

0801e094 <rand>:
 801e094:	4b16      	ldr	r3, [pc, #88]	@ (801e0f0 <rand+0x5c>)
 801e096:	b510      	push	{r4, lr}
 801e098:	681c      	ldr	r4, [r3, #0]
 801e09a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801e09c:	b9b3      	cbnz	r3, 801e0cc <rand+0x38>
 801e09e:	2018      	movs	r0, #24
 801e0a0:	f000 faa8 	bl	801e5f4 <malloc>
 801e0a4:	4602      	mov	r2, r0
 801e0a6:	6320      	str	r0, [r4, #48]	@ 0x30
 801e0a8:	b920      	cbnz	r0, 801e0b4 <rand+0x20>
 801e0aa:	4b12      	ldr	r3, [pc, #72]	@ (801e0f4 <rand+0x60>)
 801e0ac:	4812      	ldr	r0, [pc, #72]	@ (801e0f8 <rand+0x64>)
 801e0ae:	2152      	movs	r1, #82	@ 0x52
 801e0b0:	f000 fa38 	bl	801e524 <__assert_func>
 801e0b4:	4911      	ldr	r1, [pc, #68]	@ (801e0fc <rand+0x68>)
 801e0b6:	4b12      	ldr	r3, [pc, #72]	@ (801e100 <rand+0x6c>)
 801e0b8:	e9c0 1300 	strd	r1, r3, [r0]
 801e0bc:	4b11      	ldr	r3, [pc, #68]	@ (801e104 <rand+0x70>)
 801e0be:	6083      	str	r3, [r0, #8]
 801e0c0:	230b      	movs	r3, #11
 801e0c2:	8183      	strh	r3, [r0, #12]
 801e0c4:	2100      	movs	r1, #0
 801e0c6:	2001      	movs	r0, #1
 801e0c8:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801e0cc:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801e0ce:	480e      	ldr	r0, [pc, #56]	@ (801e108 <rand+0x74>)
 801e0d0:	690b      	ldr	r3, [r1, #16]
 801e0d2:	694c      	ldr	r4, [r1, #20]
 801e0d4:	4a0d      	ldr	r2, [pc, #52]	@ (801e10c <rand+0x78>)
 801e0d6:	4358      	muls	r0, r3
 801e0d8:	fb02 0004 	mla	r0, r2, r4, r0
 801e0dc:	fba3 3202 	umull	r3, r2, r3, r2
 801e0e0:	3301      	adds	r3, #1
 801e0e2:	eb40 0002 	adc.w	r0, r0, r2
 801e0e6:	e9c1 3004 	strd	r3, r0, [r1, #16]
 801e0ea:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 801e0ee:	bd10      	pop	{r4, pc}
 801e0f0:	2000003c 	.word	0x2000003c
 801e0f4:	08021f92 	.word	0x08021f92
 801e0f8:	08021fa9 	.word	0x08021fa9
 801e0fc:	abcd330e 	.word	0xabcd330e
 801e100:	e66d1234 	.word	0xe66d1234
 801e104:	0005deec 	.word	0x0005deec
 801e108:	5851f42d 	.word	0x5851f42d
 801e10c:	4c957f2d 	.word	0x4c957f2d

0801e110 <std>:
 801e110:	2300      	movs	r3, #0
 801e112:	b510      	push	{r4, lr}
 801e114:	4604      	mov	r4, r0
 801e116:	e9c0 3300 	strd	r3, r3, [r0]
 801e11a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801e11e:	6083      	str	r3, [r0, #8]
 801e120:	8181      	strh	r1, [r0, #12]
 801e122:	6643      	str	r3, [r0, #100]	@ 0x64
 801e124:	81c2      	strh	r2, [r0, #14]
 801e126:	6183      	str	r3, [r0, #24]
 801e128:	4619      	mov	r1, r3
 801e12a:	2208      	movs	r2, #8
 801e12c:	305c      	adds	r0, #92	@ 0x5c
 801e12e:	f000 f916 	bl	801e35e <memset>
 801e132:	4b0d      	ldr	r3, [pc, #52]	@ (801e168 <std+0x58>)
 801e134:	6263      	str	r3, [r4, #36]	@ 0x24
 801e136:	4b0d      	ldr	r3, [pc, #52]	@ (801e16c <std+0x5c>)
 801e138:	62a3      	str	r3, [r4, #40]	@ 0x28
 801e13a:	4b0d      	ldr	r3, [pc, #52]	@ (801e170 <std+0x60>)
 801e13c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801e13e:	4b0d      	ldr	r3, [pc, #52]	@ (801e174 <std+0x64>)
 801e140:	6323      	str	r3, [r4, #48]	@ 0x30
 801e142:	4b0d      	ldr	r3, [pc, #52]	@ (801e178 <std+0x68>)
 801e144:	6224      	str	r4, [r4, #32]
 801e146:	429c      	cmp	r4, r3
 801e148:	d006      	beq.n	801e158 <std+0x48>
 801e14a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801e14e:	4294      	cmp	r4, r2
 801e150:	d002      	beq.n	801e158 <std+0x48>
 801e152:	33d0      	adds	r3, #208	@ 0xd0
 801e154:	429c      	cmp	r4, r3
 801e156:	d105      	bne.n	801e164 <std+0x54>
 801e158:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801e15c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801e160:	f000 b9ce 	b.w	801e500 <__retarget_lock_init_recursive>
 801e164:	bd10      	pop	{r4, pc}
 801e166:	bf00      	nop
 801e168:	0801e2b9 	.word	0x0801e2b9
 801e16c:	0801e2db 	.word	0x0801e2db
 801e170:	0801e313 	.word	0x0801e313
 801e174:	0801e337 	.word	0x0801e337
 801e178:	20027d20 	.word	0x20027d20

0801e17c <stdio_exit_handler>:
 801e17c:	4a02      	ldr	r2, [pc, #8]	@ (801e188 <stdio_exit_handler+0xc>)
 801e17e:	4903      	ldr	r1, [pc, #12]	@ (801e18c <stdio_exit_handler+0x10>)
 801e180:	4803      	ldr	r0, [pc, #12]	@ (801e190 <stdio_exit_handler+0x14>)
 801e182:	f000 b869 	b.w	801e258 <_fwalk_sglue>
 801e186:	bf00      	nop
 801e188:	20000030 	.word	0x20000030
 801e18c:	0801ee05 	.word	0x0801ee05
 801e190:	20000040 	.word	0x20000040

0801e194 <cleanup_stdio>:
 801e194:	6841      	ldr	r1, [r0, #4]
 801e196:	4b0c      	ldr	r3, [pc, #48]	@ (801e1c8 <cleanup_stdio+0x34>)
 801e198:	4299      	cmp	r1, r3
 801e19a:	b510      	push	{r4, lr}
 801e19c:	4604      	mov	r4, r0
 801e19e:	d001      	beq.n	801e1a4 <cleanup_stdio+0x10>
 801e1a0:	f000 fe30 	bl	801ee04 <_fflush_r>
 801e1a4:	68a1      	ldr	r1, [r4, #8]
 801e1a6:	4b09      	ldr	r3, [pc, #36]	@ (801e1cc <cleanup_stdio+0x38>)
 801e1a8:	4299      	cmp	r1, r3
 801e1aa:	d002      	beq.n	801e1b2 <cleanup_stdio+0x1e>
 801e1ac:	4620      	mov	r0, r4
 801e1ae:	f000 fe29 	bl	801ee04 <_fflush_r>
 801e1b2:	68e1      	ldr	r1, [r4, #12]
 801e1b4:	4b06      	ldr	r3, [pc, #24]	@ (801e1d0 <cleanup_stdio+0x3c>)
 801e1b6:	4299      	cmp	r1, r3
 801e1b8:	d004      	beq.n	801e1c4 <cleanup_stdio+0x30>
 801e1ba:	4620      	mov	r0, r4
 801e1bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801e1c0:	f000 be20 	b.w	801ee04 <_fflush_r>
 801e1c4:	bd10      	pop	{r4, pc}
 801e1c6:	bf00      	nop
 801e1c8:	20027d20 	.word	0x20027d20
 801e1cc:	20027d88 	.word	0x20027d88
 801e1d0:	20027df0 	.word	0x20027df0

0801e1d4 <global_stdio_init.part.0>:
 801e1d4:	b510      	push	{r4, lr}
 801e1d6:	4b0b      	ldr	r3, [pc, #44]	@ (801e204 <global_stdio_init.part.0+0x30>)
 801e1d8:	4c0b      	ldr	r4, [pc, #44]	@ (801e208 <global_stdio_init.part.0+0x34>)
 801e1da:	4a0c      	ldr	r2, [pc, #48]	@ (801e20c <global_stdio_init.part.0+0x38>)
 801e1dc:	601a      	str	r2, [r3, #0]
 801e1de:	4620      	mov	r0, r4
 801e1e0:	2200      	movs	r2, #0
 801e1e2:	2104      	movs	r1, #4
 801e1e4:	f7ff ff94 	bl	801e110 <std>
 801e1e8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801e1ec:	2201      	movs	r2, #1
 801e1ee:	2109      	movs	r1, #9
 801e1f0:	f7ff ff8e 	bl	801e110 <std>
 801e1f4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801e1f8:	2202      	movs	r2, #2
 801e1fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801e1fe:	2112      	movs	r1, #18
 801e200:	f7ff bf86 	b.w	801e110 <std>
 801e204:	20027e58 	.word	0x20027e58
 801e208:	20027d20 	.word	0x20027d20
 801e20c:	0801e17d 	.word	0x0801e17d

0801e210 <__sfp_lock_acquire>:
 801e210:	4801      	ldr	r0, [pc, #4]	@ (801e218 <__sfp_lock_acquire+0x8>)
 801e212:	f000 b976 	b.w	801e502 <__retarget_lock_acquire_recursive>
 801e216:	bf00      	nop
 801e218:	20027e61 	.word	0x20027e61

0801e21c <__sfp_lock_release>:
 801e21c:	4801      	ldr	r0, [pc, #4]	@ (801e224 <__sfp_lock_release+0x8>)
 801e21e:	f000 b971 	b.w	801e504 <__retarget_lock_release_recursive>
 801e222:	bf00      	nop
 801e224:	20027e61 	.word	0x20027e61

0801e228 <__sinit>:
 801e228:	b510      	push	{r4, lr}
 801e22a:	4604      	mov	r4, r0
 801e22c:	f7ff fff0 	bl	801e210 <__sfp_lock_acquire>
 801e230:	6a23      	ldr	r3, [r4, #32]
 801e232:	b11b      	cbz	r3, 801e23c <__sinit+0x14>
 801e234:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801e238:	f7ff bff0 	b.w	801e21c <__sfp_lock_release>
 801e23c:	4b04      	ldr	r3, [pc, #16]	@ (801e250 <__sinit+0x28>)
 801e23e:	6223      	str	r3, [r4, #32]
 801e240:	4b04      	ldr	r3, [pc, #16]	@ (801e254 <__sinit+0x2c>)
 801e242:	681b      	ldr	r3, [r3, #0]
 801e244:	2b00      	cmp	r3, #0
 801e246:	d1f5      	bne.n	801e234 <__sinit+0xc>
 801e248:	f7ff ffc4 	bl	801e1d4 <global_stdio_init.part.0>
 801e24c:	e7f2      	b.n	801e234 <__sinit+0xc>
 801e24e:	bf00      	nop
 801e250:	0801e195 	.word	0x0801e195
 801e254:	20027e58 	.word	0x20027e58

0801e258 <_fwalk_sglue>:
 801e258:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801e25c:	4607      	mov	r7, r0
 801e25e:	4688      	mov	r8, r1
 801e260:	4614      	mov	r4, r2
 801e262:	2600      	movs	r6, #0
 801e264:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801e268:	f1b9 0901 	subs.w	r9, r9, #1
 801e26c:	d505      	bpl.n	801e27a <_fwalk_sglue+0x22>
 801e26e:	6824      	ldr	r4, [r4, #0]
 801e270:	2c00      	cmp	r4, #0
 801e272:	d1f7      	bne.n	801e264 <_fwalk_sglue+0xc>
 801e274:	4630      	mov	r0, r6
 801e276:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801e27a:	89ab      	ldrh	r3, [r5, #12]
 801e27c:	2b01      	cmp	r3, #1
 801e27e:	d907      	bls.n	801e290 <_fwalk_sglue+0x38>
 801e280:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801e284:	3301      	adds	r3, #1
 801e286:	d003      	beq.n	801e290 <_fwalk_sglue+0x38>
 801e288:	4629      	mov	r1, r5
 801e28a:	4638      	mov	r0, r7
 801e28c:	47c0      	blx	r8
 801e28e:	4306      	orrs	r6, r0
 801e290:	3568      	adds	r5, #104	@ 0x68
 801e292:	e7e9      	b.n	801e268 <_fwalk_sglue+0x10>

0801e294 <iprintf>:
 801e294:	b40f      	push	{r0, r1, r2, r3}
 801e296:	b507      	push	{r0, r1, r2, lr}
 801e298:	4906      	ldr	r1, [pc, #24]	@ (801e2b4 <iprintf+0x20>)
 801e29a:	ab04      	add	r3, sp, #16
 801e29c:	6808      	ldr	r0, [r1, #0]
 801e29e:	f853 2b04 	ldr.w	r2, [r3], #4
 801e2a2:	6881      	ldr	r1, [r0, #8]
 801e2a4:	9301      	str	r3, [sp, #4]
 801e2a6:	f000 fa85 	bl	801e7b4 <_vfiprintf_r>
 801e2aa:	b003      	add	sp, #12
 801e2ac:	f85d eb04 	ldr.w	lr, [sp], #4
 801e2b0:	b004      	add	sp, #16
 801e2b2:	4770      	bx	lr
 801e2b4:	2000003c 	.word	0x2000003c

0801e2b8 <__sread>:
 801e2b8:	b510      	push	{r4, lr}
 801e2ba:	460c      	mov	r4, r1
 801e2bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801e2c0:	f000 f8d6 	bl	801e470 <_read_r>
 801e2c4:	2800      	cmp	r0, #0
 801e2c6:	bfab      	itete	ge
 801e2c8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801e2ca:	89a3      	ldrhlt	r3, [r4, #12]
 801e2cc:	181b      	addge	r3, r3, r0
 801e2ce:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801e2d2:	bfac      	ite	ge
 801e2d4:	6563      	strge	r3, [r4, #84]	@ 0x54
 801e2d6:	81a3      	strhlt	r3, [r4, #12]
 801e2d8:	bd10      	pop	{r4, pc}

0801e2da <__swrite>:
 801e2da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801e2de:	461f      	mov	r7, r3
 801e2e0:	898b      	ldrh	r3, [r1, #12]
 801e2e2:	05db      	lsls	r3, r3, #23
 801e2e4:	4605      	mov	r5, r0
 801e2e6:	460c      	mov	r4, r1
 801e2e8:	4616      	mov	r6, r2
 801e2ea:	d505      	bpl.n	801e2f8 <__swrite+0x1e>
 801e2ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801e2f0:	2302      	movs	r3, #2
 801e2f2:	2200      	movs	r2, #0
 801e2f4:	f000 f8aa 	bl	801e44c <_lseek_r>
 801e2f8:	89a3      	ldrh	r3, [r4, #12]
 801e2fa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801e2fe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801e302:	81a3      	strh	r3, [r4, #12]
 801e304:	4632      	mov	r2, r6
 801e306:	463b      	mov	r3, r7
 801e308:	4628      	mov	r0, r5
 801e30a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801e30e:	f000 b8c1 	b.w	801e494 <_write_r>

0801e312 <__sseek>:
 801e312:	b510      	push	{r4, lr}
 801e314:	460c      	mov	r4, r1
 801e316:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801e31a:	f000 f897 	bl	801e44c <_lseek_r>
 801e31e:	1c43      	adds	r3, r0, #1
 801e320:	89a3      	ldrh	r3, [r4, #12]
 801e322:	bf15      	itete	ne
 801e324:	6560      	strne	r0, [r4, #84]	@ 0x54
 801e326:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801e32a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801e32e:	81a3      	strheq	r3, [r4, #12]
 801e330:	bf18      	it	ne
 801e332:	81a3      	strhne	r3, [r4, #12]
 801e334:	bd10      	pop	{r4, pc}

0801e336 <__sclose>:
 801e336:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801e33a:	f000 b819 	b.w	801e370 <_close_r>

0801e33e <memcmp>:
 801e33e:	b510      	push	{r4, lr}
 801e340:	3901      	subs	r1, #1
 801e342:	4402      	add	r2, r0
 801e344:	4290      	cmp	r0, r2
 801e346:	d101      	bne.n	801e34c <memcmp+0xe>
 801e348:	2000      	movs	r0, #0
 801e34a:	e005      	b.n	801e358 <memcmp+0x1a>
 801e34c:	7803      	ldrb	r3, [r0, #0]
 801e34e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801e352:	42a3      	cmp	r3, r4
 801e354:	d001      	beq.n	801e35a <memcmp+0x1c>
 801e356:	1b18      	subs	r0, r3, r4
 801e358:	bd10      	pop	{r4, pc}
 801e35a:	3001      	adds	r0, #1
 801e35c:	e7f2      	b.n	801e344 <memcmp+0x6>

0801e35e <memset>:
 801e35e:	4402      	add	r2, r0
 801e360:	4603      	mov	r3, r0
 801e362:	4293      	cmp	r3, r2
 801e364:	d100      	bne.n	801e368 <memset+0xa>
 801e366:	4770      	bx	lr
 801e368:	f803 1b01 	strb.w	r1, [r3], #1
 801e36c:	e7f9      	b.n	801e362 <memset+0x4>
	...

0801e370 <_close_r>:
 801e370:	b538      	push	{r3, r4, r5, lr}
 801e372:	4d06      	ldr	r5, [pc, #24]	@ (801e38c <_close_r+0x1c>)
 801e374:	2300      	movs	r3, #0
 801e376:	4604      	mov	r4, r0
 801e378:	4608      	mov	r0, r1
 801e37a:	602b      	str	r3, [r5, #0]
 801e37c:	f7e4 f83a 	bl	80023f4 <_close>
 801e380:	1c43      	adds	r3, r0, #1
 801e382:	d102      	bne.n	801e38a <_close_r+0x1a>
 801e384:	682b      	ldr	r3, [r5, #0]
 801e386:	b103      	cbz	r3, 801e38a <_close_r+0x1a>
 801e388:	6023      	str	r3, [r4, #0]
 801e38a:	bd38      	pop	{r3, r4, r5, pc}
 801e38c:	20027e5c 	.word	0x20027e5c

0801e390 <_reclaim_reent>:
 801e390:	4b2d      	ldr	r3, [pc, #180]	@ (801e448 <_reclaim_reent+0xb8>)
 801e392:	681b      	ldr	r3, [r3, #0]
 801e394:	4283      	cmp	r3, r0
 801e396:	b570      	push	{r4, r5, r6, lr}
 801e398:	4604      	mov	r4, r0
 801e39a:	d053      	beq.n	801e444 <_reclaim_reent+0xb4>
 801e39c:	69c3      	ldr	r3, [r0, #28]
 801e39e:	b31b      	cbz	r3, 801e3e8 <_reclaim_reent+0x58>
 801e3a0:	68db      	ldr	r3, [r3, #12]
 801e3a2:	b163      	cbz	r3, 801e3be <_reclaim_reent+0x2e>
 801e3a4:	2500      	movs	r5, #0
 801e3a6:	69e3      	ldr	r3, [r4, #28]
 801e3a8:	68db      	ldr	r3, [r3, #12]
 801e3aa:	5959      	ldr	r1, [r3, r5]
 801e3ac:	b9b1      	cbnz	r1, 801e3dc <_reclaim_reent+0x4c>
 801e3ae:	3504      	adds	r5, #4
 801e3b0:	2d80      	cmp	r5, #128	@ 0x80
 801e3b2:	d1f8      	bne.n	801e3a6 <_reclaim_reent+0x16>
 801e3b4:	69e3      	ldr	r3, [r4, #28]
 801e3b6:	4620      	mov	r0, r4
 801e3b8:	68d9      	ldr	r1, [r3, #12]
 801e3ba:	f000 f8d1 	bl	801e560 <_free_r>
 801e3be:	69e3      	ldr	r3, [r4, #28]
 801e3c0:	6819      	ldr	r1, [r3, #0]
 801e3c2:	b111      	cbz	r1, 801e3ca <_reclaim_reent+0x3a>
 801e3c4:	4620      	mov	r0, r4
 801e3c6:	f000 f8cb 	bl	801e560 <_free_r>
 801e3ca:	69e3      	ldr	r3, [r4, #28]
 801e3cc:	689d      	ldr	r5, [r3, #8]
 801e3ce:	b15d      	cbz	r5, 801e3e8 <_reclaim_reent+0x58>
 801e3d0:	4629      	mov	r1, r5
 801e3d2:	4620      	mov	r0, r4
 801e3d4:	682d      	ldr	r5, [r5, #0]
 801e3d6:	f000 f8c3 	bl	801e560 <_free_r>
 801e3da:	e7f8      	b.n	801e3ce <_reclaim_reent+0x3e>
 801e3dc:	680e      	ldr	r6, [r1, #0]
 801e3de:	4620      	mov	r0, r4
 801e3e0:	f000 f8be 	bl	801e560 <_free_r>
 801e3e4:	4631      	mov	r1, r6
 801e3e6:	e7e1      	b.n	801e3ac <_reclaim_reent+0x1c>
 801e3e8:	6961      	ldr	r1, [r4, #20]
 801e3ea:	b111      	cbz	r1, 801e3f2 <_reclaim_reent+0x62>
 801e3ec:	4620      	mov	r0, r4
 801e3ee:	f000 f8b7 	bl	801e560 <_free_r>
 801e3f2:	69e1      	ldr	r1, [r4, #28]
 801e3f4:	b111      	cbz	r1, 801e3fc <_reclaim_reent+0x6c>
 801e3f6:	4620      	mov	r0, r4
 801e3f8:	f000 f8b2 	bl	801e560 <_free_r>
 801e3fc:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801e3fe:	b111      	cbz	r1, 801e406 <_reclaim_reent+0x76>
 801e400:	4620      	mov	r0, r4
 801e402:	f000 f8ad 	bl	801e560 <_free_r>
 801e406:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801e408:	b111      	cbz	r1, 801e410 <_reclaim_reent+0x80>
 801e40a:	4620      	mov	r0, r4
 801e40c:	f000 f8a8 	bl	801e560 <_free_r>
 801e410:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801e412:	b111      	cbz	r1, 801e41a <_reclaim_reent+0x8a>
 801e414:	4620      	mov	r0, r4
 801e416:	f000 f8a3 	bl	801e560 <_free_r>
 801e41a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 801e41c:	b111      	cbz	r1, 801e424 <_reclaim_reent+0x94>
 801e41e:	4620      	mov	r0, r4
 801e420:	f000 f89e 	bl	801e560 <_free_r>
 801e424:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 801e426:	b111      	cbz	r1, 801e42e <_reclaim_reent+0x9e>
 801e428:	4620      	mov	r0, r4
 801e42a:	f000 f899 	bl	801e560 <_free_r>
 801e42e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 801e430:	b111      	cbz	r1, 801e438 <_reclaim_reent+0xa8>
 801e432:	4620      	mov	r0, r4
 801e434:	f000 f894 	bl	801e560 <_free_r>
 801e438:	6a23      	ldr	r3, [r4, #32]
 801e43a:	b11b      	cbz	r3, 801e444 <_reclaim_reent+0xb4>
 801e43c:	4620      	mov	r0, r4
 801e43e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801e442:	4718      	bx	r3
 801e444:	bd70      	pop	{r4, r5, r6, pc}
 801e446:	bf00      	nop
 801e448:	2000003c 	.word	0x2000003c

0801e44c <_lseek_r>:
 801e44c:	b538      	push	{r3, r4, r5, lr}
 801e44e:	4d07      	ldr	r5, [pc, #28]	@ (801e46c <_lseek_r+0x20>)
 801e450:	4604      	mov	r4, r0
 801e452:	4608      	mov	r0, r1
 801e454:	4611      	mov	r1, r2
 801e456:	2200      	movs	r2, #0
 801e458:	602a      	str	r2, [r5, #0]
 801e45a:	461a      	mov	r2, r3
 801e45c:	f7e3 fff1 	bl	8002442 <_lseek>
 801e460:	1c43      	adds	r3, r0, #1
 801e462:	d102      	bne.n	801e46a <_lseek_r+0x1e>
 801e464:	682b      	ldr	r3, [r5, #0]
 801e466:	b103      	cbz	r3, 801e46a <_lseek_r+0x1e>
 801e468:	6023      	str	r3, [r4, #0]
 801e46a:	bd38      	pop	{r3, r4, r5, pc}
 801e46c:	20027e5c 	.word	0x20027e5c

0801e470 <_read_r>:
 801e470:	b538      	push	{r3, r4, r5, lr}
 801e472:	4d07      	ldr	r5, [pc, #28]	@ (801e490 <_read_r+0x20>)
 801e474:	4604      	mov	r4, r0
 801e476:	4608      	mov	r0, r1
 801e478:	4611      	mov	r1, r2
 801e47a:	2200      	movs	r2, #0
 801e47c:	602a      	str	r2, [r5, #0]
 801e47e:	461a      	mov	r2, r3
 801e480:	f7e3 ff7f 	bl	8002382 <_read>
 801e484:	1c43      	adds	r3, r0, #1
 801e486:	d102      	bne.n	801e48e <_read_r+0x1e>
 801e488:	682b      	ldr	r3, [r5, #0]
 801e48a:	b103      	cbz	r3, 801e48e <_read_r+0x1e>
 801e48c:	6023      	str	r3, [r4, #0]
 801e48e:	bd38      	pop	{r3, r4, r5, pc}
 801e490:	20027e5c 	.word	0x20027e5c

0801e494 <_write_r>:
 801e494:	b538      	push	{r3, r4, r5, lr}
 801e496:	4d07      	ldr	r5, [pc, #28]	@ (801e4b4 <_write_r+0x20>)
 801e498:	4604      	mov	r4, r0
 801e49a:	4608      	mov	r0, r1
 801e49c:	4611      	mov	r1, r2
 801e49e:	2200      	movs	r2, #0
 801e4a0:	602a      	str	r2, [r5, #0]
 801e4a2:	461a      	mov	r2, r3
 801e4a4:	f7e3 ff8a 	bl	80023bc <_write>
 801e4a8:	1c43      	adds	r3, r0, #1
 801e4aa:	d102      	bne.n	801e4b2 <_write_r+0x1e>
 801e4ac:	682b      	ldr	r3, [r5, #0]
 801e4ae:	b103      	cbz	r3, 801e4b2 <_write_r+0x1e>
 801e4b0:	6023      	str	r3, [r4, #0]
 801e4b2:	bd38      	pop	{r3, r4, r5, pc}
 801e4b4:	20027e5c 	.word	0x20027e5c

0801e4b8 <__libc_init_array>:
 801e4b8:	b570      	push	{r4, r5, r6, lr}
 801e4ba:	4d0d      	ldr	r5, [pc, #52]	@ (801e4f0 <__libc_init_array+0x38>)
 801e4bc:	4c0d      	ldr	r4, [pc, #52]	@ (801e4f4 <__libc_init_array+0x3c>)
 801e4be:	1b64      	subs	r4, r4, r5
 801e4c0:	10a4      	asrs	r4, r4, #2
 801e4c2:	2600      	movs	r6, #0
 801e4c4:	42a6      	cmp	r6, r4
 801e4c6:	d109      	bne.n	801e4dc <__libc_init_array+0x24>
 801e4c8:	4d0b      	ldr	r5, [pc, #44]	@ (801e4f8 <__libc_init_array+0x40>)
 801e4ca:	4c0c      	ldr	r4, [pc, #48]	@ (801e4fc <__libc_init_array+0x44>)
 801e4cc:	f000 fe48 	bl	801f160 <_init>
 801e4d0:	1b64      	subs	r4, r4, r5
 801e4d2:	10a4      	asrs	r4, r4, #2
 801e4d4:	2600      	movs	r6, #0
 801e4d6:	42a6      	cmp	r6, r4
 801e4d8:	d105      	bne.n	801e4e6 <__libc_init_array+0x2e>
 801e4da:	bd70      	pop	{r4, r5, r6, pc}
 801e4dc:	f855 3b04 	ldr.w	r3, [r5], #4
 801e4e0:	4798      	blx	r3
 801e4e2:	3601      	adds	r6, #1
 801e4e4:	e7ee      	b.n	801e4c4 <__libc_init_array+0xc>
 801e4e6:	f855 3b04 	ldr.w	r3, [r5], #4
 801e4ea:	4798      	blx	r3
 801e4ec:	3601      	adds	r6, #1
 801e4ee:	e7f2      	b.n	801e4d6 <__libc_init_array+0x1e>
 801e4f0:	08022078 	.word	0x08022078
 801e4f4:	08022078 	.word	0x08022078
 801e4f8:	08022078 	.word	0x08022078
 801e4fc:	0802207c 	.word	0x0802207c

0801e500 <__retarget_lock_init_recursive>:
 801e500:	4770      	bx	lr

0801e502 <__retarget_lock_acquire_recursive>:
 801e502:	4770      	bx	lr

0801e504 <__retarget_lock_release_recursive>:
 801e504:	4770      	bx	lr

0801e506 <memcpy>:
 801e506:	440a      	add	r2, r1
 801e508:	4291      	cmp	r1, r2
 801e50a:	f100 33ff 	add.w	r3, r0, #4294967295
 801e50e:	d100      	bne.n	801e512 <memcpy+0xc>
 801e510:	4770      	bx	lr
 801e512:	b510      	push	{r4, lr}
 801e514:	f811 4b01 	ldrb.w	r4, [r1], #1
 801e518:	f803 4f01 	strb.w	r4, [r3, #1]!
 801e51c:	4291      	cmp	r1, r2
 801e51e:	d1f9      	bne.n	801e514 <memcpy+0xe>
 801e520:	bd10      	pop	{r4, pc}
	...

0801e524 <__assert_func>:
 801e524:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801e526:	4614      	mov	r4, r2
 801e528:	461a      	mov	r2, r3
 801e52a:	4b09      	ldr	r3, [pc, #36]	@ (801e550 <__assert_func+0x2c>)
 801e52c:	681b      	ldr	r3, [r3, #0]
 801e52e:	4605      	mov	r5, r0
 801e530:	68d8      	ldr	r0, [r3, #12]
 801e532:	b14c      	cbz	r4, 801e548 <__assert_func+0x24>
 801e534:	4b07      	ldr	r3, [pc, #28]	@ (801e554 <__assert_func+0x30>)
 801e536:	9100      	str	r1, [sp, #0]
 801e538:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801e53c:	4906      	ldr	r1, [pc, #24]	@ (801e558 <__assert_func+0x34>)
 801e53e:	462b      	mov	r3, r5
 801e540:	f000 fc88 	bl	801ee54 <fiprintf>
 801e544:	f000 fd3c 	bl	801efc0 <abort>
 801e548:	4b04      	ldr	r3, [pc, #16]	@ (801e55c <__assert_func+0x38>)
 801e54a:	461c      	mov	r4, r3
 801e54c:	e7f3      	b.n	801e536 <__assert_func+0x12>
 801e54e:	bf00      	nop
 801e550:	2000003c 	.word	0x2000003c
 801e554:	08022001 	.word	0x08022001
 801e558:	0802200e 	.word	0x0802200e
 801e55c:	0802203c 	.word	0x0802203c

0801e560 <_free_r>:
 801e560:	b538      	push	{r3, r4, r5, lr}
 801e562:	4605      	mov	r5, r0
 801e564:	2900      	cmp	r1, #0
 801e566:	d041      	beq.n	801e5ec <_free_r+0x8c>
 801e568:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801e56c:	1f0c      	subs	r4, r1, #4
 801e56e:	2b00      	cmp	r3, #0
 801e570:	bfb8      	it	lt
 801e572:	18e4      	addlt	r4, r4, r3
 801e574:	f000 f8e8 	bl	801e748 <__malloc_lock>
 801e578:	4a1d      	ldr	r2, [pc, #116]	@ (801e5f0 <_free_r+0x90>)
 801e57a:	6813      	ldr	r3, [r2, #0]
 801e57c:	b933      	cbnz	r3, 801e58c <_free_r+0x2c>
 801e57e:	6063      	str	r3, [r4, #4]
 801e580:	6014      	str	r4, [r2, #0]
 801e582:	4628      	mov	r0, r5
 801e584:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801e588:	f000 b8e4 	b.w	801e754 <__malloc_unlock>
 801e58c:	42a3      	cmp	r3, r4
 801e58e:	d908      	bls.n	801e5a2 <_free_r+0x42>
 801e590:	6820      	ldr	r0, [r4, #0]
 801e592:	1821      	adds	r1, r4, r0
 801e594:	428b      	cmp	r3, r1
 801e596:	bf01      	itttt	eq
 801e598:	6819      	ldreq	r1, [r3, #0]
 801e59a:	685b      	ldreq	r3, [r3, #4]
 801e59c:	1809      	addeq	r1, r1, r0
 801e59e:	6021      	streq	r1, [r4, #0]
 801e5a0:	e7ed      	b.n	801e57e <_free_r+0x1e>
 801e5a2:	461a      	mov	r2, r3
 801e5a4:	685b      	ldr	r3, [r3, #4]
 801e5a6:	b10b      	cbz	r3, 801e5ac <_free_r+0x4c>
 801e5a8:	42a3      	cmp	r3, r4
 801e5aa:	d9fa      	bls.n	801e5a2 <_free_r+0x42>
 801e5ac:	6811      	ldr	r1, [r2, #0]
 801e5ae:	1850      	adds	r0, r2, r1
 801e5b0:	42a0      	cmp	r0, r4
 801e5b2:	d10b      	bne.n	801e5cc <_free_r+0x6c>
 801e5b4:	6820      	ldr	r0, [r4, #0]
 801e5b6:	4401      	add	r1, r0
 801e5b8:	1850      	adds	r0, r2, r1
 801e5ba:	4283      	cmp	r3, r0
 801e5bc:	6011      	str	r1, [r2, #0]
 801e5be:	d1e0      	bne.n	801e582 <_free_r+0x22>
 801e5c0:	6818      	ldr	r0, [r3, #0]
 801e5c2:	685b      	ldr	r3, [r3, #4]
 801e5c4:	6053      	str	r3, [r2, #4]
 801e5c6:	4408      	add	r0, r1
 801e5c8:	6010      	str	r0, [r2, #0]
 801e5ca:	e7da      	b.n	801e582 <_free_r+0x22>
 801e5cc:	d902      	bls.n	801e5d4 <_free_r+0x74>
 801e5ce:	230c      	movs	r3, #12
 801e5d0:	602b      	str	r3, [r5, #0]
 801e5d2:	e7d6      	b.n	801e582 <_free_r+0x22>
 801e5d4:	6820      	ldr	r0, [r4, #0]
 801e5d6:	1821      	adds	r1, r4, r0
 801e5d8:	428b      	cmp	r3, r1
 801e5da:	bf04      	itt	eq
 801e5dc:	6819      	ldreq	r1, [r3, #0]
 801e5de:	685b      	ldreq	r3, [r3, #4]
 801e5e0:	6063      	str	r3, [r4, #4]
 801e5e2:	bf04      	itt	eq
 801e5e4:	1809      	addeq	r1, r1, r0
 801e5e6:	6021      	streq	r1, [r4, #0]
 801e5e8:	6054      	str	r4, [r2, #4]
 801e5ea:	e7ca      	b.n	801e582 <_free_r+0x22>
 801e5ec:	bd38      	pop	{r3, r4, r5, pc}
 801e5ee:	bf00      	nop
 801e5f0:	20027e68 	.word	0x20027e68

0801e5f4 <malloc>:
 801e5f4:	4b02      	ldr	r3, [pc, #8]	@ (801e600 <malloc+0xc>)
 801e5f6:	4601      	mov	r1, r0
 801e5f8:	6818      	ldr	r0, [r3, #0]
 801e5fa:	f000 b825 	b.w	801e648 <_malloc_r>
 801e5fe:	bf00      	nop
 801e600:	2000003c 	.word	0x2000003c

0801e604 <sbrk_aligned>:
 801e604:	b570      	push	{r4, r5, r6, lr}
 801e606:	4e0f      	ldr	r6, [pc, #60]	@ (801e644 <sbrk_aligned+0x40>)
 801e608:	460c      	mov	r4, r1
 801e60a:	6831      	ldr	r1, [r6, #0]
 801e60c:	4605      	mov	r5, r0
 801e60e:	b911      	cbnz	r1, 801e616 <sbrk_aligned+0x12>
 801e610:	f000 fcc6 	bl	801efa0 <_sbrk_r>
 801e614:	6030      	str	r0, [r6, #0]
 801e616:	4621      	mov	r1, r4
 801e618:	4628      	mov	r0, r5
 801e61a:	f000 fcc1 	bl	801efa0 <_sbrk_r>
 801e61e:	1c43      	adds	r3, r0, #1
 801e620:	d103      	bne.n	801e62a <sbrk_aligned+0x26>
 801e622:	f04f 34ff 	mov.w	r4, #4294967295
 801e626:	4620      	mov	r0, r4
 801e628:	bd70      	pop	{r4, r5, r6, pc}
 801e62a:	1cc4      	adds	r4, r0, #3
 801e62c:	f024 0403 	bic.w	r4, r4, #3
 801e630:	42a0      	cmp	r0, r4
 801e632:	d0f8      	beq.n	801e626 <sbrk_aligned+0x22>
 801e634:	1a21      	subs	r1, r4, r0
 801e636:	4628      	mov	r0, r5
 801e638:	f000 fcb2 	bl	801efa0 <_sbrk_r>
 801e63c:	3001      	adds	r0, #1
 801e63e:	d1f2      	bne.n	801e626 <sbrk_aligned+0x22>
 801e640:	e7ef      	b.n	801e622 <sbrk_aligned+0x1e>
 801e642:	bf00      	nop
 801e644:	20027e64 	.word	0x20027e64

0801e648 <_malloc_r>:
 801e648:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801e64c:	1ccd      	adds	r5, r1, #3
 801e64e:	f025 0503 	bic.w	r5, r5, #3
 801e652:	3508      	adds	r5, #8
 801e654:	2d0c      	cmp	r5, #12
 801e656:	bf38      	it	cc
 801e658:	250c      	movcc	r5, #12
 801e65a:	2d00      	cmp	r5, #0
 801e65c:	4606      	mov	r6, r0
 801e65e:	db01      	blt.n	801e664 <_malloc_r+0x1c>
 801e660:	42a9      	cmp	r1, r5
 801e662:	d904      	bls.n	801e66e <_malloc_r+0x26>
 801e664:	230c      	movs	r3, #12
 801e666:	6033      	str	r3, [r6, #0]
 801e668:	2000      	movs	r0, #0
 801e66a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801e66e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801e744 <_malloc_r+0xfc>
 801e672:	f000 f869 	bl	801e748 <__malloc_lock>
 801e676:	f8d8 3000 	ldr.w	r3, [r8]
 801e67a:	461c      	mov	r4, r3
 801e67c:	bb44      	cbnz	r4, 801e6d0 <_malloc_r+0x88>
 801e67e:	4629      	mov	r1, r5
 801e680:	4630      	mov	r0, r6
 801e682:	f7ff ffbf 	bl	801e604 <sbrk_aligned>
 801e686:	1c43      	adds	r3, r0, #1
 801e688:	4604      	mov	r4, r0
 801e68a:	d158      	bne.n	801e73e <_malloc_r+0xf6>
 801e68c:	f8d8 4000 	ldr.w	r4, [r8]
 801e690:	4627      	mov	r7, r4
 801e692:	2f00      	cmp	r7, #0
 801e694:	d143      	bne.n	801e71e <_malloc_r+0xd6>
 801e696:	2c00      	cmp	r4, #0
 801e698:	d04b      	beq.n	801e732 <_malloc_r+0xea>
 801e69a:	6823      	ldr	r3, [r4, #0]
 801e69c:	4639      	mov	r1, r7
 801e69e:	4630      	mov	r0, r6
 801e6a0:	eb04 0903 	add.w	r9, r4, r3
 801e6a4:	f000 fc7c 	bl	801efa0 <_sbrk_r>
 801e6a8:	4581      	cmp	r9, r0
 801e6aa:	d142      	bne.n	801e732 <_malloc_r+0xea>
 801e6ac:	6821      	ldr	r1, [r4, #0]
 801e6ae:	1a6d      	subs	r5, r5, r1
 801e6b0:	4629      	mov	r1, r5
 801e6b2:	4630      	mov	r0, r6
 801e6b4:	f7ff ffa6 	bl	801e604 <sbrk_aligned>
 801e6b8:	3001      	adds	r0, #1
 801e6ba:	d03a      	beq.n	801e732 <_malloc_r+0xea>
 801e6bc:	6823      	ldr	r3, [r4, #0]
 801e6be:	442b      	add	r3, r5
 801e6c0:	6023      	str	r3, [r4, #0]
 801e6c2:	f8d8 3000 	ldr.w	r3, [r8]
 801e6c6:	685a      	ldr	r2, [r3, #4]
 801e6c8:	bb62      	cbnz	r2, 801e724 <_malloc_r+0xdc>
 801e6ca:	f8c8 7000 	str.w	r7, [r8]
 801e6ce:	e00f      	b.n	801e6f0 <_malloc_r+0xa8>
 801e6d0:	6822      	ldr	r2, [r4, #0]
 801e6d2:	1b52      	subs	r2, r2, r5
 801e6d4:	d420      	bmi.n	801e718 <_malloc_r+0xd0>
 801e6d6:	2a0b      	cmp	r2, #11
 801e6d8:	d917      	bls.n	801e70a <_malloc_r+0xc2>
 801e6da:	1961      	adds	r1, r4, r5
 801e6dc:	42a3      	cmp	r3, r4
 801e6de:	6025      	str	r5, [r4, #0]
 801e6e0:	bf18      	it	ne
 801e6e2:	6059      	strne	r1, [r3, #4]
 801e6e4:	6863      	ldr	r3, [r4, #4]
 801e6e6:	bf08      	it	eq
 801e6e8:	f8c8 1000 	streq.w	r1, [r8]
 801e6ec:	5162      	str	r2, [r4, r5]
 801e6ee:	604b      	str	r3, [r1, #4]
 801e6f0:	4630      	mov	r0, r6
 801e6f2:	f000 f82f 	bl	801e754 <__malloc_unlock>
 801e6f6:	f104 000b 	add.w	r0, r4, #11
 801e6fa:	1d23      	adds	r3, r4, #4
 801e6fc:	f020 0007 	bic.w	r0, r0, #7
 801e700:	1ac2      	subs	r2, r0, r3
 801e702:	bf1c      	itt	ne
 801e704:	1a1b      	subne	r3, r3, r0
 801e706:	50a3      	strne	r3, [r4, r2]
 801e708:	e7af      	b.n	801e66a <_malloc_r+0x22>
 801e70a:	6862      	ldr	r2, [r4, #4]
 801e70c:	42a3      	cmp	r3, r4
 801e70e:	bf0c      	ite	eq
 801e710:	f8c8 2000 	streq.w	r2, [r8]
 801e714:	605a      	strne	r2, [r3, #4]
 801e716:	e7eb      	b.n	801e6f0 <_malloc_r+0xa8>
 801e718:	4623      	mov	r3, r4
 801e71a:	6864      	ldr	r4, [r4, #4]
 801e71c:	e7ae      	b.n	801e67c <_malloc_r+0x34>
 801e71e:	463c      	mov	r4, r7
 801e720:	687f      	ldr	r7, [r7, #4]
 801e722:	e7b6      	b.n	801e692 <_malloc_r+0x4a>
 801e724:	461a      	mov	r2, r3
 801e726:	685b      	ldr	r3, [r3, #4]
 801e728:	42a3      	cmp	r3, r4
 801e72a:	d1fb      	bne.n	801e724 <_malloc_r+0xdc>
 801e72c:	2300      	movs	r3, #0
 801e72e:	6053      	str	r3, [r2, #4]
 801e730:	e7de      	b.n	801e6f0 <_malloc_r+0xa8>
 801e732:	230c      	movs	r3, #12
 801e734:	6033      	str	r3, [r6, #0]
 801e736:	4630      	mov	r0, r6
 801e738:	f000 f80c 	bl	801e754 <__malloc_unlock>
 801e73c:	e794      	b.n	801e668 <_malloc_r+0x20>
 801e73e:	6005      	str	r5, [r0, #0]
 801e740:	e7d6      	b.n	801e6f0 <_malloc_r+0xa8>
 801e742:	bf00      	nop
 801e744:	20027e68 	.word	0x20027e68

0801e748 <__malloc_lock>:
 801e748:	4801      	ldr	r0, [pc, #4]	@ (801e750 <__malloc_lock+0x8>)
 801e74a:	f7ff beda 	b.w	801e502 <__retarget_lock_acquire_recursive>
 801e74e:	bf00      	nop
 801e750:	20027e60 	.word	0x20027e60

0801e754 <__malloc_unlock>:
 801e754:	4801      	ldr	r0, [pc, #4]	@ (801e75c <__malloc_unlock+0x8>)
 801e756:	f7ff bed5 	b.w	801e504 <__retarget_lock_release_recursive>
 801e75a:	bf00      	nop
 801e75c:	20027e60 	.word	0x20027e60

0801e760 <__sfputc_r>:
 801e760:	6893      	ldr	r3, [r2, #8]
 801e762:	3b01      	subs	r3, #1
 801e764:	2b00      	cmp	r3, #0
 801e766:	b410      	push	{r4}
 801e768:	6093      	str	r3, [r2, #8]
 801e76a:	da08      	bge.n	801e77e <__sfputc_r+0x1e>
 801e76c:	6994      	ldr	r4, [r2, #24]
 801e76e:	42a3      	cmp	r3, r4
 801e770:	db01      	blt.n	801e776 <__sfputc_r+0x16>
 801e772:	290a      	cmp	r1, #10
 801e774:	d103      	bne.n	801e77e <__sfputc_r+0x1e>
 801e776:	f85d 4b04 	ldr.w	r4, [sp], #4
 801e77a:	f000 bb7d 	b.w	801ee78 <__swbuf_r>
 801e77e:	6813      	ldr	r3, [r2, #0]
 801e780:	1c58      	adds	r0, r3, #1
 801e782:	6010      	str	r0, [r2, #0]
 801e784:	7019      	strb	r1, [r3, #0]
 801e786:	4608      	mov	r0, r1
 801e788:	f85d 4b04 	ldr.w	r4, [sp], #4
 801e78c:	4770      	bx	lr

0801e78e <__sfputs_r>:
 801e78e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e790:	4606      	mov	r6, r0
 801e792:	460f      	mov	r7, r1
 801e794:	4614      	mov	r4, r2
 801e796:	18d5      	adds	r5, r2, r3
 801e798:	42ac      	cmp	r4, r5
 801e79a:	d101      	bne.n	801e7a0 <__sfputs_r+0x12>
 801e79c:	2000      	movs	r0, #0
 801e79e:	e007      	b.n	801e7b0 <__sfputs_r+0x22>
 801e7a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 801e7a4:	463a      	mov	r2, r7
 801e7a6:	4630      	mov	r0, r6
 801e7a8:	f7ff ffda 	bl	801e760 <__sfputc_r>
 801e7ac:	1c43      	adds	r3, r0, #1
 801e7ae:	d1f3      	bne.n	801e798 <__sfputs_r+0xa>
 801e7b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801e7b4 <_vfiprintf_r>:
 801e7b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e7b8:	460d      	mov	r5, r1
 801e7ba:	b09d      	sub	sp, #116	@ 0x74
 801e7bc:	4614      	mov	r4, r2
 801e7be:	4698      	mov	r8, r3
 801e7c0:	4606      	mov	r6, r0
 801e7c2:	b118      	cbz	r0, 801e7cc <_vfiprintf_r+0x18>
 801e7c4:	6a03      	ldr	r3, [r0, #32]
 801e7c6:	b90b      	cbnz	r3, 801e7cc <_vfiprintf_r+0x18>
 801e7c8:	f7ff fd2e 	bl	801e228 <__sinit>
 801e7cc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801e7ce:	07d9      	lsls	r1, r3, #31
 801e7d0:	d405      	bmi.n	801e7de <_vfiprintf_r+0x2a>
 801e7d2:	89ab      	ldrh	r3, [r5, #12]
 801e7d4:	059a      	lsls	r2, r3, #22
 801e7d6:	d402      	bmi.n	801e7de <_vfiprintf_r+0x2a>
 801e7d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801e7da:	f7ff fe92 	bl	801e502 <__retarget_lock_acquire_recursive>
 801e7de:	89ab      	ldrh	r3, [r5, #12]
 801e7e0:	071b      	lsls	r3, r3, #28
 801e7e2:	d501      	bpl.n	801e7e8 <_vfiprintf_r+0x34>
 801e7e4:	692b      	ldr	r3, [r5, #16]
 801e7e6:	b99b      	cbnz	r3, 801e810 <_vfiprintf_r+0x5c>
 801e7e8:	4629      	mov	r1, r5
 801e7ea:	4630      	mov	r0, r6
 801e7ec:	f000 fb82 	bl	801eef4 <__swsetup_r>
 801e7f0:	b170      	cbz	r0, 801e810 <_vfiprintf_r+0x5c>
 801e7f2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801e7f4:	07dc      	lsls	r4, r3, #31
 801e7f6:	d504      	bpl.n	801e802 <_vfiprintf_r+0x4e>
 801e7f8:	f04f 30ff 	mov.w	r0, #4294967295
 801e7fc:	b01d      	add	sp, #116	@ 0x74
 801e7fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e802:	89ab      	ldrh	r3, [r5, #12]
 801e804:	0598      	lsls	r0, r3, #22
 801e806:	d4f7      	bmi.n	801e7f8 <_vfiprintf_r+0x44>
 801e808:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801e80a:	f7ff fe7b 	bl	801e504 <__retarget_lock_release_recursive>
 801e80e:	e7f3      	b.n	801e7f8 <_vfiprintf_r+0x44>
 801e810:	2300      	movs	r3, #0
 801e812:	9309      	str	r3, [sp, #36]	@ 0x24
 801e814:	2320      	movs	r3, #32
 801e816:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801e81a:	f8cd 800c 	str.w	r8, [sp, #12]
 801e81e:	2330      	movs	r3, #48	@ 0x30
 801e820:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801e9d0 <_vfiprintf_r+0x21c>
 801e824:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801e828:	f04f 0901 	mov.w	r9, #1
 801e82c:	4623      	mov	r3, r4
 801e82e:	469a      	mov	sl, r3
 801e830:	f813 2b01 	ldrb.w	r2, [r3], #1
 801e834:	b10a      	cbz	r2, 801e83a <_vfiprintf_r+0x86>
 801e836:	2a25      	cmp	r2, #37	@ 0x25
 801e838:	d1f9      	bne.n	801e82e <_vfiprintf_r+0x7a>
 801e83a:	ebba 0b04 	subs.w	fp, sl, r4
 801e83e:	d00b      	beq.n	801e858 <_vfiprintf_r+0xa4>
 801e840:	465b      	mov	r3, fp
 801e842:	4622      	mov	r2, r4
 801e844:	4629      	mov	r1, r5
 801e846:	4630      	mov	r0, r6
 801e848:	f7ff ffa1 	bl	801e78e <__sfputs_r>
 801e84c:	3001      	adds	r0, #1
 801e84e:	f000 80a7 	beq.w	801e9a0 <_vfiprintf_r+0x1ec>
 801e852:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801e854:	445a      	add	r2, fp
 801e856:	9209      	str	r2, [sp, #36]	@ 0x24
 801e858:	f89a 3000 	ldrb.w	r3, [sl]
 801e85c:	2b00      	cmp	r3, #0
 801e85e:	f000 809f 	beq.w	801e9a0 <_vfiprintf_r+0x1ec>
 801e862:	2300      	movs	r3, #0
 801e864:	f04f 32ff 	mov.w	r2, #4294967295
 801e868:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801e86c:	f10a 0a01 	add.w	sl, sl, #1
 801e870:	9304      	str	r3, [sp, #16]
 801e872:	9307      	str	r3, [sp, #28]
 801e874:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801e878:	931a      	str	r3, [sp, #104]	@ 0x68
 801e87a:	4654      	mov	r4, sl
 801e87c:	2205      	movs	r2, #5
 801e87e:	f814 1b01 	ldrb.w	r1, [r4], #1
 801e882:	4853      	ldr	r0, [pc, #332]	@ (801e9d0 <_vfiprintf_r+0x21c>)
 801e884:	f7e1 fcc4 	bl	8000210 <memchr>
 801e888:	9a04      	ldr	r2, [sp, #16]
 801e88a:	b9d8      	cbnz	r0, 801e8c4 <_vfiprintf_r+0x110>
 801e88c:	06d1      	lsls	r1, r2, #27
 801e88e:	bf44      	itt	mi
 801e890:	2320      	movmi	r3, #32
 801e892:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801e896:	0713      	lsls	r3, r2, #28
 801e898:	bf44      	itt	mi
 801e89a:	232b      	movmi	r3, #43	@ 0x2b
 801e89c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801e8a0:	f89a 3000 	ldrb.w	r3, [sl]
 801e8a4:	2b2a      	cmp	r3, #42	@ 0x2a
 801e8a6:	d015      	beq.n	801e8d4 <_vfiprintf_r+0x120>
 801e8a8:	9a07      	ldr	r2, [sp, #28]
 801e8aa:	4654      	mov	r4, sl
 801e8ac:	2000      	movs	r0, #0
 801e8ae:	f04f 0c0a 	mov.w	ip, #10
 801e8b2:	4621      	mov	r1, r4
 801e8b4:	f811 3b01 	ldrb.w	r3, [r1], #1
 801e8b8:	3b30      	subs	r3, #48	@ 0x30
 801e8ba:	2b09      	cmp	r3, #9
 801e8bc:	d94b      	bls.n	801e956 <_vfiprintf_r+0x1a2>
 801e8be:	b1b0      	cbz	r0, 801e8ee <_vfiprintf_r+0x13a>
 801e8c0:	9207      	str	r2, [sp, #28]
 801e8c2:	e014      	b.n	801e8ee <_vfiprintf_r+0x13a>
 801e8c4:	eba0 0308 	sub.w	r3, r0, r8
 801e8c8:	fa09 f303 	lsl.w	r3, r9, r3
 801e8cc:	4313      	orrs	r3, r2
 801e8ce:	9304      	str	r3, [sp, #16]
 801e8d0:	46a2      	mov	sl, r4
 801e8d2:	e7d2      	b.n	801e87a <_vfiprintf_r+0xc6>
 801e8d4:	9b03      	ldr	r3, [sp, #12]
 801e8d6:	1d19      	adds	r1, r3, #4
 801e8d8:	681b      	ldr	r3, [r3, #0]
 801e8da:	9103      	str	r1, [sp, #12]
 801e8dc:	2b00      	cmp	r3, #0
 801e8de:	bfbb      	ittet	lt
 801e8e0:	425b      	neglt	r3, r3
 801e8e2:	f042 0202 	orrlt.w	r2, r2, #2
 801e8e6:	9307      	strge	r3, [sp, #28]
 801e8e8:	9307      	strlt	r3, [sp, #28]
 801e8ea:	bfb8      	it	lt
 801e8ec:	9204      	strlt	r2, [sp, #16]
 801e8ee:	7823      	ldrb	r3, [r4, #0]
 801e8f0:	2b2e      	cmp	r3, #46	@ 0x2e
 801e8f2:	d10a      	bne.n	801e90a <_vfiprintf_r+0x156>
 801e8f4:	7863      	ldrb	r3, [r4, #1]
 801e8f6:	2b2a      	cmp	r3, #42	@ 0x2a
 801e8f8:	d132      	bne.n	801e960 <_vfiprintf_r+0x1ac>
 801e8fa:	9b03      	ldr	r3, [sp, #12]
 801e8fc:	1d1a      	adds	r2, r3, #4
 801e8fe:	681b      	ldr	r3, [r3, #0]
 801e900:	9203      	str	r2, [sp, #12]
 801e902:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801e906:	3402      	adds	r4, #2
 801e908:	9305      	str	r3, [sp, #20]
 801e90a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801e9e0 <_vfiprintf_r+0x22c>
 801e90e:	7821      	ldrb	r1, [r4, #0]
 801e910:	2203      	movs	r2, #3
 801e912:	4650      	mov	r0, sl
 801e914:	f7e1 fc7c 	bl	8000210 <memchr>
 801e918:	b138      	cbz	r0, 801e92a <_vfiprintf_r+0x176>
 801e91a:	9b04      	ldr	r3, [sp, #16]
 801e91c:	eba0 000a 	sub.w	r0, r0, sl
 801e920:	2240      	movs	r2, #64	@ 0x40
 801e922:	4082      	lsls	r2, r0
 801e924:	4313      	orrs	r3, r2
 801e926:	3401      	adds	r4, #1
 801e928:	9304      	str	r3, [sp, #16]
 801e92a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801e92e:	4829      	ldr	r0, [pc, #164]	@ (801e9d4 <_vfiprintf_r+0x220>)
 801e930:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801e934:	2206      	movs	r2, #6
 801e936:	f7e1 fc6b 	bl	8000210 <memchr>
 801e93a:	2800      	cmp	r0, #0
 801e93c:	d03f      	beq.n	801e9be <_vfiprintf_r+0x20a>
 801e93e:	4b26      	ldr	r3, [pc, #152]	@ (801e9d8 <_vfiprintf_r+0x224>)
 801e940:	bb1b      	cbnz	r3, 801e98a <_vfiprintf_r+0x1d6>
 801e942:	9b03      	ldr	r3, [sp, #12]
 801e944:	3307      	adds	r3, #7
 801e946:	f023 0307 	bic.w	r3, r3, #7
 801e94a:	3308      	adds	r3, #8
 801e94c:	9303      	str	r3, [sp, #12]
 801e94e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801e950:	443b      	add	r3, r7
 801e952:	9309      	str	r3, [sp, #36]	@ 0x24
 801e954:	e76a      	b.n	801e82c <_vfiprintf_r+0x78>
 801e956:	fb0c 3202 	mla	r2, ip, r2, r3
 801e95a:	460c      	mov	r4, r1
 801e95c:	2001      	movs	r0, #1
 801e95e:	e7a8      	b.n	801e8b2 <_vfiprintf_r+0xfe>
 801e960:	2300      	movs	r3, #0
 801e962:	3401      	adds	r4, #1
 801e964:	9305      	str	r3, [sp, #20]
 801e966:	4619      	mov	r1, r3
 801e968:	f04f 0c0a 	mov.w	ip, #10
 801e96c:	4620      	mov	r0, r4
 801e96e:	f810 2b01 	ldrb.w	r2, [r0], #1
 801e972:	3a30      	subs	r2, #48	@ 0x30
 801e974:	2a09      	cmp	r2, #9
 801e976:	d903      	bls.n	801e980 <_vfiprintf_r+0x1cc>
 801e978:	2b00      	cmp	r3, #0
 801e97a:	d0c6      	beq.n	801e90a <_vfiprintf_r+0x156>
 801e97c:	9105      	str	r1, [sp, #20]
 801e97e:	e7c4      	b.n	801e90a <_vfiprintf_r+0x156>
 801e980:	fb0c 2101 	mla	r1, ip, r1, r2
 801e984:	4604      	mov	r4, r0
 801e986:	2301      	movs	r3, #1
 801e988:	e7f0      	b.n	801e96c <_vfiprintf_r+0x1b8>
 801e98a:	ab03      	add	r3, sp, #12
 801e98c:	9300      	str	r3, [sp, #0]
 801e98e:	462a      	mov	r2, r5
 801e990:	4b12      	ldr	r3, [pc, #72]	@ (801e9dc <_vfiprintf_r+0x228>)
 801e992:	a904      	add	r1, sp, #16
 801e994:	4630      	mov	r0, r6
 801e996:	f3af 8000 	nop.w
 801e99a:	4607      	mov	r7, r0
 801e99c:	1c78      	adds	r0, r7, #1
 801e99e:	d1d6      	bne.n	801e94e <_vfiprintf_r+0x19a>
 801e9a0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801e9a2:	07d9      	lsls	r1, r3, #31
 801e9a4:	d405      	bmi.n	801e9b2 <_vfiprintf_r+0x1fe>
 801e9a6:	89ab      	ldrh	r3, [r5, #12]
 801e9a8:	059a      	lsls	r2, r3, #22
 801e9aa:	d402      	bmi.n	801e9b2 <_vfiprintf_r+0x1fe>
 801e9ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801e9ae:	f7ff fda9 	bl	801e504 <__retarget_lock_release_recursive>
 801e9b2:	89ab      	ldrh	r3, [r5, #12]
 801e9b4:	065b      	lsls	r3, r3, #25
 801e9b6:	f53f af1f 	bmi.w	801e7f8 <_vfiprintf_r+0x44>
 801e9ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801e9bc:	e71e      	b.n	801e7fc <_vfiprintf_r+0x48>
 801e9be:	ab03      	add	r3, sp, #12
 801e9c0:	9300      	str	r3, [sp, #0]
 801e9c2:	462a      	mov	r2, r5
 801e9c4:	4b05      	ldr	r3, [pc, #20]	@ (801e9dc <_vfiprintf_r+0x228>)
 801e9c6:	a904      	add	r1, sp, #16
 801e9c8:	4630      	mov	r0, r6
 801e9ca:	f000 f879 	bl	801eac0 <_printf_i>
 801e9ce:	e7e4      	b.n	801e99a <_vfiprintf_r+0x1e6>
 801e9d0:	0802203d 	.word	0x0802203d
 801e9d4:	08022047 	.word	0x08022047
 801e9d8:	00000000 	.word	0x00000000
 801e9dc:	0801e78f 	.word	0x0801e78f
 801e9e0:	08022043 	.word	0x08022043

0801e9e4 <_printf_common>:
 801e9e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801e9e8:	4616      	mov	r6, r2
 801e9ea:	4698      	mov	r8, r3
 801e9ec:	688a      	ldr	r2, [r1, #8]
 801e9ee:	690b      	ldr	r3, [r1, #16]
 801e9f0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801e9f4:	4293      	cmp	r3, r2
 801e9f6:	bfb8      	it	lt
 801e9f8:	4613      	movlt	r3, r2
 801e9fa:	6033      	str	r3, [r6, #0]
 801e9fc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801ea00:	4607      	mov	r7, r0
 801ea02:	460c      	mov	r4, r1
 801ea04:	b10a      	cbz	r2, 801ea0a <_printf_common+0x26>
 801ea06:	3301      	adds	r3, #1
 801ea08:	6033      	str	r3, [r6, #0]
 801ea0a:	6823      	ldr	r3, [r4, #0]
 801ea0c:	0699      	lsls	r1, r3, #26
 801ea0e:	bf42      	ittt	mi
 801ea10:	6833      	ldrmi	r3, [r6, #0]
 801ea12:	3302      	addmi	r3, #2
 801ea14:	6033      	strmi	r3, [r6, #0]
 801ea16:	6825      	ldr	r5, [r4, #0]
 801ea18:	f015 0506 	ands.w	r5, r5, #6
 801ea1c:	d106      	bne.n	801ea2c <_printf_common+0x48>
 801ea1e:	f104 0a19 	add.w	sl, r4, #25
 801ea22:	68e3      	ldr	r3, [r4, #12]
 801ea24:	6832      	ldr	r2, [r6, #0]
 801ea26:	1a9b      	subs	r3, r3, r2
 801ea28:	42ab      	cmp	r3, r5
 801ea2a:	dc26      	bgt.n	801ea7a <_printf_common+0x96>
 801ea2c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801ea30:	6822      	ldr	r2, [r4, #0]
 801ea32:	3b00      	subs	r3, #0
 801ea34:	bf18      	it	ne
 801ea36:	2301      	movne	r3, #1
 801ea38:	0692      	lsls	r2, r2, #26
 801ea3a:	d42b      	bmi.n	801ea94 <_printf_common+0xb0>
 801ea3c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801ea40:	4641      	mov	r1, r8
 801ea42:	4638      	mov	r0, r7
 801ea44:	47c8      	blx	r9
 801ea46:	3001      	adds	r0, #1
 801ea48:	d01e      	beq.n	801ea88 <_printf_common+0xa4>
 801ea4a:	6823      	ldr	r3, [r4, #0]
 801ea4c:	6922      	ldr	r2, [r4, #16]
 801ea4e:	f003 0306 	and.w	r3, r3, #6
 801ea52:	2b04      	cmp	r3, #4
 801ea54:	bf02      	ittt	eq
 801ea56:	68e5      	ldreq	r5, [r4, #12]
 801ea58:	6833      	ldreq	r3, [r6, #0]
 801ea5a:	1aed      	subeq	r5, r5, r3
 801ea5c:	68a3      	ldr	r3, [r4, #8]
 801ea5e:	bf0c      	ite	eq
 801ea60:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801ea64:	2500      	movne	r5, #0
 801ea66:	4293      	cmp	r3, r2
 801ea68:	bfc4      	itt	gt
 801ea6a:	1a9b      	subgt	r3, r3, r2
 801ea6c:	18ed      	addgt	r5, r5, r3
 801ea6e:	2600      	movs	r6, #0
 801ea70:	341a      	adds	r4, #26
 801ea72:	42b5      	cmp	r5, r6
 801ea74:	d11a      	bne.n	801eaac <_printf_common+0xc8>
 801ea76:	2000      	movs	r0, #0
 801ea78:	e008      	b.n	801ea8c <_printf_common+0xa8>
 801ea7a:	2301      	movs	r3, #1
 801ea7c:	4652      	mov	r2, sl
 801ea7e:	4641      	mov	r1, r8
 801ea80:	4638      	mov	r0, r7
 801ea82:	47c8      	blx	r9
 801ea84:	3001      	adds	r0, #1
 801ea86:	d103      	bne.n	801ea90 <_printf_common+0xac>
 801ea88:	f04f 30ff 	mov.w	r0, #4294967295
 801ea8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801ea90:	3501      	adds	r5, #1
 801ea92:	e7c6      	b.n	801ea22 <_printf_common+0x3e>
 801ea94:	18e1      	adds	r1, r4, r3
 801ea96:	1c5a      	adds	r2, r3, #1
 801ea98:	2030      	movs	r0, #48	@ 0x30
 801ea9a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801ea9e:	4422      	add	r2, r4
 801eaa0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801eaa4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801eaa8:	3302      	adds	r3, #2
 801eaaa:	e7c7      	b.n	801ea3c <_printf_common+0x58>
 801eaac:	2301      	movs	r3, #1
 801eaae:	4622      	mov	r2, r4
 801eab0:	4641      	mov	r1, r8
 801eab2:	4638      	mov	r0, r7
 801eab4:	47c8      	blx	r9
 801eab6:	3001      	adds	r0, #1
 801eab8:	d0e6      	beq.n	801ea88 <_printf_common+0xa4>
 801eaba:	3601      	adds	r6, #1
 801eabc:	e7d9      	b.n	801ea72 <_printf_common+0x8e>
	...

0801eac0 <_printf_i>:
 801eac0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801eac4:	7e0f      	ldrb	r7, [r1, #24]
 801eac6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801eac8:	2f78      	cmp	r7, #120	@ 0x78
 801eaca:	4691      	mov	r9, r2
 801eacc:	4680      	mov	r8, r0
 801eace:	460c      	mov	r4, r1
 801ead0:	469a      	mov	sl, r3
 801ead2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801ead6:	d807      	bhi.n	801eae8 <_printf_i+0x28>
 801ead8:	2f62      	cmp	r7, #98	@ 0x62
 801eada:	d80a      	bhi.n	801eaf2 <_printf_i+0x32>
 801eadc:	2f00      	cmp	r7, #0
 801eade:	f000 80d1 	beq.w	801ec84 <_printf_i+0x1c4>
 801eae2:	2f58      	cmp	r7, #88	@ 0x58
 801eae4:	f000 80b8 	beq.w	801ec58 <_printf_i+0x198>
 801eae8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801eaec:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801eaf0:	e03a      	b.n	801eb68 <_printf_i+0xa8>
 801eaf2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801eaf6:	2b15      	cmp	r3, #21
 801eaf8:	d8f6      	bhi.n	801eae8 <_printf_i+0x28>
 801eafa:	a101      	add	r1, pc, #4	@ (adr r1, 801eb00 <_printf_i+0x40>)
 801eafc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801eb00:	0801eb59 	.word	0x0801eb59
 801eb04:	0801eb6d 	.word	0x0801eb6d
 801eb08:	0801eae9 	.word	0x0801eae9
 801eb0c:	0801eae9 	.word	0x0801eae9
 801eb10:	0801eae9 	.word	0x0801eae9
 801eb14:	0801eae9 	.word	0x0801eae9
 801eb18:	0801eb6d 	.word	0x0801eb6d
 801eb1c:	0801eae9 	.word	0x0801eae9
 801eb20:	0801eae9 	.word	0x0801eae9
 801eb24:	0801eae9 	.word	0x0801eae9
 801eb28:	0801eae9 	.word	0x0801eae9
 801eb2c:	0801ec6b 	.word	0x0801ec6b
 801eb30:	0801eb97 	.word	0x0801eb97
 801eb34:	0801ec25 	.word	0x0801ec25
 801eb38:	0801eae9 	.word	0x0801eae9
 801eb3c:	0801eae9 	.word	0x0801eae9
 801eb40:	0801ec8d 	.word	0x0801ec8d
 801eb44:	0801eae9 	.word	0x0801eae9
 801eb48:	0801eb97 	.word	0x0801eb97
 801eb4c:	0801eae9 	.word	0x0801eae9
 801eb50:	0801eae9 	.word	0x0801eae9
 801eb54:	0801ec2d 	.word	0x0801ec2d
 801eb58:	6833      	ldr	r3, [r6, #0]
 801eb5a:	1d1a      	adds	r2, r3, #4
 801eb5c:	681b      	ldr	r3, [r3, #0]
 801eb5e:	6032      	str	r2, [r6, #0]
 801eb60:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801eb64:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801eb68:	2301      	movs	r3, #1
 801eb6a:	e09c      	b.n	801eca6 <_printf_i+0x1e6>
 801eb6c:	6833      	ldr	r3, [r6, #0]
 801eb6e:	6820      	ldr	r0, [r4, #0]
 801eb70:	1d19      	adds	r1, r3, #4
 801eb72:	6031      	str	r1, [r6, #0]
 801eb74:	0606      	lsls	r6, r0, #24
 801eb76:	d501      	bpl.n	801eb7c <_printf_i+0xbc>
 801eb78:	681d      	ldr	r5, [r3, #0]
 801eb7a:	e003      	b.n	801eb84 <_printf_i+0xc4>
 801eb7c:	0645      	lsls	r5, r0, #25
 801eb7e:	d5fb      	bpl.n	801eb78 <_printf_i+0xb8>
 801eb80:	f9b3 5000 	ldrsh.w	r5, [r3]
 801eb84:	2d00      	cmp	r5, #0
 801eb86:	da03      	bge.n	801eb90 <_printf_i+0xd0>
 801eb88:	232d      	movs	r3, #45	@ 0x2d
 801eb8a:	426d      	negs	r5, r5
 801eb8c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801eb90:	4858      	ldr	r0, [pc, #352]	@ (801ecf4 <_printf_i+0x234>)
 801eb92:	230a      	movs	r3, #10
 801eb94:	e011      	b.n	801ebba <_printf_i+0xfa>
 801eb96:	6821      	ldr	r1, [r4, #0]
 801eb98:	6833      	ldr	r3, [r6, #0]
 801eb9a:	0608      	lsls	r0, r1, #24
 801eb9c:	f853 5b04 	ldr.w	r5, [r3], #4
 801eba0:	d402      	bmi.n	801eba8 <_printf_i+0xe8>
 801eba2:	0649      	lsls	r1, r1, #25
 801eba4:	bf48      	it	mi
 801eba6:	b2ad      	uxthmi	r5, r5
 801eba8:	2f6f      	cmp	r7, #111	@ 0x6f
 801ebaa:	4852      	ldr	r0, [pc, #328]	@ (801ecf4 <_printf_i+0x234>)
 801ebac:	6033      	str	r3, [r6, #0]
 801ebae:	bf14      	ite	ne
 801ebb0:	230a      	movne	r3, #10
 801ebb2:	2308      	moveq	r3, #8
 801ebb4:	2100      	movs	r1, #0
 801ebb6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801ebba:	6866      	ldr	r6, [r4, #4]
 801ebbc:	60a6      	str	r6, [r4, #8]
 801ebbe:	2e00      	cmp	r6, #0
 801ebc0:	db05      	blt.n	801ebce <_printf_i+0x10e>
 801ebc2:	6821      	ldr	r1, [r4, #0]
 801ebc4:	432e      	orrs	r6, r5
 801ebc6:	f021 0104 	bic.w	r1, r1, #4
 801ebca:	6021      	str	r1, [r4, #0]
 801ebcc:	d04b      	beq.n	801ec66 <_printf_i+0x1a6>
 801ebce:	4616      	mov	r6, r2
 801ebd0:	fbb5 f1f3 	udiv	r1, r5, r3
 801ebd4:	fb03 5711 	mls	r7, r3, r1, r5
 801ebd8:	5dc7      	ldrb	r7, [r0, r7]
 801ebda:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801ebde:	462f      	mov	r7, r5
 801ebe0:	42bb      	cmp	r3, r7
 801ebe2:	460d      	mov	r5, r1
 801ebe4:	d9f4      	bls.n	801ebd0 <_printf_i+0x110>
 801ebe6:	2b08      	cmp	r3, #8
 801ebe8:	d10b      	bne.n	801ec02 <_printf_i+0x142>
 801ebea:	6823      	ldr	r3, [r4, #0]
 801ebec:	07df      	lsls	r7, r3, #31
 801ebee:	d508      	bpl.n	801ec02 <_printf_i+0x142>
 801ebf0:	6923      	ldr	r3, [r4, #16]
 801ebf2:	6861      	ldr	r1, [r4, #4]
 801ebf4:	4299      	cmp	r1, r3
 801ebf6:	bfde      	ittt	le
 801ebf8:	2330      	movle	r3, #48	@ 0x30
 801ebfa:	f806 3c01 	strble.w	r3, [r6, #-1]
 801ebfe:	f106 36ff 	addle.w	r6, r6, #4294967295
 801ec02:	1b92      	subs	r2, r2, r6
 801ec04:	6122      	str	r2, [r4, #16]
 801ec06:	f8cd a000 	str.w	sl, [sp]
 801ec0a:	464b      	mov	r3, r9
 801ec0c:	aa03      	add	r2, sp, #12
 801ec0e:	4621      	mov	r1, r4
 801ec10:	4640      	mov	r0, r8
 801ec12:	f7ff fee7 	bl	801e9e4 <_printf_common>
 801ec16:	3001      	adds	r0, #1
 801ec18:	d14a      	bne.n	801ecb0 <_printf_i+0x1f0>
 801ec1a:	f04f 30ff 	mov.w	r0, #4294967295
 801ec1e:	b004      	add	sp, #16
 801ec20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801ec24:	6823      	ldr	r3, [r4, #0]
 801ec26:	f043 0320 	orr.w	r3, r3, #32
 801ec2a:	6023      	str	r3, [r4, #0]
 801ec2c:	4832      	ldr	r0, [pc, #200]	@ (801ecf8 <_printf_i+0x238>)
 801ec2e:	2778      	movs	r7, #120	@ 0x78
 801ec30:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801ec34:	6823      	ldr	r3, [r4, #0]
 801ec36:	6831      	ldr	r1, [r6, #0]
 801ec38:	061f      	lsls	r7, r3, #24
 801ec3a:	f851 5b04 	ldr.w	r5, [r1], #4
 801ec3e:	d402      	bmi.n	801ec46 <_printf_i+0x186>
 801ec40:	065f      	lsls	r7, r3, #25
 801ec42:	bf48      	it	mi
 801ec44:	b2ad      	uxthmi	r5, r5
 801ec46:	6031      	str	r1, [r6, #0]
 801ec48:	07d9      	lsls	r1, r3, #31
 801ec4a:	bf44      	itt	mi
 801ec4c:	f043 0320 	orrmi.w	r3, r3, #32
 801ec50:	6023      	strmi	r3, [r4, #0]
 801ec52:	b11d      	cbz	r5, 801ec5c <_printf_i+0x19c>
 801ec54:	2310      	movs	r3, #16
 801ec56:	e7ad      	b.n	801ebb4 <_printf_i+0xf4>
 801ec58:	4826      	ldr	r0, [pc, #152]	@ (801ecf4 <_printf_i+0x234>)
 801ec5a:	e7e9      	b.n	801ec30 <_printf_i+0x170>
 801ec5c:	6823      	ldr	r3, [r4, #0]
 801ec5e:	f023 0320 	bic.w	r3, r3, #32
 801ec62:	6023      	str	r3, [r4, #0]
 801ec64:	e7f6      	b.n	801ec54 <_printf_i+0x194>
 801ec66:	4616      	mov	r6, r2
 801ec68:	e7bd      	b.n	801ebe6 <_printf_i+0x126>
 801ec6a:	6833      	ldr	r3, [r6, #0]
 801ec6c:	6825      	ldr	r5, [r4, #0]
 801ec6e:	6961      	ldr	r1, [r4, #20]
 801ec70:	1d18      	adds	r0, r3, #4
 801ec72:	6030      	str	r0, [r6, #0]
 801ec74:	062e      	lsls	r6, r5, #24
 801ec76:	681b      	ldr	r3, [r3, #0]
 801ec78:	d501      	bpl.n	801ec7e <_printf_i+0x1be>
 801ec7a:	6019      	str	r1, [r3, #0]
 801ec7c:	e002      	b.n	801ec84 <_printf_i+0x1c4>
 801ec7e:	0668      	lsls	r0, r5, #25
 801ec80:	d5fb      	bpl.n	801ec7a <_printf_i+0x1ba>
 801ec82:	8019      	strh	r1, [r3, #0]
 801ec84:	2300      	movs	r3, #0
 801ec86:	6123      	str	r3, [r4, #16]
 801ec88:	4616      	mov	r6, r2
 801ec8a:	e7bc      	b.n	801ec06 <_printf_i+0x146>
 801ec8c:	6833      	ldr	r3, [r6, #0]
 801ec8e:	1d1a      	adds	r2, r3, #4
 801ec90:	6032      	str	r2, [r6, #0]
 801ec92:	681e      	ldr	r6, [r3, #0]
 801ec94:	6862      	ldr	r2, [r4, #4]
 801ec96:	2100      	movs	r1, #0
 801ec98:	4630      	mov	r0, r6
 801ec9a:	f7e1 fab9 	bl	8000210 <memchr>
 801ec9e:	b108      	cbz	r0, 801eca4 <_printf_i+0x1e4>
 801eca0:	1b80      	subs	r0, r0, r6
 801eca2:	6060      	str	r0, [r4, #4]
 801eca4:	6863      	ldr	r3, [r4, #4]
 801eca6:	6123      	str	r3, [r4, #16]
 801eca8:	2300      	movs	r3, #0
 801ecaa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801ecae:	e7aa      	b.n	801ec06 <_printf_i+0x146>
 801ecb0:	6923      	ldr	r3, [r4, #16]
 801ecb2:	4632      	mov	r2, r6
 801ecb4:	4649      	mov	r1, r9
 801ecb6:	4640      	mov	r0, r8
 801ecb8:	47d0      	blx	sl
 801ecba:	3001      	adds	r0, #1
 801ecbc:	d0ad      	beq.n	801ec1a <_printf_i+0x15a>
 801ecbe:	6823      	ldr	r3, [r4, #0]
 801ecc0:	079b      	lsls	r3, r3, #30
 801ecc2:	d413      	bmi.n	801ecec <_printf_i+0x22c>
 801ecc4:	68e0      	ldr	r0, [r4, #12]
 801ecc6:	9b03      	ldr	r3, [sp, #12]
 801ecc8:	4298      	cmp	r0, r3
 801ecca:	bfb8      	it	lt
 801eccc:	4618      	movlt	r0, r3
 801ecce:	e7a6      	b.n	801ec1e <_printf_i+0x15e>
 801ecd0:	2301      	movs	r3, #1
 801ecd2:	4632      	mov	r2, r6
 801ecd4:	4649      	mov	r1, r9
 801ecd6:	4640      	mov	r0, r8
 801ecd8:	47d0      	blx	sl
 801ecda:	3001      	adds	r0, #1
 801ecdc:	d09d      	beq.n	801ec1a <_printf_i+0x15a>
 801ecde:	3501      	adds	r5, #1
 801ece0:	68e3      	ldr	r3, [r4, #12]
 801ece2:	9903      	ldr	r1, [sp, #12]
 801ece4:	1a5b      	subs	r3, r3, r1
 801ece6:	42ab      	cmp	r3, r5
 801ece8:	dcf2      	bgt.n	801ecd0 <_printf_i+0x210>
 801ecea:	e7eb      	b.n	801ecc4 <_printf_i+0x204>
 801ecec:	2500      	movs	r5, #0
 801ecee:	f104 0619 	add.w	r6, r4, #25
 801ecf2:	e7f5      	b.n	801ece0 <_printf_i+0x220>
 801ecf4:	0802204e 	.word	0x0802204e
 801ecf8:	0802205f 	.word	0x0802205f

0801ecfc <__sflush_r>:
 801ecfc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801ed00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ed04:	0716      	lsls	r6, r2, #28
 801ed06:	4605      	mov	r5, r0
 801ed08:	460c      	mov	r4, r1
 801ed0a:	d454      	bmi.n	801edb6 <__sflush_r+0xba>
 801ed0c:	684b      	ldr	r3, [r1, #4]
 801ed0e:	2b00      	cmp	r3, #0
 801ed10:	dc02      	bgt.n	801ed18 <__sflush_r+0x1c>
 801ed12:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801ed14:	2b00      	cmp	r3, #0
 801ed16:	dd48      	ble.n	801edaa <__sflush_r+0xae>
 801ed18:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801ed1a:	2e00      	cmp	r6, #0
 801ed1c:	d045      	beq.n	801edaa <__sflush_r+0xae>
 801ed1e:	2300      	movs	r3, #0
 801ed20:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801ed24:	682f      	ldr	r7, [r5, #0]
 801ed26:	6a21      	ldr	r1, [r4, #32]
 801ed28:	602b      	str	r3, [r5, #0]
 801ed2a:	d030      	beq.n	801ed8e <__sflush_r+0x92>
 801ed2c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801ed2e:	89a3      	ldrh	r3, [r4, #12]
 801ed30:	0759      	lsls	r1, r3, #29
 801ed32:	d505      	bpl.n	801ed40 <__sflush_r+0x44>
 801ed34:	6863      	ldr	r3, [r4, #4]
 801ed36:	1ad2      	subs	r2, r2, r3
 801ed38:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801ed3a:	b10b      	cbz	r3, 801ed40 <__sflush_r+0x44>
 801ed3c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801ed3e:	1ad2      	subs	r2, r2, r3
 801ed40:	2300      	movs	r3, #0
 801ed42:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801ed44:	6a21      	ldr	r1, [r4, #32]
 801ed46:	4628      	mov	r0, r5
 801ed48:	47b0      	blx	r6
 801ed4a:	1c43      	adds	r3, r0, #1
 801ed4c:	89a3      	ldrh	r3, [r4, #12]
 801ed4e:	d106      	bne.n	801ed5e <__sflush_r+0x62>
 801ed50:	6829      	ldr	r1, [r5, #0]
 801ed52:	291d      	cmp	r1, #29
 801ed54:	d82b      	bhi.n	801edae <__sflush_r+0xb2>
 801ed56:	4a2a      	ldr	r2, [pc, #168]	@ (801ee00 <__sflush_r+0x104>)
 801ed58:	40ca      	lsrs	r2, r1
 801ed5a:	07d6      	lsls	r6, r2, #31
 801ed5c:	d527      	bpl.n	801edae <__sflush_r+0xb2>
 801ed5e:	2200      	movs	r2, #0
 801ed60:	6062      	str	r2, [r4, #4]
 801ed62:	04d9      	lsls	r1, r3, #19
 801ed64:	6922      	ldr	r2, [r4, #16]
 801ed66:	6022      	str	r2, [r4, #0]
 801ed68:	d504      	bpl.n	801ed74 <__sflush_r+0x78>
 801ed6a:	1c42      	adds	r2, r0, #1
 801ed6c:	d101      	bne.n	801ed72 <__sflush_r+0x76>
 801ed6e:	682b      	ldr	r3, [r5, #0]
 801ed70:	b903      	cbnz	r3, 801ed74 <__sflush_r+0x78>
 801ed72:	6560      	str	r0, [r4, #84]	@ 0x54
 801ed74:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801ed76:	602f      	str	r7, [r5, #0]
 801ed78:	b1b9      	cbz	r1, 801edaa <__sflush_r+0xae>
 801ed7a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801ed7e:	4299      	cmp	r1, r3
 801ed80:	d002      	beq.n	801ed88 <__sflush_r+0x8c>
 801ed82:	4628      	mov	r0, r5
 801ed84:	f7ff fbec 	bl	801e560 <_free_r>
 801ed88:	2300      	movs	r3, #0
 801ed8a:	6363      	str	r3, [r4, #52]	@ 0x34
 801ed8c:	e00d      	b.n	801edaa <__sflush_r+0xae>
 801ed8e:	2301      	movs	r3, #1
 801ed90:	4628      	mov	r0, r5
 801ed92:	47b0      	blx	r6
 801ed94:	4602      	mov	r2, r0
 801ed96:	1c50      	adds	r0, r2, #1
 801ed98:	d1c9      	bne.n	801ed2e <__sflush_r+0x32>
 801ed9a:	682b      	ldr	r3, [r5, #0]
 801ed9c:	2b00      	cmp	r3, #0
 801ed9e:	d0c6      	beq.n	801ed2e <__sflush_r+0x32>
 801eda0:	2b1d      	cmp	r3, #29
 801eda2:	d001      	beq.n	801eda8 <__sflush_r+0xac>
 801eda4:	2b16      	cmp	r3, #22
 801eda6:	d11e      	bne.n	801ede6 <__sflush_r+0xea>
 801eda8:	602f      	str	r7, [r5, #0]
 801edaa:	2000      	movs	r0, #0
 801edac:	e022      	b.n	801edf4 <__sflush_r+0xf8>
 801edae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801edb2:	b21b      	sxth	r3, r3
 801edb4:	e01b      	b.n	801edee <__sflush_r+0xf2>
 801edb6:	690f      	ldr	r7, [r1, #16]
 801edb8:	2f00      	cmp	r7, #0
 801edba:	d0f6      	beq.n	801edaa <__sflush_r+0xae>
 801edbc:	0793      	lsls	r3, r2, #30
 801edbe:	680e      	ldr	r6, [r1, #0]
 801edc0:	bf08      	it	eq
 801edc2:	694b      	ldreq	r3, [r1, #20]
 801edc4:	600f      	str	r7, [r1, #0]
 801edc6:	bf18      	it	ne
 801edc8:	2300      	movne	r3, #0
 801edca:	eba6 0807 	sub.w	r8, r6, r7
 801edce:	608b      	str	r3, [r1, #8]
 801edd0:	f1b8 0f00 	cmp.w	r8, #0
 801edd4:	dde9      	ble.n	801edaa <__sflush_r+0xae>
 801edd6:	6a21      	ldr	r1, [r4, #32]
 801edd8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801edda:	4643      	mov	r3, r8
 801eddc:	463a      	mov	r2, r7
 801edde:	4628      	mov	r0, r5
 801ede0:	47b0      	blx	r6
 801ede2:	2800      	cmp	r0, #0
 801ede4:	dc08      	bgt.n	801edf8 <__sflush_r+0xfc>
 801ede6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801edea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801edee:	81a3      	strh	r3, [r4, #12]
 801edf0:	f04f 30ff 	mov.w	r0, #4294967295
 801edf4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801edf8:	4407      	add	r7, r0
 801edfa:	eba8 0800 	sub.w	r8, r8, r0
 801edfe:	e7e7      	b.n	801edd0 <__sflush_r+0xd4>
 801ee00:	20400001 	.word	0x20400001

0801ee04 <_fflush_r>:
 801ee04:	b538      	push	{r3, r4, r5, lr}
 801ee06:	690b      	ldr	r3, [r1, #16]
 801ee08:	4605      	mov	r5, r0
 801ee0a:	460c      	mov	r4, r1
 801ee0c:	b913      	cbnz	r3, 801ee14 <_fflush_r+0x10>
 801ee0e:	2500      	movs	r5, #0
 801ee10:	4628      	mov	r0, r5
 801ee12:	bd38      	pop	{r3, r4, r5, pc}
 801ee14:	b118      	cbz	r0, 801ee1e <_fflush_r+0x1a>
 801ee16:	6a03      	ldr	r3, [r0, #32]
 801ee18:	b90b      	cbnz	r3, 801ee1e <_fflush_r+0x1a>
 801ee1a:	f7ff fa05 	bl	801e228 <__sinit>
 801ee1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801ee22:	2b00      	cmp	r3, #0
 801ee24:	d0f3      	beq.n	801ee0e <_fflush_r+0xa>
 801ee26:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801ee28:	07d0      	lsls	r0, r2, #31
 801ee2a:	d404      	bmi.n	801ee36 <_fflush_r+0x32>
 801ee2c:	0599      	lsls	r1, r3, #22
 801ee2e:	d402      	bmi.n	801ee36 <_fflush_r+0x32>
 801ee30:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801ee32:	f7ff fb66 	bl	801e502 <__retarget_lock_acquire_recursive>
 801ee36:	4628      	mov	r0, r5
 801ee38:	4621      	mov	r1, r4
 801ee3a:	f7ff ff5f 	bl	801ecfc <__sflush_r>
 801ee3e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801ee40:	07da      	lsls	r2, r3, #31
 801ee42:	4605      	mov	r5, r0
 801ee44:	d4e4      	bmi.n	801ee10 <_fflush_r+0xc>
 801ee46:	89a3      	ldrh	r3, [r4, #12]
 801ee48:	059b      	lsls	r3, r3, #22
 801ee4a:	d4e1      	bmi.n	801ee10 <_fflush_r+0xc>
 801ee4c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801ee4e:	f7ff fb59 	bl	801e504 <__retarget_lock_release_recursive>
 801ee52:	e7dd      	b.n	801ee10 <_fflush_r+0xc>

0801ee54 <fiprintf>:
 801ee54:	b40e      	push	{r1, r2, r3}
 801ee56:	b503      	push	{r0, r1, lr}
 801ee58:	4601      	mov	r1, r0
 801ee5a:	ab03      	add	r3, sp, #12
 801ee5c:	4805      	ldr	r0, [pc, #20]	@ (801ee74 <fiprintf+0x20>)
 801ee5e:	f853 2b04 	ldr.w	r2, [r3], #4
 801ee62:	6800      	ldr	r0, [r0, #0]
 801ee64:	9301      	str	r3, [sp, #4]
 801ee66:	f7ff fca5 	bl	801e7b4 <_vfiprintf_r>
 801ee6a:	b002      	add	sp, #8
 801ee6c:	f85d eb04 	ldr.w	lr, [sp], #4
 801ee70:	b003      	add	sp, #12
 801ee72:	4770      	bx	lr
 801ee74:	2000003c 	.word	0x2000003c

0801ee78 <__swbuf_r>:
 801ee78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ee7a:	460e      	mov	r6, r1
 801ee7c:	4614      	mov	r4, r2
 801ee7e:	4605      	mov	r5, r0
 801ee80:	b118      	cbz	r0, 801ee8a <__swbuf_r+0x12>
 801ee82:	6a03      	ldr	r3, [r0, #32]
 801ee84:	b90b      	cbnz	r3, 801ee8a <__swbuf_r+0x12>
 801ee86:	f7ff f9cf 	bl	801e228 <__sinit>
 801ee8a:	69a3      	ldr	r3, [r4, #24]
 801ee8c:	60a3      	str	r3, [r4, #8]
 801ee8e:	89a3      	ldrh	r3, [r4, #12]
 801ee90:	071a      	lsls	r2, r3, #28
 801ee92:	d501      	bpl.n	801ee98 <__swbuf_r+0x20>
 801ee94:	6923      	ldr	r3, [r4, #16]
 801ee96:	b943      	cbnz	r3, 801eeaa <__swbuf_r+0x32>
 801ee98:	4621      	mov	r1, r4
 801ee9a:	4628      	mov	r0, r5
 801ee9c:	f000 f82a 	bl	801eef4 <__swsetup_r>
 801eea0:	b118      	cbz	r0, 801eeaa <__swbuf_r+0x32>
 801eea2:	f04f 37ff 	mov.w	r7, #4294967295
 801eea6:	4638      	mov	r0, r7
 801eea8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801eeaa:	6823      	ldr	r3, [r4, #0]
 801eeac:	6922      	ldr	r2, [r4, #16]
 801eeae:	1a98      	subs	r0, r3, r2
 801eeb0:	6963      	ldr	r3, [r4, #20]
 801eeb2:	b2f6      	uxtb	r6, r6
 801eeb4:	4283      	cmp	r3, r0
 801eeb6:	4637      	mov	r7, r6
 801eeb8:	dc05      	bgt.n	801eec6 <__swbuf_r+0x4e>
 801eeba:	4621      	mov	r1, r4
 801eebc:	4628      	mov	r0, r5
 801eebe:	f7ff ffa1 	bl	801ee04 <_fflush_r>
 801eec2:	2800      	cmp	r0, #0
 801eec4:	d1ed      	bne.n	801eea2 <__swbuf_r+0x2a>
 801eec6:	68a3      	ldr	r3, [r4, #8]
 801eec8:	3b01      	subs	r3, #1
 801eeca:	60a3      	str	r3, [r4, #8]
 801eecc:	6823      	ldr	r3, [r4, #0]
 801eece:	1c5a      	adds	r2, r3, #1
 801eed0:	6022      	str	r2, [r4, #0]
 801eed2:	701e      	strb	r6, [r3, #0]
 801eed4:	6962      	ldr	r2, [r4, #20]
 801eed6:	1c43      	adds	r3, r0, #1
 801eed8:	429a      	cmp	r2, r3
 801eeda:	d004      	beq.n	801eee6 <__swbuf_r+0x6e>
 801eedc:	89a3      	ldrh	r3, [r4, #12]
 801eede:	07db      	lsls	r3, r3, #31
 801eee0:	d5e1      	bpl.n	801eea6 <__swbuf_r+0x2e>
 801eee2:	2e0a      	cmp	r6, #10
 801eee4:	d1df      	bne.n	801eea6 <__swbuf_r+0x2e>
 801eee6:	4621      	mov	r1, r4
 801eee8:	4628      	mov	r0, r5
 801eeea:	f7ff ff8b 	bl	801ee04 <_fflush_r>
 801eeee:	2800      	cmp	r0, #0
 801eef0:	d0d9      	beq.n	801eea6 <__swbuf_r+0x2e>
 801eef2:	e7d6      	b.n	801eea2 <__swbuf_r+0x2a>

0801eef4 <__swsetup_r>:
 801eef4:	b538      	push	{r3, r4, r5, lr}
 801eef6:	4b29      	ldr	r3, [pc, #164]	@ (801ef9c <__swsetup_r+0xa8>)
 801eef8:	4605      	mov	r5, r0
 801eefa:	6818      	ldr	r0, [r3, #0]
 801eefc:	460c      	mov	r4, r1
 801eefe:	b118      	cbz	r0, 801ef08 <__swsetup_r+0x14>
 801ef00:	6a03      	ldr	r3, [r0, #32]
 801ef02:	b90b      	cbnz	r3, 801ef08 <__swsetup_r+0x14>
 801ef04:	f7ff f990 	bl	801e228 <__sinit>
 801ef08:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801ef0c:	0719      	lsls	r1, r3, #28
 801ef0e:	d422      	bmi.n	801ef56 <__swsetup_r+0x62>
 801ef10:	06da      	lsls	r2, r3, #27
 801ef12:	d407      	bmi.n	801ef24 <__swsetup_r+0x30>
 801ef14:	2209      	movs	r2, #9
 801ef16:	602a      	str	r2, [r5, #0]
 801ef18:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801ef1c:	81a3      	strh	r3, [r4, #12]
 801ef1e:	f04f 30ff 	mov.w	r0, #4294967295
 801ef22:	e033      	b.n	801ef8c <__swsetup_r+0x98>
 801ef24:	0758      	lsls	r0, r3, #29
 801ef26:	d512      	bpl.n	801ef4e <__swsetup_r+0x5a>
 801ef28:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801ef2a:	b141      	cbz	r1, 801ef3e <__swsetup_r+0x4a>
 801ef2c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801ef30:	4299      	cmp	r1, r3
 801ef32:	d002      	beq.n	801ef3a <__swsetup_r+0x46>
 801ef34:	4628      	mov	r0, r5
 801ef36:	f7ff fb13 	bl	801e560 <_free_r>
 801ef3a:	2300      	movs	r3, #0
 801ef3c:	6363      	str	r3, [r4, #52]	@ 0x34
 801ef3e:	89a3      	ldrh	r3, [r4, #12]
 801ef40:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801ef44:	81a3      	strh	r3, [r4, #12]
 801ef46:	2300      	movs	r3, #0
 801ef48:	6063      	str	r3, [r4, #4]
 801ef4a:	6923      	ldr	r3, [r4, #16]
 801ef4c:	6023      	str	r3, [r4, #0]
 801ef4e:	89a3      	ldrh	r3, [r4, #12]
 801ef50:	f043 0308 	orr.w	r3, r3, #8
 801ef54:	81a3      	strh	r3, [r4, #12]
 801ef56:	6923      	ldr	r3, [r4, #16]
 801ef58:	b94b      	cbnz	r3, 801ef6e <__swsetup_r+0x7a>
 801ef5a:	89a3      	ldrh	r3, [r4, #12]
 801ef5c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801ef60:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801ef64:	d003      	beq.n	801ef6e <__swsetup_r+0x7a>
 801ef66:	4621      	mov	r1, r4
 801ef68:	4628      	mov	r0, r5
 801ef6a:	f000 f856 	bl	801f01a <__smakebuf_r>
 801ef6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801ef72:	f013 0201 	ands.w	r2, r3, #1
 801ef76:	d00a      	beq.n	801ef8e <__swsetup_r+0x9a>
 801ef78:	2200      	movs	r2, #0
 801ef7a:	60a2      	str	r2, [r4, #8]
 801ef7c:	6962      	ldr	r2, [r4, #20]
 801ef7e:	4252      	negs	r2, r2
 801ef80:	61a2      	str	r2, [r4, #24]
 801ef82:	6922      	ldr	r2, [r4, #16]
 801ef84:	b942      	cbnz	r2, 801ef98 <__swsetup_r+0xa4>
 801ef86:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801ef8a:	d1c5      	bne.n	801ef18 <__swsetup_r+0x24>
 801ef8c:	bd38      	pop	{r3, r4, r5, pc}
 801ef8e:	0799      	lsls	r1, r3, #30
 801ef90:	bf58      	it	pl
 801ef92:	6962      	ldrpl	r2, [r4, #20]
 801ef94:	60a2      	str	r2, [r4, #8]
 801ef96:	e7f4      	b.n	801ef82 <__swsetup_r+0x8e>
 801ef98:	2000      	movs	r0, #0
 801ef9a:	e7f7      	b.n	801ef8c <__swsetup_r+0x98>
 801ef9c:	2000003c 	.word	0x2000003c

0801efa0 <_sbrk_r>:
 801efa0:	b538      	push	{r3, r4, r5, lr}
 801efa2:	4d06      	ldr	r5, [pc, #24]	@ (801efbc <_sbrk_r+0x1c>)
 801efa4:	2300      	movs	r3, #0
 801efa6:	4604      	mov	r4, r0
 801efa8:	4608      	mov	r0, r1
 801efaa:	602b      	str	r3, [r5, #0]
 801efac:	f7e3 fa56 	bl	800245c <_sbrk>
 801efb0:	1c43      	adds	r3, r0, #1
 801efb2:	d102      	bne.n	801efba <_sbrk_r+0x1a>
 801efb4:	682b      	ldr	r3, [r5, #0]
 801efb6:	b103      	cbz	r3, 801efba <_sbrk_r+0x1a>
 801efb8:	6023      	str	r3, [r4, #0]
 801efba:	bd38      	pop	{r3, r4, r5, pc}
 801efbc:	20027e5c 	.word	0x20027e5c

0801efc0 <abort>:
 801efc0:	b508      	push	{r3, lr}
 801efc2:	2006      	movs	r0, #6
 801efc4:	f000 f88e 	bl	801f0e4 <raise>
 801efc8:	2001      	movs	r0, #1
 801efca:	f7e3 f9cf 	bl	800236c <_exit>

0801efce <__swhatbuf_r>:
 801efce:	b570      	push	{r4, r5, r6, lr}
 801efd0:	460c      	mov	r4, r1
 801efd2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801efd6:	2900      	cmp	r1, #0
 801efd8:	b096      	sub	sp, #88	@ 0x58
 801efda:	4615      	mov	r5, r2
 801efdc:	461e      	mov	r6, r3
 801efde:	da0d      	bge.n	801effc <__swhatbuf_r+0x2e>
 801efe0:	89a3      	ldrh	r3, [r4, #12]
 801efe2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801efe6:	f04f 0100 	mov.w	r1, #0
 801efea:	bf14      	ite	ne
 801efec:	2340      	movne	r3, #64	@ 0x40
 801efee:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801eff2:	2000      	movs	r0, #0
 801eff4:	6031      	str	r1, [r6, #0]
 801eff6:	602b      	str	r3, [r5, #0]
 801eff8:	b016      	add	sp, #88	@ 0x58
 801effa:	bd70      	pop	{r4, r5, r6, pc}
 801effc:	466a      	mov	r2, sp
 801effe:	f000 f879 	bl	801f0f4 <_fstat_r>
 801f002:	2800      	cmp	r0, #0
 801f004:	dbec      	blt.n	801efe0 <__swhatbuf_r+0x12>
 801f006:	9901      	ldr	r1, [sp, #4]
 801f008:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801f00c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801f010:	4259      	negs	r1, r3
 801f012:	4159      	adcs	r1, r3
 801f014:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801f018:	e7eb      	b.n	801eff2 <__swhatbuf_r+0x24>

0801f01a <__smakebuf_r>:
 801f01a:	898b      	ldrh	r3, [r1, #12]
 801f01c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801f01e:	079d      	lsls	r5, r3, #30
 801f020:	4606      	mov	r6, r0
 801f022:	460c      	mov	r4, r1
 801f024:	d507      	bpl.n	801f036 <__smakebuf_r+0x1c>
 801f026:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801f02a:	6023      	str	r3, [r4, #0]
 801f02c:	6123      	str	r3, [r4, #16]
 801f02e:	2301      	movs	r3, #1
 801f030:	6163      	str	r3, [r4, #20]
 801f032:	b003      	add	sp, #12
 801f034:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801f036:	ab01      	add	r3, sp, #4
 801f038:	466a      	mov	r2, sp
 801f03a:	f7ff ffc8 	bl	801efce <__swhatbuf_r>
 801f03e:	9f00      	ldr	r7, [sp, #0]
 801f040:	4605      	mov	r5, r0
 801f042:	4639      	mov	r1, r7
 801f044:	4630      	mov	r0, r6
 801f046:	f7ff faff 	bl	801e648 <_malloc_r>
 801f04a:	b948      	cbnz	r0, 801f060 <__smakebuf_r+0x46>
 801f04c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801f050:	059a      	lsls	r2, r3, #22
 801f052:	d4ee      	bmi.n	801f032 <__smakebuf_r+0x18>
 801f054:	f023 0303 	bic.w	r3, r3, #3
 801f058:	f043 0302 	orr.w	r3, r3, #2
 801f05c:	81a3      	strh	r3, [r4, #12]
 801f05e:	e7e2      	b.n	801f026 <__smakebuf_r+0xc>
 801f060:	89a3      	ldrh	r3, [r4, #12]
 801f062:	6020      	str	r0, [r4, #0]
 801f064:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801f068:	81a3      	strh	r3, [r4, #12]
 801f06a:	9b01      	ldr	r3, [sp, #4]
 801f06c:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801f070:	b15b      	cbz	r3, 801f08a <__smakebuf_r+0x70>
 801f072:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801f076:	4630      	mov	r0, r6
 801f078:	f000 f84e 	bl	801f118 <_isatty_r>
 801f07c:	b128      	cbz	r0, 801f08a <__smakebuf_r+0x70>
 801f07e:	89a3      	ldrh	r3, [r4, #12]
 801f080:	f023 0303 	bic.w	r3, r3, #3
 801f084:	f043 0301 	orr.w	r3, r3, #1
 801f088:	81a3      	strh	r3, [r4, #12]
 801f08a:	89a3      	ldrh	r3, [r4, #12]
 801f08c:	431d      	orrs	r5, r3
 801f08e:	81a5      	strh	r5, [r4, #12]
 801f090:	e7cf      	b.n	801f032 <__smakebuf_r+0x18>

0801f092 <_raise_r>:
 801f092:	291f      	cmp	r1, #31
 801f094:	b538      	push	{r3, r4, r5, lr}
 801f096:	4605      	mov	r5, r0
 801f098:	460c      	mov	r4, r1
 801f09a:	d904      	bls.n	801f0a6 <_raise_r+0x14>
 801f09c:	2316      	movs	r3, #22
 801f09e:	6003      	str	r3, [r0, #0]
 801f0a0:	f04f 30ff 	mov.w	r0, #4294967295
 801f0a4:	bd38      	pop	{r3, r4, r5, pc}
 801f0a6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801f0a8:	b112      	cbz	r2, 801f0b0 <_raise_r+0x1e>
 801f0aa:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801f0ae:	b94b      	cbnz	r3, 801f0c4 <_raise_r+0x32>
 801f0b0:	4628      	mov	r0, r5
 801f0b2:	f000 f853 	bl	801f15c <_getpid_r>
 801f0b6:	4622      	mov	r2, r4
 801f0b8:	4601      	mov	r1, r0
 801f0ba:	4628      	mov	r0, r5
 801f0bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801f0c0:	f000 b83a 	b.w	801f138 <_kill_r>
 801f0c4:	2b01      	cmp	r3, #1
 801f0c6:	d00a      	beq.n	801f0de <_raise_r+0x4c>
 801f0c8:	1c59      	adds	r1, r3, #1
 801f0ca:	d103      	bne.n	801f0d4 <_raise_r+0x42>
 801f0cc:	2316      	movs	r3, #22
 801f0ce:	6003      	str	r3, [r0, #0]
 801f0d0:	2001      	movs	r0, #1
 801f0d2:	e7e7      	b.n	801f0a4 <_raise_r+0x12>
 801f0d4:	2100      	movs	r1, #0
 801f0d6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801f0da:	4620      	mov	r0, r4
 801f0dc:	4798      	blx	r3
 801f0de:	2000      	movs	r0, #0
 801f0e0:	e7e0      	b.n	801f0a4 <_raise_r+0x12>
	...

0801f0e4 <raise>:
 801f0e4:	4b02      	ldr	r3, [pc, #8]	@ (801f0f0 <raise+0xc>)
 801f0e6:	4601      	mov	r1, r0
 801f0e8:	6818      	ldr	r0, [r3, #0]
 801f0ea:	f7ff bfd2 	b.w	801f092 <_raise_r>
 801f0ee:	bf00      	nop
 801f0f0:	2000003c 	.word	0x2000003c

0801f0f4 <_fstat_r>:
 801f0f4:	b538      	push	{r3, r4, r5, lr}
 801f0f6:	4d07      	ldr	r5, [pc, #28]	@ (801f114 <_fstat_r+0x20>)
 801f0f8:	2300      	movs	r3, #0
 801f0fa:	4604      	mov	r4, r0
 801f0fc:	4608      	mov	r0, r1
 801f0fe:	4611      	mov	r1, r2
 801f100:	602b      	str	r3, [r5, #0]
 801f102:	f7e3 f983 	bl	800240c <_fstat>
 801f106:	1c43      	adds	r3, r0, #1
 801f108:	d102      	bne.n	801f110 <_fstat_r+0x1c>
 801f10a:	682b      	ldr	r3, [r5, #0]
 801f10c:	b103      	cbz	r3, 801f110 <_fstat_r+0x1c>
 801f10e:	6023      	str	r3, [r4, #0]
 801f110:	bd38      	pop	{r3, r4, r5, pc}
 801f112:	bf00      	nop
 801f114:	20027e5c 	.word	0x20027e5c

0801f118 <_isatty_r>:
 801f118:	b538      	push	{r3, r4, r5, lr}
 801f11a:	4d06      	ldr	r5, [pc, #24]	@ (801f134 <_isatty_r+0x1c>)
 801f11c:	2300      	movs	r3, #0
 801f11e:	4604      	mov	r4, r0
 801f120:	4608      	mov	r0, r1
 801f122:	602b      	str	r3, [r5, #0]
 801f124:	f7e3 f982 	bl	800242c <_isatty>
 801f128:	1c43      	adds	r3, r0, #1
 801f12a:	d102      	bne.n	801f132 <_isatty_r+0x1a>
 801f12c:	682b      	ldr	r3, [r5, #0]
 801f12e:	b103      	cbz	r3, 801f132 <_isatty_r+0x1a>
 801f130:	6023      	str	r3, [r4, #0]
 801f132:	bd38      	pop	{r3, r4, r5, pc}
 801f134:	20027e5c 	.word	0x20027e5c

0801f138 <_kill_r>:
 801f138:	b538      	push	{r3, r4, r5, lr}
 801f13a:	4d07      	ldr	r5, [pc, #28]	@ (801f158 <_kill_r+0x20>)
 801f13c:	2300      	movs	r3, #0
 801f13e:	4604      	mov	r4, r0
 801f140:	4608      	mov	r0, r1
 801f142:	4611      	mov	r1, r2
 801f144:	602b      	str	r3, [r5, #0]
 801f146:	f7e3 f8ff 	bl	8002348 <_kill>
 801f14a:	1c43      	adds	r3, r0, #1
 801f14c:	d102      	bne.n	801f154 <_kill_r+0x1c>
 801f14e:	682b      	ldr	r3, [r5, #0]
 801f150:	b103      	cbz	r3, 801f154 <_kill_r+0x1c>
 801f152:	6023      	str	r3, [r4, #0]
 801f154:	bd38      	pop	{r3, r4, r5, pc}
 801f156:	bf00      	nop
 801f158:	20027e5c 	.word	0x20027e5c

0801f15c <_getpid_r>:
 801f15c:	f7e3 b8ec 	b.w	8002338 <_getpid>

0801f160 <_init>:
 801f160:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f162:	bf00      	nop
 801f164:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801f166:	bc08      	pop	{r3}
 801f168:	469e      	mov	lr, r3
 801f16a:	4770      	bx	lr

0801f16c <_fini>:
 801f16c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f16e:	bf00      	nop
 801f170:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801f172:	bc08      	pop	{r3}
 801f174:	469e      	mov	lr, r3
 801f176:	4770      	bx	lr
