

================================================================
== Vivado HLS Report for 'Padding'
================================================================
* Date:           Mon Oct 31 21:59:11 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        f_b_3
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.064|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  902|  902|  902|  902|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                    |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Padding_label5_L  |  900|  900|         2|          1|          1|   900|    yes   |
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    294|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     72|    -|
|Register         |        -|      -|      43|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      43|    366|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln92_fu_283_p2       |     *    |      0|  0|  17|           5|           5|
    |add_ln89_fu_193_p2       |     +    |      0|  0|  17|          10|           1|
    |add_ln92_2_fu_394_p2     |     +    |      0|  0|  17|          10|          10|
    |add_ln92_3_fu_405_p2     |     +    |      0|  0|  18|          11|          11|
    |add_ln92_fu_376_p2       |     +    |      0|  0|  15|           7|           7|
    |add_ln94_fu_357_p2       |     +    |      0|  0|  18|          11|          11|
    |i_fu_199_p2              |     +    |      0|  0|  15|           5|           1|
    |j_fu_411_p2              |     +    |      0|  0|  15|           5|           1|
    |sub_ln94_2_fu_243_p2     |     -    |      0|  0|  18|          11|          11|
    |sub_ln94_fu_159_p2       |     -    |      0|  0|  18|          11|          11|
    |and_ln91_2_fu_351_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln91_3_fu_345_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln91_fu_339_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln89_fu_187_p2      |   icmp   |      0|  0|  13|          10|           8|
    |icmp_ln90_fu_205_p2      |   icmp   |      0|  0|  11|           5|           3|
    |icmp_ln91_1_fu_165_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln91_3_fu_333_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln91_6_fu_257_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln91_7_fu_299_p2    |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln91_8_fu_327_p2    |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln91_fu_181_p2      |   icmp   |      0|  0|   9|           4|           1|
    |select_ln92_1_fu_249_p3  |  select  |      0|  0|  11|           1|          11|
    |select_ln92_2_fu_263_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln92_3_fu_271_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln92_4_fu_305_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln92_5_fu_382_p3  |  select  |      0|  0|   7|           1|           7|
    |select_ln92_fu_211_p3    |  select  |      0|  0|   5|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 294|         140|         127|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1       |  15|          3|    1|          3|
    |ap_phi_mux_i_0_phi_fu_117_p4  |   9|          2|    5|         10|
    |i_0_reg_113                   |   9|          2|    5|         10|
    |indvar_flatten_reg_102        |   9|          2|   10|         20|
    |j_0_reg_124                   |   9|          2|    5|         10|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  72|         15|   27|         57|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln92_3_reg_444       |  11|   0|   11|          0|
    |and_ln91_2_reg_435       |   1|   0|    1|          0|
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_0_reg_113              |   5|   0|    5|          0|
    |icmp_ln89_reg_421        |   1|   0|    1|          0|
    |indvar_flatten_reg_102   |  10|   0|   10|          0|
    |j_0_reg_124              |   5|   0|    5|          0|
    |select_ln92_3_reg_430    |   5|   0|    5|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  43|   0|   43|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |    Padding    | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |    Padding    | return value |
|ap_start                |  in |    1| ap_ctrl_hs |    Padding    | return value |
|ap_done                 | out |    1| ap_ctrl_hs |    Padding    | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |    Padding    | return value |
|ap_ready                | out |    1| ap_ctrl_hs |    Padding    | return value |
|input_matrix_address0   | out |   10|  ap_memory |  input_matrix |     array    |
|input_matrix_ce0        | out |    1|  ap_memory |  input_matrix |     array    |
|input_matrix_q0         |  in |   32|  ap_memory |  input_matrix |     array    |
|output_matrix_address0  | out |   10|  ap_memory | output_matrix |     array    |
|output_matrix_ce0       | out |    1|  ap_memory | output_matrix |     array    |
|output_matrix_we0       | out |    1|  ap_memory | output_matrix |     array    |
|output_matrix_d0        | out |   32|  ap_memory | output_matrix |     array    |
|output_matrix_address1  | out |   10|  ap_memory | output_matrix |     array    |
|output_matrix_ce1       | out |    1|  ap_memory | output_matrix |     array    |
|output_matrix_we1       | out |    1|  ap_memory | output_matrix |     array    |
|output_matrix_d1        | out |   32|  ap_memory | output_matrix |     array    |
+------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [f_b_1/forw_back_LTL.c:89]   --->   Operation 5 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.75ns)   --->   "br label %1" [f_b_1/forw_back_LTL.c:89]   --->   Operation 6 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 5.06>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %0 ], [ %add_ln89, %ifBlock ]" [f_b_1/forw_back_LTL.c:89]   --->   Operation 7 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %select_ln92_3, %ifBlock ]" [f_b_1/forw_back_LTL.c:92]   --->   Operation 8 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%j_0 = phi i5 [ 0, %0 ], [ %j, %ifBlock ]"   --->   Operation 9 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [f_b_1/forw_back_LTL.c:90]   --->   Operation 10 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i_0, i5 0)" [f_b_1/forw_back_LTL.c:94]   --->   Operation 11 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln94_3 = zext i10 %shl_ln to i11" [f_b_1/forw_back_LTL.c:94]   --->   Operation 12 'zext' 'zext_ln94_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%shl_ln94_2 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i_0, i1 false)" [f_b_1/forw_back_LTL.c:94]   --->   Operation 13 'bitconcatenate' 'shl_ln94_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln94_4 = zext i6 %shl_ln94_2 to i11" [f_b_1/forw_back_LTL.c:94]   --->   Operation 14 'zext' 'zext_ln94_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.93ns)   --->   "%sub_ln94 = sub i11 %zext_ln94_3, %zext_ln94_4" [f_b_1/forw_back_LTL.c:94]   --->   Operation 15 'sub' 'sub_ln94' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.87ns)   --->   "%icmp_ln91_1 = icmp ult i5 %i_0, -4" [f_b_1/forw_back_LTL.c:91]   --->   Operation 16 'icmp' 'icmp_ln91_1' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %i_0, i32 1, i32 4)" [f_b_1/forw_back_LTL.c:91]   --->   Operation 17 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.88ns)   --->   "%icmp_ln91 = icmp ne i4 %tmp, 0" [f_b_1/forw_back_LTL.c:91]   --->   Operation 18 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.85ns)   --->   "%icmp_ln89 = icmp eq i10 %indvar_flatten, -124" [f_b_1/forw_back_LTL.c:89]   --->   Operation 19 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.93ns)   --->   "%add_ln89 = add i10 %indvar_flatten, 1" [f_b_1/forw_back_LTL.c:89]   --->   Operation 20 'add' 'add_ln89' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %icmp_ln89, label %3, label %.reset" [f_b_1/forw_back_LTL.c:89]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.87ns)   --->   "%i = add i5 %i_0, 1" [f_b_1/forw_back_LTL.c:89]   --->   Operation 22 'add' 'i' <Predicate = (!icmp_ln89)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.87ns)   --->   "%icmp_ln90 = icmp eq i5 %j_0, -2" [f_b_1/forw_back_LTL.c:90]   --->   Operation 23 'icmp' 'icmp_ln90' <Predicate = (!icmp_ln89)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.48ns)   --->   "%select_ln92 = select i1 %icmp_ln90, i5 0, i5 %j_0" [f_b_1/forw_back_LTL.c:92]   --->   Operation 24 'select' 'select_ln92' <Predicate = (!icmp_ln89)> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%shl_ln94_mid1 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i, i5 0)" [f_b_1/forw_back_LTL.c:94]   --->   Operation 25 'bitconcatenate' 'shl_ln94_mid1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln94_5 = zext i10 %shl_ln94_mid1 to i11" [f_b_1/forw_back_LTL.c:94]   --->   Operation 26 'zext' 'zext_ln94_5' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%shl_ln94_2_mid1 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i, i1 false)" [f_b_1/forw_back_LTL.c:94]   --->   Operation 27 'bitconcatenate' 'shl_ln94_2_mid1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln94_6 = zext i6 %shl_ln94_2_mid1 to i11" [f_b_1/forw_back_LTL.c:94]   --->   Operation 28 'zext' 'zext_ln94_6' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.93ns)   --->   "%sub_ln94_2 = sub i11 %zext_ln94_5, %zext_ln94_6" [f_b_1/forw_back_LTL.c:94]   --->   Operation 29 'sub' 'sub_ln94_2' <Predicate = (!icmp_ln89)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.45ns)   --->   "%select_ln92_1 = select i1 %icmp_ln90, i11 %sub_ln94_2, i11 %sub_ln94" [f_b_1/forw_back_LTL.c:92]   --->   Operation 30 'select' 'select_ln92_1' <Predicate = (!icmp_ln89)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.87ns)   --->   "%icmp_ln91_6 = icmp ult i5 %i, -4" [f_b_1/forw_back_LTL.c:91]   --->   Operation 31 'icmp' 'icmp_ln91_6' <Predicate = (!icmp_ln89)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node and_ln91_2)   --->   "%select_ln92_2 = select i1 %icmp_ln90, i1 %icmp_ln91_6, i1 %icmp_ln91_1" [f_b_1/forw_back_LTL.c:92]   --->   Operation 32 'select' 'select_ln92_2' <Predicate = (!icmp_ln89)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.48ns)   --->   "%select_ln92_3 = select i1 %icmp_ln90, i5 %i, i5 %i_0" [f_b_1/forw_back_LTL.c:92]   --->   Operation 33 'select' 'select_ln92_3' <Predicate = (!icmp_ln89)> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln92_2 = zext i5 %select_ln92_3 to i10" [f_b_1/forw_back_LTL.c:92]   --->   Operation 34 'zext' 'zext_ln92_2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.42ns)   --->   "%mul_ln92 = mul i10 %zext_ln92_2, 26" [f_b_1/forw_back_LTL.c:92]   --->   Operation 35 'mul' 'mul_ln92' <Predicate = (!icmp_ln89)> <Delay = 1.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_3 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %i, i32 1, i32 4)" [f_b_1/forw_back_LTL.c:91]   --->   Operation 36 'partselect' 'tmp_3' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.88ns)   --->   "%icmp_ln91_7 = icmp ne i4 %tmp_3, 0" [f_b_1/forw_back_LTL.c:91]   --->   Operation 37 'icmp' 'icmp_ln91_7' <Predicate = (!icmp_ln89)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node and_ln91)   --->   "%select_ln92_4 = select i1 %icmp_ln90, i1 %icmp_ln91_7, i1 %icmp_ln91" [f_b_1/forw_back_LTL.c:92]   --->   Operation 38 'select' 'select_ln92_4' <Predicate = (!icmp_ln89)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln92_4 = zext i5 %select_ln92 to i11" [f_b_1/forw_back_LTL.c:92]   --->   Operation 39 'zext' 'zext_ln92_4' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_4 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %select_ln92, i32 1, i32 4)" [f_b_1/forw_back_LTL.c:91]   --->   Operation 40 'partselect' 'tmp_4' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.88ns)   --->   "%icmp_ln91_8 = icmp ne i4 %tmp_4, 0" [f_b_1/forw_back_LTL.c:91]   --->   Operation 41 'icmp' 'icmp_ln91_8' <Predicate = (!icmp_ln89)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.87ns)   --->   "%icmp_ln91_3 = icmp ult i5 %select_ln92, -4" [f_b_1/forw_back_LTL.c:91]   --->   Operation 42 'icmp' 'icmp_ln91_3' <Predicate = (!icmp_ln89)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln91 = and i1 %icmp_ln91_8, %select_ln92_4" [f_b_1/forw_back_LTL.c:91]   --->   Operation 43 'and' 'and_ln91' <Predicate = (!icmp_ln89)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node and_ln91_2)   --->   "%and_ln91_3 = and i1 %icmp_ln91_3, %select_ln92_2" [f_b_1/forw_back_LTL.c:91]   --->   Operation 44 'and' 'and_ln91_3' <Predicate = (!icmp_ln89)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln91_2 = and i1 %and_ln91_3, %and_ln91" [f_b_1/forw_back_LTL.c:91]   --->   Operation 45 'and' 'and_ln91_2' <Predicate = (!icmp_ln89)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %and_ln91_2, label %2, label %._crit_edge" [f_b_1/forw_back_LTL.c:91]   --->   Operation 46 'br' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.94ns)   --->   "%add_ln94 = add i11 %select_ln92_1, %zext_ln92_4" [f_b_1/forw_back_LTL.c:94]   --->   Operation 47 'add' 'add_ln94' <Predicate = (!icmp_ln89 & !and_ln91_2)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln94 = sext i11 %add_ln94 to i32" [f_b_1/forw_back_LTL.c:94]   --->   Operation 48 'sext' 'sext_ln94' <Predicate = (!icmp_ln89 & !and_ln91_2)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i32 %sext_ln94 to i64" [f_b_1/forw_back_LTL.c:94]   --->   Operation 49 'zext' 'zext_ln94' <Predicate = (!icmp_ln89 & !and_ln91_2)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%output_matrix_addr_2 = getelementptr [900 x float]* %output_matrix, i64 0, i64 %zext_ln94" [f_b_1/forw_back_LTL.c:94]   --->   Operation 50 'getelementptr' 'output_matrix_addr_2' <Predicate = (!icmp_ln89 & !and_ln91_2)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.35ns)   --->   "store float 0.000000e+00, float* %output_matrix_addr_2, align 4" [f_b_1/forw_back_LTL.c:94]   --->   Operation 51 'store' <Predicate = (!icmp_ln89 & !and_ln91_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i5 %j_0 to i7" [f_b_1/forw_back_LTL.c:90]   --->   Operation 52 'zext' 'zext_ln90' <Predicate = (!icmp_ln89 & and_ln91_2)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.89ns)   --->   "%add_ln92 = add i7 %zext_ln90, -54" [f_b_1/forw_back_LTL.c:92]   --->   Operation 53 'add' 'add_ln92' <Predicate = (!icmp_ln89 & and_ln91_2)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node add_ln92_2)   --->   "%select_ln92_5 = select i1 %icmp_ln90, i7 -54, i7 %add_ln92" [f_b_1/forw_back_LTL.c:92]   --->   Operation 54 'select' 'select_ln92_5' <Predicate = (!icmp_ln89 & and_ln91_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node add_ln92_2)   --->   "%sext_ln92_3 = sext i7 %select_ln92_5 to i10" [f_b_1/forw_back_LTL.c:92]   --->   Operation 55 'sext' 'sext_ln92_3' <Predicate = (!icmp_ln89 & and_ln91_2)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.93ns) (out node of the LUT)   --->   "%add_ln92_2 = add i10 %sext_ln92_3, %mul_ln92" [f_b_1/forw_back_LTL.c:92]   --->   Operation 56 'add' 'add_ln92_2' <Predicate = (!icmp_ln89 & and_ln91_2)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln92_3 = zext i10 %add_ln92_2 to i64" [f_b_1/forw_back_LTL.c:92]   --->   Operation 57 'zext' 'zext_ln92_3' <Predicate = (!icmp_ln89 & and_ln91_2)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%input_matrix_addr = getelementptr [676 x float]* %input_matrix, i64 0, i64 %zext_ln92_3" [f_b_1/forw_back_LTL.c:92]   --->   Operation 58 'getelementptr' 'input_matrix_addr' <Predicate = (!icmp_ln89 & and_ln91_2)> <Delay = 0.00>
ST_2 : Operation 59 [2/2] (1.35ns)   --->   "%input_matrix_load = load float* %input_matrix_addr, align 4" [f_b_1/forw_back_LTL.c:92]   --->   Operation 59 'load' 'input_matrix_load' <Predicate = (!icmp_ln89 & and_ln91_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 60 [1/1] (0.94ns)   --->   "%add_ln92_3 = add i11 %zext_ln92_4, %select_ln92_1" [f_b_1/forw_back_LTL.c:92]   --->   Operation 60 'add' 'add_ln92_3' <Predicate = (!icmp_ln89 & and_ln91_2)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.87ns)   --->   "%j = add i5 %select_ln92, 1" [f_b_1/forw_back_LTL.c:90]   --->   Operation 61 'add' 'j' <Predicate = (!icmp_ln89)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.70>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [f_b_1/forw_back_LTL.c:90]   --->   Operation 62 'specpipeline' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @Padding_label5_L_str)"   --->   Operation 63 'specloopname' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 900, i64 900, i64 900)"   --->   Operation 64 'speclooptripcount' 'empty' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [f_b_1/forw_back_LTL.c:90]   --->   Operation 65 'specpipeline' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "br label %ifBlock"   --->   Operation 66 'br' <Predicate = (!and_ln91_2)> <Delay = 0.00>
ST_3 : Operation 67 [1/2] (1.35ns)   --->   "%input_matrix_load = load float* %input_matrix_addr, align 4" [f_b_1/forw_back_LTL.c:92]   --->   Operation 67 'load' 'input_matrix_load' <Predicate = (and_ln91_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i11 %add_ln92_3 to i64" [f_b_1/forw_back_LTL.c:92]   --->   Operation 68 'zext' 'zext_ln92' <Predicate = (and_ln91_2)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%output_matrix_addr = getelementptr [900 x float]* %output_matrix, i64 0, i64 %zext_ln92" [f_b_1/forw_back_LTL.c:92]   --->   Operation 69 'getelementptr' 'output_matrix_addr' <Predicate = (and_ln91_2)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.35ns)   --->   "store float %input_matrix_load, float* %output_matrix_addr, align 4" [f_b_1/forw_back_LTL.c:92]   --->   Operation 70 'store' <Predicate = (and_ln91_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "br label %ifBlock" [f_b_1/forw_back_LTL.c:92]   --->   Operation 71 'br' <Predicate = (and_ln91_2)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 72 'br' <Predicate = (!icmp_ln89)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "ret void" [f_b_1/forw_back_LTL.c:96]   --->   Operation 73 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_matrix]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_matrix]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln89     (specmemcore      ) [ 00000]
br_ln89              (br               ) [ 01110]
indvar_flatten       (phi              ) [ 00100]
i_0                  (phi              ) [ 00100]
j_0                  (phi              ) [ 00100]
specpipeline_ln90    (specpipeline     ) [ 00000]
shl_ln               (bitconcatenate   ) [ 00000]
zext_ln94_3          (zext             ) [ 00000]
shl_ln94_2           (bitconcatenate   ) [ 00000]
zext_ln94_4          (zext             ) [ 00000]
sub_ln94             (sub              ) [ 00000]
icmp_ln91_1          (icmp             ) [ 00000]
tmp                  (partselect       ) [ 00000]
icmp_ln91            (icmp             ) [ 00000]
icmp_ln89            (icmp             ) [ 00110]
add_ln89             (add              ) [ 01110]
br_ln89              (br               ) [ 00000]
i                    (add              ) [ 00000]
icmp_ln90            (icmp             ) [ 00000]
select_ln92          (select           ) [ 00000]
shl_ln94_mid1        (bitconcatenate   ) [ 00000]
zext_ln94_5          (zext             ) [ 00000]
shl_ln94_2_mid1      (bitconcatenate   ) [ 00000]
zext_ln94_6          (zext             ) [ 00000]
sub_ln94_2           (sub              ) [ 00000]
select_ln92_1        (select           ) [ 00000]
icmp_ln91_6          (icmp             ) [ 00000]
select_ln92_2        (select           ) [ 00000]
select_ln92_3        (select           ) [ 01110]
zext_ln92_2          (zext             ) [ 00000]
mul_ln92             (mul              ) [ 00000]
tmp_3                (partselect       ) [ 00000]
icmp_ln91_7          (icmp             ) [ 00000]
select_ln92_4        (select           ) [ 00000]
zext_ln92_4          (zext             ) [ 00000]
tmp_4                (partselect       ) [ 00000]
icmp_ln91_8          (icmp             ) [ 00000]
icmp_ln91_3          (icmp             ) [ 00000]
and_ln91             (and              ) [ 00000]
and_ln91_3           (and              ) [ 00000]
and_ln91_2           (and              ) [ 00110]
br_ln91              (br               ) [ 00000]
add_ln94             (add              ) [ 00000]
sext_ln94            (sext             ) [ 00000]
zext_ln94            (zext             ) [ 00000]
output_matrix_addr_2 (getelementptr    ) [ 00000]
store_ln94           (store            ) [ 00000]
zext_ln90            (zext             ) [ 00000]
add_ln92             (add              ) [ 00000]
select_ln92_5        (select           ) [ 00000]
sext_ln92_3          (sext             ) [ 00000]
add_ln92_2           (add              ) [ 00000]
zext_ln92_3          (zext             ) [ 00000]
input_matrix_addr    (getelementptr    ) [ 00110]
add_ln92_3           (add              ) [ 00110]
j                    (add              ) [ 01110]
specpipeline_ln90    (specpipeline     ) [ 00000]
specloopname_ln0     (specloopname     ) [ 00000]
empty                (speclooptripcount) [ 00000]
specpipeline_ln90    (specpipeline     ) [ 00000]
br_ln0               (br               ) [ 00000]
input_matrix_load    (load             ) [ 00000]
zext_ln92            (zext             ) [ 00000]
output_matrix_addr   (getelementptr    ) [ 00000]
store_ln92           (store            ) [ 00000]
br_ln92              (br               ) [ 00000]
br_ln0               (br               ) [ 01110]
ret_ln96             (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_matrix">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_matrix"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_matrix">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_matrix"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_hidden_layer2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding_label5_L_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="output_matrix_addr_2_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="32" slack="0"/>
<pin id="66" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_matrix_addr_2/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="10" slack="0"/>
<pin id="71" dir="0" index="1" bw="32" slack="0"/>
<pin id="72" dir="0" index="2" bw="0" slack="0"/>
<pin id="96" dir="0" index="4" bw="10" slack="0"/>
<pin id="97" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="98" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="99" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/2 store_ln92/3 "/>
</bind>
</comp>

<comp id="76" class="1004" name="input_matrix_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="10" slack="0"/>
<pin id="80" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_matrix_addr/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="10" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_matrix_load/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="output_matrix_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="11" slack="0"/>
<pin id="93" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_matrix_addr/3 "/>
</bind>
</comp>

<comp id="102" class="1005" name="indvar_flatten_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="10" slack="1"/>
<pin id="104" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="106" class="1004" name="indvar_flatten_phi_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="1"/>
<pin id="108" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="10" slack="0"/>
<pin id="110" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="113" class="1005" name="i_0_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="5" slack="1"/>
<pin id="115" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="117" class="1004" name="i_0_phi_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="1"/>
<pin id="119" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="5" slack="0"/>
<pin id="121" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="124" class="1005" name="j_0_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="5" slack="1"/>
<pin id="126" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="128" class="1004" name="j_0_phi_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="1"/>
<pin id="130" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="5" slack="0"/>
<pin id="132" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="shl_ln_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="10" slack="0"/>
<pin id="137" dir="0" index="1" bw="5" slack="0"/>
<pin id="138" dir="0" index="2" bw="1" slack="0"/>
<pin id="139" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="zext_ln94_3_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="10" slack="0"/>
<pin id="145" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln94_3/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="shl_ln94_2_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="6" slack="0"/>
<pin id="149" dir="0" index="1" bw="5" slack="0"/>
<pin id="150" dir="0" index="2" bw="1" slack="0"/>
<pin id="151" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln94_2/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="zext_ln94_4_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="6" slack="0"/>
<pin id="157" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln94_4/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="sub_ln94_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="10" slack="0"/>
<pin id="161" dir="0" index="1" bw="6" slack="0"/>
<pin id="162" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln94/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="icmp_ln91_1_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="5" slack="0"/>
<pin id="167" dir="0" index="1" bw="5" slack="0"/>
<pin id="168" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln91_1/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="tmp_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="4" slack="0"/>
<pin id="173" dir="0" index="1" bw="5" slack="0"/>
<pin id="174" dir="0" index="2" bw="1" slack="0"/>
<pin id="175" dir="0" index="3" bw="4" slack="0"/>
<pin id="176" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="icmp_ln91_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="4" slack="0"/>
<pin id="183" dir="0" index="1" bw="4" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln91/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="icmp_ln89_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="10" slack="0"/>
<pin id="189" dir="0" index="1" bw="10" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="add_ln89_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="10" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="i_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="5" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="icmp_ln90_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="5" slack="0"/>
<pin id="207" dir="0" index="1" bw="5" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln90/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="select_ln92_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="5" slack="0"/>
<pin id="214" dir="0" index="2" bw="5" slack="0"/>
<pin id="215" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln92/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="shl_ln94_mid1_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="10" slack="0"/>
<pin id="221" dir="0" index="1" bw="5" slack="0"/>
<pin id="222" dir="0" index="2" bw="1" slack="0"/>
<pin id="223" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln94_mid1/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="zext_ln94_5_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="10" slack="0"/>
<pin id="229" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln94_5/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="shl_ln94_2_mid1_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="6" slack="0"/>
<pin id="233" dir="0" index="1" bw="5" slack="0"/>
<pin id="234" dir="0" index="2" bw="1" slack="0"/>
<pin id="235" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln94_2_mid1/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="zext_ln94_6_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="6" slack="0"/>
<pin id="241" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln94_6/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="sub_ln94_2_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="10" slack="0"/>
<pin id="245" dir="0" index="1" bw="6" slack="0"/>
<pin id="246" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln94_2/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="select_ln92_1_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="11" slack="0"/>
<pin id="252" dir="0" index="2" bw="11" slack="0"/>
<pin id="253" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln92_1/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="icmp_ln91_6_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="5" slack="0"/>
<pin id="259" dir="0" index="1" bw="5" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln91_6/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="select_ln92_2_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="1" slack="0"/>
<pin id="267" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln92_2/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="select_ln92_3_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="5" slack="0"/>
<pin id="274" dir="0" index="2" bw="5" slack="0"/>
<pin id="275" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln92_3/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="zext_ln92_2_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="5" slack="0"/>
<pin id="281" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln92_2/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="mul_ln92_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="5" slack="0"/>
<pin id="285" dir="0" index="1" bw="6" slack="0"/>
<pin id="286" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln92/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_3_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="4" slack="0"/>
<pin id="291" dir="0" index="1" bw="5" slack="0"/>
<pin id="292" dir="0" index="2" bw="1" slack="0"/>
<pin id="293" dir="0" index="3" bw="4" slack="0"/>
<pin id="294" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="icmp_ln91_7_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="4" slack="0"/>
<pin id="301" dir="0" index="1" bw="4" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln91_7/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="select_ln92_4_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="0" index="2" bw="1" slack="0"/>
<pin id="309" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln92_4/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="zext_ln92_4_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="5" slack="0"/>
<pin id="315" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln92_4/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_4_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="4" slack="0"/>
<pin id="319" dir="0" index="1" bw="5" slack="0"/>
<pin id="320" dir="0" index="2" bw="1" slack="0"/>
<pin id="321" dir="0" index="3" bw="4" slack="0"/>
<pin id="322" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="icmp_ln91_8_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="4" slack="0"/>
<pin id="329" dir="0" index="1" bw="4" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln91_8/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="icmp_ln91_3_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="5" slack="0"/>
<pin id="335" dir="0" index="1" bw="5" slack="0"/>
<pin id="336" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln91_3/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="and_ln91_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln91/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="and_ln91_3_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln91_3/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="and_ln91_2_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln91_2/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="add_ln94_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="11" slack="0"/>
<pin id="359" dir="0" index="1" bw="5" slack="0"/>
<pin id="360" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln94/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="sext_ln94_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="11" slack="0"/>
<pin id="365" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln94/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="zext_ln94_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="11" slack="0"/>
<pin id="369" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln94/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="zext_ln90_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="5" slack="0"/>
<pin id="374" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="add_ln92_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="5" slack="0"/>
<pin id="378" dir="0" index="1" bw="7" slack="0"/>
<pin id="379" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="select_ln92_5_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="7" slack="0"/>
<pin id="385" dir="0" index="2" bw="7" slack="0"/>
<pin id="386" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln92_5/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="sext_ln92_3_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="7" slack="0"/>
<pin id="392" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln92_3/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="add_ln92_2_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="7" slack="0"/>
<pin id="396" dir="0" index="1" bw="10" slack="0"/>
<pin id="397" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92_2/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="zext_ln92_3_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="10" slack="0"/>
<pin id="402" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln92_3/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="add_ln92_3_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="5" slack="0"/>
<pin id="407" dir="0" index="1" bw="11" slack="0"/>
<pin id="408" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92_3/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="j_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="5" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="zext_ln92_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="11" slack="1"/>
<pin id="419" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln92/3 "/>
</bind>
</comp>

<comp id="421" class="1005" name="icmp_ln89_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="1"/>
<pin id="423" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln89 "/>
</bind>
</comp>

<comp id="425" class="1005" name="add_ln89_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="10" slack="0"/>
<pin id="427" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln89 "/>
</bind>
</comp>

<comp id="430" class="1005" name="select_ln92_3_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="5" slack="0"/>
<pin id="432" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln92_3 "/>
</bind>
</comp>

<comp id="435" class="1005" name="and_ln91_2_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="1"/>
<pin id="437" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln91_2 "/>
</bind>
</comp>

<comp id="439" class="1005" name="input_matrix_addr_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="10" slack="1"/>
<pin id="441" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_matrix_addr "/>
</bind>
</comp>

<comp id="444" class="1005" name="add_ln92_3_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="11" slack="1"/>
<pin id="446" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln92_3 "/>
</bind>
</comp>

<comp id="449" class="1005" name="j_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="5" slack="0"/>
<pin id="451" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="48" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="50" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="75"><net_src comp="62" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="48" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="94"><net_src comp="2" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="48" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="100"><net_src comp="83" pin="3"/><net_sink comp="69" pin=4"/></net>

<net id="101"><net_src comp="89" pin="3"/><net_sink comp="69" pin=2"/></net>

<net id="105"><net_src comp="14" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="102" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="16" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="113" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="16" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="124" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="140"><net_src comp="24" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="117" pin="4"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="16" pin="0"/><net_sink comp="135" pin=2"/></net>

<net id="146"><net_src comp="135" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="152"><net_src comp="26" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="117" pin="4"/><net_sink comp="147" pin=1"/></net>

<net id="154"><net_src comp="28" pin="0"/><net_sink comp="147" pin=2"/></net>

<net id="158"><net_src comp="147" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="163"><net_src comp="143" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="155" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="117" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="30" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="32" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="117" pin="4"/><net_sink comp="171" pin=1"/></net>

<net id="179"><net_src comp="20" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="180"><net_src comp="34" pin="0"/><net_sink comp="171" pin=3"/></net>

<net id="185"><net_src comp="171" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="36" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="106" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="38" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="106" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="40" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="117" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="42" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="128" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="44" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="216"><net_src comp="205" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="16" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="218"><net_src comp="128" pin="4"/><net_sink comp="211" pin=2"/></net>

<net id="224"><net_src comp="24" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="199" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="16" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="230"><net_src comp="219" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="236"><net_src comp="26" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="199" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="28" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="242"><net_src comp="231" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="247"><net_src comp="227" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="239" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="254"><net_src comp="205" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="243" pin="2"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="159" pin="2"/><net_sink comp="249" pin=2"/></net>

<net id="261"><net_src comp="199" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="30" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="268"><net_src comp="205" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="257" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="165" pin="2"/><net_sink comp="263" pin=2"/></net>

<net id="276"><net_src comp="205" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="199" pin="2"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="117" pin="4"/><net_sink comp="271" pin=2"/></net>

<net id="282"><net_src comp="271" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="287"><net_src comp="279" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="46" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="295"><net_src comp="32" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="199" pin="2"/><net_sink comp="289" pin=1"/></net>

<net id="297"><net_src comp="20" pin="0"/><net_sink comp="289" pin=2"/></net>

<net id="298"><net_src comp="34" pin="0"/><net_sink comp="289" pin=3"/></net>

<net id="303"><net_src comp="289" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="36" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="310"><net_src comp="205" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="299" pin="2"/><net_sink comp="305" pin=1"/></net>

<net id="312"><net_src comp="181" pin="2"/><net_sink comp="305" pin=2"/></net>

<net id="316"><net_src comp="211" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="323"><net_src comp="32" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="211" pin="3"/><net_sink comp="317" pin=1"/></net>

<net id="325"><net_src comp="20" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="326"><net_src comp="34" pin="0"/><net_sink comp="317" pin=3"/></net>

<net id="331"><net_src comp="317" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="36" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="211" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="30" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="327" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="305" pin="3"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="333" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="263" pin="3"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="345" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="339" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="249" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="313" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="366"><net_src comp="357" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="363" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="375"><net_src comp="128" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="380"><net_src comp="372" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="52" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="387"><net_src comp="205" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="52" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="376" pin="2"/><net_sink comp="382" pin=2"/></net>

<net id="393"><net_src comp="382" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="398"><net_src comp="390" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="283" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="403"><net_src comp="394" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="409"><net_src comp="313" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="249" pin="3"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="211" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="42" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="420"><net_src comp="417" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="424"><net_src comp="187" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="193" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="433"><net_src comp="271" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="438"><net_src comp="351" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="442"><net_src comp="76" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="447"><net_src comp="405" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="452"><net_src comp="411" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="128" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_matrix | {2 3 }
 - Input state : 
	Port: Padding : input_matrix | {2 3 }
  - Chain level:
	State 1
	State 2
		shl_ln : 1
		zext_ln94_3 : 2
		shl_ln94_2 : 1
		zext_ln94_4 : 2
		sub_ln94 : 3
		icmp_ln91_1 : 1
		tmp : 1
		icmp_ln91 : 2
		icmp_ln89 : 1
		add_ln89 : 1
		br_ln89 : 2
		i : 1
		icmp_ln90 : 1
		select_ln92 : 2
		shl_ln94_mid1 : 2
		zext_ln94_5 : 3
		shl_ln94_2_mid1 : 2
		zext_ln94_6 : 3
		sub_ln94_2 : 4
		select_ln92_1 : 5
		icmp_ln91_6 : 2
		select_ln92_2 : 3
		select_ln92_3 : 2
		zext_ln92_2 : 3
		mul_ln92 : 4
		tmp_3 : 2
		icmp_ln91_7 : 3
		select_ln92_4 : 4
		zext_ln92_4 : 3
		tmp_4 : 3
		icmp_ln91_8 : 4
		icmp_ln91_3 : 3
		and_ln91 : 5
		and_ln91_3 : 4
		and_ln91_2 : 5
		br_ln91 : 5
		add_ln94 : 6
		sext_ln94 : 7
		zext_ln94 : 8
		output_matrix_addr_2 : 9
		store_ln94 : 10
		zext_ln90 : 1
		add_ln92 : 2
		select_ln92_5 : 3
		sext_ln92_3 : 4
		add_ln92_2 : 5
		zext_ln92_3 : 6
		input_matrix_addr : 7
		input_matrix_load : 8
		add_ln92_3 : 6
		j : 3
	State 3
		output_matrix_addr : 1
		store_ln92 : 2
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |     add_ln89_fu_193    |    0    |    0    |    17   |
|          |        i_fu_199        |    0    |    0    |    15   |
|          |     add_ln94_fu_357    |    0    |    0    |    18   |
|    add   |     add_ln92_fu_376    |    0    |    0    |    15   |
|          |    add_ln92_2_fu_394   |    0    |    0    |    17   |
|          |    add_ln92_3_fu_405   |    0    |    0    |    18   |
|          |        j_fu_411        |    0    |    0    |    15   |
|----------|------------------------|---------|---------|---------|
|          |   icmp_ln91_1_fu_165   |    0    |    0    |    11   |
|          |    icmp_ln91_fu_181    |    0    |    0    |    9    |
|          |    icmp_ln89_fu_187    |    0    |    0    |    13   |
|   icmp   |    icmp_ln90_fu_205    |    0    |    0    |    11   |
|          |   icmp_ln91_6_fu_257   |    0    |    0    |    11   |
|          |   icmp_ln91_7_fu_299   |    0    |    0    |    9    |
|          |   icmp_ln91_8_fu_327   |    0    |    0    |    9    |
|          |   icmp_ln91_3_fu_333   |    0    |    0    |    11   |
|----------|------------------------|---------|---------|---------|
|    sub   |     sub_ln94_fu_159    |    0    |    0    |    17   |
|          |    sub_ln94_2_fu_243   |    0    |    0    |    17   |
|----------|------------------------|---------|---------|---------|
|          |   select_ln92_fu_211   |    0    |    0    |    5    |
|          |  select_ln92_1_fu_249  |    0    |    0    |    11   |
|  select  |  select_ln92_2_fu_263  |    0    |    0    |    2    |
|          |  select_ln92_3_fu_271  |    0    |    0    |    5    |
|          |  select_ln92_4_fu_305  |    0    |    0    |    2    |
|          |  select_ln92_5_fu_382  |    0    |    0    |    7    |
|----------|------------------------|---------|---------|---------|
|    mul   |     mul_ln92_fu_283    |    0    |    0    |    23   |
|----------|------------------------|---------|---------|---------|
|          |     and_ln91_fu_339    |    0    |    0    |    2    |
|    and   |    and_ln91_3_fu_345   |    0    |    0    |    2    |
|          |    and_ln91_2_fu_351   |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|          |      shl_ln_fu_135     |    0    |    0    |    0    |
|bitconcatenate|    shl_ln94_2_fu_147   |    0    |    0    |    0    |
|          |  shl_ln94_mid1_fu_219  |    0    |    0    |    0    |
|          | shl_ln94_2_mid1_fu_231 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |   zext_ln94_3_fu_143   |    0    |    0    |    0    |
|          |   zext_ln94_4_fu_155   |    0    |    0    |    0    |
|          |   zext_ln94_5_fu_227   |    0    |    0    |    0    |
|          |   zext_ln94_6_fu_239   |    0    |    0    |    0    |
|   zext   |   zext_ln92_2_fu_279   |    0    |    0    |    0    |
|          |   zext_ln92_4_fu_313   |    0    |    0    |    0    |
|          |    zext_ln94_fu_367    |    0    |    0    |    0    |
|          |    zext_ln90_fu_372    |    0    |    0    |    0    |
|          |   zext_ln92_3_fu_400   |    0    |    0    |    0    |
|          |    zext_ln92_fu_417    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |       tmp_fu_171       |    0    |    0    |    0    |
|partselect|      tmp_3_fu_289      |    0    |    0    |    0    |
|          |      tmp_4_fu_317      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   sext   |    sext_ln94_fu_363    |    0    |    0    |    0    |
|          |   sext_ln92_3_fu_390   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    0    |    0    |   294   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     add_ln89_reg_425    |   10   |
|    add_ln92_3_reg_444   |   11   |
|    and_ln91_2_reg_435   |    1   |
|       i_0_reg_113       |    5   |
|    icmp_ln89_reg_421    |    1   |
|  indvar_flatten_reg_102 |   10   |
|input_matrix_addr_reg_439|   10   |
|       j_0_reg_124       |    5   |
|        j_reg_449        |    5   |
|  select_ln92_3_reg_430  |    5   |
+-------------------------+--------+
|          Total          |   63   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_83 |  p0  |   2  |  10  |   20   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   20   ||  0.755  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   294  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   63   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    0   |   63   |   303  |
+-----------+--------+--------+--------+--------+
