<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:///E:/ISE/Xilinx/14.7/ISE_DS/ISE/xbr/data/xmlReportxbr.dtd">
<document><ascFile>psk_modulator.rpt</ascFile><devFile>E:/ISE/Xilinx/14.7/ISE_DS/ISE/xbr/data/xc2c32a.chp</devFile><mfdFile>psk_modulator.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="coolrunnerII_logo.jpg" pin_legend="pinlegend.htm"/><header date="10-16-2025" design="psk_modulator" device="XC2C32A" eqnType="1" pkg="VQ44" speed="-6" status="1" statusStr="Successful" swVersion="P.20131013" time="  6:51PM" version="1.0"/><global_inputs id="clk_in" use="GCK" userloc="P1"/><pin id="FB1_MC1_PIN38" pinnum="38" signal="counter_14k2_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC2_PIN37" pinnum="37" signal="counter_14k3_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC3_PIN36" pinnum="36" signal="counter_14k4_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC4_PIN34" pinnum="34" signal="counter_14k6_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC5_PIN33" pinnum="33" signal="counter_14k7_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC6_PIN32" pinnum="32" signal="counter_14k8_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC7_PIN31" pinnum="31" signal="counter_14k5_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC8_PIN30" pinnum="30" signal="counter_14k9_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC9_PIN29" pinnum="29" signal="cycle_counter0_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC10_PIN28" pinnum="28" signal="cycle_counter1_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC11_PIN27" pinnum="27" signal="cycle_counter2_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC12_PIN23" pinnum="23" signal="cycle_counter3_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC13_PIN22" pinnum="22" signal="cycle_counter4_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC14_PIN21" pinnum="21" signal="cycle_counter5_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC15_PIN20" pinnum="20" signal="cycle_counter6_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC16_PIN19" pinnum="19" signal="cycle_counter7_SPECSIG" use="b_SPECSIG"/><pin id="FB2_MC1_PIN39" pinnum="39"/><pin id="FB2_MC2_PIN40" pinnum="40"/><pin id="FB2_MC3_PIN41" pinnum="41"/><pin id="FB2_MC4_PIN42" pinnum="42"/><pin id="FB2_MC5_PIN43" pinnum="43"/><pin id="FB2_MC6_PIN44" pinnum="44"/><pin id="FB2_MC7_PIN1" iostd="LVCMOS18" iostyle="KPR" pinnum="1" signal="clk_in" use="GCK"/><pin id="FB2_MC8_PIN2" pinnum="2"/><pin id="FB2_MC9_PIN3" pinnum="3"/><pin id="FB2_MC10_PIN5" pinnum="5"/><pin id="FB2_MC11_PIN6" iostd="LVCMOS18" pinnum="6" signal="bpsk_out" use="O"/><pin id="FB2_MC12_PIN8" iostd="LVCMOS18" pinnum="8" signal="clk_out_14k" use="O"/><pin id="FB2_MC13_PIN12" iostd="LVCMOS18" pinnum="12" signal="clk_out_3_84M" use="O"/><pin id="FB2_MC14_PIN13" pinnum="13"/><pin id="FB2_MC15_PIN14" pinnum="14" signal="counter_14k1_SPECSIG" use="b_SPECSIG"/><pin id="FB2_MC16_PIN16" pinnum="16" signal="counter_14k0_SPECSIG" use="b_SPECSIG"/><pin id="FB_PIN35" pinnum="35" use="VCCAUX"/><pin id="FB_PIN7" pinnum="7" use="VCCIO-1.8"/><pin id="FB_PIN15" pinnum="15" use="VCC"/><pin id="FB_PIN26" pinnum="26" use="VCCIO-UNUSED"/><fblock id="FB1" pinUse="0"><macrocell id="FB1_MC1" pin="FB1_MC1_PIN38" sigUse="2" signal="counter_14k2_SPECSIG"><eq_pterm ptindx="FB1_10"/></macrocell><macrocell id="FB1_MC2" pin="FB1_MC2_PIN37" sigUse="3" signal="counter_14k3_SPECSIG"><eq_pterm ptindx="FB1_13"/></macrocell><macrocell id="FB1_MC3" pin="FB1_MC3_PIN36" sigUse="4" signal="counter_14k4_SPECSIG"><eq_pterm ptindx="FB1_16"/></macrocell><macrocell id="FB1_MC4" pin="FB1_MC4_PIN34" sigUse="6" signal="counter_14k6_SPECSIG"><eq_pterm ptindx="FB1_19"/></macrocell><macrocell id="FB1_MC5" pin="FB1_MC5_PIN33" sigUse="7" signal="counter_14k7_SPECSIG"><eq_pterm ptindx="FB1_22"/></macrocell><macrocell id="FB1_MC6" pin="FB1_MC6_PIN32" sigUse="8" signal="counter_14k8_SPECSIG"><eq_pterm ptindx="FB1_25"/></macrocell><macrocell id="FB1_MC7" pin="FB1_MC7_PIN31" sigUse="10" signal="counter_14k5_SPECSIG"><eq_pterm ptindx="FB1_19"/><eq_pterm ptindx="FB1_1"/><eq_pterm ptindx="FB1_2"/><eq_pterm ptindx="FB1_3"/><eq_pterm ptindx="FB1_4"/></macrocell><macrocell id="FB1_MC8" pin="FB1_MC8_PIN30" sigUse="10" signal="counter_14k9_SPECSIG"><eq_pterm ptindx="FB1_0"/><eq_pterm ptindx="FB1_34"/></macrocell><macrocell id="FB1_MC9" pin="FB1_MC9_PIN29" sigUse="10" signal="cycle_counter0_SPECSIG"><eq_pterm ptindx="FB1_34"/></macrocell><macrocell id="FB1_MC10" pin="FB1_MC10_PIN28" sigUse="11" signal="cycle_counter1_SPECSIG"><eq_pterm ptindx="FB1_37"/></macrocell><macrocell id="FB1_MC11" pin="FB1_MC11_PIN27" sigUse="12" signal="cycle_counter2_SPECSIG"><eq_pterm ptindx="FB1_40"/></macrocell><macrocell id="FB1_MC12" pin="FB1_MC12_PIN23" sigUse="13" signal="cycle_counter3_SPECSIG"><eq_pterm ptindx="FB1_43"/></macrocell><macrocell id="FB1_MC13" pin="FB1_MC13_PIN22" sigUse="14" signal="cycle_counter4_SPECSIG"><eq_pterm ptindx="FB1_46"/></macrocell><macrocell id="FB1_MC14" pin="FB1_MC14_PIN21" sigUse="15" signal="cycle_counter5_SPECSIG"><eq_pterm ptindx="FB1_49"/></macrocell><macrocell id="FB1_MC15" pin="FB1_MC15_PIN20" sigUse="16" signal="cycle_counter6_SPECSIG"><eq_pterm ptindx="FB1_52"/></macrocell><macrocell id="FB1_MC16" pin="FB1_MC16_PIN19" sigUse="17" signal="cycle_counter7_SPECSIG"><eq_pterm ptindx="FB1_55"/></macrocell><fbinput id="FB1_I1" signal="counter_14k0_SPECSIG"/><fbinput id="FB1_I2" signal="counter_14k1_SPECSIG"/><fbinput id="FB1_I3" signal="counter_14k2_SPECSIG"/><fbinput id="FB1_I4" signal="counter_14k3_SPECSIG"/><fbinput id="FB1_I5" signal="counter_14k4_SPECSIG"/><fbinput id="FB1_I6" signal="counter_14k5_SPECSIG"/><fbinput id="FB1_I7" signal="counter_14k6_SPECSIG"/><fbinput id="FB1_I8" signal="counter_14k7_SPECSIG"/><fbinput id="FB1_I9" signal="counter_14k8_SPECSIG"/><fbinput id="FB1_I10" signal="counter_14k9_SPECSIG"/><fbinput id="FB1_I11" signal="cycle_counter0_SPECSIG"/><fbinput id="FB1_I12" signal="cycle_counter1_SPECSIG"/><fbinput id="FB1_I13" signal="cycle_counter2_SPECSIG"/><fbinput id="FB1_I14" signal="cycle_counter3_SPECSIG"/><fbinput id="FB1_I15" signal="cycle_counter4_SPECSIG"/><fbinput id="FB1_I16" signal="cycle_counter5_SPECSIG"/><fbinput id="FB1_I17" signal="cycle_counter6_SPECSIG"/><PAL><pterm id="FB1_0"><signal id="counter_14k0_SPECSIG"/><signal id="counter_14k4_SPECSIG"/><signal id="counter_14k1_SPECSIG"/><signal id="counter_14k2_SPECSIG"/><signal id="counter_14k3_SPECSIG"/><signal id="counter_14k5_SPECSIG"/><signal id="counter_14k6_SPECSIG"/><signal id="counter_14k7_SPECSIG"/><signal id="counter_14k8_SPECSIG"/></pterm><pterm id="FB1_1"><signal id="counter_14k0_SPECSIG"/><signal id="counter_14k4_SPECSIG"/><signal id="counter_14k1_SPECSIG"/><signal id="counter_14k2_SPECSIG"/><signal id="counter_14k3_SPECSIG"/><signal id="counter_14k6_SPECSIG"/></pterm><pterm id="FB1_2"><signal id="counter_14k0_SPECSIG"/><signal id="counter_14k4_SPECSIG"/><signal id="counter_14k1_SPECSIG"/><signal id="counter_14k2_SPECSIG"/><signal id="counter_14k3_SPECSIG"/><signal id="counter_14k7_SPECSIG"/></pterm><pterm id="FB1_3"><signal id="counter_14k0_SPECSIG"/><signal id="counter_14k4_SPECSIG"/><signal id="counter_14k1_SPECSIG"/><signal id="counter_14k2_SPECSIG"/><signal id="counter_14k3_SPECSIG"/><signal id="counter_14k8_SPECSIG"/></pterm><pterm id="FB1_4"><signal id="counter_14k0_SPECSIG"/><signal id="counter_14k4_SPECSIG"/><signal id="counter_14k1_SPECSIG"/><signal id="counter_14k2_SPECSIG"/><signal id="counter_14k3_SPECSIG"/><signal id="counter_14k9_SPECSIG" negated="ON"/></pterm><pterm id="FB1_10"><signal id="counter_14k0_SPECSIG"/><signal id="counter_14k1_SPECSIG"/></pterm><pterm id="FB1_13"><signal id="counter_14k0_SPECSIG"/><signal id="counter_14k1_SPECSIG"/><signal id="counter_14k2_SPECSIG"/></pterm><pterm id="FB1_16"><signal id="counter_14k0_SPECSIG"/><signal id="counter_14k1_SPECSIG"/><signal id="counter_14k2_SPECSIG"/><signal id="counter_14k3_SPECSIG"/></pterm><pterm id="FB1_19"><signal id="counter_14k0_SPECSIG"/><signal id="counter_14k4_SPECSIG"/><signal id="counter_14k1_SPECSIG"/><signal id="counter_14k2_SPECSIG"/><signal id="counter_14k3_SPECSIG"/><signal id="counter_14k5_SPECSIG"/></pterm><pterm id="FB1_22"><signal id="counter_14k0_SPECSIG"/><signal id="counter_14k4_SPECSIG"/><signal id="counter_14k1_SPECSIG"/><signal id="counter_14k2_SPECSIG"/><signal id="counter_14k3_SPECSIG"/><signal id="counter_14k5_SPECSIG"/><signal id="counter_14k6_SPECSIG"/></pterm><pterm id="FB1_25"><signal id="counter_14k0_SPECSIG"/><signal id="counter_14k4_SPECSIG"/><signal id="counter_14k1_SPECSIG"/><signal id="counter_14k2_SPECSIG"/><signal id="counter_14k3_SPECSIG"/><signal id="counter_14k5_SPECSIG"/><signal id="counter_14k6_SPECSIG"/><signal id="counter_14k7_SPECSIG"/></pterm><pterm id="FB1_34"><signal id="counter_14k0_SPECSIG"/><signal id="counter_14k4_SPECSIG"/><signal id="counter_14k1_SPECSIG"/><signal id="counter_14k2_SPECSIG"/><signal id="counter_14k3_SPECSIG"/><signal id="counter_14k5_SPECSIG" negated="ON"/><signal id="counter_14k6_SPECSIG" negated="ON"/><signal id="counter_14k7_SPECSIG" negated="ON"/><signal id="counter_14k8_SPECSIG" negated="ON"/><signal id="counter_14k9_SPECSIG"/></pterm><pterm id="FB1_37"><signal id="cycle_counter0_SPECSIG"/><signal id="counter_14k0_SPECSIG"/><signal id="counter_14k4_SPECSIG"/><signal id="counter_14k1_SPECSIG"/><signal id="counter_14k2_SPECSIG"/><signal id="counter_14k3_SPECSIG"/><signal id="counter_14k5_SPECSIG" negated="ON"/><signal id="counter_14k6_SPECSIG" negated="ON"/><signal id="counter_14k7_SPECSIG" negated="ON"/><signal id="counter_14k8_SPECSIG" negated="ON"/><signal id="counter_14k9_SPECSIG"/></pterm><pterm id="FB1_40"><signal id="cycle_counter0_SPECSIG"/><signal id="counter_14k0_SPECSIG"/><signal id="counter_14k4_SPECSIG"/><signal id="counter_14k1_SPECSIG"/><signal id="counter_14k2_SPECSIG"/><signal id="counter_14k3_SPECSIG"/><signal id="counter_14k5_SPECSIG" negated="ON"/><signal id="counter_14k6_SPECSIG" negated="ON"/><signal id="counter_14k7_SPECSIG" negated="ON"/><signal id="counter_14k8_SPECSIG" negated="ON"/><signal id="counter_14k9_SPECSIG"/><signal id="cycle_counter1_SPECSIG"/></pterm><pterm id="FB1_43"><signal id="cycle_counter0_SPECSIG"/><signal id="counter_14k0_SPECSIG"/><signal id="counter_14k4_SPECSIG"/><signal id="counter_14k1_SPECSIG"/><signal id="counter_14k2_SPECSIG"/><signal id="counter_14k3_SPECSIG"/><signal id="counter_14k5_SPECSIG" negated="ON"/><signal id="counter_14k6_SPECSIG" negated="ON"/><signal id="counter_14k7_SPECSIG" negated="ON"/><signal id="counter_14k8_SPECSIG" negated="ON"/><signal id="counter_14k9_SPECSIG"/><signal id="cycle_counter1_SPECSIG"/><signal id="cycle_counter2_SPECSIG"/></pterm><pterm id="FB1_46"><signal id="cycle_counter0_SPECSIG"/><signal id="counter_14k0_SPECSIG"/><signal id="counter_14k4_SPECSIG"/><signal id="counter_14k1_SPECSIG"/><signal id="counter_14k2_SPECSIG"/><signal id="counter_14k3_SPECSIG"/><signal id="counter_14k5_SPECSIG" negated="ON"/><signal id="counter_14k6_SPECSIG" negated="ON"/><signal id="counter_14k7_SPECSIG" negated="ON"/><signal id="counter_14k8_SPECSIG" negated="ON"/><signal id="counter_14k9_SPECSIG"/><signal id="cycle_counter1_SPECSIG"/><signal id="cycle_counter2_SPECSIG"/><signal id="cycle_counter3_SPECSIG"/></pterm><pterm id="FB1_49"><signal id="cycle_counter0_SPECSIG"/><signal id="counter_14k0_SPECSIG"/><signal id="counter_14k4_SPECSIG"/><signal id="counter_14k1_SPECSIG"/><signal id="counter_14k2_SPECSIG"/><signal id="counter_14k3_SPECSIG"/><signal id="counter_14k5_SPECSIG" negated="ON"/><signal id="counter_14k6_SPECSIG" negated="ON"/><signal id="counter_14k7_SPECSIG" negated="ON"/><signal id="counter_14k8_SPECSIG" negated="ON"/><signal id="counter_14k9_SPECSIG"/><signal id="cycle_counter1_SPECSIG"/><signal id="cycle_counter2_SPECSIG"/><signal id="cycle_counter3_SPECSIG"/><signal id="cycle_counter4_SPECSIG"/></pterm><pterm id="FB1_52"><signal id="cycle_counter0_SPECSIG"/><signal id="counter_14k0_SPECSIG"/><signal id="counter_14k4_SPECSIG"/><signal id="counter_14k1_SPECSIG"/><signal id="counter_14k2_SPECSIG"/><signal id="counter_14k3_SPECSIG"/><signal id="counter_14k5_SPECSIG" negated="ON"/><signal id="counter_14k6_SPECSIG" negated="ON"/><signal id="counter_14k7_SPECSIG" negated="ON"/><signal id="counter_14k8_SPECSIG" negated="ON"/><signal id="counter_14k9_SPECSIG"/><signal id="cycle_counter1_SPECSIG"/><signal id="cycle_counter2_SPECSIG"/><signal id="cycle_counter3_SPECSIG"/><signal id="cycle_counter4_SPECSIG"/><signal id="cycle_counter5_SPECSIG"/></pterm><pterm id="FB1_55"><signal id="cycle_counter0_SPECSIG"/><signal id="counter_14k0_SPECSIG"/><signal id="counter_14k4_SPECSIG"/><signal id="counter_14k1_SPECSIG"/><signal id="counter_14k2_SPECSIG"/><signal id="counter_14k3_SPECSIG"/><signal id="counter_14k5_SPECSIG" negated="ON"/><signal id="counter_14k6_SPECSIG" negated="ON"/><signal id="counter_14k7_SPECSIG" negated="ON"/><signal id="counter_14k8_SPECSIG" negated="ON"/><signal id="counter_14k9_SPECSIG"/><signal id="cycle_counter1_SPECSIG"/><signal id="cycle_counter2_SPECSIG"/><signal id="cycle_counter3_SPECSIG"/><signal id="cycle_counter4_SPECSIG"/><signal id="cycle_counter5_SPECSIG"/><signal id="cycle_counter6_SPECSIG"/></pterm></PAL><equation id="counter_14k2_SPECSIG" regUse="TFF"><d1><eq_pterm ptindx="FB1_10"/></d1><clk><fastsig signal="clk_in"/></clk><prld ptindx="GND"/></equation><equation id="counter_14k3_SPECSIG" regUse="TFF"><d1><eq_pterm ptindx="FB1_13"/></d1><clk><fastsig signal="clk_in"/></clk><prld ptindx="GND"/></equation><equation id="counter_14k4_SPECSIG" regUse="TFF"><d1><eq_pterm ptindx="FB1_16"/></d1><clk><fastsig signal="clk_in"/></clk><prld ptindx="GND"/></equation><equation id="counter_14k6_SPECSIG" regUse="TFF"><d1><eq_pterm ptindx="FB1_19"/></d1><clk><fastsig signal="clk_in"/></clk><prld ptindx="GND"/></equation><equation id="counter_14k7_SPECSIG" regUse="TFF"><d1><eq_pterm ptindx="FB1_22"/></d1><clk><fastsig signal="clk_in"/></clk><prld ptindx="GND"/></equation><equation id="counter_14k8_SPECSIG" regUse="TFF"><d1><eq_pterm ptindx="FB1_25"/></d1><clk><fastsig signal="clk_in"/></clk><prld ptindx="GND"/></equation><equation id="counter_14k5_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB1_19"/><eq_pterm ptindx="FB1_1"/><eq_pterm ptindx="FB1_2"/><eq_pterm ptindx="FB1_3"/><eq_pterm ptindx="FB1_4"/></d2><clk><fastsig signal="clk_in"/></clk><prld ptindx="GND"/></equation><equation id="counter_14k9_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB1_0"/><eq_pterm ptindx="FB1_34"/></d2><clk><fastsig signal="clk_in"/></clk><prld ptindx="GND"/></equation><equation id="cycle_counter0_SPECSIG" regUse="TFF"><d1><eq_pterm ptindx="FB1_34"/></d1><clk><fastsig signal="clk_in"/></clk><prld ptindx="GND"/></equation><equation id="cycle_counter1_SPECSIG" regUse="TFF"><d1><eq_pterm ptindx="FB1_37"/></d1><clk><fastsig signal="clk_in"/></clk><prld ptindx="GND"/></equation><equation id="cycle_counter2_SPECSIG" regUse="TFF"><d1><eq_pterm ptindx="FB1_40"/></d1><clk><fastsig signal="clk_in"/></clk><prld ptindx="GND"/></equation><equation id="cycle_counter3_SPECSIG" regUse="TFF"><d1><eq_pterm ptindx="FB1_43"/></d1><clk><fastsig signal="clk_in"/></clk><prld ptindx="GND"/></equation><equation id="cycle_counter4_SPECSIG" regUse="TFF"><d1><eq_pterm ptindx="FB1_46"/></d1><clk><fastsig signal="clk_in"/></clk><prld ptindx="GND"/></equation><equation id="cycle_counter5_SPECSIG" regUse="TFF"><d1><eq_pterm ptindx="FB1_49"/></d1><clk><fastsig signal="clk_in"/></clk><prld ptindx="GND"/></equation><equation id="cycle_counter6_SPECSIG" regUse="TFF"><d1><eq_pterm ptindx="FB1_52"/></d1><clk><fastsig signal="clk_in"/></clk><prld ptindx="GND"/></equation><equation id="cycle_counter7_SPECSIG" regUse="TFF"><d1><eq_pterm ptindx="FB1_55"/></d1><clk><fastsig signal="clk_in"/></clk><prld ptindx="GND"/></equation></fblock><fblock id="FB2" pinUse="3"><macrocell id="FB2_MC1" pin="FB2_MC1_PIN39"/><macrocell id="FB2_MC2" pin="FB2_MC2_PIN40"/><macrocell id="FB2_MC3" pin="FB2_MC3_PIN41"/><macrocell id="FB2_MC4" pin="FB2_MC4_PIN42"/><macrocell id="FB2_MC5" pin="FB2_MC5_PIN43"/><macrocell id="FB2_MC6" pin="FB2_MC6_PIN44"/><macrocell id="FB2_MC7" pin="FB2_MC7_PIN1"/><macrocell id="FB2_MC8" pin="FB2_MC8_PIN2"/><macrocell id="FB2_MC9" pin="FB2_MC9_PIN3"/><macrocell id="FB2_MC10" pin="FB2_MC10_PIN5"/><macrocell id="FB2_MC11" pin="FB2_MC11_PIN6" sigUse="6" signal="bpsk_out"><eq_pterm ptindx="FB2_40"/><eq_pterm ptindx="FB2_1"/><eq_pterm ptindx="FB2_0"/><eq_pterm ptindx="FB2_2"/><eq_pterm ptindx="FB2_3"/></macrocell><macrocell id="FB2_MC12" pin="FB2_MC12_PIN8" sigUse="6" signal="clk_out_14k"><eq_pterm ptindx="FB2_5"/><eq_pterm ptindx="FB2_4"/></macrocell><macrocell id="FB2_MC13" pin="FB2_MC13_PIN12" sigUse="0" signal="clk_out_3_84M"/><macrocell id="FB2_MC14" pin="FB2_MC14_PIN13"/><macrocell id="FB2_MC15" pin="FB2_MC15_PIN14" sigUse="1" signal="counter_14k1_SPECSIG"><eq_pterm ptindx="FB2_52"/></macrocell><macrocell id="FB2_MC16" pin="FB2_MC16_PIN16" sigUse="0" signal="counter_14k0_SPECSIG"/><fbinput id="FB2_I1" signal="clk_out_3_84M"/><fbinput id="FB2_I2" signal="counter_14k0_SPECSIG"/><fbinput id="FB2_I3" signal="counter_14k4_SPECSIG"/><fbinput id="FB2_I4" signal="counter_14k5_SPECSIG"/><fbinput id="FB2_I5" signal="counter_14k6_SPECSIG"/><fbinput id="FB2_I6" signal="counter_14k7_SPECSIG"/><fbinput id="FB2_I7" signal="counter_14k8_SPECSIG"/><fbinput id="FB2_I8" signal="counter_14k9_SPECSIG"/><fbinput id="FB2_I9" signal="cycle_counter0_SPECSIG"/><fbinput id="FB2_I10" signal="cycle_counter1_SPECSIG"/><fbinput id="FB2_I11" signal="cycle_counter2_SPECSIG"/><fbinput id="FB2_I12" signal="cycle_counter3_SPECSIG"/><fbinput id="FB2_I13" signal="cycle_counter7_SPECSIG"/><PAL><pterm id="FB2_0"><signal id="cycle_counter7_SPECSIG" negated="ON"/><signal id="cycle_counter0_SPECSIG" negated="ON"/><signal id="cycle_counter1_SPECSIG" negated="ON"/><signal id="cycle_counter2_SPECSIG"/></pterm><pterm id="FB2_1"><signal id="cycle_counter7_SPECSIG" negated="ON"/><signal id="cycle_counter0_SPECSIG"/><signal id="cycle_counter2_SPECSIG" negated="ON"/></pterm><pterm id="FB2_2"><signal id="cycle_counter7_SPECSIG" negated="ON"/><signal id="cycle_counter0_SPECSIG" negated="ON"/><signal id="cycle_counter1_SPECSIG" negated="ON"/><signal id="cycle_counter3_SPECSIG"/></pterm><pterm id="FB2_3"><signal id="cycle_counter7_SPECSIG" negated="ON"/><signal id="cycle_counter1_SPECSIG"/><signal id="cycle_counter2_SPECSIG" negated="ON"/><signal id="cycle_counter3_SPECSIG" negated="ON"/></pterm><pterm id="FB2_4"><signal id="counter_14k4_SPECSIG" negated="ON"/><signal id="counter_14k5_SPECSIG" negated="ON"/><signal id="counter_14k6_SPECSIG" negated="ON"/><signal id="counter_14k7_SPECSIG" negated="ON"/><signal id="counter_14k9_SPECSIG" negated="ON"/></pterm><pterm id="FB2_5"><signal id="counter_14k8_SPECSIG" negated="ON"/><signal id="counter_14k9_SPECSIG" negated="ON"/></pterm><pterm id="FB2_40"><signal id="clk_out_3_84M"/><signal id="cycle_counter7_SPECSIG" negated="ON"/></pterm><pterm id="FB2_52"><signal id="counter_14k0_SPECSIG"/></pterm></PAL><equation id="bpsk_out" regUse="DFF"><d1><eq_pterm ptindx="FB2_40"/></d1><d2><eq_pterm ptindx="FB2_1"/><eq_pterm ptindx="FB2_0"/><eq_pterm ptindx="FB2_2"/><eq_pterm ptindx="FB2_3"/></d2><clk><fastsig signal="clk_in"/></clk><prld ptindx="GND"/></equation><equation id="clk_out_14k" regUse="DFF"><d2><eq_pterm ptindx="FB2_5"/><eq_pterm ptindx="FB2_4"/></d2><clk><fastsig signal="clk_in"/></clk><prld ptindx="GND"/></equation><equation id="clk_out_3_84M" negated="ON" regUse="TFF"><d2><eq_pterm ptindx="GND"/></d2><clk><fastsig signal="clk_in"/></clk><prld ptindx="GND"/></equation><equation id="counter_14k1_SPECSIG" regUse="TFF"><d1><eq_pterm ptindx="FB2_52"/></d1><clk><fastsig signal="clk_in"/></clk><prld ptindx="GND"/></equation><equation id="counter_14k0_SPECSIG" negated="ON" regUse="TFF"><d2><eq_pterm ptindx="GND"/></d2><clk><fastsig signal="clk_in"/></clk><prld ptindx="GND"/></equation></fblock><vcc/><gnd/><messages><warning>Cpld - Unable to retrieve the path to the iSE Project Repository. Will   use the default filename of 'psk_modulator.ise'.INFO:Cpld - Inferring BUFG constraint for signal 'clk_in' based upon the LOC   constraint 'P1'. It is recommended that you declare this BUFG explicitedly in   your design. Note that for certain device families the output of a BUFG   constraint can not drive a gated clock, and the BUFG constraint will be   ignored.</warning></messages><compOpts blkfanin="38" datagate="ON" exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignoredg="OFF" ignorets="OFF" inputs="32" inreg="ON" iostd="LVCMOS18" keepio="OFF" loc="ON" mlopt="ON" optimize="DENSITY" part="xc2c32a-6-VQ44" prld="LOW" pterms="28" slew="FAST" terminate="KEEPER" unused="KEEPER" wysiwyg="OFF"/><specSig signal="b_SPECSIG" value="(b)"/><specSig signal="counter_14k2_SPECSIG" value="counter_14k&lt;2&gt;"/><specSig signal="counter_14k3_SPECSIG" value="counter_14k&lt;3&gt;"/><specSig signal="counter_14k4_SPECSIG" value="counter_14k&lt;4&gt;"/><specSig signal="counter_14k6_SPECSIG" value="counter_14k&lt;6&gt;"/><specSig signal="counter_14k7_SPECSIG" value="counter_14k&lt;7&gt;"/><specSig signal="counter_14k8_SPECSIG" value="counter_14k&lt;8&gt;"/><specSig signal="counter_14k5_SPECSIG" value="counter_14k&lt;5&gt;"/><specSig signal="counter_14k9_SPECSIG" value="counter_14k&lt;9&gt;"/><specSig signal="cycle_counter0_SPECSIG" value="cycle_counter&lt;0&gt;"/><specSig signal="cycle_counter1_SPECSIG" value="cycle_counter&lt;1&gt;"/><specSig signal="cycle_counter2_SPECSIG" value="cycle_counter&lt;2&gt;"/><specSig signal="cycle_counter3_SPECSIG" value="cycle_counter&lt;3&gt;"/><specSig signal="cycle_counter4_SPECSIG" value="cycle_counter&lt;4&gt;"/><specSig signal="cycle_counter5_SPECSIG" value="cycle_counter&lt;5&gt;"/><specSig signal="cycle_counter6_SPECSIG" value="cycle_counter&lt;6&gt;"/><specSig signal="cycle_counter7_SPECSIG" value="cycle_counter&lt;7&gt;"/><specSig signal="counter_14k1_SPECSIG" value="counter_14k&lt;1&gt;"/><specSig signal="counter_14k0_SPECSIG" value="counter_14k&lt;0&gt;"/></document>
