INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryanb/Desktop/project_part112/project_part1/project_part1.srcs/sources_1/imports/project1/MUX312.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX31
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryanb/Desktop/project_part112/project_part1/project_part1.srcs/sources_1/imports/project1/and_gate2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity and_gate
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryanb/Desktop/project_part112/project_part1/project_part1.srcs/sources_1/imports/project1/or_gate2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity or_gate
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryanb/Desktop/project_part112/project_part1/project_part1.srcs/sources_1/imports/project1/full_adder2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity full_adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryanb/Desktop/project_part112/project_part1/project_part1.srcs/sources_1/imports/project1/ALU4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryanb/Desktop/project_part112/project_part1/project_part1.srcs/sources_1/imports/project1/Signextend1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Signextend
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryanb/Desktop/project_part112/project_part1/project_part1.srcs/sources_1/imports/project1/Registers2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Registers
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryanb/Desktop/project_part112/project_part1/project_part1.srcs/sources_1/imports/project1/PC_REG.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC_REG
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryanb/Desktop/project_part112/project_part1/project_part1.srcs/sources_1/imports/project1/mux3_11.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux3_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryanb/Desktop/project_part112/project_part1/project_part1.srcs/sources_1/imports/project1/mux2_11.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux2_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryanb/Desktop/project_part112/project_part1/project_part1.srcs/sources_1/imports/project1/Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memory
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryanb/Desktop/project_part112/project_part1/project_part1.srcs/sources_1/imports/project1/Control1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Control
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryanb/Desktop/project_part112/project_part1/project_part1.srcs/sources_1/imports/project1/ALU_16Bit3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_16Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryanb/Desktop/project_part112/project_part1/project_part1.srcs/sources_1/imports/project1/CPU_33802.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_3380
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryanb/Desktop/project_part112/project_part1/project_part1.srcs/sim_1/imports/Downloads/CPU_3380_Test1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_3380_Test
