 
****************************************
Report : qor
Design : fpu
Version: M-2016.12-SP1
Date   : Thu Apr 25 19:50:42 2019
****************************************


  Timing Path Group (none)
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:     126166.97
  Critical Path Slack:         uninit
  Critical Path Clk Period:       n/a
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         10
  Hierarchical Port Count:       3012
  Leaf Cell Count:              28378
  Buf/Inv Cell Count:            1366
  Buf Cell Count:                   0
  Inv Cell Count:                1366
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     21191
  Sequential Cell Count:         7187
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    53258.924929
  Noncombinational Area: 43458.116750
  Buf/Inv Area:           1736.820103
  Total Buffer Area:             0.00
  Total Inverter Area:        1736.82
  Macro/Black Box Area:      0.000000
  Net Area:              46065.774040
  -----------------------------------
  Cell Area:             96717.041679
  Design Area:          142782.815718


  Design Rules
  -----------------------------------
  Total Number of Nets:         30408
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   11.72
  Logic Optimization:                  5.62
  Mapping Optimization:               59.47
  -----------------------------------------
  Overall Compile Time:              276.38
  Overall Compile Wall Clock Time:   290.23

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
