
---------- Begin Simulation Statistics ----------
final_tick                               1774675562000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  19474                       # Simulator instruction rate (inst/s)
host_mem_usage                                 887336                       # Number of bytes of host memory used
host_op_rate                                    36706                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   513.52                       # Real time elapsed on the host
host_tick_rate                               42944514                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      18849211                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.022053                       # Number of seconds simulated
sim_ticks                                 22052703250                       # Number of ticks simulated
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            15                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           3                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          12                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               19                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         19                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     11                       # Number of float alu accesses
system.cpu.num_fp_insts                            11                       # number of float instructions
system.cpu.num_fp_register_reads                   19                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  11                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     7                       # Number of integer alu accesses
system.cpu.num_int_insts                            7                       # number of integer instructions
system.cpu.num_int_register_reads                  15                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  4                       # number of times the integer registers were written
system.cpu.num_load_insts                           3                       # Number of load instructions
system.cpu.num_mem_refs                             3                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         6     40.00%     40.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       1      6.67%     46.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   2     13.33%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  3     20.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   3     20.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         15                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       243862                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        496696                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      3682716                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            9                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         7313                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4032991                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      3155936                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      3682716                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       526780                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         5026421                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          493180                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         1657                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          14441220                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         14511622                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         7364                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1162057                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1545507                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls        23852                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     33170946                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       18849196                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     39771020                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.473943                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.680771                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     35772985     89.95%     89.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       793746      2.00%     91.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       372841      0.94%     92.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       561151      1.41%     94.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       444539      1.12%     95.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       201457      0.51%     95.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        74740      0.19%     96.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         4054      0.01%     96.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1545507      3.89%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     39771020                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            7755697                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls       133713                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          14669480                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3342337                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         3302      0.02%      0.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     10301514     54.65%     54.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       106274      0.56%     55.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     55.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       637733      3.38%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          216      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       216430      1.15%     59.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     59.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         2916      0.02%     59.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       269023      1.43%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       956439      5.07%     66.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       159408      0.85%     67.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        53135      0.28%     67.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     67.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult       850169      4.51%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1115630      5.92%     77.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       842245      4.47%     82.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      2226707     11.81%     94.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      1108055      5.88%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     18849196                       # Class of committed instruction
system.switch_cpus.commit.refs                5292637                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              18849196                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       4.410538                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 4.410538                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      30740864                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       64778038                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3607629                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           8519718                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         389296                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        820345                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            12377057                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  2077                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            10605993                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1998                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             5026421                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           6314969                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              37116360                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         46600                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               35717598                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           51                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          481                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          778592                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.113964                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      6571673                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      3649116                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.809824                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     44077861                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.751845                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.034922                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         31399883     71.24%     71.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           701926      1.59%     72.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           737777      1.67%     74.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           987245      2.24%     76.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1260542      2.86%     79.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           779649      1.77%     81.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           901601      2.05%     83.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           745565      1.69%     85.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          6563673     14.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     44077861                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          16037806                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         12338051                       # number of floating regfile writes
system.switch_cpus.idleCycles                   27525                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         9904                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3500295                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.298647                       # Inst execution rate
system.switch_cpus.iew.exec_refs             23365979                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           10605993                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         7554958                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      12601847                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          126                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     13732879                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     61090243                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      12759986                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       423541                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      57277332                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          30215                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1430529                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         389296                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       1347556                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        24659                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       322450                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           29                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          329                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      9259494                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     11782578                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          329                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         3384                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         6520                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          42224233                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              52853384                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.718998                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          30359152                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.198343                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               56279036                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         76790750                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        26464484                       # number of integer regfile writes
system.switch_cpus.ipc                       0.226730                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.226730                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass      3292514      5.71%      5.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      27630138     47.89%     53.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       106274      0.18%     53.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     53.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       639125      1.11%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          224      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       216766      0.38%     55.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     55.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         2972      0.01%     55.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       269086      0.47%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       956439      1.66%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       159408      0.28%     57.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        53135      0.09%     57.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult       850169      1.47%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3657801      6.34%     65.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      3730912      6.47%     72.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      9259979     16.05%     88.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6875936     11.92%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       57700878                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        22800651                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     43417136                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     19505793                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     38365113                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3099305                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.053713                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          181881      5.87%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            437      0.01%      5.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      5.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      5.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           322      0.01%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         202665      6.54%     12.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        472985     15.26%     27.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1664538     53.71%     81.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       576477     18.60%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       34707018                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    119221961                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     33347591                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     64966441                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           60803959                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          57700878                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded       286284                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     42240983                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        60180                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       262432                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     16660548                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     44077861                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.309067                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.365299                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     31425551     71.30%     71.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1202108      2.73%     74.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1660504      3.77%     77.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1271052      2.88%     80.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2015677      4.57%     85.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1815172      4.12%     89.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2173227      4.93%     94.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       929884      2.11%     96.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1584686      3.60%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     44077861                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.308250                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             6315051                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   122                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        14380                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      3382901                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     12601847                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     13732879                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31198821                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 44105386                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         8982610                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20372182                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         143750                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4024766                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         472183                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          2507                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     155522095                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       62309687                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     56531787                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8764658                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       21403984                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         389296                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      21916522                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         36159507                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     18820583                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     86154955                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           5624586                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             85284439                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           108347292                       # The number of ROB writes
system.switch_cpus.timesIdled                     411                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       252381                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       112622                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       506144                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         112622                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1774675562000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             126895                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       118973                       # Transaction distribution
system.membus.trans_dist::CleanEvict           124889                       # Transaction distribution
system.membus.trans_dist::ReadExReq            125939                       # Transaction distribution
system.membus.trans_dist::ReadExResp           125939                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        126895                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       749530                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       749530                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 749530                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     23795648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     23795648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23795648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            252834                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  252834    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              252834                       # Request fanout histogram
system.membus.reqLayer2.occupancy           999313000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1317696000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.0                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  22052703250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1774675562000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1774675562000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1774675562000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            127820                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       244536                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          613                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          296649                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           125942                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          125942                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           970                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       126851                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2553                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       757353                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                759906                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       101312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     24214720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               24316032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          289417                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7614272                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           543180                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.207340                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.405402                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 430557     79.27%     79.27% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 112623     20.73%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             543180                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          379246000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         379185000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1452000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1774675562000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          574                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data          355                       # number of demand (read+write) hits
system.l2.demand_hits::total                      929                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          574                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data          355                       # number of overall hits
system.l2.overall_hits::total                     929                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          394                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       252436                       # number of demand (read+write) misses
system.l2.demand_misses::total                 252834                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          394                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       252436                       # number of overall misses
system.l2.overall_misses::total                252834                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     33802000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  20885931500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20919733500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     33802000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  20885931500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20919733500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          968                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       252791                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               253763                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          968                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       252791                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              253763                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.407025                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.998596                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.996339                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.407025                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.998596                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.996339                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 85791.878173                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 82737.531493                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82740.982225                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 85791.878173                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 82737.531493                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82740.982225                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              118973                       # number of writebacks
system.l2.writebacks::total                    118973                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          394                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       252436                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            252830                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          394                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       252436                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           252830                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     29862000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  18361571500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  18391433500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     29862000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  18361571500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  18391433500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.407025                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.998596                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.996323                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.407025                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.998596                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.996323                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 75791.878173                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 72737.531493                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72742.291263                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 75791.878173                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 72737.531493                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72742.291263                       # average overall mshr miss latency
system.l2.replacements                         289417                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       125563                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           125563                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       125563                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       125563                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          613                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              613                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          613                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          613                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        67068                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         67068                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     3                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       125939                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              125939                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  10079248000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10079248000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       125942                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            125942                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.999976                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999976                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 80032.777773                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80032.777773                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       125939                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         125939                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   8819858000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8819858000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.999976                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999976                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 70032.777773                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70032.777773                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          574                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                574                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          394                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              396                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     33802000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     33802000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          968                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            970                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.407025                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.408247                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 85791.878173                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85358.585859                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          394                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          394                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     29862000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     29862000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.407025                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.406186                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 75791.878173                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75791.878173                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data          352                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               352                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       126497                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          126499                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  10806683500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  10806683500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       126849                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        126851                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.997225                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.997225                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 85430.354080                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85429.003391                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       126497                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       126497                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   9541713500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9541713500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.997225                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.997209                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 75430.354080                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75430.354080                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1774675562000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7975.022672                       # Cycle average of tags in use
system.l2.tags.total_refs                      423254                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    289417                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.462437                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              1752622859500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     564.668105                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.101179                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.085648                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    12.377415                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7397.790325                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.068929                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.001511                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.903051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973514                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          559                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5314                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2210                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2322181                       # Number of tag accesses
system.l2.tags.data_accesses                  2322181                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1774675562000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        25216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     16155904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16181376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        25216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         25344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7614272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7614272                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          394                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       252436                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              252834                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       118973                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             118973                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              5804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              5804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      1143443                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    732604244                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             733759295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         5804                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      1143443                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1149247                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      345276128                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            345276128                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      345276128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             5804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             5804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      1143443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    732604244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1079035424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118973.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       394.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    252436.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000616422500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7139                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7139                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              608211                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111994                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      252830                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     118973                       # Number of write requests accepted
system.mem_ctrls.readBursts                    252830                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   118973                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7609                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7382                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7325                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.48                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.50                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3286531000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1264150000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8027093500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12998.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31748.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   224949                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  101994                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.97                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.73                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                252830                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               118973                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  179176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   25806                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   23962                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   23879                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        44833                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    530.691946                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   347.181414                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   384.862195                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         8575     19.13%     19.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6155     13.73%     32.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5270     11.75%     44.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2332      5.20%     49.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2724      6.08%     55.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3055      6.81%     62.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2095      4.67%     67.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3387      7.55%     74.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11240     25.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        44833                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7139                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.412523                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.929007                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     81.441302                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          7125     99.80%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           11      0.15%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7139                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7139                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.661717                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.631586                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.028049                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4827     67.61%     67.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              257      3.60%     71.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1828     25.61%     96.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              150      2.10%     98.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               44      0.62%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               14      0.20%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               18      0.25%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7139                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16181120                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7612672                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16181120                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7614272                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       733.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       345.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    733.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    345.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.43                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.70                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   22052580500                       # Total gap between requests
system.mem_ctrls.avgGap                      59312.54                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        25216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     16155904                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7612672                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 1143442.584527590778                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 732604244.334535241127                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 345203574.985755980015                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          394                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       252436                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       118973                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     13663000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   8013430500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 515158030500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     34677.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     31744.40                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4330041.53                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            158465160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             84226230                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           897940680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          308992680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1740660480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       7517083050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2138037120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        12845405400                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        582.486657                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5408938500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    736320000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  15907434750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            161656740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             85915005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           907265520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          311915880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1740660480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       7540213080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2118558720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        12866185425                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        583.428947                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5358148000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    736320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  15958225250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 1752622858750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    22052693250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1774675562000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      6313869                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6313879                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      6313869                       # number of overall hits
system.cpu.icache.overall_hits::total         6313879                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1100                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1102                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1100                       # number of overall misses
system.cpu.icache.overall_misses::total          1102                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     47960000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     47960000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     47960000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     47960000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      6314969                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6314981                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      6314969                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6314981                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000174                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000175                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000174                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000175                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst        43600                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43520.871143                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst        43600                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43520.871143                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           25                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    12.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          613                       # number of writebacks
system.cpu.icache.writebacks::total               613                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          132                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          132                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          132                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          132                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          968                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          968                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          968                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          968                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     41306500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     41306500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     41306500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     41306500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000153                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000153                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000153                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000153                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 42672.004132                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42672.004132                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 42672.004132                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42672.004132                       # average overall mshr miss latency
system.cpu.icache.replacements                    613                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      6313869                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6313879                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1100                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1102                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     47960000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     47960000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      6314969                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6314981                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000174                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000175                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst        43600                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43520.871143                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          132                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          132                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          968                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          968                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     41306500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     41306500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000153                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000153                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 42672.004132                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42672.004132                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1774675562000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             3.845207                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              486679                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               613                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            793.929853                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      1752622859500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.002235                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     3.842972                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000004                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.007506                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.007510                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          357                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          333                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.697266                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12630932                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12630932                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1774675562000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1774675562000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1774675562000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1774675562000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1774675562000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1774675562000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1774675562000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     11838686                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         11838687                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     13309468                       # number of overall hits
system.cpu.dcache.overall_hits::total        13309469                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       552358                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         552360                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       646442                       # number of overall misses
system.cpu.dcache.overall_misses::total        646444                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  43519945499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  43519945499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  43519945499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  43519945499                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     12391044                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     12391047                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13955910                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13955913                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.666667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.044577                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.044577                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.666667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.046320                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.046320                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 78789.382066                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78789.096783                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 67322.274077                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67322.065792                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3737420                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        23694                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             24359                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             313                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   153.430765                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    75.699681                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       125563                       # number of writebacks
system.cpu.dcache.writebacks::total            125563                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       347333                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       347333                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       347333                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       347333                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       205025                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       205025                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       252792                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       252792                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  16772440499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16772440499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  21280818999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  21280818999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.016546                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016546                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.018114                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018114                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 81806.806482                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81806.806482                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 84183.118924                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 84183.118924                       # average overall mshr miss latency
system.cpu.dcache.replacements                 251768                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     10014338                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10014339                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       426415                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        426417                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  33125806500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  33125806500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     10440753                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10440756                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.666667                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.040841                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.040842                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 77684.430660                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77684.066301                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       347333                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       347333                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        79082                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        79082                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   6504243500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6504243500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.007574                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007574                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 82246.826079                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 82246.826079                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1824348                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1824348                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       125943                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       125943                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  10394138999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10394138999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1950291                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1950291                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.064577                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.064577                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 82530.501886                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82530.501886                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       125943                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       125943                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  10268196999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10268196999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.064577                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.064577                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 81530.509826                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81530.509826                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data      1470782                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1470782                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        94084                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        94084                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data      1564866                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1564866                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.060123                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.060123                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        47767                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        47767                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data   4508378500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   4508378500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.030525                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.030525                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 94382.701447                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 94382.701447                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1774675562000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            12.689092                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            12378581                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            251768                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             49.166618                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      1752622860500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.002258                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    12.686834                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000002                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.012389                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.012392                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          912                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28164618                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28164618                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1802170848500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  58879                       # Simulator instruction rate (inst/s)
host_mem_usage                                 912856                       # Number of bytes of host memory used
host_op_rate                                   125376                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   679.36                       # Real time elapsed on the host
host_tick_rate                               40472582                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000009                       # Number of instructions simulated
sim_ops                                      85175114                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.027495                       # Number of seconds simulated
sim_ticks                                 27495286500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       304720                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        609188                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1377087                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           54                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        18861                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1402684                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1134027                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1377087                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       243060                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1628229                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          118264                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         7399                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           5404449                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          5170996                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        19100                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             650644                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4411053                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         5947                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      8758112                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999999                       # Number of instructions committed
system.switch_cpus.commit.committedOps       66325903                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     53677979                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.235626                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.479141                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     39064375     72.78%     72.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2667998      4.97%     77.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2467827      4.60%     82.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1139698      2.12%     84.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1656864      3.09%     87.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       782428      1.46%     89.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       939015      1.75%     90.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       548721      1.02%     91.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4411053      8.22%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     53677979                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           59045069                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        24661                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          32951065                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              21173194                       # Number of loads committed
system.switch_cpus.commit.membars                  20                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        11693      0.02%      0.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     12270773     18.50%     18.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        14667      0.02%     18.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          378      0.00%     18.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       266898      0.40%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          910      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       138509      0.21%     19.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     19.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         5704      0.01%     19.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        73431      0.11%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           56      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     14575716     21.98%     41.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     41.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp       256000      0.39%     41.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt           18      0.00%     41.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        30403      0.05%     41.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     41.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     10663046     16.08%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2060038      3.11%     60.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       284012      0.43%     61.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     19113156     28.82%     90.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6560495      9.89%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     66325903                       # Class of committed instruction
system.switch_cpus.commit.refs               28017701                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999999                       # Number of Instructions Simulated
system.switch_cpus.committedOps              66325903                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.833019                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.833019                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      41538294                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       78414776                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2586701                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           8314683                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         114200                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2269341                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            23509880                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  5677                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             8992377                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  2898                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1628229                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           4236822                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              50293046                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          8266                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           73                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               37242138                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          271                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1668                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          228400                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.029609                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      4413961                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1252291                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.677246                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     54823219                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.492716                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.933317                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         42150953     76.89%     76.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           446994      0.82%     77.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           785400      1.43%     79.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           930254      1.70%     80.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           833982      1.52%     82.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           571583      1.04%     83.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           805713      1.47%     84.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           387901      0.71%     85.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7910439     14.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     54823219                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          99733688                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         53982869                       # number of floating regfile writes
system.switch_cpus.idleCycles                  167354                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        29151                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1213150                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.391567                       # Inst execution rate
system.switch_cpus.iew.exec_refs             33009990                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            8992373                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         1830474                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      23577976                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           88                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          803                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      9804040                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     77248573                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      24017617                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       142351                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      76523050                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          12831                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      12098802                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         114200                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      12094714                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        93069                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1696563                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          176                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          853                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           30                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      2404776                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2959526                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          853                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        11969                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        17182                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          87243081                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              75000563                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.624048                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          54443885                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.363880                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               75840768                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         76307102                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        10841644                       # number of integer regfile writes
system.switch_cpus.ipc                       0.545548                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.545548                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       818088      1.07%      1.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      16737152     21.83%     22.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        14809      0.02%     22.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           434      0.00%     22.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       289793      0.38%     23.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     23.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     23.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     23.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     23.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     23.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     23.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     23.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          960      0.00%     23.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     23.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       139803      0.18%     23.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     23.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         6063      0.01%     23.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        74337      0.10%     23.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     23.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     23.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift          102      0.00%     23.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     23.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     23.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     23.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     14576278     19.01%     42.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     42.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp       256000      0.33%     42.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt           23      0.00%     42.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        30403      0.04%     42.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     42.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     10663300     13.91%     56.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     56.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     56.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     56.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     56.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     56.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     56.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     56.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     56.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     56.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     56.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     56.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2933962      3.83%     60.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1008965      1.32%     62.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     21128939     27.56%     89.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      7985988     10.42%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       76665399                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        65431360                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    127966502                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     61942559                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     66668448                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3375174                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044025                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           64313      1.91%      1.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      1.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      1.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      1.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      1.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      1.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      1.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      1.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      1.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      1.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      1.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      1.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      1.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            780      0.02%      1.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      1.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt             23      0.00%      1.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           387      0.01%      1.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      1.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      1.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            1      0.00%      1.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      1.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      1.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      1.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       324185      9.60%     11.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       711158     21.07%     32.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     32.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     32.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     32.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     32.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     32.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     32.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     32.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     32.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     32.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     32.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     32.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     32.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     32.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         269756      7.99%     40.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        133159      3.95%     44.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1624128     48.12%     92.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       247284      7.33%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       13791125                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     83579306                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     13058004                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     21503636                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           77177446                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          76665399                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        71127                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     10922685                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        16615                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        65180                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      4790285                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     54823219                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.398411                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.343734                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     36428180     66.45%     66.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2787571      5.08%     71.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2522263      4.60%     76.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2011926      3.67%     79.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2966336      5.41%     85.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2483157      4.53%     89.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2510201      4.58%     94.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1453491      2.65%     96.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1660094      3.03%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     54823219                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.394155                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             4237101                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   394                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        51183                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       965095                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     23577976                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      9804040                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        36084462                       # number of misc regfile reads
system.switch_cpus.numCycles                 54990573                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        15223173                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61448340                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         141659                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3638312                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        2555028                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         96464                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     221563874                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       77732862                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     71247808                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           9467254                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       23029831                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         114200                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      26380030                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          9799503                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    100576734                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     78371970                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          250                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           48                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          14016818                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           50                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            123122077                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           151313797                       # The number of ROB writes
system.switch_cpus.timesIdled                    2030                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests           23                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       443561                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        44761                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       887287                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          44763                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  27495286500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             171165                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       140606                       # Transaction distribution
system.membus.trans_dist::CleanEvict           164103                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                7                       # Transaction distribution
system.membus.trans_dist::ReadExReq            133307                       # Transaction distribution
system.membus.trans_dist::ReadExResp           133307                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        171165                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       913660                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       913660                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 913660                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     28484992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     28484992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                28484992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            304479                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  304479    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              304479                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1215493500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1650875500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.0                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  27495286500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27495286500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  27495286500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  27495286500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            280802                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       391860                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3522                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          375475                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               7                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              7                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           162919                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          162919                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3683                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       277118                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        10880                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1320127                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1331007                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       460608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     44242688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               44703296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          327305                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8999296                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           771024                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.058089                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.233923                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 726238     94.19%     94.19% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  44784      5.81%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             771024                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          698419500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         660061498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5525498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  27495286500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         1553                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       137687                       # number of demand (read+write) hits
system.l2.demand_hits::total                   139240                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1553                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       137687                       # number of overall hits
system.l2.overall_hits::total                  139240                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         2122                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       302350                       # number of demand (read+write) misses
system.l2.demand_misses::total                 304472                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         2122                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       302350                       # number of overall misses
system.l2.overall_misses::total                304472                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    178463500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  28883625500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      29062089000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    178463500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  28883625500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     29062089000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         3675                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       440037                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               443712                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         3675                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       440037                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              443712                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.577415                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.687101                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.686193                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.577415                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.687101                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.686193                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 84101.555137                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 95530.429965                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95450.777083                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 84101.555137                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 95530.429965                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95450.777083                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              140606                       # number of writebacks
system.l2.writebacks::total                    140606                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         2122                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       302350                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            304472                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         2122                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       302350                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           304472                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    157243500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  25860125500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  26017369000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    157243500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  25860125500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  26017369000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.577415                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.687101                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.686193                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.577415                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.687101                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.686193                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 74101.555137                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 85530.429965                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85450.777083                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 74101.555137                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 85530.429965                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85450.777083                       # average overall mshr miss latency
system.l2.replacements                         327297                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       251254                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           251254                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       251254                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       251254                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3515                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3515                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3515                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3515                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        22174                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         22174                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_misses::.switch_cpus.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  7                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data       138500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       138500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 19785.714286                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19785.714286                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        29612                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 29612                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       133307                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              133307                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  11872245500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11872245500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       162919                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            162919                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.818241                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.818241                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 89059.430488                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89059.430488                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       133307                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         133307                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  10539175500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10539175500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.818241                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.818241                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 79059.430488                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79059.430488                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1553                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1553                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         2122                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2122                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    178463500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    178463500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         3675                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3675                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.577415                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.577415                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 84101.555137                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84101.555137                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         2122                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2122                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    157243500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    157243500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.577415                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.577415                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 74101.555137                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74101.555137                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       108075                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            108075                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       169043                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          169043                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  17011380000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  17011380000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       277118                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        277118                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.610004                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.610004                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 100633.448294                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100633.448294                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       169043                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       169043                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  15320950000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  15320950000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.610004                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.610004                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 90633.448294                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90633.448294                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  27495286500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                      880909                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    335489                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.625746                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     233.834981                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    18.831470                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7939.333549                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.028544                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002299                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.969157                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1267                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3199                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1009                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2646                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3876373                       # Number of tag accesses
system.l2.tags.data_accesses                  3876373                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27495286500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       135808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     19350400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19486208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       135808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        135808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      8998784                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8998784                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         2122                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       302350                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              304472                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       140606                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             140606                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      4939319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    703771536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             708710855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      4939319                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4939319                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      327284606                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            327284606                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      327284606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      4939319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    703771536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1035995461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    140602.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      2122.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    302172.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000960862250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8590                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8590                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              692178                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             132224                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      304472                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     140606                       # Number of write requests accepted
system.mem_ctrls.readBursts                    304472                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   140606                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    178                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             17951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             18597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             18806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             18563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             19392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             22153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            21824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            19667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            18917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             10112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8638                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.52                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.61                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7749799750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1521470000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             13455312250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     25468.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                44218.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   131223                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  111626                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 43.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.39                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                304472                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               140606                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  190534                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   47252                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   37325                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   29151                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       202044                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    140.931203                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    89.894273                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   210.645051                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       160161     79.27%     79.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        15935      7.89%     87.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7810      3.87%     91.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4470      2.21%     93.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2586      1.28%     94.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1746      0.86%     95.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1256      0.62%     96.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1706      0.84%     96.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6374      3.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       202044                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8590                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.424913                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.515202                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     70.410596                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          8571     99.78%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           11      0.13%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            4      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8590                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8590                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.368568                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.348014                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.849696                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7120     82.89%     82.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              105      1.22%     84.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1087     12.65%     96.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              242      2.82%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               23      0.27%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                9      0.10%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8590                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               19474816                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11392                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8998784                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                19486208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8998784                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       708.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       327.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    708.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    327.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   27495250500                       # Total gap between requests
system.mem_ctrls.avgGap                      61776.25                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       135808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     19339008                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      8998784                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 4939319.326605306938                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 703357209.971243619919                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 327284605.672321319580                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         2122                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       302350                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       140606                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     69886750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  13385425500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 674089522750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     32934.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     44271.29                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4794173.24                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    54.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            757511160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            402607755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1122807840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          378716220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2170293840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      10961551440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1327409760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        17120898015                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        622.684838                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3305861500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    918060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  23271365000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            685132980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            364149225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1049851320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          355247100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2170293840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      10830390450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1437861120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        16892926035                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        614.393527                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3595454500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    918060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  22981772000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 1752622858750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    49547979750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1802170848500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     10546364                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10546374                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     10546364                       # number of overall hits
system.cpu.icache.overall_hits::total        10546374                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         5426                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5428                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         5426                       # number of overall misses
system.cpu.icache.overall_misses::total          5428                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    284474500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    284474500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    284474500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    284474500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     10551790                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10551802                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     10551790                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10551802                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000514                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000514                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000514                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000514                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 52428.031699                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 52408.714075                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 52428.031699                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 52408.714075                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          648                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                19                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    34.105263                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         4135                       # number of writebacks
system.cpu.icache.writebacks::total              4135                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          775                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          775                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          775                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          775                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         4651                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4651                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         4651                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4651                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    241726500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    241726500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    241726500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    241726500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000441                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000441                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000441                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000441                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 51973.016556                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 51973.016556                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 51973.016556                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 51973.016556                       # average overall mshr miss latency
system.cpu.icache.replacements                   4135                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     10546364                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10546374                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         5426                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5428                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    284474500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    284474500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     10551790                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10551802                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000514                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000514                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 52428.031699                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 52408.714075                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          775                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          775                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         4651                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4651                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    241726500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    241726500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000441                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000441                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 51973.016556                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 51973.016556                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1802170848500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            10.893081                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10551027                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4653                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2267.575113                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      1752622859500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.002201                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    10.890880                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000004                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.021271                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.021276                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          502                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          21108257                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         21108257                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1802170848500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1802170848500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1802170848500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1802170848500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1802170848500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1802170848500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1802170848500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     39264466                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         39264467                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     41081010                       # number of overall hits
system.cpu.dcache.overall_hits::total        41081011                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1395837                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1395839                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1521455                       # number of overall misses
system.cpu.dcache.overall_misses::total       1521457                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  96464847546                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  96464847546                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  96464847546                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  96464847546                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     40660303                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     40660306                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     42602465                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     42602468                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.666667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.034329                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.034329                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.666667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.035713                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.035713                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 69108.962971                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69108.863949                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 63403.023781                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63402.940435                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      9878099                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        24961                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            119216                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             326                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    82.858836                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    76.567485                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       376817                       # number of writebacks
system.cpu.dcache.writebacks::total            376817                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       764522                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       764522                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       764522                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       764522                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       631315                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       631315                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       692835                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       692835                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  46515257046                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  46515257046                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  52302423046                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  52302423046                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.015527                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015527                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.016263                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016263                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 73679.949068                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73679.949068                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 75490.445844                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75490.445844                       # average overall mshr miss latency
system.cpu.dcache.replacements                 691806                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     30758608                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        30758609                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1106900                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1106902                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  73474735500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  73474735500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     31865508                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     31865511                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.666667                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.034737                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.034737                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 66378.837745                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66378.717809                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       764453                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       764453                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       342447                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       342447                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  23815156500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  23815156500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010747                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010747                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 69544.065213                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69544.065213                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8505858                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8505858                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       288937                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       288937                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  22990112046                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  22990112046                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8794795                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8794795                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.032853                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032853                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 79567.905966                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79567.905966                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           69                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           69                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       288868                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       288868                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  22700100546                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  22700100546                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.032845                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032845                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 78582.953273                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78582.953273                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data      1816544                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1816544                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data       125618                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total       125618                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data      1942162                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1942162                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.064679                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.064679                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        61520                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        61520                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data   5787166000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   5787166000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.031676                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.031676                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 94069.668401                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 94069.668401                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1802170848500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            28.118419                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            41773848                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            692830                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             60.294514                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      1752622860500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.002224                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    28.116195                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000002                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.027457                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.027459                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          156                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          785                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           82                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          85897766                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         85897766                       # Number of data accesses

---------- End Simulation Statistics   ----------
