

================================================================
== Vitis HLS Report for 'load_graph'
================================================================
* Date:           Wed Apr 14 23:04:06 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      398|      398|  3.980 us|  3.980 us|  398|  398|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_333_1  |      172|      172|         3|          1|          1|   171|       yes|
        |- VITIS_LOOP_337_2  |      121|      121|         3|          1|          1|   120|       yes|
        |- VITIS_LOOP_341_3  |       81|       81|         3|          1|          1|    80|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       98|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      295|    -|
|Register             |        -|     -|      202|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      202|      393|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln333_fu_258_p2                |         +|   0|  0|  15|           8|           1|
    |add_ln337_fu_295_p2                |         +|   0|  0|  14|           7|           1|
    |add_ln341_fu_332_p2                |         +|   0|  0|  14|           7|           1|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state19_pp1_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state29_pp2_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage0_iter1   |       and|   0|  0|   2|           1|           1|
    |icmp_ln333_fu_264_p2               |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln337_fu_301_p2               |      icmp|   0|  0|  10|           7|           5|
    |icmp_ln341_fu_338_p2               |      icmp|   0|  0|  10|           7|           7|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |       xor|   0|  0|   2|           2|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  98|          59|          38|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                     |  129|         26|    1|         26|
    |ap_enable_reg_pp0_iter1       |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2       |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1       |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2       |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1       |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2       |    9|          2|    1|          2|
    |ap_phi_mux_i_1_phi_fu_217_p4  |    9|          2|    7|         14|
    |ap_phi_mux_i_2_phi_fu_229_p4  |    9|          2|    7|         14|
    |ap_phi_mux_i_phi_fu_205_p4    |    9|          2|    8|         16|
    |i_1_reg_213                   |    9|          2|    7|         14|
    |i_2_reg_225                   |    9|          2|    7|         14|
    |i_reg_201                     |    9|          2|    8|         16|
    |m_axi_mem_ARADDR              |   20|          4|   64|        256|
    |m_axi_mem_ARLEN               |   20|          4|   32|        128|
    |mem_blk_n_AR                  |    9|          2|    1|          2|
    |mem_blk_n_R                   |    9|          2|    1|          2|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  295|         62|  149|        514|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln333_reg_365                 |   8|   0|    8|          0|
    |add_ln337_reg_385                 |   7|   0|    7|          0|
    |add_ln341_reg_405                 |   7|   0|    7|          0|
    |ap_CS_fsm                         |  25|   0|   25|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2           |   1|   0|    1|          0|
    |i_1_reg_213                       |   7|   0|    7|          0|
    |i_1_reg_213_pp1_iter1_reg         |   7|   0|    7|          0|
    |i_2_reg_225                       |   7|   0|    7|          0|
    |i_2_reg_225_pp2_iter1_reg         |   7|   0|    7|          0|
    |i_reg_201                         |   8|   0|    8|          0|
    |i_reg_201_pp0_iter1_reg           |   8|   0|    8|          0|
    |icmp_ln333_reg_370                |   1|   0|    1|          0|
    |icmp_ln333_reg_370_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln337_reg_390                |   1|   0|    1|          0|
    |icmp_ln337_reg_390_pp1_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln341_reg_410                |   1|   0|    1|          0|
    |icmp_ln341_reg_410_pp2_iter1_reg  |   1|   0|    1|          0|
    |mem_addr_1_read_reg_394           |  32|   0|   32|          0|
    |mem_addr_2_read_reg_414           |  32|   0|   32|          0|
    |mem_addr_read_reg_374             |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 202|   0|  202|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|       load_graph|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|       load_graph|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|       load_graph|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|       load_graph|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|       load_graph|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|       load_graph|  return value|
|m_axi_mem_AWVALID      |  out|    1|       m_axi|              mem|       pointer|
|m_axi_mem_AWREADY      |   in|    1|       m_axi|              mem|       pointer|
|m_axi_mem_AWADDR       |  out|   64|       m_axi|              mem|       pointer|
|m_axi_mem_AWID         |  out|    1|       m_axi|              mem|       pointer|
|m_axi_mem_AWLEN        |  out|   32|       m_axi|              mem|       pointer|
|m_axi_mem_AWSIZE       |  out|    3|       m_axi|              mem|       pointer|
|m_axi_mem_AWBURST      |  out|    2|       m_axi|              mem|       pointer|
|m_axi_mem_AWLOCK       |  out|    2|       m_axi|              mem|       pointer|
|m_axi_mem_AWCACHE      |  out|    4|       m_axi|              mem|       pointer|
|m_axi_mem_AWPROT       |  out|    3|       m_axi|              mem|       pointer|
|m_axi_mem_AWQOS        |  out|    4|       m_axi|              mem|       pointer|
|m_axi_mem_AWREGION     |  out|    4|       m_axi|              mem|       pointer|
|m_axi_mem_AWUSER       |  out|    1|       m_axi|              mem|       pointer|
|m_axi_mem_WVALID       |  out|    1|       m_axi|              mem|       pointer|
|m_axi_mem_WREADY       |   in|    1|       m_axi|              mem|       pointer|
|m_axi_mem_WDATA        |  out|   32|       m_axi|              mem|       pointer|
|m_axi_mem_WSTRB        |  out|    4|       m_axi|              mem|       pointer|
|m_axi_mem_WLAST        |  out|    1|       m_axi|              mem|       pointer|
|m_axi_mem_WID          |  out|    1|       m_axi|              mem|       pointer|
|m_axi_mem_WUSER        |  out|    1|       m_axi|              mem|       pointer|
|m_axi_mem_ARVALID      |  out|    1|       m_axi|              mem|       pointer|
|m_axi_mem_ARREADY      |   in|    1|       m_axi|              mem|       pointer|
|m_axi_mem_ARADDR       |  out|   64|       m_axi|              mem|       pointer|
|m_axi_mem_ARID         |  out|    1|       m_axi|              mem|       pointer|
|m_axi_mem_ARLEN        |  out|   32|       m_axi|              mem|       pointer|
|m_axi_mem_ARSIZE       |  out|    3|       m_axi|              mem|       pointer|
|m_axi_mem_ARBURST      |  out|    2|       m_axi|              mem|       pointer|
|m_axi_mem_ARLOCK       |  out|    2|       m_axi|              mem|       pointer|
|m_axi_mem_ARCACHE      |  out|    4|       m_axi|              mem|       pointer|
|m_axi_mem_ARPROT       |  out|    3|       m_axi|              mem|       pointer|
|m_axi_mem_ARQOS        |  out|    4|       m_axi|              mem|       pointer|
|m_axi_mem_ARREGION     |  out|    4|       m_axi|              mem|       pointer|
|m_axi_mem_ARUSER       |  out|    1|       m_axi|              mem|       pointer|
|m_axi_mem_RVALID       |   in|    1|       m_axi|              mem|       pointer|
|m_axi_mem_RREADY       |  out|    1|       m_axi|              mem|       pointer|
|m_axi_mem_RDATA        |   in|   32|       m_axi|              mem|       pointer|
|m_axi_mem_RLAST        |   in|    1|       m_axi|              mem|       pointer|
|m_axi_mem_RID          |   in|    1|       m_axi|              mem|       pointer|
|m_axi_mem_RUSER        |   in|    1|       m_axi|              mem|       pointer|
|m_axi_mem_RRESP        |   in|    2|       m_axi|              mem|       pointer|
|m_axi_mem_BVALID       |   in|    1|       m_axi|              mem|       pointer|
|m_axi_mem_BREADY       |  out|    1|       m_axi|              mem|       pointer|
|m_axi_mem_BRESP        |   in|    2|       m_axi|              mem|       pointer|
|m_axi_mem_BID          |   in|    1|       m_axi|              mem|       pointer|
|m_axi_mem_BUSER        |   in|    1|       m_axi|              mem|       pointer|
|node_feature_in        |   in|   64|     ap_none|  node_feature_in|        scalar|
|edge_list_in           |   in|   64|     ap_none|     edge_list_in|        scalar|
|edge_attr_in           |   in|   64|     ap_none|     edge_attr_in|        scalar|
|node_feature_address1  |  out|   11|   ap_memory|     node_feature|         array|
|node_feature_ce1       |  out|    1|   ap_memory|     node_feature|         array|
|node_feature_we1       |  out|    1|   ap_memory|     node_feature|         array|
|node_feature_d1        |  out|   32|   ap_memory|     node_feature|         array|
|edge_attr_address1     |  out|   11|   ap_memory|        edge_attr|         array|
|edge_attr_ce1          |  out|    1|   ap_memory|        edge_attr|         array|
|edge_attr_we1          |  out|    1|   ap_memory|        edge_attr|         array|
|edge_attr_d1           |  out|   32|   ap_memory|        edge_attr|         array|
|edge_list_address1     |  out|   10|   ap_memory|        edge_list|         array|
|edge_list_ce1          |  out|    1|   ap_memory|        edge_list|         array|
|edge_list_we1          |  out|    1|   ap_memory|        edge_list|         array|
|edge_list_d1           |  out|   32|   ap_memory|        edge_list|         array|
+-----------------------+-----+-----+------------+-----------------+--------------+

