IP Generator (Version 2021.4-SP1.2 build 96435)
Check out license ...
Start generating at 2023-03-29 15:57
Instance: clk_pll_0 (D:\FPGAProjects\SRC3\IOB_16bit\IOB\ipcore\clk_pll_0\clk_pll_0.idf)
IP: PLL (1.0)
Part: Compact-PGC4KD-LPG144--6
Create directory 'rtl' ...
Copy 'ipmc_pll_wrapper_v1_0.v.xml' ...
Compile file 'ipmc_pll_wrapper_v1_0.v.xml' to 'clk_pll_0.v' ...
Found top module 'clk_pll_0' in file 'clk_pll_0.v'.
Copy 'ipmc_pll_wrapper_v1_0_tb.v.xml' ...
Compile file 'ipmc_pll_wrapper_v1_0_tb.v.xml' to 'clk_pll_0_tb.v' ...
Create template file 'clk_pll_0_tmpl.v' ...
Create template file 'clk_pll_0_tmpl.vhdl' ...
There is 1 source file to synthesize.
Synthesis is disabled.
Done: 0 error(s), 0 warning(s)
