Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1_AR71948 (lin64) Build 2489853 Tue Mar 26 04:18:30 MDT 2019
| Date         : Wed Oct 21 14:53:23 2020
| Host         : wei-Berkeley running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
| Design       : top
| Device       : xczu28drffvg1517-2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 6780 |     0 |    425280 |  1.59 |
|   LUT as Logic             | 6255 |     0 |    425280 |  1.47 |
|   LUT as Memory            |  525 |     0 |    213600 |  0.25 |
|     LUT as Distributed RAM |  336 |     0 |           |       |
|     LUT as Shift Register  |  189 |     0 |           |       |
| CLB Registers              | 9637 |     0 |    850560 |  1.13 |
|   Register as Flip Flop    | 9637 |     0 |    850560 |  1.13 |
|   Register as Latch        |    0 |     0 |    850560 |  0.00 |
| CARRY8                     |  122 |     0 |     53160 |  0.23 |
| F7 Muxes                   |   72 |     0 |    212640 |  0.03 |
| F8 Muxes                   |    0 |     0 |    106320 |  0.00 |
| F9 Muxes                   |    0 |     0 |     53160 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 255   |          Yes |           - |          Set |
| 1558  |          Yes |           - |        Reset |
| 356   |          Yes |         Set |            - |
| 7470  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        | 1829 |     0 |     53160 |  3.44 |
|   CLBL                                     |  875 |     0 |           |       |
|   CLBM                                     |  954 |     0 |           |       |
| LUT as Logic                               | 6255 |     0 |    425280 |  1.47 |
|   using O5 output only                     |  293 |       |           |       |
|   using O6 output only                     | 4816 |       |           |       |
|   using O5 and O6                          | 1146 |       |           |       |
| LUT as Memory                              |  525 |     0 |    213600 |  0.25 |
|   LUT as Distributed RAM                   |  336 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |  160 |       |           |       |
|     using O5 and O6                        |  176 |       |           |       |
|   LUT as Shift Register                    |  189 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |   45 |       |           |       |
|     using O5 and O6                        |  144 |       |           |       |
| CLB Registers                              | 9637 |     0 |    850560 |  1.13 |
|   Register driven from within the CLB      | 4059 |       |           |       |
|   Register driven from outside the CLB     | 5578 |       |           |       |
|     LUT in front of the register is unused | 3962 |       |           |       |
|     LUT in front of the register is used   | 1616 |       |           |       |
| Unique Control Sets                        |  668 |       |    106320 |  0.63 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    | 12.5 |     0 |      1080 |  1.16 |
|   RAMB36/FIFO*    |   12 |     0 |      1080 |  1.11 |
|     RAMB36E2 only |   12 |       |           |       |
|   RAMB18          |    1 |     0 |      2160 |  0.05 |
|     RAMB18E2 only |    1 |       |           |       |
| URAM              |    0 |     0 |        80 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    1 |     0 |      4272 |  0.02 |
|   DSP48E2 only |    1 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    4 |     4 |       347 |  1.15 |
| HPIOB_M          |    2 |     2 |       138 |  1.45 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    1 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_S          |    2 |     2 |       138 |  1.45 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    1 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_M          |    0 |     0 |        24 |  0.00 |
| HDIOB_S          |    0 |     0 |        24 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        23 |  0.00 |
| HPIOBDIFFINBUF   |    1 |     1 |       192 |  0.52 |
|   DIFFINBUF      |    1 |     1 |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        72 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    2 |     2 |       416 |  0.48 |
| BITSLICE_TX      |    0 |     0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |        32 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    7 |     0 |       696 |  1.01 |
|   BUFGCE             |    3 |     0 |       216 |  1.39 |
|   BUFGCE_DIV         |    0 |     0 |        32 |  0.00 |
|   BUFG_GT            |    3 |     0 |       312 |  0.96 |
|   BUFG_PS            |    1 |     0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        64 |  0.00 |
| PLL                  |    0 |     0 |        16 |  0.00 |
| MMCM                 |    2 |     0 |         8 | 25.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| CMACE4          |    0 |     0 |         2 |   0.00 |
| FE              |    0 |     0 |         8 |   0.00 |
| GTYE4_CHANNEL   |    1 |     1 |        16 |   6.25 |
| GTYE4_COMMON    |    1 |     0 |         4 |  25.00 |
| HSADC           |    0 |     0 |         4 |   0.00 |
| HSDAC           |    0 |     0 |         4 |   0.00 |
| ILKNE4          |    0 |     0 |         1 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |         8 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |         8 |   0.00 |
| PCIE40E4        |    0 |     0 |         2 |   0.00 |
| PS8             |    1 |     0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |         1 |   0.00 |
+-----------------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+---------------+------+---------------------+
|    Ref Name   | Used | Functional Category |
+---------------+------+---------------------+
| FDRE          | 7470 |            Register |
| LUT6          | 2778 |                 CLB |
| FDCE          | 1558 |            Register |
| LUT5          | 1318 |                 CLB |
| LUT3          | 1191 |                 CLB |
| LUT4          | 1049 |                 CLB |
| LUT2          |  818 |                 CLB |
| FDSE          |  356 |            Register |
| SRL16E        |  299 |                 CLB |
| RAMD32        |  296 |                 CLB |
| FDPE          |  255 |            Register |
| LUT1          |  247 |                 CLB |
| RAMD64E       |  160 |                 CLB |
| CARRY8        |  122 |                 CLB |
| MUXF7         |   72 |                 CLB |
| RAMS32        |   56 |                 CLB |
| SRLC32E       |   34 |                 CLB |
| RAMB36E2      |   12 |           Block Ram |
| BUFG_GT_SYNC  |    3 |               Clock |
| BUFG_GT       |    3 |               Clock |
| BUFGCE        |    3 |               Clock |
| OBUF          |    2 |                 I/O |
| MMCME4_ADV    |    2 |               Clock |
| RAMB18E2      |    1 |           Block Ram |
| PS8           |    1 |            Advanced |
| IBUFDS_GTE4   |    1 |                 I/O |
| IBUFCTRL      |    1 |              Others |
| GTYE4_COMMON  |    1 |            Advanced |
| GTYE4_CHANNEL |    1 |            Advanced |
| DSP48E2       |    1 |          Arithmetic |
| DIFFINBUF     |    1 |                 I/O |
| BUFG_PS       |    1 |               Clock |
+---------------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+---------------------------------------+------+
|                Ref Name               | Used |
+---------------------------------------+------+
| tx_fifo_ext                           |    2 |
| tengbe_test_c_counter_binary_v12_0_i0 |    2 |
| cpu_buffer                            |    2 |
| zcu111_zynq_ultra_ps_e_0_0            |    1 |
| zcu111_xbar_0                         |    1 |
| zcu111_proc_sys_reset_0_0             |    1 |
| zcu111_axi_protocol_convert_2_0       |    1 |
| zcu111_axi_protocol_convert_1_0       |    1 |
| zcu111_auto_ds_1                      |    1 |
| zcu111_auto_ds_0                      |    1 |
| tx_packet_fifo                        |    1 |
| tx_packet_ctrl_fifo                   |    1 |
| tengbe_test_c_counter_binary_v12_0_i3 |    1 |
| tengbe_test_c_counter_binary_v12_0_i2 |    1 |
| tengbe_test_c_counter_binary_v12_0_i1 |    1 |
| rx_packet_fifo_bram                   |    1 |
| rx_packet_ctrl_fifo                   |    1 |
| arp_cache                             |    1 |
+---------------------------------------+------+


