

================================================================
== Vitis HLS Report for 'fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1'
================================================================
* Date:           Sat Dec 28 19:05:21 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sqrt_fixed_point
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35ti-csg324-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.616 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       32|       32|  0.320 us|  0.320 us|   32|   32|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_89_1  |       30|       30|         2|          1|          1|    30|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.47>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%q_V = alloca i32 1"   --->   Operation 5 'alloca' 'q_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%q_star_V = alloca i32 1"   --->   Operation 6 'alloca' 'q_star_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%s_V = alloca i32 1"   --->   Operation 7 'alloca' 's_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln82_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %zext_ln82"   --->   Operation 9 'read' 'zext_ln82_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln82_cast = zext i28 %zext_ln82_read"   --->   Operation 10 'zext' 'zext_ln82_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.61ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 12 [1/1] (1.61ns)   --->   "%store_ln0 = store i31 %zext_ln82_cast, i31 %s_V"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 13 [1/1] (1.61ns)   --->   "%store_ln0 = store i29 0, i29 %q_star_V"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 14 [1/1] (1.61ns)   --->   "%store_ln0 = store i29 0, i29 %q_V"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i" [./fxp_sqrt.h:89]   --->   Operation 16 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.44ns)   --->   "%icmp_ln89 = icmp_eq  i5 %i_1, i5 30" [./fxp_sqrt.h:89]   --->   Operation 18 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 30, i64 30, i64 30"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.86ns)   --->   "%i_2 = add i5 %i_1, i5 1" [./fxp_sqrt.h:89]   --->   Operation 20 'add' 'i_2' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %icmp_ln89, void %for.body.i.split_ifconv, void %_Z8fxp_sqrtILi28ELi4ELi24ELi8EEvR9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EERS0_IXT1_EXT2_ELS1_5ELS2_3ELi0EE.exit.exitStub" [./fxp_sqrt.h:89]   --->   Operation 21 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.86ns)   --->   "%sub_ln91 = sub i5 29, i5 %i_1" [./fxp_sqrt.h:91]   --->   Operation 22 'sub' 'sub_ln91' <Predicate = (!icmp_ln89)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.61ns)   --->   "%store_ln89 = store i5 %i_2, i5 %i" [./fxp_sqrt.h:89]   --->   Operation 23 'store' 'store_ln89' <Predicate = (!icmp_ln89)> <Delay = 1.61>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%q_V_load = load i29 %q_V"   --->   Operation 49 'load' 'q_V_load' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%s_V_load = load i31 %s_V"   --->   Operation 50 'load' 's_V_load' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i31P0A, i31 %s_V_1_out, i31 %s_V_load"   --->   Operation 51 'write' 'write_ln0' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i29P0A, i29 %q_V_1_out, i29 %q_V_load"   --->   Operation 52 'write' 'write_ln0' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 53 'ret' 'ret_ln0' <Predicate = (icmp_ln89)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.61>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%q_V_load_1 = load i29 %q_V"   --->   Operation 24 'load' 'q_V_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%q_star_V_load = load i29 %q_star_V"   --->   Operation 25 'load' 'q_star_V_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%s_V_load_1 = load i31 %s_V"   --->   Operation 26 'load' 's_V_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln1788 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2"   --->   Operation 27 'specloopname' 'specloopname_ln1788' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %s_V_load_1, i32 30"   --->   Operation 28 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln1496 = shl i31 %s_V_load_1, i31 1"   --->   Operation 29 'shl' 'shl_ln1496' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i5 %sub_ln91" [./fxp_sqrt.h:91]   --->   Operation 30 'zext' 'zext_ln91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node s_V_1)   --->   "%r_V = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i29.i2, i29 %q_V_load_1, i2 0"   --->   Operation 31 'bitconcatenate' 'r_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node s_V_1)   --->   "%ret_V = or i31 %r_V, i31 1"   --->   Operation 32 'or' 'ret_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node s_V_1)   --->   "%r_V_1 = shl i31 %ret_V, i31 %zext_ln91"   --->   Operation 33 'shl' 'r_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.06> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (4.06ns) (out node of the LUT)   --->   "%s_V_1 = sub i31 %shl_ln1496, i31 %r_V_1" [./fxp_sqrt.h:91]   --->   Operation 34 'sub' 's_V_1' <Predicate = true> <Delay = 4.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node s_V_2)   --->   "%r_V_2 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i29.i2, i29 %q_star_V_load, i2 0"   --->   Operation 35 'bitconcatenate' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node s_V_2)   --->   "%ret_V_1 = or i31 %r_V_2, i31 3"   --->   Operation 36 'or' 'ret_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node s_V_2)   --->   "%r_V_3 = shl i31 %ret_V_1, i31 %zext_ln91"   --->   Operation 37 'shl' 'r_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.06> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (4.06ns) (out node of the LUT)   --->   "%s_V_2 = add i31 %r_V_3, i31 %shl_ln1496" [./fxp_sqrt.h:95]   --->   Operation 38 'add' 's_V_2' <Predicate = true> <Delay = 4.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.94ns)   --->   "%s_V_3 = select i1 %tmp, i31 %s_V_2, i31 %s_V_1"   --->   Operation 39 'select' 's_V_3' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln1031 = trunc i29 %q_star_V_load"   --->   Operation 40 'trunc' 'trunc_ln1031' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln1031_1 = trunc i29 %q_V_load_1"   --->   Operation 41 'trunc' 'trunc_ln1031_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.38ns)   --->   "%select_ln1031 = select i1 %tmp, i28 %trunc_ln1031, i28 %trunc_ln1031_1"   --->   Operation 42 'select' 'select_ln1031' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%r_V_5 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i28.i1, i28 %select_ln1031, i1 0"   --->   Operation 43 'bitconcatenate' 'r_V_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%q_V_1 = or i29 %r_V_5, i29 1" [./fxp_sqrt.h:80]   --->   Operation 44 'or' 'q_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.61ns)   --->   "%store_ln89 = store i31 %s_V_3, i31 %s_V" [./fxp_sqrt.h:89]   --->   Operation 45 'store' 'store_ln89' <Predicate = true> <Delay = 1.61>
ST_2 : Operation 46 [1/1] (1.61ns)   --->   "%store_ln89 = store i29 %r_V_5, i29 %q_star_V" [./fxp_sqrt.h:89]   --->   Operation 46 'store' 'store_ln89' <Predicate = true> <Delay = 1.61>
ST_2 : Operation 47 [1/1] (1.61ns)   --->   "%store_ln89 = store i29 %q_V_1, i29 %q_V" [./fxp_sqrt.h:89]   --->   Operation 47 'store' 'store_ln89' <Predicate = true> <Delay = 1.61>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln89 = br void %for.body.i" [./fxp_sqrt.h:89]   --->   Operation 48 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln82]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_V_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ q_V_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
q_V                 (alloca           ) [ 011]
q_star_V            (alloca           ) [ 011]
s_V                 (alloca           ) [ 011]
i                   (alloca           ) [ 010]
zext_ln82_read      (read             ) [ 000]
zext_ln82_cast      (zext             ) [ 000]
store_ln0           (store            ) [ 000]
store_ln0           (store            ) [ 000]
store_ln0           (store            ) [ 000]
store_ln0           (store            ) [ 000]
br_ln0              (br               ) [ 000]
i_1                 (load             ) [ 000]
specpipeline_ln0    (specpipeline     ) [ 000]
icmp_ln89           (icmp             ) [ 010]
empty               (speclooptripcount) [ 000]
i_2                 (add              ) [ 000]
br_ln89             (br               ) [ 000]
sub_ln91            (sub              ) [ 011]
store_ln89          (store            ) [ 000]
q_V_load_1          (load             ) [ 000]
q_star_V_load       (load             ) [ 000]
s_V_load_1          (load             ) [ 000]
specloopname_ln1788 (specloopname     ) [ 000]
tmp                 (bitselect        ) [ 000]
shl_ln1496          (shl              ) [ 000]
zext_ln91           (zext             ) [ 000]
r_V                 (bitconcatenate   ) [ 000]
ret_V               (or               ) [ 000]
r_V_1               (shl              ) [ 000]
s_V_1               (sub              ) [ 000]
r_V_2               (bitconcatenate   ) [ 000]
ret_V_1             (or               ) [ 000]
r_V_3               (shl              ) [ 000]
s_V_2               (add              ) [ 000]
s_V_3               (select           ) [ 000]
trunc_ln1031        (trunc            ) [ 000]
trunc_ln1031_1      (trunc            ) [ 000]
select_ln1031       (select           ) [ 000]
r_V_5               (bitconcatenate   ) [ 000]
q_V_1               (or               ) [ 000]
store_ln89          (store            ) [ 000]
store_ln89          (store            ) [ 000]
store_ln89          (store            ) [ 000]
br_ln89             (br               ) [ 000]
q_V_load            (load             ) [ 000]
s_V_load            (load             ) [ 000]
write_ln0           (write            ) [ 000]
write_ln0           (write            ) [ 000]
ret_ln0             (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln82">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln82"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s_V_1_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_V_1_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="q_V_1_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q_V_1_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i28"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i31.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i31.i29.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i29.i28.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i31P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i29P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="q_V_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="q_V/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="q_star_V_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="q_star_V/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="s_V_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_V/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="i_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="zext_ln82_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="28" slack="0"/>
<pin id="76" dir="0" index="1" bw="28" slack="0"/>
<pin id="77" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln82_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="write_ln0_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="31" slack="0"/>
<pin id="83" dir="0" index="2" bw="31" slack="0"/>
<pin id="84" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="write_ln0_write_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="0" slack="0"/>
<pin id="89" dir="0" index="1" bw="29" slack="0"/>
<pin id="90" dir="0" index="2" bw="29" slack="0"/>
<pin id="91" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="zext_ln82_cast_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="28" slack="0"/>
<pin id="96" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln82_cast/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln0_store_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="5" slack="0"/>
<pin id="101" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="store_ln0_store_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="28" slack="0"/>
<pin id="105" dir="0" index="1" bw="31" slack="0"/>
<pin id="106" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln0_store_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="29" slack="0"/>
<pin id="111" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="store_ln0_store_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="0"/>
<pin id="115" dir="0" index="1" bw="29" slack="0"/>
<pin id="116" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="i_1_load_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="5" slack="0"/>
<pin id="120" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="icmp_ln89_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="5" slack="0"/>
<pin id="123" dir="0" index="1" bw="2" slack="0"/>
<pin id="124" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="i_2_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="5" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="sub_ln91_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="3" slack="0"/>
<pin id="135" dir="0" index="1" bw="5" slack="0"/>
<pin id="136" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln91/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln89_store_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="5" slack="0"/>
<pin id="141" dir="0" index="1" bw="5" slack="0"/>
<pin id="142" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="q_V_load_1_load_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="29" slack="1"/>
<pin id="146" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q_V_load_1/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="q_star_V_load_load_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="29" slack="1"/>
<pin id="149" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q_star_V_load/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="s_V_load_1_load_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="31" slack="1"/>
<pin id="152" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_V_load_1/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="tmp_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="31" slack="0"/>
<pin id="156" dir="0" index="2" bw="6" slack="0"/>
<pin id="157" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="shl_ln1496_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="31" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1496/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="zext_ln91_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="5" slack="1"/>
<pin id="169" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln91/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="r_V_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="31" slack="0"/>
<pin id="172" dir="0" index="1" bw="29" slack="0"/>
<pin id="173" dir="0" index="2" bw="1" slack="0"/>
<pin id="174" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="ret_V_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="31" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="r_V_1_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="31" slack="0"/>
<pin id="186" dir="0" index="1" bw="5" slack="0"/>
<pin id="187" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="s_V_1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="31" slack="0"/>
<pin id="192" dir="0" index="1" bw="31" slack="0"/>
<pin id="193" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="s_V_1/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="r_V_2_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="31" slack="0"/>
<pin id="198" dir="0" index="1" bw="29" slack="0"/>
<pin id="199" dir="0" index="2" bw="1" slack="0"/>
<pin id="200" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_2/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="ret_V_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="31" slack="0"/>
<pin id="206" dir="0" index="1" bw="3" slack="0"/>
<pin id="207" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="ret_V_1/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="r_V_3_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="31" slack="0"/>
<pin id="212" dir="0" index="1" bw="5" slack="0"/>
<pin id="213" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_3/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="s_V_2_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="31" slack="0"/>
<pin id="218" dir="0" index="1" bw="31" slack="0"/>
<pin id="219" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="s_V_2/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="s_V_3_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="31" slack="0"/>
<pin id="225" dir="0" index="2" bw="31" slack="0"/>
<pin id="226" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="s_V_3/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="trunc_ln1031_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="29" slack="0"/>
<pin id="232" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1031/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="trunc_ln1031_1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="29" slack="0"/>
<pin id="236" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1031_1/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="select_ln1031_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="28" slack="0"/>
<pin id="241" dir="0" index="2" bw="28" slack="0"/>
<pin id="242" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1031/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="r_V_5_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="29" slack="0"/>
<pin id="248" dir="0" index="1" bw="28" slack="0"/>
<pin id="249" dir="0" index="2" bw="1" slack="0"/>
<pin id="250" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_5/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="q_V_1_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="29" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="q_V_1/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="store_ln89_store_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="31" slack="0"/>
<pin id="262" dir="0" index="1" bw="31" slack="1"/>
<pin id="263" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="store_ln89_store_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="29" slack="0"/>
<pin id="267" dir="0" index="1" bw="29" slack="1"/>
<pin id="268" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="store_ln89_store_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="29" slack="0"/>
<pin id="272" dir="0" index="1" bw="29" slack="1"/>
<pin id="273" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="q_V_load_load_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="29" slack="0"/>
<pin id="277" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q_V_load/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="s_V_load_load_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="31" slack="0"/>
<pin id="281" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_V_load/1 "/>
</bind>
</comp>

<comp id="283" class="1005" name="q_V_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="29" slack="0"/>
<pin id="285" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opset="q_V "/>
</bind>
</comp>

<comp id="291" class="1005" name="q_star_V_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="29" slack="0"/>
<pin id="293" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opset="q_star_V "/>
</bind>
</comp>

<comp id="298" class="1005" name="s_V_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="31" slack="0"/>
<pin id="300" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="s_V "/>
</bind>
</comp>

<comp id="306" class="1005" name="i_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="5" slack="0"/>
<pin id="308" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="316" class="1005" name="sub_ln91_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="5" slack="1"/>
<pin id="318" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln91 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="8" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="54" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="56" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="97"><net_src comp="74" pin="2"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="10" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="107"><net_src comp="94" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="112"><net_src comp="12" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="117"><net_src comp="12" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="125"><net_src comp="118" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="22" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="118" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="28" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="137"><net_src comp="30" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="118" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="127" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="158"><net_src comp="36" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="150" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="38" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="165"><net_src comp="150" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="40" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="175"><net_src comp="42" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="144" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="44" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="182"><net_src comp="170" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="40" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="178" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="167" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="161" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="184" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="201"><net_src comp="42" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="147" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="44" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="208"><net_src comp="196" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="46" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="204" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="167" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="210" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="161" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="227"><net_src comp="153" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="216" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="190" pin="2"/><net_sink comp="222" pin=2"/></net>

<net id="233"><net_src comp="147" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="144" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="243"><net_src comp="153" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="230" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="234" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="251"><net_src comp="48" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="238" pin="3"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="50" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="258"><net_src comp="246" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="52" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="222" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="269"><net_src comp="246" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="274"><net_src comp="254" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="275" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="282"><net_src comp="279" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="286"><net_src comp="58" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="288"><net_src comp="283" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="289"><net_src comp="283" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="290"><net_src comp="283" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="294"><net_src comp="62" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="296"><net_src comp="291" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="297"><net_src comp="291" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="301"><net_src comp="66" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="303"><net_src comp="298" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="304"><net_src comp="298" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="305"><net_src comp="298" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="309"><net_src comp="70" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="311"><net_src comp="306" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="312"><net_src comp="306" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="319"><net_src comp="133" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="167" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s_V_1_out | {1 }
	Port: q_V_1_out | {1 }
 - Input state : 
	Port: fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1 : zext_ln82 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln89 : 2
		i_2 : 2
		br_ln89 : 3
		sub_ln91 : 2
		store_ln89 : 3
		q_V_load : 1
		s_V_load : 1
		write_ln0 : 2
		write_ln0 : 2
	State 2
		tmp : 1
		shl_ln1496 : 1
		r_V : 1
		ret_V : 2
		r_V_1 : 2
		s_V_1 : 3
		r_V_2 : 1
		ret_V_1 : 2
		r_V_3 : 2
		s_V_2 : 3
		s_V_3 : 4
		trunc_ln1031 : 1
		trunc_ln1031_1 : 1
		select_ln1031 : 2
		r_V_5 : 3
		q_V_1 : 4
		store_ln89 : 5
		store_ln89 : 4
		store_ln89 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |     shl_ln1496_fu_161     |    0    |    0    |
|    shl   |        r_V_1_fu_184       |    0    |    96   |
|          |        r_V_3_fu_210       |    0    |    96   |
|----------|---------------------------|---------|---------|
|  select  |        s_V_3_fu_222       |    0    |    31   |
|          |    select_ln1031_fu_238   |    0    |    28   |
|----------|---------------------------|---------|---------|
|    add   |         i_2_fu_127        |    0    |    13   |
|          |        s_V_2_fu_216       |    0    |    38   |
|----------|---------------------------|---------|---------|
|    sub   |      sub_ln91_fu_133      |    0    |    13   |
|          |        s_V_1_fu_190       |    0    |    38   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln89_fu_121     |    0    |    9    |
|----------|---------------------------|---------|---------|
|   read   | zext_ln82_read_read_fu_74 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |   write_ln0_write_fu_80   |    0    |    0    |
|          |   write_ln0_write_fu_87   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |    zext_ln82_cast_fu_94   |    0    |    0    |
|          |      zext_ln91_fu_167     |    0    |    0    |
|----------|---------------------------|---------|---------|
| bitselect|         tmp_fu_153        |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |         r_V_fu_170        |    0    |    0    |
|bitconcatenate|        r_V_2_fu_196       |    0    |    0    |
|          |        r_V_5_fu_246       |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |        ret_V_fu_178       |    0    |    0    |
|    or    |       ret_V_1_fu_204      |    0    |    0    |
|          |        q_V_1_fu_254       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |    trunc_ln1031_fu_230    |    0    |    0    |
|          |   trunc_ln1031_1_fu_234   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   362   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|    i_reg_306   |    5   |
|   q_V_reg_283  |   29   |
|q_star_V_reg_291|   29   |
|   s_V_reg_298  |   31   |
|sub_ln91_reg_316|    5   |
+----------------+--------+
|      Total     |   99   |
+----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   362  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   99   |    -   |
+-----------+--------+--------+
|   Total   |   99   |   362  |
+-----------+--------+--------+
