// Seed: 1895402354
module module_0 (
    input tri1 id_0,
    input tri0 id_1,
    output wire id_2,
    input tri0 id_3,
    inout wor id_4,
    input supply0 id_5,
    input wire id_6,
    input wor id_7,
    output supply0 id_8,
    input tri1 id_9,
    input wand id_10,
    input supply1 id_11,
    output tri1 id_12,
    output wor id_13,
    output supply1 id_14,
    input supply0 id_15,
    output tri0 id_16,
    input supply1 id_17,
    output supply0 id_18,
    output supply1 id_19,
    input tri id_20,
    input supply1 id_21,
    input wor id_22,
    input tri id_23,
    output uwire id_24,
    input tri0 id_25,
    output wand id_26,
    input tri0 id_27,
    input wand id_28,
    input wire id_29,
    output wor id_30,
    input tri0 id_31
);
  wire id_33;
  wire id_34;
  supply1 id_35, id_36, id_37;
  assign id_16 = id_23;
  wire id_38;
  assign id_35 = 1;
  wire id_39;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    output uwire id_2,
    input wire id_3,
    inout wire id_4,
    input wand id_5,
    output tri0 id_6,
    input supply0 id_7
);
  assign id_2.id_3 = 1'b0;
  module_0(
      id_7,
      id_5,
      id_4,
      id_0,
      id_4,
      id_4,
      id_5,
      id_5,
      id_6,
      id_3,
      id_0,
      id_7,
      id_6,
      id_6,
      id_2,
      id_5,
      id_6,
      id_7,
      id_6,
      id_6,
      id_4,
      id_3,
      id_1,
      id_4,
      id_6,
      id_7,
      id_4,
      id_4,
      id_0,
      id_4,
      id_4,
      id_0
  );
  wire id_9;
  xor (id_6, id_0, id_3, id_4, id_1, id_7, id_5);
endmodule
