// generated by newgenasym  Tue Oct 10 15:11:36 2017


module c_all (a0, b0);
    inout a0;
    inout b0;


    initial
        begin
        end

endmodule
