KEY LIBERO "11.7"
KEY CAPTURE "11.7.0.119"
KEY DEFAULT_IMPORT_LOC "C:\Actelprj\adv_self_write_nvm\hdl"
KEY DEFAULT_OPEN_LOC "C:\Actelprj\temp_flash\hdl"
KEY ProjectID "090e6ebe-b96d-4a73-9f7d-6d9fba467058"
KEY HDLTechnology "VHDL"
KEY UseConstraintFlowTechnology "FALSE"
KEY VendorTechnology_Family "Fusion"
KEY VendorTechnology_Die "M1IR10X10M3"
KEY VendorTechnology_Package "fg484"
KEY VendorTechnology_Speed "-2"
KEY VendorTechnology_DieVoltage "1.5"
KEY VendorTechnology_PART_RANGE "COM"
KEY VendorTechnology_DSW_VCCA_VOLTAGE_RAMP_RATE ""
KEY VendorTechnology_IO_DEFT_STD ""
KEY VendorTechnology_OPCONR ""
KEY VendorTechnology_PLL_SUPPLY ""
KEY VendorTechnology_RAD_EXPOSURE ""
KEY VendorTechnology_RESERVEMIGRATIONPINS "1"
KEY VendorTechnology_RESTRICTPROBEPINS "1"
KEY VendorTechnology_RESTRICTSPIPINS "0"
KEY VendorTechnology_SYSTEM_CONTROLLER_SUSPEND_MODE ""
KEY VendorTechnology_TARGETDEVICESFORMIGRATION "M1AFS1500;"
KEY VendorTechnology_TEMPR "COM"
KEY VendorTechnology_UNUSED_MSS_IO_RESISTOR_PULL "None"
KEY VendorTechnology_VOLTR "COM"
KEY ProjectLocation "C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s\Core8051_Ext_SRAM_Int_XData"
KEY ProjectDescription ""
KEY Pa4PeripheralNewSeq "GOOD"
KEY SimulationType "VHDL"
KEY Vendor "Actel"
KEY ActiveRoot "top_8051::work"
LIST REVISIONS
VALUE="Impl1",NUM=1
CURREV=1
ENDLIST
LIST LIBRARIES
COREAPBSRAM_LIB
COREUARTAPB_LIB
COREAPBNVM_LIB
CORE8051S_LIB
COREAPB3_LIB
COREGPIO_LIB
CORETIMER_LIB
ENDLIST
LIST LIBRARY_COREAPBSRAM_LIB
ALIAS=COREAPBSRAM_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREUARTAPB_LIB
ALIAS=..\component\Actel\DirectCore\CoreUARTapb\3.1.105\mti\lib_vhdl_rtl\COREUARTAPB_LIB
COMPILE_OPTION=REFRESH_AND_COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREAPBNVM_LIB
ALIAS=COREAPBNVM_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_CORE8051S_LIB
ALIAS=..\component\Actel\DirectCore\CORE8051S\2.4.101\mti\user_vhdl\CORE8051S_LIB
COMPILE_OPTION=REFRESH_AND_COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREAPB3_LIB
ALIAS=..\component\Actel\DirectCore\CoreAPB3\3.0.103\mti\user_vhdl\COREAPB3_LIB
COMPILE_OPTION=REFRESH_AND_COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREGPIO_LIB
ALIAS=COREGPIO_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_CORETIMER_LIB
ALIAS=CORETIMER_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST FileManager
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf,actgen_cxf"
STATE="utd"
TIME="1462166191"
SIZE="105718"
PARENT="<project>\component\work\sys\sys.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\alu.vhd,hdl"
STATE="utd"
TIME="1419244712"
SIZE="50757"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\clkctrl.vhd,hdl"
STATE="utd"
TIME="1419244712"
SIZE="8883"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\core8051s.vhd,hdl"
STATE="utd"
TIME="1419244712"
SIZE="32871"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\core8051s_globs_fusion.vhd,hdl"
STATE="utd"
TIME="1419244712"
SIZE="3762"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\core8051s_utility.vhd,hdl"
STATE="utd"
TIME="1419244712"
SIZE="31862"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\cpu.vhd,hdl"
STATE="utd"
TIME="1419244712"
SIZE="40566"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\debug.vhd,hdl"
STATE="utd"
TIME="1419244712"
SIZE="6168"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\instrdec.vhd,hdl"
STATE="utd"
TIME="1419244712"
SIZE="35564"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\intctrl.vhd,hdl"
STATE="utd"
TIME="1419244712"
SIZE="22231"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\isr.vhd,hdl"
STATE="utd"
TIME="1419244712"
SIZE="32598"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\jtag.vhd,hdl"
STATE="utd"
TIME="1419244712"
SIZE="16262"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\jtagdef.vhd,hdl"
STATE="utd"
TIME="1419244712"
SIZE="4051"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\jtagu_fusion.vhd,hdl"
STATE="utd"
TIME="1419244712"
SIZE="15045"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\main8051.vhd,hdl"
STATE="utd"
TIME="1419244712"
SIZE="51232"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\memctrl.vhd,hdl"
STATE="utd"
TIME="1419244712"
SIZE="48639"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\oci.vhd,hdl"
STATE="utd"
TIME="1419244712"
SIZE="4903"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\ocia51.vhd,hdl"
STATE="utd"
TIME="1419244712"
SIZE="19623"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\pmu.vhd,hdl"
STATE="utd"
TIME="1419244712"
SIZE="6528"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\ram256x20_fusion.vhd,hdl"
STATE="utd"
TIME="1419244712"
SIZE="4760"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\ram256x8_block_ram.vhd,hdl"
STATE="utd"
TIME="1419244712"
SIZE="1917"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\ram256x8_fusion.vhd,hdl"
STATE="utd"
TIME="1419244712"
SIZE="4021"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\ram256x8_registers.vhd,hdl"
STATE="utd"
TIME="1419244712"
SIZE="1917"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\ramsfrctrl.vhd,hdl"
STATE="utd"
TIME="1419244712"
SIZE="35859"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\rstctrl.vhd,hdl"
STATE="utd"
TIME="1419244712"
SIZE="7856"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\trace.vhd,hdl"
STATE="utd"
TIME="1419244712"
SIZE="14365"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\trigger.vhd,hdl"
STATE="utd"
TIME="1419244712"
SIZE="24041"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\sim\run_8051s_test.do,do"
STATE="utd"
TIME="1419244704"
SIZE="16163"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\core8051_pkg.vhd,tb_hdl"
STATE="utd"
TIME="1419244712"
SIZE="32356"
LIBRARY="CORE8051S_LIB"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\extacs.vhd,tb_hdl"
STATE="utd"
TIME="1419244712"
SIZE="13802"
LIBRARY="CORE8051S_LIB"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\extclock.vhd,tb_hdl"
STATE="utd"
TIME="1419244712"
SIZE="1635"
LIBRARY="CORE8051S_LIB"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\jtagdef.vhd,tb_hdl"
STATE="utd"
TIME="1419244712"
SIZE="3658"
LIBRARY="CORE8051S_LIB"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\oci_sys.vhd,tb_hdl"
STATE="utd"
TIME="1419244712"
SIZE="16390"
LIBRARY="CORE8051S_LIB"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\tb_oci_sys.vhd,tb_hdl"
STATE="utd"
TIME="1419244712"
SIZE="146244"
LIBRARY="CORE8051S_LIB"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\tb_verif.vhd,tb_hdl"
STATE="utd"
TIME="1419244712"
SIZE="21056"
LIBRARY="CORE8051S_LIB"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
MODULE_UNDER_TEST="tb_verif"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\user_ram.vhd,tb_hdl"
STATE="utd"
TIME="1419244712"
SIZE="2493"
LIBRARY="CORE8051S_LIB"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\user_rom.vhd,tb_hdl"
STATE="utd"
TIME="1419244712"
SIZE="7447"
LIBRARY="CORE8051S_LIB"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf,actgen_cxf"
STATE="utd"
TIME="1462166191"
SIZE="3259"
PARENT="<project>\component\work\sys\sys.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.vhd,tb_hdl"
STATE="utd"
TIME="1462166191"
SIZE="2013"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\mti\scripts\wave_user.do,do"
STATE="utd"
TIME="1438149324"
SIZE="912"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
STATE="utd"
TIME="1438149324"
SIZE="4009"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
STATE="utd"
TIME="1438149324"
SIZE="9540"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
STATE="utd"
TIME="1438149324"
SIZE="2074"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
STATE="utd"
TIME="1438149324"
SIZE="12455"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
STATE="utd"
TIME="1438149324"
SIZE="82848"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
STATE="utd"
TIME="1438149324"
SIZE="45675"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
STATE="utd"
TIME="1438149324"
SIZE="12780"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
STATE="utd"
TIME="1438149324"
SIZE="23829"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\components.vhd,hdl"
STATE="utd"
TIME="1438149326"
SIZE="6172"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd,hdl"
STATE="utd"
TIME="1438149326"
SIZE="78851"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd,hdl"
STATE="utd"
TIME="1438149326"
SIZE="5757"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd,hdl"
STATE="utd"
TIME="1438149326"
SIZE="9523"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
STATE="utd"
TIME="1438149324"
SIZE="28895"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\bfmtovec_compile.do,do"
STATE="utd"
TIME="1455272602"
SIZE="1218"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf,actgen_cxf"
STATE="utd"
TIME="1462166191"
SIZE="3851"
PARENT="<project>\component\work\sys\sys.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\coreparameters.vhd,tb_hdl"
STATE="utd"
TIME="1462166191"
SIZE="6167"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahbl.vhd,tb_hdl"
STATE="utd"
TIME="1455272602"
SIZE="8289"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahblapb.vhd,tb_hdl"
STATE="utd"
TIME="1455272602"
SIZE="11016"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd,tb_hdl"
STATE="utd"
TIME="1455272602"
SIZE="2347"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd,tb_hdl"
STATE="utd"
TIME="1455272602"
SIZE="22168"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
STATE="utd"
TIME="1455272602"
SIZE="4008"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
STATE="utd"
TIME="1455272602"
SIZE="9539"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
STATE="utd"
TIME="1455272602"
SIZE="2073"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
STATE="utd"
TIME="1455272602"
SIZE="12454"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd,tb_hdl"
STATE="utd"
TIME="1455272602"
SIZE="4006"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
STATE="utd"
TIME="1455272602"
SIZE="82846"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
STATE="utd"
TIME="1455272602"
SIZE="45674"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
STATE="utd"
TIME="1455272602"
SIZE="12779"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
STATE="utd"
TIME="1455272602"
SIZE="23828"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\core\components.vhd,hdl"
STATE="utd"
TIME="1455272602"
SIZE="7134"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\core\coregpio.vhd,hdl"
STATE="utd"
TIME="1455272602"
SIZE="39361"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\core\coregpio_pkg.vhd,hdl"
STATE="utd"
TIME="1455272602"
SIZE="3084"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
STATE="utd"
TIME="1455272602"
SIZE="16739"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\wave_vhdl.do,do"
STATE="utd"
TIME="1455272602"
SIZE="1559"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf,actgen_cxf"
STATE="utd"
TIME="1462166191"
SIZE="2673"
PARENT="<project>\component\work\sys\sys.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\bfmtovec_compile.do,do"
STATE="utd"
TIME="1461821131"
SIZE="922"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\wave.do,do"
STATE="utd"
TIME="1461821131"
SIZE="2220"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
STATE="utd"
TIME="1461821131"
SIZE="4008"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
STATE="utd"
TIME="1461821131"
SIZE="9539"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd,tb_hdl"
STATE="utd"
TIME="1461821131"
SIZE="4006"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
STATE="utd"
TIME="1461821131"
SIZE="82846"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
STATE="utd"
TIME="1461821131"
SIZE="45674"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
STATE="utd"
TIME="1461821131"
SIZE="12779"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
STATE="utd"
TIME="1461821131"
SIZE="23828"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer.vhd,hdl"
STATE="utd"
TIME="1461821131"
SIZE="19422"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer_pkg.vhd,hdl"
STATE="utd"
TIME="1461821131"
SIZE="1142"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\test\testbench.vhd,tb_hdl"
STATE="utd"
TIME="1461821131"
SIZE="7369"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\CoreUARTapb.cxf,actgen_cxf"
STATE="utd"
TIME="1462166230"
SIZE="2642"
PARENT="<project>\component\work\sys\sys.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbl.vhd,tb_hdl"
STATE="utd"
TIME="1461835382"
SIZE="8289"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\CoreUARTapb.cxf"
PARENT="<project>\component\work\sys\CoreUARTapb_0\sys_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahblapb.vhd,tb_hdl"
STATE="utd"
TIME="1461835382"
SIZE="11016"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\CoreUARTapb.cxf"
PARENT="<project>\component\work\sys\CoreUARTapb_0\sys_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd,tb_hdl"
STATE="utd"
TIME="1461835382"
SIZE="2347"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\CoreUARTapb.cxf"
PARENT="<project>\component\work\sys\CoreUARTapb_0\sys_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd,tb_hdl"
STATE="utd"
TIME="1461835382"
SIZE="22168"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\CoreUARTapb.cxf"
PARENT="<project>\component\work\sys\CoreUARTapb_0\sys_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
STATE="utd"
TIME="1461835382"
SIZE="4008"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\CoreUARTapb.cxf"
PARENT="<project>\component\work\sys\CoreUARTapb_0\sys_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
STATE="utd"
TIME="1461835382"
SIZE="9539"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\CoreUARTapb.cxf"
PARENT="<project>\component\work\sys\CoreUARTapb_0\sys_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
STATE="utd"
TIME="1461835382"
SIZE="2073"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\CoreUARTapb.cxf"
PARENT="<project>\component\work\sys\CoreUARTapb_0\sys_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
STATE="utd"
TIME="1461835382"
SIZE="12454"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\CoreUARTapb.cxf"
PARENT="<project>\component\work\sys\CoreUARTapb_0\sys_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd,tb_hdl"
STATE="utd"
TIME="1461835382"
SIZE="4006"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\CoreUARTapb.cxf"
PARENT="<project>\component\work\sys\CoreUARTapb_0\sys_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
STATE="utd"
TIME="1461835382"
SIZE="82846"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\CoreUARTapb.cxf"
PARENT="<project>\component\work\sys\CoreUARTapb_0\sys_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
STATE="utd"
TIME="1461835382"
SIZE="45674"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\CoreUARTapb.cxf"
PARENT="<project>\component\work\sys\CoreUARTapb_0\sys_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
STATE="utd"
TIME="1461835382"
SIZE="12779"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\CoreUARTapb.cxf"
PARENT="<project>\component\work\sys\CoreUARTapb_0\sys_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
STATE="utd"
TIME="1461835382"
SIZE="23828"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\CoreUARTapb.cxf"
PARENT="<project>\component\work\sys\CoreUARTapb_0\sys_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreWatchdog\1.1.101\CoreWatchdog.cxf,actgen_cxf"
STATE="utd"
TIME="1462166230"
SIZE="721"
PARENT="<project>\component\work\sys\sys.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreWatchdog\1.1.101\rtl\vhdl\u\CoreWatchdog.vhd,hdl"
STATE="utd"
TIME="1461930741"
SIZE="13838"
PARENT="<project>\component\Actel\DirectCore\CoreWatchdog\1.1.101\CoreWatchdog.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DESIGN_FIRMWARE\DESIGN_FIRMWARE.cxf,actgen_cxf"
STATE="utd"
TIME="1461931058"
SIZE="1358"
ENDFILE
VALUE "<project>\component\work\DESIGN_IO\DESIGN_IO.cxf,actgen_cxf"
STATE="utd"
TIME="1461925019"
SIZE="413"
ENDFILE
VALUE "<project>\component\work\sys\CoreUARTapb_0\coreparameters.vhd,tb_hdl"
STATE="utd"
TIME="1462166230"
SIZE="970"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\sys\CoreUARTapb_0\sys_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\sys\CoreUARTapb_0\mti\scripts\bfmtovec_compile.do,do"
STATE="utd"
TIME="1462166191"
SIZE="1011"
PARENT="<project>\component\work\sys\CoreUARTapb_0\sys_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\sys\CoreUARTapb_0\mti\scripts\wave_vhdl_amba.do,do"
STATE="utd"
TIME="1462166191"
SIZE="1933"
PARENT="<project>\component\work\sys\CoreUARTapb_0\sys_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\sys\CoreUARTapb_0\rtl\vhdl\core\Clock_gen.vhd,hdl"
STATE="utd"
TIME="1462166191"
SIZE="12888"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\sys\CoreUARTapb_0\sys_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\sys\CoreUARTapb_0\rtl\vhdl\core\components.vhd,hdl"
STATE="utd"
TIME="1462166191"
SIZE="2707"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\sys\CoreUARTapb_0\sys_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\sys\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd,hdl"
STATE="utd"
TIME="1462166191"
SIZE="22257"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\sys\CoreUARTapb_0\sys_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\sys\CoreUARTapb_0\rtl\vhdl\core\CoreUARTapb.vhd,hdl"
STATE="utd"
TIME="1462166191"
SIZE="17722"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\sys\CoreUARTapb_0\sys_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\sys\CoreUARTapb_0\rtl\vhdl\core\coreuart_pkg.vhd,hdl"
STATE="utd"
TIME="1462166191"
SIZE="487"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\sys\CoreUARTapb_0\sys_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\sys\CoreUARTapb_0\rtl\vhdl\core\fifo_256x8_fusion.vhd,hdl"
STATE="utd"
TIME="1462166230"
SIZE="8430"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\sys\CoreUARTapb_0\sys_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\sys\CoreUARTapb_0\rtl\vhdl\core\Rx_async.vhd,hdl"
STATE="utd"
TIME="1462166191"
SIZE="21552"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\sys\CoreUARTapb_0\sys_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\sys\CoreUARTapb_0\rtl\vhdl\core\Tx_async.vhd,hdl"
STATE="utd"
TIME="1462166191"
SIZE="11195"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\sys\CoreUARTapb_0\sys_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\sys\CoreUARTapb_0\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
STATE="utd"
TIME="1462166191"
SIZE="12590"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\sys\CoreUARTapb_0\sys_CoreUARTapb_0_CoreUARTapb.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\sys\CoreUARTapb_0\sys_CoreUARTapb_0_CoreUARTapb.cxf,actgen_cxf"
STATE="utd"
TIME="1462166230"
SIZE="5718"
PARENT="<project>\component\work\sys\sys.cxf"
ENDFILE
VALUE "<project>\component\work\sys\sys.cxf,actgen_cxf"
STATE="utd"
TIME="1462166242"
SIZE="10417"
ENDFILE
VALUE "<project>\component\work\sys\sys.vhd,hdl"
STATE="utd"
TIME="1462166230"
SIZE="35086"
PARENT="<project>\component\work\sys\sys.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\top_8051\top_8051.cxf,actgen_cxf"
STATE="utd"
TIME="1462166693"
SIZE="9133"
ENDFILE
VALUE "<project>\component\work\top_8051\top_8051.pdc,pdc"
STATE="utd"
TIME="1462166687"
SIZE="3639"
PARENT="<project>\component\work\top_8051\top_8051.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideDESIGNER"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\top_8051\top_8051.vhd,hdl"
STATE="utd"
TIME="1462166687"
SIZE="14510"
PARENT="<project>\component\work\top_8051\top_8051.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\constraint\M1AFS_ADV_8051S_TUT_TOP.pdc,pdc"
STATE="utd"
TIME="1461931078"
SIZE="10513"
ENDFILE
VALUE "<project>\designer\impl1\top_8051.adb,adb"
STATE="ood"
TIME="1462167644"
SIZE="5755904"
ENDFILE
VALUE "<project>\designer\impl1\top_8051.ide_des,ide_des"
STATE="utd"
TIME="1462167645"
SIZE="1456"
ENDFILE
VALUE "<project>\designer\impl1\top_8051_fp\projectData\top_8051.pdb,pdb"
STATE="utd"
TIME="1462167806"
SIZE="2347036"
ENDFILE
VALUE "<project>\designer\impl1\top_8051_fp\top_8051.pro,pro"
STATE="utd"
TIME="1462167806"
SIZE="2429"
ENDFILE
VALUE "<project>\hdl\flash_control.vhd,hdl"
STATE="utd"
TIME="1277428512"
SIZE="8081"
ENDFILE
VALUE "<project>\hdl\memory_mux.vhd,hdl"
STATE="utd"
TIME="1462166466"
SIZE="4092"
ENDFILE
VALUE "<project>\simulation\bfmCompile.log,log"
STATE="utd"
TIME="1277249088"
SIZE="61"
ENDFILE
VALUE "<project>\simulation\bfmCompile.tcl,sim"
STATE="utd"
TIME="1419244704"
SIZE="26233"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
ENDFILE
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
STATE="utd"
TIME="1438149324"
SIZE="1229"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
ENDFILE
VALUE "<project>\simulation\coreapb3_usertb_master.bfm,sim"
STATE="utd"
TIME="1438149326"
SIZE="8016"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
ENDFILE
VALUE "<project>\simulation\coregpio_usertb_apb_master.bfm,sim"
STATE="utd"
TIME="1455272602"
SIZE="2823"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
ENDFILE
VALUE "<project>\simulation\coregpio_usertb_include.bfm,sim"
STATE="utd"
TIME="1455272602"
SIZE="23755"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
ENDFILE
VALUE "<project>\simulation\coreuart_usertb_apb_master.bfm,sim"
STATE="utd"
TIME="1462166191"
SIZE="2906"
PARENT="<project>\component\work\sys\CoreUARTapb_0\sys_CoreUARTapb_0_CoreUARTapb.cxf"
ENDFILE
VALUE "<project>\simulation\coreuart_usertb_include.bfm,sim"
STATE="utd"
TIME="1462166191"
SIZE="13416"
PARENT="<project>\component\work\sys\CoreUARTapb_0\sys_CoreUARTapb_0_CoreUARTapb.cxf"
ENDFILE
VALUE "<project>\simulation\CoreWatchdog_scriptlet.bfm,sim"
STATE="utd"
TIME="1461919618"
SIZE="443"
PARENT="<project>\component\Actel\DirectCore\CoreWatchdog\1.1.101\CoreWatchdog.cxf"
ENDFILE
VALUE "<project>\simulation\modelsim.log,log"
STATE="utd"
TIME="1277249290"
SIZE="21263"
ENDFILE
VALUE "<project>\simulation\opcode_test001_acscomp.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="71"
ENDFILE
VALUE "<project>\simulation\opcode_test001_time.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test002_acscomp.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="411"
ENDFILE
VALUE "<project>\simulation\opcode_test002_time.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test003_acscomp.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="449"
ENDFILE
VALUE "<project>\simulation\opcode_test003_time.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test004_acscomp.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="2121"
ENDFILE
VALUE "<project>\simulation\opcode_test004_time.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test005_acscomp.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="19983"
ENDFILE
VALUE "<project>\simulation\opcode_test005_time.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test006_acscomp.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="11035"
ENDFILE
VALUE "<project>\simulation\opcode_test006_time.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test007_acscomp.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="9950"
ENDFILE
VALUE "<project>\simulation\opcode_test007_time.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test008_acscomp.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="9949"
ENDFILE
VALUE "<project>\simulation\opcode_test008_time.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test009_acscomp.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="19973"
ENDFILE
VALUE "<project>\simulation\opcode_test009_time.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test010_acscomp.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="19973"
ENDFILE
VALUE "<project>\simulation\opcode_test010_time.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test011_acscomp.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="19973"
ENDFILE
VALUE "<project>\simulation\opcode_test011_time.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test012_acscomp.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="19973"
ENDFILE
VALUE "<project>\simulation\opcode_test012_time.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test013_acscomp.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="19973"
ENDFILE
VALUE "<project>\simulation\opcode_test013_time.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test014_acscomp.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="19973"
ENDFILE
VALUE "<project>\simulation\opcode_test014_time.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test015_acscomp.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="19973"
ENDFILE
VALUE "<project>\simulation\opcode_test015_time.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test016_acscomp.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="19973"
ENDFILE
VALUE "<project>\simulation\opcode_test016_time.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test017_acscomp.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="1189"
ENDFILE
VALUE "<project>\simulation\opcode_test017_time.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test018_acscomp.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="412"
ENDFILE
VALUE "<project>\simulation\opcode_test018_time.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test019_acscomp.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="526"
ENDFILE
VALUE "<project>\simulation\opcode_test019_time.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test020_acscomp.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="2121"
ENDFILE
VALUE "<project>\simulation\opcode_test020_time.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test021_acscomp.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="19983"
ENDFILE
VALUE "<project>\simulation\opcode_test021_time.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test022_acscomp.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="11035"
ENDFILE
VALUE "<project>\simulation\opcode_test022_time.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test023_acscomp.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="9950"
ENDFILE
VALUE "<project>\simulation\opcode_test023_time.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test024_acscomp.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="9949"
ENDFILE
VALUE "<project>\simulation\opcode_test024_time.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test025_acscomp.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="19973"
ENDFILE
VALUE "<project>\simulation\opcode_test025_time.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test026_acscomp.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="19973"
ENDFILE
VALUE "<project>\simulation\opcode_test026_time.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test027_acscomp.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="19973"
ENDFILE
VALUE "<project>\simulation\opcode_test027_time.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test028_acscomp.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="19973"
ENDFILE
VALUE "<project>\simulation\opcode_test028_time.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test029_acscomp.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="19973"
ENDFILE
VALUE "<project>\simulation\opcode_test029_time.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test030_acscomp.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="19973"
ENDFILE
VALUE "<project>\simulation\opcode_test030_time.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test031_acscomp.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="19973"
ENDFILE
VALUE "<project>\simulation\opcode_test031_time.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test032_acscomp.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="19973"
ENDFILE
VALUE "<project>\simulation\opcode_test032_time.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test033_acscomp.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="1189"
ENDFILE
VALUE "<project>\simulation\opcode_test033_time.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test034_acscomp.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="411"
ENDFILE
VALUE "<project>\simulation\opcode_test034_time.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test035_acscomp.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="716"
ENDFILE
VALUE "<project>\simulation\opcode_test035_time.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test036_acscomp.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="2121"
ENDFILE
VALUE "<project>\simulation\opcode_test036_time.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test037_acscomp.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="19977"
ENDFILE
VALUE "<project>\simulation\opcode_test037_time.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test038_acscomp.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="11070"
ENDFILE
VALUE "<project>\simulation\opcode_test038_time.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test039_acscomp.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="9992"
ENDFILE
VALUE "<project>\simulation\opcode_test039_time.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test040_acscomp.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="9992"
ENDFILE
VALUE "<project>\simulation\opcode_test040_time.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test041_acscomp.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="20211"
ENDFILE
VALUE "<project>\simulation\opcode_test041_time.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test042_acscomp.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="20211"
ENDFILE
VALUE "<project>\simulation\opcode_test042_time.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test043_acscomp.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="20211"
ENDFILE
VALUE "<project>\simulation\opcode_test043_time.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test044_acscomp.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="20211"
ENDFILE
VALUE "<project>\simulation\opcode_test044_time.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test045_acscomp.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="20211"
ENDFILE
VALUE "<project>\simulation\opcode_test045_time.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test046_acscomp.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="20211"
ENDFILE
VALUE "<project>\simulation\opcode_test046_time.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test047_acscomp.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="20211"
ENDFILE
VALUE "<project>\simulation\opcode_test047_time.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test048_acscomp.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="20211"
ENDFILE
VALUE "<project>\simulation\opcode_test048_time.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test049_acscomp.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="1301"
ENDFILE
VALUE "<project>\simulation\opcode_test049_time.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test050_acscomp.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="412"
ENDFILE
VALUE "<project>\simulation\opcode_test050_time.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test051_acscomp.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="299"
ENDFILE
VALUE "<project>\simulation\opcode_test051_time.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test052_acscomp.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="2120"
ENDFILE
VALUE "<project>\simulation\opcode_test052_time.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test053_acscomp.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="40387"
ENDFILE
VALUE "<project>\simulation\opcode_test053_time.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test054_acscomp.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="22271"
ENDFILE
VALUE "<project>\simulation\opcode_test054_time.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test055_acscomp.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="20049"
ENDFILE
VALUE "<project>\simulation\opcode_test055_time.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test056_acscomp.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="20049"
ENDFILE
VALUE "<project>\simulation\opcode_test056_time.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test057_acscomp.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="40591"
ENDFILE
VALUE "<project>\simulation\opcode_test057_time.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="43"
ENDFILE
VALUE "<project>\simulation\opcode_test058_acscomp.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="40591"
ENDFILE
VALUE "<project>\simulation\opcode_test058_time.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="43"
ENDFILE
VALUE "<project>\simulation\opcode_test059_acscomp.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="40591"
ENDFILE
VALUE "<project>\simulation\opcode_test059_time.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="43"
ENDFILE
VALUE "<project>\simulation\opcode_test060_acscomp.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="40591"
ENDFILE
VALUE "<project>\simulation\opcode_test060_time.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="43"
ENDFILE
VALUE "<project>\simulation\opcode_test061_acscomp.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="40591"
ENDFILE
VALUE "<project>\simulation\opcode_test061_time.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="43"
ENDFILE
VALUE "<project>\simulation\opcode_test062_acscomp.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="40591"
ENDFILE
VALUE "<project>\simulation\opcode_test062_time.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="43"
ENDFILE
VALUE "<project>\simulation\opcode_test063_acscomp.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="40591"
ENDFILE
VALUE "<project>\simulation\opcode_test063_time.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="43"
ENDFILE
VALUE "<project>\simulation\opcode_test064_acscomp.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="40591"
ENDFILE
VALUE "<project>\simulation\opcode_test064_time.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="43"
ENDFILE
VALUE "<project>\simulation\opcode_test065_acscomp.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="297"
ENDFILE
VALUE "<project>\simulation\opcode_test065_time.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test066_acscomp.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="411"
ENDFILE
VALUE "<project>\simulation\opcode_test066_time.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test067_acscomp.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="11090"
ENDFILE
VALUE "<project>\simulation\opcode_test067_time.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test068_acscomp.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="11037"
ENDFILE
VALUE "<project>\simulation\opcode_test068_time.txt,txt"
STATE="utd"
TIME="1419244704"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test069_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="19977"
ENDFILE
VALUE "<project>\simulation\opcode_test069_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test070_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="11070"
ENDFILE
VALUE "<project>\simulation\opcode_test070_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test071_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="9992"
ENDFILE
VALUE "<project>\simulation\opcode_test071_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test072_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="9992"
ENDFILE
VALUE "<project>\simulation\opcode_test072_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test073_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="20211"
ENDFILE
VALUE "<project>\simulation\opcode_test073_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test074_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="20211"
ENDFILE
VALUE "<project>\simulation\opcode_test074_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test075_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="20211"
ENDFILE
VALUE "<project>\simulation\opcode_test075_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test076_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="20211"
ENDFILE
VALUE "<project>\simulation\opcode_test076_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test077_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="20211"
ENDFILE
VALUE "<project>\simulation\opcode_test077_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test078_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="20211"
ENDFILE
VALUE "<project>\simulation\opcode_test078_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test079_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="20211"
ENDFILE
VALUE "<project>\simulation\opcode_test079_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test080_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="20211"
ENDFILE
VALUE "<project>\simulation\opcode_test080_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test081_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="297"
ENDFILE
VALUE "<project>\simulation\opcode_test081_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test082_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="412"
ENDFILE
VALUE "<project>\simulation\opcode_test082_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test083_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="11090"
ENDFILE
VALUE "<project>\simulation\opcode_test083_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test084_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="11037"
ENDFILE
VALUE "<project>\simulation\opcode_test084_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test085_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="19977"
ENDFILE
VALUE "<project>\simulation\opcode_test085_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test086_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="11070"
ENDFILE
VALUE "<project>\simulation\opcode_test086_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test087_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="9992"
ENDFILE
VALUE "<project>\simulation\opcode_test087_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test088_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="9992"
ENDFILE
VALUE "<project>\simulation\opcode_test088_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test089_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="20211"
ENDFILE
VALUE "<project>\simulation\opcode_test089_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test090_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="20211"
ENDFILE
VALUE "<project>\simulation\opcode_test090_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test091_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="20211"
ENDFILE
VALUE "<project>\simulation\opcode_test091_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test092_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="20211"
ENDFILE
VALUE "<project>\simulation\opcode_test092_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test093_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="20211"
ENDFILE
VALUE "<project>\simulation\opcode_test093_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test094_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="20211"
ENDFILE
VALUE "<project>\simulation\opcode_test094_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test095_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="20211"
ENDFILE
VALUE "<project>\simulation\opcode_test095_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test096_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="20211"
ENDFILE
VALUE "<project>\simulation\opcode_test096_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test097_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="297"
ENDFILE
VALUE "<project>\simulation\opcode_test097_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test098_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="411"
ENDFILE
VALUE "<project>\simulation\opcode_test098_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test099_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="11090"
ENDFILE
VALUE "<project>\simulation\opcode_test099_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test100_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="11037"
ENDFILE
VALUE "<project>\simulation\opcode_test100_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test101_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="19977"
ENDFILE
VALUE "<project>\simulation\opcode_test101_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test102_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="11630"
ENDFILE
VALUE "<project>\simulation\opcode_test102_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test103_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="9992"
ENDFILE
VALUE "<project>\simulation\opcode_test103_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test104_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="9992"
ENDFILE
VALUE "<project>\simulation\opcode_test104_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test105_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="20211"
ENDFILE
VALUE "<project>\simulation\opcode_test105_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test106_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="20211"
ENDFILE
VALUE "<project>\simulation\opcode_test106_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test107_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="20211"
ENDFILE
VALUE "<project>\simulation\opcode_test107_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test108_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="20211"
ENDFILE
VALUE "<project>\simulation\opcode_test108_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test109_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="20211"
ENDFILE
VALUE "<project>\simulation\opcode_test109_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test110_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="20211"
ENDFILE
VALUE "<project>\simulation\opcode_test110_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test111_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="20211"
ENDFILE
VALUE "<project>\simulation\opcode_test111_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test112_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="20211"
ENDFILE
VALUE "<project>\simulation\opcode_test112_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test113_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="297"
ENDFILE
VALUE "<project>\simulation\opcode_test113_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test114_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="412"
ENDFILE
VALUE "<project>\simulation\opcode_test114_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test115_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="26437"
ENDFILE
VALUE "<project>\simulation\opcode_test115_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="43"
ENDFILE
VALUE "<project>\simulation\opcode_test116_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="3475"
ENDFILE
VALUE "<project>\simulation\opcode_test116_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test117_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="523"
ENDFILE
VALUE "<project>\simulation\opcode_test117_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test118_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="11010"
ENDFILE
VALUE "<project>\simulation\opcode_test118_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test119_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="9925"
ENDFILE
VALUE "<project>\simulation\opcode_test119_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test120_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="9925"
ENDFILE
VALUE "<project>\simulation\opcode_test120_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test121_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="524"
ENDFILE
VALUE "<project>\simulation\opcode_test121_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test122_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="524"
ENDFILE
VALUE "<project>\simulation\opcode_test122_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test123_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="524"
ENDFILE
VALUE "<project>\simulation\opcode_test123_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test124_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="524"
ENDFILE
VALUE "<project>\simulation\opcode_test124_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test125_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="524"
ENDFILE
VALUE "<project>\simulation\opcode_test125_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test126_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="524"
ENDFILE
VALUE "<project>\simulation\opcode_test126_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test127_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="524"
ENDFILE
VALUE "<project>\simulation\opcode_test127_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test128_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="524"
ENDFILE
VALUE "<project>\simulation\opcode_test128_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test129_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="297"
ENDFILE
VALUE "<project>\simulation\opcode_test129_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test130_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="411"
ENDFILE
VALUE "<project>\simulation\opcode_test130_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test131_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="26437"
ENDFILE
VALUE "<project>\simulation\opcode_test131_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="43"
ENDFILE
VALUE "<project>\simulation\opcode_test132_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="259"
ENDFILE
VALUE "<project>\simulation\opcode_test132_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test133_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="17036"
ENDFILE
VALUE "<project>\simulation\opcode_test133_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test134_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="25520"
ENDFILE
VALUE "<project>\simulation\opcode_test134_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="43"
ENDFILE
VALUE "<project>\simulation\opcode_test135_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="13749"
ENDFILE
VALUE "<project>\simulation\opcode_test135_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test136_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="13749"
ENDFILE
VALUE "<project>\simulation\opcode_test136_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test137_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="11035"
ENDFILE
VALUE "<project>\simulation\opcode_test137_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test138_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="11035"
ENDFILE
VALUE "<project>\simulation\opcode_test138_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test139_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="11035"
ENDFILE
VALUE "<project>\simulation\opcode_test139_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test140_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="11035"
ENDFILE
VALUE "<project>\simulation\opcode_test140_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test141_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="11035"
ENDFILE
VALUE "<project>\simulation\opcode_test141_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test142_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="11035"
ENDFILE
VALUE "<project>\simulation\opcode_test142_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test143_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="11035"
ENDFILE
VALUE "<project>\simulation\opcode_test143_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test144_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="11035"
ENDFILE
VALUE "<project>\simulation\opcode_test144_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test145_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="7861"
ENDFILE
VALUE "<project>\simulation\opcode_test145_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test146_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="412"
ENDFILE
VALUE "<project>\simulation\opcode_test146_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test147_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="6601"
ENDFILE
VALUE "<project>\simulation\opcode_test147_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test148_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="4050"
ENDFILE
VALUE "<project>\simulation\opcode_test148_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test149_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="40387"
ENDFILE
VALUE "<project>\simulation\opcode_test149_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test150_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="22271"
ENDFILE
VALUE "<project>\simulation\opcode_test150_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test151_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="20049"
ENDFILE
VALUE "<project>\simulation\opcode_test151_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test152_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="20049"
ENDFILE
VALUE "<project>\simulation\opcode_test152_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test153_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="40591"
ENDFILE
VALUE "<project>\simulation\opcode_test153_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="43"
ENDFILE
VALUE "<project>\simulation\opcode_test154_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="40591"
ENDFILE
VALUE "<project>\simulation\opcode_test154_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="43"
ENDFILE
VALUE "<project>\simulation\opcode_test155_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="40591"
ENDFILE
VALUE "<project>\simulation\opcode_test155_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="43"
ENDFILE
VALUE "<project>\simulation\opcode_test156_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="40591"
ENDFILE
VALUE "<project>\simulation\opcode_test156_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="43"
ENDFILE
VALUE "<project>\simulation\opcode_test157_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="40591"
ENDFILE
VALUE "<project>\simulation\opcode_test157_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="43"
ENDFILE
VALUE "<project>\simulation\opcode_test158_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="40591"
ENDFILE
VALUE "<project>\simulation\opcode_test158_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="43"
ENDFILE
VALUE "<project>\simulation\opcode_test159_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="40591"
ENDFILE
VALUE "<project>\simulation\opcode_test159_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="43"
ENDFILE
VALUE "<project>\simulation\opcode_test160_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="40591"
ENDFILE
VALUE "<project>\simulation\opcode_test160_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="43"
ENDFILE
VALUE "<project>\simulation\opcode_test161_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="26437"
ENDFILE
VALUE "<project>\simulation\opcode_test161_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="43"
ENDFILE
VALUE "<project>\simulation\opcode_test162_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="411"
ENDFILE
VALUE "<project>\simulation\opcode_test162_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test163_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="26437"
ENDFILE
VALUE "<project>\simulation\opcode_test163_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test164_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="10088"
ENDFILE
VALUE "<project>\simulation\opcode_test164_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test165_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="17036"
ENDFILE
VALUE "<project>\simulation\opcode_test165_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test166_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="71"
ENDFILE
VALUE "<project>\simulation\opcode_test166_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test167_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="13749"
ENDFILE
VALUE "<project>\simulation\opcode_test167_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test168_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="13749"
ENDFILE
VALUE "<project>\simulation\opcode_test168_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test169_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="11035"
ENDFILE
VALUE "<project>\simulation\opcode_test169_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test170_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="11035"
ENDFILE
VALUE "<project>\simulation\opcode_test170_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test171_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="11035"
ENDFILE
VALUE "<project>\simulation\opcode_test171_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test172_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="11035"
ENDFILE
VALUE "<project>\simulation\opcode_test172_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test173_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="11035"
ENDFILE
VALUE "<project>\simulation\opcode_test173_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test174_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="11035"
ENDFILE
VALUE "<project>\simulation\opcode_test174_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test175_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="11035"
ENDFILE
VALUE "<project>\simulation\opcode_test175_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test176_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="11035"
ENDFILE
VALUE "<project>\simulation\opcode_test176_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test177_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="26437"
ENDFILE
VALUE "<project>\simulation\opcode_test177_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="43"
ENDFILE
VALUE "<project>\simulation\opcode_test178_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="412"
ENDFILE
VALUE "<project>\simulation\opcode_test178_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test179_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="14769"
ENDFILE
VALUE "<project>\simulation\opcode_test179_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test180_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="258"
ENDFILE
VALUE "<project>\simulation\opcode_test180_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test181_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="449"
ENDFILE
VALUE "<project>\simulation\opcode_test181_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test182_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="9596"
ENDFILE
VALUE "<project>\simulation\opcode_test182_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test183_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="5462"
ENDFILE
VALUE "<project>\simulation\opcode_test183_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test184_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="5462"
ENDFILE
VALUE "<project>\simulation\opcode_test184_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test185_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="487"
ENDFILE
VALUE "<project>\simulation\opcode_test185_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test186_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="487"
ENDFILE
VALUE "<project>\simulation\opcode_test186_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test187_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="487"
ENDFILE
VALUE "<project>\simulation\opcode_test187_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test188_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="487"
ENDFILE
VALUE "<project>\simulation\opcode_test188_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test189_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="487"
ENDFILE
VALUE "<project>\simulation\opcode_test189_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test190_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="487"
ENDFILE
VALUE "<project>\simulation\opcode_test190_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test191_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="487"
ENDFILE
VALUE "<project>\simulation\opcode_test191_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test192_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="487"
ENDFILE
VALUE "<project>\simulation\opcode_test192_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test193_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="16525"
ENDFILE
VALUE "<project>\simulation\opcode_test193_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test194_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="411"
ENDFILE
VALUE "<project>\simulation\opcode_test194_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test195_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="7393"
ENDFILE
VALUE "<project>\simulation\opcode_test195_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test196_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="220"
ENDFILE
VALUE "<project>\simulation\opcode_test196_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test197_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="524"
ENDFILE
VALUE "<project>\simulation\opcode_test197_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test198_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="16641"
ENDFILE
VALUE "<project>\simulation\opcode_test198_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test199_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="15006"
ENDFILE
VALUE "<project>\simulation\opcode_test199_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test200_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="15006"
ENDFILE
VALUE "<project>\simulation\opcode_test200_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test201_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="30371"
ENDFILE
VALUE "<project>\simulation\opcode_test201_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="43"
ENDFILE
VALUE "<project>\simulation\opcode_test202_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="30371"
ENDFILE
VALUE "<project>\simulation\opcode_test202_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="43"
ENDFILE
VALUE "<project>\simulation\opcode_test203_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="30371"
ENDFILE
VALUE "<project>\simulation\opcode_test203_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="43"
ENDFILE
VALUE "<project>\simulation\opcode_test204_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="30371"
ENDFILE
VALUE "<project>\simulation\opcode_test204_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="43"
ENDFILE
VALUE "<project>\simulation\opcode_test205_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="30371"
ENDFILE
VALUE "<project>\simulation\opcode_test205_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="43"
ENDFILE
VALUE "<project>\simulation\opcode_test206_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="30371"
ENDFILE
VALUE "<project>\simulation\opcode_test206_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="43"
ENDFILE
VALUE "<project>\simulation\opcode_test207_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="30371"
ENDFILE
VALUE "<project>\simulation\opcode_test207_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="43"
ENDFILE
VALUE "<project>\simulation\opcode_test208_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="30371"
ENDFILE
VALUE "<project>\simulation\opcode_test208_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="43"
ENDFILE
VALUE "<project>\simulation\opcode_test209_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="16525"
ENDFILE
VALUE "<project>\simulation\opcode_test209_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test210_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="412"
ENDFILE
VALUE "<project>\simulation\opcode_test210_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test211_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="7393"
ENDFILE
VALUE "<project>\simulation\opcode_test211_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test212_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="220"
ENDFILE
VALUE "<project>\simulation\opcode_test212_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test213_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="20189"
ENDFILE
VALUE "<project>\simulation\opcode_test213_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test214_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="9590"
ENDFILE
VALUE "<project>\simulation\opcode_test214_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="43"
ENDFILE
VALUE "<project>\simulation\opcode_test215_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="15006"
ENDFILE
VALUE "<project>\simulation\opcode_test215_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test216_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="15006"
ENDFILE
VALUE "<project>\simulation\opcode_test216_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test217_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="487"
ENDFILE
VALUE "<project>\simulation\opcode_test217_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test218_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="487"
ENDFILE
VALUE "<project>\simulation\opcode_test218_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test219_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="487"
ENDFILE
VALUE "<project>\simulation\opcode_test219_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test220_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="487"
ENDFILE
VALUE "<project>\simulation\opcode_test220_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test221_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="487"
ENDFILE
VALUE "<project>\simulation\opcode_test221_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test222_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="487"
ENDFILE
VALUE "<project>\simulation\opcode_test222_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test223_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="487"
ENDFILE
VALUE "<project>\simulation\opcode_test223_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test224_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="487"
ENDFILE
VALUE "<project>\simulation\opcode_test224_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test225_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="30352"
ENDFILE
VALUE "<project>\simulation\opcode_test225_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test226_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="411"
ENDFILE
VALUE "<project>\simulation\opcode_test226_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test227_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="30279"
ENDFILE
VALUE "<project>\simulation\opcode_test227_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="43"
ENDFILE
VALUE "<project>\simulation\opcode_test228_acscomp.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="30279"
ENDFILE
VALUE "<project>\simulation\opcode_test228_time.txt,txt"
STATE="utd"
TIME="1419244706"
SIZE="43"
ENDFILE
VALUE "<project>\simulation\opcode_test229_acscomp.txt,txt"
STATE="utd"
TIME="1419244708"
SIZE="372"
ENDFILE
VALUE "<project>\simulation\opcode_test229_time.txt,txt"
STATE="utd"
TIME="1419244708"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test230_acscomp.txt,txt"
STATE="utd"
TIME="1419244708"
SIZE="11031"
ENDFILE
VALUE "<project>\simulation\opcode_test230_time.txt,txt"
STATE="utd"
TIME="1419244708"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test231_acscomp.txt,txt"
STATE="utd"
TIME="1419244708"
SIZE="9992"
ENDFILE
VALUE "<project>\simulation\opcode_test231_time.txt,txt"
STATE="utd"
TIME="1419244708"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test232_acscomp.txt,txt"
STATE="utd"
TIME="1419244708"
SIZE="9992"
ENDFILE
VALUE "<project>\simulation\opcode_test232_time.txt,txt"
STATE="utd"
TIME="1419244708"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test233_acscomp.txt,txt"
STATE="utd"
TIME="1419244708"
SIZE="524"
ENDFILE
VALUE "<project>\simulation\opcode_test233_time.txt,txt"
STATE="utd"
TIME="1419244708"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test234_acscomp.txt,txt"
STATE="utd"
TIME="1419244708"
SIZE="524"
ENDFILE
VALUE "<project>\simulation\opcode_test234_time.txt,txt"
STATE="utd"
TIME="1419244708"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test235_acscomp.txt,txt"
STATE="utd"
TIME="1419244708"
SIZE="524"
ENDFILE
VALUE "<project>\simulation\opcode_test235_time.txt,txt"
STATE="utd"
TIME="1419244708"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test236_acscomp.txt,txt"
STATE="utd"
TIME="1419244708"
SIZE="524"
ENDFILE
VALUE "<project>\simulation\opcode_test236_time.txt,txt"
STATE="utd"
TIME="1419244708"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test237_acscomp.txt,txt"
STATE="utd"
TIME="1419244708"
SIZE="524"
ENDFILE
VALUE "<project>\simulation\opcode_test237_time.txt,txt"
STATE="utd"
TIME="1419244708"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test238_acscomp.txt,txt"
STATE="utd"
TIME="1419244708"
SIZE="524"
ENDFILE
VALUE "<project>\simulation\opcode_test238_time.txt,txt"
STATE="utd"
TIME="1419244708"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test239_acscomp.txt,txt"
STATE="utd"
TIME="1419244708"
SIZE="524"
ENDFILE
VALUE "<project>\simulation\opcode_test239_time.txt,txt"
STATE="utd"
TIME="1419244708"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test240_acscomp.txt,txt"
STATE="utd"
TIME="1419244708"
SIZE="524"
ENDFILE
VALUE "<project>\simulation\opcode_test240_time.txt,txt"
STATE="utd"
TIME="1419244708"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test241_acscomp.txt,txt"
STATE="utd"
TIME="1419244708"
SIZE="20149"
ENDFILE
VALUE "<project>\simulation\opcode_test241_time.txt,txt"
STATE="utd"
TIME="1419244708"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test242_acscomp.txt,txt"
STATE="utd"
TIME="1419244708"
SIZE="412"
ENDFILE
VALUE "<project>\simulation\opcode_test242_time.txt,txt"
STATE="utd"
TIME="1419244708"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test243_acscomp.txt,txt"
STATE="utd"
TIME="1419244708"
SIZE="19987"
ENDFILE
VALUE "<project>\simulation\opcode_test243_time.txt,txt"
STATE="utd"
TIME="1419244708"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test244_acscomp.txt,txt"
STATE="utd"
TIME="1419244708"
SIZE="19987"
ENDFILE
VALUE "<project>\simulation\opcode_test244_time.txt,txt"
STATE="utd"
TIME="1419244708"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test245_acscomp.txt,txt"
STATE="utd"
TIME="1419244708"
SIZE="372"
ENDFILE
VALUE "<project>\simulation\opcode_test245_time.txt,txt"
STATE="utd"
TIME="1419244708"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test246_acscomp.txt,txt"
STATE="utd"
TIME="1419244708"
SIZE="11033"
ENDFILE
VALUE "<project>\simulation\opcode_test246_time.txt,txt"
STATE="utd"
TIME="1419244708"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test247_acscomp.txt,txt"
STATE="utd"
TIME="1419244708"
SIZE="10006"
ENDFILE
VALUE "<project>\simulation\opcode_test247_time.txt,txt"
STATE="utd"
TIME="1419244708"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test248_acscomp.txt,txt"
STATE="utd"
TIME="1419244708"
SIZE="10006"
ENDFILE
VALUE "<project>\simulation\opcode_test248_time.txt,txt"
STATE="utd"
TIME="1419244708"
SIZE="42"
ENDFILE
VALUE "<project>\simulation\opcode_test249_acscomp.txt,txt"
STATE="utd"
TIME="1419244708"
SIZE="524"
ENDFILE
VALUE "<project>\simulation\opcode_test249_time.txt,txt"
STATE="utd"
TIME="1419244708"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test250_acscomp.txt,txt"
STATE="utd"
TIME="1419244708"
SIZE="524"
ENDFILE
VALUE "<project>\simulation\opcode_test250_time.txt,txt"
STATE="utd"
TIME="1419244708"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test251_acscomp.txt,txt"
STATE="utd"
TIME="1419244708"
SIZE="524"
ENDFILE
VALUE "<project>\simulation\opcode_test251_time.txt,txt"
STATE="utd"
TIME="1419244708"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test252_acscomp.txt,txt"
STATE="utd"
TIME="1419244708"
SIZE="524"
ENDFILE
VALUE "<project>\simulation\opcode_test252_time.txt,txt"
STATE="utd"
TIME="1419244708"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test253_acscomp.txt,txt"
STATE="utd"
TIME="1419244708"
SIZE="524"
ENDFILE
VALUE "<project>\simulation\opcode_test253_time.txt,txt"
STATE="utd"
TIME="1419244708"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test254_acscomp.txt,txt"
STATE="utd"
TIME="1419244708"
SIZE="524"
ENDFILE
VALUE "<project>\simulation\opcode_test254_time.txt,txt"
STATE="utd"
TIME="1419244708"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test255_acscomp.txt,txt"
STATE="utd"
TIME="1419244708"
SIZE="524"
ENDFILE
VALUE "<project>\simulation\opcode_test255_time.txt,txt"
STATE="utd"
TIME="1419244708"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\opcode_test256_acscomp.txt,txt"
STATE="utd"
TIME="1419244708"
SIZE="524"
ENDFILE
VALUE "<project>\simulation\opcode_test256_time.txt,txt"
STATE="utd"
TIME="1419244708"
SIZE="41"
ENDFILE
VALUE "<project>\simulation\run.do,do"
STATE="utd"
TIME="1277249082"
SIZE="6137"
ENDFILE
VALUE "<project>\simulation\subsystem.bfm,sim"
STATE="utd"
TIME="1462166688"
SIZE="891"
PARENT="<project>\component\work\sys\sys.cxf"
PARENT="<project>\component\work\top_8051\top_8051.cxf"
ENDFILE
VALUE "<project>\simulation\subsystem_i.bfm,sim"
STATE="utd"
TIME="1277249088"
SIZE="1925"
ENDFILE
VALUE "<project>\simulation\user_tb.bfm,sim"
STATE="utd"
TIME="1461821131"
SIZE="4701"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
ENDFILE
VALUE "<project>\smartgen\nvm64k\nvm64k.cxf,actgen_cxf"
STATE="utd"
TIME="1277092832"
SIZE="7306"
ENDFILE
VALUE "<project>\smartgen\nvm64k\nvm64k.efc,efc"
STATE="utd"
TIME="1277092832"
SIZE="20969"
PARENT="<project>\smartgen\nvm64k\nvm64k.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\smartgen\nvm64k\nvm64k.gen,gen"
STATE="utd"
TIME="1277092832"
SIZE="173"
PARENT="<project>\smartgen\nvm64k\nvm64k.cxf"
ENDFILE
VALUE "<project>\smartgen\nvm64k\nvm64k.log,log"
STATE="utd"
TIME="1277092832"
SIZE="2226"
PARENT="<project>\smartgen\nvm64k\nvm64k.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\smartgen\nvm64k\nvm64k.mem,sim"
STATE="utd"
TIME="1277092832"
SIZE="0"
PARENT="<project>\smartgen\nvm64k\nvm64k.cxf"
ENDFILE
VALUE "<project>\smartgen\nvm64k\nvm64k.vhd,hdl"
STATE="utd"
TIME="1277092832"
SIZE="7633"
PARENT="<project>\smartgen\nvm64k\nvm64k.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\smartgen\PLL_50Mh_6Mh\PLL_50Mh_6Mh.cxf,actgen_cxf"
STATE="utd"
TIME="1462166383"
SIZE="1949"
ENDFILE
VALUE "<project>\smartgen\PLL_50Mh_6Mh\PLL_50Mh_6Mh.gen,gen"
STATE="utd"
TIME="1462166379"
SIZE="578"
PARENT="<project>\smartgen\PLL_50Mh_6Mh\PLL_50Mh_6Mh.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\smartgen\PLL_50Mh_6Mh\PLL_50Mh_6Mh.log,log"
STATE="utd"
TIME="1462166381"
SIZE="3355"
PARENT="<project>\smartgen\PLL_50Mh_6Mh\PLL_50Mh_6Mh.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\smartgen\PLL_50Mh_6Mh\PLL_50Mh_6Mh.vhd,hdl"
STATE="utd"
TIME="1462166381"
SIZE="7574"
PARENT="<project>\smartgen\PLL_50Mh_6Mh\PLL_50Mh_6Mh.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\smartgen\RAM4Kx8\RAM4Kx8.cxf,actgen_cxf"
STATE="utd"
TIME="1462166679"
SIZE="2166"
ENDFILE
VALUE "<project>\smartgen\RAM4Kx8\RAM4Kx8.gen,gen"
STATE="utd"
TIME="1462166676"
SIZE="709"
PARENT="<project>\smartgen\RAM4Kx8\RAM4Kx8.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\smartgen\RAM4Kx8\RAM4Kx8.log,log"
STATE="utd"
TIME="1462166677"
SIZE="3637"
PARENT="<project>\smartgen\RAM4Kx8\RAM4Kx8.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\smartgen\RAM4Kx8\RAM4Kx8.vhd,hdl"
STATE="utd"
TIME="1462166677"
SIZE="37539"
PARENT="<project>\smartgen\RAM4Kx8\RAM4Kx8.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\smartgen\rc_osc\rc_osc.cxf,actgen_cxf"
STATE="utd"
TIME="1461931012"
SIZE="1321"
ENDFILE
VALUE "<project>\smartgen\rc_osc\rc_osc.gen,gen"
STATE="utd"
TIME="1461931011"
SIZE="411"
PARENT="<project>\smartgen\rc_osc\rc_osc.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\smartgen\rc_osc\rc_osc.log,log"
STATE="utd"
TIME="1461931012"
SIZE="1820"
PARENT="<project>\smartgen\rc_osc\rc_osc.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\smartgen\rc_osc\rc_osc.vhd,hdl"
STATE="utd"
TIME="1461931012"
SIZE="1044"
PARENT="<project>\smartgen\rc_osc\rc_osc.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\synthesis\FlashApb.edn,syn_edn"
STATE="ood"
TIME="1277094548"
SIZE="91776"
ENDFILE
VALUE "<project>\synthesis\FlashApb_drc.rpt,log"
STATE="utd"
TIME="1277094578"
SIZE="9753"
ENDFILE
VALUE "<project>\synthesis\FlashApb_sdc.sdc,syn_sdc"
STATE="ood"
TIME="1277094546"
SIZE="379"
ENDFILE
VALUE "<project>\synthesis\FlashApb_syn.prj,prj"
STATE="utd"
TIME="1461924784"
SIZE="640"
ENDFILE
VALUE "<project>\synthesis\memory_mux.edn,syn_edn"
STATE="ood"
TIME="1442968260"
SIZE="96390"
ENDFILE
VALUE "<project>\synthesis\memory_mux_drc.rpt,log"
STATE="utd"
TIME="1442968282"
SIZE="15670"
ENDFILE
VALUE "<project>\synthesis\memory_mux_sdc.sdc,syn_sdc"
STATE="ood"
TIME="1442968260"
SIZE="383"
ENDFILE
VALUE "<project>\synthesis\syndrom.edn,syn_edn"
STATE="utd"
TIME="1272408752"
SIZE="356347"
ENDFILE
VALUE "<project>\synthesis\syndrom_sdc.sdc,syn_sdc"
STATE="utd"
TIME="1272408752"
SIZE="376"
ENDFILE
VALUE "<project>\synthesis\top_8051.edn,syn_edn"
STATE="ood"
TIME="1462166789"
SIZE="4667154"
ENDFILE
VALUE "<project>\synthesis\top_8051.so,so"
STATE="utd"
TIME="1462166789"
SIZE="248"
ENDFILE
VALUE "<project>\synthesis\top_8051_drc.rpt,log"
STATE="utd"
TIME="1442968404"
SIZE="21752"
ENDFILE
VALUE "<project>\synthesis\top_8051_sdc.sdc,syn_sdc"
STATE="ood"
TIME="1462166789"
SIZE="413"
ENDFILE
VALUE "<project>\synthesis\top_8051_syn.prj,prj"
STATE="utd"
TIME="1462166791"
SIZE="9372"
ENDFILE
ENDLIST
LIST UsedFile
ENDLIST
LIST NewModulesInfo
LIST "CORE8051S::work"
FILE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\core8051s.vhd,hdl"
LIST Other_Association
VALUE "<project>\simulation\bfmCompile.tcl,sim"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\core8051_pkg.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\jtagdef.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\extacs.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\extclock.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\user_ram.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\user_rom.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\oci_sys.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\tb_oci_sys.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\tb_verif.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\sim\run_8051s_test.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\core8051_pkg.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\jtagdef.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\extacs.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\extclock.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\user_ram.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\user_rom.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\oci_sys.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\tb_oci_sys.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\tb_verif.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\core8051_pkg.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\jtagdef.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\extacs.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\extclock.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\user_ram.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\user_rom.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\oci_sys.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\tb_oci_sys.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\tb_verif.vhd,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "CoreWatchdog::work"
FILE "<project>\component\Actel\DirectCore\CoreWatchdog\1.1.101\rtl\vhdl\u\CoreWatchdog.vhd,hdl"
LIST Other_Association
VALUE "<project>\simulation\CoreWatchdog_scriptlet.bfm,sim"
ENDLIST
ENDLIST
LIST "nvm64k::work"
FILE "<project>\smartgen\nvm64k\nvm64k.vhd,hdl"
LIST Other_Association
VALUE "<project>\smartgen\nvm64k\nvm64k.mem,sim"
VALUE "<project>\smartgen\nvm64k\nvm64k.efc,efc"
ENDLIST
ENDLIST
LIST "sys::work"
FILE "<project>\component\work\sys\sys.vhd,hdl"
LIST Other_Association
VALUE "<project>\simulation\subsystem.bfm,sim"
ENDLIST
ENDLIST
LIST "top_8051::work"
FILE "<project>\component\work\top_8051\top_8051.vhd,hdl"
LIST Other_Association
VALUE "<project>\simulation\subsystem.bfm,sim"
VALUE "<project>\component\work\top_8051\top_8051.pdc,pdc"
ENDLIST
ENDLIST
LIST "sys_CoreUARTapb_0_CoreUARTapb::COREUARTAPB_LIB::sys_CoreUARTapb_0_components"
FILE "<project>\component\work\sys\CoreUARTapb_0\rtl\vhdl\core\CoreUARTapb.vhd,hdl"
LIST Other_Association
VALUE "<project>\simulation\coreuart_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coreuart_usertb_include.bfm,sim"
VALUE "<project>\component\work\sys\CoreUARTapb_0\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbl.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahblapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\work\sys\CoreUARTapb_0\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\work\sys\CoreUARTapb_0\mti\scripts\bfmtovec_compile.do,do"
VALUE "<project>\component\work\sys\CoreUARTapb_0\mti\scripts\wave_vhdl_amba.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\work\sys\CoreUARTapb_0\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbl.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahblapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\work\sys\CoreUARTapb_0\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\work\sys\CoreUARTapb_0\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbl.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahblapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\work\sys\CoreUARTapb_0\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "CoreAPB3::COREAPB3_LIB::components"
FILE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd,hdl"
LIST Other_Association
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\coreapb3_usertb_master.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\mti\scripts\wave_user.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "CoreGPIO::COREGPIO_LIB::components"
FILE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\core\coregpio.vhd,hdl"
LIST Other_Association
VALUE "<project>\simulation\coregpio_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coregpio_usertb_include.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahbl.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahblapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\bfmtovec_compile.do,do"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\wave_vhdl.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahbl.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahblapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahbl.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahblapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "CoreTimer::CORETIMER_LIB"
FILE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer.vhd,hdl"
LIST Other_Association
VALUE "<project>\simulation\user_tb.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\test\testbench.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\bfmtovec_compile.do,do"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\wave.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\test\testbench.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\test\testbench.vhd,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
ENDLIST
LIST AssociatedStimulus
LIST CORE8051S
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\core8051_pkg.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\jtagdef.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\extacs.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\extclock.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\user_ram.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\user_rom.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\oci_sys.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\tb_oci_sys.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\tb_verif.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\core8051_pkg.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\jtagdef.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\extacs.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\extclock.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\user_ram.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\user_rom.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\oci_sys.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\tb_oci_sys.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\tb_verif.vhd,tb_hdl"
ENDLIST
LIST CoreAPB3
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
ENDLIST
LIST CoreGPIO
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahbl.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahblapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahbl.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahblapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
ENDLIST
LIST CoreTimer
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\test\testbench.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\test\testbench.vhd,tb_hdl"
ENDLIST
LIST sys_CoreUARTapb_0_CoreUARTapb
VALUE "<project>\component\work\sys\CoreUARTapb_0\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbl.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahblapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\work\sys\CoreUARTapb_0\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\work\sys\CoreUARTapb_0\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbl.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahblapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\work\sys\CoreUARTapb_0\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
ENDLIST
ENDLIST
LIST Other_Association
LIST top_8051
VALUE "<project>\simulation\subsystem.bfm,sim"
VALUE "<project>\component\work\top_8051\top_8051.pdc,pdc"
ENDLIST
LIST sys
VALUE "<project>\simulation\subsystem.bfm,sim"
ENDLIST
LIST CORE8051S
VALUE "<project>\simulation\bfmCompile.tcl,sim"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\core8051_pkg.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\jtagdef.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\extacs.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\extclock.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\user_ram.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\user_rom.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\oci_sys.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\tb_oci_sys.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\tb_verif.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\sim\run_8051s_test.do,do"
ENDLIST
LIST CoreAPB3
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\coreapb3_usertb_master.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\mti\scripts\wave_user.do,do"
ENDLIST
LIST CoreGPIO
VALUE "<project>\simulation\coregpio_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coregpio_usertb_include.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahbl.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahblapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\bfmtovec_compile.do,do"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\wave_vhdl.do,do"
ENDLIST
LIST CoreTimer
VALUE "<project>\simulation\user_tb.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\test\testbench.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\bfmtovec_compile.do,do"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\wave.do,do"
ENDLIST
LIST sys_CoreUARTapb_0_CoreUARTapb
VALUE "<project>\simulation\coreuart_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coreuart_usertb_include.bfm,sim"
VALUE "<project>\component\work\sys\CoreUARTapb_0\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbl.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahblapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\work\sys\CoreUARTapb_0\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\work\sys\CoreUARTapb_0\mti\scripts\bfmtovec_compile.do,do"
VALUE "<project>\component\work\sys\CoreUARTapb_0\mti\scripts\wave_vhdl_amba.do,do"
ENDLIST
LIST CoreWatchdog
VALUE "<project>\simulation\CoreWatchdog_scriptlet.bfm,sim"
ENDLIST
LIST nvm64k
VALUE "<project>\smartgen\nvm64k\nvm64k.mem,sim"
VALUE "<project>\smartgen\nvm64k\nvm64k.efc,efc"
ENDLIST
ENDLIST
LIST SimulationOptions
UseAutomaticDoFile=true
IncludeWaveDo=false
Type=max
RunTime=1000ns
Resolution=1ps
VsimOpt=
EntityName=testbench
TopInstanceName=<top>_0
DoFileName=
DoFileName2=wave.do
DoFileParams=
DisplayDUTWave=false
LogAllSignals=false
DisablePulseFiltering=false
DumpVCD=false
VCDFileName=power.vcd
VHDL2008=false
Verilog2001=false
SystemVerilog=false
TimeUnit=1
TimeUnitBase=ns
Precision=100
PrecisionBase=ps
ENDLIST
LIST ModelSimLibPath
UseCustomPath=FALSE
LibraryPath=
ENDLIST
LIST GlobalFlowOptions
GenerateHDLAfterSynthesis=FALSE
GenerateHDLAfterPhySynthesis=FALSE
RunDRCAfterSynthesis=TRUE
AutoCheckConstraints=TRUE
UpdateModelSimIni=TRUE
NoIOMode=FALSE
PeriInitStandalone=FALSE
EnableViewDraw=FALSE
UpdateViewDrawIni=TRUE
GenerateHDLFromSchematic=TRUE
VmNetlistFlowOn=FALSE
EnableDesignSeparationOn=FALSE
EnableSETMitigationOn=FALSE
DisplayFanoutLimit=10
AbortFlowOnPDCErrorsOn=TRUE
AbortFlowOnSDCErrorsOn=TRUE
FlashProInputFile=pdb
SmartGenCompileReport=T
ENDLIST
LIST PhySynthesisOptions
ENDLIST
LIST Profiles
NAME="SoftConsole"
FUNCTION="SoftwareIDE"
TOOL="SoftConsole"
LOCATION="C:\Microsemi\Libero_SoC_v11.7\SoftConsole\Eclipse\eclipse.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Synplify Pro ME"
FUNCTION="Synthesis"
TOOL="Synplify Pro ME"
LOCATION="C:\Microsemi\Libero_SoC_v11.7\Synplify\bin\synplify_pro.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="ModelSim ME"
FUNCTION="Simulation"
TOOL="ModelSim"
LOCATION="C:\Microsemi\Libero_SoC_v11.7\Model\win32acoem\modelsim.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="FlashPro"
FUNCTION="Program"
TOOL="FlashPro"
LOCATION="C:\Microsemi\Libero_SoC_v11.7\Designer\bin\flashpro.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Identify Debugger"
FUNCTION="IdentifyDebugger"
TOOL="Identify Debugger"
LOCATION="C:\Microsemi\Libero_SoC_v11.7\Identify\bin\identify_debugger.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
ENDLIST
LIST ProjectState5.1
LIST "CORE8051S::work"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "sys_CoreUARTapb_0_CoreUARTapb::COREUARTAPB_LIB::sys_CoreUARTapb_0_components"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "CoreAPB3::COREAPB3_LIB::components"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "CoreGPIO::COREGPIO_LIB::components"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "CoreTimer::CORETIMER_LIB"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST ExcludePackageForSimulation
ENDLIST
LIST ExcludePackageForSynthesis
ENDLIST
LIST IncludeModuleForSimulation
ENDLIST
LIST CDBOrder
ENDLIST
LIST UserCustomizedFileList
ENDLIST
LIST OpenedFileList
ORIENTATION;HORIZONTAL
Reports;Reports;0
ReportsCurrentItem;Generate Programming Data:top_8051_prgdata_log.rpt
StartPage;StartPage;0
ACTIVEVIEW;StartPage
ENDLIST
LIST ModuleSubBlockList
LIST "ALU::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\alu.vhd","FALSE","FALSE"
ENDLIST
LIST "CLOCK_CONTROL::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\clkctrl.vhd","FALSE","FALSE"
ENDLIST
LIST "CONTROL_UNIT::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\cpu.vhd","FALSE","FALSE"
ENDLIST
LIST "CORE8051_GLOBS::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\core8051s_globs_fusion.vhd","FALSE","FALSE"
ENDLIST
LIST "Core8051_utility::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\core8051s_utility.vhd","FALSE","FALSE"
ENDLIST
LIST "CORE8051S::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\core8051s.vhd","FALSE","FALSE"
SUBBLOCK "MAIN8051::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\main8051.vhd","FALSE","FALSE"
SUBBLOCK "ocia51::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\ocia51.vhd","FALSE","FALSE"
SUBBLOCK "RAM256X8_block_ram::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\ram256x8_block_ram.vhd","FALSE","FALSE"
SUBBLOCK "RAM256X8_registers::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\ram256x8_registers.vhd","FALSE","FALSE"
SUBBLOCK "RAM256X20::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\ram256x20_fusion.vhd","FALSE","FALSE"
SUBBLOCK "RAM256X8::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\ram256x8_fusion.vhd","FALSE","FALSE"
SUBBLOCK "CORE8051_GLOBS::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\core8051s_globs_fusion.vhd","FALSE","FALSE"
ENDLIST
LIST "CoreGPIO_Driver::work","","FALSE","FALSE"
ENDLIST
LIST "CoreTimer_Driver::work","","FALSE","FALSE"
ENDLIST
LIST "CoreUARTapb_Driver::work","","FALSE","FALSE"
ENDLIST
LIST "CoreWatchdog::work","component\Actel\DirectCore\CoreWatchdog\1.1.101\rtl\vhdl\u\CoreWatchdog.vhd","FALSE","FALSE"
ENDLIST
LIST "CoreWatchdog_Driver::work","","FALSE","FALSE"
ENDLIST
LIST "debug::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\debug.vhd","FALSE","FALSE"
ENDLIST
LIST "DESIGN_FIRMWARE::work","component\work\DESIGN_FIRMWARE\DESIGN_FIRMWARE.cxf","TRUE","FALSE"
SUBBLOCK "CoreGPIO_Driver::work","","FALSE","FALSE"
SUBBLOCK "CoreTimer_Driver::work","","FALSE","FALSE"
SUBBLOCK "CoreUARTapb_Driver::work","","FALSE","FALSE"
SUBBLOCK "CoreWatchdog_Driver::work","","FALSE","FALSE"
SUBBLOCK "HAL::work","","FALSE","FALSE"
ENDLIST
LIST "DESIGN_IO::work","component\work\DESIGN_IO\DESIGN_IO.cxf","TRUE","FALSE"
ENDLIST
LIST "FlashApb::work","hdl\flash_control.vhd","FALSE","FALSE"
SUBBLOCK "nvm64k::work","smartgen\nvm64k\nvm64k.vhd","TRUE","FALSE"
ENDLIST
LIST "HAL::work","","FALSE","FALSE"
ENDLIST
LIST "instrdec::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\instrdec.vhd","FALSE","FALSE"
ENDLIST
LIST "INTCTRL::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\intctrl.vhd","FALSE","FALSE"
ENDLIST
LIST "ISR::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\isr.vhd","FALSE","FALSE"
ENDLIST
LIST "jtag::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\jtag.vhd","FALSE","FALSE"
ENDLIST
LIST "jtagdef::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\jtagdef.vhd","FALSE","FALSE"
ENDLIST
LIST "jtagu::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\jtagu_fusion.vhd","FALSE","FALSE"
ENDLIST
LIST "MAIN8051::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\main8051.vhd","FALSE","FALSE"
SUBBLOCK "ALU::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\alu.vhd","FALSE","FALSE"
SUBBLOCK "CLOCK_CONTROL::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\clkctrl.vhd","FALSE","FALSE"
SUBBLOCK "CONTROL_UNIT::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\cpu.vhd","FALSE","FALSE"
SUBBLOCK "INTCTRL::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\intctrl.vhd","FALSE","FALSE"
SUBBLOCK "ISR::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\isr.vhd","FALSE","FALSE"
SUBBLOCK "instrdec::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\instrdec.vhd","FALSE","FALSE"
SUBBLOCK "MEMORY_CONTROL::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\memctrl.vhd","FALSE","FALSE"
SUBBLOCK "OCI::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\oci.vhd","FALSE","FALSE"
SUBBLOCK "PMU::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\pmu.vhd","FALSE","FALSE"
SUBBLOCK "RAM_SFR_CONTROL::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\ramsfrctrl.vhd","FALSE","FALSE"
SUBBLOCK "RSTCTRL::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\rstctrl.vhd","FALSE","FALSE"
ENDLIST
LIST "MEMORY_CONTROL::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\memctrl.vhd","FALSE","FALSE"
ENDLIST
LIST "memory_mux::work","hdl\memory_mux.vhd","FALSE","FALSE"
SUBBLOCK "RAM4Kx8::work","smartgen\RAM4Kx8\RAM4Kx8.vhd","TRUE","FALSE"
ENDLIST
LIST "nvm64k::work","smartgen\nvm64k\nvm64k.vhd","TRUE","FALSE"
ENDLIST
LIST "OCI::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\oci.vhd","FALSE","FALSE"
ENDLIST
LIST "ocia51::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\ocia51.vhd","FALSE","FALSE"
SUBBLOCK "debug::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\debug.vhd","FALSE","FALSE"
SUBBLOCK "jtag::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\jtag.vhd","FALSE","FALSE"
SUBBLOCK "trace::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\trace.vhd","FALSE","FALSE"
SUBBLOCK "trigger::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\trigger.vhd","FALSE","FALSE"
SUBBLOCK "jtagu::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\jtagu_fusion.vhd","FALSE","FALSE"
ENDLIST
LIST "PLL_50Mh_6Mh::work","smartgen\PLL_50Mh_6Mh\PLL_50Mh_6Mh.vhd","TRUE","FALSE"
ENDLIST
LIST "PMU::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\pmu.vhd","FALSE","FALSE"
ENDLIST
LIST "RAM256X20::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\ram256x20_fusion.vhd","FALSE","FALSE"
ENDLIST
LIST "RAM256X8::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\ram256x8_fusion.vhd","FALSE","FALSE"
ENDLIST
LIST "RAM256X8_block_ram::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\ram256x8_block_ram.vhd","FALSE","FALSE"
ENDLIST
LIST "RAM256X8_registers::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\ram256x8_registers.vhd","FALSE","FALSE"
ENDLIST
LIST "RAM4Kx8::work","smartgen\RAM4Kx8\RAM4Kx8.vhd","TRUE","FALSE"
ENDLIST
LIST "RAM_SFR_CONTROL::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\ramsfrctrl.vhd","FALSE","FALSE"
ENDLIST
LIST "rc_osc::work","smartgen\rc_osc\rc_osc.vhd","TRUE","FALSE"
ENDLIST
LIST "RSTCTRL::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\rstctrl.vhd","FALSE","FALSE"
ENDLIST
LIST "sys::work","component\work\sys\sys.vhd","TRUE","FALSE"
SUBBLOCK "CORE8051S::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\core8051s.vhd","FALSE","FALSE"
SUBBLOCK "CoreAPB3::COREAPB3_LIB::components","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd","FALSE","FALSE"
SUBBLOCK "CoreGPIO::COREGPIO_LIB::components","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\core\coregpio.vhd","FALSE","FALSE"
SUBBLOCK "CoreTimer::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer.vhd","FALSE","FALSE"
SUBBLOCK "sys_CoreUARTapb_0_CoreUARTapb::COREUARTAPB_LIB::sys_CoreUARTapb_0_components","component\work\sys\CoreUARTapb_0\rtl\vhdl\core\CoreUARTapb.vhd","FALSE","FALSE"
SUBBLOCK "CoreWatchdog::work","component\Actel\DirectCore\CoreWatchdog\1.1.101\rtl\vhdl\u\CoreWatchdog.vhd","FALSE","FALSE"
ENDLIST
LIST "top_8051::work","component\work\top_8051\top_8051.vhd","TRUE","FALSE"
SUBBLOCK "PLL_50Mh_6Mh::work","smartgen\PLL_50Mh_6Mh\PLL_50Mh_6Mh.vhd","TRUE","FALSE"
SUBBLOCK "memory_mux::work","hdl\memory_mux.vhd","FALSE","FALSE"
SUBBLOCK "rc_osc::work","smartgen\rc_osc\rc_osc.vhd","TRUE","FALSE"
SUBBLOCK "sys::work","component\work\sys\sys.vhd","TRUE","FALSE"
ENDLIST
LIST "trace::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\trace.vhd","FALSE","FALSE"
ENDLIST
LIST "trigger::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\trigger.vhd","FALSE","FALSE"
ENDLIST
LIST "sys_CoreUARTapb_0_Clock_gen::COREUARTAPB_LIB","component\work\sys\CoreUARTapb_0\rtl\vhdl\core\Clock_gen.vhd","FALSE","FALSE"
ENDLIST
LIST "sys_CoreUARTapb_0_components::COREUARTAPB_LIB","component\work\sys\CoreUARTapb_0\rtl\vhdl\core\components.vhd","FALSE","FALSE"
SUBBLOCK "sys_CoreUARTapb_0_CoreUARTapb::COREUARTAPB_LIB::sys_CoreUARTapb_0_components","component\work\sys\CoreUARTapb_0\rtl\vhdl\core\CoreUARTapb.vhd","FALSE","FALSE"
ENDLIST
LIST "sys_CoreUARTapb_0_COREUART::COREUARTAPB_LIB","component\work\sys\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd","FALSE","FALSE"
SUBBLOCK "sys_CoreUARTapb_0_Clock_gen::COREUARTAPB_LIB","component\work\sys\CoreUARTapb_0\rtl\vhdl\core\Clock_gen.vhd","FALSE","FALSE"
SUBBLOCK "sys_CoreUARTapb_0_Rx_async::COREUARTAPB_LIB","component\work\sys\CoreUARTapb_0\rtl\vhdl\core\Rx_async.vhd","FALSE","FALSE"
SUBBLOCK "sys_CoreUARTapb_0_Tx_async::COREUARTAPB_LIB","component\work\sys\CoreUARTapb_0\rtl\vhdl\core\Tx_async.vhd","FALSE","FALSE"
SUBBLOCK "sys_CoreUARTapb_0_fifo_256x8::COREUARTAPB_LIB","component\work\sys\CoreUARTapb_0\rtl\vhdl\core\fifo_256x8_fusion.vhd","FALSE","FALSE"
ENDLIST
LIST "sys_CoreUARTapb_0_coreuart_pkg::COREUARTAPB_LIB","component\work\sys\CoreUARTapb_0\rtl\vhdl\core\coreuart_pkg.vhd","FALSE","FALSE"
ENDLIST
LIST "sys_CoreUARTapb_0_CoreUARTapb::COREUARTAPB_LIB::sys_CoreUARTapb_0_components","component\work\sys\CoreUARTapb_0\rtl\vhdl\core\CoreUARTapb.vhd","FALSE","FALSE"
SUBBLOCK "sys_CoreUARTapb_0_COREUART::COREUARTAPB_LIB","component\work\sys\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd","FALSE","FALSE"
ENDLIST
LIST "sys_CoreUARTapb_0_fifo_256x8::COREUARTAPB_LIB","component\work\sys\CoreUARTapb_0\rtl\vhdl\core\fifo_256x8_fusion.vhd","FALSE","FALSE"
SUBBLOCK "sys_CoreUARTapb_0_fifo_256x8_pa3::COREUARTAPB_LIB","component\work\sys\CoreUARTapb_0\rtl\vhdl\core\fifo_256x8_fusion.vhd","FALSE","FALSE"
ENDLIST
LIST "sys_CoreUARTapb_0_fifo_256x8_pa3::COREUARTAPB_LIB","component\work\sys\CoreUARTapb_0\rtl\vhdl\core\fifo_256x8_fusion.vhd","FALSE","FALSE"
ENDLIST
LIST "sys_CoreUARTapb_0_Rx_async::COREUARTAPB_LIB","component\work\sys\CoreUARTapb_0\rtl\vhdl\core\Rx_async.vhd","FALSE","FALSE"
ENDLIST
LIST "sys_CoreUARTapb_0_Tx_async::COREUARTAPB_LIB","component\work\sys\CoreUARTapb_0\rtl\vhdl\core\Tx_async.vhd","FALSE","FALSE"
ENDLIST
LIST "bfM_Ahbl::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbl.vhd","FALSE","TRUE"
SUBBLOCK "bfm_Main::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
ENDLIST
LIST "bfM_ahblAPB::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahblapb.vhd","FALSE","TRUE"
SUBBLOCK "BFMA1i1lI::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd","FALSE","TRUE"
SUBBLOCK "bfm_Main::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
ENDLIST
LIST "BFM_ahbSLAve::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd","FALSE","TRUE"
SUBBLOCK "Bfm_aHBSlavEEXt::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd","FALSE","TRUE"
ENDLIST
LIST "Bfm_aHBSlavEEXt::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_APb::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_apb.vhd","FALSE","TRUE"
SUBBLOCK "BFMA1i1lI::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd","FALSE","TRUE"
SUBBLOCK "bfm_Main::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
ENDLIST
LIST "Bfm_aPB2apb::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd","FALSE","TRUE"
ENDLIST
LIST "BFM_apbSLAve::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_apbslave.vhd","FALSE","TRUE"
SUBBLOCK "BFm_apBSLaveEXT::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd","FALSE","TRUE"
ENDLIST
LIST "BFm_apBSLaveEXT::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_Main::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_misc::COREUARTAPB_LIB","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\misc.vhd","FALSE","TRUE"
ENDLIST
LIST "bfM_packAGE::COREUARTAPB_LIB","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_package.vhd","FALSE","TRUE"
SUBBLOCK "bfM_Ahbl::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbl.vhd","FALSE","TRUE"
SUBBLOCK "bfM_ahblAPB::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahblapb.vhd","FALSE","TRUE"
SUBBLOCK "BFM_ahbSLAve::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd","FALSE","TRUE"
SUBBLOCK "Bfm_aHBSlavEEXt::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd","FALSE","TRUE"
SUBBLOCK "BFMA1i1lI::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd","FALSE","TRUE"
SUBBLOCK "bfm_APb::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_apb.vhd","FALSE","TRUE"
SUBBLOCK "BFM_apbSLAve::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_apbslave.vhd","FALSE","TRUE"
SUBBLOCK "BFm_apBSLaveEXT::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd","FALSE","TRUE"
SUBBLOCK "Bfm_aPB2apb::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd","FALSE","TRUE"
SUBBLOCK "bfm_Main::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_textio::COREUARTAPB_LIB","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\textio.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_textio_test::COREUARTAPB_LIB","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\textio.vhd","FALSE","TRUE"
ENDLIST
LIST "BFMA1i1lI::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd","FALSE","TRUE"
ENDLIST
LIST "coreparameters::COREUARTAPB_LIB","component\work\sys\CoreUARTapb_0\coreparameters.vhd","FALSE","TRUE"
ENDLIST
LIST "testbench::COREUARTAPB_LIB","component\work\sys\CoreUARTapb_0\rtl\vhdl\test\user\testbench.vhd","FALSE","TRUE"
SUBBLOCK "bfm_APb::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_apb.vhd","FALSE","TRUE"
SUBBLOCK "sys_CoreUARTapb_0_CoreUARTapb::COREUARTAPB_LIB::sys_CoreUARTapb_0_components","component\work\sys\CoreUARTapb_0\rtl\vhdl\core\CoreUARTapb.vhd","FALSE","FALSE"
ENDLIST
LIST "core8051_pkg::CORE8051S_LIB","component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\core8051_pkg.vhd","FALSE","TRUE"
ENDLIST
LIST "EXTERNAL_ACCESS_COMPARATOR::CORE8051S_LIB","component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\extacs.vhd","FALSE","TRUE"
ENDLIST
LIST "EXTERNAL_CLOCK_GENERATOR::CORE8051S_LIB","component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\extclock.vhd","FALSE","TRUE"
ENDLIST
LIST "jtagdef::CORE8051S_LIB","component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\jtagdef.vhd","FALSE","TRUE"
ENDLIST
LIST "oci_sys::CORE8051S_LIB","component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\oci_sys.vhd","FALSE","TRUE"
SUBBLOCK "CORE8051S::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\core8051s.vhd","FALSE","FALSE"
ENDLIST
LIST "tb_oci_sys::CORE8051S_LIB","component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\tb_oci_sys.vhd","FALSE","TRUE"
SUBBLOCK "oci_sys::CORE8051S_LIB","component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\oci_sys.vhd","FALSE","TRUE"
ENDLIST
LIST "tb_verif::CORE8051S_LIB","component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\tb_verif.vhd","FALSE","TRUE"
SUBBLOCK "CORE8051S::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\core8051s.vhd","FALSE","FALSE"
SUBBLOCK "EXTERNAL_ACCESS_COMPARATOR::CORE8051S_LIB","component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\extacs.vhd","FALSE","TRUE"
SUBBLOCK "EXTERNAL_CLOCK_GENERATOR::CORE8051S_LIB","component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\extclock.vhd","FALSE","TRUE"
SUBBLOCK "USER_RAM::CORE8051S_LIB","component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\user_ram.vhd","FALSE","TRUE"
SUBBLOCK "USER_ROM::CORE8051S_LIB","component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\user_rom.vhd","FALSE","TRUE"
ENDLIST
LIST "USER_RAM::CORE8051S_LIB","component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\user_ram.vhd","FALSE","TRUE"
ENDLIST
LIST "USER_ROM::CORE8051S_LIB","component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\user_rom.vhd","FALSE","TRUE"
ENDLIST
LIST "components::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\components.vhd","FALSE","FALSE"
SUBBLOCK "CoreAPB3::COREAPB3_LIB::components","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd","FALSE","FALSE"
ENDLIST
LIST "CoreAPB3::COREAPB3_LIB::components","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd","FALSE","FALSE"
SUBBLOCK "COREAPB3_MUXPTOB3::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd","FALSE","FALSE"
SUBBLOCK "coreapb3_iaddr_reg::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd","FALSE","FALSE"
ENDLIST
LIST "coreapb3_iaddr_reg::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd","FALSE","FALSE"
ENDLIST
LIST "COREAPB3_MUXPTOB3::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd","FALSE","FALSE"
ENDLIST
LIST "bfM_Ahbl::COREAPB3_LIB","","FALSE","FALSE"
ENDLIST
LIST "bfM_ahblAPB::COREAPB3_LIB","","FALSE","FALSE"
ENDLIST
LIST "BFM_ahbSLAve::COREAPB3_LIB","","FALSE","FALSE"
ENDLIST
LIST "Bfm_aHBSlavEEXt::COREAPB3_LIB","","FALSE","FALSE"
ENDLIST
LIST "bfm_APb::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apb.vhd","FALSE","TRUE"
SUBBLOCK "bfm_Main::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
SUBBLOCK "BFMA1i1lI::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd","FALSE","TRUE"
ENDLIST
LIST "Bfm_aPB2apb::COREAPB3_LIB","","FALSE","FALSE"
ENDLIST
LIST "BFM_apbSLAve::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apbslave.vhd","FALSE","TRUE"
SUBBLOCK "BFm_apBSLaveEXT::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd","FALSE","TRUE"
ENDLIST
LIST "BFm_apBSLaveEXT::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_Main::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_misc::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\misc.vhd","FALSE","TRUE"
ENDLIST
LIST "bfM_packAGE::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_package.vhd","FALSE","TRUE"
SUBBLOCK "BFM_ahbSLAve::COREAPB3_LIB","","FALSE","FALSE"
SUBBLOCK "Bfm_aHBSlavEEXt::COREAPB3_LIB","","FALSE","FALSE"
SUBBLOCK "Bfm_aPB2apb::COREAPB3_LIB","","FALSE","FALSE"
SUBBLOCK "bfM_Ahbl::COREAPB3_LIB","","FALSE","FALSE"
SUBBLOCK "bfM_ahblAPB::COREAPB3_LIB","","FALSE","FALSE"
SUBBLOCK "bfm_Main::COREAPB3_LIB","","FALSE","FALSE"
SUBBLOCK "BFMA1i1lI::COREAPB3_LIB","","FALSE","FALSE"
SUBBLOCK "bfm_APb::COREAPB3_LIB","","FALSE","FALSE"
SUBBLOCK "BFm_apBSLaveEXT::COREAPB3_LIB","","FALSE","FALSE"
SUBBLOCK "BFM_apbSLAve::COREAPB3_LIB","","FALSE","FALSE"
ENDLIST
LIST "bfm_textio::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\textio.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_textio_test::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\textio.vhd","FALSE","TRUE"
ENDLIST
LIST "BFMA1i1lI::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd","FALSE","TRUE"
ENDLIST
LIST "coreparameters::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.vhd","FALSE","TRUE"
ENDLIST
LIST "testbench::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\test\user\testbench.vhd","FALSE","TRUE"
SUBBLOCK "bfm_APb::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apb.vhd","FALSE","TRUE"
SUBBLOCK "BFM_apbSLAve::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apbslave.vhd","FALSE","TRUE"
SUBBLOCK "CoreAPB3::COREAPB3_LIB::components","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd","FALSE","FALSE"
ENDLIST
LIST "components::COREGPIO_LIB","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\core\components.vhd","FALSE","FALSE"
SUBBLOCK "CoreGPIO::COREGPIO_LIB::components","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\core\coregpio.vhd","FALSE","FALSE"
ENDLIST
LIST "CoreGPIO::COREGPIO_LIB::components","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\core\coregpio.vhd","FALSE","FALSE"
ENDLIST
LIST "coregpio_pkg::COREGPIO_LIB","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\core\coregpio_pkg.vhd","FALSE","FALSE"
ENDLIST
LIST "bfM_Ahbl::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahbl.vhd","FALSE","TRUE"
SUBBLOCK "bfm_Main::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
ENDLIST
LIST "bfM_ahblAPB::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahblapb.vhd","FALSE","TRUE"
SUBBLOCK "BFMA1i1lI::COREGPIO_LIB","","FALSE","FALSE"
SUBBLOCK "bfm_Main::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
ENDLIST
LIST "BFM_ahbSLAve::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd","FALSE","TRUE"
SUBBLOCK "Bfm_aHBSlavEEXt::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd","FALSE","TRUE"
ENDLIST
LIST "Bfm_aHBSlavEEXt::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_APb::COREGPIO_LIB","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_apb.vhd","FALSE","TRUE"
SUBBLOCK "BFMA1i1lI::COREGPIO_LIB","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd","FALSE","TRUE"
SUBBLOCK "bfm_Main::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
ENDLIST
LIST "Bfm_aPB2apb::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd","FALSE","TRUE"
ENDLIST
LIST "BFM_apbSLAve::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_apbslave.vhd","FALSE","TRUE"
SUBBLOCK "BFm_apBSLaveEXT::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd","FALSE","TRUE"
ENDLIST
LIST "BFm_apBSLaveEXT::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_Main::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_misc::COREGPIO_LIB","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\misc.vhd","FALSE","TRUE"
ENDLIST
LIST "bfM_packAGE::COREGPIO_LIB","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_package.vhd","FALSE","TRUE"
SUBBLOCK "bfM_Ahbl::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahbl.vhd","FALSE","TRUE"
SUBBLOCK "bfM_ahblAPB::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahblapb.vhd","FALSE","TRUE"
SUBBLOCK "BFM_ahbSLAve::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd","FALSE","TRUE"
SUBBLOCK "Bfm_aHBSlavEEXt::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd","FALSE","TRUE"
SUBBLOCK "BFMA1i1lI::COREGPIO_LIB","","FALSE","FALSE"
SUBBLOCK "bfm_APb::COREGPIO_LIB","","FALSE","FALSE"
SUBBLOCK "BFM_apbSLAve::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_apbslave.vhd","FALSE","TRUE"
SUBBLOCK "BFm_apBSLaveEXT::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd","FALSE","TRUE"
SUBBLOCK "Bfm_aPB2apb::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd","FALSE","TRUE"
SUBBLOCK "bfm_Main::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_textio::COREGPIO_LIB","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\textio.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_textio_test::COREGPIO_LIB","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\textio.vhd","FALSE","TRUE"
ENDLIST
LIST "BFMA1i1lI::COREGPIO_LIB","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd","FALSE","TRUE"
ENDLIST
LIST "coreparameters::COREGPIO_LIB","component\Actel\DirectCore\CoreGPIO\3.1.101\coreparameters.vhd","FALSE","TRUE"
ENDLIST
LIST "testbench::COREGPIO_LIB","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\test\user\testbench.vhd","FALSE","TRUE"
SUBBLOCK "bfm_APb::COREGPIO_LIB","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_apb.vhd","FALSE","TRUE"
SUBBLOCK "CoreGPIO::COREGPIO_LIB::components","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\core\coregpio.vhd","FALSE","FALSE"
ENDLIST
LIST "CoreTimer::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer.vhd","FALSE","FALSE"
ENDLIST
LIST "coretimer_pkg::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer_pkg.vhd","FALSE","FALSE"
ENDLIST
LIST "bfM_Ahbl::CORETIMER_LIB","","FALSE","FALSE"
ENDLIST
LIST "bfM_ahblAPB::CORETIMER_LIB","","FALSE","FALSE"
ENDLIST
LIST "BFM_ahbSLAve::CORETIMER_LIB","","FALSE","FALSE"
ENDLIST
LIST "Bfm_aHBSlavEEXt::CORETIMER_LIB","","FALSE","FALSE"
ENDLIST
LIST "bfm_APb::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_apb.vhd","FALSE","TRUE"
SUBBLOCK "BFMA1i1lI::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd","FALSE","TRUE"
SUBBLOCK "bfm_Main::CORETIMER_LIB::bfM_packAGE","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
ENDLIST
LIST "Bfm_aPB2apb::CORETIMER_LIB::bfM_packAGE","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd","FALSE","TRUE"
ENDLIST
LIST "BFM_apbSLAve::CORETIMER_LIB","","FALSE","FALSE"
ENDLIST
LIST "BFm_apBSLaveEXT::CORETIMER_LIB","","FALSE","FALSE"
ENDLIST
LIST "bfm_Main::CORETIMER_LIB::bfM_packAGE","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_misc::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\misc.vhd","FALSE","TRUE"
ENDLIST
LIST "bfM_packAGE::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_package.vhd","FALSE","TRUE"
SUBBLOCK "BFM_ahbSLAve::CORETIMER_LIB","","FALSE","FALSE"
SUBBLOCK "BFM_apbSLAve::CORETIMER_LIB","","FALSE","FALSE"
SUBBLOCK "BFm_apBSLaveEXT::CORETIMER_LIB","","FALSE","FALSE"
SUBBLOCK "Bfm_aHBSlavEEXt::CORETIMER_LIB","","FALSE","FALSE"
SUBBLOCK "bfM_Ahbl::CORETIMER_LIB","","FALSE","FALSE"
SUBBLOCK "bfM_ahblAPB::CORETIMER_LIB","","FALSE","FALSE"
SUBBLOCK "BFMA1i1lI::CORETIMER_LIB","","FALSE","FALSE"
SUBBLOCK "bfm_APb::CORETIMER_LIB","","FALSE","FALSE"
SUBBLOCK "Bfm_aPB2apb::CORETIMER_LIB::bfM_packAGE","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd","FALSE","TRUE"
SUBBLOCK "bfm_Main::CORETIMER_LIB::bfM_packAGE","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_textio::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\textio.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_textio_test::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\textio.vhd","FALSE","TRUE"
ENDLIST
LIST "BFMA1i1lI::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd","FALSE","TRUE"
ENDLIST
LIST "testbench::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\test\testbench.vhd","FALSE","TRUE"
SUBBLOCK "bfm_APb::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_apb.vhd","FALSE","TRUE"
SUBBLOCK "CoreTimer::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer.vhd","FALSE","FALSE"
ENDLIST
ENDLIST
LIST ActiveTestBenchList
ENDLIST
LIST IOTabList
ENDLIST
LIST FPTabList
ENDLIST
LIST TimingTabList
ENDLIST
LIST FDCTabList
ENDLIST
