#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Aug 31 17:43:48 2025
# Process ID: 217993
# Current directory: /home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/vivado.jou
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "myhls"
## variable backend
## set backend "vivado"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 12.5%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
# synth_design -top ${project_name} -part $part
Command: synth_design -top myhls -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 218022
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2138.770 ; gain = 0.000 ; free physical = 787056 ; free virtual = 886057
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'myhls' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/myhls.v:12]
INFO: [Synth 8-6157] synthesizing module 'zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config16_s' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config16_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_state2 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state3 bound to: 9'b000000100 
	Parameter ap_ST_fsm_state4 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state5 bound to: 9'b000010000 
	Parameter ap_ST_fsm_state6 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state7 bound to: 9'b001000000 
	Parameter ap_ST_fsm_state8 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state9 bound to: 9'b100000000 
INFO: [Synth 8-6157] synthesizing module 'regslice_both' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/regslice_core.v:372]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf' (1#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/regslice_core.v:402]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf' (2#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both' (3#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/regslice_core.v:8]
INFO: [Synth 8-6155] done synthesizing module 'zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config16_s' (4#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config16_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state9 bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0' (5#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb.v:48]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 69 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core' (6#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb' (7#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb.v:48]
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s' (8#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s.v:921]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s.v:923]
INFO: [Synth 8-6155] done synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s' (9#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s' (10#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config4_s' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config4_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state5 bound to: 3'b100 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config4_s.v:382]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config4_s.v:388]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config4_s.v:390]
INFO: [Synth 8-6155] done synthesizing module 'relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config4_s' (11#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config4_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config17_s' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config17_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_state2 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state3 bound to: 9'b000000100 
	Parameter ap_ST_fsm_state4 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state5 bound to: 9'b000010000 
	Parameter ap_ST_fsm_state6 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state7 bound to: 9'b001000000 
	Parameter ap_ST_fsm_state8 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state9 bound to: 9'b100000000 
INFO: [Synth 8-6155] done synthesizing module 'zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config17_s' (12#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config17_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_s' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state9 bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0' (13#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_ufixed_16_6_4_0_0_1u_config5_s' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/shift_line_buffer_array_ap_ufixed_16_6_4_0_0_1u_config5_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_ufixed_16_6_4_0_0_1u_config5_s' (14#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/shift_line_buffer_array_ap_ufixed_16_6_4_0_0_1u_config5_s.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s.v:988]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s.v:990]
INFO: [Synth 8-6155] done synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s' (15#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_s' (16#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config7_s' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config7_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state5 bound to: 3'b100 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config7_s.v:572]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config7_s.v:574]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config7_s.v:576]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config7_s.v:578]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config7_s.v:580]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config7_s.v:582]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config7_s.v:610]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config7_s.v:612]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config7_s.v:614]
INFO: [Synth 8-6155] done synthesizing module 'relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config7_s' (17#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config7_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state8 bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg.v:48]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 63 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_core' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 63 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_core' (18#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg' (19#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg.v:48]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s.v:2674]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s.v:2676]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s.v:2678]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s.v:2680]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s.v:2682]
INFO: [Synth 8-6155] done synthesizing module 'pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s' (20#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_s' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state4 bound to: 9'b000000100 
	Parameter ap_ST_fsm_state5 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state6 bound to: 9'b000010000 
	Parameter ap_ST_fsm_state7 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state8 bound to: 9'b001000000 
	Parameter ap_ST_fsm_state9 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state10 bound to: 9'b100000000 
INFO: [Synth 8-6157] synthesizing module 'dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s' (21#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_s' (22#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_array_ap_fixed_16u_array_ap_ufixed_16_6_4_0_0_16u_relu_config12_s' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_16_6_4_0_0_16u_relu_config12_s.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_16_6_4_0_0_16u_relu_config12_s.v:1666]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_16_6_4_0_0_16u_relu_config12_s.v:1668]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_16_6_4_0_0_16u_relu_config12_s.v:1670]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_16_6_4_0_0_16u_relu_config12_s.v:1672]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_16_6_4_0_0_16u_relu_config12_s.v:1674]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_16_6_4_0_0_16u_relu_config12_s.v:1676]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_16_6_4_0_0_16u_relu_config12_s.v:1678]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_16_6_4_0_0_16u_relu_config12_s.v:1680]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_16_6_4_0_0_16u_relu_config12_s.v:1682]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_16_6_4_0_0_16u_relu_config12_s.v:1684]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_16_6_4_0_0_16u_relu_config12_s.v:1686]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_16_6_4_0_0_16u_relu_config12_s.v:1688]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_16_6_4_0_0_16u_relu_config12_s.v:1690]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_16_6_4_0_0_16u_relu_config12_s.v:1692]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_16_6_4_0_0_16u_relu_config12_s.v:1694]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_16_6_4_0_0_16u_relu_config12_s.v:1696]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_16_6_4_0_0_16u_relu_config12_s.v:1698]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_16_6_4_0_0_16u_relu_config12_s.v:1700]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_16_6_4_0_0_16u_relu_config12_s.v:1702]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_16_6_4_0_0_16u_relu_config12_s.v:1704]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_16_6_4_0_0_16u_relu_config12_s.v:1706]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_16_6_4_0_0_16u_relu_config12_s.v:1708]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_16_6_4_0_0_16u_relu_config12_s.v:1710]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_16_6_4_0_0_16u_relu_config12_s.v:1712]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_16_6_4_0_0_16u_relu_config12_s.v:1714]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_16_6_4_0_0_16u_relu_config12_s.v:1716]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_16_6_4_0_0_16u_relu_config12_s.v:1718]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_16_6_4_0_0_16u_relu_config12_s.v:1720]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_16_6_4_0_0_16u_relu_config12_s.v:1722]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_16_6_4_0_0_16u_relu_config12_s.v:1724]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_16_6_4_0_0_16u_relu_config12_s.v:1726]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_16_6_4_0_0_16u_relu_config12_s.v:1728]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_16_6_4_0_0_16u_relu_config12_s.v:1860]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_16_6_4_0_0_16u_relu_config12_s.v:1862]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_16_6_4_0_0_16u_relu_config12_s.v:1864]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_16_6_4_0_0_16u_relu_config12_s.v:1866]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_16_6_4_0_0_16u_relu_config12_s.v:1868]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_16_6_4_0_0_16u_relu_config12_s.v:1870]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_16_6_4_0_0_16u_relu_config12_s.v:1872]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_16_6_4_0_0_16u_relu_config12_s.v:1874]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_16_6_4_0_0_16u_relu_config12_s.v:1876]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_16_6_4_0_0_16u_relu_config12_s.v:1878]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_16_6_4_0_0_16u_relu_config12_s.v:1880]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_16_6_4_0_0_16u_relu_config12_s.v:1882]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_16_6_4_0_0_16u_relu_config12_s.v:1884]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_16_6_4_0_0_16u_relu_config12_s.v:1886]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_16_6_4_0_0_16u_relu_config12_s.v:1888]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_16_6_4_0_0_16u_relu_config12_s.v:1890]
INFO: [Synth 8-6155] done synthesizing module 'relu_array_ap_fixed_16u_array_ap_ufixed_16_6_4_0_0_16u_relu_config12_s' (23#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_16_6_4_0_0_16u_relu_config12_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'dense_array_ap_ufixed_16u_array_ap_fixed_27_10_5_3_0_1u_config13_s' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_array_ap_ufixed_16u_array_ap_fixed_27_10_5_3_0_1u_config13_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s' (24#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dense_array_ap_ufixed_16u_array_ap_fixed_27_10_5_3_0_1u_config13_s' (25#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_array_ap_ufixed_16u_array_ap_fixed_27_10_5_3_0_1u_config13_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s_sigmoid_table2' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s_sigmoid_table2.v:39]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s_sigmoid_table2_rom' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s_sigmoid_table2.v:6]
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-3876] $readmem data file './sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s_sigmoid_table2_rom.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s_sigmoid_table2.v:21]
INFO: [Synth 8-6155] done synthesizing module 'sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s_sigmoid_table2_rom' (26#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s_sigmoid_table2.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s_sigmoid_table2' (27#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s_sigmoid_table2.v:39]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s.v:343]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s.v:345]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s.v:347]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s.v:349]
INFO: [Synth 8-6155] done synthesizing module 'sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s' (28#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d4761_A' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w16_d4761_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 13 - type: integer 
	Parameter DEPTH bound to: 4761 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d4761_A' (29#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w16_d4761_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w39_d3969_A' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w39_d3969_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 39 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter DEPTH bound to: 3969 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w39_d3969_A' (30#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w39_d3969_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d3969_A' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w16_d3969_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter DEPTH bound to: 3969 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d3969_A' (31#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w16_d3969_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d81_A' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w16_d81_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DEPTH bound to: 81 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d81_A' (32#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w16_d81_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w41_d1_A' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w41_d1_A.v:42]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 41 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6157] synthesizing module 'fifo_w41_d1_A_shiftReg' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w41_d1_A.v:8]
	Parameter DATA_WIDTH bound to: 41 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w41_d1_A_shiftReg' (33#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w41_d1_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w41_d1_A' (34#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w41_d1_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d1_A' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w16_d1_A.v:42]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d1_A_shiftReg' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w16_d1_A.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d1_A_shiftReg' (35#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w16_d1_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d1_A' (36#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w16_d1_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w27_d1_A' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w27_d1_A.v:42]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 27 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6157] synthesizing module 'fifo_w27_d1_A_shiftReg' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w27_d1_A.v:8]
	Parameter DATA_WIDTH bound to: 27 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w27_d1_A_shiftReg' (37#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w27_d1_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w27_d1_A' (38#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w27_d1_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0_shiftReg' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0_shiftReg' (39#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0' (40#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config4_U0' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config4_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config4_U0_shiftReg' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config4_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config4_U0_shiftReg' (41#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config4_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config4_U0' (42#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config4_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config17_U0' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config17_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config17_U0_shiftReg' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config17_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config17_U0_shiftReg' (43#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config17_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config17_U0' (44#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config17_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5Ffa' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5Ffa.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5Ffa_shiftReg' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5Ffa.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5Ffa_shiftReg' (45#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5Ffa.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5Ffa' (46#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5Ffa.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config7_U0' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config7_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config7_U0_shiftReg' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config7_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config7_U0_shiftReg' (47#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config7_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config7_U0' (48#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config7_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_U0' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_U0_shiftReg' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_U0_shiftReg' (49#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_U0' (50#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0_shiftReg' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0_shiftReg' (51#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0' (52#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_ap_fixed_16u_array_ap_ufixed_16_6_4_0_0_16u_relu_config1Gfk' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_16u_array_ap_ufixed_16_6_4_0_0_16u_relu_config1Gfk.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_ap_fixed_16u_array_ap_ufixed_16_6_4_0_0_16u_relu_config1Gfk_shiftReg' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_16u_array_ap_ufixed_16_6_4_0_0_16u_relu_config1Gfk.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_ap_fixed_16u_array_ap_ufixed_16_6_4_0_0_16u_relu_config1Gfk_shiftReg' (53#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_16u_array_ap_ufixed_16_6_4_0_0_16u_relu_config1Gfk.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_ap_fixed_16u_array_ap_ufixed_16_6_4_0_0_16u_relu_config1Gfk' (54#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_16u_array_ap_ufixed_16_6_4_0_0_16u_relu_config1Gfk.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_dense_array_ap_ufixed_16u_array_ap_fixed_27_10_5_3_0_1u_config13_U0' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_dense_array_ap_ufixed_16u_array_ap_fixed_27_10_5_3_0_1u_config13_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_dense_array_ap_ufixed_16u_array_ap_fixed_27_10_5_3_0_1u_config13_U0_shiftReg' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_dense_array_ap_ufixed_16u_array_ap_fixed_27_10_5_3_0_1u_config13_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_dense_array_ap_ufixed_16u_array_ap_fixed_27_10_5_3_0_1u_config13_U0_shiftReg' (55#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_dense_array_ap_ufixed_16u_array_ap_fixed_27_10_5_3_0_1u_config13_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_dense_array_ap_ufixed_16u_array_ap_fixed_27_10_5_3_0_1u_config13_U0' (56#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_dense_array_ap_ufixed_16u_array_ap_fixed_27_10_5_3_0_1u_config13_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_U0' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_U0_shiftReg' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_U0_shiftReg' (57#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_U0' (58#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_U0.v:42]
INFO: [Synth 8-6155] done synthesizing module 'myhls' (59#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/myhls.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2226.035 ; gain = 87.266 ; free physical = 783784 ; free virtual = 882793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 2229.004 ; gain = 90.234 ; free physical = 783954 ; free virtual = 882963
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 2248.930 ; gain = 110.160 ; free physical = 783774 ; free virtual = 882782
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
DSP Debug: swapped A/B pins for adder 0x50b6f7a0
DSP Debug: swapped A/B pins for adder 0x389e59f0
DSP Debug: swapped A/B pins for adder 0x4cd21980
DSP Debug: swapped A/B pins for adder 0x424551d0
DSP Debug: swapped A/B pins for adder 0x4d018030
DSP Debug: swapped A/B pins for adder 0x4e017a70
DSP Debug: swapped A/B pins for adder 0x4231eee0
DSP Debug: swapped A/B pins for adder 0x3fc75ed0
DSP Debug: swapped A/B pins for adder 0x4d016410
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"fifo_w16_d4761_A:/mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "fifo_w16_d4761_A:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "fifo_w16_d4761_A:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "fifo_w16_d4761_A:/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"fifo_w39_d3969_A:/mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 36 for RAM "fifo_w39_d3969_A:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "fifo_w39_d3969_A:/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"fifo_w16_d3969_A:/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "fifo_w16_d3969_A:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "fifo_w16_d3969_A:/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"fifo_w16_d81_A:/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "fifo_w16_d81_A:/mem_reg"
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:06 ; elapsed = 00:01:05 . Memory (MB): peak = 4364.191 ; gain = 2225.422 ; free physical = 721985 ; free virtual = 821262
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   56 Bit       Adders := 3     
	   6 Input   38 Bit       Adders := 3     
	   5 Input   38 Bit       Adders := 1     
	   3 Input   38 Bit       Adders := 1     
	   3 Input   37 Bit       Adders := 3     
	   8 Input   37 Bit       Adders := 3     
	   7 Input   37 Bit       Adders := 7     
	   9 Input   37 Bit       Adders := 1     
	   5 Input   37 Bit       Adders := 3     
	   4 Input   36 Bit       Adders := 1     
	   2 Input   36 Bit       Adders := 5     
	   5 Input   36 Bit       Adders := 9     
	   7 Input   36 Bit       Adders := 3     
	   6 Input   36 Bit       Adders := 3     
	   3 Input   36 Bit       Adders := 5     
	   2 Input   35 Bit       Adders := 6     
	   6 Input   35 Bit       Adders := 6     
	   3 Input   35 Bit       Adders := 4     
	   4 Input   35 Bit       Adders := 4     
	   9 Input   35 Bit       Adders := 1     
	   5 Input   35 Bit       Adders := 4     
	   2 Input   34 Bit       Adders := 18    
	   3 Input   34 Bit       Adders := 24    
	   5 Input   34 Bit       Adders := 4     
	   4 Input   34 Bit       Adders := 4     
	   2 Input   33 Bit       Adders := 55    
	   3 Input   33 Bit       Adders := 3     
	   4 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 3     
	   2 Input   31 Bit       Adders := 6     
	   6 Input   31 Bit       Adders := 1     
	   3 Input   31 Bit       Adders := 1     
	   2 Input   30 Bit       Adders := 29    
	   3 Input   30 Bit       Adders := 10    
	   4 Input   30 Bit       Adders := 3     
	   6 Input   30 Bit       Adders := 1     
	   2 Input   29 Bit       Adders := 94    
	   3 Input   29 Bit       Adders := 22    
	   4 Input   29 Bit       Adders := 3     
	   5 Input   29 Bit       Adders := 1     
	   6 Input   29 Bit       Adders := 1     
	   2 Input   28 Bit       Adders := 165   
	   3 Input   28 Bit       Adders := 52    
	   4 Input   28 Bit       Adders := 16    
	   2 Input   27 Bit       Adders := 269   
	   4 Input   27 Bit       Adders := 21    
	   3 Input   27 Bit       Adders := 76    
	   5 Input   27 Bit       Adders := 1     
	  32 Input   27 Bit       Adders := 3     
	  17 Input   27 Bit       Adders := 3     
	   4 Input   26 Bit       Adders := 13    
	   2 Input   26 Bit       Adders := 293   
	   3 Input   26 Bit       Adders := 101   
	   5 Input   26 Bit       Adders := 1     
	   2 Input   25 Bit       Adders := 242   
	   3 Input   25 Bit       Adders := 105   
	   4 Input   25 Bit       Adders := 7     
	   5 Input   25 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 163   
	   3 Input   24 Bit       Adders := 142   
	   4 Input   24 Bit       Adders := 4     
	   6 Input   24 Bit       Adders := 1     
	   5 Input   24 Bit       Adders := 2     
	   2 Input   23 Bit       Adders := 94    
	   3 Input   23 Bit       Adders := 150   
	   4 Input   23 Bit       Adders := 2     
	   5 Input   23 Bit       Adders := 1     
	   4 Input   22 Bit       Adders := 9     
	   3 Input   22 Bit       Adders := 96    
	   2 Input   22 Bit       Adders := 60    
	   5 Input   22 Bit       Adders := 1     
	   2 Input   21 Bit       Adders := 40    
	   3 Input   21 Bit       Adders := 72    
	   4 Input   21 Bit       Adders := 3     
	   5 Input   21 Bit       Adders := 1     
	   3 Input   20 Bit       Adders := 46    
	   2 Input   20 Bit       Adders := 13    
	   5 Input   20 Bit       Adders := 1     
	   4 Input   20 Bit       Adders := 2     
	   3 Input   19 Bit       Adders := 14    
	   2 Input   19 Bit       Adders := 2     
	   3 Input   18 Bit       Adders := 1     
	   3 Input   17 Bit       Adders := 3     
	   2 Input   17 Bit       Adders := 3     
	   2 Input   16 Bit       Adders := 23    
	   2 Input   13 Bit       Adders := 8     
	   2 Input   12 Bit       Adders := 27    
	   3 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 14    
	   2 Input    6 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 51    
+---XORs : 
	   2 Input     10 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 25    
+---Registers : 
	               50 Bit    Registers := 3     
	               41 Bit    Registers := 32    
	               39 Bit    Registers := 15    
	               38 Bit    Registers := 2     
	               37 Bit    Registers := 13    
	               36 Bit    Registers := 15    
	               35 Bit    Registers := 12    
	               34 Bit    Registers := 44    
	               33 Bit    Registers := 32    
	               32 Bit    Registers := 23    
	               31 Bit    Registers := 25    
	               30 Bit    Registers := 32    
	               29 Bit    Registers := 63    
	               28 Bit    Registers := 122   
	               27 Bit    Registers := 175   
	               26 Bit    Registers := 174   
	               25 Bit    Registers := 118   
	               24 Bit    Registers := 65    
	               23 Bit    Registers := 22    
	               22 Bit    Registers := 11    
	               21 Bit    Registers := 17    
	               20 Bit    Registers := 16    
	               19 Bit    Registers := 9     
	               18 Bit    Registers := 105   
	               17 Bit    Registers := 1544  
	               16 Bit    Registers := 2692  
	               13 Bit    Registers := 6     
	               12 Bit    Registers := 19    
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 12    
	                6 Bit    Registers := 8     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 60    
	                1 Bit    Registers := 271   
+---RAMs : 
	             151K Bit	(3969 X 39 bit)          RAMs := 4     
	              74K Bit	(4761 X 16 bit)          RAMs := 2     
	              62K Bit	(3969 X 16 bit)          RAMs := 4     
	               1K Bit	(81 X 16 bit)          RAMs := 3     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input   39 Bit        Muxes := 7     
	   2 Input   32 Bit        Muxes := 8     
	   2 Input   31 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 2     
	   3 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 14    
	   2 Input   13 Bit        Muxes := 8     
	   2 Input   12 Bit        Muxes := 32    
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 5     
	  10 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 10    
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 5     
	   4 Input    3 Bit        Muxes := 4     
	   6 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 24    
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 336   
	   3 Input    1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP add_ln703_3157_reg_37682905_reg, operation Mode is: C+A''*(B:0x33).
DSP Report: register data_159_V_read_int_reg_reg is absorbed into DSP add_ln703_3157_reg_37682905_reg.
DSP Report: register data_159_V_read_1_reg_37677131_reg is absorbed into DSP add_ln703_3157_reg_37682905_reg.
DSP Report: register add_ln703_3157_reg_37682905_reg is absorbed into DSP add_ln703_3157_reg_37682905_reg.
DSP Report: operator add_ln703_3157_fu_37660488_p2 is absorbed into DSP add_ln703_3157_reg_37682905_reg.
DSP Report: operator mul_ln1118_1897_fu_5644_p2 is absorbed into DSP add_ln703_3157_reg_37682905_reg.
DSP Report: Generating DSP mul_ln1118_1989_fu_5862_p2, operation Mode is: A''*(B:0x2f).
DSP Report: register data_167_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1989_fu_5862_p2.
DSP Report: register data_167_V_read_1_reg_37677028_reg is absorbed into DSP mul_ln1118_1989_fu_5862_p2.
DSP Report: operator mul_ln1118_1989_fu_5862_p2 is absorbed into DSP mul_ln1118_1989_fu_5862_p2.
DSP Report: Generating DSP add_ln703_3159_fu_37660504_p2, operation Mode is: PCIN+A''*(B:0x26).
DSP Report: register data_170_V_read_int_reg_reg is absorbed into DSP add_ln703_3159_fu_37660504_p2.
DSP Report: register data_170_V_read_1_reg_37676994_reg is absorbed into DSP add_ln703_3159_fu_37660504_p2.
DSP Report: operator add_ln703_3159_fu_37660504_p2 is absorbed into DSP add_ln703_3159_fu_37660504_p2.
DSP Report: operator mul_ln1118_2020_fu_6234_p2 is absorbed into DSP add_ln703_3159_fu_37660504_p2.
DSP Report: Generating DSP add_ln703_3159_reg_37682910_reg, operation Mode is: PCIN+A''*(B:0x2e).
DSP Report: register data_219_V_read_int_reg_reg is absorbed into DSP add_ln703_3159_reg_37682910_reg.
DSP Report: register data_219_V_read_1_reg_37676358_reg is absorbed into DSP add_ln703_3159_reg_37682910_reg.
DSP Report: register add_ln703_3159_reg_37682910_reg is absorbed into DSP add_ln703_3159_reg_37682910_reg.
DSP Report: operator add_ln703_3159_fu_37660504_p2 is absorbed into DSP add_ln703_3159_reg_37682910_reg.
DSP Report: operator mul_ln1118_2619_fu_4078_p2 is absorbed into DSP add_ln703_3159_reg_37682910_reg.
DSP Report: Generating DSP mul_ln1118_2274_fu_7087_p2, operation Mode is: A''*(B:0x15).
DSP Report: register data_190_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2274_fu_7087_p2.
DSP Report: register data_190_V_read_1_reg_37676741_reg is absorbed into DSP mul_ln1118_2274_fu_7087_p2.
DSP Report: operator mul_ln1118_2274_fu_7087_p2 is absorbed into DSP mul_ln1118_2274_fu_7087_p2.
DSP Report: Generating DSP add_ln703_3167_fu_37660552_p2, operation Mode is: PCIN+A:B''+C'.
DSP Report: register add_ln703_3167_fu_37660552_p2 is absorbed into DSP add_ln703_3167_fu_37660552_p2.
DSP Report: register add_ln703_3167_fu_37660552_p2 is absorbed into DSP add_ln703_3167_fu_37660552_p2.
DSP Report: register add_ln703_3167_fu_37660552_p2 is absorbed into DSP add_ln703_3167_fu_37660552_p2.
DSP Report: operator add_ln703_3167_fu_37660552_p2 is absorbed into DSP add_ln703_3167_fu_37660552_p2.
DSP Report: Generating DSP mul_ln1118_2886_fu_4474_p2, operation Mode is: A''*(B:0x3fe0f).
DSP Report: register mul_ln1118_2886_fu_4474_p2 is absorbed into DSP mul_ln1118_2886_fu_4474_p2.
DSP Report: register mul_ln1118_2886_fu_4474_p2 is absorbed into DSP mul_ln1118_2886_fu_4474_p2.
DSP Report: operator mul_ln1118_2886_fu_4474_p2 is absorbed into DSP mul_ln1118_2886_fu_4474_p2.
DSP Report: Generating DSP add_ln703_3410_fu_37662132_p2, operation Mode is: C+A''*(B:0x15e).
DSP Report: register data_190_V_read_int_reg_reg is absorbed into DSP add_ln703_3410_fu_37662132_p2.
DSP Report: register data_190_V_read_1_reg_37676741_reg is absorbed into DSP add_ln703_3410_fu_37662132_p2.
DSP Report: operator add_ln703_3410_fu_37662132_p2 is absorbed into DSP add_ln703_3410_fu_37662132_p2.
DSP Report: operator mul_ln1118_2279_fu_5553_p2 is absorbed into DSP add_ln703_3410_fu_37662132_p2.
DSP Report: Generating DSP mul_ln1118_1818_fu_5695_p2, operation Mode is: A''*(B:0x3ff4f).
DSP Report: register mul_ln1118_1818_fu_5695_p2 is absorbed into DSP mul_ln1118_1818_fu_5695_p2.
DSP Report: register mul_ln1118_1818_fu_5695_p2 is absorbed into DSP mul_ln1118_1818_fu_5695_p2.
DSP Report: operator mul_ln1118_1818_fu_5695_p2 is absorbed into DSP mul_ln1118_1818_fu_5695_p2.
DSP Report: Generating DSP mul_ln1118_1749_fu_7439_p2, operation Mode is: A''*(B:0x3ff28).
DSP Report: register mul_ln1118_1749_fu_7439_p2 is absorbed into DSP mul_ln1118_1749_fu_7439_p2.
DSP Report: register mul_ln1118_1749_fu_7439_p2 is absorbed into DSP mul_ln1118_1749_fu_7439_p2.
DSP Report: operator mul_ln1118_1749_fu_7439_p2 is absorbed into DSP mul_ln1118_1749_fu_7439_p2.
DSP Report: Generating DSP mul_ln1118_2373_fu_6429_p2, operation Mode is: A''*(B:0x3fe91).
DSP Report: register mul_ln1118_2373_fu_6429_p2 is absorbed into DSP mul_ln1118_2373_fu_6429_p2.
DSP Report: register mul_ln1118_2373_fu_6429_p2 is absorbed into DSP mul_ln1118_2373_fu_6429_p2.
DSP Report: operator mul_ln1118_2373_fu_6429_p2 is absorbed into DSP mul_ln1118_2373_fu_6429_p2.
DSP Report: Generating DSP mul_ln1118_2271_fu_5344_p2, operation Mode is: A''*(B:0x3fef3).
DSP Report: register mul_ln1118_2271_fu_5344_p2 is absorbed into DSP mul_ln1118_2271_fu_5344_p2.
DSP Report: register mul_ln1118_2271_fu_5344_p2 is absorbed into DSP mul_ln1118_2271_fu_5344_p2.
DSP Report: operator mul_ln1118_2271_fu_5344_p2 is absorbed into DSP mul_ln1118_2271_fu_5344_p2.
DSP Report: Generating DSP mul_ln1118_1979_fu_5852_p2, operation Mode is: A''*(B:0xc2).
DSP Report: register data_166_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1979_fu_5852_p2.
DSP Report: register data_166_V_read_1_reg_37677044_reg is absorbed into DSP mul_ln1118_1979_fu_5852_p2.
DSP Report: operator mul_ln1118_1979_fu_5852_p2 is absorbed into DSP mul_ln1118_1979_fu_5852_p2.
DSP Report: Generating DSP add_ln703_3366_fu_37661848_p2, operation Mode is: PCIN+A''*(B:0x9a).
DSP Report: register data_202_V_read_int_reg_reg is absorbed into DSP add_ln703_3366_fu_37661848_p2.
DSP Report: register data_202_V_read_1_reg_37676570_reg is absorbed into DSP add_ln703_3366_fu_37661848_p2.
DSP Report: operator add_ln703_3366_fu_37661848_p2 is absorbed into DSP add_ln703_3366_fu_37661848_p2.
DSP Report: operator mul_ln1118_2408_fu_5845_p2 is absorbed into DSP add_ln703_3366_fu_37661848_p2.
DSP Report: Generating DSP add_ln703_3366_fu_37661848_p2, operation Mode is: PCIN+A''*(B:0x96).
DSP Report: register data_213_V_read_int_reg_reg is absorbed into DSP add_ln703_3366_fu_37661848_p2.
DSP Report: register data_213_V_read_1_reg_37676431_reg is absorbed into DSP add_ln703_3366_fu_37661848_p2.
DSP Report: operator add_ln703_3366_fu_37661848_p2 is absorbed into DSP add_ln703_3366_fu_37661848_p2.
DSP Report: operator mul_ln1118_2545_fu_4350_p2 is absorbed into DSP add_ln703_3366_fu_37661848_p2.
DSP Report: Generating DSP mul_ln1118_2877_fu_6796_p2, operation Mode is: A''*(B:0x3fdc3).
DSP Report: register mul_ln1118_2877_fu_6796_p2 is absorbed into DSP mul_ln1118_2877_fu_6796_p2.
DSP Report: register mul_ln1118_2877_fu_6796_p2 is absorbed into DSP mul_ln1118_2877_fu_6796_p2.
DSP Report: operator mul_ln1118_2877_fu_6796_p2 is absorbed into DSP mul_ln1118_2877_fu_6796_p2.
DSP Report: Generating DSP add_ln703_2575_fu_37656741_p2, operation Mode is: C+A''*(B:0x123).
DSP Report: register data_196_V_read_int_reg_reg is absorbed into DSP add_ln703_2575_fu_37656741_p2.
DSP Report: register data_196_V_read_1_reg_37676656_reg is absorbed into DSP add_ln703_2575_fu_37656741_p2.
DSP Report: operator add_ln703_2575_fu_37656741_p2 is absorbed into DSP add_ln703_2575_fu_37656741_p2.
DSP Report: operator mul_ln1118_2340_fu_6693_p2 is absorbed into DSP add_ln703_2575_fu_37656741_p2.
DSP Report: Generating DSP add_ln703_2575_reg_37682300_reg, operation Mode is: PCIN+A''*(B:0x168).
DSP Report: register data_202_V_read_int_reg_reg is absorbed into DSP add_ln703_2575_reg_37682300_reg.
DSP Report: register data_202_V_read_1_reg_37676570_reg is absorbed into DSP add_ln703_2575_reg_37682300_reg.
DSP Report: register add_ln703_2575_reg_37682300_reg is absorbed into DSP add_ln703_2575_reg_37682300_reg.
DSP Report: operator add_ln703_2575_fu_37656741_p2 is absorbed into DSP add_ln703_2575_reg_37682300_reg.
DSP Report: operator mul_ln1118_2402_fu_4694_p2 is absorbed into DSP add_ln703_2575_reg_37682300_reg.
DSP Report: Generating DSP mul_ln1118_2379_fu_5959_p2, operation Mode is: A''*(B:0x3fda2).
DSP Report: register mul_ln1118_2379_fu_5959_p2 is absorbed into DSP mul_ln1118_2379_fu_5959_p2.
DSP Report: register mul_ln1118_2379_fu_5959_p2 is absorbed into DSP mul_ln1118_2379_fu_5959_p2.
DSP Report: operator mul_ln1118_2379_fu_5959_p2 is absorbed into DSP mul_ln1118_2379_fu_5959_p2.
DSP Report: Generating DSP mul_ln1118_2366_fu_5281_p2, operation Mode is: A''*(B:0x3fccd).
DSP Report: register mul_ln1118_2366_fu_5281_p2 is absorbed into DSP mul_ln1118_2366_fu_5281_p2.
DSP Report: register mul_ln1118_2366_fu_5281_p2 is absorbed into DSP mul_ln1118_2366_fu_5281_p2.
DSP Report: operator mul_ln1118_2366_fu_5281_p2 is absorbed into DSP mul_ln1118_2366_fu_5281_p2.
DSP Report: Generating DSP mul_ln1118_1845_fu_4472_p2, operation Mode is: A''*(B:0x3ffba).
DSP Report: register mul_ln1118_1845_fu_4472_p2 is absorbed into DSP mul_ln1118_1845_fu_4472_p2.
DSP Report: register mul_ln1118_1845_fu_4472_p2 is absorbed into DSP mul_ln1118_1845_fu_4472_p2.
DSP Report: operator mul_ln1118_1845_fu_4472_p2 is absorbed into DSP mul_ln1118_1845_fu_4472_p2.
DSP Report: Generating DSP mul_ln1118_2362_fu_6408_p2, operation Mode is: A''*(B:0x3ffa5).
DSP Report: register mul_ln1118_2362_fu_6408_p2 is absorbed into DSP mul_ln1118_2362_fu_6408_p2.
DSP Report: register mul_ln1118_2362_fu_6408_p2 is absorbed into DSP mul_ln1118_2362_fu_6408_p2.
DSP Report: operator mul_ln1118_2362_fu_6408_p2 is absorbed into DSP mul_ln1118_2362_fu_6408_p2.
DSP Report: Generating DSP mul_ln1118_2249_fu_4780_p2, operation Mode is: A''*(B:0x3ffb3).
DSP Report: register mul_ln1118_2249_fu_4780_p2 is absorbed into DSP mul_ln1118_2249_fu_4780_p2.
DSP Report: register mul_ln1118_2249_fu_4780_p2 is absorbed into DSP mul_ln1118_2249_fu_4780_p2.
DSP Report: operator mul_ln1118_2249_fu_4780_p2 is absorbed into DSP mul_ln1118_2249_fu_4780_p2.
DSP Report: Generating DSP add_ln703_2690_reg_37682435_reg, operation Mode is: C+A''*(B:0xd7).
DSP Report: register data_154_V_read_int_reg_reg is absorbed into DSP add_ln703_2690_reg_37682435_reg.
DSP Report: register data_154_V_read_1_reg_37677201_reg is absorbed into DSP add_ln703_2690_reg_37682435_reg.
DSP Report: register add_ln703_2690_reg_37682435_reg is absorbed into DSP add_ln703_2690_reg_37682435_reg.
DSP Report: operator add_ln703_2690_fu_37657438_p2 is absorbed into DSP add_ln703_2690_reg_37682435_reg.
DSP Report: operator mul_ln1118_1833_fu_5710_p2 is absorbed into DSP add_ln703_2690_reg_37682435_reg.
DSP Report: Generating DSP mul_ln1118_1709_fu_4229_p2, operation Mode is: A''*(B:0x33).
DSP Report: register data_143_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1709_fu_4229_p2.
DSP Report: register data_143_V_read_1_reg_37677354_reg is absorbed into DSP mul_ln1118_1709_fu_4229_p2.
DSP Report: operator mul_ln1118_1709_fu_4229_p2 is absorbed into DSP mul_ln1118_1709_fu_4229_p2.
DSP Report: Generating DSP add_ln703_3873_fu_37665045_p2, operation Mode is: PCIN+A''*(B:0x35).
DSP Report: register data_146_V_read_int_reg_reg is absorbed into DSP add_ln703_3873_fu_37665045_p2.
DSP Report: register data_146_V_read_1_reg_37677320_reg is absorbed into DSP add_ln703_3873_fu_37665045_p2.
DSP Report: operator add_ln703_3873_fu_37665045_p2 is absorbed into DSP add_ln703_3873_fu_37665045_p2.
DSP Report: operator mul_ln1118_1750_fu_6602_p2 is absorbed into DSP add_ln703_3873_fu_37665045_p2.
DSP Report: Generating DSP mul_ln1118_1847_fu_5723_p2, operation Mode is: A''*(B:0x3fdc8).
DSP Report: register mul_ln1118_1847_fu_5723_p2 is absorbed into DSP mul_ln1118_1847_fu_5723_p2.
DSP Report: register mul_ln1118_1847_fu_5723_p2 is absorbed into DSP mul_ln1118_1847_fu_5723_p2.
DSP Report: operator mul_ln1118_1847_fu_5723_p2 is absorbed into DSP mul_ln1118_1847_fu_5723_p2.
DSP Report: Generating DSP mul_ln1118_1813_fu_6947_p2, operation Mode is: A''*(B:0x3fd59).
DSP Report: register mul_ln1118_1813_fu_6947_p2 is absorbed into DSP mul_ln1118_1813_fu_6947_p2.
DSP Report: register mul_ln1118_1813_fu_6947_p2 is absorbed into DSP mul_ln1118_1813_fu_6947_p2.
DSP Report: operator mul_ln1118_1813_fu_6947_p2 is absorbed into DSP mul_ln1118_1813_fu_6947_p2.
DSP Report: Generating DSP mul_ln1118_1836_fu_5712_p2, operation Mode is: A''*(B:0x3fdd1).
DSP Report: register mul_ln1118_1836_fu_5712_p2 is absorbed into DSP mul_ln1118_1836_fu_5712_p2.
DSP Report: register mul_ln1118_1836_fu_5712_p2 is absorbed into DSP mul_ln1118_1836_fu_5712_p2.
DSP Report: operator mul_ln1118_1836_fu_5712_p2 is absorbed into DSP mul_ln1118_1836_fu_5712_p2.
DSP Report: Generating DSP mul_ln1118_1162_fu_5815_p2, operation Mode is: A''*(B:0x57).
DSP Report: register data_98_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1162_fu_5815_p2.
DSP Report: register data_98_V_read_1_reg_37677955_reg is absorbed into DSP mul_ln1118_1162_fu_5815_p2.
DSP Report: operator mul_ln1118_1162_fu_5815_p2 is absorbed into DSP mul_ln1118_1162_fu_5815_p2.
DSP Report: Generating DSP add_ln703_3135_fu_37660333_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_3135_fu_37660333_p2 is absorbed into DSP add_ln703_3135_fu_37660333_p2.
DSP Report: register add_ln703_3135_fu_37660333_p2 is absorbed into DSP add_ln703_3135_fu_37660333_p2.
DSP Report: register add_ln703_3135_fu_37660333_p2 is absorbed into DSP add_ln703_3135_fu_37660333_p2.
DSP Report: register add_ln703_3135_fu_37660333_p2 is absorbed into DSP add_ln703_3135_fu_37660333_p2.
DSP Report: register add_ln703_3135_fu_37660333_p2 is absorbed into DSP add_ln703_3135_fu_37660333_p2.
DSP Report: operator add_ln703_3135_fu_37660333_p2 is absorbed into DSP add_ln703_3135_fu_37660333_p2.
DSP Report: Generating DSP mul_ln1118_1636_fu_6805_p2, operation Mode is: A''*(B:0x3ffb3).
DSP Report: register mul_ln1118_1636_fu_6805_p2 is absorbed into DSP mul_ln1118_1636_fu_6805_p2.
DSP Report: register mul_ln1118_1636_fu_6805_p2 is absorbed into DSP mul_ln1118_1636_fu_6805_p2.
DSP Report: operator mul_ln1118_1636_fu_6805_p2 is absorbed into DSP mul_ln1118_1636_fu_6805_p2.
DSP Report: Generating DSP add_ln703_3844_fu_37664861_p2, operation Mode is: C+A''*(B:0xed).
DSP Report: register data_238_V_read_int_reg_reg is absorbed into DSP add_ln703_3844_fu_37664861_p2.
DSP Report: register data_238_V_read_1_reg_37676102_reg is absorbed into DSP add_ln703_3844_fu_37664861_p2.
DSP Report: operator add_ln703_3844_fu_37664861_p2 is absorbed into DSP add_ln703_3844_fu_37664861_p2.
DSP Report: operator mul_ln1118_2848_fu_6671_p2 is absorbed into DSP add_ln703_3844_fu_37664861_p2.
DSP Report: Generating DSP add_ln703_3845_reg_37683635_reg, operation Mode is: PCIN+A''*(B:0x8a).
DSP Report: register data_234_V_read_int_reg_reg is absorbed into DSP add_ln703_3845_reg_37683635_reg.
DSP Report: register data_234_V_read_1_reg_37676159_reg is absorbed into DSP add_ln703_3845_reg_37683635_reg.
DSP Report: register add_ln703_3845_reg_37683635_reg is absorbed into DSP add_ln703_3845_reg_37683635_reg.
DSP Report: operator add_ln703_3845_fu_37664871_p2 is absorbed into DSP add_ln703_3845_reg_37683635_reg.
DSP Report: operator mul_ln1118_2803_fu_6773_p2 is absorbed into DSP add_ln703_3845_reg_37683635_reg.
DSP Report: Generating DSP mul_ln1118_2381_fu_6060_p2, operation Mode is: A''*(B:0x103).
DSP Report: register data_199_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2381_fu_6060_p2.
DSP Report: register data_199_V_read_1_reg_37676614_reg is absorbed into DSP mul_ln1118_2381_fu_6060_p2.
DSP Report: operator mul_ln1118_2381_fu_6060_p2 is absorbed into DSP mul_ln1118_2381_fu_6060_p2.
DSP Report: Generating DSP add_ln703_3656_fu_37663628_p2, operation Mode is: PCIN+A''*(B:0x13d).
DSP Report: register data_217_V_read_int_reg_reg is absorbed into DSP add_ln703_3656_fu_37663628_p2.
DSP Report: register data_217_V_read_1_reg_37676381_reg is absorbed into DSP add_ln703_3656_fu_37663628_p2.
DSP Report: operator add_ln703_3656_fu_37663628_p2 is absorbed into DSP add_ln703_3656_fu_37663628_p2.
DSP Report: operator mul_ln1118_2597_fu_7061_p2 is absorbed into DSP add_ln703_3656_fu_37663628_p2.
DSP Report: Generating DSP add_ln703_3656_fu_37663628_p2, operation Mode is: PCIN+A''*(B:0x11d).
DSP Report: register data_205_V_read_int_reg_reg is absorbed into DSP add_ln703_3656_fu_37663628_p2.
DSP Report: register data_205_V_read_1_reg_37676535_reg is absorbed into DSP add_ln703_3656_fu_37663628_p2.
DSP Report: operator add_ln703_3656_fu_37663628_p2 is absorbed into DSP add_ln703_3656_fu_37663628_p2.
DSP Report: operator mul_ln1118_2451_fu_6759_p2 is absorbed into DSP add_ln703_3656_fu_37663628_p2.
DSP Report: Generating DSP add_ln703_3656_fu_37663628_p2, operation Mode is: PCIN+A''*(B:0x1c2).
DSP Report: register data_242_V_read_int_reg_reg is absorbed into DSP add_ln703_3656_fu_37663628_p2.
DSP Report: register data_242_V_read_1_reg_37676057_reg is absorbed into DSP add_ln703_3656_fu_37663628_p2.
DSP Report: operator add_ln703_3656_fu_37663628_p2 is absorbed into DSP add_ln703_3656_fu_37663628_p2.
DSP Report: operator mul_ln1118_2904_fu_4702_p2 is absorbed into DSP add_ln703_3656_fu_37663628_p2.
DSP Report: Generating DSP add_ln703_3656_reg_37683445_reg, operation Mode is: PCIN+A''*(B:0x132).
DSP Report: register data_202_V_read_int_reg_reg is absorbed into DSP add_ln703_3656_reg_37683445_reg.
DSP Report: register data_202_V_read_1_reg_37676570_reg is absorbed into DSP add_ln703_3656_reg_37683445_reg.
DSP Report: register add_ln703_3656_reg_37683445_reg is absorbed into DSP add_ln703_3656_reg_37683445_reg.
DSP Report: operator add_ln703_3656_fu_37663628_p2 is absorbed into DSP add_ln703_3656_reg_37683445_reg.
DSP Report: operator mul_ln1118_2412_fu_5673_p2 is absorbed into DSP add_ln703_3656_reg_37683445_reg.
DSP Report: Generating DSP mul_ln1118_1849_fu_7097_p2, operation Mode is: A''*(B:0x3ff52).
DSP Report: register mul_ln1118_1849_fu_7097_p2 is absorbed into DSP mul_ln1118_1849_fu_7097_p2.
DSP Report: register mul_ln1118_1849_fu_7097_p2 is absorbed into DSP mul_ln1118_1849_fu_7097_p2.
DSP Report: operator mul_ln1118_1849_fu_7097_p2 is absorbed into DSP mul_ln1118_1849_fu_7097_p2.
DSP Report: Generating DSP mul_ln1118_1706_fu_4225_p2, operation Mode is: A''*(B:0x3ff50).
DSP Report: register mul_ln1118_1706_fu_4225_p2 is absorbed into DSP mul_ln1118_1706_fu_4225_p2.
DSP Report: register mul_ln1118_1706_fu_4225_p2 is absorbed into DSP mul_ln1118_1706_fu_4225_p2.
DSP Report: operator mul_ln1118_1706_fu_4225_p2 is absorbed into DSP mul_ln1118_1706_fu_4225_p2.
DSP Report: Generating DSP mul_ln1118_1745_fu_4326_p2, operation Mode is: A''*(B:0x3ff77).
DSP Report: register mul_ln1118_1745_fu_4326_p2 is absorbed into DSP mul_ln1118_1745_fu_4326_p2.
DSP Report: register mul_ln1118_1745_fu_4326_p2 is absorbed into DSP mul_ln1118_1745_fu_4326_p2.
DSP Report: operator mul_ln1118_1745_fu_4326_p2 is absorbed into DSP mul_ln1118_1745_fu_4326_p2.
DSP Report: Generating DSP mul_ln1118_2881_fu_5046_p2, operation Mode is: A''*(B:0x3ffdd).
DSP Report: register mul_ln1118_2881_fu_5046_p2 is absorbed into DSP mul_ln1118_2881_fu_5046_p2.
DSP Report: register mul_ln1118_2881_fu_5046_p2 is absorbed into DSP mul_ln1118_2881_fu_5046_p2.
DSP Report: operator mul_ln1118_2881_fu_5046_p2 is absorbed into DSP mul_ln1118_2881_fu_5046_p2.
DSP Report: Generating DSP mul_ln1118_2302_fu_5597_p2, operation Mode is: A''*(B:0x3ffd4).
DSP Report: register mul_ln1118_2302_fu_5597_p2 is absorbed into DSP mul_ln1118_2302_fu_5597_p2.
DSP Report: register mul_ln1118_2302_fu_5597_p2 is absorbed into DSP mul_ln1118_2302_fu_5597_p2.
DSP Report: operator mul_ln1118_2302_fu_5597_p2 is absorbed into DSP mul_ln1118_2302_fu_5597_p2.
DSP Report: Generating DSP mul_ln1118_2854_fu_3864_p2, operation Mode is: A''*(B:0x3ffd2).
DSP Report: register mul_ln1118_2854_fu_3864_p2 is absorbed into DSP mul_ln1118_2854_fu_3864_p2.
DSP Report: register mul_ln1118_2854_fu_3864_p2 is absorbed into DSP mul_ln1118_2854_fu_3864_p2.
DSP Report: operator mul_ln1118_2854_fu_3864_p2 is absorbed into DSP mul_ln1118_2854_fu_3864_p2.
DSP Report: Generating DSP mul_ln1118_2711_fu_4213_p2, operation Mode is: A''*(B:0x47).
DSP Report: register data_227_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2711_fu_4213_p2.
DSP Report: register data_227_V_read_1_reg_37676247_reg is absorbed into DSP mul_ln1118_2711_fu_4213_p2.
DSP Report: operator mul_ln1118_2711_fu_4213_p2 is absorbed into DSP mul_ln1118_2711_fu_4213_p2.
DSP Report: Generating DSP add_ln703_2723_fu_37657650_p2, operation Mode is: PCIN+A''*(B:0x68).
DSP Report: register data_228_V_read_int_reg_reg is absorbed into DSP add_ln703_2723_fu_37657650_p2.
DSP Report: register data_228_V_read_1_reg_37676236_reg is absorbed into DSP add_ln703_2723_fu_37657650_p2.
DSP Report: operator add_ln703_2723_fu_37657650_p2 is absorbed into DSP add_ln703_2723_fu_37657650_p2.
DSP Report: operator mul_ln1118_2722_fu_4245_p2 is absorbed into DSP add_ln703_2723_fu_37657650_p2.
DSP Report: Generating DSP mul_ln1118_2780_fu_5795_p2, operation Mode is: A''*(B:0xb0).
DSP Report: register data_233_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2780_fu_5795_p2.
DSP Report: register data_233_V_read_1_reg_37676172_reg is absorbed into DSP mul_ln1118_2780_fu_5795_p2.
DSP Report: operator mul_ln1118_2780_fu_5795_p2 is absorbed into DSP mul_ln1118_2780_fu_5795_p2.
DSP Report: Generating DSP add_ln703_2696_fu_37657476_p2, operation Mode is: PCIN+A''*(B:0x87).
DSP Report: register data_234_V_read_int_reg_reg is absorbed into DSP add_ln703_2696_fu_37657476_p2.
DSP Report: register data_234_V_read_1_reg_37676159_reg is absorbed into DSP add_ln703_2696_fu_37657476_p2.
DSP Report: operator add_ln703_2696_fu_37657476_p2 is absorbed into DSP add_ln703_2696_fu_37657476_p2.
DSP Report: operator mul_ln1118_2794_fu_5794_p2 is absorbed into DSP add_ln703_2696_fu_37657476_p2.
DSP Report: Generating DSP mul_ln1118_1296_fu_7550_p2, operation Mode is: A''*(B:0x3ffa2).
DSP Report: register mul_ln1118_1296_fu_7550_p2 is absorbed into DSP mul_ln1118_1296_fu_7550_p2.
DSP Report: register mul_ln1118_1296_fu_7550_p2 is absorbed into DSP mul_ln1118_1296_fu_7550_p2.
DSP Report: operator mul_ln1118_1296_fu_7550_p2 is absorbed into DSP mul_ln1118_1296_fu_7550_p2.
DSP Report: Generating DSP add_ln703_2697_fu_37657486_p2, operation Mode is: C+A''*(B:0xa8).
DSP Report: register data_236_V_read_int_reg_reg is absorbed into DSP add_ln703_2697_fu_37657486_p2.
DSP Report: register data_236_V_read_1_reg_37676132_reg is absorbed into DSP add_ln703_2697_fu_37657486_p2.
DSP Report: operator add_ln703_2697_fu_37657486_p2 is absorbed into DSP add_ln703_2697_fu_37657486_p2.
DSP Report: operator mul_ln1118_2818_fu_6360_p2 is absorbed into DSP add_ln703_2697_fu_37657486_p2.
DSP Report: Generating DSP mul_ln1118_1990_fu_7184_p2, operation Mode is: A''*(B:0x2c).
DSP Report: register data_167_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1990_fu_7184_p2.
DSP Report: register data_167_V_read_1_reg_37677028_reg is absorbed into DSP mul_ln1118_1990_fu_7184_p2.
DSP Report: operator mul_ln1118_1990_fu_7184_p2 is absorbed into DSP mul_ln1118_1990_fu_7184_p2.
DSP Report: Generating DSP add_ln703_2370_fu_37655522_p2, operation Mode is: PCIN+A''*(B:0x36).
DSP Report: register data_178_V_read_int_reg_reg is absorbed into DSP add_ln703_2370_fu_37655522_p2.
DSP Report: register data_178_V_read_1_reg_37676900_reg is absorbed into DSP add_ln703_2370_fu_37655522_p2.
DSP Report: operator add_ln703_2370_fu_37655522_p2 is absorbed into DSP add_ln703_2370_fu_37655522_p2.
DSP Report: operator mul_ln1118_2130_fu_5618_p2 is absorbed into DSP add_ln703_2370_fu_37655522_p2.
DSP Report: Generating DSP add_ln703_2370_reg_37682070_reg, operation Mode is: PCIN+A''*(B:0x3b).
DSP Report: register data_192_V_read_int_reg_reg is absorbed into DSP add_ln703_2370_reg_37682070_reg.
DSP Report: register data_192_V_read_1_reg_37676714_reg is absorbed into DSP add_ln703_2370_reg_37682070_reg.
DSP Report: register add_ln703_2370_reg_37682070_reg is absorbed into DSP add_ln703_2370_reg_37682070_reg.
DSP Report: operator add_ln703_2370_fu_37655522_p2 is absorbed into DSP add_ln703_2370_reg_37682070_reg.
DSP Report: operator mul_ln1118_2303_fu_6725_p2 is absorbed into DSP add_ln703_2370_reg_37682070_reg.
DSP Report: Generating DSP mul_ln1118_2687_fu_4048_p2, operation Mode is: A''*(B:0x3fcfd).
DSP Report: register mul_ln1118_2687_fu_4048_p2 is absorbed into DSP mul_ln1118_2687_fu_4048_p2.
DSP Report: register mul_ln1118_2687_fu_4048_p2 is absorbed into DSP mul_ln1118_2687_fu_4048_p2.
DSP Report: operator mul_ln1118_2687_fu_4048_p2 is absorbed into DSP mul_ln1118_2687_fu_4048_p2.
DSP Report: Generating DSP add_ln703_2491_fu_37656187_p2, operation Mode is: C+A''*(B:0x209).
DSP Report: register data_241_V_read_int_reg_reg is absorbed into DSP add_ln703_2491_fu_37656187_p2.
DSP Report: register data_241_V_read_1_reg_37676067_reg is absorbed into DSP add_ln703_2491_fu_37656187_p2.
DSP Report: operator add_ln703_2491_fu_37656187_p2 is absorbed into DSP add_ln703_2491_fu_37656187_p2.
DSP Report: operator mul_ln1118_2876_fu_6750_p2 is absorbed into DSP add_ln703_2491_fu_37656187_p2.
DSP Report: Generating DSP mul_ln1118_1402_fu_4261_p2, operation Mode is: A''*(B:0x3ffa8).
DSP Report: register mul_ln1118_1402_fu_4261_p2 is absorbed into DSP mul_ln1118_1402_fu_4261_p2.
DSP Report: register mul_ln1118_1402_fu_4261_p2 is absorbed into DSP mul_ln1118_1402_fu_4261_p2.
DSP Report: operator mul_ln1118_1402_fu_4261_p2 is absorbed into DSP mul_ln1118_1402_fu_4261_p2.
DSP Report: Generating DSP mul_ln1118_1387_fu_6070_p2, operation Mode is: A''*(B:0x3ff93).
DSP Report: register mul_ln1118_1387_fu_6070_p2 is absorbed into DSP mul_ln1118_1387_fu_6070_p2.
DSP Report: register mul_ln1118_1387_fu_6070_p2 is absorbed into DSP mul_ln1118_1387_fu_6070_p2.
DSP Report: operator mul_ln1118_1387_fu_6070_p2 is absorbed into DSP mul_ln1118_1387_fu_6070_p2.
DSP Report: Generating DSP mul_ln1118_1488_fu_4497_p2, operation Mode is: A''*(B:0x3ff8f).
DSP Report: register mul_ln1118_1488_fu_4497_p2 is absorbed into DSP mul_ln1118_1488_fu_4497_p2.
DSP Report: register mul_ln1118_1488_fu_4497_p2 is absorbed into DSP mul_ln1118_1488_fu_4497_p2.
DSP Report: operator mul_ln1118_1488_fu_4497_p2 is absorbed into DSP mul_ln1118_1488_fu_4497_p2.
DSP Report: Generating DSP mul_ln1118_2718_fu_6133_p2, operation Mode is: A''*(B:0x3ff95).
DSP Report: register mul_ln1118_2718_fu_6133_p2 is absorbed into DSP mul_ln1118_2718_fu_6133_p2.
DSP Report: register mul_ln1118_2718_fu_6133_p2 is absorbed into DSP mul_ln1118_2718_fu_6133_p2.
DSP Report: operator mul_ln1118_2718_fu_6133_p2 is absorbed into DSP mul_ln1118_2718_fu_6133_p2.
DSP Report: Generating DSP mul_ln1118_2576_fu_6543_p2, operation Mode is: A''*(B:0x3ffa4).
DSP Report: register mul_ln1118_2576_fu_6543_p2 is absorbed into DSP mul_ln1118_2576_fu_6543_p2.
DSP Report: register mul_ln1118_2576_fu_6543_p2 is absorbed into DSP mul_ln1118_2576_fu_6543_p2.
DSP Report: operator mul_ln1118_2576_fu_6543_p2 is absorbed into DSP mul_ln1118_2576_fu_6543_p2.
DSP Report: Generating DSP mul_ln1118_2789_fu_5011_p2, operation Mode is: A''*(B:0x3ffa9).
DSP Report: register mul_ln1118_2789_fu_5011_p2 is absorbed into DSP mul_ln1118_2789_fu_5011_p2.
DSP Report: register mul_ln1118_2789_fu_5011_p2 is absorbed into DSP mul_ln1118_2789_fu_5011_p2.
DSP Report: operator mul_ln1118_2789_fu_5011_p2 is absorbed into DSP mul_ln1118_2789_fu_5011_p2.
DSP Report: Generating DSP mul_ln1118_1238_reg_3266631_reg, operation Mode is: (A2*(B:0x56))'.
DSP Report: register data_104_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1238_reg_3266631_reg.
DSP Report: register mul_ln1118_1238_reg_3266631_reg is absorbed into DSP mul_ln1118_1238_reg_3266631_reg.
DSP Report: operator mul_ln1118_1238_fu_4769_p2 is absorbed into DSP mul_ln1118_1238_reg_3266631_reg.
DSP Report: Generating DSP add_ln703_3723_fu_37664093_p2, operation Mode is: C+(A2*(B:0x7d))'.
DSP Report: register data_106_V_read_int_reg_reg is absorbed into DSP add_ln703_3723_fu_37664093_p2.
DSP Report: register mul_ln1118_1261_reg_3266641_reg is absorbed into DSP add_ln703_3723_fu_37664093_p2.
DSP Report: operator mul_ln1118_1261_fu_7358_p2 is absorbed into DSP add_ln703_3723_fu_37664093_p2.
DSP Report: operator add_ln703_3723_fu_37664093_p2 is absorbed into DSP add_ln703_3723_fu_37664093_p2.
DSP Report: Generating DSP mul_ln1118_2136_fu_6186_p2, operation Mode is: A''*(B:0x17c).
DSP Report: register data_178_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2136_fu_6186_p2.
DSP Report: register data_178_V_read_1_reg_37676900_reg is absorbed into DSP mul_ln1118_2136_fu_6186_p2.
DSP Report: operator mul_ln1118_2136_fu_6186_p2 is absorbed into DSP mul_ln1118_2136_fu_6186_p2.
DSP Report: Generating DSP mul_ln1118_1202_fu_4871_p2, operation Mode is: A''*(B:0x3ff13).
DSP Report: register mul_ln1118_1202_fu_4871_p2 is absorbed into DSP mul_ln1118_1202_fu_4871_p2.
DSP Report: register mul_ln1118_1202_fu_4871_p2 is absorbed into DSP mul_ln1118_1202_fu_4871_p2.
DSP Report: operator mul_ln1118_1202_fu_4871_p2 is absorbed into DSP mul_ln1118_1202_fu_4871_p2.
DSP Report: Generating DSP mul_ln1118_1192_fu_6224_p2, operation Mode is: A''*(B:0x3ff44).
DSP Report: register mul_ln1118_1192_fu_6224_p2 is absorbed into DSP mul_ln1118_1192_fu_6224_p2.
DSP Report: register mul_ln1118_1192_fu_6224_p2 is absorbed into DSP mul_ln1118_1192_fu_6224_p2.
DSP Report: operator mul_ln1118_1192_fu_6224_p2 is absorbed into DSP mul_ln1118_1192_fu_6224_p2.
DSP Report: Generating DSP add_ln703_1998_reg_37681630_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_1998_reg_37681630_reg is absorbed into DSP add_ln703_1998_reg_37681630_reg.
DSP Report: operator add_ln703_1998_fu_37653252_p2 is absorbed into DSP add_ln703_1998_reg_37681630_reg.
DSP Report: Generating DSP mul_ln1118_2821_fu_7187_p2, operation Mode is: A''*(B:0x3ffd2).
DSP Report: register mul_ln1118_2821_fu_7187_p2 is absorbed into DSP mul_ln1118_2821_fu_7187_p2.
DSP Report: register mul_ln1118_2821_fu_7187_p2 is absorbed into DSP mul_ln1118_2821_fu_7187_p2.
DSP Report: operator mul_ln1118_2821_fu_7187_p2 is absorbed into DSP mul_ln1118_2821_fu_7187_p2.
DSP Report: Generating DSP mul_ln1118_1988_fu_4613_p2, operation Mode is: A''*(B:0x3ff92).
DSP Report: register mul_ln1118_1988_fu_4613_p2 is absorbed into DSP mul_ln1118_1988_fu_4613_p2.
DSP Report: register mul_ln1118_1988_fu_4613_p2 is absorbed into DSP mul_ln1118_1988_fu_4613_p2.
DSP Report: operator mul_ln1118_1988_fu_4613_p2 is absorbed into DSP mul_ln1118_1988_fu_4613_p2.
DSP Report: Generating DSP mul_ln1118_2849_fu_6709_p2, operation Mode is: A''*(B:0x3ffd7).
DSP Report: register mul_ln1118_2849_fu_6709_p2 is absorbed into DSP mul_ln1118_2849_fu_6709_p2.
DSP Report: register mul_ln1118_2849_fu_6709_p2 is absorbed into DSP mul_ln1118_2849_fu_6709_p2.
DSP Report: operator mul_ln1118_2849_fu_6709_p2 is absorbed into DSP mul_ln1118_2849_fu_6709_p2.
DSP Report: Generating DSP mul_ln1118_2791_fu_5016_p2, operation Mode is: A''*(B:0x3ffd9).
DSP Report: register mul_ln1118_2791_fu_5016_p2 is absorbed into DSP mul_ln1118_2791_fu_5016_p2.
DSP Report: register mul_ln1118_2791_fu_5016_p2 is absorbed into DSP mul_ln1118_2791_fu_5016_p2.
DSP Report: operator mul_ln1118_2791_fu_5016_p2 is absorbed into DSP mul_ln1118_2791_fu_5016_p2.
DSP Report: Generating DSP mul_ln1118_2175_fu_6663_p2, operation Mode is: A''*(B:0x1bf).
DSP Report: register data_181_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2175_fu_6663_p2.
DSP Report: register data_181_V_read_1_reg_37676858_reg is absorbed into DSP mul_ln1118_2175_fu_6663_p2.
DSP Report: operator mul_ln1118_2175_fu_6663_p2 is absorbed into DSP mul_ln1118_2175_fu_6663_p2.
DSP Report: Generating DSP add_ln703_3811_fu_37664659_p2, operation Mode is: PCIN+A''*(B:0x135).
DSP Report: register data_178_V_read_int_reg_reg is absorbed into DSP add_ln703_3811_fu_37664659_p2.
DSP Report: register data_178_V_read_1_reg_37676900_reg is absorbed into DSP add_ln703_3811_fu_37664659_p2.
DSP Report: operator add_ln703_3811_fu_37664659_p2 is absorbed into DSP add_ln703_3811_fu_37664659_p2.
DSP Report: operator mul_ln1118_2138_fu_3860_p2 is absorbed into DSP add_ln703_3811_fu_37664659_p2.
DSP Report: Generating DSP mul_ln1118_2339_fu_4274_p2, operation Mode is: A''*(B:0x13c).
DSP Report: register data_195_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2339_fu_4274_p2.
DSP Report: register data_195_V_read_1_reg_37676670_reg is absorbed into DSP mul_ln1118_2339_fu_4274_p2.
DSP Report: operator mul_ln1118_2339_fu_4274_p2 is absorbed into DSP mul_ln1118_2339_fu_4274_p2.
DSP Report: Generating DSP add_ln703_3810_fu_37664649_p2, operation Mode is: PCIN+(A:0x0):B''+C'.
DSP Report: register add_ln703_3810_fu_37664649_p2 is absorbed into DSP add_ln703_3810_fu_37664649_p2.
DSP Report: register add_ln703_3810_fu_37664649_p2 is absorbed into DSP add_ln703_3810_fu_37664649_p2.
DSP Report: register add_ln703_3810_fu_37664649_p2 is absorbed into DSP add_ln703_3810_fu_37664649_p2.
DSP Report: operator add_ln703_3810_fu_37664649_p2 is absorbed into DSP add_ln703_3810_fu_37664649_p2.
DSP Report: Generating DSP add_ln703_3999_fu_37665858_p2, operation Mode is: C'+A''*(B:0x15).
DSP Report: register data_183_V_read_int_reg_reg is absorbed into DSP add_ln703_3999_fu_37665858_p2.
DSP Report: register data_183_V_read_1_reg_37676828_reg is absorbed into DSP add_ln703_3999_fu_37665858_p2.
DSP Report: register add_ln703_3999_fu_37665858_p2 is absorbed into DSP add_ln703_3999_fu_37665858_p2.
DSP Report: operator add_ln703_3999_fu_37665858_p2 is absorbed into DSP add_ln703_3999_fu_37665858_p2.
DSP Report: operator mul_ln1118_2199_fu_7560_p2 is absorbed into DSP add_ln703_3999_fu_37665858_p2.
DSP Report: Generating DSP add_ln703_4000_fu_37665868_p2, operation Mode is: -C'+A''*(B:0x19)+1-1.
DSP Report: register data_223_V_read_int_reg_reg is absorbed into DSP add_ln703_4000_fu_37665868_p2.
DSP Report: register data_223_V_read_1_reg_37676302_reg is absorbed into DSP add_ln703_4000_fu_37665868_p2.
DSP Report: register add_ln703_4000_fu_37665868_p2 is absorbed into DSP add_ln703_4000_fu_37665868_p2.
DSP Report: operator add_ln703_4000_fu_37665868_p2 is absorbed into DSP add_ln703_4000_fu_37665868_p2.
DSP Report: operator mul_ln1118_2674_fu_4407_p2 is absorbed into DSP add_ln703_4000_fu_37665868_p2.
DSP Report: Generating DSP mul_ln1118_1090_fu_7272_p2, operation Mode is: A''*(B:0x2b).
DSP Report: register data_92_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1090_fu_7272_p2.
DSP Report: register data_92_V_read_1_reg_37678030_reg is absorbed into DSP mul_ln1118_1090_fu_7272_p2.
DSP Report: operator mul_ln1118_1090_fu_7272_p2 is absorbed into DSP mul_ln1118_1090_fu_7272_p2.
DSP Report: Generating DSP add_ln703_3157_fu_37660488_p2, operation Mode is: PCIN+A''*(B:0x35).
DSP Report: register data_138_V_read_int_reg_reg is absorbed into DSP add_ln703_3157_fu_37660488_p2.
DSP Report: register data_138_V_read_1_reg_37677420_reg is absorbed into DSP add_ln703_3157_fu_37660488_p2.
DSP Report: operator add_ln703_3157_fu_37660488_p2 is absorbed into DSP add_ln703_3157_fu_37660488_p2.
DSP Report: operator mul_ln1118_1641_fu_4751_p2 is absorbed into DSP add_ln703_3157_fu_37660488_p2.
DSP Report: Generating DSP mul_ln1118_2835_fu_4185_p2, operation Mode is: A''*(B:0xdd).
DSP Report: register data_237_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2835_fu_4185_p2.
DSP Report: register data_237_V_read_1_reg_37676120_reg is absorbed into DSP mul_ln1118_2835_fu_4185_p2.
DSP Report: operator mul_ln1118_2835_fu_4185_p2 is absorbed into DSP mul_ln1118_2835_fu_4185_p2.
DSP Report: Generating DSP mul_ln1118_1323_fu_6346_p2, operation Mode is: A''*(B:0x3ffc7).
DSP Report: register mul_ln1118_1323_fu_6346_p2 is absorbed into DSP mul_ln1118_1323_fu_6346_p2.
DSP Report: register mul_ln1118_1323_fu_6346_p2 is absorbed into DSP mul_ln1118_1323_fu_6346_p2.
DSP Report: operator mul_ln1118_1323_fu_6346_p2 is absorbed into DSP mul_ln1118_1323_fu_6346_p2.
DSP Report: Generating DSP mul_ln1118_695_fu_5521_p2, operation Mode is: A''*(B:0x3ffd6).
DSP Report: register mul_ln1118_695_fu_5521_p2 is absorbed into DSP mul_ln1118_695_fu_5521_p2.
DSP Report: register mul_ln1118_695_fu_5521_p2 is absorbed into DSP mul_ln1118_695_fu_5521_p2.
DSP Report: operator mul_ln1118_695_fu_5521_p2 is absorbed into DSP mul_ln1118_695_fu_5521_p2.
DSP Report: Generating DSP mul_ln1118_2334_fu_3989_p2, operation Mode is: A''*(B:0x3ff15).
DSP Report: register mul_ln1118_2334_fu_3989_p2 is absorbed into DSP mul_ln1118_2334_fu_3989_p2.
DSP Report: register mul_ln1118_2334_fu_3989_p2 is absorbed into DSP mul_ln1118_2334_fu_3989_p2.
DSP Report: operator mul_ln1118_2334_fu_3989_p2 is absorbed into DSP mul_ln1118_2334_fu_3989_p2.
DSP Report: Generating DSP mul_ln1118_2290_fu_6430_p2, operation Mode is: A''*(B:0x3ff35).
DSP Report: register mul_ln1118_2290_fu_6430_p2 is absorbed into DSP mul_ln1118_2290_fu_6430_p2.
DSP Report: register mul_ln1118_2290_fu_6430_p2 is absorbed into DSP mul_ln1118_2290_fu_6430_p2.
DSP Report: operator mul_ln1118_2290_fu_6430_p2 is absorbed into DSP mul_ln1118_2290_fu_6430_p2.
DSP Report: Generating DSP mul_ln1118_2832_fu_4421_p2, operation Mode is: A''*(B:0x3ff28).
DSP Report: register mul_ln1118_2832_fu_4421_p2 is absorbed into DSP mul_ln1118_2832_fu_4421_p2.
DSP Report: register mul_ln1118_2832_fu_4421_p2 is absorbed into DSP mul_ln1118_2832_fu_4421_p2.
DSP Report: operator mul_ln1118_2832_fu_4421_p2 is absorbed into DSP mul_ln1118_2832_fu_4421_p2.
DSP Report: Generating DSP mul_ln1118_2807_fu_5377_p2, operation Mode is: A''*(B:0x3ff4e).
DSP Report: register mul_ln1118_2807_fu_5377_p2 is absorbed into DSP mul_ln1118_2807_fu_5377_p2.
DSP Report: register mul_ln1118_2807_fu_5377_p2 is absorbed into DSP mul_ln1118_2807_fu_5377_p2.
DSP Report: operator mul_ln1118_2807_fu_5377_p2 is absorbed into DSP mul_ln1118_2807_fu_5377_p2.
DSP Report: Generating DSP mul_ln1118_2295_fu_7641_p2, operation Mode is: A''*(B:0x3ff8d).
DSP Report: register mul_ln1118_2295_fu_7641_p2 is absorbed into DSP mul_ln1118_2295_fu_7641_p2.
DSP Report: register mul_ln1118_2295_fu_7641_p2 is absorbed into DSP mul_ln1118_2295_fu_7641_p2.
DSP Report: operator mul_ln1118_2295_fu_7641_p2 is absorbed into DSP mul_ln1118_2295_fu_7641_p2.
DSP Report: Generating DSP mul_ln1118_2224_fu_6211_p2, operation Mode is: A''*(B:0x3ff8a).
DSP Report: register mul_ln1118_2224_fu_6211_p2 is absorbed into DSP mul_ln1118_2224_fu_6211_p2.
DSP Report: register mul_ln1118_2224_fu_6211_p2 is absorbed into DSP mul_ln1118_2224_fu_6211_p2.
DSP Report: operator mul_ln1118_2224_fu_6211_p2 is absorbed into DSP mul_ln1118_2224_fu_6211_p2.
DSP Report: Generating DSP mul_ln1118_1306_fu_6331_p2, operation Mode is: A''*(B:0x3ffbb).
DSP Report: register mul_ln1118_1306_fu_6331_p2 is absorbed into DSP mul_ln1118_1306_fu_6331_p2.
DSP Report: register mul_ln1118_1306_fu_6331_p2 is absorbed into DSP mul_ln1118_1306_fu_6331_p2.
DSP Report: operator mul_ln1118_1306_fu_6331_p2 is absorbed into DSP mul_ln1118_1306_fu_6331_p2.
DSP Report: Generating DSP mul_ln1118_1204_fu_4986_p2, operation Mode is: A''*(B:0x3ff8c).
DSP Report: register mul_ln1118_1204_fu_4986_p2 is absorbed into DSP mul_ln1118_1204_fu_4986_p2.
DSP Report: register mul_ln1118_1204_fu_4986_p2 is absorbed into DSP mul_ln1118_1204_fu_4986_p2.
DSP Report: operator mul_ln1118_1204_fu_4986_p2 is absorbed into DSP mul_ln1118_1204_fu_4986_p2.
DSP Report: Generating DSP mul_ln1118_1344_fu_7633_p2, operation Mode is: A''*(B:0x3ff85).
DSP Report: register mul_ln1118_1344_fu_7633_p2 is absorbed into DSP mul_ln1118_1344_fu_7633_p2.
DSP Report: register mul_ln1118_1344_fu_7633_p2 is absorbed into DSP mul_ln1118_1344_fu_7633_p2.
DSP Report: operator mul_ln1118_1344_fu_7633_p2 is absorbed into DSP mul_ln1118_1344_fu_7633_p2.
DSP Report: Generating DSP add_ln703_1584_fu_37650700_p2, operation Mode is: C+A''*(B:0x59).
DSP Report: register data_89_V_read_int_reg_reg is absorbed into DSP add_ln703_1584_fu_37650700_p2.
DSP Report: register data_89_V_read_1_reg_37678065_reg is absorbed into DSP add_ln703_1584_fu_37650700_p2.
DSP Report: operator add_ln703_1584_fu_37650700_p2 is absorbed into DSP add_ln703_1584_fu_37650700_p2.
DSP Report: operator mul_ln1118_1062_fu_7245_p2 is absorbed into DSP add_ln703_1584_fu_37650700_p2.
DSP Report: Generating DSP mul_ln1118_1960_fu_7206_p2, operation Mode is: A''*(B:0x3ffe7).
DSP Report: register mul_ln1118_1960_fu_7206_p2 is absorbed into DSP mul_ln1118_1960_fu_7206_p2.
DSP Report: register mul_ln1118_1960_fu_7206_p2 is absorbed into DSP mul_ln1118_1960_fu_7206_p2.
DSP Report: operator mul_ln1118_1960_fu_7206_p2 is absorbed into DSP mul_ln1118_1960_fu_7206_p2.
DSP Report: Generating DSP mul_ln1118_1647_fu_7493_p2, operation Mode is: A''*(B:0x3ffea).
DSP Report: register mul_ln1118_1647_fu_7493_p2 is absorbed into DSP mul_ln1118_1647_fu_7493_p2.
DSP Report: register mul_ln1118_1647_fu_7493_p2 is absorbed into DSP mul_ln1118_1647_fu_7493_p2.
DSP Report: operator mul_ln1118_1647_fu_7493_p2 is absorbed into DSP mul_ln1118_1647_fu_7493_p2.
DSP Report: Generating DSP mul_ln1118_2489_fu_6772_p2, operation Mode is: A''*(B:0x3ffd5).
DSP Report: register mul_ln1118_2489_fu_6772_p2 is absorbed into DSP mul_ln1118_2489_fu_6772_p2.
DSP Report: register mul_ln1118_2489_fu_6772_p2 is absorbed into DSP mul_ln1118_2489_fu_6772_p2.
DSP Report: operator mul_ln1118_2489_fu_6772_p2 is absorbed into DSP mul_ln1118_2489_fu_6772_p2.
DSP Report: Generating DSP mul_ln1118_2757_fu_5535_p2, operation Mode is: A''*(B:0x3ffd4).
DSP Report: register mul_ln1118_2757_fu_5535_p2 is absorbed into DSP mul_ln1118_2757_fu_5535_p2.
DSP Report: register mul_ln1118_2757_fu_5535_p2 is absorbed into DSP mul_ln1118_2757_fu_5535_p2.
DSP Report: operator mul_ln1118_2757_fu_5535_p2 is absorbed into DSP mul_ln1118_2757_fu_5535_p2.
DSP Report: Generating DSP add_ln703_2732_fu_37657718_p2, operation Mode is: C+A''*(B:0x2c).
DSP Report: register data_112_V_read_int_reg_reg is absorbed into DSP add_ln703_2732_fu_37657718_p2.
DSP Report: register data_112_V_read_1_reg_37677765_reg is absorbed into DSP add_ln703_2732_fu_37657718_p2.
DSP Report: operator add_ln703_2732_fu_37657718_p2 is absorbed into DSP add_ln703_2732_fu_37657718_p2.
DSP Report: operator mul_ln1118_1321_fu_6344_p2 is absorbed into DSP add_ln703_2732_fu_37657718_p2.
DSP Report: Generating DSP mul_ln1118_2338_fu_5886_p2, operation Mode is: A''*(B:0x3ffc9).
DSP Report: register mul_ln1118_2338_fu_5886_p2 is absorbed into DSP mul_ln1118_2338_fu_5886_p2.
DSP Report: register mul_ln1118_2338_fu_5886_p2 is absorbed into DSP mul_ln1118_2338_fu_5886_p2.
DSP Report: operator mul_ln1118_2338_fu_5886_p2 is absorbed into DSP mul_ln1118_2338_fu_5886_p2.
DSP Report: Generating DSP mul_ln1118_2307_fu_3805_p2, operation Mode is: A''*(B:0x3ffcf).
DSP Report: register mul_ln1118_2307_fu_3805_p2 is absorbed into DSP mul_ln1118_2307_fu_3805_p2.
DSP Report: register mul_ln1118_2307_fu_3805_p2 is absorbed into DSP mul_ln1118_2307_fu_3805_p2.
DSP Report: operator mul_ln1118_2307_fu_3805_p2 is absorbed into DSP mul_ln1118_2307_fu_3805_p2.
DSP Report: Generating DSP mul_ln1118_2760_fu_5546_p2, operation Mode is: A''*(B:0x3ffbb).
DSP Report: register mul_ln1118_2760_fu_5546_p2 is absorbed into DSP mul_ln1118_2760_fu_5546_p2.
DSP Report: register mul_ln1118_2760_fu_5546_p2 is absorbed into DSP mul_ln1118_2760_fu_5546_p2.
DSP Report: operator mul_ln1118_2760_fu_5546_p2 is absorbed into DSP mul_ln1118_2760_fu_5546_p2.
DSP Report: Generating DSP mul_ln1118_2633_fu_5193_p2, operation Mode is: A''*(B:0x3ff89).
DSP Report: register mul_ln1118_2633_fu_5193_p2 is absorbed into DSP mul_ln1118_2633_fu_5193_p2.
DSP Report: register mul_ln1118_2633_fu_5193_p2 is absorbed into DSP mul_ln1118_2633_fu_5193_p2.
DSP Report: operator mul_ln1118_2633_fu_5193_p2 is absorbed into DSP mul_ln1118_2633_fu_5193_p2.
DSP Report: Generating DSP mul_ln1118_2285_fu_7614_p2, operation Mode is: A''*(B:0x3ff92).
DSP Report: register mul_ln1118_2285_fu_7614_p2 is absorbed into DSP mul_ln1118_2285_fu_7614_p2.
DSP Report: register mul_ln1118_2285_fu_7614_p2 is absorbed into DSP mul_ln1118_2285_fu_7614_p2.
DSP Report: operator mul_ln1118_2285_fu_7614_p2 is absorbed into DSP mul_ln1118_2285_fu_7614_p2.
DSP Report: Generating DSP mul_ln1118_2264_fu_6189_p2, operation Mode is: A''*(B:0x3fe75).
DSP Report: register mul_ln1118_2264_fu_6189_p2 is absorbed into DSP mul_ln1118_2264_fu_6189_p2.
DSP Report: register mul_ln1118_2264_fu_6189_p2 is absorbed into DSP mul_ln1118_2264_fu_6189_p2.
DSP Report: operator mul_ln1118_2264_fu_6189_p2 is absorbed into DSP mul_ln1118_2264_fu_6189_p2.
DSP Report: Generating DSP mul_ln1118_2230_fu_4088_p2, operation Mode is: A''*(B:0x3fe6c).
DSP Report: register mul_ln1118_2230_fu_4088_p2 is absorbed into DSP mul_ln1118_2230_fu_4088_p2.
DSP Report: register mul_ln1118_2230_fu_4088_p2 is absorbed into DSP mul_ln1118_2230_fu_4088_p2.
DSP Report: operator mul_ln1118_2230_fu_4088_p2 is absorbed into DSP mul_ln1118_2230_fu_4088_p2.
DSP Report: Generating DSP mul_ln1118_2485_fu_4226_p2, operation Mode is: A''*(B:0xc7).
DSP Report: register data_208_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2485_fu_4226_p2.
DSP Report: register data_208_V_read_1_reg_37676493_reg is absorbed into DSP mul_ln1118_2485_fu_4226_p2.
DSP Report: operator mul_ln1118_2485_fu_4226_p2 is absorbed into DSP mul_ln1118_2485_fu_4226_p2.
DSP Report: Generating DSP add_ln703_3700_fu_37663955_p2, operation Mode is: PCIN+A''*(B:0xa5).
DSP Report: register data_226_V_read_int_reg_reg is absorbed into DSP add_ln703_3700_fu_37663955_p2.
DSP Report: register data_226_V_read_1_reg_37676262_reg is absorbed into DSP add_ln703_3700_fu_37663955_p2.
DSP Report: operator add_ln703_3700_fu_37663955_p2 is absorbed into DSP add_ln703_3700_fu_37663955_p2.
DSP Report: operator mul_ln1118_2708_fu_4823_p2 is absorbed into DSP add_ln703_3700_fu_37663955_p2.
DSP Report: Generating DSP add_ln703_3700_fu_37663955_p2, operation Mode is: PCIN+A''*(B:0xc8).
DSP Report: register data_220_V_read_int_reg_reg is absorbed into DSP add_ln703_3700_fu_37663955_p2.
DSP Report: register data_220_V_read_1_reg_37676344_reg is absorbed into DSP add_ln703_3700_fu_37663955_p2.
DSP Report: operator add_ln703_3700_fu_37663955_p2 is absorbed into DSP add_ln703_3700_fu_37663955_p2.
DSP Report: operator mul_ln1118_2638_fu_5079_p2 is absorbed into DSP add_ln703_3700_fu_37663955_p2.
DSP Report: Generating DSP add_ln703_3700_fu_37663955_p2, operation Mode is: PCIN+A''*(B:0xae).
DSP Report: register data_228_V_read_int_reg_reg is absorbed into DSP add_ln703_3700_fu_37663955_p2.
DSP Report: register data_228_V_read_1_reg_37676236_reg is absorbed into DSP add_ln703_3700_fu_37663955_p2.
DSP Report: operator add_ln703_3700_fu_37663955_p2 is absorbed into DSP add_ln703_3700_fu_37663955_p2.
DSP Report: operator mul_ln1118_2731_fu_4411_p2 is absorbed into DSP add_ln703_3700_fu_37663955_p2.
DSP Report: Generating DSP add_ln703_3700_reg_37683475_reg, operation Mode is: PCIN+A''*(B:0xc3).
DSP Report: register data_214_V_read_int_reg_reg is absorbed into DSP add_ln703_3700_reg_37683475_reg.
DSP Report: register data_214_V_read_1_reg_37676418_reg is absorbed into DSP add_ln703_3700_reg_37683475_reg.
DSP Report: register add_ln703_3700_reg_37683475_reg is absorbed into DSP add_ln703_3700_reg_37683475_reg.
DSP Report: operator add_ln703_3700_fu_37663955_p2 is absorbed into DSP add_ln703_3700_reg_37683475_reg.
DSP Report: operator mul_ln1118_2561_fu_4548_p2 is absorbed into DSP add_ln703_3700_reg_37683475_reg.
DSP Report: Generating DSP mul_ln1118_2802_fu_5744_p2, operation Mode is: A''*(B:0xab).
DSP Report: register data_234_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2802_fu_5744_p2.
DSP Report: register data_234_V_read_1_reg_37676159_reg is absorbed into DSP mul_ln1118_2802_fu_5744_p2.
DSP Report: operator mul_ln1118_2802_fu_5744_p2 is absorbed into DSP mul_ln1118_2802_fu_5744_p2.
DSP Report: Generating DSP add_ln703_3701_fu_37663961_p2, operation Mode is: PCIN+A''*(B:0xde).
DSP Report: register data_235_V_read_int_reg_reg is absorbed into DSP add_ln703_3701_fu_37663961_p2.
DSP Report: register data_235_V_read_1_reg_37676146_reg is absorbed into DSP add_ln703_3701_fu_37663961_p2.
DSP Report: operator add_ln703_3701_fu_37663961_p2 is absorbed into DSP add_ln703_3701_fu_37663961_p2.
DSP Report: operator mul_ln1118_2815_fu_7467_p2 is absorbed into DSP add_ln703_3701_fu_37663961_p2.
DSP Report: Generating DSP mul_ln1118_1050_fu_7233_p2, operation Mode is: A''*(B:0x3ff9e).
DSP Report: register mul_ln1118_1050_fu_7233_p2 is absorbed into DSP mul_ln1118_1050_fu_7233_p2.
DSP Report: register mul_ln1118_1050_fu_7233_p2 is absorbed into DSP mul_ln1118_1050_fu_7233_p2.
DSP Report: operator mul_ln1118_1050_fu_7233_p2 is absorbed into DSP mul_ln1118_1050_fu_7233_p2.
DSP Report: Generating DSP add_ln703_3703_fu_37663977_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_3703_fu_37663977_p2 is absorbed into DSP add_ln703_3703_fu_37663977_p2.
DSP Report: Generating DSP mul_ln1118_1196_fu_4865_p2, operation Mode is: A''*(B:0x3fe8d).
DSP Report: register mul_ln1118_1196_fu_4865_p2 is absorbed into DSP mul_ln1118_1196_fu_4865_p2.
DSP Report: register mul_ln1118_1196_fu_4865_p2 is absorbed into DSP mul_ln1118_1196_fu_4865_p2.
DSP Report: operator mul_ln1118_1196_fu_4865_p2 is absorbed into DSP mul_ln1118_1196_fu_4865_p2.
DSP Report: Generating DSP mul_ln1118_2841_fu_4452_p2, operation Mode is: A''*(B:0x3fd14).
DSP Report: register mul_ln1118_2841_fu_4452_p2 is absorbed into DSP mul_ln1118_2841_fu_4452_p2.
DSP Report: register mul_ln1118_2841_fu_4452_p2 is absorbed into DSP mul_ln1118_2841_fu_4452_p2.
DSP Report: operator mul_ln1118_2841_fu_4452_p2 is absorbed into DSP mul_ln1118_2841_fu_4452_p2.
DSP Report: Generating DSP mul_ln1118_1918_fu_4402_p2, operation Mode is: A''*(B:0x3fee2).
DSP Report: register mul_ln1118_1918_fu_4402_p2 is absorbed into DSP mul_ln1118_1918_fu_4402_p2.
DSP Report: register mul_ln1118_1918_fu_4402_p2 is absorbed into DSP mul_ln1118_1918_fu_4402_p2.
DSP Report: operator mul_ln1118_1918_fu_4402_p2 is absorbed into DSP mul_ln1118_1918_fu_4402_p2.
DSP Report: Generating DSP mul_ln1118_1868_fu_4665_p2, operation Mode is: A''*(B:0x3fe98).
DSP Report: register mul_ln1118_1868_fu_4665_p2 is absorbed into DSP mul_ln1118_1868_fu_4665_p2.
DSP Report: register mul_ln1118_1868_fu_4665_p2 is absorbed into DSP mul_ln1118_1868_fu_4665_p2.
DSP Report: operator mul_ln1118_1868_fu_4665_p2 is absorbed into DSP mul_ln1118_1868_fu_4665_p2.
DSP Report: Generating DSP mul_ln1118_1881_fu_5918_p2, operation Mode is: A''*(B:0x3fef6).
DSP Report: register mul_ln1118_1881_fu_5918_p2 is absorbed into DSP mul_ln1118_1881_fu_5918_p2.
DSP Report: register mul_ln1118_1881_fu_5918_p2 is absorbed into DSP mul_ln1118_1881_fu_5918_p2.
DSP Report: operator mul_ln1118_1881_fu_5918_p2 is absorbed into DSP mul_ln1118_1881_fu_5918_p2.
DSP Report: Generating DSP mul_ln1118_2215_fu_4952_p2, operation Mode is: A''*(B:0x3fddd).
DSP Report: register mul_ln1118_2215_fu_4952_p2 is absorbed into DSP mul_ln1118_2215_fu_4952_p2.
DSP Report: register mul_ln1118_2215_fu_4952_p2 is absorbed into DSP mul_ln1118_2215_fu_4952_p2.
DSP Report: operator mul_ln1118_2215_fu_4952_p2 is absorbed into DSP mul_ln1118_2215_fu_4952_p2.
DSP Report: Generating DSP mul_ln1118_2202_fu_7563_p2, operation Mode is: A''*(B:0x3fda9).
DSP Report: register mul_ln1118_2202_fu_7563_p2 is absorbed into DSP mul_ln1118_2202_fu_7563_p2.
DSP Report: register mul_ln1118_2202_fu_7563_p2 is absorbed into DSP mul_ln1118_2202_fu_7563_p2.
DSP Report: operator mul_ln1118_2202_fu_7563_p2 is absorbed into DSP mul_ln1118_2202_fu_7563_p2.
DSP Report: Generating DSP mul_ln1118_2513_fu_3847_p2, operation Mode is: A''*(B:0x3fdf3).
DSP Report: register mul_ln1118_2513_fu_3847_p2 is absorbed into DSP mul_ln1118_2513_fu_3847_p2.
DSP Report: register mul_ln1118_2513_fu_3847_p2 is absorbed into DSP mul_ln1118_2513_fu_3847_p2.
DSP Report: operator mul_ln1118_2513_fu_3847_p2 is absorbed into DSP mul_ln1118_2513_fu_3847_p2.
DSP Report: Generating DSP mul_ln1118_2226_fu_4963_p2, operation Mode is: A''*(B:0x3fdd8).
DSP Report: register mul_ln1118_2226_fu_4963_p2 is absorbed into DSP mul_ln1118_2226_fu_4963_p2.
DSP Report: register mul_ln1118_2226_fu_4963_p2 is absorbed into DSP mul_ln1118_2226_fu_4963_p2.
DSP Report: operator mul_ln1118_2226_fu_4963_p2 is absorbed into DSP mul_ln1118_2226_fu_4963_p2.
DSP Report: Generating DSP mul_ln1118_2080_fu_6068_p2, operation Mode is: A''*(B:0x3ffea).
DSP Report: register mul_ln1118_2080_fu_6068_p2 is absorbed into DSP mul_ln1118_2080_fu_6068_p2.
DSP Report: register mul_ln1118_2080_fu_6068_p2 is absorbed into DSP mul_ln1118_2080_fu_6068_p2.
DSP Report: operator mul_ln1118_2080_fu_6068_p2 is absorbed into DSP mul_ln1118_2080_fu_6068_p2.
DSP Report: Generating DSP mul_ln1118_2263_fu_5097_p2, operation Mode is: A''*(B:0x3ffe3).
DSP Report: register mul_ln1118_2263_fu_5097_p2 is absorbed into DSP mul_ln1118_2263_fu_5097_p2.
DSP Report: register mul_ln1118_2263_fu_5097_p2 is absorbed into DSP mul_ln1118_2263_fu_5097_p2.
DSP Report: operator mul_ln1118_2263_fu_5097_p2 is absorbed into DSP mul_ln1118_2263_fu_5097_p2.
DSP Report: Generating DSP mul_ln1118_2838_fu_4334_p2, operation Mode is: A''*(B:0x34).
DSP Report: register data_237_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2838_fu_4334_p2.
DSP Report: register data_237_V_read_1_reg_37676120_reg is absorbed into DSP mul_ln1118_2838_fu_4334_p2.
DSP Report: operator mul_ln1118_2838_fu_4334_p2 is absorbed into DSP mul_ln1118_2838_fu_4334_p2.
DSP Report: Generating DSP mul_ln1118_2073_fu_6059_p2, operation Mode is: A''*(B:0x3ffeb).
DSP Report: register mul_ln1118_2073_fu_6059_p2 is absorbed into DSP mul_ln1118_2073_fu_6059_p2.
DSP Report: register mul_ln1118_2073_fu_6059_p2 is absorbed into DSP mul_ln1118_2073_fu_6059_p2.
DSP Report: operator mul_ln1118_2073_fu_6059_p2 is absorbed into DSP mul_ln1118_2073_fu_6059_p2.
DSP Report: Generating DSP add_ln703_3881_fu_37665093_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_3881_fu_37665093_p2 is absorbed into DSP add_ln703_3881_fu_37665093_p2.
DSP Report: Generating DSP mul_ln1118_1809_fu_4433_p2, operation Mode is: A''*(B:0x3fe57).
DSP Report: register mul_ln1118_1809_fu_4433_p2 is absorbed into DSP mul_ln1118_1809_fu_4433_p2.
DSP Report: register mul_ln1118_1809_fu_4433_p2 is absorbed into DSP mul_ln1118_1809_fu_4433_p2.
DSP Report: operator mul_ln1118_1809_fu_4433_p2 is absorbed into DSP mul_ln1118_1809_fu_4433_p2.
DSP Report: Generating DSP mul_ln1118_1040_fu_7223_p2, operation Mode is: A''*(B:0x14f).
DSP Report: register data_88_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1040_fu_7223_p2.
DSP Report: register data_88_V_read_1_reg_37678080_reg is absorbed into DSP mul_ln1118_1040_fu_7223_p2.
DSP Report: operator mul_ln1118_1040_fu_7223_p2 is absorbed into DSP mul_ln1118_1040_fu_7223_p2.
DSP Report: Generating DSP add_ln703_1812_fu_37652126_p2, operation Mode is: PCIN+A''*(B:0x109).
DSP Report: register data_101_V_read_int_reg_reg is absorbed into DSP add_ln703_1812_fu_37652126_p2.
DSP Report: register data_101_V_read_1_reg_37677910_reg is absorbed into DSP add_ln703_1812_fu_37652126_p2.
DSP Report: operator add_ln703_1812_fu_37652126_p2 is absorbed into DSP add_ln703_1812_fu_37652126_p2.
DSP Report: operator mul_ln1118_1194_fu_6112_p2 is absorbed into DSP add_ln703_1812_fu_37652126_p2.
DSP Report: Generating DSP mul_ln1118_1310_fu_5084_p2, operation Mode is: A''*(B:0x3ffa2).
DSP Report: register mul_ln1118_1310_fu_5084_p2 is absorbed into DSP mul_ln1118_1310_fu_5084_p2.
DSP Report: register mul_ln1118_1310_fu_5084_p2 is absorbed into DSP mul_ln1118_1310_fu_5084_p2.
DSP Report: operator mul_ln1118_1310_fu_5084_p2 is absorbed into DSP mul_ln1118_1310_fu_5084_p2.
DSP Report: Generating DSP mul_ln1118_1298_fu_6289_p2, operation Mode is: A''*(B:0x3ffb2).
DSP Report: register mul_ln1118_1298_fu_6289_p2 is absorbed into DSP mul_ln1118_1298_fu_6289_p2.
DSP Report: register mul_ln1118_1298_fu_6289_p2 is absorbed into DSP mul_ln1118_1298_fu_6289_p2.
DSP Report: operator mul_ln1118_1298_fu_6289_p2 is absorbed into DSP mul_ln1118_1298_fu_6289_p2.
DSP Report: Generating DSP mul_ln1118_2806_fu_4549_p2, operation Mode is: A''*(B:0xd7).
DSP Report: register data_235_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2806_fu_4549_p2.
DSP Report: register data_235_V_read_1_reg_37676146_reg is absorbed into DSP mul_ln1118_2806_fu_4549_p2.
DSP Report: operator mul_ln1118_2806_fu_4549_p2 is absorbed into DSP mul_ln1118_2806_fu_4549_p2.
DSP Report: Generating DSP add_ln703_2917_fu_37658898_p2, operation Mode is: PCIN+A''*(B:0xf9).
DSP Report: register data_237_V_read_int_reg_reg is absorbed into DSP add_ln703_2917_fu_37658898_p2.
DSP Report: register data_237_V_read_1_reg_37676120_reg is absorbed into DSP add_ln703_2917_fu_37658898_p2.
DSP Report: operator add_ln703_2917_fu_37658898_p2 is absorbed into DSP add_ln703_2917_fu_37658898_p2.
DSP Report: operator mul_ln1118_2831_fu_7210_p2 is absorbed into DSP add_ln703_2917_fu_37658898_p2.
DSP Report: Generating DSP mul_ln1118_1315_fu_6338_p2, operation Mode is: A''*(B:0x3ffc5).
DSP Report: register mul_ln1118_1315_fu_6338_p2 is absorbed into DSP mul_ln1118_1315_fu_6338_p2.
DSP Report: register mul_ln1118_1315_fu_6338_p2 is absorbed into DSP mul_ln1118_1315_fu_6338_p2.
DSP Report: operator mul_ln1118_1315_fu_6338_p2 is absorbed into DSP mul_ln1118_1315_fu_6338_p2.
DSP Report: Generating DSP mul_ln1118_1060_fu_4624_p2, operation Mode is: A''*(B:0x3ffd1).
DSP Report: register mul_ln1118_1060_fu_4624_p2 is absorbed into DSP mul_ln1118_1060_fu_4624_p2.
DSP Report: register mul_ln1118_1060_fu_4624_p2 is absorbed into DSP mul_ln1118_1060_fu_4624_p2.
DSP Report: operator mul_ln1118_1060_fu_4624_p2 is absorbed into DSP mul_ln1118_1060_fu_4624_p2.
DSP Report: Generating DSP add_ln703_2051_fu_37653572_p2, operation Mode is: C+A''*(B:0x17).
DSP Report: register data_92_V_read_int_reg_reg is absorbed into DSP add_ln703_2051_fu_37653572_p2.
DSP Report: register data_92_V_read_1_reg_37678030_reg is absorbed into DSP add_ln703_2051_fu_37653572_p2.
DSP Report: operator add_ln703_2051_fu_37653572_p2 is absorbed into DSP add_ln703_2051_fu_37653572_p2.
DSP Report: operator mul_ln1118_1093_fu_7275_p2 is absorbed into DSP add_ln703_2051_fu_37653572_p2.
DSP Report: Generating DSP mul_ln1118_2107_fu_6096_p2, operation Mode is: A''*(B:0x3ff6b).
DSP Report: register mul_ln1118_2107_fu_6096_p2 is absorbed into DSP mul_ln1118_2107_fu_6096_p2.
DSP Report: register mul_ln1118_2107_fu_6096_p2 is absorbed into DSP mul_ln1118_2107_fu_6096_p2.
DSP Report: operator mul_ln1118_2107_fu_6096_p2 is absorbed into DSP mul_ln1118_2107_fu_6096_p2.
DSP Report: Generating DSP mul_ln1118_2056_fu_7301_p2, operation Mode is: A''*(B:0x137).
DSP Report: register data_172_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2056_fu_7301_p2.
DSP Report: register data_172_V_read_1_reg_37676971_reg is absorbed into DSP mul_ln1118_2056_fu_7301_p2.
DSP Report: operator mul_ln1118_2056_fu_7301_p2 is absorbed into DSP mul_ln1118_2056_fu_7301_p2.
DSP Report: Generating DSP add_ln703_1996_reg_37681625_reg, operation Mode is: PCIN+A''*(B:0x1a8).
DSP Report: register data_175_V_read_int_reg_reg is absorbed into DSP add_ln703_1996_reg_37681625_reg.
DSP Report: register data_175_V_read_1_reg_37676940_reg is absorbed into DSP add_ln703_1996_reg_37681625_reg.
DSP Report: register add_ln703_1996_reg_37681625_reg is absorbed into DSP add_ln703_1996_reg_37681625_reg.
DSP Report: operator add_ln703_1996_fu_37653240_p2 is absorbed into DSP add_ln703_1996_reg_37681625_reg.
DSP Report: operator mul_ln1118_2100_fu_6089_p2 is absorbed into DSP add_ln703_1996_reg_37681625_reg.
DSP Report: Generating DSP mul_ln1118_1973_fu_4597_p2, operation Mode is: A''*(B:0x3fedb).
DSP Report: register mul_ln1118_1973_fu_4597_p2 is absorbed into DSP mul_ln1118_1973_fu_4597_p2.
DSP Report: register mul_ln1118_1973_fu_4597_p2 is absorbed into DSP mul_ln1118_1973_fu_4597_p2.
DSP Report: operator mul_ln1118_1973_fu_4597_p2 is absorbed into DSP mul_ln1118_1973_fu_4597_p2.
DSP Report: Generating DSP mul_ln1118_1944_fu_5814_p2, operation Mode is: A''*(B:0x3fe56).
DSP Report: register mul_ln1118_1944_fu_5814_p2 is absorbed into DSP mul_ln1118_1944_fu_5814_p2.
DSP Report: register mul_ln1118_1944_fu_5814_p2 is absorbed into DSP mul_ln1118_1944_fu_5814_p2.
DSP Report: operator mul_ln1118_1944_fu_5814_p2 is absorbed into DSP mul_ln1118_1944_fu_5814_p2.
DSP Report: Generating DSP mul_ln1118_2126_fu_5060_p2, operation Mode is: A''*(B:0x3fede).
DSP Report: register mul_ln1118_2126_fu_5060_p2 is absorbed into DSP mul_ln1118_2126_fu_5060_p2.
DSP Report: register mul_ln1118_2126_fu_5060_p2 is absorbed into DSP mul_ln1118_2126_fu_5060_p2.
DSP Report: operator mul_ln1118_2126_fu_5060_p2 is absorbed into DSP mul_ln1118_2126_fu_5060_p2.
DSP Report: Generating DSP mul_ln1118_2090_fu_7336_p2, operation Mode is: A''*(B:0x3feb7).
DSP Report: register mul_ln1118_2090_fu_7336_p2 is absorbed into DSP mul_ln1118_2090_fu_7336_p2.
DSP Report: register mul_ln1118_2090_fu_7336_p2 is absorbed into DSP mul_ln1118_2090_fu_7336_p2.
DSP Report: operator mul_ln1118_2090_fu_7336_p2 is absorbed into DSP mul_ln1118_2090_fu_7336_p2.
DSP Report: Generating DSP mul_ln1118_2823_fu_5479_p2, operation Mode is: A''*(B:0x2d).
DSP Report: register data_236_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2823_fu_5479_p2.
DSP Report: register data_236_V_read_1_reg_37676132_reg is absorbed into DSP mul_ln1118_2823_fu_5479_p2.
DSP Report: operator mul_ln1118_2823_fu_5479_p2 is absorbed into DSP mul_ln1118_2823_fu_5479_p2.
DSP Report: Generating DSP add_ln703_3318_fu_37661518_p2, operation Mode is: PCIN+(A:0x0):B''+C'.
DSP Report: register data_230_V_read_int_reg_reg is absorbed into DSP add_ln703_3318_fu_37661518_p2.
DSP Report: register data_230_V_read_1_reg_37676209_reg is absorbed into DSP add_ln703_3318_fu_37661518_p2.
DSP Report: register add_ln703_3318_fu_37661518_p2 is absorbed into DSP add_ln703_3318_fu_37661518_p2.
DSP Report: operator add_ln703_3318_fu_37661518_p2 is absorbed into DSP add_ln703_3318_fu_37661518_p2.
DSP Report: Generating DSP mul_ln1118_1776_fu_7050_p2, operation Mode is: A''*(B:0x3fee9).
DSP Report: register mul_ln1118_1776_fu_7050_p2 is absorbed into DSP mul_ln1118_1776_fu_7050_p2.
DSP Report: register mul_ln1118_1776_fu_7050_p2 is absorbed into DSP mul_ln1118_1776_fu_7050_p2.
DSP Report: operator mul_ln1118_1776_fu_7050_p2 is absorbed into DSP mul_ln1118_1776_fu_7050_p2.
DSP Report: Generating DSP mul_ln1118_1714_fu_5483_p2, operation Mode is: A''*(B:0x3febe).
DSP Report: register mul_ln1118_1714_fu_5483_p2 is absorbed into DSP mul_ln1118_1714_fu_5483_p2.
DSP Report: register mul_ln1118_1714_fu_5483_p2 is absorbed into DSP mul_ln1118_1714_fu_5483_p2.
DSP Report: operator mul_ln1118_1714_fu_5483_p2 is absorbed into DSP mul_ln1118_1714_fu_5483_p2.
DSP Report: Generating DSP mul_ln1118_1819_fu_4443_p2, operation Mode is: A''*(B:0x3fefb).
DSP Report: register mul_ln1118_1819_fu_4443_p2 is absorbed into DSP mul_ln1118_1819_fu_4443_p2.
DSP Report: register mul_ln1118_1819_fu_4443_p2 is absorbed into DSP mul_ln1118_1819_fu_4443_p2.
DSP Report: operator mul_ln1118_1819_fu_4443_p2 is absorbed into DSP mul_ln1118_1819_fu_4443_p2.
DSP Report: Generating DSP add_ln703_3898_fu_37665213_p2, operation Mode is: C+A''*(B:0x28c).
DSP Report: register data_242_V_read_int_reg_reg is absorbed into DSP add_ln703_3898_fu_37665213_p2.
DSP Report: register data_242_V_read_1_reg_37676057_reg is absorbed into DSP add_ln703_3898_fu_37665213_p2.
DSP Report: operator add_ln703_3898_fu_37665213_p2 is absorbed into DSP add_ln703_3898_fu_37665213_p2.
DSP Report: operator mul_ln1118_2906_fu_6405_p2 is absorbed into DSP add_ln703_3898_fu_37665213_p2.
DSP Report: Generating DSP mul_ln1118_1356_fu_6379_p2, operation Mode is: A''*(B:0x3fecd).
DSP Report: register mul_ln1118_1356_fu_6379_p2 is absorbed into DSP mul_ln1118_1356_fu_6379_p2.
DSP Report: register mul_ln1118_1356_fu_6379_p2 is absorbed into DSP mul_ln1118_1356_fu_6379_p2.
DSP Report: operator mul_ln1118_1356_fu_6379_p2 is absorbed into DSP mul_ln1118_1356_fu_6379_p2.
DSP Report: Generating DSP mul_ln1118_1263_fu_5481_p2, operation Mode is: A''*(B:0x3fe0b).
DSP Report: register mul_ln1118_1263_fu_5481_p2 is absorbed into DSP mul_ln1118_1263_fu_5481_p2.
DSP Report: register mul_ln1118_1263_fu_5481_p2 is absorbed into DSP mul_ln1118_1263_fu_5481_p2.
DSP Report: operator mul_ln1118_1263_fu_5481_p2 is absorbed into DSP mul_ln1118_1263_fu_5481_p2.
DSP Report: Generating DSP mul_ln1118_1230_fu_6149_p2, operation Mode is: A''*(B:0x3fedf).
DSP Report: register mul_ln1118_1230_fu_6149_p2 is absorbed into DSP mul_ln1118_1230_fu_6149_p2.
DSP Report: register mul_ln1118_1230_fu_6149_p2 is absorbed into DSP mul_ln1118_1230_fu_6149_p2.
DSP Report: operator mul_ln1118_1230_fu_6149_p2 is absorbed into DSP mul_ln1118_1230_fu_6149_p2.
DSP Report: Generating DSP mul_ln1118_2824_fu_4410_p2, operation Mode is: A''*(B:0x3ffca).
DSP Report: register mul_ln1118_2824_fu_4410_p2 is absorbed into DSP mul_ln1118_2824_fu_4410_p2.
DSP Report: register mul_ln1118_2824_fu_4410_p2 is absorbed into DSP mul_ln1118_2824_fu_4410_p2.
DSP Report: operator mul_ln1118_2824_fu_4410_p2 is absorbed into DSP mul_ln1118_2824_fu_4410_p2.
DSP Report: Generating DSP mul_ln1118_1421_fu_5967_p2, operation Mode is: A''*(B:0x3ffce).
DSP Report: register mul_ln1118_1421_fu_5967_p2 is absorbed into DSP mul_ln1118_1421_fu_5967_p2.
DSP Report: register mul_ln1118_1421_fu_5967_p2 is absorbed into DSP mul_ln1118_1421_fu_5967_p2.
DSP Report: operator mul_ln1118_1421_fu_5967_p2 is absorbed into DSP mul_ln1118_1421_fu_5967_p2.
DSP Report: Generating DSP mul_ln1118_1265_fu_5313_p2, operation Mode is: A''*(B:0x3ffda).
DSP Report: register mul_ln1118_1265_fu_5313_p2 is absorbed into DSP mul_ln1118_1265_fu_5313_p2.
DSP Report: register mul_ln1118_1265_fu_5313_p2 is absorbed into DSP mul_ln1118_1265_fu_5313_p2.
DSP Report: operator mul_ln1118_1265_fu_5313_p2 is absorbed into DSP mul_ln1118_1265_fu_5313_p2.
DSP Report: Generating DSP mul_ln1118_1864_fu_5740_p2, operation Mode is: A''*(B:0x3ffa7).
DSP Report: register mul_ln1118_1864_fu_5740_p2 is absorbed into DSP mul_ln1118_1864_fu_5740_p2.
DSP Report: register mul_ln1118_1864_fu_5740_p2 is absorbed into DSP mul_ln1118_1864_fu_5740_p2.
DSP Report: operator mul_ln1118_1864_fu_5740_p2 is absorbed into DSP mul_ln1118_1864_fu_5740_p2.
DSP Report: Generating DSP mul_ln1118_1831_fu_5708_p2, operation Mode is: A''*(B:0x3ff9b).
DSP Report: register mul_ln1118_1831_fu_5708_p2 is absorbed into DSP mul_ln1118_1831_fu_5708_p2.
DSP Report: register mul_ln1118_1831_fu_5708_p2 is absorbed into DSP mul_ln1118_1831_fu_5708_p2.
DSP Report: operator mul_ln1118_1831_fu_5708_p2 is absorbed into DSP mul_ln1118_1831_fu_5708_p2.
DSP Report: Generating DSP mul_ln1118_1826_fu_5812_p2, operation Mode is: A''*(B:0x63).
DSP Report: register data_153_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1826_fu_5812_p2.
DSP Report: register data_153_V_read_1_reg_37677216_reg is absorbed into DSP mul_ln1118_1826_fu_5812_p2.
DSP Report: operator mul_ln1118_1826_fu_5812_p2 is absorbed into DSP mul_ln1118_1826_fu_5812_p2.
DSP Report: Generating DSP add_ln703_2362_fu_37655478_p2, operation Mode is: PCIN+A''*(B:0x52).
DSP Report: register data_177_V_read_int_reg_reg is absorbed into DSP add_ln703_2362_fu_37655478_p2.
DSP Report: register data_177_V_read_1_reg_37676909_reg is absorbed into DSP add_ln703_2362_fu_37655478_p2.
DSP Report: operator add_ln703_2362_fu_37655478_p2 is absorbed into DSP add_ln703_2362_fu_37655478_p2.
DSP Report: operator mul_ln1118_2118_fu_5739_p2 is absorbed into DSP add_ln703_2362_fu_37655478_p2.
DSP Report: Generating DSP add_ln703_2362_reg_37682055_reg, operation Mode is: PCIN+A''*(B:0x67).
DSP Report: register data_188_V_read_int_reg_reg is absorbed into DSP add_ln703_2362_reg_37682055_reg.
DSP Report: register data_188_V_read_1_reg_37676765_reg is absorbed into DSP add_ln703_2362_reg_37682055_reg.
DSP Report: register add_ln703_2362_reg_37682055_reg is absorbed into DSP add_ln703_2362_reg_37682055_reg.
DSP Report: operator add_ln703_2362_fu_37655478_p2 is absorbed into DSP add_ln703_2362_reg_37682055_reg.
DSP Report: operator mul_ln1118_2253_fu_6164_p2 is absorbed into DSP add_ln703_2362_reg_37682055_reg.
DSP Report: Generating DSP mul_ln1118_2383_fu_4181_p2, operation Mode is: A''*(B:0x67).
DSP Report: register data_200_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2383_fu_4181_p2.
DSP Report: register data_200_V_read_1_reg_37676599_reg is absorbed into DSP mul_ln1118_2383_fu_4181_p2.
DSP Report: operator mul_ln1118_2383_fu_4181_p2 is absorbed into DSP mul_ln1118_2383_fu_4181_p2.
DSP Report: Generating DSP add_ln703_2364_reg_37682060_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_2364_reg_37682060_reg is absorbed into DSP add_ln703_2364_reg_37682060_reg.
DSP Report: operator add_ln703_2364_fu_37655490_p2 is absorbed into DSP add_ln703_2364_reg_37682060_reg.
DSP Report: Generating DSP mul_ln1118_2343_fu_4427_p2, operation Mode is: A''*(B:0x3ff31).
DSP Report: register mul_ln1118_2343_fu_4427_p2 is absorbed into DSP mul_ln1118_2343_fu_4427_p2.
DSP Report: register mul_ln1118_2343_fu_4427_p2 is absorbed into DSP mul_ln1118_2343_fu_4427_p2.
DSP Report: operator mul_ln1118_2343_fu_4427_p2 is absorbed into DSP mul_ln1118_2343_fu_4427_p2.
DSP Report: Generating DSP mul_ln1118_1324_fu_6347_p2, operation Mode is: A''*(B:0x8a).
DSP Report: register data_112_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1324_fu_6347_p2.
DSP Report: register data_112_V_read_1_reg_37677765_reg is absorbed into DSP mul_ln1118_1324_fu_6347_p2.
DSP Report: operator mul_ln1118_1324_fu_6347_p2 is absorbed into DSP mul_ln1118_1324_fu_6347_p2.
DSP Report: Generating DSP add_ln703_2337_fu_37655298_p2, operation Mode is: PCIN+A''*(B:0x85).
DSP Report: register data_114_V_read_int_reg_reg is absorbed into DSP add_ln703_2337_fu_37655298_p2.
DSP Report: register data_114_V_read_1_reg_37677736_reg is absorbed into DSP add_ln703_2337_fu_37655298_p2.
DSP Report: operator add_ln703_2337_fu_37655298_p2 is absorbed into DSP add_ln703_2337_fu_37655298_p2.
DSP Report: operator mul_ln1118_1348_fu_7637_p2 is absorbed into DSP add_ln703_2337_fu_37655298_p2.
DSP Report: Generating DSP add_ln703_2337_fu_37655298_p2, operation Mode is: PCIN+A''*(B:0x8b).
DSP Report: register data_118_V_read_int_reg_reg is absorbed into DSP add_ln703_2337_fu_37655298_p2.
DSP Report: register data_118_V_read_1_reg_37677688_reg is absorbed into DSP add_ln703_2337_fu_37655298_p2.
DSP Report: operator add_ln703_2337_fu_37655298_p2 is absorbed into DSP add_ln703_2337_fu_37655298_p2.
DSP Report: operator mul_ln1118_1395_fu_4315_p2 is absorbed into DSP add_ln703_2337_fu_37655298_p2.
DSP Report: Generating DSP mul_ln1118_2152_fu_6995_p2, operation Mode is: A''*(B:0x3fe98).
DSP Report: register mul_ln1118_2152_fu_6995_p2 is absorbed into DSP mul_ln1118_2152_fu_6995_p2.
DSP Report: register mul_ln1118_2152_fu_6995_p2 is absorbed into DSP mul_ln1118_2152_fu_6995_p2.
DSP Report: operator mul_ln1118_2152_fu_6995_p2 is absorbed into DSP mul_ln1118_2152_fu_6995_p2.
DSP Report: Generating DSP mul_ln1118_2104_fu_6093_p2, operation Mode is: A''*(B:0x3feae).
DSP Report: register mul_ln1118_2104_fu_6093_p2 is absorbed into DSP mul_ln1118_2104_fu_6093_p2.
DSP Report: register mul_ln1118_2104_fu_6093_p2 is absorbed into DSP mul_ln1118_2104_fu_6093_p2.
DSP Report: operator mul_ln1118_2104_fu_6093_p2 is absorbed into DSP mul_ln1118_2104_fu_6093_p2.
DSP Report: Generating DSP mul_ln1118_2088_fu_6076_p2, operation Mode is: A''*(B:0x3fe9c).
DSP Report: register mul_ln1118_2088_fu_6076_p2 is absorbed into DSP mul_ln1118_2088_fu_6076_p2.
DSP Report: register mul_ln1118_2088_fu_6076_p2 is absorbed into DSP mul_ln1118_2088_fu_6076_p2.
DSP Report: operator mul_ln1118_2088_fu_6076_p2 is absorbed into DSP mul_ln1118_2088_fu_6076_p2.
DSP Report: Generating DSP mul_ln1118_1145_fu_5017_p2, operation Mode is: A''*(B:0x3ffc9).
DSP Report: register mul_ln1118_1145_fu_5017_p2 is absorbed into DSP mul_ln1118_1145_fu_5017_p2.
DSP Report: register mul_ln1118_1145_fu_5017_p2 is absorbed into DSP mul_ln1118_1145_fu_5017_p2.
DSP Report: operator mul_ln1118_1145_fu_5017_p2 is absorbed into DSP mul_ln1118_1145_fu_5017_p2.
DSP Report: Generating DSP add_ln703_1847_fu_37652354_p2, operation Mode is: C+A''*(B:0x6d).
DSP Report: register data_135_V_read_int_reg_reg is absorbed into DSP add_ln703_1847_fu_37652354_p2.
DSP Report: register data_135_V_read_1_reg_37677462_reg is absorbed into DSP add_ln703_1847_fu_37652354_p2.
DSP Report: operator add_ln703_1847_fu_37652354_p2 is absorbed into DSP add_ln703_1847_fu_37652354_p2.
DSP Report: operator mul_ln1118_1601_fu_4122_p2 is absorbed into DSP add_ln703_1847_fu_37652354_p2.
DSP Report: Generating DSP mul_ln1118_1339_fu_5115_p2, operation Mode is: A''*(B:0x3ff7a).
DSP Report: register mul_ln1118_1339_fu_5115_p2 is absorbed into DSP mul_ln1118_1339_fu_5115_p2.
DSP Report: register mul_ln1118_1339_fu_5115_p2 is absorbed into DSP mul_ln1118_1339_fu_5115_p2.
DSP Report: operator mul_ln1118_1339_fu_5115_p2 is absorbed into DSP mul_ln1118_1339_fu_5115_p2.
DSP Report: Generating DSP mul_ln1118_1680_fu_4197_p2, operation Mode is: A''*(B:0x3ff6c).
DSP Report: register mul_ln1118_1680_fu_4197_p2 is absorbed into DSP mul_ln1118_1680_fu_4197_p2.
DSP Report: register mul_ln1118_1680_fu_4197_p2 is absorbed into DSP mul_ln1118_1680_fu_4197_p2.
DSP Report: operator mul_ln1118_1680_fu_4197_p2 is absorbed into DSP mul_ln1118_1680_fu_4197_p2.
DSP Report: Generating DSP mul_ln1118_1668_fu_4086_p2, operation Mode is: A''*(B:0x3ff57).
DSP Report: register mul_ln1118_1668_fu_4086_p2 is absorbed into DSP mul_ln1118_1668_fu_4086_p2.
DSP Report: register mul_ln1118_1668_fu_4086_p2 is absorbed into DSP mul_ln1118_1668_fu_4086_p2.
DSP Report: operator mul_ln1118_1668_fu_4086_p2 is absorbed into DSP mul_ln1118_1668_fu_4086_p2.
DSP Report: Generating DSP mul_ln1118_1608_fu_4018_p2, operation Mode is: A''*(B:0x3ff38).
DSP Report: register mul_ln1118_1608_fu_4018_p2 is absorbed into DSP mul_ln1118_1608_fu_4018_p2.
DSP Report: register mul_ln1118_1608_fu_4018_p2 is absorbed into DSP mul_ln1118_1608_fu_4018_p2.
DSP Report: operator mul_ln1118_1608_fu_4018_p2 is absorbed into DSP mul_ln1118_1608_fu_4018_p2.
DSP Report: Generating DSP mul_ln1118_2158_fu_4325_p2, operation Mode is: A''*(B:0x3ff4e).
DSP Report: register mul_ln1118_2158_fu_4325_p2 is absorbed into DSP mul_ln1118_2158_fu_4325_p2.
DSP Report: register mul_ln1118_2158_fu_4325_p2 is absorbed into DSP mul_ln1118_2158_fu_4325_p2.
DSP Report: operator mul_ln1118_2158_fu_4325_p2 is absorbed into DSP mul_ln1118_2158_fu_4325_p2.
DSP Report: Generating DSP add_ln703_2156_fu_37654246_p2, operation Mode is: C+A''*(B:0xe5).
DSP Report: register data_115_V_read_int_reg_reg is absorbed into DSP add_ln703_2156_fu_37654246_p2.
DSP Report: register data_115_V_read_1_reg_37677726_reg is absorbed into DSP add_ln703_2156_fu_37654246_p2.
DSP Report: operator add_ln703_2156_fu_37654246_p2 is absorbed into DSP add_ln703_2156_fu_37654246_p2.
DSP Report: operator mul_ln1118_1364_fu_6038_p2 is absorbed into DSP add_ln703_2156_fu_37654246_p2.
DSP Report: Generating DSP mul_ln1118_1399_fu_6131_p2, operation Mode is: A''*(B:0xed).
DSP Report: register data_118_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1399_fu_6131_p2.
DSP Report: register data_118_V_read_1_reg_37677688_reg is absorbed into DSP mul_ln1118_1399_fu_6131_p2.
DSP Report: operator mul_ln1118_1399_fu_6131_p2 is absorbed into DSP mul_ln1118_1399_fu_6131_p2.
DSP Report: Generating DSP add_ln703_2159_fu_37654272_p2, operation Mode is: PCIN+A''*(B:0x9a).
DSP Report: register data_133_V_read_int_reg_reg is absorbed into DSP add_ln703_2159_fu_37654272_p2.
DSP Report: register data_133_V_read_1_reg_37677489_reg is absorbed into DSP add_ln703_2159_fu_37654272_p2.
DSP Report: operator add_ln703_2159_fu_37654272_p2 is absorbed into DSP add_ln703_2159_fu_37654272_p2.
DSP Report: operator mul_ln1118_1586_fu_5358_p2 is absorbed into DSP add_ln703_2159_fu_37654272_p2.
DSP Report: Generating DSP add_ln703_2159_reg_37681810_reg, operation Mode is: PCIN+A''*(B:0x83).
DSP Report: register data_139_V_read_int_reg_reg is absorbed into DSP add_ln703_2159_reg_37681810_reg.
DSP Report: register data_139_V_read_1_reg_37677408_reg is absorbed into DSP add_ln703_2159_reg_37681810_reg.
DSP Report: register add_ln703_2159_reg_37681810_reg is absorbed into DSP add_ln703_2159_reg_37681810_reg.
DSP Report: operator add_ln703_2159_fu_37654272_p2 is absorbed into DSP add_ln703_2159_reg_37681810_reg.
DSP Report: operator mul_ln1118_1657_fu_5556_p2 is absorbed into DSP add_ln703_2159_reg_37681810_reg.
DSP Report: Generating DSP mul_ln1118_1561_fu_5334_p2, operation Mode is: A''*(B:0x3ff87).
DSP Report: register mul_ln1118_1561_fu_5334_p2 is absorbed into DSP mul_ln1118_1561_fu_5334_p2.
DSP Report: register mul_ln1118_1561_fu_5334_p2 is absorbed into DSP mul_ln1118_1561_fu_5334_p2.
DSP Report: operator mul_ln1118_1561_fu_5334_p2 is absorbed into DSP mul_ln1118_1561_fu_5334_p2.
DSP Report: Generating DSP mul_ln1118_1335_fu_6358_p2, operation Mode is: A''*(B:0x3ff9d).
DSP Report: register mul_ln1118_1335_fu_6358_p2 is absorbed into DSP mul_ln1118_1335_fu_6358_p2.
DSP Report: register mul_ln1118_1335_fu_6358_p2 is absorbed into DSP mul_ln1118_1335_fu_6358_p2.
DSP Report: operator mul_ln1118_1335_fu_6358_p2 is absorbed into DSP mul_ln1118_1335_fu_6358_p2.
DSP Report: Generating DSP mul_ln1118_1754_fu_3969_p2, operation Mode is: A''*(B:0x3ffa1).
DSP Report: register mul_ln1118_1754_fu_3969_p2 is absorbed into DSP mul_ln1118_1754_fu_3969_p2.
DSP Report: register mul_ln1118_1754_fu_3969_p2 is absorbed into DSP mul_ln1118_1754_fu_3969_p2.
DSP Report: operator mul_ln1118_1754_fu_3969_p2 is absorbed into DSP mul_ln1118_1754_fu_3969_p2.
DSP Report: Generating DSP mul_ln1118_1604_fu_6627_p2, operation Mode is: A''*(B:0x3ff9e).
DSP Report: register mul_ln1118_1604_fu_6627_p2 is absorbed into DSP mul_ln1118_1604_fu_6627_p2.
DSP Report: register mul_ln1118_1604_fu_6627_p2 is absorbed into DSP mul_ln1118_1604_fu_6627_p2.
DSP Report: operator mul_ln1118_1604_fu_6627_p2 is absorbed into DSP mul_ln1118_1604_fu_6627_p2.
DSP Report: Generating DSP mul_ln1118_2573_fu_5635_p2, operation Mode is: A''*(B:0x3ff96).
DSP Report: register mul_ln1118_2573_fu_5635_p2 is absorbed into DSP mul_ln1118_2573_fu_5635_p2.
DSP Report: register mul_ln1118_2573_fu_5635_p2 is absorbed into DSP mul_ln1118_2573_fu_5635_p2.
DSP Report: operator mul_ln1118_2573_fu_5635_p2 is absorbed into DSP mul_ln1118_2573_fu_5635_p2.
DSP Report: Generating DSP mul_ln1118_2507_fu_5669_p2, operation Mode is: A''*(B:0x3ffb7).
DSP Report: register mul_ln1118_2507_fu_5669_p2 is absorbed into DSP mul_ln1118_2507_fu_5669_p2.
DSP Report: register mul_ln1118_2507_fu_5669_p2 is absorbed into DSP mul_ln1118_2507_fu_5669_p2.
DSP Report: operator mul_ln1118_2507_fu_5669_p2 is absorbed into DSP mul_ln1118_2507_fu_5669_p2.
DSP Report: Generating DSP mul_ln1118_2846_fu_5330_p2, operation Mode is: A''*(B:0x3ff8f).
DSP Report: register mul_ln1118_2846_fu_5330_p2 is absorbed into DSP mul_ln1118_2846_fu_5330_p2.
DSP Report: register mul_ln1118_2846_fu_5330_p2 is absorbed into DSP mul_ln1118_2846_fu_5330_p2.
DSP Report: operator mul_ln1118_2846_fu_5330_p2 is absorbed into DSP mul_ln1118_2846_fu_5330_p2.
DSP Report: Generating DSP mul_ln1118_2558_fu_5703_p2, operation Mode is: A''*(B:0x3fd9f).
DSP Report: register mul_ln1118_2558_fu_5703_p2 is absorbed into DSP mul_ln1118_2558_fu_5703_p2.
DSP Report: register mul_ln1118_2558_fu_5703_p2 is absorbed into DSP mul_ln1118_2558_fu_5703_p2.
DSP Report: operator mul_ln1118_2558_fu_5703_p2 is absorbed into DSP mul_ln1118_2558_fu_5703_p2.
DSP Report: Generating DSP mul_ln1118_2506_fu_4947_p2, operation Mode is: A''*(B:0x3fd59).
DSP Report: register mul_ln1118_2506_fu_4947_p2 is absorbed into DSP mul_ln1118_2506_fu_4947_p2.
DSP Report: register mul_ln1118_2506_fu_4947_p2 is absorbed into DSP mul_ln1118_2506_fu_4947_p2.
DSP Report: operator mul_ln1118_2506_fu_4947_p2 is absorbed into DSP mul_ln1118_2506_fu_4947_p2.
DSP Report: Generating DSP mul_ln1118_1717_fu_5486_p2, operation Mode is: A''*(B:0x3fe64).
DSP Report: register mul_ln1118_1717_fu_5486_p2 is absorbed into DSP mul_ln1118_1717_fu_5486_p2.
DSP Report: register mul_ln1118_1717_fu_5486_p2 is absorbed into DSP mul_ln1118_1717_fu_5486_p2.
DSP Report: operator mul_ln1118_1717_fu_5486_p2 is absorbed into DSP mul_ln1118_1717_fu_5486_p2.
DSP Report: Generating DSP mul_ln1118_1679_fu_5846_p2, operation Mode is: A''*(B:0x3fe9e).
DSP Report: register mul_ln1118_1679_fu_5846_p2 is absorbed into DSP mul_ln1118_1679_fu_5846_p2.
DSP Report: register mul_ln1118_1679_fu_5846_p2 is absorbed into DSP mul_ln1118_1679_fu_5846_p2.
DSP Report: operator mul_ln1118_1679_fu_5846_p2 is absorbed into DSP mul_ln1118_1679_fu_5846_p2.
DSP Report: Generating DSP mul_ln1118_1780_fu_5625_p2, operation Mode is: A''*(B:0x3fe9a).
DSP Report: register mul_ln1118_1780_fu_5625_p2 is absorbed into DSP mul_ln1118_1780_fu_5625_p2.
DSP Report: register mul_ln1118_1780_fu_5625_p2 is absorbed into DSP mul_ln1118_1780_fu_5625_p2.
DSP Report: operator mul_ln1118_1780_fu_5625_p2 is absorbed into DSP mul_ln1118_1780_fu_5625_p2.
DSP Report: Generating DSP mul_ln1118_1757_fu_7499_p2, operation Mode is: A''*(B:0x3fe4b).
DSP Report: register mul_ln1118_1757_fu_7499_p2 is absorbed into DSP mul_ln1118_1757_fu_7499_p2.
DSP Report: register mul_ln1118_1757_fu_7499_p2 is absorbed into DSP mul_ln1118_1757_fu_7499_p2.
DSP Report: operator mul_ln1118_1757_fu_7499_p2 is absorbed into DSP mul_ln1118_1757_fu_7499_p2.
DSP Report: Generating DSP mul_ln1118_1899_fu_7646_p2, operation Mode is: A''*(B:0x3fec2).
DSP Report: register mul_ln1118_1899_fu_7646_p2 is absorbed into DSP mul_ln1118_1899_fu_7646_p2.
DSP Report: register mul_ln1118_1899_fu_7646_p2 is absorbed into DSP mul_ln1118_1899_fu_7646_p2.
DSP Report: operator mul_ln1118_1899_fu_7646_p2 is absorbed into DSP mul_ln1118_1899_fu_7646_p2.
DSP Report: Generating DSP add_ln703_1899_fu_37652656_p2, operation Mode is: C+A''*(B:0x15b).
DSP Report: register data_64_V_read_int_reg_reg is absorbed into DSP add_ln703_1899_fu_37652656_p2.
DSP Report: register data_64_V_read_1_reg_37678390_reg is absorbed into DSP add_ln703_1899_fu_37652656_p2.
DSP Report: operator add_ln703_1899_fu_37652656_p2 is absorbed into DSP add_ln703_1899_fu_37652656_p2.
DSP Report: operator mul_ln1118_761_fu_4210_p2 is absorbed into DSP add_ln703_1899_fu_37652656_p2.
DSP Report: Generating DSP mul_ln1118_1823_fu_5700_p2, operation Mode is: A''*(B:0x3fe32).
DSP Report: register mul_ln1118_1823_fu_5700_p2 is absorbed into DSP mul_ln1118_1823_fu_5700_p2.
DSP Report: register mul_ln1118_1823_fu_5700_p2 is absorbed into DSP mul_ln1118_1823_fu_5700_p2.
DSP Report: operator mul_ln1118_1823_fu_5700_p2 is absorbed into DSP mul_ln1118_1823_fu_5700_p2.
DSP Report: Generating DSP mul_ln1118_1811_fu_6945_p2, operation Mode is: A''*(B:0x3fedd).
DSP Report: register mul_ln1118_1811_fu_6945_p2 is absorbed into DSP mul_ln1118_1811_fu_6945_p2.
DSP Report: register mul_ln1118_1811_fu_6945_p2 is absorbed into DSP mul_ln1118_1811_fu_6945_p2.
DSP Report: operator mul_ln1118_1811_fu_6945_p2 is absorbed into DSP mul_ln1118_1811_fu_6945_p2.
DSP Report: Generating DSP mul_ln1118_2819_fu_4400_p2, operation Mode is: A''*(B:0x3fcbd).
DSP Report: register mul_ln1118_2819_fu_4400_p2 is absorbed into DSP mul_ln1118_2819_fu_4400_p2.
DSP Report: register mul_ln1118_2819_fu_4400_p2 is absorbed into DSP mul_ln1118_2819_fu_4400_p2.
DSP Report: operator mul_ln1118_2819_fu_4400_p2 is absorbed into DSP mul_ln1118_2819_fu_4400_p2.
DSP Report: Generating DSP mul_ln1118_2896_fu_4126_p2, operation Mode is: A''*(B:0x3f94c).
DSP Report: register mul_ln1118_2896_fu_4126_p2 is absorbed into DSP mul_ln1118_2896_fu_4126_p2.
DSP Report: register mul_ln1118_2896_fu_4126_p2 is absorbed into DSP mul_ln1118_2896_fu_4126_p2.
DSP Report: operator mul_ln1118_2896_fu_4126_p2 is absorbed into DSP mul_ln1118_2896_fu_4126_p2.
DSP Report: Generating DSP mul_ln1118_2865_fu_4670_p2, operation Mode is: A''*(B:0x3fb11).
DSP Report: register mul_ln1118_2865_fu_4670_p2 is absorbed into DSP mul_ln1118_2865_fu_4670_p2.
DSP Report: register mul_ln1118_2865_fu_4670_p2 is absorbed into DSP mul_ln1118_2865_fu_4670_p2.
DSP Report: operator mul_ln1118_2865_fu_4670_p2 is absorbed into DSP mul_ln1118_2865_fu_4670_p2.
DSP Report: Generating DSP mul_ln1118_2193_fu_7554_p2, operation Mode is: A''*(B:0x3fbe1).
DSP Report: register mul_ln1118_2193_fu_7554_p2 is absorbed into DSP mul_ln1118_2193_fu_7554_p2.
DSP Report: register mul_ln1118_2193_fu_7554_p2 is absorbed into DSP mul_ln1118_2193_fu_7554_p2.
DSP Report: operator mul_ln1118_2193_fu_7554_p2 is absorbed into DSP mul_ln1118_2193_fu_7554_p2.
DSP Report: Generating DSP mul_ln1118_2555_fu_6397_p2, operation Mode is: A''*(B:0x3fac8).
DSP Report: register mul_ln1118_2555_fu_6397_p2 is absorbed into DSP mul_ln1118_2555_fu_6397_p2.
DSP Report: register mul_ln1118_2555_fu_6397_p2 is absorbed into DSP mul_ln1118_2555_fu_6397_p2.
DSP Report: operator mul_ln1118_2555_fu_6397_p2 is absorbed into DSP mul_ln1118_2555_fu_6397_p2.
DSP Report: Generating DSP mul_ln1118_1887_fu_6495_p2, operation Mode is: A''*(B:0x3fedc).
DSP Report: register mul_ln1118_1887_fu_6495_p2 is absorbed into DSP mul_ln1118_1887_fu_6495_p2.
DSP Report: register mul_ln1118_1887_fu_6495_p2 is absorbed into DSP mul_ln1118_1887_fu_6495_p2.
DSP Report: operator mul_ln1118_1887_fu_6495_p2 is absorbed into DSP mul_ln1118_1887_fu_6495_p2.
DSP Report: Generating DSP mul_ln1118_1632_fu_7143_p2, operation Mode is: A''*(B:0x3feed).
DSP Report: register mul_ln1118_1632_fu_7143_p2 is absorbed into DSP mul_ln1118_1632_fu_7143_p2.
DSP Report: register mul_ln1118_1632_fu_7143_p2 is absorbed into DSP mul_ln1118_1632_fu_7143_p2.
DSP Report: operator mul_ln1118_1632_fu_7143_p2 is absorbed into DSP mul_ln1118_1632_fu_7143_p2.
DSP Report: Generating DSP mul_ln1118_1653_fu_4813_p2, operation Mode is: A''*(B:0x3febd).
DSP Report: register mul_ln1118_1653_fu_4813_p2 is absorbed into DSP mul_ln1118_1653_fu_4813_p2.
DSP Report: register mul_ln1118_1653_fu_4813_p2 is absorbed into DSP mul_ln1118_1653_fu_4813_p2.
DSP Report: operator mul_ln1118_1653_fu_4813_p2 is absorbed into DSP mul_ln1118_1653_fu_4813_p2.
DSP Report: Generating DSP add_ln703_2297_fu_37655086_p2, operation Mode is: C+A''*(B:0x262).
DSP Report: register data_124_V_read_int_reg_reg is absorbed into DSP add_ln703_2297_fu_37655086_p2.
DSP Report: register data_124_V_read_1_reg_37677612_reg is absorbed into DSP add_ln703_2297_fu_37655086_p2.
DSP Report: operator add_ln703_2297_fu_37655086_p2 is absorbed into DSP add_ln703_2297_fu_37655086_p2.
DSP Report: operator mul_ln1118_1471_fu_6612_p2 is absorbed into DSP add_ln703_2297_fu_37655086_p2.
DSP Report: Generating DSP mul_ln1118_2038_fu_4707_p2, operation Mode is: A''*(B:0x3fed6).
DSP Report: register mul_ln1118_2038_fu_4707_p2 is absorbed into DSP mul_ln1118_2038_fu_4707_p2.
DSP Report: register mul_ln1118_2038_fu_4707_p2 is absorbed into DSP mul_ln1118_2038_fu_4707_p2.
DSP Report: operator mul_ln1118_2038_fu_4707_p2 is absorbed into DSP mul_ln1118_2038_fu_4707_p2.
DSP Report: Generating DSP mul_ln1118_2553_fu_7083_p2, operation Mode is: A''*(B:0x3fe93).
DSP Report: register mul_ln1118_2553_fu_7083_p2 is absorbed into DSP mul_ln1118_2553_fu_7083_p2.
DSP Report: register mul_ln1118_2553_fu_7083_p2 is absorbed into DSP mul_ln1118_2553_fu_7083_p2.
DSP Report: operator mul_ln1118_2553_fu_7083_p2 is absorbed into DSP mul_ln1118_2553_fu_7083_p2.
DSP Report: Generating DSP mul_ln1118_2539_fu_7095_p2, operation Mode is: A''*(B:0x3fe49).
DSP Report: register mul_ln1118_2539_fu_7095_p2 is absorbed into DSP mul_ln1118_2539_fu_7095_p2.
DSP Report: register mul_ln1118_2539_fu_7095_p2 is absorbed into DSP mul_ln1118_2539_fu_7095_p2.
DSP Report: operator mul_ln1118_2539_fu_7095_p2 is absorbed into DSP mul_ln1118_2539_fu_7095_p2.
DSP Report: Generating DSP mul_ln1118_2527_fu_5308_p2, operation Mode is: A''*(B:0x3fe2e).
DSP Report: register mul_ln1118_2527_fu_5308_p2 is absorbed into DSP mul_ln1118_2527_fu_5308_p2.
DSP Report: register mul_ln1118_2527_fu_5308_p2 is absorbed into DSP mul_ln1118_2527_fu_5308_p2.
DSP Report: operator mul_ln1118_2527_fu_5308_p2 is absorbed into DSP mul_ln1118_2527_fu_5308_p2.
DSP Report: Generating DSP mul_ln1118_1461_fu_3871_p2, operation Mode is: A''*(B:0x3fc09).
DSP Report: register mul_ln1118_1461_fu_3871_p2 is absorbed into DSP mul_ln1118_1461_fu_3871_p2.
DSP Report: register mul_ln1118_1461_fu_3871_p2 is absorbed into DSP mul_ln1118_1461_fu_3871_p2.
DSP Report: operator mul_ln1118_1461_fu_3871_p2 is absorbed into DSP mul_ln1118_1461_fu_3871_p2.
DSP Report: Generating DSP mul_ln1118_1425_fu_6716_p2, operation Mode is: A''*(B:0x3fd19).
DSP Report: register mul_ln1118_1425_fu_6716_p2 is absorbed into DSP mul_ln1118_1425_fu_6716_p2.
DSP Report: register mul_ln1118_1425_fu_6716_p2 is absorbed into DSP mul_ln1118_1425_fu_6716_p2.
DSP Report: operator mul_ln1118_1425_fu_6716_p2 is absorbed into DSP mul_ln1118_1425_fu_6716_p2.
DSP Report: Generating DSP add_ln703_2422_fu_37655822_p2, operation Mode is: C+A''*(B:0x99).
DSP Report: register data_160_V_read_int_reg_reg is absorbed into DSP add_ln703_2422_fu_37655822_p2.
DSP Report: register data_160_V_read_1_reg_37677119_reg is absorbed into DSP add_ln703_2422_fu_37655822_p2.
DSP Report: operator add_ln703_2422_fu_37655822_p2 is absorbed into DSP add_ln703_2422_fu_37655822_p2.
DSP Report: operator mul_ln1118_1913_fu_6444_p2 is absorbed into DSP add_ln703_2422_fu_37655822_p2.
DSP Report: Generating DSP mul_ln1118_1419_fu_3986_p2, operation Mode is: A''*(B:0x3fe83).
DSP Report: register mul_ln1118_1419_fu_3986_p2 is absorbed into DSP mul_ln1118_1419_fu_3986_p2.
DSP Report: register mul_ln1118_1419_fu_3986_p2 is absorbed into DSP mul_ln1118_1419_fu_3986_p2.
DSP Report: operator mul_ln1118_1419_fu_3986_p2 is absorbed into DSP mul_ln1118_1419_fu_3986_p2.
DSP Report: Generating DSP mul_ln1118_1183_fu_4849_p2, operation Mode is: A''*(B:0x3feb5).
DSP Report: register mul_ln1118_1183_fu_4849_p2 is absorbed into DSP mul_ln1118_1183_fu_4849_p2.
DSP Report: register mul_ln1118_1183_fu_4849_p2 is absorbed into DSP mul_ln1118_1183_fu_4849_p2.
DSP Report: operator mul_ln1118_1183_fu_4849_p2 is absorbed into DSP mul_ln1118_1183_fu_4849_p2.
DSP Report: Generating DSP mul_ln1118_1699_fu_4331_p2, operation Mode is: A''*(B:0x3fec5).
DSP Report: register mul_ln1118_1699_fu_4331_p2 is absorbed into DSP mul_ln1118_1699_fu_4331_p2.
DSP Report: register mul_ln1118_1699_fu_4331_p2 is absorbed into DSP mul_ln1118_1699_fu_4331_p2.
DSP Report: operator mul_ln1118_1699_fu_4331_p2 is absorbed into DSP mul_ln1118_1699_fu_4331_p2.
DSP Report: Generating DSP mul_ln1118_1685_fu_4202_p2, operation Mode is: A''*(B:0x3feef).
DSP Report: register mul_ln1118_1685_fu_4202_p2 is absorbed into DSP mul_ln1118_1685_fu_4202_p2.
DSP Report: register mul_ln1118_1685_fu_4202_p2 is absorbed into DSP mul_ln1118_1685_fu_4202_p2.
DSP Report: operator mul_ln1118_1685_fu_4202_p2 is absorbed into DSP mul_ln1118_1685_fu_4202_p2.
DSP Report: Generating DSP mul_ln1118_1454_fu_5229_p2, operation Mode is: A''*(B:0x3ff1c).
DSP Report: register mul_ln1118_1454_fu_5229_p2 is absorbed into DSP mul_ln1118_1454_fu_5229_p2.
DSP Report: register mul_ln1118_1454_fu_5229_p2 is absorbed into DSP mul_ln1118_1454_fu_5229_p2.
DSP Report: operator mul_ln1118_1454_fu_5229_p2 is absorbed into DSP mul_ln1118_1454_fu_5229_p2.
DSP Report: Generating DSP mul_ln1118_1283_fu_4863_p2, operation Mode is: A''*(B:0x3ff0b).
DSP Report: register mul_ln1118_1283_fu_4863_p2 is absorbed into DSP mul_ln1118_1283_fu_4863_p2.
DSP Report: register mul_ln1118_1283_fu_4863_p2 is absorbed into DSP mul_ln1118_1283_fu_4863_p2.
DSP Report: operator mul_ln1118_1283_fu_4863_p2 is absorbed into DSP mul_ln1118_1283_fu_4863_p2.
DSP Report: Generating DSP mul_ln1118_1252_fu_6326_p2, operation Mode is: A''*(B:0x3ff4c).
DSP Report: register mul_ln1118_1252_fu_6326_p2 is absorbed into DSP mul_ln1118_1252_fu_6326_p2.
DSP Report: register mul_ln1118_1252_fu_6326_p2 is absorbed into DSP mul_ln1118_1252_fu_6326_p2.
DSP Report: operator mul_ln1118_1252_fu_6326_p2 is absorbed into DSP mul_ln1118_1252_fu_6326_p2.
DSP Report: Generating DSP mul_ln1118_1000_fu_4873_p2, operation Mode is: A''*(B:0x3ff53).
DSP Report: register mul_ln1118_1000_fu_4873_p2 is absorbed into DSP mul_ln1118_1000_fu_4873_p2.
DSP Report: register mul_ln1118_1000_fu_4873_p2 is absorbed into DSP mul_ln1118_1000_fu_4873_p2.
DSP Report: operator mul_ln1118_1000_fu_4873_p2 is absorbed into DSP mul_ln1118_1000_fu_4873_p2.
DSP Report: Generating DSP mul_ln1118_1053_fu_5976_p2, operation Mode is: A''*(B:0x3ff6a).
DSP Report: register mul_ln1118_1053_fu_5976_p2 is absorbed into DSP mul_ln1118_1053_fu_5976_p2.
DSP Report: register mul_ln1118_1053_fu_5976_p2 is absorbed into DSP mul_ln1118_1053_fu_5976_p2.
DSP Report: operator mul_ln1118_1053_fu_5976_p2 is absorbed into DSP mul_ln1118_1053_fu_5976_p2.
DSP Report: Generating DSP mul_ln1118_1466_fu_6492_p2, operation Mode is: A''*(B:0x194).
DSP Report: register data_124_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1466_fu_6492_p2.
DSP Report: register data_124_V_read_1_reg_37677612_reg is absorbed into DSP mul_ln1118_1466_fu_6492_p2.
DSP Report: operator mul_ln1118_1466_fu_6492_p2 is absorbed into DSP mul_ln1118_1466_fu_6492_p2.
DSP Report: Generating DSP mul_ln1118_1015_fu_4145_p2, operation Mode is: A''*(B:0x3ff71).
DSP Report: register mul_ln1118_1015_fu_4145_p2 is absorbed into DSP mul_ln1118_1015_fu_4145_p2.
DSP Report: register mul_ln1118_1015_fu_4145_p2 is absorbed into DSP mul_ln1118_1015_fu_4145_p2.
DSP Report: operator mul_ln1118_1015_fu_4145_p2 is absorbed into DSP mul_ln1118_1015_fu_4145_p2.
DSP Report: Generating DSP mul_ln1118_1520_fu_3825_p2, operation Mode is: A''*(B:0xd5).
DSP Report: register data_128_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1520_fu_3825_p2.
DSP Report: register data_128_V_read_1_reg_37677559_reg is absorbed into DSP mul_ln1118_1520_fu_3825_p2.
DSP Report: operator mul_ln1118_1520_fu_3825_p2 is absorbed into DSP mul_ln1118_1520_fu_3825_p2.
DSP Report: Generating DSP add_ln703_1831_fu_37652248_p2, operation Mode is: PCIN+A''*(B:0x9e).
DSP Report: register data_139_V_read_int_reg_reg is absorbed into DSP add_ln703_1831_fu_37652248_p2.
DSP Report: register data_139_V_read_1_reg_37677408_reg is absorbed into DSP add_ln703_1831_fu_37652248_p2.
DSP Report: operator add_ln703_1831_fu_37652248_p2 is absorbed into DSP add_ln703_1831_fu_37652248_p2.
DSP Report: operator mul_ln1118_1649_fu_6233_p2 is absorbed into DSP add_ln703_1831_fu_37652248_p2.
DSP Report: Generating DSP add_ln703_1831_reg_37681430_reg, operation Mode is: PCIN+A''*(B:0xa3).
DSP Report: register data_151_V_read_int_reg_reg is absorbed into DSP add_ln703_1831_reg_37681430_reg.
DSP Report: register data_151_V_read_1_reg_37677247_reg is absorbed into DSP add_ln703_1831_reg_37681430_reg.
DSP Report: register add_ln703_1831_reg_37681430_reg is absorbed into DSP add_ln703_1831_reg_37681430_reg.
DSP Report: operator add_ln703_1831_fu_37652248_p2 is absorbed into DSP add_ln703_1831_reg_37681430_reg.
DSP Report: operator mul_ln1118_1796_fu_4271_p2 is absorbed into DSP add_ln703_1831_reg_37681430_reg.
DSP Report: Generating DSP mul_ln1118_1505_fu_6722_p2, operation Mode is: A''*(B:0x3ff03).
DSP Report: register mul_ln1118_1505_fu_6722_p2 is absorbed into DSP mul_ln1118_1505_fu_6722_p2.
DSP Report: register mul_ln1118_1505_fu_6722_p2 is absorbed into DSP mul_ln1118_1505_fu_6722_p2.
DSP Report: operator mul_ln1118_1505_fu_6722_p2 is absorbed into DSP mul_ln1118_1505_fu_6722_p2.
DSP Report: Generating DSP mul_ln1118_1490_fu_7576_p2, operation Mode is: A''*(B:0x3ff73).
DSP Report: register mul_ln1118_1490_fu_7576_p2 is absorbed into DSP mul_ln1118_1490_fu_7576_p2.
DSP Report: register mul_ln1118_1490_fu_7576_p2 is absorbed into DSP mul_ln1118_1490_fu_7576_p2.
DSP Report: operator mul_ln1118_1490_fu_7576_p2 is absorbed into DSP mul_ln1118_1490_fu_7576_p2.
DSP Report: Generating DSP mul_ln1118_1671_fu_4369_p2, operation Mode is: A''*(B:0x3ff4a).
DSP Report: register mul_ln1118_1671_fu_4369_p2 is absorbed into DSP mul_ln1118_1671_fu_4369_p2.
DSP Report: register mul_ln1118_1671_fu_4369_p2 is absorbed into DSP mul_ln1118_1671_fu_4369_p2.
DSP Report: operator mul_ln1118_1671_fu_4369_p2 is absorbed into DSP mul_ln1118_1671_fu_4369_p2.
DSP Report: Generating DSP mul_ln1118_820_fu_4393_p2, operation Mode is: A''*(B:0x3ff42).
DSP Report: register mul_ln1118_820_fu_4393_p2 is absorbed into DSP mul_ln1118_820_fu_4393_p2.
DSP Report: register mul_ln1118_820_fu_4393_p2 is absorbed into DSP mul_ln1118_820_fu_4393_p2.
DSP Report: operator mul_ln1118_820_fu_4393_p2 is absorbed into DSP mul_ln1118_820_fu_4393_p2.
DSP Report: Generating DSP mul_ln1118_1208_fu_4991_p2, operation Mode is: A''*(B:0x12b).
DSP Report: register data_102_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1208_fu_4991_p2.
DSP Report: register data_102_V_read_1_reg_37677898_reg is absorbed into DSP mul_ln1118_1208_fu_4991_p2.
DSP Report: operator mul_ln1118_1208_fu_4991_p2 is absorbed into DSP mul_ln1118_1208_fu_4991_p2.
DSP Report: Generating DSP add_ln703_1744_fu_37651681_p2, operation Mode is: PCIN+A''*(B:0x105).
DSP Report: register data_73_V_read_int_reg_reg is absorbed into DSP add_ln703_1744_fu_37651681_p2.
DSP Report: register data_73_V_read_1_reg_37678280_reg is absorbed into DSP add_ln703_1744_fu_37651681_p2.
DSP Report: operator add_ln703_1744_fu_37651681_p2 is absorbed into DSP add_ln703_1744_fu_37651681_p2.
DSP Report: operator mul_ln1118_867_fu_5701_p2 is absorbed into DSP add_ln703_1744_fu_37651681_p2.
DSP Report: Generating DSP mul_ln1118_1254_fu_5075_p2, operation Mode is: A''*(B:0x3ff50).
DSP Report: register mul_ln1118_1254_fu_5075_p2 is absorbed into DSP mul_ln1118_1254_fu_5075_p2.
DSP Report: register mul_ln1118_1254_fu_5075_p2 is absorbed into DSP mul_ln1118_1254_fu_5075_p2.
DSP Report: operator mul_ln1118_1254_fu_5075_p2 is absorbed into DSP mul_ln1118_1254_fu_5075_p2.
DSP Report: Generating DSP mul_ln1118_1160_fu_7076_p2, operation Mode is: A''*(B:0x3ff05).
DSP Report: register mul_ln1118_1160_fu_7076_p2 is absorbed into DSP mul_ln1118_1160_fu_7076_p2.
DSP Report: register mul_ln1118_1160_fu_7076_p2 is absorbed into DSP mul_ln1118_1160_fu_7076_p2.
DSP Report: operator mul_ln1118_1160_fu_7076_p2 is absorbed into DSP mul_ln1118_1160_fu_7076_p2.
DSP Report: Generating DSP mul_ln1118_1673_fu_5283_p2, operation Mode is: A''*(B:0x3ff5d).
DSP Report: register mul_ln1118_1673_fu_5283_p2 is absorbed into DSP mul_ln1118_1673_fu_5283_p2.
DSP Report: register mul_ln1118_1673_fu_5283_p2 is absorbed into DSP mul_ln1118_1673_fu_5283_p2.
DSP Report: operator mul_ln1118_1673_fu_5283_p2 is absorbed into DSP mul_ln1118_1673_fu_5283_p2.
DSP Report: Generating DSP mul_ln1118_1651_fu_4984_p2, operation Mode is: A''*(B:0x3ff4a).
DSP Report: register mul_ln1118_1651_fu_4984_p2 is absorbed into DSP mul_ln1118_1651_fu_4984_p2.
DSP Report: register mul_ln1118_1651_fu_4984_p2 is absorbed into DSP mul_ln1118_1651_fu_4984_p2.
DSP Report: operator mul_ln1118_1651_fu_4984_p2 is absorbed into DSP mul_ln1118_1651_fu_4984_p2.
DSP Report: Generating DSP mul_ln1118_1017_fu_5049_p2, operation Mode is: A''*(B:0x8e).
DSP Report: register data_86_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1017_fu_5049_p2.
DSP Report: register data_86_V_read_1_reg_37678108_reg is absorbed into DSP mul_ln1118_1017_fu_5049_p2.
DSP Report: operator mul_ln1118_1017_fu_5049_p2 is absorbed into DSP mul_ln1118_1017_fu_5049_p2.
DSP Report: Generating DSP add_ln703_1753_fu_37651739_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_1753_fu_37651739_p2 is absorbed into DSP add_ln703_1753_fu_37651739_p2.
DSP Report: register add_ln703_1753_fu_37651739_p2 is absorbed into DSP add_ln703_1753_fu_37651739_p2.
DSP Report: register add_ln703_1753_fu_37651739_p2 is absorbed into DSP add_ln703_1753_fu_37651739_p2.
DSP Report: register add_ln703_1753_fu_37651739_p2 is absorbed into DSP add_ln703_1753_fu_37651739_p2.
DSP Report: register add_ln703_1753_fu_37651739_p2 is absorbed into DSP add_ln703_1753_fu_37651739_p2.
DSP Report: operator add_ln703_1753_fu_37651739_p2 is absorbed into DSP add_ln703_1753_fu_37651739_p2.
DSP Report: Generating DSP mul_ln1118_1429_fu_6448_p2, operation Mode is: A''*(B:0x3fc16).
DSP Report: register mul_ln1118_1429_fu_6448_p2 is absorbed into DSP mul_ln1118_1429_fu_6448_p2.
DSP Report: register mul_ln1118_1429_fu_6448_p2 is absorbed into DSP mul_ln1118_1429_fu_6448_p2.
DSP Report: operator mul_ln1118_1429_fu_6448_p2 is absorbed into DSP mul_ln1118_1429_fu_6448_p2.
DSP Report: Generating DSP mul_ln1118_1656_fu_7266_p2, operation Mode is: A''*(B:0x138).
DSP Report: register data_139_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1656_fu_7266_p2.
DSP Report: register data_139_V_read_1_reg_37677408_reg is absorbed into DSP mul_ln1118_1656_fu_7266_p2.
DSP Report: operator mul_ln1118_1656_fu_7266_p2 is absorbed into DSP mul_ln1118_1656_fu_7266_p2.
DSP Report: Generating DSP mul_ln1118_787_fu_4360_p2, operation Mode is: A''*(B:0x3ff0e).
DSP Report: register mul_ln1118_787_fu_4360_p2 is absorbed into DSP mul_ln1118_787_fu_4360_p2.
DSP Report: register mul_ln1118_787_fu_4360_p2 is absorbed into DSP mul_ln1118_787_fu_4360_p2.
DSP Report: operator mul_ln1118_787_fu_4360_p2 is absorbed into DSP mul_ln1118_787_fu_4360_p2.
DSP Report: Generating DSP add_ln703_1909_fu_37652710_p2, operation Mode is: C+A''*(B:0x117).
DSP Report: register data_142_V_read_int_reg_reg is absorbed into DSP add_ln703_1909_fu_37652710_p2.
DSP Report: register data_142_V_read_1_reg_37677369_reg is absorbed into DSP add_ln703_1909_fu_37652710_p2.
DSP Report: operator add_ln703_1909_fu_37652710_p2 is absorbed into DSP add_ln703_1909_fu_37652710_p2.
DSP Report: operator mul_ln1118_1692_fu_4209_p2 is absorbed into DSP add_ln703_1909_fu_37652710_p2.
DSP Report: Generating DSP add_ln703_1923_fu_37652804_p2, operation Mode is: C+A''*(B:0x95).
DSP Report: register data_69_V_read_int_reg_reg is absorbed into DSP add_ln703_1923_fu_37652804_p2.
DSP Report: register data_69_V_read_1_reg_37678329_reg is absorbed into DSP add_ln703_1923_fu_37652804_p2.
DSP Report: operator add_ln703_1923_fu_37652804_p2 is absorbed into DSP add_ln703_1923_fu_37652804_p2.
DSP Report: operator mul_ln1118_824_fu_4512_p2 is absorbed into DSP add_ln703_1923_fu_37652804_p2.
DSP Report: Generating DSP mul_ln1118_1707_fu_4339_p2, operation Mode is: A''*(B:0x3ff2e).
DSP Report: register mul_ln1118_1707_fu_4339_p2 is absorbed into DSP mul_ln1118_1707_fu_4339_p2.
DSP Report: register mul_ln1118_1707_fu_4339_p2 is absorbed into DSP mul_ln1118_1707_fu_4339_p2.
DSP Report: operator mul_ln1118_1707_fu_4339_p2 is absorbed into DSP mul_ln1118_1707_fu_4339_p2.
DSP Report: Generating DSP mul_ln1118_1438_fu_3848_p2, operation Mode is: A''*(B:0x3ff39).
DSP Report: register mul_ln1118_1438_fu_3848_p2 is absorbed into DSP mul_ln1118_1438_fu_3848_p2.
DSP Report: register mul_ln1118_1438_fu_3848_p2 is absorbed into DSP mul_ln1118_1438_fu_3848_p2.
DSP Report: operator mul_ln1118_1438_fu_3848_p2 is absorbed into DSP mul_ln1118_1438_fu_3848_p2.
DSP Report: Generating DSP add_ln703_1923_reg_37681535_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_1923_reg_37681535_reg is absorbed into DSP add_ln703_1923_reg_37681535_reg.
DSP Report: operator add_ln703_1923_fu_37652804_p2 is absorbed into DSP add_ln703_1923_reg_37681535_reg.
DSP Report: Generating DSP add_ln703_1954_fu_37653010_p2, operation Mode is: C'+A''*(B:0x2c).
DSP Report: register data_160_V_read_1_reg_37677119_reg is absorbed into DSP add_ln703_1954_fu_37653010_p2.
DSP Report: register data_75_V_read_int_reg_reg is absorbed into DSP add_ln703_1954_fu_37653010_p2.
DSP Report: register data_75_V_read_1_reg_37678251_reg is absorbed into DSP add_ln703_1954_fu_37653010_p2.
DSP Report: operator add_ln703_1954_fu_37653010_p2 is absorbed into DSP add_ln703_1954_fu_37653010_p2.
DSP Report: operator mul_ln1118_895_fu_6110_p2 is absorbed into DSP add_ln703_1954_fu_37653010_p2.
DSP Report: Generating DSP mul_ln1118_2418_fu_6018_p2, operation Mode is: A''*(B:0x3ff8c).
DSP Report: register mul_ln1118_2418_fu_6018_p2 is absorbed into DSP mul_ln1118_2418_fu_6018_p2.
DSP Report: register mul_ln1118_2418_fu_6018_p2 is absorbed into DSP mul_ln1118_2418_fu_6018_p2.
DSP Report: operator mul_ln1118_2418_fu_6018_p2 is absorbed into DSP mul_ln1118_2418_fu_6018_p2.
DSP Report: Generating DSP mul_ln1118_930_fu_7122_p2, operation Mode is: A''*(B:0x6a).
DSP Report: register data_78_V_read_int_reg_reg is absorbed into DSP mul_ln1118_930_fu_7122_p2.
DSP Report: register data_78_V_read_1_reg_37678209_reg is absorbed into DSP mul_ln1118_930_fu_7122_p2.
DSP Report: operator mul_ln1118_930_fu_7122_p2 is absorbed into DSP mul_ln1118_930_fu_7122_p2.
DSP Report: Generating DSP add_ln703_3130_fu_37660317_p2, operation Mode is: PCIN+A''*(B:0x54).
DSP Report: register data_67_V_read_int_reg_reg is absorbed into DSP add_ln703_3130_fu_37660317_p2.
DSP Report: register data_67_V_read_1_reg_37678355_reg is absorbed into DSP add_ln703_3130_fu_37660317_p2.
DSP Report: operator add_ln703_3130_fu_37660317_p2 is absorbed into DSP add_ln703_3130_fu_37660317_p2.
DSP Report: operator mul_ln1118_796_fu_4994_p2 is absorbed into DSP add_ln703_3130_fu_37660317_p2.
DSP Report: Generating DSP mul_ln1118_2093_fu_6081_p2, operation Mode is: A''*(B:0x284).
DSP Report: register data_175_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2093_fu_6081_p2.
DSP Report: register data_175_V_read_1_reg_37676940_reg is absorbed into DSP mul_ln1118_2093_fu_6081_p2.
DSP Report: operator mul_ln1118_2093_fu_6081_p2 is absorbed into DSP mul_ln1118_2093_fu_6081_p2.
DSP Report: Generating DSP mul_ln1118_821_fu_7014_p2, operation Mode is: A''*(B:0x3fef2).
DSP Report: register mul_ln1118_821_fu_7014_p2 is absorbed into DSP mul_ln1118_821_fu_7014_p2.
DSP Report: register mul_ln1118_821_fu_7014_p2 is absorbed into DSP mul_ln1118_821_fu_7014_p2.
DSP Report: operator mul_ln1118_821_fu_7014_p2 is absorbed into DSP mul_ln1118_821_fu_7014_p2.
DSP Report: Generating DSP mul_ln1118_784_fu_6036_p2, operation Mode is: A''*(B:0x3feb3).
DSP Report: register mul_ln1118_784_fu_6036_p2 is absorbed into DSP mul_ln1118_784_fu_6036_p2.
DSP Report: register mul_ln1118_784_fu_6036_p2 is absorbed into DSP mul_ln1118_784_fu_6036_p2.
DSP Report: operator mul_ln1118_784_fu_6036_p2 is absorbed into DSP mul_ln1118_784_fu_6036_p2.
DSP Report: Generating DSP add_ln703_3035_fu_37659670_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_3035_fu_37659670_p2 is absorbed into DSP add_ln703_3035_fu_37659670_p2.
DSP Report: Generating DSP mul_ln1118_961_fu_5890_p2, operation Mode is: A''*(B:0x3fee5).
DSP Report: register mul_ln1118_961_fu_5890_p2 is absorbed into DSP mul_ln1118_961_fu_5890_p2.
DSP Report: register mul_ln1118_961_fu_5890_p2 is absorbed into DSP mul_ln1118_961_fu_5890_p2.
DSP Report: operator mul_ln1118_961_fu_5890_p2 is absorbed into DSP mul_ln1118_961_fu_5890_p2.
DSP Report: Generating DSP mul_ln1118_893_fu_7368_p2, operation Mode is: A''*(B:0x3fe7d).
DSP Report: register mul_ln1118_893_fu_7368_p2 is absorbed into DSP mul_ln1118_893_fu_7368_p2.
DSP Report: register mul_ln1118_893_fu_7368_p2 is absorbed into DSP mul_ln1118_893_fu_7368_p2.
DSP Report: operator mul_ln1118_893_fu_7368_p2 is absorbed into DSP mul_ln1118_893_fu_7368_p2.
DSP Report: Generating DSP mul_ln1118_1255_fu_4385_p2, operation Mode is: A''*(B:0x3fed9).
DSP Report: register mul_ln1118_1255_fu_4385_p2 is absorbed into DSP mul_ln1118_1255_fu_4385_p2.
DSP Report: register mul_ln1118_1255_fu_4385_p2 is absorbed into DSP mul_ln1118_1255_fu_4385_p2.
DSP Report: operator mul_ln1118_1255_fu_4385_p2 is absorbed into DSP mul_ln1118_1255_fu_4385_p2.
DSP Report: Generating DSP mul_ln1118_1231_fu_7527_p2, operation Mode is: A''*(B:0x3fe69).
DSP Report: register mul_ln1118_1231_fu_7527_p2 is absorbed into DSP mul_ln1118_1231_fu_7527_p2.
DSP Report: register mul_ln1118_1231_fu_7527_p2 is absorbed into DSP mul_ln1118_1231_fu_7527_p2.
DSP Report: operator mul_ln1118_1231_fu_7527_p2 is absorbed into DSP mul_ln1118_1231_fu_7527_p2.
DSP Report: Generating DSP mul_ln1118_1571_fu_4092_p2, operation Mode is: A''*(B:0x3fe86).
DSP Report: register mul_ln1118_1571_fu_4092_p2 is absorbed into DSP mul_ln1118_1571_fu_4092_p2.
DSP Report: register mul_ln1118_1571_fu_4092_p2 is absorbed into DSP mul_ln1118_1571_fu_4092_p2.
DSP Report: operator mul_ln1118_1571_fu_4092_p2 is absorbed into DSP mul_ln1118_1571_fu_4092_p2.
DSP Report: Generating DSP mul_ln1118_1482_fu_5259_p2, operation Mode is: A''*(B:0x3fe88).
DSP Report: register mul_ln1118_1482_fu_5259_p2 is absorbed into DSP mul_ln1118_1482_fu_5259_p2.
DSP Report: register mul_ln1118_1482_fu_5259_p2 is absorbed into DSP mul_ln1118_1482_fu_5259_p2.
DSP Report: operator mul_ln1118_1482_fu_5259_p2 is absorbed into DSP mul_ln1118_1482_fu_5259_p2.
DSP Report: Generating DSP mul_ln1118_1458_fu_5233_p2, operation Mode is: A''*(B:0x3fe8c).
DSP Report: register mul_ln1118_1458_fu_5233_p2 is absorbed into DSP mul_ln1118_1458_fu_5233_p2.
DSP Report: register mul_ln1118_1458_fu_5233_p2 is absorbed into DSP mul_ln1118_1458_fu_5233_p2.
DSP Report: operator mul_ln1118_1458_fu_5233_p2 is absorbed into DSP mul_ln1118_1458_fu_5233_p2.
DSP Report: Generating DSP mul_ln1118_1874_fu_4160_p2, operation Mode is: A''*(B:0x8e).
DSP Report: register data_157_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1874_fu_4160_p2.
DSP Report: register data_157_V_read_1_reg_37677160_reg is absorbed into DSP mul_ln1118_1874_fu_4160_p2.
DSP Report: operator mul_ln1118_1874_fu_4160_p2 is absorbed into DSP mul_ln1118_1874_fu_4160_p2.
DSP Report: Generating DSP mul_ln1118_1326_fu_5100_p2, operation Mode is: A''*(B:0x8b).
DSP Report: register data_112_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1326_fu_5100_p2.
DSP Report: register data_112_V_read_1_reg_37677765_reg is absorbed into DSP mul_ln1118_1326_fu_5100_p2.
DSP Report: operator mul_ln1118_1326_fu_5100_p2 is absorbed into DSP mul_ln1118_1326_fu_5100_p2.
DSP Report: Generating DSP add_ln703_2412_fu_37655754_p2, operation Mode is: PCIN+A''*(B:0x9f).
DSP Report: register data_114_V_read_int_reg_reg is absorbed into DSP add_ln703_2412_fu_37655754_p2.
DSP Report: register data_114_V_read_1_reg_37677736_reg is absorbed into DSP add_ln703_2412_fu_37655754_p2.
DSP Report: operator add_ln703_2412_fu_37655754_p2 is absorbed into DSP add_ln703_2412_fu_37655754_p2.
DSP Report: operator mul_ln1118_1350_fu_7639_p2 is absorbed into DSP add_ln703_2412_fu_37655754_p2.
DSP Report: Generating DSP mul_ln1118_1739_fu_5621_p2, operation Mode is: A''*(B:0x3ff58).
DSP Report: register mul_ln1118_1739_fu_5621_p2 is absorbed into DSP mul_ln1118_1739_fu_5621_p2.
DSP Report: register mul_ln1118_1739_fu_5621_p2 is absorbed into DSP mul_ln1118_1739_fu_5621_p2.
DSP Report: operator mul_ln1118_1739_fu_5621_p2 is absorbed into DSP mul_ln1118_1739_fu_5621_p2.
DSP Report: Generating DSP mul_ln1118_1570_fu_3980_p2, operation Mode is: A''*(B:0x3fcfd).
DSP Report: register mul_ln1118_1570_fu_3980_p2 is absorbed into DSP mul_ln1118_1570_fu_3980_p2.
DSP Report: register mul_ln1118_1570_fu_3980_p2 is absorbed into DSP mul_ln1118_1570_fu_3980_p2.
DSP Report: operator mul_ln1118_1570_fu_3980_p2 is absorbed into DSP mul_ln1118_1570_fu_3980_p2.
DSP Report: Generating DSP mul_ln1118_1523_fu_6786_p2, operation Mode is: A''*(B:0x3fd3b).
DSP Report: register mul_ln1118_1523_fu_6786_p2 is absorbed into DSP mul_ln1118_1523_fu_6786_p2.
DSP Report: register mul_ln1118_1523_fu_6786_p2 is absorbed into DSP mul_ln1118_1523_fu_6786_p2.
DSP Report: operator mul_ln1118_1523_fu_6786_p2 is absorbed into DSP mul_ln1118_1523_fu_6786_p2.
DSP Report: Generating DSP mul_ln1118_1593_fu_4114_p2, operation Mode is: A''*(B:0x3fe6b).
DSP Report: register mul_ln1118_1593_fu_4114_p2 is absorbed into DSP mul_ln1118_1593_fu_4114_p2.
DSP Report: register mul_ln1118_1593_fu_4114_p2 is absorbed into DSP mul_ln1118_1593_fu_4114_p2.
DSP Report: operator mul_ln1118_1593_fu_4114_p2 is absorbed into DSP mul_ln1118_1593_fu_4114_p2.
DSP Report: Generating DSP mul_ln1118_1616_fu_5386_p2, operation Mode is: A''*(B:0x3ff1b).
DSP Report: register mul_ln1118_1616_fu_5386_p2 is absorbed into DSP mul_ln1118_1616_fu_5386_p2.
DSP Report: register mul_ln1118_1616_fu_5386_p2 is absorbed into DSP mul_ln1118_1616_fu_5386_p2.
DSP Report: operator mul_ln1118_1616_fu_5386_p2 is absorbed into DSP mul_ln1118_1616_fu_5386_p2.
DSP Report: Generating DSP mul_ln1118_1026_fu_6992_p2, operation Mode is: A''*(B:0x3feed).
DSP Report: register mul_ln1118_1026_fu_6992_p2 is absorbed into DSP mul_ln1118_1026_fu_6992_p2.
DSP Report: register mul_ln1118_1026_fu_6992_p2 is absorbed into DSP mul_ln1118_1026_fu_6992_p2.
DSP Report: operator mul_ln1118_1026_fu_6992_p2 is absorbed into DSP mul_ln1118_1026_fu_6992_p2.
DSP Report: Generating DSP mul_ln1118_1369_fu_5073_p2, operation Mode is: A''*(B:0x3fcd8).
DSP Report: register mul_ln1118_1369_fu_5073_p2 is absorbed into DSP mul_ln1118_1369_fu_5073_p2.
DSP Report: register mul_ln1118_1369_fu_5073_p2 is absorbed into DSP mul_ln1118_1369_fu_5073_p2.
DSP Report: operator mul_ln1118_1369_fu_5073_p2 is absorbed into DSP mul_ln1118_1369_fu_5073_p2.
DSP Report: Generating DSP mul_ln1118_1354_fu_5130_p2, operation Mode is: A''*(B:0x3fcea).
DSP Report: register mul_ln1118_1354_fu_5130_p2 is absorbed into DSP mul_ln1118_1354_fu_5130_p2.
DSP Report: register mul_ln1118_1354_fu_5130_p2 is absorbed into DSP mul_ln1118_1354_fu_5130_p2.
DSP Report: operator mul_ln1118_1354_fu_5130_p2 is absorbed into DSP mul_ln1118_1354_fu_5130_p2.
DSP Report: Generating DSP mul_ln1118_1345_fu_5121_p2, operation Mode is: A''*(B:0x3fd29).
DSP Report: register mul_ln1118_1345_fu_5121_p2 is absorbed into DSP mul_ln1118_1345_fu_5121_p2.
DSP Report: register mul_ln1118_1345_fu_5121_p2 is absorbed into DSP mul_ln1118_1345_fu_5121_p2.
DSP Report: operator mul_ln1118_1345_fu_5121_p2 is absorbed into DSP mul_ln1118_1345_fu_5121_p2.
DSP Report: Generating DSP mul_ln1118_1121_fu_3816_p2, operation Mode is: A''*(B:0x3fc49).
DSP Report: register mul_ln1118_1121_fu_3816_p2 is absorbed into DSP mul_ln1118_1121_fu_3816_p2.
DSP Report: register mul_ln1118_1121_fu_3816_p2 is absorbed into DSP mul_ln1118_1121_fu_3816_p2.
DSP Report: operator mul_ln1118_1121_fu_3816_p2 is absorbed into DSP mul_ln1118_1121_fu_3816_p2.
DSP Report: Generating DSP mul_ln1118_1761_fu_3915_p2, operation Mode is: A''*(B:0x3fd8d).
DSP Report: register mul_ln1118_1761_fu_3915_p2 is absorbed into DSP mul_ln1118_1761_fu_3915_p2.
DSP Report: register mul_ln1118_1761_fu_3915_p2 is absorbed into DSP mul_ln1118_1761_fu_3915_p2.
DSP Report: operator mul_ln1118_1761_fu_3915_p2 is absorbed into DSP mul_ln1118_1761_fu_3915_p2.
DSP Report: Generating DSP mul_ln1118_1768_fu_3859_p2, operation Mode is: A''*(B:0x3ff69).
DSP Report: register mul_ln1118_1768_fu_3859_p2 is absorbed into DSP mul_ln1118_1768_fu_3859_p2.
DSP Report: register mul_ln1118_1768_fu_3859_p2 is absorbed into DSP mul_ln1118_1768_fu_3859_p2.
DSP Report: operator mul_ln1118_1768_fu_3859_p2 is absorbed into DSP mul_ln1118_1768_fu_3859_p2.
DSP Report: Generating DSP mul_ln1118_698_fu_5524_p2, operation Mode is: A''*(B:0x3ffbb).
DSP Report: register mul_ln1118_698_fu_5524_p2 is absorbed into DSP mul_ln1118_698_fu_5524_p2.
DSP Report: register mul_ln1118_698_fu_5524_p2 is absorbed into DSP mul_ln1118_698_fu_5524_p2.
DSP Report: operator mul_ln1118_698_fu_5524_p2 is absorbed into DSP mul_ln1118_698_fu_5524_p2.
DSP Report: Generating DSP mul_ln1118_850_fu_3836_p2, operation Mode is: A''*(B:0x3ff99).
DSP Report: register mul_ln1118_850_fu_3836_p2 is absorbed into DSP mul_ln1118_850_fu_3836_p2.
DSP Report: register mul_ln1118_850_fu_3836_p2 is absorbed into DSP mul_ln1118_850_fu_3836_p2.
DSP Report: operator mul_ln1118_850_fu_3836_p2 is absorbed into DSP mul_ln1118_850_fu_3836_p2.
DSP Report: Generating DSP mul_ln1118_1385_fu_4083_p2, operation Mode is: A''*(B:0x33).
DSP Report: register data_117_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1385_fu_4083_p2.
DSP Report: register data_117_V_read_1_reg_37677699_reg is absorbed into DSP mul_ln1118_1385_fu_4083_p2.
DSP Report: operator mul_ln1118_1385_fu_4083_p2 is absorbed into DSP mul_ln1118_1385_fu_4083_p2.
DSP Report: Generating DSP mul_ln1118_1516_fu_5243_p2, operation Mode is: A''*(B:0x2a).
DSP Report: register data_127_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1516_fu_5243_p2.
DSP Report: register data_127_V_read_1_reg_37677572_reg is absorbed into DSP mul_ln1118_1516_fu_5243_p2.
DSP Report: operator mul_ln1118_1516_fu_5243_p2 is absorbed into DSP mul_ln1118_1516_fu_5243_p2.
DSP Report: Generating DSP add_ln703_1640_fu_37651041_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_1640_fu_37651041_p2 is absorbed into DSP add_ln703_1640_fu_37651041_p2.
DSP Report: register add_ln703_1640_fu_37651041_p2 is absorbed into DSP add_ln703_1640_fu_37651041_p2.
DSP Report: register add_ln703_1640_fu_37651041_p2 is absorbed into DSP add_ln703_1640_fu_37651041_p2.
DSP Report: register add_ln703_1640_fu_37651041_p2 is absorbed into DSP add_ln703_1640_fu_37651041_p2.
DSP Report: register add_ln703_1640_fu_37651041_p2 is absorbed into DSP add_ln703_1640_fu_37651041_p2.
DSP Report: operator add_ln703_1640_fu_37651041_p2 is absorbed into DSP add_ln703_1640_fu_37651041_p2.
DSP Report: Generating DSP mul_ln1118_1400_fu_6591_p2, operation Mode is: A''*(B:0x29).
DSP Report: register data_118_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1400_fu_6591_p2.
DSP Report: register data_118_V_read_1_reg_37677688_reg is absorbed into DSP mul_ln1118_1400_fu_6591_p2.
DSP Report: operator mul_ln1118_1400_fu_6591_p2 is absorbed into DSP mul_ln1118_1400_fu_6591_p2.
DSP Report: Generating DSP add_ln703_1637_fu_37651015_p2, operation Mode is: PCIN+(A:0x0):B''+C'.
DSP Report: register add_ln703_1637_fu_37651015_p2 is absorbed into DSP add_ln703_1637_fu_37651015_p2.
DSP Report: register add_ln703_1637_fu_37651015_p2 is absorbed into DSP add_ln703_1637_fu_37651015_p2.
DSP Report: register add_ln703_1637_fu_37651015_p2 is absorbed into DSP add_ln703_1637_fu_37651015_p2.
DSP Report: operator add_ln703_1637_fu_37651015_p2 is absorbed into DSP add_ln703_1637_fu_37651015_p2.
DSP Report: Generating DSP add_ln703_1641_reg_37681240_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_1641_reg_37681240_reg is absorbed into DSP add_ln703_1641_reg_37681240_reg.
DSP Report: operator add_ln703_1641_fu_37651051_p2 is absorbed into DSP add_ln703_1641_reg_37681240_reg.
DSP Report: Generating DSP mul_ln1118_1403_fu_7444_p2, operation Mode is: A''*(B:0x228).
DSP Report: register data_118_V_read_1_reg_37677688_reg is absorbed into DSP mul_ln1118_1403_fu_7444_p2.
DSP Report: register data_118_V_read_1_reg_37677688_pp0_iter1_reg_reg is absorbed into DSP mul_ln1118_1403_fu_7444_p2.
DSP Report: operator mul_ln1118_1403_fu_7444_p2 is absorbed into DSP mul_ln1118_1403_fu_7444_p2.
DSP Report: Generating DSP mul_ln1118_1125_fu_5634_p2, operation Mode is: A''*(B:0x3fee1).
DSP Report: register mul_ln1118_1125_fu_5634_p2 is absorbed into DSP mul_ln1118_1125_fu_5634_p2.
DSP Report: register mul_ln1118_1125_fu_5634_p2 is absorbed into DSP mul_ln1118_1125_fu_5634_p2.
DSP Report: operator mul_ln1118_1125_fu_5634_p2 is absorbed into DSP mul_ln1118_1125_fu_5634_p2.
DSP Report: Generating DSP mul_ln1118_952_fu_7036_p2, operation Mode is: A2*(B:0x3a).
DSP Report: register data_80_V_read_int_reg_reg is absorbed into DSP mul_ln1118_952_fu_7036_p2.
DSP Report: operator mul_ln1118_952_fu_7036_p2 is absorbed into DSP mul_ln1118_952_fu_7036_p2.
DSP Report: Generating DSP add_ln703_3151_reg_37679865_reg, operation Mode is: PCIN+A2*(B:0x3b).
DSP Report: register data_83_V_read_int_reg_reg is absorbed into DSP add_ln703_3151_reg_37679865_reg.
DSP Report: register add_ln703_3151_reg_37679865_reg is absorbed into DSP add_ln703_3151_reg_37679865_reg.
DSP Report: operator add_ln703_3151_fu_37609657_p2 is absorbed into DSP add_ln703_3151_reg_37679865_reg.
DSP Report: operator mul_ln1118_981_fu_4453_p2 is absorbed into DSP add_ln703_3151_reg_37679865_reg.
DSP Report: Generating DSP add_ln703_3152_fu_37660452_p2, operation Mode is: PCIN+A''*(B:0x3b).
DSP Report: register data_71_V_read_int_reg_reg is absorbed into DSP add_ln703_3152_fu_37660452_p2.
DSP Report: register data_71_V_read_1_reg_37678306_reg is absorbed into DSP add_ln703_3152_fu_37660452_p2.
DSP Report: operator add_ln703_3152_fu_37660452_p2 is absorbed into DSP add_ln703_3152_fu_37660452_p2.
DSP Report: operator mul_ln1118_843_fu_4531_p2 is absorbed into DSP add_ln703_3152_fu_37660452_p2.
DSP Report: Generating DSP mul_ln1118_1398_fu_6762_p2, operation Mode is: A''*(B:0x3fe7b).
DSP Report: register mul_ln1118_1398_fu_6762_p2 is absorbed into DSP mul_ln1118_1398_fu_6762_p2.
DSP Report: register mul_ln1118_1398_fu_6762_p2 is absorbed into DSP mul_ln1118_1398_fu_6762_p2.
DSP Report: operator mul_ln1118_1398_fu_6762_p2 is absorbed into DSP mul_ln1118_1398_fu_6762_p2.
DSP Report: Generating DSP mul_ln1118_1514_fu_7580_p2, operation Mode is: A''*(B:0x3fed9).
DSP Report: register mul_ln1118_1514_fu_7580_p2 is absorbed into DSP mul_ln1118_1514_fu_7580_p2.
DSP Report: register mul_ln1118_1514_fu_7580_p2 is absorbed into DSP mul_ln1118_1514_fu_7580_p2.
DSP Report: operator mul_ln1118_1514_fu_7580_p2 is absorbed into DSP mul_ln1118_1514_fu_7580_p2.
DSP Report: Generating DSP mul_ln1118_1413_fu_6652_p2, operation Mode is: A''*(B:0x3fe52).
DSP Report: register mul_ln1118_1413_fu_6652_p2 is absorbed into DSP mul_ln1118_1413_fu_6652_p2.
DSP Report: register mul_ln1118_1413_fu_6652_p2 is absorbed into DSP mul_ln1118_1413_fu_6652_p2.
DSP Report: operator mul_ln1118_1413_fu_6652_p2 is absorbed into DSP mul_ln1118_1413_fu_6652_p2.
DSP Report: Generating DSP mul_ln1118_1527_fu_5925_p2, operation Mode is: A''*(B:0x3febb).
DSP Report: register mul_ln1118_1527_fu_5925_p2 is absorbed into DSP mul_ln1118_1527_fu_5925_p2.
DSP Report: register mul_ln1118_1527_fu_5925_p2 is absorbed into DSP mul_ln1118_1527_fu_5925_p2.
DSP Report: operator mul_ln1118_1527_fu_5925_p2 is absorbed into DSP mul_ln1118_1527_fu_5925_p2.
DSP Report: Generating DSP mul_ln1118_1363_fu_3890_p2, operation Mode is: A''*(B:0x124).
DSP Report: register data_115_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1363_fu_3890_p2.
DSP Report: register data_115_V_read_1_reg_37677726_reg is absorbed into DSP mul_ln1118_1363_fu_3890_p2.
DSP Report: operator mul_ln1118_1363_fu_3890_p2 is absorbed into DSP mul_ln1118_1363_fu_3890_p2.
DSP Report: Generating DSP add_ln703_1907_fu_37652704_p2, operation Mode is: PCIN+A''*(B:0x115).
DSP Report: register data_132_V_read_int_reg_reg is absorbed into DSP add_ln703_1907_fu_37652704_p2.
DSP Report: register data_132_V_read_1_reg_37677500_reg is absorbed into DSP add_ln703_1907_fu_37652704_p2.
DSP Report: operator add_ln703_1907_fu_37652704_p2 is absorbed into DSP add_ln703_1907_fu_37652704_p2.
DSP Report: operator mul_ln1118_1574_fu_3984_p2 is absorbed into DSP add_ln703_1907_fu_37652704_p2.
DSP Report: Generating DSP add_ln703_1907_fu_37652704_p2, operation Mode is: PCIN+A''*(B:0x173).
DSP Report: register data_136_V_read_int_reg_reg is absorbed into DSP add_ln703_1907_fu_37652704_p2.
DSP Report: register data_136_V_read_1_reg_37677450_reg is absorbed into DSP add_ln703_1907_fu_37652704_p2.
DSP Report: operator add_ln703_1907_fu_37652704_p2 is absorbed into DSP add_ln703_1907_fu_37652704_p2.
DSP Report: operator mul_ln1118_1622_fu_5685_p2 is absorbed into DSP add_ln703_1907_fu_37652704_p2.
DSP Report: Generating DSP add_ln703_1907_reg_37681525_reg, operation Mode is: PCIN+A''*(B:0x10f).
DSP Report: register data_116_V_read_int_reg_reg is absorbed into DSP add_ln703_1907_reg_37681525_reg.
DSP Report: register data_116_V_read_1_reg_37677713_reg is absorbed into DSP add_ln703_1907_reg_37681525_reg.
DSP Report: register add_ln703_1907_reg_37681525_reg is absorbed into DSP add_ln703_1907_reg_37681525_reg.
DSP Report: operator add_ln703_1907_fu_37652704_p2 is absorbed into DSP add_ln703_1907_reg_37681525_reg.
DSP Report: operator mul_ln1118_1377_fu_4756_p2 is absorbed into DSP add_ln703_1907_reg_37681525_reg.
DSP Report: Generating DSP mul_ln1118_1048_fu_7231_p2, operation Mode is: A''*(B:0xe9).
DSP Report: register data_88_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1048_fu_7231_p2.
DSP Report: register data_88_V_read_1_reg_37678080_reg is absorbed into DSP mul_ln1118_1048_fu_7231_p2.
DSP Report: operator mul_ln1118_1048_fu_7231_p2 is absorbed into DSP mul_ln1118_1048_fu_7231_p2.
DSP Report: Generating DSP add_ln703_1925_fu_37652820_p2, operation Mode is: PCIN+A''*(B:0xb8).
DSP Report: register data_95_V_read_int_reg_reg is absorbed into DSP add_ln703_1925_fu_37652820_p2.
DSP Report: register data_95_V_read_1_reg_37677991_reg is absorbed into DSP add_ln703_1925_fu_37652820_p2.
DSP Report: operator add_ln703_1925_fu_37652820_p2 is absorbed into DSP add_ln703_1925_fu_37652820_p2.
DSP Report: operator mul_ln1118_1128_fu_7003_p2 is absorbed into DSP add_ln703_1925_fu_37652820_p2.
DSP Report: Generating DSP add_ln703_1925_reg_37681540_reg, operation Mode is: PCIN+A''*(B:0xa8).
DSP Report: register data_105_V_read_int_reg_reg is absorbed into DSP add_ln703_1925_reg_37681540_reg.
DSP Report: register data_105_V_read_1_reg_37677857_reg is absorbed into DSP add_ln703_1925_reg_37681540_reg.
DSP Report: register add_ln703_1925_reg_37681540_reg is absorbed into DSP add_ln703_1925_reg_37681540_reg.
DSP Report: operator add_ln703_1925_fu_37652820_p2 is absorbed into DSP add_ln703_1925_reg_37681540_reg.
DSP Report: operator mul_ln1118_1247_fu_5643_p2 is absorbed into DSP add_ln703_1925_reg_37681540_reg.
DSP Report: Generating DSP mul_ln1118_2653_fu_4550_p2, operation Mode is: A''*(B:0x3feef).
DSP Report: register mul_ln1118_2653_fu_4550_p2 is absorbed into DSP mul_ln1118_2653_fu_4550_p2.
DSP Report: register mul_ln1118_2653_fu_4550_p2 is absorbed into DSP mul_ln1118_2653_fu_4550_p2.
DSP Report: operator mul_ln1118_2653_fu_4550_p2 is absorbed into DSP mul_ln1118_2653_fu_4550_p2.
DSP Report: Generating DSP mul_ln1118_935_fu_4505_p2, operation Mode is: A''*(B:0x3ff06).
DSP Report: register mul_ln1118_935_fu_4505_p2 is absorbed into DSP mul_ln1118_935_fu_4505_p2.
DSP Report: register mul_ln1118_935_fu_4505_p2 is absorbed into DSP mul_ln1118_935_fu_4505_p2.
DSP Report: operator mul_ln1118_935_fu_4505_p2 is absorbed into DSP mul_ln1118_935_fu_4505_p2.
DSP Report: Generating DSP mul_ln1118_885_fu_5874_p2, operation Mode is: A''*(B:0x3ff32).
DSP Report: register mul_ln1118_885_fu_5874_p2 is absorbed into DSP mul_ln1118_885_fu_5874_p2.
DSP Report: register mul_ln1118_885_fu_5874_p2 is absorbed into DSP mul_ln1118_885_fu_5874_p2.
DSP Report: operator mul_ln1118_885_fu_5874_p2 is absorbed into DSP mul_ln1118_885_fu_5874_p2.
DSP Report: Generating DSP add_ln703_1344_fu_37649150_p2, operation Mode is: C+A''*(B:0x5c).
DSP Report: register data_81_V_read_int_reg_reg is absorbed into DSP add_ln703_1344_fu_37649150_p2.
DSP Report: register data_81_V_read_1_reg_37678166_reg is absorbed into DSP add_ln703_1344_fu_37649150_p2.
DSP Report: operator add_ln703_1344_fu_37649150_p2 is absorbed into DSP add_ln703_1344_fu_37649150_p2.
DSP Report: operator mul_ln1118_960_fu_7153_p2 is absorbed into DSP add_ln703_1344_fu_37649150_p2.
DSP Report: Generating DSP mul_ln1118_1209_fu_7502_p2, operation Mode is: A''*(B:0x97).
DSP Report: register data_102_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1209_fu_7502_p2.
DSP Report: register data_102_V_read_1_reg_37677898_reg is absorbed into DSP mul_ln1118_1209_fu_7502_p2.
DSP Report: operator mul_ln1118_1209_fu_7502_p2 is absorbed into DSP mul_ln1118_1209_fu_7502_p2.
DSP Report: Generating DSP add_ln703_1343_fu_37649140_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_1343_fu_37649140_p2 is absorbed into DSP add_ln703_1343_fu_37649140_p2.
DSP Report: Generating DSP mul_ln1118_1032_fu_7568_p2, operation Mode is: A''*(B:0x52).
DSP Report: register data_87_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1032_fu_7568_p2.
DSP Report: register data_87_V_read_1_reg_37678093_reg is absorbed into DSP mul_ln1118_1032_fu_7568_p2.
DSP Report: operator mul_ln1118_1032_fu_7568_p2 is absorbed into DSP mul_ln1118_1032_fu_7568_p2.
DSP Report: Generating DSP add_ln703_1345_fu_37649160_p2, operation Mode is: PCIN+A''*(B:0x5b).
DSP Report: register data_91_V_read_int_reg_reg is absorbed into DSP add_ln703_1345_fu_37649160_p2.
DSP Report: register data_91_V_read_1_reg_37678042_reg is absorbed into DSP add_ln703_1345_fu_37649160_p2.
DSP Report: operator add_ln703_1345_fu_37649160_p2 is absorbed into DSP add_ln703_1345_fu_37649160_p2.
DSP Report: operator mul_ln1118_1076_fu_7258_p2 is absorbed into DSP add_ln703_1345_fu_37649160_p2.
DSP Report: Generating DSP mul_ln1118_1222_fu_7516_p2, operation Mode is: A''*(B:0x5e).
DSP Report: register data_103_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1222_fu_7516_p2.
DSP Report: register data_103_V_read_1_reg_37677883_reg is absorbed into DSP mul_ln1118_1222_fu_7516_p2.
DSP Report: operator mul_ln1118_1222_fu_7516_p2 is absorbed into DSP mul_ln1118_1222_fu_7516_p2.
DSP Report: Generating DSP mul_ln1118_1018_fu_6590_p2, operation Mode is: A''*(B:0x3ffc5).
DSP Report: register mul_ln1118_1018_fu_6590_p2 is absorbed into DSP mul_ln1118_1018_fu_6590_p2.
DSP Report: register mul_ln1118_1018_fu_6590_p2 is absorbed into DSP mul_ln1118_1018_fu_6590_p2.
DSP Report: operator mul_ln1118_1018_fu_6590_p2 is absorbed into DSP mul_ln1118_1018_fu_6590_p2.
DSP Report: Generating DSP add_ln703_1349_fu_37649192_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_1349_fu_37649192_p2 is absorbed into DSP add_ln703_1349_fu_37649192_p2.
DSP Report: Generating DSP mul_ln1118_737_reg_3266618_reg, operation Mode is: (A''*(B:0x3fea0))'.
DSP Report: register mul_ln1118_737_reg_3266618_reg is absorbed into DSP mul_ln1118_737_reg_3266618_reg.
DSP Report: register mul_ln1118_737_reg_3266618_reg is absorbed into DSP mul_ln1118_737_reg_3266618_reg.
DSP Report: register mul_ln1118_737_reg_3266618_reg is absorbed into DSP mul_ln1118_737_reg_3266618_reg.
DSP Report: operator mul_ln1118_737_fu_6242_p2 is absorbed into DSP mul_ln1118_737_reg_3266618_reg.
DSP Report: Generating DSP mul_ln1118_873_fu_5195_p2, operation Mode is: A''*(B:0x3fef1).
DSP Report: register mul_ln1118_873_fu_5195_p2 is absorbed into DSP mul_ln1118_873_fu_5195_p2.
DSP Report: register mul_ln1118_873_fu_5195_p2 is absorbed into DSP mul_ln1118_873_fu_5195_p2.
DSP Report: operator mul_ln1118_873_fu_5195_p2 is absorbed into DSP mul_ln1118_873_fu_5195_p2.
DSP Report: Generating DSP add_ln703_1179_fu_37648192_p2, operation Mode is: C+A''*(B:0x10a).
DSP Report: register data_58_V_read_int_reg_reg is absorbed into DSP add_ln703_1179_fu_37648192_p2.
DSP Report: register data_58_V_read_1_reg_37678464_reg is absorbed into DSP add_ln703_1179_fu_37648192_p2.
DSP Report: operator add_ln703_1179_fu_37648192_p2 is absorbed into DSP add_ln703_1179_fu_37648192_p2.
DSP Report: operator mul_ln1118_685_fu_4262_p2 is absorbed into DSP add_ln703_1179_fu_37648192_p2.
DSP Report: Generating DSP mul_ln1118_764_fu_6656_p2, operation Mode is: A''*(B:0x105).
DSP Report: register data_64_V_read_int_reg_reg is absorbed into DSP mul_ln1118_764_fu_6656_p2.
DSP Report: register data_64_V_read_1_reg_37678390_reg is absorbed into DSP mul_ln1118_764_fu_6656_p2.
DSP Report: operator mul_ln1118_764_fu_6656_p2 is absorbed into DSP mul_ln1118_764_fu_6656_p2.
DSP Report: Generating DSP add_ln703_1180_fu_37648202_p2, operation Mode is: PCIN+A''*(B:0x16b).
DSP Report: register data_67_V_read_int_reg_reg is absorbed into DSP add_ln703_1180_fu_37648202_p2.
DSP Report: register data_67_V_read_1_reg_37678355_reg is absorbed into DSP add_ln703_1180_fu_37648202_p2.
DSP Report: operator add_ln703_1180_fu_37648202_p2 is absorbed into DSP add_ln703_1180_fu_37648202_p2.
DSP Report: operator mul_ln1118_803_fu_4489_p2 is absorbed into DSP add_ln703_1180_fu_37648202_p2.
DSP Report: Generating DSP mul_ln1118_776_fu_4556_p2, operation Mode is: A''*(B:0x3ff63).
DSP Report: register mul_ln1118_776_fu_4556_p2 is absorbed into DSP mul_ln1118_776_fu_4556_p2.
DSP Report: register mul_ln1118_776_fu_4556_p2 is absorbed into DSP mul_ln1118_776_fu_4556_p2.
DSP Report: operator mul_ln1118_776_fu_4556_p2 is absorbed into DSP mul_ln1118_776_fu_4556_p2.
DSP Report: Generating DSP mul_ln1118_700_fu_5526_p2, operation Mode is: A''*(B:0x3ff37).
DSP Report: register mul_ln1118_700_fu_5526_p2 is absorbed into DSP mul_ln1118_700_fu_5526_p2.
DSP Report: register mul_ln1118_700_fu_5526_p2 is absorbed into DSP mul_ln1118_700_fu_5526_p2.
DSP Report: operator mul_ln1118_700_fu_5526_p2 is absorbed into DSP mul_ln1118_700_fu_5526_p2.
DSP Report: Generating DSP mul_ln1118_656_fu_5399_p2, operation Mode is: A''*(B:0x3ffe7).
DSP Report: register mul_ln1118_656_fu_5399_p2 is absorbed into DSP mul_ln1118_656_fu_5399_p2.
DSP Report: register mul_ln1118_656_fu_5399_p2 is absorbed into DSP mul_ln1118_656_fu_5399_p2.
DSP Report: operator mul_ln1118_656_fu_5399_p2 is absorbed into DSP mul_ln1118_656_fu_5399_p2.
DSP Report: Generating DSP mul_ln1118_762_fu_6830_p2, operation Mode is: A''*(B:0x148).
DSP Report: register data_64_V_read_int_reg_reg is absorbed into DSP mul_ln1118_762_fu_6830_p2.
DSP Report: register data_64_V_read_1_reg_37678390_reg is absorbed into DSP mul_ln1118_762_fu_6830_p2.
DSP Report: operator mul_ln1118_762_fu_6830_p2 is absorbed into DSP mul_ln1118_762_fu_6830_p2.
DSP Report: Generating DSP add_ln703_1292_fu_37648870_p2, operation Mode is: PCIN+A''*(B:0x144).
DSP Report: register data_85_V_read_int_reg_reg is absorbed into DSP add_ln703_1292_fu_37648870_p2.
DSP Report: register data_85_V_read_1_reg_37678119_reg is absorbed into DSP add_ln703_1292_fu_37648870_p2.
DSP Report: operator add_ln703_1292_fu_37648870_p2 is absorbed into DSP add_ln703_1292_fu_37648870_p2.
DSP Report: operator mul_ln1118_1010_fu_7202_p2 is absorbed into DSP add_ln703_1292_fu_37648870_p2.
DSP Report: Generating DSP mul_ln1118_735_fu_4257_p2, operation Mode is: A''*(B:0x3ff32).
DSP Report: register mul_ln1118_735_fu_4257_p2 is absorbed into DSP mul_ln1118_735_fu_4257_p2.
DSP Report: register mul_ln1118_735_fu_4257_p2 is absorbed into DSP mul_ln1118_735_fu_4257_p2.
DSP Report: operator mul_ln1118_735_fu_4257_p2 is absorbed into DSP mul_ln1118_735_fu_4257_p2.
DSP Report: Generating DSP add_ln703_1293_fu_37648876_p2, operation Mode is: C+A''*(B:0x10a).
DSP Report: register data_97_V_read_int_reg_reg is absorbed into DSP add_ln703_1293_fu_37648876_p2.
DSP Report: register data_97_V_read_1_reg_37677966_reg is absorbed into DSP add_ln703_1293_fu_37648876_p2.
DSP Report: operator add_ln703_1293_fu_37648876_p2 is absorbed into DSP add_ln703_1293_fu_37648876_p2.
DSP Report: operator mul_ln1118_1153_fu_6501_p2 is absorbed into DSP add_ln703_1293_fu_37648876_p2.
DSP Report: Generating DSP add_ln703_1294_reg_37680875_reg, operation Mode is: PCIN+A''*(B:0x11f).
DSP Report: register data_94_V_read_int_reg_reg is absorbed into DSP add_ln703_1294_reg_37680875_reg.
DSP Report: register data_94_V_read_1_reg_37678006_reg is absorbed into DSP add_ln703_1294_reg_37680875_reg.
DSP Report: register add_ln703_1294_reg_37680875_reg is absorbed into DSP add_ln703_1294_reg_37680875_reg.
DSP Report: operator add_ln703_1294_fu_37648886_p2 is absorbed into DSP add_ln703_1294_reg_37680875_reg.
DSP Report: operator mul_ln1118_1115_fu_5640_p2 is absorbed into DSP add_ln703_1294_reg_37680875_reg.
DSP Report: Generating DSP mul_ln1118_682_fu_4259_p2, operation Mode is: A''*(B:0x138).
DSP Report: register data_58_V_read_int_reg_reg is absorbed into DSP mul_ln1118_682_fu_4259_p2.
DSP Report: register data_58_V_read_1_reg_37678464_reg is absorbed into DSP mul_ln1118_682_fu_4259_p2.
DSP Report: operator mul_ln1118_682_fu_4259_p2 is absorbed into DSP mul_ln1118_682_fu_4259_p2.
DSP Report: Generating DSP mul_ln1118_1042_fu_7340_p2, operation Mode is: A''*(B:0x3feb8).
DSP Report: register mul_ln1118_1042_fu_7340_p2 is absorbed into DSP mul_ln1118_1042_fu_7340_p2.
DSP Report: register mul_ln1118_1042_fu_7340_p2 is absorbed into DSP mul_ln1118_1042_fu_7340_p2.
DSP Report: operator mul_ln1118_1042_fu_7340_p2 is absorbed into DSP mul_ln1118_1042_fu_7340_p2.
DSP Report: Generating DSP mul_ln1118_959_fu_5888_p2, operation Mode is: A''*(B:0x107).
DSP Report: register data_81_V_read_int_reg_reg is absorbed into DSP mul_ln1118_959_fu_5888_p2.
DSP Report: register data_81_V_read_1_reg_37678166_reg is absorbed into DSP mul_ln1118_959_fu_5888_p2.
DSP Report: operator mul_ln1118_959_fu_5888_p2 is absorbed into DSP mul_ln1118_959_fu_5888_p2.
DSP Report: Generating DSP mul_ln1118_754_fu_7445_p2, operation Mode is: A''*(B:0x3ff75).
DSP Report: register mul_ln1118_754_fu_7445_p2 is absorbed into DSP mul_ln1118_754_fu_7445_p2.
DSP Report: register mul_ln1118_754_fu_7445_p2 is absorbed into DSP mul_ln1118_754_fu_7445_p2.
DSP Report: operator mul_ln1118_754_fu_7445_p2 is absorbed into DSP mul_ln1118_754_fu_7445_p2.
DSP Report: Generating DSP add_ln703_1226_reg_37680795_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_1226_reg_37680795_reg is absorbed into DSP add_ln703_1226_reg_37680795_reg.
DSP Report: operator add_ln703_1226_fu_37648506_p2 is absorbed into DSP add_ln703_1226_reg_37680795_reg.
DSP Report: Generating DSP mul_ln703_4_fu_7481_p2, operation Mode is: (D'+A'')*(B:0x26).
DSP Report: register data_104_V_read_1_reg_37677868_reg is absorbed into DSP mul_ln703_4_fu_7481_p2.
DSP Report: register data_93_V_read_int_reg_reg is absorbed into DSP mul_ln703_4_fu_7481_p2.
DSP Report: register data_93_V_read_1_reg_37678018_reg is absorbed into DSP mul_ln703_4_fu_7481_p2.
DSP Report: operator mul_ln703_4_fu_7481_p2 is absorbed into DSP mul_ln703_4_fu_7481_p2.
DSP Report: operator add_ln703_1450_fu_37649841_p2 is absorbed into DSP mul_ln703_4_fu_7481_p2.
DSP Report: Generating DSP mul_ln1118_1033_fu_4774_p2, operation Mode is: A''*(B:0xf1).
DSP Report: register data_87_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1033_fu_4774_p2.
DSP Report: register data_87_V_read_1_reg_37678093_reg is absorbed into DSP mul_ln1118_1033_fu_4774_p2.
DSP Report: operator mul_ln1118_1033_fu_4774_p2 is absorbed into DSP mul_ln1118_1033_fu_4774_p2.
DSP Report: Generating DSP add_ln703_1428_fu_37649705_p2, operation Mode is: PCIN+A''*(B:0xb7).
DSP Report: register data_92_V_read_int_reg_reg is absorbed into DSP add_ln703_1428_fu_37649705_p2.
DSP Report: register data_92_V_read_1_reg_37678030_reg is absorbed into DSP add_ln703_1428_fu_37649705_p2.
DSP Report: operator add_ln703_1428_fu_37649705_p2 is absorbed into DSP add_ln703_1428_fu_37649705_p2.
DSP Report: operator mul_ln1118_1091_fu_7273_p2 is absorbed into DSP add_ln703_1428_fu_37649705_p2.
DSP Report: Generating DSP add_ln703_1428_fu_37649705_p2, operation Mode is: PCIN+A''*(B:0x89).
DSP Report: register data_99_V_read_int_reg_reg is absorbed into DSP add_ln703_1428_fu_37649705_p2.
DSP Report: register zext_ln1118_1150_reg_37679438_reg is absorbed into DSP add_ln703_1428_fu_37649705_p2.
DSP Report: operator add_ln703_1428_fu_37649705_p2 is absorbed into DSP add_ln703_1428_fu_37649705_p2.
DSP Report: operator mul_ln1118_1173_fu_4840_p2 is absorbed into DSP add_ln703_1428_fu_37649705_p2.
DSP Report: Generating DSP add_ln703_1428_reg_37681035_reg, operation Mode is: PCIN+A''*(B:0xcb).
DSP Report: register data_88_V_read_int_reg_reg is absorbed into DSP add_ln703_1428_reg_37681035_reg.
DSP Report: register data_88_V_read_1_reg_37678080_reg is absorbed into DSP add_ln703_1428_reg_37681035_reg.
DSP Report: register add_ln703_1428_reg_37681035_reg is absorbed into DSP add_ln703_1428_reg_37681035_reg.
DSP Report: operator add_ln703_1428_fu_37649705_p2 is absorbed into DSP add_ln703_1428_reg_37681035_reg.
DSP Report: operator mul_ln1118_1046_fu_7229_p2 is absorbed into DSP add_ln703_1428_reg_37681035_reg.
DSP Report: Generating DSP mul_ln1118_758_fu_6082_p2, operation Mode is: A''*(B:0x193).
DSP Report: register data_64_V_read_int_reg_reg is absorbed into DSP mul_ln1118_758_fu_6082_p2.
DSP Report: register data_64_V_read_1_reg_37678390_reg is absorbed into DSP mul_ln1118_758_fu_6082_p2.
DSP Report: operator mul_ln1118_758_fu_6082_p2 is absorbed into DSP mul_ln1118_758_fu_6082_p2.
DSP Report: Generating DSP add_ln703_1411_fu_37649579_p2, operation Mode is: PCIN+A''*(B:0x128).
DSP Report: register data_73_V_read_int_reg_reg is absorbed into DSP add_ln703_1411_fu_37649579_p2.
DSP Report: register data_73_V_read_1_reg_37678280_reg is absorbed into DSP add_ln703_1411_fu_37649579_p2.
DSP Report: operator add_ln703_1411_fu_37649579_p2 is absorbed into DSP add_ln703_1411_fu_37649579_p2.
DSP Report: operator mul_ln1118_869_fu_4450_p2 is absorbed into DSP add_ln703_1411_fu_37649579_p2.
DSP Report: Generating DSP add_ln703_1411_fu_37649579_p2, operation Mode is: PCIN+A''*(B:0x17b).
DSP Report: register data_76_V_read_int_reg_reg is absorbed into DSP add_ln703_1411_fu_37649579_p2.
DSP Report: register data_76_V_read_1_reg_37678238_reg is absorbed into DSP add_ln703_1411_fu_37649579_p2.
DSP Report: operator add_ln703_1411_fu_37649579_p2 is absorbed into DSP add_ln703_1411_fu_37649579_p2.
DSP Report: operator mul_ln1118_906_fu_6806_p2 is absorbed into DSP add_ln703_1411_fu_37649579_p2.
DSP Report: Generating DSP add_ln703_1411_reg_37681015_reg, operation Mode is: PCIN+A''*(B:0x1e9).
DSP Report: register data_67_V_read_int_reg_reg is absorbed into DSP add_ln703_1411_reg_37681015_reg.
DSP Report: register data_67_V_read_1_reg_37678355_reg is absorbed into DSP add_ln703_1411_reg_37681015_reg.
DSP Report: register add_ln703_1411_reg_37681015_reg is absorbed into DSP add_ln703_1411_reg_37681015_reg.
DSP Report: operator add_ln703_1411_fu_37649579_p2 is absorbed into DSP add_ln703_1411_reg_37681015_reg.
DSP Report: operator mul_ln1118_797_fu_6989_p2 is absorbed into DSP add_ln703_1411_reg_37681015_reg.
DSP Report: Generating DSP mul_ln1118_1078_fu_7259_p2, operation Mode is: A''*(B:0x133).
DSP Report: register data_91_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1078_fu_7259_p2.
DSP Report: register zext_ln1118_1059_reg_37679413_reg is absorbed into DSP mul_ln1118_1078_fu_7259_p2.
DSP Report: operator mul_ln1118_1078_fu_7259_p2 is absorbed into DSP mul_ln1118_1078_fu_7259_p2.
DSP Report: Generating DSP add_ln703_1414_fu_37649605_p2, operation Mode is: PCIN+A''*(B:0x192).
DSP Report: register data_97_V_read_int_reg_reg is absorbed into DSP add_ln703_1414_fu_37649605_p2.
DSP Report: register data_97_V_read_1_reg_37677966_reg is absorbed into DSP add_ln703_1414_fu_37649605_p2.
DSP Report: operator add_ln703_1414_fu_37649605_p2 is absorbed into DSP add_ln703_1414_fu_37649605_p2.
DSP Report: operator mul_ln1118_1149_fu_6845_p2 is absorbed into DSP add_ln703_1414_fu_37649605_p2.
DSP Report: Generating DSP add_ln703_1414_fu_37649605_p2, operation Mode is: PCIN+A''*(B:0x169).
DSP Report: register data_103_V_read_int_reg_reg is absorbed into DSP add_ln703_1414_fu_37649605_p2.
DSP Report: register data_103_V_read_1_reg_37677883_reg is absorbed into DSP add_ln703_1414_fu_37649605_p2.
DSP Report: operator add_ln703_1414_fu_37649605_p2 is absorbed into DSP add_ln703_1414_fu_37649605_p2.
DSP Report: operator mul_ln1118_1223_fu_5007_p2 is absorbed into DSP add_ln703_1414_fu_37649605_p2.
DSP Report: Generating DSP add_ln703_1414_reg_37681020_reg, operation Mode is: PCIN+A''*(B:0x1aa).
DSP Report: register data_94_V_read_int_reg_reg is absorbed into DSP add_ln703_1414_reg_37681020_reg.
DSP Report: register data_94_V_read_1_reg_37678006_reg is absorbed into DSP add_ln703_1414_reg_37681020_reg.
DSP Report: register add_ln703_1414_reg_37681020_reg is absorbed into DSP add_ln703_1414_reg_37681020_reg.
DSP Report: operator add_ln703_1414_fu_37649605_p2 is absorbed into DSP add_ln703_1414_reg_37681020_reg.
DSP Report: operator mul_ln1118_1111_fu_4898_p2 is absorbed into DSP add_ln703_1414_reg_37681020_reg.
DSP Report: Generating DSP mul_ln1118_765_fu_3870_p2, operation Mode is: A''*(B:0x3ffd5).
DSP Report: register mul_ln1118_765_fu_3870_p2 is absorbed into DSP mul_ln1118_765_fu_3870_p2.
DSP Report: register mul_ln1118_765_fu_3870_p2 is absorbed into DSP mul_ln1118_765_fu_3870_p2.
DSP Report: operator mul_ln1118_765_fu_3870_p2 is absorbed into DSP mul_ln1118_765_fu_3870_p2.
DSP Report: Generating DSP add_ln703_1109_fu_37647751_p2, operation Mode is: C+A''*(B:0x36).
DSP Report: register data_57_V_read_int_reg_reg is absorbed into DSP add_ln703_1109_fu_37647751_p2.
DSP Report: register data_57_V_read_1_reg_37678475_reg is absorbed into DSP add_ln703_1109_fu_37647751_p2.
DSP Report: operator add_ln703_1109_fu_37647751_p2 is absorbed into DSP add_ln703_1109_fu_37647751_p2.
DSP Report: operator mul_ln1118_678_fu_4255_p2 is absorbed into DSP add_ln703_1109_fu_37647751_p2.
DSP Report: Generating DSP mul_ln1118_683_fu_6763_p2, operation Mode is: A''*(B:0x3fecc).
DSP Report: register mul_ln1118_683_fu_6763_p2 is absorbed into DSP mul_ln1118_683_fu_6763_p2.
DSP Report: register mul_ln1118_683_fu_6763_p2 is absorbed into DSP mul_ln1118_683_fu_6763_p2.
DSP Report: operator mul_ln1118_683_fu_6763_p2 is absorbed into DSP mul_ln1118_683_fu_6763_p2.
DSP Report: Generating DSP mul_ln1118_1002_fu_6870_p2, operation Mode is: A''*(B:0x3fe70).
DSP Report: register mul_ln1118_1002_fu_6870_p2 is absorbed into DSP mul_ln1118_1002_fu_6870_p2.
DSP Report: register mul_ln1118_1002_fu_6870_p2 is absorbed into DSP mul_ln1118_1002_fu_6870_p2.
DSP Report: operator mul_ln1118_1002_fu_6870_p2 is absorbed into DSP mul_ln1118_1002_fu_6870_p2.
DSP Report: Generating DSP mul_ln1118_719_fu_4298_p2, operation Mode is: A''*(B:0x3fea3).
DSP Report: register mul_ln1118_719_fu_4298_p2 is absorbed into DSP mul_ln1118_719_fu_4298_p2.
DSP Report: register mul_ln1118_719_fu_4298_p2 is absorbed into DSP mul_ln1118_719_fu_4298_p2.
DSP Report: operator mul_ln1118_719_fu_4298_p2 is absorbed into DSP mul_ln1118_719_fu_4298_p2.
DSP Report: Generating DSP mul_ln1118_777_fu_3934_p2, operation Mode is: A''*(B:0x3fea2).
DSP Report: register mul_ln1118_777_fu_3934_p2 is absorbed into DSP mul_ln1118_777_fu_3934_p2.
DSP Report: register mul_ln1118_777_fu_3934_p2 is absorbed into DSP mul_ln1118_777_fu_3934_p2.
DSP Report: operator mul_ln1118_777_fu_3934_p2 is absorbed into DSP mul_ln1118_777_fu_3934_p2.
DSP Report: Generating DSP mul_ln1118_738_fu_5620_p2, operation Mode is: A''*(B:0x3fe0b).
DSP Report: register mul_ln1118_738_fu_5620_p2 is absorbed into DSP mul_ln1118_738_fu_5620_p2.
DSP Report: register mul_ln1118_738_fu_5620_p2 is absorbed into DSP mul_ln1118_738_fu_5620_p2.
DSP Report: operator mul_ln1118_738_fu_5620_p2 is absorbed into DSP mul_ln1118_738_fu_5620_p2.
DSP Report: Generating DSP mul_ln1118_770_fu_5062_p2, operation Mode is: A''*(B:0xe9).
DSP Report: register data_65_V_read_int_reg_reg is absorbed into DSP mul_ln1118_770_fu_5062_p2.
DSP Report: register data_65_V_read_1_reg_37678378_reg is absorbed into DSP mul_ln1118_770_fu_5062_p2.
DSP Report: operator mul_ln1118_770_fu_5062_p2 is absorbed into DSP mul_ln1118_770_fu_5062_p2.
DSP Report: Generating DSP add_ln703_1233_fu_37648538_p2, operation Mode is: PCIN+A''*(B:0x8f).
DSP Report: register data_87_V_read_int_reg_reg is absorbed into DSP add_ln703_1233_fu_37648538_p2.
DSP Report: register data_87_V_read_1_reg_37678093_reg is absorbed into DSP add_ln703_1233_fu_37648538_p2.
DSP Report: operator add_ln703_1233_fu_37648538_p2 is absorbed into DSP add_ln703_1233_fu_37648538_p2.
DSP Report: operator mul_ln1118_1031_fu_3865_p2 is absorbed into DSP add_ln703_1233_fu_37648538_p2.
DSP Report: Generating DSP mul_ln1118_1064_fu_7246_p2, operation Mode is: A''*(B:0xa7).
DSP Report: register data_90_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1064_fu_7246_p2.
DSP Report: register data_90_V_read_1_reg_37678053_reg is absorbed into DSP mul_ln1118_1064_fu_7246_p2.
DSP Report: operator mul_ln1118_1064_fu_7246_p2 is absorbed into DSP mul_ln1118_1064_fu_7246_p2.
DSP Report: Generating DSP add_ln703_1236_fu_37648560_p2, operation Mode is: PCIN+A''*(B:0x87).
DSP Report: register data_92_V_read_int_reg_reg is absorbed into DSP add_ln703_1236_fu_37648560_p2.
DSP Report: register data_92_V_read_1_reg_37678030_reg is absorbed into DSP add_ln703_1236_fu_37648560_p2.
DSP Report: operator add_ln703_1236_fu_37648560_p2 is absorbed into DSP add_ln703_1236_fu_37648560_p2.
DSP Report: operator mul_ln1118_1089_fu_6011_p2 is absorbed into DSP add_ln703_1236_fu_37648560_p2.
DSP Report: Generating DSP add_ln703_1236_reg_37680810_reg, operation Mode is: PCIN+A''*(B:0x8e).
DSP Report: register data_97_V_read_int_reg_reg is absorbed into DSP add_ln703_1236_reg_37680810_reg.
DSP Report: register zext_ln1118_1131_reg_37679428_reg is absorbed into DSP add_ln703_1236_reg_37680810_reg.
DSP Report: register add_ln703_1236_reg_37680810_reg is absorbed into DSP add_ln703_1236_reg_37680810_reg.
DSP Report: operator add_ln703_1236_fu_37648560_p2 is absorbed into DSP add_ln703_1236_reg_37680810_reg.
DSP Report: operator mul_ln1118_1147_fu_5924_p2 is absorbed into DSP add_ln703_1236_reg_37680810_reg.
DSP Report: Generating DSP mul_ln1118_769_fu_4608_p2, operation Mode is: A''*(B:0x3ffaa).
DSP Report: register mul_ln1118_769_fu_4608_p2 is absorbed into DSP mul_ln1118_769_fu_4608_p2.
DSP Report: register mul_ln1118_769_fu_4608_p2 is absorbed into DSP mul_ln1118_769_fu_4608_p2.
DSP Report: operator mul_ln1118_769_fu_4608_p2 is absorbed into DSP mul_ln1118_769_fu_4608_p2.
DSP Report: Generating DSP add_ln703_1374_fu_37649341_p2, operation Mode is: C+A''*(B:0x8a).
DSP Report: register data_102_V_read_int_reg_reg is absorbed into DSP add_ln703_1374_fu_37649341_p2.
DSP Report: register data_102_V_read_1_reg_37677898_reg is absorbed into DSP add_ln703_1374_fu_37649341_p2.
DSP Report: operator add_ln703_1374_fu_37649341_p2 is absorbed into DSP add_ln703_1374_fu_37649341_p2.
DSP Report: operator mul_ln1118_1206_fu_4875_p2 is absorbed into DSP add_ln703_1374_fu_37649341_p2.
DSP Report: Generating DSP add_ln703_1375_reg_37680980_reg, operation Mode is: PCIN+A''*(B:0xaf).
DSP Report: register data_100_V_read_int_reg_reg is absorbed into DSP add_ln703_1375_reg_37680980_reg.
DSP Report: register data_100_V_read_1_reg_37677926_reg is absorbed into DSP add_ln703_1375_reg_37680980_reg.
DSP Report: register add_ln703_1375_reg_37680980_reg is absorbed into DSP add_ln703_1375_reg_37680980_reg.
DSP Report: operator add_ln703_1375_fu_37649351_p2 is absorbed into DSP add_ln703_1375_reg_37680980_reg.
DSP Report: operator mul_ln1118_1184_fu_4850_p2 is absorbed into DSP add_ln703_1375_reg_37680980_reg.
DSP Report: Generating DSP mul_ln1118_872_fu_6905_p2, operation Mode is: A''*(B:0xdd).
DSP Report: register data_73_V_read_int_reg_reg is absorbed into DSP mul_ln1118_872_fu_6905_p2.
DSP Report: register data_73_V_read_1_reg_37678280_reg is absorbed into DSP mul_ln1118_872_fu_6905_p2.
DSP Report: operator mul_ln1118_872_fu_6905_p2 is absorbed into DSP mul_ln1118_872_fu_6905_p2.
DSP Report: Generating DSP add_ln703_1304_fu_37648950_p2, operation Mode is: PCIN+A''*(B:0xe1).
DSP Report: register data_76_V_read_int_reg_reg is absorbed into DSP add_ln703_1304_fu_37648950_p2.
DSP Report: register data_76_V_read_1_reg_37678238_reg is absorbed into DSP add_ln703_1304_fu_37648950_p2.
DSP Report: operator add_ln703_1304_fu_37648950_p2 is absorbed into DSP add_ln703_1304_fu_37648950_p2.
DSP Report: operator mul_ln1118_910_fu_5380_p2 is absorbed into DSP add_ln703_1304_fu_37648950_p2.
DSP Report: Generating DSP add_ln703_1304_reg_37680890_reg, operation Mode is: PCIN+A''*(B:0x9d).
DSP Report: register data_82_V_read_int_reg_reg is absorbed into DSP add_ln703_1304_reg_37680890_reg.
DSP Report: register data_82_V_read_1_reg_37678152_reg is absorbed into DSP add_ln703_1304_reg_37680890_reg.
DSP Report: register add_ln703_1304_reg_37680890_reg is absorbed into DSP add_ln703_1304_reg_37680890_reg.
DSP Report: operator add_ln703_1304_fu_37648950_p2 is absorbed into DSP add_ln703_1304_reg_37680890_reg.
DSP Report: operator mul_ln1118_974_fu_4179_p2 is absorbed into DSP add_ln703_1304_reg_37680890_reg.
DSP Report: Generating DSP mul_ln1118_828_fu_4401_p2, operation Mode is: A''*(B:0xb5).
DSP Report: register data_70_V_read_int_reg_reg is absorbed into DSP mul_ln1118_828_fu_4401_p2.
DSP Report: register data_70_V_read_1_reg_37678318_reg is absorbed into DSP mul_ln1118_828_fu_4401_p2.
DSP Report: operator mul_ln1118_828_fu_4401_p2 is absorbed into DSP mul_ln1118_828_fu_4401_p2.
DSP Report: Generating DSP add_ln703_1370_fu_37649319_p2, operation Mode is: PCIN+A''*(B:0xf4).
DSP Report: register data_73_V_read_int_reg_reg is absorbed into DSP add_ln703_1370_fu_37649319_p2.
DSP Report: register data_73_V_read_1_reg_37678280_reg is absorbed into DSP add_ln703_1370_fu_37649319_p2.
DSP Report: operator add_ln703_1370_fu_37649319_p2 is absorbed into DSP add_ln703_1370_fu_37649319_p2.
DSP Report: operator mul_ln1118_865_fu_4790_p2 is absorbed into DSP add_ln703_1370_fu_37649319_p2.
DSP Report: Generating DSP add_ln703_1370_reg_37680970_reg, operation Mode is: PCIN+A''*(B:0xa4).
DSP Report: register data_88_V_read_int_reg_reg is absorbed into DSP add_ln703_1370_reg_37680970_reg.
DSP Report: register data_88_V_read_1_reg_37678080_reg is absorbed into DSP add_ln703_1370_reg_37680970_reg.
DSP Report: register add_ln703_1370_reg_37680970_reg is absorbed into DSP add_ln703_1370_reg_37680970_reg.
DSP Report: operator add_ln703_1370_fu_37649319_p2 is absorbed into DSP add_ln703_1370_reg_37680970_reg.
DSP Report: operator mul_ln1118_1041_fu_5964_p2 is absorbed into DSP add_ln703_1370_reg_37680970_reg.
DSP Report: Generating DSP mul_ln1118_898_fu_4240_p2, operation Mode is: A''*(B:0x3ff3d).
DSP Report: register mul_ln1118_898_fu_4240_p2 is absorbed into DSP mul_ln1118_898_fu_4240_p2.
DSP Report: register mul_ln1118_898_fu_4240_p2 is absorbed into DSP mul_ln1118_898_fu_4240_p2.
DSP Report: operator mul_ln1118_898_fu_4240_p2 is absorbed into DSP mul_ln1118_898_fu_4240_p2.
DSP Report: Generating DSP mul_ln1118_912_fu_7102_p2, operation Mode is: A''*(B:0x3ff5e).
DSP Report: register mul_ln1118_912_fu_7102_p2 is absorbed into DSP mul_ln1118_912_fu_7102_p2.
DSP Report: register mul_ln1118_912_fu_7102_p2 is absorbed into DSP mul_ln1118_912_fu_7102_p2.
DSP Report: operator mul_ln1118_912_fu_7102_p2 is absorbed into DSP mul_ln1118_912_fu_7102_p2.
DSP Report: Generating DSP mul_ln1118_675_fu_5614_p2, operation Mode is: A''*(B:0x3ffe3).
DSP Report: register mul_ln1118_675_fu_5614_p2 is absorbed into DSP mul_ln1118_675_fu_5614_p2.
DSP Report: register mul_ln1118_675_fu_5614_p2 is absorbed into DSP mul_ln1118_675_fu_5614_p2.
DSP Report: operator mul_ln1118_675_fu_5614_p2 is absorbed into DSP mul_ln1118_675_fu_5614_p2.
DSP Report: Generating DSP add_ln703_1282_fu_37648834_p2, operation Mode is: C+(A2*(B:0x19))'.
DSP Report: register data_83_V_read_int_reg_reg is absorbed into DSP add_ln703_1282_fu_37648834_p2.
DSP Report: register mul_ln1118_984_reg_3266599_reg is absorbed into DSP add_ln703_1282_fu_37648834_p2.
DSP Report: operator add_ln703_1282_fu_37648834_p2 is absorbed into DSP add_ln703_1282_fu_37648834_p2.
DSP Report: operator mul_ln1118_984_fu_4454_p2 is absorbed into DSP add_ln703_1282_fu_37648834_p2.
DSP Report: Generating DSP mul_ln1118_966_fu_5896_p2, operation Mode is: A''*(B:0x2e).
DSP Report: register data_81_V_read_int_reg_reg is absorbed into DSP mul_ln1118_966_fu_5896_p2.
DSP Report: register data_81_V_read_1_reg_37678166_reg is absorbed into DSP mul_ln1118_966_fu_5896_p2.
DSP Report: operator mul_ln1118_966_fu_5896_p2 is absorbed into DSP mul_ln1118_966_fu_5896_p2.
DSP Report: Generating DSP add_ln703_1201_fu_37648358_p2, operation Mode is: PCIN+A''*(B:0x3d).
DSP Report: register data_84_V_read_int_reg_reg is absorbed into DSP add_ln703_1201_fu_37648358_p2.
DSP Report: register data_84_V_read_1_reg_37678128_reg is absorbed into DSP add_ln703_1201_fu_37648358_p2.
DSP Report: operator add_ln703_1201_fu_37648358_p2 is absorbed into DSP add_ln703_1201_fu_37648358_p2.
DSP Report: operator mul_ln1118_998_fu_7208_p2 is absorbed into DSP add_ln703_1201_fu_37648358_p2.
DSP Report: Generating DSP add_ln703_1387_fu_37649415_p2, operation Mode is: C+A''*(B:0x55).
DSP Report: register data_101_V_read_int_reg_reg is absorbed into DSP add_ln703_1387_fu_37649415_p2.
DSP Report: register data_101_V_read_1_reg_37677910_reg is absorbed into DSP add_ln703_1387_fu_37649415_p2.
DSP Report: operator add_ln703_1387_fu_37649415_p2 is absorbed into DSP add_ln703_1387_fu_37649415_p2.
DSP Report: operator mul_ln1118_1195_fu_6113_p2 is absorbed into DSP add_ln703_1387_fu_37649415_p2.
DSP Report: Generating DSP mul_ln1118_615_fu_5551_p2, operation Mode is: A''*(B:0x3fc43).
DSP Report: register mul_ln1118_615_fu_5551_p2 is absorbed into DSP mul_ln1118_615_fu_5551_p2.
DSP Report: register mul_ln1118_615_fu_5551_p2 is absorbed into DSP mul_ln1118_615_fu_5551_p2.
DSP Report: operator mul_ln1118_615_fu_5551_p2 is absorbed into DSP mul_ln1118_615_fu_5551_p2.
DSP Report: Generating DSP mul_ln1118_903_fu_4354_p2, operation Mode is: A''*(B:0x3fdb2).
DSP Report: register mul_ln1118_903_fu_4354_p2 is absorbed into DSP mul_ln1118_903_fu_4354_p2.
DSP Report: register mul_ln1118_903_fu_4354_p2 is absorbed into DSP mul_ln1118_903_fu_4354_p2.
DSP Report: operator mul_ln1118_903_fu_4354_p2 is absorbed into DSP mul_ln1118_903_fu_4354_p2.
DSP Report: Generating DSP mul_ln1118_890_fu_7082_p2, operation Mode is: A''*(B:0x3fd2f).
DSP Report: register mul_ln1118_890_fu_7082_p2 is absorbed into DSP mul_ln1118_890_fu_7082_p2.
DSP Report: register mul_ln1118_890_fu_7082_p2 is absorbed into DSP mul_ln1118_890_fu_7082_p2.
DSP Report: operator mul_ln1118_890_fu_7082_p2 is absorbed into DSP mul_ln1118_890_fu_7082_p2.
DSP Report: Generating DSP mul_ln1118_773_fu_5353_p2, operation Mode is: A''*(B:0x3ff16).
DSP Report: register mul_ln1118_773_fu_5353_p2 is absorbed into DSP mul_ln1118_773_fu_5353_p2.
DSP Report: register mul_ln1118_773_fu_5353_p2 is absorbed into DSP mul_ln1118_773_fu_5353_p2.
DSP Report: operator mul_ln1118_773_fu_5353_p2 is absorbed into DSP mul_ln1118_773_fu_5353_p2.
DSP Report: Generating DSP mul_ln1118_723_fu_6159_p2, operation Mode is: A''*(B:0x255).
DSP Report: register data_61_V_read_int_reg_reg is absorbed into DSP mul_ln1118_723_fu_6159_p2.
DSP Report: register data_61_V_read_1_reg_37678425_reg is absorbed into DSP mul_ln1118_723_fu_6159_p2.
DSP Report: operator mul_ln1118_723_fu_6159_p2 is absorbed into DSP mul_ln1118_723_fu_6159_p2.
DSP Report: Generating DSP mul_ln1118_674_fu_6754_p2, operation Mode is: A''*(B:0x3fefd).
DSP Report: register mul_ln1118_674_fu_6754_p2 is absorbed into DSP mul_ln1118_674_fu_6754_p2.
DSP Report: register mul_ln1118_674_fu_6754_p2 is absorbed into DSP mul_ln1118_674_fu_6754_p2.
DSP Report: operator mul_ln1118_674_fu_6754_p2 is absorbed into DSP mul_ln1118_674_fu_6754_p2.
DSP Report: Generating DSP mul_ln1118_619_fu_6290_p2, operation Mode is: A''*(B:0x3fea5).
DSP Report: register mul_ln1118_619_fu_6290_p2 is absorbed into DSP mul_ln1118_619_fu_6290_p2.
DSP Report: register mul_ln1118_619_fu_6290_p2 is absorbed into DSP mul_ln1118_619_fu_6290_p2.
DSP Report: operator mul_ln1118_619_fu_6290_p2 is absorbed into DSP mul_ln1118_619_fu_6290_p2.
DSP Report: Generating DSP add_ln703_1466_reg_37681075_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_1466_reg_37681075_reg is absorbed into DSP add_ln703_1466_reg_37681075_reg.
DSP Report: operator add_ln703_1466_fu_37649946_p2 is absorbed into DSP add_ln703_1466_reg_37681075_reg.
DSP Report: Generating DSP mul_ln1118_1079_fu_7260_p2, operation Mode is: A''*(B:0x103).
DSP Report: register data_91_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1079_fu_7260_p2.
DSP Report: register zext_ln1118_1059_reg_37679413_reg is absorbed into DSP mul_ln1118_1079_fu_7260_p2.
DSP Report: operator mul_ln1118_1079_fu_7260_p2 is absorbed into DSP mul_ln1118_1079_fu_7260_p2.
DSP Report: Generating DSP add_ln703_1480_fu_37650042_p2, operation Mode is: PCIN+A''*(B:0x1a2).
DSP Report: register data_94_V_read_int_reg_reg is absorbed into DSP add_ln703_1480_fu_37650042_p2.
DSP Report: register data_94_V_read_1_reg_37678006_reg is absorbed into DSP add_ln703_1480_fu_37650042_p2.
DSP Report: operator add_ln703_1480_fu_37650042_p2 is absorbed into DSP add_ln703_1480_fu_37650042_p2.
DSP Report: operator mul_ln1118_1112_fu_7525_p2 is absorbed into DSP add_ln703_1480_fu_37650042_p2.
DSP Report: Generating DSP add_ln703_1480_reg_37681090_reg, operation Mode is: PCIN+A''*(B:0x1e7).
DSP Report: register data_97_V_read_int_reg_reg is absorbed into DSP add_ln703_1480_reg_37681090_reg.
DSP Report: register data_97_V_read_1_reg_37677966_reg is absorbed into DSP add_ln703_1480_reg_37681090_reg.
DSP Report: register add_ln703_1480_reg_37681090_reg is absorbed into DSP add_ln703_1480_reg_37681090_reg.
DSP Report: operator add_ln703_1480_fu_37650042_p2 is absorbed into DSP add_ln703_1480_reg_37681090_reg.
DSP Report: operator mul_ln1118_1150_fu_6213_p2 is absorbed into DSP add_ln703_1480_reg_37681090_reg.
DSP Report: Generating DSP mul_ln1118_569_fu_7621_p2, operation Mode is: A''*(B:0x3fa68).
DSP Report: register mul_ln1118_569_fu_7621_p2 is absorbed into DSP mul_ln1118_569_fu_7621_p2.
DSP Report: register mul_ln1118_569_fu_7621_p2 is absorbed into DSP mul_ln1118_569_fu_7621_p2.
DSP Report: operator mul_ln1118_569_fu_7621_p2 is absorbed into DSP mul_ln1118_569_fu_7621_p2.
DSP Report: Generating DSP mul_ln1118_1259_fu_6271_p2, operation Mode is: A''*(B:0x3fe29).
DSP Report: register mul_ln1118_1259_fu_6271_p2 is absorbed into DSP mul_ln1118_1259_fu_6271_p2.
DSP Report: register mul_ln1118_1259_fu_6271_p2 is absorbed into DSP mul_ln1118_1259_fu_6271_p2.
DSP Report: operator mul_ln1118_1259_fu_6271_p2 is absorbed into DSP mul_ln1118_1259_fu_6271_p2.
DSP Report: Generating DSP mul_ln1118_963_fu_7156_p2, operation Mode is: A''*(B:0x3fef4).
DSP Report: register mul_ln1118_963_fu_7156_p2 is absorbed into DSP mul_ln1118_963_fu_7156_p2.
DSP Report: register mul_ln1118_963_fu_7156_p2 is absorbed into DSP mul_ln1118_963_fu_7156_p2.
DSP Report: operator mul_ln1118_963_fu_7156_p2 is absorbed into DSP mul_ln1118_963_fu_7156_p2.
DSP Report: Generating DSP mul_ln1118_1114_fu_6263_p2, operation Mode is: A''*(B:0x3fefd).
DSP Report: register mul_ln1118_1114_fu_6263_p2 is absorbed into DSP mul_ln1118_1114_fu_6263_p2.
DSP Report: register mul_ln1118_1114_fu_6263_p2 is absorbed into DSP mul_ln1118_1114_fu_6263_p2.
DSP Report: operator mul_ln1118_1114_fu_6263_p2 is absorbed into DSP mul_ln1118_1114_fu_6263_p2.
DSP Report: Generating DSP mul_ln1118_1279_fu_5204_p2, operation Mode is: A''*(B:0x3fee6).
DSP Report: register mul_ln1118_1279_fu_5204_p2 is absorbed into DSP mul_ln1118_1279_fu_5204_p2.
DSP Report: register mul_ln1118_1279_fu_5204_p2 is absorbed into DSP mul_ln1118_1279_fu_5204_p2.
DSP Report: operator mul_ln1118_1279_fu_5204_p2 is absorbed into DSP mul_ln1118_1279_fu_5204_p2.
DSP Report: Generating DSP add_ln703_1387_fu_37649415_p2, operation Mode is: C+A''*(B:0x5b).
DSP Report: register data_79_V_read_int_reg_reg is absorbed into DSP add_ln703_1387_fu_37649415_p2.
DSP Report: register data_79_V_read_1_reg_37678195_reg is absorbed into DSP add_ln703_1387_fu_37649415_p2.
DSP Report: operator add_ln703_1387_fu_37649415_p2 is absorbed into DSP add_ln703_1387_fu_37649415_p2.
DSP Report: operator mul_ln1118_939_fu_5869_p2 is absorbed into DSP add_ln703_1387_fu_37649415_p2.
DSP Report: Generating DSP mul_ln1118_1295_fu_4922_p2, operation Mode is: A''*(B:0x3ff3d).
DSP Report: register mul_ln1118_1295_fu_4922_p2 is absorbed into DSP mul_ln1118_1295_fu_4922_p2.
DSP Report: register mul_ln1118_1295_fu_4922_p2 is absorbed into DSP mul_ln1118_1295_fu_4922_p2.
DSP Report: operator mul_ln1118_1295_fu_4922_p2 is absorbed into DSP mul_ln1118_1295_fu_4922_p2.
DSP Report: Generating DSP mul_ln1118_1229_fu_7524_p2, operation Mode is: A''*(B:0x3ff71).
DSP Report: register mul_ln1118_1229_fu_7524_p2 is absorbed into DSP mul_ln1118_1229_fu_7524_p2.
DSP Report: register mul_ln1118_1229_fu_7524_p2 is absorbed into DSP mul_ln1118_1229_fu_7524_p2.
DSP Report: operator mul_ln1118_1229_fu_7524_p2 is absorbed into DSP mul_ln1118_1229_fu_7524_p2.
DSP Report: Generating DSP mul_ln1118_1273_fu_6795_p2, operation Mode is: A''*(B:0x3ff63).
DSP Report: register mul_ln1118_1273_fu_6795_p2 is absorbed into DSP mul_ln1118_1273_fu_6795_p2.
DSP Report: register mul_ln1118_1273_fu_6795_p2 is absorbed into DSP mul_ln1118_1273_fu_6795_p2.
DSP Report: operator mul_ln1118_1273_fu_6795_p2 is absorbed into DSP mul_ln1118_1273_fu_6795_p2.
DSP Report: Generating DSP mul_ln1118_1074_fu_5995_p2, operation Mode is: A''*(B:0xeb).
DSP Report: register data_91_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1074_fu_5995_p2.
DSP Report: register data_91_V_read_1_reg_37678042_reg is absorbed into DSP mul_ln1118_1074_fu_5995_p2.
DSP Report: operator mul_ln1118_1074_fu_5995_p2 is absorbed into DSP mul_ln1118_1074_fu_5995_p2.
DSP Report: Generating DSP add_ln703_1373_fu_37649335_p2, operation Mode is: PCIN+A''*(B:0xdd).
DSP Report: register data_94_V_read_int_reg_reg is absorbed into DSP add_ln703_1373_fu_37649335_p2.
DSP Report: register data_94_V_read_1_reg_37678006_reg is absorbed into DSP add_ln703_1373_fu_37649335_p2.
DSP Report: operator add_ln703_1373_fu_37649335_p2 is absorbed into DSP add_ln703_1373_fu_37649335_p2.
DSP Report: operator mul_ln1118_1108_fu_6779_p2 is absorbed into DSP add_ln703_1373_fu_37649335_p2.
DSP Report: Generating DSP add_ln703_1373_reg_37680975_reg, operation Mode is: PCIN+A''*(B:0xaa).
DSP Report: register data_97_V_read_int_reg_reg is absorbed into DSP add_ln703_1373_reg_37680975_reg.
DSP Report: register zext_ln1118_1131_reg_37679428_reg is absorbed into DSP add_ln703_1373_reg_37680975_reg.
DSP Report: register add_ln703_1373_reg_37680975_reg is absorbed into DSP add_ln703_1373_reg_37680975_reg.
DSP Report: operator add_ln703_1373_fu_37649335_p2 is absorbed into DSP add_ln703_1373_reg_37680975_reg.
DSP Report: operator mul_ln1118_1146_fu_5475_p2 is absorbed into DSP add_ln703_1373_reg_37680975_reg.
DSP Report: Generating DSP mul_ln1118_1059_fu_7242_p2, operation Mode is: A''*(B:0x3ffae).
DSP Report: register mul_ln1118_1059_fu_7242_p2 is absorbed into DSP mul_ln1118_1059_fu_7242_p2.
DSP Report: register mul_ln1118_1059_fu_7242_p2 is absorbed into DSP mul_ln1118_1059_fu_7242_p2.
DSP Report: operator mul_ln1118_1059_fu_7242_p2 is absorbed into DSP mul_ln1118_1059_fu_7242_p2.
DSP Report: Generating DSP mul_ln1118_883_fu_6047_p2, operation Mode is: A''*(B:0x3ff7b).
DSP Report: register mul_ln1118_883_fu_6047_p2 is absorbed into DSP mul_ln1118_883_fu_6047_p2.
DSP Report: register mul_ln1118_883_fu_6047_p2 is absorbed into DSP mul_ln1118_883_fu_6047_p2.
DSP Report: operator mul_ln1118_883_fu_6047_p2 is absorbed into DSP mul_ln1118_883_fu_6047_p2.
DSP Report: Generating DSP mul_ln1118_1096_fu_7278_p2, operation Mode is: A''*(B:0x3ff49).
DSP Report: register mul_ln1118_1096_fu_7278_p2 is absorbed into DSP mul_ln1118_1096_fu_7278_p2.
DSP Report: register mul_ln1118_1096_fu_7278_p2 is absorbed into DSP mul_ln1118_1096_fu_7278_p2.
DSP Report: operator mul_ln1118_1096_fu_7278_p2 is absorbed into DSP mul_ln1118_1096_fu_7278_p2.
DSP Report: Generating DSP mul_ln1118_1075_fu_7256_p2, operation Mode is: A''*(B:0x3ff1f).
DSP Report: register mul_ln1118_1075_fu_7256_p2 is absorbed into DSP mul_ln1118_1075_fu_7256_p2.
DSP Report: register mul_ln1118_1075_fu_7256_p2 is absorbed into DSP mul_ln1118_1075_fu_7256_p2.
DSP Report: operator mul_ln1118_1075_fu_7256_p2 is absorbed into DSP mul_ln1118_1075_fu_7256_p2.
DSP Report: Generating DSP mul_ln1118_916_fu_4485_p2, operation Mode is: A''*(B:0x3fdb6).
DSP Report: register mul_ln1118_916_fu_4485_p2 is absorbed into DSP mul_ln1118_916_fu_4485_p2.
DSP Report: register mul_ln1118_916_fu_4485_p2 is absorbed into DSP mul_ln1118_916_fu_4485_p2.
DSP Report: operator mul_ln1118_916_fu_4485_p2 is absorbed into DSP mul_ln1118_916_fu_4485_p2.
DSP Report: Generating DSP mul_ln1118_1300_fu_5039_p2, operation Mode is: A''*(B:0x3ffcd).
DSP Report: register mul_ln1118_1300_fu_5039_p2 is absorbed into DSP mul_ln1118_1300_fu_5039_p2.
DSP Report: register mul_ln1118_1300_fu_5039_p2 is absorbed into DSP mul_ln1118_1300_fu_5039_p2.
DSP Report: operator mul_ln1118_1300_fu_5039_p2 is absorbed into DSP mul_ln1118_1300_fu_5039_p2.
DSP Report: Generating DSP add_ln703_1106_fu_37647725_p2, operation Mode is: C+A''*(B:0x51).
DSP Report: register data_83_V_read_int_reg_reg is absorbed into DSP add_ln703_1106_fu_37647725_p2.
DSP Report: register data_83_V_read_1_reg_37678140_reg is absorbed into DSP add_ln703_1106_fu_37647725_p2.
DSP Report: operator add_ln703_1106_fu_37647725_p2 is absorbed into DSP add_ln703_1106_fu_37647725_p2.
DSP Report: operator mul_ln1118_986_fu_6102_p2 is absorbed into DSP add_ln703_1106_fu_37647725_p2.
DSP Report: Generating DSP mul_ln1118_1278_fu_5821_p2, operation Mode is: A''*(B:0x3fe87).
DSP Report: register mul_ln1118_1278_fu_5821_p2 is absorbed into DSP mul_ln1118_1278_fu_5821_p2.
DSP Report: register mul_ln1118_1278_fu_5821_p2 is absorbed into DSP mul_ln1118_1278_fu_5821_p2.
DSP Report: operator mul_ln1118_1278_fu_5821_p2 is absorbed into DSP mul_ln1118_1278_fu_5821_p2.
DSP Report: Generating DSP mul_ln1118_943_fu_7136_p2, operation Mode is: A''*(B:0x3fe8b).
DSP Report: register mul_ln1118_943_fu_7136_p2 is absorbed into DSP mul_ln1118_943_fu_7136_p2.
DSP Report: register mul_ln1118_943_fu_7136_p2 is absorbed into DSP mul_ln1118_943_fu_7136_p2.
DSP Report: operator mul_ln1118_943_fu_7136_p2 is absorbed into DSP mul_ln1118_943_fu_7136_p2.
DSP Report: Generating DSP mul_ln1118_696_fu_6892_p2, operation Mode is: A''*(B:0x3feed).
DSP Report: register mul_ln1118_696_fu_6892_p2 is absorbed into DSP mul_ln1118_696_fu_6892_p2.
DSP Report: register mul_ln1118_696_fu_6892_p2 is absorbed into DSP mul_ln1118_696_fu_6892_p2.
DSP Report: operator mul_ln1118_696_fu_6892_p2 is absorbed into DSP mul_ln1118_696_fu_6892_p2.
DSP Report: Generating DSP mul_ln1118_1301_fu_5074_p2, operation Mode is: A''*(B:0x3fee8).
DSP Report: register mul_ln1118_1301_fu_5074_p2 is absorbed into DSP mul_ln1118_1301_fu_5074_p2.
DSP Report: register mul_ln1118_1301_fu_5074_p2 is absorbed into DSP mul_ln1118_1301_fu_5074_p2.
DSP Report: operator mul_ln1118_1301_fu_5074_p2 is absorbed into DSP mul_ln1118_1301_fu_5074_p2.
DSP Report: Generating DSP mul_ln1118_1233_fu_4901_p2, operation Mode is: A''*(B:0x3ff42).
DSP Report: register mul_ln1118_1233_fu_4901_p2 is absorbed into DSP mul_ln1118_1233_fu_4901_p2.
DSP Report: register mul_ln1118_1233_fu_4901_p2 is absorbed into DSP mul_ln1118_1233_fu_4901_p2.
DSP Report: operator mul_ln1118_1233_fu_4901_p2 is absorbed into DSP mul_ln1118_1233_fu_4901_p2.
DSP Report: Generating DSP mul_ln1118_1099_fu_6021_p2, operation Mode is: A''*(B:0x3ff7a).
DSP Report: register mul_ln1118_1099_fu_6021_p2 is absorbed into DSP mul_ln1118_1099_fu_6021_p2.
DSP Report: register mul_ln1118_1099_fu_6021_p2 is absorbed into DSP mul_ln1118_1099_fu_6021_p2.
DSP Report: operator mul_ln1118_1099_fu_6021_p2 is absorbed into DSP mul_ln1118_1099_fu_6021_p2.
DSP Report: Generating DSP mul_ln1118_950_fu_4538_p2, operation Mode is: A''*(B:0x3fcef).
DSP Report: register mul_ln1118_950_fu_4538_p2 is absorbed into DSP mul_ln1118_950_fu_4538_p2.
DSP Report: register mul_ln1118_950_fu_4538_p2 is absorbed into DSP mul_ln1118_950_fu_4538_p2.
DSP Report: operator mul_ln1118_950_fu_4538_p2 is absorbed into DSP mul_ln1118_950_fu_4538_p2.
DSP Report: Generating DSP mul_ln1118_940_fu_4510_p2, operation Mode is: A''*(B:0x3fc2f).
DSP Report: register mul_ln1118_940_fu_4510_p2 is absorbed into DSP mul_ln1118_940_fu_4510_p2.
DSP Report: register mul_ln1118_940_fu_4510_p2 is absorbed into DSP mul_ln1118_940_fu_4510_p2.
DSP Report: operator mul_ln1118_940_fu_4510_p2 is absorbed into DSP mul_ln1118_940_fu_4510_p2.
DSP Report: Generating DSP mul_ln1118_583_fu_5412_p2, operation Mode is: A''*(B:0x3fee4).
DSP Report: register mul_ln1118_583_fu_5412_p2 is absorbed into DSP mul_ln1118_583_fu_5412_p2.
DSP Report: register mul_ln1118_583_fu_5412_p2 is absorbed into DSP mul_ln1118_583_fu_5412_p2.
DSP Report: operator mul_ln1118_583_fu_5412_p2 is absorbed into DSP mul_ln1118_583_fu_5412_p2.
DSP Report: Generating DSP add_ln703_1384_fu_37649389_p2, operation Mode is: C+A''*(B:0x4a).
DSP Report: register data_67_V_read_int_reg_reg is absorbed into DSP add_ln703_1384_fu_37649389_p2.
DSP Report: register data_67_V_read_1_reg_37678355_reg is absorbed into DSP add_ln703_1384_fu_37649389_p2.
DSP Report: operator add_ln703_1384_fu_37649389_p2 is absorbed into DSP add_ln703_1384_fu_37649389_p2.
DSP Report: operator mul_ln1118_793_fu_5728_p2 is absorbed into DSP add_ln703_1384_fu_37649389_p2.
DSP Report: Generating DSP mul_ln1118_891_fu_4294_p2, operation Mode is: A''*(B:0x3fa44).
DSP Report: register mul_ln1118_891_fu_4294_p2 is absorbed into DSP mul_ln1118_891_fu_4294_p2.
DSP Report: register mul_ln1118_891_fu_4294_p2 is absorbed into DSP mul_ln1118_891_fu_4294_p2.
DSP Report: operator mul_ln1118_891_fu_4294_p2 is absorbed into DSP mul_ln1118_891_fu_4294_p2.
DSP Report: Generating DSP mul_ln1118_1392_fu_4032_p2, operation Mode is: A''*(B:0x3ffac).
DSP Report: register mul_ln1118_1392_fu_4032_p2 is absorbed into DSP mul_ln1118_1392_fu_4032_p2.
DSP Report: register mul_ln1118_1392_fu_4032_p2 is absorbed into DSP mul_ln1118_1392_fu_4032_p2.
DSP Report: operator mul_ln1118_1392_fu_4032_p2 is absorbed into DSP mul_ln1118_1392_fu_4032_p2.
DSP Report: Generating DSP add_ln703_1764_fu_37651813_p2, operation Mode is: C+A''*(B:0x62).
DSP Report: register data_68_V_read_int_reg_reg is absorbed into DSP add_ln703_1764_fu_37651813_p2.
DSP Report: register data_68_V_read_1_reg_37678345_reg is absorbed into DSP add_ln703_1764_fu_37651813_p2.
DSP Report: operator add_ln703_1764_fu_37651813_p2 is absorbed into DSP add_ln703_1764_fu_37651813_p2.
DSP Report: operator mul_ln1118_807_fu_4380_p2 is absorbed into DSP add_ln703_1764_fu_37651813_p2.
DSP Report: Generating DSP add_ln703_1312_fu_37648988_p2, operation Mode is: C+A''*(B:0x77).
DSP Report: register data_67_V_read_int_reg_reg is absorbed into DSP add_ln703_1312_fu_37648988_p2.
DSP Report: register data_67_V_read_1_reg_37678355_reg is absorbed into DSP add_ln703_1312_fu_37648988_p2.
DSP Report: operator add_ln703_1312_fu_37648988_p2 is absorbed into DSP add_ln703_1312_fu_37648988_p2.
DSP Report: operator mul_ln1118_801_fu_6993_p2 is absorbed into DSP add_ln703_1312_fu_37648988_p2.
DSP Report: Generating DSP add_ln703_1314_fu_37649004_p2, operation Mode is: C+A''*(B:0x5d).
DSP Report: register data_99_V_read_int_reg_reg is absorbed into DSP add_ln703_1314_fu_37649004_p2.
DSP Report: register data_99_V_read_1_reg_37677941_reg is absorbed into DSP add_ln703_1314_fu_37649004_p2.
DSP Report: operator add_ln703_1314_fu_37649004_p2 is absorbed into DSP add_ln703_1314_fu_37649004_p2.
DSP Report: operator mul_ln1118_1177_fu_7472_p2 is absorbed into DSP add_ln703_1314_fu_37649004_p2.
DSP Report: Generating DSP add_ln703_1315_reg_37680905_reg, operation Mode is: PCIN+A''*(B:0x52).
DSP Report: register data_80_V_read_int_reg_reg is absorbed into DSP add_ln703_1315_reg_37680905_reg.
DSP Report: register data_80_V_read_1_reg_37678181_reg is absorbed into DSP add_ln703_1315_reg_37680905_reg.
DSP Report: register add_ln703_1315_reg_37680905_reg is absorbed into DSP add_ln703_1315_reg_37680905_reg.
DSP Report: operator add_ln703_1315_fu_37649014_p2 is absorbed into DSP add_ln703_1315_reg_37680905_reg.
DSP Report: operator mul_ln1118_955_fu_7147_p2 is absorbed into DSP add_ln703_1315_reg_37680905_reg.
DSP Report: Generating DSP mul_ln1118_788_fu_6980_p2, operation Mode is: A''*(B:0x3ff3e).
DSP Report: register mul_ln1118_788_fu_6980_p2 is absorbed into DSP mul_ln1118_788_fu_6980_p2.
DSP Report: register mul_ln1118_788_fu_6980_p2 is absorbed into DSP mul_ln1118_788_fu_6980_p2.
DSP Report: operator mul_ln1118_788_fu_6980_p2 is absorbed into DSP mul_ln1118_788_fu_6980_p2.
DSP Report: Generating DSP mul_ln1118_813_fu_7005_p2, operation Mode is: A''*(B:0x3ff52).
DSP Report: register mul_ln1118_813_fu_7005_p2 is absorbed into DSP mul_ln1118_813_fu_7005_p2.
DSP Report: register mul_ln1118_813_fu_7005_p2 is absorbed into DSP mul_ln1118_813_fu_7005_p2.
DSP Report: operator mul_ln1118_813_fu_7005_p2 is absorbed into DSP mul_ln1118_813_fu_7005_p2.
DSP Report: Generating DSP mul_ln1118_847_fu_5266_p2, operation Mode is: A''*(B:0x3ff3e).
DSP Report: register mul_ln1118_847_fu_5266_p2 is absorbed into DSP mul_ln1118_847_fu_5266_p2.
DSP Report: register mul_ln1118_847_fu_5266_p2 is absorbed into DSP mul_ln1118_847_fu_5266_p2.
DSP Report: operator mul_ln1118_847_fu_5266_p2 is absorbed into DSP mul_ln1118_847_fu_5266_p2.
DSP Report: Generating DSP mul_ln1118_1129_fu_4218_p2, operation Mode is: A''*(B:0x3ff30).
DSP Report: register mul_ln1118_1129_fu_4218_p2 is absorbed into DSP mul_ln1118_1129_fu_4218_p2.
DSP Report: register mul_ln1118_1129_fu_4218_p2 is absorbed into DSP mul_ln1118_1129_fu_4218_p2.
DSP Report: operator mul_ln1118_1129_fu_4218_p2 is absorbed into DSP mul_ln1118_1129_fu_4218_p2.
DSP Report: Generating DSP mul_ln1118_1166_fu_7652_p2, operation Mode is: A''*(B:0x3ff58).
DSP Report: register mul_ln1118_1166_fu_7652_p2 is absorbed into DSP mul_ln1118_1166_fu_7652_p2.
DSP Report: register mul_ln1118_1166_fu_7652_p2 is absorbed into DSP mul_ln1118_1166_fu_7652_p2.
DSP Report: operator mul_ln1118_1166_fu_7652_p2 is absorbed into DSP mul_ln1118_1166_fu_7652_p2.
DSP Report: Generating DSP add_ln703_1301_fu_37648924_p2, operation Mode is: C+A''*(B:0xc7).
DSP Report: register data_70_V_read_int_reg_reg is absorbed into DSP add_ln703_1301_fu_37648924_p2.
DSP Report: register data_70_V_read_1_reg_37678318_reg is absorbed into DSP add_ln703_1301_fu_37648924_p2.
DSP Report: operator add_ln703_1301_fu_37648924_p2 is absorbed into DSP add_ln703_1301_fu_37648924_p2.
DSP Report: operator mul_ln1118_835_fu_7029_p2 is absorbed into DSP add_ln703_1301_fu_37648924_p2.
DSP Report: Generating DSP mul_ln1118_1158_fu_5159_p2, operation Mode is: A''*(B:0x3ff25).
DSP Report: register mul_ln1118_1158_fu_5159_p2 is absorbed into DSP mul_ln1118_1158_fu_5159_p2.
DSP Report: register mul_ln1118_1158_fu_5159_p2 is absorbed into DSP mul_ln1118_1158_fu_5159_p2.
DSP Report: operator mul_ln1118_1158_fu_5159_p2 is absorbed into DSP mul_ln1118_1158_fu_5159_p2.
DSP Report: Generating DSP mul_ln1118_806_fu_5741_p2, operation Mode is: A''*(B:0x3ff3e).
DSP Report: register mul_ln1118_806_fu_5741_p2 is absorbed into DSP mul_ln1118_806_fu_5741_p2.
DSP Report: register mul_ln1118_806_fu_5741_p2 is absorbed into DSP mul_ln1118_806_fu_5741_p2.
DSP Report: operator mul_ln1118_806_fu_5741_p2 is absorbed into DSP mul_ln1118_806_fu_5741_p2.
DSP Report: Generating DSP mul_ln1118_781_fu_4672_p2, operation Mode is: A''*(B:0x3ff73).
DSP Report: register mul_ln1118_781_fu_4672_p2 is absorbed into DSP mul_ln1118_781_fu_4672_p2.
DSP Report: register mul_ln1118_781_fu_4672_p2 is absorbed into DSP mul_ln1118_781_fu_4672_p2.
DSP Report: operator mul_ln1118_781_fu_4672_p2 is absorbed into DSP mul_ln1118_781_fu_4672_p2.
DSP Report: Generating DSP mul_ln1118_753_fu_3808_p2, operation Mode is: A''*(B:0x12b).
DSP Report: register data_64_V_read_int_reg_reg is absorbed into DSP mul_ln1118_753_fu_3808_p2.
DSP Report: register data_64_V_read_1_reg_37678390_reg is absorbed into DSP mul_ln1118_753_fu_3808_p2.
DSP Report: operator mul_ln1118_753_fu_3808_p2 is absorbed into DSP mul_ln1118_753_fu_3808_p2.
DSP Report: Generating DSP add_ln703_1362_fu_37649265_p2, operation Mode is: PCIN+A''*(B:0x137).
DSP Report: register data_76_V_read_int_reg_reg is absorbed into DSP add_ln703_1362_fu_37649265_p2.
DSP Report: register data_76_V_read_1_reg_37678238_reg is absorbed into DSP add_ln703_1362_fu_37649265_p2.
DSP Report: operator add_ln703_1362_fu_37649265_p2 is absorbed into DSP add_ln703_1362_fu_37649265_p2.
DSP Report: operator mul_ln1118_902_fu_3832_p2 is absorbed into DSP add_ln703_1362_fu_37649265_p2.
DSP Report: Generating DSP add_ln703_1362_fu_37649265_p2, operation Mode is: PCIN+A''*(B:0x16b).
DSP Report: register data_85_V_read_int_reg_reg is absorbed into DSP add_ln703_1362_fu_37649265_p2.
DSP Report: register data_85_V_read_1_reg_37678119_reg is absorbed into DSP add_ln703_1362_fu_37649265_p2.
DSP Report: operator add_ln703_1362_fu_37649265_p2 is absorbed into DSP add_ln703_1362_fu_37649265_p2.
DSP Report: operator mul_ln1118_1001_fu_5332_p2 is absorbed into DSP add_ln703_1362_fu_37649265_p2.
DSP Report: Generating DSP mul_ln1118_1122_fu_7517_p2, operation Mode is: A''*(B:0x3feda).
DSP Report: register mul_ln1118_1122_fu_7517_p2 is absorbed into DSP mul_ln1118_1122_fu_7517_p2.
DSP Report: register mul_ln1118_1122_fu_7517_p2 is absorbed into DSP mul_ln1118_1122_fu_7517_p2.
DSP Report: operator mul_ln1118_1122_fu_7517_p2 is absorbed into DSP mul_ln1118_1122_fu_7517_p2.
DSP Report: Generating DSP mul_ln1118_783_fu_4502_p2, operation Mode is: A''*(B:0x3ff9a).
DSP Report: register mul_ln1118_783_fu_4502_p2 is absorbed into DSP mul_ln1118_783_fu_4502_p2.
DSP Report: register mul_ln1118_783_fu_4502_p2 is absorbed into DSP mul_ln1118_783_fu_4502_p2.
DSP Report: operator mul_ln1118_783_fu_4502_p2 is absorbed into DSP mul_ln1118_783_fu_4502_p2.
DSP Report: Generating DSP mul_ln1118_1732_fu_4251_p2, operation Mode is: A''*(B:0x3ffa7).
DSP Report: register mul_ln1118_1732_fu_4251_p2 is absorbed into DSP mul_ln1118_1732_fu_4251_p2.
DSP Report: register mul_ln1118_1732_fu_4251_p2 is absorbed into DSP mul_ln1118_1732_fu_4251_p2.
DSP Report: operator mul_ln1118_1732_fu_4251_p2 is absorbed into DSP mul_ln1118_1732_fu_4251_p2.
DSP Report: Generating DSP mul_ln1118_790_fu_6982_p2, operation Mode is: A''*(B:0x5d).
DSP Report: register data_66_V_read_int_reg_reg is absorbed into DSP mul_ln1118_790_fu_6982_p2.
DSP Report: register data_66_V_read_1_reg_37678365_reg is absorbed into DSP mul_ln1118_790_fu_6982_p2.
DSP Report: operator mul_ln1118_790_fu_6982_p2 is absorbed into DSP mul_ln1118_790_fu_6982_p2.
DSP Report: Generating DSP add_ln703_1200_fu_37648352_p2, operation Mode is: PCIN+A''*(B:0x71).
DSP Report: register data_79_V_read_int_reg_reg is absorbed into DSP add_ln703_1200_fu_37648352_p2.
DSP Report: register data_79_V_read_1_reg_37678195_reg is absorbed into DSP add_ln703_1200_fu_37648352_p2.
DSP Report: operator add_ln703_1200_fu_37648352_p2 is absorbed into DSP add_ln703_1200_fu_37648352_p2.
DSP Report: operator mul_ln1118_946_fu_4631_p2 is absorbed into DSP add_ln703_1200_fu_37648352_p2.
DSP Report: Generating DSP add_ln703_1200_fu_37648352_p2, operation Mode is: PCIN+A''*(B:0x75).
DSP Report: register data_87_V_read_int_reg_reg is absorbed into DSP add_ln703_1200_fu_37648352_p2.
DSP Report: register data_87_V_read_1_reg_37678093_reg is absorbed into DSP add_ln703_1200_fu_37648352_p2.
DSP Report: operator add_ln703_1200_fu_37648352_p2 is absorbed into DSP add_ln703_1200_fu_37648352_p2.
DSP Report: operator mul_ln1118_1037_fu_5516_p2 is absorbed into DSP add_ln703_1200_fu_37648352_p2.
DSP Report: Generating DSP add_ln703_1200_reg_37680760_reg, operation Mode is: PCIN+A''*(B:0x4c).
DSP Report: register data_77_V_read_int_reg_reg is absorbed into DSP add_ln703_1200_reg_37680760_reg.
DSP Report: register data_77_V_read_1_reg_37678224_reg is absorbed into DSP add_ln703_1200_reg_37680760_reg.
DSP Report: register add_ln703_1200_reg_37680760_reg is absorbed into DSP add_ln703_1200_reg_37680760_reg.
DSP Report: operator add_ln703_1200_fu_37648352_p2 is absorbed into DSP add_ln703_1200_reg_37680760_reg.
DSP Report: operator mul_ln1118_923_fu_7506_p2 is absorbed into DSP add_ln703_1200_reg_37680760_reg.
DSP Report: Generating DSP mul_ln1118_1025_fu_6534_p2, operation Mode is: A''*(B:0x3ff25).
DSP Report: register mul_ln1118_1025_fu_6534_p2 is absorbed into DSP mul_ln1118_1025_fu_6534_p2.
DSP Report: register mul_ln1118_1025_fu_6534_p2 is absorbed into DSP mul_ln1118_1025_fu_6534_p2.
DSP Report: operator mul_ln1118_1025_fu_6534_p2 is absorbed into DSP mul_ln1118_1025_fu_6534_p2.
DSP Report: Generating DSP mul_ln1118_849_fu_5539_p2, operation Mode is: A''*(B:0xbe).
DSP Report: register data_71_V_read_int_reg_reg is absorbed into DSP mul_ln1118_849_fu_5539_p2.
DSP Report: register data_71_V_read_1_reg_37678306_reg is absorbed into DSP mul_ln1118_849_fu_5539_p2.
DSP Report: operator mul_ln1118_849_fu_5539_p2 is absorbed into DSP mul_ln1118_849_fu_5539_p2.
DSP Report: Generating DSP add_ln703_1192_fu_37648280_p2, operation Mode is: PCIN+A''*(B:0xc3).
DSP Report: register data_80_V_read_int_reg_reg is absorbed into DSP add_ln703_1192_fu_37648280_p2.
DSP Report: register data_80_V_read_1_reg_37678181_reg is absorbed into DSP add_ln703_1192_fu_37648280_p2.
DSP Report: operator add_ln703_1192_fu_37648280_p2 is absorbed into DSP add_ln703_1192_fu_37648280_p2.
DSP Report: operator mul_ln1118_956_fu_7148_p2 is absorbed into DSP add_ln703_1192_fu_37648280_p2.
DSP Report: Generating DSP mul_ln1118_791_fu_4364_p2, operation Mode is: A''*(B:0x3ffa4).
DSP Report: register mul_ln1118_791_fu_4364_p2 is absorbed into DSP mul_ln1118_791_fu_4364_p2.
DSP Report: register mul_ln1118_791_fu_4364_p2 is absorbed into DSP mul_ln1118_791_fu_4364_p2.
DSP Report: operator mul_ln1118_791_fu_4364_p2 is absorbed into DSP mul_ln1118_791_fu_4364_p2.
DSP Report: Generating DSP mul_ln1118_752_fu_4430_p2, operation Mode is: A''*(B:0x3ffa2).
DSP Report: register mul_ln1118_752_fu_4430_p2 is absorbed into DSP mul_ln1118_752_fu_4430_p2.
DSP Report: register mul_ln1118_752_fu_4430_p2 is absorbed into DSP mul_ln1118_752_fu_4430_p2.
DSP Report: operator mul_ln1118_752_fu_4430_p2 is absorbed into DSP mul_ln1118_752_fu_4430_p2.
DSP Report: Generating DSP mul_ln1118_785_fu_7092_p2, operation Mode is: A''*(B:0x3ffc6).
DSP Report: register mul_ln1118_785_fu_7092_p2 is absorbed into DSP mul_ln1118_785_fu_7092_p2.
DSP Report: register mul_ln1118_785_fu_7092_p2 is absorbed into DSP mul_ln1118_785_fu_7092_p2.
DSP Report: operator mul_ln1118_785_fu_7092_p2 is absorbed into DSP mul_ln1118_785_fu_7092_p2.
DSP Report: Generating DSP mul_ln1118_747_fu_4319_p2, operation Mode is: A''*(B:0x3ffcf).
DSP Report: register mul_ln1118_747_fu_4319_p2 is absorbed into DSP mul_ln1118_747_fu_4319_p2.
DSP Report: register mul_ln1118_747_fu_4319_p2 is absorbed into DSP mul_ln1118_747_fu_4319_p2.
DSP Report: operator mul_ln1118_747_fu_4319_p2 is absorbed into DSP mul_ln1118_747_fu_4319_p2.
DSP Report: Generating DSP mul_ln1118_845_fu_7042_p2, operation Mode is: A''*(B:0x3ff57).
DSP Report: register mul_ln1118_845_fu_7042_p2 is absorbed into DSP mul_ln1118_845_fu_7042_p2.
DSP Report: register mul_ln1118_845_fu_7042_p2 is absorbed into DSP mul_ln1118_845_fu_7042_p2.
DSP Report: operator mul_ln1118_845_fu_7042_p2 is absorbed into DSP mul_ln1118_845_fu_7042_p2.
DSP Report: Generating DSP mul_ln1118_810_fu_7002_p2, operation Mode is: A''*(B:0x3ff64).
DSP Report: register mul_ln1118_810_fu_7002_p2 is absorbed into DSP mul_ln1118_810_fu_7002_p2.
DSP Report: register mul_ln1118_810_fu_7002_p2 is absorbed into DSP mul_ln1118_810_fu_7002_p2.
DSP Report: operator mul_ln1118_810_fu_7002_p2 is absorbed into DSP mul_ln1118_810_fu_7002_p2.
DSP Report: Generating DSP mul_ln1118_907_fu_5091_p2, operation Mode is: A''*(B:0x3ff0d).
DSP Report: register mul_ln1118_907_fu_5091_p2 is absorbed into DSP mul_ln1118_907_fu_5091_p2.
DSP Report: register mul_ln1118_907_fu_5091_p2 is absorbed into DSP mul_ln1118_907_fu_5091_p2.
DSP Report: operator mul_ln1118_907_fu_5091_p2 is absorbed into DSP mul_ln1118_907_fu_5091_p2.
DSP Report: Generating DSP mul_ln1118_1020_fu_4260_p2, operation Mode is: A''*(B:0x3ff0b).
DSP Report: register mul_ln1118_1020_fu_4260_p2 is absorbed into DSP mul_ln1118_1020_fu_4260_p2.
DSP Report: register mul_ln1118_1020_fu_4260_p2 is absorbed into DSP mul_ln1118_1020_fu_4260_p2.
DSP Report: operator mul_ln1118_1020_fu_4260_p2 is absorbed into DSP mul_ln1118_1020_fu_4260_p2.
DSP Report: Generating DSP mul_ln1118_983_fu_6270_p2, operation Mode is: A''*(B:0x3ff72).
DSP Report: register mul_ln1118_983_fu_6270_p2 is absorbed into DSP mul_ln1118_983_fu_6270_p2.
DSP Report: register mul_ln1118_983_fu_6270_p2 is absorbed into DSP mul_ln1118_983_fu_6270_p2.
DSP Report: operator mul_ln1118_983_fu_6270_p2 is absorbed into DSP mul_ln1118_983_fu_6270_p2.
DSP Report: Generating DSP mul_ln1118_1945_fu_4569_p2, operation Mode is: A''*(B:0x3ff62).
DSP Report: register mul_ln1118_1945_fu_4569_p2 is absorbed into DSP mul_ln1118_1945_fu_4569_p2.
DSP Report: register mul_ln1118_1945_fu_4569_p2 is absorbed into DSP mul_ln1118_1945_fu_4569_p2.
DSP Report: operator mul_ln1118_1945_fu_4569_p2 is absorbed into DSP mul_ln1118_1945_fu_4569_p2.
DSP Report: Generating DSP mul_ln1118_1919_fu_7022_p2, operation Mode is: A''*(B:0x3ff03).
DSP Report: register mul_ln1118_1919_fu_7022_p2 is absorbed into DSP mul_ln1118_1919_fu_7022_p2.
DSP Report: register mul_ln1118_1919_fu_7022_p2 is absorbed into DSP mul_ln1118_1919_fu_7022_p2.
DSP Report: operator mul_ln1118_1919_fu_7022_p2 is absorbed into DSP mul_ln1118_1919_fu_7022_p2.
DSP Report: Generating DSP mul_ln1118_1882_fu_7466_p2, operation Mode is: A''*(B:0x3ff3d).
DSP Report: register mul_ln1118_1882_fu_7466_p2 is absorbed into DSP mul_ln1118_1882_fu_7466_p2.
DSP Report: register mul_ln1118_1882_fu_7466_p2 is absorbed into DSP mul_ln1118_1882_fu_7466_p2.
DSP Report: operator mul_ln1118_1882_fu_7466_p2 is absorbed into DSP mul_ln1118_1882_fu_7466_p2.
DSP Report: Generating DSP mul_ln1118_2830_fu_5236_p2, operation Mode is: A''*(B:0x3fe4f).
DSP Report: register mul_ln1118_2830_fu_5236_p2 is absorbed into DSP mul_ln1118_2830_fu_5236_p2.
DSP Report: register mul_ln1118_2830_fu_5236_p2 is absorbed into DSP mul_ln1118_2830_fu_5236_p2.
DSP Report: operator mul_ln1118_2830_fu_5236_p2 is absorbed into DSP mul_ln1118_2830_fu_5236_p2.
DSP Report: Generating DSP mul_ln1118_2240_fu_7631_p2, operation Mode is: A''*(B:0x5e).
DSP Report: register data_187_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2240_fu_7631_p2.
DSP Report: register data_187_V_read_1_reg_37676777_reg is absorbed into DSP mul_ln1118_2240_fu_7631_p2.
DSP Report: operator mul_ln1118_2240_fu_7631_p2 is absorbed into DSP mul_ln1118_2240_fu_7631_p2.
DSP Report: Generating DSP add_ln703_2946_fu_37659110_p2, operation Mode is: PCIN+A''*(B:0x6d).
DSP Report: register data_183_V_read_int_reg_reg is absorbed into DSP add_ln703_2946_fu_37659110_p2.
DSP Report: register data_183_V_read_1_reg_37676828_reg is absorbed into DSP add_ln703_2946_fu_37659110_p2.
DSP Report: operator add_ln703_2946_fu_37659110_p2 is absorbed into DSP add_ln703_2946_fu_37659110_p2.
DSP Report: operator mul_ln1118_2192_fu_4925_p2 is absorbed into DSP add_ln703_2946_fu_37659110_p2.
DSP Report: Generating DSP mul_ln1118_2261_fu_4303_p2, operation Mode is: A''*(B:0x4e).
DSP Report: register data_189_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2261_fu_4303_p2.
DSP Report: register data_189_V_read_1_reg_37676749_reg is absorbed into DSP mul_ln1118_2261_fu_4303_p2.
DSP Report: operator mul_ln1118_2261_fu_4303_p2 is absorbed into DSP mul_ln1118_2261_fu_4303_p2.
DSP Report: Generating DSP add_ln703_2945_fu_37659100_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_2945_fu_37659100_p2 is absorbed into DSP add_ln703_2945_fu_37659100_p2.
DSP Report: register add_ln703_2945_fu_37659100_p2 is absorbed into DSP add_ln703_2945_fu_37659100_p2.
DSP Report: register add_ln703_2945_fu_37659100_p2 is absorbed into DSP add_ln703_2945_fu_37659100_p2.
DSP Report: register add_ln703_2945_fu_37659100_p2 is absorbed into DSP add_ln703_2945_fu_37659100_p2.
DSP Report: register add_ln703_2945_fu_37659100_p2 is absorbed into DSP add_ln703_2945_fu_37659100_p2.
DSP Report: operator add_ln703_2945_fu_37659100_p2 is absorbed into DSP add_ln703_2945_fu_37659100_p2.
DSP Report: Generating DSP mul_ln1118_1866_fu_4494_p2, operation Mode is: A''*(B:0x3ffc6).
DSP Report: register mul_ln1118_1866_fu_4494_p2 is absorbed into DSP mul_ln1118_1866_fu_4494_p2.
DSP Report: register mul_ln1118_1866_fu_4494_p2 is absorbed into DSP mul_ln1118_1866_fu_4494_p2.
DSP Report: operator mul_ln1118_1866_fu_4494_p2 is absorbed into DSP mul_ln1118_1866_fu_4494_p2.
DSP Report: Generating DSP mul_ln1118_2203_fu_4940_p2, operation Mode is: A''*(B:0x3fe22).
DSP Report: register mul_ln1118_2203_fu_4940_p2 is absorbed into DSP mul_ln1118_2203_fu_4940_p2.
DSP Report: register mul_ln1118_2203_fu_4940_p2 is absorbed into DSP mul_ln1118_2203_fu_4940_p2.
DSP Report: operator mul_ln1118_2203_fu_4940_p2 is absorbed into DSP mul_ln1118_2203_fu_4940_p2.
DSP Report: Generating DSP mul_ln1118_2404_fu_4696_p2, operation Mode is: A''*(B:0x3fec5).
DSP Report: register mul_ln1118_2404_fu_4696_p2 is absorbed into DSP mul_ln1118_2404_fu_4696_p2.
DSP Report: register mul_ln1118_2404_fu_4696_p2 is absorbed into DSP mul_ln1118_2404_fu_4696_p2.
DSP Report: operator mul_ln1118_2404_fu_4696_p2 is absorbed into DSP mul_ln1118_2404_fu_4696_p2.
DSP Report: Generating DSP mul_ln1118_1674_fu_5732_p2, operation Mode is: A''*(B:0x17).
DSP Report: register data_141_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1674_fu_5732_p2.
DSP Report: register data_141_V_read_1_reg_37677380_reg is absorbed into DSP mul_ln1118_1674_fu_5732_p2.
DSP Report: operator mul_ln1118_1674_fu_5732_p2 is absorbed into DSP mul_ln1118_1674_fu_5732_p2.
DSP Report: Generating DSP add_ln703_2978_fu_37659320_p2, operation Mode is: PCIN+(A:0x0):B''+C'.
DSP Report: register add_ln703_2978_fu_37659320_p2 is absorbed into DSP add_ln703_2978_fu_37659320_p2.
DSP Report: register add_ln703_2978_fu_37659320_p2 is absorbed into DSP add_ln703_2978_fu_37659320_p2.
DSP Report: register add_ln703_2978_fu_37659320_p2 is absorbed into DSP add_ln703_2978_fu_37659320_p2.
DSP Report: operator add_ln703_2978_fu_37659320_p2 is absorbed into DSP add_ln703_2978_fu_37659320_p2.
DSP Report: Generating DSP mul_ln1118_1858_fu_7106_p2, operation Mode is: A''*(B:0x1b).
DSP Report: register data_156_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1858_fu_7106_p2.
DSP Report: register data_156_V_read_1_reg_37677172_reg is absorbed into DSP mul_ln1118_1858_fu_7106_p2.
DSP Report: operator mul_ln1118_1858_fu_7106_p2 is absorbed into DSP mul_ln1118_1858_fu_7106_p2.
DSP Report: Generating DSP add_ln703_2980_fu_37659340_p2, operation Mode is: PCIN+A''*(B:0x17).
DSP Report: register data_186_V_read_int_reg_reg is absorbed into DSP add_ln703_2980_fu_37659340_p2.
DSP Report: register data_186_V_read_1_reg_37676790_reg is absorbed into DSP add_ln703_2980_fu_37659340_p2.
DSP Report: operator add_ln703_2980_fu_37659340_p2 is absorbed into DSP add_ln703_2980_fu_37659340_p2.
DSP Report: operator mul_ln1118_2228_fu_7589_p2 is absorbed into DSP add_ln703_2980_fu_37659340_p2.
DSP Report: Generating DSP mul_ln1118_1880_fu_5469_p2, operation Mode is: A''*(B:0x57).
DSP Report: register data_158_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1880_fu_5469_p2.
DSP Report: register data_158_V_read_1_reg_37677148_reg is absorbed into DSP mul_ln1118_1880_fu_5469_p2.
DSP Report: operator mul_ln1118_1880_fu_5469_p2 is absorbed into DSP mul_ln1118_1880_fu_5469_p2.
DSP Report: Generating DSP add_ln703_2542_fu_37656517_p2, operation Mode is: PCIN+A''*(B:0x58).
DSP Report: register data_159_V_read_int_reg_reg is absorbed into DSP add_ln703_2542_fu_37656517_p2.
DSP Report: register data_159_V_read_1_reg_37677131_reg is absorbed into DSP add_ln703_2542_fu_37656517_p2.
DSP Report: operator add_ln703_2542_fu_37656517_p2 is absorbed into DSP add_ln703_2542_fu_37656517_p2.
DSP Report: operator mul_ln1118_1894_fu_6436_p2 is absorbed into DSP add_ln703_2542_fu_37656517_p2.
DSP Report: Generating DSP add_ln703_2542_reg_37682285_reg, operation Mode is: PCIN+A''*(B:0x62).
DSP Report: register data_178_V_read_int_reg_reg is absorbed into DSP add_ln703_2542_reg_37682285_reg.
DSP Report: register data_178_V_read_1_reg_37676900_reg is absorbed into DSP add_ln703_2542_reg_37682285_reg.
DSP Report: register add_ln703_2542_reg_37682285_reg is absorbed into DSP add_ln703_2542_reg_37682285_reg.
DSP Report: operator add_ln703_2542_fu_37656517_p2 is absorbed into DSP add_ln703_2542_reg_37682285_reg.
DSP Report: operator mul_ln1118_2124_fu_5234_p2 is absorbed into DSP add_ln703_2542_reg_37682285_reg.
DSP Report: Generating DSP mul_ln1118_1946_fu_4570_p2, operation Mode is: A''*(B:0xd4).
DSP Report: register data_163_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1946_fu_4570_p2.
DSP Report: register data_163_V_read_1_reg_37677081_reg is absorbed into DSP mul_ln1118_1946_fu_4570_p2.
DSP Report: operator mul_ln1118_1946_fu_4570_p2 is absorbed into DSP mul_ln1118_1946_fu_4570_p2.
DSP Report: Generating DSP add_ln703_2898_fu_37658762_p2, operation Mode is: PCIN+A''*(B:0xcd).
DSP Report: register data_160_V_read_int_reg_reg is absorbed into DSP add_ln703_2898_fu_37658762_p2.
DSP Report: register data_160_V_read_1_reg_37677119_reg is absorbed into DSP add_ln703_2898_fu_37658762_p2.
DSP Report: operator add_ln703_2898_fu_37658762_p2 is absorbed into DSP add_ln703_2898_fu_37658762_p2.
DSP Report: operator mul_ln1118_1909_fu_4627_p2 is absorbed into DSP add_ln703_2898_fu_37658762_p2.
DSP Report: Generating DSP mul_ln1118_2269_fu_5240_p2, operation Mode is: A''*(B:0x3ff21).
DSP Report: register mul_ln1118_2269_fu_5240_p2 is absorbed into DSP mul_ln1118_2269_fu_5240_p2.
DSP Report: register mul_ln1118_2269_fu_5240_p2 is absorbed into DSP mul_ln1118_2269_fu_5240_p2.
DSP Report: operator mul_ln1118_2269_fu_5240_p2 is absorbed into DSP mul_ln1118_2269_fu_5240_p2.
DSP Report: Generating DSP mul_ln1118_2200_fu_7561_p2, operation Mode is: A''*(B:0x3ff4f).
DSP Report: register mul_ln1118_2200_fu_7561_p2 is absorbed into DSP mul_ln1118_2200_fu_7561_p2.
DSP Report: register mul_ln1118_2200_fu_7561_p2 is absorbed into DSP mul_ln1118_2200_fu_7561_p2.
DSP Report: operator mul_ln1118_2200_fu_7561_p2 is absorbed into DSP mul_ln1118_2200_fu_7561_p2.
DSP Report: Generating DSP mul_ln1118_2099_fu_6088_p2, operation Mode is: A''*(B:0xe9).
DSP Report: register data_175_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2099_fu_6088_p2.
DSP Report: register data_175_V_read_1_reg_37676940_reg is absorbed into DSP mul_ln1118_2099_fu_6088_p2.
DSP Report: operator mul_ln1118_2099_fu_6088_p2 is absorbed into DSP mul_ln1118_2099_fu_6088_p2.
DSP Report: Generating DSP mul_ln1118_1950_fu_7195_p2, operation Mode is: A''*(B:0x52).
DSP Report: register data_163_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1950_fu_7195_p2.
DSP Report: register data_163_V_read_1_reg_37677081_reg is absorbed into DSP mul_ln1118_1950_fu_7195_p2.
DSP Report: operator mul_ln1118_1950_fu_7195_p2 is absorbed into DSP mul_ln1118_1950_fu_7195_p2.
DSP Report: Generating DSP add_ln703_3534_fu_37662908_p2, operation Mode is: PCIN+A''*(B:0x79).
DSP Report: register data_171_V_read_int_reg_reg is absorbed into DSP add_ln703_3534_fu_37662908_p2.
DSP Report: register data_171_V_read_1_reg_37676980_reg is absorbed into DSP add_ln703_3534_fu_37662908_p2.
DSP Report: operator add_ln703_3534_fu_37662908_p2 is absorbed into DSP add_ln703_3534_fu_37662908_p2.
DSP Report: operator mul_ln1118_2039_fu_7330_p2 is absorbed into DSP add_ln703_3534_fu_37662908_p2.
DSP Report: Generating DSP add_ln703_3534_fu_37662908_p2, operation Mode is: PCIN+A''*(B:0x52).
DSP Report: register data_190_V_read_int_reg_reg is absorbed into DSP add_ln703_3534_fu_37662908_p2.
DSP Report: register data_190_V_read_1_reg_37676741_reg is absorbed into DSP add_ln703_3534_fu_37662908_p2.
DSP Report: operator add_ln703_3534_fu_37662908_p2 is absorbed into DSP add_ln703_3534_fu_37662908_p2.
DSP Report: operator mul_ln1118_2280_fu_4451_p2 is absorbed into DSP add_ln703_3534_fu_37662908_p2.
DSP Report: Generating DSP add_ln703_3534_reg_37683305_reg, operation Mode is: PCIN+A''*(B:0x4a).
DSP Report: register data_170_V_read_int_reg_reg is absorbed into DSP add_ln703_3534_reg_37683305_reg.
DSP Report: register data_170_V_read_1_reg_37676994_reg is absorbed into DSP add_ln703_3534_reg_37683305_reg.
DSP Report: register add_ln703_3534_reg_37683305_reg is absorbed into DSP add_ln703_3534_reg_37683305_reg.
DSP Report: operator add_ln703_3534_fu_37662908_p2 is absorbed into DSP add_ln703_3534_reg_37683305_reg.
DSP Report: operator mul_ln1118_2025_fu_5276_p2 is absorbed into DSP add_ln703_3534_reg_37683305_reg.
DSP Report: Generating DSP mul_ln1118_2194_fu_4927_p2, operation Mode is: A''*(B:0x3ff68).
DSP Report: register mul_ln1118_2194_fu_4927_p2 is absorbed into DSP mul_ln1118_2194_fu_4927_p2.
DSP Report: register mul_ln1118_2194_fu_4927_p2 is absorbed into DSP mul_ln1118_2194_fu_4927_p2.
DSP Report: operator mul_ln1118_2194_fu_4927_p2 is absorbed into DSP mul_ln1118_2194_fu_4927_p2.
DSP Report: Generating DSP mul_ln1118_2183_fu_4916_p2, operation Mode is: A''*(B:0x3ff1b).
DSP Report: register mul_ln1118_2183_fu_4916_p2 is absorbed into DSP mul_ln1118_2183_fu_4916_p2.
DSP Report: register mul_ln1118_2183_fu_4916_p2 is absorbed into DSP mul_ln1118_2183_fu_4916_p2.
DSP Report: operator mul_ln1118_2183_fu_4916_p2 is absorbed into DSP mul_ln1118_2183_fu_4916_p2.
DSP Report: Generating DSP mul_ln1118_2577_fu_6546_p2, operation Mode is: A''*(B:0x3fe35).
DSP Report: register mul_ln1118_2577_fu_6546_p2 is absorbed into DSP mul_ln1118_2577_fu_6546_p2.
DSP Report: register mul_ln1118_2577_fu_6546_p2 is absorbed into DSP mul_ln1118_2577_fu_6546_p2.
DSP Report: operator mul_ln1118_2577_fu_6546_p2 is absorbed into DSP mul_ln1118_2577_fu_6546_p2.
DSP Report: Generating DSP mul_ln1118_2660_fu_6109_p2, operation Mode is: A''*(B:0x3fe67).
DSP Report: register mul_ln1118_2660_fu_6109_p2 is absorbed into DSP mul_ln1118_2660_fu_6109_p2.
DSP Report: register mul_ln1118_2660_fu_6109_p2 is absorbed into DSP mul_ln1118_2660_fu_6109_p2.
DSP Report: operator mul_ln1118_2660_fu_6109_p2 is absorbed into DSP mul_ln1118_2660_fu_6109_p2.
DSP Report: Generating DSP mul_ln1118_2406_fu_4699_p2, operation Mode is: A''*(B:0x3ffcc).
DSP Report: register mul_ln1118_2406_fu_4699_p2 is absorbed into DSP mul_ln1118_2406_fu_4699_p2.
DSP Report: register mul_ln1118_2406_fu_4699_p2 is absorbed into DSP mul_ln1118_2406_fu_4699_p2.
DSP Report: operator mul_ln1118_2406_fu_4699_p2 is absorbed into DSP mul_ln1118_2406_fu_4699_p2.
DSP Report: Generating DSP add_ln703_3269_fu_37661200_p2, operation Mode is: C+A''*(B:0x5a).
DSP Report: register data_229_V_read_int_reg_reg is absorbed into DSP add_ln703_3269_fu_37661200_p2.
DSP Report: register data_229_V_read_1_reg_37676222_reg is absorbed into DSP add_ln703_3269_fu_37661200_p2.
DSP Report: operator add_ln703_3269_fu_37661200_p2 is absorbed into DSP add_ln703_3269_fu_37661200_p2.
DSP Report: operator mul_ln1118_2737_fu_4619_p2 is absorbed into DSP add_ln703_3269_fu_37661200_p2.
DSP Report: Generating DSP mul_ln1118_2751_fu_5520_p2, operation Mode is: A''*(B:0x62).
DSP Report: register data_230_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2751_fu_5520_p2.
DSP Report: register data_230_V_read_1_reg_37676209_reg is absorbed into DSP mul_ln1118_2751_fu_5520_p2.
DSP Report: operator mul_ln1118_2751_fu_5520_p2 is absorbed into DSP mul_ln1118_2751_fu_5520_p2.
DSP Report: Generating DSP add_ln703_3613_fu_37663364_p2, operation Mode is: PCIN+A''*(B:0x5d).
DSP Report: register data_231_V_read_int_reg_reg is absorbed into DSP add_ln703_3613_fu_37663364_p2.
DSP Report: register data_231_V_read_1_reg_37676197_reg is absorbed into DSP add_ln703_3613_fu_37663364_p2.
DSP Report: operator add_ln703_3613_fu_37663364_p2 is absorbed into DSP add_ln703_3613_fu_37663364_p2.
DSP Report: operator mul_ln1118_2765_fu_6761_p2 is absorbed into DSP add_ln703_3613_fu_37663364_p2.
DSP Report: Generating DSP mul_ln1118_2033_fu_5672_p2, operation Mode is: A''*(B:0x3ffea).
DSP Report: register mul_ln1118_2033_fu_5672_p2 is absorbed into DSP mul_ln1118_2033_fu_5672_p2.
DSP Report: register mul_ln1118_2033_fu_5672_p2 is absorbed into DSP mul_ln1118_2033_fu_5672_p2.
DSP Report: operator mul_ln1118_2033_fu_5672_p2 is absorbed into DSP mul_ln1118_2033_fu_5672_p2.
DSP Report: Generating DSP mul_ln1118_1782_fu_7557_p2, operation Mode is: A''*(B:0x2d).
DSP Report: register data_149_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1782_fu_7557_p2.
DSP Report: register data_149_V_read_1_reg_37677277_reg is absorbed into DSP mul_ln1118_1782_fu_7557_p2.
DSP Report: operator mul_ln1118_1782_fu_7557_p2 is absorbed into DSP mul_ln1118_1782_fu_7557_p2.
DSP Report: Generating DSP add_ln703_3548_fu_37662988_p2, operation Mode is: PCIN+A''*(B:0x32).
DSP Report: register data_138_V_read_int_reg_reg is absorbed into DSP add_ln703_3548_fu_37662988_p2.
DSP Report: register data_138_V_read_1_reg_37677420_reg is absorbed into DSP add_ln703_3548_fu_37662988_p2.
DSP Report: operator add_ln703_3548_fu_37662988_p2 is absorbed into DSP add_ln703_3548_fu_37662988_p2.
DSP Report: operator mul_ln1118_1645_fu_4413_p2 is absorbed into DSP add_ln703_3548_fu_37662988_p2.
DSP Report: Generating DSP mul_ln1118_2837_fu_4305_p2, operation Mode is: A''*(B:0x3fe82).
DSP Report: register mul_ln1118_2837_fu_4305_p2 is absorbed into DSP mul_ln1118_2837_fu_4305_p2.
DSP Report: register mul_ln1118_2837_fu_4305_p2 is absorbed into DSP mul_ln1118_2837_fu_4305_p2.
DSP Report: operator mul_ln1118_2837_fu_4305_p2 is absorbed into DSP mul_ln1118_2837_fu_4305_p2.
DSP Report: Generating DSP mul_ln1118_2319_fu_6323_p2, operation Mode is: A''*(B:0x162).
DSP Report: register data_193_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2319_fu_6323_p2.
DSP Report: register data_193_V_read_1_reg_37676702_reg is absorbed into DSP mul_ln1118_2319_fu_6323_p2.
DSP Report: operator mul_ln1118_2319_fu_6323_p2 is absorbed into DSP mul_ln1118_2319_fu_6323_p2.
DSP Report: Generating DSP add_ln703_3576_fu_37663122_p2, operation Mode is: PCIN+A''*(B:0x137).
DSP Report: register data_190_V_read_int_reg_reg is absorbed into DSP add_ln703_3576_fu_37663122_p2.
DSP Report: register data_190_V_read_1_reg_37676741_reg is absorbed into DSP add_ln703_3576_fu_37663122_p2.
DSP Report: operator add_ln703_3576_fu_37663122_p2 is absorbed into DSP add_ln703_3576_fu_37663122_p2.
DSP Report: operator mul_ln1118_2281_fu_5302_p2 is absorbed into DSP add_ln703_3576_fu_37663122_p2.
DSP Report: Generating DSP mul_ln1118_2411_fu_6478_p2, operation Mode is: A''*(B:0x1a0).
DSP Report: register data_202_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2411_fu_6478_p2.
DSP Report: register data_202_V_read_1_reg_37676570_reg is absorbed into DSP mul_ln1118_2411_fu_6478_p2.
DSP Report: operator mul_ln1118_2411_fu_6478_p2 is absorbed into DSP mul_ln1118_2411_fu_6478_p2.
DSP Report: Generating DSP add_ln703_3579_fu_37663148_p2, operation Mode is: PCIN+A''*(B:0x122).
DSP Report: register data_216_V_read_int_reg_reg is absorbed into DSP add_ln703_3579_fu_37663148_p2.
DSP Report: register data_216_V_read_1_reg_37676392_reg is absorbed into DSP add_ln703_3579_fu_37663148_p2.
DSP Report: operator add_ln703_3579_fu_37663148_p2 is absorbed into DSP add_ln703_3579_fu_37663148_p2.
DSP Report: operator mul_ln1118_2585_fu_5659_p2 is absorbed into DSP add_ln703_3579_fu_37663148_p2.
DSP Report: Generating DSP add_ln703_3579_fu_37663148_p2, operation Mode is: PCIN+A''*(B:0x152).
DSP Report: register data_217_V_read_int_reg_reg is absorbed into DSP add_ln703_3579_fu_37663148_p2.
DSP Report: register data_217_V_read_1_reg_37676381_reg is absorbed into DSP add_ln703_3579_fu_37663148_p2.
DSP Report: operator add_ln703_3579_fu_37663148_p2 is absorbed into DSP add_ln703_3579_fu_37663148_p2.
DSP Report: operator mul_ln1118_2596_fu_5050_p2 is absorbed into DSP add_ln703_3579_fu_37663148_p2.
DSP Report: Generating DSP add_ln703_3579_reg_37683365_reg, operation Mode is: PCIN+A''*(B:0x135).
DSP Report: register data_205_V_read_int_reg_reg is absorbed into DSP add_ln703_3579_reg_37683365_reg.
DSP Report: register data_205_V_read_1_reg_37676535_reg is absorbed into DSP add_ln703_3579_reg_37683365_reg.
DSP Report: register add_ln703_3579_reg_37683365_reg is absorbed into DSP add_ln703_3579_reg_37683365_reg.
DSP Report: operator add_ln703_3579_fu_37663148_p2 is absorbed into DSP add_ln703_3579_reg_37683365_reg.
DSP Report: operator mul_ln1118_2450_fu_6730_p2 is absorbed into DSP add_ln703_3579_reg_37683365_reg.
DSP Report: Generating DSP mul_ln1118_2022_fu_3910_p2, operation Mode is: A''*(B:0x3ff6b).
DSP Report: register mul_ln1118_2022_fu_3910_p2 is absorbed into DSP mul_ln1118_2022_fu_3910_p2.
DSP Report: register mul_ln1118_2022_fu_3910_p2 is absorbed into DSP mul_ln1118_2022_fu_3910_p2.
DSP Report: operator mul_ln1118_2022_fu_3910_p2 is absorbed into DSP mul_ln1118_2022_fu_3910_p2.
DSP Report: Generating DSP mul_ln1118_1898_fu_4152_p2, operation Mode is: A''*(B:0x3ff39).
DSP Report: register mul_ln1118_1898_fu_4152_p2 is absorbed into DSP mul_ln1118_1898_fu_4152_p2.
DSP Report: register mul_ln1118_1898_fu_4152_p2 is absorbed into DSP mul_ln1118_1898_fu_4152_p2.
DSP Report: operator mul_ln1118_1898_fu_4152_p2 is absorbed into DSP mul_ln1118_1898_fu_4152_p2.
DSP Report: Generating DSP mul_ln1118_2180_fu_6277_p2, operation Mode is: A''*(B:0x3ff8f).
DSP Report: register mul_ln1118_2180_fu_6277_p2 is absorbed into DSP mul_ln1118_2180_fu_6277_p2.
DSP Report: register mul_ln1118_2180_fu_6277_p2 is absorbed into DSP mul_ln1118_2180_fu_6277_p2.
DSP Report: operator mul_ln1118_2180_fu_6277_p2 is absorbed into DSP mul_ln1118_2180_fu_6277_p2.
DSP Report: Generating DSP mul_ln1118_2191_fu_5153_p2, operation Mode is: A''*(B:0x3ff91).
DSP Report: register mul_ln1118_2191_fu_5153_p2 is absorbed into DSP mul_ln1118_2191_fu_5153_p2.
DSP Report: register mul_ln1118_2191_fu_5153_p2 is absorbed into DSP mul_ln1118_2191_fu_5153_p2.
DSP Report: operator mul_ln1118_2191_fu_5153_p2 is absorbed into DSP mul_ln1118_2191_fu_5153_p2.
DSP Report: Generating DSP add_ln703_3558_reg_37683340_reg, operation Mode is: C+A''*(B:0x17).
DSP Report: register data_155_V_read_int_reg_reg is absorbed into DSP add_ln703_3558_reg_37683340_reg.
DSP Report: register data_155_V_read_1_reg_37677189_reg is absorbed into DSP add_ln703_3558_reg_37683340_reg.
DSP Report: register add_ln703_3558_reg_37683340_reg is absorbed into DSP add_ln703_3558_reg_37683340_reg.
DSP Report: operator add_ln703_3558_fu_37663046_p2 is absorbed into DSP add_ln703_3558_reg_37683340_reg.
DSP Report: operator mul_ln1118_1852_fu_4479_p2 is absorbed into DSP add_ln703_3558_reg_37683340_reg.
DSP Report: Generating DSP mul_ln1118_2212_fu_4949_p2, operation Mode is: A''*(B:0x28d).
DSP Report: register data_184_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2212_fu_4949_p2.
DSP Report: register data_184_V_read_1_reg_37676819_reg is absorbed into DSP mul_ln1118_2212_fu_4949_p2.
DSP Report: operator mul_ln1118_2212_fu_4949_p2 is absorbed into DSP mul_ln1118_2212_fu_4949_p2.
DSP Report: Generating DSP add_ln703_3792_reg_37683575_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_3792_reg_37683575_reg is absorbed into DSP add_ln703_3792_reg_37683575_reg.
DSP Report: operator add_ln703_3792_fu_37664531_p2 is absorbed into DSP add_ln703_3792_reg_37683575_reg.
DSP Report: Generating DSP mul_ln1118_2800_fu_6666_p2, operation Mode is: A''*(B:0x3fe23).
DSP Report: register mul_ln1118_2800_fu_6666_p2 is absorbed into DSP mul_ln1118_2800_fu_6666_p2.
DSP Report: register mul_ln1118_2800_fu_6666_p2 is absorbed into DSP mul_ln1118_2800_fu_6666_p2.
DSP Report: operator mul_ln1118_2800_fu_6666_p2 is absorbed into DSP mul_ln1118_2800_fu_6666_p2.
DSP Report: Generating DSP mul_ln1118_1901_fu_6381_p2, operation Mode is: A''*(B:0x171).
DSP Report: register data_159_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1901_fu_6381_p2.
DSP Report: register data_159_V_read_1_reg_37677131_reg is absorbed into DSP mul_ln1118_1901_fu_6381_p2.
DSP Report: operator mul_ln1118_1901_fu_6381_p2 is absorbed into DSP mul_ln1118_1901_fu_6381_p2.
DSP Report: Generating DSP add_ln703_3491_fu_37662634_p2, operation Mode is: PCIN+A''*(B:0x117).
DSP Report: register data_202_V_read_int_reg_reg is absorbed into DSP add_ln703_3491_fu_37662634_p2.
DSP Report: register data_202_V_read_1_reg_37676570_reg is absorbed into DSP add_ln703_3491_fu_37662634_p2.
DSP Report: operator add_ln703_3491_fu_37662634_p2 is absorbed into DSP add_ln703_3491_fu_37662634_p2.
DSP Report: operator mul_ln1118_2410_fu_5586_p2 is absorbed into DSP add_ln703_3491_fu_37662634_p2.
DSP Report: Generating DSP add_ln703_3491_reg_37683245_reg, operation Mode is: PCIN+A''*(B:0x132).
DSP Report: register data_208_V_read_int_reg_reg is absorbed into DSP add_ln703_3491_reg_37683245_reg.
DSP Report: register data_208_V_read_1_reg_37676493_reg is absorbed into DSP add_ln703_3491_reg_37683245_reg.
DSP Report: register add_ln703_3491_reg_37683245_reg is absorbed into DSP add_ln703_3491_reg_37683245_reg.
DSP Report: operator add_ln703_3491_fu_37662634_p2 is absorbed into DSP add_ln703_3491_reg_37683245_reg.
DSP Report: operator mul_ln1118_2483_fu_6455_p2 is absorbed into DSP add_ln703_3491_reg_37683245_reg.
DSP Report: Generating DSP mul_ln1118_1974_fu_5960_p2, operation Mode is: A''*(B:0x3ff69).
DSP Report: register mul_ln1118_1974_fu_5960_p2 is absorbed into DSP mul_ln1118_1974_fu_5960_p2.
DSP Report: register mul_ln1118_1974_fu_5960_p2 is absorbed into DSP mul_ln1118_1974_fu_5960_p2.
DSP Report: operator mul_ln1118_1974_fu_5960_p2 is absorbed into DSP mul_ln1118_1974_fu_5960_p2.
DSP Report: Generating DSP mul_ln1118_2272_fu_3873_p2, operation Mode is: A''*(B:0x3ff4b).
DSP Report: register mul_ln1118_2272_fu_3873_p2 is absorbed into DSP mul_ln1118_2272_fu_3873_p2.
DSP Report: register mul_ln1118_2272_fu_3873_p2 is absorbed into DSP mul_ln1118_2272_fu_3873_p2.
DSP Report: operator mul_ln1118_2272_fu_3873_p2 is absorbed into DSP mul_ln1118_2272_fu_3873_p2.
DSP Report: Generating DSP mul_ln1118_2216_fu_6202_p2, operation Mode is: A''*(B:0x3ff15).
DSP Report: register mul_ln1118_2216_fu_6202_p2 is absorbed into DSP mul_ln1118_2216_fu_6202_p2.
DSP Report: register mul_ln1118_2216_fu_6202_p2 is absorbed into DSP mul_ln1118_2216_fu_6202_p2.
DSP Report: operator mul_ln1118_2216_fu_6202_p2 is absorbed into DSP mul_ln1118_2216_fu_6202_p2.
DSP Report: Generating DSP mul_ln1118_2700_fu_7080_p2, operation Mode is: A''*(B:0x3ff22).
DSP Report: register mul_ln1118_2700_fu_7080_p2 is absorbed into DSP mul_ln1118_2700_fu_7080_p2.
DSP Report: register mul_ln1118_2700_fu_7080_p2 is absorbed into DSP mul_ln1118_2700_fu_7080_p2.
DSP Report: operator mul_ln1118_2700_fu_7080_p2 is absorbed into DSP mul_ln1118_2700_fu_7080_p2.
DSP Report: Generating DSP mul_ln1118_2312_fu_7172_p2, operation Mode is: A''*(B:0x3ff6f).
DSP Report: register mul_ln1118_2312_fu_7172_p2 is absorbed into DSP mul_ln1118_2312_fu_7172_p2.
DSP Report: register mul_ln1118_2312_fu_7172_p2 is absorbed into DSP mul_ln1118_2312_fu_7172_p2.
DSP Report: operator mul_ln1118_2312_fu_7172_p2 is absorbed into DSP mul_ln1118_2312_fu_7172_p2.
DSP Report: Generating DSP add_ln703_2831_fu_37658334_p2, operation Mode is: C+A''*(B:0x7b).
DSP Report: register data_191_V_read_int_reg_reg is absorbed into DSP add_ln703_2831_fu_37658334_p2.
DSP Report: register data_191_V_read_1_reg_37676727_reg is absorbed into DSP add_ln703_2831_fu_37658334_p2.
DSP Report: operator add_ln703_2831_fu_37658334_p2 is absorbed into DSP add_ln703_2831_fu_37658334_p2.
DSP Report: operator mul_ln1118_2288_fu_5565_p2 is absorbed into DSP add_ln703_2831_fu_37658334_p2.
DSP Report: Generating DSP add_ln703_2831_fu_37658334_p2, operation Mode is: PCIN+A''*(B:0x5d).
DSP Report: register data_178_V_read_int_reg_reg is absorbed into DSP add_ln703_2831_fu_37658334_p2.
DSP Report: register data_178_V_read_1_reg_37676900_reg is absorbed into DSP add_ln703_2831_fu_37658334_p2.
DSP Report: operator add_ln703_2831_fu_37658334_p2 is absorbed into DSP add_ln703_2831_fu_37658334_p2.
DSP Report: operator mul_ln1118_2127_fu_6410_p2 is absorbed into DSP add_ln703_2831_fu_37658334_p2.
DSP Report: Generating DSP add_ln703_2831_fu_37658334_p2, operation Mode is: PCIN+A''*(B:0x6b).
DSP Report: register data_167_V_read_int_reg_reg is absorbed into DSP add_ln703_2831_fu_37658334_p2.
DSP Report: register data_167_V_read_1_reg_37677028_reg is absorbed into DSP add_ln703_2831_fu_37658334_p2.
DSP Report: operator add_ln703_2831_fu_37658334_p2 is absorbed into DSP add_ln703_2831_fu_37658334_p2.
DSP Report: operator mul_ln1118_1987_fu_5860_p2 is absorbed into DSP add_ln703_2831_fu_37658334_p2.
DSP Report: Generating DSP add_ln703_2831_fu_37658334_p2, operation Mode is: PCIN+A''*(B:0x52).
DSP Report: register data_175_V_read_int_reg_reg is absorbed into DSP add_ln703_2831_fu_37658334_p2.
DSP Report: register data_175_V_read_1_reg_37676940_reg is absorbed into DSP add_ln703_2831_fu_37658334_p2.
DSP Report: operator add_ln703_2831_fu_37658334_p2 is absorbed into DSP add_ln703_2831_fu_37658334_p2.
DSP Report: operator mul_ln1118_2091_fu_6079_p2 is absorbed into DSP add_ln703_2831_fu_37658334_p2.
DSP Report: Generating DSP mul_ln1118_1221_fu_7515_p2, operation Mode is: A''*(B:0x3fcb9).
DSP Report: register mul_ln1118_1221_fu_7515_p2 is absorbed into DSP mul_ln1118_1221_fu_7515_p2.
DSP Report: register mul_ln1118_1221_fu_7515_p2 is absorbed into DSP mul_ln1118_1221_fu_7515_p2.
DSP Report: operator mul_ln1118_1221_fu_7515_p2 is absorbed into DSP mul_ln1118_1221_fu_7515_p2.
DSP Report: Generating DSP mul_ln1118_2878_fu_7271_p2, operation Mode is: A''*(B:0x3fa24).
DSP Report: register mul_ln1118_2878_fu_7271_p2 is absorbed into DSP mul_ln1118_2878_fu_7271_p2.
DSP Report: register mul_ln1118_2878_fu_7271_p2 is absorbed into DSP mul_ln1118_2878_fu_7271_p2.
DSP Report: operator mul_ln1118_2878_fu_7271_p2 is absorbed into DSP mul_ln1118_2878_fu_7271_p2.
DSP Report: Generating DSP mul_ln1118_2190_fu_4923_p2, operation Mode is: A''*(B:0x3fdd3).
DSP Report: register mul_ln1118_2190_fu_4923_p2 is absorbed into DSP mul_ln1118_2190_fu_4923_p2.
DSP Report: register mul_ln1118_2190_fu_4923_p2 is absorbed into DSP mul_ln1118_2190_fu_4923_p2.
DSP Report: operator mul_ln1118_2190_fu_4923_p2 is absorbed into DSP mul_ln1118_2190_fu_4923_p2.
DSP Report: Generating DSP mul_ln1118_1580_fu_5466_p2, operation Mode is: A''*(B:0x3fc0b).
DSP Report: register mul_ln1118_1580_fu_5466_p2 is absorbed into DSP mul_ln1118_1580_fu_5466_p2.
DSP Report: register mul_ln1118_1580_fu_5466_p2 is absorbed into DSP mul_ln1118_1580_fu_5466_p2.
DSP Report: operator mul_ln1118_1580_fu_5466_p2 is absorbed into DSP mul_ln1118_1580_fu_5466_p2.
DSP Report: Generating DSP mul_ln1118_1253_fu_6787_p2, operation Mode is: A''*(B:0x3fd6e).
DSP Report: register mul_ln1118_1253_fu_6787_p2 is absorbed into DSP mul_ln1118_1253_fu_6787_p2.
DSP Report: register mul_ln1118_1253_fu_6787_p2 is absorbed into DSP mul_ln1118_1253_fu_6787_p2.
DSP Report: operator mul_ln1118_1253_fu_6787_p2 is absorbed into DSP mul_ln1118_1253_fu_6787_p2.
DSP Report: Generating DSP mul_ln1118_2892_fu_6324_p2, operation Mode is: A''*(B:0x3fe64).
DSP Report: register mul_ln1118_2892_fu_6324_p2 is absorbed into DSP mul_ln1118_2892_fu_6324_p2.
DSP Report: register mul_ln1118_2892_fu_6324_p2 is absorbed into DSP mul_ln1118_2892_fu_6324_p2.
DSP Report: operator mul_ln1118_2892_fu_6324_p2 is absorbed into DSP mul_ln1118_2892_fu_6324_p2.
DSP Report: Generating DSP mul_ln1118_2371_fu_6425_p2, operation Mode is: A''*(B:0x131).
DSP Report: register data_199_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2371_fu_6425_p2.
DSP Report: register data_199_V_read_1_reg_37676614_reg is absorbed into DSP mul_ln1118_2371_fu_6425_p2.
DSP Report: operator mul_ln1118_2371_fu_6425_p2 is absorbed into DSP mul_ln1118_2371_fu_6425_p2.
DSP Report: Generating DSP add_ln703_2512_fu_37656335_p2, operation Mode is: PCIN+A''*(B:0x19a).
DSP Report: register data_217_V_read_int_reg_reg is absorbed into DSP add_ln703_2512_fu_37656335_p2.
DSP Report: register data_217_V_read_1_reg_37676381_reg is absorbed into DSP add_ln703_2512_fu_37656335_p2.
DSP Report: operator add_ln703_2512_fu_37656335_p2 is absorbed into DSP add_ln703_2512_fu_37656335_p2.
DSP Report: operator mul_ln1118_2587_fu_6936_p2 is absorbed into DSP add_ln703_2512_fu_37656335_p2.
DSP Report: Generating DSP mul_ln1118_1985_fu_7232_p2, operation Mode is: A''*(B:0x3ff4f).
DSP Report: register mul_ln1118_1985_fu_7232_p2 is absorbed into DSP mul_ln1118_1985_fu_7232_p2.
DSP Report: register mul_ln1118_1985_fu_7232_p2 is absorbed into DSP mul_ln1118_1985_fu_7232_p2.
DSP Report: operator mul_ln1118_1985_fu_7232_p2 is absorbed into DSP mul_ln1118_1985_fu_7232_p2.
DSP Report: Generating DSP mul_ln1118_1972_fu_4596_p2, operation Mode is: A''*(B:0x3ff1e).
DSP Report: register mul_ln1118_1972_fu_4596_p2 is absorbed into DSP mul_ln1118_1972_fu_4596_p2.
DSP Report: register mul_ln1118_1972_fu_4596_p2 is absorbed into DSP mul_ln1118_1972_fu_4596_p2.
DSP Report: operator mul_ln1118_1972_fu_4596_p2 is absorbed into DSP mul_ln1118_1972_fu_4596_p2.
DSP Report: Generating DSP mul_ln1118_1917_fu_6107_p2, operation Mode is: A''*(B:0x3ff1c).
DSP Report: register mul_ln1118_1917_fu_6107_p2 is absorbed into DSP mul_ln1118_1917_fu_6107_p2.
DSP Report: register mul_ln1118_1917_fu_6107_p2 is absorbed into DSP mul_ln1118_1917_fu_6107_p2.
DSP Report: operator mul_ln1118_1917_fu_6107_p2 is absorbed into DSP mul_ln1118_1917_fu_6107_p2.
DSP Report: Generating DSP mul_ln1118_2189_fu_5037_p2, operation Mode is: A''*(B:0x3ff2c).
DSP Report: register mul_ln1118_2189_fu_5037_p2 is absorbed into DSP mul_ln1118_2189_fu_5037_p2.
DSP Report: register mul_ln1118_2189_fu_5037_p2 is absorbed into DSP mul_ln1118_2189_fu_5037_p2.
DSP Report: operator mul_ln1118_2189_fu_5037_p2 is absorbed into DSP mul_ln1118_2189_fu_5037_p2.
DSP Report: Generating DSP mul_ln1118_2197_fu_4930_p2, operation Mode is: A''*(B:0x3fee4).
DSP Report: register mul_ln1118_2197_fu_4930_p2 is absorbed into DSP mul_ln1118_2197_fu_4930_p2.
DSP Report: register mul_ln1118_2197_fu_4930_p2 is absorbed into DSP mul_ln1118_2197_fu_4930_p2.
DSP Report: operator mul_ln1118_2197_fu_4930_p2 is absorbed into DSP mul_ln1118_2197_fu_4930_p2.
DSP Report: Generating DSP mul_ln1118_2888_fu_5985_p2, operation Mode is: A''*(B:0x3fd07).
DSP Report: register mul_ln1118_2888_fu_5985_p2 is absorbed into DSP mul_ln1118_2888_fu_5985_p2.
DSP Report: register mul_ln1118_2888_fu_5985_p2 is absorbed into DSP mul_ln1118_2888_fu_5985_p2.
DSP Report: operator mul_ln1118_2888_fu_5985_p2 is absorbed into DSP mul_ln1118_2888_fu_5985_p2.
DSP Report: Generating DSP mul_ln1118_2902_fu_4136_p2, operation Mode is: A''*(B:0x3f686).
DSP Report: register mul_ln1118_2902_fu_4136_p2 is absorbed into DSP mul_ln1118_2902_fu_4136_p2.
DSP Report: register mul_ln1118_2902_fu_4136_p2 is absorbed into DSP mul_ln1118_2902_fu_4136_p2.
DSP Report: operator mul_ln1118_2902_fu_4136_p2 is absorbed into DSP mul_ln1118_2902_fu_4136_p2.
DSP Report: Generating DSP mul_ln1118_2871_fu_4951_p2, operation Mode is: A''*(B:0x3f694).
DSP Report: register mul_ln1118_2871_fu_4951_p2 is absorbed into DSP mul_ln1118_2871_fu_4951_p2.
DSP Report: register mul_ln1118_2871_fu_4951_p2 is absorbed into DSP mul_ln1118_2871_fu_4951_p2.
DSP Report: operator mul_ln1118_2871_fu_4951_p2 is absorbed into DSP mul_ln1118_2871_fu_4951_p2.
DSP Report: Generating DSP mul_ln1118_2267_fu_7057_p2, operation Mode is: A''*(B:0x3feec).
DSP Report: register mul_ln1118_2267_fu_7057_p2 is absorbed into DSP mul_ln1118_2267_fu_7057_p2.
DSP Report: register mul_ln1118_2267_fu_7057_p2 is absorbed into DSP mul_ln1118_2267_fu_7057_p2.
DSP Report: operator mul_ln1118_2267_fu_7057_p2 is absorbed into DSP mul_ln1118_2267_fu_7057_p2.
DSP Report: Generating DSP mul_ln1118_2222_fu_4959_p2, operation Mode is: A''*(B:0x3fe39).
DSP Report: register mul_ln1118_2222_fu_4959_p2 is absorbed into DSP mul_ln1118_2222_fu_4959_p2.
DSP Report: register mul_ln1118_2222_fu_4959_p2 is absorbed into DSP mul_ln1118_2222_fu_4959_p2.
DSP Report: operator mul_ln1118_2222_fu_4959_p2 is absorbed into DSP mul_ln1118_2222_fu_4959_p2.
DSP Report: Generating DSP mul_ln1118_2891_fu_4118_p2, operation Mode is: A''*(B:0x3fe4c).
DSP Report: register mul_ln1118_2891_fu_4118_p2 is absorbed into DSP mul_ln1118_2891_fu_4118_p2.
DSP Report: register mul_ln1118_2891_fu_4118_p2 is absorbed into DSP mul_ln1118_2891_fu_4118_p2.
DSP Report: operator mul_ln1118_2891_fu_4118_p2 is absorbed into DSP mul_ln1118_2891_fu_4118_p2.
DSP Report: Generating DSP add_ln703_3902_fu_37665235_p2, operation Mode is: C+A''*(B:0x134).
DSP Report: register data_136_V_read_int_reg_reg is absorbed into DSP add_ln703_3902_fu_37665235_p2.
DSP Report: register data_136_V_read_1_reg_37677450_reg is absorbed into DSP add_ln703_3902_fu_37665235_p2.
DSP Report: operator add_ln703_3902_fu_37665235_p2 is absorbed into DSP add_ln703_3902_fu_37665235_p2.
DSP Report: operator mul_ln1118_1627_fu_6888_p2 is absorbed into DSP add_ln703_3902_fu_37665235_p2.
DSP Report: Generating DSP add_ln703_2179_fu_37654380_p2, operation Mode is: C'+A''*(B:0x5e).
DSP Report: register data_134_V_read_int_reg_reg is absorbed into DSP add_ln703_2179_fu_37654380_p2.
DSP Report: register data_134_V_read_1_reg_37677473_reg is absorbed into DSP add_ln703_2179_fu_37654380_p2.
DSP Report: register data_186_V_read_1_reg_37676790_reg is absorbed into DSP add_ln703_2179_fu_37654380_p2.
DSP Report: operator add_ln703_2179_fu_37654380_p2 is absorbed into DSP add_ln703_2179_fu_37654380_p2.
DSP Report: operator mul_ln1118_1597_fu_6620_p2 is absorbed into DSP add_ln703_2179_fu_37654380_p2.
DSP Report: Generating DSP mul_ln1118_2043_fu_6924_p2, operation Mode is: A''*(B:0x3ff3c).
DSP Report: register mul_ln1118_2043_fu_6924_p2 is absorbed into DSP mul_ln1118_2043_fu_6924_p2.
DSP Report: register mul_ln1118_2043_fu_6924_p2 is absorbed into DSP mul_ln1118_2043_fu_6924_p2.
DSP Report: operator mul_ln1118_2043_fu_6924_p2 is absorbed into DSP mul_ln1118_2043_fu_6924_p2.
DSP Report: Generating DSP mul_ln1118_2754_fu_7582_p2, operation Mode is: A''*(B:0x3ff54).
DSP Report: register mul_ln1118_2754_fu_7582_p2 is absorbed into DSP mul_ln1118_2754_fu_7582_p2.
DSP Report: register mul_ln1118_2754_fu_7582_p2 is absorbed into DSP mul_ln1118_2754_fu_7582_p2.
DSP Report: operator mul_ln1118_2754_fu_7582_p2 is absorbed into DSP mul_ln1118_2754_fu_7582_p2.
DSP Report: Generating DSP mul_ln1118_2297_fu_7643_p2, operation Mode is: A''*(B:0x3ff74).
DSP Report: register mul_ln1118_2297_fu_7643_p2 is absorbed into DSP mul_ln1118_2297_fu_7643_p2.
DSP Report: register mul_ln1118_2297_fu_7643_p2 is absorbed into DSP mul_ln1118_2297_fu_7643_p2.
DSP Report: operator mul_ln1118_2297_fu_7643_p2 is absorbed into DSP mul_ln1118_2297_fu_7643_p2.
DSP Report: Generating DSP mul_ln1118_2247_fu_5406_p2, operation Mode is: A''*(B:0x3ff51).
DSP Report: register mul_ln1118_2247_fu_5406_p2 is absorbed into DSP mul_ln1118_2247_fu_5406_p2.
DSP Report: register mul_ln1118_2247_fu_5406_p2 is absorbed into DSP mul_ln1118_2247_fu_5406_p2.
DSP Report: operator mul_ln1118_2247_fu_5406_p2 is absorbed into DSP mul_ln1118_2247_fu_5406_p2.
DSP Report: Generating DSP mul_ln1118_1984_fu_4609_p2, operation Mode is: A''*(B:0x86).
DSP Report: register data_166_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1984_fu_4609_p2.
DSP Report: register data_166_V_read_1_reg_37677044_reg is absorbed into DSP mul_ln1118_1984_fu_4609_p2.
DSP Report: operator mul_ln1118_1984_fu_4609_p2 is absorbed into DSP mul_ln1118_1984_fu_4609_p2.
DSP Report: Generating DSP add_ln703_3935_fu_37665451_p2, operation Mode is: PCIN+A''*(B:0x97).
DSP Report: register data_157_V_read_int_reg_reg is absorbed into DSP add_ln703_3935_fu_37665451_p2.
DSP Report: register data_157_V_read_1_reg_37677160_reg is absorbed into DSP add_ln703_3935_fu_37665451_p2.
DSP Report: operator add_ln703_3935_fu_37665451_p2 is absorbed into DSP add_ln703_3935_fu_37665451_p2.
DSP Report: operator mul_ln1118_1879_fu_7177_p2 is absorbed into DSP add_ln703_3935_fu_37665451_p2.
DSP Report: Generating DSP mul_ln1118_2890_fu_7166_p2, operation Mode is: A''*(B:0x3fe67).
DSP Report: register mul_ln1118_2890_fu_7166_p2 is absorbed into DSP mul_ln1118_2890_fu_7166_p2.
DSP Report: register mul_ln1118_2890_fu_7166_p2 is absorbed into DSP mul_ln1118_2890_fu_7166_p2.
DSP Report: operator mul_ln1118_2890_fu_7166_p2 is absorbed into DSP mul_ln1118_2890_fu_7166_p2.
DSP Report: Generating DSP mul_ln1118_2753_fu_5525_p2, operation Mode is: A''*(B:0x3fed4).
DSP Report: register mul_ln1118_2753_fu_5525_p2 is absorbed into DSP mul_ln1118_2753_fu_5525_p2.
DSP Report: register mul_ln1118_2753_fu_5525_p2 is absorbed into DSP mul_ln1118_2753_fu_5525_p2.
DSP Report: operator mul_ln1118_2753_fu_5525_p2 is absorbed into DSP mul_ln1118_2753_fu_5525_p2.
DSP Report: Generating DSP mul_ln1118_1803_fu_5298_p2, operation Mode is: A''*(B:0xf5).
DSP Report: register data_151_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1803_fu_5298_p2.
DSP Report: register data_151_V_read_1_reg_37677247_reg is absorbed into DSP mul_ln1118_1803_fu_5298_p2.
DSP Report: operator mul_ln1118_1803_fu_5298_p2 is absorbed into DSP mul_ln1118_1803_fu_5298_p2.
DSP Report: Generating DSP add_ln703_2164_reg_37681815_reg, operation Mode is: (PCIN+A'':B''+C')'.
DSP Report: register add_ln703_2164_reg_37681815_reg is absorbed into DSP add_ln703_2164_reg_37681815_reg.
DSP Report: register add_ln703_2164_reg_37681815_reg is absorbed into DSP add_ln703_2164_reg_37681815_reg.
DSP Report: register add_ln703_2164_reg_37681815_reg is absorbed into DSP add_ln703_2164_reg_37681815_reg.
DSP Report: register add_ln703_2164_reg_37681815_reg is absorbed into DSP add_ln703_2164_reg_37681815_reg.
DSP Report: register add_ln703_2164_reg_37681815_reg is absorbed into DSP add_ln703_2164_reg_37681815_reg.
DSP Report: register add_ln703_2164_reg_37681815_reg is absorbed into DSP add_ln703_2164_reg_37681815_reg.
DSP Report: operator add_ln703_2164_fu_37654278_p2 is absorbed into DSP add_ln703_2164_reg_37681815_reg.
DSP Report: Generating DSP mul_ln1118_1875_fu_5692_p2, operation Mode is: A''*(B:0xf4).
DSP Report: register data_157_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1875_fu_5692_p2.
DSP Report: register data_157_V_read_1_reg_37677160_reg is absorbed into DSP mul_ln1118_1875_fu_5692_p2.
DSP Report: operator mul_ln1118_1875_fu_5692_p2 is absorbed into DSP mul_ln1118_1875_fu_5692_p2.
DSP Report: Generating DSP add_ln703_2166_fu_37654294_p2, operation Mode is: PCIN+A''*(B:0x9a).
DSP Report: register data_166_V_read_int_reg_reg is absorbed into DSP add_ln703_2166_fu_37654294_p2.
DSP Report: register data_166_V_read_1_reg_37677044_reg is absorbed into DSP add_ln703_2166_fu_37654294_p2.
DSP Report: operator add_ln703_2166_fu_37654294_p2 is absorbed into DSP add_ln703_2166_fu_37654294_p2.
DSP Report: operator mul_ln1118_1980_fu_5853_p2 is absorbed into DSP add_ln703_2166_fu_37654294_p2.
DSP Report: Generating DSP add_ln703_2166_fu_37654294_p2, operation Mode is: PCIN+A''*(B:0xc4).
DSP Report: register data_172_V_read_int_reg_reg is absorbed into DSP add_ln703_2166_fu_37654294_p2.
DSP Report: register data_172_V_read_1_reg_37676971_reg is absorbed into DSP add_ln703_2166_fu_37654294_p2.
DSP Report: operator add_ln703_2166_fu_37654294_p2 is absorbed into DSP add_ln703_2166_fu_37654294_p2.
DSP Report: operator mul_ln1118_2054_fu_7298_p2 is absorbed into DSP add_ln703_2166_fu_37654294_p2.
DSP Report: Generating DSP mul_ln1118_2086_fu_7331_p2, operation Mode is: A''*(B:0x3ff3f).
DSP Report: register mul_ln1118_2086_fu_7331_p2 is absorbed into DSP mul_ln1118_2086_fu_7331_p2.
DSP Report: register mul_ln1118_2086_fu_7331_p2 is absorbed into DSP mul_ln1118_2086_fu_7331_p2.
DSP Report: operator mul_ln1118_2086_fu_7331_p2 is absorbed into DSP mul_ln1118_2086_fu_7331_p2.
DSP Report: Generating DSP mul_ln1118_1670_fu_6037_p2, operation Mode is: A''*(B:0x3ff74).
DSP Report: register mul_ln1118_1670_fu_6037_p2 is absorbed into DSP mul_ln1118_1670_fu_6037_p2.
DSP Report: register mul_ln1118_1670_fu_6037_p2 is absorbed into DSP mul_ln1118_1670_fu_6037_p2.
DSP Report: operator mul_ln1118_1670_fu_6037_p2 is absorbed into DSP mul_ln1118_1670_fu_6037_p2.
DSP Report: Generating DSP mul_ln1118_1893_fu_7069_p2, operation Mode is: A''*(B:0x3ff6e).
DSP Report: register mul_ln1118_1893_fu_7069_p2 is absorbed into DSP mul_ln1118_1893_fu_7069_p2.
DSP Report: register mul_ln1118_1893_fu_7069_p2 is absorbed into DSP mul_ln1118_1893_fu_7069_p2.
DSP Report: operator mul_ln1118_1893_fu_7069_p2 is absorbed into DSP mul_ln1118_1893_fu_7069_p2.
DSP Report: Generating DSP mul_ln1118_2185_fu_4918_p2, operation Mode is: A''*(B:0x3ff9d).
DSP Report: register mul_ln1118_2185_fu_4918_p2 is absorbed into DSP mul_ln1118_2185_fu_4918_p2.
DSP Report: register mul_ln1118_2185_fu_4918_p2 is absorbed into DSP mul_ln1118_2185_fu_4918_p2.
DSP Report: operator mul_ln1118_2185_fu_4918_p2 is absorbed into DSP mul_ln1118_2185_fu_4918_p2.
DSP Report: Generating DSP mul_ln1118_2221_fu_6322_p2, operation Mode is: A''*(B:0x3ffb5).
DSP Report: register mul_ln1118_2221_fu_6322_p2 is absorbed into DSP mul_ln1118_2221_fu_6322_p2.
DSP Report: register mul_ln1118_2221_fu_6322_p2 is absorbed into DSP mul_ln1118_2221_fu_6322_p2.
DSP Report: operator mul_ln1118_2221_fu_6322_p2 is absorbed into DSP mul_ln1118_2221_fu_6322_p2.
DSP Report: Generating DSP mul_ln1118_2069_fu_7314_p2, operation Mode is: A''*(B:0x3ffbd).
DSP Report: register mul_ln1118_2069_fu_7314_p2 is absorbed into DSP mul_ln1118_2069_fu_7314_p2.
DSP Report: register mul_ln1118_2069_fu_7314_p2 is absorbed into DSP mul_ln1118_2069_fu_7314_p2.
DSP Report: operator mul_ln1118_2069_fu_7314_p2 is absorbed into DSP mul_ln1118_2069_fu_7314_p2.
DSP Report: Generating DSP mul_ln1118_2328_fu_3970_p2, operation Mode is: A''*(B:0x3ffd6).
DSP Report: register mul_ln1118_2328_fu_3970_p2 is absorbed into DSP mul_ln1118_2328_fu_3970_p2.
DSP Report: register mul_ln1118_2328_fu_3970_p2 is absorbed into DSP mul_ln1118_2328_fu_3970_p2.
DSP Report: operator mul_ln1118_2328_fu_3970_p2 is absorbed into DSP mul_ln1118_2328_fu_3970_p2.
DSP Report: Generating DSP mul_ln1118_2111_fu_7359_p2, operation Mode is: A''*(B:0x3ffc9).
DSP Report: register mul_ln1118_2111_fu_7359_p2 is absorbed into DSP mul_ln1118_2111_fu_7359_p2.
DSP Report: register mul_ln1118_2111_fu_7359_p2 is absorbed into DSP mul_ln1118_2111_fu_7359_p2.
DSP Report: operator mul_ln1118_2111_fu_7359_p2 is absorbed into DSP mul_ln1118_2111_fu_7359_p2.
DSP Report: Generating DSP mul_ln1118_1981_fu_7114_p2, operation Mode is: A''*(B:0x3ffc6).
DSP Report: register mul_ln1118_1981_fu_7114_p2 is absorbed into DSP mul_ln1118_1981_fu_7114_p2.
DSP Report: register mul_ln1118_1981_fu_7114_p2 is absorbed into DSP mul_ln1118_1981_fu_7114_p2.
DSP Report: operator mul_ln1118_1981_fu_7114_p2 is absorbed into DSP mul_ln1118_1981_fu_7114_p2.
DSP Report: Generating DSP mul_ln1118_1908_fu_5252_p2, operation Mode is: A''*(B:0x3feed).
DSP Report: register mul_ln1118_1908_fu_5252_p2 is absorbed into DSP mul_ln1118_1908_fu_5252_p2.
DSP Report: register mul_ln1118_1908_fu_5252_p2 is absorbed into DSP mul_ln1118_1908_fu_5252_p2.
DSP Report: operator mul_ln1118_1908_fu_5252_p2 is absorbed into DSP mul_ln1118_1908_fu_5252_p2.
DSP Report: Generating DSP mul_ln1118_1869_fu_6199_p2, operation Mode is: A''*(B:0x3fece).
DSP Report: register mul_ln1118_1869_fu_6199_p2 is absorbed into DSP mul_ln1118_1869_fu_6199_p2.
DSP Report: register mul_ln1118_1869_fu_6199_p2 is absorbed into DSP mul_ln1118_1869_fu_6199_p2.
DSP Report: operator mul_ln1118_1869_fu_6199_p2 is absorbed into DSP mul_ln1118_1869_fu_6199_p2.
DSP Report: Generating DSP mul_ln1118_2154_fu_6828_p2, operation Mode is: A''*(B:0x3fef2).
DSP Report: register mul_ln1118_2154_fu_6828_p2 is absorbed into DSP mul_ln1118_2154_fu_6828_p2.
DSP Report: register mul_ln1118_2154_fu_6828_p2 is absorbed into DSP mul_ln1118_2154_fu_6828_p2.
DSP Report: operator mul_ln1118_2154_fu_6828_p2 is absorbed into DSP mul_ln1118_2154_fu_6828_p2.
DSP Report: Generating DSP mul_ln1118_2047_fu_6648_p2, operation Mode is: A''*(B:0x3feb1).
DSP Report: register mul_ln1118_2047_fu_6648_p2 is absorbed into DSP mul_ln1118_2047_fu_6648_p2.
DSP Report: register mul_ln1118_2047_fu_6648_p2 is absorbed into DSP mul_ln1118_2047_fu_6648_p2.
DSP Report: operator mul_ln1118_2047_fu_6648_p2 is absorbed into DSP mul_ln1118_2047_fu_6648_p2.
DSP Report: Generating DSP mul_ln1118_2105_fu_4728_p2, operation Mode is: A''*(B:0x45).
DSP Report: register data_176_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2105_fu_4728_p2.
DSP Report: register data_176_V_read_1_reg_37676924_reg is absorbed into DSP mul_ln1118_2105_fu_4728_p2.
DSP Report: operator mul_ln1118_2105_fu_4728_p2 is absorbed into DSP mul_ln1118_2105_fu_4728_p2.
DSP Report: Generating DSP add_ln703_2831_fu_37658334_p2, operation Mode is: PCIN+A''*(B:0x64).
DSP Report: register data_174_V_read_int_reg_reg is absorbed into DSP add_ln703_2831_fu_37658334_p2.
DSP Report: register data_174_V_read_1_reg_37676948_reg is absorbed into DSP add_ln703_2831_fu_37658334_p2.
DSP Report: operator add_ln703_2831_fu_37658334_p2 is absorbed into DSP add_ln703_2831_fu_37658334_p2.
DSP Report: operator mul_ln1118_2077_fu_7322_p2 is absorbed into DSP add_ln703_2831_fu_37658334_p2.
DSP Report: Generating DSP mul_ln1118_2301_fu_7654_p2, operation Mode is: A''*(B:0x3ff61).
DSP Report: register mul_ln1118_2301_fu_7654_p2 is absorbed into DSP mul_ln1118_2301_fu_7654_p2.
DSP Report: register mul_ln1118_2301_fu_7654_p2 is absorbed into DSP mul_ln1118_2301_fu_7654_p2.
DSP Report: operator mul_ln1118_2301_fu_7654_p2 is absorbed into DSP mul_ln1118_2301_fu_7654_p2.
DSP Report: Generating DSP mul_ln1118_2106_fu_4729_p2, operation Mode is: A''*(B:0x3ff61).
DSP Report: register mul_ln1118_2106_fu_4729_p2 is absorbed into DSP mul_ln1118_2106_fu_4729_p2.
DSP Report: register mul_ln1118_2106_fu_4729_p2 is absorbed into DSP mul_ln1118_2106_fu_4729_p2.
DSP Report: operator mul_ln1118_2106_fu_4729_p2 is absorbed into DSP mul_ln1118_2106_fu_4729_p2.
DSP Report: Generating DSP mul_ln1118_1835_fu_5711_p2, operation Mode is: A''*(B:0x3ff92).
DSP Report: register mul_ln1118_1835_fu_5711_p2 is absorbed into DSP mul_ln1118_1835_fu_5711_p2.
DSP Report: register mul_ln1118_1835_fu_5711_p2 is absorbed into DSP mul_ln1118_1835_fu_5711_p2.
DSP Report: operator mul_ln1118_1835_fu_5711_p2 is absorbed into DSP mul_ln1118_1835_fu_5711_p2.
DSP Report: Generating DSP mul_ln1118_2289_fu_5566_p2, operation Mode is: A''*(B:0x3ffd3).
DSP Report: register mul_ln1118_2289_fu_5566_p2 is absorbed into DSP mul_ln1118_2289_fu_5566_p2.
DSP Report: register mul_ln1118_2289_fu_5566_p2 is absorbed into DSP mul_ln1118_2289_fu_5566_p2.
DSP Report: operator mul_ln1118_2289_fu_5566_p2 is absorbed into DSP mul_ln1118_2289_fu_5566_p2.
DSP Report: Generating DSP mul_ln1118_1902_fu_6847_p2, operation Mode is: A''*(B:0x3ffd6).
DSP Report: register mul_ln1118_1902_fu_6847_p2 is absorbed into DSP mul_ln1118_1902_fu_6847_p2.
DSP Report: register mul_ln1118_1902_fu_6847_p2 is absorbed into DSP mul_ln1118_1902_fu_6847_p2.
DSP Report: operator mul_ln1118_1902_fu_6847_p2 is absorbed into DSP mul_ln1118_1902_fu_6847_p2.
DSP Report: Generating DSP mul_ln1118_2110_fu_6099_p2, operation Mode is: A''*(B:0x3ffb3).
DSP Report: register mul_ln1118_2110_fu_6099_p2 is absorbed into DSP mul_ln1118_2110_fu_6099_p2.
DSP Report: register mul_ln1118_2110_fu_6099_p2 is absorbed into DSP mul_ln1118_2110_fu_6099_p2.
DSP Report: operator mul_ln1118_2110_fu_6099_p2 is absorbed into DSP mul_ln1118_2110_fu_6099_p2.
DSP Report: Generating DSP mul_ln1118_2097_fu_6086_p2, operation Mode is: A''*(B:0x3ffb9).
DSP Report: register mul_ln1118_2097_fu_6086_p2 is absorbed into DSP mul_ln1118_2097_fu_6086_p2.
DSP Report: register mul_ln1118_2097_fu_6086_p2 is absorbed into DSP mul_ln1118_2097_fu_6086_p2.
DSP Report: operator mul_ln1118_2097_fu_6086_p2 is absorbed into DSP mul_ln1118_2097_fu_6086_p2.
DSP Report: Generating DSP mul_ln1118_2422_fu_7096_p2, operation Mode is: A''*(B:0x3ff9b).
DSP Report: register mul_ln1118_2422_fu_7096_p2 is absorbed into DSP mul_ln1118_2422_fu_7096_p2.
DSP Report: register mul_ln1118_2422_fu_7096_p2 is absorbed into DSP mul_ln1118_2422_fu_7096_p2.
DSP Report: operator mul_ln1118_2422_fu_7096_p2 is absorbed into DSP mul_ln1118_2422_fu_7096_p2.
DSP Report: Generating DSP mul_ln1118_2182_fu_4915_p2, operation Mode is: A''*(B:0x3ffb6).
DSP Report: register mul_ln1118_2182_fu_4915_p2 is absorbed into DSP mul_ln1118_2182_fu_4915_p2.
DSP Report: register mul_ln1118_2182_fu_4915_p2 is absorbed into DSP mul_ln1118_2182_fu_4915_p2.
DSP Report: operator mul_ln1118_2182_fu_4915_p2 is absorbed into DSP mul_ln1118_2182_fu_4915_p2.
DSP Report: Generating DSP mul_ln1118_2108_fu_7355_p2, operation Mode is: A''*(B:0x3ff98).
DSP Report: register mul_ln1118_2108_fu_7355_p2 is absorbed into DSP mul_ln1118_2108_fu_7355_p2.
DSP Report: register mul_ln1118_2108_fu_7355_p2 is absorbed into DSP mul_ln1118_2108_fu_7355_p2.
DSP Report: operator mul_ln1118_2108_fu_7355_p2 is absorbed into DSP mul_ln1118_2108_fu_7355_p2.
DSP Report: Generating DSP mul_ln1118_2354_fu_5945_p2, operation Mode is: A''*(B:0x3ffb3).
DSP Report: register mul_ln1118_2354_fu_5945_p2 is absorbed into DSP mul_ln1118_2354_fu_5945_p2.
DSP Report: register mul_ln1118_2354_fu_5945_p2 is absorbed into DSP mul_ln1118_2354_fu_5945_p2.
DSP Report: operator mul_ln1118_2354_fu_5945_p2 is absorbed into DSP mul_ln1118_2354_fu_5945_p2.
DSP Report: Generating DSP mul_ln1118_2716_fu_4227_p2, operation Mode is: A''*(B:0x3fcab).
DSP Report: register mul_ln1118_2716_fu_4227_p2 is absorbed into DSP mul_ln1118_2716_fu_4227_p2.
DSP Report: register mul_ln1118_2716_fu_4227_p2 is absorbed into DSP mul_ln1118_2716_fu_4227_p2.
DSP Report: operator mul_ln1118_2716_fu_4227_p2 is absorbed into DSP mul_ln1118_2716_fu_4227_p2.
DSP Report: Generating DSP mul_ln1118_1977_fu_4601_p2, operation Mode is: A''*(B:0x3ffa3).
DSP Report: register mul_ln1118_1977_fu_4601_p2 is absorbed into DSP mul_ln1118_1977_fu_4601_p2.
DSP Report: register mul_ln1118_1977_fu_4601_p2 is absorbed into DSP mul_ln1118_1977_fu_4601_p2.
DSP Report: operator mul_ln1118_1977_fu_4601_p2 is absorbed into DSP mul_ln1118_1977_fu_4601_p2.
DSP Report: Generating DSP mul_ln1118_2329_fu_3971_p2, operation Mode is: A''*(B:0x3ff8a).
DSP Report: register mul_ln1118_2329_fu_3971_p2 is absorbed into DSP mul_ln1118_2329_fu_3971_p2.
DSP Report: register mul_ln1118_2329_fu_3971_p2 is absorbed into DSP mul_ln1118_2329_fu_3971_p2.
DSP Report: operator mul_ln1118_2329_fu_3971_p2 is absorbed into DSP mul_ln1118_2329_fu_3971_p2.
DSP Report: Generating DSP mul_ln1118_2223_fu_4960_p2, operation Mode is: A''*(B:0x3ff86).
DSP Report: register mul_ln1118_2223_fu_4960_p2 is absorbed into DSP mul_ln1118_2223_fu_4960_p2.
DSP Report: register mul_ln1118_2223_fu_4960_p2 is absorbed into DSP mul_ln1118_2223_fu_4960_p2.
DSP Report: operator mul_ln1118_2223_fu_4960_p2 is absorbed into DSP mul_ln1118_2223_fu_4960_p2.
DSP Report: Generating DSP mul_ln1118_2113_fu_7361_p2, operation Mode is: A''*(B:0x3ff6e).
DSP Report: register mul_ln1118_2113_fu_7361_p2 is absorbed into DSP mul_ln1118_2113_fu_7361_p2.
DSP Report: register mul_ln1118_2113_fu_7361_p2 is absorbed into DSP mul_ln1118_2113_fu_7361_p2.
DSP Report: operator mul_ln1118_2113_fu_7361_p2 is absorbed into DSP mul_ln1118_2113_fu_7361_p2.
DSP Report: Generating DSP mul_ln1118_2157_fu_3868_p2, operation Mode is: A''*(B:0x3ff5b).
DSP Report: register mul_ln1118_2157_fu_3868_p2 is absorbed into DSP mul_ln1118_2157_fu_3868_p2.
DSP Report: register mul_ln1118_2157_fu_3868_p2 is absorbed into DSP mul_ln1118_2157_fu_3868_p2.
DSP Report: operator mul_ln1118_2157_fu_3868_p2 is absorbed into DSP mul_ln1118_2157_fu_3868_p2.
DSP Report: Generating DSP mul_ln1118_2220_fu_6321_p2, operation Mode is: A''*(B:0x3ff58).
DSP Report: register mul_ln1118_2220_fu_6321_p2 is absorbed into DSP mul_ln1118_2220_fu_6321_p2.
DSP Report: register mul_ln1118_2220_fu_6321_p2 is absorbed into DSP mul_ln1118_2220_fu_6321_p2.
DSP Report: operator mul_ln1118_2220_fu_6321_p2 is absorbed into DSP mul_ln1118_2220_fu_6321_p2.
DSP Report: Generating DSP add_ln703_2411_fu_37655744_p2, operation Mode is: C+A''*(B:0x95).
DSP Report: register data_106_V_read_int_reg_reg is absorbed into DSP add_ln703_2411_fu_37655744_p2.
DSP Report: register data_106_V_read_1_reg_37677846_reg is absorbed into DSP add_ln703_2411_fu_37655744_p2.
DSP Report: operator add_ln703_2411_fu_37655744_p2 is absorbed into DSP add_ln703_2411_fu_37655744_p2.
DSP Report: operator mul_ln1118_1258_fu_6906_p2 is absorbed into DSP add_ln703_2411_fu_37655744_p2.
DSP Report: Generating DSP mul_ln1118_1838_fu_4465_p2, operation Mode is: A''*(B:0x3ffb6).
DSP Report: register mul_ln1118_1838_fu_4465_p2 is absorbed into DSP mul_ln1118_1838_fu_4465_p2.
DSP Report: register mul_ln1118_1838_fu_4465_p2 is absorbed into DSP mul_ln1118_1838_fu_4465_p2.
DSP Report: operator mul_ln1118_1838_fu_4465_p2 is absorbed into DSP mul_ln1118_1838_fu_4465_p2.
DSP Report: Generating DSP mul_ln1118_1450_fu_6473_p2, operation Mode is: A''*(B:0x3ffa9).
DSP Report: register mul_ln1118_1450_fu_6473_p2 is absorbed into DSP mul_ln1118_1450_fu_6473_p2.
DSP Report: register mul_ln1118_1450_fu_6473_p2 is absorbed into DSP mul_ln1118_1450_fu_6473_p2.
DSP Report: operator mul_ln1118_1450_fu_6473_p2 is absorbed into DSP mul_ln1118_1450_fu_6473_p2.
DSP Report: Generating DSP mul_ln1118_1412_fu_6856_p2, operation Mode is: A''*(B:0x3ff85).
DSP Report: register mul_ln1118_1412_fu_6856_p2 is absorbed into DSP mul_ln1118_1412_fu_6856_p2.
DSP Report: register mul_ln1118_1412_fu_6856_p2 is absorbed into DSP mul_ln1118_1412_fu_6856_p2.
DSP Report: operator mul_ln1118_1412_fu_6856_p2 is absorbed into DSP mul_ln1118_1412_fu_6856_p2.
DSP Report: Generating DSP mul_ln1118_958_fu_4528_p2, operation Mode is: A''*(B:0x3ffd9).
DSP Report: register mul_ln1118_958_fu_4528_p2 is absorbed into DSP mul_ln1118_958_fu_4528_p2.
DSP Report: register mul_ln1118_958_fu_4528_p2 is absorbed into DSP mul_ln1118_958_fu_4528_p2.
DSP Report: operator mul_ln1118_958_fu_4528_p2 is absorbed into DSP mul_ln1118_958_fu_4528_p2.
DSP Report: Generating DSP mul_ln1118_593_fu_5312_p2, operation Mode is: A''*(B:0x3ffce).
DSP Report: register mul_ln1118_593_fu_5312_p2 is absorbed into DSP mul_ln1118_593_fu_5312_p2.
DSP Report: register mul_ln1118_593_fu_5312_p2 is absorbed into DSP mul_ln1118_593_fu_5312_p2.
DSP Report: operator mul_ln1118_593_fu_5312_p2 is absorbed into DSP mul_ln1118_593_fu_5312_p2.
DSP Report: Generating DSP mul_ln1118_279_fu_5022_p2, operation Mode is: A''*(B:0x3ffd4).
DSP Report: register mul_ln1118_279_fu_5022_p2 is absorbed into DSP mul_ln1118_279_fu_5022_p2.
DSP Report: register mul_ln1118_279_fu_5022_p2 is absorbed into DSP mul_ln1118_279_fu_5022_p2.
DSP Report: operator mul_ln1118_279_fu_5022_p2 is absorbed into DSP mul_ln1118_279_fu_5022_p2.
DSP Report: Generating DSP add_ln703_801_reg_37680375_reg, operation Mode is: C+A''*(B:0xee).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP add_ln703_801_reg_37680375_reg.
DSP Report: register data_26_V_read_1_reg_37678858_reg is absorbed into DSP add_ln703_801_reg_37680375_reg.
DSP Report: register add_ln703_801_reg_37680375_reg is absorbed into DSP add_ln703_801_reg_37680375_reg.
DSP Report: operator add_ln703_801_fu_37645716_p2 is absorbed into DSP add_ln703_801_reg_37680375_reg.
DSP Report: operator mul_ln1118_316_fu_6304_p2 is absorbed into DSP add_ln703_801_reg_37680375_reg.
DSP Report: Generating DSP mul_ln1118_386_fu_6484_p2, operation Mode is: A''*(B:0x3fef2).
DSP Report: register mul_ln1118_386_fu_6484_p2 is absorbed into DSP mul_ln1118_386_fu_6484_p2.
DSP Report: register mul_ln1118_386_fu_6484_p2 is absorbed into DSP mul_ln1118_386_fu_6484_p2.
DSP Report: operator mul_ln1118_386_fu_6484_p2 is absorbed into DSP mul_ln1118_386_fu_6484_p2.
DSP Report: Generating DSP add_ln703_616_fu_37644474_p2, operation Mode is: C+A''*(B:0x1e8).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP add_ln703_616_fu_37644474_p2.
DSP Report: register data_26_V_read_1_reg_37678858_reg is absorbed into DSP add_ln703_616_fu_37644474_p2.
DSP Report: operator add_ln703_616_fu_37644474_p2 is absorbed into DSP add_ln703_616_fu_37644474_p2.
DSP Report: operator mul_ln1118_315_fu_6303_p2 is absorbed into DSP add_ln703_616_fu_37644474_p2.
DSP Report: Generating DSP add_ln703_618_reg_37680205_reg, operation Mode is: C+A*(B:0x10f).
DSP Report: register add_ln703_618_reg_37680205_reg is absorbed into DSP add_ln703_618_reg_37680205_reg.
DSP Report: operator add_ln703_618_fu_37644498_p2 is absorbed into DSP add_ln703_618_reg_37680205_reg.
DSP Report: operator mul_ln703_2_fu_6568_p2 is absorbed into DSP add_ln703_618_reg_37680205_reg.
DSP Report: Generating DSP mul_ln1118_778_fu_7638_p2, operation Mode is: A''*(B:0x3ffe3).
DSP Report: register mul_ln1118_778_fu_7638_p2 is absorbed into DSP mul_ln1118_778_fu_7638_p2.
DSP Report: register mul_ln1118_778_fu_7638_p2 is absorbed into DSP mul_ln1118_778_fu_7638_p2.
DSP Report: operator mul_ln1118_778_fu_7638_p2 is absorbed into DSP mul_ln1118_778_fu_7638_p2.
DSP Report: Generating DSP mul_ln1118_312_reg_3266401_reg, operation Mode is: (A''*(B:0x20c))'.
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP mul_ln1118_312_reg_3266401_reg.
DSP Report: register zext_ln1118_292_reg_37679297_reg is absorbed into DSP mul_ln1118_312_reg_3266401_reg.
DSP Report: register mul_ln1118_312_reg_3266401_reg is absorbed into DSP mul_ln1118_312_reg_3266401_reg.
DSP Report: operator mul_ln1118_312_fu_6299_p2 is absorbed into DSP mul_ln1118_312_reg_3266401_reg.
DSP Report: Generating DSP mul_ln1118_491_fu_5416_p2, operation Mode is: A''*(B:0x3ff42).
DSP Report: register mul_ln1118_491_fu_5416_p2 is absorbed into DSP mul_ln1118_491_fu_5416_p2.
DSP Report: register mul_ln1118_491_fu_5416_p2 is absorbed into DSP mul_ln1118_491_fu_5416_p2.
DSP Report: operator mul_ln1118_491_fu_5416_p2 is absorbed into DSP mul_ln1118_491_fu_5416_p2.
DSP Report: Generating DSP add_ln703_479_fu_37643522_p2, operation Mode is: C+A''*(B:0x130).
DSP Report: register data_37_V_read_int_reg_reg is absorbed into DSP add_ln703_479_fu_37643522_p2.
DSP Report: register data_37_V_read_1_reg_37678725_reg is absorbed into DSP add_ln703_479_fu_37643522_p2.
DSP Report: operator add_ln703_479_fu_37643522_p2 is absorbed into DSP add_ln703_479_fu_37643522_p2.
DSP Report: operator mul_ln1118_442_fu_6529_p2 is absorbed into DSP add_ln703_479_fu_37643522_p2.
DSP Report: Generating DSP mul_ln1118_541_fu_6622_p2, operation Mode is: A''*(B:0x3ff8e).
DSP Report: register mul_ln1118_541_fu_6622_p2 is absorbed into DSP mul_ln1118_541_fu_6622_p2.
DSP Report: register mul_ln1118_541_fu_6622_p2 is absorbed into DSP mul_ln1118_541_fu_6622_p2.
DSP Report: operator mul_ln1118_541_fu_6622_p2 is absorbed into DSP mul_ln1118_541_fu_6622_p2.
DSP Report: Generating DSP mul_ln1118_529_fu_6055_p2, operation Mode is: A''*(B:0x3ff32).
DSP Report: register mul_ln1118_529_fu_6055_p2 is absorbed into DSP mul_ln1118_529_fu_6055_p2.
DSP Report: register mul_ln1118_529_fu_6055_p2 is absorbed into DSP mul_ln1118_529_fu_6055_p2.
DSP Report: operator mul_ln1118_529_fu_6055_p2 is absorbed into DSP mul_ln1118_529_fu_6055_p2.
DSP Report: Generating DSP mul_ln1118_631_fu_6351_p2, operation Mode is: A''*(B:0x12b).
DSP Report: register data_53_V_read_int_reg_reg is absorbed into DSP mul_ln1118_631_fu_6351_p2.
DSP Report: register data_53_V_read_1_reg_37678527_reg is absorbed into DSP mul_ln1118_631_fu_6351_p2.
DSP Report: operator mul_ln1118_631_fu_6351_p2 is absorbed into DSP mul_ln1118_631_fu_6351_p2.
DSP Report: Generating DSP add_ln703_728_fu_37645205_p2, operation Mode is: PCIN+A''*(B:0x152).
DSP Report: register data_58_V_read_int_reg_reg is absorbed into DSP add_ln703_728_fu_37645205_p2.
DSP Report: register data_58_V_read_1_reg_37678464_reg is absorbed into DSP add_ln703_728_fu_37645205_p2.
DSP Report: operator add_ln703_728_fu_37645205_p2 is absorbed into DSP add_ln703_728_fu_37645205_p2.
DSP Report: operator mul_ln1118_688_fu_4265_p2 is absorbed into DSP add_ln703_728_fu_37645205_p2.
DSP Report: Generating DSP mul_ln1118_301_reg_3266495_reg, operation Mode is: (A2*(B:0x3fecc))'.
DSP Report: register mul_ln1118_301_reg_3266495_reg is absorbed into DSP mul_ln1118_301_reg_3266495_reg.
DSP Report: register mul_ln1118_301_reg_3266495_reg is absorbed into DSP mul_ln1118_301_reg_3266495_reg.
DSP Report: operator mul_ln1118_301_fu_6398_p2 is absorbed into DSP mul_ln1118_301_reg_3266495_reg.
DSP Report: Generating DSP mul_ln1118_154_fu_6169_p2, operation Mode is: A''*(B:0x1dd).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_154_fu_6169_p2.
DSP Report: register zext_ln1118_145_reg_37679185_reg is absorbed into DSP mul_ln1118_154_fu_6169_p2.
DSP Report: operator mul_ln1118_154_fu_6169_p2 is absorbed into DSP mul_ln1118_154_fu_6169_p2.
DSP Report: Generating DSP add_ln703_647_fu_37644700_p2, operation Mode is: PCIN+A''*(B:0x109).
DSP Report: register data_34_V_read_int_reg_reg is absorbed into DSP add_ln703_647_fu_37644700_p2.
DSP Report: register data_34_V_read_1_reg_37678757_reg is absorbed into DSP add_ln703_647_fu_37644700_p2.
DSP Report: operator add_ln703_647_fu_37644700_p2 is absorbed into DSP add_ln703_647_fu_37644700_p2.
DSP Report: operator mul_ln1118_410_fu_5134_p2 is absorbed into DSP add_ln703_647_fu_37644700_p2.
DSP Report: Generating DSP add_ln703_647_fu_37644700_p2, operation Mode is: PCIN+A''*(B:0x116).
DSP Report: register data_55_V_read_int_reg_reg is absorbed into DSP add_ln703_647_fu_37644700_p2.
DSP Report: register data_55_V_read_1_reg_37678504_reg is absorbed into DSP add_ln703_647_fu_37644700_p2.
DSP Report: operator add_ln703_647_fu_37644700_p2 is absorbed into DSP add_ln703_647_fu_37644700_p2.
DSP Report: operator mul_ln1118_658_fu_7394_p2 is absorbed into DSP add_ln703_647_fu_37644700_p2.
DSP Report: Generating DSP mul_ln1118_597_fu_5533_p2, operation Mode is: A''*(B:0x3ff1b).
DSP Report: register mul_ln1118_597_fu_5533_p2 is absorbed into DSP mul_ln1118_597_fu_5533_p2.
DSP Report: register mul_ln1118_597_fu_5533_p2 is absorbed into DSP mul_ln1118_597_fu_5533_p2.
DSP Report: operator mul_ln1118_597_fu_5533_p2 is absorbed into DSP mul_ln1118_597_fu_5533_p2.
DSP Report: Generating DSP mul_ln1118_475_fu_5655_p2, operation Mode is: A''*(B:0x3ff45).
DSP Report: register mul_ln1118_475_fu_5655_p2 is absorbed into DSP mul_ln1118_475_fu_5655_p2.
DSP Report: register mul_ln1118_475_fu_5655_p2 is absorbed into DSP mul_ln1118_475_fu_5655_p2.
DSP Report: operator mul_ln1118_475_fu_5655_p2 is absorbed into DSP mul_ln1118_475_fu_5655_p2.
DSP Report: Generating DSP mul_ln1118_404_fu_3878_p2, operation Mode is: A''*(B:0x3ff74).
DSP Report: register mul_ln1118_404_fu_3878_p2 is absorbed into DSP mul_ln1118_404_fu_3878_p2.
DSP Report: register mul_ln1118_404_fu_3878_p2 is absorbed into DSP mul_ln1118_404_fu_3878_p2.
DSP Report: operator mul_ln1118_404_fu_3878_p2 is absorbed into DSP mul_ln1118_404_fu_3878_p2.
DSP Report: Generating DSP add_ln703_697_fu_37645014_p2, operation Mode is: C+A''*(B:0x156).
DSP Report: register data_46_V_read_int_reg_reg is absorbed into DSP add_ln703_697_fu_37645014_p2.
DSP Report: register data_46_V_read_1_reg_37678621_reg is absorbed into DSP add_ln703_697_fu_37645014_p2.
DSP Report: operator add_ln703_697_fu_37645014_p2 is absorbed into DSP add_ln703_697_fu_37645014_p2.
DSP Report: operator mul_ln1118_549_fu_4016_p2 is absorbed into DSP add_ln703_697_fu_37645014_p2.
DSP Report: Generating DSP mul_ln1118_684_fu_6879_p2, operation Mode is: A''*(B:0x3ff57).
DSP Report: register mul_ln1118_684_fu_6879_p2 is absorbed into DSP mul_ln1118_684_fu_6879_p2.
DSP Report: register mul_ln1118_684_fu_6879_p2 is absorbed into DSP mul_ln1118_684_fu_6879_p2.
DSP Report: operator mul_ln1118_684_fu_6879_p2 is absorbed into DSP mul_ln1118_684_fu_6879_p2.
DSP Report: Generating DSP add_ln703_765_fu_37645447_p2, operation Mode is: C+A''*(B:0xde).
DSP Report: register data_40_V_read_int_reg_reg is absorbed into DSP add_ln703_765_fu_37645447_p2.
DSP Report: register data_40_V_read_1_reg_37678693_reg is absorbed into DSP add_ln703_765_fu_37645447_p2.
DSP Report: operator add_ln703_765_fu_37645447_p2 is absorbed into DSP add_ln703_765_fu_37645447_p2.
DSP Report: operator mul_ln1118_473_fu_6913_p2 is absorbed into DSP add_ln703_765_fu_37645447_p2.
DSP Report: Generating DSP mul_ln1118_486_fu_7468_p2, operation Mode is: A''*(B:0xc1).
DSP Report: register data_41_V_read_int_reg_reg is absorbed into DSP mul_ln1118_486_fu_7468_p2.
DSP Report: register data_41_V_read_1_reg_37678680_reg is absorbed into DSP mul_ln1118_486_fu_7468_p2.
DSP Report: operator mul_ln1118_486_fu_7468_p2 is absorbed into DSP mul_ln1118_486_fu_7468_p2.
DSP Report: Generating DSP add_ln703_766_fu_37645457_p2, operation Mode is: PCIN+A''*(B:0xaa).
DSP Report: register data_44_V_read_int_reg_reg is absorbed into DSP add_ln703_766_fu_37645457_p2.
DSP Report: register data_44_V_read_1_reg_37678646_reg is absorbed into DSP add_ln703_766_fu_37645457_p2.
DSP Report: operator add_ln703_766_fu_37645457_p2 is absorbed into DSP add_ln703_766_fu_37645457_p2.
DSP Report: operator mul_ln1118_525_fu_5319_p2 is absorbed into DSP add_ln703_766_fu_37645457_p2.
DSP Report: Generating DSP mul_ln1118_417_fu_5140_p2, operation Mode is: A''*(B:0x3ff77).
DSP Report: register mul_ln1118_417_fu_5140_p2 is absorbed into DSP mul_ln1118_417_fu_5140_p2.
DSP Report: register mul_ln1118_417_fu_5140_p2 is absorbed into DSP mul_ln1118_417_fu_5140_p2.
DSP Report: operator mul_ln1118_417_fu_5140_p2 is absorbed into DSP mul_ln1118_417_fu_5140_p2.
DSP Report: Generating DSP mul_ln1118_343_fu_5934_p2, operation Mode is: A''*(B:0x3ff7d).
DSP Report: register mul_ln1118_343_fu_5934_p2 is absorbed into DSP mul_ln1118_343_fu_5934_p2.
DSP Report: register mul_ln1118_343_fu_5934_p2 is absorbed into DSP mul_ln1118_343_fu_5934_p2.
DSP Report: operator mul_ln1118_343_fu_5934_p2 is absorbed into DSP mul_ln1118_343_fu_5934_p2.
DSP Report: Generating DSP mul_ln1118_598_fu_5983_p2, operation Mode is: A''*(B:0x3ff57).
DSP Report: register mul_ln1118_598_fu_5983_p2 is absorbed into DSP mul_ln1118_598_fu_5983_p2.
DSP Report: register mul_ln1118_598_fu_5983_p2 is absorbed into DSP mul_ln1118_598_fu_5983_p2.
DSP Report: operator mul_ln1118_598_fu_5983_p2 is absorbed into DSP mul_ln1118_598_fu_5983_p2.
DSP Report: Generating DSP add_ln703_536_fu_37643915_p2, operation Mode is: C+A''*(B:0x99).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP add_ln703_536_fu_37643915_p2.
DSP Report: register add_ln703_536_fu_37643915_p2 is absorbed into DSP add_ln703_536_fu_37643915_p2.
DSP Report: operator add_ln703_536_fu_37643915_p2 is absorbed into DSP add_ln703_536_fu_37643915_p2.
DSP Report: operator mul_ln1118_221_fu_5778_p2 is absorbed into DSP add_ln703_536_fu_37643915_p2.
DSP Report: Generating DSP add_ln703_541_fu_37643961_p2, operation Mode is: C+A''*(B:0x92).
DSP Report: register data_37_V_read_int_reg_reg is absorbed into DSP add_ln703_541_fu_37643961_p2.
DSP Report: register data_37_V_read_1_reg_37678725_reg is absorbed into DSP add_ln703_541_fu_37643961_p2.
DSP Report: operator add_ln703_541_fu_37643961_p2 is absorbed into DSP add_ln703_541_fu_37643961_p2.
DSP Report: operator mul_ln1118_439_fu_3913_p2 is absorbed into DSP add_ln703_541_fu_37643961_p2.
DSP Report: Generating DSP mul_ln1118_965_fu_4536_p2, operation Mode is: A''*(B:0x6e).
DSP Report: register data_81_V_read_int_reg_reg is absorbed into DSP mul_ln1118_965_fu_4536_p2.
DSP Report: register data_81_V_read_1_reg_37678166_reg is absorbed into DSP mul_ln1118_965_fu_4536_p2.
DSP Report: operator mul_ln1118_965_fu_4536_p2 is absorbed into DSP mul_ln1118_965_fu_4536_p2.
DSP Report: Generating DSP mul_ln1118_313_fu_7562_p2, operation Mode is: A''*(B:0x3ffd2).
DSP Report: register mul_ln1118_313_fu_7562_p2 is absorbed into DSP mul_ln1118_313_fu_7562_p2.
DSP Report: register mul_ln1118_313_fu_7562_p2 is absorbed into DSP mul_ln1118_313_fu_7562_p2.
DSP Report: operator mul_ln1118_313_fu_7562_p2 is absorbed into DSP mul_ln1118_313_fu_7562_p2.
DSP Report: Generating DSP add_ln703_1071_fu_37647478_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_1071_fu_37647478_p2 is absorbed into DSP add_ln703_1071_fu_37647478_p2.
DSP Report: Generating DSP add_ln703_781_fu_37645577_p2, operation Mode is: C+A''*(B:0x241).
DSP Report: register data_58_V_read_int_reg_reg is absorbed into DSP add_ln703_781_fu_37645577_p2.
DSP Report: register data_58_V_read_1_reg_37678464_reg is absorbed into DSP add_ln703_781_fu_37645577_p2.
DSP Report: operator add_ln703_781_fu_37645577_p2 is absorbed into DSP add_ln703_781_fu_37645577_p2.
DSP Report: operator mul_ln1118_690_fu_6886_p2 is absorbed into DSP add_ln703_781_fu_37645577_p2.
DSP Report: Generating DSP mul_ln1118_419_fu_5425_p2, operation Mode is: A2*(B:0x2e).
DSP Report: register data_35_V_read_int_reg_reg is absorbed into DSP mul_ln1118_419_fu_5425_p2.
DSP Report: operator mul_ln1118_419_fu_5425_p2 is absorbed into DSP mul_ln1118_419_fu_5425_p2.
DSP Report: Generating DSP add_ln703_1074_fu_37609577_p2, operation Mode is: PCIN+(A:0x0):B2+C'.
DSP Report: register add_ln703_1074_fu_37609577_p2 is absorbed into DSP add_ln703_1074_fu_37609577_p2.
DSP Report: register add_ln703_1074_fu_37609577_p2 is absorbed into DSP add_ln703_1074_fu_37609577_p2.
DSP Report: operator add_ln703_1074_fu_37609577_p2 is absorbed into DSP add_ln703_1074_fu_37609577_p2.
DSP Report: Generating DSP add_ln703_1075_reg_37679815_reg, operation Mode is: C+A2*(B:0x2b).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP add_ln703_1075_reg_37679815_reg.
DSP Report: register add_ln703_1075_reg_37679815_reg is absorbed into DSP add_ln703_1075_reg_37679815_reg.
DSP Report: operator add_ln703_1075_fu_37609587_p2 is absorbed into DSP add_ln703_1075_reg_37679815_reg.
DSP Report: operator mul_ln1118_106_fu_5288_p2 is absorbed into DSP add_ln703_1075_reg_37679815_reg.
DSP Report: Generating DSP mul_ln1118_447_fu_3921_p2, operation Mode is: A''*(B:0x31).
DSP Report: register data_38_V_read_int_reg_reg is absorbed into DSP mul_ln1118_447_fu_3921_p2.
DSP Report: register data_38_V_read_1_reg_37678711_reg is absorbed into DSP mul_ln1118_447_fu_3921_p2.
DSP Report: operator mul_ln1118_447_fu_3921_p2 is absorbed into DSP mul_ln1118_447_fu_3921_p2.
DSP Report: Generating DSP add_ln703_591_fu_37644326_p2, operation Mode is: PCIN+(A:0x0):B''+C'.
DSP Report: register data_51_V_read_int_reg_reg is absorbed into DSP add_ln703_591_fu_37644326_p2.
DSP Report: register data_51_V_read_1_reg_37678555_reg is absorbed into DSP add_ln703_591_fu_37644326_p2.
DSP Report: register add_ln703_591_fu_37644326_p2 is absorbed into DSP add_ln703_591_fu_37644326_p2.
DSP Report: operator add_ln703_591_fu_37644326_p2 is absorbed into DSP add_ln703_591_fu_37644326_p2.
DSP Report: Generating DSP mul_ln1118_329_fu_3946_p2, operation Mode is: A2*(B:0x3fda2).
DSP Report: register mul_ln1118_329_fu_3946_p2 is absorbed into DSP mul_ln1118_329_fu_3946_p2.
DSP Report: operator mul_ln1118_329_fu_3946_p2 is absorbed into DSP mul_ln1118_329_fu_3946_p2.
DSP Report: Generating DSP mul_ln1118_306_fu_6399_p2, operation Mode is: A2*(B:0x3fc92).
DSP Report: register mul_ln1118_306_fu_6399_p2 is absorbed into DSP mul_ln1118_306_fu_6399_p2.
DSP Report: operator mul_ln1118_306_fu_6399_p2 is absorbed into DSP mul_ln1118_306_fu_6399_p2.
DSP Report: Generating DSP mul_ln1118_422_fu_5143_p2, operation Mode is: A''*(B:0x3ff7d).
DSP Report: register mul_ln1118_422_fu_5143_p2 is absorbed into DSP mul_ln1118_422_fu_5143_p2.
DSP Report: register mul_ln1118_422_fu_5143_p2 is absorbed into DSP mul_ln1118_422_fu_5143_p2.
DSP Report: operator mul_ln1118_422_fu_5143_p2 is absorbed into DSP mul_ln1118_422_fu_5143_p2.
DSP Report: Generating DSP mul_ln1118_604_fu_4398_p2, operation Mode is: A''*(B:0x3ff51).
DSP Report: register mul_ln1118_604_fu_4398_p2 is absorbed into DSP mul_ln1118_604_fu_4398_p2.
DSP Report: register mul_ln1118_604_fu_4398_p2 is absorbed into DSP mul_ln1118_604_fu_4398_p2.
DSP Report: operator mul_ln1118_604_fu_4398_p2 is absorbed into DSP mul_ln1118_604_fu_4398_p2.
DSP Report: Generating DSP mul_ln1118_445_fu_3919_p2, operation Mode is: A''*(B:0x3ff68).
DSP Report: register mul_ln1118_445_fu_3919_p2 is absorbed into DSP mul_ln1118_445_fu_3919_p2.
DSP Report: register mul_ln1118_445_fu_3919_p2 is absorbed into DSP mul_ln1118_445_fu_3919_p2.
DSP Report: operator mul_ln1118_445_fu_3919_p2 is absorbed into DSP mul_ln1118_445_fu_3919_p2.
DSP Report: Generating DSP mul_ln1118_607_fu_6851_p2, operation Mode is: A''*(B:0x3ff76).
DSP Report: register mul_ln1118_607_fu_6851_p2 is absorbed into DSP mul_ln1118_607_fu_6851_p2.
DSP Report: register mul_ln1118_607_fu_6851_p2 is absorbed into DSP mul_ln1118_607_fu_6851_p2.
DSP Report: operator mul_ln1118_607_fu_6851_p2 is absorbed into DSP mul_ln1118_607_fu_6851_p2.
DSP Report: Generating DSP mul_ln1118_571_fu_5290_p2, operation Mode is: A''*(B:0x3ff6b).
DSP Report: register mul_ln1118_571_fu_5290_p2 is absorbed into DSP mul_ln1118_571_fu_5290_p2.
DSP Report: register mul_ln1118_571_fu_5290_p2 is absorbed into DSP mul_ln1118_571_fu_5290_p2.
DSP Report: operator mul_ln1118_571_fu_5290_p2 is absorbed into DSP mul_ln1118_571_fu_5290_p2.
DSP Report: Generating DSP mul_ln1118_255_fu_7107_p2, operation Mode is: A''*(B:0x3fd7d).
DSP Report: register mul_ln1118_255_fu_7107_p2 is absorbed into DSP mul_ln1118_255_fu_7107_p2.
DSP Report: register mul_ln1118_255_fu_7107_p2 is absorbed into DSP mul_ln1118_255_fu_7107_p2.
DSP Report: operator mul_ln1118_255_fu_7107_p2 is absorbed into DSP mul_ln1118_255_fu_7107_p2.
DSP Report: Generating DSP mul_ln1118_305_fu_5042_p2, operation Mode is: A''*(B:0x3fa25).
DSP Report: register mul_ln1118_305_fu_5042_p2 is absorbed into DSP mul_ln1118_305_fu_5042_p2.
DSP Report: register mul_ln1118_305_fu_5042_p2 is absorbed into DSP mul_ln1118_305_fu_5042_p2.
DSP Report: operator mul_ln1118_305_fu_5042_p2 is absorbed into DSP mul_ln1118_305_fu_5042_p2.
DSP Report: Generating DSP mul_ln1118_535_fu_4003_p2, operation Mode is: A''*(B:0x3ffb2).
DSP Report: register mul_ln1118_535_fu_4003_p2 is absorbed into DSP mul_ln1118_535_fu_4003_p2.
DSP Report: register mul_ln1118_535_fu_4003_p2 is absorbed into DSP mul_ln1118_535_fu_4003_p2.
DSP Report: operator mul_ln1118_535_fu_4003_p2 is absorbed into DSP mul_ln1118_535_fu_4003_p2.
DSP Report: Generating DSP mul_ln1118_458_fu_6545_p2, operation Mode is: A''*(B:0x3ffa1).
DSP Report: register mul_ln1118_458_fu_6545_p2 is absorbed into DSP mul_ln1118_458_fu_6545_p2.
DSP Report: register mul_ln1118_458_fu_6545_p2 is absorbed into DSP mul_ln1118_458_fu_6545_p2.
DSP Report: operator mul_ln1118_458_fu_6545_p2 is absorbed into DSP mul_ln1118_458_fu_6545_p2.
DSP Report: Generating DSP mul_ln1118_328_fu_3817_p2, operation Mode is: A''*(B:0x3ffac).
DSP Report: register mul_ln1118_328_fu_3817_p2 is absorbed into DSP mul_ln1118_328_fu_3817_p2.
DSP Report: register mul_ln1118_328_fu_3817_p2 is absorbed into DSP mul_ln1118_328_fu_3817_p2.
DSP Report: operator mul_ln1118_328_fu_3817_p2 is absorbed into DSP mul_ln1118_328_fu_3817_p2.
DSP Report: Generating DSP add_ln703_509_fu_37643714_p2, operation Mode is: C+A''*(B:0x92).
DSP Report: register data_35_V_read_int_reg_reg is absorbed into DSP add_ln703_509_fu_37643714_p2.
DSP Report: register zext_ln1118_405_reg_37679325_reg is absorbed into DSP add_ln703_509_fu_37643714_p2.
DSP Report: operator add_ln703_509_fu_37643714_p2 is absorbed into DSP add_ln703_509_fu_37643714_p2.
DSP Report: operator mul_ln1118_413_fu_3888_p2 is absorbed into DSP add_ln703_509_fu_37643714_p2.
DSP Report: Generating DSP mul_ln1118_218_fu_7667_p2, operation Mode is: A''*(B:0x5c).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_218_fu_7667_p2.
DSP Report: register data_19_V_read_1_reg_37678937_reg is absorbed into DSP mul_ln1118_218_fu_7667_p2.
DSP Report: operator mul_ln1118_218_fu_7667_p2 is absorbed into DSP mul_ln1118_218_fu_7667_p2.
DSP Report: Generating DSP add_ln703_514_fu_37643764_p2, operation Mode is: PCIN+A''*(B:0x74).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP add_ln703_514_fu_37643764_p2.
DSP Report: register data_18_V_read_1_reg_37678946_reg is absorbed into DSP add_ln703_514_fu_37643764_p2.
DSP Report: operator add_ln703_514_fu_37643764_p2 is absorbed into DSP add_ln703_514_fu_37643764_p2.
DSP Report: operator mul_ln1118_206_fu_7431_p2 is absorbed into DSP add_ln703_514_fu_37643764_p2.
DSP Report: Generating DSP mul_ln1118_318_fu_6306_p2, operation Mode is: A''*(B:0x5e).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mul_ln1118_318_fu_6306_p2.
DSP Report: register data_27_V_read_1_reg_37678847_reg is absorbed into DSP mul_ln1118_318_fu_6306_p2.
DSP Report: operator mul_ln1118_318_fu_6306_p2 is absorbed into DSP mul_ln1118_318_fu_6306_p2.
DSP Report: Generating DSP add_ln703_513_fu_37643754_p2, operation Mode is: PCIN+(A:0x0):B''+C'.
DSP Report: register add_ln703_513_fu_37643754_p2 is absorbed into DSP add_ln703_513_fu_37643754_p2.
DSP Report: register add_ln703_513_fu_37643754_p2 is absorbed into DSP add_ln703_513_fu_37643754_p2.
DSP Report: register add_ln703_513_fu_37643754_p2 is absorbed into DSP add_ln703_513_fu_37643754_p2.
DSP Report: operator add_ln703_513_fu_37643754_p2 is absorbed into DSP add_ln703_513_fu_37643754_p2.
DSP Report: Generating DSP mul_ln1118_356_fu_4706_p2, operation Mode is: A''*(B:0x3fee7).
DSP Report: register mul_ln1118_356_fu_4706_p2 is absorbed into DSP mul_ln1118_356_fu_4706_p2.
DSP Report: register mul_ln1118_356_fu_4706_p2 is absorbed into DSP mul_ln1118_356_fu_4706_p2.
DSP Report: operator mul_ln1118_356_fu_4706_p2 is absorbed into DSP mul_ln1118_356_fu_4706_p2.
DSP Report: Generating DSP add_ln703_388_fu_37642849_p2, operation Mode is: C+A''*(B:0x162).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP add_ln703_388_fu_37642849_p2.
DSP Report: register data_22_V_read_1_reg_37678909_reg is absorbed into DSP add_ln703_388_fu_37642849_p2.
DSP Report: operator add_ln703_388_fu_37642849_p2 is absorbed into DSP add_ln703_388_fu_37642849_p2.
DSP Report: operator mul_ln1118_260_fu_6252_p2 is absorbed into DSP add_ln703_388_fu_37642849_p2.
DSP Report: Generating DSP mul_ln1118_350_fu_5671_p2, operation Mode is: A''*(B:0x3ffcc).
DSP Report: register mul_ln1118_350_fu_5671_p2 is absorbed into DSP mul_ln1118_350_fu_5671_p2.
DSP Report: register mul_ln1118_350_fu_5671_p2 is absorbed into DSP mul_ln1118_350_fu_5671_p2.
DSP Report: operator mul_ln1118_350_fu_5671_p2 is absorbed into DSP mul_ln1118_350_fu_5671_p2.
DSP Report: Generating DSP mul_ln1118_557_fu_4025_p2, operation Mode is: A''*(B:0x3a).
DSP Report: register data_47_V_read_int_reg_reg is absorbed into DSP mul_ln1118_557_fu_4025_p2.
DSP Report: register data_47_V_read_1_reg_37678608_reg is absorbed into DSP mul_ln1118_557_fu_4025_p2.
DSP Report: operator mul_ln1118_557_fu_4025_p2 is absorbed into DSP mul_ln1118_557_fu_4025_p2.
DSP Report: Generating DSP add_ln703_999_fu_37646990_p2, operation Mode is: PCIN+A:B''+C'.
DSP Report: register add_ln703_999_fu_37646990_p2 is absorbed into DSP add_ln703_999_fu_37646990_p2.
DSP Report: register add_ln703_999_fu_37646990_p2 is absorbed into DSP add_ln703_999_fu_37646990_p2.
DSP Report: register add_ln703_591_fu_37644326_p2 is absorbed into DSP add_ln703_999_fu_37646990_p2.
DSP Report: operator add_ln703_999_fu_37646990_p2 is absorbed into DSP add_ln703_999_fu_37646990_p2.
DSP Report: Generating DSP mul_ln1118_567_fu_5396_p2, operation Mode is: A''*(B:0x3ffea).
DSP Report: register mul_ln1118_567_fu_5396_p2 is absorbed into DSP mul_ln1118_567_fu_5396_p2.
DSP Report: register mul_ln1118_567_fu_5396_p2 is absorbed into DSP mul_ln1118_567_fu_5396_p2.
DSP Report: operator mul_ln1118_567_fu_5396_p2 is absorbed into DSP mul_ln1118_567_fu_5396_p2.
DSP Report: Generating DSP add_ln703_1002_fu_37647012_p2, operation Mode is: C+A''*(B:0x32).
DSP Report: register data_77_V_read_int_reg_reg is absorbed into DSP add_ln703_1002_fu_37647012_p2.
DSP Report: register data_77_V_read_1_reg_37678224_reg is absorbed into DSP add_ln703_1002_fu_37647012_p2.
DSP Report: operator add_ln703_1002_fu_37647012_p2 is absorbed into DSP add_ln703_1002_fu_37647012_p2.
DSP Report: operator mul_ln1118_915_fu_7105_p2 is absorbed into DSP add_ln703_1002_fu_37647012_p2.
DSP Report: Generating DSP mul_ln1118_317_fu_7566_p2, operation Mode is: A''*(B:0x19).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mul_ln1118_317_fu_7566_p2.
DSP Report: register zext_ln1118_376_reg_37679302_reg is absorbed into DSP mul_ln1118_317_fu_7566_p2.
DSP Report: operator mul_ln1118_317_fu_7566_p2 is absorbed into DSP mul_ln1118_317_fu_7566_p2.
DSP Report: Generating DSP add_ln703_1003_fu_37647022_p2, operation Mode is: PCIN+A''*(B:0x16).
DSP Report: register data_38_V_read_int_reg_reg is absorbed into DSP add_ln703_1003_fu_37647022_p2.
DSP Report: register data_38_V_read_1_reg_37678711_reg is absorbed into DSP add_ln703_1003_fu_37647022_p2.
DSP Report: operator add_ln703_1003_fu_37647022_p2 is absorbed into DSP add_ln703_1003_fu_37647022_p2.
DSP Report: operator mul_ln1118_446_fu_3920_p2 is absorbed into DSP add_ln703_1003_fu_37647022_p2.
DSP Report: Generating DSP add_ln703_913_fu_37646410_p2, operation Mode is: C+A''*(B:0x8b).
DSP Report: register data_57_V_read_int_reg_reg is absorbed into DSP add_ln703_913_fu_37646410_p2.
DSP Report: register data_57_V_read_1_reg_37678475_reg is absorbed into DSP add_ln703_913_fu_37646410_p2.
DSP Report: operator add_ln703_913_fu_37646410_p2 is absorbed into DSP add_ln703_913_fu_37646410_p2.
DSP Report: operator mul_ln1118_672_fu_5497_p2 is absorbed into DSP add_ln703_913_fu_37646410_p2.
DSP Report: Generating DSP add_ln703_913_reg_37680500_reg, operation Mode is: PCIN+A''*(B:0x92).
DSP Report: register data_39_V_read_int_reg_reg is absorbed into DSP add_ln703_913_reg_37680500_reg.
DSP Report: register data_39_V_read_1_reg_37678703_reg is absorbed into DSP add_ln703_913_reg_37680500_reg.
DSP Report: register add_ln703_913_reg_37680500_reg is absorbed into DSP add_ln703_913_reg_37680500_reg.
DSP Report: operator add_ln703_913_fu_37646410_p2 is absorbed into DSP add_ln703_913_reg_37680500_reg.
DSP Report: operator mul_ln1118_460_fu_6547_p2 is absorbed into DSP add_ln703_913_reg_37680500_reg.
DSP Report: Generating DSP mul_ln1118_561_fu_4030_p2, operation Mode is: A''*(B:0x3ff4c).
DSP Report: register mul_ln1118_561_fu_4030_p2 is absorbed into DSP mul_ln1118_561_fu_4030_p2.
DSP Report: register mul_ln1118_561_fu_4030_p2 is absorbed into DSP mul_ln1118_561_fu_4030_p2.
DSP Report: operator mul_ln1118_561_fu_4030_p2 is absorbed into DSP mul_ln1118_561_fu_4030_p2.
DSP Report: Generating DSP mul_ln1118_852_fu_4743_p2, operation Mode is: A''*(B:0x3ffba).
DSP Report: register mul_ln1118_852_fu_4743_p2 is absorbed into DSP mul_ln1118_852_fu_4743_p2.
DSP Report: register mul_ln1118_852_fu_4743_p2 is absorbed into DSP mul_ln1118_852_fu_4743_p2.
DSP Report: operator mul_ln1118_852_fu_4743_p2 is absorbed into DSP mul_ln1118_852_fu_4743_p2.
DSP Report: Generating DSP mul_ln1118_534_fu_6616_p2, operation Mode is: A''*(B:0x3ff3f).
DSP Report: register mul_ln1118_534_fu_6616_p2 is absorbed into DSP mul_ln1118_534_fu_6616_p2.
DSP Report: register mul_ln1118_534_fu_6616_p2 is absorbed into DSP mul_ln1118_534_fu_6616_p2.
DSP Report: operator mul_ln1118_534_fu_6616_p2 is absorbed into DSP mul_ln1118_534_fu_6616_p2.
DSP Report: Generating DSP mul_ln1118_398_fu_5468_p2, operation Mode is: A''*(B:0xa9).
DSP Report: register data_33_V_read_int_reg_reg is absorbed into DSP mul_ln1118_398_fu_5468_p2.
DSP Report: register data_33_V_read_1_reg_37678773_reg is absorbed into DSP mul_ln1118_398_fu_5468_p2.
DSP Report: operator mul_ln1118_398_fu_5468_p2 is absorbed into DSP mul_ln1118_398_fu_5468_p2.
DSP Report: Generating DSP add_ln703_805_fu_37645742_p2, operation Mode is: PCIN+A''*(B:0xc5).
DSP Report: register data_46_V_read_int_reg_reg is absorbed into DSP add_ln703_805_fu_37645742_p2.
DSP Report: register data_46_V_read_1_reg_37678621_reg is absorbed into DSP add_ln703_805_fu_37645742_p2.
DSP Report: operator add_ln703_805_fu_37645742_p2 is absorbed into DSP add_ln703_805_fu_37645742_p2.
DSP Report: operator mul_ln1118_555_fu_4023_p2 is absorbed into DSP add_ln703_805_fu_37645742_p2.
DSP Report: Generating DSP add_ln703_805_fu_37645742_p2, operation Mode is: PCIN+A''*(B:0x9a).
DSP Report: register data_57_V_read_int_reg_reg is absorbed into DSP add_ln703_805_fu_37645742_p2.
DSP Report: register data_57_V_read_1_reg_37678475_reg is absorbed into DSP add_ln703_805_fu_37645742_p2.
DSP Report: operator add_ln703_805_fu_37645742_p2 is absorbed into DSP add_ln703_805_fu_37645742_p2.
DSP Report: operator mul_ln1118_679_fu_4256_p2 is absorbed into DSP add_ln703_805_fu_37645742_p2.
DSP Report: Generating DSP add_ln703_805_reg_37680380_reg, operation Mode is: PCIN+A''*(B:0xd9).
DSP Report: register data_45_V_read_int_reg_reg is absorbed into DSP add_ln703_805_reg_37680380_reg.
DSP Report: register data_45_V_read_1_reg_37678633_reg is absorbed into DSP add_ln703_805_reg_37680380_reg.
DSP Report: register add_ln703_805_reg_37680380_reg is absorbed into DSP add_ln703_805_reg_37680380_reg.
DSP Report: operator add_ln703_805_fu_37645742_p2 is absorbed into DSP add_ln703_805_reg_37680380_reg.
DSP Report: operator mul_ln1118_544_fu_6625_p2 is absorbed into DSP add_ln703_805_reg_37680380_reg.
DSP Report: Generating DSP mul_ln1118_468_fu_3939_p2, operation Mode is: A''*(B:0x3ffba).
DSP Report: register mul_ln1118_468_fu_3939_p2 is absorbed into DSP mul_ln1118_468_fu_3939_p2.
DSP Report: register mul_ln1118_468_fu_3939_p2 is absorbed into DSP mul_ln1118_468_fu_3939_p2.
DSP Report: operator mul_ln1118_468_fu_3939_p2 is absorbed into DSP mul_ln1118_468_fu_3939_p2.
DSP Report: Generating DSP mul_ln1118_454_fu_6541_p2, operation Mode is: A''*(B:0x3ffb3).
DSP Report: register mul_ln1118_454_fu_6541_p2 is absorbed into DSP mul_ln1118_454_fu_6541_p2.
DSP Report: register mul_ln1118_454_fu_6541_p2 is absorbed into DSP mul_ln1118_454_fu_6541_p2.
DSP Report: operator mul_ln1118_454_fu_6541_p2 is absorbed into DSP mul_ln1118_454_fu_6541_p2.
DSP Report: Generating DSP add_ln703_806_fu_37645748_p2, operation Mode is: C+A''*(B:0x94).
DSP Report: register data_64_V_read_int_reg_reg is absorbed into DSP add_ln703_806_fu_37645748_p2.
DSP Report: register data_64_V_read_1_reg_37678390_reg is absorbed into DSP add_ln703_806_fu_37645748_p2.
DSP Report: operator add_ln703_806_fu_37645748_p2 is absorbed into DSP add_ln703_806_fu_37645748_p2.
DSP Report: operator mul_ln1118_766_fu_7573_p2 is absorbed into DSP add_ln703_806_fu_37645748_p2.
DSP Report: Generating DSP mul_ln1118_601_fu_5196_p2, operation Mode is: A''*(B:0x3ff59).
DSP Report: register mul_ln1118_601_fu_5196_p2 is absorbed into DSP mul_ln1118_601_fu_5196_p2.
DSP Report: register mul_ln1118_601_fu_5196_p2 is absorbed into DSP mul_ln1118_601_fu_5196_p2.
DSP Report: operator mul_ln1118_601_fu_5196_p2 is absorbed into DSP mul_ln1118_601_fu_5196_p2.
DSP Report: Generating DSP mul_ln1118_515_fu_7248_p2, operation Mode is: A''*(B:0x10a).
DSP Report: register data_43_V_read_int_reg_reg is absorbed into DSP mul_ln1118_515_fu_7248_p2.
DSP Report: register data_43_V_read_1_reg_37678657_reg is absorbed into DSP mul_ln1118_515_fu_7248_p2.
DSP Report: operator mul_ln1118_515_fu_7248_p2 is absorbed into DSP mul_ln1118_515_fu_7248_p2.
DSP Report: Generating DSP add_ln703_1475_fu_37650000_p2, operation Mode is: PCIN+A''*(B:0x107).
DSP Report: register data_46_V_read_int_reg_reg is absorbed into DSP add_ln703_1475_fu_37650000_p2.
DSP Report: register data_46_V_read_1_reg_37678621_reg is absorbed into DSP add_ln703_1475_fu_37650000_p2.
DSP Report: operator add_ln703_1475_fu_37650000_p2 is absorbed into DSP add_ln703_1475_fu_37650000_p2.
DSP Report: operator mul_ln1118_551_fu_6631_p2 is absorbed into DSP add_ln703_1475_fu_37650000_p2.
DSP Report: Generating DSP add_ln703_1475_fu_37650000_p2, operation Mode is: PCIN+A''*(B:0x131).
DSP Report: register data_64_V_read_int_reg_reg is absorbed into DSP add_ln703_1475_fu_37650000_p2.
DSP Report: register data_64_V_read_1_reg_37678390_reg is absorbed into DSP add_ln703_1475_fu_37650000_p2.
DSP Report: operator add_ln703_1475_fu_37650000_p2 is absorbed into DSP add_ln703_1475_fu_37650000_p2.
DSP Report: operator mul_ln1118_759_fu_4378_p2 is absorbed into DSP add_ln703_1475_fu_37650000_p2.
DSP Report: Generating DSP mul_ln1118_78_fu_4775_p2, operation Mode is: A''*(B:0x3ff2c).
DSP Report: register mul_ln1118_78_fu_4775_p2 is absorbed into DSP mul_ln1118_78_fu_4775_p2.
DSP Report: register mul_ln1118_78_fu_4775_p2 is absorbed into DSP mul_ln1118_78_fu_4775_p2.
DSP Report: operator mul_ln1118_78_fu_4775_p2 is absorbed into DSP mul_ln1118_78_fu_4775_p2.
DSP Report: Generating DSP mul_ln1118_466_fu_3937_p2, operation Mode is: A''*(B:0x5e).
DSP Report: register data_39_V_read_int_reg_reg is absorbed into DSP mul_ln1118_466_fu_3937_p2.
DSP Report: register zext_ln1118_450_reg_37679353_reg is absorbed into DSP mul_ln1118_466_fu_3937_p2.
DSP Report: operator mul_ln1118_466_fu_3937_p2 is absorbed into DSP mul_ln1118_466_fu_3937_p2.
DSP Report: Generating DSP mul_ln1118_385_fu_3869_p2, operation Mode is: A''*(B:0x3ff9c).
DSP Report: register mul_ln1118_385_fu_3869_p2 is absorbed into DSP mul_ln1118_385_fu_3869_p2.
DSP Report: register mul_ln1118_385_fu_3869_p2 is absorbed into DSP mul_ln1118_385_fu_3869_p2.
DSP Report: operator mul_ln1118_385_fu_3869_p2 is absorbed into DSP mul_ln1118_385_fu_3869_p2.
DSP Report: Generating DSP mul_ln1118_277_fu_7533_p2, operation Mode is: A''*(B:0x3ff8c).
DSP Report: register mul_ln1118_277_fu_7533_p2 is absorbed into DSP mul_ln1118_277_fu_7533_p2.
DSP Report: register mul_ln1118_277_fu_7533_p2 is absorbed into DSP mul_ln1118_277_fu_7533_p2.
DSP Report: operator mul_ln1118_277_fu_7533_p2 is absorbed into DSP mul_ln1118_277_fu_7533_p2.
DSP Report: Generating DSP mul_ln1118_854_fu_6741_p2, operation Mode is: A''*(B:0x3ffd4).
DSP Report: register mul_ln1118_854_fu_6741_p2 is absorbed into DSP mul_ln1118_854_fu_6741_p2.
DSP Report: register mul_ln1118_854_fu_6741_p2 is absorbed into DSP mul_ln1118_854_fu_6741_p2.
DSP Report: operator mul_ln1118_854_fu_6741_p2 is absorbed into DSP mul_ln1118_854_fu_6741_p2.
DSP Report: Generating DSP mul_ln1118_513_fu_7421_p2, operation Mode is: A''*(B:0xdf).
DSP Report: register data_43_V_read_int_reg_reg is absorbed into DSP mul_ln1118_513_fu_7421_p2.
DSP Report: register data_43_V_read_1_reg_37678657_reg is absorbed into DSP mul_ln1118_513_fu_7421_p2.
DSP Report: operator mul_ln1118_513_fu_7421_p2 is absorbed into DSP mul_ln1118_513_fu_7421_p2.
DSP Report: Generating DSP add_ln703_703_fu_37645056_p2, operation Mode is: PCIN+A''*(B:0xa2).
DSP Report: register data_32_V_read_int_reg_reg is absorbed into DSP add_ln703_703_fu_37645056_p2.
DSP Report: register data_32_V_read_1_reg_37678786_reg is absorbed into DSP add_ln703_703_fu_37645056_p2.
DSP Report: operator add_ln703_703_fu_37645056_p2 is absorbed into DSP add_ln703_703_fu_37645056_p2.
DSP Report: operator mul_ln1118_380_fu_5906_p2 is absorbed into DSP add_ln703_703_fu_37645056_p2.
DSP Report: Generating DSP mul_ln1118_617_fu_5382_p2, operation Mode is: A''*(B:0x3ff69).
DSP Report: register mul_ln1118_617_fu_5382_p2 is absorbed into DSP mul_ln1118_617_fu_5382_p2.
DSP Report: register mul_ln1118_617_fu_5382_p2 is absorbed into DSP mul_ln1118_617_fu_5382_p2.
DSP Report: operator mul_ln1118_617_fu_5382_p2 is absorbed into DSP mul_ln1118_617_fu_5382_p2.
DSP Report: Generating DSP mul_ln1118_85_fu_6014_p2, operation Mode is: A''*(B:0x3ff28).
DSP Report: register mul_ln1118_85_fu_6014_p2 is absorbed into DSP mul_ln1118_85_fu_6014_p2.
DSP Report: register mul_ln1118_85_fu_6014_p2 is absorbed into DSP mul_ln1118_85_fu_6014_p2.
DSP Report: operator mul_ln1118_85_fu_6014_p2 is absorbed into DSP mul_ln1118_85_fu_6014_p2.
DSP Report: Generating DSP add_ln703_1030_fu_37647192_p2, operation Mode is: C+A''*(B:0x10e).
DSP Report: register data_54_V_read_int_reg_reg is absorbed into DSP add_ln703_1030_fu_37647192_p2.
DSP Report: register data_54_V_read_1_reg_37678516_reg is absorbed into DSP add_ln703_1030_fu_37647192_p2.
DSP Report: operator add_ln703_1030_fu_37647192_p2 is absorbed into DSP add_ln703_1030_fu_37647192_p2.
DSP Report: operator mul_ln1118_645_fu_6877_p2 is absorbed into DSP add_ln703_1030_fu_37647192_p2.
DSP Report: Generating DSP mul_ln1118_359_fu_7160_p2, operation Mode is: A''*(B:0x3ff6f).
DSP Report: register mul_ln1118_359_fu_7160_p2 is absorbed into DSP mul_ln1118_359_fu_7160_p2.
DSP Report: register mul_ln1118_359_fu_7160_p2 is absorbed into DSP mul_ln1118_359_fu_7160_p2.
DSP Report: operator mul_ln1118_359_fu_7160_p2 is absorbed into DSP mul_ln1118_359_fu_7160_p2.
DSP Report: Generating DSP mul_ln1118_212_fu_7091_p2, operation Mode is: A''*(B:0x3ff1e).
DSP Report: register mul_ln1118_212_fu_7091_p2 is absorbed into DSP mul_ln1118_212_fu_7091_p2.
DSP Report: register mul_ln1118_212_fu_7091_p2 is absorbed into DSP mul_ln1118_212_fu_7091_p2.
DSP Report: operator mul_ln1118_212_fu_7091_p2 is absorbed into DSP mul_ln1118_212_fu_7091_p2.
DSP Report: Generating DSP mul_ln1118_324_fu_6311_p2, operation Mode is: A''*(B:0x3ff7d).
DSP Report: register mul_ln1118_324_fu_6311_p2 is absorbed into DSP mul_ln1118_324_fu_6311_p2.
DSP Report: register mul_ln1118_324_fu_6311_p2 is absorbed into DSP mul_ln1118_324_fu_6311_p2.
DSP Report: operator mul_ln1118_324_fu_6311_p2 is absorbed into DSP mul_ln1118_324_fu_6311_p2.
DSP Report: Generating DSP mul_ln1118_556_fu_5274_p2, operation Mode is: A''*(B:0x3ff74).
DSP Report: register mul_ln1118_556_fu_5274_p2 is absorbed into DSP mul_ln1118_556_fu_5274_p2.
DSP Report: register mul_ln1118_556_fu_5274_p2 is absorbed into DSP mul_ln1118_556_fu_5274_p2.
DSP Report: operator mul_ln1118_556_fu_5274_p2 is absorbed into DSP mul_ln1118_556_fu_5274_p2.
DSP Report: Generating DSP mul_ln1118_623_fu_4872_p2, operation Mode is: A''*(B:0x3ff57).
DSP Report: register mul_ln1118_623_fu_4872_p2 is absorbed into DSP mul_ln1118_623_fu_4872_p2.
DSP Report: register mul_ln1118_623_fu_4872_p2 is absorbed into DSP mul_ln1118_623_fu_4872_p2.
DSP Report: operator mul_ln1118_623_fu_4872_p2 is absorbed into DSP mul_ln1118_623_fu_4872_p2.
DSP Report: Generating DSP mul_ln1118_613_fu_4640_p2, operation Mode is: A''*(B:0x3ff36).
DSP Report: register mul_ln1118_613_fu_4640_p2 is absorbed into DSP mul_ln1118_613_fu_4640_p2.
DSP Report: register mul_ln1118_613_fu_4640_p2 is absorbed into DSP mul_ln1118_613_fu_4640_p2.
DSP Report: operator mul_ln1118_613_fu_4640_p2 is absorbed into DSP mul_ln1118_613_fu_4640_p2.
DSP Report: Generating DSP mul_ln1118_547_fu_4013_p2, operation Mode is: A''*(B:0x3fc3d).
DSP Report: register mul_ln1118_547_fu_4013_p2 is absorbed into DSP mul_ln1118_547_fu_4013_p2.
DSP Report: register mul_ln1118_547_fu_4013_p2 is absorbed into DSP mul_ln1118_547_fu_4013_p2.
DSP Report: operator mul_ln1118_547_fu_4013_p2 is absorbed into DSP mul_ln1118_547_fu_4013_p2.
DSP Report: Generating DSP mul_ln1118_536_fu_4004_p2, operation Mode is: A''*(B:0x3fc56).
DSP Report: register mul_ln1118_536_fu_4004_p2 is absorbed into DSP mul_ln1118_536_fu_4004_p2.
DSP Report: register mul_ln1118_536_fu_4004_p2 is absorbed into DSP mul_ln1118_536_fu_4004_p2.
DSP Report: operator mul_ln1118_536_fu_4004_p2 is absorbed into DSP mul_ln1118_536_fu_4004_p2.
DSP Report: Generating DSP mul_ln1118_606_fu_7479_p2, operation Mode is: A''*(B:0x3fdf5).
DSP Report: register mul_ln1118_606_fu_7479_p2 is absorbed into DSP mul_ln1118_606_fu_7479_p2.
DSP Report: register mul_ln1118_606_fu_7479_p2 is absorbed into DSP mul_ln1118_606_fu_7479_p2.
DSP Report: operator mul_ln1118_606_fu_7479_p2 is absorbed into DSP mul_ln1118_606_fu_7479_p2.
DSP Report: Generating DSP mul_ln1118_570_fu_6651_p2, operation Mode is: A''*(B:0x3fd7a).
DSP Report: register mul_ln1118_570_fu_6651_p2 is absorbed into DSP mul_ln1118_570_fu_6651_p2.
DSP Report: register mul_ln1118_570_fu_6651_p2 is absorbed into DSP mul_ln1118_570_fu_6651_p2.
DSP Report: operator mul_ln1118_570_fu_6651_p2 is absorbed into DSP mul_ln1118_570_fu_6651_p2.
DSP Report: Generating DSP mul_ln1118_284_fu_6276_p2, operation Mode is: A''*(B:0x3fec3).
DSP Report: register mul_ln1118_284_fu_6276_p2 is absorbed into DSP mul_ln1118_284_fu_6276_p2.
DSP Report: register mul_ln1118_284_fu_6276_p2 is absorbed into DSP mul_ln1118_284_fu_6276_p2.
DSP Report: operator mul_ln1118_284_fu_6276_p2 is absorbed into DSP mul_ln1118_284_fu_6276_p2.
DSP Report: Generating DSP mul_ln1118_295_fu_6285_p2, operation Mode is: A''*(B:0x3ff71).
DSP Report: register mul_ln1118_295_fu_6285_p2 is absorbed into DSP mul_ln1118_295_fu_6285_p2.
DSP Report: register mul_ln1118_295_fu_6285_p2 is absorbed into DSP mul_ln1118_295_fu_6285_p2.
DSP Report: operator mul_ln1118_295_fu_6285_p2 is absorbed into DSP mul_ln1118_295_fu_6285_p2.
DSP Report: Generating DSP mul_ln1118_272_fu_6264_p2, operation Mode is: A''*(B:0x3ff3b).
DSP Report: register mul_ln1118_272_fu_6264_p2 is absorbed into DSP mul_ln1118_272_fu_6264_p2.
DSP Report: register mul_ln1118_272_fu_6264_p2 is absorbed into DSP mul_ln1118_272_fu_6264_p2.
DSP Report: operator mul_ln1118_272_fu_6264_p2 is absorbed into DSP mul_ln1118_272_fu_6264_p2.
DSP Report: Generating DSP mul_ln1118_308_fu_6295_p2, operation Mode is: A''*(B:0x136).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP mul_ln1118_308_fu_6295_p2.
DSP Report: register data_26_V_read_1_reg_37678858_reg is absorbed into DSP mul_ln1118_308_fu_6295_p2.
DSP Report: operator mul_ln1118_308_fu_6295_p2 is absorbed into DSP mul_ln1118_308_fu_6295_p2.
DSP Report: Generating DSP add_ln703_531_fu_37643873_p2, operation Mode is: PCIN+A''*(B:0x13f).
DSP Report: register data_43_V_read_int_reg_reg is absorbed into DSP add_ln703_531_fu_37643873_p2.
DSP Report: register data_43_V_read_1_reg_37678657_reg is absorbed into DSP add_ln703_531_fu_37643873_p2.
DSP Report: operator add_ln703_531_fu_37643873_p2 is absorbed into DSP add_ln703_531_fu_37643873_p2.
DSP Report: operator mul_ln1118_514_fu_6793_p2 is absorbed into DSP add_ln703_531_fu_37643873_p2.
DSP Report: Generating DSP mul_ln1118_113_fu_3898_p2, operation Mode is: A2*(B:0x86).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_113_fu_3898_p2.
DSP Report: operator mul_ln1118_113_fu_3898_p2 is absorbed into DSP mul_ln1118_113_fu_3898_p2.
DSP Report: Generating DSP add_ln703_294_reg_37679695_reg, operation Mode is: PCIN+A2*(B:0xd9).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP add_ln703_294_reg_37679695_reg.
DSP Report: register add_ln703_294_reg_37679695_reg is absorbed into DSP add_ln703_294_reg_37679695_reg.
DSP Report: operator add_ln703_294_fu_37609273_p2 is absorbed into DSP add_ln703_294_reg_37679695_reg.
DSP Report: operator mul_ln1118_191_fu_4268_p2 is absorbed into DSP add_ln703_294_reg_37679695_reg.
DSP Report: Generating DSP add_ln703_325_reg_37680035_reg, operation Mode is: C+A''*(B:0x15f).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP add_ln703_325_reg_37680035_reg.
DSP Report: register data_22_V_read_1_reg_37678909_reg is absorbed into DSP add_ln703_325_reg_37680035_reg.
DSP Report: register add_ln703_325_reg_37680035_reg is absorbed into DSP add_ln703_325_reg_37680035_reg.
DSP Report: operator add_ln703_325_fu_37642418_p2 is absorbed into DSP add_ln703_325_reg_37680035_reg.
DSP Report: operator mul_ln1118_264_fu_6256_p2 is absorbed into DSP add_ln703_325_reg_37680035_reg.
DSP Report: Generating DSP mul_ln1118_289_fu_5030_p2, operation Mode is: A''*(B:0x3ffaf).
DSP Report: register mul_ln1118_289_fu_5030_p2 is absorbed into DSP mul_ln1118_289_fu_5030_p2.
DSP Report: register mul_ln1118_289_fu_5030_p2 is absorbed into DSP mul_ln1118_289_fu_5030_p2.
DSP Report: operator mul_ln1118_289_fu_5030_p2 is absorbed into DSP mul_ln1118_289_fu_5030_p2.
DSP Report: Generating DSP mul_ln1118_251_fu_5734_p2, operation Mode is: A''*(B:0x3ff9a).
DSP Report: register mul_ln1118_251_fu_5734_p2 is absorbed into DSP mul_ln1118_251_fu_5734_p2.
DSP Report: register mul_ln1118_251_fu_5734_p2 is absorbed into DSP mul_ln1118_251_fu_5734_p2.
DSP Report: operator mul_ln1118_251_fu_5734_p2 is absorbed into DSP mul_ln1118_251_fu_5734_p2.
DSP Report: Generating DSP mul_ln1118_294_fu_6284_p2, operation Mode is: A''*(B:0x3fc9e).
DSP Report: register mul_ln1118_294_fu_6284_p2 is absorbed into DSP mul_ln1118_294_fu_6284_p2.
DSP Report: register mul_ln1118_294_fu_6284_p2 is absorbed into DSP mul_ln1118_294_fu_6284_p2.
DSP Report: operator mul_ln1118_294_fu_6284_p2 is absorbed into DSP mul_ln1118_294_fu_6284_p2.
DSP Report: Generating DSP mul_ln1118_256_fu_4320_p2, operation Mode is: A''*(B:0x3fd47).
DSP Report: register mul_ln1118_256_fu_4320_p2 is absorbed into DSP mul_ln1118_256_fu_4320_p2.
DSP Report: register mul_ln1118_256_fu_4320_p2 is absorbed into DSP mul_ln1118_256_fu_4320_p2.
DSP Report: operator mul_ln1118_256_fu_4320_p2 is absorbed into DSP mul_ln1118_256_fu_4320_p2.
DSP Report: Generating DSP mul_ln1118_219_fu_7037_p2, operation Mode is: A''*(B:0x3feb5).
DSP Report: register mul_ln1118_219_fu_7037_p2 is absorbed into DSP mul_ln1118_219_fu_7037_p2.
DSP Report: register mul_ln1118_219_fu_7037_p2 is absorbed into DSP mul_ln1118_219_fu_7037_p2.
DSP Report: operator mul_ln1118_219_fu_7037_p2 is absorbed into DSP mul_ln1118_219_fu_7037_p2.
DSP Report: Generating DSP mul_ln1118_41_reg_3266165_reg, operation Mode is: (A2*(B:0x3fed7))'.
DSP Report: register mul_ln1118_41_reg_3266165_reg is absorbed into DSP mul_ln1118_41_reg_3266165_reg.
DSP Report: register mul_ln1118_41_reg_3266165_reg is absorbed into DSP mul_ln1118_41_reg_3266165_reg.
DSP Report: operator mul_ln1118_41_fu_5323_p2 is absorbed into DSP mul_ln1118_41_reg_3266165_reg.
DSP Report: Generating DSP mul_ln1118_207_fu_5718_p2, operation Mode is: A''*(B:0x3feec).
DSP Report: register mul_ln1118_207_fu_5718_p2 is absorbed into DSP mul_ln1118_207_fu_5718_p2.
DSP Report: register mul_ln1118_207_fu_5718_p2 is absorbed into DSP mul_ln1118_207_fu_5718_p2.
DSP Report: operator mul_ln1118_207_fu_5718_p2 is absorbed into DSP mul_ln1118_207_fu_5718_p2.
DSP Report: Generating DSP mul_ln1118_281_fu_6273_p2, operation Mode is: A''*(B:0x3f943).
DSP Report: register mul_ln1118_281_fu_6273_p2 is absorbed into DSP mul_ln1118_281_fu_6273_p2.
DSP Report: register mul_ln1118_281_fu_6273_p2 is absorbed into DSP mul_ln1118_281_fu_6273_p2.
DSP Report: operator mul_ln1118_281_fu_6273_p2 is absorbed into DSP mul_ln1118_281_fu_6273_p2.
DSP Report: Generating DSP mul_ln1118_199_fu_5321_p2, operation Mode is: A''*(B:0x3ff72).
DSP Report: register mul_ln1118_199_fu_5321_p2 is absorbed into DSP mul_ln1118_199_fu_5321_p2.
DSP Report: register mul_ln1118_199_fu_5321_p2 is absorbed into DSP mul_ln1118_199_fu_5321_p2.
DSP Report: operator mul_ln1118_199_fu_5321_p2 is absorbed into DSP mul_ln1118_199_fu_5321_p2.
DSP Report: Generating DSP add_ln703_390_fu_37642865_p2, operation Mode is: C+A''*(B:0x149).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP add_ln703_390_fu_37642865_p2.
DSP Report: register data_26_V_read_1_reg_37678858_reg is absorbed into DSP add_ln703_390_fu_37642865_p2.
DSP Report: operator add_ln703_390_fu_37642865_p2 is absorbed into DSP add_ln703_390_fu_37642865_p2.
DSP Report: operator mul_ln1118_310_fu_6297_p2 is absorbed into DSP add_ln703_390_fu_37642865_p2.
DSP Report: Generating DSP mul_ln1118_186_fu_7200_p2, operation Mode is: A''*(B:0xa1).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mul_ln1118_186_fu_7200_p2.
DSP Report: register zext_ln1118_176_reg_37679219_reg is absorbed into DSP mul_ln1118_186_fu_7200_p2.
DSP Report: operator mul_ln1118_186_fu_7200_p2 is absorbed into DSP mul_ln1118_186_fu_7200_p2.
DSP Report: Generating DSP add_ln703_391_fu_37642875_p2, operation Mode is: PCIN+A''*(B:0x94).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP add_ln703_391_fu_37642875_p2.
DSP Report: register add_ln703_391_fu_37642875_p2 is absorbed into DSP add_ln703_391_fu_37642875_p2.
DSP Report: operator add_ln703_391_fu_37642875_p2 is absorbed into DSP add_ln703_391_fu_37642875_p2.
DSP Report: operator mul_ln1118_223_fu_5613_p2 is absorbed into DSP add_ln703_391_fu_37642875_p2.
DSP Report: Generating DSP mul_ln1118_926_fu_5970_p2, operation Mode is: A''*(B:0x3ff86).
DSP Report: register mul_ln1118_926_fu_5970_p2 is absorbed into DSP mul_ln1118_926_fu_5970_p2.
DSP Report: register mul_ln1118_926_fu_5970_p2 is absorbed into DSP mul_ln1118_926_fu_5970_p2.
DSP Report: operator mul_ln1118_926_fu_5970_p2 is absorbed into DSP mul_ln1118_926_fu_5970_p2.
DSP Report: Generating DSP mul_ln1118_509_fu_4968_p2, operation Mode is: A''*(B:0x3fee9).
DSP Report: register mul_ln1118_509_fu_4968_p2 is absorbed into DSP mul_ln1118_509_fu_4968_p2.
DSP Report: register mul_ln1118_509_fu_4968_p2 is absorbed into DSP mul_ln1118_509_fu_4968_p2.
DSP Report: operator mul_ln1118_509_fu_4968_p2 is absorbed into DSP mul_ln1118_509_fu_4968_p2.
DSP Report: Generating DSP mul_ln1118_485_fu_4776_p2, operation Mode is: A''*(B:0x3fe1b).
DSP Report: register mul_ln1118_485_fu_4776_p2 is absorbed into DSP mul_ln1118_485_fu_4776_p2.
DSP Report: register mul_ln1118_485_fu_4776_p2 is absorbed into DSP mul_ln1118_485_fu_4776_p2.
DSP Report: operator mul_ln1118_485_fu_4776_p2 is absorbed into DSP mul_ln1118_485_fu_4776_p2.
DSP Report: Generating DSP mul_ln1118_470_fu_4461_p2, operation Mode is: A''*(B:0x3fe9a).
DSP Report: register mul_ln1118_470_fu_4461_p2 is absorbed into DSP mul_ln1118_470_fu_4461_p2.
DSP Report: register mul_ln1118_470_fu_4461_p2 is absorbed into DSP mul_ln1118_470_fu_4461_p2.
DSP Report: operator mul_ln1118_470_fu_4461_p2 is absorbed into DSP mul_ln1118_470_fu_4461_p2.
DSP Report: Generating DSP add_ln703_831_fu_37645907_p2, operation Mode is: C'+A''*(B:0x36).
DSP Report: register data_54_V_read_int_reg_reg is absorbed into DSP add_ln703_831_fu_37645907_p2.
DSP Report: register zext_ln1118_613_reg_37679377_reg is absorbed into DSP add_ln703_831_fu_37645907_p2.
DSP Report: register add_ln703_831_fu_37645907_p2 is absorbed into DSP add_ln703_831_fu_37645907_p2.
DSP Report: operator add_ln703_831_fu_37645907_p2 is absorbed into DSP add_ln703_831_fu_37645907_p2.
DSP Report: operator mul_ln1118_648_fu_7163_p2 is absorbed into DSP add_ln703_831_fu_37645907_p2.
DSP Report: Generating DSP mul_ln703_fu_7282_p2, operation Mode is: (D'+A'')*(B:0x12f).
DSP Report: register data_26_V_read_1_reg_37678858_reg is absorbed into DSP mul_ln703_fu_7282_p2.
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln703_fu_7282_p2.
DSP Report: register data_23_V_read_1_reg_37678895_reg is absorbed into DSP mul_ln703_fu_7282_p2.
DSP Report: operator mul_ln703_fu_7282_p2 is absorbed into DSP mul_ln703_fu_7282_p2.
DSP Report: operator add_ln703_363_fu_37642726_p2 is absorbed into DSP mul_ln703_fu_7282_p2.
DSP Report: Generating DSP mul_ln1118_228_fu_6815_p2, operation Mode is: A''*(B:0x3ff0f).
DSP Report: register mul_ln1118_228_fu_6815_p2 is absorbed into DSP mul_ln1118_228_fu_6815_p2.
DSP Report: register mul_ln1118_228_fu_6815_p2 is absorbed into DSP mul_ln1118_228_fu_6815_p2.
DSP Report: operator mul_ln1118_228_fu_6815_p2 is absorbed into DSP mul_ln1118_228_fu_6815_p2.
DSP Report: Generating DSP mul_ln1118_179_fu_7535_p2, operation Mode is: A''*(B:0x3ff51).
DSP Report: register mul_ln1118_179_fu_7535_p2 is absorbed into DSP mul_ln1118_179_fu_7535_p2.
DSP Report: register mul_ln1118_179_fu_7535_p2 is absorbed into DSP mul_ln1118_179_fu_7535_p2.
DSP Report: operator mul_ln1118_179_fu_7535_p2 is absorbed into DSP mul_ln1118_179_fu_7535_p2.
DSP Report: Generating DSP mul_ln1118_387_fu_4778_p2, operation Mode is: A''*(B:0x3ff76).
DSP Report: register mul_ln1118_387_fu_4778_p2 is absorbed into DSP mul_ln1118_387_fu_4778_p2.
DSP Report: register mul_ln1118_387_fu_4778_p2 is absorbed into DSP mul_ln1118_387_fu_4778_p2.
DSP Report: operator mul_ln1118_387_fu_4778_p2 is absorbed into DSP mul_ln1118_387_fu_4778_p2.
DSP Report: Generating DSP mul_ln1118_290_fu_5031_p2, operation Mode is: A''*(B:0x3ff67).
DSP Report: register mul_ln1118_290_fu_5031_p2 is absorbed into DSP mul_ln1118_290_fu_5031_p2.
DSP Report: register mul_ln1118_290_fu_5031_p2 is absorbed into DSP mul_ln1118_290_fu_5031_p2.
DSP Report: operator mul_ln1118_290_fu_5031_p2 is absorbed into DSP mul_ln1118_290_fu_5031_p2.
DSP Report: Generating DSP mul_ln1118_739_fu_6074_p2, operation Mode is: A''*(B:0x3fee1).
DSP Report: register mul_ln1118_739_fu_6074_p2 is absorbed into DSP mul_ln1118_739_fu_6074_p2.
DSP Report: register mul_ln1118_739_fu_6074_p2 is absorbed into DSP mul_ln1118_739_fu_6074_p2.
DSP Report: operator mul_ln1118_739_fu_6074_p2 is absorbed into DSP mul_ln1118_739_fu_6074_p2.
DSP Report: Generating DSP mul_ln1118_202_fu_6688_p2, operation Mode is: A''*(B:0x3fee5).
DSP Report: register mul_ln1118_202_fu_6688_p2 is absorbed into DSP mul_ln1118_202_fu_6688_p2.
DSP Report: register mul_ln1118_202_fu_6688_p2 is absorbed into DSP mul_ln1118_202_fu_6688_p2.
DSP Report: operator mul_ln1118_202_fu_6688_p2 is absorbed into DSP mul_ln1118_202_fu_6688_p2.
DSP Report: Generating DSP mul_ln1118_576_fu_6657_p2, operation Mode is: A''*(B:0x3fea3).
DSP Report: register mul_ln1118_576_fu_6657_p2 is absorbed into DSP mul_ln1118_576_fu_6657_p2.
DSP Report: register mul_ln1118_576_fu_6657_p2 is absorbed into DSP mul_ln1118_576_fu_6657_p2.
DSP Report: operator mul_ln1118_576_fu_6657_p2 is absorbed into DSP mul_ln1118_576_fu_6657_p2.
DSP Report: Generating DSP mul_ln1118_699_fu_6780_p2, operation Mode is: A''*(B:0x3ff98).
DSP Report: register mul_ln1118_699_fu_6780_p2 is absorbed into DSP mul_ln1118_699_fu_6780_p2.
DSP Report: register mul_ln1118_699_fu_6780_p2 is absorbed into DSP mul_ln1118_699_fu_6780_p2.
DSP Report: operator mul_ln1118_699_fu_6780_p2 is absorbed into DSP mul_ln1118_699_fu_6780_p2.
DSP Report: Generating DSP mul_ln1118_676_fu_5501_p2, operation Mode is: A''*(B:0x3ff99).
DSP Report: register mul_ln1118_676_fu_5501_p2 is absorbed into DSP mul_ln1118_676_fu_5501_p2.
DSP Report: register mul_ln1118_676_fu_5501_p2 is absorbed into DSP mul_ln1118_676_fu_5501_p2.
DSP Report: operator mul_ln1118_676_fu_5501_p2 is absorbed into DSP mul_ln1118_676_fu_5501_p2.
DSP Report: Generating DSP mul_ln1118_711_fu_7019_p2, operation Mode is: A''*(B:0x3ff18).
DSP Report: register mul_ln1118_711_fu_7019_p2 is absorbed into DSP mul_ln1118_711_fu_7019_p2.
DSP Report: register mul_ln1118_711_fu_7019_p2 is absorbed into DSP mul_ln1118_711_fu_7019_p2.
DSP Report: operator mul_ln1118_711_fu_7019_p2 is absorbed into DSP mul_ln1118_711_fu_7019_p2.
DSP Report: Generating DSP add_ln703_732_fu_37645231_p2, operation Mode is: C+A''*(B:0xb9).
DSP Report: register data_55_V_read_int_reg_reg is absorbed into DSP add_ln703_732_fu_37645231_p2.
DSP Report: register data_55_V_read_1_reg_37678504_reg is absorbed into DSP add_ln703_732_fu_37645231_p2.
DSP Report: operator add_ln703_732_fu_37645231_p2 is absorbed into DSP add_ln703_732_fu_37645231_p2.
DSP Report: operator mul_ln1118_657_fu_4773_p2 is absorbed into DSP add_ln703_732_fu_37645231_p2.
DSP Report: Generating DSP mul_ln1118_610_fu_7605_p2, operation Mode is: A''*(B:0x34).
DSP Report: register data_51_V_read_int_reg_reg is absorbed into DSP mul_ln1118_610_fu_7605_p2.
DSP Report: register data_51_V_read_1_reg_37678555_reg is absorbed into DSP mul_ln1118_610_fu_7605_p2.
DSP Report: operator mul_ln1118_610_fu_7605_p2 is absorbed into DSP mul_ln1118_610_fu_7605_p2.
DSP Report: Generating DSP add_ln703_735_fu_37645257_p2, operation Mode is: PCIN+(A:0x0):B''+C'.
DSP Report: register add_ln703_735_fu_37645257_p2 is absorbed into DSP add_ln703_735_fu_37645257_p2.
DSP Report: register add_ln703_735_fu_37645257_p2 is absorbed into DSP add_ln703_735_fu_37645257_p2.
DSP Report: register add_ln703_735_fu_37645257_p2 is absorbed into DSP add_ln703_735_fu_37645257_p2.
DSP Report: operator add_ln703_735_fu_37645257_p2 is absorbed into DSP add_ln703_735_fu_37645257_p2.
DSP Report: Generating DSP mul_ln1118_611_fu_6975_p2, operation Mode is: A''*(B:0x7b).
DSP Report: register data_51_V_read_int_reg_reg is absorbed into DSP mul_ln1118_611_fu_6975_p2.
DSP Report: register data_51_V_read_1_reg_37678555_reg is absorbed into DSP mul_ln1118_611_fu_6975_p2.
DSP Report: operator mul_ln1118_611_fu_6975_p2 is absorbed into DSP mul_ln1118_611_fu_6975_p2.
DSP Report: Generating DSP mul_ln1118_288_fu_7656_p2, operation Mode is: A''*(B:0x3ffd5).
DSP Report: register mul_ln1118_288_fu_7656_p2 is absorbed into DSP mul_ln1118_288_fu_7656_p2.
DSP Report: register mul_ln1118_288_fu_7656_p2 is absorbed into DSP mul_ln1118_288_fu_7656_p2.
DSP Report: operator mul_ln1118_288_fu_7656_p2 is absorbed into DSP mul_ln1118_288_fu_7656_p2.
DSP Report: Generating DSP mul_ln1118_646_fu_6244_p2, operation Mode is: A''*(B:0x3ffcc).
DSP Report: register mul_ln1118_646_fu_6244_p2 is absorbed into DSP mul_ln1118_646_fu_6244_p2.
DSP Report: register mul_ln1118_646_fu_6244_p2 is absorbed into DSP mul_ln1118_646_fu_6244_p2.
DSP Report: operator mul_ln1118_646_fu_6244_p2 is absorbed into DSP mul_ln1118_646_fu_6244_p2.
DSP Report: Generating DSP add_ln703_682_fu_37644934_p2, operation Mode is: C+A''*(B:0x2e).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP add_ln703_682_fu_37644934_p2.
DSP Report: register zext_ln1118_200_reg_37679244_reg is absorbed into DSP add_ln703_682_fu_37644934_p2.
DSP Report: operator add_ln703_682_fu_37644934_p2 is absorbed into DSP add_ln703_682_fu_37644934_p2.
DSP Report: operator mul_ln1118_213_fu_4304_p2 is absorbed into DSP add_ln703_682_fu_37644934_p2.
DSP Report: Generating DSP add_ln703_684_reg_37680265_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_684_reg_37680265_reg is absorbed into DSP add_ln703_684_reg_37680265_reg.
DSP Report: operator add_ln703_684_fu_37644954_p2 is absorbed into DSP add_ln703_684_reg_37680265_reg.
DSP Report: Generating DSP mul_ln1118_542_fu_4009_p2, operation Mode is: A''*(B:0x31).
DSP Report: register data_45_V_read_int_reg_reg is absorbed into DSP mul_ln1118_542_fu_4009_p2.
DSP Report: register data_45_V_read_1_reg_37678633_reg is absorbed into DSP mul_ln1118_542_fu_4009_p2.
DSP Report: operator mul_ln1118_542_fu_4009_p2 is absorbed into DSP mul_ln1118_542_fu_4009_p2.
DSP Report: Generating DSP add_ln703_690_fu_37645002_p2, operation Mode is: PCIN+A2:B2+C.
DSP Report: register add_ln703_690_fu_37645002_p2 is absorbed into DSP add_ln703_690_fu_37645002_p2.
DSP Report: register add_ln703_690_fu_37645002_p2 is absorbed into DSP add_ln703_690_fu_37645002_p2.
DSP Report: operator add_ln703_690_fu_37645002_p2 is absorbed into DSP add_ln703_690_fu_37645002_p2.
DSP Report: Generating DSP mul_ln1118_269_fu_6261_p2, operation Mode is: A''*(B:0x3fe16).
DSP Report: register mul_ln1118_269_fu_6261_p2 is absorbed into DSP mul_ln1118_269_fu_6261_p2.
DSP Report: register mul_ln1118_269_fu_6261_p2 is absorbed into DSP mul_ln1118_269_fu_6261_p2.
DSP Report: operator mul_ln1118_269_fu_6261_p2 is absorbed into DSP mul_ln1118_269_fu_6261_p2.
DSP Report: Generating DSP mul_ln1118_246_fu_6532_p2, operation Mode is: A''*(B:0x3fea5).
DSP Report: register mul_ln1118_246_fu_6532_p2 is absorbed into DSP mul_ln1118_246_fu_6532_p2.
DSP Report: register mul_ln1118_246_fu_6532_p2 is absorbed into DSP mul_ln1118_246_fu_6532_p2.
DSP Report: operator mul_ln1118_246_fu_6532_p2 is absorbed into DSP mul_ln1118_246_fu_6532_p2.
DSP Report: Generating DSP mul_ln1118_54_fu_7391_p2, operation Mode is: A''*(B:0xc8).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_54_fu_7391_p2.
DSP Report: register zext_ln1118_58_reg_37679095_reg is absorbed into DSP mul_ln1118_54_fu_7391_p2.
DSP Report: operator mul_ln1118_54_fu_7391_p2 is absorbed into DSP mul_ln1118_54_fu_7391_p2.
DSP Report: Generating DSP add_ln703_415_fu_37643052_p2, operation Mode is: PCIN+A''*(B:0x9d).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP add_ln703_415_fu_37643052_p2.
DSP Report: register zext_ln1118_176_reg_37679219_reg is absorbed into DSP add_ln703_415_fu_37643052_p2.
DSP Report: operator add_ln703_415_fu_37643052_p2 is absorbed into DSP add_ln703_415_fu_37643052_p2.
DSP Report: operator mul_ln1118_183_fu_5649_p2 is absorbed into DSP add_ln703_415_fu_37643052_p2.
DSP Report: Generating DSP mul_ln1118_65_fu_7393_p2, operation Mode is: A''*(B:0x3ff79).
DSP Report: register mul_ln1118_65_fu_7393_p2 is absorbed into DSP mul_ln1118_65_fu_7393_p2.
DSP Report: register mul_ln1118_65_fu_7393_p2 is absorbed into DSP mul_ln1118_65_fu_7393_p2.
DSP Report: operator mul_ln1118_65_fu_7393_p2 is absorbed into DSP mul_ln1118_65_fu_7393_p2.
DSP Report: Generating DSP add_ln703_412_fu_37643026_p2, operation Mode is: C+A''*(B:0x3feb9).
DSP Report: register add_ln703_412_fu_37643026_p2 is absorbed into DSP add_ln703_412_fu_37643026_p2.
DSP Report: register add_ln703_412_fu_37643026_p2 is absorbed into DSP add_ln703_412_fu_37643026_p2.
DSP Report: operator add_ln703_412_fu_37643026_p2 is absorbed into DSP add_ln703_412_fu_37643026_p2.
DSP Report: operator mul_ln1118_367_fu_6474_p2 is absorbed into DSP add_ln703_412_fu_37643026_p2.
DSP Report: Generating DSP mul_ln1118_480_fu_4691_p2, operation Mode is: A''*(B:0x3fdd3).
DSP Report: register mul_ln1118_480_fu_4691_p2 is absorbed into DSP mul_ln1118_480_fu_4691_p2.
DSP Report: register mul_ln1118_480_fu_4691_p2 is absorbed into DSP mul_ln1118_480_fu_4691_p2.
DSP Report: operator mul_ln1118_480_fu_4691_p2 is absorbed into DSP mul_ln1118_480_fu_4691_p2.
DSP Report: Generating DSP add_ln703_1042_reg_37680630_reg, operation Mode is: C+A''*(B:0x8b).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP add_ln703_1042_reg_37680630_reg.
DSP Report: register data_14_V_read_1_reg_37678985_reg is absorbed into DSP add_ln703_1042_reg_37680630_reg.
DSP Report: register add_ln703_1042_reg_37680630_reg is absorbed into DSP add_ln703_1042_reg_37680630_reg.
DSP Report: operator add_ln703_1042_fu_37647282_p2 is absorbed into DSP add_ln703_1042_reg_37680630_reg.
DSP Report: operator mul_ln1118_165_fu_7441_p2 is absorbed into DSP add_ln703_1042_reg_37680630_reg.
DSP Report: Generating DSP mul_ln1118_663_fu_5603_p2, operation Mode is: A''*(B:0x96).
DSP Report: register data_56_V_read_int_reg_reg is absorbed into DSP mul_ln1118_663_fu_5603_p2.
DSP Report: register data_56_V_read_1_reg_37678491_reg is absorbed into DSP mul_ln1118_663_fu_5603_p2.
DSP Report: operator mul_ln1118_663_fu_5603_p2 is absorbed into DSP mul_ln1118_663_fu_5603_p2.
DSP Report: Generating DSP add_ln703_768_fu_37645477_p2, operation Mode is: PCIN+A''*(B:0xc1).
DSP Report: register data_57_V_read_int_reg_reg is absorbed into DSP add_ln703_768_fu_37645477_p2.
DSP Report: register data_57_V_read_1_reg_37678475_reg is absorbed into DSP add_ln703_768_fu_37645477_p2.
DSP Report: operator add_ln703_768_fu_37645477_p2 is absorbed into DSP add_ln703_768_fu_37645477_p2.
DSP Report: operator mul_ln1118_671_fu_4247_p2 is absorbed into DSP add_ln703_768_fu_37645477_p2.
DSP Report: Generating DSP mul_ln1118_706_fu_5532_p2, operation Mode is: A''*(B:0x3ff9c).
DSP Report: register mul_ln1118_706_fu_5532_p2 is absorbed into DSP mul_ln1118_706_fu_5532_p2.
DSP Report: register mul_ln1118_706_fu_5532_p2 is absorbed into DSP mul_ln1118_706_fu_5532_p2.
DSP Report: operator mul_ln1118_706_fu_5532_p2 is absorbed into DSP mul_ln1118_706_fu_5532_p2.
DSP Report: Generating DSP add_ln703_769_fu_37645487_p2, operation Mode is: C+A''*(B:0xd5).
DSP Report: register data_62_V_read_int_reg_reg is absorbed into DSP add_ln703_769_fu_37645487_p2.
DSP Report: register data_62_V_read_1_reg_37678413_reg is absorbed into DSP add_ln703_769_fu_37645487_p2.
DSP Report: operator add_ln703_769_fu_37645487_p2 is absorbed into DSP add_ln703_769_fu_37645487_p2.
DSP Report: operator mul_ln1118_732_fu_7021_p2 is absorbed into DSP add_ln703_769_fu_37645487_p2.
DSP Report: Generating DSP mul_ln1118_782_fu_4052_p2, operation Mode is: A''*(B:0x3ffb2).
DSP Report: register mul_ln1118_782_fu_4052_p2 is absorbed into DSP mul_ln1118_782_fu_4052_p2.
DSP Report: register mul_ln1118_782_fu_4052_p2 is absorbed into DSP mul_ln1118_782_fu_4052_p2.
DSP Report: operator mul_ln1118_782_fu_4052_p2 is absorbed into DSP mul_ln1118_782_fu_4052_p2.
DSP Report: Generating DSP mul_ln1118_743_fu_4655_p2, operation Mode is: A''*(B:0x3ffb9).
DSP Report: register mul_ln1118_743_fu_4655_p2 is absorbed into DSP mul_ln1118_743_fu_4655_p2.
DSP Report: register mul_ln1118_743_fu_4655_p2 is absorbed into DSP mul_ln1118_743_fu_4655_p2.
DSP Report: operator mul_ln1118_743_fu_4655_p2 is absorbed into DSP mul_ln1118_743_fu_4655_p2.
DSP Report: Generating DSP mul_ln1118_720_fu_5547_p2, operation Mode is: A''*(B:0x26).
DSP Report: register data_61_V_read_int_reg_reg is absorbed into DSP mul_ln1118_720_fu_5547_p2.
DSP Report: register data_61_V_read_1_reg_37678425_reg is absorbed into DSP mul_ln1118_720_fu_5547_p2.
DSP Report: operator mul_ln1118_720_fu_5547_p2 is absorbed into DSP mul_ln1118_720_fu_5547_p2.
DSP Report: Generating DSP add_ln703_1073_fu_37647494_p2, operation Mode is: C'+(A2*(B:0x35))'.
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP add_ln703_1073_fu_37647494_p2.
DSP Report: register add_ln703_1073_fu_37647494_p2 is absorbed into DSP add_ln703_1073_fu_37647494_p2.
DSP Report: register mul_ln1118_71_reg_3266247_reg is absorbed into DSP add_ln703_1073_fu_37647494_p2.
DSP Report: operator add_ln703_1073_fu_37647494_p2 is absorbed into DSP add_ln703_1073_fu_37647494_p2.
DSP Report: operator mul_ln1118_71_fu_6803_p2 is absorbed into DSP add_ln703_1073_fu_37647494_p2.
DSP Report: Generating DSP mul_ln1118_2071_fu_7316_p2, operation Mode is: A''*(B:0x1b).
DSP Report: register data_173_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2071_fu_7316_p2.
DSP Report: register data_173_V_read_1_reg_37676959_reg is absorbed into DSP mul_ln1118_2071_fu_7316_p2.
DSP Report: operator mul_ln1118_2071_fu_7316_p2 is absorbed into DSP mul_ln1118_2071_fu_7316_p2.
DSP Report: Generating DSP add_ln703_2053_fu_37653592_p2, operation Mode is: PCIN+(A:0x0):B''+C'.
DSP Report: register data_149_V_read_int_reg_reg is absorbed into DSP add_ln703_2053_fu_37653592_p2.
DSP Report: register data_149_V_read_1_reg_37677277_reg is absorbed into DSP add_ln703_2053_fu_37653592_p2.
DSP Report: register add_ln703_2053_fu_37653592_p2 is absorbed into DSP add_ln703_2053_fu_37653592_p2.
DSP Report: operator add_ln703_2053_fu_37653592_p2 is absorbed into DSP add_ln703_2053_fu_37653592_p2.
DSP Report: Generating DSP add_ln703_2054_fu_37653602_p2, operation Mode is: C+A''*(B:0x1a).
DSP Report: register data_113_V_read_int_reg_reg is absorbed into DSP add_ln703_2054_fu_37653602_p2.
DSP Report: register data_113_V_read_1_reg_37677753_reg is absorbed into DSP add_ln703_2054_fu_37653602_p2.
DSP Report: operator add_ln703_2054_fu_37653602_p2 is absorbed into DSP add_ln703_2054_fu_37653602_p2.
DSP Report: operator mul_ln1118_1341_fu_5117_p2 is absorbed into DSP add_ln703_2054_fu_37653602_p2.
DSP Report: Generating DSP mul_ln1118_1599_fu_5370_p2, operation Mode is: A''*(B:0x71).
DSP Report: register data_134_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1599_fu_5370_p2.
DSP Report: register data_134_V_read_1_reg_37677473_reg is absorbed into DSP mul_ln1118_1599_fu_5370_p2.
DSP Report: operator mul_ln1118_1599_fu_5370_p2 is absorbed into DSP mul_ln1118_1599_fu_5370_p2.
DSP Report: Generating DSP add_ln703_3731_fu_37664155_p2, operation Mode is: PCIN+A''*(B:0x7a).
DSP Report: register data_130_V_read_int_reg_reg is absorbed into DSP add_ln703_3731_fu_37664155_p2.
DSP Report: register data_130_V_read_1_reg_37677531_reg is absorbed into DSP add_ln703_3731_fu_37664155_p2.
DSP Report: operator add_ln703_3731_fu_37664155_p2 is absorbed into DSP add_ln703_3731_fu_37664155_p2.
DSP Report: operator mul_ln1118_1555_fu_3964_p2 is absorbed into DSP add_ln703_3731_fu_37664155_p2.
DSP Report: Generating DSP mul_ln1118_1892_fu_4446_p2, operation Mode is: A''*(B:0x59).
DSP Report: register data_158_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1892_fu_4446_p2.
DSP Report: register data_158_V_read_1_reg_37677148_reg is absorbed into DSP mul_ln1118_1892_fu_4446_p2.
DSP Report: operator mul_ln1118_1892_fu_4446_p2 is absorbed into DSP mul_ln1118_1892_fu_4446_p2.
DSP Report: Generating DSP add_ln703_3730_fu_37664145_p2, operation Mode is: PCIN+A''*(B:0x4a).
DSP Report: register data_161_V_read_int_reg_reg is absorbed into DSP add_ln703_3730_fu_37664145_p2.
DSP Report: register data_161_V_read_1_reg_37677106_reg is absorbed into DSP add_ln703_3730_fu_37664145_p2.
DSP Report: operator add_ln703_3730_fu_37664145_p2 is absorbed into DSP add_ln703_3730_fu_37664145_p2.
DSP Report: operator mul_ln1118_1928_fu_5714_p2 is absorbed into DSP add_ln703_3730_fu_37664145_p2.
DSP Report: Generating DSP add_ln703_3730_fu_37664145_p2, operation Mode is: PCIN+A''*(B:0x47).
DSP Report: register data_173_V_read_int_reg_reg is absorbed into DSP add_ln703_3730_fu_37664145_p2.
DSP Report: register data_173_V_read_1_reg_37676959_reg is absorbed into DSP add_ln703_3730_fu_37664145_p2.
DSP Report: operator add_ln703_3730_fu_37664145_p2 is absorbed into DSP add_ln703_3730_fu_37664145_p2.
DSP Report: operator mul_ln1118_2072_fu_7317_p2 is absorbed into DSP add_ln703_3730_fu_37664145_p2.
DSP Report: Generating DSP mul_ln1118_2235_fu_3838_p2, operation Mode is: A''*(B:0x66).
DSP Report: register data_186_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2235_fu_3838_p2.
DSP Report: register data_186_V_read_1_reg_37676790_reg is absorbed into DSP mul_ln1118_2235_fu_3838_p2.
DSP Report: operator mul_ln1118_2235_fu_3838_p2 is absorbed into DSP mul_ln1118_2235_fu_3838_p2.
DSP Report: Generating DSP add_ln703_3735_fu_37664187_p2, operation Mode is: PCIN+A''*(B:0x6c).
DSP Report: register data_200_V_read_int_reg_reg is absorbed into DSP add_ln703_3735_fu_37664187_p2.
DSP Report: register data_200_V_read_1_reg_37676599_reg is absorbed into DSP add_ln703_3735_fu_37664187_p2.
DSP Report: operator add_ln703_3735_fu_37664187_p2 is absorbed into DSP add_ln703_3735_fu_37664187_p2.
DSP Report: operator mul_ln1118_2391_fu_5341_p2 is absorbed into DSP add_ln703_3735_fu_37664187_p2.
DSP Report: Generating DSP add_ln703_3735_fu_37664187_p2, operation Mode is: PCIN+A''*(B:0x69).
DSP Report: register data_188_V_read_int_reg_reg is absorbed into DSP add_ln703_3735_fu_37664187_p2.
DSP Report: register data_188_V_read_1_reg_37676765_reg is absorbed into DSP add_ln703_3735_fu_37664187_p2.
DSP Report: operator add_ln703_3735_fu_37664187_p2 is absorbed into DSP add_ln703_3735_fu_37664187_p2.
DSP Report: operator mul_ln1118_2258_fu_6176_p2 is absorbed into DSP add_ln703_3735_fu_37664187_p2.
DSP Report: Generating DSP add_ln703_3735_fu_37664187_p2, operation Mode is: PCIN+A''*(B:0x4e).
DSP Report: register data_210_V_read_int_reg_reg is absorbed into DSP add_ln703_3735_fu_37664187_p2.
DSP Report: register data_210_V_read_1_reg_37676464_reg is absorbed into DSP add_ln703_3735_fu_37664187_p2.
DSP Report: operator add_ln703_3735_fu_37664187_p2 is absorbed into DSP add_ln703_3735_fu_37664187_p2.
DSP Report: operator mul_ln1118_2510_fu_5679_p2 is absorbed into DSP add_ln703_3735_fu_37664187_p2.
DSP Report: Generating DSP add_ln703_3735_reg_37683510_reg, operation Mode is: PCIN+A''*(B:0x49).
DSP Report: register data_187_V_read_int_reg_reg is absorbed into DSP add_ln703_3735_reg_37683510_reg.
DSP Report: register data_187_V_read_1_reg_37676777_reg is absorbed into DSP add_ln703_3735_reg_37683510_reg.
DSP Report: register add_ln703_3735_reg_37683510_reg is absorbed into DSP add_ln703_3735_reg_37683510_reg.
DSP Report: operator add_ln703_3735_fu_37664187_p2 is absorbed into DSP add_ln703_3735_reg_37683510_reg.
DSP Report: operator mul_ln1118_2245_fu_4495_p2 is absorbed into DSP add_ln703_3735_reg_37683510_reg.
DSP Report: Generating DSP mul_ln1118_2612_fu_5938_p2, operation Mode is: A''*(B:0x45).
DSP Report: register data_218_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2612_fu_5938_p2.
DSP Report: register data_218_V_read_1_reg_37676371_reg is absorbed into DSP mul_ln1118_2612_fu_5938_p2.
DSP Report: operator mul_ln1118_2612_fu_5938_p2 is absorbed into DSP mul_ln1118_2612_fu_5938_p2.
DSP Report: Generating DSP add_ln703_3737_fu_37664193_p2, operation Mode is: PCIN+A''*(B:0x66).
DSP Report: register data_223_V_read_int_reg_reg is absorbed into DSP add_ln703_3737_fu_37664193_p2.
DSP Report: register data_223_V_read_1_reg_37676302_reg is absorbed into DSP add_ln703_3737_fu_37664193_p2.
DSP Report: operator add_ln703_3737_fu_37664193_p2 is absorbed into DSP add_ln703_3737_fu_37664193_p2.
DSP Report: operator mul_ln1118_2672_fu_7497_p2 is absorbed into DSP add_ln703_3737_fu_37664193_p2.
DSP Report: Generating DSP mul_ln1118_1316_fu_6339_p2, operation Mode is: A''*(B:0x3ffce).
DSP Report: register mul_ln1118_1316_fu_6339_p2 is absorbed into DSP mul_ln1118_1316_fu_6339_p2.
DSP Report: register mul_ln1118_1316_fu_6339_p2 is absorbed into DSP mul_ln1118_1316_fu_6339_p2.
DSP Report: operator mul_ln1118_1316_fu_6339_p2 is absorbed into DSP mul_ln1118_1316_fu_6339_p2.
DSP Report: Generating DSP mul_ln1118_2873_fu_4263_p2, operation Mode is: A''*(B:0x54).
DSP Report: register data_240_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2873_fu_4263_p2.
DSP Report: register data_240_V_read_1_reg_37676076_reg is absorbed into DSP mul_ln1118_2873_fu_4263_p2.
DSP Report: operator mul_ln1118_2873_fu_4263_p2 is absorbed into DSP mul_ln1118_2873_fu_4263_p2.
DSP Report: Generating DSP mul_ln1118_1105_fu_5859_p2, operation Mode is: A''*(B:0x3ffd2).
DSP Report: register mul_ln1118_1105_fu_5859_p2 is absorbed into DSP mul_ln1118_1105_fu_5859_p2.
DSP Report: register mul_ln1118_1105_fu_5859_p2 is absorbed into DSP mul_ln1118_1105_fu_5859_p2.
DSP Report: operator mul_ln1118_1105_fu_5859_p2 is absorbed into DSP mul_ln1118_1105_fu_5859_p2.
DSP Report: Generating DSP add_ln703_3739_fu_37664209_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_3739_fu_37664209_p2 is absorbed into DSP add_ln703_3739_fu_37664209_p2.
DSP Report: Generating DSP mul_ln1118_1117_fu_6554_p2, operation Mode is: A''*(B:0x116).
DSP Report: register data_94_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1117_fu_6554_p2.
DSP Report: register data_94_V_read_1_reg_37678006_reg is absorbed into DSP mul_ln1118_1117_fu_6554_p2.
DSP Report: operator mul_ln1118_1117_fu_6554_p2 is absorbed into DSP mul_ln1118_1117_fu_6554_p2.
DSP Report: Generating DSP add_ln703_1985_fu_37653180_p2, operation Mode is: PCIN+A''*(B:0x1cf).
DSP Report: register data_96_V_read_int_reg_reg is absorbed into DSP add_ln703_1985_fu_37653180_p2.
DSP Report: register data_96_V_read_1_reg_37677978_reg is absorbed into DSP add_ln703_1985_fu_37653180_p2.
DSP Report: operator add_ln703_1985_fu_37653180_p2 is absorbed into DSP add_ln703_1985_fu_37653180_p2.
DSP Report: operator mul_ln1118_1142_fu_6899_p2 is absorbed into DSP add_ln703_1985_fu_37653180_p2.
DSP Report: Generating DSP mul_ln1118_2331_fu_5876_p2, operation Mode is: A''*(B:0x3ffa1).
DSP Report: register mul_ln1118_2331_fu_5876_p2 is absorbed into DSP mul_ln1118_2331_fu_5876_p2.
DSP Report: register mul_ln1118_2331_fu_5876_p2 is absorbed into DSP mul_ln1118_2331_fu_5876_p2.
DSP Report: operator mul_ln1118_2331_fu_5876_p2 is absorbed into DSP mul_ln1118_2331_fu_5876_p2.
DSP Report: Generating DSP mul_ln1118_2259_fu_4296_p2, operation Mode is: A''*(B:0x3ffa9).
DSP Report: register mul_ln1118_2259_fu_4296_p2 is absorbed into DSP mul_ln1118_2259_fu_4296_p2.
DSP Report: register mul_ln1118_2259_fu_4296_p2 is absorbed into DSP mul_ln1118_2259_fu_4296_p2.
DSP Report: operator mul_ln1118_2259_fu_4296_p2 is absorbed into DSP mul_ln1118_2259_fu_4296_p2.
DSP Report: Generating DSP mul_ln1118_2462_fu_7411_p2, operation Mode is: A''*(B:0x3ff95).
DSP Report: register mul_ln1118_2462_fu_7411_p2 is absorbed into DSP mul_ln1118_2462_fu_7411_p2.
DSP Report: register mul_ln1118_2462_fu_7411_p2 is absorbed into DSP mul_ln1118_2462_fu_7411_p2.
DSP Report: operator mul_ln1118_2462_fu_7411_p2 is absorbed into DSP mul_ln1118_2462_fu_7411_p2.
DSP Report: Generating DSP mul_ln1118_2413_fu_7390_p2, operation Mode is: A''*(B:0x3ff96).
DSP Report: register mul_ln1118_2413_fu_7390_p2 is absorbed into DSP mul_ln1118_2413_fu_7390_p2.
DSP Report: register mul_ln1118_2413_fu_7390_p2 is absorbed into DSP mul_ln1118_2413_fu_7390_p2.
DSP Report: operator mul_ln1118_2413_fu_7390_p2 is absorbed into DSP mul_ln1118_2413_fu_7390_p2.
DSP Report: Generating DSP mul_ln1118_2905_fu_6364_p2, operation Mode is: A''*(B:0x29e).
DSP Report: register data_242_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2905_fu_6364_p2.
DSP Report: register data_242_V_read_1_reg_37676057_reg is absorbed into DSP mul_ln1118_2905_fu_6364_p2.
DSP Report: operator mul_ln1118_2905_fu_6364_p2 is absorbed into DSP mul_ln1118_2905_fu_6364_p2.
DSP Report: Generating DSP mul_ln1118_1940_fu_7185_p2, operation Mode is: A''*(B:0x3fedd).
DSP Report: register mul_ln1118_1940_fu_7185_p2 is absorbed into DSP mul_ln1118_1940_fu_7185_p2.
DSP Report: register mul_ln1118_1940_fu_7185_p2 is absorbed into DSP mul_ln1118_1940_fu_7185_p2.
DSP Report: operator mul_ln1118_1940_fu_7185_p2 is absorbed into DSP mul_ln1118_1940_fu_7185_p2.
DSP Report: Generating DSP add_ln703_3795_fu_37664543_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_3795_fu_37664543_p2 is absorbed into DSP add_ln703_3795_fu_37664543_p2.
DSP Report: Generating DSP mul_ln1118_2732_fu_6019_p2, operation Mode is: A''*(B:0x2a).
DSP Report: register data_228_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2732_fu_6019_p2.
DSP Report: register data_228_V_read_1_reg_37676236_reg is absorbed into DSP mul_ln1118_2732_fu_6019_p2.
DSP Report: operator mul_ln1118_2732_fu_6019_p2 is absorbed into DSP mul_ln1118_2732_fu_6019_p2.
DSP Report: Generating DSP add_ln703_3990_fu_37665793_p2, operation Mode is: PCIN+A:B''+C'.
DSP Report: register add_ln703_3990_fu_37665793_p2 is absorbed into DSP add_ln703_3990_fu_37665793_p2.
DSP Report: register add_ln703_3990_fu_37665793_p2 is absorbed into DSP add_ln703_3990_fu_37665793_p2.
DSP Report: register add_ln703_3990_fu_37665793_p2 is absorbed into DSP add_ln703_3990_fu_37665793_p2.
DSP Report: operator add_ln703_3990_fu_37665793_p2 is absorbed into DSP add_ln703_3990_fu_37665793_p2.
DSP Report: Generating DSP mul_ln1118_2024_fu_4814_p2, operation Mode is: A''*(B:0x3ffad).
DSP Report: register mul_ln1118_2024_fu_4814_p2 is absorbed into DSP mul_ln1118_2024_fu_4814_p2.
DSP Report: register mul_ln1118_2024_fu_4814_p2 is absorbed into DSP mul_ln1118_2024_fu_4814_p2.
DSP Report: operator mul_ln1118_2024_fu_4814_p2 is absorbed into DSP mul_ln1118_2024_fu_4814_p2.
DSP Report: Generating DSP mul_ln1118_1861_fu_5737_p2, operation Mode is: A''*(B:0x3ffb5).
DSP Report: register mul_ln1118_1861_fu_5737_p2 is absorbed into DSP mul_ln1118_1861_fu_5737_p2.
DSP Report: register mul_ln1118_1861_fu_5737_p2 is absorbed into DSP mul_ln1118_1861_fu_5737_p2.
DSP Report: operator mul_ln1118_1861_fu_5737_p2 is absorbed into DSP mul_ln1118_1861_fu_5737_p2.
DSP Report: Generating DSP mul_ln1118_1900_fu_5926_p2, operation Mode is: A''*(B:0x3ffbd).
DSP Report: register mul_ln1118_1900_fu_5926_p2 is absorbed into DSP mul_ln1118_1900_fu_5926_p2.
DSP Report: register mul_ln1118_1900_fu_5926_p2 is absorbed into DSP mul_ln1118_1900_fu_5926_p2.
DSP Report: operator mul_ln1118_1900_fu_5926_p2 is absorbed into DSP mul_ln1118_1900_fu_5926_p2.
DSP Report: Generating DSP mul_ln1118_2004_fu_7603_p2, operation Mode is: A''*(B:0x2f).
DSP Report: register data_168_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2004_fu_7603_p2.
DSP Report: register data_168_V_read_1_reg_37677016_reg is absorbed into DSP mul_ln1118_2004_fu_7603_p2.
DSP Report: operator mul_ln1118_2004_fu_7603_p2 is absorbed into DSP mul_ln1118_2004_fu_7603_p2.
DSP Report: Generating DSP add_ln703_3987_fu_37665767_p2, operation Mode is: PCIN+A''*(B:0x39).
DSP Report: register data_165_V_read_int_reg_reg is absorbed into DSP add_ln703_3987_fu_37665767_p2.
DSP Report: register data_165_V_read_1_reg_37677055_reg is absorbed into DSP add_ln703_3987_fu_37665767_p2.
DSP Report: operator add_ln703_3987_fu_37665767_p2 is absorbed into DSP add_ln703_3987_fu_37665767_p2.
DSP Report: operator mul_ln1118_1971_fu_5844_p2 is absorbed into DSP add_ln703_3987_fu_37665767_p2.
DSP Report: Generating DSP mul_ln1118_2400_fu_3955_p2, operation Mode is: A''*(B:0x3ffcd).
DSP Report: register mul_ln1118_2400_fu_3955_p2 is absorbed into DSP mul_ln1118_2400_fu_3955_p2.
DSP Report: register mul_ln1118_2400_fu_3955_p2 is absorbed into DSP mul_ln1118_2400_fu_3955_p2.
DSP Report: operator mul_ln1118_2400_fu_3955_p2 is absorbed into DSP mul_ln1118_2400_fu_3955_p2.
DSP Report: Generating DSP mul_ln1118_2332_fu_3982_p2, operation Mode is: A''*(B:0x3ffce).
DSP Report: register mul_ln1118_2332_fu_3982_p2 is absorbed into DSP mul_ln1118_2332_fu_3982_p2.
DSP Report: register mul_ln1118_2332_fu_3982_p2 is absorbed into DSP mul_ln1118_2332_fu_3982_p2.
DSP Report: operator mul_ln1118_2332_fu_3982_p2 is absorbed into DSP mul_ln1118_2332_fu_3982_p2.
DSP Report: Generating DSP mul_ln1118_749_fu_7392_p2, operation Mode is: A''*(B:0x3fec6).
DSP Report: register mul_ln1118_749_fu_7392_p2 is absorbed into DSP mul_ln1118_749_fu_7392_p2.
DSP Report: register mul_ln1118_749_fu_7392_p2 is absorbed into DSP mul_ln1118_749_fu_7392_p2.
DSP Report: operator mul_ln1118_749_fu_7392_p2 is absorbed into DSP mul_ln1118_749_fu_7392_p2.
DSP Report: Generating DSP mul_ln1118_1860_fu_7108_p2, operation Mode is: A''*(B:0x3fd22).
DSP Report: register mul_ln1118_1860_fu_7108_p2 is absorbed into DSP mul_ln1118_1860_fu_7108_p2.
DSP Report: register mul_ln1118_1860_fu_7108_p2 is absorbed into DSP mul_ln1118_1860_fu_7108_p2.
DSP Report: operator mul_ln1118_1860_fu_7108_p2 is absorbed into DSP mul_ln1118_1860_fu_7108_p2.
DSP Report: Generating DSP mul_ln1118_1888_fu_5863_p2, operation Mode is: A''*(B:0x3fcd7).
DSP Report: register mul_ln1118_1888_fu_5863_p2 is absorbed into DSP mul_ln1118_1888_fu_5863_p2.
DSP Report: register mul_ln1118_1888_fu_5863_p2 is absorbed into DSP mul_ln1118_1888_fu_5863_p2.
DSP Report: operator mul_ln1118_1888_fu_5863_p2 is absorbed into DSP mul_ln1118_1888_fu_5863_p2.
DSP Report: Generating DSP mul_ln1118_2662_fu_3924_p2, operation Mode is: A''*(B:0x3fe0e).
DSP Report: register mul_ln1118_2662_fu_3924_p2 is absorbed into DSP mul_ln1118_2662_fu_3924_p2.
DSP Report: register mul_ln1118_2662_fu_3924_p2 is absorbed into DSP mul_ln1118_2662_fu_3924_p2.
DSP Report: operator mul_ln1118_2662_fu_3924_p2 is absorbed into DSP mul_ln1118_2662_fu_3924_p2.
DSP Report: Generating DSP mul_ln1118_2589_fu_3953_p2, operation Mode is: A''*(B:0x3fee2).
DSP Report: register mul_ln1118_2589_fu_3953_p2 is absorbed into DSP mul_ln1118_2589_fu_3953_p2.
DSP Report: register mul_ln1118_2589_fu_3953_p2 is absorbed into DSP mul_ln1118_2589_fu_3953_p2.
DSP Report: operator mul_ln1118_2589_fu_3953_p2 is absorbed into DSP mul_ln1118_2589_fu_3953_p2.
DSP Report: Generating DSP mul_ln1118_2567_fu_4447_p2, operation Mode is: A''*(B:0x3feb5).
DSP Report: register mul_ln1118_2567_fu_4447_p2 is absorbed into DSP mul_ln1118_2567_fu_4447_p2.
DSP Report: register mul_ln1118_2567_fu_4447_p2 is absorbed into DSP mul_ln1118_2567_fu_4447_p2.
DSP Report: operator mul_ln1118_2567_fu_4447_p2 is absorbed into DSP mul_ln1118_2567_fu_4447_p2.
DSP Report: Generating DSP mul_ln1118_2686_fu_5921_p2, operation Mode is: A''*(B:0x3ff8b).
DSP Report: register mul_ln1118_2686_fu_5921_p2 is absorbed into DSP mul_ln1118_2686_fu_5921_p2.
DSP Report: register mul_ln1118_2686_fu_5921_p2 is absorbed into DSP mul_ln1118_2686_fu_5921_p2.
DSP Report: operator mul_ln1118_2686_fu_5921_p2 is absorbed into DSP mul_ln1118_2686_fu_5921_p2.
DSP Report: Generating DSP mul_ln1118_1648_fu_4698_p2, operation Mode is: A''*(B:0x76).
DSP Report: register data_138_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1648_fu_4698_p2.
DSP Report: register data_138_V_read_1_reg_37677420_reg is absorbed into DSP mul_ln1118_1648_fu_4698_p2.
DSP Report: operator mul_ln1118_1648_fu_4698_p2 is absorbed into DSP mul_ln1118_1648_fu_4698_p2.
DSP Report: Generating DSP add_ln703_3965_fu_37665635_p2, operation Mode is: PCIN+A''*(B:0x55).
DSP Report: register data_127_V_read_int_reg_reg is absorbed into DSP add_ln703_3965_fu_37665635_p2.
DSP Report: register data_127_V_read_1_reg_37677572_reg is absorbed into DSP add_ln703_3965_fu_37665635_p2.
DSP Report: operator add_ln703_3965_fu_37665635_p2 is absorbed into DSP add_ln703_3965_fu_37665635_p2.
DSP Report: operator mul_ln1118_1519_fu_5528_p2 is absorbed into DSP add_ln703_3965_fu_37665635_p2.
DSP Report: Generating DSP mul_ln1118_2650_fu_4546_p2, operation Mode is: A''*(B:0x3ff93).
DSP Report: register mul_ln1118_2650_fu_4546_p2 is absorbed into DSP mul_ln1118_2650_fu_4546_p2.
DSP Report: register mul_ln1118_2650_fu_4546_p2 is absorbed into DSP mul_ln1118_2650_fu_4546_p2.
DSP Report: operator mul_ln1118_2650_fu_4546_p2 is absorbed into DSP mul_ln1118_2650_fu_4546_p2.
DSP Report: Generating DSP mul_ln1118_1904_fu_5592_p2, operation Mode is: A''*(B:0x3ff9e).
DSP Report: register mul_ln1118_1904_fu_5592_p2 is absorbed into DSP mul_ln1118_1904_fu_5592_p2.
DSP Report: register mul_ln1118_1904_fu_5592_p2 is absorbed into DSP mul_ln1118_1904_fu_5592_p2.
DSP Report: operator mul_ln1118_1904_fu_5592_p2 is absorbed into DSP mul_ln1118_1904_fu_5592_p2.
DSP Report: Generating DSP mul_ln1118_1568_fu_6592_p2, operation Mode is: A''*(B:0x3ffa2).
DSP Report: register mul_ln1118_1568_fu_6592_p2 is absorbed into DSP mul_ln1118_1568_fu_6592_p2.
DSP Report: register mul_ln1118_1568_fu_6592_p2 is absorbed into DSP mul_ln1118_1568_fu_6592_p2.
DSP Report: operator mul_ln1118_1568_fu_6592_p2 is absorbed into DSP mul_ln1118_1568_fu_6592_p2.
DSP Report: Generating DSP mul_ln1118_1504_fu_6258_p2, operation Mode is: A''*(B:0x3ffb6).
DSP Report: register mul_ln1118_1504_fu_6258_p2 is absorbed into DSP mul_ln1118_1504_fu_6258_p2.
DSP Report: register mul_ln1118_1504_fu_6258_p2 is absorbed into DSP mul_ln1118_1504_fu_6258_p2.
DSP Report: operator mul_ln1118_1504_fu_6258_p2 is absorbed into DSP mul_ln1118_1504_fu_6258_p2.
DSP Report: Generating DSP mul_ln1118_1941_fu_4565_p2, operation Mode is: A''*(B:0x3ffb4).
DSP Report: register mul_ln1118_1941_fu_4565_p2 is absorbed into DSP mul_ln1118_1941_fu_4565_p2.
DSP Report: register mul_ln1118_1941_fu_4565_p2 is absorbed into DSP mul_ln1118_1941_fu_4565_p2.
DSP Report: operator mul_ln1118_1941_fu_4565_p2 is absorbed into DSP mul_ln1118_1941_fu_4565_p2.
DSP Report: Generating DSP mul_ln1118_2370_fu_7287_p2, operation Mode is: A''*(B:0x3ffa1).
DSP Report: register mul_ln1118_2370_fu_7287_p2 is absorbed into DSP mul_ln1118_2370_fu_7287_p2.
DSP Report: register mul_ln1118_2370_fu_7287_p2 is absorbed into DSP mul_ln1118_2370_fu_7287_p2.
DSP Report: operator mul_ln1118_2370_fu_7287_p2 is absorbed into DSP mul_ln1118_2370_fu_7287_p2.
DSP Report: Generating DSP mul_ln1118_2151_fu_6466_p2, operation Mode is: A''*(B:0x3ff98).
DSP Report: register mul_ln1118_2151_fu_6466_p2 is absorbed into DSP mul_ln1118_2151_fu_6466_p2.
DSP Report: register mul_ln1118_2151_fu_6466_p2 is absorbed into DSP mul_ln1118_2151_fu_6466_p2.
DSP Report: operator mul_ln1118_2151_fu_6466_p2 is absorbed into DSP mul_ln1118_2151_fu_6466_p2.
DSP Report: Generating DSP mul_ln1118_2862_fu_4663_p2, operation Mode is: A''*(B:0x3f67c).
DSP Report: register mul_ln1118_2862_fu_4663_p2 is absorbed into DSP mul_ln1118_2862_fu_4663_p2.
DSP Report: register mul_ln1118_2862_fu_4663_p2 is absorbed into DSP mul_ln1118_2862_fu_4663_p2.
DSP Report: operator mul_ln1118_2862_fu_4663_p2 is absorbed into DSP mul_ln1118_2862_fu_4663_p2.
DSP Report: Generating DSP mul_ln1118_2538_fu_7432_p2, operation Mode is: A''*(B:0x3f75d).
DSP Report: register mul_ln1118_2538_fu_7432_p2 is absorbed into DSP mul_ln1118_2538_fu_7432_p2.
DSP Report: register mul_ln1118_2538_fu_7432_p2 is absorbed into DSP mul_ln1118_2538_fu_7432_p2.
DSP Report: operator mul_ln1118_2538_fu_7432_p2 is absorbed into DSP mul_ln1118_2538_fu_7432_p2.
DSP Report: Generating DSP mul_ln1118_2893_fu_7170_p2, operation Mode is: A''*(B:0x3f617).
DSP Report: register mul_ln1118_2893_fu_7170_p2 is absorbed into DSP mul_ln1118_2893_fu_7170_p2.
DSP Report: register mul_ln1118_2893_fu_7170_p2 is absorbed into DSP mul_ln1118_2893_fu_7170_p2.
DSP Report: operator mul_ln1118_2893_fu_7170_p2 is absorbed into DSP mul_ln1118_2893_fu_7170_p2.
DSP Report: Generating DSP mul_ln1118_1569_fu_7407_p2, operation Mode is: A2*(B:0x3fa87).
DSP Report: register mul_ln1118_1569_fu_7407_p2 is absorbed into DSP mul_ln1118_1569_fu_7407_p2.
DSP Report: operator mul_ln1118_1569_fu_7407_p2 is absorbed into DSP mul_ln1118_1569_fu_7407_p2.
DSP Report: Generating DSP mul_ln1118_1241_fu_6064_p2, operation Mode is: A2*(B:0x3fbbf).
DSP Report: register mul_ln1118_1241_fu_6064_p2 is absorbed into DSP mul_ln1118_1241_fu_6064_p2.
DSP Report: operator mul_ln1118_1241_fu_6064_p2 is absorbed into DSP mul_ln1118_1241_fu_6064_p2.
DSP Report: Generating DSP mul_ln1118_2593_fu_6438_p2, operation Mode is: A''*(B:0xe2).
DSP Report: register data_217_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2593_fu_6438_p2.
DSP Report: register data_217_V_read_1_reg_37676381_reg is absorbed into DSP mul_ln1118_2593_fu_6438_p2.
DSP Report: operator mul_ln1118_2593_fu_6438_p2 is absorbed into DSP mul_ln1118_2593_fu_6438_p2.
DSP Report: Generating DSP add_ln703_3368_fu_37661864_p2, operation Mode is: PCIN+A''*(B:0x97).
DSP Report: register data_219_V_read_int_reg_reg is absorbed into DSP add_ln703_3368_fu_37661864_p2.
DSP Report: register data_219_V_read_1_reg_37676358_reg is absorbed into DSP add_ln703_3368_fu_37661864_p2.
DSP Report: operator add_ln703_3368_fu_37661864_p2 is absorbed into DSP add_ln703_3368_fu_37661864_p2.
DSP Report: operator mul_ln1118_2623_fu_6097_p2 is absorbed into DSP add_ln703_3368_fu_37661864_p2.
DSP Report: Generating DSP mul_ln1118_2885_fu_4826_p2, operation Mode is: A''*(B:0xe3).
DSP Report: register data_241_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2885_fu_4826_p2.
DSP Report: register data_241_V_read_1_reg_37676067_reg is absorbed into DSP mul_ln1118_2885_fu_4826_p2.
DSP Report: operator mul_ln1118_2885_fu_4826_p2 is absorbed into DSP mul_ln1118_2885_fu_4826_p2.
DSP Report: Generating DSP mul_ln1118_2000_fu_7225_p2, operation Mode is: A''*(B:0x3ff86).
DSP Report: register mul_ln1118_2000_fu_7225_p2 is absorbed into DSP mul_ln1118_2000_fu_7225_p2.
DSP Report: register mul_ln1118_2000_fu_7225_p2 is absorbed into DSP mul_ln1118_2000_fu_7225_p2.
DSP Report: operator mul_ln1118_2000_fu_7225_p2 is absorbed into DSP mul_ln1118_2000_fu_7225_p2.
DSP Report: Generating DSP add_ln703_3370_fu_37661880_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_3370_fu_37661880_p2 is absorbed into DSP add_ln703_3370_fu_37661880_p2.
DSP Report: Generating DSP mul_ln1118_2611_fu_5132_p2, operation Mode is: A''*(B:0x1a).
DSP Report: register data_218_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2611_fu_5132_p2.
DSP Report: register data_218_V_read_1_reg_37676371_reg is absorbed into DSP mul_ln1118_2611_fu_5132_p2.
DSP Report: operator mul_ln1118_2611_fu_5132_p2 is absorbed into DSP mul_ln1118_2611_fu_5132_p2.
DSP Report: Generating DSP add_ln703_3622_fu_37663442_p2, operation Mode is: PCIN+A''*(B:0x1b).
DSP Report: register data_204_V_read_int_reg_reg is absorbed into DSP add_ln703_3622_fu_37663442_p2.
DSP Report: register data_204_V_read_1_reg_37676545_reg is absorbed into DSP add_ln703_3622_fu_37663442_p2.
DSP Report: operator add_ln703_3622_fu_37663442_p2 is absorbed into DSP add_ln703_3622_fu_37663442_p2.
DSP Report: operator mul_ln1118_2436_fu_4161_p2 is absorbed into DSP add_ln703_3622_fu_37663442_p2.
DSP Report: Generating DSP mul_ln1118_2801_fu_4324_p2, operation Mode is: A''*(B:0x3ffe9).
DSP Report: register mul_ln1118_2801_fu_4324_p2 is absorbed into DSP mul_ln1118_2801_fu_4324_p2.
DSP Report: register mul_ln1118_2801_fu_4324_p2 is absorbed into DSP mul_ln1118_2801_fu_4324_p2.
DSP Report: operator mul_ln1118_2801_fu_4324_p2 is absorbed into DSP mul_ln1118_2801_fu_4324_p2.
DSP Report: Generating DSP mul_ln1118_2218_fu_4955_p2, operation Mode is: A''*(B:0x3ff13).
DSP Report: register mul_ln1118_2218_fu_4955_p2 is absorbed into DSP mul_ln1118_2218_fu_4955_p2.
DSP Report: register mul_ln1118_2218_fu_4955_p2 is absorbed into DSP mul_ln1118_2218_fu_4955_p2.
DSP Report: operator mul_ln1118_2218_fu_4955_p2 is absorbed into DSP mul_ln1118_2218_fu_4955_p2.
DSP Report: Generating DSP mul_ln1118_2156_fu_5572_p2, operation Mode is: A''*(B:0x3ff3e).
DSP Report: register mul_ln1118_2156_fu_5572_p2 is absorbed into DSP mul_ln1118_2156_fu_5572_p2.
DSP Report: register mul_ln1118_2156_fu_5572_p2 is absorbed into DSP mul_ln1118_2156_fu_5572_p2.
DSP Report: operator mul_ln1118_2156_fu_5572_p2 is absorbed into DSP mul_ln1118_2156_fu_5572_p2.
DSP Report: Generating DSP mul_ln1118_2144_fu_5511_p2, operation Mode is: A''*(B:0x3ff1d).
DSP Report: register mul_ln1118_2144_fu_5511_p2 is absorbed into DSP mul_ln1118_2144_fu_5511_p2.
DSP Report: register mul_ln1118_2144_fu_5511_p2 is absorbed into DSP mul_ln1118_2144_fu_5511_p2.
DSP Report: operator mul_ln1118_2144_fu_5511_p2 is absorbed into DSP mul_ln1118_2144_fu_5511_p2.
DSP Report: Generating DSP mul_ln1118_2409_fu_5848_p2, operation Mode is: A''*(B:0xc6).
DSP Report: register data_202_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2409_fu_5848_p2.
DSP Report: register data_202_V_read_1_reg_37676570_reg is absorbed into DSP mul_ln1118_2409_fu_5848_p2.
DSP Report: operator mul_ln1118_2409_fu_5848_p2 is absorbed into DSP mul_ln1118_2409_fu_5848_p2.
DSP Report: Generating DSP add_ln703_3418_fu_37662194_p2, operation Mode is: PCIN+A''*(B:0xe6).
DSP Report: register data_205_V_read_int_reg_reg is absorbed into DSP add_ln703_3418_fu_37662194_p2.
DSP Report: register data_205_V_read_1_reg_37676535_reg is absorbed into DSP add_ln703_3418_fu_37662194_p2.
DSP Report: operator add_ln703_3418_fu_37662194_p2 is absorbed into DSP add_ln703_3418_fu_37662194_p2.
DSP Report: operator mul_ln1118_2448_fu_5788_p2 is absorbed into DSP add_ln703_3418_fu_37662194_p2.
DSP Report: Generating DSP add_ln703_3418_reg_37683145_reg, operation Mode is: PCIN+A''*(B:0xd3).
DSP Report: register data_216_V_read_int_reg_reg is absorbed into DSP add_ln703_3418_reg_37683145_reg.
DSP Report: register data_216_V_read_1_reg_37676392_reg is absorbed into DSP add_ln703_3418_reg_37683145_reg.
DSP Report: register add_ln703_3418_reg_37683145_reg is absorbed into DSP add_ln703_3418_reg_37683145_reg.
DSP Report: operator add_ln703_3418_fu_37662194_p2 is absorbed into DSP add_ln703_3418_reg_37683145_reg.
DSP Report: operator mul_ln1118_2583_fu_4911_p2 is absorbed into DSP add_ln703_3418_reg_37683145_reg.
DSP Report: Generating DSP mul_ln1118_2594_fu_6519_p2, operation Mode is: A''*(B:0xb2).
DSP Report: register data_217_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2594_fu_6519_p2.
DSP Report: register data_217_V_read_1_reg_37676381_reg is absorbed into DSP mul_ln1118_2594_fu_6519_p2.
DSP Report: operator mul_ln1118_2594_fu_6519_p2 is absorbed into DSP mul_ln1118_2594_fu_6519_p2.
DSP Report: Generating DSP add_ln703_3421_fu_37662220_p2, operation Mode is: PCIN+A''*(B:0xf5).
DSP Report: register data_225_V_read_int_reg_reg is absorbed into DSP add_ln703_3421_fu_37662220_p2.
DSP Report: register data_225_V_read_1_reg_37676275_reg is absorbed into DSP add_ln703_3421_fu_37662220_p2.
DSP Report: operator add_ln703_3421_fu_37662220_p2 is absorbed into DSP add_ln703_3421_fu_37662220_p2.
DSP Report: operator mul_ln1118_2692_fu_5884_p2 is absorbed into DSP add_ln703_3421_fu_37662220_p2.
DSP Report: Generating DSP add_ln703_3421_fu_37662220_p2, operation Mode is: PCIN+A''*(B:0xb1).
DSP Report: register data_229_V_read_int_reg_reg is absorbed into DSP add_ln703_3421_fu_37662220_p2.
DSP Report: register data_229_V_read_1_reg_37676222_reg is absorbed into DSP add_ln703_3421_fu_37662220_p2.
DSP Report: operator add_ln703_3421_fu_37662220_p2 is absorbed into DSP add_ln703_3421_fu_37662220_p2.
DSP Report: operator mul_ln1118_2740_fu_4045_p2 is absorbed into DSP add_ln703_3421_fu_37662220_p2.
DSP Report: Generating DSP add_ln703_3421_reg_37683150_reg, operation Mode is: PCIN+A''*(B:0xeb).
DSP Report: register data_219_V_read_int_reg_reg is absorbed into DSP add_ln703_3421_reg_37683150_reg.
DSP Report: register data_219_V_read_1_reg_37676358_reg is absorbed into DSP add_ln703_3421_reg_37683150_reg.
DSP Report: register add_ln703_3421_reg_37683150_reg is absorbed into DSP add_ln703_3421_reg_37683150_reg.
DSP Report: operator add_ln703_3421_fu_37662220_p2 is absorbed into DSP add_ln703_3421_reg_37683150_reg.
DSP Report: operator mul_ln1118_2624_fu_3842_p2 is absorbed into DSP add_ln703_3421_reg_37683150_reg.
DSP Report: Generating DSP mul_ln1118_2812_fu_3802_p2, operation Mode is: A''*(B:0xda).
DSP Report: register data_235_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2812_fu_3802_p2.
DSP Report: register data_235_V_read_1_reg_37676146_reg is absorbed into DSP mul_ln1118_2812_fu_3802_p2.
DSP Report: operator mul_ln1118_2812_fu_3802_p2 is absorbed into DSP mul_ln1118_2812_fu_3802_p2.
DSP Report: Generating DSP mul_ln1118_2305_fu_4419_p2, operation Mode is: A''*(B:0x3ffa7).
DSP Report: register mul_ln1118_2305_fu_4419_p2 is absorbed into DSP mul_ln1118_2305_fu_4419_p2.
DSP Report: register mul_ln1118_2305_fu_4419_p2 is absorbed into DSP mul_ln1118_2305_fu_4419_p2.
DSP Report: operator mul_ln1118_2305_fu_4419_p2 is absorbed into DSP mul_ln1118_2305_fu_4419_p2.
DSP Report: Generating DSP add_ln703_3424_reg_37683155_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_3424_reg_37683155_reg is absorbed into DSP add_ln703_3424_reg_37683155_reg.
DSP Report: operator add_ln703_3424_fu_37662232_p2 is absorbed into DSP add_ln703_3424_reg_37683155_reg.
DSP Report: Generating DSP mul_ln1118_2685_fu_4758_p2, operation Mode is: A''*(B:0x3ff1f).
DSP Report: register mul_ln1118_2685_fu_4758_p2 is absorbed into DSP mul_ln1118_2685_fu_4758_p2.
DSP Report: register mul_ln1118_2685_fu_4758_p2 is absorbed into DSP mul_ln1118_2685_fu_4758_p2.
DSP Report: operator mul_ln1118_2685_fu_4758_p2 is absorbed into DSP mul_ln1118_2685_fu_4758_p2.
DSP Report: Generating DSP mul_ln1118_2649_fu_5356_p2, operation Mode is: A''*(B:0x3ff24).
DSP Report: register mul_ln1118_2649_fu_5356_p2 is absorbed into DSP mul_ln1118_2649_fu_5356_p2.
DSP Report: register mul_ln1118_2649_fu_5356_p2 is absorbed into DSP mul_ln1118_2649_fu_5356_p2.
DSP Report: operator mul_ln1118_2649_fu_5356_p2 is absorbed into DSP mul_ln1118_2649_fu_5356_p2.
DSP Report: Generating DSP mul_ln1118_2616_fu_5942_p2, operation Mode is: A''*(B:0x6b).
DSP Report: register data_219_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2616_fu_5942_p2.
DSP Report: register data_219_V_read_1_reg_37676358_reg is absorbed into DSP mul_ln1118_2616_fu_5942_p2.
DSP Report: operator mul_ln1118_2616_fu_5942_p2 is absorbed into DSP mul_ln1118_2616_fu_5942_p2.
DSP Report: Generating DSP add_ln703_2600_fu_37656867_p2, operation Mode is: PCIN+A''*(B:0x55).
DSP Report: register data_229_V_read_int_reg_reg is absorbed into DSP add_ln703_2600_fu_37656867_p2.
DSP Report: register data_229_V_read_1_reg_37676222_reg is absorbed into DSP add_ln703_2600_fu_37656867_p2.
DSP Report: operator add_ln703_2600_fu_37656867_p2 is absorbed into DSP add_ln703_2600_fu_37656867_p2.
DSP Report: operator mul_ln1118_2734_fu_4558_p2 is absorbed into DSP add_ln703_2600_fu_37656867_p2.
DSP Report: Generating DSP mul_ln1118_2526_fu_6435_p2, operation Mode is: A''*(B:0x3ff4d).
DSP Report: register mul_ln1118_2526_fu_6435_p2 is absorbed into DSP mul_ln1118_2526_fu_6435_p2.
DSP Report: register mul_ln1118_2526_fu_6435_p2 is absorbed into DSP mul_ln1118_2526_fu_6435_p2.
DSP Report: operator mul_ln1118_2526_fu_6435_p2 is absorbed into DSP mul_ln1118_2526_fu_6435_p2.
DSP Report: Generating DSP mul_ln1118_2341_fu_7544_p2, operation Mode is: A''*(B:0x3ff24).
DSP Report: register mul_ln1118_2341_fu_7544_p2 is absorbed into DSP mul_ln1118_2341_fu_7544_p2.
DSP Report: register mul_ln1118_2341_fu_7544_p2 is absorbed into DSP mul_ln1118_2341_fu_7544_p2.
DSP Report: operator mul_ln1118_2341_fu_7544_p2 is absorbed into DSP mul_ln1118_2341_fu_7544_p2.
DSP Report: Generating DSP mul_ln1118_1107_fu_5691_p2, operation Mode is: A2*(B:0x58).
DSP Report: register data_93_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1107_fu_5691_p2.
DSP Report: operator mul_ln1118_1107_fu_5691_p2 is absorbed into DSP mul_ln1118_1107_fu_5691_p2.
DSP Report: Generating DSP add_ln703_1585_reg_37679835_reg, operation Mode is: PCIN+A2*(B:0x7b).
DSP Report: register data_104_V_read_int_reg_reg is absorbed into DSP add_ln703_1585_reg_37679835_reg.
DSP Report: register add_ln703_1585_reg_37679835_reg is absorbed into DSP add_ln703_1585_reg_37679835_reg.
DSP Report: operator add_ln703_1585_fu_37609611_p2 is absorbed into DSP add_ln703_1585_reg_37679835_reg.
DSP Report: operator mul_ln1118_1239_fu_4770_p2 is absorbed into DSP add_ln703_1585_reg_37679835_reg.
DSP Report: Generating DSP add_ln703_1586_fu_37650713_p2, operation Mode is: PCIN+A''*(B:0x65).
DSP Report: register data_90_V_read_int_reg_reg is absorbed into DSP add_ln703_1586_fu_37650713_p2.
DSP Report: register zext_ln1118_1042_reg_37679406_reg is absorbed into DSP add_ln703_1586_fu_37650713_p2.
DSP Report: operator add_ln703_1586_fu_37650713_p2 is absorbed into DSP add_ln703_1586_fu_37650713_p2.
DSP Report: operator mul_ln1118_1072_fu_7252_p2 is absorbed into DSP add_ln703_1586_fu_37650713_p2.
DSP Report: Generating DSP mul_ln1118_2588_fu_4633_p2, operation Mode is: A''*(B:0x3ff15).
DSP Report: register mul_ln1118_2588_fu_4633_p2 is absorbed into DSP mul_ln1118_2588_fu_4633_p2.
DSP Report: register mul_ln1118_2588_fu_4633_p2 is absorbed into DSP mul_ln1118_2588_fu_4633_p2.
DSP Report: operator mul_ln1118_2588_fu_4633_p2 is absorbed into DSP mul_ln1118_2588_fu_4633_p2.
DSP Report: Generating DSP mul_ln1118_1779_fu_6247_p2, operation Mode is: A''*(B:0x27).
DSP Report: register data_149_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1779_fu_6247_p2.
DSP Report: register data_149_V_read_1_reg_37677277_reg is absorbed into DSP mul_ln1118_1779_fu_6247_p2.
DSP Report: operator mul_ln1118_1779_fu_6247_p2 is absorbed into DSP mul_ln1118_1779_fu_6247_p2.
DSP Report: Generating DSP add_ln703_2461_fu_37656036_p2, operation Mode is: PCIN+(A:0x0):B''+C'.
DSP Report: register add_ln703_2461_fu_37656036_p2 is absorbed into DSP add_ln703_2461_fu_37656036_p2.
DSP Report: register add_ln703_2461_fu_37656036_p2 is absorbed into DSP add_ln703_2461_fu_37656036_p2.
DSP Report: register add_ln703_2461_fu_37656036_p2 is absorbed into DSP add_ln703_2461_fu_37656036_p2.
DSP Report: operator add_ln703_2461_fu_37656036_p2 is absorbed into DSP add_ln703_2461_fu_37656036_p2.
DSP Report: Generating DSP mul_ln1118_2679_fu_4031_p2, operation Mode is: A''*(B:0x3ff99).
DSP Report: register mul_ln1118_2679_fu_4031_p2 is absorbed into DSP mul_ln1118_2679_fu_4031_p2.
DSP Report: register mul_ln1118_2679_fu_4031_p2 is absorbed into DSP mul_ln1118_2679_fu_4031_p2.
DSP Report: operator mul_ln1118_2679_fu_4031_p2 is absorbed into DSP mul_ln1118_2679_fu_4031_p2.
DSP Report: Generating DSP mul_ln1118_2855_fu_3866_p2, operation Mode is: A''*(B:0x3ff9e).
DSP Report: register mul_ln1118_2855_fu_3866_p2 is absorbed into DSP mul_ln1118_2855_fu_3866_p2.
DSP Report: register mul_ln1118_2855_fu_3866_p2 is absorbed into DSP mul_ln1118_2855_fu_3866_p2.
DSP Report: operator mul_ln1118_2855_fu_3866_p2 is absorbed into DSP mul_ln1118_2855_fu_3866_p2.
DSP Report: Generating DSP add_ln703_3205_fu_37660780_p2, operation Mode is: C+A''*(B:0x5b).
DSP Report: register data_206_V_read_int_reg_reg is absorbed into DSP add_ln703_3205_fu_37660780_p2.
DSP Report: register data_206_V_read_1_reg_37676521_reg is absorbed into DSP add_ln703_3205_fu_37660780_p2.
DSP Report: operator add_ln703_3205_fu_37660780_p2 is absorbed into DSP add_ln703_3205_fu_37660780_p2.
DSP Report: operator mul_ln1118_2459_fu_7241_p2 is absorbed into DSP add_ln703_3205_fu_37660780_p2.
DSP Report: Generating DSP mul_ln1118_2772_fu_5790_p2, operation Mode is: A''*(B:0x71).
DSP Report: register data_232_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2772_fu_5790_p2.
DSP Report: register data_232_V_read_1_reg_37676184_reg is absorbed into DSP mul_ln1118_2772_fu_5790_p2.
DSP Report: operator mul_ln1118_2772_fu_5790_p2 is absorbed into DSP mul_ln1118_2772_fu_5790_p2.
DSP Report: Generating DSP mul_ln1118_2431_fu_4144_p2, operation Mode is: A''*(B:0x3ffdd).
DSP Report: register mul_ln1118_2431_fu_4144_p2 is absorbed into DSP mul_ln1118_2431_fu_4144_p2.
DSP Report: register mul_ln1118_2431_fu_4144_p2 is absorbed into DSP mul_ln1118_2431_fu_4144_p2.
DSP Report: operator mul_ln1118_2431_fu_4144_p2 is absorbed into DSP mul_ln1118_2431_fu_4144_p2.
DSP Report: Generating DSP mul_ln1118_2419_fu_6642_p2, operation Mode is: A''*(B:0x3ffdd).
DSP Report: register mul_ln1118_2419_fu_6642_p2 is absorbed into DSP mul_ln1118_2419_fu_6642_p2.
DSP Report: register mul_ln1118_2419_fu_6642_p2 is absorbed into DSP mul_ln1118_2419_fu_6642_p2.
DSP Report: operator mul_ln1118_2419_fu_6642_p2 is absorbed into DSP mul_ln1118_2419_fu_6642_p2.
DSP Report: Generating DSP add_ln703_3208_reg_37682965_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_3208_reg_37682965_reg is absorbed into DSP add_ln703_3208_reg_37682965_reg.
DSP Report: operator add_ln703_3208_fu_37660802_p2 is absorbed into DSP add_ln703_3208_reg_37682965_reg.
DSP Report: Generating DSP mul_ln1118_2797_fu_6959_p2, operation Mode is: A''*(B:0x95).
DSP Report: register data_234_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2797_fu_6959_p2.
DSP Report: register data_234_V_read_1_reg_37676159_reg is absorbed into DSP mul_ln1118_2797_fu_6959_p2.
DSP Report: operator mul_ln1118_2797_fu_6959_p2 is absorbed into DSP mul_ln1118_2797_fu_6959_p2.
DSP Report: Generating DSP add_ln703_3201_reg_37682950_reg, operation Mode is: PCIN+A''*(B:0xaa).
DSP Report: register data_235_V_read_int_reg_reg is absorbed into DSP add_ln703_3201_reg_37682950_reg.
DSP Report: register data_235_V_read_1_reg_37676146_reg is absorbed into DSP add_ln703_3201_reg_37682950_reg.
DSP Report: register add_ln703_3201_reg_37682950_reg is absorbed into DSP add_ln703_3201_reg_37682950_reg.
DSP Report: operator add_ln703_3201_fu_37660758_p2 is absorbed into DSP add_ln703_3201_reg_37682950_reg.
DSP Report: operator mul_ln1118_2808_fu_7520_p2 is absorbed into DSP add_ln703_3201_reg_37682950_reg.
DSP Report: Generating DSP mul_ln1118_2492_fu_7661_p2, operation Mode is: A''*(B:0x3ffbd).
DSP Report: register mul_ln1118_2492_fu_7661_p2 is absorbed into DSP mul_ln1118_2492_fu_7661_p2.
DSP Report: register mul_ln1118_2492_fu_7661_p2 is absorbed into DSP mul_ln1118_2492_fu_7661_p2.
DSP Report: operator mul_ln1118_2492_fu_7661_p2 is absorbed into DSP mul_ln1118_2492_fu_7661_p2.
DSP Report: Generating DSP add_ln703_3202_fu_37660764_p2, operation Mode is: C+A''*(B:0x9c).
DSP Report: register data_240_V_read_int_reg_reg is absorbed into DSP add_ln703_3202_fu_37660764_p2.
DSP Report: register data_240_V_read_1_reg_37676076_reg is absorbed into DSP add_ln703_3202_fu_37660764_p2.
DSP Report: operator add_ln703_3202_fu_37660764_p2 is absorbed into DSP add_ln703_3202_fu_37660764_p2.
DSP Report: operator mul_ln1118_2866_fu_5003_p2 is absorbed into DSP add_ln703_3202_fu_37660764_p2.
DSP Report: Generating DSP add_ln703_3203_reg_37682955_reg, operation Mode is: PCIN+A''*(B:0x93).
DSP Report: register data_237_V_read_int_reg_reg is absorbed into DSP add_ln703_3203_reg_37682955_reg.
DSP Report: register data_237_V_read_1_reg_37676120_reg is absorbed into DSP add_ln703_3203_reg_37682955_reg.
DSP Report: register add_ln703_3203_reg_37682955_reg is absorbed into DSP add_ln703_3203_reg_37682955_reg.
DSP Report: operator add_ln703_3203_fu_37660774_p2 is absorbed into DSP add_ln703_3203_reg_37682955_reg.
DSP Report: operator mul_ln1118_2833_fu_4425_p2 is absorbed into DSP add_ln703_3203_reg_37682955_reg.
DSP Report: Generating DSP mul_ln1118_2676_fu_5894_p2, operation Mode is: A''*(B:0x3ffa8).
DSP Report: register mul_ln1118_2676_fu_5894_p2 is absorbed into DSP mul_ln1118_2676_fu_5894_p2.
DSP Report: register mul_ln1118_2676_fu_5894_p2 is absorbed into DSP mul_ln1118_2676_fu_5894_p2.
DSP Report: operator mul_ln1118_2676_fu_5894_p2 is absorbed into DSP mul_ln1118_2676_fu_5894_p2.
DSP Report: Generating DSP mul_ln1118_2565_fu_4367_p2, operation Mode is: A''*(B:0x3ff9a).
DSP Report: register mul_ln1118_2565_fu_4367_p2 is absorbed into DSP mul_ln1118_2565_fu_4367_p2.
DSP Report: register mul_ln1118_2565_fu_4367_p2 is absorbed into DSP mul_ln1118_2565_fu_4367_p2.
DSP Report: operator mul_ln1118_2565_fu_4367_p2 is absorbed into DSP mul_ln1118_2565_fu_4367_p2.
DSP Report: Generating DSP mul_ln1118_2537_fu_7089_p2, operation Mode is: A''*(B:0x3ff85).
DSP Report: register mul_ln1118_2537_fu_7089_p2 is absorbed into DSP mul_ln1118_2537_fu_7089_p2.
DSP Report: register mul_ln1118_2537_fu_7089_p2 is absorbed into DSP mul_ln1118_2537_fu_7089_p2.
DSP Report: operator mul_ln1118_2537_fu_7089_p2 is absorbed into DSP mul_ln1118_2537_fu_7089_p2.
DSP Report: Generating DSP mul_ln1118_1798_fu_5178_p2, operation Mode is: A''*(B:0x3fec5).
DSP Report: register mul_ln1118_1798_fu_5178_p2 is absorbed into DSP mul_ln1118_1798_fu_5178_p2.
DSP Report: register mul_ln1118_1798_fu_5178_p2 is absorbed into DSP mul_ln1118_1798_fu_5178_p2.
DSP Report: operator mul_ln1118_1798_fu_5178_p2 is absorbed into DSP mul_ln1118_1798_fu_5178_p2.
DSP Report: Generating DSP mul_ln1118_1763_fu_4819_p2, operation Mode is: A''*(B:0x3fef7).
DSP Report: register mul_ln1118_1763_fu_4819_p2 is absorbed into DSP mul_ln1118_1763_fu_4819_p2.
DSP Report: register mul_ln1118_1763_fu_4819_p2 is absorbed into DSP mul_ln1118_1763_fu_4819_p2.
DSP Report: operator mul_ln1118_1763_fu_4819_p2 is absorbed into DSP mul_ln1118_1763_fu_4819_p2.
DSP Report: Generating DSP mul_ln1118_2049_fu_5397_p2, operation Mode is: A''*(B:0x17f).
DSP Report: register data_172_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2049_fu_5397_p2.
DSP Report: register data_172_V_read_1_reg_37676971_reg is absorbed into DSP mul_ln1118_2049_fu_5397_p2.
DSP Report: operator mul_ln1118_2049_fu_5397_p2 is absorbed into DSP mul_ln1118_2049_fu_5397_p2.
DSP Report: Generating DSP add_ln703_3070_fu_37659901_p2, operation Mode is: PCIN+A''*(B:0x1a7).
DSP Report: register data_178_V_read_int_reg_reg is absorbed into DSP add_ln703_3070_fu_37659901_p2.
DSP Report: register data_178_V_read_1_reg_37676900_reg is absorbed into DSP add_ln703_3070_fu_37659901_p2.
DSP Report: operator add_ln703_3070_fu_37659901_p2 is absorbed into DSP add_ln703_3070_fu_37659901_p2.
DSP Report: operator mul_ln1118_2129_fu_6240_p2 is absorbed into DSP add_ln703_3070_fu_37659901_p2.
DSP Report: Generating DSP add_ln703_3070_reg_37682830_reg, operation Mode is: PCIN+A''*(B:0x170).
DSP Report: register data_207_V_read_int_reg_reg is absorbed into DSP add_ln703_3070_reg_37682830_reg.
DSP Report: register data_207_V_read_1_reg_37676506_reg is absorbed into DSP add_ln703_3070_reg_37682830_reg.
DSP Report: register add_ln703_3070_reg_37682830_reg is absorbed into DSP add_ln703_3070_reg_37682830_reg.
DSP Report: operator add_ln703_3070_fu_37659901_p2 is absorbed into DSP add_ln703_3070_reg_37682830_reg.
DSP Report: operator mul_ln1118_2466_fu_7461_p2 is absorbed into DSP add_ln703_3070_reg_37682830_reg.
DSP Report: Generating DSP mul_ln1118_1110_fu_6158_p2, operation Mode is: A''*(B:0x171).
DSP Report: register data_94_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1110_fu_6158_p2.
DSP Report: register data_94_V_read_1_reg_37678006_reg is absorbed into DSP mul_ln1118_1110_fu_6158_p2.
DSP Report: operator mul_ln1118_1110_fu_6158_p2 is absorbed into DSP mul_ln1118_1110_fu_6158_p2.
DSP Report: Generating DSP add_ln703_3068_fu_37659885_p2, operation Mode is: PCIN+A''*(B:0x16b).
DSP Report: register data_118_V_read_int_reg_reg is absorbed into DSP add_ln703_3068_fu_37659885_p2.
DSP Report: register data_118_V_read_1_reg_37677688_reg is absorbed into DSP add_ln703_3068_fu_37659885_p2.
DSP Report: operator add_ln703_3068_fu_37659885_p2 is absorbed into DSP add_ln703_3068_fu_37659885_p2.
DSP Report: operator mul_ln1118_1394_fu_4933_p2 is absorbed into DSP add_ln703_3068_fu_37659885_p2.
DSP Report: Generating DSP add_ln703_3068_fu_37659885_p2, operation Mode is: PCIN+A''*(B:0x12f).
DSP Report: register data_121_V_read_int_reg_reg is absorbed into DSP add_ln703_3068_fu_37659885_p2.
DSP Report: register data_121_V_read_1_reg_37677651_reg is absorbed into DSP add_ln703_3068_fu_37659885_p2.
DSP Report: operator add_ln703_3068_fu_37659885_p2 is absorbed into DSP add_ln703_3068_fu_37659885_p2.
DSP Report: operator mul_ln1118_1434_fu_6453_p2 is absorbed into DSP add_ln703_3068_fu_37659885_p2.
DSP Report: Generating DSP mul_ln1118_1470_fu_6497_p2, operation Mode is: A''*(B:0x13b).
DSP Report: register data_124_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1470_fu_6497_p2.
DSP Report: register data_124_V_read_1_reg_37677612_reg is absorbed into DSP mul_ln1118_1470_fu_6497_p2.
DSP Report: operator mul_ln1118_1470_fu_6497_p2 is absorbed into DSP mul_ln1118_1470_fu_6497_p2.
DSP Report: Generating DSP add_ln703_3067_fu_37659875_p2, operation Mode is: PCIN+A''*(B:0x10b).
DSP Report: register data_148_V_read_int_reg_reg is absorbed into DSP add_ln703_3067_fu_37659875_p2.
DSP Report: register data_148_V_read_1_reg_37677292_reg is absorbed into DSP add_ln703_3067_fu_37659875_p2.
DSP Report: operator add_ln703_3067_fu_37659875_p2 is absorbed into DSP add_ln703_3067_fu_37659875_p2.
DSP Report: operator mul_ln1118_1766_fu_6185_p2 is absorbed into DSP add_ln703_3067_fu_37659875_p2.
DSP Report: Generating DSP add_ln703_3067_fu_37659875_p2, operation Mode is: PCIN+A''*(B:0x11f).
DSP Report: register data_169_V_read_int_reg_reg is absorbed into DSP add_ln703_3067_fu_37659875_p2.
DSP Report: register data_169_V_read_1_reg_37677004_reg is absorbed into DSP add_ln703_3067_fu_37659875_p2.
DSP Report: operator add_ln703_3067_fu_37659875_p2 is absorbed into DSP add_ln703_3067_fu_37659875_p2.
DSP Report: operator mul_ln1118_2010_fu_4921_p2 is absorbed into DSP add_ln703_3067_fu_37659875_p2.
DSP Report: Generating DSP add_ln703_3068_reg_37682825_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register add_ln703_3068_reg_37682825_reg is absorbed into DSP add_ln703_3068_reg_37682825_reg.
DSP Report: operator add_ln703_3068_fu_37659885_p2 is absorbed into DSP add_ln703_3068_reg_37682825_reg.
DSP Report: Generating DSP mul_ln1118_2467_fu_7462_p2, operation Mode is: A''*(B:0x27).
DSP Report: register data_207_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2467_fu_7462_p2.
DSP Report: register data_207_V_read_1_reg_37676506_reg is absorbed into DSP mul_ln1118_2467_fu_7462_p2.
DSP Report: operator mul_ln1118_2467_fu_7462_p2 is absorbed into DSP mul_ln1118_2467_fu_7462_p2.
DSP Report: Generating DSP add_ln703_3212_fu_37660818_p2, operation Mode is: PCIN+A''*(B:0x36).
DSP Report: register data_213_V_read_int_reg_reg is absorbed into DSP add_ln703_3212_fu_37660818_p2.
DSP Report: register data_213_V_read_1_reg_37676431_reg is absorbed into DSP add_ln703_3212_fu_37660818_p2.
DSP Report: operator add_ln703_3212_fu_37660818_p2 is absorbed into DSP add_ln703_3212_fu_37660818_p2.
DSP Report: operator mul_ln1118_2542_fu_4346_p2 is absorbed into DSP add_ln703_3212_fu_37660818_p2.
DSP Report: Generating DSP mul_ln1118_2570_fu_3804_p2, operation Mode is: A''*(B:0x3ff57).
DSP Report: register mul_ln1118_2570_fu_3804_p2 is absorbed into DSP mul_ln1118_2570_fu_3804_p2.
DSP Report: register mul_ln1118_2570_fu_3804_p2 is absorbed into DSP mul_ln1118_2570_fu_3804_p2.
DSP Report: operator mul_ln1118_2570_fu_3804_p2 is absorbed into DSP mul_ln1118_2570_fu_3804_p2.
DSP Report: Generating DSP mul_ln1118_2517_fu_4724_p2, operation Mode is: A''*(B:0xd6).
DSP Report: register data_211_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2517_fu_4724_p2.
DSP Report: register data_211_V_read_1_reg_37676454_reg is absorbed into DSP mul_ln1118_2517_fu_4724_p2.
DSP Report: operator mul_ln1118_2517_fu_4724_p2 is absorbed into DSP mul_ln1118_2517_fu_4724_p2.
DSP Report: Generating DSP mul_ln1118_2620_fu_5147_p2, operation Mode is: A''*(B:0xd7).
DSP Report: register data_219_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2620_fu_5147_p2.
DSP Report: register data_219_V_read_1_reg_37676358_reg is absorbed into DSP mul_ln1118_2620_fu_5147_p2.
DSP Report: operator mul_ln1118_2620_fu_5147_p2 is absorbed into DSP mul_ln1118_2620_fu_5147_p2.
DSP Report: Generating DSP add_ln703_3196_fu_37660732_p2, operation Mode is: PCIN+(A:0x0):B2+C'.
DSP Report: register data_225_V_read_1_reg_37676275_reg is absorbed into DSP add_ln703_3196_fu_37660732_p2.
DSP Report: register add_ln703_3196_fu_37660732_p2 is absorbed into DSP add_ln703_3196_fu_37660732_p2.
DSP Report: operator add_ln703_3196_fu_37660732_p2 is absorbed into DSP add_ln703_3196_fu_37660732_p2.
DSP Report: Generating DSP mul_ln1118_2405_fu_3960_p2, operation Mode is: A''*(B:0xa5).
DSP Report: register data_202_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2405_fu_3960_p2.
DSP Report: register data_202_V_read_1_reg_37676570_reg is absorbed into DSP mul_ln1118_2405_fu_3960_p2.
DSP Report: operator mul_ln1118_2405_fu_3960_p2 is absorbed into DSP mul_ln1118_2405_fu_3960_p2.
DSP Report: Generating DSP add_ln703_3195_fu_37660722_p2, operation Mode is: PCIN+A''*(B:0x97).
DSP Report: register data_205_V_read_int_reg_reg is absorbed into DSP add_ln703_3195_fu_37660722_p2.
DSP Report: register data_205_V_read_1_reg_37676535_reg is absorbed into DSP add_ln703_3195_fu_37660722_p2.
DSP Report: operator add_ln703_3195_fu_37660722_p2 is absorbed into DSP add_ln703_3195_fu_37660722_p2.
DSP Report: operator mul_ln1118_2444_fu_6919_p2 is absorbed into DSP add_ln703_3195_fu_37660722_p2.
DSP Report: Generating DSP add_ln703_3195_fu_37660722_p2, operation Mode is: PCIN+A''*(B:0xa3).
DSP Report: register data_210_V_read_int_reg_reg is absorbed into DSP add_ln703_3195_fu_37660722_p2.
DSP Report: register data_210_V_read_1_reg_37676464_reg is absorbed into DSP add_ln703_3195_fu_37660722_p2.
DSP Report: operator add_ln703_3195_fu_37660722_p2 is absorbed into DSP add_ln703_3195_fu_37660722_p2.
DSP Report: operator mul_ln1118_2504_fu_5661_p2 is absorbed into DSP add_ln703_3195_fu_37660722_p2.
DSP Report: Generating DSP add_ln703_3198_reg_37682945_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_3198_reg_37682945_reg is absorbed into DSP add_ln703_3198_reg_37682945_reg.
DSP Report: operator add_ln703_3198_fu_37660752_p2 is absorbed into DSP add_ln703_3198_reg_37682945_reg.
DSP Report: Generating DSP mul_ln1118_1820_fu_4560_p2, operation Mode is: A''*(B:0x3ff8e).
DSP Report: register mul_ln1118_1820_fu_4560_p2 is absorbed into DSP mul_ln1118_1820_fu_4560_p2.
DSP Report: register mul_ln1118_1820_fu_4560_p2 is absorbed into DSP mul_ln1118_1820_fu_4560_p2.
DSP Report: operator mul_ln1118_1820_fu_4560_p2 is absorbed into DSP mul_ln1118_1820_fu_4560_p2.
DSP Report: Generating DSP mul_ln1118_1307_fu_5081_p2, operation Mode is: A''*(B:0x59).
DSP Report: register data_111_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1307_fu_5081_p2.
DSP Report: register zext_ln1118_1307_reg_37679457_reg is absorbed into DSP mul_ln1118_1307_fu_5081_p2.
DSP Report: operator mul_ln1118_1307_fu_5081_p2 is absorbed into DSP mul_ln1118_1307_fu_5081_p2.
DSP Report: Generating DSP add_ln703_1845_fu_37652342_p2, operation Mode is: PCIN+A''*(B:0x66).
DSP Report: register data_99_V_read_int_reg_reg is absorbed into DSP add_ln703_1845_fu_37652342_p2.
DSP Report: register data_99_V_read_1_reg_37677941_reg is absorbed into DSP add_ln703_1845_fu_37652342_p2.
DSP Report: operator add_ln703_1845_fu_37652342_p2 is absorbed into DSP add_ln703_1845_fu_37652342_p2.
DSP Report: operator mul_ln1118_1171_fu_7465_p2 is absorbed into DSP add_ln703_1845_fu_37652342_p2.
DSP Report: Generating DSP mul_ln1118_1331_fu_5106_p2, operation Mode is: A''*(B:0x49).
DSP Report: register data_113_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1331_fu_5106_p2.
DSP Report: register data_113_V_read_1_reg_37677753_reg is absorbed into DSP mul_ln1118_1331_fu_5106_p2.
DSP Report: operator mul_ln1118_1331_fu_5106_p2 is absorbed into DSP mul_ln1118_1331_fu_5106_p2.
DSP Report: Generating DSP add_ln703_1846_reg_37681445_reg, operation Mode is: PCIN+A''*(B:0x7d).
DSP Report: register data_119_V_read_int_reg_reg is absorbed into DSP add_ln703_1846_reg_37681445_reg.
DSP Report: register data_119_V_read_1_reg_37677677_reg is absorbed into DSP add_ln703_1846_reg_37681445_reg.
DSP Report: register add_ln703_1846_reg_37681445_reg is absorbed into DSP add_ln703_1846_reg_37681445_reg.
DSP Report: operator add_ln703_1846_fu_37652348_p2 is absorbed into DSP add_ln703_1846_reg_37681445_reg.
DSP Report: operator mul_ln1118_1405_fu_4091_p2 is absorbed into DSP add_ln703_1846_reg_37681445_reg.
DSP Report: Generating DSP add_ln703_1848_reg_37681450_reg, operation Mode is: C+A''*(B:0x71).
DSP Report: register data_131_V_read_int_reg_reg is absorbed into DSP add_ln703_1848_reg_37681450_reg.
DSP Report: register data_131_V_read_1_reg_37677516_reg is absorbed into DSP add_ln703_1848_reg_37681450_reg.
DSP Report: register add_ln703_1848_reg_37681450_reg is absorbed into DSP add_ln703_1848_reg_37681450_reg.
DSP Report: operator add_ln703_1848_fu_37652364_p2 is absorbed into DSP add_ln703_1848_reg_37681450_reg.
DSP Report: operator mul_ln1118_1557_fu_6581_p2 is absorbed into DSP add_ln703_1848_reg_37681450_reg.
DSP Report: Generating DSP mul_ln1118_1549_fu_7310_p2, operation Mode is: A''*(B:0xd4).
DSP Report: register data_130_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1549_fu_7310_p2.
DSP Report: register data_130_V_read_1_reg_37677531_reg is absorbed into DSP mul_ln1118_1549_fu_7310_p2.
DSP Report: operator mul_ln1118_1549_fu_7310_p2 is absorbed into DSP mul_ln1118_1549_fu_7310_p2.
DSP Report: Generating DSP add_ln703_2340_fu_37655324_p2, operation Mode is: PCIN+A''*(B:0xcb).
DSP Report: register data_136_V_read_int_reg_reg is absorbed into DSP add_ln703_2340_fu_37655324_p2.
DSP Report: register data_136_V_read_1_reg_37677450_reg is absorbed into DSP add_ln703_2340_fu_37655324_p2.
DSP Report: operator add_ln703_2340_fu_37655324_p2 is absorbed into DSP add_ln703_2340_fu_37655324_p2.
DSP Report: operator mul_ln1118_1619_fu_7569_p2 is absorbed into DSP add_ln703_2340_fu_37655324_p2.
DSP Report: Generating DSP add_ln703_2340_reg_37682035_reg, operation Mode is: PCIN+A''*(B:0xb8).
DSP Report: register data_138_V_read_int_reg_reg is absorbed into DSP add_ln703_2340_reg_37682035_reg.
DSP Report: register data_138_V_read_1_reg_37677420_reg is absorbed into DSP add_ln703_2340_reg_37682035_reg.
DSP Report: register add_ln703_2340_reg_37682035_reg is absorbed into DSP add_ln703_2340_reg_37682035_reg.
DSP Report: operator add_ln703_2340_fu_37655324_p2 is absorbed into DSP add_ln703_2340_reg_37682035_reg.
DSP Report: operator mul_ln1118_1642_fu_6286_p2 is absorbed into DSP add_ln703_2340_reg_37682035_reg.
DSP Report: Generating DSP mul_ln1118_1729_fu_4248_p2, operation Mode is: A''*(B:0x9b).
DSP Report: register data_145_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1729_fu_4248_p2.
DSP Report: register data_145_V_read_1_reg_37677333_reg is absorbed into DSP mul_ln1118_1729_fu_4248_p2.
DSP Report: operator mul_ln1118_1729_fu_4248_p2 is absorbed into DSP mul_ln1118_1729_fu_4248_p2.
DSP Report: Generating DSP add_ln703_2342_fu_37655340_p2, operation Mode is: PCIN+A''*(B:0xe4).
DSP Report: register data_160_V_read_int_reg_reg is absorbed into DSP add_ln703_2342_fu_37655340_p2.
DSP Report: register data_160_V_read_1_reg_37677119_reg is absorbed into DSP add_ln703_2342_fu_37655340_p2.
DSP Report: operator add_ln703_2342_fu_37655340_p2 is absorbed into DSP add_ln703_2342_fu_37655340_p2.
DSP Report: operator mul_ln1118_1911_fu_5537_p2 is absorbed into DSP add_ln703_2342_fu_37655340_p2.
DSP Report: Generating DSP add_ln703_2342_reg_37682040_reg, operation Mode is: PCIN+A''*(B:0xac).
DSP Report: register data_165_V_read_int_reg_reg is absorbed into DSP add_ln703_2342_reg_37682040_reg.
DSP Report: register data_165_V_read_1_reg_37677055_reg is absorbed into DSP add_ln703_2342_reg_37682040_reg.
DSP Report: register add_ln703_2342_reg_37682040_reg is absorbed into DSP add_ln703_2342_reg_37682040_reg.
DSP Report: operator add_ln703_2342_fu_37655340_p2 is absorbed into DSP add_ln703_2342_reg_37682040_reg.
DSP Report: operator mul_ln1118_1965_fu_5838_p2 is absorbed into DSP add_ln703_2342_reg_37682040_reg.
DSP Report: Generating DSP mul_ln1118_2393_fu_4682_p2, operation Mode is: A''*(B:0x63).
DSP Report: register data_201_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2393_fu_4682_p2.
DSP Report: register data_201_V_read_1_reg_37676582_reg is absorbed into DSP mul_ln1118_2393_fu_4682_p2.
DSP Report: operator mul_ln1118_2393_fu_4682_p2 is absorbed into DSP mul_ln1118_2393_fu_4682_p2.
DSP Report: Generating DSP add_ln703_2720_fu_37657644_p2, operation Mode is: PCIN+A''*(B:0x56).
DSP Report: register data_220_V_read_int_reg_reg is absorbed into DSP add_ln703_2720_fu_37657644_p2.
DSP Report: register data_220_V_read_1_reg_37676344_reg is absorbed into DSP add_ln703_2720_fu_37657644_p2.
DSP Report: operator add_ln703_2720_fu_37657644_p2 is absorbed into DSP add_ln703_2720_fu_37657644_p2.
DSP Report: operator mul_ln1118_2630_fu_7289_p2 is absorbed into DSP add_ln703_2720_fu_37657644_p2.
DSP Report: Generating DSP add_ln703_2720_fu_37657644_p2, operation Mode is: PCIN+A''*(B:0x4e).
DSP Report: register data_221_V_read_int_reg_reg is absorbed into DSP add_ln703_2720_fu_37657644_p2.
DSP Report: register data_221_V_read_1_reg_37676328_reg is absorbed into DSP add_ln703_2720_fu_37657644_p2.
DSP Report: operator add_ln703_2720_fu_37657644_p2 is absorbed into DSP add_ln703_2720_fu_37657644_p2.
DSP Report: operator mul_ln1118_2642_fu_6486_p2 is absorbed into DSP add_ln703_2720_fu_37657644_p2.
DSP Report: Generating DSP add_ln703_2720_fu_37657644_p2, operation Mode is: PCIN+A''*(B:0x4b).
DSP Report: register data_180_V_read_int_reg_reg is absorbed into DSP add_ln703_2720_fu_37657644_p2.
DSP Report: register data_180_V_read_1_reg_37676869_reg is absorbed into DSP add_ln703_2720_fu_37657644_p2.
DSP Report: operator add_ln703_2720_fu_37657644_p2 is absorbed into DSP add_ln703_2720_fu_37657644_p2.
DSP Report: operator mul_ln1118_2153_fu_6363_p2 is absorbed into DSP add_ln703_2720_fu_37657644_p2.
DSP Report: Generating DSP add_ln703_2720_fu_37657644_p2, operation Mode is: PCIN+A''*(B:0x5f).
DSP Report: register data_203_V_read_int_reg_reg is absorbed into DSP add_ln703_2720_fu_37657644_p2.
DSP Report: register data_203_V_read_1_reg_37676558_reg is absorbed into DSP add_ln703_2720_fu_37657644_p2.
DSP Report: operator add_ln703_2720_fu_37657644_p2 is absorbed into DSP add_ln703_2720_fu_37657644_p2.
DSP Report: operator mul_ln1118_2416_fu_5937_p2 is absorbed into DSP add_ln703_2720_fu_37657644_p2.
DSP Report: Generating DSP add_ln703_2720_fu_37657644_p2, operation Mode is: PCIN+A''*(B:0x6f).
DSP Report: register data_182_V_read_int_reg_reg is absorbed into DSP add_ln703_2720_fu_37657644_p2.
DSP Report: register data_182_V_read_1_reg_37676844_reg is absorbed into DSP add_ln703_2720_fu_37657644_p2.
DSP Report: operator add_ln703_2720_fu_37657644_p2 is absorbed into DSP add_ln703_2720_fu_37657644_p2.
DSP Report: operator mul_ln1118_2179_fu_4912_p2 is absorbed into DSP add_ln703_2720_fu_37657644_p2.
DSP Report: Generating DSP add_ln703_2720_fu_37657644_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_2720_fu_37657644_p2 is absorbed into DSP add_ln703_2720_fu_37657644_p2.
DSP Report: register add_ln703_2720_fu_37657644_p2 is absorbed into DSP add_ln703_2720_fu_37657644_p2.
DSP Report: register add_ln703_2720_fu_37657644_p2 is absorbed into DSP add_ln703_2720_fu_37657644_p2.
DSP Report: register add_ln703_2720_fu_37657644_p2 is absorbed into DSP add_ln703_2720_fu_37657644_p2.
DSP Report: register add_ln703_2720_fu_37657644_p2 is absorbed into DSP add_ln703_2720_fu_37657644_p2.
DSP Report: operator add_ln703_2720_fu_37657644_p2 is absorbed into DSP add_ln703_2720_fu_37657644_p2.
DSP Report: Generating DSP add_ln703_2720_fu_37657644_p2, operation Mode is: PCIN+A2:B2+C'.
DSP Report: register add_ln703_2720_fu_37657644_p2 is absorbed into DSP add_ln703_2720_fu_37657644_p2.
DSP Report: register add_ln703_2720_fu_37657644_p2 is absorbed into DSP add_ln703_2720_fu_37657644_p2.
DSP Report: register add_ln703_2720_fu_37657644_p2 is absorbed into DSP add_ln703_2720_fu_37657644_p2.
DSP Report: operator add_ln703_2720_fu_37657644_p2 is absorbed into DSP add_ln703_2720_fu_37657644_p2.
DSP Report: Generating DSP add_ln703_2720_reg_37682470_reg, operation Mode is: (PCIN+(A:0x0):B''+C')'.
DSP Report: register data_207_V_read_int_reg_reg is absorbed into DSP add_ln703_2720_reg_37682470_reg.
DSP Report: register data_207_V_read_1_reg_37676506_reg is absorbed into DSP add_ln703_2720_reg_37682470_reg.
DSP Report: register add_ln703_2720_reg_37682470_reg is absorbed into DSP add_ln703_2720_reg_37682470_reg.
DSP Report: register add_ln703_2720_reg_37682470_reg is absorbed into DSP add_ln703_2720_reg_37682470_reg.
DSP Report: operator add_ln703_2720_fu_37657644_p2 is absorbed into DSP add_ln703_2720_reg_37682470_reg.
DSP Report: Generating DSP mul_ln1118_2123_fu_7581_p2, operation Mode is: A''*(B:0x3ffa4).
DSP Report: register mul_ln1118_2123_fu_7581_p2 is absorbed into DSP mul_ln1118_2123_fu_7581_p2.
DSP Report: register mul_ln1118_2123_fu_7581_p2 is absorbed into DSP mul_ln1118_2123_fu_7581_p2.
DSP Report: operator mul_ln1118_2123_fu_7581_p2 is absorbed into DSP mul_ln1118_2123_fu_7581_p2.
DSP Report: Generating DSP mul_ln1118_2028_fu_5557_p2, operation Mode is: A''*(B:0x3ff9f).
DSP Report: register mul_ln1118_2028_fu_5557_p2 is absorbed into DSP mul_ln1118_2028_fu_5557_p2.
DSP Report: register mul_ln1118_2028_fu_5557_p2 is absorbed into DSP mul_ln1118_2028_fu_5557_p2.
DSP Report: operator mul_ln1118_2028_fu_5557_p2 is absorbed into DSP mul_ln1118_2028_fu_5557_p2.
DSP Report: Generating DSP mul_ln1118_2325_fu_3967_p2, operation Mode is: A''*(B:0x3fe77).
DSP Report: register mul_ln1118_2325_fu_3967_p2 is absorbed into DSP mul_ln1118_2325_fu_3967_p2.
DSP Report: register mul_ln1118_2325_fu_3967_p2 is absorbed into DSP mul_ln1118_2325_fu_3967_p2.
DSP Report: operator mul_ln1118_2325_fu_3967_p2 is absorbed into DSP mul_ln1118_2325_fu_3967_p2.
DSP Report: Generating DSP mul_ln1118_2315_fu_6918_p2, operation Mode is: A''*(B:0x3fe07).
DSP Report: register mul_ln1118_2315_fu_6918_p2 is absorbed into DSP mul_ln1118_2315_fu_6918_p2.
DSP Report: register mul_ln1118_2315_fu_6918_p2 is absorbed into DSP mul_ln1118_2315_fu_6918_p2.
DSP Report: operator mul_ln1118_2315_fu_6918_p2 is absorbed into DSP mul_ln1118_2315_fu_6918_p2.
DSP Report: Generating DSP mul_ln1118_1435_fu_6454_p2, operation Mode is: A''*(B:0x1af).
DSP Report: register data_121_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1435_fu_6454_p2.
DSP Report: register data_121_V_read_1_reg_37677651_reg is absorbed into DSP mul_ln1118_1435_fu_6454_p2.
DSP Report: operator mul_ln1118_1435_fu_6454_p2 is absorbed into DSP mul_ln1118_1435_fu_6454_p2.
DSP Report: Generating DSP add_ln703_2303_fu_37655118_p2, operation Mode is: PCIN+A''*(B:0x1e6).
DSP Report: register data_127_V_read_int_reg_reg is absorbed into DSP add_ln703_2303_fu_37655118_p2.
DSP Report: register data_127_V_read_1_reg_37677572_reg is absorbed into DSP add_ln703_2303_fu_37655118_p2.
DSP Report: operator add_ln703_2303_fu_37655118_p2 is absorbed into DSP add_ln703_2303_fu_37655118_p2.
DSP Report: operator mul_ln1118_1511_fu_5126_p2 is absorbed into DSP add_ln703_2303_fu_37655118_p2.
DSP Report: Generating DSP add_ln703_2303_reg_37681985_reg, operation Mode is: PCIN+A''*(B:0x153).
DSP Report: register data_133_V_read_int_reg_reg is absorbed into DSP add_ln703_2303_reg_37681985_reg.
DSP Report: register data_133_V_read_1_reg_37677489_reg is absorbed into DSP add_ln703_2303_reg_37681985_reg.
DSP Report: register add_ln703_2303_reg_37681985_reg is absorbed into DSP add_ln703_2303_reg_37681985_reg.
DSP Report: operator add_ln703_2303_fu_37655118_p2 is absorbed into DSP add_ln703_2303_reg_37681985_reg.
DSP Report: operator mul_ln1118_1584_fu_6607_p2 is absorbed into DSP add_ln703_2303_reg_37681985_reg.
DSP Report: Generating DSP mul_ln1118_2488_fu_4357_p2, operation Mode is: A''*(B:0x3ff83).
DSP Report: register mul_ln1118_2488_fu_4357_p2 is absorbed into DSP mul_ln1118_2488_fu_4357_p2.
DSP Report: register mul_ln1118_2488_fu_4357_p2 is absorbed into DSP mul_ln1118_2488_fu_4357_p2.
DSP Report: operator mul_ln1118_2488_fu_4357_p2 is absorbed into DSP mul_ln1118_2488_fu_4357_p2.
DSP Report: Generating DSP add_ln703_2587_fu_37656797_p2, operation Mode is: C+A''*(B:0xbd).
DSP Report: register data_237_V_read_int_reg_reg is absorbed into DSP add_ln703_2587_fu_37656797_p2.
DSP Report: register data_237_V_read_1_reg_37676120_reg is absorbed into DSP add_ln703_2587_fu_37656797_p2.
DSP Report: operator add_ln703_2587_fu_37656797_p2 is absorbed into DSP add_ln703_2587_fu_37656797_p2.
DSP Report: operator mul_ln1118_2828_fu_4417_p2 is absorbed into DSP add_ln703_2587_fu_37656797_p2.
DSP Report: Generating DSP add_ln703_2588_reg_37682325_reg, operation Mode is: PCIN+A''*(B:0x92).
DSP Report: register data_234_V_read_int_reg_reg is absorbed into DSP add_ln703_2588_reg_37682325_reg.
DSP Report: register data_234_V_read_1_reg_37676159_reg is absorbed into DSP add_ln703_2588_reg_37682325_reg.
DSP Report: register add_ln703_2588_reg_37682325_reg is absorbed into DSP add_ln703_2588_reg_37682325_reg.
DSP Report: operator add_ln703_2588_fu_37656807_p2 is absorbed into DSP add_ln703_2588_reg_37682325_reg.
DSP Report: operator mul_ln1118_2793_fu_4196_p2 is absorbed into DSP add_ln703_2588_reg_37682325_reg.
DSP Report: Generating DSP mul_ln1118_1495_fu_4441_p2, operation Mode is: A''*(B:0x3fbbf).
DSP Report: register mul_ln1118_1495_fu_4441_p2 is absorbed into DSP mul_ln1118_1495_fu_4441_p2.
DSP Report: register mul_ln1118_1495_fu_4441_p2 is absorbed into DSP mul_ln1118_1495_fu_4441_p2.
DSP Report: operator mul_ln1118_1495_fu_4441_p2 is absorbed into DSP mul_ln1118_1495_fu_4441_p2.
DSP Report: Generating DSP mul_ln1118_1210_fu_4879_p2, operation Mode is: A''*(B:0x3fbe8).
DSP Report: register mul_ln1118_1210_fu_4879_p2 is absorbed into DSP mul_ln1118_1210_fu_4879_p2.
DSP Report: register mul_ln1118_1210_fu_4879_p2 is absorbed into DSP mul_ln1118_1210_fu_4879_p2.
DSP Report: operator mul_ln1118_1210_fu_4879_p2 is absorbed into DSP mul_ln1118_1210_fu_4879_p2.
DSP Report: Generating DSP mul_ln1118_2677_fu_5901_p2, operation Mode is: A''*(B:0x3ff87).
DSP Report: register mul_ln1118_2677_fu_5901_p2 is absorbed into DSP mul_ln1118_2677_fu_5901_p2.
DSP Report: register mul_ln1118_2677_fu_5901_p2 is absorbed into DSP mul_ln1118_2677_fu_5901_p2.
DSP Report: operator mul_ln1118_2677_fu_5901_p2 is absorbed into DSP mul_ln1118_2677_fu_5901_p2.
DSP Report: Generating DSP mul_ln1118_2217_fu_4954_p2, operation Mode is: A''*(B:0x3ff94).
DSP Report: register mul_ln1118_2217_fu_4954_p2 is absorbed into DSP mul_ln1118_2217_fu_4954_p2.
DSP Report: register mul_ln1118_2217_fu_4954_p2 is absorbed into DSP mul_ln1118_2217_fu_4954_p2.
DSP Report: operator mul_ln1118_2217_fu_4954_p2 is absorbed into DSP mul_ln1118_2217_fu_4954_p2.
DSP Report: Generating DSP mul_ln1118_2853_fu_4647_p2, operation Mode is: A''*(B:0x3ff89).
DSP Report: register mul_ln1118_2853_fu_4647_p2 is absorbed into DSP mul_ln1118_2853_fu_4647_p2.
DSP Report: register mul_ln1118_2853_fu_4647_p2 is absorbed into DSP mul_ln1118_2853_fu_4647_p2.
DSP Report: operator mul_ln1118_2853_fu_4647_p2 is absorbed into DSP mul_ln1118_2853_fu_4647_p2.
DSP Report: Generating DSP mul_ln1118_2746_fu_7558_p2, operation Mode is: A''*(B:0x3ff87).
DSP Report: register mul_ln1118_2746_fu_7558_p2 is absorbed into DSP mul_ln1118_2746_fu_7558_p2.
DSP Report: register mul_ln1118_2746_fu_7558_p2 is absorbed into DSP mul_ln1118_2746_fu_7558_p2.
DSP Report: operator mul_ln1118_2746_fu_7558_p2 is absorbed into DSP mul_ln1118_2746_fu_7558_p2.
DSP Report: Generating DSP mul_ln1118_1509_fu_4219_p2, operation Mode is: A''*(B:0x73).
DSP Report: register data_127_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1509_fu_4219_p2.
DSP Report: register data_127_V_read_1_reg_37677572_reg is absorbed into DSP mul_ln1118_1509_fu_4219_p2.
DSP Report: operator mul_ln1118_1509_fu_4219_p2 is absorbed into DSP mul_ln1118_1509_fu_4219_p2.
DSP Report: Generating DSP add_ln703_2941_fu_37659074_p2, operation Mode is: PCIN+A''*(B:0x56).
DSP Report: register data_121_V_read_int_reg_reg is absorbed into DSP add_ln703_2941_fu_37659074_p2.
DSP Report: register data_121_V_read_1_reg_37677651_reg is absorbed into DSP add_ln703_2941_fu_37659074_p2.
DSP Report: operator add_ln703_2941_fu_37659074_p2 is absorbed into DSP add_ln703_2941_fu_37659074_p2.
DSP Report: operator mul_ln1118_1433_fu_6452_p2 is absorbed into DSP add_ln703_2941_fu_37659074_p2.
DSP Report: Generating DSP add_ln703_2941_fu_37659074_p2, operation Mode is: PCIN+A''*(B:0x4c).
DSP Report: register data_124_V_read_int_reg_reg is absorbed into DSP add_ln703_2941_fu_37659074_p2.
DSP Report: register data_124_V_read_1_reg_37677612_reg is absorbed into DSP add_ln703_2941_fu_37659074_p2.
DSP Report: operator add_ln703_2941_fu_37659074_p2 is absorbed into DSP add_ln703_2941_fu_37659074_p2.
DSP Report: operator mul_ln1118_1469_fu_6496_p2 is absorbed into DSP add_ln703_2941_fu_37659074_p2.
DSP Report: Generating DSP mul_ln1118_1727_fu_4246_p2, operation Mode is: A''*(B:0x59).
DSP Report: register data_145_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1727_fu_4246_p2.
DSP Report: register data_145_V_read_1_reg_37677333_reg is absorbed into DSP mul_ln1118_1727_fu_4246_p2.
DSP Report: operator mul_ln1118_1727_fu_4246_p2 is absorbed into DSP mul_ln1118_1727_fu_4246_p2.
DSP Report: Generating DSP add_ln703_2939_fu_37659058_p2, operation Mode is: PCIN+A:B''+C'.
DSP Report: register add_ln703_2939_fu_37659058_p2 is absorbed into DSP add_ln703_2939_fu_37659058_p2.
DSP Report: register add_ln703_2939_fu_37659058_p2 is absorbed into DSP add_ln703_2939_fu_37659058_p2.
DSP Report: register add_ln703_2939_fu_37659058_p2 is absorbed into DSP add_ln703_2939_fu_37659058_p2.
DSP Report: operator add_ln703_2939_fu_37659058_p2 is absorbed into DSP add_ln703_2939_fu_37659058_p2.
DSP Report: Generating DSP add_ln703_2941_fu_37659074_p2, operation Mode is: PCIN+A:B.
DSP Report: operator add_ln703_2941_fu_37659074_p2 is absorbed into DSP add_ln703_2941_fu_37659074_p2.
DSP Report: Generating DSP mul_ln1118_2115_fu_7627_p2, operation Mode is: A''*(B:0xb1).
DSP Report: register data_177_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2115_fu_7627_p2.
DSP Report: register data_177_V_read_1_reg_37676909_reg is absorbed into DSP mul_ln1118_2115_fu_7627_p2.
DSP Report: operator mul_ln1118_2115_fu_7627_p2 is absorbed into DSP mul_ln1118_2115_fu_7627_p2.
DSP Report: Generating DSP add_ln703_2694_fu_37657470_p2, operation Mode is: PCIN+A''*(B:0xc8).
DSP Report: register data_206_V_read_int_reg_reg is absorbed into DSP add_ln703_2694_fu_37657470_p2.
DSP Report: register data_206_V_read_1_reg_37676521_reg is absorbed into DSP add_ln703_2694_fu_37657470_p2.
DSP Report: operator add_ln703_2694_fu_37657470_p2 is absorbed into DSP add_ln703_2694_fu_37657470_p2.
DSP Report: operator mul_ln1118_2455_fu_5891_p2 is absorbed into DSP add_ln703_2694_fu_37657470_p2.
DSP Report: Generating DSP add_ln703_2694_fu_37657470_p2, operation Mode is: PCIN+A''*(B:0xb2).
DSP Report: register data_197_V_read_int_reg_reg is absorbed into DSP add_ln703_2694_fu_37657470_p2.
DSP Report: register data_197_V_read_1_reg_37676641_reg is absorbed into DSP add_ln703_2694_fu_37657470_p2.
DSP Report: operator add_ln703_2694_fu_37657470_p2 is absorbed into DSP add_ln703_2694_fu_37657470_p2.
DSP Report: operator mul_ln1118_2351_fu_4264_p2 is absorbed into DSP add_ln703_2694_fu_37657470_p2.
DSP Report: Generating DSP add_ln703_2694_fu_37657470_p2, operation Mode is: PCIN+A''*(B:0xf7).
DSP Report: register data_218_V_read_int_reg_reg is absorbed into DSP add_ln703_2694_fu_37657470_p2.
DSP Report: register data_218_V_read_1_reg_37676371_reg is absorbed into DSP add_ln703_2694_fu_37657470_p2.
DSP Report: operator add_ln703_2694_fu_37657470_p2 is absorbed into DSP add_ln703_2694_fu_37657470_p2.
DSP Report: operator mul_ln1118_2602_fu_7343_p2 is absorbed into DSP add_ln703_2694_fu_37657470_p2.
DSP Report: Generating DSP add_ln703_2694_reg_37682440_reg, operation Mode is: PCIN+A''*(B:0x89).
DSP Report: register data_191_V_read_int_reg_reg is absorbed into DSP add_ln703_2694_reg_37682440_reg.
DSP Report: register data_191_V_read_1_reg_37676727_reg is absorbed into DSP add_ln703_2694_reg_37682440_reg.
DSP Report: register add_ln703_2694_reg_37682440_reg is absorbed into DSP add_ln703_2694_reg_37682440_reg.
DSP Report: operator add_ln703_2694_fu_37657470_p2 is absorbed into DSP add_ln703_2694_reg_37682440_reg.
DSP Report: operator mul_ln1118_2287_fu_5563_p2 is absorbed into DSP add_ln703_2694_reg_37682440_reg.
DSP Report: Generating DSP mul_ln1118_2392_fu_5138_p2, operation Mode is: A''*(B:0x3fd2b).
DSP Report: register mul_ln1118_2392_fu_5138_p2 is absorbed into DSP mul_ln1118_2392_fu_5138_p2.
DSP Report: register mul_ln1118_2392_fu_5138_p2 is absorbed into DSP mul_ln1118_2392_fu_5138_p2.
DSP Report: operator mul_ln1118_2392_fu_5138_p2 is absorbed into DSP mul_ln1118_2392_fu_5138_p2.
DSP Report: Generating DSP mul_ln1118_2615_fu_5941_p2, operation Mode is: A''*(B:0x3fdd2).
DSP Report: register mul_ln1118_2615_fu_5941_p2 is absorbed into DSP mul_ln1118_2615_fu_5941_p2.
DSP Report: register mul_ln1118_2615_fu_5941_p2 is absorbed into DSP mul_ln1118_2615_fu_5941_p2.
DSP Report: operator mul_ln1118_2615_fu_5941_p2 is absorbed into DSP mul_ln1118_2615_fu_5941_p2.
DSP Report: Generating DSP mul_ln1118_2415_fu_5889_p2, operation Mode is: A''*(B:0x3fc2e).
DSP Report: register mul_ln1118_2415_fu_5889_p2 is absorbed into DSP mul_ln1118_2415_fu_5889_p2.
DSP Report: register mul_ln1118_2415_fu_5889_p2 is absorbed into DSP mul_ln1118_2415_fu_5889_p2.
DSP Report: operator mul_ln1118_2415_fu_5889_p2 is absorbed into DSP mul_ln1118_2415_fu_5889_p2.
DSP Report: Generating DSP mul_ln1118_2060_fu_7305_p2, operation Mode is: A''*(B:0x3fd5a).
DSP Report: register mul_ln1118_2060_fu_7305_p2 is absorbed into DSP mul_ln1118_2060_fu_7305_p2.
DSP Report: register mul_ln1118_2060_fu_7305_p2 is absorbed into DSP mul_ln1118_2060_fu_7305_p2.
DSP Report: operator mul_ln1118_2060_fu_7305_p2 is absorbed into DSP mul_ln1118_2060_fu_7305_p2.
DSP Report: Generating DSP mul_ln1118_2044_fu_7450_p2, operation Mode is: A''*(B:0x3fc42).
DSP Report: register mul_ln1118_2044_fu_7450_p2 is absorbed into DSP mul_ln1118_2044_fu_7450_p2.
DSP Report: register mul_ln1118_2044_fu_7450_p2 is absorbed into DSP mul_ln1118_2044_fu_7450_p2.
DSP Report: operator mul_ln1118_2044_fu_7450_p2 is absorbed into DSP mul_ln1118_2044_fu_7450_p2.
DSP Report: Generating DSP mul_ln1118_2030_fu_6465_p2, operation Mode is: A''*(B:0x3fc95).
DSP Report: register mul_ln1118_2030_fu_6465_p2 is absorbed into DSP mul_ln1118_2030_fu_6465_p2.
DSP Report: register mul_ln1118_2030_fu_6465_p2 is absorbed into DSP mul_ln1118_2030_fu_6465_p2.
DSP Report: operator mul_ln1118_2030_fu_6465_p2 is absorbed into DSP mul_ln1118_2030_fu_6465_p2.
DSP Report: Generating DSP mul_ln1118_2007_fu_4638_p2, operation Mode is: A''*(B:0x3ff12).
DSP Report: register mul_ln1118_2007_fu_4638_p2 is absorbed into DSP mul_ln1118_2007_fu_4638_p2.
DSP Report: register mul_ln1118_2007_fu_4638_p2 is absorbed into DSP mul_ln1118_2007_fu_4638_p2.
DSP Report: operator mul_ln1118_2007_fu_4638_p2 is absorbed into DSP mul_ln1118_2007_fu_4638_p2.
DSP Report: Generating DSP mul_ln1118_1907_fu_5871_p2, operation Mode is: A''*(B:0x3ff63).
DSP Report: register mul_ln1118_1907_fu_5871_p2 is absorbed into DSP mul_ln1118_1907_fu_5871_p2.
DSP Report: register mul_ln1118_1907_fu_5871_p2 is absorbed into DSP mul_ln1118_1907_fu_5871_p2.
DSP Report: operator mul_ln1118_1907_fu_5871_p2 is absorbed into DSP mul_ln1118_1907_fu_5871_p2.
DSP Report: Generating DSP mul_ln1118_2401_fu_5802_p2, operation Mode is: A''*(B:0x3fe2e).
DSP Report: register mul_ln1118_2401_fu_5802_p2 is absorbed into DSP mul_ln1118_2401_fu_5802_p2.
DSP Report: register mul_ln1118_2401_fu_5802_p2 is absorbed into DSP mul_ln1118_2401_fu_5802_p2.
DSP Report: operator mul_ln1118_2401_fu_5802_p2 is absorbed into DSP mul_ln1118_2401_fu_5802_p2.
DSP Report: Generating DSP mul_ln1118_2225_fu_4962_p2, operation Mode is: A''*(B:0x3fec3).
DSP Report: register mul_ln1118_2225_fu_4962_p2 is absorbed into DSP mul_ln1118_2225_fu_4962_p2.
DSP Report: register mul_ln1118_2225_fu_4962_p2 is absorbed into DSP mul_ln1118_2225_fu_4962_p2.
DSP Report: operator mul_ln1118_2225_fu_4962_p2 is absorbed into DSP mul_ln1118_2225_fu_4962_p2.
DSP Report: Generating DSP mul_ln1118_2641_fu_4523_p2, operation Mode is: A''*(B:0x3ff5b).
DSP Report: register mul_ln1118_2641_fu_4523_p2 is absorbed into DSP mul_ln1118_2641_fu_4523_p2.
DSP Report: register mul_ln1118_2641_fu_4523_p2 is absorbed into DSP mul_ln1118_2641_fu_4523_p2.
DSP Report: operator mul_ln1118_2641_fu_4523_p2 is absorbed into DSP mul_ln1118_2641_fu_4523_p2.
DSP Report: Generating DSP mul_ln1118_2372_fu_7620_p2, operation Mode is: A''*(B:0xc6).
DSP Report: register data_199_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2372_fu_7620_p2.
DSP Report: register data_199_V_read_1_reg_37676614_reg is absorbed into DSP mul_ln1118_2372_fu_7620_p2.
DSP Report: operator mul_ln1118_2372_fu_7620_p2 is absorbed into DSP mul_ln1118_2372_fu_7620_p2.
DSP Report: Generating DSP add_ln703_2580_fu_37656759_p2, operation Mode is: PCIN+A''*(B:0x8e).
DSP Report: register data_205_V_read_int_reg_reg is absorbed into DSP add_ln703_2580_fu_37656759_p2.
DSP Report: register data_205_V_read_1_reg_37676535_reg is absorbed into DSP add_ln703_2580_fu_37656759_p2.
DSP Report: operator add_ln703_2580_fu_37656759_p2 is absorbed into DSP add_ln703_2580_fu_37656759_p2.
DSP Report: operator mul_ln1118_2440_fu_4985_p2 is absorbed into DSP add_ln703_2580_fu_37656759_p2.
DSP Report: Generating DSP mul_ln1118_1591_fu_6613_p2, operation Mode is: A''*(B:0x39).
DSP Report: register data_134_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1591_fu_6613_p2.
DSP Report: register data_134_V_read_1_reg_37677473_reg is absorbed into DSP mul_ln1118_1591_fu_6613_p2.
DSP Report: operator mul_ln1118_1591_fu_6613_p2 is absorbed into DSP mul_ln1118_1591_fu_6613_p2.
DSP Report: Generating DSP add_ln703_2272_fu_37654924_p2, operation Mode is: PCIN+(A:0x0):B''+C'.
DSP Report: register add_ln703_2272_fu_37654924_p2 is absorbed into DSP add_ln703_2272_fu_37654924_p2.
DSP Report: register add_ln703_2272_fu_37654924_p2 is absorbed into DSP add_ln703_2272_fu_37654924_p2.
DSP Report: register add_ln703_2272_fu_37654924_p2 is absorbed into DSP add_ln703_2272_fu_37654924_p2.
DSP Report: operator add_ln703_2272_fu_37654924_p2 is absorbed into DSP add_ln703_2272_fu_37654924_p2.
DSP Report: Generating DSP add_ln703_2273_fu_37654934_p2, operation Mode is: C+A''*(B:0x3b).
DSP Report: register data_126_V_read_int_reg_reg is absorbed into DSP add_ln703_2273_fu_37654934_p2.
DSP Report: register data_126_V_read_1_reg_37677583_reg is absorbed into DSP add_ln703_2273_fu_37654934_p2.
DSP Report: operator add_ln703_2273_fu_37654934_p2 is absorbed into DSP add_ln703_2273_fu_37654934_p2.
DSP Report: operator mul_ln1118_1491_fu_6500_p2 is absorbed into DSP add_ln703_2273_fu_37654934_p2.
DSP Report: Generating DSP mul_ln1118_1797_fu_5798_p2, operation Mode is: A''*(B:0x34).
DSP Report: register data_151_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1797_fu_5798_p2.
DSP Report: register data_151_V_read_1_reg_37677247_reg is absorbed into DSP mul_ln1118_1797_fu_5798_p2.
DSP Report: operator mul_ln1118_1797_fu_5798_p2 is absorbed into DSP mul_ln1118_1797_fu_5798_p2.
DSP Report: Generating DSP mul_ln1118_1700_fu_4332_p2, operation Mode is: A''*(B:0x3ffed).
DSP Report: register mul_ln1118_1700_fu_4332_p2 is absorbed into DSP mul_ln1118_1700_fu_4332_p2.
DSP Report: register mul_ln1118_1700_fu_4332_p2 is absorbed into DSP mul_ln1118_1700_fu_4332_p2.
DSP Report: operator mul_ln1118_1700_fu_4332_p2 is absorbed into DSP mul_ln1118_1700_fu_4332_p2.
DSP Report: Generating DSP add_ln703_2275_fu_37654950_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_2275_fu_37654950_p2 is absorbed into DSP add_ln703_2275_fu_37654950_p2.
DSP Report: Generating DSP mul_ln1118_2857_fu_6916_p2, operation Mode is: A''*(B:0x3ffac).
DSP Report: register mul_ln1118_2857_fu_6916_p2 is absorbed into DSP mul_ln1118_2857_fu_6916_p2.
DSP Report: register mul_ln1118_2857_fu_6916_p2 is absorbed into DSP mul_ln1118_2857_fu_6916_p2.
DSP Report: operator mul_ln1118_2857_fu_6916_p2 is absorbed into DSP mul_ln1118_2857_fu_6916_p2.
DSP Report: Generating DSP add_ln703_3309_fu_37661440_p2, operation Mode is: C+A''*(B:0x56).
DSP Report: register data_205_V_read_int_reg_reg is absorbed into DSP add_ln703_3309_fu_37661440_p2.
DSP Report: register data_205_V_read_1_reg_37676535_reg is absorbed into DSP add_ln703_3309_fu_37661440_p2.
DSP Report: operator add_ln703_3309_fu_37661440_p2 is absorbed into DSP add_ln703_3309_fu_37661440_p2.
DSP Report: operator mul_ln1118_2446_fu_6521_p2 is absorbed into DSP add_ln703_3309_fu_37661440_p2.
DSP Report: Generating DSP mul_ln1118_2505_fu_4944_p2, operation Mode is: A''*(B:0x52).
DSP Report: register data_210_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2505_fu_4944_p2.
DSP Report: register data_210_V_read_1_reg_37676464_reg is absorbed into DSP mul_ln1118_2505_fu_4944_p2.
DSP Report: operator mul_ln1118_2505_fu_4944_p2 is absorbed into DSP mul_ln1118_2505_fu_4944_p2.
DSP Report: Generating DSP add_ln703_3311_fu_37661456_p2, operation Mode is: PCIN+A''*(B:0x47).
DSP Report: register data_212_V_read_int_reg_reg is absorbed into DSP add_ln703_3311_fu_37661456_p2.
DSP Report: register data_212_V_read_1_reg_37676442_reg is absorbed into DSP add_ln703_3311_fu_37661456_p2.
DSP Report: operator add_ln703_3311_fu_37661456_p2 is absorbed into DSP add_ln703_3311_fu_37661456_p2.
DSP Report: operator mul_ln1118_2530_fu_6690_p2 is absorbed into DSP add_ln703_3311_fu_37661456_p2.
DSP Report: Generating DSP add_ln703_3311_fu_37661456_p2, operation Mode is: PCIN+A''*(B:0x5b).
DSP Report: register data_213_V_read_int_reg_reg is absorbed into DSP add_ln703_3311_fu_37661456_p2.
DSP Report: register data_213_V_read_1_reg_37676431_reg is absorbed into DSP add_ln703_3311_fu_37661456_p2.
DSP Report: operator add_ln703_3311_fu_37661456_p2 is absorbed into DSP add_ln703_3311_fu_37661456_p2.
DSP Report: operator mul_ln1118_2544_fu_5162_p2 is absorbed into DSP add_ln703_3311_fu_37661456_p2.
DSP Report: Generating DSP mul_ln1118_1676_fu_4484_p2, operation Mode is: A''*(B:0x3ffce).
DSP Report: register mul_ln1118_1676_fu_4484_p2 is absorbed into DSP mul_ln1118_1676_fu_4484_p2.
DSP Report: register mul_ln1118_1676_fu_4484_p2 is absorbed into DSP mul_ln1118_1676_fu_4484_p2.
DSP Report: operator mul_ln1118_1676_fu_4484_p2 is absorbed into DSP mul_ln1118_1676_fu_4484_p2.
DSP Report: Generating DSP mul_ln1118_1814_fu_5690_p2, operation Mode is: A''*(B:0x3ffd5).
DSP Report: register mul_ln1118_1814_fu_5690_p2 is absorbed into DSP mul_ln1118_1814_fu_5690_p2.
DSP Report: register mul_ln1118_1814_fu_5690_p2 is absorbed into DSP mul_ln1118_1814_fu_5690_p2.
DSP Report: operator mul_ln1118_1814_fu_5690_p2 is absorbed into DSP mul_ln1118_1814_fu_5690_p2.
DSP Report: Generating DSP add_ln703_2367_fu_37655496_p2, operation Mode is: C+A''*(B:0x39).
DSP Report: register data_143_V_read_int_reg_reg is absorbed into DSP add_ln703_2367_fu_37655496_p2.
DSP Report: register data_143_V_read_1_reg_37677354_reg is absorbed into DSP add_ln703_2367_fu_37655496_p2.
DSP Report: operator add_ln703_2367_fu_37655496_p2 is absorbed into DSP add_ln703_2367_fu_37655496_p2.
DSP Report: operator mul_ln1118_1704_fu_4223_p2 is absorbed into DSP add_ln703_2367_fu_37655496_p2.
DSP Report: Generating DSP mul_ln1118_1250_fu_6499_p2, operation Mode is: A''*(B:0x3ffb2).
DSP Report: register mul_ln1118_1250_fu_6499_p2 is absorbed into DSP mul_ln1118_1250_fu_6499_p2.
DSP Report: register mul_ln1118_1250_fu_6499_p2 is absorbed into DSP mul_ln1118_1250_fu_6499_p2.
DSP Report: operator mul_ln1118_1250_fu_6499_p2 is absorbed into DSP mul_ln1118_1250_fu_6499_p2.
DSP Report: Generating DSP mul_ln1118_1179_fu_4847_p2, operation Mode is: A''*(B:0x3ff86).
DSP Report: register mul_ln1118_1179_fu_4847_p2 is absorbed into DSP mul_ln1118_1179_fu_4847_p2.
DSP Report: register mul_ln1118_1179_fu_4847_p2 is absorbed into DSP mul_ln1118_1179_fu_4847_p2.
DSP Report: operator mul_ln1118_1179_fu_4847_p2 is absorbed into DSP mul_ln1118_1179_fu_4847_p2.
DSP Report: Generating DSP mul_ln1118_1576_fu_5348_p2, operation Mode is: A''*(B:0x3ffb5).
DSP Report: register mul_ln1118_1576_fu_5348_p2 is absorbed into DSP mul_ln1118_1576_fu_5348_p2.
DSP Report: register mul_ln1118_1576_fu_5348_p2 is absorbed into DSP mul_ln1118_1576_fu_5348_p2.
DSP Report: operator mul_ln1118_1576_fu_5348_p2 is absorbed into DSP mul_ln1118_1576_fu_5348_p2.
DSP Report: Generating DSP mul_ln1118_1415_fu_5401_p2, operation Mode is: A''*(B:0x3ffac).
DSP Report: register mul_ln1118_1415_fu_5401_p2 is absorbed into DSP mul_ln1118_1415_fu_5401_p2.
DSP Report: register mul_ln1118_1415_fu_5401_p2 is absorbed into DSP mul_ln1118_1415_fu_5401_p2.
DSP Report: operator mul_ln1118_1415_fu_5401_p2 is absorbed into DSP mul_ln1118_1415_fu_5401_p2.
DSP Report: Generating DSP mul_ln1118_2648_fu_5355_p2, operation Mode is: A''*(B:0x3ff09).
DSP Report: register mul_ln1118_2648_fu_5355_p2 is absorbed into DSP mul_ln1118_2648_fu_5355_p2.
DSP Report: register mul_ln1118_2648_fu_5355_p2 is absorbed into DSP mul_ln1118_2648_fu_5355_p2.
DSP Report: operator mul_ln1118_2648_fu_5355_p2 is absorbed into DSP mul_ln1118_2648_fu_5355_p2.
DSP Report: Generating DSP mul_ln1118_2330_fu_5872_p2, operation Mode is: A''*(B:0x3ff32).
DSP Report: register mul_ln1118_2330_fu_5872_p2 is absorbed into DSP mul_ln1118_2330_fu_5872_p2.
DSP Report: register mul_ln1118_2330_fu_5872_p2 is absorbed into DSP mul_ln1118_2330_fu_5872_p2.
DSP Report: operator mul_ln1118_2330_fu_5872_p2 is absorbed into DSP mul_ln1118_2330_fu_5872_p2.
DSP Report: Generating DSP mul_ln1118_2027_fu_7267_p2, operation Mode is: A''*(B:0x3ff37).
DSP Report: register mul_ln1118_2027_fu_7267_p2 is absorbed into DSP mul_ln1118_2027_fu_7267_p2.
DSP Report: register mul_ln1118_2027_fu_7267_p2 is absorbed into DSP mul_ln1118_2027_fu_7267_p2.
DSP Report: operator mul_ln1118_2027_fu_7267_p2 is absorbed into DSP mul_ln1118_2027_fu_7267_p2.
DSP Report: Generating DSP mul_ln1118_2752_fu_5522_p2, operation Mode is: A''*(B:0x3ff64).
DSP Report: register mul_ln1118_2752_fu_5522_p2 is absorbed into DSP mul_ln1118_2752_fu_5522_p2.
DSP Report: register mul_ln1118_2752_fu_5522_p2 is absorbed into DSP mul_ln1118_2752_fu_5522_p2.
DSP Report: operator mul_ln1118_2752_fu_5522_p2 is absorbed into DSP mul_ln1118_2752_fu_5522_p2.
DSP Report: Generating DSP mul_ln1118_2684_fu_6746_p2, operation Mode is: A''*(B:0x3ff61).
DSP Report: register mul_ln1118_2684_fu_6746_p2 is absorbed into DSP mul_ln1118_2684_fu_6746_p2.
DSP Report: register mul_ln1118_2684_fu_6746_p2 is absorbed into DSP mul_ln1118_2684_fu_6746_p2.
DSP Report: operator mul_ln1118_2684_fu_6746_p2 is absorbed into DSP mul_ln1118_2684_fu_6746_p2.
DSP Report: Generating DSP mul_ln1118_1156_fu_7299_p2, operation Mode is: A2*(B:0x94).
DSP Report: register data_97_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1156_fu_7299_p2.
DSP Report: operator mul_ln1118_1156_fu_7299_p2 is absorbed into DSP mul_ln1118_1156_fu_7299_p2.
DSP Report: Generating DSP add_ln703_3674_fu_37609663_p2, operation Mode is: PCIN+A2*(B:0xb0).
DSP Report: register data_99_V_read_int_reg_reg is absorbed into DSP add_ln703_3674_fu_37609663_p2.
DSP Report: operator add_ln703_3674_fu_37609663_p2 is absorbed into DSP add_ln703_3674_fu_37609663_p2.
DSP Report: operator mul_ln1118_1180_fu_5742_p2 is absorbed into DSP add_ln703_3674_fu_37609663_p2.
DSP Report: Generating DSP add_ln703_3675_fu_37663747_p2, operation Mode is: C'+A''*(B:0xd6).
DSP Report: register data_94_V_read_int_reg_reg is absorbed into DSP add_ln703_3675_fu_37663747_p2.
DSP Report: register add_ln703_3675_fu_37663747_p2 is absorbed into DSP add_ln703_3675_fu_37663747_p2.
DSP Report: register data_94_V_read_1_reg_37678006_reg is absorbed into DSP add_ln703_3675_fu_37663747_p2.
DSP Report: operator add_ln703_3675_fu_37663747_p2 is absorbed into DSP add_ln703_3675_fu_37663747_p2.
DSP Report: operator mul_ln1118_1118_fu_5687_p2 is absorbed into DSP add_ln703_3675_fu_37663747_p2.
DSP Report: Generating DSP mul_ln1118_1517_fu_4618_p2, operation Mode is: A''*(B:0xfd).
DSP Report: register data_127_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1517_fu_4618_p2.
DSP Report: register data_127_V_read_1_reg_37677572_reg is absorbed into DSP mul_ln1118_1517_fu_4618_p2.
DSP Report: operator mul_ln1118_1517_fu_4618_p2 is absorbed into DSP mul_ln1118_1517_fu_4618_p2.
DSP Report: Generating DSP add_ln703_3686_fu_37663845_p2, operation Mode is: PCIN+A''*(B:0xbd).
DSP Report: register data_123_V_read_int_reg_reg is absorbed into DSP add_ln703_3686_fu_37663845_p2.
DSP Report: register data_123_V_read_1_reg_37677623_reg is absorbed into DSP add_ln703_3686_fu_37663845_p2.
DSP Report: operator add_ln703_3686_fu_37663845_p2 is absorbed into DSP add_ln703_3686_fu_37663845_p2.
DSP Report: operator mul_ln1118_1464_fu_6490_p2 is absorbed into DSP add_ln703_3686_fu_37663845_p2.
DSP Report: Generating DSP add_ln703_3686_fu_37663845_p2, operation Mode is: PCIN+A''*(B:0xf3).
DSP Report: register data_124_V_read_int_reg_reg is absorbed into DSP add_ln703_3686_fu_37663845_p2.
DSP Report: register data_124_V_read_1_reg_37677612_reg is absorbed into DSP add_ln703_3686_fu_37663845_p2.
DSP Report: operator add_ln703_3686_fu_37663845_p2 is absorbed into DSP add_ln703_3686_fu_37663845_p2.
DSP Report: operator mul_ln1118_1477_fu_6504_p2 is absorbed into DSP add_ln703_3686_fu_37663845_p2.
DSP Report: Generating DSP mul_ln1118_1736_fu_5504_p2, operation Mode is: A''*(B:0x8d).
DSP Report: register data_145_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1736_fu_5504_p2.
DSP Report: register data_145_V_read_1_reg_37677333_reg is absorbed into DSP mul_ln1118_1736_fu_5504_p2.
DSP Report: operator mul_ln1118_1736_fu_5504_p2 is absorbed into DSP mul_ln1118_1736_fu_5504_p2.
DSP Report: Generating DSP add_ln703_3683_fu_37663819_p2, operation Mode is: PCIN+(A:0x0):B''+C'.
DSP Report: register data_129_V_read_int_reg_reg is absorbed into DSP add_ln703_3683_fu_37663819_p2.
DSP Report: register data_129_V_read_1_reg_37677543_reg is absorbed into DSP add_ln703_3683_fu_37663819_p2.
DSP Report: register add_ln703_3683_fu_37663819_p2 is absorbed into DSP add_ln703_3683_fu_37663819_p2.
DSP Report: operator add_ln703_3683_fu_37663819_p2 is absorbed into DSP add_ln703_3683_fu_37663819_p2.
DSP Report: Generating DSP mul_ln1118_1759_fu_4084_p2, operation Mode is: A''*(B:0x85).
DSP Report: register data_147_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1759_fu_4084_p2.
DSP Report: register data_147_V_read_1_reg_37677304_reg is absorbed into DSP mul_ln1118_1759_fu_4084_p2.
DSP Report: operator mul_ln1118_1759_fu_4084_p2 is absorbed into DSP mul_ln1118_1759_fu_4084_p2.
DSP Report: Generating DSP add_ln703_3691_fu_37663877_p2, operation Mode is: PCIN+A''*(B:0xb7).
DSP Report: register data_166_V_read_int_reg_reg is absorbed into DSP add_ln703_3691_fu_37663877_p2.
DSP Report: register data_166_V_read_1_reg_37677044_reg is absorbed into DSP add_ln703_3691_fu_37663877_p2.
DSP Report: operator add_ln703_3691_fu_37663877_p2 is absorbed into DSP add_ln703_3691_fu_37663877_p2.
DSP Report: operator mul_ln1118_1982_fu_5855_p2 is absorbed into DSP add_ln703_3691_fu_37663877_p2.
DSP Report: Generating DSP add_ln703_3691_fu_37663877_p2, operation Mode is: PCIN+A''*(B:0xf9).
DSP Report: register data_160_V_read_int_reg_reg is absorbed into DSP add_ln703_3691_fu_37663877_p2.
DSP Report: register data_160_V_read_1_reg_37677119_reg is absorbed into DSP add_ln703_3691_fu_37663877_p2.
DSP Report: operator add_ln703_3691_fu_37663877_p2 is absorbed into DSP add_ln703_3691_fu_37663877_p2.
DSP Report: operator mul_ln1118_1915_fu_4120_p2 is absorbed into DSP add_ln703_3691_fu_37663877_p2.
DSP Report: Generating DSP add_ln703_3691_fu_37663877_p2, operation Mode is: PCIN+A''*(B:0xc5).
DSP Report: register data_178_V_read_int_reg_reg is absorbed into DSP add_ln703_3691_fu_37663877_p2.
DSP Report: register data_178_V_read_1_reg_37676900_reg is absorbed into DSP add_ln703_3691_fu_37663877_p2.
DSP Report: operator add_ln703_3691_fu_37663877_p2 is absorbed into DSP add_ln703_3691_fu_37663877_p2.
DSP Report: operator mul_ln1118_2137_fu_4483_p2 is absorbed into DSP add_ln703_3691_fu_37663877_p2.
DSP Report: Generating DSP add_ln703_3691_fu_37663877_p2, operation Mode is: PCIN+A''*(B:0x83).
DSP Report: register data_151_V_read_int_reg_reg is absorbed into DSP add_ln703_3691_fu_37663877_p2.
DSP Report: register data_151_V_read_1_reg_37677247_reg is absorbed into DSP add_ln703_3691_fu_37663877_p2.
DSP Report: operator add_ln703_3691_fu_37663877_p2 is absorbed into DSP add_ln703_3691_fu_37663877_p2.
DSP Report: operator mul_ln1118_1806_fu_5682_p2 is absorbed into DSP add_ln703_3691_fu_37663877_p2.
DSP Report: Generating DSP mul_ln1118_2174_fu_7292_p2, operation Mode is: A''*(B:0xcd).
DSP Report: register data_181_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2174_fu_7292_p2.
DSP Report: register data_181_V_read_1_reg_37676858_reg is absorbed into DSP mul_ln1118_2174_fu_7292_p2.
DSP Report: operator mul_ln1118_2174_fu_7292_p2 is absorbed into DSP mul_ln1118_2174_fu_7292_p2.
DSP Report: Generating DSP add_ln703_3695_fu_37663913_p2, operation Mode is: PCIN+A''*(B:0xd9).
DSP Report: register data_197_V_read_int_reg_reg is absorbed into DSP add_ln703_3695_fu_37663913_p2.
DSP Report: register data_197_V_read_1_reg_37676641_reg is absorbed into DSP add_ln703_3695_fu_37663913_p2.
DSP Report: operator add_ln703_3695_fu_37663913_p2 is absorbed into DSP add_ln703_3695_fu_37663913_p2.
DSP Report: operator mul_ln1118_2359_fu_6404_p2 is absorbed into DSP add_ln703_3695_fu_37663913_p2.
DSP Report: Generating DSP add_ln703_3695_fu_37663913_p2, operation Mode is: PCIN+A''*(B:0xde).
DSP Report: register data_196_V_read_int_reg_reg is absorbed into DSP add_ln703_3695_fu_37663913_p2.
DSP Report: register data_196_V_read_1_reg_37676656_reg is absorbed into DSP add_ln703_3695_fu_37663913_p2.
DSP Report: operator add_ln703_3695_fu_37663913_p2 is absorbed into DSP add_ln703_3695_fu_37663913_p2.
DSP Report: operator mul_ln1118_2348_fu_4458_p2 is absorbed into DSP add_ln703_3695_fu_37663913_p2.
DSP Report: Generating DSP add_ln703_3695_fu_37663913_p2, operation Mode is: PCIN+A''*(B:0x98).
DSP Report: register data_204_V_read_int_reg_reg is absorbed into DSP add_ln703_3695_fu_37663913_p2.
DSP Report: register data_204_V_read_1_reg_37676545_reg is absorbed into DSP add_ln703_3695_fu_37663913_p2.
DSP Report: operator add_ln703_3695_fu_37663913_p2 is absorbed into DSP add_ln703_3695_fu_37663913_p2.
DSP Report: operator mul_ln1118_2437_fu_6904_p2 is absorbed into DSP add_ln703_3695_fu_37663913_p2.
DSP Report: Generating DSP add_ln703_3695_fu_37663913_p2, operation Mode is: PCIN+A''*(B:0xda).
DSP Report: register data_193_V_read_int_reg_reg is absorbed into DSP add_ln703_3695_fu_37663913_p2.
DSP Report: register data_193_V_read_1_reg_37676702_reg is absorbed into DSP add_ln703_3695_fu_37663913_p2.
DSP Report: operator add_ln703_3695_fu_37663913_p2 is absorbed into DSP add_ln703_3695_fu_37663913_p2.
DSP Report: operator mul_ln1118_2320_fu_7318_p2 is absorbed into DSP add_ln703_3695_fu_37663913_p2.
DSP Report: Generating DSP mul_ln1118_1810_fu_4434_p2, operation Mode is: A''*(B:0xbc).
DSP Report: register data_152_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1810_fu_4434_p2.
DSP Report: register data_152_V_read_1_reg_37677230_reg is absorbed into DSP mul_ln1118_1810_fu_4434_p2.
DSP Report: operator mul_ln1118_1810_fu_4434_p2 is absorbed into DSP mul_ln1118_1810_fu_4434_p2.
DSP Report: Generating DSP add_ln703_2690_fu_37657438_p2, operation Mode is: PCIN+A''*(B:0xf4).
DSP Report: register data_165_V_read_int_reg_reg is absorbed into DSP add_ln703_2690_fu_37657438_p2.
DSP Report: register data_165_V_read_1_reg_37677055_reg is absorbed into DSP add_ln703_2690_fu_37657438_p2.
DSP Report: operator add_ln703_2690_fu_37657438_p2 is absorbed into DSP add_ln703_2690_fu_37657438_p2.
DSP Report: operator mul_ln1118_1963_fu_5836_p2 is absorbed into DSP add_ln703_2690_fu_37657438_p2.
DSP Report: Generating DSP add_ln703_2690_fu_37657438_p2, operation Mode is: PCIN+A''*(B:0xf9).
DSP Report: register data_170_V_read_int_reg_reg is absorbed into DSP add_ln703_2690_fu_37657438_p2.
DSP Report: register data_170_V_read_1_reg_37676994_reg is absorbed into DSP add_ln703_2690_fu_37657438_p2.
DSP Report: operator add_ln703_2690_fu_37657438_p2 is absorbed into DSP add_ln703_2690_fu_37657438_p2.
DSP Report: operator mul_ln1118_2017_fu_4870_p2 is absorbed into DSP add_ln703_2690_fu_37657438_p2.
DSP Report: Generating DSP mul_ln1118_2041_fu_3918_p2, operation Mode is: A''*(B:0x3ff8d).
DSP Report: register mul_ln1118_2041_fu_3918_p2 is absorbed into DSP mul_ln1118_2041_fu_3918_p2.
DSP Report: register mul_ln1118_2041_fu_3918_p2 is absorbed into DSP mul_ln1118_2041_fu_3918_p2.
DSP Report: operator mul_ln1118_2041_fu_3918_p2 is absorbed into DSP mul_ln1118_2041_fu_3918_p2.
DSP Report: Generating DSP mul_ln1118_2003_fu_4889_p2, operation Mode is: A''*(B:0x3ffbd).
DSP Report: register mul_ln1118_2003_fu_4889_p2 is absorbed into DSP mul_ln1118_2003_fu_4889_p2.
DSP Report: register mul_ln1118_2003_fu_4889_p2 is absorbed into DSP mul_ln1118_2003_fu_4889_p2.
DSP Report: operator mul_ln1118_2003_fu_4889_p2 is absorbed into DSP mul_ln1118_2003_fu_4889_p2.
DSP Report: Generating DSP mul_ln1118_2120_fu_6654_p2, operation Mode is: A''*(B:0x3ff0f).
DSP Report: register mul_ln1118_2120_fu_6654_p2 is absorbed into DSP mul_ln1118_2120_fu_6654_p2.
DSP Report: register mul_ln1118_2120_fu_6654_p2 is absorbed into DSP mul_ln1118_2120_fu_6654_p2.
DSP Report: operator mul_ln1118_2120_fu_6654_p2 is absorbed into DSP mul_ln1118_2120_fu_6654_p2.
DSP Report: Generating DSP mul_ln1118_2068_fu_6053_p2, operation Mode is: A''*(B:0x3ff76).
DSP Report: register mul_ln1118_2068_fu_6053_p2 is absorbed into DSP mul_ln1118_2068_fu_6053_p2.
DSP Report: register mul_ln1118_2068_fu_6053_p2 is absorbed into DSP mul_ln1118_2068_fu_6053_p2.
DSP Report: operator mul_ln1118_2068_fu_6053_p2 is absorbed into DSP mul_ln1118_2068_fu_6053_p2.
DSP Report: Generating DSP mul_ln1118_2232_fu_7594_p2, operation Mode is: A''*(B:0x3ff1b).
DSP Report: register mul_ln1118_2232_fu_7594_p2 is absorbed into DSP mul_ln1118_2232_fu_7594_p2.
DSP Report: register mul_ln1118_2232_fu_7594_p2 is absorbed into DSP mul_ln1118_2232_fu_7594_p2.
DSP Report: operator mul_ln1118_2232_fu_7594_p2 is absorbed into DSP mul_ln1118_2232_fu_7594_p2.
DSP Report: Generating DSP mul_ln1118_2195_fu_7556_p2, operation Mode is: A''*(B:0x3ff6d).
DSP Report: register mul_ln1118_2195_fu_7556_p2 is absorbed into DSP mul_ln1118_2195_fu_7556_p2.
DSP Report: register mul_ln1118_2195_fu_7556_p2 is absorbed into DSP mul_ln1118_2195_fu_7556_p2.
DSP Report: operator mul_ln1118_2195_fu_7556_p2 is absorbed into DSP mul_ln1118_2195_fu_7556_p2.
DSP Report: Generating DSP mul_ln1118_2184_fu_4917_p2, operation Mode is: A''*(B:0x3ff30).
DSP Report: register mul_ln1118_2184_fu_4917_p2 is absorbed into DSP mul_ln1118_2184_fu_4917_p2.
DSP Report: register mul_ln1118_2184_fu_4917_p2 is absorbed into DSP mul_ln1118_2184_fu_4917_p2.
DSP Report: operator mul_ln1118_2184_fu_4917_p2 is absorbed into DSP mul_ln1118_2184_fu_4917_p2.
DSP Report: Generating DSP mul_ln1118_2493_fu_6863_p2, operation Mode is: A''*(B:0x3ff44).
DSP Report: register mul_ln1118_2493_fu_6863_p2 is absorbed into DSP mul_ln1118_2493_fu_6863_p2.
DSP Report: register mul_ln1118_2493_fu_6863_p2 is absorbed into DSP mul_ln1118_2493_fu_6863_p2.
DSP Report: operator mul_ln1118_2493_fu_6863_p2 is absorbed into DSP mul_ln1118_2493_fu_6863_p2.
DSP Report: Generating DSP mul_ln1118_2433_fu_6895_p2, operation Mode is: A''*(B:0x3ff1c).
DSP Report: register mul_ln1118_2433_fu_6895_p2 is absorbed into DSP mul_ln1118_2433_fu_6895_p2.
DSP Report: register mul_ln1118_2433_fu_6895_p2 is absorbed into DSP mul_ln1118_2433_fu_6895_p2.
DSP Report: operator mul_ln1118_2433_fu_6895_p2 is absorbed into DSP mul_ln1118_2433_fu_6895_p2.
DSP Report: Generating DSP mul_ln1118_2798_fu_3956_p2, operation Mode is: A''*(B:0x3fe4e).
DSP Report: register mul_ln1118_2798_fu_3956_p2 is absorbed into DSP mul_ln1118_2798_fu_3956_p2.
DSP Report: register mul_ln1118_2798_fu_3956_p2 is absorbed into DSP mul_ln1118_2798_fu_3956_p2.
DSP Report: operator mul_ln1118_2798_fu_3956_p2 is absorbed into DSP mul_ln1118_2798_fu_3956_p2.
DSP Report: Generating DSP mul_ln1118_1991_fu_5287_p2, operation Mode is: A''*(B:0x11b).
DSP Report: register data_167_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1991_fu_5287_p2.
DSP Report: register data_167_V_read_1_reg_37677028_reg is absorbed into DSP mul_ln1118_1991_fu_5287_p2.
DSP Report: operator mul_ln1118_1991_fu_5287_p2 is absorbed into DSP mul_ln1118_1991_fu_5287_p2.
DSP Report: Generating DSP add_ln703_3345_fu_37661700_p2, operation Mode is: PCIN+A''*(B:0x1c2).
DSP Report: register data_171_V_read_int_reg_reg is absorbed into DSP add_ln703_3345_fu_37661700_p2.
DSP Report: register data_171_V_read_1_reg_37676980_reg is absorbed into DSP add_ln703_3345_fu_37661700_p2.
DSP Report: operator add_ln703_3345_fu_37661700_p2 is absorbed into DSP add_ln703_3345_fu_37661700_p2.
DSP Report: operator mul_ln1118_2037_fu_5337_p2 is absorbed into DSP add_ln703_3345_fu_37661700_p2.
DSP Report: Generating DSP mul_ln1118_1967_fu_5840_p2, operation Mode is: A''*(B:0x3ff24).
DSP Report: register mul_ln1118_1967_fu_5840_p2 is absorbed into DSP mul_ln1118_1967_fu_5840_p2.
DSP Report: register mul_ln1118_1967_fu_5840_p2 is absorbed into DSP mul_ln1118_1967_fu_5840_p2.
DSP Report: operator mul_ln1118_1967_fu_5840_p2 is absorbed into DSP mul_ln1118_1967_fu_5840_p2.
DSP Report: Generating DSP mul_ln1118_2668_fu_6052_p2, operation Mode is: A''*(B:0x176).
DSP Report: register data_223_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2668_fu_6052_p2.
DSP Report: register data_223_V_read_1_reg_37676302_reg is absorbed into DSP mul_ln1118_2668_fu_6052_p2.
DSP Report: operator mul_ln1118_2668_fu_6052_p2 is absorbed into DSP mul_ln1118_2668_fu_6052_p2.
DSP Report: Generating DSP add_ln703_3351_fu_37661752_p2, operation Mode is: PCIN+A''*(B:0x15f).
DSP Report: register data_184_V_read_int_reg_reg is absorbed into DSP add_ln703_3351_fu_37661752_p2.
DSP Report: register data_184_V_read_1_reg_37676819_reg is absorbed into DSP add_ln703_3351_fu_37661752_p2.
DSP Report: operator add_ln703_3351_fu_37661752_p2 is absorbed into DSP add_ln703_3351_fu_37661752_p2.
DSP Report: operator mul_ln1118_2209_fu_7570_p2 is absorbed into DSP add_ln703_3351_fu_37661752_p2.
DSP Report: Generating DSP mul_ln1118_2053_fu_6135_p2, operation Mode is: A''*(B:0x3ff52).
DSP Report: register mul_ln1118_2053_fu_6135_p2 is absorbed into DSP mul_ln1118_2053_fu_6135_p2.
DSP Report: register mul_ln1118_2053_fu_6135_p2 is absorbed into DSP mul_ln1118_2053_fu_6135_p2.
DSP Report: operator mul_ln1118_2053_fu_6135_p2 is absorbed into DSP mul_ln1118_2053_fu_6135_p2.
DSP Report: Generating DSP mul_ln1118_2023_fu_5444_p2, operation Mode is: A''*(B:0x3ff34).
DSP Report: register mul_ln1118_2023_fu_5444_p2 is absorbed into DSP mul_ln1118_2023_fu_5444_p2.
DSP Report: register mul_ln1118_2023_fu_5444_p2 is absorbed into DSP mul_ln1118_2023_fu_5444_p2.
DSP Report: operator mul_ln1118_2023_fu_5444_p2 is absorbed into DSP mul_ln1118_2023_fu_5444_p2.
DSP Report: Generating DSP mul_ln1118_1545_fu_7653_p2, operation Mode is: A''*(B:0x3ff77).
DSP Report: register mul_ln1118_1545_fu_7653_p2 is absorbed into DSP mul_ln1118_1545_fu_7653_p2.
DSP Report: register mul_ln1118_1545_fu_7653_p2 is absorbed into DSP mul_ln1118_1545_fu_7653_p2.
DSP Report: operator mul_ln1118_1545_fu_7653_p2 is absorbed into DSP mul_ln1118_1545_fu_7653_p2.
DSP Report: Generating DSP mul_ln1118_1507_fu_4155_p2, operation Mode is: A''*(B:0x3ff18).
DSP Report: register mul_ln1118_1507_fu_4155_p2 is absorbed into DSP mul_ln1118_1507_fu_4155_p2.
DSP Report: register mul_ln1118_1507_fu_4155_p2 is absorbed into DSP mul_ln1118_1507_fu_4155_p2.
DSP Report: operator mul_ln1118_1507_fu_4155_p2 is absorbed into DSP mul_ln1118_1507_fu_4155_p2.
DSP Report: Generating DSP mul_ln1118_1143_fu_7353_p2, operation Mode is: A''*(B:0x1d).
DSP Report: register data_96_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1143_fu_7353_p2.
DSP Report: register data_96_V_read_1_reg_37677978_reg is absorbed into DSP mul_ln1118_1143_fu_7353_p2.
DSP Report: operator mul_ln1118_1143_fu_7353_p2 is absorbed into DSP mul_ln1118_1143_fu_7353_p2.
DSP Report: Generating DSP add_ln703_3771_fu_37664397_p2, operation Mode is: PCIN+(A:0x0):B2+C'.
DSP Report: register data_229_V_read_1_reg_37676222_reg is absorbed into DSP add_ln703_3771_fu_37664397_p2.
DSP Report: register add_ln703_3771_fu_37664397_p2 is absorbed into DSP add_ln703_3771_fu_37664397_p2.
DSP Report: operator add_ln703_3771_fu_37664397_p2 is absorbed into DSP add_ln703_3771_fu_37664397_p2.
DSP Report: Generating DSP mul_ln1118_2829_fu_7205_p2, operation Mode is: A''*(B:0x3ffe5).
DSP Report: register mul_ln1118_2829_fu_7205_p2 is absorbed into DSP mul_ln1118_2829_fu_7205_p2.
DSP Report: register mul_ln1118_2829_fu_7205_p2 is absorbed into DSP mul_ln1118_2829_fu_7205_p2.
DSP Report: operator mul_ln1118_2829_fu_7205_p2 is absorbed into DSP mul_ln1118_2829_fu_7205_p2.
DSP Report: Generating DSP mul_ln1118_1822_fu_5923_p2, operation Mode is: A''*(B:0x3ffe6).
DSP Report: register mul_ln1118_1822_fu_5923_p2 is absorbed into DSP mul_ln1118_1822_fu_5923_p2.
DSP Report: register mul_ln1118_1822_fu_5923_p2 is absorbed into DSP mul_ln1118_1822_fu_5923_p2.
DSP Report: operator mul_ln1118_1822_fu_5923_p2 is absorbed into DSP mul_ln1118_1822_fu_5923_p2.
DSP Report: Generating DSP mul_ln1118_1615_fu_6638_p2, operation Mode is: A''*(B:0x3ffe6).
DSP Report: register mul_ln1118_1615_fu_6638_p2 is absorbed into DSP mul_ln1118_1615_fu_6638_p2.
DSP Report: register mul_ln1118_1615_fu_6638_p2 is absorbed into DSP mul_ln1118_1615_fu_6638_p2.
DSP Report: operator mul_ln1118_1615_fu_6638_p2 is absorbed into DSP mul_ln1118_1615_fu_6638_p2.
DSP Report: Generating DSP mul_ln1118_1559_fu_4081_p2, operation Mode is: A''*(B:0x3ffe7).
DSP Report: register mul_ln1118_1559_fu_4081_p2 is absorbed into DSP mul_ln1118_1559_fu_4081_p2.
DSP Report: register mul_ln1118_1559_fu_4081_p2 is absorbed into DSP mul_ln1118_1559_fu_4081_p2.
DSP Report: operator mul_ln1118_1559_fu_4081_p2 is absorbed into DSP mul_ln1118_1559_fu_4081_p2.
DSP Report: Generating DSP mul_ln1118_1216_fu_4885_p2, operation Mode is: A''*(B:0x2d).
DSP Report: register data_102_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1216_fu_4885_p2.
DSP Report: register data_102_V_read_1_reg_37677898_reg is absorbed into DSP mul_ln1118_1216_fu_4885_p2.
DSP Report: operator mul_ln1118_1216_fu_4885_p2 is absorbed into DSP mul_ln1118_1216_fu_4885_p2.
DSP Report: Generating DSP add_ln703_2036_fu_37653478_p2, operation Mode is: PCIN+A''*(B:0x31).
DSP Report: register data_108_V_read_int_reg_reg is absorbed into DSP add_ln703_2036_fu_37653478_p2.
DSP Report: register data_108_V_read_1_reg_37677817_reg is absorbed into DSP add_ln703_2036_fu_37653478_p2.
DSP Report: operator add_ln703_2036_fu_37653478_p2 is absorbed into DSP add_ln703_2036_fu_37653478_p2.
DSP Report: operator mul_ln1118_1281_fu_7197_p2 is absorbed into DSP add_ln703_2036_fu_37653478_p2.
DSP Report: Generating DSP mul_ln1118_2452_fu_6807_p2, operation Mode is: A''*(B:0x54).
DSP Report: register data_205_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2452_fu_6807_p2.
DSP Report: register data_205_V_read_1_reg_37676535_reg is absorbed into DSP mul_ln1118_2452_fu_6807_p2.
DSP Report: operator mul_ln1118_2452_fu_6807_p2 is absorbed into DSP mul_ln1118_2452_fu_6807_p2.
DSP Report: Generating DSP add_ln703_3862_fu_37664987_p2, operation Mode is: PCIN+A''*(B:0x6e).
DSP Report: register data_212_V_read_int_reg_reg is absorbed into DSP add_ln703_3862_fu_37664987_p2.
DSP Report: register data_212_V_read_1_reg_37676442_reg is absorbed into DSP add_ln703_3862_fu_37664987_p2.
DSP Report: operator add_ln703_3862_fu_37664987_p2 is absorbed into DSP add_ln703_3862_fu_37664987_p2.
DSP Report: operator mul_ln1118_2535_fu_7426_p2 is absorbed into DSP add_ln703_3862_fu_37664987_p2.
DSP Report: Generating DSP mul_ln1118_1760_fu_6700_p2, operation Mode is: A''*(B:0x3ffc6).
DSP Report: register mul_ln1118_1760_fu_6700_p2 is absorbed into DSP mul_ln1118_1760_fu_6700_p2.
DSP Report: register mul_ln1118_1760_fu_6700_p2 is absorbed into DSP mul_ln1118_1760_fu_6700_p2.
DSP Report: operator mul_ln1118_1760_fu_6700_p2 is absorbed into DSP mul_ln1118_1760_fu_6700_p2.
DSP Report: Generating DSP add_ln703_3863_fu_37664997_p2, operation Mode is: C+A''*(B:0x6b).
DSP Report: register data_213_V_read_int_reg_reg is absorbed into DSP add_ln703_3863_fu_37664997_p2.
DSP Report: register data_213_V_read_1_reg_37676431_reg is absorbed into DSP add_ln703_3863_fu_37664997_p2.
DSP Report: operator add_ln703_3863_fu_37664997_p2 is absorbed into DSP add_ln703_3863_fu_37664997_p2.
DSP Report: operator mul_ln1118_2549_fu_5169_p2 is absorbed into DSP add_ln703_3863_fu_37664997_p2.
DSP Report: Generating DSP mul_ln1118_2435_fu_6045_p2, operation Mode is: A''*(B:0x3ff6a).
DSP Report: register mul_ln1118_2435_fu_6045_p2 is absorbed into DSP mul_ln1118_2435_fu_6045_p2.
DSP Report: register mul_ln1118_2435_fu_6045_p2 is absorbed into DSP mul_ln1118_2435_fu_6045_p2.
DSP Report: operator mul_ln1118_2435_fu_6045_p2 is absorbed into DSP mul_ln1118_2435_fu_6045_p2.
DSP Report: Generating DSP mul_ln1118_2398_fu_6957_p2, operation Mode is: A''*(B:0x3ff22).
DSP Report: register mul_ln1118_2398_fu_6957_p2 is absorbed into DSP mul_ln1118_2398_fu_6957_p2.
DSP Report: register mul_ln1118_2398_fu_6957_p2 is absorbed into DSP mul_ln1118_2398_fu_6957_p2.
DSP Report: operator mul_ln1118_2398_fu_6957_p2 is absorbed into DSP mul_ln1118_2398_fu_6957_p2.
DSP Report: Generating DSP mul_ln1118_2508_fu_3839_p2, operation Mode is: A''*(B:0x3ff25).
DSP Report: register mul_ln1118_2508_fu_3839_p2 is absorbed into DSP mul_ln1118_2508_fu_3839_p2.
DSP Report: register mul_ln1118_2508_fu_3839_p2 is absorbed into DSP mul_ln1118_2508_fu_3839_p2.
DSP Report: operator mul_ln1118_2508_fu_3839_p2 is absorbed into DSP mul_ln1118_2508_fu_3839_p2.
DSP Report: Generating DSP mul_ln1118_2495_fu_5010_p2, operation Mode is: A''*(B:0x3ff76).
DSP Report: register mul_ln1118_2495_fu_5010_p2 is absorbed into DSP mul_ln1118_2495_fu_5010_p2.
DSP Report: register mul_ln1118_2495_fu_5010_p2 is absorbed into DSP mul_ln1118_2495_fu_5010_p2.
DSP Report: operator mul_ln1118_2495_fu_5010_p2 is absorbed into DSP mul_ln1118_2495_fu_5010_p2.
DSP Report: Generating DSP add_ln703_3763_reg_37683545_reg, operation Mode is: C+A''*(B:0x3d).
DSP Report: register data_225_V_read_int_reg_reg is absorbed into DSP add_ln703_3763_reg_37683545_reg.
DSP Report: register data_225_V_read_1_reg_37676275_reg is absorbed into DSP add_ln703_3763_reg_37683545_reg.
DSP Report: register add_ln703_3763_reg_37683545_reg is absorbed into DSP add_ln703_3763_reg_37683545_reg.
DSP Report: operator add_ln703_3763_fu_37664369_p2 is absorbed into DSP add_ln703_3763_reg_37683545_reg.
DSP Report: operator mul_ln1118_2695_fu_5231_p2 is absorbed into DSP add_ln703_3763_reg_37683545_reg.
DSP Report: Generating DSP mul_ln1118_2198_fu_4931_p2, operation Mode is: A''*(B:0x23).
DSP Report: register data_183_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2198_fu_4931_p2.
DSP Report: register data_183_V_read_1_reg_37676828_reg is absorbed into DSP mul_ln1118_2198_fu_4931_p2.
DSP Report: operator mul_ln1118_2198_fu_4931_p2 is absorbed into DSP mul_ln1118_2198_fu_4931_p2.
DSP Report: Generating DSP add_ln703_3760_fu_37664347_p2, operation Mode is: PCIN+A''*(B:0x2d).
DSP Report: register data_179_V_read_int_reg_reg is absorbed into DSP add_ln703_3760_fu_37664347_p2.
DSP Report: register data_179_V_read_1_reg_37676884_reg is absorbed into DSP add_ln703_3760_fu_37664347_p2.
DSP Report: operator add_ln703_3760_fu_37664347_p2 is absorbed into DSP add_ln703_3760_fu_37664347_p2.
DSP Report: operator mul_ln1118_2149_fu_6710_p2 is absorbed into DSP add_ln703_3760_fu_37664347_p2.
DSP Report: Generating DSP add_ln703_3760_fu_37664347_p2, operation Mode is: PCIN+A''*(B:0x2e).
DSP Report: register data_180_V_read_int_reg_reg is absorbed into DSP add_ln703_3760_fu_37664347_p2.
DSP Report: register data_180_V_read_1_reg_37676869_reg is absorbed into DSP add_ln703_3760_fu_37664347_p2.
DSP Report: operator add_ln703_3760_fu_37664347_p2 is absorbed into DSP add_ln703_3760_fu_37664347_p2.
DSP Report: operator mul_ln1118_2161_fu_4606_p2 is absorbed into DSP add_ln703_3760_fu_37664347_p2.
DSP Report: Generating DSP add_ln703_3758_fu_37664331_p2, operation Mode is: C+A''*(B:0x36).
DSP Report: register data_198_V_read_int_reg_reg is absorbed into DSP add_ln703_3758_fu_37664331_p2.
DSP Report: register data_198_V_read_1_reg_37676628_reg is absorbed into DSP add_ln703_3758_fu_37664331_p2.
DSP Report: operator add_ln703_3758_fu_37664331_p2 is absorbed into DSP add_ln703_3758_fu_37664331_p2.
DSP Report: operator mul_ln1118_2367_fu_5286_p2 is absorbed into DSP add_ln703_3758_fu_37664331_p2.
DSP Report: Generating DSP add_ln703_3760_reg_37683535_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register add_ln703_3760_reg_37683535_reg is absorbed into DSP add_ln703_3760_reg_37683535_reg.
DSP Report: operator add_ln703_3760_fu_37664347_p2 is absorbed into DSP add_ln703_3760_reg_37683535_reg.
DSP Report: Generating DSP mul_ln1118_1217_fu_4886_p2, operation Mode is: A''*(B:0x2f).
DSP Report: register data_102_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1217_fu_4886_p2.
DSP Report: register data_102_V_read_1_reg_37677898_reg is absorbed into DSP mul_ln1118_1217_fu_4886_p2.
DSP Report: operator mul_ln1118_1217_fu_4886_p2 is absorbed into DSP mul_ln1118_1217_fu_4886_p2.
DSP Report: Generating DSP add_ln703_3752_reg_37683525_reg, operation Mode is: (PCIN+(A:0x0):B''+C')'.
DSP Report: register data_120_V_read_int_reg_reg is absorbed into DSP add_ln703_3752_reg_37683525_reg.
DSP Report: register data_120_V_read_1_reg_37677662_reg is absorbed into DSP add_ln703_3752_reg_37683525_reg.
DSP Report: register add_ln703_3752_reg_37683525_reg is absorbed into DSP add_ln703_3752_reg_37683525_reg.
DSP Report: register add_ln703_3752_reg_37683525_reg is absorbed into DSP add_ln703_3752_reg_37683525_reg.
DSP Report: operator add_ln703_3752_fu_37664299_p2 is absorbed into DSP add_ln703_3752_reg_37683525_reg.
DSP Report: Generating DSP mul_ln1118_1502_fu_6891_p2, operation Mode is: A''*(B:0x2e).
DSP Report: register data_126_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1502_fu_6891_p2.
DSP Report: register data_126_V_read_1_reg_37677583_reg is absorbed into DSP mul_ln1118_1502_fu_6891_p2.
DSP Report: operator mul_ln1118_1502_fu_6891_p2 is absorbed into DSP mul_ln1118_1502_fu_6891_p2.
DSP Report: Generating DSP add_ln703_3754_fu_37664315_p2, operation Mode is: PCIN+A''*(B:0x37).
DSP Report: register data_132_V_read_int_reg_reg is absorbed into DSP add_ln703_3754_fu_37664315_p2.
DSP Report: register data_132_V_read_1_reg_37677500_reg is absorbed into DSP add_ln703_3754_fu_37664315_p2.
DSP Report: operator add_ln703_3754_fu_37664315_p2 is absorbed into DSP add_ln703_3754_fu_37664315_p2.
DSP Report: operator mul_ln1118_1577_fu_5349_p2 is absorbed into DSP add_ln703_3754_fu_37664315_p2.
DSP Report: Generating DSP add_ln703_3754_reg_37683530_reg, operation Mode is: PCIN+A''*(B:0x2c).
DSP Report: register data_162_V_read_int_reg_reg is absorbed into DSP add_ln703_3754_reg_37683530_reg.
DSP Report: register data_162_V_read_1_reg_37677094_reg is absorbed into DSP add_ln703_3754_reg_37683530_reg.
DSP Report: register add_ln703_3754_reg_37683530_reg is absorbed into DSP add_ln703_3754_reg_37683530_reg.
DSP Report: operator add_ln703_3754_fu_37664315_p2 is absorbed into DSP add_ln703_3754_reg_37683530_reg.
DSP Report: operator mul_ln1118_1939_fu_5809_p2 is absorbed into DSP add_ln703_3754_reg_37683530_reg.
DSP Report: Generating DSP mul_ln1118_2859_fu_5758_p2, operation Mode is: A''*(B:0x3ffc6).
DSP Report: register mul_ln1118_2859_fu_5758_p2 is absorbed into DSP mul_ln1118_2859_fu_5758_p2.
DSP Report: register mul_ln1118_2859_fu_5758_p2 is absorbed into DSP mul_ln1118_2859_fu_5758_p2.
DSP Report: operator mul_ln1118_2859_fu_5758_p2 is absorbed into DSP mul_ln1118_2859_fu_5758_p2.
DSP Report: Generating DSP mul_ln1118_2187_fu_7548_p2, operation Mode is: A''*(B:0x3ffcd).
DSP Report: register mul_ln1118_2187_fu_7548_p2 is absorbed into DSP mul_ln1118_2187_fu_7548_p2.
DSP Report: register mul_ln1118_2187_fu_7548_p2 is absorbed into DSP mul_ln1118_2187_fu_7548_p2.
DSP Report: operator mul_ln1118_2187_fu_7548_p2 is absorbed into DSP mul_ln1118_2187_fu_7548_p2.
DSP Report: Generating DSP mul_ln1118_1513_fu_3877_p2, operation Mode is: A''*(B:0x51).
DSP Report: register data_127_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1513_fu_3877_p2.
DSP Report: register data_127_V_read_1_reg_37677572_reg is absorbed into DSP mul_ln1118_1513_fu_3877_p2.
DSP Report: operator mul_ln1118_1513_fu_3877_p2 is absorbed into DSP mul_ln1118_1513_fu_3877_p2.
DSP Report: Generating DSP add_ln703_2444_fu_37655940_p2, operation Mode is: PCIN+A''*(B:0x6f).
DSP Report: register data_130_V_read_int_reg_reg is absorbed into DSP add_ln703_2444_fu_37655940_p2.
DSP Report: register data_130_V_read_1_reg_37677531_reg is absorbed into DSP add_ln703_2444_fu_37655940_p2.
DSP Report: operator add_ln703_2444_fu_37655940_p2 is absorbed into DSP add_ln703_2444_fu_37655940_p2.
DSP Report: operator mul_ln1118_1551_fu_6051_p2 is absorbed into DSP add_ln703_2444_fu_37655940_p2.
DSP Report: Generating DSP add_ln703_2444_reg_37682165_reg, operation Mode is: PCIN+A''*(B:0x65).
DSP Report: register data_141_V_read_int_reg_reg is absorbed into DSP add_ln703_2444_reg_37682165_reg.
DSP Report: register data_141_V_read_1_reg_37677380_reg is absorbed into DSP add_ln703_2444_reg_37682165_reg.
DSP Report: register add_ln703_2444_reg_37682165_reg is absorbed into DSP add_ln703_2444_reg_37682165_reg.
DSP Report: operator add_ln703_2444_fu_37655940_p2 is absorbed into DSP add_ln703_2444_reg_37682165_reg.
DSP Report: operator mul_ln1118_1678_fu_7564_p2 is absorbed into DSP add_ln703_2444_reg_37682165_reg.
DSP Report: Generating DSP mul_ln1118_2265_fu_7055_p2, operation Mode is: A''*(B:0x54).
DSP Report: register data_189_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2265_fu_7055_p2.
DSP Report: register data_189_V_read_1_reg_37676749_reg is absorbed into DSP mul_ln1118_2265_fu_7055_p2.
DSP Report: operator mul_ln1118_2265_fu_7055_p2 is absorbed into DSP mul_ln1118_2265_fu_7055_p2.
DSP Report: Generating DSP add_ln703_2446_fu_37655946_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_2446_fu_37655946_p2 is absorbed into DSP add_ln703_2446_fu_37655946_p2.
DSP Report: register add_ln703_2446_fu_37655946_p2 is absorbed into DSP add_ln703_2446_fu_37655946_p2.
DSP Report: register data_165_V_read_1_reg_37677055_reg is absorbed into DSP add_ln703_2446_fu_37655946_p2.
DSP Report: register add_ln703_2446_fu_37655946_p2 is absorbed into DSP add_ln703_2446_fu_37655946_p2.
DSP Report: register add_ln703_2446_fu_37655946_p2 is absorbed into DSP add_ln703_2446_fu_37655946_p2.
DSP Report: operator add_ln703_2446_fu_37655946_p2 is absorbed into DSP add_ln703_2446_fu_37655946_p2.
DSP Report: Generating DSP add_ln703_2447_reg_37682170_reg, operation Mode is: C+A''*(B:0x69).
DSP Report: register data_162_V_read_int_reg_reg is absorbed into DSP add_ln703_2447_reg_37682170_reg.
DSP Report: register data_162_V_read_1_reg_37677094_reg is absorbed into DSP add_ln703_2447_reg_37682170_reg.
DSP Report: register add_ln703_2447_reg_37682170_reg is absorbed into DSP add_ln703_2447_reg_37682170_reg.
DSP Report: operator add_ln703_2447_fu_37655956_p2 is absorbed into DSP add_ln703_2447_reg_37682170_reg.
DSP Report: operator mul_ln1118_1935_fu_5920_p2 is absorbed into DSP add_ln703_2447_reg_37682170_reg.
DSP Report: Generating DSP mul_ln1118_1234_fu_6494_p2, operation Mode is: A''*(B:0x3ffd2).
DSP Report: register mul_ln1118_1234_fu_6494_p2 is absorbed into DSP mul_ln1118_1234_fu_6494_p2.
DSP Report: register mul_ln1118_1234_fu_6494_p2 is absorbed into DSP mul_ln1118_1234_fu_6494_p2.
DSP Report: operator mul_ln1118_1234_fu_6494_p2 is absorbed into DSP mul_ln1118_1234_fu_6494_p2.
DSP Report: Generating DSP add_ln703_2448_fu_37655962_p2, operation Mode is: C+A''*(B:0x6e).
DSP Report: register data_195_V_read_int_reg_reg is absorbed into DSP add_ln703_2448_fu_37655962_p2.
DSP Report: register data_195_V_read_1_reg_37676670_reg is absorbed into DSP add_ln703_2448_fu_37655962_p2.
DSP Report: operator add_ln703_2448_fu_37655962_p2 is absorbed into DSP add_ln703_2448_fu_37655962_p2.
DSP Report: operator mul_ln1118_2336_fu_3991_p2 is absorbed into DSP add_ln703_2448_fu_37655962_p2.
DSP Report: Generating DSP mul_ln1118_1185_fu_7478_p2, operation Mode is: A''*(B:0x3ff2d).
DSP Report: register mul_ln1118_1185_fu_7478_p2 is absorbed into DSP mul_ln1118_1185_fu_7478_p2.
DSP Report: register mul_ln1118_1185_fu_7478_p2 is absorbed into DSP mul_ln1118_1185_fu_7478_p2.
DSP Report: operator mul_ln1118_1185_fu_7478_p2 is absorbed into DSP mul_ln1118_1185_fu_7478_p2.
DSP Report: Generating DSP add_ln703_2663_fu_37657250_p2, operation Mode is: C+A''*(B:0x125).
DSP Report: register data_216_V_read_int_reg_reg is absorbed into DSP add_ln703_2663_fu_37657250_p2.
DSP Report: register data_216_V_read_1_reg_37676392_reg is absorbed into DSP add_ln703_2663_fu_37657250_p2.
DSP Report: operator add_ln703_2663_fu_37657250_p2 is absorbed into DSP add_ln703_2663_fu_37657250_p2.
DSP Report: operator mul_ln1118_2579_fu_6549_p2 is absorbed into DSP add_ln703_2663_fu_37657250_p2.
DSP Report: Generating DSP mul_ln1118_2345_fu_6917_p2, operation Mode is: A''*(B:0x3fced).
DSP Report: register mul_ln1118_2345_fu_6917_p2 is absorbed into DSP mul_ln1118_2345_fu_6917_p2.
DSP Report: register mul_ln1118_2345_fu_6917_p2 is absorbed into DSP mul_ln1118_2345_fu_6917_p2.
DSP Report: operator mul_ln1118_2345_fu_6917_p2 is absorbed into DSP mul_ln1118_2345_fu_6917_p2.
DSP Report: Generating DSP mul_ln1118_2337_fu_4276_p2, operation Mode is: A''*(B:0x3fd60).
DSP Report: register mul_ln1118_2337_fu_4276_p2 is absorbed into DSP mul_ln1118_2337_fu_4276_p2.
DSP Report: register mul_ln1118_2337_fu_4276_p2 is absorbed into DSP mul_ln1118_2337_fu_4276_p2.
DSP Report: operator mul_ln1118_2337_fu_4276_p2 is absorbed into DSP mul_ln1118_2337_fu_4276_p2.
DSP Report: Generating DSP mul_ln1118_2356_fu_6401_p2, operation Mode is: A''*(B:0x3fd56).
DSP Report: register mul_ln1118_2356_fu_6401_p2 is absorbed into DSP mul_ln1118_2356_fu_6401_p2.
DSP Report: register mul_ln1118_2356_fu_6401_p2 is absorbed into DSP mul_ln1118_2356_fu_6401_p2.
DSP Report: operator mul_ln1118_2356_fu_6401_p2 is absorbed into DSP mul_ln1118_2356_fu_6401_p2.
DSP Report: Generating DSP mul_ln1118_1931_fu_4669_p2, operation Mode is: A''*(B:0x33).
DSP Report: register data_162_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1931_fu_4669_p2.
DSP Report: register data_162_V_read_1_reg_37677094_reg is absorbed into DSP mul_ln1118_1931_fu_4669_p2.
DSP Report: operator mul_ln1118_1931_fu_4669_p2 is absorbed into DSP mul_ln1118_1931_fu_4669_p2.
DSP Report: Generating DSP add_ln703_2737_fu_37657760_p2, operation Mode is: PCIN+A''*(B:0x23).
DSP Report: register data_140_V_read_int_reg_reg is absorbed into DSP add_ln703_2737_fu_37657760_p2.
DSP Report: register data_140_V_read_1_reg_37677392_reg is absorbed into DSP add_ln703_2737_fu_37657760_p2.
DSP Report: operator add_ln703_2737_fu_37657760_p2 is absorbed into DSP add_ln703_2737_fu_37657760_p2.
DSP Report: operator mul_ln1118_1663_fu_7212_p2 is absorbed into DSP add_ln703_2737_fu_37657760_p2.
DSP Report: Generating DSP add_ln703_2737_fu_37657760_p2, operation Mode is: PCIN+A''*(B:0x29).
DSP Report: register data_143_V_read_int_reg_reg is absorbed into DSP add_ln703_2737_fu_37657760_p2.
DSP Report: register data_143_V_read_1_reg_37677354_reg is absorbed into DSP add_ln703_2737_fu_37657760_p2.
DSP Report: operator add_ln703_2737_fu_37657760_p2 is absorbed into DSP add_ln703_2737_fu_37657760_p2.
DSP Report: operator mul_ln1118_1701_fu_4220_p2 is absorbed into DSP add_ln703_2737_fu_37657760_p2.
DSP Report: Generating DSP add_ln703_2735_fu_37657744_p2, operation Mode is: C+A''*(B:0x23).
DSP Report: register data_167_V_read_int_reg_reg is absorbed into DSP add_ln703_2735_fu_37657744_p2.
DSP Report: register data_167_V_read_1_reg_37677028_reg is absorbed into DSP add_ln703_2735_fu_37657744_p2.
DSP Report: operator add_ln703_2735_fu_37657744_p2 is absorbed into DSP add_ln703_2735_fu_37657744_p2.
DSP Report: operator mul_ln1118_1986_fu_4611_p2 is absorbed into DSP add_ln703_2735_fu_37657744_p2.
DSP Report: Generating DSP add_ln703_2737_reg_37682490_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register add_ln703_2737_reg_37682490_reg is absorbed into DSP add_ln703_2737_reg_37682490_reg.
DSP Report: operator add_ln703_2737_fu_37657760_p2 is absorbed into DSP add_ln703_2737_reg_37682490_reg.
DSP Report: Generating DSP mul_ln1118_1682_fu_4199_p2, operation Mode is: A''*(B:0x3b).
DSP Report: register data_141_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1682_fu_4199_p2.
DSP Report: register data_141_V_read_1_reg_37677380_reg is absorbed into DSP mul_ln1118_1682_fu_4199_p2.
DSP Report: operator mul_ln1118_1682_fu_4199_p2 is absorbed into DSP mul_ln1118_1682_fu_4199_p2.
DSP Report: Generating DSP mul_ln1118_2040_fu_4540_p2, operation Mode is: A''*(B:0x29).
DSP Report: register data_171_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2040_fu_4540_p2.
DSP Report: register data_171_V_read_1_reg_37676980_reg is absorbed into DSP mul_ln1118_2040_fu_4540_p2.
DSP Report: operator mul_ln1118_2040_fu_4540_p2 is absorbed into DSP mul_ln1118_2040_fu_4540_p2.
DSP Report: Generating DSP add_ln703_2042_fu_37653514_p2, operation Mode is: PCIN+(A:0x0):B''+C'.
DSP Report: register add_ln703_2042_fu_37653514_p2 is absorbed into DSP add_ln703_2042_fu_37653514_p2.
DSP Report: register add_ln703_2042_fu_37653514_p2 is absorbed into DSP add_ln703_2042_fu_37653514_p2.
DSP Report: register add_ln703_2042_fu_37653514_p2 is absorbed into DSP add_ln703_2042_fu_37653514_p2.
DSP Report: operator add_ln703_2042_fu_37653514_p2 is absorbed into DSP add_ln703_2042_fu_37653514_p2.
DSP Report: Generating DSP add_ln703_2044_fu_37653534_p2, operation Mode is: PCIN+A:B+C'.
DSP Report: register add_ln703_2044_fu_37653534_p2 is absorbed into DSP add_ln703_2044_fu_37653534_p2.
DSP Report: operator add_ln703_2044_fu_37653534_p2 is absorbed into DSP add_ln703_2044_fu_37653534_p2.
DSP Report: Generating DSP add_ln703_2044_fu_37653534_p2, operation Mode is: PCIN+A:B''+C'.
DSP Report: register add_ln703_2044_fu_37653534_p2 is absorbed into DSP add_ln703_2044_fu_37653534_p2.
DSP Report: register add_ln703_2044_fu_37653534_p2 is absorbed into DSP add_ln703_2044_fu_37653534_p2.
DSP Report: register add_ln703_2044_fu_37653534_p2 is absorbed into DSP add_ln703_2044_fu_37653534_p2.
DSP Report: operator add_ln703_2044_fu_37653534_p2 is absorbed into DSP add_ln703_2044_fu_37653534_p2.
DSP Report: Generating DSP mul_ln1118_2491_fu_6765_p2, operation Mode is: A''*(B:0x3fe5b).
DSP Report: register mul_ln1118_2491_fu_6765_p2 is absorbed into DSP mul_ln1118_2491_fu_6765_p2.
DSP Report: register mul_ln1118_2491_fu_6765_p2 is absorbed into DSP mul_ln1118_2491_fu_6765_p2.
DSP Report: operator mul_ln1118_2491_fu_6765_p2 is absorbed into DSP mul_ln1118_2491_fu_6765_p2.
DSP Report: Generating DSP mul_ln1118_2395_fu_5791_p2, operation Mode is: A''*(B:0x3fee9).
DSP Report: register mul_ln1118_2395_fu_5791_p2 is absorbed into DSP mul_ln1118_2395_fu_5791_p2.
DSP Report: register mul_ln1118_2395_fu_5791_p2 is absorbed into DSP mul_ln1118_2395_fu_5791_p2.
DSP Report: operator mul_ln1118_2395_fu_5791_p2 is absorbed into DSP mul_ln1118_2395_fu_5791_p2.
DSP Report: Generating DSP mul_ln1118_1575_fu_5347_p2, operation Mode is: A''*(B:0x17).
DSP Report: register data_132_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1575_fu_5347_p2.
DSP Report: register data_132_V_read_1_reg_37677500_reg is absorbed into DSP mul_ln1118_1575_fu_5347_p2.
DSP Report: operator mul_ln1118_1575_fu_5347_p2 is absorbed into DSP mul_ln1118_1575_fu_5347_p2.
DSP Report: Generating DSP add_ln703_2199_fu_37654498_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_2199_fu_37654498_p2 is absorbed into DSP add_ln703_2199_fu_37654498_p2.
DSP Report: Generating DSP mul_ln1118_1280_fu_4576_p2, operation Mode is: A''*(B:0x39).
DSP Report: register data_108_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1280_fu_4576_p2.
DSP Report: register data_108_V_read_1_reg_37677817_reg is absorbed into DSP mul_ln1118_1280_fu_4576_p2.
DSP Report: operator mul_ln1118_1280_fu_4576_p2 is absorbed into DSP mul_ln1118_1280_fu_4576_p2.
DSP Report: Generating DSP add_ln703_2194_fu_37654456_p2, operation Mode is: PCIN+A''*(B:0x35).
DSP Report: register data_161_V_read_int_reg_reg is absorbed into DSP add_ln703_2194_fu_37654456_p2.
DSP Report: register data_161_V_read_1_reg_37677106_reg is absorbed into DSP add_ln703_2194_fu_37654456_p2.
DSP Report: operator add_ln703_2194_fu_37654456_p2 is absorbed into DSP add_ln703_2194_fu_37654456_p2.
DSP Report: operator mul_ln1118_1925_fu_4351_p2 is absorbed into DSP add_ln703_2194_fu_37654456_p2.
DSP Report: Generating DSP mul_ln1118_1304_fu_6329_p2, operation Mode is: A''*(B:0x3ffed).
DSP Report: register mul_ln1118_1304_fu_6329_p2 is absorbed into DSP mul_ln1118_1304_fu_6329_p2.
DSP Report: register mul_ln1118_1304_fu_6329_p2 is absorbed into DSP mul_ln1118_1304_fu_6329_p2.
DSP Report: operator mul_ln1118_1304_fu_6329_p2 is absorbed into DSP mul_ln1118_1304_fu_6329_p2.
DSP Report: Generating DSP add_ln703_2195_fu_37654466_p2, operation Mode is: C+A''*(B:0x13).
DSP Report: register data_122_V_read_int_reg_reg is absorbed into DSP add_ln703_2195_fu_37654466_p2.
DSP Report: register data_122_V_read_1_reg_37677636_reg is absorbed into DSP add_ln703_2195_fu_37654466_p2.
DSP Report: operator add_ln703_2195_fu_37654466_p2 is absorbed into DSP add_ln703_2195_fu_37654466_p2.
DSP Report: operator mul_ln1118_1451_fu_5226_p2 is absorbed into DSP add_ln703_2195_fu_37654466_p2.
DSP Report: Generating DSP add_ln703_2196_fu_37654476_p2, operation Mode is: C+A''*(B:0x34).
DSP Report: register data_178_V_read_int_reg_reg is absorbed into DSP add_ln703_2196_fu_37654476_p2.
DSP Report: register data_178_V_read_1_reg_37676900_reg is absorbed into DSP add_ln703_2196_fu_37654476_p2.
DSP Report: operator add_ln703_2196_fu_37654476_p2 is absorbed into DSP add_ln703_2196_fu_37654476_p2.
DSP Report: operator mul_ln1118_2134_fu_6355_p2 is absorbed into DSP add_ln703_2196_fu_37654476_p2.
DSP Report: Generating DSP mul_ln1118_2880_fu_5721_p2, operation Mode is: A''*(B:0x3fdcd).
DSP Report: register mul_ln1118_2880_fu_5721_p2 is absorbed into DSP mul_ln1118_2880_fu_5721_p2.
DSP Report: register mul_ln1118_2880_fu_5721_p2 is absorbed into DSP mul_ln1118_2880_fu_5721_p2.
DSP Report: operator mul_ln1118_2880_fu_5721_p2 is absorbed into DSP mul_ln1118_2880_fu_5721_p2.
DSP Report: Generating DSP mul_ln1118_1409_fu_5903_p2, operation Mode is: A''*(B:0x3fea2).
DSP Report: register mul_ln1118_1409_fu_5903_p2 is absorbed into DSP mul_ln1118_1409_fu_5903_p2.
DSP Report: register mul_ln1118_1409_fu_5903_p2 is absorbed into DSP mul_ln1118_1409_fu_5903_p2.
DSP Report: operator mul_ln1118_1409_fu_5903_p2 is absorbed into DSP mul_ln1118_1409_fu_5903_p2.
DSP Report: Generating DSP add_ln703_2864_fu_37658544_p2, operation Mode is: C+A''*(B:0x230).
DSP Report: register data_242_V_read_int_reg_reg is absorbed into DSP add_ln703_2864_fu_37658544_p2.
DSP Report: register data_242_V_read_1_reg_37676057_reg is absorbed into DSP add_ln703_2864_fu_37658544_p2.
DSP Report: operator add_ln703_2864_fu_37658544_p2 is absorbed into DSP add_ln703_2864_fu_37658544_p2.
DSP Report: operator mul_ln1118_2895_fu_5999_p2 is absorbed into DSP add_ln703_2864_fu_37658544_p2.
DSP Report: Generating DSP mul_ln1118_2293_fu_4772_p2, operation Mode is: A''*(B:0x3ffc5).
DSP Report: register mul_ln1118_2293_fu_4772_p2 is absorbed into DSP mul_ln1118_2293_fu_4772_p2.
DSP Report: register mul_ln1118_2293_fu_4772_p2 is absorbed into DSP mul_ln1118_2293_fu_4772_p2.
DSP Report: operator mul_ln1118_2293_fu_4772_p2 is absorbed into DSP mul_ln1118_2293_fu_4772_p2.
DSP Report: Generating DSP add_ln703_3437_fu_37662316_p2, operation Mode is: C+A''*(B:0x49).
DSP Report: register data_234_V_read_int_reg_reg is absorbed into DSP add_ln703_3437_fu_37662316_p2.
DSP Report: register data_234_V_read_1_reg_37676159_reg is absorbed into DSP add_ln703_3437_fu_37662316_p2.
DSP Report: operator add_ln703_3437_fu_37662316_p2 is absorbed into DSP add_ln703_3437_fu_37662316_p2.
DSP Report: operator mul_ln1118_2799_fu_7382_p2 is absorbed into DSP add_ln703_3437_fu_37662316_p2.
DSP Report: Generating DSP add_ln703_3438_reg_37683170_reg, operation Mode is: PCIN+A''*(B:0x4c).
DSP Report: register data_232_V_read_int_reg_reg is absorbed into DSP add_ln703_3438_reg_37683170_reg.
DSP Report: register data_232_V_read_1_reg_37676184_reg is absorbed into DSP add_ln703_3438_reg_37683170_reg.
DSP Report: register add_ln703_3438_reg_37683170_reg is absorbed into DSP add_ln703_3438_reg_37683170_reg.
DSP Report: operator add_ln703_3438_fu_37662326_p2 is absorbed into DSP add_ln703_3438_reg_37683170_reg.
DSP Report: operator mul_ln1118_2776_fu_4428_p2 is absorbed into DSP add_ln703_3438_reg_37683170_reg.
DSP Report: Generating DSP mul_ln1118_2494_fu_3820_p2, operation Mode is: A''*(B:0x3ffd2).
DSP Report: register mul_ln1118_2494_fu_3820_p2 is absorbed into DSP mul_ln1118_2494_fu_3820_p2.
DSP Report: register mul_ln1118_2494_fu_3820_p2 is absorbed into DSP mul_ln1118_2494_fu_3820_p2.
DSP Report: operator mul_ln1118_2494_fu_3820_p2 is absorbed into DSP mul_ln1118_2494_fu_3820_p2.
DSP Report: Generating DSP mul_ln1118_2423_fu_5171_p2, operation Mode is: A''*(B:0x3ffd5).
DSP Report: register mul_ln1118_2423_fu_5171_p2 is absorbed into DSP mul_ln1118_2423_fu_5171_p2.
DSP Report: register mul_ln1118_2423_fu_5171_p2 is absorbed into DSP mul_ln1118_2423_fu_5171_p2.
DSP Report: operator mul_ln1118_2423_fu_5171_p2 is absorbed into DSP mul_ln1118_2423_fu_5171_p2.
DSP Report: Generating DSP mul_ln1118_2346_fu_6958_p2, operation Mode is: A''*(B:0x6a).
DSP Report: register data_196_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2346_fu_6958_p2.
DSP Report: register data_196_V_read_1_reg_37676656_reg is absorbed into DSP mul_ln1118_2346_fu_6958_p2.
DSP Report: operator mul_ln1118_2346_fu_6958_p2 is absorbed into DSP mul_ln1118_2346_fu_6958_p2.
DSP Report: Generating DSP add_ln703_3436_fu_37662310_p2, operation Mode is: PCIN+A''*(B:0x5a).
DSP Report: register data_223_V_read_int_reg_reg is absorbed into DSP add_ln703_3436_fu_37662310_p2.
DSP Report: register data_223_V_read_1_reg_37676302_reg is absorbed into DSP add_ln703_3436_fu_37662310_p2.
DSP Report: operator add_ln703_3436_fu_37662310_p2 is absorbed into DSP add_ln703_3436_fu_37662310_p2.
DSP Report: operator mul_ln1118_2669_fu_4180_p2 is absorbed into DSP add_ln703_3436_fu_37662310_p2.
DSP Report: Generating DSP add_ln703_3436_fu_37662310_p2, operation Mode is: PCIN+A''*(B:0x65).
DSP Report: register data_193_V_read_int_reg_reg is absorbed into DSP add_ln703_3436_fu_37662310_p2.
DSP Report: register data_193_V_read_1_reg_37676702_reg is absorbed into DSP add_ln703_3436_fu_37662310_p2.
DSP Report: operator add_ln703_3436_fu_37662310_p2 is absorbed into DSP add_ln703_3436_fu_37662310_p2.
DSP Report: operator mul_ln1118_2318_fu_5881_p2 is absorbed into DSP add_ln703_3436_fu_37662310_p2.
DSP Report: Generating DSP add_ln703_3436_fu_37662310_p2, operation Mode is: PCIN+A''*(B:0x4e).
DSP Report: register data_197_V_read_int_reg_reg is absorbed into DSP add_ln703_3436_fu_37662310_p2.
DSP Report: register data_197_V_read_1_reg_37676641_reg is absorbed into DSP add_ln703_3436_fu_37662310_p2.
DSP Report: operator add_ln703_3436_fu_37662310_p2 is absorbed into DSP add_ln703_3436_fu_37662310_p2.
DSP Report: operator mul_ln1118_2357_fu_6402_p2 is absorbed into DSP add_ln703_3436_fu_37662310_p2.
DSP Report: Generating DSP mul_ln1118_2532_fu_5515_p2, operation Mode is: A''*(B:0x4e).
DSP Report: register data_212_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2532_fu_5515_p2.
DSP Report: register data_212_V_read_1_reg_37676442_reg is absorbed into DSP mul_ln1118_2532_fu_5515_p2.
DSP Report: operator mul_ln1118_2532_fu_5515_p2 is absorbed into DSP mul_ln1118_2532_fu_5515_p2.
DSP Report: Generating DSP add_ln703_3433_fu_37662284_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_3433_fu_37662284_p2 is absorbed into DSP add_ln703_3433_fu_37662284_p2.
DSP Report: register add_ln703_3433_fu_37662284_p2 is absorbed into DSP add_ln703_3433_fu_37662284_p2.
DSP Report: register add_ln703_3433_fu_37662284_p2 is absorbed into DSP add_ln703_3433_fu_37662284_p2.
DSP Report: register add_ln703_3433_fu_37662284_p2 is absorbed into DSP add_ln703_3433_fu_37662284_p2.
DSP Report: register add_ln703_3433_fu_37662284_p2 is absorbed into DSP add_ln703_3433_fu_37662284_p2.
DSP Report: operator add_ln703_3433_fu_37662284_p2 is absorbed into DSP add_ln703_3433_fu_37662284_p2.
DSP Report: Generating DSP add_ln703_3436_reg_37683165_reg, operation Mode is: (PCIN+A'':B''+C)'.
DSP Report: register add_ln703_3436_reg_37683165_reg is absorbed into DSP add_ln703_3436_reg_37683165_reg.
DSP Report: register add_ln703_3436_reg_37683165_reg is absorbed into DSP add_ln703_3436_reg_37683165_reg.
DSP Report: register add_ln703_3436_reg_37683165_reg is absorbed into DSP add_ln703_3436_reg_37683165_reg.
DSP Report: register add_ln703_3436_reg_37683165_reg is absorbed into DSP add_ln703_3436_reg_37683165_reg.
DSP Report: register add_ln703_3436_reg_37683165_reg is absorbed into DSP add_ln703_3436_reg_37683165_reg.
DSP Report: operator add_ln703_3436_fu_37662310_p2 is absorbed into DSP add_ln703_3436_reg_37683165_reg.
DSP Report: Generating DSP mul_ln1118_1895_fu_6901_p2, operation Mode is: A''*(B:0x17).
DSP Report: register data_159_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1895_fu_6901_p2.
DSP Report: register data_159_V_read_1_reg_37677131_reg is absorbed into DSP mul_ln1118_1895_fu_6901_p2.
DSP Report: operator mul_ln1118_1895_fu_6901_p2 is absorbed into DSP mul_ln1118_1895_fu_6901_p2.
DSP Report: Generating DSP add_ln703_2280_fu_37654986_p2, operation Mode is: PCIN+A''*(B:0x13).
DSP Report: register data_182_V_read_int_reg_reg is absorbed into DSP add_ln703_2280_fu_37654986_p2.
DSP Report: register data_182_V_read_1_reg_37676844_reg is absorbed into DSP add_ln703_2280_fu_37654986_p2.
DSP Report: operator add_ln703_2280_fu_37654986_p2 is absorbed into DSP add_ln703_2280_fu_37654986_p2.
DSP Report: operator mul_ln1118_2178_fu_7539_p2 is absorbed into DSP add_ln703_2280_fu_37654986_p2.
DSP Report: Generating DSP add_ln703_2280_fu_37654986_p2, operation Mode is: PCIN+A''*(B:0x17).
DSP Report: register data_192_V_read_int_reg_reg is absorbed into DSP add_ln703_2280_fu_37654986_p2.
DSP Report: register data_192_V_read_1_reg_37676714_reg is absorbed into DSP add_ln703_2280_fu_37654986_p2.
DSP Report: operator add_ln703_2280_fu_37654986_p2 is absorbed into DSP add_ln703_2280_fu_37654986_p2.
DSP Report: operator mul_ln1118_2299_fu_4499_p2 is absorbed into DSP add_ln703_2280_fu_37654986_p2.
DSP Report: Generating DSP mul_ln1118_1311_fu_6066_p2, operation Mode is: A2*(B:0x3ff8b).
DSP Report: register mul_ln1118_1311_fu_6066_p2 is absorbed into DSP mul_ln1118_1311_fu_6066_p2.
DSP Report: operator mul_ln1118_1311_fu_6066_p2 is absorbed into DSP mul_ln1118_1311_fu_6066_p2.
DSP Report: Generating DSP mul_ln1118_1067_fu_5429_p2, operation Mode is: A2*(B:0x3ffaf).
DSP Report: register mul_ln1118_1067_fu_5429_p2 is absorbed into DSP mul_ln1118_1067_fu_5429_p2.
DSP Report: operator mul_ln1118_1067_fu_5429_p2 is absorbed into DSP mul_ln1118_1067_fu_5429_p2.
DSP Report: Generating DSP mul_ln1118_2324_fu_3966_p2, operation Mode is: A''*(B:0x87).
DSP Report: register data_194_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2324_fu_3966_p2.
DSP Report: register data_194_V_read_1_reg_37676687_reg is absorbed into DSP mul_ln1118_2324_fu_3966_p2.
DSP Report: operator mul_ln1118_2324_fu_3966_p2 is absorbed into DSP mul_ln1118_2324_fu_3966_p2.
DSP Report: Generating DSP add_ln703_3111_fu_37660172_p2, operation Mode is: PCIN+A''*(B:0xde).
DSP Report: register data_199_V_read_int_reg_reg is absorbed into DSP add_ln703_3111_fu_37660172_p2.
DSP Report: register data_199_V_read_1_reg_37676614_reg is absorbed into DSP add_ln703_3111_fu_37660172_p2.
DSP Report: operator add_ln703_3111_fu_37660172_p2 is absorbed into DSP add_ln703_3111_fu_37660172_p2.
DSP Report: operator mul_ln1118_2376_fu_5059_p2 is absorbed into DSP add_ln703_3111_fu_37660172_p2.
DSP Report: Generating DSP mul_ln1118_745_fu_5499_p2, operation Mode is: A''*(B:0x3ffa5).
DSP Report: register mul_ln1118_745_fu_5499_p2 is absorbed into DSP mul_ln1118_745_fu_5499_p2.
DSP Report: register mul_ln1118_745_fu_5499_p2 is absorbed into DSP mul_ln1118_745_fu_5499_p2.
DSP Report: operator mul_ln1118_745_fu_5499_p2 is absorbed into DSP mul_ln1118_745_fu_5499_p2.
DSP Report: Generating DSP add_ln703_3112_fu_37660182_p2, operation Mode is: C+A''*(B:0x83).
DSP Report: register data_221_V_read_int_reg_reg is absorbed into DSP add_ln703_3112_fu_37660182_p2.
DSP Report: register data_221_V_read_1_reg_37676328_reg is absorbed into DSP add_ln703_3112_fu_37660182_p2.
DSP Report: operator add_ln703_3112_fu_37660182_p2 is absorbed into DSP add_ln703_3112_fu_37660182_p2.
DSP Report: operator mul_ln1118_2644_fu_7346_p2 is absorbed into DSP add_ln703_3112_fu_37660182_p2.
DSP Report: Generating DSP add_ln703_3113_fu_37660192_p2, operation Mode is: PCIN+A''*(B:0x86).
DSP Report: register data_218_V_read_int_reg_reg is absorbed into DSP add_ln703_3113_fu_37660192_p2.
DSP Report: register data_218_V_read_1_reg_37676371_reg is absorbed into DSP add_ln703_3113_fu_37660192_p2.
DSP Report: operator add_ln703_3113_fu_37660192_p2 is absorbed into DSP add_ln703_3113_fu_37660192_p2.
DSP Report: operator mul_ln1118_2605_fu_7064_p2 is absorbed into DSP add_ln703_3113_fu_37660192_p2.
DSP Report: Generating DSP mul_ln1118_2314_fu_5626_p2, operation Mode is: A''*(B:0x3ff7a).
DSP Report: register mul_ln1118_2314_fu_5626_p2 is absorbed into DSP mul_ln1118_2314_fu_5626_p2.
DSP Report: register mul_ln1118_2314_fu_5626_p2 is absorbed into DSP mul_ln1118_2314_fu_5626_p2.
DSP Report: operator mul_ln1118_2314_fu_5626_p2 is absorbed into DSP mul_ln1118_2314_fu_5626_p2.
DSP Report: Generating DSP mul_ln1118_2252_fu_4275_p2, operation Mode is: A''*(B:0x3ff3b).
DSP Report: register mul_ln1118_2252_fu_4275_p2 is absorbed into DSP mul_ln1118_2252_fu_4275_p2.
DSP Report: register mul_ln1118_2252_fu_4275_p2 is absorbed into DSP mul_ln1118_2252_fu_4275_p2.
DSP Report: operator mul_ln1118_2252_fu_4275_p2 is absorbed into DSP mul_ln1118_2252_fu_4275_p2.
DSP Report: Generating DSP mul_ln1118_2262_fu_5096_p2, operation Mode is: A''*(B:0x3ff63).
DSP Report: register mul_ln1118_2262_fu_5096_p2 is absorbed into DSP mul_ln1118_2262_fu_5096_p2.
DSP Report: register mul_ln1118_2262_fu_5096_p2 is absorbed into DSP mul_ln1118_2262_fu_5096_p2.
DSP Report: operator mul_ln1118_2262_fu_5096_p2 is absorbed into DSP mul_ln1118_2262_fu_5096_p2.
DSP Report: Generating DSP mul_ln1118_2691_fu_6758_p2, operation Mode is: A''*(B:0x3ff7a).
DSP Report: register mul_ln1118_2691_fu_6758_p2 is absorbed into DSP mul_ln1118_2691_fu_6758_p2.
DSP Report: register mul_ln1118_2691_fu_6758_p2 is absorbed into DSP mul_ln1118_2691_fu_6758_p2.
DSP Report: operator mul_ln1118_2691_fu_6758_p2 is absorbed into DSP mul_ln1118_2691_fu_6758_p2.
DSP Report: Generating DSP mul_ln1118_2528_fu_3835_p2, operation Mode is: A''*(B:0x3ff33).
DSP Report: register mul_ln1118_2528_fu_3835_p2 is absorbed into DSP mul_ln1118_2528_fu_3835_p2.
DSP Report: register mul_ln1118_2528_fu_3835_p2 is absorbed into DSP mul_ln1118_2528_fu_3835_p2.
DSP Report: operator mul_ln1118_2528_fu_3835_p2 is absorbed into DSP mul_ln1118_2528_fu_3835_p2.
DSP Report: Generating DSP mul_ln1118_2541_fu_4344_p2, operation Mode is: A''*(B:0x3ff65).
DSP Report: register mul_ln1118_2541_fu_4344_p2 is absorbed into DSP mul_ln1118_2541_fu_4344_p2.
DSP Report: register mul_ln1118_2541_fu_4344_p2 is absorbed into DSP mul_ln1118_2541_fu_4344_p2.
DSP Report: operator mul_ln1118_2541_fu_4344_p2 is absorbed into DSP mul_ln1118_2541_fu_4344_p2.
DSP Report: Generating DSP mul_ln703_5_fu_4349_p2, operation Mode is: (D'+A'')*(B:0xa4).
DSP Report: register data_119_V_read_1_reg_37677677_reg is absorbed into DSP mul_ln703_5_fu_4349_p2.
DSP Report: register data_116_V_read_int_reg_reg is absorbed into DSP mul_ln703_5_fu_4349_p2.
DSP Report: register data_116_V_read_1_reg_37677713_reg is absorbed into DSP mul_ln703_5_fu_4349_p2.
DSP Report: operator mul_ln703_5_fu_4349_p2 is absorbed into DSP mul_ln703_5_fu_4349_p2.
DSP Report: operator add_ln703_3104_fu_37660135_p2 is absorbed into DSP mul_ln703_5_fu_4349_p2.
DSP Report: Generating DSP add_ln703_3105_fu_37660150_p2, operation Mode is: PCIN+A''*(B:0xd0).
DSP Report: register data_113_V_read_int_reg_reg is absorbed into DSP add_ln703_3105_fu_37660150_p2.
DSP Report: register data_113_V_read_1_reg_37677753_reg is absorbed into DSP add_ln703_3105_fu_37660150_p2.
DSP Report: operator add_ln703_3105_fu_37660150_p2 is absorbed into DSP add_ln703_3105_fu_37660150_p2.
DSP Report: operator mul_ln1118_1336_fu_6359_p2 is absorbed into DSP add_ln703_3105_fu_37660150_p2.
DSP Report: Generating DSP mul_ln1118_1666_fu_7501_p2, operation Mode is: A''*(B:0xb1).
DSP Report: register data_140_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1666_fu_7501_p2.
DSP Report: register data_140_V_read_1_reg_37677392_reg is absorbed into DSP mul_ln1118_1666_fu_7501_p2.
DSP Report: operator mul_ln1118_1666_fu_7501_p2 is absorbed into DSP mul_ln1118_1666_fu_7501_p2.
DSP Report: Generating DSP add_ln703_3107_fu_37660166_p2, operation Mode is: PCIN+A''*(B:0x9a).
DSP Report: register data_143_V_read_int_reg_reg is absorbed into DSP add_ln703_3107_fu_37660166_p2.
DSP Report: register data_143_V_read_1_reg_37677354_reg is absorbed into DSP add_ln703_3107_fu_37660166_p2.
DSP Report: operator add_ln703_3107_fu_37660166_p2 is absorbed into DSP add_ln703_3107_fu_37660166_p2.
DSP Report: operator mul_ln1118_1703_fu_4222_p2 is absorbed into DSP add_ln703_3107_fu_37660166_p2.
DSP Report: Generating DSP add_ln703_3107_reg_37682860_reg, operation Mode is: PCIN+A''*(B:0xe5).
DSP Report: register data_145_V_read_int_reg_reg is absorbed into DSP add_ln703_3107_reg_37682860_reg.
DSP Report: register data_145_V_read_1_reg_37677333_reg is absorbed into DSP add_ln703_3107_reg_37682860_reg.
DSP Report: register add_ln703_3107_reg_37682860_reg is absorbed into DSP add_ln703_3107_reg_37682860_reg.
DSP Report: operator add_ln703_3107_fu_37660166_p2 is absorbed into DSP add_ln703_3107_reg_37682860_reg.
DSP Report: operator mul_ln1118_1728_fu_6866_p2 is absorbed into DSP add_ln703_3107_reg_37682860_reg.
DSP Report: Generating DSP mul_ln1118_2724_fu_4253_p2, operation Mode is: A''*(B:0x3ff3a).
DSP Report: register mul_ln1118_2724_fu_4253_p2 is absorbed into DSP mul_ln1118_2724_fu_4253_p2.
DSP Report: register mul_ln1118_2724_fu_4253_p2 is absorbed into DSP mul_ln1118_2724_fu_4253_p2.
DSP Report: operator mul_ln1118_2724_fu_4253_p2 is absorbed into DSP mul_ln1118_2724_fu_4253_p2.
DSP Report: Generating DSP mul_ln1118_1243_fu_7068_p2, operation Mode is: A''*(B:0xc2).
DSP Report: register data_105_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1243_fu_7068_p2.
DSP Report: register data_105_V_read_1_reg_37677857_reg is absorbed into DSP mul_ln1118_1243_fu_7068_p2.
DSP Report: operator mul_ln1118_1243_fu_7068_p2 is absorbed into DSP mul_ln1118_1243_fu_7068_p2.
DSP Report: Generating DSP add_ln703_3103_fu_37660129_p2, operation Mode is: PCIN+A''*(B:0xb9).
DSP Report: register data_108_V_read_int_reg_reg is absorbed into DSP add_ln703_3103_fu_37660129_p2.
DSP Report: register data_108_V_read_1_reg_37677817_reg is absorbed into DSP add_ln703_3103_fu_37660129_p2.
DSP Report: operator add_ln703_3103_fu_37660129_p2 is absorbed into DSP add_ln703_3103_fu_37660129_p2.
DSP Report: operator mul_ln1118_1276_fu_5992_p2 is absorbed into DSP add_ln703_3103_fu_37660129_p2.
DSP Report: Generating DSP add_ln703_3103_fu_37660129_p2, operation Mode is: PCIN+A''*(B:0x93).
DSP Report: register data_110_V_read_int_reg_reg is absorbed into DSP add_ln703_3103_fu_37660129_p2.
DSP Report: register data_110_V_read_1_reg_37677789_reg is absorbed into DSP add_ln703_3103_fu_37660129_p2.
DSP Report: operator add_ln703_3103_fu_37660129_p2 is absorbed into DSP add_ln703_3103_fu_37660129_p2.
DSP Report: operator mul_ln1118_1299_fu_4584_p2 is absorbed into DSP add_ln703_3103_fu_37660129_p2.
DSP Report: Generating DSP mul_ln1118_2342_fu_4389_p2, operation Mode is: A''*(B:0x74).
DSP Report: register data_196_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2342_fu_4389_p2.
DSP Report: register data_196_V_read_1_reg_37676656_reg is absorbed into DSP mul_ln1118_2342_fu_4389_p2.
DSP Report: operator mul_ln1118_2342_fu_4389_p2 is absorbed into DSP mul_ln1118_2342_fu_4389_p2.
DSP Report: Generating DSP add_ln703_3139_fu_37660365_p2, operation Mode is: PCIN+A''*(B:0x62).
DSP Report: register data_142_V_read_int_reg_reg is absorbed into DSP add_ln703_3139_fu_37660365_p2.
DSP Report: register data_142_V_read_1_reg_37677369_reg is absorbed into DSP add_ln703_3139_fu_37660365_p2.
DSP Report: operator add_ln703_3139_fu_37660365_p2 is absorbed into DSP add_ln703_3139_fu_37660365_p2.
DSP Report: operator mul_ln1118_1689_fu_5458_p2 is absorbed into DSP add_ln703_3139_fu_37660365_p2.
DSP Report: Generating DSP mul_ln1118_1148_fu_5307_p2, operation Mode is: A''*(B:0x79).
DSP Report: register data_97_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1148_fu_5307_p2.
DSP Report: register data_97_V_read_1_reg_37677966_reg is absorbed into DSP mul_ln1118_1148_fu_5307_p2.
DSP Report: operator mul_ln1118_1148_fu_5307_p2 is absorbed into DSP mul_ln1118_1148_fu_5307_p2.
DSP Report: Generating DSP add_ln703_3137_fu_37660353_p2, operation Mode is: PCIN+A''*(B:0x68).
DSP Report: register data_85_V_read_int_reg_reg is absorbed into DSP add_ln703_3137_fu_37660353_p2.
DSP Report: register data_85_V_read_1_reg_37678119_reg is absorbed into DSP add_ln703_3137_fu_37660353_p2.
DSP Report: operator add_ln703_3137_fu_37660353_p2 is absorbed into DSP add_ln703_3137_fu_37660353_p2.
DSP Report: operator mul_ln1118_1005_fu_6069_p2 is absorbed into DSP add_ln703_3137_fu_37660353_p2.
DSP Report: Generating DSP add_ln703_3137_fu_37660353_p2, operation Mode is: PCIN+A''*(B:0x64).
DSP Report: register data_88_V_read_int_reg_reg is absorbed into DSP add_ln703_3137_fu_37660353_p2.
DSP Report: register data_88_V_read_1_reg_37678080_reg is absorbed into DSP add_ln703_3137_fu_37660353_p2.
DSP Report: operator add_ln703_3137_fu_37660353_p2 is absorbed into DSP add_ln703_3137_fu_37660353_p2.
DSP Report: operator mul_ln1118_1045_fu_7228_p2 is absorbed into DSP add_ln703_3137_fu_37660353_p2.
DSP Report: Generating DSP mul_ln1118_2365_fu_5277_p2, operation Mode is: A''*(B:0x5f).
DSP Report: register data_198_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2365_fu_5277_p2.
DSP Report: register data_198_V_read_1_reg_37676628_reg is absorbed into DSP mul_ln1118_2365_fu_5277_p2.
DSP Report: operator mul_ln1118_2365_fu_5277_p2 is absorbed into DSP mul_ln1118_2365_fu_5277_p2.
DSP Report: Generating DSP add_ln703_3141_fu_37660381_p2, operation Mode is: PCIN+A''*(B:0x79).
DSP Report: register data_200_V_read_int_reg_reg is absorbed into DSP add_ln703_3141_fu_37660381_p2.
DSP Report: register data_200_V_read_1_reg_37676599_reg is absorbed into DSP add_ln703_3141_fu_37660381_p2.
DSP Report: operator add_ln703_3141_fu_37660381_p2 is absorbed into DSP add_ln703_3141_fu_37660381_p2.
DSP Report: operator mul_ln1118_2387_fu_5480_p2 is absorbed into DSP add_ln703_3141_fu_37660381_p2.
DSP Report: Generating DSP add_ln703_3141_reg_37682895_reg, operation Mode is: PCIN+A''*(B:0x76).
DSP Report: register data_224_V_read_int_reg_reg is absorbed into DSP add_ln703_3141_reg_37682895_reg.
DSP Report: register data_224_V_read_1_reg_37676290_reg is absorbed into DSP add_ln703_3141_reg_37682895_reg.
DSP Report: register add_ln703_3141_reg_37682895_reg is absorbed into DSP add_ln703_3141_reg_37682895_reg.
DSP Report: operator add_ln703_3141_fu_37660381_p2 is absorbed into DSP add_ln703_3141_reg_37682895_reg.
DSP Report: operator mul_ln1118_2678_fu_4026_p2 is absorbed into DSP add_ln703_3141_reg_37682895_reg.
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0 has port O1[26] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0 has port O7[24] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2044_fu_37653534_p2[-1111111111]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2044_fu_37653534_p2[-1111111110]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2044_fu_37653534_p2[-1111111109]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2044_fu_37653534_p2[-1111111108]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2044_fu_37653534_p2[-1111111107]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2044_fu_37653534_p2[-1111111106]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2720_fu_37657644_p2[-1111111111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2720_fu_37657644_p2[-1111111110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2720_fu_37657644_p2[-1111111109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2720_fu_37657644_p2[-1111111108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2720_fu_37657644_p2[-1111111107] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_ln1118_2015_fu_5038_p2, operation Mode is: A''*(B:0x53).
DSP Report: register data_169_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2015_fu_5038_p2.
DSP Report: register data_169_V_read_1_reg_37677004_reg is absorbed into DSP mul_ln1118_2015_fu_5038_p2.
DSP Report: operator mul_ln1118_2015_fu_5038_p2 is absorbed into DSP mul_ln1118_2015_fu_5038_p2.
DSP Report: Generating DSP add_ln703_3861_fu_37664981_p2, operation Mode is: PCIN+A''*(B:0x62).
DSP Report: register data_179_V_read_int_reg_reg is absorbed into DSP add_ln703_3861_fu_37664981_p2.
DSP Report: register data_179_V_read_1_reg_37676884_reg is absorbed into DSP add_ln703_3861_fu_37664981_p2.
DSP Report: operator add_ln703_3861_fu_37664981_p2 is absorbed into DSP add_ln703_3861_fu_37664981_p2.
DSP Report: operator mul_ln1118_2150_fu_5001_p2 is absorbed into DSP add_ln703_3861_fu_37664981_p2.
DSP Report: Generating DSP add_ln703_3861_reg_37683655_reg, operation Mode is: PCIN+A''*(B:0x6d).
DSP Report: register data_187_V_read_int_reg_reg is absorbed into DSP add_ln703_3861_reg_37683655_reg.
DSP Report: register data_187_V_read_1_reg_37676777_reg is absorbed into DSP add_ln703_3861_reg_37683655_reg.
DSP Report: register add_ln703_3861_reg_37683655_reg is absorbed into DSP add_ln703_3861_reg_37683655_reg.
DSP Report: operator add_ln703_3861_fu_37664981_p2 is absorbed into DSP add_ln703_3861_reg_37683655_reg.
DSP Report: operator mul_ln1118_2246_fu_4950_p2 is absorbed into DSP add_ln703_3861_reg_37683655_reg.
DSP Report: Generating DSP mul_ln1118_1721_fu_5490_p2, operation Mode is: A''*(B:0x46).
DSP Report: register data_144_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1721_fu_5490_p2.
DSP Report: register data_144_V_read_1_reg_37677342_reg is absorbed into DSP mul_ln1118_1721_fu_5490_p2.
DSP Report: operator mul_ln1118_1721_fu_5490_p2 is absorbed into DSP mul_ln1118_1721_fu_5490_p2.
DSP Report: Generating DSP add_ln703_3856_fu_37664935_p2, operation Mode is: PCIN+(A:0x0):B''+C'.
DSP Report: register add_ln703_3856_fu_37664935_p2 is absorbed into DSP add_ln703_3856_fu_37664935_p2.
DSP Report: register add_ln703_3856_fu_37664935_p2 is absorbed into DSP add_ln703_3856_fu_37664935_p2.
DSP Report: register add_ln703_3856_fu_37664935_p2 is absorbed into DSP add_ln703_3856_fu_37664935_p2.
DSP Report: operator add_ln703_3856_fu_37664935_p2 is absorbed into DSP add_ln703_3856_fu_37664935_p2.
DSP Report: Generating DSP mul_ln1118_1854_fu_7215_p2, operation Mode is: A''*(B:0x68).
DSP Report: register data_155_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1854_fu_7215_p2.
DSP Report: register data_155_V_read_1_reg_37677189_reg is absorbed into DSP mul_ln1118_1854_fu_7215_p2.
DSP Report: operator mul_ln1118_1854_fu_7215_p2 is absorbed into DSP mul_ln1118_1854_fu_7215_p2.
DSP Report: Generating DSP add_ln703_3859_fu_37664965_p2, operation Mode is: PCIN+A''*(B:0x69).
DSP Report: register data_150_V_read_int_reg_reg is absorbed into DSP add_ln703_3859_fu_37664965_p2.
DSP Report: register data_150_V_read_1_reg_37677260_reg is absorbed into DSP add_ln703_3859_fu_37664965_p2.
DSP Report: operator add_ln703_3859_fu_37664965_p2 is absorbed into DSP add_ln703_3859_fu_37664965_p2.
DSP Report: operator mul_ln1118_1794_fu_6600_p2 is absorbed into DSP add_ln703_3859_fu_37664965_p2.
DSP Report: Generating DSP mul_ln1118_2498_fu_7559_p2, operation Mode is: A''*(B:0x3ff95).
DSP Report: register mul_ln1118_2498_fu_7559_p2 is absorbed into DSP mul_ln1118_2498_fu_7559_p2.
DSP Report: register mul_ln1118_2498_fu_7559_p2 is absorbed into DSP mul_ln1118_2498_fu_7559_p2.
DSP Report: operator mul_ln1118_2498_fu_7559_p2 is absorbed into DSP mul_ln1118_2498_fu_7559_p2.
DSP Report: Generating DSP mul_ln1118_2474_fu_6319_p2, operation Mode is: A''*(B:0x31).
DSP Report: register data_207_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2474_fu_6319_p2.
DSP Report: register data_207_V_read_1_reg_37676506_reg is absorbed into DSP mul_ln1118_2474_fu_6319_p2.
DSP Report: operator mul_ln1118_2474_fu_6319_p2 is absorbed into DSP mul_ln1118_2474_fu_6319_p2.
DSP Report: Generating DSP add_ln703_3877_fu_37665081_p2, operation Mode is: PCIN+A''*(B:0x3a).
DSP Report: register data_156_V_read_int_reg_reg is absorbed into DSP add_ln703_3877_fu_37665081_p2.
DSP Report: register data_156_V_read_1_reg_37677172_reg is absorbed into DSP add_ln703_3877_fu_37665081_p2.
DSP Report: operator add_ln703_3877_fu_37665081_p2 is absorbed into DSP add_ln703_3877_fu_37665081_p2.
DSP Report: operator mul_ln1118_1865_fu_4718_p2 is absorbed into DSP add_ln703_3877_fu_37665081_p2.
DSP Report: Generating DSP add_ln703_3877_fu_37665081_p2, operation Mode is: PCIN+A''*(B:0x2e).
DSP Report: register data_167_V_read_int_reg_reg is absorbed into DSP add_ln703_3877_fu_37665081_p2.
DSP Report: register data_167_V_read_1_reg_37677028_reg is absorbed into DSP add_ln703_3877_fu_37665081_p2.
DSP Report: operator add_ln703_3877_fu_37665081_p2 is absorbed into DSP add_ln703_3877_fu_37665081_p2.
DSP Report: operator mul_ln1118_1993_fu_5114_p2 is absorbed into DSP add_ln703_3877_fu_37665081_p2.
DSP Report: Generating DSP mul_ln1118_1832_fu_5709_p2, operation Mode is: A''*(B:0x19).
DSP Report: register data_153_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1832_fu_5709_p2.
DSP Report: register data_153_V_read_1_reg_37677216_reg is absorbed into DSP mul_ln1118_1832_fu_5709_p2.
DSP Report: operator mul_ln1118_1832_fu_5709_p2 is absorbed into DSP mul_ln1118_1832_fu_5709_p2.
DSP Report: Generating DSP add_ln703_3887_fu_37665145_p2, operation Mode is: PCIN+A''*(B:0x13).
DSP Report: register data_176_V_read_int_reg_reg is absorbed into DSP add_ln703_3887_fu_37665145_p2.
DSP Report: register data_176_V_read_1_reg_37676924_reg is absorbed into DSP add_ln703_3887_fu_37665145_p2.
DSP Report: operator add_ln703_3887_fu_37665145_p2 is absorbed into DSP add_ln703_3887_fu_37665145_p2.
DSP Report: operator mul_ln1118_2112_fu_7360_p2 is absorbed into DSP add_ln703_3887_fu_37665145_p2.
DSP Report: Generating DSP add_ln703_3887_fu_37665145_p2, operation Mode is: PCIN+(A:0x0):B2+C'.
DSP Report: register data_198_V_read_1_reg_37676628_reg is absorbed into DSP add_ln703_3887_fu_37665145_p2.
DSP Report: register add_ln703_3887_fu_37665145_p2 is absorbed into DSP add_ln703_3887_fu_37665145_p2.
DSP Report: operator add_ln703_3887_fu_37665145_p2 is absorbed into DSP add_ln703_3887_fu_37665145_p2.
DSP Report: Generating DSP mul_ln1118_1098_reg_3266557_reg, operation Mode is: (A''*(B:0x3fdf7))'.
DSP Report: register mul_ln1118_1098_reg_3266557_reg is absorbed into DSP mul_ln1118_1098_reg_3266557_reg.
DSP Report: register mul_ln1118_1098_reg_3266557_reg is absorbed into DSP mul_ln1118_1098_reg_3266557_reg.
DSP Report: register mul_ln1118_1098_reg_3266557_reg is absorbed into DSP mul_ln1118_1098_reg_3266557_reg.
DSP Report: operator mul_ln1118_1098_fu_7281_p2 is absorbed into DSP mul_ln1118_1098_reg_3266557_reg.
DSP Report: Generating DSP mul_ln1118_1525_fu_3941_p2, operation Mode is: A''*(B:0x3fd2e).
DSP Report: register mul_ln1118_1525_fu_3941_p2 is absorbed into DSP mul_ln1118_1525_fu_3941_p2.
DSP Report: register mul_ln1118_1525_fu_3941_p2 is absorbed into DSP mul_ln1118_1525_fu_3941_p2.
DSP Report: operator mul_ln1118_1525_fu_3941_p2 is absorbed into DSP mul_ln1118_1525_fu_3941_p2.
DSP Report: Generating DSP mul_ln1118_1510_fu_5749_p2, operation Mode is: A''*(B:0x3fcaa).
DSP Report: register mul_ln1118_1510_fu_5749_p2 is absorbed into DSP mul_ln1118_1510_fu_5749_p2.
DSP Report: register mul_ln1118_1510_fu_5749_p2 is absorbed into DSP mul_ln1118_1510_fu_5749_p2.
DSP Report: operator mul_ln1118_1510_fu_5749_p2 is absorbed into DSP mul_ln1118_1510_fu_5749_p2.
DSP Report: Generating DSP mul_ln1118_1198_fu_4867_p2, operation Mode is: A''*(B:0x3fd96).
DSP Report: register mul_ln1118_1198_fu_4867_p2 is absorbed into DSP mul_ln1118_1198_fu_4867_p2.
DSP Report: register mul_ln1118_1198_fu_4867_p2 is absorbed into DSP mul_ln1118_1198_fu_4867_p2.
DSP Report: operator mul_ln1118_1198_fu_4867_p2 is absorbed into DSP mul_ln1118_1198_fu_4867_p2.
DSP Report: Generating DSP mul_ln1118_1856_fu_7104_p2, operation Mode is: A''*(B:0x3ffa6).
DSP Report: register mul_ln1118_1856_fu_7104_p2 is absorbed into DSP mul_ln1118_1856_fu_7104_p2.
DSP Report: register mul_ln1118_1856_fu_7104_p2 is absorbed into DSP mul_ln1118_1856_fu_7104_p2.
DSP Report: operator mul_ln1118_1856_fu_7104_p2 is absorbed into DSP mul_ln1118_1856_fu_7104_p2.
DSP Report: Generating DSP mul_ln1118_2016_fu_4414_p2, operation Mode is: A''*(B:0x3ff97).
DSP Report: register mul_ln1118_2016_fu_4414_p2 is absorbed into DSP mul_ln1118_2016_fu_4414_p2.
DSP Report: register mul_ln1118_2016_fu_4414_p2 is absorbed into DSP mul_ln1118_2016_fu_4414_p2.
DSP Report: operator mul_ln1118_2016_fu_4414_p2 is absorbed into DSP mul_ln1118_2016_fu_4414_p2.
DSP Report: Generating DSP mul_ln1118_2031_fu_4760_p2, operation Mode is: A''*(B:0x3ffb2).
DSP Report: register mul_ln1118_2031_fu_4760_p2 is absorbed into DSP mul_ln1118_2031_fu_4760_p2.
DSP Report: register mul_ln1118_2031_fu_4760_p2 is absorbed into DSP mul_ln1118_2031_fu_4760_p2.
DSP Report: operator mul_ln1118_2031_fu_4760_p2 is absorbed into DSP mul_ln1118_2031_fu_4760_p2.
DSP Report: Generating DSP mul_ln1118_1531_fu_4509_p2, operation Mode is: A''*(B:0x3ffe3).
DSP Report: register mul_ln1118_1531_fu_4509_p2 is absorbed into DSP mul_ln1118_1531_fu_4509_p2.
DSP Report: register mul_ln1118_1531_fu_4509_p2 is absorbed into DSP mul_ln1118_1531_fu_4509_p2.
DSP Report: operator mul_ln1118_1531_fu_4509_p2 is absorbed into DSP mul_ln1118_1531_fu_4509_p2.
DSP Report: Generating DSP mul_ln1118_1788_fu_4946_p2, operation Mode is: A''*(B:0x3fdef).
DSP Report: register mul_ln1118_1788_fu_4946_p2 is absorbed into DSP mul_ln1118_1788_fu_4946_p2.
DSP Report: register mul_ln1118_1788_fu_4946_p2 is absorbed into DSP mul_ln1118_1788_fu_4946_p2.
DSP Report: operator mul_ln1118_1788_fu_4946_p2 is absorbed into DSP mul_ln1118_1788_fu_4946_p2.
DSP Report: Generating DSP mul_ln1118_1583_fu_3993_p2, operation Mode is: A''*(B:0x3fde6).
DSP Report: register mul_ln1118_1583_fu_3993_p2 is absorbed into DSP mul_ln1118_1583_fu_3993_p2.
DSP Report: register mul_ln1118_1583_fu_3993_p2 is absorbed into DSP mul_ln1118_1583_fu_3993_p2.
DSP Report: operator mul_ln1118_1583_fu_3993_p2 is absorbed into DSP mul_ln1118_1583_fu_3993_p2.
DSP Report: Generating DSP mul_ln1118_2181_fu_4914_p2, operation Mode is: A''*(B:0x3fde6).
DSP Report: register mul_ln1118_2181_fu_4914_p2 is absorbed into DSP mul_ln1118_2181_fu_4914_p2.
DSP Report: register mul_ln1118_2181_fu_4914_p2 is absorbed into DSP mul_ln1118_2181_fu_4914_p2.
DSP Report: operator mul_ln1118_2181_fu_4914_p2 is absorbed into DSP mul_ln1118_2181_fu_4914_p2.
DSP Report: Generating DSP mul_ln1118_1859_fu_6246_p2, operation Mode is: A''*(B:0x3fd8a).
DSP Report: register mul_ln1118_1859_fu_6246_p2 is absorbed into DSP mul_ln1118_1859_fu_6246_p2.
DSP Report: register mul_ln1118_1859_fu_6246_p2 is absorbed into DSP mul_ln1118_1859_fu_6246_p2.
DSP Report: operator mul_ln1118_1859_fu_6246_p2 is absorbed into DSP mul_ln1118_1859_fu_6246_p2.
DSP Report: Generating DSP mul_ln1118_1884_fu_5127_p2, operation Mode is: A''*(B:0x3fd50).
DSP Report: register mul_ln1118_1884_fu_5127_p2 is absorbed into DSP mul_ln1118_1884_fu_5127_p2.
DSP Report: register mul_ln1118_1884_fu_5127_p2 is absorbed into DSP mul_ln1118_1884_fu_5127_p2.
DSP Report: operator mul_ln1118_1884_fu_5127_p2 is absorbed into DSP mul_ln1118_1884_fu_5127_p2.
DSP Report: Generating DSP add_ln703_3320_fu_37661538_p2, operation Mode is: C+A''*(B:0x17).
DSP Report: register data_238_V_read_int_reg_reg is absorbed into DSP add_ln703_3320_fu_37661538_p2.
DSP Report: register data_238_V_read_1_reg_37676102_reg is absorbed into DSP add_ln703_3320_fu_37661538_p2.
DSP Report: operator add_ln703_3320_fu_37661538_p2 is absorbed into DSP add_ln703_3320_fu_37661538_p2.
DSP Report: operator mul_ln1118_2845_fu_6056_p2 is absorbed into DSP add_ln703_3320_fu_37661538_p2.
DSP Report: Generating DSP mul_ln1118_1999_fu_5241_p2, operation Mode is: A''*(B:0x2d).
DSP Report: register data_168_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1999_fu_5241_p2.
DSP Report: register data_168_V_read_1_reg_37677016_reg is absorbed into DSP mul_ln1118_1999_fu_5241_p2.
DSP Report: operator mul_ln1118_1999_fu_5241_p2 is absorbed into DSP mul_ln1118_1999_fu_5241_p2.
DSP Report: Generating DSP add_ln703_2463_fu_37656056_p2, operation Mode is: PCIN+A''*(B:0x2f).
DSP Report: register data_167_V_read_int_reg_reg is absorbed into DSP add_ln703_2463_fu_37656056_p2.
DSP Report: register data_167_V_read_1_reg_37677028_reg is absorbed into DSP add_ln703_2463_fu_37656056_p2.
DSP Report: operator add_ln703_2463_fu_37656056_p2 is absorbed into DSP add_ln703_2463_fu_37656056_p2.
DSP Report: operator mul_ln1118_1989_fu_5862_p2 is absorbed into DSP add_ln703_2463_fu_37656056_p2.
DSP Report: Generating DSP add_ln703_2463_reg_37682195_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register add_ln703_2463_reg_37682195_reg is absorbed into DSP add_ln703_2463_reg_37682195_reg.
DSP Report: operator add_ln703_2463_fu_37656056_p2 is absorbed into DSP add_ln703_2463_reg_37682195_reg.
DSP Report: Generating DSP mul_ln1118_2844_fu_7219_p2, operation Mode is: A''*(B:0x3ffce).
DSP Report: register mul_ln1118_2844_fu_7219_p2 is absorbed into DSP mul_ln1118_2844_fu_7219_p2.
DSP Report: register mul_ln1118_2844_fu_7219_p2 is absorbed into DSP mul_ln1118_2844_fu_7219_p2.
DSP Report: operator mul_ln1118_2844_fu_7219_p2 is absorbed into DSP mul_ln1118_2844_fu_7219_p2.
DSP Report: Generating DSP add_ln703_3272_fu_37661226_p2, operation Mode is: C+A''*(B:0x34).
DSP Report: register data_207_V_read_int_reg_reg is absorbed into DSP add_ln703_3272_fu_37661226_p2.
DSP Report: register data_207_V_read_1_reg_37676506_reg is absorbed into DSP add_ln703_3272_fu_37661226_p2.
DSP Report: operator add_ln703_3272_fu_37661226_p2 is absorbed into DSP add_ln703_3272_fu_37661226_p2.
DSP Report: operator mul_ln1118_2468_fu_5443_p2 is absorbed into DSP add_ln703_3272_fu_37661226_p2.
DSP Report: Generating DSP mul_ln1118_1756_fu_3794_p2, operation Mode is: A''*(B:0x3ff6e).
DSP Report: register mul_ln1118_1756_fu_3794_p2 is absorbed into DSP mul_ln1118_1756_fu_3794_p2.
DSP Report: register mul_ln1118_1756_fu_3794_p2 is absorbed into DSP mul_ln1118_1756_fu_3794_p2.
DSP Report: operator mul_ln1118_1756_fu_3794_p2 is absorbed into DSP mul_ln1118_1756_fu_3794_p2.
DSP Report: Generating DSP mul_ln1118_1743_fu_4493_p2, operation Mode is: A''*(B:0x3ff3d).
DSP Report: register mul_ln1118_1743_fu_4493_p2 is absorbed into DSP mul_ln1118_1743_fu_4493_p2.
DSP Report: register mul_ln1118_1743_fu_4493_p2 is absorbed into DSP mul_ln1118_1743_fu_4493_p2.
DSP Report: operator mul_ln1118_1743_fu_4493_p2 is absorbed into DSP mul_ln1118_1743_fu_4493_p2.
DSP Report: Generating DSP mul_ln1118_1548_fu_6854_p2, operation Mode is: A''*(B:0x3f736).
DSP Report: register mul_ln1118_1548_fu_6854_p2 is absorbed into DSP mul_ln1118_1548_fu_6854_p2.
DSP Report: register mul_ln1118_1548_fu_6854_p2 is absorbed into DSP mul_ln1118_1548_fu_6854_p2.
DSP Report: operator mul_ln1118_1548_fu_6854_p2 is absorbed into DSP mul_ln1118_1548_fu_6854_p2.
DSP Report: Generating DSP mul_ln1118_1825_fu_5702_p2, operation Mode is: A''*(B:0x3fb39).
DSP Report: register mul_ln1118_1825_fu_5702_p2 is absorbed into DSP mul_ln1118_1825_fu_5702_p2.
DSP Report: register mul_ln1118_1825_fu_5702_p2 is absorbed into DSP mul_ln1118_1825_fu_5702_p2.
DSP Report: operator mul_ln1118_1825_fu_5702_p2 is absorbed into DSP mul_ln1118_1825_fu_5702_p2.
DSP Report: Generating DSP mul_ln1118_1562_fu_5335_p2, operation Mode is: A''*(B:0x3f818).
DSP Report: register mul_ln1118_1562_fu_5335_p2 is absorbed into DSP mul_ln1118_1562_fu_5335_p2.
DSP Report: register mul_ln1118_1562_fu_5335_p2 is absorbed into DSP mul_ln1118_1562_fu_5335_p2.
DSP Report: operator mul_ln1118_1562_fu_5335_p2 is absorbed into DSP mul_ln1118_1562_fu_5335_p2.
DSP Report: Generating DSP mul_ln1118_1536_fu_4626_p2, operation Mode is: A''*(B:0x3fa50).
DSP Report: register mul_ln1118_1536_fu_4626_p2 is absorbed into DSP mul_ln1118_1536_fu_4626_p2.
DSP Report: register mul_ln1118_1536_fu_4626_p2 is absorbed into DSP mul_ln1118_1536_fu_4626_p2.
DSP Report: operator mul_ln1118_1536_fu_4626_p2 is absorbed into DSP mul_ln1118_1536_fu_4626_p2.
DSP Report: Generating DSP mul_ln1118_1966_fu_4590_p2, operation Mode is: A''*(B:0xd9).
DSP Report: register data_165_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1966_fu_4590_p2.
DSP Report: register data_165_V_read_1_reg_37677055_reg is absorbed into DSP mul_ln1118_1966_fu_4590_p2.
DSP Report: operator mul_ln1118_1966_fu_4590_p2 is absorbed into DSP mul_ln1118_1966_fu_4590_p2.
DSP Report: Generating DSP add_ln703_2094_fu_37653834_p2, operation Mode is: PCIN+A''*(B:0xbe).
DSP Report: register data_169_V_read_int_reg_reg is absorbed into DSP add_ln703_2094_fu_37653834_p2.
DSP Report: register data_169_V_read_1_reg_37677004_reg is absorbed into DSP add_ln703_2094_fu_37653834_p2.
DSP Report: operator add_ln703_2094_fu_37653834_p2 is absorbed into DSP add_ln703_2094_fu_37653834_p2.
DSP Report: operator mul_ln1118_2011_fu_7549_p2 is absorbed into DSP add_ln703_2094_fu_37653834_p2.
DSP Report: Generating DSP add_ln703_2094_reg_37681750_reg, operation Mode is: PCIN+A''*(B:0xa4).
DSP Report: register data_171_V_read_int_reg_reg is absorbed into DSP add_ln703_2094_reg_37681750_reg.
DSP Report: register data_171_V_read_1_reg_37676980_reg is absorbed into DSP add_ln703_2094_reg_37681750_reg.
DSP Report: register add_ln703_2094_reg_37681750_reg is absorbed into DSP add_ln703_2094_reg_37681750_reg.
DSP Report: operator add_ln703_2094_fu_37653834_p2 is absorbed into DSP add_ln703_2094_reg_37681750_reg.
DSP Report: operator mul_ln1118_2036_fu_4878_p2 is absorbed into DSP add_ln703_2094_reg_37681750_reg.
DSP Report: Generating DSP mul_ln1118_1886_fu_4957_p2, operation Mode is: A''*(B:0x3ff94).
DSP Report: register mul_ln1118_1886_fu_4957_p2 is absorbed into DSP mul_ln1118_1886_fu_4957_p2.
DSP Report: register mul_ln1118_1886_fu_4957_p2 is absorbed into DSP mul_ln1118_1886_fu_4957_p2.
DSP Report: operator mul_ln1118_1886_fu_4957_p2 is absorbed into DSP mul_ln1118_1886_fu_4957_p2.
DSP Report: Generating DSP mul_ln1118_1744_fu_7113_p2, operation Mode is: A''*(B:0x3ff99).
DSP Report: register mul_ln1118_1744_fu_7113_p2 is absorbed into DSP mul_ln1118_1744_fu_7113_p2.
DSP Report: register mul_ln1118_1744_fu_7113_p2 is absorbed into DSP mul_ln1118_1744_fu_7113_p2.
DSP Report: operator mul_ln1118_1744_fu_7113_p2 is absorbed into DSP mul_ln1118_1744_fu_7113_p2.
DSP Report: Generating DSP mul_ln1118_1912_fu_7078_p2, operation Mode is: A''*(B:0x3ffb1).
DSP Report: register mul_ln1118_1912_fu_7078_p2 is absorbed into DSP mul_ln1118_1912_fu_7078_p2.
DSP Report: register mul_ln1118_1912_fu_7078_p2 is absorbed into DSP mul_ln1118_1912_fu_7078_p2.
DSP Report: operator mul_ln1118_1912_fu_7078_p2 is absorbed into DSP mul_ln1118_1912_fu_7078_p2.
DSP Report: Generating DSP mul_ln1118_1620_fu_5851_p2, operation Mode is: A''*(B:0x3ffca).
DSP Report: register mul_ln1118_1620_fu_5851_p2 is absorbed into DSP mul_ln1118_1620_fu_5851_p2.
DSP Report: register mul_ln1118_1620_fu_5851_p2 is absorbed into DSP mul_ln1118_1620_fu_5851_p2.
DSP Report: operator mul_ln1118_1620_fu_5851_p2 is absorbed into DSP mul_ln1118_1620_fu_5851_p2.
DSP Report: Generating DSP mul_ln1118_1537_fu_5078_p2, operation Mode is: A''*(B:0x3ffce).
DSP Report: register mul_ln1118_1537_fu_5078_p2 is absorbed into DSP mul_ln1118_1537_fu_5078_p2.
DSP Report: register mul_ln1118_1537_fu_5078_p2 is absorbed into DSP mul_ln1118_1537_fu_5078_p2.
DSP Report: operator mul_ln1118_1537_fu_5078_p2 is absorbed into DSP mul_ln1118_1537_fu_5078_p2.
DSP Report: Generating DSP mul_ln1118_1496_fu_5974_p2, operation Mode is: A''*(B:0x3ffdb).
DSP Report: register mul_ln1118_1496_fu_5974_p2 is absorbed into DSP mul_ln1118_1496_fu_5974_p2.
DSP Report: register mul_ln1118_1496_fu_5974_p2 is absorbed into DSP mul_ln1118_1496_fu_5974_p2.
DSP Report: operator mul_ln1118_1496_fu_5974_p2 is absorbed into DSP mul_ln1118_1496_fu_5974_p2.
DSP Report: Generating DSP add_ln703_2108_fu_37653928_p2, operation Mode is: C+A''*(B:0x6d).
DSP Report: register data_179_V_read_int_reg_reg is absorbed into DSP add_ln703_2108_fu_37653928_p2.
DSP Report: register data_179_V_read_1_reg_37676884_reg is absorbed into DSP add_ln703_2108_fu_37653928_p2.
DSP Report: operator add_ln703_2108_fu_37653928_p2 is absorbed into DSP add_ln703_2108_fu_37653928_p2.
DSP Report: operator mul_ln1118_2145_fu_3806_p2 is absorbed into DSP add_ln703_2108_fu_37653928_p2.
DSP Report: Generating DSP add_ln703_2113_fu_37653970_p2, operation Mode is: C+A''*(B:0x3ffeb).
DSP Report: register add_ln703_2113_fu_37653970_p2 is absorbed into DSP add_ln703_2113_fu_37653970_p2.
DSP Report: register add_ln703_2113_fu_37653970_p2 is absorbed into DSP add_ln703_2113_fu_37653970_p2.
DSP Report: operator add_ln703_2113_fu_37653970_p2 is absorbed into DSP add_ln703_2113_fu_37653970_p2.
DSP Report: operator mul_ln1118_1998_fu_6308_p2 is absorbed into DSP add_ln703_2113_fu_37653970_p2.
DSP Report: Generating DSP mul_ln1118_1550_fu_6682_p2, operation Mode is: A''*(B:0x5c).
DSP Report: register data_130_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1550_fu_6682_p2.
DSP Report: register data_130_V_read_1_reg_37677531_reg is absorbed into DSP mul_ln1118_1550_fu_6682_p2.
DSP Report: operator mul_ln1118_1550_fu_6682_p2 is absorbed into DSP mul_ln1118_1550_fu_6682_p2.
DSP Report: Generating DSP add_ln703_2107_fu_37653918_p2, operation Mode is: PCIN+A''*(B:0x6f).
DSP Report: register data_138_V_read_int_reg_reg is absorbed into DSP add_ln703_2107_fu_37653918_p2.
DSP Report: register data_138_V_read_1_reg_37677420_reg is absorbed into DSP add_ln703_2107_fu_37653918_p2.
DSP Report: operator add_ln703_2107_fu_37653918_p2 is absorbed into DSP add_ln703_2107_fu_37653918_p2.
DSP Report: operator mul_ln1118_1643_fu_5662_p2 is absorbed into DSP add_ln703_2107_fu_37653918_p2.
DSP Report: Generating DSP add_ln703_2107_fu_37653918_p2, operation Mode is: PCIN+A''*(B:0x67).
DSP Report: register data_172_V_read_int_reg_reg is absorbed into DSP add_ln703_2107_fu_37653918_p2.
DSP Report: register data_172_V_read_1_reg_37676971_reg is absorbed into DSP add_ln703_2107_fu_37653918_p2.
DSP Report: operator add_ln703_2107_fu_37653918_p2 is absorbed into DSP add_ln703_2107_fu_37653918_p2.
DSP Report: operator mul_ln1118_2051_fu_4150_p2 is absorbed into DSP add_ln703_2107_fu_37653918_p2.
DSP Report: Generating DSP mul_ln1118_2427_fu_4583_p2, operation Mode is: A''*(B:0x3ffbb).
DSP Report: register mul_ln1118_2427_fu_4583_p2 is absorbed into DSP mul_ln1118_2427_fu_4583_p2.
DSP Report: register mul_ln1118_2427_fu_4583_p2 is absorbed into DSP mul_ln1118_2427_fu_4583_p2.
DSP Report: operator mul_ln1118_2427_fu_4583_p2 is absorbed into DSP mul_ln1118_2427_fu_4583_p2.
DSP Report: Generating DSP mul_ln1118_2361_fu_7240_p2, operation Mode is: A''*(B:0x3ffa6).
DSP Report: register mul_ln1118_2361_fu_7240_p2 is absorbed into DSP mul_ln1118_2361_fu_7240_p2.
DSP Report: register mul_ln1118_2361_fu_7240_p2 is absorbed into DSP mul_ln1118_2361_fu_7240_p2.
DSP Report: operator mul_ln1118_2361_fu_7240_p2 is absorbed into DSP mul_ln1118_2361_fu_7240_p2.
DSP Report: Generating DSP mul_ln1118_1997_fu_6940_p2, operation Mode is: A''*(B:0x3ff9d).
DSP Report: register mul_ln1118_1997_fu_6940_p2 is absorbed into DSP mul_ln1118_1997_fu_6940_p2.
DSP Report: register mul_ln1118_1997_fu_6940_p2 is absorbed into DSP mul_ln1118_1997_fu_6940_p2.
DSP Report: operator mul_ln1118_1997_fu_6940_p2 is absorbed into DSP mul_ln1118_1997_fu_6940_p2.
DSP Report: Generating DSP mul_ln1118_1976_fu_4600_p2, operation Mode is: A''*(B:0x3ffbd).
DSP Report: register mul_ln1118_1976_fu_4600_p2 is absorbed into DSP mul_ln1118_1976_fu_4600_p2.
DSP Report: register mul_ln1118_1976_fu_4600_p2 is absorbed into DSP mul_ln1118_1976_fu_4600_p2.
DSP Report: operator mul_ln1118_1976_fu_4600_p2 is absorbed into DSP mul_ln1118_1976_fu_4600_p2.
DSP Report: Generating DSP mul_ln1118_2074_fu_4809_p2, operation Mode is: A''*(B:0x3fe81).
DSP Report: register mul_ln1118_2074_fu_4809_p2 is absorbed into DSP mul_ln1118_2074_fu_4809_p2.
DSP Report: register mul_ln1118_2074_fu_4809_p2 is absorbed into DSP mul_ln1118_2074_fu_4809_p2.
DSP Report: operator mul_ln1118_2074_fu_4809_p2 is absorbed into DSP mul_ln1118_2074_fu_4809_p2.
DSP Report: Generating DSP mul_ln1118_1855_fu_5731_p2, operation Mode is: A''*(B:0x3fee1).
DSP Report: register mul_ln1118_1855_fu_5731_p2 is absorbed into DSP mul_ln1118_1855_fu_5731_p2.
DSP Report: register mul_ln1118_1855_fu_5731_p2 is absorbed into DSP mul_ln1118_1855_fu_5731_p2.
DSP Report: operator mul_ln1118_1855_fu_5731_p2 is absorbed into DSP mul_ln1118_1855_fu_5731_p2.
DSP Report: Generating DSP mul_ln1118_1962_fu_5835_p2, operation Mode is: A''*(B:0x3fed7).
DSP Report: register mul_ln1118_1962_fu_5835_p2 is absorbed into DSP mul_ln1118_1962_fu_5835_p2.
DSP Report: register mul_ln1118_1962_fu_5835_p2 is absorbed into DSP mul_ln1118_1962_fu_5835_p2.
DSP Report: operator mul_ln1118_1962_fu_5835_p2 is absorbed into DSP mul_ln1118_1962_fu_5835_p2.
DSP Report: Generating DSP mul_ln1118_1792_fu_5686_p2, operation Mode is: A''*(B:0x3ff2d).
DSP Report: register mul_ln1118_1792_fu_5686_p2 is absorbed into DSP mul_ln1118_1792_fu_5686_p2.
DSP Report: register mul_ln1118_1792_fu_5686_p2 is absorbed into DSP mul_ln1118_1792_fu_5686_p2.
DSP Report: operator mul_ln1118_1792_fu_5686_p2 is absorbed into DSP mul_ln1118_1792_fu_5686_p2.
DSP Report: Generating DSP mul_ln1118_1718_fu_4238_p2, operation Mode is: A''*(B:0x3ff61).
DSP Report: register mul_ln1118_1718_fu_4238_p2 is absorbed into DSP mul_ln1118_1718_fu_4238_p2.
DSP Report: register mul_ln1118_1718_fu_4238_p2 is absorbed into DSP mul_ln1118_1718_fu_4238_p2.
DSP Report: operator mul_ln1118_1718_fu_4238_p2 is absorbed into DSP mul_ln1118_1718_fu_4238_p2.
DSP Report: Generating DSP mul_ln1118_1747_fu_7399_p2, operation Mode is: A''*(B:0x3ff7d).
DSP Report: register mul_ln1118_1747_fu_7399_p2 is absorbed into DSP mul_ln1118_1747_fu_7399_p2.
DSP Report: register mul_ln1118_1747_fu_7399_p2 is absorbed into DSP mul_ln1118_1747_fu_7399_p2.
DSP Report: operator mul_ln1118_1747_fu_7399_p2 is absorbed into DSP mul_ln1118_1747_fu_7399_p2.
DSP Report: Generating DSP mul_ln1118_1720_fu_6859_p2, operation Mode is: A''*(B:0x6c).
DSP Report: register data_144_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1720_fu_6859_p2.
DSP Report: register data_144_V_read_1_reg_37677342_reg is absorbed into DSP mul_ln1118_1720_fu_6859_p2.
DSP Report: operator mul_ln1118_1720_fu_6859_p2 is absorbed into DSP mul_ln1118_1720_fu_6859_p2.
DSP Report: Generating DSP add_ln703_2029_fu_37653430_p2, operation Mode is: PCIN+(A:0x0):B''+C'.
DSP Report: register add_ln703_2029_fu_37653430_p2 is absorbed into DSP add_ln703_2029_fu_37653430_p2.
DSP Report: register add_ln703_2029_fu_37653430_p2 is absorbed into DSP add_ln703_2029_fu_37653430_p2.
DSP Report: register add_ln703_2029_fu_37653430_p2 is absorbed into DSP add_ln703_2029_fu_37653430_p2.
DSP Report: operator add_ln703_2029_fu_37653430_p2 is absorbed into DSP add_ln703_2029_fu_37653430_p2.
DSP Report: Generating DSP add_ln703_2030_reg_37681670_reg, operation Mode is: C+A''*(B:0x65).
DSP Report: register data_122_V_read_int_reg_reg is absorbed into DSP add_ln703_2030_reg_37681670_reg.
DSP Report: register data_122_V_read_1_reg_37677636_reg is absorbed into DSP add_ln703_2030_reg_37681670_reg.
DSP Report: register add_ln703_2030_reg_37681670_reg is absorbed into DSP add_ln703_2030_reg_37681670_reg.
DSP Report: operator add_ln703_2030_fu_37653440_p2 is absorbed into DSP add_ln703_2030_reg_37681670_reg.
DSP Report: operator mul_ln1118_1452_fu_5227_p2 is absorbed into DSP add_ln703_2030_reg_37681670_reg.
DSP Report: Generating DSP mul_ln1118_2085_fu_6073_p2, operation Mode is: A''*(B:0x73).
DSP Report: register data_174_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2085_fu_6073_p2.
DSP Report: register data_174_V_read_1_reg_37676948_reg is absorbed into DSP mul_ln1118_2085_fu_6073_p2.
DSP Report: operator mul_ln1118_2085_fu_6073_p2 is absorbed into DSP mul_ln1118_2085_fu_6073_p2.
DSP Report: Generating DSP add_ln703_2032_fu_37653456_p2, operation Mode is: PCIN+A''*(B:0x68).
DSP Report: register data_170_V_read_int_reg_reg is absorbed into DSP add_ln703_2032_fu_37653456_p2.
DSP Report: register data_170_V_read_1_reg_37676994_reg is absorbed into DSP add_ln703_2032_fu_37653456_p2.
DSP Report: operator add_ln703_2032_fu_37653456_p2 is absorbed into DSP add_ln703_2032_fu_37653456_p2.
DSP Report: operator mul_ln1118_2026_fu_5725_p2 is absorbed into DSP add_ln703_2032_fu_37653456_p2.
DSP Report: Generating DSP mul_ln1118_1862_fu_5339_p2, operation Mode is: A''*(B:0x3fe43).
DSP Report: register mul_ln1118_1862_fu_5339_p2 is absorbed into DSP mul_ln1118_1862_fu_5339_p2.
DSP Report: register mul_ln1118_1862_fu_5339_p2 is absorbed into DSP mul_ln1118_1862_fu_5339_p2.
DSP Report: operator mul_ln1118_1862_fu_5339_p2 is absorbed into DSP mul_ln1118_1862_fu_5339_p2.
DSP Report: Generating DSP mul_ln1118_1793_fu_7227_p2, operation Mode is: A''*(B:0x3fed0).
DSP Report: register mul_ln1118_1793_fu_7227_p2 is absorbed into DSP mul_ln1118_1793_fu_7227_p2.
DSP Report: register mul_ln1118_1793_fu_7227_p2 is absorbed into DSP mul_ln1118_1793_fu_7227_p2.
DSP Report: operator mul_ln1118_1793_fu_7227_p2 is absorbed into DSP mul_ln1118_1793_fu_7227_p2.
DSP Report: Generating DSP mul_ln1118_1758_fu_5782_p2, operation Mode is: A''*(B:0x3fe8c).
DSP Report: register mul_ln1118_1758_fu_5782_p2 is absorbed into DSP mul_ln1118_1758_fu_5782_p2.
DSP Report: register mul_ln1118_1758_fu_5782_p2 is absorbed into DSP mul_ln1118_1758_fu_5782_p2.
DSP Report: operator mul_ln1118_1758_fu_5782_p2 is absorbed into DSP mul_ln1118_1758_fu_5782_p2.
DSP Report: Generating DSP mul_ln1118_2013_fu_7376_p2, operation Mode is: A''*(B:0x3fe87).
DSP Report: register mul_ln1118_2013_fu_7376_p2 is absorbed into DSP mul_ln1118_2013_fu_7376_p2.
DSP Report: register mul_ln1118_2013_fu_7376_p2 is absorbed into DSP mul_ln1118_2013_fu_7376_p2.
DSP Report: operator mul_ln1118_2013_fu_7376_p2 is absorbed into DSP mul_ln1118_2013_fu_7376_p2.
DSP Report: Generating DSP mul_ln1118_1890_fu_6783_p2, operation Mode is: A''*(B:0x3fe2c).
DSP Report: register mul_ln1118_1890_fu_6783_p2 is absorbed into DSP mul_ln1118_1890_fu_6783_p2.
DSP Report: register mul_ln1118_1890_fu_6783_p2 is absorbed into DSP mul_ln1118_1890_fu_6783_p2.
DSP Report: operator mul_ln1118_1890_fu_6783_p2 is absorbed into DSP mul_ln1118_1890_fu_6783_p2.
DSP Report: Generating DSP mul_ln1118_2159_fu_6943_p2, operation Mode is: A''*(B:0x3fea7).
DSP Report: register mul_ln1118_2159_fu_6943_p2 is absorbed into DSP mul_ln1118_2159_fu_6943_p2.
DSP Report: register mul_ln1118_2159_fu_6943_p2 is absorbed into DSP mul_ln1118_2159_fu_6943_p2.
DSP Report: operator mul_ln1118_2159_fu_6943_p2 is absorbed into DSP mul_ln1118_2159_fu_6943_p2.
DSP Report: Generating DSP mul_ln1118_2084_fu_7447_p2, operation Mode is: A''*(B:0x3fe1b).
DSP Report: register mul_ln1118_2084_fu_7447_p2 is absorbed into DSP mul_ln1118_2084_fu_7447_p2.
DSP Report: register mul_ln1118_2084_fu_7447_p2 is absorbed into DSP mul_ln1118_2084_fu_7447_p2.
DSP Report: operator mul_ln1118_2084_fu_7447_p2 is absorbed into DSP mul_ln1118_2084_fu_7447_p2.
DSP Report: Generating DSP mul_ln1118_2019_fu_6867_p2, operation Mode is: A''*(B:0x3ffa4).
DSP Report: register mul_ln1118_2019_fu_6867_p2 is absorbed into DSP mul_ln1118_2019_fu_6867_p2.
DSP Report: register mul_ln1118_2019_fu_6867_p2 is absorbed into DSP mul_ln1118_2019_fu_6867_p2.
DSP Report: operator mul_ln1118_2019_fu_6867_p2 is absorbed into DSP mul_ln1118_2019_fu_6867_p2.
DSP Report: Generating DSP mul_ln1118_1995_fu_7109_p2, operation Mode is: A''*(B:0x3ff92).
DSP Report: register mul_ln1118_1995_fu_7109_p2 is absorbed into DSP mul_ln1118_1995_fu_7109_p2.
DSP Report: register mul_ln1118_1995_fu_7109_p2 is absorbed into DSP mul_ln1118_1995_fu_7109_p2.
DSP Report: operator mul_ln1118_1995_fu_7109_p2 is absorbed into DSP mul_ln1118_1995_fu_7109_p2.
DSP Report: Generating DSP mul_ln1118_2155_fu_6195_p2, operation Mode is: A''*(B:0x3ffba).
DSP Report: register mul_ln1118_2155_fu_6195_p2 is absorbed into DSP mul_ln1118_2155_fu_6195_p2.
DSP Report: register mul_ln1118_2155_fu_6195_p2 is absorbed into DSP mul_ln1118_2155_fu_6195_p2.
DSP Report: operator mul_ln1118_2155_fu_6195_p2 is absorbed into DSP mul_ln1118_2155_fu_6195_p2.
DSP Report: Generating DSP mul_ln1118_2142_fu_6764_p2, operation Mode is: A''*(B:0x3ffae).
DSP Report: register mul_ln1118_2142_fu_6764_p2 is absorbed into DSP mul_ln1118_2142_fu_6764_p2.
DSP Report: register mul_ln1118_2142_fu_6764_p2 is absorbed into DSP mul_ln1118_2142_fu_6764_p2.
DSP Report: operator mul_ln1118_2142_fu_6764_p2 is absorbed into DSP mul_ln1118_2142_fu_6764_p2.
DSP Report: Generating DSP mul_ln1118_1538_fu_7640_p2, operation Mode is: A''*(B:0x3fd2b).
DSP Report: register mul_ln1118_1538_fu_7640_p2 is absorbed into DSP mul_ln1118_1538_fu_7640_p2.
DSP Report: register mul_ln1118_1538_fu_7640_p2 is absorbed into DSP mul_ln1118_1538_fu_7640_p2.
DSP Report: operator mul_ln1118_1538_fu_7640_p2 is absorbed into DSP mul_ln1118_1538_fu_7640_p2.
DSP Report: Generating DSP mul_ln1118_1498_fu_4277_p2, operation Mode is: A''*(B:0x3fced).
DSP Report: register mul_ln1118_1498_fu_4277_p2 is absorbed into DSP mul_ln1118_1498_fu_4277_p2.
DSP Report: register mul_ln1118_1498_fu_4277_p2 is absorbed into DSP mul_ln1118_1498_fu_4277_p2.
DSP Report: operator mul_ln1118_1498_fu_4277_p2 is absorbed into DSP mul_ln1118_1498_fu_4277_p2.
DSP Report: Generating DSP mul_ln1118_1474_fu_4002_p2, operation Mode is: A''*(B:0x3fc71).
DSP Report: register mul_ln1118_1474_fu_4002_p2 is absorbed into DSP mul_ln1118_1474_fu_4002_p2.
DSP Report: register mul_ln1118_1474_fu_4002_p2 is absorbed into DSP mul_ln1118_1474_fu_4002_p2.
DSP Report: operator mul_ln1118_1474_fu_4002_p2 is absorbed into DSP mul_ln1118_1474_fu_4002_p2.
DSP Report: Generating DSP mul_ln1118_1746_fu_5854_p2, operation Mode is: A''*(B:0x3fdcf).
DSP Report: register mul_ln1118_1746_fu_5854_p2 is absorbed into DSP mul_ln1118_1746_fu_5854_p2.
DSP Report: register mul_ln1118_1746_fu_5854_p2 is absorbed into DSP mul_ln1118_1746_fu_5854_p2.
DSP Report: operator mul_ln1118_1746_fu_5854_p2 is absorbed into DSP mul_ln1118_1746_fu_5854_p2.
DSP Report: Generating DSP mul_ln1118_1644_fu_6117_p2, operation Mode is: A''*(B:0x3fde2).
DSP Report: register mul_ln1118_1644_fu_6117_p2 is absorbed into DSP mul_ln1118_1644_fu_6117_p2.
DSP Report: register mul_ln1118_1644_fu_6117_p2 is absorbed into DSP mul_ln1118_1644_fu_6117_p2.
DSP Report: operator mul_ln1118_1644_fu_6117_p2 is absorbed into DSP mul_ln1118_1644_fu_6117_p2.
DSP Report: Generating DSP mul_ln1118_1850_fu_5726_p2, operation Mode is: A''*(B:0x3fd4f).
DSP Report: register mul_ln1118_1850_fu_5726_p2 is absorbed into DSP mul_ln1118_1850_fu_5726_p2.
DSP Report: register mul_ln1118_1850_fu_5726_p2 is absorbed into DSP mul_ln1118_1850_fu_5726_p2.
DSP Report: operator mul_ln1118_1850_fu_5726_p2 is absorbed into DSP mul_ln1118_1850_fu_5726_p2.
DSP Report: Generating DSP mul_ln1118_1839_fu_5715_p2, operation Mode is: A''*(B:0x3fdb2).
DSP Report: register mul_ln1118_1839_fu_5715_p2 is absorbed into DSP mul_ln1118_1839_fu_5715_p2.
DSP Report: register mul_ln1118_1839_fu_5715_p2 is absorbed into DSP mul_ln1118_1839_fu_5715_p2.
DSP Report: operator mul_ln1118_1839_fu_5715_p2 is absorbed into DSP mul_ln1118_1839_fu_5715_p2.
DSP Report: Generating DSP mul_ln1118_1541_fu_5816_p2, operation Mode is: A''*(B:0x3fec3).
DSP Report: register mul_ln1118_1541_fu_5816_p2 is absorbed into DSP mul_ln1118_1541_fu_5816_p2.
DSP Report: register mul_ln1118_1541_fu_5816_p2 is absorbed into DSP mul_ln1118_1541_fu_5816_p2.
DSP Report: operator mul_ln1118_1541_fu_5816_p2 is absorbed into DSP mul_ln1118_1541_fu_5816_p2.
DSP Report: Generating DSP mul_ln1118_1501_fu_4559_p2, operation Mode is: A''*(B:0x3fef6).
DSP Report: register mul_ln1118_1501_fu_4559_p2 is absorbed into DSP mul_ln1118_1501_fu_4559_p2.
DSP Report: register mul_ln1118_1501_fu_4559_p2 is absorbed into DSP mul_ln1118_1501_fu_4559_p2.
DSP Report: operator mul_ln1118_1501_fu_4559_p2 is absorbed into DSP mul_ln1118_1501_fu_4559_p2.
DSP Report: Generating DSP mul_ln1118_1530_fu_4059_p2, operation Mode is: A''*(B:0x3feca).
DSP Report: register mul_ln1118_1530_fu_4059_p2 is absorbed into DSP mul_ln1118_1530_fu_4059_p2.
DSP Report: register mul_ln1118_1530_fu_4059_p2 is absorbed into DSP mul_ln1118_1530_fu_4059_p2.
DSP Report: operator mul_ln1118_1530_fu_4059_p2 is absorbed into DSP mul_ln1118_1530_fu_4059_p2.
DSP Report: Generating DSP mul_ln1118_1863_fu_4490_p2, operation Mode is: A''*(B:0x3fe13).
DSP Report: register mul_ln1118_1863_fu_4490_p2 is absorbed into DSP mul_ln1118_1863_fu_4490_p2.
DSP Report: register mul_ln1118_1863_fu_4490_p2 is absorbed into DSP mul_ln1118_1863_fu_4490_p2.
DSP Report: operator mul_ln1118_1863_fu_4490_p2 is absorbed into DSP mul_ln1118_1863_fu_4490_p2.
DSP Report: Generating DSP mul_ln1118_1891_fu_6152_p2, operation Mode is: A''*(B:0x3fef5).
DSP Report: register mul_ln1118_1891_fu_6152_p2 is absorbed into DSP mul_ln1118_1891_fu_6152_p2.
DSP Report: register mul_ln1118_1891_fu_6152_p2 is absorbed into DSP mul_ln1118_1891_fu_6152_p2.
DSP Report: operator mul_ln1118_1891_fu_6152_p2 is absorbed into DSP mul_ln1118_1891_fu_6152_p2.
DSP Report: Generating DSP add_ln703_1980_fu_37653154_p2, operation Mode is: C+A''*(B:0x130).
DSP Report: register data_93_V_read_int_reg_reg is absorbed into DSP add_ln703_1980_fu_37653154_p2.
DSP Report: register data_93_V_read_1_reg_37678018_reg is absorbed into DSP add_ln703_1980_fu_37653154_p2.
DSP Report: operator add_ln703_1980_fu_37653154_p2 is absorbed into DSP add_ln703_1980_fu_37653154_p2.
DSP Report: operator mul_ln1118_1104_fu_6027_p2 is absorbed into DSP add_ln703_1980_fu_37653154_p2.
DSP Report: Generating DSP mul_ln1118_1565_fu_6589_p2, operation Mode is: A''*(B:0x3ff9e).
DSP Report: register mul_ln1118_1565_fu_6589_p2 is absorbed into DSP mul_ln1118_1565_fu_6589_p2.
DSP Report: register mul_ln1118_1565_fu_6589_p2 is absorbed into DSP mul_ln1118_1565_fu_6589_p2.
DSP Report: operator mul_ln1118_1565_fu_6589_p2 is absorbed into DSP mul_ln1118_1565_fu_6589_p2.
DSP Report: Generating DSP mul_ln1118_1499_fu_6896_p2, operation Mode is: A''*(B:0x3ff98).
DSP Report: register mul_ln1118_1499_fu_6896_p2 is absorbed into DSP mul_ln1118_1499_fu_6896_p2.
DSP Report: register mul_ln1118_1499_fu_6896_p2 is absorbed into DSP mul_ln1118_1499_fu_6896_p2.
DSP Report: operator mul_ln1118_1499_fu_6896_p2 is absorbed into DSP mul_ln1118_1499_fu_6896_p2.
DSP Report: Generating DSP mul_ln1118_1314_fu_6337_p2, operation Mode is: A''*(B:0x3ff92).
DSP Report: register mul_ln1118_1314_fu_6337_p2 is absorbed into DSP mul_ln1118_1314_fu_6337_p2.
DSP Report: register mul_ln1118_1314_fu_6337_p2 is absorbed into DSP mul_ln1118_1314_fu_6337_p2.
DSP Report: operator mul_ln1118_1314_fu_6337_p2 is absorbed into DSP mul_ln1118_1314_fu_6337_p2.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2032_reg_37681675_reg[-1111111111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2032_reg_37681675_reg[-1111111110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2032_reg_37681675_reg[-1111111109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2032_reg_37681675_reg[-1111111108] )
INFO: [Synth 8-3886] merging instance 'add_ln703_2032_reg_37681675_reg[-1111111107]' (FD) to 'data_154_V_read_int_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2032_reg_37681675_reg[-1111111106]' (FD) to 'data_154_V_read_int_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2032_reg_37681675_reg[-1111111105]' (FD) to 'data_154_V_read_int_reg_reg[2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3877_reg_37683680_reg[-1111111111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3877_reg_37683680_reg[-1111111110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3877_reg_37683680_reg[-1111111109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3877_reg_37683680_reg[-1111111108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3877_reg_37683680_reg[-1111111107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3877_reg_37683680_reg[-1111111106] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3877_reg_37683680_reg[-1111111105] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2032_reg_37681675_reg[-1111111111]__3 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2032_reg_37681675_reg[-1111111110]__3 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2032_reg_37681675_reg[-1111111109]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2032_reg_37681675_reg[-1111111108]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2032_reg_37681675_reg[-1111111107]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2032_reg_37681675_reg[-1111111106]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2032_reg_37681675_reg[-1111111105]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3887_fu_37665145_p2[-1111111111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3887_fu_37665145_p2[-1111111110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3887_fu_37665145_p2[-1111111109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3887_fu_37665145_p2[-1111111108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2032_reg_37681675_reg[-1111111111]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2032_reg_37681675_reg[-1111111110]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2032_reg_37681675_reg[-1111111109]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2032_reg_37681675_reg[-1111111108]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3877_reg_37683680_reg[-1111111111]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3877_reg_37683680_reg[-1111111110]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3877_reg_37683680_reg[-1111111109]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3877_reg_37683680_reg[-1111111108]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3877_reg_37683680_reg[-1111111107]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3877_reg_37683680_reg[-1111111106]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3877_reg_37683680_reg[-1111111105]__0 )
INFO: [Synth 8-4471] merging register 'data_163_V_read_int_reg_reg[15:0]' into 'data_163_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22399]
INFO: [Synth 8-4471] merging register 'data_142_V_read_int_reg_reg[15:0]' into 'data_142_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22307]
INFO: [Synth 8-4471] merging register 'data_115_V_read_int_reg_reg[15:0]' into 'data_115_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22187]
INFO: [Synth 8-4471] merging register 'data_139_V_read_int_reg_reg[15:0]' into 'data_139_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22291]
INFO: [Synth 8-4471] merging register 'data_172_V_read_int_reg_reg[15:0]' into 'data_172_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22439]
INFO: [Synth 8-4471] merging register 'data_163_V_read_int_reg_reg[15:0]' into 'data_163_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22399]
INFO: [Synth 8-4471] merging register 'data_169_V_read_int_reg_reg[15:0]' into 'data_169_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22423]
INFO: [Synth 8-4471] merging register 'data_148_V_read_int_reg_reg[15:0]' into 'data_148_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22331]
INFO: [Synth 8-4471] merging register 'data_136_V_read_int_reg_reg[15:0]' into 'data_136_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22279]
INFO: [Synth 8-4471] merging register 'data_142_V_read_int_reg_reg[15:0]' into 'data_142_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22307]
INFO: [Synth 8-4471] merging register 'data_124_V_read_int_reg_reg[15:0]' into 'data_124_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22227]
INFO: [Synth 8-4471] merging register 'data_118_V_read_int_reg_reg[15:0]' into 'data_118_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22199]
INFO: [Synth 8-4471] merging register 'data_166_V_read_int_reg_reg[15:0]' into 'data_166_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22411]
INFO: [Synth 8-4471] merging register 'data_120_V_read_int_reg_reg[15:0]' into 'data_120_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22211]
INFO: [Synth 8-4471] merging register 'data_91_V_read_int_reg_reg[15:0]' into 'data_91_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:23051]
INFO: [Synth 8-4471] merging register 'data_117_V_read_int_reg_reg[15:0]' into 'data_117_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22195]
INFO: [Synth 8-4471] merging register 'data_109_V_read_int_reg_reg[15:0]' into 'data_109_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22159]
INFO: [Synth 8-4471] merging register 'data_115_V_read_int_reg_reg[15:0]' into 'data_115_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22187]
INFO: [Synth 8-4471] merging register 'data_118_V_read_int_reg_reg[15:0]' into 'data_118_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22199]
INFO: [Synth 8-4471] merging register 'data_187_V_read_int_reg_reg[15:0]' into 'data_187_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22503]
INFO: [Synth 8-4471] merging register 'data_121_V_read_int_reg_reg[15:0]' into 'data_121_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22215]
INFO: [Synth 8-4471] merging register 'data_115_V_read_int_reg_reg[15:0]' into 'data_115_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22187]
INFO: [Synth 8-4471] merging register 'data_136_V_read_int_reg_reg[15:0]' into 'data_136_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22279]
INFO: [Synth 8-4471] merging register 'data_142_V_read_int_reg_reg[15:0]' into 'data_142_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22307]
INFO: [Synth 8-4471] merging register 'data_172_V_read_int_reg_reg[15:0]' into 'data_172_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22439]
INFO: [Synth 8-4471] merging register 'data_169_V_read_int_reg_reg[15:0]' into 'data_169_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22423]
INFO: [Synth 8-4471] merging register 'data_175_V_read_int_reg_reg[15:0]' into 'data_175_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22451]
INFO: [Synth 8-4471] merging register 'data_152_V_read_int_reg_reg[15:0]' into 'data_152_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22351]
INFO: [Synth 8-4471] merging register 'data_141_V_read_int_reg_reg[15:0]' into 'data_141_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22303]
INFO: [Synth 8-4471] merging register 'data_181_V_read_int_reg_reg[15:0]' into 'data_181_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22479]
INFO: [Synth 8-4471] merging register 'data_91_V_read_int_reg_reg[15:0]' into 'data_91_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:23051]
INFO: [Synth 8-4471] merging register 'data_124_V_read_int_reg_reg[15:0]' into 'data_124_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22227]
INFO: [Synth 8-4471] merging register 'data_190_V_read_int_reg_reg[15:0]' into 'data_190_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22519]
INFO: [Synth 8-4471] merging register 'data_175_V_read_int_reg_reg[15:0]' into 'data_175_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22451]
INFO: [Synth 8-4471] merging register 'data_184_V_read_int_reg_reg[15:0]' into 'data_184_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22491]
INFO: [Synth 8-4471] merging register 'data_172_V_read_int_reg_reg[15:0]' into 'data_172_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22439]
INFO: [Synth 8-4471] merging register 'data_157_V_read_int_reg_reg[15:0]' into 'data_157_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22371]
INFO: [Synth 8-4471] merging register 'data_142_V_read_int_reg_reg[15:0]' into 'data_142_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22307]
INFO: [Synth 8-4471] merging register 'data_148_V_read_int_reg_reg[15:0]' into 'data_148_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22331]
INFO: [Synth 8-4471] merging register 'data_175_V_read_int_reg_reg[15:0]' into 'data_175_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22451]
INFO: [Synth 8-4471] merging register 'data_184_V_read_int_reg_reg[15:0]' into 'data_184_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22491]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Debug: swapped A/B pins for adder 0x55b76500
DSP Debug: swapped A/B pins for adder 0x6903f400
DSP Report: Generating DSP mul_ln1118_1397_fu_4146_p2, operation Mode is: A''*(B:0xf2).
DSP Report: register data_118_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1397_fu_4146_p2.
DSP Report: register data_118_V_read_1_reg_37677688_reg is absorbed into DSP mul_ln1118_1397_fu_4146_p2.
DSP Report: operator mul_ln1118_1397_fu_4146_p2 is absorbed into DSP mul_ln1118_1397_fu_4146_p2.
DSP Report: Generating DSP add_ln703_2417_fu_37655790_p2, operation Mode is: PCIN+A''*(B:0xec).
DSP Report: register data_121_V_read_int_reg_reg is absorbed into DSP add_ln703_2417_fu_37655790_p2.
DSP Report: register data_121_V_read_1_reg_37677651_reg is absorbed into DSP add_ln703_2417_fu_37655790_p2.
DSP Report: operator add_ln703_2417_fu_37655790_p2 is absorbed into DSP add_ln703_2417_fu_37655790_p2.
DSP Report: operator mul_ln1118_1437_fu_6456_p2 is absorbed into DSP add_ln703_2417_fu_37655790_p2.
DSP Report: Generating DSP add_ln703_2417_reg_37682120_reg, operation Mode is: PCIN+A''*(B:0xf3).
DSP Report: register data_136_V_read_int_reg_reg is absorbed into DSP add_ln703_2417_reg_37682120_reg.
DSP Report: register data_136_V_read_1_reg_37677450_reg is absorbed into DSP add_ln703_2417_reg_37682120_reg.
DSP Report: register add_ln703_2417_reg_37682120_reg is absorbed into DSP add_ln703_2417_reg_37682120_reg.
DSP Report: operator add_ln703_2417_fu_37655790_p2 is absorbed into DSP add_ln703_2417_reg_37682120_reg.
DSP Report: operator mul_ln1118_1621_fu_4154_p2 is absorbed into DSP add_ln703_2417_reg_37682120_reg.
DSP Report: Generating DSP mul_ln1118_1655_fu_6813_p2, operation Mode is: A''*(B:0xdd).
DSP Report: register data_139_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1655_fu_6813_p2.
DSP Report: register data_139_V_read_1_reg_37677408_reg is absorbed into DSP mul_ln1118_1655_fu_6813_p2.
DSP Report: operator mul_ln1118_1655_fu_6813_p2 is absorbed into DSP mul_ln1118_1655_fu_6813_p2.
DSP Report: Generating DSP add_ln703_2419_fu_37655806_p2, operation Mode is: PCIN+A''*(B:0xb4).
DSP Report: register data_142_V_read_int_reg_reg is absorbed into DSP add_ln703_2419_fu_37655806_p2.
DSP Report: register data_142_V_read_1_reg_37677369_reg is absorbed into DSP add_ln703_2419_fu_37655806_p2.
DSP Report: operator add_ln703_2419_fu_37655806_p2 is absorbed into DSP add_ln703_2419_fu_37655806_p2.
DSP Report: operator mul_ln1118_1691_fu_4208_p2 is absorbed into DSP add_ln703_2419_fu_37655806_p2.
DSP Report: Generating DSP add_ln703_2419_reg_37682125_reg, operation Mode is: PCIN+A''*(B:0x97).
DSP Report: register data_145_V_read_int_reg_reg is absorbed into DSP add_ln703_2419_reg_37682125_reg.
DSP Report: register data_145_V_read_1_reg_37677333_reg is absorbed into DSP add_ln703_2419_reg_37682125_reg.
DSP Report: register add_ln703_2419_reg_37682125_reg is absorbed into DSP add_ln703_2419_reg_37682125_reg.
DSP Report: operator add_ln703_2419_fu_37655806_p2 is absorbed into DSP add_ln703_2419_reg_37682125_reg.
DSP Report: operator mul_ln1118_1731_fu_6869_p2 is absorbed into DSP add_ln703_2419_reg_37682125_reg.
DSP Report: Generating DSP mul_ln1118_1978_fu_5965_p2, operation Mode is: A''*(B:0xd9).
DSP Report: register data_166_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1978_fu_5965_p2.
DSP Report: register data_166_V_read_1_reg_37677044_reg is absorbed into DSP mul_ln1118_1978_fu_5965_p2.
DSP Report: operator mul_ln1118_1978_fu_5965_p2 is absorbed into DSP mul_ln1118_1978_fu_5965_p2.
DSP Report: Generating DSP add_ln703_2425_fu_37655848_p2, operation Mode is: PCIN+A''*(B:0x9d).
DSP Report: register data_163_V_read_int_reg_reg is absorbed into DSP add_ln703_2425_fu_37655848_p2.
DSP Report: register data_163_V_read_1_reg_37677081_reg is absorbed into DSP add_ln703_2425_fu_37655848_p2.
DSP Report: operator add_ln703_2425_fu_37655848_p2 is absorbed into DSP add_ln703_2425_fu_37655848_p2.
DSP Report: operator mul_ln1118_1949_fu_5819_p2 is absorbed into DSP add_ln703_2425_fu_37655848_p2.
DSP Report: Generating DSP mul_ln1118_2096_fu_7342_p2, operation Mode is: A''*(B:0x85).
DSP Report: register data_175_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2096_fu_7342_p2.
DSP Report: register data_175_V_read_1_reg_37676940_reg is absorbed into DSP mul_ln1118_2096_fu_7342_p2.
DSP Report: operator mul_ln1118_2096_fu_7342_p2 is absorbed into DSP mul_ln1118_2096_fu_7342_p2.
DSP Report: Generating DSP add_ln703_2424_fu_37655838_p2, operation Mode is: PCIN+(A:0x0):B''+C'.
DSP Report: register add_ln703_2424_fu_37655838_p2 is absorbed into DSP add_ln703_2424_fu_37655838_p2.
DSP Report: register add_ln703_2424_fu_37655838_p2 is absorbed into DSP add_ln703_2424_fu_37655838_p2.
DSP Report: register add_ln703_2424_fu_37655838_p2 is absorbed into DSP add_ln703_2424_fu_37655838_p2.
DSP Report: operator add_ln703_2424_fu_37655838_p2 is absorbed into DSP add_ln703_2424_fu_37655838_p2.
DSP Report: Generating DSP mul_ln1118_1923_fu_5601_p2, operation Mode is: A''*(B:0x3ffb9).
DSP Report: register mul_ln1118_1923_fu_5601_p2 is absorbed into DSP mul_ln1118_1923_fu_5601_p2.
DSP Report: register mul_ln1118_1923_fu_5601_p2 is absorbed into DSP mul_ln1118_1923_fu_5601_p2.
DSP Report: operator mul_ln1118_1923_fu_5601_p2 is absorbed into DSP mul_ln1118_1923_fu_5601_p2.
DSP Report: Generating DSP mul_ln1118_2292_fu_5575_p2, operation Mode is: A''*(B:0x3ffb2).
DSP Report: register mul_ln1118_2292_fu_5575_p2 is absorbed into DSP mul_ln1118_2292_fu_5575_p2.
DSP Report: register mul_ln1118_2292_fu_5575_p2 is absorbed into DSP mul_ln1118_2292_fu_5575_p2.
DSP Report: operator mul_ln1118_2292_fu_5575_p2 is absorbed into DSP mul_ln1118_2292_fu_5575_p2.
DSP Report: Generating DSP add_ln703_2441_fu_37655914_p2, operation Mode is: C+A''*(B:0x6a).
DSP Report: register data_120_V_read_int_reg_reg is absorbed into DSP add_ln703_2441_fu_37655914_p2.
DSP Report: register data_120_V_read_1_reg_37677662_reg is absorbed into DSP add_ln703_2441_fu_37655914_p2.
DSP Report: operator add_ln703_2441_fu_37655914_p2 is absorbed into DSP add_ln703_2441_fu_37655914_p2.
DSP Report: operator mul_ln1118_1424_fu_4099_p2 is absorbed into DSP add_ln703_2441_fu_37655914_p2.
DSP Report: Generating DSP mul_ln1118_2109_fu_7356_p2, operation Mode is: A''*(B:0x3fef1).
DSP Report: register mul_ln1118_2109_fu_7356_p2 is absorbed into DSP mul_ln1118_2109_fu_7356_p2.
DSP Report: register mul_ln1118_2109_fu_7356_p2 is absorbed into DSP mul_ln1118_2109_fu_7356_p2.
DSP Report: operator mul_ln1118_2109_fu_7356_p2 is absorbed into DSP mul_ln1118_2109_fu_7356_p2.
DSP Report: Generating DSP mul_ln1118_1362_fu_7651_p2, operation Mode is: A''*(B:0x153).
DSP Report: register data_115_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1362_fu_7651_p2.
DSP Report: register data_115_V_read_1_reg_37677726_reg is absorbed into DSP mul_ln1118_1362_fu_7651_p2.
DSP Report: operator mul_ln1118_1362_fu_7651_p2 is absorbed into DSP mul_ln1118_1362_fu_7651_p2.
DSP Report: Generating DSP add_ln703_2391_fu_37655624_p2, operation Mode is: PCIN+A''*(B:0x131).
DSP Report: register data_124_V_read_int_reg_reg is absorbed into DSP add_ln703_2391_fu_37655624_p2.
DSP Report: register data_124_V_read_1_reg_37677612_reg is absorbed into DSP add_ln703_2391_fu_37655624_p2.
DSP Report: operator add_ln703_2391_fu_37655624_p2 is absorbed into DSP add_ln703_2391_fu_37655624_p2.
DSP Report: operator mul_ln1118_1473_fu_4200_p2 is absorbed into DSP add_ln703_2391_fu_37655624_p2.
DSP Report: Generating DSP mul_ln1118_1767_fu_5562_p2, operation Mode is: A''*(B:0x153).
DSP Report: register data_148_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1767_fu_5562_p2.
DSP Report: register data_148_V_read_1_reg_37677292_reg is absorbed into DSP mul_ln1118_1767_fu_5562_p2.
DSP Report: operator mul_ln1118_1767_fu_5562_p2 is absorbed into DSP mul_ln1118_1767_fu_5562_p2.
DSP Report: Generating DSP add_ln703_2394_fu_37655646_p2, operation Mode is: PCIN+A''*(B:0x11f).
DSP Report: register data_172_V_read_int_reg_reg is absorbed into DSP add_ln703_2394_fu_37655646_p2.
DSP Report: register data_172_V_read_1_reg_37676971_reg is absorbed into DSP add_ln703_2394_fu_37655646_p2.
DSP Report: operator add_ln703_2394_fu_37655646_p2 is absorbed into DSP add_ln703_2394_fu_37655646_p2.
DSP Report: operator mul_ln1118_2052_fu_6766_p2 is absorbed into DSP add_ln703_2394_fu_37655646_p2.
DSP Report: Generating DSP add_ln703_2394_reg_37682095_reg, operation Mode is: PCIN+A''*(B:0x147).
DSP Report: register data_190_V_read_int_reg_reg is absorbed into DSP add_ln703_2394_reg_37682095_reg.
DSP Report: register data_190_V_read_1_reg_37676741_reg is absorbed into DSP add_ln703_2394_reg_37682095_reg.
DSP Report: register add_ln703_2394_reg_37682095_reg is absorbed into DSP add_ln703_2394_reg_37682095_reg.
DSP Report: operator add_ln703_2394_fu_37655646_p2 is absorbed into DSP add_ln703_2394_reg_37682095_reg.
DSP Report: operator mul_ln1118_2277_fu_4693_p2 is absorbed into DSP add_ln703_2394_reg_37682095_reg.
DSP Report: Generating DSP mul_ln1118_2500_fu_6838_p2, operation Mode is: A''*(B:0x6f).
DSP Report: register data_210_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2500_fu_6838_p2.
DSP Report: register data_210_V_read_1_reg_37676464_reg is absorbed into DSP mul_ln1118_2500_fu_6838_p2.
DSP Report: operator mul_ln1118_2500_fu_6838_p2 is absorbed into DSP mul_ln1118_2500_fu_6838_p2.
DSP Report: Generating DSP add_ln703_2598_fu_37656851_p2, operation Mode is: PCIN+A''*(B:0x59).
DSP Report: register data_211_V_read_int_reg_reg is absorbed into DSP add_ln703_2598_fu_37656851_p2.
DSP Report: register data_211_V_read_1_reg_37676454_reg is absorbed into DSP add_ln703_2598_fu_37656851_p2.
DSP Report: operator add_ln703_2598_fu_37656851_p2 is absorbed into DSP add_ln703_2598_fu_37656851_p2.
DSP Report: operator mul_ln1118_2512_fu_3845_p2 is absorbed into DSP add_ln703_2598_fu_37656851_p2.
DSP Report: Generating DSP mul_ln1118_2786_fu_3925_p2, operation Mode is: A''*(B:0x3ffa7).
DSP Report: register mul_ln1118_2786_fu_3925_p2 is absorbed into DSP mul_ln1118_2786_fu_3925_p2.
DSP Report: register mul_ln1118_2786_fu_3925_p2 is absorbed into DSP mul_ln1118_2786_fu_3925_p2.
DSP Report: operator mul_ln1118_2786_fu_3925_p2 is absorbed into DSP mul_ln1118_2786_fu_3925_p2.
DSP Report: Generating DSP mul_ln1118_2082_fu_4704_p2, operation Mode is: A''*(B:0x4e).
DSP Report: register data_174_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2082_fu_4704_p2.
DSP Report: register data_174_V_read_1_reg_37676948_reg is absorbed into DSP mul_ln1118_2082_fu_4704_p2.
DSP Report: operator mul_ln1118_2082_fu_4704_p2 is absorbed into DSP mul_ln1118_2082_fu_4704_p2.
DSP Report: Generating DSP add_ln703_3385_fu_37661990_p2, operation Mode is: PCIN+A''*(B:0x56).
DSP Report: register data_181_V_read_int_reg_reg is absorbed into DSP add_ln703_3385_fu_37661990_p2.
DSP Report: register data_181_V_read_1_reg_37676858_reg is absorbed into DSP add_ln703_3385_fu_37661990_p2.
DSP Report: operator add_ln703_3385_fu_37661990_p2 is absorbed into DSP add_ln703_3385_fu_37661990_p2.
DSP Report: operator mul_ln1118_2172_fu_7464_p2 is absorbed into DSP add_ln703_3385_fu_37661990_p2.
DSP Report: Generating DSP add_ln703_3385_fu_37661990_p2, operation Mode is: PCIN+A''*(B:0x6e).
DSP Report: register data_188_V_read_int_reg_reg is absorbed into DSP add_ln703_3385_fu_37661990_p2.
DSP Report: register data_188_V_read_1_reg_37676765_reg is absorbed into DSP add_ln703_3385_fu_37661990_p2.
DSP Report: operator add_ln703_3385_fu_37661990_p2 is absorbed into DSP add_ln703_3385_fu_37661990_p2.
DSP Report: operator mul_ln1118_2256_fu_4291_p2 is absorbed into DSP add_ln703_3385_fu_37661990_p2.
DSP Report: Generating DSP mul_ln1118_2430_fu_6033_p2, operation Mode is: A''*(B:0x3fdbc).
DSP Report: register mul_ln1118_2430_fu_6033_p2 is absorbed into DSP mul_ln1118_2430_fu_6033_p2.
DSP Report: register mul_ln1118_2430_fu_6033_p2 is absorbed into DSP mul_ln1118_2430_fu_6033_p2.
DSP Report: operator mul_ln1118_2430_fu_6033_p2 is absorbed into DSP mul_ln1118_2430_fu_6033_p2.
DSP Report: Generating DSP mul_ln1118_2205_fu_4942_p2, operation Mode is: A''*(B:0x3fd1e).
DSP Report: register mul_ln1118_2205_fu_4942_p2 is absorbed into DSP mul_ln1118_2205_fu_4942_p2.
DSP Report: register mul_ln1118_2205_fu_4942_p2 is absorbed into DSP mul_ln1118_2205_fu_4942_p2.
DSP Report: operator mul_ln1118_2205_fu_4942_p2 is absorbed into DSP mul_ln1118_2205_fu_4942_p2.
DSP Report: Generating DSP mul_ln1118_2229_fu_4967_p2, operation Mode is: A''*(B:0x3fda7).
DSP Report: register mul_ln1118_2229_fu_4967_p2 is absorbed into DSP mul_ln1118_2229_fu_4967_p2.
DSP Report: register mul_ln1118_2229_fu_4967_p2 is absorbed into DSP mul_ln1118_2229_fu_4967_p2.
DSP Report: operator mul_ln1118_2229_fu_4967_p2 is absorbed into DSP mul_ln1118_2229_fu_4967_p2.
DSP Report: Generating DSP mul_ln1118_1844_fu_5720_p2, operation Mode is: A''*(B:0x3ffa8).
DSP Report: register mul_ln1118_1844_fu_5720_p2 is absorbed into DSP mul_ln1118_1844_fu_5720_p2.
DSP Report: register mul_ln1118_1844_fu_5720_p2 is absorbed into DSP mul_ln1118_1844_fu_5720_p2.
DSP Report: operator mul_ln1118_1844_fu_5720_p2 is absorbed into DSP mul_ln1118_1844_fu_5720_p2.
DSP Report: Generating DSP mul_ln1118_1629_fu_6857_p2, operation Mode is: A''*(B:0x3ff8f).
DSP Report: register mul_ln1118_1629_fu_6857_p2 is absorbed into DSP mul_ln1118_1629_fu_6857_p2.
DSP Report: register mul_ln1118_1629_fu_6857_p2 is absorbed into DSP mul_ln1118_1629_fu_6857_p2.
DSP Report: operator mul_ln1118_1629_fu_6857_p2 is absorbed into DSP mul_ln1118_1629_fu_6857_p2.
DSP Report: Generating DSP add_ln703_2248_fu_37654784_p2, operation Mode is: C+A''*(B:0xbc).
DSP Report: register data_193_V_read_int_reg_reg is absorbed into DSP add_ln703_2248_fu_37654784_p2.
DSP Report: register data_193_V_read_1_reg_37676702_reg is absorbed into DSP add_ln703_2248_fu_37654784_p2.
DSP Report: operator add_ln703_2248_fu_37654784_p2 is absorbed into DSP add_ln703_2248_fu_37654784_p2.
DSP Report: operator mul_ln1118_2310_fu_7060_p2 is absorbed into DSP add_ln703_2248_fu_37654784_p2.
DSP Report: Generating DSP mul_ln1118_2006_fu_5265_p2, operation Mode is: A''*(B:0x133).
DSP Report: register data_169_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2006_fu_5265_p2.
DSP Report: register data_169_V_read_1_reg_37677004_reg is absorbed into DSP mul_ln1118_2006_fu_5265_p2.
DSP Report: operator mul_ln1118_2006_fu_5265_p2 is absorbed into DSP mul_ln1118_2006_fu_5265_p2.
DSP Report: Generating DSP add_ln703_2221_fu_37654620_p2, operation Mode is: PCIN+A''*(B:0x141).
DSP Report: register data_163_V_read_int_reg_reg is absorbed into DSP add_ln703_2221_fu_37654620_p2.
DSP Report: register data_163_V_read_1_reg_37677081_reg is absorbed into DSP add_ln703_2221_fu_37654620_p2.
DSP Report: operator add_ln703_2221_fu_37654620_p2 is absorbed into DSP add_ln703_2221_fu_37654620_p2.
DSP Report: operator mul_ln1118_1943_fu_4567_p2 is absorbed into DSP add_ln703_2221_fu_37654620_p2.
DSP Report: Generating DSP add_ln703_2221_reg_37681885_reg, operation Mode is: PCIN+A''*(B:0x152).
DSP Report: register data_172_V_read_int_reg_reg is absorbed into DSP add_ln703_2221_reg_37681885_reg.
DSP Report: register data_172_V_read_1_reg_37676971_reg is absorbed into DSP add_ln703_2221_reg_37681885_reg.
DSP Report: register add_ln703_2221_reg_37681885_reg is absorbed into DSP add_ln703_2221_reg_37681885_reg.
DSP Report: operator add_ln703_2221_fu_37654620_p2 is absorbed into DSP add_ln703_2221_reg_37681885_reg.
DSP Report: operator mul_ln1118_2045_fu_6822_p2 is absorbed into DSP add_ln703_2221_reg_37681885_reg.
DSP Report: Generating DSP mul_ln1118_1332_fu_5107_p2, operation Mode is: A''*(B:0x3ff67).
DSP Report: register mul_ln1118_1332_fu_5107_p2 is absorbed into DSP mul_ln1118_1332_fu_5107_p2.
DSP Report: register mul_ln1118_1332_fu_5107_p2 is absorbed into DSP mul_ln1118_1332_fu_5107_p2.
DSP Report: operator mul_ln1118_1332_fu_5107_p2 is absorbed into DSP mul_ln1118_1332_fu_5107_p2.
DSP Report: Generating DSP add_ln703_2222_fu_37654626_p2, operation Mode is: C+A''*(B:0x128).
DSP Report: register data_190_V_read_int_reg_reg is absorbed into DSP add_ln703_2222_fu_37654626_p2.
DSP Report: register data_190_V_read_1_reg_37676741_reg is absorbed into DSP add_ln703_2222_fu_37654626_p2.
DSP Report: operator add_ln703_2222_fu_37654626_p2 is absorbed into DSP add_ln703_2222_fu_37654626_p2.
DSP Report: operator mul_ln1118_2270_fu_3799_p2 is absorbed into DSP add_ln703_2222_fu_37654626_p2.
DSP Report: Generating DSP add_ln703_2223_reg_37681890_reg, operation Mode is: PCIN+A''*(B:0x117).
DSP Report: register data_184_V_read_int_reg_reg is absorbed into DSP add_ln703_2223_reg_37681890_reg.
DSP Report: register data_184_V_read_1_reg_37676819_reg is absorbed into DSP add_ln703_2223_reg_37681890_reg.
DSP Report: register add_ln703_2223_reg_37681890_reg is absorbed into DSP add_ln703_2223_reg_37681890_reg.
DSP Report: operator add_ln703_2223_fu_37654636_p2 is absorbed into DSP add_ln703_2223_reg_37681890_reg.
DSP Report: operator mul_ln1118_2201_fu_4935_p2 is absorbed into DSP add_ln703_2223_reg_37681890_reg.
DSP Report: Generating DSP mul_ln1118_1467_fu_7048_p2, operation Mode is: A''*(B:0x134).
DSP Report: register data_124_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1467_fu_7048_p2.
DSP Report: register data_124_V_read_1_reg_37677612_reg is absorbed into DSP mul_ln1118_1467_fu_7048_p2.
DSP Report: operator mul_ln1118_1467_fu_7048_p2 is absorbed into DSP mul_ln1118_1467_fu_7048_p2.
DSP Report: Generating DSP add_ln703_2219_fu_37654608_p2, operation Mode is: PCIN+A''*(B:0x10d).
DSP Report: register data_118_V_read_int_reg_reg is absorbed into DSP add_ln703_2219_fu_37654608_p2.
DSP Report: register data_118_V_read_1_reg_37677688_reg is absorbed into DSP add_ln703_2219_fu_37654608_p2.
DSP Report: operator add_ln703_2219_fu_37654608_p2 is absorbed into DSP add_ln703_2219_fu_37654608_p2.
DSP Report: operator mul_ln1118_1390_fu_6353_p2 is absorbed into DSP add_ln703_2219_fu_37654608_p2.
DSP Report: Generating DSP mul_ln1118_1614_fu_5384_p2, operation Mode is: A''*(B:0x16c).
DSP Report: register data_136_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1614_fu_5384_p2.
DSP Report: register data_136_V_read_1_reg_37677450_reg is absorbed into DSP mul_ln1118_1614_fu_5384_p2.
DSP Report: operator mul_ln1118_1614_fu_5384_p2 is absorbed into DSP mul_ln1118_1614_fu_5384_p2.
DSP Report: Generating DSP add_ln703_2218_fu_37654598_p2, operation Mode is: PCIN+A''*(B:0x122).
DSP Report: register data_142_V_read_int_reg_reg is absorbed into DSP add_ln703_2218_fu_37654598_p2.
DSP Report: register data_142_V_read_1_reg_37677369_reg is absorbed into DSP add_ln703_2218_fu_37654598_p2.
DSP Report: operator add_ln703_2218_fu_37654598_p2 is absorbed into DSP add_ln703_2218_fu_37654598_p2.
DSP Report: operator mul_ln1118_1686_fu_4203_p2 is absorbed into DSP add_ln703_2218_fu_37654598_p2.
DSP Report: Generating DSP add_ln703_2218_fu_37654598_p2, operation Mode is: PCIN+A''*(B:0x107).
DSP Report: register data_148_V_read_int_reg_reg is absorbed into DSP add_ln703_2218_fu_37654598_p2.
DSP Report: register data_148_V_read_1_reg_37677292_reg is absorbed into DSP add_ln703_2218_fu_37654598_p2.
DSP Report: operator add_ln703_2218_fu_37654598_p2 is absorbed into DSP add_ln703_2218_fu_37654598_p2.
DSP Report: operator mul_ln1118_1762_fu_5450_p2 is absorbed into DSP add_ln703_2218_fu_37654598_p2.
DSP Report: Generating DSP mul_ln1118_2770_fu_7023_p2, operation Mode is: A''*(B:0x3feb0).
DSP Report: register mul_ln1118_2770_fu_7023_p2 is absorbed into DSP mul_ln1118_2770_fu_7023_p2.
DSP Report: register mul_ln1118_2770_fu_7023_p2 is absorbed into DSP mul_ln1118_2770_fu_7023_p2.
DSP Report: operator mul_ln1118_2770_fu_7023_p2 is absorbed into DSP mul_ln1118_2770_fu_7023_p2.
DSP Report: Generating DSP mul_ln1118_2239_fu_6083_p2, operation Mode is: A''*(B:0x15a).
DSP Report: register data_187_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2239_fu_6083_p2.
DSP Report: register data_187_V_read_1_reg_37676777_reg is absorbed into DSP mul_ln1118_2239_fu_6083_p2.
DSP Report: operator mul_ln1118_2239_fu_6083_p2 is absorbed into DSP mul_ln1118_2239_fu_6083_p2.
DSP Report: Generating DSP add_ln703_2662_fu_37657240_p2, operation Mode is: PCIN+A''*(B:0x147).
DSP Report: register data_122_V_read_int_reg_reg is absorbed into DSP add_ln703_2662_fu_37657240_p2.
DSP Report: register data_122_V_read_1_reg_37677636_reg is absorbed into DSP add_ln703_2662_fu_37657240_p2.
DSP Report: operator add_ln703_2662_fu_37657240_p2 is absorbed into DSP add_ln703_2662_fu_37657240_p2.
DSP Report: operator mul_ln1118_1445_fu_3855_p2 is absorbed into DSP add_ln703_2662_fu_37657240_p2.
DSP Report: Generating DSP mul_ln1118_2735_fu_4629_p2, operation Mode is: A''*(B:0x3fe88).
DSP Report: register mul_ln1118_2735_fu_4629_p2 is absorbed into DSP mul_ln1118_2735_fu_4629_p2.
DSP Report: register mul_ln1118_2735_fu_4629_p2 is absorbed into DSP mul_ln1118_2735_fu_4629_p2.
DSP Report: operator mul_ln1118_2735_fu_4629_p2 is absorbed into DSP mul_ln1118_2735_fu_4629_p2.
DSP Report: Generating DSP mul_ln1118_1492_fu_5239_p2, operation Mode is: A''*(B:0x3ff79).
DSP Report: register mul_ln1118_1492_fu_5239_p2 is absorbed into DSP mul_ln1118_1492_fu_5239_p2.
DSP Report: register mul_ln1118_1492_fu_5239_p2 is absorbed into DSP mul_ln1118_1492_fu_5239_p2.
DSP Report: operator mul_ln1118_1492_fu_5239_p2 is absorbed into DSP mul_ln1118_1492_fu_5239_p2.
DSP Report: Generating DSP mul_ln1118_1285_fu_6860_p2, operation Mode is: A''*(B:0x3ff1f).
DSP Report: register mul_ln1118_1285_fu_6860_p2 is absorbed into DSP mul_ln1118_1285_fu_6860_p2.
DSP Report: register mul_ln1118_1285_fu_6860_p2 is absorbed into DSP mul_ln1118_1285_fu_6860_p2.
DSP Report: operator mul_ln1118_1285_fu_6860_p2 is absorbed into DSP mul_ln1118_1285_fu_6860_p2.
DSP Report: Generating DSP mul_ln1118_1207_fu_4876_p2, operation Mode is: A''*(B:0x3ff42).
DSP Report: register mul_ln1118_1207_fu_4876_p2 is absorbed into DSP mul_ln1118_1207_fu_4876_p2.
DSP Report: register mul_ln1118_1207_fu_4876_p2 is absorbed into DSP mul_ln1118_1207_fu_4876_p2.
DSP Report: operator mul_ln1118_1207_fu_4876_p2 is absorbed into DSP mul_ln1118_1207_fu_4876_p2.
DSP Report: Generating DSP mul_ln1118_1725_fu_4244_p2, operation Mode is: A''*(B:0x3ff44).
DSP Report: register mul_ln1118_1725_fu_4244_p2 is absorbed into DSP mul_ln1118_1725_fu_4244_p2.
DSP Report: register mul_ln1118_1725_fu_4244_p2 is absorbed into DSP mul_ln1118_1725_fu_4244_p2.
DSP Report: operator mul_ln1118_1725_fu_4244_p2 is absorbed into DSP mul_ln1118_1725_fu_4244_p2.
DSP Report: Generating DSP mul_ln1118_1687_fu_6824_p2, operation Mode is: A''*(B:0x3ff54).
DSP Report: register mul_ln1118_1687_fu_6824_p2 is absorbed into DSP mul_ln1118_1687_fu_6824_p2.
DSP Report: register mul_ln1118_1687_fu_6824_p2 is absorbed into DSP mul_ln1118_1687_fu_6824_p2.
DSP Report: operator mul_ln1118_1687_fu_6824_p2 is absorbed into DSP mul_ln1118_1687_fu_6824_p2.
DSP Report: Generating DSP mul_ln1118_2311_fu_4008_p2, operation Mode is: A''*(B:0x3ff35).
DSP Report: register mul_ln1118_2311_fu_4008_p2 is absorbed into DSP mul_ln1118_2311_fu_4008_p2.
DSP Report: register mul_ln1118_2311_fu_4008_p2 is absorbed into DSP mul_ln1118_2311_fu_4008_p2.
DSP Report: operator mul_ln1118_2311_fu_4008_p2 is absorbed into DSP mul_ln1118_2311_fu_4008_p2.
DSP Report: Generating DSP mul_ln1118_2046_fu_6188_p2, operation Mode is: A''*(B:0x3ff73).
DSP Report: register mul_ln1118_2046_fu_6188_p2 is absorbed into DSP mul_ln1118_2046_fu_6188_p2.
DSP Report: register mul_ln1118_2046_fu_6188_p2 is absorbed into DSP mul_ln1118_2046_fu_6188_p2.
DSP Report: operator mul_ln1118_2046_fu_6188_p2 is absorbed into DSP mul_ln1118_2046_fu_6188_p2.
DSP Report: Generating DSP mul_ln1118_2165_fu_6426_p2, operation Mode is: A''*(B:0x3ff6c).
DSP Report: register mul_ln1118_2165_fu_6426_p2 is absorbed into DSP mul_ln1118_2165_fu_6426_p2.
DSP Report: register mul_ln1118_2165_fu_6426_p2 is absorbed into DSP mul_ln1118_2165_fu_6426_p2.
DSP Report: operator mul_ln1118_2165_fu_6426_p2 is absorbed into DSP mul_ln1118_2165_fu_6426_p2.
DSP Report: Generating DSP mul_ln1118_2851_fu_4408_p2, operation Mode is: A''*(B:0x3ff54).
DSP Report: register mul_ln1118_2851_fu_4408_p2 is absorbed into DSP mul_ln1118_2851_fu_4408_p2.
DSP Report: register mul_ln1118_2851_fu_4408_p2 is absorbed into DSP mul_ln1118_2851_fu_4408_p2.
DSP Report: operator mul_ln1118_2851_fu_4408_p2 is absorbed into DSP mul_ln1118_2851_fu_4408_p2.
DSP Report: Generating DSP mul_ln1118_1371_fu_5981_p2, operation Mode is: A''*(B:0xdb).
DSP Report: register data_116_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1371_fu_5981_p2.
DSP Report: register data_116_V_read_1_reg_37677713_reg is absorbed into DSP mul_ln1118_1371_fu_5981_p2.
DSP Report: operator mul_ln1118_1371_fu_5981_p2 is absorbed into DSP mul_ln1118_1371_fu_5981_p2.
DSP Report: Generating DSP add_ln703_2684_fu_37657412_p2, operation Mode is: PCIN+A''*(B:0xa9).
DSP Report: register data_113_V_read_int_reg_reg is absorbed into DSP add_ln703_2684_fu_37657412_p2.
DSP Report: register data_113_V_read_1_reg_37677753_reg is absorbed into DSP add_ln703_2684_fu_37657412_p2.
DSP Report: operator add_ln703_2684_fu_37657412_p2 is absorbed into DSP add_ln703_2684_fu_37657412_p2.
DSP Report: operator mul_ln1118_1333_fu_5109_p2 is absorbed into DSP add_ln703_2684_fu_37657412_p2.
DSP Report: Generating DSP mul_ln1118_1672_fu_6988_p2, operation Mode is: A''*(B:0x96).
DSP Report: register data_141_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1672_fu_6988_p2.
DSP Report: register data_141_V_read_1_reg_37677380_reg is absorbed into DSP mul_ln1118_1672_fu_6988_p2.
DSP Report: operator mul_ln1118_1672_fu_6988_p2 is absorbed into DSP mul_ln1118_1672_fu_6988_p2.
DSP Report: Generating DSP add_ln703_2682_fu_37657392_p2, operation Mode is: PCIN+A''*(B:0x8b).
DSP Report: register data_149_V_read_int_reg_reg is absorbed into DSP add_ln703_2682_fu_37657392_p2.
DSP Report: register data_149_V_read_1_reg_37677277_reg is absorbed into DSP add_ln703_2682_fu_37657392_p2.
DSP Report: operator add_ln703_2682_fu_37657392_p2 is absorbed into DSP add_ln703_2682_fu_37657392_p2.
DSP Report: operator mul_ln1118_1775_fu_5510_p2 is absorbed into DSP add_ln703_2682_fu_37657392_p2.
DSP Report: Generating DSP add_ln703_2682_fu_37657392_p2, operation Mode is: PCIN+A''*(B:0x93).
DSP Report: register data_150_V_read_int_reg_reg is absorbed into DSP add_ln703_2682_fu_37657392_p2.
DSP Report: register data_150_V_read_1_reg_37677260_reg is absorbed into DSP add_ln703_2682_fu_37657392_p2.
DSP Report: operator add_ln703_2682_fu_37657392_p2 is absorbed into DSP add_ln703_2682_fu_37657392_p2.
DSP Report: operator mul_ln1118_1787_fu_6653_p2 is absorbed into DSP add_ln703_2682_fu_37657392_p2.
DSP Report: Generating DSP mul_ln1118_1585_fu_3995_p2, operation Mode is: A''*(B:0x3fe6e).
DSP Report: register mul_ln1118_1585_fu_3995_p2 is absorbed into DSP mul_ln1118_1585_fu_3995_p2.
DSP Report: register mul_ln1118_1585_fu_3995_p2 is absorbed into DSP mul_ln1118_1585_fu_3995_p2.
DSP Report: operator mul_ln1118_1585_fu_3995_p2 is absorbed into DSP mul_ln1118_1585_fu_3995_p2.
DSP Report: Generating DSP mul_ln1118_1572_fu_6595_p2, operation Mode is: A''*(B:0x3fe8d).
DSP Report: register mul_ln1118_1572_fu_6595_p2 is absorbed into DSP mul_ln1118_1572_fu_6595_p2.
DSP Report: register mul_ln1118_1572_fu_6595_p2 is absorbed into DSP mul_ln1118_1572_fu_6595_p2.
DSP Report: operator mul_ln1118_1572_fu_6595_p2 is absorbed into DSP mul_ln1118_1572_fu_6595_p2.
DSP Report: Generating DSP mul_ln1118_1631_fu_6686_p2, operation Mode is: A''*(B:0x3fe8d).
DSP Report: register mul_ln1118_1631_fu_6686_p2 is absorbed into DSP mul_ln1118_1631_fu_6686_p2.
DSP Report: register mul_ln1118_1631_fu_6686_p2 is absorbed into DSP mul_ln1118_1631_fu_6686_p2.
DSP Report: operator mul_ln1118_1631_fu_6686_p2 is absorbed into DSP mul_ln1118_1631_fu_6686_p2.
DSP Report: Generating DSP mul_ln1118_1472_fu_5247_p2, operation Mode is: A''*(B:0x168).
DSP Report: register data_124_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1472_fu_5247_p2.
DSP Report: register data_124_V_read_1_reg_37677612_reg is absorbed into DSP mul_ln1118_1472_fu_5247_p2.
DSP Report: operator mul_ln1118_1472_fu_5247_p2 is absorbed into DSP mul_ln1118_1472_fu_5247_p2.
DSP Report: Generating DSP add_ln703_2071_fu_37653688_p2, operation Mode is: PCIN+A''*(B:0x1a0).
DSP Report: register data_151_V_read_int_reg_reg is absorbed into DSP add_ln703_2071_fu_37653688_p2.
DSP Report: register data_151_V_read_1_reg_37677247_reg is absorbed into DSP add_ln703_2071_fu_37653688_p2.
DSP Report: operator add_ln703_2071_fu_37653688_p2 is absorbed into DSP add_ln703_2071_fu_37653688_p2.
DSP Report: operator mul_ln1118_1802_fu_5915_p2 is absorbed into DSP add_ln703_2071_fu_37653688_p2.
DSP Report: Generating DSP mul_ln1118_2571_fu_6812_p2, operation Mode is: A''*(B:0x3fea8).
DSP Report: register mul_ln1118_2571_fu_6812_p2 is absorbed into DSP mul_ln1118_2571_fu_6812_p2.
DSP Report: register mul_ln1118_2571_fu_6812_p2 is absorbed into DSP mul_ln1118_2571_fu_6812_p2.
DSP Report: operator mul_ln1118_2571_fu_6812_p2 is absorbed into DSP mul_ln1118_2571_fu_6812_p2.
DSP Report: Generating DSP mul_ln1118_2856_fu_3867_p2, operation Mode is: A''*(B:0x3fe63).
DSP Report: register mul_ln1118_2856_fu_3867_p2 is absorbed into DSP mul_ln1118_2856_fu_3867_p2.
DSP Report: register mul_ln1118_2856_fu_3867_p2 is absorbed into DSP mul_ln1118_2856_fu_3867_p2.
DSP Report: operator mul_ln1118_2856_fu_3867_p2 is absorbed into DSP mul_ln1118_2856_fu_3867_p2.
DSP Report: Generating DSP mul_ln1118_2432_fu_6039_p2, operation Mode is: A''*(B:0x12b).
DSP Report: register data_204_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2432_fu_6039_p2.
DSP Report: register data_204_V_read_1_reg_37676545_reg is absorbed into DSP mul_ln1118_2432_fu_6039_p2.
DSP Report: operator mul_ln1118_2432_fu_6039_p2 is absorbed into DSP mul_ln1118_2432_fu_6039_p2.
DSP Report: Generating DSP add_ln703_3235_fu_37660960_p2, operation Mode is: PCIN+A''*(B:0x138).
DSP Report: register data_181_V_read_int_reg_reg is absorbed into DSP add_ln703_3235_fu_37660960_p2.
DSP Report: register data_181_V_read_1_reg_37676858_reg is absorbed into DSP add_ln703_3235_fu_37660960_p2.
DSP Report: operator add_ln703_3235_fu_37660960_p2 is absorbed into DSP add_ln703_3235_fu_37660960_p2.
DSP Report: operator mul_ln1118_2170_fu_4384_p2 is absorbed into DSP add_ln703_3235_fu_37660960_p2.
DSP Report: Generating DSP mul_ln1118_2784_fu_3916_p2, operation Mode is: A''*(B:0x3fecb).
DSP Report: register mul_ln1118_2784_fu_3916_p2 is absorbed into DSP mul_ln1118_2784_fu_3916_p2.
DSP Report: register mul_ln1118_2784_fu_3916_p2 is absorbed into DSP mul_ln1118_2784_fu_3916_p2.
DSP Report: operator mul_ln1118_2784_fu_3916_p2 is absorbed into DSP mul_ln1118_2784_fu_3916_p2.
DSP Report: Generating DSP mul_ln1118_1646_fu_7033_p2, operation Mode is: A''*(B:0x3ff43).
DSP Report: register mul_ln1118_1646_fu_7033_p2 is absorbed into DSP mul_ln1118_1646_fu_7033_p2.
DSP Report: register mul_ln1118_1646_fu_7033_p2 is absorbed into DSP mul_ln1118_1646_fu_7033_p2.
DSP Report: operator mul_ln1118_1646_fu_7033_p2 is absorbed into DSP mul_ln1118_1646_fu_7033_p2.
DSP Report: Generating DSP mul_ln1118_1084_fu_7265_p2, operation Mode is: A''*(B:0xd1).
DSP Report: register data_91_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1084_fu_7265_p2.
DSP Report: register data_91_V_read_1_reg_37678042_reg is absorbed into DSP mul_ln1118_1084_fu_7265_p2.
DSP Report: operator mul_ln1118_1084_fu_7265_p2 is absorbed into DSP mul_ln1118_1084_fu_7265_p2.
DSP Report: Generating DSP add_ln703_2010_fu_37653326_p2, operation Mode is: PCIN+A''*(B:0xd3).
DSP Report: register data_97_V_read_int_reg_reg is absorbed into DSP add_ln703_2010_fu_37653326_p2.
DSP Report: register zext_ln1118_1131_reg_37679428_reg is absorbed into DSP add_ln703_2010_fu_37653326_p2.
DSP Report: operator add_ln703_2010_fu_37653326_p2 is absorbed into DSP add_ln703_2010_fu_37653326_p2.
DSP Report: operator mul_ln1118_1155_fu_7417_p2 is absorbed into DSP add_ln703_2010_fu_37653326_p2.
DSP Report: Generating DSP add_ln703_2010_fu_37653326_p2, operation Mode is: PCIN+A''*(B:0xef).
DSP Report: register data_115_V_read_int_reg_reg is absorbed into DSP add_ln703_2010_fu_37653326_p2.
DSP Report: register data_115_V_read_1_reg_37677726_reg is absorbed into DSP add_ln703_2010_fu_37653326_p2.
DSP Report: operator add_ln703_2010_fu_37653326_p2 is absorbed into DSP add_ln703_2010_fu_37653326_p2.
DSP Report: operator mul_ln1118_1365_fu_7583_p2 is absorbed into DSP add_ln703_2010_fu_37653326_p2.
DSP Report: Generating DSP mul_ln1118_1927_fu_7427_p2, operation Mode is: A''*(B:0x3ff3d).
DSP Report: register mul_ln1118_1927_fu_7427_p2 is absorbed into DSP mul_ln1118_1927_fu_7427_p2.
DSP Report: register mul_ln1118_1927_fu_7427_p2 is absorbed into DSP mul_ln1118_1927_fu_7427_p2.
DSP Report: operator mul_ln1118_1927_fu_7427_p2 is absorbed into DSP mul_ln1118_1927_fu_7427_p2.
DSP Report: Generating DSP mul_ln1118_1853_fu_5729_p2, operation Mode is: A''*(B:0x3ff2b).
DSP Report: register mul_ln1118_1853_fu_5729_p2 is absorbed into DSP mul_ln1118_1853_fu_5729_p2.
DSP Report: register mul_ln1118_1853_fu_5729_p2 is absorbed into DSP mul_ln1118_1853_fu_5729_p2.
DSP Report: operator mul_ln1118_1853_fu_5729_p2 is absorbed into DSP mul_ln1118_1853_fu_5729_p2.
DSP Report: Generating DSP mul_ln1118_1695_fu_6832_p2, operation Mode is: A''*(B:0xb0).
DSP Report: register data_142_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1695_fu_6832_p2.
DSP Report: register data_142_V_read_1_reg_37677369_reg is absorbed into DSP mul_ln1118_1695_fu_6832_p2.
DSP Report: operator mul_ln1118_1695_fu_6832_p2 is absorbed into DSP mul_ln1118_1695_fu_6832_p2.
DSP Report: Generating DSP add_ln703_2015_fu_37653364_p2, operation Mode is: PCIN+A''*(B:0xf7).
DSP Report: register data_163_V_read_int_reg_reg is absorbed into DSP add_ln703_2015_fu_37653364_p2.
DSP Report: register data_163_V_read_1_reg_37677081_reg is absorbed into DSP add_ln703_2015_fu_37653364_p2.
DSP Report: operator add_ln703_2015_fu_37653364_p2 is absorbed into DSP add_ln703_2015_fu_37653364_p2.
DSP Report: operator mul_ln1118_1951_fu_4575_p2 is absorbed into DSP add_ln703_2015_fu_37653364_p2.
DSP Report: Generating DSP add_ln703_2015_fu_37653364_p2, operation Mode is: PCIN+A''*(B:0xa6).
DSP Report: register data_177_V_read_int_reg_reg is absorbed into DSP add_ln703_2015_fu_37653364_p2.
DSP Report: register data_177_V_read_1_reg_37676909_reg is absorbed into DSP add_ln703_2015_fu_37653364_p2.
DSP Report: operator add_ln703_2015_fu_37653364_p2 is absorbed into DSP add_ln703_2015_fu_37653364_p2.
DSP Report: operator mul_ln1118_2122_fu_6483_p2 is absorbed into DSP add_ln703_2015_fu_37653364_p2.
DSP Report: Generating DSP mul_ln1118_1386_fu_5616_p2, operation Mode is: A''*(B:0x8a).
DSP Report: register data_117_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1386_fu_5616_p2.
DSP Report: register data_117_V_read_1_reg_37677699_reg is absorbed into DSP mul_ln1118_1386_fu_5616_p2.
DSP Report: operator mul_ln1118_1386_fu_5616_p2 is absorbed into DSP mul_ln1118_1386_fu_5616_p2.
DSP Report: Generating DSP add_ln703_2012_fu_37653338_p2, operation Mode is: PCIN+A''*(B:0x8d).
DSP Report: register data_120_V_read_int_reg_reg is absorbed into DSP add_ln703_2012_fu_37653338_p2.
DSP Report: register data_120_V_read_1_reg_37677662_reg is absorbed into DSP add_ln703_2012_fu_37653338_p2.
DSP Report: operator add_ln703_2012_fu_37653338_p2 is absorbed into DSP add_ln703_2012_fu_37653338_p2.
DSP Report: operator mul_ln1118_1427_fu_6446_p2 is absorbed into DSP add_ln703_2012_fu_37653338_p2.
DSP Report: Generating DSP add_ln703_2012_fu_37653338_p2, operation Mode is: PCIN+A''*(B:0x92).
DSP Report: register data_135_V_read_int_reg_reg is absorbed into DSP add_ln703_2012_fu_37653338_p2.
DSP Report: register data_135_V_read_1_reg_37677462_reg is absorbed into DSP add_ln703_2012_fu_37653338_p2.
DSP Report: operator add_ln703_2012_fu_37653338_p2 is absorbed into DSP add_ln703_2012_fu_37653338_p2.
DSP Report: operator mul_ln1118_1610_fu_6633_p2 is absorbed into DSP add_ln703_2012_fu_37653338_p2.
DSP Report: Generating DSP add_ln703_2015_reg_37681650_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register add_ln703_2015_reg_37681650_reg is absorbed into DSP add_ln703_2015_reg_37681650_reg.
DSP Report: operator add_ln703_2015_fu_37653364_p2 is absorbed into DSP add_ln703_2015_reg_37681650_reg.
DSP Report: Generating DSP mul_ln1118_2021_fu_4530_p2, operation Mode is: A''*(B:0x3ff17).
DSP Report: register mul_ln1118_2021_fu_4530_p2 is absorbed into DSP mul_ln1118_2021_fu_4530_p2.
DSP Report: register mul_ln1118_2021_fu_4530_p2 is absorbed into DSP mul_ln1118_2021_fu_4530_p2.
DSP Report: operator mul_ln1118_2021_fu_4530_p2 is absorbed into DSP mul_ln1118_2021_fu_4530_p2.
DSP Report: Generating DSP mul_ln1118_1947_fu_5817_p2, operation Mode is: A''*(B:0x3ff4b).
DSP Report: register mul_ln1118_1947_fu_5817_p2 is absorbed into DSP mul_ln1118_1947_fu_5817_p2.
DSP Report: register mul_ln1118_1947_fu_5817_p2 is absorbed into DSP mul_ln1118_1947_fu_5817_p2.
DSP Report: operator mul_ln1118_1947_fu_5817_p2 is absorbed into DSP mul_ln1118_1947_fu_5817_p2.
DSP Report: Generating DSP mul_ln1118_1921_fu_4688_p2, operation Mode is: A''*(B:0x3ff45).
DSP Report: register mul_ln1118_1921_fu_4688_p2 is absorbed into DSP mul_ln1118_1921_fu_4688_p2.
DSP Report: register mul_ln1118_1921_fu_4688_p2 is absorbed into DSP mul_ln1118_1921_fu_4688_p2.
DSP Report: operator mul_ln1118_1921_fu_4688_p2 is absorbed into DSP mul_ln1118_1921_fu_4688_p2.
DSP Report: Generating DSP mul_ln1118_1465_fu_6491_p2, operation Mode is: A''*(B:0x3ff1e).
DSP Report: register mul_ln1118_1465_fu_6491_p2 is absorbed into DSP mul_ln1118_1465_fu_6491_p2.
DSP Report: register mul_ln1118_1465_fu_6491_p2 is absorbed into DSP mul_ln1118_1465_fu_6491_p2.
DSP Report: operator mul_ln1118_1465_fu_6491_p2 is absorbed into DSP mul_ln1118_1465_fu_6491_p2.
DSP Report: Generating DSP mul_ln1118_1087_fu_4648_p2, operation Mode is: A''*(B:0xba).
DSP Report: register data_91_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1087_fu_4648_p2.
DSP Report: register data_91_V_read_1_reg_37678042_reg is absorbed into DSP mul_ln1118_1087_fu_4648_p2.
DSP Report: operator mul_ln1118_1087_fu_4648_p2 is absorbed into DSP mul_ln1118_1087_fu_4648_p2.
DSP Report: Generating DSP add_ln703_1574_fu_37650622_p2, operation Mode is: PCIN+A''*(B:0xe5).
DSP Report: register data_88_V_read_int_reg_reg is absorbed into DSP add_ln703_1574_fu_37650622_p2.
DSP Report: register data_88_V_read_1_reg_37678080_reg is absorbed into DSP add_ln703_1574_fu_37650622_p2.
DSP Report: operator add_ln703_1574_fu_37650622_p2 is absorbed into DSP add_ln703_1574_fu_37650622_p2.
DSP Report: operator mul_ln1118_1052_fu_7235_p2 is absorbed into DSP add_ln703_1574_fu_37650622_p2.
DSP Report: Generating DSP mul_ln1118_1294_fu_4470_p2, operation Mode is: A''*(B:0xcc).
DSP Report: register data_109_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1294_fu_4470_p2.
DSP Report: register data_109_V_read_1_reg_37677804_reg is absorbed into DSP mul_ln1118_1294_fu_4470_p2.
DSP Report: operator mul_ln1118_1294_fu_4470_p2 is absorbed into DSP mul_ln1118_1294_fu_4470_p2.
DSP Report: Generating DSP add_ln703_1578_fu_37650658_p2, operation Mode is: PCIN+A''*(B:0xbb).
DSP Report: register data_117_V_read_int_reg_reg is absorbed into DSP add_ln703_1578_fu_37650658_p2.
DSP Report: register data_117_V_read_1_reg_37677699_reg is absorbed into DSP add_ln703_1578_fu_37650658_p2.
DSP Report: operator add_ln703_1578_fu_37650658_p2 is absorbed into DSP add_ln703_1578_fu_37650658_p2.
DSP Report: operator mul_ln1118_1389_fu_5895_p2 is absorbed into DSP add_ln703_1578_fu_37650658_p2.
DSP Report: Generating DSP add_ln703_1578_fu_37650658_p2, operation Mode is: PCIN+A''*(B:0xc2).
DSP Report: register data_115_V_read_int_reg_reg is absorbed into DSP add_ln703_1578_fu_37650658_p2.
DSP Report: register data_115_V_read_1_reg_37677726_reg is absorbed into DSP add_ln703_1578_fu_37650658_p2.
DSP Report: operator add_ln703_1578_fu_37650658_p2 is absorbed into DSP add_ln703_1578_fu_37650658_p2.
DSP Report: operator mul_ln1118_1368_fu_6785_p2 is absorbed into DSP add_ln703_1578_fu_37650658_p2.
DSP Report: Generating DSP add_ln703_1578_fu_37650658_p2, operation Mode is: PCIN+A''*(B:0xf5).
DSP Report: register data_118_V_read_int_reg_reg is absorbed into DSP add_ln703_1578_fu_37650658_p2.
DSP Report: register data_118_V_read_1_reg_37677688_reg is absorbed into DSP add_ln703_1578_fu_37650658_p2.
DSP Report: operator add_ln703_1578_fu_37650658_p2 is absorbed into DSP add_ln703_1578_fu_37650658_p2.
DSP Report: operator mul_ln1118_1404_fu_5789_p2 is absorbed into DSP add_ln703_1578_fu_37650658_p2.
DSP Report: Generating DSP add_ln703_1578_fu_37650658_p2, operation Mode is: PCIN+A''*(B:0x85).
DSP Report: register data_111_V_read_int_reg_reg is absorbed into DSP add_ln703_1578_fu_37650658_p2.
DSP Report: register data_111_V_read_1_reg_37677777_reg is absorbed into DSP add_ln703_1578_fu_37650658_p2.
DSP Report: operator add_ln703_1578_fu_37650658_p2 is absorbed into DSP add_ln703_1578_fu_37650658_p2.
DSP Report: operator mul_ln1118_1318_fu_6341_p2 is absorbed into DSP add_ln703_1578_fu_37650658_p2.
DSP Report: Generating DSP mul_ln1118_1933_fu_4557_p2, operation Mode is: A''*(B:0x3ffd4).
DSP Report: register mul_ln1118_1933_fu_4557_p2 is absorbed into DSP mul_ln1118_1933_fu_4557_p2.
DSP Report: register mul_ln1118_1933_fu_4557_p2 is absorbed into DSP mul_ln1118_1933_fu_4557_p2.
DSP Report: operator mul_ln1118_1933_fu_4557_p2 is absorbed into DSP mul_ln1118_1933_fu_4557_p2.
DSP Report: Generating DSP mul_ln1118_1675_fu_4035_p2, operation Mode is: A''*(B:0x3ffc5).
DSP Report: register mul_ln1118_1675_fu_4035_p2 is absorbed into DSP mul_ln1118_1675_fu_4035_p2.
DSP Report: register mul_ln1118_1675_fu_4035_p2 is absorbed into DSP mul_ln1118_1675_fu_4035_p2.
DSP Report: operator mul_ln1118_1675_fu_4035_p2 is absorbed into DSP mul_ln1118_1675_fu_4035_p2.
DSP Report: Generating DSP mul_ln1118_1613_fu_6636_p2, operation Mode is: A''*(B:0x3ff54).
DSP Report: register mul_ln1118_1613_fu_6636_p2 is absorbed into DSP mul_ln1118_1613_fu_6636_p2.
DSP Report: register mul_ln1118_1613_fu_6636_p2 is absorbed into DSP mul_ln1118_1613_fu_6636_p2.
DSP Report: operator mul_ln1118_1613_fu_6636_p2 is absorbed into DSP mul_ln1118_1613_fu_6636_p2.
DSP Report: Generating DSP mul_ln1118_1600_fu_4121_p2, operation Mode is: A''*(B:0x3ff57).
DSP Report: register mul_ln1118_1600_fu_4121_p2 is absorbed into DSP mul_ln1118_1600_fu_4121_p2.
DSP Report: register mul_ln1118_1600_fu_4121_p2 is absorbed into DSP mul_ln1118_1600_fu_4121_p2.
DSP Report: operator mul_ln1118_1600_fu_4121_p2 is absorbed into DSP mul_ln1118_1600_fu_4121_p2.
DSP Report: Generating DSP mul_ln1118_1432_fu_6451_p2, operation Mode is: A''*(B:0x3b).
DSP Report: register data_121_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1432_fu_6451_p2.
DSP Report: register data_121_V_read_1_reg_37677651_reg is absorbed into DSP mul_ln1118_1432_fu_6451_p2.
DSP Report: operator mul_ln1118_1432_fu_6451_p2 is absorbed into DSP mul_ln1118_1432_fu_6451_p2.
DSP Report: Generating DSP mul_ln1118_1420_fu_6599_p2, operation Mode is: A''*(B:0x3ffe6).
DSP Report: register mul_ln1118_1420_fu_6599_p2 is absorbed into DSP mul_ln1118_1420_fu_6599_p2.
DSP Report: register mul_ln1118_1420_fu_6599_p2 is absorbed into DSP mul_ln1118_1420_fu_6599_p2.
DSP Report: operator mul_ln1118_1420_fu_6599_p2 is absorbed into DSP mul_ln1118_1420_fu_6599_p2.
DSP Report: Generating DSP add_ln703_1781_fu_37651935_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_1781_fu_37651935_p2 is absorbed into DSP add_ln703_1781_fu_37651935_p2.
DSP Report: Generating DSP mul_ln1118_1617_fu_5570_p2, operation Mode is: A''*(B:0x154).
DSP Report: register data_136_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1617_fu_5570_p2.
DSP Report: register data_136_V_read_1_reg_37677450_reg is absorbed into DSP mul_ln1118_1617_fu_5570_p2.
DSP Report: operator mul_ln1118_1617_fu_5570_p2 is absorbed into DSP mul_ln1118_1617_fu_5570_p2.
DSP Report: Generating DSP add_ln703_2869_fu_37658576_p2, operation Mode is: PCIN+A''*(B:0x103).
DSP Report: register data_115_V_read_int_reg_reg is absorbed into DSP add_ln703_2869_fu_37658576_p2.
DSP Report: register data_115_V_read_1_reg_37677726_reg is absorbed into DSP add_ln703_2869_fu_37658576_p2.
DSP Report: operator add_ln703_2869_fu_37658576_p2 is absorbed into DSP add_ln703_2869_fu_37658576_p2.
DSP Report: operator mul_ln1118_1358_fu_7647_p2 is absorbed into DSP add_ln703_2869_fu_37658576_p2.
DSP Report: Generating DSP mul_ln1118_1742_fu_6196_p2, operation Mode is: A''*(B:0x3febc).
DSP Report: register mul_ln1118_1742_fu_6196_p2 is absorbed into DSP mul_ln1118_1742_fu_6196_p2.
DSP Report: register mul_ln1118_1742_fu_6196_p2 is absorbed into DSP mul_ln1118_1742_fu_6196_p2.
DSP Report: operator mul_ln1118_1742_fu_6196_p2 is absorbed into DSP mul_ln1118_1742_fu_6196_p2.
DSP Report: Generating DSP mul_ln1118_1870_fu_5576_p2, operation Mode is: A''*(B:0x12a).
DSP Report: register data_157_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1870_fu_5576_p2.
DSP Report: register data_157_V_read_1_reg_37677160_reg is absorbed into DSP mul_ln1118_1870_fu_5576_p2.
DSP Report: operator mul_ln1118_1870_fu_5576_p2 is absorbed into DSP mul_ln1118_1870_fu_5576_p2.
DSP Report: Generating DSP add_ln703_2873_fu_37658608_p2, operation Mode is: PCIN+A''*(B:0x199).
DSP Report: register data_142_V_read_int_reg_reg is absorbed into DSP add_ln703_2873_fu_37658608_p2.
DSP Report: register data_142_V_read_1_reg_37677369_reg is absorbed into DSP add_ln703_2873_fu_37658608_p2.
DSP Report: operator add_ln703_2873_fu_37658608_p2 is absorbed into DSP add_ln703_2873_fu_37658608_p2.
DSP Report: operator mul_ln1118_1688_fu_4205_p2 is absorbed into DSP add_ln703_2873_fu_37658608_p2.
DSP Report: Generating DSP mul_ln1118_2009_fu_4469_p2, operation Mode is: A''*(B:0x176).
DSP Report: register data_169_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2009_fu_4469_p2.
DSP Report: register data_169_V_read_1_reg_37677004_reg is absorbed into DSP mul_ln1118_2009_fu_4469_p2.
DSP Report: operator mul_ln1118_2009_fu_4469_p2 is absorbed into DSP mul_ln1118_2009_fu_4469_p2.
DSP Report: Generating DSP add_ln703_2872_fu_37658598_p2, operation Mode is: PCIN+A''*(B:0x14b).
DSP Report: register data_172_V_read_int_reg_reg is absorbed into DSP add_ln703_2872_fu_37658598_p2.
DSP Report: register data_172_V_read_1_reg_37676971_reg is absorbed into DSP add_ln703_2872_fu_37658598_p2.
DSP Report: operator add_ln703_2872_fu_37658598_p2 is absorbed into DSP add_ln703_2872_fu_37658598_p2.
DSP Report: operator mul_ln1118_2048_fu_4353_p2 is absorbed into DSP add_ln703_2872_fu_37658598_p2.
DSP Report: Generating DSP add_ln703_2872_fu_37658598_p2, operation Mode is: PCIN+A''*(B:0x135).
DSP Report: register data_175_V_read_int_reg_reg is absorbed into DSP add_ln703_2872_fu_37658598_p2.
DSP Report: register data_175_V_read_1_reg_37676940_reg is absorbed into DSP add_ln703_2872_fu_37658598_p2.
DSP Report: operator add_ln703_2872_fu_37658598_p2 is absorbed into DSP add_ln703_2872_fu_37658598_p2.
DSP Report: operator mul_ln1118_2092_fu_7338_p2 is absorbed into DSP add_ln703_2872_fu_37658598_p2.
DSP Report: Generating DSP mul_ln1118_1681_fu_4198_p2, operation Mode is: A''*(B:0x77).
DSP Report: register data_141_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1681_fu_4198_p2.
DSP Report: register data_141_V_read_1_reg_37677380_reg is absorbed into DSP mul_ln1118_1681_fu_4198_p2.
DSP Report: operator mul_ln1118_1681_fu_4198_p2 is absorbed into DSP mul_ln1118_1681_fu_4198_p2.
DSP Report: Generating DSP add_ln703_3531_fu_37662882_p2, operation Mode is: PCIN+A''*(B:0x43).
DSP Report: register data_143_V_read_int_reg_reg is absorbed into DSP add_ln703_3531_fu_37662882_p2.
DSP Report: register data_143_V_read_1_reg_37677354_reg is absorbed into DSP add_ln703_3531_fu_37662882_p2.
DSP Report: operator add_ln703_3531_fu_37662882_p2 is absorbed into DSP add_ln703_3531_fu_37662882_p2.
DSP Report: operator mul_ln1118_1708_fu_6846_p2 is absorbed into DSP add_ln703_3531_fu_37662882_p2.
DSP Report: Generating DSP add_ln703_3531_reg_37683300_reg, operation Mode is: PCIN+A''*(B:0x6c).
DSP Report: register data_152_V_read_int_reg_reg is absorbed into DSP add_ln703_3531_reg_37683300_reg.
DSP Report: register data_152_V_read_1_reg_37677230_reg is absorbed into DSP add_ln703_3531_reg_37683300_reg.
DSP Report: register add_ln703_3531_reg_37683300_reg is absorbed into DSP add_ln703_3531_reg_37683300_reg.
DSP Report: operator add_ln703_3531_fu_37662882_p2 is absorbed into DSP add_ln703_3531_reg_37683300_reg.
DSP Report: operator mul_ln1118_1817_fu_5694_p2 is absorbed into DSP add_ln703_3531_reg_37683300_reg.
DSP Report: Generating DSP mul_ln1118_1719_fu_4239_p2, operation Mode is: A''*(B:0x3ff8c).
DSP Report: register mul_ln1118_1719_fu_4239_p2 is absorbed into DSP mul_ln1118_1719_fu_4239_p2.
DSP Report: register mul_ln1118_1719_fu_4239_p2 is absorbed into DSP mul_ln1118_1719_fu_4239_p2.
DSP Report: operator mul_ln1118_1719_fu_4239_p2 is absorbed into DSP mul_ln1118_1719_fu_4239_p2.
DSP Report: Generating DSP mul_ln1118_1634_fu_4805_p2, operation Mode is: A''*(B:0x3ffad).
DSP Report: register mul_ln1118_1634_fu_4805_p2 is absorbed into DSP mul_ln1118_1634_fu_4805_p2.
DSP Report: register mul_ln1118_1634_fu_4805_p2 is absorbed into DSP mul_ln1118_1634_fu_4805_p2.
DSP Report: operator mul_ln1118_1634_fu_4805_p2 is absorbed into DSP mul_ln1118_1634_fu_4805_p2.
DSP Report: Generating DSP mul_ln1118_1942_fu_4566_p2, operation Mode is: A''*(B:0x3ffa9).
DSP Report: register mul_ln1118_1942_fu_4566_p2 is absorbed into DSP mul_ln1118_1942_fu_4566_p2.
DSP Report: register mul_ln1118_1942_fu_4566_p2 is absorbed into DSP mul_ln1118_1942_fu_4566_p2.
DSP Report: operator mul_ln1118_1942_fu_4566_p2 is absorbed into DSP mul_ln1118_1942_fu_4566_p2.
DSP Report: Generating DSP mul_ln1118_1905_fu_6044_p2, operation Mode is: A''*(B:0x3ff8f).
DSP Report: register mul_ln1118_1905_fu_6044_p2 is absorbed into DSP mul_ln1118_1905_fu_6044_p2.
DSP Report: register mul_ln1118_1905_fu_6044_p2 is absorbed into DSP mul_ln1118_1905_fu_6044_p2.
DSP Report: operator mul_ln1118_1905_fu_6044_p2 is absorbed into DSP mul_ln1118_1905_fu_6044_p2.
DSP Report: Generating DSP mul_ln1118_1848_fu_5724_p2, operation Mode is: A''*(B:0x3ffb4).
DSP Report: register mul_ln1118_1848_fu_5724_p2 is absorbed into DSP mul_ln1118_1848_fu_5724_p2.
DSP Report: register mul_ln1118_1848_fu_5724_p2 is absorbed into DSP mul_ln1118_1848_fu_5724_p2.
DSP Report: operator mul_ln1118_1848_fu_5724_p2 is absorbed into DSP mul_ln1118_1848_fu_5724_p2.
DSP Report: Generating DSP mul_ln1118_1563_fu_6587_p2, operation Mode is: A''*(B:0x3ff86).
DSP Report: register mul_ln1118_1563_fu_6587_p2 is absorbed into DSP mul_ln1118_1563_fu_6587_p2.
DSP Report: register mul_ln1118_1563_fu_6587_p2 is absorbed into DSP mul_ln1118_1563_fu_6587_p2.
DSP Report: operator mul_ln1118_1563_fu_6587_p2 is absorbed into DSP mul_ln1118_1563_fu_6587_p2.
DSP Report: Generating DSP mul_ln1118_1382_fu_3793_p2, operation Mode is: A''*(B:0x3ffb9).
DSP Report: register mul_ln1118_1382_fu_3793_p2 is absorbed into DSP mul_ln1118_1382_fu_3793_p2.
DSP Report: register mul_ln1118_1382_fu_3793_p2 is absorbed into DSP mul_ln1118_1382_fu_3793_p2.
DSP Report: operator mul_ln1118_1382_fu_3793_p2 is absorbed into DSP mul_ln1118_1382_fu_3793_p2.
DSP Report: Generating DSP mul_ln1118_2241_fu_6998_p2, operation Mode is: A''*(B:0xb6).
DSP Report: register data_187_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2241_fu_6998_p2.
DSP Report: register data_187_V_read_1_reg_37676777_reg is absorbed into DSP mul_ln1118_2241_fu_6998_p2.
DSP Report: operator mul_ln1118_2241_fu_6998_p2 is absorbed into DSP mul_ln1118_2241_fu_6998_p2.
DSP Report: Generating DSP mul_ln1118_1374_fu_5194_p2, operation Mode is: A''*(B:0x3ffb2).
DSP Report: register mul_ln1118_1374_fu_5194_p2 is absorbed into DSP mul_ln1118_1374_fu_5194_p2.
DSP Report: register mul_ln1118_1374_fu_5194_p2 is absorbed into DSP mul_ln1118_1374_fu_5194_p2.
DSP Report: operator mul_ln1118_1374_fu_5194_p2 is absorbed into DSP mul_ln1118_1374_fu_5194_p2.
DSP Report: Generating DSP mul_ln1118_1360_fu_7649_p2, operation Mode is: A''*(B:0x3ff97).
DSP Report: register mul_ln1118_1360_fu_7649_p2 is absorbed into DSP mul_ln1118_1360_fu_7649_p2.
DSP Report: register mul_ln1118_1360_fu_7649_p2 is absorbed into DSP mul_ln1118_1360_fu_7649_p2.
DSP Report: operator mul_ln1118_1360_fu_7649_p2 is absorbed into DSP mul_ln1118_1360_fu_7649_p2.
DSP Report: Generating DSP add_ln703_2346_fu_37655352_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_2346_fu_37655352_p2 is absorbed into DSP add_ln703_2346_fu_37655352_p2.
DSP Report: Generating DSP mul_ln1118_1628_fu_5177_p2, operation Mode is: A''*(B:0x3ffd2).
DSP Report: register mul_ln1118_1628_fu_5177_p2 is absorbed into DSP mul_ln1118_1628_fu_5177_p2.
DSP Report: register mul_ln1118_1628_fu_5177_p2 is absorbed into DSP mul_ln1118_1628_fu_5177_p2.
DSP Report: operator mul_ln1118_1628_fu_5177_p2 is absorbed into DSP mul_ln1118_1628_fu_5177_p2.
DSP Report: Generating DSP mul_ln1118_1638_fu_5548_p2, operation Mode is: A''*(B:0x3ffcc).
DSP Report: register mul_ln1118_1638_fu_5548_p2 is absorbed into DSP mul_ln1118_1638_fu_5548_p2.
DSP Report: register mul_ln1118_1638_fu_5548_p2 is absorbed into DSP mul_ln1118_1638_fu_5548_p2.
DSP Report: operator mul_ln1118_1638_fu_5548_p2 is absorbed into DSP mul_ln1118_1638_fu_5548_p2.
DSP Report: Generating DSP mul_ln1118_1723_fu_6861_p2, operation Mode is: A''*(B:0x3ffd4).
DSP Report: register mul_ln1118_1723_fu_6861_p2 is absorbed into DSP mul_ln1118_1723_fu_6861_p2.
DSP Report: register mul_ln1118_1723_fu_6861_p2 is absorbed into DSP mul_ln1118_1723_fu_6861_p2.
DSP Report: operator mul_ln1118_1723_fu_6861_p2 is absorbed into DSP mul_ln1118_1723_fu_6861_p2.
DSP Report: Generating DSP mul_ln1118_1652_fu_7611_p2, operation Mode is: A''*(B:0x3fe0d).
DSP Report: register mul_ln1118_1652_fu_7611_p2 is absorbed into DSP mul_ln1118_1652_fu_7611_p2.
DSP Report: register mul_ln1118_1652_fu_7611_p2 is absorbed into DSP mul_ln1118_1652_fu_7611_p2.
DSP Report: operator mul_ln1118_1652_fu_7611_p2 is absorbed into DSP mul_ln1118_1652_fu_7611_p2.
DSP Report: Generating DSP mul_ln1118_1910_fu_6160_p2, operation Mode is: A''*(B:0x3fe26).
DSP Report: register mul_ln1118_1910_fu_6160_p2 is absorbed into DSP mul_ln1118_1910_fu_6160_p2.
DSP Report: register mul_ln1118_1910_fu_6160_p2 is absorbed into DSP mul_ln1118_1910_fu_6160_p2.
DSP Report: operator mul_ln1118_1910_fu_6160_p2 is absorbed into DSP mul_ln1118_1910_fu_6160_p2.
DSP Report: Generating DSP mul_ln1118_1871_fu_7116_p2, operation Mode is: A''*(B:0x3fe3b).
DSP Report: register mul_ln1118_1871_fu_7116_p2 is absorbed into DSP mul_ln1118_1871_fu_7116_p2.
DSP Report: register mul_ln1118_1871_fu_7116_p2 is absorbed into DSP mul_ln1118_1871_fu_7116_p2.
DSP Report: operator mul_ln1118_1871_fu_7116_p2 is absorbed into DSP mul_ln1118_1871_fu_7116_p2.
DSP Report: Generating DSP mul_ln1118_1800_fu_3931_p2, operation Mode is: A''*(B:0x3fe2f).
DSP Report: register mul_ln1118_1800_fu_3931_p2 is absorbed into DSP mul_ln1118_1800_fu_3931_p2.
DSP Report: register mul_ln1118_1800_fu_3931_p2 is absorbed into DSP mul_ln1118_1800_fu_3931_p2.
DSP Report: operator mul_ln1118_1800_fu_3931_p2 is absorbed into DSP mul_ln1118_1800_fu_3931_p2.
DSP Report: Generating DSP mul_ln1118_2168_fu_6721_p2, operation Mode is: A''*(B:0x3fe6f).
DSP Report: register mul_ln1118_2168_fu_6721_p2 is absorbed into DSP mul_ln1118_2168_fu_6721_p2.
DSP Report: register mul_ln1118_2168_fu_6721_p2 is absorbed into DSP mul_ln1118_2168_fu_6721_p2.
DSP Report: operator mul_ln1118_2168_fu_6721_p2 is absorbed into DSP mul_ln1118_2168_fu_6721_p2.
DSP Report: Generating DSP mul_ln1118_2771_fu_4686_p2, operation Mode is: A''*(B:0x3feab).
DSP Report: register mul_ln1118_2771_fu_4686_p2 is absorbed into DSP mul_ln1118_2771_fu_4686_p2.
DSP Report: register mul_ln1118_2771_fu_4686_p2 is absorbed into DSP mul_ln1118_2771_fu_4686_p2.
DSP Report: operator mul_ln1118_2771_fu_4686_p2 is absorbed into DSP mul_ln1118_2771_fu_4686_p2.
DSP Report: Generating DSP mul_ln1118_2783_fu_5093_p2, operation Mode is: A2*(B:0x3feac).
DSP Report: register mul_ln1118_2783_fu_5093_p2 is absorbed into DSP mul_ln1118_2783_fu_5093_p2.
DSP Report: operator mul_ln1118_2783_fu_5093_p2 is absorbed into DSP mul_ln1118_2783_fu_5093_p2.
DSP Report: Generating DSP add_ln703_3059_fu_37609645_p2, operation Mode is: C+A2*(B:0x130).
DSP Report: register data_91_V_read_int_reg_reg is absorbed into DSP add_ln703_3059_fu_37609645_p2.
DSP Report: operator add_ln703_3059_fu_37609645_p2 is absorbed into DSP add_ln703_3059_fu_37609645_p2.
DSP Report: operator mul_ln1118_1077_fu_6615_p2 is absorbed into DSP add_ln703_3059_fu_37609645_p2.
DSP Report: Generating DSP mul_ln1118_2503_fu_3829_p2, operation Mode is: A''*(B:0x3fedb).
DSP Report: register mul_ln1118_2503_fu_3829_p2 is absorbed into DSP mul_ln1118_2503_fu_3829_p2.
DSP Report: register mul_ln1118_2503_fu_3829_p2 is absorbed into DSP mul_ln1118_2503_fu_3829_p2.
DSP Report: operator mul_ln1118_2503_fu_3829_p2 is absorbed into DSP mul_ln1118_2503_fu_3829_p2.
DSP Report: Generating DSP mul_ln1118_2569_fu_6810_p2, operation Mode is: A''*(B:0x3fec5).
DSP Report: register mul_ln1118_2569_fu_6810_p2 is absorbed into DSP mul_ln1118_2569_fu_6810_p2.
DSP Report: register mul_ln1118_2569_fu_6810_p2 is absorbed into DSP mul_ln1118_2569_fu_6810_p2.
DSP Report: operator mul_ln1118_2569_fu_6810_p2 is absorbed into DSP mul_ln1118_2569_fu_6810_p2.
DSP Report: Generating DSP mul_ln1118_2143_fu_3911_p2, operation Mode is: A''*(B:0x3febb).
DSP Report: register mul_ln1118_2143_fu_3911_p2 is absorbed into DSP mul_ln1118_2143_fu_3911_p2.
DSP Report: register mul_ln1118_2143_fu_3911_p2 is absorbed into DSP mul_ln1118_2143_fu_3911_p2.
DSP Report: operator mul_ln1118_2143_fu_3911_p2 is absorbed into DSP mul_ln1118_2143_fu_3911_p2.
DSP Report: Generating DSP mul_ln1118_1920_fu_7483_p2, operation Mode is: A''*(B:0x3fee3).
DSP Report: register mul_ln1118_1920_fu_7483_p2 is absorbed into DSP mul_ln1118_1920_fu_7483_p2.
DSP Report: register mul_ln1118_1920_fu_7483_p2 is absorbed into DSP mul_ln1118_1920_fu_7483_p2.
DSP Report: operator mul_ln1118_1920_fu_7483_p2 is absorbed into DSP mul_ln1118_1920_fu_7483_p2.
DSP Report: Generating DSP mul_ln1118_2079_fu_6067_p2, operation Mode is: A''*(B:0x3fea9).
DSP Report: register mul_ln1118_2079_fu_6067_p2 is absorbed into DSP mul_ln1118_2079_fu_6067_p2.
DSP Report: register mul_ln1118_2079_fu_6067_p2 is absorbed into DSP mul_ln1118_2079_fu_6067_p2.
DSP Report: operator mul_ln1118_2079_fu_6067_p2 is absorbed into DSP mul_ln1118_2079_fu_6067_p2.
DSP Report: Generating DSP add_ln703_3652_fu_37663596_p2, operation Mode is: C+A''*(B:0x18c).
DSP Report: register data_172_V_read_int_reg_reg is absorbed into DSP add_ln703_3652_fu_37663596_p2.
DSP Report: register data_172_V_read_1_reg_37676971_reg is absorbed into DSP add_ln703_3652_fu_37663596_p2.
DSP Report: operator add_ln703_3652_fu_37663596_p2 is absorbed into DSP add_ln703_3652_fu_37663596_p2.
DSP Report: operator mul_ln1118_2057_fu_7302_p2 is absorbed into DSP add_ln703_3652_fu_37663596_p2.
DSP Report: Generating DSP mul_ln1118_2101_fu_7347_p2, operation Mode is: A''*(B:0x184).
DSP Report: register data_175_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2101_fu_7347_p2.
DSP Report: register data_175_V_read_1_reg_37676940_reg is absorbed into DSP mul_ln1118_2101_fu_7347_p2.
DSP Report: operator mul_ln1118_2101_fu_7347_p2 is absorbed into DSP mul_ln1118_2101_fu_7347_p2.
DSP Report: Generating DSP add_ln703_3651_fu_37663586_p2, operation Mode is: PCIN+A''*(B:0x10c).
DSP Report: register data_184_V_read_int_reg_reg is absorbed into DSP add_ln703_3651_fu_37663586_p2.
DSP Report: register data_184_V_read_1_reg_37676819_reg is absorbed into DSP add_ln703_3651_fu_37663586_p2.
DSP Report: operator add_ln703_3651_fu_37663586_p2 is absorbed into DSP add_ln703_3651_fu_37663586_p2.
DSP Report: operator mul_ln1118_2211_fu_4948_p2 is absorbed into DSP add_ln703_3651_fu_37663586_p2.
DSP Report: Generating DSP add_ln703_3651_fu_37663586_p2, operation Mode is: PCIN+A''*(B:0x126).
DSP Report: register data_190_V_read_int_reg_reg is absorbed into DSP add_ln703_3651_fu_37663586_p2.
DSP Report: register data_190_V_read_1_reg_37676741_reg is absorbed into DSP add_ln703_3651_fu_37663586_p2.
DSP Report: operator add_ln703_3651_fu_37663586_p2 is absorbed into DSP add_ln703_3651_fu_37663586_p2.
DSP Report: operator mul_ln1118_2282_fu_5699_p2 is absorbed into DSP add_ln703_3651_fu_37663586_p2.
DSP Report: Generating DSP mul_ln1118_1416_fu_6941_p2, operation Mode is: A''*(B:0x3fe05).
DSP Report: register mul_ln1118_1416_fu_6941_p2 is absorbed into DSP mul_ln1118_1416_fu_6941_p2.
DSP Report: register mul_ln1118_1416_fu_6941_p2 is absorbed into DSP mul_ln1118_1416_fu_6941_p2.
DSP Report: operator mul_ln1118_1416_fu_6941_p2 is absorbed into DSP mul_ln1118_1416_fu_6941_p2.
DSP Report: Generating DSP mul_ln1118_1683_fu_6820_p2, operation Mode is: A''*(B:0x3fea4).
DSP Report: register mul_ln1118_1683_fu_6820_p2 is absorbed into DSP mul_ln1118_1683_fu_6820_p2.
DSP Report: register mul_ln1118_1683_fu_6820_p2 is absorbed into DSP mul_ln1118_1683_fu_6820_p2.
DSP Report: operator mul_ln1118_1683_fu_6820_p2 is absorbed into DSP mul_ln1118_1683_fu_6820_p2.
DSP Report: Generating DSP mul_ln1118_1292_fu_4639_p2, operation Mode is: A''*(B:0x105).
DSP Report: register data_109_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1292_fu_4639_p2.
DSP Report: register data_109_V_read_1_reg_37677804_reg is absorbed into DSP mul_ln1118_1292_fu_4639_p2.
DSP Report: operator mul_ln1118_1292_fu_4639_p2 is absorbed into DSP mul_ln1118_1292_fu_4639_p2.
DSP Report: Generating DSP add_ln703_3640_fu_37663522_p2, operation Mode is: PCIN+A''*(B:0x127).
DSP Report: register data_133_V_read_int_reg_reg is absorbed into DSP add_ln703_3640_fu_37663522_p2.
DSP Report: register data_133_V_read_1_reg_37677489_reg is absorbed into DSP add_ln703_3640_fu_37663522_p2.
DSP Report: operator add_ln703_3640_fu_37663522_p2 is absorbed into DSP add_ln703_3640_fu_37663522_p2.
DSP Report: operator mul_ln1118_1588_fu_6611_p2 is absorbed into DSP add_ln703_3640_fu_37663522_p2.
DSP Report: Generating DSP mul_ln1118_1659_fu_5388_p2, operation Mode is: A''*(B:0x132).
DSP Report: register data_139_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1659_fu_5388_p2.
DSP Report: register data_139_V_read_1_reg_37677408_reg is absorbed into DSP mul_ln1118_1659_fu_5388_p2.
DSP Report: operator mul_ln1118_1659_fu_5388_p2 is absorbed into DSP mul_ln1118_1659_fu_5388_p2.
DSP Report: Generating DSP add_ln703_3646_fu_37663564_p2, operation Mode is: PCIN+A''*(B:0x125).
DSP Report: register data_136_V_read_int_reg_reg is absorbed into DSP add_ln703_3646_fu_37663564_p2.
DSP Report: register data_136_V_read_1_reg_37677450_reg is absorbed into DSP add_ln703_3646_fu_37663564_p2.
DSP Report: operator add_ln703_3646_fu_37663564_p2 is absorbed into DSP add_ln703_3646_fu_37663564_p2.
DSP Report: operator mul_ln1118_1626_fu_6424_p2 is absorbed into DSP add_ln703_3646_fu_37663564_p2.
DSP Report: Generating DSP mul_ln1118_1696_fu_4214_p2, operation Mode is: A''*(B:0x130).
DSP Report: register data_142_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1696_fu_4214_p2.
DSP Report: register data_142_V_read_1_reg_37677369_reg is absorbed into DSP mul_ln1118_1696_fu_4214_p2.
DSP Report: operator mul_ln1118_1696_fu_4214_p2 is absorbed into DSP mul_ln1118_1696_fu_4214_p2.
DSP Report: Generating DSP add_ln703_3645_fu_37663554_p2, operation Mode is: PCIN+A''*(B:0x13d).
DSP Report: register data_148_V_read_int_reg_reg is absorbed into DSP add_ln703_3645_fu_37663554_p2.
DSP Report: register data_148_V_read_1_reg_37677292_reg is absorbed into DSP add_ln703_3645_fu_37663554_p2.
DSP Report: operator add_ln703_3645_fu_37663554_p2 is absorbed into DSP add_ln703_3645_fu_37663554_p2.
DSP Report: operator mul_ln1118_1771_fu_7389_p2 is absorbed into DSP add_ln703_3645_fu_37663554_p2.
DSP Report: Generating DSP add_ln703_3645_fu_37663554_p2, operation Mode is: PCIN+A''*(B:0x17e).
DSP Report: register data_157_V_read_int_reg_reg is absorbed into DSP add_ln703_3645_fu_37663554_p2.
DSP Report: register data_157_V_read_1_reg_37677160_reg is absorbed into DSP add_ln703_3645_fu_37663554_p2.
DSP Report: operator add_ln703_3645_fu_37663554_p2 is absorbed into DSP add_ln703_3645_fu_37663554_p2.
DSP Report: operator mul_ln1118_1877_fu_6605_p2 is absorbed into DSP add_ln703_3645_fu_37663554_p2.
DSP Report: Generating DSP mul_ln1118_2103_fu_6092_p2, operation Mode is: A''*(B:0xcf).
DSP Report: register data_175_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2103_fu_6092_p2.
DSP Report: register data_175_V_read_1_reg_37676940_reg is absorbed into DSP mul_ln1118_2103_fu_6092_p2.
DSP Report: operator mul_ln1118_2103_fu_6092_p2 is absorbed into DSP mul_ln1118_2103_fu_6092_p2.
DSP Report: Generating DSP add_ln703_3934_fu_37665441_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_3934_fu_37665441_p2 is absorbed into DSP add_ln703_3934_fu_37665441_p2.
DSP Report: register add_ln703_3934_fu_37665441_p2 is absorbed into DSP add_ln703_3934_fu_37665441_p2.
DSP Report: register data_169_V_read_1_reg_37677004_reg is absorbed into DSP add_ln703_3934_fu_37665441_p2.
DSP Report: register add_ln703_3934_fu_37665441_p2 is absorbed into DSP add_ln703_3934_fu_37665441_p2.
DSP Report: register add_ln703_3934_fu_37665441_p2 is absorbed into DSP add_ln703_3934_fu_37665441_p2.
DSP Report: operator add_ln703_3934_fu_37665441_p2 is absorbed into DSP add_ln703_3934_fu_37665441_p2.
DSP Report: Generating DSP mul_ln1118_1876_fu_3992_p2, operation Mode is: A''*(B:0x3ffb3).
DSP Report: register mul_ln1118_1876_fu_3992_p2 is absorbed into DSP mul_ln1118_1876_fu_3992_p2.
DSP Report: register mul_ln1118_1876_fu_3992_p2 is absorbed into DSP mul_ln1118_1876_fu_3992_p2.
DSP Report: operator mul_ln1118_1876_fu_3992_p2 is absorbed into DSP mul_ln1118_1876_fu_3992_p2.
DSP Report: Generating DSP mul_ln1118_1598_fu_6621_p2, operation Mode is: A''*(B:0x3ffab).
DSP Report: register mul_ln1118_1598_fu_6621_p2 is absorbed into DSP mul_ln1118_1598_fu_6621_p2.
DSP Report: register mul_ln1118_1598_fu_6621_p2 is absorbed into DSP mul_ln1118_1598_fu_6621_p2.
DSP Report: operator mul_ln1118_1598_fu_6621_p2 is absorbed into DSP mul_ln1118_1598_fu_6621_p2.
DSP Report: Generating DSP mul_ln1118_1914_fu_4675_p2, operation Mode is: A''*(B:0x3ffa9).
DSP Report: register mul_ln1118_1914_fu_4675_p2 is absorbed into DSP mul_ln1118_1914_fu_4675_p2.
DSP Report: register mul_ln1118_1914_fu_4675_p2 is absorbed into DSP mul_ln1118_1914_fu_4675_p2.
DSP Report: operator mul_ln1118_1914_fu_4675_p2 is absorbed into DSP mul_ln1118_1914_fu_4675_p2.
DSP Report: Generating DSP mul_ln1118_1693_fu_5573_p2, operation Mode is: A''*(B:0x174).
DSP Report: register data_142_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1693_fu_5573_p2.
DSP Report: register data_142_V_read_1_reg_37677369_reg is absorbed into DSP mul_ln1118_1693_fu_5573_p2.
DSP Report: operator mul_ln1118_1693_fu_5573_p2 is absorbed into DSP mul_ln1118_1693_fu_5573_p2.
DSP Report: Generating DSP add_ln703_2136_fu_37654102_p2, operation Mode is: PCIN+A''*(B:0x107).
DSP Report: register data_145_V_read_int_reg_reg is absorbed into DSP add_ln703_2136_fu_37654102_p2.
DSP Report: register data_145_V_read_1_reg_37677333_reg is absorbed into DSP add_ln703_2136_fu_37654102_p2.
DSP Report: operator add_ln703_2136_fu_37654102_p2 is absorbed into DSP add_ln703_2136_fu_37654102_p2.
DSP Report: operator mul_ln1118_1733_fu_6871_p2 is absorbed into DSP add_ln703_2136_fu_37654102_p2.
DSP Report: Generating DSP add_ln703_2136_fu_37654102_p2, operation Mode is: PCIN+A''*(B:0x137).
DSP Report: register data_169_V_read_int_reg_reg is absorbed into DSP add_ln703_2136_fu_37654102_p2.
DSP Report: register data_169_V_read_1_reg_37677004_reg is absorbed into DSP add_ln703_2136_fu_37654102_p2.
DSP Report: operator add_ln703_2136_fu_37654102_p2 is absorbed into DSP add_ln703_2136_fu_37654102_p2.
DSP Report: operator mul_ln1118_2012_fu_6921_p2 is absorbed into DSP add_ln703_2136_fu_37654102_p2.
DSP Report: Generating DSP mul_ln1118_1290_fu_5883_p2, operation Mode is: A''*(B:0x125).
DSP Report: register data_109_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1290_fu_5883_p2.
DSP Report: register data_109_V_read_1_reg_37677804_reg is absorbed into DSP mul_ln1118_1290_fu_5883_p2.
DSP Report: operator mul_ln1118_1290_fu_5883_p2 is absorbed into DSP mul_ln1118_1290_fu_5883_p2.
DSP Report: Generating DSP add_ln703_2134_fu_37654086_p2, operation Mode is: PCIN+A''*(B:0x182).
DSP Report: register data_124_V_read_int_reg_reg is absorbed into DSP add_ln703_2134_fu_37654086_p2.
DSP Report: register data_124_V_read_1_reg_37677612_reg is absorbed into DSP add_ln703_2134_fu_37654086_p2.
DSP Report: operator add_ln703_2134_fu_37654086_p2 is absorbed into DSP add_ln703_2134_fu_37654086_p2.
DSP Report: operator mul_ln1118_1475_fu_5250_p2 is absorbed into DSP add_ln703_2134_fu_37654086_p2.
DSP Report: Generating DSP add_ln703_2134_fu_37654086_p2, operation Mode is: PCIN+A''*(B:0x183).
DSP Report: register data_121_V_read_int_reg_reg is absorbed into DSP add_ln703_2134_fu_37654086_p2.
DSP Report: register data_121_V_read_1_reg_37677651_reg is absorbed into DSP add_ln703_2134_fu_37654086_p2.
DSP Report: operator add_ln703_2134_fu_37654086_p2 is absorbed into DSP add_ln703_2134_fu_37654086_p2.
DSP Report: operator mul_ln1118_1439_fu_5213_p2 is absorbed into DSP add_ln703_2134_fu_37654086_p2.
DSP Report: Generating DSP add_ln703_2134_fu_37654086_p2, operation Mode is: PCIN+A''*(B:0x125).
DSP Report: register data_127_V_read_int_reg_reg is absorbed into DSP add_ln703_2134_fu_37654086_p2.
DSP Report: register data_127_V_read_1_reg_37677572_reg is absorbed into DSP add_ln703_2134_fu_37654086_p2.
DSP Report: operator add_ln703_2134_fu_37654086_p2 is absorbed into DSP add_ln703_2134_fu_37654086_p2.
DSP Report: operator mul_ln1118_1515_fu_4786_p2 is absorbed into DSP add_ln703_2134_fu_37654086_p2.
DSP Report: Generating DSP add_ln703_2134_fu_37654086_p2, operation Mode is: PCIN+A''*(B:0x119).
DSP Report: register data_112_V_read_int_reg_reg is absorbed into DSP add_ln703_2134_fu_37654086_p2.
DSP Report: register data_112_V_read_1_reg_37677765_reg is absorbed into DSP add_ln703_2134_fu_37654086_p2.
DSP Report: operator add_ln703_2134_fu_37654086_p2 is absorbed into DSP add_ln703_2134_fu_37654086_p2.
DSP Report: operator mul_ln1118_1327_fu_5101_p2 is absorbed into DSP add_ln703_2134_fu_37654086_p2.
DSP Report: Generating DSP mul_ln1118_2098_fu_7344_p2, operation Mode is: A''*(B:0x12b).
DSP Report: register data_175_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2098_fu_7344_p2.
DSP Report: register data_175_V_read_1_reg_37676940_reg is absorbed into DSP mul_ln1118_2098_fu_7344_p2.
DSP Report: operator mul_ln1118_2098_fu_7344_p2 is absorbed into DSP mul_ln1118_2098_fu_7344_p2.
DSP Report: Generating DSP add_ln703_2138_fu_37654118_p2, operation Mode is: PCIN+A''*(B:0x135).
DSP Report: register data_181_V_read_int_reg_reg is absorbed into DSP add_ln703_2138_fu_37654118_p2.
DSP Report: register data_181_V_read_1_reg_37676858_reg is absorbed into DSP add_ln703_2138_fu_37654118_p2.
DSP Report: operator add_ln703_2138_fu_37654118_p2 is absorbed into DSP add_ln703_2138_fu_37654118_p2.
DSP Report: operator mul_ln1118_2173_fu_6836_p2 is absorbed into DSP add_ln703_2138_fu_37654118_p2.
DSP Report: Generating DSP add_ln703_2138_fu_37654118_p2, operation Mode is: PCIN+A''*(B:0x119).
DSP Report: register data_184_V_read_int_reg_reg is absorbed into DSP add_ln703_2138_fu_37654118_p2.
DSP Report: register data_184_V_read_1_reg_37676819_reg is absorbed into DSP add_ln703_2138_fu_37654118_p2.
DSP Report: operator add_ln703_2138_fu_37654118_p2 is absorbed into DSP add_ln703_2138_fu_37654118_p2.
DSP Report: operator mul_ln1118_2210_fu_7571_p2 is absorbed into DSP add_ln703_2138_fu_37654118_p2.
DSP Report: Generating DSP mul_ln1118_1697_fu_4215_p2, operation Mode is: A''*(B:0x1c3).
DSP Report: register data_142_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1697_fu_4215_p2.
DSP Report: register data_142_V_read_1_reg_37677369_reg is absorbed into DSP mul_ln1118_1697_fu_4215_p2.
DSP Report: operator mul_ln1118_1697_fu_4215_p2 is absorbed into DSP mul_ln1118_1697_fu_4215_p2.
DSP Report: Generating DSP add_ln703_3802_fu_37664595_p2, operation Mode is: PCIN+A''*(B:0x17c).
DSP Report: register data_145_V_read_int_reg_reg is absorbed into DSP add_ln703_3802_fu_37664595_p2.
DSP Report: register data_145_V_read_1_reg_37677333_reg is absorbed into DSP add_ln703_3802_fu_37664595_p2.
DSP Report: operator add_ln703_3802_fu_37664595_p2 is absorbed into DSP add_ln703_3802_fu_37664595_p2.
DSP Report: operator mul_ln1118_1737_fu_4368_p2 is absorbed into DSP add_ln703_3802_fu_37664595_p2.
DSP Report: Generating DSP add_ln703_3802_reg_37683585_reg, operation Mode is: PCIN+A''*(B:0x161).
DSP Report: register data_148_V_read_int_reg_reg is absorbed into DSP add_ln703_3802_reg_37683585_reg.
DSP Report: register data_148_V_read_1_reg_37677292_reg is absorbed into DSP add_ln703_3802_reg_37683585_reg.
DSP Report: register add_ln703_3802_reg_37683585_reg is absorbed into DSP add_ln703_3802_reg_37683585_reg.
DSP Report: operator add_ln703_3802_fu_37664595_p2 is absorbed into DSP add_ln703_3802_reg_37683585_reg.
DSP Report: operator mul_ln1118_1772_fu_5677_p2 is absorbed into DSP add_ln703_3802_reg_37683585_reg.
DSP Report: Generating DSP mul_ln1118_1983_fu_5856_p2, operation Mode is: A''*(B:0x139).
DSP Report: register data_166_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1983_fu_5856_p2.
DSP Report: register data_166_V_read_1_reg_37677044_reg is absorbed into DSP mul_ln1118_1983_fu_5856_p2.
DSP Report: operator mul_ln1118_1983_fu_5856_p2 is absorbed into DSP mul_ln1118_1983_fu_5856_p2.
DSP Report: Generating DSP add_ln703_3808_fu_37664633_p2, operation Mode is: PCIN+A''*(B:0x133).
DSP Report: register data_172_V_read_int_reg_reg is absorbed into DSP add_ln703_3808_fu_37664633_p2.
DSP Report: register data_172_V_read_1_reg_37676971_reg is absorbed into DSP add_ln703_3808_fu_37664633_p2.
DSP Report: operator add_ln703_3808_fu_37664633_p2 is absorbed into DSP add_ln703_3808_fu_37664633_p2.
DSP Report: operator mul_ln1118_2058_fu_4793_p2 is absorbed into DSP add_ln703_3808_fu_37664633_p2.
DSP Report: Generating DSP add_ln703_3808_reg_37683595_reg, operation Mode is: PCIN+A''*(B:0x15e).
DSP Report: register data_175_V_read_int_reg_reg is absorbed into DSP add_ln703_3808_reg_37683595_reg.
DSP Report: register data_175_V_read_1_reg_37676940_reg is absorbed into DSP add_ln703_3808_reg_37683595_reg.
DSP Report: register add_ln703_3808_reg_37683595_reg is absorbed into DSP add_ln703_3808_reg_37683595_reg.
DSP Report: operator add_ln703_3808_fu_37664633_p2 is absorbed into DSP add_ln703_3808_reg_37683595_reg.
DSP Report: operator mul_ln1118_2102_fu_4837_p2 is absorbed into DSP add_ln703_3808_reg_37683595_reg.
DSP Report: Generating DSP mul_ln1118_1807_fu_5683_p2, operation Mode is: A''*(B:0x121).
DSP Report: register data_151_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1807_fu_5683_p2.
DSP Report: register data_151_V_read_1_reg_37677247_reg is absorbed into DSP mul_ln1118_1807_fu_5683_p2.
DSP Report: operator mul_ln1118_1807_fu_5683_p2 is absorbed into DSP mul_ln1118_1807_fu_5683_p2.
DSP Report: Generating DSP add_ln703_3805_fu_37664621_p2, operation Mode is: PCIN+A''*(B:0x1b0).
DSP Report: register data_157_V_read_int_reg_reg is absorbed into DSP add_ln703_3805_fu_37664621_p2.
DSP Report: register data_157_V_read_1_reg_37677160_reg is absorbed into DSP add_ln703_3805_fu_37664621_p2.
DSP Report: operator add_ln703_3805_fu_37664621_p2 is absorbed into DSP add_ln703_3805_fu_37664621_p2.
DSP Report: operator mul_ln1118_1878_fu_4896_p2 is absorbed into DSP add_ln703_3805_fu_37664621_p2.
DSP Report: Generating DSP add_ln703_3805_fu_37664621_p2, operation Mode is: PCIN+A''*(B:0x1ab).
DSP Report: register data_160_V_read_int_reg_reg is absorbed into DSP add_ln703_3805_fu_37664621_p2.
DSP Report: register data_160_V_read_1_reg_37677119_reg is absorbed into DSP add_ln703_3805_fu_37664621_p2.
DSP Report: operator add_ln703_3805_fu_37664621_p2 is absorbed into DSP add_ln703_3805_fu_37664621_p2.
DSP Report: operator mul_ln1118_1916_fu_4572_p2 is absorbed into DSP add_ln703_3805_fu_37664621_p2.
DSP Report: Generating DSP add_ln703_3805_reg_37683590_reg, operation Mode is: PCIN+A''*(B:0x156).
DSP Report: register data_154_V_read_int_reg_reg is absorbed into DSP add_ln703_3805_reg_37683590_reg.
DSP Report: register data_154_V_read_1_reg_37677201_reg is absorbed into DSP add_ln703_3805_reg_37683590_reg.
DSP Report: register add_ln703_3805_reg_37683590_reg is absorbed into DSP add_ln703_3805_reg_37683590_reg.
DSP Report: operator add_ln703_3805_fu_37664621_p2 is absorbed into DSP add_ln703_3805_reg_37683590_reg.
DSP Report: operator mul_ln1118_1842_fu_7090_p2 is absorbed into DSP add_ln703_3805_reg_37683590_reg.
DSP Report: Generating DSP mul_ln1118_1381_fu_5500_p2, operation Mode is: A''*(B:0x3ff52).
DSP Report: register mul_ln1118_1381_fu_5500_p2 is absorbed into DSP mul_ln1118_1381_fu_5500_p2.
DSP Report: register mul_ln1118_1381_fu_5500_p2 is absorbed into DSP mul_ln1118_1381_fu_5500_p2.
DSP Report: operator mul_ln1118_1381_fu_5500_p2 is absorbed into DSP mul_ln1118_1381_fu_5500_p2.
DSP Report: Generating DSP mul_ln1118_1347_fu_6370_p2, operation Mode is: A''*(B:0x3ff6e).
DSP Report: register mul_ln1118_1347_fu_6370_p2 is absorbed into DSP mul_ln1118_1347_fu_6370_p2.
DSP Report: register mul_ln1118_1347_fu_6370_p2 is absorbed into DSP mul_ln1118_1347_fu_6370_p2.
DSP Report: operator mul_ln1118_1347_fu_6370_p2 is absorbed into DSP mul_ln1118_1347_fu_6370_p2.
DSP Report: Generating DSP mul_ln1118_1359_fu_6382_p2, operation Mode is: A''*(B:0x3ff6c).
DSP Report: register mul_ln1118_1359_fu_6382_p2 is absorbed into DSP mul_ln1118_1359_fu_6382_p2.
DSP Report: register mul_ln1118_1359_fu_6382_p2 is absorbed into DSP mul_ln1118_1359_fu_6382_p2.
DSP Report: operator mul_ln1118_1359_fu_6382_p2 is absorbed into DSP mul_ln1118_1359_fu_6382_p2.
DSP Report: Generating DSP mul_ln1118_1956_fu_5827_p2, operation Mode is: A''*(B:0x3ff61).
DSP Report: register mul_ln1118_1956_fu_5827_p2 is absorbed into DSP mul_ln1118_1956_fu_5827_p2.
DSP Report: register mul_ln1118_1956_fu_5827_p2 is absorbed into DSP mul_ln1118_1956_fu_5827_p2.
DSP Report: operator mul_ln1118_1956_fu_5827_p2 is absorbed into DSP mul_ln1118_1956_fu_5827_p2.
DSP Report: Generating DSP mul_ln1118_1422_fu_4270_p2, operation Mode is: A''*(B:0x3ff63).
DSP Report: register mul_ln1118_1422_fu_4270_p2 is absorbed into DSP mul_ln1118_1422_fu_4270_p2.
DSP Report: register mul_ln1118_1422_fu_4270_p2 is absorbed into DSP mul_ln1118_1422_fu_4270_p2.
DSP Report: operator mul_ln1118_1422_fu_4270_p2 is absorbed into DSP mul_ln1118_1422_fu_4270_p2.
DSP Report: Generating DSP mul_ln1118_1594_fu_4115_p2, operation Mode is: A''*(B:0x3ff5f).
DSP Report: register mul_ln1118_1594_fu_4115_p2 is absorbed into DSP mul_ln1118_1594_fu_4115_p2.
DSP Report: register mul_ln1118_1594_fu_4115_p2 is absorbed into DSP mul_ln1118_1594_fu_4115_p2.
DSP Report: operator mul_ln1118_1594_fu_4115_p2 is absorbed into DSP mul_ln1118_1594_fu_4115_p2.
DSP Report: Generating DSP mul_ln1118_1212_fu_4881_p2, operation Mode is: A''*(B:0x11a).
DSP Report: register data_102_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1212_fu_4881_p2.
DSP Report: register data_102_V_read_1_reg_37677898_reg is absorbed into DSP mul_ln1118_1212_fu_4881_p2.
DSP Report: operator mul_ln1118_1212_fu_4881_p2 is absorbed into DSP mul_ln1118_1212_fu_4881_p2.
DSP Report: Generating DSP add_ln703_1483_fu_37650068_p2, operation Mode is: PCIN+A''*(B:0x198).
DSP Report: register data_118_V_read_int_reg_reg is absorbed into DSP add_ln703_1483_fu_37650068_p2.
DSP Report: register data_118_V_read_1_reg_37677688_reg is absorbed into DSP add_ln703_1483_fu_37650068_p2.
DSP Report: operator add_ln703_1483_fu_37650068_p2 is absorbed into DSP add_ln703_1483_fu_37650068_p2.
DSP Report: operator mul_ln1118_1396_fu_4764_p2 is absorbed into DSP add_ln703_1483_fu_37650068_p2.
DSP Report: Generating DSP add_ln703_1483_fu_37650068_p2, operation Mode is: PCIN+A''*(B:0x170).
DSP Report: register data_121_V_read_int_reg_reg is absorbed into DSP add_ln703_1483_fu_37650068_p2.
DSP Report: register data_121_V_read_1_reg_37677651_reg is absorbed into DSP add_ln703_1483_fu_37650068_p2.
DSP Report: operator add_ln703_1483_fu_37650068_p2 is absorbed into DSP add_ln703_1483_fu_37650068_p2.
DSP Report: operator mul_ln1118_1436_fu_5210_p2 is absorbed into DSP add_ln703_1483_fu_37650068_p2.
DSP Report: Generating DSP add_ln703_1483_fu_37650068_p2, operation Mode is: PCIN+A''*(B:0x126).
DSP Report: register data_115_V_read_int_reg_reg is absorbed into DSP add_ln703_1483_fu_37650068_p2.
DSP Report: register data_115_V_read_1_reg_37677726_reg is absorbed into DSP add_ln703_1483_fu_37650068_p2.
DSP Report: operator add_ln703_1483_fu_37650068_p2 is absorbed into DSP add_ln703_1483_fu_37650068_p2.
DSP Report: operator mul_ln1118_1361_fu_6384_p2 is absorbed into DSP add_ln703_1483_fu_37650068_p2.
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6 has port O39[24] driven by constant 0
INFO: [Synth 8-3886] merging instance 'add_ln703_2069_reg_37681715_reg[27]' (FD) to 'add_ln703_2069_reg_37681715_reg[28]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2069_reg_37681715_reg[28]' (FD) to 'add_ln703_2069_reg_37681715_reg[29]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2069_reg_37681715_reg[29]' (FD) to 'add_ln703_2069_reg_37681715_reg[30]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2069_reg_37681715_reg[30]' (FD) to 'add_ln703_2069_reg_37681715_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2282_fu_37655002_p2[-1111111111] )
INFO: [Synth 8-3886] merging instance 'add_ln703_2069_reg_37681715_pp0_iter2_reg_reg[27]' (FD) to 'add_ln703_2069_reg_37681715_pp0_iter2_reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2069_reg_37681715_pp0_iter2_reg_reg[28]' (FD) to 'add_ln703_2069_reg_37681715_pp0_iter2_reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2069_reg_37681715_pp0_iter2_reg_reg[29]' (FD) to 'add_ln703_2069_reg_37681715_pp0_iter2_reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2069_reg_37681715_pp0_iter2_reg_reg[30]' (FD) to 'add_ln703_2069_reg_37681715_pp0_iter2_reg_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2282_fu_37655002_p2[-1111111110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2282_fu_37655002_p2[-1111111109] )
INFO: [Synth 8-4471] merging register 'data_218_V_read_int_reg_reg[15:0]' into 'data_218_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22643]
INFO: [Synth 8-4471] merging register 'data_235_V_read_int_reg_reg[15:0]' into 'data_235_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22719]
INFO: [Synth 8-4471] merging register 'data_225_V_read_int_reg_reg[15:0]' into 'data_225_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22675]
INFO: [Synth 8-4471] merging register 'data_186_V_read_int_reg_reg[15:0]' into 'data_186_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22499]
INFO: [Synth 8-4471] merging register 'data_231_V_read_int_reg_reg[15:0]' into 'data_231_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22703]
INFO: [Synth 8-4471] merging register 'data_217_V_read_int_reg_reg[15:0]' into 'data_217_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22639]
INFO: [Synth 8-4471] merging register 'data_218_V_read_int_reg_reg[15:0]' into 'data_218_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22643]
INFO: [Synth 8-4471] merging register 'data_111_V_read_int_reg_reg[15:0]' into 'data_111_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22171]
INFO: [Synth 8-4471] merging register 'data_225_V_read_1_reg_37676275_reg[15:0]' into 'data_225_V_read_1_reg_37676275_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24275]
INFO: [Synth 8-4471] merging register 'data_186_V_read_1_reg_37676790_reg[15:0]' into 'data_186_V_read_1_reg_37676790_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24226]
INFO: [Synth 8-4471] merging register 'data_231_V_read_1_reg_37676197_reg[15:0]' into 'data_231_V_read_1_reg_37676197_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24282]
INFO: [Synth 8-4471] merging register 'data_217_V_read_1_reg_37676381_reg[15:0]' into 'data_217_V_read_1_reg_37676381_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24266]
INFO: [Synth 8-4471] merging register 'data_218_V_read_1_reg_37676371_reg[15:0]' into 'data_218_V_read_1_reg_37676371_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24267]
INFO: [Synth 8-4471] merging register 'data_154_V_read_1_reg_37677201_reg[15:0]' into 'data_154_V_read_1_reg_37677201_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24187]
INFO: [Synth 8-4471] merging register 'data_218_V_read_1_reg_37676371_reg[15:0]' into 'data_218_V_read_1_reg_37676371_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24267]
INFO: [Synth 8-4471] merging register 'data_235_V_read_1_reg_37676146_reg[15:0]' into 'data_235_V_read_1_reg_37676146_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24286]
DSP Report: Generating DSP mul_ln1118_2742_fu_4119_p2, operation Mode is: A''*(B:0x3ff12).
DSP Report: register mul_ln1118_2742_fu_4119_p2 is absorbed into DSP mul_ln1118_2742_fu_4119_p2.
DSP Report: register mul_ln1118_2742_fu_4119_p2 is absorbed into DSP mul_ln1118_2742_fu_4119_p2.
DSP Report: operator mul_ln1118_2742_fu_4119_p2 is absorbed into DSP mul_ln1118_2742_fu_4119_p2.
DSP Report: Generating DSP mul_ln1118_2719_fu_6136_p2, operation Mode is: A''*(B:0x3ff46).
DSP Report: register mul_ln1118_2719_fu_6136_p2 is absorbed into DSP mul_ln1118_2719_fu_6136_p2.
DSP Report: register mul_ln1118_2719_fu_6136_p2 is absorbed into DSP mul_ln1118_2719_fu_6136_p2.
DSP Report: operator mul_ln1118_2719_fu_6136_p2 is absorbed into DSP mul_ln1118_2719_fu_6136_p2.
DSP Report: Generating DSP mul_ln1118_1431_fu_3840_p2, operation Mode is: A''*(B:0x3fe81).
DSP Report: register mul_ln1118_1431_fu_3840_p2 is absorbed into DSP mul_ln1118_1431_fu_3840_p2.
DSP Report: register mul_ln1118_1431_fu_3840_p2 is absorbed into DSP mul_ln1118_1431_fu_3840_p2.
DSP Report: operator mul_ln1118_1431_fu_3840_p2 is absorbed into DSP mul_ln1118_1431_fu_3840_p2.
DSP Report: Generating DSP mul_ln1118_1391_fu_6818_p2, operation Mode is: A''*(B:0x3fec5).
DSP Report: register mul_ln1118_1391_fu_6818_p2 is absorbed into DSP mul_ln1118_1391_fu_6818_p2.
DSP Report: register mul_ln1118_1391_fu_6818_p2 is absorbed into DSP mul_ln1118_1391_fu_6818_p2.
DSP Report: operator mul_ln1118_1391_fu_6818_p2 is absorbed into DSP mul_ln1118_1391_fu_6818_p2.
DSP Report: Generating DSP mul_ln1118_1522_fu_6900_p2, operation Mode is: A''*(B:0x3fed9).
DSP Report: register mul_ln1118_1522_fu_6900_p2 is absorbed into DSP mul_ln1118_1522_fu_6900_p2.
DSP Report: register mul_ln1118_1522_fu_6900_p2 is absorbed into DSP mul_ln1118_1522_fu_6900_p2.
DSP Report: operator mul_ln1118_1522_fu_6900_p2 is absorbed into DSP mul_ln1118_1522_fu_6900_p2.
DSP Report: Generating DSP mul_ln1118_1964_fu_5837_p2, operation Mode is: A''*(B:0x3ffa5).
DSP Report: register mul_ln1118_1964_fu_5837_p2 is absorbed into DSP mul_ln1118_1964_fu_5837_p2.
DSP Report: register mul_ln1118_1964_fu_5837_p2 is absorbed into DSP mul_ln1118_1964_fu_5837_p2.
DSP Report: operator mul_ln1118_1964_fu_5837_p2 is absorbed into DSP mul_ln1118_1964_fu_5837_p2.
DSP Report: Generating DSP mul_ln1118_1755_fu_6584_p2, operation Mode is: A''*(B:0x3ff8c).
DSP Report: register mul_ln1118_1755_fu_6584_p2 is absorbed into DSP mul_ln1118_1755_fu_6584_p2.
DSP Report: register mul_ln1118_1755_fu_6584_p2 is absorbed into DSP mul_ln1118_1755_fu_6584_p2.
DSP Report: operator mul_ln1118_1755_fu_6584_p2 is absorbed into DSP mul_ln1118_1755_fu_6584_p2.
DSP Report: Generating DSP mul_ln1118_2704_fu_3892_p2, operation Mode is: A''*(B:0x3fb85).
DSP Report: register mul_ln1118_2704_fu_3892_p2 is absorbed into DSP mul_ln1118_2704_fu_3892_p2.
DSP Report: register mul_ln1118_2704_fu_3892_p2 is absorbed into DSP mul_ln1118_2704_fu_3892_p2.
DSP Report: operator mul_ln1118_2704_fu_3892_p2 is absorbed into DSP mul_ln1118_2704_fu_3892_p2.
DSP Report: Generating DSP mul_ln1118_2900_fu_4133_p2, operation Mode is: A''*(B:0x3ff2d).
DSP Report: register mul_ln1118_2900_fu_4133_p2 is absorbed into DSP mul_ln1118_2900_fu_4133_p2.
DSP Report: register mul_ln1118_2900_fu_4133_p2 is absorbed into DSP mul_ln1118_2900_fu_4133_p2.
DSP Report: operator mul_ln1118_2900_fu_4133_p2 is absorbed into DSP mul_ln1118_2900_fu_4133_p2.
DSP Report: Generating DSP mul_ln1118_1355_fu_6378_p2, operation Mode is: A''*(B:0x11b).
DSP Report: register data_115_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1355_fu_6378_p2.
DSP Report: register data_115_V_read_1_reg_37677726_reg is absorbed into DSP mul_ln1118_1355_fu_6378_p2.
DSP Report: operator mul_ln1118_1355_fu_6378_p2 is absorbed into DSP mul_ln1118_1355_fu_6378_p2.
DSP Report: Generating DSP add_ln703_2213_reg_37681875_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_2213_reg_37681875_reg is absorbed into DSP add_ln703_2213_reg_37681875_reg.
DSP Report: operator add_ln703_2213_fu_37654576_p2 is absorbed into DSP add_ln703_2213_reg_37681875_reg.
DSP Report: Generating DSP mul_ln1118_2688_fu_4763_p2, operation Mode is: A''*(B:0x12b).
DSP Report: register data_225_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2688_fu_4763_p2.
DSP Report: register data_225_V_read_1_reg_37676275_reg is absorbed into DSP mul_ln1118_2688_fu_4763_p2.
DSP Report: operator mul_ln1118_2688_fu_4763_p2 is absorbed into DSP mul_ln1118_2688_fu_4763_p2.
DSP Report: Generating DSP add_ln703_2577_reg_37682305_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_2577_reg_37682305_reg is absorbed into DSP add_ln703_2577_reg_37682305_reg.
DSP Report: operator add_ln703_2577_fu_37656753_p2 is absorbed into DSP add_ln703_2577_reg_37682305_reg.
DSP Report: Generating DSP add_ln703_2598_reg_37682340_reg, operation Mode is: C+A''*(B:0x61).
DSP Report: register data_218_V_read_int_reg_reg is absorbed into DSP add_ln703_2598_reg_37682340_reg.
DSP Report: register data_218_V_read_1_reg_37676371_reg is absorbed into DSP add_ln703_2598_reg_37682340_reg.
DSP Report: register add_ln703_2598_reg_37682340_reg is absorbed into DSP add_ln703_2598_reg_37682340_reg.
DSP Report: operator add_ln703_2598_fu_37656851_p2 is absorbed into DSP add_ln703_2598_reg_37682340_reg.
DSP Report: operator mul_ln1118_2601_fu_4903_p2 is absorbed into DSP add_ln703_2598_reg_37682340_reg.
DSP Report: Generating DSP mul_ln1118_2850_fu_5151_p2, operation Mode is: A''*(B:0x3ff9d).
DSP Report: register mul_ln1118_2850_fu_5151_p2 is absorbed into DSP mul_ln1118_2850_fu_5151_p2.
DSP Report: register mul_ln1118_2850_fu_5151_p2 is absorbed into DSP mul_ln1118_2850_fu_5151_p2.
DSP Report: operator mul_ln1118_2850_fu_5151_p2 is absorbed into DSP mul_ln1118_2850_fu_5151_p2.
DSP Report: Generating DSP add_ln703_2600_reg_37682345_reg, operation Mode is: C+A''*(B:0x4b).
DSP Report: register data_231_V_read_int_reg_reg is absorbed into DSP add_ln703_2600_reg_37682345_reg.
DSP Report: register data_231_V_read_1_reg_37676197_reg is absorbed into DSP add_ln703_2600_reg_37682345_reg.
DSP Report: register add_ln703_2600_reg_37682345_reg is absorbed into DSP add_ln703_2600_reg_37682345_reg.
DSP Report: operator add_ln703_2600_fu_37656867_p2 is absorbed into DSP add_ln703_2600_reg_37682345_reg.
DSP Report: operator mul_ln1118_2756_fu_5534_p2 is absorbed into DSP add_ln703_2600_reg_37682345_reg.
DSP Report: Generating DSP add_ln703_3163_fu_37660526_p2, operation Mode is: C+A''*(B:0x1a).
DSP Report: register data_65_V_read_int_reg_reg is absorbed into DSP add_ln703_3163_fu_37660526_p2.
DSP Report: register data_65_V_read_1_reg_37678378_reg is absorbed into DSP add_ln703_3163_fu_37660526_p2.
DSP Report: operator add_ln703_3163_fu_37660526_p2 is absorbed into DSP add_ln703_3163_fu_37660526_p2.
DSP Report: operator mul_ln1118_772_fu_5971_p2 is absorbed into DSP add_ln703_3163_fu_37660526_p2.
DSP Report: Generating DSP mul_ln1118_2664_fu_7124_p2, operation Mode is: A''*(B:0x2f).
DSP Report: register data_223_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2664_fu_7124_p2.
DSP Report: register data_223_V_read_1_reg_37676302_reg is absorbed into DSP mul_ln1118_2664_fu_7124_p2.
DSP Report: operator mul_ln1118_2664_fu_7124_p2 is absorbed into DSP mul_ln1118_2664_fu_7124_p2.
DSP Report: Generating DSP mul_ln1118_757_fu_5628_p2, operation Mode is: A''*(B:0x3ffe9).
DSP Report: register mul_ln1118_757_fu_5628_p2 is absorbed into DSP mul_ln1118_757_fu_5628_p2.
DSP Report: register mul_ln1118_757_fu_5628_p2 is absorbed into DSP mul_ln1118_757_fu_5628_p2.
DSP Report: operator mul_ln1118_757_fu_5628_p2 is absorbed into DSP mul_ln1118_757_fu_5628_p2.
DSP Report: Generating DSP add_ln703_3162_fu_37660516_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_3162_fu_37660516_p2 is absorbed into DSP add_ln703_3162_fu_37660516_p2.
DSP Report: Generating DSP mul_ln1118_1992_fu_5736_p2, operation Mode is: A''*(B:0x3ff8f).
DSP Report: register mul_ln1118_1992_fu_5736_p2 is absorbed into DSP mul_ln1118_1992_fu_5736_p2.
DSP Report: register mul_ln1118_1992_fu_5736_p2 is absorbed into DSP mul_ln1118_1992_fu_5736_p2.
DSP Report: operator mul_ln1118_1992_fu_5736_p2 is absorbed into DSP mul_ln1118_1992_fu_5736_p2.
DSP Report: Generating DSP add_ln703_3616_fu_37663390_p2, operation Mode is: C+A''*(B:0x2e).
DSP Report: register data_235_V_read_int_reg_reg is absorbed into DSP add_ln703_3616_fu_37663390_p2.
DSP Report: register data_235_V_read_1_reg_37676146_reg is absorbed into DSP add_ln703_3616_fu_37663390_p2.
DSP Report: operator add_ln703_3616_fu_37663390_p2 is absorbed into DSP add_ln703_3616_fu_37663390_p2.
DSP Report: operator mul_ln1118_2814_fu_3887_p2 is absorbed into DSP add_ln703_3616_fu_37663390_p2.
DSP Report: Generating DSP mul_ln1118_1567_fu_3976_p2, operation Mode is: A''*(B:0x3ffeb).
DSP Report: register mul_ln1118_1567_fu_3976_p2 is absorbed into DSP mul_ln1118_1567_fu_3976_p2.
DSP Report: register mul_ln1118_1567_fu_3976_p2 is absorbed into DSP mul_ln1118_1567_fu_3976_p2.
DSP Report: operator mul_ln1118_1567_fu_3976_p2 is absorbed into DSP mul_ln1118_1567_fu_3976_p2.
DSP Report: Generating DSP mul_ln1118_2715_fu_5324_p2, operation Mode is: A''*(B:0x3ffb1).
DSP Report: register mul_ln1118_2715_fu_5324_p2 is absorbed into DSP mul_ln1118_2715_fu_5324_p2.
DSP Report: register mul_ln1118_2715_fu_5324_p2 is absorbed into DSP mul_ln1118_2715_fu_5324_p2.
DSP Report: operator mul_ln1118_2715_fu_5324_p2 is absorbed into DSP mul_ln1118_2715_fu_5324_p2.
DSP Report: Generating DSP mul_ln1118_2591_fu_6361_p2, operation Mode is: A''*(B:0x3ffb7).
DSP Report: register mul_ln1118_2591_fu_6361_p2 is absorbed into DSP mul_ln1118_2591_fu_6361_p2.
DSP Report: register mul_ln1118_2591_fu_6361_p2 is absorbed into DSP mul_ln1118_2591_fu_6361_p2.
DSP Report: operator mul_ln1118_2591_fu_6361_p2 is absorbed into DSP mul_ln1118_2591_fu_6361_p2.
DSP Report: Generating DSP mul_ln1118_1401_fu_5958_p2, operation Mode is: A''*(B:0x143).
DSP Report: register data_118_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1401_fu_5958_p2.
DSP Report: register data_118_V_read_1_reg_37677688_reg is absorbed into DSP mul_ln1118_1401_fu_5958_p2.
DSP Report: operator mul_ln1118_1401_fu_5958_p2 is absorbed into DSP mul_ln1118_1401_fu_5958_p2.
DSP Report: Generating DSP add_ln703_1987_fu_37653196_p2, operation Mode is: PCIN+A''*(B:0x1c6).
DSP Report: register data_121_V_read_int_reg_reg is absorbed into DSP add_ln703_1987_fu_37653196_p2.
DSP Report: register data_121_V_read_1_reg_37677651_reg is absorbed into DSP add_ln703_1987_fu_37653196_p2.
DSP Report: operator add_ln703_1987_fu_37653196_p2 is absorbed into DSP add_ln703_1987_fu_37653196_p2.
DSP Report: operator mul_ln1118_1440_fu_6459_p2 is absorbed into DSP add_ln703_1987_fu_37653196_p2.
DSP Report: Generating DSP mul_ln1118_2883_fu_4347_p2, operation Mode is: A''*(B:0x3fc11).
DSP Report: register mul_ln1118_2883_fu_4347_p2 is absorbed into DSP mul_ln1118_2883_fu_4347_p2.
DSP Report: register mul_ln1118_2883_fu_4347_p2 is absorbed into DSP mul_ln1118_2883_fu_4347_p2.
DSP Report: operator mul_ln1118_2883_fu_4347_p2 is absorbed into DSP mul_ln1118_2883_fu_4347_p2.
DSP Report: Generating DSP mul_ln1118_2606_fu_5928_p2, operation Mode is: A''*(B:0x3ffdb).
DSP Report: register mul_ln1118_2606_fu_5928_p2 is absorbed into DSP mul_ln1118_2606_fu_5928_p2.
DSP Report: register mul_ln1118_2606_fu_5928_p2 is absorbed into DSP mul_ln1118_2606_fu_5928_p2.
DSP Report: operator mul_ln1118_2606_fu_5928_p2 is absorbed into DSP mul_ln1118_2606_fu_5928_p2.
DSP Report: Generating DSP mul_ln1118_2748_fu_6723_p2, operation Mode is: A''*(B:0x3fe9c).
DSP Report: register mul_ln1118_2748_fu_6723_p2 is absorbed into DSP mul_ln1118_2748_fu_6723_p2.
DSP Report: register mul_ln1118_2748_fu_6723_p2 is absorbed into DSP mul_ln1118_2748_fu_6723_p2.
DSP Report: operator mul_ln1118_2748_fu_6723_p2 is absorbed into DSP mul_ln1118_2748_fu_6723_p2.
DSP Report: Generating DSP mul_ln1118_2614_fu_5940_p2, operation Mode is: A''*(B:0x2c).
DSP Report: register data_218_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2614_fu_5940_p2.
DSP Report: register data_218_V_read_1_reg_37676371_reg is absorbed into DSP mul_ln1118_2614_fu_5940_p2.
DSP Report: operator mul_ln1118_2614_fu_5940_p2 is absorbed into DSP mul_ln1118_2614_fu_5940_p2.
DSP Report: Generating DSP add_ln703_3989_fu_37665783_p2, operation Mode is: PCIN+(A:0x0):B''+C'.
DSP Report: register add_ln703_3989_fu_37665783_p2 is absorbed into DSP add_ln703_3989_fu_37665783_p2.
DSP Report: register add_ln703_3989_fu_37665783_p2 is absorbed into DSP add_ln703_3989_fu_37665783_p2.
DSP Report: register add_ln703_3989_fu_37665783_p2 is absorbed into DSP add_ln703_3989_fu_37665783_p2.
DSP Report: operator add_ln703_3989_fu_37665783_p2 is absorbed into DSP add_ln703_3989_fu_37665783_p2.
DSP Report: Generating DSP mul_ln1118_2087_fu_6075_p2, operation Mode is: A''*(B:0x15).
DSP Report: register data_174_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2087_fu_6075_p2.
DSP Report: register data_174_V_read_1_reg_37676948_reg is absorbed into DSP mul_ln1118_2087_fu_6075_p2.
DSP Report: operator mul_ln1118_2087_fu_6075_p2 is absorbed into DSP mul_ln1118_2087_fu_6075_p2.
DSP Report: Generating DSP add_ln703_3997_fu_37665842_p2, operation Mode is: PCIN+A:B''+C'.
DSP Report: register add_ln703_3997_fu_37665842_p2 is absorbed into DSP add_ln703_3997_fu_37665842_p2.
DSP Report: register add_ln703_3997_fu_37665842_p2 is absorbed into DSP add_ln703_3997_fu_37665842_p2.
DSP Report: register add_ln703_3997_fu_37665842_p2 is absorbed into DSP add_ln703_3997_fu_37665842_p2.
DSP Report: operator add_ln703_3997_fu_37665842_p2 is absorbed into DSP add_ln703_3997_fu_37665842_p2.
DSP Report: Generating DSP mul_ln1118_1953_fu_7198_p2, operation Mode is: A''*(B:0x79).
DSP Report: register data_163_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1953_fu_7198_p2.
DSP Report: register data_163_V_read_1_reg_37677081_reg is absorbed into DSP mul_ln1118_1953_fu_7198_p2.
DSP Report: operator mul_ln1118_1953_fu_7198_p2 is absorbed into DSP mul_ln1118_1953_fu_7198_p2.
DSP Report: Generating DSP add_ln703_3968_fu_37665641_p2, operation Mode is: PCIN+(A:0x0):B2+C'.
DSP Report: register data_154_V_read_1_reg_37677201_reg is absorbed into DSP add_ln703_3968_fu_37665641_p2.
DSP Report: register add_ln703_3968_fu_37665641_p2 is absorbed into DSP add_ln703_3968_fu_37665641_p2.
DSP Report: operator add_ln703_3968_fu_37665641_p2 is absorbed into DSP add_ln703_3968_fu_37665641_p2.
DSP Report: Generating DSP add_ln703_3969_reg_37683790_reg, operation Mode is: C+A''*(B:0x67).
DSP Report: register data_141_V_read_int_reg_reg is absorbed into DSP add_ln703_3969_reg_37683790_reg.
DSP Report: register data_141_V_read_1_reg_37677380_reg is absorbed into DSP add_ln703_3969_reg_37683790_reg.
DSP Report: register add_ln703_3969_reg_37683790_reg is absorbed into DSP add_ln703_3969_reg_37683790_reg.
DSP Report: operator add_ln703_3969_fu_37665651_p2 is absorbed into DSP add_ln703_3969_reg_37683790_reg.
DSP Report: operator mul_ln1118_1684_fu_4201_p2 is absorbed into DSP add_ln703_3969_reg_37683790_reg.
DSP Report: Generating DSP mul_ln1118_2237_fu_4975_p2, operation Mode is: A''*(B:0x64).
DSP Report: register data_186_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2237_fu_4975_p2.
DSP Report: register data_186_V_read_1_reg_37676790_reg is absorbed into DSP mul_ln1118_2237_fu_4975_p2.
DSP Report: operator mul_ln1118_2237_fu_4975_p2 is absorbed into DSP mul_ln1118_2237_fu_4975_p2.
DSP Report: Generating DSP add_ln703_3972_fu_37665677_p2, operation Mode is: PCIN+A''*(B:0x5c).
DSP Report: register data_225_V_read_int_reg_reg is absorbed into DSP add_ln703_3972_fu_37665677_p2.
DSP Report: register data_225_V_read_1_reg_37676275_reg is absorbed into DSP add_ln703_3972_fu_37665677_p2.
DSP Report: operator add_ln703_3972_fu_37665677_p2 is absorbed into DSP add_ln703_3972_fu_37665677_p2.
DSP Report: operator mul_ln1118_2696_fu_6061_p2 is absorbed into DSP add_ln703_3972_fu_37665677_p2.
DSP Report: Generating DSP add_ln703_3972_fu_37665677_p2, operation Mode is: PCIN+A''*(B:0x62).
DSP Report: register data_231_V_read_int_reg_reg is absorbed into DSP add_ln703_3972_fu_37665677_p2.
DSP Report: register data_231_V_read_1_reg_37676197_reg is absorbed into DSP add_ln703_3972_fu_37665677_p2.
DSP Report: operator add_ln703_3972_fu_37665677_p2 is absorbed into DSP add_ln703_3972_fu_37665677_p2.
DSP Report: operator mul_ln1118_2767_fu_5273_p2 is absorbed into DSP add_ln703_3972_fu_37665677_p2.
DSP Report: Generating DSP add_ln703_3972_fu_37665677_p2, operation Mode is: PCIN+A''*(B:0x58).
DSP Report: register data_217_V_read_int_reg_reg is absorbed into DSP add_ln703_3972_fu_37665677_p2.
DSP Report: register data_217_V_read_1_reg_37676381_reg is absorbed into DSP add_ln703_3972_fu_37665677_p2.
DSP Report: operator add_ln703_3972_fu_37665677_p2 is absorbed into DSP add_ln703_3972_fu_37665677_p2.
DSP Report: operator mul_ln1118_2599_fu_5949_p2 is absorbed into DSP add_ln703_3972_fu_37665677_p2.
DSP Report: Generating DSP mul_ln1118_2029_fu_6009_p2, operation Mode is: A''*(B:0x3ffcc).
DSP Report: register mul_ln1118_2029_fu_6009_p2 is absorbed into DSP mul_ln1118_2029_fu_6009_p2.
DSP Report: register mul_ln1118_2029_fu_6009_p2 is absorbed into DSP mul_ln1118_2029_fu_6009_p2.
DSP Report: operator mul_ln1118_2029_fu_6009_p2 is absorbed into DSP mul_ln1118_2029_fu_6009_p2.
DSP Report: Generating DSP mul_ln1118_1312_fu_6336_p2, operation Mode is: A''*(B:0x5c).
DSP Report: register data_111_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1312_fu_6336_p2.
DSP Report: register zext_ln1118_1307_reg_37679457_reg is absorbed into DSP mul_ln1118_1312_fu_6336_p2.
DSP Report: operator mul_ln1118_1312_fu_6336_p2 is absorbed into DSP mul_ln1118_1312_fu_6336_p2.
DSP Report: Generating DSP add_ln703_1530_fu_37650380_p2, operation Mode is: PCIN+A''*(B:0x5a).
DSP Report: register data_112_V_read_int_reg_reg is absorbed into DSP add_ln703_1530_fu_37650380_p2.
DSP Report: register data_112_V_read_1_reg_37677765_reg is absorbed into DSP add_ln703_1530_fu_37650380_p2.
DSP Report: operator add_ln703_1530_fu_37650380_p2 is absorbed into DSP add_ln703_1530_fu_37650380_p2.
DSP Report: operator mul_ln1118_1325_fu_3851_p2 is absorbed into DSP add_ln703_1530_fu_37650380_p2.
DSP Report: Generating DSP mul_ln1118_1969_fu_5676_p2, operation Mode is: A''*(B:0x3ff98).
DSP Report: register mul_ln1118_1969_fu_5676_p2 is absorbed into DSP mul_ln1118_1969_fu_5676_p2.
DSP Report: register mul_ln1118_1969_fu_5676_p2 is absorbed into DSP mul_ln1118_1969_fu_5676_p2.
DSP Report: operator mul_ln1118_1969_fu_5676_p2 is absorbed into DSP mul_ln1118_1969_fu_5676_p2.
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7 has port O48[26] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7 has port O49[24] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3968_fu_37665641_p2[-1111111111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3968_fu_37665641_p2[-1111111110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3968_fu_37665641_p2[-1111111109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3968_fu_37665641_p2[-1111111108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3968_fu_37665641_p2[-1111111107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3968_fu_37665641_p2[-1111111106] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3968_fu_37665641_p2[-1111111105] )
INFO: [Synth 8-3886] merging instance 'shl_ln1118_894_reg_37679495_reg[2]' (FD) to 'sub_ln1118_702_reg_37679500_reg[2]'
INFO: [Synth 8-3886] merging instance 'shl_ln1118_894_reg_37679495_reg[3]' (FD) to 'data_227_V_read_1_reg_37676247_reg[1]'
INFO: [Synth 8-3886] merging instance 'shl_ln1118_894_reg_37679495_reg[4]' (FD) to 'data_227_V_read_1_reg_37676247_reg[2]'
INFO: [Synth 8-3886] merging instance 'shl_ln1118_894_reg_37679495_reg[5]' (FD) to 'data_227_V_read_1_reg_37676247_reg[3]'
INFO: [Synth 8-3886] merging instance 'shl_ln1118_894_reg_37679495_reg[6]' (FD) to 'data_227_V_read_1_reg_37676247_reg[4]'
INFO: [Synth 8-3886] merging instance 'shl_ln1118_894_reg_37679495_reg[7]' (FD) to 'data_227_V_read_1_reg_37676247_reg[5]'
INFO: [Synth 8-3886] merging instance 'shl_ln1118_894_reg_37679495_reg[8]' (FD) to 'data_227_V_read_1_reg_37676247_reg[6]'
INFO: [Synth 8-3886] merging instance 'shl_ln1118_894_reg_37679495_reg[9]' (FD) to 'data_227_V_read_1_reg_37676247_reg[7]'
INFO: [Synth 8-3886] merging instance 'shl_ln1118_894_reg_37679495_reg[10]' (FD) to 'data_227_V_read_1_reg_37676247_reg[8]'
INFO: [Synth 8-3886] merging instance 'shl_ln1118_894_reg_37679495_reg[11]' (FD) to 'data_227_V_read_1_reg_37676247_reg[9]'
INFO: [Synth 8-3886] merging instance 'shl_ln1118_894_reg_37679495_reg[12]' (FD) to 'data_227_V_read_1_reg_37676247_reg[10]'
INFO: [Synth 8-3886] merging instance 'shl_ln1118_894_reg_37679495_reg[13]' (FD) to 'data_227_V_read_1_reg_37676247_reg[11]'
INFO: [Synth 8-3886] merging instance 'shl_ln1118_894_reg_37679495_reg[14]' (FD) to 'data_227_V_read_1_reg_37676247_reg[12]'
INFO: [Synth 8-3886] merging instance 'shl_ln1118_894_reg_37679495_reg[15]' (FD) to 'data_227_V_read_1_reg_37676247_reg[13]'
INFO: [Synth 8-3886] merging instance 'shl_ln1118_894_reg_37679495_reg[16]' (FD) to 'data_227_V_read_1_reg_37676247_reg[14]'
INFO: [Synth 8-3886] merging instance 'shl_ln1118_894_reg_37679495_reg[17]' (FD) to 'data_227_V_read_1_reg_37676247_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3616_fu_37663390_p2[-1111111111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3163_fu_37660526_p2[-1111111111] )
INFO: [Synth 8-3886] merging instance 'data_226_V_read_int_reg_reg[0]' (FD) to 'add_ln703_3163_fu_37660526_p2[-1111111107]'
INFO: [Synth 8-3886] merging instance 'data_226_V_read_int_reg_reg[1]' (FD) to 'add_ln703_3163_fu_37660526_p2[-1111111106]'
INFO: [Synth 8-3886] merging instance 'data_226_V_read_int_reg_reg[2]' (FD) to 'add_ln703_3163_fu_37660526_p2[-1111111105]'
INFO: [Synth 8-3886] merging instance 'data_226_V_read_int_reg_reg[3]' (FD) to 'add_ln703_3163_fu_37660526_p2[-1111111104]'
INFO: [Synth 8-3886] merging instance 'data_226_V_read_int_reg_reg[4]' (FD) to 'add_ln703_3163_fu_37660526_p2[-1111111103]'
INFO: [Synth 8-3886] merging instance 'data_226_V_read_int_reg_reg[5]' (FD) to 'add_ln703_3163_fu_37660526_p2[-1111111102]'
INFO: [Synth 8-3886] merging instance 'data_226_V_read_int_reg_reg[6]' (FD) to 'add_ln703_3163_fu_37660526_p2[-1111111101]'
INFO: [Synth 8-3886] merging instance 'data_226_V_read_int_reg_reg[7]' (FD) to 'add_ln703_3163_fu_37660526_p2[-1111111100]'
INFO: [Synth 8-3886] merging instance 'data_226_V_read_int_reg_reg[8]' (FD) to 'add_ln703_3163_fu_37660526_p2[-1111111099]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3616_fu_37663390_p2[-1111111110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3616_fu_37663390_p2[-1111111109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3616_fu_37663390_p2[-1111111108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3616_fu_37663390_p2[-1111111107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3163_fu_37660526_p2[-1111111110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3163_fu_37660526_p2[-1111111109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3163_fu_37660526_p2[-1111111108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3616_fu_37663390_p2[-1111111111]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3163_fu_37660526_p2[-1111111111]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3616_fu_37663390_p2[-1111111110]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3616_fu_37663390_p2[-1111111109]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3616_fu_37663390_p2[-1111111108]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3616_fu_37663390_p2[-1111111107]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3163_fu_37660526_p2[-1111111110]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3163_fu_37660526_p2[-1111111109]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3163_fu_37660526_p2[-1111111108]__0 )
INFO: [Synth 8-4471] merging register 'data_157_V_read_int_reg_reg[15:0]' into 'data_157_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22371]
INFO: [Synth 8-4471] merging register 'data_175_V_read_int_reg_reg[15:0]' into 'data_175_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22451]
INFO: [Synth 8-4471] merging register 'data_181_V_read_int_reg_reg[15:0]' into 'data_181_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22479]
INFO: [Synth 8-4471] merging register 'data_174_V_read_int_reg_reg[15:0]' into 'data_174_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22447]
INFO: [Synth 8-4471] merging register 'data_138_V_read_int_reg_reg[15:0]' into 'data_138_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22287]
INFO: [Synth 8-4471] merging register 'data_220_V_read_int_reg_reg[15:0]' into 'data_220_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22655]
INFO: [Synth 8-4471] merging register 'data_181_V_read_int_reg_reg[15:0]' into 'data_181_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22479]
INFO: [Synth 8-4471] merging register 'data_145_V_read_int_reg_reg[15:0]' into 'data_145_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22319]
INFO: [Synth 8-4471] merging register 'data_139_V_read_int_reg_reg[15:0]' into 'data_139_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22291]
INFO: [Synth 8-4471] merging register 'data_175_V_read_int_reg_reg[15:0]' into 'data_175_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22451]
INFO: [Synth 8-4471] merging register 'data_157_V_read_int_reg_reg[15:0]' into 'data_157_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22371]
INFO: [Synth 8-4471] merging register 'data_163_V_read_int_reg_reg[15:0]' into 'data_163_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22399]
INFO: [Synth 8-4471] merging register 'data_127_V_read_int_reg_reg[15:0]' into 'data_127_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22239]
INFO: [Synth 8-4471] merging register 'data_193_V_read_int_reg_reg[15:0]' into 'data_193_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22531]
INFO: [Synth 8-4471] merging register 'data_181_V_read_int_reg_reg[15:0]' into 'data_181_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22479]
INFO: [Synth 8-4471] merging register 'data_220_V_read_int_reg_reg[15:0]' into 'data_220_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22655]
INFO: [Synth 8-4471] merging register 'data_161_V_read_int_reg_reg[15:0]' into 'data_161_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22391]
INFO: [Synth 8-4471] merging register 'data_220_V_read_int_reg_reg[15:0]' into 'data_220_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22655]
INFO: [Synth 8-4471] merging register 'data_228_V_read_int_reg_reg[15:0]' into 'data_228_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22687]
INFO: [Synth 8-4471] merging register 'data_153_V_read_int_reg_reg[15:0]' into 'data_153_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22355]
INFO: [Synth 8-4471] merging register 'data_162_V_read_int_reg_reg[15:0]' into 'data_162_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22395]
INFO: [Synth 8-4471] merging register 'data_157_V_read_int_reg_reg[15:0]' into 'data_157_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22371]
INFO: [Synth 8-4471] merging register 'data_144_V_read_int_reg_reg[15:0]' into 'data_144_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22315]
INFO: [Synth 8-4471] merging register 'data_127_V_read_int_reg_reg[15:0]' into 'data_127_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22239]
INFO: [Synth 8-4471] merging register 'data_178_V_read_int_reg_reg[15:0]' into 'data_178_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22463]
INFO: [Synth 8-4471] merging register 'data_220_V_read_int_reg_reg[15:0]' into 'data_220_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22655]
INFO: [Synth 8-4471] merging register 'data_171_V_read_int_reg_reg[15:0]' into 'data_171_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22435]
INFO: [Synth 8-4471] merging register 'data_109_V_read_int_reg_reg[15:0]' into 'data_109_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22159]
INFO: [Synth 8-4471] merging register 'data_157_V_read_1_reg_37677160_reg[15:0]' into 'data_157_V_read_1_reg_37677160_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24190]
INFO: [Synth 8-4471] merging register 'data_157_V_read_1_reg_37677160_reg[15:0]' into 'data_157_V_read_1_reg_37677160_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24190]
INFO: [Synth 8-4471] merging register 'data_162_V_read_int_reg_reg[15:0]' into 'data_162_V_read_int_reg_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:22395]
INFO: [Synth 8-4471] merging register 'data_175_V_read_1_reg_37676940_reg[15:0]' into 'data_175_V_read_1_reg_37676940_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24212]
INFO: [Synth 8-4471] merging register 'data_181_V_read_1_reg_37676858_reg[15:0]' into 'data_181_V_read_1_reg_37676858_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24221]
INFO: [Synth 8-4471] merging register 'data_171_V_read_1_reg_37676980_reg[15:0]' into 'data_171_V_read_1_reg_37676980_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24208]
INFO: [Synth 8-4471] merging register 'data_174_V_read_1_reg_37676948_reg[15:0]' into 'data_174_V_read_1_reg_37676948_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24211]
INFO: [Synth 8-4471] merging register 'data_138_V_read_1_reg_37677420_reg[15:0]' into 'data_138_V_read_1_reg_37677420_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24168]
INFO: [Synth 8-4471] merging register 'data_220_V_read_1_reg_37676344_reg[15:0]' into 'data_220_V_read_1_reg_37676344_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24270]
INFO: [Synth 8-4471] merging register 'data_181_V_read_1_reg_37676858_reg[15:0]' into 'data_181_V_read_1_reg_37676858_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24221]
INFO: [Synth 8-4471] merging register 'data_145_V_read_1_reg_37677333_reg[15:0]' into 'data_145_V_read_1_reg_37677333_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24177]
INFO: [Synth 8-4471] merging register 'data_139_V_read_1_reg_37677408_reg[15:0]' into 'data_139_V_read_1_reg_37677408_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24169]
INFO: [Synth 8-4471] merging register 'data_175_V_read_1_reg_37676940_reg[15:0]' into 'data_175_V_read_1_reg_37676940_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24212]
INFO: [Synth 8-4471] merging register 'data_157_V_read_1_reg_37677160_reg[15:0]' into 'data_157_V_read_1_reg_37677160_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24190]
INFO: [Synth 8-4471] merging register 'data_193_V_read_1_reg_37676702_reg[15:0]' into 'data_193_V_read_1_reg_37676702_reg[15:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24234]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_ln1118_1528_fu_7474_p2, operation Mode is: A''*(B:0x3ff6a).
DSP Report: register mul_ln1118_1528_fu_7474_p2 is absorbed into DSP mul_ln1118_1528_fu_7474_p2.
DSP Report: register mul_ln1118_1528_fu_7474_p2 is absorbed into DSP mul_ln1118_1528_fu_7474_p2.
DSP Report: operator mul_ln1118_1528_fu_7474_p2 is absorbed into DSP mul_ln1118_1528_fu_7474_p2.
DSP Report: Generating DSP mul_ln1118_1414_fu_4945_p2, operation Mode is: A''*(B:0x3ff2f).
DSP Report: register mul_ln1118_1414_fu_4945_p2 is absorbed into DSP mul_ln1118_1414_fu_4945_p2.
DSP Report: register mul_ln1118_1414_fu_4945_p2 is absorbed into DSP mul_ln1118_1414_fu_4945_p2.
DSP Report: operator mul_ln1118_1414_fu_4945_p2 is absorbed into DSP mul_ln1118_1414_fu_4945_p2.
DSP Report: Generating DSP mul_ln1118_1618_fu_7110_p2, operation Mode is: A''*(B:0x3ffaf).
DSP Report: register mul_ln1118_1618_fu_7110_p2 is absorbed into DSP mul_ln1118_1618_fu_7110_p2.
DSP Report: register mul_ln1118_1618_fu_7110_p2 is absorbed into DSP mul_ln1118_1618_fu_7110_p2.
DSP Report: operator mul_ln1118_1618_fu_7110_p2 is absorbed into DSP mul_ln1118_1618_fu_7110_p2.
DSP Report: Generating DSP mul_ln1118_1448_fu_6471_p2, operation Mode is: A''*(B:0x3ffbb).
DSP Report: register mul_ln1118_1448_fu_6471_p2 is absorbed into DSP mul_ln1118_1448_fu_6471_p2.
DSP Report: register mul_ln1118_1448_fu_6471_p2 is absorbed into DSP mul_ln1118_1448_fu_6471_p2.
DSP Report: operator mul_ln1118_1448_fu_6471_p2 is absorbed into DSP mul_ln1118_1448_fu_6471_p2.
DSP Report: Generating DSP mul_ln1118_1605_fu_5376_p2, operation Mode is: A''*(B:0x3ff9a).
DSP Report: register mul_ln1118_1605_fu_5376_p2 is absorbed into DSP mul_ln1118_1605_fu_5376_p2.
DSP Report: register mul_ln1118_1605_fu_5376_p2 is absorbed into DSP mul_ln1118_1605_fu_5376_p2.
DSP Report: operator mul_ln1118_1605_fu_5376_p2 is absorbed into DSP mul_ln1118_1605_fu_5376_p2.
DSP Report: Generating DSP mul_ln1118_1889_fu_4166_p2, operation Mode is: A''*(B:0x3ff5a).
DSP Report: register mul_ln1118_1889_fu_4166_p2 is absorbed into DSP mul_ln1118_1889_fu_4166_p2.
DSP Report: register mul_ln1118_1889_fu_4166_p2 is absorbed into DSP mul_ln1118_1889_fu_4166_p2.
DSP Report: operator mul_ln1118_1889_fu_4166_p2 is absorbed into DSP mul_ln1118_1889_fu_4166_p2.
DSP Report: Generating DSP mul_ln1118_1851_fu_5727_p2, operation Mode is: A''*(B:0x3ff50).
DSP Report: register mul_ln1118_1851_fu_5727_p2 is absorbed into DSP mul_ln1118_1851_fu_5727_p2.
DSP Report: register mul_ln1118_1851_fu_5727_p2 is absorbed into DSP mul_ln1118_1851_fu_5727_p2.
DSP Report: operator mul_ln1118_1851_fu_5727_p2 is absorbed into DSP mul_ln1118_1851_fu_5727_p2.
DSP Report: Generating DSP mul_ln1118_2147_fu_6882_p2, operation Mode is: A''*(B:0x3ff5d).
DSP Report: register mul_ln1118_2147_fu_6882_p2 is absorbed into DSP mul_ln1118_2147_fu_6882_p2.
DSP Report: register mul_ln1118_2147_fu_6882_p2 is absorbed into DSP mul_ln1118_2147_fu_6882_p2.
DSP Report: operator mul_ln1118_2147_fu_6882_p2 is absorbed into DSP mul_ln1118_2147_fu_6882_p2.
DSP Report: Generating DSP mul_ln1118_2083_fu_4818_p2, operation Mode is: A''*(B:0x3ff39).
DSP Report: register mul_ln1118_2083_fu_4818_p2 is absorbed into DSP mul_ln1118_2083_fu_4818_p2.
DSP Report: register mul_ln1118_2083_fu_4818_p2 is absorbed into DSP mul_ln1118_2083_fu_4818_p2.
DSP Report: operator mul_ln1118_2083_fu_4818_p2 is absorbed into DSP mul_ln1118_2083_fu_4818_p2.
DSP Report: Generating DSP mul_ln1118_1606_fu_6629_p2, operation Mode is: A''*(B:0x3ff85).
DSP Report: register mul_ln1118_1606_fu_6629_p2 is absorbed into DSP mul_ln1118_1606_fu_6629_p2.
DSP Report: register mul_ln1118_1606_fu_6629_p2 is absorbed into DSP mul_ln1118_1606_fu_6629_p2.
DSP Report: operator mul_ln1118_1606_fu_6629_p2 is absorbed into DSP mul_ln1118_1606_fu_6629_p2.
DSP Report: Generating DSP mul_ln1118_1483_fu_6510_p2, operation Mode is: A''*(B:0x3ffaf).
DSP Report: register mul_ln1118_1483_fu_6510_p2 is absorbed into DSP mul_ln1118_1483_fu_6510_p2.
DSP Report: register mul_ln1118_1483_fu_6510_p2 is absorbed into DSP mul_ln1118_1483_fu_6510_p2.
DSP Report: operator mul_ln1118_1483_fu_6510_p2 is absorbed into DSP mul_ln1118_1483_fu_6510_p2.
DSP Report: Generating DSP mul_ln1118_2081_fu_7326_p2, operation Mode is: A''*(B:0xf6).
DSP Report: register data_174_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2081_fu_7326_p2.
DSP Report: register data_174_V_read_1_reg_37676948_reg is absorbed into DSP mul_ln1118_2081_fu_7326_p2.
DSP Report: operator mul_ln1118_2081_fu_7326_p2 is absorbed into DSP mul_ln1118_2081_fu_7326_p2.
DSP Report: Generating DSP add_ln703_2095_fu_37653840_p2, operation Mode is: PCIN+A''*(B:0x9b).
DSP Report: register data_175_V_read_int_reg_reg is absorbed into DSP add_ln703_2095_fu_37653840_p2.
DSP Report: register data_175_V_read_1_reg_37676940_reg is absorbed into DSP add_ln703_2095_fu_37653840_p2.
DSP Report: operator add_ln703_2095_fu_37653840_p2 is absorbed into DSP add_ln703_2095_fu_37653840_p2.
DSP Report: operator mul_ln1118_2095_fu_7341_p2 is absorbed into DSP add_ln703_2095_fu_37653840_p2.
DSP Report: Generating DSP mul_ln1118_1705_fu_4337_p2, operation Mode is: A''*(B:0x3ff45).
DSP Report: register mul_ln1118_1705_fu_4337_p2 is absorbed into DSP mul_ln1118_1705_fu_4337_p2.
DSP Report: register mul_ln1118_1705_fu_4337_p2 is absorbed into DSP mul_ln1118_1705_fu_4337_p2.
DSP Report: operator mul_ln1118_1705_fu_4337_p2 is absorbed into DSP mul_ln1118_1705_fu_4337_p2.
DSP Report: Generating DSP mul_ln1118_1654_fu_6348_p2, operation Mode is: A''*(B:0x3ff5e).
DSP Report: register mul_ln1118_1654_fu_6348_p2 is absorbed into DSP mul_ln1118_1654_fu_6348_p2.
DSP Report: register mul_ln1118_1654_fu_6348_p2 is absorbed into DSP mul_ln1118_1654_fu_6348_p2.
DSP Report: operator mul_ln1118_1654_fu_6348_p2 is absorbed into DSP mul_ln1118_1654_fu_6348_p2.
DSP Report: Generating DSP mul_ln1118_1512_fu_5581_p2, operation Mode is: A''*(B:0xc7).
DSP Report: register data_127_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1512_fu_5581_p2.
DSP Report: register data_127_V_read_1_reg_37677572_reg is absorbed into DSP mul_ln1118_1512_fu_5581_p2.
DSP Report: operator mul_ln1118_1512_fu_5581_p2 is absorbed into DSP mul_ln1118_1512_fu_5581_p2.
DSP Report: Generating DSP add_ln703_2086_fu_37653792_p2, operation Mode is: PCIN+A''*(B:0x89).
DSP Report: register data_142_V_read_int_reg_reg is absorbed into DSP add_ln703_2086_fu_37653792_p2.
DSP Report: register data_142_V_read_1_reg_37677369_reg is absorbed into DSP add_ln703_2086_fu_37653792_p2.
DSP Report: operator add_ln703_2086_fu_37653792_p2 is absorbed into DSP add_ln703_2086_fu_37653792_p2.
DSP Report: operator mul_ln1118_1690_fu_5459_p2 is absorbed into DSP add_ln703_2086_fu_37653792_p2.
DSP Report: Generating DSP add_ln703_2086_fu_37653792_p2, operation Mode is: PCIN+A''*(B:0x9e).
DSP Report: register data_144_V_read_int_reg_reg is absorbed into DSP add_ln703_2086_fu_37653792_p2.
DSP Report: register data_144_V_read_1_reg_37677342_reg is absorbed into DSP add_ln703_2086_fu_37653792_p2.
DSP Report: operator add_ln703_2086_fu_37653792_p2 is absorbed into DSP add_ln703_2086_fu_37653792_p2.
DSP Report: operator mul_ln1118_1716_fu_5599_p2 is absorbed into DSP add_ln703_2086_fu_37653792_p2.
DSP Report: Generating DSP add_ln703_2086_reg_37681740_reg, operation Mode is: PCIN+A''*(B:0x85).
DSP Report: register data_141_V_read_int_reg_reg is absorbed into DSP add_ln703_2086_reg_37681740_reg.
DSP Report: register data_141_V_read_1_reg_37677380_reg is absorbed into DSP add_ln703_2086_reg_37681740_reg.
DSP Report: register add_ln703_2086_reg_37681740_reg is absorbed into DSP add_ln703_2086_reg_37681740_reg.
DSP Report: operator add_ln703_2086_fu_37653792_p2 is absorbed into DSP add_ln703_2086_reg_37681740_reg.
DSP Report: operator mul_ln1118_1677_fu_3861_p2 is absorbed into DSP add_ln703_2086_reg_37681740_reg.
DSP Report: Generating DSP mul_ln1118_1948_fu_5818_p2, operation Mode is: A''*(B:0x3ff61).
DSP Report: register mul_ln1118_1948_fu_5818_p2 is absorbed into DSP mul_ln1118_1948_fu_5818_p2.
DSP Report: register mul_ln1118_1948_fu_5818_p2 is absorbed into DSP mul_ln1118_1948_fu_5818_p2.
DSP Report: operator mul_ln1118_1948_fu_5818_p2 is absorbed into DSP mul_ln1118_1948_fu_5818_p2.
DSP Report: Generating DSP mul_ln1118_1778_fu_6880_p2, operation Mode is: A''*(B:0x3ff51).
DSP Report: register mul_ln1118_1778_fu_6880_p2 is absorbed into DSP mul_ln1118_1778_fu_6880_p2.
DSP Report: register mul_ln1118_1778_fu_6880_p2 is absorbed into DSP mul_ln1118_1778_fu_6880_p2.
DSP Report: operator mul_ln1118_1778_fu_6880_p2 is absorbed into DSP mul_ln1118_1778_fu_6880_p2.
DSP Report: Generating DSP mul_ln1118_2066_fu_4801_p2, operation Mode is: A''*(B:0x3ff61).
DSP Report: register mul_ln1118_2066_fu_4801_p2 is absorbed into DSP mul_ln1118_2066_fu_4801_p2.
DSP Report: register mul_ln1118_2066_fu_4801_p2 is absorbed into DSP mul_ln1118_2066_fu_4801_p2.
DSP Report: operator mul_ln1118_2066_fu_4801_p2 is absorbed into DSP mul_ln1118_2066_fu_4801_p2.
DSP Report: Generating DSP mul_ln1118_1730_fu_6868_p2, operation Mode is: A''*(B:0xe1).
DSP Report: register data_145_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1730_fu_6868_p2.
DSP Report: register data_145_V_read_1_reg_37677333_reg is absorbed into DSP mul_ln1118_1730_fu_6868_p2.
DSP Report: operator mul_ln1118_1730_fu_6868_p2 is absorbed into DSP mul_ln1118_1730_fu_6868_p2.
DSP Report: Generating DSP add_ln703_2089_fu_37653818_p2, operation Mode is: PCIN+A''*(B:0x99).
DSP Report: register data_157_V_read_int_reg_reg is absorbed into DSP add_ln703_2089_fu_37653818_p2.
DSP Report: register data_157_V_read_1_reg_37677160_reg is absorbed into DSP add_ln703_2089_fu_37653818_p2.
DSP Report: operator add_ln703_2089_fu_37653818_p2 is absorbed into DSP add_ln703_2089_fu_37653818_p2.
DSP Report: operator mul_ln1118_1873_fu_4781_p2 is absorbed into DSP add_ln703_2089_fu_37653818_p2.
DSP Report: Generating DSP add_ln703_2089_fu_37653818_p2, operation Mode is: PCIN+A''*(B:0x8d).
DSP Report: register data_161_V_read_int_reg_reg is absorbed into DSP add_ln703_2089_fu_37653818_p2.
DSP Report: register data_161_V_read_1_reg_37677106_reg is absorbed into DSP add_ln703_2089_fu_37653818_p2.
DSP Report: operator add_ln703_2089_fu_37653818_p2 is absorbed into DSP add_ln703_2089_fu_37653818_p2.
DSP Report: operator mul_ln1118_1922_fu_6223_p2 is absorbed into DSP add_ln703_2089_fu_37653818_p2.
DSP Report: Generating DSP add_ln703_2089_reg_37681745_reg, operation Mode is: PCIN+A''*(B:0x8f).
DSP Report: register data_153_V_read_int_reg_reg is absorbed into DSP add_ln703_2089_reg_37681745_reg.
DSP Report: register data_153_V_read_1_reg_37677216_reg is absorbed into DSP add_ln703_2089_reg_37681745_reg.
DSP Report: register add_ln703_2089_reg_37681745_reg is absorbed into DSP add_ln703_2089_reg_37681745_reg.
DSP Report: operator add_ln703_2089_fu_37653818_p2 is absorbed into DSP add_ln703_2089_reg_37681745_reg.
DSP Report: operator mul_ln1118_1827_fu_6961_p2 is absorbed into DSP add_ln703_2089_reg_37681745_reg.
DSP Report: Generating DSP mul_ln1118_2323_fu_3965_p2, operation Mode is: A''*(B:0x3ff4b).
DSP Report: register mul_ln1118_2323_fu_3965_p2 is absorbed into DSP mul_ln1118_2323_fu_3965_p2.
DSP Report: register mul_ln1118_2323_fu_3965_p2 is absorbed into DSP mul_ln1118_2323_fu_3965_p2.
DSP Report: operator mul_ln1118_2323_fu_3965_p2 is absorbed into DSP mul_ln1118_2323_fu_3965_p2.
DSP Report: Generating DSP mul_ln1118_2568_fu_4501_p2, operation Mode is: A''*(B:0x3ff63).
DSP Report: register mul_ln1118_2568_fu_4501_p2 is absorbed into DSP mul_ln1118_2568_fu_4501_p2.
DSP Report: register mul_ln1118_2568_fu_4501_p2 is absorbed into DSP mul_ln1118_2568_fu_4501_p2.
DSP Report: operator mul_ln1118_2568_fu_4501_p2 is absorbed into DSP mul_ln1118_2568_fu_4501_p2.
DSP Report: Generating DSP add_ln703_2887_fu_37658704_p2, operation Mode is: C+A''*(B:0xc6).
DSP Report: register data_109_V_read_int_reg_reg is absorbed into DSP add_ln703_2887_fu_37658704_p2.
DSP Report: register data_109_V_read_1_reg_37677804_reg is absorbed into DSP add_ln703_2887_fu_37658704_p2.
DSP Report: operator add_ln703_2887_fu_37658704_p2 is absorbed into DSP add_ln703_2887_fu_37658704_p2.
DSP Report: operator mul_ln1118_1287_fu_5605_p2 is absorbed into DSP add_ln703_2887_fu_37658704_p2.
DSP Report: Generating DSP mul_ln1118_2034_fu_3972_p2, operation Mode is: A''*(B:0x3ff57).
DSP Report: register mul_ln1118_2034_fu_3972_p2 is absorbed into DSP mul_ln1118_2034_fu_3972_p2.
DSP Report: register mul_ln1118_2034_fu_3972_p2 is absorbed into DSP mul_ln1118_2034_fu_3972_p2.
DSP Report: operator mul_ln1118_2034_fu_3972_p2 is absorbed into DSP mul_ln1118_2034_fu_3972_p2.
DSP Report: Generating DSP mul_ln1118_1812_fu_7059_p2, operation Mode is: A''*(B:0x3ff7d).
DSP Report: register mul_ln1118_1812_fu_7059_p2 is absorbed into DSP mul_ln1118_1812_fu_7059_p2.
DSP Report: register mul_ln1118_1812_fu_7059_p2 is absorbed into DSP mul_ln1118_1812_fu_7059_p2.
DSP Report: operator mul_ln1118_1812_fu_7059_p2 is absorbed into DSP mul_ln1118_1812_fu_7059_p2.
DSP Report: Generating DSP mul_ln1118_2078_fu_4700_p2, operation Mode is: A''*(B:0x3ff33).
DSP Report: register mul_ln1118_2078_fu_4700_p2 is absorbed into DSP mul_ln1118_2078_fu_4700_p2.
DSP Report: register mul_ln1118_2078_fu_4700_p2 is absorbed into DSP mul_ln1118_2078_fu_4700_p2.
DSP Report: operator mul_ln1118_2078_fu_4700_p2 is absorbed into DSP mul_ln1118_2078_fu_4700_p2.
DSP Report: Generating DSP mul_ln1118_2064_fu_6049_p2, operation Mode is: A''*(B:0x3ff26).
DSP Report: register mul_ln1118_2064_fu_6049_p2 is absorbed into DSP mul_ln1118_2064_fu_6049_p2.
DSP Report: register mul_ln1118_2064_fu_6049_p2 is absorbed into DSP mul_ln1118_2064_fu_6049_p2.
DSP Report: operator mul_ln1118_2064_fu_6049_p2 is absorbed into DSP mul_ln1118_2064_fu_6049_p2.
DSP Report: Generating DSP mul_ln1118_1457_fu_5232_p2, operation Mode is: A''*(B:0x3ff3c).
DSP Report: register mul_ln1118_1457_fu_5232_p2 is absorbed into DSP mul_ln1118_1457_fu_5232_p2.
DSP Report: register mul_ln1118_1457_fu_5232_p2 is absorbed into DSP mul_ln1118_1457_fu_5232_p2.
DSP Report: operator mul_ln1118_1457_fu_5232_p2 is absorbed into DSP mul_ln1118_1457_fu_5232_p2.
DSP Report: Generating DSP mul_ln1118_1447_fu_5222_p2, operation Mode is: A''*(B:0x3ff56).
DSP Report: register mul_ln1118_1447_fu_5222_p2 is absorbed into DSP mul_ln1118_1447_fu_5222_p2.
DSP Report: register mul_ln1118_1447_fu_5222_p2 is absorbed into DSP mul_ln1118_1447_fu_5222_p2.
DSP Report: operator mul_ln1118_1447_fu_5222_p2 is absorbed into DSP mul_ln1118_1447_fu_5222_p2.
DSP Report: Generating DSP mul_ln1118_2590_fu_6293_p2, operation Mode is: A''*(B:0x143).
DSP Report: register data_217_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2590_fu_6293_p2.
DSP Report: register data_217_V_read_1_reg_37676381_reg is absorbed into DSP mul_ln1118_2590_fu_6293_p2.
DSP Report: operator mul_ln1118_2590_fu_6293_p2 is absorbed into DSP mul_ln1118_2590_fu_6293_p2.
DSP Report: Generating DSP add_ln703_2876_fu_37658614_p2, operation Mode is: PCIN+A''*(B:0x125).
DSP Report: register data_220_V_read_int_reg_reg is absorbed into DSP add_ln703_2876_fu_37658614_p2.
DSP Report: register data_220_V_read_1_reg_37676344_reg is absorbed into DSP add_ln703_2876_fu_37658614_p2.
DSP Report: operator add_ln703_2876_fu_37658614_p2 is absorbed into DSP add_ln703_2876_fu_37658614_p2.
DSP Report: operator mul_ln1118_2632_fu_7140_p2 is absorbed into DSP add_ln703_2876_fu_37658614_p2.
DSP Report: Generating DSP mul_ln1118_1373_fu_4734_p2, operation Mode is: A''*(B:0x3ff0a).
DSP Report: register mul_ln1118_1373_fu_4734_p2 is absorbed into DSP mul_ln1118_1373_fu_4734_p2.
DSP Report: register mul_ln1118_1373_fu_4734_p2 is absorbed into DSP mul_ln1118_1373_fu_4734_p2.
DSP Report: operator mul_ln1118_1373_fu_4734_p2 is absorbed into DSP mul_ln1118_1373_fu_4734_p2.
DSP Report: Generating DSP add_ln703_2877_fu_37658624_p2, operation Mode is: C+A''*(B:0x112).
DSP Report: register data_228_V_read_int_reg_reg is absorbed into DSP add_ln703_2877_fu_37658624_p2.
DSP Report: register data_228_V_read_1_reg_37676236_reg is absorbed into DSP add_ln703_2877_fu_37658624_p2.
DSP Report: operator add_ln703_2877_fu_37658624_p2 is absorbed into DSP add_ln703_2877_fu_37658624_p2.
DSP Report: operator mul_ln1118_2723_fu_4249_p2 is absorbed into DSP add_ln703_2877_fu_37658624_p2.
DSP Report: Generating DSP mul_ln1118_1801_fu_7635_p2, operation Mode is: A''*(B:0x1d8).
DSP Report: register data_151_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1801_fu_7635_p2.
DSP Report: register data_151_V_read_1_reg_37677247_reg is absorbed into DSP mul_ln1118_1801_fu_7635_p2.
DSP Report: operator mul_ln1118_1801_fu_7635_p2 is absorbed into DSP mul_ln1118_1801_fu_7635_p2.
DSP Report: Generating DSP add_ln703_2306_fu_37655134_p2, operation Mode is: PCIN+A''*(B:0x1a5).
DSP Report: register data_157_V_read_int_reg_reg is absorbed into DSP add_ln703_2306_fu_37655134_p2.
DSP Report: register data_157_V_read_1_reg_37677160_reg is absorbed into DSP add_ln703_2306_fu_37655134_p2.
DSP Report: operator add_ln703_2306_fu_37655134_p2 is absorbed into DSP add_ln703_2306_fu_37655134_p2.
DSP Report: operator mul_ln1118_1872_fu_5407_p2 is absorbed into DSP add_ln703_2306_fu_37655134_p2.
DSP Report: Generating DSP add_ln703_2306_reg_37681990_reg, operation Mode is: PCIN+A''*(B:0x1b4).
DSP Report: register data_162_V_read_int_reg_reg is absorbed into DSP add_ln703_2306_reg_37681990_reg.
DSP Report: register data_162_V_read_1_reg_37677094_reg is absorbed into DSP add_ln703_2306_reg_37681990_reg.
DSP Report: register add_ln703_2306_reg_37681990_reg is absorbed into DSP add_ln703_2306_reg_37681990_reg.
DSP Report: operator add_ln703_2306_fu_37655134_p2 is absorbed into DSP add_ln703_2306_reg_37681990_reg.
DSP Report: operator mul_ln1118_1934_fu_5804_p2 is absorbed into DSP add_ln703_2306_reg_37681990_reg.
DSP Report: Generating DSP mul_ln1118_2094_fu_4829_p2, operation Mode is: A''*(B:0x13f).
DSP Report: register data_175_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2094_fu_4829_p2.
DSP Report: register data_175_V_read_1_reg_37676940_reg is absorbed into DSP mul_ln1118_2094_fu_4829_p2.
DSP Report: operator mul_ln1118_2094_fu_4829_p2 is absorbed into DSP mul_ln1118_2094_fu_4829_p2.
DSP Report: Generating DSP add_ln703_2308_fu_37655146_p2, operation Mode is: PCIN+A''*(B:0x160).
DSP Report: register data_181_V_read_int_reg_reg is absorbed into DSP add_ln703_2308_fu_37655146_p2.
DSP Report: register data_181_V_read_1_reg_37676858_reg is absorbed into DSP add_ln703_2308_fu_37655146_p2.
DSP Report: operator add_ln703_2308_fu_37655146_p2 is absorbed into DSP add_ln703_2308_fu_37655146_p2.
DSP Report: operator mul_ln1118_2169_fu_7175_p2 is absorbed into DSP add_ln703_2308_fu_37655146_p2.
DSP Report: Generating DSP add_ln703_2308_reg_37681995_reg, operation Mode is: PCIN+A''*(B:0x127).
DSP Report: register data_184_V_read_int_reg_reg is absorbed into DSP add_ln703_2308_reg_37681995_reg.
DSP Report: register data_184_V_read_1_reg_37676819_reg is absorbed into DSP add_ln703_2308_reg_37681995_reg.
DSP Report: register add_ln703_2308_reg_37681995_reg is absorbed into DSP add_ln703_2308_reg_37681995_reg.
DSP Report: operator add_ln703_2308_fu_37655146_p2 is absorbed into DSP add_ln703_2308_reg_37681995_reg.
DSP Report: operator mul_ln1118_2206_fu_7567_p2 is absorbed into DSP add_ln703_2308_reg_37681995_reg.
DSP Report: Generating DSP mul_ln1118_2442_fu_4990_p2, operation Mode is: A''*(B:0x3ffd3).
DSP Report: register mul_ln1118_2442_fu_4990_p2 is absorbed into DSP mul_ln1118_2442_fu_4990_p2.
DSP Report: register mul_ln1118_2442_fu_4990_p2 is absorbed into DSP mul_ln1118_2442_fu_4990_p2.
DSP Report: operator mul_ln1118_2442_fu_4990_p2 is absorbed into DSP mul_ln1118_2442_fu_4990_p2.
DSP Report: Generating DSP add_ln703_2839_fu_37658368_p2, operation Mode is: C'+A''*(B:0x29).
DSP Report: register data_144_V_read_int_reg_reg is absorbed into DSP add_ln703_2839_fu_37658368_p2.
DSP Report: register add_ln703_2839_fu_37658368_p2 is absorbed into DSP add_ln703_2839_fu_37658368_p2.
DSP Report: register data_144_V_read_1_reg_37677342_reg is absorbed into DSP add_ln703_2839_fu_37658368_p2.
DSP Report: operator add_ln703_2839_fu_37658368_p2 is absorbed into DSP add_ln703_2839_fu_37658368_p2.
DSP Report: operator mul_ln1118_1713_fu_4233_p2 is absorbed into DSP add_ln703_2839_fu_37658368_p2.
DSP Report: Generating DSP mul_ln1118_2018_fu_7494_p2, operation Mode is: A''*(B:0x36).
DSP Report: register data_170_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2018_fu_7494_p2.
DSP Report: register data_170_V_read_1_reg_37676994_reg is absorbed into DSP mul_ln1118_2018_fu_7494_p2.
DSP Report: operator mul_ln1118_2018_fu_7494_p2 is absorbed into DSP mul_ln1118_2018_fu_7494_p2.
DSP Report: Generating DSP add_ln703_2841_fu_37658388_p2, operation Mode is: PCIN+A''*(B:0x32).
DSP Report: register data_181_V_read_int_reg_reg is absorbed into DSP add_ln703_2841_fu_37658388_p2.
DSP Report: register data_181_V_read_1_reg_37676858_reg is absorbed into DSP add_ln703_2841_fu_37658388_p2.
DSP Report: operator add_ln703_2841_fu_37658388_p2 is absorbed into DSP add_ln703_2841_fu_37658388_p2.
DSP Report: operator mul_ln1118_2166_fu_6890_p2 is absorbed into DSP add_ln703_2841_fu_37658388_p2.
DSP Report: Generating DSP mul_ln1118_1753_fu_6755_p2, operation Mode is: A''*(B:0x3ffe6).
DSP Report: register mul_ln1118_1753_fu_6755_p2 is absorbed into DSP mul_ln1118_1753_fu_6755_p2.
DSP Report: register mul_ln1118_1753_fu_6755_p2 is absorbed into DSP mul_ln1118_1753_fu_6755_p2.
DSP Report: operator mul_ln1118_1753_fu_6755_p2 is absorbed into DSP mul_ln1118_1753_fu_6755_p2.
DSP Report: Generating DSP add_ln703_2842_fu_37658398_p2, operation Mode is: C+A''*(B:0x3b).
DSP Report: register data_220_V_read_int_reg_reg is absorbed into DSP add_ln703_2842_fu_37658398_p2.
DSP Report: register data_220_V_read_1_reg_37676344_reg is absorbed into DSP add_ln703_2842_fu_37658398_p2.
DSP Report: operator add_ln703_2842_fu_37658398_p2 is absorbed into DSP add_ln703_2842_fu_37658398_p2.
DSP Report: operator mul_ln1118_2631_fu_7084_p2 is absorbed into DSP add_ln703_2842_fu_37658398_p2.
DSP Report: Generating DSP mul_ln1118_1829_fu_4456_p2, operation Mode is: A''*(B:0x3ff93).
DSP Report: register mul_ln1118_1829_fu_4456_p2 is absorbed into DSP mul_ln1118_1829_fu_4456_p2.
DSP Report: register mul_ln1118_1829_fu_4456_p2 is absorbed into DSP mul_ln1118_1829_fu_4456_p2.
DSP Report: operator mul_ln1118_1829_fu_4456_p2 is absorbed into DSP mul_ln1118_1829_fu_4456_p2.
DSP Report: Generating DSP mul_ln1118_1781_fu_3923_p2, operation Mode is: A''*(B:0x3ffa6).
DSP Report: register mul_ln1118_1781_fu_3923_p2 is absorbed into DSP mul_ln1118_1781_fu_3923_p2.
DSP Report: register mul_ln1118_1781_fu_3923_p2 is absorbed into DSP mul_ln1118_1781_fu_3923_p2.
DSP Report: operator mul_ln1118_1781_fu_3923_p2 is absorbed into DSP mul_ln1118_1781_fu_3923_p2.
DSP Report: Generating DSP mul_ln1118_2613_fu_5939_p2, operation Mode is: A''*(B:0x3ff46).
DSP Report: register mul_ln1118_2613_fu_5939_p2 is absorbed into DSP mul_ln1118_2613_fu_5939_p2.
DSP Report: register mul_ln1118_2613_fu_5939_p2 is absorbed into DSP mul_ln1118_2613_fu_5939_p2.
DSP Report: operator mul_ln1118_2613_fu_5939_p2 is absorbed into DSP mul_ln1118_2613_fu_5939_p2.
DSP Report: Generating DSP mul_ln1118_2399_fu_5796_p2, operation Mode is: A''*(B:0x3ff5e).
DSP Report: register mul_ln1118_2399_fu_5796_p2 is absorbed into DSP mul_ln1118_2399_fu_5796_p2.
DSP Report: register mul_ln1118_2399_fu_5796_p2 is absorbed into DSP mul_ln1118_2399_fu_5796_p2.
DSP Report: operator mul_ln1118_2399_fu_5796_p2 is absorbed into DSP mul_ln1118_2399_fu_5796_p2.
DSP Report: Generating DSP mul_ln1118_2425_fu_7288_p2, operation Mode is: A''*(B:0x3ff63).
DSP Report: register mul_ln1118_2425_fu_7288_p2 is absorbed into DSP mul_ln1118_2425_fu_7288_p2.
DSP Report: register mul_ln1118_2425_fu_7288_p2 is absorbed into DSP mul_ln1118_2425_fu_7288_p2.
DSP Report: operator mul_ln1118_2425_fu_7288_p2 is absorbed into DSP mul_ln1118_2425_fu_7288_p2.
DSP Report: Generating DSP mul_ln1118_2826_fu_7199_p2, operation Mode is: A''*(B:0x3ff17).
DSP Report: register mul_ln1118_2826_fu_7199_p2 is absorbed into DSP mul_ln1118_2826_fu_7199_p2.
DSP Report: register mul_ln1118_2826_fu_7199_p2 is absorbed into DSP mul_ln1118_2826_fu_7199_p2.
DSP Report: operator mul_ln1118_2826_fu_7199_p2 is absorbed into DSP mul_ln1118_2826_fu_7199_p2.
DSP Report: Generating DSP mul_ln1118_1660_fu_6928_p2, operation Mode is: A''*(B:0xd2).
DSP Report: register data_139_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1660_fu_6928_p2.
DSP Report: register data_139_V_read_1_reg_37677408_reg is absorbed into DSP mul_ln1118_1660_fu_6928_p2.
DSP Report: operator mul_ln1118_1660_fu_6928_p2 is absorbed into DSP mul_ln1118_1660_fu_6928_p2.
DSP Report: Generating DSP add_ln703_3833_fu_37664803_p2, operation Mode is: PCIN+A''*(B:0x8d).
DSP Report: register data_159_V_read_int_reg_reg is absorbed into DSP add_ln703_3833_fu_37664803_p2.
DSP Report: register data_159_V_read_1_reg_37677131_reg is absorbed into DSP add_ln703_3833_fu_37664803_p2.
DSP Report: operator add_ln703_3833_fu_37664803_p2 is absorbed into DSP add_ln703_3833_fu_37664803_p2.
DSP Report: operator mul_ln1118_1903_fu_4060_p2 is absorbed into DSP add_ln703_3833_fu_37664803_p2.
DSP Report: Generating DSP mul_ln1118_1952_fu_5822_p2, operation Mode is: A''*(B:0xd2).
DSP Report: register data_163_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1952_fu_5822_p2.
DSP Report: register data_163_V_read_1_reg_37677081_reg is absorbed into DSP mul_ln1118_1952_fu_5822_p2.
DSP Report: operator mul_ln1118_1952_fu_5822_p2 is absorbed into DSP mul_ln1118_1952_fu_5822_p2.
DSP Report: Generating DSP add_ln703_3837_fu_37664839_p2, operation Mode is: PCIN+A''*(B:0xb3).
DSP Report: register data_171_V_read_int_reg_reg is absorbed into DSP add_ln703_3837_fu_37664839_p2.
DSP Report: register data_171_V_read_1_reg_37676980_reg is absorbed into DSP add_ln703_3837_fu_37664839_p2.
DSP Report: operator add_ln703_3837_fu_37664839_p2 is absorbed into DSP add_ln703_3837_fu_37664839_p2.
DSP Report: operator mul_ln1118_2042_fu_6531_p2 is absorbed into DSP add_ln703_3837_fu_37664839_p2.
DSP Report: Generating DSP add_ln703_3837_fu_37664839_p2, operation Mode is: PCIN+A''*(B:0xfa).
DSP Report: register data_190_V_read_int_reg_reg is absorbed into DSP add_ln703_3837_fu_37664839_p2.
DSP Report: register data_190_V_read_1_reg_37676741_reg is absorbed into DSP add_ln703_3837_fu_37664839_p2.
DSP Report: operator add_ln703_3837_fu_37664839_p2 is absorbed into DSP add_ln703_3837_fu_37664839_p2.
DSP Report: operator mul_ln1118_2283_fu_6606_p2 is absorbed into DSP add_ln703_3837_fu_37664839_p2.
DSP Report: Generating DSP add_ln703_3837_reg_37683625_reg, operation Mode is: PCIN+A''*(B:0xd7).
DSP Report: register data_165_V_read_int_reg_reg is absorbed into DSP add_ln703_3837_reg_37683625_reg.
DSP Report: register data_165_V_read_1_reg_37677055_reg is absorbed into DSP add_ln703_3837_reg_37683625_reg.
DSP Report: register add_ln703_3837_reg_37683625_reg is absorbed into DSP add_ln703_3837_reg_37683625_reg.
DSP Report: operator add_ln703_3837_fu_37664839_p2 is absorbed into DSP add_ln703_3837_reg_37683625_reg.
DSP Report: operator mul_ln1118_1970_fu_5843_p2 is absorbed into DSP add_ln703_3837_reg_37683625_reg.
DSP Report: Generating DSP mul_ln1118_1379_fu_4587_p2, operation Mode is: A''*(B:0x3ff16).
DSP Report: register mul_ln1118_1379_fu_4587_p2 is absorbed into DSP mul_ln1118_1379_fu_4587_p2.
DSP Report: register mul_ln1118_1379_fu_4587_p2 is absorbed into DSP mul_ln1118_1379_fu_4587_p2.
DSP Report: operator mul_ln1118_1379_fu_4587_p2 is absorbed into DSP mul_ln1118_1379_fu_4587_p2.
DSP Report: Generating DSP mul_ln1118_1352_fu_6375_p2, operation Mode is: A''*(B:0x3ff58).
DSP Report: register mul_ln1118_1352_fu_6375_p2 is absorbed into DSP mul_ln1118_1352_fu_6375_p2.
DSP Report: register mul_ln1118_1352_fu_6375_p2 is absorbed into DSP mul_ln1118_1352_fu_6375_p2.
DSP Report: operator mul_ln1118_1352_fu_6375_p2 is absorbed into DSP mul_ln1118_1352_fu_6375_p2.
DSP Report: Generating DSP mul_ln1118_1453_fu_6476_p2, operation Mode is: A''*(B:0x3ff69).
DSP Report: register mul_ln1118_1453_fu_6476_p2 is absorbed into DSP mul_ln1118_1453_fu_6476_p2.
DSP Report: register mul_ln1118_1453_fu_6476_p2 is absorbed into DSP mul_ln1118_1453_fu_6476_p2.
DSP Report: operator mul_ln1118_1453_fu_6476_p2 is absorbed into DSP mul_ln1118_1453_fu_6476_p2.
DSP Report: Generating DSP mul_ln1118_1635_fu_7429_p2, operation Mode is: A''*(B:0x3ff76).
DSP Report: register mul_ln1118_1635_fu_7429_p2 is absorbed into DSP mul_ln1118_1635_fu_7429_p2.
DSP Report: register mul_ln1118_1635_fu_7429_p2 is absorbed into DSP mul_ln1118_1635_fu_7429_p2.
DSP Report: operator mul_ln1118_1635_fu_7429_p2 is absorbed into DSP mul_ln1118_1635_fu_7429_p2.
DSP Report: Generating DSP mul_ln1118_1623_fu_5696_p2, operation Mode is: A''*(B:0x54).
DSP Report: register data_136_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1623_fu_5696_p2.
DSP Report: register data_136_V_read_1_reg_37677450_reg is absorbed into DSP mul_ln1118_1623_fu_5696_p2.
DSP Report: operator mul_ln1118_1623_fu_5696_p2 is absorbed into DSP mul_ln1118_1623_fu_5696_p2.
DSP Report: Generating DSP add_ln703_2184_reg_37681840_reg, operation Mode is: (PCIN+(A:0x0):B2+C')'.
DSP Report: register data_160_V_read_1_reg_37677119_reg is absorbed into DSP add_ln703_2184_reg_37681840_reg.
DSP Report: register add_ln703_2184_reg_37681840_reg is absorbed into DSP add_ln703_2184_reg_37681840_reg.
DSP Report: register add_ln703_2184_reg_37681840_reg is absorbed into DSP add_ln703_2184_reg_37681840_reg.
DSP Report: operator add_ln703_2184_fu_37654406_p2 is absorbed into DSP add_ln703_2184_reg_37681840_reg.
DSP Report: Generating DSP mul_ln1118_1539_fu_7077_p2, operation Mode is: A''*(B:0x3ffd3).
DSP Report: register mul_ln1118_1539_fu_7077_p2 is absorbed into DSP mul_ln1118_1539_fu_7077_p2.
DSP Report: register mul_ln1118_1539_fu_7077_p2 is absorbed into DSP mul_ln1118_1539_fu_7077_p2.
DSP Report: operator mul_ln1118_1539_fu_7077_p2 is absorbed into DSP mul_ln1118_1539_fu_7077_p2.
DSP Report: Generating DSP mul_ln1118_1462_fu_3872_p2, operation Mode is: A''*(B:0x3ffd3).
DSP Report: register mul_ln1118_1462_fu_3872_p2 is absorbed into DSP mul_ln1118_1462_fu_3872_p2.
DSP Report: register mul_ln1118_1462_fu_3872_p2 is absorbed into DSP mul_ln1118_1462_fu_3872_p2.
DSP Report: operator mul_ln1118_1462_fu_3872_p2 is absorbed into DSP mul_ln1118_1462_fu_3872_p2.
DSP Report: Generating DSP mul_ln1118_1378_fu_7380_p2, operation Mode is: A''*(B:0x3ffd6).
DSP Report: register mul_ln1118_1378_fu_7380_p2 is absorbed into DSP mul_ln1118_1378_fu_7380_p2.
DSP Report: register mul_ln1118_1378_fu_7380_p2 is absorbed into DSP mul_ln1118_1378_fu_7380_p2.
DSP Report: operator mul_ln1118_1378_fu_7380_p2 is absorbed into DSP mul_ln1118_1378_fu_7380_p2.
DSP Report: Generating DSP mul_ln1118_1936_fu_5806_p2, operation Mode is: A''*(B:0x56).
DSP Report: register data_162_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1936_fu_5806_p2.
DSP Report: register data_162_V_read_1_reg_37677094_reg is absorbed into DSP mul_ln1118_1936_fu_5806_p2.
DSP Report: operator mul_ln1118_1936_fu_5806_p2 is absorbed into DSP mul_ln1118_1936_fu_5806_p2.
DSP Report: Generating DSP mul_ln1118_1248_fu_6098_p2, operation Mode is: A''*(B:0x3ffc7).
DSP Report: register mul_ln1118_1248_fu_6098_p2 is absorbed into DSP mul_ln1118_1248_fu_6098_p2.
DSP Report: register mul_ln1118_1248_fu_6098_p2 is absorbed into DSP mul_ln1118_1248_fu_6098_p2.
DSP Report: operator mul_ln1118_1248_fu_6098_p2 is absorbed into DSP mul_ln1118_1248_fu_6098_p2.
DSP Report: Generating DSP add_ln703_2186_reg_37681845_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_2186_reg_37681845_reg is absorbed into DSP add_ln703_2186_reg_37681845_reg.
DSP Report: operator add_ln703_2186_fu_37654418_p2 is absorbed into DSP add_ln703_2186_reg_37681845_reg.
DSP Report: Generating DSP mul_ln1118_1958_fu_5831_p2, operation Mode is: A''*(B:0x3ffce).
DSP Report: register mul_ln1118_1958_fu_5831_p2 is absorbed into DSP mul_ln1118_1958_fu_5831_p2.
DSP Report: register mul_ln1118_1958_fu_5831_p2 is absorbed into DSP mul_ln1118_1958_fu_5831_p2.
DSP Report: operator mul_ln1118_1958_fu_5831_p2 is absorbed into DSP mul_ln1118_1958_fu_5831_p2.
DSP Report: Generating DSP mul_ln1118_1840_fu_5716_p2, operation Mode is: A''*(B:0x3ffcb).
DSP Report: register mul_ln1118_1840_fu_5716_p2 is absorbed into DSP mul_ln1118_1840_fu_5716_p2.
DSP Report: register mul_ln1118_1840_fu_5716_p2 is absorbed into DSP mul_ln1118_1840_fu_5716_p2.
DSP Report: operator mul_ln1118_1840_fu_5716_p2 is absorbed into DSP mul_ln1118_1840_fu_5716_p2.
DSP Report: Generating DSP mul_ln1118_1640_fu_4302_p2, operation Mode is: A''*(B:0x49).
DSP Report: register data_138_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1640_fu_4302_p2.
DSP Report: register data_138_V_read_1_reg_37677420_reg is absorbed into DSP mul_ln1118_1640_fu_4302_p2.
DSP Report: operator mul_ln1118_1640_fu_4302_p2 is absorbed into DSP mul_ln1118_1640_fu_4302_p2.
DSP Report: Generating DSP add_ln703_2708_reg_37682460_reg, operation Mode is: PCIN+A''*(B:0x79).
DSP Report: register data_146_V_read_int_reg_reg is absorbed into DSP add_ln703_2708_reg_37682460_reg.
DSP Report: register data_146_V_read_1_reg_37677320_reg is absorbed into DSP add_ln703_2708_reg_37682460_reg.
DSP Report: register add_ln703_2708_reg_37682460_reg is absorbed into DSP add_ln703_2708_reg_37682460_reg.
DSP Report: operator add_ln703_2708_fu_37657556_p2 is absorbed into DSP add_ln703_2708_reg_37682460_reg.
DSP Report: operator mul_ln1118_1741_fu_4662_p2 is absorbed into DSP add_ln703_2708_reg_37682460_reg.
DSP Report: Generating DSP mul_ln1118_2062_fu_7504_p2, operation Mode is: A''*(B:0x72).
DSP Report: register data_173_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2062_fu_7504_p2.
DSP Report: register data_173_V_read_1_reg_37676959_reg is absorbed into DSP mul_ln1118_2062_fu_7504_p2.
DSP Report: operator mul_ln1118_2062_fu_7504_p2 is absorbed into DSP mul_ln1118_2062_fu_7504_p2.
DSP Report: Generating DSP add_ln703_2710_fu_37657572_p2, operation Mode is: PCIN+A''*(B:0x6d).
DSP Report: register data_174_V_read_int_reg_reg is absorbed into DSP add_ln703_2710_fu_37657572_p2.
DSP Report: register data_174_V_read_1_reg_37676948_reg is absorbed into DSP add_ln703_2710_fu_37657572_p2.
DSP Report: operator add_ln703_2710_fu_37657572_p2 is absorbed into DSP add_ln703_2710_fu_37657572_p2.
DSP Report: operator mul_ln1118_2076_fu_7321_p2 is absorbed into DSP add_ln703_2710_fu_37657572_p2.
DSP Report: Generating DSP add_ln703_2710_reg_37682465_reg, operation Mode is: PCIN+A''*(B:0x7b).
DSP Report: register data_179_V_read_int_reg_reg is absorbed into DSP add_ln703_2710_reg_37682465_reg.
DSP Report: register data_179_V_read_1_reg_37676884_reg is absorbed into DSP add_ln703_2710_reg_37682465_reg.
DSP Report: register add_ln703_2710_reg_37682465_reg is absorbed into DSP add_ln703_2710_reg_37682465_reg.
DSP Report: operator add_ln703_2710_fu_37657572_p2 is absorbed into DSP add_ln703_2710_reg_37682465_reg.
DSP Report: operator mul_ln1118_2141_fu_4148_p2 is absorbed into DSP add_ln703_2710_reg_37682465_reg.
DSP Report: Generating DSP mul_ln1118_1479_fu_5256_p2, operation Mode is: A''*(B:0x74).
DSP Report: register data_125_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1479_fu_5256_p2.
DSP Report: register data_125_V_read_1_reg_37677595_reg is absorbed into DSP mul_ln1118_1479_fu_5256_p2.
DSP Report: operator mul_ln1118_1479_fu_5256_p2 is absorbed into DSP mul_ln1118_1479_fu_5256_p2.
DSP Report: Generating DSP add_ln703_2707_fu_37657550_p2, operation Mode is: PCIN+A''*(B:0x72).
DSP Report: register data_119_V_read_int_reg_reg is absorbed into DSP add_ln703_2707_fu_37657550_p2.
DSP Report: register data_119_V_read_1_reg_37677677_reg is absorbed into DSP add_ln703_2707_fu_37657550_p2.
DSP Report: operator add_ln703_2707_fu_37657550_p2 is absorbed into DSP add_ln703_2707_fu_37657550_p2.
DSP Report: operator mul_ln1118_1407_fu_3922_p2 is absorbed into DSP add_ln703_2707_fu_37657550_p2.
DSP Report: Generating DSP mul_ln1118_2699_fu_7046_p2, operation Mode is: A''*(B:0x3ff8a).
DSP Report: register mul_ln1118_2699_fu_7046_p2 is absorbed into DSP mul_ln1118_2699_fu_7046_p2.
DSP Report: register mul_ln1118_2699_fu_7046_p2 is absorbed into DSP mul_ln1118_2699_fu_7046_p2.
DSP Report: operator mul_ln1118_2699_fu_7046_p2 is absorbed into DSP mul_ln1118_2699_fu_7046_p2.
DSP Report: Generating DSP mul_ln1118_2476_fu_7485_p2, operation Mode is: A''*(B:0x3feed).
DSP Report: register mul_ln1118_2476_fu_7485_p2 is absorbed into DSP mul_ln1118_2476_fu_7485_p2.
DSP Report: register mul_ln1118_2476_fu_7485_p2 is absorbed into DSP mul_ln1118_2476_fu_7485_p2.
DSP Report: operator mul_ln1118_2476_fu_7485_p2 is absorbed into DSP mul_ln1118_2476_fu_7485_p2.
DSP Report: Generating DSP mul_ln1118_2403_fu_4695_p2, operation Mode is: A''*(B:0x3fed5).
DSP Report: register mul_ln1118_2403_fu_4695_p2 is absorbed into DSP mul_ln1118_2403_fu_4695_p2.
DSP Report: register mul_ln1118_2403_fu_4695_p2 is absorbed into DSP mul_ln1118_2403_fu_4695_p2.
DSP Report: operator mul_ln1118_2403_fu_4695_p2 is absorbed into DSP mul_ln1118_2403_fu_4695_p2.
DSP Report: Generating DSP mul_ln1118_2441_fu_4989_p2, operation Mode is: A''*(B:0x3feba).
DSP Report: register mul_ln1118_2441_fu_4989_p2 is absorbed into DSP mul_ln1118_2441_fu_4989_p2.
DSP Report: register mul_ln1118_2441_fu_4989_p2 is absorbed into DSP mul_ln1118_2441_fu_4989_p2.
DSP Report: operator mul_ln1118_2441_fu_4989_p2 is absorbed into DSP mul_ln1118_2441_fu_4989_p2.
DSP Report: Generating DSP mul_ln1118_1607_fu_5378_p2, operation Mode is: A''*(B:0x3ff6d).
DSP Report: register mul_ln1118_1607_fu_5378_p2 is absorbed into DSP mul_ln1118_1607_fu_5378_p2.
DSP Report: register mul_ln1118_1607_fu_5378_p2 is absorbed into DSP mul_ln1118_1607_fu_5378_p2.
DSP Report: operator mul_ln1118_1607_fu_5378_p2 is absorbed into DSP mul_ln1118_1607_fu_5378_p2.
DSP Report: Generating DSP mul_ln1118_1526_fu_5476_p2, operation Mode is: A''*(B:0x3ff1f).
DSP Report: register mul_ln1118_1526_fu_5476_p2 is absorbed into DSP mul_ln1118_1526_fu_5476_p2.
DSP Report: register mul_ln1118_1526_fu_5476_p2 is absorbed into DSP mul_ln1118_1526_fu_5476_p2.
DSP Report: operator mul_ln1118_1526_fu_5476_p2 is absorbed into DSP mul_ln1118_1526_fu_5476_p2.
DSP Report: Generating DSP mul_ln1118_2317_fu_6194_p2, operation Mode is: A''*(B:0x15d).
DSP Report: register data_193_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2317_fu_6194_p2.
DSP Report: register data_193_V_read_1_reg_37676702_reg is absorbed into DSP mul_ln1118_2317_fu_6194_p2.
DSP Report: operator mul_ln1118_2317_fu_6194_p2 is absorbed into DSP mul_ln1118_2317_fu_6194_p2.
DSP Report: Generating DSP mul_ln1118_1246_fu_5190_p2, operation Mode is: A''*(B:0x3ff6f).
DSP Report: register mul_ln1118_1246_fu_5190_p2 is absorbed into DSP mul_ln1118_1246_fu_5190_p2.
DSP Report: register mul_ln1118_1246_fu_5190_p2 is absorbed into DSP mul_ln1118_1246_fu_5190_p2.
DSP Report: operator mul_ln1118_1246_fu_5190_p2 is absorbed into DSP mul_ln1118_1246_fu_5190_p2.
DSP Report: Generating DSP add_ln703_2396_fu_37655652_p2, operation Mode is: C+A''*(B:0x12c).
DSP Report: register data_202_V_read_int_reg_reg is absorbed into DSP add_ln703_2396_fu_37655652_p2.
DSP Report: register data_202_V_read_1_reg_37676570_reg is absorbed into DSP add_ln703_2396_fu_37655652_p2.
DSP Report: operator add_ln703_2396_fu_37655652_p2 is absorbed into DSP add_ln703_2396_fu_37655652_p2.
DSP Report: operator mul_ln1118_2407_fu_6707_p2 is absorbed into DSP add_ln703_2396_fu_37655652_p2.
DSP Report: Generating DSP mul_ln1118_2162_fu_6141_p2, operation Mode is: A''*(B:0x3ffcd).
DSP Report: register mul_ln1118_2162_fu_6141_p2 is absorbed into DSP mul_ln1118_2162_fu_6141_p2.
DSP Report: register mul_ln1118_2162_fu_6141_p2 is absorbed into DSP mul_ln1118_2162_fu_6141_p2.
DSP Report: operator mul_ln1118_2162_fu_6141_p2 is absorbed into DSP mul_ln1118_2162_fu_6141_p2.
DSP Report: Generating DSP mul_ln1118_1929_fu_6168_p2, operation Mode is: A''*(B:0x3ffd1).
DSP Report: register mul_ln1118_1929_fu_6168_p2 is absorbed into DSP mul_ln1118_1929_fu_6168_p2.
DSP Report: register mul_ln1118_1929_fu_6168_p2 is absorbed into DSP mul_ln1118_1929_fu_6168_p2.
DSP Report: operator mul_ln1118_1929_fu_6168_p2 is absorbed into DSP mul_ln1118_1929_fu_6168_p2.
DSP Report: Generating DSP mul_ln1118_1783_fu_5839_p2, operation Mode is: A''*(B:0x3ffce).
DSP Report: register mul_ln1118_1783_fu_5839_p2 is absorbed into DSP mul_ln1118_1783_fu_5839_p2.
DSP Report: register mul_ln1118_1783_fu_5839_p2 is absorbed into DSP mul_ln1118_1783_fu_5839_p2.
DSP Report: operator mul_ln1118_1783_fu_5839_p2 is absorbed into DSP mul_ln1118_1783_fu_5839_p2.
DSP Report: Generating DSP mul_ln1118_2629_fu_4106_p2, operation Mode is: A''*(B:0xa6).
DSP Report: register data_220_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2629_fu_4106_p2.
DSP Report: register data_220_V_read_1_reg_37676344_reg is absorbed into DSP mul_ln1118_2629_fu_4106_p2.
DSP Report: operator mul_ln1118_2629_fu_4106_p2 is absorbed into DSP mul_ln1118_2629_fu_4106_p2.
DSP Report: Generating DSP add_ln703_2586_fu_37656791_p2, operation Mode is: PCIN+A''*(B:0xb0).
DSP Report: register data_226_V_read_int_reg_reg is absorbed into DSP add_ln703_2586_fu_37656791_p2.
DSP Report: register data_226_V_read_1_reg_37676262_reg is absorbed into DSP add_ln703_2586_fu_37656791_p2.
DSP Report: operator add_ln703_2586_fu_37656791_p2 is absorbed into DSP add_ln703_2586_fu_37656791_p2.
DSP Report: operator mul_ln1118_2698_fu_6157_p2 is absorbed into DSP add_ln703_2586_fu_37656791_p2.
DSP Report: Generating DSP add_ln703_2586_reg_37682320_reg, operation Mode is: PCIN+A''*(B:0xef).
DSP Report: register data_228_V_read_int_reg_reg is absorbed into DSP add_ln703_2586_reg_37682320_reg.
DSP Report: register data_228_V_read_1_reg_37676236_reg is absorbed into DSP add_ln703_2586_reg_37682320_reg.
DSP Report: register add_ln703_2586_reg_37682320_reg is absorbed into DSP add_ln703_2586_reg_37682320_reg.
DSP Report: operator add_ln703_2586_fu_37656791_p2 is absorbed into DSP add_ln703_2586_reg_37682320_reg.
DSP Report: operator mul_ln1118_2721_fu_6139_p2 is absorbed into DSP add_ln703_2586_reg_37682320_reg.
DSP Report: Generating DSP mul_ln1118_1954_fu_4578_p2, operation Mode is: A''*(B:0x3ffe3).
DSP Report: register mul_ln1118_1954_fu_4578_p2 is absorbed into DSP mul_ln1118_1954_fu_4578_p2.
DSP Report: register mul_ln1118_1954_fu_4578_p2 is absorbed into DSP mul_ln1118_1954_fu_4578_p2.
DSP Report: operator mul_ln1118_1954_fu_4578_p2 is absorbed into DSP mul_ln1118_1954_fu_4578_p2.
DSP Report: Generating DSP mul_ln1118_1821_fu_5698_p2, operation Mode is: A''*(B:0x3ffe5).
DSP Report: register mul_ln1118_1821_fu_5698_p2 is absorbed into DSP mul_ln1118_1821_fu_5698_p2.
DSP Report: register mul_ln1118_1821_fu_5698_p2 is absorbed into DSP mul_ln1118_1821_fu_5698_p2.
DSP Report: operator mul_ln1118_1821_fu_5698_p2 is absorbed into DSP mul_ln1118_1821_fu_5698_p2.
DSP Report: Generating DSP mul_ln1118_2061_fu_7306_p2, operation Mode is: A''*(B:0x3ffcf).
DSP Report: register mul_ln1118_2061_fu_7306_p2 is absorbed into DSP mul_ln1118_2061_fu_7306_p2.
DSP Report: register mul_ln1118_2061_fu_7306_p2 is absorbed into DSP mul_ln1118_2061_fu_7306_p2.
DSP Report: operator mul_ln1118_2061_fu_7306_p2 is absorbed into DSP mul_ln1118_2061_fu_7306_p2.
DSP Report: Generating DSP mul_ln1118_2075_fu_7320_p2, operation Mode is: A''*(B:0x3ffcc).
DSP Report: register mul_ln1118_2075_fu_7320_p2 is absorbed into DSP mul_ln1118_2075_fu_7320_p2.
DSP Report: register mul_ln1118_2075_fu_7320_p2 is absorbed into DSP mul_ln1118_2075_fu_7320_p2.
DSP Report: operator mul_ln1118_2075_fu_7320_p2 is absorbed into DSP mul_ln1118_2075_fu_7320_p2.
DSP Report: Generating DSP mul_ln1118_2140_fu_6935_p2, operation Mode is: A''*(B:0x3ffd4).
DSP Report: register mul_ln1118_2140_fu_6935_p2 is absorbed into DSP mul_ln1118_2140_fu_6935_p2.
DSP Report: register mul_ln1118_2140_fu_6935_p2 is absorbed into DSP mul_ln1118_2140_fu_6935_p2.
DSP Report: operator mul_ln1118_2140_fu_6935_p2 is absorbed into DSP mul_ln1118_2140_fu_6935_p2.
DSP Report: Generating DSP add_ln703_2269_fu_37654908_p2, operation Mode is: C+A''*(B:0x2a).
DSP Report: register data_114_V_read_int_reg_reg is absorbed into DSP add_ln703_2269_fu_37654908_p2.
DSP Report: register data_114_V_read_1_reg_37677736_reg is absorbed into DSP add_ln703_2269_fu_37654908_p2.
DSP Report: operator add_ln703_2269_fu_37654908_p2 is absorbed into DSP add_ln703_2269_fu_37654908_p2.
DSP Report: operator mul_ln1118_1346_fu_6369_p2 is absorbed into DSP add_ln703_2269_fu_37654908_p2.
DSP Report: Generating DSP mul_ln1118_1867_fu_7460_p2, operation Mode is: A''*(B:0xe1).
DSP Report: register data_157_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1867_fu_7460_p2.
DSP Report: register data_157_V_read_1_reg_37677160_reg is absorbed into DSP mul_ln1118_1867_fu_7460_p2.
DSP Report: operator mul_ln1118_1867_fu_7460_p2 is absorbed into DSP mul_ln1118_1867_fu_7460_p2.
DSP Report: Generating DSP add_ln703_2241_fu_37654762_p2, operation Mode is: PCIN+A''*(B:0xab).
DSP Report: register data_160_V_read_int_reg_reg is absorbed into DSP add_ln703_2241_fu_37654762_p2.
DSP Report: register data_160_V_read_1_reg_37677119_reg is absorbed into DSP add_ln703_2241_fu_37654762_p2.
DSP Report: operator add_ln703_2241_fu_37654762_p2 is absorbed into DSP add_ln703_2241_fu_37654762_p2.
DSP Report: operator mul_ln1118_1906_fu_4343_p2 is absorbed into DSP add_ln703_2241_fu_37654762_p2.
DSP Report: Generating DSP add_ln703_2241_reg_37681905_reg, operation Mode is: PCIN+A''*(B:0xd8).
DSP Report: register data_175_V_read_int_reg_reg is absorbed into DSP add_ln703_2241_reg_37681905_reg.
DSP Report: register data_175_V_read_1_reg_37676940_reg is absorbed into DSP add_ln703_2241_reg_37681905_reg.
DSP Report: register add_ln703_2241_reg_37681905_reg is absorbed into DSP add_ln703_2241_reg_37681905_reg.
DSP Report: operator add_ln703_2241_fu_37654762_p2 is absorbed into DSP add_ln703_2241_reg_37681905_reg.
DSP Report: operator mul_ln1118_2089_fu_4711_p2 is absorbed into DSP add_ln703_2241_reg_37681905_reg.
DSP Report: Generating DSP mul_ln1118_1320_fu_6343_p2, operation Mode is: A''*(B:0xe6).
DSP Report: register data_112_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1320_fu_6343_p2.
DSP Report: register data_112_V_read_1_reg_37677765_reg is absorbed into DSP mul_ln1118_1320_fu_6343_p2.
DSP Report: operator mul_ln1118_1320_fu_6343_p2 is absorbed into DSP mul_ln1118_1320_fu_6343_p2.
DSP Report: Generating DSP add_ln703_2239_fu_37654746_p2, operation Mode is: PCIN+A''*(B:0xd9).
DSP Report: register data_139_V_read_int_reg_reg is absorbed into DSP add_ln703_2239_fu_37654746_p2.
DSP Report: register data_139_V_read_1_reg_37677408_reg is absorbed into DSP add_ln703_2239_fu_37654746_p2.
DSP Report: operator add_ln703_2239_fu_37654746_p2 is absorbed into DSP add_ln703_2239_fu_37654746_p2.
DSP Report: operator mul_ln1118_1650_fu_6694_p2 is absorbed into DSP add_ln703_2239_fu_37654746_p2.
DSP Report: Generating DSP add_ln703_2239_fu_37654746_p2, operation Mode is: PCIN+A''*(B:0x92).
DSP Report: register data_133_V_read_int_reg_reg is absorbed into DSP add_ln703_2239_fu_37654746_p2.
DSP Report: register data_133_V_read_1_reg_37677489_reg is absorbed into DSP add_ln703_2239_fu_37654746_p2.
DSP Report: operator add_ln703_2239_fu_37654746_p2 is absorbed into DSP add_ln703_2239_fu_37654746_p2.
DSP Report: operator mul_ln1118_1579_fu_4100_p2 is absorbed into DSP add_ln703_2239_fu_37654746_p2.
DSP Report: Generating DSP add_ln703_2239_fu_37654746_p2, operation Mode is: PCIN+A''*(B:0x9c).
DSP Report: register data_145_V_read_int_reg_reg is absorbed into DSP add_ln703_2239_fu_37654746_p2.
DSP Report: register data_145_V_read_1_reg_37677333_reg is absorbed into DSP add_ln703_2239_fu_37654746_p2.
DSP Report: operator add_ln703_2239_fu_37654746_p2 is absorbed into DSP add_ln703_2239_fu_37654746_p2.
DSP Report: operator mul_ln1118_1724_fu_5606_p2 is absorbed into DSP add_ln703_2239_fu_37654746_p2.
DSP Report: Generating DSP add_ln703_2239_reg_37681900_reg, operation Mode is: PCIN+A''*(B:0xb5).
DSP Report: register data_127_V_read_int_reg_reg is absorbed into DSP add_ln703_2239_reg_37681900_reg.
DSP Report: register data_127_V_read_1_reg_37677572_reg is absorbed into DSP add_ln703_2239_reg_37681900_reg.
DSP Report: register add_ln703_2239_reg_37681900_reg is absorbed into DSP add_ln703_2239_reg_37681900_reg.
DSP Report: operator add_ln703_2239_fu_37654746_p2 is absorbed into DSP add_ln703_2239_reg_37681900_reg.
DSP Report: operator mul_ln1118_1506_fu_3933_p2 is absorbed into DSP add_ln703_2239_reg_37681900_reg.
DSP Report: Generating DSP mul_ln1118_2125_fu_5244_p2, operation Mode is: A''*(B:0xf2).
DSP Report: register data_178_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2125_fu_5244_p2.
DSP Report: register data_178_V_read_1_reg_37676900_reg is absorbed into DSP mul_ln1118_2125_fu_5244_p2.
DSP Report: operator mul_ln1118_2125_fu_5244_p2 is absorbed into DSP mul_ln1118_2125_fu_5244_p2.
DSP Report: Generating DSP add_ln703_2243_fu_37654778_p2, operation Mode is: PCIN+A''*(B:0xa5).
DSP Report: register data_181_V_read_int_reg_reg is absorbed into DSP add_ln703_2243_fu_37654778_p2.
DSP Report: register data_181_V_read_1_reg_37676858_reg is absorbed into DSP add_ln703_2243_fu_37654778_p2.
DSP Report: operator add_ln703_2243_fu_37654778_p2 is absorbed into DSP add_ln703_2243_fu_37654778_p2.
DSP Report: operator mul_ln1118_2164_fu_4892_p2 is absorbed into DSP add_ln703_2243_fu_37654778_p2.
DSP Report: Generating DSP add_ln703_2243_reg_37681910_reg, operation Mode is: PCIN+A''*(B:0xb9).
DSP Report: register data_187_V_read_int_reg_reg is absorbed into DSP add_ln703_2243_reg_37681910_reg.
DSP Report: register data_187_V_read_1_reg_37676777_reg is absorbed into DSP add_ln703_2243_reg_37681910_reg.
DSP Report: register add_ln703_2243_reg_37681910_reg is absorbed into DSP add_ln703_2243_reg_37681910_reg.
DSP Report: operator add_ln703_2243_fu_37654778_p2 is absorbed into DSP add_ln703_2243_reg_37681910_reg.
DSP Report: operator mul_ln1118_2238_fu_5088_p2 is absorbed into DSP add_ln703_2243_reg_37681910_reg.
DSP Report: Generating DSP mul_ln1118_1406_fu_4544_p2, operation Mode is: A''*(B:0x3ff22).
DSP Report: register mul_ln1118_1406_fu_4544_p2 is absorbed into DSP mul_ln1118_1406_fu_4544_p2.
DSP Report: register mul_ln1118_1406_fu_4544_p2 is absorbed into DSP mul_ln1118_1406_fu_4544_p2.
DSP Report: operator mul_ln1118_1406_fu_4544_p2 is absorbed into DSP mul_ln1118_1406_fu_4544_p2.
DSP Report: Generating DSP mul_ln1118_1370_fu_5531_p2, operation Mode is: A''*(B:0x3ff3d).
DSP Report: register mul_ln1118_1370_fu_5531_p2 is absorbed into DSP mul_ln1118_1370_fu_5531_p2.
DSP Report: register mul_ln1118_1370_fu_5531_p2 is absorbed into DSP mul_ln1118_1370_fu_5531_p2.
DSP Report: operator mul_ln1118_1370_fu_5531_p2 is absorbed into DSP mul_ln1118_1370_fu_5531_p2.
DSP Report: Generating DSP mul_ln1118_1662_fu_6757_p2, operation Mode is: A''*(B:0x3ff38).
DSP Report: register mul_ln1118_1662_fu_6757_p2 is absorbed into DSP mul_ln1118_1662_fu_6757_p2.
DSP Report: register mul_ln1118_1662_fu_6757_p2 is absorbed into DSP mul_ln1118_1662_fu_6757_p2.
DSP Report: operator mul_ln1118_1662_fu_6757_p2 is absorbed into DSP mul_ln1118_1662_fu_6757_p2.
DSP Report: Generating DSP mul_ln1118_1558_fu_6696_p2, operation Mode is: A''*(B:0x3ff58).
DSP Report: register mul_ln1118_1558_fu_6696_p2 is absorbed into DSP mul_ln1118_1558_fu_6696_p2.
DSP Report: register mul_ln1118_1558_fu_6696_p2 is absorbed into DSP mul_ln1118_1558_fu_6696_p2.
DSP Report: operator mul_ln1118_1558_fu_6696_p2 is absorbed into DSP mul_ln1118_1558_fu_6696_p2.
DSP Report: Generating DSP mul_ln1118_1740_fu_6878_p2, operation Mode is: A''*(B:0x3ff17).
DSP Report: register mul_ln1118_1740_fu_6878_p2 is absorbed into DSP mul_ln1118_1740_fu_6878_p2.
DSP Report: register mul_ln1118_1740_fu_6878_p2 is absorbed into DSP mul_ln1118_1740_fu_6878_p2.
DSP Report: operator mul_ln1118_1740_fu_6878_p2 is absorbed into DSP mul_ln1118_1740_fu_6878_p2.
DSP Report: Generating DSP mul_ln1118_1712_fu_5595_p2, operation Mode is: A''*(B:0x3ff48).
DSP Report: register mul_ln1118_1712_fu_5595_p2 is absorbed into DSP mul_ln1118_1712_fu_5595_p2.
DSP Report: register mul_ln1118_1712_fu_5595_p2 is absorbed into DSP mul_ln1118_1712_fu_5595_p2.
DSP Report: operator mul_ln1118_1712_fu_5595_p2 is absorbed into DSP mul_ln1118_1712_fu_5595_p2.
DSP Report: Generating DSP mul_ln1118_1665_fu_4877_p2, operation Mode is: A''*(B:0x3ffcf).
DSP Report: register mul_ln1118_1665_fu_4877_p2 is absorbed into DSP mul_ln1118_1665_fu_4877_p2.
DSP Report: register mul_ln1118_1665_fu_4877_p2 is absorbed into DSP mul_ln1118_1665_fu_4877_p2.
DSP Report: operator mul_ln1118_1665_fu_4877_p2 is absorbed into DSP mul_ln1118_1665_fu_4877_p2.
DSP Report: Generating DSP mul_ln1118_1630_fu_7313_p2, operation Mode is: A''*(B:0x3ffd9).
DSP Report: register mul_ln1118_1630_fu_7313_p2 is absorbed into DSP mul_ln1118_1630_fu_7313_p2.
DSP Report: register mul_ln1118_1630_fu_7313_p2 is absorbed into DSP mul_ln1118_1630_fu_7313_p2.
DSP Report: operator mul_ln1118_1630_fu_7313_p2 is absorbed into DSP mul_ln1118_1630_fu_7313_p2.
DSP Report: Generating DSP mul_ln1118_1883_fu_5750_p2, operation Mode is: A''*(B:0x3ffda).
DSP Report: register mul_ln1118_1883_fu_5750_p2 is absorbed into DSP mul_ln1118_1883_fu_5750_p2.
DSP Report: register mul_ln1118_1883_fu_5750_p2 is absorbed into DSP mul_ln1118_1883_fu_5750_p2.
DSP Report: operator mul_ln1118_1883_fu_5750_p2 is absorbed into DSP mul_ln1118_1883_fu_5750_p2.
DSP Report: Generating DSP mul_ln1118_1824_fu_7071_p2, operation Mode is: A''*(B:0x3ffd6).
DSP Report: register mul_ln1118_1824_fu_7071_p2 is absorbed into DSP mul_ln1118_1824_fu_7071_p2.
DSP Report: register mul_ln1118_1824_fu_7071_p2 is absorbed into DSP mul_ln1118_1824_fu_7071_p2.
DSP Report: operator mul_ln1118_1824_fu_7071_p2 is absorbed into DSP mul_ln1118_1824_fu_7071_p2.
DSP Report: Generating DSP mul_ln1118_1460_fu_6485_p2, operation Mode is: A''*(B:0x2a).
DSP Report: register data_123_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1460_fu_6485_p2.
DSP Report: register data_123_V_read_1_reg_37677623_reg is absorbed into DSP mul_ln1118_1460_fu_6485_p2.
DSP Report: operator mul_ln1118_1460_fu_6485_p2 is absorbed into DSP mul_ln1118_1460_fu_6485_p2.
DSP Report: Generating DSP add_ln703_2460_fu_37656030_p2, operation Mode is: PCIN+A''*(B:0x33).
DSP Report: register data_132_V_read_int_reg_reg is absorbed into DSP add_ln703_2460_fu_37656030_p2.
DSP Report: register data_132_V_read_1_reg_37677500_reg is absorbed into DSP add_ln703_2460_fu_37656030_p2.
DSP Report: operator add_ln703_2460_fu_37656030_p2 is absorbed into DSP add_ln703_2460_fu_37656030_p2.
DSP Report: operator mul_ln1118_1573_fu_6596_p2 is absorbed into DSP add_ln703_2460_fu_37656030_p2.
DSP Report: Generating DSP add_ln703_2460_reg_37682190_reg, operation Mode is: PCIN+A''*(B:0x32).
DSP Report: register data_134_V_read_int_reg_reg is absorbed into DSP add_ln703_2460_reg_37682190_reg.
DSP Report: register data_134_V_read_1_reg_37677473_reg is absorbed into DSP add_ln703_2460_reg_37682190_reg.
DSP Report: register add_ln703_2460_reg_37682190_reg is absorbed into DSP add_ln703_2460_reg_37682190_reg.
DSP Report: operator add_ln703_2460_fu_37656030_p2 is absorbed into DSP add_ln703_2460_reg_37682190_reg.
DSP Report: operator mul_ln1118_1596_fu_5367_p2 is absorbed into DSP add_ln703_2460_reg_37682190_reg.
DSP Report: Generating DSP mul_ln1118_2396_fu_5793_p2, operation Mode is: A''*(B:0x3ffd5).
DSP Report: register mul_ln1118_2396_fu_5793_p2 is absorbed into DSP mul_ln1118_2396_fu_5793_p2.
DSP Report: register mul_ln1118_2396_fu_5793_p2 is absorbed into DSP mul_ln1118_2396_fu_5793_p2.
DSP Report: operator mul_ln1118_2396_fu_5793_p2 is absorbed into DSP mul_ln1118_2396_fu_5793_p2.
DSP Report: Generating DSP mul_ln1118_2067_fu_7312_p2, operation Mode is: A''*(B:0x3ffc7).
DSP Report: register mul_ln1118_2067_fu_7312_p2 is absorbed into DSP mul_ln1118_2067_fu_7312_p2.
DSP Report: register mul_ln1118_2067_fu_7312_p2 is absorbed into DSP mul_ln1118_2067_fu_7312_p2.
DSP Report: operator mul_ln1118_2067_fu_7312_p2 is absorbed into DSP mul_ln1118_2067_fu_7312_p2.
DSP Report: Generating DSP mul_ln1118_1957_fu_5830_p2, operation Mode is: A''*(B:0x3ffda).
DSP Report: register mul_ln1118_1957_fu_5830_p2 is absorbed into DSP mul_ln1118_1957_fu_5830_p2.
DSP Report: register mul_ln1118_1957_fu_5830_p2 is absorbed into DSP mul_ln1118_1957_fu_5830_p2.
DSP Report: operator mul_ln1118_1957_fu_5830_p2 is absorbed into DSP mul_ln1118_1957_fu_5830_p2.
DSP Report: Generating DSP mul_ln1118_2303_fu_6725_p2, operation Mode is: A''*(B:0x3b).
DSP Report: register data_192_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2303_fu_6725_p2.
DSP Report: register data_192_V_read_1_reg_37676714_reg is absorbed into DSP mul_ln1118_2303_fu_6725_p2.
DSP Report: operator mul_ln1118_2303_fu_6725_p2 is absorbed into DSP mul_ln1118_2303_fu_6725_p2.
DSP Report: Generating DSP mul_ln1118_1667_fu_5784_p2, operation Mode is: A''*(B:0x3ffe6).
DSP Report: register mul_ln1118_1667_fu_5784_p2 is absorbed into DSP mul_ln1118_1667_fu_5784_p2.
DSP Report: register mul_ln1118_1667_fu_5784_p2 is absorbed into DSP mul_ln1118_1667_fu_5784_p2.
DSP Report: operator mul_ln1118_1667_fu_5784_p2 is absorbed into DSP mul_ln1118_1667_fu_5784_p2.
DSP Report: Generating DSP add_ln703_2467_fu_37656068_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_2467_fu_37656068_p2 is absorbed into DSP add_ln703_2467_fu_37656068_p2.
DSP Report: Generating DSP mul_ln1118_2326_fu_3796_p2, operation Mode is: A2*(B:0x3ffe9).
DSP Report: register mul_ln1118_2326_fu_3796_p2 is absorbed into DSP mul_ln1118_2326_fu_3796_p2.
DSP Report: operator mul_ln1118_2326_fu_3796_p2 is absorbed into DSP mul_ln1118_2326_fu_3796_p2.
DSP Report: Generating DSP mul_ln1118_2421_fu_3797_p2, operation Mode is: A2*(B:0x3ffe3).
DSP Report: register mul_ln1118_2421_fu_3797_p2 is absorbed into DSP mul_ln1118_2421_fu_3797_p2.
DSP Report: operator mul_ln1118_2421_fu_3797_p2 is absorbed into DSP mul_ln1118_2421_fu_3797_p2.
DSP Report: Generating DSP add_ln703_2468_fu_37609623_p2, operation Mode is: C+A2*(B:0x1a).
DSP Report: register data_126_V_read_int_reg_reg is absorbed into DSP add_ln703_2468_fu_37609623_p2.
DSP Report: operator add_ln703_2468_fu_37609623_p2 is absorbed into DSP add_ln703_2468_fu_37609623_p2.
DSP Report: operator mul_ln1118_1497_fu_5569_p2 is absorbed into DSP add_ln703_2468_fu_37609623_p2.
DSP Report: Generating DSP mul_ln1118_1449_fu_5224_p2, operation Mode is: A''*(B:0x3ff30).
DSP Report: register mul_ln1118_1449_fu_5224_p2 is absorbed into DSP mul_ln1118_1449_fu_5224_p2.
DSP Report: register mul_ln1118_1449_fu_5224_p2 is absorbed into DSP mul_ln1118_1449_fu_5224_p2.
DSP Report: operator mul_ln1118_1449_fu_5224_p2 is absorbed into DSP mul_ln1118_1449_fu_5224_p2.
DSP Report: Generating DSP mul_ln1118_1410_fu_5289_p2, operation Mode is: A''*(B:0x3ff6b).
DSP Report: register mul_ln1118_1410_fu_5289_p2 is absorbed into DSP mul_ln1118_1410_fu_5289_p2.
DSP Report: register mul_ln1118_1410_fu_5289_p2 is absorbed into DSP mul_ln1118_1410_fu_5289_p2.
DSP Report: operator mul_ln1118_1410_fu_5289_p2 is absorbed into DSP mul_ln1118_1410_fu_5289_p2.
DSP Report: Generating DSP mul_ln1118_1459_fu_3987_p2, operation Mode is: A''*(B:0x3ff67).
DSP Report: register mul_ln1118_1459_fu_3987_p2 is absorbed into DSP mul_ln1118_1459_fu_3987_p2.
DSP Report: register mul_ln1118_1459_fu_3987_p2 is absorbed into DSP mul_ln1118_1459_fu_3987_p2.
DSP Report: operator mul_ln1118_1459_fu_3987_p2 is absorbed into DSP mul_ln1118_1459_fu_3987_p2.
DSP Report: Generating DSP mul_ln1118_1595_fu_6618_p2, operation Mode is: A''*(B:0x3ff6f).
DSP Report: register mul_ln1118_1595_fu_6618_p2 is absorbed into DSP mul_ln1118_1595_fu_6618_p2.
DSP Report: register mul_ln1118_1595_fu_6618_p2 is absorbed into DSP mul_ln1118_1595_fu_6618_p2.
DSP Report: operator mul_ln1118_1595_fu_6618_p2 is absorbed into DSP mul_ln1118_1595_fu_6618_p2.
DSP Report: Generating DSP mul_ln1118_1715_fu_6853_p2, operation Mode is: A''*(B:0x3ff50).
DSP Report: register mul_ln1118_1715_fu_6853_p2 is absorbed into DSP mul_ln1118_1715_fu_6853_p2.
DSP Report: register mul_ln1118_1715_fu_6853_p2 is absorbed into DSP mul_ln1118_1715_fu_6853_p2.
DSP Report: operator mul_ln1118_1715_fu_6853_p2 is absorbed into DSP mul_ln1118_1715_fu_6853_p2.
DSP Report: Generating DSP mul_ln1118_1885_fu_6665_p2, operation Mode is: A''*(B:0x3ff77).
DSP Report: register mul_ln1118_1885_fu_6665_p2 is absorbed into DSP mul_ln1118_1885_fu_6665_p2.
DSP Report: register mul_ln1118_1885_fu_6665_p2 is absorbed into DSP mul_ln1118_1885_fu_6665_p2.
DSP Report: operator mul_ln1118_1885_fu_6665_p2 is absorbed into DSP mul_ln1118_1885_fu_6665_p2.
DSP Report: Generating DSP mul_ln1118_1777_fu_6417_p2, operation Mode is: A''*(B:0x3ff2a).
DSP Report: register mul_ln1118_1777_fu_6417_p2 is absorbed into DSP mul_ln1118_1777_fu_6417_p2.
DSP Report: register mul_ln1118_1777_fu_6417_p2 is absorbed into DSP mul_ln1118_1777_fu_6417_p2.
DSP Report: operator mul_ln1118_1777_fu_6417_p2 is absorbed into DSP mul_ln1118_1777_fu_6417_p2.
DSP Report: Generating DSP mul_ln1118_1789_fu_6482_p2, operation Mode is: A''*(B:0x3ff6b).
DSP Report: register mul_ln1118_1789_fu_6482_p2 is absorbed into DSP mul_ln1118_1789_fu_6482_p2.
DSP Report: register mul_ln1118_1789_fu_6482_p2 is absorbed into DSP mul_ln1118_1789_fu_6482_p2.
DSP Report: operator mul_ln1118_1789_fu_6482_p2 is absorbed into DSP mul_ln1118_1789_fu_6482_p2.
DSP Report: Generating DSP mul_ln1118_2065_fu_6050_p2, operation Mode is: A''*(B:0x3ff2f).
DSP Report: register mul_ln1118_2065_fu_6050_p2 is absorbed into DSP mul_ln1118_2065_fu_6050_p2.
DSP Report: register mul_ln1118_2065_fu_6050_p2 is absorbed into DSP mul_ln1118_2065_fu_6050_p2.
DSP Report: operator mul_ln1118_2065_fu_6050_p2 is absorbed into DSP mul_ln1118_2065_fu_6050_p2.
DSP Report: Generating DSP mul_ln1118_2050_fu_5847_p2, operation Mode is: A''*(B:0x3ff0b).
DSP Report: register mul_ln1118_2050_fu_5847_p2 is absorbed into DSP mul_ln1118_2050_fu_5847_p2.
DSP Report: register mul_ln1118_2050_fu_5847_p2 is absorbed into DSP mul_ln1118_2050_fu_5847_p2.
DSP Report: operator mul_ln1118_2050_fu_5847_p2 is absorbed into DSP mul_ln1118_2050_fu_5847_p2.
DSP Report: Generating DSP mul_ln1118_2035_fu_4422_p2, operation Mode is: A''*(B:0x3ff36).
DSP Report: register mul_ln1118_2035_fu_4422_p2 is absorbed into DSP mul_ln1118_2035_fu_4422_p2.
DSP Report: register mul_ln1118_2035_fu_4422_p2 is absorbed into DSP mul_ln1118_2035_fu_4422_p2.
DSP Report: operator mul_ln1118_2035_fu_4422_p2 is absorbed into DSP mul_ln1118_2035_fu_4422_p2.
DSP Report: Generating DSP mul_ln1118_2275_fu_4744_p2, operation Mode is: A''*(B:0x3ff24).
DSP Report: register mul_ln1118_2275_fu_4744_p2 is absorbed into DSP mul_ln1118_2275_fu_4744_p2.
DSP Report: register mul_ln1118_2275_fu_4744_p2 is absorbed into DSP mul_ln1118_2275_fu_4744_p2.
DSP Report: operator mul_ln1118_2275_fu_4744_p2 is absorbed into DSP mul_ln1118_2275_fu_4744_p2.
DSP Report: Generating DSP mul_ln1118_1926_fu_6970_p2, operation Mode is: A''*(B:0x1d).
DSP Report: register data_161_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1926_fu_6970_p2.
DSP Report: register data_161_V_read_1_reg_37677106_reg is absorbed into DSP mul_ln1118_1926_fu_6970_p2.
DSP Report: operator mul_ln1118_1926_fu_6970_p2 is absorbed into DSP mul_ln1118_1926_fu_6970_p2.
DSP Report: Generating DSP add_ln703_3557_fu_37663036_p2, operation Mode is: PCIN+(A:0x0):B''+C'.
DSP Report: register add_ln703_3557_fu_37663036_p2 is absorbed into DSP add_ln703_3557_fu_37663036_p2.
DSP Report: register add_ln703_3557_fu_37663036_p2 is absorbed into DSP add_ln703_3557_fu_37663036_p2.
DSP Report: register add_ln703_3557_fu_37663036_p2 is absorbed into DSP add_ln703_3557_fu_37663036_p2.
DSP Report: operator add_ln703_3557_fu_37663036_p2 is absorbed into DSP add_ln703_3557_fu_37663036_p2.
DSP Report: Generating DSP mul_ln1118_2055_fu_4677_p2, operation Mode is: A''*(B:0x3ffed).
DSP Report: register mul_ln1118_2055_fu_4677_p2 is absorbed into DSP mul_ln1118_2055_fu_4677_p2.
DSP Report: register mul_ln1118_2055_fu_4677_p2 is absorbed into DSP mul_ln1118_2055_fu_4677_p2.
DSP Report: operator mul_ln1118_2055_fu_4677_p2 is absorbed into DSP mul_ln1118_2055_fu_4677_p2.
DSP Report: Generating DSP mul_ln1118_1734_fu_5502_p2, operation Mode is: A''*(B:0x3ffe3).
DSP Report: register mul_ln1118_1734_fu_5502_p2 is absorbed into DSP mul_ln1118_1734_fu_5502_p2.
DSP Report: register mul_ln1118_1734_fu_5502_p2 is absorbed into DSP mul_ln1118_1734_fu_5502_p2.
DSP Report: operator mul_ln1118_1734_fu_5502_p2 is absorbed into DSP mul_ln1118_1734_fu_5502_p2.
DSP Report: Generating DSP add_ln703_3553_fu_37663010_p2, operation Mode is: C+A''*(B:0x31).
DSP Report: register data_199_V_read_int_reg_reg is absorbed into DSP add_ln703_3553_fu_37663010_p2.
DSP Report: register data_199_V_read_1_reg_37676614_reg is absorbed into DSP add_ln703_3553_fu_37663010_p2.
DSP Report: operator add_ln703_3553_fu_37663010_p2 is absorbed into DSP add_ln703_3553_fu_37663010_p2.
DSP Report: operator mul_ln1118_2380_fu_6002_p2 is absorbed into DSP add_ln703_3553_fu_37663010_p2.
DSP Report: Generating DSP mul_ln1118_1959_fu_5832_p2, operation Mode is: A''*(B:0x3ffd6).
DSP Report: register mul_ln1118_1959_fu_5832_p2 is absorbed into DSP mul_ln1118_1959_fu_5832_p2.
DSP Report: register mul_ln1118_1959_fu_5832_p2 is absorbed into DSP mul_ln1118_1959_fu_5832_p2.
DSP Report: operator mul_ln1118_1959_fu_5832_p2 is absorbed into DSP mul_ln1118_1959_fu_5832_p2.
DSP Report: Generating DSP mul_ln1118_1748_fu_4607_p2, operation Mode is: A''*(B:0x3ffdd).
DSP Report: register mul_ln1118_1748_fu_4607_p2 is absorbed into DSP mul_ln1118_1748_fu_4607_p2.
DSP Report: register mul_ln1118_1748_fu_4607_p2 is absorbed into DSP mul_ln1118_1748_fu_4607_p2.
DSP Report: operator mul_ln1118_1748_fu_4607_p2 is absorbed into DSP mul_ln1118_1748_fu_4607_p2.
DSP Report: Generating DSP mul_ln1118_2825_fu_7194_p2, operation Mode is: A''*(B:0x3ff29).
DSP Report: register mul_ln1118_2825_fu_7194_p2 is absorbed into DSP mul_ln1118_2825_fu_7194_p2.
DSP Report: register mul_ln1118_2825_fu_7194_p2 is absorbed into DSP mul_ln1118_2825_fu_7194_p2.
DSP Report: operator mul_ln1118_2825_fu_7194_p2 is absorbed into DSP mul_ln1118_2825_fu_7194_p2.
DSP Report: Generating DSP mul_ln1118_1937_fu_5807_p2, operation Mode is: A''*(B:0xed).
DSP Report: register data_162_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1937_fu_5807_p2.
DSP Report: register data_162_V_read_1_reg_37677094_reg is absorbed into DSP mul_ln1118_1937_fu_5807_p2.
DSP Report: operator mul_ln1118_1937_fu_5807_p2 is absorbed into DSP mul_ln1118_1937_fu_5807_p2.
DSP Report: Generating DSP add_ln703_3507_fu_37662740_p2, operation Mode is: PCIN+A''*(B:0xb7).
DSP Report: register data_140_V_read_int_reg_reg is absorbed into DSP add_ln703_3507_fu_37662740_p2.
DSP Report: register data_140_V_read_1_reg_37677392_reg is absorbed into DSP add_ln703_3507_fu_37662740_p2.
DSP Report: operator add_ln703_3507_fu_37662740_p2 is absorbed into DSP add_ln703_3507_fu_37662740_p2.
DSP Report: operator mul_ln1118_1669_fu_6703_p2 is absorbed into DSP add_ln703_3507_fu_37662740_p2.
DSP Report: Generating DSP mul_ln1118_2729_fu_6713_p2, operation Mode is: A''*(B:0x3ff0d).
DSP Report: register mul_ln1118_2729_fu_6713_p2 is absorbed into DSP mul_ln1118_2729_fu_6713_p2.
DSP Report: register mul_ln1118_2729_fu_6713_p2 is absorbed into DSP mul_ln1118_2729_fu_6713_p2.
DSP Report: operator mul_ln1118_2729_fu_6713_p2 is absorbed into DSP mul_ln1118_2729_fu_6713_p2.
DSP Report: Generating DSP add_ln703_1987_reg_37681615_reg, operation Mode is: C+A''*(B:0x1cb).
DSP Report: register data_136_V_read_int_reg_reg is absorbed into DSP add_ln703_1987_reg_37681615_reg.
DSP Report: register data_136_V_read_1_reg_37677450_reg is absorbed into DSP add_ln703_1987_reg_37681615_reg.
DSP Report: register add_ln703_1987_reg_37681615_reg is absorbed into DSP add_ln703_1987_reg_37681615_reg.
DSP Report: operator add_ln703_1987_fu_37653196_p2 is absorbed into DSP add_ln703_1987_reg_37681615_reg.
DSP Report: operator mul_ln1118_1625_fu_4890_p2 is absorbed into DSP add_ln703_1987_reg_37681615_reg.
DSP Report: Generating DSP mul_ln1118_2536_fu_4336_p2, operation Mode is: A''*(B:0x3ff46).
DSP Report: register mul_ln1118_2536_fu_4336_p2 is absorbed into DSP mul_ln1118_2536_fu_4336_p2.
DSP Report: register mul_ln1118_2536_fu_4336_p2 is absorbed into DSP mul_ln1118_2536_fu_4336_p2.
DSP Report: operator mul_ln1118_2536_fu_4336_p2 is absorbed into DSP mul_ln1118_2536_fu_4336_p2.
DSP Report: Generating DSP mul_ln1118_2309_fu_4642_p2, operation Mode is: A''*(B:0x3ff6c).
DSP Report: register mul_ln1118_2309_fu_4642_p2 is absorbed into DSP mul_ln1118_2309_fu_4642_p2.
DSP Report: register mul_ln1118_2309_fu_4642_p2 is absorbed into DSP mul_ln1118_2309_fu_4642_p2.
DSP Report: operator mul_ln1118_2309_fu_4642_p2 is absorbed into DSP mul_ln1118_2309_fu_4642_p2.
DSP Report: Generating DSP mul_ln1118_2499_fu_4077_p2, operation Mode is: A''*(B:0x3ff7b).
DSP Report: register mul_ln1118_2499_fu_4077_p2 is absorbed into DSP mul_ln1118_2499_fu_4077_p2.
DSP Report: register mul_ln1118_2499_fu_4077_p2 is absorbed into DSP mul_ln1118_2499_fu_4077_p2.
DSP Report: operator mul_ln1118_2499_fu_4077_p2 is absorbed into DSP mul_ln1118_2499_fu_4077_p2.
DSP Report: Generating DSP mul_ln1118_1828_fu_5705_p2, operation Mode is: A''*(B:0x29).
DSP Report: register data_153_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1828_fu_5705_p2.
DSP Report: register data_153_V_read_1_reg_37677216_reg is absorbed into DSP mul_ln1118_1828_fu_5705_p2.
DSP Report: operator mul_ln1118_1828_fu_5705_p2 is absorbed into DSP mul_ln1118_1828_fu_5705_p2.
DSP Report: Generating DSP add_ln703_1958_fu_37653036_p2, operation Mode is: PCIN+A:B''+C'.
DSP Report: register add_ln703_1958_fu_37653036_p2 is absorbed into DSP add_ln703_1958_fu_37653036_p2.
DSP Report: register add_ln703_1958_fu_37653036_p2 is absorbed into DSP add_ln703_1958_fu_37653036_p2.
DSP Report: register add_ln703_1958_fu_37653036_p2 is absorbed into DSP add_ln703_1958_fu_37653036_p2.
DSP Report: operator add_ln703_1958_fu_37653036_p2 is absorbed into DSP add_ln703_1958_fu_37653036_p2.
DSP Report: Generating DSP add_ln703_1985_reg_37681610_reg, operation Mode is: C+A''*(B:0x154).
DSP Report: register data_112_V_read_int_reg_reg is absorbed into DSP add_ln703_1985_reg_37681610_reg.
DSP Report: register data_112_V_read_1_reg_37677765_reg is absorbed into DSP add_ln703_1985_reg_37681610_reg.
DSP Report: register add_ln703_1985_reg_37681610_reg is absorbed into DSP add_ln703_1985_reg_37681610_reg.
DSP Report: operator add_ln703_1985_fu_37653180_p2 is absorbed into DSP add_ln703_1985_reg_37681610_reg.
DSP Report: operator mul_ln1118_1328_fu_5102_p2 is absorbed into DSP add_ln703_1985_reg_37681610_reg.
DSP Report: Generating DSP mul_ln1118_1837_fu_4464_p2, operation Mode is: A''*(B:0x132).
DSP Report: register data_154_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1837_fu_4464_p2.
DSP Report: register data_154_V_read_1_reg_37677201_reg is absorbed into DSP mul_ln1118_1837_fu_4464_p2.
DSP Report: operator mul_ln1118_1837_fu_4464_p2 is absorbed into DSP mul_ln1118_1837_fu_4464_p2.
DSP Report: Generating DSP add_ln703_2073_fu_37653704_p2, operation Mode is: PCIN+A''*(B:0x12f).
DSP Report: register data_177_V_read_int_reg_reg is absorbed into DSP add_ln703_2073_fu_37653704_p2.
DSP Report: register data_177_V_read_1_reg_37676909_reg is absorbed into DSP add_ln703_2073_fu_37653704_p2.
DSP Report: operator add_ln703_2073_fu_37653704_p2 is absorbed into DSP add_ln703_2073_fu_37653704_p2.
DSP Report: operator mul_ln1118_2119_fu_4042_p2 is absorbed into DSP add_ln703_2073_fu_37653704_p2.
DSP Report: Generating DSP mul_ln1118_1564_fu_6588_p2, operation Mode is: A''*(B:0x3ff34).
DSP Report: register mul_ln1118_1564_fu_6588_p2 is absorbed into DSP mul_ln1118_1564_fu_6588_p2.
DSP Report: register mul_ln1118_1564_fu_6588_p2 is absorbed into DSP mul_ln1118_1564_fu_6588_p2.
DSP Report: operator mul_ln1118_1564_fu_6588_p2 is absorbed into DSP mul_ln1118_1564_fu_6588_p2.
DSP Report: Generating DSP add_ln703_2074_fu_37653714_p2, operation Mode is: C+A''*(B:0x168).
DSP Report: register data_178_V_read_int_reg_reg is absorbed into DSP add_ln703_2074_fu_37653714_p2.
DSP Report: register data_178_V_read_1_reg_37676900_reg is absorbed into DSP add_ln703_2074_fu_37653714_p2.
DSP Report: operator add_ln703_2074_fu_37653714_p2 is absorbed into DSP add_ln703_2074_fu_37653714_p2.
DSP Report: operator mul_ln1118_2131_fu_7159_p2 is absorbed into DSP add_ln703_2074_fu_37653714_p2.
DSP Report: Generating DSP mul_ln1118_2176_fu_6034_p2, operation Mode is: A''*(B:0x154).
DSP Report: register data_181_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2176_fu_6034_p2.
DSP Report: register data_181_V_read_1_reg_37676858_reg is absorbed into DSP mul_ln1118_2176_fu_6034_p2.
DSP Report: operator mul_ln1118_2176_fu_6034_p2 is absorbed into DSP mul_ln1118_2176_fu_6034_p2.
DSP Report: Generating DSP add_ln703_3910_fu_37665283_p2, operation Mode is: PCIN+A''*(B:0x10d).
DSP Report: register data_193_V_read_int_reg_reg is absorbed into DSP add_ln703_3910_fu_37665283_p2.
DSP Report: register data_193_V_read_1_reg_37676702_reg is absorbed into DSP add_ln703_3910_fu_37665283_p2.
DSP Report: operator add_ln703_3910_fu_37665283_p2 is absorbed into DSP add_ln703_3910_fu_37665283_p2.
DSP Report: operator mul_ln1118_2321_fu_3961_p2 is absorbed into DSP add_ln703_3910_fu_37665283_p2.
DSP Report: Generating DSP add_ln703_3910_reg_37683710_reg, operation Mode is: PCIN+A''*(B:0x149).
DSP Report: register data_202_V_read_int_reg_reg is absorbed into DSP add_ln703_3910_reg_37683710_reg.
DSP Report: register data_202_V_read_1_reg_37676570_reg is absorbed into DSP add_ln703_3910_reg_37683710_reg.
DSP Report: register add_ln703_3910_reg_37683710_reg is absorbed into DSP add_ln703_3910_reg_37683710_reg.
DSP Report: operator add_ln703_3910_fu_37665283_p2 is absorbed into DSP add_ln703_3910_reg_37683710_reg.
DSP Report: operator mul_ln1118_2414_fu_6676_p2 is absorbed into DSP add_ln703_3910_reg_37683710_reg.
DSP Report: Generating DSP mul_ln1118_1784_fu_6362_p2, operation Mode is: A''*(B:0x3ff71).
DSP Report: register mul_ln1118_1784_fu_6362_p2 is absorbed into DSP mul_ln1118_1784_fu_6362_p2.
DSP Report: register mul_ln1118_1784_fu_6362_p2 is absorbed into DSP mul_ln1118_1784_fu_6362_p2.
DSP Report: operator mul_ln1118_1784_fu_6362_p2 is absorbed into DSP mul_ln1118_1784_fu_6362_p2.
DSP Report: Generating DSP mul_ln1118_1532_fu_7132_p2, operation Mode is: A''*(B:0x3ff33).
DSP Report: register mul_ln1118_1532_fu_7132_p2 is absorbed into DSP mul_ln1118_1532_fu_7132_p2.
DSP Report: register mul_ln1118_1532_fu_7132_p2 is absorbed into DSP mul_ln1118_1532_fu_7132_p2.
DSP Report: operator mul_ln1118_1532_fu_7132_p2 is absorbed into DSP mul_ln1118_1532_fu_7132_p2.
DSP Report: Generating DSP mul_ln1118_2487_fu_5098_p2, operation Mode is: A''*(B:0x139).
DSP Report: register data_208_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2487_fu_5098_p2.
DSP Report: register data_208_V_read_1_reg_37676493_reg is absorbed into DSP mul_ln1118_2487_fu_5098_p2.
DSP Report: operator mul_ln1118_2487_fu_5098_p2 is absorbed into DSP mul_ln1118_2487_fu_5098_p2.
DSP Report: Generating DSP add_ln703_3911_fu_37665289_p2, operation Mode is: PCIN+A''*(B:0x168).
DSP Report: register data_220_V_read_int_reg_reg is absorbed into DSP add_ln703_3911_fu_37665289_p2.
DSP Report: register data_220_V_read_1_reg_37676344_reg is absorbed into DSP add_ln703_3911_fu_37665289_p2.
DSP Report: operator add_ln703_3911_fu_37665289_p2 is absorbed into DSP add_ln703_3911_fu_37665289_p2.
DSP Report: operator mul_ln1118_2639_fu_5904_p2 is absorbed into DSP add_ln703_3911_fu_37665289_p2.
DSP Report: Generating DSP mul_ln1118_1795_fu_7058_p2, operation Mode is: A''*(B:0x3ff28).
DSP Report: register mul_ln1118_1795_fu_7058_p2 is absorbed into DSP mul_ln1118_1795_fu_7058_p2.
DSP Report: register mul_ln1118_1795_fu_7058_p2 is absorbed into DSP mul_ln1118_1795_fu_7058_p2.
DSP Report: operator mul_ln1118_1795_fu_7058_p2 is absorbed into DSP mul_ln1118_1795_fu_7058_p2.
DSP Report: Generating DSP mul_ln1118_1830_fu_5707_p2, operation Mode is: A''*(B:0x3ff17).
DSP Report: register mul_ln1118_1830_fu_5707_p2 is absorbed into DSP mul_ln1118_1830_fu_5707_p2.
DSP Report: register mul_ln1118_1830_fu_5707_p2 is absorbed into DSP mul_ln1118_1830_fu_5707_p2.
DSP Report: operator mul_ln1118_1830_fu_5707_p2 is absorbed into DSP mul_ln1118_1830_fu_5707_p2.
DSP Report: Generating DSP mul_ln1118_1961_fu_5834_p2, operation Mode is: A''*(B:0x3ff5d).
DSP Report: register mul_ln1118_1961_fu_5834_p2 is absorbed into DSP mul_ln1118_1961_fu_5834_p2.
DSP Report: register mul_ln1118_1961_fu_5834_p2 is absorbed into DSP mul_ln1118_1961_fu_5834_p2.
DSP Report: operator mul_ln1118_1961_fu_5834_p2 is absorbed into DSP mul_ln1118_1961_fu_5834_p2.
DSP Report: Generating DSP add_ln703_1530_reg_37681140_reg, operation Mode is: C+A''*(B:0x5b).
DSP Report: register data_114_V_read_int_reg_reg is absorbed into DSP add_ln703_1530_reg_37681140_reg.
DSP Report: register data_114_V_read_1_reg_37677736_reg is absorbed into DSP add_ln703_1530_reg_37681140_reg.
DSP Report: register add_ln703_1530_reg_37681140_reg is absorbed into DSP add_ln703_1530_reg_37681140_reg.
DSP Report: operator add_ln703_1530_fu_37650380_p2 is absorbed into DSP add_ln703_1530_reg_37681140_reg.
DSP Report: operator mul_ln1118_1349_fu_3875_p2 is absorbed into DSP add_ln703_1530_reg_37681140_reg.
DSP Report: Generating DSP mul_ln1118_1968_fu_7214_p2, operation Mode is: A''*(B:0x3ff44).
DSP Report: register mul_ln1118_1968_fu_7214_p2 is absorbed into DSP mul_ln1118_1968_fu_7214_p2.
DSP Report: register mul_ln1118_1968_fu_7214_p2 is absorbed into DSP mul_ln1118_1968_fu_7214_p2.
DSP Report: operator mul_ln1118_1968_fu_7214_p2 is absorbed into DSP mul_ln1118_1968_fu_7214_p2.
DSP Report: Generating DSP mul_ln1118_1609_fu_6130_p2, operation Mode is: A''*(B:0x3ff64).
DSP Report: register mul_ln1118_1609_fu_6130_p2 is absorbed into DSP mul_ln1118_1609_fu_6130_p2.
DSP Report: register mul_ln1118_1609_fu_6130_p2 is absorbed into DSP mul_ln1118_1609_fu_6130_p2.
DSP Report: operator mul_ln1118_1609_fu_6130_p2 is absorbed into DSP mul_ln1118_1609_fu_6130_p2.
DSP Report: Generating DSP add_ln703_3492_fu_37662640_p2, operation Mode is: C+A''*(B:0x119).
DSP Report: register data_220_V_read_int_reg_reg is absorbed into DSP add_ln703_3492_fu_37662640_p2.
DSP Report: register data_220_V_read_1_reg_37676344_reg is absorbed into DSP add_ln703_3492_fu_37662640_p2.
DSP Report: operator add_ln703_3492_fu_37662640_p2 is absorbed into DSP add_ln703_3492_fu_37662640_p2.
DSP Report: operator mul_ln1118_2636_fu_7369_p2 is absorbed into DSP add_ln703_3492_fu_37662640_p2.
DSP Report: Generating DSP mul_ln1118_2511_fu_5680_p2, operation Mode is: A''*(B:0x3ff87).
DSP Report: register mul_ln1118_2511_fu_5680_p2 is absorbed into DSP mul_ln1118_2511_fu_5680_p2.
DSP Report: register mul_ln1118_2511_fu_5680_p2 is absorbed into DSP mul_ln1118_2511_fu_5680_p2.
DSP Report: operator mul_ln1118_2511_fu_5680_p2 is absorbed into DSP mul_ln1118_2511_fu_5680_p2.
DSP Report: Generating DSP mul_ln1118_2426_fu_7335_p2, operation Mode is: A''*(B:0x3ffa5).
DSP Report: register mul_ln1118_2426_fu_7335_p2 is absorbed into DSP mul_ln1118_2426_fu_7335_p2.
DSP Report: register mul_ln1118_2426_fu_7335_p2 is absorbed into DSP mul_ln1118_2426_fu_7335_p2.
DSP Report: operator mul_ln1118_2426_fu_7335_p2 is absorbed into DSP mul_ln1118_2426_fu_7335_p2.
DSP Report: Generating DSP mul_ln1118_2550_fu_7133_p2, operation Mode is: A''*(B:0x3ffae).
DSP Report: register mul_ln1118_2550_fu_7133_p2 is absorbed into DSP mul_ln1118_2550_fu_7133_p2.
DSP Report: register mul_ln1118_2550_fu_7133_p2 is absorbed into DSP mul_ln1118_2550_fu_7133_p2.
DSP Report: operator mul_ln1118_2550_fu_7133_p2 is absorbed into DSP mul_ln1118_2550_fu_7133_p2.
DSP Report: Generating DSP mul_ln1118_1637_fu_6170_p2, operation Mode is: A''*(B:0x3ffd3).
DSP Report: register mul_ln1118_1637_fu_6170_p2 is absorbed into DSP mul_ln1118_1637_fu_6170_p2.
DSP Report: register mul_ln1118_1637_fu_6170_p2 is absorbed into DSP mul_ln1118_1637_fu_6170_p2.
DSP Report: operator mul_ln1118_1637_fu_6170_p2 is absorbed into DSP mul_ln1118_1637_fu_6170_p2.
DSP Report: Generating DSP mul_ln1118_1542_fu_4054_p2, operation Mode is: A''*(B:0x3ffc9).
DSP Report: register mul_ln1118_1542_fu_4054_p2 is absorbed into DSP mul_ln1118_1542_fu_4054_p2.
DSP Report: register mul_ln1118_1542_fu_4054_p2 is absorbed into DSP mul_ln1118_1542_fu_4054_p2.
DSP Report: operator mul_ln1118_1542_fu_4054_p2 is absorbed into DSP mul_ln1118_1542_fu_4054_p2.
DSP Report: Generating DSP mul_ln1118_1710_fu_6848_p2, operation Mode is: A''*(B:0x3ffc3).
DSP Report: register mul_ln1118_1710_fu_6848_p2 is absorbed into DSP mul_ln1118_1710_fu_6848_p2.
DSP Report: register mul_ln1118_1710_fu_6848_p2 is absorbed into DSP mul_ln1118_1710_fu_6848_p2.
DSP Report: operator mul_ln1118_1710_fu_6848_p2 is absorbed into DSP mul_ln1118_1710_fu_6848_p2.
INFO: [Synth 8-3886] merging instance 'add_ln703_1958_fu_37653036_p2[-1111111108]__0' (FD) to 'data_157_V_read_int_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1958_fu_37653036_p2[-1111111107]' (FD) to 'data_157_V_read_int_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1958_fu_37653036_p2[-1111111106]' (FD) to 'data_157_V_read_int_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1958_fu_37653036_p2[-1111111105]' (FD) to 'data_157_V_read_int_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1958_fu_37653036_p2[-1111111104]' (FD) to 'data_157_V_read_int_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1958_fu_37653036_p2[-1111111103]' (FD) to 'data_157_V_read_int_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1958_fu_37653036_p2[-1111111102]' (FD) to 'data_157_V_read_int_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1958_fu_37653036_p2[-1111111101]' (FD) to 'data_157_V_read_int_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1958_fu_37653036_p2[-1111111100]' (FD) to 'data_157_V_read_int_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1958_fu_37653036_p2[-1111111099]' (FD) to 'data_157_V_read_int_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1958_fu_37653036_p2[-1111111098]' (FD) to 'data_157_V_read_int_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1958_fu_37653036_p2[-1111111097]' (FD) to 'data_157_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1958_fu_37653036_p2[-1111111096]' (FD) to 'data_157_V_read_int_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1958_fu_37653036_p2[-1111111095]' (FD) to 'data_157_V_read_int_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1958_fu_37653036_p2[-1111111094]' (FD) to 'data_157_V_read_int_reg_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2184_fu_37654406_p2[-1111111111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2184_fu_37654406_p2[-1111111110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2184_fu_37654406_p2[-1111111109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2184_fu_37654406_p2[-1111111108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2184_fu_37654406_p2[-1111111107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2184_fu_37654406_p2[-1111111106] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2184_fu_37654406_p2[-1111111105] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2839_fu_37658368_p2[-1111111111]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2839_fu_37658368_p2[-1111111110]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2839_fu_37658368_p2[-1111111109]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2839_fu_37658368_p2[-1111111108]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2839_fu_37658368_p2[-1111111107]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2839_fu_37658368_p2[-1111111106]__0 )
INFO: [Synth 8-3886] merging instance 'add_ln703_2839_fu_37658368_p2[-1111111105]__0' (FD) to 'add_ln703_2839_fu_37658368_p2[-1111111110]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2839_fu_37658368_p2[-1111111104]__0' (FD) to 'add_ln703_2839_fu_37658368_p2[-1111111109]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2839_fu_37658368_p2[-1111111103]__0' (FD) to 'add_ln703_2839_fu_37658368_p2[-1111111108]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2839_fu_37658368_p2[-1111111102]__0' (FD) to 'add_ln703_2839_fu_37658368_p2[-1111111107]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2839_fu_37658368_p2[-1111111101]__0' (FD) to 'add_ln703_2839_fu_37658368_p2[-1111111106]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2839_fu_37658368_p2[-1111111100]__0' (FD) to 'add_ln703_2839_fu_37658368_p2[-1111111105]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2839_fu_37658368_p2[-1111111099]__0' (FD) to 'add_ln703_2839_fu_37658368_p2[-1111111104]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2839_fu_37658368_p2[-1111111098]__0' (FD) to 'add_ln703_2839_fu_37658368_p2[-1111111103]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2839_fu_37658368_p2[-1111111097]__0' (FD) to 'add_ln703_2839_fu_37658368_p2[-1111111102]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2839_fu_37658368_p2[-1111111096]__0' (FD) to 'add_ln703_2839_fu_37658368_p2[-1111111101]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2839_fu_37658368_p2[-1111111095]__0' (FD) to 'add_ln703_2839_fu_37658368_p2[-1111111100]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2839_fu_37658368_p2[-1111111094]' (FD) to 'add_ln703_2839_fu_37658368_p2[-1111111099]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2839_fu_37658368_p2[-1111111111]__2' (FD) to 'add_ln703_2839_fu_37658368_p2[-1111111098]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2839_fu_37658368_p2[-1111111110]__2' (FD) to 'add_ln703_2839_fu_37658368_p2[-1111111097]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2839_fu_37658368_p2[-1111111109]__2' (FD) to 'add_ln703_2839_fu_37658368_p2[-1111111096]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2839_fu_37658368_p2[-1111111108]__2' (FD) to 'add_ln703_2839_fu_37658368_p2[-1111111095]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2839_fu_37658368_p2[-1111111111] )
INFO: [Synth 8-3886] merging instance 'add_ln703_2124_reg_37681775_reg[23]' (FD) to 'add_ln703_2124_reg_37681775_reg[24]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2124_reg_37681775_reg[24]' (FD) to 'add_ln703_2124_reg_37681775_reg[25]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2124_reg_37681775_reg[25]' (FD) to 'add_ln703_2124_reg_37681775_reg[26]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2124_reg_37681775_reg[26]' (FD) to 'add_ln703_2124_reg_37681775_reg[27]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2124_reg_37681775_reg[27]' (FD) to 'add_ln703_2124_reg_37681775_reg[28]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2124_reg_37681775_reg[28]' (FD) to 'add_ln703_2124_reg_37681775_reg[29]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2124_reg_37681775_reg[29]' (FD) to 'add_ln703_2124_reg_37681775_reg[30]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2124_reg_37681775_reg[30]' (FD) to 'add_ln703_2124_reg_37681775_reg[31]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1958_fu_37653036_p2[-1111111108]' (FD) to 'data_157_V_read_1_reg_37677160_reg[0]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1958_fu_37653036_p2[-1111111107]__0' (FD) to 'data_157_V_read_1_reg_37677160_reg[1]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1958_fu_37653036_p2[-1111111106]__0' (FD) to 'data_157_V_read_1_reg_37677160_reg[2]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1958_fu_37653036_p2[-1111111105]__0' (FD) to 'data_157_V_read_1_reg_37677160_reg[3]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1958_fu_37653036_p2[-1111111104]__0' (FD) to 'data_157_V_read_1_reg_37677160_reg[4]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1958_fu_37653036_p2[-1111111103]__0' (FD) to 'data_157_V_read_1_reg_37677160_reg[5]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1958_fu_37653036_p2[-1111111102]__0' (FD) to 'data_157_V_read_1_reg_37677160_reg[6]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1958_fu_37653036_p2[-1111111101]__0' (FD) to 'data_157_V_read_1_reg_37677160_reg[7]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1958_fu_37653036_p2[-1111111100]__0' (FD) to 'data_157_V_read_1_reg_37677160_reg[8]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1958_fu_37653036_p2[-1111111099]__0' (FD) to 'data_157_V_read_1_reg_37677160_reg[9]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1958_fu_37653036_p2[-1111111098]__0' (FD) to 'data_157_V_read_1_reg_37677160_reg[10]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1958_fu_37653036_p2[-1111111097]__0' (FD) to 'data_157_V_read_1_reg_37677160_reg[11]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1958_fu_37653036_p2[-1111111096]__0' (FD) to 'data_157_V_read_1_reg_37677160_reg[12]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1958_fu_37653036_p2[-1111111095]__0' (FD) to 'data_157_V_read_1_reg_37677160_reg[13]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1958_fu_37653036_p2[-1111111094]__0' (FD) to 'data_157_V_read_1_reg_37677160_reg[14]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2124_reg_37681775_pp0_iter2_reg_reg[23]' (FD) to 'add_ln703_2124_reg_37681775_pp0_iter2_reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2124_reg_37681775_pp0_iter2_reg_reg[24]' (FD) to 'add_ln703_2124_reg_37681775_pp0_iter2_reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2124_reg_37681775_pp0_iter2_reg_reg[25]' (FD) to 'add_ln703_2124_reg_37681775_pp0_iter2_reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2124_reg_37681775_pp0_iter2_reg_reg[26]' (FD) to 'add_ln703_2124_reg_37681775_pp0_iter2_reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2124_reg_37681775_pp0_iter2_reg_reg[27]' (FD) to 'add_ln703_2124_reg_37681775_pp0_iter2_reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2124_reg_37681775_pp0_iter2_reg_reg[28]' (FD) to 'add_ln703_2124_reg_37681775_pp0_iter2_reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2124_reg_37681775_pp0_iter2_reg_reg[29]' (FD) to 'add_ln703_2124_reg_37681775_pp0_iter2_reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2124_reg_37681775_pp0_iter2_reg_reg[30]' (FD) to 'add_ln703_2124_reg_37681775_pp0_iter2_reg_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2839_fu_37658368_p2[-1111111111]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2839_fu_37658368_p2[-1111111110]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2839_fu_37658368_p2[-1111111109]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2839_fu_37658368_p2[-1111111108]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2839_fu_37658368_p2[-1111111107]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2839_fu_37658368_p2[-1111111106]__1 )
DSP Report: Generating DSP mul_ln1118_1524_fu_4563_p2, operation Mode is: A''*(B:0x3ff67).
DSP Report: register mul_ln1118_1524_fu_4563_p2 is absorbed into DSP mul_ln1118_1524_fu_4563_p2.
DSP Report: register mul_ln1118_1524_fu_4563_p2 is absorbed into DSP mul_ln1118_1524_fu_4563_p2.
DSP Report: operator mul_ln1118_1524_fu_4563_p2 is absorbed into DSP mul_ln1118_1524_fu_4563_p2.
DSP Report: Generating DSP mul_ln1118_1481_fu_6623_p2, operation Mode is: A''*(B:0x3ff3f).
DSP Report: register mul_ln1118_1481_fu_6623_p2 is absorbed into DSP mul_ln1118_1481_fu_6623_p2.
DSP Report: register mul_ln1118_1481_fu_6623_p2 is absorbed into DSP mul_ln1118_1481_fu_6623_p2.
DSP Report: operator mul_ln1118_1481_fu_6623_p2 is absorbed into DSP mul_ln1118_1481_fu_6623_p2.
DSP Report: Generating DSP mul_ln1118_2497_fu_6239_p2, operation Mode is: A''*(B:0x3ffe6).
DSP Report: register mul_ln1118_2497_fu_6239_p2 is absorbed into DSP mul_ln1118_2497_fu_6239_p2.
DSP Report: register mul_ln1118_2497_fu_6239_p2 is absorbed into DSP mul_ln1118_2497_fu_6239_p2.
DSP Report: operator mul_ln1118_2497_fu_6239_p2 is absorbed into DSP mul_ln1118_2497_fu_6239_p2.
DSP Report: Generating DSP mul_ln1118_2458_fu_5554_p2, operation Mode is: A''*(B:0x3ff03).
DSP Report: register mul_ln1118_2458_fu_5554_p2 is absorbed into DSP mul_ln1118_2458_fu_5554_p2.
DSP Report: register mul_ln1118_2458_fu_5554_p2 is absorbed into DSP mul_ln1118_2458_fu_5554_p2.
DSP Report: operator mul_ln1118_2458_fu_5554_p2 is absorbed into DSP mul_ln1118_2458_fu_5554_p2.
DSP Report: Generating DSP mul_ln1118_2443_fu_4992_p2, operation Mode is: A''*(B:0x3ff58).
DSP Report: register mul_ln1118_2443_fu_4992_p2 is absorbed into DSP mul_ln1118_2443_fu_4992_p2.
DSP Report: register mul_ln1118_2443_fu_4992_p2 is absorbed into DSP mul_ln1118_2443_fu_4992_p2.
DSP Report: operator mul_ln1118_2443_fu_4992_p2 is absorbed into DSP mul_ln1118_2443_fu_4992_p2.
DSP Report: Generating DSP mul_ln1118_2889_fu_7165_p2, operation Mode is: A''*(B:0x3fd58).
DSP Report: register mul_ln1118_2889_fu_7165_p2 is absorbed into DSP mul_ln1118_2889_fu_7165_p2.
DSP Report: register mul_ln1118_2889_fu_7165_p2 is absorbed into DSP mul_ln1118_2889_fu_7165_p2.
DSP Report: operator mul_ln1118_2889_fu_7165_p2 is absorbed into DSP mul_ln1118_2889_fu_7165_p2.
DSP Report: Generating DSP mul_ln1118_1924_fu_7141_p2, operation Mode is: A''*(B:0x3ffed).
DSP Report: register mul_ln1118_1924_fu_7141_p2 is absorbed into DSP mul_ln1118_1924_fu_7141_p2.
DSP Report: register mul_ln1118_1924_fu_7141_p2 is absorbed into DSP mul_ln1118_1924_fu_7141_p2.
DSP Report: operator mul_ln1118_1924_fu_7141_p2 is absorbed into DSP mul_ln1118_1924_fu_7141_p2.
DSP Report: Generating DSP mul_ln1118_2647_fu_7350_p2, operation Mode is: A''*(B:0x3ffcf).
DSP Report: register mul_ln1118_2647_fu_7350_p2 is absorbed into DSP mul_ln1118_2647_fu_7350_p2.
DSP Report: register mul_ln1118_2647_fu_7350_p2 is absorbed into DSP mul_ln1118_2647_fu_7350_p2.
DSP Report: operator mul_ln1118_2647_fu_7350_p2 is absorbed into DSP mul_ln1118_2647_fu_7350_p2.
DSP Report: Generating DSP mul_ln1118_2291_fu_6431_p2, operation Mode is: A''*(B:0x3fe77).
DSP Report: register mul_ln1118_2291_fu_6431_p2 is absorbed into DSP mul_ln1118_2291_fu_6431_p2.
DSP Report: register mul_ln1118_2291_fu_6431_p2 is absorbed into DSP mul_ln1118_2291_fu_6431_p2.
DSP Report: operator mul_ln1118_2291_fu_6431_p2 is absorbed into DSP mul_ln1118_2291_fu_6431_p2.
DSP Report: Generating DSP mul_ln1118_1722_fu_6858_p2, operation Mode is: A2*(B:0x3ffeb).
DSP Report: register mul_ln1118_1722_fu_6858_p2 is absorbed into DSP mul_ln1118_1722_fu_6858_p2.
DSP Report: operator mul_ln1118_1722_fu_6858_p2 is absorbed into DSP mul_ln1118_1722_fu_6858_p2.
DSP Report: Generating DSP mul_ln1118_1590_fu_5963_p2, operation Mode is: A2*(B:0x3ffed).
DSP Report: register mul_ln1118_1590_fu_5963_p2 is absorbed into DSP mul_ln1118_1590_fu_5963_p2.
DSP Report: operator mul_ln1118_1590_fu_5963_p2 is absorbed into DSP mul_ln1118_1590_fu_5963_p2.
DSP Report: Generating DSP mul_ln1118_1611_reg_3266661_reg, operation Mode is: (A2*(B:0x3ffc7))'.
DSP Report: register mul_ln1118_1611_reg_3266661_reg is absorbed into DSP mul_ln1118_1611_reg_3266661_reg.
DSP Report: register mul_ln1118_1611_reg_3266661_reg is absorbed into DSP mul_ln1118_1611_reg_3266661_reg.
DSP Report: operator mul_ln1118_1611_fu_4406_p2 is absorbed into DSP mul_ln1118_1611_reg_3266661_reg.
DSP Report: Generating DSP mul_ln1118_1785_fu_5738_p2, operation Mode is: A''*(B:0x3fe39).
DSP Report: register mul_ln1118_1785_fu_5738_p2 is absorbed into DSP mul_ln1118_1785_fu_5738_p2.
DSP Report: register mul_ln1118_1785_fu_5738_p2 is absorbed into DSP mul_ln1118_1785_fu_5738_p2.
DSP Report: operator mul_ln1118_1785_fu_5738_p2 is absorbed into DSP mul_ln1118_1785_fu_5738_p2.
DSP Report: Generating DSP mul_ln1118_1711_fu_5594_p2, operation Mode is: A''*(B:0x3fefd).
DSP Report: register mul_ln1118_1711_fu_5594_p2 is absorbed into DSP mul_ln1118_1711_fu_5594_p2.
DSP Report: register mul_ln1118_1711_fu_5594_p2 is absorbed into DSP mul_ln1118_1711_fu_5594_p2.
DSP Report: operator mul_ln1118_1711_fu_5594_p2 is absorbed into DSP mul_ln1118_1711_fu_5594_p2.
DSP Report: Generating DSP mul_ln1118_1661_fu_7383_p2, operation Mode is: A''*(B:0x25).
DSP Report: register data_140_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1661_fu_7383_p2.
DSP Report: register data_140_V_read_1_reg_37677392_reg is absorbed into DSP mul_ln1118_1661_fu_7383_p2.
DSP Report: operator mul_ln1118_1661_fu_7383_p2 is absorbed into DSP mul_ln1118_1661_fu_7383_p2.
DSP Report: Generating DSP mul_ln1118_1602_fu_5373_p2, operation Mode is: A''*(B:0x3ffdd).
DSP Report: register mul_ln1118_1602_fu_5373_p2 is absorbed into DSP mul_ln1118_1602_fu_5373_p2.
DSP Report: register mul_ln1118_1602_fu_5373_p2 is absorbed into DSP mul_ln1118_1602_fu_5373_p2.
DSP Report: operator mul_ln1118_1602_fu_5373_p2 is absorbed into DSP mul_ln1118_1602_fu_5373_p2.
DSP Report: Generating DSP mul_ln1118_2032_fu_5219_p2, operation Mode is: A''*(B:0x3ffd4).
DSP Report: register mul_ln1118_2032_fu_5219_p2 is absorbed into DSP mul_ln1118_2032_fu_5219_p2.
DSP Report: register mul_ln1118_2032_fu_5219_p2 is absorbed into DSP mul_ln1118_2032_fu_5219_p2.
DSP Report: operator mul_ln1118_2032_fu_5219_p2 is absorbed into DSP mul_ln1118_2032_fu_5219_p2.
DSP Report: Generating DSP mul_ln1118_1752_fu_5352_p2, operation Mode is: A''*(B:0x3ffd2).
DSP Report: register mul_ln1118_1752_fu_5352_p2 is absorbed into DSP mul_ln1118_1752_fu_5352_p2.
DSP Report: register mul_ln1118_1752_fu_5352_p2 is absorbed into DSP mul_ln1118_1752_fu_5352_p2.
DSP Report: operator mul_ln1118_1752_fu_5352_p2 is absorbed into DSP mul_ln1118_1752_fu_5352_p2.
DSP Report: Generating DSP mul_ln1118_1484_fu_5261_p2, operation Mode is: A''*(B:0x3ffd5).
DSP Report: register mul_ln1118_1484_fu_5261_p2 is absorbed into DSP mul_ln1118_1484_fu_5261_p2.
DSP Report: register mul_ln1118_1484_fu_5261_p2 is absorbed into DSP mul_ln1118_1484_fu_5261_p2.
DSP Report: operator mul_ln1118_1484_fu_5261_p2 is absorbed into DSP mul_ln1118_1484_fu_5261_p2.
DSP Report: Generating DSP mul_ln1118_1338_fu_7626_p2, operation Mode is: A''*(B:0x3ffce).
DSP Report: register mul_ln1118_1338_fu_7626_p2 is absorbed into DSP mul_ln1118_1338_fu_7626_p2.
DSP Report: register mul_ln1118_1338_fu_7626_p2 is absorbed into DSP mul_ln1118_1338_fu_7626_p2.
DSP Report: operator mul_ln1118_1338_fu_7626_p2 is absorbed into DSP mul_ln1118_1338_fu_7626_p2.
DSP Report: Generating DSP mul_ln1118_1790_fu_6942_p2, operation Mode is: A''*(B:0x3ffd9).
DSP Report: register mul_ln1118_1790_fu_6942_p2 is absorbed into DSP mul_ln1118_1790_fu_6942_p2.
DSP Report: register mul_ln1118_1790_fu_6942_p2 is absorbed into DSP mul_ln1118_1790_fu_6942_p2.
DSP Report: operator mul_ln1118_1790_fu_6942_p2 is absorbed into DSP mul_ln1118_1790_fu_6942_p2.
DSP Report: Generating DSP mul_ln1118_2790_fu_5012_p2, operation Mode is: A''*(B:0x3ffe9).
DSP Report: register mul_ln1118_2790_fu_5012_p2 is absorbed into DSP mul_ln1118_2790_fu_5012_p2.
DSP Report: register mul_ln1118_2790_fu_5012_p2 is absorbed into DSP mul_ln1118_2790_fu_5012_p2.
DSP Report: operator mul_ln1118_2790_fu_5012_p2 is absorbed into DSP mul_ln1118_2790_fu_5012_p2.
DSP Report: Generating DSP mul_ln1118_2286_fu_4466_p2, operation Mode is: A''*(B:0x3ff87).
DSP Report: register mul_ln1118_2286_fu_4466_p2 is absorbed into DSP mul_ln1118_2286_fu_4466_p2.
DSP Report: register mul_ln1118_2286_fu_4466_p2 is absorbed into DSP mul_ln1118_2286_fu_4466_p2.
DSP Report: operator mul_ln1118_2286_fu_4466_p2 is absorbed into DSP mul_ln1118_2286_fu_4466_p2.
DSP Report: Generating DSP mul_ln1118_2322_fu_3962_p2, operation Mode is: A''*(B:0x3ffa9).
DSP Report: register mul_ln1118_2322_fu_3962_p2 is absorbed into DSP mul_ln1118_2322_fu_3962_p2.
DSP Report: register mul_ln1118_2322_fu_3962_p2 is absorbed into DSP mul_ln1118_2322_fu_3962_p2.
DSP Report: operator mul_ln1118_2322_fu_3962_p2 is absorbed into DSP mul_ln1118_2322_fu_3962_p2.
DSP Report: Generating DSP add_ln703_2258_fu_37654854_p2, operation Mode is: C+A''*(B:0x58).
DSP Report: register data_121_V_read_int_reg_reg is absorbed into DSP add_ln703_2258_fu_37654854_p2.
DSP Report: register data_121_V_read_1_reg_37677651_reg is absorbed into DSP add_ln703_2258_fu_37654854_p2.
DSP Report: operator add_ln703_2258_fu_37654854_p2 is absorbed into DSP add_ln703_2258_fu_37654854_p2.
DSP Report: operator mul_ln1118_1430_fu_6449_p2 is absorbed into DSP add_ln703_2258_fu_37654854_p2.
DSP Report: Generating DSP add_ln703_2261_fu_37654870_p2, operation Mode is: C+A''*(B:0x69).
DSP Report: register data_130_V_read_int_reg_reg is absorbed into DSP add_ln703_2261_fu_37654870_p2.
DSP Report: register data_130_V_read_1_reg_37677531_reg is absorbed into DSP add_ln703_2261_fu_37654870_p2.
DSP Report: operator add_ln703_2261_fu_37654870_p2 is absorbed into DSP add_ln703_2261_fu_37654870_p2.
DSP Report: operator mul_ln1118_1544_fu_7192_p2 is absorbed into DSP add_ln703_2261_fu_37654870_p2.
DSP Report: Generating DSP mul_ln1118_1786_fu_4041_p2, operation Mode is: A''*(B:0x3ffd3).
DSP Report: register mul_ln1118_1786_fu_4041_p2 is absorbed into DSP mul_ln1118_1786_fu_4041_p2.
DSP Report: register mul_ln1118_1786_fu_4041_p2 is absorbed into DSP mul_ln1118_1786_fu_4041_p2.
DSP Report: operator mul_ln1118_1786_fu_4041_p2 is absorbed into DSP mul_ln1118_1786_fu_4041_p2.
DSP Report: Generating DSP mul_ln1118_1521_fu_5360_p2, operation Mode is: A''*(B:0x3ff63).
DSP Report: register mul_ln1118_1521_fu_5360_p2 is absorbed into DSP mul_ln1118_1521_fu_5360_p2.
DSP Report: register mul_ln1118_1521_fu_5360_p2 is absorbed into DSP mul_ln1118_1521_fu_5360_p2.
DSP Report: operator mul_ln1118_1521_fu_5360_p2 is absorbed into DSP mul_ln1118_1521_fu_5360_p2.
DSP Report: Generating DSP mul_ln1118_1455_fu_5230_p2, operation Mode is: A''*(B:0x3ff6d).
DSP Report: register mul_ln1118_1455_fu_5230_p2 is absorbed into DSP mul_ln1118_1455_fu_5230_p2.
DSP Report: register mul_ln1118_1455_fu_5230_p2 is absorbed into DSP mul_ln1118_1455_fu_5230_p2.
DSP Report: operator mul_ln1118_1455_fu_5230_p2 is absorbed into DSP mul_ln1118_1455_fu_5230_p2.
DSP Report: Generating DSP mul_ln1118_1791_fu_6310_p2, operation Mode is: A''*(B:0x3fa41).
DSP Report: register mul_ln1118_1791_fu_6310_p2 is absorbed into DSP mul_ln1118_1791_fu_6310_p2.
DSP Report: register mul_ln1118_1791_fu_6310_p2 is absorbed into DSP mul_ln1118_1791_fu_6310_p2.
DSP Report: operator mul_ln1118_1791_fu_6310_p2 is absorbed into DSP mul_ln1118_1791_fu_6310_p2.
DSP Report: Generating DSP mul_ln1118_1485_fu_6512_p2, operation Mode is: A''*(B:0x3fbfb).
DSP Report: register mul_ln1118_1485_fu_6512_p2 is absorbed into DSP mul_ln1118_1485_fu_6512_p2.
DSP Report: register mul_ln1118_1485_fu_6512_p2 is absorbed into DSP mul_ln1118_1485_fu_6512_p2.
DSP Report: operator mul_ln1118_1485_fu_6512_p2 is absorbed into DSP mul_ln1118_1485_fu_6512_p2.
DSP Report: Generating DSP mul_ln1118_1170_fu_4066_p2, operation Mode is: A''*(B:0x3fed2).
DSP Report: register mul_ln1118_1170_fu_4066_p2 is absorbed into DSP mul_ln1118_1170_fu_4066_p2.
DSP Report: register mul_ln1118_1170_fu_4066_p2 is absorbed into DSP mul_ln1118_1170_fu_4066_p2.
DSP Report: operator mul_ln1118_1170_fu_4066_p2 is absorbed into DSP mul_ln1118_1170_fu_4066_p2.
DSP Report: Generating DSP mul_ln1118_1182_fu_4224_p2, operation Mode is: A''*(B:0x3fe7f).
DSP Report: register mul_ln1118_1182_fu_4224_p2 is absorbed into DSP mul_ln1118_1182_fu_4224_p2.
DSP Report: register mul_ln1118_1182_fu_4224_p2 is absorbed into DSP mul_ln1118_1182_fu_4224_p2.
DSP Report: operator mul_ln1118_1182_fu_4224_p2 is absorbed into DSP mul_ln1118_1182_fu_4224_p2.
DSP Report: Generating DSP mul_ln1118_1120_fu_5519_p2, operation Mode is: A''*(B:0x16f).
DSP Report: register data_94_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1120_fu_5519_p2.
DSP Report: register data_94_V_read_1_reg_37678006_reg is absorbed into DSP mul_ln1118_1120_fu_5519_p2.
DSP Report: operator mul_ln1118_1120_fu_5519_p2 is absorbed into DSP mul_ln1118_1120_fu_5519_p2.
DSP Report: Generating DSP add_ln703_1568_reg_37681180_reg, operation Mode is: PCIN+A''*(B:0x19d).
DSP Report: register data_121_V_read_int_reg_reg is absorbed into DSP add_ln703_1568_reg_37681180_reg.
DSP Report: register data_121_V_read_1_reg_37677651_reg is absorbed into DSP add_ln703_1568_reg_37681180_reg.
DSP Report: register add_ln703_1568_reg_37681180_reg is absorbed into DSP add_ln703_1568_reg_37681180_reg.
DSP Report: operator add_ln703_1568_fu_37650600_p2 is absorbed into DSP add_ln703_1568_reg_37681180_reg.
DSP Report: operator mul_ln1118_1443_fu_3853_p2 is absorbed into DSP add_ln703_1568_reg_37681180_reg.
DSP Report: Generating DSP mul_ln1118_1237_fu_5697_p2, operation Mode is: A''*(B:0x3ffe5).
DSP Report: register mul_ln1118_1237_fu_5697_p2 is absorbed into DSP mul_ln1118_1237_fu_5697_p2.
DSP Report: register mul_ln1118_1237_fu_5697_p2 is absorbed into DSP mul_ln1118_1237_fu_5697_p2.
DSP Report: operator mul_ln1118_1237_fu_5697_p2 is absorbed into DSP mul_ln1118_1237_fu_5697_p2.
INFO: [Synth 8-3886] merging instance 'add_ln703_1567_reg_37681175_reg[26]' (FD) to 'add_ln703_1567_reg_37681175_reg[27]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1567_reg_37681175_reg[27]' (FD) to 'add_ln703_1567_reg_37681175_reg[28]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_ln1118_1056_fu_7239_p2, operation Mode is: A''*(B:0x3ff1f).
DSP Report: register mul_ln1118_1056_fu_7239_p2 is absorbed into DSP mul_ln1118_1056_fu_7239_p2.
DSP Report: register mul_ln1118_1056_fu_7239_p2 is absorbed into DSP mul_ln1118_1056_fu_7239_p2.
DSP Report: operator mul_ln1118_1056_fu_7239_p2 is absorbed into DSP mul_ln1118_1056_fu_7239_p2.
DSP Report: Generating DSP mul_ln1118_994_fu_6458_p2, operation Mode is: A''*(B:0x3ff71).
DSP Report: register mul_ln1118_994_fu_6458_p2 is absorbed into DSP mul_ln1118_994_fu_6458_p2.
DSP Report: register mul_ln1118_994_fu_6458_p2 is absorbed into DSP mul_ln1118_994_fu_6458_p2.
DSP Report: operator mul_ln1118_994_fu_6458_p2 is absorbed into DSP mul_ln1118_994_fu_6458_p2.
DSP Report: Generating DSP mul_ln1118_1288_fu_4978_p2, operation Mode is: A''*(B:0x3ff63).
DSP Report: register mul_ln1118_1288_fu_4978_p2 is absorbed into DSP mul_ln1118_1288_fu_4978_p2.
DSP Report: register mul_ln1118_1288_fu_4978_p2 is absorbed into DSP mul_ln1118_1288_fu_4978_p2.
DSP Report: operator mul_ln1118_1288_fu_4978_p2 is absorbed into DSP mul_ln1118_1288_fu_4978_p2.
DSP Report: Generating DSP mul_ln1118_1136_fu_7408_p2, operation Mode is: A''*(B:0x3ff6c).
DSP Report: register mul_ln1118_1136_fu_7408_p2 is absorbed into DSP mul_ln1118_1136_fu_7408_p2.
DSP Report: register mul_ln1118_1136_fu_7408_p2 is absorbed into DSP mul_ln1118_1136_fu_7408_p2.
DSP Report: operator mul_ln1118_1136_fu_7408_p2 is absorbed into DSP mul_ln1118_1136_fu_7408_p2.
DSP Report: Generating DSP mul_ln1118_942_fu_7135_p2, operation Mode is: A''*(B:0x3ff65).
DSP Report: register mul_ln1118_942_fu_7135_p2 is absorbed into DSP mul_ln1118_942_fu_7135_p2.
DSP Report: register mul_ln1118_942_fu_7135_p2 is absorbed into DSP mul_ln1118_942_fu_7135_p2.
DSP Report: operator mul_ln1118_942_fu_7135_p2 is absorbed into DSP mul_ln1118_942_fu_7135_p2.
DSP Report: Generating DSP mul_ln1118_707_fu_6241_p2, operation Mode is: A''*(B:0x3ff5e).
DSP Report: register mul_ln1118_707_fu_6241_p2 is absorbed into DSP mul_ln1118_707_fu_6241_p2.
DSP Report: register mul_ln1118_707_fu_6241_p2 is absorbed into DSP mul_ln1118_707_fu_6241_p2.
DSP Report: operator mul_ln1118_707_fu_6241_p2 is absorbed into DSP mul_ln1118_707_fu_6241_p2.
DSP Report: Generating DSP mul_ln1118_919_fu_5849_p2, operation Mode is: A''*(B:0x3ff74).
DSP Report: register mul_ln1118_919_fu_5849_p2 is absorbed into DSP mul_ln1118_919_fu_5849_p2.
DSP Report: register mul_ln1118_919_fu_5849_p2 is absorbed into DSP mul_ln1118_919_fu_5849_p2.
DSP Report: operator mul_ln1118_919_fu_5849_p2 is absorbed into DSP mul_ln1118_919_fu_5849_p2.
DSP Report: Generating DSP mul_ln1118_1380_fu_6122_p2, operation Mode is: A''*(B:0x3ff92).
DSP Report: register mul_ln1118_1380_fu_6122_p2 is absorbed into DSP mul_ln1118_1380_fu_6122_p2.
DSP Report: register mul_ln1118_1380_fu_6122_p2 is absorbed into DSP mul_ln1118_1380_fu_6122_p2.
DSP Report: operator mul_ln1118_1380_fu_6122_p2 is absorbed into DSP mul_ln1118_1380_fu_6122_p2.
DSP Report: Generating DSP mul_ln1118_1240_fu_5070_p2, operation Mode is: A''*(B:0x3ffac).
DSP Report: register mul_ln1118_1240_fu_5070_p2 is absorbed into DSP mul_ln1118_1240_fu_5070_p2.
DSP Report: register mul_ln1118_1240_fu_5070_p2 is absorbed into DSP mul_ln1118_1240_fu_5070_p2.
DSP Report: operator mul_ln1118_1240_fu_5070_p2 is absorbed into DSP mul_ln1118_1240_fu_5070_p2.
DSP Report: Generating DSP mul_ln1118_1029_fu_4039_p2, operation Mode is: A''*(B:0x3ffa3).
DSP Report: register mul_ln1118_1029_fu_4039_p2 is absorbed into DSP mul_ln1118_1029_fu_4039_p2.
DSP Report: register mul_ln1118_1029_fu_4039_p2 is absorbed into DSP mul_ln1118_1029_fu_4039_p2.
DSP Report: operator mul_ln1118_1029_fu_4039_p2 is absorbed into DSP mul_ln1118_1029_fu_4039_p2.
DSP Report: Generating DSP mul_ln1118_989_fu_5929_p2, operation Mode is: A''*(B:0x3ff85).
DSP Report: register mul_ln1118_989_fu_5929_p2 is absorbed into DSP mul_ln1118_989_fu_5929_p2.
DSP Report: register mul_ln1118_989_fu_5929_p2 is absorbed into DSP mul_ln1118_989_fu_5929_p2.
DSP Report: operator mul_ln1118_989_fu_5929_p2 is absorbed into DSP mul_ln1118_989_fu_5929_p2.
DSP Report: Generating DSP mul_ln1118_1219_fu_7512_p2, operation Mode is: A''*(B:0x3ff9f).
DSP Report: register mul_ln1118_1219_fu_7512_p2 is absorbed into DSP mul_ln1118_1219_fu_7512_p2.
DSP Report: register mul_ln1118_1219_fu_7512_p2 is absorbed into DSP mul_ln1118_1219_fu_7512_p2.
DSP Report: operator mul_ln1118_1219_fu_7512_p2 is absorbed into DSP mul_ln1118_1219_fu_7512_p2.
DSP Report: Generating DSP mul_ln1118_1205_fu_4874_p2, operation Mode is: A''*(B:0x3ff86).
DSP Report: register mul_ln1118_1205_fu_4874_p2 is absorbed into DSP mul_ln1118_1205_fu_4874_p2.
DSP Report: register mul_ln1118_1205_fu_4874_p2 is absorbed into DSP mul_ln1118_1205_fu_4874_p2.
DSP Report: operator mul_ln1118_1205_fu_4874_p2 is absorbed into DSP mul_ln1118_1205_fu_4874_p2.
DSP Report: Generating DSP mul_ln1118_1543_fu_5651_p2, operation Mode is: A''*(B:0x3ff86).
DSP Report: register mul_ln1118_1543_fu_5651_p2 is absorbed into DSP mul_ln1118_1543_fu_5651_p2.
DSP Report: register mul_ln1118_1543_fu_5651_p2 is absorbed into DSP mul_ln1118_1543_fu_5651_p2.
DSP Report: operator mul_ln1118_1543_fu_5651_p2 is absorbed into DSP mul_ln1118_1543_fu_5651_p2.
DSP Report: Generating DSP mul_ln1118_1533_fu_5421_p2, operation Mode is: A''*(B:0x3ff8e).
DSP Report: register mul_ln1118_1533_fu_5421_p2 is absorbed into DSP mul_ln1118_1533_fu_5421_p2.
DSP Report: register mul_ln1118_1533_fu_5421_p2 is absorbed into DSP mul_ln1118_1533_fu_5421_p2.
DSP Report: operator mul_ln1118_1533_fu_5421_p2 is absorbed into DSP mul_ln1118_1533_fu_5421_p2.
DSP Report: Generating DSP mul_ln1118_855_reg_3266579_reg, operation Mode is: (A2*(B:0x3fc13))'.
DSP Report: register mul_ln1118_855_reg_3266579_reg is absorbed into DSP mul_ln1118_855_reg_3266579_reg.
DSP Report: register mul_ln1118_855_reg_3266579_reg is absorbed into DSP mul_ln1118_855_reg_3266579_reg.
DSP Report: operator mul_ln1118_855_fu_7034_p2 is absorbed into DSP mul_ln1118_855_reg_3266579_reg.
DSP Report: Generating DSP mul_ln1118_1009_fu_6817_p2, operation Mode is: A''*(B:0x7a).
DSP Report: register data_85_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1009_fu_6817_p2.
DSP Report: register data_85_V_read_1_reg_37678119_reg is absorbed into DSP mul_ln1118_1009_fu_6817_p2.
DSP Report: operator mul_ln1118_1009_fu_6817_p2 is absorbed into DSP mul_ln1118_1009_fu_6817_p2.
DSP Report: Generating DSP add_ln703_1946_fu_37652952_p2, operation Mode is: PCIN+A''*(B:0x46).
DSP Report: register data_86_V_read_int_reg_reg is absorbed into DSP add_ln703_1946_fu_37652952_p2.
DSP Report: register data_86_V_read_1_reg_37678108_reg is absorbed into DSP add_ln703_1946_fu_37652952_p2.
DSP Report: operator add_ln703_1946_fu_37652952_p2 is absorbed into DSP add_ln703_1946_fu_37652952_p2.
DSP Report: operator mul_ln1118_1022_fu_4090_p2 is absorbed into DSP add_ln703_1946_fu_37652952_p2.
DSP Report: Generating DSP add_ln703_1946_fu_37652952_p2, operation Mode is: PCIN+A''*(B:0x7a).
DSP Report: register data_137_V_read_int_reg_reg is absorbed into DSP add_ln703_1946_fu_37652952_p2.
DSP Report: register data_137_V_read_1_reg_37677437_reg is absorbed into DSP add_ln703_1946_fu_37652952_p2.
DSP Report: operator add_ln703_1946_fu_37652952_p2 is absorbed into DSP add_ln703_1946_fu_37652952_p2.
DSP Report: operator mul_ln1118_1633_fu_6513_p2 is absorbed into DSP add_ln703_1946_fu_37652952_p2.
DSP Report: Generating DSP mul_ln1118_1224_reg_3266627_reg, operation Mode is: (A2*(B:0x3ffd2))'.
DSP Report: register mul_ln1118_1224_reg_3266627_reg is absorbed into DSP mul_ln1118_1224_reg_3266627_reg.
DSP Report: register mul_ln1118_1224_reg_3266627_reg is absorbed into DSP mul_ln1118_1224_reg_3266627_reg.
DSP Report: operator mul_ln1118_1224_fu_7354_p2 is absorbed into DSP mul_ln1118_1224_reg_3266627_reg.
DSP Report: Generating DSP mul_ln1118_1101_fu_6015_p2, operation Mode is: A''*(B:0x3ffdd).
DSP Report: register mul_ln1118_1101_fu_6015_p2 is absorbed into DSP mul_ln1118_1101_fu_6015_p2.
DSP Report: register mul_ln1118_1101_fu_6015_p2 is absorbed into DSP mul_ln1118_1101_fu_6015_p2.
DSP Report: operator mul_ln1118_1101_fu_6015_p2 is absorbed into DSP mul_ln1118_1101_fu_6015_p2.
DSP Report: Generating DSP mul_ln1118_1058_fu_4622_p2, operation Mode is: A''*(B:0x3ffca).
DSP Report: register mul_ln1118_1058_fu_4622_p2 is absorbed into DSP mul_ln1118_1058_fu_4622_p2.
DSP Report: register mul_ln1118_1058_fu_4622_p2 is absorbed into DSP mul_ln1118_1058_fu_4622_p2.
DSP Report: operator mul_ln1118_1058_fu_4622_p2 is absorbed into DSP mul_ln1118_1058_fu_4622_p2.
DSP Report: Generating DSP mul_ln1118_1587_fu_6610_p2, operation Mode is: A''*(B:0x3ff47).
DSP Report: register mul_ln1118_1587_fu_6610_p2 is absorbed into DSP mul_ln1118_1587_fu_6610_p2.
DSP Report: register mul_ln1118_1587_fu_6610_p2 is absorbed into DSP mul_ln1118_1587_fu_6610_p2.
DSP Report: operator mul_ln1118_1587_fu_6610_p2 is absorbed into DSP mul_ln1118_1587_fu_6610_p2.
DSP Report: Generating DSP mul_ln1118_1554_fu_6578_p2, operation Mode is: A''*(B:0x3ff3d).
DSP Report: register mul_ln1118_1554_fu_6578_p2 is absorbed into DSP mul_ln1118_1554_fu_6578_p2.
DSP Report: register mul_ln1118_1554_fu_6578_p2 is absorbed into DSP mul_ln1118_1554_fu_6578_p2.
DSP Report: operator mul_ln1118_1554_fu_6578_p2 is absorbed into DSP mul_ln1118_1554_fu_6578_p2.
DSP Report: Generating DSP mul_ln1118_1487_fu_6514_p2, operation Mode is: A''*(B:0x3ff2b).
DSP Report: register mul_ln1118_1487_fu_6514_p2 is absorbed into DSP mul_ln1118_1487_fu_6514_p2.
DSP Report: register mul_ln1118_1487_fu_6514_p2 is absorbed into DSP mul_ln1118_1487_fu_6514_p2.
DSP Report: operator mul_ln1118_1487_fu_6514_p2 is absorbed into DSP mul_ln1118_1487_fu_6514_p2.
DSP Report: Generating DSP mul_ln1118_1305_fu_6330_p2, operation Mode is: A''*(B:0x3ff75).
DSP Report: register mul_ln1118_1305_fu_6330_p2 is absorbed into DSP mul_ln1118_1305_fu_6330_p2.
DSP Report: register mul_ln1118_1305_fu_6330_p2 is absorbed into DSP mul_ln1118_1305_fu_6330_p2.
DSP Report: operator mul_ln1118_1305_fu_6330_p2 is absorbed into DSP mul_ln1118_1305_fu_6330_p2.
DSP Report: Generating DSP mul_ln1118_1376_fu_7553_p2, operation Mode is: A''*(B:0x3ff17).
DSP Report: register mul_ln1118_1376_fu_7553_p2 is absorbed into DSP mul_ln1118_1376_fu_7553_p2.
DSP Report: register mul_ln1118_1376_fu_7553_p2 is absorbed into DSP mul_ln1118_1376_fu_7553_p2.
DSP Report: operator mul_ln1118_1376_fu_7553_p2 is absorbed into DSP mul_ln1118_1376_fu_7553_p2.
DSP Report: Generating DSP mul_ln1118_1226_fu_4894_p2, operation Mode is: A''*(B:0x3ff05).
DSP Report: register mul_ln1118_1226_fu_4894_p2 is absorbed into DSP mul_ln1118_1226_fu_4894_p2.
DSP Report: register mul_ln1118_1226_fu_4894_p2 is absorbed into DSP mul_ln1118_1226_fu_4894_p2.
DSP Report: operator mul_ln1118_1226_fu_4894_p2 is absorbed into DSP mul_ln1118_1226_fu_4894_p2.
DSP Report: Generating DSP mul_ln1118_539_fu_4006_p2, operation Mode is: A''*(B:0x92).
DSP Report: register data_45_V_read_int_reg_reg is absorbed into DSP mul_ln1118_539_fu_4006_p2.
DSP Report: register data_45_V_read_1_reg_37678633_reg is absorbed into DSP mul_ln1118_539_fu_4006_p2.
DSP Report: operator mul_ln1118_539_fu_4006_p2 is absorbed into DSP mul_ln1118_539_fu_4006_p2.
DSP Report: Generating DSP add_ln703_1508_fu_37650232_p2, operation Mode is: PCIN+A''*(B:0xb2).
DSP Report: register data_88_V_read_int_reg_reg is absorbed into DSP add_ln703_1508_fu_37650232_p2.
DSP Report: register data_88_V_read_1_reg_37678080_reg is absorbed into DSP add_ln703_1508_fu_37650232_p2.
DSP Report: operator add_ln703_1508_fu_37650232_p2 is absorbed into DSP add_ln703_1508_fu_37650232_p2.
DSP Report: operator mul_ln1118_1047_fu_7230_p2 is absorbed into DSP add_ln703_1508_fu_37650232_p2.
DSP Report: Generating DSP add_ln703_1508_fu_37650232_p2, operation Mode is: PCIN+A''*(B:0xa4).
DSP Report: register data_96_V_read_int_reg_reg is absorbed into DSP add_ln703_1508_fu_37650232_p2.
DSP Report: register data_96_V_read_1_reg_37677978_reg is absorbed into DSP add_ln703_1508_fu_37650232_p2.
DSP Report: operator add_ln703_1508_fu_37650232_p2 is absorbed into DSP add_ln703_1508_fu_37650232_p2.
DSP Report: operator mul_ln1118_1138_fu_3996_p2 is absorbed into DSP add_ln703_1508_fu_37650232_p2.
DSP Report: Generating DSP add_ln703_1508_fu_37650232_p2, operation Mode is: PCIN+A''*(B:0xa6).
DSP Report: register data_85_V_read_int_reg_reg is absorbed into DSP add_ln703_1508_fu_37650232_p2.
DSP Report: register data_85_V_read_1_reg_37678119_reg is absorbed into DSP add_ln703_1508_fu_37650232_p2.
DSP Report: operator add_ln703_1508_fu_37650232_p2 is absorbed into DSP add_ln703_1508_fu_37650232_p2.
DSP Report: operator mul_ln1118_1007_fu_4817_p2 is absorbed into DSP add_ln703_1508_fu_37650232_p2.
DSP Report: Generating DSP mul_ln1118_1267_fu_7307_p2, operation Mode is: A''*(B:0x3ff19).
DSP Report: register mul_ln1118_1267_fu_7307_p2 is absorbed into DSP mul_ln1118_1267_fu_7307_p2.
DSP Report: register mul_ln1118_1267_fu_7307_p2 is absorbed into DSP mul_ln1118_1267_fu_7307_p2.
DSP Report: operator mul_ln1118_1267_fu_7307_p2 is absorbed into DSP mul_ln1118_1267_fu_7307_p2.
DSP Report: Generating DSP mul_ln1118_1375_fu_7094_p2, operation Mode is: A''*(B:0x3ff47).
DSP Report: register mul_ln1118_1375_fu_7094_p2 is absorbed into DSP mul_ln1118_1375_fu_7094_p2.
DSP Report: register mul_ln1118_1375_fu_7094_p2 is absorbed into DSP mul_ln1118_1375_fu_7094_p2.
DSP Report: operator mul_ln1118_1375_fu_7094_p2 is absorbed into DSP mul_ln1118_1375_fu_7094_p2.
DSP Report: Generating DSP mul_ln1118_1411_fu_4659_p2, operation Mode is: A''*(B:0x3ff73).
DSP Report: register mul_ln1118_1411_fu_4659_p2 is absorbed into DSP mul_ln1118_1411_fu_4659_p2.
DSP Report: register mul_ln1118_1411_fu_4659_p2 is absorbed into DSP mul_ln1118_1411_fu_4659_p2.
DSP Report: operator mul_ln1118_1411_fu_4659_p2 is absorbed into DSP mul_ln1118_1411_fu_4659_p2.
DSP Report: Generating DSP add_ln703_1501_fu_37650170_p2, operation Mode is: C+A''*(B:0x97).
DSP Report: register data_29_V_read_int_reg_reg is absorbed into DSP add_ln703_1501_fu_37650170_p2.
DSP Report: register data_29_V_read_1_reg_37678824_reg is absorbed into DSP add_ln703_1501_fu_37650170_p2.
DSP Report: operator add_ln703_1501_fu_37650170_p2 is absorbed into DSP add_ln703_1501_fu_37650170_p2.
DSP Report: operator mul_ln1118_344_fu_6389_p2 is absorbed into DSP add_ln703_1501_fu_37650170_p2.
DSP Report: Generating DSP mul_ln1118_1245_fu_4731_p2, operation Mode is: A''*(B:0x3ff47).
DSP Report: register mul_ln1118_1245_fu_4731_p2 is absorbed into DSP mul_ln1118_1245_fu_4731_p2.
DSP Report: register mul_ln1118_1245_fu_4731_p2 is absorbed into DSP mul_ln1118_1245_fu_4731_p2.
DSP Report: operator mul_ln1118_1245_fu_4731_p2 is absorbed into DSP mul_ln1118_1245_fu_4731_p2.
DSP Report: Generating DSP mul_ln1118_1260_reg_3266149_reg, operation Mode is: (A''*(B:0x3fce5))'.
DSP Report: register mul_ln1118_1260_reg_3266149_reg is absorbed into DSP mul_ln1118_1260_reg_3266149_reg.
DSP Report: register mul_ln1118_1260_reg_3266149_reg is absorbed into DSP mul_ln1118_1260_reg_3266149_reg.
DSP Report: register mul_ln1118_1260_reg_3266149_reg is absorbed into DSP mul_ln1118_1260_reg_3266149_reg.
DSP Report: operator mul_ln1118_1260_fu_4568_p2 is absorbed into DSP mul_ln1118_1260_reg_3266149_reg.
DSP Report: Generating DSP mul_ln1118_1500_fu_6262_p2, operation Mode is: A''*(B:0x3fea5).
DSP Report: register mul_ln1118_1500_fu_6262_p2 is absorbed into DSP mul_ln1118_1500_fu_6262_p2.
DSP Report: register mul_ln1118_1500_fu_6262_p2 is absorbed into DSP mul_ln1118_1500_fu_6262_p2.
DSP Report: operator mul_ln1118_1500_fu_6262_p2 is absorbed into DSP mul_ln1118_1500_fu_6262_p2.
DSP Report: Generating DSP mul_ln1118_1116_fu_5015_p2, operation Mode is: A''*(B:0x3fe9c).
DSP Report: register mul_ln1118_1116_fu_5015_p2 is absorbed into DSP mul_ln1118_1116_fu_5015_p2.
DSP Report: register mul_ln1118_1116_fu_5015_p2 is absorbed into DSP mul_ln1118_1116_fu_5015_p2.
DSP Report: operator mul_ln1118_1116_fu_5015_p2 is absorbed into DSP mul_ln1118_1116_fu_5015_p2.
DSP Report: Generating DSP mul_ln1118_1463_fu_6489_p2, operation Mode is: A''*(B:0x3fee6).
DSP Report: register mul_ln1118_1463_fu_6489_p2 is absorbed into DSP mul_ln1118_1463_fu_6489_p2.
DSP Report: register mul_ln1118_1463_fu_6489_p2 is absorbed into DSP mul_ln1118_1463_fu_6489_p2.
DSP Report: operator mul_ln1118_1463_fu_6489_p2 is absorbed into DSP mul_ln1118_1463_fu_6489_p2.
DSP Report: Generating DSP mul_ln1118_1070_fu_7250_p2, operation Mode is: A''*(B:0x3ff31).
DSP Report: register mul_ln1118_1070_fu_7250_p2 is absorbed into DSP mul_ln1118_1070_fu_7250_p2.
DSP Report: register mul_ln1118_1070_fu_7250_p2 is absorbed into DSP mul_ln1118_1070_fu_7250_p2.
DSP Report: operator mul_ln1118_1070_fu_7250_p2 is absorbed into DSP mul_ln1118_1070_fu_7250_p2.
DSP Report: Generating DSP mul_ln1118_1011_fu_5560_p2, operation Mode is: A''*(B:0x3ff14).
DSP Report: register mul_ln1118_1011_fu_5560_p2 is absorbed into DSP mul_ln1118_1011_fu_5560_p2.
DSP Report: register mul_ln1118_1011_fu_5560_p2 is absorbed into DSP mul_ln1118_1011_fu_5560_p2.
DSP Report: operator mul_ln1118_1011_fu_5560_p2 is absorbed into DSP mul_ln1118_1011_fu_5560_p2.
DSP Report: Generating DSP mul_ln1118_1553_fu_5326_p2, operation Mode is: A''*(B:0x3feee).
DSP Report: register mul_ln1118_1553_fu_5326_p2 is absorbed into DSP mul_ln1118_1553_fu_5326_p2.
DSP Report: register mul_ln1118_1553_fu_5326_p2 is absorbed into DSP mul_ln1118_1553_fu_5326_p2.
DSP Report: operator mul_ln1118_1553_fu_5326_p2 is absorbed into DSP mul_ln1118_1553_fu_5326_p2.
DSP Report: Generating DSP add_ln703_1607_fu_37650825_p2, operation Mode is: C+A''*(B:0x121).
DSP Report: register data_95_V_read_int_reg_reg is absorbed into DSP add_ln703_1607_fu_37650825_p2.
DSP Report: register data_95_V_read_1_reg_37677991_reg is absorbed into DSP add_ln703_1607_fu_37650825_p2.
DSP Report: operator add_ln703_1607_fu_37650825_p2 is absorbed into DSP add_ln703_1607_fu_37650825_p2.
DSP Report: operator mul_ln1118_1130_fu_5748_p2 is absorbed into DSP add_ln703_1607_fu_37650825_p2.
DSP Report: Generating DSP mul_ln1118_1249_fu_6040_p2, operation Mode is: A''*(B:0x3ff3e).
DSP Report: register mul_ln1118_1249_fu_6040_p2 is absorbed into DSP mul_ln1118_1249_fu_6040_p2.
DSP Report: register mul_ln1118_1249_fu_6040_p2 is absorbed into DSP mul_ln1118_1249_fu_6040_p2.
DSP Report: operator mul_ln1118_1249_fu_6040_p2 is absorbed into DSP mul_ln1118_1249_fu_6040_p2.
DSP Report: Generating DSP mul_ln1118_1083_fu_7264_p2, operation Mode is: A''*(B:0x3ff56).
DSP Report: register mul_ln1118_1083_fu_7264_p2 is absorbed into DSP mul_ln1118_1083_fu_7264_p2.
DSP Report: register mul_ln1118_1083_fu_7264_p2 is absorbed into DSP mul_ln1118_1083_fu_7264_p2.
DSP Report: operator mul_ln1118_1083_fu_7264_p2 is absorbed into DSP mul_ln1118_1083_fu_7264_p2.
DSP Report: Generating DSP mul_ln1118_1225_fu_7518_p2, operation Mode is: A''*(B:0x3ff75).
DSP Report: register mul_ln1118_1225_fu_7518_p2 is absorbed into DSP mul_ln1118_1225_fu_7518_p2.
DSP Report: register mul_ln1118_1225_fu_7518_p2 is absorbed into DSP mul_ln1118_1225_fu_7518_p2.
DSP Report: operator mul_ln1118_1225_fu_7518_p2 is absorbed into DSP mul_ln1118_1225_fu_7518_p2.
DSP Report: Generating DSP mul_ln1118_1351_fu_6374_p2, operation Mode is: A''*(B:0x3ff3b).
DSP Report: register mul_ln1118_1351_fu_6374_p2 is absorbed into DSP mul_ln1118_1351_fu_6374_p2.
DSP Report: register mul_ln1118_1351_fu_6374_p2 is absorbed into DSP mul_ln1118_1351_fu_6374_p2.
DSP Report: operator mul_ln1118_1351_fu_6374_p2 is absorbed into DSP mul_ln1118_1351_fu_6374_p2.
DSP Report: Generating DSP mul_ln1118_1291_fu_4187_p2, operation Mode is: A''*(B:0x3ff6a).
DSP Report: register mul_ln1118_1291_fu_4187_p2 is absorbed into DSP mul_ln1118_1291_fu_4187_p2.
DSP Report: register mul_ln1118_1291_fu_4187_p2 is absorbed into DSP mul_ln1118_1291_fu_4187_p2.
DSP Report: operator mul_ln1118_1291_fu_4187_p2 is absorbed into DSP mul_ln1118_1291_fu_4187_p2.
DSP Report: Generating DSP mul_ln1118_1236_fu_7409_p2, operation Mode is: A''*(B:0xcc).
DSP Report: register data_104_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1236_fu_7409_p2.
DSP Report: register data_104_V_read_1_reg_37677868_reg is absorbed into DSP mul_ln1118_1236_fu_7409_p2.
DSP Report: operator mul_ln1118_1236_fu_7409_p2 is absorbed into DSP mul_ln1118_1236_fu_7409_p2.
DSP Report: Generating DSP add_ln703_1619_fu_37650909_p2, operation Mode is: PCIN+A''*(B:0xb5).
DSP Report: register data_124_V_read_int_reg_reg is absorbed into DSP add_ln703_1619_fu_37650909_p2.
DSP Report: register data_124_V_read_1_reg_37677612_reg is absorbed into DSP add_ln703_1619_fu_37650909_p2.
DSP Report: operator add_ln703_1619_fu_37650909_p2 is absorbed into DSP add_ln703_1619_fu_37650909_p2.
DSP Report: operator mul_ln1118_1476_fu_5251_p2 is absorbed into DSP add_ln703_1619_fu_37650909_p2.
DSP Report: Generating DSP mul_ln1118_1167_fu_7020_p2, operation Mode is: A''*(B:0x95).
DSP Report: register data_98_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1167_fu_7020_p2.
DSP Report: register data_98_V_read_1_reg_37677955_reg is absorbed into DSP mul_ln1118_1167_fu_7020_p2.
DSP Report: operator mul_ln1118_1167_fu_7020_p2 is absorbed into DSP mul_ln1118_1167_fu_7020_p2.
DSP Report: Generating DSP add_ln703_1617_fu_37650889_p2, operation Mode is: PCIN+A''*(B:0x98).
DSP Report: register data_102_V_read_int_reg_reg is absorbed into DSP add_ln703_1617_fu_37650889_p2.
DSP Report: register data_102_V_read_1_reg_37677898_reg is absorbed into DSP add_ln703_1617_fu_37650889_p2.
DSP Report: operator add_ln703_1617_fu_37650889_p2 is absorbed into DSP add_ln703_1617_fu_37650889_p2.
DSP Report: operator mul_ln1118_1215_fu_4884_p2 is absorbed into DSP add_ln703_1617_fu_37650889_p2.
DSP Report: Generating DSP mul_ln1118_1036_fu_3985_p2, operation Mode is: A''*(B:0x3ff87).
DSP Report: register mul_ln1118_1036_fu_3985_p2 is absorbed into DSP mul_ln1118_1036_fu_3985_p2.
DSP Report: register mul_ln1118_1036_fu_3985_p2 is absorbed into DSP mul_ln1118_1036_fu_3985_p2.
DSP Report: operator mul_ln1118_1036_fu_3985_p2 is absorbed into DSP mul_ln1118_1036_fu_3985_p2.
DSP Report: Generating DSP add_ln703_1620_fu_37650919_p2, operation Mode is: C+A''*(B:0x8f).
DSP Report: register data_128_V_read_int_reg_reg is absorbed into DSP add_ln703_1620_fu_37650919_p2.
DSP Report: register data_128_V_read_1_reg_37677559_reg is absorbed into DSP add_ln703_1620_fu_37650919_p2.
DSP Report: operator add_ln703_1620_fu_37650919_p2 is absorbed into DSP add_ln703_1620_fu_37650919_p2.
DSP Report: operator mul_ln1118_1529_fu_5757_p2 is absorbed into DSP add_ln703_1620_fu_37650919_p2.
DSP Report: Generating DSP mul_ln1118_1154_fu_6960_p2, operation Mode is: A''*(B:0x3ffa8).
DSP Report: register mul_ln1118_1154_fu_6960_p2 is absorbed into DSP mul_ln1118_1154_fu_6960_p2.
DSP Report: register mul_ln1118_1154_fu_6960_p2 is absorbed into DSP mul_ln1118_1154_fu_6960_p2.
DSP Report: operator mul_ln1118_1154_fu_6960_p2 is absorbed into DSP mul_ln1118_1154_fu_6960_p2.
DSP Report: Generating DSP mul_ln1118_1024_fu_6077_p2, operation Mode is: A''*(B:0x6e).
DSP Report: register data_86_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1024_fu_6077_p2.
DSP Report: register data_86_V_read_1_reg_37678108_reg is absorbed into DSP mul_ln1118_1024_fu_6077_p2.
DSP Report: operator mul_ln1118_1024_fu_6077_p2 is absorbed into DSP mul_ln1118_1024_fu_6077_p2.
DSP Report: Generating DSP add_ln703_1625_fu_37650941_p2, operation Mode is: PCIN+A''*(B:0x46).
DSP Report: register data_93_V_read_int_reg_reg is absorbed into DSP add_ln703_1625_fu_37650941_p2.
DSP Report: register zext_ln1118_1091_reg_37679420_reg is absorbed into DSP add_ln703_1625_fu_37650941_p2.
DSP Report: operator add_ln703_1625_fu_37650941_p2 is absorbed into DSP add_ln703_1625_fu_37650941_p2.
DSP Report: operator mul_ln1118_1103_fu_4664_p2 is absorbed into DSP add_ln703_1625_fu_37650941_p2.
DSP Report: Generating DSP mul_ln1118_1201_fu_4983_p2, operation Mode is: A''*(B:0x51).
DSP Report: register data_101_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1201_fu_4983_p2.
DSP Report: register data_101_V_read_1_reg_37677910_reg is absorbed into DSP mul_ln1118_1201_fu_4983_p2.
DSP Report: operator mul_ln1118_1201_fu_4983_p2 is absorbed into DSP mul_ln1118_1201_fu_4983_p2.
DSP Report: Generating DSP add_ln703_1627_fu_37650957_p2, operation Mode is: PCIN+(A:0x0):B''+C'.
DSP Report: register add_ln703_1627_fu_37650957_p2 is absorbed into DSP add_ln703_1627_fu_37650957_p2.
DSP Report: register add_ln703_1627_fu_37650957_p2 is absorbed into DSP add_ln703_1627_fu_37650957_p2.
DSP Report: register add_ln703_1627_fu_37650957_p2 is absorbed into DSP add_ln703_1627_fu_37650957_p2.
DSP Report: operator add_ln703_1627_fu_37650957_p2 is absorbed into DSP add_ln703_1627_fu_37650957_p2.
DSP Report: Generating DSP add_ln703_1628_reg_37681225_reg, operation Mode is: C+A''*(B:0x79).
DSP Report: register data_96_V_read_int_reg_reg is absorbed into DSP add_ln703_1628_reg_37681225_reg.
DSP Report: register data_96_V_read_1_reg_37677978_reg is absorbed into DSP add_ln703_1628_reg_37681225_reg.
DSP Report: register add_ln703_1628_reg_37681225_reg is absorbed into DSP add_ln703_1628_reg_37681225_reg.
DSP Report: operator add_ln703_1628_fu_37650967_p2 is absorbed into DSP add_ln703_1628_reg_37681225_reg.
DSP Report: operator mul_ln1118_1141_fu_6434_p2 is absorbed into DSP add_ln703_1628_reg_37681225_reg.
DSP Report: Generating DSP mul_ln1118_1540_fu_4290_p2, operation Mode is: A''*(B:0x6e).
DSP Report: register data_129_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1540_fu_4290_p2.
DSP Report: register data_129_V_read_1_reg_37677543_reg is absorbed into DSP mul_ln1118_1540_fu_4290_p2.
DSP Report: operator mul_ln1118_1540_fu_4290_p2 is absorbed into DSP mul_ln1118_1540_fu_4290_p2.
DSP Report: Generating DSP add_ln703_1631_fu_37650983_p2, operation Mode is: PCIN+A''*(B:0x72).
DSP Report: register data_113_V_read_int_reg_reg is absorbed into DSP add_ln703_1631_fu_37650983_p2.
DSP Report: register data_113_V_read_1_reg_37677753_reg is absorbed into DSP add_ln703_1631_fu_37650983_p2.
DSP Report: operator add_ln703_1631_fu_37650983_p2 is absorbed into DSP add_ln703_1631_fu_37650983_p2.
DSP Report: operator mul_ln1118_1340_fu_5116_p2 is absorbed into DSP add_ln703_1631_fu_37650983_p2.
DSP Report: Generating DSP mul_ln1118_1566_fu_3975_p2, operation Mode is: A''*(B:0x3ffca).
DSP Report: register mul_ln1118_1566_fu_3975_p2 is absorbed into DSP mul_ln1118_1566_fu_3975_p2.
DSP Report: register mul_ln1118_1566_fu_3975_p2 is absorbed into DSP mul_ln1118_1566_fu_3975_p2.
DSP Report: operator mul_ln1118_1566_fu_3975_p2 is absorbed into DSP mul_ln1118_1566_fu_3975_p2.
DSP Report: Generating DSP mul_ln1118_1092_fu_7274_p2, operation Mode is: A''*(B:0x16).
DSP Report: register data_92_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1092_fu_7274_p2.
DSP Report: register data_92_V_read_1_reg_37678030_reg is absorbed into DSP mul_ln1118_1092_fu_7274_p2.
DSP Report: operator mul_ln1118_1092_fu_7274_p2 is absorbed into DSP mul_ln1118_1092_fu_7274_p2.
DSP Report: Generating DSP add_ln703_1642_reg_37681245_reg, operation Mode is: PCIN+A''*(B:0x17).
DSP Report: register data_125_V_read_int_reg_reg is absorbed into DSP add_ln703_1642_reg_37681245_reg.
DSP Report: register data_125_V_read_1_reg_37677595_reg is absorbed into DSP add_ln703_1642_reg_37681245_reg.
DSP Report: register add_ln703_1642_reg_37681245_reg is absorbed into DSP add_ln703_1642_reg_37681245_reg.
DSP Report: operator add_ln703_1642_fu_37651057_p2 is absorbed into DSP add_ln703_1642_reg_37681245_reg.
DSP Report: operator mul_ln1118_1486_fu_3900_p2 is absorbed into DSP add_ln703_1642_reg_37681245_reg.
DSP Report: Generating DSP mul_ln1118_1582_fu_5354_p2, operation Mode is: A''*(B:0xe8).
DSP Report: register data_133_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1582_fu_5354_p2.
DSP Report: register data_133_V_read_1_reg_37677489_reg is absorbed into DSP mul_ln1118_1582_fu_5354_p2.
DSP Report: operator mul_ln1118_1582_fu_5354_p2 is absorbed into DSP mul_ln1118_1582_fu_5354_p2.
DSP Report: Generating DSP add_ln703_2895_fu_37658740_p2, operation Mode is: PCIN+A''*(B:0xc2).
DSP Report: register data_129_V_read_int_reg_reg is absorbed into DSP add_ln703_2895_fu_37658740_p2.
DSP Report: register data_129_V_read_1_reg_37677543_reg is absorbed into DSP add_ln703_2895_fu_37658740_p2.
DSP Report: operator add_ln703_2895_fu_37658740_p2 is absorbed into DSP add_ln703_2895_fu_37658740_p2.
DSP Report: operator mul_ln1118_1535_fu_4173_p2 is absorbed into DSP add_ln703_2895_fu_37658740_p2.
DSP Report: Generating DSP mul_ln1118_1393_fu_4481_p2, operation Mode is: A''*(B:0x8a).
DSP Report: register data_118_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1393_fu_4481_p2.
DSP Report: register data_118_V_read_1_reg_37677688_reg is absorbed into DSP mul_ln1118_1393_fu_4481_p2.
DSP Report: operator mul_ln1118_1393_fu_4481_p2 is absorbed into DSP mul_ln1118_1393_fu_4481_p2.
DSP Report: Generating DSP add_ln703_2893_fu_37658720_p2, operation Mode is: PCIN+(A:0x0):B2+C'.
DSP Report: register data_112_V_read_1_reg_37677765_reg is absorbed into DSP add_ln703_2893_fu_37658720_p2.
DSP Report: register add_ln703_2893_fu_37658720_p2 is absorbed into DSP add_ln703_2893_fu_37658720_p2.
DSP Report: operator add_ln703_2893_fu_37658720_p2 is absorbed into DSP add_ln703_2893_fu_37658720_p2.
DSP Report: Generating DSP mul_ln1118_1161_fu_7536_p2, operation Mode is: A''*(B:0x3fed7).
DSP Report: register mul_ln1118_1161_fu_7536_p2 is absorbed into DSP mul_ln1118_1161_fu_7536_p2.
DSP Report: register mul_ln1118_1161_fu_7536_p2 is absorbed into DSP mul_ln1118_1161_fu_7536_p2.
DSP Report: operator mul_ln1118_1161_fu_7536_p2 is absorbed into DSP mul_ln1118_1161_fu_7536_p2.
DSP Report: Generating DSP mul_ln1118_1004_fu_4533_p2, operation Mode is: A''*(B:0x188).
DSP Report: register data_85_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1004_fu_4533_p2.
DSP Report: register data_85_V_read_1_reg_37678119_reg is absorbed into DSP mul_ln1118_1004_fu_4533_p2.
DSP Report: operator mul_ln1118_1004_fu_4533_p2 is absorbed into DSP mul_ln1118_1004_fu_4533_p2.
DSP Report: Generating DSP mul_ln1118_1135_fu_6952_p2, operation Mode is: A''*(B:0x3ff43).
DSP Report: register mul_ln1118_1135_fu_6952_p2 is absorbed into DSP mul_ln1118_1135_fu_6952_p2.
DSP Report: register mul_ln1118_1135_fu_6952_p2 is absorbed into DSP mul_ln1118_1135_fu_6952_p2.
DSP Report: operator mul_ln1118_1135_fu_6952_p2 is absorbed into DSP mul_ln1118_1135_fu_6952_p2.
DSP Report: Generating DSP add_ln703_1336_reg_37680935_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_1336_reg_37680935_reg is absorbed into DSP add_ln703_1336_reg_37680935_reg.
DSP Report: operator add_ln703_1336_fu_37649102_p2 is absorbed into DSP add_ln703_1336_reg_37680935_reg.
DSP Report: Generating DSP mul_ln1118_969_fu_5899_p2, operation Mode is: A''*(B:0xa6).
DSP Report: register data_82_V_read_int_reg_reg is absorbed into DSP mul_ln1118_969_fu_5899_p2.
DSP Report: register data_82_V_read_1_reg_37678152_reg is absorbed into DSP mul_ln1118_969_fu_5899_p2.
DSP Report: operator mul_ln1118_969_fu_5899_p2 is absorbed into DSP mul_ln1118_969_fu_5899_p2.
DSP Report: Generating DSP add_ln703_1339_fu_37649128_p2, operation Mode is: PCIN+A''*(B:0xa5).
DSP Report: register data_88_V_read_int_reg_reg is absorbed into DSP add_ln703_1339_fu_37649128_p2.
DSP Report: register data_88_V_read_1_reg_37678080_reg is absorbed into DSP add_ln703_1339_fu_37649128_p2.
DSP Report: operator add_ln703_1339_fu_37649128_p2 is absorbed into DSP add_ln703_1339_fu_37649128_p2.
DSP Report: operator mul_ln1118_1044_fu_4605_p2 is absorbed into DSP add_ln703_1339_fu_37649128_p2.
DSP Report: Generating DSP add_ln703_1339_fu_37649128_p2, operation Mode is: PCIN+A''*(B:0xa3).
DSP Report: register data_100_V_read_int_reg_reg is absorbed into DSP add_ln703_1339_fu_37649128_p2.
DSP Report: register data_100_V_read_1_reg_37677926_reg is absorbed into DSP add_ln703_1339_fu_37649128_p2.
DSP Report: operator add_ln703_1339_fu_37649128_p2 is absorbed into DSP add_ln703_1339_fu_37649128_p2.
DSP Report: operator mul_ln1118_1187_fu_7480_p2 is absorbed into DSP add_ln703_1339_fu_37649128_p2.
DSP Report: Generating DSP add_ln703_1339_reg_37680940_reg, operation Mode is: PCIN+A''*(B:0x99).
DSP Report: register data_84_V_read_int_reg_reg is absorbed into DSP add_ln703_1339_reg_37680940_reg.
DSP Report: register data_84_V_read_1_reg_37678128_reg is absorbed into DSP add_ln703_1339_reg_37680940_reg.
DSP Report: register add_ln703_1339_reg_37680940_reg is absorbed into DSP add_ln703_1339_reg_37680940_reg.
DSP Report: operator add_ln703_1339_fu_37649128_p2 is absorbed into DSP add_ln703_1339_reg_37680940_reg.
DSP Report: operator mul_ln1118_993_fu_4924_p2 is absorbed into DSP add_ln703_1339_reg_37680940_reg.
DSP Report: Generating DSP mul_ln1118_1268_fu_4515_p2, operation Mode is: A''*(B:0xb7).
DSP Report: register data_107_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1268_fu_4515_p2.
DSP Report: register data_107_V_read_1_reg_37677831_reg is absorbed into DSP mul_ln1118_1268_fu_4515_p2.
DSP Report: operator mul_ln1118_1268_fu_4515_p2 is absorbed into DSP mul_ln1118_1268_fu_4515_p2.
DSP Report: Generating DSP add_ln703_1926_fu_37652826_p2, operation Mode is: PCIN+A''*(B:0x87).
DSP Report: register data_130_V_read_int_reg_reg is absorbed into DSP add_ln703_1926_fu_37652826_p2.
DSP Report: register data_130_V_read_1_reg_37677531_reg is absorbed into DSP add_ln703_1926_fu_37652826_p2.
DSP Report: operator add_ln703_1926_fu_37652826_p2 is absorbed into DSP add_ln703_1926_fu_37652826_p2.
DSP Report: operator mul_ln1118_1552_fu_7598_p2 is absorbed into DSP add_ln703_1926_fu_37652826_p2.
DSP Report: Generating DSP mul_ln1118_1193_fu_7486_p2, operation Mode is: A''*(B:0xb3).
DSP Report: register data_100_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1193_fu_7486_p2.
DSP Report: register data_100_V_read_1_reg_37677926_reg is absorbed into DSP mul_ln1118_1193_fu_7486_p2.
DSP Report: operator mul_ln1118_1193_fu_7486_p2 is absorbed into DSP mul_ln1118_1193_fu_7486_p2.
DSP Report: Generating DSP add_ln703_3681_fu_37663799_p2, operation Mode is: PCIN+A''*(B:0x87).
DSP Report: register data_115_V_read_int_reg_reg is absorbed into DSP add_ln703_3681_fu_37663799_p2.
DSP Report: register data_115_V_read_1_reg_37677726_reg is absorbed into DSP add_ln703_3681_fu_37663799_p2.
DSP Report: operator add_ln703_3681_fu_37663799_p2 is absorbed into DSP add_ln703_3681_fu_37663799_p2.
DSP Report: operator mul_ln1118_1366_fu_5865_p2 is absorbed into DSP add_ln703_3681_fu_37663799_p2.
DSP Report: Generating DSP add_ln703_3681_fu_37663799_p2, operation Mode is: PCIN+A''*(B:0xc3).
DSP Report: register data_112_V_read_int_reg_reg is absorbed into DSP add_ln703_3681_fu_37663799_p2.
DSP Report: register data_112_V_read_1_reg_37677765_reg is absorbed into DSP add_ln703_3681_fu_37663799_p2.
DSP Report: operator add_ln703_3681_fu_37663799_p2 is absorbed into DSP add_ln703_3681_fu_37663799_p2.
DSP Report: operator mul_ln1118_1329_fu_6352_p2 is absorbed into DSP add_ln703_3681_fu_37663799_p2.
DSP Report: Generating DSP add_ln703_3681_fu_37663799_p2, operation Mode is: PCIN+A''*(B:0xf3).
DSP Report: register data_121_V_read_int_reg_reg is absorbed into DSP add_ln703_3681_fu_37663799_p2.
DSP Report: register data_121_V_read_1_reg_37677651_reg is absorbed into DSP add_ln703_3681_fu_37663799_p2.
DSP Report: operator add_ln703_3681_fu_37663799_p2 is absorbed into DSP add_ln703_3681_fu_37663799_p2.
DSP Report: operator mul_ln1118_1441_fu_6460_p2 is absorbed into DSP add_ln703_3681_fu_37663799_p2.
DSP Report: Generating DSP add_ln703_3681_fu_37663799_p2, operation Mode is: PCIN+A''*(B:0xb2).
DSP Report: register data_103_V_read_int_reg_reg is absorbed into DSP add_ln703_3681_fu_37663799_p2.
DSP Report: register data_103_V_read_1_reg_37677883_reg is absorbed into DSP add_ln703_3681_fu_37663799_p2.
DSP Report: operator add_ln703_3681_fu_37663799_p2 is absorbed into DSP add_ln703_3681_fu_37663799_p2.
DSP Report: operator mul_ln1118_1227_fu_4895_p2 is absorbed into DSP add_ln703_3681_fu_37663799_p2.
DSP Report: Generating DSP mul_ln1118_667_fu_6748_p2, operation Mode is: A''*(B:0xea).
DSP Report: register data_56_V_read_int_reg_reg is absorbed into DSP mul_ln1118_667_fu_6748_p2.
DSP Report: register data_56_V_read_1_reg_37678491_reg is absorbed into DSP mul_ln1118_667_fu_6748_p2.
DSP Report: operator mul_ln1118_667_fu_6748_p2 is absorbed into DSP mul_ln1118_667_fu_6748_p2.
DSP Report: Generating DSP add_ln703_1923_fu_37652804_p2, operation Mode is: PCIN+A''*(B:0xac).
DSP Report: register data_72_V_read_int_reg_reg is absorbed into DSP add_ln703_1923_fu_37652804_p2.
DSP Report: register data_72_V_read_1_reg_37678290_reg is absorbed into DSP add_ln703_1923_fu_37652804_p2.
DSP Report: operator add_ln703_1923_fu_37652804_p2 is absorbed into DSP add_ln703_1923_fu_37652804_p2.
DSP Report: operator mul_ln1118_859_fu_7469_p2 is absorbed into DSP add_ln703_1923_fu_37652804_p2.
DSP Report: Generating DSP add_ln703_1923_fu_37652804_p2, operation Mode is: PCIN+A''*(B:0xb2).
DSP Report: register data_77_V_read_int_reg_reg is absorbed into DSP add_ln703_1923_fu_37652804_p2.
DSP Report: register data_77_V_read_1_reg_37678224_reg is absorbed into DSP add_ln703_1923_fu_37652804_p2.
DSP Report: operator add_ln703_1923_fu_37652804_p2 is absorbed into DSP add_ln703_1923_fu_37652804_p2.
DSP Report: operator mul_ln1118_922_fu_7226_p2 is absorbed into DSP add_ln703_1923_fu_37652804_p2.
DSP Report: Generating DSP mul_ln1118_1191_fu_4860_p2, operation Mode is: A''*(B:0x3ff77).
DSP Report: register mul_ln1118_1191_fu_4860_p2 is absorbed into DSP mul_ln1118_1191_fu_4860_p2.
DSP Report: register mul_ln1118_1191_fu_4860_p2 is absorbed into DSP mul_ln1118_1191_fu_4860_p2.
DSP Report: operator mul_ln1118_1191_fu_4860_p2 is absorbed into DSP mul_ln1118_1191_fu_4860_p2.
DSP Report: Generating DSP mul_ln1118_1152_fu_3885_p2, operation Mode is: A''*(B:0x3ff24).
DSP Report: register mul_ln1118_1152_fu_3885_p2 is absorbed into DSP mul_ln1118_1152_fu_3885_p2.
DSP Report: register mul_ln1118_1152_fu_3885_p2 is absorbed into DSP mul_ln1118_1152_fu_3885_p2.
DSP Report: operator mul_ln1118_1152_fu_3885_p2 is absorbed into DSP mul_ln1118_1152_fu_3885_p2.
DSP Report: Generating DSP mul_ln1118_944_fu_6705_p2, operation Mode is: A''*(B:0x3ff76).
DSP Report: register mul_ln1118_944_fu_6705_p2 is absorbed into DSP mul_ln1118_944_fu_6705_p2.
DSP Report: register mul_ln1118_944_fu_6705_p2 is absorbed into DSP mul_ln1118_944_fu_6705_p2.
DSP Report: operator mul_ln1118_944_fu_6705_p2 is absorbed into DSP mul_ln1118_944_fu_6705_p2.
DSP Report: Generating DSP mul_ln1118_909_fu_5024_p2, operation Mode is: A''*(B:0x3ff4f).
DSP Report: register mul_ln1118_909_fu_5024_p2 is absorbed into DSP mul_ln1118_909_fu_5024_p2.
DSP Report: register mul_ln1118_909_fu_5024_p2 is absorbed into DSP mul_ln1118_909_fu_5024_p2.
DSP Report: operator mul_ln1118_909_fu_5024_p2 is absorbed into DSP mul_ln1118_909_fu_5024_p2.
DSP Report: Generating DSP mul_ln1118_1444_fu_5218_p2, operation Mode is: A''*(B:0x3fb94).
DSP Report: register mul_ln1118_1444_fu_5218_p2 is absorbed into DSP mul_ln1118_1444_fu_5218_p2.
DSP Report: register mul_ln1118_1444_fu_5218_p2 is absorbed into DSP mul_ln1118_1444_fu_5218_p2.
DSP Report: operator mul_ln1118_1444_fu_5218_p2 is absorbed into DSP mul_ln1118_1444_fu_5218_p2.
DSP Report: Generating DSP mul_ln1118_1063_fu_5167_p2, operation Mode is: A2*(B:0x3fddf).
DSP Report: register mul_ln1118_1063_fu_5167_p2 is absorbed into DSP mul_ln1118_1063_fu_5167_p2.
DSP Report: operator mul_ln1118_1063_fu_5167_p2 is absorbed into DSP mul_ln1118_1063_fu_5167_p2.
DSP Report: Generating DSP add_ln703_1795_reg_37679840_reg, operation Mode is: C+A2*(B:0x3fbe1).
DSP Report: register add_ln703_1795_reg_37679840_reg is absorbed into DSP add_ln703_1795_reg_37679840_reg.
DSP Report: register add_ln703_1795_reg_37679840_reg is absorbed into DSP add_ln703_1795_reg_37679840_reg.
DSP Report: operator add_ln703_1795_fu_37609617_p2 is absorbed into DSP add_ln703_1795_reg_37679840_reg.
DSP Report: operator mul_ln1118_1774_fu_4668_p2 is absorbed into DSP add_ln703_1795_reg_37679840_reg.
DSP Report: Generating DSP mul_ln1118_1094_fu_7276_p2, operation Mode is: A''*(B:0x3fba2).
DSP Report: register mul_ln1118_1094_fu_7276_p2 is absorbed into DSP mul_ln1118_1094_fu_7276_p2.
DSP Report: register mul_ln1118_1094_fu_7276_p2 is absorbed into DSP mul_ln1118_1094_fu_7276_p2.
DSP Report: operator mul_ln1118_1094_fu_7276_p2 is absorbed into DSP mul_ln1118_1094_fu_7276_p2.
DSP Report: Generating DSP mul_ln1118_1073_fu_7253_p2, operation Mode is: A''*(B:0x3fd41).
DSP Report: register mul_ln1118_1073_fu_7253_p2 is absorbed into DSP mul_ln1118_1073_fu_7253_p2.
DSP Report: register mul_ln1118_1073_fu_7253_p2 is absorbed into DSP mul_ln1118_1073_fu_7253_p2.
DSP Report: operator mul_ln1118_1073_fu_7253_p2 is absorbed into DSP mul_ln1118_1073_fu_7253_p2.
DSP Report: Generating DSP mul_ln1118_1751_fu_4893_p2, operation Mode is: A''*(B:0x3fc7d).
DSP Report: register mul_ln1118_1751_fu_4893_p2 is absorbed into DSP mul_ln1118_1751_fu_4893_p2.
DSP Report: register mul_ln1118_1751_fu_4893_p2 is absorbed into DSP mul_ln1118_1751_fu_4893_p2.
DSP Report: operator mul_ln1118_1751_fu_4893_p2 is absorbed into DSP mul_ln1118_1751_fu_4893_p2.
DSP Report: Generating DSP mul_ln1118_1081_fu_7262_p2, operation Mode is: A''*(B:0x10f).
DSP Report: register data_91_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1081_fu_7262_p2.
DSP Report: register zext_ln1118_1059_reg_37679413_reg is absorbed into DSP mul_ln1118_1081_fu_7262_p2.
DSP Report: operator mul_ln1118_1081_fu_7262_p2 is absorbed into DSP mul_ln1118_1081_fu_7262_p2.
DSP Report: Generating DSP add_ln703_1904_fu_37652678_p2, operation Mode is: PCIN+A''*(B:0x150).
DSP Report: register data_102_V_read_int_reg_reg is absorbed into DSP add_ln703_1904_fu_37652678_p2.
DSP Report: register data_102_V_read_1_reg_37677898_reg is absorbed into DSP add_ln703_1904_fu_37652678_p2.
DSP Report: operator add_ln703_1904_fu_37652678_p2 is absorbed into DSP add_ln703_1904_fu_37652678_p2.
DSP Report: operator mul_ln1118_1213_fu_4882_p2 is absorbed into DSP add_ln703_1904_fu_37652678_p2.
DSP Report: Generating DSP add_ln703_1904_reg_37681520_reg, operation Mode is: PCIN+A''*(B:0x115).
DSP Report: register data_110_V_read_int_reg_reg is absorbed into DSP add_ln703_1904_reg_37681520_reg.
DSP Report: register data_110_V_read_1_reg_37677789_reg is absorbed into DSP add_ln703_1904_reg_37681520_reg.
DSP Report: register add_ln703_1904_reg_37681520_reg is absorbed into DSP add_ln703_1904_reg_37681520_reg.
DSP Report: operator add_ln703_1904_fu_37652678_p2 is absorbed into DSP add_ln703_1904_reg_37681520_reg.
DSP Report: operator mul_ln1118_1303_fu_7588_p2 is absorbed into DSP add_ln703_1904_reg_37681520_reg.
DSP Report: Generating DSP mul_ln1118_1132_fu_4500_p2, operation Mode is: A''*(B:0x3ff2c).
DSP Report: register mul_ln1118_1132_fu_4500_p2 is absorbed into DSP mul_ln1118_1132_fu_4500_p2.
DSP Report: register mul_ln1118_1132_fu_4500_p2 is absorbed into DSP mul_ln1118_1132_fu_4500_p2.
DSP Report: operator mul_ln1118_1132_fu_4500_p2 is absorbed into DSP mul_ln1118_1132_fu_4500_p2.
DSP Report: Generating DSP mul_ln1118_1088_fu_6010_p2, operation Mode is: A''*(B:0x3ff49).
DSP Report: register mul_ln1118_1088_fu_6010_p2 is absorbed into DSP mul_ln1118_1088_fu_6010_p2.
DSP Report: register mul_ln1118_1088_fu_6010_p2 is absorbed into DSP mul_ln1118_1088_fu_6010_p2.
DSP Report: operator mul_ln1118_1088_fu_6010_p2 is absorbed into DSP mul_ln1118_1088_fu_6010_p2.
DSP Report: Generating DSP mul_ln1118_1313_fu_3833_p2, operation Mode is: A''*(B:0x3fe7e).
DSP Report: register mul_ln1118_1313_fu_3833_p2 is absorbed into DSP mul_ln1118_1313_fu_3833_p2.
DSP Report: register mul_ln1118_1313_fu_3833_p2 is absorbed into DSP mul_ln1118_1313_fu_3833_p2.
DSP Report: operator mul_ln1118_1313_fu_3833_p2 is absorbed into DSP mul_ln1118_1313_fu_3833_p2.
DSP Report: Generating DSP mul_ln1118_1127_fu_5398_p2, operation Mode is: A''*(B:0x3ff27).
DSP Report: register mul_ln1118_1127_fu_5398_p2 is absorbed into DSP mul_ln1118_1127_fu_5398_p2.
DSP Report: register mul_ln1118_1127_fu_5398_p2 is absorbed into DSP mul_ln1118_1127_fu_5398_p2.
DSP Report: operator mul_ln1118_1127_fu_5398_p2 is absorbed into DSP mul_ln1118_1127_fu_5398_p2.
DSP Report: Generating DSP mul_ln1118_1008_fu_5279_p2, operation Mode is: A''*(B:0xa5).
DSP Report: register data_85_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1008_fu_5279_p2.
DSP Report: register data_85_V_read_1_reg_37678119_reg is absorbed into DSP mul_ln1118_1008_fu_5279_p2.
DSP Report: operator mul_ln1118_1008_fu_5279_p2 is absorbed into DSP mul_ln1118_1008_fu_5279_p2.
DSP Report: Generating DSP add_ln703_1266_fu_37648724_p2, operation Mode is: PCIN+A''*(B:0x96).
DSP Report: register data_87_V_read_int_reg_reg is absorbed into DSP add_ln703_1266_fu_37648724_p2.
DSP Report: register data_87_V_read_1_reg_37678093_reg is absorbed into DSP add_ln703_1266_fu_37648724_p2.
DSP Report: operator add_ln703_1266_fu_37648724_p2 is absorbed into DSP add_ln703_1266_fu_37648724_p2.
DSP Report: operator mul_ln1118_1034_fu_5160_p2 is absorbed into DSP add_ln703_1266_fu_37648724_p2.
DSP Report: Generating DSP mul_ln1118_1080_fu_6000_p2, operation Mode is: A''*(B:0xd3).
DSP Report: register data_91_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1080_fu_6000_p2.
DSP Report: register data_91_V_read_1_reg_37678042_reg is absorbed into DSP mul_ln1118_1080_fu_6000_p2.
DSP Report: operator mul_ln1118_1080_fu_6000_p2 is absorbed into DSP mul_ln1118_1080_fu_6000_p2.
DSP Report: Generating DSP add_ln703_1270_fu_37648760_p2, operation Mode is: PCIN+A''*(B:0xa5).
DSP Report: register data_97_V_read_int_reg_reg is absorbed into DSP add_ln703_1270_fu_37648760_p2.
DSP Report: register zext_ln1118_1131_reg_37679428_reg is absorbed into DSP add_ln703_1270_fu_37648760_p2.
DSP Report: operator add_ln703_1270_fu_37648760_p2 is absorbed into DSP add_ln703_1270_fu_37648760_p2.
DSP Report: operator mul_ln1118_1151_fu_6673_p2 is absorbed into DSP add_ln703_1270_fu_37648760_p2.
DSP Report: Generating DSP add_ln703_1270_fu_37648760_p2, operation Mode is: PCIN+A''*(B:0xc7).
DSP Report: register data_99_V_read_int_reg_reg is absorbed into DSP add_ln703_1270_fu_37648760_p2.
DSP Report: register zext_ln1118_1150_reg_37679438_reg is absorbed into DSP add_ln703_1270_fu_37648760_p2.
DSP Report: operator add_ln703_1270_fu_37648760_p2 is absorbed into DSP add_ln703_1270_fu_37648760_p2.
DSP Report: operator mul_ln1118_1175_fu_4842_p2 is absorbed into DSP add_ln703_1270_fu_37648760_p2.
DSP Report: Generating DSP add_ln703_1270_reg_37680850_reg, operation Mode is: PCIN+A''*(B:0x89).
DSP Report: register data_94_V_read_int_reg_reg is absorbed into DSP add_ln703_1270_reg_37680850_reg.
DSP Report: register data_94_V_read_1_reg_37678006_reg is absorbed into DSP add_ln703_1270_reg_37680850_reg.
DSP Report: register add_ln703_1270_reg_37680850_reg is absorbed into DSP add_ln703_1270_reg_37680850_reg.
DSP Report: operator add_ln703_1270_fu_37648760_p2 is absorbed into DSP add_ln703_1270_reg_37680850_reg.
DSP Report: operator mul_ln1118_1113_fu_5805_p2 is absorbed into DSP add_ln703_1270_reg_37680850_reg.
DSP Report: Generating DSP mul_ln1118_933_fu_7125_p2, operation Mode is: A''*(B:0x3ffba).
DSP Report: register mul_ln1118_933_fu_7125_p2 is absorbed into DSP mul_ln1118_933_fu_7125_p2.
DSP Report: register mul_ln1118_933_fu_7125_p2 is absorbed into DSP mul_ln1118_933_fu_7125_p2.
DSP Report: operator mul_ln1118_933_fu_7125_p2 is absorbed into DSP mul_ln1118_933_fu_7125_p2.
DSP Report: Generating DSP mul_ln1118_953_fu_5882_p2, operation Mode is: A''*(B:0x59).
DSP Report: register data_80_V_read_int_reg_reg is absorbed into DSP mul_ln1118_953_fu_5882_p2.
DSP Report: register data_80_V_read_1_reg_37678181_reg is absorbed into DSP mul_ln1118_953_fu_5882_p2.
DSP Report: operator mul_ln1118_953_fu_5882_p2 is absorbed into DSP mul_ln1118_953_fu_5882_p2.
DSP Report: Generating DSP add_ln703_1273_fu_37648766_p2, operation Mode is: PCIN+A''*(B:0x73).
DSP Report: register data_96_V_read_int_reg_reg is absorbed into DSP add_ln703_1273_fu_37648766_p2.
DSP Report: register data_96_V_read_1_reg_37677978_reg is absorbed into DSP add_ln703_1273_fu_37648766_p2.
DSP Report: operator add_ln703_1273_fu_37648766_p2 is absorbed into DSP add_ln703_1273_fu_37648766_p2.
DSP Report: operator mul_ln1118_1139_fu_4444_p2 is absorbed into DSP add_ln703_1273_fu_37648766_p2.
DSP Report: Generating DSP mul_ln1118_1164_fu_5650_p2, operation Mode is: A''*(B:0x3ffd4).
DSP Report: register mul_ln1118_1164_fu_5650_p2 is absorbed into DSP mul_ln1118_1164_fu_5650_p2.
DSP Report: register mul_ln1118_1164_fu_5650_p2 is absorbed into DSP mul_ln1118_1164_fu_5650_p2.
DSP Report: operator mul_ln1118_1164_fu_5650_p2 is absorbed into DSP mul_ln1118_1164_fu_5650_p2.
DSP Report: Generating DSP mul_ln1118_972_fu_5866_p2, operation Mode is: A''*(B:0x3ffcc).
DSP Report: register mul_ln1118_972_fu_5866_p2 is absorbed into DSP mul_ln1118_972_fu_5866_p2.
DSP Report: register mul_ln1118_972_fu_5866_p2 is absorbed into DSP mul_ln1118_972_fu_5866_p2.
DSP Report: operator mul_ln1118_972_fu_5866_p2 is absorbed into DSP mul_ln1118_972_fu_5866_p2.
DSP Report: Generating DSP add_ln703_1275_fu_37648782_p2, operation Mode is: C+A''*(B:0x6a).
DSP Report: register data_100_V_read_int_reg_reg is absorbed into DSP add_ln703_1275_fu_37648782_p2.
DSP Report: register data_100_V_read_1_reg_37677926_reg is absorbed into DSP add_ln703_1275_fu_37648782_p2.
DSP Report: operator add_ln703_1275_fu_37648782_p2 is absorbed into DSP add_ln703_1275_fu_37648782_p2.
DSP Report: operator mul_ln1118_1190_fu_6108_p2 is absorbed into DSP add_ln703_1275_fu_37648782_p2.
DSP Report: Generating DSP mul_ln1118_1021_fu_4710_p2, operation Mode is: A''*(B:0x3ff31).
DSP Report: register mul_ln1118_1021_fu_4710_p2 is absorbed into DSP mul_ln1118_1021_fu_4710_p2.
DSP Report: register mul_ln1118_1021_fu_4710_p2 is absorbed into DSP mul_ln1118_1021_fu_4710_p2.
DSP Report: operator mul_ln1118_1021_fu_4710_p2 is absorbed into DSP mul_ln1118_1021_fu_4710_p2.
DSP Report: Generating DSP add_ln703_1263_fu_37648708_p2, operation Mode is: C+A''*(B:0x132).
DSP Report: register data_76_V_read_int_reg_reg is absorbed into DSP add_ln703_1263_fu_37648708_p2.
DSP Report: register data_76_V_read_1_reg_37678238_reg is absorbed into DSP add_ln703_1263_fu_37648708_p2.
DSP Report: operator add_ln703_1263_fu_37648708_p2 is absorbed into DSP add_ln703_1263_fu_37648708_p2.
DSP Report: operator mul_ln1118_908_fu_5549_p2 is absorbed into DSP add_ln703_1263_fu_37648708_p2.
DSP Report: Generating DSP mul_ln1118_1334_fu_5110_p2, operation Mode is: A''*(B:0x27).
DSP Report: register data_113_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1334_fu_5110_p2.
DSP Report: register data_113_V_read_1_reg_37677753_reg is absorbed into DSP mul_ln1118_1334_fu_5110_p2.
DSP Report: operator mul_ln1118_1334_fu_5110_p2 is absorbed into DSP mul_ln1118_1334_fu_5110_p2.
DSP Report: Generating DSP add_ln703_1779_fu_37651919_p2, operation Mode is: PCIN+A''*(B:0x2f).
DSP Report: register data_119_V_read_int_reg_reg is absorbed into DSP add_ln703_1779_fu_37651919_p2.
DSP Report: register data_119_V_read_1_reg_37677677_reg is absorbed into DSP add_ln703_1779_fu_37651919_p2.
DSP Report: operator add_ln703_1779_fu_37651919_p2 is absorbed into DSP add_ln703_1779_fu_37651919_p2.
DSP Report: operator mul_ln1118_1408_fu_6535_p2 is absorbed into DSP add_ln703_1779_fu_37651919_p2.
DSP Report: Generating DSP mul_ln1118_979_fu_6439_p2, operation Mode is: A''*(B:0x3ffdb).
DSP Report: register mul_ln1118_979_fu_6439_p2 is absorbed into DSP mul_ln1118_979_fu_6439_p2.
DSP Report: register mul_ln1118_979_fu_6439_p2 is absorbed into DSP mul_ln1118_979_fu_6439_p2.
DSP Report: operator mul_ln1118_979_fu_6439_p2 is absorbed into DSP mul_ln1118_979_fu_6439_p2.
DSP Report: Generating DSP mul_ln1118_1372_fu_4284_p2, operation Mode is: A''*(B:0x73).
DSP Report: register data_116_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1372_fu_4284_p2.
DSP Report: register data_116_V_read_1_reg_37677713_reg is absorbed into DSP mul_ln1118_1372_fu_4284_p2.
DSP Report: operator mul_ln1118_1372_fu_4284_p2 is absorbed into DSP mul_ln1118_1372_fu_4284_p2.
DSP Report: Generating DSP add_ln703_1770_fu_37651851_p2, operation Mode is: PCIN+A''*(B:0x58).
DSP Report: register data_135_V_read_int_reg_reg is absorbed into DSP add_ln703_1770_fu_37651851_p2.
DSP Report: register data_135_V_read_1_reg_37677462_reg is absorbed into DSP add_ln703_1770_fu_37651851_p2.
DSP Report: operator add_ln703_1770_fu_37651851_p2 is absorbed into DSP add_ln703_1770_fu_37651851_p2.
DSP Report: operator mul_ln1118_1603_fu_6626_p2 is absorbed into DSP add_ln703_1770_fu_37651851_p2.
DSP Report: Generating DSP mul_ln1118_1560_fu_6698_p2, operation Mode is: A''*(B:0x3ffd2).
DSP Report: register mul_ln1118_1560_fu_6698_p2 is absorbed into DSP mul_ln1118_1560_fu_6698_p2.
DSP Report: register mul_ln1118_1560_fu_6698_p2 is absorbed into DSP mul_ln1118_1560_fu_6698_p2.
DSP Report: operator mul_ln1118_1560_fu_6698_p2 is absorbed into DSP mul_ln1118_1560_fu_6698_p2.
DSP Report: Generating DSP mul_ln1118_1274_fu_5018_p2, operation Mode is: A''*(B:0x3ffc9).
DSP Report: register mul_ln1118_1274_fu_5018_p2 is absorbed into DSP mul_ln1118_1274_fu_5018_p2.
DSP Report: register mul_ln1118_1274_fu_5018_p2 is absorbed into DSP mul_ln1118_1274_fu_5018_p2.
DSP Report: operator mul_ln1118_1274_fu_5018_p2 is absorbed into DSP mul_ln1118_1274_fu_5018_p2.
DSP Report: Generating DSP mul_ln1118_1109_fu_3994_p2, operation Mode is: A''*(B:0x37).
DSP Report: register data_94_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1109_fu_3994_p2.
DSP Report: register data_94_V_read_1_reg_37678006_reg is absorbed into DSP mul_ln1118_1109_fu_3994_p2.
DSP Report: operator mul_ln1118_1109_fu_3994_p2 is absorbed into DSP mul_ln1118_1109_fu_3994_p2.
DSP Report: Generating DSP add_ln703_1775_fu_37651893_p2, operation Mode is: PCIN+A:B''+C'.
DSP Report: register add_ln703_1775_fu_37651893_p2 is absorbed into DSP add_ln703_1775_fu_37651893_p2.
DSP Report: register add_ln703_1775_fu_37651893_p2 is absorbed into DSP add_ln703_1775_fu_37651893_p2.
DSP Report: register add_ln703_1775_fu_37651893_p2 is absorbed into DSP add_ln703_1775_fu_37651893_p2.
DSP Report: operator add_ln703_1775_fu_37651893_p2 is absorbed into DSP add_ln703_1775_fu_37651893_p2.
DSP Report: Generating DSP add_ln703_1776_fu_37651903_p2, operation Mode is: C+A''*(B:0x3d).
DSP Report: register data_74_V_read_int_reg_reg is absorbed into DSP add_ln703_1776_fu_37651903_p2.
DSP Report: register data_74_V_read_1_reg_37678267_reg is absorbed into DSP add_ln703_1776_fu_37651903_p2.
DSP Report: operator add_ln703_1776_fu_37651903_p2 is absorbed into DSP add_ln703_1776_fu_37651903_p2.
DSP Report: operator mul_ln1118_879_fu_6850_p2 is absorbed into DSP add_ln703_1776_fu_37651903_p2.
DSP Report: Generating DSP mul_ln1118_1043_fu_4717_p2, operation Mode is: A''*(B:0x94).
DSP Report: register data_88_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1043_fu_4717_p2.
DSP Report: register data_88_V_read_1_reg_37678080_reg is absorbed into DSP mul_ln1118_1043_fu_4717_p2.
DSP Report: operator mul_ln1118_1043_fu_4717_p2 is absorbed into DSP mul_ln1118_1043_fu_4717_p2.
DSP Report: Generating DSP add_ln703_1755_fu_37651755_p2, operation Mode is: PCIN+A''*(B:0xee).
DSP Report: register data_95_V_read_int_reg_reg is absorbed into DSP add_ln703_1755_fu_37651755_p2.
DSP Report: register data_95_V_read_1_reg_37677991_reg is absorbed into DSP add_ln703_1755_fu_37651755_p2.
DSP Report: operator add_ln703_1755_fu_37651755_p2 is absorbed into DSP add_ln703_1755_fu_37651755_p2.
DSP Report: operator mul_ln1118_1124_fu_4101_p2 is absorbed into DSP add_ln703_1755_fu_37651755_p2.
DSP Report: Generating DSP mul_ln1118_1172_fu_4838_p2, operation Mode is: A''*(B:0xcb).
DSP Report: register data_99_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1172_fu_4838_p2.
DSP Report: register zext_ln1118_1150_reg_37679438_reg is absorbed into DSP mul_ln1118_1172_fu_4838_p2.
DSP Report: operator mul_ln1118_1172_fu_4838_p2 is absorbed into DSP mul_ln1118_1172_fu_4838_p2.
DSP Report: Generating DSP add_ln703_1757_fu_37651771_p2, operation Mode is: PCIN+A''*(B:0xc1).
DSP Report: register data_110_V_read_int_reg_reg is absorbed into DSP add_ln703_1757_fu_37651771_p2.
DSP Report: register data_110_V_read_1_reg_37677789_reg is absorbed into DSP add_ln703_1757_fu_37651771_p2.
DSP Report: operator add_ln703_1757_fu_37651771_p2 is absorbed into DSP add_ln703_1757_fu_37651771_p2.
DSP Report: operator mul_ln1118_1297_fu_4753_p2 is absorbed into DSP add_ln703_1757_fu_37651771_p2.
DSP Report: Generating DSP add_ln703_1757_reg_37681365_reg, operation Mode is: PCIN+A''*(B:0xfd).
DSP Report: register data_122_V_read_int_reg_reg is absorbed into DSP add_ln703_1757_reg_37681365_reg.
DSP Report: register data_122_V_read_1_reg_37677636_reg is absorbed into DSP add_ln703_1757_reg_37681365_reg.
DSP Report: register add_ln703_1757_reg_37681365_reg is absorbed into DSP add_ln703_1757_reg_37681365_reg.
DSP Report: operator add_ln703_1757_fu_37651771_p2 is absorbed into DSP add_ln703_1757_reg_37681365_reg.
DSP Report: operator mul_ln1118_1446_fu_5220_p2 is absorbed into DSP add_ln703_1757_reg_37681365_reg.
DSP Report: Generating DSP mul_ln1118_1264_fu_4854_p2, operation Mode is: A''*(B:0x3fe41).
DSP Report: register mul_ln1118_1264_fu_4854_p2 is absorbed into DSP mul_ln1118_1264_fu_4854_p2.
DSP Report: register mul_ln1118_1264_fu_4854_p2 is absorbed into DSP mul_ln1118_1264_fu_4854_p2.
DSP Report: operator mul_ln1118_1264_fu_4854_p2 is absorbed into DSP mul_ln1118_1264_fu_4854_p2.
DSP Report: Generating DSP mul_ln1118_1197_fu_7490_p2, operation Mode is: A''*(B:0x3fe88).
DSP Report: register mul_ln1118_1197_fu_7490_p2 is absorbed into DSP mul_ln1118_1197_fu_7490_p2.
DSP Report: register mul_ln1118_1197_fu_7490_p2 is absorbed into DSP mul_ln1118_1197_fu_7490_p2.
DSP Report: operator mul_ln1118_1197_fu_7490_p2 is absorbed into DSP mul_ln1118_1197_fu_7490_p2.
DSP Report: Generating DSP mul_ln1118_1357_fu_6380_p2, operation Mode is: A''*(B:0x3feb5).
DSP Report: register mul_ln1118_1357_fu_6380_p2 is absorbed into DSP mul_ln1118_1357_fu_6380_p2.
DSP Report: register mul_ln1118_1357_fu_6380_p2 is absorbed into DSP mul_ln1118_1357_fu_6380_p2.
DSP Report: operator mul_ln1118_1357_fu_6380_p2 is absorbed into DSP mul_ln1118_1357_fu_6380_p2.
DSP Report: Generating DSP mul_ln1118_1286_fu_6227_p2, operation Mode is: A''*(B:0x3fed7).
DSP Report: register mul_ln1118_1286_fu_6227_p2 is absorbed into DSP mul_ln1118_1286_fu_6227_p2.
DSP Report: register mul_ln1118_1286_fu_6227_p2 is absorbed into DSP mul_ln1118_1286_fu_6227_p2.
DSP Report: operator mul_ln1118_1286_fu_6227_p2 is absorbed into DSP mul_ln1118_1286_fu_6227_p2.
DSP Report: Generating DSP mul_ln1118_1508_fu_6939_p2, operation Mode is: A''*(B:0x3fe90).
DSP Report: register mul_ln1118_1508_fu_6939_p2 is absorbed into DSP mul_ln1118_1508_fu_6939_p2.
DSP Report: register mul_ln1118_1508_fu_6939_p2 is absorbed into DSP mul_ln1118_1508_fu_6939_p2.
DSP Report: operator mul_ln1118_1508_fu_6939_p2 is absorbed into DSP mul_ln1118_1508_fu_6939_p2.
DSP Report: Generating DSP mul_ln1118_1468_fu_6609_p2, operation Mode is: A''*(B:0x3fedb).
DSP Report: register mul_ln1118_1468_fu_6609_p2 is absorbed into DSP mul_ln1118_1468_fu_6609_p2.
DSP Report: register mul_ln1118_1468_fu_6609_p2 is absorbed into DSP mul_ln1118_1468_fu_6609_p2.
DSP Report: operator mul_ln1118_1468_fu_6609_p2 is absorbed into DSP mul_ln1118_1468_fu_6609_p2.
DSP Report: Generating DSP mul_ln1118_1581_fu_6604_p2, operation Mode is: A''*(B:0x3fe9c).
DSP Report: register mul_ln1118_1581_fu_6604_p2 is absorbed into DSP mul_ln1118_1581_fu_6604_p2.
DSP Report: register mul_ln1118_1581_fu_6604_p2 is absorbed into DSP mul_ln1118_1581_fu_6604_p2.
DSP Report: operator mul_ln1118_1581_fu_6604_p2 is absorbed into DSP mul_ln1118_1581_fu_6604_p2.
DSP Report: Generating DSP mul_ln1118_1546_fu_5933_p2, operation Mode is: A''*(B:0x3fe85).
DSP Report: register mul_ln1118_1546_fu_5933_p2 is absorbed into DSP mul_ln1118_1546_fu_5933_p2.
DSP Report: register mul_ln1118_1546_fu_5933_p2 is absorbed into DSP mul_ln1118_1546_fu_5933_p2.
DSP Report: operator mul_ln1118_1546_fu_5933_p2 is absorbed into DSP mul_ln1118_1546_fu_5933_p2.
DSP Report: Generating DSP mul_ln1118_1322_fu_7608_p2, operation Mode is: A''*(B:0x3ff51).
DSP Report: register mul_ln1118_1322_fu_7608_p2 is absorbed into DSP mul_ln1118_1322_fu_7608_p2.
DSP Report: register mul_ln1118_1322_fu_7608_p2 is absorbed into DSP mul_ln1118_1322_fu_7608_p2.
DSP Report: operator mul_ln1118_1322_fu_7608_p2 is absorbed into DSP mul_ln1118_1322_fu_7608_p2.
DSP Report: Generating DSP mul_ln1118_1309_fu_7595_p2, operation Mode is: A''*(B:0x3ff2f).
DSP Report: register mul_ln1118_1309_fu_7595_p2 is absorbed into DSP mul_ln1118_1309_fu_7595_p2.
DSP Report: register mul_ln1118_1309_fu_7595_p2 is absorbed into DSP mul_ln1118_1309_fu_7595_p2.
DSP Report: operator mul_ln1118_1309_fu_7595_p2 is absorbed into DSP mul_ln1118_1309_fu_7595_p2.
DSP Report: Generating DSP mul_ln1118_1534_fu_4726_p2, operation Mode is: A''*(B:0x3ff3e).
DSP Report: register mul_ln1118_1534_fu_4726_p2 is absorbed into DSP mul_ln1118_1534_fu_4726_p2.
DSP Report: register mul_ln1118_1534_fu_4726_p2 is absorbed into DSP mul_ln1118_1534_fu_4726_p2.
DSP Report: operator mul_ln1118_1534_fu_4726_p2 is absorbed into DSP mul_ln1118_1534_fu_4726_p2.
DSP Report: Generating DSP mul_ln1118_1456_fu_6480_p2, operation Mode is: A''*(B:0x3ff74).
DSP Report: register mul_ln1118_1456_fu_6480_p2 is absorbed into DSP mul_ln1118_1456_fu_6480_p2.
DSP Report: register mul_ln1118_1456_fu_6480_p2 is absorbed into DSP mul_ln1118_1456_fu_6480_p2.
DSP Report: operator mul_ln1118_1456_fu_6480_p2 is absorbed into DSP mul_ln1118_1456_fu_6480_p2.
DSP Report: Generating DSP mul_ln1118_1186_fu_7591_p2, operation Mode is: A''*(B:0x3fd83).
DSP Report: register mul_ln1118_1186_fu_7591_p2 is absorbed into DSP mul_ln1118_1186_fu_7591_p2.
DSP Report: register mul_ln1118_1186_fu_7591_p2 is absorbed into DSP mul_ln1118_1186_fu_7591_p2.
DSP Report: operator mul_ln1118_1186_fu_7591_p2 is absorbed into DSP mul_ln1118_1186_fu_7591_p2.
DSP Report: Generating DSP mul_ln1118_928_fu_5858_p2, operation Mode is: A''*(B:0x3fd62).
DSP Report: register mul_ln1118_928_fu_5858_p2 is absorbed into DSP mul_ln1118_928_fu_5858_p2.
DSP Report: register mul_ln1118_928_fu_5858_p2 is absorbed into DSP mul_ln1118_928_fu_5858_p2.
DSP Report: operator mul_ln1118_928_fu_5858_p2 is absorbed into DSP mul_ln1118_928_fu_5858_p2.
DSP Report: Generating DSP mul_ln1118_1242_fu_4445_p2, operation Mode is: A''*(B:0x3fd10).
DSP Report: register mul_ln1118_1242_fu_4445_p2 is absorbed into DSP mul_ln1118_1242_fu_4445_p2.
DSP Report: register mul_ln1118_1242_fu_4445_p2 is absorbed into DSP mul_ln1118_1242_fu_4445_p2.
DSP Report: operator mul_ln1118_1242_fu_4445_p2 is absorbed into DSP mul_ln1118_1242_fu_4445_p2.
DSP Report: Generating DSP mul_ln1118_917_fu_7221_p2, operation Mode is: A''*(B:0x3fce3).
DSP Report: register mul_ln1118_917_fu_7221_p2 is absorbed into DSP mul_ln1118_917_fu_7221_p2.
DSP Report: register mul_ln1118_917_fu_7221_p2 is absorbed into DSP mul_ln1118_917_fu_7221_p2.
DSP Report: operator mul_ln1118_917_fu_7221_p2 is absorbed into DSP mul_ln1118_917_fu_7221_p2.
DSP Report: Generating DSP mul_ln1118_904_fu_6908_p2, operation Mode is: A''*(B:0x3fbc9).
DSP Report: register mul_ln1118_904_fu_6908_p2 is absorbed into DSP mul_ln1118_904_fu_6908_p2.
DSP Report: register mul_ln1118_904_fu_6908_p2 is absorbed into DSP mul_ln1118_904_fu_6908_p2.
DSP Report: operator mul_ln1118_904_fu_6908_p2 is absorbed into DSP mul_ln1118_904_fu_6908_p2.
DSP Report: Generating DSP mul_ln1118_1493_fu_5693_p2, operation Mode is: A''*(B:0x3f9f0).
DSP Report: register mul_ln1118_1493_fu_5693_p2 is absorbed into DSP mul_ln1118_1493_fu_5693_p2.
DSP Report: register mul_ln1118_1493_fu_5693_p2 is absorbed into DSP mul_ln1118_1493_fu_5693_p2.
DSP Report: operator mul_ln1118_1493_fu_5693_p2 is absorbed into DSP mul_ln1118_1493_fu_5693_p2.
DSP Report: Generating DSP mul_ln1118_1302_fu_6327_p2, operation Mode is: A''*(B:0x3ff3b).
DSP Report: register mul_ln1118_1302_fu_6327_p2 is absorbed into DSP mul_ln1118_1302_fu_6327_p2.
DSP Report: register mul_ln1118_1302_fu_6327_p2 is absorbed into DSP mul_ln1118_1302_fu_6327_p2.
DSP Report: operator mul_ln1118_1302_fu_6327_p2 is absorbed into DSP mul_ln1118_1302_fu_6327_p2.
DSP Report: Generating DSP mul_ln1118_1330_fu_5105_p2, operation Mode is: A''*(B:0x1f2).
DSP Report: register data_112_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1330_fu_5105_p2.
DSP Report: register data_112_V_read_1_reg_37677765_reg is absorbed into DSP mul_ln1118_1330_fu_5105_p2.
DSP Report: operator mul_ln1118_1330_fu_5105_p2 is absorbed into DSP mul_ln1118_1330_fu_5105_p2.
DSP Report: Generating DSP add_ln703_1660_fu_37651135_p2, operation Mode is: PCIN+A''*(B:0x15c).
DSP Report: register data_121_V_read_int_reg_reg is absorbed into DSP add_ln703_1660_fu_37651135_p2.
DSP Report: register data_121_V_read_1_reg_37677651_reg is absorbed into DSP add_ln703_1660_fu_37651135_p2.
DSP Report: operator add_ln703_1660_fu_37651135_p2 is absorbed into DSP add_ln703_1660_fu_37651135_p2.
DSP Report: operator mul_ln1118_1442_fu_5216_p2 is absorbed into DSP add_ln703_1660_fu_37651135_p2.
DSP Report: Generating DSP add_ln703_1660_fu_37651135_p2, operation Mode is: PCIN+A''*(B:0x171).
DSP Report: register data_127_V_read_int_reg_reg is absorbed into DSP add_ln703_1660_fu_37651135_p2.
DSP Report: register data_127_V_read_1_reg_37677572_reg is absorbed into DSP add_ln703_1660_fu_37651135_p2.
DSP Report: operator add_ln703_1660_fu_37651135_p2 is absorbed into DSP add_ln703_1660_fu_37651135_p2.
DSP Report: operator mul_ln1118_1518_fu_6151_p2 is absorbed into DSP add_ln703_1660_fu_37651135_p2.
DSP Report: Generating DSP add_ln703_1660_reg_37681260_reg, operation Mode is: PCIN+A''*(B:0x119).
DSP Report: register data_115_V_read_int_reg_reg is absorbed into DSP add_ln703_1660_reg_37681260_reg.
DSP Report: register data_115_V_read_1_reg_37677726_reg is absorbed into DSP add_ln703_1660_reg_37681260_reg.
DSP Report: register add_ln703_1660_reg_37681260_reg is absorbed into DSP add_ln703_1660_reg_37681260_reg.
DSP Report: operator add_ln703_1660_fu_37651135_p2 is absorbed into DSP add_ln703_1660_reg_37681260_reg.
DSP Report: operator mul_ln1118_1367_fu_5246_p2 is absorbed into DSP add_ln703_1660_reg_37681260_reg.
DSP Report: Generating DSP mul_ln1118_1027_fu_7453_p2, operation Mode is: A''*(B:0x3ff5c).
DSP Report: register mul_ln1118_1027_fu_7453_p2 is absorbed into DSP mul_ln1118_1027_fu_7453_p2.
DSP Report: register mul_ln1118_1027_fu_7453_p2 is absorbed into DSP mul_ln1118_1027_fu_7453_p2.
DSP Report: operator mul_ln1118_1027_fu_7453_p2 is absorbed into DSP mul_ln1118_1027_fu_7453_p2.
DSP Report: Generating DSP mul_ln1118_999_fu_6582_p2, operation Mode is: A''*(B:0x3ff6b).
DSP Report: register mul_ln1118_999_fu_6582_p2 is absorbed into DSP mul_ln1118_999_fu_6582_p2.
DSP Report: register mul_ln1118_999_fu_6582_p2 is absorbed into DSP mul_ln1118_999_fu_6582_p2.
DSP Report: operator mul_ln1118_999_fu_6582_p2 is absorbed into DSP mul_ln1118_999_fu_6582_p2.
DSP Report: Generating DSP mul_ln1118_1556_fu_6580_p2, operation Mode is: A''*(B:0x16a).
DSP Report: register data_130_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1556_fu_6580_p2.
DSP Report: register data_130_V_read_1_reg_37677531_reg is absorbed into DSP mul_ln1118_1556_fu_6580_p2.
DSP Report: operator mul_ln1118_1556_fu_6580_p2 is absorbed into DSP mul_ln1118_1556_fu_6580_p2.
DSP Report: Generating DSP add_ln703_1661_fu_37651141_p2, operation Mode is: PCIN+A''*(B:0x15a).
DSP Report: register data_133_V_read_int_reg_reg is absorbed into DSP add_ln703_1661_fu_37651141_p2.
DSP Report: register data_133_V_read_1_reg_37677489_reg is absorbed into DSP add_ln703_1661_fu_37651141_p2.
DSP Report: operator add_ln703_1661_fu_37651141_p2 is absorbed into DSP add_ln703_1661_fu_37651141_p2.
DSP Report: operator mul_ln1118_1589_fu_4111_p2 is absorbed into DSP add_ln703_1661_fu_37651141_p2.
DSP Report: Generating DSP mul_ln1118_1612_fu_4022_p2, operation Mode is: A''*(B:0x3fee2).
DSP Report: register mul_ln1118_1612_fu_4022_p2 is absorbed into DSP mul_ln1118_1612_fu_4022_p2.
DSP Report: register mul_ln1118_1612_fu_4022_p2 is absorbed into DSP mul_ln1118_1612_fu_4022_p2.
DSP Report: operator mul_ln1118_1612_fu_4022_p2 is absorbed into DSP mul_ln1118_1612_fu_4022_p2.
DSP Report: Generating DSP add_ln703_1654_fu_37651089_p2, operation Mode is: C+A''*(B:0x155).
DSP Report: register data_85_V_read_int_reg_reg is absorbed into DSP add_ln703_1654_fu_37651089_p2.
DSP Report: register data_85_V_read_1_reg_37678119_reg is absorbed into DSP add_ln703_1654_fu_37651089_p2.
DSP Report: operator add_ln703_1654_fu_37651089_p2 is absorbed into DSP add_ln703_1654_fu_37651089_p2.
DSP Report: operator mul_ln1118_1013_fu_6470_p2 is absorbed into DSP add_ln703_1654_fu_37651089_p2.
DSP Report: Generating DSP mul_ln1118_1051_fu_7234_p2, operation Mode is: A''*(B:0x13b).
DSP Report: register data_88_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1051_fu_7234_p2.
DSP Report: register data_88_V_read_1_reg_37678080_reg is absorbed into DSP mul_ln1118_1051_fu_7234_p2.
DSP Report: operator mul_ln1118_1051_fu_7234_p2 is absorbed into DSP mul_ln1118_1051_fu_7234_p2.
DSP Report: Generating DSP add_ln703_1655_fu_37651099_p2, operation Mode is: PCIN+A''*(B:0x155).
DSP Report: register data_109_V_read_int_reg_reg is absorbed into DSP add_ln703_1655_fu_37651099_p2.
DSP Report: register data_109_V_read_1_reg_37677804_reg is absorbed into DSP add_ln703_1655_fu_37651099_p2.
DSP Report: operator add_ln703_1655_fu_37651099_p2 is absorbed into DSP add_ln703_1655_fu_37651099_p2.
DSP Report: operator mul_ln1118_1293_fu_6172_p2 is absorbed into DSP add_ln703_1655_fu_37651099_p2.
DSP Report: Generating DSP mul_ln1118_1489_fu_6031_p2, operation Mode is: A''*(B:0x3ff79).
DSP Report: register mul_ln1118_1489_fu_6031_p2 is absorbed into DSP mul_ln1118_1489_fu_6031_p2.
DSP Report: register mul_ln1118_1489_fu_6031_p2 is absorbed into DSP mul_ln1118_1489_fu_6031_p2.
DSP Report: operator mul_ln1118_1489_fu_6031_p2 is absorbed into DSP mul_ln1118_1489_fu_6031_p2.
DSP Report: Generating DSP mul_ln1118_875_fu_3947_p2, operation Mode is: A''*(B:0x99).
DSP Report: register data_73_V_read_int_reg_reg is absorbed into DSP mul_ln1118_875_fu_3947_p2.
DSP Report: register data_73_V_read_1_reg_37678280_reg is absorbed into DSP mul_ln1118_875_fu_3947_p2.
DSP Report: operator mul_ln1118_875_fu_3947_p2 is absorbed into DSP mul_ln1118_875_fu_3947_p2.
DSP Report: Generating DSP add_ln703_1668_fu_37651183_p2, operation Mode is: PCIN+A''*(B:0xe6).
DSP Report: register data_72_V_read_int_reg_reg is absorbed into DSP add_ln703_1668_fu_37651183_p2.
DSP Report: register data_72_V_read_1_reg_37678290_reg is absorbed into DSP add_ln703_1668_fu_37651183_p2.
DSP Report: operator add_ln703_1668_fu_37651183_p2 is absorbed into DSP add_ln703_1668_fu_37651183_p2.
DSP Report: operator mul_ln1118_862_fu_5585_p2 is absorbed into DSP add_ln703_1668_fu_37651183_p2.
DSP Report: Generating DSP mul_ln1118_1131_fu_5125_p2, operation Mode is: A''*(B:0x3ff6b).
DSP Report: register mul_ln1118_1131_fu_5125_p2 is absorbed into DSP mul_ln1118_1131_fu_5125_p2.
DSP Report: register mul_ln1118_1131_fu_5125_p2 is absorbed into DSP mul_ln1118_1131_fu_5125_p2.
DSP Report: operator mul_ln1118_1131_fu_5125_p2 is absorbed into DSP mul_ln1118_1131_fu_5125_p2.
DSP Report: Generating DSP mul_ln1118_936_fu_4506_p2, operation Mode is: A''*(B:0xd8).
DSP Report: register data_78_V_read_int_reg_reg is absorbed into DSP mul_ln1118_936_fu_4506_p2.
DSP Report: register data_78_V_read_1_reg_37678209_reg is absorbed into DSP mul_ln1118_936_fu_4506_p2.
DSP Report: operator mul_ln1118_936_fu_4506_p2 is absorbed into DSP mul_ln1118_936_fu_4506_p2.
DSP Report: Generating DSP add_ln703_1671_fu_37651209_p2, operation Mode is: PCIN+A''*(B:0xf3).
DSP Report: register data_94_V_read_int_reg_reg is absorbed into DSP add_ln703_1671_fu_37651209_p2.
DSP Report: register data_94_V_read_1_reg_37678006_reg is absorbed into DSP add_ln703_1671_fu_37651209_p2.
DSP Report: operator add_ln703_1671_fu_37651209_p2 is absorbed into DSP add_ln703_1671_fu_37651209_p2.
DSP Report: operator mul_ln1118_1119_fu_3988_p2 is absorbed into DSP add_ln703_1671_fu_37651209_p2.
DSP Report: Generating DSP add_ln703_1671_fu_37651209_p2, operation Mode is: PCIN+A''*(B:0xae).
DSP Report: register data_96_V_read_int_reg_reg is absorbed into DSP add_ln703_1671_fu_37651209_p2.
DSP Report: register data_96_V_read_1_reg_37677978_reg is absorbed into DSP add_ln703_1671_fu_37651209_p2.
DSP Report: operator add_ln703_1671_fu_37651209_p2 is absorbed into DSP add_ln703_1671_fu_37651209_p2.
DSP Report: operator mul_ln1118_1144_fu_4562_p2 is absorbed into DSP add_ln703_1671_fu_37651209_p2.
DSP Report: Generating DSP add_ln703_1671_reg_37681275_reg, operation Mode is: PCIN+A''*(B:0xa5).
DSP Report: register data_80_V_read_int_reg_reg is absorbed into DSP add_ln703_1671_reg_37681275_reg.
DSP Report: register data_80_V_read_1_reg_37678181_reg is absorbed into DSP add_ln703_1671_reg_37681275_reg.
DSP Report: register add_ln703_1671_reg_37681275_reg is absorbed into DSP add_ln703_1671_reg_37681275_reg.
DSP Report: operator add_ln703_1671_fu_37651209_p2 is absorbed into DSP add_ln703_1671_reg_37681275_reg.
DSP Report: operator mul_ln1118_957_fu_7149_p2 is absorbed into DSP add_ln703_1671_reg_37681275_reg.
DSP Report: Generating DSP mul_ln1118_1157_fu_6789_p2, operation Mode is: A''*(B:0xb7).
DSP Report: register data_97_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1157_fu_6789_p2.
DSP Report: register zext_ln1118_1131_reg_37679428_reg is absorbed into DSP mul_ln1118_1157_fu_6789_p2.
DSP Report: operator mul_ln1118_1157_fu_6789_p2 is absorbed into DSP mul_ln1118_1157_fu_6789_p2.
DSP Report: Generating DSP add_ln703_1675_fu_37651235_p2, operation Mode is: PCIN+A''*(B:0xa1).
DSP Report: register data_108_V_read_int_reg_reg is absorbed into DSP add_ln703_1675_fu_37651235_p2.
DSP Report: register data_108_V_read_1_reg_37677817_reg is absorbed into DSP add_ln703_1675_fu_37651235_p2.
DSP Report: operator add_ln703_1675_fu_37651235_p2 is absorbed into DSP add_ln703_1675_fu_37651235_p2.
DSP Report: operator mul_ln1118_1282_fu_5489_p2 is absorbed into DSP add_ln703_1675_fu_37651235_p2.
DSP Report: Generating DSP add_ln703_1675_fu_37651235_p2, operation Mode is: PCIN+A''*(B:0xb4).
DSP Report: register data_124_V_read_int_reg_reg is absorbed into DSP add_ln703_1675_fu_37651235_p2.
DSP Report: register data_124_V_read_1_reg_37677612_reg is absorbed into DSP add_ln703_1675_fu_37651235_p2.
DSP Report: operator add_ln703_1675_fu_37651235_p2 is absorbed into DSP add_ln703_1675_fu_37651235_p2.
DSP Report: operator mul_ln1118_1478_fu_6505_p2 is absorbed into DSP add_ln703_1675_fu_37651235_p2.
DSP Report: Generating DSP add_ln703_1675_reg_37681280_reg, operation Mode is: PCIN+A''*(B:0xbf).
DSP Report: register data_103_V_read_int_reg_reg is absorbed into DSP add_ln703_1675_reg_37681280_reg.
DSP Report: register data_103_V_read_1_reg_37677883_reg is absorbed into DSP add_ln703_1675_reg_37681280_reg.
DSP Report: register add_ln703_1675_reg_37681280_reg is absorbed into DSP add_ln703_1675_reg_37681280_reg.
DSP Report: operator add_ln703_1675_fu_37651235_p2 is absorbed into DSP add_ln703_1675_reg_37681280_reg.
DSP Report: operator mul_ln1118_1228_fu_7523_p2 is absorbed into DSP add_ln703_1675_reg_37681280_reg.
DSP Report: Generating DSP mul_ln1118_1039_fu_6423_p2, operation Mode is: A''*(B:0x3ffba).
DSP Report: register mul_ln1118_1039_fu_6423_p2 is absorbed into DSP mul_ln1118_1039_fu_6423_p2.
DSP Report: register mul_ln1118_1039_fu_6423_p2 is absorbed into DSP mul_ln1118_1039_fu_6423_p2.
DSP Report: operator mul_ln1118_1039_fu_6423_p2 is absorbed into DSP mul_ln1118_1039_fu_6423_p2.
DSP Report: Generating DSP mul_ln1118_987_fu_4397_p2, operation Mode is: A''*(B:0x3ff97).
DSP Report: register mul_ln1118_987_fu_4397_p2 is absorbed into DSP mul_ln1118_987_fu_4397_p2.
DSP Report: register mul_ln1118_987_fu_4397_p2 is absorbed into DSP mul_ln1118_987_fu_4397_p2.
DSP Report: operator mul_ln1118_987_fu_4397_p2 is absorbed into DSP mul_ln1118_987_fu_4397_p2.
DSP Report: Generating DSP mul_ln1118_1251_fu_4791_p2, operation Mode is: A''*(B:0x64).
DSP Report: register data_105_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1251_fu_4791_p2.
DSP Report: register data_105_V_read_1_reg_37677857_reg is absorbed into DSP mul_ln1118_1251_fu_4791_p2.
DSP Report: operator mul_ln1118_1251_fu_4791_p2 is absorbed into DSP mul_ln1118_1251_fu_4791_p2.
DSP Report: Generating DSP add_ln703_1692_fu_37651351_p2, operation Mode is: PCIN+A''*(B:0x49).
DSP Report: register data_102_V_read_int_reg_reg is absorbed into DSP add_ln703_1692_fu_37651351_p2.
DSP Report: register data_102_V_read_1_reg_37677898_reg is absorbed into DSP add_ln703_1692_fu_37651351_p2.
DSP Report: operator add_ln703_1692_fu_37651351_p2 is absorbed into DSP add_ln703_1692_fu_37651351_p2.
DSP Report: operator mul_ln1118_1218_fu_7511_p2 is absorbed into DSP add_ln703_1692_fu_37651351_p2.
DSP Report: Generating DSP mul_ln1118_1071_fu_4632_p2, operation Mode is: A''*(B:0x58).
DSP Report: register data_90_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1071_fu_4632_p2.
DSP Report: register zext_ln1118_1042_reg_37679406_reg is absorbed into DSP mul_ln1118_1071_fu_4632_p2.
DSP Report: operator mul_ln1118_1071_fu_4632_p2 is absorbed into DSP mul_ln1118_1071_fu_4632_p2.
DSP Report: Generating DSP add_ln703_1690_fu_37651331_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_1690_fu_37651331_p2 is absorbed into DSP add_ln703_1690_fu_37651331_p2.
DSP Report: register add_ln703_1690_fu_37651331_p2 is absorbed into DSP add_ln703_1690_fu_37651331_p2.
DSP Report: register data_100_V_read_1_reg_37677926_reg is absorbed into DSP add_ln703_1690_fu_37651331_p2.
DSP Report: register add_ln703_1690_fu_37651331_p2 is absorbed into DSP add_ln703_1690_fu_37651331_p2.
DSP Report: register add_ln703_1690_fu_37651331_p2 is absorbed into DSP add_ln703_1690_fu_37651331_p2.
DSP Report: operator add_ln703_1690_fu_37651331_p2 is absorbed into DSP add_ln703_1690_fu_37651331_p2.
DSP Report: Generating DSP mul_ln1118_1106_fu_4162_p2, operation Mode is: A''*(B:0x3ff9e).
DSP Report: register mul_ln1118_1106_fu_4162_p2 is absorbed into DSP mul_ln1118_1106_fu_4162_p2.
DSP Report: register mul_ln1118_1106_fu_4162_p2 is absorbed into DSP mul_ln1118_1106_fu_4162_p2.
DSP Report: operator mul_ln1118_1106_fu_4162_p2 is absorbed into DSP mul_ln1118_1106_fu_4162_p2.
DSP Report: Generating DSP mul_ln1118_1061_fu_7244_p2, operation Mode is: A''*(B:0x3ff9d).
DSP Report: register mul_ln1118_1061_fu_7244_p2 is absorbed into DSP mul_ln1118_1061_fu_7244_p2.
DSP Report: register mul_ln1118_1061_fu_7244_p2 is absorbed into DSP mul_ln1118_1061_fu_7244_p2.
DSP Report: operator mul_ln1118_1061_fu_7244_p2 is absorbed into DSP mul_ln1118_1061_fu_7244_p2.
DSP Report: Generating DSP mul_ln1118_1353_fu_6376_p2, operation Mode is: A''*(B:0x3ff9d).
DSP Report: register mul_ln1118_1353_fu_6376_p2 is absorbed into DSP mul_ln1118_1353_fu_6376_p2.
DSP Report: register mul_ln1118_1353_fu_6376_p2 is absorbed into DSP mul_ln1118_1353_fu_6376_p2.
DSP Report: operator mul_ln1118_1353_fu_6376_p2 is absorbed into DSP mul_ln1118_1353_fu_6376_p2.
DSP Report: Generating DSP mul_ln1118_1271_fu_6966_p2, operation Mode is: A''*(B:0x3ffab).
DSP Report: register mul_ln1118_1271_fu_6966_p2 is absorbed into DSP mul_ln1118_1271_fu_6966_p2.
DSP Report: register mul_ln1118_1271_fu_6966_p2 is absorbed into DSP mul_ln1118_1271_fu_6966_p2.
DSP Report: operator mul_ln1118_1271_fu_6966_p2 is absorbed into DSP mul_ln1118_1271_fu_6966_p2.
DSP Report: Generating DSP mul_ln1118_1417_fu_7396_p2, operation Mode is: A''*(B:0x3ffaf).
DSP Report: register mul_ln1118_1417_fu_7396_p2 is absorbed into DSP mul_ln1118_1417_fu_7396_p2.
DSP Report: register mul_ln1118_1417_fu_7396_p2 is absorbed into DSP mul_ln1118_1417_fu_7396_p2.
DSP Report: operator mul_ln1118_1417_fu_7396_p2 is absorbed into DSP mul_ln1118_1417_fu_7396_p2.
DSP Report: Generating DSP add_ln703_1686_fu_37651299_p2, operation Mode is: C+A''*(B:0x79).
DSP Report: register data_74_V_read_int_reg_reg is absorbed into DSP add_ln703_1686_fu_37651299_p2.
DSP Report: register data_74_V_read_1_reg_37678267_reg is absorbed into DSP add_ln703_1686_fu_37651299_p2.
DSP Report: operator add_ln703_1686_fu_37651299_p2 is absorbed into DSP add_ln703_1686_fu_37651299_p2.
DSP Report: operator mul_ln1118_887_fu_6794_p2 is absorbed into DSP add_ln703_1686_fu_37651299_p2.
DSP Report: Generating DSP mul_ln1118_967_fu_5897_p2, operation Mode is: A''*(B:0x57).
DSP Report: register data_81_V_read_int_reg_reg is absorbed into DSP mul_ln1118_967_fu_5897_p2.
DSP Report: register data_81_V_read_1_reg_37678166_reg is absorbed into DSP mul_ln1118_967_fu_5897_p2.
DSP Report: operator mul_ln1118_967_fu_5897_p2 is absorbed into DSP mul_ln1118_967_fu_5897_p2.
DSP Report: Generating DSP add_ln703_1687_fu_37651309_p2, operation Mode is: PCIN+A''*(B:0x4e).
DSP Report: register data_82_V_read_int_reg_reg is absorbed into DSP add_ln703_1687_fu_37651309_p2.
DSP Report: register data_82_V_read_1_reg_37678152_reg is absorbed into DSP add_ln703_1687_fu_37651309_p2.
DSP Report: operator add_ln703_1687_fu_37651309_p2 is absorbed into DSP add_ln703_1687_fu_37651309_p2.
DSP Report: operator mul_ln1118_976_fu_6614_p2 is absorbed into DSP add_ln703_1687_fu_37651309_p2.
DSP Report: Generating DSP mul_ln1118_1388_fu_4366_p2, operation Mode is: A''*(B:0x3ffc6).
DSP Report: register mul_ln1118_1388_fu_4366_p2 is absorbed into DSP mul_ln1118_1388_fu_4366_p2.
DSP Report: register mul_ln1118_1388_fu_4366_p2 is absorbed into DSP mul_ln1118_1388_fu_4366_p2.
DSP Report: operator mul_ln1118_1388_fu_4366_p2 is absorbed into DSP mul_ln1118_1388_fu_4366_p2.
DSP Report: Generating DSP mul_ln1118_1262_fu_3948_p2, operation Mode is: A''*(B:0x64).
DSP Report: register data_106_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1262_fu_3948_p2.
DSP Report: register zext_ln1118_1245_reg_37679451_reg is absorbed into DSP mul_ln1118_1262_fu_3948_p2.
DSP Report: operator mul_ln1118_1262_fu_3948_p2 is absorbed into DSP mul_ln1118_1262_fu_3948_p2.
DSP Report: Generating DSP add_ln703_1693_fu_37651357_p2, operation Mode is: PCIN+A''*(B:0x56).
DSP Report: register data_113_V_read_int_reg_reg is absorbed into DSP add_ln703_1693_fu_37651357_p2.
DSP Report: register data_113_V_read_1_reg_37677753_reg is absorbed into DSP add_ln703_1693_fu_37651357_p2.
DSP Report: operator add_ln703_1693_fu_37651357_p2 is absorbed into DSP add_ln703_1693_fu_37651357_p2.
DSP Report: operator mul_ln1118_1343_fu_6366_p2 is absorbed into DSP add_ln703_1693_fu_37651357_p2.
DSP Report: Generating DSP mul_ln1118_1086_fu_6008_p2, operation Mode is: A''*(B:0x16).
DSP Report: register data_91_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1086_fu_6008_p2.
DSP Report: register data_91_V_read_1_reg_37678042_reg is absorbed into DSP mul_ln1118_1086_fu_6008_p2.
DSP Report: operator mul_ln1118_1086_fu_6008_p2 is absorbed into DSP mul_ln1118_1086_fu_6008_p2.
DSP Report: Generating DSP add_ln703_1705_fu_37651441_p2, operation Mode is: PCIN+A''*(B:0x1d).
DSP Report: register data_99_V_read_int_reg_reg is absorbed into DSP add_ln703_1705_fu_37651441_p2.
DSP Report: register data_99_V_read_1_reg_37677941_reg is absorbed into DSP add_ln703_1705_fu_37651441_p2.
DSP Report: operator add_ln703_1705_fu_37651441_p2 is absorbed into DSP add_ln703_1705_fu_37651441_p2.
DSP Report: operator mul_ln1118_1181_fu_7475_p2 is absorbed into DSP add_ln703_1705_fu_37651441_p2.
DSP Report: Generating DSP add_ln703_1698_fu_37651383_p2, operation Mode is: C'+A''*(B:0x27).
DSP Report: register data_122_V_read_1_reg_37677636_reg is absorbed into DSP add_ln703_1698_fu_37651383_p2.
DSP Report: register data_98_V_read_int_reg_reg is absorbed into DSP add_ln703_1698_fu_37651383_p2.
DSP Report: register data_98_V_read_1_reg_37677955_reg is absorbed into DSP add_ln703_1698_fu_37651383_p2.
DSP Report: operator add_ln703_1698_fu_37651383_p2 is absorbed into DSP add_ln703_1698_fu_37651383_p2.
DSP Report: operator mul_ln1118_1169_fu_5764_p2 is absorbed into DSP add_ln703_1698_fu_37651383_p2.
DSP Report: Generating DSP mul_ln1118_1232_fu_4900_p2, operation Mode is: A''*(B:0x26).
DSP Report: register data_104_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1232_fu_4900_p2.
DSP Report: register data_104_V_read_1_reg_37677868_reg is absorbed into DSP mul_ln1118_1232_fu_4900_p2.
DSP Report: operator mul_ln1118_1232_fu_4900_p2 is absorbed into DSP mul_ln1118_1232_fu_4900_p2.
DSP Report: Generating DSP add_ln703_1699_fu_37651393_p2, operation Mode is: PCIN+A''*(B:0x3d).
DSP Report: register data_111_V_read_int_reg_reg is absorbed into DSP add_ln703_1699_fu_37651393_p2.
DSP Report: register data_111_V_read_1_reg_37677777_reg is absorbed into DSP add_ln703_1699_fu_37651393_p2.
DSP Report: operator add_ln703_1699_fu_37651393_p2 is absorbed into DSP add_ln703_1699_fu_37651393_p2.
DSP Report: operator mul_ln1118_1317_fu_6340_p2 is absorbed into DSP add_ln703_1699_fu_37651393_p2.
DSP Report: Generating DSP mul_ln1118_1503_reg_3266651_reg, operation Mode is: (A2*(B:0x3ffeb))'.
DSP Report: register mul_ln1118_1503_reg_3266651_reg is absorbed into DSP mul_ln1118_1503_reg_3266651_reg.
DSP Report: register mul_ln1118_1503_reg_3266651_reg is absorbed into DSP mul_ln1118_1503_reg_3266651_reg.
DSP Report: operator mul_ln1118_1503_fu_5068_p2 is absorbed into DSP mul_ln1118_1503_reg_3266651_reg.
DSP Report: Generating DSP mul_ln1118_1269_fu_7137_p2, operation Mode is: A''*(B:0x3ff96).
DSP Report: register mul_ln1118_1269_fu_7137_p2 is absorbed into DSP mul_ln1118_1269_fu_7137_p2.
DSP Report: register mul_ln1118_1269_fu_7137_p2 is absorbed into DSP mul_ln1118_1269_fu_7137_p2.
DSP Report: operator mul_ln1118_1269_fu_7137_p2 is absorbed into DSP mul_ln1118_1269_fu_7137_p2.
DSP Report: Generating DSP mul_ln1118_1235_fu_6953_p2, operation Mode is: A''*(B:0x3ffa8).
DSP Report: register mul_ln1118_1235_fu_6953_p2 is absorbed into DSP mul_ln1118_1235_fu_6953_p2.
DSP Report: register mul_ln1118_1235_fu_6953_p2 is absorbed into DSP mul_ln1118_1235_fu_6953_p2.
DSP Report: operator mul_ln1118_1235_fu_6953_p2 is absorbed into DSP mul_ln1118_1235_fu_6953_p2.
DSP Report: Generating DSP add_ln703_1593_fu_37650767_p2, operation Mode is: C'+A''*(B:0x2b).
DSP Report: register data_92_V_read_int_reg_reg is absorbed into DSP add_ln703_1593_fu_37650767_p2.
DSP Report: register add_ln703_1593_fu_37650767_p2 is absorbed into DSP add_ln703_1593_fu_37650767_p2.
DSP Report: register data_92_V_read_1_reg_37678030_reg is absorbed into DSP add_ln703_1593_fu_37650767_p2.
DSP Report: operator add_ln703_1593_fu_37650767_p2 is absorbed into DSP add_ln703_1593_fu_37650767_p2.
DSP Report: operator mul_ln1118_1090_fu_7272_p2 is absorbed into DSP add_ln703_1593_fu_37650767_p2.
DSP Report: Generating DSP mul_ln1118_1261_reg_3266641_reg, operation Mode is: (A2*(B:0x7d))'.
DSP Report: register data_106_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1261_reg_3266641_reg.
DSP Report: register mul_ln1118_1261_reg_3266641_reg is absorbed into DSP mul_ln1118_1261_reg_3266641_reg.
DSP Report: operator mul_ln1118_1261_fu_7358_p2 is absorbed into DSP mul_ln1118_1261_reg_3266641_reg.
DSP Report: Generating DSP add_ln703_1589_fu_37650735_p2, operation Mode is: PCIN+A:B''+C'.
DSP Report: register add_ln703_1589_fu_37650735_p2 is absorbed into DSP add_ln703_1589_fu_37650735_p2.
DSP Report: register add_ln703_1589_fu_37650735_p2 is absorbed into DSP add_ln703_1589_fu_37650735_p2.
DSP Report: register add_ln703_1589_fu_37650735_p2 is absorbed into DSP add_ln703_1589_fu_37650735_p2.
DSP Report: operator add_ln703_1589_fu_37650735_p2 is absorbed into DSP add_ln703_1589_fu_37650735_p2.
DSP Report: Generating DSP mul_ln1118_1428_fu_6447_p2, operation Mode is: A''*(B:0x64).
DSP Report: register data_120_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1428_fu_6447_p2.
DSP Report: register data_120_V_read_1_reg_37677662_reg is absorbed into DSP mul_ln1118_1428_fu_6447_p2.
DSP Report: operator mul_ln1118_1428_fu_6447_p2 is absorbed into DSP mul_ln1118_1428_fu_6447_p2.
DSP Report: Generating DSP mul_ln1118_1418_fu_4603_p2, operation Mode is: A''*(B:0x3ffc7).
DSP Report: register mul_ln1118_1418_fu_4603_p2 is absorbed into DSP mul_ln1118_1418_fu_4603_p2.
DSP Report: register mul_ln1118_1418_fu_4603_p2 is absorbed into DSP mul_ln1118_1418_fu_4603_p2.
DSP Report: operator mul_ln1118_1418_fu_4603_p2 is absorbed into DSP mul_ln1118_1418_fu_4603_p2.
DSP Report: Generating DSP add_ln703_1591_fu_37650751_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_1591_fu_37650751_p2 is absorbed into DSP add_ln703_1591_fu_37650751_p2.
DSP Report: Generating DSP mul_ln1118_1272_fu_7423_p2, operation Mode is: A''*(B:0xfa).
DSP Report: register data_108_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1272_fu_7423_p2.
DSP Report: register data_108_V_read_1_reg_37677817_reg is absorbed into DSP mul_ln1118_1272_fu_7423_p2.
DSP Report: operator mul_ln1118_1272_fu_7423_p2 is absorbed into DSP mul_ln1118_1272_fu_7423_p2.
DSP Report: Generating DSP add_ln703_1829_fu_37652232_p2, operation Mode is: PCIN+A''*(B:0xf6).
DSP Report: register data_112_V_read_int_reg_reg is absorbed into DSP add_ln703_1829_fu_37652232_p2.
DSP Report: register data_112_V_read_1_reg_37677765_reg is absorbed into DSP add_ln703_1829_fu_37652232_p2.
DSP Report: operator add_ln703_1829_fu_37652232_p2 is absorbed into DSP add_ln703_1829_fu_37652232_p2.
DSP Report: operator mul_ln1118_1319_fu_3844_p2 is absorbed into DSP add_ln703_1829_fu_37652232_p2.
DSP Report: Generating DSP mul_ln1118_1384_fu_4703_p2, operation Mode is: A''*(B:0x3fcb8).
DSP Report: register mul_ln1118_1384_fu_4703_p2 is absorbed into DSP mul_ln1118_1384_fu_4703_p2.
DSP Report: register mul_ln1118_1384_fu_4703_p2 is absorbed into DSP mul_ln1118_1384_fu_4703_p2.
DSP Report: operator mul_ln1118_1384_fu_4703_p2 is absorbed into DSP mul_ln1118_1384_fu_4703_p2.
DSP Report: Generating DSP mul_ln1118_1176_fu_4843_p2, operation Mode is: A''*(B:0x3fd71).
DSP Report: register mul_ln1118_1176_fu_4843_p2 is absorbed into DSP mul_ln1118_1176_fu_4843_p2.
DSP Report: register mul_ln1118_1176_fu_4843_p2 is absorbed into DSP mul_ln1118_1176_fu_4843_p2.
DSP Report: operator mul_ln1118_1176_fu_4843_p2 is absorbed into DSP mul_ln1118_1176_fu_4843_p2.
DSP Report: Generating DSP mul_ln1118_1140_fu_7067_p2, operation Mode is: A''*(B:0x3fd98).
DSP Report: register mul_ln1118_1140_fu_7067_p2 is absorbed into DSP mul_ln1118_1140_fu_7067_p2.
DSP Report: register mul_ln1118_1140_fu_7067_p2 is absorbed into DSP mul_ln1118_1140_fu_7067_p2.
DSP Report: operator mul_ln1118_1140_fu_7067_p2 is absorbed into DSP mul_ln1118_1140_fu_7067_p2.
DSP Report: Generating DSP add_ln703_1869_fu_37652476_p2, operation Mode is: C+A''*(B:0x3fbe2).
DSP Report: register add_ln703_1869_fu_37652476_p2 is absorbed into DSP add_ln703_1869_fu_37652476_p2.
DSP Report: register add_ln703_1869_fu_37652476_p2 is absorbed into DSP add_ln703_1869_fu_37652476_p2.
DSP Report: operator add_ln703_1869_fu_37652476_p2 is absorbed into DSP add_ln703_1869_fu_37652476_p2.
DSP Report: operator mul_ln1118_1815_fu_6949_p2 is absorbed into DSP add_ln703_1869_fu_37652476_p2.
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 has port O60[26] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1631_fu_37650983_p2[-1111111111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1631_fu_37650983_p2[-1111111110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1631_fu_37650983_p2[-1111111109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1631_fu_37650983_p2[-1111111108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2893_fu_37658720_p2[-1111111111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2893_fu_37658720_p2[-1111111110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2893_fu_37658720_p2[-1111111109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2893_fu_37658720_p2[-1111111108] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP add_ln703_743_fu_37645305_p2, operation Mode is: C+A''*(B:0x151).
DSP Report: register data_53_V_read_int_reg_reg is absorbed into DSP add_ln703_743_fu_37645305_p2.
DSP Report: register data_53_V_read_1_reg_37678527_reg is absorbed into DSP add_ln703_743_fu_37645305_p2.
DSP Report: operator add_ln703_743_fu_37645305_p2 is absorbed into DSP add_ln703_743_fu_37645305_p2.
DSP Report: operator mul_ln1118_624_fu_4250_p2 is absorbed into DSP add_ln703_743_fu_37645305_p2.
DSP Report: Generating DSP add_ln703_743_reg_37680320_reg, operation Mode is: PCIN+A''*(B:0x13d).
DSP Report: register data_61_V_read_int_reg_reg is absorbed into DSP add_ln703_743_reg_37680320_reg.
DSP Report: register data_61_V_read_1_reg_37678425_reg is absorbed into DSP add_ln703_743_reg_37680320_reg.
DSP Report: register add_ln703_743_reg_37680320_reg is absorbed into DSP add_ln703_743_reg_37680320_reg.
DSP Report: operator add_ln703_743_fu_37645305_p2 is absorbed into DSP add_ln703_743_reg_37680320_reg.
DSP Report: operator mul_ln1118_718_fu_4297_p2 is absorbed into DSP add_ln703_743_reg_37680320_reg.
DSP Report: Generating DSP mul_ln1118_637_fu_4762_p2, operation Mode is: A''*(B:0x3ffd6).
DSP Report: register mul_ln1118_637_fu_4762_p2 is absorbed into DSP mul_ln1118_637_fu_4762_p2.
DSP Report: register mul_ln1118_637_fu_4762_p2 is absorbed into DSP mul_ln1118_637_fu_4762_p2.
DSP Report: operator mul_ln1118_637_fu_4762_p2 is absorbed into DSP mul_ln1118_637_fu_4762_p2.
DSP Report: Generating DSP mul_ln1118_662_fu_6743_p2, operation Mode is: A''*(B:0x3ff9e).
DSP Report: register mul_ln1118_662_fu_6743_p2 is absorbed into DSP mul_ln1118_662_fu_6743_p2.
DSP Report: register mul_ln1118_662_fu_6743_p2 is absorbed into DSP mul_ln1118_662_fu_6743_p2.
DSP Report: operator mul_ln1118_662_fu_6743_p2 is absorbed into DSP mul_ln1118_662_fu_6743_p2.
DSP Report: Generating DSP mul_ln1118_693_fu_6889_p2, operation Mode is: A''*(B:0x3ffcc).
DSP Report: register mul_ln1118_693_fu_6889_p2 is absorbed into DSP mul_ln1118_693_fu_6889_p2.
DSP Report: register mul_ln1118_693_fu_6889_p2 is absorbed into DSP mul_ln1118_693_fu_6889_p2.
DSP Report: operator mul_ln1118_693_fu_6889_p2 is absorbed into DSP mul_ln1118_693_fu_6889_p2.
DSP Report: Generating DSP mul_ln1118_651_fu_4204_p2, operation Mode is: A''*(B:0x3ffed).
DSP Report: register mul_ln1118_651_fu_4204_p2 is absorbed into DSP mul_ln1118_651_fu_4204_p2.
DSP Report: register mul_ln1118_651_fu_4204_p2 is absorbed into DSP mul_ln1118_651_fu_4204_p2.
DSP Report: operator mul_ln1118_651_fu_4204_p2 is absorbed into DSP mul_ln1118_651_fu_4204_p2.
DSP Report: Generating DSP add_ln703_747_fu_37645327_p2, operation Mode is: C+A''*(B:0x3b).
DSP Report: register data_60_V_read_int_reg_reg is absorbed into DSP add_ln703_747_fu_37645327_p2.
DSP Report: register data_60_V_read_1_reg_37678440_reg is absorbed into DSP add_ln703_747_fu_37645327_p2.
DSP Report: operator add_ln703_747_fu_37645327_p2 is absorbed into DSP add_ln703_747_fu_37645327_p2.
DSP Report: operator mul_ln1118_704_fu_4282_p2 is absorbed into DSP add_ln703_747_fu_37645327_p2.
DSP Report: Generating DSP mul_ln1118_730_fu_6106_p2, operation Mode is: A''*(B:0x3ff1b).
DSP Report: register mul_ln1118_730_fu_6106_p2 is absorbed into DSP mul_ln1118_730_fu_6106_p2.
DSP Report: register mul_ln1118_730_fu_6106_p2 is absorbed into DSP mul_ln1118_730_fu_6106_p2.
DSP Report: operator mul_ln1118_730_fu_6106_p2 is absorbed into DSP mul_ln1118_730_fu_6106_p2.
DSP Report: Generating DSP mul_ln1118_878_fu_4232_p2, operation Mode is: A''*(B:0x3ff9c).
DSP Report: register mul_ln1118_878_fu_4232_p2 is absorbed into DSP mul_ln1118_878_fu_4232_p2.
DSP Report: register mul_ln1118_878_fu_4232_p2 is absorbed into DSP mul_ln1118_878_fu_4232_p2.
DSP Report: operator mul_ln1118_878_fu_4232_p2 is absorbed into DSP mul_ln1118_878_fu_4232_p2.
DSP Report: Generating DSP mul_ln1118_840_fu_7035_p2, operation Mode is: A''*(B:0x3ffae).
DSP Report: register mul_ln1118_840_fu_7035_p2 is absorbed into DSP mul_ln1118_840_fu_7035_p2.
DSP Report: register mul_ln1118_840_fu_7035_p2 is absorbed into DSP mul_ln1118_840_fu_7035_p2.
DSP Report: operator mul_ln1118_840_fu_7035_p2 is absorbed into DSP mul_ln1118_840_fu_7035_p2.
DSP Report: Generating DSP mul_ln1118_819_fu_5755_p2, operation Mode is: A''*(B:0x3ff89).
DSP Report: register mul_ln1118_819_fu_5755_p2 is absorbed into DSP mul_ln1118_819_fu_5755_p2.
DSP Report: register mul_ln1118_819_fu_5755_p2 is absorbed into DSP mul_ln1118_819_fu_5755_p2.
DSP Report: operator mul_ln1118_819_fu_5755_p2 is absorbed into DSP mul_ln1118_819_fu_5755_p2.
DSP Report: Generating DSP mul_ln1118_1095_fu_7277_p2, operation Mode is: A''*(B:0x3ffad).
DSP Report: register mul_ln1118_1095_fu_7277_p2 is absorbed into DSP mul_ln1118_1095_fu_7277_p2.
DSP Report: register mul_ln1118_1095_fu_7277_p2 is absorbed into DSP mul_ln1118_1095_fu_7277_p2.
DSP Report: operator mul_ln1118_1095_fu_7277_p2 is absorbed into DSP mul_ln1118_1095_fu_7277_p2.
DSP Report: Generating DSP mul_ln1118_1054_fu_7237_p2, operation Mode is: A''*(B:0x3ffb7).
DSP Report: register mul_ln1118_1054_fu_7237_p2 is absorbed into DSP mul_ln1118_1054_fu_7237_p2.
DSP Report: register mul_ln1118_1054_fu_7237_p2 is absorbed into DSP mul_ln1118_1054_fu_7237_p2.
DSP Report: operator mul_ln1118_1054_fu_7237_p2 is absorbed into DSP mul_ln1118_1054_fu_7237_p2.
DSP Report: Generating DSP mul_ln1118_1133_fu_4887_p2, operation Mode is: A''*(B:0x3ff9c).
DSP Report: register mul_ln1118_1133_fu_4887_p2 is absorbed into DSP mul_ln1118_1133_fu_4887_p2.
DSP Report: register mul_ln1118_1133_fu_4887_p2 is absorbed into DSP mul_ln1118_1133_fu_4887_p2.
DSP Report: operator mul_ln1118_1133_fu_4887_p2 is absorbed into DSP mul_ln1118_1133_fu_4887_p2.
DSP Report: Generating DSP add_ln703_1390_fu_37649431_p2, operation Mode is: C+A''*(B:0x61).
DSP Report: register data_109_V_read_int_reg_reg is absorbed into DSP add_ln703_1390_fu_37649431_p2.
DSP Report: register data_109_V_read_1_reg_37677804_reg is absorbed into DSP add_ln703_1390_fu_37649431_p2.
DSP Report: operator add_ln703_1390_fu_37649431_p2 is absorbed into DSP add_ln703_1390_fu_37649431_p2.
DSP Report: operator mul_ln1118_1284_fu_7487_p2 is absorbed into DSP add_ln703_1390_fu_37649431_p2.
DSP Report: Generating DSP add_ln703_1391_fu_37649441_p2, operation Mode is: PCIN+A''*(B:0x65).
DSP Report: register data_103_V_read_int_reg_reg is absorbed into DSP add_ln703_1391_fu_37649441_p2.
DSP Report: register data_103_V_read_1_reg_37677883_reg is absorbed into DSP add_ln703_1391_fu_37649441_p2.
DSP Report: operator add_ln703_1391_fu_37649441_p2 is absorbed into DSP add_ln703_1391_fu_37649441_p2.
DSP Report: operator mul_ln1118_1220_fu_7514_p2 is absorbed into DSP add_ln703_1391_fu_37649441_p2.
DSP Report: Generating DSP mul_ln1118_889_fu_4392_p2, operation Mode is: A''*(B:0x31).
DSP Report: register data_75_V_read_int_reg_reg is absorbed into DSP mul_ln1118_889_fu_4392_p2.
DSP Report: register data_75_V_read_1_reg_37678251_reg is absorbed into DSP mul_ln1118_889_fu_4392_p2.
DSP Report: operator mul_ln1118_889_fu_4392_p2 is absorbed into DSP mul_ln1118_889_fu_4392_p2.
DSP Report: Generating DSP add_ln703_1393_fu_37649461_p2, operation Mode is: PCIN+A''*(B:0x2f).
DSP Report: register data_84_V_read_int_reg_reg is absorbed into DSP add_ln703_1393_fu_37649461_p2.
DSP Report: register data_84_V_read_1_reg_37678128_reg is absorbed into DSP add_ln703_1393_fu_37649461_p2.
DSP Report: operator add_ln703_1393_fu_37649461_p2 is absorbed into DSP add_ln703_1393_fu_37649461_p2.
DSP Report: operator mul_ln1118_990_fu_6809_p2 is absorbed into DSP add_ln703_1393_fu_37649461_p2.
DSP Report: Generating DSP add_ln703_1393_fu_37649461_p2, operation Mode is: PCIN+A''*(B:0x3d).
DSP Report: register data_87_V_read_int_reg_reg is absorbed into DSP add_ln703_1393_fu_37649461_p2.
DSP Report: register data_87_V_read_1_reg_37678093_reg is absorbed into DSP add_ln703_1393_fu_37649461_p2.
DSP Report: operator add_ln703_1393_fu_37649461_p2 is absorbed into DSP add_ln703_1393_fu_37649461_p2.
DSP Report: operator mul_ln1118_1030_fu_4488_p2 is absorbed into DSP add_ln703_1393_fu_37649461_p2.
DSP Report: Generating DSP mul_ln703_3_fu_6643_p2, operation Mode is: (D'+A2)*(B:0x1a).
DSP Report: register data_105_V_read_int_reg_reg is absorbed into DSP mul_ln703_3_fu_6643_p2.
DSP Report: register data_81_V_read_int_reg_reg is absorbed into DSP mul_ln703_3_fu_6643_p2.
DSP Report: register add_ln703_1397_reg_37679830_reg is absorbed into DSP mul_ln703_3_fu_6643_p2.
DSP Report: operator add_ln703_1397_fu_37609605_p2 is absorbed into DSP mul_ln703_3_fu_6643_p2.
DSP Report: operator mul_ln703_3_fu_6643_p2 is absorbed into DSP mul_ln703_3_fu_6643_p2.
DSP Report: Generating DSP add_ln703_1399_fu_37649511_p2, operation Mode is: PCIN+A'':B''+C.
DSP Report: register add_ln703_1399_fu_37649511_p2 is absorbed into DSP add_ln703_1399_fu_37649511_p2.
DSP Report: register add_ln703_1399_fu_37649511_p2 is absorbed into DSP add_ln703_1399_fu_37649511_p2.
DSP Report: register add_ln703_1399_fu_37649511_p2 is absorbed into DSP add_ln703_1399_fu_37649511_p2.
DSP Report: register add_ln703_1399_fu_37649511_p2 is absorbed into DSP add_ln703_1399_fu_37649511_p2.
DSP Report: operator add_ln703_1399_fu_37649511_p2 is absorbed into DSP add_ln703_1399_fu_37649511_p2.
DSP Report: Generating DSP mul_ln1118_829_fu_4517_p2, operation Mode is: A''*(B:0x6e).
DSP Report: register data_70_V_read_int_reg_reg is absorbed into DSP mul_ln1118_829_fu_4517_p2.
DSP Report: register data_70_V_read_1_reg_37678318_reg is absorbed into DSP mul_ln1118_829_fu_4517_p2.
DSP Report: operator mul_ln1118_829_fu_4517_p2 is absorbed into DSP mul_ln1118_829_fu_4517_p2.
DSP Report: Generating DSP add_ln703_1246_fu_37648624_p2, operation Mode is: PCIN+A''*(B:0x64).
DSP Report: register data_71_V_read_int_reg_reg is absorbed into DSP add_ln703_1246_fu_37648624_p2.
DSP Report: register data_71_V_read_1_reg_37678306_reg is absorbed into DSP add_ln703_1246_fu_37648624_p2.
DSP Report: operator add_ln703_1246_fu_37648624_p2 is absorbed into DSP add_ln703_1246_fu_37648624_p2.
DSP Report: operator mul_ln1118_841_fu_5777_p2 is absorbed into DSP add_ln703_1246_fu_37648624_p2.
DSP Report: Generating DSP add_ln703_1246_fu_37648624_p2, operation Mode is: PCIN+A''*(B:0x72).
DSP Report: register data_89_V_read_int_reg_reg is absorbed into DSP add_ln703_1246_fu_37648624_p2.
DSP Report: register data_89_V_read_1_reg_37678065_reg is absorbed into DSP add_ln703_1246_fu_37648624_p2.
DSP Report: operator add_ln703_1246_fu_37648624_p2 is absorbed into DSP add_ln703_1246_fu_37648624_p2.
DSP Report: operator mul_ln1118_1055_fu_4730_p2 is absorbed into DSP add_ln703_1246_fu_37648624_p2.
DSP Report: Generating DSP add_ln703_1247_fu_37648630_p2, operation Mode is: C+A''*(B:0x6a).
DSP Report: register data_95_V_read_int_reg_reg is absorbed into DSP add_ln703_1247_fu_37648630_p2.
DSP Report: register data_95_V_read_1_reg_37677991_reg is absorbed into DSP add_ln703_1247_fu_37648630_p2.
DSP Report: operator add_ln703_1247_fu_37648630_p2 is absorbed into DSP add_ln703_1247_fu_37648630_p2.
DSP Report: operator mul_ln1118_1123_fu_5799_p2 is absorbed into DSP add_ln703_1247_fu_37648630_p2.
DSP Report: Generating DSP mul_ln1118_978_fu_5982_p2, operation Mode is: A''*(B:0x33).
DSP Report: register data_83_V_read_int_reg_reg is absorbed into DSP mul_ln1118_978_fu_5982_p2.
DSP Report: register zext_ln1118_961_reg_37679395_reg is absorbed into DSP mul_ln1118_978_fu_5982_p2.
DSP Report: operator mul_ln1118_978_fu_5982_p2 is absorbed into DSP mul_ln1118_978_fu_5982_p2.
DSP Report: Generating DSP add_ln703_1252_fu_37648666_p2, operation Mode is: PCIN+A''*(B:0x37).
DSP Report: register data_84_V_read_int_reg_reg is absorbed into DSP add_ln703_1252_fu_37648666_p2.
DSP Report: register data_84_V_read_1_reg_37678128_reg is absorbed into DSP add_ln703_1252_fu_37648666_p2.
DSP Report: operator add_ln703_1252_fu_37648666_p2 is absorbed into DSP add_ln703_1252_fu_37648666_p2.
DSP Report: operator mul_ln1118_991_fu_6174_p2 is absorbed into DSP add_ln703_1252_fu_37648666_p2.
DSP Report: Generating DSP add_ln703_1252_reg_37680830_reg, operation Mode is: PCIN+A''*(B:0x3a).
DSP Report: register data_98_V_read_int_reg_reg is absorbed into DSP add_ln703_1252_reg_37680830_reg.
DSP Report: register data_98_V_read_1_reg_37677955_reg is absorbed into DSP add_ln703_1252_reg_37680830_reg.
DSP Report: register add_ln703_1252_reg_37680830_reg is absorbed into DSP add_ln703_1252_reg_37680830_reg.
DSP Report: operator add_ln703_1252_fu_37648666_p2 is absorbed into DSP add_ln703_1252_reg_37680830_reg.
DSP Report: operator mul_ln1118_1159_fu_4455_p2 is absorbed into DSP add_ln703_1252_reg_37680830_reg.
DSP Report: Generating DSP mul_ln1118_971_fu_7164_p2, operation Mode is: A''*(B:0x3ff1c).
DSP Report: register mul_ln1118_971_fu_7164_p2 is absorbed into DSP mul_ln1118_971_fu_7164_p2.
DSP Report: register mul_ln1118_971_fu_7164_p2 is absorbed into DSP mul_ln1118_971_fu_7164_p2.
DSP Report: operator mul_ln1118_971_fu_7164_p2 is absorbed into DSP mul_ln1118_971_fu_7164_p2.
DSP Report: Generating DSP mul_ln1118_932_fu_4617_p2, operation Mode is: A''*(B:0x3ff7a).
DSP Report: register mul_ln1118_932_fu_4617_p2 is absorbed into DSP mul_ln1118_932_fu_4617_p2.
DSP Report: register mul_ln1118_932_fu_4617_p2 is absorbed into DSP mul_ln1118_932_fu_4617_p2.
DSP Report: operator mul_ln1118_932_fu_4617_p2 is absorbed into DSP mul_ln1118_932_fu_4617_p2.
DSP Report: Generating DSP mul_ln1118_605_fu_6574_p2, operation Mode is: A''*(B:0x3fb0d).
DSP Report: register mul_ln1118_605_fu_6574_p2 is absorbed into DSP mul_ln1118_605_fu_6574_p2.
DSP Report: register mul_ln1118_605_fu_6574_p2 is absorbed into DSP mul_ln1118_605_fu_6574_p2.
DSP Report: operator mul_ln1118_605_fu_6574_p2 is absorbed into DSP mul_ln1118_605_fu_6574_p2.
DSP Report: Generating DSP mul_ln1118_594_fu_6678_p2, operation Mode is: A''*(B:0x3fdf4).
DSP Report: register mul_ln1118_594_fu_6678_p2 is absorbed into DSP mul_ln1118_594_fu_6678_p2.
DSP Report: register mul_ln1118_594_fu_6678_p2 is absorbed into DSP mul_ln1118_594_fu_6678_p2.
DSP Report: operator mul_ln1118_594_fu_6678_p2 is absorbed into DSP mul_ln1118_594_fu_6678_p2.
DSP Report: Generating DSP add_ln703_1212_fu_37648406_p2, operation Mode is: C+A''*(B:0x3fadd).
DSP Report: register add_ln703_1212_fu_37648406_p2 is absorbed into DSP add_ln703_1212_fu_37648406_p2.
DSP Report: register add_ln703_1212_fu_37648406_p2 is absorbed into DSP add_ln703_1212_fu_37648406_p2.
DSP Report: operator add_ln703_1212_fu_37648406_p2 is absorbed into DSP add_ln703_1212_fu_37648406_p2.
DSP Report: operator mul_ln1118_927_fu_5857_p2 is absorbed into DSP add_ln703_1212_fu_37648406_p2.
DSP Report: Generating DSP mul_ln1118_997_fu_5666_p2, operation Mode is: A''*(B:0x3ffcc).
DSP Report: register mul_ln1118_997_fu_5666_p2 is absorbed into DSP mul_ln1118_997_fu_5666_p2.
DSP Report: register mul_ln1118_997_fu_5666_p2 is absorbed into DSP mul_ln1118_997_fu_5666_p2.
DSP Report: operator mul_ln1118_997_fu_5666_p2 is absorbed into DSP mul_ln1118_997_fu_5666_p2.
DSP Report: Generating DSP mul_ln1118_625_fu_4635_p2, operation Mode is: A''*(B:0x3fc54).
DSP Report: register mul_ln1118_625_fu_4635_p2 is absorbed into DSP mul_ln1118_625_fu_4635_p2.
DSP Report: register mul_ln1118_625_fu_4635_p2 is absorbed into DSP mul_ln1118_625_fu_4635_p2.
DSP Report: operator mul_ln1118_625_fu_4635_p2 is absorbed into DSP mul_ln1118_625_fu_4635_p2.
DSP Report: Generating DSP mul_ln1118_798_fu_4371_p2, operation Mode is: A''*(B:0x119).
DSP Report: register data_67_V_read_int_reg_reg is absorbed into DSP mul_ln1118_798_fu_4371_p2.
DSP Report: register data_67_V_read_1_reg_37678355_reg is absorbed into DSP mul_ln1118_798_fu_4371_p2.
DSP Report: operator mul_ln1118_798_fu_4371_p2 is absorbed into DSP mul_ln1118_798_fu_4371_p2.
DSP Report: Generating DSP add_ln703_1477_fu_37650016_p2, operation Mode is: PCIN+A''*(B:0x119).
DSP Report: register data_70_V_read_int_reg_reg is absorbed into DSP add_ln703_1477_fu_37650016_p2.
DSP Report: register data_70_V_read_1_reg_37678318_reg is absorbed into DSP add_ln703_1477_fu_37650016_p2.
DSP Report: operator add_ln703_1477_fu_37650016_p2 is absorbed into DSP add_ln703_1477_fu_37650016_p2.
DSP Report: operator mul_ln1118_834_fu_7028_p2 is absorbed into DSP add_ln703_1477_fu_37650016_p2.
DSP Report: Generating DSP add_ln703_1477_fu_37650016_p2, operation Mode is: PCIN+A''*(B:0x15a).
DSP Report: register data_72_V_read_int_reg_reg is absorbed into DSP add_ln703_1477_fu_37650016_p2.
DSP Report: register data_72_V_read_1_reg_37678290_reg is absorbed into DSP add_ln703_1477_fu_37650016_p2.
DSP Report: operator add_ln703_1477_fu_37650016_p2 is absorbed into DSP add_ln703_1477_fu_37650016_p2.
DSP Report: operator mul_ln1118_857_fu_4404_p2 is absorbed into DSP add_ln703_1477_fu_37650016_p2.
DSP Report: Generating DSP mul_ln1118_951_fu_7144_p2, operation Mode is: A''*(B:0x3fe7e).
DSP Report: register mul_ln1118_951_fu_7144_p2 is absorbed into DSP mul_ln1118_951_fu_7144_p2.
DSP Report: register mul_ln1118_951_fu_7144_p2 is absorbed into DSP mul_ln1118_951_fu_7144_p2.
DSP Report: operator mul_ln1118_951_fu_7144_p2 is absorbed into DSP mul_ln1118_951_fu_7144_p2.
DSP Report: Generating DSP mul_ln1118_853_fu_7367_p2, operation Mode is: A''*(B:0x3fed6).
DSP Report: register mul_ln1118_853_fu_7367_p2 is absorbed into DSP mul_ln1118_853_fu_7367_p2.
DSP Report: register mul_ln1118_853_fu_7367_p2 is absorbed into DSP mul_ln1118_853_fu_7367_p2.
DSP Report: operator mul_ln1118_853_fu_7367_p2 is absorbed into DSP mul_ln1118_853_fu_7367_p2.
DSP Report: Generating DSP mul_ln1118_1065_fu_7247_p2, operation Mode is: A''*(B:0x3fef6).
DSP Report: register mul_ln1118_1065_fu_7247_p2 is absorbed into DSP mul_ln1118_1065_fu_7247_p2.
DSP Report: register mul_ln1118_1065_fu_7247_p2 is absorbed into DSP mul_ln1118_1065_fu_7247_p2.
DSP Report: operator mul_ln1118_1065_fu_7247_p2 is absorbed into DSP mul_ln1118_1065_fu_7247_p2.
DSP Report: Generating DSP mul_ln1118_968_fu_7161_p2, operation Mode is: A''*(B:0x3fee3).
DSP Report: register mul_ln1118_968_fu_7161_p2 is absorbed into DSP mul_ln1118_968_fu_7161_p2.
DSP Report: register mul_ln1118_968_fu_7161_p2 is absorbed into DSP mul_ln1118_968_fu_7161_p2.
DSP Report: operator mul_ln1118_968_fu_7161_p2 is absorbed into DSP mul_ln1118_968_fu_7161_p2.
DSP Report: Generating DSP mul_ln1118_1003_fu_4082_p2, operation Mode is: A''*(B:0x3fe86).
DSP Report: register mul_ln1118_1003_fu_4082_p2 is absorbed into DSP mul_ln1118_1003_fu_4082_p2.
DSP Report: register mul_ln1118_1003_fu_4082_p2 is absorbed into DSP mul_ln1118_1003_fu_4082_p2.
DSP Report: operator mul_ln1118_1003_fu_4082_p2 is absorbed into DSP mul_ln1118_1003_fu_4082_p2.
DSP Report: Generating DSP mul_ln1118_1257_fu_6440_p2, operation Mode is: A''*(B:0x3ff97).
DSP Report: register mul_ln1118_1257_fu_6440_p2 is absorbed into DSP mul_ln1118_1257_fu_6440_p2.
DSP Report: register mul_ln1118_1257_fu_6440_p2 is absorbed into DSP mul_ln1118_1257_fu_6440_p2.
DSP Report: operator mul_ln1118_1257_fu_6440_p2 is absorbed into DSP mul_ln1118_1257_fu_6440_p2.
DSP Report: Generating DSP mul_ln1118_573_fu_5786_p2, operation Mode is: A''*(B:0x5b).
DSP Report: register data_48_V_read_int_reg_reg is absorbed into DSP mul_ln1118_573_fu_5786_p2.
DSP Report: register data_48_V_read_1_reg_37678594_reg is absorbed into DSP mul_ln1118_573_fu_5786_p2.
DSP Report: operator mul_ln1118_573_fu_5786_p2 is absorbed into DSP mul_ln1118_573_fu_5786_p2.
DSP Report: Generating DSP add_ln703_1527_fu_37650354_p2, operation Mode is: PCIN+A''*(B:0x47).
DSP Report: register data_53_V_read_int_reg_reg is absorbed into DSP add_ln703_1527_fu_37650354_p2.
DSP Report: register data_53_V_read_1_reg_37678527_reg is absorbed into DSP add_ln703_1527_fu_37650354_p2.
DSP Report: operator add_ln703_1527_fu_37650354_p2 is absorbed into DSP add_ln703_1527_fu_37650354_p2.
DSP Report: operator mul_ln1118_629_fu_5447_p2 is absorbed into DSP add_ln703_1527_fu_37650354_p2.
DSP Report: Generating DSP add_ln703_1527_fu_37650354_p2, operation Mode is: PCIN+A''*(B:0x5b).
DSP Report: register data_73_V_read_int_reg_reg is absorbed into DSP add_ln703_1527_fu_37650354_p2.
DSP Report: register data_73_V_read_1_reg_37678280_reg is absorbed into DSP add_ln703_1527_fu_37650354_p2.
DSP Report: operator add_ln703_1527_fu_37650354_p2 is absorbed into DSP add_ln703_1527_fu_37650354_p2.
DSP Report: operator mul_ln1118_870_fu_4905_p2 is absorbed into DSP add_ln703_1527_fu_37650354_p2.
DSP Report: Generating DSP mul_ln1118_609_fu_6058_p2, operation Mode is: A''*(B:0x3ffd5).
DSP Report: register mul_ln1118_609_fu_6058_p2 is absorbed into DSP mul_ln1118_609_fu_6058_p2.
DSP Report: register mul_ln1118_609_fu_6058_p2 is absorbed into DSP mul_ln1118_609_fu_6058_p2.
DSP Report: operator mul_ln1118_609_fu_6058_p2 is absorbed into DSP mul_ln1118_609_fu_6058_p2.
DSP Report: Generating DSP mul_ln1118_921_fu_7111_p2, operation Mode is: A''*(B:0x3ffca).
DSP Report: register mul_ln1118_921_fu_7111_p2 is absorbed into DSP mul_ln1118_921_fu_7111_p2.
DSP Report: register mul_ln1118_921_fu_7111_p2 is absorbed into DSP mul_ln1118_921_fu_7111_p2.
DSP Report: operator mul_ln1118_921_fu_7111_p2 is absorbed into DSP mul_ln1118_921_fu_7111_p2.
DSP Report: Generating DSP mul_ln1118_881_fu_6218_p2, operation Mode is: A''*(B:0x3ffd7).
DSP Report: register mul_ln1118_881_fu_6218_p2 is absorbed into DSP mul_ln1118_881_fu_6218_p2.
DSP Report: register mul_ln1118_881_fu_6218_p2 is absorbed into DSP mul_ln1118_881_fu_6218_p2.
DSP Report: operator mul_ln1118_881_fu_6218_p2 is absorbed into DSP mul_ln1118_881_fu_6218_p2.
DSP Report: Generating DSP mul_ln1118_450_fu_6537_p2, operation Mode is: A''*(B:0x2a).
DSP Report: register data_38_V_read_int_reg_reg is absorbed into DSP mul_ln1118_450_fu_6537_p2.
DSP Report: register data_38_V_read_1_reg_37678711_reg is absorbed into DSP mul_ln1118_450_fu_6537_p2.
DSP Report: operator mul_ln1118_450_fu_6537_p2 is absorbed into DSP mul_ln1118_450_fu_6537_p2.
DSP Report: Generating DSP add_ln703_1547_fu_37650482_p2, operation Mode is: PCIN+A''*(B:0x3a).
DSP Report: register data_50_V_read_int_reg_reg is absorbed into DSP add_ln703_1547_fu_37650482_p2.
DSP Report: register data_50_V_read_1_reg_37678569_reg is absorbed into DSP add_ln703_1547_fu_37650482_p2.
DSP Report: operator add_ln703_1547_fu_37650482_p2 is absorbed into DSP add_ln703_1547_fu_37650482_p2.
DSP Report: operator mul_ln1118_599_fu_7534_p2 is absorbed into DSP add_ln703_1547_fu_37650482_p2.
DSP Report: Generating DSP add_ln703_1547_fu_37650482_p2, operation Mode is: PCIN+A''*(B:0x32).
DSP Report: register data_84_V_read_int_reg_reg is absorbed into DSP add_ln703_1547_fu_37650482_p2.
DSP Report: register data_84_V_read_1_reg_37678128_reg is absorbed into DSP add_ln703_1547_fu_37650482_p2.
DSP Report: operator add_ln703_1547_fu_37650482_p2 is absorbed into DSP add_ln703_1547_fu_37650482_p2.
DSP Report: operator mul_ln1118_996_fu_5214_p2 is absorbed into DSP add_ln703_1547_fu_37650482_p2.
DSP Report: Generating DSP add_ln703_1547_fu_37650482_p2, operation Mode is: PCIN+A''*(B:0x34).
DSP Report: register data_42_V_read_int_reg_reg is absorbed into DSP add_ln703_1547_fu_37650482_p2.
DSP Report: register data_42_V_read_1_reg_37678669_reg is absorbed into DSP add_ln703_1547_fu_37650482_p2.
DSP Report: operator add_ln703_1547_fu_37650482_p2 is absorbed into DSP add_ln703_1547_fu_37650482_p2.
DSP Report: operator mul_ln1118_501_fu_5579_p2 is absorbed into DSP add_ln703_1547_fu_37650482_p2.
DSP Report: Generating DSP mul_ln1118_1337_fu_7625_p2, operation Mode is: A''*(B:0x3ffda).
DSP Report: register mul_ln1118_1337_fu_7625_p2 is absorbed into DSP mul_ln1118_1337_fu_7625_p2.
DSP Report: register mul_ln1118_1337_fu_7625_p2 is absorbed into DSP mul_ln1118_1337_fu_7625_p2.
DSP Report: operator mul_ln1118_1337_fu_7625_p2 is absorbed into DSP mul_ln1118_1337_fu_7625_p2.
DSP Report: Generating DSP add_ln703_1547_fu_37650482_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_1547_fu_37650482_p2 is absorbed into DSP add_ln703_1547_fu_37650482_p2.
DSP Report: Generating DSP mul_ln1118_1057_fu_5980_p2, operation Mode is: A''*(B:0x3ffa8).
DSP Report: register mul_ln1118_1057_fu_5980_p2 is absorbed into DSP mul_ln1118_1057_fu_5980_p2.
DSP Report: register mul_ln1118_1057_fu_5980_p2 is absorbed into DSP mul_ln1118_1057_fu_5980_p2.
DSP Report: operator mul_ln1118_1057_fu_5980_p2 is absorbed into DSP mul_ln1118_1057_fu_5980_p2.
DSP Report: Generating DSP mul_ln1118_823_fu_5759_p2, operation Mode is: A''*(B:0x3ffb2).
DSP Report: register mul_ln1118_823_fu_5759_p2 is absorbed into DSP mul_ln1118_823_fu_5759_p2.
DSP Report: register mul_ln1118_823_fu_5759_p2 is absorbed into DSP mul_ln1118_823_fu_5759_p2.
DSP Report: operator mul_ln1118_823_fu_5759_p2 is absorbed into DSP mul_ln1118_823_fu_5759_p2.
DSP Report: Generating DSP mul_ln1118_709_fu_4288_p2, operation Mode is: A''*(B:0x3ff8e).
DSP Report: register mul_ln1118_709_fu_4288_p2 is absorbed into DSP mul_ln1118_709_fu_4288_p2.
DSP Report: register mul_ln1118_709_fu_4288_p2 is absorbed into DSP mul_ln1118_709_fu_4288_p2.
DSP Report: operator mul_ln1118_709_fu_4288_p2 is absorbed into DSP mul_ln1118_709_fu_4288_p2.
DSP Report: Generating DSP mul_ln1118_1174_fu_4841_p2, operation Mode is: A''*(B:0x9c).
DSP Report: register data_99_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1174_fu_4841_p2.
DSP Report: register zext_ln1118_1150_reg_37679438_reg is absorbed into DSP mul_ln1118_1174_fu_4841_p2.
DSP Report: operator mul_ln1118_1174_fu_4841_p2 is absorbed into DSP mul_ln1118_1174_fu_4841_p2.
DSP Report: Generating DSP add_ln703_1514_fu_37650244_p2, operation Mode is: PCIN+A''*(B:0xa4).
DSP Report: register data_100_V_read_int_reg_reg is absorbed into DSP add_ln703_1514_fu_37650244_p2.
DSP Report: register data_100_V_read_1_reg_37677926_reg is absorbed into DSP add_ln703_1514_fu_37650244_p2.
DSP Report: operator add_ln703_1514_fu_37650244_p2 is absorbed into DSP add_ln703_1514_fu_37650244_p2.
DSP Report: operator mul_ln1118_1189_fu_4858_p2 is absorbed into DSP add_ln703_1514_fu_37650244_p2.
DSP Report: Generating DSP add_ln703_1514_fu_37650244_p2, operation Mode is: PCIN+A''*(B:0x99).
DSP Report: register data_117_V_read_int_reg_reg is absorbed into DSP add_ln703_1514_fu_37650244_p2.
DSP Report: register data_117_V_read_1_reg_37677699_reg is absorbed into DSP add_ln703_1514_fu_37650244_p2.
DSP Report: operator add_ln703_1514_fu_37650244_p2 is absorbed into DSP add_ln703_1514_fu_37650244_p2.
DSP Report: operator mul_ln1118_1383_fu_5333_p2 is absorbed into DSP add_ln703_1514_fu_37650244_p2.
DSP Report: Generating DSP mul_ln1118_838_fu_7032_p2, operation Mode is: A''*(B:0x15a).
DSP Report: register data_70_V_read_int_reg_reg is absorbed into DSP mul_ln1118_838_fu_7032_p2.
DSP Report: register data_70_V_read_1_reg_37678318_reg is absorbed into DSP mul_ln1118_838_fu_7032_p2.
DSP Report: operator mul_ln1118_838_fu_7032_p2 is absorbed into DSP mul_ln1118_838_fu_7032_p2.
DSP Report: Generating DSP mul_ln1118_815_fu_7007_p2, operation Mode is: A''*(B:0x3ff42).
DSP Report: register mul_ln1118_815_fu_7007_p2 is absorbed into DSP mul_ln1118_815_fu_7007_p2.
DSP Report: register mul_ln1118_815_fu_7007_p2 is absorbed into DSP mul_ln1118_815_fu_7007_p2.
DSP Report: operator mul_ln1118_815_fu_7007_p2 is absorbed into DSP mul_ln1118_815_fu_7007_p2.
DSP Report: Generating DSP add_ln703_1098_fu_37647667_p2, operation Mode is: C+A''*(B:0x8e).
DSP Report: register data_73_V_read_int_reg_reg is absorbed into DSP add_ln703_1098_fu_37647667_p2.
DSP Report: register data_73_V_read_1_reg_37678280_reg is absorbed into DSP add_ln703_1098_fu_37647667_p2.
DSP Report: operator add_ln703_1098_fu_37647667_p2 is absorbed into DSP add_ln703_1098_fu_37647667_p2.
DSP Report: operator mul_ln1118_874_fu_6734_p2 is absorbed into DSP add_ln703_1098_fu_37647667_p2.
DSP Report: Generating DSP add_ln703_1099_fu_37647677_p2, operation Mode is: C+A''*(B:0x94).
DSP Report: register data_77_V_read_int_reg_reg is absorbed into DSP add_ln703_1099_fu_37647677_p2.
DSP Report: register data_77_V_read_1_reg_37678224_reg is absorbed into DSP add_ln703_1099_fu_37647677_p2.
DSP Report: operator add_ln703_1099_fu_37647677_p2 is absorbed into DSP add_ln703_1099_fu_37647677_p2.
DSP Report: operator mul_ln1118_924_fu_5968_p2 is absorbed into DSP add_ln703_1099_fu_37647677_p2.
DSP Report: Generating DSP mul_ln1118_714_fu_5541_p2, operation Mode is: A''*(B:0x3ff36).
DSP Report: register mul_ln1118_714_fu_5541_p2 is absorbed into DSP mul_ln1118_714_fu_5541_p2.
DSP Report: register mul_ln1118_714_fu_5541_p2 is absorbed into DSP mul_ln1118_714_fu_5541_p2.
DSP Report: operator mul_ln1118_714_fu_5541_p2 is absorbed into DSP mul_ln1118_714_fu_5541_p2.
DSP Report: Generating DSP add_ln703_1096_fu_37647651_p2, operation Mode is: C+A''*(B:0x154).
DSP Report: register data_76_V_read_int_reg_reg is absorbed into DSP add_ln703_1096_fu_37647651_p2.
DSP Report: register data_76_V_read_1_reg_37678238_reg is absorbed into DSP add_ln703_1096_fu_37647651_p2.
DSP Report: operator add_ln703_1096_fu_37647651_p2 is absorbed into DSP add_ln703_1096_fu_37647651_p2.
DSP Report: operator mul_ln1118_913_fu_7103_p2 is absorbed into DSP add_ln703_1096_fu_37647651_p2.
DSP Report: Generating DSP add_ln703_1101_reg_37680670_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_1101_reg_37680670_reg is absorbed into DSP add_ln703_1101_reg_37680670_reg.
DSP Report: operator add_ln703_1101_fu_37647697_p2 is absorbed into DSP add_ln703_1101_reg_37680670_reg.
DSP Report: Generating DSP mul_ln1118_899_fu_5769_p2, operation Mode is: A''*(B:0x2b).
DSP Report: register data_75_V_read_int_reg_reg is absorbed into DSP mul_ln1118_899_fu_5769_p2.
DSP Report: register data_75_V_read_1_reg_37678251_reg is absorbed into DSP mul_ln1118_899_fu_5769_p2.
DSP Report: operator mul_ln1118_899_fu_5769_p2 is absorbed into DSP mul_ln1118_899_fu_5769_p2.
DSP Report: Generating DSP add_ln703_1110_fu_37647761_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_1110_fu_37647761_p2 is absorbed into DSP add_ln703_1110_fu_37647761_p2.
DSP Report: register add_ln703_1110_fu_37647761_p2 is absorbed into DSP add_ln703_1110_fu_37647761_p2.
DSP Report: register add_ln703_1110_fu_37647761_p2 is absorbed into DSP add_ln703_1110_fu_37647761_p2.
DSP Report: register add_ln703_1110_fu_37647761_p2 is absorbed into DSP add_ln703_1110_fu_37647761_p2.
DSP Report: register add_ln703_1110_fu_37647761_p2 is absorbed into DSP add_ln703_1110_fu_37647761_p2.
DSP Report: operator add_ln703_1110_fu_37647761_p2 is absorbed into DSP add_ln703_1110_fu_37647761_p2.
DSP Report: Generating DSP mul_ln1118_886_fu_4177_p2, operation Mode is: A''*(B:0x3ff95).
DSP Report: register mul_ln1118_886_fu_4177_p2 is absorbed into DSP mul_ln1118_886_fu_4177_p2.
DSP Report: register mul_ln1118_886_fu_4177_p2 is absorbed into DSP mul_ln1118_886_fu_4177_p2.
DSP Report: operator mul_ln1118_886_fu_4177_p2 is absorbed into DSP mul_ln1118_886_fu_4177_p2.
DSP Report: Generating DSP mul_ln1118_1035_fu_4602_p2, operation Mode is: A''*(B:0x3ff96).
DSP Report: register mul_ln1118_1035_fu_4602_p2 is absorbed into DSP mul_ln1118_1035_fu_4602_p2.
DSP Report: register mul_ln1118_1035_fu_4602_p2 is absorbed into DSP mul_ln1118_1035_fu_4602_p2.
DSP Report: operator mul_ln1118_1035_fu_4602_p2 is absorbed into DSP mul_ln1118_1035_fu_4602_p2.
DSP Report: Generating DSP mul_ln1118_934_fu_7126_p2, operation Mode is: A''*(B:0x3ffaf).
DSP Report: register mul_ln1118_934_fu_7126_p2 is absorbed into DSP mul_ln1118_934_fu_7126_p2.
DSP Report: register mul_ln1118_934_fu_7126_p2 is absorbed into DSP mul_ln1118_934_fu_7126_p2.
DSP Report: operator mul_ln1118_934_fu_7126_p2 is absorbed into DSP mul_ln1118_934_fu_7126_p2.
DSP Report: Generating DSP mul_ln1118_896_fu_6571_p2, operation Mode is: A''*(B:0x3ffa2).
DSP Report: register mul_ln1118_896_fu_6571_p2 is absorbed into DSP mul_ln1118_896_fu_6571_p2.
DSP Report: register mul_ln1118_896_fu_6571_p2 is absorbed into DSP mul_ln1118_896_fu_6571_p2.
DSP Report: operator mul_ln1118_896_fu_6571_p2 is absorbed into DSP mul_ln1118_896_fu_6571_p2.
DSP Report: Generating DSP add_ln703_1308_fu_37648956_p2, operation Mode is: C+A''*(B:0x85).
DSP Report: register data_91_V_read_int_reg_reg is absorbed into DSP add_ln703_1308_fu_37648956_p2.
DSP Report: register data_91_V_read_1_reg_37678042_reg is absorbed into DSP add_ln703_1308_fu_37648956_p2.
DSP Report: operator add_ln703_1308_fu_37648956_p2 is absorbed into DSP add_ln703_1308_fu_37648956_p2.
DSP Report: operator mul_ln1118_1082_fu_7263_p2 is absorbed into DSP add_ln703_1308_fu_37648956_p2.
DSP Report: Generating DSP add_ln703_1452_fu_37649866_p2, operation Mode is: C+A''*(B:0x37).
DSP Report: register data_60_V_read_int_reg_reg is absorbed into DSP add_ln703_1452_fu_37649866_p2.
DSP Report: register data_60_V_read_1_reg_37678440_reg is absorbed into DSP add_ln703_1452_fu_37649866_p2.
DSP Report: operator add_ln703_1452_fu_37649866_p2 is absorbed into DSP add_ln703_1452_fu_37649866_p2.
DSP Report: operator mul_ln1118_708_fu_4286_p2 is absorbed into DSP add_ln703_1452_fu_37649866_p2.
DSP Report: Generating DSP add_ln703_1452_fu_37649866_p2, operation Mode is: PCIN+A''*(B:0x2e).
DSP Report: register data_78_V_read_int_reg_reg is absorbed into DSP add_ln703_1452_fu_37649866_p2.
DSP Report: register data_78_V_read_1_reg_37678209_reg is absorbed into DSP add_ln703_1452_fu_37649866_p2.
DSP Report: operator add_ln703_1452_fu_37649866_p2 is absorbed into DSP add_ln703_1452_fu_37649866_p2.
DSP Report: operator mul_ln1118_931_fu_5861_p2 is absorbed into DSP add_ln703_1452_fu_37649866_p2.
DSP Report: Generating DSP mul_ln1118_1266_fu_5762_p2, operation Mode is: A''*(B:0x3ffc5).
DSP Report: register mul_ln1118_1266_fu_5762_p2 is absorbed into DSP mul_ln1118_1266_fu_5762_p2.
DSP Report: register mul_ln1118_1266_fu_5762_p2 is absorbed into DSP mul_ln1118_1266_fu_5762_p2.
DSP Report: operator mul_ln1118_1266_fu_5762_p2 is absorbed into DSP mul_ln1118_1266_fu_5762_p2.
DSP Report: Generating DSP mul_ln1118_856_fu_3954_p2, operation Mode is: A''*(B:0x3ffd3).
DSP Report: register mul_ln1118_856_fu_3954_p2 is absorbed into DSP mul_ln1118_856_fu_3954_p2.
DSP Report: register mul_ln1118_856_fu_3954_p2 is absorbed into DSP mul_ln1118_856_fu_3954_p2.
DSP Report: operator mul_ln1118_856_fu_3954_p2 is absorbed into DSP mul_ln1118_856_fu_3954_p2.
DSP Report: Generating DSP add_ln703_1452_reg_37681060_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_1452_reg_37681060_reg is absorbed into DSP add_ln703_1452_reg_37681060_reg.
DSP Report: operator add_ln703_1452_fu_37649866_p2 is absorbed into DSP add_ln703_1452_reg_37681060_reg.
DSP Report: Generating DSP mul_ln1118_920_fu_5850_p2, operation Mode is: A''*(B:0x1b).
DSP Report: register data_77_V_read_int_reg_reg is absorbed into DSP mul_ln1118_920_fu_5850_p2.
DSP Report: register data_77_V_read_1_reg_37678224_reg is absorbed into DSP mul_ln1118_920_fu_5850_p2.
DSP Report: operator mul_ln1118_920_fu_5850_p2 is absorbed into DSP mul_ln1118_920_fu_5850_p2.
DSP Report: Generating DSP add_ln703_1455_fu_37649888_p2, operation Mode is: PCIN+A''*(B:0x17).
DSP Report: register data_54_V_read_int_reg_reg is absorbed into DSP add_ln703_1455_fu_37649888_p2.
DSP Report: register data_54_V_read_1_reg_37678516_reg is absorbed into DSP add_ln703_1455_fu_37649888_p2.
DSP Report: operator add_ln703_1455_fu_37649888_p2 is absorbed into DSP add_ln703_1455_fu_37649888_p2.
DSP Report: operator mul_ln1118_641_fu_5048_p2 is absorbed into DSP add_ln703_1455_fu_37649888_p2.
DSP Report: Generating DSP mul_ln1118_1188_fu_4857_p2, operation Mode is: A''*(B:0xf6).
DSP Report: register data_100_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1188_fu_4857_p2.
DSP Report: register data_100_V_read_1_reg_37677926_reg is absorbed into DSP mul_ln1118_1188_fu_4857_p2.
DSP Report: operator mul_ln1118_1188_fu_4857_p2 is absorbed into DSP mul_ln1118_1188_fu_4857_p2.
DSP Report: Generating DSP add_ln703_1433_fu_37649721_p2, operation Mode is: PCIN+A''*(B:0xf4).
DSP Report: register data_106_V_read_int_reg_reg is absorbed into DSP add_ln703_1433_fu_37649721_p2.
DSP Report: register data_106_V_read_1_reg_37677846_reg is absorbed into DSP add_ln703_1433_fu_37649721_p2.
DSP Report: operator add_ln703_1433_fu_37649721_p2 is absorbed into DSP add_ln703_1433_fu_37649721_p2.
DSP Report: operator mul_ln1118_1256_fu_3830_p2 is absorbed into DSP add_ln703_1433_fu_37649721_p2.
DSP Report: Generating DSP add_ln703_1433_reg_37681040_reg, operation Mode is: PCIN+A''*(B:0xa5).
DSP Report: register data_109_V_read_int_reg_reg is absorbed into DSP add_ln703_1433_reg_37681040_reg.
DSP Report: register data_109_V_read_1_reg_37677804_reg is absorbed into DSP add_ln703_1433_reg_37681040_reg.
DSP Report: register add_ln703_1433_reg_37681040_reg is absorbed into DSP add_ln703_1433_reg_37681040_reg.
DSP Report: operator add_ln703_1433_fu_37649721_p2 is absorbed into DSP add_ln703_1433_reg_37681040_reg.
DSP Report: operator mul_ln1118_1289_fu_5437_p2 is absorbed into DSP add_ln703_1433_reg_37681040_reg.
DSP Report: Generating DSP mul_ln1118_894_fu_5588_p2, operation Mode is: A''*(B:0x3ff83).
DSP Report: register mul_ln1118_894_fu_5588_p2 is absorbed into DSP mul_ln1118_894_fu_5588_p2.
DSP Report: register mul_ln1118_894_fu_5588_p2 is absorbed into DSP mul_ln1118_894_fu_5588_p2.
DSP Report: operator mul_ln1118_894_fu_5588_p2 is absorbed into DSP mul_ln1118_894_fu_5588_p2.
DSP Report: Generating DSP mul_ln1118_1019_fu_5957_p2, operation Mode is: A''*(B:0x3ffb4).
DSP Report: register mul_ln1118_1019_fu_5957_p2 is absorbed into DSP mul_ln1118_1019_fu_5957_p2.
DSP Report: register mul_ln1118_1019_fu_5957_p2 is absorbed into DSP mul_ln1118_1019_fu_5957_p2.
DSP Report: operator mul_ln1118_1019_fu_5957_p2 is absorbed into DSP mul_ln1118_1019_fu_5957_p2.
DSP Report: Generating DSP add_ln703_1435_fu_37649737_p2, operation Mode is: C+A''*(B:0x68).
DSP Report: register data_63_V_read_int_reg_reg is absorbed into DSP add_ln703_1435_fu_37649737_p2.
DSP Report: register data_63_V_read_1_reg_37678400_reg is absorbed into DSP add_ln703_1435_fu_37649737_p2.
DSP Report: operator add_ln703_1435_fu_37649737_p2 is absorbed into DSP add_ln703_1435_fu_37649737_p2.
DSP Report: operator mul_ln1118_746_fu_6017_p2 is absorbed into DSP add_ln703_1435_fu_37649737_p2.
DSP Report: Generating DSP mul_ln1118_982_fu_4735_p2, operation Mode is: A''*(B:0x69).
DSP Report: register data_83_V_read_int_reg_reg is absorbed into DSP mul_ln1118_982_fu_4735_p2.
DSP Report: register data_83_V_read_1_reg_37678140_reg is absorbed into DSP mul_ln1118_982_fu_4735_p2.
DSP Report: operator mul_ln1118_982_fu_4735_p2 is absorbed into DSP mul_ln1118_982_fu_4735_p2.
DSP Report: Generating DSP add_ln703_1440_fu_37649773_p2, operation Mode is: PCIN+A''*(B:0x5a).
DSP Report: register data_105_V_read_int_reg_reg is absorbed into DSP add_ln703_1440_fu_37649773_p2.
DSP Report: register data_105_V_read_1_reg_37677857_reg is absorbed into DSP add_ln703_1440_fu_37649773_p2.
DSP Report: operator add_ln703_1440_fu_37649773_p2 is absorbed into DSP add_ln703_1440_fu_37649773_p2.
DSP Report: operator mul_ln1118_1244_fu_4281_p2 is absorbed into DSP add_ln703_1440_fu_37649773_p2.
DSP Report: Generating DSP add_ln703_1440_fu_37649773_p2, operation Mode is: PCIN+A''*(B:0x4c).
DSP Report: register data_108_V_read_int_reg_reg is absorbed into DSP add_ln703_1440_fu_37649773_p2.
DSP Report: register data_108_V_read_1_reg_37677817_reg is absorbed into DSP add_ln703_1440_fu_37649773_p2.
DSP Report: operator add_ln703_1440_fu_37649773_p2 is absorbed into DSP add_ln703_1440_fu_37649773_p2.
DSP Report: operator mul_ln1118_1277_fu_7542_p2 is absorbed into DSP add_ln703_1440_fu_37649773_p2.
DSP Report: Generating DSP add_ln703_1440_reg_37681050_reg, operation Mode is: PCIN+A''*(B:0x51).
DSP Report: register data_102_V_read_int_reg_reg is absorbed into DSP add_ln703_1440_reg_37681050_reg.
DSP Report: register data_102_V_read_1_reg_37677898_reg is absorbed into DSP add_ln703_1440_reg_37681050_reg.
DSP Report: register add_ln703_1440_reg_37681050_reg is absorbed into DSP add_ln703_1440_reg_37681050_reg.
DSP Report: operator add_ln703_1440_fu_37649773_p2 is absorbed into DSP add_ln703_1440_reg_37681050_reg.
DSP Report: operator mul_ln1118_1211_fu_4880_p2 is absorbed into DSP add_ln703_1440_reg_37681050_reg.
DSP Report: Generating DSP mul_ln1118_809_fu_7001_p2, operation Mode is: A''*(B:0x3ffd4).
DSP Report: register mul_ln1118_809_fu_7001_p2 is absorbed into DSP mul_ln1118_809_fu_7001_p2.
DSP Report: register mul_ln1118_809_fu_7001_p2 is absorbed into DSP mul_ln1118_809_fu_7001_p2.
DSP Report: operator mul_ln1118_809_fu_7001_p2 is absorbed into DSP mul_ln1118_809_fu_7001_p2.
DSP Report: Generating DSP mul_ln1118_665_fu_5491_p2, operation Mode is: A''*(B:0x3ffda).
DSP Report: register mul_ln1118_665_fu_5491_p2 is absorbed into DSP mul_ln1118_665_fu_5491_p2.
DSP Report: register mul_ln1118_665_fu_5491_p2 is absorbed into DSP mul_ln1118_665_fu_5491_p2.
DSP Report: operator mul_ln1118_665_fu_5491_p2 is absorbed into DSP mul_ln1118_665_fu_5491_p2.
DSP Report: Generating DSP mul_ln1118_844_fu_7041_p2, operation Mode is: A''*(B:0x3ffd1).
DSP Report: register mul_ln1118_844_fu_7041_p2 is absorbed into DSP mul_ln1118_844_fu_7041_p2.
DSP Report: register mul_ln1118_844_fu_7041_p2 is absorbed into DSP mul_ln1118_844_fu_7041_p2.
DSP Report: operator mul_ln1118_844_fu_7041_p2 is absorbed into DSP mul_ln1118_844_fu_7041_p2.
DSP Report: Generating DSP mul_ln1118_822_fu_7015_p2, operation Mode is: A''*(B:0x3ffd3).
DSP Report: register mul_ln1118_822_fu_7015_p2 is absorbed into DSP mul_ln1118_822_fu_7015_p2.
DSP Report: register mul_ln1118_822_fu_7015_p2 is absorbed into DSP mul_ln1118_822_fu_7015_p2.
DSP Report: operator mul_ln1118_822_fu_7015_p2 is absorbed into DSP mul_ln1118_822_fu_7015_p2.
DSP Report: Generating DSP mul_ln1118_842_fu_7039_p2, operation Mode is: A''*(B:0x3ff8f).
DSP Report: register mul_ln1118_842_fu_7039_p2 is absorbed into DSP mul_ln1118_842_fu_7039_p2.
DSP Report: register mul_ln1118_842_fu_7039_p2 is absorbed into DSP mul_ln1118_842_fu_7039_p2.
DSP Report: operator mul_ln1118_842_fu_7039_p2 is absorbed into DSP mul_ln1118_842_fu_7039_p2.
DSP Report: Generating DSP add_ln703_1760_fu_37651777_p2, operation Mode is: C+A''*(B:0xcd).
DSP Report: register data_140_V_read_int_reg_reg is absorbed into DSP add_ln703_1760_fu_37651777_p2.
DSP Report: register data_140_V_read_1_reg_37677392_reg is absorbed into DSP add_ln703_1760_fu_37651777_p2.
DSP Report: operator add_ln703_1760_fu_37651777_p2 is absorbed into DSP add_ln703_1760_fu_37651777_p2.
DSP Report: operator mul_ln1118_1664_fu_5503_p2 is absorbed into DSP add_ln703_1760_fu_37651777_p2.
DSP Report: Generating DSP mul_ln1118_1134_fu_4333_p2, operation Mode is: A''*(B:0x3ff98).
DSP Report: register mul_ln1118_1134_fu_4333_p2 is absorbed into DSP mul_ln1118_1134_fu_4333_p2.
DSP Report: register mul_ln1118_1134_fu_4333_p2 is absorbed into DSP mul_ln1118_1134_fu_4333_p2.
DSP Report: operator mul_ln1118_1134_fu_4333_p2 is absorbed into DSP mul_ln1118_1134_fu_4333_p2.
DSP Report: Generating DSP mul_ln1118_941_fu_7134_p2, operation Mode is: A''*(B:0x3ffbd).
DSP Report: register mul_ln1118_941_fu_7134_p2 is absorbed into DSP mul_ln1118_941_fu_7134_p2.
DSP Report: register mul_ln1118_941_fu_7134_p2 is absorbed into DSP mul_ln1118_941_fu_7134_p2.
DSP Report: operator mul_ln1118_941_fu_7134_p2 is absorbed into DSP mul_ln1118_941_fu_7134_p2.
DSP Report: Generating DSP mul_ln1118_1097_fu_7279_p2, operation Mode is: A''*(B:0x3ffb5).
DSP Report: register mul_ln1118_1097_fu_7279_p2 is absorbed into DSP mul_ln1118_1097_fu_7279_p2.
DSP Report: register mul_ln1118_1097_fu_7279_p2 is absorbed into DSP mul_ln1118_1097_fu_7279_p2.
DSP Report: operator mul_ln1118_1097_fu_7279_p2 is absorbed into DSP mul_ln1118_1097_fu_7279_p2.
DSP Report: Generating DSP mul_ln1118_1016_fu_4594_p2, operation Mode is: A''*(B:0x3ffbd).
DSP Report: register mul_ln1118_1016_fu_4594_p2 is absorbed into DSP mul_ln1118_1016_fu_4594_p2.
DSP Report: register mul_ln1118_1016_fu_4594_p2 is absorbed into DSP mul_ln1118_1016_fu_4594_p2.
DSP Report: operator mul_ln1118_1016_fu_4594_p2 is absorbed into DSP mul_ln1118_1016_fu_4594_p2.
DSP Report: Generating DSP mul_ln1118_794_fu_6986_p2, operation Mode is: A''*(B:0x3ffa9).
DSP Report: register mul_ln1118_794_fu_6986_p2 is absorbed into DSP mul_ln1118_794_fu_6986_p2.
DSP Report: register mul_ln1118_794_fu_6986_p2 is absorbed into DSP mul_ln1118_794_fu_6986_p2.
DSP Report: operator mul_ln1118_794_fu_6986_p2 is absorbed into DSP mul_ln1118_794_fu_6986_p2.
DSP Report: Generating DSP add_ln703_1240_fu_37648582_p2, operation Mode is: C'+A''*(B:0x5a).
DSP Report: register data_54_V_read_int_reg_reg is absorbed into DSP add_ln703_1240_fu_37648582_p2.
DSP Report: register add_ln703_1240_fu_37648582_p2 is absorbed into DSP add_ln703_1240_fu_37648582_p2.
DSP Report: register data_54_V_read_1_reg_37678516_reg is absorbed into DSP add_ln703_1240_fu_37648582_p2.
DSP Report: operator add_ln703_1240_fu_37648582_p2 is absorbed into DSP add_ln703_1240_fu_37648582_p2.
DSP Report: operator mul_ln1118_638_fu_6298_p2 is absorbed into DSP add_ln703_1240_fu_37648582_p2.
DSP Report: Generating DSP mul_ln1118_731_fu_6565_p2, operation Mode is: A''*(B:0x49).
DSP Report: register data_62_V_read_int_reg_reg is absorbed into DSP mul_ln1118_731_fu_6565_p2.
DSP Report: register data_62_V_read_1_reg_37678413_reg is absorbed into DSP mul_ln1118_731_fu_6565_p2.
DSP Report: operator mul_ln1118_731_fu_6565_p2 is absorbed into DSP mul_ln1118_731_fu_6565_p2.
DSP Report: Generating DSP add_ln703_1241_fu_37648592_p2, operation Mode is: PCIN+A''*(B:0x6a).
DSP Report: register data_63_V_read_int_reg_reg is absorbed into DSP add_ln703_1241_fu_37648592_p2.
DSP Report: register data_63_V_read_1_reg_37678400_reg is absorbed into DSP add_ln703_1241_fu_37648592_p2.
DSP Report: operator add_ln703_1241_fu_37648592_p2 is absorbed into DSP add_ln703_1241_fu_37648592_p2.
DSP Report: operator mul_ln1118_742_fu_5284_p2 is absorbed into DSP add_ln703_1241_fu_37648592_p2.
DSP Report: Generating DSP mul_ln1118_962_fu_7155_p2, operation Mode is: A''*(B:0xe5).
DSP Report: register data_81_V_read_int_reg_reg is absorbed into DSP mul_ln1118_962_fu_7155_p2.
DSP Report: register data_81_V_read_1_reg_37678166_reg is absorbed into DSP mul_ln1118_962_fu_7155_p2.
DSP Report: operator mul_ln1118_962_fu_7155_p2 is absorbed into DSP mul_ln1118_962_fu_7155_p2.
DSP Report: Generating DSP add_ln703_1425_fu_37649679_p2, operation Mode is: PCIN+A''*(B:0xb5).
DSP Report: register data_84_V_read_int_reg_reg is absorbed into DSP add_ln703_1425_fu_37649679_p2.
DSP Report: register data_84_V_read_1_reg_37678128_reg is absorbed into DSP add_ln703_1425_fu_37649679_p2.
DSP Report: operator add_ln703_1425_fu_37649679_p2 is absorbed into DSP add_ln703_1425_fu_37649679_p2.
DSP Report: operator mul_ln1118_995_fu_4755_p2 is absorbed into DSP add_ln703_1425_fu_37649679_p2.
DSP Report: Generating DSP add_ln703_1425_fu_37649679_p2, operation Mode is: PCIN+A''*(B:0xa2).
DSP Report: register data_85_V_read_int_reg_reg is absorbed into DSP add_ln703_1425_fu_37649679_p2.
DSP Report: register data_85_V_read_1_reg_37678119_reg is absorbed into DSP add_ln703_1425_fu_37649679_p2.
DSP Report: operator add_ln703_1425_fu_37649679_p2 is absorbed into DSP add_ln703_1425_fu_37649679_p2.
DSP Report: operator mul_ln1118_1006_fu_7615_p2 is absorbed into DSP add_ln703_1425_fu_37649679_p2.
DSP Report: Generating DSP add_ln703_1425_reg_37681030_reg, operation Mode is: PCIN+A''*(B:0x99).
DSP Report: register data_82_V_read_int_reg_reg is absorbed into DSP add_ln703_1425_reg_37681030_reg.
DSP Report: register data_82_V_read_1_reg_37678152_reg is absorbed into DSP add_ln703_1425_reg_37681030_reg.
DSP Report: register add_ln703_1425_reg_37681030_reg is absorbed into DSP add_ln703_1425_reg_37681030_reg.
DSP Report: operator add_ln703_1425_fu_37649679_p2 is absorbed into DSP add_ln703_1425_reg_37681030_reg.
DSP Report: operator mul_ln1118_970_fu_6132_p2 is absorbed into DSP add_ln703_1425_reg_37681030_reg.
DSP Report: Generating DSP mul_ln1118_1163_fu_5198_p2, operation Mode is: A''*(B:0x3ff27).
DSP Report: register mul_ln1118_1163_fu_5198_p2 is absorbed into DSP mul_ln1118_1163_fu_5198_p2.
DSP Report: register mul_ln1118_1163_fu_5198_p2 is absorbed into DSP mul_ln1118_1163_fu_5198_p2.
DSP Report: operator mul_ln1118_1163_fu_5198_p2 is absorbed into DSP mul_ln1118_1163_fu_5198_p2.
DSP Report: Generating DSP mul_ln1118_1137_fu_6781_p2, operation Mode is: A''*(B:0x3ff27).
DSP Report: register mul_ln1118_1137_fu_6781_p2 is absorbed into DSP mul_ln1118_1137_fu_6781_p2.
DSP Report: register mul_ln1118_1137_fu_6781_p2 is absorbed into DSP mul_ln1118_1137_fu_6781_p2.
DSP Report: operator mul_ln1118_1137_fu_6781_p2 is absorbed into DSP mul_ln1118_1137_fu_6781_p2.
DSP Report: Generating DSP mul_ln1118_1126_fu_5009_p2, operation Mode is: A''*(B:0x3ff61).
DSP Report: register mul_ln1118_1126_fu_5009_p2 is absorbed into DSP mul_ln1118_1126_fu_5009_p2.
DSP Report: register mul_ln1118_1126_fu_5009_p2 is absorbed into DSP mul_ln1118_1126_fu_5009_p2.
DSP Report: operator mul_ln1118_1126_fu_5009_p2 is absorbed into DSP mul_ln1118_1126_fu_5009_p2.
DSP Report: Generating DSP mul_ln1118_1199_fu_7492_p2, operation Mode is: A''*(B:0x3ff17).
DSP Report: register mul_ln1118_1199_fu_7492_p2 is absorbed into DSP mul_ln1118_1199_fu_7492_p2.
DSP Report: register mul_ln1118_1199_fu_7492_p2 is absorbed into DSP mul_ln1118_1199_fu_7492_p2.
DSP Report: operator mul_ln1118_1199_fu_7492_p2 is absorbed into DSP mul_ln1118_1199_fu_7492_p2.
DSP Report: Generating DSP add_ln703_1419_fu_37649627_p2, operation Mode is: C+A''*(B:0xae).
DSP Report: register data_52_V_read_int_reg_reg is absorbed into DSP add_ln703_1419_fu_37649627_p2.
DSP Report: register data_52_V_read_1_reg_37678542_reg is absorbed into DSP add_ln703_1419_fu_37649627_p2.
DSP Report: operator add_ln703_1419_fu_37649627_p2 is absorbed into DSP add_ln703_1419_fu_37649627_p2.
DSP Report: operator mul_ln1118_618_fu_5833_p2 is absorbed into DSP add_ln703_1419_fu_37649627_p2.
DSP Report: Generating DSP mul_ln1118_654_fu_5567_p2, operation Mode is: A''*(B:0xea).
DSP Report: register data_55_V_read_int_reg_reg is absorbed into DSP mul_ln1118_654_fu_5567_p2.
DSP Report: register data_55_V_read_1_reg_37678504_reg is absorbed into DSP mul_ln1118_654_fu_5567_p2.
DSP Report: operator mul_ln1118_654_fu_5567_p2 is absorbed into DSP mul_ln1118_654_fu_5567_p2.
DSP Report: Generating DSP add_ln703_1420_fu_37649637_p2, operation Mode is: PCIN+A''*(B:0xb9).
DSP Report: register data_70_V_read_int_reg_reg is absorbed into DSP add_ln703_1420_fu_37649637_p2.
DSP Report: register data_70_V_read_1_reg_37678318_reg is absorbed into DSP add_ln703_1420_fu_37649637_p2.
DSP Report: operator add_ln703_1420_fu_37649637_p2 is absorbed into DSP add_ln703_1420_fu_37649637_p2.
DSP Report: operator mul_ln1118_833_fu_7026_p2 is absorbed into DSP add_ln703_1420_fu_37649637_p2.
DSP Report: Generating DSP mul_ln1118_860_fu_6841_p2, operation Mode is: A''*(B:0x3ffed).
DSP Report: register mul_ln1118_860_fu_6841_p2 is absorbed into DSP mul_ln1118_860_fu_6841_p2.
DSP Report: register mul_ln1118_860_fu_6841_p2 is absorbed into DSP mul_ln1118_860_fu_6841_p2.
DSP Report: operator mul_ln1118_860_fu_6841_p2 is absorbed into DSP mul_ln1118_860_fu_6841_p2.
DSP Report: Generating DSP add_ln703_1322_fu_37649052_p2, operation Mode is: C+A''*(B:0x3b).
DSP Report: register data_93_V_read_int_reg_reg is absorbed into DSP add_ln703_1322_fu_37649052_p2.
DSP Report: register data_93_V_read_1_reg_37678018_reg is absorbed into DSP add_ln703_1322_fu_37649052_p2.
DSP Report: operator add_ln703_1322_fu_37649052_p2 is absorbed into DSP add_ln703_1322_fu_37649052_p2.
DSP Report: operator mul_ln1118_1102_fu_7286_p2 is absorbed into DSP add_ln703_1322_fu_37649052_p2.
DSP Report: Generating DSP add_ln703_1323_reg_37680915_reg, operation Mode is: PCIN+A''*(B:0x2b).
DSP Report: register data_88_V_read_int_reg_reg is absorbed into DSP add_ln703_1323_reg_37680915_reg.
DSP Report: register data_88_V_read_1_reg_37678080_reg is absorbed into DSP add_ln703_1323_reg_37680915_reg.
DSP Report: register add_ln703_1323_reg_37680915_reg is absorbed into DSP add_ln703_1323_reg_37680915_reg.
DSP Report: operator add_ln703_1323_fu_37649062_p2 is absorbed into DSP add_ln703_1323_reg_37680915_reg.
DSP Report: operator mul_ln1118_1049_fu_4610_p2 is absorbed into DSP add_ln703_1323_reg_37680915_reg.
DSP Report: Generating DSP add_ln703_1325_reg_37680920_reg, operation Mode is: C+A''*(B:0x1b).
DSP Report: register data_102_V_read_int_reg_reg is absorbed into DSP add_ln703_1325_reg_37680920_reg.
DSP Report: register data_102_V_read_1_reg_37677898_reg is absorbed into DSP add_ln703_1325_reg_37680920_reg.
DSP Report: register add_ln703_1325_reg_37680920_reg is absorbed into DSP add_ln703_1325_reg_37680920_reg.
DSP Report: operator add_ln703_1325_fu_37649078_p2 is absorbed into DSP add_ln703_1325_reg_37680920_reg.
DSP Report: operator mul_ln1118_1214_fu_7507_p2 is absorbed into DSP add_ln703_1325_reg_37680920_reg.
DSP Report: Generating DSP mul_ln1118_1023_fu_4543_p2, operation Mode is: A''*(B:0x3ffcf).
DSP Report: register mul_ln1118_1023_fu_4543_p2 is absorbed into DSP mul_ln1118_1023_fu_4543_p2.
DSP Report: register mul_ln1118_1023_fu_4543_p2 is absorbed into DSP mul_ln1118_1023_fu_4543_p2.
DSP Report: operator mul_ln1118_1023_fu_4543_p2 is absorbed into DSP mul_ln1118_1023_fu_4543_p2.
DSP Report: Generating DSP mul_ln1118_964_fu_7157_p2, operation Mode is: A''*(B:0x3d).
DSP Report: register data_81_V_read_int_reg_reg is absorbed into DSP mul_ln1118_964_fu_7157_p2.
DSP Report: register data_81_V_read_1_reg_37678166_reg is absorbed into DSP mul_ln1118_964_fu_7157_p2.
DSP Report: operator mul_ln1118_964_fu_7157_p2 is absorbed into DSP mul_ln1118_964_fu_7157_p2.
DSP Report: Generating DSP add_ln703_1319_fu_37649030_p2, operation Mode is: PCIN+A:B''+C'.
DSP Report: register add_ln703_1319_fu_37649030_p2 is absorbed into DSP add_ln703_1319_fu_37649030_p2.
DSP Report: register add_ln703_1319_fu_37649030_p2 is absorbed into DSP add_ln703_1319_fu_37649030_p2.
DSP Report: register add_ln703_1319_fu_37649030_p2 is absorbed into DSP add_ln703_1319_fu_37649030_p2.
DSP Report: operator add_ln703_1319_fu_37649030_p2 is absorbed into DSP add_ln703_1319_fu_37649030_p2.
DSP Report: Generating DSP mul_ln1118_722_fu_6790_p2, operation Mode is: A''*(B:0x20b).
DSP Report: register data_61_V_read_int_reg_reg is absorbed into DSP mul_ln1118_722_fu_6790_p2.
DSP Report: register data_61_V_read_1_reg_37678425_reg is absorbed into DSP mul_ln1118_722_fu_6790_p2.
DSP Report: operator mul_ln1118_722_fu_6790_p2 is absorbed into DSP mul_ln1118_722_fu_6790_p2.
DSP Report: Generating DSP add_ln703_1406_fu_37649543_p2, operation Mode is: PCIN+A''*(B:0x16f).
DSP Report: register data_58_V_read_int_reg_reg is absorbed into DSP add_ln703_1406_fu_37649543_p2.
DSP Report: register data_58_V_read_1_reg_37678464_reg is absorbed into DSP add_ln703_1406_fu_37649543_p2.
DSP Report: operator add_ln703_1406_fu_37649543_p2 is absorbed into DSP add_ln703_1406_fu_37649543_p2.
DSP Report: operator mul_ln1118_686_fu_5512_p2 is absorbed into DSP add_ln703_1406_fu_37649543_p2.
DSP Report: Generating DSP mul_ln1118_1038_fu_3812_p2, operation Mode is: A''*(B:0x3ff56).
DSP Report: register mul_ln1118_1038_fu_3812_p2 is absorbed into DSP mul_ln1118_1038_fu_3812_p2.
DSP Report: register mul_ln1118_1038_fu_3812_p2 is absorbed into DSP mul_ln1118_1038_fu_3812_p2.
DSP Report: operator mul_ln1118_1038_fu_3812_p2 is absorbed into DSP mul_ln1118_1038_fu_3812_p2.
DSP Report: Generating DSP mul_ln1118_1342_fu_6365_p2, operation Mode is: A''*(B:0x3ff34).
DSP Report: register mul_ln1118_1342_fu_6365_p2 is absorbed into DSP mul_ln1118_1342_fu_6365_p2.
DSP Report: register mul_ln1118_1342_fu_6365_p2 is absorbed into DSP mul_ln1118_1342_fu_6365_p2.
DSP Report: operator mul_ln1118_1342_fu_6365_p2 is absorbed into DSP mul_ln1118_1342_fu_6365_p2.
DSP Report: Generating DSP mul_ln1118_1168_fu_6387_p2, operation Mode is: A''*(B:0x3ff7b).
DSP Report: register mul_ln1118_1168_fu_6387_p2 is absorbed into DSP mul_ln1118_1168_fu_6387_p2.
DSP Report: register mul_ln1118_1168_fu_6387_p2 is absorbed into DSP mul_ln1118_1168_fu_6387_p2.
DSP Report: operator mul_ln1118_1168_fu_6387_p2 is absorbed into DSP mul_ln1118_1168_fu_6387_p2.
DSP Report: Generating DSP mul_ln1118_1270_fu_6507_p2, operation Mode is: A''*(B:0x3ff5b).
DSP Report: register mul_ln1118_1270_fu_6507_p2 is absorbed into DSP mul_ln1118_1270_fu_6507_p2.
DSP Report: register mul_ln1118_1270_fu_6507_p2 is absorbed into DSP mul_ln1118_1270_fu_6507_p2.
DSP Report: operator mul_ln1118_1270_fu_6507_p2 is absorbed into DSP mul_ln1118_1270_fu_6507_p2.
DSP Report: Generating DSP mul_ln1118_830_fu_5766_p2, operation Mode is: A''*(B:0x45).
DSP Report: register data_70_V_read_int_reg_reg is absorbed into DSP mul_ln1118_830_fu_5766_p2.
DSP Report: register data_70_V_read_1_reg_37678318_reg is absorbed into DSP mul_ln1118_830_fu_5766_p2.
DSP Report: operator mul_ln1118_830_fu_5766_p2 is absorbed into DSP mul_ln1118_830_fu_5766_p2.
DSP Report: Generating DSP add_ln703_1766_fu_37651829_p2, operation Mode is: PCIN+A''*(B:0x5d).
DSP Report: register data_84_V_read_int_reg_reg is absorbed into DSP add_ln703_1766_fu_37651829_p2.
DSP Report: register data_84_V_read_1_reg_37678128_reg is absorbed into DSP add_ln703_1766_fu_37651829_p2.
DSP Report: operator add_ln703_1766_fu_37651829_p2 is absorbed into DSP add_ln703_1766_fu_37651829_p2.
DSP Report: operator mul_ln1118_992_fu_4403_p2 is absorbed into DSP add_ln703_1766_fu_37651829_p2.
DSP Report: Generating DSP mul_ln1118_866_fu_4169_p2, operation Mode is: A''*(B:0x3ff26).
DSP Report: register mul_ln1118_866_fu_4169_p2 is absorbed into DSP mul_ln1118_866_fu_4169_p2.
DSP Report: register mul_ln1118_866_fu_4169_p2 is absorbed into DSP mul_ln1118_866_fu_4169_p2.
DSP Report: operator mul_ln1118_866_fu_4169_p2 is absorbed into DSP mul_ln1118_866_fu_4169_p2.
DSP Report: Generating DSP mul_ln1118_814_fu_7006_p2, operation Mode is: A''*(B:0x3ff92).
DSP Report: register mul_ln1118_814_fu_7006_p2 is absorbed into DSP mul_ln1118_814_fu_7006_p2.
DSP Report: register mul_ln1118_814_fu_7006_p2 is absorbed into DSP mul_ln1118_814_fu_7006_p2.
DSP Report: operator mul_ln1118_814_fu_7006_p2 is absorbed into DSP mul_ln1118_814_fu_7006_p2.
DSP Report: Generating DSP mul_ln1118_713_fu_4292_p2, operation Mode is: A''*(B:0x3ffad).
DSP Report: register mul_ln1118_713_fu_4292_p2 is absorbed into DSP mul_ln1118_713_fu_4292_p2.
DSP Report: register mul_ln1118_713_fu_4292_p2 is absorbed into DSP mul_ln1118_713_fu_4292_p2.
DSP Report: operator mul_ln1118_713_fu_4292_p2 is absorbed into DSP mul_ln1118_713_fu_4292_p2.
DSP Report: Generating DSP add_ln703_1194_fu_37648296_p2, operation Mode is: C+A''*(B:0xe6).
DSP Report: register data_85_V_read_int_reg_reg is absorbed into DSP add_ln703_1194_fu_37648296_p2.
DSP Report: register data_85_V_read_1_reg_37678119_reg is absorbed into DSP add_ln703_1194_fu_37648296_p2.
DSP Report: operator add_ln703_1194_fu_37648296_p2 is absorbed into DSP add_ln703_1194_fu_37648296_p2.
DSP Report: operator mul_ln1118_1012_fu_4932_p2 is absorbed into DSP add_ln703_1194_fu_37648296_p2.
DSP Report: Generating DSP mul_ln1118_1068_fu_5988_p2, operation Mode is: A''*(B:0x32).
DSP Report: register data_90_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1068_fu_5988_p2.
DSP Report: register data_90_V_read_1_reg_37678053_reg is absorbed into DSP mul_ln1118_1068_fu_5988_p2.
DSP Report: operator mul_ln1118_1068_fu_5988_p2 is absorbed into DSP mul_ln1118_1068_fu_5988_p2.
DSP Report: Generating DSP add_ln703_1281_fu_37648824_p2, operation Mode is: PCIN+A''*(B:0x2c).
DSP Report: register data_93_V_read_int_reg_reg is absorbed into DSP add_ln703_1281_fu_37648824_p2.
DSP Report: register data_93_V_read_1_reg_37678018_reg is absorbed into DSP add_ln703_1281_fu_37648824_p2.
DSP Report: operator add_ln703_1281_fu_37648824_p2 is absorbed into DSP add_ln703_1281_fu_37648824_p2.
DSP Report: operator mul_ln1118_1100_fu_7284_p2 is absorbed into DSP add_ln703_1281_fu_37648824_p2.
DSP Report: Generating DSP mul_ln1118_826_fu_4399_p2, operation Mode is: A''*(B:0x1a2).
DSP Report: register data_69_V_read_int_reg_reg is absorbed into DSP mul_ln1118_826_fu_4399_p2.
DSP Report: register data_69_V_read_1_reg_37678329_reg is absorbed into DSP mul_ln1118_826_fu_4399_p2.
DSP Report: operator mul_ln1118_826_fu_4399_p2 is absorbed into DSP mul_ln1118_826_fu_4399_p2.
DSP Report: Generating DSP add_ln703_1183_fu_37648218_p2, operation Mode is: PCIN+A''*(B:0x19d).
DSP Report: register data_70_V_read_int_reg_reg is absorbed into DSP add_ln703_1183_fu_37648218_p2.
DSP Report: register data_70_V_read_1_reg_37678318_reg is absorbed into DSP add_ln703_1183_fu_37648218_p2.
DSP Report: operator add_ln703_1183_fu_37648218_p2 is absorbed into DSP add_ln703_1183_fu_37648218_p2.
DSP Report: operator mul_ln1118_837_fu_7031_p2 is absorbed into DSP add_ln703_1183_fu_37648218_p2.
DSP Report: Generating DSP mul_ln1118_1066_fu_7619_p2, operation Mode is: A2*(B:0x3ffe6).
DSP Report: register mul_ln1118_1066_fu_7619_p2 is absorbed into DSP mul_ln1118_1066_fu_7619_p2.
DSP Report: operator mul_ln1118_1066_fu_7619_p2 is absorbed into DSP mul_ln1118_1066_fu_7619_p2.
DSP Report: Generating DSP add_ln703_1351_fu_37609599_p2, operation Mode is: C+A2*(B:0x2a).
DSP Report: register data_83_V_read_int_reg_reg is absorbed into DSP add_ln703_1351_fu_37609599_p2.
DSP Report: operator add_ln703_1351_fu_37609599_p2 is absorbed into DSP add_ln703_1351_fu_37609599_p2.
DSP Report: operator mul_ln1118_980_fu_7038_p2 is absorbed into DSP add_ln703_1351_fu_37609599_p2.
DSP Report: Generating DSP mul_ln1118_892_fu_5820_p2, operation Mode is: A''*(B:0x3ffb7).
DSP Report: register mul_ln1118_892_fu_5820_p2 is absorbed into DSP mul_ln1118_892_fu_5820_p2.
DSP Report: register mul_ln1118_892_fu_5820_p2 is absorbed into DSP mul_ln1118_892_fu_5820_p2.
DSP Report: operator mul_ln1118_892_fu_5820_p2 is absorbed into DSP mul_ln1118_892_fu_5820_p2.
DSP Report: Generating DSP add_ln703_931_fu_37646526_p2, operation Mode is: C+A''*(B:0x56).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP add_ln703_931_fu_37646526_p2.
DSP Report: register data_27_V_read_1_reg_37678847_reg is absorbed into DSP add_ln703_931_fu_37646526_p2.
DSP Report: operator add_ln703_931_fu_37646526_p2 is absorbed into DSP add_ln703_931_fu_37646526_p2.
DSP Report: operator mul_ln1118_320_fu_6421_p2 is absorbed into DSP add_ln703_931_fu_37646526_p2.
DSP Report: Generating DSP mul_ln1118_474_fu_5203_p2, operation Mode is: A''*(B:0x59).
DSP Report: register data_40_V_read_int_reg_reg is absorbed into DSP mul_ln1118_474_fu_5203_p2.
DSP Report: register data_40_V_read_1_reg_37678693_reg is absorbed into DSP mul_ln1118_474_fu_5203_p2.
DSP Report: operator mul_ln1118_474_fu_5203_p2 is absorbed into DSP mul_ln1118_474_fu_5203_p2.
DSP Report: Generating DSP add_ln703_932_fu_37646536_p2, operation Mode is: PCIN+A''*(B:0x4c).
DSP Report: register data_50_V_read_int_reg_reg is absorbed into DSP add_ln703_932_fu_37646536_p2.
DSP Report: register data_50_V_read_1_reg_37678569_reg is absorbed into DSP add_ln703_932_fu_37646536_p2.
DSP Report: operator add_ln703_932_fu_37646536_p2 is absorbed into DSP add_ln703_932_fu_37646536_p2.
DSP Report: operator mul_ln1118_596_fu_5315_p2 is absorbed into DSP add_ln703_932_fu_37646536_p2.
DSP Report: Generating DSP mul_ln1118_725_fu_4909_p2, operation Mode is: A''*(B:0x6c).
DSP Report: register data_61_V_read_int_reg_reg is absorbed into DSP mul_ln1118_725_fu_4909_p2.
DSP Report: register data_61_V_read_1_reg_37678425_reg is absorbed into DSP mul_ln1118_725_fu_4909_p2.
DSP Report: operator mul_ln1118_725_fu_4909_p2 is absorbed into DSP mul_ln1118_725_fu_4909_p2.
DSP Report: Generating DSP add_ln703_1938_fu_37652910_p2, operation Mode is: PCIN+A''*(B:0x4d).
DSP Report: register data_62_V_read_int_reg_reg is absorbed into DSP add_ln703_1938_fu_37652910_p2.
DSP Report: register data_62_V_read_1_reg_37678413_reg is absorbed into DSP add_ln703_1938_fu_37652910_p2.
DSP Report: operator add_ln703_1938_fu_37652910_p2 is absorbed into DSP add_ln703_1938_fu_37652910_p2.
DSP Report: operator mul_ln1118_734_fu_7045_p2 is absorbed into DSP add_ln703_1938_fu_37652910_p2.
DSP Report: Generating DSP add_ln703_1938_reg_37681555_reg, operation Mode is: PCIN+A''*(B:0x57).
DSP Report: register data_67_V_read_int_reg_reg is absorbed into DSP add_ln703_1938_reg_37681555_reg.
DSP Report: register data_67_V_read_1_reg_37678355_reg is absorbed into DSP add_ln703_1938_reg_37681555_reg.
DSP Report: register add_ln703_1938_reg_37681555_reg is absorbed into DSP add_ln703_1938_reg_37681555_reg.
DSP Report: operator add_ln703_1938_fu_37652910_p2 is absorbed into DSP add_ln703_1938_reg_37681555_reg.
DSP Report: operator mul_ln1118_800_fu_5735_p2 is absorbed into DSP add_ln703_1938_reg_37681555_reg.
DSP Report: Generating DSP mul_ln1118_812_fu_7004_p2, operation Mode is: A''*(B:0x59).
DSP Report: register data_68_V_read_int_reg_reg is absorbed into DSP mul_ln1118_812_fu_7004_p2.
DSP Report: register data_68_V_read_1_reg_37678345_reg is absorbed into DSP mul_ln1118_812_fu_7004_p2.
DSP Report: operator mul_ln1118_812_fu_7004_p2 is absorbed into DSP mul_ln1118_812_fu_7004_p2.
DSP Report: Generating DSP add_ln703_1941_fu_37652936_p2, operation Mode is: PCIN+A''*(B:0x74).
DSP Report: register data_80_V_read_int_reg_reg is absorbed into DSP add_ln703_1941_fu_37652936_p2.
DSP Report: register data_80_V_read_1_reg_37678181_reg is absorbed into DSP add_ln703_1941_fu_37652936_p2.
DSP Report: operator add_ln703_1941_fu_37652936_p2 is absorbed into DSP add_ln703_1941_fu_37652936_p2.
DSP Report: operator mul_ln1118_954_fu_7146_p2 is absorbed into DSP add_ln703_1941_fu_37652936_p2.
DSP Report: Generating DSP add_ln703_1941_fu_37652936_p2, operation Mode is: PCIN+A''*(B:0x6a).
DSP Report: register data_82_V_read_int_reg_reg is absorbed into DSP add_ln703_1941_fu_37652936_p2.
DSP Report: register data_82_V_read_1_reg_37678152_reg is absorbed into DSP add_ln703_1941_fu_37652936_p2.
DSP Report: operator add_ln703_1941_fu_37652936_p2 is absorbed into DSP add_ln703_1941_fu_37652936_p2.
DSP Report: operator mul_ln1118_973_fu_6325_p2 is absorbed into DSP add_ln703_1941_fu_37652936_p2.
DSP Report: Generating DSP add_ln703_1941_reg_37681560_reg, operation Mode is: PCIN+A''*(B:0x6a).
DSP Report: register data_78_V_read_int_reg_reg is absorbed into DSP add_ln703_1941_reg_37681560_reg.
DSP Report: register data_78_V_read_1_reg_37678209_reg is absorbed into DSP add_ln703_1941_reg_37681560_reg.
DSP Report: register add_ln703_1941_reg_37681560_reg is absorbed into DSP add_ln703_1941_reg_37681560_reg.
DSP Report: operator add_ln703_1941_fu_37652936_p2 is absorbed into DSP add_ln703_1941_reg_37681560_reg.
DSP Report: operator mul_ln1118_930_fu_7122_p2 is absorbed into DSP add_ln703_1941_reg_37681560_reg.
DSP Report: Generating DSP mul_ln1118_1165_fu_7191_p2, operation Mode is: A''*(B:0x3ffaf).
DSP Report: register mul_ln1118_1165_fu_7191_p2 is absorbed into DSP mul_ln1118_1165_fu_7191_p2.
DSP Report: register mul_ln1118_1165_fu_7191_p2 is absorbed into DSP mul_ln1118_1165_fu_7191_p2.
DSP Report: operator mul_ln1118_1165_fu_7191_p2 is absorbed into DSP mul_ln1118_1165_fu_7191_p2.
DSP Report: Generating DSP mul_ln1118_1069_fu_4630_p2, operation Mode is: A''*(B:0x3ffa1).
DSP Report: register mul_ln1118_1069_fu_4630_p2 is absorbed into DSP mul_ln1118_1069_fu_4630_p2.
DSP Report: register mul_ln1118_1069_fu_4630_p2 is absorbed into DSP mul_ln1118_1069_fu_4630_p2.
DSP Report: operator mul_ln1118_1069_fu_4630_p2 is absorbed into DSP mul_ln1118_1069_fu_4630_p2.
DSP Report: Generating DSP mul_ln1118_687_fu_5513_p2, operation Mode is: A''*(B:0x6b).
DSP Report: register data_58_V_read_int_reg_reg is absorbed into DSP mul_ln1118_687_fu_5513_p2.
DSP Report: register data_58_V_read_1_reg_37678464_reg is absorbed into DSP mul_ln1118_687_fu_5513_p2.
DSP Report: operator mul_ln1118_687_fu_5513_p2 is absorbed into DSP mul_ln1118_687_fu_5513_p2.
DSP Report: Generating DSP add_ln703_1935_fu_37652884_p2, operation Mode is: PCIN+A''*(B:0x59).
DSP Report: register data_54_V_read_int_reg_reg is absorbed into DSP add_ln703_1935_fu_37652884_p2.
DSP Report: register data_54_V_read_1_reg_37678516_reg is absorbed into DSP add_ln703_1935_fu_37652884_p2.
DSP Report: operator add_ln703_1935_fu_37652884_p2 is absorbed into DSP add_ln703_1935_fu_37652884_p2.
DSP Report: operator mul_ln1118_644_fu_6414_p2 is absorbed into DSP add_ln703_1935_fu_37652884_p2.
DSP Report: Generating DSP mul_ln1118_1200_fu_4869_p2, operation Mode is: A''*(B:0x3ffb3).
DSP Report: register mul_ln1118_1200_fu_4869_p2 is absorbed into DSP mul_ln1118_1200_fu_4869_p2.
DSP Report: register mul_ln1118_1200_fu_4869_p2 is absorbed into DSP mul_ln1118_1200_fu_4869_p2.
DSP Report: operator mul_ln1118_1200_fu_4869_p2 is absorbed into DSP mul_ln1118_1200_fu_4869_p2.
DSP Report: Generating DSP mul_ln1118_2868_fu_4676_p2, operation Mode is: A''*(B:0x9e).
DSP Report: register data_240_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2868_fu_4676_p2.
DSP Report: register data_240_V_read_1_reg_37676076_reg is absorbed into DSP mul_ln1118_2868_fu_4676_p2.
DSP Report: operator mul_ln1118_2868_fu_4676_p2 is absorbed into DSP mul_ln1118_2868_fu_4676_p2.
DSP Report: Generating DSP mul_ln1118_2681_fu_5908_p2, operation Mode is: A''*(B:0x3ff96).
DSP Report: register mul_ln1118_2681_fu_5908_p2 is absorbed into DSP mul_ln1118_2681_fu_5908_p2.
DSP Report: register mul_ln1118_2681_fu_5908_p2 is absorbed into DSP mul_ln1118_2681_fu_5908_p2.
DSP Report: operator mul_ln1118_2681_fu_5908_p2 is absorbed into DSP mul_ln1118_2681_fu_5908_p2.
DSP Report: Generating DSP mul_ln1118_2469_fu_5446_p2, operation Mode is: A''*(B:0x3ffb5).
DSP Report: register mul_ln1118_2469_fu_5446_p2 is absorbed into DSP mul_ln1118_2469_fu_5446_p2.
DSP Report: register mul_ln1118_2469_fu_5446_p2 is absorbed into DSP mul_ln1118_2469_fu_5446_p2.
DSP Report: operator mul_ln1118_2469_fu_5446_p2 is absorbed into DSP mul_ln1118_2469_fu_5446_p2.
DSP Report: Generating DSP add_ln703_3307_fu_37661424_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_3307_fu_37661424_p2 is absorbed into DSP add_ln703_3307_fu_37661424_p2.
DSP Report: Generating DSP mul_ln1118_2709_fu_5619_p2, operation Mode is: A''*(B:0x3fed3).
DSP Report: register mul_ln1118_2709_fu_5619_p2 is absorbed into DSP mul_ln1118_2709_fu_5619_p2.
DSP Report: register mul_ln1118_2709_fu_5619_p2 is absorbed into DSP mul_ln1118_2709_fu_5619_p2.
DSP Report: operator mul_ln1118_2709_fu_5619_p2 is absorbed into DSP mul_ln1118_2709_fu_5619_p2.
DSP Report: Generating DSP mul_ln1118_2598_fu_7098_p2, operation Mode is: A''*(B:0x3fef9).
DSP Report: register mul_ln1118_2598_fu_7098_p2 is absorbed into DSP mul_ln1118_2598_fu_7098_p2.
DSP Report: register mul_ln1118_2598_fu_7098_p2 is absorbed into DSP mul_ln1118_2598_fu_7098_p2.
DSP Report: operator mul_ln1118_2598_fu_7098_p2 is absorbed into DSP mul_ln1118_2598_fu_7098_p2.
DSP Report: Generating DSP mul_ln1118_2472_fu_5451_p2, operation Mode is: A''*(B:0x3fe2a).
DSP Report: register mul_ln1118_2472_fu_5451_p2 is absorbed into DSP mul_ln1118_2472_fu_5451_p2.
DSP Report: register mul_ln1118_2472_fu_5451_p2 is absorbed into DSP mul_ln1118_2472_fu_5451_p2.
DSP Report: operator mul_ln1118_2472_fu_5451_p2 is absorbed into DSP mul_ln1118_2472_fu_5451_p2.
DSP Report: Generating DSP mul_ln1118_2368_fu_5293_p2, operation Mode is: A''*(B:0x3febd).
DSP Report: register mul_ln1118_2368_fu_5293_p2 is absorbed into DSP mul_ln1118_2368_fu_5293_p2.
DSP Report: register mul_ln1118_2368_fu_5293_p2 is absorbed into DSP mul_ln1118_2368_fu_5293_p2.
DSP Report: operator mul_ln1118_2368_fu_5293_p2 is absorbed into DSP mul_ln1118_2368_fu_5293_p2.
DSP Report: Generating DSP mul_ln1118_2559_fu_5035_p2, operation Mode is: A''*(B:0x3fe35).
DSP Report: register mul_ln1118_2559_fu_5035_p2 is absorbed into DSP mul_ln1118_2559_fu_5035_p2.
DSP Report: register mul_ln1118_2559_fu_5035_p2 is absorbed into DSP mul_ln1118_2559_fu_5035_p2.
DSP Report: operator mul_ln1118_2559_fu_5035_p2 is absorbed into DSP mul_ln1118_2559_fu_5035_p2.
DSP Report: Generating DSP mul_ln1118_2546_fu_4352_p2, operation Mode is: A''*(B:0x3fe7d).
DSP Report: register mul_ln1118_2546_fu_4352_p2 is absorbed into DSP mul_ln1118_2546_fu_4352_p2.
DSP Report: register mul_ln1118_2546_fu_4352_p2 is absorbed into DSP mul_ln1118_2546_fu_4352_p2.
DSP Report: operator mul_ln1118_2546_fu_4352_p2 is absorbed into DSP mul_ln1118_2546_fu_4352_p2.
DSP Report: Generating DSP mul_ln1118_2693_fu_4358_p2, operation Mode is: A''*(B:0x3ff8b).
DSP Report: register mul_ln1118_2693_fu_4358_p2 is absorbed into DSP mul_ln1118_2693_fu_4358_p2.
DSP Report: register mul_ln1118_2693_fu_4358_p2 is absorbed into DSP mul_ln1118_2693_fu_4358_p2.
DSP Report: operator mul_ln1118_2693_fu_4358_p2 is absorbed into DSP mul_ln1118_2693_fu_4358_p2.
DSP Report: Generating DSP mul_ln1118_1841_fu_4468_p2, operation Mode is: A''*(B:0x3ffa8).
DSP Report: register mul_ln1118_1841_fu_4468_p2 is absorbed into DSP mul_ln1118_1841_fu_4468_p2.
DSP Report: register mul_ln1118_1841_fu_4468_p2 is absorbed into DSP mul_ln1118_1841_fu_4468_p2.
DSP Report: operator mul_ln1118_1841_fu_4468_p2 is absorbed into DSP mul_ln1118_1841_fu_4468_p2.
DSP Report: Generating DSP mul_ln1118_2813_fu_6560_p2, operation Mode is: A''*(B:0x3ffce).
DSP Report: register mul_ln1118_2813_fu_6560_p2 is absorbed into DSP mul_ln1118_2813_fu_6560_p2.
DSP Report: register mul_ln1118_2813_fu_6560_p2 is absorbed into DSP mul_ln1118_2813_fu_6560_p2.
DSP Report: operator mul_ln1118_2813_fu_6560_p2 is absorbed into DSP mul_ln1118_2813_fu_6560_p2.
DSP Report: Generating DSP mul_ln1118_2347_fu_5411_p2, operation Mode is: A''*(B:0x35).
DSP Report: register data_196_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2347_fu_5411_p2.
DSP Report: register data_196_V_read_1_reg_37676656_reg is absorbed into DSP mul_ln1118_2347_fu_5411_p2.
DSP Report: operator mul_ln1118_2347_fu_5411_p2 is absorbed into DSP mul_ln1118_2347_fu_5411_p2.
DSP Report: Generating DSP add_ln703_3552_fu_37663004_p2, operation Mode is: PCIN+A''*(B:0x2b).
DSP Report: register data_188_V_read_int_reg_reg is absorbed into DSP add_ln703_3552_fu_37663004_p2.
DSP Report: register zext_ln1118_2241_reg_37679470_reg is absorbed into DSP add_ln703_3552_fu_37663004_p2.
DSP Report: operator add_ln703_3552_fu_37663004_p2 is absorbed into DSP add_ln703_3552_fu_37663004_p2.
DSP Report: operator mul_ln1118_2257_fu_4293_p2 is absorbed into DSP add_ln703_3552_fu_37663004_p2.
DSP Report: Generating DSP mul_ln1118_2595_fu_4206_p2, operation Mode is: A''*(B:0x63).
DSP Report: register data_217_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2595_fu_4206_p2.
DSP Report: register data_217_V_read_1_reg_37676381_reg is absorbed into DSP mul_ln1118_2595_fu_4206_p2.
DSP Report: operator mul_ln1118_2595_fu_4206_p2 is absorbed into DSP mul_ln1118_2595_fu_4206_p2.
DSP Report: Generating DSP add_ln703_3539_fu_37662924_p2, operation Mode is: PCIN+A''*(B:0x7d).
DSP Report: register data_223_V_read_int_reg_reg is absorbed into DSP add_ln703_3539_fu_37662924_p2.
DSP Report: register data_223_V_read_1_reg_37676302_reg is absorbed into DSP add_ln703_3539_fu_37662924_p2.
DSP Report: operator add_ln703_3539_fu_37662924_p2 is absorbed into DSP add_ln703_3539_fu_37662924_p2.
DSP Report: operator mul_ln1118_2670_fu_3854_p2 is absorbed into DSP add_ln703_3539_fu_37662924_p2.
DSP Report: Generating DSP add_ln703_3539_reg_37683310_reg, operation Mode is: PCIN+A''*(B:0x4c).
DSP Report: register data_224_V_read_int_reg_reg is absorbed into DSP add_ln703_3539_reg_37683310_reg.
DSP Report: register data_224_V_read_1_reg_37676290_reg is absorbed into DSP add_ln703_3539_reg_37683310_reg.
DSP Report: register add_ln703_3539_reg_37683310_reg is absorbed into DSP add_ln703_3539_reg_37683310_reg.
DSP Report: operator add_ln703_3539_fu_37662924_p2 is absorbed into DSP add_ln703_3539_reg_37683310_reg.
DSP Report: operator mul_ln1118_2683_fu_6745_p2 is absorbed into DSP add_ln703_3539_reg_37683310_reg.
DSP Report: Generating DSP mul_ln1118_2777_fu_4906_p2, operation Mode is: A''*(B:0x43).
DSP Report: register data_232_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2777_fu_4906_p2.
DSP Report: register data_232_V_read_1_reg_37676184_reg is absorbed into DSP mul_ln1118_2777_fu_4906_p2.
DSP Report: operator mul_ln1118_2777_fu_4906_p2 is absorbed into DSP mul_ln1118_2777_fu_4906_p2.
DSP Report: Generating DSP add_ln703_3540_fu_37662930_p2, operation Mode is: PCIN+A''*(B:0x57).
DSP Report: register data_239_V_read_int_reg_reg is absorbed into DSP add_ln703_3540_fu_37662930_p2.
DSP Report: register data_239_V_read_1_reg_37676088_reg is absorbed into DSP add_ln703_3540_fu_37662930_p2.
DSP Report: operator add_ln703_3540_fu_37662930_p2 is absorbed into DSP add_ln703_3540_fu_37662930_p2.
DSP Report: operator mul_ln1118_2858_fu_5756_p2 is absorbed into DSP add_ln703_3540_fu_37662930_p2.
DSP Report: Generating DSP add_ln703_3513_fu_37662766_p2, operation Mode is: C+A''*(B:0xd3).
DSP Report: register data_173_V_read_int_reg_reg is absorbed into DSP add_ln703_3513_fu_37662766_p2.
DSP Report: register data_173_V_read_1_reg_37676959_reg is absorbed into DSP add_ln703_3513_fu_37662766_p2.
DSP Report: operator add_ln703_3513_fu_37662766_p2 is absorbed into DSP add_ln703_3513_fu_37662766_p2.
DSP Report: operator mul_ln1118_2070_fu_7315_p2 is absorbed into DSP add_ln703_3513_fu_37662766_p2.
DSP Report: Generating DSP add_ln703_3513_reg_37683270_reg, operation Mode is: PCIN+A''*(B:0x99).
DSP Report: register data_179_V_read_int_reg_reg is absorbed into DSP add_ln703_3513_reg_37683270_reg.
DSP Report: register data_179_V_read_1_reg_37676884_reg is absorbed into DSP add_ln703_3513_reg_37683270_reg.
DSP Report: register add_ln703_3513_reg_37683270_reg is absorbed into DSP add_ln703_3513_reg_37683270_reg.
DSP Report: operator add_ln703_3513_fu_37662766_p2 is absorbed into DSP add_ln703_3513_reg_37683270_reg.
DSP Report: operator mul_ln1118_2148_fu_7337_p2 is absorbed into DSP add_ln703_3513_reg_37683270_reg.
DSP Report: Generating DSP mul_ln1118_2207_fu_6193_p2, operation Mode is: A''*(B:0x96).
DSP Report: register data_184_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2207_fu_6193_p2.
DSP Report: register data_184_V_read_1_reg_37676819_reg is absorbed into DSP mul_ln1118_2207_fu_6193_p2.
DSP Report: operator mul_ln1118_2207_fu_6193_p2 is absorbed into DSP mul_ln1118_2207_fu_6193_p2.
DSP Report: Generating DSP add_ln703_3515_fu_37662782_p2, operation Mode is: PCIN+A''*(B:0xf9).
DSP Report: register data_192_V_read_int_reg_reg is absorbed into DSP add_ln703_3515_fu_37662782_p2.
DSP Report: register data_192_V_read_1_reg_37676714_reg is absorbed into DSP add_ln703_3515_fu_37662782_p2.
DSP Report: operator add_ln703_3515_fu_37662782_p2 is absorbed into DSP add_ln703_3515_fu_37662782_p2.
DSP Report: operator mul_ln1118_2306_fu_6028_p2 is absorbed into DSP add_ln703_3515_fu_37662782_p2.
DSP Report: Generating DSP add_ln703_3515_reg_37683275_reg, operation Mode is: PCIN+A''*(B:0x8b).
DSP Report: register data_200_V_read_int_reg_reg is absorbed into DSP add_ln703_3515_reg_37683275_reg.
DSP Report: register data_200_V_read_1_reg_37676599_reg is absorbed into DSP add_ln703_3515_reg_37683275_reg.
DSP Report: register add_ln703_3515_reg_37683275_reg is absorbed into DSP add_ln703_3515_reg_37683275_reg.
DSP Report: operator add_ln703_3515_fu_37662782_p2 is absorbed into DSP add_ln703_3515_reg_37683275_reg.
DSP Report: operator mul_ln1118_2390_fu_6884_p2 is absorbed into DSP add_ln703_3515_reg_37683275_reg.
DSP Report: Generating DSP mul_ln1118_2575_fu_6542_p2, operation Mode is: A''*(B:0x3fe81).
DSP Report: register mul_ln1118_2575_fu_6542_p2 is absorbed into DSP mul_ln1118_2575_fu_6542_p2.
DSP Report: register mul_ln1118_2575_fu_6542_p2 is absorbed into DSP mul_ln1118_2575_fu_6542_p2.
DSP Report: operator mul_ln1118_2575_fu_6542_p2 is absorbed into DSP mul_ln1118_2575_fu_6542_p2.
DSP Report: Generating DSP mul_ln1118_2116_fu_4828_p2, operation Mode is: A''*(B:0x3ff36).
DSP Report: register mul_ln1118_2116_fu_4828_p2 is absorbed into DSP mul_ln1118_2116_fu_4828_p2.
DSP Report: register mul_ln1118_2116_fu_4828_p2 is absorbed into DSP mul_ln1118_2116_fu_4828_p2.
DSP Report: operator mul_ln1118_2116_fu_4828_p2 is absorbed into DSP mul_ln1118_2116_fu_4828_p2.
DSP Report: Generating DSP mul_ln1118_2008_fu_6171_p2, operation Mode is: A''*(B:0x3ff24).
DSP Report: register mul_ln1118_2008_fu_6171_p2 is absorbed into DSP mul_ln1118_2008_fu_6171_p2.
DSP Report: register mul_ln1118_2008_fu_6171_p2 is absorbed into DSP mul_ln1118_2008_fu_6171_p2.
DSP Report: operator mul_ln1118_2008_fu_6171_p2 is absorbed into DSP mul_ln1118_2008_fu_6171_p2.
DSP Report: Generating DSP mul_ln1118_1773_fu_3978_p2, operation Mode is: A''*(B:0xb2).
DSP Report: register data_148_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1773_fu_3978_p2.
DSP Report: register data_148_V_read_1_reg_37677292_reg is absorbed into DSP mul_ln1118_1773_fu_3978_p2.
DSP Report: operator mul_ln1118_1773_fu_3978_p2 is absorbed into DSP mul_ln1118_1773_fu_3978_p2.
DSP Report: Generating DSP add_ln703_3931_fu_37665415_p2, operation Mode is: PCIN+A:B''+C'.
DSP Report: register add_ln703_3931_fu_37665415_p2 is absorbed into DSP add_ln703_3931_fu_37665415_p2.
DSP Report: register add_ln703_3931_fu_37665415_p2 is absorbed into DSP add_ln703_3931_fu_37665415_p2.
DSP Report: register add_ln703_3931_fu_37665415_p2 is absorbed into DSP add_ln703_3931_fu_37665415_p2.
DSP Report: operator add_ln703_3931_fu_37665415_p2 is absorbed into DSP add_ln703_3931_fu_37665415_p2.
DSP Report: Generating DSP mul_ln1118_2640_fu_7662_p2, operation Mode is: A''*(B:0x3fe15).
DSP Report: register mul_ln1118_2640_fu_7662_p2 is absorbed into DSP mul_ln1118_2640_fu_7662_p2.
DSP Report: register mul_ln1118_2640_fu_7662_p2 is absorbed into DSP mul_ln1118_2640_fu_7662_p2.
DSP Report: operator mul_ln1118_2640_fu_7662_p2 is absorbed into DSP mul_ln1118_2640_fu_7662_p2.
DSP Report: Generating DSP mul_ln1118_2294_fu_5578_p2, operation Mode is: A''*(B:0x3ffe5).
DSP Report: register mul_ln1118_2294_fu_5578_p2 is absorbed into DSP mul_ln1118_2294_fu_5578_p2.
DSP Report: register mul_ln1118_2294_fu_5578_p2 is absorbed into DSP mul_ln1118_2294_fu_5578_p2.
DSP Report: operator mul_ln1118_2294_fu_5578_p2 is absorbed into DSP mul_ln1118_2294_fu_5578_p2.
DSP Report: Generating DSP mul_ln1118_2617_fu_4076_p2, operation Mode is: A''*(B:0x3ffe7).
DSP Report: register mul_ln1118_2617_fu_4076_p2 is absorbed into DSP mul_ln1118_2617_fu_4076_p2.
DSP Report: register mul_ln1118_2617_fu_4076_p2 is absorbed into DSP mul_ln1118_2617_fu_4076_p2.
DSP Report: operator mul_ln1118_2617_fu_4076_p2 is absorbed into DSP mul_ln1118_2617_fu_4076_p2.
DSP Report: Generating DSP mul_ln1118_1834_reg_3266671_reg, operation Mode is: (A2*(B:0x1b))'.
DSP Report: register data_154_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1834_reg_3266671_reg.
DSP Report: register mul_ln1118_1834_reg_3266671_reg is absorbed into DSP mul_ln1118_1834_reg_3266671_reg.
DSP Report: operator mul_ln1118_1834_fu_5221_p2 is absorbed into DSP mul_ln1118_1834_reg_3266671_reg.
DSP Report: Generating DSP add_ln703_2848_fu_37658436_p2, operation Mode is: PCIN-(A:0x0):B''-C'.
DSP Report: register data_222_V_read_int_reg_reg is absorbed into DSP add_ln703_2848_fu_37658436_p2.
DSP Report: register data_222_V_read_1_reg_37676313_reg is absorbed into DSP add_ln703_2848_fu_37658436_p2.
DSP Report: register add_ln703_2848_fu_37658436_p2 is absorbed into DSP add_ln703_2848_fu_37658436_p2.
DSP Report: operator add_ln703_2848_fu_37658436_p2 is absorbed into DSP add_ln703_2848_fu_37658436_p2.
DSP Report: Generating DSP mul_ln1118_2651_fu_5359_p2, operation Mode is: A''*(B:0x3fe4c).
DSP Report: register mul_ln1118_2651_fu_5359_p2 is absorbed into DSP mul_ln1118_2651_fu_5359_p2.
DSP Report: register mul_ln1118_2651_fu_5359_p2 is absorbed into DSP mul_ln1118_2651_fu_5359_p2.
DSP Report: operator mul_ln1118_2651_fu_5359_p2 is absorbed into DSP mul_ln1118_2651_fu_5359_p2.
DSP Report: Generating DSP mul_ln1118_2675_fu_4742_p2, operation Mode is: A''*(B:0x3fe7e).
DSP Report: register mul_ln1118_2675_fu_4742_p2 is absorbed into DSP mul_ln1118_2675_fu_4742_p2.
DSP Report: register mul_ln1118_2675_fu_4742_p2 is absorbed into DSP mul_ln1118_2675_fu_4742_p2.
DSP Report: operator mul_ln1118_2675_fu_4742_p2 is absorbed into DSP mul_ln1118_2675_fu_4742_p2.
DSP Report: Generating DSP mul_ln1118_2254_fu_7030_p2, operation Mode is: A''*(B:0x3ff91).
DSP Report: register mul_ln1118_2254_fu_7030_p2 is absorbed into DSP mul_ln1118_2254_fu_7030_p2.
DSP Report: register mul_ln1118_2254_fu_7030_p2 is absorbed into DSP mul_ln1118_2254_fu_7030_p2.
DSP Report: operator mul_ln1118_2254_fu_7030_p2 is absorbed into DSP mul_ln1118_2254_fu_7030_p2.
DSP Report: Generating DSP mul_ln1118_2242_fu_7459_p2, operation Mode is: A''*(B:0x3ffa2).
DSP Report: register mul_ln1118_2242_fu_7459_p2 is absorbed into DSP mul_ln1118_2242_fu_7459_p2.
DSP Report: register mul_ln1118_2242_fu_7459_p2 is absorbed into DSP mul_ln1118_2242_fu_7459_p2.
DSP Report: operator mul_ln1118_2242_fu_7459_p2 is absorbed into DSP mul_ln1118_2242_fu_7459_p2.
DSP Report: Generating DSP mul_ln1118_2726_fu_5343_p2, operation Mode is: A''*(B:0x98).
DSP Report: register data_228_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2726_fu_5343_p2.
DSP Report: register data_228_V_read_1_reg_37676236_reg is absorbed into DSP mul_ln1118_2726_fu_5343_p2.
DSP Report: operator mul_ln1118_2726_fu_5343_p2 is absorbed into DSP mul_ln1118_2726_fu_5343_p2.
DSP Report: Generating DSP add_ln703_3254_fu_37661086_p2, operation Mode is: PCIN+A''*(B:0x83).
DSP Report: register data_213_V_read_int_reg_reg is absorbed into DSP add_ln703_3254_fu_37661086_p2.
DSP Report: register data_213_V_read_1_reg_37676431_reg is absorbed into DSP add_ln703_3254_fu_37661086_p2.
DSP Report: operator add_ln703_3254_fu_37661086_p2 is absorbed into DSP add_ln703_3254_fu_37661086_p2.
DSP Report: operator mul_ln1118_2543_fu_6268_p2 is absorbed into DSP add_ln703_3254_fu_37661086_p2.
DSP Report: Generating DSP mul_ln1118_2304_fu_5944_p2, operation Mode is: A''*(B:0x3ffa3).
DSP Report: register mul_ln1118_2304_fu_5944_p2 is absorbed into DSP mul_ln1118_2304_fu_5944_p2.
DSP Report: register mul_ln1118_2304_fu_5944_p2 is absorbed into DSP mul_ln1118_2304_fu_5944_p2.
DSP Report: operator mul_ln1118_2304_fu_5944_p2 is absorbed into DSP mul_ln1118_2304_fu_5944_p2.
DSP Report: Generating DSP mul_ln1118_2276_fu_6403_p2, operation Mode is: A''*(B:0x3ff9e).
DSP Report: register mul_ln1118_2276_fu_6403_p2 is absorbed into DSP mul_ln1118_2276_fu_6403_p2.
DSP Report: register mul_ln1118_2276_fu_6403_p2 is absorbed into DSP mul_ln1118_2276_fu_6403_p2.
DSP Report: operator mul_ln1118_2276_fu_6403_p2 is absorbed into DSP mul_ln1118_2276_fu_6403_p2.
DSP Report: Generating DSP mul_ln1118_2316_fu_4586_p2, operation Mode is: A''*(B:0x3ffb4).
DSP Report: register mul_ln1118_2316_fu_4586_p2 is absorbed into DSP mul_ln1118_2316_fu_4586_p2.
DSP Report: register mul_ln1118_2316_fu_4586_p2 is absorbed into DSP mul_ln1118_2316_fu_4586_p2.
DSP Report: operator mul_ln1118_2316_fu_4586_p2 is absorbed into DSP mul_ln1118_2316_fu_4586_p2.
DSP Report: Generating DSP mul_ln1118_2335_fu_5072_p2, operation Mode is: A''*(B:0x5e).
DSP Report: register data_195_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2335_fu_5072_p2.
DSP Report: register data_195_V_read_1_reg_37676670_reg is absorbed into DSP mul_ln1118_2335_fu_5072_p2.
DSP Report: operator mul_ln1118_2335_fu_5072_p2 is absorbed into DSP mul_ln1118_2335_fu_5072_p2.
DSP Report: Generating DSP add_ln703_3267_fu_37661194_p2, operation Mode is: PCIN+A''*(B:0x58).
DSP Report: register data_211_V_read_int_reg_reg is absorbed into DSP add_ln703_3267_fu_37661194_p2.
DSP Report: register data_211_V_read_1_reg_37676454_reg is absorbed into DSP add_ln703_3267_fu_37661194_p2.
DSP Report: operator add_ln703_3267_fu_37661194_p2 is absorbed into DSP add_ln703_3267_fu_37661194_p2.
DSP Report: operator mul_ln1118_2518_fu_5545_p2 is absorbed into DSP add_ln703_3267_fu_37661194_p2.
DSP Report: Generating DSP add_ln703_3267_fu_37661194_p2, operation Mode is: PCIN+A''*(B:0x54).
DSP Report: register data_226_V_read_int_reg_reg is absorbed into DSP add_ln703_3267_fu_37661194_p2.
DSP Report: register data_226_V_read_1_reg_37676262_reg is absorbed into DSP add_ln703_3267_fu_37661194_p2.
DSP Report: operator add_ln703_3267_fu_37661194_p2 is absorbed into DSP add_ln703_3267_fu_37661194_p2.
DSP Report: operator mul_ln1118_2702_fu_7327_p2 is absorbed into DSP add_ln703_3267_fu_37661194_p2.
DSP Report: Generating DSP add_ln703_3267_fu_37661194_p2, operation Mode is: PCIN+A''*(B:0x56).
DSP Report: register data_199_V_read_int_reg_reg is absorbed into DSP add_ln703_3267_fu_37661194_p2.
DSP Report: register data_199_V_read_1_reg_37676614_reg is absorbed into DSP add_ln703_3267_fu_37661194_p2.
DSP Report: operator add_ln703_3267_fu_37661194_p2 is absorbed into DSP add_ln703_3267_fu_37661194_p2.
DSP Report: operator mul_ln1118_2377_fu_7489_p2 is absorbed into DSP add_ln703_3267_fu_37661194_p2.
DSP Report: Generating DSP mul_ln1118_2867_fu_4674_p2, operation Mode is: A''*(B:0x3ff9c).
DSP Report: register mul_ln1118_2867_fu_4674_p2 is absorbed into DSP mul_ln1118_2867_fu_4674_p2.
DSP Report: register mul_ln1118_2867_fu_4674_p2 is absorbed into DSP mul_ln1118_2867_fu_4674_p2.
DSP Report: operator mul_ln1118_2867_fu_4674_p2 is absorbed into DSP mul_ln1118_2867_fu_4674_p2.
DSP Report: Generating DSP mul_ln1118_2773_fu_4681_p2, operation Mode is: A''*(B:0x3ff9e).
DSP Report: register mul_ln1118_2773_fu_4681_p2 is absorbed into DSP mul_ln1118_2773_fu_4681_p2.
DSP Report: register mul_ln1118_2773_fu_4681_p2 is absorbed into DSP mul_ln1118_2773_fu_4681_p2.
DSP Report: operator mul_ln1118_2773_fu_4681_p2 is absorbed into DSP mul_ln1118_2773_fu_4681_p2.
DSP Report: Generating DSP add_ln703_3267_reg_37683010_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_3267_reg_37683010_reg is absorbed into DSP add_ln703_3267_reg_37683010_reg.
DSP Report: operator add_ln703_3267_fu_37661194_p2 is absorbed into DSP add_ln703_3267_reg_37683010_reg.
DSP Report: Generating DSP mul_ln1118_2680_fu_4748_p2, operation Mode is: A''*(B:0x3ffe9).
DSP Report: register mul_ln1118_2680_fu_4748_p2 is absorbed into DSP mul_ln1118_2680_fu_4748_p2.
DSP Report: register mul_ln1118_2680_fu_4748_p2 is absorbed into DSP mul_ln1118_2680_fu_4748_p2.
DSP Report: operator mul_ln1118_2680_fu_4748_p2 is absorbed into DSP mul_ln1118_2680_fu_4748_p2.
DSP Report: Generating DSP mul_ln1118_2645_fu_7348_p2, operation Mode is: A''*(B:0x1a).
DSP Report: register data_221_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2645_fu_7348_p2.
DSP Report: register data_221_V_read_1_reg_37676328_reg is absorbed into DSP mul_ln1118_2645_fu_7348_p2.
DSP Report: operator mul_ln1118_2645_fu_7348_p2 is absorbed into DSP mul_ln1118_2645_fu_7348_p2.
DSP Report: Generating DSP add_ln703_3278_fu_37661274_p2, operation Mode is: PCIN+A''*(B:0x19).
DSP Report: register data_185_V_read_int_reg_reg is absorbed into DSP add_ln703_3278_fu_37661274_p2.
DSP Report: register data_185_V_read_1_reg_37676803_reg is absorbed into DSP add_ln703_3278_fu_37661274_p2.
DSP Report: operator add_ln703_3278_fu_37661274_p2 is absorbed into DSP add_ln703_3278_fu_37661274_p2.
DSP Report: operator mul_ln1118_2219_fu_4956_p2 is absorbed into DSP add_ln703_3278_fu_37661274_p2.
DSP Report: Generating DSP mul_ln1118_2736_fu_7352_p2, operation Mode is: A''*(B:0x3ff42).
DSP Report: register mul_ln1118_2736_fu_7352_p2 is absorbed into DSP mul_ln1118_2736_fu_7352_p2.
DSP Report: register mul_ln1118_2736_fu_7352_p2 is absorbed into DSP mul_ln1118_2736_fu_7352_p2.
DSP Report: operator mul_ln1118_2736_fu_7352_p2 is absorbed into DSP mul_ln1118_2736_fu_7352_p2.
DSP Report: Generating DSP mul_ln1118_2852_fu_3862_p2, operation Mode is: A''*(B:0x3ff39).
DSP Report: register mul_ln1118_2852_fu_3862_p2 is absorbed into DSP mul_ln1118_2852_fu_3862_p2.
DSP Report: register mul_ln1118_2852_fu_3862_p2 is absorbed into DSP mul_ln1118_2852_fu_3862_p2.
DSP Report: operator mul_ln1118_2852_fu_3862_p2 is absorbed into DSP mul_ln1118_2852_fu_3862_p2.
DSP Report: Generating DSP add_ln703_2810_fu_37658186_p2, operation Mode is: C+A''*(B:0xd0).
DSP Report: register data_162_V_read_int_reg_reg is absorbed into DSP add_ln703_2810_fu_37658186_p2.
DSP Report: register data_162_V_read_1_reg_37677094_reg is absorbed into DSP add_ln703_2810_fu_37658186_p2.
DSP Report: operator add_ln703_2810_fu_37658186_p2 is absorbed into DSP add_ln703_2810_fu_37658186_p2.
DSP Report: operator mul_ln1118_1932_fu_7162_p2 is absorbed into DSP add_ln703_2810_fu_37658186_p2.
DSP Report: Generating DSP mul_ln1118_1955_fu_5825_p2, operation Mode is: A''*(B:0xea).
DSP Report: register data_164_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1955_fu_5825_p2.
DSP Report: register data_164_V_read_1_reg_37677067_reg is absorbed into DSP mul_ln1118_1955_fu_5825_p2.
DSP Report: operator mul_ln1118_1955_fu_5825_p2 is absorbed into DSP mul_ln1118_1955_fu_5825_p2.
DSP Report: Generating DSP add_ln703_2813_fu_37658212_p2, operation Mode is: PCIN+A''*(B:0x93).
DSP Report: register data_200_V_read_int_reg_reg is absorbed into DSP add_ln703_2813_fu_37658212_p2.
DSP Report: register data_200_V_read_1_reg_37676599_reg is absorbed into DSP add_ln703_2813_fu_37658212_p2.
DSP Report: operator add_ln703_2813_fu_37658212_p2 is absorbed into DSP add_ln703_2813_fu_37658212_p2.
DSP Report: operator mul_ln1118_2386_fu_5449_p2 is absorbed into DSP add_ln703_2813_fu_37658212_p2.
DSP Report: Generating DSP add_ln703_2813_reg_37682580_reg, operation Mode is: PCIN+A''*(B:0xdc).
DSP Report: register data_203_V_read_int_reg_reg is absorbed into DSP add_ln703_2813_reg_37682580_reg.
DSP Report: register data_203_V_read_1_reg_37676558_reg is absorbed into DSP add_ln703_2813_reg_37682580_reg.
DSP Report: register add_ln703_2813_reg_37682580_reg is absorbed into DSP add_ln703_2813_reg_37682580_reg.
DSP Report: operator add_ln703_2813_fu_37658212_p2 is absorbed into DSP add_ln703_2813_reg_37682580_reg.
DSP Report: operator mul_ln1118_2417_fu_6778_p2 is absorbed into DSP add_ln703_2813_reg_37682580_reg.
DSP Report: Generating DSP mul_ln1118_2363_fu_6409_p2, operation Mode is: A''*(B:0x62).
DSP Report: register data_198_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2363_fu_6409_p2.
DSP Report: register data_198_V_read_1_reg_37676628_reg is absorbed into DSP mul_ln1118_2363_fu_6409_p2.
DSP Report: operator mul_ln1118_2363_fu_6409_p2 is absorbed into DSP mul_ln1118_2363_fu_6409_p2.
DSP Report: Generating DSP add_ln703_2835_fu_37658350_p2, operation Mode is: PCIN+A''*(B:0x6a).
DSP Report: register data_206_V_read_int_reg_reg is absorbed into DSP add_ln703_2835_fu_37658350_p2.
DSP Report: register data_206_V_read_1_reg_37676521_reg is absorbed into DSP add_ln703_2835_fu_37658350_p2.
DSP Report: operator add_ln703_2835_fu_37658350_p2 is absorbed into DSP add_ln703_2835_fu_37658350_p2.
DSP Report: operator mul_ln1118_2456_fu_4373_p2 is absorbed into DSP add_ln703_2835_fu_37658350_p2.
DSP Report: Generating DSP add_ln703_2835_fu_37658350_p2, operation Mode is: PCIN+A''*(B:0x72).
DSP Report: register data_221_V_read_int_reg_reg is absorbed into DSP add_ln703_2835_fu_37658350_p2.
DSP Report: register data_221_V_read_1_reg_37676328_reg is absorbed into DSP add_ln703_2835_fu_37658350_p2.
DSP Report: operator add_ln703_2835_fu_37658350_p2 is absorbed into DSP add_ln703_2835_fu_37658350_p2.
DSP Report: operator mul_ln1118_2643_fu_6488_p2 is absorbed into DSP add_ln703_2835_fu_37658350_p2.
DSP Report: Generating DSP mul_ln1118_2781_fu_6927_p2, operation Mode is: A''*(B:0x56).
DSP Report: register data_233_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2781_fu_6927_p2.
DSP Report: register data_233_V_read_1_reg_37676172_reg is absorbed into DSP mul_ln1118_2781_fu_6927_p2.
DSP Report: operator mul_ln1118_2781_fu_6927_p2 is absorbed into DSP mul_ln1118_2781_fu_6927_p2.
DSP Report: Generating DSP mul_ln1118_2428_fu_7190_p2, operation Mode is: A''*(B:0x3ffce).
DSP Report: register mul_ln1118_2428_fu_7190_p2 is absorbed into DSP mul_ln1118_2428_fu_7190_p2.
DSP Report: register mul_ln1118_2428_fu_7190_p2 is absorbed into DSP mul_ln1118_2428_fu_7190_p2.
DSP Report: operator mul_ln1118_2428_fu_7190_p2 is absorbed into DSP mul_ln1118_2428_fu_7190_p2.
DSP Report: Generating DSP mul_ln1118_2063_fu_6048_p2, operation Mode is: A''*(B:0x3ffdb).
DSP Report: register mul_ln1118_2063_fu_6048_p2 is absorbed into DSP mul_ln1118_2063_fu_6048_p2.
DSP Report: register mul_ln1118_2063_fu_6048_p2 is absorbed into DSP mul_ln1118_2063_fu_6048_p2.
DSP Report: operator mul_ln1118_2063_fu_6048_p2 is absorbed into DSP mul_ln1118_2063_fu_6048_p2.
DSP Report: Generating DSP add_ln703_2837_reg_37682610_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_2837_reg_37682610_reg is absorbed into DSP add_ln703_2837_reg_37682610_reg.
DSP Report: operator add_ln703_2837_fu_37658362_p2 is absorbed into DSP add_ln703_2837_reg_37682610_reg.
DSP Report: Generating DSP mul_ln1118_1994_fu_5568_p2, operation Mode is: A''*(B:0x1b).
DSP Report: register data_168_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1994_fu_5568_p2.
DSP Report: register data_168_V_read_1_reg_37677016_reg is absorbed into DSP mul_ln1118_1994_fu_5568_p2.
DSP Report: operator mul_ln1118_1994_fu_5568_p2 is absorbed into DSP mul_ln1118_1994_fu_5568_p2.
DSP Report: Generating DSP add_ln703_2855_fu_37658512_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_2855_fu_37658512_p2 is absorbed into DSP add_ln703_2855_fu_37658512_p2.
DSP Report: Generating DSP mul_ln1118_2420_fu_6692_p2, operation Mode is: A''*(B:0x3ff36).
DSP Report: register mul_ln1118_2420_fu_6692_p2 is absorbed into DSP mul_ln1118_2420_fu_6692_p2.
DSP Report: register mul_ln1118_2420_fu_6692_p2 is absorbed into DSP mul_ln1118_2420_fu_6692_p2.
DSP Report: operator mul_ln1118_2420_fu_6692_p2 is absorbed into DSP mul_ln1118_2420_fu_6692_p2.
DSP Report: Generating DSP mul_ln1118_2388_fu_6775_p2, operation Mode is: A''*(B:0x3ff5b).
DSP Report: register mul_ln1118_2388_fu_6775_p2 is absorbed into DSP mul_ln1118_2388_fu_6775_p2.
DSP Report: register mul_ln1118_2388_fu_6775_p2 is absorbed into DSP mul_ln1118_2388_fu_6775_p2.
DSP Report: operator mul_ln1118_2388_fu_6775_p2 is absorbed into DSP mul_ln1118_2388_fu_6775_p2.
DSP Report: Generating DSP mul_ln1118_2809_fu_4740_p2, operation Mode is: A''*(B:0x128).
DSP Report: register data_235_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2809_fu_4740_p2.
DSP Report: register data_235_V_read_1_reg_37676146_reg is absorbed into DSP mul_ln1118_2809_fu_4740_p2.
DSP Report: operator mul_ln1118_2809_fu_4740_p2 is absorbed into DSP mul_ln1118_2809_fu_4740_p2.
DSP Report: Generating DSP add_ln703_3241_fu_37661002_p2, operation Mode is: PCIN+A''*(B:0x169).
DSP Report: register data_242_V_read_int_reg_reg is absorbed into DSP add_ln703_3241_fu_37661002_p2.
DSP Report: register data_242_V_read_1_reg_37676057_reg is absorbed into DSP add_ln703_3241_fu_37661002_p2.
DSP Report: operator add_ln703_3241_fu_37661002_p2 is absorbed into DSP add_ln703_3241_fu_37661002_p2.
DSP Report: operator mul_ln1118_2898_fu_6004_p2 is absorbed into DSP add_ln703_3241_fu_37661002_p2.
DSP Report: Generating DSP mul_ln1118_2146_fu_6418_p2, operation Mode is: A''*(B:0x3fe8a).
DSP Report: register mul_ln1118_2146_fu_6418_p2 is absorbed into DSP mul_ln1118_2146_fu_6418_p2.
DSP Report: register mul_ln1118_2146_fu_6418_p2 is absorbed into DSP mul_ln1118_2146_fu_6418_p2.
DSP Report: operator mul_ln1118_2146_fu_6418_p2 is absorbed into DSP mul_ln1118_2146_fu_6418_p2.
DSP Report: Generating DSP mul_ln1118_2133_fu_6987_p2, operation Mode is: A''*(B:0x3fea8).
DSP Report: register mul_ln1118_2133_fu_6987_p2 is absorbed into DSP mul_ln1118_2133_fu_6987_p2.
DSP Report: register mul_ln1118_2133_fu_6987_p2 is absorbed into DSP mul_ln1118_2133_fu_6987_p2.
DSP Report: operator mul_ln1118_2133_fu_6987_p2 is absorbed into DSP mul_ln1118_2133_fu_6987_p2.
DSP Report: Generating DSP mul_ln1118_2481_fu_6335_p2, operation Mode is: A''*(B:0x3fe3a).
DSP Report: register mul_ln1118_2481_fu_6335_p2 is absorbed into DSP mul_ln1118_2481_fu_6335_p2.
DSP Report: register mul_ln1118_2481_fu_6335_p2 is absorbed into DSP mul_ln1118_2481_fu_6335_p2.
DSP Report: operator mul_ln1118_2481_fu_6335_p2 is absorbed into DSP mul_ln1118_2481_fu_6335_p2.
DSP Report: Generating DSP mul_ln1118_2389_fu_6012_p2, operation Mode is: A''*(B:0x3fe5e).
DSP Report: register mul_ln1118_2389_fu_6012_p2 is absorbed into DSP mul_ln1118_2389_fu_6012_p2.
DSP Report: register mul_ln1118_2389_fu_6012_p2 is absorbed into DSP mul_ln1118_2389_fu_6012_p2.
DSP Report: operator mul_ln1118_2389_fu_6012_p2 is absorbed into DSP mul_ln1118_2389_fu_6012_p2.
DSP Report: Generating DSP mul_ln1118_2243_fu_5743_p2, operation Mode is: A''*(B:0x3fea4).
DSP Report: register mul_ln1118_2243_fu_5743_p2 is absorbed into DSP mul_ln1118_2243_fu_5743_p2.
DSP Report: register mul_ln1118_2243_fu_5743_p2 is absorbed into DSP mul_ln1118_2243_fu_5743_p2.
DSP Report: operator mul_ln1118_2243_fu_5743_p2 is absorbed into DSP mul_ln1118_2243_fu_5743_p2.
DSP Report: Generating DSP mul_ln1118_2788_fu_6105_p2, operation Mode is: A''*(B:0xa4).
DSP Report: register data_233_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2788_fu_6105_p2.
DSP Report: register data_233_V_read_1_reg_37676172_reg is absorbed into DSP mul_ln1118_2788_fu_6105_p2.
DSP Report: operator mul_ln1118_2788_fu_6105_p2 is absorbed into DSP mul_ln1118_2788_fu_6105_p2.
DSP Report: Generating DSP add_ln703_3598_fu_37663254_p2, operation Mode is: PCIN+A''*(B:0x9d).
DSP Report: register data_240_V_read_int_reg_reg is absorbed into DSP add_ln703_3598_fu_37663254_p2.
DSP Report: register data_240_V_read_1_reg_37676076_reg is absorbed into DSP add_ln703_3598_fu_37663254_p2.
DSP Report: operator add_ln703_3598_fu_37663254_p2 is absorbed into DSP add_ln703_3598_fu_37663254_p2.
DSP Report: operator mul_ln1118_2872_fu_4993_p2 is absorbed into DSP add_ln703_3598_fu_37663254_p2.
DSP Report: Generating DSP add_ln703_3599_fu_37663264_p2, operation Mode is: C+A''*(B:0xe6).
DSP Report: register data_242_V_read_int_reg_reg is absorbed into DSP add_ln703_3599_fu_37663264_p2.
DSP Report: register data_242_V_read_1_reg_37676057_reg is absorbed into DSP add_ln703_3599_fu_37663264_p2.
DSP Report: operator add_ln703_3599_fu_37663264_p2 is absorbed into DSP add_ln703_3599_fu_37663264_p2.
DSP Report: operator mul_ln1118_2903_fu_4137_p2 is absorbed into DSP add_ln703_3599_fu_37663264_p2.
DSP Report: Generating DSP mul_ln1118_2369_fu_5294_p2, operation Mode is: A''*(B:0x3ff97).
DSP Report: register mul_ln1118_2369_fu_5294_p2 is absorbed into DSP mul_ln1118_2369_fu_5294_p2.
DSP Report: register mul_ln1118_2369_fu_5294_p2 is absorbed into DSP mul_ln1118_2369_fu_5294_p2.
DSP Report: operator mul_ln1118_2369_fu_5294_p2 is absorbed into DSP mul_ln1118_2369_fu_5294_p2.
DSP Report: Generating DSP mul_ln1118_2358_fu_4435_p2, operation Mode is: A''*(B:0x3ffaa).
DSP Report: register mul_ln1118_2358_fu_4435_p2 is absorbed into DSP mul_ln1118_2358_fu_4435_p2.
DSP Report: register mul_ln1118_2358_fu_4435_p2 is absorbed into DSP mul_ln1118_2358_fu_4435_p2.
DSP Report: operator mul_ln1118_2358_fu_4435_p2 is absorbed into DSP mul_ln1118_2358_fu_4435_p2.
DSP Report: Generating DSP mul_ln1118_2522_fu_5020_p2, operation Mode is: A''*(B:0x3ffa7).
DSP Report: register mul_ln1118_2522_fu_5020_p2 is absorbed into DSP mul_ln1118_2522_fu_5020_p2.
DSP Report: register mul_ln1118_2522_fu_5020_p2 is absorbed into DSP mul_ln1118_2522_fu_5020_p2.
DSP Report: operator mul_ln1118_2522_fu_5020_p2 is absorbed into DSP mul_ln1118_2522_fu_5020_p2.
DSP Report: Generating DSP mul_ln1118_2473_fu_6318_p2, operation Mode is: A''*(B:0x3ffb4).
DSP Report: register mul_ln1118_2473_fu_6318_p2 is absorbed into DSP mul_ln1118_2473_fu_6318_p2.
DSP Report: register mul_ln1118_2473_fu_6318_p2 is absorbed into DSP mul_ln1118_2473_fu_6318_p2.
DSP Report: operator mul_ln1118_2473_fu_6318_p2 is absorbed into DSP mul_ln1118_2473_fu_6318_p2.
DSP Report: Generating DSP mul_ln1118_2547_fu_5166_p2, operation Mode is: A''*(B:0x3ff95).
DSP Report: register mul_ln1118_2547_fu_5166_p2 is absorbed into DSP mul_ln1118_2547_fu_5166_p2.
DSP Report: register mul_ln1118_2547_fu_5166_p2 is absorbed into DSP mul_ln1118_2547_fu_5166_p2.
DSP Report: operator mul_ln1118_2547_fu_5166_p2 is absorbed into DSP mul_ln1118_2547_fu_5166_p2.
DSP Report: Generating DSP mul_ln1118_2534_fu_7424_p2, operation Mode is: A''*(B:0x3ffa4).
DSP Report: register mul_ln1118_2534_fu_7424_p2 is absorbed into DSP mul_ln1118_2534_fu_7424_p2.
DSP Report: register mul_ln1118_2534_fu_7424_p2 is absorbed into DSP mul_ln1118_2534_fu_7424_p2.
DSP Report: operator mul_ln1118_2534_fu_7424_p2 is absorbed into DSP mul_ln1118_2534_fu_7424_p2.
DSP Report: Generating DSP add_ln703_3608_fu_37663332_p2, operation Mode is: C+A''*(B:0x75).
DSP Report: register data_186_V_read_int_reg_reg is absorbed into DSP add_ln703_3608_fu_37663332_p2.
DSP Report: register data_186_V_read_1_reg_37676790_reg is absorbed into DSP add_ln703_3608_fu_37663332_p2.
DSP Report: operator add_ln703_3608_fu_37663332_p2 is absorbed into DSP add_ln703_3608_fu_37663332_p2.
DSP Report: operator mul_ln1118_2234_fu_7597_p2 is absorbed into DSP add_ln703_3608_fu_37663332_p2.
DSP Report: Generating DSP mul_ln1118_2658_fu_6808_p2, operation Mode is: A''*(B:0x67).
DSP Report: register data_222_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2658_fu_6808_p2.
DSP Report: register data_222_V_read_1_reg_37676313_reg is absorbed into DSP mul_ln1118_2658_fu_6808_p2.
DSP Report: operator mul_ln1118_2658_fu_6808_p2 is absorbed into DSP mul_ln1118_2658_fu_6808_p2.
DSP Report: Generating DSP add_ln703_3609_fu_37663342_p2, operation Mode is: PCIN+A''*(B:0x59).
DSP Report: register data_228_V_read_int_reg_reg is absorbed into DSP add_ln703_3609_fu_37663342_p2.
DSP Report: register data_228_V_read_1_reg_37676236_reg is absorbed into DSP add_ln703_3609_fu_37663342_p2.
DSP Report: operator add_ln703_3609_fu_37663342_p2 is absorbed into DSP add_ln703_3609_fu_37663342_p2.
DSP Report: operator mul_ln1118_2730_fu_7578_p2 is absorbed into DSP add_ln703_3609_fu_37663342_p2.
DSP Report: Generating DSP mul_ln1118_2385_fu_3928_p2, operation Mode is: A''*(B:0x2a).
DSP Report: register data_200_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2385_fu_3928_p2.
DSP Report: register data_200_V_read_1_reg_37676599_reg is absorbed into DSP mul_ln1118_2385_fu_3928_p2.
DSP Report: operator mul_ln1118_2385_fu_3928_p2 is absorbed into DSP mul_ln1118_2385_fu_3928_p2.
DSP Report: Generating DSP add_ln703_2740_fu_37657766_p2, operation Mode is: PCIN+(A:0x0):B''+C'.
DSP Report: register add_ln703_2740_fu_37657766_p2 is absorbed into DSP add_ln703_2740_fu_37657766_p2.
DSP Report: register add_ln703_2740_fu_37657766_p2 is absorbed into DSP add_ln703_2740_fu_37657766_p2.
DSP Report: register add_ln703_2740_fu_37657766_p2 is absorbed into DSP add_ln703_2740_fu_37657766_p2.
DSP Report: operator add_ln703_2740_fu_37657766_p2 is absorbed into DSP add_ln703_2740_fu_37657766_p2.
DSP Report: Generating DSP mul_ln1118_2300_fu_5587_p2, operation Mode is: A''*(B:0x3feac).
DSP Report: register mul_ln1118_2300_fu_5587_p2 is absorbed into DSP mul_ln1118_2300_fu_5587_p2.
DSP Report: register mul_ln1118_2300_fu_5587_p2 is absorbed into DSP mul_ln1118_2300_fu_5587_p2.
DSP Report: operator mul_ln1118_2300_fu_5587_p2 is absorbed into DSP mul_ln1118_2300_fu_5587_p2.
DSP Report: Generating DSP mul_ln1118_2250_fu_4159_p2, operation Mode is: A''*(B:0x3fe13).
DSP Report: register mul_ln1118_2250_fu_4159_p2 is absorbed into DSP mul_ln1118_2250_fu_4159_p2.
DSP Report: register mul_ln1118_2250_fu_4159_p2 is absorbed into DSP mul_ln1118_2250_fu_4159_p2.
DSP Report: operator mul_ln1118_2250_fu_4159_p2 is absorbed into DSP mul_ln1118_2250_fu_4159_p2.
DSP Report: Generating DSP mul_ln1118_2897_fu_5197_p2, operation Mode is: A''*(B:0x2cb).
DSP Report: register data_242_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2897_fu_5197_p2.
DSP Report: register data_242_V_read_1_reg_37676057_reg is absorbed into DSP mul_ln1118_2897_fu_5197_p2.
DSP Report: operator mul_ln1118_2897_fu_5197_p2 is absorbed into DSP mul_ln1118_2897_fu_5197_p2.
DSP Report: Generating DSP add_ln703_3185_fu_37660652_p2, operation Mode is: PCIN+A''*(B:0x106).
DSP Report: register data_208_V_read_int_reg_reg is absorbed into DSP add_ln703_3185_fu_37660652_p2.
DSP Report: register data_208_V_read_1_reg_37676493_reg is absorbed into DSP add_ln703_3185_fu_37660652_p2.
DSP Report: operator add_ln703_3185_fu_37660652_p2 is absorbed into DSP add_ln703_3185_fu_37660652_p2.
DSP Report: operator mul_ln1118_2480_fu_4386_p2 is absorbed into DSP add_ln703_3185_fu_37660652_p2.
DSP Report: Generating DSP mul_ln1118_2556_fu_4852_p2, operation Mode is: A''*(B:0x128).
DSP Report: register data_214_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2556_fu_4852_p2.
DSP Report: register data_214_V_read_1_reg_37676418_reg is absorbed into DSP mul_ln1118_2556_fu_4852_p2.
DSP Report: operator mul_ln1118_2556_fu_4852_p2 is absorbed into DSP mul_ln1118_2556_fu_4852_p2.
DSP Report: Generating DSP add_ln703_3187_fu_37660668_p2, operation Mode is: PCIN+A''*(B:0x162).
DSP Report: register data_228_V_read_int_reg_reg is absorbed into DSP add_ln703_3187_fu_37660668_p2.
DSP Report: register data_228_V_read_1_reg_37676236_reg is absorbed into DSP add_ln703_3187_fu_37660668_p2.
DSP Report: operator add_ln703_3187_fu_37660668_p2 is absorbed into DSP add_ln703_3187_fu_37660668_p2.
DSP Report: operator mul_ln1118_2725_fu_5342_p2 is absorbed into DSP add_ln703_3187_fu_37660668_p2.
DSP Report: Generating DSP add_ln703_3187_fu_37660668_p2, operation Mode is: PCIN+A''*(B:0x12c).
DSP Report: register data_231_V_read_int_reg_reg is absorbed into DSP add_ln703_3187_fu_37660668_p2.
DSP Report: register data_231_V_read_1_reg_37676197_reg is absorbed into DSP add_ln703_3187_fu_37660668_p2.
DSP Report: operator add_ln703_3187_fu_37660668_p2 is absorbed into DSP add_ln703_3187_fu_37660668_p2.
DSP Report: operator mul_ln1118_2761_fu_6737_p2 is absorbed into DSP add_ln703_3187_fu_37660668_p2.
DSP Report: Generating DSP mul_ln1118_2327_fu_3968_p2, operation Mode is: A''*(B:0x3ff71).
DSP Report: register mul_ln1118_2327_fu_3968_p2 is absorbed into DSP mul_ln1118_2327_fu_3968_p2.
DSP Report: register mul_ln1118_2327_fu_3968_p2 is absorbed into DSP mul_ln1118_2327_fu_3968_p2.
DSP Report: operator mul_ln1118_2327_fu_3968_p2 is absorbed into DSP mul_ln1118_2327_fu_3968_p2.
DSP Report: Generating DSP mul_ln1118_2482_fu_4830_p2, operation Mode is: A''*(B:0x11e).
DSP Report: register data_208_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2482_fu_4830_p2.
DSP Report: register data_208_V_read_1_reg_37676493_reg is absorbed into DSP mul_ln1118_2482_fu_4830_p2.
DSP Report: operator mul_ln1118_2482_fu_4830_p2 is absorbed into DSP mul_ln1118_2482_fu_4830_p2.
DSP Report: Generating DSP add_ln703_3412_fu_37662148_p2, operation Mode is: PCIN+A''*(B:0x1f2).
DSP Report: register data_242_V_read_int_reg_reg is absorbed into DSP add_ln703_3412_fu_37662148_p2.
DSP Report: register data_242_V_read_1_reg_37676057_reg is absorbed into DSP add_ln703_3412_fu_37662148_p2.
DSP Report: operator add_ln703_3412_fu_37662148_p2 is absorbed into DSP add_ln703_3412_fu_37662148_p2.
DSP Report: operator mul_ln1118_2901_fu_5206_p2 is absorbed into DSP add_ln703_3412_fu_37662148_p2.
DSP Report: Generating DSP mul_ln1118_2733_fu_5304_p2, operation Mode is: A''*(B:0x3fe5e).
DSP Report: register mul_ln1118_2733_fu_5304_p2 is absorbed into DSP mul_ln1118_2733_fu_5304_p2.
DSP Report: register mul_ln1118_2733_fu_5304_p2 is absorbed into DSP mul_ln1118_2733_fu_5304_p2.
DSP Report: operator mul_ln1118_2733_fu_5304_p2 is absorbed into DSP mul_ln1118_2733_fu_5304_p2.
DSP Report: Generating DSP mul_ln1118_2720_fu_6138_p2, operation Mode is: A''*(B:0x3fe5e).
DSP Report: register mul_ln1118_2720_fu_6138_p2 is absorbed into DSP mul_ln1118_2720_fu_6138_p2.
DSP Report: register mul_ln1118_2720_fu_6138_p2 is absorbed into DSP mul_ln1118_2720_fu_6138_p2.
DSP Report: operator mul_ln1118_2720_fu_6138_p2 is absorbed into DSP mul_ln1118_2720_fu_6138_p2.
DSP Report: Generating DSP mul_ln1118_2697_fu_5338_p2, operation Mode is: A''*(B:0x3fec9).
DSP Report: register mul_ln1118_2697_fu_5338_p2 is absorbed into DSP mul_ln1118_2697_fu_5338_p2.
DSP Report: register mul_ln1118_2697_fu_5338_p2 is absorbed into DSP mul_ln1118_2697_fu_5338_p2.
DSP Report: operator mul_ln1118_2697_fu_5338_p2 is absorbed into DSP mul_ln1118_2697_fu_5338_p2.
DSP Report: Generating DSP mul_ln1118_2520_fu_4913_p2, operation Mode is: A''*(B:0x3ff69).
DSP Report: register mul_ln1118_2520_fu_4913_p2 is absorbed into DSP mul_ln1118_2520_fu_4913_p2.
DSP Report: register mul_ln1118_2520_fu_4913_p2 is absorbed into DSP mul_ln1118_2520_fu_4913_p2.
DSP Report: operator mul_ln1118_2520_fu_4913_p2 is absorbed into DSP mul_ln1118_2520_fu_4913_p2.
DSP Report: Generating DSP mul_ln1118_2531_fu_7093_p2, operation Mode is: A''*(B:0x3ff57).
DSP Report: register mul_ln1118_2531_fu_7093_p2 is absorbed into DSP mul_ln1118_2531_fu_7093_p2.
DSP Report: register mul_ln1118_2531_fu_7093_p2 is absorbed into DSP mul_ln1118_2531_fu_7093_p2.
DSP Report: operator mul_ln1118_2531_fu_7093_p2 is absorbed into DSP mul_ln1118_2531_fu_7093_p2.
DSP Report: Generating DSP mul_ln1118_2353_fu_3997_p2, operation Mode is: A''*(B:0x3ffb1).
DSP Report: register mul_ln1118_2353_fu_3997_p2 is absorbed into DSP mul_ln1118_2353_fu_3997_p2.
DSP Report: register mul_ln1118_2353_fu_3997_p2 is absorbed into DSP mul_ln1118_2353_fu_3997_p2.
DSP Report: operator mul_ln1118_2353_fu_3997_p2 is absorbed into DSP mul_ln1118_2353_fu_3997_p2.
DSP Report: Generating DSP mul_ln1118_2117_fu_7456_p2, operation Mode is: A''*(B:0x3ffb4).
DSP Report: register mul_ln1118_2117_fu_7456_p2 is absorbed into DSP mul_ln1118_2117_fu_7456_p2.
DSP Report: register mul_ln1118_2117_fu_7456_p2 is absorbed into DSP mul_ln1118_2117_fu_7456_p2.
DSP Report: operator mul_ln1118_2117_fu_7456_p2 is absorbed into DSP mul_ln1118_2117_fu_7456_p2.
DSP Report: Generating DSP mul_ln1118_1996_fu_5400_p2, operation Mode is: A''*(B:0x3ff91).
DSP Report: register mul_ln1118_1996_fu_5400_p2 is absorbed into DSP mul_ln1118_1996_fu_5400_p2.
DSP Report: register mul_ln1118_1996_fu_5400_p2 is absorbed into DSP mul_ln1118_1996_fu_5400_p2.
DSP Report: operator mul_ln1118_1996_fu_5400_p2 is absorbed into DSP mul_ln1118_1996_fu_5400_p2.
DSP Report: Generating DSP mul_ln1118_2861_fu_6644_p2, operation Mode is: A''*(B:0x27).
DSP Report: register data_240_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2861_fu_6644_p2.
DSP Report: register data_240_V_read_1_reg_37676076_reg is absorbed into DSP mul_ln1118_2861_fu_6644_p2.
DSP Report: operator mul_ln1118_2861_fu_6644_p2 is absorbed into DSP mul_ln1118_2861_fu_6644_p2.
DSP Report: Generating DSP add_ln703_2609_fu_37656921_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_2609_fu_37656921_p2 is absorbed into DSP add_ln703_2609_fu_37656921_p2.
DSP Report: Generating DSP mul_ln1118_2769_fu_6145_p2, operation Mode is: A''*(B:0x59).
DSP Report: register data_232_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2769_fu_6145_p2.
DSP Report: register data_232_V_read_1_reg_37676184_reg is absorbed into DSP mul_ln1118_2769_fu_6145_p2.
DSP Report: operator mul_ln1118_2769_fu_6145_p2 is absorbed into DSP mul_ln1118_2769_fu_6145_p2.
DSP Report: Generating DSP mul_ln1118_2744_fu_7551_p2, operation Mode is: A''*(B:0x3ffc9).
DSP Report: register mul_ln1118_2744_fu_7551_p2 is absorbed into DSP mul_ln1118_2744_fu_7551_p2.
DSP Report: register mul_ln1118_2744_fu_7551_p2 is absorbed into DSP mul_ln1118_2744_fu_7551_p2.
DSP Report: operator mul_ln1118_2744_fu_7551_p2 is absorbed into DSP mul_ln1118_2744_fu_7551_p2.
DSP Report: Generating DSP add_ln703_2604_fu_37656879_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_2604_fu_37656879_p2 is absorbed into DSP add_ln703_2604_fu_37656879_p2.
DSP Report: Generating DSP mul_ln1118_2661_fu_5365_p2, operation Mode is: A''*(B:0x3b).
DSP Report: register data_223_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2661_fu_5365_p2.
DSP Report: register data_223_V_read_1_reg_37676302_reg is absorbed into DSP mul_ln1118_2661_fu_5365_p2.
DSP Report: operator mul_ln1118_2661_fu_5365_p2 is absorbed into DSP mul_ln1118_2661_fu_5365_p2.
DSP Report: Generating DSP add_ln703_2606_fu_37656899_p2, operation Mode is: PCIN+A''*(B:0x35).
DSP Report: register data_200_V_read_int_reg_reg is absorbed into DSP add_ln703_2606_fu_37656899_p2.
DSP Report: register data_200_V_read_1_reg_37676599_reg is absorbed into DSP add_ln703_2606_fu_37656899_p2.
DSP Report: operator add_ln703_2606_fu_37656899_p2 is absorbed into DSP add_ln703_2606_fu_37656899_p2.
DSP Report: operator mul_ln1118_2384_fu_6583_p2 is absorbed into DSP add_ln703_2606_fu_37656899_p2.
DSP Report: Generating DSP mul_ln1118_2673_fu_5149_p2, operation Mode is: A''*(B:0x3ff94).
DSP Report: register mul_ln1118_2673_fu_5149_p2 is absorbed into DSP mul_ln1118_2673_fu_5149_p2.
DSP Report: register mul_ln1118_2673_fu_5149_p2 is absorbed into DSP mul_ln1118_2673_fu_5149_p2.
DSP Report: operator mul_ln1118_2673_fu_5149_p2 is absorbed into DSP mul_ln1118_2673_fu_5149_p2.
DSP Report: Generating DSP mul_ln1118_2447_fu_4207_p2, operation Mode is: A''*(B:0x3ffb7).
DSP Report: register mul_ln1118_2447_fu_4207_p2 is absorbed into DSP mul_ln1118_2447_fu_4207_p2.
DSP Report: register mul_ln1118_2447_fu_4207_p2 is absorbed into DSP mul_ln1118_2447_fu_4207_p2.
DSP Report: operator mul_ln1118_2447_fu_4207_p2 is absorbed into DSP mul_ln1118_2447_fu_4207_p2.
DSP Report: Generating DSP mul_ln1118_2775_fu_7612_p2, operation Mode is: A''*(B:0x3ff95).
DSP Report: register mul_ln1118_2775_fu_7612_p2 is absorbed into DSP mul_ln1118_2775_fu_7612_p2.
DSP Report: register mul_ln1118_2775_fu_7612_p2 is absorbed into DSP mul_ln1118_2775_fu_7612_p2.
DSP Report: operator mul_ln1118_2775_fu_7612_p2 is absorbed into DSP mul_ln1118_2775_fu_7612_p2.
DSP Report: Generating DSP mul_ln1118_2739_fu_4330_p2, operation Mode is: A''*(B:0x3ffa2).
DSP Report: register mul_ln1118_2739_fu_4330_p2 is absorbed into DSP mul_ln1118_2739_fu_4330_p2.
DSP Report: register mul_ln1118_2739_fu_4330_p2 is absorbed into DSP mul_ln1118_2739_fu_4330_p2.
DSP Report: operator mul_ln1118_2739_fu_4330_p2 is absorbed into DSP mul_ln1118_2739_fu_4330_p2.
DSP Report: Generating DSP mul_ln1118_2278_fu_6742_p2, operation Mode is: A''*(B:0x7a).
DSP Report: register data_190_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2278_fu_6742_p2.
DSP Report: register data_190_V_read_1_reg_37676741_reg is absorbed into DSP mul_ln1118_2278_fu_6742_p2.
DSP Report: operator mul_ln1118_2278_fu_6742_p2 is absorbed into DSP mul_ln1118_2278_fu_6742_p2.
DSP Report: Generating DSP add_ln703_3387_reg_37683115_reg, operation Mode is: PCIN+A''*(B:0x6f).
DSP Report: register data_207_V_read_int_reg_reg is absorbed into DSP add_ln703_3387_reg_37683115_reg.
DSP Report: register data_207_V_read_1_reg_37676506_reg is absorbed into DSP add_ln703_3387_reg_37683115_reg.
DSP Report: register add_ln703_3387_reg_37683115_reg is absorbed into DSP add_ln703_3387_reg_37683115_reg.
DSP Report: operator add_ln703_3387_fu_37661996_p2 is absorbed into DSP add_ln703_3387_reg_37683115_reg.
DSP Report: operator mul_ln1118_2470_fu_6314_p2 is absorbed into DSP add_ln703_3387_reg_37683115_reg.
DSP Report: Generating DSP mul_ln1118_2397_fu_6689_p2, operation Mode is: A''*(B:0x3ffcf).
DSP Report: register mul_ln1118_2397_fu_6689_p2 is absorbed into DSP mul_ln1118_2397_fu_6689_p2.
DSP Report: register mul_ln1118_2397_fu_6689_p2 is absorbed into DSP mul_ln1118_2397_fu_6689_p2.
DSP Report: operator mul_ln1118_2397_fu_6689_p2 is absorbed into DSP mul_ln1118_2397_fu_6689_p2.
DSP Report: Generating DSP add_ln703_3388_fu_37662002_p2, operation Mode is: C+A''*(B:0x6b).
DSP Report: register data_235_V_read_int_reg_reg is absorbed into DSP add_ln703_3388_fu_37662002_p2.
DSP Report: register data_235_V_read_1_reg_37676146_reg is absorbed into DSP add_ln703_3388_fu_37662002_p2.
DSP Report: operator add_ln703_3388_fu_37662002_p2 is absorbed into DSP add_ln703_3388_fu_37662002_p2.
DSP Report: operator mul_ln1118_2811_fu_4866_p2 is absorbed into DSP add_ln703_3388_fu_37662002_p2.
DSP Report: Generating DSP add_ln703_3389_reg_37683120_reg, operation Mode is: PCIN+A''*(B:0x59).
DSP Report: register data_224_V_read_int_reg_reg is absorbed into DSP add_ln703_3389_reg_37683120_reg.
DSP Report: register data_224_V_read_1_reg_37676290_reg is absorbed into DSP add_ln703_3389_reg_37683120_reg.
DSP Report: register add_ln703_3389_reg_37683120_reg is absorbed into DSP add_ln703_3389_reg_37683120_reg.
DSP Report: operator add_ln703_3389_fu_37662012_p2 is absorbed into DSP add_ln703_3389_reg_37683120_reg.
DSP Report: operator mul_ln1118_2682_fu_5099_p2 is absorbed into DSP add_ln703_3389_reg_37683120_reg.
DSP Report: Generating DSP mul_ln1118_2548_fu_5168_p2, operation Mode is: A''*(B:0x3ff89).
DSP Report: register mul_ln1118_2548_fu_5168_p2 is absorbed into DSP mul_ln1118_2548_fu_5168_p2.
DSP Report: register mul_ln1118_2548_fu_5168_p2 is absorbed into DSP mul_ln1118_2548_fu_5168_p2.
DSP Report: operator mul_ln1118_2548_fu_5168_p2 is absorbed into DSP mul_ln1118_2548_fu_5168_p2.
DSP Report: Generating DSP mul_ln1118_2424_fu_4426_p2, operation Mode is: A''*(B:0x3ffac).
DSP Report: register mul_ln1118_2424_fu_4426_p2 is absorbed into DSP mul_ln1118_2424_fu_4426_p2.
DSP Report: register mul_ln1118_2424_fu_4426_p2 is absorbed into DSP mul_ln1118_2424_fu_4426_p2.
DSP Report: operator mul_ln1118_2424_fu_4426_p2 is absorbed into DSP mul_ln1118_2424_fu_4426_p2.
DSP Report: Generating DSP mul_ln1118_2308_fu_3841_p2, operation Mode is: A''*(B:0x3ffaa).
DSP Report: register mul_ln1118_2308_fu_3841_p2 is absorbed into DSP mul_ln1118_2308_fu_3841_p2.
DSP Report: register mul_ln1118_2308_fu_3841_p2 is absorbed into DSP mul_ln1118_2308_fu_3841_p2.
DSP Report: operator mul_ln1118_2308_fu_3841_p2 is absorbed into DSP mul_ln1118_2308_fu_3841_p2.
DSP Report: Generating DSP mul_ln1118_1547_fu_4236_p2, operation Mode is: A''*(B:0x2b).
DSP Report: register data_130_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1547_fu_4236_p2.
DSP Report: register data_130_V_read_1_reg_37677531_reg is absorbed into DSP mul_ln1118_1547_fu_4236_p2.
DSP Report: operator mul_ln1118_1547_fu_4236_p2 is absorbed into DSP mul_ln1118_1547_fu_4236_p2.
DSP Report: Generating DSP add_ln703_2970_fu_37659272_p2, operation Mode is: PCIN+A''*(B:0x34).
DSP Report: register data_126_V_read_int_reg_reg is absorbed into DSP add_ln703_2970_fu_37659272_p2.
DSP Report: register data_126_V_read_1_reg_37677583_reg is absorbed into DSP add_ln703_2970_fu_37659272_p2.
DSP Report: operator add_ln703_2970_fu_37659272_p2 is absorbed into DSP add_ln703_2970_fu_37659272_p2.
DSP Report: operator mul_ln1118_1494_fu_6146_p2 is absorbed into DSP add_ln703_2970_fu_37659272_p2.
DSP Report: Generating DSP mul_ln1118_2652_fu_5361_p2, operation Mode is: A''*(B:0x3ffc3).
DSP Report: register mul_ln1118_2652_fu_5361_p2 is absorbed into DSP mul_ln1118_2652_fu_5361_p2.
DSP Report: register mul_ln1118_2652_fu_5361_p2 is absorbed into DSP mul_ln1118_2652_fu_5361_p2.
DSP Report: operator mul_ln1118_2652_fu_5361_p2 is absorbed into DSP mul_ln1118_2652_fu_5361_p2.
DSP Report: Generating DSP mul_ln1118_2540_fu_6245_p2, operation Mode is: A''*(B:0x3ffd5).
DSP Report: register mul_ln1118_2540_fu_6245_p2 is absorbed into DSP mul_ln1118_2540_fu_6245_p2.
DSP Report: register mul_ln1118_2540_fu_6245_p2 is absorbed into DSP mul_ln1118_2540_fu_6245_p2.
DSP Report: operator mul_ln1118_2540_fu_6245_p2 is absorbed into DSP mul_ln1118_2540_fu_6245_p2.
DSP Report: Generating DSP mul_ln1118_2782_fu_6929_p2, operation Mode is: A''*(B:0x3ffc9).
DSP Report: register mul_ln1118_2782_fu_6929_p2 is absorbed into DSP mul_ln1118_2782_fu_6929_p2.
DSP Report: register mul_ln1118_2782_fu_6929_p2 is absorbed into DSP mul_ln1118_2782_fu_6929_p2.
DSP Report: operator mul_ln1118_2782_fu_6929_p2 is absorbed into DSP mul_ln1118_2782_fu_6929_p2.
DSP Report: Generating DSP add_ln703_2965_fu_37659236_p2, operation Mode is: C+A''*(B:0x25).
DSP Report: register data_108_V_read_int_reg_reg is absorbed into DSP add_ln703_2965_fu_37659236_p2.
DSP Report: register data_108_V_read_1_reg_37677817_reg is absorbed into DSP add_ln703_2965_fu_37659236_p2.
DSP Report: operator add_ln703_2965_fu_37659236_p2 is absorbed into DSP add_ln703_2965_fu_37659236_p2.
DSP Report: operator mul_ln1118_1275_fu_6624_p2 is absorbed into DSP add_ln703_2965_fu_37659236_p2.
DSP Report: Generating DSP mul_ln1118_2333_fu_5879_p2, operation Mode is: A''*(B:0x2d).
DSP Report: register data_195_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2333_fu_5879_p2.
DSP Report: register data_195_V_read_1_reg_37676670_reg is absorbed into DSP mul_ln1118_2333_fu_5879_p2.
DSP Report: operator mul_ln1118_2333_fu_5879_p2 is absorbed into DSP mul_ln1118_2333_fu_5879_p2.
DSP Report: Generating DSP add_ln703_2971_fu_37659278_p2, operation Mode is: PCIN+A''*(B:0x2e).
DSP Report: register data_204_V_read_int_reg_reg is absorbed into DSP add_ln703_2971_fu_37659278_p2.
DSP Report: register data_204_V_read_1_reg_37676545_reg is absorbed into DSP add_ln703_2971_fu_37659278_p2.
DSP Report: operator add_ln703_2971_fu_37659278_p2 is absorbed into DSP add_ln703_2971_fu_37659278_p2.
DSP Report: operator mul_ln1118_2429_fu_4969_p2 is absorbed into DSP add_ln703_2971_fu_37659278_p2.
DSP Report: Generating DSP mul_ln1118_2759_fu_4442_p2, operation Mode is: A''*(B:0x29).
DSP Report: register data_231_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2759_fu_4442_p2.
DSP Report: register data_231_V_read_1_reg_37676197_reg is absorbed into DSP mul_ln1118_2759_fu_4442_p2.
DSP Report: operator mul_ln1118_2759_fu_4442_p2 is absorbed into DSP mul_ln1118_2759_fu_4442_p2.
DSP Report: Generating DSP mul_ln1118_2394_fu_6950_p2, operation Mode is: A''*(B:0x3ffe7).
DSP Report: register mul_ln1118_2394_fu_6950_p2 is absorbed into DSP mul_ln1118_2394_fu_6950_p2.
DSP Report: register mul_ln1118_2394_fu_6950_p2 is absorbed into DSP mul_ln1118_2394_fu_6950_p2.
DSP Report: operator mul_ln1118_2394_fu_6950_p2 is absorbed into DSP mul_ln1118_2394_fu_6950_p2.
DSP Report: Generating DSP add_ln703_2973_fu_37659294_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_2973_fu_37659294_p2 is absorbed into DSP add_ln703_2973_fu_37659294_p2.
DSP Report: Generating DSP mul_ln1118_2465_fu_6281_p2, operation Mode is: A''*(B:0x3ffe9).
DSP Report: register mul_ln1118_2465_fu_6281_p2 is absorbed into DSP mul_ln1118_2465_fu_6281_p2.
DSP Report: register mul_ln1118_2465_fu_6281_p2 is absorbed into DSP mul_ln1118_2465_fu_6281_p2.
DSP Report: operator mul_ln1118_2465_fu_6281_p2 is absorbed into DSP mul_ln1118_2465_fu_6281_p2.
DSP Report: Generating DSP mul_ln1118_2713_fu_4221_p2, operation Mode is: A''*(B:0x19).
DSP Report: register data_227_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2713_fu_4221_p2.
DSP Report: register data_227_V_read_1_reg_37676247_reg is absorbed into DSP mul_ln1118_2713_fu_4221_p2.
DSP Report: operator mul_ln1118_2713_fu_4221_p2 is absorbed into DSP mul_ln1118_2713_fu_4221_p2.
DSP Report: Generating DSP add_ln703_2982_fu_37659356_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_2982_fu_37659356_p2 is absorbed into DSP add_ln703_2982_fu_37659356_p2.
DSP Report: Generating DSP mul_ln1118_2374_fu_4974_p2, operation Mode is: A''*(B:0x3feda).
DSP Report: register mul_ln1118_2374_fu_4974_p2 is absorbed into DSP mul_ln1118_2374_fu_4974_p2.
DSP Report: register mul_ln1118_2374_fu_4974_p2 is absorbed into DSP mul_ln1118_2374_fu_4974_p2.
DSP Report: operator mul_ln1118_2374_fu_4974_p2 is absorbed into DSP mul_ln1118_2374_fu_4974_p2.
DSP Report: Generating DSP mul_ln1118_2477_fu_5456_p2, operation Mode is: A''*(B:0x3fe27).
DSP Report: register mul_ln1118_2477_fu_5456_p2 is absorbed into DSP mul_ln1118_2477_fu_5456_p2.
DSP Report: register mul_ln1118_2477_fu_5456_p2 is absorbed into DSP mul_ln1118_2477_fu_5456_p2.
DSP Report: operator mul_ln1118_2477_fu_5456_p2 is absorbed into DSP mul_ln1118_2477_fu_5456_p2.
DSP Report: Generating DSP mul_ln1118_1975_fu_4599_p2, operation Mode is: A''*(B:0xf2).
DSP Report: register data_166_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1975_fu_4599_p2.
DSP Report: register data_166_V_read_1_reg_37677044_reg is absorbed into DSP mul_ln1118_1975_fu_4599_p2.
DSP Report: operator mul_ln1118_1975_fu_4599_p2 is absorbed into DSP mul_ln1118_1975_fu_4599_p2.
DSP Report: Generating DSP add_ln703_2902_fu_37658788_p2, operation Mode is: PCIN+A''*(B:0xe2).
DSP Report: register data_181_V_read_int_reg_reg is absorbed into DSP add_ln703_2902_fu_37658788_p2.
DSP Report: register data_181_V_read_1_reg_37676858_reg is absorbed into DSP add_ln703_2902_fu_37658788_p2.
DSP Report: operator add_ln703_2902_fu_37658788_p2 is absorbed into DSP add_ln703_2902_fu_37658788_p2.
DSP Report: operator mul_ln1118_2167_fu_7345_p2 is absorbed into DSP add_ln703_2902_fu_37658788_p2.
DSP Report: Generating DSP add_ln703_2902_fu_37658788_p2, operation Mode is: PCIN+A''*(B:0xcf).
DSP Report: register data_184_V_read_int_reg_reg is absorbed into DSP add_ln703_2902_fu_37658788_p2.
DSP Report: register data_184_V_read_1_reg_37676819_reg is absorbed into DSP add_ln703_2902_fu_37658788_p2.
DSP Report: operator add_ln703_2902_fu_37658788_p2 is absorbed into DSP add_ln703_2902_fu_37658788_p2.
DSP Report: operator mul_ln1118_2204_fu_4941_p2 is absorbed into DSP add_ln703_2902_fu_37658788_p2.
DSP Report: Generating DSP add_ln703_2902_reg_37682675_reg, operation Mode is: PCIN+A''*(B:0xf1).
DSP Report: register data_178_V_read_int_reg_reg is absorbed into DSP add_ln703_2902_reg_37682675_reg.
DSP Report: register data_178_V_read_1_reg_37676900_reg is absorbed into DSP add_ln703_2902_reg_37682675_reg.
DSP Report: register add_ln703_2902_reg_37682675_reg is absorbed into DSP add_ln703_2902_reg_37682675_reg.
DSP Report: operator add_ln703_2902_fu_37658788_p2 is absorbed into DSP add_ln703_2902_reg_37682675_reg.
DSP Report: operator mul_ln1118_2128_fu_4705_p2 is absorbed into DSP add_ln703_2902_reg_37682675_reg.
DSP Report: Generating DSP add_ln703_2898_fu_37658762_p2, operation Mode is: C+A''*(B:0xe3).
DSP Report: register data_148_V_read_int_reg_reg is absorbed into DSP add_ln703_2898_fu_37658762_p2.
DSP Report: register data_148_V_read_1_reg_37677292_reg is absorbed into DSP add_ln703_2898_fu_37658762_p2.
DSP Report: operator add_ln703_2898_fu_37658762_p2 is absorbed into DSP add_ln703_2898_fu_37658762_p2.
DSP Report: operator mul_ln1118_1765_fu_5730_p2 is absorbed into DSP add_ln703_2898_fu_37658762_p2.
DSP Report: Generating DSP add_ln703_2898_reg_37682670_reg, operation Mode is: (PCIN+A'':B''+C')'.
DSP Report: register add_ln703_2898_reg_37682670_reg is absorbed into DSP add_ln703_2898_reg_37682670_reg.
DSP Report: register add_ln703_2898_reg_37682670_reg is absorbed into DSP add_ln703_2898_reg_37682670_reg.
DSP Report: register add_ln703_2898_reg_37682670_reg is absorbed into DSP add_ln703_2898_reg_37682670_reg.
DSP Report: register add_ln703_2898_reg_37682670_reg is absorbed into DSP add_ln703_2898_reg_37682670_reg.
DSP Report: register add_ln703_3931_fu_37665415_p2 is absorbed into DSP add_ln703_2898_reg_37682670_reg.
DSP Report: register add_ln703_2898_reg_37682670_reg is absorbed into DSP add_ln703_2898_reg_37682670_reg.
DSP Report: operator add_ln703_2898_fu_37658762_p2 is absorbed into DSP add_ln703_2898_reg_37682670_reg.
DSP Report: Generating DSP mul_ln1118_2251_fu_6776_p2, operation Mode is: A''*(B:0x8b).
DSP Report: register data_188_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2251_fu_6776_p2.
DSP Report: register data_188_V_read_1_reg_37676765_reg is absorbed into DSP mul_ln1118_2251_fu_6776_p2.
DSP Report: operator mul_ln1118_2251_fu_6776_p2 is absorbed into DSP mul_ln1118_2251_fu_6776_p2.
DSP Report: Generating DSP add_ln703_2906_fu_37658820_p2, operation Mode is: PCIN+A''*(B:0xe2).
DSP Report: register data_197_V_read_int_reg_reg is absorbed into DSP add_ln703_2906_fu_37658820_p2.
DSP Report: register data_197_V_read_1_reg_37676641_reg is absorbed into DSP add_ln703_2906_fu_37658820_p2.
DSP Report: operator add_ln703_2906_fu_37658820_p2 is absorbed into DSP add_ln703_2906_fu_37658820_p2.
DSP Report: operator mul_ln1118_2352_fu_6221_p2 is absorbed into DSP add_ln703_2906_fu_37658820_p2.
DSP Report: Generating DSP add_ln703_2906_fu_37658820_p2, operation Mode is: PCIN+A''*(B:0xa7).
DSP Report: register data_193_V_read_int_reg_reg is absorbed into DSP add_ln703_2906_fu_37658820_p2.
DSP Report: register data_193_V_read_1_reg_37676702_reg is absorbed into DSP add_ln703_2906_fu_37658820_p2.
DSP Report: operator add_ln703_2906_fu_37658820_p2 is absorbed into DSP add_ln703_2906_fu_37658820_p2.
DSP Report: operator mul_ln1118_2313_fu_7213_p2 is absorbed into DSP add_ln703_2906_fu_37658820_p2.
DSP Report: Generating DSP add_ln703_2906_fu_37658820_p2, operation Mode is: PCIN+A''*(B:0xe5).
DSP Report: register data_199_V_read_int_reg_reg is absorbed into DSP add_ln703_2906_fu_37658820_p2.
DSP Report: register data_199_V_read_1_reg_37676614_reg is absorbed into DSP add_ln703_2906_fu_37658820_p2.
DSP Report: operator add_ln703_2906_fu_37658820_p2 is absorbed into DSP add_ln703_2906_fu_37658820_p2.
DSP Report: operator mul_ln1118_2375_fu_5754_p2 is absorbed into DSP add_ln703_2906_fu_37658820_p2.
DSP Report: Generating DSP add_ln703_2906_reg_37682680_reg, operation Mode is: PCIN+A''*(B:0xd4).
DSP Report: register data_190_V_read_int_reg_reg is absorbed into DSP add_ln703_2906_reg_37682680_reg.
DSP Report: register data_190_V_read_1_reg_37676741_reg is absorbed into DSP add_ln703_2906_reg_37682680_reg.
DSP Report: register add_ln703_2906_reg_37682680_reg is absorbed into DSP add_ln703_2906_reg_37682680_reg.
DSP Report: operator add_ln703_2906_fu_37658820_p2 is absorbed into DSP add_ln703_2906_reg_37682680_reg.
DSP Report: operator mul_ln1118_2273_fu_6214_p2 is absorbed into DSP add_ln703_2906_reg_37682680_reg.
DSP Report: Generating DSP mul_ln1118_2764_fu_6731_p2, operation Mode is: A''*(B:0x3fea3).
DSP Report: register mul_ln1118_2764_fu_6731_p2 is absorbed into DSP mul_ln1118_2764_fu_6731_p2.
DSP Report: register mul_ln1118_2764_fu_6731_p2 is absorbed into DSP mul_ln1118_2764_fu_6731_p2.
DSP Report: operator mul_ln1118_2764_fu_6731_p2 is absorbed into DSP mul_ln1118_2764_fu_6731_p2.
DSP Report: Generating DSP mul_ln1118_2657_fu_5950_p2, operation Mode is: A''*(B:0x3fed5).
DSP Report: register mul_ln1118_2657_fu_5950_p2 is absorbed into DSP mul_ln1118_2657_fu_5950_p2.
DSP Report: register mul_ln1118_2657_fu_5950_p2 is absorbed into DSP mul_ln1118_2657_fu_5950_p2.
DSP Report: operator mul_ln1118_2657_fu_5950_p2 is absorbed into DSP mul_ln1118_2657_fu_5950_p2.
DSP Report: Generating DSP mul_ln1118_2574_fu_5636_p2, operation Mode is: A''*(B:0x3fe73).
DSP Report: register mul_ln1118_2574_fu_5636_p2 is absorbed into DSP mul_ln1118_2574_fu_5636_p2.
DSP Report: register mul_ln1118_2574_fu_5636_p2 is absorbed into DSP mul_ln1118_2574_fu_5636_p2.
DSP Report: operator mul_ln1118_2574_fu_5636_p2 is absorbed into DSP mul_ln1118_2574_fu_5636_p2.
DSP Report: Generating DSP mul_ln1118_1769_fu_6472_p2, operation Mode is: A''*(B:0x11b).
DSP Report: register data_148_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1769_fu_6472_p2.
DSP Report: register data_148_V_read_1_reg_37677292_reg is absorbed into DSP mul_ln1118_1769_fu_6472_p2.
DSP Report: operator mul_ln1118_1769_fu_6472_p2 is absorbed into DSP mul_ln1118_1769_fu_6472_p2.
DSP Report: Generating DSP add_ln703_3487_fu_37662602_p2, operation Mode is: PCIN+A''*(B:0x1db).
DSP Report: register data_151_V_read_int_reg_reg is absorbed into DSP add_ln703_3487_fu_37662602_p2.
DSP Report: register data_151_V_read_1_reg_37677247_reg is absorbed into DSP add_ln703_3487_fu_37662602_p2.
DSP Report: operator add_ln703_3487_fu_37662602_p2 is absorbed into DSP add_ln703_3487_fu_37662602_p2.
DSP Report: operator mul_ln1118_1804_fu_6835_p2 is absorbed into DSP add_ln703_3487_fu_37662602_p2.
DSP Report: Generating DSP mul_ln1118_2233_fu_4971_p2, operation Mode is: A''*(B:0x3ff1f).
DSP Report: register mul_ln1118_2233_fu_4971_p2 is absorbed into DSP mul_ln1118_2233_fu_4971_p2.
DSP Report: register mul_ln1118_2233_fu_4971_p2 is absorbed into DSP mul_ln1118_2233_fu_4971_p2.
DSP Report: operator mul_ln1118_2233_fu_4971_p2 is absorbed into DSP mul_ln1118_2233_fu_4971_p2.
DSP Report: Generating DSP mul_ln1118_2121_fu_7112_p2, operation Mode is: A''*(B:0x3ff47).
DSP Report: register mul_ln1118_2121_fu_7112_p2 is absorbed into DSP mul_ln1118_2121_fu_7112_p2.
DSP Report: register mul_ln1118_2121_fu_7112_p2 is absorbed into DSP mul_ln1118_2121_fu_7112_p2.
DSP Report: operator mul_ln1118_2121_fu_7112_p2 is absorbed into DSP mul_ln1118_2121_fu_7112_p2.
DSP Report: Generating DSP mul_ln1118_2002_fu_6598_p2, operation Mode is: A''*(B:0x3ff35).
DSP Report: register mul_ln1118_2002_fu_6598_p2 is absorbed into DSP mul_ln1118_2002_fu_6598_p2.
DSP Report: register mul_ln1118_2002_fu_6598_p2 is absorbed into DSP mul_ln1118_2002_fu_6598_p2.
DSP Report: operator mul_ln1118_2002_fu_6598_p2 is absorbed into DSP mul_ln1118_2002_fu_6598_p2.
DSP Report: Generating DSP mul_ln1118_2706_fu_4709_p2, operation Mode is: A''*(B:0x3ff63).
DSP Report: register mul_ln1118_2706_fu_4709_p2 is absorbed into DSP mul_ln1118_2706_fu_4709_p2.
DSP Report: register mul_ln1118_2706_fu_4709_p2 is absorbed into DSP mul_ln1118_2706_fu_4709_p2.
DSP Report: operator mul_ln1118_2706_fu_4709_p2 is absorbed into DSP mul_ln1118_2706_fu_4709_p2.
DSP Report: Generating DSP mul_ln1118_2610_fu_5131_p2, operation Mode is: A''*(B:0x3ff54).
DSP Report: register mul_ln1118_2610_fu_5131_p2 is absorbed into DSP mul_ln1118_2610_fu_5131_p2.
DSP Report: register mul_ln1118_2610_fu_5131_p2 is absorbed into DSP mul_ln1118_2610_fu_5131_p2.
DSP Report: operator mul_ln1118_2610_fu_5131_p2 is absorbed into DSP mul_ln1118_2610_fu_5131_p2.
DSP Report: Generating DSP mul_ln1118_2625_fu_4643_p2, operation Mode is: A''*(B:0x3ff49).
DSP Report: register mul_ln1118_2625_fu_4643_p2 is absorbed into DSP mul_ln1118_2625_fu_4643_p2.
DSP Report: register mul_ln1118_2625_fu_4643_p2 is absorbed into DSP mul_ln1118_2625_fu_4643_p2.
DSP Report: operator mul_ln1118_2625_fu_4643_p2 is absorbed into DSP mul_ln1118_2625_fu_4643_p2.
DSP Report: Generating DSP mul_ln1118_2266_fu_4309_p2, operation Mode is: A''*(B:0x33).
DSP Report: register data_189_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2266_fu_4309_p2.
DSP Report: register data_189_V_read_1_reg_37676749_reg is absorbed into DSP mul_ln1118_2266_fu_4309_p2.
DSP Report: operator mul_ln1118_2266_fu_4309_p2 is absorbed into DSP mul_ln1118_2266_fu_4309_p2.
DSP Report: Generating DSP add_ln703_3445_fu_37662368_p2, operation Mode is: PCIN+A''*(B:0x36).
DSP Report: register data_198_V_read_int_reg_reg is absorbed into DSP add_ln703_3445_fu_37662368_p2.
DSP Report: register data_198_V_read_1_reg_37676628_reg is absorbed into DSP add_ln703_3445_fu_37662368_p2.
DSP Report: operator add_ln703_3445_fu_37662368_p2 is absorbed into DSP add_ln703_3445_fu_37662368_p2.
DSP Report: operator mul_ln1118_2367_fu_5286_p2 is absorbed into DSP add_ln703_3445_fu_37662368_p2.
DSP Report: Generating DSP add_ln703_3445_reg_37683180_reg, operation Mode is: PCIN+A''*(B:0x33).
DSP Report: register data_204_V_read_int_reg_reg is absorbed into DSP add_ln703_3445_reg_37683180_reg.
DSP Report: register data_204_V_read_1_reg_37676545_reg is absorbed into DSP add_ln703_3445_reg_37683180_reg.
DSP Report: register add_ln703_3445_reg_37683180_reg is absorbed into DSP add_ln703_3445_reg_37683180_reg.
DSP Report: operator add_ln703_3445_fu_37662368_p2 is absorbed into DSP add_ln703_3445_reg_37683180_reg.
DSP Report: operator mul_ln1118_2434_fu_6042_p2 is absorbed into DSP add_ln703_3445_reg_37683180_reg.
DSP Report: Generating DSP mul_ln1118_2471_fu_5775_p2, operation Mode is: A''*(B:0x3d).
DSP Report: register data_207_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2471_fu_5775_p2.
DSP Report: register data_207_V_read_1_reg_37676506_reg is absorbed into DSP mul_ln1118_2471_fu_5775_p2.
DSP Report: operator mul_ln1118_2471_fu_5775_p2 is absorbed into DSP mul_ln1118_2471_fu_5775_p2.
DSP Report: Generating DSP add_ln703_3448_fu_37662394_p2, operation Mode is: PCIN+A''*(B:0x2c).
DSP Report: register data_226_V_read_int_reg_reg is absorbed into DSP add_ln703_3448_fu_37662394_p2.
DSP Report: register data_226_V_read_1_reg_37676262_reg is absorbed into DSP add_ln703_3448_fu_37662394_p2.
DSP Report: operator add_ln703_3448_fu_37662394_p2 is absorbed into DSP add_ln703_3448_fu_37662394_p2.
DSP Report: operator mul_ln1118_2705_fu_6228_p2 is absorbed into DSP add_ln703_3448_fu_37662394_p2.
DSP Report: Generating DSP add_ln703_3448_fu_37662394_p2, operation Mode is: PCIN+A''*(B:0x2e).
DSP Report: register data_231_V_read_int_reg_reg is absorbed into DSP add_ln703_3448_fu_37662394_p2.
DSP Report: register data_231_V_read_1_reg_37676197_reg is absorbed into DSP add_ln703_3448_fu_37662394_p2.
DSP Report: operator add_ln703_3448_fu_37662394_p2 is absorbed into DSP add_ln703_3448_fu_37662394_p2.
DSP Report: operator mul_ln1118_2763_fu_5090_p2 is absorbed into DSP add_ln703_3448_fu_37662394_p2.
DSP Report: Generating DSP add_ln703_3448_reg_37683185_reg, operation Mode is: PCIN+A''*(B:0x25).
DSP Report: register data_218_V_read_int_reg_reg is absorbed into DSP add_ln703_3448_reg_37683185_reg.
DSP Report: register data_218_V_read_1_reg_37676371_reg is absorbed into DSP add_ln703_3448_reg_37683185_reg.
DSP Report: register add_ln703_3448_reg_37683185_reg is absorbed into DSP add_ln703_3448_reg_37683185_reg.
DSP Report: operator add_ln703_3448_fu_37662394_p2 is absorbed into DSP add_ln703_3448_reg_37683185_reg.
DSP Report: operator mul_ln1118_2609_fu_7073_p2 is absorbed into DSP add_ln703_3448_reg_37683185_reg.
DSP Report: Generating DSP mul_ln1118_2656_fu_5366_p2, operation Mode is: A''*(B:0x1b).
DSP Report: register data_222_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2656_fu_5366_p2.
DSP Report: register data_222_V_read_1_reg_37676313_reg is absorbed into DSP mul_ln1118_2656_fu_5366_p2.
DSP Report: operator mul_ln1118_2656_fu_5366_p2 is absorbed into DSP mul_ln1118_2656_fu_5366_p2.
DSP Report: Generating DSP add_ln703_3450_fu_37662400_p2, operation Mode is: PCIN+A''*(B:0x19).
DSP Report: register data_230_V_read_int_reg_reg is absorbed into DSP add_ln703_3450_fu_37662400_p2.
DSP Report: register data_230_V_read_1_reg_37676209_reg is absorbed into DSP add_ln703_3450_fu_37662400_p2.
DSP Report: operator add_ln703_3450_fu_37662400_p2 is absorbed into DSP add_ln703_3450_fu_37662400_p2.
DSP Report: operator mul_ln1118_2749_fu_7565_p2 is absorbed into DSP add_ln703_3450_fu_37662400_p2.
DSP Report: Generating DSP add_ln703_3454_fu_37662432_p2, operation Mode is: C+A''*(B:0x1d).
DSP Report: register data_240_V_read_int_reg_reg is absorbed into DSP add_ln703_3454_fu_37662432_p2.
DSP Report: register data_240_V_read_1_reg_37676076_reg is absorbed into DSP add_ln703_3454_fu_37662432_p2.
DSP Report: operator add_ln703_3454_fu_37662432_p2 is absorbed into DSP add_ln703_3454_fu_37662432_p2.
DSP Report: operator mul_ln1118_2870_fu_7243_p2 is absorbed into DSP add_ln703_3454_fu_37662432_p2.
DSP Report: Generating DSP mul_ln1118_2463_fu_3952_p2, operation Mode is: A''*(B:0x3fed6).
DSP Report: register mul_ln1118_2463_fu_3952_p2 is absorbed into DSP mul_ln1118_2463_fu_3952_p2.
DSP Report: register mul_ln1118_2463_fu_3952_p2 is absorbed into DSP mul_ln1118_2463_fu_3952_p2.
DSP Report: operator mul_ln1118_2463_fu_3952_p2 is absorbed into DSP mul_ln1118_2463_fu_3952_p2.
DSP Report: Generating DSP mul_ln1118_2438_fu_4164_p2, operation Mode is: A''*(B:0x3fee1).
DSP Report: register mul_ln1118_2438_fu_4164_p2 is absorbed into DSP mul_ln1118_2438_fu_4164_p2.
DSP Report: register mul_ln1118_2438_fu_4164_p2 is absorbed into DSP mul_ln1118_2438_fu_4164_p2.
DSP Report: operator mul_ln1118_2438_fu_4164_p2 is absorbed into DSP mul_ln1118_2438_fu_4164_p2.
DSP Report: Generating DSP mul_ln1118_1698_fu_5467_p2, operation Mode is: A''*(B:0x158).
DSP Report: register data_142_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1698_fu_5467_p2.
DSP Report: register data_142_V_read_1_reg_37677369_reg is absorbed into DSP mul_ln1118_1698_fu_5467_p2.
DSP Report: operator mul_ln1118_1698_fu_5467_p2 is absorbed into DSP mul_ln1118_1698_fu_5467_p2.
DSP Report: Generating DSP add_ln703_3906_fu_37665271_p2, operation Mode is: PCIN+A''*(B:0x105).
DSP Report: register data_151_V_read_int_reg_reg is absorbed into DSP add_ln703_3906_fu_37665271_p2.
DSP Report: register data_151_V_read_1_reg_37677247_reg is absorbed into DSP add_ln703_3906_fu_37665271_p2.
DSP Report: operator add_ln703_3906_fu_37665271_p2 is absorbed into DSP add_ln703_3906_fu_37665271_p2.
DSP Report: operator mul_ln1118_1808_fu_5684_p2 is absorbed into DSP add_ln703_3906_fu_37665271_p2.
DSP Report: Generating DSP add_ln703_3906_fu_37665271_p2, operation Mode is: PCIN+A''*(B:0x125).
DSP Report: register data_172_V_read_int_reg_reg is absorbed into DSP add_ln703_3906_fu_37665271_p2.
DSP Report: register data_172_V_read_1_reg_37676971_reg is absorbed into DSP add_ln703_3906_fu_37665271_p2.
DSP Report: operator add_ln703_3906_fu_37665271_p2 is absorbed into DSP add_ln703_3906_fu_37665271_p2.
DSP Report: operator mul_ln1118_2059_fu_7304_p2 is absorbed into DSP add_ln703_3906_fu_37665271_p2.
DSP Report: Generating DSP add_ln703_3906_reg_37683705_reg, operation Mode is: PCIN+A''*(B:0x156).
DSP Report: register data_145_V_read_int_reg_reg is absorbed into DSP add_ln703_3906_reg_37683705_reg.
DSP Report: register data_145_V_read_1_reg_37677333_reg is absorbed into DSP add_ln703_3906_reg_37683705_reg.
DSP Report: register add_ln703_3906_reg_37683705_reg is absorbed into DSP add_ln703_3906_reg_37683705_reg.
DSP Report: operator add_ln703_3906_fu_37665271_p2 is absorbed into DSP add_ln703_3906_reg_37683705_reg.
DSP Report: operator mul_ln1118_1738_fu_4482_p2 is absorbed into DSP add_ln703_3906_reg_37683705_reg.
DSP Report: Generating DSP mul_ln1118_2005_fu_6973_p2, operation Mode is: A''*(B:0xce).
DSP Report: register data_169_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2005_fu_6973_p2.
DSP Report: register data_169_V_read_1_reg_37677004_reg is absorbed into DSP mul_ln1118_2005_fu_6973_p2.
DSP Report: operator mul_ln1118_2005_fu_6973_p2 is absorbed into DSP mul_ln1118_2005_fu_6973_p2.
DSP Report: Generating DSP add_ln703_2530_fu_37656437_p2, operation Mode is: PCIN+A''*(B:0xdf).
DSP Report: register data_177_V_read_int_reg_reg is absorbed into DSP add_ln703_2530_fu_37656437_p2.
DSP Report: register data_177_V_read_1_reg_37676909_reg is absorbed into DSP add_ln703_2530_fu_37656437_p2.
DSP Report: operator add_ln703_2530_fu_37656437_p2 is absorbed into DSP add_ln703_2530_fu_37656437_p2.
DSP Report: operator mul_ln1118_2114_fu_6103_p2 is absorbed into DSP add_ln703_2530_fu_37656437_p2.
DSP Report: Generating DSP add_ln703_2530_reg_37682265_reg, operation Mode is: PCIN+A''*(B:0xe6).
DSP Report: register data_182_V_read_int_reg_reg is absorbed into DSP add_ln703_2530_reg_37682265_reg.
DSP Report: register data_182_V_read_1_reg_37676844_reg is absorbed into DSP add_ln703_2530_reg_37682265_reg.
DSP Report: register add_ln703_2530_reg_37682265_reg is absorbed into DSP add_ln703_2530_reg_37682265_reg.
DSP Report: operator add_ln703_2530_fu_37656437_p2 is absorbed into DSP add_ln703_2530_reg_37682265_reg.
DSP Report: operator mul_ln1118_2177_fu_7579_p2 is absorbed into DSP add_ln703_2530_reg_37682265_reg.
DSP Report: Generating DSP mul_ln1118_2214_fu_7575_p2, operation Mode is: A''*(B:0xf2).
DSP Report: register data_185_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2214_fu_7575_p2.
DSP Report: register data_185_V_read_1_reg_37676803_reg is absorbed into DSP mul_ln1118_2214_fu_7575_p2.
DSP Report: operator mul_ln1118_2214_fu_7575_p2 is absorbed into DSP mul_ln1118_2214_fu_7575_p2.
DSP Report: Generating DSP add_ln703_2532_fu_37656453_p2, operation Mode is: PCIN+A''*(B:0xcf).
DSP Report: register data_189_V_read_int_reg_reg is absorbed into DSP add_ln703_2532_fu_37656453_p2.
DSP Report: register data_189_V_read_1_reg_37676749_reg is absorbed into DSP add_ln703_2532_fu_37656453_p2.
DSP Report: operator add_ln703_2532_fu_37656453_p2 is absorbed into DSP add_ln703_2532_fu_37656453_p2.
DSP Report: operator mul_ln1118_2260_fu_6178_p2 is absorbed into DSP add_ln703_2532_fu_37656453_p2.
DSP Report: Generating DSP add_ln703_2532_reg_37682270_reg, operation Mode is: PCIN+A''*(B:0xd4).
DSP Report: register data_215_V_read_int_reg_reg is absorbed into DSP add_ln703_2532_reg_37682270_reg.
DSP Report: register data_215_V_read_1_reg_37676406_reg is absorbed into DSP add_ln703_2532_reg_37682270_reg.
DSP Report: register add_ln703_2532_reg_37682270_reg is absorbed into DSP add_ln703_2532_reg_37682270_reg.
DSP Report: operator add_ln703_2532_fu_37656453_p2 is absorbed into DSP add_ln703_2532_reg_37682270_reg.
DSP Report: operator mul_ln1118_2564_fu_5113_p2 is absorbed into DSP add_ln703_2532_reg_37682270_reg.
DSP Report: Generating DSP mul_ln1118_2454_fu_5325_p2, operation Mode is: A''*(B:0x3ffa5).
DSP Report: register mul_ln1118_2454_fu_5325_p2 is absorbed into DSP mul_ln1118_2454_fu_5325_p2.
DSP Report: register mul_ln1118_2454_fu_5325_p2 is absorbed into DSP mul_ln1118_2454_fu_5325_p2.
DSP Report: operator mul_ln1118_2454_fu_5325_p2 is absorbed into DSP mul_ln1118_2454_fu_5325_p2.
DSP Report: Generating DSP mul_ln1118_2840_fu_6782_p2, operation Mode is: A''*(B:0x3ffa4).
DSP Report: register mul_ln1118_2840_fu_6782_p2 is absorbed into DSP mul_ln1118_2840_fu_6782_p2.
DSP Report: register mul_ln1118_2840_fu_6782_p2 is absorbed into DSP mul_ln1118_2840_fu_6782_p2.
DSP Report: operator mul_ln1118_2840_fu_6782_p2 is absorbed into DSP mul_ln1118_2840_fu_6782_p2.
DSP Report: Generating DSP add_ln703_2539_fu_37656491_p2, operation Mode is: C+A''*(B:0x4d).
DSP Report: register data_155_V_read_int_reg_reg is absorbed into DSP add_ln703_2539_fu_37656491_p2.
DSP Report: register data_155_V_read_1_reg_37677189_reg is absorbed into DSP add_ln703_2539_fu_37656491_p2.
DSP Report: operator add_ln703_2539_fu_37656491_p2 is absorbed into DSP add_ln703_2539_fu_37656491_p2.
DSP Report: operator mul_ln1118_1843_fu_5719_p2 is absorbed into DSP add_ln703_2539_fu_37656491_p2.
DSP Report: Generating DSP sub_ln703_3_fu_37656575_p2, operation Mode is: -C'+(A2*(B:0x27))'+1-1.
DSP Report: register data_188_V_read_int_reg_reg is absorbed into DSP sub_ln703_3_fu_37656575_p2.
DSP Report: register sub_ln703_3_fu_37656575_p2 is absorbed into DSP sub_ln703_3_fu_37656575_p2.
DSP Report: register mul_ln1118_2248_reg_3266679_reg is absorbed into DSP sub_ln703_3_fu_37656575_p2.
DSP Report: operator mul_ln1118_2248_fu_6769_p2 is absorbed into DSP sub_ln703_3_fu_37656575_p2.
DSP Report: operator sub_ln703_3_fu_37656575_p2 is absorbed into DSP sub_ln703_3_fu_37656575_p2.
DSP Report: Generating DSP mul_ln1118_2768_fu_4535_p2, operation Mode is: A''*(B:0x66).
DSP Report: register data_232_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2768_fu_4535_p2.
DSP Report: register data_232_V_read_1_reg_37676184_reg is absorbed into DSP mul_ln1118_2768_fu_4535_p2.
DSP Report: operator mul_ln1118_2768_fu_4535_p2 is absorbed into DSP mul_ln1118_2768_fu_4535_p2.
DSP Report: Generating DSP mul_ln1118_1930_fu_4554_p2, operation Mode is: A''*(B:0x3ffca).
DSP Report: register mul_ln1118_1930_fu_4554_p2 is absorbed into DSP mul_ln1118_1930_fu_4554_p2.
DSP Report: register mul_ln1118_1930_fu_4554_p2 is absorbed into DSP mul_ln1118_1930_fu_4554_p2.
DSP Report: operator mul_ln1118_1930_fu_4554_p2 is absorbed into DSP mul_ln1118_1930_fu_4554_p2.
DSP Report: Generating DSP add_ln703_2551_fu_37656565_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_2551_fu_37656565_p2 is absorbed into DSP add_ln703_2551_fu_37656565_p2.
DSP Report: Generating DSP mul_ln1118_2298_fu_4498_p2, operation Mode is: A''*(B:0x69).
DSP Report: register data_192_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2298_fu_4498_p2.
DSP Report: register data_192_V_read_1_reg_37676714_reg is absorbed into DSP mul_ln1118_2298_fu_4498_p2.
DSP Report: operator mul_ln1118_2298_fu_4498_p2 is absorbed into DSP mul_ln1118_2298_fu_4498_p2.
DSP Report: Generating DSP add_ln703_2549_fu_37656549_p2, operation Mode is: PCIN+A''*(B:0x6c).
DSP Report: register data_208_V_read_int_reg_reg is absorbed into DSP add_ln703_2549_fu_37656549_p2.
DSP Report: register data_208_V_read_1_reg_37676493_reg is absorbed into DSP add_ln703_2549_fu_37656549_p2.
DSP Report: operator add_ln703_2549_fu_37656549_p2 is absorbed into DSP add_ln703_2549_fu_37656549_p2.
DSP Report: operator mul_ln1118_2475_fu_6320_p2 is absorbed into DSP add_ln703_2549_fu_37656549_p2.
DSP Report: Generating DSP add_ln703_2549_fu_37656549_p2, operation Mode is: PCIN+A''*(B:0x5d).
DSP Report: register data_205_V_read_int_reg_reg is absorbed into DSP add_ln703_2549_fu_37656549_p2.
DSP Report: register data_205_V_read_1_reg_37676535_reg is absorbed into DSP add_ln703_2549_fu_37656549_p2.
DSP Report: operator add_ln703_2549_fu_37656549_p2 is absorbed into DSP add_ln703_2549_fu_37656549_p2.
DSP Report: operator mul_ln1118_2439_fu_6914_p2 is absorbed into DSP add_ln703_2549_fu_37656549_p2.
DSP Report: Generating DSP add_ln703_2549_fu_37656549_p2, operation Mode is: PCIN+A''*(B:0x5c).
DSP Report: register data_212_V_read_int_reg_reg is absorbed into DSP add_ln703_2549_fu_37656549_p2.
DSP Report: register data_212_V_read_1_reg_37676442_reg is absorbed into DSP add_ln703_2549_fu_37656549_p2.
DSP Report: operator add_ln703_2549_fu_37656549_p2 is absorbed into DSP add_ln703_2549_fu_37656549_p2.
DSP Report: operator mul_ln1118_2525_fu_5156_p2 is absorbed into DSP add_ln703_2549_fu_37656549_p2.
DSP Report: Generating DSP add_ln703_2549_fu_37656549_p2, operation Mode is: PCIN+A''*(B:0x67).
DSP Report: register data_200_V_read_int_reg_reg is absorbed into DSP add_ln703_2549_fu_37656549_p2.
DSP Report: register data_200_V_read_1_reg_37676599_reg is absorbed into DSP add_ln703_2549_fu_37656549_p2.
DSP Report: operator add_ln703_2549_fu_37656549_p2 is absorbed into DSP add_ln703_2549_fu_37656549_p2.
DSP Report: operator mul_ln1118_2383_fu_4181_p2 is absorbed into DSP add_ln703_2549_fu_37656549_p2.
DSP Report: Generating DSP mul_ln1118_1726_fu_6864_p2, operation Mode is: A''*(B:0x3ff0f).
DSP Report: register mul_ln1118_1726_fu_6864_p2 is absorbed into DSP mul_ln1118_1726_fu_6864_p2.
DSP Report: register mul_ln1118_1726_fu_6864_p2 is absorbed into DSP mul_ln1118_1726_fu_6864_p2.
DSP Report: operator mul_ln1118_1726_fu_6864_p2 is absorbed into DSP mul_ln1118_1726_fu_6864_p2.
DSP Report: Generating DSP mul_ln1118_2842_fu_6085_p2, operation Mode is: A''*(B:0x3fe41).
DSP Report: register mul_ln1118_2842_fu_6085_p2 is absorbed into DSP mul_ln1118_2842_fu_6085_p2.
DSP Report: register mul_ln1118_2842_fu_6085_p2 is absorbed into DSP mul_ln1118_2842_fu_6085_p2.
DSP Report: operator mul_ln1118_2842_fu_6085_p2 is absorbed into DSP mul_ln1118_2842_fu_6085_p2.
DSP Report: Generating DSP mul_ln1118_1658_fu_4928_p2, operation Mode is: A''*(B:0x13b).
DSP Report: register data_139_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1658_fu_4928_p2.
DSP Report: register data_139_V_read_1_reg_37677408_reg is absorbed into DSP mul_ln1118_1658_fu_4928_p2.
DSP Report: operator mul_ln1118_1658_fu_4928_p2 is absorbed into DSP mul_ln1118_1658_fu_4928_p2.
DSP Report: Generating DSP add_ln703_1990_fu_37653208_p2, operation Mode is: PCIN+A''*(B:0x103).
DSP Report: register data_145_V_read_int_reg_reg is absorbed into DSP add_ln703_1990_fu_37653208_p2.
DSP Report: register data_145_V_read_1_reg_37677333_reg is absorbed into DSP add_ln703_1990_fu_37653208_p2.
DSP Report: operator add_ln703_1990_fu_37653208_p2 is absorbed into DSP add_ln703_1990_fu_37653208_p2.
DSP Report: operator mul_ln1118_1735_fu_6873_p2 is absorbed into DSP add_ln703_1990_fu_37653208_p2.
DSP Report: Generating DSP add_ln703_1990_fu_37653208_p2, operation Mode is: PCIN+A''*(B:0x13a).
DSP Report: register data_148_V_read_int_reg_reg is absorbed into DSP add_ln703_1990_fu_37653208_p2.
DSP Report: register data_148_V_read_1_reg_37677292_reg is absorbed into DSP add_ln703_1990_fu_37653208_p2.
DSP Report: operator add_ln703_1990_fu_37653208_p2 is absorbed into DSP add_ln703_1990_fu_37653208_p2.
DSP Report: operator mul_ln1118_1770_fu_6934_p2 is absorbed into DSP add_ln703_1990_fu_37653208_p2.
DSP Report: Generating DSP mul_ln1118_1805_fu_4049_p2, operation Mode is: A''*(B:0x15d).
DSP Report: register data_151_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1805_fu_4049_p2.
DSP Report: register data_151_V_read_1_reg_37677247_reg is absorbed into DSP mul_ln1118_1805_fu_4049_p2.
DSP Report: operator mul_ln1118_1805_fu_4049_p2 is absorbed into DSP mul_ln1118_1805_fu_4049_p2.
DSP Report: Generating DSP add_ln703_1992_fu_37653224_p2, operation Mode is: PCIN+A''*(B:0x13d).
DSP Report: register data_162_V_read_int_reg_reg is absorbed into DSP add_ln703_1992_fu_37653224_p2.
DSP Report: register data_162_V_read_1_reg_37677094_reg is absorbed into DSP add_ln703_1992_fu_37653224_p2.
DSP Report: operator add_ln703_1992_fu_37653224_p2 is absorbed into DSP add_ln703_1992_fu_37653224_p2.
DSP Report: operator mul_ln1118_1938_fu_5808_p2 is absorbed into DSP add_ln703_1992_fu_37653224_p2.
DSP Report: Generating DSP add_ln703_1992_fu_37653224_p2, operation Mode is: PCIN+A''*(B:0x163).
DSP Report: register data_169_V_read_int_reg_reg is absorbed into DSP add_ln703_1992_fu_37653224_p2.
DSP Report: register data_169_V_read_1_reg_37677004_reg is absorbed into DSP add_ln703_1992_fu_37653224_p2.
DSP Report: operator add_ln703_1992_fu_37653224_p2 is absorbed into DSP add_ln703_1992_fu_37653224_p2.
DSP Report: operator mul_ln1118_2014_fu_5663_p2 is absorbed into DSP add_ln703_1992_fu_37653224_p2.
DSP Report: Generating DSP mul_ln1118_2364_fu_7251_p2, operation Mode is: A''*(B:0x58).
DSP Report: register data_198_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2364_fu_7251_p2.
DSP Report: register data_198_V_read_1_reg_37676628_reg is absorbed into DSP mul_ln1118_2364_fu_7251_p2.
DSP Report: operator mul_ln1118_2364_fu_7251_p2 is absorbed into DSP mul_ln1118_2364_fu_7251_p2.
DSP Report: Generating DSP add_ln703_2949_fu_37659136_p2, operation Mode is: PCIN+A''*(B:0x71).
DSP Report: register data_218_V_read_int_reg_reg is absorbed into DSP add_ln703_2949_fu_37659136_p2.
DSP Report: register data_218_V_read_1_reg_37676371_reg is absorbed into DSP add_ln703_2949_fu_37659136_p2.
DSP Report: operator add_ln703_2949_fu_37659136_p2 is absorbed into DSP add_ln703_2949_fu_37659136_p2.
DSP Report: operator mul_ln1118_2604_fu_7062_p2 is absorbed into DSP add_ln703_2949_fu_37659136_p2.
DSP Report: Generating DSP add_ln703_2949_fu_37659136_p2, operation Mode is: PCIN+A''*(B:0x55).
DSP Report: register data_229_V_read_int_reg_reg is absorbed into DSP add_ln703_2949_fu_37659136_p2.
DSP Report: register data_229_V_read_1_reg_37676222_reg is absorbed into DSP add_ln703_2949_fu_37659136_p2.
DSP Report: operator add_ln703_2949_fu_37659136_p2 is absorbed into DSP add_ln703_2949_fu_37659136_p2.
DSP Report: operator mul_ln1118_2734_fu_4558_p2 is absorbed into DSP add_ln703_2949_fu_37659136_p2.
DSP Report: Generating DSP add_ln703_2949_reg_37682715_reg, operation Mode is: PCIN+A''*(B:0x75).
DSP Report: register data_211_V_read_int_reg_reg is absorbed into DSP add_ln703_2949_reg_37682715_reg.
DSP Report: register data_211_V_read_1_reg_37676454_reg is absorbed into DSP add_ln703_2949_reg_37682715_reg.
DSP Report: register add_ln703_2949_reg_37682715_reg is absorbed into DSP add_ln703_2949_reg_37682715_reg.
DSP Report: operator add_ln703_2949_fu_37659136_p2 is absorbed into DSP add_ln703_2949_reg_37682715_reg.
DSP Report: operator mul_ln1118_2515_fu_3850_p2 is absorbed into DSP add_ln703_2949_reg_37682715_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_ln1118_2551_fu_7138_p2, operation Mode is: A''*(B:0xaa).
DSP Report: register data_214_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2551_fu_7138_p2.
DSP Report: register data_214_V_read_1_reg_37676418_reg is absorbed into DSP mul_ln1118_2551_fu_7138_p2.
DSP Report: operator mul_ln1118_2551_fu_7138_p2 is absorbed into DSP mul_ln1118_2551_fu_7138_p2.
DSP Report: Generating DSP add_ln703_2582_reg_37682315_reg, operation Mode is: PCIN+A''*(B:0xd7).
DSP Report: register data_216_V_read_int_reg_reg is absorbed into DSP add_ln703_2582_reg_37682315_reg.
DSP Report: register data_216_V_read_1_reg_37676392_reg is absorbed into DSP add_ln703_2582_reg_37682315_reg.
DSP Report: register add_ln703_2582_reg_37682315_reg is absorbed into DSP add_ln703_2582_reg_37682315_reg.
DSP Report: operator add_ln703_2582_fu_37656775_p2 is absorbed into DSP add_ln703_2582_reg_37682315_reg.
DSP Report: operator mul_ln1118_2578_fu_6548_p2 is absorbed into DSP add_ln703_2582_reg_37682315_reg.
DSP Report: Generating DSP mul_ln1118_2236_fu_7600_p2, operation Mode is: A''*(B:0x3ff6a).
DSP Report: register mul_ln1118_2236_fu_7600_p2 is absorbed into DSP mul_ln1118_2236_fu_7600_p2.
DSP Report: register mul_ln1118_2236_fu_7600_p2 is absorbed into DSP mul_ln1118_2236_fu_7600_p2.
DSP Report: operator mul_ln1118_2236_fu_7600_p2 is absorbed into DSP mul_ln1118_2236_fu_7600_p2.
DSP Report: Generating DSP mul_ln1118_2349_fu_6090_p2, operation Mode is: A''*(B:0x3ff72).
DSP Report: register mul_ln1118_2349_fu_6090_p2 is absorbed into DSP mul_ln1118_2349_fu_6090_p2.
DSP Report: register mul_ln1118_2349_fu_6090_p2 is absorbed into DSP mul_ln1118_2349_fu_6090_p2.
DSP Report: operator mul_ln1118_2349_fu_6090_p2 is absorbed into DSP mul_ln1118_2349_fu_6090_p2.
DSP Report: Generating DSP mul_ln1118_2296_fu_4491_p2, operation Mode is: A''*(B:0x3ff47).
DSP Report: register mul_ln1118_2296_fu_4491_p2 is absorbed into DSP mul_ln1118_2296_fu_4491_p2.
DSP Report: register mul_ln1118_2296_fu_4491_p2 is absorbed into DSP mul_ln1118_2296_fu_4491_p2.
DSP Report: operator mul_ln1118_2296_fu_4491_p2 is absorbed into DSP mul_ln1118_2296_fu_4491_p2.
DSP Report: Generating DSP mul_ln1118_2486_fu_6658_p2, operation Mode is: A''*(B:0x1a9).
DSP Report: register data_208_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2486_fu_6658_p2.
DSP Report: register data_208_V_read_1_reg_37676493_reg is absorbed into DSP mul_ln1118_2486_fu_6658_p2.
DSP Report: operator mul_ln1118_2486_fu_6658_p2 is absorbed into DSP mul_ln1118_2486_fu_6658_p2.
DSP Report: Generating DSP add_ln703_3819_fu_37664697_p2, operation Mode is: PCIN+A''*(B:0x178).
DSP Report: register data_211_V_read_int_reg_reg is absorbed into DSP add_ln703_3819_fu_37664697_p2.
DSP Report: register data_211_V_read_1_reg_37676454_reg is absorbed into DSP add_ln703_3819_fu_37664697_p2.
DSP Report: operator add_ln703_3819_fu_37664697_p2 is absorbed into DSP add_ln703_3819_fu_37664697_p2.
DSP Report: operator mul_ln1118_2523_fu_7454_p2 is absorbed into DSP add_ln703_3819_fu_37664697_p2.
DSP Report: Generating DSP add_ln703_3819_fu_37664697_p2, operation Mode is: PCIN+A''*(B:0x163).
DSP Report: register data_214_V_read_int_reg_reg is absorbed into DSP add_ln703_3819_fu_37664697_p2.
DSP Report: register data_214_V_read_1_reg_37676418_reg is absorbed into DSP add_ln703_3819_fu_37664697_p2.
DSP Report: operator add_ln703_3819_fu_37664697_p2 is absorbed into DSP add_ln703_3819_fu_37664697_p2.
DSP Report: operator mul_ln1118_2562_fu_5375_p2 is absorbed into DSP add_ln703_3819_fu_37664697_p2.
DSP Report: Generating DSP mul_ln1118_2766_fu_5996_p2, operation Mode is: A''*(B:0x124).
DSP Report: register data_231_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2766_fu_5996_p2.
DSP Report: register data_231_V_read_1_reg_37676197_reg is absorbed into DSP mul_ln1118_2766_fu_5996_p2.
DSP Report: operator mul_ln1118_2766_fu_5996_p2 is absorbed into DSP mul_ln1118_2766_fu_5996_p2.
DSP Report: Generating DSP add_ln703_3818_fu_37664687_p2, operation Mode is: PCIN+A''*(B:0x135).
DSP Report: register data_235_V_read_int_reg_reg is absorbed into DSP add_ln703_3818_fu_37664687_p2.
DSP Report: register data_235_V_read_1_reg_37676146_reg is absorbed into DSP add_ln703_3818_fu_37664687_p2.
DSP Report: operator add_ln703_3818_fu_37664687_p2 is absorbed into DSP add_ln703_3818_fu_37664687_p2.
DSP Report: operator mul_ln1118_2816_fu_7508_p2 is absorbed into DSP add_ln703_3818_fu_37664687_p2.
DSP Report: Generating DSP add_ln703_3818_fu_37664687_p2, operation Mode is: PCIN+A''*(B:0x109).
DSP Report: register data_240_V_read_int_reg_reg is absorbed into DSP add_ln703_3818_fu_37664687_p2.
DSP Report: register data_240_V_read_1_reg_37676076_reg is absorbed into DSP add_ln703_3818_fu_37664687_p2.
DSP Report: operator add_ln703_3818_fu_37664687_p2 is absorbed into DSP add_ln703_3818_fu_37664687_p2.
DSP Report: operator mul_ln1118_2874_fu_6687_p2 is absorbed into DSP add_ln703_3818_fu_37664687_p2.
DSP Report: Generating DSP add_ln703_3819_fu_37664697_p2, operation Mode is: PCIN+A:B.
DSP Report: operator add_ln703_3819_fu_37664697_p2 is absorbed into DSP add_ln703_3819_fu_37664697_p2.
DSP Report: Generating DSP mul_ln1118_2626_fu_4680_p2, operation Mode is: A''*(B:0x9e).
DSP Report: register data_219_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2626_fu_4680_p2.
DSP Report: register data_219_V_read_1_reg_37676358_reg is absorbed into DSP mul_ln1118_2626_fu_4680_p2.
DSP Report: operator mul_ln1118_2626_fu_4680_p2 is absorbed into DSP mul_ln1118_2626_fu_4680_p2.
DSP Report: Generating DSP add_ln703_3843_fu_37664855_p2, operation Mode is: PCIN+A''*(B:0xee).
DSP Report: register data_222_V_read_int_reg_reg is absorbed into DSP add_ln703_3843_fu_37664855_p2.
DSP Report: register data_222_V_read_1_reg_37676313_reg is absorbed into DSP add_ln703_3843_fu_37664855_p2.
DSP Report: operator add_ln703_3843_fu_37664855_p2 is absorbed into DSP add_ln703_3843_fu_37664855_p2.
DSP Report: operator mul_ln1118_2659_fu_4476_p2 is absorbed into DSP add_ln703_3843_fu_37664855_p2.
DSP Report: Generating DSP add_ln703_3843_fu_37664855_p2, operation Mode is: PCIN+A''*(B:0x98).
DSP Report: register data_228_V_read_int_reg_reg is absorbed into DSP add_ln703_3843_fu_37664855_p2.
DSP Report: register data_228_V_read_1_reg_37676236_reg is absorbed into DSP add_ln703_3843_fu_37664855_p2.
DSP Report: operator add_ln703_3843_fu_37664855_p2 is absorbed into DSP add_ln703_3843_fu_37664855_p2.
DSP Report: operator mul_ln1118_2726_fu_5343_p2 is absorbed into DSP add_ln703_3843_fu_37664855_p2.
DSP Report: Generating DSP mul_ln1118_1857_fu_5733_p2, operation Mode is: A''*(B:0x3fbd4).
DSP Report: register mul_ln1118_1857_fu_5733_p2 is absorbed into DSP mul_ln1118_1857_fu_5733_p2.
DSP Report: register mul_ln1118_1857_fu_5733_p2 is absorbed into DSP mul_ln1118_1857_fu_5733_p2.
DSP Report: operator mul_ln1118_1857_fu_5733_p2 is absorbed into DSP mul_ln1118_1857_fu_5733_p2.
DSP Report: Generating DSP mul_ln1118_1592_fu_5363_p2, operation Mode is: A''*(B:0x3fb71).
DSP Report: register mul_ln1118_1592_fu_5363_p2 is absorbed into DSP mul_ln1118_1592_fu_5363_p2.
DSP Report: register mul_ln1118_1592_fu_5363_p2 is absorbed into DSP mul_ln1118_1592_fu_5363_p2.
DSP Report: operator mul_ln1118_1592_fu_5363_p2 is absorbed into DSP mul_ln1118_1592_fu_5363_p2.
DSP Report: Generating DSP mul_ln1118_2566_fu_4779_p2, operation Mode is: A''*(B:0x3f847).
DSP Report: register mul_ln1118_2566_fu_4779_p2 is absorbed into DSP mul_ln1118_2566_fu_4779_p2.
DSP Report: register mul_ln1118_2566_fu_4779_p2 is absorbed into DSP mul_ln1118_2566_fu_4779_p2.
DSP Report: operator mul_ln1118_2566_fu_4779_p2 is absorbed into DSP mul_ln1118_2566_fu_4779_p2.
DSP Report: Generating DSP mul_ln1118_2552_fu_6207_p2, operation Mode is: A''*(B:0x3f9c8).
DSP Report: register mul_ln1118_2552_fu_6207_p2 is absorbed into DSP mul_ln1118_2552_fu_6207_p2.
DSP Report: register mul_ln1118_2552_fu_6207_p2 is absorbed into DSP mul_ln1118_2552_fu_6207_p2.
DSP Report: operator mul_ln1118_2552_fu_6207_p2 is absorbed into DSP mul_ln1118_2552_fu_6207_p2.
DSP Report: Generating DSP mul_ln1118_2689_fu_4766_p2, operation Mode is: A''*(B:0xa9).
DSP Report: register data_225_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2689_fu_4766_p2.
DSP Report: register data_225_V_read_1_reg_37676275_reg is absorbed into DSP mul_ln1118_2689_fu_4766_p2.
DSP Report: operator mul_ln1118_2689_fu_4766_p2 is absorbed into DSP mul_ln1118_2689_fu_4766_p2.
DSP Report: Generating DSP add_ln703_2816_fu_37658228_p2, operation Mode is: PCIN+A''*(B:0xb2).
DSP Report: register data_227_V_read_int_reg_reg is absorbed into DSP add_ln703_2816_fu_37658228_p2.
DSP Report: register data_227_V_read_1_reg_37676247_reg is absorbed into DSP add_ln703_2816_fu_37658228_p2.
DSP Report: operator add_ln703_2816_fu_37658228_p2 is absorbed into DSP add_ln703_2816_fu_37658228_p2.
DSP Report: operator mul_ln1118_2712_fu_4216_p2 is absorbed into DSP add_ln703_2816_fu_37658228_p2.
DSP Report: Generating DSP add_ln703_2816_reg_37682585_reg, operation Mode is: PCIN+A''*(B:0xa7).
DSP Report: register data_230_V_read_int_reg_reg is absorbed into DSP add_ln703_2816_reg_37682585_reg.
DSP Report: register data_230_V_read_1_reg_37676209_reg is absorbed into DSP add_ln703_2816_reg_37682585_reg.
DSP Report: register add_ln703_2816_reg_37682585_reg is absorbed into DSP add_ln703_2816_reg_37682585_reg.
DSP Report: operator add_ln703_2816_fu_37658228_p2 is absorbed into DSP add_ln703_2816_reg_37682585_reg.
DSP Report: operator mul_ln1118_2745_fu_7555_p2 is absorbed into DSP add_ln703_2816_reg_37682585_reg.
DSP Report: Generating DSP mul_ln1118_2758_fu_5538_p2, operation Mode is: A''*(B:0xe3).
DSP Report: register data_231_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2758_fu_5538_p2.
DSP Report: register data_231_V_read_1_reg_37676197_reg is absorbed into DSP mul_ln1118_2758_fu_5538_p2.
DSP Report: operator mul_ln1118_2758_fu_5538_p2 is absorbed into DSP mul_ln1118_2758_fu_5538_p2.
DSP Report: Generating DSP mul_ln1118_1846_fu_5722_p2, operation Mode is: A''*(B:0x3ff8d).
DSP Report: register mul_ln1118_1846_fu_5722_p2 is absorbed into DSP mul_ln1118_1846_fu_5722_p2.
DSP Report: register mul_ln1118_1846_fu_5722_p2 is absorbed into DSP mul_ln1118_1846_fu_5722_p2.
DSP Report: operator mul_ln1118_1846_fu_5722_p2 is absorbed into DSP mul_ln1118_1846_fu_5722_p2.
DSP Report: Generating DSP add_ln703_2818_reg_37682590_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_2818_reg_37682590_reg is absorbed into DSP add_ln703_2818_reg_37682590_reg.
DSP Report: operator add_ln703_2818_fu_37658240_p2 is absorbed into DSP add_ln703_2818_reg_37682590_reg.
DSP Report: Generating DSP mul_ln1118_2449_fu_5089_p2, operation Mode is: A''*(B:0xdc).
DSP Report: register data_205_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2449_fu_5089_p2.
DSP Report: register data_205_V_read_1_reg_37676535_reg is absorbed into DSP mul_ln1118_2449_fu_5089_p2.
DSP Report: operator mul_ln1118_2449_fu_5089_p2 is absorbed into DSP mul_ln1118_2449_fu_5089_p2.
DSP Report: Generating DSP add_ln703_3518_fu_37662798_p2, operation Mode is: PCIN+A''*(B:0xbc).
DSP Report: register data_206_V_read_int_reg_reg is absorbed into DSP add_ln703_3518_fu_37662798_p2.
DSP Report: register data_206_V_read_1_reg_37676521_reg is absorbed into DSP add_ln703_3518_fu_37662798_p2.
DSP Report: operator add_ln703_3518_fu_37662798_p2 is absorbed into DSP add_ln703_3518_fu_37662798_p2.
DSP Report: operator mul_ln1118_2460_fu_7311_p2 is absorbed into DSP add_ln703_3518_fu_37662798_p2.
DSP Report: Generating DSP add_ln703_3518_fu_37662798_p2, operation Mode is: PCIN+A''*(B:0xa4).
DSP Report: register data_212_V_read_int_reg_reg is absorbed into DSP add_ln703_3518_fu_37662798_p2.
DSP Report: register data_212_V_read_1_reg_37676442_reg is absorbed into DSP add_ln703_3518_fu_37662798_p2.
DSP Report: operator add_ln703_3518_fu_37662798_p2 is absorbed into DSP add_ln703_3518_fu_37662798_p2.
DSP Report: operator mul_ln1118_2533_fu_6798_p2 is absorbed into DSP add_ln703_3518_fu_37662798_p2.
DSP Report: Generating DSP mul_ln1118_2717_fu_6129_p2, operation Mode is: A''*(B:0xdf).
DSP Report: register data_227_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2717_fu_6129_p2.
DSP Report: register data_227_V_read_1_reg_37676247_reg is absorbed into DSP mul_ln1118_2717_fu_6129_p2.
DSP Report: operator mul_ln1118_2717_fu_6129_p2 is absorbed into DSP mul_ln1118_2717_fu_6129_p2.
DSP Report: Generating DSP add_ln703_3519_fu_37662804_p2, operation Mode is: PCIN+A''*(B:0xb9).
DSP Report: register data_230_V_read_int_reg_reg is absorbed into DSP add_ln703_3519_fu_37662804_p2.
DSP Report: register data_230_V_read_1_reg_37676209_reg is absorbed into DSP add_ln703_3519_fu_37662804_p2.
DSP Report: operator add_ln703_3519_fu_37662804_p2 is absorbed into DSP add_ln703_3519_fu_37662804_p2.
DSP Report: operator mul_ln1118_2750_fu_7572_p2 is absorbed into DSP add_ln703_3519_fu_37662804_p2.
DSP Report: Generating DSP mul_ln1118_1624_fu_5517_p2, operation Mode is: A''*(B:0x3ffa1).
DSP Report: register mul_ln1118_1624_fu_5517_p2 is absorbed into DSP mul_ln1118_1624_fu_5517_p2.
DSP Report: register mul_ln1118_1624_fu_5517_p2 is absorbed into DSP mul_ln1118_1624_fu_5517_p2.
DSP Report: operator mul_ln1118_1624_fu_5517_p2 is absorbed into DSP mul_ln1118_1624_fu_5517_p2.
DSP Report: Generating DSP add_ln703_3520_fu_37662814_p2, operation Mode is: C+A''*(B:0xe7).
DSP Report: register data_233_V_read_int_reg_reg is absorbed into DSP add_ln703_3520_fu_37662814_p2.
DSP Report: register data_233_V_read_1_reg_37676172_reg is absorbed into DSP add_ln703_3520_fu_37662814_p2.
DSP Report: operator add_ln703_3520_fu_37662814_p2 is absorbed into DSP add_ln703_3520_fu_37662814_p2.
DSP Report: operator mul_ln1118_2787_fu_6104_p2 is absorbed into DSP add_ln703_3520_fu_37662814_p2.
DSP Report: Generating DSP mul_ln1118_2603_fu_3849_p2, operation Mode is: A''*(B:0x3ff9e).
DSP Report: register mul_ln1118_2603_fu_3849_p2 is absorbed into DSP mul_ln1118_2603_fu_3849_p2.
DSP Report: register mul_ln1118_2603_fu_3849_p2 is absorbed into DSP mul_ln1118_2603_fu_3849_p2.
DSP Report: operator mul_ln1118_2603_fu_3849_p2 is absorbed into DSP mul_ln1118_2603_fu_3849_p2.
DSP Report: Generating DSP add_ln703_2823_fu_37658262_p2, operation Mode is: C+A''*(B:0x77).
DSP Report: register data_148_V_read_int_reg_reg is absorbed into DSP add_ln703_2823_fu_37658262_p2.
DSP Report: register data_148_V_read_1_reg_37677292_reg is absorbed into DSP add_ln703_2823_fu_37658262_p2.
DSP Report: operator add_ln703_2823_fu_37658262_p2 is absorbed into DSP add_ln703_2823_fu_37658262_p2.
DSP Report: operator mul_ln1118_1764_fu_6354_p2 is absorbed into DSP add_ln703_2823_fu_37658262_p2.
DSP Report: Generating DSP mul_ln1118_2805_fu_4496_p2, operation Mode is: A''*(B:0x3fb6d).
DSP Report: register mul_ln1118_2805_fu_4496_p2 is absorbed into DSP mul_ln1118_2805_fu_4496_p2.
DSP Report: register mul_ln1118_2805_fu_4496_p2 is absorbed into DSP mul_ln1118_2805_fu_4496_p2.
DSP Report: operator mul_ln1118_2805_fu_4496_p2 is absorbed into DSP mul_ln1118_2805_fu_4496_p2.
DSP Report: Generating DSP add_ln703_2763_fu_37657906_p2, operation Mode is: C+A''*(B:0x3f79a).
DSP Report: register add_ln703_2763_fu_37657906_p2 is absorbed into DSP add_ln703_2763_fu_37657906_p2.
DSP Report: register add_ln703_2763_fu_37657906_p2 is absorbed into DSP add_ln703_2763_fu_37657906_p2.
DSP Report: operator add_ln703_2763_fu_37657906_p2 is absorbed into DSP add_ln703_2763_fu_37657906_p2.
DSP Report: operator mul_ln1118_2863_fu_4666_p2 is absorbed into DSP add_ln703_2763_fu_37657906_p2.
DSP Report: Generating DSP mul_ln1118_1799_fu_6718_p2, operation Mode is: A''*(B:0x3fd73).
DSP Report: register mul_ln1118_1799_fu_6718_p2 is absorbed into DSP mul_ln1118_1799_fu_6718_p2.
DSP Report: register mul_ln1118_1799_fu_6718_p2 is absorbed into DSP mul_ln1118_1799_fu_6718_p2.
DSP Report: operator mul_ln1118_1799_fu_6718_p2 is absorbed into DSP mul_ln1118_1799_fu_6718_p2.
DSP Report: Generating DSP mul_ln1118_2894_fu_5189_p2, operation Mode is: A''*(B:0x3f8f2).
DSP Report: register mul_ln1118_2894_fu_5189_p2 is absorbed into DSP mul_ln1118_2894_fu_5189_p2.
DSP Report: register mul_ln1118_2894_fu_5189_p2 is absorbed into DSP mul_ln1118_2894_fu_5189_p2.
DSP Report: operator mul_ln1118_2894_fu_5189_p2 is absorbed into DSP mul_ln1118_2894_fu_5189_p2.
DSP Report: Generating DSP mul_ln1118_2227_fu_6215_p2, operation Mode is: A''*(B:0x3fc22).
DSP Report: register mul_ln1118_2227_fu_6215_p2 is absorbed into DSP mul_ln1118_2227_fu_6215_p2.
DSP Report: register mul_ln1118_2227_fu_6215_p2 is absorbed into DSP mul_ln1118_2227_fu_6215_p2.
DSP Report: operator mul_ln1118_2227_fu_6215_p2 is absorbed into DSP mul_ln1118_2227_fu_6215_p2.
DSP Report: Generating DSP mul_ln1118_1896_fu_6267_p2, operation Mode is: A''*(B:0x3fdac).
DSP Report: register mul_ln1118_1896_fu_6267_p2 is absorbed into DSP mul_ln1118_1896_fu_6267_p2.
DSP Report: register mul_ln1118_1896_fu_6267_p2 is absorbed into DSP mul_ln1118_1896_fu_6267_p2.
DSP Report: operator mul_ln1118_1896_fu_6267_p2 is absorbed into DSP mul_ln1118_1896_fu_6267_p2.
DSP Report: Generating DSP mul_ln1118_2879_fu_4964_p2, operation Mode is: A''*(B:0x3f994).
DSP Report: register mul_ln1118_2879_fu_4964_p2 is absorbed into DSP mul_ln1118_2879_fu_4964_p2.
DSP Report: register mul_ln1118_2879_fu_4964_p2 is absorbed into DSP mul_ln1118_2879_fu_4964_p2.
DSP Report: operator mul_ln1118_2879_fu_4964_p2 is absorbed into DSP mul_ln1118_2879_fu_4964_p2.
DSP Report: Generating DSP mul_ln1118_2490_fu_6814_p2, operation Mode is: A''*(B:0x3fd1e).
DSP Report: register mul_ln1118_2490_fu_6814_p2 is absorbed into DSP mul_ln1118_2490_fu_6814_p2.
DSP Report: register mul_ln1118_2490_fu_6814_p2 is absorbed into DSP mul_ln1118_2490_fu_6814_p2.
DSP Report: operator mul_ln1118_2490_fu_6814_p2 is absorbed into DSP mul_ln1118_2490_fu_6814_p2.
DSP Report: Generating DSP mul_ln1118_2464_fu_7457_p2, operation Mode is: A''*(B:0x3fd14).
DSP Report: register mul_ln1118_2464_fu_7457_p2 is absorbed into DSP mul_ln1118_2464_fu_7457_p2.
DSP Report: register mul_ln1118_2464_fu_7457_p2 is absorbed into DSP mul_ln1118_2464_fu_7457_p2.
DSP Report: operator mul_ln1118_2464_fu_7457_p2 is absorbed into DSP mul_ln1118_2464_fu_7457_p2.
DSP Report: Generating DSP mul_ln1118_2795_fu_5033_p2, operation Mode is: A''*(B:0x3fda4).
DSP Report: register mul_ln1118_2795_fu_5033_p2 is absorbed into DSP mul_ln1118_2795_fu_5033_p2.
DSP Report: register mul_ln1118_2795_fu_5033_p2 is absorbed into DSP mul_ln1118_2795_fu_5033_p2.
DSP Report: operator mul_ln1118_2795_fu_5033_p2 is absorbed into DSP mul_ln1118_2795_fu_5033_p2.
DSP Report: Generating DSP mul_ln1118_2514_fu_6885_p2, operation Mode is: A''*(B:0x3fc46).
DSP Report: register mul_ln1118_2514_fu_6885_p2 is absorbed into DSP mul_ln1118_2514_fu_6885_p2.
DSP Report: register mul_ln1118_2514_fu_6885_p2 is absorbed into DSP mul_ln1118_2514_fu_6885_p2.
DSP Report: operator mul_ln1118_2514_fu_6885_p2 is absorbed into DSP mul_ln1118_2514_fu_6885_p2.
DSP Report: Generating DSP mul_ln1118_2501_fu_5658_p2, operation Mode is: A''*(B:0x3fc7a).
DSP Report: register mul_ln1118_2501_fu_5658_p2 is absorbed into DSP mul_ln1118_2501_fu_5658_p2.
DSP Report: register mul_ln1118_2501_fu_5658_p2 is absorbed into DSP mul_ln1118_2501_fu_5658_p2.
DSP Report: operator mul_ln1118_2501_fu_5658_p2 is absorbed into DSP mul_ln1118_2501_fu_5658_p2.
DSP Report: Generating DSP mul_ln1118_2502_fu_3828_p2, operation Mode is: A''*(B:0x97).
DSP Report: register data_210_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2502_fu_3828_p2.
DSP Report: register data_210_V_read_1_reg_37676464_reg is absorbed into DSP mul_ln1118_2502_fu_3828_p2.
DSP Report: operator mul_ln1118_2502_fu_3828_p2 is absorbed into DSP mul_ln1118_2502_fu_3828_p2.
DSP Report: Generating DSP add_ln703_2916_fu_37658892_p2, operation Mode is: PCIN+A''*(B:0xe1).
DSP Report: register data_225_V_read_int_reg_reg is absorbed into DSP add_ln703_2916_fu_37658892_p2.
DSP Report: register data_225_V_read_1_reg_37676275_reg is absorbed into DSP add_ln703_2916_fu_37658892_p2.
DSP Report: operator add_ln703_2916_fu_37658892_p2 is absorbed into DSP add_ln703_2916_fu_37658892_p2.
DSP Report: operator mul_ln1118_2690_fu_5930_p2 is absorbed into DSP add_ln703_2916_fu_37658892_p2.
DSP Report: Generating DSP add_ln703_2916_fu_37658892_p2, operation Mode is: PCIN+A''*(B:0xe8).
DSP Report: register data_216_V_read_int_reg_reg is absorbed into DSP add_ln703_2916_fu_37658892_p2.
DSP Report: register data_216_V_read_1_reg_37676392_reg is absorbed into DSP add_ln703_2916_fu_37658892_p2.
DSP Report: operator add_ln703_2916_fu_37658892_p2 is absorbed into DSP add_ln703_2916_fu_37658892_p2.
DSP Report: operator mul_ln1118_2580_fu_6553_p2 is absorbed into DSP add_ln703_2916_fu_37658892_p2.
DSP Report: Generating DSP add_ln703_2916_fu_37658892_p2, operation Mode is: PCIN+A''*(B:0xd7).
DSP Report: register data_223_V_read_int_reg_reg is absorbed into DSP add_ln703_2916_fu_37658892_p2.
DSP Report: register data_223_V_read_1_reg_37676302_reg is absorbed into DSP add_ln703_2916_fu_37658892_p2.
DSP Report: operator add_ln703_2916_fu_37658892_p2 is absorbed into DSP add_ln703_2916_fu_37658892_p2.
DSP Report: operator mul_ln1118_2663_fu_6238_p2 is absorbed into DSP add_ln703_2916_fu_37658892_p2.
DSP Report: Generating DSP add_ln703_2916_fu_37658892_p2, operation Mode is: PCIN+A''*(B:0xd9).
DSP Report: register data_226_V_read_int_reg_reg is absorbed into DSP add_ln703_2916_fu_37658892_p2.
DSP Report: register data_226_V_read_1_reg_37676262_reg is absorbed into DSP add_ln703_2916_fu_37658892_p2.
DSP Report: operator add_ln703_2916_fu_37658892_p2 is absorbed into DSP add_ln703_2916_fu_37658892_p2.
DSP Report: operator mul_ln1118_2701_fu_6026_p2 is absorbed into DSP add_ln703_2916_fu_37658892_p2.
DSP Report: Generating DSP add_ln703_2916_fu_37658892_p2, operation Mode is: PCIN+A''*(B:0x98).
DSP Report: register data_219_V_read_int_reg_reg is absorbed into DSP add_ln703_2916_fu_37658892_p2.
DSP Report: register data_219_V_read_1_reg_37676358_reg is absorbed into DSP add_ln703_2916_fu_37658892_p2.
DSP Report: operator add_ln703_2916_fu_37658892_p2 is absorbed into DSP add_ln703_2916_fu_37658892_p2.
DSP Report: operator mul_ln1118_2618_fu_5144_p2 is absorbed into DSP add_ln703_2916_fu_37658892_p2.
DSP Report: Generating DSP add_ln703_2916_fu_37658892_p2, operation Mode is: PCIN+A''*(B:0xe5).
DSP Report: register data_214_V_read_int_reg_reg is absorbed into DSP add_ln703_2916_fu_37658892_p2.
DSP Report: register data_214_V_read_1_reg_37676418_reg is absorbed into DSP add_ln703_2916_fu_37658892_p2.
DSP Report: operator add_ln703_2916_fu_37658892_p2 is absorbed into DSP add_ln703_2916_fu_37658892_p2.
DSP Report: operator mul_ln1118_2554_fu_6342_p2 is absorbed into DSP add_ln703_2916_fu_37658892_p2.
DSP Report: Generating DSP mul_ln1118_2478_fu_6328_p2, operation Mode is: A''*(B:0xd7).
DSP Report: register data_208_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2478_fu_6328_p2.
DSP Report: register data_208_V_read_1_reg_37676493_reg is absorbed into DSP mul_ln1118_2478_fu_6328_p2.
DSP Report: operator mul_ln1118_2478_fu_6328_p2 is absorbed into DSP mul_ln1118_2478_fu_6328_p2.
DSP Report: Generating DSP add_ln703_2909_fu_37658826_p2, operation Mode is: PCIN+A:B''+C'.
DSP Report: register add_ln703_2909_fu_37658826_p2 is absorbed into DSP add_ln703_2909_fu_37658826_p2.
DSP Report: register add_ln703_2909_fu_37658826_p2 is absorbed into DSP add_ln703_2909_fu_37658826_p2.
DSP Report: register add_ln703_2909_fu_37658826_p2 is absorbed into DSP add_ln703_2909_fu_37658826_p2.
DSP Report: operator add_ln703_2909_fu_37658826_p2 is absorbed into DSP add_ln703_2909_fu_37658826_p2.
DSP Report: Generating DSP add_ln703_2916_reg_37682685_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register add_ln703_2916_reg_37682685_reg is absorbed into DSP add_ln703_2916_reg_37682685_reg.
DSP Report: operator add_ln703_2916_fu_37658892_p2 is absorbed into DSP add_ln703_2916_reg_37682685_reg.
DSP Report: Generating DSP add_ln703_2951_fu_37659142_p2, operation Mode is: C+A''*(B:0x71).
DSP Report: register data_240_V_read_int_reg_reg is absorbed into DSP add_ln703_2951_fu_37659142_p2.
DSP Report: register data_240_V_read_1_reg_37676076_reg is absorbed into DSP add_ln703_2951_fu_37659142_p2.
DSP Report: operator add_ln703_2951_fu_37659142_p2 is absorbed into DSP add_ln703_2951_fu_37659142_p2.
DSP Report: operator mul_ln1118_2864_fu_4667_p2 is absorbed into DSP add_ln703_2951_fu_37659142_p2.
DSP Report: Generating DSP mul_ln1118_1702_fu_5471_p2, operation Mode is: A''*(B:0x35).
DSP Report: register data_143_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1702_fu_5471_p2.
DSP Report: register data_143_V_read_1_reg_37677354_reg is absorbed into DSP mul_ln1118_1702_fu_5471_p2.
DSP Report: operator mul_ln1118_1702_fu_5471_p2 is absorbed into DSP mul_ln1118_1702_fu_5471_p2.
DSP Report: Generating DSP add_ln703_2969_fu_37659262_p2, operation Mode is: PCIN+(A:0x0):B''+C'.
DSP Report: register add_ln703_2969_fu_37659262_p2 is absorbed into DSP add_ln703_2969_fu_37659262_p2.
DSP Report: register add_ln703_2969_fu_37659262_p2 is absorbed into DSP add_ln703_2969_fu_37659262_p2.
DSP Report: register add_ln703_2969_fu_37659262_p2 is absorbed into DSP add_ln703_2969_fu_37659262_p2.
DSP Report: operator add_ln703_2969_fu_37659262_p2 is absorbed into DSP add_ln703_2969_fu_37659262_p2.
DSP Report: Generating DSP mul_ln1118_2796_fu_5034_p2, operation Mode is: A''*(B:0x3fdd0).
DSP Report: register mul_ln1118_2796_fu_5034_p2 is absorbed into DSP mul_ln1118_2796_fu_5034_p2.
DSP Report: register mul_ln1118_2796_fu_5034_p2 is absorbed into DSP mul_ln1118_2796_fu_5034_p2.
DSP Report: operator mul_ln1118_2796_fu_5034_p2 is absorbed into DSP mul_ln1118_2796_fu_5034_p2.
DSP Report: Generating DSP mul_ln1118_2479_fu_6333_p2, operation Mode is: A''*(B:0x3fcdb).
DSP Report: register mul_ln1118_2479_fu_6333_p2 is absorbed into DSP mul_ln1118_2479_fu_6333_p2.
DSP Report: register mul_ln1118_2479_fu_6333_p2 is absorbed into DSP mul_ln1118_2479_fu_6333_p2.
DSP Report: operator mul_ln1118_2479_fu_6333_p2 is absorbed into DSP mul_ln1118_2479_fu_6333_p2.
DSP Report: Generating DSP mul_ln1118_2516_fu_3852_p2, operation Mode is: A''*(B:0x3fd72).
DSP Report: register mul_ln1118_2516_fu_3852_p2 is absorbed into DSP mul_ln1118_2516_fu_3852_p2.
DSP Report: register mul_ln1118_2516_fu_3852_p2 is absorbed into DSP mul_ln1118_2516_fu_3852_p2.
DSP Report: operator mul_ln1118_2516_fu_3852_p2 is absorbed into DSP mul_ln1118_2516_fu_3852_p2.
DSP Report: Generating DSP mul_ln1118_2820_fu_4405_p2, operation Mode is: A''*(B:0x3fd98).
DSP Report: register mul_ln1118_2820_fu_4405_p2 is absorbed into DSP mul_ln1118_2820_fu_4405_p2.
DSP Report: register mul_ln1118_2820_fu_4405_p2 is absorbed into DSP mul_ln1118_2820_fu_4405_p2.
DSP Report: operator mul_ln1118_2820_fu_4405_p2 is absorbed into DSP mul_ln1118_2820_fu_4405_p2.
DSP Report: Generating DSP mul_ln1118_2843_fu_7616_p2, operation Mode is: A''*(B:0x3fc5c).
DSP Report: register mul_ln1118_2843_fu_7616_p2 is absorbed into DSP mul_ln1118_2843_fu_7616_p2.
DSP Report: register mul_ln1118_2843_fu_7616_p2 is absorbed into DSP mul_ln1118_2843_fu_7616_p2.
DSP Report: operator mul_ln1118_2843_fu_7616_p2 is absorbed into DSP mul_ln1118_2843_fu_7616_p2.
DSP Report: Generating DSP add_ln703_3031_fu_37659648_p2, operation Mode is: C+A''*(B:0x223).
DSP Report: register data_70_V_read_int_reg_reg is absorbed into DSP add_ln703_3031_fu_37659648_p2.
DSP Report: register data_70_V_read_1_reg_37678318_reg is absorbed into DSP add_ln703_3031_fu_37659648_p2.
DSP Report: operator add_ln703_3031_fu_37659648_p2 is absorbed into DSP add_ln703_3031_fu_37659648_p2.
DSP Report: operator mul_ln1118_832_fu_4520_p2 is absorbed into DSP add_ln703_3031_fu_37659648_p2.
DSP Report: Generating DSP mul_ln1118_2628_fu_7171_p2, operation Mode is: A''*(B:0x3ff67).
DSP Report: register mul_ln1118_2628_fu_7171_p2 is absorbed into DSP mul_ln1118_2628_fu_7171_p2.
DSP Report: register mul_ln1118_2628_fu_7171_p2 is absorbed into DSP mul_ln1118_2628_fu_7171_p2.
DSP Report: operator mul_ln1118_2628_fu_7171_p2 is absorbed into DSP mul_ln1118_2628_fu_7171_p2.
DSP Report: Generating DSP mul_ln1118_2600_fu_5994_p2, operation Mode is: A''*(B:0x3ff77).
DSP Report: register mul_ln1118_2600_fu_5994_p2 is absorbed into DSP mul_ln1118_2600_fu_5994_p2.
DSP Report: register mul_ln1118_2600_fu_5994_p2 is absorbed into DSP mul_ln1118_2600_fu_5994_p2.
DSP Report: operator mul_ln1118_2600_fu_5994_p2 is absorbed into DSP mul_ln1118_2600_fu_5994_p2.
DSP Report: Generating DSP mul_ln1118_2792_fu_6951_p2, operation Mode is: A''*(B:0x3ff39).
DSP Report: register mul_ln1118_2792_fu_6951_p2 is absorbed into DSP mul_ln1118_2792_fu_6951_p2.
DSP Report: register mul_ln1118_2792_fu_6951_p2 is absorbed into DSP mul_ln1118_2792_fu_6951_p2.
DSP Report: operator mul_ln1118_2792_fu_6951_p2 is absorbed into DSP mul_ln1118_2792_fu_6951_p2.
DSP Report: Generating DSP mul_ln1118_2743_fu_4503_p2, operation Mode is: A''*(B:0x3ff55).
DSP Report: register mul_ln1118_2743_fu_4503_p2 is absorbed into DSP mul_ln1118_2743_fu_4503_p2.
DSP Report: register mul_ln1118_2743_fu_4503_p2 is absorbed into DSP mul_ln1118_2743_fu_4503_p2.
DSP Report: operator mul_ln1118_2743_fu_4503_p2 is absorbed into DSP mul_ln1118_2743_fu_4503_p2.
DSP Report: Generating DSP mul_ln1118_2710_fu_6120_p2, operation Mode is: A''*(B:0x3ff28).
DSP Report: register mul_ln1118_2710_fu_6120_p2 is absorbed into DSP mul_ln1118_2710_fu_6120_p2.
DSP Report: register mul_ln1118_2710_fu_6120_p2 is absorbed into DSP mul_ln1118_2710_fu_6120_p2.
DSP Report: operator mul_ln1118_2710_fu_6120_p2 is absorbed into DSP mul_ln1118_2710_fu_6120_p2.
DSP Report: Generating DSP mul_ln1118_2882_fu_5870_p2, operation Mode is: A''*(B:0x3fdf7).
DSP Report: register mul_ln1118_2882_fu_5870_p2 is absorbed into DSP mul_ln1118_2882_fu_5870_p2.
DSP Report: register mul_ln1118_2882_fu_5870_p2 is absorbed into DSP mul_ln1118_2882_fu_5870_p2.
DSP Report: operator mul_ln1118_2882_fu_5870_p2 is absorbed into DSP mul_ln1118_2882_fu_5870_p2.
DSP Report: Generating DSP mul_ln1118_2714_fu_5322_p2, operation Mode is: A''*(B:0x3ff77).
DSP Report: register mul_ln1118_2714_fu_5322_p2 is absorbed into DSP mul_ln1118_2714_fu_5322_p2.
DSP Report: register mul_ln1118_2714_fu_5322_p2 is absorbed into DSP mul_ln1118_2714_fu_5322_p2.
DSP Report: operator mul_ln1118_2714_fu_5322_p2 is absorbed into DSP mul_ln1118_2714_fu_5322_p2.
DSP Report: Generating DSP mul_ln1118_2634_fu_5607_p2, operation Mode is: A''*(B:0x3ff62).
DSP Report: register mul_ln1118_2634_fu_5607_p2 is absorbed into DSP mul_ln1118_2634_fu_5607_p2.
DSP Report: register mul_ln1118_2634_fu_5607_p2 is absorbed into DSP mul_ln1118_2634_fu_5607_p2.
DSP Report: operator mul_ln1118_2634_fu_5607_p2 is absorbed into DSP mul_ln1118_2634_fu_5607_p2.
DSP Report: Generating DSP mul_ln1118_2665_fu_7180_p2, operation Mode is: A''*(B:0x3ff6e).
DSP Report: register mul_ln1118_2665_fu_7180_p2 is absorbed into DSP mul_ln1118_2665_fu_7180_p2.
DSP Report: register mul_ln1118_2665_fu_7180_p2 is absorbed into DSP mul_ln1118_2665_fu_7180_p2.
DSP Report: operator mul_ln1118_2665_fu_7180_p2 is absorbed into DSP mul_ln1118_2665_fu_7180_p2.
DSP Report: Generating DSP mul_ln1118_2869_fu_6400_p2, operation Mode is: A''*(B:0x3fdbc).
DSP Report: register mul_ln1118_2869_fu_6400_p2 is absorbed into DSP mul_ln1118_2869_fu_6400_p2.
DSP Report: register mul_ln1118_2869_fu_6400_p2 is absorbed into DSP mul_ln1118_2869_fu_6400_p2.
DSP Report: operator mul_ln1118_2869_fu_6400_p2 is absorbed into DSP mul_ln1118_2869_fu_6400_p2.
DSP Report: Generating DSP mul_ln1118_2728_fu_5813_p2, operation Mode is: A''*(B:0x3fd51).
DSP Report: register mul_ln1118_2728_fu_5813_p2 is absorbed into DSP mul_ln1118_2728_fu_5813_p2.
DSP Report: register mul_ln1118_2728_fu_5813_p2 is absorbed into DSP mul_ln1118_2728_fu_5813_p2.
DSP Report: operator mul_ln1118_2728_fu_5813_p2 is absorbed into DSP mul_ln1118_2728_fu_5813_p2.
DSP Report: Generating DSP mul_ln1118_2860_fu_5760_p2, operation Mode is: A''*(B:0x3fef3).
DSP Report: register mul_ln1118_2860_fu_5760_p2 is absorbed into DSP mul_ln1118_2860_fu_5760_p2.
DSP Report: register mul_ln1118_2860_fu_5760_p2 is absorbed into DSP mul_ln1118_2860_fu_5760_p2.
DSP Report: operator mul_ln1118_2860_fu_5760_p2 is absorbed into DSP mul_ln1118_2860_fu_5760_p2.
DSP Report: Generating DSP mul_ln1118_2755_fu_7584_p2, operation Mode is: A''*(B:0x3fec5).
DSP Report: register mul_ln1118_2755_fu_7584_p2 is absorbed into DSP mul_ln1118_2755_fu_7584_p2.
DSP Report: register mul_ln1118_2755_fu_7584_p2 is absorbed into DSP mul_ln1118_2755_fu_7584_p2.
DSP Report: operator mul_ln1118_2755_fu_7584_p2 is absorbed into DSP mul_ln1118_2755_fu_7584_p2.
DSP Report: Generating DSP mul_ln1118_2827_fu_7201_p2, operation Mode is: A''*(B:0x3fedd).
DSP Report: register mul_ln1118_2827_fu_7201_p2 is absorbed into DSP mul_ln1118_2827_fu_7201_p2.
DSP Report: register mul_ln1118_2827_fu_7201_p2 is absorbed into DSP mul_ln1118_2827_fu_7201_p2.
DSP Report: operator mul_ln1118_2827_fu_7201_p2 is absorbed into DSP mul_ln1118_2827_fu_7201_p2.
DSP Report: Generating DSP mul_ln1118_2581_fu_3823_p2, operation Mode is: A''*(B:0x113).
DSP Report: register data_216_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2581_fu_3823_p2.
DSP Report: register data_216_V_read_1_reg_37676392_reg is absorbed into DSP mul_ln1118_2581_fu_3823_p2.
DSP Report: operator mul_ln1118_2581_fu_3823_p2 is absorbed into DSP mul_ln1118_2581_fu_3823_p2.
DSP Report: Generating DSP add_ln703_3240_fu_37660996_p2, operation Mode is: PCIN+A''*(B:0x1aa).
DSP Report: register data_222_V_read_int_reg_reg is absorbed into DSP add_ln703_3240_fu_37660996_p2.
DSP Report: register data_222_V_read_1_reg_37676313_reg is absorbed into DSP add_ln703_3240_fu_37660996_p2.
DSP Report: operator add_ln703_3240_fu_37660996_p2 is absorbed into DSP add_ln703_3240_fu_37660996_p2.
DSP Report: operator mul_ln1118_2654_fu_4551_p2 is absorbed into DSP add_ln703_3240_fu_37660996_p2.
DSP Report: Generating DSP add_ln703_3240_fu_37660996_p2, operation Mode is: PCIN+A''*(B:0x114).
DSP Report: register data_223_V_read_int_reg_reg is absorbed into DSP add_ln703_3240_fu_37660996_p2.
DSP Report: register data_223_V_read_1_reg_37676302_reg is absorbed into DSP add_ln703_3240_fu_37660996_p2.
DSP Report: operator add_ln703_3240_fu_37660996_p2 is absorbed into DSP add_ln703_3240_fu_37660996_p2.
DSP Report: operator mul_ln1118_2666_fu_7178_p2 is absorbed into DSP add_ln703_3240_fu_37660996_p2.
DSP Report: Generating DSP add_ln703_3240_reg_37682985_reg, operation Mode is: PCIN+A''*(B:0x1c5).
DSP Report: register data_219_V_read_int_reg_reg is absorbed into DSP add_ln703_3240_reg_37682985_reg.
DSP Report: register data_219_V_read_1_reg_37676358_reg is absorbed into DSP add_ln703_3240_reg_37682985_reg.
DSP Report: register add_ln703_3240_reg_37682985_reg is absorbed into DSP add_ln703_3240_reg_37682985_reg.
DSP Report: operator add_ln703_3240_fu_37660996_p2 is absorbed into DSP add_ln703_3240_reg_37682985_reg.
DSP Report: operator mul_ln1118_2621_fu_4080_p2 is absorbed into DSP add_ln703_3240_reg_37682985_reg.
DSP Report: Generating DSP mul_ln1118_2822_fu_7188_p2, operation Mode is: A''*(B:0x3ff4c).
DSP Report: register mul_ln1118_2822_fu_7188_p2 is absorbed into DSP mul_ln1118_2822_fu_7188_p2.
DSP Report: register mul_ln1118_2822_fu_7188_p2 is absorbed into DSP mul_ln1118_2822_fu_7188_p2.
DSP Report: operator mul_ln1118_2822_fu_7188_p2 is absorbed into DSP mul_ln1118_2822_fu_7188_p2.
DSP Report: Generating DSP mul_ln1118_2607_fu_4061_p2, operation Mode is: A''*(B:0x3ff76).
DSP Report: register mul_ln1118_2607_fu_4061_p2 is absorbed into DSP mul_ln1118_2607_fu_4061_p2.
DSP Report: register mul_ln1118_2607_fu_4061_p2 is absorbed into DSP mul_ln1118_2607_fu_4061_p2.
DSP Report: operator mul_ln1118_2607_fu_4061_p2 is absorbed into DSP mul_ln1118_2607_fu_4061_p2.
DSP Report: Generating DSP mul_ln1118_2834_fu_7300_p2, operation Mode is: A''*(B:0x3ff45).
DSP Report: register mul_ln1118_2834_fu_7300_p2 is absorbed into DSP mul_ln1118_2834_fu_7300_p2.
DSP Report: register mul_ln1118_2834_fu_7300_p2 is absorbed into DSP mul_ln1118_2834_fu_7300_p2.
DSP Report: operator mul_ln1118_2834_fu_7300_p2 is absorbed into DSP mul_ln1118_2834_fu_7300_p2.
DSP Report: Generating DSP add_ln703_3248_fu_37661054_p2, operation Mode is: C+A''*(B:0x96).
DSP Report: register data_184_V_read_int_reg_reg is absorbed into DSP add_ln703_3248_fu_37661054_p2.
DSP Report: register data_184_V_read_1_reg_37676819_reg is absorbed into DSP add_ln703_3248_fu_37661054_p2.
DSP Report: operator add_ln703_3248_fu_37661054_p2 is absorbed into DSP add_ln703_3248_fu_37661054_p2.
DSP Report: operator mul_ln1118_2207_fu_6193_p2 is absorbed into DSP add_ln703_3248_fu_37661054_p2.
DSP Report: Generating DSP mul_ln1118_2445_fu_6920_p2, operation Mode is: A''*(B:0xdb).
DSP Report: register data_205_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2445_fu_6920_p2.
DSP Report: register data_205_V_read_1_reg_37676535_reg is absorbed into DSP mul_ln1118_2445_fu_6920_p2.
DSP Report: operator mul_ln1118_2445_fu_6920_p2 is absorbed into DSP mul_ln1118_2445_fu_6920_p2.
DSP Report: Generating DSP add_ln703_3249_fu_37661064_p2, operation Mode is: PCIN+A''*(B:0xec).
DSP Report: register data_212_V_read_int_reg_reg is absorbed into DSP add_ln703_3249_fu_37661064_p2.
DSP Report: register data_212_V_read_1_reg_37676442_reg is absorbed into DSP add_ln703_3249_fu_37661064_p2.
DSP Report: operator add_ln703_3249_fu_37661064_p2 is absorbed into DSP add_ln703_3249_fu_37661064_p2.
DSP Report: operator mul_ln1118_2529_fu_3891_p2 is absorbed into DSP add_ln703_3249_fu_37661064_p2.
DSP Report: Generating DSP mul_ln1118_2244_fu_6198_p2, operation Mode is: A''*(B:0x3ff4a).
DSP Report: register mul_ln1118_2244_fu_6198_p2 is absorbed into DSP mul_ln1118_2244_fu_6198_p2.
DSP Report: register mul_ln1118_2244_fu_6198_p2 is absorbed into DSP mul_ln1118_2244_fu_6198_p2.
DSP Report: operator mul_ln1118_2244_fu_6198_p2 is absorbed into DSP mul_ln1118_2244_fu_6198_p2.
DSP Report: Generating DSP mul_ln1118_2186_fu_4919_p2, operation Mode is: A''*(B:0x3ff11).
DSP Report: register mul_ln1118_2186_fu_4919_p2 is absorbed into DSP mul_ln1118_2186_fu_4919_p2.
DSP Report: register mul_ln1118_2186_fu_4919_p2 is absorbed into DSP mul_ln1118_2186_fu_4919_p2.
DSP Report: operator mul_ln1118_2186_fu_4919_p2 is absorbed into DSP mul_ln1118_2186_fu_4919_p2.
DSP Report: Generating DSP mul_ln1118_2160_fu_4156_p2, operation Mode is: A''*(B:0x3ff51).
DSP Report: register mul_ln1118_2160_fu_4156_p2 is absorbed into DSP mul_ln1118_2160_fu_4156_p2.
DSP Report: register mul_ln1118_2160_fu_4156_p2 is absorbed into DSP mul_ln1118_2160_fu_4156_p2.
DSP Report: operator mul_ln1118_2160_fu_4156_p2 is absorbed into DSP mul_ln1118_2160_fu_4156_p2.
DSP Report: Generating DSP add_ln703_3582_fu_37663154_p2, operation Mode is: C+A''*(B:0x17f).
DSP Report: register data_220_V_read_int_reg_reg is absorbed into DSP add_ln703_3582_fu_37663154_p2.
DSP Report: register data_220_V_read_1_reg_37676344_reg is absorbed into DSP add_ln703_3582_fu_37663154_p2.
DSP Report: operator add_ln703_3582_fu_37663154_p2 is absorbed into DSP add_ln703_3582_fu_37663154_p2.
DSP Report: operator mul_ln1118_2637_fu_6979_p2 is absorbed into DSP add_ln703_3582_fu_37663154_p2.
DSP Report: Generating DSP mul_ln1118_2496_fu_5063_p2, operation Mode is: A''*(B:0x3ff4a).
DSP Report: register mul_ln1118_2496_fu_5063_p2 is absorbed into DSP mul_ln1118_2496_fu_5063_p2.
DSP Report: register mul_ln1118_2496_fu_5063_p2 is absorbed into DSP mul_ln1118_2496_fu_5063_p2.
DSP Report: operator mul_ln1118_2496_fu_5063_p2 is absorbed into DSP mul_ln1118_2496_fu_5063_p2.
DSP Report: Generating DSP mul_ln1118_2268_fu_5973_p2, operation Mode is: A''*(B:0x85).
DSP Report: register data_189_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2268_fu_5973_p2.
DSP Report: register data_189_V_read_1_reg_37676749_reg is absorbed into DSP mul_ln1118_2268_fu_5973_p2.
DSP Report: operator mul_ln1118_2268_fu_5973_p2 is absorbed into DSP mul_ln1118_2268_fu_5973_p2.
DSP Report: Generating DSP add_ln703_3586_fu_37663186_p2, operation Mode is: PCIN+A:B''+C'.
DSP Report: register add_ln703_3586_fu_37663186_p2 is absorbed into DSP add_ln703_3586_fu_37663186_p2.
DSP Report: register add_ln703_3586_fu_37663186_p2 is absorbed into DSP add_ln703_3586_fu_37663186_p2.
DSP Report: register add_ln703_3586_fu_37663186_p2 is absorbed into DSP add_ln703_3586_fu_37663186_p2.
DSP Report: operator add_ln703_3586_fu_37663186_p2 is absorbed into DSP add_ln703_3586_fu_37663186_p2.
DSP Report: Generating DSP mul_ln1118_2671_fu_7040_p2, operation Mode is: A''*(B:0xdb).
DSP Report: register data_223_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2671_fu_7040_p2.
DSP Report: register data_223_V_read_1_reg_37676302_reg is absorbed into DSP mul_ln1118_2671_fu_7040_p2.
DSP Report: operator mul_ln1118_2671_fu_7040_p2 is absorbed into DSP mul_ln1118_2671_fu_7040_p2.
DSP Report: Generating DSP add_ln703_3591_fu_37663222_p2, operation Mode is: PCIN+A''*(B:0x8d).
DSP Report: register data_206_V_read_int_reg_reg is absorbed into DSP add_ln703_3591_fu_37663222_p2.
DSP Report: register data_206_V_read_1_reg_37676521_reg is absorbed into DSP add_ln703_3591_fu_37663222_p2.
DSP Report: operator add_ln703_3591_fu_37663222_p2 is absorbed into DSP add_ln703_3591_fu_37663222_p2.
DSP Report: operator mul_ln1118_2461_fu_3831_p2 is absorbed into DSP add_ln703_3591_fu_37663222_p2.
DSP Report: Generating DSP add_ln703_3591_fu_37663222_p2, operation Mode is: PCIN+A''*(B:0xee).
DSP Report: register data_208_V_read_int_reg_reg is absorbed into DSP add_ln703_3591_fu_37663222_p2.
DSP Report: register data_208_V_read_1_reg_37676493_reg is absorbed into DSP add_ln703_3591_fu_37663222_p2.
DSP Report: operator add_ln703_3591_fu_37663222_p2 is absorbed into DSP add_ln703_3591_fu_37663222_p2.
DSP Report: operator mul_ln1118_2484_fu_6540_p2 is absorbed into DSP add_ln703_3591_fu_37663222_p2.
DSP Report: Generating DSP add_ln703_3591_reg_37683380_reg, operation Mode is: PCIN+A''*(B:0xeb).
DSP Report: register data_219_V_read_int_reg_reg is absorbed into DSP add_ln703_3591_reg_37683380_reg.
DSP Report: register data_219_V_read_1_reg_37676358_reg is absorbed into DSP add_ln703_3591_reg_37683380_reg.
DSP Report: register add_ln703_3591_reg_37683380_reg is absorbed into DSP add_ln703_3591_reg_37683380_reg.
DSP Report: operator add_ln703_3591_fu_37663222_p2 is absorbed into DSP add_ln703_3591_reg_37683380_reg.
DSP Report: operator mul_ln1118_2624_fu_3842_p2 is absorbed into DSP add_ln703_3591_reg_37683380_reg.
DSP Report: Generating DSP mul_ln1118_2694_fu_5183_p2, operation Mode is: A''*(B:0xdf).
DSP Report: register data_225_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2694_fu_5183_p2.
DSP Report: register data_225_V_read_1_reg_37676275_reg is absorbed into DSP mul_ln1118_2694_fu_5183_p2.
DSP Report: operator mul_ln1118_2694_fu_5183_p2 is absorbed into DSP mul_ln1118_2694_fu_5183_p2.
DSP Report: Generating DSP add_ln703_3594_fu_37663248_p2, operation Mode is: PCIN+A''*(B:0xe3).
DSP Report: register data_229_V_read_int_reg_reg is absorbed into DSP add_ln703_3594_fu_37663248_p2.
DSP Report: register data_229_V_read_1_reg_37676222_reg is absorbed into DSP add_ln703_3594_fu_37663248_p2.
DSP Report: operator add_ln703_3594_fu_37663248_p2 is absorbed into DSP add_ln703_3594_fu_37663248_p2.
DSP Report: operator mul_ln1118_2741_fu_7630_p2 is absorbed into DSP add_ln703_3594_fu_37663248_p2.
DSP Report: Generating DSP add_ln703_3594_fu_37663248_p2, operation Mode is: PCIN+A''*(B:0xd4).
DSP Report: register data_232_V_read_int_reg_reg is absorbed into DSP add_ln703_3594_fu_37663248_p2.
DSP Report: register data_232_V_read_1_reg_37676184_reg is absorbed into DSP add_ln703_3594_fu_37663248_p2.
DSP Report: operator add_ln703_3594_fu_37663248_p2 is absorbed into DSP add_ln703_3594_fu_37663248_p2.
DSP Report: operator mul_ln1118_2778_fu_5327_p2 is absorbed into DSP add_ln703_3594_fu_37663248_p2.
DSP Report: Generating DSP add_ln703_3594_reg_37683385_reg, operation Mode is: PCIN+A''*(B:0x85).
DSP Report: register data_226_V_read_int_reg_reg is absorbed into DSP add_ln703_3594_reg_37683385_reg.
DSP Report: register data_226_V_read_1_reg_37676262_reg is absorbed into DSP add_ln703_3594_reg_37683385_reg.
DSP Report: register add_ln703_3594_reg_37683385_reg is absorbed into DSP add_ln703_3594_reg_37683385_reg.
DSP Report: operator add_ln703_3594_fu_37663248_p2 is absorbed into DSP add_ln703_3594_reg_37683385_reg.
DSP Report: operator mul_ln1118_2707_fu_6368_p2 is absorbed into DSP add_ln703_3594_reg_37683385_reg.
DSP Report: Generating DSP mul_ln1118_2560_fu_5077_p2, operation Mode is: A''*(B:0x3feed).
DSP Report: register mul_ln1118_2560_fu_5077_p2 is absorbed into DSP mul_ln1118_2560_fu_5077_p2.
DSP Report: register mul_ln1118_2560_fu_5077_p2 is absorbed into DSP mul_ln1118_2560_fu_5077_p2.
DSP Report: operator mul_ln1118_2560_fu_5077_p2 is absorbed into DSP mul_ln1118_2560_fu_5077_p2.
DSP Report: Generating DSP mul_ln1118_2509_fu_4958_p2, operation Mode is: A''*(B:0x3fed2).
DSP Report: register mul_ln1118_2509_fu_4958_p2 is absorbed into DSP mul_ln1118_2509_fu_4958_p2.
DSP Report: register mul_ln1118_2509_fu_4958_p2 is absorbed into DSP mul_ln1118_2509_fu_4958_p2.
DSP Report: operator mul_ln1118_2509_fu_4958_p2 is absorbed into DSP mul_ln1118_2509_fu_4958_p2.
DSP Report: Generating DSP mul_ln1118_2524_fu_6712_p2, operation Mode is: A''*(B:0x3ff31).
DSP Report: register mul_ln1118_2524_fu_6712_p2 is absorbed into DSP mul_ln1118_2524_fu_6712_p2.
DSP Report: register mul_ln1118_2524_fu_6712_p2 is absorbed into DSP mul_ln1118_2524_fu_6712_p2.
DSP Report: operator mul_ln1118_2524_fu_6712_p2 is absorbed into DSP mul_ln1118_2524_fu_6712_p2.
DSP Report: Generating DSP mul_ln1118_2453_fu_6852_p2, operation Mode is: A''*(B:0x3ff13).
DSP Report: register mul_ln1118_2453_fu_6852_p2 is absorbed into DSP mul_ln1118_2453_fu_6852_p2.
DSP Report: register mul_ln1118_2453_fu_6852_p2 is absorbed into DSP mul_ln1118_2453_fu_6852_p2.
DSP Report: operator mul_ln1118_2453_fu_6852_p2 is absorbed into DSP mul_ln1118_2453_fu_6852_p2.
DSP Report: Generating DSP mul_ln1118_2521_fu_4981_p2, operation Mode is: A''*(B:0x3fc9a).
DSP Report: register mul_ln1118_2521_fu_4981_p2 is absorbed into DSP mul_ln1118_2521_fu_4981_p2.
DSP Report: register mul_ln1118_2521_fu_4981_p2 is absorbed into DSP mul_ln1118_2521_fu_4981_p2.
DSP Report: operator mul_ln1118_2521_fu_4981_p2 is absorbed into DSP mul_ln1118_2521_fu_4981_p2.
DSP Report: Generating DSP mul_ln1118_2196_fu_4929_p2, operation Mode is: A''*(B:0x3fc65).
DSP Report: register mul_ln1118_2196_fu_4929_p2 is absorbed into DSP mul_ln1118_2196_fu_4929_p2.
DSP Report: register mul_ln1118_2196_fu_4929_p2 is absorbed into DSP mul_ln1118_2196_fu_4929_p2.
DSP Report: operator mul_ln1118_2196_fu_4929_p2 is absorbed into DSP mul_ln1118_2196_fu_4929_p2.
DSP Report: Generating DSP mul_ln1118_2887_fu_5179_p2, operation Mode is: A''*(B:0x3f9f3).
DSP Report: register mul_ln1118_2887_fu_5179_p2 is absorbed into DSP mul_ln1118_2887_fu_5179_p2.
DSP Report: register mul_ln1118_2887_fu_5179_p2 is absorbed into DSP mul_ln1118_2887_fu_5179_p2.
DSP Report: operator mul_ln1118_2887_fu_5179_p2 is absorbed into DSP mul_ln1118_2887_fu_5179_p2.
DSP Report: Generating DSP mul_ln1118_2836_fu_6594_p2, operation Mode is: A''*(B:0x3fd6e).
DSP Report: register mul_ln1118_2836_fu_6594_p2 is absorbed into DSP mul_ln1118_2836_fu_6594_p2.
DSP Report: register mul_ln1118_2836_fu_6594_p2 is absorbed into DSP mul_ln1118_2836_fu_6594_p2.
DSP Report: operator mul_ln1118_2836_fu_6594_p2 is absorbed into DSP mul_ln1118_2836_fu_6594_p2.
DSP Report: Generating DSP mul_ln1118_2584_fu_6558_p2, operation Mode is: A''*(B:0x3fddc).
DSP Report: register mul_ln1118_2584_fu_6558_p2 is absorbed into DSP mul_ln1118_2584_fu_6558_p2.
DSP Report: register mul_ln1118_2584_fu_6558_p2 is absorbed into DSP mul_ln1118_2584_fu_6558_p2.
DSP Report: operator mul_ln1118_2584_fu_6558_p2 is absorbed into DSP mul_ln1118_2584_fu_6558_p2.
DSP Report: Generating DSP mul_ln1118_2847_fu_6154_p2, operation Mode is: A''*(B:0x3fc35).
DSP Report: register mul_ln1118_2847_fu_6154_p2 is absorbed into DSP mul_ln1118_2847_fu_6154_p2.
DSP Report: register mul_ln1118_2847_fu_6154_p2 is absorbed into DSP mul_ln1118_2847_fu_6154_p2.
DSP Report: operator mul_ln1118_2847_fu_6154_p2 is absorbed into DSP mul_ln1118_2847_fu_6154_p2.
DSP Report: Generating DSP add_ln703_3467_fu_37662486_p2, operation Mode is: C+A''*(B:0x21e).
DSP Report: register data_178_V_read_int_reg_reg is absorbed into DSP add_ln703_3467_fu_37662486_p2.
DSP Report: register data_178_V_read_1_reg_37676900_reg is absorbed into DSP add_ln703_3467_fu_37662486_p2.
DSP Report: operator add_ln703_3467_fu_37662486_p2 is absorbed into DSP add_ln703_3467_fu_37662486_p2.
DSP Report: operator mul_ln1118_2135_fu_4653_p2 is absorbed into DSP add_ln703_3467_fu_37662486_p2.
DSP Report: Generating DSP mul_ln1118_2132_fu_7618_p2, operation Mode is: A''*(B:0x92).
DSP Report: register data_178_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2132_fu_7618_p2.
DSP Report: register data_178_V_read_1_reg_37676900_reg is absorbed into DSP mul_ln1118_2132_fu_7618_p2.
DSP Report: operator mul_ln1118_2132_fu_7618_p2 is absorbed into DSP mul_ln1118_2132_fu_7618_p2.
DSP Report: Generating DSP add_ln703_2431_fu_37655860_p2, operation Mode is: PCIN+A''*(B:0x8e).
DSP Report: register data_181_V_read_int_reg_reg is absorbed into DSP add_ln703_2431_fu_37655860_p2.
DSP Report: register data_181_V_read_1_reg_37676858_reg is absorbed into DSP add_ln703_2431_fu_37655860_p2.
DSP Report: operator add_ln703_2431_fu_37655860_p2 is absorbed into DSP add_ln703_2431_fu_37655860_p2.
DSP Report: operator mul_ln1118_2171_fu_5916_p2 is absorbed into DSP add_ln703_2431_fu_37655860_p2.
DSP Report: Generating DSP add_ln703_2431_reg_37682140_reg, operation Mode is: PCIN+A''*(B:0x89).
DSP Report: register data_184_V_read_int_reg_reg is absorbed into DSP add_ln703_2431_reg_37682140_reg.
DSP Report: register data_184_V_read_1_reg_37676819_reg is absorbed into DSP add_ln703_2431_reg_37682140_reg.
DSP Report: register add_ln703_2431_reg_37682140_reg is absorbed into DSP add_ln703_2431_reg_37682140_reg.
DSP Report: operator add_ln703_2431_fu_37655860_p2 is absorbed into DSP add_ln703_2431_reg_37682140_reg.
DSP Report: operator mul_ln1118_2208_fu_5056_p2 is absorbed into DSP add_ln703_2431_reg_37682140_reg.
DSP Report: Generating DSP mul_ln1118_2255_fu_6167_p2, operation Mode is: A''*(B:0xd2).
DSP Report: register data_188_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2255_fu_6167_p2.
DSP Report: register data_188_V_read_1_reg_37676765_reg is absorbed into DSP mul_ln1118_2255_fu_6167_p2.
DSP Report: operator mul_ln1118_2255_fu_6167_p2 is absorbed into DSP mul_ln1118_2255_fu_6167_p2.
DSP Report: Generating DSP add_ln703_2433_fu_37655876_p2, operation Mode is: PCIN+A''*(B:0xd9).
DSP Report: register data_186_V_read_int_reg_reg is absorbed into DSP add_ln703_2433_fu_37655876_p2.
DSP Report: register data_186_V_read_1_reg_37676790_reg is absorbed into DSP add_ln703_2433_fu_37655876_p2.
DSP Report: operator add_ln703_2433_fu_37655876_p2 is absorbed into DSP add_ln703_2433_fu_37655876_p2.
DSP Report: operator mul_ln1118_2231_fu_7592_p2 is absorbed into DSP add_ln703_2433_fu_37655876_p2.
DSP Report: Generating DSP add_ln703_2433_reg_37682145_reg, operation Mode is: PCIN+A''*(B:0xb9).
DSP Report: register data_187_V_read_int_reg_reg is absorbed into DSP add_ln703_2433_reg_37682145_reg.
DSP Report: register data_187_V_read_1_reg_37676777_reg is absorbed into DSP add_ln703_2433_reg_37682145_reg.
DSP Report: register add_ln703_2433_reg_37682145_reg is absorbed into DSP add_ln703_2433_reg_37682145_reg.
DSP Report: operator add_ln703_2433_fu_37655876_p2 is absorbed into DSP add_ln703_2433_reg_37682145_reg.
DSP Report: operator mul_ln1118_2238_fu_5088_p2 is absorbed into DSP add_ln703_2433_reg_37682145_reg.
DSP Report: Generating DSP mul_ln1118_2344_fu_5272_p2, operation Mode is: A''*(B:0x97).
DSP Report: register data_196_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2344_fu_5272_p2.
DSP Report: register data_196_V_read_1_reg_37676656_reg is absorbed into DSP mul_ln1118_2344_fu_5272_p2.
DSP Report: operator mul_ln1118_2344_fu_5272_p2 is absorbed into DSP mul_ln1118_2344_fu_5272_p2.
DSP Report: Generating DSP add_ln703_2436_fu_37655892_p2, operation Mode is: PCIN+A''*(B:0x9b).
DSP Report: register data_197_V_read_int_reg_reg is absorbed into DSP add_ln703_2436_fu_37655892_p2.
DSP Report: register data_197_V_read_1_reg_37676641_reg is absorbed into DSP add_ln703_2436_fu_37655892_p2.
DSP Report: operator add_ln703_2436_fu_37655892_p2 is absorbed into DSP add_ln703_2436_fu_37655892_p2.
DSP Report: operator mul_ln1118_2355_fu_4812_p2 is absorbed into DSP add_ln703_2436_fu_37655892_p2.
DSP Report: Generating DSP add_ln703_2436_reg_37682150_reg, operation Mode is: PCIN+A''*(B:0xf4).
DSP Report: register data_199_V_read_int_reg_reg is absorbed into DSP add_ln703_2436_reg_37682150_reg.
DSP Report: register data_199_V_read_1_reg_37676614_reg is absorbed into DSP add_ln703_2436_reg_37682150_reg.
DSP Report: register add_ln703_2436_reg_37682150_reg is absorbed into DSP add_ln703_2436_reg_37682150_reg.
DSP Report: operator add_ln703_2436_fu_37655892_p2 is absorbed into DSP add_ln703_2436_reg_37682150_reg.
DSP Report: operator mul_ln1118_2378_fu_5145_p2 is absorbed into DSP add_ln703_2436_reg_37682150_reg.
DSP Report: Generating DSP mul_ln1118_2139_fu_5395_p2, operation Mode is: A''*(B:0x9c).
DSP Report: register data_178_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2139_fu_5395_p2.
DSP Report: register data_178_V_read_1_reg_37676900_reg is absorbed into DSP mul_ln1118_2139_fu_5395_p2.
DSP Report: operator mul_ln1118_2139_fu_5395_p2 is absorbed into DSP mul_ln1118_2139_fu_5395_p2.
DSP Report: Generating DSP add_ln703_3939_fu_37665467_p2, operation Mode is: PCIN+A''*(B:0xd3).
DSP Report: register data_182_V_read_int_reg_reg is absorbed into DSP add_ln703_3939_fu_37665467_p2.
DSP Report: register data_182_V_read_1_reg_37676844_reg is absorbed into DSP add_ln703_3939_fu_37665467_p2.
DSP Report: operator add_ln703_3939_fu_37665467_p2 is absorbed into DSP add_ln703_3939_fu_37665467_p2.
DSP Report: operator mul_ln1118_2188_fu_5150_p2 is absorbed into DSP add_ln703_3939_fu_37665467_p2.
DSP Report: Generating DSP add_ln703_3939_reg_37683750_reg, operation Mode is: PCIN+A''*(B:0xe8).
DSP Report: register data_184_V_read_int_reg_reg is absorbed into DSP add_ln703_3939_reg_37683750_reg.
DSP Report: register data_184_V_read_1_reg_37676819_reg is absorbed into DSP add_ln703_3939_reg_37683750_reg.
DSP Report: register add_ln703_3939_reg_37683750_reg is absorbed into DSP add_ln703_3939_reg_37683750_reg.
DSP Report: operator add_ln703_3939_fu_37665467_p2 is absorbed into DSP add_ln703_3939_reg_37683750_reg.
DSP Report: operator mul_ln1118_2213_fu_6313_p2 is absorbed into DSP add_ln703_3939_reg_37683750_reg.
DSP Report: Generating DSP mul_ln1118_2563_fu_7044_p2, operation Mode is: A''*(B:0xd0).
DSP Report: register data_214_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2563_fu_7044_p2.
DSP Report: register data_214_V_read_1_reg_37676418_reg is absorbed into DSP mul_ln1118_2563_fu_7044_p2.
DSP Report: operator mul_ln1118_2563_fu_7044_p2 is absorbed into DSP mul_ln1118_2563_fu_7044_p2.
DSP Report: Generating DSP add_ln703_3946_fu_37665519_p2, operation Mode is: PCIN+A''*(B:0xbb).
DSP Report: register data_219_V_read_int_reg_reg is absorbed into DSP add_ln703_3946_fu_37665519_p2.
DSP Report: register data_219_V_read_1_reg_37676358_reg is absorbed into DSP add_ln703_3946_fu_37665519_p2.
DSP Report: operator add_ln703_3946_fu_37665519_p2 is absorbed into DSP add_ln703_3946_fu_37665519_p2.
DSP Report: operator mul_ln1118_2627_fu_6315_p2 is absorbed into DSP add_ln703_3946_fu_37665519_p2.
DSP Report: Generating DSP add_ln703_3946_fu_37665519_p2, operation Mode is: PCIN+A''*(B:0xae).
DSP Report: register data_232_V_read_int_reg_reg is absorbed into DSP add_ln703_3946_fu_37665519_p2.
DSP Report: register data_232_V_read_1_reg_37676184_reg is absorbed into DSP add_ln703_3946_fu_37665519_p2.
DSP Report: operator add_ln703_3946_fu_37665519_p2 is absorbed into DSP add_ln703_3946_fu_37665519_p2.
DSP Report: operator mul_ln1118_2779_fu_5008_p2 is absorbed into DSP add_ln703_3946_fu_37665519_p2.
DSP Report: Generating DSP add_ln703_3946_reg_37683760_reg, operation Mode is: PCIN+A''*(B:0xaf).
DSP Report: register data_216_V_read_int_reg_reg is absorbed into DSP add_ln703_3946_reg_37683760_reg.
DSP Report: register data_216_V_read_1_reg_37676392_reg is absorbed into DSP add_ln703_3946_reg_37683760_reg.
DSP Report: register add_ln703_3946_reg_37683760_reg is absorbed into DSP add_ln703_3946_reg_37683760_reg.
DSP Report: operator add_ln703_3946_fu_37665519_p2 is absorbed into DSP add_ln703_3946_reg_37683760_reg.
DSP Report: operator mul_ln1118_2586_fu_5660_p2 is absorbed into DSP add_ln703_3946_reg_37683760_reg.
DSP Report: Generating DSP mul_ln1118_2284_fu_7052_p2, operation Mode is: A''*(B:0xe8).
DSP Report: register data_190_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2284_fu_7052_p2.
DSP Report: register data_190_V_read_1_reg_37676741_reg is absorbed into DSP mul_ln1118_2284_fu_7052_p2.
DSP Report: operator mul_ln1118_2284_fu_7052_p2 is absorbed into DSP mul_ln1118_2284_fu_7052_p2.
DSP Report: Generating DSP add_ln703_3942_fu_37665493_p2, operation Mode is: PCIN+A''*(B:0x99).
DSP Report: register data_197_V_read_int_reg_reg is absorbed into DSP add_ln703_3942_fu_37665493_p2.
DSP Report: register data_197_V_read_1_reg_37676641_reg is absorbed into DSP add_ln703_3942_fu_37665493_p2.
DSP Report: operator add_ln703_3942_fu_37665493_p2 is absorbed into DSP add_ln703_3942_fu_37665493_p2.
DSP Report: operator mul_ln1118_2360_fu_7238_p2 is absorbed into DSP add_ln703_3942_fu_37665493_p2.
DSP Report: Generating DSP add_ln703_3942_fu_37665493_p2, operation Mode is: PCIN+A''*(B:0xe4).
DSP Report: register data_199_V_read_int_reg_reg is absorbed into DSP add_ln703_3942_fu_37665493_p2.
DSP Report: register data_199_V_read_1_reg_37676614_reg is absorbed into DSP add_ln703_3942_fu_37665493_p2.
DSP Report: operator add_ln703_3942_fu_37665493_p2 is absorbed into DSP add_ln703_3942_fu_37665493_p2.
DSP Report: operator mul_ln1118_2382_fu_5331_p2 is absorbed into DSP add_ln703_3942_fu_37665493_p2.
DSP Report: Generating DSP add_ln703_3942_reg_37683755_reg, operation Mode is: PCIN+A''*(B:0xa8).
DSP Report: register data_196_V_read_int_reg_reg is absorbed into DSP add_ln703_3942_reg_37683755_reg.
DSP Report: register data_196_V_read_1_reg_37676656_reg is absorbed into DSP add_ln703_3942_reg_37683755_reg.
DSP Report: register add_ln703_3942_reg_37683755_reg is absorbed into DSP add_ln703_3942_reg_37683755_reg.
DSP Report: operator add_ln703_3942_fu_37665493_p2 is absorbed into DSP add_ln703_3942_reg_37683755_reg.
DSP Report: operator mul_ln1118_2350_fu_4996_p2 is absorbed into DSP add_ln703_3942_reg_37683755_reg.
DSP Report: Generating DSP mul_ln1118_2804_fu_6816_p2, operation Mode is: A''*(B:0xd2).
DSP Report: register data_234_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2804_fu_6816_p2.
DSP Report: register data_234_V_read_1_reg_37676159_reg is absorbed into DSP mul_ln1118_2804_fu_6816_p2.
DSP Report: operator mul_ln1118_2804_fu_6816_p2 is absorbed into DSP mul_ln1118_2804_fu_6816_p2.
DSP Report: Generating DSP add_ln703_3949_fu_37665545_p2, operation Mode is: PCIN+A''*(B:0xf2).
DSP Report: register data_237_V_read_int_reg_reg is absorbed into DSP add_ln703_3949_fu_37665545_p2.
DSP Report: register data_237_V_read_1_reg_37676120_reg is absorbed into DSP add_ln703_3949_fu_37665545_p2.
DSP Report: operator add_ln703_3949_fu_37665545_p2 is absorbed into DSP add_ln703_3949_fu_37665545_p2.
DSP Report: operator mul_ln1118_2839_fu_5157_p2 is absorbed into DSP add_ln703_3949_fu_37665545_p2.
DSP Report: Generating DSP add_ln703_3949_fu_37665545_p2, operation Mode is: PCIN+A''*(B:0x97).
DSP Report: register data_240_V_read_int_reg_reg is absorbed into DSP add_ln703_3949_fu_37665545_p2.
DSP Report: register data_240_V_read_1_reg_37676076_reg is absorbed into DSP add_ln703_3949_fu_37665545_p2.
DSP Report: operator add_ln703_3949_fu_37665545_p2 is absorbed into DSP add_ln703_3949_fu_37665545_p2.
DSP Report: operator mul_ln1118_2875_fu_7529_p2 is absorbed into DSP add_ln703_3949_fu_37665545_p2.
DSP Report: Generating DSP add_ln703_3949_reg_37683765_reg, operation Mode is: PCIN+A''*(B:0xf5).
DSP Report: register data_235_V_read_int_reg_reg is absorbed into DSP add_ln703_3949_reg_37683765_reg.
DSP Report: register data_235_V_read_1_reg_37676146_reg is absorbed into DSP add_ln703_3949_reg_37683765_reg.
DSP Report: register add_ln703_3949_reg_37683765_reg is absorbed into DSP add_ln703_3949_reg_37683765_reg.
DSP Report: operator add_ln703_3949_fu_37665545_p2 is absorbed into DSP add_ln703_3949_reg_37683765_reg.
DSP Report: operator mul_ln1118_2817_fu_5205_p2 is absorbed into DSP add_ln703_3949_reg_37683765_reg.
DSP Report: Generating DSP add_ln703_3287_reg_37683025_reg, operation Mode is: C+A''*(B:0x21b).
DSP Report: register data_242_V_read_int_reg_reg is absorbed into DSP add_ln703_3287_reg_37683025_reg.
DSP Report: register data_242_V_read_1_reg_37676057_reg is absorbed into DSP add_ln703_3287_reg_37683025_reg.
DSP Report: register add_ln703_3287_reg_37683025_reg is absorbed into DSP add_ln703_3287_reg_37683025_reg.
DSP Report: operator add_ln703_3287_fu_37661316_p2 is absorbed into DSP add_ln703_3287_reg_37683025_reg.
DSP Report: operator mul_ln1118_2899_fu_6005_p2 is absorbed into DSP add_ln703_3287_reg_37683025_reg.
DSP Report: Generating DSP mul_ln1118_2592_fu_4810_p2, operation Mode is: A''*(B:0x125).
DSP Report: register data_217_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2592_fu_4810_p2.
DSP Report: register data_217_V_read_1_reg_37676381_reg is absorbed into DSP mul_ln1118_2592_fu_4810_p2.
DSP Report: operator mul_ln1118_2592_fu_4810_p2 is absorbed into DSP mul_ln1118_2592_fu_4810_p2.
DSP Report: Generating DSP mul_ln1118_2572_fu_5633_p2, operation Mode is: A''*(B:0x3ff58).
DSP Report: register mul_ln1118_2572_fu_5633_p2 is absorbed into DSP mul_ln1118_2572_fu_5633_p2.
DSP Report: register mul_ln1118_2572_fu_5633_p2 is absorbed into DSP mul_ln1118_2572_fu_5633_p2.
DSP Report: operator mul_ln1118_2572_fu_5633_p2 is absorbed into DSP mul_ln1118_2572_fu_5633_p2.
DSP Report: Generating DSP add_ln703_3291_fu_37661332_p2, operation Mode is: C+A''*(B:0x156).
DSP Report: register data_220_V_read_int_reg_reg is absorbed into DSP add_ln703_3291_fu_37661332_p2.
DSP Report: register data_220_V_read_1_reg_37676344_reg is absorbed into DSP add_ln703_3291_fu_37661332_p2.
DSP Report: operator add_ln703_3291_fu_37661332_p2 is absorbed into DSP add_ln703_3291_fu_37661332_p2.
DSP Report: operator mul_ln1118_2635_fu_6087_p2 is absorbed into DSP add_ln703_3291_fu_37661332_p2.
DSP Report: Generating DSP mul_ln1118_2884_fu_4749_p2, operation Mode is: A''*(B:0x3fe27).
DSP Report: register mul_ln1118_2884_fu_4749_p2 is absorbed into DSP mul_ln1118_2884_fu_4749_p2.
DSP Report: register mul_ln1118_2884_fu_4749_p2 is absorbed into DSP mul_ln1118_2884_fu_4749_p2.
DSP Report: operator mul_ln1118_2884_fu_4749_p2 is absorbed into DSP mul_ln1118_2884_fu_4749_p2.
DSP Report: Generating DSP add_ln703_3290_fu_37661322_p2, operation Mode is: C+A''*(B:0x12e).
DSP Report: register data_214_V_read_int_reg_reg is absorbed into DSP add_ln703_3290_fu_37661322_p2.
DSP Report: register data_214_V_read_1_reg_37676418_reg is absorbed into DSP add_ln703_3290_fu_37661322_p2.
DSP Report: operator add_ln703_3290_fu_37661322_p2 is absorbed into DSP add_ln703_3290_fu_37661322_p2.
DSP Report: operator mul_ln1118_2557_fu_5639_p2 is absorbed into DSP add_ln703_3290_fu_37661322_p2.
DSP Report: Generating DSP add_ln703_3293_reg_37683030_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_3293_reg_37683030_reg is absorbed into DSP add_ln703_3293_reg_37683030_reg.
DSP Report: operator add_ln703_3293_fu_37661348_p2 is absorbed into DSP add_ln703_3293_reg_37683030_reg.
DSP Report: Generating DSP mul_ln1118_2646_fu_4532_p2, operation Mode is: A''*(B:0x3ff5d).
DSP Report: register mul_ln1118_2646_fu_4532_p2 is absorbed into DSP mul_ln1118_2646_fu_4532_p2.
DSP Report: register mul_ln1118_2646_fu_4532_p2 is absorbed into DSP mul_ln1118_2646_fu_4532_p2.
DSP Report: operator mul_ln1118_2646_fu_4532_p2 is absorbed into DSP mul_ln1118_2646_fu_4532_p2.
DSP Report: Generating DSP add_ln703_3295_reg_37683035_reg, operation Mode is: C+A''*(B:0xb5).
DSP Report: register data_211_V_read_int_reg_reg is absorbed into DSP add_ln703_3295_reg_37683035_reg.
DSP Report: register data_211_V_read_1_reg_37676454_reg is absorbed into DSP add_ln703_3295_reg_37683035_reg.
DSP Report: register add_ln703_3295_reg_37683035_reg is absorbed into DSP add_ln703_3295_reg_37683035_reg.
DSP Report: operator add_ln703_3295_fu_37661354_p2 is absorbed into DSP add_ln703_3295_reg_37683035_reg.
DSP Report: operator mul_ln1118_2519_fu_6422_p2 is absorbed into DSP add_ln703_3295_reg_37683035_reg.
DSP Report: Generating DSP mul_ln1118_2582_fu_3824_p2, operation Mode is: A''*(B:0xe1).
DSP Report: register data_216_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2582_fu_3824_p2.
DSP Report: register data_216_V_read_1_reg_37676392_reg is absorbed into DSP mul_ln1118_2582_fu_3824_p2.
DSP Report: operator mul_ln1118_2582_fu_3824_p2 is absorbed into DSP mul_ln1118_2582_fu_3824_p2.
DSP Report: Generating DSP add_ln703_3297_fu_37661370_p2, operation Mode is: PCIN+A''*(B:0xa4).
DSP Report: register data_219_V_read_int_reg_reg is absorbed into DSP add_ln703_3297_fu_37661370_p2.
DSP Report: register data_219_V_read_1_reg_37676358_reg is absorbed into DSP add_ln703_3297_fu_37661370_p2.
DSP Report: operator add_ln703_3297_fu_37661370_p2 is absorbed into DSP add_ln703_3297_fu_37661370_p2.
DSP Report: operator mul_ln1118_2622_fu_4467_p2 is absorbed into DSP add_ln703_3297_fu_37661370_p2.
DSP Report: Generating DSP add_ln703_3297_reg_37683040_reg, operation Mode is: PCIN+A''*(B:0x96).
DSP Report: register data_223_V_read_int_reg_reg is absorbed into DSP add_ln703_3297_reg_37683040_reg.
DSP Report: register data_223_V_read_1_reg_37676302_reg is absorbed into DSP add_ln703_3297_reg_37683040_reg.
DSP Report: register add_ln703_3297_reg_37683040_reg is absorbed into DSP add_ln703_3297_reg_37683040_reg.
DSP Report: operator add_ln703_3297_fu_37661370_p2 is absorbed into DSP add_ln703_3297_reg_37683040_reg.
DSP Report: operator mul_ln1118_2667_fu_4432_p2 is absorbed into DSP add_ln703_3297_reg_37683040_reg.
DSP Report: Generating DSP mul_ln1118_2727_fu_5027_p2, operation Mode is: A''*(B:0xeb).
DSP Report: register data_228_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2727_fu_5027_p2.
DSP Report: register data_228_V_read_1_reg_37676236_reg is absorbed into DSP mul_ln1118_2727_fu_5027_p2.
DSP Report: operator mul_ln1118_2727_fu_5027_p2 is absorbed into DSP mul_ln1118_2727_fu_5027_p2.
DSP Report: Generating DSP add_ln703_3302_fu_37661402_p2, operation Mode is: PCIN+A''*(B:0x9e).
DSP Report: register data_231_V_read_int_reg_reg is absorbed into DSP add_ln703_3302_fu_37661402_p2.
DSP Report: register data_231_V_read_1_reg_37676197_reg is absorbed into DSP add_ln703_3302_fu_37661402_p2.
DSP Report: operator add_ln703_3302_fu_37661402_p2 is absorbed into DSP add_ln703_3302_fu_37661402_p2.
DSP Report: operator mul_ln1118_2762_fu_6412_p2 is absorbed into DSP add_ln703_3302_fu_37661402_p2.
DSP Report: Generating DSP add_ln703_3302_fu_37661402_p2, operation Mode is: PCIN+A''*(B:0xb3).
DSP Report: register data_232_V_read_int_reg_reg is absorbed into DSP add_ln703_3302_fu_37661402_p2.
DSP Report: register data_232_V_read_1_reg_37676184_reg is absorbed into DSP add_ln703_3302_fu_37661402_p2.
DSP Report: operator add_ln703_3302_fu_37661402_p2 is absorbed into DSP add_ln703_3302_fu_37661402_p2.
DSP Report: operator mul_ln1118_2774_fu_7546_p2 is absorbed into DSP add_ln703_3302_fu_37661402_p2.
DSP Report: Generating DSP mul_ln1118_2703_fu_7372_p2, operation Mode is: A''*(B:0xab).
DSP Report: register data_226_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2703_fu_7372_p2.
DSP Report: register data_226_V_read_1_reg_37676262_reg is absorbed into DSP mul_ln1118_2703_fu_7372_p2.
DSP Report: operator mul_ln1118_2703_fu_7372_p2 is absorbed into DSP mul_ln1118_2703_fu_7372_p2.
DSP Report: Generating DSP add_ln703_3299_fu_37661376_p2, operation Mode is: PCIN+A:B''+C'.
DSP Report: register add_ln703_3299_fu_37661376_p2 is absorbed into DSP add_ln703_3299_fu_37661376_p2.
DSP Report: register add_ln703_3299_fu_37661376_p2 is absorbed into DSP add_ln703_3299_fu_37661376_p2.
DSP Report: register add_ln703_3299_fu_37661376_p2 is absorbed into DSP add_ln703_3299_fu_37661376_p2.
DSP Report: operator add_ln703_3299_fu_37661376_p2 is absorbed into DSP add_ln703_3299_fu_37661376_p2.
DSP Report: Generating DSP add_ln703_3302_reg_37683045_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register add_ln703_3302_reg_37683045_reg is absorbed into DSP add_ln703_3302_reg_37683045_reg.
DSP Report: operator add_ln703_3302_fu_37661402_p2 is absorbed into DSP add_ln703_3302_reg_37683045_reg.
DSP Report: Generating DSP add_ln703_3305_fu_37661408_p2, operation Mode is: C+A''*(B:0xef).
DSP Report: register data_235_V_read_int_reg_reg is absorbed into DSP add_ln703_3305_fu_37661408_p2.
DSP Report: register data_235_V_read_1_reg_37676146_reg is absorbed into DSP add_ln703_3305_fu_37661408_p2.
DSP Report: operator add_ln703_3305_fu_37661408_p2 is absorbed into DSP add_ln703_3305_fu_37661408_p2.
DSP Report: operator mul_ln1118_2810_fu_5977_p2 is absorbed into DSP add_ln703_3305_fu_37661408_p2.
DSP Report: Generating DSP mul_ln1118_2608_fu_5931_p2, operation Mode is: A''*(B:0x53).
DSP Report: register data_218_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2608_fu_5931_p2.
DSP Report: register data_218_V_read_1_reg_37676371_reg is absorbed into DSP mul_ln1118_2608_fu_5931_p2.
DSP Report: operator mul_ln1118_2608_fu_5931_p2 is absorbed into DSP mul_ln1118_2608_fu_5931_p2.
DSP Report: Generating DSP add_ln703_3314_fu_37661482_p2, operation Mode is: PCIN+A''*(B:0x65).
DSP Report: register data_222_V_read_int_reg_reg is absorbed into DSP add_ln703_3314_fu_37661482_p2.
DSP Report: register data_222_V_read_1_reg_37676313_reg is absorbed into DSP add_ln703_3314_fu_37661482_p2.
DSP Report: operator add_ln703_3314_fu_37661482_p2 is absorbed into DSP add_ln703_3314_fu_37661482_p2.
DSP Report: operator mul_ln1118_2655_fu_4552_p2 is absorbed into DSP add_ln703_3314_fu_37661482_p2.
DSP Report: Generating DSP mul_ln1118_2785_fu_6932_p2, operation Mode is: A''*(B:0x3ffc7).
DSP Report: register mul_ln1118_2785_fu_6932_p2 is absorbed into DSP mul_ln1118_2785_fu_6932_p2.
DSP Report: register mul_ln1118_2785_fu_6932_p2 is absorbed into DSP mul_ln1118_2785_fu_6932_p2.
DSP Report: operator mul_ln1118_2785_fu_6932_p2 is absorbed into DSP mul_ln1118_2785_fu_6932_p2.
DSP Report: Generating DSP add_ln703_3315_fu_37661492_p2, operation Mode is: C+A''*(B:0x29).
DSP Report: register data_229_V_read_int_reg_reg is absorbed into DSP add_ln703_3315_fu_37661492_p2.
DSP Report: register data_229_V_read_1_reg_37676222_reg is absorbed into DSP add_ln703_3315_fu_37661492_p2.
DSP Report: operator add_ln703_3315_fu_37661492_p2 is absorbed into DSP add_ln703_3315_fu_37661492_p2.
DSP Report: operator mul_ln1118_2738_fu_5810_p2 is absorbed into DSP add_ln703_3315_fu_37661492_p2.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_ln1118_668_fu_5494_p2, operation Mode is: A''*(B:0x26).
DSP Report: register data_56_V_read_int_reg_reg is absorbed into DSP mul_ln1118_668_fu_5494_p2.
DSP Report: register data_56_V_read_1_reg_37678491_reg is absorbed into DSP mul_ln1118_668_fu_5494_p2.
DSP Report: operator mul_ln1118_668_fu_5494_p2 is absorbed into DSP mul_ln1118_668_fu_5494_p2.
DSP Report: Generating DSP add_ln703_1078_fu_37647527_p2, operation Mode is: PCIN+(A:0x0):B2+C'.
DSP Report: register data_68_V_read_1_reg_37678345_reg is absorbed into DSP add_ln703_1078_fu_37647527_p2.
DSP Report: register add_ln703_1078_fu_37647527_p2 is absorbed into DSP add_ln703_1078_fu_37647527_p2.
DSP Report: operator add_ln703_1078_fu_37647527_p2 is absorbed into DSP add_ln703_1078_fu_37647527_p2.
DSP Report: Generating DSP mul_ln1118_839_fu_4527_p2, operation Mode is: A''*(B:0x116).
DSP Report: register data_70_V_read_int_reg_reg is absorbed into DSP mul_ln1118_839_fu_4527_p2.
DSP Report: register data_70_V_read_1_reg_37678318_reg is absorbed into DSP mul_ln1118_839_fu_4527_p2.
DSP Report: operator mul_ln1118_839_fu_4527_p2 is absorbed into DSP mul_ln1118_839_fu_4527_p2.
DSP Report: Generating DSP mul_ln1118_427_fu_5148_p2, operation Mode is: A''*(B:0xd2).
DSP Report: register data_36_V_read_int_reg_reg is absorbed into DSP mul_ln1118_427_fu_5148_p2.
DSP Report: register data_36_V_read_1_reg_37678739_reg is absorbed into DSP mul_ln1118_427_fu_5148_p2.
DSP Report: operator mul_ln1118_427_fu_5148_p2 is absorbed into DSP mul_ln1118_427_fu_5148_p2.
DSP Report: Generating DSP add_ln703_541_fu_37643961_p2, operation Mode is: PCIN+A''*(B:0x99).
DSP Report: register data_46_V_read_int_reg_reg is absorbed into DSP add_ln703_541_fu_37643961_p2.
DSP Report: register data_46_V_read_1_reg_37678621_reg is absorbed into DSP add_ln703_541_fu_37643961_p2.
DSP Report: operator add_ln703_541_fu_37643961_p2 is absorbed into DSP add_ln703_541_fu_37643961_p2.
DSP Report: operator mul_ln1118_550_fu_6630_p2 is absorbed into DSP add_ln703_541_fu_37643961_p2.
DSP Report: Generating DSP add_ln703_541_fu_37643961_p2, operation Mode is: PCIN+A''*(B:0xfb).
DSP Report: register data_40_V_read_int_reg_reg is absorbed into DSP add_ln703_541_fu_37643961_p2.
DSP Report: register data_40_V_read_1_reg_37678693_reg is absorbed into DSP add_ln703_541_fu_37643961_p2.
DSP Report: operator add_ln703_541_fu_37643961_p2 is absorbed into DSP add_ln703_541_fu_37643961_p2.
DSP Report: operator mul_ln1118_476_fu_7196_p2 is absorbed into DSP add_ln703_541_fu_37643961_p2.
DSP Report: Generating DSP add_ln703_541_fu_37643961_p2, operation Mode is: PCIN+A''*(B:0xc9).
DSP Report: register data_49_V_read_int_reg_reg is absorbed into DSP add_ln703_541_fu_37643961_p2.
DSP Report: register data_49_V_read_1_reg_37678583_reg is absorbed into DSP add_ln703_541_fu_37643961_p2.
DSP Report: operator add_ln703_541_fu_37643961_p2 is absorbed into DSP add_ln703_541_fu_37643961_p2.
DSP Report: operator mul_ln1118_586_fu_6668_p2 is absorbed into DSP add_ln703_541_fu_37643961_p2.
DSP Report: Generating DSP mul_ln1118_472_fu_5372_p2, operation Mode is: A''*(B:0x3ffda).
DSP Report: register mul_ln1118_472_fu_5372_p2 is absorbed into DSP mul_ln1118_472_fu_5372_p2.
DSP Report: register mul_ln1118_472_fu_5372_p2 is absorbed into DSP mul_ln1118_472_fu_5372_p2.
DSP Report: operator mul_ln1118_472_fu_5372_p2 is absorbed into DSP mul_ln1118_472_fu_5372_p2.
DSP Report: Generating DSP mul_ln1118_497_fu_4904_p2, operation Mode is: A''*(B:0x3ffd1).
DSP Report: register mul_ln1118_497_fu_4904_p2 is absorbed into DSP mul_ln1118_497_fu_4904_p2.
DSP Report: register mul_ln1118_497_fu_4904_p2 is absorbed into DSP mul_ln1118_497_fu_4904_p2.
DSP Report: operator mul_ln1118_497_fu_4904_p2 is absorbed into DSP mul_ln1118_497_fu_4904_p2.
DSP Report: Generating DSP mul_ln1118_510_fu_6030_p2, operation Mode is: A2*(B:0x3ffeb).
DSP Report: register mul_ln1118_510_fu_6030_p2 is absorbed into DSP mul_ln1118_510_fu_6030_p2.
DSP Report: operator mul_ln1118_510_fu_6030_p2 is absorbed into DSP mul_ln1118_510_fu_6030_p2.
DSP Report: Generating DSP mul_ln1118_355_fu_5336_p2, operation Mode is: A''*(B:0x3ffa3).
DSP Report: register mul_ln1118_355_fu_5336_p2 is absorbed into DSP mul_ln1118_355_fu_5336_p2.
DSP Report: register mul_ln1118_355_fu_5336_p2 is absorbed into DSP mul_ln1118_355_fu_5336_p2.
DSP Report: operator mul_ln1118_355_fu_5336_p2 is absorbed into DSP mul_ln1118_355_fu_5336_p2.
DSP Report: Generating DSP mul_ln1118_285_fu_5028_p2, operation Mode is: A''*(B:0x3ffba).
DSP Report: register mul_ln1118_285_fu_5028_p2 is absorbed into DSP mul_ln1118_285_fu_5028_p2.
DSP Report: register mul_ln1118_285_fu_5028_p2 is absorbed into DSP mul_ln1118_285_fu_5028_p2.
DSP Report: operator mul_ln1118_285_fu_5028_p2 is absorbed into DSP mul_ln1118_285_fu_5028_p2.
DSP Report: Generating DSP mul_ln1118_424_fu_3899_p2, operation Mode is: A''*(B:0x3ffaf).
DSP Report: register mul_ln1118_424_fu_3899_p2 is absorbed into DSP mul_ln1118_424_fu_3899_p2.
DSP Report: register mul_ln1118_424_fu_3899_p2 is absorbed into DSP mul_ln1118_424_fu_3899_p2.
DSP Report: operator mul_ln1118_424_fu_3899_p2 is absorbed into DSP mul_ln1118_424_fu_3899_p2.
DSP Report: Generating DSP mul_ln1118_390_fu_6142_p2, operation Mode is: A''*(B:0x3ffa1).
DSP Report: register mul_ln1118_390_fu_6142_p2 is absorbed into DSP mul_ln1118_390_fu_6142_p2.
DSP Report: register mul_ln1118_390_fu_6142_p2 is absorbed into DSP mul_ln1118_390_fu_6142_p2.
DSP Report: operator mul_ln1118_390_fu_6142_p2 is absorbed into DSP mul_ln1118_390_fu_6142_p2.
DSP Report: Generating DSP mul_ln1118_170_fu_6071_p2, operation Mode is: A''*(B:0x3ff9f).
DSP Report: register mul_ln1118_170_fu_6071_p2 is absorbed into DSP mul_ln1118_170_fu_6071_p2.
DSP Report: register mul_ln1118_170_fu_6071_p2 is absorbed into DSP mul_ln1118_170_fu_6071_p2.
DSP Report: operator mul_ln1118_170_fu_6071_p2 is absorbed into DSP mul_ln1118_170_fu_6071_p2.
DSP Report: Generating DSP mul_ln1118_319_fu_5055_p2, operation Mode is: A''*(B:0x83).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mul_ln1118_319_fu_5055_p2.
DSP Report: register data_27_V_read_1_reg_37678847_reg is absorbed into DSP mul_ln1118_319_fu_5055_p2.
DSP Report: operator mul_ln1118_319_fu_5055_p2 is absorbed into DSP mul_ln1118_319_fu_5055_p2.
DSP Report: Generating DSP mul_ln1118_135_fu_4794_p2, operation Mode is: A''*(B:0x3ffbd).
DSP Report: register mul_ln1118_135_fu_4794_p2 is absorbed into DSP mul_ln1118_135_fu_4794_p2.
DSP Report: register mul_ln1118_135_fu_4794_p2 is absorbed into DSP mul_ln1118_135_fu_4794_p2.
DSP Report: operator mul_ln1118_135_fu_4794_p2 is absorbed into DSP mul_ln1118_135_fu_4794_p2.
DSP Report: Generating DSP mul_ln1118_30_fu_7388_p2, operation Mode is: A''*(B:0x52).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP mul_ln1118_30_fu_7388_p2.
DSP Report: register zext_ln1118_40_reg_37679075_reg is absorbed into DSP mul_ln1118_30_fu_7388_p2.
DSP Report: operator mul_ln1118_30_fu_7388_p2 is absorbed into DSP mul_ln1118_30_fu_7388_p2.
DSP Report: Generating DSP add_ln703_425_fu_37643126_p2, operation Mode is: PCIN+A''*(B:0x7d).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP add_ln703_425_fu_37643126_p2.
DSP Report: register data_20_V_read_1_reg_37678930_reg is absorbed into DSP add_ln703_425_fu_37643126_p2.
DSP Report: operator add_ln703_425_fu_37643126_p2 is absorbed into DSP add_ln703_425_fu_37643126_p2.
DSP Report: operator mul_ln1118_233_fu_5390_p2 is absorbed into DSP add_ln703_425_fu_37643126_p2.
DSP Report: Generating DSP add_ln703_425_fu_37643126_p2, operation Mode is: PCIN+A''*(B:0x77).
DSP Report: register data_35_V_read_int_reg_reg is absorbed into DSP add_ln703_425_fu_37643126_p2.
DSP Report: register data_35_V_read_1_reg_37678749_reg is absorbed into DSP add_ln703_425_fu_37643126_p2.
DSP Report: operator add_ln703_425_fu_37643126_p2 is absorbed into DSP add_ln703_425_fu_37643126_p2.
DSP Report: operator mul_ln1118_414_fu_3889_p2 is absorbed into DSP add_ln703_425_fu_37643126_p2.
DSP Report: Generating DSP mul_ln1118_159_fu_7434_p2, operation Mode is: A''*(B:0x3ffcd).
DSP Report: register mul_ln1118_159_fu_7434_p2 is absorbed into DSP mul_ln1118_159_fu_7434_p2.
DSP Report: register mul_ln1118_159_fu_7434_p2 is absorbed into DSP mul_ln1118_159_fu_7434_p2.
DSP Report: operator mul_ln1118_159_fu_7434_p2 is absorbed into DSP mul_ln1118_159_fu_7434_p2.
DSP Report: Generating DSP mul_ln1118_379_fu_4377_p2, operation Mode is: A''*(B:0x32).
DSP Report: register data_32_V_read_int_reg_reg is absorbed into DSP mul_ln1118_379_fu_4377_p2.
DSP Report: register data_32_V_read_1_reg_37678786_reg is absorbed into DSP mul_ln1118_379_fu_4377_p2.
DSP Report: operator mul_ln1118_379_fu_4377_p2 is absorbed into DSP mul_ln1118_379_fu_4377_p2.
DSP Report: Generating DSP add_ln703_430_fu_37643164_p2, operation Mode is: PCIN+A''*(B:0x27).
DSP Report: register data_30_V_read_int_reg_reg is absorbed into DSP add_ln703_430_fu_37643164_p2.
DSP Report: register data_30_V_read_1_reg_37678812_reg is absorbed into DSP add_ln703_430_fu_37643164_p2.
DSP Report: operator add_ln703_430_fu_37643164_p2 is absorbed into DSP add_ln703_430_fu_37643164_p2.
DSP Report: operator mul_ln1118_352_fu_5045_p2 is absorbed into DSP add_ln703_430_fu_37643164_p2.
DSP Report: Generating DSP mul_ln1118_146_fu_4800_p2, operation Mode is: A''*(B:0x3ffd3).
DSP Report: register mul_ln1118_146_fu_4800_p2 is absorbed into DSP mul_ln1118_146_fu_4800_p2.
DSP Report: register mul_ln1118_146_fu_4800_p2 is absorbed into DSP mul_ln1118_146_fu_4800_p2.
DSP Report: operator mul_ln1118_146_fu_4800_p2 is absorbed into DSP mul_ln1118_146_fu_4800_p2.
DSP Report: Generating DSP add_ln703_431_fu_37643174_p2, operation Mode is: C'+(A2*(B:0x17))'.
DSP Report: register data_29_V_read_int_reg_reg is absorbed into DSP add_ln703_431_fu_37643174_p2.
DSP Report: register add_ln703_837_fu_37645955_p2 is absorbed into DSP add_ln703_431_fu_37643174_p2.
DSP Report: register mul_ln1118_341_reg_3266528_reg is absorbed into DSP add_ln703_431_fu_37643174_p2.
DSP Report: operator mul_ln1118_341_fu_5678_p2 is absorbed into DSP add_ln703_431_fu_37643174_p2.
DSP Report: operator add_ln703_431_fu_37643174_p2 is absorbed into DSP add_ln703_431_fu_37643174_p2.
DSP Report: Generating DSP mul_ln1118_95_fu_7403_p2, operation Mode is: A''*(B:0x91).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP mul_ln1118_95_fu_7403_p2.
DSP Report: register data_8_V_read_1_reg_37679032_reg is absorbed into DSP mul_ln1118_95_fu_7403_p2.
DSP Report: operator mul_ln1118_95_fu_7403_p2 is absorbed into DSP mul_ln1118_95_fu_7403_p2.
DSP Report: Generating DSP add_ln703_1042_fu_37647282_p2, operation Mode is: PCIN+A''*(B:0xe6).
DSP Report: register data_38_V_read_int_reg_reg is absorbed into DSP add_ln703_1042_fu_37647282_p2.
DSP Report: register data_38_V_read_1_reg_37678711_reg is absorbed into DSP add_ln703_1042_fu_37647282_p2.
DSP Report: operator add_ln703_1042_fu_37647282_p2 is absorbed into DSP add_ln703_1042_fu_37647282_p2.
DSP Report: operator mul_ln1118_453_fu_3927_p2 is absorbed into DSP add_ln703_1042_fu_37647282_p2.
DSP Report: Generating DSP add_ln703_1042_fu_37647282_p2, operation Mode is: PCIN+A''*(B:0x9d).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP add_ln703_1042_fu_37647282_p2.
DSP Report: register data_25_V_read_1_reg_37678870_reg is absorbed into DSP add_ln703_1042_fu_37647282_p2.
DSP Report: operator add_ln703_1042_fu_37647282_p2 is absorbed into DSP add_ln703_1042_fu_37647282_p2.
DSP Report: operator mul_ln1118_300_fu_5152_p2 is absorbed into DSP add_ln703_1042_fu_37647282_p2.
DSP Report: Generating DSP add_ln703_1042_fu_37647282_p2, operation Mode is: PCIN+A''*(B:0xd3).
DSP Report: register data_42_V_read_int_reg_reg is absorbed into DSP add_ln703_1042_fu_37647282_p2.
DSP Report: register data_42_V_read_1_reg_37678669_reg is absorbed into DSP add_ln703_1042_fu_37647282_p2.
DSP Report: operator add_ln703_1042_fu_37647282_p2 is absorbed into DSP add_ln703_1042_fu_37647282_p2.
DSP Report: operator mul_ln1118_505_fu_4231_p2 is absorbed into DSP add_ln703_1042_fu_37647282_p2.
DSP Report: Generating DSP mul_ln1118_144_fu_4798_p2, operation Mode is: A''*(B:0x3ff3e).
DSP Report: register mul_ln1118_144_fu_4798_p2 is absorbed into DSP mul_ln1118_144_fu_4798_p2.
DSP Report: register mul_ln1118_144_fu_4798_p2 is absorbed into DSP mul_ln1118_144_fu_4798_p2.
DSP Report: operator mul_ln1118_144_fu_4798_p2 is absorbed into DSP mul_ln1118_144_fu_4798_p2.
DSP Report: Generating DSP mul_ln1118_181_fu_6407_p2, operation Mode is: A2*(B:0x3ff39).
DSP Report: register mul_ln1118_181_fu_6407_p2 is absorbed into DSP mul_ln1118_181_fu_6407_p2.
DSP Report: operator mul_ln1118_181_fu_6407_p2 is absorbed into DSP mul_ln1118_181_fu_6407_p2.
DSP Report: Generating DSP mul_ln1118_168_fu_6567_p2, operation Mode is: A2*(B:0x3ff6f).
DSP Report: register mul_ln1118_168_fu_6567_p2 is absorbed into DSP mul_ln1118_168_fu_6567_p2.
DSP Report: operator mul_ln1118_168_fu_6567_p2 is absorbed into DSP mul_ln1118_168_fu_6567_p2.
DSP Report: Generating DSP mul_ln1118_156_fu_4807_p2, operation Mode is: A''*(B:0x3febf).
DSP Report: register mul_ln1118_156_fu_4807_p2 is absorbed into DSP mul_ln1118_156_fu_4807_p2.
DSP Report: register mul_ln1118_156_fu_4807_p2 is absorbed into DSP mul_ln1118_156_fu_4807_p2.
DSP Report: operator mul_ln1118_156_fu_4807_p2 is absorbed into DSP mul_ln1118_156_fu_4807_p2.
DSP Report: Generating DSP mul_ln1118_216_fu_5664_p2, operation Mode is: A''*(B:0x3fe44).
DSP Report: register mul_ln1118_216_fu_5664_p2 is absorbed into DSP mul_ln1118_216_fu_5664_p2.
DSP Report: register mul_ln1118_216_fu_5664_p2 is absorbed into DSP mul_ln1118_216_fu_5664_p2.
DSP Report: operator mul_ln1118_216_fu_5664_p2 is absorbed into DSP mul_ln1118_216_fu_5664_p2.
DSP Report: Generating DSP mul_ln1118_243_fu_5163_p2, operation Mode is: A''*(B:0x3fff3).
DSP Report: register mul_ln1118_243_fu_5163_p2 is absorbed into DSP mul_ln1118_243_fu_5163_p2.
DSP Report: register mul_ln1118_243_fu_5163_p2 is absorbed into DSP mul_ln1118_243_fu_5163_p2.
DSP Report: operator mul_ln1118_243_fu_5163_p2 is absorbed into DSP mul_ln1118_243_fu_5163_p2.
DSP Report: Generating DSP add_ln703_321_fu_37642386_p2, operation Mode is: C+A''*(B:0x69).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP add_ln703_321_fu_37642386_p2.
DSP Report: register data_18_V_read_1_reg_37678946_reg is absorbed into DSP add_ln703_321_fu_37642386_p2.
DSP Report: operator add_ln703_321_fu_37642386_p2 is absorbed into DSP add_ln703_321_fu_37642386_p2.
DSP Report: operator mul_ln1118_204_fu_7604_p2 is absorbed into DSP add_ln703_321_fu_37642386_p2.
DSP Report: Generating DSP mul_ln1118_230_fu_4029_p2, operation Mode is: A''*(B:0xf2).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP mul_ln1118_230_fu_4029_p2.
DSP Report: register zext_ln1118_219_reg_37679267_reg is absorbed into DSP mul_ln1118_230_fu_4029_p2.
DSP Report: operator mul_ln1118_230_fu_4029_p2 is absorbed into DSP mul_ln1118_230_fu_4029_p2.
DSP Report: Generating DSP add_ln703_322_fu_37642396_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_322_fu_37642396_p2 is absorbed into DSP add_ln703_322_fu_37642396_p2.
DSP Report: Generating DSP mul_ln1118_409_fu_3884_p2, operation Mode is: A''*(B:0x3fec6).
DSP Report: register mul_ln1118_409_fu_3884_p2 is absorbed into DSP mul_ln1118_409_fu_3884_p2.
DSP Report: register mul_ln1118_409_fu_3884_p2 is absorbed into DSP mul_ln1118_409_fu_3884_p2.
DSP Report: operator mul_ln1118_409_fu_3884_p2 is absorbed into DSP mul_ln1118_409_fu_3884_p2.
DSP Report: Generating DSP mul_ln1118_262_fu_6255_p2, operation Mode is: A''*(B:0x3fedf).
DSP Report: register mul_ln1118_262_fu_6255_p2 is absorbed into DSP mul_ln1118_262_fu_6255_p2.
DSP Report: register mul_ln1118_262_fu_6255_p2 is absorbed into DSP mul_ln1118_262_fu_6255_p2.
DSP Report: operator mul_ln1118_262_fu_6255_p2 is absorbed into DSP mul_ln1118_262_fu_6255_p2.
DSP Report: Generating DSP mul_ln1118_415_fu_3857_p2, operation Mode is: A''*(B:0x3ffb4).
DSP Report: register mul_ln1118_415_fu_3857_p2 is absorbed into DSP mul_ln1118_415_fu_3857_p2.
DSP Report: register mul_ln1118_415_fu_3857_p2 is absorbed into DSP mul_ln1118_415_fu_3857_p2.
DSP Report: operator mul_ln1118_415_fu_3857_p2 is absorbed into DSP mul_ln1118_415_fu_3857_p2.
DSP Report: Generating DSP mul_ln1118_487_fu_5752_p2, operation Mode is: A''*(B:0x3ffa8).
DSP Report: register mul_ln1118_487_fu_5752_p2 is absorbed into DSP mul_ln1118_487_fu_5752_p2.
DSP Report: register mul_ln1118_487_fu_5752_p2 is absorbed into DSP mul_ln1118_487_fu_5752_p2.
DSP Report: operator mul_ln1118_487_fu_5752_p2 is absorbed into DSP mul_ln1118_487_fu_5752_p2.
DSP Report: Generating DSP mul_ln1118_653_fu_6190_p2, operation Mode is: A''*(B:0x3ff28).
DSP Report: register mul_ln1118_653_fu_6190_p2 is absorbed into DSP mul_ln1118_653_fu_6190_p2.
DSP Report: register mul_ln1118_653_fu_6190_p2 is absorbed into DSP mul_ln1118_653_fu_6190_p2.
DSP Report: operator mul_ln1118_653_fu_6190_p2 is absorbed into DSP mul_ln1118_653_fu_6190_p2.
DSP Report: Generating DSP mul_ln1118_129_fu_7008_p2, operation Mode is: A2*(B:0x3ff8b).
DSP Report: register mul_ln1118_129_fu_7008_p2 is absorbed into DSP mul_ln1118_129_fu_7008_p2.
DSP Report: operator mul_ln1118_129_fu_7008_p2 is absorbed into DSP mul_ln1118_129_fu_7008_p2.
DSP Report: Generating DSP add_ln703_296_reg_37679700_reg, operation Mode is: C+A2*(B:0x65).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP add_ln703_296_reg_37679700_reg.
DSP Report: register add_ln703_296_reg_37679700_reg is absorbed into DSP add_ln703_296_reg_37679700_reg.
DSP Report: operator add_ln703_296_fu_37609279_p2 is absorbed into DSP add_ln703_296_reg_37679700_reg.
DSP Report: operator mul_ln1118_142_fu_7438_p2 is absorbed into DSP add_ln703_296_reg_37679700_reg.
DSP Report: Generating DSP mul_ln1118_178_reg_3266419_reg, operation Mode is: (A2*(B:0x17))'.
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP mul_ln1118_178_reg_3266419_reg.
DSP Report: register mul_ln1118_178_reg_3266419_reg is absorbed into DSP mul_ln1118_178_reg_3266419_reg.
DSP Report: operator mul_ln1118_178_fu_6487_p2 is absorbed into DSP mul_ln1118_178_reg_3266419_reg.
DSP Report: Generating DSP add_ln703_298_fu_37642228_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_298_fu_37642228_p2 is absorbed into DSP add_ln703_298_fu_37642228_p2.
DSP Report: register add_ln703_298_fu_37642228_p2 is absorbed into DSP add_ln703_298_fu_37642228_p2.
DSP Report: register add_ln703_298_fu_37642228_p2 is absorbed into DSP add_ln703_298_fu_37642228_p2.
DSP Report: register add_ln703_298_fu_37642228_p2 is absorbed into DSP add_ln703_298_fu_37642228_p2.
DSP Report: register add_ln703_298_fu_37642228_p2 is absorbed into DSP add_ln703_298_fu_37642228_p2.
DSP Report: operator add_ln703_298_fu_37642228_p2 is absorbed into DSP add_ln703_298_fu_37642228_p2.
DSP Report: Generating DSP mul_ln1118_590_fu_6674_p2, operation Mode is: A''*(B:0x3ff2e).
DSP Report: register mul_ln1118_590_fu_6674_p2 is absorbed into DSP mul_ln1118_590_fu_6674_p2.
DSP Report: register mul_ln1118_590_fu_6674_p2 is absorbed into DSP mul_ln1118_590_fu_6674_p2.
DSP Report: operator mul_ln1118_590_fu_6674_p2 is absorbed into DSP mul_ln1118_590_fu_6674_p2.
DSP Report: Generating DSP mul_ln1118_564_fu_5282_p2, operation Mode is: A''*(B:0x3ff62).
DSP Report: register mul_ln1118_564_fu_5282_p2 is absorbed into DSP mul_ln1118_564_fu_5282_p2.
DSP Report: register mul_ln1118_564_fu_5282_p2 is absorbed into DSP mul_ln1118_564_fu_5282_p2.
DSP Report: operator mul_ln1118_564_fu_5282_p2 is absorbed into DSP mul_ln1118_564_fu_5282_p2.
DSP Report: Generating DSP mul_ln1118_360_fu_6530_p2, operation Mode is: A''*(B:0x3ff63).
DSP Report: register mul_ln1118_360_fu_6530_p2 is absorbed into DSP mul_ln1118_360_fu_6530_p2.
DSP Report: register mul_ln1118_360_fu_6530_p2 is absorbed into DSP mul_ln1118_360_fu_6530_p2.
DSP Report: operator mul_ln1118_360_fu_6530_p2 is absorbed into DSP mul_ln1118_360_fu_6530_p2.
DSP Report: Generating DSP mul_ln1118_669_fu_5495_p2, operation Mode is: A''*(B:0x112).
DSP Report: register data_56_V_read_int_reg_reg is absorbed into DSP mul_ln1118_669_fu_5495_p2.
DSP Report: register data_56_V_read_1_reg_37678491_reg is absorbed into DSP mul_ln1118_669_fu_5495_p2.
DSP Report: operator mul_ln1118_669_fu_5495_p2 is absorbed into DSP mul_ln1118_669_fu_5495_p2.
DSP Report: Generating DSP mul_ln1118_349_fu_3895_p2, operation Mode is: A''*(B:0x3ff71).
DSP Report: register mul_ln1118_349_fu_3895_p2 is absorbed into DSP mul_ln1118_349_fu_3895_p2.
DSP Report: register mul_ln1118_349_fu_3895_p2 is absorbed into DSP mul_ln1118_349_fu_3895_p2.
DSP Report: operator mul_ln1118_349_fu_3895_p2 is absorbed into DSP mul_ln1118_349_fu_3895_p2.
DSP Report: Generating DSP mul_ln1118_96_fu_6032_p2, operation Mode is: A''*(B:0x3ff58).
DSP Report: register mul_ln1118_96_fu_6032_p2 is absorbed into DSP mul_ln1118_96_fu_6032_p2.
DSP Report: register mul_ln1118_96_fu_6032_p2 is absorbed into DSP mul_ln1118_96_fu_6032_p2.
DSP Report: operator mul_ln1118_96_fu_6032_p2 is absorbed into DSP mul_ln1118_96_fu_6032_p2.
DSP Report: Generating DSP add_ln703_650_fu_37644722_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_650_fu_37644722_p2 is absorbed into DSP add_ln703_650_fu_37644722_p2.
DSP Report: Generating DSP mul_ln1118_373_fu_3807_p2, operation Mode is: A''*(B:0x87).
DSP Report: register data_31_V_read_int_reg_reg is absorbed into DSP mul_ln1118_373_fu_3807_p2.
DSP Report: register data_31_V_read_1_reg_37678800_reg is absorbed into DSP mul_ln1118_373_fu_3807_p2.
DSP Report: operator mul_ln1118_373_fu_3807_p2 is absorbed into DSP mul_ln1118_373_fu_3807_p2.
DSP Report: Generating DSP add_ln703_661_fu_37644806_p2, operation Mode is: PCIN+A''*(B:0xd2).
DSP Report: register data_35_V_read_int_reg_reg is absorbed into DSP add_ln703_661_fu_37644806_p2.
DSP Report: register zext_ln1118_405_reg_37679325_reg is absorbed into DSP add_ln703_661_fu_37644806_p2.
DSP Report: operator add_ln703_661_fu_37644806_p2 is absorbed into DSP add_ln703_661_fu_37644806_p2.
DSP Report: operator mul_ln1118_420_fu_5141_p2 is absorbed into DSP add_ln703_661_fu_37644806_p2.
DSP Report: Generating DSP add_ln703_661_reg_37680240_reg, operation Mode is: PCIN+A''*(B:0xd7).
DSP Report: register data_36_V_read_int_reg_reg is absorbed into DSP add_ln703_661_reg_37680240_reg.
DSP Report: register data_36_V_read_1_reg_37678739_reg is absorbed into DSP add_ln703_661_reg_37680240_reg.
DSP Report: register add_ln703_661_reg_37680240_reg is absorbed into DSP add_ln703_661_reg_37680240_reg.
DSP Report: operator add_ln703_661_fu_37644806_p2 is absorbed into DSP add_ln703_661_reg_37680240_reg.
DSP Report: operator mul_ln1118_432_fu_3906_p2 is absorbed into DSP add_ln703_661_reg_37680240_reg.
DSP Report: Generating DSP mul_ln1118_481_fu_4071_p2, operation Mode is: A''*(B:0xcb).
DSP Report: register data_40_V_read_int_reg_reg is absorbed into DSP mul_ln1118_481_fu_4071_p2.
DSP Report: register data_40_V_read_1_reg_37678693_reg is absorbed into DSP mul_ln1118_481_fu_4071_p2.
DSP Report: operator mul_ln1118_481_fu_4071_p2 is absorbed into DSP mul_ln1118_481_fu_4071_p2.
DSP Report: Generating DSP add_ln703_664_fu_37644832_p2, operation Mode is: PCIN+A''*(B:0xa8).
DSP Report: register data_43_V_read_int_reg_reg is absorbed into DSP add_ln703_664_fu_37644832_p2.
DSP Report: register data_43_V_read_1_reg_37678657_reg is absorbed into DSP add_ln703_664_fu_37644832_p2.
DSP Report: operator add_ln703_664_fu_37644832_p2 is absorbed into DSP add_ln703_664_fu_37644832_p2.
DSP Report: operator mul_ln1118_519_fu_6912_p2 is absorbed into DSP add_ln703_664_fu_37644832_p2.
DSP Report: Generating DSP add_ln703_664_fu_37644832_p2, operation Mode is: PCIN+A''*(B:0xb6).
DSP Report: register data_53_V_read_int_reg_reg is absorbed into DSP add_ln703_664_fu_37644832_p2.
DSP Report: register data_53_V_read_1_reg_37678527_reg is absorbed into DSP add_ln703_664_fu_37644832_p2.
DSP Report: operator add_ln703_664_fu_37644832_p2 is absorbed into DSP add_ln703_664_fu_37644832_p2.
DSP Report: operator mul_ln1118_632_fu_4580_p2 is absorbed into DSP add_ln703_664_fu_37644832_p2.
DSP Report: Generating DSP add_ln703_664_reg_37680245_reg, operation Mode is: PCIN+A''*(B:0xdb).
DSP Report: register data_42_V_read_int_reg_reg is absorbed into DSP add_ln703_664_reg_37680245_reg.
DSP Report: register data_42_V_read_1_reg_37678669_reg is absorbed into DSP add_ln703_664_reg_37680245_reg.
DSP Report: register add_ln703_664_reg_37680245_reg is absorbed into DSP add_ln703_664_reg_37680245_reg.
DSP Report: operator add_ln703_664_fu_37644832_p2 is absorbed into DSP add_ln703_664_reg_37680245_reg.
DSP Report: operator mul_ln1118_506_fu_6849_p2 is absorbed into DSP add_ln703_664_reg_37680245_reg.
DSP Report: Generating DSP mul_ln1118_120_fu_4788_p2, operation Mode is: A''*(B:0x8f).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_120_fu_4788_p2.
DSP Report: register zext_ln1118_108_reg_37679131_reg is absorbed into DSP mul_ln1118_120_fu_4788_p2.
DSP Report: operator mul_ln1118_120_fu_4788_p2 is absorbed into DSP mul_ln1118_120_fu_4788_p2.
DSP Report: Generating DSP add_ln703_655_fu_37644764_p2, operation Mode is: PCIN+A''*(B:0xae).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP add_ln703_655_fu_37644764_p2.
DSP Report: register zext_ln1118_133_reg_37679168_reg is absorbed into DSP add_ln703_655_fu_37644764_p2.
DSP Report: operator add_ln703_655_fu_37644764_p2 is absorbed into DSP add_ln703_655_fu_37644764_p2.
DSP Report: operator mul_ln1118_141_fu_4797_p2 is absorbed into DSP add_ln703_655_fu_37644764_p2.
DSP Report: Generating DSP mul_ln1118_177_fu_4825_p2, operation Mode is: A''*(B:0xad).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP mul_ln1118_177_fu_4825_p2.
DSP Report: register zext_ln1118_165_reg_37679204_reg is absorbed into DSP mul_ln1118_177_fu_4825_p2.
DSP Report: operator mul_ln1118_177_fu_4825_p2 is absorbed into DSP mul_ln1118_177_fu_4825_p2.
DSP Report: Generating DSP add_ln703_658_fu_37644790_p2, operation Mode is: PCIN+A''*(B:0xd1).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP add_ln703_658_fu_37644790_p2.
DSP Report: register zext_ln1118_176_reg_37679219_reg is absorbed into DSP add_ln703_658_fu_37644790_p2.
DSP Report: operator add_ln703_658_fu_37644790_p2 is absorbed into DSP add_ln703_658_fu_37644790_p2.
DSP Report: operator mul_ln1118_190_fu_4685_p2 is absorbed into DSP add_ln703_658_fu_37644790_p2.
DSP Report: Generating DSP add_ln703_658_reg_37680235_reg, operation Mode is: PCIN+A''*(B:0x86).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP add_ln703_658_reg_37680235_reg.
DSP Report: register data_27_V_read_1_reg_37678847_reg is absorbed into DSP add_ln703_658_reg_37680235_reg.
DSP Report: register add_ln703_658_reg_37680235_reg is absorbed into DSP add_ln703_658_reg_37680235_reg.
DSP Report: operator add_ln703_658_fu_37644790_p2 is absorbed into DSP add_ln703_658_reg_37680235_reg.
DSP Report: operator mul_ln1118_325_fu_6312_p2 is absorbed into DSP add_ln703_658_reg_37680235_reg.
DSP Report: Generating DSP mul_ln1118_412_fu_6503_p2, operation Mode is: A''*(B:0x3ffcf).
DSP Report: register mul_ln1118_412_fu_6503_p2 is absorbed into DSP mul_ln1118_412_fu_6503_p2.
DSP Report: register mul_ln1118_412_fu_6503_p2 is absorbed into DSP mul_ln1118_412_fu_6503_p2.
DSP Report: operator mul_ln1118_412_fu_6503_p2 is absorbed into DSP mul_ln1118_412_fu_6503_p2.
DSP Report: Generating DSP mul_ln1118_205_fu_6974_p2, operation Mode is: A''*(B:0x3ffcf).
DSP Report: register mul_ln1118_205_fu_6974_p2 is absorbed into DSP mul_ln1118_205_fu_6974_p2.
DSP Report: register mul_ln1118_205_fu_6974_p2 is absorbed into DSP mul_ln1118_205_fu_6974_p2.
DSP Report: operator mul_ln1118_205_fu_6974_p2 is absorbed into DSP mul_ln1118_205_fu_6974_p2.
DSP Report: Generating DSP mul_ln1118_496_fu_4448_p2, operation Mode is: A''*(B:0x3ffce).
DSP Report: register mul_ln1118_496_fu_4448_p2 is absorbed into DSP mul_ln1118_496_fu_4448_p2.
DSP Report: register mul_ln1118_496_fu_4448_p2 is absorbed into DSP mul_ln1118_496_fu_4448_p2.
DSP Report: operator mul_ln1118_496_fu_4448_p2 is absorbed into DSP mul_ln1118_496_fu_4448_p2.
DSP Report: Generating DSP mul_ln1118_471_fu_3837_p2, operation Mode is: A''*(B:0x3ffcd).
DSP Report: register mul_ln1118_471_fu_3837_p2 is absorbed into DSP mul_ln1118_471_fu_3837_p2.
DSP Report: register mul_ln1118_471_fu_3837_p2 is absorbed into DSP mul_ln1118_471_fu_3837_p2.
DSP Report: operator mul_ln1118_471_fu_3837_p2 is absorbed into DSP mul_ln1118_471_fu_3837_p2.
DSP Report: Generating DSP mul_ln1118_568_fu_6649_p2, operation Mode is: A''*(B:0x3ff95).
DSP Report: register mul_ln1118_568_fu_6649_p2 is absorbed into DSP mul_ln1118_568_fu_6649_p2.
DSP Report: register mul_ln1118_568_fu_6649_p2 is absorbed into DSP mul_ln1118_568_fu_6649_p2.
DSP Report: operator mul_ln1118_568_fu_6649_p2 is absorbed into DSP mul_ln1118_568_fu_6649_p2.
DSP Report: Generating DSP mul_ln1118_558_fu_6639_p2, operation Mode is: A''*(B:0x3ffab).
DSP Report: register mul_ln1118_558_fu_6639_p2 is absorbed into DSP mul_ln1118_558_fu_6639_p2.
DSP Report: register mul_ln1118_558_fu_6639_p2 is absorbed into DSP mul_ln1118_558_fu_6639_p2.
DSP Report: operator mul_ln1118_558_fu_6639_p2 is absorbed into DSP mul_ln1118_558_fu_6639_p2.
DSP Report: Generating DSP mul_ln703_1_fu_4966_p2, operation Mode is: (D'+A2)*(B:0x52).
DSP Report: register data_33_V_read_int_reg_reg is absorbed into DSP mul_ln703_1_fu_4966_p2.
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mul_ln703_1_fu_4966_p2.
DSP Report: register add_ln703_582_reg_37679790_reg is absorbed into DSP mul_ln703_1_fu_4966_p2.
DSP Report: operator add_ln703_582_fu_37609517_p2 is absorbed into DSP mul_ln703_1_fu_4966_p2.
DSP Report: operator mul_ln703_1_fu_4966_p2 is absorbed into DSP mul_ln703_1_fu_4966_p2.
DSP Report: Generating DSP add_ln703_583_fu_37644254_p2, operation Mode is: PCIN+A''*(B:0x5a).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP add_ln703_583_fu_37644254_p2.
DSP Report: register data_19_V_read_1_reg_37678937_reg is absorbed into DSP add_ln703_583_fu_37644254_p2.
DSP Report: operator add_ln703_583_fu_37644254_p2 is absorbed into DSP add_ln703_583_fu_37644254_p2.
DSP Report: operator mul_ln1118_217_fu_6119_p2 is absorbed into DSP add_ln703_583_fu_37644254_p2.
DSP Report: Generating DSP mul_ln1118_327_fu_5061_p2, operation Mode is: A''*(B:0x26).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP mul_ln1118_327_fu_5061_p2.
DSP Report: register data_28_V_read_1_reg_37678836_reg is absorbed into DSP mul_ln1118_327_fu_5061_p2.
DSP Report: operator mul_ln1118_327_fu_5061_p2 is absorbed into DSP mul_ln1118_327_fu_5061_p2.
DSP Report: Generating DSP add_ln703_593_fu_37644342_p2, operation Mode is: PCIN+A''*(B:0x29).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP add_ln703_593_fu_37644342_p2.
DSP Report: register zext_ln1118_133_reg_37679168_reg is absorbed into DSP add_ln703_593_fu_37644342_p2.
DSP Report: operator add_ln703_593_fu_37644342_p2 is absorbed into DSP add_ln703_593_fu_37644342_p2.
DSP Report: operator mul_ln1118_133_fu_7416_p2 is absorbed into DSP add_ln703_593_fu_37644342_p2.
DSP Report: Generating DSP add_ln703_593_fu_37644342_p2, operation Mode is: PCIN+A''*(B:0x33).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP add_ln703_593_fu_37644342_p2.
DSP Report: register data_14_V_read_1_reg_37678985_reg is absorbed into DSP add_ln703_593_fu_37644342_p2.
DSP Report: operator add_ln703_593_fu_37644342_p2 is absorbed into DSP add_ln703_593_fu_37644342_p2.
DSP Report: operator mul_ln1118_157_fu_4808_p2 is absorbed into DSP add_ln703_593_fu_37644342_p2.
DSP Report: Generating DSP mul_ln1118_378_fu_7168_p2, operation Mode is: A''*(B:0x3ff6c).
DSP Report: register mul_ln1118_378_fu_7168_p2 is absorbed into DSP mul_ln1118_378_fu_7168_p2.
DSP Report: register mul_ln1118_378_fu_7168_p2 is absorbed into DSP mul_ln1118_378_fu_7168_p2.
DSP Report: operator mul_ln1118_378_fu_7168_p2 is absorbed into DSP mul_ln1118_378_fu_7168_p2.
DSP Report: Generating DSP mul_ln1118_244_fu_4541_p2, operation Mode is: A''*(B:0x3ff6c).
DSP Report: register mul_ln1118_244_fu_4541_p2 is absorbed into DSP mul_ln1118_244_fu_4541_p2.
DSP Report: register mul_ln1118_244_fu_4541_p2 is absorbed into DSP mul_ln1118_244_fu_4541_p2.
DSP Report: operator mul_ln1118_244_fu_4541_p2 is absorbed into DSP mul_ln1118_244_fu_4541_p2.
DSP Report: Generating DSP mul_ln1118_524_fu_5936_p2, operation Mode is: A''*(B:0x3ff37).
DSP Report: register mul_ln1118_524_fu_5936_p2 is absorbed into DSP mul_ln1118_524_fu_5936_p2.
DSP Report: register mul_ln1118_524_fu_5936_p2 is absorbed into DSP mul_ln1118_524_fu_5936_p2.
DSP Report: operator mul_ln1118_524_fu_5936_p2 is absorbed into DSP mul_ln1118_524_fu_5936_p2.
DSP Report: Generating DSP mul_ln1118_254_fu_4486_p2, operation Mode is: A''*(B:0x109).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP mul_ln1118_254_fu_4486_p2.
DSP Report: register data_22_V_read_1_reg_37678909_reg is absorbed into DSP mul_ln1118_254_fu_4486_p2.
DSP Report: operator mul_ln1118_254_fu_4486_p2 is absorbed into DSP mul_ln1118_254_fu_4486_p2.
DSP Report: Generating DSP add_ln703_563_fu_37644102_p2, operation Mode is: PCIN+A''*(B:0x18c).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP add_ln703_563_fu_37644102_p2.
DSP Report: register data_26_V_read_1_reg_37678858_reg is absorbed into DSP add_ln703_563_fu_37644102_p2.
DSP Report: operator add_ln703_563_fu_37644102_p2 is absorbed into DSP add_ln703_563_fu_37644102_p2.
DSP Report: operator mul_ln1118_304_fu_6292_p2 is absorbed into DSP add_ln703_563_fu_37644102_p2.
DSP Report: Generating DSP add_ln703_563_fu_37644102_p2, operation Mode is: PCIN+A''*(B:0x107).
DSP Report: register data_37_V_read_int_reg_reg is absorbed into DSP add_ln703_563_fu_37644102_p2.
DSP Report: register data_37_V_read_1_reg_37678725_reg is absorbed into DSP add_ln703_563_fu_37644102_p2.
DSP Report: operator add_ln703_563_fu_37644102_p2 is absorbed into DSP add_ln703_563_fu_37644102_p2.
DSP Report: operator mul_ln1118_436_fu_6522_p2 is absorbed into DSP add_ln703_563_fu_37644102_p2.
DSP Report: Generating DSP mul_ln1118_582_fu_6664_p2, operation Mode is: A''*(B:0xe9).
DSP Report: register data_49_V_read_int_reg_reg is absorbed into DSP mul_ln1118_582_fu_6664_p2.
DSP Report: register data_49_V_read_1_reg_37678583_reg is absorbed into DSP mul_ln1118_582_fu_6664_p2.
DSP Report: operator mul_ln1118_582_fu_6664_p2 is absorbed into DSP mul_ln1118_582_fu_6664_p2.
DSP Report: Generating DSP mul_ln1118_231_fu_6641_p2, operation Mode is: A''*(B:0x3ff98).
DSP Report: register mul_ln1118_231_fu_6641_p2 is absorbed into DSP mul_ln1118_231_fu_6641_p2.
DSP Report: register mul_ln1118_231_fu_6641_p2 is absorbed into DSP mul_ln1118_231_fu_6641_p2.
DSP Report: operator mul_ln1118_231_fu_6641_p2 is absorbed into DSP mul_ln1118_231_fu_6641_p2.
DSP Report: Generating DSP add_ln703_575_fu_37644202_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_575_fu_37644202_p2 is absorbed into DSP add_ln703_575_fu_37644202_p2.
DSP Report: Generating DSP mul_ln1118_457_fu_6544_p2, operation Mode is: A''*(B:0x3ffbd).
DSP Report: register mul_ln1118_457_fu_6544_p2 is absorbed into DSP mul_ln1118_457_fu_6544_p2.
DSP Report: register mul_ln1118_457_fu_6544_p2 is absorbed into DSP mul_ln1118_457_fu_6544_p2.
DSP Report: operator mul_ln1118_457_fu_6544_p2 is absorbed into DSP mul_ln1118_457_fu_6544_p2.
DSP Report: Generating DSP mul_ln1118_267_fu_6259_p2, operation Mode is: A''*(B:0x3ffa7).
DSP Report: register mul_ln1118_267_fu_6259_p2 is absorbed into DSP mul_ln1118_267_fu_6259_p2.
DSP Report: register mul_ln1118_267_fu_6259_p2 is absorbed into DSP mul_ln1118_267_fu_6259_p2.
DSP Report: operator mul_ln1118_267_fu_6259_p2 is absorbed into DSP mul_ln1118_267_fu_6259_p2.
DSP Report: Generating DSP mul_ln1118_182_fu_7362_p2, operation Mode is: A''*(B:0x8d).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mul_ln1118_182_fu_7362_p2.
DSP Report: register zext_ln1118_176_reg_37679219_reg is absorbed into DSP mul_ln1118_182_fu_7362_p2.
DSP Report: operator mul_ln1118_182_fu_7362_p2 is absorbed into DSP mul_ln1118_182_fu_7362_p2.
DSP Report: Generating DSP add_ln703_573_fu_37644186_p2, operation Mode is: PCIN+A''*(B:0xa5).
DSP Report: register data_36_V_read_int_reg_reg is absorbed into DSP add_ln703_573_fu_37644186_p2.
DSP Report: register data_36_V_read_1_reg_37678739_reg is absorbed into DSP add_ln703_573_fu_37644186_p2.
DSP Report: operator add_ln703_573_fu_37644186_p2 is absorbed into DSP add_ln703_573_fu_37644186_p2.
DSP Report: operator mul_ln1118_423_fu_6511_p2 is absorbed into DSP add_ln703_573_fu_37644186_p2.
DSP Report: Generating DSP add_ln703_573_fu_37644186_p2, operation Mode is: PCIN+A''*(B:0xc5).
DSP Report: register data_34_V_read_int_reg_reg is absorbed into DSP add_ln703_573_fu_37644186_p2.
DSP Report: register data_34_V_read_1_reg_37678757_reg is absorbed into DSP add_ln703_573_fu_37644186_p2.
DSP Report: operator add_ln703_573_fu_37644186_p2 is absorbed into DSP add_ln703_573_fu_37644186_p2.
DSP Report: operator mul_ln1118_401_fu_4671_p2 is absorbed into DSP add_ln703_573_fu_37644186_p2.
DSP Report: Generating DSP add_ln703_573_fu_37644186_p2, operation Mode is: PCIN+A''*(B:0xe2).
DSP Report: register data_46_V_read_int_reg_reg is absorbed into DSP add_ln703_573_fu_37644186_p2.
DSP Report: register data_46_V_read_1_reg_37678621_reg is absorbed into DSP add_ln703_573_fu_37644186_p2.
DSP Report: operator add_ln703_573_fu_37644186_p2 is absorbed into DSP add_ln703_573_fu_37644186_p2.
DSP Report: operator mul_ln1118_546_fu_4012_p2 is absorbed into DSP add_ln703_573_fu_37644186_p2.
DSP Report: Generating DSP add_ln703_573_fu_37644186_p2, operation Mode is: PCIN+A''*(B:0xd6).
DSP Report: register data_31_V_read_int_reg_reg is absorbed into DSP add_ln703_573_fu_37644186_p2.
DSP Report: register data_31_V_read_1_reg_37678800_reg is absorbed into DSP add_ln703_573_fu_37644186_p2.
DSP Report: operator add_ln703_573_fu_37644186_p2 is absorbed into DSP add_ln703_573_fu_37644186_p2.
DSP Report: operator mul_ln1118_365_fu_5564_p2 is absorbed into DSP add_ln703_573_fu_37644186_p2.
DSP Report: Generating DSP mul_ln1118_241_fu_6876_p2, operation Mode is: A''*(B:0x3ffae).
DSP Report: register mul_ln1118_241_fu_6876_p2 is absorbed into DSP mul_ln1118_241_fu_6876_p2.
DSP Report: register mul_ln1118_241_fu_6876_p2 is absorbed into DSP mul_ln1118_241_fu_6876_p2.
DSP Report: operator mul_ln1118_241_fu_6876_p2 is absorbed into DSP mul_ln1118_241_fu_6876_p2.
DSP Report: Generating DSP mul_ln1118_107_fu_4783_p2, operation Mode is: A''*(B:0x3ffb9).
DSP Report: register mul_ln1118_107_fu_4783_p2 is absorbed into DSP mul_ln1118_107_fu_4783_p2.
DSP Report: register mul_ln1118_107_fu_4783_p2 is absorbed into DSP mul_ln1118_107_fu_4783_p2.
DSP Report: operator mul_ln1118_107_fu_4783_p2 is absorbed into DSP mul_ln1118_107_fu_4783_p2.
DSP Report: Generating DSP mul_ln1118_248_fu_5285_p2, operation Mode is: A''*(B:0x3ffa6).
DSP Report: register mul_ln1118_248_fu_5285_p2 is absorbed into DSP mul_ln1118_248_fu_5285_p2.
DSP Report: register mul_ln1118_248_fu_5285_p2 is absorbed into DSP mul_ln1118_248_fu_5285_p2.
DSP Report: operator mul_ln1118_248_fu_5285_p2 is absorbed into DSP mul_ln1118_248_fu_5285_p2.
DSP Report: Generating DSP mul_ln1118_259_fu_7072_p2, operation Mode is: A2*(B:0x67).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP mul_ln1118_259_fu_7072_p2.
DSP Report: operator mul_ln1118_259_fu_7072_p2 is absorbed into DSP mul_ln1118_259_fu_7072_p2.
DSP Report: Generating DSP add_ln703_547_fu_37609491_p2, operation Mode is: PCIN+A2*(B:0x7b).
DSP Report: register data_39_V_read_int_reg_reg is absorbed into DSP add_ln703_547_fu_37609491_p2.
DSP Report: operator add_ln703_547_fu_37609491_p2 is absorbed into DSP add_ln703_547_fu_37609491_p2.
DSP Report: operator mul_ln1118_462_fu_6288_p2 is absorbed into DSP add_ln703_547_fu_37609491_p2.
DSP Report: Generating DSP add_ln703_548_fu_37609501_p2, operation Mode is: -C'+A2*(B:0x49)+1-1.
DSP Report: register data_45_V_read_int_reg_reg is absorbed into DSP add_ln703_548_fu_37609501_p2.
DSP Report: register add_ln703_548_fu_37609501_p2 is absorbed into DSP add_ln703_548_fu_37609501_p2.
DSP Report: operator add_ln703_548_fu_37609501_p2 is absorbed into DSP add_ln703_548_fu_37609501_p2.
DSP Report: operator mul_ln1118_538_fu_7216_p2 is absorbed into DSP add_ln703_548_fu_37609501_p2.
DSP Report: Generating DSP add_ln703_677_fu_37644912_p2, operation Mode is: C+A''*(B:0x7a).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP add_ln703_677_fu_37644912_p2.
DSP Report: register data_26_V_read_1_reg_37678858_reg is absorbed into DSP add_ln703_677_fu_37644912_p2.
DSP Report: operator add_ln703_677_fu_37644912_p2 is absorbed into DSP add_ln703_677_fu_37644912_p2.
DSP Report: operator mul_ln1118_314_fu_6301_p2 is absorbed into DSP add_ln703_677_fu_37644912_p2.
DSP Report: Generating DSP add_ln703_677_fu_37644912_p2, operation Mode is: PCIN+A''*(B:0x6d).
DSP Report: register data_48_V_read_int_reg_reg is absorbed into DSP add_ln703_677_fu_37644912_p2.
DSP Report: register data_48_V_read_1_reg_37678594_reg is absorbed into DSP add_ln703_677_fu_37644912_p2.
DSP Report: operator add_ln703_677_fu_37644912_p2 is absorbed into DSP add_ln703_677_fu_37644912_p2.
DSP Report: operator mul_ln1118_578_fu_6659_p2 is absorbed into DSP add_ln703_677_fu_37644912_p2.
DSP Report: Generating DSP add_ln703_677_reg_37680260_reg, operation Mode is: PCIN+A''*(B:0x4f).
DSP Report: register data_33_V_read_int_reg_reg is absorbed into DSP add_ln703_677_reg_37680260_reg.
DSP Report: register data_33_V_read_1_reg_37678773_reg is absorbed into DSP add_ln703_677_reg_37680260_reg.
DSP Report: register add_ln703_677_reg_37680260_reg is absorbed into DSP add_ln703_677_reg_37680260_reg.
DSP Report: operator add_ln703_677_fu_37644912_p2 is absorbed into DSP add_ln703_677_reg_37680260_reg.
DSP Report: operator mul_ln1118_396_fu_4555_p2 is absorbed into DSP add_ln703_677_reg_37680260_reg.
DSP Report: Generating DSP mul_ln1118_161_fu_6063_p2, operation Mode is: A''*(B:0x3ffa8).
DSP Report: register mul_ln1118_161_fu_6063_p2 is absorbed into DSP mul_ln1118_161_fu_6063_p2.
DSP Report: register mul_ln1118_161_fu_6063_p2 is absorbed into DSP mul_ln1118_161_fu_6063_p2.
DSP Report: operator mul_ln1118_161_fu_6063_p2 is absorbed into DSP mul_ln1118_161_fu_6063_p2.
DSP Report: Generating DSP add_ln703_309_fu_37642319_p2, operation Mode is: C+A''*(B:0x8f).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP add_ln703_309_fu_37642319_p2.
DSP Report: register add_ln703_309_fu_37642319_p2 is absorbed into DSP add_ln703_309_fu_37642319_p2.
DSP Report: operator add_ln703_309_fu_37642319_p2 is absorbed into DSP add_ln703_309_fu_37642319_p2.
DSP Report: operator mul_ln1118_222_fu_7323_p2 is absorbed into DSP add_ln703_309_fu_37642319_p2.
DSP Report: Generating DSP mul_ln1118_198_fu_5172_p2, operation Mode is: A2*(B:0x3ffd1).
DSP Report: register mul_ln1118_198_fu_5172_p2 is absorbed into DSP mul_ln1118_198_fu_5172_p2.
DSP Report: operator mul_ln1118_198_fu_5172_p2 is absorbed into DSP mul_ln1118_198_fu_5172_p2.
DSP Report: Generating DSP add_ln703_313_fu_37609301_p2, operation Mode is: C+A2*(B:0x13).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP add_ln703_313_fu_37609301_p2.
DSP Report: operator add_ln703_313_fu_37609301_p2 is absorbed into DSP add_ln703_313_fu_37609301_p2.
DSP Report: operator mul_ln1118_102_fu_4217_p2 is absorbed into DSP add_ln703_313_fu_37609301_p2.
DSP Report: Generating DSP add_ln703_314_fu_37609311_p2, operation Mode is: C+A2*(B:0x36).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP add_ln703_314_fu_37609311_p2.
DSP Report: operator add_ln703_314_fu_37609311_p2 is absorbed into DSP add_ln703_314_fu_37609311_p2.
DSP Report: operator mul_ln1118_249_fu_6126_p2 is absorbed into DSP add_ln703_314_fu_37609311_p2.
DSP Report: Generating DSP mul_ln1118_560_fu_5278_p2, operation Mode is: A''*(B:0x3ff89).
DSP Report: register mul_ln1118_560_fu_5278_p2 is absorbed into DSP mul_ln1118_560_fu_5278_p2.
DSP Report: register mul_ln1118_560_fu_5278_p2 is absorbed into DSP mul_ln1118_560_fu_5278_p2.
DSP Report: operator mul_ln1118_560_fu_5278_p2 is absorbed into DSP mul_ln1118_560_fu_5278_p2.
DSP Report: Generating DSP mul_ln1118_526_fu_5768_p2, operation Mode is: A''*(B:0x3ffaa).
DSP Report: register mul_ln1118_526_fu_5768_p2 is absorbed into DSP mul_ln1118_526_fu_5768_p2.
DSP Report: register mul_ln1118_526_fu_5768_p2 is absorbed into DSP mul_ln1118_526_fu_5768_p2.
DSP Report: operator mul_ln1118_526_fu_5768_p2 is absorbed into DSP mul_ln1118_526_fu_5768_p2.
DSP Report: Generating DSP mul_ln1118_354_fu_5953_p2, operation Mode is: A''*(B:0x66).
DSP Report: register data_30_V_read_int_reg_reg is absorbed into DSP mul_ln1118_354_fu_5953_p2.
DSP Report: register data_30_V_read_1_reg_37678812_reg is absorbed into DSP mul_ln1118_354_fu_5953_p2.
DSP Report: operator mul_ln1118_354_fu_5953_p2 is absorbed into DSP mul_ln1118_354_fu_5953_p2.
DSP Report: Generating DSP add_ln703_712_fu_37645124_p2, operation Mode is: PCIN+A''*(B:0x54).
DSP Report: register data_41_V_read_int_reg_reg is absorbed into DSP add_ln703_712_fu_37645124_p2.
DSP Report: register data_41_V_read_1_reg_37678680_reg is absorbed into DSP add_ln703_712_fu_37645124_p2.
DSP Report: operator add_ln703_712_fu_37645124_p2 is absorbed into DSP add_ln703_712_fu_37645124_p2.
DSP Report: operator mul_ln1118_488_fu_7296_p2 is absorbed into DSP add_ln703_712_fu_37645124_p2.
DSP Report: Generating DSP mul_ln1118_640_fu_6634_p2, operation Mode is: A2*(B:0x3ffc9).
DSP Report: register mul_ln1118_640_fu_6634_p2 is absorbed into DSP mul_ln1118_640_fu_6634_p2.
DSP Report: operator mul_ln1118_640_fu_6634_p2 is absorbed into DSP mul_ln1118_640_fu_6634_p2.
DSP Report: Generating DSP add_ln703_716_fu_37609523_p2, operation Mode is: C+A2*(B:0x33).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP add_ln703_716_fu_37609523_p2.
DSP Report: operator add_ln703_716_fu_37609523_p2 is absorbed into DSP add_ln703_716_fu_37609523_p2.
DSP Report: operator mul_ln1118_321_fu_3814_p2 is absorbed into DSP add_ln703_716_fu_37609523_p2.
DSP Report: Generating DSP mul_ln1118_461_fu_4135_p2, operation Mode is: A2*(B:0x23).
DSP Report: register data_39_V_read_int_reg_reg is absorbed into DSP mul_ln1118_461_fu_4135_p2.
DSP Report: operator mul_ln1118_461_fu_4135_p2 is absorbed into DSP mul_ln1118_461_fu_4135_p2.
DSP Report: Generating DSP add_ln703_717_fu_37609533_p2, operation Mode is: PCIN+A2*(B:0x13).
DSP Report: register data_35_V_read_int_reg_reg is absorbed into DSP add_ln703_717_fu_37609533_p2.
DSP Report: operator add_ln703_717_fu_37609533_p2 is absorbed into DSP add_ln703_717_fu_37609533_p2.
DSP Report: operator mul_ln1118_416_fu_5423_p2 is absorbed into DSP add_ln703_717_fu_37609533_p2.
DSP Report: Generating DSP mul_ln1118_160_fu_4811_p2, operation Mode is: A''*(B:0xb0).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP mul_ln1118_160_fu_4811_p2.
DSP Report: register data_14_V_read_1_reg_37678985_reg is absorbed into DSP mul_ln1118_160_fu_4811_p2.
DSP Report: operator mul_ln1118_160_fu_4811_p2 is absorbed into DSP mul_ln1118_160_fu_4811_p2.
DSP Report: Generating DSP add_ln703_333_fu_37642468_p2, operation Mode is: PCIN+A''*(B:0x99).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP add_ln703_333_fu_37642468_p2.
DSP Report: register zext_ln1118_165_reg_37679204_reg is absorbed into DSP add_ln703_333_fu_37642468_p2.
DSP Report: operator add_ln703_333_fu_37642468_p2 is absorbed into DSP add_ln703_333_fu_37642468_p2.
DSP Report: operator mul_ln1118_172_fu_7448_p2 is absorbed into DSP add_ln703_333_fu_37642468_p2.
DSP Report: Generating DSP mul_ln1118_114_fu_6150_p2, operation Mode is: A''*(B:0x3fe23).
DSP Report: register mul_ln1118_114_fu_6150_p2 is absorbed into DSP mul_ln1118_114_fu_6150_p2.
DSP Report: register mul_ln1118_114_fu_6150_p2 is absorbed into DSP mul_ln1118_114_fu_6150_p2.
DSP Report: operator mul_ln1118_114_fu_6150_p2 is absorbed into DSP mul_ln1118_114_fu_6150_p2.
DSP Report: Generating DSP add_ln703_331_fu_37642452_p2, operation Mode is: C+A''*(B:0x1ae).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP add_ln703_331_fu_37642452_p2.
DSP Report: register data_23_V_read_1_reg_37678895_reg is absorbed into DSP add_ln703_331_fu_37642452_p2.
DSP Report: operator add_ln703_331_fu_37642452_p2 is absorbed into DSP add_ln703_331_fu_37642452_p2.
DSP Report: operator mul_ln1118_271_fu_5014_p2 is absorbed into DSP add_ln703_331_fu_37642452_p2.
DSP Report: Generating DSP mul_ln1118_258_reg_3266466_reg, operation Mode is: (A2*(B:0x23))'.
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP mul_ln1118_258_reg_3266466_reg.
DSP Report: register mul_ln1118_258_reg_3266466_reg is absorbed into DSP mul_ln1118_258_reg_3266466_reg.
DSP Report: operator mul_ln1118_258_fu_7152_p2 is absorbed into DSP mul_ln1118_258_reg_3266466_reg.
DSP Report: Generating DSP add_ln703_345_fu_37642573_p2, operation Mode is: PCIN+A''*(B:0x23).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP add_ln703_345_fu_37642573_p2.
DSP Report: register data_13_V_read_1_reg_37678994_reg is absorbed into DSP add_ln703_345_fu_37642573_p2.
DSP Report: operator add_ln703_345_fu_37642573_p2 is absorbed into DSP add_ln703_345_fu_37642573_p2.
DSP Report: operator mul_ln1118_148_fu_7425_p2 is absorbed into DSP add_ln703_345_fu_37642573_p2.
DSP Report: Generating DSP add_ln703_345_fu_37642573_p2, operation Mode is: PCIN+A''*(B:0x65).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP add_ln703_345_fu_37642573_p2.
DSP Report: register data_19_V_read_1_reg_37678937_reg is absorbed into DSP add_ln703_345_fu_37642573_p2.
DSP Report: operator add_ln703_345_fu_37642573_p2 is absorbed into DSP add_ln703_345_fu_37642573_p2.
DSP Report: operator mul_ln1118_220_fu_7495_p2 is absorbed into DSP add_ln703_345_fu_37642573_p2.
DSP Report: Generating DSP add_ln703_345_fu_37642573_p2, operation Mode is: PCIN+A''*(B:0x2c).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP add_ln703_345_fu_37642573_p2.
DSP Report: register data_20_V_read_1_reg_37678930_reg is absorbed into DSP add_ln703_345_fu_37642573_p2.
DSP Report: operator add_ln703_345_fu_37642573_p2 is absorbed into DSP add_ln703_345_fu_37642573_p2.
DSP Report: operator mul_ln1118_235_fu_7385_p2 is absorbed into DSP add_ln703_345_fu_37642573_p2.
DSP Report: Generating DSP add_ln703_345_fu_37642573_p2, operation Mode is: PCIN+A''*(B:0x57).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP add_ln703_345_fu_37642573_p2.
DSP Report: register zext_ln1118_270_reg_37679290_reg is absorbed into DSP add_ln703_345_fu_37642573_p2.
DSP Report: operator add_ln703_345_fu_37642573_p2 is absorbed into DSP add_ln703_345_fu_37642573_p2.
DSP Report: operator mul_ln1118_283_fu_5026_p2 is absorbed into DSP add_ln703_345_fu_37642573_p2.
DSP Report: Generating DSP add_ln703_345_fu_37642573_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_345_fu_37642573_p2 is absorbed into DSP add_ln703_345_fu_37642573_p2.
DSP Report: Generating DSP add_ln703_345_fu_37642573_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_345_fu_37642573_p2 is absorbed into DSP add_ln703_345_fu_37642573_p2.
DSP Report: register add_ln703_345_fu_37642573_p2 is absorbed into DSP add_ln703_345_fu_37642573_p2.
DSP Report: register data_16_V_read_1_reg_37678965_reg is absorbed into DSP add_ln703_345_fu_37642573_p2.
DSP Report: register add_ln703_345_fu_37642573_p2 is absorbed into DSP add_ln703_345_fu_37642573_p2.
DSP Report: register add_ln703_345_fu_37642573_p2 is absorbed into DSP add_ln703_345_fu_37642573_p2.
DSP Report: operator add_ln703_345_fu_37642573_p2 is absorbed into DSP add_ln703_345_fu_37642573_p2.
DSP Report: Generating DSP mul_ln1118_500_fu_6269_p2, operation Mode is: A''*(B:0x3fec3).
DSP Report: register mul_ln1118_500_fu_6269_p2 is absorbed into DSP mul_ln1118_500_fu_6269_p2.
DSP Report: register mul_ln1118_500_fu_6269_p2 is absorbed into DSP mul_ln1118_500_fu_6269_p2.
DSP Report: operator mul_ln1118_500_fu_6269_p2 is absorbed into DSP mul_ln1118_500_fu_6269_p2.
DSP Report: Generating DSP mul_ln1118_572_fu_5291_p2, operation Mode is: A''*(B:0xc2).
DSP Report: register data_48_V_read_int_reg_reg is absorbed into DSP mul_ln1118_572_fu_5291_p2.
DSP Report: register data_48_V_read_1_reg_37678594_reg is absorbed into DSP mul_ln1118_572_fu_5291_p2.
DSP Report: operator mul_ln1118_572_fu_5291_p2 is absorbed into DSP mul_ln1118_572_fu_5291_p2.
DSP Report: Generating DSP add_ln703_704_fu_37645066_p2, operation Mode is: PCIN+A''*(B:0xde).
DSP Report: register data_51_V_read_int_reg_reg is absorbed into DSP add_ln703_704_fu_37645066_p2.
DSP Report: register data_51_V_read_1_reg_37678555_reg is absorbed into DSP add_ln703_704_fu_37645066_p2.
DSP Report: operator add_ln703_704_fu_37645066_p2 is absorbed into DSP add_ln703_704_fu_37645066_p2.
DSP Report: operator mul_ln1118_608_fu_6219_p2 is absorbed into DSP add_ln703_704_fu_37645066_p2.
DSP Report: Generating DSP mul_ln1118_426_fu_3901_p2, operation Mode is: A''*(B:0x3ffa1).
DSP Report: register mul_ln1118_426_fu_3901_p2 is absorbed into DSP mul_ln1118_426_fu_3901_p2.
DSP Report: register mul_ln1118_426_fu_3901_p2 is absorbed into DSP mul_ln1118_426_fu_3901_p2.
DSP Report: operator mul_ln1118_426_fu_3901_p2 is absorbed into DSP mul_ln1118_426_fu_3901_p2.
DSP Report: Generating DSP add_ln703_705_fu_37645076_p2, operation Mode is: C+A''*(B:0x9f).
DSP Report: register data_53_V_read_int_reg_reg is absorbed into DSP add_ln703_705_fu_37645076_p2.
DSP Report: register data_53_V_read_1_reg_37678527_reg is absorbed into DSP add_ln703_705_fu_37645076_p2.
DSP Report: operator add_ln703_705_fu_37645076_p2 is absorbed into DSP add_ln703_705_fu_37645076_p2.
DSP Report: operator mul_ln1118_628_fu_4988_p2 is absorbed into DSP add_ln703_705_fu_37645076_p2.
DSP Report: Generating DSP mul_ln1118_642_fu_4424_p2, operation Mode is: A''*(B:0x3ff5c).
DSP Report: register mul_ln1118_642_fu_4424_p2 is absorbed into DSP mul_ln1118_642_fu_4424_p2.
DSP Report: register mul_ln1118_642_fu_4424_p2 is absorbed into DSP mul_ln1118_642_fu_4424_p2.
DSP Report: operator mul_ln1118_642_fu_4424_p2 is absorbed into DSP mul_ln1118_642_fu_4424_p2.
DSP Report: Generating DSP mul_ln1118_296_fu_5036_p2, operation Mode is: A''*(B:0x3ff77).
DSP Report: register mul_ln1118_296_fu_5036_p2 is absorbed into DSP mul_ln1118_296_fu_5036_p2.
DSP Report: register mul_ln1118_296_fu_5036_p2 is absorbed into DSP mul_ln1118_296_fu_5036_p2.
DSP Report: operator mul_ln1118_296_fu_5036_p2 is absorbed into DSP mul_ln1118_296_fu_5036_p2.
DSP Report: Generating DSP mul_ln1118_331_fu_5369_p2, operation Mode is: A''*(B:0x3ff76).
DSP Report: register mul_ln1118_331_fu_5369_p2 is absorbed into DSP mul_ln1118_331_fu_5369_p2.
DSP Report: register mul_ln1118_331_fu_5369_p2 is absorbed into DSP mul_ln1118_331_fu_5369_p2.
DSP Report: operator mul_ln1118_331_fu_5369_p2 is absorbed into DSP mul_ln1118_331_fu_5369_p2.
DSP Report: Generating DSP mul_ln1118_265_fu_6257_p2, operation Mode is: A''*(B:0xba).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP mul_ln1118_265_fu_6257_p2.
DSP Report: register data_22_V_read_1_reg_37678909_reg is absorbed into DSP mul_ln1118_265_fu_6257_p2.
DSP Report: operator mul_ln1118_265_fu_6257_p2 is absorbed into DSP mul_ln1118_265_fu_6257_p2.
DSP Report: Generating DSP add_ln703_801_fu_37645716_p2, operation Mode is: PCIN+A''*(B:0x9d).
DSP Report: register data_30_V_read_int_reg_reg is absorbed into DSP add_ln703_801_fu_37645716_p2.
DSP Report: register data_30_V_read_1_reg_37678812_reg is absorbed into DSP add_ln703_801_fu_37645716_p2.
DSP Report: operator add_ln703_801_fu_37645716_p2 is absorbed into DSP add_ln703_801_fu_37645716_p2.
DSP Report: operator mul_ln1118_362_fu_6356_p2 is absorbed into DSP add_ln703_801_fu_37645716_p2.
DSP Report: Generating DSP add_ln703_801_fu_37645716_p2, operation Mode is: PCIN+A''*(B:0xd3).
DSP Report: register data_31_V_read_int_reg_reg is absorbed into DSP add_ln703_801_fu_37645716_p2.
DSP Report: register data_31_V_read_1_reg_37678800_reg is absorbed into DSP add_ln703_801_fu_37645716_p2.
DSP Report: operator add_ln703_801_fu_37645716_p2 is absorbed into DSP add_ln703_801_fu_37645716_p2.
DSP Report: operator mul_ln1118_375_fu_5792_p2 is absorbed into DSP add_ln703_801_fu_37645716_p2.
DSP Report: Generating DSP mul_ln1118_194_fu_5608_p2, operation Mode is: A''*(B:0x3ff36).
DSP Report: register mul_ln1118_194_fu_5608_p2 is absorbed into DSP mul_ln1118_194_fu_5608_p2.
DSP Report: register mul_ln1118_194_fu_5608_p2 is absorbed into DSP mul_ln1118_194_fu_5608_p2.
DSP Report: operator mul_ln1118_194_fu_5608_p2 is absorbed into DSP mul_ln1118_194_fu_5608_p2.
DSP Report: Generating DSP mul_ln1118_437_fu_6523_p2, operation Mode is: A''*(B:0x3fea9).
DSP Report: register mul_ln1118_437_fu_6523_p2 is absorbed into DSP mul_ln1118_437_fu_6523_p2.
DSP Report: register mul_ln1118_437_fu_6523_p2 is absorbed into DSP mul_ln1118_437_fu_6523_p2.
DSP Report: operator mul_ln1118_437_fu_6523_p2 is absorbed into DSP mul_ln1118_437_fu_6523_p2.
DSP Report: Generating DSP mul_ln1118_245_fu_4995_p2, operation Mode is: A''*(B:0x3fe56).
DSP Report: register mul_ln1118_245_fu_4995_p2 is absorbed into DSP mul_ln1118_245_fu_4995_p2.
DSP Report: register mul_ln1118_245_fu_4995_p2 is absorbed into DSP mul_ln1118_245_fu_4995_p2.
DSP Report: operator mul_ln1118_245_fu_4995_p2 is absorbed into DSP mul_ln1118_245_fu_4995_p2.
DSP Report: Generating DSP add_ln703_501_fu_37643656_p2, operation Mode is: C+A''*(B:0x3fdfb).
DSP Report: register add_ln703_501_fu_37643656_p2 is absorbed into DSP add_ln703_501_fu_37643656_p2.
DSP Report: register add_ln703_501_fu_37643656_p2 is absorbed into DSP add_ln703_501_fu_37643656_p2.
DSP Report: operator add_ln703_501_fu_37643656_p2 is absorbed into DSP add_ln703_501_fu_37643656_p2.
DSP Report: operator mul_ln1118_268_fu_6260_p2 is absorbed into DSP add_ln703_501_fu_37643656_p2.
DSP Report: Generating DSP mul_ln1118_402_fu_3876_p2, operation Mode is: A''*(B:0x3ff56).
DSP Report: register mul_ln1118_402_fu_3876_p2 is absorbed into DSP mul_ln1118_402_fu_3876_p2.
DSP Report: register mul_ln1118_402_fu_3876_p2 is absorbed into DSP mul_ln1118_402_fu_3876_p2.
DSP Report: operator mul_ln1118_402_fu_3876_p2 is absorbed into DSP mul_ln1118_402_fu_3876_p2.
DSP Report: Generating DSP mul_ln1118_340_fu_7193_p2, operation Mode is: A''*(B:0x9a).
DSP Report: register data_29_V_read_int_reg_reg is absorbed into DSP mul_ln1118_340_fu_7193_p2.
DSP Report: register data_29_V_read_1_reg_37678824_reg is absorbed into DSP mul_ln1118_340_fu_7193_p2.
DSP Report: operator mul_ln1118_340_fu_7193_p2 is absorbed into DSP mul_ln1118_340_fu_7193_p2.
DSP Report: Generating DSP add_ln703_506_fu_37643698_p2, operation Mode is: PCIN+A''*(B:0xf9).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP add_ln703_506_fu_37643698_p2.
DSP Report: register zext_ln1118_219_reg_37679267_reg is absorbed into DSP add_ln703_506_fu_37643698_p2.
DSP Report: operator add_ln703_506_fu_37643698_p2 is absorbed into DSP add_ln703_506_fu_37643698_p2.
DSP Report: operator mul_ln1118_232_fu_5435_p2 is absorbed into DSP add_ln703_506_fu_37643698_p2.
DSP Report: Generating DSP mul_ln1118_366_fu_6016_p2, operation Mode is: A''*(B:0x3ff7d).
DSP Report: register mul_ln1118_366_fu_6016_p2 is absorbed into DSP mul_ln1118_366_fu_6016_p2.
DSP Report: register mul_ln1118_366_fu_6016_p2 is absorbed into DSP mul_ln1118_366_fu_6016_p2.
DSP Report: operator mul_ln1118_366_fu_6016_p2 is absorbed into DSP mul_ln1118_366_fu_6016_p2.
DSP Report: Generating DSP mul_ln1118_334_fu_4741_p2, operation Mode is: A''*(B:0x7b).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP mul_ln1118_334_fu_4741_p2.
DSP Report: register zext_ln1118_315_reg_37679312_reg is absorbed into DSP mul_ln1118_334_fu_4741_p2.
DSP Report: operator mul_ln1118_334_fu_4741_p2 is absorbed into DSP mul_ln1118_334_fu_4741_p2.
DSP Report: Generating DSP add_ln703_486_fu_37643560_p2, operation Mode is: PCIN+(A:0x0):B''+C'.
DSP Report: register add_ln703_486_fu_37643560_p2 is absorbed into DSP add_ln703_486_fu_37643560_p2.
DSP Report: register add_ln703_486_fu_37643560_p2 is absorbed into DSP add_ln703_486_fu_37643560_p2.
DSP Report: register add_ln703_486_fu_37643560_p2 is absorbed into DSP add_ln703_486_fu_37643560_p2.
DSP Report: operator add_ln703_486_fu_37643560_p2 is absorbed into DSP add_ln703_486_fu_37643560_p2.
DSP Report: Generating DSP mul_ln1118_358_fu_4539_p2, operation Mode is: A''*(B:0x3ffc3).
DSP Report: register mul_ln1118_358_fu_4539_p2 is absorbed into DSP mul_ln1118_358_fu_4539_p2.
DSP Report: register mul_ln1118_358_fu_4539_p2 is absorbed into DSP mul_ln1118_358_fu_4539_p2.
DSP Report: operator mul_ln1118_358_fu_4539_p2 is absorbed into DSP mul_ln1118_358_fu_4539_p2.
DSP Report: Generating DSP add_ln703_487_fu_37643570_p2, operation Mode is: C+A''*(B:0x53).
DSP Report: register data_38_V_read_int_reg_reg is absorbed into DSP add_ln703_487_fu_37643570_p2.
DSP Report: register data_38_V_read_1_reg_37678711_reg is absorbed into DSP add_ln703_487_fu_37643570_p2.
DSP Report: operator add_ln703_487_fu_37643570_p2 is absorbed into DSP add_ln703_487_fu_37643570_p2.
DSP Report: operator mul_ln1118_452_fu_6539_p2 is absorbed into DSP add_ln703_487_fu_37643570_p2.
DSP Report: Generating DSP mul_ln1118_347_fu_4068_p2, operation Mode is: A''*(B:0x39).
DSP Report: register data_29_V_read_int_reg_reg is absorbed into DSP mul_ln1118_347_fu_4068_p2.
DSP Report: register data_29_V_read_1_reg_37678824_reg is absorbed into DSP mul_ln1118_347_fu_4068_p2.
DSP Report: operator mul_ln1118_347_fu_4068_p2 is absorbed into DSP mul_ln1118_347_fu_4068_p2.
DSP Report: Generating DSP mul_ln1118_395_fu_5180_p2, operation Mode is: A''*(B:0x3ffc9).
DSP Report: register mul_ln1118_395_fu_5180_p2 is absorbed into DSP mul_ln1118_395_fu_5180_p2.
DSP Report: register mul_ln1118_395_fu_5180_p2 is absorbed into DSP mul_ln1118_395_fu_5180_p2.
DSP Report: operator mul_ln1118_395_fu_5180_p2 is absorbed into DSP mul_ln1118_395_fu_5180_p2.
DSP Report: Generating DSP add_ln703_490_fu_37643592_p2, operation Mode is: -C'+(A2*(B:0x35))'+1-1.
DSP Report: register data_36_V_read_int_reg_reg is absorbed into DSP add_ln703_490_fu_37643592_p2.
DSP Report: register add_ln703_490_fu_37643592_p2 is absorbed into DSP add_ln703_490_fu_37643592_p2.
DSP Report: register mul_ln1118_430_reg_3266550_reg is absorbed into DSP add_ln703_490_fu_37643592_p2.
DSP Report: operator add_ln703_490_fu_37643592_p2 is absorbed into DSP add_ln703_490_fu_37643592_p2.
DSP Report: operator mul_ln1118_430_fu_6720_p2 is absorbed into DSP add_ln703_490_fu_37643592_p2.
DSP Report: Generating DSP mul_ln1118_408_fu_3883_p2, operation Mode is: A''*(B:0x8a).
DSP Report: register data_34_V_read_int_reg_reg is absorbed into DSP mul_ln1118_408_fu_3883_p2.
DSP Report: register data_34_V_read_1_reg_37678757_reg is absorbed into DSP mul_ln1118_408_fu_3883_p2.
DSP Report: operator mul_ln1118_408_fu_3883_p2 is absorbed into DSP mul_ln1118_408_fu_3883_p2.
DSP Report: Generating DSP add_ln703_482_fu_37643538_p2, operation Mode is: -C'+A''*(B:0x87)+1-1.
DSP Report: register data_40_V_read_int_reg_reg is absorbed into DSP add_ln703_482_fu_37643538_p2.
DSP Report: register add_ln703_482_fu_37643538_p2 is absorbed into DSP add_ln703_482_fu_37643538_p2.
DSP Report: register data_40_V_read_1_reg_37678693_reg is absorbed into DSP add_ln703_482_fu_37643538_p2.
DSP Report: operator add_ln703_482_fu_37643538_p2 is absorbed into DSP add_ln703_482_fu_37643538_p2.
DSP Report: operator mul_ln1118_479_fu_5320_p2 is absorbed into DSP add_ln703_482_fu_37643538_p2.
DSP Report: Generating DSP mul_ln1118_504_fu_7016_p2, operation Mode is: A''*(B:0x3ff49).
DSP Report: register mul_ln1118_504_fu_7016_p2 is absorbed into DSP mul_ln1118_504_fu_7016_p2.
DSP Report: register mul_ln1118_504_fu_7016_p2 is absorbed into DSP mul_ln1118_504_fu_7016_p2.
DSP Report: operator mul_ln1118_504_fu_7016_p2 is absorbed into DSP mul_ln1118_504_fu_7016_p2.
DSP Report: Generating DSP add_ln703_481_fu_37643528_p2, operation Mode is: C+A''*(B:0xa8).
DSP Report: register data_31_V_read_int_reg_reg is absorbed into DSP add_ln703_481_fu_37643528_p2.
DSP Report: register data_31_V_read_1_reg_37678800_reg is absorbed into DSP add_ln703_481_fu_37643528_p2.
DSP Report: operator add_ln703_481_fu_37643528_p2 is absorbed into DSP add_ln703_481_fu_37643528_p2.
DSP Report: operator mul_ln1118_371_fu_3981_p2 is absorbed into DSP add_ln703_481_fu_37643528_p2.
DSP Report: Generating DSP add_ln703_484_fu_37643554_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_484_fu_37643554_p2 is absorbed into DSP add_ln703_484_fu_37643554_p2.
DSP Report: Generating DSP mul_ln1118_275_fu_7531_p2, operation Mode is: A''*(B:0x3ffbb).
DSP Report: register mul_ln1118_275_fu_7531_p2 is absorbed into DSP mul_ln1118_275_fu_7531_p2.
DSP Report: register mul_ln1118_275_fu_7531_p2 is absorbed into DSP mul_ln1118_275_fu_7531_p2.
DSP Report: operator mul_ln1118_275_fu_7531_p2 is absorbed into DSP mul_ln1118_275_fu_7531_p2.
DSP Report: Generating DSP mul_ln1118_286_fu_6701_p2, operation Mode is: A2*(B:0x3ffa8).
DSP Report: register mul_ln1118_286_fu_6701_p2 is absorbed into DSP mul_ln1118_286_fu_6701_p2.
DSP Report: operator mul_ln1118_286_fu_6701_p2 is absorbed into DSP mul_ln1118_286_fu_6701_p2.
DSP Report: Generating DSP add_ln703_353_reg_37679720_reg, operation Mode is: C+A2*(B:0x55).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP add_ln703_353_reg_37679720_reg.
DSP Report: register add_ln703_353_reg_37679720_reg is absorbed into DSP add_ln703_353_reg_37679720_reg.
DSP Report: operator add_ln703_353_fu_37609333_p2 is absorbed into DSP add_ln703_353_reg_37679720_reg.
DSP Report: operator mul_ln1118_164_fu_7280_p2 is absorbed into DSP add_ln703_353_reg_37679720_reg.
DSP Report: Generating DSP mul_ln1118_816_fu_7009_p2, operation Mode is: A''*(B:0x3ff9a).
DSP Report: register mul_ln1118_816_fu_7009_p2 is absorbed into DSP mul_ln1118_816_fu_7009_p2.
DSP Report: register mul_ln1118_816_fu_7009_p2 is absorbed into DSP mul_ln1118_816_fu_7009_p2.
DSP Report: operator mul_ln1118_816_fu_7009_p2 is absorbed into DSP mul_ln1118_816_fu_7009_p2.
DSP Report: Generating DSP add_ln703_812_fu_37645774_p2, operation Mode is: C+A''*(B:0x62).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP add_ln703_812_fu_37645774_p2.
DSP Report: register zext_ln1118_96_reg_37679120_reg is absorbed into DSP add_ln703_812_fu_37645774_p2.
DSP Report: operator add_ln703_812_fu_37645774_p2 is absorbed into DSP add_ln703_812_fu_37645774_p2.
DSP Report: operator mul_ln1118_109_fu_4784_p2 is absorbed into DSP add_ln703_812_fu_37645774_p2.
DSP Report: Generating DSP mul_ln1118_121_fu_7412_p2, operation Mode is: A''*(B:0x6c).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_121_fu_7412_p2.
DSP Report: register zext_ln1118_108_reg_37679131_reg is absorbed into DSP mul_ln1118_121_fu_7412_p2.
DSP Report: operator mul_ln1118_121_fu_7412_p2 is absorbed into DSP mul_ln1118_121_fu_7412_p2.
DSP Report: Generating DSP add_ln703_813_fu_37645784_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_813_fu_37645784_p2 is absorbed into DSP add_ln703_813_fu_37645784_p2.
DSP Report: register add_ln703_813_fu_37645784_p2 is absorbed into DSP add_ln703_813_fu_37645784_p2.
DSP Report: register add_ln703_813_fu_37645784_p2 is absorbed into DSP add_ln703_813_fu_37645784_p2.
DSP Report: register add_ln703_813_fu_37645784_p2 is absorbed into DSP add_ln703_813_fu_37645784_p2.
DSP Report: register add_ln703_813_fu_37645784_p2 is absorbed into DSP add_ln703_813_fu_37645784_p2.
DSP Report: operator add_ln703_813_fu_37645784_p2 is absorbed into DSP add_ln703_813_fu_37645784_p2.
DSP Report: Generating DSP mul_ln1118_507_fu_6217_p2, operation Mode is: A''*(B:0x62).
DSP Report: register data_42_V_read_int_reg_reg is absorbed into DSP mul_ln1118_507_fu_6217_p2.
DSP Report: register data_42_V_read_1_reg_37678669_reg is absorbed into DSP mul_ln1118_507_fu_6217_p2.
DSP Report: operator mul_ln1118_507_fu_6217_p2 is absorbed into DSP mul_ln1118_507_fu_6217_p2.
DSP Report: Generating DSP add_ln703_817_fu_37645820_p2, operation Mode is: PCIN+A''*(B:0x64).
DSP Report: register data_40_V_read_int_reg_reg is absorbed into DSP add_ln703_817_fu_37645820_p2.
DSP Report: register data_40_V_read_1_reg_37678693_reg is absorbed into DSP add_ln703_817_fu_37645820_p2.
DSP Report: operator add_ln703_817_fu_37645820_p2 is absorbed into DSP add_ln703_817_fu_37645820_p2.
DSP Report: operator mul_ln1118_483_fu_5013_p2 is absorbed into DSP add_ln703_817_fu_37645820_p2.
DSP Report: Generating DSP mul_ln1118_521_fu_5654_p2, operation Mode is: A''*(B:0x65).
DSP Report: register data_43_V_read_int_reg_reg is absorbed into DSP mul_ln1118_521_fu_5654_p2.
DSP Report: register data_43_V_read_1_reg_37678657_reg is absorbed into DSP mul_ln1118_521_fu_5654_p2.
DSP Report: operator mul_ln1118_521_fu_5654_p2 is absorbed into DSP mul_ln1118_521_fu_5654_p2.
DSP Report: Generating DSP add_ln703_816_fu_37645810_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_816_fu_37645810_p2 is absorbed into DSP add_ln703_816_fu_37645810_p2.
DSP Report: register add_ln703_816_fu_37645810_p2 is absorbed into DSP add_ln703_816_fu_37645810_p2.
DSP Report: register add_ln703_816_fu_37645810_p2 is absorbed into DSP add_ln703_816_fu_37645810_p2.
DSP Report: register add_ln703_816_fu_37645810_p2 is absorbed into DSP add_ln703_816_fu_37645810_p2.
DSP Report: register add_ln703_816_fu_37645810_p2 is absorbed into DSP add_ln703_816_fu_37645810_p2.
DSP Report: operator add_ln703_816_fu_37645810_p2 is absorbed into DSP add_ln703_816_fu_37645810_p2.
DSP Report: Generating DSP mul_ln1118_278_fu_5135_p2, operation Mode is: A''*(B:0x3ffcd).
DSP Report: register mul_ln1118_278_fu_5135_p2 is absorbed into DSP mul_ln1118_278_fu_5135_p2.
DSP Report: register mul_ln1118_278_fu_5135_p2 is absorbed into DSP mul_ln1118_278_fu_5135_p2.
DSP Report: operator mul_ln1118_278_fu_5135_p2 is absorbed into DSP mul_ln1118_278_fu_5135_p2.
DSP Report: Generating DSP mul_ln1118_166_fu_6179_p2, operation Mode is: A''*(B:0x3ffdb).
DSP Report: register mul_ln1118_166_fu_6179_p2 is absorbed into DSP mul_ln1118_166_fu_6179_p2.
DSP Report: register mul_ln1118_166_fu_6179_p2 is absorbed into DSP mul_ln1118_166_fu_6179_p2.
DSP Report: operator mul_ln1118_166_fu_6179_p2 is absorbed into DSP mul_ln1118_166_fu_6179_p2.
DSP Report: Generating DSP mul_ln1118_130_fu_6717_p2, operation Mode is: A2*(B:0x3ffc7).
DSP Report: register mul_ln1118_130_fu_6717_p2 is absorbed into DSP mul_ln1118_130_fu_6717_p2.
DSP Report: operator mul_ln1118_130_fu_6717_p2 is absorbed into DSP mul_ln1118_130_fu_6717_p2.
DSP Report: Generating DSP add_ln703_837_fu_37645955_p2, operation Mode is: C'+(A2*(B:0x17))'.
DSP Report: register add_ln703_837_fu_37645955_p2 is absorbed into DSP add_ln703_837_fu_37645955_p2.
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP add_ln703_837_fu_37645955_p2.
DSP Report: register mul_ln1118_326_reg_3266505_reg is absorbed into DSP add_ln703_837_fu_37645955_p2.
DSP Report: operator add_ln703_837_fu_37645955_p2 is absorbed into DSP add_ln703_837_fu_37645955_p2.
DSP Report: operator mul_ln1118_326_fu_5108_p2 is absorbed into DSP add_ln703_837_fu_37645955_p2.
DSP Report: Generating DSP mul_ln1118_273_fu_6265_p2, operation Mode is: A''*(B:0x3ffb9).
DSP Report: register mul_ln1118_273_fu_6265_p2 is absorbed into DSP mul_ln1118_273_fu_6265_p2.
DSP Report: register mul_ln1118_273_fu_6265_p2 is absorbed into DSP mul_ln1118_273_fu_6265_p2.
DSP Report: operator mul_ln1118_273_fu_6265_p2 is absorbed into DSP mul_ln1118_273_fu_6265_p2.
DSP Report: Generating DSP add_ln703_394_fu_37642901_p2, operation Mode is: C+A''*(B:0xef).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP add_ln703_394_fu_37642901_p2.
DSP Report: register data_27_V_read_1_reg_37678847_reg is absorbed into DSP add_ln703_394_fu_37642901_p2.
DSP Report: operator add_ln703_394_fu_37642901_p2 is absorbed into DSP add_ln703_394_fu_37642901_p2.
DSP Report: operator mul_ln1118_322_fu_6309_p2 is absorbed into DSP add_ln703_394_fu_37642901_p2.
DSP Report: Generating DSP add_ln703_395_fu_37642911_p2, operation Mode is: C'+A''*(B:0x47).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP add_ln703_395_fu_37642911_p2.
DSP Report: register add_ln703_395_fu_37642911_p2 is absorbed into DSP add_ln703_395_fu_37642911_p2.
DSP Report: register data_20_V_read_1_reg_37678930_reg is absorbed into DSP add_ln703_395_fu_37642911_p2.
DSP Report: operator add_ln703_395_fu_37642911_p2 is absorbed into DSP add_ln703_395_fu_37642911_p2.
DSP Report: operator mul_ln1118_237_fu_5047_p2 is absorbed into DSP add_ln703_395_fu_37642911_p2.
DSP Report: Generating DSP mul_ln1118_332_fu_5445_p2, operation Mode is: A2*(B:0x4d).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP mul_ln1118_332_fu_5445_p2.
DSP Report: operator mul_ln1118_332_fu_5445_p2 is absorbed into DSP mul_ln1118_332_fu_5445_p2.
DSP Report: Generating DSP add_ln703_397_reg_37679745_reg, operation Mode is: PCIN+A2*(B:0x47).
DSP Report: register data_29_V_read_int_reg_reg is absorbed into DSP add_ln703_397_reg_37679745_reg.
DSP Report: register add_ln703_397_reg_37679745_reg is absorbed into DSP add_ln703_397_reg_37679745_reg.
DSP Report: operator add_ln703_397_fu_37609423_p2 is absorbed into DSP add_ln703_397_reg_37679745_reg.
DSP Report: operator mul_ln1118_345_fu_4965_p2 is absorbed into DSP add_ln703_397_reg_37679745_reg.
DSP Report: Generating DSP mul_ln1118_210_fu_5174_p2, operation Mode is: A2*(B:0x3ffcd).
DSP Report: register mul_ln1118_210_fu_5174_p2 is absorbed into DSP mul_ln1118_210_fu_5174_p2.
DSP Report: operator mul_ln1118_210_fu_5174_p2 is absorbed into DSP mul_ln1118_210_fu_5174_p2.
DSP Report: Generating DSP mul_ln1118_250_fu_5413_p2, operation Mode is: A2*(B:0x3ffea).
DSP Report: register mul_ln1118_250_fu_5413_p2 is absorbed into DSP mul_ln1118_250_fu_5413_p2.
DSP Report: operator mul_ln1118_250_fu_5413_p2 is absorbed into DSP mul_ln1118_250_fu_5413_p2.
DSP Report: Generating DSP add_ln703_398_fu_37609429_p2, operation Mode is: C+A2*(B:0x34).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP add_ln703_398_fu_37609429_p2.
DSP Report: operator add_ln703_398_fu_37609429_p2 is absorbed into DSP add_ln703_398_fu_37609429_p2.
DSP Report: operator mul_ln1118_297_fu_5103_p2 is absorbed into DSP add_ln703_398_fu_37609429_p2.
DSP Report: Generating DSP mul_ln1118_575_fu_4044_p2, operation Mode is: A''*(B:0xe5).
DSP Report: register data_48_V_read_int_reg_reg is absorbed into DSP mul_ln1118_575_fu_4044_p2.
DSP Report: register data_48_V_read_1_reg_37678594_reg is absorbed into DSP mul_ln1118_575_fu_4044_p2.
DSP Report: operator mul_ln1118_575_fu_4044_p2 is absorbed into DSP mul_ln1118_575_fu_4044_p2.
DSP Report: Generating DSP add_ln703_607_fu_37644426_p2, operation Mode is: PCIN+(A:0x0):B''+C'.
DSP Report: register add_ln703_607_fu_37644426_p2 is absorbed into DSP add_ln703_607_fu_37644426_p2.
DSP Report: register add_ln703_607_fu_37644426_p2 is absorbed into DSP add_ln703_607_fu_37644426_p2.
DSP Report: register add_ln703_607_fu_37644426_p2 is absorbed into DSP add_ln703_607_fu_37644426_p2.
DSP Report: operator add_ln703_607_fu_37644426_p2 is absorbed into DSP add_ln703_607_fu_37644426_p2.
DSP Report: Generating DSP mul_ln1118_169_fu_6243_p2, operation Mode is: A''*(B:0x3ffb1).
DSP Report: register mul_ln1118_169_fu_6243_p2 is absorbed into DSP mul_ln1118_169_fu_6243_p2.
DSP Report: register mul_ln1118_169_fu_6243_p2 is absorbed into DSP mul_ln1118_169_fu_6243_p2.
DSP Report: operator mul_ln1118_169_fu_6243_p2 is absorbed into DSP mul_ln1118_169_fu_6243_p2.
DSP Report: Generating DSP add_ln703_274_fu_37642097_p2, operation Mode is: C+A''*(B:0x77).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP add_ln703_274_fu_37642097_p2.
DSP Report: register zext_ln1118_133_reg_37679168_reg is absorbed into DSP add_ln703_274_fu_37642097_p2.
DSP Report: operator add_ln703_274_fu_37642097_p2 is absorbed into DSP add_ln703_274_fu_37642097_p2.
DSP Report: operator mul_ln1118_134_fu_6043_p2 is absorbed into DSP add_ln703_274_fu_37642097_p2.
DSP Report: Generating DSP add_ln703_275_fu_37642107_p2, operation Mode is: C+A''*(B:0x66).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP add_ln703_275_fu_37642107_p2.
DSP Report: register zext_ln1118_154_reg_37679193_reg is absorbed into DSP add_ln703_275_fu_37642107_p2.
DSP Report: operator add_ln703_275_fu_37642107_p2 is absorbed into DSP add_ln703_275_fu_37642107_p2.
DSP Report: operator mul_ln1118_158_fu_7433_p2 is absorbed into DSP add_ln703_275_fu_37642107_p2.
DSP Report: Generating DSP mul_ln1118_394_fu_5800_p2, operation Mode is: A''*(B:0x3ff83).
DSP Report: register mul_ln1118_394_fu_5800_p2 is absorbed into DSP mul_ln1118_394_fu_5800_p2.
DSP Report: register mul_ln1118_394_fu_5800_p2 is absorbed into DSP mul_ln1118_394_fu_5800_p2.
DSP Report: operator mul_ln1118_394_fu_5800_p2 is absorbed into DSP mul_ln1118_394_fu_5800_p2.
DSP Report: Generating DSP mul_ln1118_370_fu_4598_p2, operation Mode is: A''*(B:0x3ffa6).
DSP Report: register mul_ln1118_370_fu_4598_p2 is absorbed into DSP mul_ln1118_370_fu_4598_p2.
DSP Report: register mul_ln1118_370_fu_4598_p2 is absorbed into DSP mul_ln1118_370_fu_4598_p2.
DSP Report: operator mul_ln1118_370_fu_4598_p2 is absorbed into DSP mul_ln1118_370_fu_4598_p2.
DSP Report: Generating DSP mul_ln1118_407_fu_6498_p2, operation Mode is: A''*(B:0x3ffa7).
DSP Report: register mul_ln1118_407_fu_6498_p2 is absorbed into DSP mul_ln1118_407_fu_6498_p2.
DSP Report: register mul_ln1118_407_fu_6498_p2 is absorbed into DSP mul_ln1118_407_fu_6498_p2.
DSP Report: operator mul_ln1118_407_fu_6498_p2 is absorbed into DSP mul_ln1118_407_fu_6498_p2.
DSP Report: Generating DSP mul_ln1118_429_fu_6719_p2, operation Mode is: A2*(B:0x3ffb5).
DSP Report: register mul_ln1118_429_fu_6719_p2 is absorbed into DSP mul_ln1118_429_fu_6719_p2.
DSP Report: operator mul_ln1118_429_fu_6719_p2 is absorbed into DSP mul_ln1118_429_fu_6719_p2.
DSP Report: Generating DSP add_ln703_458_reg_37679770_reg, operation Mode is: C+A2*(B:0x6a).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP add_ln703_458_reg_37679770_reg.
DSP Report: register add_ln703_458_reg_37679770_reg is absorbed into DSP add_ln703_458_reg_37679770_reg.
DSP Report: operator add_ln703_458_fu_37609463_p2 is absorbed into DSP add_ln703_458_reg_37679770_reg.
DSP Report: operator mul_ln1118_58_fu_3963_p2 is absorbed into DSP add_ln703_458_reg_37679770_reg.
DSP Report: Generating DSP mul_ln1118_200_fu_5770_p2, operation Mode is: A''*(B:0x63).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mul_ln1118_200_fu_5770_p2.
DSP Report: register zext_ln1118_188_reg_37679229_reg is absorbed into DSP mul_ln1118_200_fu_5770_p2.
DSP Report: operator mul_ln1118_200_fu_5770_p2 is absorbed into DSP mul_ln1118_200_fu_5770_p2.
DSP Report: Generating DSP add_ln703_464_fu_37643421_p2, operation Mode is: PCIN+A''*(B:0x6c).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP add_ln703_464_fu_37643421_p2.
DSP Report: register data_25_V_read_1_reg_37678870_reg is absorbed into DSP add_ln703_464_fu_37643421_p2.
DSP Report: operator add_ln703_464_fu_37643421_p2 is absorbed into DSP add_ln703_464_fu_37643421_p2.
DSP Report: operator mul_ln1118_298_fu_6287_p2 is absorbed into DSP add_ln703_464_fu_37643421_p2.
DSP Report: Generating DSP add_ln703_464_fu_37643421_p2, operation Mode is: PCIN+A''*(B:0x49).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP add_ln703_464_fu_37643421_p2.
DSP Report: register data_23_V_read_1_reg_37678895_reg is absorbed into DSP add_ln703_464_fu_37643421_p2.
DSP Report: operator add_ln703_464_fu_37643421_p2 is absorbed into DSP add_ln703_464_fu_37643421_p2.
DSP Report: operator mul_ln1118_274_fu_6266_p2 is absorbed into DSP add_ln703_464_fu_37643421_p2.
DSP Report: Generating DSP add_ln703_464_fu_37643421_p2, operation Mode is: PCIN+A''*(B:0x5c).
DSP Report: register data_38_V_read_int_reg_reg is absorbed into DSP add_ln703_464_fu_37643421_p2.
DSP Report: register data_38_V_read_1_reg_37678711_reg is absorbed into DSP add_ln703_464_fu_37643421_p2.
DSP Report: operator add_ln703_464_fu_37643421_p2 is absorbed into DSP add_ln703_464_fu_37643421_p2.
DSP Report: operator mul_ln1118_451_fu_6538_p2 is absorbed into DSP add_ln703_464_fu_37643421_p2.
DSP Report: Generating DSP add_ln703_464_fu_37643421_p2, operation Mode is: PCIN+A''*(B:0x7b).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP add_ln703_464_fu_37643421_p2.
DSP Report: register data_20_V_read_1_reg_37678930_reg is absorbed into DSP add_ln703_464_fu_37643421_p2.
DSP Report: operator add_ln703_464_fu_37643421_p2 is absorbed into DSP add_ln703_464_fu_37643421_p2.
DSP Report: operator mul_ln1118_238_fu_4423_p2 is absorbed into DSP add_ln703_464_fu_37643421_p2.
DSP Report: Generating DSP mul_ln1118_70_reg_3266243_reg, operation Mode is: (A2*(B:0x15))'.
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP mul_ln1118_70_reg_3266243_reg.
DSP Report: register mul_ln1118_70_reg_3266243_reg is absorbed into DSP mul_ln1118_70_reg_3266243_reg.
DSP Report: operator mul_ln1118_70_fu_6672_p2 is absorbed into DSP mul_ln1118_70_reg_3266243_reg.
DSP Report: Generating DSP mul_ln1118_104_reg_3266325_reg, operation Mode is: (A2*(B:0x17))'.
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln1118_104_reg_3266325_reg.
DSP Report: register mul_ln1118_104_reg_3266325_reg is absorbed into DSP mul_ln1118_104_reg_3266325_reg.
DSP Report: operator mul_ln1118_104_fu_4182_p2 is absorbed into DSP mul_ln1118_104_reg_3266325_reg.
DSP Report: Generating DSP add_ln703_470_fu_37643473_p2, operation Mode is: PCIN+(A:0x0):B''+C'.
DSP Report: register add_ln703_470_fu_37643473_p2 is absorbed into DSP add_ln703_470_fu_37643473_p2.
DSP Report: register add_ln703_470_fu_37643473_p2 is absorbed into DSP add_ln703_470_fu_37643473_p2.
DSP Report: register add_ln703_470_fu_37643473_p2 is absorbed into DSP add_ln703_470_fu_37643473_p2.
DSP Report: operator add_ln703_470_fu_37643473_p2 is absorbed into DSP add_ln703_470_fu_37643473_p2.
DSP Report: Generating DSP mul_ln1118_287_fu_7254_p2, operation Mode is: A2*(B:0x19).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln1118_287_fu_7254_p2.
DSP Report: operator mul_ln1118_287_fu_7254_p2 is absorbed into DSP mul_ln1118_287_fu_7254_p2.
DSP Report: Generating DSP add_ln703_473_fu_37609479_p2, operation Mode is: PCIN+A2*(B:0x1d).
DSP Report: register data_39_V_read_int_reg_reg is absorbed into DSP add_ln703_473_fu_37609479_p2.
DSP Report: operator add_ln703_473_fu_37609479_p2 is absorbed into DSP add_ln703_473_fu_37609479_p2.
DSP Report: operator mul_ln1118_465_fu_4844_p2 is absorbed into DSP add_ln703_473_fu_37609479_p2.
DSP Report: Generating DSP add_ln703_475_fu_37643506_p2, operation Mode is: PCIN+A2:B2+C.
DSP Report: register add_ln703_473_reg_37679775_reg is absorbed into DSP add_ln703_475_fu_37643506_p2.
DSP Report: register add_ln703_475_fu_37643506_p2 is absorbed into DSP add_ln703_475_fu_37643506_p2.
DSP Report: operator add_ln703_475_fu_37643506_p2 is absorbed into DSP add_ln703_475_fu_37643506_p2.
DSP Report: Generating DSP add_ln703_468_fu_37643457_p2, operation Mode is: C+A''*(B:0x2d).
DSP Report: register data_37_V_read_int_reg_reg is absorbed into DSP add_ln703_468_fu_37643457_p2.
DSP Report: register data_37_V_read_1_reg_37678725_reg is absorbed into DSP add_ln703_468_fu_37643457_p2.
DSP Report: operator add_ln703_468_fu_37643457_p2 is absorbed into DSP add_ln703_468_fu_37643457_p2.
DSP Report: operator mul_ln1118_441_fu_6528_p2 is absorbed into DSP add_ln703_468_fu_37643457_p2.
DSP Report: Generating DSP add_ln703_475_fu_37643506_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_475_fu_37643506_p2 is absorbed into DSP add_ln703_475_fu_37643506_p2.
DSP Report: Generating DSP mul_ln1118_224_fu_7154_p2, operation Mode is: A''*(B:0x3ff65).
DSP Report: register mul_ln1118_224_fu_7154_p2 is absorbed into DSP mul_ln1118_224_fu_7154_p2.
DSP Report: register mul_ln1118_224_fu_7154_p2 is absorbed into DSP mul_ln1118_224_fu_7154_p2.
DSP Report: operator mul_ln1118_224_fu_7154_p2 is absorbed into DSP mul_ln1118_224_fu_7154_p2.
DSP Report: Generating DSP mul_ln1118_187_fu_4855_p2, operation Mode is: A''*(B:0x3ff3e).
DSP Report: register mul_ln1118_187_fu_4855_p2 is absorbed into DSP mul_ln1118_187_fu_4855_p2.
DSP Report: register mul_ln1118_187_fu_4855_p2 is absorbed into DSP mul_ln1118_187_fu_4855_p2.
DSP Report: operator mul_ln1118_187_fu_4855_p2 is absorbed into DSP mul_ln1118_187_fu_4855_p2.
DSP Report: Generating DSP mul_ln1118_357_fu_5161_p2, operation Mode is: A''*(B:0x3ff5f).
DSP Report: register mul_ln1118_357_fu_5161_p2 is absorbed into DSP mul_ln1118_357_fu_5161_p2.
DSP Report: register mul_ln1118_357_fu_5161_p2 is absorbed into DSP mul_ln1118_357_fu_5161_p2.
DSP Report: operator mul_ln1118_357_fu_5161_p2 is absorbed into DSP mul_ln1118_357_fu_5161_p2.
DSP Report: Generating DSP mul_ln1118_478_fu_7025_p2, operation Mode is: A''*(B:0x3ff21).
DSP Report: register mul_ln1118_478_fu_7025_p2 is absorbed into DSP mul_ln1118_478_fu_7025_p2.
DSP Report: register mul_ln1118_478_fu_7025_p2 is absorbed into DSP mul_ln1118_478_fu_7025_p2.
DSP Report: operator mul_ln1118_478_fu_7025_p2 is absorbed into DSP mul_ln1118_478_fu_7025_p2.
DSP Report: Generating DSP add_ln703_448_fu_37643301_p2, operation Mode is: C+A''*(B:0x99).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP add_ln703_448_fu_37643301_p2.
DSP Report: register zext_ln1118_25_reg_37679060_reg is absorbed into DSP add_ln703_448_fu_37643301_p2.
DSP Report: operator add_ln703_448_fu_37643301_p2 is absorbed into DSP add_ln703_448_fu_37643301_p2.
DSP Report: operator mul_ln1118_24_fu_4765_p2 is absorbed into DSP add_ln703_448_fu_37643301_p2.
DSP Report: Generating DSP mul_ln1118_93_fu_7402_p2, operation Mode is: A''*(B:0xe6).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP mul_ln1118_93_fu_7402_p2.
DSP Report: register data_8_V_read_1_reg_37679032_reg is absorbed into DSP mul_ln1118_93_fu_7402_p2.
DSP Report: operator mul_ln1118_93_fu_7402_p2 is absorbed into DSP mul_ln1118_93_fu_7402_p2.
DSP Report: Generating DSP add_ln703_451_fu_37643327_p2, operation Mode is: PCIN+A''*(B:0x96).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP add_ln703_451_fu_37643327_p2.
DSP Report: register data_14_V_read_1_reg_37678985_reg is absorbed into DSP add_ln703_451_fu_37643327_p2.
DSP Report: operator add_ln703_451_fu_37643327_p2 is absorbed into DSP add_ln703_451_fu_37643327_p2.
DSP Report: operator mul_ln1118_163_fu_6475_p2 is absorbed into DSP add_ln703_451_fu_37643327_p2.
DSP Report: Generating DSP mul_ln1118_34_fu_5080_p2, operation Mode is: A2*(B:0x3ff92).
DSP Report: register mul_ln1118_34_fu_5080_p2 is absorbed into DSP mul_ln1118_34_fu_5080_p2.
DSP Report: operator mul_ln1118_34_fu_5080_p2 is absorbed into DSP mul_ln1118_34_fu_5080_p2.
DSP Report: Generating DSP add_ln703_452_reg_37679765_reg, operation Mode is: C+A2*(B:0x9f).
DSP Report: register data_35_V_read_int_reg_reg is absorbed into DSP add_ln703_452_reg_37679765_reg.
DSP Report: register add_ln703_452_reg_37679765_reg is absorbed into DSP add_ln703_452_reg_37679765_reg.
DSP Report: operator add_ln703_452_fu_37609457_p2 is absorbed into DSP add_ln703_452_reg_37679765_reg.
DSP Report: operator mul_ln1118_418_fu_4131_p2 is absorbed into DSP add_ln703_452_reg_37679765_reg.
DSP Report: Generating DSP add_ln703_453_fu_37643340_p2, operation Mode is: PCIN+A''*(B:0xdb).
DSP Report: register data_29_V_read_int_reg_reg is absorbed into DSP add_ln703_453_fu_37643340_p2.
DSP Report: register data_29_V_read_1_reg_37678824_reg is absorbed into DSP add_ln703_453_fu_37643340_p2.
DSP Report: operator add_ln703_453_fu_37643340_p2 is absorbed into DSP add_ln703_453_fu_37643340_p2.
DSP Report: operator mul_ln1118_346_fu_6855_p2 is absorbed into DSP add_ln703_453_fu_37643340_p2.
DSP Report: Generating DSP mul_ln1118_449_fu_6536_p2, operation Mode is: A''*(B:0xde).
DSP Report: register data_38_V_read_int_reg_reg is absorbed into DSP mul_ln1118_449_fu_6536_p2.
DSP Report: register data_38_V_read_1_reg_37678711_reg is absorbed into DSP mul_ln1118_449_fu_6536_p2.
DSP Report: operator mul_ln1118_449_fu_6536_p2 is absorbed into DSP mul_ln1118_449_fu_6536_p2.
DSP Report: Generating DSP add_ln703_913_fu_37646410_p2, operation Mode is: PCIN+A''*(B:0xbd).
DSP Report: register data_49_V_read_int_reg_reg is absorbed into DSP add_ln703_913_fu_37646410_p2.
DSP Report: register data_49_V_read_1_reg_37678583_reg is absorbed into DSP add_ln703_913_fu_37646410_p2.
DSP Report: operator add_ln703_913_fu_37646410_p2 is absorbed into DSP add_ln703_913_fu_37646410_p2.
DSP Report: operator mul_ln1118_585_fu_6667_p2 is absorbed into DSP add_ln703_913_fu_37646410_p2.
DSP Report: Generating DSP mul_ln1118_527_fu_6225_p2, operation Mode is: A''*(B:0x3ff9e).
DSP Report: register mul_ln1118_527_fu_6225_p2 is absorbed into DSP mul_ln1118_527_fu_6225_p2.
DSP Report: register mul_ln1118_527_fu_6225_p2 is absorbed into DSP mul_ln1118_527_fu_6225_p2.
DSP Report: operator mul_ln1118_527_fu_6225_p2 is absorbed into DSP mul_ln1118_527_fu_6225_p2.
DSP Report: Generating DSP mul_ln1118_463_fu_3935_p2, operation Mode is: A''*(B:0x3ff9a).
DSP Report: register mul_ln1118_463_fu_3935_p2 is absorbed into DSP mul_ln1118_463_fu_3935_p2.
DSP Report: register mul_ln1118_463_fu_3935_p2 is absorbed into DSP mul_ln1118_463_fu_3935_p2.
DSP Report: operator mul_ln1118_463_fu_3935_p2 is absorbed into DSP mul_ln1118_463_fu_3935_p2.
DSP Report: Generating DSP mul_ln1118_392_fu_5300_p2, operation Mode is: A''*(B:0x3ff8d).
DSP Report: register mul_ln1118_392_fu_5300_p2 is absorbed into DSP mul_ln1118_392_fu_5300_p2.
DSP Report: register mul_ln1118_392_fu_5300_p2 is absorbed into DSP mul_ln1118_392_fu_5300_p2.
DSP Report: operator mul_ln1118_392_fu_5300_p2 is absorbed into DSP mul_ln1118_392_fu_5300_p2.
DSP Report: Generating DSP mul_ln1118_456_fu_3930_p2, operation Mode is: A''*(B:0x3fde5).
DSP Report: register mul_ln1118_456_fu_3930_p2 is absorbed into DSP mul_ln1118_456_fu_3930_p2.
DSP Report: register mul_ln1118_456_fu_3930_p2 is absorbed into DSP mul_ln1118_456_fu_3930_p2.
DSP Report: operator mul_ln1118_456_fu_3930_p2 is absorbed into DSP mul_ln1118_456_fu_3930_p2.
DSP Report: Generating DSP mul_ln1118_389_fu_5688_p2, operation Mode is: A''*(B:0x3fddc).
DSP Report: register mul_ln1118_389_fu_5688_p2 is absorbed into DSP mul_ln1118_389_fu_5688_p2.
DSP Report: register mul_ln1118_389_fu_5688_p2 is absorbed into DSP mul_ln1118_389_fu_5688_p2.
DSP Report: operator mul_ln1118_389_fu_5688_p2 is absorbed into DSP mul_ln1118_389_fu_5688_p2.
DSP Report: Generating DSP add_ln703_957_fu_37646698_p2, operation Mode is: C+A''*(B:0x238).
DSP Report: register data_34_V_read_int_reg_reg is absorbed into DSP add_ln703_957_fu_37646698_p2.
DSP Report: register data_34_V_read_1_reg_37678757_reg is absorbed into DSP add_ln703_957_fu_37646698_p2.
DSP Report: operator add_ln703_957_fu_37646698_p2 is absorbed into DSP add_ln703_957_fu_37646698_p2.
DSP Report: operator mul_ln1118_400_fu_6372_p2 is absorbed into DSP add_ln703_957_fu_37646698_p2.
DSP Report: Generating DSP mul_ln1118_339_fu_5652_p2, operation Mode is: A''*(B:0x71).
DSP Report: register data_29_V_read_int_reg_reg is absorbed into DSP mul_ln1118_339_fu_5652_p2.
DSP Report: register zext_ln1118_327_reg_37679319_reg is absorbed into DSP mul_ln1118_339_fu_5652_p2.
DSP Report: operator mul_ln1118_339_fu_5652_p2 is absorbed into DSP mul_ln1118_339_fu_5652_p2.
DSP Report: Generating DSP add_ln703_994_fu_37646958_p2, operation Mode is: PCIN+A''*(B:0x7b).
DSP Report: register data_32_V_read_int_reg_reg is absorbed into DSP add_ln703_994_fu_37646958_p2.
DSP Report: register data_32_V_read_1_reg_37678786_reg is absorbed into DSP add_ln703_994_fu_37646958_p2.
DSP Report: operator add_ln703_994_fu_37646958_p2 is absorbed into DSP add_ln703_994_fu_37646958_p2.
DSP Report: operator mul_ln1118_377_fu_4547_p2 is absorbed into DSP add_ln703_994_fu_37646958_p2.
DSP Report: Generating DSP add_ln703_994_fu_37646958_p2, operation Mode is: PCIN+A''*(B:0x68).
DSP Report: register data_44_V_read_int_reg_reg is absorbed into DSP add_ln703_994_fu_37646958_p2.
DSP Report: register data_44_V_read_1_reg_37678646_reg is absorbed into DSP add_ln703_994_fu_37646958_p2.
DSP Report: operator add_ln703_994_fu_37646958_p2 is absorbed into DSP add_ln703_994_fu_37646958_p2.
DSP Report: operator mul_ln1118_523_fu_6570_p2 is absorbed into DSP add_ln703_994_fu_37646958_p2.
DSP Report: Generating DSP add_ln703_994_fu_37646958_p2, operation Mode is: PCIN+A''*(B:0x69).
DSP Report: register data_31_V_read_int_reg_reg is absorbed into DSP add_ln703_994_fu_37646958_p2.
DSP Report: register data_31_V_read_1_reg_37678800_reg is absorbed into DSP add_ln703_994_fu_37646958_p2.
DSP Report: operator add_ln703_994_fu_37646958_p2 is absorbed into DSP add_ln703_994_fu_37646958_p2.
DSP Report: operator mul_ln1118_364_fu_6187_p2 is absorbed into DSP add_ln703_994_fu_37646958_p2.
DSP Report: Generating DSP mul_ln1118_768_fu_4158_p2, operation Mode is: A''*(B:0x3ffb3).
DSP Report: register mul_ln1118_768_fu_4158_p2 is absorbed into DSP mul_ln1118_768_fu_4158_p2.
DSP Report: register mul_ln1118_768_fu_4158_p2 is absorbed into DSP mul_ln1118_768_fu_4158_p2.
DSP Report: operator mul_ln1118_768_fu_4158_p2 is absorbed into DSP mul_ln1118_768_fu_4158_p2.
DSP Report: Generating DSP add_ln703_994_reg_37680585_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_994_reg_37680585_reg is absorbed into DSP add_ln703_994_reg_37680585_reg.
DSP Report: operator add_ln703_994_fu_37646958_p2 is absorbed into DSP add_ln703_994_reg_37680585_reg.
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 has port O144[25] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1118_12_reg_37679070_reg' and it is trimmed from '22' to '18' bits. [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24436]
DSP Report: Generating DSP add_ln703_145_fu_37608521_p2, operation Mode is: (C:0x2f000)+A2*(B:0xb3).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP add_ln703_145_fu_37608521_p2.
DSP Report: operator add_ln703_145_fu_37608521_p2 is absorbed into DSP add_ln703_145_fu_37608521_p2.
DSP Report: operator mul_ln203_2_fu_3979_p2 is absorbed into DSP add_ln703_145_fu_37608521_p2.
DSP Report: Generating DSP add_ln703_157_reg_37679510_reg, operation Mode is: C+A2*(B:0x3ff16).
DSP Report: register add_ln703_157_reg_37679510_reg is absorbed into DSP add_ln703_157_reg_37679510_reg.
DSP Report: register add_ln703_157_reg_37679510_reg is absorbed into DSP add_ln703_157_reg_37679510_reg.
DSP Report: operator add_ln703_157_fu_37608627_p2 is absorbed into DSP add_ln703_157_reg_37679510_reg.
DSP Report: operator mul_ln1118_9_fu_3903_p2 is absorbed into DSP add_ln703_157_reg_37679510_reg.
DSP Report: Generating DSP mul_ln1118_208_fu_4020_p2, operation Mode is: A''*(B:0x3ff8e).
DSP Report: register mul_ln1118_208_fu_4020_p2 is absorbed into DSP mul_ln1118_208_fu_4020_p2.
DSP Report: register mul_ln1118_208_fu_4020_p2 is absorbed into DSP mul_ln1118_208_fu_4020_p2.
DSP Report: operator mul_ln1118_208_fu_4020_p2 is absorbed into DSP mul_ln1118_208_fu_4020_p2.
DSP Report: Generating DSP mul_ln1118_125_fu_3846_p2, operation Mode is: A2*(B:0x6b).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP mul_ln1118_125_fu_3846_p2.
DSP Report: operator mul_ln1118_125_fu_3846_p2 is absorbed into DSP mul_ln1118_125_fu_3846_p2.
DSP Report: Generating DSP add_ln703_334_reg_37679715_reg, operation Mode is: PCIN+A2*(B:0x4f).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP add_ln703_334_reg_37679715_reg.
DSP Report: register add_ln703_334_reg_37679715_reg is absorbed into DSP add_ln703_334_reg_37679715_reg.
DSP Report: operator add_ln703_334_fu_37609327_p2 is absorbed into DSP add_ln703_334_reg_37679715_reg.
DSP Report: operator mul_ln1118_196_fu_6463_p2 is absorbed into DSP add_ln703_334_reg_37679715_reg.
DSP Report: Generating DSP mul_ln1118_90_reg_3266289_reg, operation Mode is: (A2*(B:0x10e))'.
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP mul_ln1118_90_reg_3266289_reg.
DSP Report: register mul_ln1118_90_reg_3266289_reg is absorbed into DSP mul_ln1118_90_reg_3266289_reg.
DSP Report: operator mul_ln1118_90_fu_4252_p2 is absorbed into DSP mul_ln1118_90_reg_3266289_reg.
DSP Report: Generating DSP mul_ln1118_8_fu_6191_p2, operation Mode is: A2*(B:0x3fefb).
DSP Report: register mul_ln1118_8_fu_6191_p2 is absorbed into DSP mul_ln1118_8_fu_6191_p2.
DSP Report: operator mul_ln1118_8_fu_6191_p2 is absorbed into DSP mul_ln1118_8_fu_6191_p2.
DSP Report: Generating DSP mul_ln1118_43_fu_4937_p2, operation Mode is: A2*(B:0x3ff18).
DSP Report: register mul_ln1118_43_fu_4937_p2 is absorbed into DSP mul_ln1118_43_fu_4937_p2.
DSP Report: operator mul_ln1118_43_fu_4937_p2 is absorbed into DSP mul_ln1118_43_fu_4937_p2.
DSP Report: Generating DSP add_ln703_199_fu_37608901_p2, operation Mode is: C+A2*(B:0x89).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP add_ln703_199_fu_37608901_p2.
DSP Report: operator add_ln703_199_fu_37608901_p2 is absorbed into DSP add_ln703_199_fu_37608901_p2.
DSP Report: operator mul_ln1118_31_fu_5913_p2 is absorbed into DSP add_ln703_199_fu_37608901_p2.
DSP Report: Generating DSP add_ln703_201_fu_37608917_p2, operation Mode is: C+A2*(B:0x4f).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP add_ln703_201_fu_37608917_p2.
DSP Report: operator add_ln703_201_fu_37608917_p2 is absorbed into DSP add_ln703_201_fu_37608917_p2.
DSP Report: operator mul_ln1118_21_fu_7471_p2 is absorbed into DSP add_ln703_201_fu_37608917_p2.
DSP Report: Generating DSP add_ln703_203_fu_37608933_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_203_fu_37608933_p2 is absorbed into DSP add_ln703_203_fu_37608933_p2.
DSP Report: Generating DSP add_ln703_203_reg_37679565_reg, operation Mode is: PCIN+A2*(B:0xe5).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP add_ln703_203_reg_37679565_reg.
DSP Report: register add_ln703_203_reg_37679565_reg is absorbed into DSP add_ln703_203_reg_37679565_reg.
DSP Report: operator add_ln703_203_fu_37608933_p2 is absorbed into DSP add_ln703_203_reg_37679565_reg.
DSP Report: operator mul_ln1118_56_fu_5254_p2 is absorbed into DSP add_ln703_203_reg_37679565_reg.
DSP Report: Generating DSP mul_ln1118_80_fu_3897_p2, operation Mode is: A2*(B:0x3ffb9).
DSP Report: register mul_ln1118_80_fu_3897_p2 is absorbed into DSP mul_ln1118_80_fu_3897_p2.
DSP Report: operator mul_ln1118_80_fu_3897_p2 is absorbed into DSP mul_ln1118_80_fu_3897_p2.
DSP Report: Generating DSP mul_ln1118_32_fu_6084_p2, operation Mode is: A2*(B:0x3fe5e).
DSP Report: register mul_ln1118_32_fu_6084_p2 is absorbed into DSP mul_ln1118_32_fu_6084_p2.
DSP Report: operator mul_ln1118_32_fu_6084_p2 is absorbed into DSP mul_ln1118_32_fu_6084_p2.
DSP Report: Generating DSP mul_ln1118_1_fu_6566_p2, operation Mode is: A2*(B:0x2d).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1_fu_6566_p2.
DSP Report: operator mul_ln1118_1_fu_6566_p2 is absorbed into DSP mul_ln1118_1_fu_6566_p2.
DSP Report: Generating DSP add_ln703_159_fu_37608639_p2, operation Mode is: PCIN+A:B+(C:0xffffffffe400).
DSP Report: operator add_ln703_159_fu_37608639_p2 is absorbed into DSP add_ln703_159_fu_37608639_p2.
DSP Report: Generating DSP mul_ln1118_22_fu_4015_p2, operation Mode is: A2*(B:0x2a).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_22_fu_4015_p2.
DSP Report: operator mul_ln1118_22_fu_4015_p2 is absorbed into DSP mul_ln1118_22_fu_4015_p2.
DSP Report: Generating DSP mul_ln1118_44_fu_4938_p2, operation Mode is: A2*(B:0x9c).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP mul_ln1118_44_fu_4938_p2.
DSP Report: operator mul_ln1118_44_fu_4938_p2 is absorbed into DSP mul_ln1118_44_fu_4938_p2.
DSP Report: Generating DSP add_ln703_207_reg_37679570_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_207_reg_37679570_reg is absorbed into DSP add_ln703_207_reg_37679570_reg.
DSP Report: operator add_ln703_207_fu_37608965_p2 is absorbed into DSP add_ln703_207_reg_37679570_reg.
DSP Report: Generating DSP mul_ln1118_91_reg_3266293_reg, operation Mode is: (A2*(B:0x3feda))'.
DSP Report: register mul_ln1118_91_reg_3266293_reg is absorbed into DSP mul_ln1118_91_reg_3266293_reg.
DSP Report: register mul_ln1118_91_reg_3266293_reg is absorbed into DSP mul_ln1118_91_reg_3266293_reg.
DSP Report: operator mul_ln1118_91_fu_6493_p2 is absorbed into DSP mul_ln1118_91_reg_3266293_reg.
DSP Report: Generating DSP mul_ln1118_115_fu_7117_p2, operation Mode is: A2*(B:0x158).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_115_fu_7117_p2.
DSP Report: operator mul_ln1118_115_fu_7117_p2 is absorbed into DSP mul_ln1118_115_fu_7117_p2.
DSP Report: Generating DSP mul_ln1118_137_fu_7436_p2, operation Mode is: A2*(B:0x3ff48).
DSP Report: register mul_ln1118_137_fu_7436_p2 is absorbed into DSP mul_ln1118_137_fu_7436_p2.
DSP Report: operator mul_ln1118_137_fu_7436_p2 is absorbed into DSP mul_ln1118_137_fu_7436_p2.
DSP Report: Generating DSP add_ln703_285_fu_37609225_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_285_fu_37609225_p2 is absorbed into DSP add_ln703_285_fu_37609225_p2.
DSP Report: Generating DSP mul_ln1118_197_fu_6464_p2, operation Mode is: A2*(B:0x3ff73).
DSP Report: register mul_ln1118_197_fu_6464_p2 is absorbed into DSP mul_ln1118_197_fu_6464_p2.
DSP Report: operator mul_ln1118_197_fu_6464_p2 is absorbed into DSP mul_ln1118_197_fu_6464_p2.
DSP Report: Generating DSP mul_ln1118_185_fu_7593_p2, operation Mode is: A2*(B:0x89).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mul_ln1118_185_fu_7593_p2.
DSP Report: operator mul_ln1118_185_fu_7593_p2 is absorbed into DSP mul_ln1118_185_fu_7593_p2.
DSP Report: Generating DSP add_ln703_287_fu_37609231_p2, operation Mode is: PCIN+A2*(B:0x69).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP add_ln703_287_fu_37609231_p2.
DSP Report: operator add_ln703_287_fu_37609231_p2 is absorbed into DSP add_ln703_287_fu_37609231_p2.
DSP Report: operator mul_ln1118_149_fu_6148_p2 is absorbed into DSP add_ln703_287_fu_37609231_p2.
DSP Report: Generating DSP add_ln703_291_reg_37679690_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_291_reg_37679690_reg is absorbed into DSP add_ln703_291_reg_37679690_reg.
DSP Report: operator add_ln703_291_fu_37609267_p2 is absorbed into DSP add_ln703_291_reg_37679690_reg.
DSP Report: Generating DSP mul_ln1118_45_fu_4939_p2, operation Mode is: A2*(B:0x141).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP mul_ln1118_45_fu_4939_p2.
DSP Report: operator mul_ln1118_45_fu_4939_p2 is absorbed into DSP mul_ln1118_45_fu_4939_p2.
DSP Report: Generating DSP add_ln703_170_fu_37608729_p2, operation Mode is: C+A2*(B:0x3ff5a).
DSP Report: register add_ln703_170_fu_37608729_p2 is absorbed into DSP add_ln703_170_fu_37608729_p2.
DSP Report: operator add_ln703_170_fu_37608729_p2 is absorbed into DSP add_ln703_170_fu_37608729_p2.
DSP Report: operator mul_ln1118_11_fu_7270_p2 is absorbed into DSP add_ln703_170_fu_37608729_p2.
DSP Report: Generating DSP mul_ln1118_33_fu_4105_p2, operation Mode is: A2*(B:0x3ffac).
DSP Report: register mul_ln1118_33_fu_4105_p2 is absorbed into DSP mul_ln1118_33_fu_4105_p2.
DSP Report: operator mul_ln1118_33_fu_4105_p2 is absorbed into DSP mul_ln1118_33_fu_4105_p2.
DSP Report: Generating DSP add_ln703_187_reg_37679555_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_187_reg_37679555_reg is absorbed into DSP add_ln703_187_reg_37679555_reg.
DSP Report: operator add_ln703_187_fu_37608829_p2 is absorbed into DSP add_ln703_187_reg_37679555_reg.
DSP Report: Generating DSP mul_ln1118_68_fu_6020_p2, operation Mode is: A''*(B:0x3ff53).
DSP Report: register mul_ln1118_68_fu_6020_p2 is absorbed into DSP mul_ln1118_68_fu_6020_p2.
DSP Report: register mul_ln1118_68_fu_6020_p2 is absorbed into DSP mul_ln1118_68_fu_6020_p2.
DSP Report: operator mul_ln1118_68_fu_6020_p2 is absorbed into DSP mul_ln1118_68_fu_6020_p2.
DSP Report: Generating DSP add_ln703_302_fu_37642264_p2, operation Mode is: C+A''*(B:0x1ca).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP add_ln703_302_fu_37642264_p2.
DSP Report: register zext_ln1118_145_reg_37679185_reg is absorbed into DSP add_ln703_302_fu_37642264_p2.
DSP Report: operator add_ln703_302_fu_37642264_p2 is absorbed into DSP add_ln703_302_fu_37642264_p2.
DSP Report: operator mul_ln1118_150_fu_6166_p2 is absorbed into DSP add_ln703_302_fu_37642264_p2.
DSP Report: Generating DSP mul_ln1118_173_fu_7449_p2, operation Mode is: A''*(B:0x3ff0e).
DSP Report: register mul_ln1118_173_fu_7449_p2 is absorbed into DSP mul_ln1118_173_fu_7449_p2.
DSP Report: register mul_ln1118_173_fu_7449_p2 is absorbed into DSP mul_ln1118_173_fu_7449_p2.
DSP Report: operator mul_ln1118_173_fu_7449_p2 is absorbed into DSP mul_ln1118_173_fu_7449_p2.
DSP Report: Generating DSP mul_ln1118_126_fu_7413_p2, operation Mode is: A''*(B:0x3ff34).
DSP Report: register mul_ln1118_126_fu_7413_p2 is absorbed into DSP mul_ln1118_126_fu_7413_p2.
DSP Report: register mul_ln1118_126_fu_7413_p2 is absorbed into DSP mul_ln1118_126_fu_7413_p2.
DSP Report: operator mul_ln1118_126_fu_7413_p2 is absorbed into DSP mul_ln1118_126_fu_7413_p2.
DSP Report: Generating DSP mul_ln1118_116_fu_7118_p2, operation Mode is: A2*(B:0xd4).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_116_fu_7118_p2.
DSP Report: operator mul_ln1118_116_fu_7118_p2 is absorbed into DSP mul_ln1118_116_fu_7118_p2.
DSP Report: Generating DSP add_ln703_305_reg_37679705_reg, operation Mode is: PCIN+A2*(B:0x97).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP add_ln703_305_reg_37679705_reg.
DSP Report: register add_ln703_305_reg_37679705_reg is absorbed into DSP add_ln703_305_reg_37679705_reg.
DSP Report: operator add_ln703_305_fu_37609285_p2 is absorbed into DSP add_ln703_305_reg_37679705_reg.
DSP Report: operator mul_ln1118_209_fu_3880_p2 is absorbed into DSP add_ln703_305_reg_37679705_reg.
DSP Report: Generating DSP add_ln703_306_fu_37642293_p2, operation Mode is: PCIN+A''*(B:0xef).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP add_ln703_306_fu_37642293_p2.
DSP Report: register zext_ln1118_79_reg_37679107_reg is absorbed into DSP add_ln703_306_fu_37642293_p2.
DSP Report: operator add_ln703_306_fu_37642293_p2 is absorbed into DSP add_ln703_306_fu_37642293_p2.
DSP Report: operator mul_ln1118_81_fu_7397_p2 is absorbed into DSP add_ln703_306_fu_37642293_p2.
DSP Report: Generating DSP mul_ln1118_112_fu_4785_p2, operation Mode is: A''*(B:0xb6).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_112_fu_4785_p2.
DSP Report: register zext_ln1118_108_reg_37679131_reg is absorbed into DSP mul_ln1118_112_fu_4785_p2.
DSP Report: operator mul_ln1118_112_fu_4785_p2 is absorbed into DSP mul_ln1118_112_fu_4785_p2.
DSP Report: Generating DSP mul_ln1118_76_reg_3266263_reg, operation Mode is: (A2*(B:0xd3))'.
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP mul_ln1118_76_reg_3266263_reg.
DSP Report: register mul_ln1118_76_reg_3266263_reg is absorbed into DSP mul_ln1118_76_reg_3266263_reg.
DSP Report: operator mul_ln1118_76_fu_6481_p2 is absorbed into DSP mul_ln1118_76_reg_3266263_reg.
DSP Report: Generating DSP add_ln703_219_fu_37641826_p2, operation Mode is: PCIN+(A2*(B:0xbd))'.
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP add_ln703_219_fu_37641826_p2.
DSP Report: register mul_ln1118_40_reg_3266161_reg is absorbed into DSP add_ln703_219_fu_37641826_p2.
DSP Report: operator add_ln703_219_fu_37641826_p2 is absorbed into DSP add_ln703_219_fu_37641826_p2.
DSP Report: operator mul_ln1118_40_fu_4934_p2 is absorbed into DSP add_ln703_219_fu_37641826_p2.
DSP Report: Generating DSP mul_ln1118_29_fu_5912_p2, operation Mode is: A2*(B:0x31).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP mul_ln1118_29_fu_5912_p2.
DSP Report: operator mul_ln1118_29_fu_5912_p2 is absorbed into DSP mul_ln1118_29_fu_5912_p2.
DSP Report: Generating DSP add_ln703_180_fu_37608799_p2, operation Mode is: PCIN+A2*(B:0xf6).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP add_ln703_180_fu_37608799_p2.
DSP Report: operator add_ln703_180_fu_37608799_p2 is absorbed into DSP add_ln703_180_fu_37608799_p2.
DSP Report: operator mul_ln1118_7_fu_5540_p2 is absorbed into DSP add_ln703_180_fu_37608799_p2.
DSP Report: Generating DSP add_ln703_180_fu_37608799_p2, operation Mode is: PCIN+A2*(B:0x52).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP add_ln703_180_fu_37608799_p2.
DSP Report: operator add_ln703_180_fu_37608799_p2 is absorbed into DSP add_ln703_180_fu_37608799_p2.
DSP Report: operator mul_ln1118_18_fu_6023_p2 is absorbed into DSP add_ln703_180_fu_37608799_p2.
DSP Report: Generating DSP add_ln703_fu_37608501_p2, operation Mode is: (C:0x15c00)+A2*(B:0x7d).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP add_ln703_fu_37608501_p2.
DSP Report: operator add_ln703_fu_37608501_p2 is absorbed into DSP add_ln703_fu_37608501_p2.
DSP Report: operator mul_ln203_fu_5270_p2 is absorbed into DSP add_ln703_fu_37608501_p2.
DSP Report: Generating DSP add_ln703_180_reg_37679540_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register add_ln703_180_reg_37679540_reg is absorbed into DSP add_ln703_180_reg_37679540_reg.
DSP Report: operator add_ln703_180_fu_37608799_p2 is absorbed into DSP add_ln703_180_reg_37679540_reg.
DSP Report: Generating DSP mul_ln1118_52_fu_4028_p2, operation Mode is: A2*(B:0x3ffad).
DSP Report: register mul_ln1118_52_fu_4028_p2 is absorbed into DSP mul_ln1118_52_fu_4028_p2.
DSP Report: operator mul_ln1118_52_fu_4028_p2 is absorbed into DSP mul_ln1118_52_fu_4028_p2.
DSP Report: Generating DSP add_ln703_220_reg_37679595_reg, operation Mode is: C+A2*(B:0x4e).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP add_ln703_220_reg_37679595_reg.
DSP Report: register add_ln703_220_reg_37679595_reg is absorbed into DSP add_ln703_220_reg_37679595_reg.
DSP Report: operator add_ln703_220_fu_37609011_p2 is absorbed into DSP add_ln703_220_reg_37679595_reg.
DSP Report: operator mul_ln1118_63_fu_7414_p2 is absorbed into DSP add_ln703_220_reg_37679595_reg.
DSP Report: Generating DSP mul_ln1118_88_fu_5387_p2, operation Mode is: A2*(B:0x4c).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP mul_ln1118_88_fu_5387_p2.
DSP Report: operator mul_ln1118_88_fu_5387_p2 is absorbed into DSP mul_ln1118_88_fu_5387_p2.
DSP Report: Generating DSP add_ln703_241_reg_37679625_reg, operation Mode is: PCIN+A2*(B:0x35).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP add_ln703_241_reg_37679625_reg.
DSP Report: register add_ln703_241_reg_37679625_reg is absorbed into DSP add_ln703_241_reg_37679625_reg.
DSP Report: operator add_ln703_241_fu_37609077_p2 is absorbed into DSP add_ln703_241_reg_37679625_reg.
DSP Report: operator mul_ln1118_100_fu_5508_p2 is absorbed into DSP add_ln703_241_reg_37679625_reg.
DSP Report: Generating DSP mul_ln203_4_fu_6685_p2, operation Mode is: A2*(B:0xab).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln203_4_fu_6685_p2.
DSP Report: operator mul_ln203_4_fu_6685_p2 is absorbed into DSP mul_ln203_4_fu_6685_p2.
DSP Report: Generating DSP add_ln703_163_fu_37608675_p2, operation Mode is: PCIN+A2:B2+(C:0xbc00).
DSP Report: register add_ln703_163_fu_37608675_p2 is absorbed into DSP add_ln703_163_fu_37608675_p2.
DSP Report: register add_ln703_163_fu_37608675_p2 is absorbed into DSP add_ln703_163_fu_37608675_p2.
DSP Report: operator add_ln703_163_fu_37608675_p2 is absorbed into DSP add_ln703_163_fu_37608675_p2.
DSP Report: Generating DSP add_ln703_175_reg_37679530_reg, operation Mode is: C+A2*(B:0xd1).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP add_ln703_175_reg_37679530_reg.
DSP Report: register add_ln703_175_reg_37679530_reg is absorbed into DSP add_ln703_175_reg_37679530_reg.
DSP Report: operator add_ln703_175_fu_37608761_p2 is absorbed into DSP add_ln703_175_reg_37679530_reg.
DSP Report: operator mul_ln1118_27_fu_7203_p2 is absorbed into DSP add_ln703_175_reg_37679530_reg.
DSP Report: Generating DSP mul_ln1118_108_fu_3942_p2, operation Mode is: A2*(B:0x3ff8b).
DSP Report: register mul_ln1118_108_fu_3942_p2 is absorbed into DSP mul_ln1118_108_fu_3942_p2.
DSP Report: operator mul_ln1118_108_fu_3942_p2 is absorbed into DSP mul_ln1118_108_fu_3942_p2.
DSP Report: Generating DSP add_ln703_234_reg_37679615_reg, operation Mode is: C+A2*(B:0xde).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP add_ln703_234_reg_37679615_reg.
DSP Report: register add_ln703_234_reg_37679615_reg is absorbed into DSP add_ln703_234_reg_37679615_reg.
DSP Report: operator add_ln703_234_fu_37609045_p2 is absorbed into DSP add_ln703_234_reg_37679615_reg.
DSP Report: operator mul_ln1118_49_fu_6054_p2 is absorbed into DSP add_ln703_234_reg_37679615_reg.
DSP Report: Generating DSP mul_ln1118_201_fu_4072_p2, operation Mode is: A''*(B:0x3ff1c).
DSP Report: register mul_ln1118_201_fu_4072_p2 is absorbed into DSP mul_ln1118_201_fu_4072_p2.
DSP Report: register mul_ln1118_201_fu_4072_p2 is absorbed into DSP mul_ln1118_201_fu_4072_p2.
DSP Report: operator mul_ln1118_201_fu_4072_p2 is absorbed into DSP mul_ln1118_201_fu_4072_p2.
DSP Report: Generating DSP mul_ln1118_86_fu_4492_p2, operation Mode is: A2*(B:0x6d).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP mul_ln1118_86_fu_4492_p2.
DSP Report: operator mul_ln1118_86_fu_4492_p2 is absorbed into DSP mul_ln1118_86_fu_4492_p2.
DSP Report: Generating DSP add_ln703_236_fu_37609051_p2, operation Mode is: PCIN+A2*(B:0x59).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP add_ln703_236_fu_37609051_p2.
DSP Report: operator add_ln703_236_fu_37609051_p2 is absorbed into DSP add_ln703_236_fu_37609051_p2.
DSP Report: operator mul_ln1118_73_fu_5185_p2 is absorbed into DSP add_ln703_236_fu_37609051_p2.
DSP Report: Generating DSP mul_ln1118_61_fu_6552_p2, operation Mode is: A2*(B:0x3ffce).
DSP Report: register mul_ln1118_61_fu_6552_p2 is absorbed into DSP mul_ln1118_61_fu_6552_p2.
DSP Report: operator mul_ln1118_61_fu_6552_p2 is absorbed into DSP mul_ln1118_61_fu_6552_p2.
DSP Report: Generating DSP add_ln703_237_fu_37609061_p2, operation Mode is: C+A2*(B:0x4f).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP add_ln703_237_fu_37609061_p2.
DSP Report: operator add_ln703_237_fu_37609061_p2 is absorbed into DSP add_ln703_237_fu_37609061_p2.
DSP Report: operator mul_ln1118_97_fu_4212_p2 is absorbed into DSP add_ln703_237_fu_37609061_p2.
DSP Report: Generating DSP mul_ln1118_257_fu_6251_p2, operation Mode is: A''*(B:0x167).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP mul_ln1118_257_fu_6251_p2.
DSP Report: register data_22_V_read_1_reg_37678909_reg is absorbed into DSP mul_ln1118_257_fu_6251_p2.
DSP Report: operator mul_ln1118_257_fu_6251_p2 is absorbed into DSP mul_ln1118_257_fu_6251_p2.
DSP Report: Generating DSP mul_ln1118_10_fu_6881_p2, operation Mode is: A2*(B:0xd3).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln1118_10_fu_6881_p2.
DSP Report: operator mul_ln1118_10_fu_6881_p2 is absorbed into DSP mul_ln1118_10_fu_6881_p2.
DSP Report: Generating DSP add_ln703_166_fu_37608697_p2, operation Mode is: (C:0x1b400)+A2*(B:0xa9).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP add_ln703_166_fu_37608697_p2.
DSP Report: operator add_ln703_166_fu_37608697_p2 is absorbed into DSP add_ln703_166_fu_37608697_p2.
DSP Report: operator mul_ln1118_20_fu_7129_p2 is absorbed into DSP add_ln703_166_fu_37608697_p2.
DSP Report: Generating DSP add_ln703_167_reg_37679520_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_167_reg_37679520_reg is absorbed into DSP add_ln703_167_reg_37679520_reg.
DSP Report: operator add_ln703_167_fu_37608707_p2 is absorbed into DSP add_ln703_167_reg_37679520_reg.
DSP Report: Generating DSP mul_ln1118_147_fu_7440_p2, operation Mode is: A2*(B:0x179).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_147_fu_7440_p2.
DSP Report: operator mul_ln1118_147_fu_7440_p2 is absorbed into DSP mul_ln1118_147_fu_7440_p2.
DSP Report: Generating DSP add_ln703_253_reg_37679645_reg, operation Mode is: PCIN+A2*(B:0xc5).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP add_ln703_253_reg_37679645_reg.
DSP Report: register add_ln703_253_reg_37679645_reg is absorbed into DSP add_ln703_253_reg_37679645_reg.
DSP Report: operator add_ln703_253_fu_37609131_p2 is absorbed into DSP add_ln703_253_reg_37679645_reg.
DSP Report: operator mul_ln1118_79_fu_3896_p2 is absorbed into DSP add_ln703_253_reg_37679645_reg.
DSP Report: Generating DSP mul_ln1118_113_fu_3898_p2, operation Mode is: A2*(B:0x86).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_113_fu_3898_p2.
DSP Report: operator mul_ln1118_113_fu_3898_p2 is absorbed into DSP mul_ln1118_113_fu_3898_p2.
DSP Report: Generating DSP add_ln703_256_fu_37609147_p2, operation Mode is: PCIN+A2*(B:0x5c).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP add_ln703_256_fu_37609147_p2.
DSP Report: operator add_ln703_256_fu_37609147_p2 is absorbed into DSP add_ln703_256_fu_37609147_p2.
DSP Report: operator mul_ln1118_42_fu_7522_p2 is absorbed into DSP add_ln703_256_fu_37609147_p2.
DSP Report: Generating DSP add_ln703_256_fu_37609147_p2, operation Mode is: PCIN+A2*(B:0x4c).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP add_ln703_256_fu_37609147_p2.
DSP Report: operator add_ln703_256_fu_37609147_p2 is absorbed into DSP add_ln703_256_fu_37609147_p2.
DSP Report: operator mul_ln1118_66_fu_7334_p2 is absorbed into DSP add_ln703_256_fu_37609147_p2.
DSP Report: Generating DSP mul_ln1118_136_fu_7401_p2, operation Mode is: A2*(B:0x69).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_136_fu_7401_p2.
DSP Report: operator mul_ln1118_136_fu_7401_p2 is absorbed into DSP mul_ln1118_136_fu_7401_p2.
DSP Report: Generating DSP add_ln703_259_fu_37609163_p2, operation Mode is: PCIN+A2*(B:0x37).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP add_ln703_259_fu_37609163_p2.
DSP Report: operator add_ln703_259_fu_37609163_p2 is absorbed into DSP add_ln703_259_fu_37609163_p2.
DSP Report: operator mul_ln1118_55_fu_6029_p2 is absorbed into DSP add_ln703_259_fu_37609163_p2.
DSP Report: Generating DSP add_ln703_259_reg_37679655_reg, operation Mode is: PCIN+A2*(B:0x26).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP add_ln703_259_reg_37679655_reg.
DSP Report: register add_ln703_259_reg_37679655_reg is absorbed into DSP add_ln703_259_reg_37679655_reg.
DSP Report: operator add_ln703_259_fu_37609163_p2 is absorbed into DSP add_ln703_259_reg_37679655_reg.
DSP Report: operator mul_ln1118_124_fu_4537_p2 is absorbed into DSP add_ln703_259_reg_37679655_reg.
DSP Report: Generating DSP add_ln703_891_fu_37646252_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_891_fu_37646252_p2 is absorbed into DSP add_ln703_891_fu_37646252_p2.
DSP Report: Generating DSP mul_ln1118_337_fu_6893_p2, operation Mode is: A2*(B:0x10b).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP mul_ln1118_337_fu_6893_p2.
DSP Report: operator mul_ln1118_337_fu_6893_p2 is absorbed into DSP mul_ln1118_337_fu_6893_p2.
DSP Report: Generating DSP mul_ln1118_37_fu_6317_p2, operation Mode is: A2*(B:0x76).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP mul_ln1118_37_fu_6317_p2.
DSP Report: operator mul_ln1118_37_fu_6317_p2 is absorbed into DSP mul_ln1118_37_fu_6317_p2.
DSP Report: Generating DSP mul_ln1118_16_fu_7660_p2, operation Mode is: A2*(B:0x3ffd6).
DSP Report: register mul_ln1118_16_fu_7660_p2 is absorbed into DSP mul_ln1118_16_fu_7660_p2.
DSP Report: operator mul_ln1118_16_fu_7660_p2 is absorbed into DSP mul_ln1118_16_fu_7660_p2.
DSP Report: Generating DSP add_ln703_192_fu_37608847_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_192_fu_37608847_p2 is absorbed into DSP add_ln703_192_fu_37608847_p2.
DSP Report: Generating DSP add_ln703_784_fu_37609549_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_784_fu_37609549_p2 is absorbed into DSP add_ln703_784_fu_37609549_p2.
DSP Report: Generating DSP add_ln703_153_fu_37608591_p2, operation Mode is: (C:0xfffffffc1800)+A2*(B:0x3ff21).
DSP Report: register add_ln703_153_fu_37608591_p2 is absorbed into DSP add_ln703_153_fu_37608591_p2.
DSP Report: operator add_ln703_153_fu_37608591_p2 is absorbed into DSP add_ln703_153_fu_37608591_p2.
DSP Report: operator mul_ln1118_5_fu_7599_p2 is absorbed into DSP add_ln703_153_fu_37608591_p2.
DSP Report: Generating DSP add_ln703_784_reg_37679800_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register add_ln703_784_reg_37679800_reg is absorbed into DSP add_ln703_784_reg_37679800_reg.
DSP Report: operator add_ln703_784_fu_37609549_p2 is absorbed into DSP add_ln703_784_reg_37679800_reg.
DSP Report: Generating DSP add_ln703_785_fu_37645606_p2, operation Mode is: C+A''*(B:0x114).
DSP Report: register data_61_V_read_int_reg_reg is absorbed into DSP add_ln703_785_fu_37645606_p2.
DSP Report: register data_61_V_read_1_reg_37678425_reg is absorbed into DSP add_ln703_785_fu_37645606_p2.
DSP Report: operator add_ln703_785_fu_37645606_p2 is absorbed into DSP add_ln703_785_fu_37645606_p2.
DSP Report: operator mul_ln1118_727_fu_6909_p2 is absorbed into DSP add_ln703_785_fu_37645606_p2.
DSP Report: Generating DSP mul_ln1118_92_fu_5991_p2, operation Mode is: A2*(B:0xa1).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP mul_ln1118_92_fu_5991_p2.
DSP Report: operator mul_ln1118_92_fu_5991_p2 is absorbed into DSP mul_ln1118_92_fu_5991_p2.
DSP Report: Generating DSP add_ln703_267_reg_37679670_reg, operation Mode is: PCIN+A2*(B:0x23).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP add_ln703_267_reg_37679670_reg.
DSP Report: register add_ln703_267_reg_37679670_reg is absorbed into DSP add_ln703_267_reg_37679670_reg.
DSP Report: operator add_ln703_267_fu_37609191_p2 is absorbed into DSP add_ln703_267_reg_37679670_reg.
DSP Report: operator mul_ln1118_103_fu_4228_p2 is absorbed into DSP add_ln703_267_reg_37679670_reg.
DSP Report: Generating DSP mul_ln1118_162_fu_4987_p2, operation Mode is: A2*(B:0x3ffed).
DSP Report: register mul_ln1118_162_fu_4987_p2 is absorbed into DSP mul_ln1118_162_fu_4987_p2.
DSP Report: operator mul_ln1118_162_fu_4987_p2 is absorbed into DSP mul_ln1118_162_fu_4987_p2.
DSP Report: Generating DSP add_ln703_268_fu_37609197_p2, operation Mode is: PCIN+(A:0x0):B2+C'.
DSP Report: register add_ln703_268_fu_37609197_p2 is absorbed into DSP add_ln703_268_fu_37609197_p2.
DSP Report: register add_ln703_268_fu_37609197_p2 is absorbed into DSP add_ln703_268_fu_37609197_p2.
DSP Report: operator add_ln703_268_fu_37609197_p2 is absorbed into DSP add_ln703_268_fu_37609197_p2.
DSP Report: Generating DSP add_ln703_269_reg_37679675_reg, operation Mode is: C+A2*(B:0x34).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP add_ln703_269_reg_37679675_reg.
DSP Report: register add_ln703_269_reg_37679675_reg is absorbed into DSP add_ln703_269_reg_37679675_reg.
DSP Report: operator add_ln703_269_fu_37609207_p2 is absorbed into DSP add_ln703_269_reg_37679675_reg.
DSP Report: operator mul_ln1118_138_fu_4851_p2 is absorbed into DSP add_ln703_269_reg_37679675_reg.
DSP Report: Generating DSP mul_ln1118_82_reg_3266273_reg, operation Mode is: (A2*(B:0x132))'.
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP mul_ln1118_82_reg_3266273_reg.
DSP Report: register mul_ln1118_82_reg_3266273_reg is absorbed into DSP mul_ln1118_82_reg_3266273_reg.
DSP Report: operator mul_ln1118_82_fu_5191_p2 is absorbed into DSP mul_ln1118_82_reg_3266273_reg.
DSP Report: Generating DSP mul_ln1118_46_reg_3266181_reg, operation Mode is: (A2*(B:0xa4))'.
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP mul_ln1118_46_reg_3266181_reg.
DSP Report: register mul_ln1118_46_reg_3266181_reg is absorbed into DSP mul_ln1118_46_reg_3266181_reg.
DSP Report: operator mul_ln1118_46_fu_6206_p2 is absorbed into DSP mul_ln1118_46_reg_3266181_reg.
DSP Report: Generating DSP mul_ln1118_23_fu_4614_p2, operation Mode is: A2*(B:0xc4).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_23_fu_4614_p2.
DSP Report: operator mul_ln1118_23_fu_4614_p2 is absorbed into DSP mul_ln1118_23_fu_4614_p2.
DSP Report: Generating DSP add_ln703_148_fu_37608551_p2, operation Mode is: (C:0xfffffffff400)+A2*(B:0x35).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP add_ln703_148_fu_37608551_p2.
DSP Report: operator add_ln703_148_fu_37608551_p2 is absorbed into DSP add_ln703_148_fu_37608551_p2.
DSP Report: operator mul_ln1118_2_fu_6660_p2 is absorbed into DSP add_ln703_148_fu_37608551_p2.
DSP Report: Generating DSP add_ln703_160_fu_37608649_p2, operation Mode is: PCIN+A2*(B:0xc1).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP add_ln703_160_fu_37608649_p2.
DSP Report: operator add_ln703_160_fu_37608649_p2 is absorbed into DSP add_ln703_160_fu_37608649_p2.
DSP Report: operator mul_ln1118_12_fu_5590_p2 is absorbed into DSP add_ln703_160_fu_37608649_p2.
DSP Report: Generating DSP add_ln703_182_reg_37679545_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_182_reg_37679545_reg is absorbed into DSP add_ln703_182_reg_37679545_reg.
DSP Report: operator add_ln703_182_fu_37608811_p2 is absorbed into DSP add_ln703_182_reg_37679545_reg.
DSP Report: Generating DSP mul_ln1118_57_fu_5255_p2, operation Mode is: A2*(B:0x46).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_57_fu_5255_p2.
DSP Report: operator mul_ln1118_57_fu_5255_p2 is absorbed into DSP mul_ln1118_57_fu_5255_p2.
DSP Report: Generating DSP add_ln703_209_fu_37608971_p2, operation Mode is: PCIN+A2*(B:0x64).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP add_ln703_209_fu_37608971_p2.
DSP Report: operator add_ln703_209_fu_37608971_p2 is absorbed into DSP add_ln703_209_fu_37608971_p2.
DSP Report: operator mul_ln1118_69_fu_7596_p2 is absorbed into DSP add_ln703_209_fu_37608971_p2.
DSP Report: Generating DSP mul_ln1118_117_fu_5826_p2, operation Mode is: A2*(B:0x10f).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_117_fu_5826_p2.
DSP Report: operator mul_ln1118_117_fu_5826_p2 is absorbed into DSP mul_ln1118_117_fu_5826_p2.
DSP Report: Generating DSP add_ln703_265_reg_37679665_reg, operation Mode is: PCIN+A2*(B:0x151).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP add_ln703_265_reg_37679665_reg.
DSP Report: register add_ln703_265_reg_37679665_reg is absorbed into DSP add_ln703_265_reg_37679665_reg.
DSP Report: operator add_ln703_265_fu_37609185_p2 is absorbed into DSP add_ln703_265_reg_37679665_reg.
DSP Report: operator mul_ln1118_151_fu_4856_p2 is absorbed into DSP add_ln703_265_reg_37679665_reg.
DSP Report: Generating DSP mul_ln1118_293_fu_6283_p2, operation Mode is: A''*(B:0x3fb49).
DSP Report: register mul_ln1118_293_fu_6283_p2 is absorbed into DSP mul_ln1118_293_fu_6283_p2.
DSP Report: register mul_ln1118_293_fu_6283_p2 is absorbed into DSP mul_ln1118_293_fu_6283_p2.
DSP Report: operator mul_ln1118_293_fu_6283_p2 is absorbed into DSP mul_ln1118_293_fu_6283_p2.
DSP Report: Generating DSP mul_ln1118_280_fu_6272_p2, operation Mode is: A''*(B:0x3f8f2).
DSP Report: register mul_ln1118_280_fu_6272_p2 is absorbed into DSP mul_ln1118_280_fu_6272_p2.
DSP Report: register mul_ln1118_280_fu_6272_p2 is absorbed into DSP mul_ln1118_280_fu_6272_p2.
DSP Report: operator mul_ln1118_280_fu_6272_p2 is absorbed into DSP mul_ln1118_280_fu_6272_p2.
DSP Report: Generating DSP mul_ln1118_311_fu_3800_p2, operation Mode is: A''*(B:0x3fea1).
DSP Report: register mul_ln1118_311_fu_3800_p2 is absorbed into DSP mul_ln1118_311_fu_3800_p2.
DSP Report: register mul_ln1118_311_fu_3800_p2 is absorbed into DSP mul_ln1118_311_fu_3800_p2.
DSP Report: operator mul_ln1118_311_fu_3800_p2 is absorbed into DSP mul_ln1118_311_fu_3800_p2.
DSP Report: Generating DSP mul_ln1118_333_fu_6842_p2, operation Mode is: A2*(B:0x3fee6).
DSP Report: register mul_ln1118_333_fu_6842_p2 is absorbed into DSP mul_ln1118_333_fu_6842_p2.
DSP Report: operator mul_ln1118_333_fu_6842_p2 is absorbed into DSP mul_ln1118_333_fu_6842_p2.
DSP Report: Generating DSP add_ln703_439_fu_37609451_p2, operation Mode is: C+A2*(B:0x10e).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP add_ln703_439_fu_37609451_p2.
DSP Report: operator add_ln703_439_fu_37609451_p2 is absorbed into DSP add_ln703_439_fu_37609451_p2.
DSP Report: operator mul_ln1118_127_fu_3792_p2 is absorbed into DSP add_ln703_439_fu_37609451_p2.
DSP Report: Generating DSP mul_ln1118_118_fu_7410_p2, operation Mode is: A''*(B:0x3fe8b).
DSP Report: register mul_ln1118_118_fu_7410_p2 is absorbed into DSP mul_ln1118_118_fu_7410_p2.
DSP Report: register mul_ln1118_118_fu_7410_p2 is absorbed into DSP mul_ln1118_118_fu_7410_p2.
DSP Report: operator mul_ln1118_118_fu_7410_p2 is absorbed into DSP mul_ln1118_118_fu_7410_p2.
DSP Report: Generating DSP mul_ln1118_83_fu_4777_p2, operation Mode is: A''*(B:0x3ff42).
DSP Report: register mul_ln1118_83_fu_4777_p2 is absorbed into DSP mul_ln1118_83_fu_4777_p2.
DSP Report: register mul_ln1118_83_fu_4777_p2 is absorbed into DSP mul_ln1118_83_fu_4777_p2.
DSP Report: operator mul_ln1118_83_fu_4777_p2 is absorbed into DSP mul_ln1118_83_fu_4777_p2.
DSP Report: Generating DSP mul_ln1118_323_fu_5058_p2, operation Mode is: A''*(B:0x123).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mul_ln1118_323_fu_5058_p2.
DSP Report: register data_27_V_read_1_reg_37678847_reg is absorbed into DSP mul_ln1118_323_fu_5058_p2.
DSP Report: operator mul_ln1118_323_fu_5058_p2 is absorbed into DSP mul_ln1118_323_fu_5058_p2.
DSP Report: Generating DSP add_ln703_445_fu_37643275_p2, operation Mode is: PCIN+A''*(B:0x128).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP add_ln703_445_fu_37643275_p2.
DSP Report: register data_18_V_read_1_reg_37678946_reg is absorbed into DSP add_ln703_445_fu_37643275_p2.
DSP Report: operator add_ln703_445_fu_37643275_p2 is absorbed into DSP add_ln703_445_fu_37643275_p2.
DSP Report: operator mul_ln1118_211_fu_6632_p2 is absorbed into DSP add_ln703_445_fu_37643275_p2.
DSP Report: Generating DSP mul_ln1118_174_fu_4822_p2, operation Mode is: A''*(B:0x3ff68).
DSP Report: register mul_ln1118_174_fu_4822_p2 is absorbed into DSP mul_ln1118_174_fu_4822_p2.
DSP Report: register mul_ln1118_174_fu_4822_p2 is absorbed into DSP mul_ln1118_174_fu_4822_p2.
DSP Report: operator mul_ln1118_174_fu_4822_p2 is absorbed into DSP mul_ln1118_174_fu_4822_p2.
DSP Report: Generating DSP mul_ln1118_139_fu_4795_p2, operation Mode is: A''*(B:0x3ff17).
DSP Report: register mul_ln1118_139_fu_4795_p2 is absorbed into DSP mul_ln1118_139_fu_4795_p2.
DSP Report: register mul_ln1118_139_fu_4795_p2 is absorbed into DSP mul_ln1118_139_fu_4795_p2.
DSP Report: operator mul_ln1118_139_fu_4795_p2 is absorbed into DSP mul_ln1118_139_fu_4795_p2.
DSP Report: Generating DSP mul_ln1118_89_fu_7400_p2, operation Mode is: A''*(B:0x3ff75).
DSP Report: register mul_ln1118_89_fu_7400_p2 is absorbed into DSP mul_ln1118_89_fu_7400_p2.
DSP Report: register mul_ln1118_89_fu_7400_p2 is absorbed into DSP mul_ln1118_89_fu_7400_p2.
DSP Report: operator mul_ln1118_89_fu_7400_p2 is absorbed into DSP mul_ln1118_89_fu_7400_p2.
DSP Report: Generating DSP add_ln703_198_fu_37608895_p2, operation Mode is: C+A2*(B:0x11d).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP add_ln703_198_fu_37608895_p2.
DSP Report: operator add_ln703_198_fu_37608895_p2 is absorbed into DSP add_ln703_198_fu_37608895_p2.
DSP Report: operator mul_ln1118_19_fu_5943_p2 is absorbed into DSP add_ln703_198_fu_37608895_p2.
DSP Report: Generating DSP add_ln703_144_fu_37608511_p2, operation Mode is: (C:0x17000)+A2*(B:0x51).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP add_ln703_144_fu_37608511_p2.
DSP Report: operator add_ln703_144_fu_37608511_p2 is absorbed into DSP add_ln703_144_fu_37608511_p2.
DSP Report: operator mul_ln203_1_fu_5271_p2 is absorbed into DSP add_ln703_144_fu_37608511_p2.
DSP Report: Generating DSP mul_ln1118_53_fu_6902_p2, operation Mode is: A2*(B:0x3ff92).
DSP Report: register mul_ln1118_53_fu_6902_p2 is absorbed into DSP mul_ln1118_53_fu_6902_p2.
DSP Report: operator mul_ln1118_53_fu_6902_p2 is absorbed into DSP mul_ln1118_53_fu_6902_p2.
DSP Report: Generating DSP add_ln703_198_reg_37679560_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_198_reg_37679560_reg is absorbed into DSP add_ln703_198_reg_37679560_reg.
DSP Report: operator add_ln703_198_fu_37608895_p2 is absorbed into DSP add_ln703_198_reg_37679560_reg.
DSP Report: Generating DSP mul_ln1118_145_fu_4799_p2, operation Mode is: A''*(B:0x3ff5a).
DSP Report: register mul_ln1118_145_fu_4799_p2 is absorbed into DSP mul_ln1118_145_fu_4799_p2.
DSP Report: register mul_ln1118_145_fu_4799_p2 is absorbed into DSP mul_ln1118_145_fu_4799_p2.
DSP Report: operator mul_ln1118_145_fu_4799_p2 is absorbed into DSP mul_ln1118_145_fu_4799_p2.
DSP Report: Generating DSP mul_ln1118_77_fu_7395_p2, operation Mode is: A''*(B:0x3ffb3).
DSP Report: register mul_ln1118_77_fu_7395_p2 is absorbed into DSP mul_ln1118_77_fu_7395_p2.
DSP Report: register mul_ln1118_77_fu_7395_p2 is absorbed into DSP mul_ln1118_77_fu_7395_p2.
DSP Report: operator mul_ln1118_77_fu_7395_p2 is absorbed into DSP mul_ln1118_77_fu_7395_p2.
DSP Report: Generating DSP mul_ln1118_64_fu_6134_p2, operation Mode is: A''*(B:0xef).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP mul_ln1118_64_fu_6134_p2.
DSP Report: register zext_ln1118_70_reg_37679100_reg is absorbed into DSP mul_ln1118_64_fu_6134_p2.
DSP Report: operator mul_ln1118_64_fu_6134_p2 is absorbed into DSP mul_ln1118_64_fu_6134_p2.
DSP Report: Generating DSP add_ln703_161_fu_37608659_p2, operation Mode is: (C:0xffffffff1400)+A2*(B:0x34).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP add_ln703_161_fu_37608659_p2.
DSP Report: operator add_ln703_161_fu_37608659_p2 is absorbed into DSP add_ln703_161_fu_37608659_p2.
DSP Report: operator mul_ln1118_13_fu_5591_p2 is absorbed into DSP add_ln703_161_fu_37608659_p2.
DSP Report: Generating DSP mul_ln1118_59_fu_6550_p2, operation Mode is: A2*(B:0x3ffbd).
DSP Report: register mul_ln1118_59_fu_6550_p2 is absorbed into DSP mul_ln1118_59_fu_6550_p2.
DSP Report: operator mul_ln1118_59_fu_6550_p2 is absorbed into DSP mul_ln1118_59_fu_6550_p2.
DSP Report: Generating DSP mul_ln1118_35_fu_5000_p2, operation Mode is: A2*(B:0x3ffce).
DSP Report: register mul_ln1118_35_fu_5000_p2 is absorbed into DSP mul_ln1118_35_fu_5000_p2.
DSP Report: operator mul_ln1118_35_fu_5000_p2 is absorbed into DSP mul_ln1118_35_fu_5000_p2.
DSP Report: Generating DSP add_ln703_213_fu_37608989_p2, operation Mode is: C+A2*(B:0x61).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP add_ln703_213_fu_37608989_p2.
DSP Report: operator add_ln703_213_fu_37608989_p2 is absorbed into DSP add_ln703_213_fu_37608989_p2.
DSP Report: operator mul_ln1118_47_fu_6003_p2 is absorbed into DSP add_ln703_213_fu_37608989_p2.
DSP Report: Generating DSP add_ln703_214_reg_37679585_reg, operation Mode is: PCIN+A2*(B:0x67).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP add_ln703_214_reg_37679585_reg.
DSP Report: register add_ln703_214_reg_37679585_reg is absorbed into DSP add_ln703_214_reg_37679585_reg.
DSP Report: operator add_ln703_214_fu_37608999_p2 is absorbed into DSP add_ln703_214_reg_37679585_reg.
DSP Report: operator mul_ln1118_25_fu_4615_p2 is absorbed into DSP add_ln703_214_reg_37679585_reg.
DSP Report: Generating DSP mul_ln1118_84_fu_7526_p2, operation Mode is: A2*(B:0xad).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP mul_ln1118_84_fu_7526_p2.
DSP Report: operator mul_ln1118_84_fu_7526_p2 is absorbed into DSP mul_ln1118_84_fu_7526_p2.
DSP Report: Generating DSP add_ln703_247_reg_37679635_reg, operation Mode is: PCIN+A2*(B:0x9d).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP add_ln703_247_reg_37679635_reg.
DSP Report: register add_ln703_247_reg_37679635_reg is absorbed into DSP add_ln703_247_reg_37679635_reg.
DSP Report: operator add_ln703_247_fu_37609099_p2 is absorbed into DSP add_ln703_247_reg_37679635_reg.
DSP Report: operator mul_ln1118_119_fu_4534_p2 is absorbed into DSP add_ln703_247_reg_37679635_reg.
DSP Report: Generating DSP mul_ln1118_94_fu_4645_p2, operation Mode is: A2*(B:0x3ffd3).
DSP Report: register mul_ln1118_94_fu_4645_p2 is absorbed into DSP mul_ln1118_94_fu_4645_p2.
DSP Report: operator mul_ln1118_94_fu_4645_p2 is absorbed into DSP mul_ln1118_94_fu_4645_p2.
DSP Report: Generating DSP add_ln703_249_fu_37609105_p2, operation Mode is: C+A2*(B:0x52).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP add_ln703_249_fu_37609105_p2.
DSP Report: operator add_ln703_249_fu_37609105_p2 is absorbed into DSP add_ln703_249_fu_37609105_p2.
DSP Report: operator mul_ln1118_105_fu_6212_p2 is absorbed into DSP add_ln703_249_fu_37609105_p2.
DSP Report: Generating DSP mul_ln1118_128_fu_4767_p2, operation Mode is: A2*(B:0x32).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP mul_ln1118_128_fu_4767_p2.
DSP Report: operator mul_ln1118_128_fu_4767_p2 is absorbed into DSP mul_ln1118_128_fu_4767_p2.
DSP Report: Generating DSP add_ln703_250_fu_37609115_p2, operation Mode is: PCIN+(A:0x0):B2+C'.
DSP Report: register add_ln703_250_fu_37609115_p2 is absorbed into DSP add_ln703_250_fu_37609115_p2.
DSP Report: register add_ln703_250_fu_37609115_p2 is absorbed into DSP add_ln703_250_fu_37609115_p2.
DSP Report: operator add_ln703_250_fu_37609115_p2 is absorbed into DSP add_ln703_250_fu_37609115_p2.
DSP Report: Generating DSP mul_ln1118_239_fu_5955_p2, operation Mode is: A''*(B:0x3ffa5).
DSP Report: register mul_ln1118_239_fu_5955_p2 is absorbed into DSP mul_ln1118_239_fu_5955_p2.
DSP Report: register mul_ln1118_239_fu_5955_p2 is absorbed into DSP mul_ln1118_239_fu_5955_p2.
DSP Report: operator mul_ln1118_239_fu_5955_p2 is absorbed into DSP mul_ln1118_239_fu_5955_p2.
DSP Report: Generating DSP mul_ln1118_175_fu_7451_p2, operation Mode is: A''*(B:0x3ff96).
DSP Report: register mul_ln1118_175_fu_7451_p2 is absorbed into DSP mul_ln1118_175_fu_7451_p2.
DSP Report: register mul_ln1118_175_fu_7451_p2 is absorbed into DSP mul_ln1118_175_fu_7451_p2.
DSP Report: operator mul_ln1118_175_fu_7451_p2 is absorbed into DSP mul_ln1118_175_fu_7451_p2.
DSP Report: Generating DSP add_ln703_349_fu_37642605_p2, operation Mode is: C+A''*(B:0xa1).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP add_ln703_349_fu_37642605_p2.
DSP Report: register mul_ln1118_225_fu_4363_p2 is absorbed into DSP add_ln703_349_fu_37642605_p2.
DSP Report: operator add_ln703_349_fu_37642605_p2 is absorbed into DSP add_ln703_349_fu_37642605_p2.
DSP Report: operator mul_ln1118_225_fu_4363_p2 is absorbed into DSP add_ln703_349_fu_37642605_p2.
DSP Report: Generating DSP mul_ln1118_152_fu_4803_p2, operation Mode is: A''*(B:0x1a1).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_152_fu_4803_p2.
DSP Report: register zext_ln1118_145_reg_37679185_reg is absorbed into DSP mul_ln1118_152_fu_4803_p2.
DSP Report: operator mul_ln1118_152_fu_4803_p2 is absorbed into DSP mul_ln1118_152_fu_4803_p2.
DSP Report: Generating DSP add_ln703_347_fu_37642589_p2, operation Mode is: PCIN+A''*(B:0x111).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP add_ln703_347_fu_37642589_p2.
DSP Report: register data_22_V_read_1_reg_37678909_reg is absorbed into DSP add_ln703_347_fu_37642589_p2.
DSP Report: operator add_ln703_347_fu_37642589_p2 is absorbed into DSP add_ln703_347_fu_37642589_p2.
DSP Report: operator mul_ln1118_261_fu_6254_p2 is absorbed into DSP add_ln703_347_fu_37642589_p2.
DSP Report: Generating DSP add_ln703_150_fu_37608561_p2, operation Mode is: (C:0x1b400)+A2*(B:0x3ff07).
DSP Report: register add_ln703_150_fu_37608561_p2 is absorbed into DSP add_ln703_150_fu_37608561_p2.
DSP Report: operator add_ln703_150_fu_37608561_p2 is absorbed into DSP add_ln703_150_fu_37608561_p2.
DSP Report: operator mul_ln1118_4_fu_6282_p2 is absorbed into DSP add_ln703_150_fu_37608561_p2.
DSP Report: Generating DSP add_ln703_172_fu_37641699_p2, operation Mode is: C'+(A2*(B:0x3fdad))'.
DSP Report: register add_ln703_172_fu_37641699_p2 is absorbed into DSP add_ln703_172_fu_37641699_p2.
DSP Report: register add_ln703_171_reg_37679525_reg is absorbed into DSP add_ln703_172_fu_37641699_p2.
DSP Report: register mul_ln1118_14_reg_3266085_reg is absorbed into DSP add_ln703_172_fu_37641699_p2.
DSP Report: operator add_ln703_172_fu_37641699_p2 is absorbed into DSP add_ln703_172_fu_37641699_p2.
DSP Report: operator mul_ln1118_14_fu_4299_p2 is absorbed into DSP add_ln703_172_fu_37641699_p2.
DSP Report: Generating DSP mul_ln1118_26_fu_4616_p2, operation Mode is: A2*(B:0x3ffaf).
DSP Report: register mul_ln1118_26_fu_4616_p2 is absorbed into DSP mul_ln1118_26_fu_4616_p2.
DSP Report: operator mul_ln1118_26_fu_4616_p2 is absorbed into DSP mul_ln1118_26_fu_4616_p2.
DSP Report: Generating DSP mul_ln1118_15_fu_5593_p2, operation Mode is: A2*(B:0x3ff93).
DSP Report: register mul_ln1118_15_fu_5593_p2 is absorbed into DSP mul_ln1118_15_fu_5593_p2.
DSP Report: operator mul_ln1118_15_fu_5593_p2 is absorbed into DSP mul_ln1118_15_fu_5593_p2.
DSP Report: Generating DSP add_ln703_151_fu_37608571_p2, operation Mode is: (C:0xf000)+A2*(B:0x94).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP add_ln703_151_fu_37608571_p2.
DSP Report: operator add_ln703_151_fu_37608571_p2 is absorbed into DSP add_ln703_151_fu_37608571_p2.
DSP Report: operator mul_ln203_3_fu_7257_p2 is absorbed into DSP add_ln703_151_fu_37608571_p2.
DSP Report: Generating DSP mul_ln1118_36_fu_4287_p2, operation Mode is: A2*(B:0x3ff35).
DSP Report: register mul_ln1118_36_fu_4287_p2 is absorbed into DSP mul_ln1118_36_fu_4287_p2.
DSP Report: operator mul_ln1118_36_fu_4287_p2 is absorbed into DSP mul_ln1118_36_fu_4287_p2.
DSP Report: Generating DSP mul_ln1118_48_reg_3266188_reg, operation Mode is: (A2*(B:0x3fe99))'.
DSP Report: register mul_ln1118_48_reg_3266188_reg is absorbed into DSP mul_ln1118_48_reg_3266188_reg.
DSP Report: register mul_ln1118_48_reg_3266188_reg is absorbed into DSP mul_ln1118_48_reg_3266188_reg.
DSP Report: operator mul_ln1118_48_fu_7513_p2 is absorbed into DSP mul_ln1118_48_reg_3266188_reg.
DSP Report: Generating DSP mul_ln1118_72_fu_5668_p2, operation Mode is: A2*(B:0x3ffd2).
DSP Report: register mul_ln1118_72_fu_5668_p2 is absorbed into DSP mul_ln1118_72_fu_5668_p2.
DSP Report: operator mul_ln1118_72_fu_5668_p2 is absorbed into DSP mul_ln1118_72_fu_5668_p2.
DSP Report: Generating DSP mul_ln1118_60_fu_6551_p2, operation Mode is: A2*(B:0x3ffda).
DSP Report: register mul_ln1118_60_fu_6551_p2 is absorbed into DSP mul_ln1118_60_fu_6551_p2.
DSP Report: operator mul_ln1118_60_fu_6551_p2 is absorbed into DSP mul_ln1118_60_fu_6551_p2.
DSP Report: Generating DSP mul_ln1118_17_fu_5892_p2, operation Mode is: A2*(B:0x3ff5c).
DSP Report: register mul_ln1118_17_fu_5892_p2 is absorbed into DSP mul_ln1118_17_fu_5892_p2.
DSP Report: operator mul_ln1118_17_fu_5892_p2 is absorbed into DSP mul_ln1118_17_fu_5892_p2.
DSP Report: Generating DSP mul_ln1118_fu_5269_p2, operation Mode is: A2*(B:0x3ff6f).
DSP Report: register mul_ln1118_fu_5269_p2 is absorbed into DSP mul_ln1118_fu_5269_p2.
DSP Report: operator mul_ln1118_fu_5269_p2 is absorbed into DSP mul_ln1118_fu_5269_p2.
DSP Report: Generating DSP add_ln703_155_fu_37608611_p2, operation Mode is: (C:0x39000)+A2*(B:0xb1).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP add_ln703_155_fu_37608611_p2.
DSP Report: operator add_ln703_155_fu_37608611_p2 is absorbed into DSP add_ln703_155_fu_37608611_p2.
DSP Report: operator mul_ln1118_6_fu_6253_p2 is absorbed into DSP add_ln703_155_fu_37608611_p2.
DSP Report: Generating DSP mul_ln1118_28_fu_5911_p2, operation Mode is: A2*(B:0x3ff91).
DSP Report: register mul_ln1118_28_fu_5911_p2 is absorbed into DSP mul_ln1118_28_fu_5911_p2.
DSP Report: operator mul_ln1118_28_fu_5911_p2 is absorbed into DSP mul_ln1118_28_fu_5911_p2.
DSP Report: Generating DSP add_ln703_176_fu_37608767_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_176_fu_37608767_p2 is absorbed into DSP add_ln703_176_fu_37608767_p2.
DSP Report: Generating DSP mul_ln1118_62_fu_7283_p2, operation Mode is: A2*(B:0x3ff4a).
DSP Report: register mul_ln1118_62_fu_7283_p2 is absorbed into DSP mul_ln1118_62_fu_7283_p2.
DSP Report: operator mul_ln1118_62_fu_7283_p2 is absorbed into DSP mul_ln1118_62_fu_7283_p2.
DSP Report: Generating DSP mul_ln1118_39_fu_7519_p2, operation Mode is: A2*(B:0x3ff31).
DSP Report: register mul_ln1118_39_fu_7519_p2 is absorbed into DSP mul_ln1118_39_fu_7519_p2.
DSP Report: operator mul_ln1118_39_fu_7519_p2 is absorbed into DSP mul_ln1118_39_fu_7519_p2.
DSP Report: Generating DSP mul_ln1118_87_fu_6944_p2, operation Mode is: A2*(B:0x3ffda).
DSP Report: register mul_ln1118_87_fu_6944_p2 is absorbed into DSP mul_ln1118_87_fu_6944_p2.
DSP Report: operator mul_ln1118_87_fu_6944_p2 is absorbed into DSP mul_ln1118_87_fu_6944_p2.
DSP Report: Generating DSP add_ln703_224_fu_37609023_p2, operation Mode is: C+A2*(B:0x55).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP add_ln703_224_fu_37609023_p2.
DSP Report: operator add_ln703_224_fu_37609023_p2 is absorbed into DSP add_ln703_224_fu_37609023_p2.
DSP Report: operator mul_ln1118_75_fu_5187_p2 is absorbed into DSP add_ln703_224_fu_37609023_p2.
DSP Report: Generating DSP add_ln703_225_reg_37679605_reg, operation Mode is: PCIN+A2*(B:0x89).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP add_ln703_225_reg_37679605_reg.
DSP Report: register add_ln703_225_reg_37679605_reg is absorbed into DSP add_ln703_225_reg_37679605_reg.
DSP Report: operator add_ln703_225_fu_37609033_p2 is absorbed into DSP add_ln703_225_reg_37679605_reg.
DSP Report: operator mul_ln1118_51_fu_6007_p2 is absorbed into DSP add_ln703_225_reg_37679605_reg.
DSP Report: Generating DSP mul_ln1118_99_reg_3266309_reg, operation Mode is: (A2*(B:0x3fe4e))'.
DSP Report: register mul_ln1118_99_reg_3266309_reg is absorbed into DSP mul_ln1118_99_reg_3266309_reg.
DSP Report: register mul_ln1118_99_reg_3266309_reg is absorbed into DSP mul_ln1118_99_reg_3266309_reg.
DSP Report: operator mul_ln1118_99_fu_6800_p2 is absorbed into DSP mul_ln1118_99_reg_3266309_reg.
DSP Report: Generating DSP mul_ln1118_123_fu_5829_p2, operation Mode is: A2*(B:0x3fe4a).
DSP Report: register mul_ln1118_123_fu_5829_p2 is absorbed into DSP mul_ln1118_123_fu_5829_p2.
DSP Report: operator mul_ln1118_123_fu_5829_p2 is absorbed into DSP mul_ln1118_123_fu_5829_p2.
DSP Report: Generating DSP mul_ln1118_132_fu_4738_p2, operation Mode is: A2*(B:0x3ffb9).
DSP Report: register mul_ln1118_132_fu_4738_p2 is absorbed into DSP mul_ln1118_132_fu_4738_p2.
DSP Report: operator mul_ln1118_132_fu_4738_p2 is absorbed into DSP mul_ln1118_132_fu_4738_p2.
DSP Report: Generating DSP add_ln703_244_fu_37609083_p2, operation Mode is: C+A2*(B:0x3ff7d).
DSP Report: register add_ln703_244_fu_37609083_p2 is absorbed into DSP add_ln703_244_fu_37609083_p2.
DSP Report: operator add_ln703_244_fu_37609083_p2 is absorbed into DSP add_ln703_244_fu_37609083_p2.
DSP Report: operator mul_ln1118_111_fu_6525_p2 is absorbed into DSP add_ln703_244_fu_37609083_p2.
DSP Report: Generating DSP add_ln703_365_fu_37642751_p2, operation Mode is: C+A''*(B:0x15d).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP add_ln703_365_fu_37642751_p2.
DSP Report: register data_15_V_read_1_reg_37678976_reg is absorbed into DSP add_ln703_365_fu_37642751_p2.
DSP Report: operator add_ln703_365_fu_37642751_p2 is absorbed into DSP add_ln703_365_fu_37642751_p2.
DSP Report: operator mul_ln1118_180_fu_6907_p2 is absorbed into DSP add_ln703_365_fu_37642751_p2.
DSP Report: Generating DSP add_ln703_365_fu_37642751_p2, operation Mode is: PCIN+A''*(B:0x105).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP add_ln703_365_fu_37642751_p2.
DSP Report: register data_18_V_read_1_reg_37678946_reg is absorbed into DSP add_ln703_365_fu_37642751_p2.
DSP Report: operator add_ln703_365_fu_37642751_p2 is absorbed into DSP add_ln703_365_fu_37642751_p2.
DSP Report: operator mul_ln1118_215_fu_5212_p2 is absorbed into DSP add_ln703_365_fu_37642751_p2.
DSP Report: Generating DSP add_ln703_365_fu_37642751_p2, operation Mode is: PCIN+A''*(B:0x1d8).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP add_ln703_365_fu_37642751_p2.
DSP Report: register data_22_V_read_1_reg_37678909_reg is absorbed into DSP add_ln703_365_fu_37642751_p2.
DSP Report: operator add_ln703_365_fu_37642751_p2 is absorbed into DSP add_ln703_365_fu_37642751_p2.
DSP Report: operator mul_ln1118_266_fu_7636_p2 is absorbed into DSP add_ln703_365_fu_37642751_p2.
DSP Report: Generating DSP add_ln703_365_fu_37642751_p2, operation Mode is: PCIN+A''*(B:0x19e).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP add_ln703_365_fu_37642751_p2.
DSP Report: register data_16_V_read_1_reg_37678965_reg is absorbed into DSP add_ln703_365_fu_37642751_p2.
DSP Report: operator add_ln703_365_fu_37642751_p2 is absorbed into DSP add_ln703_365_fu_37642751_p2.
DSP Report: operator mul_ln1118_193_fu_5598_p2 is absorbed into DSP add_ln703_365_fu_37642751_p2.
DSP Report: Generating DSP mul_ln1118_302_fu_7552_p2, operation Mode is: A''*(B:0x3ff56).
DSP Report: register mul_ln1118_302_fu_7552_p2 is absorbed into DSP mul_ln1118_302_fu_7552_p2.
DSP Report: register mul_ln1118_302_fu_7552_p2 is absorbed into DSP mul_ln1118_302_fu_7552_p2.
DSP Report: operator mul_ln1118_302_fu_7552_p2 is absorbed into DSP mul_ln1118_302_fu_7552_p2.
DSP Report: Generating DSP mul_ln1118_291_fu_7545_p2, operation Mode is: A''*(B:0x3ff6a).
DSP Report: register mul_ln1118_291_fu_7545_p2 is absorbed into DSP mul_ln1118_291_fu_7545_p2.
DSP Report: register mul_ln1118_291_fu_7545_p2 is absorbed into DSP mul_ln1118_291_fu_7545_p2.
DSP Report: operator mul_ln1118_291_fu_7545_p2 is absorbed into DSP mul_ln1118_291_fu_7545_p2.
DSP Report: Generating DSP mul_ln1118_131_fu_7415_p2, operation Mode is: A''*(B:0x3ff41).
DSP Report: register mul_ln1118_131_fu_7415_p2 is absorbed into DSP mul_ln1118_131_fu_7415_p2.
DSP Report: register mul_ln1118_131_fu_7415_p2 is absorbed into DSP mul_ln1118_131_fu_7415_p2.
DSP Report: operator mul_ln1118_131_fu_7415_p2 is absorbed into DSP mul_ln1118_131_fu_7415_p2.
DSP Report: Generating DSP mul_ln1118_167_fu_6181_p2, operation Mode is: A''*(B:0x3ff68).
DSP Report: register mul_ln1118_167_fu_6181_p2 is absorbed into DSP mul_ln1118_167_fu_6181_p2.
DSP Report: register mul_ln1118_167_fu_6181_p2 is absorbed into DSP mul_ln1118_167_fu_6181_p2.
DSP Report: operator mul_ln1118_167_fu_6181_p2 is absorbed into DSP mul_ln1118_167_fu_6181_p2.
DSP Report: Generating DSP mul_ln1118_155_fu_6057_p2, operation Mode is: A''*(B:0xea).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_155_fu_6057_p2.
DSP Report: register data_13_V_read_1_reg_37678994_reg is absorbed into DSP mul_ln1118_155_fu_6057_p2.
DSP Report: operator mul_ln1118_155_fu_6057_p2 is absorbed into DSP mul_ln1118_155_fu_6057_p2.
DSP Report: Generating DSP add_ln703_369_fu_37642783_p2, operation Mode is: PCIN+A''*(B:0xd0).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP add_ln703_369_fu_37642783_p2.
DSP Report: register zext_ln1118_188_reg_37679229_reg is absorbed into DSP add_ln703_369_fu_37642783_p2.
DSP Report: operator add_ln703_369_fu_37642783_p2 is absorbed into DSP add_ln703_369_fu_37642783_p2.
DSP Report: operator mul_ln1118_203_fu_7145_p2 is absorbed into DSP add_ln703_369_fu_37642783_p2.
DSP Report: Generating DSP add_ln703_379_fu_37609381_p2, operation Mode is: C+A2*(B:0x5c).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP add_ln703_379_fu_37609381_p2.
DSP Report: operator add_ln703_379_fu_37609381_p2 is absorbed into DSP add_ln703_379_fu_37609381_p2.
DSP Report: operator mul_ln1118_338_fu_6180_p2 is absorbed into DSP add_ln703_379_fu_37609381_p2.
DSP Report: Generating DSP add_ln703_380_fu_37609391_p2, operation Mode is: PCIN+A2*(B:0x68).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP add_ln703_380_fu_37609391_p2.
DSP Report: operator add_ln703_380_fu_37609391_p2 is absorbed into DSP add_ln703_380_fu_37609391_p2.
DSP Report: operator mul_ln1118_122_fu_5828_p2 is absorbed into DSP add_ln703_380_fu_37609391_p2.
DSP Report: Generating DSP mul_ln1118_74_fu_6479_p2, operation Mode is: A2*(B:0x3ffcc).
DSP Report: register mul_ln1118_74_fu_6479_p2 is absorbed into DSP mul_ln1118_74_fu_6479_p2.
DSP Report: operator mul_ln1118_74_fu_6479_p2 is absorbed into DSP mul_ln1118_74_fu_6479_p2.
DSP Report: Generating DSP add_ln703_381_fu_37609397_p2, operation Mode is: C+A2*(B:0x2f).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP add_ln703_381_fu_37609397_p2.
DSP Report: operator add_ln703_381_fu_37609397_p2 is absorbed into DSP add_ln703_381_fu_37609397_p2.
DSP Report: operator mul_ln1118_50_fu_3977_p2 is absorbed into DSP add_ln703_381_fu_37609397_p2.
DSP Report: Generating DSP mul_ln1118_143_fu_4853_p2, operation Mode is: A2*(B:0x35).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_143_fu_4853_p2.
DSP Report: operator mul_ln1118_143_fu_4853_p2 is absorbed into DSP mul_ln1118_143_fu_4853_p2.
DSP Report: Generating DSP add_ln703_382_fu_37609407_p2, operation Mode is: PCIN+A2:B2+C'.
DSP Report: register add_ln703_382_fu_37609407_p2 is absorbed into DSP add_ln703_382_fu_37609407_p2.
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP add_ln703_382_fu_37609407_p2.
DSP Report: register add_ln703_382_fu_37609407_p2 is absorbed into DSP add_ln703_382_fu_37609407_p2.
DSP Report: operator add_ln703_382_fu_37609407_p2 is absorbed into DSP add_ln703_382_fu_37609407_p2.
DSP Report: Generating DSP mul_ln1118_229_fu_6468_p2, operation Mode is: A2*(B:0xb9).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_229_fu_6468_p2.
DSP Report: operator mul_ln1118_229_fu_6468_p2 is absorbed into DSP mul_ln1118_229_fu_6468_p2.
DSP Report: Generating DSP add_ln703_374_fu_37609349_p2, operation Mode is: PCIN+A2*(B:0xee).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP add_ln703_374_fu_37609349_p2.
DSP Report: operator add_ln703_374_fu_37609349_p2 is absorbed into DSP add_ln703_374_fu_37609349_p2.
DSP Report: operator mul_ln1118_242_fu_6469_p2 is absorbed into DSP add_ln703_374_fu_37609349_p2.
DSP Report: Generating DSP add_ln703_374_reg_37679725_reg, operation Mode is: PCIN+A2*(B:0x86).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP add_ln703_374_reg_37679725_reg.
DSP Report: register add_ln703_374_reg_37679725_reg is absorbed into DSP add_ln703_374_reg_37679725_reg.
DSP Report: operator add_ln703_374_fu_37609349_p2 is absorbed into DSP add_ln703_374_reg_37679725_reg.
DSP Report: operator mul_ln1118_253_fu_7443_p2 is absorbed into DSP add_ln703_374_reg_37679725_reg.
DSP Report: Generating DSP mul_ln1118_110_fu_7027_p2, operation Mode is: A2*(B:0x3ff9b).
DSP Report: register mul_ln1118_110_fu_7027_p2 is absorbed into DSP mul_ln1118_110_fu_7027_p2.
DSP Report: operator mul_ln1118_110_fu_7027_p2 is absorbed into DSP mul_ln1118_110_fu_7027_p2.
DSP Report: Generating DSP add_ln703_375_fu_37609355_p2, operation Mode is: C+A2*(B:0x6e).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP add_ln703_375_fu_37609355_p2.
DSP Report: operator add_ln703_375_fu_37609355_p2 is absorbed into DSP add_ln703_375_fu_37609355_p2.
DSP Report: operator mul_ln1118_38_fu_7081_p2 is absorbed into DSP add_ln703_375_fu_37609355_p2.
DSP Report: Generating DSP add_ln703_376_fu_37609365_p2, operation Mode is: C+A2*(B:0x43).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP add_ln703_376_fu_37609365_p2.
DSP Report: operator add_ln703_376_fu_37609365_p2 is absorbed into DSP add_ln703_376_fu_37609365_p2.
DSP Report: operator mul_ln1118_98_fu_6799_p2 is absorbed into DSP add_ln703_376_fu_37609365_p2.
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 has port PCOUT[47] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 has port PCOUT[46] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 has port PCOUT[45] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 has port PCOUT[44] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 has port PCOUT[43] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 has port PCOUT[42] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 has port PCOUT[41] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 has port PCOUT[40] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 has port PCOUT[39] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 has port PCOUT[38] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 has port PCOUT[37] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 has port PCOUT[36] driven by constant 0
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 has port PCOUT[35] driven by constant 0
DSP Report: Generating DSP add_ln703_773_fu_37645519_p2, operation Mode is: C+A''*(B:0x33).
DSP Report: register data_38_V_read_int_reg_reg is absorbed into DSP add_ln703_773_fu_37645519_p2.
DSP Report: register data_38_V_read_1_reg_37678711_reg is absorbed into DSP add_ln703_773_fu_37645519_p2.
DSP Report: operator add_ln703_773_fu_37645519_p2 is absorbed into DSP add_ln703_773_fu_37645519_p2.
DSP Report: operator mul_ln1118_448_fu_4038_p2 is absorbed into DSP add_ln703_773_fu_37645519_p2.
DSP Report: Generating DSP mul_ln1118_489_fu_4504_p2, operation Mode is: A''*(B:0x3ffd9).
DSP Report: register mul_ln1118_489_fu_4504_p2 is absorbed into DSP mul_ln1118_489_fu_4504_p2.
DSP Report: register mul_ln1118_489_fu_4504_p2 is absorbed into DSP mul_ln1118_489_fu_4504_p2.
DSP Report: operator mul_ln1118_489_fu_4504_p2 is absorbed into DSP mul_ln1118_489_fu_4504_p2.
DSP Report: Generating DSP mul_ln1118_851_fu_5371_p2, operation Mode is: A''*(B:0x3ffce).
DSP Report: register mul_ln1118_851_fu_5371_p2 is absorbed into DSP mul_ln1118_851_fu_5371_p2.
DSP Report: register mul_ln1118_851_fu_5371_p2 is absorbed into DSP mul_ln1118_851_fu_5371_p2.
DSP Report: operator mul_ln1118_851_fu_5371_p2 is absorbed into DSP mul_ln1118_851_fu_5371_p2.
DSP Report: Generating DSP mul_ln1118_388_fu_4157_p2, operation Mode is: A''*(B:0x3ffeb).
DSP Report: register mul_ln1118_388_fu_4157_p2 is absorbed into DSP mul_ln1118_388_fu_4157_p2.
DSP Report: register mul_ln1118_388_fu_4157_p2 is absorbed into DSP mul_ln1118_388_fu_4157_p2.
DSP Report: operator mul_ln1118_388_fu_4157_p2 is absorbed into DSP mul_ln1118_388_fu_4157_p2.
DSP Report: Generating DSP add_ln703_1162_fu_37648091_p2, operation Mode is: C+A''*(B:0x2f).
DSP Report: register data_60_V_read_int_reg_reg is absorbed into DSP add_ln703_1162_fu_37648091_p2.
DSP Report: register data_60_V_read_1_reg_37678440_reg is absorbed into DSP add_ln703_1162_fu_37648091_p2.
DSP Report: operator add_ln703_1162_fu_37648091_p2 is absorbed into DSP add_ln703_1162_fu_37648091_p2.
DSP Report: operator mul_ln1118_716_fu_5543_p2 is absorbed into DSP add_ln703_1162_fu_37648091_p2.
DSP Report: Generating DSP mul_ln1118_455_fu_3929_p2, operation Mode is: A''*(B:0x13).
DSP Report: register data_38_V_read_int_reg_reg is absorbed into DSP mul_ln1118_455_fu_3929_p2.
DSP Report: register data_38_V_read_1_reg_37678711_reg is absorbed into DSP mul_ln1118_455_fu_3929_p2.
DSP Report: operator mul_ln1118_455_fu_3929_p2 is absorbed into DSP mul_ln1118_455_fu_3929_p2.
DSP Report: Generating DSP add_ln703_1163_fu_37648101_p2, operation Mode is: PCIN+(A:0x0):B2+C'.
DSP Report: register data_80_V_read_1_reg_37678181_reg is absorbed into DSP add_ln703_1163_fu_37648101_p2.
DSP Report: register add_ln703_1163_fu_37648101_p2 is absorbed into DSP add_ln703_1163_fu_37648101_p2.
DSP Report: operator add_ln703_1163_fu_37648101_p2 is absorbed into DSP add_ln703_1163_fu_37648101_p2.
DSP Report: Generating DSP mul_ln1118_977_fu_4839_p2, operation Mode is: A2*(B:0x19).
DSP Report: register data_82_V_read_int_reg_reg is absorbed into DSP mul_ln1118_977_fu_4839_p2.
DSP Report: operator mul_ln1118_977_fu_4839_p2 is absorbed into DSP mul_ln1118_977_fu_4839_p2.
DSP Report: Generating DSP add_ln703_1166_reg_37679820_reg, operation Mode is: PCIN+A2*(B:0x13).
DSP Report: register data_83_V_read_int_reg_reg is absorbed into DSP add_ln703_1166_reg_37679820_reg.
DSP Report: register add_ln703_1166_reg_37679820_reg is absorbed into DSP add_ln703_1166_reg_37679820_reg.
DSP Report: operator add_ln703_1166_fu_37609593_p2 is absorbed into DSP add_ln703_1166_reg_37679820_reg.
DSP Report: operator mul_ln1118_988_fu_6302_p2 is absorbed into DSP add_ln703_1166_reg_37679820_reg.
DSP Report: Generating DSP mul_ln1118_532_fu_5264_p2, operation Mode is: A''*(B:0x3ffdb).
DSP Report: register mul_ln1118_532_fu_5264_p2 is absorbed into DSP mul_ln1118_532_fu_5264_p2.
DSP Report: register mul_ln1118_532_fu_5264_p2 is absorbed into DSP mul_ln1118_532_fu_5264_p2.
DSP Report: operator mul_ln1118_532_fu_5264_p2 is absorbed into DSP mul_ln1118_532_fu_5264_p2.
DSP Report: Generating DSP mul_ln1118_612_fu_4188_p2, operation Mode is: A''*(B:0x3ffc9).
DSP Report: register mul_ln1118_612_fu_4188_p2 is absorbed into DSP mul_ln1118_612_fu_4188_p2.
DSP Report: register mul_ln1118_612_fu_4188_p2 is absorbed into DSP mul_ln1118_612_fu_4188_p2.
DSP Report: operator mul_ln1118_612_fu_4188_p2 is absorbed into DSP mul_ln1118_612_fu_4188_p2.
DSP Report: Generating DSP add_ln703_830_fu_37645897_p2, operation Mode is: C+A''*(B:0x2b).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP add_ln703_830_fu_37645897_p2.
DSP Report: register data_16_V_read_1_reg_37678965_reg is absorbed into DSP add_ln703_830_fu_37645897_p2.
DSP Report: operator add_ln703_830_fu_37645897_p2 is absorbed into DSP add_ln703_830_fu_37645897_p2.
DSP Report: operator mul_ln1118_192_fu_6220_p2 is absorbed into DSP add_ln703_830_fu_37645897_p2.
DSP Report: Generating DSP mul_ln1118_673_fu_5498_p2, operation Mode is: A''*(B:0x3ff92).
DSP Report: register mul_ln1118_673_fu_5498_p2 is absorbed into DSP mul_ln1118_673_fu_5498_p2.
DSP Report: register mul_ln1118_673_fu_5498_p2 is absorbed into DSP mul_ln1118_673_fu_5498_p2.
DSP Report: operator mul_ln1118_673_fu_5498_p2 is absorbed into DSP mul_ln1118_673_fu_5498_p2.
DSP Report: Generating DSP mul_ln1118_342_fu_5485_p2, operation Mode is: A''*(B:0x3ffcf).
DSP Report: register mul_ln1118_342_fu_5485_p2 is absorbed into DSP mul_ln1118_342_fu_5485_p2.
DSP Report: register mul_ln1118_342_fu_5485_p2 is absorbed into DSP mul_ln1118_342_fu_5485_p2.
DSP Report: operator mul_ln1118_342_fu_5485_p2 is absorbed into DSP mul_ln1118_342_fu_5485_p2.
DSP Report: Generating DSP mul_ln1118_381_fu_5292_p2, operation Mode is: A''*(B:0x3ffd1).
DSP Report: register mul_ln1118_381_fu_5292_p2 is absorbed into DSP mul_ln1118_381_fu_5292_p2.
DSP Report: register mul_ln1118_381_fu_5292_p2 is absorbed into DSP mul_ln1118_381_fu_5292_p2.
DSP Report: operator mul_ln1118_381_fu_5292_p2 is absorbed into DSP mul_ln1118_381_fu_5292_p2.
DSP Report: Generating DSP mul_ln1118_330_fu_5987_p2, operation Mode is: A''*(B:0x3ffd5).
DSP Report: register mul_ln1118_330_fu_5987_p2 is absorbed into DSP mul_ln1118_330_fu_5987_p2.
DSP Report: register mul_ln1118_330_fu_5987_p2 is absorbed into DSP mul_ln1118_330_fu_5987_p2.
DSP Report: operator mul_ln1118_330_fu_5987_p2 is absorbed into DSP mul_ln1118_330_fu_5987_p2.
DSP Report: Generating DSP mul_ln1118_236_fu_4592_p2, operation Mode is: A''*(B:0x2a).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP mul_ln1118_236_fu_4592_p2.
DSP Report: register data_20_V_read_1_reg_37678930_reg is absorbed into DSP mul_ln1118_236_fu_4592_p2.
DSP Report: operator mul_ln1118_236_fu_4592_p2 is absorbed into DSP mul_ln1118_236_fu_4592_p2.
DSP Report: Generating DSP mul_ln1118_382_fu_5674_p2, operation Mode is: A''*(B:0x91).
DSP Report: register data_32_V_read_int_reg_reg is absorbed into DSP mul_ln1118_382_fu_5674_p2.
DSP Report: register data_32_V_read_1_reg_37678786_reg is absorbed into DSP mul_ln1118_382_fu_5674_p2.
DSP Report: operator mul_ln1118_382_fu_5674_p2 is absorbed into DSP mul_ln1118_382_fu_5674_p2.
DSP Report: Generating DSP add_ln703_1504_fu_37650196_p2, operation Mode is: PCIN+A'':B''+C'.
DSP Report: register add_ln703_1504_fu_37650196_p2 is absorbed into DSP add_ln703_1504_fu_37650196_p2.
DSP Report: register add_ln703_1504_fu_37650196_p2 is absorbed into DSP add_ln703_1504_fu_37650196_p2.
DSP Report: register add_ln703_1504_fu_37650196_p2 is absorbed into DSP add_ln703_1504_fu_37650196_p2.
DSP Report: register add_ln703_1504_fu_37650196_p2 is absorbed into DSP add_ln703_1504_fu_37650196_p2.
DSP Report: register add_ln703_1504_fu_37650196_p2 is absorbed into DSP add_ln703_1504_fu_37650196_p2.
DSP Report: operator add_ln703_1504_fu_37650196_p2 is absorbed into DSP add_ln703_1504_fu_37650196_p2.
DSP Report: Generating DSP mul_ln1118_336_reg_3266518_reg, operation Mode is: (A2*(B:0x3ffed))'.
DSP Report: register mul_ln1118_336_reg_3266518_reg is absorbed into DSP mul_ln1118_336_reg_3266518_reg.
DSP Report: register mul_ln1118_336_reg_3266518_reg is absorbed into DSP mul_ln1118_336_reg_3266518_reg.
DSP Report: operator mul_ln1118_336_fu_4019_p2 is absorbed into DSP mul_ln1118_336_reg_3266518_reg.
DSP Report: Generating DSP mul_ln1118_374_fu_7509_p2, operation Mode is: A''*(B:0x3ffda).
DSP Report: register mul_ln1118_374_fu_7509_p2 is absorbed into DSP mul_ln1118_374_fu_7509_p2.
DSP Report: register mul_ln1118_374_fu_7509_p2 is absorbed into DSP mul_ln1118_374_fu_7509_p2.
DSP Report: operator mul_ln1118_374_fu_7509_p2 is absorbed into DSP mul_ln1118_374_fu_7509_p2.
DSP Report: Generating DSP mul_ln1118_1423_fu_4720_p2, operation Mode is: A''*(B:0x6b).
DSP Report: register data_120_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1423_fu_4720_p2.
DSP Report: register data_120_V_read_1_reg_37677662_reg is absorbed into DSP mul_ln1118_1423_fu_4720_p2.
DSP Report: operator mul_ln1118_1423_fu_4720_p2 is absorbed into DSP mul_ln1118_1423_fu_4720_p2.
DSP Report: Generating DSP mul_ln1118_780_fu_5301_p2, operation Mode is: A''*(B:0x3fe18).
DSP Report: register mul_ln1118_780_fu_5301_p2 is absorbed into DSP mul_ln1118_780_fu_5301_p2.
DSP Report: register mul_ln1118_780_fu_5301_p2 is absorbed into DSP mul_ln1118_780_fu_5301_p2.
DSP Report: operator mul_ln1118_780_fu_5301_p2 is absorbed into DSP mul_ln1118_780_fu_5301_p2.
DSP Report: Generating DSP mul_ln1118_292_reg_3266484_reg, operation Mode is: (A2*(B:0x17a))'.
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP mul_ln1118_292_reg_3266484_reg.
DSP Report: register mul_ln1118_292_reg_3266484_reg is absorbed into DSP mul_ln1118_292_reg_3266484_reg.
DSP Report: operator mul_ln1118_292_fu_6395_p2 is absorbed into DSP mul_ln1118_292_reg_3266484_reg.
DSP Report: Generating DSP add_ln703_967_fu_37646756_p2, operation Mode is: C+A''*(B:0x3feeb).
DSP Report: register add_ln703_967_fu_37646756_p2 is absorbed into DSP add_ln703_967_fu_37646756_p2.
DSP Report: register add_ln703_967_fu_37646756_p2 is absorbed into DSP add_ln703_967_fu_37646756_p2.
DSP Report: operator add_ln703_967_fu_37646756_p2 is absorbed into DSP add_ln703_967_fu_37646756_p2.
DSP Report: operator mul_ln1118_818_fu_7011_p2 is absorbed into DSP add_ln703_967_fu_37646756_p2.
DSP Report: Generating DSP mul_ln1118_574_fu_6655_p2, operation Mode is: A''*(B:0x3ffe7).
DSP Report: register mul_ln1118_574_fu_6655_p2 is absorbed into DSP mul_ln1118_574_fu_6655_p2.
DSP Report: register mul_ln1118_574_fu_6655_p2 is absorbed into DSP mul_ln1118_574_fu_6655_p2.
DSP Report: operator mul_ln1118_574_fu_6655_p2 is absorbed into DSP mul_ln1118_574_fu_6655_p2.
DSP Report: Generating DSP add_ln703_881_fu_37646184_p2, operation Mode is: C+A''*(B:0x19).
DSP Report: register data_60_V_read_int_reg_reg is absorbed into DSP add_ln703_881_fu_37646184_p2.
DSP Report: register data_60_V_read_1_reg_37678440_reg is absorbed into DSP add_ln703_881_fu_37646184_p2.
DSP Report: operator add_ln703_881_fu_37646184_p2 is absorbed into DSP add_ln703_881_fu_37646184_p2.
DSP Report: operator mul_ln1118_710_fu_5536_p2 is absorbed into DSP add_ln703_881_fu_37646184_p2.
DSP Report: Generating DSP mul_ln1118_3_reg_3266048_reg, operation Mode is: (A2*(B:0x3ffd2))'.
DSP Report: register mul_ln1118_3_reg_3266048_reg is absorbed into DSP mul_ln1118_3_reg_3266048_reg.
DSP Report: register mul_ln1118_3_reg_3266048_reg is absorbed into DSP mul_ln1118_3_reg_3266048_reg.
DSP Report: operator mul_ln1118_3_fu_7628_p2 is absorbed into DSP mul_ln1118_3_reg_3266048_reg.
DSP Report: Generating DSP mul_ln1118_562_fu_5280_p2, operation Mode is: A''*(B:0x3ff4b).
DSP Report: register mul_ln1118_562_fu_5280_p2 is absorbed into DSP mul_ln1118_562_fu_5280_p2.
DSP Report: register mul_ln1118_562_fu_5280_p2 is absorbed into DSP mul_ln1118_562_fu_5280_p2.
DSP Report: operator mul_ln1118_562_fu_5280_p2 is absorbed into DSP mul_ln1118_562_fu_5280_p2.
DSP Report: Generating DSP mul_ln1118_517_fu_5989_p2, operation Mode is: A''*(B:0x3ff31).
DSP Report: register mul_ln1118_517_fu_5989_p2 is absorbed into DSP mul_ln1118_517_fu_5989_p2.
DSP Report: register mul_ln1118_517_fu_5989_p2 is absorbed into DSP mul_ln1118_517_fu_5989_p2.
DSP Report: operator mul_ln1118_517_fu_5989_p2 is absorbed into DSP mul_ln1118_517_fu_5989_p2.
DSP Report: Generating DSP mul_ln1118_553_fu_5381_p2, operation Mode is: A''*(B:0x3fed0).
DSP Report: register mul_ln1118_553_fu_5381_p2 is absorbed into DSP mul_ln1118_553_fu_5381_p2.
DSP Report: register mul_ln1118_553_fu_5381_p2 is absorbed into DSP mul_ln1118_553_fu_5381_p2.
DSP Report: operator mul_ln1118_553_fu_5381_p2 is absorbed into DSP mul_ln1118_553_fu_5381_p2.
DSP Report: Generating DSP mul_ln1118_588_fu_4057_p2, operation Mode is: A''*(B:0x3ff61).
DSP Report: register mul_ln1118_588_fu_4057_p2 is absorbed into DSP mul_ln1118_588_fu_4057_p2.
DSP Report: register mul_ln1118_588_fu_4057_p2 is absorbed into DSP mul_ln1118_588_fu_4057_p2.
DSP Report: operator mul_ln1118_588_fu_4057_p2 is absorbed into DSP mul_ln1118_588_fu_4057_p2.
DSP Report: Generating DSP mul_ln1118_600_fu_4736_p2, operation Mode is: A''*(B:0x3ffd5).
DSP Report: register mul_ln1118_600_fu_4736_p2 is absorbed into DSP mul_ln1118_600_fu_4736_p2.
DSP Report: register mul_ln1118_600_fu_4736_p2 is absorbed into DSP mul_ln1118_600_fu_4736_p2.
DSP Report: operator mul_ln1118_600_fu_4736_p2 is absorbed into DSP mul_ln1118_600_fu_4736_p2.
DSP Report: Generating DSP mul_ln1118_503_fu_7648_p2, operation Mode is: A''*(B:0x66).
DSP Report: register data_42_V_read_int_reg_reg is absorbed into DSP mul_ln1118_503_fu_7648_p2.
DSP Report: register data_42_V_read_1_reg_37678669_reg is absorbed into DSP mul_ln1118_503_fu_7648_p2.
DSP Report: operator mul_ln1118_503_fu_7648_p2 is absorbed into DSP mul_ln1118_503_fu_7648_p2.
DSP Report: Generating DSP mul_ln1118_299_reg_3266491_reg, operation Mode is: (A2*(B:0x3ffd3))'.
DSP Report: register mul_ln1118_299_reg_3266491_reg is absorbed into DSP mul_ln1118_299_reg_3266491_reg.
DSP Report: register mul_ln1118_299_reg_3266491_reg is absorbed into DSP mul_ln1118_299_reg_3266491_reg.
DSP Report: operator mul_ln1118_299_fu_3811_p2 is absorbed into DSP mul_ln1118_299_reg_3266491_reg.
DSP Report: Generating DSP add_ln703_355_fu_37642654_p2, operation Mode is: C+(A2*(B:0x6f))'.
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP add_ln703_355_fu_37642654_p2.
DSP Report: register mul_ln1118_188_reg_3266429_reg is absorbed into DSP add_ln703_355_fu_37642654_p2.
DSP Report: operator add_ln703_355_fu_37642654_p2 is absorbed into DSP add_ln703_355_fu_37642654_p2.
DSP Report: operator mul_ln1118_188_fu_6669_p2 is absorbed into DSP add_ln703_355_fu_37642654_p2.
DSP Report: Generating DSP mul_ln1118_443_fu_3917_p2, operation Mode is: A''*(B:0xb).
DSP Report: register data_37_V_read_int_reg_reg is absorbed into DSP mul_ln1118_443_fu_3917_p2.
DSP Report: register data_37_V_read_1_reg_37678725_reg is absorbed into DSP mul_ln1118_443_fu_3917_p2.
DSP Report: operator mul_ln1118_443_fu_3917_p2 is absorbed into DSP mul_ln1118_443_fu_3917_p2.
DSP Report: Generating DSP add_ln703_689_fu_37644992_p2, operation Mode is: PCIN+A''*(B:0x17).
DSP Report: register data_50_V_read_int_reg_reg is absorbed into DSP add_ln703_689_fu_37644992_p2.
DSP Report: register data_50_V_read_1_reg_37678569_reg is absorbed into DSP add_ln703_689_fu_37644992_p2.
DSP Report: operator add_ln703_689_fu_37644992_p2 is absorbed into DSP add_ln703_689_fu_37644992_p2.
DSP Report: operator mul_ln1118_603_fu_5023_p2 is absorbed into DSP add_ln703_689_fu_37644992_p2.
DSP Report: Generating DSP mul_ln1118_227_fu_6350_p2, operation Mode is: A''*(B:0x3ffd4).
DSP Report: register mul_ln1118_227_fu_6350_p2 is absorbed into DSP mul_ln1118_227_fu_6350_p2.
DSP Report: register mul_ln1118_227_fu_6350_p2 is absorbed into DSP mul_ln1118_227_fu_6350_p2.
DSP Report: operator mul_ln1118_227_fu_6350_p2 is absorbed into DSP mul_ln1118_227_fu_6350_p2.
DSP Report: Generating DSP mul_ln1118_226_fu_4815_p2, operation Mode is: A''*(B:0x3feae).
DSP Report: register mul_ln1118_226_fu_4815_p2 is absorbed into DSP mul_ln1118_226_fu_4815_p2.
DSP Report: register mul_ln1118_226_fu_4815_p2 is absorbed into DSP mul_ln1118_226_fu_4815_p2.
DSP Report: operator mul_ln1118_226_fu_4815_p2 is absorbed into DSP mul_ln1118_226_fu_4815_p2.
DSP Report: Generating DSP mul_ln1118_153_fu_4804_p2, operation Mode is: A''*(B:0x3fe88).
DSP Report: register mul_ln1118_153_fu_4804_p2 is absorbed into DSP mul_ln1118_153_fu_4804_p2.
DSP Report: register mul_ln1118_153_fu_4804_p2 is absorbed into DSP mul_ln1118_153_fu_4804_p2.
DSP Report: operator mul_ln1118_153_fu_4804_p2 is absorbed into DSP mul_ln1118_153_fu_4804_p2.
DSP Report: Generating DSP mul_ln1118_189_fu_4234_p2, operation Mode is: A''*(B:0x3fed2).
DSP Report: register mul_ln1118_189_fu_4234_p2 is absorbed into DSP mul_ln1118_189_fu_4234_p2.
DSP Report: register mul_ln1118_189_fu_4234_p2 is absorbed into DSP mul_ln1118_189_fu_4234_p2.
DSP Report: operator mul_ln1118_189_fu_4234_p2 is absorbed into DSP mul_ln1118_189_fu_4234_p2.
DSP Report: Generating DSP mul_ln1118_372_fu_4429_p2, operation Mode is: A''*(B:0x3ff83).
DSP Report: register mul_ln1118_372_fu_4429_p2 is absorbed into DSP mul_ln1118_372_fu_4429_p2.
DSP Report: register mul_ln1118_372_fu_4429_p2 is absorbed into DSP mul_ln1118_372_fu_4429_p2.
DSP Report: operator mul_ln1118_372_fu_4429_p2 is absorbed into DSP mul_ln1118_372_fu_4429_p2.
DSP Report: Generating DSP mul_ln1118_789_fu_4362_p2, operation Mode is: A''*(B:0x3ff9e).
DSP Report: register mul_ln1118_789_fu_4362_p2 is absorbed into DSP mul_ln1118_789_fu_4362_p2.
DSP Report: register mul_ln1118_789_fu_4362_p2 is absorbed into DSP mul_ln1118_789_fu_4362_p2.
DSP Report: operator mul_ln1118_789_fu_4362_p2 is absorbed into DSP mul_ln1118_789_fu_4362_p2.
DSP Report: Generating DSP mul_ln1118_677_fu_4254_p2, operation Mode is: A''*(B:0x3ff94).
DSP Report: register mul_ln1118_677_fu_4254_p2 is absorbed into DSP mul_ln1118_677_fu_4254_p2.
DSP Report: register mul_ln1118_677_fu_4254_p2 is absorbed into DSP mul_ln1118_677_fu_4254_p2.
DSP Report: operator mul_ln1118_677_fu_4254_p2 is absorbed into DSP mul_ln1118_677_fu_4254_p2.
DSP Report: Generating DSP mul_ln1118_602_fu_5648_p2, operation Mode is: A''*(B:0x3ffba).
DSP Report: register mul_ln1118_602_fu_5648_p2 is absorbed into DSP mul_ln1118_602_fu_5648_p2.
DSP Report: register mul_ln1118_602_fu_5648_p2 is absorbed into DSP mul_ln1118_602_fu_5648_p2.
DSP Report: operator mul_ln1118_602_fu_5648_p2 is absorbed into DSP mul_ln1118_602_fu_5648_p2.
DSP Report: Generating DSP mul_ln1118_975_fu_4001_p2, operation Mode is: A''*(B:0x3ffb1).
DSP Report: register mul_ln1118_975_fu_4001_p2 is absorbed into DSP mul_ln1118_975_fu_4001_p2.
DSP Report: register mul_ln1118_975_fu_4001_p2 is absorbed into DSP mul_ln1118_975_fu_4001_p2.
DSP Report: operator mul_ln1118_975_fu_4001_p2 is absorbed into DSP mul_ln1118_975_fu_4001_p2.
DSP Report: Generating DSP mul_ln1118_240_fu_6413_p2, operation Mode is: A''*(B:0x6e).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP mul_ln1118_240_fu_6413_p2.
DSP Report: register data_20_V_read_1_reg_37678930_reg is absorbed into DSP mul_ln1118_240_fu_6413_p2.
DSP Report: operator mul_ln1118_240_fu_6413_p2 is absorbed into DSP mul_ln1118_240_fu_6413_p2.
DSP Report: Generating DSP add_ln703_1061_fu_37647414_p2, operation Mode is: PCIN+A''*(B:0x46).
DSP Report: register data_29_V_read_int_reg_reg is absorbed into DSP add_ln703_1061_fu_37647414_p2.
DSP Report: register zext_ln1118_327_reg_37679319_reg is absorbed into DSP add_ln703_1061_fu_37647414_p2.
DSP Report: operator add_ln703_1061_fu_37647414_p2 is absorbed into DSP add_ln703_1061_fu_37647414_p2.
DSP Report: operator mul_ln1118_348_fu_6683_p2 is absorbed into DSP add_ln703_1061_fu_37647414_p2.
DSP Report: Generating DSP add_ln703_1061_fu_37647414_p2, operation Mode is: PCIN+A''*(B:0x47).
DSP Report: register data_32_V_read_int_reg_reg is absorbed into DSP add_ln703_1061_fu_37647414_p2.
DSP Report: register data_32_V_read_1_reg_37678786_reg is absorbed into DSP add_ln703_1061_fu_37647414_p2.
DSP Report: operator add_ln703_1061_fu_37647414_p2 is absorbed into DSP add_ln703_1061_fu_37647414_p2.
DSP Report: operator mul_ln1118_384_fu_6373_p2 is absorbed into DSP add_ln703_1061_fu_37647414_p2.
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln703_902_reg_37680485_reg' and it is trimmed from '27' to '18' bits. [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s.v:24101]
DSP Report: Generating DSP mul_ln1118_584_fu_5303_p2, operation Mode is: A''*(B:0x3fe11).
DSP Report: register mul_ln1118_584_fu_5303_p2 is absorbed into DSP mul_ln1118_584_fu_5303_p2.
DSP Report: register mul_ln1118_584_fu_5303_p2 is absorbed into DSP mul_ln1118_584_fu_5303_p2.
DSP Report: operator mul_ln1118_584_fu_5303_p2 is absorbed into DSP mul_ln1118_584_fu_5303_p2.
DSP Report: Generating DSP mul_ln1118_616_fu_4859_p2, operation Mode is: A''*(B:0x3fcd1).
DSP Report: register mul_ln1118_616_fu_4859_p2 is absorbed into DSP mul_ln1118_616_fu_4859_p2.
DSP Report: register mul_ln1118_616_fu_4859_p2 is absorbed into DSP mul_ln1118_616_fu_4859_p2.
DSP Report: operator mul_ln1118_616_fu_4859_p2 is absorbed into DSP mul_ln1118_616_fu_4859_p2.
DSP Report: Generating DSP mul_ln1118_652_fu_4657_p2, operation Mode is: A''*(B:0x3fe6a).
DSP Report: register mul_ln1118_652_fu_4657_p2 is absorbed into DSP mul_ln1118_652_fu_4657_p2.
DSP Report: register mul_ln1118_652_fu_4657_p2 is absorbed into DSP mul_ln1118_652_fu_4657_p2.
DSP Report: operator mul_ln1118_652_fu_4657_p2 is absorbed into DSP mul_ln1118_652_fu_4657_p2.
DSP Report: Generating DSP mul_ln1118_626_fu_6236_p2, operation Mode is: A''*(B:0x3fe63).
DSP Report: register mul_ln1118_626_fu_6236_p2 is absorbed into DSP mul_ln1118_626_fu_6236_p2.
DSP Report: register mul_ln1118_626_fu_6236_p2 is absorbed into DSP mul_ln1118_626_fu_6236_p2.
DSP Report: operator mul_ln1118_626_fu_6236_p2 is absorbed into DSP mul_ln1118_626_fu_6236_p2.
DSP Report: Generating DSP mul_ln1118_498_fu_7532_p2, operation Mode is: A''*(B:0x3ff6c).
DSP Report: register mul_ln1118_498_fu_7532_p2 is absorbed into DSP mul_ln1118_498_fu_7532_p2.
DSP Report: register mul_ln1118_498_fu_7532_p2 is absorbed into DSP mul_ln1118_498_fu_7532_p2.
DSP Report: operator mul_ln1118_498_fu_7532_p2 is absorbed into DSP mul_ln1118_498_fu_7532_p2.
DSP Report: Generating DSP mul_ln1118_459_fu_5299_p2, operation Mode is: A''*(B:0x3ff59).
DSP Report: register mul_ln1118_459_fu_5299_p2 is absorbed into DSP mul_ln1118_459_fu_5299_p2.
DSP Report: register mul_ln1118_459_fu_5299_p2 is absorbed into DSP mul_ln1118_459_fu_5299_p2.
DSP Report: operator mul_ln1118_459_fu_5299_p2 is absorbed into DSP mul_ln1118_459_fu_5299_p2.
DSP Report: Generating DSP mul_ln1118_755_fu_4715_p2, operation Mode is: A''*(B:0x3fed3).
DSP Report: register mul_ln1118_755_fu_4715_p2 is absorbed into DSP mul_ln1118_755_fu_4715_p2.
DSP Report: register mul_ln1118_755_fu_4715_p2 is absorbed into DSP mul_ln1118_755_fu_4715_p2.
DSP Report: operator mul_ln1118_755_fu_4715_p2 is absorbed into DSP mul_ln1118_755_fu_4715_p2.
DSP Report: Generating DSP add_ln703_760_fu_37645411_p2, operation Mode is: C+A''*(B:0x181).
DSP Report: register data_50_V_read_int_reg_reg is absorbed into DSP add_ln703_760_fu_37645411_p2.
DSP Report: register data_50_V_read_1_reg_37678569_reg is absorbed into DSP add_ln703_760_fu_37645411_p2.
DSP Report: operator add_ln703_760_fu_37645411_p2 is absorbed into DSP add_ln703_760_fu_37645411_p2.
DSP Report: operator mul_ln1118_595_fu_4064_p2 is absorbed into DSP add_ln703_760_fu_37645411_p2.
DSP Report: Generating DSP mul_ln1118_566_fu_6647_p2, operation Mode is: A''*(B:0x3ffa8).
DSP Report: register mul_ln1118_566_fu_6647_p2 is absorbed into DSP mul_ln1118_566_fu_6647_p2.
DSP Report: register mul_ln1118_566_fu_6647_p2 is absorbed into DSP mul_ln1118_566_fu_6647_p2.
DSP Report: operator mul_ln1118_566_fu_6647_p2 is absorbed into DSP mul_ln1118_566_fu_6647_p2.
DSP Report: Generating DSP add_ln703_1147_fu_37647991_p2, operation Mode is: C+A''*(B:0xd6).
DSP Report: register data_85_V_read_int_reg_reg is absorbed into DSP add_ln703_1147_fu_37647991_p2.
DSP Report: register data_85_V_read_1_reg_37678119_reg is absorbed into DSP add_ln703_1147_fu_37647991_p2.
DSP Report: operator add_ln703_1147_fu_37647991_p2 is absorbed into DSP add_ln703_1147_fu_37647991_p2.
DSP Report: operator mul_ln1118_1014_fu_5842_p2 is absorbed into DSP add_ln703_1147_fu_37647991_p2.
DSP Report: Generating DSP mul_ln1118_947_fu_4518_p2, operation Mode is: A''*(B:0x3ff9f).
DSP Report: register mul_ln1118_947_fu_4518_p2 is absorbed into DSP mul_ln1118_947_fu_4518_p2.
DSP Report: register mul_ln1118_947_fu_4518_p2 is absorbed into DSP mul_ln1118_947_fu_4518_p2.
DSP Report: operator mul_ln1118_947_fu_4518_p2 is absorbed into DSP mul_ln1118_947_fu_4518_p2.
DSP Report: Generating DSP add_ln703_1152_fu_37648023_p2, operation Mode is: C+A''*(B:0x5d).
DSP Report: register data_33_V_read_int_reg_reg is absorbed into DSP add_ln703_1152_fu_37648023_p2.
DSP Report: register data_33_V_read_1_reg_37678773_reg is absorbed into DSP add_ln703_1152_fu_37648023_p2.
DSP Report: operator add_ln703_1152_fu_37648023_p2 is absorbed into DSP add_ln703_1152_fu_37648023_p2.
DSP Report: operator mul_ln1118_399_fu_5917_p2 is absorbed into DSP add_ln703_1152_fu_37648023_p2.
DSP Report: Generating DSP mul_ln1118_434_fu_6520_p2, operation Mode is: A''*(B:0x7a).
DSP Report: register data_36_V_read_int_reg_reg is absorbed into DSP mul_ln1118_434_fu_6520_p2.
DSP Report: register zext_ln1118_410_reg_37679340_reg is absorbed into DSP mul_ln1118_434_fu_6520_p2.
DSP Report: operator mul_ln1118_434_fu_6520_p2 is absorbed into DSP mul_ln1118_434_fu_6520_p2.
DSP Report: Generating DSP add_ln703_1153_fu_37648033_p2, operation Mode is: PCIN+A''*(B:0x6d).
DSP Report: register data_39_V_read_int_reg_reg is absorbed into DSP add_ln703_1153_fu_37648033_p2.
DSP Report: register zext_ln1118_450_reg_37679353_reg is absorbed into DSP add_ln703_1153_fu_37648033_p2.
DSP Report: operator add_ln703_1153_fu_37648033_p2 is absorbed into DSP add_ln703_1153_fu_37648033_p2.
DSP Report: operator mul_ln1118_469_fu_3940_p2 is absorbed into DSP add_ln703_1153_fu_37648033_p2.
DSP Report: Generating DSP mul_ln1118_817_fu_4390_p2, operation Mode is: A''*(B:0x3ffae).
DSP Report: register mul_ln1118_817_fu_4390_p2 is absorbed into DSP mul_ln1118_817_fu_4390_p2.
DSP Report: register mul_ln1118_817_fu_4390_p2 is absorbed into DSP mul_ln1118_817_fu_4390_p2.
DSP Report: operator mul_ln1118_817_fu_4390_p2 is absorbed into DSP mul_ln1118_817_fu_4390_p2.
DSP Report: Generating DSP mul_ln1118_581_fu_4050_p2, operation Mode is: A''*(B:0x3ffac).
DSP Report: register mul_ln1118_581_fu_4050_p2 is absorbed into DSP mul_ln1118_581_fu_4050_p2.
DSP Report: register mul_ln1118_581_fu_4050_p2 is absorbed into DSP mul_ln1118_581_fu_4050_p2.
DSP Report: operator mul_ln1118_581_fu_4050_p2 is absorbed into DSP mul_ln1118_581_fu_4050_p2.
DSP Report: Generating DSP mul_ln1118_925_fu_7115_p2, operation Mode is: A''*(B:0x3ffaa).
DSP Report: register mul_ln1118_925_fu_7115_p2 is absorbed into DSP mul_ln1118_925_fu_7115_p2.
DSP Report: register mul_ln1118_925_fu_7115_p2 is absorbed into DSP mul_ln1118_925_fu_7115_p2.
DSP Report: operator mul_ln1118_925_fu_7115_p2 is absorbed into DSP mul_ln1118_925_fu_7115_p2.
DSP Report: Generating DSP mul_ln1118_914_fu_4595_p2, operation Mode is: A''*(B:0x3ff98).
DSP Report: register mul_ln1118_914_fu_4595_p2 is absorbed into DSP mul_ln1118_914_fu_4595_p2.
DSP Report: register mul_ln1118_914_fu_4595_p2 is absorbed into DSP mul_ln1118_914_fu_4595_p2.
DSP Report: operator mul_ln1118_914_fu_4595_p2 is absorbed into DSP mul_ln1118_914_fu_4595_p2.
DSP Report: Generating DSP mul_ln1118_533_fu_4637_p2, operation Mode is: A''*(B:0x6f).
DSP Report: register data_44_V_read_int_reg_reg is absorbed into DSP mul_ln1118_533_fu_4637_p2.
DSP Report: register data_44_V_read_1_reg_37678646_reg is absorbed into DSP mul_ln1118_533_fu_4637_p2.
DSP Report: operator mul_ln1118_533_fu_4637_p2 is absorbed into DSP mul_ln1118_533_fu_4637_p2.
DSP Report: Generating DSP add_ln703_1157_fu_37648069_p2, operation Mode is: PCIN+A''*(B:0x63).
DSP Report: register data_43_V_read_int_reg_reg is absorbed into DSP add_ln703_1157_fu_37648069_p2.
DSP Report: register data_43_V_read_1_reg_37678657_reg is absorbed into DSP add_ln703_1157_fu_37648069_p2.
DSP Report: operator add_ln703_1157_fu_37648069_p2 is absorbed into DSP add_ln703_1157_fu_37648069_p2.
DSP Report: operator mul_ln1118_522_fu_5029_p2 is absorbed into DSP add_ln703_1157_fu_37648069_p2.
DSP Report: Generating DSP mul_ln1118_660_fu_6137_p2, operation Mode is: A''*(B:0x6e).
DSP Report: register data_55_V_read_int_reg_reg is absorbed into DSP mul_ln1118_660_fu_6137_p2.
DSP Report: register data_55_V_read_1_reg_37678504_reg is absorbed into DSP mul_ln1118_660_fu_6137_p2.
DSP Report: operator mul_ln1118_660_fu_6137_p2 is absorbed into DSP mul_ln1118_660_fu_6137_p2.
DSP Report: Generating DSP add_ln703_1156_fu_37648059_p2, operation Mode is: PCIN+(A:0x0):B''+C'.
DSP Report: register add_ln703_1156_fu_37648059_p2 is absorbed into DSP add_ln703_1156_fu_37648059_p2.
DSP Report: register add_ln703_1156_fu_37648059_p2 is absorbed into DSP add_ln703_1156_fu_37648059_p2.
DSP Report: register add_ln703_1156_fu_37648059_p2 is absorbed into DSP add_ln703_1156_fu_37648059_p2.
DSP Report: operator add_ln703_1156_fu_37648059_p2 is absorbed into DSP add_ln703_1156_fu_37648059_p2.
DSP Report: Generating DSP mul_ln1118_876_fu_6561_p2, operation Mode is: A''*(B:0x3fe6f).
DSP Report: register mul_ln1118_876_fu_6561_p2 is absorbed into DSP mul_ln1118_876_fu_6561_p2.
DSP Report: register mul_ln1118_876_fu_6561_p2 is absorbed into DSP mul_ln1118_876_fu_6561_p2.
DSP Report: operator mul_ln1118_876_fu_6561_p2 is absorbed into DSP mul_ln1118_876_fu_6561_p2.
DSP Report: Generating DSP mul_ln1118_863_fu_3882_p2, operation Mode is: A''*(B:0x3febb).
DSP Report: register mul_ln1118_863_fu_3882_p2 is absorbed into DSP mul_ln1118_863_fu_3882_p2.
DSP Report: register mul_ln1118_863_fu_3882_p2 is absorbed into DSP mul_ln1118_863_fu_3882_p2.
DSP Report: operator mul_ln1118_863_fu_3882_p2 is absorbed into DSP mul_ln1118_863_fu_3882_p2.
DSP Report: Generating DSP mul_ln1118_580_fu_6662_p2, operation Mode is: A''*(B:0x3fe63).
DSP Report: register mul_ln1118_580_fu_6662_p2 is absorbed into DSP mul_ln1118_580_fu_6662_p2.
DSP Report: register mul_ln1118_580_fu_6662_p2 is absorbed into DSP mul_ln1118_580_fu_6662_p2.
DSP Report: operator mul_ln1118_580_fu_6662_p2 is absorbed into DSP mul_ln1118_580_fu_6662_p2.
DSP Report: Generating DSP mul_ln1118_888_fu_7249_p2, operation Mode is: A''*(B:0x3fd9c).
DSP Report: register mul_ln1118_888_fu_7249_p2 is absorbed into DSP mul_ln1118_888_fu_7249_p2.
DSP Report: register mul_ln1118_888_fu_7249_p2 is absorbed into DSP mul_ln1118_888_fu_7249_p2.
DSP Report: operator mul_ln1118_888_fu_7249_p2 is absorbed into DSP mul_ln1118_888_fu_7249_p2.
DSP Report: Generating DSP mul_ln1118_1028_fu_6825_p2, operation Mode is: A''*(B:0x3fed4).
DSP Report: register mul_ln1118_1028_fu_6825_p2 is absorbed into DSP mul_ln1118_1028_fu_6825_p2.
DSP Report: register mul_ln1118_1028_fu_6825_p2 is absorbed into DSP mul_ln1118_1028_fu_6825_p2.
DSP Report: operator mul_ln1118_1028_fu_6825_p2 is absorbed into DSP mul_ln1118_1028_fu_6825_p2.
DSP Report: Generating DSP mul_ln1118_376_fu_6249_p2, operation Mode is: A''*(B:0x115).
DSP Report: register data_31_V_read_int_reg_reg is absorbed into DSP mul_ln1118_376_fu_6249_p2.
DSP Report: register data_31_V_read_1_reg_37678800_reg is absorbed into DSP mul_ln1118_376_fu_6249_p2.
DSP Report: operator mul_ln1118_376_fu_6249_p2 is absorbed into DSP mul_ln1118_376_fu_6249_p2.
DSP Report: Generating DSP add_ln703_1124_fu_37647851_p2, operation Mode is: PCIN+A''*(B:0x169).
DSP Report: register data_69_V_read_int_reg_reg is absorbed into DSP add_ln703_1124_fu_37647851_p2.
DSP Report: register data_69_V_read_1_reg_37678329_reg is absorbed into DSP add_ln703_1124_fu_37647851_p2.
DSP Report: operator add_ln703_1124_fu_37647851_p2 is absorbed into DSP add_ln703_1124_fu_37647851_p2.
DSP Report: operator mul_ln1118_827_fu_5763_p2 is absorbed into DSP add_ln703_1124_fu_37647851_p2.
DSP Report: Generating DSP mul_ln1118_702_fu_4280_p2, operation Mode is: A''*(B:0x3ff28).
DSP Report: register mul_ln1118_702_fu_4280_p2 is absorbed into DSP mul_ln1118_702_fu_4280_p2.
DSP Report: register mul_ln1118_702_fu_4280_p2 is absorbed into DSP mul_ln1118_702_fu_4280_p2.
DSP Report: operator mul_ln1118_702_fu_4280_p2 is absorbed into DSP mul_ln1118_702_fu_4280_p2.
DSP Report: Generating DSP mul_ln1118_649_fu_7623_p2, operation Mode is: A''*(B:0x3ff6d).
DSP Report: register mul_ln1118_649_fu_7623_p2 is absorbed into DSP mul_ln1118_649_fu_7623_p2.
DSP Report: register mul_ln1118_649_fu_7623_p2 is absorbed into DSP mul_ln1118_649_fu_7623_p2.
DSP Report: operator mul_ln1118_649_fu_7623_p2 is absorbed into DSP mul_ln1118_649_fu_7623_p2.
DSP Report: Generating DSP mul_ln1118_680_fu_6760_p2, operation Mode is: A''*(B:0x3ff72).
DSP Report: register mul_ln1118_680_fu_6760_p2 is absorbed into DSP mul_ln1118_680_fu_6760_p2.
DSP Report: register mul_ln1118_680_fu_6760_p2 is absorbed into DSP mul_ln1118_680_fu_6760_p2.
DSP Report: operator mul_ln1118_680_fu_6760_p2 is absorbed into DSP mul_ln1118_680_fu_6760_p2.
DSP Report: Generating DSP mul_ln1118_363_fu_4654_p2, operation Mode is: A''*(B:0xae).
DSP Report: register data_30_V_read_int_reg_reg is absorbed into DSP mul_ln1118_363_fu_4654_p2.
DSP Report: register data_30_V_read_1_reg_37678812_reg is absorbed into DSP mul_ln1118_363_fu_4654_p2.
DSP Report: operator mul_ln1118_363_fu_4654_p2 is absorbed into DSP mul_ln1118_363_fu_4654_p2.
DSP Report: Generating DSP add_ln703_1139_fu_37647953_p2, operation Mode is: PCIN+A''*(B:0xcf).
DSP Report: register data_42_V_read_int_reg_reg is absorbed into DSP add_ln703_1139_fu_37647953_p2.
DSP Report: register data_42_V_read_1_reg_37678669_reg is absorbed into DSP add_ln703_1139_fu_37647953_p2.
DSP Report: operator add_ln703_1139_fu_37647953_p2 is absorbed into DSP add_ln703_1139_fu_37647953_p2.
DSP Report: operator mul_ln1118_508_fu_4513_p2 is absorbed into DSP add_ln703_1139_fu_37647953_p2.
DSP Report: Generating DSP add_ln703_1139_fu_37647953_p2, operation Mode is: PCIN+A''*(B:0xc1).
DSP Report: register data_53_V_read_int_reg_reg is absorbed into DSP add_ln703_1139_fu_37647953_p2.
DSP Report: register data_53_V_read_1_reg_37678527_reg is absorbed into DSP add_ln703_1139_fu_37647953_p2.
DSP Report: operator add_ln703_1139_fu_37647953_p2 is absorbed into DSP add_ln703_1139_fu_37647953_p2.
DSP Report: operator mul_ln1118_635_fu_7100_p2 is absorbed into DSP add_ln703_1139_fu_37647953_p2.
DSP Report: Generating DSP add_ln703_1139_reg_37680705_reg, operation Mode is: PCIN+A''*(B:0x98).
DSP Report: register data_40_V_read_int_reg_reg is absorbed into DSP add_ln703_1139_reg_37680705_reg.
DSP Report: register data_40_V_read_1_reg_37678693_reg is absorbed into DSP add_ln703_1139_reg_37680705_reg.
DSP Report: register add_ln703_1139_reg_37680705_reg is absorbed into DSP add_ln703_1139_reg_37680705_reg.
DSP Report: operator add_ln703_1139_fu_37647953_p2 is absorbed into DSP add_ln703_1139_reg_37680705_reg.
DSP Report: operator mul_ln1118_484_fu_4388_p2 is absorbed into DSP add_ln703_1139_reg_37680705_reg.
DSP Report: Generating DSP mul_ln1118_779_fu_5094_p2, operation Mode is: A''*(B:0x3ff67).
DSP Report: register mul_ln1118_779_fu_5094_p2 is absorbed into DSP mul_ln1118_779_fu_5094_p2.
DSP Report: register mul_ln1118_779_fu_5094_p2 is absorbed into DSP mul_ln1118_779_fu_5094_p2.
DSP Report: operator mul_ln1118_779_fu_5094_p2 is absorbed into DSP mul_ln1118_779_fu_5094_p2.
DSP Report: Generating DSP mul_ln1118_740_fu_4370_p2, operation Mode is: A''*(B:0x3ff3e).
DSP Report: register mul_ln1118_740_fu_4370_p2 is absorbed into DSP mul_ln1118_740_fu_4370_p2.
DSP Report: register mul_ln1118_740_fu_4370_p2 is absorbed into DSP mul_ln1118_740_fu_4370_p2.
DSP Report: operator mul_ln1118_740_fu_4370_p2 is absorbed into DSP mul_ln1118_740_fu_4370_p2.
DSP Report: Generating DSP mul_ln1118_937_fu_4507_p2, operation Mode is: A''*(B:0x3ff18).
DSP Report: register mul_ln1118_937_fu_4507_p2 is absorbed into DSP mul_ln1118_937_fu_4507_p2.
DSP Report: register mul_ln1118_937_fu_4507_p2 is absorbed into DSP mul_ln1118_937_fu_4507_p2.
DSP Report: operator mul_ln1118_937_fu_4507_p2 is absorbed into DSP mul_ln1118_937_fu_4507_p2.
DSP Report: Generating DSP mul_ln1118_900_fu_6226_p2, operation Mode is: A''*(B:0x3ff52).
DSP Report: register mul_ln1118_900_fu_6226_p2 is absorbed into DSP mul_ln1118_900_fu_6226_p2.
DSP Report: register mul_ln1118_900_fu_6226_p2 is absorbed into DSP mul_ln1118_900_fu_6226_p2.
DSP Report: operator mul_ln1118_900_fu_6226_p2 is absorbed into DSP mul_ln1118_900_fu_6226_p2.
DSP Report: Generating DSP mul_ln1118_691_fu_4269_p2, operation Mode is: A''*(B:0xf5).
DSP Report: register data_58_V_read_int_reg_reg is absorbed into DSP mul_ln1118_691_fu_4269_p2.
DSP Report: register data_58_V_read_1_reg_37678464_reg is absorbed into DSP mul_ln1118_691_fu_4269_p2.
DSP Report: operator mul_ln1118_691_fu_4269_p2 is absorbed into DSP mul_ln1118_691_fu_4269_p2.
DSP Report: Generating DSP add_ln703_1142_fu_37647979_p2, operation Mode is: PCIN+A''*(B:0xc4).
DSP Report: register data_64_V_read_int_reg_reg is absorbed into DSP add_ln703_1142_fu_37647979_p2.
DSP Report: register data_64_V_read_1_reg_37678390_reg is absorbed into DSP add_ln703_1142_fu_37647979_p2.
DSP Report: operator add_ln703_1142_fu_37647979_p2 is absorbed into DSP add_ln703_1142_fu_37647979_p2.
DSP Report: operator mul_ln1118_767_fu_6946_p2 is absorbed into DSP add_ln703_1142_fu_37647979_p2.
DSP Report: Generating DSP add_ln703_1142_fu_37647979_p2, operation Mode is: PCIN+A''*(B:0xd6).
DSP Report: register data_67_V_read_int_reg_reg is absorbed into DSP add_ln703_1142_fu_37647979_p2.
DSP Report: register data_67_V_read_1_reg_37678355_reg is absorbed into DSP add_ln703_1142_fu_37647979_p2.
DSP Report: operator add_ln703_1142_fu_37647979_p2 is absorbed into DSP add_ln703_1142_fu_37647979_p2.
DSP Report: operator mul_ln1118_804_fu_6996_p2 is absorbed into DSP add_ln703_1142_fu_37647979_p2.
DSP Report: Generating DSP add_ln703_1142_reg_37680710_reg, operation Mode is: PCIN+A''*(B:0xde).
DSP Report: register data_61_V_read_int_reg_reg is absorbed into DSP add_ln703_1142_reg_37680710_reg.
DSP Report: register data_61_V_read_1_reg_37678425_reg is absorbed into DSP add_ln703_1142_reg_37680710_reg.
DSP Report: register add_ln703_1142_reg_37680710_reg is absorbed into DSP add_ln703_1142_reg_37680710_reg.
DSP Report: operator add_ln703_1142_fu_37647979_p2 is absorbed into DSP add_ln703_1142_reg_37680710_reg.
DSP Report: operator mul_ln1118_728_fu_6274_p2 is absorbed into DSP add_ln703_1142_reg_37680710_reg.
DSP Report: Generating DSP mul_ln1118_949_fu_7142_p2, operation Mode is: A''*(B:0x4f).
DSP Report: register data_80_V_read_int_reg_reg is absorbed into DSP mul_ln1118_949_fu_7142_p2.
DSP Report: register data_80_V_read_1_reg_37678181_reg is absorbed into DSP mul_ln1118_949_fu_7142_p2.
DSP Report: operator mul_ln1118_949_fu_7142_p2 is absorbed into DSP mul_ln1118_949_fu_7142_p2.
DSP Report: Generating DSP mul_ln1118_634_fu_5559_p2, operation Mode is: A''*(B:0x49).
DSP Report: register data_53_V_read_int_reg_reg is absorbed into DSP mul_ln1118_634_fu_5559_p2.
DSP Report: register data_53_V_read_1_reg_37678527_reg is absorbed into DSP mul_ln1118_634_fu_5559_p2.
DSP Report: operator mul_ln1118_634_fu_5559_p2 is absorbed into DSP mul_ln1118_634_fu_5559_p2.
DSP Report: Generating DSP add_ln703_821_fu_37645846_p2, operation Mode is: PCIN+A''*(B:0x46).
DSP Report: register data_49_V_read_int_reg_reg is absorbed into DSP add_ln703_821_fu_37645846_p2.
DSP Report: register data_49_V_read_1_reg_37678583_reg is absorbed into DSP add_ln703_821_fu_37645846_p2.
DSP Report: operator add_ln703_821_fu_37645846_p2 is absorbed into DSP add_ln703_821_fu_37645846_p2.
DSP Report: operator mul_ln1118_592_fu_5311_p2 is absorbed into DSP add_ln703_821_fu_37645846_p2.
DSP Report: Generating DSP mul_ln1118_701_fu_4279_p2, operation Mode is: A''*(B:0x57).
DSP Report: register data_59_V_read_int_reg_reg is absorbed into DSP mul_ln1118_701_fu_4279_p2.
DSP Report: register data_59_V_read_1_reg_37678451_reg is absorbed into DSP mul_ln1118_701_fu_4279_p2.
DSP Report: operator mul_ln1118_701_fu_4279_p2 is absorbed into DSP mul_ln1118_701_fu_4279_p2.
DSP Report: Generating DSP add_ln703_820_fu_37645836_p2, operation Mode is: PCIN+(A:0x0):B''+C'.
DSP Report: register add_ln703_820_fu_37645836_p2 is absorbed into DSP add_ln703_820_fu_37645836_p2.
DSP Report: register add_ln703_820_fu_37645836_p2 is absorbed into DSP add_ln703_820_fu_37645836_p2.
DSP Report: register add_ln703_820_fu_37645836_p2 is absorbed into DSP add_ln703_820_fu_37645836_p2.
DSP Report: operator add_ln703_820_fu_37645836_p2 is absorbed into DSP add_ln703_820_fu_37645836_p2.
DSP Report: Generating DSP mul_ln1118_715_fu_5542_p2, operation Mode is: A''*(B:0x3ff61).
DSP Report: register mul_ln1118_715_fu_5542_p2 is absorbed into DSP mul_ln1118_715_fu_5542_p2.
DSP Report: register mul_ln1118_715_fu_5542_p2 is absorbed into DSP mul_ln1118_715_fu_5542_p2.
DSP Report: operator mul_ln1118_715_fu_5542_p2 is absorbed into DSP mul_ln1118_715_fu_5542_p2.
DSP Report: Generating DSP mul_ln1118_252_fu_5112_p2, operation Mode is: A''*(B:0xc6).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP mul_ln1118_252_fu_5112_p2.
DSP Report: register zext_ln1118_227_reg_37679273_reg is absorbed into DSP mul_ln1118_252_fu_5112_p2.
DSP Report: operator mul_ln1118_252_fu_5112_p2 is absorbed into DSP mul_ln1118_252_fu_5112_p2.
DSP Report: Generating DSP add_ln703_798_fu_37645690_p2, operation Mode is: PCIN+A''*(B:0xa1).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP add_ln703_798_fu_37645690_p2.
DSP Report: register zext_ln1118_200_reg_37679244_reg is absorbed into DSP add_ln703_798_fu_37645690_p2.
DSP Report: operator add_ln703_798_fu_37645690_p2 is absorbed into DSP add_ln703_798_fu_37645690_p2.
DSP Report: operator mul_ln1118_214_fu_6922_p2 is absorbed into DSP add_ln703_798_fu_37645690_p2.
DSP Report: Generating DSP mul_ln1118_622_fu_4416_p2, operation Mode is: A''*(B:0x3ff43).
DSP Report: register mul_ln1118_622_fu_4416_p2 is absorbed into DSP mul_ln1118_622_fu_4416_p2.
DSP Report: register mul_ln1118_622_fu_4416_p2 is absorbed into DSP mul_ln1118_622_fu_4416_p2.
DSP Report: operator mul_ln1118_622_fu_4416_p2 is absorbed into DSP mul_ln1118_622_fu_4416_p2.
DSP Report: Generating DSP mul_ln1118_307_fu_6294_p2, operation Mode is: A''*(B:0x1a9).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP mul_ln1118_307_fu_6294_p2.
DSP Report: register data_26_V_read_1_reg_37678858_reg is absorbed into DSP mul_ln1118_307_fu_6294_p2.
DSP Report: operator mul_ln1118_307_fu_6294_p2 is absorbed into DSP mul_ln1118_307_fu_6294_p2.
DSP Report: Generating DSP add_ln703_894_fu_37646278_p2, operation Mode is: PCIN+A''*(B:0x11e).
DSP Report: register data_46_V_read_int_reg_reg is absorbed into DSP add_ln703_894_fu_37646278_p2.
DSP Report: register data_46_V_read_1_reg_37678621_reg is absorbed into DSP add_ln703_894_fu_37646278_p2.
DSP Report: operator add_ln703_894_fu_37646278_p2 is absorbed into DSP add_ln703_894_fu_37646278_p2.
DSP Report: operator mul_ln1118_548_fu_4014_p2 is absorbed into DSP add_ln703_894_fu_37646278_p2.
DSP Report: Generating DSP add_ln703_894_fu_37646278_p2, operation Mode is: PCIN+A''*(B:0x105).
DSP Report: register data_53_V_read_int_reg_reg is absorbed into DSP add_ln703_894_fu_37646278_p2.
DSP Report: register data_53_V_read_1_reg_37678527_reg is absorbed into DSP add_ln703_894_fu_37646278_p2.
DSP Report: operator add_ln703_894_fu_37646278_p2 is absorbed into DSP add_ln703_894_fu_37646278_p2.
DSP Report: operator mul_ln1118_627_fu_6697_p2 is absorbed into DSP add_ln703_894_fu_37646278_p2.
DSP Report: Generating DSP add_ln703_894_reg_37680480_reg, operation Mode is: PCIN+A''*(B:0x13d).
DSP Report: register data_37_V_read_int_reg_reg is absorbed into DSP add_ln703_894_reg_37680480_reg.
DSP Report: register data_37_V_read_1_reg_37678725_reg is absorbed into DSP add_ln703_894_reg_37680480_reg.
DSP Report: register add_ln703_894_reg_37680480_reg is absorbed into DSP add_ln703_894_reg_37680480_reg.
DSP Report: operator add_ln703_894_fu_37646278_p2 is absorbed into DSP add_ln703_894_reg_37680480_reg.
DSP Report: operator mul_ln1118_438_fu_3912_p2 is absorbed into DSP add_ln703_894_reg_37680480_reg.
DSP Report: Generating DSP mul_ln1118_559_fu_4027_p2, operation Mode is: A''*(B:0x3ffb4).
DSP Report: register mul_ln1118_559_fu_4027_p2 is absorbed into DSP mul_ln1118_559_fu_4027_p2.
DSP Report: register mul_ln1118_559_fu_4027_p2 is absorbed into DSP mul_ln1118_559_fu_4027_p2.
DSP Report: operator mul_ln1118_559_fu_4027_p2 is absorbed into DSP mul_ln1118_559_fu_4027_p2.
DSP Report: Generating DSP mul_ln1118_537_fu_4005_p2, operation Mode is: A''*(B:0x3ffa7).
DSP Report: register mul_ln1118_537_fu_4005_p2 is absorbed into DSP mul_ln1118_537_fu_4005_p2.
DSP Report: register mul_ln1118_537_fu_4005_p2 is absorbed into DSP mul_ln1118_537_fu_4005_p2.
DSP Report: operator mul_ln1118_537_fu_4005_p2 is absorbed into DSP mul_ln1118_537_fu_4005_p2.
DSP Report: Generating DSP mul_ln1118_664_fu_4241_p2, operation Mode is: A''*(B:0x3ffb7).
DSP Report: register mul_ln1118_664_fu_4241_p2 is absorbed into DSP mul_ln1118_664_fu_4241_p2.
DSP Report: register mul_ln1118_664_fu_4241_p2 is absorbed into DSP mul_ln1118_664_fu_4241_p2.
DSP Report: operator mul_ln1118_664_fu_4241_p2 is absorbed into DSP mul_ln1118_664_fu_4241_p2.
DSP Report: Generating DSP mul_ln1118_639_fu_4593_p2, operation Mode is: A''*(B:0x3ffa2).
DSP Report: register mul_ln1118_639_fu_4593_p2 is absorbed into DSP mul_ln1118_639_fu_4593_p2.
DSP Report: register mul_ln1118_639_fu_4593_p2 is absorbed into DSP mul_ln1118_639_fu_4593_p2.
DSP Report: operator mul_ln1118_639_fu_4593_p2 is absorbed into DSP mul_ln1118_639_fu_4593_p2.
DSP Report: Generating DSP mul_ln1118_353_fu_6586_p2, operation Mode is: A''*(B:0x37).
DSP Report: register data_30_V_read_int_reg_reg is absorbed into DSP mul_ln1118_353_fu_6586_p2.
DSP Report: register data_30_V_read_1_reg_37678812_reg is absorbed into DSP mul_ln1118_353_fu_6586_p2.
DSP Report: operator mul_ln1118_353_fu_6586_p2 is absorbed into DSP mul_ln1118_353_fu_6586_p2.
DSP Report: Generating DSP add_ln703_940_fu_37646588_p2, operation Mode is: PCIN+A''*(B:0x31).
DSP Report: register data_59_V_read_int_reg_reg is absorbed into DSP add_ln703_940_fu_37646588_p2.
DSP Report: register data_59_V_read_1_reg_37678451_reg is absorbed into DSP add_ln703_940_fu_37646588_p2.
DSP Report: operator add_ln703_940_fu_37646588_p2 is absorbed into DSP add_ln703_940_fu_37646588_p2.
DSP Report: operator mul_ln1118_694_fu_4272_p2 is absorbed into DSP add_ln703_940_fu_37646588_p2.
DSP Report: Generating DSP mul_ln1118_831_fu_7024_p2, operation Mode is: A''*(B:0x4f).
DSP Report: register data_70_V_read_int_reg_reg is absorbed into DSP mul_ln1118_831_fu_7024_p2.
DSP Report: register data_70_V_read_1_reg_37678318_reg is absorbed into DSP mul_ln1118_831_fu_7024_p2.
DSP Report: operator mul_ln1118_831_fu_7024_p2 is absorbed into DSP mul_ln1118_831_fu_7024_p2.
DSP Report: Generating DSP add_ln703_936_fu_37646552_p2, operation Mode is: PCIN+A''*(B:0x7b).
DSP Report: register data_73_V_read_int_reg_reg is absorbed into DSP add_ln703_936_fu_37646552_p2.
DSP Report: register data_73_V_read_1_reg_37678280_reg is absorbed into DSP add_ln703_936_fu_37646552_p2.
DSP Report: operator add_ln703_936_fu_37646552_p2 is absorbed into DSP add_ln703_936_fu_37646552_p2.
DSP Report: operator mul_ln1118_868_fu_6155_p2 is absorbed into DSP add_ln703_936_fu_37646552_p2.
DSP Report: Generating DSP mul_ln1118_512_fu_5873_p2, operation Mode is: A''*(B:0x3ffd3).
DSP Report: register mul_ln1118_512_fu_5873_p2 is absorbed into DSP mul_ln1118_512_fu_5873_p2.
DSP Report: register mul_ln1118_512_fu_5873_p2 is absorbed into DSP mul_ln1118_512_fu_5873_p2.
DSP Report: operator mul_ln1118_512_fu_5873_p2 is absorbed into DSP mul_ln1118_512_fu_5873_p2.
DSP Report: Generating DSP add_ln703_937_fu_37646562_p2, operation Mode is: C+A''*(B:0x6a).
DSP Report: register data_77_V_read_int_reg_reg is absorbed into DSP add_ln703_937_fu_37646562_p2.
DSP Report: register data_77_V_read_1_reg_37678224_reg is absorbed into DSP add_ln703_937_fu_37646562_p2.
DSP Report: operator add_ln703_937_fu_37646562_p2 is absorbed into DSP add_ln703_937_fu_37646562_p2.
DSP Report: operator mul_ln1118_918_fu_4487_p2 is absorbed into DSP add_ln703_937_fu_37646562_p2.
DSP Report: Generating DSP mul_ln1118_744_fu_4036_p2, operation Mode is: A''*(B:0x3ffe5).
DSP Report: register mul_ln1118_744_fu_4036_p2 is absorbed into DSP mul_ln1118_744_fu_4036_p2.
DSP Report: register mul_ln1118_744_fu_4036_p2 is absorbed into DSP mul_ln1118_744_fu_4036_p2.
DSP Report: operator mul_ln1118_744_fu_4036_p2 is absorbed into DSP mul_ln1118_744_fu_4036_p2.
DSP Report: Generating DSP mul_ln1118_929_fu_7121_p2, operation Mode is: A''*(B:0x3ffe5).
DSP Report: register mul_ln1118_929_fu_7121_p2 is absorbed into DSP mul_ln1118_929_fu_7121_p2.
DSP Report: register mul_ln1118_929_fu_7121_p2 is absorbed into DSP mul_ln1118_929_fu_7121_p2.
DSP Report: operator mul_ln1118_929_fu_7121_p2 is absorbed into DSP mul_ln1118_929_fu_7121_p2.
DSP Report: Generating DSP mul_ln1118_808_fu_7000_p2, operation Mode is: A''*(B:0x3ff37).
DSP Report: register mul_ln1118_808_fu_7000_p2 is absorbed into DSP mul_ln1118_808_fu_7000_p2.
DSP Report: register mul_ln1118_808_fu_7000_p2 is absorbed into DSP mul_ln1118_808_fu_7000_p2.
DSP Report: operator mul_ln1118_808_fu_7000_p2 is absorbed into DSP mul_ln1118_808_fu_7000_p2.
DSP Report: Generating DSP mul_ln1118_184_fu_3949_p2, operation Mode is: A''*(B:0xac).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mul_ln1118_184_fu_3949_p2.
DSP Report: register zext_ln1118_176_reg_37679219_reg is absorbed into DSP mul_ln1118_184_fu_3949_p2.
DSP Report: operator mul_ln1118_184_fu_3949_p2 is absorbed into DSP mul_ln1118_184_fu_3949_p2.
DSP Report: Generating DSP add_ln703_906_fu_37646358_p2, operation Mode is: PCIN+A''*(B:0x86).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP add_ln703_906_fu_37646358_p2.
DSP Report: register zext_ln1118_165_reg_37679204_reg is absorbed into DSP add_ln703_906_fu_37646358_p2.
DSP Report: operator add_ln703_906_fu_37646358_p2 is absorbed into DSP add_ln703_906_fu_37646358_p2.
DSP Report: operator mul_ln1118_171_fu_6072_p2 is absorbed into DSP add_ln703_906_fu_37646358_p2.
DSP Report: Generating DSP mul_ln1118_771_fu_6603_p2, operation Mode is: A''*(B:0x3ff6f).
DSP Report: register mul_ln1118_771_fu_6603_p2 is absorbed into DSP mul_ln1118_771_fu_6603_p2.
DSP Report: register mul_ln1118_771_fu_6603_p2 is absorbed into DSP mul_ln1118_771_fu_6603_p2.
DSP Report: operator mul_ln1118_771_fu_6603_p2 is absorbed into DSP mul_ln1118_771_fu_6603_p2.
DSP Report: Generating DSP mul_ln1118_368_fu_4768_p2, operation Mode is: A''*(B:0xb9).
DSP Report: register data_31_V_read_int_reg_reg is absorbed into DSP mul_ln1118_368_fu_4768_p2.
DSP Report: register data_31_V_read_1_reg_37678800_reg is absorbed into DSP mul_ln1118_368_fu_4768_p2.
DSP Report: operator mul_ln1118_368_fu_4768_p2 is absorbed into DSP mul_ln1118_368_fu_4768_p2.
DSP Report: Generating DSP add_ln703_909_fu_37646384_p2, operation Mode is: PCIN+A''*(B:0xce).
DSP Report: register data_34_V_read_int_reg_reg is absorbed into DSP add_ln703_909_fu_37646384_p2.
DSP Report: register data_34_V_read_1_reg_37678757_reg is absorbed into DSP add_ln703_909_fu_37646384_p2.
DSP Report: operator add_ln703_909_fu_37646384_p2 is absorbed into DSP add_ln703_909_fu_37646384_p2.
DSP Report: operator mul_ln1118_403_fu_5242_p2 is absorbed into DSP add_ln703_909_fu_37646384_p2.
DSP Report: Generating DSP add_ln703_909_fu_37646384_p2, operation Mode is: PCIN+A''*(B:0xda).
DSP Report: register data_36_V_read_int_reg_reg is absorbed into DSP add_ln703_909_fu_37646384_p2.
DSP Report: register data_36_V_read_1_reg_37678739_reg is absorbed into DSP add_ln703_909_fu_37646384_p2.
DSP Report: operator add_ln703_909_fu_37646384_p2 is absorbed into DSP add_ln703_909_fu_37646384_p2.
DSP Report: operator mul_ln1118_425_fu_5146_p2 is absorbed into DSP add_ln703_909_fu_37646384_p2.
DSP Report: Generating DSP add_ln703_909_reg_37680495_reg, operation Mode is: PCIN+A''*(B:0x91).
DSP Report: register data_33_V_read_int_reg_reg is absorbed into DSP add_ln703_909_reg_37680495_reg.
DSP Report: register data_33_V_read_1_reg_37678773_reg is absorbed into DSP add_ln703_909_reg_37680495_reg.
DSP Report: register add_ln703_909_reg_37680495_reg is absorbed into DSP add_ln703_909_reg_37680495_reg.
DSP Report: operator add_ln703_909_fu_37646384_p2 is absorbed into DSP add_ln703_909_reg_37680495_reg.
DSP Report: operator mul_ln1118_391_fu_4437_p2 is absorbed into DSP add_ln703_909_reg_37680495_reg.
DSP Report: Generating DSP mul_ln1118_195_fu_4348_p2, operation Mode is: A''*(B:0x3ffa7).
DSP Report: register mul_ln1118_195_fu_4348_p2 is absorbed into DSP mul_ln1118_195_fu_4348_p2.
DSP Report: register mul_ln1118_195_fu_4348_p2 is absorbed into DSP mul_ln1118_195_fu_4348_p2.
DSP Report: operator mul_ln1118_195_fu_4348_p2 is absorbed into DSP mul_ln1118_195_fu_4348_p2.
DSP Report: Generating DSP mul_ln1118_795_fu_6821_p2, operation Mode is: A''*(B:0x93).
DSP Report: register data_67_V_read_int_reg_reg is absorbed into DSP mul_ln1118_795_fu_6821_p2.
DSP Report: register data_67_V_read_1_reg_37678355_reg is absorbed into DSP mul_ln1118_795_fu_6821_p2.
DSP Report: operator mul_ln1118_795_fu_6821_p2 is absorbed into DSP mul_ln1118_795_fu_6821_p2.
DSP Report: Generating DSP add_ln703_917_fu_37646442_p2, operation Mode is: PCIN+A''*(B:0xb0).
DSP Report: register data_64_V_read_int_reg_reg is absorbed into DSP add_ln703_917_fu_37646442_p2.
DSP Report: register data_64_V_read_1_reg_37678390_reg is absorbed into DSP add_ln703_917_fu_37646442_p2.
DSP Report: operator add_ln703_917_fu_37646442_p2 is absorbed into DSP add_ln703_917_fu_37646442_p2.
DSP Report: operator mul_ln1118_756_fu_7339_p2 is absorbed into DSP add_ln703_917_fu_37646442_p2.
DSP Report: Generating DSP mul_ln1118_234_fu_6930_p2, operation Mode is: A''*(B:0x3ff95).
DSP Report: register mul_ln1118_234_fu_6930_p2 is absorbed into DSP mul_ln1118_234_fu_6930_p2.
DSP Report: register mul_ln1118_234_fu_6930_p2 is absorbed into DSP mul_ln1118_234_fu_6930_p2.
DSP Report: operator mul_ln1118_234_fu_6930_p2 is absorbed into DSP mul_ln1118_234_fu_6930_p2.
DSP Report: Generating DSP mul_ln1118_499_fu_5811_p2, operation Mode is: A''*(B:0x3ff4b).
DSP Report: register mul_ln1118_499_fu_5811_p2 is absorbed into DSP mul_ln1118_499_fu_5811_p2.
DSP Report: register mul_ln1118_499_fu_5811_p2 is absorbed into DSP mul_ln1118_499_fu_5811_p2.
DSP Report: operator mul_ln1118_499_fu_5811_p2 is absorbed into DSP mul_ln1118_499_fu_5811_p2.
DSP Report: Generating DSP mul_ln1118_270_fu_5675_p2, operation Mode is: A''*(B:0x3ff75).
DSP Report: register mul_ln1118_270_fu_5675_p2 is absorbed into DSP mul_ln1118_270_fu_5675_p2.
DSP Report: register mul_ln1118_270_fu_5675_p2 is absorbed into DSP mul_ln1118_270_fu_5675_p2.
DSP Report: operator mul_ln1118_270_fu_5675_p2 is absorbed into DSP mul_ln1118_270_fu_5675_p2.
DSP Report: Generating DSP mul_ln1118_685_fu_4262_p2, operation Mode is: A''*(B:0x10a).
DSP Report: register data_58_V_read_int_reg_reg is absorbed into DSP mul_ln1118_685_fu_4262_p2.
DSP Report: register data_58_V_read_1_reg_37678464_reg is absorbed into DSP mul_ln1118_685_fu_4262_p2.
DSP Report: operator mul_ln1118_685_fu_4262_p2 is absorbed into DSP mul_ln1118_685_fu_4262_p2.
DSP Report: Generating DSP add_ln703_896_fu_37646284_p2, operation Mode is: PCIN+A''*(B:0x111).
DSP Report: register data_61_V_read_int_reg_reg is absorbed into DSP add_ln703_896_fu_37646284_p2.
DSP Report: register data_61_V_read_1_reg_37678425_reg is absorbed into DSP add_ln703_896_fu_37646284_p2.
DSP Report: operator add_ln703_896_fu_37646284_p2 is absorbed into DSP add_ln703_896_fu_37646284_p2.
DSP Report: operator mul_ln1118_721_fu_4301_p2 is absorbed into DSP add_ln703_896_fu_37646284_p2.
DSP Report: Generating DSP mul_ln1118_247_fu_5900_p2, operation Mode is: A''*(B:0x3ff41).
DSP Report: register mul_ln1118_247_fu_5900_p2 is absorbed into DSP mul_ln1118_247_fu_5900_p2.
DSP Report: register mul_ln1118_247_fu_5900_p2 is absorbed into DSP mul_ln1118_247_fu_5900_p2.
DSP Report: operator mul_ln1118_247_fu_5900_p2 is absorbed into DSP mul_ln1118_247_fu_5900_p2.
DSP Report: Generating DSP add_ln703_897_fu_37646294_p2, operation Mode is: C+A''*(B:0x156).
DSP Report: register data_76_V_read_int_reg_reg is absorbed into DSP add_ln703_897_fu_37646294_p2.
DSP Report: register data_76_V_read_1_reg_37678238_reg is absorbed into DSP add_ln703_897_fu_37646294_p2.
DSP Report: operator add_ln703_897_fu_37646294_p2 is absorbed into DSP add_ln703_897_fu_37646294_p2.
DSP Report: operator mul_ln1118_905_fu_4186_p2 is absorbed into DSP add_ln703_897_fu_37646294_p2.
DSP Report: Generating DSP mul_ln1118_309_fu_6296_p2, operation Mode is: A''*(B:0x1d6).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP mul_ln1118_309_fu_6296_p2.
DSP Report: register data_26_V_read_1_reg_37678858_reg is absorbed into DSP mul_ln1118_309_fu_6296_p2.
DSP Report: operator mul_ln1118_309_fu_6296_p2 is absorbed into DSP mul_ln1118_309_fu_6296_p2.
DSP Report: Generating DSP add_ln703_1470_fu_37649968_p2, operation Mode is: PCIN+A''*(B:0x163).
DSP Report: register data_34_V_read_int_reg_reg is absorbed into DSP add_ln703_1470_fu_37649968_p2.
DSP Report: register data_34_V_read_1_reg_37678757_reg is absorbed into DSP add_ln703_1470_fu_37649968_p2.
DSP Report: operator add_ln703_1470_fu_37649968_p2 is absorbed into DSP add_ln703_1470_fu_37649968_p2.
DSP Report: operator mul_ln1118_405_fu_3879_p2 is absorbed into DSP add_ln703_1470_fu_37649968_p2.
DSP Report: Generating DSP add_ln703_1505_reg_37681120_reg, operation Mode is: C+A''*(B:0xc8).
DSP Report: register data_31_V_read_int_reg_reg is absorbed into DSP add_ln703_1505_reg_37681120_reg.
DSP Report: register data_31_V_read_1_reg_37678800_reg is absorbed into DSP add_ln703_1505_reg_37681120_reg.
DSP Report: register add_ln703_1505_reg_37681120_reg is absorbed into DSP add_ln703_1505_reg_37681120_reg.
DSP Report: operator add_ln703_1505_fu_37650206_p2 is absorbed into DSP add_ln703_1505_reg_37681120_reg.
DSP Report: operator mul_ln1118_369_fu_7324_p2 is absorbed into DSP add_ln703_1505_reg_37681120_reg.
DSP Report: Generating DSP mul_ln1118_494_fu_4621_p2, operation Mode is: A''*(B:0x3ff6b).
DSP Report: register mul_ln1118_494_fu_4621_p2 is absorbed into DSP mul_ln1118_494_fu_4621_p2.
DSP Report: register mul_ln1118_494_fu_4621_p2 is absorbed into DSP mul_ln1118_494_fu_4621_p2.
DSP Report: operator mul_ln1118_494_fu_4621_p2 is absorbed into DSP mul_ln1118_494_fu_4621_p2.
DSP Report: Generating DSP mul_ln1118_565_fu_4034_p2, operation Mode is: A''*(B:0x3ff45).
DSP Report: register mul_ln1118_565_fu_4034_p2 is absorbed into DSP mul_ln1118_565_fu_4034_p2.
DSP Report: register mul_ln1118_565_fu_4034_p2 is absorbed into DSP mul_ln1118_565_fu_4034_p2.
DSP Report: operator mul_ln1118_565_fu_4034_p2 is absorbed into DSP mul_ln1118_565_fu_4034_p2.
DSP Report: Generating DSP mul_ln1118_647_fu_5622_p2, operation Mode is: A''*(B:0x163).
DSP Report: register data_54_V_read_int_reg_reg is absorbed into DSP mul_ln1118_647_fu_5622_p2.
DSP Report: register data_54_V_read_1_reg_37678516_reg is absorbed into DSP mul_ln1118_647_fu_5622_p2.
DSP Report: operator mul_ln1118_647_fu_5622_p2 is absorbed into DSP mul_ln1118_647_fu_5622_p2.
DSP Report: Generating DSP mul_ln1118_531_fu_6972_p2, operation Mode is: A''*(B:0x3ff6b).
DSP Report: register mul_ln1118_531_fu_6972_p2 is absorbed into DSP mul_ln1118_531_fu_6972_p2.
DSP Report: register mul_ln1118_531_fu_6972_p2 is absorbed into DSP mul_ln1118_531_fu_6972_p2.
DSP Report: operator mul_ln1118_531_fu_6972_p2 is absorbed into DSP mul_ln1118_531_fu_6972_p2.
DSP Report: Generating DSP mul_ln1118_579_fu_6661_p2, operation Mode is: A''*(B:0x3ff6e).
DSP Report: register mul_ln1118_579_fu_6661_p2 is absorbed into DSP mul_ln1118_579_fu_6661_p2.
DSP Report: register mul_ln1118_579_fu_6661_p2 is absorbed into DSP mul_ln1118_579_fu_6661_p2.
DSP Report: operator mul_ln1118_579_fu_6661_p2 is absorbed into DSP mul_ln1118_579_fu_6661_p2.
DSP Report: Generating DSP add_ln703_623_fu_37644522_p2, operation Mode is: C+A''*(B:0xa2).
DSP Report: register data_33_V_read_int_reg_reg is absorbed into DSP add_ln703_623_fu_37644522_p2.
DSP Report: register data_33_V_read_1_reg_37678773_reg is absorbed into DSP add_ln703_623_fu_37644522_p2.
DSP Report: operator add_ln703_623_fu_37644522_p2 is absorbed into DSP add_ln703_623_fu_37644522_p2.
DSP Report: operator mul_ln1118_397_fu_7176_p2 is absorbed into DSP add_ln703_623_fu_37644522_p2.
DSP Report: Generating DSP mul_ln1118_433_fu_3907_p2, operation Mode is: A''*(B:0xba).
DSP Report: register data_36_V_read_int_reg_reg is absorbed into DSP mul_ln1118_433_fu_3907_p2.
DSP Report: register data_36_V_read_1_reg_37678739_reg is absorbed into DSP mul_ln1118_433_fu_3907_p2.
DSP Report: operator mul_ln1118_433_fu_3907_p2 is absorbed into DSP mul_ln1118_433_fu_3907_p2.
DSP Report: Generating DSP add_ln703_624_fu_37644532_p2, operation Mode is: PCIN+A''*(B:0x86).
DSP Report: register data_37_V_read_int_reg_reg is absorbed into DSP add_ln703_624_fu_37644532_p2.
DSP Report: register data_37_V_read_1_reg_37678725_reg is absorbed into DSP add_ln703_624_fu_37644532_p2.
DSP Report: operator add_ln703_624_fu_37644532_p2 is absorbed into DSP add_ln703_624_fu_37644532_p2.
DSP Report: operator mul_ln1118_444_fu_7503_p2 is absorbed into DSP add_ln703_624_fu_37644532_p2.
DSP Report: Generating DSP mul_ln1118_361_fu_4821_p2, operation Mode is: A''*(B:0x3fea9).
DSP Report: register mul_ln1118_361_fu_4821_p2 is absorbed into DSP mul_ln1118_361_fu_4821_p2.
DSP Report: register mul_ln1118_361_fu_4821_p2 is absorbed into DSP mul_ln1118_361_fu_4821_p2.
DSP Report: operator mul_ln1118_361_fu_4821_p2 is absorbed into DSP mul_ln1118_361_fu_4821_p2.
DSP Report: Generating DSP mul_ln1118_591_fu_5310_p2, operation Mode is: A''*(B:0xd6).
DSP Report: register data_49_V_read_int_reg_reg is absorbed into DSP mul_ln1118_591_fu_5310_p2.
DSP Report: register data_49_V_read_1_reg_37678583_reg is absorbed into DSP mul_ln1118_591_fu_5310_p2.
DSP Report: operator mul_ln1118_591_fu_5310_p2 is absorbed into DSP mul_ln1118_591_fu_5310_p2.
DSP Report: Generating DSP add_ln703_628_fu_37644548_p2, operation Mode is: PCIN+A''*(B:0xd3).
DSP Report: register data_53_V_read_int_reg_reg is absorbed into DSP add_ln703_628_fu_37644548_p2.
DSP Report: register data_53_V_read_1_reg_37678527_reg is absorbed into DSP add_ln703_628_fu_37644548_p2.
DSP Report: operator add_ln703_628_fu_37644548_p2 is absorbed into DSP add_ln703_628_fu_37644548_p2.
DSP Report: operator mul_ln1118_633_fu_7269_p2 is absorbed into DSP add_ln703_628_fu_37644548_p2.
DSP Report: Generating DSP mul_ln1118_421_fu_3893_p2, operation Mode is: A''*(B:0x3ffb3).
DSP Report: register mul_ln1118_421_fu_3893_p2 is absorbed into DSP mul_ln1118_421_fu_3893_p2.
DSP Report: register mul_ln1118_421_fu_3893_p2 is absorbed into DSP mul_ln1118_421_fu_3893_p2.
DSP Report: operator mul_ln1118_421_fu_3893_p2 is absorbed into DSP mul_ln1118_421_fu_3893_p2.
DSP Report: Generating DSP add_ln703_629_fu_37644558_p2, operation Mode is: C+A''*(B:0x8a).
DSP Report: register data_55_V_read_int_reg_reg is absorbed into DSP add_ln703_629_fu_37644558_p2.
DSP Report: register data_55_V_read_1_reg_37678504_reg is absorbed into DSP add_ln703_629_fu_37644558_p2.
DSP Report: operator add_ln703_629_fu_37644558_p2 is absorbed into DSP add_ln703_629_fu_37644558_p2.
DSP Report: operator mul_ln1118_659_fu_6768_p2 is absorbed into DSP add_ln703_629_fu_37644558_p2.
DSP Report: Generating DSP mul_ln1118_467_fu_3938_p2, operation Mode is: A''*(B:0x3ff89).
DSP Report: register mul_ln1118_467_fu_3938_p2 is absorbed into DSP mul_ln1118_467_fu_3938_p2.
DSP Report: register mul_ln1118_467_fu_3938_p2 is absorbed into DSP mul_ln1118_467_fu_3938_p2.
DSP Report: operator mul_ln1118_467_fu_3938_p2 is absorbed into DSP mul_ln1118_467_fu_3938_p2.
DSP Report: Generating DSP add_ln703_631_fu_37644574_p2, operation Mode is: C+A''*(B:0x46).
DSP Report: register data_40_V_read_int_reg_reg is absorbed into DSP add_ln703_631_fu_37644574_p2.
DSP Report: register data_40_V_read_1_reg_37678693_reg is absorbed into DSP add_ln703_631_fu_37644574_p2.
DSP Report: operator add_ln703_631_fu_37644574_p2 is absorbed into DSP add_ln703_631_fu_37644574_p2.
DSP Report: operator mul_ln1118_482_fu_5638_p2 is absorbed into DSP add_ln703_631_fu_37644574_p2.
DSP Report: Generating DSP mul_ln1118_520_fu_5202_p2, operation Mode is: A''*(B:0x6a).
DSP Report: register data_43_V_read_int_reg_reg is absorbed into DSP mul_ln1118_520_fu_5202_p2.
DSP Report: register data_43_V_read_1_reg_37678657_reg is absorbed into DSP mul_ln1118_520_fu_5202_p2.
DSP Report: operator mul_ln1118_520_fu_5202_p2 is absorbed into DSP mul_ln1118_520_fu_5202_p2.
DSP Report: Generating DSP add_ln703_632_fu_37644584_p2, operation Mode is: PCIN+A''*(B:0x47).
DSP Report: register data_45_V_read_int_reg_reg is absorbed into DSP add_ln703_632_fu_37644584_p2.
DSP Report: register zext_ln1118_506_reg_37679369_reg is absorbed into DSP add_ln703_632_fu_37644584_p2.
DSP Report: operator add_ln703_632_fu_37644584_p2 is absorbed into DSP add_ln703_632_fu_37644584_p2.
DSP Report: operator mul_ln1118_543_fu_4010_p2 is absorbed into DSP add_ln703_632_fu_37644584_p2.
DSP Report: Generating DSP mul_ln1118_877_fu_7017_p2, operation Mode is: A''*(B:0x3ff69).
DSP Report: register mul_ln1118_877_fu_7017_p2 is absorbed into DSP mul_ln1118_877_fu_7017_p2.
DSP Report: register mul_ln1118_877_fu_7017_p2 is absorbed into DSP mul_ln1118_877_fu_7017_p2.
DSP Report: operator mul_ln1118_877_fu_7017_p2 is absorbed into DSP mul_ln1118_877_fu_7017_p2.
DSP Report: Generating DSP mul_ln1118_938_fu_7131_p2, operation Mode is: A''*(B:0x3ff0a).
DSP Report: register mul_ln1118_938_fu_7131_p2 is absorbed into DSP mul_ln1118_938_fu_7131_p2.
DSP Report: register mul_ln1118_938_fu_7131_p2 is absorbed into DSP mul_ln1118_938_fu_7131_p2.
DSP Report: operator mul_ln1118_938_fu_7131_p2 is absorbed into DSP mul_ln1118_938_fu_7131_p2.
DSP Report: Generating DSP add_ln703_982_fu_37646850_p2, operation Mode is: C+A''*(B:0x8b).
DSP Report: register data_60_V_read_int_reg_reg is absorbed into DSP add_ln703_982_fu_37646850_p2.
DSP Report: register data_60_V_read_1_reg_37678440_reg is absorbed into DSP add_ln703_982_fu_37646850_p2.
DSP Report: operator add_ln703_982_fu_37646850_p2 is absorbed into DSP add_ln703_982_fu_37646850_p2.
DSP Report: operator mul_ln1118_703_fu_5529_p2 is absorbed into DSP add_ln703_982_fu_37646850_p2.
DSP Report: Generating DSP mul_ln1118_792_fu_4365_p2, operation Mode is: A''*(B:0x9a).
DSP Report: register data_67_V_read_int_reg_reg is absorbed into DSP mul_ln1118_792_fu_4365_p2.
DSP Report: register data_67_V_read_1_reg_37678355_reg is absorbed into DSP mul_ln1118_792_fu_4365_p2.
DSP Report: operator mul_ln1118_792_fu_4365_p2 is absorbed into DSP mul_ln1118_792_fu_4365_p2.
DSP Report: Generating DSP add_ln703_984_fu_37646870_p2, operation Mode is: PCIN+A''*(B:0xd4).
DSP Report: register data_73_V_read_int_reg_reg is absorbed into DSP add_ln703_984_fu_37646870_p2.
DSP Report: register data_73_V_read_1_reg_37678280_reg is absorbed into DSP add_ln703_984_fu_37646870_p2.
DSP Report: operator add_ln703_984_fu_37646870_p2 is absorbed into DSP add_ln703_984_fu_37646870_p2.
DSP Report: operator mul_ln1118_864_fu_5417_p2 is absorbed into DSP add_ln703_984_fu_37646870_p2.
DSP Report: Generating DSP add_ln703_985_fu_37646880_p2, operation Mode is: C+A''*(B:0xa7).
DSP Report: register data_80_V_read_int_reg_reg is absorbed into DSP add_ln703_985_fu_37646880_p2.
DSP Report: register data_80_V_read_1_reg_37678181_reg is absorbed into DSP add_ln703_985_fu_37646880_p2.
DSP Report: operator add_ln703_985_fu_37646880_p2 is absorbed into DSP add_ln703_985_fu_37646880_p2.
DSP Report: operator mul_ln1118_948_fu_5878_p2 is absorbed into DSP add_ln703_985_fu_37646880_p2.
DSP Report: Generating DSP mul_ln1118_411_fu_3886_p2, operation Mode is: A''*(B:0x3ff61).
DSP Report: register mul_ln1118_411_fu_3886_p2 is absorbed into DSP mul_ln1118_411_fu_3886_p2.
DSP Report: register mul_ln1118_411_fu_3886_p2 is absorbed into DSP mul_ln1118_411_fu_3886_p2.
DSP Report: operator mul_ln1118_411_fu_3886_p2 is absorbed into DSP mul_ln1118_411_fu_3886_p2.
DSP Report: Generating DSP mul_ln1118_303_fu_6291_p2, operation Mode is: A''*(B:0x3ff2f).
DSP Report: register mul_ln1118_303_fu_6291_p2 is absorbed into DSP mul_ln1118_303_fu_6291_p2.
DSP Report: register mul_ln1118_303_fu_6291_p2 is absorbed into DSP mul_ln1118_303_fu_6291_p2.
DSP Report: operator mul_ln1118_303_fu_6291_p2 is absorbed into DSP mul_ln1118_303_fu_6291_p2.
DSP Report: Generating DSP mul_ln1118_495_fu_4000_p2, operation Mode is: A''*(B:0x12d).
DSP Report: register data_42_V_read_int_reg_reg is absorbed into DSP mul_ln1118_495_fu_4000_p2.
DSP Report: register data_42_V_read_1_reg_37678669_reg is absorbed into DSP mul_ln1118_495_fu_4000_p2.
DSP Report: operator mul_ln1118_495_fu_4000_p2 is absorbed into DSP mul_ln1118_495_fu_4000_p2.
DSP Report: Generating DSP add_ln703_969_fu_37646772_p2, operation Mode is: PCIN+A''*(B:0x19e).
DSP Report: register data_58_V_read_int_reg_reg is absorbed into DSP add_ln703_969_fu_37646772_p2.
DSP Report: register data_58_V_read_1_reg_37678464_reg is absorbed into DSP add_ln703_969_fu_37646772_p2.
DSP Report: operator add_ln703_969_fu_37646772_p2 is absorbed into DSP add_ln703_969_fu_37646772_p2.
DSP Report: operator mul_ln1118_681_fu_5506_p2 is absorbed into DSP add_ln703_969_fu_37646772_p2.
DSP Report: Generating DSP mul_ln1118_661_fu_5487_p2, operation Mode is: A''*(B:0x3ff71).
DSP Report: register mul_ln1118_661_fu_5487_p2 is absorbed into DSP mul_ln1118_661_fu_5487_p2.
DSP Report: register mul_ln1118_661_fu_5487_p2 is absorbed into DSP mul_ln1118_661_fu_5487_p2.
DSP Report: operator mul_ln1118_661_fu_5487_p2 is absorbed into DSP mul_ln1118_661_fu_5487_p2.
DSP Report: Generating DSP mul_ln1118_650_fu_4757_p2, operation Mode is: A''*(B:0x3ff0c).
DSP Report: register mul_ln1118_650_fu_4757_p2 is absorbed into DSP mul_ln1118_650_fu_4757_p2.
DSP Report: register mul_ln1118_650_fu_4757_p2 is absorbed into DSP mul_ln1118_650_fu_4757_p2.
DSP Report: operator mul_ln1118_650_fu_4757_p2 is absorbed into DSP mul_ln1118_650_fu_4757_p2.
DSP Report: Generating DSP mul_ln1118_717_fu_5544_p2, operation Mode is: A''*(B:0x3ff29).
DSP Report: register mul_ln1118_717_fu_5544_p2 is absorbed into DSP mul_ln1118_717_fu_5544_p2.
DSP Report: register mul_ln1118_717_fu_5544_p2 is absorbed into DSP mul_ln1118_717_fu_5544_p2.
DSP Report: operator mul_ln1118_717_fu_5544_p2 is absorbed into DSP mul_ln1118_717_fu_5544_p2.
DSP Report: Generating DSP mul_ln1118_692_fu_5518_p2, operation Mode is: A''*(B:0x3ff6f).
DSP Report: register mul_ln1118_692_fu_5518_p2 is absorbed into DSP mul_ln1118_692_fu_5518_p2.
DSP Report: register mul_ln1118_692_fu_5518_p2 is absorbed into DSP mul_ln1118_692_fu_5518_p2.
DSP Report: operator mul_ln1118_692_fu_5518_p2 is absorbed into DSP mul_ln1118_692_fu_5518_p2.
DSP Report: Generating DSP mul_ln1118_805_fu_6997_p2, operation Mode is: A''*(B:0x3ff41).
DSP Report: register mul_ln1118_805_fu_6997_p2 is absorbed into DSP mul_ln1118_805_fu_6997_p2.
DSP Report: register mul_ln1118_805_fu_6997_p2 is absorbed into DSP mul_ln1118_805_fu_6997_p2.
DSP Report: operator mul_ln1118_805_fu_6997_p2 is absorbed into DSP mul_ln1118_805_fu_6997_p2.
DSP Report: Generating DSP mul_ln1118_741_fu_5767_p2, operation Mode is: A''*(B:0x3ff66).
DSP Report: register mul_ln1118_741_fu_5767_p2 is absorbed into DSP mul_ln1118_741_fu_5767_p2.
DSP Report: register mul_ln1118_741_fu_5767_p2 is absorbed into DSP mul_ln1118_741_fu_5767_p2.
DSP Report: operator mul_ln1118_741_fu_5767_p2 is absorbed into DSP mul_ln1118_741_fu_5767_p2.
DSP Report: Generating DSP mul_ln1118_636_fu_6467_p2, operation Mode is: A''*(B:0x3feae).
DSP Report: register mul_ln1118_636_fu_6467_p2 is absorbed into DSP mul_ln1118_636_fu_6467_p2.
DSP Report: register mul_ln1118_636_fu_6467_p2 is absorbed into DSP mul_ln1118_636_fu_6467_p2.
DSP Report: operator mul_ln1118_636_fu_6467_p2 is absorbed into DSP mul_ln1118_636_fu_6467_p2.
DSP Report: Generating DSP mul_ln1118_614_fu_7261_p2, operation Mode is: A''*(B:0x3fef5).
DSP Report: register mul_ln1118_614_fu_7261_p2 is absorbed into DSP mul_ln1118_614_fu_7261_p2.
DSP Report: register mul_ln1118_614_fu_7261_p2 is absorbed into DSP mul_ln1118_614_fu_7261_p2.
DSP Report: operator mul_ln1118_614_fu_7261_p2 is absorbed into DSP mul_ln1118_614_fu_7261_p2.
DSP Report: Generating DSP mul_ln1118_729_fu_4571_p2, operation Mode is: A''*(B:0x3fe65).
DSP Report: register mul_ln1118_729_fu_4571_p2 is absorbed into DSP mul_ln1118_729_fu_4571_p2.
DSP Report: register mul_ln1118_729_fu_4571_p2 is absorbed into DSP mul_ln1118_729_fu_4571_p2.
DSP Report: operator mul_ln1118_729_fu_4571_p2 is absorbed into DSP mul_ln1118_729_fu_4571_p2.
DSP Report: Generating DSP mul_ln1118_383_fu_5118_p2, operation Mode is: A''*(B:0x3ffb4).
DSP Report: register mul_ln1118_383_fu_5118_p2 is absorbed into DSP mul_ln1118_383_fu_5118_p2.
DSP Report: register mul_ln1118_383_fu_5118_p2 is absorbed into DSP mul_ln1118_383_fu_5118_p2.
DSP Report: operator mul_ln1118_383_fu_5118_p2 is absorbed into DSP mul_ln1118_383_fu_5118_p2.
DSP Report: Generating DSP mul_ln1118_666_fu_5492_p2, operation Mode is: A''*(B:0x3ffad).
DSP Report: register mul_ln1118_666_fu_5492_p2 is absorbed into DSP mul_ln1118_666_fu_5492_p2.
DSP Report: register mul_ln1118_666_fu_5492_p2 is absorbed into DSP mul_ln1118_666_fu_5492_p2.
DSP Report: operator mul_ln1118_666_fu_5492_p2 is absorbed into DSP mul_ln1118_666_fu_5492_p2.
DSP Report: Generating DSP mul_ln1118_655_fu_4943_p2, operation Mode is: A''*(B:0x3ff95).
DSP Report: register mul_ln1118_655_fu_4943_p2 is absorbed into DSP mul_ln1118_655_fu_4943_p2.
DSP Report: register mul_ln1118_655_fu_4943_p2 is absorbed into DSP mul_ln1118_655_fu_4943_p2.
DSP Report: operator mul_ln1118_655_fu_4943_p2 is absorbed into DSP mul_ln1118_655_fu_4943_p2.
DSP Report: Generating DSP mul_ln1118_786_fu_6978_p2, operation Mode is: A''*(B:0x3ff87).
DSP Report: register mul_ln1118_786_fu_6978_p2 is absorbed into DSP mul_ln1118_786_fu_6978_p2.
DSP Report: register mul_ln1118_786_fu_6978_p2 is absorbed into DSP mul_ln1118_786_fu_6978_p2.
DSP Report: operator mul_ln1118_786_fu_6978_p2 is absorbed into DSP mul_ln1118_786_fu_6978_p2.
DSP Report: Generating DSP mul_ln1118_846_fu_6332_p2, operation Mode is: A''*(B:0x3ff95).
DSP Report: register mul_ln1118_846_fu_6332_p2 is absorbed into DSP mul_ln1118_846_fu_6332_p2.
DSP Report: register mul_ln1118_846_fu_6332_p2 is absorbed into DSP mul_ln1118_846_fu_6332_p2.
DSP Report: operator mul_ln1118_846_fu_6332_p2 is absorbed into DSP mul_ln1118_846_fu_6332_p2.
DSP Report: Generating DSP add_ln703_870_fu_37646114_p2, operation Mode is: C+A''*(B:0x57).
DSP Report: register data_34_V_read_int_reg_reg is absorbed into DSP add_ln703_870_fu_37646114_p2.
DSP Report: register data_34_V_read_1_reg_37678757_reg is absorbed into DSP add_ln703_870_fu_37646114_p2.
DSP Report: operator add_ln703_870_fu_37646114_p2 is absorbed into DSP add_ln703_870_fu_37646114_p2.
DSP Report: operator mul_ln1118_406_fu_3881_p2 is absorbed into DSP add_ln703_870_fu_37646114_p2.
DSP Report: Generating DSP mul_ln1118_428_fu_3904_p2, operation Mode is: A''*(B:0x75).
DSP Report: register data_36_V_read_int_reg_reg is absorbed into DSP mul_ln1118_428_fu_3904_p2.
DSP Report: register zext_ln1118_410_reg_37679340_reg is absorbed into DSP mul_ln1118_428_fu_3904_p2.
DSP Report: operator mul_ln1118_428_fu_3904_p2 is absorbed into DSP mul_ln1118_428_fu_3904_p2.
DSP Report: Generating DSP add_ln703_873_fu_37646140_p2, operation Mode is: PCIN+A''*(B:0x54).
DSP Report: register data_43_V_read_int_reg_reg is absorbed into DSP add_ln703_873_fu_37646140_p2.
DSP Report: register data_43_V_read_1_reg_37678657_reg is absorbed into DSP add_ln703_873_fu_37646140_p2.
DSP Report: operator add_ln703_873_fu_37646140_p2 is absorbed into DSP add_ln703_873_fu_37646140_p2.
DSP Report: operator mul_ln1118_516_fu_4459_p2 is absorbed into DSP add_ln703_873_fu_37646140_p2.
DSP Report: Generating DSP add_ln703_873_reg_37680465_reg, operation Mode is: PCIN+A''*(B:0x47).
DSP Report: register data_63_V_read_int_reg_reg is absorbed into DSP add_ln703_873_reg_37680465_reg.
DSP Report: register data_63_V_read_1_reg_37678400_reg is absorbed into DSP add_ln703_873_reg_37680465_reg.
DSP Report: register add_ln703_873_reg_37680465_reg is absorbed into DSP add_ln703_873_reg_37680465_reg.
DSP Report: operator add_ln703_873_fu_37646140_p2 is absorbed into DSP add_ln703_873_reg_37680465_reg.
DSP Report: operator mul_ln1118_748_fu_4771_p2 is absorbed into DSP add_ln703_873_reg_37680465_reg.
DSP Report: Generating DSP mul_ln1118_799_fu_6991_p2, operation Mode is: A''*(B:0x52).
DSP Report: register data_67_V_read_int_reg_reg is absorbed into DSP mul_ln1118_799_fu_6991_p2.
DSP Report: register data_67_V_read_1_reg_37678355_reg is absorbed into DSP mul_ln1118_799_fu_6991_p2.
DSP Report: operator mul_ln1118_799_fu_6991_p2 is absorbed into DSP mul_ln1118_799_fu_6991_p2.
DSP Report: Generating DSP add_ln703_877_fu_37646152_p2, operation Mode is: PCIN+A''*(B:0x57).
DSP Report: register data_74_V_read_int_reg_reg is absorbed into DSP add_ln703_877_fu_37646152_p2.
DSP Report: register data_74_V_read_1_reg_37678267_reg is absorbed into DSP add_ln703_877_fu_37646152_p2.
DSP Report: operator add_ln703_877_fu_37646152_p2 is absorbed into DSP add_ln703_877_fu_37646152_p2.
DSP Report: operator mul_ln1118_882_fu_5596_p2 is absorbed into DSP add_ln703_877_fu_37646152_p2.
DSP Report: Generating DSP add_ln703_877_fu_37646152_p2, operation Mode is: PCIN+A''*(B:0x32).
DSP Report: register data_42_V_read_int_reg_reg is absorbed into DSP add_ln703_877_fu_37646152_p2.
DSP Report: register data_42_V_read_1_reg_37678669_reg is absorbed into DSP add_ln703_877_fu_37646152_p2.
DSP Report: operator add_ln703_877_fu_37646152_p2 is absorbed into DSP add_ln703_877_fu_37646152_p2.
DSP Report: operator mul_ln1118_502_fu_5021_p2 is absorbed into DSP add_ln703_877_fu_37646152_p2.
DSP Report: Generating DSP mul_ln1118_643_fu_5956_p2, operation Mode is: A''*(B:0x35).
DSP Report: register data_54_V_read_int_reg_reg is absorbed into DSP mul_ln1118_643_fu_5956_p2.
DSP Report: register zext_ln1118_613_reg_37679377_reg is absorbed into DSP mul_ln1118_643_fu_5956_p2.
DSP Report: operator mul_ln1118_643_fu_5956_p2 is absorbed into DSP mul_ln1118_643_fu_5956_p2.
DSP Report: Generating DSP mul_ln1118_540_fu_4007_p2, operation Mode is: A''*(B:0x3ffeb).
DSP Report: register mul_ln1118_540_fu_4007_p2 is absorbed into DSP mul_ln1118_540_fu_4007_p2.
DSP Report: register mul_ln1118_540_fu_4007_p2 is absorbed into DSP mul_ln1118_540_fu_4007_p2.
DSP Report: operator mul_ln1118_540_fu_4007_p2 is absorbed into DSP mul_ln1118_540_fu_4007_p2.
DSP Report: Generating DSP add_ln703_879_fu_37646168_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_879_fu_37646168_p2 is absorbed into DSP add_ln703_879_fu_37646168_p2.
DSP Report: Generating DSP mul_ln1118_811_fu_5747_p2, operation Mode is: A''*(B:0x3fed8).
DSP Report: register mul_ln1118_811_fu_5747_p2 is absorbed into DSP mul_ln1118_811_fu_5747_p2.
DSP Report: register mul_ln1118_811_fu_5747_p2 is absorbed into DSP mul_ln1118_811_fu_5747_p2.
DSP Report: operator mul_ln1118_811_fu_5747_p2 is absorbed into DSP mul_ln1118_811_fu_5747_p2.
DSP Report: Generating DSP add_ln703_846_fu_37645984_p2, operation Mode is: C+A''*(B:0x11a).
DSP Report: register data_49_V_read_int_reg_reg is absorbed into DSP add_ln703_846_fu_37645984_p2.
DSP Report: register data_49_V_read_1_reg_37678583_reg is absorbed into DSP add_ln703_846_fu_37645984_p2.
DSP Report: operator add_ln703_846_fu_37645984_p2 is absorbed into DSP add_ln703_846_fu_37645984_p2.
DSP Report: operator mul_ln1118_587_fu_4056_p2 is absorbed into DSP add_ln703_846_fu_37645984_p2.
DSP Report: Generating DSP mul_ln1118_724_fu_6619_p2, operation Mode is: A''*(B:0x159).
DSP Report: register data_61_V_read_int_reg_reg is absorbed into DSP mul_ln1118_724_fu_6619_p2.
DSP Report: register data_61_V_read_1_reg_37678425_reg is absorbed into DSP mul_ln1118_724_fu_6619_p2.
DSP Report: operator mul_ln1118_724_fu_6619_p2 is absorbed into DSP mul_ln1118_724_fu_6619_p2.
DSP Report: Generating DSP mul_ln1118_490_fu_5898_p2, operation Mode is: A''*(B:0x3ff53).
DSP Report: register mul_ln1118_490_fu_5898_p2 is absorbed into DSP mul_ln1118_490_fu_5898_p2.
DSP Report: register mul_ln1118_490_fu_5898_p2 is absorbed into DSP mul_ln1118_490_fu_5898_p2.
DSP Report: operator mul_ln1118_490_fu_5898_p2 is absorbed into DSP mul_ln1118_490_fu_5898_p2.
DSP Report: Generating DSP mul_ln1118_528_fu_4521_p2, operation Mode is: A''*(B:0x3ff69).
DSP Report: register mul_ln1118_528_fu_4521_p2 is absorbed into DSP mul_ln1118_528_fu_4521_p2.
DSP Report: register mul_ln1118_528_fu_4521_p2 is absorbed into DSP mul_ln1118_528_fu_4521_p2.
DSP Report: operator mul_ln1118_528_fu_4521_p2 is absorbed into DSP mul_ln1118_528_fu_4521_p2.
DSP Report: Generating DSP mul_ln1118_464_fu_3936_p2, operation Mode is: A''*(B:0x3ff4b).
DSP Report: register mul_ln1118_464_fu_3936_p2 is absorbed into DSP mul_ln1118_464_fu_3936_p2.
DSP Report: register mul_ln1118_464_fu_3936_p2 is absorbed into DSP mul_ln1118_464_fu_3936_p2.
DSP Report: operator mul_ln1118_464_fu_3936_p2 is absorbed into DSP mul_ln1118_464_fu_3936_p2.
DSP Report: Generating DSP add_ln703_849_fu_37646000_p2, operation Mode is: C+A''*(B:0x114).
DSP Report: register data_64_V_read_int_reg_reg is absorbed into DSP add_ln703_849_fu_37646000_p2.
DSP Report: register data_64_V_read_1_reg_37678390_reg is absorbed into DSP add_ln703_849_fu_37646000_p2.
DSP Report: operator add_ln703_849_fu_37646000_p2 is absorbed into DSP add_ln703_849_fu_37646000_p2.
DSP Report: operator mul_ln1118_760_fu_5907_p2 is absorbed into DSP add_ln703_849_fu_37646000_p2.
DSP Report: Generating DSP add_ln703_853_reg_37680425_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_853_reg_37680425_reg is absorbed into DSP add_ln703_853_reg_37680425_reg.
DSP Report: operator add_ln703_853_fu_37646032_p2 is absorbed into DSP add_ln703_853_reg_37680425_reg.
DSP Report: Generating DSP mul_ln1118_733_fu_5316_p2, operation Mode is: A''*(B:0x3ff68).
DSP Report: register mul_ln1118_733_fu_5316_p2 is absorbed into DSP mul_ln1118_733_fu_5316_p2.
DSP Report: register mul_ln1118_733_fu_5316_p2 is absorbed into DSP mul_ln1118_733_fu_5316_p2.
DSP Report: operator mul_ln1118_733_fu_5316_p2 is absorbed into DSP mul_ln1118_733_fu_5316_p2.
DSP Report: Generating DSP mul_ln1118_697_fu_5523_p2, operation Mode is: A''*(B:0x3ff38).
DSP Report: register mul_ln1118_697_fu_5523_p2 is absorbed into DSP mul_ln1118_697_fu_5523_p2.
DSP Report: register mul_ln1118_697_fu_5523_p2 is absorbed into DSP mul_ln1118_697_fu_5523_p2.
DSP Report: operator mul_ln1118_697_fu_5523_p2 is absorbed into DSP mul_ln1118_697_fu_5523_p2.
DSP Report: Generating DSP mul_ln1118_774_fu_5801_p2, operation Mode is: A''*(B:0x3ff49).
DSP Report: register mul_ln1118_774_fu_5801_p2 is absorbed into DSP mul_ln1118_774_fu_5801_p2.
DSP Report: register mul_ln1118_774_fu_5801_p2 is absorbed into DSP mul_ln1118_774_fu_5801_p2.
DSP Report: operator mul_ln1118_774_fu_5801_p2 is absorbed into DSP mul_ln1118_774_fu_5801_p2.
DSP Report: Generating DSP mul_ln1118_393_fu_6427_p2, operation Mode is: A''*(B:0xc3).
DSP Report: register data_33_V_read_int_reg_reg is absorbed into DSP mul_ln1118_393_fu_6427_p2.
DSP Report: register data_33_V_read_1_reg_37678773_reg is absorbed into DSP mul_ln1118_393_fu_6427_p2.
DSP Report: operator mul_ln1118_393_fu_6427_p2 is absorbed into DSP mul_ln1118_393_fu_6427_p2.
DSP Report: Generating DSP add_ln703_856_fu_37646044_p2, operation Mode is: PCIN+A''*(B:0x9b).
DSP Report: register data_37_V_read_int_reg_reg is absorbed into DSP add_ln703_856_fu_37646044_p2.
DSP Report: register data_37_V_read_1_reg_37678725_reg is absorbed into DSP add_ln703_856_fu_37646044_p2.
DSP Report: operator add_ln703_856_fu_37646044_p2 is absorbed into DSP add_ln703_856_fu_37646044_p2.
DSP Report: operator mul_ln1118_440_fu_3914_p2 is absorbed into DSP add_ln703_856_fu_37646044_p2.
DSP Report: Generating DSP mul_ln1118_477_fu_7657_p2, operation Mode is: A''*(B:0xa6).
DSP Report: register data_40_V_read_int_reg_reg is absorbed into DSP mul_ln1118_477_fu_7657_p2.
DSP Report: register data_40_V_read_1_reg_37678693_reg is absorbed into DSP mul_ln1118_477_fu_7657_p2.
DSP Report: operator mul_ln1118_477_fu_7657_p2 is absorbed into DSP mul_ln1118_477_fu_7657_p2.
DSP Report: Generating DSP add_ln703_860_fu_37646070_p2, operation Mode is: PCIN+A''*(B:0xe9).
DSP Report: register data_46_V_read_int_reg_reg is absorbed into DSP add_ln703_860_fu_37646070_p2.
DSP Report: register data_46_V_read_1_reg_37678621_reg is absorbed into DSP add_ln703_860_fu_37646070_p2.
DSP Report: operator add_ln703_860_fu_37646070_p2 is absorbed into DSP add_ln703_860_fu_37646070_p2.
DSP Report: operator mul_ln1118_552_fu_4132_p2 is absorbed into DSP add_ln703_860_fu_37646070_p2.
DSP Report: Generating DSP add_ln703_860_reg_37680440_reg, operation Mode is: PCIN+A''*(B:0x83).
DSP Report: register data_52_V_read_int_reg_reg is absorbed into DSP add_ln703_860_reg_37680440_reg.
DSP Report: register data_52_V_read_1_reg_37678542_reg is absorbed into DSP add_ln703_860_reg_37680440_reg.
DSP Report: register add_ln703_860_reg_37680440_reg is absorbed into DSP add_ln703_860_reg_37680440_reg.
DSP Report: operator add_ln703_860_fu_37646070_p2 is absorbed into DSP add_ln703_860_reg_37680440_reg.
DSP Report: operator mul_ln1118_620_fu_6752_p2 is absorbed into DSP add_ln703_860_reg_37680440_reg.
DSP Report: Generating DSP mul_ln1118_630_fu_4816_p2, operation Mode is: A''*(B:0xde).
DSP Report: register data_53_V_read_int_reg_reg is absorbed into DSP mul_ln1118_630_fu_4816_p2.
DSP Report: register data_53_V_read_1_reg_37678527_reg is absorbed into DSP mul_ln1118_630_fu_4816_p2.
DSP Report: operator mul_ln1118_630_fu_4816_p2 is absorbed into DSP mul_ln1118_630_fu_4816_p2.
DSP Report: Generating DSP add_ln703_862_fu_37646086_p2, operation Mode is: PCIN+A''*(B:0x8c).
DSP Report: register data_72_V_read_int_reg_reg is absorbed into DSP add_ln703_862_fu_37646086_p2.
DSP Report: register data_72_V_read_1_reg_37678290_reg is absorbed into DSP add_ln703_862_fu_37646086_p2.
DSP Report: operator add_ln703_862_fu_37646086_p2 is absorbed into DSP add_ln703_862_fu_37646086_p2.
DSP Report: operator mul_ln1118_858_fu_4861_p2 is absorbed into DSP add_ln703_862_fu_37646086_p2.
DSP Report: Generating DSP add_ln703_862_reg_37680445_reg, operation Mode is: PCIN+A''*(B:0xbd).
DSP Report: register data_73_V_read_int_reg_reg is absorbed into DSP add_ln703_862_reg_37680445_reg.
DSP Report: register data_73_V_read_1_reg_37678280_reg is absorbed into DSP add_ln703_862_reg_37680445_reg.
DSP Report: register add_ln703_862_reg_37680445_reg is absorbed into DSP add_ln703_862_reg_37680445_reg.
DSP Report: operator add_ln703_862_fu_37646086_p2 is absorbed into DSP add_ln703_862_reg_37680445_reg.
DSP Report: operator mul_ln1118_871_fu_4285_p2 is absorbed into DSP add_ln703_862_reg_37680445_reg.
DSP Report: Generating DSP mul_ln1118_493_fu_4168_p2, operation Mode is: A''*(B:0x3ffb1).
DSP Report: register mul_ln1118_493_fu_4168_p2 is absorbed into DSP mul_ln1118_493_fu_4168_p2.
DSP Report: register mul_ln1118_493_fu_4168_p2 is absorbed into DSP mul_ln1118_493_fu_4168_p2.
DSP Report: operator mul_ln1118_493_fu_4168_p2 is absorbed into DSP mul_ln1118_493_fu_4168_p2.
DSP Report: Generating DSP add_ln703_673_fu_37644876_p2, operation Mode is: C'+(A2*(B:0x55))'.
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP add_ln703_673_fu_37644876_p2.
DSP Report: register add_ln703_673_fu_37644876_p2 is absorbed into DSP add_ln703_673_fu_37644876_p2.
DSP Report: register mul_ln1118_263_reg_3266473_reg is absorbed into DSP add_ln703_673_fu_37644876_p2.
DSP Report: operator add_ln703_673_fu_37644876_p2 is absorbed into DSP add_ln703_673_fu_37644876_p2.
DSP Report: operator mul_ln1118_263_fu_4460_p2 is absorbed into DSP add_ln703_673_fu_37644876_p2.
DSP Report: Generating DSP add_ln703_1069_fu_37647462_p2, operation Mode is: PCIN+A''*(B:0x69).
DSP Report: register data_76_V_read_int_reg_reg is absorbed into DSP add_ln703_1069_fu_37647462_p2.
DSP Report: register data_76_V_read_1_reg_37678238_reg is absorbed into DSP add_ln703_1069_fu_37647462_p2.
DSP Report: operator add_ln703_1069_fu_37647462_p2 is absorbed into DSP add_ln703_1069_fu_37647462_p2.
DSP Report: operator mul_ln1118_911_fu_7101_p2 is absorbed into DSP add_ln703_1069_fu_37647462_p2.
DSP Report: Generating DSP mul_ln1118_763_fu_6197_p2, operation Mode is: A''*(B:0x3fe2c).
DSP Report: register mul_ln1118_763_fu_6197_p2 is absorbed into DSP mul_ln1118_763_fu_6197_p2.
DSP Report: register mul_ln1118_763_fu_6197_p2 is absorbed into DSP mul_ln1118_763_fu_6197_p2.
DSP Report: operator mul_ln1118_763_fu_6197_p2 is absorbed into DSP mul_ln1118_763_fu_6197_p2.
DSP Report: Generating DSP mul_ln1118_726_fu_7537_p2, operation Mode is: A''*(B:0x3fe9c).
DSP Report: register mul_ln1118_726_fu_7537_p2 is absorbed into DSP mul_ln1118_726_fu_7537_p2.
DSP Report: register mul_ln1118_726_fu_7537_p2 is absorbed into DSP mul_ln1118_726_fu_7537_p2.
DSP Report: operator mul_ln1118_726_fu_7537_p2 is absorbed into DSP mul_ln1118_726_fu_7537_p2.
DSP Report: Generating DSP mul_ln1118_518_fu_7540_p2, operation Mode is: A''*(B:0x3fee1).
DSP Report: register mul_ln1118_518_fu_7540_p2 is absorbed into DSP mul_ln1118_518_fu_7540_p2.
DSP Report: register mul_ln1118_518_fu_7540_p2 is absorbed into DSP mul_ln1118_518_fu_7540_p2.
DSP Report: operator mul_ln1118_518_fu_7540_p2 is absorbed into DSP mul_ln1118_518_fu_7540_p2.
DSP Report: Generating DSP mul_ln1118_897_fu_4862_p2, operation Mode is: A''*(B:0x3fe97).
DSP Report: register mul_ln1118_897_fu_4862_p2 is absorbed into DSP mul_ln1118_897_fu_4862_p2.
DSP Report: register mul_ln1118_897_fu_4862_p2 is absorbed into DSP mul_ln1118_897_fu_4862_p2.
DSP Report: operator mul_ln1118_897_fu_4862_p2 is absorbed into DSP mul_ln1118_897_fu_4862_p2.
DSP Report: Generating DSP add_ln703_1024_fu_37647160_p2, operation Mode is: C+A''*(B:0x160).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP add_ln703_1024_fu_37647160_p2.
DSP Report: register data_12_V_read_1_reg_37679004_reg is absorbed into DSP add_ln703_1024_fu_37647160_p2.
DSP Report: operator add_ln703_1024_fu_37647160_p2 is absorbed into DSP add_ln703_1024_fu_37647160_p2.
DSP Report: operator mul_ln1118_140_fu_4796_p2 is absorbed into DSP add_ln703_1024_fu_37647160_p2.
DSP Report: Generating DSP mul_ln1118_176_fu_4824_p2, operation Mode is: A''*(B:0x10e).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP mul_ln1118_176_fu_4824_p2.
DSP Report: register data_15_V_read_1_reg_37678976_reg is absorbed into DSP mul_ln1118_176_fu_4824_p2.
DSP Report: operator mul_ln1118_176_fu_4824_p2 is absorbed into DSP mul_ln1118_176_fu_4824_p2.
DSP Report: Generating DSP add_ln703_1026_fu_37647176_p2, operation Mode is: PCIN+A''*(B:0x117).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP add_ln703_1026_fu_37647176_p2.
DSP Report: register data_23_V_read_1_reg_37678895_reg is absorbed into DSP add_ln703_1026_fu_37647176_p2.
DSP Report: operator add_ln703_1026_fu_37647176_p2 is absorbed into DSP add_ln703_1026_fu_37647176_p2.
DSP Report: operator mul_ln1118_276_fu_5019_p2 is absorbed into DSP add_ln703_1026_fu_37647176_p2.
DSP Report: Generating DSP add_ln703_1026_fu_37647176_p2, operation Mode is: PCIN+A''*(B:0x151).
DSP Report: register data_36_V_read_int_reg_reg is absorbed into DSP add_ln703_1026_fu_37647176_p2.
DSP Report: register data_36_V_read_1_reg_37678739_reg is absorbed into DSP add_ln703_1026_fu_37647176_p2.
DSP Report: operator add_ln703_1026_fu_37647176_p2 is absorbed into DSP add_ln703_1026_fu_37647176_p2.
DSP Report: operator mul_ln1118_431_fu_5267_p2 is absorbed into DSP add_ln703_1026_fu_37647176_p2.
DSP Report: Generating DSP mul_ln1118_554_fu_6635_p2, operation Mode is: A''*(B:0x4c).
DSP Report: register data_46_V_read_int_reg_reg is absorbed into DSP mul_ln1118_554_fu_6635_p2.
DSP Report: register data_46_V_read_1_reg_37678621_reg is absorbed into DSP mul_ln1118_554_fu_6635_p2.
DSP Report: operator mul_ln1118_554_fu_6635_p2 is absorbed into DSP mul_ln1118_554_fu_6635_p2.
DSP Report: Generating DSP add_ln703_1066_fu_37647456_p2, operation Mode is: PCIN+A''*(B:0x7a).
DSP Report: register data_41_V_read_int_reg_reg is absorbed into DSP add_ln703_1066_fu_37647456_p2.
DSP Report: register data_41_V_read_1_reg_37678680_reg is absorbed into DSP add_ln703_1066_fu_37647456_p2.
DSP Report: operator add_ln703_1066_fu_37647456_p2 is absorbed into DSP add_ln703_1066_fu_37647456_p2.
DSP Report: operator mul_ln1118_492_fu_6956_p2 is absorbed into DSP add_ln703_1066_fu_37647456_p2.
DSP Report: Generating DSP mul_ln1118_736_fu_5785_p2, operation Mode is: A''*(B:0x47).
DSP Report: register data_62_V_read_int_reg_reg is absorbed into DSP mul_ln1118_736_fu_5785_p2.
DSP Report: register data_62_V_read_1_reg_37678413_reg is absorbed into DSP mul_ln1118_736_fu_5785_p2.
DSP Report: operator mul_ln1118_736_fu_5785_p2 is absorbed into DSP mul_ln1118_736_fu_5785_p2.
DSP Report: Generating DSP add_ln703_1065_fu_37647446_p2, operation Mode is: PCIN+A''*(B:0x5b).
DSP Report: register data_63_V_read_int_reg_reg is absorbed into DSP add_ln703_1065_fu_37647446_p2.
DSP Report: register data_63_V_read_1_reg_37678400_reg is absorbed into DSP add_ln703_1065_fu_37647446_p2.
DSP Report: operator add_ln703_1065_fu_37647446_p2 is absorbed into DSP add_ln703_1065_fu_37647446_p2.
DSP Report: operator mul_ln1118_750_fu_5681_p2 is absorbed into DSP add_ln703_1065_fu_37647446_p2.
DSP Report: Generating DSP add_ln703_1065_fu_37647446_p2, operation Mode is: PCIN+A''*(B:0x4b).
DSP Report: register data_72_V_read_int_reg_reg is absorbed into DSP add_ln703_1065_fu_37647446_p2.
DSP Report: register data_72_V_read_1_reg_37678290_reg is absorbed into DSP add_ln703_1065_fu_37647446_p2.
DSP Report: operator add_ln703_1065_fu_37647446_p2 is absorbed into DSP add_ln703_1065_fu_37647446_p2.
DSP Report: operator mul_ln1118_861_fu_4055_p2 is absorbed into DSP add_ln703_1065_fu_37647446_p2.
DSP Report: Generating DSP mul_ln1118_775_fu_4103_p2, operation Mode is: A''*(B:0xb8).
DSP Report: register data_65_V_read_int_reg_reg is absorbed into DSP mul_ln1118_775_fu_4103_p2.
DSP Report: register data_65_V_read_1_reg_37678378_reg is absorbed into DSP mul_ln1118_775_fu_4103_p2.
DSP Report: operator mul_ln1118_775_fu_4103_p2 is absorbed into DSP mul_ln1118_775_fu_4103_p2.
DSP Report: Generating DSP add_ln703_1050_fu_37647320_p2, operation Mode is: PCIN+A''*(B:0xb3).
DSP Report: register data_69_V_read_int_reg_reg is absorbed into DSP add_ln703_1050_fu_37647320_p2.
DSP Report: register data_69_V_read_1_reg_37678329_reg is absorbed into DSP add_ln703_1050_fu_37647320_p2.
DSP Report: operator add_ln703_1050_fu_37647320_p2 is absorbed into DSP add_ln703_1050_fu_37647320_p2.
DSP Report: operator mul_ln1118_825_fu_7018_p2 is absorbed into DSP add_ln703_1050_fu_37647320_p2.
DSP Report: Generating DSP mul_ln1118_335_fu_5200_p2, operation Mode is: A''*(B:0x3ff97).
DSP Report: register mul_ln1118_335_fu_5200_p2 is absorbed into DSP mul_ln1118_335_fu_5200_p2.
DSP Report: register mul_ln1118_335_fu_5200_p2 is absorbed into DSP mul_ln1118_335_fu_5200_p2.
DSP Report: operator mul_ln1118_335_fu_5200_p2 is absorbed into DSP mul_ln1118_335_fu_5200_p2.
DSP Report: Generating DSP add_ln703_1051_fu_37647330_p2, operation Mode is: C+A''*(B:0x93).
DSP Report: register data_74_V_read_int_reg_reg is absorbed into DSP add_ln703_1051_fu_37647330_p2.
DSP Report: register data_74_V_read_1_reg_37678267_reg is absorbed into DSP add_ln703_1051_fu_37647330_p2.
DSP Report: operator add_ln703_1051_fu_37647330_p2 is absorbed into DSP add_ln703_1051_fu_37647330_p2.
DSP Report: operator mul_ln1118_884_fu_6506_p2 is absorbed into DSP add_ln703_1051_fu_37647330_p2.
DSP Report: Generating DSP add_ln703_1052_fu_37647340_p2, operation Mode is: PCIN+A''*(B:0xcb).
DSP Report: register data_71_V_read_int_reg_reg is absorbed into DSP add_ln703_1052_fu_37647340_p2.
DSP Report: register data_71_V_read_1_reg_37678306_reg is absorbed into DSP add_ln703_1052_fu_37647340_p2.
DSP Report: operator add_ln703_1052_fu_37647340_p2 is absorbed into DSP add_ln703_1052_fu_37647340_p2.
DSP Report: operator mul_ln1118_848_fu_6162_p2 is absorbed into DSP add_ln703_1052_fu_37647340_p2.
DSP Report: Generating DSP mul_ln1118_836_fu_5772_p2, operation Mode is: A''*(B:0x3fdda).
DSP Report: register mul_ln1118_836_fu_5772_p2 is absorbed into DSP mul_ln1118_836_fu_5772_p2.
DSP Report: register mul_ln1118_836_fu_5772_p2 is absorbed into DSP mul_ln1118_836_fu_5772_p2.
DSP Report: operator mul_ln1118_836_fu_5772_p2 is absorbed into DSP mul_ln1118_836_fu_5772_p2.
DSP Report: Generating DSP mul_ln1118_802_fu_6994_p2, operation Mode is: A''*(B:0x3fc33).
DSP Report: register mul_ln1118_802_fu_6994_p2 is absorbed into DSP mul_ln1118_802_fu_6994_p2.
DSP Report: register mul_ln1118_802_fu_6994_p2 is absorbed into DSP mul_ln1118_802_fu_6994_p2.
DSP Report: operator mul_ln1118_802_fu_6994_p2 is absorbed into DSP mul_ln1118_802_fu_6994_p2.
DSP Report: Generating DSP mul_ln1118_577_fu_5296_p2, operation Mode is: A''*(B:0x3ff23).
DSP Report: register mul_ln1118_577_fu_5296_p2 is absorbed into DSP mul_ln1118_577_fu_5296_p2.
DSP Report: register mul_ln1118_577_fu_5296_p2 is absorbed into DSP mul_ln1118_577_fu_5296_p2.
DSP Report: operator mul_ln1118_577_fu_5296_p2 is absorbed into DSP mul_ln1118_577_fu_5296_p2.
DSP Report: Generating DSP mul_ln1118_945_fu_5875_p2, operation Mode is: A''*(B:0x3ff51).
DSP Report: register mul_ln1118_945_fu_5875_p2 is absorbed into DSP mul_ln1118_945_fu_5875_p2.
DSP Report: register mul_ln1118_945_fu_5875_p2 is absorbed into DSP mul_ln1118_945_fu_5875_p2.
DSP Report: operator mul_ln1118_945_fu_5875_p2 is absorbed into DSP mul_ln1118_945_fu_5875_p2.
DSP Report: Generating DSP mul_ln1118_589_fu_4058_p2, operation Mode is: A''*(B:0x3ff5d).
DSP Report: register mul_ln1118_589_fu_4058_p2 is absorbed into DSP mul_ln1118_589_fu_4058_p2.
DSP Report: register mul_ln1118_589_fu_4058_p2 is absorbed into DSP mul_ln1118_589_fu_4058_p2.
DSP Report: operator mul_ln1118_589_fu_4058_p2 is absorbed into DSP mul_ln1118_589_fu_4058_p2.
DSP Report: Generating DSP mul_ln1118_563_fu_5392_p2, operation Mode is: A''*(B:0x8c).
DSP Report: register data_47_V_read_int_reg_reg is absorbed into DSP mul_ln1118_563_fu_5392_p2.
DSP Report: register data_47_V_read_1_reg_37678608_reg is absorbed into DSP mul_ln1118_563_fu_5392_p2.
DSP Report: operator mul_ln1118_563_fu_5392_p2 is absorbed into DSP mul_ln1118_563_fu_5392_p2.
DSP Report: Generating DSP add_ln703_1046_fu_37647314_p2, operation Mode is: PCIN+A''*(B:0x83).
DSP Report: register data_44_V_read_int_reg_reg is absorbed into DSP add_ln703_1046_fu_37647314_p2.
DSP Report: register data_44_V_read_1_reg_37678646_reg is absorbed into DSP add_ln703_1046_fu_37647314_p2.
DSP Report: operator add_ln703_1046_fu_37647314_p2 is absorbed into DSP add_ln703_1046_fu_37647314_p2.
DSP Report: operator mul_ln1118_530_fu_7602_p2 is absorbed into DSP add_ln703_1046_fu_37647314_p2.
DSP Report: Generating DSP mul_ln1118_621_fu_7207_p2, operation Mode is: A''*(B:0x9e).
DSP Report: register data_52_V_read_int_reg_reg is absorbed into DSP mul_ln1118_621_fu_7207_p2.
DSP Report: register data_52_V_read_1_reg_37678542_reg is absorbed into DSP mul_ln1118_621_fu_7207_p2.
DSP Report: operator mul_ln1118_621_fu_7207_p2 is absorbed into DSP mul_ln1118_621_fu_7207_p2.
DSP Report: Generating DSP add_ln703_1045_fu_37647304_p2, operation Mode is: PCIN+A''*(B:0x97).
DSP Report: register data_58_V_read_int_reg_reg is absorbed into DSP add_ln703_1045_fu_37647304_p2.
DSP Report: register data_58_V_read_1_reg_37678464_reg is absorbed into DSP add_ln703_1045_fu_37647304_p2.
DSP Report: operator add_ln703_1045_fu_37647304_p2 is absorbed into DSP add_ln703_1045_fu_37647304_p2.
DSP Report: operator mul_ln1118_689_fu_6770_p2 is absorbed into DSP add_ln703_1045_fu_37647304_p2.
DSP Report: Generating DSP add_ln703_1045_fu_37647304_p2, operation Mode is: PCIN+A''*(B:0x99).
DSP Report: register data_60_V_read_int_reg_reg is absorbed into DSP add_ln703_1045_fu_37647304_p2.
DSP Report: register data_60_V_read_1_reg_37678440_reg is absorbed into DSP add_ln703_1045_fu_37647304_p2.
DSP Report: operator add_ln703_1045_fu_37647304_p2 is absorbed into DSP add_ln703_1045_fu_37647304_p2.
DSP Report: operator mul_ln1118_712_fu_6910_p2 is absorbed into DSP add_ln703_1045_fu_37647304_p2.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_ln1118_2926_reg_64820_reg, operation Mode is: (A2*(B:0x3f8e3))'.
DSP Report: register mul_ln1118_2926_reg_64820_reg is absorbed into DSP mul_ln1118_2926_reg_64820_reg.
DSP Report: register mul_ln1118_2926_reg_64820_reg is absorbed into DSP mul_ln1118_2926_reg_64820_reg.
DSP Report: operator mul_ln1118_2926_fu_828_p2 is absorbed into DSP mul_ln1118_2926_reg_64820_reg.
DSP Report: Generating DSP mul_ln1118_2917_fu_834_p2, operation Mode is: A2*(B:0x3ff0c).
DSP Report: register mul_ln1118_2917_fu_834_p2 is absorbed into DSP mul_ln1118_2917_fu_834_p2.
DSP Report: operator mul_ln1118_2917_fu_834_p2 is absorbed into DSP mul_ln1118_2917_fu_834_p2.
DSP Report: Generating DSP mul_ln1118_fu_814_p2, operation Mode is: A2*(B:0x3ffe9).
DSP Report: register mul_ln1118_fu_814_p2 is absorbed into DSP mul_ln1118_fu_814_p2.
DSP Report: operator mul_ln1118_fu_814_p2 is absorbed into DSP mul_ln1118_fu_814_p2.
DSP Report: Generating DSP mul_ln1118_2914_fu_695_p2, operation Mode is: A2*(B:0x1a).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2914_fu_695_p2.
DSP Report: operator mul_ln1118_2914_fu_695_p2 is absorbed into DSP mul_ln1118_2914_fu_695_p2.
DSP Report: Generating DSP add_ln703_4031_fu_68980_p2, operation Mode is: PCIN+A:B+(C:0xfffffffeb400).
DSP Report: operator add_ln703_4031_fu_68980_p2 is absorbed into DSP add_ln703_4031_fu_68980_p2.
DSP Report: Generating DSP mul_ln1118_2920_fu_773_p2, operation Mode is: A2*(B:0x3fe2c).
DSP Report: register mul_ln1118_2920_fu_773_p2 is absorbed into DSP mul_ln1118_2920_fu_773_p2.
DSP Report: operator mul_ln1118_2920_fu_773_p2 is absorbed into DSP mul_ln1118_2920_fu_773_p2.
DSP Report: Generating DSP add_ln703_4037_fu_69881_p2, operation Mode is: C'+(A2*(B:0x3fb67))'.
DSP Report: register add_ln703_4037_fu_69881_p2 is absorbed into DSP add_ln703_4037_fu_69881_p2.
DSP Report: register add_ln703_4036_reg_70569_reg is absorbed into DSP add_ln703_4037_fu_69881_p2.
DSP Report: register mul_ln1118_2923_reg_64810_reg is absorbed into DSP add_ln703_4037_fu_69881_p2.
DSP Report: operator mul_ln1118_2923_fu_752_p2 is absorbed into DSP add_ln703_4037_fu_69881_p2.
DSP Report: operator add_ln703_4037_fu_69881_p2 is absorbed into DSP add_ln703_4037_fu_69881_p2.
DSP Report: Generating DSP mul_ln1118_2928_fu_777_p2, operation Mode is: A''*(B:0x3f760).
DSP Report: register mul_ln1118_2928_fu_777_p2 is absorbed into DSP mul_ln1118_2928_fu_777_p2.
DSP Report: register mul_ln1118_2928_fu_777_p2 is absorbed into DSP mul_ln1118_2928_fu_777_p2.
DSP Report: operator mul_ln1118_2928_fu_777_p2 is absorbed into DSP mul_ln1118_2928_fu_777_p2.
DSP Report: Generating DSP mul_ln1118_2941_fu_700_p2, operation Mode is: A''*(B:0x3fcdb).
DSP Report: register mul_ln1118_2941_fu_700_p2 is absorbed into DSP mul_ln1118_2941_fu_700_p2.
DSP Report: register mul_ln1118_2941_fu_700_p2 is absorbed into DSP mul_ln1118_2941_fu_700_p2.
DSP Report: operator mul_ln1118_2941_fu_700_p2 is absorbed into DSP mul_ln1118_2941_fu_700_p2.
DSP Report: Generating DSP add_ln703_4046_fu_69936_p2, operation Mode is: C+A''*(B:0x3fbec).
DSP Report: register add_ln703_4046_fu_69936_p2 is absorbed into DSP add_ln703_4046_fu_69936_p2.
DSP Report: register add_ln703_4046_fu_69936_p2 is absorbed into DSP add_ln703_4046_fu_69936_p2.
DSP Report: operator add_ln703_4046_fu_69936_p2 is absorbed into DSP add_ln703_4046_fu_69936_p2.
DSP Report: operator mul_ln1118_2944_fu_726_p2 is absorbed into DSP add_ln703_4046_fu_69936_p2.
DSP Report: Generating DSP mul_ln1118_2936_fu_801_p2, operation Mode is: A2*(B:0x17a).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2936_fu_801_p2.
DSP Report: operator mul_ln1118_2936_fu_801_p2 is absorbed into DSP mul_ln1118_2936_fu_801_p2.
DSP Report: Generating DSP add_ln703_4050_fu_69064_p2, operation Mode is: PCIN+A2*(B:0x56).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP add_ln703_4050_fu_69064_p2.
DSP Report: operator add_ln703_4050_fu_69064_p2 is absorbed into DSP add_ln703_4050_fu_69064_p2.
DSP Report: operator mul_ln1118_2939_fu_739_p2 is absorbed into DSP add_ln703_4050_fu_69064_p2.
DSP Report: Generating DSP add_ln703_4050_fu_69064_p2, operation Mode is: PCIN+A2*(B:0xcf).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP add_ln703_4050_fu_69064_p2.
DSP Report: operator add_ln703_4050_fu_69064_p2 is absorbed into DSP add_ln703_4050_fu_69064_p2.
DSP Report: operator mul_ln1118_2933_fu_759_p2 is absorbed into DSP add_ln703_4050_fu_69064_p2.
DSP Report: Generating DSP mul_ln1118_3005_fu_812_p2, operation Mode is: A''*(B:0x287).
DSP Report: register data_37_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3005_fu_812_p2.
DSP Report: register data_37_V_read_2_reg_70496_reg is absorbed into DSP mul_ln1118_3005_fu_812_p2.
DSP Report: operator mul_ln1118_3005_fu_812_p2 is absorbed into DSP mul_ln1118_3005_fu_812_p2.
DSP Report: Generating DSP add_ln703_4096_reg_70744_reg, operation Mode is: C+A''*(B:0x3fd6e).
DSP Report: register add_ln703_4096_reg_70744_reg is absorbed into DSP add_ln703_4096_reg_70744_reg.
DSP Report: register add_ln703_4096_reg_70744_reg is absorbed into DSP add_ln703_4096_reg_70744_reg.
DSP Report: register add_ln703_4096_reg_70744_reg is absorbed into DSP add_ln703_4096_reg_70744_reg.
DSP Report: operator add_ln703_4096_fu_70096_p2 is absorbed into DSP add_ln703_4096_reg_70744_reg.
DSP Report: operator mul_ln1118_2964_fu_837_p2 is absorbed into DSP add_ln703_4096_reg_70744_reg.
DSP Report: Generating DSP mul_ln1118_3027_fu_748_p2, operation Mode is: A2*(B:0x28d).
DSP Report: register data_46_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3027_fu_748_p2.
DSP Report: operator mul_ln1118_3027_fu_748_p2 is absorbed into DSP mul_ln1118_3027_fu_748_p2.
DSP Report: Generating DSP mul_ln1118_2959_fu_706_p2, operation Mode is: A2*(B:0x3fee9).
DSP Report: register mul_ln1118_2959_fu_706_p2 is absorbed into DSP mul_ln1118_2959_fu_706_p2.
DSP Report: operator mul_ln1118_2959_fu_706_p2 is absorbed into DSP mul_ln1118_2959_fu_706_p2.
DSP Report: Generating DSP mul_ln1118_2980_fu_761_p2, operation Mode is: A2*(B:0x3fe9c).
DSP Report: register mul_ln1118_2980_fu_761_p2 is absorbed into DSP mul_ln1118_2980_fu_761_p2.
DSP Report: operator mul_ln1118_2980_fu_761_p2 is absorbed into DSP mul_ln1118_2980_fu_761_p2.
DSP Report: Generating DSP add_ln703_4100_fu_69294_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator add_ln703_4100_fu_69294_p2 is absorbed into DSP add_ln703_4100_fu_69294_p2.
DSP Report: Generating DSP mul_ln1118_3025_fu_727_p2, operation Mode is: A2*(B:0x38c).
DSP Report: register data_45_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3025_fu_727_p2.
DSP Report: operator mul_ln1118_3025_fu_727_p2 is absorbed into DSP mul_ln1118_3025_fu_727_p2.
DSP Report: Generating DSP add_ln703_4098_fu_69278_p2, operation Mode is: PCIN+A2*(B:0x2d7).
DSP Report: register data_38_V_read_int_reg_reg is absorbed into DSP add_ln703_4098_fu_69278_p2.
DSP Report: operator add_ln703_4098_fu_69278_p2 is absorbed into DSP add_ln703_4098_fu_69278_p2.
DSP Report: operator mul_ln1118_3008_fu_772_p2 is absorbed into DSP add_ln703_4098_fu_69278_p2.
DSP Report: Generating DSP mul_ln1118_3013_fu_747_p2, operation Mode is: A2*(B:0x1a5).
DSP Report: register data_40_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3013_fu_747_p2.
DSP Report: operator mul_ln1118_3013_fu_747_p2 is absorbed into DSP mul_ln1118_3013_fu_747_p2.
DSP Report: Generating DSP add_ln703_4110_fu_69376_p2, operation Mode is: PCIN+A2*(B:0x13d).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP add_ln703_4110_fu_69376_p2.
DSP Report: operator add_ln703_4110_fu_69376_p2 is absorbed into DSP add_ln703_4110_fu_69376_p2.
DSP Report: operator mul_ln1118_2953_fu_781_p2 is absorbed into DSP add_ln703_4110_fu_69376_p2.
DSP Report: Generating DSP add_ln703_4110_fu_69376_p2, operation Mode is: PCIN+A2*(B:0x17c).
DSP Report: register data_36_V_read_int_reg_reg is absorbed into DSP add_ln703_4110_fu_69376_p2.
DSP Report: operator add_ln703_4110_fu_69376_p2 is absorbed into DSP add_ln703_4110_fu_69376_p2.
DSP Report: operator mul_ln1118_3003_fu_714_p2 is absorbed into DSP add_ln703_4110_fu_69376_p2.
DSP Report: Generating DSP add_ln703_4110_fu_69376_p2, operation Mode is: PCIN+A2*(B:0x14a).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP add_ln703_4110_fu_69376_p2.
DSP Report: operator add_ln703_4110_fu_69376_p2 is absorbed into DSP add_ln703_4110_fu_69376_p2.
DSP Report: operator mul_ln1118_2950_fu_730_p2 is absorbed into DSP add_ln703_4110_fu_69376_p2.
DSP Report: Generating DSP add_ln703_4110_fu_69376_p2, operation Mode is: PCIN+A2*(B:0x196).
DSP Report: register data_31_V_read_int_reg_reg is absorbed into DSP add_ln703_4110_fu_69376_p2.
DSP Report: operator add_ln703_4110_fu_69376_p2 is absorbed into DSP add_ln703_4110_fu_69376_p2.
DSP Report: operator mul_ln1118_2991_fu_838_p2 is absorbed into DSP add_ln703_4110_fu_69376_p2.
DSP Report: Generating DSP add_ln703_4110_fu_69376_p2, operation Mode is: PCIN+A2*(B:0x18a).
DSP Report: register data_39_V_read_int_reg_reg is absorbed into DSP add_ln703_4110_fu_69376_p2.
DSP Report: operator add_ln703_4110_fu_69376_p2 is absorbed into DSP add_ln703_4110_fu_69376_p2.
DSP Report: operator mul_ln1118_3011_fu_820_p2 is absorbed into DSP add_ln703_4110_fu_69376_p2.
DSP Report: Generating DSP add_ln703_4110_fu_69376_p2, operation Mode is: PCIN+A2*(B:0x1ee).
DSP Report: register data_47_V_read_int_reg_reg is absorbed into DSP add_ln703_4110_fu_69376_p2.
DSP Report: operator add_ln703_4110_fu_69376_p2 is absorbed into DSP add_ln703_4110_fu_69376_p2.
DSP Report: operator mul_ln1118_3030_fu_805_p2 is absorbed into DSP add_ln703_4110_fu_69376_p2.
DSP Report: Generating DSP add_ln703_4110_fu_69376_p2, operation Mode is: PCIN+A2*(B:0x1fa).
DSP Report: register data_44_V_read_int_reg_reg is absorbed into DSP add_ln703_4110_fu_69376_p2.
DSP Report: operator add_ln703_4110_fu_69376_p2 is absorbed into DSP add_ln703_4110_fu_69376_p2.
DSP Report: operator mul_ln1118_3022_fu_766_p2 is absorbed into DSP add_ln703_4110_fu_69376_p2.
DSP Report: Generating DSP add_ln703_4110_reg_70654_reg, operation Mode is: (PCIN+A2:B2+C')'.
DSP Report: register add_ln703_4110_reg_70654_reg is absorbed into DSP add_ln703_4110_reg_70654_reg.
DSP Report: register add_ln703_4110_reg_70654_reg is absorbed into DSP add_ln703_4110_reg_70654_reg.
DSP Report: register data_43_V_read_int_reg_reg is absorbed into DSP add_ln703_4110_reg_70654_reg.
DSP Report: register add_ln703_4110_reg_70654_reg is absorbed into DSP add_ln703_4110_reg_70654_reg.
DSP Report: operator add_ln703_4110_fu_69376_p2 is absorbed into DSP add_ln703_4110_reg_70654_reg.
DSP Report: Generating DSP mul_ln1118_2983_fu_703_p2, operation Mode is: A2*(B:0xb5).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2983_fu_703_p2.
DSP Report: operator mul_ln1118_2983_fu_703_p2 is absorbed into DSP mul_ln1118_2983_fu_703_p2.
DSP Report: Generating DSP add_ln703_4118_fu_69434_p2, operation Mode is: PCIN+A2*(B:0xb0).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP add_ln703_4118_fu_69434_p2.
DSP Report: operator add_ln703_4118_fu_69434_p2 is absorbed into DSP add_ln703_4118_fu_69434_p2.
DSP Report: operator mul_ln1118_2972_fu_762_p2 is absorbed into DSP add_ln703_4118_fu_69434_p2.
DSP Report: Generating DSP add_ln703_4118_fu_69434_p2, operation Mode is: PCIN+A2*(B:0xa2).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP add_ln703_4118_fu_69434_p2.
DSP Report: operator add_ln703_4118_fu_69434_p2 is absorbed into DSP add_ln703_4118_fu_69434_p2.
DSP Report: operator mul_ln1118_2970_fu_769_p2 is absorbed into DSP add_ln703_4118_fu_69434_p2.
DSP Report: Generating DSP add_ln703_4118_fu_69434_p2, operation Mode is: PCIN+A2*(B:0xdc).
DSP Report: register data_30_V_read_int_reg_reg is absorbed into DSP add_ln703_4118_fu_69434_p2.
DSP Report: operator add_ln703_4118_fu_69434_p2 is absorbed into DSP add_ln703_4118_fu_69434_p2.
DSP Report: operator mul_ln1118_2989_fu_824_p2 is absorbed into DSP add_ln703_4118_fu_69434_p2.
DSP Report: Generating DSP add_ln703_4118_reg_70664_reg, operation Mode is: PCIN+A2*(B:0xbe).
DSP Report: register data_29_V_read_int_reg_reg is absorbed into DSP add_ln703_4118_reg_70664_reg.
DSP Report: register add_ln703_4118_reg_70664_reg is absorbed into DSP add_ln703_4118_reg_70664_reg.
DSP Report: operator add_ln703_4118_fu_69434_p2 is absorbed into DSP add_ln703_4118_reg_70664_reg.
DSP Report: operator mul_ln1118_2986_fu_742_p2 is absorbed into DSP add_ln703_4118_reg_70664_reg.
DSP Report: Generating DSP mul_ln1118_2967_fu_790_p2, operation Mode is: A2*(B:0xe6).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2967_fu_790_p2.
DSP Report: operator mul_ln1118_2967_fu_790_p2 is absorbed into DSP mul_ln1118_2967_fu_790_p2.
DSP Report: Generating DSP add_ln703_4113_fu_69392_p2, operation Mode is: PCIN+A2*(B:0xab).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP add_ln703_4113_fu_69392_p2.
DSP Report: operator add_ln703_4113_fu_69392_p2 is absorbed into DSP add_ln703_4113_fu_69392_p2.
DSP Report: operator mul_ln1118_2957_fu_779_p2 is absorbed into DSP add_ln703_4113_fu_69392_p2.
DSP Report: Generating DSP mul_ln1118_2962_fu_760_p2, operation Mode is: A2*(B:0x3ff4d).
DSP Report: register mul_ln1118_2962_fu_760_p2 is absorbed into DSP mul_ln1118_2962_fu_760_p2.
DSP Report: operator mul_ln1118_2962_fu_760_p2 is absorbed into DSP mul_ln1118_2962_fu_760_p2.
DSP Report: Generating DSP add_ln703_4112_fu_69382_p2, operation Mode is: C+A2*(B:0x1c3).
DSP Report: register data_48_V_read_int_reg_reg is absorbed into DSP add_ln703_4112_fu_69382_p2.
DSP Report: operator add_ln703_4112_fu_69382_p2 is absorbed into DSP add_ln703_4112_fu_69382_p2.
DSP Report: operator mul_ln1118_3033_fu_770_p2 is absorbed into DSP add_ln703_4112_fu_69382_p2.
DSP Report: Generating DSP add_ln703_4124_fu_69472_p2, operation Mode is: C+A2*(B:0x3ff87).
DSP Report: register add_ln703_4124_fu_69472_p2 is absorbed into DSP add_ln703_4124_fu_69472_p2.
DSP Report: operator add_ln703_4124_fu_69472_p2 is absorbed into DSP add_ln703_4124_fu_69472_p2.
DSP Report: operator mul_ln1118_2977_fu_826_p2 is absorbed into DSP add_ln703_4124_fu_69472_p2.
DSP Report: Generating DSP mul_ln1118_2995_fu_792_p2, operation Mode is: A2*(B:0xbe).
DSP Report: register data_33_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2995_fu_792_p2.
DSP Report: operator mul_ln1118_2995_fu_792_p2 is absorbed into DSP mul_ln1118_2995_fu_792_p2.
DSP Report: Generating DSP mul_ln1118_3019_fu_787_p2, operation Mode is: A2*(B:0x91).
DSP Report: register data_42_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3019_fu_787_p2.
DSP Report: operator mul_ln1118_3019_fu_787_p2 is absorbed into DSP mul_ln1118_3019_fu_787_p2.
DSP Report: Generating DSP add_ln703_4122_fu_69456_p2, operation Mode is: PCIN+A2*(B:0x89).
DSP Report: register data_35_V_read_int_reg_reg is absorbed into DSP add_ln703_4122_fu_69456_p2.
DSP Report: operator add_ln703_4122_fu_69456_p2 is absorbed into DSP add_ln703_4122_fu_69456_p2.
DSP Report: operator mul_ln1118_3000_fu_822_p2 is absorbed into DSP add_ln703_4122_fu_69456_p2.
DSP Report: Generating DSP add_ln703_4122_fu_69456_p2, operation Mode is: PCIN+A2*(B:0xcf).
DSP Report: register data_41_V_read_int_reg_reg is absorbed into DSP add_ln703_4122_fu_69456_p2.
DSP Report: operator add_ln703_4122_fu_69456_p2 is absorbed into DSP add_ln703_4122_fu_69456_p2.
DSP Report: operator mul_ln1118_3016_fu_750_p2 is absorbed into DSP add_ln703_4122_fu_69456_p2.
DSP Report: Generating DSP add_ln703_4123_reg_70669_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register add_ln703_4123_reg_70669_reg is absorbed into DSP add_ln703_4123_reg_70669_reg.
DSP Report: operator add_ln703_4123_fu_69466_p2 is absorbed into DSP add_ln703_4123_reg_70669_reg.
DSP Report: Generating DSP mul_ln1118_2947_fu_800_p2, operation Mode is: A''*(B:0x3fb6b).
DSP Report: register mul_ln1118_2947_fu_800_p2 is absorbed into DSP mul_ln1118_2947_fu_800_p2.
DSP Report: register mul_ln1118_2947_fu_800_p2 is absorbed into DSP mul_ln1118_2947_fu_800_p2.
DSP Report: operator mul_ln1118_2947_fu_800_p2 is absorbed into DSP mul_ln1118_2947_fu_800_p2.
DSP Report: Generating DSP mul_ln1118_2973_fu_733_p2, operation Mode is: A2*(B:0x181).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2973_fu_733_p2.
DSP Report: operator mul_ln1118_2973_fu_733_p2 is absorbed into DSP mul_ln1118_2973_fu_733_p2.
DSP Report: Generating DSP add_ln703_4145_fu_69588_p2, operation Mode is: PCIN+A2*(B:0x1f7).
DSP Report: register data_32_V_read_int_reg_reg is absorbed into DSP add_ln703_4145_fu_69588_p2.
DSP Report: operator add_ln703_4145_fu_69588_p2 is absorbed into DSP add_ln703_4145_fu_69588_p2.
DSP Report: operator mul_ln1118_2993_fu_756_p2 is absorbed into DSP add_ln703_4145_fu_69588_p2.
DSP Report: Generating DSP mul_ln1118_3001_fu_819_p2, operation Mode is: A2*(B:0x176).
DSP Report: register data_35_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3001_fu_819_p2.
DSP Report: operator mul_ln1118_3001_fu_819_p2 is absorbed into DSP mul_ln1118_3001_fu_819_p2.
DSP Report: Generating DSP add_ln703_4144_fu_69578_p2, operation Mode is: PCIN+A2*(B:0x1e4).
DSP Report: register data_34_V_read_int_reg_reg is absorbed into DSP add_ln703_4144_fu_69578_p2.
DSP Report: operator add_ln703_4144_fu_69578_p2 is absorbed into DSP add_ln703_4144_fu_69578_p2.
DSP Report: operator mul_ln1118_2998_fu_734_p2 is absorbed into DSP add_ln703_4144_fu_69578_p2.
DSP Report: Generating DSP add_ln703_4140_fu_69546_p2, operation Mode is: C+A2*(B:0x19a).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP add_ln703_4140_fu_69546_p2.
DSP Report: operator add_ln703_4140_fu_69546_p2 is absorbed into DSP add_ln703_4140_fu_69546_p2.
DSP Report: operator mul_ln1118_2960_fu_696_p2 is absorbed into DSP add_ln703_4140_fu_69546_p2.
DSP Report: Generating DSP mul_ln1118_2958_fu_744_p2, operation Mode is: A2*(B:0x151).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2958_fu_744_p2.
DSP Report: operator mul_ln1118_2958_fu_744_p2 is absorbed into DSP mul_ln1118_2958_fu_744_p2.
DSP Report: Generating DSP add_ln703_4139_fu_69536_p2, operation Mode is: C+A2*(B:0x3fe03).
DSP Report: register add_ln703_4139_fu_69536_p2 is absorbed into DSP add_ln703_4139_fu_69536_p2.
DSP Report: operator add_ln703_4139_fu_69536_p2 is absorbed into DSP add_ln703_4139_fu_69536_p2.
DSP Report: operator mul_ln1118_2968_fu_831_p2 is absorbed into DSP add_ln703_4139_fu_69536_p2.
DSP Report: Generating DSP mul_ln1118_2978_fu_749_p2, operation Mode is: A2*(B:0x2f0).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2978_fu_749_p2.
DSP Report: operator mul_ln1118_2978_fu_749_p2 is absorbed into DSP mul_ln1118_2978_fu_749_p2.
DSP Report: Generating DSP add_ln703_4137_fu_69530_p2, operation Mode is: PCIN+A2*(B:0x20c).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP add_ln703_4137_fu_69530_p2.
DSP Report: operator add_ln703_4137_fu_69530_p2 is absorbed into DSP add_ln703_4137_fu_69530_p2.
DSP Report: operator mul_ln1118_2981_fu_811_p2 is absorbed into DSP add_ln703_4137_fu_69530_p2.
DSP Report: Generating DSP mul_ln1118_2996_fu_808_p2, operation Mode is: A2*(B:0x235).
DSP Report: register data_33_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2996_fu_808_p2.
DSP Report: operator mul_ln1118_2996_fu_808_p2 is absorbed into DSP mul_ln1118_2996_fu_808_p2.
DSP Report: Generating DSP add_ln703_4136_fu_69520_p2, operation Mode is: PCIN+A2*(B:0x209).
DSP Report: register data_31_V_read_int_reg_reg is absorbed into DSP add_ln703_4136_fu_69520_p2.
DSP Report: operator add_ln703_4136_fu_69520_p2 is absorbed into DSP add_ln703_4136_fu_69520_p2.
DSP Report: operator mul_ln1118_2992_fu_797_p2 is absorbed into DSP add_ln703_4136_fu_69520_p2.
DSP Report: Generating DSP add_ln703_4136_fu_69520_p2, operation Mode is: PCIN+A2:B2+C'.
DSP Report: register add_ln703_4136_fu_69520_p2 is absorbed into DSP add_ln703_4136_fu_69520_p2.
DSP Report: register add_ln703_4136_fu_69520_p2 is absorbed into DSP add_ln703_4136_fu_69520_p2.
DSP Report: register add_ln703_4136_fu_69520_p2 is absorbed into DSP add_ln703_4136_fu_69520_p2.
DSP Report: operator add_ln703_4136_fu_69520_p2 is absorbed into DSP add_ln703_4136_fu_69520_p2.
DSP Report: Generating DSP mul_ln1118_2965_fu_731_p2, operation Mode is: A''*(B:0x23c).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2965_fu_731_p2.
DSP Report: register data_20_V_read21_reg_70512_reg is absorbed into DSP mul_ln1118_2965_fu_731_p2.
DSP Report: operator mul_ln1118_2965_fu_731_p2 is absorbed into DSP mul_ln1118_2965_fu_731_p2.
DSP Report: Generating DSP add_ln703_4138_fu_70165_p2, operation Mode is: PCIN+A''*(B:0x26b).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP add_ln703_4138_fu_70165_p2.
DSP Report: register data_25_V_read_2_reg_70501_reg is absorbed into DSP add_ln703_4138_fu_70165_p2.
DSP Report: operator add_ln703_4138_fu_70165_p2 is absorbed into DSP add_ln703_4138_fu_70165_p2.
DSP Report: operator mul_ln1118_2975_fu_835_p2 is absorbed into DSP add_ln703_4138_fu_70165_p2.
DSP Report: Generating DSP mul_ln1118_2951_fu_795_p2, operation Mode is: A''*(B:0x3fc56).
DSP Report: register mul_ln1118_2951_fu_795_p2 is absorbed into DSP mul_ln1118_2951_fu_795_p2.
DSP Report: register mul_ln1118_2951_fu_795_p2 is absorbed into DSP mul_ln1118_2951_fu_795_p2.
DSP Report: operator mul_ln1118_2951_fu_795_p2 is absorbed into DSP mul_ln1118_2951_fu_795_p2.
DSP Report: Generating DSP mul_ln1118_2934_fu_836_p2, operation Mode is: A2*(B:0x3f979).
DSP Report: register mul_ln1118_2934_fu_836_p2 is absorbed into DSP mul_ln1118_2934_fu_836_p2.
DSP Report: operator mul_ln1118_2934_fu_836_p2 is absorbed into DSP mul_ln1118_2934_fu_836_p2.
DSP Report: Generating DSP mul_ln1118_2921_fu_741_p2, operation Mode is: A2*(B:0x3fdb5).
DSP Report: register mul_ln1118_2921_fu_741_p2 is absorbed into DSP mul_ln1118_2921_fu_741_p2.
DSP Report: operator mul_ln1118_2921_fu_741_p2 is absorbed into DSP mul_ln1118_2921_fu_741_p2.
DSP Report: Generating DSP mul_ln1118_2940_fu_702_p2, operation Mode is: A2*(B:0x133).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2940_fu_702_p2.
DSP Report: operator mul_ln1118_2940_fu_702_p2 is absorbed into DSP mul_ln1118_2940_fu_702_p2.
DSP Report: Generating DSP add_ln703_4054_fu_69076_p2, operation Mode is: C+A2*(B:0x3fc9f).
DSP Report: register add_ln703_4054_fu_69076_p2 is absorbed into DSP add_ln703_4054_fu_69076_p2.
DSP Report: operator add_ln703_4054_fu_69076_p2 is absorbed into DSP add_ln703_4054_fu_69076_p2.
DSP Report: operator mul_ln1118_2937_fu_728_p2 is absorbed into DSP add_ln703_4054_fu_69076_p2.
DSP Report: Generating DSP mul_ln1118_2931_fu_796_p2, operation Mode is: A2*(B:0x3fdf2).
DSP Report: register mul_ln1118_2931_fu_796_p2 is absorbed into DSP mul_ln1118_2931_fu_796_p2.
DSP Report: operator mul_ln1118_2931_fu_796_p2 is absorbed into DSP mul_ln1118_2931_fu_796_p2.
DSP Report: Generating DSP mul_ln1118_2927_fu_778_p2, operation Mode is: A2*(B:0x3a).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2927_fu_778_p2.
DSP Report: operator mul_ln1118_2927_fu_778_p2 is absorbed into DSP mul_ln1118_2927_fu_778_p2.
DSP Report: Generating DSP add_ln703_4059_fu_69108_p2, operation Mode is: C+A2*(B:0x3ffd2).
DSP Report: register add_ln703_4059_fu_69108_p2 is absorbed into DSP add_ln703_4059_fu_69108_p2.
DSP Report: operator add_ln703_4059_fu_69108_p2 is absorbed into DSP add_ln703_4059_fu_69108_p2.
DSP Report: operator mul_ln1118_2924_fu_776_p2 is absorbed into DSP add_ln703_4059_fu_69108_p2.
DSP Report: Generating DSP mul_ln1118_2929_fu_813_p2, operation Mode is: A2*(B:0x3ff96).
DSP Report: register mul_ln1118_2929_fu_813_p2 is absorbed into DSP mul_ln1118_2929_fu_813_p2.
DSP Report: operator mul_ln1118_2929_fu_813_p2 is absorbed into DSP mul_ln1118_2929_fu_813_p2.
DSP Report: Generating DSP mul_ln1118_2945_fu_827_p2, operation Mode is: A2*(B:0xda).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2945_fu_827_p2.
DSP Report: operator mul_ln1118_2945_fu_827_p2 is absorbed into DSP mul_ln1118_2945_fu_827_p2.
DSP Report: Generating DSP add_ln703_4058_fu_69102_p2, operation Mode is: PCIN+A2*(B:0x1f6).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP add_ln703_4058_fu_69102_p2.
DSP Report: operator add_ln703_4058_fu_69102_p2 is absorbed into DSP add_ln703_4058_fu_69102_p2.
DSP Report: operator mul_ln1118_2948_fu_754_p2 is absorbed into DSP add_ln703_4058_fu_69102_p2.
DSP Report: Generating DSP add_ln703_4058_reg_70594_reg, operation Mode is: PCIN+A2*(B:0xaf).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP add_ln703_4058_reg_70594_reg.
DSP Report: register add_ln703_4058_reg_70594_reg is absorbed into DSP add_ln703_4058_reg_70594_reg.
DSP Report: operator add_ln703_4058_fu_69102_p2 is absorbed into DSP add_ln703_4058_reg_70594_reg.
DSP Report: operator mul_ln1118_2942_fu_767_p2 is absorbed into DSP add_ln703_4058_reg_70594_reg.
DSP Report: Generating DSP mul_ln1118_2918_reg_64796_reg, operation Mode is: (A2*(B:0x3f518))'.
DSP Report: register mul_ln1118_2918_reg_64796_reg is absorbed into DSP mul_ln1118_2918_reg_64796_reg.
DSP Report: register mul_ln1118_2918_reg_64796_reg is absorbed into DSP mul_ln1118_2918_reg_64796_reg.
DSP Report: operator mul_ln1118_2918_fu_720_p2 is absorbed into DSP mul_ln1118_2918_reg_64796_reg.
DSP Report: Generating DSP add_ln703_fu_68954_p2, operation Mode is: (C:0xfffffffc7000)+A2*(B:0x190).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP add_ln703_fu_68954_p2.
DSP Report: operator add_ln703_fu_68954_p2 is absorbed into DSP add_ln703_fu_68954_p2.
DSP Report: operator mul_ln1118_2912_fu_768_p2 is absorbed into DSP add_ln703_fu_68954_p2.
DSP Report: Generating DSP add_ln703_4032_fu_68990_p2, operation Mode is: PCIN+A2*(B:0x3fb20).
DSP Report: register add_ln703_4032_fu_68990_p2 is absorbed into DSP add_ln703_4032_fu_68990_p2.
DSP Report: operator add_ln703_4032_fu_68990_p2 is absorbed into DSP add_ln703_4032_fu_68990_p2.
DSP Report: operator mul_ln1118_2915_fu_798_p2 is absorbed into DSP add_ln703_4032_fu_68990_p2.
DSP Report: Generating DSP mul_ln1118_3021_fu_765_p2, operation Mode is: A2*(B:0x13).
DSP Report: register data_43_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3021_fu_765_p2.
DSP Report: operator mul_ln1118_3021_fu_765_p2 is absorbed into DSP mul_ln1118_3021_fu_765_p2.
DSP Report: Generating DSP add_ln703_4161_fu_69678_p2, operation Mode is: PCIN+A2:B2+C.
DSP Report: register add_ln703_4161_fu_69678_p2 is absorbed into DSP add_ln703_4161_fu_69678_p2.
DSP Report: register add_ln703_4161_fu_69678_p2 is absorbed into DSP add_ln703_4161_fu_69678_p2.
DSP Report: operator add_ln703_4161_fu_69678_p2 is absorbed into DSP add_ln703_4161_fu_69678_p2.
DSP Report: Generating DSP mul_ln1118_2990_fu_788_p2, operation Mode is: A2*(B:0x39).
DSP Report: register data_30_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2990_fu_788_p2.
DSP Report: operator mul_ln1118_2990_fu_788_p2 is absorbed into DSP mul_ln1118_2990_fu_788_p2.
DSP Report: Generating DSP add_ln703_4159_reg_70709_reg, operation Mode is: PCIN+A2*(B:0x3a).
DSP Report: register data_29_V_read_int_reg_reg is absorbed into DSP add_ln703_4159_reg_70709_reg.
DSP Report: register add_ln703_4159_reg_70709_reg is absorbed into DSP add_ln703_4159_reg_70709_reg.
DSP Report: operator add_ln703_4159_fu_69662_p2 is absorbed into DSP add_ln703_4159_reg_70709_reg.
DSP Report: operator mul_ln1118_2987_fu_707_p2 is absorbed into DSP add_ln703_4159_reg_70709_reg.
DSP Report: Generating DSP mul_ln1118_2954_fu_743_p2, operation Mode is: A2*(B:0x3ffc7).
DSP Report: register mul_ln1118_2954_fu_743_p2 is absorbed into DSP mul_ln1118_2954_fu_743_p2.
DSP Report: operator mul_ln1118_2954_fu_743_p2 is absorbed into DSP mul_ln1118_2954_fu_743_p2.
DSP Report: Generating DSP mul_ln1118_3026_fu_705_p2, operation Mode is: A2*(B:0x3ffd1).
DSP Report: register mul_ln1118_3026_fu_705_p2 is absorbed into DSP mul_ln1118_3026_fu_705_p2.
DSP Report: operator mul_ln1118_3026_fu_705_p2 is absorbed into DSP mul_ln1118_3026_fu_705_p2.
DSP Report: Generating DSP add_ln703_4157_fu_69646_p2, operation Mode is: C'+A2*(B:0x27).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP add_ln703_4157_fu_69646_p2.
DSP Report: register add_ln703_4157_fu_69646_p2 is absorbed into DSP add_ln703_4157_fu_69646_p2.
DSP Report: operator add_ln703_4157_fu_69646_p2 is absorbed into DSP add_ln703_4157_fu_69646_p2.
DSP Report: operator mul_ln1118_2984_fu_809_p2 is absorbed into DSP add_ln703_4157_fu_69646_p2.
DSP Report: Generating DSP mul_ln1118_3023_fu_697_p2, operation Mode is: A2*(B:0x79).
DSP Report: register data_44_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3023_fu_697_p2.
DSP Report: operator mul_ln1118_3023_fu_697_p2 is absorbed into DSP mul_ln1118_3023_fu_697_p2.
DSP Report: Generating DSP add_ln703_4153_fu_69630_p2, operation Mode is: PCIN+A2*(B:0x6c).
DSP Report: register data_37_V_read_int_reg_reg is absorbed into DSP add_ln703_4153_fu_69630_p2.
DSP Report: operator add_ln703_4153_fu_69630_p2 is absorbed into DSP add_ln703_4153_fu_69630_p2.
DSP Report: operator mul_ln1118_3006_fu_736_p2 is absorbed into DSP add_ln703_4153_fu_69630_p2.
DSP Report: Generating DSP add_ln703_4153_reg_70699_reg, operation Mode is: PCIN+A2*(B:0x53).
DSP Report: register data_38_V_read_int_reg_reg is absorbed into DSP add_ln703_4153_reg_70699_reg.
DSP Report: register add_ln703_4153_reg_70699_reg is absorbed into DSP add_ln703_4153_reg_70699_reg.
DSP Report: operator add_ln703_4153_fu_69630_p2 is absorbed into DSP add_ln703_4153_reg_70699_reg.
DSP Report: operator mul_ln1118_3009_fu_729_p2 is absorbed into DSP add_ln703_4153_reg_70699_reg.
DSP Report: Generating DSP add_ln703_4151_fu_70186_p2, operation Mode is: C+A''*(B:0xbd).
DSP Report: register data_47_V_read_int_reg_reg is absorbed into DSP add_ln703_4151_fu_70186_p2.
DSP Report: register data_47_V_read_2_reg_70479_reg is absorbed into DSP add_ln703_4151_fu_70186_p2.
DSP Report: operator add_ln703_4151_fu_70186_p2 is absorbed into DSP add_ln703_4151_fu_70186_p2.
DSP Report: operator mul_ln1118_3031_fu_704_p2 is absorbed into DSP add_ln703_4151_fu_70186_p2.
DSP Report: Generating DSP mul_ln1118_3017_fu_751_p2, operation Mode is: A2*(B:0xaf).
DSP Report: register data_41_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3017_fu_751_p2.
DSP Report: operator mul_ln1118_3017_fu_751_p2 is absorbed into DSP mul_ln1118_3017_fu_751_p2.
DSP Report: Generating DSP add_ln703_4150_fu_69614_p2, operation Mode is: PCIN+A2*(B:0x128).
DSP Report: register data_46_V_read_int_reg_reg is absorbed into DSP add_ln703_4150_fu_69614_p2.
DSP Report: operator add_ln703_4150_fu_69614_p2 is absorbed into DSP add_ln703_4150_fu_69614_p2.
DSP Report: operator mul_ln1118_3028_fu_786_p2 is absorbed into DSP add_ln703_4150_fu_69614_p2.
DSP Report: Generating DSP add_ln703_4150_fu_69614_p2, operation Mode is: PCIN+A2*(B:0x187).
DSP Report: register data_40_V_read_int_reg_reg is absorbed into DSP add_ln703_4150_fu_69614_p2.
DSP Report: operator add_ln703_4150_fu_69614_p2 is absorbed into DSP add_ln703_4150_fu_69614_p2.
DSP Report: operator mul_ln1118_3014_fu_799_p2 is absorbed into DSP add_ln703_4150_fu_69614_p2.
DSP Report: Generating DSP add_ln703_4150_reg_70694_reg, operation Mode is: PCIN+A2*(B:0xae).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP add_ln703_4150_reg_70694_reg.
DSP Report: register add_ln703_4150_reg_70694_reg is absorbed into DSP add_ln703_4150_reg_70694_reg.
DSP Report: operator add_ln703_4150_fu_69614_p2 is absorbed into DSP add_ln703_4150_reg_70694_reg.
DSP Report: operator mul_ln1118_2955_fu_737_p2 is absorbed into DSP add_ln703_4150_reg_70694_reg.
DSP Report: Generating DSP mul_ln1118_3018_fu_719_p2, operation Mode is: A2*(B:0xa9).
DSP Report: register data_41_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3018_fu_719_p2.
DSP Report: operator mul_ln1118_3018_fu_719_p2 is absorbed into DSP mul_ln1118_3018_fu_719_p2.
DSP Report: Generating DSP add_ln703_4167_fu_69684_p2, operation Mode is: C+A2*(B:0x3ff19).
DSP Report: register add_ln703_4167_fu_69684_p2 is absorbed into DSP add_ln703_4167_fu_69684_p2.
DSP Report: operator add_ln703_4167_fu_69684_p2 is absorbed into DSP add_ln703_4167_fu_69684_p2.
DSP Report: operator mul_ln1118_3020_fu_717_p2 is absorbed into DSP add_ln703_4167_fu_69684_p2.
DSP Report: Generating DSP add_ln703_4168_reg_70719_reg, operation Mode is: C+A2*(B:0x167).
DSP Report: register data_40_V_read_int_reg_reg is absorbed into DSP add_ln703_4168_reg_70719_reg.
DSP Report: register add_ln703_4168_reg_70719_reg is absorbed into DSP add_ln703_4168_reg_70719_reg.
DSP Report: operator add_ln703_4168_fu_69694_p2 is absorbed into DSP add_ln703_4168_reg_70719_reg.
DSP Report: operator mul_ln1118_3015_fu_745_p2 is absorbed into DSP add_ln703_4168_reg_70719_reg.
DSP Report: Generating DSP mul_ln1118_3029_fu_740_p2, operation Mode is: A2*(B:0x3ffdb).
DSP Report: register mul_ln1118_3029_fu_740_p2 is absorbed into DSP mul_ln1118_3029_fu_740_p2.
DSP Report: operator mul_ln1118_3029_fu_740_p2 is absorbed into DSP mul_ln1118_3029_fu_740_p2.
DSP Report: Generating DSP mul_ln1118_3034_fu_802_p2, operation Mode is: A2*(B:0x3ffcb).
DSP Report: register mul_ln1118_3034_fu_802_p2 is absorbed into DSP mul_ln1118_3034_fu_802_p2.
DSP Report: operator mul_ln1118_3034_fu_802_p2 is absorbed into DSP mul_ln1118_3034_fu_802_p2.
DSP Report: Generating DSP mul_ln1118_3024_fu_735_p2, operation Mode is: A2*(B:0x3ffc5).
DSP Report: register mul_ln1118_3024_fu_735_p2 is absorbed into DSP mul_ln1118_3024_fu_735_p2.
DSP Report: operator mul_ln1118_3024_fu_735_p2 is absorbed into DSP mul_ln1118_3024_fu_735_p2.
DSP Report: Generating DSP add_ln703_4170_fu_70250_p2, operation Mode is: C+A''*(B:0xe7).
DSP Report: register data_47_V_read_int_reg_reg is absorbed into DSP add_ln703_4170_fu_70250_p2.
DSP Report: register data_47_V_read_2_reg_70479_reg is absorbed into DSP add_ln703_4170_fu_70250_p2.
DSP Report: operator add_ln703_4170_fu_70250_p2 is absorbed into DSP add_ln703_4170_fu_70250_p2.
DSP Report: operator mul_ln1118_3032_fu_715_p2 is absorbed into DSP add_ln703_4170_fu_70250_p2.
DSP Report: Generating DSP add_ln703_4029_fu_68964_p2, operation Mode is: (C:0xffffffffd000)+A2*(B:0x3ff3f).
DSP Report: register add_ln703_4029_fu_68964_p2 is absorbed into DSP add_ln703_4029_fu_68964_p2.
DSP Report: operator add_ln703_4029_fu_68964_p2 is absorbed into DSP add_ln703_4029_fu_68964_p2.
DSP Report: operator mul_ln1118_2913_fu_830_p2 is absorbed into DSP add_ln703_4029_fu_68964_p2.
DSP Report: Generating DSP add_ln703_4033_reg_70564_reg, operation Mode is: C+A2*(B:0x3fee2).
DSP Report: register add_ln703_4033_reg_70564_reg is absorbed into DSP add_ln703_4033_reg_70564_reg.
DSP Report: register add_ln703_4033_reg_70564_reg is absorbed into DSP add_ln703_4033_reg_70564_reg.
DSP Report: operator add_ln703_4033_fu_68996_p2 is absorbed into DSP add_ln703_4033_reg_70564_reg.
DSP Report: operator mul_ln1118_2916_fu_833_p2 is absorbed into DSP add_ln703_4033_reg_70564_reg.
DSP Report: Generating DSP mul_ln1118_2922_reg_64806_reg, operation Mode is: (A2*(B:0x3fe6b))'.
DSP Report: register mul_ln1118_2922_reg_64806_reg is absorbed into DSP mul_ln1118_2922_reg_64806_reg.
DSP Report: register mul_ln1118_2922_reg_64806_reg is absorbed into DSP mul_ln1118_2922_reg_64806_reg.
DSP Report: operator mul_ln1118_2922_fu_821_p2 is absorbed into DSP mul_ln1118_2922_reg_64806_reg.
DSP Report: Generating DSP mul_ln1118_2932_fu_723_p2, operation Mode is: A2*(B:0x3ffce).
DSP Report: register mul_ln1118_2932_fu_723_p2 is absorbed into DSP mul_ln1118_2932_fu_723_p2.
DSP Report: operator mul_ln1118_2932_fu_723_p2 is absorbed into DSP mul_ln1118_2932_fu_723_p2.
DSP Report: Generating DSP mul_ln1118_2930_fu_791_p2, operation Mode is: A2*(B:0x10b).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2930_fu_791_p2.
DSP Report: operator mul_ln1118_2930_fu_791_p2 is absorbed into DSP mul_ln1118_2930_fu_791_p2.
DSP Report: Generating DSP add_ln703_4041_fu_69018_p2, operation Mode is: C+A2*(B:0x3fe5b).
DSP Report: register add_ln703_4041_fu_69018_p2 is absorbed into DSP add_ln703_4041_fu_69018_p2.
DSP Report: operator add_ln703_4041_fu_69018_p2 is absorbed into DSP add_ln703_4041_fu_69018_p2.
DSP Report: operator mul_ln1118_2925_fu_757_p2 is absorbed into DSP add_ln703_4041_fu_69018_p2.
DSP Report: Generating DSP mul_ln1118_2919_fu_832_p2, operation Mode is: A''*(B:0x3fdb4).
DSP Report: register mul_ln1118_2919_fu_832_p2 is absorbed into DSP mul_ln1118_2919_fu_832_p2.
DSP Report: register mul_ln1118_2919_fu_832_p2 is absorbed into DSP mul_ln1118_2919_fu_832_p2.
DSP Report: operator mul_ln1118_2919_fu_832_p2 is absorbed into DSP mul_ln1118_2919_fu_832_p2.
DSP Report: Generating DSP add_ln703_4075_fu_69178_p2, operation Mode is: C+A2*(B:0x3ffd3).
DSP Report: register add_ln703_4075_fu_69178_p2 is absorbed into DSP add_ln703_4075_fu_69178_p2.
DSP Report: operator add_ln703_4075_fu_69178_p2 is absorbed into DSP add_ln703_4075_fu_69178_p2.
DSP Report: operator mul_ln1118_2974_fu_823_p2 is absorbed into DSP add_ln703_4075_fu_69178_p2.
DSP Report: Generating DSP mul_ln1118_2956_fu_738_p2, operation Mode is: A2*(B:0x3ffcc).
DSP Report: register mul_ln1118_2956_fu_738_p2 is absorbed into DSP mul_ln1118_2956_fu_738_p2.
DSP Report: operator mul_ln1118_2956_fu_738_p2 is absorbed into DSP mul_ln1118_2956_fu_738_p2.
DSP Report: Generating DSP add_ln703_4072_fu_69156_p2, operation Mode is: C+A2*(B:0xc5).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP add_ln703_4072_fu_69156_p2.
DSP Report: operator add_ln703_4072_fu_69156_p2 is absorbed into DSP add_ln703_4072_fu_69156_p2.
DSP Report: operator mul_ln1118_2952_fu_810_p2 is absorbed into DSP add_ln703_4072_fu_69156_p2.
DSP Report: Generating DSP mul_ln1118_2943_fu_789_p2, operation Mode is: A2*(B:0xe7).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2943_fu_789_p2.
DSP Report: operator mul_ln1118_2943_fu_789_p2 is absorbed into DSP mul_ln1118_2943_fu_789_p2.
DSP Report: Generating DSP add_ln703_4071_fu_69146_p2, operation Mode is: C+A2*(B:0x3ff4e).
DSP Report: register add_ln703_4071_fu_69146_p2 is absorbed into DSP add_ln703_4071_fu_69146_p2.
DSP Report: operator add_ln703_4071_fu_69146_p2 is absorbed into DSP add_ln703_4071_fu_69146_p2.
DSP Report: operator mul_ln1118_2938_fu_775_p2 is absorbed into DSP add_ln703_4071_fu_69146_p2.
DSP Report: Generating DSP mul_ln1118_2969_fu_758_p2, operation Mode is: A2*(B:0x117).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2969_fu_758_p2.
DSP Report: operator mul_ln1118_2969_fu_758_p2 is absorbed into DSP mul_ln1118_2969_fu_758_p2.
DSP Report: Generating DSP add_ln703_4068_fu_69140_p2, operation Mode is: PCIN+A2*(B:0x1ae).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP add_ln703_4068_fu_69140_p2.
DSP Report: operator add_ln703_4068_fu_69140_p2 is absorbed into DSP add_ln703_4068_fu_69140_p2.
DSP Report: operator mul_ln1118_2949_fu_780_p2 is absorbed into DSP add_ln703_4068_fu_69140_p2.
DSP Report: Generating DSP add_ln703_4068_reg_70609_reg, operation Mode is: PCIN+A2*(B:0x1c2).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP add_ln703_4068_reg_70609_reg.
DSP Report: register add_ln703_4068_reg_70609_reg is absorbed into DSP add_ln703_4068_reg_70609_reg.
DSP Report: operator add_ln703_4068_fu_69140_p2 is absorbed into DSP add_ln703_4068_reg_70609_reg.
DSP Report: operator mul_ln1118_2963_fu_722_p2 is absorbed into DSP add_ln703_4068_reg_70609_reg.
DSP Report: Generating DSP mul_ln1118_2961_fu_753_p2, operation Mode is: A2*(B:0x22d).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2961_fu_753_p2.
DSP Report: operator mul_ln1118_2961_fu_753_p2 is absorbed into DSP mul_ln1118_2961_fu_753_p2.
DSP Report: Generating DSP add_ln703_4064_reg_70604_reg, operation Mode is: C+A2*(B:0x3fd4a).
DSP Report: register add_ln703_4064_reg_70604_reg is absorbed into DSP add_ln703_4064_reg_70604_reg.
DSP Report: register add_ln703_4064_reg_70604_reg is absorbed into DSP add_ln703_4064_reg_70604_reg.
DSP Report: operator add_ln703_4064_fu_69124_p2 is absorbed into DSP add_ln703_4064_reg_70604_reg.
DSP Report: operator mul_ln1118_2971_fu_806_p2 is absorbed into DSP add_ln703_4064_reg_70604_reg.
DSP Report: Generating DSP mul_ln1118_2946_fu_694_p2, operation Mode is: A''*(B:0x166).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2946_fu_694_p2.
DSP Report: register data_12_V_read_3_reg_70528_reg is absorbed into DSP mul_ln1118_2946_fu_694_p2.
DSP Report: operator mul_ln1118_2946_fu_694_p2 is absorbed into DSP mul_ln1118_2946_fu_694_p2.
DSP Report: Generating DSP add_ln703_4066_fu_70020_p2, operation Mode is: PCIN+A''*(B:0x22a).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP add_ln703_4066_fu_70020_p2.
DSP Report: register data_20_V_read21_reg_70512_reg is absorbed into DSP add_ln703_4066_fu_70020_p2.
DSP Report: operator add_ln703_4066_fu_70020_p2 is absorbed into DSP add_ln703_4066_fu_70020_p2.
DSP Report: operator mul_ln1118_2966_fu_755_p2 is absorbed into DSP add_ln703_4066_fu_70020_p2.
DSP Report: Generating DSP mul_ln1118_2935_fu_807_p2, operation Mode is: A''*(B:0x3fdeb).
DSP Report: register mul_ln1118_2935_fu_807_p2 is absorbed into DSP mul_ln1118_2935_fu_807_p2.
DSP Report: register mul_ln1118_2935_fu_807_p2 is absorbed into DSP mul_ln1118_2935_fu_807_p2.
DSP Report: operator mul_ln1118_2935_fu_807_p2 is absorbed into DSP mul_ln1118_2935_fu_807_p2.
DSP Report: Generating DSP mul_ln1118_2985_fu_783_p2, operation Mode is: A2*(B:0x3fea0).
DSP Report: register mul_ln1118_2985_fu_783_p2 is absorbed into DSP mul_ln1118_2985_fu_783_p2.
DSP Report: operator mul_ln1118_2985_fu_783_p2 is absorbed into DSP mul_ln1118_2985_fu_783_p2.
DSP Report: Generating DSP mul_ln1118_2988_fu_803_p2, operation Mode is: A2*(B:0x3fe54).
DSP Report: register mul_ln1118_2988_fu_803_p2 is absorbed into DSP mul_ln1118_2988_fu_803_p2.
DSP Report: operator mul_ln1118_2988_fu_803_p2 is absorbed into DSP mul_ln1118_2988_fu_803_p2.
DSP Report: Generating DSP mul_ln1118_2997_fu_698_p2, operation Mode is: A2*(B:0x15a).
DSP Report: register data_33_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2997_fu_698_p2.
DSP Report: operator mul_ln1118_2997_fu_698_p2 is absorbed into DSP mul_ln1118_2997_fu_698_p2.
DSP Report: Generating DSP add_ln703_4085_fu_69220_p2, operation Mode is: PCIN+A2*(B:0x19b).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP add_ln703_4085_fu_69220_p2.
DSP Report: operator add_ln703_4085_fu_69220_p2 is absorbed into DSP add_ln703_4085_fu_69220_p2.
DSP Report: operator mul_ln1118_2979_fu_817_p2 is absorbed into DSP add_ln703_4085_fu_69220_p2.
DSP Report: Generating DSP add_ln703_4085_fu_69220_p2, operation Mode is: PCIN+A2*(B:0x183).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP add_ln703_4085_fu_69220_p2.
DSP Report: operator add_ln703_4085_fu_69220_p2 is absorbed into DSP add_ln703_4085_fu_69220_p2.
DSP Report: operator mul_ln1118_2976_fu_785_p2 is absorbed into DSP add_ln703_4085_fu_69220_p2.
DSP Report: Generating DSP add_ln703_4085_reg_70634_reg, operation Mode is: PCIN+A2*(B:0x1ce).
DSP Report: register data_32_V_read_int_reg_reg is absorbed into DSP add_ln703_4085_reg_70634_reg.
DSP Report: register add_ln703_4085_reg_70634_reg is absorbed into DSP add_ln703_4085_reg_70634_reg.
DSP Report: operator add_ln703_4085_fu_69220_p2 is absorbed into DSP add_ln703_4085_reg_70634_reg.
DSP Report: operator mul_ln1118_2994_fu_721_p2 is absorbed into DSP add_ln703_4085_reg_70634_reg.
DSP Report: Generating DSP mul_ln1118_3007_fu_701_p2, operation Mode is: A2*(B:0x51).
DSP Report: register data_37_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3007_fu_701_p2.
DSP Report: operator mul_ln1118_3007_fu_701_p2 is absorbed into DSP mul_ln1118_3007_fu_701_p2.
DSP Report: Generating DSP add_ln703_4090_fu_69252_p2, operation Mode is: PCIN+A2*(B:0xcb).
DSP Report: register data_36_V_read_int_reg_reg is absorbed into DSP add_ln703_4090_fu_69252_p2.
DSP Report: operator add_ln703_4090_fu_69252_p2 is absorbed into DSP add_ln703_4090_fu_69252_p2.
DSP Report: operator mul_ln1118_3004_fu_771_p2 is absorbed into DSP add_ln703_4090_fu_69252_p2.
DSP Report: Generating DSP mul_ln1118_3002_fu_713_p2, operation Mode is: A2*(B:0xbe).
DSP Report: register data_35_V_read_int_reg_reg is absorbed into DSP mul_ln1118_3002_fu_713_p2.
DSP Report: operator mul_ln1118_3002_fu_713_p2 is absorbed into DSP mul_ln1118_3002_fu_713_p2.
DSP Report: Generating DSP add_ln703_4089_fu_69246_p2, operation Mode is: PCIN+A2*(B:0x14b).
DSP Report: register data_38_V_read_int_reg_reg is absorbed into DSP add_ln703_4089_fu_69246_p2.
DSP Report: operator add_ln703_4089_fu_69246_p2 is absorbed into DSP add_ln703_4089_fu_69246_p2.
DSP Report: operator mul_ln1118_3010_fu_693_p2 is absorbed into DSP add_ln703_4089_fu_69246_p2.
DSP Report: Generating DSP add_ln703_4089_fu_69246_p2, operation Mode is: PCIN+A2*(B:0x1d1).
DSP Report: register data_34_V_read_int_reg_reg is absorbed into DSP add_ln703_4089_fu_69246_p2.
DSP Report: operator add_ln703_4089_fu_69246_p2 is absorbed into DSP add_ln703_4089_fu_69246_p2.
DSP Report: operator mul_ln1118_2999_fu_699_p2 is absorbed into DSP add_ln703_4089_fu_69246_p2.
DSP Report: Generating DSP add_ln703_4089_reg_70639_reg, operation Mode is: PCIN+A2*(B:0x197).
DSP Report: register data_39_V_read_int_reg_reg is absorbed into DSP add_ln703_4089_reg_70639_reg.
DSP Report: register add_ln703_4089_reg_70639_reg is absorbed into DSP add_ln703_4089_reg_70639_reg.
DSP Report: operator add_ln703_4089_fu_69246_p2 is absorbed into DSP add_ln703_4089_reg_70639_reg.
DSP Report: operator mul_ln1118_3012_fu_782_p2 is absorbed into DSP add_ln703_4089_reg_70639_reg.
DSP Report: Generating DSP mul_ln1118_2982_fu_710_p2, operation Mode is: A''*(B:0x28f).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2982_fu_710_p2.
DSP Report: register zext_ln1116_275_cast129_reg_70554_reg is absorbed into DSP mul_ln1118_2982_fu_710_p2.
DSP Report: operator mul_ln1118_2982_fu_710_p2 is absorbed into DSP mul_ln1118_2982_fu_710_p2.
WARNING: [Synth 8-7129] Port ap_rst in module dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0 is either unconnected or has no load
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"myhls__GCB0/layer16_out_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "myhls__GCB0/layer16_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "myhls__GCB0/layer16_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "myhls__GCB0/layer16_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"myhls__GCB0/layer5_out_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 36 for RAM "myhls__GCB0/layer5_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "myhls__GCB0/layer5_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"myhls__GCB0/layer5_out_V_data_1_V_U/mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 36 for RAM "myhls__GCB0/layer5_out_V_data_1_V_U/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "myhls__GCB0/layer5_out_V_data_1_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"myhls__GCB0/layer5_out_V_data_2_V_U/mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 36 for RAM "myhls__GCB0/layer5_out_V_data_2_V_U/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "myhls__GCB0/layer5_out_V_data_2_V_U/mem_reg"
DSP Report: Generating DSP grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln1118_2907_fu_236_p2, operation Mode is: A2*(B:0x3fb7a).
DSP Report: register grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln1118_2907_fu_236_p2 is absorbed into DSP grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln1118_2907_fu_236_p2.
DSP Report: operator grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln1118_2907_fu_236_p2 is absorbed into DSP grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln1118_2907_fu_236_p2.
DSP Report: Generating DSP grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln1118_2910_fu_233_p2, operation Mode is: A2*(B:0x3fbba).
DSP Report: register grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln1118_2910_fu_233_p2 is absorbed into DSP grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln1118_2910_fu_233_p2.
DSP Report: operator grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln1118_2910_fu_233_p2 is absorbed into DSP grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln1118_2910_fu_233_p2.
DSP Report: Generating DSP grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln1118_fu_225_p2, operation Mode is: A2*(B:0x3faf4).
DSP Report: register grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln1118_fu_225_p2 is absorbed into DSP grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln1118_fu_225_p2.
DSP Report: operator grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln1118_fu_225_p2 is absorbed into DSP grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln1118_fu_225_p2.
DSP Report: Generating DSP grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln1118_2908_fu_237_p2, operation Mode is: A2*(B:0x3fb67).
DSP Report: register grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln1118_2908_fu_237_p2 is absorbed into DSP grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln1118_2908_fu_237_p2.
DSP Report: operator grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln1118_2908_fu_237_p2 is absorbed into DSP grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln1118_2908_fu_237_p2.
DSP Report: Generating DSP grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln708_4_fu_239_p2, operation Mode is: A2*(B:0x167).
DSP Report: register data_12_V_reg_448_reg is absorbed into DSP grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln708_4_fu_239_p2.
DSP Report: operator grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln708_4_fu_239_p2 is absorbed into DSP grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln708_4_fu_239_p2.
DSP Report: Generating DSP grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln708_3_fu_230_p2, operation Mode is: A2*(B:0x112).
DSP Report: register data_8_V_reg_428_reg is absorbed into DSP grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln708_3_fu_230_p2.
DSP Report: operator grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln708_3_fu_230_p2 is absorbed into DSP grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln708_3_fu_230_p2.
DSP Report: Generating DSP grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln708_6_fu_231_p2, operation Mode is: A2*(B:0x127).
DSP Report: register data_15_V_reg_463_reg is absorbed into DSP grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln708_6_fu_231_p2.
DSP Report: operator grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln708_6_fu_231_p2 is absorbed into DSP grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln708_6_fu_231_p2.
DSP Report: Generating DSP grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln1118_2911_fu_227_p2, operation Mode is: A2*(B:0x3fc97).
DSP Report: register grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln1118_2911_fu_227_p2 is absorbed into DSP grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln1118_2911_fu_227_p2.
DSP Report: operator grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln1118_2911_fu_227_p2 is absorbed into DSP grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln1118_2911_fu_227_p2.
DSP Report: Generating DSP grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln1118_2909_fu_238_p2, operation Mode is: A2*(B:0x3fc74).
DSP Report: register grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln1118_2909_fu_238_p2 is absorbed into DSP grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln1118_2909_fu_238_p2.
DSP Report: operator grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln1118_2909_fu_238_p2 is absorbed into DSP grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln1118_2909_fu_238_p2.
DSP Report: Generating DSP grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln708_2_fu_224_p2, operation Mode is: A2*(B:0x174).
DSP Report: register data_6_V_reg_418_reg is absorbed into DSP grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln708_2_fu_224_p2.
DSP Report: operator grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln708_2_fu_224_p2 is absorbed into DSP grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln708_2_fu_224_p2.
DSP Report: Generating DSP grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln708_1_fu_226_p2, operation Mode is: A2*(B:0x86).
DSP Report: register data_4_V_reg_408_reg is absorbed into DSP grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln708_1_fu_226_p2.
DSP Report: operator grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln708_1_fu_226_p2 is absorbed into DSP grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln708_1_fu_226_p2.
DSP Report: Generating DSP grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln708_fu_232_p2, operation Mode is: A2*(B:0xd8).
DSP Report: register data_1_V_reg_393_reg is absorbed into DSP grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln708_fu_232_p2.
DSP Report: operator grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln708_fu_232_p2 is absorbed into DSP grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln708_fu_232_p2.
DSP Report: Generating DSP grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln708_5_fu_228_p2, operation Mode is: A2*(B:0xf4).
DSP Report: register data_13_V_reg_453_reg is absorbed into DSP grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln708_5_fu_228_p2.
DSP Report: operator grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln708_5_fu_228_p2 is absorbed into DSP grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln708_5_fu_228_p2.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer7_out_V_data_2_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "layer7_out_V_data_2_V_U/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "layer7_out_V_data_2_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer7_out_V_data_1_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "layer7_out_V_data_1_V_U/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "layer7_out_V_data_1_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer7_out_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "layer7_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "layer7_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"layer17_out_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "layer17_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "layer17_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "layer17_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer4_out_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "layer4_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "layer4_out_V_data_0_V_U/mem_reg"
DSP Report: Generating DSP mul_ln1148_fu_5280_p2, operation Mode is: A*(B:0xa72).
DSP Report: operator mul_ln1148_fu_5280_p2 is absorbed into DSP mul_ln1148_fu_5280_p2.
DSP Report: operator mul_ln1148_fu_5280_p2 is absorbed into DSP mul_ln1148_fu_5280_p2.
DSP Report: Generating DSP mul_ln1148_fu_5280_p2, operation Mode is: (PCIN>>17)+(A:0xa72)*B.
DSP Report: operator mul_ln1148_fu_5280_p2 is absorbed into DSP mul_ln1148_fu_5280_p2.
DSP Report: operator mul_ln1148_fu_5280_p2 is absorbed into DSP mul_ln1148_fu_5280_p2.
DSP Report: Generating DSP mul_ln1148_fu_5280_p2, operation Mode is: (A:0x1e0a8)*B.
DSP Report: operator mul_ln1148_fu_5280_p2 is absorbed into DSP mul_ln1148_fu_5280_p2.
DSP Report: operator mul_ln1148_fu_5280_p2 is absorbed into DSP mul_ln1148_fu_5280_p2.
DSP Report: Generating DSP mul_ln1148_fu_5280_p2, operation Mode is: (PCIN>>17)+(A:0x1e0a8)*B.
DSP Report: operator mul_ln1148_fu_5280_p2 is absorbed into DSP mul_ln1148_fu_5280_p2.
DSP Report: operator mul_ln1148_fu_5280_p2 is absorbed into DSP mul_ln1148_fu_5280_p2.
DSP Report: Generating DSP mul_ln1148_1_fu_5312_p2, operation Mode is: A*(B:0xa72).
DSP Report: operator mul_ln1148_1_fu_5312_p2 is absorbed into DSP mul_ln1148_1_fu_5312_p2.
DSP Report: operator mul_ln1148_1_fu_5312_p2 is absorbed into DSP mul_ln1148_1_fu_5312_p2.
DSP Report: Generating DSP mul_ln1148_1_fu_5312_p2, operation Mode is: (PCIN>>17)+(A:0xa72)*B.
DSP Report: operator mul_ln1148_1_fu_5312_p2 is absorbed into DSP mul_ln1148_1_fu_5312_p2.
DSP Report: operator mul_ln1148_1_fu_5312_p2 is absorbed into DSP mul_ln1148_1_fu_5312_p2.
DSP Report: Generating DSP mul_ln1148_1_fu_5312_p2, operation Mode is: (A:0x1e0a8)*B.
DSP Report: operator mul_ln1148_1_fu_5312_p2 is absorbed into DSP mul_ln1148_1_fu_5312_p2.
DSP Report: operator mul_ln1148_1_fu_5312_p2 is absorbed into DSP mul_ln1148_1_fu_5312_p2.
DSP Report: Generating DSP mul_ln1148_1_fu_5312_p2, operation Mode is: (PCIN>>17)+(A:0x1e0a8)*B.
DSP Report: operator mul_ln1148_1_fu_5312_p2 is absorbed into DSP mul_ln1148_1_fu_5312_p2.
DSP Report: operator mul_ln1148_1_fu_5312_p2 is absorbed into DSP mul_ln1148_1_fu_5312_p2.
DSP Report: Generating DSP mul_ln1148_2_fu_5344_p2, operation Mode is: A*(B:0xa72).
DSP Report: operator mul_ln1148_2_fu_5344_p2 is absorbed into DSP mul_ln1148_2_fu_5344_p2.
DSP Report: operator mul_ln1148_2_fu_5344_p2 is absorbed into DSP mul_ln1148_2_fu_5344_p2.
DSP Report: Generating DSP mul_ln1148_2_fu_5344_p2, operation Mode is: (PCIN>>17)+(A:0xa72)*B.
DSP Report: operator mul_ln1148_2_fu_5344_p2 is absorbed into DSP mul_ln1148_2_fu_5344_p2.
DSP Report: operator mul_ln1148_2_fu_5344_p2 is absorbed into DSP mul_ln1148_2_fu_5344_p2.
DSP Report: Generating DSP mul_ln1148_2_fu_5344_p2, operation Mode is: (A:0x1e0a8)*B.
DSP Report: operator mul_ln1148_2_fu_5344_p2 is absorbed into DSP mul_ln1148_2_fu_5344_p2.
DSP Report: operator mul_ln1148_2_fu_5344_p2 is absorbed into DSP mul_ln1148_2_fu_5344_p2.
DSP Report: Generating DSP mul_ln1148_2_fu_5344_p2, operation Mode is: (PCIN>>17)+(A:0x1e0a8)*B.
DSP Report: operator mul_ln1148_2_fu_5344_p2 is absorbed into DSP mul_ln1148_2_fu_5344_p2.
DSP Report: operator mul_ln1148_2_fu_5344_p2 is absorbed into DSP mul_ln1148_2_fu_5344_p2.
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4211_reg_10086_pp0_iter1_reg_reg' and it is trimmed from '26' to '18' bits. [/home/coder/sparse-pixels/hls_proj/neutrino/model-16b/hls_full/myhls_prj/solution1/syn/verilog/dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0.v:438]
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3060_fu_567_p2, operation Mode is: A''*(B:0x345).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_30_V_read31_reg_10021_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3060_fu_567_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_30_V_read31_reg_10021_pp0_iter1_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3060_fu_567_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3060_fu_567_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3060_fu_567_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3069_fu_563_p2, operation Mode is: A''*(B:0x3ff49).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_39_ret_reg_1297_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3069_fu_563_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_39_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3069_fu_563_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3069_fu_563_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3069_fu_563_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4210_fu_9734_p2, operation Mode is: PCIN+A''*(B:0x3ff77).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_35_ret_reg_1102_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4210_fu_9734_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_35_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4210_fu_9734_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4210_fu_9734_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4210_fu_9734_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3065_fu_541_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4210_fu_9734_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4210_fu_9734_p2, operation Mode is: PCIN+A''*(B:0x89).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_36_ret_reg_1282_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4210_fu_9734_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_36_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4210_fu_9734_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4210_fu_9734_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4210_fu_9734_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3066_fu_554_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4210_fu_9734_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3064_fu_545_p2, operation Mode is: A''*(B:0x3ff54).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_34_ret_reg_1277_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3064_fu_545_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_34_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3064_fu_545_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3064_fu_545_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3064_fu_545_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4208_fu_9718_p2, operation Mode is: PCIN+A''*(B:0x3fec1).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_46_ret_reg_1327_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4208_fu_9718_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_46_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4208_fu_9718_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4208_fu_9718_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4208_fu_9718_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3177_fu_579_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4208_fu_9718_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4214_fu_9756_p2, operation Mode is: C+A''*(B:0x3ff8f).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_38_ret_reg_1292_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4214_fu_9756_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_38_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4214_fu_9756_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4214_fu_9756_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4214_fu_9756_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3068_fu_533_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4214_fu_9756_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4215_reg_10096_reg, operation Mode is: C+A''*(B:0xc1).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_45_ret_reg_1322_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4215_reg_10096_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_45_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4215_reg_10096_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4215_reg_10096_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4215_reg_10096_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4215_fu_9766_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4215_reg_10096_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3073_fu_532_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4215_reg_10096_reg.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3072_fu_535_p2, operation Mode is: A''*(B:0xbb).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_43_ret_reg_1312_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3072_fu_535_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_43_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3072_fu_535_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3072_fu_535_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3072_fu_535_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4213_reg_10091_reg, operation Mode is: PCIN+A''*(B:0x3ff5a).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_40_ret_reg_1302_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4213_reg_10091_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_40_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4213_reg_10091_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4213_reg_10091_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4213_reg_10091_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4213_fu_9750_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4213_reg_10091_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3070_fu_539_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4213_reg_10091_reg.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3063_fu_569_p2, operation Mode is: A''*(B:0x3ffed).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_33_ret_reg_1272_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3063_fu_569_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_33_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3063_fu_569_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3063_fu_569_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3063_fu_569_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4218_fu_9782_p2, operation Mode is: PCIN-A'':B''-C'.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4218_fu_9782_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4218_fu_9782_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4218_fu_9782_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4218_fu_9782_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4218_fu_9782_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4218_fu_9782_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4218_fu_9782_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4218_fu_9782_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4218_fu_9782_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4218_fu_9782_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4218_fu_9782_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4218_fu_9782_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3071_fu_543_p2, operation Mode is: A''*(B:0x3ffcd).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_41_ret_reg_1307_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3071_fu_543_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_41_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3071_fu_543_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3071_fu_543_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3071_fu_543_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4217_fu_9772_p2, operation Mode is: PCIN+A''*(B:0x3ffb1).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_48_ret_reg_1337_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4217_fu_9772_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_48_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4217_fu_9772_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4217_fu_9772_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4217_fu_9772_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3074_fu_552_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4217_fu_9772_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4222_fu_10015_p2, operation Mode is: PCIN+A2:B2+C'.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4221_reg_10116_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4222_fu_10015_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4222_fu_10015_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4222_fu_10015_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4222_fu_10015_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4222_fu_10015_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4222_fu_10015_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4222_fu_10015_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4191_fu_9632_p2, operation Mode is: C+A''*(B:0x3f86c).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_17_ret_reg_1202_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4191_fu_9632_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_17_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4191_fu_9632_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4191_fu_9632_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4191_fu_9632_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3048_fu_558_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4191_fu_9632_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3053_fu_557_p2, operation Mode is: A''*(B:0x3f963).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_23_ret_reg_1227_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3053_fu_557_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_23_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3053_fu_557_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3053_fu_557_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3053_fu_557_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4195_fu_9654_p2, operation Mode is: PCIN+A''*(B:0x3fced).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_24_ret_reg_1232_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4195_fu_9654_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_24_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4195_fu_9654_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4195_fu_9654_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4195_fu_9654_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3054_fu_542_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4195_fu_9654_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3049_fu_548_p2, operation Mode is: A''*(B:0x3fe7d).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_18_ret_reg_1207_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3049_fu_548_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_18_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3049_fu_548_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3049_fu_548_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3049_fu_548_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4194_fu_9644_p2, operation Mode is: PCIN+A''*(B:0x3fd57).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_27_ret_reg_1247_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4194_fu_9644_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_27_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4194_fu_9644_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4194_fu_9644_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4194_fu_9644_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3057_fu_570_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4194_fu_9644_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4195_reg_10066_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4195_reg_10066_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4195_reg_10066_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4195_fu_9654_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4195_reg_10066_reg.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3058_fu_565_p2, operation Mode is: A''*(B:0x3ff5a).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_28_ret_reg_1107_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3058_fu_565_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_28_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3058_fu_565_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3058_fu_565_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3058_fu_565_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4200_fu_9686_p2, operation Mode is: PCIN+A''*(B:0x3ff58).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_22_ret_reg_1222_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4200_fu_9686_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_22_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4200_fu_9686_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4200_fu_9686_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4200_fu_9686_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3052_fu_580_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4200_fu_9686_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3059_fu_551_p2, operation Mode is: A''*(B:0x3fea8).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_29_ret_reg_1252_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3059_fu_551_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_29_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3059_fu_551_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3059_fu_551_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3059_fu_551_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4199_fu_9676_p2, operation Mode is: PCIN+A''*(B:0x18a).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_26_ret_reg_1242_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4199_fu_9676_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_26_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4199_fu_9676_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4199_fu_9676_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4199_fu_9676_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3056_fu_556_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4199_fu_9676_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3055_fu_546_p2, operation Mode is: A''*(B:0x13a).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_25_ret_reg_1237_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3055_fu_546_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_25_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3055_fu_546_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3055_fu_546_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3055_fu_546_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4197_fu_9660_p2, operation Mode is: PCIN+A''*(B:0x160).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_21_ret_reg_1112_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4197_fu_9660_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_21_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4197_fu_9660_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4197_fu_9660_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4197_fu_9660_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3051_fu_577_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4197_fu_9660_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4198_fu_9670_p2, operation Mode is: C+A''*(B:0x3fe3c).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_19_ret_reg_1212_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4198_fu_9670_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_19_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4198_fu_9670_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4198_fu_9670_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4198_fu_9670_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3050_fu_534_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4198_fu_9670_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3045_fu_568_p2, operation Mode is: A''*(B:0x22e).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_12_ret_reg_1182_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3045_fu_568_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_12_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3045_fu_568_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3045_fu_568_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3045_fu_568_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4186_reg_10051_reg, operation Mode is: PCIN+A''*(B:0x3fb2f).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_15_ret_reg_1192_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4186_reg_10051_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_15_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4186_reg_10051_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4186_reg_10051_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4186_reg_10051_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4186_fu_9610_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4186_reg_10051_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3147_fu_560_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4186_reg_10051_reg.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3047_fu_564_p2, operation Mode is: A''*(B:0x3febb).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_14_ret_reg_1117_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3047_fu_564_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_14_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3047_fu_564_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3047_fu_564_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3047_fu_564_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4188_fu_9616_p2, operation Mode is: PCIN+A''*(B:0x3fd65).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_16_ret_reg_1197_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4188_fu_9616_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_16_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4188_fu_9616_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4188_fu_9616_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4188_fu_9616_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3148_fu_553_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4188_fu_9616_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4189_reg_10056_reg, operation Mode is: C+A''*(B:0x3fcf5).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_13_ret_reg_1187_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4189_reg_10056_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_13_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4189_reg_10056_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4189_reg_10056_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4189_reg_10056_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4189_fu_9626_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4189_reg_10056_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3046_fu_562_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4189_reg_10056_reg.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3044_fu_538_p2, operation Mode is: A''*(B:0x3ff4d).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_11_ret_reg_1177_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3044_fu_538_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_11_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3044_fu_538_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3044_fu_538_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3044_fu_538_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4183_fu_9594_p2, operation Mode is: PCIN+A''*(B:0x186).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_10_ret_reg_1172_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4183_fu_9594_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_10_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4183_fu_9594_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4183_fu_9594_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4183_fu_9594_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3043_fu_536_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4183_fu_9594_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4184_reg_10046_reg, operation Mode is: C+A''*(B:0x1cb).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_9_ret_reg_1167_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4184_reg_10046_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_9_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4184_reg_10046_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4184_reg_10046_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4184_reg_10046_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4184_fu_9604_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4184_reg_10046_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3042_fu_555_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4184_reg_10046_reg.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4185_fu_9881_p2, operation Mode is: PCIN+A''*(B:0x3fd1c).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_8_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4185_fu_9881_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_8_V_read_4_reg_10026_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4185_fu_9881_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4185_fu_9881_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4185_fu_9881_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3041_fu_566_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4185_fu_9881_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3039_fu_578_p2, operation Mode is: A''*(B:0x3fd18).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_6_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3039_fu_578_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_6_V_read_4_reg_10031_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3039_fu_578_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3039_fu_578_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3039_fu_578_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3037_reg_8995_reg, operation Mode is: (A''*(B:0x105))'.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_4_ret_reg_1147_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3037_reg_8995_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_4_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3037_reg_8995_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3037_reg_8995_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3037_reg_8995_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3037_fu_573_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3037_reg_8995_reg.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4178_fu_9843_p2, operation Mode is: PCIN+(A''*(B:0x12f))'.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_3_ret_reg_1142_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4178_fu_9843_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_3_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4178_fu_9843_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3036_reg_8991_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4178_fu_9843_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3036_fu_571_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4178_fu_9843_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4178_fu_9843_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4178_fu_9843_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3035_reg_8987_reg, operation Mode is: (A''*(B:0x3ffa4))'.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_2256_ret_reg_1137_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3035_reg_8987_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_2_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3035_reg_8987_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3035_reg_8987_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3035_reg_8987_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3035_fu_550_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3035_reg_8987_reg.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_fu_9572_p2, operation Mode is: (C:0xfffffffffc00)+A''*(B:0x3ffc3).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_1255_ret_reg_1132_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_fu_9572_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_1_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_fu_9572_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_fu_9572_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_fu_9572_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3133_fu_547_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_fu_9572_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4175_reg_10036_reg, operation Mode is: C+A''*(B:0x8e).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_0_ret_reg_1127_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4175_reg_10036_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_0_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4175_reg_10036_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4175_reg_10036_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4175_reg_10036_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4175_fu_9582_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4175_reg_10036_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_fu_576_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4175_reg_10036_reg.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3040_fu_537_p2, operation Mode is: A''*(B:0x56).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_7_ret_reg_1122_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3040_fu_537_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_7_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3040_fu_537_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3040_fu_537_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3040_fu_537_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4180_reg_10041_reg, operation Mode is: PCIN+A''*(B:0x3ff17).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_5_ret_reg_1152_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4180_reg_10041_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_5_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4180_reg_10041_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4180_reg_10041_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4180_reg_10041_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4180_fu_9588_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4180_reg_10041_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3038_fu_561_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4180_reg_10041_reg.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4181_fu_9862_p2, operation Mode is: PCIN+A:B+C.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4181_fu_9862_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4181_fu_9862_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4185_fu_9881_p2, operation Mode is: PCIN+A:B.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4185_fu_9881_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4185_fu_9881_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3067_fu_572_p2, operation Mode is: A''*(B:0x163).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_37_ret_reg_1287_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3067_fu_572_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_37_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3067_fu_572_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3067_fu_572_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3067_fu_572_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4205_fu_9702_p2, operation Mode is: PCIN+A''*(B:0x3fe6d).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_32_ret_reg_1267_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4205_fu_9702_p2.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_32_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4205_fu_9702_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4205_fu_9702_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4205_fu_9702_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3062_fu_574_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4205_fu_9702_p2.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4206_reg_10081_reg, operation Mode is: C+A''*(B:0x3fe09).
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/kernel_data_V_31_ret_reg_1262_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4206_reg_10081_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/data_31_V_read_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4206_reg_10081_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4206_reg_10081_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4206_reg_10081_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4206_fu_9712_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4206_reg_10081_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3061_fu_544_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4206_reg_10081_reg.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4222_fu_10015_p2, operation Mode is: PCIN+A:B+C'.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4206_reg_10081_pp0_iter1_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4222_fu_10015_p2.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4222_fu_10015_p2 is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4222_fu_10015_p2.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"myhls__GCB2/layer8_out_V_data_2_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "myhls__GCB2/layer8_out_V_data_2_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"myhls__GCB2/layer8_out_V_data_1_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "myhls__GCB2/layer8_out_V_data_1_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"myhls__GCB2/layer8_out_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "myhls__GCB2/layer8_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"myhls__GCB2/layer2_out_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 36 for RAM "myhls__GCB2/layer2_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "myhls__GCB2/layer2_out_V_data_0_V_U/mem_reg"
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:09 ; elapsed = 00:02:21 . Memory (MB): peak = 4396.215 ; gain = 2257.445 ; free physical = 689806 ; free virtual = 789290
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+-------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name              | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|myhls__GCB0              | layer16_out_V_data_0_V_U/mem_reg | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|myhls__GCB0              | layer5_out_V_data_0_V_U/mem_reg  | 3 K x 39(READ_FIRST)   | W |   | 3 K x 39(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 4,1             | 
|myhls__GCB0              | layer5_out_V_data_1_V_U/mem_reg  | 3 K x 39(READ_FIRST)   | W |   | 3 K x 39(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 4,1             | 
|myhls__GCB0              | layer5_out_V_data_2_V_U/mem_reg  | 3 K x 39(READ_FIRST)   | W |   | 3 K x 39(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 4,1             | 
|layer7_out_V_data_2_V_U  | mem_reg                          | 3 K x 16(READ_FIRST)   | W |   | 3 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|layer7_out_V_data_1_V_U  | mem_reg                          | 3 K x 16(READ_FIRST)   | W |   | 3 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|layer7_out_V_data_0_V_U  | mem_reg                          | 3 K x 16(READ_FIRST)   | W |   | 3 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|layer17_out_V_data_0_V_U | mem_reg                          | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|layer4_out_V_data_0_V_U  | mem_reg                          | 3 K x 16(READ_FIRST)   | W |   | 3 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|myhls__GCB2              | layer8_out_V_data_2_V_U/mem_reg  | 81 x 16(READ_FIRST)    | W |   | 81 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|myhls__GCB2              | layer8_out_V_data_1_V_U/mem_reg  | 81 x 16(READ_FIRST)    | W |   | 81 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|myhls__GCB2              | layer8_out_V_data_0_V_U/mem_reg  | 81 x 16(READ_FIRST)    | W |   | 81 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|myhls__GCB2              | layer2_out_V_data_0_V_U/mem_reg  | 3 K x 39(READ_FIRST)   | W |   | 3 K x 39(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 4,1             | 
+-------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+-------------------------------------------------------------------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                              | DSP Mapping                        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------------------------------------------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|myhls                                                                    | C+A''*(B:0x33)                     | 16     | 6      | 24     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x2f)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x26)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x2e)                  | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x15)                       | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A:B''+C'                      | 1      | 18     | 21     | -      | -1     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe0f)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x15e)                    | 16     | 9      | 26     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff4f)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff28)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe91)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fef3)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xc2)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x9a)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A''*(B:0x96)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fdc3)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x123)                    | 16     | 9      | 27     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x168)                 | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3fda2)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fccd)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffba)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffa5)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffb3)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0xd7)                     | 16     | 8      | 26     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x33)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x35)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fdc8)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fd59)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fdd1)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x57)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A'':B''+C'                    | 3      | 18     | 23     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffb3)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0xed)                     | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x8a)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x103)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x13d)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A''*(B:0x11d)                 | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1c2)                 | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x132)                 | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3ff52)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff50)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff77)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffdd)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffd4)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffd2)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x47)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x68)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xb0)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x87)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffa2)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0xa8)                     | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x2c)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x36)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A''*(B:0x3b)                  | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3fcfd)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x209)                    | 16     | 10     | 27     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffa8)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff93)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff8f)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff95)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffa4)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffa9)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (A2*(B:0x56))'                     | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+(A2*(B:0x7d))'                   | 16     | 7      | 24     | -      | 24     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x17c)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff13)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff44)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+A:B+C)'                      | 8      | 18     | 26     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3ffd2)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff92)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffd7)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffd9)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x1bf)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x135)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x13c)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+(A:0x0):B''+C'                | 30     | 18     | 25     | -      | -1     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C'+A''*(B:0x15)                    | 16     | 5      | 22     | -      | 23     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | -C'+A''*(B:0x19)+1-1               | 16     | 5      | 20     | -      | 22     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x2b)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x35)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xdd)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffc7)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffd6)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff15)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff35)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff28)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff4e)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff8d)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff8a)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffbb)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff8c)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff85)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x59)                     | 16     | 7      | 24     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffe7)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffea)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffd5)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffd4)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x2c)                     | 16     | 6      | 23     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffc9)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffcf)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffbb)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff89)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff92)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe75)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe6c)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xc7)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xa5)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A''*(B:0xc8)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xae)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xc3)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xab)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xde)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff9e)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A:B+C                         | 7      | 18     | 25     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe8d)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fd14)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fee2)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe98)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fef6)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fddd)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fda9)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fdf3)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fdd8)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffea)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffe3)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x34)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffeb)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A:B+C                         | 5      | 18     | 23     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe57)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x14f)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x109)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffa2)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffb2)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xd7)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xf9)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffc5)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffd1)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x17)                     | 16     | 5      | 22     | -      | 22     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff6b)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x137)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1a8)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3fedb)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe56)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fede)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3feb7)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x2d)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+(A:0x0):B''+C'                | 30     | 16     | 21     | -      | -1     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fee9)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3febe)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fefb)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x28c)                    | 16     | 10     | 26     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fecd)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe0b)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fedf)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffca)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffce)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffda)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffa7)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff9b)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x63)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x52)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x67)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x67)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+A:B+C)'                      | 6      | 18     | 24     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3ff31)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x8a)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x85)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x8b)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe98)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3feae)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe9c)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffc9)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x6d)                     | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff7a)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff6c)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff57)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff38)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff4e)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0xe5)                     | 16     | 8      | 25     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xed)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x9a)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x83)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3ff87)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff9d)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffa1)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff9e)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff96)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffb7)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff8f)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fd9f)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fd59)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe64)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe9e)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe9a)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe4b)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fec2)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x15b)                    | 16     | 9      | 26     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe32)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fedd)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fcbd)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3f94c)                    | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fb11)                    | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fbe1)                    | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fac8)                    | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fedc)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3feed)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3febd)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x262)                    | 16     | 10     | 26     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fed6)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe93)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe49)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe2e)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fc09)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fd19)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x99)                     | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe83)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3feb5)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fec5)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3feef)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff1c)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff0b)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff4c)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff53)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff6a)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x194)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff71)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xd5)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x9e)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xa3)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3ff03)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff73)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff4a)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff42)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x12b)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x105)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff50)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff05)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff5d)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff4a)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x8e)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A'':B''+C'                    | 2      | 18     | 24     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fc16)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x138)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff0e)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x117)                    | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x95)                     | 16     | 8      | 27     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff2e)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff39)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+A:B+C)'                      | 9      | 18     | 27     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C'+A''*(B:0x2c)                    | 16     | 6      | 16     | -      | 23     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff8c)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x6a)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x54)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x284)                      | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fef2)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3feb3)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A:B+C                         | 9      | 18     | 27     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fee5)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe7d)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fed9)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe69)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe86)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe88)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe8c)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x8e)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x8b)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x9f)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff58)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fcfd)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fd3b)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe6b)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff1b)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3feed)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fcd8)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fcea)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fd29)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fc49)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fd8d)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff69)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffbb)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff99)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x33)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x2a)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A'':B''+C'                    | 5      | 18     | 22     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x29)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+(A:0x0):B''+C'                | 30     | 17     | 22     | -      | -1     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+A:B+C)'                      | 5      | 18     | 24     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x228)                      | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fee1)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A2*(B:0x3a)                        | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A2*(B:0x3b)                   | 16     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x3b)                  | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe7b)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fed9)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe52)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3febb)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x124)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x115)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x173)                 | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A''*(B:0x10f)                 | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xe9)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xb8)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xa8)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3feef)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff06)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff32)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x5c)                     | 16     | 7      | 19     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x97)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A:B+C                         | 7      | 18     | 25     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x52)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x5b)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x5e)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffc5)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A:B+C                         | 6      | 18     | 24     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | (A''*(B:0x3fea0))'                 | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myhls                                                                    | A''*(B:0x3fef1)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x10a)                    | 16     | 9      | 26     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x105)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x16b)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff63)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff37)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffe7)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x148)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x144)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff32)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x10a)                    | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x11f)                 | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x138)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3feb8)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x107)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff75)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+A:B+C)'                      | 8      | 18     | 26     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (D'+A'')*(B:0x26)                  | 16     | 6      | -      | 16     | 23     | 2    | 0    | -    | 1    | 0     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xf1)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xb7)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x89)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xcb)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x193)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x128)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x17b)                 | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1e9)                 | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x133)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x192)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x169)                 | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1aa)                 | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3ffd5)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x36)                     | 16     | 6      | 23     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fecc)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe70)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fea3)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fea2)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe0b)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xe9)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x8f)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xa7)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x87)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x8e)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3ffaa)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x8a)                     | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xaf)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xdd)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xe1)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A''*(B:0x9d)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xb5)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xf4)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xa4)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3ff3d)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff5e)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffe3)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+(A2*(B:0x19))'                   | 16     | 5      | 20     | -      | 22     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x2e)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A''*(B:0x3d)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x55)                     | 16     | 7      | 24     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fc43)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fdb2)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fd2f)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff16)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x255)                      | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fefd)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fea5)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+A:B+C)'                      | 9      | 18     | 27     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x103)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1a2)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A''*(B:0x1e7)                 | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3fa68)                    | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe29)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fef4)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fefd)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fee6)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x5b)                     | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff3d)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff71)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff63)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xeb)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xdd)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xaa)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3ffae)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff7b)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff49)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff1f)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fdb6)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffcd)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x51)                     | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe87)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe8b)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3feed)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fee8)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff42)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff7a)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fcef)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fc2f)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fee4)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x4a)                     | 16     | 7      | 24     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fa44)                    | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffac)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x62)                     | 16     | 7      | 24     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x77)                     | 16     | 7      | 24     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x5d)                     | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x52)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3ff3e)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff52)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff3e)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff30)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff58)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0xc7)                     | 16     | 8      | 25     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff25)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff3e)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff73)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x12b)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x137)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x16b)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3feda)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff9a)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffa7)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x5d)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x71)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x75)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x4c)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3ff25)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xbe)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xc3)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffa4)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffa2)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffc6)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffcf)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff57)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff64)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff0d)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff0b)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff72)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff62)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff03)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff3d)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe4f)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x5e)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x6d)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x4e)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A'':B''+C'                    | 3      | 18     | 23     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffc6)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe22)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fec5)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x17)                       | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+(A:0x0):B''+C'                | 30     | 17     | 21     | -      | -1     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x1b)                       | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x17)                  | 16     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x57)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x58)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x62)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xd4)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xcd)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff21)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff4f)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xe9)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x52)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x79)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x52)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x4a)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3ff68)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff1b)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe35)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe67)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffcc)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x5a)                     | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x62)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A''*(B:0x5d)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffea)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x2d)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x32)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe82)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x162)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x137)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x1a0)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x122)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x152)                 | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x135)                 | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3ff6b)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff39)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff8f)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff91)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x17)                     | 16     | 5      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x28d)                      | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+A:B+C)'                      | 14     | 18     | 32     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3fe23)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x171)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x117)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x132)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3ff69)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff4b)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff15)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff22)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff6f)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x7b)                     | 16     | 7      | 26     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x5d)                  | 16     | 7      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x6b)                  | 16     | 7      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x52)                  | 16     | 7      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fcb9)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fa24)                    | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fdd3)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fc0b)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fd6e)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe64)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x131)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x19a)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff4f)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff1e)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff1c)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff2c)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fee4)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fd07)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3f686)                    | 17     | 13     | -      | -      | 30     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3f694)                    | 17     | 13     | -      | -      | 30     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3feec)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe39)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe4c)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x134)                    | 16     | 9      | 26     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C'+A''*(B:0x5e)                    | 16     | 7      | 16     | -      | 24     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff3c)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff54)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff74)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff51)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x86)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x97)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe67)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fed4)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xf5)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+A'':B''+C')'                 | 2      | 18     | 24     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xf4)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x9a)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xc4)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff3f)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff74)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff6e)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff9d)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffb5)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffbd)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffd6)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffc9)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffc6)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3feed)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fece)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fef2)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3feb1)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x45)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x64)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff61)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff61)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff92)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffd3)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffd6)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffb3)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffb9)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff9b)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffb6)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff98)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffb3)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fcab)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffa3)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff8a)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff86)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff6e)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff5b)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff58)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x95)                     | 16     | 8      | 25     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffb6)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffa9)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff85)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffd9)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffce)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffd4)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0xee)                     | 16     | 8      | 26     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3fef2)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x1e8)                    | 16     | 9      | 26     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A*(B:0x10f)                      | 17     | 9      | 26     | -      | 28     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3ffe3)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (A''*(B:0x20c))'                   | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myhls                                                                    | A''*(B:0x3ff42)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x130)                    | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff8e)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff32)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x12b)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x152)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | (A2*(B:0x3fecc))'                  | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x1dd)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x109)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x116)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff1b)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff45)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff74)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x156)                    | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff57)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0xde)                     | 16     | 8      | 25     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xc1)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xaa)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff77)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff7d)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff57)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x99)                     | 16     | 8      | 25     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x92)                     | 16     | 8      | 26     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x6e)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffd2)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A:B+C                         | 6      | 18     | 24     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x241)                    | 16     | 10     | 32     | -      | 33     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A2*(B:0x2e)                        | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+(A:0x0):B2+C'                 | 30     | 17     | 22     | -      | -1     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A2*(B:0x2b)                      | 16     | 6      | 23     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x31)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+(A:0x0):B''+C'                | 30     | 16     | 22     | -      | -1     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3fda2)                     | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A2*(B:0x3fc92)                     | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff7d)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff51)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff68)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff76)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff6b)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fd7d)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fa25)                    | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffb2)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffa1)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffac)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x92)                     | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x5c)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x74)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x5e)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+(A:0x0):B''+C'                | 30     | 18     | 23     | -      | -1     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fee7)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x162)                    | 16     | 9      | 26     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffcc)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x3a)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A:B''+C'                      | 1      | 18     | 22     | -      | -1     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffea)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x32)                     | 16     | 6      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x19)                       | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x16)                  | 16     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x8b)                     | 16     | 8      | 26     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x92)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3ff4c)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffba)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff3f)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xa9)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A''*(B:0xc5)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x9a)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xd9)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3ffba)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffb3)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x94)                     | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff59)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x10a)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A''*(B:0x107)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x131)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff2c)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x5e)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff9c)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff8c)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffd4)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xdf)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xa2)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff69)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff28)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x10e)                    | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff6f)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff1e)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff7d)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff74)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff57)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff36)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fc3d)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fc56)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fdf5)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fd7a)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fec3)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff71)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff3b)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x136)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x13f)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A2*(B:0x86)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A2*(B:0xd9)                   | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x15f)                    | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x3ffaf)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff9a)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fc9e)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fd47)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x3feb5)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | (A2*(B:0x3fed7))'                  | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myhls                                                                    | A''*(B:0x3feec)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3f943)                    | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff72)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x149)                    | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xa1)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x94)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff86)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fee9)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe1b)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe9a)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C'+A''*(B:0x36)                    | 16     | 6      | 23     | -      | 24     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|myhls                                                                    | (D'+A'')*(B:0x12f)                 | 16     | 9      | -      | 16     | 26     | 2    | 0    | -    | 1    | 0     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x3ff0f)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff51)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff76)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff67)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fee1)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fee5)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fea3)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff98)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff99)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff18)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0xb9)                     | 16     | 8      | 25     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x34)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+(A:0x0):B''+C'                | 30     | 17     | 22     | -      | -1     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x7b)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffd5)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffcc)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x2e)                     | 16     | 6      | 23     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | (PCIN+A:B+C)'                      | 6      | 18     | 24     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x31)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | PCIN+A2:B2+C                       | 4      | 18     | 22     | -      | -1     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fe16)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fea5)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xc8)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x9d)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff79)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x3feb9)                  | 17     | 10     | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3fdd3)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | C+A''*(B:0x8b)                     | 16     | 8      | 26     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|myhls                                                                    | A''*(B:0x96)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xc1)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ff9c)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0xd5)                     | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffb2)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myhls                                                                    | A''*(B:0x3ffb9)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x26)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C'+(A2*(B:0x35))'                  | 16     | 6      | 18     | -      | 23     | 1    | 0    | 1    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x1b)                       | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | PCIN+(A:0x0):B''+C'                | 30     | 16     | 21     | -      | -1     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x1a)                     | 16     | 5      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x71)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x7a)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x59)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x4a)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x47)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x66)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x6c)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x69)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x4e)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x49)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x45)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x66)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffce)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x54)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffd2)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | PCIN+A:B+C                         | 6      | 18     | 24     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x116)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1cf)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffa1)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffa9)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff95)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff96)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x29e)                      | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3fedd)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | PCIN+A:B+C                         | 9      | 18     | 27     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x2a)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A:B''+C'                      | 1      | 18     | 22     | -      | -1     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffad)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffb5)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffbd)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x2f)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x39)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffcd)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffce)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3fec6)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3fd22)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3fcd7)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3fe0e)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3fee2)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3feb5)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff8b)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x76)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x55)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff93)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff9e)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffa2)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffb6)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffb4)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffa1)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff98)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3f67c)                    | 17     | 13     | -      | -      | 30     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3f75d)                    | 17     | 13     | -      | -      | 30     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3f617)                    | 17     | 13     | -      | -      | 30     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A2*(B:0x3fa87)                     | 17     | 12     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A2*(B:0x3fbbf)                     | 17     | 12     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xe2)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x97)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xe3)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff86)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | PCIN+A:B+C                         | 7      | 18     | 25     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x1a)                       | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1b)                  | 16     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffe9)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff13)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff3e)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff1d)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xc6)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xe6)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xd3)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xb2)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xf5)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xb1)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xeb)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xda)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffa7)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+A:B+C)'                      | 7      | 18     | 25     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff1f)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff24)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x6b)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x55)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff4d)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff24)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A2*(B:0x58)                        | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A2*(B:0x7b)                   | 16     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x65)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff15)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x27)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+(A:0x0):B''+C'                | 30     | 17     | 22     | -      | -1     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff99)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff9e)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x5b)                     | 16     | 7      | 24     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x71)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffdd)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffdd)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+A:B+C)'                      | 6      | 18     | 24     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x95)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xaa)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffbd)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x9c)                     | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x93)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffa8)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff9a)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff85)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3fec5)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3fef7)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x17f)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1a7)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x170)                 | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x171)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x16b)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x12f)                 | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x13b)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x10b)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x11f)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+A:B)'                        | 8      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x27)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x36)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff57)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xd6)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xd7)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+(A:0x0):B2+C'                 | 30     | 16     | 24     | -      | -1     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xa5)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x97)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xa3)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+A:B+C)'                      | 7      | 18     | 25     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff8e)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x59)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x66)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x49)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x7d)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x71)                     | 16     | 7      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xd4)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xcb)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xb8)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x9b)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | PCIN+A''*(B:0xe4)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xac)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x63)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x56)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x4e)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x4b)                  | 16     | 7      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x5f)                  | 16     | 7      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x6f)                  | 16     | 7      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | PCIN+A'':B''+C'                    | 5      | 18     | 23     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A2:B2+C'                      | 2      | 18     | 23     | -      | -1     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+(A:0x0):B''+C')'             | 30     | 16     | 17     | -      | -1     | 0    | 2    | 1    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffa4)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff9f)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3fe77)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3fe07)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x1af)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1e6)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x153)                 | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff83)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0xbd)                     | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x92)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3fbbf)                    | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3fbe8)                    | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff87)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff94)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff89)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff87)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x73)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x56)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x4c)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x59)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A:B''+C'                      | 1      | 18     | 23     | -      | -1     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | PCIN+A:B                           | 6      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xb1)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xc8)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xb2)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xf7)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x89)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3fd2b)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3fdd2)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3fc2e)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3fd5a)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3fc42)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3fc95)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff12)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff63)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3fe2e)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3fec3)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff5b)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xc6)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x8e)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x39)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+(A:0x0):B''+C'                | 30     | 17     | 22     | -      | -1     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x3b)                     | 16     | 6      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x34)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffed)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | PCIN+A:B+C                         | 6      | 18     | 24     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffac)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x56)                     | 16     | 7      | 24     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x52)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x47)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x5b)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffce)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffd5)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x39)                     | 16     | 6      | 23     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffb2)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff86)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffb5)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffac)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff09)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff32)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff37)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff64)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff61)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A2*(B:0x94)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A2*(B:0xb0)                   | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C'+A''*(B:0xd6)                    | 16     | 8      | 25     | -      | 26     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xfd)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xbd)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xf3)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x8d)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | PCIN+(A:0x0):B''+C'                | 30     | 16     | 24     | -      | -1     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x85)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xb7)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | PCIN+A''*(B:0xf9)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xc5)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x83)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xcd)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xd9)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xde)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x98)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xda)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xbc)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xf4)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xf9)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff8d)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffbd)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff0f)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff76)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff1b)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff6d)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff30)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff44)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff1c)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3fe4e)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x11b)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1c2)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff24)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x176)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x15f)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff52)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff34)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff77)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff18)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x1d)                       | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+(A:0x0):B2+C'                 | 30     | 16     | 21     | -      | -1     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffe5)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffe6)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffe6)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffe7)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x2d)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x31)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x54)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x6e)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffc6)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x6b)                     | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff6a)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff22)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff25)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff76)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x3d)                     | 16     | 6      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x23)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x2d)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x2e)                  | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x36)                     | 16     | 6      | 23     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+A:B)'                        | 5      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x2f)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | (PCIN+(A:0x0):B''+C')'             | 30     | 16     | 22     | -      | -1     | 0    | 2    | 1    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x2e)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x37)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x2c)                  | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffc6)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffcd)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x51)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x6f)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x65)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x54)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A'':B''+C'                    | 5      | 18     | 16     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x69)                     | 16     | 7      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffd2)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x6e)                     | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff2d)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x125)                    | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3fced)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3fd60)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3fd56)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x33)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x23)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x29)                  | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x23)                     | 16     | 6      | 23     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+A:B)'                        | 5      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x3b)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x29)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+(A:0x0):B''+C'                | 30     | 17     | 22     | -      | -1     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | PCIN+A:B+C'                        | 5      | 18     | 22     | -      | -1     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A:B''+C'                      | 1      | 18     | 22     | -      | -1     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3fe5b)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3fee9)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x17)                       | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | PCIN+A:B+C                         | 4      | 18     | 22     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x39)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x35)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffed)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x13)                     | 16     | 5      | 22     | -      | 22     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x34)                     | 16     | 6      | 22     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3fdcd)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3fea2)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x230)                    | 16     | 10     | 26     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffc5)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x49)                     | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x4c)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffd2)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffd5)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x6a)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x5a)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x65)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x4e)                  | 16     | 7      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x4e)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A'':B''+C'                    | 3      | 18     | 23     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+A'':B''+C)'                  | 6      | 18     | 24     | -      | -1     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x17)                       | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x13)                  | 16     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x17)                  | 16     | 5      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A2*(B:0x3ff8b)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A2*(B:0x3ffaf)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x87)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xde)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ffa5)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x83)                     | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x86)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff7a)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff3b)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff63)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff7a)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff33)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff65)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (D'+A'')*(B:0xa4)                  | 16     | 8      | -      | 16     | 25     | 2    | 0    | -    | 1    | 0     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xd0)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xb1)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x9a)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xe5)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB0  | A''*(B:0x3ff3a)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xc2)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xb9)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x93)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x74)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x62)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x79)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x68)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x64)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x5f)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x79)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x76)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x53)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x62)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x6d)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x46)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+(A:0x0):B''+C'                | 30     | 17     | 23     | -      | -1     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x68)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x69)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3ff95)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x31)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x3a)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x2e)                  | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x19)                       | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x13)                  | 16     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+(A:0x0):B2+C'                 | 30     | 16     | 20     | -      | -1     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | (A''*(B:0x3fdf7))'                 | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3fd2e)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3fcaa)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3fd96)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3ffa6)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3ff97)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3ffb2)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3ffe3)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3fdef)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3fde6)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3fde6)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3fd8a)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3fd50)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x17)                     | 16     | 5      | 21     | -      | 22     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x2d)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x2f)                  | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+A:B)'                        | 5      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3ffce)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x34)                     | 16     | 6      | 23     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3ff6e)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3ff3d)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3f736)                    | 17     | 13     | -      | -      | 30     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3fb39)                    | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3f818)                    | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3fa50)                    | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xd9)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xbe)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xa4)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3ff94)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3ff99)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3ffb1)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3ffca)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3ffce)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3ffdb)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x6d)                     | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | C+A''*(B:0x3ffeb)                  | 17     | 6      | 21     | -      | 22     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x5c)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x6f)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x67)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3ffbb)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3ffa6)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3ff9d)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3ffbd)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3fe81)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3fee1)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3fed7)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3ff2d)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3ff61)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3ff7d)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x6c)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+(A:0x0):B''+C'                | 30     | 18     | 23     | -      | -1     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x65)                     | 16     | 7      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x73)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x68)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3fe43)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3fed0)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3fe8c)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3fe87)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3fe2c)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3fea7)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3fe1b)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3ffa4)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3ff92)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3ffba)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3ffae)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3fd2b)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3fced)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3fc71)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3fdcf)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3fde2)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3fd4f)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3fdb2)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3fec3)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3fef6)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3feca)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3fe13)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3fef5)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x130)                    | 16     | 9      | 26     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3ff9e)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3ff98)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB5  | A''*(B:0x3ff92)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xf2)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xec)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xf3)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xdd)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xb4)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x97)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xd9)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x9d)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x85)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+(A:0x0):B''+C'                | 30     | 18     | 24     | -      | -1     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3ffb9)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3ffb2)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x6a)                     | 16     | 7      | 24     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3fef1)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x153)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x131)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x153)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x11f)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x147)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x6f)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x59)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3ffa7)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x4e)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x56)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x6e)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3fdbc)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3fd1e)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3fda7)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3ffa8)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3ff8f)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0xbc)                     | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x133)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x141)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x152)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3ff67)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x128)                    | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x117)                 | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x134)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x10d)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x16c)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x122)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x107)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3feb0)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x15a)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x147)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3fe88)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3ff79)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3ff1f)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3ff42)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3ff44)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3ff54)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3ff35)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3ff73)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3ff6c)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3ff54)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xdb)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xa9)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x96)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x8b)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x93)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3fe6e)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3fe8d)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3fe8d)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x168)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1a0)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3fea8)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3fe63)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x12b)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x138)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3fecb)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3ff43)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xd1)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xd3)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xef)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3ff3d)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3ff2b)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xb0)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xf7)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xa6)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x8a)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x8d)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x92)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+A:B)'                        | 7      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3ff17)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3ff4b)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3ff45)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3ff1e)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xba)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xe5)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xcc)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xbb)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xc2)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xf5)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x85)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3ffd4)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3ffc5)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3ff54)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3ff57)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x3b)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3ffe6)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | PCIN+A:B+C                         | 6      | 18     | 24     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x154)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x103)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3febc)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x12a)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x199)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x176)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x14b)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x135)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x77)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x43)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | PCIN+A''*(B:0x6c)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3ff8c)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3ffad)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3ffa9)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3ff8f)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3ffb4)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3ff86)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3ffb9)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xb6)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3ffb2)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3ff97)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | PCIN+A:B+C                         | 7      | 18     | 25     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3ffd2)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3ffcc)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3ffd4)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3fe0d)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3fe26)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3fe3b)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3fe2f)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3fe6f)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3feab)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A2*(B:0x3feac)                     | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A2*(B:0x130)                     | 16     | 9      | 26     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3fedb)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3fec5)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3febb)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3fee3)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3fea9)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x18c)                    | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x184)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x10c)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x126)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3fe05)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3fea4)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x105)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x127)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x132)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x125)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x130)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x13d)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x17e)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xcf)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A'':B''+C'                    | 6      | 18     | 16     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3ffb3)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3ffab)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3ffa9)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x174)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x107)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | PCIN+A''*(B:0x137)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x125)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x182)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x183)                 | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x125)                 | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x119)                 | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x12b)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x135)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x119)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x1c3)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x17c)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x161)                 | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x139)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x133)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x15e)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x121)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1b0)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1ab)                 | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x156)                 | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3ff52)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3ff6e)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3ff6c)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3ff61)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3ff63)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB6  | A''*(B:0x3ff5f)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x11a)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x198)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x170)                 | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x126)                 | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ff12)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ff46)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3fe81)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3fec5)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3fed9)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ffa5)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ff8c)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3fb85)                    | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ff2d)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x11b)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+A:B+C)'                      | 14     | 18     | 32     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x12b)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+A:B+C)'                      | 9      | 18     | 27     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x61)                     | 16     | 7      | 25     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ff9d)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x4b)                     | 16     | 7      | 25     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x1a)                     | 16     | 5      | 22     | -      | 22     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x2f)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ffe9)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | PCIN+A:B+C                         | 5      | 18     | 23     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ff8f)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x2e)                     | 16     | 6      | 23     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ffeb)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ffb1)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ffb7)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x143)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1c6)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3fc11)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ffdb)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3fe9c)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x2c)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+(A:0x0):B''+C'                | 30     | 18     | 22     | -      | -1     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x15)                       | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A:B''+C'                      | 1      | 18     | 21     | -      | -1     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x79)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | PCIN+(A:0x0):B2+C'                 | 30     | 16     | 23     | -      | -1     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x67)                     | 16     | 7      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x64)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x5c)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x62)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | PCIN+A''*(B:0x58)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ffcc)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x5c)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x5a)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB7  | A''*(B:0x3ff98)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ff6a)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ff2f)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ffaf)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ffbb)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ff9a)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ff5a)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ff50)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ff5d)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ff39)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ff85)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ffaf)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xf6)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x9b)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ff45)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ff5e)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xc7)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x89)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x9e)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | PCIN+A''*(B:0x85)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ff61)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ff51)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ff61)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xe1)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x99)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x8d)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x8f)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ff4b)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ff63)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0xc6)                     | 16     | 8      | 25     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ff57)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ff7d)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ff33)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ff26)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ff3c)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ff56)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x143)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x125)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ff0a)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x112)                    | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x1d8)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1a5)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1b4)                 | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x13f)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x160)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x127)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ffd3)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C'+A''*(B:0x29)                    | 16     | 6      | 17     | -      | 23     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x36)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x32)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ffe6)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x3b)                     | 16     | 6      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ff93)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ffa6)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ff46)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ff5e)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ff63)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ff17)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xd2)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x8d)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xd2)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xb3)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xfa)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xd7)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ff16)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ff58)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ff69)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ff76)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x54)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+(A:0x0):B2+C')'              | 30     | 16     | 23     | -      | -1     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ffd3)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ffd3)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ffd6)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x56)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ffc7)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+A:B+C)'                      | 7      | 18     | 25     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ffce)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ffcb)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x49)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x79)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x72)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x6d)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x7b)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x74)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x72)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ff8a)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3feed)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3fed5)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3feba)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ff6d)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ff1f)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x15d)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ff6f)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x12c)                    | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ffcd)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ffd1)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ffce)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xa6)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xb0)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xef)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ffe3)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ffe5)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ffcf)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ffcc)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ffd4)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x2a)                     | 16     | 6      | 23     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xe1)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xab)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xd8)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xe6)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xd9)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x92)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x9c)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xb5)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xf2)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xa5)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xb9)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ff22)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ff3d)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ff38)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ff58)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ff17)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ff48)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ffcf)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ffd9)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ffda)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ffd6)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x2a)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x33)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x32)                  | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ffd5)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ffc7)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ffda)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x3b)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ffe6)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | PCIN+A:B+C                         | 5      | 18     | 23     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A2*(B:0x3ffe9)                     | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A2*(B:0x3ffe3)                     | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A2*(B:0x1a)                      | 16     | 5      | 22     | -      | 22     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ff30)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ff6b)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ff67)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ff6f)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ff50)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ff77)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ff2a)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ff6b)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ff2f)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ff0b)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ff36)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ff24)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x1d)                       | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+(A:0x0):B''+C'                | 30     | 17     | 21     | -      | -1     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ffed)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ffe3)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x31)                     | 16     | 6      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ffd6)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ffdd)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ff29)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xed)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xb7)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ff0d)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x1cb)                    | 16     | 9      | 27     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ff46)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ff6c)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ff7b)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x29)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A:B''+C'                      | 1      | 18     | 22     | -      | -1     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x154)                    | 16     | 9      | 27     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x132)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x12f)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ff34)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x168)                    | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x154)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x10d)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x149)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ff71)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ff33)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x139)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x168)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ff28)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ff17)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ff5d)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x5b)                     | 16     | 7      | 25     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ff44)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ff64)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x119)                    | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ff87)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ffa5)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ffae)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ffd3)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ffc9)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB8  | A''*(B:0x3ffc3)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ff67)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ff3f)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ffe6)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ff03)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ff58)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3fd58)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ffed)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ffcf)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3fe77)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A2*(B:0x3ffeb)                     | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A2*(B:0x3ffed)                     | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | (A2*(B:0x3ffc7))'                  | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3fe39)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3fefd)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x25)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ffdd)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ffd4)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ffd2)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ffd5)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ffce)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ffd9)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ffe9)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ff87)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ffa9)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x58)                     | 16     | 7      | 24     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x69)                     | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ffd3)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ff63)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ff6d)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3fa41)                    | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3fbfb)                    | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3fed2)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3fe7f)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x16f)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x19d)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB9  | A''*(B:0x3ffe5)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff1f)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff71)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff63)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff6c)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff65)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff5e)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff74)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff92)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ffac)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ffa3)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff85)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff9f)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff86)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff86)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff8e)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | (A2*(B:0x3fc13))'                  | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x7a)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x46)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x7a)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | (A2*(B:0x3ffd2))'                  | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ffdd)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ffca)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff47)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff3d)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff2b)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff75)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff17)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff05)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x92)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xb2)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xa4)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xa6)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff19)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff47)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff73)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x97)                     | 16     | 8      | 25     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff47)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | (A''*(B:0x3fce5))'                 | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3fea5)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3fe9c)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3fee6)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff31)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff14)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3feee)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x121)                    | 16     | 9      | 26     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff3e)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff56)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff75)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff3b)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff6a)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xcc)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xb5)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x95)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x98)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff87)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x8f)                     | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ffa8)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x6e)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x46)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x51)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+(A:0x0):B''+C'                | 30     | 18     | 23     | -      | -1     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x79)                     | 16     | 7      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x6e)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x72)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ffca)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x16)                       | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | PCIN+A''*(B:0x17)                  | 16     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xe8)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xc2)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x8a)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+(A:0x0):B2+C'                 | 30     | 16     | 24     | -      | -1     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3fed7)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x188)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff43)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+A:B+C)'                      | 8      | 18     | 26     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xa6)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xa5)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | PCIN+A''*(B:0xa3)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x99)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0xb7)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x87)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0xb3)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x87)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xc3)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | PCIN+A''*(B:0xf3)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xb2)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xea)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xac)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xb2)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff77)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff24)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff76)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff4f)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3fb94)                    | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A2*(B:0x3fddf)                     | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | C+A2*(B:0x3fbe1)                   | 17     | 12     | 27     | -      | 28     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3fba2)                    | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3fd41)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3fc7d)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x10f)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x150)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | PCIN+A''*(B:0x115)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff2c)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff49)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3fe7e)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff27)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xa5)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x96)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xd3)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xa5)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xc7)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x89)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ffba)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x59)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x73)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ffd4)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ffcc)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | C+A''*(B:0x6a)                     | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff31)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | C+A''*(B:0x132)                    | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x27)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x2f)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ffdb)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x73)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x58)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ffd2)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ffc9)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x37)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A:B''+C'                      | 1      | 18     | 22     | -      | -1     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x3d)                     | 16     | 6      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x94)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xee)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xcb)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | PCIN+A''*(B:0xc1)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xfd)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3fe41)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3fe88)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3feb5)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3fed7)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3fe90)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3fedb)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3fe9c)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3fe85)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff51)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff2f)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff3e)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff74)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3fd83)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3fd62)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3fd10)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3fce3)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3fbc9)                    | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3f9f0)                    | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff3b)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x1f2)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | PCIN+A''*(B:0x15c)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x171)                 | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x119)                 | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff5c)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff6b)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x16a)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x15a)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3fee2)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x155)                    | 16     | 9      | 26     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x13b)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x155)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff79)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x99)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xe6)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff6b)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xd8)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xf3)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xae)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xa5)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xb7)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xa1)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xb4)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xbf)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ffba)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff97)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x64)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x49)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x58)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A'':B''+C'                    | 5      | 18     | 16     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff9e)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff9d)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff9d)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ffab)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ffaf)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x79)                     | 16     | 7      | 24     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x57)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x4e)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ffc6)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x64)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x56)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x16)                       | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1d)                  | 16     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C'+A''*(B:0x27)                    | 16     | 6      | 16     | -      | 23     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x26)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x3d)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | (A2*(B:0x3ffeb))'                  | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ff96)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ffa8)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C'+A''*(B:0x2b)                    | 16     | 6      | 17     | -      | 23     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (A2*(B:0x7d))'                     | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A:B''+C'                      | 1      | 18     | 23     | -      | -1     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x64)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3ffc7)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | PCIN+A:B+C                         | 6      | 18     | 24     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xfa)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xf6)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3fcb8)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3fd71)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | A''*(B:0x3fd98)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB11 | C+A''*(B:0x3fbe2)                  | 17     | 12     | 27     | -      | 28     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x151)                    | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x13d)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ffd6)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ff9e)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ffcc)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ffed)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x3b)                     | 16     | 6      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ff1b)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ff9c)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ffae)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ff89)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ffad)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ffb7)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ff9c)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x61)                     | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x65)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x31)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x2f)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x3d)                  | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (D'+A2)*(B:0x1a)                   | 16     | 5      | -      | 16     | 22     | 1    | 0    | -    | 1    | 1     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A'':B''+C                     | 4      | 18     | 24     | -      | -1     | 2    | 2    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x6e)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x64)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x72)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | C+A''*(B:0x6a)                     | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x33)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x37)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x3a)                  | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ff1c)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ff7a)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3fb0d)                    | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3fdf4)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | C+A''*(B:0x3fadd)                  | 17     | 12     | 27     | -      | 28     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ffcc)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3fc54)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x119)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x119)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x15a)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3fe7e)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3fed6)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3fef6)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3fee3)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3fe86)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ff97)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x5b)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x47)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x5b)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ffd5)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ffca)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ffd7)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x2a)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x3a)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x32)                  | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x34)                  | 16     | 6      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ffda)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | PCIN+A:B+C                         | 7      | 18     | 25     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ffa8)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ffb2)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ff8e)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x9c)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xa4)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x99)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x15a)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ff42)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x8e)                     | 16     | 8      | 25     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x94)                     | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ff36)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x154)                    | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | (PCIN+A:B+C)'                      | 8      | 18     | 26     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x2b)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A'':B''+C'                    | 2      | 18     | 22     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ff95)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ff96)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ffaf)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ffa2)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x85)                     | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x37)                     | 16     | 6      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x2e)                  | 16     | 6      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ffc5)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ffd3)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+A:B+C)'                      | 7      | 18     | 25     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x1b)                       | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x17)                  | 16     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xf6)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xf4)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xa5)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ff83)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ffb4)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x68)                     | 16     | 7      | 24     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x69)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x5a)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x4c)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x51)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ffd4)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ffda)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ffd1)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ffd3)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ff8f)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0xcd)                     | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ff98)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ffbd)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ffb5)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ffbd)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ffa9)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C'+A''*(B:0x5a)                    | 16     | 7      | 21     | -      | 24     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x49)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x6a)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xe5)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xb5)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xa2)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x99)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ff27)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ff27)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ff61)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ff17)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0xae)                     | 16     | 8      | 25     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xea)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xb9)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ffed)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x3b)                     | 16     | 6      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x2b)                  | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x1b)                     | 16     | 5      | 21     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ffcf)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x3d)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A:B''+C'                      | 1      | 18     | 22     | -      | -1     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x20b)                      | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x16f)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ff56)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ff34)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ff7b)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ff5b)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x45)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x5d)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ff26)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ff92)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ffad)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0xe6)                     | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x32)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x2c)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x1a2)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x19d)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A2*(B:0x3ffe6)                     | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A2*(B:0x2a)                      | 16     | 6      | 22     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ffb7)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x56)                     | 16     | 7      | 24     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x59)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x4c)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x6c)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x4d)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | PCIN+A''*(B:0x57)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x59)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x74)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x6a)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x6a)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ffaf)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ffa1)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x6b)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x59)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB14 | A''*(B:0x3ffb3)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x9e)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3ff96)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3ffb5)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | PCIN+A:B+C                         | 7      | 18     | 25     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3fed3)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3fef9)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3fe2a)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3febd)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3fe35)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3fe7d)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3ff8b)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3ffa8)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3ffce)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x35)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x2b)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x63)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | PCIN+A''*(B:0x7d)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | PCIN+A''*(B:0x4c)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x43)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | PCIN+A''*(B:0x57)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0xd3)                     | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x99)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x96)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xf9)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x8b)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3fe81)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3ff36)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3ff24)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xb2)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A:B''+C'                      | 1      | 18     | 24     | -      | -1     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3fe15)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3ffe5)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3ffe7)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (A2*(B:0x1b))'                     | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN-(A:0x0):B''-C'                | 30     | 16     | 20     | -      | -1     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3fe4c)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3fe7e)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3ff91)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3ffa2)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x98)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x83)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3ffa3)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3ff9e)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3ffb4)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x5e)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x58)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x54)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x56)                  | 16     | 7      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3ff9c)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3ff9e)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+A:B+C)'                      | 8      | 18     | 26     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3ffe9)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x1a)                       | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x19)                  | 16     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3ff42)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3ff39)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0xd0)                     | 16     | 8      | 25     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xea)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x93)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xdc)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x62)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x6a)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x72)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x56)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3ffce)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3ffdb)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+A:B+C)'                      | 6      | 18     | 24     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x1b)                       | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | PCIN+A:B+C                         | 5      | 18     | 23     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3ff36)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3ff5b)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x128)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x169)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3fe8a)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3fea8)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3fe3a)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3fe5e)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3fea4)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xa4)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x9d)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0xe6)                     | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3ff97)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3ffaa)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3ffa7)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3ffb4)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3ff95)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3ffa4)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x75)                     | 16     | 7      | 24     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x67)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x59)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x2a)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+(A:0x0):B''+C'                | 30     | 17     | 22     | -      | -1     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3feac)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3fe13)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x2cb)                      | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x106)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x128)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x162)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x12c)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3ff71)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x11e)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1f2)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3fe5e)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3fe5e)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3fec9)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3ff69)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3ff57)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3ffb1)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3ffb4)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3ff91)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x27)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | PCIN+A:B+C                         | 5      | 18     | 23     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x59)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3ffc9)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | PCIN+A:B+C                         | 6      | 18     | 24     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3b)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x35)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3ff94)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3ffb7)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3ff95)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3ffa2)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x7a)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x6f)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3ffcf)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x6b)                     | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | PCIN+A''*(B:0x59)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3ff89)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3ffac)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3ffaa)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x2b)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x34)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3ffc3)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3ffd5)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3ffc9)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x25)                     | 16     | 6      | 23     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x2d)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x2e)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x29)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3ffe7)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | PCIN+A:B+C                         | 5      | 18     | 23     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3ffe9)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x19)                       | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | PCIN+A:B+C                         | 5      | 18     | 23     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3feda)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3fe27)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xf2)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | PCIN+A''*(B:0xe2)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xcf)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xf1)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0xe3)                     | 16     | 8      | 26     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+A'':B''+C')'                 | 4      | 18     | 24     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x8b)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | PCIN+A''*(B:0xe2)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xa7)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xe5)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xd4)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3fea3)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3fed5)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3fe73)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x11b)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1db)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3ff1f)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3ff47)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3ff35)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3ff63)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3ff54)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3ff49)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x33)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x36)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x33)                  | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x3d)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x2c)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x2e)                  | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x25)                  | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x1b)                       | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x19)                  | 16     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x1d)                     | 16     | 5      | 21     | -      | 22     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3fed6)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3fee1)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x158)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x105)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x125)                 | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x156)                 | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xce)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | PCIN+A''*(B:0xdf)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xe6)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xf2)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xcf)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | PCIN+A''*(B:0xd4)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3ffa5)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3ffa4)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x4d)                     | 16     | 7      | 24     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | -C'+(A2*(B:0x27))'+1-1             | 16     | 6      | 22     | -      | 23     | 1    | 0    | 1    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x66)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3ffca)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | PCIN+A:B+C                         | 6      | 18     | 24     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x69)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x6c)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x5d)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x5c)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x67)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3ff0f)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x3fe41)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB19 | A''*(B:0x13b)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x103)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x13a)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x15d)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x13d)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x163)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x58)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x71)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x55)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x75)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xaa)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xd7)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff6a)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff72)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff47)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x1a9)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x178)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x163)                 | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x124)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x135)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x109)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | PCIN+A:B                           | 8      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x9e)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | PCIN+A''*(B:0xee)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x98)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3fbd4)                    | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3fb71)                    | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3f847)                    | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3f9c8)                    | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0xa9)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xb2)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xa7)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xe3)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff8d)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+A:B+C)'                      | 7      | 18     | 25     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xdc)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xbc)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xa4)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xdf)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xb9)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ffa1)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0xe7)                     | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff9e)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x77)                     | 16     | 7      | 24     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3fb6d)                    | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | C+A''*(B:0x3f79a)                  | 17     | 13     | 28     | -      | 29     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3fd73)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3f8f2)                    | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3fc22)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3fdac)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3f994)                    | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3fd1e)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3fd14)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3fda4)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3fc46)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3fc7a)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x97)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | PCIN+A''*(B:0xe1)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xe8)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xd7)                  | 16     | 8      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xd9)                  | 16     | 8      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x98)                  | 16     | 8      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xe5)                  | 16     | 8      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0xd7)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A:B''+C'                      | 1      | 18     | 24     | -      | -1     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+A:B)'                        | 7      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x71)                     | 16     | 7      | 24     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x35)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+(A:0x0):B''+C'                | 30     | 18     | 22     | -      | -1     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3fdd0)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3fcdb)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3fd72)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3fd98)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3fc5c)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x223)                    | 16     | 10     | 27     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff67)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff77)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff39)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff55)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff28)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3fdf7)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff77)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff62)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff6e)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3fdbc)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3fd51)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3fef3)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3fec5)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3fedd)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x113)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | PCIN+A''*(B:0x1aa)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x114)                 | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1c5)                 | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff4c)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff76)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff45)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x96)                     | 16     | 8      | 25     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xdb)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xec)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff4a)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff11)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff51)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x17f)                    | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff4a)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x85)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A:B''+C'                      | 1      | 18     | 24     | -      | -1     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xdb)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x8d)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | PCIN+A''*(B:0xee)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xeb)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0xdf)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xe3)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | PCIN+A''*(B:0xd4)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x85)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3feed)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3fed2)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff31)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff13)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3fc9a)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3fc65)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3f9f3)                    | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3fd6e)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3fddc)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3fc35)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x21e)                    | 16     | 10     | 27     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x92)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x8e)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x89)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xd2)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xd9)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xb9)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x97)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x9b)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | PCIN+A''*(B:0xf4)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x9c)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xd3)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xe8)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xd0)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xbb)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | PCIN+A''*(B:0xae)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xaf)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xe8)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x99)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | PCIN+A''*(B:0xe4)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xa8)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xd2)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xf2)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x97)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xf5)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x21b)                    | 16     | 10     | 32     | -      | 33     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x125)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff58)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x156)                    | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3fe27)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x12e)                    | 16     | 9      | 26     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | (PCIN+A:B+C)'                      | 8      | 18     | 26     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ff5d)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0xb5)                     | 16     | 8      | 25     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xe1)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xa4)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x96)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xeb)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x9e)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | PCIN+A''*(B:0xb3)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xab)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A:B''+C'                      | 1      | 18     | 24     | -      | -1     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+A:B)'                        | 7      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0xef)                     | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x53)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | PCIN+A''*(B:0x65)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB23 | A''*(B:0x3ffc7)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x29)                     | 16     | 6      | 23     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x26)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+(A:0x0):B2+C'                 | 30     | 16     | 22     | -      | -1     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x116)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xd2)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x99)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xfb)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xc9)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3ffda)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3ffd1)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A2*(B:0x3ffeb)                     | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3ffa3)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3ffba)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3ffaf)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3ffa1)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3ff9f)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x83)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3ffbd)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x52)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x7d)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x77)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3ffcd)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x32)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x27)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3ffd3)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | C'+(A2*(B:0x17))'                  | 16     | 5      | 22     | -      | 23     | 1    | 0    | 1    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x91)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xe6)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x9d)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xd3)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3ff3e)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A2*(B:0x3ff39)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A2*(B:0x3ff6f)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3febf)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x3fe44)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3fff3)                    | 17     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x69)                     | 16     | 7      | 21     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xf2)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | PCIN+A:B+C                         | 6      | 18     | 24     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3fec6)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3fedf)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x3ffb4)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3ffa8)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3ff28)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A2*(B:0x3ff8b)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A2*(B:0x65)                      | 16     | 7      | 24     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (A2*(B:0x17))'                     | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A'':B''+C'                    | 2      | 18     | 24     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3ff2e)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3ff62)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3ff63)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x112)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3ff71)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3ff58)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | PCIN+A:B+C                         | 8      | 18     | 26     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x87)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xd2)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xd7)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xcb)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xa8)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xb6)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xdb)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x8f)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xae)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xad)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xd1)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x86)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x3ffcf)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3ffcf)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3ffce)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3ffcd)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3ff95)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3ffab)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | (D'+A2)*(B:0x52)                   | 16     | 7      | -      | 16     | 24     | 1    | 0    | -    | 1    | 1     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x5a)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x26)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x29)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x33)                  | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3ff6c)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3ff6c)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3ff37)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x109)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x18c)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x107)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xe9)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3ff98)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | PCIN+A:B+C                         | 7      | 18     | 25     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3ffbd)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3ffa7)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x8d)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xa5)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xc5)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xe2)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xd6)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3ffae)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3ffb9)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3ffa6)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A2*(B:0x67)                        | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A2*(B:0x7b)                   | 16     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | -C'+A2*(B:0x49)+1-1                | 16     | 7      | 22     | -      | 24     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x7a)                     | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x6d)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | PCIN+A''*(B:0x4f)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3ffa8)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x8f)                     | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A2*(B:0x3ffd1)                     | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A2*(B:0x13)                      | 16     | 5      | 22     | -      | 22     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A2*(B:0x36)                      | 16     | 6      | 22     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3ff89)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3ffaa)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x66)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x54)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A2*(B:0x3ffc9)                     | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A2*(B:0x33)                      | 16     | 6      | 23     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A2*(B:0x23)                        | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A2*(B:0x13)                   | 16     | 5      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xb0)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x99)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3fe23)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x1ae)                    | 16     | 9      | 26     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | (A2*(B:0x23))'                     | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x23)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x65)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x2c)                  | 16     | 6      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x57)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | PCIN+A:B+C                         | 4      | 18     | 22     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | PCIN+A'':B''+C'                    | 3      | 18     | 16     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3fec3)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xc2)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xde)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3ffa1)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x9f)                     | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3ff5c)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3ff77)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3ff76)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0xba)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x9d)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xd3)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3ff36)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3fea9)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3fe56)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | C+A''*(B:0x3fdfb)                  | 17     | 11     | 26     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3ff56)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x9a)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xf9)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3ff7d)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x7b)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+(A:0x0):B''+C'                | 30     | 18     | 23     | -      | -1     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3ffc3)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x53)                     | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x39)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3ffc9)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | -C'+(A2*(B:0x35))'+1-1             | 16     | 6      | 21     | -      | 23     | 1    | 0    | 1    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x8a)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | -C'+A''*(B:0x87)+1-1               | 16     | 8      | 23     | -      | 25     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3ff49)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0xa8)                     | 16     | 8      | 25     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | PCIN+A:B+C                         | 7      | 18     | 25     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3ffbb)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A2*(B:0x3ffa8)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A2*(B:0x55)                      | 16     | 7      | 24     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3ff9a)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x62)                     | 16     | 7      | 24     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x6c)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A'':B''+C'                    | 2      | 18     | 23     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x62)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x64)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x65)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A'':B''+C'                    | 2      | 18     | 23     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3ffcd)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3ffdb)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A2*(B:0x3ffc7)                     | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C'+(A2*(B:0x17))'                  | 16     | 5      | 22     | -      | 23     | 1    | 0    | 1    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3ffb9)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0xef)                     | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C'+A''*(B:0x47)                    | 16     | 7      | 24     | -      | 24     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A2*(B:0x4d)                        | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | PCIN+A2*(B:0x47)                   | 16     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A2*(B:0x3ffcd)                     | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A2*(B:0x3ffea)                     | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A2*(B:0x34)                      | 16     | 6      | 22     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xe5)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+(A:0x0):B''+C'                | 30     | 17     | 24     | -      | -1     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3ffb1)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x77)                     | 16     | 7      | 24     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x66)                     | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3ff83)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3ffa6)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3ffa7)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A2*(B:0x3ffb5)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A2*(B:0x6a)                      | 16     | 7      | 24     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x63)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x6c)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x49)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x5c)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x7b)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (A2*(B:0x15))'                     | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (A2*(B:0x17))'                     | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+(A:0x0):B''+C'                | 30     | 17     | 21     | -      | -1     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A2*(B:0x19)                        | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A2*(B:0x1d)                   | 16     | 5      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A2:B2+C                       | 5      | 18     | 22     | -      | -1     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x2d)                     | 16     | 6      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | PCIN+A:B+C                         | 7      | 18     | 25     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x3ff65)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3ff3e)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3ff5f)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3ff21)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x99)                     | 16     | 8      | 25     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xe6)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x96)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A2*(B:0x3ff92)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A2*(B:0x9f)                      | 16     | 8      | 24     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | PCIN+A''*(B:0xdb)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xde)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xbd)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3ff9e)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3ff9a)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3ff8d)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3fde5)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3fddc)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x238)                    | 16     | 10     | 26     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x71)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | PCIN+A''*(B:0x7b)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | PCIN+A''*(B:0x68)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x69)                  | 16     | 7      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB24 | A''*(B:0x3ffb3)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+A:B+C)'                      | 8      | 18     | 26     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (C:0x2f000)+A2*(B:0xb3)            | 16     | 8      | 18     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | C+A2*(B:0x3ff16)                   | 17     | 9      | 24     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | A''*(B:0x3ff8e)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A2*(B:0x6b)                        | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A2*(B:0x4f)                   | 16     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (A2*(B:0x10e))'                    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | A2*(B:0x3fefb)                     | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | A2*(B:0x3ff18)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A2*(B:0x89)                      | 16     | 8      | 25     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A2*(B:0x4f)                      | 16     | 7      | 21     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | PCIN+A:B+C                         | 8      | 18     | 26     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A2*(B:0xe5)                   | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | A2*(B:0x3ffb9)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | A2*(B:0x3fe5e)                     | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A2*(B:0x2d)                        | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | PCIN+A:B+(C:0xffffffffe400)        | 5      | 18     | 14     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A2*(B:0x2a)                        | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A2*(B:0x9c)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+A:B+C)'                      | 6      | 18     | 24     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | (A2*(B:0x3feda))'                  | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A2*(B:0x158)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | A2*(B:0x3ff48)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | PCIN+A:B+C                         | 8      | 18     | 26     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | A2*(B:0x3ff73)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A2*(B:0x89)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A2*(B:0x69)                   | 16     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+A:B+C)'                      | 6      | 18     | 24     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A2*(B:0x141)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | C+A2*(B:0x3ff5a)                   | 17     | 9      | 23     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | A2*(B:0x3ffac)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+A:B+C)'                      | 8      | 18     | 26     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | A''*(B:0x3ff53)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x1ca)                    | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | A''*(B:0x3ff0e)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | A''*(B:0x3ff34)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A2*(B:0xd4)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A2*(B:0x97)                   | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xef)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xb6)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (A2*(B:0xd3))'                     | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+(A2*(B:0xbd))'                | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A2*(B:0x31)                        | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | PCIN+A2*(B:0xf6)                   | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A2*(B:0x52)                   | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (C:0x15c00)+A2*(B:0x7d)            | 16     | 7      | 17     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+A:B)'                        | 5      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | A2*(B:0x3ffad)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | C+A2*(B:0x4e)                      | 16     | 7      | 24     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A2*(B:0x4c)                        | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A2*(B:0x35)                   | 16     | 6      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | A2*(B:0xab)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | PCIN+A2:B2+(C:0xbc00)              | 4      | 18     | 16     | -      | -1     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A2*(B:0xd1)                      | 16     | 8      | 24     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | A2*(B:0x3ff8b)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A2*(B:0xde)                      | 16     | 8      | 24     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | A''*(B:0x3ff1c)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A2*(B:0x6d)                        | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | PCIN+A2*(B:0x59)                   | 16     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | A2*(B:0x3ffce)                     | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A2*(B:0x4f)                      | 16     | 7      | 23     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x167)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | A2*(B:0xd3)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (C:0x1b400)+A2*(B:0xa9)            | 16     | 8      | 17     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+A:B+C)'                      | 6      | 18     | 32     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A2*(B:0x179)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A2*(B:0xc5)                   | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A2*(B:0x86)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A2*(B:0x5c)                   | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | PCIN+A2*(B:0x4c)                   | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A2*(B:0x69)                        | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A2*(B:0x37)                   | 16     | 6      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A2*(B:0x26)                   | 16     | 6      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | PCIN+A:B+C                         | 17     | 18     | 32     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A2*(B:0x10b)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A2*(B:0x76)                        | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | A2*(B:0x3ffd6)                     | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | PCIN+A:B+C                         | 6      | 18     | 24     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | PCIN+A:B+C                         | 8      | 18     | 26     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | (C:0xfffffffc1800)+A2*(B:0x3ff21)  | 17     | 9      | 19     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+A:B)'                        | 7      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x114)                    | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A2*(B:0xa1)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A2*(B:0x23)                   | 16     | 6      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | A2*(B:0x3ffed)                     | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+(A:0x0):B2+C'                 | 30     | 18     | 20     | -      | -1     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A2*(B:0x34)                      | 16     | 6      | 22     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (A2*(B:0x132))'                    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (A2*(B:0xa4))'                     | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A2*(B:0xc4)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (C:0xfffffffff400)+A2*(B:0x35)     | 16     | 6      | 13     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | PCIN+A2*(B:0xc1)                   | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+A:B+C)'                      | 8      | 18     | 26     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A2*(B:0x46)                        | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | PCIN+A2*(B:0x64)                   | 16     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A2*(B:0x10f)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A2*(B:0x151)                  | 16     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | A''*(B:0x3fb49)                    | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | A''*(B:0x3f8f2)                    | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | A''*(B:0x3fea1)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | A2*(B:0x3fee6)                     | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A2*(B:0x10e)                     | 16     | 9      | 26     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | A''*(B:0x3fe8b)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | A''*(B:0x3ff42)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | A''*(B:0x123)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x128)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | A''*(B:0x3ff68)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | A''*(B:0x3ff17)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | A''*(B:0x3ff75)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A2*(B:0x11d)                     | 16     | 9      | 26     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (C:0x17000)+A2*(B:0x51)            | 16     | 7      | 17     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | A2*(B:0x3ff92)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (PCIN+A:B+C)'                      | 8      | 18     | 25     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | A''*(B:0x3ff5a)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | A''*(B:0x3ffb3)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | A''*(B:0xef)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | (C:0xffffffff1400)+A2*(B:0x34)     | 16     | 6      | 17     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | A2*(B:0x3ffbd)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | A2*(B:0x3ffce)                     | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A2*(B:0x61)                      | 16     | 7      | 23     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A2*(B:0x67)                   | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A2*(B:0xad)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A2*(B:0x9d)                   | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | A2*(B:0x3ffd3)                     | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A2*(B:0x52)                      | 16     | 7      | 23     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A2*(B:0x32)                        | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+(A:0x0):B2+C'                 | 30     | 18     | 21     | -      | -1     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | A''*(B:0x3ffa5)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | A''*(B:0x3ff96)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0xa1)                     | 16     | 8      | 25     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x1a1)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x111)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | (C:0x1b400)+A2*(B:0x3ff07)         | 17     | 9      | 17     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | C'+(A2*(B:0x3fdad))'               | 17     | 11     | 26     | -      | 27     | 1    | 0    | 1    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | A2*(B:0x3ffaf)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | A2*(B:0x3ff93)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (C:0xf000)+A2*(B:0x94)             | 16     | 8      | 16     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | A2*(B:0x3ff35)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | (A2*(B:0x3fe99))'                  | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | A2*(B:0x3ffd2)                     | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | A2*(B:0x3ffda)                     | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | A2*(B:0x3ff5c)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | A2*(B:0x3ff6f)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | (C:0x39000)+A2*(B:0xb1)            | 16     | 8      | 18     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | A2*(B:0x3ff91)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | PCIN+A:B+C                         | 6      | 18     | 24     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | A2*(B:0x3ff4a)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | A2*(B:0x3ff31)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | A2*(B:0x3ffda)                     | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A2*(B:0x55)                      | 16     | 7      | 23     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A2*(B:0x89)                   | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | (A2*(B:0x3fe4e))'                  | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | A2*(B:0x3fe4a)                     | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | A2*(B:0x3ffb9)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | C+A2*(B:0x3ff7d)                   | 17     | 9      | 24     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | C+A''*(B:0x15d)                    | 16     | 9      | 26     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x105)                 | 16     | 9      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x1d8)                 | 16     | 9      | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x19e)                 | 16     | 9      | -      | -      | 30     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | A''*(B:0x3ff56)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | A''*(B:0x3ff6a)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | A''*(B:0x3ff41)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | A''*(B:0x3ff68)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xea)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xd0)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A2*(B:0x5c)                      | 16     | 7      | 23     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A2*(B:0x68)                   | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | A2*(B:0x3ffcc)                     | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A2*(B:0x2f)                      | 16     | 6      | 23     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A2*(B:0x35)                        | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | PCIN+A2:B2+C'                      | 4      | 18     | 16     | -      | -1     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A2*(B:0xb9)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A2*(B:0xee)                   | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A2*(B:0x86)                   | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB28 | A2*(B:0x3ff9b)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A2*(B:0x6e)                      | 16     | 7      | 24     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A2*(B:0x43)                      | 16     | 7      | 23     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x33)                     | 16     | 6      | 23     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ffd9)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ffce)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ffeb)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x2f)                     | 16     | 6      | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x13)                       | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+(A:0x0):B2+C'                 | 30     | 16     | 21     | -      | -1     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A2*(B:0x19)                        | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A2*(B:0x13)                   | 16     | 5      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ffdb)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ffc9)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x2b)                     | 16     | 6      | 23     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ff92)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ffcf)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ffd1)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ffd5)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x2a)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x91)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A'':B''+C'                    | 2      | 18     | 24     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | (A2*(B:0x3ffed))'                  | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ffda)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x6b)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3fe18)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | (A2*(B:0x17a))'                    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | C+A''*(B:0x3feeb)                  | 17     | 10     | 26     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ffe7)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x19)                     | 16     | 5      | 21     | -      | 22     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | (A2*(B:0x3ffd2))'                  | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ff4b)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ff31)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3fed0)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ff61)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ffd5)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x66)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | (A2*(B:0x3ffd3))'                  | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+(A2*(B:0x6f))'                   | 16     | 7      | 23     | -      | 24     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0xb)                        | 16     | 4      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | PCIN+A''*(B:0x17)                  | 16     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ffd4)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3feae)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3fe88)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3fed2)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ff83)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ff9e)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ff94)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ffba)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB29 | A''*(B:0x3ffb1)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x6e)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x46)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x47)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3fe11)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3fcd1)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3fe6a)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3fe63)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3ff6c)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3ff59)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3fed3)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x181)                    | 16     | 9      | 26     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3ffa8)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0xd6)                     | 16     | 8      | 25     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3ff9f)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x5d)                     | 16     | 7      | 24     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x7a)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x6d)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3ffae)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3ffac)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3ffaa)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3ff98)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x6f)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x63)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x6e)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+(A:0x0):B''+C'                | 30     | 17     | 23     | -      | -1     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3fe6f)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3febb)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3fe63)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3fd9c)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3fed4)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x115)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x169)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3ff28)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3ff6d)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3ff72)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xae)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xcf)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xc1)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x98)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3ff67)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3ff3e)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3ff18)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3ff52)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xf5)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xc4)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xd6)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xde)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x4f)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x49)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x46)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x57)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+(A:0x0):B''+C'                | 30     | 17     | 23     | -      | -1     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3ff61)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xc6)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xa1)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3ff43)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x1a9)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x11e)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x105)                 | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x13d)                 | 16     | 9      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3ffb4)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3ffa7)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3ffb7)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3ffa2)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x37)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x31)                  | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x4f)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x7b)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3ffd3)                    | 17     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x6a)                     | 16     | 7      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3ffe5)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3ffe5)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3ff37)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xac)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x86)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3ff6f)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xb9)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xce)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xda)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x91)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x3ffa7)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x93)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xb0)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3ff95)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3ff4b)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3ff75)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x10a)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x111)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3ff41)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x156)                    | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x1d6)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x163)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0xc8)                     | 16     | 8      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3ff6b)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3ff45)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x163)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3ff6b)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3ff6e)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0xa2)                     | 16     | 8      | 25     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xba)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x86)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3fea9)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xd6)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xd3)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3ffb3)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x8a)                     | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3ff89)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x46)                     | 16     | 7      | 24     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x6a)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x47)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3ff69)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3ff0a)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x8b)                     | 16     | 8      | 25     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x9a)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xd4)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0xa7)                     | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3ff61)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3ff2f)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x12d)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x19e)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3ff71)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3ff0c)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3ff29)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3ff6f)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3ff41)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3ff66)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3feae)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3fef5)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3fe65)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3ffb4)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3ffad)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3ff95)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3ff87)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3ff95)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x57)                     | 16     | 7      | 24     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x75)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x54)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x47)                  | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x52)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x57)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x32)                  | 16     | 6      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x35)                       | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3ffeb)                    | 17     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | PCIN+A:B+C                         | 6      | 18     | 24     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3fed8)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x11a)                    | 16     | 9      | 26     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x159)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3ff53)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3ff69)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3ff4b)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x114)                    | 16     | 9      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | (PCIN+A:B+C)'                      | 8      | 18     | 26     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3ff68)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3ff38)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3ff49)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xc3)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x9b)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xa6)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xe9)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x83)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xde)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x8c)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xbd)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3ffb1)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C'+(A2*(B:0x55))'                  | 16     | 7      | 20     | -      | 24     | 1    | 0    | 1    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x69)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3fe2c)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3fe9c)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3fee1)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3fe97)                    | 17     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x160)                    | 16     | 9      | 26     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x10e)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x117)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x151)                 | 16     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x4c)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x7a)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x47)                       | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x5b)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x4b)                  | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0xb8)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0xb3)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3ff97)                    | 17     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | C+A''*(B:0x93)                     | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | PCIN+A''*(B:0xcb)                  | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3fdda)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3fc33)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3ff23)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3ff51)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s__GB30 | A''*(B:0x3ff5d)                    | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x8c)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x83)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | A''*(B:0x9e)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x97)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s       | PCIN+A''*(B:0x99)                  | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | (A2*(B:0x3f8e3))'                  | 17     | 12     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | A2*(B:0x3ff0c)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | A2*(B:0x3ffe9)                     | 17     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | A2*(B:0x1a)                        | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | PCIN+A:B+(C:0xfffffffeb400)        | 4      | 18     | 18     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | A2*(B:0x3fe2c)                     | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | C'+(A2*(B:0x3fb67))'               | 17     | 12     | 27     | -      | 28     | 1    | 0    | 1    | -    | -     | 1    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | A''*(B:0x3f760)                    | 17     | 13     | -      | -      | 30     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | A''*(B:0x3fcdb)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | C+A''*(B:0x3fbec)                  | 17     | 12     | 27     | -      | 28     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | A2*(B:0x17a)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | PCIN+A2*(B:0x56)                   | 16     | 7      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | PCIN+A2*(B:0xcf)                   | 16     | 8      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | A''*(B:0x287)                      | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | C+A''*(B:0x3fd6e)                  | 17     | 11     | 26     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | A2*(B:0x28d)                       | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | A2*(B:0x3fee9)                     | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | A2*(B:0x3fe9c)                     | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | PCIN+A:B+C                         | 9      | 18     | 27     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | A2*(B:0x38c)                       | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | PCIN+A2*(B:0x2d7)                  | 16     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | A2*(B:0x1a5)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | PCIN+A2*(B:0x13d)                  | 16     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | PCIN+A2*(B:0x17c)                  | 16     | 9      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | PCIN+A2*(B:0x14a)                  | 16     | 9      | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | PCIN+A2*(B:0x196)                  | 16     | 9      | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | PCIN+A2*(B:0x18a)                  | 16     | 9      | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | PCIN+A2*(B:0x1ee)                  | 16     | 9      | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | PCIN+A2*(B:0x1fa)                  | 16     | 9      | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | (PCIN+A2:B2+C')'                   | 6      | 18     | 16     | -      | -1     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | A2*(B:0xb5)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | PCIN+A2*(B:0xb0)                   | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | PCIN+A2*(B:0xa2)                   | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | PCIN+A2*(B:0xdc)                   | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | PCIN+A2*(B:0xbe)                   | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | A2*(B:0xe6)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | PCIN+A2*(B:0xab)                   | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | A2*(B:0x3ff4d)                     | 17     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | C+A2*(B:0x1c3)                     | 16     | 9      | 25     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | C+A2*(B:0x3ff87)                   | 17     | 8      | 23     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | A2*(B:0xbe)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | A2*(B:0x91)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | PCIN+A2*(B:0x89)                   | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | PCIN+A2*(B:0xcf)                   | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | (PCIN+A:B+C)'                      | 7      | 18     | 25     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | A''*(B:0x3fb6b)                    | 17     | 12     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | A2*(B:0x181)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | PCIN+A2*(B:0x1f7)                  | 16     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | A2*(B:0x176)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | PCIN+A2*(B:0x1e4)                  | 16     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | C+A2*(B:0x19a)                     | 16     | 9      | 26     | -      | 27     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | A2*(B:0x151)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | C+A2*(B:0x3fe03)                   | 17     | 10     | 25     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | A2*(B:0x2f0)                       | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | PCIN+A2*(B:0x20c)                  | 16     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | A2*(B:0x235)                       | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | PCIN+A2*(B:0x209)                  | 16     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | PCIN+A2:B2+C'                      | 5      | 18     | 25     | -      | -1     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | A''*(B:0x23c)                      | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | PCIN+A''*(B:0x26b)                 | 16     | 10     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | A''*(B:0x3fc56)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | A2*(B:0x3f979)                     | 17     | 12     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | A2*(B:0x3fdb5)                     | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | A2*(B:0x133)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | C+A2*(B:0x3fc9f)                   | 17     | 11     | 25     | -      | 27     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | A2*(B:0x3fdf2)                     | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | A2*(B:0x3a)                        | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | C+A2*(B:0x3ffd2)                   | 17     | 7      | 22     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | A2*(B:0x3ff96)                     | 17     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | A2*(B:0xda)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | PCIN+A2*(B:0x1f6)                  | 16     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | PCIN+A2*(B:0xaf)                   | 16     | 8      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | (A2*(B:0x3f518))'                  | 17     | 13     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | (C:0xfffffffc7000)+A2*(B:0x190)    | 16     | 9      | 19     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | PCIN+A2*(B:0x3fb20)                | 17     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | A2*(B:0x13)                        | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | PCIN+A2:B2+C                       | 2      | 18     | 22     | -      | -1     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | A2*(B:0x39)                        | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | PCIN+A2*(B:0x3a)                   | 16     | 6      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | A2*(B:0x3ffc7)                     | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | A2*(B:0x3ffd1)                     | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | C'+A2*(B:0x27)                     | 16     | 6      | 23     | -      | 24     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | A2*(B:0x79)                        | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | PCIN+A2*(B:0x6c)                   | 16     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | PCIN+A2*(B:0x53)                   | 16     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | C+A''*(B:0xbd)                     | 16     | 8      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | A2*(B:0xaf)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | PCIN+A2*(B:0x128)                  | 16     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | PCIN+A2*(B:0x187)                  | 16     | 9      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | PCIN+A2*(B:0xae)                   | 16     | 8      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | A2*(B:0xa9)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | C+A2*(B:0x3ff19)                   | 17     | 9      | 24     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | C+A2*(B:0x167)                     | 16     | 9      | 25     | -      | 27     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | A2*(B:0x3ffdb)                     | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | A2*(B:0x3ffcb)                     | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | A2*(B:0x3ffc5)                     | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | C+A''*(B:0xe7)                     | 16     | 8      | 25     | -      | 26     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | (C:0xffffffffd000)+A2*(B:0x3ff3f)  | 17     | 9      | 15     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | C+A2*(B:0x3fee2)                   | 17     | 10     | 25     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | (A2*(B:0x3fe6b))'                  | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | A2*(B:0x3ffce)                     | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | A2*(B:0x10b)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | C+A2*(B:0x3fe5b)                   | 17     | 10     | 25     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | A''*(B:0x3fdb4)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | C+A2*(B:0x3ffd3)                   | 17     | 7      | 21     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | A2*(B:0x3ffcc)                     | 17     | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | C+A2*(B:0xc5)                      | 16     | 8      | 25     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | A2*(B:0xe7)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | C+A2*(B:0x3ff4e)                   | 17     | 9      | 24     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | A2*(B:0x117)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | PCIN+A2*(B:0x1ae)                  | 16     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | PCIN+A2*(B:0x1c2)                  | 16     | 9      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | A2*(B:0x22d)                       | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | C+A2*(B:0x3fd4a)                   | 17     | 11     | 26     | -      | 27     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | A''*(B:0x166)                      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | PCIN+A''*(B:0x22a)                 | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | A''*(B:0x3fdeb)                    | 17     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | A2*(B:0x3fea0)                     | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | A2*(B:0x3fe54)                     | 17     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | A2*(B:0x15a)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | PCIN+A2*(B:0x19b)                  | 16     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | PCIN+A2*(B:0x183)                  | 16     | 9      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | PCIN+A2*(B:0x1ce)                  | 16     | 9      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | A2*(B:0x51)                        | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | PCIN+A2*(B:0xcb)                   | 16     | 8      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | A2*(B:0xbe)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | PCIN+A2*(B:0x14b)                  | 16     | 9      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | PCIN+A2*(B:0x1d1)                  | 16     | 9      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | PCIN+A2*(B:0x197)                  | 16     | 9      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0        | A''*(B:0x28f)                      | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_array_ap_ufixed_16u_array_ap_fixed_27_10_5_3_0_1u_config13_s       | A2*(B:0x3fb7a)                     | 17     | 12     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_array_ap_ufixed_16u_array_ap_fixed_27_10_5_3_0_1u_config13_s       | A2*(B:0x3fbba)                     | 17     | 12     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_array_ap_ufixed_16u_array_ap_fixed_27_10_5_3_0_1u_config13_s       | A2*(B:0x3faf4)                     | 17     | 12     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_array_ap_ufixed_16u_array_ap_fixed_27_10_5_3_0_1u_config13_s       | A2*(B:0x3fb67)                     | 17     | 12     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_array_ap_ufixed_16u_array_ap_fixed_27_10_5_3_0_1u_config13_s       | A2*(B:0x167)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_array_ap_ufixed_16u_array_ap_fixed_27_10_5_3_0_1u_config13_s       | A2*(B:0x112)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_array_ap_ufixed_16u_array_ap_fixed_27_10_5_3_0_1u_config13_s       | A2*(B:0x127)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_array_ap_ufixed_16u_array_ap_fixed_27_10_5_3_0_1u_config13_s       | A2*(B:0x3fc97)                     | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_array_ap_ufixed_16u_array_ap_fixed_27_10_5_3_0_1u_config13_s       | A2*(B:0x3fc74)                     | 17     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_array_ap_ufixed_16u_array_ap_fixed_27_10_5_3_0_1u_config13_s       | A2*(B:0x174)                       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_array_ap_ufixed_16u_array_ap_fixed_27_10_5_3_0_1u_config13_s       | A2*(B:0x86)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_array_ap_ufixed_16u_array_ap_fixed_27_10_5_3_0_1u_config13_s       | A2*(B:0xd8)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_array_ap_ufixed_16u_array_ap_fixed_27_10_5_3_0_1u_config13_s       | A2*(B:0xf4)                        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s               | A*(B:0xa72)                        | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s               | (PCIN>>17)+(A:0xa72)*B             | 13     | 12     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s               | (A:0x1e0a8)*B                      | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s               | (PCIN>>17)+(A:0x1e0a8)*B           | 18     | 12     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s               | A*(B:0xa72)                        | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s               | (PCIN>>17)+(A:0xa72)*B             | 13     | 12     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s               | (A:0x1e0a8)*B                      | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s               | (PCIN>>17)+(A:0x1e0a8)*B           | 18     | 12     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s               | A*(B:0xa72)                        | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s               | (PCIN>>17)+(A:0xa72)*B             | 13     | 12     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s               | (A:0x1e0a8)*B                      | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s               | (PCIN>>17)+(A:0x1e0a8)*B           | 18     | 12     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0             | A''*(B:0x345)                      | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | A''*(B:0x3ff49)                    | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | PCIN+A''*(B:0x3ff77)               | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | PCIN+A''*(B:0x89)                  | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | A''*(B:0x3ff54)                    | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | PCIN+A''*(B:0x3fec1)               | 16     | 10     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | C+A''*(B:0x3ff8f)                  | 16     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | C+A''*(B:0xc1)                     | 16     | 9      | 24     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | A''*(B:0xbb)                       | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | PCIN+A''*(B:0x3ff5a)               | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | A''*(B:0x3ffed)                    | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | PCIN-A'':B''-C'                    | 3      | 18     | 21     | -      | -1     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | A''*(B:0x3ffcd)                    | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | PCIN+A''*(B:0x3ffb1)               | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0             | PCIN+A2:B2+C'                      | 9      | 18     | 26     | -      | -1     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | C+A''*(B:0x3f86c)                  | 16     | 12     | 27     | -      | 28     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | A''*(B:0x3f963)                    | 16     | 12     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | PCIN+A''*(B:0x3fced)               | 16     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | A''*(B:0x3fe7d)                    | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | PCIN+A''*(B:0x3fd57)               | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0             | (PCIN+A:B)'                        | 9      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | A''*(B:0x3ff5a)                    | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | PCIN+A''*(B:0x3ff58)               | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | A''*(B:0x3fea8)                    | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | PCIN+A''*(B:0x18a)                 | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | A''*(B:0x13a)                      | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | PCIN+A''*(B:0x160)                 | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | C+A''*(B:0x3fe3c)                  | 16     | 10     | 26     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | A''*(B:0x22e)                      | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | PCIN+A''*(B:0x3fb2f)               | 16     | 12     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | A''*(B:0x3febb)                    | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | PCIN+A''*(B:0x3fd65)               | 16     | 11     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | C+A''*(B:0x3fcf5)                  | 16     | 11     | 26     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | A''*(B:0x3ff4d)                    | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | PCIN+A''*(B:0x186)                 | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | C+A''*(B:0x1cb)                    | 16     | 10     | 26     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0             | PCIN+A''*(B:0x3fd1c)               | 16     | 11     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0             | A''*(B:0x3fd18)                    | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | (A''*(B:0x105))'                   | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | PCIN+(A''*(B:0x12f))'              | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | (A''*(B:0x3ffa4))'                 | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | (C:0xfffffffffc00)+A''*(B:0x3ffc3) | 16     | 7      | 11     | -      | 22     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | C+A''*(B:0x8e)                     | 16     | 9      | 22     | -      | 24     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | A''*(B:0x56)                       | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | PCIN+A''*(B:0x3ff17)               | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | PCIN+A:B+C                         | 7      | 18     | 26     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | PCIN+A:B                           | 9      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | A''*(B:0x163)                      | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | PCIN+A''*(B:0x3fe6d)               | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s     | C+A''*(B:0x3fe09)                  | 16     | 10     | 26     | -      | 27     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0             | PCIN+A:B+C'                        | 12     | 18     | 27     | -      | -1     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
+-------------------------------------------------------------------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:21 ; elapsed = 00:02:35 . Memory (MB): peak = 4396.215 ; gain = 2257.445 ; free physical = 684291 ; free virtual = 783891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+-------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name              | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|myhls__GCB0              | layer16_out_V_data_0_V_U/mem_reg | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|myhls__GCB0              | layer5_out_V_data_0_V_U/mem_reg  | 3 K x 39(READ_FIRST)   | W |   | 3 K x 39(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 4,1             | 
|myhls__GCB0              | layer5_out_V_data_1_V_U/mem_reg  | 3 K x 39(READ_FIRST)   | W |   | 3 K x 39(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 4,1             | 
|myhls__GCB0              | layer5_out_V_data_2_V_U/mem_reg  | 3 K x 39(READ_FIRST)   | W |   | 3 K x 39(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 4,1             | 
|layer7_out_V_data_2_V_U  | mem_reg                          | 3 K x 16(READ_FIRST)   | W |   | 3 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|layer7_out_V_data_1_V_U  | mem_reg                          | 3 K x 16(READ_FIRST)   | W |   | 3 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|layer7_out_V_data_0_V_U  | mem_reg                          | 3 K x 16(READ_FIRST)   | W |   | 3 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|layer17_out_V_data_0_V_U | mem_reg                          | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|layer4_out_V_data_0_V_U  | mem_reg                          | 3 K x 16(READ_FIRST)   | W |   | 3 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|myhls__GCB2              | layer8_out_V_data_2_V_U/mem_reg  | 81 x 16(READ_FIRST)    | W |   | 81 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|myhls__GCB2              | layer8_out_V_data_1_V_U/mem_reg  | 81 x 16(READ_FIRST)    | W |   | 81 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|myhls__GCB2              | layer8_out_V_data_0_V_U/mem_reg  | 81 x 16(READ_FIRST)    | W |   | 81 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|myhls__GCB2              | layer2_out_V_data_0_V_U/mem_reg  | 3 K x 39(READ_FIRST)   | W |   | 3 K x 39(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 4,1             | 
+-------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance i_5_1/layer7_out_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_1/layer7_out_V_data_2_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_1/layer7_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_1/layer7_out_V_data_1_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_1/layer7_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_1/layer7_out_V_data_0_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_1/layer17_out_V_data_0_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_1/layer17_out_V_data_0_V_U/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_1/layer17_out_V_data_0_V_U/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_1/layer4_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_1/layer4_out_V_data_0_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_1/sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_U0/sigmoid_table2_U/sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s_sigmoid_table2_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/layer16_out_V_data_0_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/layer16_out_V_data_0_V_U/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/layer16_out_V_data_0_V_U/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/layer5_out_V_data_0_V_U/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/layer5_out_V_data_0_V_U/mem_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/layer5_out_V_data_1_V_U/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/layer5_out_V_data_1_V_U/mem_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/layer5_out_V_data_2_V_U/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/layer5_out_V_data_2_V_U/mem_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_2/layer8_out_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_2/layer8_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_2/layer8_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_2/layer2_out_V_data_0_V_U/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_2/layer2_out_V_data_0_V_U/mem_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:35 ; elapsed = 00:02:51 . Memory (MB): peak = 4404.219 ; gain = 2265.449 ; free physical = 678993 ; free virtual = 778617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance layer16_out_V_data_0_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer16_out_V_data_0_V_U/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer16_out_V_data_0_V_U/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer5_out_V_data_0_V_U/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer5_out_V_data_0_V_U/mem_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer5_out_V_data_1_V_U/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer5_out_V_data_1_V_U/mem_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer5_out_V_data_2_V_U/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer5_out_V_data_2_V_U/mem_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer7_out_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer7_out_V_data_2_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer7_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer7_out_V_data_1_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer7_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer7_out_V_data_0_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer17_out_V_data_0_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer17_out_V_data_0_V_U/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer17_out_V_data_0_V_U/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer4_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer4_out_V_data_0_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_U0/sigmoid_table2_U/sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s_sigmoid_table2_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer8_out_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer8_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer8_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_0_V_U/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_0_V_U/mem_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:06 ; elapsed = 00:03:26 . Memory (MB): peak = 4645.688 ; gain = 2506.918 ; free physical = 662875 ; free virtual = 762677
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:07 ; elapsed = 00:03:26 . Memory (MB): peak = 4645.688 ; gain = 2506.918 ; free physical = 661397 ; free virtual = 761198
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:18 ; elapsed = 00:03:37 . Memory (MB): peak = 4645.688 ; gain = 2506.918 ; free physical = 659393 ; free virtual = 759195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:18 ; elapsed = 00:03:38 . Memory (MB): peak = 4645.688 ; gain = 2506.918 ; free physical = 658780 ; free virtual = 758582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:19 ; elapsed = 00:03:39 . Memory (MB): peak = 4645.688 ; gain = 2506.918 ; free physical = 658140 ; free virtual = 757942
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:21 ; elapsed = 00:03:40 . Memory (MB): peak = 4645.688 ; gain = 2506.918 ; free physical = 657683 ; free virtual = 757485
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                                                                                                                                                                                                                                                                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|myhls       | dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_3408_reg_37683135_pp0_iter3_reg_reg[0]                                                                                                                                                                             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myhls       | dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_3405_reg_37683130_pp0_iter3_reg_reg[1]                                                                                                                                                                             | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|myhls       | dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_2572_reg_37682295_pp0_iter3_reg_reg[7]                                                                                                                                                                             | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|myhls       | dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/data_85_V_read_1_reg_37678119_pp0_iter2_reg_reg[15]                                                                                                                                                                          | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|myhls       | dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/data_88_V_read_1_reg_37678080_pp0_iter1_reg_reg[15]                                                                                                                                                                          | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|myhls       | dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/data_208_V_read_1_reg_37676493_pp0_iter1_reg_reg[15]                                                                                                                                                                         | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|myhls       | conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/and_ln284_2_reg_1384_pp0_iter3_reg_reg[0]                                                                                                                                                                              | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myhls       | conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/call_ret1_shift_line_buffer_array_ap_ufixed_16_6_4_0_0_1u_config5_s_fu_257/line_buffer_Array_V_1_0_0_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[68][15] | 63     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|myhls       | conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/call_ret1_shift_line_buffer_array_ap_ufixed_16_6_4_0_0_1u_config5_s_fu_257/line_buffer_Array_V_1_1_0_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[68][15] | 63     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|myhls       | conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/call_ret1_shift_line_buffer_array_ap_ufixed_16_6_4_0_0_1u_config5_s_fu_257/line_buffer_Array_V_1_2_0_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[68][15] | 63     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|myhls       | conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/call_ret1_shift_line_buffer_array_ap_ufixed_16_6_4_0_0_1u_config5_s_fu_257/line_buffer_Array_V_1_3_0_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[68][15] | 63     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|myhls       | conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/call_ret1_shift_line_buffer_array_ap_ufixed_16_6_4_0_0_1u_config5_s_fu_257/line_buffer_Array_V_1_4_0_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[68][15] | 63     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|myhls       | conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/call_ret1_shift_line_buffer_array_ap_ufixed_16_6_4_0_0_1u_config5_s_fu_257/line_buffer_Array_V_1_5_0_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[68][15] | 63     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|myhls       | conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/icmp_ln84_reg_347_pp0_iter5_reg_reg[0]                                                                                                                                                                                                                                                                   | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myhls       | pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_U0/line_buffer_Array_V_2_0_0_U/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_core_U/ShiftRegMem_reg[62][15]                                                                                                                                                                         | 63     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|myhls       | pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_U0/line_buffer_Array_V_2_1_0_U/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_core_U/ShiftRegMem_reg[62][15]                                                                                                                                                                         | 63     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|myhls       | pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_U0/line_buffer_Array_V_2_2_0_U/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_core_U/ShiftRegMem_reg[62][15]                                                                                                                                                                         | 63     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|myhls       | pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_U0/line_buffer_Array_V_2_3_0_U/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_core_U/ShiftRegMem_reg[62][15]                                                                                                                                                                         | 63     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|myhls       | pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_U0/line_buffer_Array_V_2_4_0_U/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_core_U/ShiftRegMem_reg[62][15]                                                                                                                                                                         | 63     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|myhls       | pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_U0/line_buffer_Array_V_2_5_0_U/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_core_U/ShiftRegMem_reg[62][15]                                                                                                                                                                         | 63     | 16    | NO           | NO                 | NO                | 0      | 32      | 
|myhls       | pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_U0/line_buffer_Array_V_2_0_1_U/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_core_U/ShiftRegMem_reg[62][15]                                                                                                                                                                         | 63     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|myhls       | pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_U0/line_buffer_Array_V_2_1_1_U/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_core_U/ShiftRegMem_reg[62][15]                                                                                                                                                                         | 63     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|myhls       | pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_U0/line_buffer_Array_V_2_2_1_U/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_core_U/ShiftRegMem_reg[62][15]                                                                                                                                                                         | 63     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|myhls       | pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_U0/line_buffer_Array_V_2_3_1_U/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_core_U/ShiftRegMem_reg[62][15]                                                                                                                                                                         | 63     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|myhls       | pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_U0/line_buffer_Array_V_2_4_1_U/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_core_U/ShiftRegMem_reg[62][15]                                                                                                                                                                         | 63     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|myhls       | pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_U0/line_buffer_Array_V_2_5_1_U/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_core_U/ShiftRegMem_reg[62][15]                                                                                                                                                                         | 63     | 16    | NO           | NO                 | NO                | 0      | 32      | 
|myhls       | pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_U0/line_buffer_Array_V_2_0_2_U/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_core_U/ShiftRegMem_reg[62][15]                                                                                                                                                                         | 63     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|myhls       | pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_U0/line_buffer_Array_V_2_1_2_U/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_core_U/ShiftRegMem_reg[62][15]                                                                                                                                                                         | 63     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|myhls       | pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_U0/line_buffer_Array_V_2_2_2_U/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_core_U/ShiftRegMem_reg[62][15]                                                                                                                                                                         | 63     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|myhls       | pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_U0/line_buffer_Array_V_2_3_2_U/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_core_U/ShiftRegMem_reg[62][15]                                                                                                                                                                         | 63     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|myhls       | pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_U0/line_buffer_Array_V_2_4_2_U/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_core_U/ShiftRegMem_reg[62][15]                                                                                                                                                                         | 63     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|myhls       | pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_U0/line_buffer_Array_V_2_5_2_U/pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_core_U/ShiftRegMem_reg[62][15]                                                                                                                                                                         | 63     | 16    | NO           | NO                 | NO                | 0      | 32      | 
|myhls       | conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/and_ln284_4_reg_1342_pp0_iter3_reg_reg[0]                                                                                                                                                                               | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myhls       | conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/call_ret_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_223/line_buffer_Array_V_0_0_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[68][15]      | 63     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|myhls       | conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/call_ret_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_223/line_buffer_Array_V_1253_0_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[68][15]   | 63     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|myhls       | conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/call_ret_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_223/line_buffer_Array_V_2254_0_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[68][15]   | 63     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|myhls       | conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/call_ret_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_223/line_buffer_Array_V_3_0_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[68][15]      | 63     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|myhls       | conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/call_ret_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_223/line_buffer_Array_V_4_0_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[68][15]      | 63     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|myhls       | conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/call_ret_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_223/line_buffer_Array_V_5_0_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[68][15]      | 63     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|myhls       | conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/icmp_ln84_reg_315_pp0_iter5_reg_reg[0]                                                                                                                                                                                                                                                                    | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+---------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name            | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | ShiftRegMem_reg[68] | 16     | 16         | 0      | 48      | 32     | 16     | 0      | 
|dsrl__1     | ShiftRegMem_reg[62] | 16     | 16         | 0      | 32      | 16     | 0      | 0      | 
+------------+---------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     1|
|2     |CARRY8          | 10658|
|3     |DSP48E2         |  2011|
|4     |DSP_ALU         |  1246|
|5     |DSP_A_B_DATA    |  1246|
|6     |DSP_C_DATA      |  1246|
|7     |DSP_MULTIPLIER  |  1246|
|8     |DSP_M_DATA      |  1246|
|9     |DSP_OUTPUT      |  1246|
|10    |DSP_PREADD      |  1246|
|11    |DSP_PREADD_DATA |  1246|
|12    |LUT1            |  4429|
|13    |LUT2            | 47334|
|14    |LUT3            | 18926|
|15    |LUT4            | 18684|
|16    |LUT5            |  4071|
|17    |LUT6            |  4992|
|18    |RAMB18E2        |     8|
|19    |RAMB36E2        |    32|
|20    |SRL16E          |    57|
|21    |SRLC32E         |   960|
|22    |FDRE            | 44045|
|23    |FDSE            |   415|
|24    |IBUF            |    21|
|25    |OBUF            |    21|
+------+----------------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
|      |Instance                                                                                          |Module                                                                                                                                                                                                                                                                         |Cells  |
+------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
|1     |top                                                                                               |                                                                                                                                                                                                                                                                               | 166633|
|2     |  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0                           |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_s                                                                                                                                                                                                           |   2476|
|3     |    grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191             |compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s                                                                                                                                                                                                         |   2432|
|4     |      call_ret_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_223                    |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s                                                                                                                                                                                                                       |    289|
|5     |        line_buffer_Array_V_0_0_U                                                                 |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_103                                                                                                                                                                                           |     48|
|6     |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_114                                                                                                                                                                                      |     48|
|7     |        line_buffer_Array_V_1253_0_U                                                              |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_104                                                                                                                                                                                           |     48|
|8     |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_113                                                                                                                                                                                      |     48|
|9     |        line_buffer_Array_V_2254_0_U                                                              |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_105                                                                                                                                                                                           |     48|
|10    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_112                                                                                                                                                                                      |     48|
|11    |        line_buffer_Array_V_3_0_U                                                                 |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_106                                                                                                                                                                                           |     48|
|12    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_111                                                                                                                                                                                      |     48|
|13    |        line_buffer_Array_V_4_0_U                                                                 |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_107                                                                                                                                                                                           |     48|
|14    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_110                                                                                                                                                                                      |     48|
|15    |        line_buffer_Array_V_5_0_U                                                                 |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_108                                                                                                                                                                                           |     49|
|16    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_109                                                                                                                                                                                      |     49|
|17    |      grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170                     |dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0                                                                                                                                                                                                                   |    934|
|18    |        mul_ln1118_3037_reg_8995_reg                                                              |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3037_reg_8995_reg_funnel           |      8|
|19    |        add_ln703_4178_fu_9843_p2                                                                 |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4178_fu_9843_p2_funnel              |      8|
|20    |        mul_ln1118_3035_reg_8987_reg                                                              |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3037_reg_8995_reg_funnel__1        |      8|
|21    |        add_ln703_fu_9572_p2                                                                      |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_fu_9572_p2_funnel                   |      8|
|22    |        add_ln703_4175_reg_10036_reg                                                              |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3037_reg_8995_reg_funnel__2        |      8|
|23    |        mul_ln1118_3040_fu_537_p2                                                                 |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4205_fu_9702_p2_funnel__2           |      8|
|24    |        add_ln703_4180_reg_10041_reg                                                              |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4180_reg_10041_reg_funnel           |      8|
|25    |        add_ln703_4181_fu_9862_p2                                                                 |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4181_fu_9862_p2_funnel              |      8|
|26    |        add_ln703_4185_fu_9881_p2__0                                                              |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4222_fu_10015_p2__0_funnel__1       |      8|
|27    |        mul_ln1118_3067_fu_572_p2                                                                 |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4205_fu_9702_p2_funnel__1           |      8|
|28    |        add_ln703_4205_fu_9702_p2                                                                 |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4205_fu_9702_p2_funnel              |      8|
|29    |        add_ln703_4206_reg_10081_reg                                                              |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/mul_ln1118_3037_reg_8995_reg_funnel__3        |      8|
|30    |        add_ln703_4222_fu_10015_p2__0                                                             |\conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4222_fu_10015_p2__0_funnel          |      8|
|31    |  conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0                          |conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_s                                                                                                                                                                                                          |   7094|
|32    |    grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219             |compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s                                                                                                                                                                                                         |   7052|
|33    |      call_ret1_shift_line_buffer_array_ap_ufixed_16_6_4_0_0_1u_config5_s_fu_257                  |shift_line_buffer_array_ap_ufixed_16_6_4_0_0_1u_config5_s                                                                                                                                                                                                                      |    289|
|34    |        line_buffer_Array_V_1_0_0_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb                                                                                                                                                                                               |     48|
|35    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_102                                                                                                                                                                                      |     48|
|36    |        line_buffer_Array_V_1_1_0_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_93                                                                                                                                                                                            |     48|
|37    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_101                                                                                                                                                                                      |     48|
|38    |        line_buffer_Array_V_1_2_0_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_94                                                                                                                                                                                            |     48|
|39    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_100                                                                                                                                                                                      |     48|
|40    |        line_buffer_Array_V_1_3_0_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_95                                                                                                                                                                                            |     48|
|41    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_99                                                                                                                                                                                       |     48|
|42    |        line_buffer_Array_V_1_4_0_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_96                                                                                                                                                                                            |     48|
|43    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_98                                                                                                                                                                                       |     48|
|44    |        line_buffer_Array_V_1_5_0_U                                                               |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_97                                                                                                                                                                                            |     49|
|45    |          shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core                                                                                                                                                                                          |     49|
|46    |      grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204                |dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0                                                                                                                                                                                                              |   5091|
|47    |        mul_ln1118_2926_reg_64820_reg                                                             |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/add_ln703_4096_reg_70744_reg_funnel__3  |      8|
|48    |        mul_ln1118_2917_fu_834_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__80    |      8|
|49    |        mul_ln1118_fu_814_p2                                                                      |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__65    |      8|
|50    |        mul_ln1118_2914_fu_695_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__79    |      8|
|51    |        add_ln703_4031_fu_68980_p2                                                                |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/add_ln703_4100_fu_69294_p2_funnel__1    |      8|
|52    |        mul_ln1118_2920_fu_773_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__29    |      8|
|53    |        add_ln703_4037_fu_69881_p2                                                                |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/add_ln703_4096_reg_70744_reg_funnel__7  |      8|
|54    |        mul_ln1118_2928_fu_777_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__84    |      8|
|55    |        mul_ln1118_2941_fu_700_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__22    |      8|
|56    |        add_ln703_4046_fu_69936_p2                                                                |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/add_ln703_4054_fu_69076_p2_funnel__6    |      8|
|57    |        mul_ln1118_2936_fu_801_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__36    |      8|
|58    |        add_ln703_4050_fu_69064_p2                                                                |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__88    |      8|
|59    |        add_ln703_4050_fu_69064_p2__0                                                             |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__42    |      8|
|60    |        mul_ln1118_3005_fu_812_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__27    |      8|
|61    |        add_ln703_4096_reg_70744_reg                                                              |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/add_ln703_4096_reg_70744_reg_funnel     |      8|
|62    |        mul_ln1118_3027_fu_748_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__30    |      8|
|63    |        mul_ln1118_2959_fu_706_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__18    |      8|
|64    |        mul_ln1118_2980_fu_761_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__70    |      8|
|65    |        add_ln703_4100_fu_69294_p2                                                                |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/add_ln703_4100_fu_69294_p2_funnel       |      8|
|66    |        mul_ln1118_3025_fu_727_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__69    |      8|
|67    |        add_ln703_4098_fu_69278_p2                                                                |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__3     |      8|
|68    |        mul_ln1118_3013_fu_747_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__82    |      8|
|69    |        add_ln703_4110_fu_69376_p2                                                                |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__72    |      8|
|70    |        add_ln703_4110_fu_69376_p2__0                                                             |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__64    |      8|
|71    |        add_ln703_4110_fu_69376_p2__1                                                             |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__46    |      8|
|72    |        add_ln703_4110_fu_69376_p2__2                                                             |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__16    |      8|
|73    |        add_ln703_4110_fu_69376_p2__3                                                             |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__86    |      8|
|74    |        add_ln703_4110_fu_69376_p2__4                                                             |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__23    |      8|
|75    |        add_ln703_4110_fu_69376_p2__5                                                             |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__81    |      8|
|76    |        add_ln703_4110_reg_70654_reg                                                              |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/add_ln703_4110_reg_70654_reg_funnel     |      8|
|77    |        mul_ln1118_2983_fu_703_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__52    |      8|
|78    |        add_ln703_4118_fu_69434_p2                                                                |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__38    |      8|
|79    |        add_ln703_4118_fu_69434_p2__0                                                             |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__11    |      8|
|80    |        add_ln703_4118_fu_69434_p2__1                                                             |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__50    |      8|
|81    |        add_ln703_4118_reg_70664_reg                                                              |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/add_ln703_4118_reg_70664_reg_funnel     |      8|
|82    |        mul_ln1118_2967_fu_790_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__8     |      8|
|83    |        add_ln703_4113_fu_69392_p2                                                                |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__54    |      8|
|84    |        mul_ln1118_2962_fu_760_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__20    |      8|
|85    |        add_ln703_4112_fu_69382_p2                                                                |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/add_ln703_4054_fu_69076_p2_funnel__1    |      8|
|86    |        add_ln703_4124_fu_69472_p2                                                                |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/add_ln703_4054_fu_69076_p2_funnel__15   |      8|
|87    |        mul_ln1118_2995_fu_792_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__37    |      8|
|88    |        mul_ln1118_3019_fu_787_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__66    |      8|
|89    |        add_ln703_4122_fu_69456_p2                                                                |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__4     |      8|
|90    |        add_ln703_4122_fu_69456_p2__0                                                             |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__21    |      8|
|91    |        add_ln703_4123_reg_70669_reg                                                              |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/add_ln703_4123_reg_70669_reg_funnel     |      8|
|92    |        mul_ln1118_2947_fu_800_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__67    |      8|
|93    |        mul_ln1118_2973_fu_733_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__68    |      8|
|94    |        add_ln703_4145_fu_69588_p2                                                                |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__59    |      8|
|95    |        mul_ln1118_3001_fu_819_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__75    |      8|
|96    |        add_ln703_4144_fu_69578_p2                                                                |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__87    |      8|
|97    |        add_ln703_4140_fu_69546_p2                                                                |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/add_ln703_4054_fu_69076_p2_funnel__12   |      8|
|98    |        mul_ln1118_2958_fu_744_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__49    |      8|
|99    |        add_ln703_4139_fu_69536_p2                                                                |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/add_ln703_4054_fu_69076_p2_funnel__10   |      8|
|100   |        mul_ln1118_2978_fu_749_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__12    |      8|
|101   |        add_ln703_4137_fu_69530_p2                                                                |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__2     |      8|
|102   |        mul_ln1118_2996_fu_808_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__51    |      8|
|103   |        add_ln703_4136_fu_69520_p2                                                                |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__85    |      8|
|104   |        add_ln703_4136_fu_69520_p2__0                                                             |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/add_ln703_4136_fu_69520_p2__0_funnel    |      8|
|105   |        mul_ln1118_2965_fu_731_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__15    |      8|
|106   |        add_ln703_4138_fu_70165_p2                                                                |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__14    |      8|
|107   |        mul_ln1118_2951_fu_795_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__13    |      8|
|108   |        mul_ln1118_2934_fu_836_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__10    |      8|
|109   |        mul_ln1118_2921_fu_741_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__9     |      8|
|110   |        mul_ln1118_2940_fu_702_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__7     |      8|
|111   |        add_ln703_4054_fu_69076_p2                                                                |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/add_ln703_4054_fu_69076_p2_funnel       |      8|
|112   |        mul_ln1118_2931_fu_796_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__5     |      8|
|113   |        mul_ln1118_2927_fu_778_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__40    |      8|
|114   |        add_ln703_4059_fu_69108_p2                                                                |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/add_ln703_4054_fu_69076_p2_funnel__7    |      8|
|115   |        mul_ln1118_2929_fu_813_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__39    |      8|
|116   |        mul_ln1118_2945_fu_827_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__55    |      8|
|117   |        add_ln703_4058_fu_69102_p2                                                                |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__53    |      8|
|118   |        add_ln703_4058_reg_70594_reg                                                              |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/add_ln703_4118_reg_70664_reg_funnel__5  |      8|
|119   |        mul_ln1118_2918_reg_64796_reg                                                             |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/add_ln703_4096_reg_70744_reg_funnel__4  |      8|
|120   |        add_ln703_fu_68954_p2                                                                     |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/add_ln703_4054_fu_69076_p2_funnel__11   |      8|
|121   |        add_ln703_4032_fu_68990_p2                                                                |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/add_ln703_4118_reg_70664_reg_funnel__4  |      8|
|122   |        mul_ln1118_3021_fu_765_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__6     |      8|
|123   |        add_ln703_4161_fu_69678_p2                                                                |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/add_ln703_4161_fu_69678_p2_funnel       |      8|
|124   |        mul_ln1118_2990_fu_788_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__83    |      8|
|125   |        add_ln703_4159_reg_70709_reg                                                              |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/add_ln703_4118_reg_70664_reg_funnel__8  |      8|
|126   |        mul_ln1118_2954_fu_743_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__77    |      8|
|127   |        mul_ln1118_3026_fu_705_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__74    |      8|
|128   |        add_ln703_4157_fu_69646_p2                                                                |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__71    |      8|
|129   |        mul_ln1118_3023_fu_697_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__26    |      8|
|130   |        add_ln703_4153_fu_69630_p2                                                                |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__24    |      8|
|131   |        add_ln703_4153_reg_70699_reg                                                              |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/add_ln703_4118_reg_70664_reg_funnel__9  |      8|
|132   |        add_ln703_4151_fu_70186_p2                                                                |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/add_ln703_4054_fu_69076_p2_funnel__4    |      8|
|133   |        mul_ln1118_3017_fu_751_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__61    |      8|
|134   |        add_ln703_4150_fu_69614_p2                                                                |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__58    |      8|
|135   |        add_ln703_4150_fu_69614_p2__0                                                             |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__56    |      8|
|136   |        add_ln703_4150_reg_70694_reg                                                              |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/add_ln703_4118_reg_70664_reg_funnel__6  |      8|
|137   |        mul_ln1118_3018_fu_719_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__35    |      8|
|138   |        add_ln703_4167_fu_69684_p2                                                                |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/add_ln703_4054_fu_69076_p2_funnel__5    |      8|
|139   |        add_ln703_4168_reg_70719_reg                                                              |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/add_ln703_4096_reg_70744_reg_funnel__2  |      8|
|140   |        mul_ln1118_3029_fu_740_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__78    |      8|
|141   |        mul_ln1118_3034_fu_802_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__76    |      8|
|142   |        mul_ln1118_3024_fu_735_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__73    |      8|
|143   |        add_ln703_4170_fu_70250_p2                                                                |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/add_ln703_4054_fu_69076_p2_funnel__2    |      8|
|144   |        add_ln703_4029_fu_68964_p2                                                                |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/add_ln703_4054_fu_69076_p2_funnel__14   |      8|
|145   |        add_ln703_4033_reg_70564_reg                                                              |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/add_ln703_4096_reg_70744_reg_funnel__6  |      8|
|146   |        mul_ln1118_2922_reg_64806_reg                                                             |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/add_ln703_4096_reg_70744_reg_funnel__5  |      8|
|147   |        mul_ln1118_2932_fu_723_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__34    |      8|
|148   |        mul_ln1118_2930_fu_791_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__33    |      8|
|149   |        add_ln703_4041_fu_69018_p2                                                                |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/add_ln703_4054_fu_69076_p2_funnel__3    |      8|
|150   |        mul_ln1118_2919_fu_832_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__89    |      8|
|151   |        add_ln703_4075_fu_69178_p2                                                                |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/add_ln703_4054_fu_69076_p2_funnel__13   |      8|
|152   |        mul_ln1118_2956_fu_738_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__57    |      8|
|153   |        add_ln703_4072_fu_69156_p2                                                                |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/add_ln703_4054_fu_69076_p2_funnel__9    |      8|
|154   |        mul_ln1118_2943_fu_789_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__41    |      8|
|155   |        add_ln703_4071_fu_69146_p2                                                                |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/add_ln703_4054_fu_69076_p2_funnel__8    |      8|
|156   |        mul_ln1118_2969_fu_758_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__32    |      8|
|157   |        add_ln703_4068_fu_69140_p2                                                                |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__31    |      8|
|158   |        add_ln703_4068_reg_70609_reg                                                              |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/add_ln703_4118_reg_70664_reg_funnel__1  |      8|
|159   |        mul_ln1118_2961_fu_753_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__28    |      8|
|160   |        add_ln703_4064_reg_70604_reg                                                              |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/add_ln703_4096_reg_70744_reg_funnel__1  |      8|
|161   |        mul_ln1118_2946_fu_694_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__25    |      8|
|162   |        add_ln703_4066_fu_70020_p2                                                                |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__1     |      8|
|163   |        mul_ln1118_2935_fu_807_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel        |      8|
|164   |        mul_ln1118_2985_fu_783_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__19    |      8|
|165   |        mul_ln1118_2988_fu_803_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__17    |      8|
|166   |        mul_ln1118_2997_fu_698_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__48    |      8|
|167   |        add_ln703_4085_fu_69220_p2                                                                |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__47    |      8|
|168   |        add_ln703_4085_fu_69220_p2__0                                                             |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__45    |      8|
|169   |        add_ln703_4085_reg_70634_reg                                                              |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/add_ln703_4118_reg_70664_reg_funnel__3  |      8|
|170   |        mul_ln1118_3007_fu_701_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__44    |      8|
|171   |        add_ln703_4090_fu_69252_p2                                                                |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__43    |      8|
|172   |        mul_ln1118_3002_fu_713_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__63    |      8|
|173   |        add_ln703_4089_fu_69246_p2                                                                |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__62    |      8|
|174   |        add_ln703_4089_fu_69246_p2__0                                                             |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/mul_ln1118_2935_fu_807_p2_funnel__60    |      8|
|175   |        add_ln703_4089_reg_70639_reg                                                              |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/add_ln703_4118_reg_70664_reg_funnel__7  |      8|
|176   |        mul_ln1118_2982_fu_710_p2                                                                 |\conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/add_ln703_4118_reg_70664_reg_funnel__2  |      8|
|177   |  dense_array_ap_ufixed_16u_array_ap_fixed_27_10_5_3_0_1u_config13_U0                             |dense_array_ap_ufixed_16u_array_ap_fixed_27_10_5_3_0_1u_config13_s                                                                                                                                                                                                             |    743|
|178   |    grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303                 |dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s                                                                                                                                                                                                             |    685|
|179   |      mul_ln1118_2907_fu_236_p2                                                                   |\dense_array_ap_ufixed_16u_array_ap_fixed_27_10_5_3_0_1u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln1118_2908_fu_237_p2_funnel__9                                                                                         |      8|
|180   |      mul_ln1118_2910_fu_233_p2                                                                   |\dense_array_ap_ufixed_16u_array_ap_fixed_27_10_5_3_0_1u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln1118_2908_fu_237_p2_funnel__6                                                                                         |      8|
|181   |      mul_ln1118_fu_225_p2                                                                        |\dense_array_ap_ufixed_16u_array_ap_fixed_27_10_5_3_0_1u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln1118_2908_fu_237_p2_funnel__3                                                                                         |      8|
|182   |      mul_ln1118_2908_fu_237_p2                                                                   |\dense_array_ap_ufixed_16u_array_ap_fixed_27_10_5_3_0_1u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln1118_2908_fu_237_p2_funnel                                                                                            |      8|
|183   |      mul_ln708_4_fu_239_p2                                                                       |\dense_array_ap_ufixed_16u_array_ap_fixed_27_10_5_3_0_1u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln1118_2908_fu_237_p2_funnel__4                                                                                         |      8|
|184   |      mul_ln708_3_fu_230_p2                                                                       |\dense_array_ap_ufixed_16u_array_ap_fixed_27_10_5_3_0_1u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln1118_2908_fu_237_p2_funnel__1                                                                                         |      8|
|185   |      mul_ln708_6_fu_231_p2                                                                       |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__71                                                                                        |      8|
|186   |      mul_ln1118_2911_fu_227_p2                                                                   |\dense_array_ap_ufixed_16u_array_ap_fixed_27_10_5_3_0_1u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln1118_2908_fu_237_p2_funnel__7                                                                                         |      8|
|187   |      mul_ln1118_2909_fu_238_p2                                                                   |\dense_array_ap_ufixed_16u_array_ap_fixed_27_10_5_3_0_1u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln1118_2908_fu_237_p2_funnel__5                                                                                         |      8|
|188   |      mul_ln708_2_fu_224_p2                                                                       |\dense_array_ap_ufixed_16u_array_ap_fixed_27_10_5_3_0_1u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln1118_2908_fu_237_p2_funnel__2                                                                                         |      8|
|189   |      mul_ln708_1_fu_226_p2                                                                       |\dense_array_ap_ufixed_16u_array_ap_fixed_27_10_5_3_0_1u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln1118_2908_fu_237_p2_funnel__11                                                                                        |      8|
|190   |      mul_ln708_fu_232_p2                                                                         |\dense_array_ap_ufixed_16u_array_ap_fixed_27_10_5_3_0_1u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln1118_2908_fu_237_p2_funnel__10                                                                                        |      8|
|191   |      mul_ln708_5_fu_228_p2                                                                       |\dense_array_ap_ufixed_16u_array_ap_fixed_27_10_5_3_0_1u_config13_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s_fu_303/mul_ln1118_2908_fu_237_p2_funnel__8                                                                                         |      8|
|192   |  dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0                             |dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_s                                                                                                                                                                                                             | 141225|
|193   |    grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521                |dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s                                                                                                                                                                                                             | 136610|
|194   |      mul_ln1118_1569_fu_7407_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__11                                                                                        |      8|
|195   |      mul_ln1118_1241_fu_6064_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__88                                                                                        |      8|
|196   |      mul_ln1118_1107_fu_5691_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__80                                                                                        |      8|
|197   |      add_ln703_1585_reg_37679835_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_209_fu_37608971_p2_funnel__2                                                                                     |      8|
|198   |      mul_ln1118_1156_fu_7299_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__83                                                                                        |      8|
|199   |      add_ln703_3674_fu_37609663_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__31                                                                                        |      8|
|200   |      mul_ln1118_1311_fu_6066_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__104                                                                                       |      8|
|201   |      mul_ln1118_1067_fu_5429_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__50                                                                                        |      8|
|202   |      mul_ln1118_1238_reg_3266631_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1611_reg_3266661_reg_funnel__6                                                                                  |      8|
|203   |      add_ln703_3723_fu_37664093_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_355_fu_37642654_p2_funnel__3                                                                                     |      8|
|204   |      mul_ln1118_2136_fu_6186_p2                                                                  |mul_ln1118_2339_fu_4274_p2_funnel__9                                                                                                                                                                                                                                           |      8|
|205   |      mul_ln1118_1202_fu_4871_p2                                                                  |mul_ln1118_2339_fu_4274_p2_funnel__2                                                                                                                                                                                                                                           |      8|
|206   |      mul_ln1118_1192_fu_6224_p2                                                                  |mul_ln1118_2339_fu_4274_p2_funnel__7                                                                                                                                                                                                                                           |      8|
|207   |      add_ln703_1998_reg_37681630_reg                                                             |add_ln703_1998_reg_37681630_reg_funnel                                                                                                                                                                                                                                         |      8|
|208   |      mul_ln1118_2821_fu_7187_p2                                                                  |mul_ln1118_2339_fu_4274_p2_funnel__3                                                                                                                                                                                                                                           |      8|
|209   |      mul_ln1118_1988_fu_4613_p2                                                                  |mul_ln1118_2339_fu_4274_p2_funnel__11                                                                                                                                                                                                                                          |      8|
|210   |      mul_ln1118_2849_fu_6709_p2                                                                  |mul_ln1118_2339_fu_4274_p2_funnel__8                                                                                                                                                                                                                                           |      8|
|211   |      mul_ln1118_2791_fu_5016_p2                                                                  |mul_ln1118_2339_fu_4274_p2_funnel__4                                                                                                                                                                                                                                           |      8|
|212   |      mul_ln1118_2175_fu_6663_p2                                                                  |mul_ln1118_2339_fu_4274_p2_funnel__1                                                                                                                                                                                                                                           |      8|
|213   |      add_ln703_3811_fu_37664659_p2                                                               |mul_ln1118_2339_fu_4274_p2_funnel__6                                                                                                                                                                                                                                           |      8|
|214   |      mul_ln1118_2339_fu_4274_p2                                                                  |mul_ln1118_2339_fu_4274_p2_funnel                                                                                                                                                                                                                                              |      8|
|215   |      add_ln703_3810_fu_37664649_p2                                                               |add_ln703_3810_fu_37664649_p2_funnel                                                                                                                                                                                                                                           |      8|
|216   |      add_ln703_3999_fu_37665858_p2                                                               |mul_ln1118_2339_fu_4274_p2_funnel__10                                                                                                                                                                                                                                          |      8|
|217   |      add_ln703_4000_fu_37665868_p2                                                               |mul_ln1118_2339_fu_4274_p2_funnel__5                                                                                                                                                                                                                                           |      8|
|218   |      mul_ln1118_1098_reg_3266557_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_2030_reg_37681670_reg_funnel__1                                                                                  |      8|
|219   |      mul_ln1118_1525_fu_3941_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel__25                                                                                      |      8|
|220   |      mul_ln1118_1510_fu_5749_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel__66                                                                                      |      8|
|221   |      mul_ln1118_1198_fu_4867_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel__3                                                                                       |      8|
|222   |      mul_ln1118_1856_fu_7104_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel__11                                                                                      |      8|
|223   |      mul_ln1118_2016_fu_4414_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel__35                                                                                      |      8|
|224   |      mul_ln1118_2031_fu_4760_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel__36                                                                                      |      8|
|225   |      mul_ln1118_1531_fu_4509_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel__33                                                                                      |      8|
|226   |      mul_ln1118_1788_fu_4946_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel__53                                                                                      |      8|
|227   |      mul_ln1118_1583_fu_3993_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel__5                                                                                       |      8|
|228   |      mul_ln1118_2181_fu_4914_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel__58                                                                                      |      8|
|229   |      mul_ln1118_1859_fu_6246_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel__10                                                                                      |      8|
|230   |      mul_ln1118_1884_fu_5127_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel__38                                                                                      |      8|
|231   |      add_ln703_3320_fu_37661538_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_3320_fu_37661538_p2_funnel                                                                                       |      8|
|232   |      mul_ln1118_1999_fu_5241_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel__15                                                                                      |      8|
|233   |      add_ln703_2463_fu_37656056_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_2030_reg_37681670_reg_funnel__2                                                                                  |      8|
|234   |      mul_ln1118_2844_fu_7219_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel__21                                                                                      |      8|
|235   |      add_ln703_3272_fu_37661226_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_3320_fu_37661538_p2_funnel__1                                                                                    |      8|
|236   |      mul_ln1118_1756_fu_3794_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel__18                                                                                      |      8|
|237   |      mul_ln1118_1743_fu_4493_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel__16                                                                                      |      8|
|238   |      mul_ln1118_1548_fu_6854_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel                                                                                          |      8|
|239   |      mul_ln1118_1825_fu_5702_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel__56                                                                                      |      8|
|240   |      mul_ln1118_1562_fu_5335_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel__7                                                                                       |      8|
|241   |      mul_ln1118_1536_fu_4626_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel__67                                                                                      |      8|
|242   |      mul_ln1118_1966_fu_4590_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel__64                                                                                      |      8|
|243   |      add_ln703_2094_fu_37653834_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel__61                                                                                      |      8|
|244   |      add_ln703_2094_reg_37681750_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_2094_reg_37681750_reg_funnel                                                                                     |      8|
|245   |      mul_ln1118_1886_fu_4957_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel__59                                                                                      |      8|
|246   |      mul_ln1118_1744_fu_7113_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel__54                                                                                      |      8|
|247   |      mul_ln1118_1912_fu_7078_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel__2                                                                                       |      8|
|248   |      mul_ln1118_1620_fu_5851_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel__52                                                                                      |      8|
|249   |      mul_ln1118_1537_fu_5078_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel__51                                                                                      |      8|
|250   |      mul_ln1118_1496_fu_5974_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel__50                                                                                      |      8|
|251   |      add_ln703_2108_fu_37653928_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_3320_fu_37661538_p2_funnel__3                                                                                    |      8|
|252   |      add_ln703_2113_fu_37653970_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_3320_fu_37661538_p2_funnel__2                                                                                    |      8|
|253   |      mul_ln1118_1550_fu_6682_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel__46                                                                                      |      8|
|254   |      add_ln703_2107_fu_37653918_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel__45                                                                                      |      8|
|255   |      add_ln703_2107_fu_37653918_p2__0                                                            |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel__43                                                                                      |      8|
|256   |      mul_ln1118_2427_fu_4583_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel__9                                                                                       |      8|
|257   |      mul_ln1118_2361_fu_7240_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel__8                                                                                       |      8|
|258   |      mul_ln1118_1997_fu_6940_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel__6                                                                                       |      8|
|259   |      mul_ln1118_1976_fu_4600_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel__4                                                                                       |      8|
|260   |      mul_ln1118_2074_fu_4809_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel__12                                                                                      |      8|
|261   |      mul_ln1118_1855_fu_5731_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel__20                                                                                      |      8|
|262   |      mul_ln1118_1962_fu_5835_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel__23                                                                                      |      8|
|263   |      mul_ln1118_1792_fu_5686_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel__48                                                                                      |      8|
|264   |      mul_ln1118_1718_fu_4238_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel__49                                                                                      |      8|
|265   |      mul_ln1118_1747_fu_7399_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel__47                                                                                      |      8|
|266   |      mul_ln1118_1720_fu_6859_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel__44                                                                                      |      8|
|267   |      add_ln703_2029_fu_37653430_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_2029_fu_37653430_p2_funnel                                                                                       |      8|
|268   |      add_ln703_2030_reg_37681670_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_2030_reg_37681670_reg_funnel                                                                                     |      8|
|269   |      mul_ln1118_2085_fu_6073_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel__42                                                                                      |      8|
|270   |      add_ln703_2032_fu_37653456_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel__41                                                                                      |      8|
|271   |      mul_ln1118_1862_fu_5339_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel__60                                                                                      |      8|
|272   |      mul_ln1118_1793_fu_7227_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel__63                                                                                      |      8|
|273   |      mul_ln1118_1758_fu_5782_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel__57                                                                                      |      8|
|274   |      mul_ln1118_2013_fu_7376_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel__31                                                                                      |      8|
|275   |      mul_ln1118_1890_fu_6783_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel__30                                                                                      |      8|
|276   |      mul_ln1118_2159_fu_6943_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel__28                                                                                      |      8|
|277   |      mul_ln1118_2084_fu_7447_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel__26                                                                                      |      8|
|278   |      mul_ln1118_2019_fu_6867_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel__13                                                                                      |      8|
|279   |      mul_ln1118_1995_fu_7109_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel__17                                                                                      |      8|
|280   |      mul_ln1118_2155_fu_6195_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel__14                                                                                      |      8|
|281   |      mul_ln1118_2142_fu_6764_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel__19                                                                                      |      8|
|282   |      mul_ln1118_1538_fu_7640_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel__22                                                                                      |      8|
|283   |      mul_ln1118_1498_fu_4277_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel__29                                                                                      |      8|
|284   |      mul_ln1118_1474_fu_4002_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel__55                                                                                      |      8|
|285   |      mul_ln1118_1746_fu_5854_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel__68                                                                                      |      8|
|286   |      mul_ln1118_1644_fu_6117_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel__32                                                                                      |      8|
|287   |      mul_ln1118_1850_fu_5726_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel__65                                                                                      |      8|
|288   |      mul_ln1118_1839_fu_5715_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel__27                                                                                      |      8|
|289   |      mul_ln1118_1541_fu_5816_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel__1                                                                                       |      8|
|290   |      mul_ln1118_1501_fu_4559_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel__24                                                                                      |      8|
|291   |      mul_ln1118_1530_fu_4059_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel__39                                                                                      |      8|
|292   |      mul_ln1118_1863_fu_4490_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel__69                                                                                      |      8|
|293   |      mul_ln1118_1891_fu_6152_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel__40                                                                                      |      8|
|294   |      add_ln703_1980_fu_37653154_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_3320_fu_37661538_p2_funnel__4                                                                                    |      8|
|295   |      mul_ln1118_1565_fu_6589_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel__37                                                                                      |      8|
|296   |      mul_ln1118_1499_fu_6896_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel__62                                                                                      |      8|
|297   |      mul_ln1118_1314_fu_6337_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1548_fu_6854_p2_funnel__34                                                                                      |      8|
|298   |      mul_ln1118_2783_fu_5093_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__27                                                                                        |      8|
|299   |      add_ln703_3059_fu_37609645_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1611_reg_3266661_reg_funnel__21                                                                                 |      8|
|300   |      add_ln703_1483_fu_37650068_p2__1                                                            |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_209_fu_37608971_p2_funnel__9                                                                                     |      8|
|301   |      mul_ln1118_2326_fu_3796_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__92                                                                                        |      8|
|302   |      mul_ln1118_2421_fu_3797_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__9                                                                                         |      8|
|303   |      add_ln703_2468_fu_37609623_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_199_fu_37608901_p2_funnel__27                                                                                    |      8|
|304   |      mul_ln1118_1722_fu_6858_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__102                                                                                       |      8|
|305   |      mul_ln1118_1590_fu_5963_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__2                                                                                         |      8|
|306   |      mul_ln1118_1611_reg_3266661_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1611_reg_3266661_reg_funnel__1                                                                                  |      8|
|307   |      mul_ln1118_1785_fu_5738_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1484_fu_5261_p2_funnel__13                                                                                      |      8|
|308   |      mul_ln1118_1711_fu_5594_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1484_fu_5261_p2_funnel__4                                                                                       |      8|
|309   |      mul_ln1118_1661_fu_7383_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1484_fu_5261_p2_funnel__19                                                                                      |      8|
|310   |      mul_ln1118_1602_fu_5373_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1484_fu_5261_p2_funnel__7                                                                                       |      8|
|311   |      mul_ln1118_2032_fu_5219_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1484_fu_5261_p2_funnel__2                                                                                       |      8|
|312   |      mul_ln1118_1752_fu_5352_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1484_fu_5261_p2_funnel__20                                                                                      |      8|
|313   |      mul_ln1118_1484_fu_5261_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1484_fu_5261_p2_funnel                                                                                          |      8|
|314   |      mul_ln1118_1338_fu_7626_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1484_fu_5261_p2_funnel__3                                                                                       |      8|
|315   |      mul_ln1118_1790_fu_6942_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1484_fu_5261_p2_funnel__16                                                                                      |      8|
|316   |      mul_ln1118_2790_fu_5012_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1484_fu_5261_p2_funnel__17                                                                                      |      8|
|317   |      mul_ln1118_2286_fu_4466_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1484_fu_5261_p2_funnel__11                                                                                      |      8|
|318   |      mul_ln1118_2322_fu_3962_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1484_fu_5261_p2_funnel__12                                                                                      |      8|
|319   |      add_ln703_2258_fu_37654854_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_2258_fu_37654854_p2_funnel                                                                                       |      8|
|320   |      add_ln703_2261_fu_37654870_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_2258_fu_37654854_p2_funnel__1                                                                                    |      8|
|321   |      mul_ln1118_1786_fu_4041_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1484_fu_5261_p2_funnel__1                                                                                       |      8|
|322   |      mul_ln1118_1521_fu_5360_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1484_fu_5261_p2_funnel__5                                                                                       |      8|
|323   |      mul_ln1118_1455_fu_5230_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1484_fu_5261_p2_funnel__18                                                                                      |      8|
|324   |      mul_ln1118_1791_fu_6310_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1484_fu_5261_p2_funnel__10                                                                                      |      8|
|325   |      mul_ln1118_1485_fu_6512_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1484_fu_5261_p2_funnel__15                                                                                      |      8|
|326   |      mul_ln1118_1170_fu_4066_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1484_fu_5261_p2_funnel__9                                                                                       |      8|
|327   |      mul_ln1118_1182_fu_4224_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1484_fu_5261_p2_funnel__6                                                                                       |      8|
|328   |      mul_ln1118_1120_fu_5519_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1484_fu_5261_p2_funnel__8                                                                                       |      8|
|329   |      add_ln703_1568_reg_37681180_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_1568_reg_37681180_reg_funnel                                                                                     |      8|
|330   |      mul_ln1118_1237_fu_5697_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1484_fu_5261_p2_funnel__14                                                                                      |      8|
|331   |      mul_ln1118_855_reg_3266579_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1611_reg_3266661_reg_funnel__24                                                                                 |      8|
|332   |      mul_ln1118_1009_fu_6817_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__107                                                                                     |      8|
|333   |      add_ln703_1946_fu_37652952_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__39                                                                                      |      8|
|334   |      add_ln703_1946_fu_37652952_p2__0                                                            |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_1270_reg_37680850_reg_funnel__3                                                                                  |      8|
|335   |      mul_ln1118_1224_reg_3266627_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1611_reg_3266661_reg_funnel__7                                                                                  |      8|
|336   |      mul_ln1118_1101_fu_6015_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__123                                                                                     |      8|
|337   |      mul_ln1118_1058_fu_4622_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__47                                                                                      |      8|
|338   |      mul_ln1118_1587_fu_6610_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__132                                                                                     |      8|
|339   |      mul_ln1118_1554_fu_6578_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__57                                                                                      |      8|
|340   |      mul_ln1118_1487_fu_6514_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__137                                                                                     |      8|
|341   |      mul_ln1118_1305_fu_6330_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__142                                                                                     |      8|
|342   |      mul_ln1118_1376_fu_7553_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__68                                                                                      |      8|
|343   |      mul_ln1118_1226_fu_4894_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__18                                                                                      |      8|
|344   |      mul_ln1118_539_fu_4006_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__146                                                                                     |      8|
|345   |      add_ln703_1508_fu_37650232_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__71                                                                                      |      8|
|346   |      add_ln703_1508_fu_37650232_p2__0                                                            |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__152                                                                                     |      8|
|347   |      add_ln703_1508_fu_37650232_p2__1                                                            |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_1270_reg_37680850_reg_funnel__5                                                                                  |      8|
|348   |      mul_ln1118_1267_fu_7307_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__78                                                                                      |      8|
|349   |      mul_ln1118_1375_fu_7094_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__81                                                                                      |      8|
|350   |      mul_ln1118_1411_fu_4659_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__157                                                                                     |      8|
|351   |      add_ln703_1501_fu_37650170_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_1869_fu_37652476_p2_funnel__8                                                                                    |      8|
|352   |      mul_ln1118_1245_fu_4731_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__54                                                                                      |      8|
|353   |      mul_ln1118_1260_reg_3266149_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_1628_reg_37681225_reg_funnel__1                                                                                  |      8|
|354   |      mul_ln1118_1500_fu_6262_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__23                                                                                      |      8|
|355   |      mul_ln1118_1116_fu_5015_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__73                                                                                      |      8|
|356   |      mul_ln1118_1463_fu_6489_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__84                                                                                      |      8|
|357   |      mul_ln1118_1070_fu_7250_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__98                                                                                      |      8|
|358   |      mul_ln1118_1011_fu_5560_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__55                                                                                      |      8|
|359   |      mul_ln1118_1553_fu_5326_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__90                                                                                      |      8|
|360   |      add_ln703_1607_fu_37650825_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_1869_fu_37652476_p2_funnel__1                                                                                    |      8|
|361   |      mul_ln1118_1249_fu_6040_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__115                                                                                     |      8|
|362   |      mul_ln1118_1083_fu_7264_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__121                                                                                     |      8|
|363   |      mul_ln1118_1225_fu_7518_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__48                                                                                      |      8|
|364   |      mul_ln1118_1351_fu_6374_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__64                                                                                      |      8|
|365   |      mul_ln1118_1291_fu_4187_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__69                                                                                      |      8|
|366   |      mul_ln1118_1236_fu_7409_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__11                                                                                      |      8|
|367   |      add_ln703_1619_fu_37650909_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__82                                                                                      |      8|
|368   |      mul_ln1118_1167_fu_7020_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__61                                                                                      |      8|
|369   |      add_ln703_1617_fu_37650889_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__20                                                                                      |      8|
|370   |      mul_ln1118_1036_fu_3985_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__110                                                                                     |      8|
|371   |      add_ln703_1620_fu_37650919_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_1869_fu_37652476_p2_funnel__4                                                                                    |      8|
|372   |      mul_ln1118_1154_fu_6960_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__112                                                                                     |      8|
|373   |      mul_ln1118_1024_fu_6077_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__30                                                                                      |      8|
|374   |      add_ln703_1625_fu_37650941_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__3                                                                                       |      8|
|375   |      mul_ln1118_1201_fu_4983_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__143                                                                                     |      8|
|376   |      add_ln703_1627_fu_37650957_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_1589_fu_37650735_p2_funnel__2                                                                                    |      8|
|377   |      add_ln703_1628_reg_37681225_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_1628_reg_37681225_reg_funnel                                                                                     |      8|
|378   |      mul_ln1118_1540_fu_4290_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__133                                                                                     |      8|
|379   |      add_ln703_1631_fu_37650983_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__104                                                                                     |      8|
|380   |      mul_ln1118_1566_fu_3975_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__89                                                                                      |      8|
|381   |      mul_ln1118_1092_fu_7274_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__46                                                                                      |      8|
|382   |      add_ln703_1642_reg_37681245_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_1270_reg_37680850_reg_funnel__9                                                                                  |      8|
|383   |      mul_ln1118_1582_fu_5354_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__145                                                                                     |      8|
|384   |      add_ln703_2895_fu_37658740_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__111                                                                                     |      8|
|385   |      mul_ln1118_1393_fu_4481_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__60                                                                                      |      8|
|386   |      add_ln703_2893_fu_37658720_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_2893_fu_37658720_p2_funnel                                                                                       |      8|
|387   |      mul_ln1118_1161_fu_7536_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__155                                                                                     |      8|
|388   |      mul_ln1118_1004_fu_4533_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__108                                                                                     |      8|
|389   |      mul_ln1118_1135_fu_6952_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__17                                                                                      |      8|
|390   |      add_ln703_1336_reg_37680935_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_1336_reg_37680935_reg_funnel                                                                                     |      8|
|391   |      mul_ln1118_969_fu_5899_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__99                                                                                      |      8|
|392   |      add_ln703_1339_fu_37649128_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__2                                                                                       |      8|
|393   |      add_ln703_1339_fu_37649128_p2__0                                                            |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__26                                                                                      |      8|
|394   |      add_ln703_1339_reg_37680940_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_1270_reg_37680850_reg_funnel__1                                                                                  |      8|
|395   |      mul_ln1118_1268_fu_4515_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__28                                                                                      |      8|
|396   |      add_ln703_1926_fu_37652826_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__101                                                                                     |      8|
|397   |      mul_ln1118_1193_fu_7486_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__4                                                                                       |      8|
|398   |      add_ln703_3681_fu_37663799_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__32                                                                                      |      8|
|399   |      add_ln703_3681_fu_37663799_p2__0                                                            |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__79                                                                                      |      8|
|400   |      add_ln703_3681_fu_37663799_p2__1                                                            |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__148                                                                                     |      8|
|401   |      add_ln703_3681_fu_37663799_p2__2                                                            |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__124                                                                                     |      8|
|402   |      mul_ln1118_667_fu_6748_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__161                                                                                     |      8|
|403   |      add_ln703_1923_fu_37652804_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__51                                                                                      |      8|
|404   |      add_ln703_1923_fu_37652804_p2__0                                                            |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__141                                                                                     |      8|
|405   |      mul_ln1118_1191_fu_4860_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel                                                                                          |      8|
|406   |      mul_ln1118_1152_fu_3885_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__86                                                                                      |      8|
|407   |      mul_ln1118_944_fu_6705_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__162                                                                                     |      8|
|408   |      mul_ln1118_909_fu_5024_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__159                                                                                     |      8|
|409   |      mul_ln1118_1444_fu_5218_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__80                                                                                      |      8|
|410   |      mul_ln1118_1063_fu_5167_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__69                                                                                        |      8|
|411   |      add_ln703_1795_reg_37679840_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1611_reg_3266661_reg_funnel__25                                                                                 |      8|
|412   |      mul_ln1118_1094_fu_7276_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__7                                                                                       |      8|
|413   |      mul_ln1118_1073_fu_7253_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__19                                                                                      |      8|
|414   |      mul_ln1118_1751_fu_4893_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__153                                                                                     |      8|
|415   |      mul_ln1118_1081_fu_7262_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__130                                                                                     |      8|
|416   |      add_ln703_1904_fu_37652678_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__144                                                                                     |      8|
|417   |      add_ln703_1904_reg_37681520_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_1270_reg_37680850_reg_funnel__2                                                                                  |      8|
|418   |      mul_ln1118_1132_fu_4500_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__8                                                                                       |      8|
|419   |      mul_ln1118_1088_fu_6010_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__14                                                                                      |      8|
|420   |      mul_ln1118_1313_fu_3833_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__109                                                                                     |      8|
|421   |      mul_ln1118_1127_fu_5398_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__59                                                                                      |      8|
|422   |      mul_ln1118_1008_fu_5279_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__63                                                                                      |      8|
|423   |      add_ln703_1266_fu_37648724_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__139                                                                                     |      8|
|424   |      mul_ln1118_1080_fu_6000_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__92                                                                                      |      8|
|425   |      add_ln703_1270_fu_37648760_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__117                                                                                     |      8|
|426   |      add_ln703_1270_fu_37648760_p2__0                                                            |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__62                                                                                      |      8|
|427   |      add_ln703_1270_reg_37680850_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_1270_reg_37680850_reg_funnel                                                                                     |      8|
|428   |      mul_ln1118_933_fu_7125_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__22                                                                                      |      8|
|429   |      mul_ln1118_953_fu_5882_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__49                                                                                      |      8|
|430   |      add_ln703_1273_fu_37648766_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__106                                                                                     |      8|
|431   |      mul_ln1118_1164_fu_5650_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__102                                                                                     |      8|
|432   |      mul_ln1118_972_fu_5866_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__53                                                                                      |      8|
|433   |      add_ln703_1275_fu_37648782_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_1869_fu_37652476_p2_funnel__2                                                                                    |      8|
|434   |      mul_ln1118_1021_fu_4710_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__83                                                                                      |      8|
|435   |      add_ln703_1263_fu_37648708_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_1869_fu_37652476_p2_funnel__5                                                                                    |      8|
|436   |      mul_ln1118_1334_fu_5110_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__38                                                                                      |      8|
|437   |      add_ln703_1779_fu_37651919_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__85                                                                                      |      8|
|438   |      mul_ln1118_979_fu_6439_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__13                                                                                      |      8|
|439   |      mul_ln1118_1372_fu_4284_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__21                                                                                      |      8|
|440   |      add_ln703_1770_fu_37651851_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__35                                                                                      |      8|
|441   |      mul_ln1118_1560_fu_6698_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__151                                                                                     |      8|
|442   |      mul_ln1118_1274_fu_5018_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__87                                                                                      |      8|
|443   |      mul_ln1118_1109_fu_3994_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__120                                                                                     |      8|
|444   |      add_ln703_1775_fu_37651893_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_1589_fu_37650735_p2_funnel__1                                                                                    |      8|
|445   |      add_ln703_1776_fu_37651903_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_1869_fu_37652476_p2_funnel__6                                                                                    |      8|
|446   |      mul_ln1118_1043_fu_4717_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__131                                                                                     |      8|
|447   |      add_ln703_1755_fu_37651755_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_1270_reg_37680850_reg_funnel__7                                                                                  |      8|
|448   |      mul_ln1118_1172_fu_4838_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__74                                                                                      |      8|
|449   |      add_ln703_1757_fu_37651771_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__160                                                                                     |      8|
|450   |      add_ln703_1757_reg_37681365_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_1270_reg_37680850_reg_funnel__8                                                                                  |      8|
|451   |      mul_ln1118_1264_fu_4854_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__67                                                                                      |      8|
|452   |      mul_ln1118_1197_fu_7490_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__135                                                                                     |      8|
|453   |      mul_ln1118_1357_fu_6380_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__34                                                                                      |      8|
|454   |      mul_ln1118_1286_fu_6227_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__118                                                                                     |      8|
|455   |      mul_ln1118_1508_fu_6939_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__95                                                                                      |      8|
|456   |      mul_ln1118_1468_fu_6609_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__10                                                                                      |      8|
|457   |      mul_ln1118_1581_fu_6604_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__29                                                                                      |      8|
|458   |      mul_ln1118_1546_fu_5933_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__70                                                                                      |      8|
|459   |      mul_ln1118_1322_fu_7608_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__56                                                                                      |      8|
|460   |      mul_ln1118_1309_fu_7595_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__150                                                                                     |      8|
|461   |      mul_ln1118_1534_fu_4726_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__140                                                                                     |      8|
|462   |      mul_ln1118_1456_fu_6480_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__93                                                                                      |      8|
|463   |      mul_ln1118_1186_fu_7591_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__156                                                                                     |      8|
|464   |      mul_ln1118_928_fu_5858_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__1                                                                                       |      8|
|465   |      mul_ln1118_1242_fu_4445_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__136                                                                                     |      8|
|466   |      mul_ln1118_917_fu_7221_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__15                                                                                      |      8|
|467   |      mul_ln1118_904_fu_6908_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__52                                                                                      |      8|
|468   |      mul_ln1118_1493_fu_5693_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__116                                                                                     |      8|
|469   |      mul_ln1118_1302_fu_6327_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__50                                                                                      |      8|
|470   |      mul_ln1118_1330_fu_5105_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__65                                                                                      |      8|
|471   |      add_ln703_1660_fu_37651135_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__44                                                                                      |      8|
|472   |      add_ln703_1660_fu_37651135_p2__0                                                            |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__36                                                                                      |      8|
|473   |      add_ln703_1660_reg_37681260_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_1270_reg_37680850_reg_funnel__6                                                                                  |      8|
|474   |      mul_ln1118_1027_fu_7453_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__31                                                                                      |      8|
|475   |      mul_ln1118_999_fu_6582_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__76                                                                                      |      8|
|476   |      mul_ln1118_1556_fu_6580_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__105                                                                                     |      8|
|477   |      add_ln703_1661_fu_37651141_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__9                                                                                       |      8|
|478   |      mul_ln1118_1612_fu_4022_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__128                                                                                     |      8|
|479   |      add_ln703_1654_fu_37651089_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_1869_fu_37652476_p2_funnel__3                                                                                    |      8|
|480   |      mul_ln1118_1051_fu_7234_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__147                                                                                     |      8|
|481   |      add_ln703_1655_fu_37651099_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__119                                                                                     |      8|
|482   |      mul_ln1118_1489_fu_6031_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__138                                                                                     |      8|
|483   |      mul_ln1118_875_fu_3947_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__72                                                                                      |      8|
|484   |      add_ln703_1668_fu_37651183_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__149                                                                                     |      8|
|485   |      mul_ln1118_1131_fu_5125_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__6                                                                                       |      8|
|486   |      mul_ln1118_936_fu_4506_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__27                                                                                      |      8|
|487   |      add_ln703_1671_fu_37651209_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__127                                                                                     |      8|
|488   |      add_ln703_1671_fu_37651209_p2__0                                                            |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__77                                                                                      |      8|
|489   |      add_ln703_1671_reg_37681275_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_1270_reg_37680850_reg_funnel__10                                                                                 |      8|
|490   |      mul_ln1118_1157_fu_6789_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__16                                                                                      |      8|
|491   |      add_ln703_1675_fu_37651235_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__41                                                                                      |      8|
|492   |      add_ln703_1675_fu_37651235_p2__0                                                            |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__158                                                                                     |      8|
|493   |      add_ln703_1675_reg_37681280_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_1270_reg_37680850_reg_funnel__4                                                                                  |      8|
|494   |      mul_ln1118_1039_fu_6423_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__58                                                                                      |      8|
|495   |      mul_ln1118_987_fu_4397_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__25                                                                                      |      8|
|496   |      mul_ln1118_1251_fu_4791_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__113                                                                                     |      8|
|497   |      add_ln703_1692_fu_37651351_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__125                                                                                     |      8|
|498   |      mul_ln1118_1071_fu_4632_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__45                                                                                      |      8|
|499   |      add_ln703_1690_fu_37651331_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_1690_fu_37651331_p2_funnel                                                                                       |      8|
|500   |      mul_ln1118_1106_fu_4162_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__103                                                                                     |      8|
|501   |      mul_ln1118_1061_fu_7244_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__12                                                                                      |      8|
|502   |      mul_ln1118_1353_fu_6376_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__37                                                                                      |      8|
|503   |      mul_ln1118_1271_fu_6966_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__75                                                                                      |      8|
|504   |      mul_ln1118_1417_fu_7396_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__163                                                                                     |      8|
|505   |      add_ln703_1686_fu_37651299_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_1869_fu_37652476_p2_funnel__7                                                                                    |      8|
|506   |      mul_ln1118_967_fu_5897_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__43                                                                                      |      8|
|507   |      add_ln703_1687_fu_37651309_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__100                                                                                     |      8|
|508   |      mul_ln1118_1388_fu_4366_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__134                                                                                     |      8|
|509   |      mul_ln1118_1262_fu_3948_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__154                                                                                     |      8|
|510   |      add_ln703_1693_fu_37651357_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__129                                                                                     |      8|
|511   |      mul_ln1118_1086_fu_6008_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__5                                                                                       |      8|
|512   |      add_ln703_1705_fu_37651441_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__91                                                                                      |      8|
|513   |      add_ln703_1698_fu_37651383_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__66                                                                                      |      8|
|514   |      mul_ln1118_1232_fu_4900_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__88                                                                                      |      8|
|515   |      add_ln703_1699_fu_37651393_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__122                                                                                     |      8|
|516   |      mul_ln1118_1503_reg_3266651_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1611_reg_3266661_reg_funnel__8                                                                                  |      8|
|517   |      mul_ln1118_1269_fu_7137_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__126                                                                                     |      8|
|518   |      mul_ln1118_1235_fu_6953_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__40                                                                                      |      8|
|519   |      add_ln703_1593_fu_37650767_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__114                                                                                     |      8|
|520   |      mul_ln1118_1261_reg_3266641_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1611_reg_3266661_reg_funnel__4                                                                                  |      8|
|521   |      add_ln703_1589_fu_37650735_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_1589_fu_37650735_p2_funnel                                                                                       |      8|
|522   |      mul_ln1118_1428_fu_6447_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__33                                                                                      |      8|
|523   |      mul_ln1118_1418_fu_4603_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__94                                                                                      |      8|
|524   |      add_ln703_1591_fu_37650751_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_1591_fu_37650751_p2_funnel                                                                                       |      8|
|525   |      mul_ln1118_1272_fu_7423_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__24                                                                                      |      8|
|526   |      add_ln703_1829_fu_37652232_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_1270_reg_37680850_reg_funnel__11                                                                                 |      8|
|527   |      mul_ln1118_1384_fu_4703_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__42                                                                                      |      8|
|528   |      mul_ln1118_1176_fu_4843_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__97                                                                                      |      8|
|529   |      mul_ln1118_1140_fu_7067_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1191_fu_4860_p2_funnel__96                                                                                      |      8|
|530   |      add_ln703_1869_fu_37652476_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_1869_fu_37652476_p2_funnel                                                                                       |      8|
|531   |      mul_ln1118_952_fu_7036_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__86                                                                                        |      8|
|532   |      add_ln703_3151_reg_37679865_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_209_fu_37608971_p2_funnel__4                                                                                     |      8|
|533   |      mul_ln1118_1066_fu_7619_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__5                                                                                         |      8|
|534   |      add_ln703_1351_fu_37609599_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1611_reg_3266661_reg_funnel__32                                                                                 |      8|
|535   |      add_ln703_1344_fu_37649150_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__49                                                                                        |      8|
|536   |      mul_ln1118_737_reg_3266618_reg                                                              |mul_ln1118_737_reg_3266618_reg_funnel                                                                                                                                                                                                                                          |      8|
|537   |      mul_ln1118_873_fu_5195_p2                                                                   |add_ln703_1411_fu_37649579_p2__0_funnel__5                                                                                                                                                                                                                                     |      8|
|538   |      add_ln703_1179_fu_37648192_p2                                                               |add_ln703_1293_fu_37648876_p2_funnel__1                                                                                                                                                                                                                                        |      8|
|539   |      mul_ln1118_764_fu_6656_p2                                                                   |add_ln703_1411_fu_37649579_p2__0_funnel__10                                                                                                                                                                                                                                    |      8|
|540   |      add_ln703_1180_fu_37648202_p2                                                               |add_ln703_1411_fu_37649579_p2__0_funnel__17                                                                                                                                                                                                                                    |      8|
|541   |      mul_ln1118_776_fu_4556_p2                                                                   |add_ln703_1411_fu_37649579_p2__0_funnel__13                                                                                                                                                                                                                                    |      8|
|542   |      mul_ln1118_700_fu_5526_p2                                                                   |add_ln703_1411_fu_37649579_p2__0_funnel__19                                                                                                                                                                                                                                    |      8|
|543   |      mul_ln1118_656_fu_5399_p2                                                                   |add_ln703_1411_fu_37649579_p2__0_funnel__12                                                                                                                                                                                                                                    |      8|
|544   |      mul_ln1118_762_fu_6830_p2                                                                   |add_ln703_1411_fu_37649579_p2__0_funnel__14                                                                                                                                                                                                                                    |      8|
|545   |      add_ln703_1292_fu_37648870_p2                                                               |add_ln703_1294_reg_37680875_reg_funnel__5                                                                                                                                                                                                                                      |      8|
|546   |      mul_ln1118_735_fu_4257_p2                                                                   |add_ln703_1411_fu_37649579_p2__0_funnel__7                                                                                                                                                                                                                                     |      8|
|547   |      add_ln703_1293_fu_37648876_p2                                                               |add_ln703_1293_fu_37648876_p2_funnel                                                                                                                                                                                                                                           |      8|
|548   |      add_ln703_1294_reg_37680875_reg                                                             |add_ln703_1294_reg_37680875_reg_funnel                                                                                                                                                                                                                                         |      8|
|549   |      mul_ln1118_682_fu_4259_p2                                                                   |add_ln703_1411_fu_37649579_p2__0_funnel__27                                                                                                                                                                                                                                    |      8|
|550   |      mul_ln1118_1042_fu_7340_p2                                                                  |add_ln703_1411_fu_37649579_p2__0_funnel__26                                                                                                                                                                                                                                    |      8|
|551   |      mul_ln1118_959_fu_5888_p2                                                                   |add_ln703_1411_fu_37649579_p2__0_funnel__4                                                                                                                                                                                                                                     |      8|
|552   |      mul_ln1118_754_fu_7445_p2                                                                   |add_ln703_1411_fu_37649579_p2__0_funnel__3                                                                                                                                                                                                                                     |      8|
|553   |      add_ln703_1226_reg_37680795_reg                                                             |add_ln703_1226_reg_37680795_reg_funnel                                                                                                                                                                                                                                         |      8|
|554   |      mul_ln703_4_fu_7481_p2                                                                      |mul_ln703_4_fu_7481_p2_funnel                                                                                                                                                                                                                                                  |      8|
|555   |      mul_ln1118_1033_fu_4774_p2                                                                  |add_ln703_1411_fu_37649579_p2__0_funnel__1                                                                                                                                                                                                                                     |      8|
|556   |      add_ln703_1428_fu_37649705_p2                                                               |add_ln703_1411_fu_37649579_p2__0_funnel__25                                                                                                                                                                                                                                    |      8|
|557   |      add_ln703_1428_fu_37649705_p2__0                                                            |add_ln703_1411_fu_37649579_p2__0_funnel__22                                                                                                                                                                                                                                    |      8|
|558   |      add_ln703_1428_reg_37681035_reg                                                             |add_ln703_1294_reg_37680875_reg_funnel__2                                                                                                                                                                                                                                      |      8|
|559   |      mul_ln1118_758_fu_6082_p2                                                                   |add_ln703_1411_fu_37649579_p2__0_funnel__24                                                                                                                                                                                                                                    |      8|
|560   |      add_ln703_1411_fu_37649579_p2                                                               |add_ln703_1411_fu_37649579_p2__0_funnel__28                                                                                                                                                                                                                                    |      8|
|561   |      add_ln703_1411_fu_37649579_p2__0                                                            |add_ln703_1411_fu_37649579_p2__0_funnel                                                                                                                                                                                                                                        |      8|
|562   |      add_ln703_1411_reg_37681015_reg                                                             |add_ln703_1294_reg_37680875_reg_funnel__1                                                                                                                                                                                                                                      |      8|
|563   |      mul_ln1118_1078_fu_7259_p2                                                                  |add_ln703_1411_fu_37649579_p2__0_funnel__16                                                                                                                                                                                                                                    |      8|
|564   |      add_ln703_1414_fu_37649605_p2                                                               |add_ln703_1411_fu_37649579_p2__0_funnel__30                                                                                                                                                                                                                                    |      8|
|565   |      add_ln703_1414_fu_37649605_p2__0                                                            |add_ln703_1411_fu_37649579_p2__0_funnel__11                                                                                                                                                                                                                                    |      8|
|566   |      add_ln703_1414_reg_37681020_reg                                                             |add_ln703_1294_reg_37680875_reg_funnel__4                                                                                                                                                                                                                                      |      8|
|567   |      mul_ln1118_765_fu_3870_p2                                                                   |add_ln703_1411_fu_37649579_p2__0_funnel__21                                                                                                                                                                                                                                    |      8|
|568   |      add_ln703_1109_fu_37647751_p2                                                               |add_ln703_1293_fu_37648876_p2_funnel__2                                                                                                                                                                                                                                        |      8|
|569   |      mul_ln1118_683_fu_6763_p2                                                                   |add_ln703_1411_fu_37649579_p2__0_funnel__9                                                                                                                                                                                                                                     |      8|
|570   |      mul_ln1118_1002_fu_6870_p2                                                                  |add_ln703_1411_fu_37649579_p2__0_funnel__23                                                                                                                                                                                                                                    |      8|
|571   |      mul_ln1118_719_fu_4298_p2                                                                   |add_ln703_1411_fu_37649579_p2__0_funnel__29                                                                                                                                                                                                                                    |      8|
|572   |      mul_ln1118_777_fu_3934_p2                                                                   |add_ln703_1411_fu_37649579_p2__0_funnel__15                                                                                                                                                                                                                                    |      8|
|573   |      mul_ln1118_738_fu_5620_p2                                                                   |add_ln703_1411_fu_37649579_p2__0_funnel__2                                                                                                                                                                                                                                     |      8|
|574   |      mul_ln1118_770_fu_5062_p2                                                                   |add_ln703_1411_fu_37649579_p2__0_funnel__18                                                                                                                                                                                                                                    |      8|
|575   |      add_ln703_1233_fu_37648538_p2                                                               |add_ln703_1411_fu_37649579_p2__0_funnel__20                                                                                                                                                                                                                                    |      8|
|576   |      mul_ln1118_1064_fu_7246_p2                                                                  |add_ln703_1411_fu_37649579_p2__0_funnel__8                                                                                                                                                                                                                                     |      8|
|577   |      add_ln703_1236_fu_37648560_p2                                                               |add_ln703_1411_fu_37649579_p2__0_funnel__6                                                                                                                                                                                                                                     |      8|
|578   |      add_ln703_1236_reg_37680810_reg                                                             |add_ln703_1294_reg_37680875_reg_funnel__3                                                                                                                                                                                                                                      |      8|
|579   |      add_ln703_1282_fu_37648834_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_355_fu_37642654_p2_funnel__2                                                                                     |      8|
|580   |      mul_ln1118_1834_reg_3266671_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1611_reg_3266661_reg_funnel__38                                                                                 |      8|
|581   |      add_ln703_2848_fu_37658436_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_2848_fu_37658436_p2_funnel                                                                                       |      8|
|582   |      mul_ln1118_2651_fu_5359_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__70                                                                                      |      8|
|583   |      mul_ln1118_2675_fu_4742_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__39                                                                                      |      8|
|584   |      mul_ln1118_2254_fu_7030_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__95                                                                                      |      8|
|585   |      mul_ln1118_2242_fu_7459_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__126                                                                                     |      8|
|586   |      mul_ln1118_2726_fu_5343_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__115                                                                                     |      8|
|587   |      add_ln703_3254_fu_37661086_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__61                                                                                      |      8|
|588   |      mul_ln1118_2304_fu_5944_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__73                                                                                      |      8|
|589   |      mul_ln1118_2276_fu_6403_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__68                                                                                      |      8|
|590   |      mul_ln1118_2316_fu_4586_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__81                                                                                      |      8|
|591   |      mul_ln1118_2335_fu_5072_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__33                                                                                      |      8|
|592   |      add_ln703_3267_fu_37661194_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__69                                                                                      |      8|
|593   |      add_ln703_3267_fu_37661194_p2__0                                                            |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__114                                                                                     |      8|
|594   |      add_ln703_3267_fu_37661194_p2__1                                                            |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__63                                                                                      |      8|
|595   |      mul_ln1118_2867_fu_4674_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__46                                                                                      |      8|
|596   |      mul_ln1118_2773_fu_4681_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__99                                                                                      |      8|
|597   |      add_ln703_3267_reg_37683010_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_3267_reg_37683010_reg_funnel                                                                                     |      8|
|598   |      mul_ln1118_2680_fu_4748_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__116                                                                                     |      8|
|599   |      mul_ln1118_2645_fu_7348_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__125                                                                                     |      8|
|600   |      add_ln703_3278_fu_37661274_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__6                                                                                       |      8|
|601   |      mul_ln1118_2736_fu_7352_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel                                                                                          |      8|
|602   |      mul_ln1118_2852_fu_3862_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__132                                                                                     |      8|
|603   |      add_ln703_2810_fu_37658186_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_2539_fu_37656491_p2_funnel__6                                                                                    |      8|
|604   |      mul_ln1118_1955_fu_5825_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__54                                                                                      |      8|
|605   |      add_ln703_2813_fu_37658212_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__127                                                                                     |      8|
|606   |      add_ln703_2813_reg_37682580_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_2949_reg_37682715_reg_funnel__6                                                                                  |      8|
|607   |      mul_ln1118_2363_fu_6409_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__121                                                                                     |      8|
|608   |      add_ln703_2835_fu_37658350_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__45                                                                                      |      8|
|609   |      add_ln703_2835_fu_37658350_p2__0                                                            |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_2949_reg_37682715_reg_funnel__4                                                                                  |      8|
|610   |      mul_ln1118_2781_fu_6927_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__111                                                                                     |      8|
|611   |      mul_ln1118_2428_fu_7190_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__104                                                                                     |      8|
|612   |      mul_ln1118_2063_fu_6048_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__100                                                                                     |      8|
|613   |      add_ln703_2837_reg_37682610_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_3267_reg_37683010_reg_funnel__1                                                                                  |      8|
|614   |      mul_ln1118_1994_fu_5568_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__97                                                                                      |      8|
|615   |      add_ln703_2855_fu_37658512_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_2982_fu_37659356_p2_funnel__4                                                                                    |      8|
|616   |      mul_ln1118_2420_fu_6692_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__47                                                                                      |      8|
|617   |      mul_ln1118_2388_fu_6775_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__131                                                                                     |      8|
|618   |      mul_ln1118_2809_fu_4740_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__22                                                                                      |      8|
|619   |      add_ln703_3241_fu_37661002_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__51                                                                                      |      8|
|620   |      mul_ln1118_2146_fu_6418_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__43                                                                                      |      8|
|621   |      mul_ln1118_2133_fu_6987_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__8                                                                                       |      8|
|622   |      mul_ln1118_2481_fu_6335_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__28                                                                                      |      8|
|623   |      mul_ln1118_2389_fu_6012_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__84                                                                                      |      8|
|624   |      mul_ln1118_2243_fu_5743_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__89                                                                                      |      8|
|625   |      mul_ln1118_2788_fu_6105_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__25                                                                                      |      8|
|626   |      add_ln703_3598_fu_37663254_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__75                                                                                      |      8|
|627   |      add_ln703_3599_fu_37663264_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_2539_fu_37656491_p2_funnel__2                                                                                    |      8|
|628   |      mul_ln1118_2369_fu_5294_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__26                                                                                      |      8|
|629   |      mul_ln1118_2358_fu_4435_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__67                                                                                      |      8|
|630   |      mul_ln1118_2522_fu_5020_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__87                                                                                      |      8|
|631   |      mul_ln1118_2473_fu_6318_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__3                                                                                       |      8|
|632   |      mul_ln1118_2547_fu_5166_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__142                                                                                     |      8|
|633   |      mul_ln1118_2534_fu_7424_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__53                                                                                      |      8|
|634   |      add_ln703_3608_fu_37663332_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_2539_fu_37656491_p2_funnel__4                                                                                    |      8|
|635   |      mul_ln1118_2658_fu_6808_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__35                                                                                      |      8|
|636   |      add_ln703_3609_fu_37663342_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__103                                                                                     |      8|
|637   |      mul_ln1118_2385_fu_3928_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__17                                                                                      |      8|
|638   |      add_ln703_2740_fu_37657766_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_2848_fu_37658436_p2_funnel__1                                                                                    |      8|
|639   |      mul_ln1118_2300_fu_5587_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__34                                                                                      |      8|
|640   |      mul_ln1118_2250_fu_4159_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__83                                                                                      |      8|
|641   |      mul_ln1118_2897_fu_5197_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__136                                                                                     |      8|
|642   |      add_ln703_3185_fu_37660652_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__123                                                                                     |      8|
|643   |      mul_ln1118_2556_fu_4852_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__29                                                                                      |      8|
|644   |      add_ln703_3187_fu_37660668_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__96                                                                                      |      8|
|645   |      add_ln703_3187_fu_37660668_p2__0                                                            |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__92                                                                                      |      8|
|646   |      mul_ln1118_2327_fu_3968_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__30                                                                                      |      8|
|647   |      mul_ln1118_2482_fu_4830_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__27                                                                                      |      8|
|648   |      add_ln703_3412_fu_37662148_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__15                                                                                      |      8|
|649   |      mul_ln1118_2733_fu_5304_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__91                                                                                      |      8|
|650   |      mul_ln1118_2720_fu_6138_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__11                                                                                      |      8|
|651   |      mul_ln1118_2697_fu_5338_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__1                                                                                       |      8|
|652   |      mul_ln1118_2520_fu_4913_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__118                                                                                     |      8|
|653   |      mul_ln1118_2531_fu_7093_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__128                                                                                     |      8|
|654   |      mul_ln1118_2353_fu_3997_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__134                                                                                     |      8|
|655   |      mul_ln1118_2117_fu_7456_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__48                                                                                      |      8|
|656   |      mul_ln1118_1996_fu_5400_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__9                                                                                       |      8|
|657   |      mul_ln1118_2861_fu_6644_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__108                                                                                     |      8|
|658   |      add_ln703_2609_fu_37656921_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_2982_fu_37659356_p2_funnel__3                                                                                    |      8|
|659   |      mul_ln1118_2769_fu_6145_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__137                                                                                     |      8|
|660   |      mul_ln1118_2744_fu_7551_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__57                                                                                      |      8|
|661   |      add_ln703_2604_fu_37656879_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_2982_fu_37659356_p2_funnel__5                                                                                    |      8|
|662   |      mul_ln1118_2661_fu_5365_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__50                                                                                      |      8|
|663   |      add_ln703_2606_fu_37656899_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__79                                                                                      |      8|
|664   |      mul_ln1118_2673_fu_5149_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__117                                                                                     |      8|
|665   |      mul_ln1118_2447_fu_4207_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__130                                                                                     |      8|
|666   |      mul_ln1118_2775_fu_7612_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__101                                                                                     |      8|
|667   |      mul_ln1118_2739_fu_4330_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__105                                                                                     |      8|
|668   |      mul_ln1118_2278_fu_6742_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__64                                                                                      |      8|
|669   |      add_ln703_3387_reg_37683115_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_2949_reg_37682715_reg_funnel__8                                                                                  |      8|
|670   |      mul_ln1118_2397_fu_6689_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__19                                                                                      |      8|
|671   |      add_ln703_3388_fu_37662002_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_2539_fu_37656491_p2_funnel__1                                                                                    |      8|
|672   |      add_ln703_3389_reg_37683120_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_2949_reg_37682715_reg_funnel__3                                                                                  |      8|
|673   |      mul_ln1118_2548_fu_5168_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__143                                                                                     |      8|
|674   |      mul_ln1118_2424_fu_4426_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__86                                                                                      |      8|
|675   |      mul_ln1118_2308_fu_3841_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__18                                                                                      |      8|
|676   |      mul_ln1118_1547_fu_4236_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__94                                                                                      |      8|
|677   |      add_ln703_2970_fu_37659272_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__41                                                                                      |      8|
|678   |      mul_ln1118_2652_fu_5361_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__138                                                                                     |      8|
|679   |      mul_ln1118_2540_fu_6245_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__65                                                                                      |      8|
|680   |      mul_ln1118_2782_fu_6929_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__129                                                                                     |      8|
|681   |      add_ln703_2965_fu_37659236_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_2539_fu_37656491_p2_funnel__7                                                                                    |      8|
|682   |      mul_ln1118_2333_fu_5879_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__13                                                                                      |      8|
|683   |      add_ln703_2971_fu_37659278_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__55                                                                                      |      8|
|684   |      mul_ln1118_2759_fu_4442_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__71                                                                                      |      8|
|685   |      mul_ln1118_2394_fu_6950_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__23                                                                                      |      8|
|686   |      add_ln703_2973_fu_37659294_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_2982_fu_37659356_p2_funnel__2                                                                                    |      8|
|687   |      mul_ln1118_2465_fu_6281_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__107                                                                                     |      8|
|688   |      mul_ln1118_2713_fu_4221_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__88                                                                                      |      8|
|689   |      add_ln703_2982_fu_37659356_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_2982_fu_37659356_p2_funnel                                                                                       |      8|
|690   |      mul_ln1118_2374_fu_4974_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__62                                                                                      |      8|
|691   |      mul_ln1118_2477_fu_5456_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__36                                                                                      |      8|
|692   |      mul_ln1118_1975_fu_4599_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__93                                                                                      |      8|
|693   |      add_ln703_2902_fu_37658788_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__66                                                                                      |      8|
|694   |      add_ln703_2902_fu_37658788_p2__0                                                            |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__144                                                                                     |      8|
|695   |      add_ln703_2902_reg_37682675_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_2949_reg_37682715_reg_funnel__9                                                                                  |      8|
|696   |      add_ln703_2898_fu_37658762_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_2539_fu_37656491_p2_funnel__5                                                                                    |      8|
|697   |      add_ln703_2898_reg_37682670_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_2898_reg_37682670_reg_funnel                                                                                     |      8|
|698   |      mul_ln1118_2251_fu_6776_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__139                                                                                     |      8|
|699   |      add_ln703_2906_fu_37658820_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__40                                                                                      |      8|
|700   |      add_ln703_2906_fu_37658820_p2__0                                                            |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__60                                                                                      |      8|
|701   |      add_ln703_2906_fu_37658820_p2__1                                                            |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__76                                                                                      |      8|
|702   |      add_ln703_2906_reg_37682680_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_2949_reg_37682715_reg_funnel__7                                                                                  |      8|
|703   |      mul_ln1118_2764_fu_6731_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__133                                                                                     |      8|
|704   |      mul_ln1118_2657_fu_5950_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__120                                                                                     |      8|
|705   |      mul_ln1118_2574_fu_5636_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__38                                                                                      |      8|
|706   |      mul_ln1118_1769_fu_6472_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__110                                                                                     |      8|
|707   |      add_ln703_3487_fu_37662602_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__59                                                                                      |      8|
|708   |      mul_ln1118_2233_fu_4971_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__52                                                                                      |      8|
|709   |      mul_ln1118_2121_fu_7112_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__49                                                                                      |      8|
|710   |      mul_ln1118_2002_fu_6598_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__2                                                                                       |      8|
|711   |      mul_ln1118_2706_fu_4709_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__14                                                                                      |      8|
|712   |      mul_ln1118_2610_fu_5131_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__119                                                                                     |      8|
|713   |      mul_ln1118_2625_fu_4643_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__72                                                                                      |      8|
|714   |      mul_ln1118_2266_fu_4309_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__145                                                                                     |      8|
|715   |      add_ln703_3445_fu_37662368_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__5                                                                                       |      8|
|716   |      add_ln703_3445_reg_37683180_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_2949_reg_37682715_reg_funnel__11                                                                                 |      8|
|717   |      mul_ln1118_2471_fu_5775_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__24                                                                                      |      8|
|718   |      add_ln703_3448_fu_37662394_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__21                                                                                      |      8|
|719   |      add_ln703_3448_fu_37662394_p2__0                                                            |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__4                                                                                       |      8|
|720   |      add_ln703_3448_reg_37683185_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_2949_reg_37682715_reg_funnel__5                                                                                  |      8|
|721   |      mul_ln1118_2656_fu_5366_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__80                                                                                      |      8|
|722   |      add_ln703_3450_fu_37662400_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__113                                                                                     |      8|
|723   |      add_ln703_3454_fu_37662432_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_2539_fu_37656491_p2_funnel__3                                                                                    |      8|
|724   |      mul_ln1118_2463_fu_3952_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__16                                                                                      |      8|
|725   |      mul_ln1118_2438_fu_4164_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__58                                                                                      |      8|
|726   |      mul_ln1118_1698_fu_5467_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__146                                                                                     |      8|
|727   |      add_ln703_3906_fu_37665271_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__141                                                                                     |      8|
|728   |      add_ln703_3906_fu_37665271_p2__0                                                            |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__37                                                                                      |      8|
|729   |      add_ln703_3906_reg_37683705_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_2949_reg_37682715_reg_funnel__10                                                                                 |      8|
|730   |      mul_ln1118_2005_fu_6973_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__109                                                                                     |      8|
|731   |      add_ln703_2530_fu_37656437_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__102                                                                                     |      8|
|732   |      add_ln703_2530_reg_37682265_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_2949_reg_37682715_reg_funnel__2                                                                                  |      8|
|733   |      mul_ln1118_2214_fu_7575_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__20                                                                                      |      8|
|734   |      add_ln703_2532_fu_37656453_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__10                                                                                      |      8|
|735   |      add_ln703_2532_reg_37682270_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_2949_reg_37682715_reg_funnel__1                                                                                  |      8|
|736   |      mul_ln1118_2454_fu_5325_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__78                                                                                      |      8|
|737   |      mul_ln1118_2840_fu_6782_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__7                                                                                       |      8|
|738   |      add_ln703_2539_fu_37656491_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_2539_fu_37656491_p2_funnel                                                                                       |      8|
|739   |      sub_ln703_3_fu_37656575_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/sub_ln703_3_fu_37656575_p2_funnel__1                                                                                       |      8|
|740   |      mul_ln1118_2768_fu_4535_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__56                                                                                      |      8|
|741   |      mul_ln1118_1930_fu_4554_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__124                                                                                     |      8|
|742   |      add_ln703_2551_fu_37656565_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_2982_fu_37659356_p2_funnel__1                                                                                    |      8|
|743   |      mul_ln1118_2298_fu_4498_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__44                                                                                      |      8|
|744   |      add_ln703_2549_fu_37656549_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__112                                                                                     |      8|
|745   |      add_ln703_2549_fu_37656549_p2__0                                                            |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__140                                                                                     |      8|
|746   |      add_ln703_2549_fu_37656549_p2__1                                                            |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__74                                                                                      |      8|
|747   |      add_ln703_2549_fu_37656549_p2__2                                                            |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__32                                                                                      |      8|
|748   |      mul_ln1118_1726_fu_6864_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__42                                                                                      |      8|
|749   |      mul_ln1118_2842_fu_6085_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__98                                                                                      |      8|
|750   |      mul_ln1118_1658_fu_4928_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__85                                                                                      |      8|
|751   |      add_ln703_1990_fu_37653208_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__90                                                                                      |      8|
|752   |      add_ln703_1990_fu_37653208_p2__0                                                            |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__77                                                                                      |      8|
|753   |      mul_ln1118_1805_fu_4049_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__82                                                                                      |      8|
|754   |      add_ln703_1992_fu_37653224_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__122                                                                                     |      8|
|755   |      add_ln703_1992_fu_37653224_p2__0                                                            |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__12                                                                                      |      8|
|756   |      mul_ln1118_2364_fu_7251_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__135                                                                                     |      8|
|757   |      add_ln703_2949_fu_37659136_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__106                                                                                     |      8|
|758   |      add_ln703_2949_fu_37659136_p2__0                                                            |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_2736_fu_7352_p2_funnel__31                                                                                      |      8|
|759   |      add_ln703_2949_reg_37682715_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_2949_reg_37682715_reg_funnel                                                                                     |      8|
|760   |      mul_ln1118_510_fu_6030_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__97                                                                                        |      8|
|761   |      add_ln703_431_fu_37643174_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_209_fu_37608971_p2_funnel__16                                                                                    |      8|
|762   |      mul_ln1118_95_fu_7403_p2                                                                    |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__122                                                                                   |      8|
|763   |      add_ln703_1042_fu_37647282_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__35                                                                                    |      8|
|764   |      add_ln703_1042_fu_37647282_p2__0                                                            |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__38                                                                                    |      8|
|765   |      add_ln703_1042_fu_37647282_p2__1                                                            |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__98                                                                                    |      8|
|766   |      mul_ln1118_144_fu_4798_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__113                                                                                   |      8|
|767   |      mul_ln1118_181_fu_6407_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__78                                                                                        |      8|
|768   |      mul_ln1118_168_fu_6567_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__30                                                                                        |      8|
|769   |      mul_ln1118_156_fu_4807_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__120                                                                                   |      8|
|770   |      mul_ln1118_216_fu_5664_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__50                                                                                    |      8|
|771   |      mul_ln1118_243_fu_5163_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__105                                                                                   |      8|
|772   |      add_ln703_321_fu_37642386_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_957_fu_37646698_p2_funnel__11                                                                                    |      8|
|773   |      mul_ln1118_230_fu_4029_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__115                                                                                   |      8|
|774   |      add_ln703_322_fu_37642396_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_575_fu_37644202_p2_funnel__1                                                                                     |      8|
|775   |      mul_ln1118_409_fu_3884_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__93                                                                                    |      8|
|776   |      mul_ln1118_262_fu_6255_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__15                                                                                    |      8|
|777   |      mul_ln1118_415_fu_3857_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__76                                                                                    |      8|
|778   |      mul_ln1118_487_fu_5752_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__102                                                                                   |      8|
|779   |      mul_ln1118_653_fu_6190_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__80                                                                                    |      8|
|780   |      mul_ln1118_129_fu_7008_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__18                                                                                        |      8|
|781   |      add_ln703_296_reg_37679700_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1611_reg_3266661_reg_funnel__10                                                                                 |      8|
|782   |      mul_ln1118_178_reg_3266419_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1611_reg_3266661_reg_funnel__13                                                                                 |      8|
|783   |      add_ln703_298_fu_37642228_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_816_fu_37645810_p2_funnel__3                                                                                     |      8|
|784   |      mul_ln1118_590_fu_6674_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__23                                                                                    |      8|
|785   |      mul_ln1118_564_fu_5282_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__8                                                                                     |      8|
|786   |      mul_ln1118_360_fu_6530_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__53                                                                                    |      8|
|787   |      mul_ln1118_669_fu_5495_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__41                                                                                    |      8|
|788   |      mul_ln1118_349_fu_3895_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__21                                                                                    |      8|
|789   |      mul_ln1118_96_fu_6032_p2                                                                    |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__3                                                                                     |      8|
|790   |      add_ln703_650_fu_37644722_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_575_fu_37644202_p2_funnel__4                                                                                     |      8|
|791   |      mul_ln1118_373_fu_3807_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__100                                                                                   |      8|
|792   |      add_ln703_661_fu_37644806_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__82                                                                                    |      8|
|793   |      add_ln703_661_reg_37680240_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_664_reg_37680245_reg_funnel__3                                                                                   |      8|
|794   |      mul_ln1118_481_fu_4071_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__86                                                                                    |      8|
|795   |      add_ln703_664_fu_37644832_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__64                                                                                    |      8|
|796   |      add_ln703_664_fu_37644832_p2__0                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__79                                                                                    |      8|
|797   |      add_ln703_664_reg_37680245_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_664_reg_37680245_reg_funnel                                                                                      |      8|
|798   |      mul_ln1118_120_fu_4788_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__91                                                                                    |      8|
|799   |      add_ln703_655_fu_37644764_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__24                                                                                    |      8|
|800   |      mul_ln1118_177_fu_4825_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__73                                                                                    |      8|
|801   |      add_ln703_658_fu_37644790_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__126                                                                                   |      8|
|802   |      add_ln703_658_reg_37680235_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_664_reg_37680245_reg_funnel__1                                                                                   |      8|
|803   |      mul_ln1118_412_fu_6503_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__52                                                                                    |      8|
|804   |      mul_ln1118_205_fu_6974_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__125                                                                                   |      8|
|805   |      mul_ln1118_496_fu_4448_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__49                                                                                    |      8|
|806   |      mul_ln1118_471_fu_3837_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__108                                                                                   |      8|
|807   |      mul_ln1118_568_fu_6649_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__116                                                                                   |      8|
|808   |      mul_ln1118_558_fu_6639_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__70                                                                                    |      8|
|809   |      mul_ln703_1_fu_4966_p2                                                                      |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln703_1_fu_4966_p2_funnel                                                                                              |      8|
|810   |      add_ln703_583_fu_37644254_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__123                                                                                   |      8|
|811   |      mul_ln1118_327_fu_5061_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__29                                                                                    |      8|
|812   |      add_ln703_593_fu_37644342_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__78                                                                                    |      8|
|813   |      add_ln703_593_fu_37644342_p2__0                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__94                                                                                    |      8|
|814   |      mul_ln1118_378_fu_7168_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__43                                                                                    |      8|
|815   |      mul_ln1118_244_fu_4541_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__87                                                                                    |      8|
|816   |      mul_ln1118_524_fu_5936_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__111                                                                                   |      8|
|817   |      mul_ln1118_254_fu_4486_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__121                                                                                   |      8|
|818   |      add_ln703_563_fu_37644102_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__131                                                                                   |      8|
|819   |      add_ln703_563_fu_37644102_p2__0                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__60                                                                                    |      8|
|820   |      mul_ln1118_582_fu_6664_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__66                                                                                    |      8|
|821   |      mul_ln1118_231_fu_6641_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__55                                                                                    |      8|
|822   |      add_ln703_575_fu_37644202_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_575_fu_37644202_p2_funnel                                                                                        |      8|
|823   |      mul_ln1118_457_fu_6544_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__19                                                                                    |      8|
|824   |      mul_ln1118_267_fu_6259_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__130                                                                                   |      8|
|825   |      mul_ln1118_182_fu_7362_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__59                                                                                    |      8|
|826   |      add_ln703_573_fu_37644186_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__32                                                                                    |      8|
|827   |      add_ln703_573_fu_37644186_p2__0                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__74                                                                                    |      8|
|828   |      add_ln703_573_fu_37644186_p2__1                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__30                                                                                    |      8|
|829   |      add_ln703_573_fu_37644186_p2__2                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__92                                                                                    |      8|
|830   |      mul_ln1118_241_fu_6876_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__101                                                                                   |      8|
|831   |      mul_ln1118_107_fu_4783_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__11                                                                                    |      8|
|832   |      mul_ln1118_248_fu_5285_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__104                                                                                   |      8|
|833   |      mul_ln1118_259_fu_7072_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__35                                                                                        |      8|
|834   |      add_ln703_547_fu_37609491_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__60                                                                                        |      8|
|835   |      add_ln703_548_fu_37609501_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__55                                                                                        |      8|
|836   |      add_ln703_677_fu_37644912_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_957_fu_37646698_p2_funnel__7                                                                                     |      8|
|837   |      add_ln703_677_fu_37644912_p2__0                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__16                                                                                    |      8|
|838   |      add_ln703_677_reg_37680260_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_664_reg_37680245_reg_funnel__2                                                                                   |      8|
|839   |      mul_ln1118_161_fu_6063_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__6                                                                                     |      8|
|840   |      add_ln703_309_fu_37642319_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_957_fu_37646698_p2_funnel__14                                                                                    |      8|
|841   |      mul_ln1118_198_fu_5172_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__1                                                                                         |      8|
|842   |      add_ln703_313_fu_37609301_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_199_fu_37608901_p2_funnel__10                                                                                    |      8|
|843   |      add_ln703_314_fu_37609311_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_199_fu_37608901_p2_funnel__26                                                                                    |      8|
|844   |      mul_ln1118_560_fu_5278_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__39                                                                                    |      8|
|845   |      mul_ln1118_526_fu_5768_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__4                                                                                     |      8|
|846   |      mul_ln1118_354_fu_5953_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__56                                                                                    |      8|
|847   |      add_ln703_712_fu_37645124_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__20                                                                                    |      8|
|848   |      mul_ln1118_640_fu_6634_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__17                                                                                        |      8|
|849   |      add_ln703_716_fu_37609523_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_199_fu_37608901_p2_funnel__7                                                                                     |      8|
|850   |      mul_ln1118_461_fu_4135_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__26                                                                                        |      8|
|851   |      add_ln703_717_fu_37609533_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__4                                                                                         |      8|
|852   |      mul_ln1118_160_fu_4811_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__62                                                                                    |      8|
|853   |      add_ln703_333_fu_37642468_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__69                                                                                    |      8|
|854   |      mul_ln1118_114_fu_6150_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__5                                                                                     |      8|
|855   |      add_ln703_331_fu_37642452_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_957_fu_37646698_p2_funnel__6                                                                                     |      8|
|856   |      mul_ln1118_258_reg_3266466_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1611_reg_3266661_reg_funnel__28                                                                                 |      8|
|857   |      add_ln703_345_fu_37642573_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_345_fu_37642573_p2_funnel                                                                                        |      8|
|858   |      add_ln703_345_fu_37642573_p2__0                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__63                                                                                    |      8|
|859   |      add_ln703_345_fu_37642573_p2__1                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__95                                                                                    |      8|
|860   |      add_ln703_345_fu_37642573_p2__2                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__42                                                                                    |      8|
|861   |      add_ln703_345_fu_37642573_p2__3                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_575_fu_37644202_p2_funnel__3                                                                                     |      8|
|862   |      add_ln703_345_fu_37642573_p2__4                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_816_fu_37645810_p2_funnel__1                                                                                     |      8|
|863   |      mul_ln1118_500_fu_6269_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__127                                                                                   |      8|
|864   |      mul_ln1118_572_fu_5291_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__97                                                                                    |      8|
|865   |      add_ln703_704_fu_37645066_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__81                                                                                    |      8|
|866   |      mul_ln1118_426_fu_3901_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__28                                                                                    |      8|
|867   |      add_ln703_705_fu_37645076_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_957_fu_37646698_p2_funnel__1                                                                                     |      8|
|868   |      mul_ln1118_642_fu_4424_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__26                                                                                    |      8|
|869   |      mul_ln1118_296_fu_5036_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__99                                                                                    |      8|
|870   |      mul_ln1118_331_fu_5369_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__9                                                                                     |      8|
|871   |      mul_ln1118_265_fu_6257_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__118                                                                                   |      8|
|872   |      add_ln703_801_fu_37645716_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__45                                                                                    |      8|
|873   |      add_ln703_801_fu_37645716_p2__0                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__107                                                                                   |      8|
|874   |      mul_ln1118_194_fu_5608_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__27                                                                                    |      8|
|875   |      mul_ln1118_437_fu_6523_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__51                                                                                    |      8|
|876   |      mul_ln1118_245_fu_4995_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__67                                                                                    |      8|
|877   |      add_ln703_501_fu_37643656_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_957_fu_37646698_p2_funnel__4                                                                                     |      8|
|878   |      mul_ln1118_402_fu_3876_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__33                                                                                    |      8|
|879   |      mul_ln1118_340_fu_7193_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__84                                                                                    |      8|
|880   |      add_ln703_506_fu_37643698_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__17                                                                                    |      8|
|881   |      mul_ln1118_366_fu_6016_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__96                                                                                    |      8|
|882   |      mul_ln1118_334_fu_4741_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__47                                                                                    |      8|
|883   |      add_ln703_486_fu_37643560_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_486_fu_37643560_p2_funnel                                                                                        |      8|
|884   |      mul_ln1118_358_fu_4539_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__7                                                                                     |      8|
|885   |      add_ln703_487_fu_37643570_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_957_fu_37646698_p2_funnel__2                                                                                     |      8|
|886   |      mul_ln1118_347_fu_4068_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__22                                                                                    |      8|
|887   |      mul_ln1118_395_fu_5180_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__110                                                                                   |      8|
|888   |      add_ln703_490_fu_37643592_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/sub_ln703_3_fu_37656575_p2_funnel__2                                                                                       |      8|
|889   |      mul_ln1118_408_fu_3883_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__72                                                                                    |      8|
|890   |      add_ln703_482_fu_37643538_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__14                                                                                    |      8|
|891   |      mul_ln1118_504_fu_7016_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__44                                                                                    |      8|
|892   |      add_ln703_481_fu_37643528_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_957_fu_37646698_p2_funnel__10                                                                                    |      8|
|893   |      add_ln703_484_fu_37643554_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_484_fu_37643554_p2_funnel                                                                                        |      8|
|894   |      mul_ln1118_275_fu_7531_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__65                                                                                    |      8|
|895   |      mul_ln1118_286_fu_6701_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__85                                                                                        |      8|
|896   |      add_ln703_353_reg_37679720_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1611_reg_3266661_reg_funnel__3                                                                                  |      8|
|897   |      mul_ln1118_816_fu_7009_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__68                                                                                    |      8|
|898   |      add_ln703_812_fu_37645774_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_957_fu_37646698_p2_funnel__13                                                                                    |      8|
|899   |      mul_ln1118_121_fu_7412_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__114                                                                                   |      8|
|900   |      add_ln703_813_fu_37645784_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_816_fu_37645810_p2_funnel__2                                                                                     |      8|
|901   |      mul_ln1118_507_fu_6217_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__61                                                                                    |      8|
|902   |      add_ln703_817_fu_37645820_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__90                                                                                    |      8|
|903   |      mul_ln1118_521_fu_5654_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__129                                                                                   |      8|
|904   |      add_ln703_816_fu_37645810_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_816_fu_37645810_p2_funnel                                                                                        |      8|
|905   |      mul_ln1118_278_fu_5135_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__77                                                                                    |      8|
|906   |      mul_ln1118_166_fu_6179_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__36                                                                                    |      8|
|907   |      mul_ln1118_130_fu_6717_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__48                                                                                        |      8|
|908   |      add_ln703_837_fu_37645955_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_209_fu_37608971_p2_funnel__7                                                                                     |      8|
|909   |      mul_ln1118_273_fu_6265_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__124                                                                                   |      8|
|910   |      add_ln703_394_fu_37642901_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_957_fu_37646698_p2_funnel__3                                                                                     |      8|
|911   |      add_ln703_395_fu_37642911_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__106                                                                                   |      8|
|912   |      mul_ln1118_332_fu_5445_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__101                                                                                       |      8|
|913   |      add_ln703_397_reg_37679745_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_209_fu_37608971_p2_funnel__11                                                                                    |      8|
|914   |      mul_ln1118_210_fu_5174_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__47                                                                                        |      8|
|915   |      mul_ln1118_250_fu_5413_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__6                                                                                         |      8|
|916   |      add_ln703_398_fu_37609429_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_199_fu_37608901_p2_funnel__21                                                                                    |      8|
|917   |      mul_ln1118_575_fu_4044_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__88                                                                                    |      8|
|918   |      add_ln703_607_fu_37644426_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_486_fu_37643560_p2_funnel__1                                                                                     |      8|
|919   |      mul_ln1118_169_fu_6243_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__119                                                                                   |      8|
|920   |      add_ln703_274_fu_37642097_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_957_fu_37646698_p2_funnel__9                                                                                     |      8|
|921   |      add_ln703_275_fu_37642107_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_957_fu_37646698_p2_funnel__12                                                                                    |      8|
|922   |      mul_ln1118_394_fu_5800_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__34                                                                                    |      8|
|923   |      mul_ln1118_370_fu_4598_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__89                                                                                    |      8|
|924   |      mul_ln1118_407_fu_6498_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__12                                                                                    |      8|
|925   |      mul_ln1118_429_fu_6719_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__75                                                                                        |      8|
|926   |      add_ln703_458_reg_37679770_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1611_reg_3266661_reg_funnel__2                                                                                  |      8|
|927   |      mul_ln1118_200_fu_5770_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__10                                                                                    |      8|
|928   |      add_ln703_464_fu_37643421_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__112                                                                                   |      8|
|929   |      add_ln703_464_fu_37643421_p2__0                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__18                                                                                    |      8|
|930   |      add_ln703_464_fu_37643421_p2__1                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__117                                                                                   |      8|
|931   |      add_ln703_464_fu_37643421_p2__2                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__54                                                                                    |      8|
|932   |      mul_ln1118_70_reg_3266243_reg                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1611_reg_3266661_reg_funnel__31                                                                                 |      8|
|933   |      mul_ln1118_104_reg_3266325_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1611_reg_3266661_reg_funnel__23                                                                                 |      8|
|934   |      add_ln703_470_fu_37643473_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_486_fu_37643560_p2_funnel__2                                                                                     |      8|
|935   |      mul_ln1118_287_fu_7254_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__24                                                                                        |      8|
|936   |      add_ln703_473_fu_37609479_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__73                                                                                        |      8|
|937   |      add_ln703_475_fu_37643506_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_475_fu_37643506_p2_funnel                                                                                        |      8|
|938   |      add_ln703_468_fu_37643457_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_957_fu_37646698_p2_funnel__8                                                                                     |      8|
|939   |      add_ln703_475_fu_37643506_p2__0                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_575_fu_37644202_p2_funnel__5                                                                                     |      8|
|940   |      mul_ln1118_224_fu_7154_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__25                                                                                    |      8|
|941   |      mul_ln1118_187_fu_4855_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__48                                                                                    |      8|
|942   |      mul_ln1118_357_fu_5161_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__37                                                                                    |      8|
|943   |      mul_ln1118_478_fu_7025_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__128                                                                                   |      8|
|944   |      add_ln703_448_fu_37643301_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_957_fu_37646698_p2_funnel__5                                                                                     |      8|
|945   |      mul_ln1118_93_fu_7402_p2                                                                    |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__109                                                                                   |      8|
|946   |      add_ln703_451_fu_37643327_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__46                                                                                    |      8|
|947   |      mul_ln1118_34_fu_5080_p2                                                                    |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__64                                                                                        |      8|
|948   |      add_ln703_452_reg_37679765_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1611_reg_3266661_reg_funnel__9                                                                                  |      8|
|949   |      add_ln703_453_fu_37643340_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel                                                                                        |      8|
|950   |      mul_ln1118_449_fu_6536_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__83                                                                                    |      8|
|951   |      add_ln703_913_fu_37646410_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__58                                                                                    |      8|
|952   |      mul_ln1118_527_fu_6225_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__85                                                                                    |      8|
|953   |      mul_ln1118_463_fu_3935_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__13                                                                                    |      8|
|954   |      mul_ln1118_392_fu_5300_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__71                                                                                    |      8|
|955   |      mul_ln1118_456_fu_3930_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__75                                                                                    |      8|
|956   |      mul_ln1118_389_fu_5688_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__1                                                                                     |      8|
|957   |      add_ln703_957_fu_37646698_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_957_fu_37646698_p2_funnel                                                                                        |      8|
|958   |      mul_ln1118_339_fu_5652_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__40                                                                                    |      8|
|959   |      add_ln703_994_fu_37646958_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__2                                                                                     |      8|
|960   |      add_ln703_994_fu_37646958_p2__0                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__57                                                                                    |      8|
|961   |      add_ln703_994_fu_37646958_p2__1                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__31                                                                                    |      8|
|962   |      mul_ln1118_768_fu_4158_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_453_fu_37643340_p2_funnel__103                                                                                   |      8|
|963   |      add_ln703_994_reg_37680585_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_994_reg_37680585_reg_funnel                                                                                      |      8|
|964   |      mul_ln1118_312_reg_3266401_reg                                                              |mul_ln1118_312_reg_3266401_reg_funnel                                                                                                                                                                                                                                          |      8|
|965   |      mul_ln1118_491_fu_5416_p2                                                                   |mul_ln1118_417_fu_5140_p2_funnel__8                                                                                                                                                                                                                                            |      8|
|966   |      add_ln703_479_fu_37643522_p2                                                                |mul_ln1118_312_reg_3266401_reg_funnel__1                                                                                                                                                                                                                                       |      8|
|967   |      mul_ln1118_541_fu_6622_p2                                                                   |mul_ln1118_417_fu_5140_p2_funnel__4                                                                                                                                                                                                                                            |      8|
|968   |      mul_ln1118_529_fu_6055_p2                                                                   |mul_ln1118_417_fu_5140_p2_funnel__10                                                                                                                                                                                                                                           |      8|
|969   |      mul_ln1118_631_fu_6351_p2                                                                   |mul_ln1118_417_fu_5140_p2_funnel__2                                                                                                                                                                                                                                            |      8|
|970   |      add_ln703_728_fu_37645205_p2                                                                |mul_ln1118_417_fu_5140_p2_funnel__6                                                                                                                                                                                                                                            |      8|
|971   |      mul_ln1118_301_reg_3266495_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1611_reg_3266661_reg_funnel__34                                                                                 |      8|
|972   |      mul_ln1118_154_fu_6169_p2                                                                   |mul_ln1118_417_fu_5140_p2_funnel__17                                                                                                                                                                                                                                           |      8|
|973   |      add_ln703_647_fu_37644700_p2                                                                |mul_ln1118_417_fu_5140_p2_funnel__11                                                                                                                                                                                                                                           |      8|
|974   |      add_ln703_647_fu_37644700_p2__0                                                             |mul_ln1118_417_fu_5140_p2_funnel__15                                                                                                                                                                                                                                           |      8|
|975   |      mul_ln1118_597_fu_5533_p2                                                                   |mul_ln1118_417_fu_5140_p2_funnel__7                                                                                                                                                                                                                                            |      8|
|976   |      mul_ln1118_475_fu_5655_p2                                                                   |mul_ln1118_417_fu_5140_p2_funnel__18                                                                                                                                                                                                                                           |      8|
|977   |      mul_ln1118_404_fu_3878_p2                                                                   |mul_ln1118_417_fu_5140_p2_funnel__13                                                                                                                                                                                                                                           |      8|
|978   |      add_ln703_697_fu_37645014_p2                                                                |add_ln703_697_fu_37645014_p2_funnel                                                                                                                                                                                                                                            |      8|
|979   |      mul_ln1118_684_fu_6879_p2                                                                   |mul_ln1118_417_fu_5140_p2_funnel__1                                                                                                                                                                                                                                            |      8|
|980   |      add_ln703_765_fu_37645447_p2                                                                |add_ln703_697_fu_37645014_p2_funnel__4                                                                                                                                                                                                                                         |      8|
|981   |      mul_ln1118_486_fu_7468_p2                                                                   |mul_ln1118_417_fu_5140_p2_funnel__14                                                                                                                                                                                                                                           |      8|
|982   |      add_ln703_766_fu_37645457_p2                                                                |mul_ln1118_417_fu_5140_p2_funnel__16                                                                                                                                                                                                                                           |      8|
|983   |      mul_ln1118_417_fu_5140_p2                                                                   |mul_ln1118_417_fu_5140_p2_funnel                                                                                                                                                                                                                                               |      8|
|984   |      mul_ln1118_343_fu_5934_p2                                                                   |mul_ln1118_417_fu_5140_p2_funnel__5                                                                                                                                                                                                                                            |      8|
|985   |      mul_ln1118_598_fu_5983_p2                                                                   |mul_ln1118_417_fu_5140_p2_funnel__9                                                                                                                                                                                                                                            |      8|
|986   |      add_ln703_536_fu_37643915_p2                                                                |add_ln703_697_fu_37645014_p2_funnel__3                                                                                                                                                                                                                                         |      8|
|987   |      add_ln703_541_fu_37643961_p2__2                                                             |add_ln703_697_fu_37645014_p2_funnel__1                                                                                                                                                                                                                                         |      8|
|988   |      mul_ln1118_965_fu_4536_p2                                                                   |mul_ln1118_417_fu_5140_p2_funnel__3                                                                                                                                                                                                                                            |      8|
|989   |      mul_ln1118_313_fu_7562_p2                                                                   |mul_ln1118_417_fu_5140_p2_funnel__12                                                                                                                                                                                                                                           |      8|
|990   |      add_ln703_1071_fu_37647478_p2                                                               |add_ln703_1071_fu_37647478_p2_funnel                                                                                                                                                                                                                                           |      8|
|991   |      add_ln703_781_fu_37645577_p2                                                                |add_ln703_697_fu_37645014_p2_funnel__2                                                                                                                                                                                                                                         |      8|
|992   |      mul_ln1118_419_fu_5425_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__51                                                                                        |      8|
|993   |      add_ln703_1074_fu_37609577_p2                                                               |add_ln703_1074_fu_37609577_p2_funnel                                                                                                                                                                                                                                           |      8|
|994   |      add_ln703_1075_reg_37679815_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1611_reg_3266661_reg_funnel__26                                                                                 |      8|
|995   |      mul_ln1118_113_fu_3898_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__84                                                                                        |      8|
|996   |      add_ln703_294_reg_37679695_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_209_fu_37608971_p2_funnel__21                                                                                    |      8|
|997   |      mul_ln1118_41_reg_3266165_reg                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1611_reg_3266661_reg_funnel__33                                                                                 |      8|
|998   |      mul_ln1118_207_fu_5718_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_646_fu_6244_p2_funnel__25                                                                                       |      8|
|999   |      mul_ln1118_281_fu_6273_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_646_fu_6244_p2_funnel__14                                                                                       |      8|
|1000  |      mul_ln1118_199_fu_5321_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_646_fu_6244_p2_funnel__1                                                                                        |      8|
|1001  |      add_ln703_390_fu_37642865_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_682_fu_37644934_p2_funnel__1                                                                                     |      8|
|1002  |      mul_ln1118_186_fu_7200_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_646_fu_6244_p2_funnel__2                                                                                        |      8|
|1003  |      add_ln703_391_fu_37642875_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_646_fu_6244_p2_funnel__6                                                                                        |      8|
|1004  |      mul_ln1118_926_fu_5970_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_646_fu_6244_p2_funnel__9                                                                                        |      8|
|1005  |      mul_ln1118_509_fu_4968_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_646_fu_6244_p2_funnel__12                                                                                       |      8|
|1006  |      mul_ln1118_485_fu_4776_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_646_fu_6244_p2_funnel__17                                                                                       |      8|
|1007  |      mul_ln1118_470_fu_4461_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_646_fu_6244_p2_funnel__19                                                                                       |      8|
|1008  |      add_ln703_831_fu_37645907_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_646_fu_6244_p2_funnel__33                                                                                       |      8|
|1009  |      mul_ln703_fu_7282_p2                                                                        |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln703_fu_7282_p2_funnel                                                                                                |      8|
|1010  |      mul_ln1118_228_fu_6815_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_646_fu_6244_p2_funnel__22                                                                                       |      8|
|1011  |      mul_ln1118_179_fu_7535_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_646_fu_6244_p2_funnel__24                                                                                       |      8|
|1012  |      mul_ln1118_387_fu_4778_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_646_fu_6244_p2_funnel__27                                                                                       |      8|
|1013  |      mul_ln1118_290_fu_5031_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_646_fu_6244_p2_funnel__29                                                                                       |      8|
|1014  |      mul_ln1118_739_fu_6074_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_646_fu_6244_p2_funnel__4                                                                                        |      8|
|1015  |      mul_ln1118_202_fu_6688_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_646_fu_6244_p2_funnel__8                                                                                        |      8|
|1016  |      mul_ln1118_576_fu_6657_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_646_fu_6244_p2_funnel__36                                                                                       |      8|
|1017  |      mul_ln1118_699_fu_6780_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_646_fu_6244_p2_funnel__26                                                                                       |      8|
|1018  |      mul_ln1118_676_fu_5501_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_646_fu_6244_p2_funnel__28                                                                                       |      8|
|1019  |      mul_ln1118_711_fu_7019_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_646_fu_6244_p2_funnel__30                                                                                       |      8|
|1020  |      add_ln703_732_fu_37645231_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_682_fu_37644934_p2_funnel__4                                                                                     |      8|
|1021  |      mul_ln1118_610_fu_7605_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_646_fu_6244_p2_funnel__31                                                                                       |      8|
|1022  |      add_ln703_735_fu_37645257_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_735_fu_37645257_p2_funnel                                                                                        |      8|
|1023  |      mul_ln1118_611_fu_6975_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_646_fu_6244_p2_funnel__34                                                                                       |      8|
|1024  |      mul_ln1118_288_fu_7656_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_646_fu_6244_p2_funnel__35                                                                                       |      8|
|1025  |      mul_ln1118_646_fu_6244_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_646_fu_6244_p2_funnel                                                                                           |      8|
|1026  |      add_ln703_682_fu_37644934_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_682_fu_37644934_p2_funnel                                                                                        |      8|
|1027  |      add_ln703_684_reg_37680265_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_684_reg_37680265_reg_funnel                                                                                      |      8|
|1028  |      mul_ln1118_542_fu_4009_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_646_fu_6244_p2_funnel__15                                                                                       |      8|
|1029  |      add_ln703_690_fu_37645002_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_690_fu_37645002_p2_funnel                                                                                        |      8|
|1030  |      mul_ln1118_269_fu_6261_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_646_fu_6244_p2_funnel__3                                                                                        |      8|
|1031  |      mul_ln1118_246_fu_6532_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_646_fu_6244_p2_funnel__7                                                                                        |      8|
|1032  |      mul_ln1118_54_fu_7391_p2                                                                    |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_646_fu_6244_p2_funnel__11                                                                                       |      8|
|1033  |      add_ln703_415_fu_37643052_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_646_fu_6244_p2_funnel__16                                                                                       |      8|
|1034  |      mul_ln1118_65_fu_7393_p2                                                                    |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_646_fu_6244_p2_funnel__18                                                                                       |      8|
|1035  |      add_ln703_412_fu_37643026_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_682_fu_37644934_p2_funnel__3                                                                                     |      8|
|1036  |      mul_ln1118_480_fu_4691_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_646_fu_6244_p2_funnel__32                                                                                       |      8|
|1037  |      add_ln703_1042_reg_37680630_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_1042_reg_37680630_reg_funnel                                                                                     |      8|
|1038  |      mul_ln1118_663_fu_5603_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_646_fu_6244_p2_funnel__5                                                                                        |      8|
|1039  |      add_ln703_768_fu_37645477_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_646_fu_6244_p2_funnel__10                                                                                       |      8|
|1040  |      mul_ln1118_706_fu_5532_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_646_fu_6244_p2_funnel__13                                                                                       |      8|
|1041  |      add_ln703_769_fu_37645487_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_682_fu_37644934_p2_funnel__2                                                                                     |      8|
|1042  |      mul_ln1118_782_fu_4052_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_646_fu_6244_p2_funnel__20                                                                                       |      8|
|1043  |      mul_ln1118_743_fu_4655_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_646_fu_6244_p2_funnel__21                                                                                       |      8|
|1044  |      mul_ln1118_720_fu_5547_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_646_fu_6244_p2_funnel__23                                                                                       |      8|
|1045  |      add_ln703_1073_fu_37647494_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_209_fu_37608971_p2_funnel__12                                                                                    |      8|
|1046  |      add_ln703_145_fu_37608521_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_199_fu_37608901_p2_funnel__24                                                                                    |      8|
|1047  |      add_ln703_157_reg_37679510_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1611_reg_3266661_reg_funnel__14                                                                                 |      8|
|1048  |      mul_ln1118_125_fu_3846_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__46                                                                                        |      8|
|1049  |      add_ln703_334_reg_37679715_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_209_fu_37608971_p2_funnel__20                                                                                    |      8|
|1050  |      mul_ln1118_90_reg_3266289_reg                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1611_reg_3266661_reg_funnel__12                                                                                 |      8|
|1051  |      mul_ln1118_8_fu_6191_p2                                                                     |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__41                                                                                        |      8|
|1052  |      mul_ln1118_43_fu_4937_p2                                                                    |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__62                                                                                        |      8|
|1053  |      add_ln703_199_fu_37608901_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_199_fu_37608901_p2_funnel                                                                                        |      8|
|1054  |      add_ln703_201_fu_37608917_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_199_fu_37608901_p2_funnel__12                                                                                    |      8|
|1055  |      add_ln703_203_fu_37608933_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_176_fu_37608767_p2_funnel__5                                                                                     |      8|
|1056  |      add_ln703_203_reg_37679565_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_209_fu_37608971_p2_funnel__24                                                                                    |      8|
|1057  |      mul_ln1118_80_fu_3897_p2                                                                    |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__25                                                                                        |      8|
|1058  |      mul_ln1118_32_fu_6084_p2                                                                    |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel                                                                                            |      8|
|1059  |      mul_ln1118_1_fu_6566_p2                                                                     |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__53                                                                                        |      8|
|1060  |      add_ln703_159_fu_37608639_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_176_fu_37608767_p2_funnel__3                                                                                     |      8|
|1061  |      mul_ln1118_22_fu_4015_p2                                                                    |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__66                                                                                        |      8|
|1062  |      mul_ln1118_44_fu_4938_p2                                                                    |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__15                                                                                        |      8|
|1063  |      add_ln703_207_reg_37679570_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_291_reg_37679690_reg_funnel__3                                                                                   |      8|
|1064  |      mul_ln1118_91_reg_3266293_reg                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1611_reg_3266661_reg_funnel__16                                                                                 |      8|
|1065  |      mul_ln1118_115_fu_7117_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__22                                                                                        |      8|
|1066  |      mul_ln1118_137_fu_7436_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__65                                                                                        |      8|
|1067  |      add_ln703_285_fu_37609225_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_291_reg_37679690_reg_funnel__6                                                                                   |      8|
|1068  |      mul_ln1118_197_fu_6464_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__59                                                                                        |      8|
|1069  |      mul_ln1118_185_fu_7593_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__87                                                                                        |      8|
|1070  |      add_ln703_287_fu_37609231_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__16                                                                                        |      8|
|1071  |      add_ln703_291_reg_37679690_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_291_reg_37679690_reg_funnel                                                                                      |      8|
|1072  |      mul_ln1118_45_fu_4939_p2                                                                    |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__38                                                                                        |      8|
|1073  |      add_ln703_170_fu_37608729_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_199_fu_37608901_p2_funnel__23                                                                                    |      8|
|1074  |      mul_ln1118_33_fu_4105_p2                                                                    |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__98                                                                                        |      8|
|1075  |      add_ln703_187_reg_37679555_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_291_reg_37679690_reg_funnel__2                                                                                   |      8|
|1076  |      mul_ln1118_68_fu_6020_p2                                                                    |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_152_fu_4803_p2_funnel__13                                                                                       |      8|
|1077  |      add_ln703_302_fu_37642264_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_785_fu_37645606_p2_funnel__2                                                                                     |      8|
|1078  |      mul_ln1118_173_fu_7449_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_152_fu_4803_p2_funnel__8                                                                                        |      8|
|1079  |      mul_ln1118_126_fu_7413_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_152_fu_4803_p2_funnel__14                                                                                       |      8|
|1080  |      mul_ln1118_116_fu_7118_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__52                                                                                        |      8|
|1081  |      add_ln703_305_reg_37679705_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_209_fu_37608971_p2_funnel__19                                                                                    |      8|
|1082  |      add_ln703_306_fu_37642293_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_152_fu_4803_p2_funnel__3                                                                                        |      8|
|1083  |      mul_ln1118_112_fu_4785_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_152_fu_4803_p2_funnel__22                                                                                       |      8|
|1084  |      mul_ln1118_76_reg_3266263_reg                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1611_reg_3266661_reg_funnel__40                                                                                 |      8|
|1085  |      add_ln703_219_fu_37641826_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/sub_ln703_3_fu_37656575_p2_funnel__3                                                                                       |      8|
|1086  |      mul_ln1118_29_fu_5912_p2                                                                    |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__33                                                                                        |      8|
|1087  |      add_ln703_180_fu_37608799_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__77                                                                                        |      8|
|1088  |      add_ln703_180_fu_37608799_p2__0                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1611_reg_3266661_reg_funnel__18                                                                                 |      8|
|1089  |      add_ln703_fu_37608501_p2                                                                    |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_199_fu_37608901_p2_funnel__6                                                                                     |      8|
|1090  |      mul_ln1118_52_fu_4028_p2                                                                    |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__3                                                                                         |      8|
|1091  |      add_ln703_220_reg_37679595_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1611_reg_3266661_reg_funnel__11                                                                                 |      8|
|1092  |      mul_ln1118_88_fu_5387_p2                                                                    |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__42                                                                                        |      8|
|1093  |      add_ln703_241_reg_37679625_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_209_fu_37608971_p2_funnel__23                                                                                    |      8|
|1094  |      mul_ln203_4_fu_6685_p2                                                                      |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln203_4_fu_6685_p2_funnel__1                                                                                           |      8|
|1095  |      add_ln703_175_reg_37679530_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1611_reg_3266661_reg_funnel__22                                                                                 |      8|
|1096  |      mul_ln1118_108_fu_3942_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__91                                                                                        |      8|
|1097  |      add_ln703_234_reg_37679615_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1611_reg_3266661_reg_funnel__30                                                                                 |      8|
|1098  |      mul_ln1118_201_fu_4072_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_152_fu_4803_p2_funnel__27                                                                                       |      8|
|1099  |      mul_ln1118_86_fu_4492_p2                                                                    |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__13                                                                                        |      8|
|1100  |      add_ln703_236_fu_37609051_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__100                                                                                       |      8|
|1101  |      mul_ln1118_61_fu_6552_p2                                                                    |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__89                                                                                        |      8|
|1102  |      add_ln703_237_fu_37609061_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_199_fu_37608901_p2_funnel__19                                                                                    |      8|
|1103  |      mul_ln1118_257_fu_6251_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_152_fu_4803_p2_funnel__20                                                                                       |      8|
|1104  |      mul_ln1118_10_fu_6881_p2                                                                    |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__95                                                                                        |      8|
|1105  |      add_ln703_166_fu_37608697_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_199_fu_37608901_p2_funnel__9                                                                                     |      8|
|1106  |      add_ln703_167_reg_37679520_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_291_reg_37679690_reg_funnel__5                                                                                   |      8|
|1107  |      mul_ln1118_147_fu_7440_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__44                                                                                        |      8|
|1108  |      add_ln703_253_reg_37679645_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_209_fu_37608971_p2_funnel__14                                                                                    |      8|
|1109  |      mul_ln1118_113_fu_3898_p2__0                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__67                                                                                        |      8|
|1110  |      add_ln703_256_fu_37609147_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__57                                                                                        |      8|
|1111  |      add_ln703_256_fu_37609147_p2__0                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_209_fu_37608971_p2_funnel__13                                                                                    |      8|
|1112  |      mul_ln1118_136_fu_7401_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__94                                                                                        |      8|
|1113  |      add_ln703_259_fu_37609163_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__45                                                                                        |      8|
|1114  |      add_ln703_259_reg_37679655_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_209_fu_37608971_p2_funnel__10                                                                                    |      8|
|1115  |      add_ln703_891_fu_37646252_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_176_fu_37608767_p2_funnel__2                                                                                     |      8|
|1116  |      mul_ln1118_337_fu_6893_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__19                                                                                        |      8|
|1117  |      mul_ln1118_37_fu_6317_p2                                                                    |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__68                                                                                        |      8|
|1118  |      mul_ln1118_16_fu_7660_p2                                                                    |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__14                                                                                        |      8|
|1119  |      add_ln703_192_fu_37608847_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_176_fu_37608767_p2_funnel__1                                                                                     |      8|
|1120  |      add_ln703_784_fu_37609549_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_176_fu_37608767_p2_funnel__4                                                                                     |      8|
|1121  |      add_ln703_153_fu_37608591_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_199_fu_37608901_p2_funnel__2                                                                                     |      8|
|1122  |      add_ln703_784_reg_37679800_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_784_reg_37679800_reg_funnel                                                                                      |      8|
|1123  |      add_ln703_785_fu_37645606_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_785_fu_37645606_p2_funnel                                                                                        |      8|
|1124  |      mul_ln1118_92_fu_5991_p2                                                                    |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__81                                                                                        |      8|
|1125  |      add_ln703_267_reg_37679670_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_209_fu_37608971_p2_funnel__5                                                                                     |      8|
|1126  |      mul_ln1118_162_fu_4987_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__32                                                                                        |      8|
|1127  |      add_ln703_268_fu_37609197_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_268_fu_37609197_p2_funnel                                                                                        |      8|
|1128  |      add_ln703_269_reg_37679675_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1611_reg_3266661_reg_funnel__15                                                                                 |      8|
|1129  |      mul_ln1118_82_reg_3266273_reg                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1611_reg_3266661_reg_funnel__39                                                                                 |      8|
|1130  |      mul_ln1118_46_reg_3266181_reg                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1611_reg_3266661_reg_funnel__35                                                                                 |      8|
|1131  |      mul_ln1118_23_fu_4614_p2                                                                    |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__63                                                                                        |      8|
|1132  |      add_ln703_148_fu_37608551_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_199_fu_37608901_p2_funnel__8                                                                                     |      8|
|1133  |      add_ln703_160_fu_37608649_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__76                                                                                        |      8|
|1134  |      add_ln703_182_reg_37679545_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_291_reg_37679690_reg_funnel__1                                                                                   |      8|
|1135  |      mul_ln1118_57_fu_5255_p2                                                                    |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__61                                                                                        |      8|
|1136  |      add_ln703_209_fu_37608971_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_209_fu_37608971_p2_funnel                                                                                        |      8|
|1137  |      mul_ln1118_117_fu_5826_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__72                                                                                        |      8|
|1138  |      add_ln703_265_reg_37679665_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_209_fu_37608971_p2_funnel__1                                                                                     |      8|
|1139  |      mul_ln1118_293_fu_6283_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_152_fu_4803_p2_funnel__1                                                                                        |      8|
|1140  |      mul_ln1118_280_fu_6272_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_152_fu_4803_p2_funnel__19                                                                                       |      8|
|1141  |      mul_ln1118_311_fu_3800_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_152_fu_4803_p2_funnel__10                                                                                       |      8|
|1142  |      mul_ln1118_333_fu_6842_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__10                                                                                        |      8|
|1143  |      add_ln703_439_fu_37609451_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1611_reg_3266661_reg_funnel__19                                                                                 |      8|
|1144  |      mul_ln1118_118_fu_7410_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_152_fu_4803_p2_funnel__26                                                                                       |      8|
|1145  |      mul_ln1118_83_fu_4777_p2                                                                    |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_152_fu_4803_p2_funnel__6                                                                                        |      8|
|1146  |      mul_ln1118_323_fu_5058_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_152_fu_4803_p2_funnel__23                                                                                       |      8|
|1147  |      add_ln703_445_fu_37643275_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_152_fu_4803_p2_funnel__5                                                                                        |      8|
|1148  |      mul_ln1118_174_fu_4822_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_152_fu_4803_p2_funnel__21                                                                                       |      8|
|1149  |      mul_ln1118_139_fu_4795_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_152_fu_4803_p2_funnel__4                                                                                        |      8|
|1150  |      mul_ln1118_89_fu_7400_p2                                                                    |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_152_fu_4803_p2_funnel__32                                                                                       |      8|
|1151  |      add_ln703_198_fu_37608895_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_199_fu_37608901_p2_funnel__13                                                                                    |      8|
|1152  |      add_ln703_144_fu_37608511_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_199_fu_37608901_p2_funnel__14                                                                                    |      8|
|1153  |      mul_ln1118_53_fu_6902_p2                                                                    |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__93                                                                                        |      8|
|1154  |      add_ln703_198_reg_37679560_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_291_reg_37679690_reg_funnel__4                                                                                   |      8|
|1155  |      mul_ln1118_145_fu_4799_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_152_fu_4803_p2_funnel__11                                                                                       |      8|
|1156  |      mul_ln1118_77_fu_7395_p2                                                                    |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_152_fu_4803_p2_funnel__28                                                                                       |      8|
|1157  |      mul_ln1118_64_fu_6134_p2                                                                    |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_152_fu_4803_p2_funnel__9                                                                                        |      8|
|1158  |      add_ln703_161_fu_37608659_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_199_fu_37608901_p2_funnel__15                                                                                    |      8|
|1159  |      mul_ln1118_59_fu_6550_p2                                                                    |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__34                                                                                        |      8|
|1160  |      mul_ln1118_35_fu_5000_p2                                                                    |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__23                                                                                        |      8|
|1161  |      add_ln703_213_fu_37608989_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_199_fu_37608901_p2_funnel__18                                                                                    |      8|
|1162  |      add_ln703_214_reg_37679585_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_209_fu_37608971_p2_funnel__3                                                                                     |      8|
|1163  |      mul_ln1118_84_fu_7526_p2                                                                    |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__70                                                                                        |      8|
|1164  |      add_ln703_247_reg_37679635_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_209_fu_37608971_p2_funnel__6                                                                                     |      8|
|1165  |      mul_ln1118_94_fu_4645_p2                                                                    |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__20                                                                                        |      8|
|1166  |      add_ln703_249_fu_37609105_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_199_fu_37608901_p2_funnel__16                                                                                    |      8|
|1167  |      mul_ln1118_128_fu_4767_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__82                                                                                        |      8|
|1168  |      add_ln703_250_fu_37609115_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_268_fu_37609197_p2_funnel__1                                                                                     |      8|
|1169  |      mul_ln1118_239_fu_5955_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_152_fu_4803_p2_funnel__25                                                                                       |      8|
|1170  |      mul_ln1118_175_fu_7451_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_152_fu_4803_p2_funnel__7                                                                                        |      8|
|1171  |      add_ln703_349_fu_37642605_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_785_fu_37645606_p2_funnel__1                                                                                     |      8|
|1172  |      mul_ln1118_152_fu_4803_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_152_fu_4803_p2_funnel                                                                                           |      8|
|1173  |      add_ln703_347_fu_37642589_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_152_fu_4803_p2_funnel__18                                                                                       |      8|
|1174  |      add_ln703_150_fu_37608561_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_199_fu_37608901_p2_funnel__22                                                                                    |      8|
|1175  |      add_ln703_172_fu_37641699_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1611_reg_3266661_reg_funnel__27                                                                                 |      8|
|1176  |      mul_ln1118_26_fu_4616_p2                                                                    |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__54                                                                                        |      8|
|1177  |      mul_ln1118_15_fu_5593_p2                                                                    |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__56                                                                                        |      8|
|1178  |      add_ln703_151_fu_37608571_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_199_fu_37608901_p2_funnel__17                                                                                    |      8|
|1179  |      mul_ln1118_36_fu_4287_p2                                                                    |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__21                                                                                        |      8|
|1180  |      mul_ln1118_48_reg_3266188_reg                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1611_reg_3266661_reg_funnel__5                                                                                  |      8|
|1181  |      mul_ln1118_72_fu_5668_p2                                                                    |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__90                                                                                        |      8|
|1182  |      mul_ln1118_60_fu_6551_p2                                                                    |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__39                                                                                        |      8|
|1183  |      mul_ln1118_17_fu_5892_p2                                                                    |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__74                                                                                        |      8|
|1184  |      mul_ln1118_fu_5269_p2                                                                       |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__8                                                                                         |      8|
|1185  |      add_ln703_155_fu_37608611_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_199_fu_37608901_p2_funnel__4                                                                                     |      8|
|1186  |      mul_ln1118_28_fu_5911_p2                                                                    |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__37                                                                                        |      8|
|1187  |      add_ln703_176_fu_37608767_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_176_fu_37608767_p2_funnel                                                                                        |      8|
|1188  |      mul_ln1118_62_fu_7283_p2                                                                    |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__29                                                                                        |      8|
|1189  |      mul_ln1118_39_fu_7519_p2                                                                    |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__58                                                                                        |      8|
|1190  |      mul_ln1118_87_fu_6944_p2                                                                    |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__43                                                                                        |      8|
|1191  |      add_ln703_224_fu_37609023_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_199_fu_37608901_p2_funnel__3                                                                                     |      8|
|1192  |      add_ln703_225_reg_37679605_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_209_fu_37608971_p2_funnel__22                                                                                    |      8|
|1193  |      mul_ln1118_99_reg_3266309_reg                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1611_reg_3266661_reg_funnel__17                                                                                 |      8|
|1194  |      mul_ln1118_123_fu_5829_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__7                                                                                         |      8|
|1195  |      mul_ln1118_132_fu_4738_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__12                                                                                        |      8|
|1196  |      add_ln703_244_fu_37609083_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_199_fu_37608901_p2_funnel__25                                                                                    |      8|
|1197  |      add_ln703_365_fu_37642751_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_785_fu_37645606_p2_funnel__3                                                                                     |      8|
|1198  |      add_ln703_365_fu_37642751_p2__0                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_152_fu_4803_p2_funnel__16                                                                                       |      8|
|1199  |      add_ln703_365_fu_37642751_p2__1                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_152_fu_4803_p2_funnel__31                                                                                       |      8|
|1200  |      add_ln703_365_fu_37642751_p2__2                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_152_fu_4803_p2_funnel__17                                                                                       |      8|
|1201  |      mul_ln1118_302_fu_7552_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_152_fu_4803_p2_funnel__24                                                                                       |      8|
|1202  |      mul_ln1118_291_fu_7545_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_152_fu_4803_p2_funnel__30                                                                                       |      8|
|1203  |      mul_ln1118_131_fu_7415_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_152_fu_4803_p2_funnel__2                                                                                        |      8|
|1204  |      mul_ln1118_167_fu_6181_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_152_fu_4803_p2_funnel__29                                                                                       |      8|
|1205  |      mul_ln1118_155_fu_6057_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_152_fu_4803_p2_funnel__15                                                                                       |      8|
|1206  |      add_ln703_369_fu_37642783_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_152_fu_4803_p2_funnel__12                                                                                       |      8|
|1207  |      add_ln703_379_fu_37609381_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_199_fu_37608901_p2_funnel__20                                                                                    |      8|
|1208  |      add_ln703_380_fu_37609391_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_209_fu_37608971_p2_funnel__17                                                                                    |      8|
|1209  |      mul_ln1118_74_fu_6479_p2                                                                    |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__40                                                                                        |      8|
|1210  |      add_ln703_381_fu_37609397_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_199_fu_37608901_p2_funnel__5                                                                                     |      8|
|1211  |      mul_ln1118_143_fu_4853_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__105                                                                                       |      8|
|1212  |      add_ln703_382_fu_37609407_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_382_fu_37609407_p2_funnel                                                                                        |      8|
|1213  |      mul_ln1118_229_fu_6468_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__99                                                                                        |      8|
|1214  |      add_ln703_374_fu_37609349_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__103                                                                                       |      8|
|1215  |      add_ln703_374_reg_37679725_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_209_fu_37608971_p2_funnel__15                                                                                    |      8|
|1216  |      mul_ln1118_110_fu_7027_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__79                                                                                        |      8|
|1217  |      add_ln703_375_fu_37609355_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_199_fu_37608901_p2_funnel__1                                                                                     |      8|
|1218  |      add_ln703_376_fu_37609365_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_199_fu_37608901_p2_funnel__11                                                                                    |      8|
|1219  |      mul_ln1118_977_fu_4839_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__36                                                                                        |      8|
|1220  |      add_ln703_1166_reg_37679820_reg                                                             |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_209_fu_37608971_p2_funnel__8                                                                                     |      8|
|1221  |      mul_ln1118_336_reg_3266518_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1611_reg_3266661_reg_funnel__36                                                                                 |      8|
|1222  |      mul_ln1118_374_fu_7509_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_677_fu_4254_p2_funnel__21                                                                                       |      8|
|1223  |      mul_ln1118_1423_fu_4720_p2                                                                  |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_677_fu_4254_p2_funnel__6                                                                                        |      8|
|1224  |      mul_ln1118_780_fu_5301_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_677_fu_4254_p2_funnel__22                                                                                       |      8|
|1225  |      mul_ln1118_292_reg_3266484_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1611_reg_3266661_reg_funnel__37                                                                                 |      8|
|1226  |      add_ln703_967_fu_37646756_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_967_fu_37646756_p2_funnel                                                                                        |      8|
|1227  |      mul_ln1118_574_fu_6655_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_677_fu_4254_p2_funnel__17                                                                                       |      8|
|1228  |      add_ln703_881_fu_37646184_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_967_fu_37646756_p2_funnel__1                                                                                     |      8|
|1229  |      mul_ln1118_3_reg_3266048_reg                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1611_reg_3266661_reg_funnel__29                                                                                 |      8|
|1230  |      mul_ln1118_562_fu_5280_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_677_fu_4254_p2_funnel__9                                                                                        |      8|
|1231  |      mul_ln1118_517_fu_5989_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_677_fu_4254_p2_funnel__10                                                                                       |      8|
|1232  |      mul_ln1118_553_fu_5381_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_677_fu_4254_p2_funnel__8                                                                                        |      8|
|1233  |      mul_ln1118_588_fu_4057_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_677_fu_4254_p2_funnel__2                                                                                        |      8|
|1234  |      mul_ln1118_600_fu_4736_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_677_fu_4254_p2_funnel__23                                                                                       |      8|
|1235  |      mul_ln1118_503_fu_7648_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_677_fu_4254_p2_funnel__3                                                                                        |      8|
|1236  |      mul_ln1118_299_reg_3266491_reg                                                              |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_1611_reg_3266661_reg_funnel__20                                                                                 |      8|
|1237  |      add_ln703_355_fu_37642654_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_355_fu_37642654_p2_funnel__1                                                                                     |      8|
|1238  |      mul_ln1118_443_fu_3917_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_677_fu_4254_p2_funnel__7                                                                                        |      8|
|1239  |      add_ln703_689_fu_37644992_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_677_fu_4254_p2_funnel__13                                                                                       |      8|
|1240  |      mul_ln1118_227_fu_6350_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_677_fu_4254_p2_funnel__4                                                                                        |      8|
|1241  |      mul_ln1118_226_fu_4815_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_677_fu_4254_p2_funnel__15                                                                                       |      8|
|1242  |      mul_ln1118_153_fu_4804_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_677_fu_4254_p2_funnel__16                                                                                       |      8|
|1243  |      mul_ln1118_189_fu_4234_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_677_fu_4254_p2_funnel__12                                                                                       |      8|
|1244  |      mul_ln1118_372_fu_4429_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_677_fu_4254_p2_funnel__14                                                                                       |      8|
|1245  |      mul_ln1118_789_fu_4362_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_677_fu_4254_p2_funnel__19                                                                                       |      8|
|1246  |      mul_ln1118_677_fu_4254_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_677_fu_4254_p2_funnel                                                                                           |      8|
|1247  |      mul_ln1118_602_fu_5648_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_677_fu_4254_p2_funnel__11                                                                                       |      8|
|1248  |      mul_ln1118_975_fu_4001_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_677_fu_4254_p2_funnel__20                                                                                       |      8|
|1249  |      mul_ln1118_240_fu_6413_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_677_fu_4254_p2_funnel__1                                                                                        |      8|
|1250  |      add_ln703_1061_fu_37647414_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_677_fu_4254_p2_funnel__5                                                                                        |      8|
|1251  |      add_ln703_1061_fu_37647414_p2__0                                                            |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_677_fu_4254_p2_funnel__18                                                                                       |      8|
|1252  |      add_ln703_673_fu_37644876_p2                                                                |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_209_fu_37608971_p2_funnel__18                                                                                    |      8|
|1253  |      add_ln703_1069_fu_37647462_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_945_fu_5875_p2_funnel__23                                                                                       |      8|
|1254  |      mul_ln1118_763_fu_6197_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_945_fu_5875_p2_funnel__1                                                                                        |      8|
|1255  |      mul_ln1118_726_fu_7537_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_945_fu_5875_p2_funnel__6                                                                                        |      8|
|1256  |      mul_ln1118_518_fu_7540_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_945_fu_5875_p2_funnel__8                                                                                        |      8|
|1257  |      mul_ln1118_897_fu_4862_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_945_fu_5875_p2_funnel__22                                                                                       |      8|
|1258  |      add_ln703_1024_fu_37647160_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_1024_fu_37647160_p2_funnel                                                                                       |      8|
|1259  |      mul_ln1118_176_fu_4824_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_945_fu_5875_p2_funnel__4                                                                                        |      8|
|1260  |      add_ln703_1026_fu_37647176_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_945_fu_5875_p2_funnel__12                                                                                       |      8|
|1261  |      add_ln703_1026_fu_37647176_p2__0                                                            |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_945_fu_5875_p2_funnel__16                                                                                       |      8|
|1262  |      mul_ln1118_554_fu_6635_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_945_fu_5875_p2_funnel__25                                                                                       |      8|
|1263  |      add_ln703_1066_fu_37647456_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_945_fu_5875_p2_funnel__24                                                                                       |      8|
|1264  |      mul_ln1118_736_fu_5785_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_945_fu_5875_p2_funnel__10                                                                                       |      8|
|1265  |      add_ln703_1065_fu_37647446_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_945_fu_5875_p2_funnel__7                                                                                        |      8|
|1266  |      add_ln703_1065_fu_37647446_p2__0                                                            |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_945_fu_5875_p2_funnel__11                                                                                       |      8|
|1267  |      mul_ln1118_775_fu_4103_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_945_fu_5875_p2_funnel__9                                                                                        |      8|
|1268  |      add_ln703_1050_fu_37647320_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_945_fu_5875_p2_funnel__15                                                                                       |      8|
|1269  |      mul_ln1118_335_fu_5200_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_945_fu_5875_p2_funnel__19                                                                                       |      8|
|1270  |      add_ln703_1051_fu_37647330_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_1024_fu_37647160_p2_funnel__1                                                                                    |      8|
|1271  |      add_ln703_1052_fu_37647340_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_945_fu_5875_p2_funnel__26                                                                                       |      8|
|1272  |      mul_ln1118_836_fu_5772_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_945_fu_5875_p2_funnel__21                                                                                       |      8|
|1273  |      mul_ln1118_802_fu_6994_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_945_fu_5875_p2_funnel__18                                                                                       |      8|
|1274  |      mul_ln1118_577_fu_5296_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_945_fu_5875_p2_funnel__14                                                                                       |      8|
|1275  |      mul_ln1118_945_fu_5875_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_945_fu_5875_p2_funnel                                                                                           |      8|
|1276  |      mul_ln1118_589_fu_4058_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_945_fu_5875_p2_funnel__3                                                                                        |      8|
|1277  |      mul_ln1118_563_fu_5392_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_945_fu_5875_p2_funnel__13                                                                                       |      8|
|1278  |      add_ln703_1046_fu_37647314_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_945_fu_5875_p2_funnel__17                                                                                       |      8|
|1279  |      mul_ln1118_621_fu_7207_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_945_fu_5875_p2_funnel__20                                                                                       |      8|
|1280  |      add_ln703_1045_fu_37647304_p2                                                               |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_945_fu_5875_p2_funnel__2                                                                                        |      8|
|1281  |      add_ln703_1045_fu_37647304_p2__0                                                            |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_945_fu_5875_p2_funnel__5                                                                                        |      8|
|1282  |      mul_ln1118_329_fu_3946_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__96                                                                                        |      8|
|1283  |      mul_ln1118_306_fu_6399_p2                                                                   |\dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/mul_ln1118_32_fu_6084_p2_funnel__28                                                                                        |      8|
|1284  |  layer10_out_V_data_0_V_U                                                                        |fifo_w41_d1_A                                                                                                                                                                                                                                                                  |    102|
|1285  |    U_fifo_w41_d1_A_ram                                                                           |fifo_w41_d1_A_shiftReg_92                                                                                                                                                                                                                                                      |     92|
|1286  |  layer10_out_V_data_10_V_U                                                                       |fifo_w41_d1_A_0                                                                                                                                                                                                                                                                |    104|
|1287  |    U_fifo_w41_d1_A_ram                                                                           |fifo_w41_d1_A_shiftReg_91                                                                                                                                                                                                                                                      |     93|
|1288  |  layer10_out_V_data_11_V_U                                                                       |fifo_w41_d1_A_1                                                                                                                                                                                                                                                                |    103|
|1289  |    U_fifo_w41_d1_A_ram                                                                           |fifo_w41_d1_A_shiftReg_90                                                                                                                                                                                                                                                      |     92|
|1290  |  layer10_out_V_data_12_V_U                                                                       |fifo_w41_d1_A_2                                                                                                                                                                                                                                                                |    102|
|1291  |    U_fifo_w41_d1_A_ram                                                                           |fifo_w41_d1_A_shiftReg_89                                                                                                                                                                                                                                                      |     92|
|1292  |  layer10_out_V_data_13_V_U                                                                       |fifo_w41_d1_A_3                                                                                                                                                                                                                                                                |    103|
|1293  |    U_fifo_w41_d1_A_ram                                                                           |fifo_w41_d1_A_shiftReg_88                                                                                                                                                                                                                                                      |     92|
|1294  |  layer10_out_V_data_14_V_U                                                                       |fifo_w41_d1_A_4                                                                                                                                                                                                                                                                |    128|
|1295  |    U_fifo_w41_d1_A_ram                                                                           |fifo_w41_d1_A_shiftReg_87                                                                                                                                                                                                                                                      |    108|
|1296  |  layer10_out_V_data_15_V_U                                                                       |fifo_w41_d1_A_5                                                                                                                                                                                                                                                                |    103|
|1297  |    U_fifo_w41_d1_A_ram                                                                           |fifo_w41_d1_A_shiftReg_86                                                                                                                                                                                                                                                      |     92|
|1298  |  layer10_out_V_data_1_V_U                                                                        |fifo_w41_d1_A_6                                                                                                                                                                                                                                                                |    109|
|1299  |    U_fifo_w41_d1_A_ram                                                                           |fifo_w41_d1_A_shiftReg_85                                                                                                                                                                                                                                                      |     95|
|1300  |  layer10_out_V_data_2_V_U                                                                        |fifo_w41_d1_A_7                                                                                                                                                                                                                                                                |    102|
|1301  |    U_fifo_w41_d1_A_ram                                                                           |fifo_w41_d1_A_shiftReg_84                                                                                                                                                                                                                                                      |     92|
|1302  |  layer10_out_V_data_3_V_U                                                                        |fifo_w41_d1_A_8                                                                                                                                                                                                                                                                |    102|
|1303  |    U_fifo_w41_d1_A_ram                                                                           |fifo_w41_d1_A_shiftReg_83                                                                                                                                                                                                                                                      |     92|
|1304  |  layer10_out_V_data_4_V_U                                                                        |fifo_w41_d1_A_9                                                                                                                                                                                                                                                                |    104|
|1305  |    U_fifo_w41_d1_A_ram                                                                           |fifo_w41_d1_A_shiftReg_82                                                                                                                                                                                                                                                      |     92|
|1306  |  layer10_out_V_data_5_V_U                                                                        |fifo_w41_d1_A_10                                                                                                                                                                                                                                                               |    101|
|1307  |    U_fifo_w41_d1_A_ram                                                                           |fifo_w41_d1_A_shiftReg_81                                                                                                                                                                                                                                                      |     91|
|1308  |  layer10_out_V_data_6_V_U                                                                        |fifo_w41_d1_A_11                                                                                                                                                                                                                                                               |    106|
|1309  |    U_fifo_w41_d1_A_ram                                                                           |fifo_w41_d1_A_shiftReg_80                                                                                                                                                                                                                                                      |     95|
|1310  |  layer10_out_V_data_7_V_U                                                                        |fifo_w41_d1_A_12                                                                                                                                                                                                                                                               |    102|
|1311  |    U_fifo_w41_d1_A_ram                                                                           |fifo_w41_d1_A_shiftReg_79                                                                                                                                                                                                                                                      |     92|
|1312  |  layer10_out_V_data_8_V_U                                                                        |fifo_w41_d1_A_13                                                                                                                                                                                                                                                               |    106|
|1313  |    U_fifo_w41_d1_A_ram                                                                           |fifo_w41_d1_A_shiftReg_78                                                                                                                                                                                                                                                      |     96|
|1314  |  layer10_out_V_data_9_V_U                                                                        |fifo_w41_d1_A_14                                                                                                                                                                                                                                                               |    102|
|1315  |    U_fifo_w41_d1_A_ram                                                                           |fifo_w41_d1_A_shiftReg                                                                                                                                                                                                                                                         |     92|
|1316  |  layer12_out_V_data_0_V_U                                                                        |fifo_w16_d1_A                                                                                                                                                                                                                                                                  |     12|
|1317  |  layer12_out_V_data_10_V_U                                                                       |fifo_w16_d1_A_15                                                                                                                                                                                                                                                               |     28|
|1318  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_77                                                                                                                                                                                                                                                      |     17|
|1319  |  layer12_out_V_data_11_V_U                                                                       |fifo_w16_d1_A_16                                                                                                                                                                                                                                                               |     14|
|1320  |  layer12_out_V_data_12_V_U                                                                       |fifo_w16_d1_A_17                                                                                                                                                                                                                                                               |     15|
|1321  |  layer12_out_V_data_13_V_U                                                                       |fifo_w16_d1_A_18                                                                                                                                                                                                                                                               |     12|
|1322  |  layer12_out_V_data_14_V_U                                                                       |fifo_w16_d1_A_19                                                                                                                                                                                                                                                               |     27|
|1323  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg_76                                                                                                                                                                                                                                                      |     17|
|1324  |  layer12_out_V_data_15_V_U                                                                       |fifo_w16_d1_A_20                                                                                                                                                                                                                                                               |     11|
|1325  |  layer12_out_V_data_1_V_U                                                                        |fifo_w16_d1_A_21                                                                                                                                                                                                                                                               |     12|
|1326  |  layer12_out_V_data_2_V_U                                                                        |fifo_w16_d1_A_22                                                                                                                                                                                                                                                               |     12|
|1327  |  layer12_out_V_data_3_V_U                                                                        |fifo_w16_d1_A_23                                                                                                                                                                                                                                                               |     13|
|1328  |  layer12_out_V_data_4_V_U                                                                        |fifo_w16_d1_A_24                                                                                                                                                                                                                                                               |     13|
|1329  |  layer12_out_V_data_5_V_U                                                                        |fifo_w16_d1_A_25                                                                                                                                                                                                                                                               |     12|
|1330  |  layer12_out_V_data_6_V_U                                                                        |fifo_w16_d1_A_26                                                                                                                                                                                                                                                               |     13|
|1331  |  layer12_out_V_data_7_V_U                                                                        |fifo_w16_d1_A_27                                                                                                                                                                                                                                                               |     28|
|1332  |    U_fifo_w16_d1_A_ram                                                                           |fifo_w16_d1_A_shiftReg                                                                                                                                                                                                                                                         |     17|
|1333  |  layer12_out_V_data_8_V_U                                                                        |fifo_w16_d1_A_28                                                                                                                                                                                                                                                               |     13|
|1334  |  layer12_out_V_data_9_V_U                                                                        |fifo_w16_d1_A_29                                                                                                                                                                                                                                                               |     13|
|1335  |  layer13_out_V_data_0_V_U                                                                        |fifo_w27_d1_A                                                                                                                                                                                                                                                                  |     68|
|1336  |    U_fifo_w27_d1_A_ram                                                                           |fifo_w27_d1_A_shiftReg                                                                                                                                                                                                                                                         |     57|
|1337  |  layer16_out_V_data_0_V_U                                                                        |fifo_w16_d4761_A                                                                                                                                                                                                                                                               |    166|
|1338  |  layer17_out_V_data_0_V_U                                                                        |fifo_w16_d4761_A_30                                                                                                                                                                                                                                                            |    170|
|1339  |  layer2_out_V_data_0_V_U                                                                         |fifo_w39_d3969_A                                                                                                                                                                                                                                                               |    289|
|1340  |  layer4_out_V_data_0_V_U                                                                         |fifo_w16_d3969_A                                                                                                                                                                                                                                                               |    153|
|1341  |  layer5_out_V_data_0_V_U                                                                         |fifo_w39_d3969_A_31                                                                                                                                                                                                                                                            |    305|
|1342  |  layer5_out_V_data_1_V_U                                                                         |fifo_w39_d3969_A_32                                                                                                                                                                                                                                                            |    303|
|1343  |  layer5_out_V_data_2_V_U                                                                         |fifo_w39_d3969_A_33                                                                                                                                                                                                                                                            |    305|
|1344  |  layer7_out_V_data_0_V_U                                                                         |fifo_w16_d3969_A_34                                                                                                                                                                                                                                                            |    153|
|1345  |  layer7_out_V_data_1_V_U                                                                         |fifo_w16_d3969_A_35                                                                                                                                                                                                                                                            |    153|
|1346  |  layer7_out_V_data_2_V_U                                                                         |fifo_w16_d3969_A_36                                                                                                                                                                                                                                                            |    153|
|1347  |  layer8_out_V_data_0_V_U                                                                         |fifo_w16_d81_A                                                                                                                                                                                                                                                                 |    181|
|1348  |  layer8_out_V_data_1_V_U                                                                         |fifo_w16_d81_A_37                                                                                                                                                                                                                                                              |    189|
|1349  |  layer8_out_V_data_2_V_U                                                                         |fifo_w16_d81_A_38                                                                                                                                                                                                                                                              |    177|
|1350  |  pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_U0                                     |pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s                                                                                                                                                                                                                     |   6883|
|1351  |    line_buffer_Array_V_2_0_0_U                                                                   |pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg                                                                                                                                                                                               |     48|
|1352  |      pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_core_U     |pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_core_75                                                                                                                                                                                       |     48|
|1353  |    line_buffer_Array_V_2_0_1_U                                                                   |pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_42                                                                                                                                                                                            |     48|
|1354  |      pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_core_U     |pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_core_74                                                                                                                                                                                       |     48|
|1355  |    line_buffer_Array_V_2_0_2_U                                                                   |pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_43                                                                                                                                                                                            |     48|
|1356  |      pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_core_U     |pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_core_73                                                                                                                                                                                       |     48|
|1357  |    line_buffer_Array_V_2_1_0_U                                                                   |pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_44                                                                                                                                                                                            |     48|
|1358  |      pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_core_U     |pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_core_72                                                                                                                                                                                       |     48|
|1359  |    line_buffer_Array_V_2_1_1_U                                                                   |pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_45                                                                                                                                                                                            |     48|
|1360  |      pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_core_U     |pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_core_71                                                                                                                                                                                       |     48|
|1361  |    line_buffer_Array_V_2_1_2_U                                                                   |pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_46                                                                                                                                                                                            |     48|
|1362  |      pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_core_U     |pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_core_70                                                                                                                                                                                       |     48|
|1363  |    line_buffer_Array_V_2_2_0_U                                                                   |pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_47                                                                                                                                                                                            |     48|
|1364  |      pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_core_U     |pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_core_69                                                                                                                                                                                       |     48|
|1365  |    line_buffer_Array_V_2_2_1_U                                                                   |pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_48                                                                                                                                                                                            |     48|
|1366  |      pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_core_U     |pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_core_68                                                                                                                                                                                       |     48|
|1367  |    line_buffer_Array_V_2_2_2_U                                                                   |pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_49                                                                                                                                                                                            |     48|
|1368  |      pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_core_U     |pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_core_67                                                                                                                                                                                       |     48|
|1369  |    line_buffer_Array_V_2_3_0_U                                                                   |pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_50                                                                                                                                                                                            |     48|
|1370  |      pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_core_U     |pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_core_66                                                                                                                                                                                       |     48|
|1371  |    line_buffer_Array_V_2_3_1_U                                                                   |pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_51                                                                                                                                                                                            |     48|
|1372  |      pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_core_U     |pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_core_65                                                                                                                                                                                       |     48|
|1373  |    line_buffer_Array_V_2_3_2_U                                                                   |pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_52                                                                                                                                                                                            |     48|
|1374  |      pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_core_U     |pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_core_64                                                                                                                                                                                       |     48|
|1375  |    line_buffer_Array_V_2_4_0_U                                                                   |pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_53                                                                                                                                                                                            |     48|
|1376  |      pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_core_U     |pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_core_63                                                                                                                                                                                       |     48|
|1377  |    line_buffer_Array_V_2_4_1_U                                                                   |pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_54                                                                                                                                                                                            |     48|
|1378  |      pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_core_U     |pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_core_62                                                                                                                                                                                       |     48|
|1379  |    line_buffer_Array_V_2_4_2_U                                                                   |pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_55                                                                                                                                                                                            |     51|
|1380  |      pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_core_U     |pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_core_61                                                                                                                                                                                       |     51|
|1381  |    line_buffer_Array_V_2_5_0_U                                                                   |pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_56                                                                                                                                                                                            |     32|
|1382  |      pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_core_U     |pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_core_60                                                                                                                                                                                       |     32|
|1383  |    line_buffer_Array_V_2_5_1_U                                                                   |pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_57                                                                                                                                                                                            |     32|
|1384  |      pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_core_U     |pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_core_59                                                                                                                                                                                       |     32|
|1385  |    line_buffer_Array_V_2_5_2_U                                                                   |pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_58                                                                                                                                                                                            |     32|
|1386  |      pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_core_U     |pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_s_line_buffer_Array_ncg_core                                                                                                                                                                                          |     32|
|1387  |  relu_array_ap_fixed_16u_array_ap_ufixed_16_6_4_0_0_16u_relu_config12_U0                         |relu_array_ap_fixed_16u_array_ap_ufixed_16_6_4_0_0_16u_relu_config12_s                                                                                                                                                                                                         |    516|
|1388  |  relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config4_U0                            |relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config4_s                                                                                                                                                                                                            |     85|
|1389  |  relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config7_U0                            |relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config7_s                                                                                                                                                                                                            |    115|
|1390  |  sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_U0                                  |sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s                                                                                                                                                                                                                  |     88|
|1391  |    regslice_both_res_V_data_V_U                                                                  |regslice_both_39                                                                                                                                                                                                                                                               |     47|
|1392  |      ibuf_inst                                                                                   |ibuf_40                                                                                                                                                                                                                                                                        |     30|
|1393  |      obuf_inst                                                                                   |obuf_41                                                                                                                                                                                                                                                                        |     15|
|1394  |    sigmoid_table2_U                                                                              |sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s_sigmoid_table2                                                                                                                                                                                                   |     15|
|1395  |      sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s_sigmoid_table2_rom_U          |sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s_sigmoid_table2_rom                                                                                                                                                                                               |     15|
|1396  |  start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0_U               |start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0                                                                                                                                                                                                |     13|
|1397  |  start_for_conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5Ffa_U              |start_for_conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5Ffa                                                                                                                                                                                               |     12|
|1398  |  start_for_dense_array_ap_ufixed_16u_array_ap_fixed_27_10_5_3_0_1u_config13_U0_U                 |start_for_dense_array_ap_ufixed_16u_array_ap_fixed_27_10_5_3_0_1u_config13_U0                                                                                                                                                                                                  |     11|
|1399  |  start_for_dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0_U                 |start_for_dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0                                                                                                                                                                                                  |     10|
|1400  |  start_for_pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_U0_U                         |start_for_pooling2d_cl_array_array_ap_ufixed_16_6_4_0_0_3u_config8_U0                                                                                                                                                                                                          |     11|
|1401  |  start_for_relu_array_ap_fixed_16u_array_ap_ufixed_16_6_4_0_0_16u_relu_config1Gfk_U              |start_for_relu_array_ap_fixed_16u_array_ap_ufixed_16_6_4_0_0_16u_relu_config1Gfk                                                                                                                                                                                               |     13|
|1402  |  start_for_relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config4_U0_U                |start_for_relu_array_ap_fixed_1u_array_ap_ufixed_16_6_4_0_0_1u_relu_config4_U0                                                                                                                                                                                                 |     10|
|1403  |  start_for_relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config7_U0_U                |start_for_relu_array_ap_fixed_3u_array_ap_ufixed_16_6_4_0_0_3u_relu_config7_U0                                                                                                                                                                                                 |     12|
|1404  |  start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_U0_U                      |start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_U0                                                                                                                                                                                                       |     13|
|1405  |  start_for_zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config17_U0_U                        |start_for_zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config17_U0                                                                                                                                                                                                         |     12|
|1406  |  zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config16_U0                         |zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config16_s                                                                                                                                                                                                         |    199|
|1407  |    regslice_both_data_V_data_V_U                                                                 |regslice_both                                                                                                                                                                                                                                                                  |     76|
|1408  |      ibuf_inst                                                                                   |ibuf                                                                                                                                                                                                                                                                           |     35|
|1409  |      obuf_inst                                                                                   |obuf                                                                                                                                                                                                                                                                           |     41|
|1410  |  zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config17_U0                                    |zeropad2d_cl_array_array_ap_ufixed_16_6_4_0_0_1u_config17_s                                                                                                                                                                                                                    |    150|
+------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:21 ; elapsed = 00:03:41 . Memory (MB): peak = 4645.688 ; gain = 2506.918 ; free physical = 657621 ; free virtual = 757424
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 97 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:24 ; elapsed = 00:03:45 . Memory (MB): peak = 4649.598 ; gain = 2510.828 ; free physical = 662485 ; free virtual = 762288
Synthesis Optimization Complete : Time (s): cpu = 00:03:24 ; elapsed = 00:03:45 . Memory (MB): peak = 4649.598 ; gain = 2510.828 ; free physical = 662520 ; free virtual = 762289
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4649.598 ; gain = 0.000 ; free physical = 657100 ; free virtual = 756870
INFO: [Netlist 29-17] Analyzing 13937 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 21 CPU seconds
WARNING: [Netlist 29-101] Netlist 'myhls' is not ideal for floorplanning, since the cellview 'dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4832.891 ; gain = 0.000 ; free physical = 626072 ; free virtual = 725843
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3279 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3257 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 21 instances

INFO: [Common 17-83] Releasing license: Synthesis
556 Infos, 98 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:33 ; elapsed = 00:04:58 . Memory (MB): peak = 4832.891 ; gain = 2694.184 ; free physical = 626393 ; free virtual = 726163
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4925.320 ; gain = 92.430 ; free physical = 615294 ; free virtual = 715064

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 139ae4e53

Time (s): cpu = 00:02:56 ; elapsed = 00:00:49 . Memory (MB): peak = 6380.719 ; gain = 1455.398 ; free physical = 639497 ; free virtual = 739287

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1335 load pin(s).
INFO: [Opt 31-925] Fixed cascade connection for DSP: conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4175_reg_10036_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4184_reg_10046_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4189_reg_10056_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4198_fu_9670_p2
INFO: [Opt 31-925] Fixed cascade connection for DSP: conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4206_reg_10081_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_39_20_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config2_s_fu_191/grp_dense_latency_ap_fixed_ap_fixed_39_20_5_3_0_config2_mult_0_0_fu_170/add_ln703_4215_reg_10096_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/add_ln703_4033_reg_70564_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_39_20_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_3u_config5_s_fu_219/grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config5_mult_0_0_0_0_fu_204/add_ln703_4168_reg_70719_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_1848_reg_37681450_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_2196_fu_37654476_p2
INFO: [Opt 31-925] Fixed cascade connection for DSP: dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_269_reg_37679675_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_U0/grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521/add_ln703_618_reg_37680205_reg
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: add9b99c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:20 . Memory (MB): peak = 6380.719 ; gain = 0.000 ; free physical = 610030 ; free virtual = 709820
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 11 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: c587501e

Time (s): cpu = 00:00:52 ; elapsed = 00:00:22 . Memory (MB): peak = 6380.719 ; gain = 0.000 ; free physical = 604317 ; free virtual = 704107
INFO: [Opt 31-389] Phase Constant propagation created 16 cells and removed 27 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 64447b61

Time (s): cpu = 00:00:59 ; elapsed = 00:00:29 . Memory (MB): peak = 6380.719 ; gain = 0.000 ; free physical = 602624 ; free virtual = 702414
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 64447b61

Time (s): cpu = 00:01:01 ; elapsed = 00:00:31 . Memory (MB): peak = 6380.719 ; gain = 0.000 ; free physical = 602277 ; free virtual = 702067
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 64447b61

Time (s): cpu = 00:01:04 ; elapsed = 00:00:35 . Memory (MB): peak = 6380.719 ; gain = 0.000 ; free physical = 617793 ; free virtual = 717583
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              11  |                                              0  |
|  Constant propagation         |              16  |              27  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 760b9998

Time (s): cpu = 00:01:22 ; elapsed = 00:00:51 . Memory (MB): peak = 6380.719 ; gain = 0.000 ; free physical = 640589 ; free virtual = 740379

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
CRITICAL WARNING: [Power 33-333] The Vccint supply current exceeds the maximum limit of the selected package.  See the packaging and pinout user guide for limit values.


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 40 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 39 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 39 Total Ports: 80
Ending PowerOpt Patch Enables Task | Checksum: de28e648

Time (s): cpu = 00:02:40 ; elapsed = 00:00:43 . Memory (MB): peak = 9765.027 ; gain = 0.000 ; free physical = 636757 ; free virtual = 738287
Ending Power Optimization Task | Checksum: de28e648

Time (s): cpu = 00:06:54 ; elapsed = 00:03:16 . Memory (MB): peak = 9765.027 ; gain = 3384.309 ; free physical = 636041 ; free virtual = 737596

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: de28e648

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9765.027 ; gain = 0.000 ; free physical = 635971 ; free virtual = 737527

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 9765.027 ; gain = 0.000 ; free physical = 635688 ; free virtual = 737247
Ending Netlist Obfuscation Task | Checksum: 82c6283d

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 9765.027 ; gain = 0.000 ; free physical = 635628 ; free virtual = 737188
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:11:25 ; elapsed = 00:05:08 . Memory (MB): peak = 9765.027 ; gain = 4932.137 ; free physical = 635624 ; free virtual = 737183
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Sun Aug 31 17:54:05 2025...
