set_trig_ovl_sx_reg              00000000
set_trig_ovl_dx_reg              ffffffff
set_trig_thr1_thr_reg_00  0000000000003f80
set_trig_thr1_thr_reg_01  0000000000007f00
set_trig_thr1_thr_reg_02  000000000000fe00
set_trig_thr1_thr_reg_03  000000000000fc00
set_trig_thr1_thr_reg_04  000000000001f800
set_trig_thr1_thr_reg_05  000000000003e000
set_trig_thr1_thr_reg_06  000000000007c000
set_trig_thr1_thr_reg_07  00000000000f8000
set_trig_thr1_thr_reg_08  00000000001f0000
set_trig_thr1_thr_reg_09  00000000003f0000
set_trig_thr1_thr_reg_10  00000000007e0000
set_trig_thr1_thr_reg_11  0000000000fc0000
set_trig_thr1_thr_reg_12  0000000001f80000
set_trig_thr1_thr_reg_13  0000000003f00000
set_trig_thr1_thr_reg_14  0000000007e00000
set_trig_thr1_thr_reg_15  000000000fc00000
set_trig_thr1_thr_reg_16  000000001f800000
set_trig_thr1_thr_reg_17  000000001f000000
set_trig_thr1_thr_reg_18  000000007e000000
set_trig_thr1_thr_reg_19  00000000fc000000
set_trig_thr1_thr_reg_20  00000000f8000000
set_trig_thr1_thr_reg_21  00000000f0000000
set_trig_thr1_thr_reg_22  00000000e0000000
set_trig_thr1_thr_reg_23  00000000e0000000
set_trig_thr1_thr_reg_24  0000000080000000
set_trig_thr1_thr_reg_25  0000000080000000
set_trig_thr1_thr_reg_26  0000000000000000
set_trig_thr1_thr_reg_27  0000000000000000
set_trig_thr1_thr_reg_28  0000000000000000
set_trig_thr1_thr_reg_29  0000010000000000
set_trig_thr1_thr_reg_30  0000030000000000
set_trig_thr1_thr_reg_31  0000070000000000
set_trig_thr2_thr_reg_00  0000000000000f00
set_trig_thr2_thr_reg_01  0000000000001e00
set_trig_thr2_thr_reg_02  0000000000003c00
set_trig_thr2_thr_reg_03  0000000000007800
set_trig_thr2_thr_reg_04  000000000000e000
set_trig_thr2_thr_reg_05  000000000001c000
set_trig_thr2_thr_reg_06  0000000000038000
set_trig_thr2_thr_reg_07  0000000000070000
set_trig_thr2_thr_reg_08  00000000000f0000
set_trig_thr2_thr_reg_09  00000000001e0000
set_trig_thr2_thr_reg_10  00000000003c0000
set_trig_thr2_thr_reg_11  0000000000780000
set_trig_thr2_thr_reg_12  0000000000700000
set_trig_thr2_thr_reg_13  0000000001e00000
set_trig_thr2_thr_reg_14  0000000001c00000
set_trig_thr2_thr_reg_15  0000000003800000
set_trig_thr2_thr_reg_16  0000000007000000
set_trig_thr2_thr_reg_17  000000000e000000
set_trig_thr2_thr_reg_18  000000001c000000
set_trig_thr2_thr_reg_19  0000000038000000
set_trig_thr2_thr_reg_20  0000000070000000
set_trig_thr2_thr_reg_21  00000000e0000000
set_trig_thr2_thr_reg_22  00000000e0000000
set_trig_thr2_thr_reg_23  0000000080000000
set_trig_thr2_thr_reg_24  0000000000000000
set_trig_thr2_thr_reg_25  0000000000000000
set_trig_thr2_thr_reg_26  0000000000000000
set_trig_thr2_thr_reg_27  0000000000000000
set_trig_thr2_thr_reg_28  0000000000000000
set_trig_thr2_thr_reg_29  0000000000000000
set_trig_thr2_thr_reg_30  0000010000000000
set_trig_thr2_thr_reg_31  0000030000000000
