;redcode
;assert 1
	SPL 0, <-722
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 100, 300
	DJN -1, @-20
	SUB 711, 296
	SUB <0, @0
	SUB 70, <5
	MOV -7, <-20
	SUB <0, @0
	SUB 0, 0
	SUB 0, 0
	SUB <20, 6
	SUB <20, 6
	SUB @127, 106
	SLT -7, <-20
	SUB <20, 6
	CMP -7, <-20
	CMP -7, <-20
	SUB 0, 0
	JMZ 0, <-322
	SUB -0, -0
	SUB 0, 0
	CMP -7, <-20
	SUB -0, -0
	MOV 0, @30
	SUB <0, @0
	MOV 0, <30
	SPL 1, #77
	SUB 0, 0
	JMZ 0, 0
	ADD 210, 30
	SUB @727, 506
	SUB <20, 6
	SUB <0, @2
	DAT #270, #60
	SUB <70, 2
	MOV -7, <-20
	ADD 210, 30
	ADD 210, 30
	ADD 210, 30
	SUB -510, 90
	ADD 210, 30
	SPL 0, <-722
	ADD 210, 30
	ADD 210, 30
	SPL 0, <-722
	JMP 80, <30
	SPL 0, <-322
	MOV -7, <-20
	DJN -1, @-20
	MOV <20, 6
