<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE eagle SYSTEM "eagle.dtd">
<eagle version="7.3.0">
<drawing>
<settings>
<setting alwaysvectorfont="no"/>
<setting verticaltext="up"/>
</settings>
<grid distance="0.1" unitdist="inch" unit="inch" style="lines" multiple="1" display="no" altdistance="0.01" altunitdist="inch" altunit="inch"/>
<layers>
<layer number="1" name="Top" color="4" fill="1" visible="yes" active="yes"/>
<layer number="2" name="Route2" color="1" fill="3" visible="no" active="yes"/>
<layer number="3" name="Route3" color="4" fill="3" visible="no" active="yes"/>
<layer number="14" name="Route14" color="1" fill="6" visible="no" active="yes"/>
<layer number="15" name="Route15" color="4" fill="6" visible="no" active="yes"/>
<layer number="16" name="Bottom" color="1" fill="1" visible="yes" active="yes"/>
<layer number="17" name="Pads" color="2" fill="1" visible="yes" active="yes"/>
<layer number="18" name="Vias" color="2" fill="1" visible="yes" active="yes"/>
<layer number="19" name="Unrouted" color="6" fill="1" visible="yes" active="yes"/>
<layer number="20" name="Dimension" color="15" fill="1" visible="yes" active="yes"/>
<layer number="21" name="tPlace" color="7" fill="1" visible="yes" active="yes"/>
<layer number="22" name="bPlace" color="7" fill="1" visible="yes" active="yes"/>
<layer number="23" name="tOrigins" color="15" fill="1" visible="yes" active="yes"/>
<layer number="24" name="bOrigins" color="15" fill="1" visible="yes" active="yes"/>
<layer number="25" name="tNames" color="7" fill="1" visible="yes" active="yes"/>
<layer number="26" name="bNames" color="7" fill="1" visible="yes" active="yes"/>
<layer number="27" name="tValues" color="7" fill="1" visible="yes" active="yes"/>
<layer number="28" name="bValues" color="7" fill="1" visible="yes" active="yes"/>
<layer number="29" name="tStop" color="7" fill="3" visible="no" active="yes"/>
<layer number="30" name="bStop" color="7" fill="6" visible="no" active="yes"/>
<layer number="31" name="tCream" color="7" fill="4" visible="no" active="yes"/>
<layer number="32" name="bCream" color="7" fill="5" visible="no" active="yes"/>
<layer number="33" name="tFinish" color="6" fill="3" visible="no" active="yes"/>
<layer number="34" name="bFinish" color="6" fill="6" visible="no" active="yes"/>
<layer number="35" name="tGlue" color="7" fill="4" visible="no" active="yes"/>
<layer number="36" name="bGlue" color="7" fill="5" visible="no" active="yes"/>
<layer number="37" name="tTest" color="7" fill="1" visible="no" active="yes"/>
<layer number="38" name="bTest" color="7" fill="1" visible="no" active="yes"/>
<layer number="39" name="tKeepout" color="4" fill="11" visible="yes" active="yes"/>
<layer number="40" name="bKeepout" color="1" fill="11" visible="yes" active="yes"/>
<layer number="41" name="tRestrict" color="4" fill="10" visible="yes" active="yes"/>
<layer number="42" name="bRestrict" color="1" fill="10" visible="yes" active="yes"/>
<layer number="43" name="vRestrict" color="2" fill="10" visible="yes" active="yes"/>
<layer number="44" name="Drills" color="7" fill="1" visible="no" active="yes"/>
<layer number="45" name="Holes" color="7" fill="1" visible="no" active="yes"/>
<layer number="46" name="Milling" color="3" fill="1" visible="no" active="yes"/>
<layer number="47" name="Measures" color="7" fill="1" visible="no" active="yes"/>
<layer number="48" name="Document" color="7" fill="1" visible="yes" active="yes"/>
<layer number="49" name="Reference" color="7" fill="1" visible="yes" active="yes"/>
<layer number="51" name="tDocu" color="7" fill="1" visible="yes" active="yes"/>
<layer number="52" name="bDocu" color="7" fill="1" visible="yes" active="yes"/>
<layer number="91" name="Nets" color="2" fill="1" visible="yes" active="yes"/>
<layer number="92" name="Busses" color="1" fill="1" visible="yes" active="yes"/>
<layer number="93" name="Pins" color="2" fill="1" visible="yes" active="yes"/>
<layer number="94" name="Symbols" color="4" fill="1" visible="yes" active="yes"/>
<layer number="95" name="Names" color="7" fill="1" visible="yes" active="yes"/>
<layer number="96" name="Values" color="7" fill="1" visible="yes" active="yes"/>
<layer number="97" name="Info" color="7" fill="1" visible="yes" active="yes"/>
<layer number="98" name="Guide" color="6" fill="1" visible="yes" active="yes"/>
</layers>
<library>
<description>&lt;b&gt;Integrated Silicon Solution- asynchronous SRAM&lt;/b&gt;&lt;p&gt;

&lt;author&gt;Created by jb@jenszuhause.de&lt;/author&gt;&lt;p&gt;
&lt;b&gt;You are using this libary by your own risk.&lt;/b&gt;&lt;br&gt;
&lt;b&gt;Make sure to check everything well due to this libary before using it.&lt;/b&gt;</description>
<packages>
<package name="SOJ28-300MIL">
<description>&lt;b&gt;SOJ28-300mil&lt;/b&gt;&lt;p&gt;
28-pin small-outline J-lead</description>
<wire x1="-9.2" y1="-3.81" x2="-9.2" y2="-1" width="0.127" layer="21"/>
<wire x1="-9.2" y1="-1" x2="-9.2" y2="1" width="0.127" layer="21"/>
<wire x1="-9.2" y1="1" x2="-9.2" y2="3.81" width="0.127" layer="21"/>
<wire x1="-9.2" y1="3.81" x2="9.2" y2="3.81" width="0.127" layer="21"/>
<wire x1="9.2" y1="3.81" x2="9.2" y2="-3.81" width="0.127" layer="21"/>
<wire x1="9.2" y1="-3.81" x2="-9.2" y2="-3.81" width="0.127" layer="21"/>
<wire x1="-9.2" y1="1" x2="-9.2" y2="-1" width="0.127" layer="21" curve="-180"/>
<smd name="8" x="0.635" y="-3.7" dx="0.6" dy="1.9" layer="1" roundness="100"/>
<smd name="7" x="-0.635" y="-3.7" dx="0.6" dy="1.9" layer="1" roundness="100"/>
<smd name="6" x="-1.905" y="-3.7" dx="0.6" dy="1.9" layer="1" roundness="100"/>
<smd name="5" x="-3.175" y="-3.7" dx="0.6" dy="1.9" layer="1" roundness="100"/>
<smd name="4" x="-4.445" y="-3.7" dx="0.6" dy="1.9" layer="1" roundness="100"/>
<smd name="3" x="-5.715" y="-3.7" dx="0.6" dy="1.9" layer="1" roundness="100"/>
<smd name="2" x="-6.985" y="-3.7" dx="0.6" dy="1.9" layer="1" roundness="100"/>
<smd name="1" x="-8.255" y="-3.7" dx="0.6" dy="1.9" layer="1" roundness="100"/>
<smd name="9" x="1.905" y="-3.7" dx="0.6" dy="1.9" layer="1" roundness="100"/>
<smd name="10" x="3.175" y="-3.7" dx="0.6" dy="1.9" layer="1" roundness="100"/>
<smd name="11" x="4.445" y="-3.7" dx="0.6" dy="1.9" layer="1" roundness="100"/>
<smd name="12" x="5.715" y="-3.7" dx="0.6" dy="1.9" layer="1" roundness="100"/>
<smd name="13" x="6.985" y="-3.7" dx="0.6" dy="1.9" layer="1" roundness="100"/>
<smd name="14" x="8.255" y="-3.7" dx="0.6" dy="1.9" layer="1" roundness="100"/>
<smd name="15" x="8.255" y="3.7" dx="0.6" dy="1.9" layer="1" roundness="100"/>
<smd name="16" x="6.985" y="3.7" dx="0.6" dy="1.9" layer="1" roundness="100"/>
<smd name="17" x="5.715" y="3.7" dx="0.6" dy="1.9" layer="1" roundness="100"/>
<smd name="18" x="4.445" y="3.7" dx="0.6" dy="1.9" layer="1" roundness="100"/>
<smd name="19" x="3.175" y="3.7" dx="0.6" dy="1.9" layer="1" roundness="100"/>
<smd name="20" x="1.905" y="3.7" dx="0.6" dy="1.9" layer="1" roundness="100"/>
<smd name="21" x="0.635" y="3.7" dx="0.6" dy="1.9" layer="1" roundness="100"/>
<smd name="22" x="-0.635" y="3.7" dx="0.6" dy="1.9" layer="1" roundness="100"/>
<smd name="23" x="-1.905" y="3.7" dx="0.6" dy="1.9" layer="1" roundness="100"/>
<smd name="24" x="-3.175" y="3.7" dx="0.6" dy="1.9" layer="1" roundness="100"/>
<smd name="25" x="-4.445" y="3.7" dx="0.6" dy="1.9" layer="1" roundness="100"/>
<smd name="26" x="-5.715" y="3.7" dx="0.6" dy="1.9" layer="1" roundness="100"/>
<smd name="27" x="-6.985" y="3.7" dx="0.6" dy="1.9" layer="1" roundness="100"/>
<smd name="28" x="-8.255" y="3.7" dx="0.6" dy="1.9" layer="1" roundness="100"/>
<text x="-3.55" y="1.01" size="1.27" layer="25">&gt;Name</text>
<text x="-3.55" y="-1.76" size="1.27" layer="27">&gt;Value</text>
<circle x="-7.965" y="-2.585" radius="0.901621875" width="0.127" layer="21"/>
<rectangle x1="-8.505" y1="3.81" x2="-8.005" y2="4.31" layer="21"/>
<rectangle x1="-7.235" y1="3.81" x2="-6.735" y2="4.31" layer="21"/>
<rectangle x1="-5.965" y1="3.81" x2="-5.465" y2="4.31" layer="21"/>
<rectangle x1="-4.695" y1="3.81" x2="-4.195" y2="4.31" layer="21"/>
<rectangle x1="-3.425" y1="3.81" x2="-2.925" y2="4.31" layer="21"/>
<rectangle x1="-2.155" y1="3.81" x2="-1.655" y2="4.31" layer="21"/>
<rectangle x1="-0.885" y1="3.81" x2="-0.385" y2="4.31" layer="21"/>
<rectangle x1="0.385" y1="3.81" x2="0.885" y2="4.31" layer="21"/>
<rectangle x1="1.655" y1="3.81" x2="2.155" y2="4.31" layer="21"/>
<rectangle x1="2.925" y1="3.81" x2="3.425" y2="4.31" layer="21"/>
<rectangle x1="4.195" y1="3.81" x2="4.695" y2="4.31" layer="21"/>
<rectangle x1="5.465" y1="3.81" x2="5.965" y2="4.31" layer="21"/>
<rectangle x1="6.735" y1="3.81" x2="7.235" y2="4.31" layer="21"/>
<rectangle x1="8.005" y1="3.81" x2="8.505" y2="4.31" layer="21"/>
<rectangle x1="8.005" y1="-4.31" x2="8.505" y2="-3.81" layer="21"/>
<rectangle x1="6.735" y1="-4.31" x2="7.235" y2="-3.81" layer="21"/>
<rectangle x1="5.465" y1="-4.31" x2="5.965" y2="-3.81" layer="21"/>
<rectangle x1="4.195" y1="-4.31" x2="4.695" y2="-3.81" layer="21"/>
<rectangle x1="2.925" y1="-4.31" x2="3.425" y2="-3.81" layer="21"/>
<rectangle x1="1.655" y1="-4.31" x2="2.155" y2="-3.81" layer="21"/>
<rectangle x1="0.385" y1="-4.31" x2="0.885" y2="-3.81" layer="21"/>
<rectangle x1="-0.885" y1="-4.31" x2="-0.385" y2="-3.81" layer="21"/>
<rectangle x1="-2.155" y1="-4.31" x2="-1.655" y2="-3.81" layer="21"/>
<rectangle x1="-3.425" y1="-4.31" x2="-2.925" y2="-3.81" layer="21"/>
<rectangle x1="-4.695" y1="-4.31" x2="-4.195" y2="-3.81" layer="21"/>
<rectangle x1="-5.965" y1="-4.31" x2="-5.465" y2="-3.81" layer="21"/>
<rectangle x1="-7.235" y1="-4.31" x2="-6.735" y2="-3.81" layer="21"/>
<rectangle x1="-8.505" y1="-4.31" x2="-8.005" y2="-3.81" layer="21"/>
</package>
<package name="TSOP-I-28">
<description>&lt;b&gt;TSOP-I-28&lt;/b&gt;&lt;p&gt;
28-pin thin small-outline package, Typ I</description>
<wire x1="-4" y1="-5.9" x2="-4" y2="5.9" width="0.127" layer="21"/>
<wire x1="-4" y1="5.9" x2="4" y2="5.9" width="0.127" layer="21"/>
<wire x1="4" y1="5.9" x2="4" y2="-5.9" width="0.127" layer="21"/>
<wire x1="4" y1="-5.9" x2="-4" y2="-5.9" width="0.127" layer="21"/>
<smd name="1" x="-0.275" y="6.45" dx="0.33" dy="1.9" layer="1" roundness="100"/>
<smd name="2" x="-0.825" y="6.45" dx="0.33" dy="1.9" layer="1" roundness="100"/>
<smd name="3" x="-1.375" y="6.45" dx="0.33" dy="1.9" layer="1" roundness="100"/>
<smd name="4" x="-1.925" y="6.45" dx="0.33" dy="1.9" layer="1" roundness="100"/>
<smd name="5" x="-2.475" y="6.45" dx="0.33" dy="1.9" layer="1" roundness="100"/>
<smd name="6" x="-3.025" y="6.45" dx="0.33" dy="1.9" layer="1" roundness="100"/>
<smd name="7" x="-3.575" y="6.45" dx="0.33" dy="1.9" layer="1" roundness="100"/>
<circle x="-0.27" y="5.045" radius="0.38003125" width="0.127" layer="21"/>
<smd name="28" x="0.275" y="6.45" dx="0.33" dy="1.9" layer="1" roundness="100"/>
<smd name="27" x="0.825" y="6.45" dx="0.33" dy="1.9" layer="1" roundness="100"/>
<smd name="26" x="1.375" y="6.45" dx="0.33" dy="1.9" layer="1" roundness="100"/>
<smd name="25" x="1.925" y="6.45" dx="0.33" dy="1.9" layer="1" roundness="100"/>
<smd name="24" x="2.475" y="6.45" dx="0.33" dy="1.9" layer="1" roundness="100"/>
<smd name="23" x="3.025" y="6.45" dx="0.33" dy="1.9" layer="1" roundness="100"/>
<smd name="22" x="3.575" y="6.45" dx="0.33" dy="1.9" layer="1" roundness="100"/>
<smd name="8" x="-3.575" y="-6.45" dx="0.33" dy="1.9" layer="1" roundness="100" rot="R180"/>
<smd name="9" x="-3.025" y="-6.45" dx="0.33" dy="1.9" layer="1" roundness="100" rot="R180"/>
<smd name="10" x="-2.475" y="-6.45" dx="0.33" dy="1.9" layer="1" roundness="100" rot="R180"/>
<smd name="11" x="-1.925" y="-6.45" dx="0.33" dy="1.9" layer="1" roundness="100" rot="R180"/>
<smd name="12" x="-1.375" y="-6.45" dx="0.33" dy="1.9" layer="1" roundness="100" rot="R180"/>
<smd name="13" x="-0.825" y="-6.45" dx="0.33" dy="1.9" layer="1" roundness="100" rot="R180"/>
<smd name="14" x="-0.275" y="-6.45" dx="0.33" dy="1.9" layer="1" roundness="100" rot="R180"/>
<smd name="15" x="0.275" y="-6.45" dx="0.33" dy="1.9" layer="1" roundness="100" rot="R180"/>
<smd name="16" x="0.825" y="-6.45" dx="0.33" dy="1.9" layer="1" roundness="100" rot="R180"/>
<smd name="17" x="1.375" y="-6.45" dx="0.33" dy="1.9" layer="1" roundness="100" rot="R180"/>
<smd name="18" x="1.925" y="-6.45" dx="0.33" dy="1.9" layer="1" roundness="100" rot="R180"/>
<smd name="19" x="2.475" y="-6.45" dx="0.33" dy="1.9" layer="1" roundness="100" rot="R180"/>
<smd name="20" x="3.025" y="-6.45" dx="0.33" dy="1.9" layer="1" roundness="100" rot="R180"/>
<smd name="21" x="3.575" y="-6.45" dx="0.33" dy="1.9" layer="1" roundness="100" rot="R180"/>
<text x="-1.185" y="-3.33" size="1.27" layer="25" rot="R90">&gt;Name</text>
<text x="2.14" y="-3.385" size="1.27" layer="27" rot="R90">&gt;Value</text>
<rectangle x1="-3.71" y1="5.9" x2="-3.44" y2="6.75" layer="21"/>
<rectangle x1="-3.16" y1="5.9" x2="-2.89" y2="6.75" layer="21"/>
<rectangle x1="-2.61" y1="5.9" x2="-2.34" y2="6.75" layer="21"/>
<rectangle x1="-2.06" y1="5.9" x2="-1.79" y2="6.75" layer="21"/>
<rectangle x1="-1.51" y1="5.9" x2="-1.24" y2="6.75" layer="21"/>
<rectangle x1="-0.96" y1="5.9" x2="-0.69" y2="6.75" layer="21"/>
<rectangle x1="-0.41" y1="5.9" x2="-0.14" y2="6.75" layer="21"/>
<rectangle x1="0.14" y1="5.9" x2="0.41" y2="6.75" layer="21"/>
<rectangle x1="0.69" y1="5.9" x2="0.96" y2="6.75" layer="21"/>
<rectangle x1="1.24" y1="5.9" x2="1.51" y2="6.75" layer="21"/>
<rectangle x1="1.79" y1="5.9" x2="2.06" y2="6.75" layer="21"/>
<rectangle x1="2.34" y1="5.9" x2="2.61" y2="6.75" layer="21"/>
<rectangle x1="2.89" y1="5.9" x2="3.16" y2="6.75" layer="21"/>
<rectangle x1="3.44" y1="5.9" x2="3.71" y2="6.75" layer="21"/>
<rectangle x1="3.44" y1="-6.75" x2="3.71" y2="-5.9" layer="21"/>
<rectangle x1="2.89" y1="-6.75" x2="3.16" y2="-5.9" layer="21"/>
<rectangle x1="2.34" y1="-6.75" x2="2.61" y2="-5.9" layer="21"/>
<rectangle x1="1.79" y1="-6.75" x2="2.06" y2="-5.9" layer="21"/>
<rectangle x1="1.24" y1="-6.75" x2="1.51" y2="-5.9" layer="21"/>
<rectangle x1="0.69" y1="-6.75" x2="0.96" y2="-5.9" layer="21"/>
<rectangle x1="0.14" y1="-6.75" x2="0.41" y2="-5.9" layer="21"/>
<rectangle x1="-0.41" y1="-6.75" x2="-0.14" y2="-5.9" layer="21"/>
<rectangle x1="-0.96" y1="-6.75" x2="-0.69" y2="-5.9" layer="21"/>
<rectangle x1="-1.51" y1="-6.75" x2="-1.24" y2="-5.9" layer="21"/>
<rectangle x1="-2.06" y1="-6.75" x2="-1.79" y2="-5.9" layer="21"/>
<rectangle x1="-2.61" y1="-6.75" x2="-2.34" y2="-5.9" layer="21"/>
<rectangle x1="-3.16" y1="-6.75" x2="-2.89" y2="-5.9" layer="21"/>
<rectangle x1="-3.71" y1="-6.75" x2="-3.44" y2="-5.9" layer="21"/>
</package>
<package name="SOJ32-300MIL">
<description>&lt;b&gt;SOJ32-300mil&lt;/b&gt;&lt;p&gt;
32-pin small-outline J-lead</description>
<wire x1="-10.48" y1="-3.81" x2="-10.48" y2="-1" width="0.127" layer="21"/>
<wire x1="-10.48" y1="-1" x2="-10.48" y2="1" width="0.127" layer="21"/>
<wire x1="-10.48" y1="1" x2="-10.48" y2="3.81" width="0.127" layer="21"/>
<wire x1="-10.48" y1="3.81" x2="10.48" y2="3.81" width="0.127" layer="21"/>
<wire x1="10.48" y1="3.81" x2="10.48" y2="-3.81" width="0.127" layer="21"/>
<wire x1="10.48" y1="-3.81" x2="-10.48" y2="-3.81" width="0.127" layer="21"/>
<smd name="8" x="-0.635" y="-3.37" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="9" x="0.635" y="-3.37" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="7" x="-1.905" y="-3.37" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="6" x="-3.175" y="-3.37" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="5" x="-4.445" y="-3.37" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="4" x="-5.715" y="-3.37" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="3" x="-6.985" y="-3.37" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="2" x="-8.255" y="-3.37" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="1" x="-9.525" y="-3.37" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="10" x="1.905" y="-3.37" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="11" x="3.175" y="-3.37" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="12" x="4.445" y="-3.37" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="13" x="5.715" y="-3.37" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="14" x="6.985" y="-3.37" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="15" x="8.255" y="-3.37" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="16" x="9.525" y="-3.37" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="17" x="9.525" y="3.37" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<smd name="18" x="8.255" y="3.37" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<smd name="19" x="6.985" y="3.37" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<smd name="20" x="5.715" y="3.37" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<smd name="21" x="4.445" y="3.37" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<smd name="22" x="3.175" y="3.37" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<smd name="23" x="1.905" y="3.37" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<smd name="24" x="0.635" y="3.37" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<smd name="25" x="-0.635" y="3.37" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<smd name="26" x="-1.905" y="3.37" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<smd name="27" x="-3.175" y="3.37" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<smd name="28" x="-4.445" y="3.37" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<smd name="29" x="-5.715" y="3.37" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<smd name="30" x="-6.985" y="3.37" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<smd name="31" x="-8.255" y="3.37" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<smd name="32" x="-9.525" y="3.37" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<circle x="-9.09" y="-2.54" radius="0.901621875" width="0.127" layer="21"/>
<text x="-3.185" y="1.555" size="1.27" layer="25">&gt;Name</text>
<text x="-3.22" y="-1.86" size="1.27" layer="27">&gt;Value</text>
<wire x1="-10.48" y1="1" x2="-10.48" y2="-1" width="0.127" layer="21" curve="-180"/>
<rectangle x1="-9.775" y1="3.81" x2="-9.275" y2="4.26" layer="21"/>
<rectangle x1="-8.505" y1="3.81" x2="-8.005" y2="4.26" layer="21"/>
<rectangle x1="-7.235" y1="3.81" x2="-6.735" y2="4.26" layer="21"/>
<rectangle x1="-5.965" y1="3.81" x2="-5.465" y2="4.26" layer="21"/>
<rectangle x1="-4.695" y1="3.81" x2="-4.195" y2="4.26" layer="21"/>
<rectangle x1="-3.425" y1="3.81" x2="-2.925" y2="4.26" layer="21"/>
<rectangle x1="-2.155" y1="3.81" x2="-1.655" y2="4.26" layer="21"/>
<rectangle x1="-0.885" y1="3.81" x2="-0.385" y2="4.26" layer="21"/>
<rectangle x1="0.385" y1="3.81" x2="0.885" y2="4.26" layer="21"/>
<rectangle x1="1.655" y1="3.81" x2="2.155" y2="4.26" layer="21"/>
<rectangle x1="2.925" y1="3.81" x2="3.425" y2="4.26" layer="21"/>
<rectangle x1="4.195" y1="3.81" x2="4.695" y2="4.26" layer="21"/>
<rectangle x1="5.465" y1="3.81" x2="5.965" y2="4.26" layer="21"/>
<rectangle x1="6.735" y1="3.81" x2="7.235" y2="4.26" layer="21"/>
<rectangle x1="8.005" y1="3.81" x2="8.505" y2="4.26" layer="21"/>
<rectangle x1="9.275" y1="3.81" x2="9.775" y2="4.26" layer="21"/>
<rectangle x1="-9.775" y1="-4.26" x2="-9.275" y2="-3.81" layer="21" rot="R180"/>
<rectangle x1="-8.505" y1="-4.26" x2="-8.005" y2="-3.81" layer="21" rot="R180"/>
<rectangle x1="-7.235" y1="-4.26" x2="-6.735" y2="-3.81" layer="21" rot="R180"/>
<rectangle x1="-5.965" y1="-4.26" x2="-5.465" y2="-3.81" layer="21" rot="R180"/>
<rectangle x1="-4.695" y1="-4.26" x2="-4.195" y2="-3.81" layer="21" rot="R180"/>
<rectangle x1="-3.425" y1="-4.26" x2="-2.925" y2="-3.81" layer="21" rot="R180"/>
<rectangle x1="-2.155" y1="-4.26" x2="-1.655" y2="-3.81" layer="21" rot="R180"/>
<rectangle x1="-0.885" y1="-4.26" x2="-0.385" y2="-3.81" layer="21" rot="R180"/>
<rectangle x1="0.385" y1="-4.26" x2="0.885" y2="-3.81" layer="21" rot="R180"/>
<rectangle x1="1.655" y1="-4.26" x2="2.155" y2="-3.81" layer="21" rot="R180"/>
<rectangle x1="2.925" y1="-4.26" x2="3.425" y2="-3.81" layer="21" rot="R180"/>
<rectangle x1="4.195" y1="-4.26" x2="4.695" y2="-3.81" layer="21" rot="R180"/>
<rectangle x1="5.465" y1="-4.26" x2="5.965" y2="-3.81" layer="21" rot="R180"/>
<rectangle x1="6.735" y1="-4.26" x2="7.235" y2="-3.81" layer="21" rot="R180"/>
<rectangle x1="8.005" y1="-4.26" x2="8.505" y2="-3.81" layer="21" rot="R180"/>
<rectangle x1="9.275" y1="-4.26" x2="9.775" y2="-3.81" layer="21" rot="R180"/>
</package>
<package name="SOJ32-400MIL">
<description>&lt;b&gt;SOJ32-400mil&lt;/b&gt;&lt;p&gt;
32-pin small-outline J-lead</description>
<wire x1="-10.48" y1="-5.08" x2="-10.48" y2="-0.99" width="0.127" layer="21"/>
<wire x1="-10.48" y1="-0.99" x2="-10.48" y2="1.01" width="0.127" layer="21"/>
<wire x1="-10.48" y1="1.01" x2="-10.48" y2="5.08" width="0.127" layer="21"/>
<wire x1="-10.48" y1="5.08" x2="10.48" y2="5.08" width="0.127" layer="21"/>
<wire x1="10.48" y1="5.08" x2="10.48" y2="-5.08" width="0.127" layer="21"/>
<wire x1="10.48" y1="-5.08" x2="-10.48" y2="-5.08" width="0.127" layer="21"/>
<wire x1="-10.48" y1="1.01" x2="-10.48" y2="-0.99" width="0.127" layer="21" curve="-180"/>
<circle x="-9.21" y="-3.86" radius="0.901621875" width="0.127" layer="21"/>
<smd name="8" x="-0.635" y="-4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="9" x="0.635" y="-4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="1" x="-9.525" y="-4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="2" x="-8.255" y="-4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="3" x="-6.985" y="-4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="4" x="-5.715" y="-4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="5" x="-4.445" y="-4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="6" x="-3.175" y="-4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="7" x="-1.905" y="-4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="10" x="1.905" y="-4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="11" x="3.175" y="-4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="12" x="4.445" y="-4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="13" x="5.715" y="-4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="14" x="6.985" y="-4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="15" x="8.255" y="-4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="16" x="9.525" y="-4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="17" x="9.525" y="4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="18" x="8.255" y="4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="19" x="6.985" y="4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="20" x="5.715" y="4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="21" x="4.445" y="4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="22" x="3.175" y="4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="23" x="1.905" y="4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="24" x="0.635" y="4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="25" x="-0.635" y="4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="26" x="-1.905" y="4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="27" x="-3.175" y="4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="28" x="-4.445" y="4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="29" x="-5.715" y="4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="30" x="-6.985" y="4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="31" x="-8.255" y="4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="32" x="-9.525" y="4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<text x="-3.48" y="1.17" size="1.27" layer="25">&gt;Name</text>
<text x="-3.355" y="-2.095" size="1.27" layer="27">&gt;Value</text>
<rectangle x1="-9.775" y1="-5.58" x2="-9.275" y2="-5.08" layer="21"/>
<rectangle x1="-8.505" y1="-5.58" x2="-8.005" y2="-5.08" layer="21"/>
<rectangle x1="-7.235" y1="-5.58" x2="-6.735" y2="-5.08" layer="21"/>
<rectangle x1="-5.965" y1="-5.58" x2="-5.465" y2="-5.08" layer="21"/>
<rectangle x1="-4.695" y1="-5.58" x2="-4.195" y2="-5.08" layer="21"/>
<rectangle x1="-3.425" y1="-5.58" x2="-2.925" y2="-5.08" layer="21"/>
<rectangle x1="-2.155" y1="-5.58" x2="-1.655" y2="-5.08" layer="21"/>
<rectangle x1="-0.885" y1="-5.58" x2="-0.385" y2="-5.08" layer="21"/>
<rectangle x1="0.385" y1="-5.58" x2="0.885" y2="-5.08" layer="21"/>
<rectangle x1="1.655" y1="-5.58" x2="2.155" y2="-5.08" layer="21"/>
<rectangle x1="2.925" y1="-5.58" x2="3.425" y2="-5.08" layer="21"/>
<rectangle x1="4.195" y1="-5.58" x2="4.695" y2="-5.08" layer="21"/>
<rectangle x1="5.465" y1="-5.58" x2="5.965" y2="-5.08" layer="21"/>
<rectangle x1="6.735" y1="-5.58" x2="7.235" y2="-5.08" layer="21"/>
<rectangle x1="8.005" y1="-5.58" x2="8.505" y2="-5.08" layer="21"/>
<rectangle x1="9.275" y1="-5.58" x2="9.775" y2="-5.08" layer="21"/>
<rectangle x1="9.275" y1="5.08" x2="9.775" y2="5.58" layer="21"/>
<rectangle x1="8.005" y1="5.08" x2="8.505" y2="5.58" layer="21"/>
<rectangle x1="6.735" y1="5.08" x2="7.235" y2="5.58" layer="21"/>
<rectangle x1="5.465" y1="5.08" x2="5.965" y2="5.58" layer="21"/>
<rectangle x1="4.195" y1="5.08" x2="4.695" y2="5.58" layer="21"/>
<rectangle x1="2.925" y1="5.08" x2="3.425" y2="5.58" layer="21"/>
<rectangle x1="1.655" y1="5.08" x2="2.155" y2="5.58" layer="21"/>
<rectangle x1="0.385" y1="5.08" x2="0.885" y2="5.58" layer="21"/>
<rectangle x1="-0.885" y1="5.08" x2="-0.385" y2="5.58" layer="21"/>
<rectangle x1="-2.155" y1="5.08" x2="-1.655" y2="5.58" layer="21"/>
<rectangle x1="-3.425" y1="5.08" x2="-2.925" y2="5.58" layer="21"/>
<rectangle x1="-4.695" y1="5.08" x2="-4.195" y2="5.58" layer="21"/>
<rectangle x1="-5.965" y1="5.08" x2="-5.465" y2="5.58" layer="21"/>
<rectangle x1="-7.235" y1="5.08" x2="-6.735" y2="5.58" layer="21"/>
<rectangle x1="-8.505" y1="5.08" x2="-8.005" y2="5.58" layer="21"/>
<rectangle x1="-9.775" y1="5.08" x2="-9.275" y2="5.58" layer="21"/>
</package>
<package name="SOP32-450MIL">
<description>&lt;b&gt;SOP32-450mil&lt;/b&gt;&lt;p&gt;
32-pin small-outline package</description>
<wire x1="-10.48" y1="-5.715" x2="-10.48" y2="-0.99" width="0.127" layer="21"/>
<wire x1="-10.48" y1="-0.99" x2="-10.48" y2="1.01" width="0.127" layer="21"/>
<wire x1="-10.48" y1="1.01" x2="-10.48" y2="5.715" width="0.127" layer="21"/>
<wire x1="-10.48" y1="5.715" x2="10.48" y2="5.715" width="0.127" layer="21"/>
<wire x1="10.48" y1="5.715" x2="10.48" y2="-5.715" width="0.127" layer="21"/>
<wire x1="10.48" y1="-5.715" x2="-10.48" y2="-5.715" width="0.127" layer="21"/>
<circle x="-9.21" y="-3.86" radius="0.901621875" width="0.127" layer="21"/>
<smd name="8" x="-0.635" y="-6.59" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="9" x="0.635" y="-6.59" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="1" x="-9.525" y="-6.59" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="2" x="-8.255" y="-6.59" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="3" x="-6.985" y="-6.59" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="4" x="-5.715" y="-6.59" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="5" x="-4.445" y="-6.59" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="6" x="-3.175" y="-6.59" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="7" x="-1.905" y="-6.59" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="10" x="1.905" y="-6.59" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="11" x="3.175" y="-6.59" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="12" x="4.445" y="-6.59" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="13" x="5.715" y="-6.59" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="14" x="6.985" y="-6.59" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="15" x="8.255" y="-6.59" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="16" x="9.525" y="-6.59" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="17" x="9.525" y="6.59" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="18" x="8.255" y="6.59" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="19" x="6.985" y="6.59" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="20" x="5.715" y="6.59" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="21" x="4.445" y="6.59" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="22" x="3.175" y="6.59" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="23" x="1.905" y="6.59" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="24" x="0.635" y="6.59" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="25" x="-0.635" y="6.59" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="26" x="-1.905" y="6.59" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="27" x="-3.175" y="6.59" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="28" x="-4.445" y="6.59" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="29" x="-5.715" y="6.59" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="30" x="-6.985" y="6.59" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="31" x="-8.255" y="6.59" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="32" x="-9.525" y="6.59" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<text x="-3.48" y="1.17" size="1.27" layer="25">&gt;Name</text>
<text x="-3.355" y="-2.095" size="1.27" layer="27">&gt;Value</text>
<rectangle x1="-9.775" y1="-7.125" x2="-9.275" y2="-5.715" layer="21"/>
<rectangle x1="-8.505" y1="-7.125" x2="-8.005" y2="-5.715" layer="21"/>
<rectangle x1="-7.235" y1="-7.125" x2="-6.735" y2="-5.715" layer="21"/>
<rectangle x1="-5.965" y1="-7.125" x2="-5.465" y2="-5.715" layer="21"/>
<rectangle x1="-4.695" y1="-7.125" x2="-4.195" y2="-5.715" layer="21"/>
<rectangle x1="-3.425" y1="-7.125" x2="-2.925" y2="-5.715" layer="21"/>
<rectangle x1="-2.155" y1="-7.125" x2="-1.655" y2="-5.715" layer="21"/>
<rectangle x1="-0.885" y1="-7.125" x2="-0.385" y2="-5.715" layer="21"/>
<rectangle x1="0.385" y1="-7.125" x2="0.885" y2="-5.715" layer="21"/>
<rectangle x1="1.655" y1="-7.125" x2="2.155" y2="-5.715" layer="21"/>
<rectangle x1="2.925" y1="-7.125" x2="3.425" y2="-5.715" layer="21"/>
<rectangle x1="4.195" y1="-7.125" x2="4.695" y2="-5.715" layer="21"/>
<rectangle x1="5.465" y1="-7.125" x2="5.965" y2="-5.715" layer="21"/>
<rectangle x1="6.735" y1="-7.125" x2="7.235" y2="-5.715" layer="21"/>
<rectangle x1="8.005" y1="-7.125" x2="8.505" y2="-5.715" layer="21"/>
<rectangle x1="9.275" y1="-7.125" x2="9.775" y2="-5.715" layer="21"/>
<rectangle x1="9.275" y1="5.715" x2="9.775" y2="7.125" layer="21"/>
<rectangle x1="8.005" y1="5.715" x2="8.505" y2="7.125" layer="21"/>
<rectangle x1="6.735" y1="5.715" x2="7.235" y2="7.125" layer="21"/>
<rectangle x1="5.465" y1="5.715" x2="5.965" y2="7.125" layer="21"/>
<rectangle x1="4.195" y1="5.715" x2="4.695" y2="7.125" layer="21"/>
<rectangle x1="2.925" y1="5.715" x2="3.425" y2="7.125" layer="21"/>
<rectangle x1="1.655" y1="5.715" x2="2.155" y2="7.125" layer="21"/>
<rectangle x1="0.385" y1="5.715" x2="0.885" y2="7.125" layer="21"/>
<rectangle x1="-0.885" y1="5.715" x2="-0.385" y2="7.125" layer="21"/>
<rectangle x1="-2.155" y1="5.715" x2="-1.655" y2="7.125" layer="21"/>
<rectangle x1="-3.425" y1="5.715" x2="-2.925" y2="7.125" layer="21"/>
<rectangle x1="-4.695" y1="5.715" x2="-4.195" y2="7.125" layer="21"/>
<rectangle x1="-5.965" y1="5.715" x2="-5.465" y2="7.125" layer="21"/>
<rectangle x1="-7.235" y1="5.715" x2="-6.735" y2="7.125" layer="21"/>
<rectangle x1="-8.505" y1="5.715" x2="-8.005" y2="7.125" layer="21"/>
<rectangle x1="-9.775" y1="5.715" x2="-9.275" y2="7.125" layer="21"/>
</package>
<package name="SOJ36-400MIL">
<description>&lt;b&gt;SOJ36-400mil&lt;/b&gt;&lt;p&gt;
36-pin small-outline J-lead</description>
<wire x1="-11.75" y1="-5.08" x2="-11.75" y2="-1" width="0.127" layer="21"/>
<wire x1="-11.75" y1="-1" x2="-11.75" y2="1" width="0.127" layer="21"/>
<wire x1="-11.75" y1="1" x2="-11.75" y2="5.08" width="0.127" layer="21"/>
<wire x1="-11.75" y1="5.08" x2="11.75" y2="5.08" width="0.127" layer="21"/>
<wire x1="11.75" y1="5.08" x2="11.75" y2="-5.08" width="0.127" layer="21"/>
<wire x1="11.75" y1="-5.08" x2="-11.75" y2="-5.08" width="0.127" layer="21"/>
<wire x1="-11.75" y1="1" x2="-11.75" y2="-1" width="0.127" layer="21" curve="-180"/>
<circle x="-10.45" y="-3.725" radius="0.901621875" width="0.127" layer="21"/>
<smd name="1" x="-10.795" y="-4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="2" x="-9.525" y="-4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<rectangle x1="-11.045" y1="-5.59" x2="-10.545" y2="-5.08" layer="21"/>
<rectangle x1="-9.775" y1="-5.59" x2="-9.275" y2="-5.08" layer="21"/>
<smd name="3" x="-8.255" y="-4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<rectangle x1="-8.505" y1="-5.59" x2="-8.005" y2="-5.08" layer="21"/>
<smd name="4" x="-6.985" y="-4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<rectangle x1="-7.235" y1="-5.59" x2="-6.735" y2="-5.08" layer="21"/>
<smd name="5" x="-5.715" y="-4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<rectangle x1="-5.965" y1="-5.59" x2="-5.465" y2="-5.08" layer="21"/>
<smd name="6" x="-4.445" y="-4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<rectangle x1="-4.695" y1="-5.59" x2="-4.195" y2="-5.08" layer="21"/>
<smd name="7" x="-3.175" y="-4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<rectangle x1="-3.425" y1="-5.59" x2="-2.925" y2="-5.08" layer="21"/>
<smd name="8" x="-1.905" y="-4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<rectangle x1="-2.155" y1="-5.59" x2="-1.655" y2="-5.08" layer="21"/>
<smd name="9" x="-0.635" y="-4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<rectangle x1="-0.885" y1="-5.59" x2="-0.385" y2="-5.08" layer="21"/>
<smd name="10" x="0.635" y="-4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<rectangle x1="0.385" y1="-5.59" x2="0.885" y2="-5.08" layer="21"/>
<smd name="11" x="1.905" y="-4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<rectangle x1="1.655" y1="-5.59" x2="2.155" y2="-5.08" layer="21"/>
<smd name="12" x="3.175" y="-4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<rectangle x1="2.925" y1="-5.59" x2="3.425" y2="-5.08" layer="21"/>
<smd name="13" x="4.445" y="-4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<rectangle x1="4.195" y1="-5.59" x2="4.695" y2="-5.08" layer="21"/>
<smd name="14" x="5.715" y="-4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<rectangle x1="5.465" y1="-5.59" x2="5.965" y2="-5.08" layer="21"/>
<smd name="15" x="6.985" y="-4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<rectangle x1="6.735" y1="-5.59" x2="7.235" y2="-5.08" layer="21"/>
<smd name="16" x="8.255" y="-4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<rectangle x1="8.005" y1="-5.59" x2="8.505" y2="-5.08" layer="21"/>
<smd name="17" x="9.525" y="-4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<rectangle x1="9.275" y1="-5.59" x2="9.775" y2="-5.08" layer="21"/>
<smd name="18" x="10.795" y="-4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<rectangle x1="10.545" y1="-5.59" x2="11.045" y2="-5.08" layer="21"/>
<smd name="19" x="10.795" y="4.7" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<rectangle x1="10.545" y1="5.08" x2="11.045" y2="5.59" layer="21" rot="R180"/>
<smd name="20" x="9.525" y="4.7" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<rectangle x1="9.275" y1="5.08" x2="9.775" y2="5.59" layer="21" rot="R180"/>
<smd name="21" x="8.255" y="4.7" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<rectangle x1="8.005" y1="5.08" x2="8.505" y2="5.59" layer="21" rot="R180"/>
<smd name="22" x="6.985" y="4.7" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<rectangle x1="6.735" y1="5.08" x2="7.235" y2="5.59" layer="21" rot="R180"/>
<smd name="23" x="5.715" y="4.7" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<rectangle x1="5.465" y1="5.08" x2="5.965" y2="5.59" layer="21" rot="R180"/>
<smd name="24" x="4.445" y="4.7" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<rectangle x1="4.195" y1="5.08" x2="4.695" y2="5.59" layer="21" rot="R180"/>
<smd name="25" x="3.175" y="4.7" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<rectangle x1="2.925" y1="5.08" x2="3.425" y2="5.59" layer="21" rot="R180"/>
<smd name="26" x="1.905" y="4.7" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<rectangle x1="1.655" y1="5.08" x2="2.155" y2="5.59" layer="21" rot="R180"/>
<smd name="27" x="0.635" y="4.7" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<rectangle x1="0.385" y1="5.08" x2="0.885" y2="5.59" layer="21" rot="R180"/>
<smd name="28" x="-0.635" y="4.7" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<rectangle x1="-0.885" y1="5.08" x2="-0.385" y2="5.59" layer="21" rot="R180"/>
<smd name="29" x="-1.905" y="4.7" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<rectangle x1="-2.155" y1="5.08" x2="-1.655" y2="5.59" layer="21" rot="R180"/>
<smd name="30" x="-3.175" y="4.7" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<rectangle x1="-3.425" y1="5.08" x2="-2.925" y2="5.59" layer="21" rot="R180"/>
<smd name="31" x="-4.445" y="4.7" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<rectangle x1="-4.695" y1="5.08" x2="-4.195" y2="5.59" layer="21" rot="R180"/>
<smd name="32" x="-5.715" y="4.7" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<rectangle x1="-5.965" y1="5.08" x2="-5.465" y2="5.59" layer="21" rot="R180"/>
<smd name="33" x="-6.985" y="4.7" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<rectangle x1="-7.235" y1="5.08" x2="-6.735" y2="5.59" layer="21" rot="R180"/>
<smd name="34" x="-8.255" y="4.7" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<rectangle x1="-8.505" y1="5.08" x2="-8.005" y2="5.59" layer="21" rot="R180"/>
<smd name="35" x="-9.525" y="4.7" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<rectangle x1="-9.775" y1="5.08" x2="-9.275" y2="5.59" layer="21" rot="R180"/>
<smd name="36" x="-10.795" y="4.7" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<rectangle x1="-11.045" y1="5.08" x2="-10.545" y2="5.59" layer="21" rot="R180"/>
<text x="-3.28" y="1.285" size="1.27" layer="25">&gt;Name</text>
<text x="-3.3" y="-2.24" size="1.27" layer="27">&gt;Value</text>
</package>
<package name="SOJ44-400MIL">
<description>&lt;b&gt;SOJ44-400mil&lt;/b&gt;&lt;p&gt;
44-pin small-outline J-lead</description>
<wire x1="-14.285" y1="-5.08" x2="-14.285" y2="-1" width="0.127" layer="21"/>
<wire x1="-14.285" y1="-1" x2="-14.285" y2="1" width="0.127" layer="21"/>
<wire x1="-14.285" y1="1" x2="-14.285" y2="5.08" width="0.127" layer="21"/>
<wire x1="-14.285" y1="5.08" x2="14.285" y2="5.08" width="0.127" layer="21"/>
<wire x1="14.285" y1="5.08" x2="14.285" y2="-5.08" width="0.127" layer="21"/>
<wire x1="14.285" y1="-5.08" x2="-14.285" y2="-5.08" width="0.127" layer="21"/>
<wire x1="-14.285" y1="1" x2="-14.285" y2="-1" width="0.127" layer="21" curve="-180"/>
<circle x="-12.975" y="-3.815" radius="0.901621875" width="0.127" layer="21"/>
<smd name="1" x="-13.335" y="-4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<smd name="2" x="-12.065" y="-4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<rectangle x1="-13.585" y1="-5.59" x2="-13.085" y2="-5.08" layer="21"/>
<rectangle x1="-12.315" y1="-5.59" x2="-11.815" y2="-5.08" layer="21"/>
<smd name="3" x="-10.795" y="-4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<rectangle x1="-11.045" y1="-5.59" x2="-10.545" y2="-5.08" layer="21"/>
<smd name="4" x="-9.525" y="-4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<rectangle x1="-9.775" y1="-5.59" x2="-9.275" y2="-5.08" layer="21"/>
<smd name="5" x="-8.255" y="-4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<rectangle x1="-8.505" y1="-5.59" x2="-8.005" y2="-5.08" layer="21"/>
<smd name="6" x="-6.985" y="-4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<rectangle x1="-7.235" y1="-5.59" x2="-6.735" y2="-5.08" layer="21"/>
<smd name="7" x="-5.715" y="-4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<rectangle x1="-5.965" y1="-5.59" x2="-5.465" y2="-5.08" layer="21"/>
<smd name="8" x="-4.445" y="-4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<rectangle x1="-4.695" y1="-5.59" x2="-4.195" y2="-5.08" layer="21"/>
<smd name="9" x="-3.175" y="-4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<rectangle x1="-3.425" y1="-5.59" x2="-2.925" y2="-5.08" layer="21"/>
<smd name="10" x="-1.905" y="-4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<rectangle x1="-2.155" y1="-5.59" x2="-1.655" y2="-5.08" layer="21"/>
<smd name="11" x="-0.635" y="-4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<rectangle x1="-0.885" y1="-5.59" x2="-0.385" y2="-5.08" layer="21"/>
<smd name="12" x="0.635" y="-4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<rectangle x1="0.385" y1="-5.59" x2="0.885" y2="-5.08" layer="21"/>
<smd name="13" x="1.905" y="-4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<rectangle x1="1.655" y1="-5.59" x2="2.155" y2="-5.08" layer="21"/>
<smd name="14" x="3.175" y="-4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<rectangle x1="2.925" y1="-5.59" x2="3.425" y2="-5.08" layer="21"/>
<smd name="15" x="4.445" y="-4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<rectangle x1="4.195" y1="-5.59" x2="4.695" y2="-5.08" layer="21"/>
<smd name="16" x="5.715" y="-4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<rectangle x1="5.465" y1="-5.59" x2="5.965" y2="-5.08" layer="21"/>
<smd name="17" x="6.985" y="-4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<rectangle x1="6.735" y1="-5.59" x2="7.235" y2="-5.08" layer="21"/>
<smd name="18" x="8.255" y="-4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<rectangle x1="8.005" y1="-5.59" x2="8.505" y2="-5.08" layer="21"/>
<smd name="19" x="9.525" y="-4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<rectangle x1="9.275" y1="-5.59" x2="9.775" y2="-5.08" layer="21"/>
<smd name="20" x="10.795" y="-4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<rectangle x1="10.545" y1="-5.59" x2="11.045" y2="-5.08" layer="21"/>
<smd name="21" x="12.065" y="-4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<rectangle x1="11.815" y1="-5.59" x2="12.315" y2="-5.08" layer="21"/>
<smd name="22" x="13.335" y="-4.7" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<rectangle x1="13.085" y1="-5.59" x2="13.585" y2="-5.08" layer="21"/>
<smd name="23" x="13.335" y="4.7" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<rectangle x1="13.085" y1="5.08" x2="13.585" y2="5.59" layer="21" rot="R180"/>
<smd name="24" x="12.065" y="4.7" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<rectangle x1="11.815" y1="5.08" x2="12.315" y2="5.59" layer="21" rot="R180"/>
<smd name="25" x="10.795" y="4.7" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<rectangle x1="10.545" y1="5.08" x2="11.045" y2="5.59" layer="21" rot="R180"/>
<smd name="26" x="9.525" y="4.7" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<rectangle x1="9.275" y1="5.08" x2="9.775" y2="5.59" layer="21" rot="R180"/>
<smd name="27" x="8.255" y="4.7" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<rectangle x1="8.005" y1="5.08" x2="8.505" y2="5.59" layer="21" rot="R180"/>
<smd name="28" x="6.985" y="4.7" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<rectangle x1="6.735" y1="5.08" x2="7.235" y2="5.59" layer="21" rot="R180"/>
<smd name="29" x="5.715" y="4.7" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<rectangle x1="5.465" y1="5.08" x2="5.965" y2="5.59" layer="21" rot="R180"/>
<smd name="30" x="4.445" y="4.7" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<rectangle x1="4.195" y1="5.08" x2="4.695" y2="5.59" layer="21" rot="R180"/>
<smd name="31" x="3.175" y="4.7" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<rectangle x1="2.925" y1="5.08" x2="3.425" y2="5.59" layer="21" rot="R180"/>
<smd name="32" x="1.905" y="4.7" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<rectangle x1="1.655" y1="5.08" x2="2.155" y2="5.59" layer="21" rot="R180"/>
<smd name="33" x="0.635" y="4.7" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<rectangle x1="0.385" y1="5.08" x2="0.885" y2="5.59" layer="21" rot="R180"/>
<smd name="34" x="-0.635" y="4.7" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<rectangle x1="-0.885" y1="5.08" x2="-0.385" y2="5.59" layer="21" rot="R180"/>
<smd name="35" x="-1.905" y="4.7" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<rectangle x1="-2.155" y1="5.08" x2="-1.655" y2="5.59" layer="21" rot="R180"/>
<smd name="36" x="-3.175" y="4.7" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<rectangle x1="-3.425" y1="5.08" x2="-2.925" y2="5.59" layer="21" rot="R180"/>
<smd name="37" x="-4.445" y="4.7" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<rectangle x1="-4.695" y1="5.08" x2="-4.195" y2="5.59" layer="21" rot="R180"/>
<smd name="38" x="-5.715" y="4.7" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<rectangle x1="-5.965" y1="5.08" x2="-5.465" y2="5.59" layer="21" rot="R180"/>
<smd name="39" x="-6.985" y="4.7" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<rectangle x1="-7.235" y1="5.08" x2="-6.735" y2="5.59" layer="21" rot="R180"/>
<smd name="40" x="-8.255" y="4.7" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<rectangle x1="-8.505" y1="5.08" x2="-8.005" y2="5.59" layer="21" rot="R180"/>
<smd name="41" x="-9.525" y="4.7" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<rectangle x1="-9.775" y1="5.08" x2="-9.275" y2="5.59" layer="21" rot="R180"/>
<smd name="42" x="-10.795" y="4.7" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<rectangle x1="-11.045" y1="5.08" x2="-10.545" y2="5.59" layer="21" rot="R180"/>
<smd name="43" x="-12.065" y="4.7" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<rectangle x1="-12.315" y1="5.08" x2="-11.815" y2="5.59" layer="21" rot="R180"/>
<smd name="44" x="-13.335" y="4.7" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<rectangle x1="-13.585" y1="5.08" x2="-13.085" y2="5.59" layer="21" rot="R180"/>
<text x="-3.43" y="1.34" size="1.27" layer="25">&gt;Name</text>
<text x="-3.45" y="-2.17" size="1.27" layer="27">&gt;Value</text>
</package>
<package name="SOP28-330MIL">
<description>&lt;b&gt;SOP28-330mil&lt;/b&gt;&lt;p&gt;
28-pin small-outline package</description>
<wire x1="-9.08" y1="-4.2" x2="-9.08" y2="4.2" width="0.127" layer="21"/>
<wire x1="-9.08" y1="4.2" x2="9.08" y2="4.2" width="0.127" layer="21"/>
<wire x1="9.08" y1="4.2" x2="9.08" y2="-4.2" width="0.127" layer="21"/>
<wire x1="9.08" y1="-4.2" x2="-9.08" y2="-4.2" width="0.127" layer="21"/>
<circle x="-7.84" y="-2.935" radius="0.901621875" width="0.127" layer="21"/>
<smd name="1" x="-8.255" y="-5.415" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<rectangle x1="-8.505" y1="-6.045" x2="-8.005" y2="-4.195" layer="21"/>
<smd name="2" x="-6.985" y="-5.415" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<rectangle x1="-7.235" y1="-6.045" x2="-6.735" y2="-4.195" layer="21"/>
<smd name="3" x="-5.715" y="-5.415" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<rectangle x1="-5.965" y1="-6.045" x2="-5.465" y2="-4.195" layer="21"/>
<smd name="4" x="-4.445" y="-5.415" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<rectangle x1="-4.695" y1="-6.045" x2="-4.195" y2="-4.195" layer="21"/>
<smd name="5" x="-3.175" y="-5.415" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<rectangle x1="-3.425" y1="-6.045" x2="-2.925" y2="-4.195" layer="21"/>
<smd name="6" x="-1.905" y="-5.415" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<rectangle x1="-2.155" y1="-6.045" x2="-1.655" y2="-4.195" layer="21"/>
<smd name="7" x="-0.635" y="-5.415" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<rectangle x1="-0.885" y1="-6.045" x2="-0.385" y2="-4.195" layer="21"/>
<smd name="8" x="0.635" y="-5.415" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<rectangle x1="0.385" y1="-6.045" x2="0.885" y2="-4.195" layer="21"/>
<smd name="9" x="1.905" y="-5.415" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<rectangle x1="1.655" y1="-6.045" x2="2.155" y2="-4.195" layer="21"/>
<smd name="10" x="3.175" y="-5.415" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<rectangle x1="2.925" y1="-6.045" x2="3.425" y2="-4.195" layer="21"/>
<smd name="11" x="4.445" y="-5.415" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<rectangle x1="4.195" y1="-6.045" x2="4.695" y2="-4.195" layer="21"/>
<smd name="12" x="5.715" y="-5.415" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<rectangle x1="5.465" y1="-6.045" x2="5.965" y2="-4.195" layer="21"/>
<smd name="13" x="6.985" y="-5.415" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<rectangle x1="6.735" y1="-6.045" x2="7.235" y2="-4.195" layer="21"/>
<smd name="14" x="8.255" y="-5.415" dx="0.7" dy="1.9" layer="1" roundness="100"/>
<rectangle x1="8.005" y1="-6.045" x2="8.505" y2="-4.195" layer="21"/>
<smd name="15" x="8.255" y="5.415" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<rectangle x1="8.005" y1="4.195" x2="8.505" y2="6.045" layer="21" rot="R180"/>
<smd name="16" x="6.985" y="5.415" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<rectangle x1="6.735" y1="4.195" x2="7.235" y2="6.045" layer="21" rot="R180"/>
<smd name="17" x="5.715" y="5.415" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<rectangle x1="5.465" y1="4.195" x2="5.965" y2="6.045" layer="21" rot="R180"/>
<smd name="18" x="4.445" y="5.415" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<rectangle x1="4.195" y1="4.195" x2="4.695" y2="6.045" layer="21" rot="R180"/>
<smd name="19" x="3.175" y="5.415" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<rectangle x1="2.925" y1="4.195" x2="3.425" y2="6.045" layer="21" rot="R180"/>
<smd name="20" x="1.905" y="5.415" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<rectangle x1="1.655" y1="4.195" x2="2.155" y2="6.045" layer="21" rot="R180"/>
<smd name="21" x="0.635" y="5.415" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<rectangle x1="0.385" y1="4.195" x2="0.885" y2="6.045" layer="21" rot="R180"/>
<smd name="22" x="-0.635" y="5.415" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<rectangle x1="-0.885" y1="4.195" x2="-0.385" y2="6.045" layer="21" rot="R180"/>
<smd name="23" x="-1.905" y="5.415" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<rectangle x1="-2.155" y1="4.195" x2="-1.655" y2="6.045" layer="21" rot="R180"/>
<smd name="24" x="-3.175" y="5.415" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<rectangle x1="-3.425" y1="4.195" x2="-2.925" y2="6.045" layer="21" rot="R180"/>
<smd name="25" x="-4.445" y="5.415" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<rectangle x1="-4.695" y1="4.195" x2="-4.195" y2="6.045" layer="21" rot="R180"/>
<smd name="26" x="-5.715" y="5.415" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<rectangle x1="-5.965" y1="4.195" x2="-5.465" y2="6.045" layer="21" rot="R180"/>
<smd name="27" x="-6.985" y="5.415" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<rectangle x1="-7.235" y1="4.195" x2="-6.735" y2="6.045" layer="21" rot="R180"/>
<smd name="28" x="-8.255" y="5.415" dx="0.7" dy="1.9" layer="1" roundness="100" rot="R180"/>
<rectangle x1="-8.505" y1="4.195" x2="-8.005" y2="6.045" layer="21" rot="R180"/>
<text x="-3.46" y="1.495" size="1.27" layer="25">&gt;Name</text>
<text x="-3.435" y="-2.17" size="1.27" layer="27">&gt;Value</text>
</package>
<package name="TSOP-I-32-8X13.4MM">
<description>&lt;b&gt;TSOP-I-32&lt;/b&gt;&lt;p&gt;
32-pin thin small-outline package, Typ I</description>
<wire x1="-5.9" y1="-4" x2="-5.9" y2="-1" width="0.127" layer="21"/>
<wire x1="-5.9" y1="-1" x2="-5.9" y2="1" width="0.127" layer="21"/>
<wire x1="-5.9" y1="1" x2="-5.9" y2="4" width="0.127" layer="21"/>
<wire x1="-5.9" y1="4" x2="5.9" y2="4" width="0.127" layer="21"/>
<wire x1="5.9" y1="4" x2="5.9" y2="-4" width="0.127" layer="21"/>
<wire x1="5.9" y1="-4" x2="-5.9" y2="-4" width="0.127" layer="21"/>
<smd name="1" x="-6.5" y="3.75" dx="0.33" dy="1.4" layer="1" roundness="100" rot="R90"/>
<rectangle x1="-6.85" y1="3.615" x2="-5.9" y2="3.885" layer="21"/>
<smd name="2" x="-6.5" y="3.25" dx="0.33" dy="1.4" layer="1" roundness="100" rot="R90"/>
<rectangle x1="-6.85" y1="3.115" x2="-5.9" y2="3.385" layer="21"/>
<smd name="3" x="-6.5" y="2.75" dx="0.33" dy="1.4" layer="1" roundness="100" rot="R90"/>
<rectangle x1="-6.85" y1="2.615" x2="-5.9" y2="2.885" layer="21"/>
<smd name="4" x="-6.5" y="2.25" dx="0.33" dy="1.4" layer="1" roundness="100" rot="R90"/>
<rectangle x1="-6.85" y1="2.115" x2="-5.9" y2="2.385" layer="21"/>
<smd name="5" x="-6.5" y="1.75" dx="0.33" dy="1.4" layer="1" roundness="100" rot="R90"/>
<rectangle x1="-6.85" y1="1.615" x2="-5.9" y2="1.885" layer="21"/>
<smd name="6" x="-6.5" y="1.25" dx="0.33" dy="1.4" layer="1" roundness="100" rot="R90"/>
<rectangle x1="-6.85" y1="1.115" x2="-5.9" y2="1.385" layer="21"/>
<smd name="7" x="-6.5" y="0.75" dx="0.33" dy="1.4" layer="1" roundness="100" rot="R90"/>
<rectangle x1="-6.85" y1="0.615" x2="-5.9" y2="0.885" layer="21"/>
<smd name="8" x="-6.5" y="0.25" dx="0.33" dy="1.4" layer="1" roundness="100" rot="R90"/>
<rectangle x1="-6.85" y1="0.115" x2="-5.9" y2="0.385" layer="21"/>
<smd name="9" x="-6.5" y="-0.25" dx="0.33" dy="1.4" layer="1" roundness="100" rot="R90"/>
<rectangle x1="-6.85" y1="-0.385" x2="-5.9" y2="-0.115" layer="21"/>
<smd name="10" x="-6.5" y="-0.75" dx="0.33" dy="1.4" layer="1" roundness="100" rot="R90"/>
<rectangle x1="-6.85" y1="-0.885" x2="-5.9" y2="-0.615" layer="21"/>
<smd name="11" x="-6.5" y="-1.25" dx="0.33" dy="1.4" layer="1" roundness="100" rot="R90"/>
<rectangle x1="-6.85" y1="-1.385" x2="-5.9" y2="-1.115" layer="21"/>
<smd name="12" x="-6.5" y="-1.75" dx="0.33" dy="1.4" layer="1" roundness="100" rot="R90"/>
<rectangle x1="-6.85" y1="-1.885" x2="-5.9" y2="-1.615" layer="21"/>
<smd name="13" x="-6.5" y="-2.25" dx="0.33" dy="1.4" layer="1" roundness="100" rot="R90"/>
<rectangle x1="-6.85" y1="-2.385" x2="-5.9" y2="-2.115" layer="21"/>
<smd name="14" x="-6.5" y="-2.75" dx="0.33" dy="1.4" layer="1" roundness="100" rot="R90"/>
<rectangle x1="-6.85" y1="-2.885" x2="-5.9" y2="-2.615" layer="21"/>
<smd name="15" x="-6.5" y="-3.25" dx="0.33" dy="1.4" layer="1" roundness="100" rot="R90"/>
<rectangle x1="-6.85" y1="-3.385" x2="-5.9" y2="-3.115" layer="21"/>
<smd name="16" x="-6.5" y="-3.75" dx="0.33" dy="1.4" layer="1" roundness="100" rot="R90"/>
<rectangle x1="-6.85" y1="-3.885" x2="-5.9" y2="-3.615" layer="21"/>
<smd name="17" x="6.5" y="-3.75" dx="0.33" dy="1.4" layer="1" roundness="100" rot="R270"/>
<rectangle x1="5.9" y1="-3.885" x2="6.85" y2="-3.615" layer="21" rot="R180"/>
<smd name="18" x="6.5" y="-3.25" dx="0.33" dy="1.4" layer="1" roundness="100" rot="R270"/>
<rectangle x1="5.9" y1="-3.385" x2="6.85" y2="-3.115" layer="21" rot="R180"/>
<smd name="19" x="6.5" y="-2.75" dx="0.33" dy="1.4" layer="1" roundness="100" rot="R270"/>
<rectangle x1="5.9" y1="-2.885" x2="6.85" y2="-2.615" layer="21" rot="R180"/>
<smd name="20" x="6.5" y="-2.25" dx="0.33" dy="1.4" layer="1" roundness="100" rot="R270"/>
<rectangle x1="5.9" y1="-2.385" x2="6.85" y2="-2.115" layer="21" rot="R180"/>
<smd name="21" x="6.5" y="-1.75" dx="0.33" dy="1.4" layer="1" roundness="100" rot="R270"/>
<rectangle x1="5.9" y1="-1.885" x2="6.85" y2="-1.615" layer="21" rot="R180"/>
<smd name="22" x="6.5" y="-1.25" dx="0.33" dy="1.4" layer="1" roundness="100" rot="R270"/>
<rectangle x1="5.9" y1="-1.385" x2="6.85" y2="-1.115" layer="21" rot="R180"/>
<smd name="23" x="6.5" y="-0.75" dx="0.33" dy="1.4" layer="1" roundness="100" rot="R270"/>
<rectangle x1="5.9" y1="-0.885" x2="6.85" y2="-0.615" layer="21" rot="R180"/>
<smd name="24" x="6.5" y="-0.25" dx="0.33" dy="1.4" layer="1" roundness="100" rot="R270"/>
<rectangle x1="5.9" y1="-0.385" x2="6.85" y2="-0.115" layer="21" rot="R180"/>
<smd name="25" x="6.5" y="0.25" dx="0.33" dy="1.4" layer="1" roundness="100" rot="R270"/>
<rectangle x1="5.9" y1="0.115" x2="6.85" y2="0.385" layer="21" rot="R180"/>
<smd name="26" x="6.5" y="0.75" dx="0.33" dy="1.4" layer="1" roundness="100" rot="R270"/>
<rectangle x1="5.9" y1="0.615" x2="6.85" y2="0.885" layer="21" rot="R180"/>
<smd name="27" x="6.5" y="1.25" dx="0.33" dy="1.4" layer="1" roundness="100" rot="R270"/>
<rectangle x1="5.9" y1="1.115" x2="6.85" y2="1.385" layer="21" rot="R180"/>
<smd name="28" x="6.5" y="1.75" dx="0.33" dy="1.4" layer="1" roundness="100" rot="R270"/>
<rectangle x1="5.9" y1="1.615" x2="6.85" y2="1.885" layer="21" rot="R180"/>
<smd name="29" x="6.5" y="2.25" dx="0.33" dy="1.4" layer="1" roundness="100" rot="R270"/>
<rectangle x1="5.9" y1="2.115" x2="6.85" y2="2.385" layer="21" rot="R180"/>
<smd name="30" x="6.5" y="2.75" dx="0.33" dy="1.4" layer="1" roundness="100" rot="R270"/>
<rectangle x1="5.9" y1="2.615" x2="6.85" y2="2.885" layer="21" rot="R180"/>
<smd name="31" x="6.5" y="3.25" dx="0.33" dy="1.4" layer="1" roundness="100" rot="R270"/>
<rectangle x1="5.9" y1="3.115" x2="6.85" y2="3.385" layer="21" rot="R180"/>
<smd name="32" x="6.5" y="3.75" dx="0.33" dy="1.4" layer="1" roundness="100" rot="R270"/>
<rectangle x1="5.9" y1="3.615" x2="6.85" y2="3.885" layer="21" rot="R180"/>
<text x="-3.835" y="1.3" size="1.27" layer="25">&gt;Name</text>
<text x="-3.88" y="-2.07" size="1.27" layer="27">&gt;Value</text>
<wire x1="-5.9" y1="1" x2="-5.9" y2="-1" width="0.127" layer="21" curve="-180"/>
</package>
<package name="TSOP-I-32-8X20MM">
<description>&lt;b&gt;TSOP-I-32&lt;/b&gt;&lt;p&gt;
32-pin thin small-outline package, Typ I</description>
<wire x1="-9.2" y1="-4" x2="-9.2" y2="-1" width="0.127" layer="21"/>
<wire x1="-9.2" y1="-1" x2="-9.2" y2="1" width="0.127" layer="21"/>
<wire x1="-9.2" y1="1" x2="-9.2" y2="4" width="0.127" layer="21"/>
<wire x1="-9.2" y1="4" x2="9.2" y2="4" width="0.127" layer="21"/>
<wire x1="9.2" y1="4" x2="9.2" y2="-4" width="0.127" layer="21"/>
<wire x1="9.2" y1="-4" x2="-9.2" y2="-4" width="0.127" layer="21"/>
<smd name="1" x="-9.8" y="3.75" dx="0.33" dy="1.4" layer="1" roundness="100" rot="R90"/>
<rectangle x1="-10.15" y1="3.615" x2="-9.2" y2="3.885" layer="21"/>
<smd name="2" x="-9.8" y="3.25" dx="0.33" dy="1.4" layer="1" roundness="100" rot="R90"/>
<rectangle x1="-10.15" y1="3.115" x2="-9.2" y2="3.385" layer="21"/>
<smd name="3" x="-9.8" y="2.75" dx="0.33" dy="1.4" layer="1" roundness="100" rot="R90"/>
<rectangle x1="-10.15" y1="2.615" x2="-9.2" y2="2.885" layer="21"/>
<smd name="4" x="-9.8" y="2.25" dx="0.33" dy="1.4" layer="1" roundness="100" rot="R90"/>
<rectangle x1="-10.15" y1="2.115" x2="-9.2" y2="2.385" layer="21"/>
<smd name="5" x="-9.8" y="1.75" dx="0.33" dy="1.4" layer="1" roundness="100" rot="R90"/>
<rectangle x1="-10.15" y1="1.615" x2="-9.2" y2="1.885" layer="21"/>
<smd name="6" x="-9.8" y="1.25" dx="0.33" dy="1.4" layer="1" roundness="100" rot="R90"/>
<rectangle x1="-10.15" y1="1.115" x2="-9.2" y2="1.385" layer="21"/>
<smd name="7" x="-9.8" y="0.75" dx="0.33" dy="1.4" layer="1" roundness="100" rot="R90"/>
<rectangle x1="-10.15" y1="0.615" x2="-9.2" y2="0.885" layer="21"/>
<smd name="8" x="-9.8" y="0.25" dx="0.33" dy="1.4" layer="1" roundness="100" rot="R90"/>
<rectangle x1="-10.15" y1="0.115" x2="-9.2" y2="0.385" layer="21"/>
<smd name="9" x="-9.8" y="-0.25" dx="0.33" dy="1.4" layer="1" roundness="100" rot="R90"/>
<rectangle x1="-10.15" y1="-0.385" x2="-9.2" y2="-0.115" layer="21"/>
<smd name="10" x="-9.8" y="-0.75" dx="0.33" dy="1.4" layer="1" roundness="100" rot="R90"/>
<rectangle x1="-10.15" y1="-0.885" x2="-9.2" y2="-0.615" layer="21"/>
<smd name="11" x="-9.8" y="-1.25" dx="0.33" dy="1.4" layer="1" roundness="100" rot="R90"/>
<rectangle x1="-10.15" y1="-1.385" x2="-9.2" y2="-1.115" layer="21"/>
<smd name="12" x="-9.8" y="-1.75" dx="0.33" dy="1.4" layer="1" roundness="100" rot="R90"/>
<rectangle x1="-10.15" y1="-1.885" x2="-9.2" y2="-1.615" layer="21"/>
<smd name="13" x="-9.8" y="-2.25" dx="0.33" dy="1.4" layer="1" roundness="100" rot="R90"/>
<rectangle x1="-10.15" y1="-2.385" x2="-9.2" y2="-2.115" layer="21"/>
<smd name="14" x="-9.8" y="-2.75" dx="0.33" dy="1.4" layer="1" roundness="100" rot="R90"/>
<rectangle x1="-10.15" y1="-2.885" x2="-9.2" y2="-2.615" layer="21"/>
<smd name="15" x="-9.8" y="-3.25" dx="0.33" dy="1.4" layer="1" roundness="100" rot="R90"/>
<rectangle x1="-10.15" y1="-3.385" x2="-9.2" y2="-3.115" layer="21"/>
<smd name="16" x="-9.8" y="-3.75" dx="0.33" dy="1.4" layer="1" roundness="100" rot="R90"/>
<rectangle x1="-10.15" y1="-3.885" x2="-9.2" y2="-3.615" layer="21"/>
<smd name="17" x="9.8" y="-3.75" dx="0.33" dy="1.4" layer="1" roundness="100" rot="R270"/>
<rectangle x1="9.2" y1="-3.885" x2="10.15" y2="-3.615" layer="21" rot="R180"/>
<smd name="18" x="9.8" y="-3.25" dx="0.33" dy="1.4" layer="1" roundness="100" rot="R270"/>
<rectangle x1="9.2" y1="-3.385" x2="10.15" y2="-3.115" layer="21" rot="R180"/>
<smd name="19" x="9.8" y="-2.75" dx="0.33" dy="1.4" layer="1" roundness="100" rot="R270"/>
<rectangle x1="9.2" y1="-2.885" x2="10.15" y2="-2.615" layer="21" rot="R180"/>
<smd name="20" x="9.8" y="-2.25" dx="0.33" dy="1.4" layer="1" roundness="100" rot="R270"/>
<rectangle x1="9.2" y1="-2.385" x2="10.15" y2="-2.115" layer="21" rot="R180"/>
<smd name="21" x="9.8" y="-1.75" dx="0.33" dy="1.4" layer="1" roundness="100" rot="R270"/>
<rectangle x1="9.2" y1="-1.885" x2="10.15" y2="-1.615" layer="21" rot="R180"/>
<smd name="22" x="9.8" y="-1.25" dx="0.33" dy="1.4" layer="1" roundness="100" rot="R270"/>
<rectangle x1="9.2" y1="-1.385" x2="10.15" y2="-1.115" layer="21" rot="R180"/>
<smd name="23" x="9.8" y="-0.75" dx="0.33" dy="1.4" layer="1" roundness="100" rot="R270"/>
<rectangle x1="9.2" y1="-0.885" x2="10.15" y2="-0.615" layer="21" rot="R180"/>
<smd name="24" x="9.8" y="-0.25" dx="0.33" dy="1.4" layer="1" roundness="100" rot="R270"/>
<rectangle x1="9.2" y1="-0.385" x2="10.15" y2="-0.115" layer="21" rot="R180"/>
<smd name="25" x="9.8" y="0.25" dx="0.33" dy="1.4" layer="1" roundness="100" rot="R270"/>
<rectangle x1="9.2" y1="0.115" x2="10.15" y2="0.385" layer="21" rot="R180"/>
<smd name="26" x="9.8" y="0.75" dx="0.33" dy="1.4" layer="1" roundness="100" rot="R270"/>
<rectangle x1="9.2" y1="0.615" x2="10.15" y2="0.885" layer="21" rot="R180"/>
<smd name="27" x="9.8" y="1.25" dx="0.33" dy="1.4" layer="1" roundness="100" rot="R270"/>
<rectangle x1="9.2" y1="1.115" x2="10.15" y2="1.385" layer="21" rot="R180"/>
<smd name="28" x="9.8" y="1.75" dx="0.33" dy="1.4" layer="1" roundness="100" rot="R270"/>
<rectangle x1="9.2" y1="1.615" x2="10.15" y2="1.885" layer="21" rot="R180"/>
<smd name="29" x="9.8" y="2.25" dx="0.33" dy="1.4" layer="1" roundness="100" rot="R270"/>
<rectangle x1="9.2" y1="2.115" x2="10.15" y2="2.385" layer="21" rot="R180"/>
<smd name="30" x="9.8" y="2.75" dx="0.33" dy="1.4" layer="1" roundness="100" rot="R270"/>
<rectangle x1="9.2" y1="2.615" x2="10.15" y2="2.885" layer="21" rot="R180"/>
<smd name="31" x="9.8" y="3.25" dx="0.33" dy="1.4" layer="1" roundness="100" rot="R270"/>
<rectangle x1="9.2" y1="3.115" x2="10.15" y2="3.385" layer="21" rot="R180"/>
<smd name="32" x="9.8" y="3.75" dx="0.33" dy="1.4" layer="1" roundness="100" rot="R270"/>
<rectangle x1="9.2" y1="3.615" x2="10.15" y2="3.885" layer="21" rot="R180"/>
<text x="-3.835" y="1.3" size="1.27" layer="25">&gt;Name</text>
<text x="-3.88" y="-2.07" size="1.27" layer="27">&gt;Value</text>
<wire x1="-9.2" y1="1" x2="-9.2" y2="-1" width="0.127" layer="21" curve="-180"/>
</package>
<package name="TSOP-II-32">
<description>&lt;b&gt;TSOP-II-32&lt;/b&gt;&lt;p&gt;
32-pin thin small-outline package, Typ II</description>
<wire x1="-10.45" y1="-5.08" x2="-10.45" y2="5.08" width="0.127" layer="21"/>
<wire x1="-10.45" y1="5.08" x2="10.45" y2="5.08" width="0.127" layer="21"/>
<wire x1="10.45" y1="5.08" x2="10.45" y2="-5.08" width="0.127" layer="21"/>
<wire x1="10.45" y1="-5.08" x2="-10.45" y2="-5.08" width="0.127" layer="21"/>
<rectangle x1="-9.785" y1="-5.98" x2="-9.265" y2="-5.08" layer="21"/>
<smd name="1" x="-9.525" y="-5.68" dx="0.7" dy="1.6" layer="1" roundness="100"/>
<rectangle x1="-8.515" y1="-5.98" x2="-7.995" y2="-5.08" layer="21"/>
<smd name="2" x="-8.255" y="-5.68" dx="0.7" dy="1.6" layer="1" roundness="100"/>
<rectangle x1="-7.245" y1="-5.98" x2="-6.725" y2="-5.08" layer="21"/>
<smd name="3" x="-6.985" y="-5.68" dx="0.7" dy="1.6" layer="1" roundness="100"/>
<rectangle x1="-5.975" y1="-5.98" x2="-5.455" y2="-5.08" layer="21"/>
<smd name="4" x="-5.715" y="-5.68" dx="0.7" dy="1.6" layer="1" roundness="100"/>
<rectangle x1="-4.705" y1="-5.98" x2="-4.185" y2="-5.08" layer="21"/>
<smd name="5" x="-4.445" y="-5.68" dx="0.7" dy="1.6" layer="1" roundness="100"/>
<rectangle x1="-3.435" y1="-5.98" x2="-2.915" y2="-5.08" layer="21"/>
<smd name="6" x="-3.175" y="-5.68" dx="0.7" dy="1.6" layer="1" roundness="100"/>
<rectangle x1="-2.165" y1="-5.98" x2="-1.645" y2="-5.08" layer="21"/>
<smd name="7" x="-1.905" y="-5.68" dx="0.7" dy="1.6" layer="1" roundness="100"/>
<rectangle x1="-0.895" y1="-5.98" x2="-0.375" y2="-5.08" layer="21"/>
<smd name="8" x="-0.635" y="-5.68" dx="0.7" dy="1.6" layer="1" roundness="100"/>
<rectangle x1="0.375" y1="-5.98" x2="0.895" y2="-5.08" layer="21"/>
<smd name="9" x="0.635" y="-5.68" dx="0.7" dy="1.6" layer="1" roundness="100"/>
<rectangle x1="1.645" y1="-5.98" x2="2.165" y2="-5.08" layer="21"/>
<smd name="10" x="1.905" y="-5.68" dx="0.7" dy="1.6" layer="1" roundness="100"/>
<rectangle x1="2.915" y1="-5.98" x2="3.435" y2="-5.08" layer="21"/>
<smd name="11" x="3.175" y="-5.68" dx="0.7" dy="1.6" layer="1" roundness="100"/>
<rectangle x1="4.185" y1="-5.98" x2="4.705" y2="-5.08" layer="21"/>
<smd name="12" x="4.445" y="-5.68" dx="0.7" dy="1.6" layer="1" roundness="100"/>
<rectangle x1="5.455" y1="-5.98" x2="5.975" y2="-5.08" layer="21"/>
<smd name="13" x="5.715" y="-5.68" dx="0.7" dy="1.6" layer="1" roundness="100"/>
<rectangle x1="6.725" y1="-5.98" x2="7.245" y2="-5.08" layer="21"/>
<smd name="14" x="6.985" y="-5.68" dx="0.7" dy="1.6" layer="1" roundness="100"/>
<rectangle x1="7.995" y1="-5.98" x2="8.515" y2="-5.08" layer="21"/>
<smd name="15" x="8.255" y="-5.68" dx="0.7" dy="1.6" layer="1" roundness="100"/>
<rectangle x1="9.265" y1="-5.98" x2="9.785" y2="-5.08" layer="21"/>
<smd name="16" x="9.525" y="-5.68" dx="0.7" dy="1.6" layer="1" roundness="100"/>
<rectangle x1="9.265" y1="5.08" x2="9.785" y2="5.98" layer="21" rot="R180"/>
<smd name="17" x="9.525" y="5.68" dx="0.7" dy="1.6" layer="1" roundness="100" rot="R180"/>
<rectangle x1="7.995" y1="5.08" x2="8.515" y2="5.98" layer="21" rot="R180"/>
<smd name="18" x="8.255" y="5.68" dx="0.7" dy="1.6" layer="1" roundness="100" rot="R180"/>
<rectangle x1="6.725" y1="5.08" x2="7.245" y2="5.98" layer="21" rot="R180"/>
<smd name="19" x="6.985" y="5.68" dx="0.7" dy="1.6" layer="1" roundness="100" rot="R180"/>
<rectangle x1="5.455" y1="5.08" x2="5.975" y2="5.98" layer="21" rot="R180"/>
<smd name="20" x="5.715" y="5.68" dx="0.7" dy="1.6" layer="1" roundness="100" rot="R180"/>
<rectangle x1="4.185" y1="5.08" x2="4.705" y2="5.98" layer="21" rot="R180"/>
<smd name="21" x="4.445" y="5.68" dx="0.7" dy="1.6" layer="1" roundness="100" rot="R180"/>
<rectangle x1="2.915" y1="5.08" x2="3.435" y2="5.98" layer="21" rot="R180"/>
<smd name="22" x="3.175" y="5.68" dx="0.7" dy="1.6" layer="1" roundness="100" rot="R180"/>
<rectangle x1="1.645" y1="5.08" x2="2.165" y2="5.98" layer="21" rot="R180"/>
<smd name="23" x="1.905" y="5.68" dx="0.7" dy="1.6" layer="1" roundness="100" rot="R180"/>
<rectangle x1="0.375" y1="5.08" x2="0.895" y2="5.98" layer="21" rot="R180"/>
<smd name="24" x="0.635" y="5.68" dx="0.7" dy="1.6" layer="1" roundness="100" rot="R180"/>
<rectangle x1="-0.895" y1="5.08" x2="-0.375" y2="5.98" layer="21" rot="R180"/>
<smd name="25" x="-0.635" y="5.68" dx="0.7" dy="1.6" layer="1" roundness="100" rot="R180"/>
<rectangle x1="-2.165" y1="5.08" x2="-1.645" y2="5.98" layer="21" rot="R180"/>
<smd name="26" x="-1.905" y="5.68" dx="0.7" dy="1.6" layer="1" roundness="100" rot="R180"/>
<rectangle x1="-3.435" y1="5.08" x2="-2.915" y2="5.98" layer="21" rot="R180"/>
<smd name="27" x="-3.175" y="5.68" dx="0.7" dy="1.6" layer="1" roundness="100" rot="R180"/>
<rectangle x1="-4.705" y1="5.08" x2="-4.185" y2="5.98" layer="21" rot="R180"/>
<smd name="28" x="-4.445" y="5.68" dx="0.7" dy="1.6" layer="1" roundness="100" rot="R180"/>
<rectangle x1="-5.975" y1="5.08" x2="-5.455" y2="5.98" layer="21" rot="R180"/>
<smd name="29" x="-5.715" y="5.68" dx="0.7" dy="1.6" layer="1" roundness="100" rot="R180"/>
<rectangle x1="-7.245" y1="5.08" x2="-6.725" y2="5.98" layer="21" rot="R180"/>
<smd name="30" x="-6.985" y="5.68" dx="0.7" dy="1.6" layer="1" roundness="100" rot="R180"/>
<rectangle x1="-8.515" y1="5.08" x2="-7.995" y2="5.98" layer="21" rot="R180"/>
<smd name="31" x="-8.255" y="5.68" dx="0.7" dy="1.6" layer="1" roundness="100" rot="R180"/>
<rectangle x1="-9.785" y1="5.08" x2="-9.265" y2="5.98" layer="21" rot="R180"/>
<smd name="32" x="-9.525" y="5.68" dx="0.7" dy="1.6" layer="1" roundness="100" rot="R180"/>
<circle x="-9.135" y="-3.735" radius="0.901621875" width="0.127" layer="21"/>
<text x="-3.85" y="1.345" size="1.27" layer="25">&gt;Name</text>
<text x="-3.905" y="-2.135" size="1.27" layer="27">&gt;Value</text>
</package>
<package name="TSOP-II-44">
<description>&lt;b&gt;TSOP-II-44&lt;/b&gt;&lt;p&gt;
44-pin thin small-outline package, Typ II</description>
<wire x1="-9.2" y1="-5.08" x2="-9.2" y2="5.08" width="0.127" layer="21"/>
<wire x1="-9.2" y1="5.08" x2="9.2" y2="5.08" width="0.127" layer="21"/>
<wire x1="9.2" y1="5.08" x2="9.2" y2="-5.08" width="0.127" layer="21"/>
<wire x1="9.2" y1="-5.08" x2="-9.2" y2="-5.08" width="0.127" layer="21"/>
<circle x="-7.885" y="-3.835" radius="0.901621875" width="0.127" layer="21"/>
<rectangle x1="-8.625" y1="-5.98" x2="-8.175" y2="-5.08" layer="21"/>
<smd name="1" x="-8.4" y="-5.68" dx="0.55" dy="1.6" layer="1" roundness="100"/>
<rectangle x1="-7.825" y1="-5.98" x2="-7.375" y2="-5.08" layer="21"/>
<smd name="2" x="-7.6" y="-5.68" dx="0.55" dy="1.6" layer="1" roundness="100"/>
<rectangle x1="-7.025" y1="-5.98" x2="-6.575" y2="-5.08" layer="21"/>
<smd name="3" x="-6.8" y="-5.68" dx="0.55" dy="1.6" layer="1" roundness="100"/>
<rectangle x1="-6.225" y1="-5.98" x2="-5.775" y2="-5.08" layer="21"/>
<smd name="4" x="-6" y="-5.68" dx="0.55" dy="1.6" layer="1" roundness="100"/>
<rectangle x1="-5.425" y1="-5.98" x2="-4.975" y2="-5.08" layer="21"/>
<smd name="5" x="-5.2" y="-5.68" dx="0.55" dy="1.6" layer="1" roundness="100"/>
<rectangle x1="-4.625" y1="-5.98" x2="-4.175" y2="-5.08" layer="21"/>
<smd name="6" x="-4.4" y="-5.68" dx="0.55" dy="1.6" layer="1" roundness="100"/>
<rectangle x1="-3.825" y1="-5.98" x2="-3.375" y2="-5.08" layer="21"/>
<smd name="7" x="-3.6" y="-5.68" dx="0.55" dy="1.6" layer="1" roundness="100"/>
<rectangle x1="-3.025" y1="-5.98" x2="-2.575" y2="-5.08" layer="21"/>
<smd name="8" x="-2.8" y="-5.68" dx="0.55" dy="1.6" layer="1" roundness="100"/>
<rectangle x1="-2.225" y1="-5.98" x2="-1.775" y2="-5.08" layer="21"/>
<smd name="9" x="-2" y="-5.68" dx="0.55" dy="1.6" layer="1" roundness="100"/>
<rectangle x1="-1.425" y1="-5.98" x2="-0.975" y2="-5.08" layer="21"/>
<smd name="10" x="-1.2" y="-5.68" dx="0.55" dy="1.6" layer="1" roundness="100"/>
<rectangle x1="-0.625" y1="-5.98" x2="-0.175" y2="-5.08" layer="21"/>
<smd name="11" x="-0.4" y="-5.68" dx="0.55" dy="1.6" layer="1" roundness="100"/>
<rectangle x1="0.175" y1="-5.98" x2="0.625" y2="-5.08" layer="21"/>
<smd name="12" x="0.4" y="-5.68" dx="0.55" dy="1.6" layer="1" roundness="100"/>
<rectangle x1="0.975" y1="-5.98" x2="1.425" y2="-5.08" layer="21"/>
<smd name="13" x="1.2" y="-5.68" dx="0.55" dy="1.6" layer="1" roundness="100"/>
<rectangle x1="1.775" y1="-5.98" x2="2.225" y2="-5.08" layer="21"/>
<smd name="14" x="2" y="-5.68" dx="0.55" dy="1.6" layer="1" roundness="100"/>
<rectangle x1="2.575" y1="-5.98" x2="3.025" y2="-5.08" layer="21"/>
<smd name="15" x="2.8" y="-5.68" dx="0.55" dy="1.6" layer="1" roundness="100"/>
<rectangle x1="3.375" y1="-5.98" x2="3.825" y2="-5.08" layer="21"/>
<smd name="16" x="3.6" y="-5.68" dx="0.55" dy="1.6" layer="1" roundness="100"/>
<rectangle x1="4.175" y1="-5.98" x2="4.625" y2="-5.08" layer="21"/>
<smd name="17" x="4.4" y="-5.68" dx="0.55" dy="1.6" layer="1" roundness="100"/>
<rectangle x1="4.975" y1="-5.98" x2="5.425" y2="-5.08" layer="21"/>
<smd name="18" x="5.2" y="-5.68" dx="0.55" dy="1.6" layer="1" roundness="100"/>
<rectangle x1="5.775" y1="-5.98" x2="6.225" y2="-5.08" layer="21"/>
<smd name="19" x="6" y="-5.68" dx="0.55" dy="1.6" layer="1" roundness="100"/>
<rectangle x1="6.575" y1="-5.98" x2="7.025" y2="-5.08" layer="21"/>
<smd name="20" x="6.8" y="-5.68" dx="0.55" dy="1.6" layer="1" roundness="100"/>
<rectangle x1="7.375" y1="-5.98" x2="7.825" y2="-5.08" layer="21"/>
<smd name="21" x="7.6" y="-5.68" dx="0.55" dy="1.6" layer="1" roundness="100"/>
<rectangle x1="8.175" y1="-5.98" x2="8.625" y2="-5.08" layer="21"/>
<smd name="22" x="8.4" y="-5.68" dx="0.55" dy="1.6" layer="1" roundness="100"/>
<rectangle x1="8.175" y1="5.08" x2="8.625" y2="5.98" layer="21" rot="R180"/>
<smd name="23" x="8.4" y="5.68" dx="0.55" dy="1.6" layer="1" roundness="100" rot="R180"/>
<rectangle x1="7.375" y1="5.08" x2="7.825" y2="5.98" layer="21" rot="R180"/>
<smd name="24" x="7.6" y="5.68" dx="0.55" dy="1.6" layer="1" roundness="100" rot="R180"/>
<rectangle x1="6.575" y1="5.08" x2="7.025" y2="5.98" layer="21" rot="R180"/>
<smd name="25" x="6.8" y="5.68" dx="0.55" dy="1.6" layer="1" roundness="100" rot="R180"/>
<rectangle x1="5.775" y1="5.08" x2="6.225" y2="5.98" layer="21" rot="R180"/>
<smd name="26" x="6" y="5.68" dx="0.55" dy="1.6" layer="1" roundness="100" rot="R180"/>
<rectangle x1="4.975" y1="5.08" x2="5.425" y2="5.98" layer="21" rot="R180"/>
<smd name="27" x="5.2" y="5.68" dx="0.55" dy="1.6" layer="1" roundness="100" rot="R180"/>
<rectangle x1="4.175" y1="5.08" x2="4.625" y2="5.98" layer="21" rot="R180"/>
<smd name="28" x="4.4" y="5.68" dx="0.55" dy="1.6" layer="1" roundness="100" rot="R180"/>
<rectangle x1="3.375" y1="5.08" x2="3.825" y2="5.98" layer="21" rot="R180"/>
<smd name="29" x="3.6" y="5.68" dx="0.55" dy="1.6" layer="1" roundness="100" rot="R180"/>
<rectangle x1="2.575" y1="5.08" x2="3.025" y2="5.98" layer="21" rot="R180"/>
<smd name="30" x="2.8" y="5.68" dx="0.55" dy="1.6" layer="1" roundness="100" rot="R180"/>
<rectangle x1="1.775" y1="5.08" x2="2.225" y2="5.98" layer="21" rot="R180"/>
<smd name="31" x="2" y="5.68" dx="0.55" dy="1.6" layer="1" roundness="100" rot="R180"/>
<rectangle x1="0.975" y1="5.08" x2="1.425" y2="5.98" layer="21" rot="R180"/>
<smd name="32" x="1.2" y="5.68" dx="0.55" dy="1.6" layer="1" roundness="100" rot="R180"/>
<rectangle x1="0.175" y1="5.08" x2="0.625" y2="5.98" layer="21" rot="R180"/>
<smd name="33" x="0.4" y="5.68" dx="0.55" dy="1.6" layer="1" roundness="100" rot="R180"/>
<rectangle x1="-0.625" y1="5.08" x2="-0.175" y2="5.98" layer="21" rot="R180"/>
<smd name="34" x="-0.4" y="5.68" dx="0.55" dy="1.6" layer="1" roundness="100" rot="R180"/>
<rectangle x1="-1.425" y1="5.08" x2="-0.975" y2="5.98" layer="21" rot="R180"/>
<smd name="35" x="-1.2" y="5.68" dx="0.55" dy="1.6" layer="1" roundness="100" rot="R180"/>
<rectangle x1="-2.225" y1="5.08" x2="-1.775" y2="5.98" layer="21" rot="R180"/>
<smd name="36" x="-2" y="5.68" dx="0.55" dy="1.6" layer="1" roundness="100" rot="R180"/>
<rectangle x1="-3.025" y1="5.08" x2="-2.575" y2="5.98" layer="21" rot="R180"/>
<smd name="37" x="-2.8" y="5.68" dx="0.55" dy="1.6" layer="1" roundness="100" rot="R180"/>
<rectangle x1="-3.825" y1="5.08" x2="-3.375" y2="5.98" layer="21" rot="R180"/>
<smd name="38" x="-3.6" y="5.68" dx="0.55" dy="1.6" layer="1" roundness="100" rot="R180"/>
<rectangle x1="-4.625" y1="5.08" x2="-4.175" y2="5.98" layer="21" rot="R180"/>
<smd name="39" x="-4.4" y="5.68" dx="0.55" dy="1.6" layer="1" roundness="100" rot="R180"/>
<rectangle x1="-5.425" y1="5.08" x2="-4.975" y2="5.98" layer="21" rot="R180"/>
<smd name="40" x="-5.2" y="5.68" dx="0.55" dy="1.6" layer="1" roundness="100" rot="R180"/>
<rectangle x1="-6.225" y1="5.08" x2="-5.775" y2="5.98" layer="21" rot="R180"/>
<smd name="41" x="-6" y="5.68" dx="0.55" dy="1.6" layer="1" roundness="100" rot="R180"/>
<rectangle x1="-7.025" y1="5.08" x2="-6.575" y2="5.98" layer="21" rot="R180"/>
<smd name="42" x="-6.8" y="5.68" dx="0.55" dy="1.6" layer="1" roundness="100" rot="R180"/>
<rectangle x1="-7.825" y1="5.08" x2="-7.375" y2="5.98" layer="21" rot="R180"/>
<smd name="43" x="-7.6" y="5.68" dx="0.55" dy="1.6" layer="1" roundness="100" rot="R180"/>
<rectangle x1="-8.625" y1="5.08" x2="-8.175" y2="5.98" layer="21" rot="R180"/>
<smd name="44" x="-8.4" y="5.68" dx="0.55" dy="1.6" layer="1" roundness="100" rot="R180"/>
<text x="-3.75" y="1.45" size="1.27" layer="25">&gt;Name</text>
<text x="-4.005" y="-2.335" size="1.27" layer="27">&gt;Value</text>
</package>
<package name="TFBGA48_9X11">
<description>&lt;b&gt;TFBGA48&lt;/b&gt;&lt;p&gt;
9 x 11 mm, 6 x 8-pin thin  0.75 mm pitch ball grid array package</description>
<wire x1="-4.5" y1="-5.5" x2="-4.5" y2="5.5" width="0.127" layer="21"/>
<wire x1="-4.5" y1="5.5" x2="4.5" y2="5.5" width="0.127" layer="21"/>
<wire x1="4.5" y1="5.5" x2="4.5" y2="-5.5" width="0.127" layer="21"/>
<wire x1="4.5" y1="-5.5" x2="-4.5" y2="-5.5" width="0.127" layer="21"/>
<polygon width="0.127" layer="21">
<vertex x="-4.5" y="5.5"/>
<vertex x="-2.5" y="5.5"/>
<vertex x="-4.5" y="3.5"/>
</polygon>
<smd name="A1" x="-1.875" y="2.625" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="A2" x="-1.125" y="2.625" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="A3" x="-0.375" y="2.625" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="A4" x="0.375" y="2.625" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="A5" x="1.125" y="2.625" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="A6" x="1.875" y="2.625" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="B1" x="-1.875" y="1.875" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="B2" x="-1.125" y="1.875" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="B3" x="-0.375" y="1.875" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="B4" x="0.375" y="1.875" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="B5" x="1.125" y="1.875" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="B6" x="1.875" y="1.875" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="C1" x="-1.875" y="1.125" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="C2" x="-1.125" y="1.125" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="C3" x="-0.375" y="1.125" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="C4" x="0.375" y="1.125" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="C5" x="1.125" y="1.125" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="C6" x="1.875" y="1.125" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="D1" x="-1.875" y="0.375" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="D2" x="-1.125" y="0.375" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="D3" x="-0.375" y="0.375" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="D4" x="0.375" y="0.375" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="D5" x="1.125" y="0.375" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="D6" x="1.875" y="0.375" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="E1" x="-1.875" y="-0.375" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="E2" x="-1.125" y="-0.375" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="E3" x="-0.375" y="-0.375" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="E4" x="0.375" y="-0.375" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="E5" x="1.125" y="-0.375" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="E6" x="1.875" y="-0.375" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="F1" x="-1.875" y="-1.125" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="F2" x="-1.125" y="-1.125" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="F3" x="-0.375" y="-1.125" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="F4" x="0.375" y="-1.125" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="F5" x="1.125" y="-1.125" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="F6" x="1.875" y="-1.125" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="G1" x="-1.875" y="-1.875" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="G2" x="-1.125" y="-1.875" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="G3" x="-0.375" y="-1.875" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="G4" x="0.375" y="-1.875" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="G5" x="1.125" y="-1.875" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="G6" x="1.875" y="-1.875" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="H1" x="-1.875" y="-2.625" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="H2" x="-1.125" y="-2.625" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="H3" x="-0.375" y="-2.625" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="H4" x="0.375" y="-2.625" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="H5" x="1.125" y="-2.625" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="H6" x="1.875" y="-2.625" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<text x="-4.45" y="6.76" size="1.27" layer="25">&gt;Name</text>
<text x="-4.495" y="-7.23" size="1.27" layer="27">&gt;Value</text>
</package>
<package name="TFBGA48_6X8">
<description>&lt;b&gt;TFBGA48&lt;/b&gt;&lt;p&gt;
6 x 8 mm, 6 x 8-pin thin  0.75 mm pitch ball grid array package</description>
<wire x1="-3" y1="-4" x2="-3" y2="4" width="0.127" layer="21"/>
<wire x1="-3" y1="4" x2="3" y2="4" width="0.127" layer="21"/>
<wire x1="3" y1="4" x2="3" y2="-4" width="0.127" layer="21"/>
<wire x1="3" y1="-4" x2="-3" y2="-4" width="0.127" layer="21"/>
<polygon width="0.127" layer="21">
<vertex x="-3" y="4"/>
<vertex x="-1" y="4"/>
<vertex x="-3" y="2"/>
</polygon>
<smd name="A1" x="-1.875" y="2.625" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="A2" x="-1.125" y="2.625" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="A3" x="-0.375" y="2.625" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="A4" x="0.375" y="2.625" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="A5" x="1.125" y="2.625" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="A6" x="1.875" y="2.625" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="B1" x="-1.875" y="1.875" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="B2" x="-1.125" y="1.875" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="B3" x="-0.375" y="1.875" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="B4" x="0.375" y="1.875" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="B5" x="1.125" y="1.875" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="B6" x="1.875" y="1.875" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="C1" x="-1.875" y="1.125" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="C2" x="-1.125" y="1.125" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="C3" x="-0.375" y="1.125" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="C4" x="0.375" y="1.125" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="C5" x="1.125" y="1.125" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="C6" x="1.875" y="1.125" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="D1" x="-1.875" y="0.375" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="D2" x="-1.125" y="0.375" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="D3" x="-0.375" y="0.375" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="D4" x="0.375" y="0.375" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="D5" x="1.125" y="0.375" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="D6" x="1.875" y="0.375" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="E1" x="-1.875" y="-0.375" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="E2" x="-1.125" y="-0.375" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="E3" x="-0.375" y="-0.375" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="E4" x="0.375" y="-0.375" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="E5" x="1.125" y="-0.375" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="E6" x="1.875" y="-0.375" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="F1" x="-1.875" y="-1.125" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="F2" x="-1.125" y="-1.125" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="F3" x="-0.375" y="-1.125" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="F4" x="0.375" y="-1.125" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="F5" x="1.125" y="-1.125" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="F6" x="1.875" y="-1.125" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="G1" x="-1.875" y="-1.875" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="G2" x="-1.125" y="-1.875" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="G3" x="-0.375" y="-1.875" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="G4" x="0.375" y="-1.875" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="G5" x="1.125" y="-1.875" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="G6" x="1.875" y="-1.875" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="H1" x="-1.875" y="-2.625" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="H2" x="-1.125" y="-2.625" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="H3" x="-0.375" y="-2.625" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="H4" x="0.375" y="-2.625" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="H5" x="1.125" y="-2.625" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="H6" x="1.875" y="-2.625" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<text x="-2.815" y="4.68" size="1.27" layer="25">&gt;Name</text>
<text x="-3" y="-5.52" size="1.27" layer="27">&gt;Value</text>
</package>
<package name="TFBGA36_6X8">
<description>&lt;b&gt;TFBGA36&lt;/b&gt;&lt;p&gt;
6 x 8 mm, 6 x 8-pin thin  0.75 mm pitch ball grid array package</description>
<wire x1="-3" y1="-4" x2="-3" y2="4" width="0.127" layer="21"/>
<wire x1="-3" y1="4" x2="3" y2="4" width="0.127" layer="21"/>
<wire x1="3" y1="4" x2="3" y2="-4" width="0.127" layer="21"/>
<wire x1="3" y1="-4" x2="-3" y2="-4" width="0.127" layer="21"/>
<polygon width="0.127" layer="21">
<vertex x="-3" y="4"/>
<vertex x="-1" y="4"/>
<vertex x="-3" y="2"/>
</polygon>
<smd name="A1" x="-1.875" y="2.625" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="A2" x="-1.125" y="2.625" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="A3" x="-0.375" y="2.625" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="A4" x="0.375" y="2.625" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="A5" x="1.125" y="2.625" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="A6" x="1.875" y="2.625" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="B1" x="-1.875" y="1.875" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="B2" x="-1.125" y="1.875" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="B3" x="-0.375" y="1.875" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="B4" x="0.375" y="1.875" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="B5" x="1.125" y="1.875" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="B6" x="1.875" y="1.875" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="C1" x="-1.875" y="1.125" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="C3" x="-0.375" y="1.125" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="C4" x="0.375" y="1.125" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="C6" x="1.875" y="1.125" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="D1" x="-1.875" y="0.375" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="D6" x="1.875" y="0.375" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="E1" x="-1.875" y="-0.375" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="E6" x="1.875" y="-0.375" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="F1" x="-1.875" y="-1.125" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="F3" x="-0.375" y="-1.125" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="F4" x="0.375" y="-1.125" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="F6" x="1.875" y="-1.125" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="G1" x="-1.875" y="-1.875" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="G2" x="-1.125" y="-1.875" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="G3" x="-0.375" y="-1.875" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="G4" x="0.375" y="-1.875" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="G5" x="1.125" y="-1.875" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="G6" x="1.875" y="-1.875" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="H1" x="-1.875" y="-2.625" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="H2" x="-1.125" y="-2.625" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="H3" x="-0.375" y="-2.625" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="H4" x="0.375" y="-2.625" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="H5" x="1.125" y="-2.625" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="H6" x="1.875" y="-2.625" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<text x="-2.815" y="4.68" size="1.27" layer="25">&gt;Name</text>
<text x="-3" y="-5.52" size="1.27" layer="27">&gt;Value</text>
</package>
<package name="TSOP-I-48-12X40MM">
<description>&lt;b&gt;TSOP-I-48&lt;/b&gt;&lt;p&gt;
48-pin thin small-outline package, Typ I</description>
<wire x1="-9.2" y1="-6" x2="-9.2" y2="6" width="0.127" layer="21"/>
<wire x1="-9.2" y1="6" x2="9.2" y2="6" width="0.127" layer="21"/>
<wire x1="9.2" y1="6" x2="9.2" y2="-6" width="0.127" layer="21"/>
<wire x1="9.2" y1="-6" x2="-9.2" y2="-6" width="0.127" layer="21"/>
<smd name="1" x="-9.7" y="5.75" dx="0.34" dy="1.9" layer="1" roundness="100" rot="R90"/>
<rectangle x1="-10" y1="5.61" x2="-9.2" y2="5.89" layer="21"/>
<smd name="2" x="-9.7" y="5.25" dx="0.34" dy="1.9" layer="1" roundness="100" rot="R90"/>
<rectangle x1="-10" y1="5.11" x2="-9.2" y2="5.39" layer="21"/>
<smd name="3" x="-9.7" y="4.75" dx="0.34" dy="1.9" layer="1" roundness="100" rot="R90"/>
<rectangle x1="-10" y1="4.61" x2="-9.2" y2="4.89" layer="21"/>
<smd name="4" x="-9.7" y="4.25" dx="0.34" dy="1.9" layer="1" roundness="100" rot="R90"/>
<rectangle x1="-10" y1="4.11" x2="-9.2" y2="4.39" layer="21"/>
<smd name="5" x="-9.7" y="3.75" dx="0.34" dy="1.9" layer="1" roundness="100" rot="R90"/>
<rectangle x1="-10" y1="3.61" x2="-9.2" y2="3.89" layer="21"/>
<smd name="6" x="-9.7" y="3.25" dx="0.34" dy="1.9" layer="1" roundness="100" rot="R90"/>
<rectangle x1="-10" y1="3.11" x2="-9.2" y2="3.39" layer="21"/>
<smd name="7" x="-9.7" y="2.75" dx="0.34" dy="1.9" layer="1" roundness="100" rot="R90"/>
<rectangle x1="-10" y1="2.61" x2="-9.2" y2="2.89" layer="21"/>
<smd name="8" x="-9.7" y="2.25" dx="0.34" dy="1.9" layer="1" roundness="100" rot="R90"/>
<rectangle x1="-10" y1="2.11" x2="-9.2" y2="2.39" layer="21"/>
<smd name="9" x="-9.7" y="1.75" dx="0.34" dy="1.9" layer="1" roundness="100" rot="R90"/>
<rectangle x1="-10" y1="1.61" x2="-9.2" y2="1.89" layer="21"/>
<smd name="10" x="-9.7" y="1.25" dx="0.34" dy="1.9" layer="1" roundness="100" rot="R90"/>
<rectangle x1="-10" y1="1.11" x2="-9.2" y2="1.39" layer="21"/>
<smd name="11" x="-9.7" y="0.75" dx="0.34" dy="1.9" layer="1" roundness="100" rot="R90"/>
<rectangle x1="-10" y1="0.61" x2="-9.2" y2="0.89" layer="21"/>
<smd name="12" x="-9.7" y="0.25" dx="0.34" dy="1.9" layer="1" roundness="100" rot="R90"/>
<rectangle x1="-10" y1="0.11" x2="-9.2" y2="0.39" layer="21"/>
<smd name="13" x="-9.7" y="-0.25" dx="0.34" dy="1.9" layer="1" roundness="100" rot="R90"/>
<rectangle x1="-10" y1="-0.39" x2="-9.2" y2="-0.11" layer="21"/>
<smd name="14" x="-9.7" y="-0.75" dx="0.34" dy="1.9" layer="1" roundness="100" rot="R90"/>
<rectangle x1="-10" y1="-0.89" x2="-9.2" y2="-0.61" layer="21"/>
<smd name="15" x="-9.7" y="-1.25" dx="0.34" dy="1.9" layer="1" roundness="100" rot="R90"/>
<rectangle x1="-10" y1="-1.39" x2="-9.2" y2="-1.11" layer="21"/>
<smd name="16" x="-9.7" y="-1.75" dx="0.34" dy="1.9" layer="1" roundness="100" rot="R90"/>
<rectangle x1="-10" y1="-1.89" x2="-9.2" y2="-1.61" layer="21"/>
<smd name="17" x="-9.7" y="-2.25" dx="0.34" dy="1.9" layer="1" roundness="100" rot="R90"/>
<rectangle x1="-10" y1="-2.39" x2="-9.2" y2="-2.11" layer="21"/>
<smd name="18" x="-9.7" y="-2.75" dx="0.34" dy="1.9" layer="1" roundness="100" rot="R90"/>
<rectangle x1="-10" y1="-2.89" x2="-9.2" y2="-2.61" layer="21"/>
<smd name="19" x="-9.7" y="-3.25" dx="0.34" dy="1.9" layer="1" roundness="100" rot="R90"/>
<rectangle x1="-10" y1="-3.39" x2="-9.2" y2="-3.11" layer="21"/>
<smd name="20" x="-9.7" y="-3.75" dx="0.34" dy="1.9" layer="1" roundness="100" rot="R90"/>
<rectangle x1="-10" y1="-3.89" x2="-9.2" y2="-3.61" layer="21"/>
<smd name="21" x="-9.7" y="-4.25" dx="0.34" dy="1.9" layer="1" roundness="100" rot="R90"/>
<rectangle x1="-10" y1="-4.39" x2="-9.2" y2="-4.11" layer="21"/>
<smd name="22" x="-9.7" y="-4.75" dx="0.34" dy="1.9" layer="1" roundness="100" rot="R90"/>
<rectangle x1="-10" y1="-4.89" x2="-9.2" y2="-4.61" layer="21"/>
<smd name="23" x="-9.7" y="-5.25" dx="0.34" dy="1.9" layer="1" roundness="100" rot="R90"/>
<rectangle x1="-10" y1="-5.39" x2="-9.2" y2="-5.11" layer="21"/>
<smd name="24" x="-9.7" y="-5.75" dx="0.34" dy="1.9" layer="1" roundness="100" rot="R90"/>
<rectangle x1="-10" y1="-5.89" x2="-9.2" y2="-5.61" layer="21"/>
<smd name="25" x="9.7" y="-5.75" dx="0.34" dy="1.9" layer="1" roundness="100" rot="R270"/>
<rectangle x1="9.2" y1="-5.89" x2="10" y2="-5.61" layer="21" rot="R180"/>
<smd name="26" x="9.7" y="-5.25" dx="0.34" dy="1.9" layer="1" roundness="100" rot="R270"/>
<rectangle x1="9.2" y1="-5.39" x2="10" y2="-5.11" layer="21" rot="R180"/>
<smd name="27" x="9.7" y="-4.75" dx="0.34" dy="1.9" layer="1" roundness="100" rot="R270"/>
<rectangle x1="9.2" y1="-4.89" x2="10" y2="-4.61" layer="21" rot="R180"/>
<smd name="28" x="9.7" y="-4.25" dx="0.34" dy="1.9" layer="1" roundness="100" rot="R270"/>
<rectangle x1="9.2" y1="-4.39" x2="10" y2="-4.11" layer="21" rot="R180"/>
<smd name="29" x="9.7" y="-3.75" dx="0.34" dy="1.9" layer="1" roundness="100" rot="R270"/>
<rectangle x1="9.2" y1="-3.89" x2="10" y2="-3.61" layer="21" rot="R180"/>
<smd name="30" x="9.7" y="-3.25" dx="0.34" dy="1.9" layer="1" roundness="100" rot="R270"/>
<rectangle x1="9.2" y1="-3.39" x2="10" y2="-3.11" layer="21" rot="R180"/>
<smd name="31" x="9.7" y="-2.75" dx="0.34" dy="1.9" layer="1" roundness="100" rot="R270"/>
<rectangle x1="9.2" y1="-2.89" x2="10" y2="-2.61" layer="21" rot="R180"/>
<smd name="32" x="9.7" y="-2.25" dx="0.34" dy="1.9" layer="1" roundness="100" rot="R270"/>
<rectangle x1="9.2" y1="-2.39" x2="10" y2="-2.11" layer="21" rot="R180"/>
<smd name="33" x="9.7" y="-1.75" dx="0.34" dy="1.9" layer="1" roundness="100" rot="R270"/>
<rectangle x1="9.2" y1="-1.89" x2="10" y2="-1.61" layer="21" rot="R180"/>
<smd name="34" x="9.7" y="-1.25" dx="0.34" dy="1.9" layer="1" roundness="100" rot="R270"/>
<rectangle x1="9.2" y1="-1.39" x2="10" y2="-1.11" layer="21" rot="R180"/>
<smd name="35" x="9.7" y="-0.75" dx="0.34" dy="1.9" layer="1" roundness="100" rot="R270"/>
<rectangle x1="9.2" y1="-0.89" x2="10" y2="-0.61" layer="21" rot="R180"/>
<smd name="36" x="9.7" y="-0.25" dx="0.34" dy="1.9" layer="1" roundness="100" rot="R270"/>
<rectangle x1="9.2" y1="-0.39" x2="10" y2="-0.11" layer="21" rot="R180"/>
<smd name="37" x="9.7" y="0.25" dx="0.34" dy="1.9" layer="1" roundness="100" rot="R270"/>
<rectangle x1="9.2" y1="0.11" x2="10" y2="0.39" layer="21" rot="R180"/>
<smd name="38" x="9.7" y="0.75" dx="0.34" dy="1.9" layer="1" roundness="100" rot="R270"/>
<rectangle x1="9.2" y1="0.61" x2="10" y2="0.89" layer="21" rot="R180"/>
<smd name="39" x="9.7" y="1.25" dx="0.34" dy="1.9" layer="1" roundness="100" rot="R270"/>
<rectangle x1="9.2" y1="1.11" x2="10" y2="1.39" layer="21" rot="R180"/>
<smd name="40" x="9.7" y="1.75" dx="0.34" dy="1.9" layer="1" roundness="100" rot="R270"/>
<rectangle x1="9.2" y1="1.61" x2="10" y2="1.89" layer="21" rot="R180"/>
<smd name="41" x="9.7" y="2.25" dx="0.34" dy="1.9" layer="1" roundness="100" rot="R270"/>
<rectangle x1="9.2" y1="2.11" x2="10" y2="2.39" layer="21" rot="R180"/>
<smd name="42" x="9.7" y="2.75" dx="0.34" dy="1.9" layer="1" roundness="100" rot="R270"/>
<rectangle x1="9.2" y1="2.61" x2="10" y2="2.89" layer="21" rot="R180"/>
<smd name="43" x="9.7" y="3.25" dx="0.34" dy="1.9" layer="1" roundness="100" rot="R270"/>
<rectangle x1="9.2" y1="3.11" x2="10" y2="3.39" layer="21" rot="R180"/>
<smd name="44" x="9.7" y="3.75" dx="0.34" dy="1.9" layer="1" roundness="100" rot="R270"/>
<rectangle x1="9.2" y1="3.61" x2="10" y2="3.89" layer="21" rot="R180"/>
<smd name="45" x="9.7" y="4.25" dx="0.34" dy="1.9" layer="1" roundness="100" rot="R270"/>
<rectangle x1="9.2" y1="4.11" x2="10" y2="4.39" layer="21" rot="R180"/>
<smd name="46" x="9.7" y="4.75" dx="0.34" dy="1.9" layer="1" roundness="100" rot="R270"/>
<rectangle x1="9.2" y1="4.61" x2="10" y2="4.89" layer="21" rot="R180"/>
<smd name="47" x="9.7" y="5.25" dx="0.34" dy="1.9" layer="1" roundness="100" rot="R270"/>
<rectangle x1="9.2" y1="5.11" x2="10" y2="5.39" layer="21" rot="R180"/>
<smd name="48" x="9.7" y="5.75" dx="0.34" dy="1.9" layer="1" roundness="100" rot="R270"/>
<rectangle x1="9.2" y1="5.61" x2="10" y2="5.89" layer="21" rot="R180"/>
<circle x="-8.015" y="4.795" radius="0.901621875" width="0.127" layer="21"/>
<text x="-3.92" y="2.9" size="1.27" layer="25">&gt;Name</text>
<text x="-3.81" y="-2.62" size="1.27" layer="27">&gt;Value</text>
</package>
<package name="TFBGA48_7.2X8.7">
<description>&lt;b&gt;TFBGA48&lt;/b&gt;&lt;p&gt;
7.2 x 8.7 mm, 6 x 8-pin thin  0.75 mm pitch ball grid array package</description>
<wire x1="-3.6" y1="-4.35" x2="-3.6" y2="4.35" width="0.127" layer="21"/>
<wire x1="-3.6" y1="4.35" x2="3.6" y2="4.35" width="0.127" layer="21"/>
<wire x1="3.6" y1="4.35" x2="3.6" y2="-4.35" width="0.127" layer="21"/>
<wire x1="3.6" y1="-4.35" x2="-3.6" y2="-4.35" width="0.127" layer="21"/>
<polygon width="0.127" layer="21">
<vertex x="-3.6" y="4.35"/>
<vertex x="-1.6" y="4.35"/>
<vertex x="-3.6" y="2.35"/>
</polygon>
<smd name="A1" x="-1.875" y="2.625" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="A2" x="-1.125" y="2.625" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="A3" x="-0.375" y="2.625" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="A4" x="0.375" y="2.625" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="A5" x="1.125" y="2.625" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="A6" x="1.875" y="2.625" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="B1" x="-1.875" y="1.875" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="B2" x="-1.125" y="1.875" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="B3" x="-0.375" y="1.875" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="B4" x="0.375" y="1.875" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="B5" x="1.125" y="1.875" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="B6" x="1.875" y="1.875" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="C1" x="-1.875" y="1.125" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="C2" x="-1.125" y="1.125" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="C3" x="-0.375" y="1.125" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="C4" x="0.375" y="1.125" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="C5" x="1.125" y="1.125" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="C6" x="1.875" y="1.125" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="D1" x="-1.875" y="0.375" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="D2" x="-1.125" y="0.375" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="D3" x="-0.375" y="0.375" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="D4" x="0.375" y="0.375" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="D5" x="1.125" y="0.375" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="D6" x="1.875" y="0.375" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="E1" x="-1.875" y="-0.375" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="E2" x="-1.125" y="-0.375" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="E3" x="-0.375" y="-0.375" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="E4" x="0.375" y="-0.375" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="E5" x="1.125" y="-0.375" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="E6" x="1.875" y="-0.375" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="F1" x="-1.875" y="-1.125" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="F2" x="-1.125" y="-1.125" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="F3" x="-0.375" y="-1.125" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="F4" x="0.375" y="-1.125" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="F5" x="1.125" y="-1.125" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="F6" x="1.875" y="-1.125" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="G1" x="-1.875" y="-1.875" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="G2" x="-1.125" y="-1.875" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="G3" x="-0.375" y="-1.875" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="G4" x="0.375" y="-1.875" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="G5" x="1.125" y="-1.875" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="G6" x="1.875" y="-1.875" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="H1" x="-1.875" y="-2.625" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="H2" x="-1.125" y="-2.625" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="H3" x="-0.375" y="-2.625" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="H4" x="0.375" y="-2.625" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="H5" x="1.125" y="-2.625" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="H6" x="1.875" y="-2.625" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<text x="-2.815" y="4.68" size="1.27" layer="25">&gt;Name</text>
<text x="-2.9" y="-6.17" size="1.27" layer="27">&gt;Value</text>
</package>
<package name="PBGA119_14X22MM">
<description>&lt;b&gt;PBGA119&lt;/b&gt;&lt;p&gt;
14 x 22 mm, 7 x 17-pin 1.27 mm pitch plastic ball grid array package</description>
<wire x1="-7" y1="11" x2="7" y2="11" width="0.127" layer="21"/>
<wire x1="7" y1="11" x2="7" y2="-11" width="0.127" layer="21"/>
<wire x1="7" y1="-11" x2="-7" y2="-11" width="0.127" layer="21"/>
<wire x1="-7" y1="-11" x2="-7" y2="11" width="0.127" layer="21"/>
<smd name="A1" x="-3.81" y="10.16" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="A2" x="-2.54" y="10.16" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="A3" x="-1.27" y="10.16" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="A4" x="0" y="10.16" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="A5" x="1.27" y="10.16" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="A6" x="2.54" y="10.16" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="A7" x="3.81" y="10.16" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="B1" x="-3.81" y="8.89" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="B2" x="-2.54" y="8.89" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="B3" x="-1.27" y="8.89" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="B4" x="0" y="8.89" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="B5" x="1.27" y="8.89" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="B6" x="2.54" y="8.89" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="B7" x="3.81" y="8.89" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="C1" x="-3.81" y="7.62" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="C2" x="-2.54" y="7.62" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="C3" x="-1.27" y="7.62" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="C4" x="0" y="7.62" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="C5" x="1.27" y="7.62" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="C6" x="2.54" y="7.62" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="C7" x="3.81" y="7.62" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="D1" x="-3.81" y="6.35" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="D2" x="-2.54" y="6.35" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="D3" x="-1.27" y="6.35" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="D4" x="0" y="6.35" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="D5" x="1.27" y="6.35" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="D6" x="2.54" y="6.35" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="D7" x="3.81" y="6.35" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="E1" x="-3.81" y="5.08" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="F1" x="-3.81" y="3.81" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="G1" x="-3.81" y="2.54" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="H1" x="-3.81" y="1.27" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="J1" x="-3.81" y="0" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="E2" x="-2.54" y="5.08" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="E3" x="-1.27" y="5.08" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="E4" x="0" y="5.08" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="E5" x="1.27" y="5.08" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="E6" x="2.54" y="5.08" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="E7" x="3.81" y="5.08" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="F2" x="-2.54" y="3.81" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="F3" x="-1.27" y="3.81" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="F4" x="0" y="3.81" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="F5" x="1.27" y="3.81" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="F6" x="2.54" y="3.81" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="F7" x="3.81" y="3.81" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="G2" x="-2.54" y="2.54" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="G3" x="-1.27" y="2.54" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="G4" x="0" y="2.54" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="G5" x="1.27" y="2.54" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="G6" x="2.54" y="2.54" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="G7" x="3.81" y="2.54" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="H2" x="-2.54" y="1.27" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="H3" x="-1.27" y="1.27" dx="0.9" dy="0.9" layer="1" roundness="100" rot="R180"/>
<smd name="H4" x="0" y="1.27" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="H5" x="1.27" y="1.27" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="H6" x="2.54" y="1.27" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="H7" x="3.81" y="1.27" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="J2" x="-2.54" y="0" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="J3" x="-1.27" y="0" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="J4" x="0" y="0" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="J5" x="1.27" y="0" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="J6" x="2.54" y="0" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="J7" x="3.81" y="0" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="K1" x="-3.81" y="-1.27" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="L1" x="-3.81" y="-2.54" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="M1" x="-3.81" y="-3.81" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="N1" x="-3.81" y="-5.08" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="P1" x="-3.81" y="-6.35" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="R1" x="-3.81" y="-7.62" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="T1" x="-3.81" y="-8.89" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="U1" x="-3.81" y="-10.16" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="K2" x="-2.54" y="-1.27" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="K3" x="-1.27" y="-1.27" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="K4" x="0" y="-1.27" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="K5" x="1.27" y="-1.27" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="K6" x="2.54" y="-1.27" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="K7" x="3.81" y="-1.27" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="L2" x="-2.54" y="-2.54" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="L3" x="-1.27" y="-2.54" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="L4" x="0" y="-2.54" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="L5" x="1.27" y="-2.54" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="L6" x="2.54" y="-2.54" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="L7" x="3.81" y="-2.54" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="M2" x="-2.54" y="-3.81" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="M3" x="-1.27" y="-3.81" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="M4" x="0" y="-3.81" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="M5" x="1.27" y="-3.81" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="M6" x="2.54" y="-3.81" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="M7" x="3.81" y="-3.81" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="N2" x="-2.54" y="-5.08" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="N3" x="-1.27" y="-5.08" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="N4" x="0" y="-5.08" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="N5" x="1.27" y="-5.08" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="N6" x="2.54" y="-5.08" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="N7" x="3.81" y="-5.08" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="P2" x="-2.54" y="-6.35" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="P3" x="-1.27" y="-6.35" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="P4" x="0" y="-6.35" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="P5" x="1.27" y="-6.35" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="P6" x="2.54" y="-6.35" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="P7" x="3.81" y="-6.35" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="R2" x="-2.54" y="-7.62" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="R3" x="-1.27" y="-7.62" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="R4" x="0" y="-7.62" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="R5" x="1.27" y="-7.62" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="R6" x="2.54" y="-7.62" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="R7" x="3.81" y="-7.62" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="T2" x="-2.54" y="-8.89" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="T3" x="-1.27" y="-8.89" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="T4" x="0" y="-8.89" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="T5" x="1.27" y="-8.89" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="T6" x="2.54" y="-8.89" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="T7" x="3.81" y="-8.89" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="U2" x="-2.54" y="-10.16" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="U3" x="-1.27" y="-10.16" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="U4" x="0" y="-10.16" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="U5" x="1.27" y="-10.16" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="U6" x="2.54" y="-10.16" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<smd name="U7" x="3.81" y="-10.16" dx="0.9" dy="0.9" layer="1" roundness="100"/>
<polygon width="0.127" layer="21">
<vertex x="-7" y="11"/>
<vertex x="-5" y="11"/>
<vertex x="-7" y="9"/>
</polygon>
<text x="-3.84" y="11.89" size="1.27" layer="25">&gt;Name</text>
<text x="-3.76" y="-12.83" size="1.27" layer="27">&gt;Value</text>
</package>
<package name="TFBGA90_8X13">
<description>&lt;b&gt;TFBGA90&lt;/b&gt;&lt;p&gt;
8 x 13 mm, 9 x 15-pin 0.8 mm pitch ball grid array package</description>
<wire x1="-4" y1="-6.5" x2="-4" y2="6.5" width="0.127" layer="21"/>
<wire x1="-4" y1="6.5" x2="4" y2="6.5" width="0.127" layer="21"/>
<wire x1="4" y1="6.5" x2="4" y2="-6.5" width="0.127" layer="21"/>
<wire x1="4" y1="-6.5" x2="-4" y2="-6.5" width="0.127" layer="21"/>
<smd name="A1" x="-3.2" y="5.6" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="A2" x="-2.4" y="5.6" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="A3" x="-1.6" y="5.6" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="A7" x="1.6" y="5.6" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="A8" x="2.4" y="5.6" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="A9" x="3.2" y="5.6" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="B1" x="-3.2" y="4.8" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="C1" x="-3.2" y="4" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="D1" x="-3.2" y="3.2" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="E1" x="-3.2" y="2.4" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="F1" x="-3.2" y="1.6" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="G1" x="-3.2" y="0.8" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="H1" x="-3.2" y="0" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="J1" x="-3.2" y="-0.8" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="K1" x="-3.2" y="-1.6" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="L1" x="-3.2" y="-2.4" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="M1" x="-3.2" y="-3.2" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="N1" x="-3.2" y="-4" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="P1" x="-3.2" y="-4.8" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="R1" x="-3.2" y="-5.6" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="B2" x="-2.4" y="4.8" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="B3" x="-1.6" y="4.8" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="B7" x="1.6" y="4.8" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="B8" x="2.4" y="4.8" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="B9" x="3.2" y="4.8" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="C2" x="-2.4" y="4" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="C3" x="-1.6" y="4" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="C7" x="1.6" y="4" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="C8" x="2.4" y="4" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="C9" x="3.2" y="4" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="D2" x="-2.4" y="3.2" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="D3" x="-1.6" y="3.2" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="D7" x="1.6" y="3.2" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="D8" x="2.4" y="3.2" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="D9" x="3.2" y="3.2" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="E2" x="-2.4" y="2.4" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="E3" x="-1.6" y="2.4" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="E7" x="1.6" y="2.4" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="E8" x="2.4" y="2.4" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="E9" x="3.2" y="2.4" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="F2" x="-2.4" y="1.6" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="F3" x="-1.6" y="1.6" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="F7" x="1.6" y="1.6" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="F8" x="2.4" y="1.6" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="F9" x="3.2" y="1.6" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="G2" x="-2.4" y="0.8" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="G3" x="-1.6" y="0.8" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="G7" x="1.6" y="0.8" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="G8" x="2.4" y="0.8" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="G9" x="3.2" y="0.8" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="H2" x="-2.4" y="0" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="H3" x="-1.6" y="0" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="H7" x="1.6" y="0" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="H8" x="2.4" y="0" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="H9" x="3.2" y="0" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="J2" x="-2.4" y="-0.8" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="J3" x="-1.6" y="-0.8" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="J7" x="1.6" y="-0.8" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="J8" x="2.4" y="-0.8" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="J9" x="3.2" y="-0.8" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="K2" x="-2.4" y="-1.6" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="K3" x="-1.6" y="-1.6" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="K7" x="1.6" y="-1.6" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="K8" x="2.4" y="-1.6" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="K9" x="3.2" y="-1.6" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="L2" x="-2.4" y="-2.4" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="L3" x="-1.6" y="-2.4" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="L7" x="1.6" y="-2.4" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="L8" x="2.4" y="-2.4" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="L9" x="3.2" y="-2.4" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="M2" x="-2.4" y="-3.2" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="M3" x="-1.6" y="-3.2" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="M7" x="1.6" y="-3.2" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="M8" x="2.4" y="-3.2" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="M9" x="3.2" y="-3.2" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="N2" x="-2.4" y="-4" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="N3" x="-1.6" y="-4" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="N7" x="1.6" y="-4" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="N8" x="2.4" y="-4" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="N9" x="3.2" y="-4" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="P2" x="-2.4" y="-4.8" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="P3" x="-1.6" y="-4.8" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="P7" x="1.6" y="-4.8" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="P8" x="2.4" y="-4.8" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="P9" x="3.2" y="-4.8" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="R2" x="-2.4" y="-5.6" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="R3" x="-1.6" y="-5.6" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="R7" x="1.6" y="-5.6" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="R8" x="2.4" y="-5.6" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<smd name="R9" x="3.2" y="-5.6" dx="0.5" dy="0.5" layer="1" roundness="100"/>
<polygon width="0.127" layer="21">
<vertex x="-4" y="6.5"/>
<vertex x="-2" y="6.5"/>
<vertex x="-4" y="4.5"/>
</polygon>
<text x="-3.04" y="7.11" size="1.27" layer="25">&gt;Name</text>
<text x="-2.68" y="-8.12" size="1.27" layer="27">&gt;Value</text>
</package>
<package name="TQFP100_14X20">
<description>&lt;b&gt;TQFP100&lt;/b&gt;&lt;p&gt;
14 x 20 mm, 100-pin 0.65 mm pitch thin quad flat pack package</description>
<wire x1="-10" y1="-6.6" x2="-10" y2="7" width="0.127" layer="21"/>
<wire x1="-10" y1="7" x2="10" y2="7" width="0.127" layer="21"/>
<wire x1="10" y1="7" x2="10" y2="-7" width="0.127" layer="21"/>
<wire x1="10" y1="-7" x2="-9.6" y2="-7" width="0.127" layer="21"/>
<wire x1="-9.6" y1="-7" x2="-10" y2="-6.6" width="0.127" layer="21"/>
<rectangle x1="-9.615" y1="-8.05" x2="-9.235" y2="-7" layer="21"/>
<smd name="1" x="-9.425" y="-7.8" dx="0.4" dy="1.5" layer="1"/>
<rectangle x1="-8.965" y1="-8.05" x2="-8.585" y2="-7" layer="21"/>
<smd name="2" x="-8.775" y="-7.8" dx="0.4" dy="1.5" layer="1"/>
<rectangle x1="-8.315" y1="-8.05" x2="-7.935" y2="-7" layer="21"/>
<smd name="3" x="-8.125" y="-7.8" dx="0.4" dy="1.5" layer="1"/>
<rectangle x1="-7.665" y1="-8.05" x2="-7.285" y2="-7" layer="21"/>
<smd name="4" x="-7.475" y="-7.8" dx="0.4" dy="1.5" layer="1"/>
<rectangle x1="-7.015" y1="-8.05" x2="-6.635" y2="-7" layer="21"/>
<smd name="5" x="-6.825" y="-7.8" dx="0.4" dy="1.5" layer="1"/>
<rectangle x1="-6.365" y1="-8.05" x2="-5.985" y2="-7" layer="21"/>
<smd name="6" x="-6.175" y="-7.8" dx="0.4" dy="1.5" layer="1"/>
<rectangle x1="-5.715" y1="-8.05" x2="-5.335" y2="-7" layer="21"/>
<smd name="7" x="-5.525" y="-7.8" dx="0.4" dy="1.5" layer="1"/>
<rectangle x1="-5.065" y1="-8.05" x2="-4.685" y2="-7" layer="21"/>
<smd name="8" x="-4.875" y="-7.8" dx="0.4" dy="1.5" layer="1"/>
<rectangle x1="-4.415" y1="-8.05" x2="-4.035" y2="-7" layer="21"/>
<smd name="9" x="-4.225" y="-7.8" dx="0.4" dy="1.5" layer="1"/>
<rectangle x1="-3.765" y1="-8.05" x2="-3.385" y2="-7" layer="21"/>
<smd name="10" x="-3.575" y="-7.8" dx="0.4" dy="1.5" layer="1"/>
<rectangle x1="-3.115" y1="-8.05" x2="-2.735" y2="-7" layer="21"/>
<smd name="11" x="-2.925" y="-7.8" dx="0.4" dy="1.5" layer="1"/>
<rectangle x1="-2.465" y1="-8.05" x2="-2.085" y2="-7" layer="21"/>
<smd name="12" x="-2.275" y="-7.8" dx="0.4" dy="1.5" layer="1"/>
<rectangle x1="-1.815" y1="-8.05" x2="-1.435" y2="-7" layer="21"/>
<smd name="13" x="-1.625" y="-7.8" dx="0.4" dy="1.5" layer="1"/>
<rectangle x1="-1.165" y1="-8.05" x2="-0.785" y2="-7" layer="21"/>
<smd name="14" x="-0.975" y="-7.8" dx="0.4" dy="1.5" layer="1"/>
<rectangle x1="-0.515" y1="-8.05" x2="-0.135" y2="-7" layer="21"/>
<smd name="15" x="-0.325" y="-7.8" dx="0.4" dy="1.5" layer="1"/>
<rectangle x1="0.135" y1="-8.05" x2="0.515" y2="-7" layer="21"/>
<smd name="16" x="0.325" y="-7.8" dx="0.4" dy="1.5" layer="1"/>
<rectangle x1="0.785" y1="-8.05" x2="1.165" y2="-7" layer="21"/>
<smd name="17" x="0.975" y="-7.8" dx="0.4" dy="1.5" layer="1"/>
<rectangle x1="1.435" y1="-8.05" x2="1.815" y2="-7" layer="21"/>
<smd name="18" x="1.625" y="-7.8" dx="0.4" dy="1.5" layer="1"/>
<rectangle x1="2.085" y1="-8.05" x2="2.465" y2="-7" layer="21"/>
<smd name="19" x="2.275" y="-7.8" dx="0.4" dy="1.5" layer="1"/>
<rectangle x1="2.735" y1="-8.05" x2="3.115" y2="-7" layer="21"/>
<smd name="20" x="2.925" y="-7.8" dx="0.4" dy="1.5" layer="1"/>
<rectangle x1="3.385" y1="-8.05" x2="3.765" y2="-7" layer="21"/>
<smd name="21" x="3.575" y="-7.8" dx="0.4" dy="1.5" layer="1"/>
<rectangle x1="4.035" y1="-8.05" x2="4.415" y2="-7" layer="21"/>
<smd name="22" x="4.225" y="-7.8" dx="0.4" dy="1.5" layer="1"/>
<rectangle x1="4.685" y1="-8.05" x2="5.065" y2="-7" layer="21"/>
<smd name="23" x="4.875" y="-7.8" dx="0.4" dy="1.5" layer="1"/>
<rectangle x1="5.335" y1="-8.05" x2="5.715" y2="-7" layer="21"/>
<smd name="24" x="5.525" y="-7.8" dx="0.4" dy="1.5" layer="1"/>
<rectangle x1="5.985" y1="-8.05" x2="6.365" y2="-7" layer="21"/>
<smd name="25" x="6.175" y="-7.8" dx="0.4" dy="1.5" layer="1"/>
<rectangle x1="6.635" y1="-8.05" x2="7.015" y2="-7" layer="21"/>
<smd name="26" x="6.825" y="-7.8" dx="0.4" dy="1.5" layer="1"/>
<rectangle x1="7.285" y1="-8.05" x2="7.665" y2="-7" layer="21"/>
<smd name="27" x="7.475" y="-7.8" dx="0.4" dy="1.5" layer="1"/>
<rectangle x1="7.935" y1="-8.05" x2="8.315" y2="-7" layer="21"/>
<smd name="28" x="8.125" y="-7.8" dx="0.4" dy="1.5" layer="1"/>
<rectangle x1="8.585" y1="-8.05" x2="8.965" y2="-7" layer="21"/>
<smd name="29" x="8.775" y="-7.8" dx="0.4" dy="1.5" layer="1"/>
<rectangle x1="9.235" y1="-8.05" x2="9.615" y2="-7" layer="21"/>
<smd name="30" x="9.425" y="-7.8" dx="0.4" dy="1.5" layer="1"/>
<rectangle x1="10.335" y1="-6.7" x2="10.715" y2="-5.65" layer="21" rot="R90"/>
<smd name="31" x="10.8" y="-6.175" dx="0.4" dy="1.5" layer="1" rot="R90"/>
<rectangle x1="10.335" y1="-6.05" x2="10.715" y2="-5" layer="21" rot="R90"/>
<smd name="32" x="10.8" y="-5.525" dx="0.4" dy="1.5" layer="1" rot="R90"/>
<rectangle x1="10.335" y1="-5.4" x2="10.715" y2="-4.35" layer="21" rot="R90"/>
<smd name="33" x="10.8" y="-4.875" dx="0.4" dy="1.5" layer="1" rot="R90"/>
<rectangle x1="10.335" y1="-4.75" x2="10.715" y2="-3.7" layer="21" rot="R90"/>
<smd name="34" x="10.8" y="-4.225" dx="0.4" dy="1.5" layer="1" rot="R90"/>
<rectangle x1="10.335" y1="-4.1" x2="10.715" y2="-3.05" layer="21" rot="R90"/>
<smd name="35" x="10.8" y="-3.575" dx="0.4" dy="1.5" layer="1" rot="R90"/>
<rectangle x1="10.335" y1="-3.45" x2="10.715" y2="-2.4" layer="21" rot="R90"/>
<smd name="36" x="10.8" y="-2.925" dx="0.4" dy="1.5" layer="1" rot="R90"/>
<rectangle x1="10.335" y1="-2.8" x2="10.715" y2="-1.75" layer="21" rot="R90"/>
<smd name="37" x="10.8" y="-2.275" dx="0.4" dy="1.5" layer="1" rot="R90"/>
<rectangle x1="10.335" y1="-2.15" x2="10.715" y2="-1.1" layer="21" rot="R90"/>
<smd name="38" x="10.8" y="-1.625" dx="0.4" dy="1.5" layer="1" rot="R90"/>
<rectangle x1="10.335" y1="-1.5" x2="10.715" y2="-0.45" layer="21" rot="R90"/>
<smd name="39" x="10.8" y="-0.975" dx="0.4" dy="1.5" layer="1" rot="R90"/>
<rectangle x1="10.335" y1="-0.85" x2="10.715" y2="0.2" layer="21" rot="R90"/>
<smd name="40" x="10.8" y="-0.325" dx="0.4" dy="1.5" layer="1" rot="R90"/>
<rectangle x1="10.335" y1="-0.2" x2="10.715" y2="0.85" layer="21" rot="R90"/>
<smd name="41" x="10.8" y="0.325" dx="0.4" dy="1.5" layer="1" rot="R90"/>
<rectangle x1="10.335" y1="0.45" x2="10.715" y2="1.5" layer="21" rot="R90"/>
<smd name="42" x="10.8" y="0.975" dx="0.4" dy="1.5" layer="1" rot="R90"/>
<rectangle x1="10.335" y1="1.1" x2="10.715" y2="2.15" layer="21" rot="R90"/>
<smd name="43" x="10.8" y="1.625" dx="0.4" dy="1.5" layer="1" rot="R90"/>
<rectangle x1="10.335" y1="1.75" x2="10.715" y2="2.8" layer="21" rot="R90"/>
<smd name="44" x="10.8" y="2.275" dx="0.4" dy="1.5" layer="1" rot="R90"/>
<rectangle x1="10.335" y1="2.4" x2="10.715" y2="3.45" layer="21" rot="R90"/>
<smd name="45" x="10.8" y="2.925" dx="0.4" dy="1.5" layer="1" rot="R90"/>
<rectangle x1="10.335" y1="3.05" x2="10.715" y2="4.1" layer="21" rot="R90"/>
<smd name="46" x="10.8" y="3.575" dx="0.4" dy="1.5" layer="1" rot="R90"/>
<rectangle x1="10.335" y1="3.7" x2="10.715" y2="4.75" layer="21" rot="R90"/>
<smd name="47" x="10.8" y="4.225" dx="0.4" dy="1.5" layer="1" rot="R90"/>
<rectangle x1="10.335" y1="4.35" x2="10.715" y2="5.4" layer="21" rot="R90"/>
<smd name="48" x="10.8" y="4.875" dx="0.4" dy="1.5" layer="1" rot="R90"/>
<rectangle x1="10.335" y1="5" x2="10.715" y2="6.05" layer="21" rot="R90"/>
<smd name="49" x="10.8" y="5.525" dx="0.4" dy="1.5" layer="1" rot="R90"/>
<rectangle x1="10.335" y1="5.65" x2="10.715" y2="6.7" layer="21" rot="R90"/>
<smd name="50" x="10.8" y="6.175" dx="0.4" dy="1.5" layer="1" rot="R90"/>
<rectangle x1="9.235" y1="7" x2="9.615" y2="8.05" layer="21" rot="R180"/>
<smd name="51" x="9.425" y="7.8" dx="0.4" dy="1.5" layer="1" rot="R180"/>
<rectangle x1="8.585" y1="7" x2="8.965" y2="8.05" layer="21" rot="R180"/>
<smd name="52" x="8.775" y="7.8" dx="0.4" dy="1.5" layer="1" rot="R180"/>
<rectangle x1="7.935" y1="7" x2="8.315" y2="8.05" layer="21" rot="R180"/>
<smd name="53" x="8.125" y="7.8" dx="0.4" dy="1.5" layer="1" rot="R180"/>
<rectangle x1="7.285" y1="7" x2="7.665" y2="8.05" layer="21" rot="R180"/>
<smd name="54" x="7.475" y="7.8" dx="0.4" dy="1.5" layer="1" rot="R180"/>
<rectangle x1="6.635" y1="7" x2="7.015" y2="8.05" layer="21" rot="R180"/>
<smd name="55" x="6.825" y="7.8" dx="0.4" dy="1.5" layer="1" rot="R180"/>
<rectangle x1="5.985" y1="7" x2="6.365" y2="8.05" layer="21" rot="R180"/>
<smd name="56" x="6.175" y="7.8" dx="0.4" dy="1.5" layer="1" rot="R180"/>
<rectangle x1="5.335" y1="7" x2="5.715" y2="8.05" layer="21" rot="R180"/>
<smd name="57" x="5.525" y="7.8" dx="0.4" dy="1.5" layer="1" rot="R180"/>
<rectangle x1="4.685" y1="7" x2="5.065" y2="8.05" layer="21" rot="R180"/>
<smd name="58" x="4.875" y="7.8" dx="0.4" dy="1.5" layer="1" rot="R180"/>
<rectangle x1="4.035" y1="7" x2="4.415" y2="8.05" layer="21" rot="R180"/>
<smd name="59" x="4.225" y="7.8" dx="0.4" dy="1.5" layer="1" rot="R180"/>
<rectangle x1="3.385" y1="7" x2="3.765" y2="8.05" layer="21" rot="R180"/>
<smd name="60" x="3.575" y="7.8" dx="0.4" dy="1.5" layer="1" rot="R180"/>
<rectangle x1="2.735" y1="7" x2="3.115" y2="8.05" layer="21" rot="R180"/>
<smd name="61" x="2.925" y="7.8" dx="0.4" dy="1.5" layer="1" rot="R180"/>
<rectangle x1="2.085" y1="7" x2="2.465" y2="8.05" layer="21" rot="R180"/>
<smd name="62" x="2.275" y="7.8" dx="0.4" dy="1.5" layer="1" rot="R180"/>
<rectangle x1="1.435" y1="7" x2="1.815" y2="8.05" layer="21" rot="R180"/>
<smd name="63" x="1.625" y="7.8" dx="0.4" dy="1.5" layer="1" rot="R180"/>
<rectangle x1="0.785" y1="7" x2="1.165" y2="8.05" layer="21" rot="R180"/>
<smd name="64" x="0.975" y="7.8" dx="0.4" dy="1.5" layer="1" rot="R180"/>
<rectangle x1="0.135" y1="7" x2="0.515" y2="8.05" layer="21" rot="R180"/>
<smd name="65" x="0.325" y="7.8" dx="0.4" dy="1.5" layer="1" rot="R180"/>
<rectangle x1="-0.515" y1="7" x2="-0.135" y2="8.05" layer="21" rot="R180"/>
<smd name="66" x="-0.325" y="7.8" dx="0.4" dy="1.5" layer="1" rot="R180"/>
<rectangle x1="-1.165" y1="7" x2="-0.785" y2="8.05" layer="21" rot="R180"/>
<smd name="67" x="-0.975" y="7.8" dx="0.4" dy="1.5" layer="1" rot="R180"/>
<rectangle x1="-1.815" y1="7" x2="-1.435" y2="8.05" layer="21" rot="R180"/>
<smd name="68" x="-1.625" y="7.8" dx="0.4" dy="1.5" layer="1" rot="R180"/>
<rectangle x1="-2.465" y1="7" x2="-2.085" y2="8.05" layer="21" rot="R180"/>
<smd name="69" x="-2.275" y="7.8" dx="0.4" dy="1.5" layer="1" rot="R180"/>
<rectangle x1="-3.115" y1="7" x2="-2.735" y2="8.05" layer="21" rot="R180"/>
<smd name="70" x="-2.925" y="7.8" dx="0.4" dy="1.5" layer="1" rot="R180"/>
<rectangle x1="-3.765" y1="7" x2="-3.385" y2="8.05" layer="21" rot="R180"/>
<smd name="71" x="-3.575" y="7.8" dx="0.4" dy="1.5" layer="1" rot="R180"/>
<rectangle x1="-4.415" y1="7" x2="-4.035" y2="8.05" layer="21" rot="R180"/>
<smd name="72" x="-4.225" y="7.8" dx="0.4" dy="1.5" layer="1" rot="R180"/>
<rectangle x1="-5.065" y1="7" x2="-4.685" y2="8.05" layer="21" rot="R180"/>
<smd name="73" x="-4.875" y="7.8" dx="0.4" dy="1.5" layer="1" rot="R180"/>
<rectangle x1="-5.715" y1="7" x2="-5.335" y2="8.05" layer="21" rot="R180"/>
<smd name="74" x="-5.525" y="7.8" dx="0.4" dy="1.5" layer="1" rot="R180"/>
<rectangle x1="-6.365" y1="7" x2="-5.985" y2="8.05" layer="21" rot="R180"/>
<smd name="75" x="-6.175" y="7.8" dx="0.4" dy="1.5" layer="1" rot="R180"/>
<rectangle x1="-7.015" y1="7" x2="-6.635" y2="8.05" layer="21" rot="R180"/>
<smd name="76" x="-6.825" y="7.8" dx="0.4" dy="1.5" layer="1" rot="R180"/>
<rectangle x1="-7.665" y1="7" x2="-7.285" y2="8.05" layer="21" rot="R180"/>
<smd name="77" x="-7.475" y="7.8" dx="0.4" dy="1.5" layer="1" rot="R180"/>
<rectangle x1="-8.315" y1="7" x2="-7.935" y2="8.05" layer="21" rot="R180"/>
<smd name="78" x="-8.125" y="7.8" dx="0.4" dy="1.5" layer="1" rot="R180"/>
<rectangle x1="-8.965" y1="7" x2="-8.585" y2="8.05" layer="21" rot="R180"/>
<smd name="79" x="-8.775" y="7.8" dx="0.4" dy="1.5" layer="1" rot="R180"/>
<rectangle x1="-9.615" y1="7" x2="-9.235" y2="8.05" layer="21" rot="R180"/>
<smd name="80" x="-9.425" y="7.8" dx="0.4" dy="1.5" layer="1" rot="R180"/>
<rectangle x1="-10.715" y1="5.65" x2="-10.335" y2="6.7" layer="21" rot="R270"/>
<smd name="81" x="-10.8" y="6.175" dx="0.4" dy="1.5" layer="1" rot="R270"/>
<rectangle x1="-10.715" y1="5" x2="-10.335" y2="6.05" layer="21" rot="R270"/>
<smd name="82" x="-10.8" y="5.525" dx="0.4" dy="1.5" layer="1" rot="R270"/>
<rectangle x1="-10.715" y1="4.35" x2="-10.335" y2="5.4" layer="21" rot="R270"/>
<smd name="83" x="-10.8" y="4.875" dx="0.4" dy="1.5" layer="1" rot="R270"/>
<rectangle x1="-10.715" y1="3.7" x2="-10.335" y2="4.75" layer="21" rot="R270"/>
<smd name="84" x="-10.8" y="4.225" dx="0.4" dy="1.5" layer="1" rot="R270"/>
<rectangle x1="-10.715" y1="3.05" x2="-10.335" y2="4.1" layer="21" rot="R270"/>
<smd name="85" x="-10.8" y="3.575" dx="0.4" dy="1.5" layer="1" rot="R270"/>
<rectangle x1="-10.715" y1="2.4" x2="-10.335" y2="3.45" layer="21" rot="R270"/>
<smd name="86" x="-10.8" y="2.925" dx="0.4" dy="1.5" layer="1" rot="R270"/>
<rectangle x1="-10.715" y1="1.75" x2="-10.335" y2="2.8" layer="21" rot="R270"/>
<smd name="87" x="-10.8" y="2.275" dx="0.4" dy="1.5" layer="1" rot="R270"/>
<rectangle x1="-10.715" y1="1.1" x2="-10.335" y2="2.15" layer="21" rot="R270"/>
<smd name="88" x="-10.8" y="1.625" dx="0.4" dy="1.5" layer="1" rot="R270"/>
<rectangle x1="-10.715" y1="0.45" x2="-10.335" y2="1.5" layer="21" rot="R270"/>
<smd name="89" x="-10.8" y="0.975" dx="0.4" dy="1.5" layer="1" rot="R270"/>
<rectangle x1="-10.715" y1="-0.2" x2="-10.335" y2="0.85" layer="21" rot="R270"/>
<smd name="90" x="-10.8" y="0.325" dx="0.4" dy="1.5" layer="1" rot="R270"/>
<rectangle x1="-10.715" y1="-0.85" x2="-10.335" y2="0.2" layer="21" rot="R270"/>
<smd name="91" x="-10.8" y="-0.325" dx="0.4" dy="1.5" layer="1" rot="R270"/>
<rectangle x1="-10.715" y1="-1.5" x2="-10.335" y2="-0.45" layer="21" rot="R270"/>
<smd name="92" x="-10.8" y="-0.975" dx="0.4" dy="1.5" layer="1" rot="R270"/>
<rectangle x1="-10.715" y1="-2.15" x2="-10.335" y2="-1.1" layer="21" rot="R270"/>
<smd name="93" x="-10.8" y="-1.625" dx="0.4" dy="1.5" layer="1" rot="R270"/>
<rectangle x1="-10.715" y1="-2.8" x2="-10.335" y2="-1.75" layer="21" rot="R270"/>
<smd name="94" x="-10.8" y="-2.275" dx="0.4" dy="1.5" layer="1" rot="R270"/>
<rectangle x1="-10.715" y1="-3.45" x2="-10.335" y2="-2.4" layer="21" rot="R270"/>
<smd name="95" x="-10.8" y="-2.925" dx="0.4" dy="1.5" layer="1" rot="R270"/>
<rectangle x1="-10.715" y1="-4.1" x2="-10.335" y2="-3.05" layer="21" rot="R270"/>
<smd name="96" x="-10.8" y="-3.575" dx="0.4" dy="1.5" layer="1" rot="R270"/>
<rectangle x1="-10.715" y1="-4.75" x2="-10.335" y2="-3.7" layer="21" rot="R270"/>
<smd name="97" x="-10.8" y="-4.225" dx="0.4" dy="1.5" layer="1" rot="R270"/>
<rectangle x1="-10.715" y1="-5.4" x2="-10.335" y2="-4.35" layer="21" rot="R270"/>
<smd name="98" x="-10.8" y="-4.875" dx="0.4" dy="1.5" layer="1" rot="R270"/>
<rectangle x1="-10.715" y1="-6.05" x2="-10.335" y2="-5" layer="21" rot="R270"/>
<smd name="99" x="-10.8" y="-5.525" dx="0.4" dy="1.5" layer="1" rot="R270"/>
<rectangle x1="-10.715" y1="-6.7" x2="-10.335" y2="-5.65" layer="21" rot="R270"/>
<smd name="100" x="-10.8" y="-6.175" dx="0.4" dy="1.5" layer="1" rot="R270"/>
<text x="-3.97" y="2.875" size="1.27" layer="25">&gt;Name</text>
<text x="-4.07" y="-3.61" size="1.27" layer="27">&gt;Value</text>
</package>
</packages>
<symbols>
<symbol name="8KX8_TYP1">
<pin name="A0" x="-17.78" y="-10.16" length="middle" direction="in"/>
<pin name="A1" x="-17.78" y="-7.62" length="middle" direction="in"/>
<pin name="A2" x="-17.78" y="-5.08" length="middle" direction="in"/>
<pin name="A3" x="-17.78" y="-2.54" length="middle" direction="in"/>
<pin name="A4" x="-17.78" y="0" length="middle" direction="in"/>
<pin name="A5" x="-17.78" y="2.54" length="middle" direction="in"/>
<pin name="A6" x="-17.78" y="5.08" length="middle" direction="in"/>
<pin name="A7" x="-17.78" y="7.62" length="middle" direction="in"/>
<pin name="A8" x="-17.78" y="10.16" length="middle" direction="in"/>
<pin name="A9" x="-17.78" y="12.7" length="middle" direction="in"/>
<pin name="A10" x="-17.78" y="15.24" length="middle" direction="in"/>
<pin name="A11" x="-17.78" y="17.78" length="middle" direction="in"/>
<pin name="A12" x="-17.78" y="20.32" length="middle" direction="in"/>
<pin name="I/O0" x="17.78" y="2.54" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O1" x="17.78" y="5.08" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O2" x="17.78" y="7.62" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O3" x="17.78" y="10.16" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O4" x="17.78" y="12.7" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O5" x="17.78" y="15.24" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O6" x="17.78" y="17.78" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O7" x="17.78" y="20.32" length="middle" direction="hiz" rot="R180"/>
<pin name="!CE" x="-17.78" y="-15.24" length="middle" direction="in" function="dot"/>
<pin name="!OE" x="-17.78" y="-17.78" length="middle" direction="in" function="dot"/>
<pin name="!WE" x="-17.78" y="-20.32" length="middle" direction="in" function="dot"/>
<wire x1="-12.7" y1="-22.86" x2="-12.7" y2="22.86" width="0.254" layer="94"/>
<wire x1="-12.7" y1="22.86" x2="12.7" y2="22.86" width="0.254" layer="94"/>
<wire x1="12.7" y1="22.86" x2="12.7" y2="-22.86" width="0.254" layer="94"/>
<wire x1="12.7" y1="-22.86" x2="-12.7" y2="-22.86" width="0.254" layer="94"/>
<text x="-5.08" y="25.4" size="1.778" layer="95">&gt;Name</text>
<text x="-5.08" y="-25.4" size="1.778" layer="96">&gt;Value</text>
</symbol>
<symbol name="32KX8_TYP1">
<pin name="A0" x="-17.78" y="-12.7" length="middle" direction="in"/>
<pin name="A1" x="-17.78" y="-10.16" length="middle" direction="in"/>
<pin name="A2" x="-17.78" y="-7.62" length="middle" direction="in"/>
<pin name="A3" x="-17.78" y="-5.08" length="middle" direction="in"/>
<pin name="A4" x="-17.78" y="-2.54" length="middle" direction="in"/>
<pin name="A5" x="-17.78" y="0" length="middle" direction="in"/>
<pin name="A6" x="-17.78" y="2.54" length="middle" direction="in"/>
<pin name="A7" x="-17.78" y="5.08" length="middle" direction="in"/>
<pin name="A8" x="-17.78" y="7.62" length="middle" direction="in"/>
<pin name="A9" x="-17.78" y="10.16" length="middle" direction="in"/>
<pin name="A10" x="-17.78" y="12.7" length="middle" direction="in"/>
<pin name="A11" x="-17.78" y="15.24" length="middle" direction="in"/>
<pin name="A12" x="-17.78" y="17.78" length="middle" direction="in"/>
<pin name="I/O0" x="17.78" y="5.08" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O1" x="17.78" y="7.62" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O2" x="17.78" y="10.16" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O3" x="17.78" y="12.7" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O4" x="17.78" y="15.24" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O5" x="17.78" y="17.78" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O6" x="17.78" y="20.32" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O7" x="17.78" y="22.86" length="middle" direction="hiz" rot="R180"/>
<pin name="!CE" x="-17.78" y="-17.78" length="middle" direction="in" function="dot"/>
<pin name="!OE" x="-17.78" y="-20.32" length="middle" direction="in" function="dot"/>
<pin name="!WE" x="-17.78" y="-22.86" length="middle" direction="in" function="dot"/>
<wire x1="-12.7" y1="-25.4" x2="-12.7" y2="25.4" width="0.254" layer="94"/>
<wire x1="-12.7" y1="25.4" x2="12.7" y2="25.4" width="0.254" layer="94"/>
<wire x1="12.7" y1="25.4" x2="12.7" y2="-25.4" width="0.254" layer="94"/>
<wire x1="12.7" y1="-25.4" x2="-12.7" y2="-25.4" width="0.254" layer="94"/>
<text x="-5.08" y="27.94" size="1.778" layer="95">&gt;Name</text>
<text x="-5.08" y="-27.94" size="1.778" layer="96">&gt;Value</text>
<pin name="A13" x="-17.78" y="20.32" length="middle" direction="in"/>
<pin name="A14" x="-17.78" y="22.86" length="middle" direction="in"/>
</symbol>
<symbol name="128KX8_TYP1">
<pin name="A0" x="-17.78" y="-15.24" length="middle" direction="in"/>
<pin name="A1" x="-17.78" y="-12.7" length="middle" direction="in"/>
<pin name="A2" x="-17.78" y="-10.16" length="middle" direction="in"/>
<pin name="A3" x="-17.78" y="-7.62" length="middle" direction="in"/>
<pin name="A4" x="-17.78" y="-5.08" length="middle" direction="in"/>
<pin name="A5" x="-17.78" y="-2.54" length="middle" direction="in"/>
<pin name="A6" x="-17.78" y="0" length="middle" direction="in"/>
<pin name="A7" x="-17.78" y="2.54" length="middle" direction="in"/>
<pin name="A8" x="-17.78" y="5.08" length="middle" direction="in"/>
<pin name="A9" x="-17.78" y="7.62" length="middle" direction="in"/>
<pin name="A10" x="-17.78" y="10.16" length="middle" direction="in"/>
<pin name="A11" x="-17.78" y="12.7" length="middle" direction="in"/>
<pin name="A12" x="-17.78" y="15.24" length="middle" direction="in"/>
<pin name="I/O0" x="17.78" y="7.62" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O1" x="17.78" y="10.16" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O2" x="17.78" y="12.7" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O3" x="17.78" y="15.24" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O4" x="17.78" y="17.78" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O5" x="17.78" y="20.32" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O6" x="17.78" y="22.86" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O7" x="17.78" y="25.4" length="middle" direction="hiz" rot="R180"/>
<pin name="!CE" x="-17.78" y="-20.32" length="middle" direction="in" function="dot"/>
<pin name="!OE" x="-17.78" y="-22.86" length="middle" direction="in" function="dot"/>
<pin name="!WE" x="-17.78" y="-25.4" length="middle" direction="in" function="dot"/>
<wire x1="-12.7" y1="-27.94" x2="-12.7" y2="27.94" width="0.254" layer="94"/>
<wire x1="-12.7" y1="27.94" x2="12.7" y2="27.94" width="0.254" layer="94"/>
<wire x1="12.7" y1="27.94" x2="12.7" y2="-27.94" width="0.254" layer="94"/>
<wire x1="12.7" y1="-27.94" x2="-12.7" y2="-27.94" width="0.254" layer="94"/>
<text x="-5.08" y="30.48" size="1.778" layer="95">&gt;Name</text>
<text x="-5.08" y="-30.48" size="1.778" layer="96">&gt;Value</text>
<pin name="A13" x="-17.78" y="17.78" length="middle" direction="in"/>
<pin name="A14" x="-17.78" y="20.32" length="middle" direction="in"/>
<pin name="A15" x="-17.78" y="22.86" length="middle" direction="in"/>
<pin name="A16" x="-17.78" y="25.4" length="middle" direction="in"/>
</symbol>
<symbol name="128KX8_TYP2">
<pin name="A0" x="-17.78" y="-15.24" length="middle" direction="in"/>
<pin name="A1" x="-17.78" y="-12.7" length="middle" direction="in"/>
<pin name="A2" x="-17.78" y="-10.16" length="middle" direction="in"/>
<pin name="A3" x="-17.78" y="-7.62" length="middle" direction="in"/>
<pin name="A4" x="-17.78" y="-5.08" length="middle" direction="in"/>
<pin name="A5" x="-17.78" y="-2.54" length="middle" direction="in"/>
<pin name="A6" x="-17.78" y="0" length="middle" direction="in"/>
<pin name="A7" x="-17.78" y="2.54" length="middle" direction="in"/>
<pin name="A8" x="-17.78" y="5.08" length="middle" direction="in"/>
<pin name="A9" x="-17.78" y="7.62" length="middle" direction="in"/>
<pin name="A10" x="-17.78" y="10.16" length="middle" direction="in"/>
<pin name="A11" x="-17.78" y="12.7" length="middle" direction="in"/>
<pin name="A12" x="-17.78" y="15.24" length="middle" direction="in"/>
<pin name="I/O0" x="17.78" y="7.62" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O1" x="17.78" y="10.16" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O2" x="17.78" y="12.7" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O3" x="17.78" y="15.24" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O4" x="17.78" y="17.78" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O5" x="17.78" y="20.32" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O6" x="17.78" y="22.86" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O7" x="17.78" y="25.4" length="middle" direction="hiz" rot="R180"/>
<pin name="!CE" x="-17.78" y="-20.32" length="middle" direction="in" function="dot"/>
<pin name="!OE" x="-17.78" y="-25.4" length="middle" direction="in" function="dot"/>
<pin name="!WE" x="-17.78" y="-27.94" length="middle" direction="in" function="dot"/>
<wire x1="-12.7" y1="-30.48" x2="-12.7" y2="27.94" width="0.254" layer="94"/>
<wire x1="-12.7" y1="27.94" x2="12.7" y2="27.94" width="0.254" layer="94"/>
<wire x1="12.7" y1="27.94" x2="12.7" y2="-30.48" width="0.254" layer="94"/>
<wire x1="12.7" y1="-30.48" x2="-12.7" y2="-30.48" width="0.254" layer="94"/>
<text x="-5.08" y="30.48" size="1.778" layer="95">&gt;Name</text>
<text x="-5.08" y="-33.02" size="1.778" layer="96">&gt;Value</text>
<pin name="A13" x="-17.78" y="17.78" length="middle" direction="in"/>
<pin name="A14" x="-17.78" y="20.32" length="middle" direction="in"/>
<pin name="A15" x="-17.78" y="22.86" length="middle" direction="in"/>
<pin name="A16" x="-17.78" y="25.4" length="middle" direction="in"/>
<pin name="CE2" x="-17.78" y="-22.86" length="middle" direction="in"/>
</symbol>
<symbol name="256KX8_TYP1">
<pin name="A0" x="-17.78" y="-15.24" length="middle" direction="in"/>
<pin name="A1" x="-17.78" y="-12.7" length="middle" direction="in"/>
<pin name="A2" x="-17.78" y="-10.16" length="middle" direction="in"/>
<pin name="A3" x="-17.78" y="-7.62" length="middle" direction="in"/>
<pin name="A4" x="-17.78" y="-5.08" length="middle" direction="in"/>
<pin name="A5" x="-17.78" y="-2.54" length="middle" direction="in"/>
<pin name="A6" x="-17.78" y="0" length="middle" direction="in"/>
<pin name="A7" x="-17.78" y="2.54" length="middle" direction="in"/>
<pin name="A8" x="-17.78" y="5.08" length="middle" direction="in"/>
<pin name="A9" x="-17.78" y="7.62" length="middle" direction="in"/>
<pin name="A10" x="-17.78" y="10.16" length="middle" direction="in"/>
<pin name="A11" x="-17.78" y="12.7" length="middle" direction="in"/>
<pin name="A12" x="-17.78" y="15.24" length="middle" direction="in"/>
<pin name="I/O0" x="17.78" y="10.16" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O1" x="17.78" y="12.7" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O2" x="17.78" y="15.24" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O3" x="17.78" y="17.78" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O4" x="17.78" y="20.32" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O5" x="17.78" y="22.86" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O6" x="17.78" y="25.4" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O7" x="17.78" y="27.94" length="middle" direction="hiz" rot="R180"/>
<pin name="!CE" x="-17.78" y="-20.32" length="middle" direction="in" function="dot"/>
<pin name="!OE" x="-17.78" y="-22.86" length="middle" direction="in" function="dot"/>
<pin name="!WE" x="-17.78" y="-25.4" length="middle" direction="in" function="dot"/>
<wire x1="-12.7" y1="-27.94" x2="-12.7" y2="30.48" width="0.254" layer="94"/>
<wire x1="-12.7" y1="30.48" x2="12.7" y2="30.48" width="0.254" layer="94"/>
<wire x1="12.7" y1="30.48" x2="12.7" y2="-27.94" width="0.254" layer="94"/>
<wire x1="12.7" y1="-27.94" x2="-12.7" y2="-27.94" width="0.254" layer="94"/>
<text x="-5.08" y="33.02" size="1.778" layer="95">&gt;Name</text>
<text x="-5.08" y="-30.48" size="1.778" layer="96">&gt;Value</text>
<pin name="A13" x="-17.78" y="17.78" length="middle" direction="in"/>
<pin name="A14" x="-17.78" y="20.32" length="middle" direction="in"/>
<pin name="A15" x="-17.78" y="22.86" length="middle" direction="in"/>
<pin name="A16" x="-17.78" y="25.4" length="middle" direction="in"/>
<pin name="A17" x="-17.78" y="27.94" length="middle" direction="in"/>
</symbol>
<symbol name="256KX8_TYP2">
<pin name="A0" x="-17.78" y="-15.24" length="middle" direction="in"/>
<pin name="A1" x="-17.78" y="-12.7" length="middle" direction="in"/>
<pin name="A2" x="-17.78" y="-10.16" length="middle" direction="in"/>
<pin name="A3" x="-17.78" y="-7.62" length="middle" direction="in"/>
<pin name="A4" x="-17.78" y="-5.08" length="middle" direction="in"/>
<pin name="A5" x="-17.78" y="-2.54" length="middle" direction="in"/>
<pin name="A6" x="-17.78" y="0" length="middle" direction="in"/>
<pin name="A7" x="-17.78" y="2.54" length="middle" direction="in"/>
<pin name="A8" x="-17.78" y="5.08" length="middle" direction="in"/>
<pin name="A9" x="-17.78" y="7.62" length="middle" direction="in"/>
<pin name="A10" x="-17.78" y="10.16" length="middle" direction="in"/>
<pin name="A11" x="-17.78" y="12.7" length="middle" direction="in"/>
<pin name="A12" x="-17.78" y="15.24" length="middle" direction="in"/>
<pin name="I/O0" x="17.78" y="10.16" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O1" x="17.78" y="12.7" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O2" x="17.78" y="15.24" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O3" x="17.78" y="17.78" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O4" x="17.78" y="20.32" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O5" x="17.78" y="22.86" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O6" x="17.78" y="25.4" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O7" x="17.78" y="27.94" length="middle" direction="hiz" rot="R180"/>
<pin name="!CE" x="-17.78" y="-20.32" length="middle" direction="in" function="dot"/>
<pin name="!OE" x="-17.78" y="-25.4" length="middle" direction="in" function="dot"/>
<pin name="!WE" x="-17.78" y="-27.94" length="middle" direction="in" function="dot"/>
<wire x1="-12.7" y1="-30.48" x2="-12.7" y2="30.48" width="0.254" layer="94"/>
<wire x1="-12.7" y1="30.48" x2="12.7" y2="30.48" width="0.254" layer="94"/>
<wire x1="12.7" y1="30.48" x2="12.7" y2="-30.48" width="0.254" layer="94"/>
<wire x1="12.7" y1="-30.48" x2="-12.7" y2="-30.48" width="0.254" layer="94"/>
<text x="-5.08" y="33.02" size="1.778" layer="95">&gt;Name</text>
<text x="-5.08" y="-33.02" size="1.778" layer="96">&gt;Value</text>
<pin name="A13" x="-17.78" y="17.78" length="middle" direction="in"/>
<pin name="A14" x="-17.78" y="20.32" length="middle" direction="in"/>
<pin name="A15" x="-17.78" y="22.86" length="middle" direction="in"/>
<pin name="A16" x="-17.78" y="25.4" length="middle" direction="in"/>
<pin name="CE2" x="-17.78" y="-22.86" length="middle" direction="in"/>
<pin name="A17" x="-17.78" y="27.94" length="middle" direction="in"/>
</symbol>
<symbol name="512KX8_TYP1">
<pin name="A0" x="-17.78" y="-17.78" length="middle" direction="in"/>
<pin name="A1" x="-17.78" y="-15.24" length="middle" direction="in"/>
<pin name="A2" x="-17.78" y="-12.7" length="middle" direction="in"/>
<pin name="A3" x="-17.78" y="-10.16" length="middle" direction="in"/>
<pin name="A4" x="-17.78" y="-7.62" length="middle" direction="in"/>
<pin name="A5" x="-17.78" y="-5.08" length="middle" direction="in"/>
<pin name="A6" x="-17.78" y="-2.54" length="middle" direction="in"/>
<pin name="A7" x="-17.78" y="0" length="middle" direction="in"/>
<pin name="A8" x="-17.78" y="2.54" length="middle" direction="in"/>
<pin name="A9" x="-17.78" y="5.08" length="middle" direction="in"/>
<pin name="A10" x="-17.78" y="7.62" length="middle" direction="in"/>
<pin name="A11" x="-17.78" y="10.16" length="middle" direction="in"/>
<pin name="A12" x="-17.78" y="12.7" length="middle" direction="in"/>
<pin name="I/O0" x="17.78" y="10.16" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O1" x="17.78" y="12.7" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O2" x="17.78" y="15.24" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O3" x="17.78" y="17.78" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O4" x="17.78" y="20.32" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O5" x="17.78" y="22.86" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O6" x="17.78" y="25.4" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O7" x="17.78" y="27.94" length="middle" direction="hiz" rot="R180"/>
<pin name="!CE" x="-17.78" y="-22.86" length="middle" direction="in" function="dot"/>
<pin name="!OE" x="-17.78" y="-25.4" length="middle" direction="in" function="dot"/>
<pin name="!WE" x="-17.78" y="-27.94" length="middle" direction="in" function="dot"/>
<wire x1="-12.7" y1="-30.48" x2="-12.7" y2="30.48" width="0.254" layer="94"/>
<wire x1="-12.7" y1="30.48" x2="12.7" y2="30.48" width="0.254" layer="94"/>
<wire x1="12.7" y1="30.48" x2="12.7" y2="-30.48" width="0.254" layer="94"/>
<wire x1="12.7" y1="-30.48" x2="-12.7" y2="-30.48" width="0.254" layer="94"/>
<text x="-5.08" y="33.02" size="1.778" layer="95">&gt;Name</text>
<text x="-5.08" y="-33.02" size="1.778" layer="96">&gt;Value</text>
<pin name="A13" x="-17.78" y="15.24" length="middle" direction="in"/>
<pin name="A14" x="-17.78" y="17.78" length="middle" direction="in"/>
<pin name="A15" x="-17.78" y="20.32" length="middle" direction="in"/>
<pin name="A16" x="-17.78" y="22.86" length="middle" direction="in"/>
<pin name="A17" x="-17.78" y="25.4" length="middle" direction="in"/>
<pin name="A18" x="-17.78" y="27.94" length="middle" direction="in"/>
</symbol>
<symbol name="1024KX8_TYP1">
<pin name="A0" x="-17.78" y="-17.78" length="middle" direction="in"/>
<pin name="A1" x="-17.78" y="-15.24" length="middle" direction="in"/>
<pin name="A2" x="-17.78" y="-12.7" length="middle" direction="in"/>
<pin name="A3" x="-17.78" y="-10.16" length="middle" direction="in"/>
<pin name="A4" x="-17.78" y="-7.62" length="middle" direction="in"/>
<pin name="A5" x="-17.78" y="-5.08" length="middle" direction="in"/>
<pin name="A6" x="-17.78" y="-2.54" length="middle" direction="in"/>
<pin name="A7" x="-17.78" y="0" length="middle" direction="in"/>
<pin name="A8" x="-17.78" y="2.54" length="middle" direction="in"/>
<pin name="A9" x="-17.78" y="5.08" length="middle" direction="in"/>
<pin name="A10" x="-17.78" y="7.62" length="middle" direction="in"/>
<pin name="A11" x="-17.78" y="10.16" length="middle" direction="in"/>
<pin name="A12" x="-17.78" y="12.7" length="middle" direction="in"/>
<pin name="I/O0" x="17.78" y="12.7" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O1" x="17.78" y="15.24" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O2" x="17.78" y="17.78" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O3" x="17.78" y="20.32" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O4" x="17.78" y="22.86" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O5" x="17.78" y="25.4" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O6" x="17.78" y="27.94" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O7" x="17.78" y="30.48" length="middle" direction="hiz" rot="R180"/>
<pin name="!CE" x="-17.78" y="-22.86" length="middle" direction="in" function="dot"/>
<pin name="!OE" x="-17.78" y="-25.4" length="middle" direction="in" function="dot"/>
<pin name="!WE" x="-17.78" y="-27.94" length="middle" direction="in" function="dot"/>
<wire x1="-12.7" y1="-30.48" x2="-12.7" y2="33.02" width="0.254" layer="94"/>
<wire x1="-12.7" y1="33.02" x2="12.7" y2="33.02" width="0.254" layer="94"/>
<wire x1="12.7" y1="33.02" x2="12.7" y2="-30.48" width="0.254" layer="94"/>
<wire x1="12.7" y1="-30.48" x2="-12.7" y2="-30.48" width="0.254" layer="94"/>
<text x="-5.08" y="35.56" size="1.778" layer="95">&gt;Name</text>
<text x="-5.08" y="-33.02" size="1.778" layer="96">&gt;Value</text>
<pin name="A13" x="-17.78" y="15.24" length="middle" direction="in"/>
<pin name="A14" x="-17.78" y="17.78" length="middle" direction="in"/>
<pin name="A15" x="-17.78" y="20.32" length="middle" direction="in"/>
<pin name="A16" x="-17.78" y="22.86" length="middle" direction="in"/>
<pin name="A17" x="-17.78" y="25.4" length="middle" direction="in"/>
<pin name="A18" x="-17.78" y="27.94" length="middle" direction="in"/>
<pin name="A19" x="-17.78" y="30.48" length="middle" direction="in"/>
</symbol>
<symbol name="1024KX8_TYP2">
<pin name="A0" x="-17.78" y="-17.78" length="middle" direction="in"/>
<pin name="A1" x="-17.78" y="-15.24" length="middle" direction="in"/>
<pin name="A2" x="-17.78" y="-12.7" length="middle" direction="in"/>
<pin name="A3" x="-17.78" y="-10.16" length="middle" direction="in"/>
<pin name="A4" x="-17.78" y="-7.62" length="middle" direction="in"/>
<pin name="A5" x="-17.78" y="-5.08" length="middle" direction="in"/>
<pin name="A6" x="-17.78" y="-2.54" length="middle" direction="in"/>
<pin name="A7" x="-17.78" y="0" length="middle" direction="in"/>
<pin name="A8" x="-17.78" y="2.54" length="middle" direction="in"/>
<pin name="A9" x="-17.78" y="5.08" length="middle" direction="in"/>
<pin name="A10" x="-17.78" y="7.62" length="middle" direction="in"/>
<pin name="A11" x="-17.78" y="10.16" length="middle" direction="in"/>
<pin name="A12" x="-17.78" y="12.7" length="middle" direction="in"/>
<pin name="I/O0" x="17.78" y="12.7" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O1" x="17.78" y="15.24" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O2" x="17.78" y="17.78" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O3" x="17.78" y="20.32" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O4" x="17.78" y="22.86" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O5" x="17.78" y="25.4" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O6" x="17.78" y="27.94" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O7" x="17.78" y="30.48" length="middle" direction="hiz" rot="R180"/>
<pin name="!CE" x="-17.78" y="-22.86" length="middle" direction="in" function="dot"/>
<pin name="!OE" x="-17.78" y="-27.94" length="middle" direction="in" function="dot"/>
<pin name="!WE" x="-17.78" y="-30.48" length="middle" direction="in" function="dot"/>
<wire x1="-12.7" y1="-33.02" x2="-12.7" y2="33.02" width="0.254" layer="94"/>
<wire x1="-12.7" y1="33.02" x2="12.7" y2="33.02" width="0.254" layer="94"/>
<wire x1="12.7" y1="33.02" x2="12.7" y2="-33.02" width="0.254" layer="94"/>
<wire x1="12.7" y1="-33.02" x2="-12.7" y2="-33.02" width="0.254" layer="94"/>
<text x="-5.08" y="35.56" size="1.778" layer="95">&gt;Name</text>
<text x="-5.08" y="-35.56" size="1.778" layer="96">&gt;Value</text>
<pin name="A13" x="-17.78" y="15.24" length="middle" direction="in"/>
<pin name="A14" x="-17.78" y="17.78" length="middle" direction="in"/>
<pin name="A15" x="-17.78" y="20.32" length="middle" direction="in"/>
<pin name="A16" x="-17.78" y="22.86" length="middle" direction="in"/>
<pin name="A17" x="-17.78" y="25.4" length="middle" direction="in"/>
<pin name="A18" x="-17.78" y="27.94" length="middle" direction="in"/>
<pin name="A19" x="-17.78" y="30.48" length="middle" direction="in"/>
<pin name="CE2" x="-17.78" y="-25.4" length="middle" direction="in"/>
</symbol>
<symbol name="2048KX8_TYP1">
<pin name="A0" x="-17.78" y="-20.32" length="middle" direction="in"/>
<pin name="A1" x="-17.78" y="-17.78" length="middle" direction="in"/>
<pin name="A2" x="-17.78" y="-15.24" length="middle" direction="in"/>
<pin name="A3" x="-17.78" y="-12.7" length="middle" direction="in"/>
<pin name="A4" x="-17.78" y="-10.16" length="middle" direction="in"/>
<pin name="A5" x="-17.78" y="-7.62" length="middle" direction="in"/>
<pin name="A6" x="-17.78" y="-5.08" length="middle" direction="in"/>
<pin name="A7" x="-17.78" y="-2.54" length="middle" direction="in"/>
<pin name="A8" x="-17.78" y="0" length="middle" direction="in"/>
<pin name="A9" x="-17.78" y="2.54" length="middle" direction="in"/>
<pin name="A10" x="-17.78" y="5.08" length="middle" direction="in"/>
<pin name="A11" x="-17.78" y="7.62" length="middle" direction="in"/>
<pin name="A12" x="-17.78" y="10.16" length="middle" direction="in"/>
<pin name="I/O0" x="17.78" y="12.7" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O1" x="17.78" y="15.24" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O2" x="17.78" y="17.78" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O3" x="17.78" y="20.32" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O4" x="17.78" y="22.86" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O5" x="17.78" y="25.4" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O6" x="17.78" y="27.94" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O7" x="17.78" y="30.48" length="middle" direction="hiz" rot="R180"/>
<pin name="!CE" x="-17.78" y="-25.4" length="middle" direction="in" function="dot"/>
<pin name="!OE" x="-17.78" y="-27.94" length="middle" direction="in" function="dot"/>
<pin name="!WE" x="-17.78" y="-30.48" length="middle" direction="in" function="dot"/>
<wire x1="-12.7" y1="-33.02" x2="-12.7" y2="33.02" width="0.254" layer="94"/>
<wire x1="-12.7" y1="33.02" x2="12.7" y2="33.02" width="0.254" layer="94"/>
<wire x1="12.7" y1="33.02" x2="12.7" y2="-33.02" width="0.254" layer="94"/>
<wire x1="12.7" y1="-33.02" x2="-12.7" y2="-33.02" width="0.254" layer="94"/>
<text x="-5.08" y="35.56" size="1.778" layer="95">&gt;Name</text>
<text x="-5.08" y="-35.56" size="1.778" layer="96">&gt;Value</text>
<pin name="A13" x="-17.78" y="12.7" length="middle" direction="in"/>
<pin name="A14" x="-17.78" y="15.24" length="middle" direction="in"/>
<pin name="A15" x="-17.78" y="17.78" length="middle" direction="in"/>
<pin name="A16" x="-17.78" y="20.32" length="middle" direction="in"/>
<pin name="A17" x="-17.78" y="22.86" length="middle" direction="in"/>
<pin name="A18" x="-17.78" y="25.4" length="middle" direction="in"/>
<pin name="A19" x="-17.78" y="27.94" length="middle" direction="in"/>
<pin name="A20" x="-17.78" y="30.48" length="middle" direction="in"/>
</symbol>
<symbol name="2048KX8_TYP2">
<pin name="A0" x="-17.78" y="-20.32" length="middle" direction="in"/>
<pin name="A1" x="-17.78" y="-17.78" length="middle" direction="in"/>
<pin name="A2" x="-17.78" y="-15.24" length="middle" direction="in"/>
<pin name="A3" x="-17.78" y="-12.7" length="middle" direction="in"/>
<pin name="A4" x="-17.78" y="-10.16" length="middle" direction="in"/>
<pin name="A5" x="-17.78" y="-7.62" length="middle" direction="in"/>
<pin name="A6" x="-17.78" y="-5.08" length="middle" direction="in"/>
<pin name="A7" x="-17.78" y="-2.54" length="middle" direction="in"/>
<pin name="A8" x="-17.78" y="0" length="middle" direction="in"/>
<pin name="A9" x="-17.78" y="2.54" length="middle" direction="in"/>
<pin name="A10" x="-17.78" y="5.08" length="middle" direction="in"/>
<pin name="A11" x="-17.78" y="7.62" length="middle" direction="in"/>
<pin name="A12" x="-17.78" y="10.16" length="middle" direction="in"/>
<pin name="I/O0" x="17.78" y="12.7" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O1" x="17.78" y="15.24" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O2" x="17.78" y="17.78" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O3" x="17.78" y="20.32" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O4" x="17.78" y="22.86" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O5" x="17.78" y="25.4" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O6" x="17.78" y="27.94" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O7" x="17.78" y="30.48" length="middle" direction="hiz" rot="R180"/>
<pin name="!CE" x="-17.78" y="-25.4" length="middle" direction="in" function="dot"/>
<pin name="!OE" x="-17.78" y="-30.48" length="middle" direction="in" function="dot"/>
<pin name="!WE" x="-17.78" y="-33.02" length="middle" direction="in" function="dot"/>
<wire x1="-12.7" y1="-35.56" x2="-12.7" y2="33.02" width="0.254" layer="94"/>
<wire x1="-12.7" y1="33.02" x2="12.7" y2="33.02" width="0.254" layer="94"/>
<wire x1="12.7" y1="33.02" x2="12.7" y2="-35.56" width="0.254" layer="94"/>
<wire x1="12.7" y1="-35.56" x2="-12.7" y2="-35.56" width="0.254" layer="94"/>
<text x="-5.08" y="35.56" size="1.778" layer="95">&gt;Name</text>
<text x="-5.08" y="-38.1" size="1.778" layer="96">&gt;Value</text>
<pin name="A13" x="-17.78" y="12.7" length="middle" direction="in"/>
<pin name="A14" x="-17.78" y="15.24" length="middle" direction="in"/>
<pin name="A15" x="-17.78" y="17.78" length="middle" direction="in"/>
<pin name="A16" x="-17.78" y="20.32" length="middle" direction="in"/>
<pin name="A17" x="-17.78" y="22.86" length="middle" direction="in"/>
<pin name="A18" x="-17.78" y="25.4" length="middle" direction="in"/>
<pin name="A19" x="-17.78" y="27.94" length="middle" direction="in"/>
<pin name="A20" x="-17.78" y="30.48" length="middle" direction="in"/>
<pin name="CE2" x="-17.78" y="-27.94" length="middle" direction="in"/>
</symbol>
<symbol name="32KX16_TYP1">
<pin name="A0" x="-17.78" y="-10.16" length="middle" direction="in"/>
<pin name="A1" x="-17.78" y="-7.62" length="middle" direction="in"/>
<pin name="A2" x="-17.78" y="-5.08" length="middle" direction="in"/>
<pin name="A3" x="-17.78" y="-2.54" length="middle" direction="in"/>
<pin name="A4" x="-17.78" y="0" length="middle" direction="in"/>
<pin name="A5" x="-17.78" y="2.54" length="middle" direction="in"/>
<pin name="A6" x="-17.78" y="5.08" length="middle" direction="in"/>
<pin name="A7" x="-17.78" y="7.62" length="middle" direction="in"/>
<pin name="A8" x="-17.78" y="10.16" length="middle" direction="in"/>
<pin name="A9" x="-17.78" y="12.7" length="middle" direction="in"/>
<pin name="A10" x="-17.78" y="15.24" length="middle" direction="in"/>
<pin name="A11" x="-17.78" y="17.78" length="middle" direction="in"/>
<pin name="A12" x="-17.78" y="20.32" length="middle" direction="in"/>
<pin name="I/O0" x="17.78" y="-12.7" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O1" x="17.78" y="-10.16" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O2" x="17.78" y="-7.62" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O3" x="17.78" y="-5.08" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O4" x="17.78" y="-2.54" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O5" x="17.78" y="0" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O6" x="17.78" y="2.54" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O7" x="17.78" y="5.08" length="middle" direction="hiz" rot="R180"/>
<pin name="!CE" x="-17.78" y="-15.24" length="middle" direction="in" function="dot"/>
<pin name="!OE" x="-17.78" y="-17.78" length="middle" direction="in" function="dot"/>
<pin name="!WE" x="-17.78" y="-20.32" length="middle" direction="in" function="dot"/>
<wire x1="-12.7" y1="-27.94" x2="-12.7" y2="27.94" width="0.254" layer="94"/>
<wire x1="-12.7" y1="27.94" x2="12.7" y2="27.94" width="0.254" layer="94"/>
<wire x1="12.7" y1="27.94" x2="12.7" y2="-27.94" width="0.254" layer="94"/>
<wire x1="12.7" y1="-27.94" x2="-12.7" y2="-27.94" width="0.254" layer="94"/>
<text x="-5.08" y="30.48" size="1.778" layer="95">&gt;Name</text>
<text x="-5.08" y="-30.48" size="1.778" layer="96">&gt;Value</text>
<pin name="A13" x="-17.78" y="22.86" length="middle" direction="in"/>
<pin name="A14" x="-17.78" y="25.4" length="middle" direction="in"/>
<pin name="!UB" x="-17.78" y="-22.86" length="middle" direction="in" function="dot"/>
<pin name="!LB" x="-17.78" y="-25.4" length="middle" direction="in" function="dot"/>
<pin name="I/O8" x="17.78" y="7.62" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O9" x="17.78" y="10.16" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O10" x="17.78" y="12.7" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O11" x="17.78" y="15.24" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O12" x="17.78" y="17.78" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O13" x="17.78" y="20.32" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O14" x="17.78" y="22.86" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O15" x="17.78" y="25.4" length="middle" direction="hiz" rot="R180"/>
</symbol>
<symbol name="64KX16_TYP1">
<pin name="A0" x="-17.78" y="-10.16" length="middle" direction="in"/>
<pin name="A1" x="-17.78" y="-7.62" length="middle" direction="in"/>
<pin name="A2" x="-17.78" y="-5.08" length="middle" direction="in"/>
<pin name="A3" x="-17.78" y="-2.54" length="middle" direction="in"/>
<pin name="A4" x="-17.78" y="0" length="middle" direction="in"/>
<pin name="A5" x="-17.78" y="2.54" length="middle" direction="in"/>
<pin name="A6" x="-17.78" y="5.08" length="middle" direction="in"/>
<pin name="A7" x="-17.78" y="7.62" length="middle" direction="in"/>
<pin name="A8" x="-17.78" y="10.16" length="middle" direction="in"/>
<pin name="A9" x="-17.78" y="12.7" length="middle" direction="in"/>
<pin name="A10" x="-17.78" y="15.24" length="middle" direction="in"/>
<pin name="A11" x="-17.78" y="17.78" length="middle" direction="in"/>
<pin name="A12" x="-17.78" y="20.32" length="middle" direction="in"/>
<pin name="I/O0" x="17.78" y="-10.16" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O1" x="17.78" y="-7.62" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O2" x="17.78" y="-5.08" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O3" x="17.78" y="-2.54" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O4" x="17.78" y="0" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O5" x="17.78" y="2.54" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O6" x="17.78" y="5.08" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O7" x="17.78" y="7.62" length="middle" direction="hiz" rot="R180"/>
<pin name="!CE" x="-17.78" y="-15.24" length="middle" direction="in" function="dot"/>
<pin name="!OE" x="-17.78" y="-17.78" length="middle" direction="in" function="dot"/>
<pin name="!WE" x="-17.78" y="-20.32" length="middle" direction="in" function="dot"/>
<wire x1="-12.7" y1="-27.94" x2="-12.7" y2="30.48" width="0.254" layer="94"/>
<wire x1="-12.7" y1="30.48" x2="12.7" y2="30.48" width="0.254" layer="94"/>
<wire x1="12.7" y1="30.48" x2="12.7" y2="-27.94" width="0.254" layer="94"/>
<wire x1="12.7" y1="-27.94" x2="-12.7" y2="-27.94" width="0.254" layer="94"/>
<text x="-5.08" y="33.02" size="1.778" layer="95">&gt;Name</text>
<text x="-5.08" y="-30.48" size="1.778" layer="96">&gt;Value</text>
<pin name="A13" x="-17.78" y="22.86" length="middle" direction="in"/>
<pin name="A14" x="-17.78" y="25.4" length="middle" direction="in"/>
<pin name="!UB" x="-17.78" y="-22.86" length="middle" direction="in" function="dot"/>
<pin name="!LB" x="-17.78" y="-25.4" length="middle" direction="in" function="dot"/>
<pin name="I/O8" x="17.78" y="10.16" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O9" x="17.78" y="12.7" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O10" x="17.78" y="15.24" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O11" x="17.78" y="17.78" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O12" x="17.78" y="20.32" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O13" x="17.78" y="22.86" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O14" x="17.78" y="25.4" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O15" x="17.78" y="27.94" length="middle" direction="hiz" rot="R180"/>
<pin name="A15" x="-17.78" y="27.94" length="middle" direction="in"/>
</symbol>
<symbol name="64KX16_TYP2">
<pin name="A0" x="-17.78" y="-10.16" length="middle" direction="in"/>
<pin name="A1" x="-17.78" y="-7.62" length="middle" direction="in"/>
<pin name="A2" x="-17.78" y="-5.08" length="middle" direction="in"/>
<pin name="A3" x="-17.78" y="-2.54" length="middle" direction="in"/>
<pin name="A4" x="-17.78" y="0" length="middle" direction="in"/>
<pin name="A5" x="-17.78" y="2.54" length="middle" direction="in"/>
<pin name="A6" x="-17.78" y="5.08" length="middle" direction="in"/>
<pin name="A7" x="-17.78" y="7.62" length="middle" direction="in"/>
<pin name="A8" x="-17.78" y="10.16" length="middle" direction="in"/>
<pin name="A9" x="-17.78" y="12.7" length="middle" direction="in"/>
<pin name="A10" x="-17.78" y="15.24" length="middle" direction="in"/>
<pin name="A11" x="-17.78" y="17.78" length="middle" direction="in"/>
<pin name="A12" x="-17.78" y="20.32" length="middle" direction="in"/>
<pin name="I/O0" x="17.78" y="-10.16" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O1" x="17.78" y="-7.62" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O2" x="17.78" y="-5.08" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O3" x="17.78" y="-2.54" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O4" x="17.78" y="0" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O5" x="17.78" y="2.54" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O6" x="17.78" y="5.08" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O7" x="17.78" y="7.62" length="middle" direction="hiz" rot="R180"/>
<pin name="!CE" x="-17.78" y="-15.24" length="middle" direction="in" function="dot"/>
<pin name="!OE" x="-17.78" y="-20.32" length="middle" direction="in" function="dot"/>
<pin name="!WE" x="-17.78" y="-22.86" length="middle" direction="in" function="dot"/>
<wire x1="-12.7" y1="-30.48" x2="-12.7" y2="30.48" width="0.254" layer="94"/>
<wire x1="-12.7" y1="30.48" x2="12.7" y2="30.48" width="0.254" layer="94"/>
<wire x1="12.7" y1="30.48" x2="12.7" y2="-30.48" width="0.254" layer="94"/>
<wire x1="12.7" y1="-30.48" x2="-12.7" y2="-30.48" width="0.254" layer="94"/>
<text x="-5.08" y="33.02" size="1.778" layer="95">&gt;Name</text>
<text x="-5.08" y="-33.02" size="1.778" layer="96">&gt;Value</text>
<pin name="A13" x="-17.78" y="22.86" length="middle" direction="in"/>
<pin name="A14" x="-17.78" y="25.4" length="middle" direction="in"/>
<pin name="!UB" x="-17.78" y="-25.4" length="middle" direction="in" function="dot"/>
<pin name="!LB" x="-17.78" y="-27.94" length="middle" direction="in" function="dot"/>
<pin name="I/O8" x="17.78" y="10.16" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O9" x="17.78" y="12.7" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O10" x="17.78" y="15.24" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O11" x="17.78" y="17.78" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O12" x="17.78" y="20.32" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O13" x="17.78" y="22.86" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O14" x="17.78" y="25.4" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O15" x="17.78" y="27.94" length="middle" direction="hiz" rot="R180"/>
<pin name="A15" x="-17.78" y="27.94" length="middle" direction="in"/>
<pin name="CE2" x="-17.78" y="-17.78" length="middle" direction="in"/>
</symbol>
<symbol name="128KX16_TYP1">
<pin name="A0" x="-17.78" y="-10.16" length="middle" direction="in"/>
<pin name="A1" x="-17.78" y="-7.62" length="middle" direction="in"/>
<pin name="A2" x="-17.78" y="-5.08" length="middle" direction="in"/>
<pin name="A3" x="-17.78" y="-2.54" length="middle" direction="in"/>
<pin name="A4" x="-17.78" y="0" length="middle" direction="in"/>
<pin name="A5" x="-17.78" y="2.54" length="middle" direction="in"/>
<pin name="A6" x="-17.78" y="5.08" length="middle" direction="in"/>
<pin name="A7" x="-17.78" y="7.62" length="middle" direction="in"/>
<pin name="A8" x="-17.78" y="10.16" length="middle" direction="in"/>
<pin name="A9" x="-17.78" y="12.7" length="middle" direction="in"/>
<pin name="A10" x="-17.78" y="15.24" length="middle" direction="in"/>
<pin name="A11" x="-17.78" y="17.78" length="middle" direction="in"/>
<pin name="A12" x="-17.78" y="20.32" length="middle" direction="in"/>
<pin name="I/O0" x="17.78" y="-7.62" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O1" x="17.78" y="-5.08" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O2" x="17.78" y="-2.54" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O3" x="17.78" y="0" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O4" x="17.78" y="2.54" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O5" x="17.78" y="5.08" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O6" x="17.78" y="7.62" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O7" x="17.78" y="10.16" length="middle" direction="hiz" rot="R180"/>
<pin name="!CE" x="-17.78" y="-15.24" length="middle" direction="in" function="dot"/>
<pin name="!OE" x="-17.78" y="-17.78" length="middle" direction="in" function="dot"/>
<pin name="!WE" x="-17.78" y="-20.32" length="middle" direction="in" function="dot"/>
<wire x1="-12.7" y1="-27.94" x2="-12.7" y2="33.02" width="0.254" layer="94"/>
<wire x1="-12.7" y1="33.02" x2="12.7" y2="33.02" width="0.254" layer="94"/>
<wire x1="12.7" y1="33.02" x2="12.7" y2="-27.94" width="0.254" layer="94"/>
<wire x1="12.7" y1="-27.94" x2="-12.7" y2="-27.94" width="0.254" layer="94"/>
<text x="-5.08" y="35.56" size="1.778" layer="95">&gt;Name</text>
<text x="-5.08" y="-30.48" size="1.778" layer="96">&gt;Value</text>
<pin name="A13" x="-17.78" y="22.86" length="middle" direction="in"/>
<pin name="A14" x="-17.78" y="25.4" length="middle" direction="in"/>
<pin name="!UB" x="-17.78" y="-22.86" length="middle" direction="in" function="dot"/>
<pin name="!LB" x="-17.78" y="-25.4" length="middle" direction="in" function="dot"/>
<pin name="I/O8" x="17.78" y="12.7" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O9" x="17.78" y="15.24" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O10" x="17.78" y="17.78" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O11" x="17.78" y="20.32" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O12" x="17.78" y="22.86" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O13" x="17.78" y="25.4" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O14" x="17.78" y="27.94" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O15" x="17.78" y="30.48" length="middle" direction="hiz" rot="R180"/>
<pin name="A15" x="-17.78" y="27.94" length="middle" direction="in"/>
<pin name="A16" x="-17.78" y="30.48" length="middle" direction="in"/>
</symbol>
<symbol name="128KX16_TYP2">
<pin name="A0" x="-17.78" y="-10.16" length="middle" direction="in"/>
<pin name="A1" x="-17.78" y="-7.62" length="middle" direction="in"/>
<pin name="A2" x="-17.78" y="-5.08" length="middle" direction="in"/>
<pin name="A3" x="-17.78" y="-2.54" length="middle" direction="in"/>
<pin name="A4" x="-17.78" y="0" length="middle" direction="in"/>
<pin name="A5" x="-17.78" y="2.54" length="middle" direction="in"/>
<pin name="A6" x="-17.78" y="5.08" length="middle" direction="in"/>
<pin name="A7" x="-17.78" y="7.62" length="middle" direction="in"/>
<pin name="A8" x="-17.78" y="10.16" length="middle" direction="in"/>
<pin name="A9" x="-17.78" y="12.7" length="middle" direction="in"/>
<pin name="A10" x="-17.78" y="15.24" length="middle" direction="in"/>
<pin name="A11" x="-17.78" y="17.78" length="middle" direction="in"/>
<pin name="A12" x="-17.78" y="20.32" length="middle" direction="in"/>
<pin name="I/O0" x="17.78" y="-7.62" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O1" x="17.78" y="-5.08" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O2" x="17.78" y="-2.54" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O3" x="17.78" y="0" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O4" x="17.78" y="2.54" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O5" x="17.78" y="5.08" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O6" x="17.78" y="7.62" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O7" x="17.78" y="10.16" length="middle" direction="hiz" rot="R180"/>
<pin name="!CE" x="-17.78" y="-15.24" length="middle" direction="in" function="dot"/>
<pin name="!OE" x="-17.78" y="-20.32" length="middle" direction="in" function="dot"/>
<pin name="!WE" x="-17.78" y="-22.86" length="middle" direction="in" function="dot"/>
<wire x1="-12.7" y1="-30.48" x2="-12.7" y2="33.02" width="0.254" layer="94"/>
<wire x1="-12.7" y1="33.02" x2="12.7" y2="33.02" width="0.254" layer="94"/>
<wire x1="12.7" y1="33.02" x2="12.7" y2="-30.48" width="0.254" layer="94"/>
<wire x1="12.7" y1="-30.48" x2="-12.7" y2="-30.48" width="0.254" layer="94"/>
<text x="-5.08" y="35.56" size="1.778" layer="95">&gt;Name</text>
<text x="-5.08" y="-33.02" size="1.778" layer="96">&gt;Value</text>
<pin name="A13" x="-17.78" y="22.86" length="middle" direction="in"/>
<pin name="A14" x="-17.78" y="25.4" length="middle" direction="in"/>
<pin name="!UB" x="-17.78" y="-25.4" length="middle" direction="in" function="dot"/>
<pin name="!LB" x="-17.78" y="-27.94" length="middle" direction="in" function="dot"/>
<pin name="I/O8" x="17.78" y="12.7" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O9" x="17.78" y="15.24" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O10" x="17.78" y="17.78" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O11" x="17.78" y="20.32" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O12" x="17.78" y="22.86" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O13" x="17.78" y="25.4" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O14" x="17.78" y="27.94" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O15" x="17.78" y="30.48" length="middle" direction="hiz" rot="R180"/>
<pin name="A15" x="-17.78" y="27.94" length="middle" direction="in"/>
<pin name="A16" x="-17.78" y="30.48" length="middle" direction="in"/>
<pin name="CE2" x="-17.78" y="-17.78" length="middle" direction="in"/>
</symbol>
<symbol name="256KX16_TYP1">
<pin name="A0" x="-17.78" y="-12.7" length="middle" direction="in"/>
<pin name="A1" x="-17.78" y="-10.16" length="middle" direction="in"/>
<pin name="A2" x="-17.78" y="-7.62" length="middle" direction="in"/>
<pin name="A3" x="-17.78" y="-5.08" length="middle" direction="in"/>
<pin name="A4" x="-17.78" y="-2.54" length="middle" direction="in"/>
<pin name="A5" x="-17.78" y="0" length="middle" direction="in"/>
<pin name="A6" x="-17.78" y="2.54" length="middle" direction="in"/>
<pin name="A7" x="-17.78" y="5.08" length="middle" direction="in"/>
<pin name="A8" x="-17.78" y="7.62" length="middle" direction="in"/>
<pin name="A9" x="-17.78" y="10.16" length="middle" direction="in"/>
<pin name="A10" x="-17.78" y="12.7" length="middle" direction="in"/>
<pin name="A11" x="-17.78" y="15.24" length="middle" direction="in"/>
<pin name="A12" x="-17.78" y="17.78" length="middle" direction="in"/>
<pin name="I/O0" x="17.78" y="-7.62" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O1" x="17.78" y="-5.08" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O2" x="17.78" y="-2.54" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O3" x="17.78" y="0" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O4" x="17.78" y="2.54" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O5" x="17.78" y="5.08" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O6" x="17.78" y="7.62" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O7" x="17.78" y="10.16" length="middle" direction="hiz" rot="R180"/>
<pin name="!CE" x="-17.78" y="-17.78" length="middle" direction="in" function="dot"/>
<pin name="!OE" x="-17.78" y="-20.32" length="middle" direction="in" function="dot"/>
<pin name="!WE" x="-17.78" y="-22.86" length="middle" direction="in" function="dot"/>
<wire x1="-12.7" y1="-30.48" x2="-12.7" y2="33.02" width="0.254" layer="94"/>
<wire x1="-12.7" y1="33.02" x2="12.7" y2="33.02" width="0.254" layer="94"/>
<wire x1="12.7" y1="33.02" x2="12.7" y2="-30.48" width="0.254" layer="94"/>
<wire x1="12.7" y1="-30.48" x2="-12.7" y2="-30.48" width="0.254" layer="94"/>
<text x="-5.08" y="35.56" size="1.778" layer="95">&gt;Name</text>
<text x="-5.08" y="-33.02" size="1.778" layer="96">&gt;Value</text>
<pin name="A13" x="-17.78" y="20.32" length="middle" direction="in"/>
<pin name="A14" x="-17.78" y="22.86" length="middle" direction="in"/>
<pin name="!UB" x="-17.78" y="-25.4" length="middle" direction="in" function="dot"/>
<pin name="!LB" x="-17.78" y="-27.94" length="middle" direction="in" function="dot"/>
<pin name="I/O8" x="17.78" y="12.7" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O9" x="17.78" y="15.24" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O10" x="17.78" y="17.78" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O11" x="17.78" y="20.32" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O12" x="17.78" y="22.86" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O13" x="17.78" y="25.4" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O14" x="17.78" y="27.94" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O15" x="17.78" y="30.48" length="middle" direction="hiz" rot="R180"/>
<pin name="A15" x="-17.78" y="25.4" length="middle" direction="in"/>
<pin name="A16" x="-17.78" y="27.94" length="middle" direction="in"/>
<pin name="A17" x="-17.78" y="30.48" length="middle" direction="in"/>
</symbol>
<symbol name="256KX16_TYP2">
<pin name="A0" x="-17.78" y="-12.7" length="middle" direction="in"/>
<pin name="A1" x="-17.78" y="-10.16" length="middle" direction="in"/>
<pin name="A2" x="-17.78" y="-7.62" length="middle" direction="in"/>
<pin name="A3" x="-17.78" y="-5.08" length="middle" direction="in"/>
<pin name="A4" x="-17.78" y="-2.54" length="middle" direction="in"/>
<pin name="A5" x="-17.78" y="0" length="middle" direction="in"/>
<pin name="A6" x="-17.78" y="2.54" length="middle" direction="in"/>
<pin name="A7" x="-17.78" y="5.08" length="middle" direction="in"/>
<pin name="A8" x="-17.78" y="7.62" length="middle" direction="in"/>
<pin name="A9" x="-17.78" y="10.16" length="middle" direction="in"/>
<pin name="A10" x="-17.78" y="12.7" length="middle" direction="in"/>
<pin name="A11" x="-17.78" y="15.24" length="middle" direction="in"/>
<pin name="A12" x="-17.78" y="17.78" length="middle" direction="in"/>
<pin name="I/O0" x="17.78" y="-7.62" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O1" x="17.78" y="-5.08" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O2" x="17.78" y="-2.54" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O3" x="17.78" y="0" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O4" x="17.78" y="2.54" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O5" x="17.78" y="5.08" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O6" x="17.78" y="7.62" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O7" x="17.78" y="10.16" length="middle" direction="hiz" rot="R180"/>
<pin name="!CE" x="-17.78" y="-17.78" length="middle" direction="in" function="dot"/>
<pin name="!OE" x="-17.78" y="-22.86" length="middle" direction="in" function="dot"/>
<pin name="!WE" x="-17.78" y="-25.4" length="middle" direction="in" function="dot"/>
<wire x1="-12.7" y1="-33.02" x2="-12.7" y2="33.02" width="0.254" layer="94"/>
<wire x1="-12.7" y1="33.02" x2="12.7" y2="33.02" width="0.254" layer="94"/>
<wire x1="12.7" y1="33.02" x2="12.7" y2="-33.02" width="0.254" layer="94"/>
<wire x1="12.7" y1="-33.02" x2="-12.7" y2="-33.02" width="0.254" layer="94"/>
<text x="-5.08" y="35.56" size="1.778" layer="95">&gt;Name</text>
<text x="-5.08" y="-35.56" size="1.778" layer="96">&gt;Value</text>
<pin name="A13" x="-17.78" y="20.32" length="middle" direction="in"/>
<pin name="A14" x="-17.78" y="22.86" length="middle" direction="in"/>
<pin name="!UB" x="-17.78" y="-27.94" length="middle" direction="in" function="dot"/>
<pin name="!LB" x="-17.78" y="-30.48" length="middle" direction="in" function="dot"/>
<pin name="I/O8" x="17.78" y="12.7" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O9" x="17.78" y="15.24" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O10" x="17.78" y="17.78" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O11" x="17.78" y="20.32" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O12" x="17.78" y="22.86" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O13" x="17.78" y="25.4" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O14" x="17.78" y="27.94" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O15" x="17.78" y="30.48" length="middle" direction="hiz" rot="R180"/>
<pin name="A15" x="-17.78" y="25.4" length="middle" direction="in"/>
<pin name="A16" x="-17.78" y="27.94" length="middle" direction="in"/>
<pin name="A17" x="-17.78" y="30.48" length="middle" direction="in"/>
<pin name="CE2" x="-17.78" y="-20.32" length="middle" direction="in"/>
</symbol>
<symbol name="512KX16_TYP1">
<pin name="A0" x="-17.78" y="-15.24" length="middle" direction="in"/>
<pin name="A1" x="-17.78" y="-12.7" length="middle" direction="in"/>
<pin name="A2" x="-17.78" y="-10.16" length="middle" direction="in"/>
<pin name="A3" x="-17.78" y="-7.62" length="middle" direction="in"/>
<pin name="A4" x="-17.78" y="-5.08" length="middle" direction="in"/>
<pin name="A5" x="-17.78" y="-2.54" length="middle" direction="in"/>
<pin name="A6" x="-17.78" y="0" length="middle" direction="in"/>
<pin name="A7" x="-17.78" y="2.54" length="middle" direction="in"/>
<pin name="A8" x="-17.78" y="5.08" length="middle" direction="in"/>
<pin name="A9" x="-17.78" y="7.62" length="middle" direction="in"/>
<pin name="A10" x="-17.78" y="10.16" length="middle" direction="in"/>
<pin name="A11" x="-17.78" y="12.7" length="middle" direction="in"/>
<pin name="A12" x="-17.78" y="15.24" length="middle" direction="in"/>
<pin name="I/O0" x="17.78" y="-7.62" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O1" x="17.78" y="-5.08" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O2" x="17.78" y="-2.54" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O3" x="17.78" y="0" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O4" x="17.78" y="2.54" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O5" x="17.78" y="5.08" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O6" x="17.78" y="7.62" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O7" x="17.78" y="10.16" length="middle" direction="hiz" rot="R180"/>
<pin name="!CE" x="-17.78" y="-20.32" length="middle" direction="in" function="dot"/>
<pin name="!OE" x="-17.78" y="-22.86" length="middle" direction="in" function="dot"/>
<pin name="!WE" x="-17.78" y="-25.4" length="middle" direction="in" function="dot"/>
<wire x1="-12.7" y1="-33.02" x2="-12.7" y2="33.02" width="0.254" layer="94"/>
<wire x1="-12.7" y1="33.02" x2="12.7" y2="33.02" width="0.254" layer="94"/>
<wire x1="12.7" y1="33.02" x2="12.7" y2="-33.02" width="0.254" layer="94"/>
<wire x1="12.7" y1="-33.02" x2="-12.7" y2="-33.02" width="0.254" layer="94"/>
<text x="-5.08" y="35.56" size="1.778" layer="95">&gt;Name</text>
<text x="-5.08" y="-35.56" size="1.778" layer="96">&gt;Value</text>
<pin name="A13" x="-17.78" y="17.78" length="middle" direction="in"/>
<pin name="A14" x="-17.78" y="20.32" length="middle" direction="in"/>
<pin name="!UB" x="-17.78" y="-27.94" length="middle" direction="in" function="dot"/>
<pin name="!LB" x="-17.78" y="-30.48" length="middle" direction="in" function="dot"/>
<pin name="I/O8" x="17.78" y="12.7" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O9" x="17.78" y="15.24" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O10" x="17.78" y="17.78" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O11" x="17.78" y="20.32" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O12" x="17.78" y="22.86" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O13" x="17.78" y="25.4" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O14" x="17.78" y="27.94" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O15" x="17.78" y="30.48" length="middle" direction="hiz" rot="R180"/>
<pin name="A15" x="-17.78" y="22.86" length="middle" direction="in"/>
<pin name="A16" x="-17.78" y="25.4" length="middle" direction="in"/>
<pin name="A17" x="-17.78" y="27.94" length="middle" direction="in"/>
<pin name="A18" x="-17.78" y="30.48" length="middle" direction="in"/>
</symbol>
<symbol name="512KX16_TYP2">
<pin name="A0" x="-17.78" y="-15.24" length="middle" direction="in"/>
<pin name="A1" x="-17.78" y="-12.7" length="middle" direction="in"/>
<pin name="A2" x="-17.78" y="-10.16" length="middle" direction="in"/>
<pin name="A3" x="-17.78" y="-7.62" length="middle" direction="in"/>
<pin name="A4" x="-17.78" y="-5.08" length="middle" direction="in"/>
<pin name="A5" x="-17.78" y="-2.54" length="middle" direction="in"/>
<pin name="A6" x="-17.78" y="0" length="middle" direction="in"/>
<pin name="A7" x="-17.78" y="2.54" length="middle" direction="in"/>
<pin name="A8" x="-17.78" y="5.08" length="middle" direction="in"/>
<pin name="A9" x="-17.78" y="7.62" length="middle" direction="in"/>
<pin name="A10" x="-17.78" y="10.16" length="middle" direction="in"/>
<pin name="A11" x="-17.78" y="12.7" length="middle" direction="in"/>
<pin name="A12" x="-17.78" y="15.24" length="middle" direction="in"/>
<pin name="I/O0" x="17.78" y="-7.62" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O1" x="17.78" y="-5.08" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O2" x="17.78" y="-2.54" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O3" x="17.78" y="0" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O4" x="17.78" y="2.54" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O5" x="17.78" y="5.08" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O6" x="17.78" y="7.62" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O7" x="17.78" y="10.16" length="middle" direction="hiz" rot="R180"/>
<pin name="!CE" x="-17.78" y="-20.32" length="middle" direction="in" function="dot"/>
<pin name="!OE" x="-17.78" y="-25.4" length="middle" direction="in" function="dot"/>
<pin name="!WE" x="-17.78" y="-27.94" length="middle" direction="in" function="dot"/>
<wire x1="-12.7" y1="-35.56" x2="-12.7" y2="33.02" width="0.254" layer="94"/>
<wire x1="-12.7" y1="33.02" x2="12.7" y2="33.02" width="0.254" layer="94"/>
<wire x1="12.7" y1="33.02" x2="12.7" y2="-35.56" width="0.254" layer="94"/>
<wire x1="12.7" y1="-35.56" x2="-12.7" y2="-35.56" width="0.254" layer="94"/>
<text x="-5.08" y="35.56" size="1.778" layer="95">&gt;Name</text>
<text x="-5.08" y="-38.1" size="1.778" layer="96">&gt;Value</text>
<pin name="A13" x="-17.78" y="17.78" length="middle" direction="in"/>
<pin name="A14" x="-17.78" y="20.32" length="middle" direction="in"/>
<pin name="!UB" x="-17.78" y="-30.48" length="middle" direction="in" function="dot"/>
<pin name="!LB" x="-17.78" y="-33.02" length="middle" direction="in" function="dot"/>
<pin name="I/O8" x="17.78" y="12.7" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O9" x="17.78" y="15.24" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O10" x="17.78" y="17.78" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O11" x="17.78" y="20.32" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O12" x="17.78" y="22.86" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O13" x="17.78" y="25.4" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O14" x="17.78" y="27.94" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O15" x="17.78" y="30.48" length="middle" direction="hiz" rot="R180"/>
<pin name="A15" x="-17.78" y="22.86" length="middle" direction="in"/>
<pin name="A16" x="-17.78" y="25.4" length="middle" direction="in"/>
<pin name="A17" x="-17.78" y="27.94" length="middle" direction="in"/>
<pin name="A18" x="-17.78" y="30.48" length="middle" direction="in"/>
<pin name="CE2" x="-17.78" y="-22.86" length="middle" direction="in"/>
</symbol>
<symbol name="1024KX16_TYP1">
<pin name="A0" x="-17.78" y="-15.24" length="middle" direction="in"/>
<pin name="A1" x="-17.78" y="-12.7" length="middle" direction="in"/>
<pin name="A2" x="-17.78" y="-10.16" length="middle" direction="in"/>
<pin name="A3" x="-17.78" y="-7.62" length="middle" direction="in"/>
<pin name="A4" x="-17.78" y="-5.08" length="middle" direction="in"/>
<pin name="A5" x="-17.78" y="-2.54" length="middle" direction="in"/>
<pin name="A6" x="-17.78" y="0" length="middle" direction="in"/>
<pin name="A7" x="-17.78" y="2.54" length="middle" direction="in"/>
<pin name="A8" x="-17.78" y="5.08" length="middle" direction="in"/>
<pin name="A9" x="-17.78" y="7.62" length="middle" direction="in"/>
<pin name="A10" x="-17.78" y="10.16" length="middle" direction="in"/>
<pin name="A11" x="-17.78" y="12.7" length="middle" direction="in"/>
<pin name="A12" x="-17.78" y="15.24" length="middle" direction="in"/>
<pin name="I/O0" x="17.78" y="-5.08" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O1" x="17.78" y="-2.54" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O2" x="17.78" y="0" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O3" x="17.78" y="2.54" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O4" x="17.78" y="5.08" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O5" x="17.78" y="7.62" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O6" x="17.78" y="10.16" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O7" x="17.78" y="12.7" length="middle" direction="hiz" rot="R180"/>
<pin name="!CE" x="-17.78" y="-20.32" length="middle" direction="in" function="dot"/>
<pin name="!OE" x="-17.78" y="-22.86" length="middle" direction="in" function="dot"/>
<pin name="!WE" x="-17.78" y="-25.4" length="middle" direction="in" function="dot"/>
<wire x1="-12.7" y1="-33.02" x2="-12.7" y2="35.56" width="0.254" layer="94"/>
<wire x1="-12.7" y1="35.56" x2="12.7" y2="35.56" width="0.254" layer="94"/>
<wire x1="12.7" y1="35.56" x2="12.7" y2="-33.02" width="0.254" layer="94"/>
<wire x1="12.7" y1="-33.02" x2="-12.7" y2="-33.02" width="0.254" layer="94"/>
<text x="-5.08" y="38.1" size="1.778" layer="95">&gt;Name</text>
<text x="-5.08" y="-35.56" size="1.778" layer="96">&gt;Value</text>
<pin name="A13" x="-17.78" y="17.78" length="middle" direction="in"/>
<pin name="A14" x="-17.78" y="20.32" length="middle" direction="in"/>
<pin name="!UB" x="-17.78" y="-27.94" length="middle" direction="in" function="dot"/>
<pin name="!LB" x="-17.78" y="-30.48" length="middle" direction="in" function="dot"/>
<pin name="I/O8" x="17.78" y="15.24" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O9" x="17.78" y="17.78" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O10" x="17.78" y="20.32" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O11" x="17.78" y="22.86" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O12" x="17.78" y="25.4" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O13" x="17.78" y="27.94" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O14" x="17.78" y="30.48" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O15" x="17.78" y="33.02" length="middle" direction="hiz" rot="R180"/>
<pin name="A15" x="-17.78" y="22.86" length="middle" direction="in"/>
<pin name="A16" x="-17.78" y="25.4" length="middle" direction="in"/>
<pin name="A17" x="-17.78" y="27.94" length="middle" direction="in"/>
<pin name="A18" x="-17.78" y="30.48" length="middle" direction="in"/>
<pin name="A19" x="-17.78" y="33.02" length="middle" direction="in"/>
</symbol>
<symbol name="1024KX16_TYP2">
<pin name="A0" x="-17.78" y="-15.24" length="middle" direction="in"/>
<pin name="A1" x="-17.78" y="-12.7" length="middle" direction="in"/>
<pin name="A2" x="-17.78" y="-10.16" length="middle" direction="in"/>
<pin name="A3" x="-17.78" y="-7.62" length="middle" direction="in"/>
<pin name="A4" x="-17.78" y="-5.08" length="middle" direction="in"/>
<pin name="A5" x="-17.78" y="-2.54" length="middle" direction="in"/>
<pin name="A6" x="-17.78" y="0" length="middle" direction="in"/>
<pin name="A7" x="-17.78" y="2.54" length="middle" direction="in"/>
<pin name="A8" x="-17.78" y="5.08" length="middle" direction="in"/>
<pin name="A9" x="-17.78" y="7.62" length="middle" direction="in"/>
<pin name="A10" x="-17.78" y="10.16" length="middle" direction="in"/>
<pin name="A11" x="-17.78" y="12.7" length="middle" direction="in"/>
<pin name="A12" x="-17.78" y="15.24" length="middle" direction="in"/>
<pin name="I/O0" x="17.78" y="-5.08" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O1" x="17.78" y="-2.54" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O2" x="17.78" y="0" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O3" x="17.78" y="2.54" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O4" x="17.78" y="5.08" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O5" x="17.78" y="7.62" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O6" x="17.78" y="10.16" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O7" x="17.78" y="12.7" length="middle" direction="hiz" rot="R180"/>
<pin name="!CE" x="-17.78" y="-20.32" length="middle" direction="in" function="dot"/>
<pin name="!OE" x="-17.78" y="-25.4" length="middle" direction="in" function="dot"/>
<pin name="!WE" x="-17.78" y="-27.94" length="middle" direction="in" function="dot"/>
<wire x1="-12.7" y1="-35.56" x2="-12.7" y2="35.56" width="0.254" layer="94"/>
<wire x1="-12.7" y1="35.56" x2="12.7" y2="35.56" width="0.254" layer="94"/>
<wire x1="12.7" y1="35.56" x2="12.7" y2="-35.56" width="0.254" layer="94"/>
<wire x1="12.7" y1="-35.56" x2="-12.7" y2="-35.56" width="0.254" layer="94"/>
<text x="-5.08" y="38.1" size="1.778" layer="95">&gt;Name</text>
<text x="-5.08" y="-38.1" size="1.778" layer="96">&gt;Value</text>
<pin name="A13" x="-17.78" y="17.78" length="middle" direction="in"/>
<pin name="A14" x="-17.78" y="20.32" length="middle" direction="in"/>
<pin name="!UB" x="-17.78" y="-30.48" length="middle" direction="in" function="dot"/>
<pin name="!LB" x="-17.78" y="-33.02" length="middle" direction="in" function="dot"/>
<pin name="I/O8" x="17.78" y="15.24" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O9" x="17.78" y="17.78" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O10" x="17.78" y="20.32" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O11" x="17.78" y="22.86" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O12" x="17.78" y="25.4" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O13" x="17.78" y="27.94" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O14" x="17.78" y="30.48" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O15" x="17.78" y="33.02" length="middle" direction="hiz" rot="R180"/>
<pin name="A15" x="-17.78" y="22.86" length="middle" direction="in"/>
<pin name="A16" x="-17.78" y="25.4" length="middle" direction="in"/>
<pin name="A17" x="-17.78" y="27.94" length="middle" direction="in"/>
<pin name="A18" x="-17.78" y="30.48" length="middle" direction="in"/>
<pin name="A19" x="-17.78" y="33.02" length="middle" direction="in"/>
<pin name="CE2" x="-17.78" y="-22.86" length="middle" direction="in"/>
</symbol>
<symbol name="1024KX16_TYP3">
<pin name="A0" x="-17.78" y="-15.24" length="middle" direction="in"/>
<pin name="A1" x="-17.78" y="-12.7" length="middle" direction="in"/>
<pin name="A2" x="-17.78" y="-10.16" length="middle" direction="in"/>
<pin name="A3" x="-17.78" y="-7.62" length="middle" direction="in"/>
<pin name="A4" x="-17.78" y="-5.08" length="middle" direction="in"/>
<pin name="A5" x="-17.78" y="-2.54" length="middle" direction="in"/>
<pin name="A6" x="-17.78" y="0" length="middle" direction="in"/>
<pin name="A7" x="-17.78" y="2.54" length="middle" direction="in"/>
<pin name="A8" x="-17.78" y="5.08" length="middle" direction="in"/>
<pin name="A9" x="-17.78" y="7.62" length="middle" direction="in"/>
<pin name="A10" x="-17.78" y="10.16" length="middle" direction="in"/>
<pin name="A11" x="-17.78" y="12.7" length="middle" direction="in"/>
<pin name="A12" x="-17.78" y="15.24" length="middle" direction="in"/>
<pin name="I/O0" x="17.78" y="-5.08" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O1" x="17.78" y="-2.54" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O2" x="17.78" y="0" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O3" x="17.78" y="2.54" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O4" x="17.78" y="5.08" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O5" x="17.78" y="7.62" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O6" x="17.78" y="10.16" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O7" x="17.78" y="12.7" length="middle" direction="hiz" rot="R180"/>
<pin name="!CE" x="-17.78" y="-20.32" length="middle" direction="in" function="dot"/>
<pin name="!OE" x="-17.78" y="-25.4" length="middle" direction="in" function="dot"/>
<pin name="!WE" x="-17.78" y="-27.94" length="middle" direction="in" function="dot"/>
<wire x1="-12.7" y1="-38.1" x2="-12.7" y2="35.56" width="0.254" layer="94"/>
<wire x1="-12.7" y1="35.56" x2="12.7" y2="35.56" width="0.254" layer="94"/>
<wire x1="12.7" y1="35.56" x2="12.7" y2="-38.1" width="0.254" layer="94"/>
<wire x1="12.7" y1="-38.1" x2="-12.7" y2="-38.1" width="0.254" layer="94"/>
<text x="-5.08" y="38.1" size="1.778" layer="95">&gt;Name</text>
<text x="-5.08" y="-40.64" size="1.778" layer="96">&gt;Value</text>
<pin name="A13" x="-17.78" y="17.78" length="middle" direction="in"/>
<pin name="A14" x="-17.78" y="20.32" length="middle" direction="in"/>
<pin name="!UB" x="-17.78" y="-30.48" length="middle" direction="in" function="dot"/>
<pin name="!LB" x="-17.78" y="-33.02" length="middle" direction="in" function="dot"/>
<pin name="I/O8" x="17.78" y="15.24" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O9" x="17.78" y="17.78" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O10" x="17.78" y="20.32" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O11" x="17.78" y="22.86" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O12" x="17.78" y="25.4" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O13" x="17.78" y="27.94" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O14" x="17.78" y="30.48" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O15" x="17.78" y="33.02" length="middle" direction="hiz" rot="R180"/>
<pin name="A15" x="-17.78" y="22.86" length="middle" direction="in"/>
<pin name="A16" x="-17.78" y="25.4" length="middle" direction="in"/>
<pin name="A17" x="-17.78" y="27.94" length="middle" direction="in"/>
<pin name="A18" x="-17.78" y="30.48" length="middle" direction="in"/>
<pin name="A19" x="-17.78" y="33.02" length="middle" direction="in"/>
<pin name="CE2" x="-17.78" y="-22.86" length="middle" direction="in"/>
<pin name="!BYTE" x="-17.78" y="-35.56" length="middle" direction="in" function="dot"/>
</symbol>
<symbol name="128KX24_TYP1">
<pin name="A0" x="-17.78" y="-10.16" length="middle" direction="in"/>
<pin name="A1" x="-17.78" y="-7.62" length="middle" direction="in"/>
<pin name="A2" x="-17.78" y="-5.08" length="middle" direction="in"/>
<pin name="A3" x="-17.78" y="-2.54" length="middle" direction="in"/>
<pin name="A4" x="-17.78" y="0" length="middle" direction="in"/>
<pin name="A5" x="-17.78" y="2.54" length="middle" direction="in"/>
<pin name="A6" x="-17.78" y="5.08" length="middle" direction="in"/>
<pin name="A7" x="-17.78" y="7.62" length="middle" direction="in"/>
<pin name="A8" x="-17.78" y="10.16" length="middle" direction="in"/>
<pin name="A9" x="-17.78" y="12.7" length="middle" direction="in"/>
<pin name="A10" x="-17.78" y="15.24" length="middle" direction="in"/>
<pin name="A11" x="-17.78" y="17.78" length="middle" direction="in"/>
<pin name="A12" x="-17.78" y="20.32" length="middle" direction="in"/>
<pin name="I/O0" x="17.78" y="-27.94" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O1" x="17.78" y="-25.4" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O2" x="17.78" y="-22.86" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O3" x="17.78" y="-20.32" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O4" x="17.78" y="-17.78" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O5" x="17.78" y="-15.24" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O6" x="17.78" y="-12.7" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O7" x="17.78" y="-10.16" length="middle" direction="hiz" rot="R180"/>
<pin name="!CE" x="-17.78" y="-17.78" length="middle" direction="in" function="dot"/>
<pin name="!OE" x="-17.78" y="-25.4" length="middle" direction="in" function="dot"/>
<pin name="!WE" x="-17.78" y="-27.94" length="middle" direction="in" function="dot"/>
<wire x1="-12.7" y1="-30.48" x2="-12.7" y2="33.02" width="0.254" layer="94"/>
<wire x1="-12.7" y1="33.02" x2="12.7" y2="33.02" width="0.254" layer="94"/>
<wire x1="12.7" y1="33.02" x2="12.7" y2="-30.48" width="0.254" layer="94"/>
<wire x1="12.7" y1="-30.48" x2="-12.7" y2="-30.48" width="0.254" layer="94"/>
<text x="-5.08" y="35.56" size="1.778" layer="95">&gt;Name</text>
<text x="-5.08" y="-33.02" size="1.778" layer="96">&gt;Value</text>
<pin name="A13" x="-17.78" y="22.86" length="middle" direction="in"/>
<pin name="A14" x="-17.78" y="25.4" length="middle" direction="in"/>
<pin name="!CE3" x="-17.78" y="-22.86" length="middle" direction="in" function="dot"/>
<pin name="I/O8" x="17.78" y="-7.62" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O9" x="17.78" y="-5.08" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O10" x="17.78" y="-2.54" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O11" x="17.78" y="0" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O12" x="17.78" y="2.54" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O13" x="17.78" y="5.08" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O14" x="17.78" y="7.62" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O15" x="17.78" y="10.16" length="middle" direction="hiz" rot="R180"/>
<pin name="A15" x="-17.78" y="27.94" length="middle" direction="in"/>
<pin name="A16" x="-17.78" y="30.48" length="middle" direction="in"/>
<pin name="CE2" x="-17.78" y="-20.32" length="middle" direction="in"/>
<pin name="I/O16" x="17.78" y="12.7" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O17" x="17.78" y="15.24" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O18" x="17.78" y="17.78" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O19" x="17.78" y="20.32" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O20" x="17.78" y="22.86" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O21" x="17.78" y="25.4" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O22" x="17.78" y="27.94" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O23" x="17.78" y="30.48" length="middle" direction="hiz" rot="R180"/>
</symbol>
<symbol name="256KX32_TYP1">
<pin name="A0" x="-17.78" y="-2.54" length="middle" direction="in"/>
<pin name="A1" x="-17.78" y="0" length="middle" direction="in"/>
<pin name="A2" x="-17.78" y="2.54" length="middle" direction="in"/>
<pin name="A3" x="-17.78" y="5.08" length="middle" direction="in"/>
<pin name="A4" x="-17.78" y="7.62" length="middle" direction="in"/>
<pin name="A5" x="-17.78" y="10.16" length="middle" direction="in"/>
<pin name="A6" x="-17.78" y="12.7" length="middle" direction="in"/>
<pin name="A7" x="-17.78" y="15.24" length="middle" direction="in"/>
<pin name="A8" x="-17.78" y="17.78" length="middle" direction="in"/>
<pin name="A9" x="-17.78" y="20.32" length="middle" direction="in"/>
<pin name="A10" x="-17.78" y="22.86" length="middle" direction="in"/>
<pin name="A11" x="-17.78" y="25.4" length="middle" direction="in"/>
<pin name="A12" x="-17.78" y="27.94" length="middle" direction="in"/>
<pin name="I/O0" x="17.78" y="-38.1" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O1" x="17.78" y="-35.56" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O2" x="17.78" y="-33.02" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O3" x="17.78" y="-30.48" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O4" x="17.78" y="-27.94" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O5" x="17.78" y="-25.4" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O6" x="17.78" y="-22.86" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O7" x="17.78" y="-20.32" length="middle" direction="hiz" rot="R180"/>
<pin name="!CE" x="-17.78" y="-17.78" length="middle" direction="in" function="dot"/>
<pin name="!OE" x="-17.78" y="-22.86" length="middle" direction="in" function="dot"/>
<pin name="!WE" x="-17.78" y="-27.94" length="middle" direction="in" function="dot"/>
<wire x1="-12.7" y1="-40.64" x2="-12.7" y2="43.18" width="0.254" layer="94"/>
<wire x1="-12.7" y1="43.18" x2="12.7" y2="43.18" width="0.254" layer="94"/>
<wire x1="12.7" y1="43.18" x2="12.7" y2="-40.64" width="0.254" layer="94"/>
<wire x1="12.7" y1="-40.64" x2="-12.7" y2="-40.64" width="0.254" layer="94"/>
<text x="-5.08" y="45.72" size="1.778" layer="95">&gt;Name</text>
<text x="-5.08" y="-43.18" size="1.778" layer="96">&gt;Value</text>
<pin name="A13" x="-17.78" y="30.48" length="middle" direction="in"/>
<pin name="A14" x="-17.78" y="33.02" length="middle" direction="in"/>
<pin name="I/O8" x="17.78" y="-17.78" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O9" x="17.78" y="-15.24" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O10" x="17.78" y="-12.7" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O11" x="17.78" y="-10.16" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O12" x="17.78" y="-7.62" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O13" x="17.78" y="-5.08" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O14" x="17.78" y="-2.54" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O15" x="17.78" y="0" length="middle" direction="hiz" rot="R180"/>
<pin name="A15" x="-17.78" y="35.56" length="middle" direction="in"/>
<pin name="A16" x="-17.78" y="38.1" length="middle" direction="in"/>
<pin name="CE2" x="-17.78" y="-20.32" length="middle" direction="in"/>
<pin name="I/O16" x="17.78" y="2.54" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O17" x="17.78" y="5.08" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O18" x="17.78" y="7.62" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O19" x="17.78" y="10.16" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O20" x="17.78" y="12.7" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O21" x="17.78" y="15.24" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O22" x="17.78" y="17.78" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O23" x="17.78" y="20.32" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O24" x="17.78" y="22.86" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O25" x="17.78" y="25.4" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O26" x="17.78" y="27.94" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O27" x="17.78" y="30.48" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O28" x="17.78" y="33.02" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O29" x="17.78" y="35.56" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O30" x="17.78" y="38.1" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O31" x="17.78" y="40.64" length="middle" direction="hiz" rot="R180"/>
<pin name="A17" x="-17.78" y="40.64" length="middle" direction="in"/>
<pin name="!BW_A" x="-17.78" y="-30.48" length="middle" direction="in" function="dot"/>
<pin name="!BW_B" x="-17.78" y="-33.02" length="middle" direction="in" function="dot"/>
<pin name="!BW_C" x="-17.78" y="-35.56" length="middle" direction="in" function="dot"/>
<pin name="!BW_D" x="-17.78" y="-38.1" length="middle" direction="in" function="dot"/>
</symbol>
<symbol name="512KX32_TYP1">
<pin name="A0" x="-17.78" y="-5.08" length="middle" direction="in"/>
<pin name="A1" x="-17.78" y="-2.54" length="middle" direction="in"/>
<pin name="A2" x="-17.78" y="0" length="middle" direction="in"/>
<pin name="A3" x="-17.78" y="2.54" length="middle" direction="in"/>
<pin name="A4" x="-17.78" y="5.08" length="middle" direction="in"/>
<pin name="A5" x="-17.78" y="7.62" length="middle" direction="in"/>
<pin name="A6" x="-17.78" y="10.16" length="middle" direction="in"/>
<pin name="A7" x="-17.78" y="12.7" length="middle" direction="in"/>
<pin name="A8" x="-17.78" y="15.24" length="middle" direction="in"/>
<pin name="A9" x="-17.78" y="17.78" length="middle" direction="in"/>
<pin name="A10" x="-17.78" y="20.32" length="middle" direction="in"/>
<pin name="A11" x="-17.78" y="22.86" length="middle" direction="in"/>
<pin name="A12" x="-17.78" y="25.4" length="middle" direction="in"/>
<pin name="I/O0" x="17.78" y="-38.1" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O1" x="17.78" y="-35.56" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O2" x="17.78" y="-33.02" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O3" x="17.78" y="-30.48" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O4" x="17.78" y="-27.94" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O5" x="17.78" y="-25.4" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O6" x="17.78" y="-22.86" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O7" x="17.78" y="-20.32" length="middle" direction="hiz" rot="R180"/>
<pin name="!CE" x="-17.78" y="-17.78" length="middle" direction="in" function="dot"/>
<pin name="!OE" x="-17.78" y="-22.86" length="middle" direction="in" function="dot"/>
<pin name="!WE" x="-17.78" y="-27.94" length="middle" direction="in" function="dot"/>
<wire x1="-12.7" y1="-40.64" x2="-12.7" y2="43.18" width="0.254" layer="94"/>
<wire x1="-12.7" y1="43.18" x2="12.7" y2="43.18" width="0.254" layer="94"/>
<wire x1="12.7" y1="43.18" x2="12.7" y2="-40.64" width="0.254" layer="94"/>
<wire x1="12.7" y1="-40.64" x2="-12.7" y2="-40.64" width="0.254" layer="94"/>
<text x="-5.08" y="45.72" size="1.778" layer="95">&gt;Name</text>
<text x="-5.08" y="-43.18" size="1.778" layer="96">&gt;Value</text>
<pin name="A13" x="-17.78" y="27.94" length="middle" direction="in"/>
<pin name="A14" x="-17.78" y="30.48" length="middle" direction="in"/>
<pin name="I/O8" x="17.78" y="-17.78" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O9" x="17.78" y="-15.24" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O10" x="17.78" y="-12.7" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O11" x="17.78" y="-10.16" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O12" x="17.78" y="-7.62" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O13" x="17.78" y="-5.08" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O14" x="17.78" y="-2.54" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O15" x="17.78" y="0" length="middle" direction="hiz" rot="R180"/>
<pin name="A15" x="-17.78" y="33.02" length="middle" direction="in"/>
<pin name="A16" x="-17.78" y="35.56" length="middle" direction="in"/>
<pin name="CE2" x="-17.78" y="-20.32" length="middle" direction="in"/>
<pin name="I/O16" x="17.78" y="2.54" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O17" x="17.78" y="5.08" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O18" x="17.78" y="7.62" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O19" x="17.78" y="10.16" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O20" x="17.78" y="12.7" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O21" x="17.78" y="15.24" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O22" x="17.78" y="17.78" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O23" x="17.78" y="20.32" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O24" x="17.78" y="22.86" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O25" x="17.78" y="25.4" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O26" x="17.78" y="27.94" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O27" x="17.78" y="30.48" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O28" x="17.78" y="33.02" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O29" x="17.78" y="35.56" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O30" x="17.78" y="38.1" length="middle" direction="hiz" rot="R180"/>
<pin name="I/O31" x="17.78" y="40.64" length="middle" direction="hiz" rot="R180"/>
<pin name="A17" x="-17.78" y="38.1" length="middle" direction="in"/>
<pin name="!BW_A" x="-17.78" y="-30.48" length="middle" direction="in" function="dot"/>
<pin name="!BW_B" x="-17.78" y="-33.02" length="middle" direction="in" function="dot"/>
<pin name="!BW_C" x="-17.78" y="-35.56" length="middle" direction="in" function="dot"/>
<pin name="!BW_D" x="-17.78" y="-38.1" length="middle" direction="in" function="dot"/>
<pin name="A18" x="-17.78" y="40.64" length="middle" direction="in"/>
</symbol>
<symbol name="PWR_VDD1_GND1">
<pin name="VDD@1" x="0" y="17.78" length="middle" direction="pwr" rot="R270"/>
<pin name="GND@1" x="0" y="-17.78" length="middle" direction="pwr" rot="R90"/>
</symbol>
<symbol name="PWR_VDD2_GND2">
<pin name="VDD@1" x="-2.54" y="17.78" length="middle" direction="pwr" rot="R270"/>
<pin name="GND@1" x="-2.54" y="-17.78" length="middle" direction="pwr" rot="R90"/>
<pin name="VDD@2" x="2.54" y="17.78" length="middle" direction="pwr" rot="R270"/>
<pin name="GND@2" x="2.54" y="-17.78" length="middle" direction="pwr" rot="R90"/>
</symbol>
<symbol name="PWR_VDD1_GND2">
<pin name="VDD@1" x="0" y="17.78" length="middle" direction="pwr" rot="R270"/>
<pin name="GND@1" x="-2.54" y="-17.78" length="middle" direction="pwr" rot="R90"/>
<pin name="GND@2" x="2.54" y="-17.78" length="middle" direction="pwr" rot="R90"/>
</symbol>
<symbol name="PWR_VCC8_VCCQ8_GND16">
<pin name="VCC@1" x="-20.32" y="17.78" length="middle" direction="pwr" rot="R270"/>
<pin name="GND@1" x="-20.32" y="-17.78" length="middle" direction="pwr" rot="R90"/>
<pin name="VCC@2" x="-17.78" y="17.78" length="middle" direction="pwr" rot="R270"/>
<pin name="GND@2" x="-17.78" y="-17.78" length="middle" direction="pwr" rot="R90"/>
<pin name="VCC@3" x="-15.24" y="17.78" length="middle" direction="pwr" rot="R270"/>
<pin name="VCC@4" x="-12.7" y="17.78" length="middle" direction="pwr" rot="R270"/>
<pin name="VCC@5" x="-10.16" y="17.78" length="middle" direction="pwr" rot="R270"/>
<pin name="VCC@6" x="-7.62" y="17.78" length="middle" direction="pwr" rot="R270"/>
<pin name="VCC@7" x="-5.08" y="17.78" length="middle" direction="pwr" rot="R270"/>
<pin name="VCC@8" x="-2.54" y="17.78" length="middle" direction="pwr" rot="R270"/>
<pin name="GND@3" x="-15.24" y="-17.78" length="middle" direction="pwr" rot="R90"/>
<pin name="GND@4" x="-12.7" y="-17.78" length="middle" direction="pwr" rot="R90"/>
<pin name="GND@5" x="-10.16" y="-17.78" length="middle" direction="pwr" rot="R90"/>
<pin name="GND@6" x="-7.62" y="-17.78" length="middle" direction="pwr" rot="R90"/>
<pin name="GND@7" x="-5.08" y="-17.78" length="middle" direction="pwr" rot="R90"/>
<pin name="GND@8" x="-2.54" y="-17.78" length="middle" direction="pwr" rot="R90"/>
<pin name="GND@9" x="2.54" y="-17.78" length="middle" direction="pwr" rot="R90"/>
<pin name="GND@10" x="5.08" y="-17.78" length="middle" direction="pwr" rot="R90"/>
<pin name="GND@11" x="7.62" y="-17.78" length="middle" direction="pwr" rot="R90"/>
<pin name="GND@12" x="10.16" y="-17.78" length="middle" direction="pwr" rot="R90"/>
<pin name="GND@13" x="12.7" y="-17.78" length="middle" direction="pwr" rot="R90"/>
<pin name="GND@14" x="15.24" y="-17.78" length="middle" direction="pwr" rot="R90"/>
<pin name="GND@15" x="17.78" y="-17.78" length="middle" direction="pwr" rot="R90"/>
<pin name="GND@16" x="20.32" y="-17.78" length="middle" direction="pwr" rot="R90"/>
<pin name="VCCQ@1" x="2.54" y="17.78" length="middle" direction="pwr" rot="R270"/>
<pin name="VCCQ@2" x="5.08" y="17.78" length="middle" direction="pwr" rot="R270"/>
<pin name="VCCQ@3" x="7.62" y="17.78" length="middle" direction="pwr" rot="R270"/>
<pin name="VCCQ@4" x="10.16" y="17.78" length="middle" direction="pwr" rot="R270"/>
<pin name="VCCQ@5" x="12.7" y="17.78" length="middle" direction="pwr" rot="R270"/>
<pin name="VCCQ@6" x="15.24" y="17.78" length="middle" direction="pwr" rot="R270"/>
<pin name="VCCQ@7" x="17.78" y="17.78" length="middle" direction="pwr" rot="R270"/>
<pin name="VCCQ@8" x="20.32" y="17.78" length="middle" direction="pwr" rot="R270"/>
</symbol>
<symbol name="PWR_VCC10_VCCQ14_GND33">
<pin name="VCC@1" x="-25.4" y="17.78" length="middle" direction="pwr" rot="R270"/>
<pin name="GND@1" x="-38.1" y="-17.78" length="middle" direction="pwr" rot="R90"/>
<pin name="VCC@2" x="-22.86" y="17.78" length="middle" direction="pwr" rot="R270"/>
<pin name="GND@2" x="-35.56" y="-17.78" length="middle" direction="pwr" rot="R90"/>
<pin name="VCC@3" x="-20.32" y="17.78" length="middle" direction="pwr" rot="R270"/>
<pin name="VCC@4" x="-17.78" y="17.78" length="middle" direction="pwr" rot="R270"/>
<pin name="VCC@5" x="-15.24" y="17.78" length="middle" direction="pwr" rot="R270"/>
<pin name="VCC@6" x="-12.7" y="17.78" length="middle" direction="pwr" rot="R270"/>
<pin name="VCC@7" x="-10.16" y="17.78" length="middle" direction="pwr" rot="R270"/>
<pin name="VCC@8" x="-7.62" y="17.78" length="middle" direction="pwr" rot="R270"/>
<pin name="GND@3" x="-33.02" y="-17.78" length="middle" direction="pwr" rot="R90"/>
<pin name="GND@4" x="-30.48" y="-17.78" length="middle" direction="pwr" rot="R90"/>
<pin name="GND@5" x="-27.94" y="-17.78" length="middle" direction="pwr" rot="R90"/>
<pin name="GND@6" x="-25.4" y="-17.78" length="middle" direction="pwr" rot="R90"/>
<pin name="GND@7" x="-22.86" y="-17.78" length="middle" direction="pwr" rot="R90"/>
<pin name="GND@8" x="-20.32" y="-17.78" length="middle" direction="pwr" rot="R90"/>
<pin name="GND@9" x="-17.78" y="-17.78" length="middle" direction="pwr" rot="R90"/>
<pin name="GND@10" x="-15.24" y="-17.78" length="middle" direction="pwr" rot="R90"/>
<pin name="GND@11" x="-12.7" y="-17.78" length="middle" direction="pwr" rot="R90"/>
<pin name="GND@12" x="-10.16" y="-17.78" length="middle" direction="pwr" rot="R90"/>
<pin name="GND@13" x="-7.62" y="-17.78" length="middle" direction="pwr" rot="R90"/>
<pin name="GND@14" x="-5.08" y="-17.78" length="middle" direction="pwr" rot="R90"/>
<pin name="GND@15" x="-2.54" y="-17.78" length="middle" direction="pwr" rot="R90"/>
<pin name="GND@16" x="0" y="-17.78" length="middle" direction="pwr" rot="R90"/>
<pin name="VCCQ@1" x="2.54" y="17.78" length="middle" direction="pwr" rot="R270"/>
<pin name="VCCQ@2" x="5.08" y="17.78" length="middle" direction="pwr" rot="R270"/>
<pin name="VCCQ@3" x="7.62" y="17.78" length="middle" direction="pwr" rot="R270"/>
<pin name="VCCQ@4" x="10.16" y="17.78" length="middle" direction="pwr" rot="R270"/>
<pin name="VCCQ@5" x="12.7" y="17.78" length="middle" direction="pwr" rot="R270"/>
<pin name="VCCQ@6" x="15.24" y="17.78" length="middle" direction="pwr" rot="R270"/>
<pin name="VCCQ@7" x="17.78" y="17.78" length="middle" direction="pwr" rot="R270"/>
<pin name="VCCQ@8" x="20.32" y="17.78" length="middle" direction="pwr" rot="R270"/>
<pin name="VCCQ@9" x="22.86" y="17.78" length="middle" direction="pwr" rot="R270"/>
<pin name="VCCQ@10" x="25.4" y="17.78" length="middle" direction="pwr" rot="R270"/>
<pin name="VCCQ@11" x="27.94" y="17.78" length="middle" direction="pwr" rot="R270"/>
<pin name="VCCQ@12" x="30.48" y="17.78" length="middle" direction="pwr" rot="R270"/>
<pin name="VCCQ@13" x="33.02" y="17.78" length="middle" direction="pwr" rot="R270"/>
<pin name="VCCQ@14" x="35.56" y="17.78" length="middle" direction="pwr" rot="R270"/>
<pin name="VCC@9" x="-5.08" y="17.78" length="middle" direction="pwr" rot="R270"/>
<pin name="VCC@10" x="-2.54" y="17.78" length="middle" direction="pwr" rot="R270"/>
<pin name="GND@17" x="2.54" y="-17.78" length="middle" direction="pwr" rot="R90"/>
<pin name="GND@18" x="5.08" y="-17.78" length="middle" direction="pwr" rot="R90"/>
<pin name="GND@19" x="7.62" y="-17.78" length="middle" direction="pwr" rot="R90"/>
<pin name="GND@20" x="10.16" y="-17.78" length="middle" direction="pwr" rot="R90"/>
<pin name="GND@21" x="12.7" y="-17.78" length="middle" direction="pwr" rot="R90"/>
<pin name="GND@22" x="15.24" y="-17.78" length="middle" direction="pwr" rot="R90"/>
<pin name="GND@23" x="17.78" y="-17.78" length="middle" direction="pwr" rot="R90"/>
<pin name="GND@24" x="20.32" y="-17.78" length="middle" direction="pwr" rot="R90"/>
<pin name="GND@25" x="22.86" y="-17.78" length="middle" direction="pwr" rot="R90"/>
<pin name="GND@26" x="25.4" y="-17.78" length="middle" direction="pwr" rot="R90"/>
<pin name="GND@27" x="27.94" y="-17.78" length="middle" direction="pwr" rot="R90"/>
<pin name="GND@28" x="30.48" y="-17.78" length="middle" direction="pwr" rot="R90"/>
<pin name="GND@29" x="33.02" y="-17.78" length="middle" direction="pwr" rot="R90"/>
<pin name="GND@30" x="35.56" y="-17.78" length="middle" direction="pwr" rot="R90"/>
<pin name="GND@31" x="38.1" y="-17.78" length="middle" direction="pwr" rot="R90"/>
<pin name="GND@32" x="40.64" y="-17.78" length="middle" direction="pwr" rot="R90"/>
<pin name="GND@33" x="43.18" y="-17.78" length="middle" direction="pwr" rot="R90"/>
</symbol>
<symbol name="PWR_VDD14_GND14">
<pin name="VDD@1" x="-33.02" y="17.78" length="middle" direction="pwr" rot="R270"/>
<pin name="GND@1" x="-33.02" y="-17.78" length="middle" direction="pwr" rot="R90"/>
<pin name="VDD@2" x="-27.94" y="17.78" length="middle" direction="pwr" rot="R270"/>
<pin name="GND@2" x="-27.94" y="-17.78" length="middle" direction="pwr" rot="R90"/>
<pin name="VDD@3" x="-22.86" y="17.78" length="middle" direction="pwr" rot="R270"/>
<pin name="VDD@4" x="-17.78" y="17.78" length="middle" direction="pwr" rot="R270"/>
<pin name="VDD@5" x="-12.7" y="17.78" length="middle" direction="pwr" rot="R270"/>
<pin name="VDD@6" x="-7.62" y="17.78" length="middle" direction="pwr" rot="R270"/>
<pin name="VDD@7" x="-2.54" y="17.78" length="middle" direction="pwr" rot="R270"/>
<pin name="VDD@8" x="2.54" y="17.78" length="middle" direction="pwr" rot="R270"/>
<pin name="VDD@9" x="7.62" y="17.78" length="middle" direction="pwr" rot="R270"/>
<pin name="VDD@10" x="12.7" y="17.78" length="middle" direction="pwr" rot="R270"/>
<pin name="VDD@11" x="17.78" y="17.78" length="middle" direction="pwr" rot="R270"/>
<pin name="VDD@12" x="22.86" y="17.78" length="middle" direction="pwr" rot="R270"/>
<pin name="VDD@13" x="27.94" y="17.78" length="middle" direction="pwr" rot="R270"/>
<pin name="VDD@14" x="33.02" y="17.78" length="middle" direction="pwr" rot="R270"/>
<pin name="GND@3" x="-22.86" y="-17.78" length="middle" direction="pwr" rot="R90"/>
<pin name="GND@4" x="-17.78" y="-17.78" length="middle" direction="pwr" rot="R90"/>
<pin name="GND@5" x="-12.7" y="-17.78" length="middle" direction="pwr" rot="R90"/>
<pin name="GND@6" x="-7.62" y="-17.78" length="middle" direction="pwr" rot="R90"/>
<pin name="GND@7" x="-2.54" y="-17.78" length="middle" direction="pwr" rot="R90"/>
<pin name="GND@8" x="2.54" y="-17.78" length="middle" direction="pwr" rot="R90"/>
<pin name="GND@9" x="7.62" y="-17.78" length="middle" direction="pwr" rot="R90"/>
<pin name="GND@10" x="12.7" y="-17.78" length="middle" direction="pwr" rot="R90"/>
<pin name="GND@11" x="17.78" y="-17.78" length="middle" direction="pwr" rot="R90"/>
<pin name="GND@12" x="22.86" y="-17.78" length="middle" direction="pwr" rot="R90"/>
<pin name="GND@13" x="27.94" y="-17.78" length="middle" direction="pwr" rot="R90"/>
<pin name="GND@14" x="33.02" y="-17.78" length="middle" direction="pwr" rot="R90"/>
</symbol>
</symbols>
<devicesets>
<deviceset name="IS61C64AL-*" prefix="IC">
<description>&lt;b&gt;8k x 8 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
10ns access time&lt;br&gt;
5V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="8KX8_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD1_GND1" x="38.1" y="0" addlevel="request"/>
</gates>
<devices>
<device name="J" package="SOJ28-300MIL">
<connects>
<connect gate="PWR" pin="GND@1" pad="14"/>
<connect gate="PWR" pin="VDD@1" pad="28"/>
<connect gate="SRAM" pin="!CE" pad="20"/>
<connect gate="SRAM" pin="!OE" pad="22"/>
<connect gate="SRAM" pin="!WE" pad="27"/>
<connect gate="SRAM" pin="A0" pad="10"/>
<connect gate="SRAM" pin="A1" pad="9"/>
<connect gate="SRAM" pin="A10" pad="21"/>
<connect gate="SRAM" pin="A11" pad="23"/>
<connect gate="SRAM" pin="A12" pad="2"/>
<connect gate="SRAM" pin="A2" pad="8"/>
<connect gate="SRAM" pin="A3" pad="7"/>
<connect gate="SRAM" pin="A4" pad="6"/>
<connect gate="SRAM" pin="A5" pad="5"/>
<connect gate="SRAM" pin="A6" pad="4"/>
<connect gate="SRAM" pin="A7" pad="3"/>
<connect gate="SRAM" pin="A8" pad="25"/>
<connect gate="SRAM" pin="A9" pad="24"/>
<connect gate="SRAM" pin="I/O0" pad="11"/>
<connect gate="SRAM" pin="I/O1" pad="12"/>
<connect gate="SRAM" pin="I/O2" pad="13"/>
<connect gate="SRAM" pin="I/O3" pad="15"/>
<connect gate="SRAM" pin="I/O4" pad="16"/>
<connect gate="SRAM" pin="I/O5" pad="17"/>
<connect gate="SRAM" pin="I/O6" pad="18"/>
<connect gate="SRAM" pin="I/O7" pad="19"/>
</connects>
<technologies>
<technology name="10"/>
</technologies>
</device>
<device name="T" package="TSOP-I-28">
<connects>
<connect gate="PWR" pin="GND@1" pad="14"/>
<connect gate="PWR" pin="VDD@1" pad="28"/>
<connect gate="SRAM" pin="!CE" pad="20"/>
<connect gate="SRAM" pin="!OE" pad="22"/>
<connect gate="SRAM" pin="!WE" pad="27"/>
<connect gate="SRAM" pin="A0" pad="10"/>
<connect gate="SRAM" pin="A1" pad="9"/>
<connect gate="SRAM" pin="A10" pad="21"/>
<connect gate="SRAM" pin="A11" pad="23"/>
<connect gate="SRAM" pin="A12" pad="2"/>
<connect gate="SRAM" pin="A2" pad="8"/>
<connect gate="SRAM" pin="A3" pad="7"/>
<connect gate="SRAM" pin="A4" pad="6"/>
<connect gate="SRAM" pin="A5" pad="5"/>
<connect gate="SRAM" pin="A6" pad="4"/>
<connect gate="SRAM" pin="A7" pad="3"/>
<connect gate="SRAM" pin="A8" pad="25"/>
<connect gate="SRAM" pin="A9" pad="24"/>
<connect gate="SRAM" pin="I/O0" pad="11"/>
<connect gate="SRAM" pin="I/O1" pad="12"/>
<connect gate="SRAM" pin="I/O2" pad="13"/>
<connect gate="SRAM" pin="I/O3" pad="15"/>
<connect gate="SRAM" pin="I/O4" pad="16"/>
<connect gate="SRAM" pin="I/O5" pad="17"/>
<connect gate="SRAM" pin="I/O6" pad="18"/>
<connect gate="SRAM" pin="I/O7" pad="19"/>
</connects>
<technologies>
<technology name="10"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS61C256AL-*" prefix="IC">
<description>&lt;b&gt;32k x 8 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
10ns and 12ns access time&lt;br&gt;
5V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="32KX8_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD1_GND1" x="33.02" y="0" addlevel="request"/>
</gates>
<devices>
<device name="J" package="SOJ28-300MIL">
<connects>
<connect gate="PWR" pin="GND@1" pad="14"/>
<connect gate="PWR" pin="VDD@1" pad="28"/>
<connect gate="SRAM" pin="!CE" pad="20"/>
<connect gate="SRAM" pin="!OE" pad="22"/>
<connect gate="SRAM" pin="!WE" pad="27"/>
<connect gate="SRAM" pin="A0" pad="10"/>
<connect gate="SRAM" pin="A1" pad="9"/>
<connect gate="SRAM" pin="A10" pad="21"/>
<connect gate="SRAM" pin="A11" pad="23"/>
<connect gate="SRAM" pin="A12" pad="2"/>
<connect gate="SRAM" pin="A13" pad="26"/>
<connect gate="SRAM" pin="A14" pad="1"/>
<connect gate="SRAM" pin="A2" pad="8"/>
<connect gate="SRAM" pin="A3" pad="7"/>
<connect gate="SRAM" pin="A4" pad="6"/>
<connect gate="SRAM" pin="A5" pad="5"/>
<connect gate="SRAM" pin="A6" pad="4"/>
<connect gate="SRAM" pin="A7" pad="3"/>
<connect gate="SRAM" pin="A8" pad="25"/>
<connect gate="SRAM" pin="A9" pad="24"/>
<connect gate="SRAM" pin="I/O0" pad="11"/>
<connect gate="SRAM" pin="I/O1" pad="12"/>
<connect gate="SRAM" pin="I/O2" pad="13"/>
<connect gate="SRAM" pin="I/O3" pad="15"/>
<connect gate="SRAM" pin="I/O4" pad="16"/>
<connect gate="SRAM" pin="I/O5" pad="17"/>
<connect gate="SRAM" pin="I/O6" pad="18"/>
<connect gate="SRAM" pin="I/O7" pad="19"/>
</connects>
<technologies>
<technology name="10"/>
<technology name="12"/>
</technologies>
</device>
<device name="T" package="TSOP-I-28">
<connects>
<connect gate="PWR" pin="GND@1" pad="14"/>
<connect gate="PWR" pin="VDD@1" pad="28"/>
<connect gate="SRAM" pin="!CE" pad="20"/>
<connect gate="SRAM" pin="!OE" pad="22"/>
<connect gate="SRAM" pin="!WE" pad="27"/>
<connect gate="SRAM" pin="A0" pad="10"/>
<connect gate="SRAM" pin="A1" pad="9"/>
<connect gate="SRAM" pin="A10" pad="21"/>
<connect gate="SRAM" pin="A11" pad="23"/>
<connect gate="SRAM" pin="A12" pad="2"/>
<connect gate="SRAM" pin="A13" pad="26"/>
<connect gate="SRAM" pin="A14" pad="1"/>
<connect gate="SRAM" pin="A2" pad="8"/>
<connect gate="SRAM" pin="A3" pad="7"/>
<connect gate="SRAM" pin="A4" pad="6"/>
<connect gate="SRAM" pin="A5" pad="5"/>
<connect gate="SRAM" pin="A6" pad="4"/>
<connect gate="SRAM" pin="A7" pad="3"/>
<connect gate="SRAM" pin="A8" pad="25"/>
<connect gate="SRAM" pin="A9" pad="24"/>
<connect gate="SRAM" pin="I/O0" pad="11"/>
<connect gate="SRAM" pin="I/O1" pad="12"/>
<connect gate="SRAM" pin="I/O2" pad="13"/>
<connect gate="SRAM" pin="I/O3" pad="15"/>
<connect gate="SRAM" pin="I/O4" pad="16"/>
<connect gate="SRAM" pin="I/O5" pad="17"/>
<connect gate="SRAM" pin="I/O6" pad="18"/>
<connect gate="SRAM" pin="I/O7" pad="19"/>
</connects>
<technologies>
<technology name="10"/>
<technology name="12"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS62C256AL-*" prefix="IC">
<description>&lt;b&gt;32k x 8 low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
25ns and 45ns access time&lt;br&gt;
5V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="32KX8_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD1_GND1" x="33.02" y="2.54" addlevel="request"/>
</gates>
<devices>
<device name="T" package="TSOP-I-28">
<connects>
<connect gate="PWR" pin="GND@1" pad="14"/>
<connect gate="PWR" pin="VDD@1" pad="28"/>
<connect gate="SRAM" pin="!CE" pad="20"/>
<connect gate="SRAM" pin="!OE" pad="22"/>
<connect gate="SRAM" pin="!WE" pad="27"/>
<connect gate="SRAM" pin="A0" pad="10"/>
<connect gate="SRAM" pin="A1" pad="9"/>
<connect gate="SRAM" pin="A10" pad="21"/>
<connect gate="SRAM" pin="A11" pad="23"/>
<connect gate="SRAM" pin="A12" pad="2"/>
<connect gate="SRAM" pin="A13" pad="26"/>
<connect gate="SRAM" pin="A14" pad="1"/>
<connect gate="SRAM" pin="A2" pad="8"/>
<connect gate="SRAM" pin="A3" pad="7"/>
<connect gate="SRAM" pin="A4" pad="6"/>
<connect gate="SRAM" pin="A5" pad="5"/>
<connect gate="SRAM" pin="A6" pad="4"/>
<connect gate="SRAM" pin="A7" pad="3"/>
<connect gate="SRAM" pin="A8" pad="25"/>
<connect gate="SRAM" pin="A9" pad="24"/>
<connect gate="SRAM" pin="I/O0" pad="11"/>
<connect gate="SRAM" pin="I/O1" pad="12"/>
<connect gate="SRAM" pin="I/O2" pad="13"/>
<connect gate="SRAM" pin="I/O3" pad="15"/>
<connect gate="SRAM" pin="I/O4" pad="16"/>
<connect gate="SRAM" pin="I/O5" pad="17"/>
<connect gate="SRAM" pin="I/O6" pad="18"/>
<connect gate="SRAM" pin="I/O7" pad="19"/>
</connects>
<technologies>
<technology name="25"/>
<technology name="45"/>
</technologies>
</device>
<device name="U" package="SOP28-330MIL">
<connects>
<connect gate="PWR" pin="GND@1" pad="14"/>
<connect gate="PWR" pin="VDD@1" pad="28"/>
<connect gate="SRAM" pin="!CE" pad="20"/>
<connect gate="SRAM" pin="!OE" pad="22"/>
<connect gate="SRAM" pin="!WE" pad="27"/>
<connect gate="SRAM" pin="A0" pad="10"/>
<connect gate="SRAM" pin="A1" pad="9"/>
<connect gate="SRAM" pin="A10" pad="21"/>
<connect gate="SRAM" pin="A11" pad="23"/>
<connect gate="SRAM" pin="A12" pad="2"/>
<connect gate="SRAM" pin="A13" pad="26"/>
<connect gate="SRAM" pin="A14" pad="1"/>
<connect gate="SRAM" pin="A2" pad="8"/>
<connect gate="SRAM" pin="A3" pad="7"/>
<connect gate="SRAM" pin="A4" pad="6"/>
<connect gate="SRAM" pin="A5" pad="5"/>
<connect gate="SRAM" pin="A6" pad="4"/>
<connect gate="SRAM" pin="A7" pad="3"/>
<connect gate="SRAM" pin="A8" pad="25"/>
<connect gate="SRAM" pin="A9" pad="24"/>
<connect gate="SRAM" pin="I/O0" pad="11"/>
<connect gate="SRAM" pin="I/O1" pad="12"/>
<connect gate="SRAM" pin="I/O2" pad="13"/>
<connect gate="SRAM" pin="I/O3" pad="15"/>
<connect gate="SRAM" pin="I/O4" pad="16"/>
<connect gate="SRAM" pin="I/O5" pad="17"/>
<connect gate="SRAM" pin="I/O6" pad="18"/>
<connect gate="SRAM" pin="I/O7" pad="19"/>
</connects>
<technologies>
<technology name="25"/>
<technology name="45"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS65C256AL-*" prefix="IC">
<description>&lt;b&gt;32k x 8 low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
25ns and 45ns access time&lt;br&gt;
5V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="32KX8_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD1_GND1" x="27.94" y="2.54" addlevel="request"/>
</gates>
<devices>
<device name="T" package="TSOP-I-28">
<connects>
<connect gate="PWR" pin="GND@1" pad="14"/>
<connect gate="PWR" pin="VDD@1" pad="28"/>
<connect gate="SRAM" pin="!CE" pad="20"/>
<connect gate="SRAM" pin="!OE" pad="22"/>
<connect gate="SRAM" pin="!WE" pad="27"/>
<connect gate="SRAM" pin="A0" pad="10"/>
<connect gate="SRAM" pin="A1" pad="9"/>
<connect gate="SRAM" pin="A10" pad="21"/>
<connect gate="SRAM" pin="A11" pad="23"/>
<connect gate="SRAM" pin="A12" pad="2"/>
<connect gate="SRAM" pin="A13" pad="26"/>
<connect gate="SRAM" pin="A14" pad="1"/>
<connect gate="SRAM" pin="A2" pad="8"/>
<connect gate="SRAM" pin="A3" pad="7"/>
<connect gate="SRAM" pin="A4" pad="6"/>
<connect gate="SRAM" pin="A5" pad="5"/>
<connect gate="SRAM" pin="A6" pad="4"/>
<connect gate="SRAM" pin="A7" pad="3"/>
<connect gate="SRAM" pin="A8" pad="25"/>
<connect gate="SRAM" pin="A9" pad="24"/>
<connect gate="SRAM" pin="I/O0" pad="11"/>
<connect gate="SRAM" pin="I/O1" pad="12"/>
<connect gate="SRAM" pin="I/O2" pad="13"/>
<connect gate="SRAM" pin="I/O3" pad="15"/>
<connect gate="SRAM" pin="I/O4" pad="16"/>
<connect gate="SRAM" pin="I/O5" pad="17"/>
<connect gate="SRAM" pin="I/O6" pad="18"/>
<connect gate="SRAM" pin="I/O7" pad="19"/>
</connects>
<technologies>
<technology name="25"/>
<technology name="45"/>
</technologies>
</device>
<device name="U" package="SOP28-330MIL">
<connects>
<connect gate="PWR" pin="GND@1" pad="14"/>
<connect gate="PWR" pin="VDD@1" pad="28"/>
<connect gate="SRAM" pin="!CE" pad="20"/>
<connect gate="SRAM" pin="!OE" pad="22"/>
<connect gate="SRAM" pin="!WE" pad="27"/>
<connect gate="SRAM" pin="A0" pad="10"/>
<connect gate="SRAM" pin="A1" pad="9"/>
<connect gate="SRAM" pin="A10" pad="21"/>
<connect gate="SRAM" pin="A11" pad="23"/>
<connect gate="SRAM" pin="A12" pad="2"/>
<connect gate="SRAM" pin="A13" pad="26"/>
<connect gate="SRAM" pin="A14" pad="1"/>
<connect gate="SRAM" pin="A2" pad="8"/>
<connect gate="SRAM" pin="A3" pad="7"/>
<connect gate="SRAM" pin="A4" pad="6"/>
<connect gate="SRAM" pin="A5" pad="5"/>
<connect gate="SRAM" pin="A6" pad="4"/>
<connect gate="SRAM" pin="A7" pad="3"/>
<connect gate="SRAM" pin="A8" pad="25"/>
<connect gate="SRAM" pin="A9" pad="24"/>
<connect gate="SRAM" pin="I/O0" pad="11"/>
<connect gate="SRAM" pin="I/O1" pad="12"/>
<connect gate="SRAM" pin="I/O2" pad="13"/>
<connect gate="SRAM" pin="I/O3" pad="15"/>
<connect gate="SRAM" pin="I/O4" pad="16"/>
<connect gate="SRAM" pin="I/O5" pad="17"/>
<connect gate="SRAM" pin="I/O6" pad="18"/>
<connect gate="SRAM" pin="I/O7" pad="19"/>
</connects>
<technologies>
<technology name="25"/>
<technology name="45"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS61LV256AL-*" prefix="IC">
<description>&lt;b&gt;32k x 8 low voltage CMOS static RAM&lt;/b&gt;&lt;p&gt;
10ns access time&lt;br&gt;
3.3V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="32KX8_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD1_GND1" x="30.48" y="0" addlevel="request"/>
</gates>
<devices>
<device name="J" package="SOJ28-300MIL">
<connects>
<connect gate="PWR" pin="GND@1" pad="14"/>
<connect gate="PWR" pin="VDD@1" pad="28"/>
<connect gate="SRAM" pin="!CE" pad="20"/>
<connect gate="SRAM" pin="!OE" pad="22"/>
<connect gate="SRAM" pin="!WE" pad="27"/>
<connect gate="SRAM" pin="A0" pad="10"/>
<connect gate="SRAM" pin="A1" pad="9"/>
<connect gate="SRAM" pin="A10" pad="21"/>
<connect gate="SRAM" pin="A11" pad="23"/>
<connect gate="SRAM" pin="A12" pad="2"/>
<connect gate="SRAM" pin="A13" pad="26"/>
<connect gate="SRAM" pin="A14" pad="1"/>
<connect gate="SRAM" pin="A2" pad="8"/>
<connect gate="SRAM" pin="A3" pad="7"/>
<connect gate="SRAM" pin="A4" pad="6"/>
<connect gate="SRAM" pin="A5" pad="5"/>
<connect gate="SRAM" pin="A6" pad="4"/>
<connect gate="SRAM" pin="A7" pad="3"/>
<connect gate="SRAM" pin="A8" pad="25"/>
<connect gate="SRAM" pin="A9" pad="24"/>
<connect gate="SRAM" pin="I/O0" pad="11"/>
<connect gate="SRAM" pin="I/O1" pad="12"/>
<connect gate="SRAM" pin="I/O2" pad="13"/>
<connect gate="SRAM" pin="I/O3" pad="15"/>
<connect gate="SRAM" pin="I/O4" pad="16"/>
<connect gate="SRAM" pin="I/O5" pad="17"/>
<connect gate="SRAM" pin="I/O6" pad="18"/>
<connect gate="SRAM" pin="I/O7" pad="19"/>
</connects>
<technologies>
<technology name="10"/>
</technologies>
</device>
<device name="T" package="TSOP-I-28">
<connects>
<connect gate="PWR" pin="GND@1" pad="14"/>
<connect gate="PWR" pin="VDD@1" pad="28"/>
<connect gate="SRAM" pin="!CE" pad="20"/>
<connect gate="SRAM" pin="!OE" pad="22"/>
<connect gate="SRAM" pin="!WE" pad="27"/>
<connect gate="SRAM" pin="A0" pad="10"/>
<connect gate="SRAM" pin="A1" pad="9"/>
<connect gate="SRAM" pin="A10" pad="21"/>
<connect gate="SRAM" pin="A11" pad="23"/>
<connect gate="SRAM" pin="A12" pad="2"/>
<connect gate="SRAM" pin="A13" pad="26"/>
<connect gate="SRAM" pin="A14" pad="1"/>
<connect gate="SRAM" pin="A2" pad="8"/>
<connect gate="SRAM" pin="A3" pad="7"/>
<connect gate="SRAM" pin="A4" pad="6"/>
<connect gate="SRAM" pin="A5" pad="5"/>
<connect gate="SRAM" pin="A6" pad="4"/>
<connect gate="SRAM" pin="A7" pad="3"/>
<connect gate="SRAM" pin="A8" pad="25"/>
<connect gate="SRAM" pin="A9" pad="24"/>
<connect gate="SRAM" pin="I/O0" pad="11"/>
<connect gate="SRAM" pin="I/O1" pad="12"/>
<connect gate="SRAM" pin="I/O2" pad="13"/>
<connect gate="SRAM" pin="I/O3" pad="15"/>
<connect gate="SRAM" pin="I/O4" pad="16"/>
<connect gate="SRAM" pin="I/O5" pad="17"/>
<connect gate="SRAM" pin="I/O6" pad="18"/>
<connect gate="SRAM" pin="I/O7" pad="19"/>
</connects>
<technologies>
<technology name="10"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS62LV256AL-*" prefix="IC">
<description>&lt;b&gt;32k x 8 low voltage CMOS static RAM&lt;/b&gt;&lt;p&gt;
20ns and 45ns access time&lt;br&gt;
3.3V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="32KX8_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD1_GND1" x="27.94" y="0" addlevel="request"/>
</gates>
<devices>
<device name="T" package="TSOP-I-28">
<connects>
<connect gate="PWR" pin="GND@1" pad="14"/>
<connect gate="PWR" pin="VDD@1" pad="28"/>
<connect gate="SRAM" pin="!CE" pad="20"/>
<connect gate="SRAM" pin="!OE" pad="22"/>
<connect gate="SRAM" pin="!WE" pad="27"/>
<connect gate="SRAM" pin="A0" pad="10"/>
<connect gate="SRAM" pin="A1" pad="9"/>
<connect gate="SRAM" pin="A10" pad="21"/>
<connect gate="SRAM" pin="A11" pad="23"/>
<connect gate="SRAM" pin="A12" pad="2"/>
<connect gate="SRAM" pin="A13" pad="26"/>
<connect gate="SRAM" pin="A14" pad="1"/>
<connect gate="SRAM" pin="A2" pad="8"/>
<connect gate="SRAM" pin="A3" pad="7"/>
<connect gate="SRAM" pin="A4" pad="6"/>
<connect gate="SRAM" pin="A5" pad="5"/>
<connect gate="SRAM" pin="A6" pad="4"/>
<connect gate="SRAM" pin="A7" pad="3"/>
<connect gate="SRAM" pin="A8" pad="25"/>
<connect gate="SRAM" pin="A9" pad="24"/>
<connect gate="SRAM" pin="I/O0" pad="11"/>
<connect gate="SRAM" pin="I/O1" pad="12"/>
<connect gate="SRAM" pin="I/O2" pad="13"/>
<connect gate="SRAM" pin="I/O3" pad="15"/>
<connect gate="SRAM" pin="I/O4" pad="16"/>
<connect gate="SRAM" pin="I/O5" pad="17"/>
<connect gate="SRAM" pin="I/O6" pad="18"/>
<connect gate="SRAM" pin="I/O7" pad="19"/>
</connects>
<technologies>
<technology name="20"/>
<technology name="45"/>
</technologies>
</device>
<device name="J" package="SOJ28-300MIL">
<connects>
<connect gate="PWR" pin="GND@1" pad="14"/>
<connect gate="PWR" pin="VDD@1" pad="28"/>
<connect gate="SRAM" pin="!CE" pad="20"/>
<connect gate="SRAM" pin="!OE" pad="22"/>
<connect gate="SRAM" pin="!WE" pad="27"/>
<connect gate="SRAM" pin="A0" pad="10"/>
<connect gate="SRAM" pin="A1" pad="9"/>
<connect gate="SRAM" pin="A10" pad="21"/>
<connect gate="SRAM" pin="A11" pad="23"/>
<connect gate="SRAM" pin="A12" pad="2"/>
<connect gate="SRAM" pin="A13" pad="26"/>
<connect gate="SRAM" pin="A14" pad="1"/>
<connect gate="SRAM" pin="A2" pad="8"/>
<connect gate="SRAM" pin="A3" pad="7"/>
<connect gate="SRAM" pin="A4" pad="6"/>
<connect gate="SRAM" pin="A5" pad="5"/>
<connect gate="SRAM" pin="A6" pad="4"/>
<connect gate="SRAM" pin="A7" pad="3"/>
<connect gate="SRAM" pin="A8" pad="25"/>
<connect gate="SRAM" pin="A9" pad="24"/>
<connect gate="SRAM" pin="I/O0" pad="11"/>
<connect gate="SRAM" pin="I/O1" pad="12"/>
<connect gate="SRAM" pin="I/O2" pad="13"/>
<connect gate="SRAM" pin="I/O3" pad="15"/>
<connect gate="SRAM" pin="I/O4" pad="16"/>
<connect gate="SRAM" pin="I/O5" pad="17"/>
<connect gate="SRAM" pin="I/O6" pad="18"/>
<connect gate="SRAM" pin="I/O7" pad="19"/>
</connects>
<technologies>
<technology name="20"/>
<technology name="45"/>
</technologies>
</device>
<device name="U" package="SOP28-330MIL">
<connects>
<connect gate="PWR" pin="GND@1" pad="14"/>
<connect gate="PWR" pin="VDD@1" pad="28"/>
<connect gate="SRAM" pin="!CE" pad="20"/>
<connect gate="SRAM" pin="!OE" pad="22"/>
<connect gate="SRAM" pin="!WE" pad="27"/>
<connect gate="SRAM" pin="A0" pad="10"/>
<connect gate="SRAM" pin="A1" pad="9"/>
<connect gate="SRAM" pin="A10" pad="21"/>
<connect gate="SRAM" pin="A11" pad="23"/>
<connect gate="SRAM" pin="A12" pad="2"/>
<connect gate="SRAM" pin="A13" pad="26"/>
<connect gate="SRAM" pin="A14" pad="1"/>
<connect gate="SRAM" pin="A2" pad="8"/>
<connect gate="SRAM" pin="A3" pad="7"/>
<connect gate="SRAM" pin="A4" pad="6"/>
<connect gate="SRAM" pin="A5" pad="5"/>
<connect gate="SRAM" pin="A6" pad="4"/>
<connect gate="SRAM" pin="A7" pad="3"/>
<connect gate="SRAM" pin="A8" pad="25"/>
<connect gate="SRAM" pin="A9" pad="24"/>
<connect gate="SRAM" pin="I/O0" pad="11"/>
<connect gate="SRAM" pin="I/O1" pad="12"/>
<connect gate="SRAM" pin="I/O2" pad="13"/>
<connect gate="SRAM" pin="I/O3" pad="15"/>
<connect gate="SRAM" pin="I/O4" pad="16"/>
<connect gate="SRAM" pin="I/O5" pad="17"/>
<connect gate="SRAM" pin="I/O6" pad="18"/>
<connect gate="SRAM" pin="I/O7" pad="19"/>
</connects>
<technologies>
<technology name="20"/>
<technology name="45"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS65LV256AL-*" prefix="IC">
<description>&lt;b&gt;32k x 8 low voltage CMOS static RAM&lt;/b&gt;&lt;p&gt;
45ns access time&lt;br&gt;
3.3V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="32KX8_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD1_GND1" x="33.02" y="0" addlevel="request"/>
</gates>
<devices>
<device name="T" package="TSOP-I-28">
<connects>
<connect gate="PWR" pin="GND@1" pad="14"/>
<connect gate="PWR" pin="VDD@1" pad="28"/>
<connect gate="SRAM" pin="!CE" pad="20"/>
<connect gate="SRAM" pin="!OE" pad="22"/>
<connect gate="SRAM" pin="!WE" pad="27"/>
<connect gate="SRAM" pin="A0" pad="10"/>
<connect gate="SRAM" pin="A1" pad="9"/>
<connect gate="SRAM" pin="A10" pad="21"/>
<connect gate="SRAM" pin="A11" pad="23"/>
<connect gate="SRAM" pin="A12" pad="2"/>
<connect gate="SRAM" pin="A13" pad="26"/>
<connect gate="SRAM" pin="A14" pad="1"/>
<connect gate="SRAM" pin="A2" pad="8"/>
<connect gate="SRAM" pin="A3" pad="7"/>
<connect gate="SRAM" pin="A4" pad="6"/>
<connect gate="SRAM" pin="A5" pad="5"/>
<connect gate="SRAM" pin="A6" pad="4"/>
<connect gate="SRAM" pin="A7" pad="3"/>
<connect gate="SRAM" pin="A8" pad="25"/>
<connect gate="SRAM" pin="A9" pad="24"/>
<connect gate="SRAM" pin="I/O0" pad="11"/>
<connect gate="SRAM" pin="I/O1" pad="12"/>
<connect gate="SRAM" pin="I/O2" pad="13"/>
<connect gate="SRAM" pin="I/O3" pad="15"/>
<connect gate="SRAM" pin="I/O4" pad="16"/>
<connect gate="SRAM" pin="I/O5" pad="17"/>
<connect gate="SRAM" pin="I/O6" pad="18"/>
<connect gate="SRAM" pin="I/O7" pad="19"/>
</connects>
<technologies>
<technology name="45"/>
</technologies>
</device>
<device name="U" package="SOP28-330MIL">
<connects>
<connect gate="PWR" pin="GND@1" pad="14"/>
<connect gate="PWR" pin="VDD@1" pad="28"/>
<connect gate="SRAM" pin="!CE" pad="20"/>
<connect gate="SRAM" pin="!OE" pad="22"/>
<connect gate="SRAM" pin="!WE" pad="27"/>
<connect gate="SRAM" pin="A0" pad="10"/>
<connect gate="SRAM" pin="A1" pad="9"/>
<connect gate="SRAM" pin="A10" pad="21"/>
<connect gate="SRAM" pin="A11" pad="23"/>
<connect gate="SRAM" pin="A12" pad="2"/>
<connect gate="SRAM" pin="A13" pad="26"/>
<connect gate="SRAM" pin="A14" pad="1"/>
<connect gate="SRAM" pin="A2" pad="8"/>
<connect gate="SRAM" pin="A3" pad="7"/>
<connect gate="SRAM" pin="A4" pad="6"/>
<connect gate="SRAM" pin="A5" pad="5"/>
<connect gate="SRAM" pin="A6" pad="4"/>
<connect gate="SRAM" pin="A7" pad="3"/>
<connect gate="SRAM" pin="A8" pad="25"/>
<connect gate="SRAM" pin="A9" pad="24"/>
<connect gate="SRAM" pin="I/O0" pad="11"/>
<connect gate="SRAM" pin="I/O1" pad="12"/>
<connect gate="SRAM" pin="I/O2" pad="13"/>
<connect gate="SRAM" pin="I/O3" pad="15"/>
<connect gate="SRAM" pin="I/O4" pad="16"/>
<connect gate="SRAM" pin="I/O5" pad="17"/>
<connect gate="SRAM" pin="I/O6" pad="18"/>
<connect gate="SRAM" pin="I/O7" pad="19"/>
</connects>
<technologies>
<technology name="45"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS61C1024AL-*" prefix="IC">
<description>&lt;b&gt;128k x 8 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
12ns access time&lt;br&gt;
5V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="128KX8_TYP2" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD1_GND1" x="27.94" y="0" addlevel="request"/>
</gates>
<devices>
<device name="H" package="TSOP-I-32-8X13.4MM">
<connects>
<connect gate="PWR" pin="GND@1" pad="24"/>
<connect gate="PWR" pin="VDD@1" pad="8"/>
<connect gate="SRAM" pin="!CE" pad="30"/>
<connect gate="SRAM" pin="!OE" pad="32"/>
<connect gate="SRAM" pin="!WE" pad="5"/>
<connect gate="SRAM" pin="A0" pad="20"/>
<connect gate="SRAM" pin="A1" pad="19"/>
<connect gate="SRAM" pin="A10" pad="31"/>
<connect gate="SRAM" pin="A11" pad="1"/>
<connect gate="SRAM" pin="A12" pad="12"/>
<connect gate="SRAM" pin="A13" pad="4"/>
<connect gate="SRAM" pin="A14" pad="11"/>
<connect gate="SRAM" pin="A15" pad="7"/>
<connect gate="SRAM" pin="A16" pad="10"/>
<connect gate="SRAM" pin="A2" pad="18"/>
<connect gate="SRAM" pin="A3" pad="17"/>
<connect gate="SRAM" pin="A4" pad="16"/>
<connect gate="SRAM" pin="A5" pad="15"/>
<connect gate="SRAM" pin="A6" pad="14"/>
<connect gate="SRAM" pin="A7" pad="13"/>
<connect gate="SRAM" pin="A8" pad="3"/>
<connect gate="SRAM" pin="A9" pad="2"/>
<connect gate="SRAM" pin="CE2" pad="6"/>
<connect gate="SRAM" pin="I/O0" pad="21"/>
<connect gate="SRAM" pin="I/O1" pad="22"/>
<connect gate="SRAM" pin="I/O2" pad="23"/>
<connect gate="SRAM" pin="I/O3" pad="25"/>
<connect gate="SRAM" pin="I/O4" pad="26"/>
<connect gate="SRAM" pin="I/O5" pad="27"/>
<connect gate="SRAM" pin="I/O6" pad="28"/>
<connect gate="SRAM" pin="I/O7" pad="29"/>
</connects>
<technologies>
<technology name="12"/>
</technologies>
</device>
<device name="T" package="TSOP-I-32-8X20MM">
<connects>
<connect gate="PWR" pin="GND@1" pad="24"/>
<connect gate="PWR" pin="VDD@1" pad="8"/>
<connect gate="SRAM" pin="!CE" pad="30"/>
<connect gate="SRAM" pin="!OE" pad="32"/>
<connect gate="SRAM" pin="!WE" pad="5"/>
<connect gate="SRAM" pin="A0" pad="20"/>
<connect gate="SRAM" pin="A1" pad="19"/>
<connect gate="SRAM" pin="A10" pad="31"/>
<connect gate="SRAM" pin="A11" pad="1"/>
<connect gate="SRAM" pin="A12" pad="12"/>
<connect gate="SRAM" pin="A13" pad="4"/>
<connect gate="SRAM" pin="A14" pad="11"/>
<connect gate="SRAM" pin="A15" pad="7"/>
<connect gate="SRAM" pin="A16" pad="10"/>
<connect gate="SRAM" pin="A2" pad="18"/>
<connect gate="SRAM" pin="A3" pad="17"/>
<connect gate="SRAM" pin="A4" pad="16"/>
<connect gate="SRAM" pin="A5" pad="15"/>
<connect gate="SRAM" pin="A6" pad="14"/>
<connect gate="SRAM" pin="A7" pad="13"/>
<connect gate="SRAM" pin="A8" pad="3"/>
<connect gate="SRAM" pin="A9" pad="2"/>
<connect gate="SRAM" pin="CE2" pad="6"/>
<connect gate="SRAM" pin="I/O0" pad="21"/>
<connect gate="SRAM" pin="I/O1" pad="22"/>
<connect gate="SRAM" pin="I/O2" pad="23"/>
<connect gate="SRAM" pin="I/O3" pad="25"/>
<connect gate="SRAM" pin="I/O4" pad="26"/>
<connect gate="SRAM" pin="I/O5" pad="27"/>
<connect gate="SRAM" pin="I/O6" pad="28"/>
<connect gate="SRAM" pin="I/O7" pad="29"/>
</connects>
<technologies>
<technology name="12"/>
</technologies>
</device>
<device name="J" package="SOJ32-300MIL">
<connects>
<connect gate="PWR" pin="GND@1" pad="16"/>
<connect gate="PWR" pin="VDD@1" pad="32"/>
<connect gate="SRAM" pin="!CE" pad="22"/>
<connect gate="SRAM" pin="!OE" pad="24"/>
<connect gate="SRAM" pin="!WE" pad="29"/>
<connect gate="SRAM" pin="A0" pad="12"/>
<connect gate="SRAM" pin="A1" pad="11"/>
<connect gate="SRAM" pin="A10" pad="23"/>
<connect gate="SRAM" pin="A11" pad="25"/>
<connect gate="SRAM" pin="A12" pad="4"/>
<connect gate="SRAM" pin="A13" pad="28"/>
<connect gate="SRAM" pin="A14" pad="3"/>
<connect gate="SRAM" pin="A15" pad="31"/>
<connect gate="SRAM" pin="A16" pad="2"/>
<connect gate="SRAM" pin="A2" pad="10"/>
<connect gate="SRAM" pin="A3" pad="9"/>
<connect gate="SRAM" pin="A4" pad="8"/>
<connect gate="SRAM" pin="A5" pad="7"/>
<connect gate="SRAM" pin="A6" pad="6"/>
<connect gate="SRAM" pin="A7" pad="5"/>
<connect gate="SRAM" pin="A8" pad="27"/>
<connect gate="SRAM" pin="A9" pad="26"/>
<connect gate="SRAM" pin="CE2" pad="30"/>
<connect gate="SRAM" pin="I/O0" pad="13"/>
<connect gate="SRAM" pin="I/O1" pad="14"/>
<connect gate="SRAM" pin="I/O2" pad="15"/>
<connect gate="SRAM" pin="I/O3" pad="17"/>
<connect gate="SRAM" pin="I/O4" pad="18"/>
<connect gate="SRAM" pin="I/O5" pad="19"/>
<connect gate="SRAM" pin="I/O6" pad="20"/>
<connect gate="SRAM" pin="I/O7" pad="21"/>
</connects>
<technologies>
<technology name="12"/>
</technologies>
</device>
<device name="K" package="SOJ32-400MIL">
<connects>
<connect gate="PWR" pin="GND@1" pad="16"/>
<connect gate="PWR" pin="VDD@1" pad="32"/>
<connect gate="SRAM" pin="!CE" pad="22"/>
<connect gate="SRAM" pin="!OE" pad="24"/>
<connect gate="SRAM" pin="!WE" pad="29"/>
<connect gate="SRAM" pin="A0" pad="12"/>
<connect gate="SRAM" pin="A1" pad="11"/>
<connect gate="SRAM" pin="A10" pad="23"/>
<connect gate="SRAM" pin="A11" pad="25"/>
<connect gate="SRAM" pin="A12" pad="4"/>
<connect gate="SRAM" pin="A13" pad="28"/>
<connect gate="SRAM" pin="A14" pad="3"/>
<connect gate="SRAM" pin="A15" pad="31"/>
<connect gate="SRAM" pin="A16" pad="2"/>
<connect gate="SRAM" pin="A2" pad="10"/>
<connect gate="SRAM" pin="A3" pad="9"/>
<connect gate="SRAM" pin="A4" pad="8"/>
<connect gate="SRAM" pin="A5" pad="7"/>
<connect gate="SRAM" pin="A6" pad="6"/>
<connect gate="SRAM" pin="A7" pad="5"/>
<connect gate="SRAM" pin="A8" pad="27"/>
<connect gate="SRAM" pin="A9" pad="26"/>
<connect gate="SRAM" pin="CE2" pad="30"/>
<connect gate="SRAM" pin="I/O0" pad="13"/>
<connect gate="SRAM" pin="I/O1" pad="14"/>
<connect gate="SRAM" pin="I/O2" pad="15"/>
<connect gate="SRAM" pin="I/O3" pad="17"/>
<connect gate="SRAM" pin="I/O4" pad="18"/>
<connect gate="SRAM" pin="I/O5" pad="19"/>
<connect gate="SRAM" pin="I/O6" pad="20"/>
<connect gate="SRAM" pin="I/O7" pad="21"/>
</connects>
<technologies>
<technology name="12"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS62C1024AL-*" prefix="IC">
<description>&lt;b&gt;128k x 8 low- power CMOS static RAM&lt;/b&gt;&lt;p&gt;
35ns access time&lt;br&gt;
5V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="128KX8_TYP2" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD1_GND1" x="33.02" y="0" addlevel="request"/>
</gates>
<devices>
<device name="Q" package="SOP32-450MIL">
<connects>
<connect gate="PWR" pin="GND@1" pad="16"/>
<connect gate="PWR" pin="VDD@1" pad="32"/>
<connect gate="SRAM" pin="!CE" pad="22"/>
<connect gate="SRAM" pin="!OE" pad="24"/>
<connect gate="SRAM" pin="!WE" pad="29"/>
<connect gate="SRAM" pin="A0" pad="12"/>
<connect gate="SRAM" pin="A1" pad="11"/>
<connect gate="SRAM" pin="A10" pad="23"/>
<connect gate="SRAM" pin="A11" pad="25"/>
<connect gate="SRAM" pin="A12" pad="4"/>
<connect gate="SRAM" pin="A13" pad="28"/>
<connect gate="SRAM" pin="A14" pad="3"/>
<connect gate="SRAM" pin="A15" pad="31"/>
<connect gate="SRAM" pin="A16" pad="2"/>
<connect gate="SRAM" pin="A2" pad="10"/>
<connect gate="SRAM" pin="A3" pad="9"/>
<connect gate="SRAM" pin="A4" pad="8"/>
<connect gate="SRAM" pin="A5" pad="7"/>
<connect gate="SRAM" pin="A6" pad="6"/>
<connect gate="SRAM" pin="A7" pad="5"/>
<connect gate="SRAM" pin="A8" pad="27"/>
<connect gate="SRAM" pin="A9" pad="26"/>
<connect gate="SRAM" pin="CE2" pad="30"/>
<connect gate="SRAM" pin="I/O0" pad="13"/>
<connect gate="SRAM" pin="I/O1" pad="14"/>
<connect gate="SRAM" pin="I/O2" pad="15"/>
<connect gate="SRAM" pin="I/O3" pad="17"/>
<connect gate="SRAM" pin="I/O4" pad="18"/>
<connect gate="SRAM" pin="I/O5" pad="19"/>
<connect gate="SRAM" pin="I/O6" pad="20"/>
<connect gate="SRAM" pin="I/O7" pad="21"/>
</connects>
<technologies>
<technology name="35"/>
</technologies>
</device>
<device name="T" package="TSOP-I-32-8X20MM">
<connects>
<connect gate="PWR" pin="GND@1" pad="24"/>
<connect gate="PWR" pin="VDD@1" pad="8"/>
<connect gate="SRAM" pin="!CE" pad="30"/>
<connect gate="SRAM" pin="!OE" pad="32"/>
<connect gate="SRAM" pin="!WE" pad="5"/>
<connect gate="SRAM" pin="A0" pad="20"/>
<connect gate="SRAM" pin="A1" pad="19"/>
<connect gate="SRAM" pin="A10" pad="31"/>
<connect gate="SRAM" pin="A11" pad="1"/>
<connect gate="SRAM" pin="A12" pad="12"/>
<connect gate="SRAM" pin="A13" pad="4"/>
<connect gate="SRAM" pin="A14" pad="11"/>
<connect gate="SRAM" pin="A15" pad="7"/>
<connect gate="SRAM" pin="A16" pad="10"/>
<connect gate="SRAM" pin="A2" pad="18"/>
<connect gate="SRAM" pin="A3" pad="17"/>
<connect gate="SRAM" pin="A4" pad="16"/>
<connect gate="SRAM" pin="A5" pad="15"/>
<connect gate="SRAM" pin="A6" pad="14"/>
<connect gate="SRAM" pin="A7" pad="13"/>
<connect gate="SRAM" pin="A8" pad="3"/>
<connect gate="SRAM" pin="A9" pad="2"/>
<connect gate="SRAM" pin="CE2" pad="6"/>
<connect gate="SRAM" pin="I/O0" pad="21"/>
<connect gate="SRAM" pin="I/O1" pad="22"/>
<connect gate="SRAM" pin="I/O2" pad="23"/>
<connect gate="SRAM" pin="I/O3" pad="25"/>
<connect gate="SRAM" pin="I/O4" pad="26"/>
<connect gate="SRAM" pin="I/O5" pad="27"/>
<connect gate="SRAM" pin="I/O6" pad="28"/>
<connect gate="SRAM" pin="I/O7" pad="29"/>
</connects>
<technologies>
<technology name="35"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS64C1024AL-*" prefix="IC">
<description>&lt;b&gt;128k x 8 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
15ns access time&lt;br&gt;
5V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="128KX8_TYP2" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD1_GND1" x="33.02" y="0" addlevel="request"/>
</gates>
<devices>
<device name="T" package="TSOP-I-32-8X20MM">
<connects>
<connect gate="PWR" pin="GND@1" pad="24"/>
<connect gate="PWR" pin="VDD@1" pad="8"/>
<connect gate="SRAM" pin="!CE" pad="30"/>
<connect gate="SRAM" pin="!OE" pad="32"/>
<connect gate="SRAM" pin="!WE" pad="5"/>
<connect gate="SRAM" pin="A0" pad="20"/>
<connect gate="SRAM" pin="A1" pad="19"/>
<connect gate="SRAM" pin="A10" pad="31"/>
<connect gate="SRAM" pin="A11" pad="1"/>
<connect gate="SRAM" pin="A12" pad="12"/>
<connect gate="SRAM" pin="A13" pad="4"/>
<connect gate="SRAM" pin="A14" pad="11"/>
<connect gate="SRAM" pin="A15" pad="7"/>
<connect gate="SRAM" pin="A16" pad="10"/>
<connect gate="SRAM" pin="A2" pad="18"/>
<connect gate="SRAM" pin="A3" pad="17"/>
<connect gate="SRAM" pin="A4" pad="16"/>
<connect gate="SRAM" pin="A5" pad="15"/>
<connect gate="SRAM" pin="A6" pad="14"/>
<connect gate="SRAM" pin="A7" pad="13"/>
<connect gate="SRAM" pin="A8" pad="3"/>
<connect gate="SRAM" pin="A9" pad="2"/>
<connect gate="SRAM" pin="CE2" pad="6"/>
<connect gate="SRAM" pin="I/O0" pad="21"/>
<connect gate="SRAM" pin="I/O1" pad="22"/>
<connect gate="SRAM" pin="I/O2" pad="23"/>
<connect gate="SRAM" pin="I/O3" pad="25"/>
<connect gate="SRAM" pin="I/O4" pad="26"/>
<connect gate="SRAM" pin="I/O5" pad="27"/>
<connect gate="SRAM" pin="I/O6" pad="28"/>
<connect gate="SRAM" pin="I/O7" pad="29"/>
</connects>
<technologies>
<technology name="15"/>
</technologies>
</device>
<device name="K" package="SOJ32-400MIL">
<connects>
<connect gate="PWR" pin="GND@1" pad="16"/>
<connect gate="PWR" pin="VDD@1" pad="32"/>
<connect gate="SRAM" pin="!CE" pad="22"/>
<connect gate="SRAM" pin="!OE" pad="24"/>
<connect gate="SRAM" pin="!WE" pad="29"/>
<connect gate="SRAM" pin="A0" pad="12"/>
<connect gate="SRAM" pin="A1" pad="11"/>
<connect gate="SRAM" pin="A10" pad="23"/>
<connect gate="SRAM" pin="A11" pad="25"/>
<connect gate="SRAM" pin="A12" pad="4"/>
<connect gate="SRAM" pin="A13" pad="28"/>
<connect gate="SRAM" pin="A14" pad="3"/>
<connect gate="SRAM" pin="A15" pad="31"/>
<connect gate="SRAM" pin="A16" pad="2"/>
<connect gate="SRAM" pin="A2" pad="10"/>
<connect gate="SRAM" pin="A3" pad="9"/>
<connect gate="SRAM" pin="A4" pad="8"/>
<connect gate="SRAM" pin="A5" pad="7"/>
<connect gate="SRAM" pin="A6" pad="6"/>
<connect gate="SRAM" pin="A7" pad="5"/>
<connect gate="SRAM" pin="A8" pad="27"/>
<connect gate="SRAM" pin="A9" pad="26"/>
<connect gate="SRAM" pin="CE2" pad="30"/>
<connect gate="SRAM" pin="I/O0" pad="13"/>
<connect gate="SRAM" pin="I/O1" pad="14"/>
<connect gate="SRAM" pin="I/O2" pad="15"/>
<connect gate="SRAM" pin="I/O3" pad="17"/>
<connect gate="SRAM" pin="I/O4" pad="18"/>
<connect gate="SRAM" pin="I/O5" pad="19"/>
<connect gate="SRAM" pin="I/O6" pad="20"/>
<connect gate="SRAM" pin="I/O7" pad="21"/>
</connects>
<technologies>
<technology name="15"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS65C1024AL-*" prefix="IC">
<description>&lt;b&gt;128k x 8 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
45ns access time&lt;br&gt;
5V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="128KX8_TYP2" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD1_GND1" x="33.02" y="-2.54" addlevel="request"/>
</gates>
<devices>
<device name="Q" package="SOP32-450MIL">
<connects>
<connect gate="PWR" pin="GND@1" pad="16"/>
<connect gate="PWR" pin="VDD@1" pad="32"/>
<connect gate="SRAM" pin="!CE" pad="22"/>
<connect gate="SRAM" pin="!OE" pad="24"/>
<connect gate="SRAM" pin="!WE" pad="29"/>
<connect gate="SRAM" pin="A0" pad="12"/>
<connect gate="SRAM" pin="A1" pad="11"/>
<connect gate="SRAM" pin="A10" pad="23"/>
<connect gate="SRAM" pin="A11" pad="25"/>
<connect gate="SRAM" pin="A12" pad="4"/>
<connect gate="SRAM" pin="A13" pad="28"/>
<connect gate="SRAM" pin="A14" pad="3"/>
<connect gate="SRAM" pin="A15" pad="31"/>
<connect gate="SRAM" pin="A16" pad="2"/>
<connect gate="SRAM" pin="A2" pad="10"/>
<connect gate="SRAM" pin="A3" pad="9"/>
<connect gate="SRAM" pin="A4" pad="8"/>
<connect gate="SRAM" pin="A5" pad="7"/>
<connect gate="SRAM" pin="A6" pad="6"/>
<connect gate="SRAM" pin="A7" pad="5"/>
<connect gate="SRAM" pin="A8" pad="27"/>
<connect gate="SRAM" pin="A9" pad="26"/>
<connect gate="SRAM" pin="CE2" pad="30"/>
<connect gate="SRAM" pin="I/O0" pad="13"/>
<connect gate="SRAM" pin="I/O1" pad="14"/>
<connect gate="SRAM" pin="I/O2" pad="15"/>
<connect gate="SRAM" pin="I/O3" pad="17"/>
<connect gate="SRAM" pin="I/O4" pad="18"/>
<connect gate="SRAM" pin="I/O5" pad="19"/>
<connect gate="SRAM" pin="I/O6" pad="20"/>
<connect gate="SRAM" pin="I/O7" pad="21"/>
</connects>
<technologies>
<technology name="45"/>
</technologies>
</device>
<device name="T" package="TSOP-I-32-8X20MM">
<connects>
<connect gate="PWR" pin="GND@1" pad="24"/>
<connect gate="PWR" pin="VDD@1" pad="8"/>
<connect gate="SRAM" pin="!CE" pad="30"/>
<connect gate="SRAM" pin="!OE" pad="32"/>
<connect gate="SRAM" pin="!WE" pad="5"/>
<connect gate="SRAM" pin="A0" pad="20"/>
<connect gate="SRAM" pin="A1" pad="19"/>
<connect gate="SRAM" pin="A10" pad="31"/>
<connect gate="SRAM" pin="A11" pad="1"/>
<connect gate="SRAM" pin="A12" pad="12"/>
<connect gate="SRAM" pin="A13" pad="4"/>
<connect gate="SRAM" pin="A14" pad="11"/>
<connect gate="SRAM" pin="A15" pad="7"/>
<connect gate="SRAM" pin="A16" pad="10"/>
<connect gate="SRAM" pin="A2" pad="18"/>
<connect gate="SRAM" pin="A3" pad="17"/>
<connect gate="SRAM" pin="A4" pad="16"/>
<connect gate="SRAM" pin="A5" pad="15"/>
<connect gate="SRAM" pin="A6" pad="14"/>
<connect gate="SRAM" pin="A7" pad="13"/>
<connect gate="SRAM" pin="A8" pad="3"/>
<connect gate="SRAM" pin="A9" pad="2"/>
<connect gate="SRAM" pin="CE2" pad="6"/>
<connect gate="SRAM" pin="I/O0" pad="21"/>
<connect gate="SRAM" pin="I/O1" pad="22"/>
<connect gate="SRAM" pin="I/O2" pad="23"/>
<connect gate="SRAM" pin="I/O3" pad="25"/>
<connect gate="SRAM" pin="I/O4" pad="26"/>
<connect gate="SRAM" pin="I/O5" pad="27"/>
<connect gate="SRAM" pin="I/O6" pad="28"/>
<connect gate="SRAM" pin="I/O7" pad="29"/>
</connects>
<technologies>
<technology name="45"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS61WV1288EEBLL-*" prefix="IC">
<description>&lt;b&gt;128k x 8 high- speed CMOS static RAM with ECC&lt;/b&gt;&lt;p&gt;
8ns and 10ns access time&lt;br&gt;
4V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="128KX8_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="35.56" y="0" addlevel="request"/>
</gates>
<devices>
<device name="B" package="TFBGA48_6X8">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="C3"/>
<connect gate="SRAM" pin="A1" pad="B3"/>
<connect gate="SRAM" pin="A10" pad="H2"/>
<connect gate="SRAM" pin="A11" pad="F4"/>
<connect gate="SRAM" pin="A12" pad="G4"/>
<connect gate="SRAM" pin="A13" pad="H4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="G3"/>
<connect gate="SRAM" pin="A16" pad="H3"/>
<connect gate="SRAM" pin="A2" pad="A3"/>
<connect gate="SRAM" pin="A3" pad="D4"/>
<connect gate="SRAM" pin="A4" pad="C4"/>
<connect gate="SRAM" pin="A5" pad="B4"/>
<connect gate="SRAM" pin="A6" pad="A4"/>
<connect gate="SRAM" pin="A7" pad="A5"/>
<connect gate="SRAM" pin="A8" pad="G6"/>
<connect gate="SRAM" pin="A9" pad="H5"/>
<connect gate="SRAM" pin="I/O0" pad="B1"/>
<connect gate="SRAM" pin="I/O1" pad="C1"/>
<connect gate="SRAM" pin="I/O2" pad="F1"/>
<connect gate="SRAM" pin="I/O3" pad="G1"/>
<connect gate="SRAM" pin="I/O4" pad="F5"/>
<connect gate="SRAM" pin="I/O5" pad="F6"/>
<connect gate="SRAM" pin="I/O6" pad="C6"/>
<connect gate="SRAM" pin="I/O7" pad="B6"/>
</connects>
<technologies>
<technology name="10"/>
<technology name="8"/>
</technologies>
</device>
<device name="T" package="TSOP-II-32">
<connects>
<connect gate="PWR" pin="GND@1" pad="9"/>
<connect gate="PWR" pin="GND@2" pad="25"/>
<connect gate="PWR" pin="VDD@1" pad="8"/>
<connect gate="PWR" pin="VDD@2" pad="24"/>
<connect gate="SRAM" pin="!CE" pad="5"/>
<connect gate="SRAM" pin="!OE" pad="28"/>
<connect gate="SRAM" pin="!WE" pad="12"/>
<connect gate="SRAM" pin="A0" pad="1"/>
<connect gate="SRAM" pin="A1" pad="2"/>
<connect gate="SRAM" pin="A10" pad="19"/>
<connect gate="SRAM" pin="A11" pad="20"/>
<connect gate="SRAM" pin="A12" pad="21"/>
<connect gate="SRAM" pin="A13" pad="29"/>
<connect gate="SRAM" pin="A14" pad="30"/>
<connect gate="SRAM" pin="A15" pad="31"/>
<connect gate="SRAM" pin="A16" pad="32"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="4"/>
<connect gate="SRAM" pin="A4" pad="13"/>
<connect gate="SRAM" pin="A5" pad="14"/>
<connect gate="SRAM" pin="A6" pad="15"/>
<connect gate="SRAM" pin="A7" pad="16"/>
<connect gate="SRAM" pin="A8" pad="17"/>
<connect gate="SRAM" pin="A9" pad="18"/>
<connect gate="SRAM" pin="I/O0" pad="6"/>
<connect gate="SRAM" pin="I/O1" pad="7"/>
<connect gate="SRAM" pin="I/O2" pad="10"/>
<connect gate="SRAM" pin="I/O3" pad="11"/>
<connect gate="SRAM" pin="I/O4" pad="22"/>
<connect gate="SRAM" pin="I/O5" pad="23"/>
<connect gate="SRAM" pin="I/O6" pad="26"/>
<connect gate="SRAM" pin="I/O7" pad="27"/>
</connects>
<technologies>
<technology name="10"/>
<technology name="8"/>
</technologies>
</device>
<device name="H" package="TSOP-I-32-8X13.4MM">
<connects>
<connect gate="PWR" pin="GND@1" pad="9"/>
<connect gate="PWR" pin="GND@2" pad="25"/>
<connect gate="PWR" pin="VDD@1" pad="8"/>
<connect gate="PWR" pin="VDD@2" pad="24"/>
<connect gate="SRAM" pin="!CE" pad="5"/>
<connect gate="SRAM" pin="!OE" pad="28"/>
<connect gate="SRAM" pin="!WE" pad="12"/>
<connect gate="SRAM" pin="A0" pad="1"/>
<connect gate="SRAM" pin="A1" pad="2"/>
<connect gate="SRAM" pin="A10" pad="19"/>
<connect gate="SRAM" pin="A11" pad="20"/>
<connect gate="SRAM" pin="A12" pad="21"/>
<connect gate="SRAM" pin="A13" pad="29"/>
<connect gate="SRAM" pin="A14" pad="30"/>
<connect gate="SRAM" pin="A15" pad="31"/>
<connect gate="SRAM" pin="A16" pad="32"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="4"/>
<connect gate="SRAM" pin="A4" pad="13"/>
<connect gate="SRAM" pin="A5" pad="14"/>
<connect gate="SRAM" pin="A6" pad="15"/>
<connect gate="SRAM" pin="A7" pad="16"/>
<connect gate="SRAM" pin="A8" pad="17"/>
<connect gate="SRAM" pin="A9" pad="18"/>
<connect gate="SRAM" pin="I/O0" pad="6"/>
<connect gate="SRAM" pin="I/O1" pad="7"/>
<connect gate="SRAM" pin="I/O2" pad="10"/>
<connect gate="SRAM" pin="I/O3" pad="11"/>
<connect gate="SRAM" pin="I/O4" pad="22"/>
<connect gate="SRAM" pin="I/O5" pad="23"/>
<connect gate="SRAM" pin="I/O6" pad="26"/>
<connect gate="SRAM" pin="I/O7" pad="27"/>
</connects>
<technologies>
<technology name="10"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS62WV1288ALL-*B" prefix="IC">
<description>&lt;b&gt;128k x 8 low voltage, ultra low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
70ns access time&lt;br&gt;
2.2V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="128KX8_TYP2" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="33.02" y="0" addlevel="request"/>
</gates>
<devices>
<device name="" package="TFBGA36_6X8">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="G3"/>
<connect gate="SRAM" pin="!OE" pad="G2"/>
<connect gate="SRAM" pin="!WE" pad="B3"/>
<connect gate="SRAM" pin="A0" pad="A1"/>
<connect gate="SRAM" pin="A1" pad="A2"/>
<connect gate="SRAM" pin="A10" pad="H2"/>
<connect gate="SRAM" pin="A11" pad="H3"/>
<connect gate="SRAM" pin="A12" pad="H4"/>
<connect gate="SRAM" pin="A13" pad="H5"/>
<connect gate="SRAM" pin="A14" pad="H6"/>
<connect gate="SRAM" pin="A15" pad="G5"/>
<connect gate="SRAM" pin="A16" pad="G4"/>
<connect gate="SRAM" pin="A2" pad="B2"/>
<connect gate="SRAM" pin="A3" pad="A4"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C4"/>
<connect gate="SRAM" pin="A6" pad="A5"/>
<connect gate="SRAM" pin="A7" pad="B5"/>
<connect gate="SRAM" pin="A8" pad="A6"/>
<connect gate="SRAM" pin="A9" pad="H1"/>
<connect gate="SRAM" pin="CE2" pad="A3"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C6"/>
<connect gate="SRAM" pin="I/O2" pad="F6"/>
<connect gate="SRAM" pin="I/O3" pad="G6"/>
<connect gate="SRAM" pin="I/O4" pad="B1"/>
<connect gate="SRAM" pin="I/O5" pad="C1"/>
<connect gate="SRAM" pin="I/O6" pad="F1"/>
<connect gate="SRAM" pin="I/O7" pad="G1"/>
</connects>
<technologies>
<technology name="70"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS62WV1288ALL-*H" prefix="IC">
<description>&lt;b&gt;128k x 8 low voltage, ultra low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
70ns access time&lt;br&gt;
2.2V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="128KX8_TYP2" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD1_GND1" x="33.02" y="0" addlevel="request"/>
</gates>
<devices>
<device name="" package="TSOP-I-32-8X13.4MM">
<connects>
<connect gate="PWR" pin="GND@1" pad="24"/>
<connect gate="PWR" pin="VDD@1" pad="8"/>
<connect gate="SRAM" pin="!CE" pad="30"/>
<connect gate="SRAM" pin="!OE" pad="32"/>
<connect gate="SRAM" pin="!WE" pad="5"/>
<connect gate="SRAM" pin="A0" pad="20"/>
<connect gate="SRAM" pin="A1" pad="19"/>
<connect gate="SRAM" pin="A10" pad="31"/>
<connect gate="SRAM" pin="A11" pad="1"/>
<connect gate="SRAM" pin="A12" pad="12"/>
<connect gate="SRAM" pin="A13" pad="4"/>
<connect gate="SRAM" pin="A14" pad="11"/>
<connect gate="SRAM" pin="A15" pad="7"/>
<connect gate="SRAM" pin="A16" pad="10"/>
<connect gate="SRAM" pin="A2" pad="18"/>
<connect gate="SRAM" pin="A3" pad="17"/>
<connect gate="SRAM" pin="A4" pad="16"/>
<connect gate="SRAM" pin="A5" pad="15"/>
<connect gate="SRAM" pin="A6" pad="14"/>
<connect gate="SRAM" pin="A7" pad="13"/>
<connect gate="SRAM" pin="A8" pad="3"/>
<connect gate="SRAM" pin="A9" pad="2"/>
<connect gate="SRAM" pin="CE2" pad="6"/>
<connect gate="SRAM" pin="I/O0" pad="21"/>
<connect gate="SRAM" pin="I/O1" pad="22"/>
<connect gate="SRAM" pin="I/O2" pad="23"/>
<connect gate="SRAM" pin="I/O3" pad="25"/>
<connect gate="SRAM" pin="I/O4" pad="26"/>
<connect gate="SRAM" pin="I/O5" pad="27"/>
<connect gate="SRAM" pin="I/O6" pad="28"/>
<connect gate="SRAM" pin="I/O7" pad="29"/>
</connects>
<technologies>
<technology name="70"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS62WV1288BLL-*B" prefix="IC">
<description>&lt;b&gt;128k x 8 low voltage, ultra low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
45ns and 55ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="128KX8_TYP2" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="35.56" y="0" addlevel="request"/>
</gates>
<devices>
<device name="" package="TFBGA36_6X8">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="G3"/>
<connect gate="SRAM" pin="!OE" pad="G2"/>
<connect gate="SRAM" pin="!WE" pad="B3"/>
<connect gate="SRAM" pin="A0" pad="A1"/>
<connect gate="SRAM" pin="A1" pad="A2"/>
<connect gate="SRAM" pin="A10" pad="H2"/>
<connect gate="SRAM" pin="A11" pad="H3"/>
<connect gate="SRAM" pin="A12" pad="H4"/>
<connect gate="SRAM" pin="A13" pad="H5"/>
<connect gate="SRAM" pin="A14" pad="H6"/>
<connect gate="SRAM" pin="A15" pad="G5"/>
<connect gate="SRAM" pin="A16" pad="G4"/>
<connect gate="SRAM" pin="A2" pad="B2"/>
<connect gate="SRAM" pin="A3" pad="A4"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C4"/>
<connect gate="SRAM" pin="A6" pad="A5"/>
<connect gate="SRAM" pin="A7" pad="B5"/>
<connect gate="SRAM" pin="A8" pad="A6"/>
<connect gate="SRAM" pin="A9" pad="H1"/>
<connect gate="SRAM" pin="CE2" pad="A3"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C6"/>
<connect gate="SRAM" pin="I/O2" pad="F6"/>
<connect gate="SRAM" pin="I/O3" pad="G6"/>
<connect gate="SRAM" pin="I/O4" pad="B1"/>
<connect gate="SRAM" pin="I/O5" pad="C1"/>
<connect gate="SRAM" pin="I/O6" pad="F1"/>
<connect gate="SRAM" pin="I/O7" pad="G1"/>
</connects>
<technologies>
<technology name="45"/>
<technology name="55"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS62WV1288BLL-*" prefix="IC">
<description>&lt;b&gt;128k x 8 low voltage, ultra low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
45ns and 55ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="128KX8_TYP2" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD1_GND1" x="35.56" y="0" addlevel="request"/>
</gates>
<devices>
<device name="T" package="TSOP-I-32-8X20MM">
<connects>
<connect gate="PWR" pin="GND@1" pad="24"/>
<connect gate="PWR" pin="VDD@1" pad="8"/>
<connect gate="SRAM" pin="!CE" pad="30"/>
<connect gate="SRAM" pin="!OE" pad="32"/>
<connect gate="SRAM" pin="!WE" pad="5"/>
<connect gate="SRAM" pin="A0" pad="20"/>
<connect gate="SRAM" pin="A1" pad="19"/>
<connect gate="SRAM" pin="A10" pad="31"/>
<connect gate="SRAM" pin="A11" pad="1"/>
<connect gate="SRAM" pin="A12" pad="12"/>
<connect gate="SRAM" pin="A13" pad="4"/>
<connect gate="SRAM" pin="A14" pad="11"/>
<connect gate="SRAM" pin="A15" pad="7"/>
<connect gate="SRAM" pin="A16" pad="10"/>
<connect gate="SRAM" pin="A2" pad="18"/>
<connect gate="SRAM" pin="A3" pad="17"/>
<connect gate="SRAM" pin="A4" pad="16"/>
<connect gate="SRAM" pin="A5" pad="15"/>
<connect gate="SRAM" pin="A6" pad="14"/>
<connect gate="SRAM" pin="A7" pad="13"/>
<connect gate="SRAM" pin="A8" pad="3"/>
<connect gate="SRAM" pin="A9" pad="2"/>
<connect gate="SRAM" pin="CE2" pad="6"/>
<connect gate="SRAM" pin="I/O0" pad="21"/>
<connect gate="SRAM" pin="I/O1" pad="22"/>
<connect gate="SRAM" pin="I/O2" pad="23"/>
<connect gate="SRAM" pin="I/O3" pad="25"/>
<connect gate="SRAM" pin="I/O4" pad="26"/>
<connect gate="SRAM" pin="I/O5" pad="27"/>
<connect gate="SRAM" pin="I/O6" pad="28"/>
<connect gate="SRAM" pin="I/O7" pad="29"/>
</connects>
<technologies>
<technology name="45"/>
<technology name="55"/>
</technologies>
</device>
<device name="H" package="TSOP-I-32-8X13.4MM">
<connects>
<connect gate="PWR" pin="GND@1" pad="24"/>
<connect gate="PWR" pin="VDD@1" pad="8"/>
<connect gate="SRAM" pin="!CE" pad="30"/>
<connect gate="SRAM" pin="!OE" pad="32"/>
<connect gate="SRAM" pin="!WE" pad="5"/>
<connect gate="SRAM" pin="A0" pad="20"/>
<connect gate="SRAM" pin="A1" pad="19"/>
<connect gate="SRAM" pin="A10" pad="31"/>
<connect gate="SRAM" pin="A11" pad="1"/>
<connect gate="SRAM" pin="A12" pad="12"/>
<connect gate="SRAM" pin="A13" pad="4"/>
<connect gate="SRAM" pin="A14" pad="11"/>
<connect gate="SRAM" pin="A15" pad="7"/>
<connect gate="SRAM" pin="A16" pad="10"/>
<connect gate="SRAM" pin="A2" pad="18"/>
<connect gate="SRAM" pin="A3" pad="17"/>
<connect gate="SRAM" pin="A4" pad="16"/>
<connect gate="SRAM" pin="A5" pad="15"/>
<connect gate="SRAM" pin="A6" pad="14"/>
<connect gate="SRAM" pin="A7" pad="13"/>
<connect gate="SRAM" pin="A8" pad="3"/>
<connect gate="SRAM" pin="A9" pad="2"/>
<connect gate="SRAM" pin="CE2" pad="6"/>
<connect gate="SRAM" pin="I/O0" pad="21"/>
<connect gate="SRAM" pin="I/O1" pad="22"/>
<connect gate="SRAM" pin="I/O2" pad="23"/>
<connect gate="SRAM" pin="I/O3" pad="25"/>
<connect gate="SRAM" pin="I/O4" pad="26"/>
<connect gate="SRAM" pin="I/O5" pad="27"/>
<connect gate="SRAM" pin="I/O6" pad="28"/>
<connect gate="SRAM" pin="I/O7" pad="29"/>
</connects>
<technologies>
<technology name="45"/>
<technology name="55"/>
</technologies>
</device>
<device name="Q" package="SOP32-450MIL">
<connects>
<connect gate="PWR" pin="GND@1" pad="16"/>
<connect gate="PWR" pin="VDD@1" pad="32"/>
<connect gate="SRAM" pin="!CE" pad="22"/>
<connect gate="SRAM" pin="!OE" pad="24"/>
<connect gate="SRAM" pin="!WE" pad="29"/>
<connect gate="SRAM" pin="A0" pad="12"/>
<connect gate="SRAM" pin="A1" pad="11"/>
<connect gate="SRAM" pin="A10" pad="23"/>
<connect gate="SRAM" pin="A11" pad="25"/>
<connect gate="SRAM" pin="A12" pad="4"/>
<connect gate="SRAM" pin="A13" pad="28"/>
<connect gate="SRAM" pin="A14" pad="3"/>
<connect gate="SRAM" pin="A15" pad="31"/>
<connect gate="SRAM" pin="A16" pad="2"/>
<connect gate="SRAM" pin="A2" pad="10"/>
<connect gate="SRAM" pin="A3" pad="9"/>
<connect gate="SRAM" pin="A4" pad="8"/>
<connect gate="SRAM" pin="A5" pad="7"/>
<connect gate="SRAM" pin="A6" pad="6"/>
<connect gate="SRAM" pin="A7" pad="5"/>
<connect gate="SRAM" pin="A8" pad="27"/>
<connect gate="SRAM" pin="A9" pad="26"/>
<connect gate="SRAM" pin="CE2" pad="30"/>
<connect gate="SRAM" pin="I/O0" pad="13"/>
<connect gate="SRAM" pin="I/O1" pad="14"/>
<connect gate="SRAM" pin="I/O2" pad="15"/>
<connect gate="SRAM" pin="I/O3" pad="17"/>
<connect gate="SRAM" pin="I/O4" pad="18"/>
<connect gate="SRAM" pin="I/O5" pad="19"/>
<connect gate="SRAM" pin="I/O6" pad="20"/>
<connect gate="SRAM" pin="I/O7" pad="21"/>
</connects>
<technologies>
<technology name="45"/>
<technology name="55"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS62WV1288DALL-*B" prefix="IC">
<description>&lt;b&gt;128k x 8 ultra low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
55ns access time&lt;br&gt;
2.2V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="128KX8_TYP2" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="33.02" y="-2.54" addlevel="request"/>
</gates>
<devices>
<device name="" package="TFBGA36_6X8">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="G3"/>
<connect gate="SRAM" pin="!OE" pad="G2"/>
<connect gate="SRAM" pin="!WE" pad="B3"/>
<connect gate="SRAM" pin="A0" pad="A1"/>
<connect gate="SRAM" pin="A1" pad="A2"/>
<connect gate="SRAM" pin="A10" pad="H2"/>
<connect gate="SRAM" pin="A11" pad="H3"/>
<connect gate="SRAM" pin="A12" pad="H4"/>
<connect gate="SRAM" pin="A13" pad="H5"/>
<connect gate="SRAM" pin="A14" pad="H6"/>
<connect gate="SRAM" pin="A15" pad="G5"/>
<connect gate="SRAM" pin="A16" pad="G4"/>
<connect gate="SRAM" pin="A2" pad="B2"/>
<connect gate="SRAM" pin="A3" pad="A4"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C4"/>
<connect gate="SRAM" pin="A6" pad="A5"/>
<connect gate="SRAM" pin="A7" pad="B5"/>
<connect gate="SRAM" pin="A8" pad="A6"/>
<connect gate="SRAM" pin="A9" pad="H1"/>
<connect gate="SRAM" pin="CE2" pad="A3"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C6"/>
<connect gate="SRAM" pin="I/O2" pad="F6"/>
<connect gate="SRAM" pin="I/O3" pad="G6"/>
<connect gate="SRAM" pin="I/O4" pad="B1"/>
<connect gate="SRAM" pin="I/O5" pad="C1"/>
<connect gate="SRAM" pin="I/O6" pad="F1"/>
<connect gate="SRAM" pin="I/O7" pad="G1"/>
</connects>
<technologies>
<technology name="55"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS62WV1288DALL-*" prefix="IC">
<description>&lt;b&gt;128k x 8 ultra low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
55ns access time&lt;br&gt;
2.2V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="128KX8_TYP2" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD1_GND1" x="30.48" y="0" addlevel="request"/>
</gates>
<devices>
<device name="T" package="TSOP-I-32-8X20MM">
<connects>
<connect gate="PWR" pin="GND@1" pad="24"/>
<connect gate="PWR" pin="VDD@1" pad="8"/>
<connect gate="SRAM" pin="!CE" pad="30"/>
<connect gate="SRAM" pin="!OE" pad="32"/>
<connect gate="SRAM" pin="!WE" pad="5"/>
<connect gate="SRAM" pin="A0" pad="20"/>
<connect gate="SRAM" pin="A1" pad="19"/>
<connect gate="SRAM" pin="A10" pad="31"/>
<connect gate="SRAM" pin="A11" pad="1"/>
<connect gate="SRAM" pin="A12" pad="12"/>
<connect gate="SRAM" pin="A13" pad="4"/>
<connect gate="SRAM" pin="A14" pad="11"/>
<connect gate="SRAM" pin="A15" pad="7"/>
<connect gate="SRAM" pin="A16" pad="10"/>
<connect gate="SRAM" pin="A2" pad="18"/>
<connect gate="SRAM" pin="A3" pad="17"/>
<connect gate="SRAM" pin="A4" pad="16"/>
<connect gate="SRAM" pin="A5" pad="15"/>
<connect gate="SRAM" pin="A6" pad="14"/>
<connect gate="SRAM" pin="A7" pad="13"/>
<connect gate="SRAM" pin="A8" pad="3"/>
<connect gate="SRAM" pin="A9" pad="2"/>
<connect gate="SRAM" pin="CE2" pad="6"/>
<connect gate="SRAM" pin="I/O0" pad="21"/>
<connect gate="SRAM" pin="I/O1" pad="22"/>
<connect gate="SRAM" pin="I/O2" pad="23"/>
<connect gate="SRAM" pin="I/O3" pad="25"/>
<connect gate="SRAM" pin="I/O4" pad="26"/>
<connect gate="SRAM" pin="I/O5" pad="27"/>
<connect gate="SRAM" pin="I/O6" pad="28"/>
<connect gate="SRAM" pin="I/O7" pad="29"/>
</connects>
<technologies>
<technology name="55"/>
</technologies>
</device>
<device name="H" package="TSOP-I-32-8X13.4MM">
<connects>
<connect gate="PWR" pin="GND@1" pad="24"/>
<connect gate="PWR" pin="VDD@1" pad="8"/>
<connect gate="SRAM" pin="!CE" pad="30"/>
<connect gate="SRAM" pin="!OE" pad="32"/>
<connect gate="SRAM" pin="!WE" pad="5"/>
<connect gate="SRAM" pin="A0" pad="20"/>
<connect gate="SRAM" pin="A1" pad="19"/>
<connect gate="SRAM" pin="A10" pad="31"/>
<connect gate="SRAM" pin="A11" pad="1"/>
<connect gate="SRAM" pin="A12" pad="12"/>
<connect gate="SRAM" pin="A13" pad="4"/>
<connect gate="SRAM" pin="A14" pad="11"/>
<connect gate="SRAM" pin="A15" pad="7"/>
<connect gate="SRAM" pin="A16" pad="10"/>
<connect gate="SRAM" pin="A2" pad="18"/>
<connect gate="SRAM" pin="A3" pad="17"/>
<connect gate="SRAM" pin="A4" pad="16"/>
<connect gate="SRAM" pin="A5" pad="15"/>
<connect gate="SRAM" pin="A6" pad="14"/>
<connect gate="SRAM" pin="A7" pad="13"/>
<connect gate="SRAM" pin="A8" pad="3"/>
<connect gate="SRAM" pin="A9" pad="2"/>
<connect gate="SRAM" pin="CE2" pad="6"/>
<connect gate="SRAM" pin="I/O0" pad="21"/>
<connect gate="SRAM" pin="I/O1" pad="22"/>
<connect gate="SRAM" pin="I/O2" pad="23"/>
<connect gate="SRAM" pin="I/O3" pad="25"/>
<connect gate="SRAM" pin="I/O4" pad="26"/>
<connect gate="SRAM" pin="I/O5" pad="27"/>
<connect gate="SRAM" pin="I/O6" pad="28"/>
<connect gate="SRAM" pin="I/O7" pad="29"/>
</connects>
<technologies>
<technology name="55"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS62WV1288DBLL-*B" prefix="IC">
<description>&lt;b&gt;128k x 8 ultra low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
45ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="128KX8_TYP2" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="33.02" y="0" addlevel="request"/>
</gates>
<devices>
<device name="" package="TFBGA36_6X8">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="G3"/>
<connect gate="SRAM" pin="!OE" pad="G2"/>
<connect gate="SRAM" pin="!WE" pad="B3"/>
<connect gate="SRAM" pin="A0" pad="A1"/>
<connect gate="SRAM" pin="A1" pad="A2"/>
<connect gate="SRAM" pin="A10" pad="H2"/>
<connect gate="SRAM" pin="A11" pad="H3"/>
<connect gate="SRAM" pin="A12" pad="H4"/>
<connect gate="SRAM" pin="A13" pad="H5"/>
<connect gate="SRAM" pin="A14" pad="H6"/>
<connect gate="SRAM" pin="A15" pad="G5"/>
<connect gate="SRAM" pin="A16" pad="G4"/>
<connect gate="SRAM" pin="A2" pad="B2"/>
<connect gate="SRAM" pin="A3" pad="A4"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C4"/>
<connect gate="SRAM" pin="A6" pad="A5"/>
<connect gate="SRAM" pin="A7" pad="B5"/>
<connect gate="SRAM" pin="A8" pad="A6"/>
<connect gate="SRAM" pin="A9" pad="H1"/>
<connect gate="SRAM" pin="CE2" pad="A3"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C6"/>
<connect gate="SRAM" pin="I/O2" pad="F6"/>
<connect gate="SRAM" pin="I/O3" pad="G6"/>
<connect gate="SRAM" pin="I/O4" pad="B1"/>
<connect gate="SRAM" pin="I/O5" pad="C1"/>
<connect gate="SRAM" pin="I/O6" pad="F1"/>
<connect gate="SRAM" pin="I/O7" pad="G1"/>
</connects>
<technologies>
<technology name="45"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS62WV1288DBLL-*" prefix="IC">
<description>&lt;b&gt;128k x 8 ultra low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
45ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="128KX8_TYP2" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD1_GND1" x="33.02" y="-2.54" addlevel="request"/>
</gates>
<devices>
<device name="T" package="TSOP-I-32-8X20MM">
<connects>
<connect gate="PWR" pin="GND@1" pad="24"/>
<connect gate="PWR" pin="VDD@1" pad="8"/>
<connect gate="SRAM" pin="!CE" pad="30"/>
<connect gate="SRAM" pin="!OE" pad="32"/>
<connect gate="SRAM" pin="!WE" pad="5"/>
<connect gate="SRAM" pin="A0" pad="20"/>
<connect gate="SRAM" pin="A1" pad="19"/>
<connect gate="SRAM" pin="A10" pad="31"/>
<connect gate="SRAM" pin="A11" pad="1"/>
<connect gate="SRAM" pin="A12" pad="12"/>
<connect gate="SRAM" pin="A13" pad="4"/>
<connect gate="SRAM" pin="A14" pad="11"/>
<connect gate="SRAM" pin="A15" pad="7"/>
<connect gate="SRAM" pin="A16" pad="10"/>
<connect gate="SRAM" pin="A2" pad="18"/>
<connect gate="SRAM" pin="A3" pad="17"/>
<connect gate="SRAM" pin="A4" pad="16"/>
<connect gate="SRAM" pin="A5" pad="15"/>
<connect gate="SRAM" pin="A6" pad="14"/>
<connect gate="SRAM" pin="A7" pad="13"/>
<connect gate="SRAM" pin="A8" pad="3"/>
<connect gate="SRAM" pin="A9" pad="2"/>
<connect gate="SRAM" pin="CE2" pad="6"/>
<connect gate="SRAM" pin="I/O0" pad="21"/>
<connect gate="SRAM" pin="I/O1" pad="22"/>
<connect gate="SRAM" pin="I/O2" pad="23"/>
<connect gate="SRAM" pin="I/O3" pad="25"/>
<connect gate="SRAM" pin="I/O4" pad="26"/>
<connect gate="SRAM" pin="I/O5" pad="27"/>
<connect gate="SRAM" pin="I/O6" pad="28"/>
<connect gate="SRAM" pin="I/O7" pad="29"/>
</connects>
<technologies>
<technology name="45"/>
</technologies>
</device>
<device name="H" package="TSOP-I-32-8X13.4MM">
<connects>
<connect gate="PWR" pin="GND@1" pad="24"/>
<connect gate="PWR" pin="VDD@1" pad="8"/>
<connect gate="SRAM" pin="!CE" pad="30"/>
<connect gate="SRAM" pin="!OE" pad="32"/>
<connect gate="SRAM" pin="!WE" pad="5"/>
<connect gate="SRAM" pin="A0" pad="20"/>
<connect gate="SRAM" pin="A1" pad="19"/>
<connect gate="SRAM" pin="A10" pad="31"/>
<connect gate="SRAM" pin="A11" pad="1"/>
<connect gate="SRAM" pin="A12" pad="12"/>
<connect gate="SRAM" pin="A13" pad="4"/>
<connect gate="SRAM" pin="A14" pad="11"/>
<connect gate="SRAM" pin="A15" pad="7"/>
<connect gate="SRAM" pin="A16" pad="10"/>
<connect gate="SRAM" pin="A2" pad="18"/>
<connect gate="SRAM" pin="A3" pad="17"/>
<connect gate="SRAM" pin="A4" pad="16"/>
<connect gate="SRAM" pin="A5" pad="15"/>
<connect gate="SRAM" pin="A6" pad="14"/>
<connect gate="SRAM" pin="A7" pad="13"/>
<connect gate="SRAM" pin="A8" pad="3"/>
<connect gate="SRAM" pin="A9" pad="2"/>
<connect gate="SRAM" pin="CE2" pad="6"/>
<connect gate="SRAM" pin="I/O0" pad="21"/>
<connect gate="SRAM" pin="I/O1" pad="22"/>
<connect gate="SRAM" pin="I/O2" pad="23"/>
<connect gate="SRAM" pin="I/O3" pad="25"/>
<connect gate="SRAM" pin="I/O4" pad="26"/>
<connect gate="SRAM" pin="I/O5" pad="27"/>
<connect gate="SRAM" pin="I/O6" pad="28"/>
<connect gate="SRAM" pin="I/O7" pad="29"/>
</connects>
<technologies>
<technology name="45"/>
</technologies>
</device>
<device name="Q" package="SOP32-450MIL">
<connects>
<connect gate="PWR" pin="GND@1" pad="16"/>
<connect gate="PWR" pin="VDD@1" pad="32"/>
<connect gate="SRAM" pin="!CE" pad="22"/>
<connect gate="SRAM" pin="!OE" pad="24"/>
<connect gate="SRAM" pin="!WE" pad="29"/>
<connect gate="SRAM" pin="A0" pad="12"/>
<connect gate="SRAM" pin="A1" pad="11"/>
<connect gate="SRAM" pin="A10" pad="23"/>
<connect gate="SRAM" pin="A11" pad="25"/>
<connect gate="SRAM" pin="A12" pad="4"/>
<connect gate="SRAM" pin="A13" pad="28"/>
<connect gate="SRAM" pin="A14" pad="3"/>
<connect gate="SRAM" pin="A15" pad="31"/>
<connect gate="SRAM" pin="A16" pad="2"/>
<connect gate="SRAM" pin="A2" pad="10"/>
<connect gate="SRAM" pin="A3" pad="9"/>
<connect gate="SRAM" pin="A4" pad="8"/>
<connect gate="SRAM" pin="A5" pad="7"/>
<connect gate="SRAM" pin="A6" pad="6"/>
<connect gate="SRAM" pin="A7" pad="5"/>
<connect gate="SRAM" pin="A8" pad="27"/>
<connect gate="SRAM" pin="A9" pad="26"/>
<connect gate="SRAM" pin="CE2" pad="30"/>
<connect gate="SRAM" pin="I/O0" pad="13"/>
<connect gate="SRAM" pin="I/O1" pad="14"/>
<connect gate="SRAM" pin="I/O2" pad="15"/>
<connect gate="SRAM" pin="I/O3" pad="17"/>
<connect gate="SRAM" pin="I/O4" pad="18"/>
<connect gate="SRAM" pin="I/O5" pad="19"/>
<connect gate="SRAM" pin="I/O6" pad="20"/>
<connect gate="SRAM" pin="I/O7" pad="21"/>
</connects>
<technologies>
<technology name="45"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS63WV1024BLL-*" prefix="IC">
<description>&lt;b&gt;128k x 8 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
12ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="33.02" y="0" addlevel="request"/>
<gate name="SRAM" symbol="128KX8_TYP1" x="0" y="0"/>
</gates>
<devices>
<device name="T" package="TSOP-II-32">
<connects>
<connect gate="PWR" pin="GND@1" pad="9"/>
<connect gate="PWR" pin="GND@2" pad="25"/>
<connect gate="PWR" pin="VDD@1" pad="8"/>
<connect gate="PWR" pin="VDD@2" pad="24"/>
<connect gate="SRAM" pin="!CE" pad="5"/>
<connect gate="SRAM" pin="!OE" pad="28"/>
<connect gate="SRAM" pin="!WE" pad="12"/>
<connect gate="SRAM" pin="A0" pad="1"/>
<connect gate="SRAM" pin="A1" pad="2"/>
<connect gate="SRAM" pin="A10" pad="19"/>
<connect gate="SRAM" pin="A11" pad="20"/>
<connect gate="SRAM" pin="A12" pad="21"/>
<connect gate="SRAM" pin="A13" pad="29"/>
<connect gate="SRAM" pin="A14" pad="30"/>
<connect gate="SRAM" pin="A15" pad="31"/>
<connect gate="SRAM" pin="A16" pad="32"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="4"/>
<connect gate="SRAM" pin="A4" pad="13"/>
<connect gate="SRAM" pin="A5" pad="14"/>
<connect gate="SRAM" pin="A6" pad="15"/>
<connect gate="SRAM" pin="A7" pad="16"/>
<connect gate="SRAM" pin="A8" pad="17"/>
<connect gate="SRAM" pin="A9" pad="18"/>
<connect gate="SRAM" pin="I/O0" pad="6"/>
<connect gate="SRAM" pin="I/O1" pad="7"/>
<connect gate="SRAM" pin="I/O2" pad="10"/>
<connect gate="SRAM" pin="I/O3" pad="11"/>
<connect gate="SRAM" pin="I/O4" pad="22"/>
<connect gate="SRAM" pin="I/O5" pad="23"/>
<connect gate="SRAM" pin="I/O6" pad="26"/>
<connect gate="SRAM" pin="I/O7" pad="27"/>
</connects>
<technologies>
<technology name="12"/>
</technologies>
</device>
<device name="H" package="TSOP-I-32-8X13.4MM">
<connects>
<connect gate="PWR" pin="GND@1" pad="9"/>
<connect gate="PWR" pin="GND@2" pad="25"/>
<connect gate="PWR" pin="VDD@1" pad="8"/>
<connect gate="PWR" pin="VDD@2" pad="24"/>
<connect gate="SRAM" pin="!CE" pad="5"/>
<connect gate="SRAM" pin="!OE" pad="28"/>
<connect gate="SRAM" pin="!WE" pad="12"/>
<connect gate="SRAM" pin="A0" pad="1"/>
<connect gate="SRAM" pin="A1" pad="2"/>
<connect gate="SRAM" pin="A10" pad="19"/>
<connect gate="SRAM" pin="A11" pad="20"/>
<connect gate="SRAM" pin="A12" pad="21"/>
<connect gate="SRAM" pin="A13" pad="29"/>
<connect gate="SRAM" pin="A14" pad="30"/>
<connect gate="SRAM" pin="A15" pad="31"/>
<connect gate="SRAM" pin="A16" pad="32"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="4"/>
<connect gate="SRAM" pin="A4" pad="13"/>
<connect gate="SRAM" pin="A5" pad="14"/>
<connect gate="SRAM" pin="A6" pad="15"/>
<connect gate="SRAM" pin="A7" pad="16"/>
<connect gate="SRAM" pin="A8" pad="17"/>
<connect gate="SRAM" pin="A9" pad="18"/>
<connect gate="SRAM" pin="I/O0" pad="6"/>
<connect gate="SRAM" pin="I/O1" pad="7"/>
<connect gate="SRAM" pin="I/O2" pad="10"/>
<connect gate="SRAM" pin="I/O3" pad="11"/>
<connect gate="SRAM" pin="I/O4" pad="22"/>
<connect gate="SRAM" pin="I/O5" pad="23"/>
<connect gate="SRAM" pin="I/O6" pad="26"/>
<connect gate="SRAM" pin="I/O7" pad="27"/>
</connects>
<technologies>
<technology name="12"/>
</technologies>
</device>
<device name="J" package="SOJ32-300MIL">
<connects>
<connect gate="PWR" pin="GND@1" pad="9"/>
<connect gate="PWR" pin="GND@2" pad="25"/>
<connect gate="PWR" pin="VDD@1" pad="8"/>
<connect gate="PWR" pin="VDD@2" pad="24"/>
<connect gate="SRAM" pin="!CE" pad="5"/>
<connect gate="SRAM" pin="!OE" pad="28"/>
<connect gate="SRAM" pin="!WE" pad="12"/>
<connect gate="SRAM" pin="A0" pad="1"/>
<connect gate="SRAM" pin="A1" pad="2"/>
<connect gate="SRAM" pin="A10" pad="19"/>
<connect gate="SRAM" pin="A11" pad="20"/>
<connect gate="SRAM" pin="A12" pad="21"/>
<connect gate="SRAM" pin="A13" pad="29"/>
<connect gate="SRAM" pin="A14" pad="30"/>
<connect gate="SRAM" pin="A15" pad="31"/>
<connect gate="SRAM" pin="A16" pad="32"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="4"/>
<connect gate="SRAM" pin="A4" pad="13"/>
<connect gate="SRAM" pin="A5" pad="14"/>
<connect gate="SRAM" pin="A6" pad="15"/>
<connect gate="SRAM" pin="A7" pad="16"/>
<connect gate="SRAM" pin="A8" pad="17"/>
<connect gate="SRAM" pin="A9" pad="18"/>
<connect gate="SRAM" pin="I/O0" pad="6"/>
<connect gate="SRAM" pin="I/O1" pad="7"/>
<connect gate="SRAM" pin="I/O2" pad="10"/>
<connect gate="SRAM" pin="I/O3" pad="11"/>
<connect gate="SRAM" pin="I/O4" pad="22"/>
<connect gate="SRAM" pin="I/O5" pad="23"/>
<connect gate="SRAM" pin="I/O6" pad="26"/>
<connect gate="SRAM" pin="I/O7" pad="27"/>
</connects>
<technologies>
<technology name="12"/>
</technologies>
</device>
<device name="B" package="TFBGA48_6X8">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="C3"/>
<connect gate="SRAM" pin="A1" pad="B3"/>
<connect gate="SRAM" pin="A10" pad="H2"/>
<connect gate="SRAM" pin="A11" pad="F4"/>
<connect gate="SRAM" pin="A12" pad="G4"/>
<connect gate="SRAM" pin="A13" pad="H4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="G3"/>
<connect gate="SRAM" pin="A16" pad="H3"/>
<connect gate="SRAM" pin="A2" pad="A3"/>
<connect gate="SRAM" pin="A3" pad="D4"/>
<connect gate="SRAM" pin="A4" pad="C4"/>
<connect gate="SRAM" pin="A5" pad="B4"/>
<connect gate="SRAM" pin="A6" pad="A4"/>
<connect gate="SRAM" pin="A7" pad="A5"/>
<connect gate="SRAM" pin="A8" pad="G6"/>
<connect gate="SRAM" pin="A9" pad="H5"/>
<connect gate="SRAM" pin="I/O0" pad="B1"/>
<connect gate="SRAM" pin="I/O1" pad="C1"/>
<connect gate="SRAM" pin="I/O2" pad="F1"/>
<connect gate="SRAM" pin="I/O3" pad="G1"/>
<connect gate="SRAM" pin="I/O4" pad="F5"/>
<connect gate="SRAM" pin="I/O5" pad="F6"/>
<connect gate="SRAM" pin="I/O6" pad="C6"/>
<connect gate="SRAM" pin="I/O7" pad="B6"/>
</connects>
<technologies>
<technology name="12"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS63WV1288DBLL-*" prefix="IC">
<description>&lt;b&gt;128k x 8 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
8ns and 10ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="128KX8_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="33.02" y="0" addlevel="request"/>
</gates>
<devices>
<device name="T" package="TSOP-II-32">
<connects>
<connect gate="PWR" pin="GND@1" pad="9"/>
<connect gate="PWR" pin="GND@2" pad="25"/>
<connect gate="PWR" pin="VDD@1" pad="8"/>
<connect gate="PWR" pin="VDD@2" pad="24"/>
<connect gate="SRAM" pin="!CE" pad="5"/>
<connect gate="SRAM" pin="!OE" pad="28"/>
<connect gate="SRAM" pin="!WE" pad="12"/>
<connect gate="SRAM" pin="A0" pad="1"/>
<connect gate="SRAM" pin="A1" pad="2"/>
<connect gate="SRAM" pin="A10" pad="19"/>
<connect gate="SRAM" pin="A11" pad="20"/>
<connect gate="SRAM" pin="A12" pad="21"/>
<connect gate="SRAM" pin="A13" pad="29"/>
<connect gate="SRAM" pin="A14" pad="30"/>
<connect gate="SRAM" pin="A15" pad="31"/>
<connect gate="SRAM" pin="A16" pad="32"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="4"/>
<connect gate="SRAM" pin="A4" pad="13"/>
<connect gate="SRAM" pin="A5" pad="14"/>
<connect gate="SRAM" pin="A6" pad="15"/>
<connect gate="SRAM" pin="A7" pad="16"/>
<connect gate="SRAM" pin="A8" pad="17"/>
<connect gate="SRAM" pin="A9" pad="18"/>
<connect gate="SRAM" pin="I/O0" pad="6"/>
<connect gate="SRAM" pin="I/O1" pad="7"/>
<connect gate="SRAM" pin="I/O2" pad="10"/>
<connect gate="SRAM" pin="I/O3" pad="11"/>
<connect gate="SRAM" pin="I/O4" pad="22"/>
<connect gate="SRAM" pin="I/O5" pad="23"/>
<connect gate="SRAM" pin="I/O6" pad="26"/>
<connect gate="SRAM" pin="I/O7" pad="27"/>
</connects>
<technologies>
<technology name="10"/>
<technology name="8"/>
</technologies>
</device>
<device name="H" package="TSOP-I-32-8X13.4MM">
<connects>
<connect gate="PWR" pin="GND@1" pad="9"/>
<connect gate="PWR" pin="GND@2" pad="25"/>
<connect gate="PWR" pin="VDD@1" pad="8"/>
<connect gate="PWR" pin="VDD@2" pad="24"/>
<connect gate="SRAM" pin="!CE" pad="5"/>
<connect gate="SRAM" pin="!OE" pad="28"/>
<connect gate="SRAM" pin="!WE" pad="12"/>
<connect gate="SRAM" pin="A0" pad="1"/>
<connect gate="SRAM" pin="A1" pad="2"/>
<connect gate="SRAM" pin="A10" pad="19"/>
<connect gate="SRAM" pin="A11" pad="20"/>
<connect gate="SRAM" pin="A12" pad="21"/>
<connect gate="SRAM" pin="A13" pad="29"/>
<connect gate="SRAM" pin="A14" pad="30"/>
<connect gate="SRAM" pin="A15" pad="31"/>
<connect gate="SRAM" pin="A16" pad="32"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="4"/>
<connect gate="SRAM" pin="A4" pad="13"/>
<connect gate="SRAM" pin="A5" pad="14"/>
<connect gate="SRAM" pin="A6" pad="15"/>
<connect gate="SRAM" pin="A7" pad="16"/>
<connect gate="SRAM" pin="A8" pad="17"/>
<connect gate="SRAM" pin="A9" pad="18"/>
<connect gate="SRAM" pin="I/O0" pad="6"/>
<connect gate="SRAM" pin="I/O1" pad="7"/>
<connect gate="SRAM" pin="I/O2" pad="10"/>
<connect gate="SRAM" pin="I/O3" pad="11"/>
<connect gate="SRAM" pin="I/O4" pad="22"/>
<connect gate="SRAM" pin="I/O5" pad="23"/>
<connect gate="SRAM" pin="I/O6" pad="26"/>
<connect gate="SRAM" pin="I/O7" pad="27"/>
</connects>
<technologies>
<technology name="10"/>
<technology name="8"/>
</technologies>
</device>
<device name="J" package="SOJ32-300MIL">
<connects>
<connect gate="PWR" pin="GND@1" pad="9"/>
<connect gate="PWR" pin="GND@2" pad="25"/>
<connect gate="PWR" pin="VDD@1" pad="8"/>
<connect gate="PWR" pin="VDD@2" pad="24"/>
<connect gate="SRAM" pin="!CE" pad="5"/>
<connect gate="SRAM" pin="!OE" pad="28"/>
<connect gate="SRAM" pin="!WE" pad="12"/>
<connect gate="SRAM" pin="A0" pad="1"/>
<connect gate="SRAM" pin="A1" pad="2"/>
<connect gate="SRAM" pin="A10" pad="19"/>
<connect gate="SRAM" pin="A11" pad="20"/>
<connect gate="SRAM" pin="A12" pad="21"/>
<connect gate="SRAM" pin="A13" pad="29"/>
<connect gate="SRAM" pin="A14" pad="30"/>
<connect gate="SRAM" pin="A15" pad="31"/>
<connect gate="SRAM" pin="A16" pad="32"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="4"/>
<connect gate="SRAM" pin="A4" pad="13"/>
<connect gate="SRAM" pin="A5" pad="14"/>
<connect gate="SRAM" pin="A6" pad="15"/>
<connect gate="SRAM" pin="A7" pad="16"/>
<connect gate="SRAM" pin="A8" pad="17"/>
<connect gate="SRAM" pin="A9" pad="18"/>
<connect gate="SRAM" pin="I/O0" pad="6"/>
<connect gate="SRAM" pin="I/O1" pad="7"/>
<connect gate="SRAM" pin="I/O2" pad="10"/>
<connect gate="SRAM" pin="I/O3" pad="11"/>
<connect gate="SRAM" pin="I/O4" pad="22"/>
<connect gate="SRAM" pin="I/O5" pad="23"/>
<connect gate="SRAM" pin="I/O6" pad="26"/>
<connect gate="SRAM" pin="I/O7" pad="27"/>
</connects>
<technologies>
<technology name="10"/>
<technology name="8"/>
</technologies>
</device>
<device name="K" package="SOJ32-400MIL">
<connects>
<connect gate="PWR" pin="GND@1" pad="9"/>
<connect gate="PWR" pin="GND@2" pad="25"/>
<connect gate="PWR" pin="VDD@1" pad="8"/>
<connect gate="PWR" pin="VDD@2" pad="24"/>
<connect gate="SRAM" pin="!CE" pad="5"/>
<connect gate="SRAM" pin="!OE" pad="28"/>
<connect gate="SRAM" pin="!WE" pad="12"/>
<connect gate="SRAM" pin="A0" pad="1"/>
<connect gate="SRAM" pin="A1" pad="2"/>
<connect gate="SRAM" pin="A10" pad="19"/>
<connect gate="SRAM" pin="A11" pad="20"/>
<connect gate="SRAM" pin="A12" pad="21"/>
<connect gate="SRAM" pin="A13" pad="29"/>
<connect gate="SRAM" pin="A14" pad="30"/>
<connect gate="SRAM" pin="A15" pad="31"/>
<connect gate="SRAM" pin="A16" pad="32"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="4"/>
<connect gate="SRAM" pin="A4" pad="13"/>
<connect gate="SRAM" pin="A5" pad="14"/>
<connect gate="SRAM" pin="A6" pad="15"/>
<connect gate="SRAM" pin="A7" pad="16"/>
<connect gate="SRAM" pin="A8" pad="17"/>
<connect gate="SRAM" pin="A9" pad="18"/>
<connect gate="SRAM" pin="I/O0" pad="6"/>
<connect gate="SRAM" pin="I/O1" pad="7"/>
<connect gate="SRAM" pin="I/O2" pad="10"/>
<connect gate="SRAM" pin="I/O3" pad="11"/>
<connect gate="SRAM" pin="I/O4" pad="22"/>
<connect gate="SRAM" pin="I/O5" pad="23"/>
<connect gate="SRAM" pin="I/O6" pad="26"/>
<connect gate="SRAM" pin="I/O7" pad="27"/>
</connects>
<technologies>
<technology name="10"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS64WV1024BLL-*" prefix="IC">
<description>&lt;b&gt;128k x 8 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
15ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="128KX8_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="33.02" y="0" addlevel="request"/>
</gates>
<devices>
<device name="T" package="TSOP-II-32">
<connects>
<connect gate="PWR" pin="GND@1" pad="9"/>
<connect gate="PWR" pin="GND@2" pad="25"/>
<connect gate="PWR" pin="VDD@1" pad="8"/>
<connect gate="PWR" pin="VDD@2" pad="24"/>
<connect gate="SRAM" pin="!CE" pad="5"/>
<connect gate="SRAM" pin="!OE" pad="28"/>
<connect gate="SRAM" pin="!WE" pad="12"/>
<connect gate="SRAM" pin="A0" pad="1"/>
<connect gate="SRAM" pin="A1" pad="2"/>
<connect gate="SRAM" pin="A10" pad="19"/>
<connect gate="SRAM" pin="A11" pad="20"/>
<connect gate="SRAM" pin="A12" pad="21"/>
<connect gate="SRAM" pin="A13" pad="29"/>
<connect gate="SRAM" pin="A14" pad="30"/>
<connect gate="SRAM" pin="A15" pad="31"/>
<connect gate="SRAM" pin="A16" pad="32"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="4"/>
<connect gate="SRAM" pin="A4" pad="13"/>
<connect gate="SRAM" pin="A5" pad="14"/>
<connect gate="SRAM" pin="A6" pad="15"/>
<connect gate="SRAM" pin="A7" pad="16"/>
<connect gate="SRAM" pin="A8" pad="17"/>
<connect gate="SRAM" pin="A9" pad="18"/>
<connect gate="SRAM" pin="I/O0" pad="6"/>
<connect gate="SRAM" pin="I/O1" pad="7"/>
<connect gate="SRAM" pin="I/O2" pad="10"/>
<connect gate="SRAM" pin="I/O3" pad="11"/>
<connect gate="SRAM" pin="I/O4" pad="22"/>
<connect gate="SRAM" pin="I/O5" pad="23"/>
<connect gate="SRAM" pin="I/O6" pad="26"/>
<connect gate="SRAM" pin="I/O7" pad="27"/>
</connects>
<technologies>
<technology name="15"/>
</technologies>
</device>
<device name="H" package="TSOP-I-32-8X13.4MM">
<connects>
<connect gate="PWR" pin="GND@1" pad="9"/>
<connect gate="PWR" pin="GND@2" pad="25"/>
<connect gate="PWR" pin="VDD@1" pad="8"/>
<connect gate="PWR" pin="VDD@2" pad="24"/>
<connect gate="SRAM" pin="!CE" pad="5"/>
<connect gate="SRAM" pin="!OE" pad="28"/>
<connect gate="SRAM" pin="!WE" pad="12"/>
<connect gate="SRAM" pin="A0" pad="1"/>
<connect gate="SRAM" pin="A1" pad="2"/>
<connect gate="SRAM" pin="A10" pad="19"/>
<connect gate="SRAM" pin="A11" pad="20"/>
<connect gate="SRAM" pin="A12" pad="21"/>
<connect gate="SRAM" pin="A13" pad="29"/>
<connect gate="SRAM" pin="A14" pad="30"/>
<connect gate="SRAM" pin="A15" pad="31"/>
<connect gate="SRAM" pin="A16" pad="32"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="4"/>
<connect gate="SRAM" pin="A4" pad="13"/>
<connect gate="SRAM" pin="A5" pad="14"/>
<connect gate="SRAM" pin="A6" pad="15"/>
<connect gate="SRAM" pin="A7" pad="16"/>
<connect gate="SRAM" pin="A8" pad="17"/>
<connect gate="SRAM" pin="A9" pad="18"/>
<connect gate="SRAM" pin="I/O0" pad="6"/>
<connect gate="SRAM" pin="I/O1" pad="7"/>
<connect gate="SRAM" pin="I/O2" pad="10"/>
<connect gate="SRAM" pin="I/O3" pad="11"/>
<connect gate="SRAM" pin="I/O4" pad="22"/>
<connect gate="SRAM" pin="I/O5" pad="23"/>
<connect gate="SRAM" pin="I/O6" pad="26"/>
<connect gate="SRAM" pin="I/O7" pad="27"/>
</connects>
<technologies>
<technology name="15"/>
</technologies>
</device>
<device name="B" package="TFBGA48_6X8">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="C3"/>
<connect gate="SRAM" pin="A1" pad="B3"/>
<connect gate="SRAM" pin="A10" pad="H2"/>
<connect gate="SRAM" pin="A11" pad="F4"/>
<connect gate="SRAM" pin="A12" pad="G4"/>
<connect gate="SRAM" pin="A13" pad="H4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="G3"/>
<connect gate="SRAM" pin="A16" pad="H3"/>
<connect gate="SRAM" pin="A2" pad="A3"/>
<connect gate="SRAM" pin="A3" pad="D4"/>
<connect gate="SRAM" pin="A4" pad="C4"/>
<connect gate="SRAM" pin="A5" pad="B4"/>
<connect gate="SRAM" pin="A6" pad="A4"/>
<connect gate="SRAM" pin="A7" pad="A5"/>
<connect gate="SRAM" pin="A8" pad="G6"/>
<connect gate="SRAM" pin="A9" pad="H5"/>
<connect gate="SRAM" pin="I/O0" pad="B1"/>
<connect gate="SRAM" pin="I/O1" pad="C1"/>
<connect gate="SRAM" pin="I/O2" pad="F1"/>
<connect gate="SRAM" pin="I/O3" pad="G1"/>
<connect gate="SRAM" pin="I/O4" pad="F5"/>
<connect gate="SRAM" pin="I/O5" pad="F6"/>
<connect gate="SRAM" pin="I/O6" pad="C6"/>
<connect gate="SRAM" pin="I/O7" pad="B6"/>
</connects>
<technologies>
<technology name="15"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS64WV1288DBLL-*">
<description>&lt;b&gt;128k x 8 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
10ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="128KX8_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="27.94" y="0" addlevel="request"/>
</gates>
<devices>
<device name="T" package="TSOP-II-32">
<connects>
<connect gate="PWR" pin="GND@1" pad="9"/>
<connect gate="PWR" pin="GND@2" pad="25"/>
<connect gate="PWR" pin="VDD@1" pad="8"/>
<connect gate="PWR" pin="VDD@2" pad="24"/>
<connect gate="SRAM" pin="!CE" pad="5"/>
<connect gate="SRAM" pin="!OE" pad="28"/>
<connect gate="SRAM" pin="!WE" pad="12"/>
<connect gate="SRAM" pin="A0" pad="1"/>
<connect gate="SRAM" pin="A1" pad="2"/>
<connect gate="SRAM" pin="A10" pad="19"/>
<connect gate="SRAM" pin="A11" pad="20"/>
<connect gate="SRAM" pin="A12" pad="21"/>
<connect gate="SRAM" pin="A13" pad="29"/>
<connect gate="SRAM" pin="A14" pad="30"/>
<connect gate="SRAM" pin="A15" pad="31"/>
<connect gate="SRAM" pin="A16" pad="32"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="4"/>
<connect gate="SRAM" pin="A4" pad="13"/>
<connect gate="SRAM" pin="A5" pad="14"/>
<connect gate="SRAM" pin="A6" pad="15"/>
<connect gate="SRAM" pin="A7" pad="16"/>
<connect gate="SRAM" pin="A8" pad="17"/>
<connect gate="SRAM" pin="A9" pad="18"/>
<connect gate="SRAM" pin="I/O0" pad="6"/>
<connect gate="SRAM" pin="I/O1" pad="7"/>
<connect gate="SRAM" pin="I/O2" pad="10"/>
<connect gate="SRAM" pin="I/O3" pad="11"/>
<connect gate="SRAM" pin="I/O4" pad="22"/>
<connect gate="SRAM" pin="I/O5" pad="23"/>
<connect gate="SRAM" pin="I/O6" pad="26"/>
<connect gate="SRAM" pin="I/O7" pad="27"/>
</connects>
<technologies>
<technology name="10"/>
</technologies>
</device>
<device name="H" package="TSOP-I-32-8X13.4MM">
<connects>
<connect gate="PWR" pin="GND@1" pad="9"/>
<connect gate="PWR" pin="GND@2" pad="25"/>
<connect gate="PWR" pin="VDD@1" pad="8"/>
<connect gate="PWR" pin="VDD@2" pad="24"/>
<connect gate="SRAM" pin="!CE" pad="5"/>
<connect gate="SRAM" pin="!OE" pad="28"/>
<connect gate="SRAM" pin="!WE" pad="12"/>
<connect gate="SRAM" pin="A0" pad="1"/>
<connect gate="SRAM" pin="A1" pad="2"/>
<connect gate="SRAM" pin="A10" pad="19"/>
<connect gate="SRAM" pin="A11" pad="20"/>
<connect gate="SRAM" pin="A12" pad="21"/>
<connect gate="SRAM" pin="A13" pad="29"/>
<connect gate="SRAM" pin="A14" pad="30"/>
<connect gate="SRAM" pin="A15" pad="31"/>
<connect gate="SRAM" pin="A16" pad="32"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="4"/>
<connect gate="SRAM" pin="A4" pad="13"/>
<connect gate="SRAM" pin="A5" pad="14"/>
<connect gate="SRAM" pin="A6" pad="15"/>
<connect gate="SRAM" pin="A7" pad="16"/>
<connect gate="SRAM" pin="A8" pad="17"/>
<connect gate="SRAM" pin="A9" pad="18"/>
<connect gate="SRAM" pin="I/O0" pad="6"/>
<connect gate="SRAM" pin="I/O1" pad="7"/>
<connect gate="SRAM" pin="I/O2" pad="10"/>
<connect gate="SRAM" pin="I/O3" pad="11"/>
<connect gate="SRAM" pin="I/O4" pad="22"/>
<connect gate="SRAM" pin="I/O5" pad="23"/>
<connect gate="SRAM" pin="I/O6" pad="26"/>
<connect gate="SRAM" pin="I/O7" pad="27"/>
</connects>
<technologies>
<technology name="10"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS64WV1288EEBLL-*">
<description>&lt;b&gt;128k x 8 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
8ns and 10ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="128KX8_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="33.02" y="0" addlevel="request"/>
</gates>
<devices>
<device name="B" package="TFBGA48_6X8">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="C3"/>
<connect gate="SRAM" pin="A1" pad="B3"/>
<connect gate="SRAM" pin="A10" pad="H2"/>
<connect gate="SRAM" pin="A11" pad="F4"/>
<connect gate="SRAM" pin="A12" pad="G4"/>
<connect gate="SRAM" pin="A13" pad="H4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="G3"/>
<connect gate="SRAM" pin="A16" pad="H3"/>
<connect gate="SRAM" pin="A2" pad="A3"/>
<connect gate="SRAM" pin="A3" pad="D4"/>
<connect gate="SRAM" pin="A4" pad="C4"/>
<connect gate="SRAM" pin="A5" pad="B4"/>
<connect gate="SRAM" pin="A6" pad="A4"/>
<connect gate="SRAM" pin="A7" pad="A5"/>
<connect gate="SRAM" pin="A8" pad="G6"/>
<connect gate="SRAM" pin="A9" pad="H5"/>
<connect gate="SRAM" pin="I/O0" pad="B1"/>
<connect gate="SRAM" pin="I/O1" pad="C1"/>
<connect gate="SRAM" pin="I/O2" pad="F1"/>
<connect gate="SRAM" pin="I/O3" pad="G1"/>
<connect gate="SRAM" pin="I/O4" pad="F5"/>
<connect gate="SRAM" pin="I/O5" pad="F6"/>
<connect gate="SRAM" pin="I/O6" pad="C6"/>
<connect gate="SRAM" pin="I/O7" pad="B6"/>
</connects>
<technologies>
<technology name="10"/>
<technology name="8"/>
</technologies>
</device>
<device name="CT" package="TSOP-II-32">
<connects>
<connect gate="PWR" pin="GND@1" pad="9"/>
<connect gate="PWR" pin="GND@2" pad="25"/>
<connect gate="PWR" pin="VDD@1" pad="8"/>
<connect gate="PWR" pin="VDD@2" pad="24"/>
<connect gate="SRAM" pin="!CE" pad="5"/>
<connect gate="SRAM" pin="!OE" pad="28"/>
<connect gate="SRAM" pin="!WE" pad="12"/>
<connect gate="SRAM" pin="A0" pad="1"/>
<connect gate="SRAM" pin="A1" pad="2"/>
<connect gate="SRAM" pin="A10" pad="19"/>
<connect gate="SRAM" pin="A11" pad="20"/>
<connect gate="SRAM" pin="A12" pad="21"/>
<connect gate="SRAM" pin="A13" pad="29"/>
<connect gate="SRAM" pin="A14" pad="30"/>
<connect gate="SRAM" pin="A15" pad="31"/>
<connect gate="SRAM" pin="A16" pad="32"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="4"/>
<connect gate="SRAM" pin="A4" pad="13"/>
<connect gate="SRAM" pin="A5" pad="14"/>
<connect gate="SRAM" pin="A6" pad="15"/>
<connect gate="SRAM" pin="A7" pad="16"/>
<connect gate="SRAM" pin="A8" pad="17"/>
<connect gate="SRAM" pin="A9" pad="18"/>
<connect gate="SRAM" pin="I/O0" pad="6"/>
<connect gate="SRAM" pin="I/O1" pad="7"/>
<connect gate="SRAM" pin="I/O2" pad="10"/>
<connect gate="SRAM" pin="I/O3" pad="11"/>
<connect gate="SRAM" pin="I/O4" pad="22"/>
<connect gate="SRAM" pin="I/O5" pad="23"/>
<connect gate="SRAM" pin="I/O6" pad="26"/>
<connect gate="SRAM" pin="I/O7" pad="27"/>
</connects>
<technologies>
<technology name="10"/>
<technology name="8"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS65WV1288BLL-*" prefix="IC">
<description>&lt;b&gt;128k x 8 low voltage, ultra low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
55ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="128KX8_TYP2" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD1_GND1" x="35.56" y="0" addlevel="request"/>
</gates>
<devices>
<device name="T" package="TSOP-I-32-8X20MM">
<connects>
<connect gate="PWR" pin="GND@1" pad="24"/>
<connect gate="PWR" pin="VDD@1" pad="8"/>
<connect gate="SRAM" pin="!CE" pad="30"/>
<connect gate="SRAM" pin="!OE" pad="32"/>
<connect gate="SRAM" pin="!WE" pad="5"/>
<connect gate="SRAM" pin="A0" pad="20"/>
<connect gate="SRAM" pin="A1" pad="19"/>
<connect gate="SRAM" pin="A10" pad="31"/>
<connect gate="SRAM" pin="A11" pad="1"/>
<connect gate="SRAM" pin="A12" pad="12"/>
<connect gate="SRAM" pin="A13" pad="4"/>
<connect gate="SRAM" pin="A14" pad="11"/>
<connect gate="SRAM" pin="A15" pad="7"/>
<connect gate="SRAM" pin="A16" pad="10"/>
<connect gate="SRAM" pin="A2" pad="18"/>
<connect gate="SRAM" pin="A3" pad="17"/>
<connect gate="SRAM" pin="A4" pad="16"/>
<connect gate="SRAM" pin="A5" pad="15"/>
<connect gate="SRAM" pin="A6" pad="14"/>
<connect gate="SRAM" pin="A7" pad="13"/>
<connect gate="SRAM" pin="A8" pad="3"/>
<connect gate="SRAM" pin="A9" pad="2"/>
<connect gate="SRAM" pin="CE2" pad="6"/>
<connect gate="SRAM" pin="I/O0" pad="21"/>
<connect gate="SRAM" pin="I/O1" pad="22"/>
<connect gate="SRAM" pin="I/O2" pad="23"/>
<connect gate="SRAM" pin="I/O3" pad="25"/>
<connect gate="SRAM" pin="I/O4" pad="26"/>
<connect gate="SRAM" pin="I/O5" pad="27"/>
<connect gate="SRAM" pin="I/O6" pad="28"/>
<connect gate="SRAM" pin="I/O7" pad="29"/>
</connects>
<technologies>
<technology name="55"/>
</technologies>
</device>
<device name="H" package="TSOP-I-32-8X13.4MM">
<connects>
<connect gate="PWR" pin="GND@1" pad="24"/>
<connect gate="PWR" pin="VDD@1" pad="8"/>
<connect gate="SRAM" pin="!CE" pad="30"/>
<connect gate="SRAM" pin="!OE" pad="32"/>
<connect gate="SRAM" pin="!WE" pad="5"/>
<connect gate="SRAM" pin="A0" pad="20"/>
<connect gate="SRAM" pin="A1" pad="19"/>
<connect gate="SRAM" pin="A10" pad="31"/>
<connect gate="SRAM" pin="A11" pad="1"/>
<connect gate="SRAM" pin="A12" pad="12"/>
<connect gate="SRAM" pin="A13" pad="4"/>
<connect gate="SRAM" pin="A14" pad="11"/>
<connect gate="SRAM" pin="A15" pad="7"/>
<connect gate="SRAM" pin="A16" pad="10"/>
<connect gate="SRAM" pin="A2" pad="18"/>
<connect gate="SRAM" pin="A3" pad="17"/>
<connect gate="SRAM" pin="A4" pad="16"/>
<connect gate="SRAM" pin="A5" pad="15"/>
<connect gate="SRAM" pin="A6" pad="14"/>
<connect gate="SRAM" pin="A7" pad="13"/>
<connect gate="SRAM" pin="A8" pad="3"/>
<connect gate="SRAM" pin="A9" pad="2"/>
<connect gate="SRAM" pin="CE2" pad="6"/>
<connect gate="SRAM" pin="I/O0" pad="21"/>
<connect gate="SRAM" pin="I/O1" pad="22"/>
<connect gate="SRAM" pin="I/O2" pad="23"/>
<connect gate="SRAM" pin="I/O3" pad="25"/>
<connect gate="SRAM" pin="I/O4" pad="26"/>
<connect gate="SRAM" pin="I/O5" pad="27"/>
<connect gate="SRAM" pin="I/O6" pad="28"/>
<connect gate="SRAM" pin="I/O7" pad="29"/>
</connects>
<technologies>
<technology name="55"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS65WV1288DBLL-*" prefix="IC">
<description>&lt;b&gt;128k x 8 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
45ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="128KX8_TYP2" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD1_GND1" x="35.56" y="0" addlevel="request"/>
</gates>
<devices>
<device name="T" package="TSOP-I-32-8X20MM">
<connects>
<connect gate="PWR" pin="GND@1" pad="24"/>
<connect gate="PWR" pin="VDD@1" pad="8"/>
<connect gate="SRAM" pin="!CE" pad="30"/>
<connect gate="SRAM" pin="!OE" pad="32"/>
<connect gate="SRAM" pin="!WE" pad="5"/>
<connect gate="SRAM" pin="A0" pad="20"/>
<connect gate="SRAM" pin="A1" pad="19"/>
<connect gate="SRAM" pin="A10" pad="31"/>
<connect gate="SRAM" pin="A11" pad="1"/>
<connect gate="SRAM" pin="A12" pad="12"/>
<connect gate="SRAM" pin="A13" pad="4"/>
<connect gate="SRAM" pin="A14" pad="11"/>
<connect gate="SRAM" pin="A15" pad="7"/>
<connect gate="SRAM" pin="A16" pad="10"/>
<connect gate="SRAM" pin="A2" pad="18"/>
<connect gate="SRAM" pin="A3" pad="17"/>
<connect gate="SRAM" pin="A4" pad="16"/>
<connect gate="SRAM" pin="A5" pad="15"/>
<connect gate="SRAM" pin="A6" pad="14"/>
<connect gate="SRAM" pin="A7" pad="13"/>
<connect gate="SRAM" pin="A8" pad="3"/>
<connect gate="SRAM" pin="A9" pad="2"/>
<connect gate="SRAM" pin="CE2" pad="6"/>
<connect gate="SRAM" pin="I/O0" pad="21"/>
<connect gate="SRAM" pin="I/O1" pad="22"/>
<connect gate="SRAM" pin="I/O2" pad="23"/>
<connect gate="SRAM" pin="I/O3" pad="25"/>
<connect gate="SRAM" pin="I/O4" pad="26"/>
<connect gate="SRAM" pin="I/O5" pad="27"/>
<connect gate="SRAM" pin="I/O6" pad="28"/>
<connect gate="SRAM" pin="I/O7" pad="29"/>
</connects>
<technologies>
<technology name="45"/>
</technologies>
</device>
<device name="H" package="TSOP-I-32-8X13.4MM">
<connects>
<connect gate="PWR" pin="GND@1" pad="24"/>
<connect gate="PWR" pin="VDD@1" pad="8"/>
<connect gate="SRAM" pin="!CE" pad="30"/>
<connect gate="SRAM" pin="!OE" pad="32"/>
<connect gate="SRAM" pin="!WE" pad="5"/>
<connect gate="SRAM" pin="A0" pad="20"/>
<connect gate="SRAM" pin="A1" pad="19"/>
<connect gate="SRAM" pin="A10" pad="31"/>
<connect gate="SRAM" pin="A11" pad="1"/>
<connect gate="SRAM" pin="A12" pad="12"/>
<connect gate="SRAM" pin="A13" pad="4"/>
<connect gate="SRAM" pin="A14" pad="11"/>
<connect gate="SRAM" pin="A15" pad="7"/>
<connect gate="SRAM" pin="A16" pad="10"/>
<connect gate="SRAM" pin="A2" pad="18"/>
<connect gate="SRAM" pin="A3" pad="17"/>
<connect gate="SRAM" pin="A4" pad="16"/>
<connect gate="SRAM" pin="A5" pad="15"/>
<connect gate="SRAM" pin="A6" pad="14"/>
<connect gate="SRAM" pin="A7" pad="13"/>
<connect gate="SRAM" pin="A8" pad="3"/>
<connect gate="SRAM" pin="A9" pad="2"/>
<connect gate="SRAM" pin="CE2" pad="6"/>
<connect gate="SRAM" pin="I/O0" pad="21"/>
<connect gate="SRAM" pin="I/O1" pad="22"/>
<connect gate="SRAM" pin="I/O2" pad="23"/>
<connect gate="SRAM" pin="I/O3" pad="25"/>
<connect gate="SRAM" pin="I/O4" pad="26"/>
<connect gate="SRAM" pin="I/O5" pad="27"/>
<connect gate="SRAM" pin="I/O6" pad="28"/>
<connect gate="SRAM" pin="I/O7" pad="29"/>
</connects>
<technologies>
<technology name="45"/>
</technologies>
</device>
<device name="Q" package="SOP32-450MIL">
<connects>
<connect gate="PWR" pin="GND@1" pad="16"/>
<connect gate="PWR" pin="VDD@1" pad="32"/>
<connect gate="SRAM" pin="!CE" pad="22"/>
<connect gate="SRAM" pin="!OE" pad="24"/>
<connect gate="SRAM" pin="!WE" pad="29"/>
<connect gate="SRAM" pin="A0" pad="12"/>
<connect gate="SRAM" pin="A1" pad="11"/>
<connect gate="SRAM" pin="A10" pad="23"/>
<connect gate="SRAM" pin="A11" pad="25"/>
<connect gate="SRAM" pin="A12" pad="4"/>
<connect gate="SRAM" pin="A13" pad="28"/>
<connect gate="SRAM" pin="A14" pad="3"/>
<connect gate="SRAM" pin="A15" pad="31"/>
<connect gate="SRAM" pin="A16" pad="2"/>
<connect gate="SRAM" pin="A2" pad="10"/>
<connect gate="SRAM" pin="A3" pad="9"/>
<connect gate="SRAM" pin="A4" pad="8"/>
<connect gate="SRAM" pin="A5" pad="7"/>
<connect gate="SRAM" pin="A6" pad="6"/>
<connect gate="SRAM" pin="A7" pad="5"/>
<connect gate="SRAM" pin="A8" pad="27"/>
<connect gate="SRAM" pin="A9" pad="26"/>
<connect gate="SRAM" pin="CE2" pad="30"/>
<connect gate="SRAM" pin="I/O0" pad="13"/>
<connect gate="SRAM" pin="I/O1" pad="14"/>
<connect gate="SRAM" pin="I/O2" pad="15"/>
<connect gate="SRAM" pin="I/O3" pad="17"/>
<connect gate="SRAM" pin="I/O4" pad="18"/>
<connect gate="SRAM" pin="I/O5" pad="19"/>
<connect gate="SRAM" pin="I/O6" pad="20"/>
<connect gate="SRAM" pin="I/O7" pad="21"/>
</connects>
<technologies>
<technology name="45"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS61LV2568L-*" prefix="IC">
<description>&lt;b&gt;256k x 8 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
8ns and 10ns access time&lt;br&gt;
3.3V power supply&lt;br&gt;</description>
<gates>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="33.02" y="0" addlevel="request"/>
<gate name="SRAM" symbol="256KX8_TYP1" x="0" y="0"/>
</gates>
<devices>
<device name="K" package="SOJ36-400MIL">
<connects>
<connect gate="PWR" pin="GND@1" pad="10"/>
<connect gate="PWR" pin="GND@2" pad="28"/>
<connect gate="PWR" pin="VDD@1" pad="9"/>
<connect gate="PWR" pin="VDD@2" pad="27"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!OE" pad="31"/>
<connect gate="SRAM" pin="!WE" pad="13"/>
<connect gate="SRAM" pin="A0" pad="5"/>
<connect gate="SRAM" pin="A1" pad="4"/>
<connect gate="SRAM" pin="A10" pad="23"/>
<connect gate="SRAM" pin="A11" pad="22"/>
<connect gate="SRAM" pin="A12" pad="21"/>
<connect gate="SRAM" pin="A13" pad="18"/>
<connect gate="SRAM" pin="A14" pad="17"/>
<connect gate="SRAM" pin="A15" pad="16"/>
<connect gate="SRAM" pin="A16" pad="15"/>
<connect gate="SRAM" pin="A17" pad="14"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="2"/>
<connect gate="SRAM" pin="A4" pad="1"/>
<connect gate="SRAM" pin="A5" pad="35"/>
<connect gate="SRAM" pin="A6" pad="34"/>
<connect gate="SRAM" pin="A7" pad="33"/>
<connect gate="SRAM" pin="A8" pad="32"/>
<connect gate="SRAM" pin="A9" pad="24"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O2" pad="11"/>
<connect gate="SRAM" pin="I/O3" pad="12"/>
<connect gate="SRAM" pin="I/O4" pad="25"/>
<connect gate="SRAM" pin="I/O5" pad="26"/>
<connect gate="SRAM" pin="I/O6" pad="29"/>
<connect gate="SRAM" pin="I/O7" pad="30"/>
</connects>
<technologies>
<technology name="10"/>
<technology name="8"/>
</technologies>
</device>
<device name="T" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="8"/>
<connect gate="SRAM" pin="!OE" pad="37"/>
<connect gate="SRAM" pin="!WE" pad="15"/>
<connect gate="SRAM" pin="A0" pad="7"/>
<connect gate="SRAM" pin="A1" pad="6"/>
<connect gate="SRAM" pin="A10" pad="29"/>
<connect gate="SRAM" pin="A11" pad="28"/>
<connect gate="SRAM" pin="A12" pad="27"/>
<connect gate="SRAM" pin="A13" pad="20"/>
<connect gate="SRAM" pin="A14" pad="19"/>
<connect gate="SRAM" pin="A15" pad="18"/>
<connect gate="SRAM" pin="A16" pad="17"/>
<connect gate="SRAM" pin="A17" pad="16"/>
<connect gate="SRAM" pin="A2" pad="5"/>
<connect gate="SRAM" pin="A3" pad="4"/>
<connect gate="SRAM" pin="A4" pad="3"/>
<connect gate="SRAM" pin="A5" pad="41"/>
<connect gate="SRAM" pin="A6" pad="40"/>
<connect gate="SRAM" pin="A7" pad="39"/>
<connect gate="SRAM" pin="A8" pad="38"/>
<connect gate="SRAM" pin="A9" pad="30"/>
<connect gate="SRAM" pin="I/O0" pad="9"/>
<connect gate="SRAM" pin="I/O1" pad="10"/>
<connect gate="SRAM" pin="I/O2" pad="13"/>
<connect gate="SRAM" pin="I/O3" pad="14"/>
<connect gate="SRAM" pin="I/O4" pad="31"/>
<connect gate="SRAM" pin="I/O5" pad="32"/>
<connect gate="SRAM" pin="I/O6" pad="35"/>
<connect gate="SRAM" pin="I/O7" pad="36"/>
</connects>
<technologies>
<technology name="10"/>
<technology name="8"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS61WV2568EDBLL-*" prefix="IC">
<description>&lt;b&gt;256k x 8 high- speed CMOS static RAM with ECC&lt;/b&gt;&lt;p&gt;
8ns and 10ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="256KX8_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="35.56" y="2.54" addlevel="request"/>
</gates>
<devices>
<device name="B" package="TFBGA36_6X8">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="G3"/>
<connect gate="SRAM" pin="!OE" pad="G2"/>
<connect gate="SRAM" pin="!WE" pad="B3"/>
<connect gate="SRAM" pin="A0" pad="A1"/>
<connect gate="SRAM" pin="A1" pad="A2"/>
<connect gate="SRAM" pin="A10" pad="H2"/>
<connect gate="SRAM" pin="A11" pad="H3"/>
<connect gate="SRAM" pin="A12" pad="H4"/>
<connect gate="SRAM" pin="A13" pad="H5"/>
<connect gate="SRAM" pin="A14" pad="H6"/>
<connect gate="SRAM" pin="A15" pad="G5"/>
<connect gate="SRAM" pin="A16" pad="G4"/>
<connect gate="SRAM" pin="A17" pad="F4"/>
<connect gate="SRAM" pin="A2" pad="B2"/>
<connect gate="SRAM" pin="A3" pad="A4"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C4"/>
<connect gate="SRAM" pin="A6" pad="A5"/>
<connect gate="SRAM" pin="A7" pad="B5"/>
<connect gate="SRAM" pin="A8" pad="A6"/>
<connect gate="SRAM" pin="A9" pad="H1"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C6"/>
<connect gate="SRAM" pin="I/O2" pad="F6"/>
<connect gate="SRAM" pin="I/O3" pad="G6"/>
<connect gate="SRAM" pin="I/O4" pad="B1"/>
<connect gate="SRAM" pin="I/O5" pad="C1"/>
<connect gate="SRAM" pin="I/O6" pad="F1"/>
<connect gate="SRAM" pin="I/O7" pad="G1"/>
</connects>
<technologies>
<technology name="10"/>
<technology name="8"/>
</technologies>
</device>
<device name="T" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="8"/>
<connect gate="SRAM" pin="!OE" pad="37"/>
<connect gate="SRAM" pin="!WE" pad="15"/>
<connect gate="SRAM" pin="A0" pad="3"/>
<connect gate="SRAM" pin="A1" pad="4"/>
<connect gate="SRAM" pin="A10" pad="27"/>
<connect gate="SRAM" pin="A11" pad="28"/>
<connect gate="SRAM" pin="A12" pad="29"/>
<connect gate="SRAM" pin="A13" pad="30"/>
<connect gate="SRAM" pin="A14" pad="38"/>
<connect gate="SRAM" pin="A15" pad="39"/>
<connect gate="SRAM" pin="A16" pad="40"/>
<connect gate="SRAM" pin="A17" pad="41"/>
<connect gate="SRAM" pin="A2" pad="5"/>
<connect gate="SRAM" pin="A3" pad="6"/>
<connect gate="SRAM" pin="A4" pad="7"/>
<connect gate="SRAM" pin="A5" pad="16"/>
<connect gate="SRAM" pin="A6" pad="17"/>
<connect gate="SRAM" pin="A7" pad="18"/>
<connect gate="SRAM" pin="A8" pad="19"/>
<connect gate="SRAM" pin="A9" pad="20"/>
<connect gate="SRAM" pin="I/O0" pad="9"/>
<connect gate="SRAM" pin="I/O1" pad="10"/>
<connect gate="SRAM" pin="I/O2" pad="13"/>
<connect gate="SRAM" pin="I/O3" pad="14"/>
<connect gate="SRAM" pin="I/O4" pad="31"/>
<connect gate="SRAM" pin="I/O5" pad="32"/>
<connect gate="SRAM" pin="I/O6" pad="35"/>
<connect gate="SRAM" pin="I/O7" pad="36"/>
</connects>
<technologies>
<technology name="10"/>
<technology name="8"/>
</technologies>
</device>
<device name="K" package="SOJ36-400MIL">
<connects>
<connect gate="PWR" pin="GND@1" pad="10"/>
<connect gate="PWR" pin="GND@2" pad="28"/>
<connect gate="PWR" pin="VDD@1" pad="9"/>
<connect gate="PWR" pin="VDD@2" pad="27"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!OE" pad="31"/>
<connect gate="SRAM" pin="!WE" pad="13"/>
<connect gate="SRAM" pin="A0" pad="1"/>
<connect gate="SRAM" pin="A1" pad="2"/>
<connect gate="SRAM" pin="A10" pad="21"/>
<connect gate="SRAM" pin="A11" pad="22"/>
<connect gate="SRAM" pin="A12" pad="23"/>
<connect gate="SRAM" pin="A13" pad="24"/>
<connect gate="SRAM" pin="A14" pad="32"/>
<connect gate="SRAM" pin="A15" pad="33"/>
<connect gate="SRAM" pin="A16" pad="34"/>
<connect gate="SRAM" pin="A17" pad="35"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="4"/>
<connect gate="SRAM" pin="A4" pad="5"/>
<connect gate="SRAM" pin="A5" pad="14"/>
<connect gate="SRAM" pin="A6" pad="15"/>
<connect gate="SRAM" pin="A7" pad="16"/>
<connect gate="SRAM" pin="A8" pad="17"/>
<connect gate="SRAM" pin="A9" pad="18"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O2" pad="11"/>
<connect gate="SRAM" pin="I/O3" pad="12"/>
<connect gate="SRAM" pin="I/O4" pad="25"/>
<connect gate="SRAM" pin="I/O5" pad="26"/>
<connect gate="SRAM" pin="I/O6" pad="29"/>
<connect gate="SRAM" pin="I/O7" pad="30"/>
</connects>
<technologies>
<technology name="10"/>
<technology name="8"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS64WV2568EDBLL-*" prefix="IC">
<description>&lt;b&gt;256k x 8 high- speed CMOS static RAM with ECC&lt;/b&gt;&lt;p&gt;
10ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="256KX8_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="35.56" y="-2.54" addlevel="request"/>
</gates>
<devices>
<device name="B" package="TFBGA36_6X8">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="G3"/>
<connect gate="SRAM" pin="!OE" pad="G2"/>
<connect gate="SRAM" pin="!WE" pad="B3"/>
<connect gate="SRAM" pin="A0" pad="A1"/>
<connect gate="SRAM" pin="A1" pad="A2"/>
<connect gate="SRAM" pin="A10" pad="H2"/>
<connect gate="SRAM" pin="A11" pad="H3"/>
<connect gate="SRAM" pin="A12" pad="H4"/>
<connect gate="SRAM" pin="A13" pad="H5"/>
<connect gate="SRAM" pin="A14" pad="H6"/>
<connect gate="SRAM" pin="A15" pad="G5"/>
<connect gate="SRAM" pin="A16" pad="G4"/>
<connect gate="SRAM" pin="A17" pad="F4"/>
<connect gate="SRAM" pin="A2" pad="B2"/>
<connect gate="SRAM" pin="A3" pad="A4"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C4"/>
<connect gate="SRAM" pin="A6" pad="A5"/>
<connect gate="SRAM" pin="A7" pad="B5"/>
<connect gate="SRAM" pin="A8" pad="A6"/>
<connect gate="SRAM" pin="A9" pad="H1"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C6"/>
<connect gate="SRAM" pin="I/O2" pad="F6"/>
<connect gate="SRAM" pin="I/O3" pad="G6"/>
<connect gate="SRAM" pin="I/O4" pad="B1"/>
<connect gate="SRAM" pin="I/O5" pad="C1"/>
<connect gate="SRAM" pin="I/O6" pad="F1"/>
<connect gate="SRAM" pin="I/O7" pad="G1"/>
</connects>
<technologies>
<technology name="10"/>
</technologies>
</device>
<device name="CT" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="8"/>
<connect gate="SRAM" pin="!OE" pad="37"/>
<connect gate="SRAM" pin="!WE" pad="15"/>
<connect gate="SRAM" pin="A0" pad="3"/>
<connect gate="SRAM" pin="A1" pad="4"/>
<connect gate="SRAM" pin="A10" pad="27"/>
<connect gate="SRAM" pin="A11" pad="28"/>
<connect gate="SRAM" pin="A12" pad="29"/>
<connect gate="SRAM" pin="A13" pad="30"/>
<connect gate="SRAM" pin="A14" pad="38"/>
<connect gate="SRAM" pin="A15" pad="39"/>
<connect gate="SRAM" pin="A16" pad="40"/>
<connect gate="SRAM" pin="A17" pad="41"/>
<connect gate="SRAM" pin="A2" pad="5"/>
<connect gate="SRAM" pin="A3" pad="6"/>
<connect gate="SRAM" pin="A4" pad="7"/>
<connect gate="SRAM" pin="A5" pad="16"/>
<connect gate="SRAM" pin="A6" pad="17"/>
<connect gate="SRAM" pin="A7" pad="18"/>
<connect gate="SRAM" pin="A8" pad="19"/>
<connect gate="SRAM" pin="A9" pad="20"/>
<connect gate="SRAM" pin="I/O0" pad="9"/>
<connect gate="SRAM" pin="I/O1" pad="10"/>
<connect gate="SRAM" pin="I/O2" pad="13"/>
<connect gate="SRAM" pin="I/O3" pad="14"/>
<connect gate="SRAM" pin="I/O4" pad="31"/>
<connect gate="SRAM" pin="I/O5" pad="32"/>
<connect gate="SRAM" pin="I/O6" pad="35"/>
<connect gate="SRAM" pin="I/O7" pad="36"/>
</connects>
<technologies>
<technology name="10"/>
</technologies>
</device>
<device name="K" package="SOJ36-400MIL">
<connects>
<connect gate="PWR" pin="GND@1" pad="10"/>
<connect gate="PWR" pin="GND@2" pad="28"/>
<connect gate="PWR" pin="VDD@1" pad="9"/>
<connect gate="PWR" pin="VDD@2" pad="27"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!OE" pad="31"/>
<connect gate="SRAM" pin="!WE" pad="13"/>
<connect gate="SRAM" pin="A0" pad="1"/>
<connect gate="SRAM" pin="A1" pad="2"/>
<connect gate="SRAM" pin="A10" pad="21"/>
<connect gate="SRAM" pin="A11" pad="22"/>
<connect gate="SRAM" pin="A12" pad="23"/>
<connect gate="SRAM" pin="A13" pad="24"/>
<connect gate="SRAM" pin="A14" pad="32"/>
<connect gate="SRAM" pin="A15" pad="33"/>
<connect gate="SRAM" pin="A16" pad="34"/>
<connect gate="SRAM" pin="A17" pad="35"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="4"/>
<connect gate="SRAM" pin="A4" pad="5"/>
<connect gate="SRAM" pin="A5" pad="14"/>
<connect gate="SRAM" pin="A6" pad="15"/>
<connect gate="SRAM" pin="A7" pad="16"/>
<connect gate="SRAM" pin="A8" pad="17"/>
<connect gate="SRAM" pin="A9" pad="18"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O2" pad="11"/>
<connect gate="SRAM" pin="I/O3" pad="12"/>
<connect gate="SRAM" pin="I/O4" pad="25"/>
<connect gate="SRAM" pin="I/O5" pad="26"/>
<connect gate="SRAM" pin="I/O6" pad="29"/>
<connect gate="SRAM" pin="I/O7" pad="30"/>
</connects>
<technologies>
<technology name="10"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS62WV2568DALL-*B" prefix="IC">
<description>&lt;b&gt;256k x 8 low voltage, ultra low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
55ns access time&lt;br&gt;
1.8V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="256KX8_TYP2" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="33.02" y="0" addlevel="request"/>
</gates>
<devices>
<device name="" package="TFBGA36_6X8">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="G3"/>
<connect gate="SRAM" pin="!OE" pad="G2"/>
<connect gate="SRAM" pin="!WE" pad="B3"/>
<connect gate="SRAM" pin="A0" pad="A1"/>
<connect gate="SRAM" pin="A1" pad="A2"/>
<connect gate="SRAM" pin="A10" pad="H2"/>
<connect gate="SRAM" pin="A11" pad="H3"/>
<connect gate="SRAM" pin="A12" pad="H4"/>
<connect gate="SRAM" pin="A13" pad="H5"/>
<connect gate="SRAM" pin="A14" pad="H6"/>
<connect gate="SRAM" pin="A15" pad="G5"/>
<connect gate="SRAM" pin="A16" pad="G4"/>
<connect gate="SRAM" pin="A17" pad="F4"/>
<connect gate="SRAM" pin="A2" pad="B2"/>
<connect gate="SRAM" pin="A3" pad="A4"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C4"/>
<connect gate="SRAM" pin="A6" pad="A5"/>
<connect gate="SRAM" pin="A7" pad="B5"/>
<connect gate="SRAM" pin="A8" pad="A6"/>
<connect gate="SRAM" pin="A9" pad="H1"/>
<connect gate="SRAM" pin="CE2" pad="A3"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C6"/>
<connect gate="SRAM" pin="I/O2" pad="F6"/>
<connect gate="SRAM" pin="I/O3" pad="G6"/>
<connect gate="SRAM" pin="I/O4" pad="B1"/>
<connect gate="SRAM" pin="I/O5" pad="C1"/>
<connect gate="SRAM" pin="I/O6" pad="F1"/>
<connect gate="SRAM" pin="I/O7" pad="G1"/>
</connects>
<technologies>
<technology name="55"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS62WV2568DALL-*" prefix="IC">
<description>&lt;b&gt;256k x 8 low voltage, ultra low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
55ns access time&lt;br&gt;
1.8V power supply&lt;br&gt;</description>
<gates>
<gate name="PWR" symbol="PWR_VDD1_GND1" x="35.56" y="0" addlevel="request"/>
<gate name="SRAM" symbol="256KX8_TYP2" x="0" y="0"/>
</gates>
<devices>
<device name="T" package="TSOP-I-32-8X20MM">
<connects>
<connect gate="PWR" pin="GND@1" pad="24"/>
<connect gate="PWR" pin="VDD@1" pad="8"/>
<connect gate="SRAM" pin="!CE" pad="30"/>
<connect gate="SRAM" pin="!OE" pad="32"/>
<connect gate="SRAM" pin="!WE" pad="5"/>
<connect gate="SRAM" pin="A0" pad="20"/>
<connect gate="SRAM" pin="A1" pad="19"/>
<connect gate="SRAM" pin="A10" pad="31"/>
<connect gate="SRAM" pin="A11" pad="1"/>
<connect gate="SRAM" pin="A12" pad="12"/>
<connect gate="SRAM" pin="A13" pad="4"/>
<connect gate="SRAM" pin="A14" pad="11"/>
<connect gate="SRAM" pin="A15" pad="7"/>
<connect gate="SRAM" pin="A16" pad="10"/>
<connect gate="SRAM" pin="A17" pad="9"/>
<connect gate="SRAM" pin="A2" pad="18"/>
<connect gate="SRAM" pin="A3" pad="17"/>
<connect gate="SRAM" pin="A4" pad="16"/>
<connect gate="SRAM" pin="A5" pad="15"/>
<connect gate="SRAM" pin="A6" pad="14"/>
<connect gate="SRAM" pin="A7" pad="13"/>
<connect gate="SRAM" pin="A8" pad="3"/>
<connect gate="SRAM" pin="A9" pad="2"/>
<connect gate="SRAM" pin="CE2" pad="6"/>
<connect gate="SRAM" pin="I/O0" pad="21"/>
<connect gate="SRAM" pin="I/O1" pad="22"/>
<connect gate="SRAM" pin="I/O2" pad="23"/>
<connect gate="SRAM" pin="I/O3" pad="25"/>
<connect gate="SRAM" pin="I/O4" pad="26"/>
<connect gate="SRAM" pin="I/O5" pad="27"/>
<connect gate="SRAM" pin="I/O6" pad="28"/>
<connect gate="SRAM" pin="I/O7" pad="29"/>
</connects>
<technologies>
<technology name="55"/>
</technologies>
</device>
<device name="H" package="TSOP-I-32-8X13.4MM">
<connects>
<connect gate="PWR" pin="GND@1" pad="24"/>
<connect gate="PWR" pin="VDD@1" pad="8"/>
<connect gate="SRAM" pin="!CE" pad="30"/>
<connect gate="SRAM" pin="!OE" pad="32"/>
<connect gate="SRAM" pin="!WE" pad="5"/>
<connect gate="SRAM" pin="A0" pad="20"/>
<connect gate="SRAM" pin="A1" pad="19"/>
<connect gate="SRAM" pin="A10" pad="31"/>
<connect gate="SRAM" pin="A11" pad="1"/>
<connect gate="SRAM" pin="A12" pad="12"/>
<connect gate="SRAM" pin="A13" pad="4"/>
<connect gate="SRAM" pin="A14" pad="11"/>
<connect gate="SRAM" pin="A15" pad="7"/>
<connect gate="SRAM" pin="A16" pad="10"/>
<connect gate="SRAM" pin="A17" pad="9"/>
<connect gate="SRAM" pin="A2" pad="18"/>
<connect gate="SRAM" pin="A3" pad="17"/>
<connect gate="SRAM" pin="A4" pad="16"/>
<connect gate="SRAM" pin="A5" pad="15"/>
<connect gate="SRAM" pin="A6" pad="14"/>
<connect gate="SRAM" pin="A7" pad="13"/>
<connect gate="SRAM" pin="A8" pad="3"/>
<connect gate="SRAM" pin="A9" pad="2"/>
<connect gate="SRAM" pin="CE2" pad="6"/>
<connect gate="SRAM" pin="I/O0" pad="21"/>
<connect gate="SRAM" pin="I/O1" pad="22"/>
<connect gate="SRAM" pin="I/O2" pad="23"/>
<connect gate="SRAM" pin="I/O3" pad="25"/>
<connect gate="SRAM" pin="I/O4" pad="26"/>
<connect gate="SRAM" pin="I/O5" pad="27"/>
<connect gate="SRAM" pin="I/O6" pad="28"/>
<connect gate="SRAM" pin="I/O7" pad="29"/>
</connects>
<technologies>
<technology name="55"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS62WV2568DBLL-*B" prefix="IC">
<description>&lt;b&gt;256k x 8 low voltage, ultra low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
45ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="256KX8_TYP2" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="33.02" y="0" addlevel="request"/>
</gates>
<devices>
<device name="" package="TFBGA36_6X8">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="G3"/>
<connect gate="SRAM" pin="!OE" pad="G2"/>
<connect gate="SRAM" pin="!WE" pad="B3"/>
<connect gate="SRAM" pin="A0" pad="A1"/>
<connect gate="SRAM" pin="A1" pad="A2"/>
<connect gate="SRAM" pin="A10" pad="H2"/>
<connect gate="SRAM" pin="A11" pad="H3"/>
<connect gate="SRAM" pin="A12" pad="H4"/>
<connect gate="SRAM" pin="A13" pad="H5"/>
<connect gate="SRAM" pin="A14" pad="H6"/>
<connect gate="SRAM" pin="A15" pad="G5"/>
<connect gate="SRAM" pin="A16" pad="G4"/>
<connect gate="SRAM" pin="A17" pad="F4"/>
<connect gate="SRAM" pin="A2" pad="B2"/>
<connect gate="SRAM" pin="A3" pad="A4"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C4"/>
<connect gate="SRAM" pin="A6" pad="A5"/>
<connect gate="SRAM" pin="A7" pad="B5"/>
<connect gate="SRAM" pin="A8" pad="A6"/>
<connect gate="SRAM" pin="A9" pad="H1"/>
<connect gate="SRAM" pin="CE2" pad="A3"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C6"/>
<connect gate="SRAM" pin="I/O2" pad="F6"/>
<connect gate="SRAM" pin="I/O3" pad="G6"/>
<connect gate="SRAM" pin="I/O4" pad="B1"/>
<connect gate="SRAM" pin="I/O5" pad="C1"/>
<connect gate="SRAM" pin="I/O6" pad="F1"/>
<connect gate="SRAM" pin="I/O7" pad="G1"/>
</connects>
<technologies>
<technology name="45"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS62WV2568DBLL-*" prefix="IC">
<description>&lt;b&gt;256k x 8 low voltage, ultra low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
35ns and 45ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="256KX8_TYP2" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD1_GND1" x="33.02" y="0" addlevel="request"/>
</gates>
<devices>
<device name="H" package="TSOP-I-32-8X13.4MM">
<connects>
<connect gate="PWR" pin="GND@1" pad="24"/>
<connect gate="PWR" pin="VDD@1" pad="8"/>
<connect gate="SRAM" pin="!CE" pad="30"/>
<connect gate="SRAM" pin="!OE" pad="32"/>
<connect gate="SRAM" pin="!WE" pad="5"/>
<connect gate="SRAM" pin="A0" pad="20"/>
<connect gate="SRAM" pin="A1" pad="19"/>
<connect gate="SRAM" pin="A10" pad="31"/>
<connect gate="SRAM" pin="A11" pad="1"/>
<connect gate="SRAM" pin="A12" pad="12"/>
<connect gate="SRAM" pin="A13" pad="4"/>
<connect gate="SRAM" pin="A14" pad="11"/>
<connect gate="SRAM" pin="A15" pad="7"/>
<connect gate="SRAM" pin="A16" pad="10"/>
<connect gate="SRAM" pin="A17" pad="9"/>
<connect gate="SRAM" pin="A2" pad="18"/>
<connect gate="SRAM" pin="A3" pad="17"/>
<connect gate="SRAM" pin="A4" pad="16"/>
<connect gate="SRAM" pin="A5" pad="15"/>
<connect gate="SRAM" pin="A6" pad="14"/>
<connect gate="SRAM" pin="A7" pad="13"/>
<connect gate="SRAM" pin="A8" pad="3"/>
<connect gate="SRAM" pin="A9" pad="2"/>
<connect gate="SRAM" pin="CE2" pad="6"/>
<connect gate="SRAM" pin="I/O0" pad="21"/>
<connect gate="SRAM" pin="I/O1" pad="22"/>
<connect gate="SRAM" pin="I/O2" pad="23"/>
<connect gate="SRAM" pin="I/O3" pad="25"/>
<connect gate="SRAM" pin="I/O4" pad="26"/>
<connect gate="SRAM" pin="I/O5" pad="27"/>
<connect gate="SRAM" pin="I/O6" pad="28"/>
<connect gate="SRAM" pin="I/O7" pad="29"/>
</connects>
<technologies>
<technology name="35"/>
<technology name="45"/>
</technologies>
</device>
<device name="T" package="TSOP-I-32-8X20MM">
<connects>
<connect gate="PWR" pin="GND@1" pad="24"/>
<connect gate="PWR" pin="VDD@1" pad="8"/>
<connect gate="SRAM" pin="!CE" pad="30"/>
<connect gate="SRAM" pin="!OE" pad="32"/>
<connect gate="SRAM" pin="!WE" pad="5"/>
<connect gate="SRAM" pin="A0" pad="20"/>
<connect gate="SRAM" pin="A1" pad="19"/>
<connect gate="SRAM" pin="A10" pad="31"/>
<connect gate="SRAM" pin="A11" pad="1"/>
<connect gate="SRAM" pin="A12" pad="12"/>
<connect gate="SRAM" pin="A13" pad="4"/>
<connect gate="SRAM" pin="A14" pad="11"/>
<connect gate="SRAM" pin="A15" pad="7"/>
<connect gate="SRAM" pin="A16" pad="10"/>
<connect gate="SRAM" pin="A17" pad="9"/>
<connect gate="SRAM" pin="A2" pad="18"/>
<connect gate="SRAM" pin="A3" pad="17"/>
<connect gate="SRAM" pin="A4" pad="16"/>
<connect gate="SRAM" pin="A5" pad="15"/>
<connect gate="SRAM" pin="A6" pad="14"/>
<connect gate="SRAM" pin="A7" pad="13"/>
<connect gate="SRAM" pin="A8" pad="3"/>
<connect gate="SRAM" pin="A9" pad="2"/>
<connect gate="SRAM" pin="CE2" pad="6"/>
<connect gate="SRAM" pin="I/O0" pad="21"/>
<connect gate="SRAM" pin="I/O1" pad="22"/>
<connect gate="SRAM" pin="I/O2" pad="23"/>
<connect gate="SRAM" pin="I/O3" pad="25"/>
<connect gate="SRAM" pin="I/O4" pad="26"/>
<connect gate="SRAM" pin="I/O5" pad="27"/>
<connect gate="SRAM" pin="I/O6" pad="28"/>
<connect gate="SRAM" pin="I/O7" pad="29"/>
</connects>
<technologies>
<technology name="35"/>
<technology name="45"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS65WV2568DBLL-*" prefix="IC">
<description>&lt;b&gt;256k x 8 low voltage, ultra low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
45ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="256KX8_TYP2" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD1_GND1" x="33.02" y="0" addlevel="request"/>
</gates>
<devices>
<device name="T" package="TSOP-I-32-8X20MM">
<connects>
<connect gate="PWR" pin="GND@1" pad="24"/>
<connect gate="PWR" pin="VDD@1" pad="8"/>
<connect gate="SRAM" pin="!CE" pad="30"/>
<connect gate="SRAM" pin="!OE" pad="32"/>
<connect gate="SRAM" pin="!WE" pad="5"/>
<connect gate="SRAM" pin="A0" pad="20"/>
<connect gate="SRAM" pin="A1" pad="19"/>
<connect gate="SRAM" pin="A10" pad="31"/>
<connect gate="SRAM" pin="A11" pad="1"/>
<connect gate="SRAM" pin="A12" pad="12"/>
<connect gate="SRAM" pin="A13" pad="4"/>
<connect gate="SRAM" pin="A14" pad="11"/>
<connect gate="SRAM" pin="A15" pad="7"/>
<connect gate="SRAM" pin="A16" pad="10"/>
<connect gate="SRAM" pin="A17" pad="9"/>
<connect gate="SRAM" pin="A2" pad="18"/>
<connect gate="SRAM" pin="A3" pad="17"/>
<connect gate="SRAM" pin="A4" pad="16"/>
<connect gate="SRAM" pin="A5" pad="15"/>
<connect gate="SRAM" pin="A6" pad="14"/>
<connect gate="SRAM" pin="A7" pad="13"/>
<connect gate="SRAM" pin="A8" pad="3"/>
<connect gate="SRAM" pin="A9" pad="2"/>
<connect gate="SRAM" pin="CE2" pad="6"/>
<connect gate="SRAM" pin="I/O0" pad="21"/>
<connect gate="SRAM" pin="I/O1" pad="22"/>
<connect gate="SRAM" pin="I/O2" pad="23"/>
<connect gate="SRAM" pin="I/O3" pad="25"/>
<connect gate="SRAM" pin="I/O4" pad="26"/>
<connect gate="SRAM" pin="I/O5" pad="27"/>
<connect gate="SRAM" pin="I/O6" pad="28"/>
<connect gate="SRAM" pin="I/O7" pad="29"/>
</connects>
<technologies>
<technology name="45"/>
</technologies>
</device>
<device name="H" package="TSOP-I-32-8X13.4MM">
<connects>
<connect gate="PWR" pin="GND@1" pad="24"/>
<connect gate="PWR" pin="VDD@1" pad="8"/>
<connect gate="SRAM" pin="!CE" pad="30"/>
<connect gate="SRAM" pin="!OE" pad="32"/>
<connect gate="SRAM" pin="!WE" pad="5"/>
<connect gate="SRAM" pin="A0" pad="20"/>
<connect gate="SRAM" pin="A1" pad="19"/>
<connect gate="SRAM" pin="A10" pad="31"/>
<connect gate="SRAM" pin="A11" pad="1"/>
<connect gate="SRAM" pin="A12" pad="12"/>
<connect gate="SRAM" pin="A13" pad="4"/>
<connect gate="SRAM" pin="A14" pad="11"/>
<connect gate="SRAM" pin="A15" pad="7"/>
<connect gate="SRAM" pin="A16" pad="10"/>
<connect gate="SRAM" pin="A17" pad="9"/>
<connect gate="SRAM" pin="A2" pad="18"/>
<connect gate="SRAM" pin="A3" pad="17"/>
<connect gate="SRAM" pin="A4" pad="16"/>
<connect gate="SRAM" pin="A5" pad="15"/>
<connect gate="SRAM" pin="A6" pad="14"/>
<connect gate="SRAM" pin="A7" pad="13"/>
<connect gate="SRAM" pin="A8" pad="3"/>
<connect gate="SRAM" pin="A9" pad="2"/>
<connect gate="SRAM" pin="CE2" pad="6"/>
<connect gate="SRAM" pin="I/O0" pad="21"/>
<connect gate="SRAM" pin="I/O1" pad="22"/>
<connect gate="SRAM" pin="I/O2" pad="23"/>
<connect gate="SRAM" pin="I/O3" pad="25"/>
<connect gate="SRAM" pin="I/O4" pad="26"/>
<connect gate="SRAM" pin="I/O5" pad="27"/>
<connect gate="SRAM" pin="I/O6" pad="28"/>
<connect gate="SRAM" pin="I/O7" pad="29"/>
</connects>
<technologies>
<technology name="45"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS61C5128AL-*" prefix="IC">
<description>&lt;b&gt;512k x 8 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
10ns access time&lt;br&gt;
5V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="512KX8_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="33.02" y="0" addlevel="request"/>
</gates>
<devices>
<device name="K" package="SOJ36-400MIL">
<connects>
<connect gate="PWR" pin="GND@1" pad="10"/>
<connect gate="PWR" pin="GND@2" pad="28"/>
<connect gate="PWR" pin="VDD@1" pad="9"/>
<connect gate="PWR" pin="VDD@2" pad="27"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!OE" pad="31"/>
<connect gate="SRAM" pin="!WE" pad="13"/>
<connect gate="SRAM" pin="A0" pad="1"/>
<connect gate="SRAM" pin="A1" pad="2"/>
<connect gate="SRAM" pin="A10" pad="20"/>
<connect gate="SRAM" pin="A11" pad="21"/>
<connect gate="SRAM" pin="A12" pad="22"/>
<connect gate="SRAM" pin="A13" pad="23"/>
<connect gate="SRAM" pin="A14" pad="24"/>
<connect gate="SRAM" pin="A15" pad="32"/>
<connect gate="SRAM" pin="A16" pad="33"/>
<connect gate="SRAM" pin="A17" pad="34"/>
<connect gate="SRAM" pin="A18" pad="35"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="4"/>
<connect gate="SRAM" pin="A4" pad="5"/>
<connect gate="SRAM" pin="A5" pad="14"/>
<connect gate="SRAM" pin="A6" pad="15"/>
<connect gate="SRAM" pin="A7" pad="16"/>
<connect gate="SRAM" pin="A8" pad="17"/>
<connect gate="SRAM" pin="A9" pad="18"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O2" pad="11"/>
<connect gate="SRAM" pin="I/O3" pad="12"/>
<connect gate="SRAM" pin="I/O4" pad="25"/>
<connect gate="SRAM" pin="I/O5" pad="26"/>
<connect gate="SRAM" pin="I/O6" pad="29"/>
<connect gate="SRAM" pin="I/O7" pad="30"/>
</connects>
<technologies>
<technology name="10"/>
</technologies>
</device>
<device name="T" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="8"/>
<connect gate="SRAM" pin="!OE" pad="37"/>
<connect gate="SRAM" pin="!WE" pad="15"/>
<connect gate="SRAM" pin="A0" pad="3"/>
<connect gate="SRAM" pin="A1" pad="4"/>
<connect gate="SRAM" pin="A10" pad="26"/>
<connect gate="SRAM" pin="A11" pad="27"/>
<connect gate="SRAM" pin="A12" pad="28"/>
<connect gate="SRAM" pin="A13" pad="29"/>
<connect gate="SRAM" pin="A14" pad="30"/>
<connect gate="SRAM" pin="A15" pad="38"/>
<connect gate="SRAM" pin="A16" pad="39"/>
<connect gate="SRAM" pin="A17" pad="40"/>
<connect gate="SRAM" pin="A18" pad="41"/>
<connect gate="SRAM" pin="A2" pad="5"/>
<connect gate="SRAM" pin="A3" pad="6"/>
<connect gate="SRAM" pin="A4" pad="7"/>
<connect gate="SRAM" pin="A5" pad="16"/>
<connect gate="SRAM" pin="A6" pad="17"/>
<connect gate="SRAM" pin="A7" pad="18"/>
<connect gate="SRAM" pin="A8" pad="19"/>
<connect gate="SRAM" pin="A9" pad="20"/>
<connect gate="SRAM" pin="I/O0" pad="9"/>
<connect gate="SRAM" pin="I/O1" pad="10"/>
<connect gate="SRAM" pin="I/O2" pad="13"/>
<connect gate="SRAM" pin="I/O3" pad="14"/>
<connect gate="SRAM" pin="I/O4" pad="31"/>
<connect gate="SRAM" pin="I/O5" pad="32"/>
<connect gate="SRAM" pin="I/O6" pad="35"/>
<connect gate="SRAM" pin="I/O7" pad="36"/>
</connects>
<technologies>
<technology name="10"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS61C5128AS-*" prefix="IC">
<description>&lt;b&gt;512k x 8 low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
25ns access time&lt;br&gt;
5V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="512KX8_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD1_GND1" x="33.02" y="0" addlevel="request"/>
</gates>
<devices>
<device name="Q" package="SOP32-450MIL">
<connects>
<connect gate="PWR" pin="GND@1" pad="16"/>
<connect gate="PWR" pin="VDD@1" pad="32"/>
<connect gate="SRAM" pin="!CE" pad="22"/>
<connect gate="SRAM" pin="!OE" pad="24"/>
<connect gate="SRAM" pin="!WE" pad="29"/>
<connect gate="SRAM" pin="A0" pad="12"/>
<connect gate="SRAM" pin="A1" pad="11"/>
<connect gate="SRAM" pin="A10" pad="23"/>
<connect gate="SRAM" pin="A11" pad="25"/>
<connect gate="SRAM" pin="A12" pad="4"/>
<connect gate="SRAM" pin="A13" pad="28"/>
<connect gate="SRAM" pin="A14" pad="3"/>
<connect gate="SRAM" pin="A15" pad="31"/>
<connect gate="SRAM" pin="A16" pad="2"/>
<connect gate="SRAM" pin="A17" pad="1"/>
<connect gate="SRAM" pin="A18" pad="30"/>
<connect gate="SRAM" pin="A2" pad="10"/>
<connect gate="SRAM" pin="A3" pad="9"/>
<connect gate="SRAM" pin="A4" pad="8"/>
<connect gate="SRAM" pin="A5" pad="7"/>
<connect gate="SRAM" pin="A6" pad="6"/>
<connect gate="SRAM" pin="A7" pad="5"/>
<connect gate="SRAM" pin="A8" pad="27"/>
<connect gate="SRAM" pin="A9" pad="26"/>
<connect gate="SRAM" pin="I/O0" pad="13"/>
<connect gate="SRAM" pin="I/O1" pad="14"/>
<connect gate="SRAM" pin="I/O2" pad="15"/>
<connect gate="SRAM" pin="I/O3" pad="17"/>
<connect gate="SRAM" pin="I/O4" pad="18"/>
<connect gate="SRAM" pin="I/O5" pad="19"/>
<connect gate="SRAM" pin="I/O6" pad="20"/>
<connect gate="SRAM" pin="I/O7" pad="21"/>
</connects>
<technologies>
<technology name="25"/>
</technologies>
</device>
<device name="H" package="TSOP-I-32-8X13.4MM">
<connects>
<connect gate="PWR" pin="GND@1" pad="24"/>
<connect gate="PWR" pin="VDD@1" pad="8"/>
<connect gate="SRAM" pin="!CE" pad="30"/>
<connect gate="SRAM" pin="!OE" pad="32"/>
<connect gate="SRAM" pin="!WE" pad="5"/>
<connect gate="SRAM" pin="A0" pad="20"/>
<connect gate="SRAM" pin="A1" pad="19"/>
<connect gate="SRAM" pin="A10" pad="31"/>
<connect gate="SRAM" pin="A11" pad="1"/>
<connect gate="SRAM" pin="A12" pad="12"/>
<connect gate="SRAM" pin="A13" pad="4"/>
<connect gate="SRAM" pin="A14" pad="11"/>
<connect gate="SRAM" pin="A15" pad="7"/>
<connect gate="SRAM" pin="A16" pad="10"/>
<connect gate="SRAM" pin="A17" pad="9"/>
<connect gate="SRAM" pin="A18" pad="6"/>
<connect gate="SRAM" pin="A2" pad="18"/>
<connect gate="SRAM" pin="A3" pad="17"/>
<connect gate="SRAM" pin="A4" pad="16"/>
<connect gate="SRAM" pin="A5" pad="15"/>
<connect gate="SRAM" pin="A6" pad="14"/>
<connect gate="SRAM" pin="A7" pad="13"/>
<connect gate="SRAM" pin="A8" pad="3"/>
<connect gate="SRAM" pin="A9" pad="2"/>
<connect gate="SRAM" pin="I/O0" pad="21"/>
<connect gate="SRAM" pin="I/O1" pad="22"/>
<connect gate="SRAM" pin="I/O2" pad="23"/>
<connect gate="SRAM" pin="I/O3" pad="25"/>
<connect gate="SRAM" pin="I/O4" pad="26"/>
<connect gate="SRAM" pin="I/O5" pad="27"/>
<connect gate="SRAM" pin="I/O6" pad="28"/>
<connect gate="SRAM" pin="I/O7" pad="29"/>
</connects>
<technologies>
<technology name="25"/>
</technologies>
</device>
<device name="T" package="TSOP-II-32">
<connects>
<connect gate="PWR" pin="GND@1" pad="16"/>
<connect gate="PWR" pin="VDD@1" pad="32"/>
<connect gate="SRAM" pin="!CE" pad="22"/>
<connect gate="SRAM" pin="!OE" pad="24"/>
<connect gate="SRAM" pin="!WE" pad="29"/>
<connect gate="SRAM" pin="A0" pad="12"/>
<connect gate="SRAM" pin="A1" pad="11"/>
<connect gate="SRAM" pin="A10" pad="23"/>
<connect gate="SRAM" pin="A11" pad="25"/>
<connect gate="SRAM" pin="A12" pad="4"/>
<connect gate="SRAM" pin="A13" pad="28"/>
<connect gate="SRAM" pin="A14" pad="3"/>
<connect gate="SRAM" pin="A15" pad="31"/>
<connect gate="SRAM" pin="A16" pad="2"/>
<connect gate="SRAM" pin="A17" pad="1"/>
<connect gate="SRAM" pin="A18" pad="30"/>
<connect gate="SRAM" pin="A2" pad="10"/>
<connect gate="SRAM" pin="A3" pad="9"/>
<connect gate="SRAM" pin="A4" pad="8"/>
<connect gate="SRAM" pin="A5" pad="7"/>
<connect gate="SRAM" pin="A6" pad="6"/>
<connect gate="SRAM" pin="A7" pad="5"/>
<connect gate="SRAM" pin="A8" pad="27"/>
<connect gate="SRAM" pin="A9" pad="26"/>
<connect gate="SRAM" pin="I/O0" pad="13"/>
<connect gate="SRAM" pin="I/O1" pad="14"/>
<connect gate="SRAM" pin="I/O2" pad="15"/>
<connect gate="SRAM" pin="I/O3" pad="17"/>
<connect gate="SRAM" pin="I/O4" pad="18"/>
<connect gate="SRAM" pin="I/O5" pad="19"/>
<connect gate="SRAM" pin="I/O6" pad="20"/>
<connect gate="SRAM" pin="I/O7" pad="21"/>
</connects>
<technologies>
<technology name="25"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS64C5128AL-*" prefix="IC">
<description>&lt;b&gt;512k x 8 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
12ns access time&lt;br&gt;
5V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="512KX8_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="30.48" y="0" addlevel="request"/>
</gates>
<devices>
<device name="K" package="SOJ36-400MIL">
<connects>
<connect gate="PWR" pin="GND@1" pad="10"/>
<connect gate="PWR" pin="GND@2" pad="28"/>
<connect gate="PWR" pin="VDD@1" pad="9"/>
<connect gate="PWR" pin="VDD@2" pad="27"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!OE" pad="31"/>
<connect gate="SRAM" pin="!WE" pad="13"/>
<connect gate="SRAM" pin="A0" pad="1"/>
<connect gate="SRAM" pin="A1" pad="2"/>
<connect gate="SRAM" pin="A10" pad="20"/>
<connect gate="SRAM" pin="A11" pad="21"/>
<connect gate="SRAM" pin="A12" pad="22"/>
<connect gate="SRAM" pin="A13" pad="23"/>
<connect gate="SRAM" pin="A14" pad="24"/>
<connect gate="SRAM" pin="A15" pad="32"/>
<connect gate="SRAM" pin="A16" pad="33"/>
<connect gate="SRAM" pin="A17" pad="34"/>
<connect gate="SRAM" pin="A18" pad="35"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="4"/>
<connect gate="SRAM" pin="A4" pad="5"/>
<connect gate="SRAM" pin="A5" pad="14"/>
<connect gate="SRAM" pin="A6" pad="15"/>
<connect gate="SRAM" pin="A7" pad="16"/>
<connect gate="SRAM" pin="A8" pad="17"/>
<connect gate="SRAM" pin="A9" pad="18"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O2" pad="11"/>
<connect gate="SRAM" pin="I/O3" pad="12"/>
<connect gate="SRAM" pin="I/O4" pad="25"/>
<connect gate="SRAM" pin="I/O5" pad="26"/>
<connect gate="SRAM" pin="I/O6" pad="29"/>
<connect gate="SRAM" pin="I/O7" pad="30"/>
</connects>
<technologies>
<technology name="12"/>
</technologies>
</device>
<device name="CT" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="8"/>
<connect gate="SRAM" pin="!OE" pad="37"/>
<connect gate="SRAM" pin="!WE" pad="15"/>
<connect gate="SRAM" pin="A0" pad="3"/>
<connect gate="SRAM" pin="A1" pad="4"/>
<connect gate="SRAM" pin="A10" pad="26"/>
<connect gate="SRAM" pin="A11" pad="27"/>
<connect gate="SRAM" pin="A12" pad="28"/>
<connect gate="SRAM" pin="A13" pad="29"/>
<connect gate="SRAM" pin="A14" pad="30"/>
<connect gate="SRAM" pin="A15" pad="38"/>
<connect gate="SRAM" pin="A16" pad="39"/>
<connect gate="SRAM" pin="A17" pad="40"/>
<connect gate="SRAM" pin="A18" pad="41"/>
<connect gate="SRAM" pin="A2" pad="5"/>
<connect gate="SRAM" pin="A3" pad="6"/>
<connect gate="SRAM" pin="A4" pad="7"/>
<connect gate="SRAM" pin="A5" pad="16"/>
<connect gate="SRAM" pin="A6" pad="17"/>
<connect gate="SRAM" pin="A7" pad="18"/>
<connect gate="SRAM" pin="A8" pad="19"/>
<connect gate="SRAM" pin="A9" pad="20"/>
<connect gate="SRAM" pin="I/O0" pad="9"/>
<connect gate="SRAM" pin="I/O1" pad="10"/>
<connect gate="SRAM" pin="I/O2" pad="13"/>
<connect gate="SRAM" pin="I/O3" pad="14"/>
<connect gate="SRAM" pin="I/O4" pad="31"/>
<connect gate="SRAM" pin="I/O5" pad="32"/>
<connect gate="SRAM" pin="I/O6" pad="35"/>
<connect gate="SRAM" pin="I/O7" pad="36"/>
</connects>
<technologies>
<technology name="12"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS64C5128AS-*" prefix="IC">
<description>&lt;b&gt;512k x 8 low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
25ns access time&lt;br&gt;
5V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="512KX8_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD1_GND1" x="35.56" y="-2.54" addlevel="request"/>
</gates>
<devices>
<device name="Q" package="SOP32-450MIL">
<connects>
<connect gate="PWR" pin="GND@1" pad="16"/>
<connect gate="PWR" pin="VDD@1" pad="32"/>
<connect gate="SRAM" pin="!CE" pad="22"/>
<connect gate="SRAM" pin="!OE" pad="24"/>
<connect gate="SRAM" pin="!WE" pad="29"/>
<connect gate="SRAM" pin="A0" pad="12"/>
<connect gate="SRAM" pin="A1" pad="11"/>
<connect gate="SRAM" pin="A10" pad="23"/>
<connect gate="SRAM" pin="A11" pad="25"/>
<connect gate="SRAM" pin="A12" pad="4"/>
<connect gate="SRAM" pin="A13" pad="28"/>
<connect gate="SRAM" pin="A14" pad="3"/>
<connect gate="SRAM" pin="A15" pad="31"/>
<connect gate="SRAM" pin="A16" pad="2"/>
<connect gate="SRAM" pin="A17" pad="1"/>
<connect gate="SRAM" pin="A18" pad="30"/>
<connect gate="SRAM" pin="A2" pad="10"/>
<connect gate="SRAM" pin="A3" pad="9"/>
<connect gate="SRAM" pin="A4" pad="8"/>
<connect gate="SRAM" pin="A5" pad="7"/>
<connect gate="SRAM" pin="A6" pad="6"/>
<connect gate="SRAM" pin="A7" pad="5"/>
<connect gate="SRAM" pin="A8" pad="27"/>
<connect gate="SRAM" pin="A9" pad="26"/>
<connect gate="SRAM" pin="I/O0" pad="13"/>
<connect gate="SRAM" pin="I/O1" pad="14"/>
<connect gate="SRAM" pin="I/O2" pad="15"/>
<connect gate="SRAM" pin="I/O3" pad="17"/>
<connect gate="SRAM" pin="I/O4" pad="18"/>
<connect gate="SRAM" pin="I/O5" pad="19"/>
<connect gate="SRAM" pin="I/O6" pad="20"/>
<connect gate="SRAM" pin="I/O7" pad="21"/>
</connects>
<technologies>
<technology name="25"/>
</technologies>
</device>
<device name="H" package="TSOP-I-32-8X13.4MM">
<connects>
<connect gate="PWR" pin="GND@1" pad="24"/>
<connect gate="PWR" pin="VDD@1" pad="8"/>
<connect gate="SRAM" pin="!CE" pad="30"/>
<connect gate="SRAM" pin="!OE" pad="32"/>
<connect gate="SRAM" pin="!WE" pad="5"/>
<connect gate="SRAM" pin="A0" pad="20"/>
<connect gate="SRAM" pin="A1" pad="19"/>
<connect gate="SRAM" pin="A10" pad="31"/>
<connect gate="SRAM" pin="A11" pad="1"/>
<connect gate="SRAM" pin="A12" pad="12"/>
<connect gate="SRAM" pin="A13" pad="4"/>
<connect gate="SRAM" pin="A14" pad="11"/>
<connect gate="SRAM" pin="A15" pad="7"/>
<connect gate="SRAM" pin="A16" pad="10"/>
<connect gate="SRAM" pin="A17" pad="9"/>
<connect gate="SRAM" pin="A18" pad="6"/>
<connect gate="SRAM" pin="A2" pad="18"/>
<connect gate="SRAM" pin="A3" pad="17"/>
<connect gate="SRAM" pin="A4" pad="16"/>
<connect gate="SRAM" pin="A5" pad="15"/>
<connect gate="SRAM" pin="A6" pad="14"/>
<connect gate="SRAM" pin="A7" pad="13"/>
<connect gate="SRAM" pin="A8" pad="3"/>
<connect gate="SRAM" pin="A9" pad="2"/>
<connect gate="SRAM" pin="I/O0" pad="21"/>
<connect gate="SRAM" pin="I/O1" pad="22"/>
<connect gate="SRAM" pin="I/O2" pad="23"/>
<connect gate="SRAM" pin="I/O3" pad="25"/>
<connect gate="SRAM" pin="I/O4" pad="26"/>
<connect gate="SRAM" pin="I/O5" pad="27"/>
<connect gate="SRAM" pin="I/O6" pad="28"/>
<connect gate="SRAM" pin="I/O7" pad="29"/>
</connects>
<technologies>
<technology name="25"/>
</technologies>
</device>
<device name="T" package="TSOP-II-32">
<connects>
<connect gate="PWR" pin="GND@1" pad="16"/>
<connect gate="PWR" pin="VDD@1" pad="32"/>
<connect gate="SRAM" pin="!CE" pad="22"/>
<connect gate="SRAM" pin="!OE" pad="24"/>
<connect gate="SRAM" pin="!WE" pad="29"/>
<connect gate="SRAM" pin="A0" pad="12"/>
<connect gate="SRAM" pin="A1" pad="11"/>
<connect gate="SRAM" pin="A10" pad="23"/>
<connect gate="SRAM" pin="A11" pad="25"/>
<connect gate="SRAM" pin="A12" pad="4"/>
<connect gate="SRAM" pin="A13" pad="28"/>
<connect gate="SRAM" pin="A14" pad="3"/>
<connect gate="SRAM" pin="A15" pad="31"/>
<connect gate="SRAM" pin="A16" pad="2"/>
<connect gate="SRAM" pin="A17" pad="1"/>
<connect gate="SRAM" pin="A18" pad="30"/>
<connect gate="SRAM" pin="A2" pad="10"/>
<connect gate="SRAM" pin="A3" pad="9"/>
<connect gate="SRAM" pin="A4" pad="8"/>
<connect gate="SRAM" pin="A5" pad="7"/>
<connect gate="SRAM" pin="A6" pad="6"/>
<connect gate="SRAM" pin="A7" pad="5"/>
<connect gate="SRAM" pin="A8" pad="27"/>
<connect gate="SRAM" pin="A9" pad="26"/>
<connect gate="SRAM" pin="I/O0" pad="13"/>
<connect gate="SRAM" pin="I/O1" pad="14"/>
<connect gate="SRAM" pin="I/O2" pad="15"/>
<connect gate="SRAM" pin="I/O3" pad="17"/>
<connect gate="SRAM" pin="I/O4" pad="18"/>
<connect gate="SRAM" pin="I/O5" pad="19"/>
<connect gate="SRAM" pin="I/O6" pad="20"/>
<connect gate="SRAM" pin="I/O7" pad="21"/>
</connects>
<technologies>
<technology name="25"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS62C5128BL-*" prefix="IC">
<description>&lt;b&gt;512k x 8 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
45ns access time&lt;br&gt;
5V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="512KX8_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD1_GND1" x="35.56" y="0" addlevel="request"/>
</gates>
<devices>
<device name="Q" package="SOP32-450MIL">
<connects>
<connect gate="PWR" pin="GND@1" pad="16"/>
<connect gate="PWR" pin="VDD@1" pad="32"/>
<connect gate="SRAM" pin="!CE" pad="22"/>
<connect gate="SRAM" pin="!OE" pad="24"/>
<connect gate="SRAM" pin="!WE" pad="29"/>
<connect gate="SRAM" pin="A0" pad="12"/>
<connect gate="SRAM" pin="A1" pad="11"/>
<connect gate="SRAM" pin="A10" pad="23"/>
<connect gate="SRAM" pin="A11" pad="25"/>
<connect gate="SRAM" pin="A12" pad="4"/>
<connect gate="SRAM" pin="A13" pad="28"/>
<connect gate="SRAM" pin="A14" pad="3"/>
<connect gate="SRAM" pin="A15" pad="31"/>
<connect gate="SRAM" pin="A16" pad="2"/>
<connect gate="SRAM" pin="A17" pad="1"/>
<connect gate="SRAM" pin="A18" pad="30"/>
<connect gate="SRAM" pin="A2" pad="10"/>
<connect gate="SRAM" pin="A3" pad="9"/>
<connect gate="SRAM" pin="A4" pad="8"/>
<connect gate="SRAM" pin="A5" pad="7"/>
<connect gate="SRAM" pin="A6" pad="6"/>
<connect gate="SRAM" pin="A7" pad="5"/>
<connect gate="SRAM" pin="A8" pad="27"/>
<connect gate="SRAM" pin="A9" pad="26"/>
<connect gate="SRAM" pin="I/O0" pad="13"/>
<connect gate="SRAM" pin="I/O1" pad="14"/>
<connect gate="SRAM" pin="I/O2" pad="15"/>
<connect gate="SRAM" pin="I/O3" pad="17"/>
<connect gate="SRAM" pin="I/O4" pad="18"/>
<connect gate="SRAM" pin="I/O5" pad="19"/>
<connect gate="SRAM" pin="I/O6" pad="20"/>
<connect gate="SRAM" pin="I/O7" pad="21"/>
</connects>
<technologies>
<technology name="45"/>
</technologies>
</device>
<device name="H" package="TSOP-I-32-8X13.4MM">
<connects>
<connect gate="PWR" pin="GND@1" pad="24"/>
<connect gate="PWR" pin="VDD@1" pad="8"/>
<connect gate="SRAM" pin="!CE" pad="30"/>
<connect gate="SRAM" pin="!OE" pad="32"/>
<connect gate="SRAM" pin="!WE" pad="5"/>
<connect gate="SRAM" pin="A0" pad="20"/>
<connect gate="SRAM" pin="A1" pad="19"/>
<connect gate="SRAM" pin="A10" pad="31"/>
<connect gate="SRAM" pin="A11" pad="1"/>
<connect gate="SRAM" pin="A12" pad="12"/>
<connect gate="SRAM" pin="A13" pad="4"/>
<connect gate="SRAM" pin="A14" pad="11"/>
<connect gate="SRAM" pin="A15" pad="7"/>
<connect gate="SRAM" pin="A16" pad="10"/>
<connect gate="SRAM" pin="A17" pad="9"/>
<connect gate="SRAM" pin="A18" pad="6"/>
<connect gate="SRAM" pin="A2" pad="18"/>
<connect gate="SRAM" pin="A3" pad="17"/>
<connect gate="SRAM" pin="A4" pad="16"/>
<connect gate="SRAM" pin="A5" pad="15"/>
<connect gate="SRAM" pin="A6" pad="14"/>
<connect gate="SRAM" pin="A7" pad="13"/>
<connect gate="SRAM" pin="A8" pad="3"/>
<connect gate="SRAM" pin="A9" pad="2"/>
<connect gate="SRAM" pin="I/O0" pad="21"/>
<connect gate="SRAM" pin="I/O1" pad="22"/>
<connect gate="SRAM" pin="I/O2" pad="23"/>
<connect gate="SRAM" pin="I/O3" pad="25"/>
<connect gate="SRAM" pin="I/O4" pad="26"/>
<connect gate="SRAM" pin="I/O5" pad="27"/>
<connect gate="SRAM" pin="I/O6" pad="28"/>
<connect gate="SRAM" pin="I/O7" pad="29"/>
</connects>
<technologies>
<technology name="45"/>
</technologies>
</device>
<device name="T" package="TSOP-II-32">
<connects>
<connect gate="PWR" pin="GND@1" pad="16"/>
<connect gate="PWR" pin="VDD@1" pad="32"/>
<connect gate="SRAM" pin="!CE" pad="22"/>
<connect gate="SRAM" pin="!OE" pad="24"/>
<connect gate="SRAM" pin="!WE" pad="29"/>
<connect gate="SRAM" pin="A0" pad="12"/>
<connect gate="SRAM" pin="A1" pad="11"/>
<connect gate="SRAM" pin="A10" pad="23"/>
<connect gate="SRAM" pin="A11" pad="25"/>
<connect gate="SRAM" pin="A12" pad="4"/>
<connect gate="SRAM" pin="A13" pad="28"/>
<connect gate="SRAM" pin="A14" pad="3"/>
<connect gate="SRAM" pin="A15" pad="31"/>
<connect gate="SRAM" pin="A16" pad="2"/>
<connect gate="SRAM" pin="A17" pad="1"/>
<connect gate="SRAM" pin="A18" pad="30"/>
<connect gate="SRAM" pin="A2" pad="10"/>
<connect gate="SRAM" pin="A3" pad="9"/>
<connect gate="SRAM" pin="A4" pad="8"/>
<connect gate="SRAM" pin="A5" pad="7"/>
<connect gate="SRAM" pin="A6" pad="6"/>
<connect gate="SRAM" pin="A7" pad="5"/>
<connect gate="SRAM" pin="A8" pad="27"/>
<connect gate="SRAM" pin="A9" pad="26"/>
<connect gate="SRAM" pin="I/O0" pad="13"/>
<connect gate="SRAM" pin="I/O1" pad="14"/>
<connect gate="SRAM" pin="I/O2" pad="15"/>
<connect gate="SRAM" pin="I/O3" pad="17"/>
<connect gate="SRAM" pin="I/O4" pad="18"/>
<connect gate="SRAM" pin="I/O5" pad="19"/>
<connect gate="SRAM" pin="I/O6" pad="20"/>
<connect gate="SRAM" pin="I/O7" pad="21"/>
</connects>
<technologies>
<technology name="45"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS65C5128BL-*" prefix="IC">
<description>&lt;b&gt;512k x 8 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
45ns access time&lt;br&gt;
5V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="512KX8_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD1_GND1" x="33.02" y="0" addlevel="request"/>
</gates>
<devices>
<device name="Q" package="SOP32-450MIL">
<connects>
<connect gate="PWR" pin="GND@1" pad="16"/>
<connect gate="PWR" pin="VDD@1" pad="32"/>
<connect gate="SRAM" pin="!CE" pad="22"/>
<connect gate="SRAM" pin="!OE" pad="24"/>
<connect gate="SRAM" pin="!WE" pad="29"/>
<connect gate="SRAM" pin="A0" pad="12"/>
<connect gate="SRAM" pin="A1" pad="11"/>
<connect gate="SRAM" pin="A10" pad="23"/>
<connect gate="SRAM" pin="A11" pad="25"/>
<connect gate="SRAM" pin="A12" pad="4"/>
<connect gate="SRAM" pin="A13" pad="28"/>
<connect gate="SRAM" pin="A14" pad="3"/>
<connect gate="SRAM" pin="A15" pad="31"/>
<connect gate="SRAM" pin="A16" pad="2"/>
<connect gate="SRAM" pin="A17" pad="1"/>
<connect gate="SRAM" pin="A18" pad="30"/>
<connect gate="SRAM" pin="A2" pad="10"/>
<connect gate="SRAM" pin="A3" pad="9"/>
<connect gate="SRAM" pin="A4" pad="8"/>
<connect gate="SRAM" pin="A5" pad="7"/>
<connect gate="SRAM" pin="A6" pad="6"/>
<connect gate="SRAM" pin="A7" pad="5"/>
<connect gate="SRAM" pin="A8" pad="27"/>
<connect gate="SRAM" pin="A9" pad="26"/>
<connect gate="SRAM" pin="I/O0" pad="13"/>
<connect gate="SRAM" pin="I/O1" pad="14"/>
<connect gate="SRAM" pin="I/O2" pad="15"/>
<connect gate="SRAM" pin="I/O3" pad="17"/>
<connect gate="SRAM" pin="I/O4" pad="18"/>
<connect gate="SRAM" pin="I/O5" pad="19"/>
<connect gate="SRAM" pin="I/O6" pad="20"/>
<connect gate="SRAM" pin="I/O7" pad="21"/>
</connects>
<technologies>
<technology name="45"/>
</technologies>
</device>
<device name="H" package="TSOP-I-32-8X13.4MM">
<connects>
<connect gate="PWR" pin="GND@1" pad="24"/>
<connect gate="PWR" pin="VDD@1" pad="8"/>
<connect gate="SRAM" pin="!CE" pad="30"/>
<connect gate="SRAM" pin="!OE" pad="32"/>
<connect gate="SRAM" pin="!WE" pad="5"/>
<connect gate="SRAM" pin="A0" pad="20"/>
<connect gate="SRAM" pin="A1" pad="19"/>
<connect gate="SRAM" pin="A10" pad="31"/>
<connect gate="SRAM" pin="A11" pad="1"/>
<connect gate="SRAM" pin="A12" pad="12"/>
<connect gate="SRAM" pin="A13" pad="4"/>
<connect gate="SRAM" pin="A14" pad="11"/>
<connect gate="SRAM" pin="A15" pad="7"/>
<connect gate="SRAM" pin="A16" pad="10"/>
<connect gate="SRAM" pin="A17" pad="9"/>
<connect gate="SRAM" pin="A18" pad="6"/>
<connect gate="SRAM" pin="A2" pad="18"/>
<connect gate="SRAM" pin="A3" pad="17"/>
<connect gate="SRAM" pin="A4" pad="16"/>
<connect gate="SRAM" pin="A5" pad="15"/>
<connect gate="SRAM" pin="A6" pad="14"/>
<connect gate="SRAM" pin="A7" pad="13"/>
<connect gate="SRAM" pin="A8" pad="3"/>
<connect gate="SRAM" pin="A9" pad="2"/>
<connect gate="SRAM" pin="I/O0" pad="21"/>
<connect gate="SRAM" pin="I/O1" pad="22"/>
<connect gate="SRAM" pin="I/O2" pad="23"/>
<connect gate="SRAM" pin="I/O3" pad="25"/>
<connect gate="SRAM" pin="I/O4" pad="26"/>
<connect gate="SRAM" pin="I/O5" pad="27"/>
<connect gate="SRAM" pin="I/O6" pad="28"/>
<connect gate="SRAM" pin="I/O7" pad="29"/>
</connects>
<technologies>
<technology name="45"/>
</technologies>
</device>
<device name="T" package="TSOP-II-32">
<connects>
<connect gate="PWR" pin="GND@1" pad="16"/>
<connect gate="PWR" pin="VDD@1" pad="32"/>
<connect gate="SRAM" pin="!CE" pad="22"/>
<connect gate="SRAM" pin="!OE" pad="24"/>
<connect gate="SRAM" pin="!WE" pad="29"/>
<connect gate="SRAM" pin="A0" pad="12"/>
<connect gate="SRAM" pin="A1" pad="11"/>
<connect gate="SRAM" pin="A10" pad="23"/>
<connect gate="SRAM" pin="A11" pad="25"/>
<connect gate="SRAM" pin="A12" pad="4"/>
<connect gate="SRAM" pin="A13" pad="28"/>
<connect gate="SRAM" pin="A14" pad="3"/>
<connect gate="SRAM" pin="A15" pad="31"/>
<connect gate="SRAM" pin="A16" pad="2"/>
<connect gate="SRAM" pin="A17" pad="1"/>
<connect gate="SRAM" pin="A18" pad="30"/>
<connect gate="SRAM" pin="A2" pad="10"/>
<connect gate="SRAM" pin="A3" pad="9"/>
<connect gate="SRAM" pin="A4" pad="8"/>
<connect gate="SRAM" pin="A5" pad="7"/>
<connect gate="SRAM" pin="A6" pad="6"/>
<connect gate="SRAM" pin="A7" pad="5"/>
<connect gate="SRAM" pin="A8" pad="27"/>
<connect gate="SRAM" pin="A9" pad="26"/>
<connect gate="SRAM" pin="I/O0" pad="13"/>
<connect gate="SRAM" pin="I/O1" pad="14"/>
<connect gate="SRAM" pin="I/O2" pad="15"/>
<connect gate="SRAM" pin="I/O3" pad="17"/>
<connect gate="SRAM" pin="I/O4" pad="18"/>
<connect gate="SRAM" pin="I/O5" pad="19"/>
<connect gate="SRAM" pin="I/O6" pad="20"/>
<connect gate="SRAM" pin="I/O7" pad="21"/>
</connects>
<technologies>
<technology name="45"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS61WV5128ALL-*" prefix="IC">
<description>&lt;b&gt;512k x 8 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
20ns access time&lt;br&gt;
2.2V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="512KX8_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="33.02" y="0" addlevel="request"/>
</gates>
<devices>
<device name="B" package="TFBGA36_6X8">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="G3"/>
<connect gate="SRAM" pin="!OE" pad="G2"/>
<connect gate="SRAM" pin="!WE" pad="B3"/>
<connect gate="SRAM" pin="A0" pad="A1"/>
<connect gate="SRAM" pin="A1" pad="A2"/>
<connect gate="SRAM" pin="A10" pad="H2"/>
<connect gate="SRAM" pin="A11" pad="H3"/>
<connect gate="SRAM" pin="A12" pad="H4"/>
<connect gate="SRAM" pin="A13" pad="H5"/>
<connect gate="SRAM" pin="A14" pad="H6"/>
<connect gate="SRAM" pin="A15" pad="G5"/>
<connect gate="SRAM" pin="A16" pad="G4"/>
<connect gate="SRAM" pin="A17" pad="F4"/>
<connect gate="SRAM" pin="A18" pad="F3"/>
<connect gate="SRAM" pin="A2" pad="B2"/>
<connect gate="SRAM" pin="A3" pad="A4"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C4"/>
<connect gate="SRAM" pin="A6" pad="A5"/>
<connect gate="SRAM" pin="A7" pad="B5"/>
<connect gate="SRAM" pin="A8" pad="A6"/>
<connect gate="SRAM" pin="A9" pad="H1"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C6"/>
<connect gate="SRAM" pin="I/O2" pad="F6"/>
<connect gate="SRAM" pin="I/O3" pad="G6"/>
<connect gate="SRAM" pin="I/O4" pad="B1"/>
<connect gate="SRAM" pin="I/O5" pad="C1"/>
<connect gate="SRAM" pin="I/O6" pad="F1"/>
<connect gate="SRAM" pin="I/O7" pad="G1"/>
</connects>
<technologies>
<technology name="20"/>
</technologies>
</device>
<device name="T" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="8"/>
<connect gate="SRAM" pin="!OE" pad="37"/>
<connect gate="SRAM" pin="!WE" pad="15"/>
<connect gate="SRAM" pin="A0" pad="3"/>
<connect gate="SRAM" pin="A1" pad="4"/>
<connect gate="SRAM" pin="A10" pad="26"/>
<connect gate="SRAM" pin="A11" pad="27"/>
<connect gate="SRAM" pin="A12" pad="28"/>
<connect gate="SRAM" pin="A13" pad="29"/>
<connect gate="SRAM" pin="A14" pad="30"/>
<connect gate="SRAM" pin="A15" pad="38"/>
<connect gate="SRAM" pin="A16" pad="39"/>
<connect gate="SRAM" pin="A17" pad="40"/>
<connect gate="SRAM" pin="A18" pad="41"/>
<connect gate="SRAM" pin="A2" pad="5"/>
<connect gate="SRAM" pin="A3" pad="6"/>
<connect gate="SRAM" pin="A4" pad="7"/>
<connect gate="SRAM" pin="A5" pad="16"/>
<connect gate="SRAM" pin="A6" pad="17"/>
<connect gate="SRAM" pin="A7" pad="18"/>
<connect gate="SRAM" pin="A8" pad="19"/>
<connect gate="SRAM" pin="A9" pad="20"/>
<connect gate="SRAM" pin="I/O0" pad="9"/>
<connect gate="SRAM" pin="I/O1" pad="10"/>
<connect gate="SRAM" pin="I/O2" pad="13"/>
<connect gate="SRAM" pin="I/O3" pad="14"/>
<connect gate="SRAM" pin="I/O4" pad="31"/>
<connect gate="SRAM" pin="I/O5" pad="32"/>
<connect gate="SRAM" pin="I/O6" pad="35"/>
<connect gate="SRAM" pin="I/O7" pad="36"/>
</connects>
<technologies>
<technology name="20"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS64WV5128BLL-*" prefix="IC">
<description>&lt;b&gt;512k x 8 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
10ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="512KX8_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="33.02" y="0" addlevel="request"/>
</gates>
<devices>
<device name="B" package="TFBGA36_6X8">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="G3"/>
<connect gate="SRAM" pin="!OE" pad="G2"/>
<connect gate="SRAM" pin="!WE" pad="B3"/>
<connect gate="SRAM" pin="A0" pad="A1"/>
<connect gate="SRAM" pin="A1" pad="A2"/>
<connect gate="SRAM" pin="A10" pad="H2"/>
<connect gate="SRAM" pin="A11" pad="H3"/>
<connect gate="SRAM" pin="A12" pad="H4"/>
<connect gate="SRAM" pin="A13" pad="H5"/>
<connect gate="SRAM" pin="A14" pad="H6"/>
<connect gate="SRAM" pin="A15" pad="G5"/>
<connect gate="SRAM" pin="A16" pad="G4"/>
<connect gate="SRAM" pin="A17" pad="F4"/>
<connect gate="SRAM" pin="A18" pad="F3"/>
<connect gate="SRAM" pin="A2" pad="B2"/>
<connect gate="SRAM" pin="A3" pad="A4"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C4"/>
<connect gate="SRAM" pin="A6" pad="A5"/>
<connect gate="SRAM" pin="A7" pad="B5"/>
<connect gate="SRAM" pin="A8" pad="A6"/>
<connect gate="SRAM" pin="A9" pad="H1"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C6"/>
<connect gate="SRAM" pin="I/O2" pad="F6"/>
<connect gate="SRAM" pin="I/O3" pad="G6"/>
<connect gate="SRAM" pin="I/O4" pad="B1"/>
<connect gate="SRAM" pin="I/O5" pad="C1"/>
<connect gate="SRAM" pin="I/O6" pad="F1"/>
<connect gate="SRAM" pin="I/O7" pad="G1"/>
</connects>
<technologies>
<technology name="10"/>
</technologies>
</device>
<device name="CT" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="8"/>
<connect gate="SRAM" pin="!OE" pad="37"/>
<connect gate="SRAM" pin="!WE" pad="15"/>
<connect gate="SRAM" pin="A0" pad="3"/>
<connect gate="SRAM" pin="A1" pad="4"/>
<connect gate="SRAM" pin="A10" pad="26"/>
<connect gate="SRAM" pin="A11" pad="27"/>
<connect gate="SRAM" pin="A12" pad="28"/>
<connect gate="SRAM" pin="A13" pad="29"/>
<connect gate="SRAM" pin="A14" pad="30"/>
<connect gate="SRAM" pin="A15" pad="38"/>
<connect gate="SRAM" pin="A16" pad="39"/>
<connect gate="SRAM" pin="A17" pad="40"/>
<connect gate="SRAM" pin="A18" pad="41"/>
<connect gate="SRAM" pin="A2" pad="5"/>
<connect gate="SRAM" pin="A3" pad="6"/>
<connect gate="SRAM" pin="A4" pad="7"/>
<connect gate="SRAM" pin="A5" pad="16"/>
<connect gate="SRAM" pin="A6" pad="17"/>
<connect gate="SRAM" pin="A7" pad="18"/>
<connect gate="SRAM" pin="A8" pad="19"/>
<connect gate="SRAM" pin="A9" pad="20"/>
<connect gate="SRAM" pin="I/O0" pad="9"/>
<connect gate="SRAM" pin="I/O1" pad="10"/>
<connect gate="SRAM" pin="I/O2" pad="13"/>
<connect gate="SRAM" pin="I/O3" pad="14"/>
<connect gate="SRAM" pin="I/O4" pad="31"/>
<connect gate="SRAM" pin="I/O5" pad="32"/>
<connect gate="SRAM" pin="I/O6" pad="35"/>
<connect gate="SRAM" pin="I/O7" pad="36"/>
</connects>
<technologies>
<technology name="10"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS61WV5128BLL-*" prefix="IC">
<description>&lt;b&gt;512k x 8 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
10ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="512KX8_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="35.56" y="0" addlevel="request"/>
</gates>
<devices>
<device name="T" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="8"/>
<connect gate="SRAM" pin="!OE" pad="37"/>
<connect gate="SRAM" pin="!WE" pad="15"/>
<connect gate="SRAM" pin="A0" pad="3"/>
<connect gate="SRAM" pin="A1" pad="4"/>
<connect gate="SRAM" pin="A10" pad="26"/>
<connect gate="SRAM" pin="A11" pad="27"/>
<connect gate="SRAM" pin="A12" pad="28"/>
<connect gate="SRAM" pin="A13" pad="29"/>
<connect gate="SRAM" pin="A14" pad="30"/>
<connect gate="SRAM" pin="A15" pad="38"/>
<connect gate="SRAM" pin="A16" pad="39"/>
<connect gate="SRAM" pin="A17" pad="40"/>
<connect gate="SRAM" pin="A18" pad="41"/>
<connect gate="SRAM" pin="A2" pad="5"/>
<connect gate="SRAM" pin="A3" pad="6"/>
<connect gate="SRAM" pin="A4" pad="7"/>
<connect gate="SRAM" pin="A5" pad="16"/>
<connect gate="SRAM" pin="A6" pad="17"/>
<connect gate="SRAM" pin="A7" pad="18"/>
<connect gate="SRAM" pin="A8" pad="19"/>
<connect gate="SRAM" pin="A9" pad="20"/>
<connect gate="SRAM" pin="I/O0" pad="9"/>
<connect gate="SRAM" pin="I/O1" pad="10"/>
<connect gate="SRAM" pin="I/O2" pad="13"/>
<connect gate="SRAM" pin="I/O3" pad="14"/>
<connect gate="SRAM" pin="I/O4" pad="31"/>
<connect gate="SRAM" pin="I/O5" pad="32"/>
<connect gate="SRAM" pin="I/O6" pad="35"/>
<connect gate="SRAM" pin="I/O7" pad="36"/>
</connects>
<technologies>
<technology name="10"/>
</technologies>
</device>
<device name="B" package="TFBGA36_6X8">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="G3"/>
<connect gate="SRAM" pin="!OE" pad="G2"/>
<connect gate="SRAM" pin="!WE" pad="B3"/>
<connect gate="SRAM" pin="A0" pad="A1"/>
<connect gate="SRAM" pin="A1" pad="A2"/>
<connect gate="SRAM" pin="A10" pad="H2"/>
<connect gate="SRAM" pin="A11" pad="H3"/>
<connect gate="SRAM" pin="A12" pad="H4"/>
<connect gate="SRAM" pin="A13" pad="H5"/>
<connect gate="SRAM" pin="A14" pad="H6"/>
<connect gate="SRAM" pin="A15" pad="G5"/>
<connect gate="SRAM" pin="A16" pad="G4"/>
<connect gate="SRAM" pin="A17" pad="F4"/>
<connect gate="SRAM" pin="A18" pad="F3"/>
<connect gate="SRAM" pin="A2" pad="B2"/>
<connect gate="SRAM" pin="A3" pad="A4"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C4"/>
<connect gate="SRAM" pin="A6" pad="A5"/>
<connect gate="SRAM" pin="A7" pad="B5"/>
<connect gate="SRAM" pin="A8" pad="A6"/>
<connect gate="SRAM" pin="A9" pad="H1"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C6"/>
<connect gate="SRAM" pin="I/O2" pad="F6"/>
<connect gate="SRAM" pin="I/O3" pad="G6"/>
<connect gate="SRAM" pin="I/O4" pad="B1"/>
<connect gate="SRAM" pin="I/O5" pad="C1"/>
<connect gate="SRAM" pin="I/O6" pad="F1"/>
<connect gate="SRAM" pin="I/O7" pad="G1"/>
</connects>
<technologies>
<technology name="10"/>
</technologies>
</device>
<device name="K" package="SOJ36-400MIL">
<connects>
<connect gate="PWR" pin="GND@1" pad="10"/>
<connect gate="PWR" pin="GND@2" pad="28"/>
<connect gate="PWR" pin="VDD@1" pad="9"/>
<connect gate="PWR" pin="VDD@2" pad="27"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!OE" pad="31"/>
<connect gate="SRAM" pin="!WE" pad="13"/>
<connect gate="SRAM" pin="A0" pad="1"/>
<connect gate="SRAM" pin="A1" pad="2"/>
<connect gate="SRAM" pin="A10" pad="20"/>
<connect gate="SRAM" pin="A11" pad="21"/>
<connect gate="SRAM" pin="A12" pad="22"/>
<connect gate="SRAM" pin="A13" pad="23"/>
<connect gate="SRAM" pin="A14" pad="24"/>
<connect gate="SRAM" pin="A15" pad="32"/>
<connect gate="SRAM" pin="A16" pad="33"/>
<connect gate="SRAM" pin="A17" pad="34"/>
<connect gate="SRAM" pin="A18" pad="35"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="4"/>
<connect gate="SRAM" pin="A4" pad="5"/>
<connect gate="SRAM" pin="A5" pad="14"/>
<connect gate="SRAM" pin="A6" pad="15"/>
<connect gate="SRAM" pin="A7" pad="16"/>
<connect gate="SRAM" pin="A8" pad="17"/>
<connect gate="SRAM" pin="A9" pad="18"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O2" pad="11"/>
<connect gate="SRAM" pin="I/O3" pad="12"/>
<connect gate="SRAM" pin="I/O4" pad="25"/>
<connect gate="SRAM" pin="I/O5" pad="26"/>
<connect gate="SRAM" pin="I/O6" pad="29"/>
<connect gate="SRAM" pin="I/O7" pad="30"/>
</connects>
<technologies>
<technology name="10"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS61WV5128BLS-*" prefix="IC">
<description>&lt;b&gt;512k x 8 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
25ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="512KX8_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD1_GND1" x="35.56" y="0" addlevel="request"/>
</gates>
<devices>
<device name="T" package="TSOP-II-32">
<connects>
<connect gate="PWR" pin="GND@1" pad="16"/>
<connect gate="PWR" pin="VDD@1" pad="32"/>
<connect gate="SRAM" pin="!CE" pad="22"/>
<connect gate="SRAM" pin="!OE" pad="24"/>
<connect gate="SRAM" pin="!WE" pad="29"/>
<connect gate="SRAM" pin="A0" pad="12"/>
<connect gate="SRAM" pin="A1" pad="11"/>
<connect gate="SRAM" pin="A10" pad="23"/>
<connect gate="SRAM" pin="A11" pad="25"/>
<connect gate="SRAM" pin="A12" pad="4"/>
<connect gate="SRAM" pin="A13" pad="28"/>
<connect gate="SRAM" pin="A14" pad="3"/>
<connect gate="SRAM" pin="A15" pad="31"/>
<connect gate="SRAM" pin="A16" pad="2"/>
<connect gate="SRAM" pin="A17" pad="1"/>
<connect gate="SRAM" pin="A18" pad="30"/>
<connect gate="SRAM" pin="A2" pad="10"/>
<connect gate="SRAM" pin="A3" pad="9"/>
<connect gate="SRAM" pin="A4" pad="8"/>
<connect gate="SRAM" pin="A5" pad="7"/>
<connect gate="SRAM" pin="A6" pad="6"/>
<connect gate="SRAM" pin="A7" pad="5"/>
<connect gate="SRAM" pin="A8" pad="27"/>
<connect gate="SRAM" pin="A9" pad="26"/>
<connect gate="SRAM" pin="I/O0" pad="13"/>
<connect gate="SRAM" pin="I/O1" pad="14"/>
<connect gate="SRAM" pin="I/O2" pad="15"/>
<connect gate="SRAM" pin="I/O3" pad="17"/>
<connect gate="SRAM" pin="I/O4" pad="18"/>
<connect gate="SRAM" pin="I/O5" pad="19"/>
<connect gate="SRAM" pin="I/O6" pad="20"/>
<connect gate="SRAM" pin="I/O7" pad="21"/>
</connects>
<technologies>
<technology name="25"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS61WV5128EDBLL-*" prefix="IC">
<description>&lt;b&gt;512k x 8 high- speed CMOS static RAM with ECC&lt;/b&gt;&lt;p&gt;
10ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="33.02" y="0" addlevel="request"/>
<gate name="SRAM" symbol="512KX8_TYP1" x="0" y="0"/>
</gates>
<devices>
<device name="B" package="TFBGA36_6X8">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="G3"/>
<connect gate="SRAM" pin="!OE" pad="G2"/>
<connect gate="SRAM" pin="!WE" pad="B3"/>
<connect gate="SRAM" pin="A0" pad="A1"/>
<connect gate="SRAM" pin="A1" pad="A2"/>
<connect gate="SRAM" pin="A10" pad="H2"/>
<connect gate="SRAM" pin="A11" pad="H3"/>
<connect gate="SRAM" pin="A12" pad="H4"/>
<connect gate="SRAM" pin="A13" pad="H5"/>
<connect gate="SRAM" pin="A14" pad="H6"/>
<connect gate="SRAM" pin="A15" pad="G5"/>
<connect gate="SRAM" pin="A16" pad="G4"/>
<connect gate="SRAM" pin="A17" pad="F4"/>
<connect gate="SRAM" pin="A18" pad="F3"/>
<connect gate="SRAM" pin="A2" pad="B2"/>
<connect gate="SRAM" pin="A3" pad="A4"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C4"/>
<connect gate="SRAM" pin="A6" pad="A5"/>
<connect gate="SRAM" pin="A7" pad="B5"/>
<connect gate="SRAM" pin="A8" pad="A6"/>
<connect gate="SRAM" pin="A9" pad="H1"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C6"/>
<connect gate="SRAM" pin="I/O2" pad="F6"/>
<connect gate="SRAM" pin="I/O3" pad="G6"/>
<connect gate="SRAM" pin="I/O4" pad="B1"/>
<connect gate="SRAM" pin="I/O5" pad="C1"/>
<connect gate="SRAM" pin="I/O6" pad="F1"/>
<connect gate="SRAM" pin="I/O7" pad="G1"/>
</connects>
<technologies>
<technology name="10"/>
</technologies>
</device>
<device name="T" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="8"/>
<connect gate="SRAM" pin="!OE" pad="37"/>
<connect gate="SRAM" pin="!WE" pad="15"/>
<connect gate="SRAM" pin="A0" pad="3"/>
<connect gate="SRAM" pin="A1" pad="4"/>
<connect gate="SRAM" pin="A10" pad="26"/>
<connect gate="SRAM" pin="A11" pad="27"/>
<connect gate="SRAM" pin="A12" pad="28"/>
<connect gate="SRAM" pin="A13" pad="29"/>
<connect gate="SRAM" pin="A14" pad="30"/>
<connect gate="SRAM" pin="A15" pad="38"/>
<connect gate="SRAM" pin="A16" pad="39"/>
<connect gate="SRAM" pin="A17" pad="40"/>
<connect gate="SRAM" pin="A18" pad="41"/>
<connect gate="SRAM" pin="A2" pad="5"/>
<connect gate="SRAM" pin="A3" pad="6"/>
<connect gate="SRAM" pin="A4" pad="7"/>
<connect gate="SRAM" pin="A5" pad="16"/>
<connect gate="SRAM" pin="A6" pad="17"/>
<connect gate="SRAM" pin="A7" pad="18"/>
<connect gate="SRAM" pin="A8" pad="19"/>
<connect gate="SRAM" pin="A9" pad="20"/>
<connect gate="SRAM" pin="I/O0" pad="9"/>
<connect gate="SRAM" pin="I/O1" pad="10"/>
<connect gate="SRAM" pin="I/O2" pad="13"/>
<connect gate="SRAM" pin="I/O3" pad="14"/>
<connect gate="SRAM" pin="I/O4" pad="31"/>
<connect gate="SRAM" pin="I/O5" pad="32"/>
<connect gate="SRAM" pin="I/O6" pad="35"/>
<connect gate="SRAM" pin="I/O7" pad="36"/>
</connects>
<technologies>
<technology name="10"/>
</technologies>
</device>
<device name="K" package="SOJ36-400MIL">
<connects>
<connect gate="PWR" pin="GND@1" pad="10"/>
<connect gate="PWR" pin="GND@2" pad="28"/>
<connect gate="PWR" pin="VDD@1" pad="9"/>
<connect gate="PWR" pin="VDD@2" pad="27"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!OE" pad="31"/>
<connect gate="SRAM" pin="!WE" pad="13"/>
<connect gate="SRAM" pin="A0" pad="1"/>
<connect gate="SRAM" pin="A1" pad="2"/>
<connect gate="SRAM" pin="A10" pad="20"/>
<connect gate="SRAM" pin="A11" pad="21"/>
<connect gate="SRAM" pin="A12" pad="22"/>
<connect gate="SRAM" pin="A13" pad="23"/>
<connect gate="SRAM" pin="A14" pad="24"/>
<connect gate="SRAM" pin="A15" pad="32"/>
<connect gate="SRAM" pin="A16" pad="33"/>
<connect gate="SRAM" pin="A17" pad="34"/>
<connect gate="SRAM" pin="A18" pad="35"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="4"/>
<connect gate="SRAM" pin="A4" pad="5"/>
<connect gate="SRAM" pin="A5" pad="14"/>
<connect gate="SRAM" pin="A6" pad="15"/>
<connect gate="SRAM" pin="A7" pad="16"/>
<connect gate="SRAM" pin="A8" pad="17"/>
<connect gate="SRAM" pin="A9" pad="18"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O2" pad="11"/>
<connect gate="SRAM" pin="I/O3" pad="12"/>
<connect gate="SRAM" pin="I/O4" pad="25"/>
<connect gate="SRAM" pin="I/O5" pad="26"/>
<connect gate="SRAM" pin="I/O6" pad="29"/>
<connect gate="SRAM" pin="I/O7" pad="30"/>
</connects>
<technologies>
<technology name="10"/>
</technologies>
</device>
<device name="CT" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="8"/>
<connect gate="SRAM" pin="!OE" pad="37"/>
<connect gate="SRAM" pin="!WE" pad="15"/>
<connect gate="SRAM" pin="A0" pad="3"/>
<connect gate="SRAM" pin="A1" pad="4"/>
<connect gate="SRAM" pin="A10" pad="26"/>
<connect gate="SRAM" pin="A11" pad="27"/>
<connect gate="SRAM" pin="A12" pad="28"/>
<connect gate="SRAM" pin="A13" pad="29"/>
<connect gate="SRAM" pin="A14" pad="30"/>
<connect gate="SRAM" pin="A15" pad="38"/>
<connect gate="SRAM" pin="A16" pad="39"/>
<connect gate="SRAM" pin="A17" pad="40"/>
<connect gate="SRAM" pin="A18" pad="41"/>
<connect gate="SRAM" pin="A2" pad="5"/>
<connect gate="SRAM" pin="A3" pad="6"/>
<connect gate="SRAM" pin="A4" pad="7"/>
<connect gate="SRAM" pin="A5" pad="16"/>
<connect gate="SRAM" pin="A6" pad="17"/>
<connect gate="SRAM" pin="A7" pad="18"/>
<connect gate="SRAM" pin="A8" pad="19"/>
<connect gate="SRAM" pin="A9" pad="20"/>
<connect gate="SRAM" pin="I/O0" pad="9"/>
<connect gate="SRAM" pin="I/O1" pad="10"/>
<connect gate="SRAM" pin="I/O2" pad="13"/>
<connect gate="SRAM" pin="I/O3" pad="14"/>
<connect gate="SRAM" pin="I/O4" pad="31"/>
<connect gate="SRAM" pin="I/O5" pad="32"/>
<connect gate="SRAM" pin="I/O6" pad="35"/>
<connect gate="SRAM" pin="I/O7" pad="36"/>
</connects>
<technologies>
<technology name="10"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS64WV5128EDBLL-*" prefix="IC">
<description>&lt;b&gt;512k x 8 high- speed CMOS static RAM with ECC&lt;/b&gt;&lt;p&gt;
10ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="512KX8_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="33.02" y="0" addlevel="request"/>
</gates>
<devices>
<device name="B" package="TFBGA36_6X8">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="G3"/>
<connect gate="SRAM" pin="!OE" pad="G2"/>
<connect gate="SRAM" pin="!WE" pad="B3"/>
<connect gate="SRAM" pin="A0" pad="A1"/>
<connect gate="SRAM" pin="A1" pad="A2"/>
<connect gate="SRAM" pin="A10" pad="H2"/>
<connect gate="SRAM" pin="A11" pad="H3"/>
<connect gate="SRAM" pin="A12" pad="H4"/>
<connect gate="SRAM" pin="A13" pad="H5"/>
<connect gate="SRAM" pin="A14" pad="H6"/>
<connect gate="SRAM" pin="A15" pad="G5"/>
<connect gate="SRAM" pin="A16" pad="G4"/>
<connect gate="SRAM" pin="A17" pad="F4"/>
<connect gate="SRAM" pin="A18" pad="F3"/>
<connect gate="SRAM" pin="A2" pad="B2"/>
<connect gate="SRAM" pin="A3" pad="A4"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C4"/>
<connect gate="SRAM" pin="A6" pad="A5"/>
<connect gate="SRAM" pin="A7" pad="B5"/>
<connect gate="SRAM" pin="A8" pad="A6"/>
<connect gate="SRAM" pin="A9" pad="H1"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C6"/>
<connect gate="SRAM" pin="I/O2" pad="F6"/>
<connect gate="SRAM" pin="I/O3" pad="G6"/>
<connect gate="SRAM" pin="I/O4" pad="B1"/>
<connect gate="SRAM" pin="I/O5" pad="C1"/>
<connect gate="SRAM" pin="I/O6" pad="F1"/>
<connect gate="SRAM" pin="I/O7" pad="G1"/>
</connects>
<technologies>
<technology name="10"/>
</technologies>
</device>
<device name="CT" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="8"/>
<connect gate="SRAM" pin="!OE" pad="37"/>
<connect gate="SRAM" pin="!WE" pad="15"/>
<connect gate="SRAM" pin="A0" pad="3"/>
<connect gate="SRAM" pin="A1" pad="4"/>
<connect gate="SRAM" pin="A10" pad="26"/>
<connect gate="SRAM" pin="A11" pad="27"/>
<connect gate="SRAM" pin="A12" pad="28"/>
<connect gate="SRAM" pin="A13" pad="29"/>
<connect gate="SRAM" pin="A14" pad="30"/>
<connect gate="SRAM" pin="A15" pad="38"/>
<connect gate="SRAM" pin="A16" pad="39"/>
<connect gate="SRAM" pin="A17" pad="40"/>
<connect gate="SRAM" pin="A18" pad="41"/>
<connect gate="SRAM" pin="A2" pad="5"/>
<connect gate="SRAM" pin="A3" pad="6"/>
<connect gate="SRAM" pin="A4" pad="7"/>
<connect gate="SRAM" pin="A5" pad="16"/>
<connect gate="SRAM" pin="A6" pad="17"/>
<connect gate="SRAM" pin="A7" pad="18"/>
<connect gate="SRAM" pin="A8" pad="19"/>
<connect gate="SRAM" pin="A9" pad="20"/>
<connect gate="SRAM" pin="I/O0" pad="9"/>
<connect gate="SRAM" pin="I/O1" pad="10"/>
<connect gate="SRAM" pin="I/O2" pad="13"/>
<connect gate="SRAM" pin="I/O3" pad="14"/>
<connect gate="SRAM" pin="I/O4" pad="31"/>
<connect gate="SRAM" pin="I/O5" pad="32"/>
<connect gate="SRAM" pin="I/O6" pad="35"/>
<connect gate="SRAM" pin="I/O7" pad="36"/>
</connects>
<technologies>
<technology name="10"/>
</technologies>
</device>
<device name="K" package="SOJ36-400MIL">
<connects>
<connect gate="PWR" pin="GND@1" pad="10"/>
<connect gate="PWR" pin="GND@2" pad="28"/>
<connect gate="PWR" pin="VDD@1" pad="9"/>
<connect gate="PWR" pin="VDD@2" pad="27"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!OE" pad="31"/>
<connect gate="SRAM" pin="!WE" pad="13"/>
<connect gate="SRAM" pin="A0" pad="1"/>
<connect gate="SRAM" pin="A1" pad="2"/>
<connect gate="SRAM" pin="A10" pad="20"/>
<connect gate="SRAM" pin="A11" pad="21"/>
<connect gate="SRAM" pin="A12" pad="22"/>
<connect gate="SRAM" pin="A13" pad="23"/>
<connect gate="SRAM" pin="A14" pad="24"/>
<connect gate="SRAM" pin="A15" pad="32"/>
<connect gate="SRAM" pin="A16" pad="33"/>
<connect gate="SRAM" pin="A17" pad="34"/>
<connect gate="SRAM" pin="A18" pad="35"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="4"/>
<connect gate="SRAM" pin="A4" pad="5"/>
<connect gate="SRAM" pin="A5" pad="14"/>
<connect gate="SRAM" pin="A6" pad="15"/>
<connect gate="SRAM" pin="A7" pad="16"/>
<connect gate="SRAM" pin="A8" pad="17"/>
<connect gate="SRAM" pin="A9" pad="18"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O2" pad="11"/>
<connect gate="SRAM" pin="I/O3" pad="12"/>
<connect gate="SRAM" pin="I/O4" pad="25"/>
<connect gate="SRAM" pin="I/O5" pad="26"/>
<connect gate="SRAM" pin="I/O6" pad="29"/>
<connect gate="SRAM" pin="I/O7" pad="30"/>
</connects>
<technologies>
<technology name="10"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS62WV5128DALL-*B" prefix="IC">
<description>&lt;b&gt;512k x 8 low voltage, ultra low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
55ns access time&lt;br&gt;
2.2V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="512KX8_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="35.56" y="0" addlevel="request"/>
</gates>
<devices>
<device name="" package="TFBGA36_6X8">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="G3"/>
<connect gate="SRAM" pin="!OE" pad="G2"/>
<connect gate="SRAM" pin="!WE" pad="B3"/>
<connect gate="SRAM" pin="A0" pad="A1"/>
<connect gate="SRAM" pin="A1" pad="A2"/>
<connect gate="SRAM" pin="A10" pad="H2"/>
<connect gate="SRAM" pin="A11" pad="H3"/>
<connect gate="SRAM" pin="A12" pad="H4"/>
<connect gate="SRAM" pin="A13" pad="H5"/>
<connect gate="SRAM" pin="A14" pad="H6"/>
<connect gate="SRAM" pin="A15" pad="G5"/>
<connect gate="SRAM" pin="A16" pad="G4"/>
<connect gate="SRAM" pin="A17" pad="F4"/>
<connect gate="SRAM" pin="A18" pad="F3"/>
<connect gate="SRAM" pin="A2" pad="B2"/>
<connect gate="SRAM" pin="A3" pad="A4"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C4"/>
<connect gate="SRAM" pin="A6" pad="A5"/>
<connect gate="SRAM" pin="A7" pad="B5"/>
<connect gate="SRAM" pin="A8" pad="A6"/>
<connect gate="SRAM" pin="A9" pad="H1"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C6"/>
<connect gate="SRAM" pin="I/O2" pad="F6"/>
<connect gate="SRAM" pin="I/O3" pad="G6"/>
<connect gate="SRAM" pin="I/O4" pad="B1"/>
<connect gate="SRAM" pin="I/O5" pad="C1"/>
<connect gate="SRAM" pin="I/O6" pad="F1"/>
<connect gate="SRAM" pin="I/O7" pad="G1"/>
</connects>
<technologies>
<technology name="55"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS62WV5128DALL-*" prefix="IC">
<description>&lt;b&gt;512k x 8 low voltage, ultra low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
55ns access time&lt;br&gt;
2.2V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="512KX8_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD1_GND1" x="35.56" y="0" addlevel="request"/>
</gates>
<devices>
<device name="T" package="TSOP-I-32-8X20MM">
<connects>
<connect gate="PWR" pin="GND@1" pad="24"/>
<connect gate="PWR" pin="VDD@1" pad="8"/>
<connect gate="SRAM" pin="!CE" pad="30"/>
<connect gate="SRAM" pin="!OE" pad="32"/>
<connect gate="SRAM" pin="!WE" pad="5"/>
<connect gate="SRAM" pin="A0" pad="20"/>
<connect gate="SRAM" pin="A1" pad="19"/>
<connect gate="SRAM" pin="A10" pad="31"/>
<connect gate="SRAM" pin="A11" pad="1"/>
<connect gate="SRAM" pin="A12" pad="12"/>
<connect gate="SRAM" pin="A13" pad="4"/>
<connect gate="SRAM" pin="A14" pad="11"/>
<connect gate="SRAM" pin="A15" pad="7"/>
<connect gate="SRAM" pin="A16" pad="10"/>
<connect gate="SRAM" pin="A17" pad="9"/>
<connect gate="SRAM" pin="A18" pad="6"/>
<connect gate="SRAM" pin="A2" pad="18"/>
<connect gate="SRAM" pin="A3" pad="17"/>
<connect gate="SRAM" pin="A4" pad="16"/>
<connect gate="SRAM" pin="A5" pad="15"/>
<connect gate="SRAM" pin="A6" pad="14"/>
<connect gate="SRAM" pin="A7" pad="13"/>
<connect gate="SRAM" pin="A8" pad="3"/>
<connect gate="SRAM" pin="A9" pad="2"/>
<connect gate="SRAM" pin="I/O0" pad="21"/>
<connect gate="SRAM" pin="I/O1" pad="22"/>
<connect gate="SRAM" pin="I/O2" pad="23"/>
<connect gate="SRAM" pin="I/O3" pad="25"/>
<connect gate="SRAM" pin="I/O4" pad="26"/>
<connect gate="SRAM" pin="I/O5" pad="27"/>
<connect gate="SRAM" pin="I/O6" pad="28"/>
<connect gate="SRAM" pin="I/O7" pad="29"/>
</connects>
<technologies>
<technology name="55"/>
</technologies>
</device>
<device name="T2" package="TSOP-II-32">
<connects>
<connect gate="PWR" pin="GND@1" pad="16"/>
<connect gate="PWR" pin="VDD@1" pad="32"/>
<connect gate="SRAM" pin="!CE" pad="22"/>
<connect gate="SRAM" pin="!OE" pad="24"/>
<connect gate="SRAM" pin="!WE" pad="29"/>
<connect gate="SRAM" pin="A0" pad="12"/>
<connect gate="SRAM" pin="A1" pad="11"/>
<connect gate="SRAM" pin="A10" pad="23"/>
<connect gate="SRAM" pin="A11" pad="25"/>
<connect gate="SRAM" pin="A12" pad="4"/>
<connect gate="SRAM" pin="A13" pad="28"/>
<connect gate="SRAM" pin="A14" pad="3"/>
<connect gate="SRAM" pin="A15" pad="31"/>
<connect gate="SRAM" pin="A16" pad="2"/>
<connect gate="SRAM" pin="A17" pad="1"/>
<connect gate="SRAM" pin="A18" pad="30"/>
<connect gate="SRAM" pin="A2" pad="10"/>
<connect gate="SRAM" pin="A3" pad="9"/>
<connect gate="SRAM" pin="A4" pad="8"/>
<connect gate="SRAM" pin="A5" pad="7"/>
<connect gate="SRAM" pin="A6" pad="6"/>
<connect gate="SRAM" pin="A7" pad="5"/>
<connect gate="SRAM" pin="A8" pad="27"/>
<connect gate="SRAM" pin="A9" pad="26"/>
<connect gate="SRAM" pin="I/O0" pad="13"/>
<connect gate="SRAM" pin="I/O1" pad="14"/>
<connect gate="SRAM" pin="I/O2" pad="15"/>
<connect gate="SRAM" pin="I/O3" pad="17"/>
<connect gate="SRAM" pin="I/O4" pad="18"/>
<connect gate="SRAM" pin="I/O5" pad="19"/>
<connect gate="SRAM" pin="I/O6" pad="20"/>
<connect gate="SRAM" pin="I/O7" pad="21"/>
</connects>
<technologies>
<technology name="55"/>
</technologies>
</device>
<device name="H" package="TSOP-I-32-8X13.4MM">
<connects>
<connect gate="PWR" pin="GND@1" pad="24"/>
<connect gate="PWR" pin="VDD@1" pad="8"/>
<connect gate="SRAM" pin="!CE" pad="30"/>
<connect gate="SRAM" pin="!OE" pad="32"/>
<connect gate="SRAM" pin="!WE" pad="5"/>
<connect gate="SRAM" pin="A0" pad="20"/>
<connect gate="SRAM" pin="A1" pad="19"/>
<connect gate="SRAM" pin="A10" pad="31"/>
<connect gate="SRAM" pin="A11" pad="1"/>
<connect gate="SRAM" pin="A12" pad="12"/>
<connect gate="SRAM" pin="A13" pad="4"/>
<connect gate="SRAM" pin="A14" pad="11"/>
<connect gate="SRAM" pin="A15" pad="7"/>
<connect gate="SRAM" pin="A16" pad="10"/>
<connect gate="SRAM" pin="A17" pad="9"/>
<connect gate="SRAM" pin="A18" pad="6"/>
<connect gate="SRAM" pin="A2" pad="18"/>
<connect gate="SRAM" pin="A3" pad="17"/>
<connect gate="SRAM" pin="A4" pad="16"/>
<connect gate="SRAM" pin="A5" pad="15"/>
<connect gate="SRAM" pin="A6" pad="14"/>
<connect gate="SRAM" pin="A7" pad="13"/>
<connect gate="SRAM" pin="A8" pad="3"/>
<connect gate="SRAM" pin="A9" pad="2"/>
<connect gate="SRAM" pin="I/O0" pad="21"/>
<connect gate="SRAM" pin="I/O1" pad="22"/>
<connect gate="SRAM" pin="I/O2" pad="23"/>
<connect gate="SRAM" pin="I/O3" pad="25"/>
<connect gate="SRAM" pin="I/O4" pad="26"/>
<connect gate="SRAM" pin="I/O5" pad="27"/>
<connect gate="SRAM" pin="I/O6" pad="28"/>
<connect gate="SRAM" pin="I/O7" pad="29"/>
</connects>
<technologies>
<technology name="55"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS62WV5128DBLL-*B" prefix="IC">
<description>&lt;b&gt;512k x 8 low voltage, ultra low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
45ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="512KX8_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="38.1" y="0" addlevel="request"/>
</gates>
<devices>
<device name="" package="TFBGA36_6X8">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="G3"/>
<connect gate="SRAM" pin="!OE" pad="G2"/>
<connect gate="SRAM" pin="!WE" pad="B3"/>
<connect gate="SRAM" pin="A0" pad="A1"/>
<connect gate="SRAM" pin="A1" pad="A2"/>
<connect gate="SRAM" pin="A10" pad="H2"/>
<connect gate="SRAM" pin="A11" pad="H3"/>
<connect gate="SRAM" pin="A12" pad="H4"/>
<connect gate="SRAM" pin="A13" pad="H5"/>
<connect gate="SRAM" pin="A14" pad="H6"/>
<connect gate="SRAM" pin="A15" pad="G5"/>
<connect gate="SRAM" pin="A16" pad="G4"/>
<connect gate="SRAM" pin="A17" pad="F4"/>
<connect gate="SRAM" pin="A18" pad="F3"/>
<connect gate="SRAM" pin="A2" pad="B2"/>
<connect gate="SRAM" pin="A3" pad="A4"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C4"/>
<connect gate="SRAM" pin="A6" pad="A5"/>
<connect gate="SRAM" pin="A7" pad="B5"/>
<connect gate="SRAM" pin="A8" pad="A6"/>
<connect gate="SRAM" pin="A9" pad="H1"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C6"/>
<connect gate="SRAM" pin="I/O2" pad="F6"/>
<connect gate="SRAM" pin="I/O3" pad="G6"/>
<connect gate="SRAM" pin="I/O4" pad="B1"/>
<connect gate="SRAM" pin="I/O5" pad="C1"/>
<connect gate="SRAM" pin="I/O6" pad="F1"/>
<connect gate="SRAM" pin="I/O7" pad="G1"/>
</connects>
<technologies>
<technology name="45"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS62WV5128DBLL-*" prefix="IC">
<description>&lt;b&gt;512k x 8 low voltage, ultra low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
45ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="512KX8_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD1_GND1" x="33.02" y="0" addlevel="request"/>
</gates>
<devices>
<device name="T" package="TSOP-I-32-8X20MM">
<connects>
<connect gate="PWR" pin="GND@1" pad="24"/>
<connect gate="PWR" pin="VDD@1" pad="8"/>
<connect gate="SRAM" pin="!CE" pad="30"/>
<connect gate="SRAM" pin="!OE" pad="32"/>
<connect gate="SRAM" pin="!WE" pad="5"/>
<connect gate="SRAM" pin="A0" pad="20"/>
<connect gate="SRAM" pin="A1" pad="19"/>
<connect gate="SRAM" pin="A10" pad="31"/>
<connect gate="SRAM" pin="A11" pad="1"/>
<connect gate="SRAM" pin="A12" pad="12"/>
<connect gate="SRAM" pin="A13" pad="4"/>
<connect gate="SRAM" pin="A14" pad="11"/>
<connect gate="SRAM" pin="A15" pad="7"/>
<connect gate="SRAM" pin="A16" pad="10"/>
<connect gate="SRAM" pin="A17" pad="9"/>
<connect gate="SRAM" pin="A18" pad="6"/>
<connect gate="SRAM" pin="A2" pad="18"/>
<connect gate="SRAM" pin="A3" pad="17"/>
<connect gate="SRAM" pin="A4" pad="16"/>
<connect gate="SRAM" pin="A5" pad="15"/>
<connect gate="SRAM" pin="A6" pad="14"/>
<connect gate="SRAM" pin="A7" pad="13"/>
<connect gate="SRAM" pin="A8" pad="3"/>
<connect gate="SRAM" pin="A9" pad="2"/>
<connect gate="SRAM" pin="I/O0" pad="21"/>
<connect gate="SRAM" pin="I/O1" pad="22"/>
<connect gate="SRAM" pin="I/O2" pad="23"/>
<connect gate="SRAM" pin="I/O3" pad="25"/>
<connect gate="SRAM" pin="I/O4" pad="26"/>
<connect gate="SRAM" pin="I/O5" pad="27"/>
<connect gate="SRAM" pin="I/O6" pad="28"/>
<connect gate="SRAM" pin="I/O7" pad="29"/>
</connects>
<technologies>
<technology name="45"/>
</technologies>
</device>
<device name="Q" package="SOP32-450MIL">
<connects>
<connect gate="PWR" pin="GND@1" pad="16"/>
<connect gate="PWR" pin="VDD@1" pad="32"/>
<connect gate="SRAM" pin="!CE" pad="22"/>
<connect gate="SRAM" pin="!OE" pad="24"/>
<connect gate="SRAM" pin="!WE" pad="29"/>
<connect gate="SRAM" pin="A0" pad="12"/>
<connect gate="SRAM" pin="A1" pad="11"/>
<connect gate="SRAM" pin="A10" pad="23"/>
<connect gate="SRAM" pin="A11" pad="25"/>
<connect gate="SRAM" pin="A12" pad="4"/>
<connect gate="SRAM" pin="A13" pad="28"/>
<connect gate="SRAM" pin="A14" pad="3"/>
<connect gate="SRAM" pin="A15" pad="31"/>
<connect gate="SRAM" pin="A16" pad="2"/>
<connect gate="SRAM" pin="A17" pad="1"/>
<connect gate="SRAM" pin="A18" pad="30"/>
<connect gate="SRAM" pin="A2" pad="10"/>
<connect gate="SRAM" pin="A3" pad="9"/>
<connect gate="SRAM" pin="A4" pad="8"/>
<connect gate="SRAM" pin="A5" pad="7"/>
<connect gate="SRAM" pin="A6" pad="6"/>
<connect gate="SRAM" pin="A7" pad="5"/>
<connect gate="SRAM" pin="A8" pad="27"/>
<connect gate="SRAM" pin="A9" pad="26"/>
<connect gate="SRAM" pin="I/O0" pad="13"/>
<connect gate="SRAM" pin="I/O1" pad="14"/>
<connect gate="SRAM" pin="I/O2" pad="15"/>
<connect gate="SRAM" pin="I/O3" pad="17"/>
<connect gate="SRAM" pin="I/O4" pad="18"/>
<connect gate="SRAM" pin="I/O5" pad="19"/>
<connect gate="SRAM" pin="I/O6" pad="20"/>
<connect gate="SRAM" pin="I/O7" pad="21"/>
</connects>
<technologies>
<technology name="45"/>
</technologies>
</device>
<device name="T2" package="TSOP-II-32">
<connects>
<connect gate="PWR" pin="GND@1" pad="16"/>
<connect gate="PWR" pin="VDD@1" pad="32"/>
<connect gate="SRAM" pin="!CE" pad="22"/>
<connect gate="SRAM" pin="!OE" pad="24"/>
<connect gate="SRAM" pin="!WE" pad="29"/>
<connect gate="SRAM" pin="A0" pad="12"/>
<connect gate="SRAM" pin="A1" pad="11"/>
<connect gate="SRAM" pin="A10" pad="23"/>
<connect gate="SRAM" pin="A11" pad="25"/>
<connect gate="SRAM" pin="A12" pad="4"/>
<connect gate="SRAM" pin="A13" pad="28"/>
<connect gate="SRAM" pin="A14" pad="3"/>
<connect gate="SRAM" pin="A15" pad="31"/>
<connect gate="SRAM" pin="A16" pad="2"/>
<connect gate="SRAM" pin="A17" pad="1"/>
<connect gate="SRAM" pin="A18" pad="30"/>
<connect gate="SRAM" pin="A2" pad="10"/>
<connect gate="SRAM" pin="A3" pad="9"/>
<connect gate="SRAM" pin="A4" pad="8"/>
<connect gate="SRAM" pin="A5" pad="7"/>
<connect gate="SRAM" pin="A6" pad="6"/>
<connect gate="SRAM" pin="A7" pad="5"/>
<connect gate="SRAM" pin="A8" pad="27"/>
<connect gate="SRAM" pin="A9" pad="26"/>
<connect gate="SRAM" pin="I/O0" pad="13"/>
<connect gate="SRAM" pin="I/O1" pad="14"/>
<connect gate="SRAM" pin="I/O2" pad="15"/>
<connect gate="SRAM" pin="I/O3" pad="17"/>
<connect gate="SRAM" pin="I/O4" pad="18"/>
<connect gate="SRAM" pin="I/O5" pad="19"/>
<connect gate="SRAM" pin="I/O6" pad="20"/>
<connect gate="SRAM" pin="I/O7" pad="21"/>
</connects>
<technologies>
<technology name="45"/>
</technologies>
</device>
<device name="H" package="TSOP-I-32-8X13.4MM">
<connects>
<connect gate="PWR" pin="GND@1" pad="24"/>
<connect gate="PWR" pin="VDD@1" pad="8"/>
<connect gate="SRAM" pin="!CE" pad="30"/>
<connect gate="SRAM" pin="!OE" pad="32"/>
<connect gate="SRAM" pin="!WE" pad="5"/>
<connect gate="SRAM" pin="A0" pad="20"/>
<connect gate="SRAM" pin="A1" pad="19"/>
<connect gate="SRAM" pin="A10" pad="31"/>
<connect gate="SRAM" pin="A11" pad="1"/>
<connect gate="SRAM" pin="A12" pad="12"/>
<connect gate="SRAM" pin="A13" pad="4"/>
<connect gate="SRAM" pin="A14" pad="11"/>
<connect gate="SRAM" pin="A15" pad="7"/>
<connect gate="SRAM" pin="A16" pad="10"/>
<connect gate="SRAM" pin="A17" pad="9"/>
<connect gate="SRAM" pin="A18" pad="6"/>
<connect gate="SRAM" pin="A2" pad="18"/>
<connect gate="SRAM" pin="A3" pad="17"/>
<connect gate="SRAM" pin="A4" pad="16"/>
<connect gate="SRAM" pin="A5" pad="15"/>
<connect gate="SRAM" pin="A6" pad="14"/>
<connect gate="SRAM" pin="A7" pad="13"/>
<connect gate="SRAM" pin="A8" pad="3"/>
<connect gate="SRAM" pin="A9" pad="2"/>
<connect gate="SRAM" pin="I/O0" pad="21"/>
<connect gate="SRAM" pin="I/O1" pad="22"/>
<connect gate="SRAM" pin="I/O2" pad="23"/>
<connect gate="SRAM" pin="I/O3" pad="25"/>
<connect gate="SRAM" pin="I/O4" pad="26"/>
<connect gate="SRAM" pin="I/O5" pad="27"/>
<connect gate="SRAM" pin="I/O6" pad="28"/>
<connect gate="SRAM" pin="I/O7" pad="29"/>
</connects>
<technologies>
<technology name="45"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS61WV10248ALL-*" prefix="IC">
<description>&lt;b&gt;1024k x 8 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
20ns access time&lt;br&gt;
2.2V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="1024KX8_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="33.02" y="0" addlevel="request"/>
</gates>
<devices>
<device name="M" package="TFBGA48_9X11">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="F4"/>
<connect gate="SRAM" pin="A16" pad="E4"/>
<connect gate="SRAM" pin="A17" pad="D3"/>
<connect gate="SRAM" pin="A18" pad="H1"/>
<connect gate="SRAM" pin="A19" pad="H6"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C5"/>
<connect gate="SRAM" pin="I/O2" pad="C6"/>
<connect gate="SRAM" pin="I/O3" pad="D5"/>
<connect gate="SRAM" pin="I/O4" pad="E5"/>
<connect gate="SRAM" pin="I/O5" pad="F5"/>
<connect gate="SRAM" pin="I/O6" pad="F6"/>
<connect gate="SRAM" pin="I/O7" pad="G6"/>
</connects>
<technologies>
<technology name="20"/>
</technologies>
</device>
<device name="T" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="8"/>
<connect gate="SRAM" pin="!OE" pad="37"/>
<connect gate="SRAM" pin="!WE" pad="15"/>
<connect gate="SRAM" pin="A0" pad="3"/>
<connect gate="SRAM" pin="A1" pad="4"/>
<connect gate="SRAM" pin="A10" pad="26"/>
<connect gate="SRAM" pin="A11" pad="27"/>
<connect gate="SRAM" pin="A12" pad="28"/>
<connect gate="SRAM" pin="A13" pad="29"/>
<connect gate="SRAM" pin="A14" pad="30"/>
<connect gate="SRAM" pin="A15" pad="38"/>
<connect gate="SRAM" pin="A16" pad="39"/>
<connect gate="SRAM" pin="A17" pad="40"/>
<connect gate="SRAM" pin="A18" pad="41"/>
<connect gate="SRAM" pin="A19" pad="25"/>
<connect gate="SRAM" pin="A2" pad="5"/>
<connect gate="SRAM" pin="A3" pad="6"/>
<connect gate="SRAM" pin="A4" pad="7"/>
<connect gate="SRAM" pin="A5" pad="16"/>
<connect gate="SRAM" pin="A6" pad="17"/>
<connect gate="SRAM" pin="A7" pad="18"/>
<connect gate="SRAM" pin="A8" pad="19"/>
<connect gate="SRAM" pin="A9" pad="20"/>
<connect gate="SRAM" pin="I/O0" pad="9"/>
<connect gate="SRAM" pin="I/O1" pad="10"/>
<connect gate="SRAM" pin="I/O2" pad="13"/>
<connect gate="SRAM" pin="I/O3" pad="14"/>
<connect gate="SRAM" pin="I/O4" pad="31"/>
<connect gate="SRAM" pin="I/O5" pad="32"/>
<connect gate="SRAM" pin="I/O6" pad="35"/>
<connect gate="SRAM" pin="I/O7" pad="36"/>
</connects>
<technologies>
<technology name="20"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS61WV1024BLL-*" prefix="IC">
<description>&lt;b&gt;1024k x 8 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
10ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="1024KX8_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="33.02" y="0" addlevel="request"/>
</gates>
<devices>
<device name="M" package="TFBGA48_9X11">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="F4"/>
<connect gate="SRAM" pin="A16" pad="E4"/>
<connect gate="SRAM" pin="A17" pad="D3"/>
<connect gate="SRAM" pin="A18" pad="H1"/>
<connect gate="SRAM" pin="A19" pad="H6"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C5"/>
<connect gate="SRAM" pin="I/O2" pad="C6"/>
<connect gate="SRAM" pin="I/O3" pad="D5"/>
<connect gate="SRAM" pin="I/O4" pad="E5"/>
<connect gate="SRAM" pin="I/O5" pad="F5"/>
<connect gate="SRAM" pin="I/O6" pad="F6"/>
<connect gate="SRAM" pin="I/O7" pad="G6"/>
</connects>
<technologies>
<technology name="10"/>
</technologies>
</device>
<device name="T" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="8"/>
<connect gate="SRAM" pin="!OE" pad="37"/>
<connect gate="SRAM" pin="!WE" pad="15"/>
<connect gate="SRAM" pin="A0" pad="3"/>
<connect gate="SRAM" pin="A1" pad="4"/>
<connect gate="SRAM" pin="A10" pad="26"/>
<connect gate="SRAM" pin="A11" pad="27"/>
<connect gate="SRAM" pin="A12" pad="28"/>
<connect gate="SRAM" pin="A13" pad="29"/>
<connect gate="SRAM" pin="A14" pad="30"/>
<connect gate="SRAM" pin="A15" pad="38"/>
<connect gate="SRAM" pin="A16" pad="39"/>
<connect gate="SRAM" pin="A17" pad="40"/>
<connect gate="SRAM" pin="A18" pad="41"/>
<connect gate="SRAM" pin="A19" pad="25"/>
<connect gate="SRAM" pin="A2" pad="5"/>
<connect gate="SRAM" pin="A3" pad="6"/>
<connect gate="SRAM" pin="A4" pad="7"/>
<connect gate="SRAM" pin="A5" pad="16"/>
<connect gate="SRAM" pin="A6" pad="17"/>
<connect gate="SRAM" pin="A7" pad="18"/>
<connect gate="SRAM" pin="A8" pad="19"/>
<connect gate="SRAM" pin="A9" pad="20"/>
<connect gate="SRAM" pin="I/O0" pad="9"/>
<connect gate="SRAM" pin="I/O1" pad="10"/>
<connect gate="SRAM" pin="I/O2" pad="13"/>
<connect gate="SRAM" pin="I/O3" pad="14"/>
<connect gate="SRAM" pin="I/O4" pad="31"/>
<connect gate="SRAM" pin="I/O5" pad="32"/>
<connect gate="SRAM" pin="I/O6" pad="35"/>
<connect gate="SRAM" pin="I/O7" pad="36"/>
</connects>
<technologies>
<technology name="10"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS64WV10248BLL-*" prefix="IC">
<description>&lt;b&gt;1024k x 8 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
10ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="1024KX8_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="33.02" y="0" addlevel="request"/>
</gates>
<devices>
<device name="M" package="TFBGA48_9X11">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="F4"/>
<connect gate="SRAM" pin="A16" pad="E4"/>
<connect gate="SRAM" pin="A17" pad="D3"/>
<connect gate="SRAM" pin="A18" pad="H1"/>
<connect gate="SRAM" pin="A19" pad="H6"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C5"/>
<connect gate="SRAM" pin="I/O2" pad="C6"/>
<connect gate="SRAM" pin="I/O3" pad="D5"/>
<connect gate="SRAM" pin="I/O4" pad="E5"/>
<connect gate="SRAM" pin="I/O5" pad="F5"/>
<connect gate="SRAM" pin="I/O6" pad="F6"/>
<connect gate="SRAM" pin="I/O7" pad="G6"/>
</connects>
<technologies>
<technology name="10"/>
</technologies>
</device>
<device name="T" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="8"/>
<connect gate="SRAM" pin="!OE" pad="37"/>
<connect gate="SRAM" pin="!WE" pad="15"/>
<connect gate="SRAM" pin="A0" pad="3"/>
<connect gate="SRAM" pin="A1" pad="4"/>
<connect gate="SRAM" pin="A10" pad="26"/>
<connect gate="SRAM" pin="A11" pad="27"/>
<connect gate="SRAM" pin="A12" pad="28"/>
<connect gate="SRAM" pin="A13" pad="29"/>
<connect gate="SRAM" pin="A14" pad="30"/>
<connect gate="SRAM" pin="A15" pad="38"/>
<connect gate="SRAM" pin="A16" pad="39"/>
<connect gate="SRAM" pin="A17" pad="40"/>
<connect gate="SRAM" pin="A18" pad="41"/>
<connect gate="SRAM" pin="A19" pad="25"/>
<connect gate="SRAM" pin="A2" pad="5"/>
<connect gate="SRAM" pin="A3" pad="6"/>
<connect gate="SRAM" pin="A4" pad="7"/>
<connect gate="SRAM" pin="A5" pad="16"/>
<connect gate="SRAM" pin="A6" pad="17"/>
<connect gate="SRAM" pin="A7" pad="18"/>
<connect gate="SRAM" pin="A8" pad="19"/>
<connect gate="SRAM" pin="A9" pad="20"/>
<connect gate="SRAM" pin="I/O0" pad="9"/>
<connect gate="SRAM" pin="I/O1" pad="10"/>
<connect gate="SRAM" pin="I/O2" pad="13"/>
<connect gate="SRAM" pin="I/O3" pad="14"/>
<connect gate="SRAM" pin="I/O4" pad="31"/>
<connect gate="SRAM" pin="I/O5" pad="32"/>
<connect gate="SRAM" pin="I/O6" pad="35"/>
<connect gate="SRAM" pin="I/O7" pad="36"/>
</connects>
<technologies>
<technology name="10"/>
</technologies>
</device>
<device name="CT" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="8"/>
<connect gate="SRAM" pin="!OE" pad="37"/>
<connect gate="SRAM" pin="!WE" pad="15"/>
<connect gate="SRAM" pin="A0" pad="3"/>
<connect gate="SRAM" pin="A1" pad="4"/>
<connect gate="SRAM" pin="A10" pad="26"/>
<connect gate="SRAM" pin="A11" pad="27"/>
<connect gate="SRAM" pin="A12" pad="28"/>
<connect gate="SRAM" pin="A13" pad="29"/>
<connect gate="SRAM" pin="A14" pad="30"/>
<connect gate="SRAM" pin="A15" pad="38"/>
<connect gate="SRAM" pin="A16" pad="39"/>
<connect gate="SRAM" pin="A17" pad="40"/>
<connect gate="SRAM" pin="A18" pad="41"/>
<connect gate="SRAM" pin="A19" pad="25"/>
<connect gate="SRAM" pin="A2" pad="5"/>
<connect gate="SRAM" pin="A3" pad="6"/>
<connect gate="SRAM" pin="A4" pad="7"/>
<connect gate="SRAM" pin="A5" pad="16"/>
<connect gate="SRAM" pin="A6" pad="17"/>
<connect gate="SRAM" pin="A7" pad="18"/>
<connect gate="SRAM" pin="A8" pad="19"/>
<connect gate="SRAM" pin="A9" pad="20"/>
<connect gate="SRAM" pin="I/O0" pad="9"/>
<connect gate="SRAM" pin="I/O1" pad="10"/>
<connect gate="SRAM" pin="I/O2" pad="13"/>
<connect gate="SRAM" pin="I/O3" pad="14"/>
<connect gate="SRAM" pin="I/O4" pad="31"/>
<connect gate="SRAM" pin="I/O5" pad="32"/>
<connect gate="SRAM" pin="I/O6" pad="35"/>
<connect gate="SRAM" pin="I/O7" pad="36"/>
</connects>
<technologies>
<technology name="10"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS62WV10248DALL-*" prefix="IC">
<description>&lt;b&gt;1024k x 8 low voltage, ultra low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
55ns access time&lt;br&gt;
2.2V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="1024KX8_TYP2" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="30.48" y="0" addlevel="request"/>
</gates>
<devices>
<device name="T" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="5"/>
<connect gate="SRAM" pin="A1" pad="4"/>
<connect gate="SRAM" pin="A10" pad="27"/>
<connect gate="SRAM" pin="A11" pad="26"/>
<connect gate="SRAM" pin="A12" pad="25"/>
<connect gate="SRAM" pin="A13" pad="24"/>
<connect gate="SRAM" pin="A14" pad="23"/>
<connect gate="SRAM" pin="A15" pad="22"/>
<connect gate="SRAM" pin="A16" pad="21"/>
<connect gate="SRAM" pin="A17" pad="20"/>
<connect gate="SRAM" pin="A18" pad="19"/>
<connect gate="SRAM" pin="A19" pad="18"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="2"/>
<connect gate="SRAM" pin="A4" pad="1"/>
<connect gate="SRAM" pin="A5" pad="44"/>
<connect gate="SRAM" pin="A6" pad="43"/>
<connect gate="SRAM" pin="A7" pad="42"/>
<connect gate="SRAM" pin="A8" pad="39"/>
<connect gate="SRAM" pin="A9" pad="28"/>
<connect gate="SRAM" pin="CE2" pad="40"/>
<connect gate="SRAM" pin="I/O0" pad="9"/>
<connect gate="SRAM" pin="I/O1" pad="10"/>
<connect gate="SRAM" pin="I/O2" pad="13"/>
<connect gate="SRAM" pin="I/O3" pad="14"/>
<connect gate="SRAM" pin="I/O4" pad="31"/>
<connect gate="SRAM" pin="I/O5" pad="32"/>
<connect gate="SRAM" pin="I/O6" pad="35"/>
<connect gate="SRAM" pin="I/O7" pad="36"/>
</connects>
<technologies>
<technology name="55"/>
</technologies>
</device>
<device name="M" package="TFBGA48_9X11">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="F4"/>
<connect gate="SRAM" pin="A16" pad="E4"/>
<connect gate="SRAM" pin="A17" pad="D3"/>
<connect gate="SRAM" pin="A18" pad="H1"/>
<connect gate="SRAM" pin="A19" pad="H6"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="CE2" pad="A6"/>
<connect gate="SRAM" pin="I/O0" pad="C1"/>
<connect gate="SRAM" pin="I/O1" pad="D2"/>
<connect gate="SRAM" pin="I/O2" pad="E2"/>
<connect gate="SRAM" pin="I/O3" pad="F1"/>
<connect gate="SRAM" pin="I/O4" pad="C6"/>
<connect gate="SRAM" pin="I/O5" pad="D5"/>
<connect gate="SRAM" pin="I/O6" pad="E5"/>
<connect gate="SRAM" pin="I/O7" pad="F6"/>
</connects>
<technologies>
<technology name="55"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS62WV10248DBLL-*" prefix="IC">
<description>&lt;b&gt;1024k x 8 low voltage, ultra low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
55ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="1024KX8_TYP2" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="33.02" y="0" addlevel="request"/>
</gates>
<devices>
<device name="M" package="TFBGA48_9X11">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="F4"/>
<connect gate="SRAM" pin="A16" pad="E4"/>
<connect gate="SRAM" pin="A17" pad="D3"/>
<connect gate="SRAM" pin="A18" pad="H1"/>
<connect gate="SRAM" pin="A19" pad="H6"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="CE2" pad="A6"/>
<connect gate="SRAM" pin="I/O0" pad="C1"/>
<connect gate="SRAM" pin="I/O1" pad="D2"/>
<connect gate="SRAM" pin="I/O2" pad="E2"/>
<connect gate="SRAM" pin="I/O3" pad="F1"/>
<connect gate="SRAM" pin="I/O4" pad="C6"/>
<connect gate="SRAM" pin="I/O5" pad="D5"/>
<connect gate="SRAM" pin="I/O6" pad="E5"/>
<connect gate="SRAM" pin="I/O7" pad="F6"/>
</connects>
<technologies>
<technology name="55"/>
</technologies>
</device>
<device name="T" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="5"/>
<connect gate="SRAM" pin="A1" pad="4"/>
<connect gate="SRAM" pin="A10" pad="27"/>
<connect gate="SRAM" pin="A11" pad="26"/>
<connect gate="SRAM" pin="A12" pad="25"/>
<connect gate="SRAM" pin="A13" pad="24"/>
<connect gate="SRAM" pin="A14" pad="23"/>
<connect gate="SRAM" pin="A15" pad="22"/>
<connect gate="SRAM" pin="A16" pad="21"/>
<connect gate="SRAM" pin="A17" pad="20"/>
<connect gate="SRAM" pin="A18" pad="19"/>
<connect gate="SRAM" pin="A19" pad="18"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="2"/>
<connect gate="SRAM" pin="A4" pad="1"/>
<connect gate="SRAM" pin="A5" pad="44"/>
<connect gate="SRAM" pin="A6" pad="43"/>
<connect gate="SRAM" pin="A7" pad="42"/>
<connect gate="SRAM" pin="A8" pad="39"/>
<connect gate="SRAM" pin="A9" pad="28"/>
<connect gate="SRAM" pin="CE2" pad="40"/>
<connect gate="SRAM" pin="I/O0" pad="9"/>
<connect gate="SRAM" pin="I/O1" pad="10"/>
<connect gate="SRAM" pin="I/O2" pad="13"/>
<connect gate="SRAM" pin="I/O3" pad="14"/>
<connect gate="SRAM" pin="I/O4" pad="31"/>
<connect gate="SRAM" pin="I/O5" pad="32"/>
<connect gate="SRAM" pin="I/O6" pad="35"/>
<connect gate="SRAM" pin="I/O7" pad="36"/>
</connects>
<technologies>
<technology name="55"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS65WV10248DBLL-*" prefix="IC">
<description>&lt;b&gt;1024k x 8 low voltage, ultra low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
55ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="1024KX8_TYP2" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="33.02" y="0" addlevel="request"/>
</gates>
<devices>
<device name="CT" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="5"/>
<connect gate="SRAM" pin="A1" pad="4"/>
<connect gate="SRAM" pin="A10" pad="27"/>
<connect gate="SRAM" pin="A11" pad="26"/>
<connect gate="SRAM" pin="A12" pad="25"/>
<connect gate="SRAM" pin="A13" pad="24"/>
<connect gate="SRAM" pin="A14" pad="23"/>
<connect gate="SRAM" pin="A15" pad="22"/>
<connect gate="SRAM" pin="A16" pad="21"/>
<connect gate="SRAM" pin="A17" pad="20"/>
<connect gate="SRAM" pin="A18" pad="19"/>
<connect gate="SRAM" pin="A19" pad="18"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="2"/>
<connect gate="SRAM" pin="A4" pad="1"/>
<connect gate="SRAM" pin="A5" pad="44"/>
<connect gate="SRAM" pin="A6" pad="43"/>
<connect gate="SRAM" pin="A7" pad="42"/>
<connect gate="SRAM" pin="A8" pad="39"/>
<connect gate="SRAM" pin="A9" pad="28"/>
<connect gate="SRAM" pin="CE2" pad="40"/>
<connect gate="SRAM" pin="I/O0" pad="9"/>
<connect gate="SRAM" pin="I/O1" pad="10"/>
<connect gate="SRAM" pin="I/O2" pad="13"/>
<connect gate="SRAM" pin="I/O3" pad="14"/>
<connect gate="SRAM" pin="I/O4" pad="31"/>
<connect gate="SRAM" pin="I/O5" pad="32"/>
<connect gate="SRAM" pin="I/O6" pad="35"/>
<connect gate="SRAM" pin="I/O7" pad="36"/>
</connects>
<technologies>
<technology name="55"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS62C10248AL-*" prefix="IC">
<description>&lt;b&gt;1024k x 8 low voltage, ultra low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
55ns access time&lt;br&gt;
5V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="1024KX8_TYP2" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="35.56" y="0" addlevel="request"/>
</gates>
<devices>
<device name="T" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="5"/>
<connect gate="SRAM" pin="A1" pad="4"/>
<connect gate="SRAM" pin="A10" pad="27"/>
<connect gate="SRAM" pin="A11" pad="26"/>
<connect gate="SRAM" pin="A12" pad="25"/>
<connect gate="SRAM" pin="A13" pad="24"/>
<connect gate="SRAM" pin="A14" pad="23"/>
<connect gate="SRAM" pin="A15" pad="22"/>
<connect gate="SRAM" pin="A16" pad="21"/>
<connect gate="SRAM" pin="A17" pad="20"/>
<connect gate="SRAM" pin="A18" pad="19"/>
<connect gate="SRAM" pin="A19" pad="18"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="2"/>
<connect gate="SRAM" pin="A4" pad="1"/>
<connect gate="SRAM" pin="A5" pad="44"/>
<connect gate="SRAM" pin="A6" pad="43"/>
<connect gate="SRAM" pin="A7" pad="42"/>
<connect gate="SRAM" pin="A8" pad="39"/>
<connect gate="SRAM" pin="A9" pad="28"/>
<connect gate="SRAM" pin="CE2" pad="40"/>
<connect gate="SRAM" pin="I/O0" pad="9"/>
<connect gate="SRAM" pin="I/O1" pad="10"/>
<connect gate="SRAM" pin="I/O2" pad="13"/>
<connect gate="SRAM" pin="I/O3" pad="14"/>
<connect gate="SRAM" pin="I/O4" pad="31"/>
<connect gate="SRAM" pin="I/O5" pad="32"/>
<connect gate="SRAM" pin="I/O6" pad="35"/>
<connect gate="SRAM" pin="I/O7" pad="36"/>
</connects>
<technologies>
<technology name="55"/>
</technologies>
</device>
<device name="M" package="TFBGA48_9X11">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="F4"/>
<connect gate="SRAM" pin="A16" pad="E4"/>
<connect gate="SRAM" pin="A17" pad="D3"/>
<connect gate="SRAM" pin="A18" pad="H1"/>
<connect gate="SRAM" pin="A19" pad="H6"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="CE2" pad="A6"/>
<connect gate="SRAM" pin="I/O0" pad="C1"/>
<connect gate="SRAM" pin="I/O1" pad="D2"/>
<connect gate="SRAM" pin="I/O2" pad="E2"/>
<connect gate="SRAM" pin="I/O3" pad="F1"/>
<connect gate="SRAM" pin="I/O4" pad="C6"/>
<connect gate="SRAM" pin="I/O5" pad="D5"/>
<connect gate="SRAM" pin="I/O6" pad="E5"/>
<connect gate="SRAM" pin="I/O7" pad="F6"/>
</connects>
<technologies>
<technology name="55"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS65C10248AL-*" prefix="IC">
<description>&lt;b&gt;1024k x 8 low voltage, ultra low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
55ns access time&lt;br&gt;
5V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="1024KX8_TYP2" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="33.02" y="0" addlevel="request"/>
</gates>
<devices>
<device name="M" package="TFBGA48_9X11">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="F4"/>
<connect gate="SRAM" pin="A16" pad="E4"/>
<connect gate="SRAM" pin="A17" pad="D3"/>
<connect gate="SRAM" pin="A18" pad="H1"/>
<connect gate="SRAM" pin="A19" pad="H6"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="CE2" pad="A6"/>
<connect gate="SRAM" pin="I/O0" pad="C1"/>
<connect gate="SRAM" pin="I/O1" pad="D2"/>
<connect gate="SRAM" pin="I/O2" pad="E2"/>
<connect gate="SRAM" pin="I/O3" pad="F1"/>
<connect gate="SRAM" pin="I/O4" pad="C6"/>
<connect gate="SRAM" pin="I/O5" pad="D5"/>
<connect gate="SRAM" pin="I/O6" pad="E5"/>
<connect gate="SRAM" pin="I/O7" pad="F6"/>
</connects>
<technologies>
<technology name="55"/>
</technologies>
</device>
<device name="CT" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="5"/>
<connect gate="SRAM" pin="A1" pad="4"/>
<connect gate="SRAM" pin="A10" pad="27"/>
<connect gate="SRAM" pin="A11" pad="26"/>
<connect gate="SRAM" pin="A12" pad="25"/>
<connect gate="SRAM" pin="A13" pad="24"/>
<connect gate="SRAM" pin="A14" pad="23"/>
<connect gate="SRAM" pin="A15" pad="22"/>
<connect gate="SRAM" pin="A16" pad="21"/>
<connect gate="SRAM" pin="A17" pad="20"/>
<connect gate="SRAM" pin="A18" pad="19"/>
<connect gate="SRAM" pin="A19" pad="18"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="2"/>
<connect gate="SRAM" pin="A4" pad="1"/>
<connect gate="SRAM" pin="A5" pad="44"/>
<connect gate="SRAM" pin="A6" pad="43"/>
<connect gate="SRAM" pin="A7" pad="42"/>
<connect gate="SRAM" pin="A8" pad="39"/>
<connect gate="SRAM" pin="A9" pad="28"/>
<connect gate="SRAM" pin="CE2" pad="40"/>
<connect gate="SRAM" pin="I/O0" pad="9"/>
<connect gate="SRAM" pin="I/O1" pad="10"/>
<connect gate="SRAM" pin="I/O2" pad="13"/>
<connect gate="SRAM" pin="I/O3" pad="14"/>
<connect gate="SRAM" pin="I/O4" pad="31"/>
<connect gate="SRAM" pin="I/O5" pad="32"/>
<connect gate="SRAM" pin="I/O6" pad="35"/>
<connect gate="SRAM" pin="I/O7" pad="36"/>
</connects>
<technologies>
<technology name="55"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS62WV20488EALL-*" prefix="IC">
<description>&lt;b&gt;2048k x 8 low voltage, ultra low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
55ns access time&lt;br&gt;
1.98V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="2048KX8_TYP2" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="35.56" y="-2.54" addlevel="request"/>
</gates>
<devices>
<device name="B" package="TFBGA48_6X8">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="F4"/>
<connect gate="SRAM" pin="A16" pad="E4"/>
<connect gate="SRAM" pin="A17" pad="D3"/>
<connect gate="SRAM" pin="A18" pad="H1"/>
<connect gate="SRAM" pin="A19" pad="H6"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A20" pad="G2"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="CE2" pad="A6"/>
<connect gate="SRAM" pin="I/O0" pad="C1"/>
<connect gate="SRAM" pin="I/O1" pad="D2"/>
<connect gate="SRAM" pin="I/O2" pad="E2"/>
<connect gate="SRAM" pin="I/O3" pad="F1"/>
<connect gate="SRAM" pin="I/O4" pad="C6"/>
<connect gate="SRAM" pin="I/O5" pad="D5"/>
<connect gate="SRAM" pin="I/O6" pad="E5"/>
<connect gate="SRAM" pin="I/O7" pad="F6"/>
</connects>
<technologies>
<technology name="55"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS62WV20488EBLL-*" prefix="IC">
<description>&lt;b&gt;2048k x 8 low voltage, ultra low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
45ns and 55ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="2048KX8_TYP2" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="35.56" y="-2.54" addlevel="request"/>
</gates>
<devices>
<device name="B" package="TFBGA48_6X8">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="F4"/>
<connect gate="SRAM" pin="A16" pad="E4"/>
<connect gate="SRAM" pin="A17" pad="D3"/>
<connect gate="SRAM" pin="A18" pad="H1"/>
<connect gate="SRAM" pin="A19" pad="H6"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A20" pad="G2"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="CE2" pad="A6"/>
<connect gate="SRAM" pin="I/O0" pad="C1"/>
<connect gate="SRAM" pin="I/O1" pad="D2"/>
<connect gate="SRAM" pin="I/O2" pad="E2"/>
<connect gate="SRAM" pin="I/O3" pad="F1"/>
<connect gate="SRAM" pin="I/O4" pad="C6"/>
<connect gate="SRAM" pin="I/O5" pad="D5"/>
<connect gate="SRAM" pin="I/O6" pad="E5"/>
<connect gate="SRAM" pin="I/O7" pad="F6"/>
</connects>
<technologies>
<technology name="45"/>
<technology name="55"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS65WV20488EBLL-*" prefix="IC">
<description>&lt;b&gt;2048k x 8 low voltage, ultra low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
55ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="2048KX8_TYP2" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="33.02" y="0" addlevel="request"/>
</gates>
<devices>
<device name="B" package="TFBGA48_6X8">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="F4"/>
<connect gate="SRAM" pin="A16" pad="E4"/>
<connect gate="SRAM" pin="A17" pad="D3"/>
<connect gate="SRAM" pin="A18" pad="H1"/>
<connect gate="SRAM" pin="A19" pad="H6"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A20" pad="G2"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="CE2" pad="A6"/>
<connect gate="SRAM" pin="I/O0" pad="C1"/>
<connect gate="SRAM" pin="I/O1" pad="D2"/>
<connect gate="SRAM" pin="I/O2" pad="E2"/>
<connect gate="SRAM" pin="I/O3" pad="F1"/>
<connect gate="SRAM" pin="I/O4" pad="C6"/>
<connect gate="SRAM" pin="I/O5" pad="D5"/>
<connect gate="SRAM" pin="I/O6" pad="E5"/>
<connect gate="SRAM" pin="I/O7" pad="F6"/>
</connects>
<technologies>
<technology name="55"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS61WV20488ALL-*" prefix="IC">
<description>&lt;b&gt;2048k x 8 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
20ns access time&lt;br&gt;
2.2V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="2048KX8_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="33.02" y="0" addlevel="request"/>
</gates>
<devices>
<device name="M" package="TFBGA48_9X11">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="F4"/>
<connect gate="SRAM" pin="A16" pad="E4"/>
<connect gate="SRAM" pin="A17" pad="D3"/>
<connect gate="SRAM" pin="A18" pad="H1"/>
<connect gate="SRAM" pin="A19" pad="G2"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A20" pad="H6"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C5"/>
<connect gate="SRAM" pin="I/O2" pad="C6"/>
<connect gate="SRAM" pin="I/O3" pad="D5"/>
<connect gate="SRAM" pin="I/O4" pad="E5"/>
<connect gate="SRAM" pin="I/O5" pad="F5"/>
<connect gate="SRAM" pin="I/O6" pad="F6"/>
<connect gate="SRAM" pin="I/O7" pad="G6"/>
</connects>
<technologies>
<technology name="20"/>
</technologies>
</device>
<device name="T" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="8"/>
<connect gate="SRAM" pin="!OE" pad="37"/>
<connect gate="SRAM" pin="!WE" pad="15"/>
<connect gate="SRAM" pin="A0" pad="3"/>
<connect gate="SRAM" pin="A1" pad="4"/>
<connect gate="SRAM" pin="A10" pad="26"/>
<connect gate="SRAM" pin="A11" pad="27"/>
<connect gate="SRAM" pin="A12" pad="28"/>
<connect gate="SRAM" pin="A13" pad="29"/>
<connect gate="SRAM" pin="A14" pad="30"/>
<connect gate="SRAM" pin="A15" pad="38"/>
<connect gate="SRAM" pin="A16" pad="39"/>
<connect gate="SRAM" pin="A17" pad="40"/>
<connect gate="SRAM" pin="A18" pad="41"/>
<connect gate="SRAM" pin="A19" pad="25"/>
<connect gate="SRAM" pin="A2" pad="5"/>
<connect gate="SRAM" pin="A20" pad="42"/>
<connect gate="SRAM" pin="A3" pad="6"/>
<connect gate="SRAM" pin="A4" pad="7"/>
<connect gate="SRAM" pin="A5" pad="16"/>
<connect gate="SRAM" pin="A6" pad="17"/>
<connect gate="SRAM" pin="A7" pad="18"/>
<connect gate="SRAM" pin="A8" pad="19"/>
<connect gate="SRAM" pin="A9" pad="20"/>
<connect gate="SRAM" pin="I/O0" pad="9"/>
<connect gate="SRAM" pin="I/O1" pad="10"/>
<connect gate="SRAM" pin="I/O2" pad="13"/>
<connect gate="SRAM" pin="I/O3" pad="14"/>
<connect gate="SRAM" pin="I/O4" pad="31"/>
<connect gate="SRAM" pin="I/O5" pad="32"/>
<connect gate="SRAM" pin="I/O6" pad="35"/>
<connect gate="SRAM" pin="I/O7" pad="36"/>
</connects>
<technologies>
<technology name="20"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS61WV20488BLL-*" prefix="IC">
<description>&lt;b&gt;2048k x 8 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
10ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="35.56" y="0" addlevel="request"/>
<gate name="SRAM" symbol="2048KX8_TYP1" x="0" y="0"/>
</gates>
<devices>
<device name="M" package="TFBGA48_9X11">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="F4"/>
<connect gate="SRAM" pin="A16" pad="E4"/>
<connect gate="SRAM" pin="A17" pad="D3"/>
<connect gate="SRAM" pin="A18" pad="H1"/>
<connect gate="SRAM" pin="A19" pad="G2"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A20" pad="H6"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C5"/>
<connect gate="SRAM" pin="I/O2" pad="C6"/>
<connect gate="SRAM" pin="I/O3" pad="D5"/>
<connect gate="SRAM" pin="I/O4" pad="E5"/>
<connect gate="SRAM" pin="I/O5" pad="F5"/>
<connect gate="SRAM" pin="I/O6" pad="F6"/>
<connect gate="SRAM" pin="I/O7" pad="G6"/>
</connects>
<technologies>
<technology name="10"/>
</technologies>
</device>
<device name="T" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="8"/>
<connect gate="SRAM" pin="!OE" pad="37"/>
<connect gate="SRAM" pin="!WE" pad="15"/>
<connect gate="SRAM" pin="A0" pad="3"/>
<connect gate="SRAM" pin="A1" pad="4"/>
<connect gate="SRAM" pin="A10" pad="26"/>
<connect gate="SRAM" pin="A11" pad="27"/>
<connect gate="SRAM" pin="A12" pad="28"/>
<connect gate="SRAM" pin="A13" pad="29"/>
<connect gate="SRAM" pin="A14" pad="30"/>
<connect gate="SRAM" pin="A15" pad="38"/>
<connect gate="SRAM" pin="A16" pad="39"/>
<connect gate="SRAM" pin="A17" pad="40"/>
<connect gate="SRAM" pin="A18" pad="41"/>
<connect gate="SRAM" pin="A19" pad="25"/>
<connect gate="SRAM" pin="A2" pad="5"/>
<connect gate="SRAM" pin="A20" pad="42"/>
<connect gate="SRAM" pin="A3" pad="6"/>
<connect gate="SRAM" pin="A4" pad="7"/>
<connect gate="SRAM" pin="A5" pad="16"/>
<connect gate="SRAM" pin="A6" pad="17"/>
<connect gate="SRAM" pin="A7" pad="18"/>
<connect gate="SRAM" pin="A8" pad="19"/>
<connect gate="SRAM" pin="A9" pad="20"/>
<connect gate="SRAM" pin="I/O0" pad="9"/>
<connect gate="SRAM" pin="I/O1" pad="10"/>
<connect gate="SRAM" pin="I/O2" pad="13"/>
<connect gate="SRAM" pin="I/O3" pad="14"/>
<connect gate="SRAM" pin="I/O4" pad="31"/>
<connect gate="SRAM" pin="I/O5" pad="32"/>
<connect gate="SRAM" pin="I/O6" pad="35"/>
<connect gate="SRAM" pin="I/O7" pad="36"/>
</connects>
<technologies>
<technology name="10"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS64WV20488BLL-*" prefix="IC">
<description>&lt;b&gt;2048k x 8 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
10ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="2048KX8_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="33.02" y="0" addlevel="request"/>
</gates>
<devices>
<device name="M" package="TFBGA48_9X11">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="F4"/>
<connect gate="SRAM" pin="A16" pad="E4"/>
<connect gate="SRAM" pin="A17" pad="D3"/>
<connect gate="SRAM" pin="A18" pad="H1"/>
<connect gate="SRAM" pin="A19" pad="G2"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A20" pad="H6"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C5"/>
<connect gate="SRAM" pin="I/O2" pad="C6"/>
<connect gate="SRAM" pin="I/O3" pad="D5"/>
<connect gate="SRAM" pin="I/O4" pad="E5"/>
<connect gate="SRAM" pin="I/O5" pad="F5"/>
<connect gate="SRAM" pin="I/O6" pad="F6"/>
<connect gate="SRAM" pin="I/O7" pad="G6"/>
</connects>
<technologies>
<technology name="10"/>
</technologies>
</device>
<device name="T" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="8"/>
<connect gate="SRAM" pin="!OE" pad="37"/>
<connect gate="SRAM" pin="!WE" pad="15"/>
<connect gate="SRAM" pin="A0" pad="3"/>
<connect gate="SRAM" pin="A1" pad="4"/>
<connect gate="SRAM" pin="A10" pad="26"/>
<connect gate="SRAM" pin="A11" pad="27"/>
<connect gate="SRAM" pin="A12" pad="28"/>
<connect gate="SRAM" pin="A13" pad="29"/>
<connect gate="SRAM" pin="A14" pad="30"/>
<connect gate="SRAM" pin="A15" pad="38"/>
<connect gate="SRAM" pin="A16" pad="39"/>
<connect gate="SRAM" pin="A17" pad="40"/>
<connect gate="SRAM" pin="A18" pad="41"/>
<connect gate="SRAM" pin="A19" pad="25"/>
<connect gate="SRAM" pin="A2" pad="5"/>
<connect gate="SRAM" pin="A20" pad="42"/>
<connect gate="SRAM" pin="A3" pad="6"/>
<connect gate="SRAM" pin="A4" pad="7"/>
<connect gate="SRAM" pin="A5" pad="16"/>
<connect gate="SRAM" pin="A6" pad="17"/>
<connect gate="SRAM" pin="A7" pad="18"/>
<connect gate="SRAM" pin="A8" pad="19"/>
<connect gate="SRAM" pin="A9" pad="20"/>
<connect gate="SRAM" pin="I/O0" pad="9"/>
<connect gate="SRAM" pin="I/O1" pad="10"/>
<connect gate="SRAM" pin="I/O2" pad="13"/>
<connect gate="SRAM" pin="I/O3" pad="14"/>
<connect gate="SRAM" pin="I/O4" pad="31"/>
<connect gate="SRAM" pin="I/O5" pad="32"/>
<connect gate="SRAM" pin="I/O6" pad="35"/>
<connect gate="SRAM" pin="I/O7" pad="36"/>
</connects>
<technologies>
<technology name="10"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS62WV20488ALL-*M" prefix="IC">
<description>&lt;b&gt;2048k x 8 high- speed low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
35ns access time&lt;br&gt;
2.2V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="2048KX8_TYP2" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="33.02" y="0" addlevel="request"/>
</gates>
<devices>
<device name="" package="TFBGA48_9X11">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="F4"/>
<connect gate="SRAM" pin="A16" pad="E4"/>
<connect gate="SRAM" pin="A17" pad="D3"/>
<connect gate="SRAM" pin="A18" pad="H1"/>
<connect gate="SRAM" pin="A19" pad="G2"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A20" pad="H6"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="CE2" pad="A6"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C5"/>
<connect gate="SRAM" pin="I/O2" pad="C6"/>
<connect gate="SRAM" pin="I/O3" pad="D5"/>
<connect gate="SRAM" pin="I/O4" pad="E5"/>
<connect gate="SRAM" pin="I/O5" pad="F5"/>
<connect gate="SRAM" pin="I/O6" pad="F6"/>
<connect gate="SRAM" pin="I/O7" pad="G6"/>
</connects>
<technologies>
<technology name="35"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS62WV20488ALL-*" prefix="IC">
<description>&lt;b&gt;2048k x 8 high- speed low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
35ns access time&lt;br&gt;
2.2V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="2048KX8_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="35.56" y="0" addlevel="request"/>
</gates>
<devices>
<device name="T" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="8"/>
<connect gate="SRAM" pin="!OE" pad="37"/>
<connect gate="SRAM" pin="!WE" pad="15"/>
<connect gate="SRAM" pin="A0" pad="3"/>
<connect gate="SRAM" pin="A1" pad="4"/>
<connect gate="SRAM" pin="A10" pad="26"/>
<connect gate="SRAM" pin="A11" pad="27"/>
<connect gate="SRAM" pin="A12" pad="28"/>
<connect gate="SRAM" pin="A13" pad="29"/>
<connect gate="SRAM" pin="A14" pad="30"/>
<connect gate="SRAM" pin="A15" pad="38"/>
<connect gate="SRAM" pin="A16" pad="39"/>
<connect gate="SRAM" pin="A17" pad="40"/>
<connect gate="SRAM" pin="A18" pad="41"/>
<connect gate="SRAM" pin="A19" pad="25"/>
<connect gate="SRAM" pin="A2" pad="5"/>
<connect gate="SRAM" pin="A20" pad="42"/>
<connect gate="SRAM" pin="A3" pad="6"/>
<connect gate="SRAM" pin="A4" pad="7"/>
<connect gate="SRAM" pin="A5" pad="16"/>
<connect gate="SRAM" pin="A6" pad="17"/>
<connect gate="SRAM" pin="A7" pad="18"/>
<connect gate="SRAM" pin="A8" pad="19"/>
<connect gate="SRAM" pin="A9" pad="20"/>
<connect gate="SRAM" pin="I/O0" pad="9"/>
<connect gate="SRAM" pin="I/O1" pad="10"/>
<connect gate="SRAM" pin="I/O2" pad="13"/>
<connect gate="SRAM" pin="I/O3" pad="14"/>
<connect gate="SRAM" pin="I/O4" pad="31"/>
<connect gate="SRAM" pin="I/O5" pad="32"/>
<connect gate="SRAM" pin="I/O6" pad="35"/>
<connect gate="SRAM" pin="I/O7" pad="36"/>
</connects>
<technologies>
<technology name="35"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS62WV20488BLL-*M" prefix="IC">
<description>&lt;b&gt;2048k x 8 high- speed low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
25ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="2048KX8_TYP2" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="33.02" y="0" addlevel="request"/>
</gates>
<devices>
<device name="" package="TFBGA48_9X11">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="F4"/>
<connect gate="SRAM" pin="A16" pad="E4"/>
<connect gate="SRAM" pin="A17" pad="D3"/>
<connect gate="SRAM" pin="A18" pad="H1"/>
<connect gate="SRAM" pin="A19" pad="G2"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A20" pad="H6"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="CE2" pad="A6"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C5"/>
<connect gate="SRAM" pin="I/O2" pad="C6"/>
<connect gate="SRAM" pin="I/O3" pad="D5"/>
<connect gate="SRAM" pin="I/O4" pad="E5"/>
<connect gate="SRAM" pin="I/O5" pad="F5"/>
<connect gate="SRAM" pin="I/O6" pad="F6"/>
<connect gate="SRAM" pin="I/O7" pad="G6"/>
</connects>
<technologies>
<technology name="25"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS62WV20488BLL-*" prefix="IC">
<description>&lt;b&gt;2048k x 8 high- speed low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
25ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="2048KX8_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="33.02" y="0" addlevel="request"/>
</gates>
<devices>
<device name="T" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="8"/>
<connect gate="SRAM" pin="!OE" pad="37"/>
<connect gate="SRAM" pin="!WE" pad="15"/>
<connect gate="SRAM" pin="A0" pad="3"/>
<connect gate="SRAM" pin="A1" pad="4"/>
<connect gate="SRAM" pin="A10" pad="26"/>
<connect gate="SRAM" pin="A11" pad="27"/>
<connect gate="SRAM" pin="A12" pad="28"/>
<connect gate="SRAM" pin="A13" pad="29"/>
<connect gate="SRAM" pin="A14" pad="30"/>
<connect gate="SRAM" pin="A15" pad="38"/>
<connect gate="SRAM" pin="A16" pad="39"/>
<connect gate="SRAM" pin="A17" pad="40"/>
<connect gate="SRAM" pin="A18" pad="41"/>
<connect gate="SRAM" pin="A19" pad="25"/>
<connect gate="SRAM" pin="A2" pad="5"/>
<connect gate="SRAM" pin="A20" pad="42"/>
<connect gate="SRAM" pin="A3" pad="6"/>
<connect gate="SRAM" pin="A4" pad="7"/>
<connect gate="SRAM" pin="A5" pad="16"/>
<connect gate="SRAM" pin="A6" pad="17"/>
<connect gate="SRAM" pin="A7" pad="18"/>
<connect gate="SRAM" pin="A8" pad="19"/>
<connect gate="SRAM" pin="A9" pad="20"/>
<connect gate="SRAM" pin="I/O0" pad="9"/>
<connect gate="SRAM" pin="I/O1" pad="10"/>
<connect gate="SRAM" pin="I/O2" pad="13"/>
<connect gate="SRAM" pin="I/O3" pad="14"/>
<connect gate="SRAM" pin="I/O4" pad="31"/>
<connect gate="SRAM" pin="I/O5" pad="32"/>
<connect gate="SRAM" pin="I/O6" pad="35"/>
<connect gate="SRAM" pin="I/O7" pad="36"/>
</connects>
<technologies>
<technology name="25"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS61C3216AL-*" prefix="IC">
<description>&lt;b&gt;32k x 16 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
12ns access time&lt;br&gt;
5V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="32KX16_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="35.56" y="0" addlevel="request"/>
</gates>
<devices>
<device name="K" package="SOJ44-400MIL">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="44"/>
<connect gate="SRAM" pin="A1" pad="43"/>
<connect gate="SRAM" pin="A10" pad="18"/>
<connect gate="SRAM" pin="A11" pad="5"/>
<connect gate="SRAM" pin="A12" pad="4"/>
<connect gate="SRAM" pin="A13" pad="3"/>
<connect gate="SRAM" pin="A14" pad="2"/>
<connect gate="SRAM" pin="A2" pad="42"/>
<connect gate="SRAM" pin="A3" pad="27"/>
<connect gate="SRAM" pin="A4" pad="26"/>
<connect gate="SRAM" pin="A5" pad="25"/>
<connect gate="SRAM" pin="A6" pad="24"/>
<connect gate="SRAM" pin="A7" pad="21"/>
<connect gate="SRAM" pin="A8" pad="20"/>
<connect gate="SRAM" pin="A9" pad="19"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="12"/>
</technologies>
</device>
<device name="T" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="44"/>
<connect gate="SRAM" pin="A1" pad="43"/>
<connect gate="SRAM" pin="A10" pad="18"/>
<connect gate="SRAM" pin="A11" pad="5"/>
<connect gate="SRAM" pin="A12" pad="4"/>
<connect gate="SRAM" pin="A13" pad="3"/>
<connect gate="SRAM" pin="A14" pad="2"/>
<connect gate="SRAM" pin="A2" pad="42"/>
<connect gate="SRAM" pin="A3" pad="27"/>
<connect gate="SRAM" pin="A4" pad="26"/>
<connect gate="SRAM" pin="A5" pad="25"/>
<connect gate="SRAM" pin="A6" pad="24"/>
<connect gate="SRAM" pin="A7" pad="21"/>
<connect gate="SRAM" pin="A8" pad="20"/>
<connect gate="SRAM" pin="A9" pad="19"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="12"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS61WV3216DBLL-*" prefix="IC">
<description>&lt;b&gt;32k x 16 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
8ns and 10ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="32KX16_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="38.1" y="0" addlevel="request"/>
</gates>
<devices>
<device name="B" package="TFBGA48_6X8">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!LB" pad="A1"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!UB" pad="B2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C5"/>
<connect gate="SRAM" pin="I/O10" pad="C2"/>
<connect gate="SRAM" pin="I/O11" pad="D2"/>
<connect gate="SRAM" pin="I/O12" pad="E2"/>
<connect gate="SRAM" pin="I/O13" pad="F2"/>
<connect gate="SRAM" pin="I/O14" pad="F1"/>
<connect gate="SRAM" pin="I/O15" pad="G1"/>
<connect gate="SRAM" pin="I/O2" pad="C6"/>
<connect gate="SRAM" pin="I/O3" pad="D5"/>
<connect gate="SRAM" pin="I/O4" pad="E5"/>
<connect gate="SRAM" pin="I/O5" pad="F5"/>
<connect gate="SRAM" pin="I/O6" pad="F6"/>
<connect gate="SRAM" pin="I/O7" pad="G6"/>
<connect gate="SRAM" pin="I/O8" pad="B1"/>
<connect gate="SRAM" pin="I/O9" pad="C1"/>
</connects>
<technologies>
<technology name="10"/>
<technology name="8"/>
</technologies>
</device>
<device name="T" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="44"/>
<connect gate="SRAM" pin="A1" pad="43"/>
<connect gate="SRAM" pin="A10" pad="18"/>
<connect gate="SRAM" pin="A11" pad="5"/>
<connect gate="SRAM" pin="A12" pad="4"/>
<connect gate="SRAM" pin="A13" pad="3"/>
<connect gate="SRAM" pin="A14" pad="2"/>
<connect gate="SRAM" pin="A2" pad="42"/>
<connect gate="SRAM" pin="A3" pad="27"/>
<connect gate="SRAM" pin="A4" pad="26"/>
<connect gate="SRAM" pin="A5" pad="25"/>
<connect gate="SRAM" pin="A6" pad="24"/>
<connect gate="SRAM" pin="A7" pad="21"/>
<connect gate="SRAM" pin="A8" pad="20"/>
<connect gate="SRAM" pin="A9" pad="19"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="10"/>
<technology name="8"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS61WV3216DALL-*" prefix="IC">
<description>&lt;b&gt;32k x 16 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
20ns access time&lt;br&gt;
2.2V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="32KX16_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="38.1" y="0" addlevel="request"/>
</gates>
<devices>
<device name="B" package="TFBGA48_6X8">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!LB" pad="A1"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!UB" pad="B2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C5"/>
<connect gate="SRAM" pin="I/O10" pad="C2"/>
<connect gate="SRAM" pin="I/O11" pad="D2"/>
<connect gate="SRAM" pin="I/O12" pad="E2"/>
<connect gate="SRAM" pin="I/O13" pad="F2"/>
<connect gate="SRAM" pin="I/O14" pad="F1"/>
<connect gate="SRAM" pin="I/O15" pad="G1"/>
<connect gate="SRAM" pin="I/O2" pad="C6"/>
<connect gate="SRAM" pin="I/O3" pad="D5"/>
<connect gate="SRAM" pin="I/O4" pad="E5"/>
<connect gate="SRAM" pin="I/O5" pad="F5"/>
<connect gate="SRAM" pin="I/O6" pad="F6"/>
<connect gate="SRAM" pin="I/O7" pad="G6"/>
<connect gate="SRAM" pin="I/O8" pad="B1"/>
<connect gate="SRAM" pin="I/O9" pad="C1"/>
</connects>
<technologies>
<technology name="20"/>
</technologies>
</device>
<device name="T" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="44"/>
<connect gate="SRAM" pin="A1" pad="43"/>
<connect gate="SRAM" pin="A10" pad="18"/>
<connect gate="SRAM" pin="A11" pad="5"/>
<connect gate="SRAM" pin="A12" pad="4"/>
<connect gate="SRAM" pin="A13" pad="3"/>
<connect gate="SRAM" pin="A14" pad="2"/>
<connect gate="SRAM" pin="A2" pad="42"/>
<connect gate="SRAM" pin="A3" pad="27"/>
<connect gate="SRAM" pin="A4" pad="26"/>
<connect gate="SRAM" pin="A5" pad="25"/>
<connect gate="SRAM" pin="A6" pad="24"/>
<connect gate="SRAM" pin="A7" pad="21"/>
<connect gate="SRAM" pin="A8" pad="20"/>
<connect gate="SRAM" pin="A9" pad="19"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="20"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS64WV3216DBLL-*" prefix="IC">
<description>&lt;b&gt;32k x 16 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
10ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="32KX16_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="35.56" y="0" addlevel="request"/>
</gates>
<devices>
<device name="B" package="TFBGA48_6X8">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!LB" pad="A1"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!UB" pad="B2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C5"/>
<connect gate="SRAM" pin="I/O10" pad="C2"/>
<connect gate="SRAM" pin="I/O11" pad="D2"/>
<connect gate="SRAM" pin="I/O12" pad="E2"/>
<connect gate="SRAM" pin="I/O13" pad="F2"/>
<connect gate="SRAM" pin="I/O14" pad="F1"/>
<connect gate="SRAM" pin="I/O15" pad="G1"/>
<connect gate="SRAM" pin="I/O2" pad="C6"/>
<connect gate="SRAM" pin="I/O3" pad="D5"/>
<connect gate="SRAM" pin="I/O4" pad="E5"/>
<connect gate="SRAM" pin="I/O5" pad="F5"/>
<connect gate="SRAM" pin="I/O6" pad="F6"/>
<connect gate="SRAM" pin="I/O7" pad="G6"/>
<connect gate="SRAM" pin="I/O8" pad="B1"/>
<connect gate="SRAM" pin="I/O9" pad="C1"/>
</connects>
<technologies>
<technology name="10"/>
</technologies>
</device>
<device name="CT" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="44"/>
<connect gate="SRAM" pin="A1" pad="43"/>
<connect gate="SRAM" pin="A10" pad="18"/>
<connect gate="SRAM" pin="A11" pad="5"/>
<connect gate="SRAM" pin="A12" pad="4"/>
<connect gate="SRAM" pin="A13" pad="3"/>
<connect gate="SRAM" pin="A14" pad="2"/>
<connect gate="SRAM" pin="A2" pad="42"/>
<connect gate="SRAM" pin="A3" pad="27"/>
<connect gate="SRAM" pin="A4" pad="26"/>
<connect gate="SRAM" pin="A5" pad="25"/>
<connect gate="SRAM" pin="A6" pad="24"/>
<connect gate="SRAM" pin="A7" pad="21"/>
<connect gate="SRAM" pin="A8" pad="20"/>
<connect gate="SRAM" pin="A9" pad="19"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="10"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS61WV3216DBLS-*" prefix="IC">
<description>&lt;b&gt;32k x 16 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
35ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="32KX16_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="38.1" y="0" addlevel="request"/>
</gates>
<devices>
<device name="T" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="44"/>
<connect gate="SRAM" pin="A1" pad="43"/>
<connect gate="SRAM" pin="A10" pad="18"/>
<connect gate="SRAM" pin="A11" pad="5"/>
<connect gate="SRAM" pin="A12" pad="4"/>
<connect gate="SRAM" pin="A13" pad="3"/>
<connect gate="SRAM" pin="A14" pad="2"/>
<connect gate="SRAM" pin="A2" pad="42"/>
<connect gate="SRAM" pin="A3" pad="27"/>
<connect gate="SRAM" pin="A4" pad="26"/>
<connect gate="SRAM" pin="A5" pad="25"/>
<connect gate="SRAM" pin="A6" pad="24"/>
<connect gate="SRAM" pin="A7" pad="21"/>
<connect gate="SRAM" pin="A8" pad="20"/>
<connect gate="SRAM" pin="A9" pad="19"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="35"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS61WV3216BLL-*" prefix="IC">
<description>&lt;b&gt;32k x 16 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
12ns access time&lt;br&gt;
3.3V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="32KX16_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="38.1" y="0" addlevel="request"/>
</gates>
<devices>
<device name="B" package="TFBGA48_6X8">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!LB" pad="A1"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!UB" pad="B2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C5"/>
<connect gate="SRAM" pin="I/O10" pad="C2"/>
<connect gate="SRAM" pin="I/O11" pad="D2"/>
<connect gate="SRAM" pin="I/O12" pad="E2"/>
<connect gate="SRAM" pin="I/O13" pad="F2"/>
<connect gate="SRAM" pin="I/O14" pad="F1"/>
<connect gate="SRAM" pin="I/O15" pad="G1"/>
<connect gate="SRAM" pin="I/O2" pad="C6"/>
<connect gate="SRAM" pin="I/O3" pad="D5"/>
<connect gate="SRAM" pin="I/O4" pad="E5"/>
<connect gate="SRAM" pin="I/O5" pad="F5"/>
<connect gate="SRAM" pin="I/O6" pad="F6"/>
<connect gate="SRAM" pin="I/O7" pad="G6"/>
<connect gate="SRAM" pin="I/O8" pad="B1"/>
<connect gate="SRAM" pin="I/O9" pad="C1"/>
</connects>
<technologies>
<technology name="12"/>
</technologies>
</device>
<device name="T" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="44"/>
<connect gate="SRAM" pin="A1" pad="43"/>
<connect gate="SRAM" pin="A10" pad="18"/>
<connect gate="SRAM" pin="A11" pad="5"/>
<connect gate="SRAM" pin="A12" pad="4"/>
<connect gate="SRAM" pin="A13" pad="3"/>
<connect gate="SRAM" pin="A14" pad="2"/>
<connect gate="SRAM" pin="A2" pad="42"/>
<connect gate="SRAM" pin="A3" pad="27"/>
<connect gate="SRAM" pin="A4" pad="26"/>
<connect gate="SRAM" pin="A5" pad="25"/>
<connect gate="SRAM" pin="A6" pad="24"/>
<connect gate="SRAM" pin="A7" pad="21"/>
<connect gate="SRAM" pin="A8" pad="20"/>
<connect gate="SRAM" pin="A9" pad="19"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="12"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS64WV3216BLL-*" prefix="IC">
<description>&lt;b&gt;32k x 16 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
15ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="32KX16_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="33.02" y="0" addlevel="request"/>
</gates>
<devices>
<device name="T" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="44"/>
<connect gate="SRAM" pin="A1" pad="43"/>
<connect gate="SRAM" pin="A10" pad="18"/>
<connect gate="SRAM" pin="A11" pad="5"/>
<connect gate="SRAM" pin="A12" pad="4"/>
<connect gate="SRAM" pin="A13" pad="3"/>
<connect gate="SRAM" pin="A14" pad="2"/>
<connect gate="SRAM" pin="A2" pad="42"/>
<connect gate="SRAM" pin="A3" pad="27"/>
<connect gate="SRAM" pin="A4" pad="26"/>
<connect gate="SRAM" pin="A5" pad="25"/>
<connect gate="SRAM" pin="A6" pad="24"/>
<connect gate="SRAM" pin="A7" pad="21"/>
<connect gate="SRAM" pin="A8" pad="20"/>
<connect gate="SRAM" pin="A9" pad="19"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="15"/>
</technologies>
</device>
<device name="CT" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="44"/>
<connect gate="SRAM" pin="A1" pad="43"/>
<connect gate="SRAM" pin="A10" pad="18"/>
<connect gate="SRAM" pin="A11" pad="5"/>
<connect gate="SRAM" pin="A12" pad="4"/>
<connect gate="SRAM" pin="A13" pad="3"/>
<connect gate="SRAM" pin="A14" pad="2"/>
<connect gate="SRAM" pin="A2" pad="42"/>
<connect gate="SRAM" pin="A3" pad="27"/>
<connect gate="SRAM" pin="A4" pad="26"/>
<connect gate="SRAM" pin="A5" pad="25"/>
<connect gate="SRAM" pin="A6" pad="24"/>
<connect gate="SRAM" pin="A7" pad="21"/>
<connect gate="SRAM" pin="A8" pad="20"/>
<connect gate="SRAM" pin="A9" pad="19"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="15"/>
</technologies>
</device>
<device name="B" package="TFBGA48_6X8">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!LB" pad="A1"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!UB" pad="B2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C5"/>
<connect gate="SRAM" pin="I/O10" pad="C2"/>
<connect gate="SRAM" pin="I/O11" pad="D2"/>
<connect gate="SRAM" pin="I/O12" pad="E2"/>
<connect gate="SRAM" pin="I/O13" pad="F2"/>
<connect gate="SRAM" pin="I/O14" pad="F1"/>
<connect gate="SRAM" pin="I/O15" pad="G1"/>
<connect gate="SRAM" pin="I/O2" pad="C6"/>
<connect gate="SRAM" pin="I/O3" pad="D5"/>
<connect gate="SRAM" pin="I/O4" pad="E5"/>
<connect gate="SRAM" pin="I/O5" pad="F5"/>
<connect gate="SRAM" pin="I/O6" pad="F6"/>
<connect gate="SRAM" pin="I/O7" pad="G6"/>
<connect gate="SRAM" pin="I/O8" pad="B1"/>
<connect gate="SRAM" pin="I/O9" pad="C1"/>
</connects>
<technologies>
<technology name="15"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS61C6416AL-*" prefix="IC">
<description>&lt;b&gt;64k x 16 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
12ns access time&lt;br&gt;
5V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="64KX16_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="35.56" y="0" addlevel="request"/>
</gates>
<devices>
<device name="K" package="SOJ44-400MIL">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="44"/>
<connect gate="SRAM" pin="A1" pad="43"/>
<connect gate="SRAM" pin="A10" pad="18"/>
<connect gate="SRAM" pin="A11" pad="5"/>
<connect gate="SRAM" pin="A12" pad="4"/>
<connect gate="SRAM" pin="A13" pad="3"/>
<connect gate="SRAM" pin="A14" pad="2"/>
<connect gate="SRAM" pin="A15" pad="1"/>
<connect gate="SRAM" pin="A2" pad="42"/>
<connect gate="SRAM" pin="A3" pad="27"/>
<connect gate="SRAM" pin="A4" pad="26"/>
<connect gate="SRAM" pin="A5" pad="25"/>
<connect gate="SRAM" pin="A6" pad="24"/>
<connect gate="SRAM" pin="A7" pad="21"/>
<connect gate="SRAM" pin="A8" pad="20"/>
<connect gate="SRAM" pin="A9" pad="19"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="12"/>
</technologies>
</device>
<device name="T" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="44"/>
<connect gate="SRAM" pin="A1" pad="43"/>
<connect gate="SRAM" pin="A10" pad="18"/>
<connect gate="SRAM" pin="A11" pad="5"/>
<connect gate="SRAM" pin="A12" pad="4"/>
<connect gate="SRAM" pin="A13" pad="3"/>
<connect gate="SRAM" pin="A14" pad="2"/>
<connect gate="SRAM" pin="A15" pad="1"/>
<connect gate="SRAM" pin="A2" pad="42"/>
<connect gate="SRAM" pin="A3" pad="27"/>
<connect gate="SRAM" pin="A4" pad="26"/>
<connect gate="SRAM" pin="A5" pad="25"/>
<connect gate="SRAM" pin="A6" pad="24"/>
<connect gate="SRAM" pin="A7" pad="21"/>
<connect gate="SRAM" pin="A8" pad="20"/>
<connect gate="SRAM" pin="A9" pad="19"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="12"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS64C6416AL-*" prefix="IC">
<description>&lt;b&gt;64k x 16 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
15ns access time&lt;br&gt;
5V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="64KX16_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="33.02" y="0" addlevel="request"/>
</gates>
<devices>
<device name="K" package="SOJ44-400MIL">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="44"/>
<connect gate="SRAM" pin="A1" pad="43"/>
<connect gate="SRAM" pin="A10" pad="18"/>
<connect gate="SRAM" pin="A11" pad="5"/>
<connect gate="SRAM" pin="A12" pad="4"/>
<connect gate="SRAM" pin="A13" pad="3"/>
<connect gate="SRAM" pin="A14" pad="2"/>
<connect gate="SRAM" pin="A15" pad="1"/>
<connect gate="SRAM" pin="A2" pad="42"/>
<connect gate="SRAM" pin="A3" pad="27"/>
<connect gate="SRAM" pin="A4" pad="26"/>
<connect gate="SRAM" pin="A5" pad="25"/>
<connect gate="SRAM" pin="A6" pad="24"/>
<connect gate="SRAM" pin="A7" pad="21"/>
<connect gate="SRAM" pin="A8" pad="20"/>
<connect gate="SRAM" pin="A9" pad="19"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="15"/>
</technologies>
</device>
<device name="T" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="44"/>
<connect gate="SRAM" pin="A1" pad="43"/>
<connect gate="SRAM" pin="A10" pad="18"/>
<connect gate="SRAM" pin="A11" pad="5"/>
<connect gate="SRAM" pin="A12" pad="4"/>
<connect gate="SRAM" pin="A13" pad="3"/>
<connect gate="SRAM" pin="A14" pad="2"/>
<connect gate="SRAM" pin="A15" pad="1"/>
<connect gate="SRAM" pin="A2" pad="42"/>
<connect gate="SRAM" pin="A3" pad="27"/>
<connect gate="SRAM" pin="A4" pad="26"/>
<connect gate="SRAM" pin="A5" pad="25"/>
<connect gate="SRAM" pin="A6" pad="24"/>
<connect gate="SRAM" pin="A7" pad="21"/>
<connect gate="SRAM" pin="A8" pad="20"/>
<connect gate="SRAM" pin="A9" pad="19"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="15"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS62C6416AL-*" prefix="IC">
<description>&lt;b&gt;64k x 16 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
35ns access time&lt;br&gt;
5V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="64KX16_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="35.56" y="0" addlevel="request"/>
</gates>
<devices>
<device name="K" package="SOJ44-400MIL">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="44"/>
<connect gate="SRAM" pin="A1" pad="43"/>
<connect gate="SRAM" pin="A10" pad="18"/>
<connect gate="SRAM" pin="A11" pad="5"/>
<connect gate="SRAM" pin="A12" pad="4"/>
<connect gate="SRAM" pin="A13" pad="3"/>
<connect gate="SRAM" pin="A14" pad="2"/>
<connect gate="SRAM" pin="A15" pad="1"/>
<connect gate="SRAM" pin="A2" pad="42"/>
<connect gate="SRAM" pin="A3" pad="27"/>
<connect gate="SRAM" pin="A4" pad="26"/>
<connect gate="SRAM" pin="A5" pad="25"/>
<connect gate="SRAM" pin="A6" pad="24"/>
<connect gate="SRAM" pin="A7" pad="21"/>
<connect gate="SRAM" pin="A8" pad="20"/>
<connect gate="SRAM" pin="A9" pad="19"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="35"/>
</technologies>
</device>
<device name="T" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="44"/>
<connect gate="SRAM" pin="A1" pad="43"/>
<connect gate="SRAM" pin="A10" pad="18"/>
<connect gate="SRAM" pin="A11" pad="5"/>
<connect gate="SRAM" pin="A12" pad="4"/>
<connect gate="SRAM" pin="A13" pad="3"/>
<connect gate="SRAM" pin="A14" pad="2"/>
<connect gate="SRAM" pin="A15" pad="1"/>
<connect gate="SRAM" pin="A2" pad="42"/>
<connect gate="SRAM" pin="A3" pad="27"/>
<connect gate="SRAM" pin="A4" pad="26"/>
<connect gate="SRAM" pin="A5" pad="25"/>
<connect gate="SRAM" pin="A6" pad="24"/>
<connect gate="SRAM" pin="A7" pad="21"/>
<connect gate="SRAM" pin="A8" pad="20"/>
<connect gate="SRAM" pin="A9" pad="19"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="35"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS65C6416AL-*" prefix="IC">
<description>&lt;b&gt;64k x 16 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
45ns access time&lt;br&gt;
5V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="64KX16_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="35.56" y="0" addlevel="request"/>
</gates>
<devices>
<device name="K" package="SOJ44-400MIL">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="44"/>
<connect gate="SRAM" pin="A1" pad="43"/>
<connect gate="SRAM" pin="A10" pad="18"/>
<connect gate="SRAM" pin="A11" pad="5"/>
<connect gate="SRAM" pin="A12" pad="4"/>
<connect gate="SRAM" pin="A13" pad="3"/>
<connect gate="SRAM" pin="A14" pad="2"/>
<connect gate="SRAM" pin="A15" pad="1"/>
<connect gate="SRAM" pin="A2" pad="42"/>
<connect gate="SRAM" pin="A3" pad="27"/>
<connect gate="SRAM" pin="A4" pad="26"/>
<connect gate="SRAM" pin="A5" pad="25"/>
<connect gate="SRAM" pin="A6" pad="24"/>
<connect gate="SRAM" pin="A7" pad="21"/>
<connect gate="SRAM" pin="A8" pad="20"/>
<connect gate="SRAM" pin="A9" pad="19"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="45"/>
</technologies>
</device>
<device name="T" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="44"/>
<connect gate="SRAM" pin="A1" pad="43"/>
<connect gate="SRAM" pin="A10" pad="18"/>
<connect gate="SRAM" pin="A11" pad="5"/>
<connect gate="SRAM" pin="A12" pad="4"/>
<connect gate="SRAM" pin="A13" pad="3"/>
<connect gate="SRAM" pin="A14" pad="2"/>
<connect gate="SRAM" pin="A15" pad="1"/>
<connect gate="SRAM" pin="A2" pad="42"/>
<connect gate="SRAM" pin="A3" pad="27"/>
<connect gate="SRAM" pin="A4" pad="26"/>
<connect gate="SRAM" pin="A5" pad="25"/>
<connect gate="SRAM" pin="A6" pad="24"/>
<connect gate="SRAM" pin="A7" pad="21"/>
<connect gate="SRAM" pin="A8" pad="20"/>
<connect gate="SRAM" pin="A9" pad="19"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="45"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS62WV6416DALL-*" prefix="IC">
<description>&lt;b&gt;64k x 16 low voltage, ultra low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
55ns access time&lt;br&gt;
2.2V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="64KX16_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="35.56" y="-2.54" addlevel="request"/>
</gates>
<devices>
<device name="B" package="TFBGA48_6X8">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!LB" pad="A1"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!UB" pad="B2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="F4"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C5"/>
<connect gate="SRAM" pin="I/O10" pad="C2"/>
<connect gate="SRAM" pin="I/O11" pad="D2"/>
<connect gate="SRAM" pin="I/O12" pad="E2"/>
<connect gate="SRAM" pin="I/O13" pad="F2"/>
<connect gate="SRAM" pin="I/O14" pad="F1"/>
<connect gate="SRAM" pin="I/O15" pad="G1"/>
<connect gate="SRAM" pin="I/O2" pad="C6"/>
<connect gate="SRAM" pin="I/O3" pad="D5"/>
<connect gate="SRAM" pin="I/O4" pad="E5"/>
<connect gate="SRAM" pin="I/O5" pad="F5"/>
<connect gate="SRAM" pin="I/O6" pad="F6"/>
<connect gate="SRAM" pin="I/O7" pad="G6"/>
<connect gate="SRAM" pin="I/O8" pad="B1"/>
<connect gate="SRAM" pin="I/O9" pad="C1"/>
</connects>
<technologies>
<technology name="55"/>
</technologies>
</device>
<device name="T" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="5"/>
<connect gate="SRAM" pin="A1" pad="4"/>
<connect gate="SRAM" pin="A10" pad="25"/>
<connect gate="SRAM" pin="A11" pad="24"/>
<connect gate="SRAM" pin="A12" pad="21"/>
<connect gate="SRAM" pin="A13" pad="20"/>
<connect gate="SRAM" pin="A14" pad="19"/>
<connect gate="SRAM" pin="A15" pad="18"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="2"/>
<connect gate="SRAM" pin="A4" pad="1"/>
<connect gate="SRAM" pin="A5" pad="44"/>
<connect gate="SRAM" pin="A6" pad="43"/>
<connect gate="SRAM" pin="A7" pad="42"/>
<connect gate="SRAM" pin="A8" pad="27"/>
<connect gate="SRAM" pin="A9" pad="26"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="55"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS62WV6416DBLL-*" prefix="IC">
<description>&lt;b&gt;64k x 16 low voltage, ultra low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
45ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="64KX16_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="35.56" y="0" addlevel="request"/>
</gates>
<devices>
<device name="B" package="TFBGA48_6X8">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!LB" pad="A1"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!UB" pad="B2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="F4"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C5"/>
<connect gate="SRAM" pin="I/O10" pad="C2"/>
<connect gate="SRAM" pin="I/O11" pad="D2"/>
<connect gate="SRAM" pin="I/O12" pad="E2"/>
<connect gate="SRAM" pin="I/O13" pad="F2"/>
<connect gate="SRAM" pin="I/O14" pad="F1"/>
<connect gate="SRAM" pin="I/O15" pad="G1"/>
<connect gate="SRAM" pin="I/O2" pad="C6"/>
<connect gate="SRAM" pin="I/O3" pad="D5"/>
<connect gate="SRAM" pin="I/O4" pad="E5"/>
<connect gate="SRAM" pin="I/O5" pad="F5"/>
<connect gate="SRAM" pin="I/O6" pad="F6"/>
<connect gate="SRAM" pin="I/O7" pad="G6"/>
<connect gate="SRAM" pin="I/O8" pad="B1"/>
<connect gate="SRAM" pin="I/O9" pad="C1"/>
</connects>
<technologies>
<technology name="45"/>
</technologies>
</device>
<device name="T" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="5"/>
<connect gate="SRAM" pin="A1" pad="4"/>
<connect gate="SRAM" pin="A10" pad="25"/>
<connect gate="SRAM" pin="A11" pad="24"/>
<connect gate="SRAM" pin="A12" pad="21"/>
<connect gate="SRAM" pin="A13" pad="20"/>
<connect gate="SRAM" pin="A14" pad="19"/>
<connect gate="SRAM" pin="A15" pad="18"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="2"/>
<connect gate="SRAM" pin="A4" pad="1"/>
<connect gate="SRAM" pin="A5" pad="44"/>
<connect gate="SRAM" pin="A6" pad="43"/>
<connect gate="SRAM" pin="A7" pad="42"/>
<connect gate="SRAM" pin="A8" pad="27"/>
<connect gate="SRAM" pin="A9" pad="26"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="45"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS62WV6416DBLL-*B2" prefix="IC">
<description>&lt;b&gt;64k x 16 low voltage, ultra low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
45ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="64KX16_TYP2" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="38.1" y="0" addlevel="request"/>
</gates>
<devices>
<device name="" package="TFBGA48_6X8">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!LB" pad="A1"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!UB" pad="B2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="F4"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="CE2" pad="A6"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C5"/>
<connect gate="SRAM" pin="I/O10" pad="C2"/>
<connect gate="SRAM" pin="I/O11" pad="D2"/>
<connect gate="SRAM" pin="I/O12" pad="E2"/>
<connect gate="SRAM" pin="I/O13" pad="F2"/>
<connect gate="SRAM" pin="I/O14" pad="F1"/>
<connect gate="SRAM" pin="I/O15" pad="G1"/>
<connect gate="SRAM" pin="I/O2" pad="C6"/>
<connect gate="SRAM" pin="I/O3" pad="D5"/>
<connect gate="SRAM" pin="I/O4" pad="E5"/>
<connect gate="SRAM" pin="I/O5" pad="F5"/>
<connect gate="SRAM" pin="I/O6" pad="F6"/>
<connect gate="SRAM" pin="I/O7" pad="G6"/>
<connect gate="SRAM" pin="I/O8" pad="B1"/>
<connect gate="SRAM" pin="I/O9" pad="C1"/>
</connects>
<technologies>
<technology name="45"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS65WV6416DBLL-*" prefix="IC">
<description>&lt;b&gt;64k x 16 low voltage, ultra low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
45ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="64KX16_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="33.02" y="0" addlevel="request"/>
</gates>
<devices>
<device name="B" package="TFBGA48_6X8">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!LB" pad="A1"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!UB" pad="B2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="F4"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C5"/>
<connect gate="SRAM" pin="I/O10" pad="C2"/>
<connect gate="SRAM" pin="I/O11" pad="D2"/>
<connect gate="SRAM" pin="I/O12" pad="E2"/>
<connect gate="SRAM" pin="I/O13" pad="F2"/>
<connect gate="SRAM" pin="I/O14" pad="F1"/>
<connect gate="SRAM" pin="I/O15" pad="G1"/>
<connect gate="SRAM" pin="I/O2" pad="C6"/>
<connect gate="SRAM" pin="I/O3" pad="D5"/>
<connect gate="SRAM" pin="I/O4" pad="E5"/>
<connect gate="SRAM" pin="I/O5" pad="F5"/>
<connect gate="SRAM" pin="I/O6" pad="F6"/>
<connect gate="SRAM" pin="I/O7" pad="G6"/>
<connect gate="SRAM" pin="I/O8" pad="B1"/>
<connect gate="SRAM" pin="I/O9" pad="C1"/>
</connects>
<technologies>
<technology name="45"/>
</technologies>
</device>
<device name="CT" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="5"/>
<connect gate="SRAM" pin="A1" pad="4"/>
<connect gate="SRAM" pin="A10" pad="25"/>
<connect gate="SRAM" pin="A11" pad="24"/>
<connect gate="SRAM" pin="A12" pad="21"/>
<connect gate="SRAM" pin="A13" pad="20"/>
<connect gate="SRAM" pin="A14" pad="19"/>
<connect gate="SRAM" pin="A15" pad="18"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="2"/>
<connect gate="SRAM" pin="A4" pad="1"/>
<connect gate="SRAM" pin="A5" pad="44"/>
<connect gate="SRAM" pin="A6" pad="43"/>
<connect gate="SRAM" pin="A7" pad="42"/>
<connect gate="SRAM" pin="A8" pad="27"/>
<connect gate="SRAM" pin="A9" pad="26"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="45"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS61WV6416DALL-*" prefix="IC">
<description>&lt;b&gt;64k x 16 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
20ns access time&lt;br&gt;
2.2V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="64KX16_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="35.56" y="0" addlevel="request"/>
</gates>
<devices>
<device name="B" package="TFBGA48_6X8">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!LB" pad="A1"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!UB" pad="B2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="F4"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C5"/>
<connect gate="SRAM" pin="I/O10" pad="C2"/>
<connect gate="SRAM" pin="I/O11" pad="D2"/>
<connect gate="SRAM" pin="I/O12" pad="E2"/>
<connect gate="SRAM" pin="I/O13" pad="F2"/>
<connect gate="SRAM" pin="I/O14" pad="F1"/>
<connect gate="SRAM" pin="I/O15" pad="G1"/>
<connect gate="SRAM" pin="I/O2" pad="C6"/>
<connect gate="SRAM" pin="I/O3" pad="D5"/>
<connect gate="SRAM" pin="I/O4" pad="E5"/>
<connect gate="SRAM" pin="I/O5" pad="F5"/>
<connect gate="SRAM" pin="I/O6" pad="F6"/>
<connect gate="SRAM" pin="I/O7" pad="G6"/>
<connect gate="SRAM" pin="I/O8" pad="B1"/>
<connect gate="SRAM" pin="I/O9" pad="C1"/>
</connects>
<technologies>
<technology name="20"/>
</technologies>
</device>
<device name="T" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="44"/>
<connect gate="SRAM" pin="A1" pad="43"/>
<connect gate="SRAM" pin="A10" pad="18"/>
<connect gate="SRAM" pin="A11" pad="5"/>
<connect gate="SRAM" pin="A12" pad="4"/>
<connect gate="SRAM" pin="A13" pad="3"/>
<connect gate="SRAM" pin="A14" pad="2"/>
<connect gate="SRAM" pin="A15" pad="1"/>
<connect gate="SRAM" pin="A2" pad="42"/>
<connect gate="SRAM" pin="A3" pad="27"/>
<connect gate="SRAM" pin="A4" pad="26"/>
<connect gate="SRAM" pin="A5" pad="25"/>
<connect gate="SRAM" pin="A6" pad="24"/>
<connect gate="SRAM" pin="A7" pad="21"/>
<connect gate="SRAM" pin="A8" pad="20"/>
<connect gate="SRAM" pin="A9" pad="19"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="20"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS61WV6416DBLL-*" prefix="IC">
<description>&lt;b&gt;64k x 16 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
8ns and 10ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="64KX16_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="38.1" y="0" addlevel="request"/>
</gates>
<devices>
<device name="B" package="TFBGA48_6X8">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!LB" pad="A1"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!UB" pad="B2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="F4"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C5"/>
<connect gate="SRAM" pin="I/O10" pad="C2"/>
<connect gate="SRAM" pin="I/O11" pad="D2"/>
<connect gate="SRAM" pin="I/O12" pad="E2"/>
<connect gate="SRAM" pin="I/O13" pad="F2"/>
<connect gate="SRAM" pin="I/O14" pad="F1"/>
<connect gate="SRAM" pin="I/O15" pad="G1"/>
<connect gate="SRAM" pin="I/O2" pad="C6"/>
<connect gate="SRAM" pin="I/O3" pad="D5"/>
<connect gate="SRAM" pin="I/O4" pad="E5"/>
<connect gate="SRAM" pin="I/O5" pad="F5"/>
<connect gate="SRAM" pin="I/O6" pad="F6"/>
<connect gate="SRAM" pin="I/O7" pad="G6"/>
<connect gate="SRAM" pin="I/O8" pad="B1"/>
<connect gate="SRAM" pin="I/O9" pad="C1"/>
</connects>
<technologies>
<technology name="10"/>
<technology name="8"/>
</technologies>
</device>
<device name="T" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="44"/>
<connect gate="SRAM" pin="A1" pad="43"/>
<connect gate="SRAM" pin="A10" pad="18"/>
<connect gate="SRAM" pin="A11" pad="5"/>
<connect gate="SRAM" pin="A12" pad="4"/>
<connect gate="SRAM" pin="A13" pad="3"/>
<connect gate="SRAM" pin="A14" pad="2"/>
<connect gate="SRAM" pin="A15" pad="1"/>
<connect gate="SRAM" pin="A2" pad="42"/>
<connect gate="SRAM" pin="A3" pad="27"/>
<connect gate="SRAM" pin="A4" pad="26"/>
<connect gate="SRAM" pin="A5" pad="25"/>
<connect gate="SRAM" pin="A6" pad="24"/>
<connect gate="SRAM" pin="A7" pad="21"/>
<connect gate="SRAM" pin="A8" pad="20"/>
<connect gate="SRAM" pin="A9" pad="19"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="10"/>
<technology name="8"/>
</technologies>
</device>
<device name="K" package="SOJ44-400MIL">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="44"/>
<connect gate="SRAM" pin="A1" pad="43"/>
<connect gate="SRAM" pin="A10" pad="18"/>
<connect gate="SRAM" pin="A11" pad="5"/>
<connect gate="SRAM" pin="A12" pad="4"/>
<connect gate="SRAM" pin="A13" pad="3"/>
<connect gate="SRAM" pin="A14" pad="2"/>
<connect gate="SRAM" pin="A15" pad="1"/>
<connect gate="SRAM" pin="A2" pad="42"/>
<connect gate="SRAM" pin="A3" pad="27"/>
<connect gate="SRAM" pin="A4" pad="26"/>
<connect gate="SRAM" pin="A5" pad="25"/>
<connect gate="SRAM" pin="A6" pad="24"/>
<connect gate="SRAM" pin="A7" pad="21"/>
<connect gate="SRAM" pin="A8" pad="20"/>
<connect gate="SRAM" pin="A9" pad="19"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="10"/>
<technology name="8"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS64WV6416DBLL-*" prefix="IC">
<description>&lt;b&gt;64k x 16 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
10ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="64KX16_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="35.56" y="0" addlevel="request"/>
</gates>
<devices>
<device name="B" package="TFBGA48_6X8">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!LB" pad="A1"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!UB" pad="B2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="F4"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C5"/>
<connect gate="SRAM" pin="I/O10" pad="C2"/>
<connect gate="SRAM" pin="I/O11" pad="D2"/>
<connect gate="SRAM" pin="I/O12" pad="E2"/>
<connect gate="SRAM" pin="I/O13" pad="F2"/>
<connect gate="SRAM" pin="I/O14" pad="F1"/>
<connect gate="SRAM" pin="I/O15" pad="G1"/>
<connect gate="SRAM" pin="I/O2" pad="C6"/>
<connect gate="SRAM" pin="I/O3" pad="D5"/>
<connect gate="SRAM" pin="I/O4" pad="E5"/>
<connect gate="SRAM" pin="I/O5" pad="F5"/>
<connect gate="SRAM" pin="I/O6" pad="F6"/>
<connect gate="SRAM" pin="I/O7" pad="G6"/>
<connect gate="SRAM" pin="I/O8" pad="B1"/>
<connect gate="SRAM" pin="I/O9" pad="C1"/>
</connects>
<technologies>
<technology name="10"/>
</technologies>
</device>
<device name="T" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="44"/>
<connect gate="SRAM" pin="A1" pad="43"/>
<connect gate="SRAM" pin="A10" pad="18"/>
<connect gate="SRAM" pin="A11" pad="5"/>
<connect gate="SRAM" pin="A12" pad="4"/>
<connect gate="SRAM" pin="A13" pad="3"/>
<connect gate="SRAM" pin="A14" pad="2"/>
<connect gate="SRAM" pin="A15" pad="1"/>
<connect gate="SRAM" pin="A2" pad="42"/>
<connect gate="SRAM" pin="A3" pad="27"/>
<connect gate="SRAM" pin="A4" pad="26"/>
<connect gate="SRAM" pin="A5" pad="25"/>
<connect gate="SRAM" pin="A6" pad="24"/>
<connect gate="SRAM" pin="A7" pad="21"/>
<connect gate="SRAM" pin="A8" pad="20"/>
<connect gate="SRAM" pin="A9" pad="19"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="10"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS61WV6416DBLS-*" prefix="IC">
<description>&lt;b&gt;64k x 16 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
35ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="64KX16_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="35.56" y="0" addlevel="request"/>
</gates>
<devices>
<device name="T" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="44"/>
<connect gate="SRAM" pin="A1" pad="43"/>
<connect gate="SRAM" pin="A10" pad="18"/>
<connect gate="SRAM" pin="A11" pad="5"/>
<connect gate="SRAM" pin="A12" pad="4"/>
<connect gate="SRAM" pin="A13" pad="3"/>
<connect gate="SRAM" pin="A14" pad="2"/>
<connect gate="SRAM" pin="A15" pad="1"/>
<connect gate="SRAM" pin="A2" pad="42"/>
<connect gate="SRAM" pin="A3" pad="27"/>
<connect gate="SRAM" pin="A4" pad="26"/>
<connect gate="SRAM" pin="A5" pad="25"/>
<connect gate="SRAM" pin="A6" pad="24"/>
<connect gate="SRAM" pin="A7" pad="21"/>
<connect gate="SRAM" pin="A8" pad="20"/>
<connect gate="SRAM" pin="A9" pad="19"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="35"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS61WV6416EEBLL-*" prefix="IC">
<description>&lt;b&gt;64k x 16 high- speed CMOS static RAM with ECC&lt;/b&gt;&lt;p&gt;
8ns and 10ns access time&lt;br&gt;
2.2V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="64KX16_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="35.56" y="0" addlevel="request"/>
</gates>
<devices>
<device name="B" package="TFBGA48_6X8">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!LB" pad="A1"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!UB" pad="B2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="F4"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C5"/>
<connect gate="SRAM" pin="I/O10" pad="C2"/>
<connect gate="SRAM" pin="I/O11" pad="D2"/>
<connect gate="SRAM" pin="I/O12" pad="E2"/>
<connect gate="SRAM" pin="I/O13" pad="F2"/>
<connect gate="SRAM" pin="I/O14" pad="F1"/>
<connect gate="SRAM" pin="I/O15" pad="G1"/>
<connect gate="SRAM" pin="I/O2" pad="C6"/>
<connect gate="SRAM" pin="I/O3" pad="D5"/>
<connect gate="SRAM" pin="I/O4" pad="E5"/>
<connect gate="SRAM" pin="I/O5" pad="F5"/>
<connect gate="SRAM" pin="I/O6" pad="F6"/>
<connect gate="SRAM" pin="I/O7" pad="G6"/>
<connect gate="SRAM" pin="I/O8" pad="B1"/>
<connect gate="SRAM" pin="I/O9" pad="C1"/>
</connects>
<technologies>
<technology name="10"/>
<technology name="8"/>
</technologies>
</device>
<device name="T" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="44"/>
<connect gate="SRAM" pin="A1" pad="43"/>
<connect gate="SRAM" pin="A10" pad="18"/>
<connect gate="SRAM" pin="A11" pad="5"/>
<connect gate="SRAM" pin="A12" pad="4"/>
<connect gate="SRAM" pin="A13" pad="3"/>
<connect gate="SRAM" pin="A14" pad="2"/>
<connect gate="SRAM" pin="A15" pad="1"/>
<connect gate="SRAM" pin="A2" pad="42"/>
<connect gate="SRAM" pin="A3" pad="27"/>
<connect gate="SRAM" pin="A4" pad="26"/>
<connect gate="SRAM" pin="A5" pad="25"/>
<connect gate="SRAM" pin="A6" pad="24"/>
<connect gate="SRAM" pin="A7" pad="21"/>
<connect gate="SRAM" pin="A8" pad="20"/>
<connect gate="SRAM" pin="A9" pad="19"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="10"/>
<technology name="8"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS64WV6416EEBLL-*" prefix="IC">
<description>&lt;b&gt;64k x 16 high- speed CMOS static RAM with ECC&lt;/b&gt;&lt;p&gt;
8ns and 10ns access time&lt;br&gt;
2.2V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="64KX16_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="38.1" y="0" addlevel="request"/>
</gates>
<devices>
<device name="B" package="TFBGA48_6X8">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!LB" pad="A1"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!UB" pad="B2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="F4"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C5"/>
<connect gate="SRAM" pin="I/O10" pad="C2"/>
<connect gate="SRAM" pin="I/O11" pad="D2"/>
<connect gate="SRAM" pin="I/O12" pad="E2"/>
<connect gate="SRAM" pin="I/O13" pad="F2"/>
<connect gate="SRAM" pin="I/O14" pad="F1"/>
<connect gate="SRAM" pin="I/O15" pad="G1"/>
<connect gate="SRAM" pin="I/O2" pad="C6"/>
<connect gate="SRAM" pin="I/O3" pad="D5"/>
<connect gate="SRAM" pin="I/O4" pad="E5"/>
<connect gate="SRAM" pin="I/O5" pad="F5"/>
<connect gate="SRAM" pin="I/O6" pad="F6"/>
<connect gate="SRAM" pin="I/O7" pad="G6"/>
<connect gate="SRAM" pin="I/O8" pad="B1"/>
<connect gate="SRAM" pin="I/O9" pad="C1"/>
</connects>
<technologies>
<technology name="10"/>
<technology name="8"/>
</technologies>
</device>
<device name="CT" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="44"/>
<connect gate="SRAM" pin="A1" pad="43"/>
<connect gate="SRAM" pin="A10" pad="18"/>
<connect gate="SRAM" pin="A11" pad="5"/>
<connect gate="SRAM" pin="A12" pad="4"/>
<connect gate="SRAM" pin="A13" pad="3"/>
<connect gate="SRAM" pin="A14" pad="2"/>
<connect gate="SRAM" pin="A15" pad="1"/>
<connect gate="SRAM" pin="A2" pad="42"/>
<connect gate="SRAM" pin="A3" pad="27"/>
<connect gate="SRAM" pin="A4" pad="26"/>
<connect gate="SRAM" pin="A5" pad="25"/>
<connect gate="SRAM" pin="A6" pad="24"/>
<connect gate="SRAM" pin="A7" pad="21"/>
<connect gate="SRAM" pin="A8" pad="20"/>
<connect gate="SRAM" pin="A9" pad="19"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="10"/>
<technology name="8"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS64LV6416L-*" prefix="IC">
<description>&lt;b&gt;64k x 16 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
10ns and 12ns access time&lt;br&gt;
3.3V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="64KX16_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="35.56" y="0" addlevel="request"/>
</gates>
<devices>
<device name="B" package="TFBGA48_6X8">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!LB" pad="A1"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!UB" pad="B2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="F4"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C5"/>
<connect gate="SRAM" pin="I/O10" pad="C2"/>
<connect gate="SRAM" pin="I/O11" pad="D2"/>
<connect gate="SRAM" pin="I/O12" pad="E2"/>
<connect gate="SRAM" pin="I/O13" pad="F2"/>
<connect gate="SRAM" pin="I/O14" pad="F1"/>
<connect gate="SRAM" pin="I/O15" pad="G1"/>
<connect gate="SRAM" pin="I/O2" pad="C6"/>
<connect gate="SRAM" pin="I/O3" pad="D5"/>
<connect gate="SRAM" pin="I/O4" pad="E5"/>
<connect gate="SRAM" pin="I/O5" pad="F5"/>
<connect gate="SRAM" pin="I/O6" pad="F6"/>
<connect gate="SRAM" pin="I/O7" pad="G6"/>
<connect gate="SRAM" pin="I/O8" pad="B1"/>
<connect gate="SRAM" pin="I/O9" pad="C1"/>
</connects>
<technologies>
<technology name="10"/>
<technology name="12"/>
</technologies>
</device>
<device name="T" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="44"/>
<connect gate="SRAM" pin="A1" pad="43"/>
<connect gate="SRAM" pin="A10" pad="18"/>
<connect gate="SRAM" pin="A11" pad="5"/>
<connect gate="SRAM" pin="A12" pad="4"/>
<connect gate="SRAM" pin="A13" pad="3"/>
<connect gate="SRAM" pin="A14" pad="2"/>
<connect gate="SRAM" pin="A15" pad="1"/>
<connect gate="SRAM" pin="A2" pad="42"/>
<connect gate="SRAM" pin="A3" pad="27"/>
<connect gate="SRAM" pin="A4" pad="26"/>
<connect gate="SRAM" pin="A5" pad="25"/>
<connect gate="SRAM" pin="A6" pad="24"/>
<connect gate="SRAM" pin="A7" pad="21"/>
<connect gate="SRAM" pin="A8" pad="20"/>
<connect gate="SRAM" pin="A9" pad="19"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="10"/>
<technology name="12"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS61WV6416BLL-*" prefix="IC">
<description>&lt;b&gt;64k x 16 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
12ns access time&lt;br&gt;
3.3V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="64KX16_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="33.02" y="0" addlevel="request"/>
</gates>
<devices>
<device name="K" package="SOJ44-400MIL">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="44"/>
<connect gate="SRAM" pin="A1" pad="43"/>
<connect gate="SRAM" pin="A10" pad="18"/>
<connect gate="SRAM" pin="A11" pad="5"/>
<connect gate="SRAM" pin="A12" pad="4"/>
<connect gate="SRAM" pin="A13" pad="3"/>
<connect gate="SRAM" pin="A14" pad="2"/>
<connect gate="SRAM" pin="A15" pad="1"/>
<connect gate="SRAM" pin="A2" pad="42"/>
<connect gate="SRAM" pin="A3" pad="27"/>
<connect gate="SRAM" pin="A4" pad="26"/>
<connect gate="SRAM" pin="A5" pad="25"/>
<connect gate="SRAM" pin="A6" pad="24"/>
<connect gate="SRAM" pin="A7" pad="21"/>
<connect gate="SRAM" pin="A8" pad="20"/>
<connect gate="SRAM" pin="A9" pad="19"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="12"/>
</technologies>
</device>
<device name="B" package="TFBGA48_6X8">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!LB" pad="A1"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!UB" pad="B2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="F4"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C5"/>
<connect gate="SRAM" pin="I/O10" pad="C2"/>
<connect gate="SRAM" pin="I/O11" pad="D2"/>
<connect gate="SRAM" pin="I/O12" pad="E2"/>
<connect gate="SRAM" pin="I/O13" pad="F2"/>
<connect gate="SRAM" pin="I/O14" pad="F1"/>
<connect gate="SRAM" pin="I/O15" pad="G1"/>
<connect gate="SRAM" pin="I/O2" pad="C6"/>
<connect gate="SRAM" pin="I/O3" pad="D5"/>
<connect gate="SRAM" pin="I/O4" pad="E5"/>
<connect gate="SRAM" pin="I/O5" pad="F5"/>
<connect gate="SRAM" pin="I/O6" pad="F6"/>
<connect gate="SRAM" pin="I/O7" pad="G6"/>
<connect gate="SRAM" pin="I/O8" pad="B1"/>
<connect gate="SRAM" pin="I/O9" pad="C1"/>
</connects>
<technologies>
<technology name="12"/>
</technologies>
</device>
<device name="T" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="44"/>
<connect gate="SRAM" pin="A1" pad="43"/>
<connect gate="SRAM" pin="A10" pad="18"/>
<connect gate="SRAM" pin="A11" pad="5"/>
<connect gate="SRAM" pin="A12" pad="4"/>
<connect gate="SRAM" pin="A13" pad="3"/>
<connect gate="SRAM" pin="A14" pad="2"/>
<connect gate="SRAM" pin="A15" pad="1"/>
<connect gate="SRAM" pin="A2" pad="42"/>
<connect gate="SRAM" pin="A3" pad="27"/>
<connect gate="SRAM" pin="A4" pad="26"/>
<connect gate="SRAM" pin="A5" pad="25"/>
<connect gate="SRAM" pin="A6" pad="24"/>
<connect gate="SRAM" pin="A7" pad="21"/>
<connect gate="SRAM" pin="A8" pad="20"/>
<connect gate="SRAM" pin="A9" pad="19"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="12"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS64WV6416BLL-*" prefix="IC">
<description>&lt;b&gt;64k x 16 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
15ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="64KX16_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="33.02" y="0" addlevel="request"/>
</gates>
<devices>
<device name="B" package="TFBGA48_6X8">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!LB" pad="A1"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!UB" pad="B2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="F4"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C5"/>
<connect gate="SRAM" pin="I/O10" pad="C2"/>
<connect gate="SRAM" pin="I/O11" pad="D2"/>
<connect gate="SRAM" pin="I/O12" pad="E2"/>
<connect gate="SRAM" pin="I/O13" pad="F2"/>
<connect gate="SRAM" pin="I/O14" pad="F1"/>
<connect gate="SRAM" pin="I/O15" pad="G1"/>
<connect gate="SRAM" pin="I/O2" pad="C6"/>
<connect gate="SRAM" pin="I/O3" pad="D5"/>
<connect gate="SRAM" pin="I/O4" pad="E5"/>
<connect gate="SRAM" pin="I/O5" pad="F5"/>
<connect gate="SRAM" pin="I/O6" pad="F6"/>
<connect gate="SRAM" pin="I/O7" pad="G6"/>
<connect gate="SRAM" pin="I/O8" pad="B1"/>
<connect gate="SRAM" pin="I/O9" pad="C1"/>
</connects>
<technologies>
<technology name="15"/>
</technologies>
</device>
<device name="T" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="44"/>
<connect gate="SRAM" pin="A1" pad="43"/>
<connect gate="SRAM" pin="A10" pad="18"/>
<connect gate="SRAM" pin="A11" pad="5"/>
<connect gate="SRAM" pin="A12" pad="4"/>
<connect gate="SRAM" pin="A13" pad="3"/>
<connect gate="SRAM" pin="A14" pad="2"/>
<connect gate="SRAM" pin="A15" pad="1"/>
<connect gate="SRAM" pin="A2" pad="42"/>
<connect gate="SRAM" pin="A3" pad="27"/>
<connect gate="SRAM" pin="A4" pad="26"/>
<connect gate="SRAM" pin="A5" pad="25"/>
<connect gate="SRAM" pin="A6" pad="24"/>
<connect gate="SRAM" pin="A7" pad="21"/>
<connect gate="SRAM" pin="A8" pad="20"/>
<connect gate="SRAM" pin="A9" pad="19"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="15"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS62WV12816DALL-*B2" prefix="IC">
<description>&lt;b&gt;128k x 16 low voltage, ultra low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
55ns access time&lt;br&gt;
2.2V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="128KX16_TYP2" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="35.56" y="0" addlevel="request"/>
</gates>
<devices>
<device name="" package="TFBGA48_6X8">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!LB" pad="A1"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!UB" pad="B2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="F4"/>
<connect gate="SRAM" pin="A16" pad="E4"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="CE2" pad="A6"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C5"/>
<connect gate="SRAM" pin="I/O10" pad="C2"/>
<connect gate="SRAM" pin="I/O11" pad="D2"/>
<connect gate="SRAM" pin="I/O12" pad="E2"/>
<connect gate="SRAM" pin="I/O13" pad="F2"/>
<connect gate="SRAM" pin="I/O14" pad="F1"/>
<connect gate="SRAM" pin="I/O15" pad="G1"/>
<connect gate="SRAM" pin="I/O2" pad="C6"/>
<connect gate="SRAM" pin="I/O3" pad="D5"/>
<connect gate="SRAM" pin="I/O4" pad="E5"/>
<connect gate="SRAM" pin="I/O5" pad="F5"/>
<connect gate="SRAM" pin="I/O6" pad="F6"/>
<connect gate="SRAM" pin="I/O7" pad="G6"/>
<connect gate="SRAM" pin="I/O8" pad="B1"/>
<connect gate="SRAM" pin="I/O9" pad="C1"/>
</connects>
<technologies>
<technology name="55"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS62WV12816DALL-*" prefix="IC">
<description>&lt;b&gt;128k x 16 low voltage, ultra low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
55ns access time&lt;br&gt;
2.2V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="128KX16_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="35.56" y="0" addlevel="request"/>
</gates>
<devices>
<device name="B" package="TFBGA48_6X8">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!LB" pad="A1"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!UB" pad="B2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="F4"/>
<connect gate="SRAM" pin="A16" pad="E4"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C5"/>
<connect gate="SRAM" pin="I/O10" pad="C2"/>
<connect gate="SRAM" pin="I/O11" pad="D2"/>
<connect gate="SRAM" pin="I/O12" pad="E2"/>
<connect gate="SRAM" pin="I/O13" pad="F2"/>
<connect gate="SRAM" pin="I/O14" pad="F1"/>
<connect gate="SRAM" pin="I/O15" pad="G1"/>
<connect gate="SRAM" pin="I/O2" pad="C6"/>
<connect gate="SRAM" pin="I/O3" pad="D5"/>
<connect gate="SRAM" pin="I/O4" pad="E5"/>
<connect gate="SRAM" pin="I/O5" pad="F5"/>
<connect gate="SRAM" pin="I/O6" pad="F6"/>
<connect gate="SRAM" pin="I/O7" pad="G6"/>
<connect gate="SRAM" pin="I/O8" pad="B1"/>
<connect gate="SRAM" pin="I/O9" pad="C1"/>
</connects>
<technologies>
<technology name="55"/>
</technologies>
</device>
<device name="T" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="5"/>
<connect gate="SRAM" pin="A1" pad="4"/>
<connect gate="SRAM" pin="A10" pad="25"/>
<connect gate="SRAM" pin="A11" pad="24"/>
<connect gate="SRAM" pin="A12" pad="22"/>
<connect gate="SRAM" pin="A13" pad="21"/>
<connect gate="SRAM" pin="A14" pad="20"/>
<connect gate="SRAM" pin="A15" pad="19"/>
<connect gate="SRAM" pin="A16" pad="18"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="2"/>
<connect gate="SRAM" pin="A4" pad="1"/>
<connect gate="SRAM" pin="A5" pad="44"/>
<connect gate="SRAM" pin="A6" pad="43"/>
<connect gate="SRAM" pin="A7" pad="42"/>
<connect gate="SRAM" pin="A8" pad="27"/>
<connect gate="SRAM" pin="A9" pad="26"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="55"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS62WV12816DBLL-*B2" prefix="IC">
<description>&lt;b&gt;128k x 16 low voltage, ultra low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
35ns, 45ns and 55ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="128KX16_TYP2" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="35.56" y="0" addlevel="request"/>
</gates>
<devices>
<device name="" package="TFBGA48_6X8">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!LB" pad="A1"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!UB" pad="B2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="F4"/>
<connect gate="SRAM" pin="A16" pad="E4"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="CE2" pad="A6"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C5"/>
<connect gate="SRAM" pin="I/O10" pad="C2"/>
<connect gate="SRAM" pin="I/O11" pad="D2"/>
<connect gate="SRAM" pin="I/O12" pad="E2"/>
<connect gate="SRAM" pin="I/O13" pad="F2"/>
<connect gate="SRAM" pin="I/O14" pad="F1"/>
<connect gate="SRAM" pin="I/O15" pad="G1"/>
<connect gate="SRAM" pin="I/O2" pad="C6"/>
<connect gate="SRAM" pin="I/O3" pad="D5"/>
<connect gate="SRAM" pin="I/O4" pad="E5"/>
<connect gate="SRAM" pin="I/O5" pad="F5"/>
<connect gate="SRAM" pin="I/O6" pad="F6"/>
<connect gate="SRAM" pin="I/O7" pad="G6"/>
<connect gate="SRAM" pin="I/O8" pad="B1"/>
<connect gate="SRAM" pin="I/O9" pad="C1"/>
</connects>
<technologies>
<technology name="35"/>
<technology name="45"/>
<technology name="55"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS62WV12816DBLL-*" prefix="IC">
<description>&lt;b&gt;128k x 16 low voltage, ultra low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
35ns, 45ns and 55ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="128KX16_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="35.56" y="2.54" addlevel="request"/>
</gates>
<devices>
<device name="B" package="TFBGA48_6X8">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!LB" pad="A1"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!UB" pad="B2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="F4"/>
<connect gate="SRAM" pin="A16" pad="E4"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C5"/>
<connect gate="SRAM" pin="I/O10" pad="C2"/>
<connect gate="SRAM" pin="I/O11" pad="D2"/>
<connect gate="SRAM" pin="I/O12" pad="E2"/>
<connect gate="SRAM" pin="I/O13" pad="F2"/>
<connect gate="SRAM" pin="I/O14" pad="F1"/>
<connect gate="SRAM" pin="I/O15" pad="G1"/>
<connect gate="SRAM" pin="I/O2" pad="C6"/>
<connect gate="SRAM" pin="I/O3" pad="D5"/>
<connect gate="SRAM" pin="I/O4" pad="E5"/>
<connect gate="SRAM" pin="I/O5" pad="F5"/>
<connect gate="SRAM" pin="I/O6" pad="F6"/>
<connect gate="SRAM" pin="I/O7" pad="G6"/>
<connect gate="SRAM" pin="I/O8" pad="B1"/>
<connect gate="SRAM" pin="I/O9" pad="C1"/>
</connects>
<technologies>
<technology name="35"/>
<technology name="45"/>
<technology name="55"/>
</technologies>
</device>
<device name="T" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="5"/>
<connect gate="SRAM" pin="A1" pad="4"/>
<connect gate="SRAM" pin="A10" pad="25"/>
<connect gate="SRAM" pin="A11" pad="24"/>
<connect gate="SRAM" pin="A12" pad="22"/>
<connect gate="SRAM" pin="A13" pad="21"/>
<connect gate="SRAM" pin="A14" pad="20"/>
<connect gate="SRAM" pin="A15" pad="19"/>
<connect gate="SRAM" pin="A16" pad="18"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="2"/>
<connect gate="SRAM" pin="A4" pad="1"/>
<connect gate="SRAM" pin="A5" pad="44"/>
<connect gate="SRAM" pin="A6" pad="43"/>
<connect gate="SRAM" pin="A7" pad="42"/>
<connect gate="SRAM" pin="A8" pad="27"/>
<connect gate="SRAM" pin="A9" pad="26"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="35"/>
<technology name="45"/>
<technology name="55"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS65WV12816DBLL-*" prefix="IC">
<description>&lt;b&gt;128k x 16 low voltage, ultra low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
45ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="128KX16_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="33.02" y="0" addlevel="request"/>
</gates>
<devices>
<device name="B" package="TFBGA48_6X8">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!LB" pad="A1"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!UB" pad="B2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="F4"/>
<connect gate="SRAM" pin="A16" pad="E4"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C5"/>
<connect gate="SRAM" pin="I/O10" pad="C2"/>
<connect gate="SRAM" pin="I/O11" pad="D2"/>
<connect gate="SRAM" pin="I/O12" pad="E2"/>
<connect gate="SRAM" pin="I/O13" pad="F2"/>
<connect gate="SRAM" pin="I/O14" pad="F1"/>
<connect gate="SRAM" pin="I/O15" pad="G1"/>
<connect gate="SRAM" pin="I/O2" pad="C6"/>
<connect gate="SRAM" pin="I/O3" pad="D5"/>
<connect gate="SRAM" pin="I/O4" pad="E5"/>
<connect gate="SRAM" pin="I/O5" pad="F5"/>
<connect gate="SRAM" pin="I/O6" pad="F6"/>
<connect gate="SRAM" pin="I/O7" pad="G6"/>
<connect gate="SRAM" pin="I/O8" pad="B1"/>
<connect gate="SRAM" pin="I/O9" pad="C1"/>
</connects>
<technologies>
<technology name="45"/>
</technologies>
</device>
<device name="CT" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="5"/>
<connect gate="SRAM" pin="A1" pad="4"/>
<connect gate="SRAM" pin="A10" pad="25"/>
<connect gate="SRAM" pin="A11" pad="24"/>
<connect gate="SRAM" pin="A12" pad="22"/>
<connect gate="SRAM" pin="A13" pad="21"/>
<connect gate="SRAM" pin="A14" pad="20"/>
<connect gate="SRAM" pin="A15" pad="19"/>
<connect gate="SRAM" pin="A16" pad="18"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="2"/>
<connect gate="SRAM" pin="A4" pad="1"/>
<connect gate="SRAM" pin="A5" pad="44"/>
<connect gate="SRAM" pin="A6" pad="43"/>
<connect gate="SRAM" pin="A7" pad="42"/>
<connect gate="SRAM" pin="A8" pad="27"/>
<connect gate="SRAM" pin="A9" pad="26"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="45"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS61WV12816DBLL-*" prefix="IC">
<description>&lt;b&gt;128k x 16 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
10ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="128KX16_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="33.02" y="0" addlevel="request"/>
</gates>
<devices>
<device name="B" package="TFBGA48_6X8">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!LB" pad="A1"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!UB" pad="B2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="F4"/>
<connect gate="SRAM" pin="A16" pad="E4"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C5"/>
<connect gate="SRAM" pin="I/O10" pad="C2"/>
<connect gate="SRAM" pin="I/O11" pad="D2"/>
<connect gate="SRAM" pin="I/O12" pad="E2"/>
<connect gate="SRAM" pin="I/O13" pad="F2"/>
<connect gate="SRAM" pin="I/O14" pad="F1"/>
<connect gate="SRAM" pin="I/O15" pad="G1"/>
<connect gate="SRAM" pin="I/O2" pad="C6"/>
<connect gate="SRAM" pin="I/O3" pad="D5"/>
<connect gate="SRAM" pin="I/O4" pad="E5"/>
<connect gate="SRAM" pin="I/O5" pad="F5"/>
<connect gate="SRAM" pin="I/O6" pad="F6"/>
<connect gate="SRAM" pin="I/O7" pad="G6"/>
<connect gate="SRAM" pin="I/O8" pad="B1"/>
<connect gate="SRAM" pin="I/O9" pad="C1"/>
</connects>
<technologies>
<technology name="10"/>
</technologies>
</device>
<device name="T" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="5"/>
<connect gate="SRAM" pin="A1" pad="4"/>
<connect gate="SRAM" pin="A10" pad="25"/>
<connect gate="SRAM" pin="A11" pad="24"/>
<connect gate="SRAM" pin="A12" pad="22"/>
<connect gate="SRAM" pin="A13" pad="21"/>
<connect gate="SRAM" pin="A14" pad="20"/>
<connect gate="SRAM" pin="A15" pad="19"/>
<connect gate="SRAM" pin="A16" pad="18"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="2"/>
<connect gate="SRAM" pin="A4" pad="1"/>
<connect gate="SRAM" pin="A5" pad="44"/>
<connect gate="SRAM" pin="A6" pad="43"/>
<connect gate="SRAM" pin="A7" pad="42"/>
<connect gate="SRAM" pin="A8" pad="27"/>
<connect gate="SRAM" pin="A9" pad="26"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="10"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS61WV12816DALL-*" prefix="IC">
<description>&lt;b&gt;128k x 16 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
20ns access time&lt;br&gt;
2.2V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="128KX16_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="33.02" y="0" addlevel="request"/>
</gates>
<devices>
<device name="B" package="TFBGA48_6X8">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!LB" pad="A1"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!UB" pad="B2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="F4"/>
<connect gate="SRAM" pin="A16" pad="E4"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C5"/>
<connect gate="SRAM" pin="I/O10" pad="C2"/>
<connect gate="SRAM" pin="I/O11" pad="D2"/>
<connect gate="SRAM" pin="I/O12" pad="E2"/>
<connect gate="SRAM" pin="I/O13" pad="F2"/>
<connect gate="SRAM" pin="I/O14" pad="F1"/>
<connect gate="SRAM" pin="I/O15" pad="G1"/>
<connect gate="SRAM" pin="I/O2" pad="C6"/>
<connect gate="SRAM" pin="I/O3" pad="D5"/>
<connect gate="SRAM" pin="I/O4" pad="E5"/>
<connect gate="SRAM" pin="I/O5" pad="F5"/>
<connect gate="SRAM" pin="I/O6" pad="F6"/>
<connect gate="SRAM" pin="I/O7" pad="G6"/>
<connect gate="SRAM" pin="I/O8" pad="B1"/>
<connect gate="SRAM" pin="I/O9" pad="C1"/>
</connects>
<technologies>
<technology name="20"/>
</technologies>
</device>
<device name="T" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="5"/>
<connect gate="SRAM" pin="A1" pad="4"/>
<connect gate="SRAM" pin="A10" pad="25"/>
<connect gate="SRAM" pin="A11" pad="24"/>
<connect gate="SRAM" pin="A12" pad="22"/>
<connect gate="SRAM" pin="A13" pad="21"/>
<connect gate="SRAM" pin="A14" pad="20"/>
<connect gate="SRAM" pin="A15" pad="19"/>
<connect gate="SRAM" pin="A16" pad="18"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="2"/>
<connect gate="SRAM" pin="A4" pad="1"/>
<connect gate="SRAM" pin="A5" pad="44"/>
<connect gate="SRAM" pin="A6" pad="43"/>
<connect gate="SRAM" pin="A7" pad="42"/>
<connect gate="SRAM" pin="A8" pad="27"/>
<connect gate="SRAM" pin="A9" pad="26"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="20"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS61WV12816DBLS-*" prefix="IC">
<description>&lt;b&gt;128k x 16 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
35ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="128KX16_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="35.56" y="0" addlevel="request"/>
</gates>
<devices>
<device name="T" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="5"/>
<connect gate="SRAM" pin="A1" pad="4"/>
<connect gate="SRAM" pin="A10" pad="25"/>
<connect gate="SRAM" pin="A11" pad="24"/>
<connect gate="SRAM" pin="A12" pad="22"/>
<connect gate="SRAM" pin="A13" pad="21"/>
<connect gate="SRAM" pin="A14" pad="20"/>
<connect gate="SRAM" pin="A15" pad="19"/>
<connect gate="SRAM" pin="A16" pad="18"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="2"/>
<connect gate="SRAM" pin="A4" pad="1"/>
<connect gate="SRAM" pin="A5" pad="44"/>
<connect gate="SRAM" pin="A6" pad="43"/>
<connect gate="SRAM" pin="A7" pad="42"/>
<connect gate="SRAM" pin="A8" pad="27"/>
<connect gate="SRAM" pin="A9" pad="26"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="35"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS64WV12816DBLL-*" prefix="IC">
<description>&lt;b&gt;128k x 16 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
12ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="128KX16_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="35.56" y="0" addlevel="request"/>
</gates>
<devices>
<device name="B" package="TFBGA48_6X8">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!LB" pad="A1"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!UB" pad="B2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="F4"/>
<connect gate="SRAM" pin="A16" pad="E4"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C5"/>
<connect gate="SRAM" pin="I/O10" pad="C2"/>
<connect gate="SRAM" pin="I/O11" pad="D2"/>
<connect gate="SRAM" pin="I/O12" pad="E2"/>
<connect gate="SRAM" pin="I/O13" pad="F2"/>
<connect gate="SRAM" pin="I/O14" pad="F1"/>
<connect gate="SRAM" pin="I/O15" pad="G1"/>
<connect gate="SRAM" pin="I/O2" pad="C6"/>
<connect gate="SRAM" pin="I/O3" pad="D5"/>
<connect gate="SRAM" pin="I/O4" pad="E5"/>
<connect gate="SRAM" pin="I/O5" pad="F5"/>
<connect gate="SRAM" pin="I/O6" pad="F6"/>
<connect gate="SRAM" pin="I/O7" pad="G6"/>
<connect gate="SRAM" pin="I/O8" pad="B1"/>
<connect gate="SRAM" pin="I/O9" pad="C1"/>
</connects>
<technologies>
<technology name="12"/>
</technologies>
</device>
<device name="CT" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="5"/>
<connect gate="SRAM" pin="A1" pad="4"/>
<connect gate="SRAM" pin="A10" pad="25"/>
<connect gate="SRAM" pin="A11" pad="24"/>
<connect gate="SRAM" pin="A12" pad="22"/>
<connect gate="SRAM" pin="A13" pad="21"/>
<connect gate="SRAM" pin="A14" pad="20"/>
<connect gate="SRAM" pin="A15" pad="19"/>
<connect gate="SRAM" pin="A16" pad="18"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="2"/>
<connect gate="SRAM" pin="A4" pad="1"/>
<connect gate="SRAM" pin="A5" pad="44"/>
<connect gate="SRAM" pin="A6" pad="43"/>
<connect gate="SRAM" pin="A7" pad="42"/>
<connect gate="SRAM" pin="A8" pad="27"/>
<connect gate="SRAM" pin="A9" pad="26"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="12"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS61WV12816EDBLL-*" prefix="IC">
<description>&lt;b&gt;128k x 16 high- speed CMOS static RAM with ECC&lt;/b&gt;&lt;p&gt;
8ns and 10ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="128KX16_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="38.1" y="0" addlevel="request"/>
</gates>
<devices>
<device name="B" package="TFBGA48_6X8">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!LB" pad="A1"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!UB" pad="B2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="F4"/>
<connect gate="SRAM" pin="A16" pad="E4"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C5"/>
<connect gate="SRAM" pin="I/O10" pad="C2"/>
<connect gate="SRAM" pin="I/O11" pad="D2"/>
<connect gate="SRAM" pin="I/O12" pad="E2"/>
<connect gate="SRAM" pin="I/O13" pad="F2"/>
<connect gate="SRAM" pin="I/O14" pad="F1"/>
<connect gate="SRAM" pin="I/O15" pad="G1"/>
<connect gate="SRAM" pin="I/O2" pad="C6"/>
<connect gate="SRAM" pin="I/O3" pad="D5"/>
<connect gate="SRAM" pin="I/O4" pad="E5"/>
<connect gate="SRAM" pin="I/O5" pad="F5"/>
<connect gate="SRAM" pin="I/O6" pad="F6"/>
<connect gate="SRAM" pin="I/O7" pad="G6"/>
<connect gate="SRAM" pin="I/O8" pad="B1"/>
<connect gate="SRAM" pin="I/O9" pad="C1"/>
</connects>
<technologies>
<technology name="10"/>
<technology name="8"/>
</technologies>
</device>
<device name="T" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="5"/>
<connect gate="SRAM" pin="A1" pad="4"/>
<connect gate="SRAM" pin="A10" pad="25"/>
<connect gate="SRAM" pin="A11" pad="24"/>
<connect gate="SRAM" pin="A12" pad="22"/>
<connect gate="SRAM" pin="A13" pad="21"/>
<connect gate="SRAM" pin="A14" pad="20"/>
<connect gate="SRAM" pin="A15" pad="19"/>
<connect gate="SRAM" pin="A16" pad="18"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="2"/>
<connect gate="SRAM" pin="A4" pad="1"/>
<connect gate="SRAM" pin="A5" pad="44"/>
<connect gate="SRAM" pin="A6" pad="43"/>
<connect gate="SRAM" pin="A7" pad="42"/>
<connect gate="SRAM" pin="A8" pad="27"/>
<connect gate="SRAM" pin="A9" pad="26"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="10"/>
<technology name="8"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS64WV12816EDBLL-*" prefix="IC">
<description>&lt;b&gt;128k x 16 high- speed CMOS static RAM with ECC&lt;/b&gt;&lt;p&gt;
10ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="128KX16_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="35.56" y="0" addlevel="request"/>
</gates>
<devices>
<device name="B" package="TFBGA48_6X8">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!LB" pad="A1"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!UB" pad="B2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="F4"/>
<connect gate="SRAM" pin="A16" pad="E4"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C5"/>
<connect gate="SRAM" pin="I/O10" pad="C2"/>
<connect gate="SRAM" pin="I/O11" pad="D2"/>
<connect gate="SRAM" pin="I/O12" pad="E2"/>
<connect gate="SRAM" pin="I/O13" pad="F2"/>
<connect gate="SRAM" pin="I/O14" pad="F1"/>
<connect gate="SRAM" pin="I/O15" pad="G1"/>
<connect gate="SRAM" pin="I/O2" pad="C6"/>
<connect gate="SRAM" pin="I/O3" pad="D5"/>
<connect gate="SRAM" pin="I/O4" pad="E5"/>
<connect gate="SRAM" pin="I/O5" pad="F5"/>
<connect gate="SRAM" pin="I/O6" pad="F6"/>
<connect gate="SRAM" pin="I/O7" pad="G6"/>
<connect gate="SRAM" pin="I/O8" pad="B1"/>
<connect gate="SRAM" pin="I/O9" pad="C1"/>
</connects>
<technologies>
<technology name="10"/>
</technologies>
</device>
<device name="CT" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="5"/>
<connect gate="SRAM" pin="A1" pad="4"/>
<connect gate="SRAM" pin="A10" pad="25"/>
<connect gate="SRAM" pin="A11" pad="24"/>
<connect gate="SRAM" pin="A12" pad="22"/>
<connect gate="SRAM" pin="A13" pad="21"/>
<connect gate="SRAM" pin="A14" pad="20"/>
<connect gate="SRAM" pin="A15" pad="19"/>
<connect gate="SRAM" pin="A16" pad="18"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="2"/>
<connect gate="SRAM" pin="A4" pad="1"/>
<connect gate="SRAM" pin="A5" pad="44"/>
<connect gate="SRAM" pin="A6" pad="43"/>
<connect gate="SRAM" pin="A7" pad="42"/>
<connect gate="SRAM" pin="A8" pad="27"/>
<connect gate="SRAM" pin="A9" pad="26"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="10"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS65WV12816ALL-*B2" prefix="IC">
<description>&lt;b&gt;128k x 16 low voltage, ultra low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
70ns access time&lt;br&gt;
2.2V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="128KX16_TYP2" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="33.02" y="0" addlevel="request"/>
</gates>
<devices>
<device name="" package="TFBGA48_6X8">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!LB" pad="A1"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!UB" pad="B2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="F4"/>
<connect gate="SRAM" pin="A16" pad="E4"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="CE2" pad="A6"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C5"/>
<connect gate="SRAM" pin="I/O10" pad="C2"/>
<connect gate="SRAM" pin="I/O11" pad="D2"/>
<connect gate="SRAM" pin="I/O12" pad="E2"/>
<connect gate="SRAM" pin="I/O13" pad="F2"/>
<connect gate="SRAM" pin="I/O14" pad="F1"/>
<connect gate="SRAM" pin="I/O15" pad="G1"/>
<connect gate="SRAM" pin="I/O2" pad="C6"/>
<connect gate="SRAM" pin="I/O3" pad="D5"/>
<connect gate="SRAM" pin="I/O4" pad="E5"/>
<connect gate="SRAM" pin="I/O5" pad="F5"/>
<connect gate="SRAM" pin="I/O6" pad="F6"/>
<connect gate="SRAM" pin="I/O7" pad="G6"/>
<connect gate="SRAM" pin="I/O8" pad="B1"/>
<connect gate="SRAM" pin="I/O9" pad="C1"/>
</connects>
<technologies>
<technology name="70"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS65WV12816ALL-*" prefix="IC">
<description>&lt;b&gt;128k x 16 low voltage, ultra low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
70ns access time&lt;br&gt;
2.2V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="128KX16_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="33.02" y="0" addlevel="request"/>
</gates>
<devices>
<device name="B" package="TFBGA48_6X8">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!LB" pad="A1"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!UB" pad="B2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="F4"/>
<connect gate="SRAM" pin="A16" pad="E4"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C5"/>
<connect gate="SRAM" pin="I/O10" pad="C2"/>
<connect gate="SRAM" pin="I/O11" pad="D2"/>
<connect gate="SRAM" pin="I/O12" pad="E2"/>
<connect gate="SRAM" pin="I/O13" pad="F2"/>
<connect gate="SRAM" pin="I/O14" pad="F1"/>
<connect gate="SRAM" pin="I/O15" pad="G1"/>
<connect gate="SRAM" pin="I/O2" pad="C6"/>
<connect gate="SRAM" pin="I/O3" pad="D5"/>
<connect gate="SRAM" pin="I/O4" pad="E5"/>
<connect gate="SRAM" pin="I/O5" pad="F5"/>
<connect gate="SRAM" pin="I/O6" pad="F6"/>
<connect gate="SRAM" pin="I/O7" pad="G6"/>
<connect gate="SRAM" pin="I/O8" pad="B1"/>
<connect gate="SRAM" pin="I/O9" pad="C1"/>
</connects>
<technologies>
<technology name="70"/>
</technologies>
</device>
<device name="T" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="5"/>
<connect gate="SRAM" pin="A1" pad="4"/>
<connect gate="SRAM" pin="A10" pad="25"/>
<connect gate="SRAM" pin="A11" pad="24"/>
<connect gate="SRAM" pin="A12" pad="22"/>
<connect gate="SRAM" pin="A13" pad="21"/>
<connect gate="SRAM" pin="A14" pad="20"/>
<connect gate="SRAM" pin="A15" pad="19"/>
<connect gate="SRAM" pin="A16" pad="18"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="2"/>
<connect gate="SRAM" pin="A4" pad="1"/>
<connect gate="SRAM" pin="A5" pad="44"/>
<connect gate="SRAM" pin="A6" pad="43"/>
<connect gate="SRAM" pin="A7" pad="42"/>
<connect gate="SRAM" pin="A8" pad="27"/>
<connect gate="SRAM" pin="A9" pad="26"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="70"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS65WV12816BLL-*B2" prefix="IC">
<description>&lt;b&gt;128k x 16 low voltage, ultra low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
55ns and 70ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="128KX16_TYP2" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="33.02" y="0" addlevel="request"/>
</gates>
<devices>
<device name="" package="TFBGA48_6X8">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!LB" pad="A1"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!UB" pad="B2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="F4"/>
<connect gate="SRAM" pin="A16" pad="E4"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="CE2" pad="A6"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C5"/>
<connect gate="SRAM" pin="I/O10" pad="C2"/>
<connect gate="SRAM" pin="I/O11" pad="D2"/>
<connect gate="SRAM" pin="I/O12" pad="E2"/>
<connect gate="SRAM" pin="I/O13" pad="F2"/>
<connect gate="SRAM" pin="I/O14" pad="F1"/>
<connect gate="SRAM" pin="I/O15" pad="G1"/>
<connect gate="SRAM" pin="I/O2" pad="C6"/>
<connect gate="SRAM" pin="I/O3" pad="D5"/>
<connect gate="SRAM" pin="I/O4" pad="E5"/>
<connect gate="SRAM" pin="I/O5" pad="F5"/>
<connect gate="SRAM" pin="I/O6" pad="F6"/>
<connect gate="SRAM" pin="I/O7" pad="G6"/>
<connect gate="SRAM" pin="I/O8" pad="B1"/>
<connect gate="SRAM" pin="I/O9" pad="C1"/>
</connects>
<technologies>
<technology name="55"/>
<technology name="70"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS65WV12816BLL-*" prefix="IC">
<description>&lt;b&gt;128k x 16 low voltage, ultra low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
55ns and 70ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="128KX16_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="35.56" y="0" addlevel="request"/>
</gates>
<devices>
<device name="B" package="TFBGA48_6X8">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!LB" pad="A1"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!UB" pad="B2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="F4"/>
<connect gate="SRAM" pin="A16" pad="E4"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C5"/>
<connect gate="SRAM" pin="I/O10" pad="C2"/>
<connect gate="SRAM" pin="I/O11" pad="D2"/>
<connect gate="SRAM" pin="I/O12" pad="E2"/>
<connect gate="SRAM" pin="I/O13" pad="F2"/>
<connect gate="SRAM" pin="I/O14" pad="F1"/>
<connect gate="SRAM" pin="I/O15" pad="G1"/>
<connect gate="SRAM" pin="I/O2" pad="C6"/>
<connect gate="SRAM" pin="I/O3" pad="D5"/>
<connect gate="SRAM" pin="I/O4" pad="E5"/>
<connect gate="SRAM" pin="I/O5" pad="F5"/>
<connect gate="SRAM" pin="I/O6" pad="F6"/>
<connect gate="SRAM" pin="I/O7" pad="G6"/>
<connect gate="SRAM" pin="I/O8" pad="B1"/>
<connect gate="SRAM" pin="I/O9" pad="C1"/>
</connects>
<technologies>
<technology name="55"/>
<technology name="70"/>
</technologies>
</device>
<device name="T" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="5"/>
<connect gate="SRAM" pin="A1" pad="4"/>
<connect gate="SRAM" pin="A10" pad="25"/>
<connect gate="SRAM" pin="A11" pad="24"/>
<connect gate="SRAM" pin="A12" pad="22"/>
<connect gate="SRAM" pin="A13" pad="21"/>
<connect gate="SRAM" pin="A14" pad="20"/>
<connect gate="SRAM" pin="A15" pad="19"/>
<connect gate="SRAM" pin="A16" pad="18"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="2"/>
<connect gate="SRAM" pin="A4" pad="1"/>
<connect gate="SRAM" pin="A5" pad="44"/>
<connect gate="SRAM" pin="A6" pad="43"/>
<connect gate="SRAM" pin="A7" pad="42"/>
<connect gate="SRAM" pin="A8" pad="27"/>
<connect gate="SRAM" pin="A9" pad="26"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="55"/>
<technology name="70"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS62C25616BL-*" prefix="IC">
<description>&lt;b&gt;256k x 16 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
45ns access time&lt;br&gt;
5V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="256KX16_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="35.56" y="0" addlevel="request"/>
</gates>
<devices>
<device name="T" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="5"/>
<connect gate="SRAM" pin="A1" pad="4"/>
<connect gate="SRAM" pin="A10" pad="25"/>
<connect gate="SRAM" pin="A11" pad="24"/>
<connect gate="SRAM" pin="A12" pad="22"/>
<connect gate="SRAM" pin="A13" pad="21"/>
<connect gate="SRAM" pin="A14" pad="20"/>
<connect gate="SRAM" pin="A15" pad="19"/>
<connect gate="SRAM" pin="A16" pad="18"/>
<connect gate="SRAM" pin="A17" pad="23"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="2"/>
<connect gate="SRAM" pin="A4" pad="1"/>
<connect gate="SRAM" pin="A5" pad="44"/>
<connect gate="SRAM" pin="A6" pad="43"/>
<connect gate="SRAM" pin="A7" pad="42"/>
<connect gate="SRAM" pin="A8" pad="27"/>
<connect gate="SRAM" pin="A9" pad="26"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="45"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS65C25616BL-*" prefix="IC">
<description>&lt;b&gt;256k x 16 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
45ns access time&lt;br&gt;
5V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="256KX16_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="33.02" y="0" addlevel="request"/>
</gates>
<devices>
<device name="CT" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="5"/>
<connect gate="SRAM" pin="A1" pad="4"/>
<connect gate="SRAM" pin="A10" pad="25"/>
<connect gate="SRAM" pin="A11" pad="24"/>
<connect gate="SRAM" pin="A12" pad="22"/>
<connect gate="SRAM" pin="A13" pad="21"/>
<connect gate="SRAM" pin="A14" pad="20"/>
<connect gate="SRAM" pin="A15" pad="19"/>
<connect gate="SRAM" pin="A16" pad="18"/>
<connect gate="SRAM" pin="A17" pad="23"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="2"/>
<connect gate="SRAM" pin="A4" pad="1"/>
<connect gate="SRAM" pin="A5" pad="44"/>
<connect gate="SRAM" pin="A6" pad="43"/>
<connect gate="SRAM" pin="A7" pad="42"/>
<connect gate="SRAM" pin="A8" pad="27"/>
<connect gate="SRAM" pin="A9" pad="26"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="45"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS61C25616AL-*" prefix="IC">
<description>&lt;b&gt;256k x 16 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
10ns access time&lt;br&gt;
5V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="256KX16_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="35.56" y="0" addlevel="request"/>
</gates>
<devices>
<device name="K" package="SOJ44-400MIL">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="44"/>
<connect gate="SRAM" pin="A1" pad="43"/>
<connect gate="SRAM" pin="A10" pad="18"/>
<connect gate="SRAM" pin="A11" pad="5"/>
<connect gate="SRAM" pin="A12" pad="4"/>
<connect gate="SRAM" pin="A13" pad="3"/>
<connect gate="SRAM" pin="A14" pad="2"/>
<connect gate="SRAM" pin="A15" pad="1"/>
<connect gate="SRAM" pin="A16" pad="22"/>
<connect gate="SRAM" pin="A17" pad="23"/>
<connect gate="SRAM" pin="A2" pad="42"/>
<connect gate="SRAM" pin="A3" pad="27"/>
<connect gate="SRAM" pin="A4" pad="26"/>
<connect gate="SRAM" pin="A5" pad="25"/>
<connect gate="SRAM" pin="A6" pad="24"/>
<connect gate="SRAM" pin="A7" pad="21"/>
<connect gate="SRAM" pin="A8" pad="20"/>
<connect gate="SRAM" pin="A9" pad="19"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="10"/>
</technologies>
</device>
<device name="T" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="44"/>
<connect gate="SRAM" pin="A1" pad="43"/>
<connect gate="SRAM" pin="A10" pad="18"/>
<connect gate="SRAM" pin="A11" pad="5"/>
<connect gate="SRAM" pin="A12" pad="4"/>
<connect gate="SRAM" pin="A13" pad="3"/>
<connect gate="SRAM" pin="A14" pad="2"/>
<connect gate="SRAM" pin="A15" pad="1"/>
<connect gate="SRAM" pin="A16" pad="22"/>
<connect gate="SRAM" pin="A17" pad="23"/>
<connect gate="SRAM" pin="A2" pad="42"/>
<connect gate="SRAM" pin="A3" pad="27"/>
<connect gate="SRAM" pin="A4" pad="26"/>
<connect gate="SRAM" pin="A5" pad="25"/>
<connect gate="SRAM" pin="A6" pad="24"/>
<connect gate="SRAM" pin="A7" pad="21"/>
<connect gate="SRAM" pin="A8" pad="20"/>
<connect gate="SRAM" pin="A9" pad="19"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="10"/>
</technologies>
</device>
<device name="CT" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="44"/>
<connect gate="SRAM" pin="A1" pad="43"/>
<connect gate="SRAM" pin="A10" pad="18"/>
<connect gate="SRAM" pin="A11" pad="5"/>
<connect gate="SRAM" pin="A12" pad="4"/>
<connect gate="SRAM" pin="A13" pad="3"/>
<connect gate="SRAM" pin="A14" pad="2"/>
<connect gate="SRAM" pin="A15" pad="1"/>
<connect gate="SRAM" pin="A16" pad="22"/>
<connect gate="SRAM" pin="A17" pad="23"/>
<connect gate="SRAM" pin="A2" pad="42"/>
<connect gate="SRAM" pin="A3" pad="27"/>
<connect gate="SRAM" pin="A4" pad="26"/>
<connect gate="SRAM" pin="A5" pad="25"/>
<connect gate="SRAM" pin="A6" pad="24"/>
<connect gate="SRAM" pin="A7" pad="21"/>
<connect gate="SRAM" pin="A8" pad="20"/>
<connect gate="SRAM" pin="A9" pad="19"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="10"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS64C25616AL-*" prefix="IC">
<description>&lt;b&gt;256k x 16 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
12ns access time&lt;br&gt;
5V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="256KX16_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="35.56" y="0" addlevel="request"/>
</gates>
<devices>
<device name="K" package="SOJ44-400MIL">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="44"/>
<connect gate="SRAM" pin="A1" pad="43"/>
<connect gate="SRAM" pin="A10" pad="18"/>
<connect gate="SRAM" pin="A11" pad="5"/>
<connect gate="SRAM" pin="A12" pad="4"/>
<connect gate="SRAM" pin="A13" pad="3"/>
<connect gate="SRAM" pin="A14" pad="2"/>
<connect gate="SRAM" pin="A15" pad="1"/>
<connect gate="SRAM" pin="A16" pad="22"/>
<connect gate="SRAM" pin="A17" pad="23"/>
<connect gate="SRAM" pin="A2" pad="42"/>
<connect gate="SRAM" pin="A3" pad="27"/>
<connect gate="SRAM" pin="A4" pad="26"/>
<connect gate="SRAM" pin="A5" pad="25"/>
<connect gate="SRAM" pin="A6" pad="24"/>
<connect gate="SRAM" pin="A7" pad="21"/>
<connect gate="SRAM" pin="A8" pad="20"/>
<connect gate="SRAM" pin="A9" pad="19"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="12"/>
</technologies>
</device>
<device name="T" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="44"/>
<connect gate="SRAM" pin="A1" pad="43"/>
<connect gate="SRAM" pin="A10" pad="18"/>
<connect gate="SRAM" pin="A11" pad="5"/>
<connect gate="SRAM" pin="A12" pad="4"/>
<connect gate="SRAM" pin="A13" pad="3"/>
<connect gate="SRAM" pin="A14" pad="2"/>
<connect gate="SRAM" pin="A15" pad="1"/>
<connect gate="SRAM" pin="A16" pad="22"/>
<connect gate="SRAM" pin="A17" pad="23"/>
<connect gate="SRAM" pin="A2" pad="42"/>
<connect gate="SRAM" pin="A3" pad="27"/>
<connect gate="SRAM" pin="A4" pad="26"/>
<connect gate="SRAM" pin="A5" pad="25"/>
<connect gate="SRAM" pin="A6" pad="24"/>
<connect gate="SRAM" pin="A7" pad="21"/>
<connect gate="SRAM" pin="A8" pad="20"/>
<connect gate="SRAM" pin="A9" pad="19"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="12"/>
</technologies>
</device>
<device name="CT" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="44"/>
<connect gate="SRAM" pin="A1" pad="43"/>
<connect gate="SRAM" pin="A10" pad="18"/>
<connect gate="SRAM" pin="A11" pad="5"/>
<connect gate="SRAM" pin="A12" pad="4"/>
<connect gate="SRAM" pin="A13" pad="3"/>
<connect gate="SRAM" pin="A14" pad="2"/>
<connect gate="SRAM" pin="A15" pad="1"/>
<connect gate="SRAM" pin="A16" pad="22"/>
<connect gate="SRAM" pin="A17" pad="23"/>
<connect gate="SRAM" pin="A2" pad="42"/>
<connect gate="SRAM" pin="A3" pad="27"/>
<connect gate="SRAM" pin="A4" pad="26"/>
<connect gate="SRAM" pin="A5" pad="25"/>
<connect gate="SRAM" pin="A6" pad="24"/>
<connect gate="SRAM" pin="A7" pad="21"/>
<connect gate="SRAM" pin="A8" pad="20"/>
<connect gate="SRAM" pin="A9" pad="19"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="12"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS61C25616AS-*" prefix="IC">
<description>&lt;b&gt;256k x 16 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
25ns access time&lt;br&gt;
5V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="256KX16_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="33.02" y="0" addlevel="request"/>
</gates>
<devices>
<device name="K" package="SOJ44-400MIL">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="44"/>
<connect gate="SRAM" pin="A1" pad="43"/>
<connect gate="SRAM" pin="A10" pad="18"/>
<connect gate="SRAM" pin="A11" pad="5"/>
<connect gate="SRAM" pin="A12" pad="4"/>
<connect gate="SRAM" pin="A13" pad="3"/>
<connect gate="SRAM" pin="A14" pad="2"/>
<connect gate="SRAM" pin="A15" pad="1"/>
<connect gate="SRAM" pin="A16" pad="22"/>
<connect gate="SRAM" pin="A17" pad="23"/>
<connect gate="SRAM" pin="A2" pad="42"/>
<connect gate="SRAM" pin="A3" pad="27"/>
<connect gate="SRAM" pin="A4" pad="26"/>
<connect gate="SRAM" pin="A5" pad="25"/>
<connect gate="SRAM" pin="A6" pad="24"/>
<connect gate="SRAM" pin="A7" pad="21"/>
<connect gate="SRAM" pin="A8" pad="20"/>
<connect gate="SRAM" pin="A9" pad="19"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="25"/>
</technologies>
</device>
<device name="T" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="44"/>
<connect gate="SRAM" pin="A1" pad="43"/>
<connect gate="SRAM" pin="A10" pad="18"/>
<connect gate="SRAM" pin="A11" pad="5"/>
<connect gate="SRAM" pin="A12" pad="4"/>
<connect gate="SRAM" pin="A13" pad="3"/>
<connect gate="SRAM" pin="A14" pad="2"/>
<connect gate="SRAM" pin="A15" pad="1"/>
<connect gate="SRAM" pin="A16" pad="22"/>
<connect gate="SRAM" pin="A17" pad="23"/>
<connect gate="SRAM" pin="A2" pad="42"/>
<connect gate="SRAM" pin="A3" pad="27"/>
<connect gate="SRAM" pin="A4" pad="26"/>
<connect gate="SRAM" pin="A5" pad="25"/>
<connect gate="SRAM" pin="A6" pad="24"/>
<connect gate="SRAM" pin="A7" pad="21"/>
<connect gate="SRAM" pin="A8" pad="20"/>
<connect gate="SRAM" pin="A9" pad="19"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="25"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS64C25616AS-*" prefix="IC">
<description>&lt;b&gt;256k x 16 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
25ns access time&lt;br&gt;
5V power supply&lt;br&gt;</description>
<gates>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="35.56" y="0" addlevel="request"/>
<gate name="SRAM" symbol="256KX16_TYP1" x="0" y="0"/>
</gates>
<devices>
<device name="T" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="44"/>
<connect gate="SRAM" pin="A1" pad="43"/>
<connect gate="SRAM" pin="A10" pad="18"/>
<connect gate="SRAM" pin="A11" pad="5"/>
<connect gate="SRAM" pin="A12" pad="4"/>
<connect gate="SRAM" pin="A13" pad="3"/>
<connect gate="SRAM" pin="A14" pad="2"/>
<connect gate="SRAM" pin="A15" pad="1"/>
<connect gate="SRAM" pin="A16" pad="22"/>
<connect gate="SRAM" pin="A17" pad="23"/>
<connect gate="SRAM" pin="A2" pad="42"/>
<connect gate="SRAM" pin="A3" pad="27"/>
<connect gate="SRAM" pin="A4" pad="26"/>
<connect gate="SRAM" pin="A5" pad="25"/>
<connect gate="SRAM" pin="A6" pad="24"/>
<connect gate="SRAM" pin="A7" pad="21"/>
<connect gate="SRAM" pin="A8" pad="20"/>
<connect gate="SRAM" pin="A9" pad="19"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="25"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS62WV25616DALL-*" prefix="IC">
<description>&lt;b&gt;256k x 16 low voltage, ultra low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
55ns and 70ns access time&lt;br&gt;
2.2V power supply&lt;br&gt;</description>
<gates>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="33.02" y="0" addlevel="request"/>
<gate name="SRAM" symbol="256KX16_TYP1" x="0" y="0"/>
</gates>
<devices>
<device name="T" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="5"/>
<connect gate="SRAM" pin="A1" pad="4"/>
<connect gate="SRAM" pin="A10" pad="25"/>
<connect gate="SRAM" pin="A11" pad="24"/>
<connect gate="SRAM" pin="A12" pad="22"/>
<connect gate="SRAM" pin="A13" pad="21"/>
<connect gate="SRAM" pin="A14" pad="20"/>
<connect gate="SRAM" pin="A15" pad="19"/>
<connect gate="SRAM" pin="A16" pad="18"/>
<connect gate="SRAM" pin="A17" pad="23"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="2"/>
<connect gate="SRAM" pin="A4" pad="1"/>
<connect gate="SRAM" pin="A5" pad="44"/>
<connect gate="SRAM" pin="A6" pad="43"/>
<connect gate="SRAM" pin="A7" pad="42"/>
<connect gate="SRAM" pin="A8" pad="27"/>
<connect gate="SRAM" pin="A9" pad="26"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="55"/>
<technology name="70"/>
</technologies>
</device>
<device name="B" package="TFBGA48_6X8">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!LB" pad="A1"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!UB" pad="B2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="F4"/>
<connect gate="SRAM" pin="A16" pad="E4"/>
<connect gate="SRAM" pin="A17" pad="D3"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C5"/>
<connect gate="SRAM" pin="I/O10" pad="C2"/>
<connect gate="SRAM" pin="I/O11" pad="D2"/>
<connect gate="SRAM" pin="I/O12" pad="E2"/>
<connect gate="SRAM" pin="I/O13" pad="F2"/>
<connect gate="SRAM" pin="I/O14" pad="F1"/>
<connect gate="SRAM" pin="I/O15" pad="G1"/>
<connect gate="SRAM" pin="I/O2" pad="C6"/>
<connect gate="SRAM" pin="I/O3" pad="D5"/>
<connect gate="SRAM" pin="I/O4" pad="E5"/>
<connect gate="SRAM" pin="I/O5" pad="F5"/>
<connect gate="SRAM" pin="I/O6" pad="F6"/>
<connect gate="SRAM" pin="I/O7" pad="G6"/>
<connect gate="SRAM" pin="I/O8" pad="B1"/>
<connect gate="SRAM" pin="I/O9" pad="C1"/>
</connects>
<technologies>
<technology name="55"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS62WV25616DBLL-*" prefix="IC">
<description>&lt;b&gt;256k x 16 low voltage, ultra low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
45ns and 55ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="256KX16_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="30.48" y="0" addlevel="request"/>
</gates>
<devices>
<device name="B" package="TFBGA48_6X8">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!LB" pad="A1"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!UB" pad="B2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="F4"/>
<connect gate="SRAM" pin="A16" pad="E4"/>
<connect gate="SRAM" pin="A17" pad="D3"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C5"/>
<connect gate="SRAM" pin="I/O10" pad="C2"/>
<connect gate="SRAM" pin="I/O11" pad="D2"/>
<connect gate="SRAM" pin="I/O12" pad="E2"/>
<connect gate="SRAM" pin="I/O13" pad="F2"/>
<connect gate="SRAM" pin="I/O14" pad="F1"/>
<connect gate="SRAM" pin="I/O15" pad="G1"/>
<connect gate="SRAM" pin="I/O2" pad="C6"/>
<connect gate="SRAM" pin="I/O3" pad="D5"/>
<connect gate="SRAM" pin="I/O4" pad="E5"/>
<connect gate="SRAM" pin="I/O5" pad="F5"/>
<connect gate="SRAM" pin="I/O6" pad="F6"/>
<connect gate="SRAM" pin="I/O7" pad="G6"/>
<connect gate="SRAM" pin="I/O8" pad="B1"/>
<connect gate="SRAM" pin="I/O9" pad="C1"/>
</connects>
<technologies>
<technology name="45"/>
</technologies>
</device>
<device name="T" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="5"/>
<connect gate="SRAM" pin="A1" pad="4"/>
<connect gate="SRAM" pin="A10" pad="25"/>
<connect gate="SRAM" pin="A11" pad="24"/>
<connect gate="SRAM" pin="A12" pad="22"/>
<connect gate="SRAM" pin="A13" pad="21"/>
<connect gate="SRAM" pin="A14" pad="20"/>
<connect gate="SRAM" pin="A15" pad="19"/>
<connect gate="SRAM" pin="A16" pad="18"/>
<connect gate="SRAM" pin="A17" pad="23"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="2"/>
<connect gate="SRAM" pin="A4" pad="1"/>
<connect gate="SRAM" pin="A5" pad="44"/>
<connect gate="SRAM" pin="A6" pad="43"/>
<connect gate="SRAM" pin="A7" pad="42"/>
<connect gate="SRAM" pin="A8" pad="27"/>
<connect gate="SRAM" pin="A9" pad="26"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="45"/>
<technology name="55"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS65WV25616DBLL-*" prefix="IC">
<description>&lt;b&gt;256k x 16 low voltage, ultra low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
45ns and 55ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="256KX16_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="33.02" y="-2.54" addlevel="request"/>
</gates>
<devices>
<device name="CT" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="5"/>
<connect gate="SRAM" pin="A1" pad="4"/>
<connect gate="SRAM" pin="A10" pad="25"/>
<connect gate="SRAM" pin="A11" pad="24"/>
<connect gate="SRAM" pin="A12" pad="22"/>
<connect gate="SRAM" pin="A13" pad="21"/>
<connect gate="SRAM" pin="A14" pad="20"/>
<connect gate="SRAM" pin="A15" pad="19"/>
<connect gate="SRAM" pin="A16" pad="18"/>
<connect gate="SRAM" pin="A17" pad="23"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="2"/>
<connect gate="SRAM" pin="A4" pad="1"/>
<connect gate="SRAM" pin="A5" pad="44"/>
<connect gate="SRAM" pin="A6" pad="43"/>
<connect gate="SRAM" pin="A7" pad="42"/>
<connect gate="SRAM" pin="A8" pad="27"/>
<connect gate="SRAM" pin="A9" pad="26"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="45"/>
<technology name="55"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS61WV25616BLL-*" prefix="IC">
<description>&lt;b&gt;256k x 16 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
10ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="256KX16_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="33.02" y="0" addlevel="request"/>
</gates>
<devices>
<device name="B" package="TFBGA48_6X8">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!LB" pad="A1"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!UB" pad="B2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="F4"/>
<connect gate="SRAM" pin="A16" pad="E4"/>
<connect gate="SRAM" pin="A17" pad="D3"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C5"/>
<connect gate="SRAM" pin="I/O10" pad="C2"/>
<connect gate="SRAM" pin="I/O11" pad="D2"/>
<connect gate="SRAM" pin="I/O12" pad="E2"/>
<connect gate="SRAM" pin="I/O13" pad="F2"/>
<connect gate="SRAM" pin="I/O14" pad="F1"/>
<connect gate="SRAM" pin="I/O15" pad="G1"/>
<connect gate="SRAM" pin="I/O2" pad="C6"/>
<connect gate="SRAM" pin="I/O3" pad="D5"/>
<connect gate="SRAM" pin="I/O4" pad="E5"/>
<connect gate="SRAM" pin="I/O5" pad="F5"/>
<connect gate="SRAM" pin="I/O6" pad="F6"/>
<connect gate="SRAM" pin="I/O7" pad="G6"/>
<connect gate="SRAM" pin="I/O8" pad="B1"/>
<connect gate="SRAM" pin="I/O9" pad="C1"/>
</connects>
<technologies>
<technology name="10"/>
</technologies>
</device>
<device name="T" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="1"/>
<connect gate="SRAM" pin="A1" pad="2"/>
<connect gate="SRAM" pin="A10" pad="23"/>
<connect gate="SRAM" pin="A11" pad="24"/>
<connect gate="SRAM" pin="A12" pad="25"/>
<connect gate="SRAM" pin="A13" pad="26"/>
<connect gate="SRAM" pin="A14" pad="27"/>
<connect gate="SRAM" pin="A15" pad="42"/>
<connect gate="SRAM" pin="A16" pad="43"/>
<connect gate="SRAM" pin="A17" pad="44"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="4"/>
<connect gate="SRAM" pin="A4" pad="5"/>
<connect gate="SRAM" pin="A5" pad="18"/>
<connect gate="SRAM" pin="A6" pad="19"/>
<connect gate="SRAM" pin="A7" pad="20"/>
<connect gate="SRAM" pin="A8" pad="21"/>
<connect gate="SRAM" pin="A9" pad="22"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="10"/>
</technologies>
</device>
<device name="K" package="SOJ44-400MIL">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="1"/>
<connect gate="SRAM" pin="A1" pad="2"/>
<connect gate="SRAM" pin="A10" pad="23"/>
<connect gate="SRAM" pin="A11" pad="24"/>
<connect gate="SRAM" pin="A12" pad="25"/>
<connect gate="SRAM" pin="A13" pad="26"/>
<connect gate="SRAM" pin="A14" pad="27"/>
<connect gate="SRAM" pin="A15" pad="42"/>
<connect gate="SRAM" pin="A16" pad="43"/>
<connect gate="SRAM" pin="A17" pad="44"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="4"/>
<connect gate="SRAM" pin="A4" pad="5"/>
<connect gate="SRAM" pin="A5" pad="18"/>
<connect gate="SRAM" pin="A6" pad="19"/>
<connect gate="SRAM" pin="A7" pad="20"/>
<connect gate="SRAM" pin="A8" pad="21"/>
<connect gate="SRAM" pin="A9" pad="22"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="10"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS61WV25616ALL-*" prefix="IC">
<description>&lt;b&gt;256k x 16 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
20ns access time&lt;br&gt;
2.2V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="256KX16_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="35.56" y="0" addlevel="request"/>
</gates>
<devices>
<device name="B" package="TFBGA48_6X8">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!LB" pad="A1"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!UB" pad="B2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="F4"/>
<connect gate="SRAM" pin="A16" pad="E4"/>
<connect gate="SRAM" pin="A17" pad="D3"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C5"/>
<connect gate="SRAM" pin="I/O10" pad="C2"/>
<connect gate="SRAM" pin="I/O11" pad="D2"/>
<connect gate="SRAM" pin="I/O12" pad="E2"/>
<connect gate="SRAM" pin="I/O13" pad="F2"/>
<connect gate="SRAM" pin="I/O14" pad="F1"/>
<connect gate="SRAM" pin="I/O15" pad="G1"/>
<connect gate="SRAM" pin="I/O2" pad="C6"/>
<connect gate="SRAM" pin="I/O3" pad="D5"/>
<connect gate="SRAM" pin="I/O4" pad="E5"/>
<connect gate="SRAM" pin="I/O5" pad="F5"/>
<connect gate="SRAM" pin="I/O6" pad="F6"/>
<connect gate="SRAM" pin="I/O7" pad="G6"/>
<connect gate="SRAM" pin="I/O8" pad="B1"/>
<connect gate="SRAM" pin="I/O9" pad="C1"/>
</connects>
<technologies>
<technology name="20"/>
</technologies>
</device>
<device name="T" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="1"/>
<connect gate="SRAM" pin="A1" pad="2"/>
<connect gate="SRAM" pin="A10" pad="23"/>
<connect gate="SRAM" pin="A11" pad="24"/>
<connect gate="SRAM" pin="A12" pad="25"/>
<connect gate="SRAM" pin="A13" pad="26"/>
<connect gate="SRAM" pin="A14" pad="27"/>
<connect gate="SRAM" pin="A15" pad="42"/>
<connect gate="SRAM" pin="A16" pad="43"/>
<connect gate="SRAM" pin="A17" pad="44"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="4"/>
<connect gate="SRAM" pin="A4" pad="5"/>
<connect gate="SRAM" pin="A5" pad="18"/>
<connect gate="SRAM" pin="A6" pad="19"/>
<connect gate="SRAM" pin="A7" pad="20"/>
<connect gate="SRAM" pin="A8" pad="21"/>
<connect gate="SRAM" pin="A9" pad="22"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="20"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS64WV25616BLL-*" prefix="IC">
<description>&lt;b&gt;256k x 16 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
10ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="256KX16_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="35.56" y="-2.54" addlevel="request"/>
</gates>
<devices>
<device name="B" package="TFBGA48_6X8">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!LB" pad="A1"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!UB" pad="B2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="F4"/>
<connect gate="SRAM" pin="A16" pad="E4"/>
<connect gate="SRAM" pin="A17" pad="D3"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C5"/>
<connect gate="SRAM" pin="I/O10" pad="C2"/>
<connect gate="SRAM" pin="I/O11" pad="D2"/>
<connect gate="SRAM" pin="I/O12" pad="E2"/>
<connect gate="SRAM" pin="I/O13" pad="F2"/>
<connect gate="SRAM" pin="I/O14" pad="F1"/>
<connect gate="SRAM" pin="I/O15" pad="G1"/>
<connect gate="SRAM" pin="I/O2" pad="C6"/>
<connect gate="SRAM" pin="I/O3" pad="D5"/>
<connect gate="SRAM" pin="I/O4" pad="E5"/>
<connect gate="SRAM" pin="I/O5" pad="F5"/>
<connect gate="SRAM" pin="I/O6" pad="F6"/>
<connect gate="SRAM" pin="I/O7" pad="G6"/>
<connect gate="SRAM" pin="I/O8" pad="B1"/>
<connect gate="SRAM" pin="I/O9" pad="C1"/>
</connects>
<technologies>
<technology name="10"/>
</technologies>
</device>
<device name="CT" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="1"/>
<connect gate="SRAM" pin="A1" pad="2"/>
<connect gate="SRAM" pin="A10" pad="23"/>
<connect gate="SRAM" pin="A11" pad="24"/>
<connect gate="SRAM" pin="A12" pad="25"/>
<connect gate="SRAM" pin="A13" pad="26"/>
<connect gate="SRAM" pin="A14" pad="27"/>
<connect gate="SRAM" pin="A15" pad="42"/>
<connect gate="SRAM" pin="A16" pad="43"/>
<connect gate="SRAM" pin="A17" pad="44"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="4"/>
<connect gate="SRAM" pin="A4" pad="5"/>
<connect gate="SRAM" pin="A5" pad="18"/>
<connect gate="SRAM" pin="A6" pad="19"/>
<connect gate="SRAM" pin="A7" pad="20"/>
<connect gate="SRAM" pin="A8" pad="21"/>
<connect gate="SRAM" pin="A9" pad="22"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="10"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS61WV25616BLS-*" prefix="IC">
<description>&lt;b&gt;256k x 16 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
25ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="256KX16_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="33.02" y="0" addlevel="request"/>
</gates>
<devices>
<device name="T" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="1"/>
<connect gate="SRAM" pin="A1" pad="2"/>
<connect gate="SRAM" pin="A10" pad="23"/>
<connect gate="SRAM" pin="A11" pad="24"/>
<connect gate="SRAM" pin="A12" pad="25"/>
<connect gate="SRAM" pin="A13" pad="26"/>
<connect gate="SRAM" pin="A14" pad="27"/>
<connect gate="SRAM" pin="A15" pad="42"/>
<connect gate="SRAM" pin="A16" pad="43"/>
<connect gate="SRAM" pin="A17" pad="44"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="4"/>
<connect gate="SRAM" pin="A4" pad="5"/>
<connect gate="SRAM" pin="A5" pad="18"/>
<connect gate="SRAM" pin="A6" pad="19"/>
<connect gate="SRAM" pin="A7" pad="20"/>
<connect gate="SRAM" pin="A8" pad="21"/>
<connect gate="SRAM" pin="A9" pad="22"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="25"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS61WV25616ALS-*" prefix="IC">
<description>&lt;b&gt;256k x 16 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
45ns access time&lt;br&gt;
2.2V power supply&lt;br&gt;</description>
<gates>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="33.02" y="0" addlevel="request"/>
<gate name="SRAM" symbol="256KX16_TYP1" x="0" y="0"/>
</gates>
<devices>
<device name="T" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="1"/>
<connect gate="SRAM" pin="A1" pad="2"/>
<connect gate="SRAM" pin="A10" pad="23"/>
<connect gate="SRAM" pin="A11" pad="24"/>
<connect gate="SRAM" pin="A12" pad="25"/>
<connect gate="SRAM" pin="A13" pad="26"/>
<connect gate="SRAM" pin="A14" pad="27"/>
<connect gate="SRAM" pin="A15" pad="42"/>
<connect gate="SRAM" pin="A16" pad="43"/>
<connect gate="SRAM" pin="A17" pad="44"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="4"/>
<connect gate="SRAM" pin="A4" pad="5"/>
<connect gate="SRAM" pin="A5" pad="18"/>
<connect gate="SRAM" pin="A6" pad="19"/>
<connect gate="SRAM" pin="A7" pad="20"/>
<connect gate="SRAM" pin="A8" pad="21"/>
<connect gate="SRAM" pin="A9" pad="22"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="45"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS61WV25616EDBLL-*" prefix="IC">
<description>&lt;b&gt;256k x 16 high- speed CMOS static RAM with ECC&lt;/b&gt;&lt;p&gt;
8ns and 10ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="256KX16_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="35.56" y="0" addlevel="request"/>
</gates>
<devices>
<device name="B" package="TFBGA48_6X8">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!LB" pad="A1"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!UB" pad="B2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="F4"/>
<connect gate="SRAM" pin="A16" pad="E4"/>
<connect gate="SRAM" pin="A17" pad="D3"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C5"/>
<connect gate="SRAM" pin="I/O10" pad="C2"/>
<connect gate="SRAM" pin="I/O11" pad="D2"/>
<connect gate="SRAM" pin="I/O12" pad="E2"/>
<connect gate="SRAM" pin="I/O13" pad="F2"/>
<connect gate="SRAM" pin="I/O14" pad="F1"/>
<connect gate="SRAM" pin="I/O15" pad="G1"/>
<connect gate="SRAM" pin="I/O2" pad="C6"/>
<connect gate="SRAM" pin="I/O3" pad="D5"/>
<connect gate="SRAM" pin="I/O4" pad="E5"/>
<connect gate="SRAM" pin="I/O5" pad="F5"/>
<connect gate="SRAM" pin="I/O6" pad="F6"/>
<connect gate="SRAM" pin="I/O7" pad="G6"/>
<connect gate="SRAM" pin="I/O8" pad="B1"/>
<connect gate="SRAM" pin="I/O9" pad="C1"/>
</connects>
<technologies>
<technology name="10"/>
<technology name="8"/>
</technologies>
</device>
<device name="T" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="1"/>
<connect gate="SRAM" pin="A1" pad="2"/>
<connect gate="SRAM" pin="A10" pad="23"/>
<connect gate="SRAM" pin="A11" pad="24"/>
<connect gate="SRAM" pin="A12" pad="25"/>
<connect gate="SRAM" pin="A13" pad="26"/>
<connect gate="SRAM" pin="A14" pad="27"/>
<connect gate="SRAM" pin="A15" pad="42"/>
<connect gate="SRAM" pin="A16" pad="43"/>
<connect gate="SRAM" pin="A17" pad="44"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="4"/>
<connect gate="SRAM" pin="A4" pad="5"/>
<connect gate="SRAM" pin="A5" pad="18"/>
<connect gate="SRAM" pin="A6" pad="19"/>
<connect gate="SRAM" pin="A7" pad="20"/>
<connect gate="SRAM" pin="A8" pad="21"/>
<connect gate="SRAM" pin="A9" pad="22"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="10"/>
<technology name="8"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS64WV25616EDBLL-*" prefix="IC">
<description>&lt;b&gt;256k x 16 high- speed CMOS static RAM with ECC&lt;/b&gt;&lt;p&gt;
10ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="256KX16_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="35.56" y="0" addlevel="request"/>
</gates>
<devices>
<device name="B" package="TFBGA48_6X8">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!LB" pad="A1"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!UB" pad="B2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="F4"/>
<connect gate="SRAM" pin="A16" pad="E4"/>
<connect gate="SRAM" pin="A17" pad="D3"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C5"/>
<connect gate="SRAM" pin="I/O10" pad="C2"/>
<connect gate="SRAM" pin="I/O11" pad="D2"/>
<connect gate="SRAM" pin="I/O12" pad="E2"/>
<connect gate="SRAM" pin="I/O13" pad="F2"/>
<connect gate="SRAM" pin="I/O14" pad="F1"/>
<connect gate="SRAM" pin="I/O15" pad="G1"/>
<connect gate="SRAM" pin="I/O2" pad="C6"/>
<connect gate="SRAM" pin="I/O3" pad="D5"/>
<connect gate="SRAM" pin="I/O4" pad="E5"/>
<connect gate="SRAM" pin="I/O5" pad="F5"/>
<connect gate="SRAM" pin="I/O6" pad="F6"/>
<connect gate="SRAM" pin="I/O7" pad="G6"/>
<connect gate="SRAM" pin="I/O8" pad="B1"/>
<connect gate="SRAM" pin="I/O9" pad="C1"/>
</connects>
<technologies>
<technology name="10"/>
</technologies>
</device>
<device name="CT" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="1"/>
<connect gate="SRAM" pin="A1" pad="2"/>
<connect gate="SRAM" pin="A10" pad="23"/>
<connect gate="SRAM" pin="A11" pad="24"/>
<connect gate="SRAM" pin="A12" pad="25"/>
<connect gate="SRAM" pin="A13" pad="26"/>
<connect gate="SRAM" pin="A14" pad="27"/>
<connect gate="SRAM" pin="A15" pad="42"/>
<connect gate="SRAM" pin="A16" pad="43"/>
<connect gate="SRAM" pin="A17" pad="44"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="4"/>
<connect gate="SRAM" pin="A4" pad="5"/>
<connect gate="SRAM" pin="A5" pad="18"/>
<connect gate="SRAM" pin="A6" pad="19"/>
<connect gate="SRAM" pin="A7" pad="20"/>
<connect gate="SRAM" pin="A8" pad="21"/>
<connect gate="SRAM" pin="A9" pad="22"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="10"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS65WV25616ALL-*" prefix="IC">
<description>&lt;b&gt;256k x 16 low voltage, ultra low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
70ns access time&lt;br&gt;
2.2V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="256KX16_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="35.56" y="0" addlevel="request"/>
</gates>
<devices>
<device name="T" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="5"/>
<connect gate="SRAM" pin="A1" pad="4"/>
<connect gate="SRAM" pin="A10" pad="25"/>
<connect gate="SRAM" pin="A11" pad="24"/>
<connect gate="SRAM" pin="A12" pad="22"/>
<connect gate="SRAM" pin="A13" pad="21"/>
<connect gate="SRAM" pin="A14" pad="20"/>
<connect gate="SRAM" pin="A15" pad="19"/>
<connect gate="SRAM" pin="A16" pad="18"/>
<connect gate="SRAM" pin="A17" pad="23"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="2"/>
<connect gate="SRAM" pin="A4" pad="1"/>
<connect gate="SRAM" pin="A5" pad="44"/>
<connect gate="SRAM" pin="A6" pad="43"/>
<connect gate="SRAM" pin="A7" pad="42"/>
<connect gate="SRAM" pin="A8" pad="27"/>
<connect gate="SRAM" pin="A9" pad="26"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="70"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS65WV25616BLL-*" prefix="IC">
<description>&lt;b&gt;256k x 16 low voltage, ultra low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
55ns and 70ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="256KX16_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="33.02" y="0" addlevel="request"/>
</gates>
<devices>
<device name="T" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="5"/>
<connect gate="SRAM" pin="A1" pad="4"/>
<connect gate="SRAM" pin="A10" pad="25"/>
<connect gate="SRAM" pin="A11" pad="24"/>
<connect gate="SRAM" pin="A12" pad="22"/>
<connect gate="SRAM" pin="A13" pad="21"/>
<connect gate="SRAM" pin="A14" pad="20"/>
<connect gate="SRAM" pin="A15" pad="19"/>
<connect gate="SRAM" pin="A16" pad="18"/>
<connect gate="SRAM" pin="A17" pad="23"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="2"/>
<connect gate="SRAM" pin="A4" pad="1"/>
<connect gate="SRAM" pin="A5" pad="44"/>
<connect gate="SRAM" pin="A6" pad="43"/>
<connect gate="SRAM" pin="A7" pad="42"/>
<connect gate="SRAM" pin="A8" pad="27"/>
<connect gate="SRAM" pin="A9" pad="26"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="55"/>
<technology name="70"/>
</technologies>
</device>
<device name="CT" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="5"/>
<connect gate="SRAM" pin="A1" pad="4"/>
<connect gate="SRAM" pin="A10" pad="25"/>
<connect gate="SRAM" pin="A11" pad="24"/>
<connect gate="SRAM" pin="A12" pad="22"/>
<connect gate="SRAM" pin="A13" pad="21"/>
<connect gate="SRAM" pin="A14" pad="20"/>
<connect gate="SRAM" pin="A15" pad="19"/>
<connect gate="SRAM" pin="A16" pad="18"/>
<connect gate="SRAM" pin="A17" pad="23"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="2"/>
<connect gate="SRAM" pin="A4" pad="1"/>
<connect gate="SRAM" pin="A5" pad="44"/>
<connect gate="SRAM" pin="A6" pad="43"/>
<connect gate="SRAM" pin="A7" pad="42"/>
<connect gate="SRAM" pin="A8" pad="27"/>
<connect gate="SRAM" pin="A9" pad="26"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="55"/>
</technologies>
</device>
<device name="B" package="TFBGA48_6X8">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!LB" pad="A1"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!UB" pad="B2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="F4"/>
<connect gate="SRAM" pin="A16" pad="E4"/>
<connect gate="SRAM" pin="A17" pad="D3"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C5"/>
<connect gate="SRAM" pin="I/O10" pad="C2"/>
<connect gate="SRAM" pin="I/O11" pad="D2"/>
<connect gate="SRAM" pin="I/O12" pad="E2"/>
<connect gate="SRAM" pin="I/O13" pad="F2"/>
<connect gate="SRAM" pin="I/O14" pad="F1"/>
<connect gate="SRAM" pin="I/O15" pad="G1"/>
<connect gate="SRAM" pin="I/O2" pad="C6"/>
<connect gate="SRAM" pin="I/O3" pad="D5"/>
<connect gate="SRAM" pin="I/O4" pad="E5"/>
<connect gate="SRAM" pin="I/O5" pad="F5"/>
<connect gate="SRAM" pin="I/O6" pad="F6"/>
<connect gate="SRAM" pin="I/O7" pad="G6"/>
<connect gate="SRAM" pin="I/O8" pad="B1"/>
<connect gate="SRAM" pin="I/O9" pad="C1"/>
</connects>
<technologies>
<technology name="55"/>
<technology name="70"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS62C51216AL-*M" prefix="IC">
<description>&lt;b&gt;512k x 16 low voltage, ultra low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
55ns access time&lt;br&gt;
5.5V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="512KX16_TYP2" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="35.56" y="-2.54" addlevel="request"/>
</gates>
<devices>
<device name="" package="TFBGA48_9X11">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!LB" pad="A1"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!UB" pad="B2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="F4"/>
<connect gate="SRAM" pin="A16" pad="E4"/>
<connect gate="SRAM" pin="A17" pad="D3"/>
<connect gate="SRAM" pin="A18" pad="H1"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="CE2" pad="A6"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C5"/>
<connect gate="SRAM" pin="I/O10" pad="C2"/>
<connect gate="SRAM" pin="I/O11" pad="D2"/>
<connect gate="SRAM" pin="I/O12" pad="E2"/>
<connect gate="SRAM" pin="I/O13" pad="F2"/>
<connect gate="SRAM" pin="I/O14" pad="F1"/>
<connect gate="SRAM" pin="I/O15" pad="G1"/>
<connect gate="SRAM" pin="I/O2" pad="C6"/>
<connect gate="SRAM" pin="I/O3" pad="D5"/>
<connect gate="SRAM" pin="I/O4" pad="E5"/>
<connect gate="SRAM" pin="I/O5" pad="F5"/>
<connect gate="SRAM" pin="I/O6" pad="F6"/>
<connect gate="SRAM" pin="I/O7" pad="G6"/>
<connect gate="SRAM" pin="I/O8" pad="B1"/>
<connect gate="SRAM" pin="I/O9" pad="C1"/>
</connects>
<technologies>
<technology name="55"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS62C51216AL-*" prefix="IC">
<description>&lt;b&gt;512k x 16 low voltage, ultra low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
55ns access time&lt;br&gt;
5.5V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="512KX16_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="35.56" y="0" addlevel="request"/>
</gates>
<devices>
<device name="T" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="5"/>
<connect gate="SRAM" pin="A1" pad="4"/>
<connect gate="SRAM" pin="A10" pad="25"/>
<connect gate="SRAM" pin="A11" pad="24"/>
<connect gate="SRAM" pin="A12" pad="22"/>
<connect gate="SRAM" pin="A13" pad="21"/>
<connect gate="SRAM" pin="A14" pad="20"/>
<connect gate="SRAM" pin="A15" pad="19"/>
<connect gate="SRAM" pin="A16" pad="18"/>
<connect gate="SRAM" pin="A17" pad="23"/>
<connect gate="SRAM" pin="A18" pad="28"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="2"/>
<connect gate="SRAM" pin="A4" pad="1"/>
<connect gate="SRAM" pin="A5" pad="44"/>
<connect gate="SRAM" pin="A6" pad="43"/>
<connect gate="SRAM" pin="A7" pad="42"/>
<connect gate="SRAM" pin="A8" pad="27"/>
<connect gate="SRAM" pin="A9" pad="26"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="55"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS65C51216AL-*M" prefix="IC">
<description>&lt;b&gt;512k x 16 low voltage, ultra low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
55ns access time&lt;br&gt;
5.5V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="512KX16_TYP2" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="38.1" y="0" addlevel="request"/>
</gates>
<devices>
<device name="" package="TFBGA48_9X11">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!LB" pad="A1"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!UB" pad="B2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="F4"/>
<connect gate="SRAM" pin="A16" pad="E4"/>
<connect gate="SRAM" pin="A17" pad="D3"/>
<connect gate="SRAM" pin="A18" pad="H1"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="CE2" pad="A6"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C5"/>
<connect gate="SRAM" pin="I/O10" pad="C2"/>
<connect gate="SRAM" pin="I/O11" pad="D2"/>
<connect gate="SRAM" pin="I/O12" pad="E2"/>
<connect gate="SRAM" pin="I/O13" pad="F2"/>
<connect gate="SRAM" pin="I/O14" pad="F1"/>
<connect gate="SRAM" pin="I/O15" pad="G1"/>
<connect gate="SRAM" pin="I/O2" pad="C6"/>
<connect gate="SRAM" pin="I/O3" pad="D5"/>
<connect gate="SRAM" pin="I/O4" pad="E5"/>
<connect gate="SRAM" pin="I/O5" pad="F5"/>
<connect gate="SRAM" pin="I/O6" pad="F6"/>
<connect gate="SRAM" pin="I/O7" pad="G6"/>
<connect gate="SRAM" pin="I/O8" pad="B1"/>
<connect gate="SRAM" pin="I/O9" pad="C1"/>
</connects>
<technologies>
<technology name="55"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS65C51216AL-*" prefix="IC">
<description>&lt;b&gt;512k x 16 low voltage, ultra low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
55ns access time&lt;br&gt;
5.5V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="512KX16_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="33.02" y="0" addlevel="request"/>
</gates>
<devices>
<device name="CT" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="5"/>
<connect gate="SRAM" pin="A1" pad="4"/>
<connect gate="SRAM" pin="A10" pad="25"/>
<connect gate="SRAM" pin="A11" pad="24"/>
<connect gate="SRAM" pin="A12" pad="22"/>
<connect gate="SRAM" pin="A13" pad="21"/>
<connect gate="SRAM" pin="A14" pad="20"/>
<connect gate="SRAM" pin="A15" pad="19"/>
<connect gate="SRAM" pin="A16" pad="18"/>
<connect gate="SRAM" pin="A17" pad="23"/>
<connect gate="SRAM" pin="A18" pad="28"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="2"/>
<connect gate="SRAM" pin="A4" pad="1"/>
<connect gate="SRAM" pin="A5" pad="44"/>
<connect gate="SRAM" pin="A6" pad="43"/>
<connect gate="SRAM" pin="A7" pad="42"/>
<connect gate="SRAM" pin="A8" pad="27"/>
<connect gate="SRAM" pin="A9" pad="26"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="55"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS62WV51216ALL-*B" prefix="IC">
<description>&lt;b&gt;512k x 16 low voltage, ultra low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
70ns access time&lt;br&gt;
2.2V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="512KX16_TYP2" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="35.56" y="0" addlevel="request"/>
</gates>
<devices>
<device name="" package="TFBGA48_7.2X8.7">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!LB" pad="A1"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!UB" pad="B2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="F4"/>
<connect gate="SRAM" pin="A16" pad="E4"/>
<connect gate="SRAM" pin="A17" pad="D3"/>
<connect gate="SRAM" pin="A18" pad="H1"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="CE2" pad="A6"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C5"/>
<connect gate="SRAM" pin="I/O10" pad="C2"/>
<connect gate="SRAM" pin="I/O11" pad="D2"/>
<connect gate="SRAM" pin="I/O12" pad="E2"/>
<connect gate="SRAM" pin="I/O13" pad="F2"/>
<connect gate="SRAM" pin="I/O14" pad="F1"/>
<connect gate="SRAM" pin="I/O15" pad="G1"/>
<connect gate="SRAM" pin="I/O2" pad="C6"/>
<connect gate="SRAM" pin="I/O3" pad="D5"/>
<connect gate="SRAM" pin="I/O4" pad="E5"/>
<connect gate="SRAM" pin="I/O5" pad="F5"/>
<connect gate="SRAM" pin="I/O6" pad="F6"/>
<connect gate="SRAM" pin="I/O7" pad="G6"/>
<connect gate="SRAM" pin="I/O8" pad="B1"/>
<connect gate="SRAM" pin="I/O9" pad="C1"/>
</connects>
<technologies>
<technology name="70"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS62WV51216ALL-*" prefix="IC">
<description>&lt;b&gt;512k x 16 low voltage, ultra low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
70ns access time&lt;br&gt;
2.2V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="512KX16_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="35.56" y="0" addlevel="request"/>
</gates>
<devices>
<device name="T" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="5"/>
<connect gate="SRAM" pin="A1" pad="4"/>
<connect gate="SRAM" pin="A10" pad="25"/>
<connect gate="SRAM" pin="A11" pad="24"/>
<connect gate="SRAM" pin="A12" pad="22"/>
<connect gate="SRAM" pin="A13" pad="21"/>
<connect gate="SRAM" pin="A14" pad="20"/>
<connect gate="SRAM" pin="A15" pad="19"/>
<connect gate="SRAM" pin="A16" pad="18"/>
<connect gate="SRAM" pin="A17" pad="23"/>
<connect gate="SRAM" pin="A18" pad="28"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="2"/>
<connect gate="SRAM" pin="A4" pad="1"/>
<connect gate="SRAM" pin="A5" pad="44"/>
<connect gate="SRAM" pin="A6" pad="43"/>
<connect gate="SRAM" pin="A7" pad="42"/>
<connect gate="SRAM" pin="A8" pad="27"/>
<connect gate="SRAM" pin="A9" pad="26"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="70"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS62WV51216BLL-*B" prefix="IC">
<description>&lt;b&gt;512k x 16 low voltage, ultra low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
45ns and 55ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="512KX16_TYP2" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="33.02" y="0" addlevel="request"/>
</gates>
<devices>
<device name="" package="TFBGA48_7.2X8.7">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!LB" pad="A1"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!UB" pad="B2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="F4"/>
<connect gate="SRAM" pin="A16" pad="E4"/>
<connect gate="SRAM" pin="A17" pad="D3"/>
<connect gate="SRAM" pin="A18" pad="H1"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="CE2" pad="A6"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C5"/>
<connect gate="SRAM" pin="I/O10" pad="C2"/>
<connect gate="SRAM" pin="I/O11" pad="D2"/>
<connect gate="SRAM" pin="I/O12" pad="E2"/>
<connect gate="SRAM" pin="I/O13" pad="F2"/>
<connect gate="SRAM" pin="I/O14" pad="F1"/>
<connect gate="SRAM" pin="I/O15" pad="G1"/>
<connect gate="SRAM" pin="I/O2" pad="C6"/>
<connect gate="SRAM" pin="I/O3" pad="D5"/>
<connect gate="SRAM" pin="I/O4" pad="E5"/>
<connect gate="SRAM" pin="I/O5" pad="F5"/>
<connect gate="SRAM" pin="I/O6" pad="F6"/>
<connect gate="SRAM" pin="I/O7" pad="G6"/>
<connect gate="SRAM" pin="I/O8" pad="B1"/>
<connect gate="SRAM" pin="I/O9" pad="C1"/>
</connects>
<technologies>
<technology name="45"/>
<technology name="55"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS62WV51216BLL-*" prefix="IC">
<description>&lt;b&gt;512k x 16 low voltage, ultra low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
55ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="512KX16_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="35.56" y="0" addlevel="request"/>
</gates>
<devices>
<device name="T" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="5"/>
<connect gate="SRAM" pin="A1" pad="4"/>
<connect gate="SRAM" pin="A10" pad="25"/>
<connect gate="SRAM" pin="A11" pad="24"/>
<connect gate="SRAM" pin="A12" pad="22"/>
<connect gate="SRAM" pin="A13" pad="21"/>
<connect gate="SRAM" pin="A14" pad="20"/>
<connect gate="SRAM" pin="A15" pad="19"/>
<connect gate="SRAM" pin="A16" pad="18"/>
<connect gate="SRAM" pin="A17" pad="23"/>
<connect gate="SRAM" pin="A18" pad="28"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="2"/>
<connect gate="SRAM" pin="A4" pad="1"/>
<connect gate="SRAM" pin="A5" pad="44"/>
<connect gate="SRAM" pin="A6" pad="43"/>
<connect gate="SRAM" pin="A7" pad="42"/>
<connect gate="SRAM" pin="A8" pad="27"/>
<connect gate="SRAM" pin="A9" pad="26"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="55"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS61WV51216BLL-*" prefix="IC">
<description>&lt;b&gt;512k x 16 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
10ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="512KX16_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="33.02" y="0" addlevel="request"/>
</gates>
<devices>
<device name="M" package="TFBGA48_9X11">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!LB" pad="A1"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!UB" pad="B2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="F4"/>
<connect gate="SRAM" pin="A16" pad="E4"/>
<connect gate="SRAM" pin="A17" pad="D3"/>
<connect gate="SRAM" pin="A18" pad="H1"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C5"/>
<connect gate="SRAM" pin="I/O10" pad="C2"/>
<connect gate="SRAM" pin="I/O11" pad="D2"/>
<connect gate="SRAM" pin="I/O12" pad="E2"/>
<connect gate="SRAM" pin="I/O13" pad="F2"/>
<connect gate="SRAM" pin="I/O14" pad="F1"/>
<connect gate="SRAM" pin="I/O15" pad="G1"/>
<connect gate="SRAM" pin="I/O2" pad="C6"/>
<connect gate="SRAM" pin="I/O3" pad="D5"/>
<connect gate="SRAM" pin="I/O4" pad="E5"/>
<connect gate="SRAM" pin="I/O5" pad="F5"/>
<connect gate="SRAM" pin="I/O6" pad="F6"/>
<connect gate="SRAM" pin="I/O7" pad="G6"/>
<connect gate="SRAM" pin="I/O8" pad="B1"/>
<connect gate="SRAM" pin="I/O9" pad="C1"/>
</connects>
<technologies>
<technology name="10"/>
</technologies>
</device>
<device name="T" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="1"/>
<connect gate="SRAM" pin="A1" pad="2"/>
<connect gate="SRAM" pin="A10" pad="23"/>
<connect gate="SRAM" pin="A11" pad="24"/>
<connect gate="SRAM" pin="A12" pad="25"/>
<connect gate="SRAM" pin="A13" pad="26"/>
<connect gate="SRAM" pin="A14" pad="27"/>
<connect gate="SRAM" pin="A15" pad="42"/>
<connect gate="SRAM" pin="A16" pad="43"/>
<connect gate="SRAM" pin="A17" pad="44"/>
<connect gate="SRAM" pin="A18" pad="28"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="4"/>
<connect gate="SRAM" pin="A4" pad="5"/>
<connect gate="SRAM" pin="A5" pad="18"/>
<connect gate="SRAM" pin="A6" pad="19"/>
<connect gate="SRAM" pin="A7" pad="20"/>
<connect gate="SRAM" pin="A8" pad="21"/>
<connect gate="SRAM" pin="A9" pad="22"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="10"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS61WV51216ALL-*" prefix="IC">
<description>&lt;b&gt;512k x 16 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
20ns access time&lt;br&gt;
2.2V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="512KX16_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="33.02" y="0" addlevel="request"/>
</gates>
<devices>
<device name="M" package="TFBGA48_9X11">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!LB" pad="A1"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!UB" pad="B2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="F4"/>
<connect gate="SRAM" pin="A16" pad="E4"/>
<connect gate="SRAM" pin="A17" pad="D3"/>
<connect gate="SRAM" pin="A18" pad="H1"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C5"/>
<connect gate="SRAM" pin="I/O10" pad="C2"/>
<connect gate="SRAM" pin="I/O11" pad="D2"/>
<connect gate="SRAM" pin="I/O12" pad="E2"/>
<connect gate="SRAM" pin="I/O13" pad="F2"/>
<connect gate="SRAM" pin="I/O14" pad="F1"/>
<connect gate="SRAM" pin="I/O15" pad="G1"/>
<connect gate="SRAM" pin="I/O2" pad="C6"/>
<connect gate="SRAM" pin="I/O3" pad="D5"/>
<connect gate="SRAM" pin="I/O4" pad="E5"/>
<connect gate="SRAM" pin="I/O5" pad="F5"/>
<connect gate="SRAM" pin="I/O6" pad="F6"/>
<connect gate="SRAM" pin="I/O7" pad="G6"/>
<connect gate="SRAM" pin="I/O8" pad="B1"/>
<connect gate="SRAM" pin="I/O9" pad="C1"/>
</connects>
<technologies>
<technology name="20"/>
</technologies>
</device>
<device name="T" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="1"/>
<connect gate="SRAM" pin="A1" pad="2"/>
<connect gate="SRAM" pin="A10" pad="23"/>
<connect gate="SRAM" pin="A11" pad="24"/>
<connect gate="SRAM" pin="A12" pad="25"/>
<connect gate="SRAM" pin="A13" pad="26"/>
<connect gate="SRAM" pin="A14" pad="27"/>
<connect gate="SRAM" pin="A15" pad="42"/>
<connect gate="SRAM" pin="A16" pad="43"/>
<connect gate="SRAM" pin="A17" pad="44"/>
<connect gate="SRAM" pin="A18" pad="28"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="4"/>
<connect gate="SRAM" pin="A4" pad="5"/>
<connect gate="SRAM" pin="A5" pad="18"/>
<connect gate="SRAM" pin="A6" pad="19"/>
<connect gate="SRAM" pin="A7" pad="20"/>
<connect gate="SRAM" pin="A8" pad="21"/>
<connect gate="SRAM" pin="A9" pad="22"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="20"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS64WV51216BLL-*">
<description>&lt;b&gt;512k x 16 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
10ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="512KX16_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="33.02" y="0" addlevel="request"/>
</gates>
<devices>
<device name="M" package="TFBGA48_9X11">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!LB" pad="A1"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!UB" pad="B2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="F4"/>
<connect gate="SRAM" pin="A16" pad="E4"/>
<connect gate="SRAM" pin="A17" pad="D3"/>
<connect gate="SRAM" pin="A18" pad="H1"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C5"/>
<connect gate="SRAM" pin="I/O10" pad="C2"/>
<connect gate="SRAM" pin="I/O11" pad="D2"/>
<connect gate="SRAM" pin="I/O12" pad="E2"/>
<connect gate="SRAM" pin="I/O13" pad="F2"/>
<connect gate="SRAM" pin="I/O14" pad="F1"/>
<connect gate="SRAM" pin="I/O15" pad="G1"/>
<connect gate="SRAM" pin="I/O2" pad="C6"/>
<connect gate="SRAM" pin="I/O3" pad="D5"/>
<connect gate="SRAM" pin="I/O4" pad="E5"/>
<connect gate="SRAM" pin="I/O5" pad="F5"/>
<connect gate="SRAM" pin="I/O6" pad="F6"/>
<connect gate="SRAM" pin="I/O7" pad="G6"/>
<connect gate="SRAM" pin="I/O8" pad="B1"/>
<connect gate="SRAM" pin="I/O9" pad="C1"/>
</connects>
<technologies>
<technology name="10"/>
</technologies>
</device>
<device name="CT" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="1"/>
<connect gate="SRAM" pin="A1" pad="2"/>
<connect gate="SRAM" pin="A10" pad="23"/>
<connect gate="SRAM" pin="A11" pad="24"/>
<connect gate="SRAM" pin="A12" pad="25"/>
<connect gate="SRAM" pin="A13" pad="26"/>
<connect gate="SRAM" pin="A14" pad="27"/>
<connect gate="SRAM" pin="A15" pad="42"/>
<connect gate="SRAM" pin="A16" pad="43"/>
<connect gate="SRAM" pin="A17" pad="44"/>
<connect gate="SRAM" pin="A18" pad="28"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="4"/>
<connect gate="SRAM" pin="A4" pad="5"/>
<connect gate="SRAM" pin="A5" pad="18"/>
<connect gate="SRAM" pin="A6" pad="19"/>
<connect gate="SRAM" pin="A7" pad="20"/>
<connect gate="SRAM" pin="A8" pad="21"/>
<connect gate="SRAM" pin="A9" pad="22"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="10"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS61WV51216EDBLL-*" prefix="IC">
<description>&lt;b&gt;512k x 16 high- speed CMOS static RAM mit ECC&lt;/b&gt;&lt;p&gt;
8ns and 10ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="512KX16_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="35.56" y="0" addlevel="request"/>
</gates>
<devices>
<device name="B" package="TFBGA48_6X8">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!LB" pad="A1"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!UB" pad="B2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="F4"/>
<connect gate="SRAM" pin="A16" pad="E4"/>
<connect gate="SRAM" pin="A17" pad="D3"/>
<connect gate="SRAM" pin="A18" pad="H1"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C5"/>
<connect gate="SRAM" pin="I/O10" pad="C2"/>
<connect gate="SRAM" pin="I/O11" pad="D2"/>
<connect gate="SRAM" pin="I/O12" pad="E2"/>
<connect gate="SRAM" pin="I/O13" pad="F2"/>
<connect gate="SRAM" pin="I/O14" pad="F1"/>
<connect gate="SRAM" pin="I/O15" pad="G1"/>
<connect gate="SRAM" pin="I/O2" pad="C6"/>
<connect gate="SRAM" pin="I/O3" pad="D5"/>
<connect gate="SRAM" pin="I/O4" pad="E5"/>
<connect gate="SRAM" pin="I/O5" pad="F5"/>
<connect gate="SRAM" pin="I/O6" pad="F6"/>
<connect gate="SRAM" pin="I/O7" pad="G6"/>
<connect gate="SRAM" pin="I/O8" pad="B1"/>
<connect gate="SRAM" pin="I/O9" pad="C1"/>
</connects>
<technologies>
<technology name="10"/>
<technology name="8"/>
</technologies>
</device>
<device name="T" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="1"/>
<connect gate="SRAM" pin="A1" pad="2"/>
<connect gate="SRAM" pin="A10" pad="23"/>
<connect gate="SRAM" pin="A11" pad="24"/>
<connect gate="SRAM" pin="A12" pad="25"/>
<connect gate="SRAM" pin="A13" pad="26"/>
<connect gate="SRAM" pin="A14" pad="27"/>
<connect gate="SRAM" pin="A15" pad="42"/>
<connect gate="SRAM" pin="A16" pad="43"/>
<connect gate="SRAM" pin="A17" pad="44"/>
<connect gate="SRAM" pin="A18" pad="28"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="4"/>
<connect gate="SRAM" pin="A4" pad="5"/>
<connect gate="SRAM" pin="A5" pad="18"/>
<connect gate="SRAM" pin="A6" pad="19"/>
<connect gate="SRAM" pin="A7" pad="20"/>
<connect gate="SRAM" pin="A8" pad="21"/>
<connect gate="SRAM" pin="A9" pad="22"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="10"/>
<technology name="8"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS61WV51216EDALL-*" prefix="IC">
<description>&lt;b&gt;512k x 16 high- speed CMOS static RAM mit ECC&lt;/b&gt;&lt;p&gt;
20ns access time&lt;br&gt;
2.2V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="512KX16_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="33.02" y="0" addlevel="request"/>
</gates>
<devices>
<device name="B" package="TFBGA48_6X8">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!LB" pad="A1"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!UB" pad="B2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="F4"/>
<connect gate="SRAM" pin="A16" pad="E4"/>
<connect gate="SRAM" pin="A17" pad="D3"/>
<connect gate="SRAM" pin="A18" pad="H1"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C5"/>
<connect gate="SRAM" pin="I/O10" pad="C2"/>
<connect gate="SRAM" pin="I/O11" pad="D2"/>
<connect gate="SRAM" pin="I/O12" pad="E2"/>
<connect gate="SRAM" pin="I/O13" pad="F2"/>
<connect gate="SRAM" pin="I/O14" pad="F1"/>
<connect gate="SRAM" pin="I/O15" pad="G1"/>
<connect gate="SRAM" pin="I/O2" pad="C6"/>
<connect gate="SRAM" pin="I/O3" pad="D5"/>
<connect gate="SRAM" pin="I/O4" pad="E5"/>
<connect gate="SRAM" pin="I/O5" pad="F5"/>
<connect gate="SRAM" pin="I/O6" pad="F6"/>
<connect gate="SRAM" pin="I/O7" pad="G6"/>
<connect gate="SRAM" pin="I/O8" pad="B1"/>
<connect gate="SRAM" pin="I/O9" pad="C1"/>
</connects>
<technologies>
<technology name="20"/>
</technologies>
</device>
<device name="T" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="1"/>
<connect gate="SRAM" pin="A1" pad="2"/>
<connect gate="SRAM" pin="A10" pad="23"/>
<connect gate="SRAM" pin="A11" pad="24"/>
<connect gate="SRAM" pin="A12" pad="25"/>
<connect gate="SRAM" pin="A13" pad="26"/>
<connect gate="SRAM" pin="A14" pad="27"/>
<connect gate="SRAM" pin="A15" pad="42"/>
<connect gate="SRAM" pin="A16" pad="43"/>
<connect gate="SRAM" pin="A17" pad="44"/>
<connect gate="SRAM" pin="A18" pad="28"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="4"/>
<connect gate="SRAM" pin="A4" pad="5"/>
<connect gate="SRAM" pin="A5" pad="18"/>
<connect gate="SRAM" pin="A6" pad="19"/>
<connect gate="SRAM" pin="A7" pad="20"/>
<connect gate="SRAM" pin="A8" pad="21"/>
<connect gate="SRAM" pin="A9" pad="22"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="20"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS64WV51216EDBLL-*" prefix="IC">
<description>&lt;b&gt;512k x 16 high- speed CMOS static RAM mit ECC&lt;/b&gt;&lt;p&gt;
10ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="33.02" y="2.54" addlevel="request"/>
<gate name="SRAM" symbol="512KX16_TYP1" x="0" y="0"/>
</gates>
<devices>
<device name="B" package="TFBGA48_6X8">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!LB" pad="A1"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!UB" pad="B2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="F4"/>
<connect gate="SRAM" pin="A16" pad="E4"/>
<connect gate="SRAM" pin="A17" pad="D3"/>
<connect gate="SRAM" pin="A18" pad="H1"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C5"/>
<connect gate="SRAM" pin="I/O10" pad="C2"/>
<connect gate="SRAM" pin="I/O11" pad="D2"/>
<connect gate="SRAM" pin="I/O12" pad="E2"/>
<connect gate="SRAM" pin="I/O13" pad="F2"/>
<connect gate="SRAM" pin="I/O14" pad="F1"/>
<connect gate="SRAM" pin="I/O15" pad="G1"/>
<connect gate="SRAM" pin="I/O2" pad="C6"/>
<connect gate="SRAM" pin="I/O3" pad="D5"/>
<connect gate="SRAM" pin="I/O4" pad="E5"/>
<connect gate="SRAM" pin="I/O5" pad="F5"/>
<connect gate="SRAM" pin="I/O6" pad="F6"/>
<connect gate="SRAM" pin="I/O7" pad="G6"/>
<connect gate="SRAM" pin="I/O8" pad="B1"/>
<connect gate="SRAM" pin="I/O9" pad="C1"/>
</connects>
<technologies>
<technology name="10"/>
</technologies>
</device>
<device name="CT" package="TSOP-II-44">
<connects>
<connect gate="PWR" pin="GND@1" pad="12"/>
<connect gate="PWR" pin="GND@2" pad="34"/>
<connect gate="PWR" pin="VDD@1" pad="11"/>
<connect gate="PWR" pin="VDD@2" pad="33"/>
<connect gate="SRAM" pin="!CE" pad="6"/>
<connect gate="SRAM" pin="!LB" pad="39"/>
<connect gate="SRAM" pin="!OE" pad="41"/>
<connect gate="SRAM" pin="!UB" pad="40"/>
<connect gate="SRAM" pin="!WE" pad="17"/>
<connect gate="SRAM" pin="A0" pad="1"/>
<connect gate="SRAM" pin="A1" pad="2"/>
<connect gate="SRAM" pin="A10" pad="23"/>
<connect gate="SRAM" pin="A11" pad="24"/>
<connect gate="SRAM" pin="A12" pad="25"/>
<connect gate="SRAM" pin="A13" pad="26"/>
<connect gate="SRAM" pin="A14" pad="27"/>
<connect gate="SRAM" pin="A15" pad="42"/>
<connect gate="SRAM" pin="A16" pad="43"/>
<connect gate="SRAM" pin="A17" pad="44"/>
<connect gate="SRAM" pin="A18" pad="28"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="4"/>
<connect gate="SRAM" pin="A4" pad="5"/>
<connect gate="SRAM" pin="A5" pad="18"/>
<connect gate="SRAM" pin="A6" pad="19"/>
<connect gate="SRAM" pin="A7" pad="20"/>
<connect gate="SRAM" pin="A8" pad="21"/>
<connect gate="SRAM" pin="A9" pad="22"/>
<connect gate="SRAM" pin="I/O0" pad="7"/>
<connect gate="SRAM" pin="I/O1" pad="8"/>
<connect gate="SRAM" pin="I/O10" pad="31"/>
<connect gate="SRAM" pin="I/O11" pad="32"/>
<connect gate="SRAM" pin="I/O12" pad="35"/>
<connect gate="SRAM" pin="I/O13" pad="36"/>
<connect gate="SRAM" pin="I/O14" pad="37"/>
<connect gate="SRAM" pin="I/O15" pad="38"/>
<connect gate="SRAM" pin="I/O2" pad="9"/>
<connect gate="SRAM" pin="I/O3" pad="10"/>
<connect gate="SRAM" pin="I/O4" pad="13"/>
<connect gate="SRAM" pin="I/O5" pad="14"/>
<connect gate="SRAM" pin="I/O6" pad="15"/>
<connect gate="SRAM" pin="I/O7" pad="16"/>
<connect gate="SRAM" pin="I/O8" pad="29"/>
<connect gate="SRAM" pin="I/O9" pad="30"/>
</connects>
<technologies>
<technology name="10"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS62WV102416EALL-*" prefix="IC">
<description>&lt;b&gt;1024k x 16 low voltage, ultra low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
55ns access time&lt;br&gt;
1.98V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="1024KX16_TYP2" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="35.56" y="0" addlevel="request"/>
</gates>
<devices>
<device name="B" package="TFBGA48_6X8">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!LB" pad="A1"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!UB" pad="B2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="F4"/>
<connect gate="SRAM" pin="A16" pad="E4"/>
<connect gate="SRAM" pin="A17" pad="D3"/>
<connect gate="SRAM" pin="A18" pad="H1"/>
<connect gate="SRAM" pin="A19" pad="G2"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="CE2" pad="A6"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C5"/>
<connect gate="SRAM" pin="I/O10" pad="C2"/>
<connect gate="SRAM" pin="I/O11" pad="D2"/>
<connect gate="SRAM" pin="I/O12" pad="E2"/>
<connect gate="SRAM" pin="I/O13" pad="F2"/>
<connect gate="SRAM" pin="I/O14" pad="F1"/>
<connect gate="SRAM" pin="I/O15" pad="G1"/>
<connect gate="SRAM" pin="I/O2" pad="C6"/>
<connect gate="SRAM" pin="I/O3" pad="D5"/>
<connect gate="SRAM" pin="I/O4" pad="E5"/>
<connect gate="SRAM" pin="I/O5" pad="F5"/>
<connect gate="SRAM" pin="I/O6" pad="F6"/>
<connect gate="SRAM" pin="I/O7" pad="G6"/>
<connect gate="SRAM" pin="I/O8" pad="B1"/>
<connect gate="SRAM" pin="I/O9" pad="C1"/>
</connects>
<technologies>
<technology name="55"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS65WV102416EALL-*" prefix="IC">
<description>&lt;b&gt;1024k x 16 low voltage, ultra low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
55ns access time&lt;br&gt;
1.98V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="1024KX16_TYP2" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="33.02" y="0" addlevel="request"/>
</gates>
<devices>
<device name="B" package="TFBGA48_6X8">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!LB" pad="A1"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!UB" pad="B2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="F4"/>
<connect gate="SRAM" pin="A16" pad="E4"/>
<connect gate="SRAM" pin="A17" pad="D3"/>
<connect gate="SRAM" pin="A18" pad="H1"/>
<connect gate="SRAM" pin="A19" pad="G2"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="CE2" pad="A6"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C5"/>
<connect gate="SRAM" pin="I/O10" pad="C2"/>
<connect gate="SRAM" pin="I/O11" pad="D2"/>
<connect gate="SRAM" pin="I/O12" pad="E2"/>
<connect gate="SRAM" pin="I/O13" pad="F2"/>
<connect gate="SRAM" pin="I/O14" pad="F1"/>
<connect gate="SRAM" pin="I/O15" pad="G1"/>
<connect gate="SRAM" pin="I/O2" pad="C6"/>
<connect gate="SRAM" pin="I/O3" pad="D5"/>
<connect gate="SRAM" pin="I/O4" pad="E5"/>
<connect gate="SRAM" pin="I/O5" pad="F5"/>
<connect gate="SRAM" pin="I/O6" pad="F6"/>
<connect gate="SRAM" pin="I/O7" pad="G6"/>
<connect gate="SRAM" pin="I/O8" pad="B1"/>
<connect gate="SRAM" pin="I/O9" pad="C1"/>
</connects>
<technologies>
<technology name="55"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS62WV102416EBLL-*" prefix="IC">
<description>&lt;b&gt;1024k x 16 low voltage, ultra low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
45ns and 55ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="1024KX16_TYP2" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="33.02" y="0" addlevel="request"/>
</gates>
<devices>
<device name="B" package="TFBGA48_6X8">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!LB" pad="A1"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!UB" pad="B2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="F4"/>
<connect gate="SRAM" pin="A16" pad="E4"/>
<connect gate="SRAM" pin="A17" pad="D3"/>
<connect gate="SRAM" pin="A18" pad="H1"/>
<connect gate="SRAM" pin="A19" pad="G2"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="CE2" pad="A6"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C5"/>
<connect gate="SRAM" pin="I/O10" pad="C2"/>
<connect gate="SRAM" pin="I/O11" pad="D2"/>
<connect gate="SRAM" pin="I/O12" pad="E2"/>
<connect gate="SRAM" pin="I/O13" pad="F2"/>
<connect gate="SRAM" pin="I/O14" pad="F1"/>
<connect gate="SRAM" pin="I/O15" pad="G1"/>
<connect gate="SRAM" pin="I/O2" pad="C6"/>
<connect gate="SRAM" pin="I/O3" pad="D5"/>
<connect gate="SRAM" pin="I/O4" pad="E5"/>
<connect gate="SRAM" pin="I/O5" pad="F5"/>
<connect gate="SRAM" pin="I/O6" pad="F6"/>
<connect gate="SRAM" pin="I/O7" pad="G6"/>
<connect gate="SRAM" pin="I/O8" pad="B1"/>
<connect gate="SRAM" pin="I/O9" pad="C1"/>
</connects>
<technologies>
<technology name="45"/>
<technology name="55"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS65WV102416EBLL-*" prefix="IC">
<description>&lt;b&gt;1024k x 16 low voltage, ultra low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
45ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="1024KX16_TYP2" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="33.02" y="0" addlevel="request"/>
</gates>
<devices>
<device name="B" package="TFBGA48_6X8">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!LB" pad="A1"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!UB" pad="B2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="F4"/>
<connect gate="SRAM" pin="A16" pad="E4"/>
<connect gate="SRAM" pin="A17" pad="D3"/>
<connect gate="SRAM" pin="A18" pad="H1"/>
<connect gate="SRAM" pin="A19" pad="G2"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="CE2" pad="A6"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C5"/>
<connect gate="SRAM" pin="I/O10" pad="C2"/>
<connect gate="SRAM" pin="I/O11" pad="D2"/>
<connect gate="SRAM" pin="I/O12" pad="E2"/>
<connect gate="SRAM" pin="I/O13" pad="F2"/>
<connect gate="SRAM" pin="I/O14" pad="F1"/>
<connect gate="SRAM" pin="I/O15" pad="G1"/>
<connect gate="SRAM" pin="I/O2" pad="C6"/>
<connect gate="SRAM" pin="I/O3" pad="D5"/>
<connect gate="SRAM" pin="I/O4" pad="E5"/>
<connect gate="SRAM" pin="I/O5" pad="F5"/>
<connect gate="SRAM" pin="I/O6" pad="F6"/>
<connect gate="SRAM" pin="I/O7" pad="G6"/>
<connect gate="SRAM" pin="I/O8" pad="B1"/>
<connect gate="SRAM" pin="I/O9" pad="C1"/>
</connects>
<technologies>
<technology name="45"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS62WV102416DALL-*" prefix="IC">
<description>&lt;b&gt;1024k x 16 low voltage, ultra low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
55ns access time&lt;br&gt;
1.98V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="1024KX16_TYP3" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD1_GND2" x="35.56" y="0" addlevel="request"/>
</gates>
<devices>
<device name="T" package="TSOP-I-48-12X40MM">
<connects>
<connect gate="PWR" pin="GND@1" pad="27"/>
<connect gate="PWR" pin="GND@2" pad="46"/>
<connect gate="PWR" pin="VDD@1" pad="37"/>
<connect gate="SRAM" pin="!BYTE" pad="47"/>
<connect gate="SRAM" pin="!CE" pad="26"/>
<connect gate="SRAM" pin="!LB" pad="15"/>
<connect gate="SRAM" pin="!OE" pad="28"/>
<connect gate="SRAM" pin="!UB" pad="14"/>
<connect gate="SRAM" pin="!WE" pad="11"/>
<connect gate="SRAM" pin="A0" pad="25"/>
<connect gate="SRAM" pin="A1" pad="24"/>
<connect gate="SRAM" pin="A10" pad="6"/>
<connect gate="SRAM" pin="A11" pad="5"/>
<connect gate="SRAM" pin="A12" pad="4"/>
<connect gate="SRAM" pin="A13" pad="3"/>
<connect gate="SRAM" pin="A14" pad="2"/>
<connect gate="SRAM" pin="A15" pad="1"/>
<connect gate="SRAM" pin="A16" pad="48"/>
<connect gate="SRAM" pin="A17" pad="17"/>
<connect gate="SRAM" pin="A18" pad="16"/>
<connect gate="SRAM" pin="A19" pad="9"/>
<connect gate="SRAM" pin="A2" pad="23"/>
<connect gate="SRAM" pin="A3" pad="22"/>
<connect gate="SRAM" pin="A4" pad="21"/>
<connect gate="SRAM" pin="A5" pad="20"/>
<connect gate="SRAM" pin="A6" pad="19"/>
<connect gate="SRAM" pin="A7" pad="18"/>
<connect gate="SRAM" pin="A8" pad="8"/>
<connect gate="SRAM" pin="A9" pad="7"/>
<connect gate="SRAM" pin="CE2" pad="12"/>
<connect gate="SRAM" pin="I/O0" pad="29"/>
<connect gate="SRAM" pin="I/O1" pad="31"/>
<connect gate="SRAM" pin="I/O10" pad="34"/>
<connect gate="SRAM" pin="I/O11" pad="36"/>
<connect gate="SRAM" pin="I/O12" pad="39"/>
<connect gate="SRAM" pin="I/O13" pad="41"/>
<connect gate="SRAM" pin="I/O14" pad="43"/>
<connect gate="SRAM" pin="I/O15" pad="45"/>
<connect gate="SRAM" pin="I/O2" pad="33"/>
<connect gate="SRAM" pin="I/O3" pad="35"/>
<connect gate="SRAM" pin="I/O4" pad="38"/>
<connect gate="SRAM" pin="I/O5" pad="40"/>
<connect gate="SRAM" pin="I/O6" pad="42"/>
<connect gate="SRAM" pin="I/O7" pad="44"/>
<connect gate="SRAM" pin="I/O8" pad="30"/>
<connect gate="SRAM" pin="I/O9" pad="32"/>
</connects>
<technologies>
<technology name="55"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS65WV102416DALL-*" prefix="IC">
<description>&lt;b&gt;1024k x 16 low voltage, ultra low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
55ns access time&lt;br&gt;
1.98V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="1024KX16_TYP3" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD1_GND2" x="33.02" y="0" addlevel="request"/>
</gates>
<devices>
<device name="T" package="TSOP-I-48-12X40MM">
<connects>
<connect gate="PWR" pin="GND@1" pad="27"/>
<connect gate="PWR" pin="GND@2" pad="46"/>
<connect gate="PWR" pin="VDD@1" pad="37"/>
<connect gate="SRAM" pin="!BYTE" pad="47"/>
<connect gate="SRAM" pin="!CE" pad="26"/>
<connect gate="SRAM" pin="!LB" pad="15"/>
<connect gate="SRAM" pin="!OE" pad="28"/>
<connect gate="SRAM" pin="!UB" pad="14"/>
<connect gate="SRAM" pin="!WE" pad="11"/>
<connect gate="SRAM" pin="A0" pad="25"/>
<connect gate="SRAM" pin="A1" pad="24"/>
<connect gate="SRAM" pin="A10" pad="6"/>
<connect gate="SRAM" pin="A11" pad="5"/>
<connect gate="SRAM" pin="A12" pad="4"/>
<connect gate="SRAM" pin="A13" pad="3"/>
<connect gate="SRAM" pin="A14" pad="2"/>
<connect gate="SRAM" pin="A15" pad="1"/>
<connect gate="SRAM" pin="A16" pad="48"/>
<connect gate="SRAM" pin="A17" pad="17"/>
<connect gate="SRAM" pin="A18" pad="16"/>
<connect gate="SRAM" pin="A19" pad="9"/>
<connect gate="SRAM" pin="A2" pad="23"/>
<connect gate="SRAM" pin="A3" pad="22"/>
<connect gate="SRAM" pin="A4" pad="21"/>
<connect gate="SRAM" pin="A5" pad="20"/>
<connect gate="SRAM" pin="A6" pad="19"/>
<connect gate="SRAM" pin="A7" pad="18"/>
<connect gate="SRAM" pin="A8" pad="8"/>
<connect gate="SRAM" pin="A9" pad="7"/>
<connect gate="SRAM" pin="CE2" pad="12"/>
<connect gate="SRAM" pin="I/O0" pad="29"/>
<connect gate="SRAM" pin="I/O1" pad="31"/>
<connect gate="SRAM" pin="I/O10" pad="34"/>
<connect gate="SRAM" pin="I/O11" pad="36"/>
<connect gate="SRAM" pin="I/O12" pad="39"/>
<connect gate="SRAM" pin="I/O13" pad="41"/>
<connect gate="SRAM" pin="I/O14" pad="43"/>
<connect gate="SRAM" pin="I/O15" pad="45"/>
<connect gate="SRAM" pin="I/O2" pad="33"/>
<connect gate="SRAM" pin="I/O3" pad="35"/>
<connect gate="SRAM" pin="I/O4" pad="38"/>
<connect gate="SRAM" pin="I/O5" pad="40"/>
<connect gate="SRAM" pin="I/O6" pad="42"/>
<connect gate="SRAM" pin="I/O7" pad="44"/>
<connect gate="SRAM" pin="I/O8" pad="30"/>
<connect gate="SRAM" pin="I/O9" pad="32"/>
</connects>
<technologies>
<technology name="55"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS62WV102416DBLL-*" prefix="IC">
<description>&lt;b&gt;1024k x 16 low voltage, ultra low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
45ns and 55ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="1024KX16_TYP3" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD1_GND2" x="33.02" y="0" addlevel="request"/>
</gates>
<devices>
<device name="T" package="TSOP-I-48-12X40MM">
<connects>
<connect gate="PWR" pin="GND@1" pad="27"/>
<connect gate="PWR" pin="GND@2" pad="46"/>
<connect gate="PWR" pin="VDD@1" pad="37"/>
<connect gate="SRAM" pin="!BYTE" pad="47"/>
<connect gate="SRAM" pin="!CE" pad="26"/>
<connect gate="SRAM" pin="!LB" pad="15"/>
<connect gate="SRAM" pin="!OE" pad="28"/>
<connect gate="SRAM" pin="!UB" pad="14"/>
<connect gate="SRAM" pin="!WE" pad="11"/>
<connect gate="SRAM" pin="A0" pad="25"/>
<connect gate="SRAM" pin="A1" pad="24"/>
<connect gate="SRAM" pin="A10" pad="6"/>
<connect gate="SRAM" pin="A11" pad="5"/>
<connect gate="SRAM" pin="A12" pad="4"/>
<connect gate="SRAM" pin="A13" pad="3"/>
<connect gate="SRAM" pin="A14" pad="2"/>
<connect gate="SRAM" pin="A15" pad="1"/>
<connect gate="SRAM" pin="A16" pad="48"/>
<connect gate="SRAM" pin="A17" pad="17"/>
<connect gate="SRAM" pin="A18" pad="16"/>
<connect gate="SRAM" pin="A19" pad="9"/>
<connect gate="SRAM" pin="A2" pad="23"/>
<connect gate="SRAM" pin="A3" pad="22"/>
<connect gate="SRAM" pin="A4" pad="21"/>
<connect gate="SRAM" pin="A5" pad="20"/>
<connect gate="SRAM" pin="A6" pad="19"/>
<connect gate="SRAM" pin="A7" pad="18"/>
<connect gate="SRAM" pin="A8" pad="8"/>
<connect gate="SRAM" pin="A9" pad="7"/>
<connect gate="SRAM" pin="CE2" pad="12"/>
<connect gate="SRAM" pin="I/O0" pad="29"/>
<connect gate="SRAM" pin="I/O1" pad="31"/>
<connect gate="SRAM" pin="I/O10" pad="34"/>
<connect gate="SRAM" pin="I/O11" pad="36"/>
<connect gate="SRAM" pin="I/O12" pad="39"/>
<connect gate="SRAM" pin="I/O13" pad="41"/>
<connect gate="SRAM" pin="I/O14" pad="43"/>
<connect gate="SRAM" pin="I/O15" pad="45"/>
<connect gate="SRAM" pin="I/O2" pad="33"/>
<connect gate="SRAM" pin="I/O3" pad="35"/>
<connect gate="SRAM" pin="I/O4" pad="38"/>
<connect gate="SRAM" pin="I/O5" pad="40"/>
<connect gate="SRAM" pin="I/O6" pad="42"/>
<connect gate="SRAM" pin="I/O7" pad="44"/>
<connect gate="SRAM" pin="I/O8" pad="30"/>
<connect gate="SRAM" pin="I/O9" pad="32"/>
</connects>
<technologies>
<technology name="45"/>
<technology name="55"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS65WV102416DBLL-*" prefix="IC">
<description>&lt;b&gt;1024k x 16 low voltage, ultra low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
45ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="1024KX16_TYP3" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD1_GND2" x="35.56" y="0" addlevel="request"/>
</gates>
<devices>
<device name="T" package="TSOP-I-48-12X40MM">
<connects>
<connect gate="PWR" pin="GND@1" pad="27"/>
<connect gate="PWR" pin="GND@2" pad="46"/>
<connect gate="PWR" pin="VDD@1" pad="37"/>
<connect gate="SRAM" pin="!BYTE" pad="47"/>
<connect gate="SRAM" pin="!CE" pad="26"/>
<connect gate="SRAM" pin="!LB" pad="15"/>
<connect gate="SRAM" pin="!OE" pad="28"/>
<connect gate="SRAM" pin="!UB" pad="14"/>
<connect gate="SRAM" pin="!WE" pad="11"/>
<connect gate="SRAM" pin="A0" pad="25"/>
<connect gate="SRAM" pin="A1" pad="24"/>
<connect gate="SRAM" pin="A10" pad="6"/>
<connect gate="SRAM" pin="A11" pad="5"/>
<connect gate="SRAM" pin="A12" pad="4"/>
<connect gate="SRAM" pin="A13" pad="3"/>
<connect gate="SRAM" pin="A14" pad="2"/>
<connect gate="SRAM" pin="A15" pad="1"/>
<connect gate="SRAM" pin="A16" pad="48"/>
<connect gate="SRAM" pin="A17" pad="17"/>
<connect gate="SRAM" pin="A18" pad="16"/>
<connect gate="SRAM" pin="A19" pad="9"/>
<connect gate="SRAM" pin="A2" pad="23"/>
<connect gate="SRAM" pin="A3" pad="22"/>
<connect gate="SRAM" pin="A4" pad="21"/>
<connect gate="SRAM" pin="A5" pad="20"/>
<connect gate="SRAM" pin="A6" pad="19"/>
<connect gate="SRAM" pin="A7" pad="18"/>
<connect gate="SRAM" pin="A8" pad="8"/>
<connect gate="SRAM" pin="A9" pad="7"/>
<connect gate="SRAM" pin="CE2" pad="12"/>
<connect gate="SRAM" pin="I/O0" pad="29"/>
<connect gate="SRAM" pin="I/O1" pad="31"/>
<connect gate="SRAM" pin="I/O10" pad="34"/>
<connect gate="SRAM" pin="I/O11" pad="36"/>
<connect gate="SRAM" pin="I/O12" pad="39"/>
<connect gate="SRAM" pin="I/O13" pad="41"/>
<connect gate="SRAM" pin="I/O14" pad="43"/>
<connect gate="SRAM" pin="I/O15" pad="45"/>
<connect gate="SRAM" pin="I/O2" pad="33"/>
<connect gate="SRAM" pin="I/O3" pad="35"/>
<connect gate="SRAM" pin="I/O4" pad="38"/>
<connect gate="SRAM" pin="I/O5" pad="40"/>
<connect gate="SRAM" pin="I/O6" pad="42"/>
<connect gate="SRAM" pin="I/O7" pad="44"/>
<connect gate="SRAM" pin="I/O8" pad="30"/>
<connect gate="SRAM" pin="I/O9" pad="32"/>
</connects>
<technologies>
<technology name="45"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS61WV102416BLL-*" prefix="IC">
<description>&lt;b&gt;1024k x 16 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
10ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="1024KX16_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="33.02" y="0" addlevel="request"/>
</gates>
<devices>
<device name="M" package="TFBGA48_9X11">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!LB" pad="A1"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!UB" pad="B2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="F4"/>
<connect gate="SRAM" pin="A16" pad="E4"/>
<connect gate="SRAM" pin="A17" pad="D3"/>
<connect gate="SRAM" pin="A18" pad="H1"/>
<connect gate="SRAM" pin="A19" pad="G2"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C5"/>
<connect gate="SRAM" pin="I/O10" pad="C2"/>
<connect gate="SRAM" pin="I/O11" pad="D2"/>
<connect gate="SRAM" pin="I/O12" pad="E2"/>
<connect gate="SRAM" pin="I/O13" pad="F2"/>
<connect gate="SRAM" pin="I/O14" pad="F1"/>
<connect gate="SRAM" pin="I/O15" pad="G1"/>
<connect gate="SRAM" pin="I/O2" pad="C6"/>
<connect gate="SRAM" pin="I/O3" pad="D5"/>
<connect gate="SRAM" pin="I/O4" pad="E5"/>
<connect gate="SRAM" pin="I/O5" pad="F5"/>
<connect gate="SRAM" pin="I/O6" pad="F6"/>
<connect gate="SRAM" pin="I/O7" pad="G6"/>
<connect gate="SRAM" pin="I/O8" pad="B1"/>
<connect gate="SRAM" pin="I/O9" pad="C1"/>
</connects>
<technologies>
<technology name="10"/>
</technologies>
</device>
<device name="T" package="TSOP-I-48-12X40MM">
<connects>
<connect gate="PWR" pin="GND@1" pad="13"/>
<connect gate="PWR" pin="GND@2" pad="37"/>
<connect gate="PWR" pin="VDD@1" pad="12"/>
<connect gate="PWR" pin="VDD@2" pad="36"/>
<connect gate="SRAM" pin="!CE" pad="7"/>
<connect gate="SRAM" pin="!LB" pad="42"/>
<connect gate="SRAM" pin="!OE" pad="44"/>
<connect gate="SRAM" pin="!UB" pad="43"/>
<connect gate="SRAM" pin="!WE" pad="18"/>
<connect gate="SRAM" pin="A0" pad="5"/>
<connect gate="SRAM" pin="A1" pad="4"/>
<connect gate="SRAM" pin="A10" pad="29"/>
<connect gate="SRAM" pin="A11" pad="28"/>
<connect gate="SRAM" pin="A12" pad="27"/>
<connect gate="SRAM" pin="A13" pad="26"/>
<connect gate="SRAM" pin="A14" pad="25"/>
<connect gate="SRAM" pin="A15" pad="24"/>
<connect gate="SRAM" pin="A16" pad="23"/>
<connect gate="SRAM" pin="A17" pad="22"/>
<connect gate="SRAM" pin="A18" pad="21"/>
<connect gate="SRAM" pin="A19" pad="20"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="2"/>
<connect gate="SRAM" pin="A4" pad="1"/>
<connect gate="SRAM" pin="A5" pad="48"/>
<connect gate="SRAM" pin="A6" pad="47"/>
<connect gate="SRAM" pin="A7" pad="46"/>
<connect gate="SRAM" pin="A8" pad="45"/>
<connect gate="SRAM" pin="A9" pad="30"/>
<connect gate="SRAM" pin="I/O0" pad="8"/>
<connect gate="SRAM" pin="I/O1" pad="9"/>
<connect gate="SRAM" pin="I/O10" pad="34"/>
<connect gate="SRAM" pin="I/O11" pad="35"/>
<connect gate="SRAM" pin="I/O12" pad="38"/>
<connect gate="SRAM" pin="I/O13" pad="39"/>
<connect gate="SRAM" pin="I/O14" pad="40"/>
<connect gate="SRAM" pin="I/O15" pad="41"/>
<connect gate="SRAM" pin="I/O2" pad="10"/>
<connect gate="SRAM" pin="I/O3" pad="11"/>
<connect gate="SRAM" pin="I/O4" pad="14"/>
<connect gate="SRAM" pin="I/O5" pad="15"/>
<connect gate="SRAM" pin="I/O6" pad="16"/>
<connect gate="SRAM" pin="I/O7" pad="17"/>
<connect gate="SRAM" pin="I/O8" pad="32"/>
<connect gate="SRAM" pin="I/O9" pad="33"/>
</connects>
<technologies>
<technology name="10"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS61WV102416ALL-*" prefix="IC">
<description>&lt;b&gt;1024k x 16 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
20ns access time&lt;br&gt;
2.2V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="1024KX16_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="35.56" y="0" addlevel="request"/>
</gates>
<devices>
<device name="M" package="TFBGA48_9X11">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!LB" pad="A1"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!UB" pad="B2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="F4"/>
<connect gate="SRAM" pin="A16" pad="E4"/>
<connect gate="SRAM" pin="A17" pad="D3"/>
<connect gate="SRAM" pin="A18" pad="H1"/>
<connect gate="SRAM" pin="A19" pad="G2"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C5"/>
<connect gate="SRAM" pin="I/O10" pad="C2"/>
<connect gate="SRAM" pin="I/O11" pad="D2"/>
<connect gate="SRAM" pin="I/O12" pad="E2"/>
<connect gate="SRAM" pin="I/O13" pad="F2"/>
<connect gate="SRAM" pin="I/O14" pad="F1"/>
<connect gate="SRAM" pin="I/O15" pad="G1"/>
<connect gate="SRAM" pin="I/O2" pad="C6"/>
<connect gate="SRAM" pin="I/O3" pad="D5"/>
<connect gate="SRAM" pin="I/O4" pad="E5"/>
<connect gate="SRAM" pin="I/O5" pad="F5"/>
<connect gate="SRAM" pin="I/O6" pad="F6"/>
<connect gate="SRAM" pin="I/O7" pad="G6"/>
<connect gate="SRAM" pin="I/O8" pad="B1"/>
<connect gate="SRAM" pin="I/O9" pad="C1"/>
</connects>
<technologies>
<technology name="20"/>
</technologies>
</device>
<device name="T" package="TSOP-I-48-12X40MM">
<connects>
<connect gate="PWR" pin="GND@1" pad="13"/>
<connect gate="PWR" pin="GND@2" pad="37"/>
<connect gate="PWR" pin="VDD@1" pad="12"/>
<connect gate="PWR" pin="VDD@2" pad="36"/>
<connect gate="SRAM" pin="!CE" pad="7"/>
<connect gate="SRAM" pin="!LB" pad="42"/>
<connect gate="SRAM" pin="!OE" pad="44"/>
<connect gate="SRAM" pin="!UB" pad="43"/>
<connect gate="SRAM" pin="!WE" pad="18"/>
<connect gate="SRAM" pin="A0" pad="5"/>
<connect gate="SRAM" pin="A1" pad="4"/>
<connect gate="SRAM" pin="A10" pad="29"/>
<connect gate="SRAM" pin="A11" pad="28"/>
<connect gate="SRAM" pin="A12" pad="27"/>
<connect gate="SRAM" pin="A13" pad="26"/>
<connect gate="SRAM" pin="A14" pad="25"/>
<connect gate="SRAM" pin="A15" pad="24"/>
<connect gate="SRAM" pin="A16" pad="23"/>
<connect gate="SRAM" pin="A17" pad="22"/>
<connect gate="SRAM" pin="A18" pad="21"/>
<connect gate="SRAM" pin="A19" pad="20"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="2"/>
<connect gate="SRAM" pin="A4" pad="1"/>
<connect gate="SRAM" pin="A5" pad="48"/>
<connect gate="SRAM" pin="A6" pad="47"/>
<connect gate="SRAM" pin="A7" pad="46"/>
<connect gate="SRAM" pin="A8" pad="45"/>
<connect gate="SRAM" pin="A9" pad="30"/>
<connect gate="SRAM" pin="I/O0" pad="8"/>
<connect gate="SRAM" pin="I/O1" pad="9"/>
<connect gate="SRAM" pin="I/O10" pad="34"/>
<connect gate="SRAM" pin="I/O11" pad="35"/>
<connect gate="SRAM" pin="I/O12" pad="38"/>
<connect gate="SRAM" pin="I/O13" pad="39"/>
<connect gate="SRAM" pin="I/O14" pad="40"/>
<connect gate="SRAM" pin="I/O15" pad="41"/>
<connect gate="SRAM" pin="I/O2" pad="10"/>
<connect gate="SRAM" pin="I/O3" pad="11"/>
<connect gate="SRAM" pin="I/O4" pad="14"/>
<connect gate="SRAM" pin="I/O5" pad="15"/>
<connect gate="SRAM" pin="I/O6" pad="16"/>
<connect gate="SRAM" pin="I/O7" pad="17"/>
<connect gate="SRAM" pin="I/O8" pad="32"/>
<connect gate="SRAM" pin="I/O9" pad="33"/>
</connects>
<technologies>
<technology name="20"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS64WV102416BLL-*" prefix="IC">
<description>&lt;b&gt;1024k x 16 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
10ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="1024KX16_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="35.56" y="0" addlevel="request"/>
</gates>
<devices>
<device name="M" package="TFBGA48_9X11">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!LB" pad="A1"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!UB" pad="B2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="F4"/>
<connect gate="SRAM" pin="A16" pad="E4"/>
<connect gate="SRAM" pin="A17" pad="D3"/>
<connect gate="SRAM" pin="A18" pad="H1"/>
<connect gate="SRAM" pin="A19" pad="G2"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C5"/>
<connect gate="SRAM" pin="I/O10" pad="C2"/>
<connect gate="SRAM" pin="I/O11" pad="D2"/>
<connect gate="SRAM" pin="I/O12" pad="E2"/>
<connect gate="SRAM" pin="I/O13" pad="F2"/>
<connect gate="SRAM" pin="I/O14" pad="F1"/>
<connect gate="SRAM" pin="I/O15" pad="G1"/>
<connect gate="SRAM" pin="I/O2" pad="C6"/>
<connect gate="SRAM" pin="I/O3" pad="D5"/>
<connect gate="SRAM" pin="I/O4" pad="E5"/>
<connect gate="SRAM" pin="I/O5" pad="F5"/>
<connect gate="SRAM" pin="I/O6" pad="F6"/>
<connect gate="SRAM" pin="I/O7" pad="G6"/>
<connect gate="SRAM" pin="I/O8" pad="B1"/>
<connect gate="SRAM" pin="I/O9" pad="C1"/>
</connects>
<technologies>
<technology name="10"/>
</technologies>
</device>
<device name="CT" package="TSOP-I-48-12X40MM">
<connects>
<connect gate="PWR" pin="GND@1" pad="13"/>
<connect gate="PWR" pin="GND@2" pad="37"/>
<connect gate="PWR" pin="VDD@1" pad="12"/>
<connect gate="PWR" pin="VDD@2" pad="36"/>
<connect gate="SRAM" pin="!CE" pad="7"/>
<connect gate="SRAM" pin="!LB" pad="42"/>
<connect gate="SRAM" pin="!OE" pad="44"/>
<connect gate="SRAM" pin="!UB" pad="43"/>
<connect gate="SRAM" pin="!WE" pad="18"/>
<connect gate="SRAM" pin="A0" pad="5"/>
<connect gate="SRAM" pin="A1" pad="4"/>
<connect gate="SRAM" pin="A10" pad="29"/>
<connect gate="SRAM" pin="A11" pad="28"/>
<connect gate="SRAM" pin="A12" pad="27"/>
<connect gate="SRAM" pin="A13" pad="26"/>
<connect gate="SRAM" pin="A14" pad="25"/>
<connect gate="SRAM" pin="A15" pad="24"/>
<connect gate="SRAM" pin="A16" pad="23"/>
<connect gate="SRAM" pin="A17" pad="22"/>
<connect gate="SRAM" pin="A18" pad="21"/>
<connect gate="SRAM" pin="A19" pad="20"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="2"/>
<connect gate="SRAM" pin="A4" pad="1"/>
<connect gate="SRAM" pin="A5" pad="48"/>
<connect gate="SRAM" pin="A6" pad="47"/>
<connect gate="SRAM" pin="A7" pad="46"/>
<connect gate="SRAM" pin="A8" pad="45"/>
<connect gate="SRAM" pin="A9" pad="30"/>
<connect gate="SRAM" pin="I/O0" pad="8"/>
<connect gate="SRAM" pin="I/O1" pad="9"/>
<connect gate="SRAM" pin="I/O10" pad="34"/>
<connect gate="SRAM" pin="I/O11" pad="35"/>
<connect gate="SRAM" pin="I/O12" pad="38"/>
<connect gate="SRAM" pin="I/O13" pad="39"/>
<connect gate="SRAM" pin="I/O14" pad="40"/>
<connect gate="SRAM" pin="I/O15" pad="41"/>
<connect gate="SRAM" pin="I/O2" pad="10"/>
<connect gate="SRAM" pin="I/O3" pad="11"/>
<connect gate="SRAM" pin="I/O4" pad="14"/>
<connect gate="SRAM" pin="I/O5" pad="15"/>
<connect gate="SRAM" pin="I/O6" pad="16"/>
<connect gate="SRAM" pin="I/O7" pad="17"/>
<connect gate="SRAM" pin="I/O8" pad="32"/>
<connect gate="SRAM" pin="I/O9" pad="33"/>
</connects>
<technologies>
<technology name="10"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS62WV102416BLL-*" prefix="IC">
<description>&lt;b&gt;1024k x 16 high- speed low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
25ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="1024KX16_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="38.1" y="0" addlevel="request"/>
</gates>
<devices>
<device name="T" package="TSOP-I-48-12X40MM">
<connects>
<connect gate="PWR" pin="GND@1" pad="13"/>
<connect gate="PWR" pin="GND@2" pad="37"/>
<connect gate="PWR" pin="VDD@1" pad="12"/>
<connect gate="PWR" pin="VDD@2" pad="36"/>
<connect gate="SRAM" pin="!CE" pad="7"/>
<connect gate="SRAM" pin="!LB" pad="42"/>
<connect gate="SRAM" pin="!OE" pad="44"/>
<connect gate="SRAM" pin="!UB" pad="43"/>
<connect gate="SRAM" pin="!WE" pad="18"/>
<connect gate="SRAM" pin="A0" pad="5"/>
<connect gate="SRAM" pin="A1" pad="4"/>
<connect gate="SRAM" pin="A10" pad="29"/>
<connect gate="SRAM" pin="A11" pad="28"/>
<connect gate="SRAM" pin="A12" pad="27"/>
<connect gate="SRAM" pin="A13" pad="26"/>
<connect gate="SRAM" pin="A14" pad="25"/>
<connect gate="SRAM" pin="A15" pad="24"/>
<connect gate="SRAM" pin="A16" pad="23"/>
<connect gate="SRAM" pin="A17" pad="22"/>
<connect gate="SRAM" pin="A18" pad="21"/>
<connect gate="SRAM" pin="A19" pad="20"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="2"/>
<connect gate="SRAM" pin="A4" pad="1"/>
<connect gate="SRAM" pin="A5" pad="48"/>
<connect gate="SRAM" pin="A6" pad="47"/>
<connect gate="SRAM" pin="A7" pad="46"/>
<connect gate="SRAM" pin="A8" pad="45"/>
<connect gate="SRAM" pin="A9" pad="30"/>
<connect gate="SRAM" pin="I/O0" pad="8"/>
<connect gate="SRAM" pin="I/O1" pad="9"/>
<connect gate="SRAM" pin="I/O10" pad="34"/>
<connect gate="SRAM" pin="I/O11" pad="35"/>
<connect gate="SRAM" pin="I/O12" pad="38"/>
<connect gate="SRAM" pin="I/O13" pad="39"/>
<connect gate="SRAM" pin="I/O14" pad="40"/>
<connect gate="SRAM" pin="I/O15" pad="41"/>
<connect gate="SRAM" pin="I/O2" pad="10"/>
<connect gate="SRAM" pin="I/O3" pad="11"/>
<connect gate="SRAM" pin="I/O4" pad="14"/>
<connect gate="SRAM" pin="I/O5" pad="15"/>
<connect gate="SRAM" pin="I/O6" pad="16"/>
<connect gate="SRAM" pin="I/O7" pad="17"/>
<connect gate="SRAM" pin="I/O8" pad="32"/>
<connect gate="SRAM" pin="I/O9" pad="33"/>
</connects>
<technologies>
<technology name="25"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS62WV102416ALL-*" prefix="IC">
<description>&lt;b&gt;1024k x 16 high- speed low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
35ns access time&lt;br&gt;
2.2V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="1024KX16_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="33.02" y="0" addlevel="request"/>
</gates>
<devices>
<device name="T" package="TSOP-I-48-12X40MM">
<connects>
<connect gate="PWR" pin="GND@1" pad="13"/>
<connect gate="PWR" pin="GND@2" pad="37"/>
<connect gate="PWR" pin="VDD@1" pad="12"/>
<connect gate="PWR" pin="VDD@2" pad="36"/>
<connect gate="SRAM" pin="!CE" pad="7"/>
<connect gate="SRAM" pin="!LB" pad="42"/>
<connect gate="SRAM" pin="!OE" pad="44"/>
<connect gate="SRAM" pin="!UB" pad="43"/>
<connect gate="SRAM" pin="!WE" pad="18"/>
<connect gate="SRAM" pin="A0" pad="5"/>
<connect gate="SRAM" pin="A1" pad="4"/>
<connect gate="SRAM" pin="A10" pad="29"/>
<connect gate="SRAM" pin="A11" pad="28"/>
<connect gate="SRAM" pin="A12" pad="27"/>
<connect gate="SRAM" pin="A13" pad="26"/>
<connect gate="SRAM" pin="A14" pad="25"/>
<connect gate="SRAM" pin="A15" pad="24"/>
<connect gate="SRAM" pin="A16" pad="23"/>
<connect gate="SRAM" pin="A17" pad="22"/>
<connect gate="SRAM" pin="A18" pad="21"/>
<connect gate="SRAM" pin="A19" pad="20"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="2"/>
<connect gate="SRAM" pin="A4" pad="1"/>
<connect gate="SRAM" pin="A5" pad="48"/>
<connect gate="SRAM" pin="A6" pad="47"/>
<connect gate="SRAM" pin="A7" pad="46"/>
<connect gate="SRAM" pin="A8" pad="45"/>
<connect gate="SRAM" pin="A9" pad="30"/>
<connect gate="SRAM" pin="I/O0" pad="8"/>
<connect gate="SRAM" pin="I/O1" pad="9"/>
<connect gate="SRAM" pin="I/O10" pad="34"/>
<connect gate="SRAM" pin="I/O11" pad="35"/>
<connect gate="SRAM" pin="I/O12" pad="38"/>
<connect gate="SRAM" pin="I/O13" pad="39"/>
<connect gate="SRAM" pin="I/O14" pad="40"/>
<connect gate="SRAM" pin="I/O15" pad="41"/>
<connect gate="SRAM" pin="I/O2" pad="10"/>
<connect gate="SRAM" pin="I/O3" pad="11"/>
<connect gate="SRAM" pin="I/O4" pad="14"/>
<connect gate="SRAM" pin="I/O5" pad="15"/>
<connect gate="SRAM" pin="I/O6" pad="16"/>
<connect gate="SRAM" pin="I/O7" pad="17"/>
<connect gate="SRAM" pin="I/O8" pad="32"/>
<connect gate="SRAM" pin="I/O9" pad="33"/>
</connects>
<technologies>
<technology name="35"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS65WV102416BLL-*" prefix="IC">
<description>&lt;b&gt;1024k x 16 high- speed low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
25ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="1024KX16_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="33.02" y="0" addlevel="request"/>
</gates>
<devices>
<device name="T" package="TSOP-I-48-12X40MM">
<connects>
<connect gate="PWR" pin="GND@1" pad="13"/>
<connect gate="PWR" pin="GND@2" pad="37"/>
<connect gate="PWR" pin="VDD@1" pad="12"/>
<connect gate="PWR" pin="VDD@2" pad="36"/>
<connect gate="SRAM" pin="!CE" pad="7"/>
<connect gate="SRAM" pin="!LB" pad="42"/>
<connect gate="SRAM" pin="!OE" pad="44"/>
<connect gate="SRAM" pin="!UB" pad="43"/>
<connect gate="SRAM" pin="!WE" pad="18"/>
<connect gate="SRAM" pin="A0" pad="5"/>
<connect gate="SRAM" pin="A1" pad="4"/>
<connect gate="SRAM" pin="A10" pad="29"/>
<connect gate="SRAM" pin="A11" pad="28"/>
<connect gate="SRAM" pin="A12" pad="27"/>
<connect gate="SRAM" pin="A13" pad="26"/>
<connect gate="SRAM" pin="A14" pad="25"/>
<connect gate="SRAM" pin="A15" pad="24"/>
<connect gate="SRAM" pin="A16" pad="23"/>
<connect gate="SRAM" pin="A17" pad="22"/>
<connect gate="SRAM" pin="A18" pad="21"/>
<connect gate="SRAM" pin="A19" pad="20"/>
<connect gate="SRAM" pin="A2" pad="3"/>
<connect gate="SRAM" pin="A3" pad="2"/>
<connect gate="SRAM" pin="A4" pad="1"/>
<connect gate="SRAM" pin="A5" pad="48"/>
<connect gate="SRAM" pin="A6" pad="47"/>
<connect gate="SRAM" pin="A7" pad="46"/>
<connect gate="SRAM" pin="A8" pad="45"/>
<connect gate="SRAM" pin="A9" pad="30"/>
<connect gate="SRAM" pin="I/O0" pad="8"/>
<connect gate="SRAM" pin="I/O1" pad="9"/>
<connect gate="SRAM" pin="I/O10" pad="34"/>
<connect gate="SRAM" pin="I/O11" pad="35"/>
<connect gate="SRAM" pin="I/O12" pad="38"/>
<connect gate="SRAM" pin="I/O13" pad="39"/>
<connect gate="SRAM" pin="I/O14" pad="40"/>
<connect gate="SRAM" pin="I/O15" pad="41"/>
<connect gate="SRAM" pin="I/O2" pad="10"/>
<connect gate="SRAM" pin="I/O3" pad="11"/>
<connect gate="SRAM" pin="I/O4" pad="14"/>
<connect gate="SRAM" pin="I/O5" pad="15"/>
<connect gate="SRAM" pin="I/O6" pad="16"/>
<connect gate="SRAM" pin="I/O7" pad="17"/>
<connect gate="SRAM" pin="I/O8" pad="32"/>
<connect gate="SRAM" pin="I/O9" pad="33"/>
</connects>
<technologies>
<technology name="25"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS65WV102416BLL-*M" prefix="IC">
<description>&lt;b&gt;1024k x 16 high- speed low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
25ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="1024KX16_TYP2" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="33.02" y="0" addlevel="request"/>
</gates>
<devices>
<device name="" package="TFBGA48_9X11">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!LB" pad="A1"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!UB" pad="B2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="F4"/>
<connect gate="SRAM" pin="A16" pad="E4"/>
<connect gate="SRAM" pin="A17" pad="D3"/>
<connect gate="SRAM" pin="A18" pad="H1"/>
<connect gate="SRAM" pin="A19" pad="G2"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="CE2" pad="A6"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C5"/>
<connect gate="SRAM" pin="I/O10" pad="C2"/>
<connect gate="SRAM" pin="I/O11" pad="D2"/>
<connect gate="SRAM" pin="I/O12" pad="E2"/>
<connect gate="SRAM" pin="I/O13" pad="F2"/>
<connect gate="SRAM" pin="I/O14" pad="F1"/>
<connect gate="SRAM" pin="I/O15" pad="G1"/>
<connect gate="SRAM" pin="I/O2" pad="C6"/>
<connect gate="SRAM" pin="I/O3" pad="D5"/>
<connect gate="SRAM" pin="I/O4" pad="E5"/>
<connect gate="SRAM" pin="I/O5" pad="F5"/>
<connect gate="SRAM" pin="I/O6" pad="F6"/>
<connect gate="SRAM" pin="I/O7" pad="G6"/>
<connect gate="SRAM" pin="I/O8" pad="B1"/>
<connect gate="SRAM" pin="I/O9" pad="C1"/>
</connects>
<technologies>
<technology name="25"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS62WV102416BLL-*M" prefix="IC">
<description>&lt;b&gt;1024k x 16 high- speed low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
25ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="1024KX16_TYP2" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="35.56" y="0" addlevel="request"/>
</gates>
<devices>
<device name="" package="TFBGA48_9X11">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!LB" pad="A1"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!UB" pad="B2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="F4"/>
<connect gate="SRAM" pin="A16" pad="E4"/>
<connect gate="SRAM" pin="A17" pad="D3"/>
<connect gate="SRAM" pin="A18" pad="H1"/>
<connect gate="SRAM" pin="A19" pad="G2"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="CE2" pad="A6"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C5"/>
<connect gate="SRAM" pin="I/O10" pad="C2"/>
<connect gate="SRAM" pin="I/O11" pad="D2"/>
<connect gate="SRAM" pin="I/O12" pad="E2"/>
<connect gate="SRAM" pin="I/O13" pad="F2"/>
<connect gate="SRAM" pin="I/O14" pad="F1"/>
<connect gate="SRAM" pin="I/O15" pad="G1"/>
<connect gate="SRAM" pin="I/O2" pad="C6"/>
<connect gate="SRAM" pin="I/O3" pad="D5"/>
<connect gate="SRAM" pin="I/O4" pad="E5"/>
<connect gate="SRAM" pin="I/O5" pad="F5"/>
<connect gate="SRAM" pin="I/O6" pad="F6"/>
<connect gate="SRAM" pin="I/O7" pad="G6"/>
<connect gate="SRAM" pin="I/O8" pad="B1"/>
<connect gate="SRAM" pin="I/O9" pad="C1"/>
</connects>
<technologies>
<technology name="25"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS62WV102416ALL-*M" prefix="IC">
<description>&lt;b&gt;1024k x 16 high- speed low power CMOS static RAM&lt;/b&gt;&lt;p&gt;
35ns access time&lt;br&gt;
2.2V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="1024KX16_TYP2" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD2_GND2" x="33.02" y="-2.54" addlevel="request"/>
</gates>
<devices>
<device name="" package="TFBGA48_9X11">
<connects>
<connect gate="PWR" pin="GND@1" pad="D1"/>
<connect gate="PWR" pin="GND@2" pad="E6"/>
<connect gate="PWR" pin="VDD@1" pad="D6"/>
<connect gate="PWR" pin="VDD@2" pad="E1"/>
<connect gate="SRAM" pin="!CE" pad="B5"/>
<connect gate="SRAM" pin="!LB" pad="A1"/>
<connect gate="SRAM" pin="!OE" pad="A2"/>
<connect gate="SRAM" pin="!UB" pad="B2"/>
<connect gate="SRAM" pin="!WE" pad="G5"/>
<connect gate="SRAM" pin="A0" pad="A3"/>
<connect gate="SRAM" pin="A1" pad="A4"/>
<connect gate="SRAM" pin="A10" pad="H4"/>
<connect gate="SRAM" pin="A11" pad="H5"/>
<connect gate="SRAM" pin="A12" pad="G3"/>
<connect gate="SRAM" pin="A13" pad="G4"/>
<connect gate="SRAM" pin="A14" pad="F3"/>
<connect gate="SRAM" pin="A15" pad="F4"/>
<connect gate="SRAM" pin="A16" pad="E4"/>
<connect gate="SRAM" pin="A17" pad="D3"/>
<connect gate="SRAM" pin="A18" pad="H1"/>
<connect gate="SRAM" pin="A19" pad="G2"/>
<connect gate="SRAM" pin="A2" pad="A5"/>
<connect gate="SRAM" pin="A3" pad="B3"/>
<connect gate="SRAM" pin="A4" pad="B4"/>
<connect gate="SRAM" pin="A5" pad="C3"/>
<connect gate="SRAM" pin="A6" pad="C4"/>
<connect gate="SRAM" pin="A7" pad="D4"/>
<connect gate="SRAM" pin="A8" pad="H2"/>
<connect gate="SRAM" pin="A9" pad="H3"/>
<connect gate="SRAM" pin="CE2" pad="A6"/>
<connect gate="SRAM" pin="I/O0" pad="B6"/>
<connect gate="SRAM" pin="I/O1" pad="C5"/>
<connect gate="SRAM" pin="I/O10" pad="C2"/>
<connect gate="SRAM" pin="I/O11" pad="D2"/>
<connect gate="SRAM" pin="I/O12" pad="E2"/>
<connect gate="SRAM" pin="I/O13" pad="F2"/>
<connect gate="SRAM" pin="I/O14" pad="F1"/>
<connect gate="SRAM" pin="I/O15" pad="G1"/>
<connect gate="SRAM" pin="I/O2" pad="C6"/>
<connect gate="SRAM" pin="I/O3" pad="D5"/>
<connect gate="SRAM" pin="I/O4" pad="E5"/>
<connect gate="SRAM" pin="I/O5" pad="F5"/>
<connect gate="SRAM" pin="I/O6" pad="F6"/>
<connect gate="SRAM" pin="I/O7" pad="G6"/>
<connect gate="SRAM" pin="I/O8" pad="B1"/>
<connect gate="SRAM" pin="I/O9" pad="C1"/>
</connects>
<technologies>
<technology name="35"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS61LV12824-*" prefix="IC">
<description>&lt;b&gt;128k x 24 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
8ns and 10ns access time&lt;br&gt;
3.3V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="128KX24_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VCC8_VCCQ8_GND16" x="0" y="-60.96" addlevel="request"/>
</gates>
<devices>
<device name="TQ" package="TQFP100_14X20">
<connects>
<connect gate="PWR" pin="GND@1" pad="3"/>
<connect gate="PWR" pin="GND@10" pad="10"/>
<connect gate="PWR" pin="GND@11" pad="21"/>
<connect gate="PWR" pin="GND@12" pad="25"/>
<connect gate="PWR" pin="GND@13" pad="56"/>
<connect gate="PWR" pin="GND@14" pad="60"/>
<connect gate="PWR" pin="GND@15" pad="71"/>
<connect gate="PWR" pin="GND@16" pad="75"/>
<connect gate="PWR" pin="GND@2" pad="17"/>
<connect gate="PWR" pin="GND@3" pad="29"/>
<connect gate="PWR" pin="GND@4" pad="40"/>
<connect gate="PWR" pin="GND@5" pad="52"/>
<connect gate="PWR" pin="GND@6" pad="64"/>
<connect gate="PWR" pin="GND@7" pad="78"/>
<connect gate="PWR" pin="GND@8" pad="91"/>
<connect gate="PWR" pin="GND@9" pad="6"/>
<connect gate="PWR" pin="VCC@1" pad="2"/>
<connect gate="PWR" pin="VCC@2" pad="14"/>
<connect gate="PWR" pin="VCC@3" pad="28"/>
<connect gate="PWR" pin="VCC@4" pad="41"/>
<connect gate="PWR" pin="VCC@5" pad="53"/>
<connect gate="PWR" pin="VCC@6" pad="67"/>
<connect gate="PWR" pin="VCC@7" pad="79"/>
<connect gate="PWR" pin="VCC@8" pad="92"/>
<connect gate="PWR" pin="VCCQ@1" pad="7"/>
<connect gate="PWR" pin="VCCQ@2" pad="11"/>
<connect gate="PWR" pin="VCCQ@3" pad="20"/>
<connect gate="PWR" pin="VCCQ@4" pad="24"/>
<connect gate="PWR" pin="VCCQ@5" pad="57"/>
<connect gate="PWR" pin="VCCQ@6" pad="61"/>
<connect gate="PWR" pin="VCCQ@7" pad="70"/>
<connect gate="PWR" pin="VCCQ@8" pad="74"/>
<connect gate="SRAM" pin="!CE" pad="89"/>
<connect gate="SRAM" pin="!CE3" pad="90"/>
<connect gate="SRAM" pin="!OE" pad="39"/>
<connect gate="SRAM" pin="!WE" pad="42"/>
<connect gate="SRAM" pin="A0" pad="44"/>
<connect gate="SRAM" pin="A1" pad="45"/>
<connect gate="SRAM" pin="A10" pad="35"/>
<connect gate="SRAM" pin="A11" pad="98"/>
<connect gate="SRAM" pin="A12" pad="97"/>
<connect gate="SRAM" pin="A13" pad="96"/>
<connect gate="SRAM" pin="A14" pad="95"/>
<connect gate="SRAM" pin="A15" pad="94"/>
<connect gate="SRAM" pin="A16" pad="88"/>
<connect gate="SRAM" pin="A2" pad="46"/>
<connect gate="SRAM" pin="A3" pad="85"/>
<connect gate="SRAM" pin="A4" pad="86"/>
<connect gate="SRAM" pin="A5" pad="87"/>
<connect gate="SRAM" pin="A6" pad="43"/>
<connect gate="SRAM" pin="A7" pad="38"/>
<connect gate="SRAM" pin="A8" pad="37"/>
<connect gate="SRAM" pin="A9" pad="36"/>
<connect gate="SRAM" pin="CE2" pad="93"/>
<connect gate="SRAM" pin="I/O0" pad="77"/>
<connect gate="SRAM" pin="I/O1" pad="76"/>
<connect gate="SRAM" pin="I/O10" pad="55"/>
<connect gate="SRAM" pin="I/O11" pad="54"/>
<connect gate="SRAM" pin="I/O12" pad="22"/>
<connect gate="SRAM" pin="I/O13" pad="23"/>
<connect gate="SRAM" pin="I/O14" pad="26"/>
<connect gate="SRAM" pin="I/O15" pad="27"/>
<connect gate="SRAM" pin="I/O16" pad="4"/>
<connect gate="SRAM" pin="I/O17" pad="5"/>
<connect gate="SRAM" pin="I/O18" pad="8"/>
<connect gate="SRAM" pin="I/O19" pad="9"/>
<connect gate="SRAM" pin="I/O2" pad="73"/>
<connect gate="SRAM" pin="I/O20" pad="12"/>
<connect gate="SRAM" pin="I/O21" pad="13"/>
<connect gate="SRAM" pin="I/O22" pad="18"/>
<connect gate="SRAM" pin="I/O23" pad="19"/>
<connect gate="SRAM" pin="I/O3" pad="72"/>
<connect gate="SRAM" pin="I/O4" pad="69"/>
<connect gate="SRAM" pin="I/O5" pad="68"/>
<connect gate="SRAM" pin="I/O6" pad="63"/>
<connect gate="SRAM" pin="I/O7" pad="62"/>
<connect gate="SRAM" pin="I/O8" pad="59"/>
<connect gate="SRAM" pin="I/O9" pad="58"/>
</connects>
<technologies>
<technology name="10"/>
<technology name="8"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS61LV12824-*B" prefix="IC">
<description>&lt;b&gt;128k x 24 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
8ns and 10ns access time&lt;br&gt;
3.3V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="128KX24_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VCC10_VCCQ14_GND33" x="0" y="-60.96" addlevel="request"/>
</gates>
<devices>
<device name="" package="PBGA119_14X22MM">
<connects>
<connect gate="PWR" pin="GND@1" pad="D3"/>
<connect gate="PWR" pin="GND@10" pad="G2"/>
<connect gate="PWR" pin="GND@11" pad="G4"/>
<connect gate="PWR" pin="GND@12" pad="G6"/>
<connect gate="PWR" pin="GND@13" pad="H3"/>
<connect gate="PWR" pin="GND@14" pad="H4"/>
<connect gate="PWR" pin="GND@15" pad="H5"/>
<connect gate="PWR" pin="GND@16" pad="J2"/>
<connect gate="PWR" pin="GND@17" pad="J4"/>
<connect gate="PWR" pin="GND@18" pad="J6"/>
<connect gate="PWR" pin="GND@19" pad="K3"/>
<connect gate="PWR" pin="GND@2" pad="D4"/>
<connect gate="PWR" pin="GND@20" pad="K4"/>
<connect gate="PWR" pin="GND@21" pad="K5"/>
<connect gate="PWR" pin="GND@22" pad="L2"/>
<connect gate="PWR" pin="GND@23" pad="L4"/>
<connect gate="PWR" pin="GND@24" pad="L6"/>
<connect gate="PWR" pin="GND@25" pad="M3"/>
<connect gate="PWR" pin="GND@26" pad="M4"/>
<connect gate="PWR" pin="GND@27" pad="M5"/>
<connect gate="PWR" pin="GND@28" pad="N2"/>
<connect gate="PWR" pin="GND@29" pad="N4"/>
<connect gate="PWR" pin="GND@3" pad="D5"/>
<connect gate="PWR" pin="GND@30" pad="N6"/>
<connect gate="PWR" pin="GND@31" pad="P3"/>
<connect gate="PWR" pin="GND@32" pad="P4"/>
<connect gate="PWR" pin="GND@33" pad="P5"/>
<connect gate="PWR" pin="GND@4" pad="E2"/>
<connect gate="PWR" pin="GND@5" pad="E4"/>
<connect gate="PWR" pin="GND@6" pad="E6"/>
<connect gate="PWR" pin="GND@7" pad="F3"/>
<connect gate="PWR" pin="GND@8" pad="F4"/>
<connect gate="PWR" pin="GND@9" pad="F5"/>
<connect gate="PWR" pin="VCC@1" pad="E3"/>
<connect gate="PWR" pin="VCC@10" pad="N5"/>
<connect gate="PWR" pin="VCC@2" pad="E5"/>
<connect gate="PWR" pin="VCC@3" pad="G3"/>
<connect gate="PWR" pin="VCC@4" pad="G5"/>
<connect gate="PWR" pin="VCC@5" pad="J3"/>
<connect gate="PWR" pin="VCC@6" pad="J5"/>
<connect gate="PWR" pin="VCC@7" pad="L3"/>
<connect gate="PWR" pin="VCC@8" pad="L5"/>
<connect gate="PWR" pin="VCC@9" pad="N3"/>
<connect gate="PWR" pin="VCCQ@1" pad="D2"/>
<connect gate="PWR" pin="VCCQ@10" pad="K6"/>
<connect gate="PWR" pin="VCCQ@11" pad="M2"/>
<connect gate="PWR" pin="VCCQ@12" pad="M6"/>
<connect gate="PWR" pin="VCCQ@13" pad="P2"/>
<connect gate="PWR" pin="VCCQ@14" pad="P6"/>
<connect gate="PWR" pin="VCCQ@2" pad="D6"/>
<connect gate="PWR" pin="VCCQ@3" pad="F2"/>
<connect gate="PWR" pin="VCCQ@4" pad="F6"/>
<connect gate="PWR" pin="VCCQ@5" pad="H2"/>
<connect gate="PWR" pin="VCCQ@6" pad="H6"/>
<connect gate="PWR" pin="VCCQ@7" pad="J1"/>
<connect gate="PWR" pin="VCCQ@8" pad="J7"/>
<connect gate="PWR" pin="VCCQ@9" pad="K2"/>
<connect gate="SRAM" pin="!CE" pad="B4"/>
<connect gate="SRAM" pin="!CE3" pad="C5"/>
<connect gate="SRAM" pin="!OE" pad="U4"/>
<connect gate="SRAM" pin="!WE" pad="T4"/>
<connect gate="SRAM" pin="A0" pad="T5"/>
<connect gate="SRAM" pin="A1" pad="T6"/>
<connect gate="SRAM" pin="A10" pad="T2"/>
<connect gate="SRAM" pin="A11" pad="A2"/>
<connect gate="SRAM" pin="A12" pad="B2"/>
<connect gate="SRAM" pin="A13" pad="B3"/>
<connect gate="SRAM" pin="A14" pad="A3"/>
<connect gate="SRAM" pin="A15" pad="A4"/>
<connect gate="SRAM" pin="A16" pad="A5"/>
<connect gate="SRAM" pin="A2" pad="U6"/>
<connect gate="SRAM" pin="A3" pad="B6"/>
<connect gate="SRAM" pin="A4" pad="A6"/>
<connect gate="SRAM" pin="A5" pad="B5"/>
<connect gate="SRAM" pin="A6" pad="U5"/>
<connect gate="SRAM" pin="A7" pad="U3"/>
<connect gate="SRAM" pin="A8" pad="T3"/>
<connect gate="SRAM" pin="A9" pad="U2"/>
<connect gate="SRAM" pin="CE2" pad="C3"/>
<connect gate="SRAM" pin="I/O0" pad="C7"/>
<connect gate="SRAM" pin="I/O1" pad="D7"/>
<connect gate="SRAM" pin="I/O10" pad="P7"/>
<connect gate="SRAM" pin="I/O11" pad="R7"/>
<connect gate="SRAM" pin="I/O12" pad="M1"/>
<connect gate="SRAM" pin="I/O13" pad="N1"/>
<connect gate="SRAM" pin="I/O14" pad="P1"/>
<connect gate="SRAM" pin="I/O15" pad="R1"/>
<connect gate="SRAM" pin="I/O16" pad="C1"/>
<connect gate="SRAM" pin="I/O17" pad="D1"/>
<connect gate="SRAM" pin="I/O18" pad="E1"/>
<connect gate="SRAM" pin="I/O19" pad="F1"/>
<connect gate="SRAM" pin="I/O2" pad="E7"/>
<connect gate="SRAM" pin="I/O20" pad="G1"/>
<connect gate="SRAM" pin="I/O21" pad="H1"/>
<connect gate="SRAM" pin="I/O22" pad="K1"/>
<connect gate="SRAM" pin="I/O23" pad="L1"/>
<connect gate="SRAM" pin="I/O3" pad="F7"/>
<connect gate="SRAM" pin="I/O4" pad="G7"/>
<connect gate="SRAM" pin="I/O5" pad="H7"/>
<connect gate="SRAM" pin="I/O6" pad="K7"/>
<connect gate="SRAM" pin="I/O7" pad="L7"/>
<connect gate="SRAM" pin="I/O8" pad="M7"/>
<connect gate="SRAM" pin="I/O9" pad="N7"/>
</connects>
<technologies>
<technology name="10"/>
<technology name="8"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS61WV25632BLL-*" prefix="IC">
<description>&lt;b&gt;256k x 32 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
10ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="256KX32_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD14_GND14" x="0" y="-71.12" addlevel="request"/>
</gates>
<devices>
<device name="B" package="TFBGA90_8X13">
<connects>
<connect gate="PWR" pin="GND@1" pad="A3"/>
<connect gate="PWR" pin="GND@10" pad="M1"/>
<connect gate="PWR" pin="GND@11" pad="N1"/>
<connect gate="PWR" pin="GND@12" pad="P3"/>
<connect gate="PWR" pin="GND@13" pad="P8"/>
<connect gate="PWR" pin="GND@14" pad="R3"/>
<connect gate="PWR" pin="GND@2" pad="B3"/>
<connect gate="PWR" pin="GND@3" pad="B8"/>
<connect gate="PWR" pin="GND@4" pad="C1"/>
<connect gate="PWR" pin="GND@5" pad="D1"/>
<connect gate="PWR" pin="GND@6" pad="E9"/>
<connect gate="PWR" pin="GND@7" pad="F1"/>
<connect gate="PWR" pin="GND@8" pad="L3"/>
<connect gate="PWR" pin="GND@9" pad="L9"/>
<connect gate="PWR" pin="VDD@1" pad="A7"/>
<connect gate="PWR" pin="VDD@10" pad="M9"/>
<connect gate="PWR" pin="VDD@11" pad="N9"/>
<connect gate="PWR" pin="VDD@12" pad="P2"/>
<connect gate="PWR" pin="VDD@13" pad="P7"/>
<connect gate="PWR" pin="VDD@14" pad="R7"/>
<connect gate="PWR" pin="VDD@2" pad="B2"/>
<connect gate="PWR" pin="VDD@3" pad="B7"/>
<connect gate="PWR" pin="VDD@4" pad="C9"/>
<connect gate="PWR" pin="VDD@5" pad="D9"/>
<connect gate="PWR" pin="VDD@6" pad="E1"/>
<connect gate="PWR" pin="VDD@7" pad="F9"/>
<connect gate="PWR" pin="VDD@8" pad="L1"/>
<connect gate="PWR" pin="VDD@9" pad="L7"/>
<connect gate="SRAM" pin="!BW_A" pad="F2"/>
<connect gate="SRAM" pin="!BW_B" pad="K1"/>
<connect gate="SRAM" pin="!BW_C" pad="K9"/>
<connect gate="SRAM" pin="!BW_D" pad="F8"/>
<connect gate="SRAM" pin="!CE" pad="J9"/>
<connect gate="SRAM" pin="!OE" pad="K7"/>
<connect gate="SRAM" pin="!WE" pad="K8"/>
<connect gate="SRAM" pin="A0" pad="G1"/>
<connect gate="SRAM" pin="A1" pad="G2"/>
<connect gate="SRAM" pin="A10" pad="G7"/>
<connect gate="SRAM" pin="A11" pad="H9"/>
<connect gate="SRAM" pin="A12" pad="J8"/>
<connect gate="SRAM" pin="A13" pad="H3"/>
<connect gate="SRAM" pin="A14" pad="H2"/>
<connect gate="SRAM" pin="A15" pad="H1"/>
<connect gate="SRAM" pin="A16" pad="J3"/>
<connect gate="SRAM" pin="A17" pad="J2"/>
<connect gate="SRAM" pin="A2" pad="G3"/>
<connect gate="SRAM" pin="A3" pad="F3"/>
<connect gate="SRAM" pin="A4" pad="F7"/>
<connect gate="SRAM" pin="A5" pad="G8"/>
<connect gate="SRAM" pin="A6" pad="G9"/>
<connect gate="SRAM" pin="A7" pad="H8"/>
<connect gate="SRAM" pin="A8" pad="H7"/>
<connect gate="SRAM" pin="A9" pad="J7"/>
<connect gate="SRAM" pin="CE2" pad="J1"/>
<connect gate="SRAM" pin="I/O0" pad="A2"/>
<connect gate="SRAM" pin="I/O1" pad="A1"/>
<connect gate="SRAM" pin="I/O10" pad="M3"/>
<connect gate="SRAM" pin="I/O11" pad="N3"/>
<connect gate="SRAM" pin="I/O12" pad="N2"/>
<connect gate="SRAM" pin="I/O13" pad="P1"/>
<connect gate="SRAM" pin="I/O14" pad="R1"/>
<connect gate="SRAM" pin="I/O15" pad="R2"/>
<connect gate="SRAM" pin="I/O16" pad="R8"/>
<connect gate="SRAM" pin="I/O17" pad="R9"/>
<connect gate="SRAM" pin="I/O18" pad="P9"/>
<connect gate="SRAM" pin="I/O19" pad="N8"/>
<connect gate="SRAM" pin="I/O2" pad="B1"/>
<connect gate="SRAM" pin="I/O20" pad="N7"/>
<connect gate="SRAM" pin="I/O21" pad="M7"/>
<connect gate="SRAM" pin="I/O22" pad="M8"/>
<connect gate="SRAM" pin="I/O23" pad="L8"/>
<connect gate="SRAM" pin="I/O24" pad="E8"/>
<connect gate="SRAM" pin="I/O25" pad="D8"/>
<connect gate="SRAM" pin="I/O26" pad="D7"/>
<connect gate="SRAM" pin="I/O27" pad="C7"/>
<connect gate="SRAM" pin="I/O28" pad="C8"/>
<connect gate="SRAM" pin="I/O29" pad="B9"/>
<connect gate="SRAM" pin="I/O3" pad="C2"/>
<connect gate="SRAM" pin="I/O30" pad="A9"/>
<connect gate="SRAM" pin="I/O31" pad="A8"/>
<connect gate="SRAM" pin="I/O4" pad="C3"/>
<connect gate="SRAM" pin="I/O5" pad="D3"/>
<connect gate="SRAM" pin="I/O6" pad="D2"/>
<connect gate="SRAM" pin="I/O7" pad="E2"/>
<connect gate="SRAM" pin="I/O8" pad="L2"/>
<connect gate="SRAM" pin="I/O9" pad="M2"/>
</connects>
<technologies>
<technology name="10"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS61WV25632ALL-*" prefix="IC">
<description>&lt;b&gt;256k x 32 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
20ns access time&lt;br&gt;
2.2V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="256KX32_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD14_GND14" x="0" y="-71.12" addlevel="request"/>
</gates>
<devices>
<device name="B" package="TFBGA90_8X13">
<connects>
<connect gate="PWR" pin="GND@1" pad="A3"/>
<connect gate="PWR" pin="GND@10" pad="M1"/>
<connect gate="PWR" pin="GND@11" pad="N1"/>
<connect gate="PWR" pin="GND@12" pad="P3"/>
<connect gate="PWR" pin="GND@13" pad="P8"/>
<connect gate="PWR" pin="GND@14" pad="R3"/>
<connect gate="PWR" pin="GND@2" pad="B3"/>
<connect gate="PWR" pin="GND@3" pad="B8"/>
<connect gate="PWR" pin="GND@4" pad="C1"/>
<connect gate="PWR" pin="GND@5" pad="D1"/>
<connect gate="PWR" pin="GND@6" pad="E9"/>
<connect gate="PWR" pin="GND@7" pad="F1"/>
<connect gate="PWR" pin="GND@8" pad="L3"/>
<connect gate="PWR" pin="GND@9" pad="L9"/>
<connect gate="PWR" pin="VDD@1" pad="A7"/>
<connect gate="PWR" pin="VDD@10" pad="M9"/>
<connect gate="PWR" pin="VDD@11" pad="N9"/>
<connect gate="PWR" pin="VDD@12" pad="P2"/>
<connect gate="PWR" pin="VDD@13" pad="P7"/>
<connect gate="PWR" pin="VDD@14" pad="R7"/>
<connect gate="PWR" pin="VDD@2" pad="B2"/>
<connect gate="PWR" pin="VDD@3" pad="B7"/>
<connect gate="PWR" pin="VDD@4" pad="C9"/>
<connect gate="PWR" pin="VDD@5" pad="D9"/>
<connect gate="PWR" pin="VDD@6" pad="E1"/>
<connect gate="PWR" pin="VDD@7" pad="F9"/>
<connect gate="PWR" pin="VDD@8" pad="L1"/>
<connect gate="PWR" pin="VDD@9" pad="L7"/>
<connect gate="SRAM" pin="!BW_A" pad="F2"/>
<connect gate="SRAM" pin="!BW_B" pad="K1"/>
<connect gate="SRAM" pin="!BW_C" pad="K9"/>
<connect gate="SRAM" pin="!BW_D" pad="F8"/>
<connect gate="SRAM" pin="!CE" pad="J9"/>
<connect gate="SRAM" pin="!OE" pad="K7"/>
<connect gate="SRAM" pin="!WE" pad="K8"/>
<connect gate="SRAM" pin="A0" pad="G1"/>
<connect gate="SRAM" pin="A1" pad="G2"/>
<connect gate="SRAM" pin="A10" pad="G7"/>
<connect gate="SRAM" pin="A11" pad="H9"/>
<connect gate="SRAM" pin="A12" pad="J8"/>
<connect gate="SRAM" pin="A13" pad="H3"/>
<connect gate="SRAM" pin="A14" pad="H2"/>
<connect gate="SRAM" pin="A15" pad="H1"/>
<connect gate="SRAM" pin="A16" pad="J3"/>
<connect gate="SRAM" pin="A17" pad="J2"/>
<connect gate="SRAM" pin="A2" pad="G3"/>
<connect gate="SRAM" pin="A3" pad="F3"/>
<connect gate="SRAM" pin="A4" pad="F7"/>
<connect gate="SRAM" pin="A5" pad="G8"/>
<connect gate="SRAM" pin="A6" pad="G9"/>
<connect gate="SRAM" pin="A7" pad="H8"/>
<connect gate="SRAM" pin="A8" pad="H7"/>
<connect gate="SRAM" pin="A9" pad="J7"/>
<connect gate="SRAM" pin="CE2" pad="J1"/>
<connect gate="SRAM" pin="I/O0" pad="A2"/>
<connect gate="SRAM" pin="I/O1" pad="A1"/>
<connect gate="SRAM" pin="I/O10" pad="M3"/>
<connect gate="SRAM" pin="I/O11" pad="N3"/>
<connect gate="SRAM" pin="I/O12" pad="N2"/>
<connect gate="SRAM" pin="I/O13" pad="P1"/>
<connect gate="SRAM" pin="I/O14" pad="R1"/>
<connect gate="SRAM" pin="I/O15" pad="R2"/>
<connect gate="SRAM" pin="I/O16" pad="R8"/>
<connect gate="SRAM" pin="I/O17" pad="R9"/>
<connect gate="SRAM" pin="I/O18" pad="P9"/>
<connect gate="SRAM" pin="I/O19" pad="N8"/>
<connect gate="SRAM" pin="I/O2" pad="B1"/>
<connect gate="SRAM" pin="I/O20" pad="N7"/>
<connect gate="SRAM" pin="I/O21" pad="M7"/>
<connect gate="SRAM" pin="I/O22" pad="M8"/>
<connect gate="SRAM" pin="I/O23" pad="L8"/>
<connect gate="SRAM" pin="I/O24" pad="E8"/>
<connect gate="SRAM" pin="I/O25" pad="D8"/>
<connect gate="SRAM" pin="I/O26" pad="D7"/>
<connect gate="SRAM" pin="I/O27" pad="C7"/>
<connect gate="SRAM" pin="I/O28" pad="C8"/>
<connect gate="SRAM" pin="I/O29" pad="B9"/>
<connect gate="SRAM" pin="I/O3" pad="C2"/>
<connect gate="SRAM" pin="I/O30" pad="A9"/>
<connect gate="SRAM" pin="I/O31" pad="A8"/>
<connect gate="SRAM" pin="I/O4" pad="C3"/>
<connect gate="SRAM" pin="I/O5" pad="D3"/>
<connect gate="SRAM" pin="I/O6" pad="D2"/>
<connect gate="SRAM" pin="I/O7" pad="E2"/>
<connect gate="SRAM" pin="I/O8" pad="L2"/>
<connect gate="SRAM" pin="I/O9" pad="M2"/>
</connects>
<technologies>
<technology name="20"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS64WV25632BLL-*" prefix="IC">
<description>&lt;b&gt;256k x 32 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
10ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="256KX32_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD14_GND14" x="0" y="-71.12" addlevel="request"/>
</gates>
<devices>
<device name="B" package="TFBGA90_8X13">
<connects>
<connect gate="PWR" pin="GND@1" pad="A3"/>
<connect gate="PWR" pin="GND@10" pad="M1"/>
<connect gate="PWR" pin="GND@11" pad="N1"/>
<connect gate="PWR" pin="GND@12" pad="P3"/>
<connect gate="PWR" pin="GND@13" pad="P8"/>
<connect gate="PWR" pin="GND@14" pad="R3"/>
<connect gate="PWR" pin="GND@2" pad="B3"/>
<connect gate="PWR" pin="GND@3" pad="B8"/>
<connect gate="PWR" pin="GND@4" pad="C1"/>
<connect gate="PWR" pin="GND@5" pad="D1"/>
<connect gate="PWR" pin="GND@6" pad="E9"/>
<connect gate="PWR" pin="GND@7" pad="F1"/>
<connect gate="PWR" pin="GND@8" pad="L3"/>
<connect gate="PWR" pin="GND@9" pad="L9"/>
<connect gate="PWR" pin="VDD@1" pad="A7"/>
<connect gate="PWR" pin="VDD@10" pad="M9"/>
<connect gate="PWR" pin="VDD@11" pad="N9"/>
<connect gate="PWR" pin="VDD@12" pad="P2"/>
<connect gate="PWR" pin="VDD@13" pad="P7"/>
<connect gate="PWR" pin="VDD@14" pad="R7"/>
<connect gate="PWR" pin="VDD@2" pad="B2"/>
<connect gate="PWR" pin="VDD@3" pad="B7"/>
<connect gate="PWR" pin="VDD@4" pad="C9"/>
<connect gate="PWR" pin="VDD@5" pad="D9"/>
<connect gate="PWR" pin="VDD@6" pad="E1"/>
<connect gate="PWR" pin="VDD@7" pad="F9"/>
<connect gate="PWR" pin="VDD@8" pad="L1"/>
<connect gate="PWR" pin="VDD@9" pad="L7"/>
<connect gate="SRAM" pin="!BW_A" pad="F2"/>
<connect gate="SRAM" pin="!BW_B" pad="K1"/>
<connect gate="SRAM" pin="!BW_C" pad="K9"/>
<connect gate="SRAM" pin="!BW_D" pad="F8"/>
<connect gate="SRAM" pin="!CE" pad="J9"/>
<connect gate="SRAM" pin="!OE" pad="K7"/>
<connect gate="SRAM" pin="!WE" pad="K8"/>
<connect gate="SRAM" pin="A0" pad="G1"/>
<connect gate="SRAM" pin="A1" pad="G2"/>
<connect gate="SRAM" pin="A10" pad="G7"/>
<connect gate="SRAM" pin="A11" pad="H9"/>
<connect gate="SRAM" pin="A12" pad="J8"/>
<connect gate="SRAM" pin="A13" pad="H3"/>
<connect gate="SRAM" pin="A14" pad="H2"/>
<connect gate="SRAM" pin="A15" pad="H1"/>
<connect gate="SRAM" pin="A16" pad="J3"/>
<connect gate="SRAM" pin="A17" pad="J2"/>
<connect gate="SRAM" pin="A2" pad="G3"/>
<connect gate="SRAM" pin="A3" pad="F3"/>
<connect gate="SRAM" pin="A4" pad="F7"/>
<connect gate="SRAM" pin="A5" pad="G8"/>
<connect gate="SRAM" pin="A6" pad="G9"/>
<connect gate="SRAM" pin="A7" pad="H8"/>
<connect gate="SRAM" pin="A8" pad="H7"/>
<connect gate="SRAM" pin="A9" pad="J7"/>
<connect gate="SRAM" pin="CE2" pad="J1"/>
<connect gate="SRAM" pin="I/O0" pad="A2"/>
<connect gate="SRAM" pin="I/O1" pad="A1"/>
<connect gate="SRAM" pin="I/O10" pad="M3"/>
<connect gate="SRAM" pin="I/O11" pad="N3"/>
<connect gate="SRAM" pin="I/O12" pad="N2"/>
<connect gate="SRAM" pin="I/O13" pad="P1"/>
<connect gate="SRAM" pin="I/O14" pad="R1"/>
<connect gate="SRAM" pin="I/O15" pad="R2"/>
<connect gate="SRAM" pin="I/O16" pad="R8"/>
<connect gate="SRAM" pin="I/O17" pad="R9"/>
<connect gate="SRAM" pin="I/O18" pad="P9"/>
<connect gate="SRAM" pin="I/O19" pad="N8"/>
<connect gate="SRAM" pin="I/O2" pad="B1"/>
<connect gate="SRAM" pin="I/O20" pad="N7"/>
<connect gate="SRAM" pin="I/O21" pad="M7"/>
<connect gate="SRAM" pin="I/O22" pad="M8"/>
<connect gate="SRAM" pin="I/O23" pad="L8"/>
<connect gate="SRAM" pin="I/O24" pad="E8"/>
<connect gate="SRAM" pin="I/O25" pad="D8"/>
<connect gate="SRAM" pin="I/O26" pad="D7"/>
<connect gate="SRAM" pin="I/O27" pad="C7"/>
<connect gate="SRAM" pin="I/O28" pad="C8"/>
<connect gate="SRAM" pin="I/O29" pad="B9"/>
<connect gate="SRAM" pin="I/O3" pad="C2"/>
<connect gate="SRAM" pin="I/O30" pad="A9"/>
<connect gate="SRAM" pin="I/O31" pad="A8"/>
<connect gate="SRAM" pin="I/O4" pad="C3"/>
<connect gate="SRAM" pin="I/O5" pad="D3"/>
<connect gate="SRAM" pin="I/O6" pad="D2"/>
<connect gate="SRAM" pin="I/O7" pad="E2"/>
<connect gate="SRAM" pin="I/O8" pad="L2"/>
<connect gate="SRAM" pin="I/O9" pad="M2"/>
</connects>
<technologies>
<technology name="10"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS61WV51232BLL-*" prefix="IC">
<description>&lt;b&gt;512k x 32 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
10ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="512KX32_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD14_GND14" x="0" y="-71.12" addlevel="request"/>
</gates>
<devices>
<device name="B" package="TFBGA90_8X13">
<connects>
<connect gate="PWR" pin="GND@1" pad="A3"/>
<connect gate="PWR" pin="GND@10" pad="M1"/>
<connect gate="PWR" pin="GND@11" pad="N1"/>
<connect gate="PWR" pin="GND@12" pad="P3"/>
<connect gate="PWR" pin="GND@13" pad="P8"/>
<connect gate="PWR" pin="GND@14" pad="R3"/>
<connect gate="PWR" pin="GND@2" pad="B3"/>
<connect gate="PWR" pin="GND@3" pad="B8"/>
<connect gate="PWR" pin="GND@4" pad="C1"/>
<connect gate="PWR" pin="GND@5" pad="D1"/>
<connect gate="PWR" pin="GND@6" pad="E9"/>
<connect gate="PWR" pin="GND@7" pad="F1"/>
<connect gate="PWR" pin="GND@8" pad="L3"/>
<connect gate="PWR" pin="GND@9" pad="L9"/>
<connect gate="PWR" pin="VDD@1" pad="A7"/>
<connect gate="PWR" pin="VDD@10" pad="M9"/>
<connect gate="PWR" pin="VDD@11" pad="N9"/>
<connect gate="PWR" pin="VDD@12" pad="P2"/>
<connect gate="PWR" pin="VDD@13" pad="P7"/>
<connect gate="PWR" pin="VDD@14" pad="R7"/>
<connect gate="PWR" pin="VDD@2" pad="B2"/>
<connect gate="PWR" pin="VDD@3" pad="B7"/>
<connect gate="PWR" pin="VDD@4" pad="C9"/>
<connect gate="PWR" pin="VDD@5" pad="D9"/>
<connect gate="PWR" pin="VDD@6" pad="E1"/>
<connect gate="PWR" pin="VDD@7" pad="F9"/>
<connect gate="PWR" pin="VDD@8" pad="L1"/>
<connect gate="PWR" pin="VDD@9" pad="L7"/>
<connect gate="SRAM" pin="!BW_A" pad="F2"/>
<connect gate="SRAM" pin="!BW_B" pad="K1"/>
<connect gate="SRAM" pin="!BW_C" pad="K9"/>
<connect gate="SRAM" pin="!BW_D" pad="F8"/>
<connect gate="SRAM" pin="!CE" pad="J9"/>
<connect gate="SRAM" pin="!OE" pad="K7"/>
<connect gate="SRAM" pin="!WE" pad="K8"/>
<connect gate="SRAM" pin="A0" pad="G1"/>
<connect gate="SRAM" pin="A1" pad="G2"/>
<connect gate="SRAM" pin="A10" pad="G7"/>
<connect gate="SRAM" pin="A11" pad="H9"/>
<connect gate="SRAM" pin="A12" pad="J8"/>
<connect gate="SRAM" pin="A13" pad="H3"/>
<connect gate="SRAM" pin="A14" pad="H2"/>
<connect gate="SRAM" pin="A15" pad="H1"/>
<connect gate="SRAM" pin="A16" pad="J3"/>
<connect gate="SRAM" pin="A17" pad="J2"/>
<connect gate="SRAM" pin="A18" pad="K3"/>
<connect gate="SRAM" pin="A2" pad="G3"/>
<connect gate="SRAM" pin="A3" pad="F3"/>
<connect gate="SRAM" pin="A4" pad="F7"/>
<connect gate="SRAM" pin="A5" pad="G8"/>
<connect gate="SRAM" pin="A6" pad="G9"/>
<connect gate="SRAM" pin="A7" pad="H8"/>
<connect gate="SRAM" pin="A8" pad="H7"/>
<connect gate="SRAM" pin="A9" pad="J7"/>
<connect gate="SRAM" pin="CE2" pad="J1"/>
<connect gate="SRAM" pin="I/O0" pad="A2"/>
<connect gate="SRAM" pin="I/O1" pad="A1"/>
<connect gate="SRAM" pin="I/O10" pad="M3"/>
<connect gate="SRAM" pin="I/O11" pad="N3"/>
<connect gate="SRAM" pin="I/O12" pad="N2"/>
<connect gate="SRAM" pin="I/O13" pad="P1"/>
<connect gate="SRAM" pin="I/O14" pad="R1"/>
<connect gate="SRAM" pin="I/O15" pad="R2"/>
<connect gate="SRAM" pin="I/O16" pad="R8"/>
<connect gate="SRAM" pin="I/O17" pad="R9"/>
<connect gate="SRAM" pin="I/O18" pad="P9"/>
<connect gate="SRAM" pin="I/O19" pad="N8"/>
<connect gate="SRAM" pin="I/O2" pad="B1"/>
<connect gate="SRAM" pin="I/O20" pad="N7"/>
<connect gate="SRAM" pin="I/O21" pad="M7"/>
<connect gate="SRAM" pin="I/O22" pad="M8"/>
<connect gate="SRAM" pin="I/O23" pad="L8"/>
<connect gate="SRAM" pin="I/O24" pad="E8"/>
<connect gate="SRAM" pin="I/O25" pad="D8"/>
<connect gate="SRAM" pin="I/O26" pad="D7"/>
<connect gate="SRAM" pin="I/O27" pad="C7"/>
<connect gate="SRAM" pin="I/O28" pad="C8"/>
<connect gate="SRAM" pin="I/O29" pad="B9"/>
<connect gate="SRAM" pin="I/O3" pad="C2"/>
<connect gate="SRAM" pin="I/O30" pad="A9"/>
<connect gate="SRAM" pin="I/O31" pad="A8"/>
<connect gate="SRAM" pin="I/O4" pad="C3"/>
<connect gate="SRAM" pin="I/O5" pad="D3"/>
<connect gate="SRAM" pin="I/O6" pad="D2"/>
<connect gate="SRAM" pin="I/O7" pad="E2"/>
<connect gate="SRAM" pin="I/O8" pad="L2"/>
<connect gate="SRAM" pin="I/O9" pad="M2"/>
</connects>
<technologies>
<technology name="10"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS61WV51232ALL-*" prefix="IC">
<description>&lt;b&gt;512k x 32 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
20ns access time&lt;br&gt;
2.2V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="512KX32_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD14_GND14" x="-2.54" y="-68.58" addlevel="request"/>
</gates>
<devices>
<device name="B" package="TFBGA90_8X13">
<connects>
<connect gate="PWR" pin="GND@1" pad="A3"/>
<connect gate="PWR" pin="GND@10" pad="M1"/>
<connect gate="PWR" pin="GND@11" pad="N1"/>
<connect gate="PWR" pin="GND@12" pad="P3"/>
<connect gate="PWR" pin="GND@13" pad="P8"/>
<connect gate="PWR" pin="GND@14" pad="R3"/>
<connect gate="PWR" pin="GND@2" pad="B3"/>
<connect gate="PWR" pin="GND@3" pad="B8"/>
<connect gate="PWR" pin="GND@4" pad="C1"/>
<connect gate="PWR" pin="GND@5" pad="D1"/>
<connect gate="PWR" pin="GND@6" pad="E9"/>
<connect gate="PWR" pin="GND@7" pad="F1"/>
<connect gate="PWR" pin="GND@8" pad="L3"/>
<connect gate="PWR" pin="GND@9" pad="L9"/>
<connect gate="PWR" pin="VDD@1" pad="A7"/>
<connect gate="PWR" pin="VDD@10" pad="M9"/>
<connect gate="PWR" pin="VDD@11" pad="N9"/>
<connect gate="PWR" pin="VDD@12" pad="P2"/>
<connect gate="PWR" pin="VDD@13" pad="P7"/>
<connect gate="PWR" pin="VDD@14" pad="R7"/>
<connect gate="PWR" pin="VDD@2" pad="B2"/>
<connect gate="PWR" pin="VDD@3" pad="B7"/>
<connect gate="PWR" pin="VDD@4" pad="C9"/>
<connect gate="PWR" pin="VDD@5" pad="D9"/>
<connect gate="PWR" pin="VDD@6" pad="E1"/>
<connect gate="PWR" pin="VDD@7" pad="F9"/>
<connect gate="PWR" pin="VDD@8" pad="L1"/>
<connect gate="PWR" pin="VDD@9" pad="L7"/>
<connect gate="SRAM" pin="!BW_A" pad="F2"/>
<connect gate="SRAM" pin="!BW_B" pad="K1"/>
<connect gate="SRAM" pin="!BW_C" pad="K9"/>
<connect gate="SRAM" pin="!BW_D" pad="F8"/>
<connect gate="SRAM" pin="!CE" pad="J9"/>
<connect gate="SRAM" pin="!OE" pad="K7"/>
<connect gate="SRAM" pin="!WE" pad="K8"/>
<connect gate="SRAM" pin="A0" pad="G1"/>
<connect gate="SRAM" pin="A1" pad="G2"/>
<connect gate="SRAM" pin="A10" pad="G7"/>
<connect gate="SRAM" pin="A11" pad="H9"/>
<connect gate="SRAM" pin="A12" pad="J8"/>
<connect gate="SRAM" pin="A13" pad="H3"/>
<connect gate="SRAM" pin="A14" pad="H2"/>
<connect gate="SRAM" pin="A15" pad="H1"/>
<connect gate="SRAM" pin="A16" pad="J3"/>
<connect gate="SRAM" pin="A17" pad="J2"/>
<connect gate="SRAM" pin="A18" pad="K3"/>
<connect gate="SRAM" pin="A2" pad="G3"/>
<connect gate="SRAM" pin="A3" pad="F3"/>
<connect gate="SRAM" pin="A4" pad="F7"/>
<connect gate="SRAM" pin="A5" pad="G8"/>
<connect gate="SRAM" pin="A6" pad="G9"/>
<connect gate="SRAM" pin="A7" pad="H8"/>
<connect gate="SRAM" pin="A8" pad="H7"/>
<connect gate="SRAM" pin="A9" pad="J7"/>
<connect gate="SRAM" pin="CE2" pad="J1"/>
<connect gate="SRAM" pin="I/O0" pad="A2"/>
<connect gate="SRAM" pin="I/O1" pad="A1"/>
<connect gate="SRAM" pin="I/O10" pad="M3"/>
<connect gate="SRAM" pin="I/O11" pad="N3"/>
<connect gate="SRAM" pin="I/O12" pad="N2"/>
<connect gate="SRAM" pin="I/O13" pad="P1"/>
<connect gate="SRAM" pin="I/O14" pad="R1"/>
<connect gate="SRAM" pin="I/O15" pad="R2"/>
<connect gate="SRAM" pin="I/O16" pad="R8"/>
<connect gate="SRAM" pin="I/O17" pad="R9"/>
<connect gate="SRAM" pin="I/O18" pad="P9"/>
<connect gate="SRAM" pin="I/O19" pad="N8"/>
<connect gate="SRAM" pin="I/O2" pad="B1"/>
<connect gate="SRAM" pin="I/O20" pad="N7"/>
<connect gate="SRAM" pin="I/O21" pad="M7"/>
<connect gate="SRAM" pin="I/O22" pad="M8"/>
<connect gate="SRAM" pin="I/O23" pad="L8"/>
<connect gate="SRAM" pin="I/O24" pad="E8"/>
<connect gate="SRAM" pin="I/O25" pad="D8"/>
<connect gate="SRAM" pin="I/O26" pad="D7"/>
<connect gate="SRAM" pin="I/O27" pad="C7"/>
<connect gate="SRAM" pin="I/O28" pad="C8"/>
<connect gate="SRAM" pin="I/O29" pad="B9"/>
<connect gate="SRAM" pin="I/O3" pad="C2"/>
<connect gate="SRAM" pin="I/O30" pad="A9"/>
<connect gate="SRAM" pin="I/O31" pad="A8"/>
<connect gate="SRAM" pin="I/O4" pad="C3"/>
<connect gate="SRAM" pin="I/O5" pad="D3"/>
<connect gate="SRAM" pin="I/O6" pad="D2"/>
<connect gate="SRAM" pin="I/O7" pad="E2"/>
<connect gate="SRAM" pin="I/O8" pad="L2"/>
<connect gate="SRAM" pin="I/O9" pad="M2"/>
</connects>
<technologies>
<technology name="20"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="IS64WV51232BLL-*" prefix="IC">
<description>&lt;b&gt;512k x 32 high- speed CMOS static RAM&lt;/b&gt;&lt;p&gt;
10ns access time&lt;br&gt;
3.6V power supply&lt;br&gt;</description>
<gates>
<gate name="SRAM" symbol="512KX32_TYP1" x="0" y="0"/>
<gate name="PWR" symbol="PWR_VDD14_GND14" x="0" y="-68.58" addlevel="request"/>
</gates>
<devices>
<device name="B" package="TFBGA90_8X13">
<connects>
<connect gate="PWR" pin="GND@1" pad="A3"/>
<connect gate="PWR" pin="GND@10" pad="M1"/>
<connect gate="PWR" pin="GND@11" pad="N1"/>
<connect gate="PWR" pin="GND@12" pad="P3"/>
<connect gate="PWR" pin="GND@13" pad="P8"/>
<connect gate="PWR" pin="GND@14" pad="R3"/>
<connect gate="PWR" pin="GND@2" pad="B3"/>
<connect gate="PWR" pin="GND@3" pad="B8"/>
<connect gate="PWR" pin="GND@4" pad="C1"/>
<connect gate="PWR" pin="GND@5" pad="D1"/>
<connect gate="PWR" pin="GND@6" pad="E9"/>
<connect gate="PWR" pin="GND@7" pad="F1"/>
<connect gate="PWR" pin="GND@8" pad="L3"/>
<connect gate="PWR" pin="GND@9" pad="L9"/>
<connect gate="PWR" pin="VDD@1" pad="A7"/>
<connect gate="PWR" pin="VDD@10" pad="M9"/>
<connect gate="PWR" pin="VDD@11" pad="N9"/>
<connect gate="PWR" pin="VDD@12" pad="P2"/>
<connect gate="PWR" pin="VDD@13" pad="P7"/>
<connect gate="PWR" pin="VDD@14" pad="R7"/>
<connect gate="PWR" pin="VDD@2" pad="B2"/>
<connect gate="PWR" pin="VDD@3" pad="B7"/>
<connect gate="PWR" pin="VDD@4" pad="C9"/>
<connect gate="PWR" pin="VDD@5" pad="D9"/>
<connect gate="PWR" pin="VDD@6" pad="E1"/>
<connect gate="PWR" pin="VDD@7" pad="F9"/>
<connect gate="PWR" pin="VDD@8" pad="L1"/>
<connect gate="PWR" pin="VDD@9" pad="L7"/>
<connect gate="SRAM" pin="!BW_A" pad="F2"/>
<connect gate="SRAM" pin="!BW_B" pad="K1"/>
<connect gate="SRAM" pin="!BW_C" pad="K9"/>
<connect gate="SRAM" pin="!BW_D" pad="F8"/>
<connect gate="SRAM" pin="!CE" pad="J9"/>
<connect gate="SRAM" pin="!OE" pad="K7"/>
<connect gate="SRAM" pin="!WE" pad="K8"/>
<connect gate="SRAM" pin="A0" pad="G1"/>
<connect gate="SRAM" pin="A1" pad="G2"/>
<connect gate="SRAM" pin="A10" pad="G7"/>
<connect gate="SRAM" pin="A11" pad="H9"/>
<connect gate="SRAM" pin="A12" pad="J8"/>
<connect gate="SRAM" pin="A13" pad="H3"/>
<connect gate="SRAM" pin="A14" pad="H2"/>
<connect gate="SRAM" pin="A15" pad="H1"/>
<connect gate="SRAM" pin="A16" pad="J3"/>
<connect gate="SRAM" pin="A17" pad="J2"/>
<connect gate="SRAM" pin="A18" pad="K3"/>
<connect gate="SRAM" pin="A2" pad="G3"/>
<connect gate="SRAM" pin="A3" pad="F3"/>
<connect gate="SRAM" pin="A4" pad="F7"/>
<connect gate="SRAM" pin="A5" pad="G8"/>
<connect gate="SRAM" pin="A6" pad="G9"/>
<connect gate="SRAM" pin="A7" pad="H8"/>
<connect gate="SRAM" pin="A8" pad="H7"/>
<connect gate="SRAM" pin="A9" pad="J7"/>
<connect gate="SRAM" pin="CE2" pad="J1"/>
<connect gate="SRAM" pin="I/O0" pad="A2"/>
<connect gate="SRAM" pin="I/O1" pad="A1"/>
<connect gate="SRAM" pin="I/O10" pad="M3"/>
<connect gate="SRAM" pin="I/O11" pad="N3"/>
<connect gate="SRAM" pin="I/O12" pad="N2"/>
<connect gate="SRAM" pin="I/O13" pad="P1"/>
<connect gate="SRAM" pin="I/O14" pad="R1"/>
<connect gate="SRAM" pin="I/O15" pad="R2"/>
<connect gate="SRAM" pin="I/O16" pad="R8"/>
<connect gate="SRAM" pin="I/O17" pad="R9"/>
<connect gate="SRAM" pin="I/O18" pad="P9"/>
<connect gate="SRAM" pin="I/O19" pad="N8"/>
<connect gate="SRAM" pin="I/O2" pad="B1"/>
<connect gate="SRAM" pin="I/O20" pad="N7"/>
<connect gate="SRAM" pin="I/O21" pad="M7"/>
<connect gate="SRAM" pin="I/O22" pad="M8"/>
<connect gate="SRAM" pin="I/O23" pad="L8"/>
<connect gate="SRAM" pin="I/O24" pad="E8"/>
<connect gate="SRAM" pin="I/O25" pad="D8"/>
<connect gate="SRAM" pin="I/O26" pad="D7"/>
<connect gate="SRAM" pin="I/O27" pad="C7"/>
<connect gate="SRAM" pin="I/O28" pad="C8"/>
<connect gate="SRAM" pin="I/O29" pad="B9"/>
<connect gate="SRAM" pin="I/O3" pad="C2"/>
<connect gate="SRAM" pin="I/O30" pad="A9"/>
<connect gate="SRAM" pin="I/O31" pad="A8"/>
<connect gate="SRAM" pin="I/O4" pad="C3"/>
<connect gate="SRAM" pin="I/O5" pad="D3"/>
<connect gate="SRAM" pin="I/O6" pad="D2"/>
<connect gate="SRAM" pin="I/O7" pad="E2"/>
<connect gate="SRAM" pin="I/O8" pad="L2"/>
<connect gate="SRAM" pin="I/O9" pad="M2"/>
</connects>
<technologies>
<technology name="10"/>
</technologies>
</device>
</devices>
</deviceset>
</devicesets>
</library>
</drawing>
</eagle>
