Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date              : Mon Sep 15 11:43:49 2025
| Host              : correlator4.fnal.gov running 64-bit AlmaLinux release 9.4 (Shamrock Pampas Cat)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design            : top
| Device            : xcvu9p-flgb2104
| Speed File        : -2  PRODUCTION 1.28 03-30-2022
| Design State      : Routed
| Temperature Grade : I
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  158         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (128)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (128)
--------------------------------
 There are 128 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.043        0.000                      0                 3233        0.011        0.000                      0                 3233       -0.190       -0.190                       1                  4531  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 0.550}        1.100           909.091         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.043        0.000                      0                 3233        0.011        0.000                      0                 3233       -0.190       -0.190                       1                  4531  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack       -0.190ns,  Total Violation       -0.190ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (required time - arrival time)
  Source:                 kan_inst/gen_l0c3.sum_0_3_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Destination:            kan_inst/out0_3_reg_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.100ns  (clk rise@1.100ns - clk rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.169ns (22.131%)  route 0.595ns (77.869%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.494ns = ( 3.594 - 1.100 ) 
    Source Clock Delay      (SCD):    3.076ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.038ns (routing 1.128ns, distribution 0.910ns)
  Clock Net Delay (Destination): 1.749ns (routing 1.023ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.687     0.687 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.687    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.010    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.038 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        2.038     3.076    kan_inst/clk_IBUF_BUFG
    SLICE_X122Y422       FDRE                                         r  kan_inst/gen_l0c3.sum_0_3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y422       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.155 r  kan_inst/gen_l0c3.sum_0_3_reg[9]/Q
                         net (fo=8, routed)           0.142     3.297    kan_inst/gen_l0c3.sum_0_3[9]
    SLICE_X122Y422       LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     3.387 r  kan_inst/out0_3_reg[6]_i_1/O
                         net (fo=8, routed)           0.453     3.840    kan_inst/out0_3_reg[6]_i_1_n_0
    SLICE_X121Y416       FDSE                                         r  kan_inst/out0_3_reg_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.100     1.100 r  
    BA9                                               0.000     1.100 r  clk (IN)
                         net (fo=0)                   0.000     1.100    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.435     1.535 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.535    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.535 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     1.821    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.845 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        1.749     3.594    kan_inst/clk_IBUF_BUFG
    SLICE_X121Y416       FDSE                                         r  kan_inst/out0_3_reg_reg[2]/C
                         clock pessimism              0.398     3.992    
                         clock uncertainty           -0.035     3.957    
    SLICE_X121Y416       FDSE (Setup_FFF_SLICEM_C_S)
                                                     -0.074     3.883    kan_inst/out0_3_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          3.883    
                         arrival time                          -3.840    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (required time - arrival time)
  Source:                 kan_inst/gen_l0c3.sum_0_3_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Destination:            kan_inst/out0_3_reg_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.100ns  (clk rise@1.100ns - clk rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.169ns (22.131%)  route 0.595ns (77.869%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.494ns = ( 3.594 - 1.100 ) 
    Source Clock Delay      (SCD):    3.076ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.038ns (routing 1.128ns, distribution 0.910ns)
  Clock Net Delay (Destination): 1.749ns (routing 1.023ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.687     0.687 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.687    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.010    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.038 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        2.038     3.076    kan_inst/clk_IBUF_BUFG
    SLICE_X122Y422       FDRE                                         r  kan_inst/gen_l0c3.sum_0_3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y422       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.155 r  kan_inst/gen_l0c3.sum_0_3_reg[9]/Q
                         net (fo=8, routed)           0.142     3.297    kan_inst/gen_l0c3.sum_0_3[9]
    SLICE_X122Y422       LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     3.387 r  kan_inst/out0_3_reg[6]_i_1/O
                         net (fo=8, routed)           0.453     3.840    kan_inst/out0_3_reg[6]_i_1_n_0
    SLICE_X121Y416       FDSE                                         r  kan_inst/out0_3_reg_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.100     1.100 r  
    BA9                                               0.000     1.100 r  clk (IN)
                         net (fo=0)                   0.000     1.100    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.435     1.535 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.535    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.535 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     1.821    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.845 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        1.749     3.594    kan_inst/clk_IBUF_BUFG
    SLICE_X121Y416       FDSE                                         r  kan_inst/out0_3_reg_reg[4]/C
                         clock pessimism              0.398     3.992    
                         clock uncertainty           -0.035     3.957    
    SLICE_X121Y416       FDSE (Setup_HFF_SLICEM_C_S)
                                                     -0.074     3.883    kan_inst/out0_3_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          3.883    
                         arrival time                          -3.840    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.047ns  (required time - arrival time)
  Source:                 kan_inst/gen_l0c2.i00/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Destination:            kan_inst/gen_l0c2.s1_0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.100ns  (clk rise@1.100ns - clk rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.389ns (40.201%)  route 0.579ns (59.799%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.569ns = ( 3.669 - 1.100 ) 
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.003ns (routing 1.128ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.823ns (routing 1.023ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.687     0.687 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.687    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.010    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.038 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        2.003     3.041    kan_inst/gen_l0c2.i00/rom_i/xpm_memory_base_inst/clka
    SLICE_X126Y419       FDRE                                         r  kan_inst/gen_l0c2.i00/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y419       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.120 r  kan_inst/gen_l0c2.i00/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]/Q
                         net (fo=2, routed)           0.243     3.363    kan_inst/act_0_0_2[0]
    SLICE_X126Y420       LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     3.413 r  kan_inst/gen_l0c2.s1_0[7]_i_10/O
                         net (fo=1, routed)           0.009     3.422    kan_inst/gen_l0c2.s1_0[7]_i_10_n_0
    SLICE_X126Y420       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     3.612 r  kan_inst/gen_l0c2.s1_0_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.638    kan_inst/gen_l0c2.s1_0_reg[7]_i_1_n_0
    SLICE_X126Y421       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.070     3.708 r  kan_inst/gen_l0c2.s1_0_reg[11]_i_1/O[0]
                         net (fo=4, routed)           0.301     4.009    kan_inst/gen_l0c2.s1_0_reg[11]_i_1_n_15
    SLICE_X126Y421       FDRE                                         r  kan_inst/gen_l0c2.s1_0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.100     1.100 r  
    BA9                                               0.000     1.100 r  clk (IN)
                         net (fo=0)                   0.000     1.100    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.435     1.535 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.535    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.535 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     1.821    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.845 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        1.823     3.669    kan_inst/clk_IBUF_BUFG
    SLICE_X126Y421       FDRE                                         r  kan_inst/gen_l0c2.s1_0_reg[9]/C
                         clock pessimism              0.398     4.066    
                         clock uncertainty           -0.035     4.031    
    SLICE_X126Y421       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     4.056    kan_inst/gen_l0c2.s1_0_reg[9]
  -------------------------------------------------------------------
                         required time                          4.056    
                         arrival time                          -4.009    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (required time - arrival time)
  Source:                 kan_inst/gen_l1c1.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Destination:            kan_inst/gen_l1c1.s1_0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.100ns  (clk rise@1.100ns - clk rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.327ns (34.900%)  route 0.610ns (65.100%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.520ns = ( 3.620 - 1.100 ) 
    Source Clock Delay      (SCD):    3.057ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.019ns (routing 1.128ns, distribution 0.891ns)
  Clock Net Delay (Destination): 1.774ns (routing 1.023ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.687     0.687 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.687    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.010    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.038 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        2.019     3.057    kan_inst/gen_l1c1.i01/rom_i/xpm_memory_base_inst/clka
    SLICE_X132Y415       FDRE                                         r  kan_inst/gen_l1c1.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y415       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.136 r  kan_inst/gen_l1c1.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[2]/Q
                         net (fo=1, routed)           0.253     3.389    kan_inst/act_1_1_1[2]
    SLICE_X128Y411       LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     3.439 r  kan_inst/gen_l1c1.s1_0[9]_i_6/O
                         net (fo=1, routed)           0.010     3.449    kan_inst/gen_l1c1.s1_0[9]_i_6_n_0
    SLICE_X128Y411       CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[6])
                                                      0.198     3.647 r  kan_inst/gen_l1c1.s1_0_reg[9]_i_1/O[6]
                         net (fo=4, routed)           0.347     3.994    kan_inst/gen_l1c1.s1_0_reg[9]_i_1_n_9
    SLICE_X128Y411       FDRE                                         r  kan_inst/gen_l1c1.s1_0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.100     1.100 r  
    BA9                                               0.000     1.100 r  clk (IN)
                         net (fo=0)                   0.000     1.100    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.435     1.535 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.535    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.535 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     1.821    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.845 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        1.774     3.620    kan_inst/clk_IBUF_BUFG
    SLICE_X128Y411       FDRE                                         r  kan_inst/gen_l1c1.s1_0_reg[8]/C
                         clock pessimism              0.433     4.052    
                         clock uncertainty           -0.035     4.017    
    SLICE_X128Y411       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     4.042    kan_inst/gen_l1c1.s1_0_reg[8]
  -------------------------------------------------------------------
                         required time                          4.042    
                         arrival time                          -3.994    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (required time - arrival time)
  Source:                 kan_inst/gen_l0c8.i15/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Destination:            kan_inst/gen_l0c8.s1_7_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.100ns  (clk rise@1.100ns - clk rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.488ns (49.391%)  route 0.500ns (50.609%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.577ns = ( 3.677 - 1.100 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.082ns (routing 1.128ns, distribution 0.954ns)
  Clock Net Delay (Destination): 1.832ns (routing 1.023ns, distribution 0.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.687     0.687 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.687    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.010    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.038 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        2.082     3.120    kan_inst/gen_l0c8.i15/rom_i/xpm_memory_base_inst/clka
    SLICE_X135Y430       FDRE                                         r  kan_inst/gen_l0c8.i15/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y430       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.199 r  kan_inst/gen_l0c8.i15/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[1]/Q
                         net (fo=1, routed)           0.117     3.316    kan_inst/act_0_15_8[1]
    SLICE_X135Y428       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     3.465 r  kan_inst/gen_l0c8.s1_7[7]_i_9/O
                         net (fo=1, routed)           0.016     3.481    kan_inst/gen_l0c8.s1_7[7]_i_9_n_0
    SLICE_X135Y428       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     3.671 r  kan_inst/gen_l0c8.s1_7_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.697    kan_inst/gen_l0c8.s1_7_reg[7]_i_1_n_0
    SLICE_X135Y429       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.070     3.767 r  kan_inst/gen_l0c8.s1_7_reg[11]_i_1/O[0]
                         net (fo=4, routed)           0.341     4.108    kan_inst/gen_l0c8.s1_7_reg[11]_i_1_n_15
    SLICE_X135Y429       FDRE                                         r  kan_inst/gen_l0c8.s1_7_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.100     1.100 r  
    BA9                                               0.000     1.100 r  clk (IN)
                         net (fo=0)                   0.000     1.100    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.435     1.535 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.535    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.535 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     1.821    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.845 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        1.832     3.677    kan_inst/clk_IBUF_BUFG
    SLICE_X135Y429       FDRE                                         r  kan_inst/gen_l0c8.s1_7_reg[9]/C
                         clock pessimism              0.491     4.168    
                         clock uncertainty           -0.035     4.132    
    SLICE_X135Y429       FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     4.157    kan_inst/gen_l0c8.s1_7_reg[9]
  -------------------------------------------------------------------
                         required time                          4.157    
                         arrival time                          -4.108    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (required time - arrival time)
  Source:                 kan_inst/gen_l0c11.i02/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Destination:            kan_inst/gen_l0c11.s1_1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.100ns  (clk rise@1.100ns - clk rise@0.000ns)
  Data Path Delay:        0.941ns  (logic 0.361ns (38.372%)  route 0.580ns (61.628%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.554ns = ( 3.654 - 1.100 ) 
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.052ns (routing 1.128ns, distribution 0.924ns)
  Clock Net Delay (Destination): 1.809ns (routing 1.023ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.687     0.687 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.687    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.010    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.038 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        2.052     3.090    kan_inst/gen_l0c11.i02/rom_i/xpm_memory_base_inst/clka
    SLICE_X126Y446       FDRE                                         r  kan_inst/gen_l0c11.i02/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y446       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     3.169 r  kan_inst/gen_l0c11.i02/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[2]/Q
                         net (fo=2, routed)           0.241     3.410    kan_inst/act_0_2_11[2]
    SLICE_X129Y446       LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     3.461 r  kan_inst/gen_l0c11.s1_1[7]_i_8/O
                         net (fo=1, routed)           0.021     3.482    kan_inst/gen_l0c11.s1_1[7]_i_8_n_0
    SLICE_X129Y446       CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     3.643 r  kan_inst/gen_l0c11.s1_1_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.669    kan_inst/gen_l0c11.s1_1_reg[7]_i_1_n_0
    SLICE_X129Y447       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.070     3.739 r  kan_inst/gen_l0c11.s1_1_reg[11]_i_1/O[0]
                         net (fo=4, routed)           0.291     4.031    kan_inst/gen_l0c11.s1_1_reg[11]_i_1_n_15
    SLICE_X129Y447       FDRE                                         r  kan_inst/gen_l0c11.s1_1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.100     1.100 r  
    BA9                                               0.000     1.100 r  clk (IN)
                         net (fo=0)                   0.000     1.100    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.435     1.535 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.535    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.535 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     1.821    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.845 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        1.809     3.654    kan_inst/clk_IBUF_BUFG
    SLICE_X129Y447       FDRE                                         r  kan_inst/gen_l0c11.s1_1_reg[8]/C
                         clock pessimism              0.437     4.091    
                         clock uncertainty           -0.035     4.055    
    SLICE_X129Y447       FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     4.080    kan_inst/gen_l0c11.s1_1_reg[8]
  -------------------------------------------------------------------
                         required time                          4.080    
                         arrival time                          -4.031    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.053ns  (required time - arrival time)
  Source:                 kan_inst/gen_l1c3.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Destination:            kan_inst/gen_l1c3.s1_0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.100ns  (clk rise@1.100ns - clk rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.376ns (40.472%)  route 0.553ns (59.528%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.522ns = ( 3.622 - 1.100 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.024ns (routing 1.128ns, distribution 0.896ns)
  Clock Net Delay (Destination): 1.776ns (routing 1.023ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.687     0.687 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.687    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.010    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.038 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        2.024     3.062    kan_inst/gen_l1c3.i01/rom_i/xpm_memory_base_inst/clka
    SLICE_X131Y414       FDRE                                         r  kan_inst/gen_l1c3.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y414       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.138 r  kan_inst/gen_l1c3.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[2]/Q
                         net (fo=1, routed)           0.203     3.341    kan_inst/act_1_1_3[2]
    SLICE_X129Y412       LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     3.439 r  kan_inst/gen_l1c3.s1_0[9]_i_6/O
                         net (fo=1, routed)           0.021     3.460    kan_inst/gen_l1c3.s1_0[9]_i_6_n_0
    SLICE_X129Y412       CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[6])
                                                      0.202     3.662 r  kan_inst/gen_l1c3.s1_0_reg[9]_i_1/O[6]
                         net (fo=4, routed)           0.329     3.991    kan_inst/gen_l1c3.s1_0_reg[9]_i_1_n_9
    SLICE_X129Y412       FDRE                                         r  kan_inst/gen_l1c3.s1_0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.100     1.100 r  
    BA9                                               0.000     1.100 r  clk (IN)
                         net (fo=0)                   0.000     1.100    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.435     1.535 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.535    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.535 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     1.821    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.845 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        1.776     3.622    kan_inst/clk_IBUF_BUFG
    SLICE_X129Y412       FDRE                                         r  kan_inst/gen_l1c3.s1_0_reg[9]/C
                         clock pessimism              0.433     4.054    
                         clock uncertainty           -0.035     4.019    
    SLICE_X129Y412       FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     4.044    kan_inst/gen_l1c3.s1_0_reg[9]
  -------------------------------------------------------------------
                         required time                          4.044    
                         arrival time                          -3.991    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (required time - arrival time)
  Source:                 kan_inst/out0_10_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Destination:            kan_inst/gen_l1c1.i10/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.100ns  (clk rise@1.100ns - clk rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.376ns (40.956%)  route 0.542ns (59.044%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.553ns = ( 3.653 - 1.100 ) 
    Source Clock Delay      (SCD):    3.107ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.069ns (routing 1.128ns, distribution 0.941ns)
  Clock Net Delay (Destination): 1.808ns (routing 1.023ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.687     0.687 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.687    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.010    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.038 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        2.069     3.107    kan_inst/clk_IBUF_BUFG
    SLICE_X125Y437       FDSE                                         r  kan_inst/out0_10_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y437       FDSE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.185 f  kan_inst/out0_10_reg_reg[3]/Q
                         net (fo=50, routed)          0.220     3.405    kan_inst/gen_l1c1.i10/rom_i/xpm_memory_base_inst/addra[3]
    SLICE_X127Y436       LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     3.555 r  kan_inst/gen_l1c1.i10/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[5]_i_3/O
                         net (fo=2, routed)           0.067     3.623    kan_inst/gen_l1c1.i10/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[5]_i_3_n_0
    SLICE_X127Y436       LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     3.771 r  kan_inst/gen_l1c1.i10/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[5]_i_1/O
                         net (fo=5, routed)           0.254     4.025    kan_inst/gen_l1c1.i10/rom_i/xpm_memory_base_inst/p_0_out[5]
    SLICE_X128Y438       FDRE                                         r  kan_inst/gen_l1c1.i10/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.100     1.100 r  
    BA9                                               0.000     1.100 r  clk (IN)
                         net (fo=0)                   0.000     1.100    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.435     1.535 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.535    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.535 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     1.821    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.845 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        1.808     3.653    kan_inst/gen_l1c1.i10/rom_i/xpm_memory_base_inst/clka
    SLICE_X128Y438       FDRE                                         r  kan_inst/gen_l1c1.i10/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[5]/C
                         clock pessimism              0.437     4.090    
                         clock uncertainty           -0.035     4.054    
    SLICE_X128Y438       FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.025     4.079    kan_inst/gen_l1c1.i10/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          4.079    
                         arrival time                          -4.025    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (required time - arrival time)
  Source:                 kan_inst/gen_l0c11.i11/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Destination:            kan_inst/gen_l0c11.s1_5_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.100ns  (clk rise@1.100ns - clk rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.404ns (43.947%)  route 0.515ns (56.053%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.544ns = ( 3.644 - 1.100 ) 
    Source Clock Delay      (SCD):    3.094ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.056ns (routing 1.128ns, distribution 0.928ns)
  Clock Net Delay (Destination): 1.798ns (routing 1.023ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.687     0.687 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.687    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.010    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.038 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        2.056     3.094    kan_inst/gen_l0c11.i11/rom_i/xpm_memory_base_inst/clka
    SLICE_X127Y449       FDRE                                         r  kan_inst/gen_l0c11.i11/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y449       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     3.171 r  kan_inst/gen_l0c11.i11/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[5]/Q
                         net (fo=1, routed)           0.189     3.360    kan_inst/act_0_11_11[5]
    SLICE_X127Y449       LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     3.458 r  kan_inst/gen_l0c11.s1_5[7]_i_5/O
                         net (fo=1, routed)           0.022     3.480    kan_inst/gen_l0c11.s1_5[7]_i_5_n_0
    SLICE_X127Y449       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     3.639 r  kan_inst/gen_l0c11.s1_5_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.052     3.691    kan_inst/gen_l0c11.s1_5_reg[7]_i_1_n_0
    SLICE_X127Y450       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.070     3.761 r  kan_inst/gen_l0c11.s1_5_reg[11]_i_1/O[0]
                         net (fo=4, routed)           0.252     4.013    kan_inst/gen_l0c11.s1_5_reg[11]_i_1_n_15
    SLICE_X127Y450       FDRE                                         r  kan_inst/gen_l0c11.s1_5_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.100     1.100 r  
    BA9                                               0.000     1.100 r  clk (IN)
                         net (fo=0)                   0.000     1.100    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.435     1.535 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.535    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.535 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     1.821    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.845 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        1.798     3.644    kan_inst/clk_IBUF_BUFG
    SLICE_X127Y450       FDRE                                         r  kan_inst/gen_l0c11.s1_5_reg[9]/C
                         clock pessimism              0.437     4.080    
                         clock uncertainty           -0.035     4.045    
    SLICE_X127Y450       FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     4.070    kan_inst/gen_l0c11.s1_5_reg[9]
  -------------------------------------------------------------------
                         required time                          4.070    
                         arrival time                          -4.013    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (required time - arrival time)
  Source:                 kan_inst/gen_l1c3.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Destination:            kan_inst/gen_l1c3.s1_0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.100ns  (clk rise@1.100ns - clk rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.376ns (40.647%)  route 0.549ns (59.353%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.522ns = ( 3.622 - 1.100 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.024ns (routing 1.128ns, distribution 0.896ns)
  Clock Net Delay (Destination): 1.776ns (routing 1.023ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.687     0.687 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.687    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.010    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.038 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        2.024     3.062    kan_inst/gen_l1c3.i01/rom_i/xpm_memory_base_inst/clka
    SLICE_X131Y414       FDRE                                         r  kan_inst/gen_l1c3.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y414       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.138 r  kan_inst/gen_l1c3.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[2]/Q
                         net (fo=1, routed)           0.203     3.341    kan_inst/act_1_1_3[2]
    SLICE_X129Y412       LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     3.439 r  kan_inst/gen_l1c3.s1_0[9]_i_6/O
                         net (fo=1, routed)           0.021     3.460    kan_inst/gen_l1c3.s1_0[9]_i_6_n_0
    SLICE_X129Y412       CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[6])
                                                      0.202     3.662 r  kan_inst/gen_l1c3.s1_0_reg[9]_i_1/O[6]
                         net (fo=4, routed)           0.325     3.987    kan_inst/gen_l1c3.s1_0_reg[9]_i_1_n_9
    SLICE_X129Y412       FDRE                                         r  kan_inst/gen_l1c3.s1_0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.100     1.100 r  
    BA9                                               0.000     1.100 r  clk (IN)
                         net (fo=0)                   0.000     1.100    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.435     1.535 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.535    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.535 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     1.821    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.845 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        1.776     3.622    kan_inst/clk_IBUF_BUFG
    SLICE_X129Y412       FDRE                                         r  kan_inst/gen_l1c3.s1_0_reg[8]/C
                         clock pessimism              0.433     4.054    
                         clock uncertainty           -0.035     4.019    
    SLICE_X129Y412       FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025     4.044    kan_inst/gen_l1c3.s1_0_reg[8]
  -------------------------------------------------------------------
                         required time                          4.044    
                         arrival time                          -3.987    
  -------------------------------------------------------------------
                         slack                                  0.057    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 kan_inst/gen_l0c5.i05/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Destination:            kan_inst/gen_l0c5.s1_2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.109ns (57.368%)  route 0.081ns (42.632%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.055ns
    Source Clock Delay      (SCD):    2.503ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Net Delay (Source):      1.758ns (routing 1.023ns, distribution 0.735ns)
  Clock Net Delay (Destination): 2.017ns (routing 1.128ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.435     0.435 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.435    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.721    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.745 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        1.758     2.503    kan_inst/gen_l0c5.i05/rom_i/xpm_memory_base_inst/clka
    SLICE_X124Y381       FDRE                                         r  kan_inst/gen_l0c5.i05/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y381       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.562 r  kan_inst/gen_l0c5.i05/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[4]/Q
                         net (fo=1, routed)           0.059     2.621    kan_inst/act_0_5_5[4]
    SLICE_X125Y381       LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.022     2.643 r  kan_inst/gen_l0c5.s1_2[7]_i_6/O
                         net (fo=1, routed)           0.013     2.656    kan_inst/gen_l0c5.s1_2[7]_i_6_n_0
    SLICE_X125Y381       CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.028     2.684 r  kan_inst/gen_l0c5.s1_2_reg[7]_i_1/O[4]
                         net (fo=1, routed)           0.009     2.693    kan_inst/gen_l0c5.s1_2_reg[7]_i_1_n_11
    SLICE_X125Y381       FDRE                                         r  kan_inst/gen_l0c5.s1_2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.687     0.687 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.687    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.010    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.038 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        2.017     3.055    kan_inst/clk_IBUF_BUFG
    SLICE_X125Y381       FDRE                                         r  kan_inst/gen_l0c5.s1_2_reg[4]/C
                         clock pessimism             -0.433     2.622    
    SLICE_X125Y381       FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     2.682    kan_inst/gen_l0c5.s1_2_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.682    
                         arrival time                           2.693    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 kan_inst/gen_l0c2.i02/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Destination:            kan_inst/gen_l0c2.s1_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.121ns (44.419%)  route 0.151ns (55.581%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.114ns
    Source Clock Delay      (SCD):    2.516ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Net Delay (Source):      1.771ns (routing 1.023ns, distribution 0.748ns)
  Clock Net Delay (Destination): 2.076ns (routing 1.128ns, distribution 0.948ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.435     0.435 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.435    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.721    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.745 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        1.771     2.516    kan_inst/gen_l0c2.i02/rom_i/xpm_memory_base_inst/clka
    SLICE_X125Y418       FDRE                                         r  kan_inst/gen_l0c2.i02/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y418       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     2.574 r  kan_inst/gen_l0c2.i02/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[4]/Q
                         net (fo=2, routed)           0.129     2.703    kan_inst/act_0_2_2[4]
    SLICE_X125Y420       LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.035     2.738 r  kan_inst/gen_l0c2.s1_1[7]_i_6/O
                         net (fo=1, routed)           0.013     2.751    kan_inst/gen_l0c2.s1_1[7]_i_6_n_0
    SLICE_X125Y420       CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.028     2.779 r  kan_inst/gen_l0c2.s1_1_reg[7]_i_1/O[4]
                         net (fo=1, routed)           0.009     2.788    kan_inst/gen_l0c2.s1_1_reg[7]_i_1_n_11
    SLICE_X125Y420       FDRE                                         r  kan_inst/gen_l0c2.s1_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.687     0.687 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.687    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.010    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.038 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        2.076     3.114    kan_inst/clk_IBUF_BUFG
    SLICE_X125Y420       FDRE                                         r  kan_inst/gen_l0c2.s1_1_reg[4]/C
                         clock pessimism             -0.398     2.716    
    SLICE_X125Y420       FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     2.776    kan_inst/gen_l0c2.s1_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.776    
                         arrival time                           2.788    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 kan_inst/gen_l0c2.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Destination:            kan_inst/gen_l0c2.s1_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.123ns (45.725%)  route 0.146ns (54.275%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.115ns
    Source Clock Delay      (SCD):    2.521ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Net Delay (Source):      1.775ns (routing 1.023ns, distribution 0.752ns)
  Clock Net Delay (Destination): 2.077ns (routing 1.128ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.435     0.435 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.435    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.721    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.745 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        1.775     2.521    kan_inst/gen_l0c2.i03/rom_i/xpm_memory_base_inst/clka
    SLICE_X125Y419       FDRE                                         r  kan_inst/gen_l0c2.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y419       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     2.579 r  kan_inst/gen_l0c2.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]/Q
                         net (fo=1, routed)           0.125     2.704    kan_inst/act_0_3_2[0]
    SLICE_X125Y420       LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.036     2.740 r  kan_inst/gen_l0c2.s1_1[7]_i_10/O
                         net (fo=1, routed)           0.012     2.752    kan_inst/gen_l0c2.s1_1[7]_i_10_n_0
    SLICE_X125Y420       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.029     2.781 r  kan_inst/gen_l0c2.s1_1_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.009     2.790    kan_inst/gen_l0c2.s1_1_reg[7]_i_1_n_15
    SLICE_X125Y420       FDRE                                         r  kan_inst/gen_l0c2.s1_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.687     0.687 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.687    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.010    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.038 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        2.077     3.115    kan_inst/clk_IBUF_BUFG
    SLICE_X125Y420       FDRE                                         r  kan_inst/gen_l0c2.s1_1_reg[0]/C
                         clock pessimism             -0.398     2.717    
    SLICE_X125Y420       FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.060     2.777    kan_inst/gen_l0c2.s1_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.777    
                         arrival time                           2.790    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 kan_inst/gen_l0c9.s3_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Destination:            kan_inst/gen_l0c9.sum_0_9_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.107ns (57.527%)  route 0.079ns (42.473%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.106ns
    Source Clock Delay      (SCD):    2.557ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Net Delay (Source):      1.812ns (routing 1.023ns, distribution 0.789ns)
  Clock Net Delay (Destination): 2.068ns (routing 1.128ns, distribution 0.940ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.435     0.435 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.435    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.721    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.745 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        1.812     2.557    kan_inst/clk_IBUF_BUFG
    SLICE_X124Y430       FDRE                                         r  kan_inst/gen_l0c9.s3_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y430       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.615 r  kan_inst/gen_l0c9.s3_0_reg[5]/Q
                         net (fo=2, routed)           0.069     2.684    kan_inst/gen_l0c9.s3_0[5]
    SLICE_X126Y430       CARRY8 (Prop_CARRY8_SLICEL_DI[5]_O[6])
                                                      0.049     2.733 r  kan_inst/gen_l0c9.sum_0_9_reg[7]_i_1/O[6]
                         net (fo=1, routed)           0.010     2.743    kan_inst/gen_l0c9.sum_0_9_reg[7]_i_1_n_9
    SLICE_X126Y430       FDRE                                         r  kan_inst/gen_l0c9.sum_0_9_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.687     0.687 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.687    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.010    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.038 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        2.068     3.106    kan_inst/clk_IBUF_BUFG
    SLICE_X126Y430       FDRE                                         r  kan_inst/gen_l0c9.sum_0_9_reg[6]/C
                         clock pessimism             -0.437     2.670    
    SLICE_X126Y430       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     2.730    kan_inst/gen_l0c9.sum_0_9_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.730    
                         arrival time                           2.743    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 kan_inst/gen_l0c2.s1_7_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Destination:            kan_inst/gen_l0c2.s2_3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.109ns (56.771%)  route 0.083ns (43.229%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.054ns
    Source Clock Delay      (SCD):    2.504ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Net Delay (Source):      1.759ns (routing 1.023ns, distribution 0.736ns)
  Clock Net Delay (Destination): 2.016ns (routing 1.128ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.435     0.435 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.435    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.721    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.745 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        1.759     2.504    kan_inst/clk_IBUF_BUFG
    SLICE_X122Y408       FDRE                                         r  kan_inst/gen_l0c2.s1_7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y408       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     2.563 r  kan_inst/gen_l0c2.s1_7_reg[1]/Q
                         net (fo=1, routed)           0.058     2.621    kan_inst/gen_l0c2.s1_7[1]
    SLICE_X123Y408       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     2.643 r  kan_inst/gen_l0c2.s2_3[7]_i_8/O
                         net (fo=1, routed)           0.015     2.658    kan_inst/gen_l0c2.s2_3[7]_i_8_n_0
    SLICE_X123Y408       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.028     2.686 r  kan_inst/gen_l0c2.s2_3_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.010     2.696    kan_inst/gen_l0c2.s2_3_reg[7]_i_1_n_14
    SLICE_X123Y408       FDRE                                         r  kan_inst/gen_l0c2.s2_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.687     0.687 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.687    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.010    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.038 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        2.016     3.054    kan_inst/clk_IBUF_BUFG
    SLICE_X123Y408       FDRE                                         r  kan_inst/gen_l0c2.s2_3_reg[1]/C
                         clock pessimism             -0.433     2.621    
    SLICE_X123Y408       FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060     2.681    kan_inst/gen_l0c2.s2_3_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.681    
                         arrival time                           2.696    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 kan_inst/gen_l0c10.s1_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Destination:            kan_inst/gen_l0c10.s2_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.106ns (57.297%)  route 0.079ns (42.703%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.092ns
    Source Clock Delay      (SCD):    2.545ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Net Delay (Source):      1.800ns (routing 1.023ns, distribution 0.777ns)
  Clock Net Delay (Destination): 2.054ns (routing 1.128ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.435     0.435 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.435    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.721    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.745 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        1.800     2.545    kan_inst/clk_IBUF_BUFG
    SLICE_X122Y439       FDRE                                         r  kan_inst/gen_l0c10.s1_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y439       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     2.604 r  kan_inst/gen_l0c10.s1_2_reg[1]/Q
                         net (fo=2, routed)           0.069     2.673    kan_inst/gen_l0c10.s1_2[1]
    SLICE_X124Y439       CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[2])
                                                      0.047     2.720 r  kan_inst/gen_l0c10.s2_1_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.010     2.730    kan_inst/gen_l0c10.s2_1_reg[7]_i_1_n_13
    SLICE_X124Y439       FDRE                                         r  kan_inst/gen_l0c10.s2_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.687     0.687 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.687    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.010    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.038 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        2.054     3.092    kan_inst/clk_IBUF_BUFG
    SLICE_X124Y439       FDRE                                         r  kan_inst/gen_l0c10.s2_1_reg[2]/C
                         clock pessimism             -0.437     2.655    
    SLICE_X124Y439       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     2.715    kan_inst/gen_l0c10.s2_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.715    
                         arrival time                           2.730    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 kan_inst/gen_l0c7.s3_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Destination:            kan_inst/gen_l0c7.sum_0_7_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.106ns (56.383%)  route 0.082ns (43.617%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.041ns
    Source Clock Delay      (SCD):    2.496ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Net Delay (Source):      1.751ns (routing 1.023ns, distribution 0.728ns)
  Clock Net Delay (Destination): 2.003ns (routing 1.128ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.435     0.435 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.435    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.721    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.745 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        1.751     2.496    kan_inst/clk_IBUF_BUFG
    SLICE_X122Y397       FDRE                                         r  kan_inst/gen_l0c7.s3_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y397       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.554 r  kan_inst/gen_l0c7.s3_1_reg[5]/Q
                         net (fo=1, routed)           0.061     2.615    kan_inst/gen_l0c7.s3_1[5]
    SLICE_X124Y397       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     2.637 r  kan_inst/gen_l0c7.sum_0_7[7]_i_4/O
                         net (fo=1, routed)           0.011     2.648    kan_inst/gen_l0c7.sum_0_7[7]_i_4_n_0
    SLICE_X124Y397       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[5])
                                                      0.026     2.674 r  kan_inst/gen_l0c7.sum_0_7_reg[7]_i_1/O[5]
                         net (fo=1, routed)           0.010     2.684    kan_inst/gen_l0c7.sum_0_7_reg[7]_i_1_n_10
    SLICE_X124Y397       FDRE                                         r  kan_inst/gen_l0c7.sum_0_7_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.687     0.687 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.687    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.010    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.038 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        2.003     3.041    kan_inst/clk_IBUF_BUFG
    SLICE_X124Y397       FDRE                                         r  kan_inst/gen_l0c7.sum_0_7_reg[5]/C
                         clock pessimism             -0.433     2.608    
    SLICE_X124Y397       FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     2.668    kan_inst/gen_l0c7.sum_0_7_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.668    
                         arrival time                           2.684    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 kan_inst/gen_l0c9.s3_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Destination:            kan_inst/gen_l0c9.sum_0_9_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.106ns (57.297%)  route 0.079ns (42.703%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.101ns
    Source Clock Delay      (SCD):    2.555ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Net Delay (Source):      1.810ns (routing 1.023ns, distribution 0.787ns)
  Clock Net Delay (Destination): 2.063ns (routing 1.128ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.435     0.435 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.435    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.721    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.745 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        1.810     2.555    kan_inst/clk_IBUF_BUFG
    SLICE_X124Y430       FDRE                                         r  kan_inst/gen_l0c9.s3_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y430       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     2.614 r  kan_inst/gen_l0c9.s3_0_reg[1]/Q
                         net (fo=2, routed)           0.069     2.683    kan_inst/gen_l0c9.s3_0[1]
    SLICE_X126Y430       CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[2])
                                                      0.047     2.730 r  kan_inst/gen_l0c9.sum_0_9_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.010     2.740    kan_inst/gen_l0c9.sum_0_9_reg[7]_i_1_n_13
    SLICE_X126Y430       FDRE                                         r  kan_inst/gen_l0c9.sum_0_9_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.687     0.687 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.687    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.010    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.038 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        2.063     3.101    kan_inst/clk_IBUF_BUFG
    SLICE_X126Y430       FDRE                                         r  kan_inst/gen_l0c9.sum_0_9_reg[2]/C
                         clock pessimism             -0.437     2.664    
    SLICE_X126Y430       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     2.724    kan_inst/gen_l0c9.sum_0_9_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.724    
                         arrival time                           2.740    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 kan_inst/gen_l0c2.i06/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Destination:            kan_inst/gen_l0c2.s1_3_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.173ns (68.385%)  route 0.080ns (31.615%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.099ns
    Source Clock Delay      (SCD):    2.527ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Net Delay (Source):      1.781ns (routing 1.023ns, distribution 0.758ns)
  Clock Net Delay (Destination): 2.061ns (routing 1.128ns, distribution 0.933ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.435     0.435 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.435    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.721    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.745 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        1.781     2.527    kan_inst/gen_l0c2.i06/rom_i/xpm_memory_base_inst/clka
    SLICE_X133Y419       FDRE                                         r  kan_inst/gen_l0c2.i06/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y419       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     2.585 r  kan_inst/gen_l0c2.i06/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[3]/Q
                         net (fo=2, routed)           0.067     2.652    kan_inst/act_0_6_2[3]
    SLICE_X132Y419       CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.084     2.736 r  kan_inst/gen_l0c2.s1_3_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.004     2.740    kan_inst/gen_l0c2.s1_3_reg[7]_i_1_n_0
    SLICE_X132Y420       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.031     2.771 r  kan_inst/gen_l0c2.s1_3_reg[11]_i_1/O[0]
                         net (fo=4, routed)           0.009     2.780    kan_inst/gen_l0c2.s1_3_reg[11]_i_1_n_15
    SLICE_X132Y420       FDRE                                         r  kan_inst/gen_l0c2.s1_3_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.687     0.687 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.687    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.010    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.038 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        2.061     3.099    kan_inst/clk_IBUF_BUFG
    SLICE_X132Y420       FDRE                                         r  kan_inst/gen_l0c2.s1_3_reg[11]/C
                         clock pessimism             -0.398     2.701    
    SLICE_X132Y420       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     2.763    kan_inst/gen_l0c2.s1_3_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.763    
                         arrival time                           2.780    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 kan_inst/gen_l0c3.s1_5_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Destination:            kan_inst/gen_l0c3.s2_2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.169ns (66.798%)  route 0.084ns (33.202%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.073ns
    Source Clock Delay      (SCD):    2.499ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Net Delay (Source):      1.754ns (routing 1.023ns, distribution 0.731ns)
  Clock Net Delay (Destination): 2.035ns (routing 1.128ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.435     0.435 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.435    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.721    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.745 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        1.754     2.499    kan_inst/clk_IBUF_BUFG
    SLICE_X121Y419       FDRE                                         r  kan_inst/gen_l0c3.s1_5_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y419       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     2.557 r  kan_inst/gen_l0c3.s1_5_reg[7]/Q
                         net (fo=1, routed)           0.061     2.618    kan_inst/gen_l0c3.s1_5[7]
    SLICE_X120Y419       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     2.654 r  kan_inst/gen_l0c3.s2_2[7]_i_2/O
                         net (fo=1, routed)           0.010     2.664    kan_inst/gen_l0c3.s2_2[7]_i_2_n_0
    SLICE_X120Y419       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.044     2.708 r  kan_inst/gen_l0c3.s2_2_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.004     2.712    kan_inst/gen_l0c3.s2_2_reg[7]_i_1_n_0
    SLICE_X120Y420       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.031     2.743 r  kan_inst/gen_l0c3.s2_2_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.009     2.752    kan_inst/gen_l0c3.s2_2_reg[11]_i_1_n_15
    SLICE_X120Y420       FDRE                                         r  kan_inst/gen_l0c3.s2_2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.687     0.687 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.687    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.010    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.038 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        2.035     3.073    kan_inst/clk_IBUF_BUFG
    SLICE_X120Y420       FDRE                                         r  kan_inst/gen_l0c3.s2_2_reg[8]/C
                         clock pessimism             -0.398     2.675    
    SLICE_X120Y420       FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     2.735    kan_inst/gen_l0c3.s2_2_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.735    
                         arrival time                           2.752    
  -------------------------------------------------------------------
                         slack                                  0.017    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 0.550 }
Period(ns):         1.100
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         1.100       -0.190     BUFGCE_X1Y216   clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C    n/a            0.550         1.100       0.550      SLICE_X129Y409  kan_inst/gen_l0c0.s1_0_reg[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         1.100       0.550      SLICE_X129Y410  kan_inst/gen_l0c0.s1_0_reg[10]/C
Min Period        n/a     FDRE/C    n/a            0.550         1.100       0.550      SLICE_X129Y410  kan_inst/gen_l0c0.s1_0_reg[11]/C
Min Period        n/a     FDRE/C    n/a            0.550         1.100       0.550      SLICE_X129Y409  kan_inst/gen_l0c0.s1_0_reg[1]/C
Min Period        n/a     FDRE/C    n/a            0.550         1.100       0.550      SLICE_X129Y409  kan_inst/gen_l0c0.s1_0_reg[2]/C
Min Period        n/a     FDRE/C    n/a            0.550         1.100       0.550      SLICE_X129Y409  kan_inst/gen_l0c0.s1_0_reg[3]/C
Min Period        n/a     FDRE/C    n/a            0.550         1.100       0.550      SLICE_X129Y409  kan_inst/gen_l0c0.s1_0_reg[4]/C
Min Period        n/a     FDRE/C    n/a            0.550         1.100       0.550      SLICE_X129Y409  kan_inst/gen_l0c0.s1_0_reg[5]/C
Min Period        n/a     FDRE/C    n/a            0.550         1.100       0.550      SLICE_X129Y409  kan_inst/gen_l0c0.s1_0_reg[6]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         0.550       0.275      SLICE_X129Y409  kan_inst/gen_l0c0.s1_0_reg[0]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         0.550       0.275      SLICE_X129Y409  kan_inst/gen_l0c0.s1_0_reg[0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         0.550       0.275      SLICE_X129Y410  kan_inst/gen_l0c0.s1_0_reg[10]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         0.550       0.275      SLICE_X129Y410  kan_inst/gen_l0c0.s1_0_reg[10]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         0.550       0.275      SLICE_X129Y410  kan_inst/gen_l0c0.s1_0_reg[11]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         0.550       0.275      SLICE_X129Y410  kan_inst/gen_l0c0.s1_0_reg[11]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         0.550       0.275      SLICE_X129Y409  kan_inst/gen_l0c0.s1_0_reg[1]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         0.550       0.275      SLICE_X129Y409  kan_inst/gen_l0c0.s1_0_reg[1]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         0.550       0.275      SLICE_X129Y409  kan_inst/gen_l0c0.s1_0_reg[2]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         0.550       0.275      SLICE_X129Y409  kan_inst/gen_l0c0.s1_0_reg[2]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         0.550       0.275      SLICE_X129Y409  kan_inst/gen_l0c0.s1_0_reg[0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         0.550       0.275      SLICE_X129Y409  kan_inst/gen_l0c0.s1_0_reg[0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         0.550       0.275      SLICE_X129Y410  kan_inst/gen_l0c0.s1_0_reg[10]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         0.550       0.275      SLICE_X129Y410  kan_inst/gen_l0c0.s1_0_reg[10]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         0.550       0.275      SLICE_X129Y410  kan_inst/gen_l0c0.s1_0_reg[11]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         0.550       0.275      SLICE_X129Y410  kan_inst/gen_l0c0.s1_0_reg[11]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         0.550       0.275      SLICE_X129Y409  kan_inst/gen_l0c0.s1_0_reg[1]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         0.550       0.275      SLICE_X129Y409  kan_inst/gen_l0c0.s1_0_reg[1]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         0.550       0.275      SLICE_X129Y409  kan_inst/gen_l0c0.s1_0_reg[2]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         0.550       0.275      SLICE_X129Y409  kan_inst/gen_l0c0.s1_0_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kan_inst/gen_l1c4.sum_1_4_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Destination:            dout[4][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.263ns  (logic 1.225ns (37.554%)  route 2.037ns (62.446%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.022ns (routing 1.128ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.687     0.687 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.687    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.010    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.038 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        2.022     3.060    kan_inst/clk_IBUF_BUFG
    SLICE_X127Y415       FDRE                                         r  kan_inst/gen_l1c4.sum_1_4_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y415       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.137 r  kan_inst/gen_l1c4.sum_1_4_reg[8]/Q
                         net (fo=5, routed)           0.364     3.501    kan_inst/gen_l1c4.sum_1_4[8]
    SLICE_X126Y413       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     3.649 r  kan_inst/dout[4][4]_INST_0_i_1/O
                         net (fo=1, routed)           1.673     5.322    dout[4]_OBUF[4]
    BC26                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      1.000     6.323 r  dout[4][4]_INST_0/O
                         net (fo=0)                   0.000     6.323    dout[4][4]
    BC26                                                              r  dout[4][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kan_inst/gen_l1c4.sum_1_4_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Destination:            dout[4][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.126ns  (logic 1.159ns (37.060%)  route 1.968ns (62.940%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.022ns (routing 1.128ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.687     0.687 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.687    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.010    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.038 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        2.022     3.060    kan_inst/clk_IBUF_BUFG
    SLICE_X127Y415       FDRE                                         r  kan_inst/gen_l1c4.sum_1_4_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y415       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.137 r  kan_inst/gen_l1c4.sum_1_4_reg[8]/Q
                         net (fo=5, routed)           0.399     3.536    kan_inst/gen_l1c4.sum_1_4[8]
    SLICE_X126Y411       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     3.635 r  kan_inst/dout[4][2]_INST_0_i_1/O
                         net (fo=1, routed)           1.569     5.204    dout[4]_OBUF[2]
    BA25                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.983     6.187 r  dout[4][2]_INST_0/O
                         net (fo=0)                   0.000     6.187    dout[4][2]
    BA25                                                              r  dout[4][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kan_inst/gen_l1c4.sum_1_4_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Destination:            dout[4][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.125ns  (logic 1.155ns (36.971%)  route 1.970ns (63.029%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.022ns (routing 1.128ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.687     0.687 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.687    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.010    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.038 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        2.022     3.060    kan_inst/clk_IBUF_BUFG
    SLICE_X127Y415       FDRE                                         r  kan_inst/gen_l1c4.sum_1_4_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y415       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.137 r  kan_inst/gen_l1c4.sum_1_4_reg[8]/Q
                         net (fo=5, routed)           0.395     3.532    kan_inst/gen_l1c4.sum_1_4[8]
    SLICE_X126Y411       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096     3.628 r  kan_inst/dout[4][3]_INST_0_i_1/O
                         net (fo=1, routed)           1.575     5.203    dout[4]_OBUF[3]
    BB25                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.982     6.185 r  dout[4][3]_INST_0/O
                         net (fo=0)                   0.000     6.185    dout[4][3]
    BB25                                                              r  dout[4][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kan_inst/gen_l1c2.sum_1_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Destination:            dout[2][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.083ns  (logic 1.207ns (39.155%)  route 1.876ns (60.845%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.016ns (routing 1.128ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.687     0.687 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.687    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.010    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.038 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        2.016     3.054    kan_inst/clk_IBUF_BUFG
    SLICE_X128Y418       FDRE                                         r  kan_inst/gen_l1c2.sum_1_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y418       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.133 r  kan_inst/gen_l1c2.sum_1_2_reg[0]/Q
                         net (fo=1, routed)           0.357     3.490    kan_inst/gen_l1c2.sum_1_2[0]
    SLICE_X127Y417       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.150     3.640 r  kan_inst/dout[2][0]_INST_0_i_1/O
                         net (fo=1, routed)           1.519     5.159    dout[2]_OBUF[0]
    AV27                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.978     6.137 r  dout[2][0]_INST_0/O
                         net (fo=0)                   0.000     6.137    dout[2][0]
    AV27                                                              r  dout[2][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kan_inst/gen_l1c2.sum_1_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Destination:            dout[2][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.068ns  (logic 1.163ns (37.899%)  route 1.905ns (62.101%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.021ns (routing 1.128ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.687     0.687 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.687    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.010    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.038 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        2.021     3.059    kan_inst/clk_IBUF_BUFG
    SLICE_X128Y418       FDRE                                         r  kan_inst/gen_l1c2.sum_1_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y418       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.138 r  kan_inst/gen_l1c2.sum_1_2_reg[7]/Q
                         net (fo=5, routed)           0.295     3.433    kan_inst/gen_l1c2.sum_1_2[7]
    SLICE_X127Y419       LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     3.531 r  kan_inst/dout[2][4]_INST_0_i_1/O
                         net (fo=1, routed)           1.610     5.141    dout[2]_OBUF[4]
    AW28                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.986     6.127 r  dout[2][4]_INST_0/O
                         net (fo=0)                   0.000     6.127    dout[2][4]
    AW28                                                              r  dout[2][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kan_inst/gen_l1c4.sum_1_4_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Destination:            dout[4][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.026ns  (logic 1.152ns (38.079%)  route 1.874ns (61.921%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.022ns (routing 1.128ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.687     0.687 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.687    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.010    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.038 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        2.022     3.060    kan_inst/clk_IBUF_BUFG
    SLICE_X127Y415       FDRE                                         r  kan_inst/gen_l1c4.sum_1_4_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y415       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.137 r  kan_inst/gen_l1c4.sum_1_4_reg[8]/Q
                         net (fo=5, routed)           0.217     3.354    kan_inst/gen_l1c4.sum_1_4[8]
    SLICE_X126Y413       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     3.451 r  kan_inst/dout[4][1]_INST_0_i_1/O
                         net (fo=1, routed)           1.657     5.108    dout[4]_OBUF[1]
    BB27                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.978     6.086 r  dout[4][1]_INST_0/O
                         net (fo=0)                   0.000     6.086    dout[4][1]
    BB27                                                              r  dout[4][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kan_inst/gen_l1c3.sum_1_3_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Destination:            dout[3][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.032ns  (logic 1.171ns (38.639%)  route 1.860ns (61.361%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.012ns (routing 1.128ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.687     0.687 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.687    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.010    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.038 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        2.012     3.050    kan_inst/clk_IBUF_BUFG
    SLICE_X126Y411       FDRE                                         r  kan_inst/gen_l1c3.sum_1_3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y411       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.129 r  kan_inst/gen_l1c3.sum_1_3_reg[8]/Q
                         net (fo=5, routed)           0.199     3.328    kan_inst/gen_l1c3.sum_1_3[8]
    SLICE_X125Y410       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     3.451 r  kan_inst/dout[3][2]_INST_0_i_1/O
                         net (fo=1, routed)           1.661     5.112    dout[3]_OBUF[2]
    AW25                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.969     6.082 r  dout[3][2]_INST_0/O
                         net (fo=0)                   0.000     6.082    dout[3][2]
    AW25                                                              r  dout[3][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kan_inst/gen_l1c0.sum_1_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Destination:            dout[0][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.020ns  (logic 1.175ns (38.909%)  route 1.845ns (61.091%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.023ns (routing 1.128ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.687     0.687 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.687    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.010    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.038 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        2.023     3.061    kan_inst/clk_IBUF_BUFG
    SLICE_X127Y418       FDRE                                         r  kan_inst/gen_l1c0.sum_1_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y418       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     3.139 r  kan_inst/gen_l1c0.sum_1_0_reg[1]/Q
                         net (fo=1, routed)           0.373     3.512    kan_inst/gen_l1c0.sum_1_0[1]
    SLICE_X126Y417       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     3.662 r  kan_inst/dout[0][1]_INST_0_i_1/O
                         net (fo=1, routed)           1.472     5.134    dout[0]_OBUF[1]
    AP28                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.947     6.081 r  dout[0][1]_INST_0/O
                         net (fo=0)                   0.000     6.081    dout[0][1]
    AP28                                                              r  dout[0][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kan_inst/gen_l1c2.sum_1_2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Destination:            dout[2][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.009ns  (logic 1.180ns (39.223%)  route 1.829ns (60.777%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.016ns (routing 1.128ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.687     0.687 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.687    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.010    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.038 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        2.016     3.054    kan_inst/clk_IBUF_BUFG
    SLICE_X128Y419       FDRE                                         r  kan_inst/gen_l1c2.sum_1_2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y419       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.133 f  kan_inst/gen_l1c2.sum_1_2_reg[9]/Q
                         net (fo=5, routed)           0.251     3.384    kan_inst/dout[2]_OBUF[5]
    SLICE_X127Y417       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.123     3.507 r  kan_inst/dout[2][1]_INST_0_i_1/O
                         net (fo=1, routed)           1.578     5.085    dout[2]_OBUF[1]
    AV28                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.978     6.063 r  dout[2][1]_INST_0/O
                         net (fo=0)                   0.000     6.063    dout[2][1]
    AV28                                                              r  dout[2][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kan_inst/gen_l1c4.sum_1_4_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Destination:            dout[4][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.988ns  (logic 1.205ns (40.328%)  route 1.783ns (59.672%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.022ns (routing 1.128ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.687     0.687 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.687    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.010    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.038 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        2.022     3.060    kan_inst/clk_IBUF_BUFG
    SLICE_X127Y415       FDRE                                         r  kan_inst/gen_l1c4.sum_1_4_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y415       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     3.138 f  kan_inst/gen_l1c4.sum_1_4_reg[9]/Q
                         net (fo=5, routed)           0.221     3.359    kan_inst/dout[4]_OBUF[5]
    SLICE_X126Y413       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     3.509 r  kan_inst/dout[4][0]_INST_0_i_1/O
                         net (fo=1, routed)           1.562     5.071    dout[4]_OBUF[0]
    BB26                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.977     6.049 r  dout[4][0]_INST_0/O
                         net (fo=0)                   0.000     6.049    dout[4][0]
    BB26                                                              r  dout[4][0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kan_inst/gen_l1c1.sum_1_1_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Destination:            dout[1][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.118ns  (logic 0.498ns (44.531%)  route 0.620ns (55.469%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.101ns (routing 0.623ns, distribution 0.478ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.320     0.320 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.320    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.320 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.464    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.481 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        1.101     1.582    kan_inst/clk_IBUF_BUFG
    SLICE_X126Y408       FDRE                                         r  kan_inst/gen_l1c1.sum_1_1_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y408       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.622 r  kan_inst/gen_l1c1.sum_1_1_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           0.620     2.242    lopt_1
    AU27                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.458     2.700 r  dout[1][5]_INST_0/O
                         net (fo=0)                   0.000     2.700    dout[1][5]
    AU27                                                              r  dout[1][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kan_inst/gen_l1c0.sum_1_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Destination:            dout[0][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.145ns  (logic 0.478ns (41.762%)  route 0.667ns (58.238%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.114ns (routing 0.623ns, distribution 0.491ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.320     0.320 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.320    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.320 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.464    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.481 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        1.114     1.595    kan_inst/clk_IBUF_BUFG
    SLICE_X127Y418       FDRE                                         r  kan_inst/gen_l1c0.sum_1_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y418       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.633 r  kan_inst/gen_l1c0.sum_1_0_reg[2]/Q
                         net (fo=1, routed)           0.052     1.685    kan_inst/gen_l1c0.sum_1_0[2]
    SLICE_X125Y418       LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.014     1.699 r  kan_inst/dout[0][2]_INST_0_i_1/O
                         net (fo=1, routed)           0.615     2.314    dout[0]_OBUF[2]
    AP25                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.426     2.740 r  dout[0][2]_INST_0/O
                         net (fo=0)                   0.000     2.740    dout[0][2]
    AP25                                                              r  dout[0][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kan_inst/gen_l1c0.sum_1_0_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Destination:            dout[0][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.150ns  (logic 0.486ns (42.273%)  route 0.664ns (57.727%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.114ns (routing 0.623ns, distribution 0.491ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.320     0.320 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.320    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.320 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.464    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.481 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        1.114     1.595    kan_inst/clk_IBUF_BUFG
    SLICE_X127Y419       FDRE                                         r  kan_inst/gen_l1c0.sum_1_0_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y419       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     1.635 r  kan_inst/gen_l1c0.sum_1_0_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           0.664     2.299    lopt
    AT28                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.446     2.745 r  dout[0][5]_INST_0/O
                         net (fo=0)                   0.000     2.745    dout[0][5]
    AT28                                                              r  dout[0][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kan_inst/gen_l1c1.sum_1_1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Destination:            dout[1][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.174ns  (logic 0.497ns (42.313%)  route 0.678ns (57.687%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.101ns (routing 0.623ns, distribution 0.478ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.320     0.320 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.320    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.320 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.464    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.481 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        1.101     1.582    kan_inst/clk_IBUF_BUFG
    SLICE_X126Y408       FDRE                                         r  kan_inst/gen_l1c1.sum_1_1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y408       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.621 f  kan_inst/gen_l1c1.sum_1_1_reg[9]/Q
                         net (fo=5, routed)           0.030     1.650    kan_inst/dout[1]_OBUF[5]
    SLICE_X126Y408       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     1.664 r  kan_inst/dout[1][2]_INST_0_i_1/O
                         net (fo=1, routed)           0.648     2.312    dout[1]_OBUF[2]
    AR25                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.444     2.756 r  dout[1][2]_INST_0/O
                         net (fo=0)                   0.000     2.756    dout[1][2]
    AR25                                                              r  dout[1][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kan_inst/gen_l1c1.sum_1_1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Destination:            dout[1][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.184ns  (logic 0.497ns (41.939%)  route 0.688ns (58.061%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.101ns (routing 0.623ns, distribution 0.478ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.320     0.320 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.320    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.320 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.464    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.481 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        1.101     1.582    kan_inst/clk_IBUF_BUFG
    SLICE_X126Y408       FDRE                                         r  kan_inst/gen_l1c1.sum_1_1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y408       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.621 f  kan_inst/gen_l1c1.sum_1_1_reg[9]/Q
                         net (fo=5, routed)           0.030     1.650    kan_inst/dout[1]_OBUF[5]
    SLICE_X126Y408       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.014     1.664 r  kan_inst/dout[1][3]_INST_0_i_1/O
                         net (fo=1, routed)           0.658     2.322    dout[1]_OBUF[3]
    AT25                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.444     2.766 r  dout[1][3]_INST_0/O
                         net (fo=0)                   0.000     2.766    dout[1][3]
    AT25                                                              r  dout[1][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kan_inst/gen_l1c0.sum_1_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Destination:            dout[0][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.191ns  (logic 0.498ns (41.789%)  route 0.693ns (58.211%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.114ns (routing 0.623ns, distribution 0.491ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.320     0.320 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.320    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.320 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.464    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.481 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        1.114     1.595    kan_inst/clk_IBUF_BUFG
    SLICE_X127Y418       FDRE                                         r  kan_inst/gen_l1c0.sum_1_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y418       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.633 r  kan_inst/gen_l1c0.sum_1_0_reg[0]/Q
                         net (fo=1, routed)           0.050     1.683    kan_inst/gen_l1c0.sum_1_0[0]
    SLICE_X126Y418       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.023     1.706 r  kan_inst/dout[0][0]_INST_0_i_1/O
                         net (fo=1, routed)           0.643     2.349    dout[0]_OBUF[0]
    AN28                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.437     2.786 r  dout[0][0]_INST_0/O
                         net (fo=0)                   0.000     2.786    dout[0][0]
    AN28                                                              r  dout[0][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kan_inst/gen_l1c0.sum_1_0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Destination:            dout[0][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.196ns  (logic 0.479ns (40.055%)  route 0.717ns (59.945%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.114ns (routing 0.623ns, distribution 0.491ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.320     0.320 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.320    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.320 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.464    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.481 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        1.114     1.595    kan_inst/clk_IBUF_BUFG
    SLICE_X127Y418       FDRE                                         r  kan_inst/gen_l1c0.sum_1_0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y418       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.634 r  kan_inst/gen_l1c0.sum_1_0_reg[3]/Q
                         net (fo=1, routed)           0.049     1.683    kan_inst/gen_l1c0.sum_1_0[3]
    SLICE_X127Y417       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.014     1.697 r  kan_inst/dout[0][3]_INST_0_i_1/O
                         net (fo=1, routed)           0.668     2.365    dout[0]_OBUF[3]
    AP26                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.426     2.791 r  dout[0][3]_INST_0/O
                         net (fo=0)                   0.000     2.791    dout[0][3]
    AP26                                                              r  dout[0][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kan_inst/gen_l1c1.sum_1_1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Destination:            dout[1][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.209ns  (logic 0.501ns (41.461%)  route 0.708ns (58.539%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.111ns (routing 0.623ns, distribution 0.488ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.320     0.320 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.320    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.320 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.464    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.481 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        1.111     1.592    kan_inst/clk_IBUF_BUFG
    SLICE_X126Y407       FDRE                                         r  kan_inst/gen_l1c1.sum_1_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y407       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.631 r  kan_inst/gen_l1c1.sum_1_1_reg[7]/Q
                         net (fo=5, routed)           0.050     1.681    kan_inst/gen_l1c1.sum_1_1[7]
    SLICE_X126Y408       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     1.696 r  kan_inst/dout[1][4]_INST_0_i_1/O
                         net (fo=1, routed)           0.658     2.354    dout[1]_OBUF[4]
    AU26                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.447     2.801 r  dout[1][4]_INST_0/O
                         net (fo=0)                   0.000     2.801    dout[1][4]
    AU26                                                              r  dout[1][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kan_inst/gen_l1c1.sum_1_1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Destination:            dout[1][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.225ns  (logic 0.522ns (42.611%)  route 0.703ns (57.389%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.101ns (routing 0.623ns, distribution 0.478ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.320     0.320 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.320    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.320 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.464    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.481 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        1.101     1.582    kan_inst/clk_IBUF_BUFG
    SLICE_X126Y408       FDRE                                         r  kan_inst/gen_l1c1.sum_1_1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y408       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.621 r  kan_inst/gen_l1c1.sum_1_1_reg[8]/Q
                         net (fo=5, routed)           0.052     1.673    kan_inst/gen_l1c1.sum_1_1[8]
    SLICE_X125Y408       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.040     1.713 r  kan_inst/dout[1][1]_INST_0_i_1/O
                         net (fo=1, routed)           0.651     2.364    dout[1]_OBUF[1]
    AT27                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.443     2.807 r  dout[1][1]_INST_0/O
                         net (fo=0)                   0.000     2.807    dout[1][1]
    AT27                                                              r  dout[1][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kan_inst/gen_l1c0.sum_1_0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Destination:            dout[0][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.216ns  (logic 0.502ns (41.306%)  route 0.714ns (58.694%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.113ns (routing 0.623ns, distribution 0.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.320     0.320 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.320    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.320 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.464    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.481 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        1.113     1.594    kan_inst/clk_IBUF_BUFG
    SLICE_X127Y418       FDRE                                         r  kan_inst/gen_l1c0.sum_1_0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y418       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.632 r  kan_inst/gen_l1c0.sum_1_0_reg[4]/Q
                         net (fo=1, routed)           0.056     1.688    kan_inst/gen_l1c0.sum_1_0[4]
    SLICE_X127Y417       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.015     1.703 r  kan_inst/dout[0][4]_INST_0_i_1/O
                         net (fo=1, routed)           0.658     2.361    dout[0]_OBUF[4]
    AR28                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.449     2.811 r  dout[0][4]_INST_0/O
                         net (fo=0)                   0.000     2.811    dout[0][4]
    AR28                                                              r  dout[0][4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay          1397 Endpoints
Min Delay          1397 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 din[1][1]
                            (input port)
  Destination:            kan_inst/gen_l0c11.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.770ns  (logic 0.917ns (15.890%)  route 4.853ns (84.110%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.814ns (routing 1.023ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AY11                                              0.000     0.000 r  din[1][1] (IN)
                         net (fo=0)                   0.000     0.000    xpm_memory_base_inst_i_7__0/I
    AY11                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.669     0.669 r  xpm_memory_base_inst_i_7__0/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.669    xpm_memory_base_inst_i_7__0/OUT
    AY11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.669 r  xpm_memory_base_inst_i_7__0/IBUFCTRL_INST/O
                         net (fo=164, routed)         4.315     4.984    kan_inst/gen_l0c11.i01/rom_i/xpm_memory_base_inst/addra[1]
    SLICE_X131Y447       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     5.109 r  kan_inst/gen_l0c11.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[7]_i_2/O
                         net (fo=2, routed)           0.257     5.367    kan_inst/gen_l0c11.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[7]_i_2_n_0
    SLICE_X131Y447       LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     5.490 r  kan_inst/gen_l0c11.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[7]_i_1/O
                         net (fo=6, routed)           0.280     5.770    kan_inst/gen_l0c11.i01/rom_i/xpm_memory_base_inst/p_0_out[7]
    SLICE_X131Y446       FDRE                                         r  kan_inst/gen_l0c11.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.435     0.435 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.435    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.721    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.745 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        1.814     2.559    kan_inst/gen_l0c11.i01/rom_i/xpm_memory_base_inst/clka
    SLICE_X131Y446       FDRE                                         r  kan_inst/gen_l0c11.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[5]/C

Slack:                    inf
  Source:                 din[1][1]
                            (input port)
  Destination:            kan_inst/gen_l0c8.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.763ns  (logic 0.854ns (14.816%)  route 4.909ns (85.184%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT6=2)
  Clock Path Skew:        2.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.818ns (routing 1.023ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AY11                                              0.000     0.000 f  din[1][1] (IN)
                         net (fo=0)                   0.000     0.000    xpm_memory_base_inst_i_7__0/I
    AY11                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.669     0.669 f  xpm_memory_base_inst_i_7__0/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.669    xpm_memory_base_inst_i_7__0/OUT
    AY11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.669 f  xpm_memory_base_inst_i_7__0/IBUFCTRL_INST/O
                         net (fo=164, routed)         4.527     5.196    kan_inst/gen_l0c8.i01/rom_i/xpm_memory_base_inst/addra[1]
    SLICE_X134Y438       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     5.345 r  kan_inst/gen_l0c8.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[2]_i_4/O
                         net (fo=1, routed)           0.331     5.676    kan_inst/gen_l0c8.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[2]_i_4_n_0
    SLICE_X134Y439       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     5.712 r  kan_inst/gen_l0c8.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[2]_i_1/O
                         net (fo=1, routed)           0.051     5.763    kan_inst/gen_l0c8.i01/rom_i/xpm_memory_base_inst/p_0_out[2]
    SLICE_X134Y439       FDRE                                         r  kan_inst/gen_l0c8.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.435     0.435 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.435    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.721    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.745 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        1.818     2.563    kan_inst/gen_l0c8.i01/rom_i/xpm_memory_base_inst/clka
    SLICE_X134Y439       FDRE                                         r  kan_inst/gen_l0c8.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[2]/C

Slack:                    inf
  Source:                 din[1][1]
                            (input port)
  Destination:            kan_inst/gen_l0c11.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.749ns  (logic 0.917ns (15.949%)  route 4.832ns (84.051%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.811ns (routing 1.023ns, distribution 0.788ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AY11                                              0.000     0.000 r  din[1][1] (IN)
                         net (fo=0)                   0.000     0.000    xpm_memory_base_inst_i_7__0/I
    AY11                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.669     0.669 r  xpm_memory_base_inst_i_7__0/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.669    xpm_memory_base_inst_i_7__0/OUT
    AY11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.669 r  xpm_memory_base_inst_i_7__0/IBUFCTRL_INST/O
                         net (fo=164, routed)         4.315     4.984    kan_inst/gen_l0c11.i01/rom_i/xpm_memory_base_inst/addra[1]
    SLICE_X131Y447       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     5.109 r  kan_inst/gen_l0c11.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[7]_i_2/O
                         net (fo=2, routed)           0.257     5.367    kan_inst/gen_l0c11.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[7]_i_2_n_0
    SLICE_X131Y447       LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     5.490 r  kan_inst/gen_l0c11.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[7]_i_1/O
                         net (fo=6, routed)           0.259     5.749    kan_inst/gen_l0c11.i01/rom_i/xpm_memory_base_inst/p_0_out[7]
    SLICE_X131Y447       FDRE                                         r  kan_inst/gen_l0c11.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.435     0.435 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.435    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.721    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.745 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        1.811     2.556    kan_inst/gen_l0c11.i01/rom_i/xpm_memory_base_inst/clka
    SLICE_X131Y447       FDRE                                         r  kan_inst/gen_l0c11.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[2]/C

Slack:                    inf
  Source:                 din[1][1]
                            (input port)
  Destination:            kan_inst/gen_l0c11.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.716ns  (logic 0.917ns (16.040%)  route 4.799ns (83.960%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.814ns (routing 1.023ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AY11                                              0.000     0.000 r  din[1][1] (IN)
                         net (fo=0)                   0.000     0.000    xpm_memory_base_inst_i_7__0/I
    AY11                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.669     0.669 r  xpm_memory_base_inst_i_7__0/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.669    xpm_memory_base_inst_i_7__0/OUT
    AY11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.669 r  xpm_memory_base_inst_i_7__0/IBUFCTRL_INST/O
                         net (fo=164, routed)         4.315     4.984    kan_inst/gen_l0c11.i01/rom_i/xpm_memory_base_inst/addra[1]
    SLICE_X131Y447       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     5.109 r  kan_inst/gen_l0c11.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[7]_i_2/O
                         net (fo=2, routed)           0.257     5.367    kan_inst/gen_l0c11.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[7]_i_2_n_0
    SLICE_X131Y447       LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     5.490 r  kan_inst/gen_l0c11.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[7]_i_1/O
                         net (fo=6, routed)           0.226     5.716    kan_inst/gen_l0c11.i01/rom_i/xpm_memory_base_inst/p_0_out[7]
    SLICE_X131Y446       FDRE                                         r  kan_inst/gen_l0c11.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.435     0.435 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.435    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.721    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.745 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        1.814     2.559    kan_inst/gen_l0c11.i01/rom_i/xpm_memory_base_inst/clka
    SLICE_X131Y446       FDRE                                         r  kan_inst/gen_l0c11.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[4]/C

Slack:                    inf
  Source:                 din[1][1]
                            (input port)
  Destination:            kan_inst/gen_l0c11.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.709ns  (logic 0.917ns (16.060%)  route 4.792ns (83.940%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.814ns (routing 1.023ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AY11                                              0.000     0.000 r  din[1][1] (IN)
                         net (fo=0)                   0.000     0.000    xpm_memory_base_inst_i_7__0/I
    AY11                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.669     0.669 r  xpm_memory_base_inst_i_7__0/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.669    xpm_memory_base_inst_i_7__0/OUT
    AY11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.669 r  xpm_memory_base_inst_i_7__0/IBUFCTRL_INST/O
                         net (fo=164, routed)         4.315     4.984    kan_inst/gen_l0c11.i01/rom_i/xpm_memory_base_inst/addra[1]
    SLICE_X131Y447       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     5.109 r  kan_inst/gen_l0c11.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[7]_i_2/O
                         net (fo=2, routed)           0.257     5.367    kan_inst/gen_l0c11.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[7]_i_2_n_0
    SLICE_X131Y447       LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     5.490 r  kan_inst/gen_l0c11.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[7]_i_1/O
                         net (fo=6, routed)           0.219     5.709    kan_inst/gen_l0c11.i01/rom_i/xpm_memory_base_inst/p_0_out[7]
    SLICE_X131Y446       FDRE                                         r  kan_inst/gen_l0c11.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.435     0.435 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.435    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.721    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.745 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        1.814     2.559    kan_inst/gen_l0c11.i01/rom_i/xpm_memory_base_inst/clka
    SLICE_X131Y446       FDRE                                         r  kan_inst/gen_l0c11.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[3]/C

Slack:                    inf
  Source:                 din[1][1]
                            (input port)
  Destination:            kan_inst/gen_l0c11.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.616ns  (logic 0.917ns (16.327%)  route 4.699ns (83.673%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.811ns (routing 1.023ns, distribution 0.788ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AY11                                              0.000     0.000 r  din[1][1] (IN)
                         net (fo=0)                   0.000     0.000    xpm_memory_base_inst_i_7__0/I
    AY11                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.669     0.669 r  xpm_memory_base_inst_i_7__0/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.669    xpm_memory_base_inst_i_7__0/OUT
    AY11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.669 r  xpm_memory_base_inst_i_7__0/IBUFCTRL_INST/O
                         net (fo=164, routed)         4.315     4.984    kan_inst/gen_l0c11.i01/rom_i/xpm_memory_base_inst/addra[1]
    SLICE_X131Y447       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     5.109 r  kan_inst/gen_l0c11.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[7]_i_2/O
                         net (fo=2, routed)           0.257     5.367    kan_inst/gen_l0c11.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[7]_i_2_n_0
    SLICE_X131Y447       LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     5.490 r  kan_inst/gen_l0c11.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[7]_i_1/O
                         net (fo=6, routed)           0.126     5.616    kan_inst/gen_l0c11.i01/rom_i/xpm_memory_base_inst/p_0_out[7]
    SLICE_X131Y447       FDRE                                         r  kan_inst/gen_l0c11.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.435     0.435 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.435    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.721    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.745 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        1.811     2.556    kan_inst/gen_l0c11.i01/rom_i/xpm_memory_base_inst/clka
    SLICE_X131Y447       FDRE                                         r  kan_inst/gen_l0c11.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[6]/C

Slack:                    inf
  Source:                 din[1][1]
                            (input port)
  Destination:            kan_inst/gen_l0c11.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.557ns  (logic 0.917ns (16.500%)  route 4.640ns (83.500%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.811ns (routing 1.023ns, distribution 0.788ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AY11                                              0.000     0.000 r  din[1][1] (IN)
                         net (fo=0)                   0.000     0.000    xpm_memory_base_inst_i_7__0/I
    AY11                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.669     0.669 r  xpm_memory_base_inst_i_7__0/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.669    xpm_memory_base_inst_i_7__0/OUT
    AY11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.669 r  xpm_memory_base_inst_i_7__0/IBUFCTRL_INST/O
                         net (fo=164, routed)         4.315     4.984    kan_inst/gen_l0c11.i01/rom_i/xpm_memory_base_inst/addra[1]
    SLICE_X131Y447       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     5.109 r  kan_inst/gen_l0c11.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[7]_i_2/O
                         net (fo=2, routed)           0.257     5.367    kan_inst/gen_l0c11.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[7]_i_2_n_0
    SLICE_X131Y447       LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     5.490 r  kan_inst/gen_l0c11.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[7]_i_1/O
                         net (fo=6, routed)           0.067     5.557    kan_inst/gen_l0c11.i01/rom_i/xpm_memory_base_inst/p_0_out[7]
    SLICE_X131Y447       FDRE                                         r  kan_inst/gen_l0c11.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.435     0.435 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.435    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.721    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.745 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        1.811     2.556    kan_inst/gen_l0c11.i01/rom_i/xpm_memory_base_inst/clka
    SLICE_X131Y447       FDRE                                         r  kan_inst/gen_l0c11.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[7]/C

Slack:                    inf
  Source:                 din[1][1]
                            (input port)
  Destination:            kan_inst/gen_l0c9.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.458ns  (logic 0.881ns (16.139%)  route 4.577ns (83.861%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        2.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.550ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.805ns (routing 1.023ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AY11                                              0.000     0.000 r  din[1][1] (IN)
                         net (fo=0)                   0.000     0.000    xpm_memory_base_inst_i_7__0/I
    AY11                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.669     0.669 r  xpm_memory_base_inst_i_7__0/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.669    xpm_memory_base_inst_i_7__0/OUT
    AY11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.669 r  xpm_memory_base_inst_i_7__0/IBUFCTRL_INST/O
                         net (fo=164, routed)         4.094     4.763    kan_inst/gen_l0c9.i01/rom_i/xpm_memory_base_inst/addra[1]
    SLICE_X121Y433       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     4.888 r  kan_inst/gen_l0c9.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[0]_i_4/O
                         net (fo=1, routed)           0.014     4.902    kan_inst/gen_l0c9.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[0]_i_4_n_0
    SLICE_X121Y433       MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.059     4.961 r  kan_inst/gen_l0c9.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     4.961    kan_inst/gen_l0c9.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]_i_2_n_0
    SLICE_X121Y433       MUXF8 (Prop_F8MUX_TOP_SLICEM_I0_O)
                                                      0.028     4.989 r  kan_inst/gen_l0c9.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]_i_1/O
                         net (fo=1, routed)           0.469     5.458    kan_inst/gen_l0c9.i01/rom_i/xpm_memory_base_inst/p_0_out[0]
    SLICE_X122Y433       FDRE                                         r  kan_inst/gen_l0c9.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.435     0.435 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.435    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.721    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.745 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        1.805     2.550    kan_inst/gen_l0c9.i01/rom_i/xpm_memory_base_inst/clka
    SLICE_X122Y433       FDRE                                         r  kan_inst/gen_l0c9.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]/C

Slack:                    inf
  Source:                 din[1][1]
                            (input port)
  Destination:            kan_inst/gen_l0c9.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.429ns  (logic 0.805ns (14.824%)  route 4.624ns (85.176%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.551ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.806ns (routing 1.023ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AY11                                              0.000     0.000 r  din[1][1] (IN)
                         net (fo=0)                   0.000     0.000    xpm_memory_base_inst_i_7__0/I
    AY11                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.669     0.669 r  xpm_memory_base_inst_i_7__0/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.669    xpm_memory_base_inst_i_7__0/OUT
    AY11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.669 r  xpm_memory_base_inst_i_7__0/IBUFCTRL_INST/O
                         net (fo=164, routed)         4.112     4.781    kan_inst/gen_l0c9.i01/rom_i/xpm_memory_base_inst/addra[1]
    SLICE_X120Y433       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035     4.816 r  kan_inst/gen_l0c9.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[7]_i_3/O
                         net (fo=4, routed)           0.146     4.962    kan_inst/gen_l0c9.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[7]_i_3_n_0
    SLICE_X121Y432       LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.101     5.063 r  kan_inst/gen_l0c9.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[7]_i_1/O
                         net (fo=3, routed)           0.366     5.429    kan_inst/gen_l0c9.i01/rom_i/xpm_memory_base_inst/p_0_out[7]
    SLICE_X122Y432       FDRE                                         r  kan_inst/gen_l0c9.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.435     0.435 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.435    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.721    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.745 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        1.806     2.551    kan_inst/gen_l0c9.i01/rom_i/xpm_memory_base_inst/clka
    SLICE_X122Y432       FDRE                                         r  kan_inst/gen_l0c9.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[6]/C

Slack:                    inf
  Source:                 din[1][1]
                            (input port)
  Destination:            kan_inst/gen_l0c9.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.427ns  (logic 0.935ns (17.225%)  route 4.492ns (82.775%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.551ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.806ns (routing 1.023ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AY11                                              0.000     0.000 f  din[1][1] (IN)
                         net (fo=0)                   0.000     0.000    xpm_memory_base_inst_i_7__0/I
    AY11                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.669     0.669 f  xpm_memory_base_inst_i_7__0/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.669    xpm_memory_base_inst_i_7__0/OUT
    AY11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.669 f  xpm_memory_base_inst_i_7__0/IBUFCTRL_INST/O
                         net (fo=164, routed)         4.067     4.736    kan_inst/gen_l0c9.i01/rom_i/xpm_memory_base_inst/addra[1]
    SLICE_X121Y434       LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.143     4.879 r  kan_inst/gen_l0c9.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[4]_i_2/O
                         net (fo=1, routed)           0.379     5.258    kan_inst/gen_l0c9.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[4]_i_2_n_0
    SLICE_X122Y434       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     5.381 r  kan_inst/gen_l0c9.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[4]_i_1/O
                         net (fo=1, routed)           0.046     5.427    kan_inst/gen_l0c9.i01/rom_i/xpm_memory_base_inst/p_0_out[4]
    SLICE_X122Y434       FDRE                                         r  kan_inst/gen_l0c9.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.435     0.435 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.435    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.721    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.745 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        1.806     2.551    kan_inst/gen_l0c9.i01/rom_i/xpm_memory_base_inst/clka
    SLICE_X122Y434       FDRE                                         r  kan_inst/gen_l0c9.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 din[9][0]
                            (input port)
  Destination:            kan_inst/gen_l0c2.i09/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.682ns  (logic 0.223ns (32.626%)  route 0.460ns (67.374%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.243ns (routing 0.699ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AL27                                              0.000     0.000 f  din[9][0] (IN)
                         net (fo=0)                   0.000     0.000    xpm_memory_base_inst_i_8__8/I
    AL27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.178     0.178 f  xpm_memory_base_inst_i_8__8/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.178    xpm_memory_base_inst_i_8__8/OUT
    AL27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.178 f  xpm_memory_base_inst_i_8__8/IBUFCTRL_INST/O
                         net (fo=91, routed)          0.437     0.614    kan_inst/gen_l0c2.i09/rom_i/xpm_memory_base_inst/addra[0]
    SLICE_X121Y413       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.022     0.636 r  kan_inst/gen_l0c2.i09/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[2]_i_5/O
                         net (fo=1, routed)           0.014     0.650    kan_inst/gen_l0c2.i09/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[2]_i_5_n_0
    SLICE_X121Y413       MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.011     0.661 r  kan_inst/gen_l0c2.i09/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[2]_i_2/O
                         net (fo=1, routed)           0.000     0.661    kan_inst/gen_l0c2.i09/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[2]_i_2_n_0
    SLICE_X121Y413       MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.012     0.673 r  kan_inst/gen_l0c2.i09/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[2]_i_1/O
                         net (fo=1, routed)           0.009     0.682    kan_inst/gen_l0c2.i09/rom_i/xpm_memory_base_inst/p_0_out[2]
    SLICE_X121Y413       FDRE                                         r  kan_inst/gen_l0c2.i09/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.507     0.507 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.507    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.507 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.688    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.707 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        1.243     1.950    kan_inst/gen_l0c2.i09/rom_i/xpm_memory_base_inst/clka
    SLICE_X121Y413       FDRE                                         r  kan_inst/gen_l0c2.i09/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[2]/C

Slack:                    inf
  Source:                 din[9][4]
                            (input port)
  Destination:            kan_inst/gen_l0c2.i09/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.694ns  (logic 0.210ns (30.180%)  route 0.485ns (69.820%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.243ns (routing 0.699ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AM26                                              0.000     0.000 f  din[9][4] (IN)
                         net (fo=0)                   0.000     0.000    xpm_memory_base_inst_i_4__8/I
    AM26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 f  xpm_memory_base_inst_i_4__8/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    xpm_memory_base_inst_i_4__8/OUT
    AM26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 f  xpm_memory_base_inst_i_4__8/IBUFCTRL_INST/O
                         net (fo=90, routed)          0.468     0.654    kan_inst/gen_l0c2.i09/rom_i/xpm_memory_base_inst/addra[4]
    SLICE_X118Y413       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.023     0.677 r  kan_inst/gen_l0c2.i09/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[4]_i_1/O
                         net (fo=1, routed)           0.017     0.694    kan_inst/gen_l0c2.i09/rom_i/xpm_memory_base_inst/p_0_out[4]
    SLICE_X118Y413       FDRE                                         r  kan_inst/gen_l0c2.i09/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.507     0.507 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.507    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.507 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.688    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.707 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        1.243     1.951    kan_inst/gen_l0c2.i09/rom_i/xpm_memory_base_inst/clka
    SLICE_X118Y413       FDRE                                         r  kan_inst/gen_l0c2.i09/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[4]/C

Slack:                    inf
  Source:                 din[9][2]
                            (input port)
  Destination:            kan_inst/gen_l0c2.i09/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.701ns  (logic 0.246ns (35.067%)  route 0.455ns (64.933%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.245ns (routing 0.699ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AM27                                              0.000     0.000 r  din[9][2] (IN)
                         net (fo=0)                   0.000     0.000    xpm_memory_base_inst_i_6__8/I
    AM27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.188     0.188 r  xpm_memory_base_inst_i_6__8/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.188    xpm_memory_base_inst_i_6__8/OUT
    AM27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.188 r  xpm_memory_base_inst_i_6__8/IBUFCTRL_INST/O
                         net (fo=107, routed)         0.432     0.620    kan_inst/gen_l0c2.i09/rom_i/xpm_memory_base_inst/addra[2]
    SLICE_X119Y415       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.035     0.655 r  kan_inst/gen_l0c2.i09/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[0]_i_5/O
                         net (fo=1, routed)           0.014     0.669    kan_inst/gen_l0c2.i09/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[0]_i_5_n_0
    SLICE_X119Y415       MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.011     0.680 r  kan_inst/gen_l0c2.i09/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     0.680    kan_inst/gen_l0c2.i09/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]_i_2_n_0
    SLICE_X119Y415       MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.012     0.692 r  kan_inst/gen_l0c2.i09/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]_i_1/O
                         net (fo=1, routed)           0.009     0.701    kan_inst/gen_l0c2.i09/rom_i/xpm_memory_base_inst/p_0_out[0]
    SLICE_X119Y415       FDRE                                         r  kan_inst/gen_l0c2.i09/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.507     0.507 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.507    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.507 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.688    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.707 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        1.245     1.953    kan_inst/gen_l0c2.i09/rom_i/xpm_memory_base_inst/clka
    SLICE_X119Y415       FDRE                                         r  kan_inst/gen_l0c2.i09/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]/C

Slack:                    inf
  Source:                 din[9][4]
                            (input port)
  Destination:            kan_inst/gen_l0c2.i09/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.701ns  (logic 0.244ns (34.745%)  route 0.457ns (65.255%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.239ns (routing 0.699ns, distribution 0.540ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AM26                                              0.000     0.000 r  din[9][4] (IN)
                         net (fo=0)                   0.000     0.000    xpm_memory_base_inst_i_4__8/I
    AM26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  xpm_memory_base_inst_i_4__8/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    xpm_memory_base_inst_i_4__8/OUT
    AM26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  xpm_memory_base_inst_i_4__8/IBUFCTRL_INST/O
                         net (fo=90, routed)          0.442     0.629    kan_inst/gen_l0c2.i09/rom_i/xpm_memory_base_inst/addra[4]
    SLICE_X118Y413       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.036     0.665 r  kan_inst/gen_l0c2.i09/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[3]_i_6/O
                         net (fo=1, routed)           0.007     0.672    kan_inst/gen_l0c2.i09/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[3]_i_6_n_0
    SLICE_X118Y413       MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.010     0.682 r  kan_inst/gen_l0c2.i09/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     0.682    kan_inst/gen_l0c2.i09/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[3]_i_3_n_0
    SLICE_X118Y413       MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.011     0.693 r  kan_inst/gen_l0c2.i09/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[3]_i_1/O
                         net (fo=1, routed)           0.008     0.701    kan_inst/gen_l0c2.i09/rom_i/xpm_memory_base_inst/p_0_out[3]
    SLICE_X118Y413       FDRE                                         r  kan_inst/gen_l0c2.i09/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.507     0.507 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.507    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.507 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.688    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.707 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        1.239     1.947    kan_inst/gen_l0c2.i09/rom_i/xpm_memory_base_inst/clka
    SLICE_X118Y413       FDRE                                         r  kan_inst/gen_l0c2.i09/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[3]/C

Slack:                    inf
  Source:                 din[9][0]
                            (input port)
  Destination:            kan_inst/gen_l0c2.i09/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.704ns  (logic 0.215ns (30.466%)  route 0.490ns (69.534%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.247ns (routing 0.699ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AL27                                              0.000     0.000 r  din[9][0] (IN)
                         net (fo=0)                   0.000     0.000    xpm_memory_base_inst_i_8__8/I
    AL27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.178     0.178 r  xpm_memory_base_inst_i_8__8/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.178    xpm_memory_base_inst_i_8__8/OUT
    AL27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.178 r  xpm_memory_base_inst_i_8__8/IBUFCTRL_INST/O
                         net (fo=91, routed)          0.471     0.648    kan_inst/gen_l0c2.i09/rom_i/xpm_memory_base_inst/addra[0]
    SLICE_X119Y412       LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.014     0.662 r  kan_inst/gen_l0c2.i09/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[1]_i_7/O
                         net (fo=1, routed)           0.010     0.672    kan_inst/gen_l0c2.i09/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[1]_i_7_n_0
    SLICE_X119Y412       MUXF7 (Prop_F7MUX_EF_SLICEM_I1_O)
                                                      0.010     0.682 r  kan_inst/gen_l0c2.i09/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[1]_i_3/O
                         net (fo=1, routed)           0.000     0.682    kan_inst/gen_l0c2.i09/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[1]_i_3_n_0
    SLICE_X119Y412       MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.013     0.695 r  kan_inst/gen_l0c2.i09/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[1]_i_1/O
                         net (fo=1, routed)           0.009     0.704    kan_inst/gen_l0c2.i09/rom_i/xpm_memory_base_inst/p_0_out[1]
    SLICE_X119Y412       FDRE                                         r  kan_inst/gen_l0c2.i09/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.507     0.507 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.507    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.507 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.688    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.707 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        1.247     1.954    kan_inst/gen_l0c2.i09/rom_i/xpm_memory_base_inst/clka
    SLICE_X119Y412       FDRE                                         r  kan_inst/gen_l0c2.i09/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[1]/C

Slack:                    inf
  Source:                 din[7][5]
                            (input port)
  Destination:            kan_inst/gen_l0c9.i07/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.732ns  (logic 0.264ns (36.047%)  route 0.468ns (63.954%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        1.968ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.261ns (routing 0.699ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BC18                                              0.000     0.000 r  din[7][5] (IN)
                         net (fo=0)                   0.000     0.000    xpm_memory_base_inst_i_3__6/I
    BC18                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.242     0.242 r  xpm_memory_base_inst_i_3__6/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.242    xpm_memory_base_inst_i_3__6/OUT
    BC18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.242 r  xpm_memory_base_inst_i_3__6/IBUFCTRL_INST/O
                         net (fo=136, routed)         0.452     0.694    kan_inst/gen_l0c9.i07/rom_i/xpm_memory_base_inst/addra[5]
    SLICE_X120Y429       LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.022     0.716 r  kan_inst/gen_l0c9.i07/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[2]_i_1/O
                         net (fo=1, routed)           0.016     0.732    kan_inst/gen_l0c9.i07/rom_i/xpm_memory_base_inst/p_0_out[2]
    SLICE_X120Y429       FDRE                                         r  kan_inst/gen_l0c9.i07/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.507     0.507 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.507    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.507 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.688    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.707 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        1.261     1.968    kan_inst/gen_l0c9.i07/rom_i/xpm_memory_base_inst/clka
    SLICE_X120Y429       FDRE                                         r  kan_inst/gen_l0c9.i07/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[2]/C

Slack:                    inf
  Source:                 din[9][2]
                            (input port)
  Destination:            kan_inst/gen_l0c2.i09/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.748ns  (logic 0.223ns (29.791%)  route 0.525ns (70.209%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.248ns (routing 0.699ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AM27                                              0.000     0.000 r  din[9][2] (IN)
                         net (fo=0)                   0.000     0.000    xpm_memory_base_inst_i_6__8/I
    AM27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.188     0.188 r  xpm_memory_base_inst_i_6__8/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.188    xpm_memory_base_inst_i_6__8/OUT
    AM27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.188 r  xpm_memory_base_inst_i_6__8/IBUFCTRL_INST/O
                         net (fo=107, routed)         0.433     0.621    kan_inst/gen_l0c2.i09/rom_i/xpm_memory_base_inst/addra[2]
    SLICE_X117Y413       LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.035     0.656 r  kan_inst/gen_l0c2.i09/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[7]_i_1/O
                         net (fo=3, routed)           0.091     0.748    kan_inst/gen_l0c2.i09/rom_i/xpm_memory_base_inst/p_0_out[7]
    SLICE_X119Y414       FDRE                                         r  kan_inst/gen_l0c2.i09/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.507     0.507 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.507    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.507 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.688    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.707 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        1.248     1.955    kan_inst/gen_l0c2.i09/rom_i/xpm_memory_base_inst/clka
    SLICE_X119Y414       FDRE                                         r  kan_inst/gen_l0c2.i09/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[7]/C

Slack:                    inf
  Source:                 din[9][6]
                            (input port)
  Destination:            kan_inst/gen_l0c7.i08/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.753ns  (logic 0.208ns (27.675%)  route 0.544ns (72.325%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT6=2)
  Clock Path Skew:        1.929ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.222ns (routing 0.699ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AL25                                              0.000     0.000 r  din[9][6] (IN)
                         net (fo=0)                   0.000     0.000    xpm_memory_base_inst_i_2__8/I
    AL25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  xpm_memory_base_inst_i_2__8/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    xpm_memory_base_inst_i_2__8/OUT
    AL25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  xpm_memory_base_inst_i_2__8/IBUFCTRL_INST/O
                         net (fo=110, routed)         0.506     0.687    kan_inst/gen_l0c7.i08/rom_i/xpm_memory_base_inst/addra[6]
    SLICE_X120Y394       LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.014     0.701 r  kan_inst/gen_l0c7.i08/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[1]_i_5/O
                         net (fo=1, routed)           0.022     0.723    kan_inst/gen_l0c7.i08/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[1]_i_5_n_0
    SLICE_X120Y394       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     0.737 r  kan_inst/gen_l0c7.i08/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[1]_i_1/O
                         net (fo=1, routed)           0.016     0.753    kan_inst/gen_l0c7.i08/rom_i/xpm_memory_base_inst/p_0_out[1]
    SLICE_X120Y394       FDRE                                         r  kan_inst/gen_l0c7.i08/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.507     0.507 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.507    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.507 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.688    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.707 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        1.222     1.929    kan_inst/gen_l0c7.i08/rom_i/xpm_memory_base_inst/clka
    SLICE_X120Y394       FDRE                                         r  kan_inst/gen_l0c7.i08/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[1]/C

Slack:                    inf
  Source:                 din[7][5]
                            (input port)
  Destination:            kan_inst/gen_l0c9.i07/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.753ns  (logic 0.292ns (38.760%)  route 0.461ns (61.240%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.271ns (routing 0.699ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BC18                                              0.000     0.000 r  din[7][5] (IN)
                         net (fo=0)                   0.000     0.000    xpm_memory_base_inst_i_3__6/I
    BC18                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.242     0.242 r  xpm_memory_base_inst_i_3__6/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.242    xpm_memory_base_inst_i_3__6/OUT
    BC18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.242 r  xpm_memory_base_inst_i_3__6/IBUFCTRL_INST/O
                         net (fo=136, routed)         0.437     0.679    kan_inst/gen_l0c9.i07/rom_i/xpm_memory_base_inst/addra[5]
    SLICE_X121Y429       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.050     0.729 r  kan_inst/gen_l0c9.i07/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[3]_i_1/O
                         net (fo=1, routed)           0.024     0.753    kan_inst/gen_l0c9.i07/rom_i/xpm_memory_base_inst/p_0_out[3]
    SLICE_X121Y429       FDRE                                         r  kan_inst/gen_l0c9.i07/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.507     0.507 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.507    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.507 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.688    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.707 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        1.271     1.978    kan_inst/gen_l0c9.i07/rom_i/xpm_memory_base_inst/clka
    SLICE_X121Y429       FDRE                                         r  kan_inst/gen_l0c9.i07/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[3]/C

Slack:                    inf
  Source:                 din[9][2]
                            (input port)
  Destination:            kan_inst/gen_l0c2.i09/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.550ns period=1.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.755ns  (logic 0.223ns (29.494%)  route 0.532ns (70.506%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.250ns (routing 0.699ns, distribution 0.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AM27                                              0.000     0.000 r  din[9][2] (IN)
                         net (fo=0)                   0.000     0.000    xpm_memory_base_inst_i_6__8/I
    AM27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.188     0.188 r  xpm_memory_base_inst_i_6__8/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.188    xpm_memory_base_inst_i_6__8/OUT
    AM27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.188 r  xpm_memory_base_inst_i_6__8/IBUFCTRL_INST/O
                         net (fo=107, routed)         0.433     0.621    kan_inst/gen_l0c2.i09/rom_i/xpm_memory_base_inst/addra[2]
    SLICE_X117Y413       LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.035     0.656 r  kan_inst/gen_l0c2.i09/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[7]_i_1/O
                         net (fo=3, routed)           0.099     0.755    kan_inst/gen_l0c2.i09/rom_i/xpm_memory_base_inst/p_0_out[7]
    SLICE_X119Y413       FDRE                                         r  kan_inst/gen_l0c2.i09/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.507     0.507 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.507    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.507 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.688    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.707 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=4530, routed)        1.250     1.957    kan_inst/gen_l0c2.i09/rom_i/xpm_memory_base_inst/clka
    SLICE_X119Y413       FDRE                                         r  kan_inst/gen_l0c2.i09/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[5]/C





