$date
	Wed Dec 08 23:08:37 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module ram_tb $end
$var wire 32 ! dataOut [31:0] $end
$var reg 8 " addr [7:0] $end
$var reg 1 # clk $end
$var reg 32 $ dataIn [31:0] $end
$var reg 1 % wrEnable $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
bx $
1#
bx "
bx !
$end
#20
0#
#40
1#
#60
b0 "
b11000000111111111110111000000000 $
1%
0#
#80
1#
#100
0#
#120
b11000000111111111110111000000000 !
0%
1#
#140
0#
#160
1#
#180
b1 "
0#
#200
b10111110101111101011111010111110 !
1#
#220
0#
#240
bx !
b1111000 "
1#
#260
0#
#280
1#
#300
0#
