<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ee354-finalproject.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ee354_finalproject.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="ee354_finalproject.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ee354_finalproject.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ee354_finalproject.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="ee354_finalproject.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ee354_finalproject.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ee354_finalproject.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ee354_finalproject.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="ee354_finalproject.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ee354_finalproject.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="ee354_finalproject.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="ee354_finalproject.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="ee354_finalproject.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ee354_finalproject.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="ee354_finalproject.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ee354_finalproject.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ee354_finalproject.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="ee354_finalproject.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="ee354_finalproject.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="ee354_finalproject.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ee354_finalproject.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="ee354_finalproject.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ee354_finalproject.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ee354_finalproject_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ee354_finalproject_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ee354_finalproject_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ee354_finalproject_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ee354_finalproject_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="ee354_finalproject_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ee354_finalproject_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ee354_finalproject_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="ee354_finalproject_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="ee354_finalproject_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ee354_finalproject_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ee354_finalproject_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ee354_finalproject_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="ee354_finalproject_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ee354_finalproject_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sort.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="sort.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="sort.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sort_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="sort_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="sort_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1492741004" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1492741004">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492741160" xil_pn:in_ck="1096901024126406225" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1492741160">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../../sort.v"/>
      <outfile xil_pn:name="../../sort_tb.v"/>
      <outfile xil_pn:name="../ee354-finalproject.v"/>
      <outfile xil_pn:name="../hvsync_generator.v"/>
      <outfile xil_pn:name="../hvsync_generator_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1492741004" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1478716311830648820" xil_pn:start_ts="1492741004">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492741004" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4416294231487895474" xil_pn:start_ts="1492741004">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492741004" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4233293489584556278" xil_pn:start_ts="1492741004">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492741160" xil_pn:in_ck="1096901024126406225" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1492741160">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../../sort.v"/>
      <outfile xil_pn:name="../../sort_tb.v"/>
      <outfile xil_pn:name="../ee354-finalproject.v"/>
      <outfile xil_pn:name="../hvsync_generator.v"/>
      <outfile xil_pn:name="../hvsync_generator_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1492741166" xil_pn:in_ck="1096901024126406225" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-4236244151911839385" xil_pn:start_ts="1492741160">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="sort_tb_beh.prj"/>
      <outfile xil_pn:name="sort_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1492741167" xil_pn:in_ck="-7730481305264932724" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1940209093461760938" xil_pn:start_ts="1492741166">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="sort_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1492545187" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1492545187">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492545187" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-160697521566906885" xil_pn:start_ts="1492545187">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492545187" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4233293489584556278" xil_pn:start_ts="1492545187">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492545187" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1492545187">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492545187" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-640746775910755715" xil_pn:start_ts="1492545187">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492545187" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1492545187">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492545187" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2032346718183348076" xil_pn:start_ts="1492545187">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492824900" xil_pn:in_ck="-4327909206111290967" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="5351289915801945241" xil_pn:start_ts="1492824872">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="ee354_finalproject.lso"/>
      <outfile xil_pn:name="ee354_finalproject.ngc"/>
      <outfile xil_pn:name="ee354_finalproject.ngr"/>
      <outfile xil_pn:name="ee354_finalproject.prj"/>
      <outfile xil_pn:name="ee354_finalproject.stx"/>
      <outfile xil_pn:name="ee354_finalproject.syr"/>
      <outfile xil_pn:name="ee354_finalproject.xst"/>
      <outfile xil_pn:name="ee354_finalproject_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1492821627" xil_pn:in_ck="5338115090536239137" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="5443489901918418344" xil_pn:start_ts="1492821627">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492824909" xil_pn:in_ck="5841052858269521549" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-2000427424607069589" xil_pn:start_ts="1492824900">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="ee354_finalproject.bld"/>
      <outfile xil_pn:name="ee354_finalproject.ngd"/>
      <outfile xil_pn:name="ee354_finalproject_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1492824926" xil_pn:in_ck="5841052858269521550" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1492824909">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="ee354_finalproject.pcf"/>
      <outfile xil_pn:name="ee354_finalproject_map.map"/>
      <outfile xil_pn:name="ee354_finalproject_map.mrp"/>
      <outfile xil_pn:name="ee354_finalproject_map.ncd"/>
      <outfile xil_pn:name="ee354_finalproject_map.ngm"/>
      <outfile xil_pn:name="ee354_finalproject_map.xrpt"/>
      <outfile xil_pn:name="ee354_finalproject_summary.xml"/>
      <outfile xil_pn:name="ee354_finalproject_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1492824955" xil_pn:in_ck="-1854105106215551833" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1492824926">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="ee354_finalproject.ncd"/>
      <outfile xil_pn:name="ee354_finalproject.pad"/>
      <outfile xil_pn:name="ee354_finalproject.par"/>
      <outfile xil_pn:name="ee354_finalproject.ptwx"/>
      <outfile xil_pn:name="ee354_finalproject.unroutes"/>
      <outfile xil_pn:name="ee354_finalproject.xpi"/>
      <outfile xil_pn:name="ee354_finalproject_pad.csv"/>
      <outfile xil_pn:name="ee354_finalproject_pad.txt"/>
      <outfile xil_pn:name="ee354_finalproject_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1492824974" xil_pn:in_ck="-8924012304523505879" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1492824955">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="ee354_finalproject.bgn"/>
      <outfile xil_pn:name="ee354_finalproject.bit"/>
      <outfile xil_pn:name="ee354_finalproject.drc"/>
      <outfile xil_pn:name="ee354_finalproject.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1492824955" xil_pn:in_ck="5841052858269521418" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1492824948">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="ee354_finalproject.twr"/>
      <outfile xil_pn:name="ee354_finalproject.twx"/>
    </transform>
  </transforms>

</generated_project>
