{
  "name": "ostd::arch::cpu::context::FpuContext::new",
  "span": "ostd/src/arch/x86/cpu/context/mod.rs:507:5: 507:25",
  "mir": "fn ostd::arch::cpu::context::FpuContext::new() -> arch::cpu::context::FpuContext {\n    let mut _0: arch::cpu::context::FpuContext;\n    let mut _1: usize;\n    let mut _2: core::option::Option<&usize>;\n    let mut _3: &spin::once::Once<usize>;\n    let mut _4: isize;\n    let  _5: &usize;\n    let mut _6: usize;\n    let mut _7: usize;\n    let mut _8: usize;\n    let mut _9: alloc::boxed::Box<arch::cpu::context::XSaveArea>;\n    let mut _10: arch::cpu::context::XSaveArea;\n    let mut _11: usize;\n    debug area_size => _1;\n    debug xsave_area_size => _5;\n    bb0: {\n        StorageLive(_1);\n        _1 = core::mem::size_of::<arch::cpu::context::FxSaveArea>() -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_2);\n        StorageLive(_3);\n        _3 = {alloc41: &spin::once::Once<usize>};\n        _2 = spin::once::Once::<usize>::get(move _3) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_3);\n        _4 = discriminant(_2);\n        switchInt(move _4) -> [1: bb3, 0: bb5, otherwise: bb9];\n    }\n    bb3: {\n        StorageLive(_5);\n        _5 = ((_2 as variant#1).0: &usize);\n        StorageLive(_6);\n        StorageLive(_7);\n        _7 = _1;\n        StorageLive(_8);\n        _8 = (*_5);\n        _6 = <usize as core::cmp::Ord>::max(move _7, move _8) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        StorageDead(_8);\n        StorageDead(_7);\n        _1 = move _6;\n        StorageDead(_6);\n        StorageDead(_5);\n        StorageDead(_2);\n        goto -> bb6;\n    }\n    bb5: {\n        StorageDead(_2);\n        goto -> bb6;\n    }\n    bb6: {\n        StorageLive(_9);\n        StorageLive(_10);\n        _10 = arch::cpu::context::XSaveArea::new() -> [return: bb7, unwind unreachable];\n    }\n    bb7: {\n        _9 = alloc::boxed::Box::<arch::cpu::context::XSaveArea>::new(move _10) -> [return: bb8, unwind unreachable];\n    }\n    bb8: {\n        StorageDead(_10);\n        StorageLive(_11);\n        _11 = _1;\n        _0 = FpuContext(move _9, move _11);\n        StorageDead(_11);\n        StorageDead(_9);\n        StorageDead(_1);\n        return;\n    }\n    bb9: {\n        unreachable;\n    }\n}\n"
}