
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000582                       # Number of seconds simulated
sim_ticks                                   582378000                       # Number of ticks simulated
final_tick                                  582378000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  84279                       # Simulator instruction rate (inst/s)
host_op_rate                                   158633                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              113388563                       # Simulator tick rate (ticks/s)
host_mem_usage                                 708032                       # Number of bytes of host memory used
host_seconds                                     5.14                       # Real time elapsed on the host
sim_insts                                      432865                       # Number of instructions simulated
sim_ops                                        814759                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    582378000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          107520                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           35072                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              142592                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       107520                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         107520                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst             1680                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              548                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2228                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          184622359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           60222055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              244844414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     184622359                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         184622359                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         184622359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          60222055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             244844414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples      1680.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       548.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 4504                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         2228                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       2228                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  142592                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   142592                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                 66                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                253                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                235                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                298                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                131                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                146                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 87                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                141                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                150                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                117                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               135                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               111                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               163                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               106                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                23                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                66                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                      582286500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2228                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1565                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      533                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      112                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       12                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        6                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          502                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     279.075697                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    178.153642                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    279.507362                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           175     34.86%     34.86% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          133     26.49%     61.35% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           60     11.95%     73.31% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           39      7.77%     81.08% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           28      5.58%     86.65% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           16      3.19%     89.84% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           12      2.39%     92.23% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           10      1.99%     94.22% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           29      5.78%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           502                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst       107520                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        35072                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 184622358.674263089895                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 60222055.091366767883                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1680                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          548                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     58666750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     24997500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     34920.68                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     45615.88                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      41889250                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 83664250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    11140000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      18801.28                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 37551.28                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        244.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     244.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          1.91                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      1.91                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.15                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1717                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  77.06                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      261349.42                       # Average gap between requests
system.mem_ctrl.pageHitRate                     77.06                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   2134860                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1108140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  9688980                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          27658800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              21337950                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               1394880                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         98666430                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         34971360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy          58299720                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               255261120                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             438.308315                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime             531812750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       2406500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       11700000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF     224508250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     91069500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       36302000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    216391750                       # Time in different power states
system.mem_ctrl_1.actEnergy                   1513680                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    796950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  6218940                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          33190560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              16909050                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               1980000                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        121201380                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         45735840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy          43333440                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               270879840                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             465.127185                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime             540094750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       3712000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       14040000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF     155243250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN    119102250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       24483000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    265797500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    582378000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  162049                       # Number of BP lookups
system.cpu.branchPred.condPredicted            162049                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             26861                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                84372                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   53934                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              10409                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           84372                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              30828                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            53544                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        12900                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    582378000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      164969                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      121241                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           777                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           182                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    582378000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    582378000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      138611                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           370                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       582378000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1164757                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             133544                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         827435                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      162049                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              84762                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        930914                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   54880                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  202                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2329                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           20                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          190                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    138370                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1580                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1094639                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.479814                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.836932                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   246766     22.54%     22.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    75884      6.93%     29.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   771989     70.52%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1094639                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.139127                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.710393                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   182757                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                101677                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    757719                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 25046                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  27440                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                1431431                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 90930                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  27440                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   267618                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   37779                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1575                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    695819                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 64408                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                1337552                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 44797                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    68                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   9001                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                     84                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  42192                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents             2264                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands             1248024                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               3187720                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          2292470                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              4382                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                756326                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   491698                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 32                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             28                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     37806                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               223876                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              143067                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             30559                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            12554                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    1244730                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 724                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   1038885                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             15792                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          430694                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       663747                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            708                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1094639                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.949066                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.897141                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              469813     42.92%     42.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              210767     19.25%     62.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              414059     37.83%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1094639                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    506      0.67%      0.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     34      0.04%      0.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    21      0.03%      0.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.74% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  48767     64.11%     64.84% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 26745     35.16%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              7563      0.73%      0.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                727140     69.99%     70.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  876      0.08%     70.80% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    79      0.01%     70.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   2      0.00%     70.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     70.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     70.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     70.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     70.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     70.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     70.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     70.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   16      0.00%     70.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     70.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  777      0.07%     70.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     70.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  300      0.03%     70.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 284      0.03%     70.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     70.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     70.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     70.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     70.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     70.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     70.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     70.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     70.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     70.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     70.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     70.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     70.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     70.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     70.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     70.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     70.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     70.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     70.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     70.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               174697     16.82%     87.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              125466     12.08%     99.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1191      0.11%     99.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            494      0.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1038885                       # Type of FU issued
system.cpu.iq.rate                           0.891933                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       76073                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.073226                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            3257434                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           1671526                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       950092                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                6840                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               5122                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         2556                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1103762                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    3633                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            55436                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        87412                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          527                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          508                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        30711                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           41                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           176                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  27440                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   15785                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  5406                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             1245454                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             29474                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                223876                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               143067                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                272                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    201                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  4924                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            508                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          10924                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        18085                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                29009                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                973293                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                164886                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             65592                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       286093                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    86092                       # Number of branches executed
system.cpu.iew.exec_stores                     121207                       # Number of stores executed
system.cpu.iew.exec_rate                     0.835619                       # Inst execution rate
system.cpu.iew.wb_sent                         959018                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        952648                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    646097                       # num instructions producing a value
system.cpu.iew.wb_consumers                   1096388                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.817894                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.589296                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          384592                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              16                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             27032                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1055759                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.771728                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.908969                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       584153     55.33%     55.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       128453     12.17%     67.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       343153     32.50%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1055759                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               432865                       # Number of instructions committed
system.cpu.commit.committedOps                 814759                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         248820                       # Number of memory references committed
system.cpu.commit.loads                        136464                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                      78475                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       2370                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    806026                       # Number of committed integer instructions.
system.cpu.commit.function_calls                25463                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         3570      0.44%      0.44% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           560161     68.75%     69.19% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             840      0.10%     69.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               56      0.01%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              16      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             740      0.09%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             278      0.03%     69.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            276      0.03%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          135866     16.68%     86.14% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         111904     13.73%     99.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          598      0.07%     99.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          452      0.06%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            814759                       # Class of committed instruction
system.cpu.commit.bw_lim_events                343153                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      1911957                       # The number of ROB reads
system.cpu.rob.rob_writes                     2437614                       # The number of ROB writes
system.cpu.timesIdled                             844                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           70118                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      432865                       # Number of Instructions Simulated
system.cpu.committedOps                        814759                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.690809                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.690809                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.371635                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.371635                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  1640272                       # number of integer regfile reads
system.cpu.int_regfile_writes                  733609                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      3249                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     1842                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    190165                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   156706                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  448763                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    582378000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            15.982733                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              216644                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7975                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             27.165392                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    15.982733                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998921                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998921                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1775735                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1775735                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    582378000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data        98365                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           98365                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       110299                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         110299                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       208664                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           208664                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       208664                       # number of overall hits
system.cpu.dcache.overall_hits::total          208664                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        10222                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         10222                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         2084                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2084                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        12306                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          12306                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        12306                       # number of overall misses
system.cpu.dcache.overall_misses::total         12306                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    153342000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    153342000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     53771500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     53771500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    207113500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    207113500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    207113500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    207113500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       108587                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       108587                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       112383                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       112383                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       220970                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       220970                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       220970                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       220970                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.094136                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.094136                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.018544                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.018544                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.055691                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.055691                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.055691                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.055691                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 15001.173939                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15001.173939                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 25802.063340                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 25802.063340                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 16830.286039                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 16830.286039                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 16830.286039                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 16830.286039                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1628                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               164                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.926829                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         7230                       # number of writebacks
system.cpu.dcache.writebacks::total              7230                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4153                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4153                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          174                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          174                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         4327                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4327                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4327                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4327                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         6069                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         6069                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1910                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1910                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         7979                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7979                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7979                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7979                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     91803500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     91803500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     48949500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     48949500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    140753000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    140753000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    140753000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    140753000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.055891                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.055891                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.016995                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016995                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.036109                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.036109                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.036109                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.036109                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 15126.627121                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15126.627121                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 25628.010471                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 25628.010471                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 17640.431132                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 17640.431132                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 17640.431132                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 17640.431132                       # average overall mshr miss latency
system.cpu.dcache.replacements                   7959                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    582378000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           486.728617                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              137806                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2442                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             56.431613                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   486.728617                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.950642                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.950642                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          114                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          294                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1109402                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1109402                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    582378000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       135364                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          135364                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       135364                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           135364                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       135364                       # number of overall hits
system.cpu.icache.overall_hits::total          135364                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3006                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3006                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         3006                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3006                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3006                       # number of overall misses
system.cpu.icache.overall_misses::total          3006                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    181267000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    181267000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    181267000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    181267000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    181267000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    181267000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       138370                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       138370                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       138370                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       138370                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       138370                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       138370                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.021724                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.021724                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.021724                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.021724                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.021724                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.021724                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60301.729874                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60301.729874                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60301.729874                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60301.729874                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60301.729874                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60301.729874                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          491                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    44.636364                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          563                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          563                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          563                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          563                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          563                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          563                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2443                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2443                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         2443                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2443                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2443                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2443                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    151318500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    151318500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    151318500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    151318500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    151318500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    151318500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.017656                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.017656                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.017656                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.017656                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.017656                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.017656                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61939.623414                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61939.623414                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61939.623414                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61939.623414                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61939.623414                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61939.623414                       # average overall mshr miss latency
system.cpu.icache.replacements                   1917                       # number of replacements
system.l2bus.snoop_filter.tot_requests          20298                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         9883                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests          186                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED    582378000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                8503                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          7230                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              2657                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 4                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               1914                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              1914                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           8504                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         6795                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        23906                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   30701                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       155840                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       972672                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1128512                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                25                       # Total snoops (count)
system.l2bus.snoopTraffic                         896                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              10433                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.018499                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.134754                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    10240     98.15%     98.15% # Request fanout histogram
system.l2bus.snoop_fanout::1                      193      1.85%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                10433                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             24609000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                4.2                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             6128952                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.1                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            19938498                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               3.4                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    582378000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             1761.481468                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  17633                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2228                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 7.914273                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst  1301.798679                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   459.682789                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.317822                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.112227                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.430049                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         2217                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2088                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.541260                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               143300                       # Number of tag accesses
system.l2cache.tags.data_accesses              143300                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    582378000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks         7230                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         7230                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data         1577                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             1577                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst          755                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         5843                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6598                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst             755                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            7420                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                8175                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            755                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           7420                       # number of overall hits
system.l2cache.overall_hits::total               8175                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          330                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            330                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst         1681                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          218                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         1899                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst          1681                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           548                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              2229                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1681                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          548                       # number of overall misses
system.l2cache.overall_misses::total             2229                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     29970500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     29970500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    139667000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     21443000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    161110000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst    139667000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     51413500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    191080500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    139667000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     51413500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    191080500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks         7230                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         7230                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data         1907                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         1907                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2436                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         6061                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         8497                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         2436                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         7968                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           10404                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2436                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         7968                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          10404                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.173047                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.173047                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.690066                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.035968                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.223491                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.690066                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.068775                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.214245                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.690066                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.068775                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.214245                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 90819.696970                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 90819.696970                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 83085.663296                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 98362.385321                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 84839.389152                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 83085.663296                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 93820.255474                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 85724.764468                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 83085.663296                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 93820.255474                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 85724.764468                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          330                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          330                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1681                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          218                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         1899                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst         1681                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          548                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         2229                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1681                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          548                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         2229                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     29310500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     29310500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    136307000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     21007000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    157314000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst    136307000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     50317500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    186624500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    136307000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     50317500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    186624500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.173047                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.173047                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.690066                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.035968                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.223491                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.690066                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.068775                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.214245                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.690066                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.068775                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.214245                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 88819.696970                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 88819.696970                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 81086.853064                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 96362.385321                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 82840.442338                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 81086.853064                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 91820.255474                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 83725.661732                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 81086.853064                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 91820.255474                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 83725.661732                       # average overall mshr miss latency
system.l2cache.replacements                        11                       # number of replacements
system.l3bus.snoop_filter.tot_requests           2239                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests           11                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED    582378000                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                1898                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict                11                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                330                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               330                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           1898                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         4467                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side       142592                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               2228                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     2228    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 2228                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy              1119500                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.2                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             5570000                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               1.0                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED    582378000                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             1763.848567                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   2228                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 2228                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst  1304.142298                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   459.706269                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.039799                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.014029                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.053828                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         2228                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2         2099                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.067993                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                37876                       # Number of tag accesses
system.l3cache.tags.data_accesses               37876                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED    582378000                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          330                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            330                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst         1680                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          218                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         1898                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst          1680                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           548                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              2228                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst         1680                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          548                       # number of overall misses
system.l3cache.overall_misses::total             2228                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     26340500                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     26340500                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst    121187000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     19045000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    140232000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst    121187000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     45385500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    166572500                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst    121187000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     45385500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    166572500                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          330                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          330                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst         1680                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          218                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         1898                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst         1680                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          548                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            2228                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst         1680                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          548                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           2228                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 79819.696970                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 79819.696970                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 72135.119048                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 87362.385321                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 73884.088514                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 72135.119048                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 82820.255474                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 74763.240575                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 72135.119048                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 82820.255474                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 74763.240575                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          330                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          330                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst         1680                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          218                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         1898                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst         1680                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          548                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         2228                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst         1680                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          548                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         2228                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     25680500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     25680500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    117827000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     18609000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    136436000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst    117827000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     44289500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    162116500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst    117827000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     44289500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    162116500                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 77819.696970                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 77819.696970                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 70135.119048                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 85362.385321                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 71884.088514                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 70135.119048                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 80820.255474                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 72763.240575                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 70135.119048                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 80820.255474                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 72763.240575                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          2228                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    582378000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1898                       # Transaction distribution
system.membus.trans_dist::ReadExReq               330                       # Transaction distribution
system.membus.trans_dist::ReadExResp              330                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1898                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         4456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         4456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port       142592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total       142592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  142592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2228                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2228    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2228                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1114000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy            6042250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
