// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
// Date        : Fri Jun 13 23:28:49 2025
// Host        : rogDesktop running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ bd_0_hls_inst_0_sim_netlist.v
// Design      : bd_0_hls_inst_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "bd_0_hls_inst_0,feedforward,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "feedforward,Vivado 2024.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_control_ARADDR,
    s_axi_control_ARREADY,
    s_axi_control_ARVALID,
    s_axi_control_AWADDR,
    s_axi_control_AWREADY,
    s_axi_control_AWVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_RDATA,
    s_axi_control_RREADY,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_WDATA,
    s_axi_control_WREADY,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    ap_clk,
    ap_rst_n,
    interrupt,
    input_stream_TDATA,
    input_stream_TDEST,
    input_stream_TID,
    input_stream_TKEEP,
    input_stream_TLAST,
    input_stream_TREADY,
    input_stream_TSTRB,
    input_stream_TUSER,
    input_stream_TVALID,
    output_stream_TDATA,
    output_stream_TDEST,
    output_stream_TID,
    output_stream_TKEEP,
    output_stream_TLAST,
    output_stream_TREADY,
    output_stream_TSTRB,
    output_stream_TUSER,
    output_stream_TVALID);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 4, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000.0, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [3:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [3:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:input_stream:output_stream, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000.0, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_stream TDATA" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME input_stream, TUSER_WIDTH 2, TDATA_NUM_BYTES 4, TDEST_WIDTH 8, TID_WIDTH 5, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000.0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, LAYERED_METADATA undef, INSERT_VIP 0" *) input [31:0]input_stream_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_stream TDEST" *) input [7:0]input_stream_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_stream TID" *) input [4:0]input_stream_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_stream TKEEP" *) input [3:0]input_stream_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_stream TLAST" *) input [0:0]input_stream_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_stream TREADY" *) output input_stream_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_stream TSTRB" *) input [3:0]input_stream_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_stream TUSER" *) input [1:0]input_stream_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_stream TVALID" *) input input_stream_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_stream TDATA" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME output_stream, TUSER_WIDTH 2, TDATA_NUM_BYTES 4, TDEST_WIDTH 8, TID_WIDTH 5, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000.0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, LAYERED_METADATA undef, INSERT_VIP 0" *) output [31:0]output_stream_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_stream TDEST" *) output [7:0]output_stream_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_stream TID" *) output [4:0]output_stream_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_stream TKEEP" *) output [3:0]output_stream_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_stream TLAST" *) output [0:0]output_stream_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_stream TREADY" *) input output_stream_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_stream TSTRB" *) output [3:0]output_stream_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_stream TUSER" *) output [1:0]output_stream_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_stream TVALID" *) output output_stream_TVALID;

  wire \<const0> ;
  wire ap_clk;
  wire ap_rst_n;
  wire [31:0]input_stream_TDATA;
  wire input_stream_TREADY;
  wire input_stream_TVALID;
  wire interrupt;
  wire [31:0]output_stream_TDATA;
  wire [7:0]output_stream_TDEST;
  wire [3:0]output_stream_TKEEP;
  wire [0:0]output_stream_TLAST;
  wire output_stream_TREADY;
  wire [3:0]output_stream_TSTRB;
  wire [1:0]output_stream_TUSER;
  wire output_stream_TVALID;
  wire [3:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [3:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [9:0]\^s_axi_control_RDATA ;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [4:0]NLW_inst_output_stream_TID_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [31:4]NLW_inst_s_axi_control_RDATA_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;

  assign output_stream_TID[4] = \<const0> ;
  assign output_stream_TID[3] = \<const0> ;
  assign output_stream_TID[2] = \<const0> ;
  assign output_stream_TID[1] = \<const0> ;
  assign output_stream_TID[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RDATA[31] = \<const0> ;
  assign s_axi_control_RDATA[30] = \<const0> ;
  assign s_axi_control_RDATA[29] = \<const0> ;
  assign s_axi_control_RDATA[28] = \<const0> ;
  assign s_axi_control_RDATA[27] = \<const0> ;
  assign s_axi_control_RDATA[26] = \<const0> ;
  assign s_axi_control_RDATA[25] = \<const0> ;
  assign s_axi_control_RDATA[24] = \<const0> ;
  assign s_axi_control_RDATA[23] = \<const0> ;
  assign s_axi_control_RDATA[22] = \<const0> ;
  assign s_axi_control_RDATA[21] = \<const0> ;
  assign s_axi_control_RDATA[20] = \<const0> ;
  assign s_axi_control_RDATA[19] = \<const0> ;
  assign s_axi_control_RDATA[18] = \<const0> ;
  assign s_axi_control_RDATA[17] = \<const0> ;
  assign s_axi_control_RDATA[16] = \<const0> ;
  assign s_axi_control_RDATA[15] = \<const0> ;
  assign s_axi_control_RDATA[14] = \<const0> ;
  assign s_axi_control_RDATA[13] = \<const0> ;
  assign s_axi_control_RDATA[12] = \<const0> ;
  assign s_axi_control_RDATA[11] = \<const0> ;
  assign s_axi_control_RDATA[10] = \<const0> ;
  assign s_axi_control_RDATA[9] = \^s_axi_control_RDATA [9];
  assign s_axi_control_RDATA[8] = \<const0> ;
  assign s_axi_control_RDATA[7] = \^s_axi_control_RDATA [7];
  assign s_axi_control_RDATA[6] = \<const0> ;
  assign s_axi_control_RDATA[5] = \<const0> ;
  assign s_axi_control_RDATA[4] = \<const0> ;
  assign s_axi_control_RDATA[3:0] = \^s_axi_control_RDATA [3:0];
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "4" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_state1 = "22'b0000000000000000000001" *) 
  (* ap_ST_fsm_state10 = "22'b0000000000001000000000" *) 
  (* ap_ST_fsm_state11 = "22'b0000000000010000000000" *) 
  (* ap_ST_fsm_state12 = "22'b0000000000100000000000" *) 
  (* ap_ST_fsm_state13 = "22'b0000000001000000000000" *) 
  (* ap_ST_fsm_state14 = "22'b0000000010000000000000" *) 
  (* ap_ST_fsm_state15 = "22'b0000000100000000000000" *) 
  (* ap_ST_fsm_state16 = "22'b0000001000000000000000" *) 
  (* ap_ST_fsm_state17 = "22'b0000010000000000000000" *) 
  (* ap_ST_fsm_state18 = "22'b0000100000000000000000" *) 
  (* ap_ST_fsm_state19 = "22'b0001000000000000000000" *) 
  (* ap_ST_fsm_state2 = "22'b0000000000000000000010" *) 
  (* ap_ST_fsm_state20 = "22'b0010000000000000000000" *) 
  (* ap_ST_fsm_state21 = "22'b0100000000000000000000" *) 
  (* ap_ST_fsm_state22 = "22'b1000000000000000000000" *) 
  (* ap_ST_fsm_state3 = "22'b0000000000000000000100" *) 
  (* ap_ST_fsm_state4 = "22'b0000000000000000001000" *) 
  (* ap_ST_fsm_state5 = "22'b0000000000000000010000" *) 
  (* ap_ST_fsm_state6 = "22'b0000000000000000100000" *) 
  (* ap_ST_fsm_state7 = "22'b0000000000000001000000" *) 
  (* ap_ST_fsm_state8 = "22'b0000000000000010000000" *) 
  (* ap_ST_fsm_state9 = "22'b0000000000000100000000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .input_stream_TDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,input_stream_TDATA[22:1],1'b0}),
        .input_stream_TDEST({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .input_stream_TID({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .input_stream_TKEEP({1'b0,1'b0,1'b0,1'b0}),
        .input_stream_TLAST(1'b0),
        .input_stream_TREADY(input_stream_TREADY),
        .input_stream_TSTRB({1'b0,1'b0,1'b0,1'b0}),
        .input_stream_TUSER({1'b0,1'b0}),
        .input_stream_TVALID(input_stream_TVALID),
        .interrupt(interrupt),
        .output_stream_TDATA(output_stream_TDATA),
        .output_stream_TDEST(output_stream_TDEST),
        .output_stream_TID(NLW_inst_output_stream_TID_UNCONNECTED[4:0]),
        .output_stream_TKEEP(output_stream_TKEEP),
        .output_stream_TLAST(output_stream_TLAST),
        .output_stream_TREADY(output_stream_TREADY),
        .output_stream_TSTRB(output_stream_TSTRB),
        .output_stream_TUSER(output_stream_TUSER),
        .output_stream_TVALID(output_stream_TVALID),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR({s_axi_control_AWADDR[3:2],1'b0,1'b0}),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA({NLW_inst_s_axi_control_RDATA_UNCONNECTED[31:10],\^s_axi_control_RDATA }),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_control_WDATA[7],1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_control_WDATA[1:0]}),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB({1'b0,1'b0,1'b0,s_axi_control_WSTRB[0]}),
        .s_axi_control_WVALID(s_axi_control_WVALID));
endmodule

(* C_S_AXI_CONTROL_ADDR_WIDTH = "4" *) (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* ap_ST_fsm_state1 = "22'b0000000000000000000001" *) 
(* ap_ST_fsm_state10 = "22'b0000000000001000000000" *) (* ap_ST_fsm_state11 = "22'b0000000000010000000000" *) (* ap_ST_fsm_state12 = "22'b0000000000100000000000" *) 
(* ap_ST_fsm_state13 = "22'b0000000001000000000000" *) (* ap_ST_fsm_state14 = "22'b0000000010000000000000" *) (* ap_ST_fsm_state15 = "22'b0000000100000000000000" *) 
(* ap_ST_fsm_state16 = "22'b0000001000000000000000" *) (* ap_ST_fsm_state17 = "22'b0000010000000000000000" *) (* ap_ST_fsm_state18 = "22'b0000100000000000000000" *) 
(* ap_ST_fsm_state19 = "22'b0001000000000000000000" *) (* ap_ST_fsm_state2 = "22'b0000000000000000000010" *) (* ap_ST_fsm_state20 = "22'b0010000000000000000000" *) 
(* ap_ST_fsm_state21 = "22'b0100000000000000000000" *) (* ap_ST_fsm_state22 = "22'b1000000000000000000000" *) (* ap_ST_fsm_state3 = "22'b0000000000000000000100" *) 
(* ap_ST_fsm_state4 = "22'b0000000000000000001000" *) (* ap_ST_fsm_state5 = "22'b0000000000000000010000" *) (* ap_ST_fsm_state6 = "22'b0000000000000000100000" *) 
(* ap_ST_fsm_state7 = "22'b0000000000000001000000" *) (* ap_ST_fsm_state8 = "22'b0000000000000010000000" *) (* ap_ST_fsm_state9 = "22'b0000000000000100000000" *) 
(* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward
   (ap_clk,
    ap_rst_n,
    input_stream_TDATA,
    input_stream_TVALID,
    input_stream_TREADY,
    input_stream_TKEEP,
    input_stream_TSTRB,
    input_stream_TUSER,
    input_stream_TLAST,
    input_stream_TID,
    input_stream_TDEST,
    output_stream_TDATA,
    output_stream_TVALID,
    output_stream_TREADY,
    output_stream_TKEEP,
    output_stream_TSTRB,
    output_stream_TUSER,
    output_stream_TLAST,
    output_stream_TID,
    output_stream_TDEST,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  input [31:0]input_stream_TDATA;
  input input_stream_TVALID;
  output input_stream_TREADY;
  input [3:0]input_stream_TKEEP;
  input [3:0]input_stream_TSTRB;
  input [1:0]input_stream_TUSER;
  input [0:0]input_stream_TLAST;
  input [4:0]input_stream_TID;
  input [7:0]input_stream_TDEST;
  output [31:0]output_stream_TDATA;
  output output_stream_TVALID;
  input output_stream_TREADY;
  output [3:0]output_stream_TKEEP;
  output [3:0]output_stream_TSTRB;
  output [1:0]output_stream_TUSER;
  output [0:0]output_stream_TLAST;
  output [4:0]output_stream_TID;
  output [7:0]output_stream_TDEST;
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [3:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [3:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  output interrupt;

  wire \<const0> ;
  wire [2:0]add_ln64_35_fu_1453_p2;
  wire [2:1]add_ln64_38_fu_1479_p2;
  wire [2:1]add_ln64_42_fu_1505_p2;
  wire [2:1]add_ln64_45_fu_1531_p2;
  wire [2:1]add_ln64_50_fu_1557_p2;
  wire [2:1]add_ln64_53_fu_1583_p2;
  wire [2:1]add_ln64_57_fu_1609_p2;
  wire [2:1]add_ln64_60_fu_1635_p2;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [21:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_0;
  wire ap_enable_reg_pp0_iter1_4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire [15:14]d0;
  wire [8:8]dout_tmp;
  wire grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg;
  wire grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_n_9;
  wire grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg;
  wire [5:0]grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_address0;
  wire [5:0]grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_address1;
  wire grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_ce0;
  wire grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_10;
  wire grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_11;
  wire grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_12;
  wire grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_13;
  wire grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_14;
  wire grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_15;
  wire grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_16;
  wire grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_17;
  wire grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_18;
  wire grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_19;
  wire grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_20;
  wire grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_21;
  wire grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_22;
  wire grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_30;
  wire grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_31;
  wire grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_32;
  wire grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_33;
  wire grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_34;
  wire grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_35;
  wire grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_36;
  wire grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_37;
  wire grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_38;
  wire grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_39;
  wire grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_40;
  wire grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_41;
  wire grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_42;
  wire grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_43;
  wire grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_51;
  wire grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_9;
  wire grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg;
  wire grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_n_142;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645129_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645131_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645133_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645135_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645137_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645139_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645141_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645143_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645145_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645147_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645149_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645151_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645153_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645155_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645157_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645159_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645161_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645163_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645165_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645167_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645169_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645171_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645173_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645175_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645177_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645179_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645181_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645183_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645185_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645187_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645189_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645191_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645193_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645195_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645197_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645199_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645201_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645203_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645205_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645207_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645209_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645211_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645213_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645215_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645217_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645219_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645221_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645223_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645225_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645227_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645229_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645231_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645233_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645235_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645237_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645239_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645241_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645243_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645245_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645247_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645249_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645251_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645253_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645255_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645257_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645259_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645261_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645263_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645265_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645267_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645269_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645271_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645273_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645275_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645277_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645279_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645281_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645283_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645285_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645287_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645289_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645291_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645293_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645295_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645297_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645299_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645301_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645303_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645305_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645307_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645309_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645311_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645313_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645315_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645317_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645319_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645321_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645323_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645325_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645327_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645329_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645331_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645333_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645335_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645337_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645339_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645341_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645343_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645345_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645347_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645349_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645351_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645353_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645355_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645357_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645359_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645361_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645363_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645365_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645367_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645369_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645371_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645373_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645375_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645377_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645379_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645381_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645383_out;
  wire grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_ap_start_reg;
  wire [31:30]grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_1_d0;
  wire [31:30]grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_2_d0;
  wire [3:0]grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address0;
  wire [3:0]grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1;
  wire [31:30]grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_d0;
  wire [31:30]grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_d0;
  wire grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_12;
  wire grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_13;
  wire grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_14;
  wire grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_15;
  wire grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_16;
  wire grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_17;
  wire grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_18;
  wire grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_19;
  wire grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_20;
  wire grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_21;
  wire grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_22;
  wire grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_23;
  wire grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_24;
  wire grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_25;
  wire grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_26;
  wire grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_27;
  wire grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_30;
  wire grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_31;
  wire grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_32;
  wire grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_33;
  wire grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_34;
  wire grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_35;
  wire grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_36;
  wire grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_37;
  wire grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_38;
  wire grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_39;
  wire grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_40;
  wire grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_41;
  wire grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_42;
  wire grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_43;
  wire grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_48;
  wire grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_49;
  wire grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_50;
  wire grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_51;
  wire grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_52;
  wire grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_53;
  wire grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_54;
  wire grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_55;
  wire grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_56;
  wire grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_57;
  wire grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_58;
  wire grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_59;
  wire grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_60;
  wire grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_61;
  wire grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_62;
  wire grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_63;
  wire grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_66;
  wire grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_67;
  wire grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_68;
  wire grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_69;
  wire grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_70;
  wire grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_71;
  wire grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_72;
  wire grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_73;
  wire grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_74;
  wire grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_75;
  wire grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_76;
  wire grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_77;
  wire grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_78;
  wire grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_79;
  wire grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_80;
  wire grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_81;
  wire grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_84;
  wire grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_start_reg;
  wire grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_n_11;
  wire grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_n_12;
  wire grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_n_13;
  wire grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_n_14;
  wire grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_n_15;
  wire grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_n_16;
  wire grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_n_17;
  wire grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_n_18;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653105_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653107_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653117_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653121_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653123_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653125_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65315_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65319_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65321_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65323_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65325_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65327_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65329_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65333_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65337_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65339_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65341_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65343_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65345_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65351_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65359_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65361_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65371_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65375_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65377_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65379_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6537_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65383_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65389_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65391_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65393_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65397_out;
  wire grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_start_reg;
  wire [3:0]grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address0;
  wire [3:0]grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1;
  wire grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_ce0;
  wire [31:29]grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_d0;
  wire grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_10;
  wire grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_11;
  wire grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_12;
  wire grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_13;
  wire grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_14;
  wire grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_15;
  wire grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_16;
  wire grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_17;
  wire grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_18;
  wire grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_19;
  wire grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_20;
  wire grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_21;
  wire grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_22;
  wire grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_26;
  wire grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_7;
  wire grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_8;
  wire grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_9;
  wire grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_ap_start_reg;
  wire grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_n_26;
  wire grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_n_27;
  wire grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TLAST;
  wire grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID;
  wire grp_matmul_xnor_1_fu_4814_ap_start_reg;
  wire grp_matmul_xnor_1_fu_4814_n_10;
  wire grp_matmul_xnor_1_fu_4814_n_11;
  wire grp_matmul_xnor_1_fu_4814_n_12;
  wire grp_matmul_xnor_1_fu_4814_n_13;
  wire grp_matmul_xnor_1_fu_4814_n_14;
  wire grp_matmul_xnor_1_fu_4814_n_15;
  wire grp_matmul_xnor_1_fu_4814_n_30;
  wire grp_matmul_xnor_1_fu_4814_n_37;
  wire grp_matmul_xnor_1_fu_4814_n_38;
  wire grp_matmul_xnor_1_fu_4814_n_39;
  wire grp_matmul_xnor_1_fu_4814_n_40;
  wire grp_matmul_xnor_1_fu_4814_n_41;
  wire grp_matmul_xnor_1_fu_4814_n_42;
  wire grp_matmul_xnor_1_fu_4814_n_6;
  wire grp_matmul_xnor_1_fu_4814_n_7;
  wire grp_matmul_xnor_1_fu_4814_n_8;
  wire grp_matmul_xnor_1_fu_4814_n_9;
  wire [5:0]grp_matmul_xnor_1_fu_4814_res_0_address0;
  wire grp_matmul_xnor_1_fu_4814_res_0_ce0;
  wire [17:8]grp_matmul_xnor_1_fu_4814_res_0_d0;
  wire grp_matmul_xnor_2_fu_5744_ap_start_reg;
  wire grp_matmul_xnor_2_fu_5744_n_12;
  wire grp_matmul_xnor_2_fu_5744_n_13;
  wire grp_matmul_xnor_2_fu_5744_n_5;
  wire grp_matmul_xnor_2_fu_5744_n_7;
  wire grp_matmul_xnor_2_fu_5744_n_8;
  wire grp_matmul_xnor_2_fu_5744_n_9;
  wire [3:0]grp_matmul_xnor_2_fu_5744_res_3_address0;
  wire grp_matmul_xnor_2_fu_5744_res_3_ce0;
  wire [15:9]grp_matmul_xnor_2_fu_5744_res_3_d0;
  wire grp_matmul_xnor_fu_5960_ap_start_reg;
  wire grp_matmul_xnor_fu_5960_n_8;
  wire grp_matmul_xnor_fu_5960_n_9;
  wire [3:0]grp_matmul_xnor_fu_5960_res_address0;
  wire grp_matmul_xnor_fu_5960_res_ce0;
  wire [14:9]grp_matmul_xnor_fu_5960_res_d0;
  wire [31:0]input_stream_TDATA;
  wire input_stream_TREADY;
  wire input_stream_TVALID;
  wire input_stream_TVALID_int_regslice;
  wire interrupt;
  wire [17:11]layer1_activations_1_d0;
  wire [29:0]layer1_activations_1_q0;
  wire layer1_activations_1_we0;
  wire layer1_activations_U_n_58;
  wire layer1_activations_U_n_59;
  wire layer1_activations_U_n_60;
  wire layer1_activations_U_n_61;
  wire layer1_activations_U_n_62;
  wire layer1_activations_U_n_63;
  wire layer1_activations_U_n_64;
  wire layer1_activations_U_n_65;
  wire layer1_activations_U_n_66;
  wire layer1_activations_U_n_67;
  wire layer1_activations_U_n_68;
  wire layer1_activations_U_n_69;
  wire layer1_activations_U_n_70;
  wire layer1_activations_U_n_71;
  wire layer1_activations_U_n_72;
  wire [5:0]layer1_activations_address0;
  wire layer1_activations_ce0;
  wire layer1_activations_ce1;
  wire [17:11]layer1_activations_d0;
  wire [31:0]layer1_activations_q0;
  wire layer1_activations_we0;
  wire [31:8]layer2_activations_1_q0;
  wire [30:13]layer2_activations_1_q1;
  wire [31:8]layer2_activations_2_q0;
  wire [30:13]layer2_activations_2_q1;
  wire [3:0]layer2_activations_3_address0;
  wire layer2_activations_3_ce0;
  wire layer2_activations_3_ce1;
  wire [31:8]layer2_activations_3_q0;
  wire [30:13]layer2_activations_3_q1;
  wire [31:8]layer2_activations_q0;
  wire [30:13]layer2_activations_q1;
  wire [3:0]layer3_activations_address0;
  wire layer3_activations_ce0;
  wire [31:8]layer3_activations_q0;
  wire [30:12]layer3_activations_q1;
  wire load_p2;
  wire load_p2_1;
  wire load_p2_2;
  wire load_p2_3;
  wire [30:0]\^output_stream_TDATA ;
  wire [31:0]output_stream_TDATA_reg;
  wire output_stream_TDATA_reg1;
  wire [7:0]output_stream_TDEST;
  wire [7:0]output_stream_TDEST_int_regslice;
  wire [7:0]output_stream_TDEST_reg;
  wire [2:2]\^output_stream_TKEEP ;
  wire [0:0]output_stream_TLAST;
  wire output_stream_TLAST_reg;
  wire output_stream_TREADY;
  wire output_stream_TREADY_int_regslice;
  wire [2:2]\^output_stream_TSTRB ;
  wire [1:0]output_stream_TUSER;
  wire output_stream_TVALID;
  wire p_0_in;
  wire p_0_in_5;
  wire p_0_in_6;
  wire p_0_in__0;
  wire p_0_in__1;
  wire p_0_in__2;
  wire p_0_in__3;
  wire regslice_both_output_stream_V_data_V_U_n_6;
  wire regslice_both_output_stream_V_dest_V_U_n_5;
  wire regslice_both_output_stream_V_keep_V_U_n_6;
  wire regslice_both_output_stream_V_strb_V_U_n_6;
  wire [3:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [3:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [9:0]\^s_axi_control_RDATA ;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [31:11]shl_ln123_1_fu_131_p2;
  wire [31:11]shl_ln123_fu_119_p2;
  wire [0:0]trunc_ln127_1_reg_3991;

  assign output_stream_TDATA[31] = \^output_stream_TDATA [30];
  assign output_stream_TDATA[30] = \^output_stream_TDATA [30];
  assign output_stream_TDATA[29] = \^output_stream_TDATA [30];
  assign output_stream_TDATA[28] = \^output_stream_TDATA [30];
  assign output_stream_TDATA[27] = \^output_stream_TDATA [30];
  assign output_stream_TDATA[26] = \^output_stream_TDATA [30];
  assign output_stream_TDATA[25] = \^output_stream_TDATA [30];
  assign output_stream_TDATA[24] = \^output_stream_TDATA [30];
  assign output_stream_TDATA[23] = \^output_stream_TDATA [30];
  assign output_stream_TDATA[22:0] = \^output_stream_TDATA [22:0];
  assign output_stream_TID[4] = \<const0> ;
  assign output_stream_TID[3] = \<const0> ;
  assign output_stream_TID[2] = \<const0> ;
  assign output_stream_TID[1] = \<const0> ;
  assign output_stream_TID[0] = \<const0> ;
  assign output_stream_TKEEP[3] = \^output_stream_TKEEP [2];
  assign output_stream_TKEEP[2] = \^output_stream_TKEEP [2];
  assign output_stream_TKEEP[1] = \^output_stream_TKEEP [2];
  assign output_stream_TKEEP[0] = \^output_stream_TKEEP [2];
  assign output_stream_TSTRB[3] = \^output_stream_TSTRB [2];
  assign output_stream_TSTRB[2] = \^output_stream_TSTRB [2];
  assign output_stream_TSTRB[1] = \^output_stream_TSTRB [2];
  assign output_stream_TSTRB[0] = \^output_stream_TSTRB [2];
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RDATA[31] = \<const0> ;
  assign s_axi_control_RDATA[30] = \<const0> ;
  assign s_axi_control_RDATA[29] = \<const0> ;
  assign s_axi_control_RDATA[28] = \<const0> ;
  assign s_axi_control_RDATA[27] = \<const0> ;
  assign s_axi_control_RDATA[26] = \<const0> ;
  assign s_axi_control_RDATA[25] = \<const0> ;
  assign s_axi_control_RDATA[24] = \<const0> ;
  assign s_axi_control_RDATA[23] = \<const0> ;
  assign s_axi_control_RDATA[22] = \<const0> ;
  assign s_axi_control_RDATA[21] = \<const0> ;
  assign s_axi_control_RDATA[20] = \<const0> ;
  assign s_axi_control_RDATA[19] = \<const0> ;
  assign s_axi_control_RDATA[18] = \<const0> ;
  assign s_axi_control_RDATA[17] = \<const0> ;
  assign s_axi_control_RDATA[16] = \<const0> ;
  assign s_axi_control_RDATA[15] = \<const0> ;
  assign s_axi_control_RDATA[14] = \<const0> ;
  assign s_axi_control_RDATA[13] = \<const0> ;
  assign s_axi_control_RDATA[12] = \<const0> ;
  assign s_axi_control_RDATA[11] = \<const0> ;
  assign s_axi_control_RDATA[10] = \<const0> ;
  assign s_axi_control_RDATA[9] = \^s_axi_control_RDATA [9];
  assign s_axi_control_RDATA[8] = \<const0> ;
  assign s_axi_control_RDATA[7] = \^s_axi_control_RDATA [7];
  assign s_axi_control_RDATA[6] = \<const0> ;
  assign s_axi_control_RDATA[5] = \<const0> ;
  assign s_axi_control_RDATA[4] = \<const0> ;
  assign s_axi_control_RDATA[3:0] = \^s_axi_control_RDATA [3:0];
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[11]),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[12]),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[13]),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[14]),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[15]),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[16]),
        .Q(ap_CS_fsm_state17),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[17]),
        .Q(ap_CS_fsm_state18),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[18]),
        .Q(ap_CS_fsm_state19),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[19]),
        .Q(ap_CS_fsm_state20),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[20]),
        .Q(ap_CS_fsm_state21),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[21]),
        .Q(ap_CS_fsm_state22),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_control_s_axi control_s_axi_U
       (.D(ap_NS_fsm[1]),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_WREADY),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .interrupt(interrupt),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR[3:2]),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA({\^s_axi_control_RDATA [9],\^s_axi_control_RDATA [7],\^s_axi_control_RDATA [3:0]}),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA({s_axi_control_WDATA[7],s_axi_control_WDATA[1:0]}),
        .s_axi_control_WSTRB(s_axi_control_WSTRB[0]),
        .s_axi_control_WVALID(s_axi_control_WVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_101_1 grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012
       (.D(ap_NS_fsm[3:2]),
        .DI({grp_matmul_xnor_1_fu_4814_n_14,grp_matmul_xnor_1_fu_4814_n_15}),
        .E(ap_block_pp0_stage0_subdone),
        .Q(input_stream_TVALID_int_regslice),
        .\a_reg_17616_reg[8] (grp_matmul_xnor_1_fu_4814_n_9),
        .\a_reg_17616_reg[8]_0 (grp_matmul_xnor_1_fu_4814_n_13),
        .\a_reg_17616_reg[8]_i_103_0 (grp_matmul_xnor_1_fu_4814_n_37),
        .\a_reg_17616_reg[8]_i_103_1 (grp_matmul_xnor_1_fu_4814_n_40),
        .\a_reg_17616_reg[8]_i_135_0 (grp_matmul_xnor_1_fu_4814_n_38),
        .\a_reg_17616_reg[8]_i_135_1 (grp_matmul_xnor_1_fu_4814_n_41),
        .\a_reg_17616_reg[8]_i_167_0 (grp_matmul_xnor_1_fu_4814_n_39),
        .\a_reg_17616_reg[8]_i_167_1 (grp_matmul_xnor_1_fu_4814_n_42),
        .\a_reg_17616_reg[8]_i_2_0 (grp_matmul_xnor_1_fu_4814_n_6),
        .\a_reg_17616_reg[8]_i_3_0 (grp_matmul_xnor_1_fu_4814_n_10),
        .\a_reg_17616_reg[8]_i_7_0 (grp_matmul_xnor_1_fu_4814_n_7),
        .\a_reg_17616_reg[8]_i_7_1 (grp_matmul_xnor_1_fu_4814_n_8),
        .\a_reg_17616_reg[8]_i_9_0 (grp_matmul_xnor_1_fu_4814_n_11),
        .\a_reg_17616_reg[8]_i_9_1 (grp_matmul_xnor_1_fu_4814_n_12),
        .\ap_CS_fsm_reg[1] (grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_n_9),
        .\ap_CS_fsm_reg[3] ({ap_CS_fsm_state3,ap_CS_fsm_state2}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_rst_n(ap_rst_n),
        .dout_tmp(dout_tmp),
        .grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg),
        .select_ln105_fu_11881_p3(p_0_in_6));
  FDRE #(
    .INIT(1'b0)) 
    grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_n_9),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_120_2 grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604
       (.ADDRBWRADDR(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_address1),
        .D(ap_NS_fsm[7:6]),
        .DIADI({grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_9,grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_10,grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_11,grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_12,grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_13,grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_14,grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_15,grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_16,grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_17,grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_18,grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_19,grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_20,grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_21,grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_22,layer1_activations_1_d0}),
        .DOBDO(shl_ln123_1_fu_131_p2),
        .Q({ap_CS_fsm_state9,ap_CS_fsm_state7,ap_CS_fsm_state6,ap_CS_fsm_state5}),
        .\ap_CS_fsm_reg[5] (grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_51),
        .\ap_CS_fsm_reg[6] ({grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_30,grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_31,grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_32,grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_33,grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_34,grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_35,grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_36,grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_37,grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_38,grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_39,grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_40,grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_41,grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_42,grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_43,layer1_activations_d0}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1_0),
        .ap_enable_reg_pp0_iter2_reg_0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_ce0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg),
        .grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_address0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_address0),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg),
        .grp_matmul_xnor_1_fu_4814_res_0_ce0(grp_matmul_xnor_1_fu_4814_res_0_ce0),
        .grp_matmul_xnor_1_fu_4814_res_0_d0(grp_matmul_xnor_1_fu_4814_res_0_d0[17:11]),
        .layer1_activations_ce0(layer1_activations_ce0),
        .ram_reg_i_48__0_0(shl_ln123_fu_119_p2));
  FDRE #(
    .INIT(1'b0)) 
    grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_51),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_127_3 grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610
       (.ADDRARDADDR(layer1_activations_address0),
        .D(ap_NS_fsm[9:8]),
        .O(p_0_in_5),
        .Q({ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state7}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_address0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_address0),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg_reg(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_n_142),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645129_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645129_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645131_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645131_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645133_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645133_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645135_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645135_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645137_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645137_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645139_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645139_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645141_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645141_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645143_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645143_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645145_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645145_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645147_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645147_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645149_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645149_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645151_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645151_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645153_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645153_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645155_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645155_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645157_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645157_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645159_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645159_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645161_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645161_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645163_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645163_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645165_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645165_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645167_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645167_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645169_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645169_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645171_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645171_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645173_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645173_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645175_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645175_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645177_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645177_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645179_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645179_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645181_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645181_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645183_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645183_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645185_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645185_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645187_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645187_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645189_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645189_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645191_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645191_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645193_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645193_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645195_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645195_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645197_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645197_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645199_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645199_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645201_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645201_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645203_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645203_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645205_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645205_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645207_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645207_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645209_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645209_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645211_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645211_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645213_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645213_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645215_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645215_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645217_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645217_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645219_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645219_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645221_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645221_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645223_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645223_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645225_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645225_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645227_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645227_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645229_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645229_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645231_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645231_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645233_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645233_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645235_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645235_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645237_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645237_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645239_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645239_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645241_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645241_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645243_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645243_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645245_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645245_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645247_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645247_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645249_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645249_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645251_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645251_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645253_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645253_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645255_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645255_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645257_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645257_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645259_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645259_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645261_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645261_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645263_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645263_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645265_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645265_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645267_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645267_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645269_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645269_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645271_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645271_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645273_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645273_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645275_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645275_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645277_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645277_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645279_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645279_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645281_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645281_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645283_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645283_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645285_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645285_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645287_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645287_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645289_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645289_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645291_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645291_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645293_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645293_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645295_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645295_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645297_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645297_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645299_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645299_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645301_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645301_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645303_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645303_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645305_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645305_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645307_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645307_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645309_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645309_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645311_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645311_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645313_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645313_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645315_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645315_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645317_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645317_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645319_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645319_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645321_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645321_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645323_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645323_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645325_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645325_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645327_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645327_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645329_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645329_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645331_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645331_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645333_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645333_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645335_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645335_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645337_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645337_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645339_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645339_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645341_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645341_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645343_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645343_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645345_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645345_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645347_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645347_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645349_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645349_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645351_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645351_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645353_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645353_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645355_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645355_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645357_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645357_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645359_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645359_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645361_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645361_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645363_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645363_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645365_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645365_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645367_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645367_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645369_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645369_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645371_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645371_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645373_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645373_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645375_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645375_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645377_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645377_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645379_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645379_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645381_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645381_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645383_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645383_out),
        .ram_reg(grp_matmul_xnor_1_fu_4814_res_0_address0),
        .\trunc_ln127_1_reg_3991_reg[0]_0 (trunc_ln127_1_reg_3991));
  FDRE #(
    .INIT(1'b0)) 
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_n_142),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_146_4 grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880
       (.D(ap_NS_fsm[13:12]),
        .Q({ap_CS_fsm_state15,ap_CS_fsm_state13,ap_CS_fsm_state12,ap_CS_fsm_state11}),
        .add_ln149_1_fu_180_p2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_1_d0),
        .add_ln149_2_fu_193_p2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_2_d0),
        .add_ln149_3_fu_206_p2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_d0),
        .add_ln149_fu_167_p2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_d0),
        .\ap_CS_fsm_reg[11] (grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_84),
        .\ap_CS_fsm_reg[12] ({grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_30,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_31,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_32,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_33,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_34,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_35,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_36,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_37,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_38,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_39,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_40,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_41,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_42,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_43,d0}),
        .\ap_CS_fsm_reg[12]_0 ({grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_48,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_49,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_50,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_51,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_52,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_53,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_54,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_55,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_56,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_57,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_58,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_59,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_60,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_61,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_62,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_63}),
        .\ap_CS_fsm_reg[12]_1 ({grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_66,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_67,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_68,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_69,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_70,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_71,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_72,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_73,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_74,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_75,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_76,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_77,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_78,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_79,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_80,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_81}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .d0({grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_12,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_13,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_14,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_15,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_16,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_17,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_18,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_19,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_20,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_21,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_22,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_23,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_24,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_25,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_26,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_27}),
        .grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_ap_start_reg(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_ap_start_reg),
        .grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address0),
        .grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1),
        .grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_start_reg(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_start_reg),
        .layer2_activations_3_ce0(layer2_activations_3_ce0),
        .p_0_in(p_0_in),
        .p_0_in__0(p_0_in__0),
        .p_0_in__1(p_0_in__1),
        .p_0_in__2(p_0_in__2),
        .\q0_reg[31] (grp_matmul_xnor_2_fu_5744_n_5),
        .\q0_reg[31]_0 (grp_matmul_xnor_2_fu_5744_n_7),
        .\q0_reg[31]_1 (grp_matmul_xnor_2_fu_5744_n_8),
        .\q0_reg[31]_2 (grp_matmul_xnor_2_fu_5744_n_9),
        .ram_reg_0_15_30_30_i_2_0(layer2_activations_3_q1),
        .ram_reg_0_15_30_30_i_2__0_0(layer2_activations_2_q1),
        .ram_reg_0_15_30_30_i_2__1_0(layer2_activations_1_q1),
        .ram_reg_0_15_30_30_i_2__2_0(layer2_activations_q1),
        .res_3_ce0(grp_matmul_xnor_2_fu_5744_res_3_ce0),
        .res_3_d0(grp_matmul_xnor_2_fu_5744_res_3_d0[15:14]));
  FDRE #(
    .INIT(1'b0)) 
    grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_84),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_153_5 grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888
       (.D(grp_matmul_xnor_2_fu_5744_res_3_address0),
        .Q({ap_CS_fsm_state15,ap_CS_fsm_state14,ap_CS_fsm_state13}),
        .add_ln64_35_fu_1453_p2(add_ln64_35_fu_1453_p2),
        .add_ln64_38_fu_1479_p2(add_ln64_38_fu_1479_p2),
        .add_ln64_42_fu_1505_p2(add_ln64_42_fu_1505_p2),
        .add_ln64_45_fu_1531_p2(add_ln64_45_fu_1531_p2),
        .add_ln64_50_fu_1557_p2(add_ln64_50_fu_1557_p2),
        .add_ln64_53_fu_1583_p2(add_ln64_53_fu_1583_p2),
        .add_ln64_57_fu_1609_p2(add_ln64_57_fu_1609_p2),
        .add_ln64_60_fu_1635_p2(add_ln64_60_fu_1635_p2),
        .\ap_CS_fsm_reg[13] (grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_n_11),
        .\ap_CS_fsm_reg[14] (ap_NS_fsm[15:14]),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address0),
        .grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_start_reg(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_start_reg),
        .grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653105_out(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653105_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653107_out(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653107_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653117_out(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653117_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653121_out(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653121_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653123_out(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653123_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653125_out(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653125_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65315_out(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65315_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65319_out(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65319_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65321_out(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65321_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65323_out(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65323_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65325_out(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65325_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65327_out(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65327_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65329_out(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65329_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65333_out(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65333_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65337_out(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65337_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65339_out(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65339_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65341_out(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65341_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65343_out(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65343_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65345_out(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65345_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65351_out(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65351_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65359_out(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65359_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65361_out(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65361_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65371_out(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65371_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65375_out(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65375_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65377_out(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65377_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65379_out(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65379_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6537_out(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6537_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65383_out(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65383_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65389_out(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65389_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65391_out(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65391_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65393_out(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65393_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65397_out(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65397_out),
        .\icmp_ln41_reg_2157[0]_i_7_0 (layer2_activations_1_q0),
        .\icmp_ln41_reg_2157[0]_i_7_1 (layer2_activations_q0),
        .\icmp_ln41_reg_2157[0]_i_7_2 (layer2_activations_3_q0),
        .\icmp_ln41_reg_2157[0]_i_7_3 (layer2_activations_2_q0),
        .layer2_activations_3_address0(layer2_activations_3_address0),
        .\shl_i_i_i_i653101_fu_514_reg[8]_0 (grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_n_12),
        .\shl_i_i_i_i653115_fu_542_reg[8]_0 (grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_n_18),
        .\shl_i_i_i_i653119_fu_550_reg[8]_0 (grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_n_16),
        .\shl_i_i_i_i65311_fu_334_reg[8]_0 (grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_n_17),
        .\shl_i_i_i_i65347_fu_406_reg[8]_0 (grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_n_15),
        .\shl_i_i_i_i65349_fu_410_reg[8]_0 (grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_n_14),
        .\shl_i_i_i_i65353_fu_418_reg[8]_0 (grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_n_13));
  FDRE #(
    .INIT(1'b0)) 
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_n_11),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_171_6 grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029
       (.D(ap_NS_fsm[19:18]),
        .Q({ap_CS_fsm_state19,ap_CS_fsm_state18}),
        .add_ln174_fu_87_p2(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_d0),
        .\ap_CS_fsm_reg[17] (grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_26),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .d0({grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_7,grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_8,grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_9,grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_10,grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_11,grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_12,grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_13,grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_14,grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_15,grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_16,grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_17,grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_18,grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_19,grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_20,grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_21,grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_22}),
        .grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_start_reg(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_start_reg),
        .grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address0(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address0),
        .grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1),
        .grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_ce0(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_ce0),
        .grp_matmul_xnor_fu_5960_res_d0(grp_matmul_xnor_fu_5960_res_d0[14:13]),
        .ram_reg_0_15_29_29_i_2_0(layer3_activations_q1));
  FDRE #(
    .INIT(1'b0)) 
    grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_26),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_180_7 grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034
       (.D(ap_NS_fsm[21:20]),
        .E(load_p2_3),
        .Q({ap_CS_fsm_state22,ap_CS_fsm_state21,ap_CS_fsm_state20,ap_CS_fsm_state19}),
        .\ap_CS_fsm_reg[19] (grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_n_26),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1_4),
        .ap_enable_reg_pp0_iter1_reg_0(load_p2),
        .ap_enable_reg_pp0_iter1_reg_1(grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_n_27),
        .ap_loop_init_int_reg(regslice_both_output_stream_V_data_V_U_n_6),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p2_reg[31] (layer3_activations_q0[31]),
        .\data_p2_reg[3] (regslice_both_output_stream_V_keep_V_U_n_6),
        .\data_p2_reg[3]_0 (regslice_both_output_stream_V_strb_V_U_n_6),
        .\data_p2_reg[7] (regslice_both_output_stream_V_dest_V_U_n_5),
        .\data_p2_reg[7]_0 (output_stream_TDEST_reg),
        .grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address0(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address0),
        .grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_ap_start_reg(grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_ap_start_reg),
        .grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TLAST(grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TLAST),
        .grp_matmul_xnor_fu_5960_res_address0(grp_matmul_xnor_fu_5960_res_address0),
        .layer3_activations_address0(layer3_activations_address0),
        .load_p2(load_p2_2),
        .load_p2_0(load_p2_1),
        .output_stream_TDATA_reg1(output_stream_TDATA_reg1),
        .\output_stream_TDEST_reg_reg[7] (output_stream_TDEST_int_regslice),
        .output_stream_TREADY_int_regslice(output_stream_TREADY_int_regslice));
  FDRE #(
    .INIT(1'b0)) 
    grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_n_26),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_matmul_xnor_1 grp_matmul_xnor_1_fu_4814
       (.ADDRARDADDR({grp_matmul_xnor_1_fu_4814_n_6,grp_matmul_xnor_1_fu_4814_n_7,grp_matmul_xnor_1_fu_4814_n_8}),
        .D(ap_NS_fsm[5:4]),
        .DI({grp_matmul_xnor_1_fu_4814_n_10,grp_matmul_xnor_1_fu_4814_n_11,grp_matmul_xnor_1_fu_4814_n_12}),
        .Q({ap_CS_fsm_state7,ap_CS_fsm_state5,ap_CS_fsm_state4}),
        .WEA(layer1_activations_1_we0),
        .\ap_CS_fsm_reg[3] (grp_matmul_xnor_1_fu_4814_n_30),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg_0(layer1_activations_we0),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dout_tmp(dout_tmp),
        .grp_matmul_xnor_1_fu_4814_ap_start_reg(grp_matmul_xnor_1_fu_4814_ap_start_reg),
        .grp_matmul_xnor_1_fu_4814_res_0_ce0(grp_matmul_xnor_1_fu_4814_res_0_ce0),
        .grp_matmul_xnor_1_fu_4814_res_0_d0(grp_matmul_xnor_1_fu_4814_res_0_d0),
        .\lshr_ln_reg_17626_pp0_iter3_reg_reg[5]_0 (grp_matmul_xnor_1_fu_4814_res_0_address0),
        .ram_reg(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_ce0),
        .\select_ln61_reg_17602_reg[0]_rep_0 (grp_matmul_xnor_1_fu_4814_n_40),
        .\select_ln61_reg_17602_reg[0]_rep__0_0 (grp_matmul_xnor_1_fu_4814_n_41),
        .\select_ln61_reg_17602_reg[0]_rep__1_0 (grp_matmul_xnor_1_fu_4814_n_42),
        .\select_ln61_reg_17602_reg[1]_rep_0 (grp_matmul_xnor_1_fu_4814_n_37),
        .\select_ln61_reg_17602_reg[1]_rep__0_0 (grp_matmul_xnor_1_fu_4814_n_38),
        .\select_ln61_reg_17602_reg[1]_rep__1_0 (grp_matmul_xnor_1_fu_4814_n_39),
        .\select_ln61_reg_17602_reg[3]_0 (grp_matmul_xnor_1_fu_4814_n_13),
        .\select_ln61_reg_17602_reg[8]_0 ({grp_matmul_xnor_1_fu_4814_n_14,grp_matmul_xnor_1_fu_4814_n_15}),
        .\select_ln61_reg_17602_reg[9]_0 (grp_matmul_xnor_1_fu_4814_n_9));
  FDRE #(
    .INIT(1'b0)) 
    grp_matmul_xnor_1_fu_4814_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_matmul_xnor_1_fu_4814_n_30),
        .Q(grp_matmul_xnor_1_fu_4814_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_matmul_xnor_2 grp_matmul_xnor_2_fu_5744
       (.D(ap_NS_fsm[11:10]),
        .Q({ap_CS_fsm_state13,ap_CS_fsm_state11,ap_CS_fsm_state10}),
        .\ap_CS_fsm_reg[10] (grp_matmul_xnor_2_fu_5744_n_5),
        .\ap_CS_fsm_reg[10]_0 (grp_matmul_xnor_2_fu_5744_n_7),
        .\ap_CS_fsm_reg[10]_1 (grp_matmul_xnor_2_fu_5744_n_8),
        .\ap_CS_fsm_reg[10]_2 (grp_matmul_xnor_2_fu_5744_n_9),
        .\ap_CS_fsm_reg[9] (grp_matmul_xnor_2_fu_5744_n_12),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .d0(grp_matmul_xnor_2_fu_5744_n_13),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645129_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645129_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645131_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645131_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645133_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645133_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645135_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645135_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645137_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645137_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645139_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645139_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645141_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645141_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645143_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645143_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645145_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645145_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645147_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645147_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645149_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645149_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645151_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645151_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645153_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645153_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645155_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645155_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645157_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645157_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645159_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645159_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645161_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645161_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645163_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645163_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645165_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645165_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645167_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645167_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645169_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645169_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645171_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645171_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645173_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645173_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645175_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645175_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645177_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645177_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645179_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645179_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645181_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645181_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645183_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645183_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645185_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645185_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645187_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645187_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645189_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645189_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645191_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645191_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645193_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645193_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645195_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645195_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645197_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645197_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645199_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645199_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645201_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645201_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645203_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645203_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645205_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645205_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645207_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645207_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645209_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645209_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645211_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645211_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645213_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645213_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645215_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645215_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645217_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645217_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645219_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645219_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645221_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645221_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645223_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645223_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645225_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645225_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645227_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645227_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645229_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645229_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645231_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645231_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645233_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645233_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645235_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645235_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645237_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645237_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645239_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645239_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645241_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645241_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645243_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645243_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645245_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645245_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645247_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645247_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645249_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645249_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645251_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645251_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645253_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645253_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645255_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645255_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645257_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645257_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645259_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645259_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645261_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645261_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645263_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645263_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645265_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645265_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645267_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645267_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645269_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645269_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645271_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645271_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645273_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645273_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645275_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645275_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645277_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645277_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645279_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645279_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645281_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645281_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645283_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645283_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645285_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645285_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645287_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645287_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645289_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645289_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645291_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645291_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645293_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645293_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645295_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645295_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645297_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645297_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645299_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645299_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645301_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645301_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645303_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645303_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645305_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645305_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645307_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645307_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645309_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645309_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645311_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645311_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645313_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645313_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645315_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645315_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645317_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645317_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645319_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645319_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645321_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645321_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645323_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645323_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645325_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645325_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645327_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645327_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645329_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645329_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645331_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645331_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645333_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645333_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645335_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645335_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645337_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645337_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645339_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645339_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645341_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645341_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645343_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645343_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645345_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645345_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645347_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645347_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645349_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645349_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645351_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645351_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645353_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645353_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645355_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645355_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645357_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645357_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645359_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645359_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645361_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645361_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645363_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645363_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645365_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645365_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645367_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645367_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645369_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645369_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645371_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645371_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645373_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645373_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645375_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645375_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645377_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645377_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645379_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645379_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645381_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645381_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645383_out(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645383_out),
        .grp_matmul_xnor_2_fu_5744_ap_start_reg(grp_matmul_xnor_2_fu_5744_ap_start_reg),
        .res_3_ce0(grp_matmul_xnor_2_fu_5744_res_3_ce0),
        .res_3_d0(grp_matmul_xnor_2_fu_5744_res_3_d0),
        .\x_fu_590_reg[4]_0 (grp_matmul_xnor_2_fu_5744_res_3_address0));
  FDRE #(
    .INIT(1'b0)) 
    grp_matmul_xnor_2_fu_5744_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_matmul_xnor_2_fu_5744_n_12),
        .Q(grp_matmul_xnor_2_fu_5744_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_matmul_xnor grp_matmul_xnor_fu_5960
       (.D(ap_NS_fsm[17:16]),
        .Q({ap_CS_fsm_state19,ap_CS_fsm_state17,ap_CS_fsm_state16}),
        .add_ln64_35_fu_1453_p2(add_ln64_35_fu_1453_p2),
        .add_ln64_38_fu_1479_p2(add_ln64_38_fu_1479_p2),
        .\add_ln64_38_reg_1917_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_n_13),
        .add_ln64_42_fu_1505_p2(add_ln64_42_fu_1505_p2),
        .\add_ln64_42_reg_1922_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_n_12),
        .add_ln64_45_fu_1531_p2(add_ln64_45_fu_1531_p2),
        .\add_ln64_45_reg_1927_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_n_17),
        .add_ln64_50_fu_1557_p2(add_ln64_50_fu_1557_p2),
        .\add_ln64_50_reg_1932_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_n_14),
        .add_ln64_53_fu_1583_p2(add_ln64_53_fu_1583_p2),
        .\add_ln64_53_reg_1937_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_n_16),
        .add_ln64_57_fu_1609_p2(add_ln64_57_fu_1609_p2),
        .\add_ln64_57_reg_1942_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_n_15),
        .add_ln64_60_fu_1635_p2(add_ln64_60_fu_1635_p2),
        .\add_ln64_60_reg_1947_reg[0]_0 (grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_n_18),
        .\add_ln64_reg_1952_reg[6]_0 (grp_matmul_xnor_fu_5960_res_d0),
        .\ap_CS_fsm_reg[15] (grp_matmul_xnor_fu_5960_n_8),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .d0(grp_matmul_xnor_fu_5960_n_9),
        .grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653105_out(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653105_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653107_out(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653107_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653117_out(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653117_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653121_out(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653121_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653123_out(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653123_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653125_out(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653125_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65315_out(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65315_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65319_out(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65319_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65321_out(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65321_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65323_out(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65323_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65325_out(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65325_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65327_out(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65327_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65329_out(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65329_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65333_out(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65333_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65337_out(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65337_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65339_out(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65339_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65341_out(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65341_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65343_out(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65343_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65345_out(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65345_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65351_out(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65351_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65359_out(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65359_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65361_out(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65361_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65371_out(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65371_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65375_out(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65375_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65377_out(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65377_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65379_out(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65379_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6537_out(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6537_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65383_out(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65383_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65389_out(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65389_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65391_out(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65391_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65393_out(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65393_out),
        .grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65397_out(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65397_out),
        .grp_matmul_xnor_fu_5960_ap_start_reg(grp_matmul_xnor_fu_5960_ap_start_reg),
        .grp_matmul_xnor_fu_5960_res_address0(grp_matmul_xnor_fu_5960_res_address0),
        .grp_matmul_xnor_fu_5960_res_ce0(grp_matmul_xnor_fu_5960_res_ce0));
  FDRE #(
    .INIT(1'b0)) 
    grp_matmul_xnor_fu_5960_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_matmul_xnor_fu_5960_n_8),
        .Q(grp_matmul_xnor_fu_5960_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer1_activations_RAM_AUTO_1R1W layer1_activations_1_U
       (.ADDRARDADDR(layer1_activations_address0),
        .ADDRBWRADDR(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_address1),
        .DIADI({grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_9,grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_10,grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_11,grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_12,grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_13,grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_14,grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_15,grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_16,grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_17,grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_18,grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_19,grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_20,grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_21,grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_22,layer1_activations_1_d0}),
        .DOADO(layer1_activations_1_q0),
        .DOBDO(shl_ln123_1_fu_131_p2),
        .O(p_0_in_5),
        .Q(ap_CS_fsm_state7),
        .S({layer1_activations_U_n_58,layer1_activations_U_n_59,layer1_activations_U_n_60,layer1_activations_U_n_61}),
        .WEA(layer1_activations_1_we0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1_0),
        .grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg),
        .grp_matmul_xnor_1_fu_4814_res_0_d0(grp_matmul_xnor_1_fu_4814_res_0_d0[10:8]),
        .layer1_activations_ce0(layer1_activations_ce0),
        .layer1_activations_ce1(layer1_activations_ce1),
        .\shl_i_i_i_i645383_fu_1060_reg[8]_i_2_0 ({layer1_activations_U_n_70,layer1_activations_U_n_71,layer1_activations_U_n_72}),
        .\shl_i_i_i_i645383_fu_1060_reg[8]_i_5_0 ({layer1_activations_U_n_66,layer1_activations_U_n_67,layer1_activations_U_n_68,layer1_activations_U_n_69}),
        .\shl_i_i_i_i645383_fu_1060_reg[8]_i_5_1 (trunc_ln127_1_reg_3991),
        .\shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2 (layer1_activations_q0),
        .\shl_i_i_i_i645383_fu_1060_reg[8]_i_6_0 ({layer1_activations_U_n_62,layer1_activations_U_n_63,layer1_activations_U_n_64,layer1_activations_U_n_65}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer1_activations_RAM_AUTO_1R1W_0 layer1_activations_U
       (.ADDRARDADDR(layer1_activations_address0),
        .ADDRBWRADDR(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_address1),
        .DOADO(layer1_activations_1_q0),
        .Q(ap_CS_fsm_state7),
        .S({layer1_activations_U_n_58,layer1_activations_U_n_59,layer1_activations_U_n_60,layer1_activations_U_n_61}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1_0),
        .grp_matmul_xnor_1_fu_4814_res_0_d0(grp_matmul_xnor_1_fu_4814_res_0_d0[10:8]),
        .layer1_activations_ce0(layer1_activations_ce0),
        .layer1_activations_ce1(layer1_activations_ce1),
        .ram_reg_0(layer1_activations_q0),
        .ram_reg_1(shl_ln123_fu_119_p2),
        .ram_reg_2({layer1_activations_U_n_62,layer1_activations_U_n_63,layer1_activations_U_n_64,layer1_activations_U_n_65}),
        .ram_reg_3({layer1_activations_U_n_66,layer1_activations_U_n_67,layer1_activations_U_n_68,layer1_activations_U_n_69}),
        .ram_reg_4({layer1_activations_U_n_70,layer1_activations_U_n_71,layer1_activations_U_n_72}),
        .ram_reg_5({grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_30,grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_31,grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_32,grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_33,grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_34,grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_35,grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_36,grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_37,grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_38,grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_39,grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_40,grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_41,grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_42,grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_43,layer1_activations_d0}),
        .ram_reg_6(layer1_activations_we0),
        .\shl_i_i_i_i645383_fu_1060_reg[8]_i_5 (trunc_ln127_1_reg_3991));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W layer2_activations_1_U
       (.E(layer2_activations_3_ce1),
        .Q(ap_CS_fsm_state13),
        .add_ln149_1_fu_180_p2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_1_d0),
        .ap_clk(ap_clk),
        .d0({grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_12,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_13,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_14,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_15,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_16,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_17,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_18,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_19,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_20,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_21,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_22,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_23,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_24,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_25,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_26,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_27,grp_matmul_xnor_2_fu_5744_n_13}),
        .grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1),
        .layer2_activations_3_address0(layer2_activations_3_address0),
        .p_0_in__0(p_0_in__0),
        .q0(layer2_activations_1_q0),
        .\q0_reg[31]_0 (layer2_activations_3_ce0),
        .q1(layer2_activations_1_q1),
        .res_3_d0(grp_matmul_xnor_2_fu_5744_res_3_d0[13:9]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W_1 layer2_activations_2_U
       (.E(layer2_activations_3_ce1),
        .Q(ap_CS_fsm_state13),
        .add_ln149_2_fu_193_p2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_2_d0),
        .ap_clk(ap_clk),
        .d0({grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_48,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_49,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_50,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_51,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_52,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_53,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_54,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_55,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_56,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_57,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_58,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_59,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_60,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_61,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_62,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_63,grp_matmul_xnor_2_fu_5744_n_13}),
        .grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1),
        .layer2_activations_3_address0(layer2_activations_3_address0),
        .p_0_in__1(p_0_in__1),
        .q0(layer2_activations_2_q0),
        .\q0_reg[31]_0 (layer2_activations_3_ce0),
        .q1(layer2_activations_2_q1),
        .res_3_d0(grp_matmul_xnor_2_fu_5744_res_3_d0[13:9]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W_2 layer2_activations_3_U
       (.E(layer2_activations_3_ce1),
        .Q(ap_CS_fsm_state13),
        .add_ln149_3_fu_206_p2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_d0),
        .ap_clk(ap_clk),
        .d0(grp_matmul_xnor_2_fu_5744_n_13),
        .grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_ap_start_reg(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_ap_start_reg),
        .grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1),
        .layer2_activations_3_address0(layer2_activations_3_address0),
        .p_0_in__2(p_0_in__2),
        .q0(layer2_activations_3_q0),
        .\q0_reg[31]_0 (layer2_activations_3_ce0),
        .q1(layer2_activations_3_q1),
        .\q1_reg[29]_0 ({grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_66,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_67,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_68,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_69,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_70,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_71,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_72,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_73,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_74,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_75,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_76,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_77,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_78,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_79,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_80,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_81}),
        .res_3_d0(grp_matmul_xnor_2_fu_5744_res_3_d0[13:9]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W_3 layer2_activations_U
       (.E(layer2_activations_3_ce1),
        .Q(ap_CS_fsm_state13),
        .add_ln149_fu_167_p2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_d0),
        .ap_clk(ap_clk),
        .grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1),
        .layer2_activations_3_address0(layer2_activations_3_address0),
        .layer2_activations_3_ce0(layer2_activations_3_ce0),
        .p_0_in(p_0_in),
        .q0(layer2_activations_q0),
        .q1(layer2_activations_q1),
        .\q1_reg[29]_0 ({grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_30,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_31,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_32,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_33,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_34,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_35,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_36,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_37,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_38,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_39,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_40,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_41,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_42,grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_43,d0,grp_matmul_xnor_2_fu_5744_n_13}),
        .res_3_d0(grp_matmul_xnor_2_fu_5744_res_3_d0[13:9]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer3_activations_RAM_AUTO_1R1W layer3_activations_U
       (.E(layer3_activations_ce0),
        .Q(ap_CS_fsm_state19),
        .add_ln174_fu_87_p2(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_d0),
        .ap_clk(ap_clk),
        .d0({grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_7,grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_8,grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_9,grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_10,grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_11,grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_12,grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_13,grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_14,grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_15,grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_16,grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_17,grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_18,grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_19,grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_20,grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_21,grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_22,grp_matmul_xnor_fu_5960_n_9}),
        .grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_start_reg(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_start_reg),
        .grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1),
        .layer3_activations_address0(layer3_activations_address0),
        .p_0_in__3(p_0_in__3),
        .q0(layer3_activations_q0),
        .q1(layer3_activations_q1),
        .\q1_reg[12]_0 (grp_matmul_xnor_fu_5960_res_d0[12:9]));
  FDRE \output_stream_TDATA_reg_reg[0] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[8]),
        .Q(output_stream_TDATA_reg[0]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[10] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[18]),
        .Q(output_stream_TDATA_reg[10]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[11] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[19]),
        .Q(output_stream_TDATA_reg[11]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[12] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[20]),
        .Q(output_stream_TDATA_reg[12]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[13] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[21]),
        .Q(output_stream_TDATA_reg[13]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[14] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[22]),
        .Q(output_stream_TDATA_reg[14]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[15] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[23]),
        .Q(output_stream_TDATA_reg[15]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[16] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[24]),
        .Q(output_stream_TDATA_reg[16]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[17] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[25]),
        .Q(output_stream_TDATA_reg[17]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[18] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[26]),
        .Q(output_stream_TDATA_reg[18]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[19] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[27]),
        .Q(output_stream_TDATA_reg[19]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[1] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[9]),
        .Q(output_stream_TDATA_reg[1]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[20] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[28]),
        .Q(output_stream_TDATA_reg[20]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[21] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[29]),
        .Q(output_stream_TDATA_reg[21]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[22] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[30]),
        .Q(output_stream_TDATA_reg[22]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[2] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[10]),
        .Q(output_stream_TDATA_reg[2]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[31] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[31]),
        .Q(output_stream_TDATA_reg[31]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[3] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[11]),
        .Q(output_stream_TDATA_reg[3]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[4] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[12]),
        .Q(output_stream_TDATA_reg[4]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[5] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[13]),
        .Q(output_stream_TDATA_reg[5]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[6] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[14]),
        .Q(output_stream_TDATA_reg[6]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[7] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[15]),
        .Q(output_stream_TDATA_reg[7]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[8] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[16]),
        .Q(output_stream_TDATA_reg[8]),
        .R(1'b0));
  FDRE \output_stream_TDATA_reg_reg[9] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(layer3_activations_q0[17]),
        .Q(output_stream_TDATA_reg[9]),
        .R(1'b0));
  FDRE \output_stream_TDEST_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_stream_TDEST_int_regslice[0]),
        .Q(output_stream_TDEST_reg[0]),
        .R(1'b0));
  FDRE \output_stream_TDEST_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_stream_TDEST_int_regslice[1]),
        .Q(output_stream_TDEST_reg[1]),
        .R(1'b0));
  FDRE \output_stream_TDEST_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_stream_TDEST_int_regslice[2]),
        .Q(output_stream_TDEST_reg[2]),
        .R(1'b0));
  FDRE \output_stream_TDEST_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_stream_TDEST_int_regslice[3]),
        .Q(output_stream_TDEST_reg[3]),
        .R(1'b0));
  FDRE \output_stream_TDEST_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_stream_TDEST_int_regslice[4]),
        .Q(output_stream_TDEST_reg[4]),
        .R(1'b0));
  FDRE \output_stream_TDEST_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_stream_TDEST_int_regslice[5]),
        .Q(output_stream_TDEST_reg[5]),
        .R(1'b0));
  FDRE \output_stream_TDEST_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_stream_TDEST_int_regslice[6]),
        .Q(output_stream_TDEST_reg[6]),
        .R(1'b0));
  FDRE \output_stream_TDEST_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_stream_TDEST_int_regslice[7]),
        .Q(output_stream_TDEST_reg[7]),
        .R(1'b0));
  FDRE \output_stream_TLAST_reg_reg[0] 
       (.C(ap_clk),
        .CE(output_stream_TDATA_reg1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TLAST),
        .Q(output_stream_TLAST_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both regslice_both_input_stream_V_data_V_U
       (.E(ap_block_pp0_stage0_subdone),
        .Q(ap_CS_fsm_state3),
        .ack_in_t_reg_0(input_stream_TREADY),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_rst_n_inv(ap_rst_n_inv),
        .input_stream_TDATA(input_stream_TDATA[22:1]),
        .input_stream_TVALID(input_stream_TVALID),
        .select_ln105_fu_11881_p3(p_0_in_6),
        .vld_out(input_stream_TVALID_int_regslice));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both_4 regslice_both_output_stream_V_data_V_U
       (.D(ap_NS_fsm[0]),
        .E(layer3_activations_ce0),
        .Q({ap_CS_fsm_state22,ap_CS_fsm_state21,ap_CS_fsm_state19,ap_CS_fsm_state17,\ap_CS_fsm_reg_n_5_[0] }),
        .ack_in_t_reg_0(regslice_both_output_stream_V_data_V_U_n_6),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1_4),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .\data_p2_reg[22]_0 (load_p2_3),
        .\data_p2_reg[31]_0 (grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_n_27),
        .grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_ce0(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_ce0),
        .grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_ap_start_reg(grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_ap_start_reg),
        .grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID(grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID),
        .grp_matmul_xnor_fu_5960_res_ce0(grp_matmul_xnor_fu_5960_res_ce0),
        .output_stream_TDATA({\^output_stream_TDATA [30],\^output_stream_TDATA [22:0]}),
        .output_stream_TDATA_reg({output_stream_TDATA_reg[31],output_stream_TDATA_reg[22:0]}),
        .output_stream_TDATA_reg1(output_stream_TDATA_reg1),
        .output_stream_TREADY(output_stream_TREADY),
        .output_stream_TREADY_int_regslice(output_stream_TREADY_int_regslice),
        .output_stream_TVALID(output_stream_TVALID),
        .p_0_in__3(p_0_in__3),
        .q0(layer3_activations_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized4 regslice_both_output_stream_V_dest_V_U
       (.D(output_stream_TDEST_int_regslice),
        .E(load_p2),
        .Q(ap_CS_fsm_state21),
        .ack_in_t_reg_0(regslice_both_output_stream_V_dest_V_U_n_5),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1_4),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[7]_0 (output_stream_TDEST_reg),
        .grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID(grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID),
        .output_stream_TDATA_reg1(output_stream_TDATA_reg1),
        .output_stream_TDEST(output_stream_TDEST),
        .output_stream_TREADY(output_stream_TREADY),
        .output_stream_TREADY_int_regslice(output_stream_TREADY_int_regslice));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized0 regslice_both_output_stream_V_keep_V_U
       (.Q(ap_CS_fsm_state21),
        .ack_in_t_reg_0(regslice_both_output_stream_V_keep_V_U_n_6),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1_4),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID(grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID),
        .load_p2(load_p2_2),
        .output_stream_TKEEP(\^output_stream_TKEEP ),
        .output_stream_TREADY(output_stream_TREADY),
        .output_stream_TREADY_int_regslice(output_stream_TREADY_int_regslice));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized2 regslice_both_output_stream_V_last_V_U
       (.Q(ap_CS_fsm_state21),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1_4),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TLAST(grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TLAST),
        .grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID(grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID),
        .output_stream_TDATA_reg1(output_stream_TDATA_reg1),
        .output_stream_TLAST(output_stream_TLAST),
        .output_stream_TLAST_reg(output_stream_TLAST_reg),
        .output_stream_TREADY(output_stream_TREADY),
        .output_stream_TREADY_int_regslice(output_stream_TREADY_int_regslice));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized0_5 regslice_both_output_stream_V_strb_V_U
       (.Q(ap_CS_fsm_state21),
        .ack_in_t_reg_0(regslice_both_output_stream_V_strb_V_U_n_6),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1_4),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID(grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID),
        .load_p2(load_p2_1),
        .output_stream_TREADY(output_stream_TREADY),
        .output_stream_TREADY_int_regslice(output_stream_TREADY_int_regslice),
        .output_stream_TSTRB(\^output_stream_TSTRB ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized1 regslice_both_output_stream_V_user_V_U
       (.Q(ap_CS_fsm_state21),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1_4),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID(grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID),
        .output_stream_TREADY(output_stream_TREADY),
        .output_stream_TREADY_int_regslice(output_stream_TREADY_int_regslice),
        .output_stream_TUSER(output_stream_TUSER));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_control_s_axi
   (D,
    ap_start,
    \FSM_onehot_rstate_reg[1]_0 ,
    \FSM_onehot_wstate_reg[2]_0 ,
    ap_rst_n_inv,
    s_axi_control_BVALID,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_control_RVALID,
    s_axi_control_RDATA,
    interrupt,
    Q,
    s_axi_control_ARVALID,
    s_axi_control_ARADDR,
    s_axi_control_WVALID,
    ap_rst_n,
    ap_clk,
    s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    ap_done,
    s_axi_control_WDATA,
    s_axi_control_RREADY,
    s_axi_control_WSTRB,
    s_axi_control_BREADY);
  output [0:0]D;
  output ap_start;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output ap_rst_n_inv;
  output s_axi_control_BVALID;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_control_RVALID;
  output [5:0]s_axi_control_RDATA;
  output interrupt;
  input [0:0]Q;
  input s_axi_control_ARVALID;
  input [3:0]s_axi_control_ARADDR;
  input s_axi_control_WVALID;
  input ap_rst_n;
  input ap_clk;
  input [1:0]s_axi_control_AWADDR;
  input s_axi_control_AWVALID;
  input ap_done;
  input [2:0]s_axi_control_WDATA;
  input s_axi_control_RREADY;
  input [0:0]s_axi_control_WSTRB;
  input s_axi_control_BREADY;

  wire [0:0]D;
  wire \FSM_onehot_rstate[1]_i_1_n_5 ;
  wire \FSM_onehot_rstate[2]_i_1_n_5 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_5 ;
  wire \FSM_onehot_wstate[2]_i_1_n_5 ;
  wire \FSM_onehot_wstate[3]_i_1_n_5 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ar_hs;
  wire auto_restart_status_i_1_n_5;
  wire auto_restart_status_reg_n_5;
  wire int_ap_ready__0;
  wire int_ap_ready_i_1_n_5;
  wire int_ap_start1;
  wire int_ap_start5_out;
  wire int_ap_start_i_1_n_5;
  wire int_auto_restart_i_1_n_5;
  wire int_gie_i_1_n_5;
  wire int_gie_i_2_n_5;
  wire int_gie_reg_n_5;
  wire int_ier10_out;
  wire \int_ier[0]_i_1_n_5 ;
  wire \int_ier[1]_i_1_n_5 ;
  wire \int_ier_reg_n_5_[0] ;
  wire int_interrupt0;
  wire int_isr7_out;
  wire \int_isr[0]_i_1_n_5 ;
  wire \int_isr[1]_i_1_n_5 ;
  wire \int_isr_reg_n_5_[0] ;
  wire \int_isr_reg_n_5_[1] ;
  wire int_task_ap_done0;
  wire int_task_ap_done__0;
  wire int_task_ap_done_i_1_n_5;
  wire interrupt;
  wire [7:2]p_0_in;
  wire p_0_in__0;
  wire \rdata[0]_i_1_n_5 ;
  wire \rdata[0]_i_2_n_5 ;
  wire \rdata[1]_i_1_n_5 ;
  wire \rdata[1]_i_2_n_5 ;
  wire \rdata[9]_i_1_n_5 ;
  wire [3:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [1:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [5:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [2:0]s_axi_control_WDATA;
  wire [0:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire \waddr[2]_i_1_n_5 ;
  wire \waddr[3]_i_1_n_5 ;
  wire \waddr_reg_n_5_[2] ;
  wire \waddr_reg_n_5_[3] ;

  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hF747)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_RVALID),
        .I3(s_axi_control_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_RREADY),
        .I3(s_axi_control_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_5 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_5 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_5 ),
        .Q(s_axi_control_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h888BFF8B)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(s_axi_control_BREADY),
        .I1(s_axi_control_BVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(\FSM_onehot_wstate_reg[1]_0 ),
        .I4(s_axi_control_AWVALID),
        .O(\FSM_onehot_wstate[1]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_BREADY),
        .I3(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_5 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_5 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_5 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_5 ),
        .Q(s_axi_control_BVALID),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    ack_in_t_i_1__5
       (.I0(ap_rst_n),
        .O(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(Q),
        .I1(ap_start),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hEFAA)) 
    auto_restart_status_i_1
       (.I0(p_0_in[7]),
        .I1(ap_start),
        .I2(Q),
        .I3(auto_restart_status_reg_n_5),
        .O(auto_restart_status_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_5),
        .Q(auto_restart_status_reg_n_5),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(Q),
        .I1(ap_start),
        .O(ap_idle));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_0_in[2]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h4F44)) 
    int_ap_ready_i_1
       (.I0(p_0_in[7]),
        .I1(ap_done),
        .I2(int_task_ap_done0),
        .I3(int_ap_ready__0),
        .O(int_ap_ready_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_5),
        .Q(int_ap_ready__0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(p_0_in[7]),
        .I1(ap_done),
        .I2(int_ap_start5_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_5));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    int_ap_start_i_3
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(\waddr_reg_n_5_[3] ),
        .I3(s_axi_control_WVALID),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .I5(\waddr_reg_n_5_[2] ),
        .O(int_ap_start5_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_5),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[2]),
        .I1(int_ap_start1),
        .I2(p_0_in[7]),
        .O(int_auto_restart_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    int_auto_restart_i_2
       (.I0(\waddr_reg_n_5_[2] ),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_WVALID),
        .I3(\waddr_reg_n_5_[3] ),
        .I4(s_axi_control_WSTRB),
        .O(int_ap_start1));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_5),
        .Q(p_0_in[7]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(int_gie_i_2_n_5),
        .I3(\waddr_reg_n_5_[2] ),
        .I4(int_gie_reg_n_5),
        .O(int_gie_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h08)) 
    int_gie_i_2
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_control_WVALID),
        .I2(\waddr_reg_n_5_[3] ),
        .O(int_gie_i_2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_5),
        .Q(int_gie_reg_n_5),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_ier10_out),
        .I2(\int_ier_reg_n_5_[0] ),
        .O(\int_ier[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_ier10_out),
        .I2(p_0_in__0),
        .O(\int_ier[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \int_ier[1]_i_2 
       (.I0(s_axi_control_WSTRB),
        .I1(\waddr_reg_n_5_[2] ),
        .I2(\waddr_reg_n_5_[3] ),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(s_axi_control_WVALID),
        .O(int_ier10_out));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_5 ),
        .Q(\int_ier_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_5 ),
        .Q(p_0_in__0),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hA8)) 
    int_interrupt_i_1
       (.I0(int_gie_reg_n_5),
        .I1(\int_isr_reg_n_5_[1] ),
        .I2(\int_isr_reg_n_5_[0] ),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_isr7_out),
        .I2(\int_ier_reg_n_5_[0] ),
        .I3(ap_done),
        .I4(\int_isr_reg_n_5_[0] ),
        .O(\int_isr[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_control_WSTRB),
        .I1(\waddr_reg_n_5_[3] ),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_control_WVALID),
        .I4(\waddr_reg_n_5_[2] ),
        .O(int_isr7_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_isr7_out),
        .I2(p_0_in__0),
        .I3(ap_done),
        .I4(\int_isr_reg_n_5_[1] ),
        .O(\int_isr[1]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_5 ),
        .Q(\int_isr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_5 ),
        .Q(\int_isr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7520FFFF75207520)) 
    int_task_ap_done_i_1
       (.I0(auto_restart_status_reg_n_5),
        .I1(p_0_in[2]),
        .I2(ap_idle),
        .I3(ap_done),
        .I4(int_task_ap_done0),
        .I5(int_task_ap_done__0),
        .O(int_task_ap_done_i_1_n_5));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    int_task_ap_done_i_2
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[0]),
        .I4(\FSM_onehot_rstate_reg[1]_0 ),
        .I5(s_axi_control_ARVALID),
        .O(int_task_ap_done0));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_5),
        .Q(int_task_ap_done__0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h10FFFFFF10000000)) 
    \rdata[0]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(\rdata[0]_i_2_n_5 ),
        .I3(s_axi_control_ARVALID),
        .I4(\FSM_onehot_rstate_reg[1]_0 ),
        .I5(s_axi_control_RDATA[0]),
        .O(\rdata[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_2 
       (.I0(\int_isr_reg_n_5_[0] ),
        .I1(int_gie_reg_n_5),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_ier_reg_n_5_[0] ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(ap_start),
        .O(\rdata[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h10FFFFFF10000000)) 
    \rdata[1]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(\rdata[1]_i_2_n_5 ),
        .I3(s_axi_control_ARVALID),
        .I4(\FSM_onehot_rstate_reg[1]_0 ),
        .I5(s_axi_control_RDATA[1]),
        .O(\rdata[1]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \rdata[1]_i_2 
       (.I0(\int_isr_reg_n_5_[1] ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(p_0_in__0),
        .I3(s_axi_control_ARADDR[3]),
        .I4(int_task_ap_done__0),
        .O(\rdata[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    \rdata[9]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata[9]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[9]_i_2 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(ar_hs));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rdata[0]_i_1_n_5 ),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rdata[1]_i_1_n_5 ),
        .Q(s_axi_control_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(p_0_in[2]),
        .Q(s_axi_control_RDATA[2]),
        .R(\rdata[9]_i_1_n_5 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(int_ap_ready__0),
        .Q(s_axi_control_RDATA[3]),
        .R(\rdata[9]_i_1_n_5 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(p_0_in[7]),
        .Q(s_axi_control_RDATA[4]),
        .R(\rdata[9]_i_1_n_5 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(interrupt),
        .Q(s_axi_control_RDATA[5]),
        .R(\rdata[9]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \waddr[2]_i_1 
       (.I0(s_axi_control_AWADDR[0]),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_AWVALID),
        .I3(\waddr_reg_n_5_[2] ),
        .O(\waddr[2]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \waddr[3]_i_1 
       (.I0(s_axi_control_AWADDR[1]),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_AWVALID),
        .I3(\waddr_reg_n_5_[3] ),
        .O(\waddr[3]_i_1_n_5 ));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\waddr[2]_i_1_n_5 ),
        .Q(\waddr_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\waddr[3]_i_1_n_5 ),
        .Q(\waddr_reg_n_5_[3] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_101_1
   (ap_enable_reg_pp0_iter1,
    dout_tmp,
    D,
    \ap_CS_fsm_reg[1] ,
    ap_clk,
    ap_rst_n,
    grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg,
    Q,
    select_ln105_fu_11881_p3,
    \a_reg_17616_reg[8] ,
    DI,
    \a_reg_17616_reg[8]_i_3_0 ,
    \a_reg_17616_reg[8]_i_9_0 ,
    \a_reg_17616_reg[8]_i_9_1 ,
    \a_reg_17616_reg[8]_0 ,
    \a_reg_17616_reg[8]_i_2_0 ,
    \a_reg_17616_reg[8]_i_167_0 ,
    \a_reg_17616_reg[8]_i_167_1 ,
    \a_reg_17616_reg[8]_i_135_0 ,
    \a_reg_17616_reg[8]_i_135_1 ,
    \a_reg_17616_reg[8]_i_103_0 ,
    \a_reg_17616_reg[8]_i_103_1 ,
    \a_reg_17616_reg[8]_i_7_0 ,
    \a_reg_17616_reg[8]_i_7_1 ,
    \ap_CS_fsm_reg[3] ,
    E);
  output ap_enable_reg_pp0_iter1;
  output [0:0]dout_tmp;
  output [1:0]D;
  output \ap_CS_fsm_reg[1] ;
  input ap_clk;
  input ap_rst_n;
  input grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg;
  input [0:0]Q;
  input [0:0]select_ln105_fu_11881_p3;
  input \a_reg_17616_reg[8] ;
  input [1:0]DI;
  input \a_reg_17616_reg[8]_i_3_0 ;
  input \a_reg_17616_reg[8]_i_9_0 ;
  input \a_reg_17616_reg[8]_i_9_1 ;
  input \a_reg_17616_reg[8]_0 ;
  input \a_reg_17616_reg[8]_i_2_0 ;
  input \a_reg_17616_reg[8]_i_167_0 ;
  input \a_reg_17616_reg[8]_i_167_1 ;
  input \a_reg_17616_reg[8]_i_135_0 ;
  input \a_reg_17616_reg[8]_i_135_1 ;
  input \a_reg_17616_reg[8]_i_103_0 ;
  input \a_reg_17616_reg[8]_i_103_1 ;
  input \a_reg_17616_reg[8]_i_7_0 ;
  input \a_reg_17616_reg[8]_i_7_1 ;
  input [1:0]\ap_CS_fsm_reg[3] ;
  input [0:0]E;

  wire [1:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire [0:0]Q;
  wire \a_reg_17616[8]_i_14_n_5 ;
  wire \a_reg_17616[8]_i_15_n_5 ;
  wire \a_reg_17616[8]_i_16_n_5 ;
  wire \a_reg_17616[8]_i_174_n_5 ;
  wire \a_reg_17616[8]_i_175_n_5 ;
  wire \a_reg_17616[8]_i_176_n_5 ;
  wire \a_reg_17616[8]_i_177_n_5 ;
  wire \a_reg_17616[8]_i_178_n_5 ;
  wire \a_reg_17616[8]_i_179_n_5 ;
  wire \a_reg_17616[8]_i_17_n_5 ;
  wire \a_reg_17616[8]_i_180_n_5 ;
  wire \a_reg_17616[8]_i_181_n_5 ;
  wire \a_reg_17616[8]_i_182_n_5 ;
  wire \a_reg_17616[8]_i_183_n_5 ;
  wire \a_reg_17616[8]_i_184_n_5 ;
  wire \a_reg_17616[8]_i_185_n_5 ;
  wire \a_reg_17616[8]_i_186_n_5 ;
  wire \a_reg_17616[8]_i_187_n_5 ;
  wire \a_reg_17616[8]_i_188_n_5 ;
  wire \a_reg_17616[8]_i_189_n_5 ;
  wire \a_reg_17616[8]_i_18_n_5 ;
  wire \a_reg_17616[8]_i_190_n_5 ;
  wire \a_reg_17616[8]_i_191_n_5 ;
  wire \a_reg_17616[8]_i_192_n_5 ;
  wire \a_reg_17616[8]_i_193_n_5 ;
  wire \a_reg_17616[8]_i_194_n_5 ;
  wire \a_reg_17616[8]_i_195_n_5 ;
  wire \a_reg_17616[8]_i_196_n_5 ;
  wire \a_reg_17616[8]_i_197_n_5 ;
  wire \a_reg_17616[8]_i_198_n_5 ;
  wire \a_reg_17616[8]_i_199_n_5 ;
  wire \a_reg_17616[8]_i_19_n_5 ;
  wire \a_reg_17616[8]_i_200_n_5 ;
  wire \a_reg_17616[8]_i_201_n_5 ;
  wire \a_reg_17616[8]_i_202_n_5 ;
  wire \a_reg_17616[8]_i_203_n_5 ;
  wire \a_reg_17616[8]_i_204_n_5 ;
  wire \a_reg_17616[8]_i_205_n_5 ;
  wire \a_reg_17616[8]_i_206_n_5 ;
  wire \a_reg_17616[8]_i_207_n_5 ;
  wire \a_reg_17616[8]_i_208_n_5 ;
  wire \a_reg_17616[8]_i_209_n_5 ;
  wire \a_reg_17616[8]_i_20_n_5 ;
  wire \a_reg_17616[8]_i_210_n_5 ;
  wire \a_reg_17616[8]_i_211_n_5 ;
  wire \a_reg_17616[8]_i_212_n_5 ;
  wire \a_reg_17616[8]_i_213_n_5 ;
  wire \a_reg_17616[8]_i_214_n_5 ;
  wire \a_reg_17616[8]_i_215_n_5 ;
  wire \a_reg_17616[8]_i_216_n_5 ;
  wire \a_reg_17616[8]_i_217_n_5 ;
  wire \a_reg_17616[8]_i_218_n_5 ;
  wire \a_reg_17616[8]_i_219_n_5 ;
  wire \a_reg_17616[8]_i_21_n_5 ;
  wire \a_reg_17616[8]_i_220_n_5 ;
  wire \a_reg_17616[8]_i_221_n_5 ;
  wire \a_reg_17616[8]_i_222_n_5 ;
  wire \a_reg_17616[8]_i_223_n_5 ;
  wire \a_reg_17616[8]_i_224_n_5 ;
  wire \a_reg_17616[8]_i_225_n_5 ;
  wire \a_reg_17616[8]_i_226_n_5 ;
  wire \a_reg_17616[8]_i_227_n_5 ;
  wire \a_reg_17616[8]_i_228_n_5 ;
  wire \a_reg_17616[8]_i_229_n_5 ;
  wire \a_reg_17616[8]_i_22_n_5 ;
  wire \a_reg_17616[8]_i_230_n_5 ;
  wire \a_reg_17616[8]_i_231_n_5 ;
  wire \a_reg_17616[8]_i_232_n_5 ;
  wire \a_reg_17616[8]_i_233_n_5 ;
  wire \a_reg_17616[8]_i_234_n_5 ;
  wire \a_reg_17616[8]_i_235_n_5 ;
  wire \a_reg_17616[8]_i_236_n_5 ;
  wire \a_reg_17616[8]_i_237_n_5 ;
  wire \a_reg_17616[8]_i_238_n_5 ;
  wire \a_reg_17616[8]_i_239_n_5 ;
  wire \a_reg_17616[8]_i_23_n_5 ;
  wire \a_reg_17616[8]_i_240_n_5 ;
  wire \a_reg_17616[8]_i_241_n_5 ;
  wire \a_reg_17616[8]_i_242_n_5 ;
  wire \a_reg_17616[8]_i_243_n_5 ;
  wire \a_reg_17616[8]_i_244_n_5 ;
  wire \a_reg_17616[8]_i_245_n_5 ;
  wire \a_reg_17616[8]_i_246_n_5 ;
  wire \a_reg_17616[8]_i_247_n_5 ;
  wire \a_reg_17616[8]_i_248_n_5 ;
  wire \a_reg_17616[8]_i_249_n_5 ;
  wire \a_reg_17616[8]_i_24_n_5 ;
  wire \a_reg_17616[8]_i_250_n_5 ;
  wire \a_reg_17616[8]_i_251_n_5 ;
  wire \a_reg_17616[8]_i_252_n_5 ;
  wire \a_reg_17616[8]_i_253_n_5 ;
  wire \a_reg_17616[8]_i_254_n_5 ;
  wire \a_reg_17616[8]_i_255_n_5 ;
  wire \a_reg_17616[8]_i_256_n_5 ;
  wire \a_reg_17616[8]_i_257_n_5 ;
  wire \a_reg_17616[8]_i_258_n_5 ;
  wire \a_reg_17616[8]_i_259_n_5 ;
  wire \a_reg_17616[8]_i_25_n_5 ;
  wire \a_reg_17616[8]_i_260_n_5 ;
  wire \a_reg_17616[8]_i_261_n_5 ;
  wire \a_reg_17616[8]_i_262_n_5 ;
  wire \a_reg_17616[8]_i_263_n_5 ;
  wire \a_reg_17616[8]_i_264_n_5 ;
  wire \a_reg_17616[8]_i_265_n_5 ;
  wire \a_reg_17616[8]_i_266_n_5 ;
  wire \a_reg_17616[8]_i_267_n_5 ;
  wire \a_reg_17616[8]_i_268_n_5 ;
  wire \a_reg_17616[8]_i_269_n_5 ;
  wire \a_reg_17616[8]_i_26_n_5 ;
  wire \a_reg_17616[8]_i_270_n_5 ;
  wire \a_reg_17616[8]_i_271_n_5 ;
  wire \a_reg_17616[8]_i_272_n_5 ;
  wire \a_reg_17616[8]_i_273_n_5 ;
  wire \a_reg_17616[8]_i_274_n_5 ;
  wire \a_reg_17616[8]_i_275_n_5 ;
  wire \a_reg_17616[8]_i_276_n_5 ;
  wire \a_reg_17616[8]_i_277_n_5 ;
  wire \a_reg_17616[8]_i_278_n_5 ;
  wire \a_reg_17616[8]_i_279_n_5 ;
  wire \a_reg_17616[8]_i_27_n_5 ;
  wire \a_reg_17616[8]_i_280_n_5 ;
  wire \a_reg_17616[8]_i_281_n_5 ;
  wire \a_reg_17616[8]_i_282_n_5 ;
  wire \a_reg_17616[8]_i_283_n_5 ;
  wire \a_reg_17616[8]_i_284_n_5 ;
  wire \a_reg_17616[8]_i_285_n_5 ;
  wire \a_reg_17616[8]_i_286_n_5 ;
  wire \a_reg_17616[8]_i_287_n_5 ;
  wire \a_reg_17616[8]_i_288_n_5 ;
  wire \a_reg_17616[8]_i_289_n_5 ;
  wire \a_reg_17616[8]_i_28_n_5 ;
  wire \a_reg_17616[8]_i_290_n_5 ;
  wire \a_reg_17616[8]_i_291_n_5 ;
  wire \a_reg_17616[8]_i_292_n_5 ;
  wire \a_reg_17616[8]_i_293_n_5 ;
  wire \a_reg_17616[8]_i_294_n_5 ;
  wire \a_reg_17616[8]_i_295_n_5 ;
  wire \a_reg_17616[8]_i_296_n_5 ;
  wire \a_reg_17616[8]_i_297_n_5 ;
  wire \a_reg_17616[8]_i_298_n_5 ;
  wire \a_reg_17616[8]_i_299_n_5 ;
  wire \a_reg_17616[8]_i_29_n_5 ;
  wire \a_reg_17616[8]_i_300_n_5 ;
  wire \a_reg_17616[8]_i_301_n_5 ;
  wire \a_reg_17616[8]_i_302_n_5 ;
  wire \a_reg_17616[8]_i_303_n_5 ;
  wire \a_reg_17616[8]_i_304_n_5 ;
  wire \a_reg_17616[8]_i_305_n_5 ;
  wire \a_reg_17616[8]_i_306_n_5 ;
  wire \a_reg_17616[8]_i_307_n_5 ;
  wire \a_reg_17616[8]_i_308_n_5 ;
  wire \a_reg_17616[8]_i_309_n_5 ;
  wire \a_reg_17616[8]_i_310_n_5 ;
  wire \a_reg_17616[8]_i_311_n_5 ;
  wire \a_reg_17616[8]_i_312_n_5 ;
  wire \a_reg_17616[8]_i_313_n_5 ;
  wire \a_reg_17616[8]_i_314_n_5 ;
  wire \a_reg_17616[8]_i_315_n_5 ;
  wire \a_reg_17616[8]_i_316_n_5 ;
  wire \a_reg_17616[8]_i_317_n_5 ;
  wire \a_reg_17616[8]_i_318_n_5 ;
  wire \a_reg_17616[8]_i_319_n_5 ;
  wire \a_reg_17616[8]_i_320_n_5 ;
  wire \a_reg_17616[8]_i_321_n_5 ;
  wire \a_reg_17616[8]_i_322_n_5 ;
  wire \a_reg_17616[8]_i_323_n_5 ;
  wire \a_reg_17616[8]_i_324_n_5 ;
  wire \a_reg_17616[8]_i_325_n_5 ;
  wire \a_reg_17616[8]_i_326_n_5 ;
  wire \a_reg_17616[8]_i_327_n_5 ;
  wire \a_reg_17616[8]_i_328_n_5 ;
  wire \a_reg_17616[8]_i_329_n_5 ;
  wire \a_reg_17616[8]_i_330_n_5 ;
  wire \a_reg_17616[8]_i_331_n_5 ;
  wire \a_reg_17616[8]_i_332_n_5 ;
  wire \a_reg_17616[8]_i_333_n_5 ;
  wire \a_reg_17616[8]_i_334_n_5 ;
  wire \a_reg_17616[8]_i_335_n_5 ;
  wire \a_reg_17616[8]_i_336_n_5 ;
  wire \a_reg_17616[8]_i_337_n_5 ;
  wire \a_reg_17616[8]_i_338_n_5 ;
  wire \a_reg_17616[8]_i_339_n_5 ;
  wire \a_reg_17616[8]_i_340_n_5 ;
  wire \a_reg_17616[8]_i_341_n_5 ;
  wire \a_reg_17616[8]_i_342_n_5 ;
  wire \a_reg_17616[8]_i_343_n_5 ;
  wire \a_reg_17616[8]_i_344_n_5 ;
  wire \a_reg_17616[8]_i_345_n_5 ;
  wire \a_reg_17616[8]_i_346_n_5 ;
  wire \a_reg_17616[8]_i_347_n_5 ;
  wire \a_reg_17616[8]_i_348_n_5 ;
  wire \a_reg_17616[8]_i_349_n_5 ;
  wire \a_reg_17616[8]_i_350_n_5 ;
  wire \a_reg_17616[8]_i_351_n_5 ;
  wire \a_reg_17616[8]_i_352_n_5 ;
  wire \a_reg_17616[8]_i_353_n_5 ;
  wire \a_reg_17616[8]_i_354_n_5 ;
  wire \a_reg_17616[8]_i_355_n_5 ;
  wire \a_reg_17616[8]_i_356_n_5 ;
  wire \a_reg_17616[8]_i_357_n_5 ;
  wire \a_reg_17616[8]_i_358_n_5 ;
  wire \a_reg_17616[8]_i_359_n_5 ;
  wire \a_reg_17616[8]_i_360_n_5 ;
  wire \a_reg_17616[8]_i_361_n_5 ;
  wire \a_reg_17616[8]_i_362_n_5 ;
  wire \a_reg_17616[8]_i_363_n_5 ;
  wire \a_reg_17616[8]_i_364_n_5 ;
  wire \a_reg_17616[8]_i_365_n_5 ;
  wire \a_reg_17616_reg[8] ;
  wire \a_reg_17616_reg[8]_0 ;
  wire \a_reg_17616_reg[8]_i_100_n_5 ;
  wire \a_reg_17616_reg[8]_i_101_n_5 ;
  wire \a_reg_17616_reg[8]_i_102_n_5 ;
  wire \a_reg_17616_reg[8]_i_103_0 ;
  wire \a_reg_17616_reg[8]_i_103_1 ;
  wire \a_reg_17616_reg[8]_i_103_n_5 ;
  wire \a_reg_17616_reg[8]_i_104_n_5 ;
  wire \a_reg_17616_reg[8]_i_105_n_5 ;
  wire \a_reg_17616_reg[8]_i_106_n_5 ;
  wire \a_reg_17616_reg[8]_i_107_n_5 ;
  wire \a_reg_17616_reg[8]_i_108_n_5 ;
  wire \a_reg_17616_reg[8]_i_109_n_5 ;
  wire \a_reg_17616_reg[8]_i_10_n_5 ;
  wire \a_reg_17616_reg[8]_i_110_n_5 ;
  wire \a_reg_17616_reg[8]_i_111_n_5 ;
  wire \a_reg_17616_reg[8]_i_112_n_5 ;
  wire \a_reg_17616_reg[8]_i_113_n_5 ;
  wire \a_reg_17616_reg[8]_i_114_n_5 ;
  wire \a_reg_17616_reg[8]_i_115_n_5 ;
  wire \a_reg_17616_reg[8]_i_116_n_5 ;
  wire \a_reg_17616_reg[8]_i_117_n_5 ;
  wire \a_reg_17616_reg[8]_i_118_n_5 ;
  wire \a_reg_17616_reg[8]_i_119_n_5 ;
  wire \a_reg_17616_reg[8]_i_11_n_5 ;
  wire \a_reg_17616_reg[8]_i_120_n_5 ;
  wire \a_reg_17616_reg[8]_i_121_n_5 ;
  wire \a_reg_17616_reg[8]_i_122_n_5 ;
  wire \a_reg_17616_reg[8]_i_123_n_5 ;
  wire \a_reg_17616_reg[8]_i_124_n_5 ;
  wire \a_reg_17616_reg[8]_i_125_n_5 ;
  wire \a_reg_17616_reg[8]_i_126_n_5 ;
  wire \a_reg_17616_reg[8]_i_127_n_5 ;
  wire \a_reg_17616_reg[8]_i_128_n_5 ;
  wire \a_reg_17616_reg[8]_i_129_n_5 ;
  wire \a_reg_17616_reg[8]_i_12_n_5 ;
  wire \a_reg_17616_reg[8]_i_130_n_5 ;
  wire \a_reg_17616_reg[8]_i_131_n_5 ;
  wire \a_reg_17616_reg[8]_i_132_n_5 ;
  wire \a_reg_17616_reg[8]_i_133_n_5 ;
  wire \a_reg_17616_reg[8]_i_134_n_5 ;
  wire \a_reg_17616_reg[8]_i_135_0 ;
  wire \a_reg_17616_reg[8]_i_135_1 ;
  wire \a_reg_17616_reg[8]_i_135_n_5 ;
  wire \a_reg_17616_reg[8]_i_136_n_5 ;
  wire \a_reg_17616_reg[8]_i_137_n_5 ;
  wire \a_reg_17616_reg[8]_i_138_n_5 ;
  wire \a_reg_17616_reg[8]_i_139_n_5 ;
  wire \a_reg_17616_reg[8]_i_13_n_5 ;
  wire \a_reg_17616_reg[8]_i_140_n_5 ;
  wire \a_reg_17616_reg[8]_i_141_n_5 ;
  wire \a_reg_17616_reg[8]_i_142_n_5 ;
  wire \a_reg_17616_reg[8]_i_143_n_5 ;
  wire \a_reg_17616_reg[8]_i_144_n_5 ;
  wire \a_reg_17616_reg[8]_i_145_n_5 ;
  wire \a_reg_17616_reg[8]_i_146_n_5 ;
  wire \a_reg_17616_reg[8]_i_147_n_5 ;
  wire \a_reg_17616_reg[8]_i_148_n_5 ;
  wire \a_reg_17616_reg[8]_i_149_n_5 ;
  wire \a_reg_17616_reg[8]_i_150_n_5 ;
  wire \a_reg_17616_reg[8]_i_151_n_5 ;
  wire \a_reg_17616_reg[8]_i_152_n_5 ;
  wire \a_reg_17616_reg[8]_i_153_n_5 ;
  wire \a_reg_17616_reg[8]_i_154_n_5 ;
  wire \a_reg_17616_reg[8]_i_155_n_5 ;
  wire \a_reg_17616_reg[8]_i_156_n_5 ;
  wire \a_reg_17616_reg[8]_i_157_n_5 ;
  wire \a_reg_17616_reg[8]_i_158_n_5 ;
  wire \a_reg_17616_reg[8]_i_159_n_5 ;
  wire \a_reg_17616_reg[8]_i_160_n_5 ;
  wire \a_reg_17616_reg[8]_i_161_n_5 ;
  wire \a_reg_17616_reg[8]_i_162_n_5 ;
  wire \a_reg_17616_reg[8]_i_163_n_5 ;
  wire \a_reg_17616_reg[8]_i_164_n_5 ;
  wire \a_reg_17616_reg[8]_i_165_n_5 ;
  wire \a_reg_17616_reg[8]_i_166_n_5 ;
  wire \a_reg_17616_reg[8]_i_167_0 ;
  wire \a_reg_17616_reg[8]_i_167_1 ;
  wire \a_reg_17616_reg[8]_i_167_n_5 ;
  wire \a_reg_17616_reg[8]_i_168_n_5 ;
  wire \a_reg_17616_reg[8]_i_169_n_5 ;
  wire \a_reg_17616_reg[8]_i_170_n_5 ;
  wire \a_reg_17616_reg[8]_i_171_n_5 ;
  wire \a_reg_17616_reg[8]_i_172_n_5 ;
  wire \a_reg_17616_reg[8]_i_173_n_5 ;
  wire \a_reg_17616_reg[8]_i_2_0 ;
  wire \a_reg_17616_reg[8]_i_2_n_5 ;
  wire \a_reg_17616_reg[8]_i_30_n_5 ;
  wire \a_reg_17616_reg[8]_i_31_n_5 ;
  wire \a_reg_17616_reg[8]_i_32_n_5 ;
  wire \a_reg_17616_reg[8]_i_33_n_5 ;
  wire \a_reg_17616_reg[8]_i_34_n_5 ;
  wire \a_reg_17616_reg[8]_i_35_n_5 ;
  wire \a_reg_17616_reg[8]_i_36_n_5 ;
  wire \a_reg_17616_reg[8]_i_37_n_5 ;
  wire \a_reg_17616_reg[8]_i_38_n_5 ;
  wire \a_reg_17616_reg[8]_i_39_n_5 ;
  wire \a_reg_17616_reg[8]_i_3_0 ;
  wire \a_reg_17616_reg[8]_i_3_n_5 ;
  wire \a_reg_17616_reg[8]_i_40_n_5 ;
  wire \a_reg_17616_reg[8]_i_41_n_5 ;
  wire \a_reg_17616_reg[8]_i_42_n_5 ;
  wire \a_reg_17616_reg[8]_i_43_n_5 ;
  wire \a_reg_17616_reg[8]_i_44_n_5 ;
  wire \a_reg_17616_reg[8]_i_45_n_5 ;
  wire \a_reg_17616_reg[8]_i_46_n_5 ;
  wire \a_reg_17616_reg[8]_i_47_n_5 ;
  wire \a_reg_17616_reg[8]_i_48_n_5 ;
  wire \a_reg_17616_reg[8]_i_49_n_5 ;
  wire \a_reg_17616_reg[8]_i_4_n_5 ;
  wire \a_reg_17616_reg[8]_i_50_n_5 ;
  wire \a_reg_17616_reg[8]_i_51_n_5 ;
  wire \a_reg_17616_reg[8]_i_52_n_5 ;
  wire \a_reg_17616_reg[8]_i_53_n_5 ;
  wire \a_reg_17616_reg[8]_i_54_n_5 ;
  wire \a_reg_17616_reg[8]_i_55_n_5 ;
  wire \a_reg_17616_reg[8]_i_56_n_5 ;
  wire \a_reg_17616_reg[8]_i_57_n_5 ;
  wire \a_reg_17616_reg[8]_i_58_n_5 ;
  wire \a_reg_17616_reg[8]_i_59_n_5 ;
  wire \a_reg_17616_reg[8]_i_5_n_5 ;
  wire \a_reg_17616_reg[8]_i_60_n_5 ;
  wire \a_reg_17616_reg[8]_i_61_n_5 ;
  wire \a_reg_17616_reg[8]_i_62_n_5 ;
  wire \a_reg_17616_reg[8]_i_63_n_5 ;
  wire \a_reg_17616_reg[8]_i_64_n_5 ;
  wire \a_reg_17616_reg[8]_i_65_n_5 ;
  wire \a_reg_17616_reg[8]_i_66_n_5 ;
  wire \a_reg_17616_reg[8]_i_67_n_5 ;
  wire \a_reg_17616_reg[8]_i_68_n_5 ;
  wire \a_reg_17616_reg[8]_i_69_n_5 ;
  wire \a_reg_17616_reg[8]_i_6_n_5 ;
  wire \a_reg_17616_reg[8]_i_70_n_5 ;
  wire \a_reg_17616_reg[8]_i_71_n_5 ;
  wire \a_reg_17616_reg[8]_i_72_n_5 ;
  wire \a_reg_17616_reg[8]_i_73_n_5 ;
  wire \a_reg_17616_reg[8]_i_74_n_5 ;
  wire \a_reg_17616_reg[8]_i_75_n_5 ;
  wire \a_reg_17616_reg[8]_i_76_n_5 ;
  wire \a_reg_17616_reg[8]_i_77_n_5 ;
  wire \a_reg_17616_reg[8]_i_78_n_5 ;
  wire \a_reg_17616_reg[8]_i_79_n_5 ;
  wire \a_reg_17616_reg[8]_i_7_0 ;
  wire \a_reg_17616_reg[8]_i_7_1 ;
  wire \a_reg_17616_reg[8]_i_7_n_5 ;
  wire \a_reg_17616_reg[8]_i_80_n_5 ;
  wire \a_reg_17616_reg[8]_i_81_n_5 ;
  wire \a_reg_17616_reg[8]_i_82_n_5 ;
  wire \a_reg_17616_reg[8]_i_83_n_5 ;
  wire \a_reg_17616_reg[8]_i_84_n_5 ;
  wire \a_reg_17616_reg[8]_i_85_n_5 ;
  wire \a_reg_17616_reg[8]_i_86_n_5 ;
  wire \a_reg_17616_reg[8]_i_87_n_5 ;
  wire \a_reg_17616_reg[8]_i_88_n_5 ;
  wire \a_reg_17616_reg[8]_i_89_n_5 ;
  wire \a_reg_17616_reg[8]_i_8_n_5 ;
  wire \a_reg_17616_reg[8]_i_90_n_5 ;
  wire \a_reg_17616_reg[8]_i_91_n_5 ;
  wire \a_reg_17616_reg[8]_i_92_n_5 ;
  wire \a_reg_17616_reg[8]_i_93_n_5 ;
  wire \a_reg_17616_reg[8]_i_94_n_5 ;
  wire \a_reg_17616_reg[8]_i_95_n_5 ;
  wire \a_reg_17616_reg[8]_i_96_n_5 ;
  wire \a_reg_17616_reg[8]_i_97_n_5 ;
  wire \a_reg_17616_reg[8]_i_98_n_5 ;
  wire \a_reg_17616_reg[8]_i_99_n_5 ;
  wire \a_reg_17616_reg[8]_i_9_0 ;
  wire \a_reg_17616_reg[8]_i_9_1 ;
  wire \a_reg_17616_reg[8]_i_9_n_5 ;
  wire [9:0]add_ln101_fu_11848_p2;
  wire \ap_CS_fsm_reg[1] ;
  wire [1:0]\ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire [9:0]ap_sig_allocacmp_i_4;
  wire [0:0]dout_tmp;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381001_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381003_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381005_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381007_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381009_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381011_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381013_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381015_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381017_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381019_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381021_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381023_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381025_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381027_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381029_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381031_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381033_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381035_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381037_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381039_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381041_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381043_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381045_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381047_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381049_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381051_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381053_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381055_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381057_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381059_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381061_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381063_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381065_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381067_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381069_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381071_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381073_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381075_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381077_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381079_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381081_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381083_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381085_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381087_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381089_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381091_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381093_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381095_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381097_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381099_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381101_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381103_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381105_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381107_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381109_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381111_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381113_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381115_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381117_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381119_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381121_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381123_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381125_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381127_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381129_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381131_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381133_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381135_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381137_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381139_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381141_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381143_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381145_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381147_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381149_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381151_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381153_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381155_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381157_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381159_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381161_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381163_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381165_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381167_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381169_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381171_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381173_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381175_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381177_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381179_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381181_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381183_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381185_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381187_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381189_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381191_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381193_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381195_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381197_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381199_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381201_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381203_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381205_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381207_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381209_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381211_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381213_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381215_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381217_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381219_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381221_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381223_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381225_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381227_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381229_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381231_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381233_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381235_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381237_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381239_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381241_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381243_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381245_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381247_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381249_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381251_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381253_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381255_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381257_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381259_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381261_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381263_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381265_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381267_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381269_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381271_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381273_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381275_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381277_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381279_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381281_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381283_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381285_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381287_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381289_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381291_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381293_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381295_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381297_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381299_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381301_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381303_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381305_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381307_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381309_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381311_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381313_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381315_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381317_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381319_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381321_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381323_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381325_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381327_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381329_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381331_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381333_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381335_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381337_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381339_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381341_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381343_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381345_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381347_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381349_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381351_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381353_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381355_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381357_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381359_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381361_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381363_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381365_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381367_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381369_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381371_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381373_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381375_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381377_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381379_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381381_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381383_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381385_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381387_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381389_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381391_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381393_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381395_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381397_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381399_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381401_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381403_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381405_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381407_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381409_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381411_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381413_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381415_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381417_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381419_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381421_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381423_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381425_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381427_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381429_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381431_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381433_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381435_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381437_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381439_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381441_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381443_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381445_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381447_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381449_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381451_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381453_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381455_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381457_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381459_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381461_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381463_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381465_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381467_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381469_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381471_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381473_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381475_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381477_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381479_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381481_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381483_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381485_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381487_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381489_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381491_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381493_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381495_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381497_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381499_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381501_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381503_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381505_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381507_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381509_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381511_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381513_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381515_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381517_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381519_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381521_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381523_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381525_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381527_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381529_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381531_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381533_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381535_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381537_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381539_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381541_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381543_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381545_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381547_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381549_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381551_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381553_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381555_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381557_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381559_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381561_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381563_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381565_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381567_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381569_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381571_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381573_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381575_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381577_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381579_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381581_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381583_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381585_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381587_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381589_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381591_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381593_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381595_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381597_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381599_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381601_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381603_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381605_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381607_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381609_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381611_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381613_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381615_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381617_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381619_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381621_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381623_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381625_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381627_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381629_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381631_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381633_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381635_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381637_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381639_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381641_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381643_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381645_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381647_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381649_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381651_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381653_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381655_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381657_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381659_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381661_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381663_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381665_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381667_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381669_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381671_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381673_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381675_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381677_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381679_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381681_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381683_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381685_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381687_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381689_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381691_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381693_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381695_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381697_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381699_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381701_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381703_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381705_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381707_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381709_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381711_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381713_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381715_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381717_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381719_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381721_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381723_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381725_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381727_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381729_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381731_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381733_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381735_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381737_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381739_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381741_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381743_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381745_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381747_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381749_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381751_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381753_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381755_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381757_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381759_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381761_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381763_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381765_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381767_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381769_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381771_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381773_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381775_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381777_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381779_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381781_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381783_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381785_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381787_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381789_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381791_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381793_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381795_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381797_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381799_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381801_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381803_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381805_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381807_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381809_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381811_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381813_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381815_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381817_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381819_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381821_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381823_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381825_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381827_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381829_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381831_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381833_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381835_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381837_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381839_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381841_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381843_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381845_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381847_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381849_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381851_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381853_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381855_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381857_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381859_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381861_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381863_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381865_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381867_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381869_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381871_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381873_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381875_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381877_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381879_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381881_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381883_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381885_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381887_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381889_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381891_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381893_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381895_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381897_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381899_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381901_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381903_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381905_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381907_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381909_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381911_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381913_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381915_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381917_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381919_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381921_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381923_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381925_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381927_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381929_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381931_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381933_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381935_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381937_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381939_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381941_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381943_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381945_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381947_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381949_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381951_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638385_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638387_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638389_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638391_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638393_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638395_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638397_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638399_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638401_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638403_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638405_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638407_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638409_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638411_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638413_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638415_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638417_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638419_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638421_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638423_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638425_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638427_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638429_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638431_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638433_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638435_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638437_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638439_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638441_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638443_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638445_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638447_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638449_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638451_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638453_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638455_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638457_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638459_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638461_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638463_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638465_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638467_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638469_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638471_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638473_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638475_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638477_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638479_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638481_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638483_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638485_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638487_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638489_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638491_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638493_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638495_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638497_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638499_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638501_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638503_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638505_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638507_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638509_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638511_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638513_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638515_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638517_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638519_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638521_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638523_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638525_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638527_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638529_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638531_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638533_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638535_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638537_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638539_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638541_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638543_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638545_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638547_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638549_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638551_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638553_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638555_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638557_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638559_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638561_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638563_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638565_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638567_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638569_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638571_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638573_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638575_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638577_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638579_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638581_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638583_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638585_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638587_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638589_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638591_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638593_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638595_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638597_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638599_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638601_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638603_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638605_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638607_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638609_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638611_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638613_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638615_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638617_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638619_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638621_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638623_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638625_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638627_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638629_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638631_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638633_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638635_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638637_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638639_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638641_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638643_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638645_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638647_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638649_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638651_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638653_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638655_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638657_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638659_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638661_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638663_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638665_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638667_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638669_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638671_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638673_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638675_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638677_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638679_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638681_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638683_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638685_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638687_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638689_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638691_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638693_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638695_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638697_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638699_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638701_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638703_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638705_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638707_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638709_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638711_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638713_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638715_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638717_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638719_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638721_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638723_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638725_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638727_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638729_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638731_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638733_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638735_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638737_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638739_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638741_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638743_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638745_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638747_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638749_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638751_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638753_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638755_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638757_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638759_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638761_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638763_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638765_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638767_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638769_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638771_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638773_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638775_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638777_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638779_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638781_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638783_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638785_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638787_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638789_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638791_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638793_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638795_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638797_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638799_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638801_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638803_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638805_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638807_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638809_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638811_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638813_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638815_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638817_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638819_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638821_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638823_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638825_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638827_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638829_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638831_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638833_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638835_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638837_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638839_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638841_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638843_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638845_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638847_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638849_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638851_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638853_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638855_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638857_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638859_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638861_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638863_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638865_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638867_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638869_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638871_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638873_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638875_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638877_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638879_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638881_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638883_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638885_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638887_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638889_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638891_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638893_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638895_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638897_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638899_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638901_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638903_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638905_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638907_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638909_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638911_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638913_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638915_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638917_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638919_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638921_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638923_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638925_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638927_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638929_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638931_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638933_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638935_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638937_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638939_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638941_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638943_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638945_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638947_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638949_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638951_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638953_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638955_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638957_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638959_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638961_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638963_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638965_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638967_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638969_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638971_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638973_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638975_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638977_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638979_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638981_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638983_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638985_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638987_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638989_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638991_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638993_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638995_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638997_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638999_out;
  wire [9:0]i_4_reg_23656;
  wire i_fu_3188;
  wire \i_fu_3188[9]_i_5_n_5 ;
  wire \i_fu_3188_reg_n_5_[0] ;
  wire \i_fu_3188_reg_n_5_[1] ;
  wire \i_fu_3188_reg_n_5_[2] ;
  wire \i_fu_3188_reg_n_5_[3] ;
  wire \i_fu_3188_reg_n_5_[4] ;
  wire \i_fu_3188_reg_n_5_[5] ;
  wire \i_fu_3188_reg_n_5_[6] ;
  wire \i_fu_3188_reg_n_5_[7] ;
  wire \i_fu_3188_reg_n_5_[8] ;
  wire \i_fu_3188_reg_n_5_[9] ;
  wire [0:0]select_ln105_fu_11881_p3;
  wire \shl_i_i_i_i6381001_fu_4424[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381003_fu_4428[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381005_fu_4432[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381007_fu_4436[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381009_fu_4440[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381011_fu_4444[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381013_fu_4448[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381015_fu_4452[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381017_fu_4456[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381019_fu_4460[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381021_fu_4464[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381023_fu_4468[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381025_fu_4472[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381027_fu_4476[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381029_fu_4480[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381031_fu_4484[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381033_fu_4488[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381035_fu_4492[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381037_fu_4496[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381039_fu_4500[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381041_fu_4504[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381043_fu_4508[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381045_fu_4512[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381047_fu_4516[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381047_fu_4516[8]_i_2_n_5 ;
  wire \shl_i_i_i_i6381049_fu_4520[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381049_fu_4520[8]_i_2_n_5 ;
  wire \shl_i_i_i_i6381051_fu_4524[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381051_fu_4524[8]_i_2_n_5 ;
  wire \shl_i_i_i_i6381053_fu_4528[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381053_fu_4528[8]_i_2_n_5 ;
  wire \shl_i_i_i_i6381055_fu_4532[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381057_fu_4536[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381059_fu_4540[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381061_fu_4544[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381063_fu_4548[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381065_fu_4552[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381067_fu_4556[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381069_fu_4560[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381071_fu_4564[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381073_fu_4568[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381075_fu_4572[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381077_fu_4576[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381079_fu_4580[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381081_fu_4584[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381083_fu_4588[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381085_fu_4592[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381087_fu_4596[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381089_fu_4600[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381091_fu_4604[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381093_fu_4608[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381095_fu_4612[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381097_fu_4616[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381099_fu_4620[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381101_fu_4624[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381103_fu_4628[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381105_fu_4632[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381107_fu_4636[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381109_fu_4640[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381111_fu_4644[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381113_fu_4648[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381115_fu_4652[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381117_fu_4656[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381119_fu_4660[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381121_fu_4664[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381123_fu_4668[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381125_fu_4672[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381127_fu_4676[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381129_fu_4680[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381131_fu_4684[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381133_fu_4688[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381135_fu_4692[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381137_fu_4696[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381139_fu_4700[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381141_fu_4704[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381143_fu_4708[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381145_fu_4712[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381147_fu_4716[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381149_fu_4720[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381151_fu_4724[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381153_fu_4728[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381155_fu_4732[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381157_fu_4736[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381159_fu_4740[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381161_fu_4744[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381163_fu_4748[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381165_fu_4752[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381167_fu_4756[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381169_fu_4760[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381171_fu_4764[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381173_fu_4768[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381175_fu_4772[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381175_fu_4772[8]_i_2_n_5 ;
  wire \shl_i_i_i_i6381177_fu_4776[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381177_fu_4776[8]_i_2_n_5 ;
  wire \shl_i_i_i_i6381179_fu_4780[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381179_fu_4780[8]_i_2_n_5 ;
  wire \shl_i_i_i_i6381181_fu_4784[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381181_fu_4784[8]_i_2_n_5 ;
  wire \shl_i_i_i_i6381183_fu_4788[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381185_fu_4792[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381187_fu_4796[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381189_fu_4800[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381191_fu_4804[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381193_fu_4808[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381195_fu_4812[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381197_fu_4816[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381199_fu_4820[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381201_fu_4824[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381203_fu_4828[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381205_fu_4832[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381207_fu_4836[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381209_fu_4840[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381211_fu_4844[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381213_fu_4848[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381215_fu_4852[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381217_fu_4856[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381219_fu_4860[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381221_fu_4864[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381223_fu_4868[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381225_fu_4872[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381227_fu_4876[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381229_fu_4880[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381231_fu_4884[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381233_fu_4888[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381235_fu_4892[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381237_fu_4896[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381239_fu_4900[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381241_fu_4904[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381243_fu_4908[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381245_fu_4912[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381247_fu_4916[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381249_fu_4920[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381251_fu_4924[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381253_fu_4928[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381255_fu_4932[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381257_fu_4936[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381259_fu_4940[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381261_fu_4944[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381263_fu_4948[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381265_fu_4952[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381267_fu_4956[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381269_fu_4960[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381271_fu_4964[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381273_fu_4968[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381275_fu_4972[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381277_fu_4976[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381279_fu_4980[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381281_fu_4984[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381283_fu_4988[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381285_fu_4992[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381287_fu_4996[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381289_fu_5000[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381291_fu_5004[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381293_fu_5008[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381295_fu_5012[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381297_fu_5016[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381299_fu_5020[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381301_fu_5024[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381303_fu_5028[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381303_fu_5028[8]_i_2_n_5 ;
  wire \shl_i_i_i_i6381305_fu_5032[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381305_fu_5032[8]_i_2_n_5 ;
  wire \shl_i_i_i_i6381307_fu_5036[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381307_fu_5036[8]_i_2_n_5 ;
  wire \shl_i_i_i_i6381309_fu_5040[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381309_fu_5040[8]_i_2_n_5 ;
  wire \shl_i_i_i_i6381311_fu_5044[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381313_fu_5048[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381315_fu_5052[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381317_fu_5056[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381319_fu_5060[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381321_fu_5064[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381323_fu_5068[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381325_fu_5072[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381327_fu_5076[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381329_fu_5080[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381331_fu_5084[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381333_fu_5088[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381335_fu_5092[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381337_fu_5096[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381339_fu_5100[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381341_fu_5104[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381343_fu_5108[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381345_fu_5112[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381347_fu_5116[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381349_fu_5120[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381351_fu_5124[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381353_fu_5128[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381355_fu_5132[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381357_fu_5136[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381359_fu_5140[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381361_fu_5144[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381363_fu_5148[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381365_fu_5152[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381367_fu_5156[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381369_fu_5160[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381371_fu_5164[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381373_fu_5168[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381375_fu_5172[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381377_fu_5176[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381379_fu_5180[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381381_fu_5184[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381383_fu_5188[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381385_fu_5192[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381387_fu_5196[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381389_fu_5200[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381391_fu_5204[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381393_fu_5208[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381395_fu_5212[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381397_fu_5216[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381399_fu_5220[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381399_fu_5220[8]_i_2_n_5 ;
  wire \shl_i_i_i_i6381401_fu_5224[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381401_fu_5224[8]_i_2_n_5 ;
  wire \shl_i_i_i_i6381403_fu_5228[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381403_fu_5228[8]_i_2_n_5 ;
  wire \shl_i_i_i_i6381405_fu_5232[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381405_fu_5232[8]_i_2_n_5 ;
  wire \shl_i_i_i_i6381407_fu_5236[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381409_fu_5240[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381411_fu_5244[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381413_fu_5248[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381415_fu_5252[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381417_fu_5256[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381417_fu_5256[8]_i_2_n_5 ;
  wire \shl_i_i_i_i6381419_fu_5260[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381421_fu_5264[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381423_fu_5268[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381425_fu_5272[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381425_fu_5272[8]_i_2_n_5 ;
  wire \shl_i_i_i_i6381427_fu_5276[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381429_fu_5280[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381431_fu_5284[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381433_fu_5288[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381433_fu_5288[8]_i_2_n_5 ;
  wire \shl_i_i_i_i6381433_fu_5288[8]_i_3_n_5 ;
  wire \shl_i_i_i_i6381435_fu_5292[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381435_fu_5292[8]_i_2_n_5 ;
  wire \shl_i_i_i_i6381435_fu_5292[8]_i_3_n_5 ;
  wire \shl_i_i_i_i6381437_fu_5296[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381437_fu_5296[8]_i_2_n_5 ;
  wire \shl_i_i_i_i6381437_fu_5296[8]_i_3_n_5 ;
  wire \shl_i_i_i_i6381437_fu_5296[8]_i_4_n_5 ;
  wire \shl_i_i_i_i6381439_fu_5300[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381441_fu_5304[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381443_fu_5308[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381445_fu_5312[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381447_fu_5316[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381449_fu_5320[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381451_fu_5324[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381453_fu_5328[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381455_fu_5332[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381457_fu_5336[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381459_fu_5340[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381461_fu_5344[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381463_fu_5348[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381465_fu_5352[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381467_fu_5356[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381469_fu_5360[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381471_fu_5364[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381473_fu_5368[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381475_fu_5372[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381477_fu_5376[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381479_fu_5380[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381481_fu_5384[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381483_fu_5388[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381485_fu_5392[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381487_fu_5396[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381489_fu_5400[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381491_fu_5404[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381493_fu_5408[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381495_fu_5412[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381497_fu_5416[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381499_fu_5420[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381501_fu_5424[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381503_fu_5428[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381505_fu_5432[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381507_fu_5436[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381509_fu_5440[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381511_fu_5444[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381513_fu_5448[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381515_fu_5452[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381517_fu_5456[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381519_fu_5460[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381521_fu_5464[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381523_fu_5468[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381525_fu_5472[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381527_fu_5476[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381529_fu_5480[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381531_fu_5484[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381533_fu_5488[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381535_fu_5492[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381537_fu_5496[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381539_fu_5500[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381541_fu_5504[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381543_fu_5508[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381545_fu_5512[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381547_fu_5516[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381549_fu_5520[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381551_fu_5524[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381553_fu_5528[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381555_fu_5532[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381557_fu_5536[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381559_fu_5540[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381559_fu_5540[8]_i_2_n_5 ;
  wire \shl_i_i_i_i6381561_fu_5544[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381561_fu_5544[8]_i_2_n_5 ;
  wire \shl_i_i_i_i6381563_fu_5548[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381563_fu_5548[8]_i_2_n_5 ;
  wire \shl_i_i_i_i6381565_fu_5552[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381565_fu_5552[8]_i_2_n_5 ;
  wire \shl_i_i_i_i6381567_fu_5556[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381569_fu_5560[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381571_fu_5564[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381573_fu_5568[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381575_fu_5572[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381577_fu_5576[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381579_fu_5580[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381581_fu_5584[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381583_fu_5588[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381585_fu_5592[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381587_fu_5596[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381589_fu_5600[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381591_fu_5604[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381593_fu_5608[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381595_fu_5612[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381597_fu_5616[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381599_fu_5620[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381601_fu_5624[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381603_fu_5628[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381605_fu_5632[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381607_fu_5636[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381609_fu_5640[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381611_fu_5644[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381613_fu_5648[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381615_fu_5652[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381617_fu_5656[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381619_fu_5660[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381621_fu_5664[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381623_fu_5668[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381625_fu_5672[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381627_fu_5676[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381629_fu_5680[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381631_fu_5684[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381633_fu_5688[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381635_fu_5692[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381637_fu_5696[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381639_fu_5700[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381641_fu_5704[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381643_fu_5708[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381645_fu_5712[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381647_fu_5716[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381649_fu_5720[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381651_fu_5724[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381653_fu_5728[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381655_fu_5732[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381657_fu_5736[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381659_fu_5740[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381661_fu_5744[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381663_fu_5748[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381665_fu_5752[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381667_fu_5756[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381669_fu_5760[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381671_fu_5764[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381673_fu_5768[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381675_fu_5772[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381677_fu_5776[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381679_fu_5780[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381681_fu_5784[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381683_fu_5788[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381685_fu_5792[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381687_fu_5796[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381687_fu_5796[8]_i_2_n_5 ;
  wire \shl_i_i_i_i6381689_fu_5800[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381689_fu_5800[8]_i_2_n_5 ;
  wire \shl_i_i_i_i6381691_fu_5804[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381691_fu_5804[8]_i_2_n_5 ;
  wire \shl_i_i_i_i6381693_fu_5808[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381693_fu_5808[8]_i_2_n_5 ;
  wire \shl_i_i_i_i6381695_fu_5812[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381697_fu_5816[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381699_fu_5820[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381701_fu_5824[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381703_fu_5828[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381705_fu_5832[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381707_fu_5836[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381709_fu_5840[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381711_fu_5844[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381713_fu_5848[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381715_fu_5852[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381717_fu_5856[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381719_fu_5860[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381721_fu_5864[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381723_fu_5868[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381725_fu_5872[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381727_fu_5876[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381729_fu_5880[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381731_fu_5884[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381733_fu_5888[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381735_fu_5892[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381737_fu_5896[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381739_fu_5900[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381741_fu_5904[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381743_fu_5908[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381745_fu_5912[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381747_fu_5916[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381749_fu_5920[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381751_fu_5924[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381753_fu_5928[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381755_fu_5932[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381757_fu_5936[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381759_fu_5940[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381761_fu_5944[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381763_fu_5948[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381765_fu_5952[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381767_fu_5956[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381769_fu_5960[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381771_fu_5964[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381773_fu_5968[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381775_fu_5972[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381777_fu_5976[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381779_fu_5980[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381781_fu_5984[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381783_fu_5988[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381785_fu_5992[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381787_fu_5996[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381789_fu_6000[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381791_fu_6004[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381793_fu_6008[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381795_fu_6012[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381797_fu_6016[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5 ;
  wire \shl_i_i_i_i6381799_fu_6020[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381801_fu_6024[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381803_fu_6028[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381805_fu_6032[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5 ;
  wire \shl_i_i_i_i6381807_fu_6036[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381809_fu_6040[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381811_fu_6044[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381813_fu_6048[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5 ;
  wire \shl_i_i_i_i6381815_fu_6052[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381815_fu_6052[8]_i_2_n_5 ;
  wire \shl_i_i_i_i6381817_fu_6056[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381817_fu_6056[8]_i_2_n_5 ;
  wire \shl_i_i_i_i6381819_fu_6060[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381819_fu_6060[8]_i_2_n_5 ;
  wire \shl_i_i_i_i6381821_fu_6064[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381821_fu_6064[8]_i_2_n_5 ;
  wire \shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5 ;
  wire \shl_i_i_i_i6381823_fu_6068[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381825_fu_6072[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381827_fu_6076[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381829_fu_6080[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5 ;
  wire \shl_i_i_i_i6381831_fu_6084[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381833_fu_6088[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381835_fu_6092[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381837_fu_6096[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5 ;
  wire \shl_i_i_i_i6381839_fu_6100[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381841_fu_6104[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381843_fu_6108[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381845_fu_6112[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5 ;
  wire \shl_i_i_i_i6381847_fu_6116[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381849_fu_6120[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381851_fu_6124[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381853_fu_6128[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5 ;
  wire \shl_i_i_i_i6381855_fu_6132[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381857_fu_6136[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381859_fu_6140[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381861_fu_6144[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5 ;
  wire \shl_i_i_i_i6381863_fu_6148[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381865_fu_6152[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381867_fu_6156[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381869_fu_6160[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5 ;
  wire \shl_i_i_i_i6381871_fu_6164[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381873_fu_6168[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381875_fu_6172[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381877_fu_6176[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5 ;
  wire \shl_i_i_i_i6381879_fu_6180[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381881_fu_6184[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381883_fu_6188[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381885_fu_6192[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5 ;
  wire \shl_i_i_i_i6381887_fu_6196[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381889_fu_6200[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381891_fu_6204[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381893_fu_6208[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5 ;
  wire \shl_i_i_i_i6381895_fu_6212[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381897_fu_6216[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381899_fu_6220[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381901_fu_6224[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5 ;
  wire \shl_i_i_i_i6381903_fu_6228[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381905_fu_6232[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381907_fu_6236[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381909_fu_6240[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5 ;
  wire \shl_i_i_i_i6381911_fu_6244[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381911_fu_6244[8]_i_2_n_5 ;
  wire \shl_i_i_i_i6381913_fu_6248[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381913_fu_6248[8]_i_2_n_5 ;
  wire \shl_i_i_i_i6381915_fu_6252[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381915_fu_6252[8]_i_2_n_5 ;
  wire \shl_i_i_i_i6381917_fu_6256[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381917_fu_6256[8]_i_2_n_5 ;
  wire \shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5 ;
  wire \shl_i_i_i_i6381919_fu_6260[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381921_fu_6264[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381923_fu_6268[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381925_fu_6272[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381925_fu_6272[8]_i_2_n_5 ;
  wire \shl_i_i_i_i6381927_fu_6276[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381929_fu_6280[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381931_fu_6284[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381933_fu_6288[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381933_fu_6288[8]_i_2_n_5 ;
  wire \shl_i_i_i_i6381935_fu_6292[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381937_fu_6296[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381939_fu_6300[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381941_fu_6304[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381941_fu_6304[8]_i_2_n_5 ;
  wire \shl_i_i_i_i6381943_fu_6308[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381945_fu_6312[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381945_fu_6312[8]_i_2_n_5 ;
  wire \shl_i_i_i_i6381947_fu_6316[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381949_fu_6320[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381949_fu_6320[8]_i_2_n_5 ;
  wire \shl_i_i_i_i6381949_fu_6320[8]_i_3_n_5 ;
  wire \shl_i_i_i_i6381951_fu_6324[8]_i_14_n_5 ;
  wire \shl_i_i_i_i6381951_fu_6324[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6381951_fu_6324[8]_i_3_n_5 ;
  wire \shl_i_i_i_i6381951_fu_6324[8]_i_4_n_5 ;
  wire \shl_i_i_i_i6381951_fu_6324[8]_i_5_n_5 ;
  wire \shl_i_i_i_i6381951_fu_6324[8]_i_6_n_5 ;
  wire \shl_i_i_i_i638385_fu_3192[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638387_fu_3196[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638389_fu_3200[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638391_fu_3204[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638393_fu_3208[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638395_fu_3212[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638397_fu_3216[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638399_fu_3220[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638401_fu_3224[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638403_fu_3228[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638405_fu_3232[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638407_fu_3236[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638409_fu_3240[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638411_fu_3244[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638411_fu_3244[8]_i_2_n_5 ;
  wire \shl_i_i_i_i638413_fu_3248[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638413_fu_3248[8]_i_2_n_5 ;
  wire \shl_i_i_i_i638415_fu_3252[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638417_fu_3256[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638419_fu_3260[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638421_fu_3264[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638423_fu_3268[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638425_fu_3272[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638427_fu_3276[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638429_fu_3280[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638431_fu_3284[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638433_fu_3288[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638435_fu_3292[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638437_fu_3296[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638439_fu_3300[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638441_fu_3304[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638443_fu_3308[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638445_fu_3312[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638447_fu_3316[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638449_fu_3320[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638451_fu_3324[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638453_fu_3328[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638455_fu_3332[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638457_fu_3336[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638459_fu_3340[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638461_fu_3344[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638463_fu_3348[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638465_fu_3352[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638467_fu_3356[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638469_fu_3360[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638471_fu_3364[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638473_fu_3368[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638475_fu_3372[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638477_fu_3376[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638479_fu_3380[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638481_fu_3384[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638483_fu_3388[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638485_fu_3392[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638487_fu_3396[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638489_fu_3400[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638491_fu_3404[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638493_fu_3408[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638495_fu_3412[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638497_fu_3416[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638499_fu_3420[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638501_fu_3424[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638503_fu_3428[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638505_fu_3432[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638507_fu_3436[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638509_fu_3440[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638511_fu_3444[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638513_fu_3448[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638515_fu_3452[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638517_fu_3456[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638519_fu_3460[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638521_fu_3464[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638523_fu_3468[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638525_fu_3472[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638527_fu_3476[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638529_fu_3480[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638531_fu_3484[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638533_fu_3488[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638535_fu_3492[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638535_fu_3492[8]_i_2_n_5 ;
  wire \shl_i_i_i_i638537_fu_3496[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638537_fu_3496[8]_i_2_n_5 ;
  wire \shl_i_i_i_i638539_fu_3500[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638539_fu_3500[8]_i_2_n_5 ;
  wire \shl_i_i_i_i638541_fu_3504[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638541_fu_3504[8]_i_2_n_5 ;
  wire \shl_i_i_i_i638543_fu_3508[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638545_fu_3512[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638547_fu_3516[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638549_fu_3520[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638551_fu_3524[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638553_fu_3528[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638555_fu_3532[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638557_fu_3536[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638559_fu_3540[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638561_fu_3544[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638563_fu_3548[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638565_fu_3552[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638567_fu_3556[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638569_fu_3560[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638571_fu_3564[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638573_fu_3568[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638575_fu_3572[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638577_fu_3576[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638579_fu_3580[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638581_fu_3584[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638583_fu_3588[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638585_fu_3592[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638587_fu_3596[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638589_fu_3600[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638591_fu_3604[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638593_fu_3608[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638595_fu_3612[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638597_fu_3616[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638599_fu_3620[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638601_fu_3624[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638603_fu_3628[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638605_fu_3632[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638607_fu_3636[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638609_fu_3640[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638611_fu_3644[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638613_fu_3648[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638615_fu_3652[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638617_fu_3656[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638619_fu_3660[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638621_fu_3664[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638623_fu_3668[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638625_fu_3672[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638627_fu_3676[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638629_fu_3680[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638631_fu_3684[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638633_fu_3688[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638635_fu_3692[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638637_fu_3696[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638639_fu_3700[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638641_fu_3704[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638643_fu_3708[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638645_fu_3712[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638647_fu_3716[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638649_fu_3720[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638651_fu_3724[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638653_fu_3728[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638655_fu_3732[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638657_fu_3736[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638659_fu_3740[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638661_fu_3744[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638663_fu_3748[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638663_fu_3748[8]_i_2_n_5 ;
  wire \shl_i_i_i_i638665_fu_3752[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638665_fu_3752[8]_i_2_n_5 ;
  wire \shl_i_i_i_i638667_fu_3756[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638667_fu_3756[8]_i_2_n_5 ;
  wire \shl_i_i_i_i638669_fu_3760[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638669_fu_3760[8]_i_2_n_5 ;
  wire \shl_i_i_i_i638671_fu_3764[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638673_fu_3768[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638675_fu_3772[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638677_fu_3776[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638679_fu_3780[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638681_fu_3784[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638683_fu_3788[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638685_fu_3792[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638687_fu_3796[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638689_fu_3800[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638691_fu_3804[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638693_fu_3808[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638695_fu_3812[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638697_fu_3816[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638699_fu_3820[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638701_fu_3824[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638703_fu_3828[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638705_fu_3832[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638707_fu_3836[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638709_fu_3840[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638711_fu_3844[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638713_fu_3848[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638715_fu_3852[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638717_fu_3856[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638719_fu_3860[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638721_fu_3864[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638723_fu_3868[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638725_fu_3872[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638727_fu_3876[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638729_fu_3880[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638731_fu_3884[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638733_fu_3888[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638735_fu_3892[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638737_fu_3896[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638739_fu_3900[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638741_fu_3904[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638743_fu_3908[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638745_fu_3912[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638747_fu_3916[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638749_fu_3920[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638751_fu_3924[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638753_fu_3928[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638755_fu_3932[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638757_fu_3936[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638759_fu_3940[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638761_fu_3944[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638763_fu_3948[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638765_fu_3952[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638767_fu_3956[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638769_fu_3960[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638771_fu_3964[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638773_fu_3968[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638775_fu_3972[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638777_fu_3976[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638779_fu_3980[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638781_fu_3984[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638783_fu_3988[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638785_fu_3992[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638787_fu_3996[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638789_fu_4000[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638791_fu_4004[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638791_fu_4004[8]_i_2_n_5 ;
  wire \shl_i_i_i_i638793_fu_4008[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638793_fu_4008[8]_i_2_n_5 ;
  wire \shl_i_i_i_i638795_fu_4012[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638795_fu_4012[8]_i_2_n_5 ;
  wire \shl_i_i_i_i638797_fu_4016[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638797_fu_4016[8]_i_2_n_5 ;
  wire \shl_i_i_i_i638799_fu_4020[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638801_fu_4024[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638803_fu_4028[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638805_fu_4032[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638807_fu_4036[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638809_fu_4040[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638811_fu_4044[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638813_fu_4048[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638815_fu_4052[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638817_fu_4056[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638819_fu_4060[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638821_fu_4064[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638823_fu_4068[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638825_fu_4072[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638827_fu_4076[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638829_fu_4080[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638831_fu_4084[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638833_fu_4088[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638835_fu_4092[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638837_fu_4096[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638839_fu_4100[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638841_fu_4104[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638843_fu_4108[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638845_fu_4112[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638847_fu_4116[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638849_fu_4120[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638851_fu_4124[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638853_fu_4128[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638855_fu_4132[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638857_fu_4136[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638859_fu_4140[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638861_fu_4144[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638863_fu_4148[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638865_fu_4152[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638867_fu_4156[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638869_fu_4160[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638871_fu_4164[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638873_fu_4168[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638875_fu_4172[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638877_fu_4176[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638879_fu_4180[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638881_fu_4184[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638883_fu_4188[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638885_fu_4192[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638887_fu_4196[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638887_fu_4196[8]_i_2_n_5 ;
  wire \shl_i_i_i_i638889_fu_4200[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638889_fu_4200[8]_i_2_n_5 ;
  wire \shl_i_i_i_i638891_fu_4204[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638891_fu_4204[8]_i_2_n_5 ;
  wire \shl_i_i_i_i638893_fu_4208[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638893_fu_4208[8]_i_2_n_5 ;
  wire \shl_i_i_i_i638895_fu_4212[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638897_fu_4216[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638899_fu_4220[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638901_fu_4224[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638903_fu_4228[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638905_fu_4232[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638907_fu_4236[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638909_fu_4240[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638911_fu_4244[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638913_fu_4248[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638915_fu_4252[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638917_fu_4256[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638919_fu_4260[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638921_fu_4264[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638923_fu_4268[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638925_fu_4272[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638927_fu_4276[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638929_fu_4280[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638931_fu_4284[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638933_fu_4288[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638935_fu_4292[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638937_fu_4296[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638939_fu_4300[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638941_fu_4304[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638943_fu_4308[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638945_fu_4312[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638947_fu_4316[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638949_fu_4320[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638951_fu_4324[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638953_fu_4328[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638955_fu_4332[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638957_fu_4336[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638959_fu_4340[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638961_fu_4344[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638963_fu_4348[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638965_fu_4352[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638967_fu_4356[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638969_fu_4360[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638971_fu_4364[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638973_fu_4368[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638975_fu_4372[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638977_fu_4376[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638979_fu_4380[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638981_fu_4384[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638983_fu_4388[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638985_fu_4392[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638987_fu_4396[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638989_fu_4400[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638991_fu_4404[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638993_fu_4408[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638995_fu_4412[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638997_fu_4416[8]_i_1_n_5 ;
  wire \shl_i_i_i_i638999_fu_4420[8]_i_1_n_5 ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_1 
       (.I0(\a_reg_17616_reg[8]_i_2_n_5 ),
        .I1(\a_reg_17616_reg[8]_i_3_n_5 ),
        .I2(\a_reg_17616_reg[8] ),
        .I3(\a_reg_17616_reg[8]_i_4_n_5 ),
        .I4(DI[1]),
        .I5(\a_reg_17616_reg[8]_i_5_n_5 ),
        .O(dout_tmp));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_14 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638407_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638409_out),
        .I2(\a_reg_17616_reg[8]_i_7_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638411_out),
        .I4(\a_reg_17616_reg[8]_i_7_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638413_out),
        .O(\a_reg_17616[8]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_15 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638399_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638401_out),
        .I2(\a_reg_17616_reg[8]_i_7_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638403_out),
        .I4(\a_reg_17616_reg[8]_i_7_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638405_out),
        .O(\a_reg_17616[8]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_16 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638391_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638393_out),
        .I2(\a_reg_17616_reg[8]_i_7_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638395_out),
        .I4(\a_reg_17616_reg[8]_i_7_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638397_out),
        .O(\a_reg_17616[8]_i_16_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_17 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381951_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638385_out),
        .I2(\a_reg_17616_reg[8]_i_7_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638387_out),
        .I4(\a_reg_17616_reg[8]_i_7_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638389_out),
        .O(\a_reg_17616[8]_i_17_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_174 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638823_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638825_out),
        .I2(\a_reg_17616_reg[8]_i_103_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638827_out),
        .I4(\a_reg_17616_reg[8]_i_103_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638829_out),
        .O(\a_reg_17616[8]_i_174_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_175 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638815_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638817_out),
        .I2(\a_reg_17616_reg[8]_i_103_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638819_out),
        .I4(\a_reg_17616_reg[8]_i_103_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638821_out),
        .O(\a_reg_17616[8]_i_175_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_176 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638807_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638809_out),
        .I2(\a_reg_17616_reg[8]_i_103_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638811_out),
        .I4(\a_reg_17616_reg[8]_i_103_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638813_out),
        .O(\a_reg_17616[8]_i_176_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_177 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638799_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638801_out),
        .I2(\a_reg_17616_reg[8]_i_103_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638803_out),
        .I4(\a_reg_17616_reg[8]_i_103_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638805_out),
        .O(\a_reg_17616[8]_i_177_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_178 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638855_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638857_out),
        .I2(\a_reg_17616_reg[8]_i_103_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638859_out),
        .I4(\a_reg_17616_reg[8]_i_103_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638861_out),
        .O(\a_reg_17616[8]_i_178_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_179 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638847_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638849_out),
        .I2(\a_reg_17616_reg[8]_i_103_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638851_out),
        .I4(\a_reg_17616_reg[8]_i_103_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638853_out),
        .O(\a_reg_17616[8]_i_179_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_18 
       (.I0(\a_reg_17616_reg[8]_i_30_n_5 ),
        .I1(\a_reg_17616_reg[8]_i_31_n_5 ),
        .I2(\a_reg_17616_reg[8]_i_9_0 ),
        .I3(\a_reg_17616_reg[8]_i_32_n_5 ),
        .I4(\a_reg_17616_reg[8]_i_9_1 ),
        .I5(\a_reg_17616_reg[8]_i_33_n_5 ),
        .O(\a_reg_17616[8]_i_18_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_180 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638839_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638841_out),
        .I2(\a_reg_17616_reg[8]_i_103_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638843_out),
        .I4(\a_reg_17616_reg[8]_i_103_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638845_out),
        .O(\a_reg_17616[8]_i_180_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_181 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638831_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638833_out),
        .I2(\a_reg_17616_reg[8]_i_103_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638835_out),
        .I4(\a_reg_17616_reg[8]_i_103_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638837_out),
        .O(\a_reg_17616[8]_i_181_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_182 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638887_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638889_out),
        .I2(\a_reg_17616_reg[8]_i_103_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638891_out),
        .I4(\a_reg_17616_reg[8]_i_103_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638893_out),
        .O(\a_reg_17616[8]_i_182_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_183 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638879_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638881_out),
        .I2(\a_reg_17616_reg[8]_i_103_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638883_out),
        .I4(\a_reg_17616_reg[8]_i_103_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638885_out),
        .O(\a_reg_17616[8]_i_183_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_184 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638871_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638873_out),
        .I2(\a_reg_17616_reg[8]_i_103_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638875_out),
        .I4(\a_reg_17616_reg[8]_i_103_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638877_out),
        .O(\a_reg_17616[8]_i_184_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_185 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638863_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638865_out),
        .I2(\a_reg_17616_reg[8]_i_103_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638867_out),
        .I4(\a_reg_17616_reg[8]_i_103_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638869_out),
        .O(\a_reg_17616[8]_i_185_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_186 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638919_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638921_out),
        .I2(\a_reg_17616_reg[8]_i_103_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638923_out),
        .I4(\a_reg_17616_reg[8]_i_103_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638925_out),
        .O(\a_reg_17616[8]_i_186_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_187 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638911_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638913_out),
        .I2(\a_reg_17616_reg[8]_i_103_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638915_out),
        .I4(\a_reg_17616_reg[8]_i_103_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638917_out),
        .O(\a_reg_17616[8]_i_187_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_188 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638903_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638905_out),
        .I2(\a_reg_17616_reg[8]_i_103_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638907_out),
        .I4(\a_reg_17616_reg[8]_i_103_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638909_out),
        .O(\a_reg_17616[8]_i_188_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_189 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638895_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638897_out),
        .I2(\a_reg_17616_reg[8]_i_103_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638899_out),
        .I4(\a_reg_17616_reg[8]_i_103_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638901_out),
        .O(\a_reg_17616[8]_i_189_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_19 
       (.I0(\a_reg_17616_reg[8]_i_34_n_5 ),
        .I1(\a_reg_17616_reg[8]_i_35_n_5 ),
        .I2(\a_reg_17616_reg[8]_i_9_0 ),
        .I3(\a_reg_17616_reg[8]_i_36_n_5 ),
        .I4(\a_reg_17616_reg[8]_i_9_1 ),
        .I5(\a_reg_17616_reg[8]_i_37_n_5 ),
        .O(\a_reg_17616[8]_i_19_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_190 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638695_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638697_out),
        .I2(\a_reg_17616_reg[8]_i_103_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638699_out),
        .I4(\a_reg_17616_reg[8]_i_103_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638701_out),
        .O(\a_reg_17616[8]_i_190_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_191 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638687_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638689_out),
        .I2(\a_reg_17616_reg[8]_i_103_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638691_out),
        .I4(\a_reg_17616_reg[8]_i_103_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638693_out),
        .O(\a_reg_17616[8]_i_191_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_192 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638679_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638681_out),
        .I2(\a_reg_17616_reg[8]_i_103_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638683_out),
        .I4(\a_reg_17616_reg[8]_i_103_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638685_out),
        .O(\a_reg_17616[8]_i_192_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_193 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638671_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638673_out),
        .I2(\a_reg_17616_reg[8]_i_103_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638675_out),
        .I4(\a_reg_17616_reg[8]_i_103_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638677_out),
        .O(\a_reg_17616[8]_i_193_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_194 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638727_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638729_out),
        .I2(\a_reg_17616_reg[8]_i_103_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638731_out),
        .I4(\a_reg_17616_reg[8]_i_103_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638733_out),
        .O(\a_reg_17616[8]_i_194_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_195 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638719_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638721_out),
        .I2(\a_reg_17616_reg[8]_i_103_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638723_out),
        .I4(\a_reg_17616_reg[8]_i_103_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638725_out),
        .O(\a_reg_17616[8]_i_195_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_196 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638711_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638713_out),
        .I2(\a_reg_17616_reg[8]_i_103_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638715_out),
        .I4(\a_reg_17616_reg[8]_i_103_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638717_out),
        .O(\a_reg_17616[8]_i_196_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_197 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638703_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638705_out),
        .I2(\a_reg_17616_reg[8]_i_103_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638707_out),
        .I4(\a_reg_17616_reg[8]_i_103_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638709_out),
        .O(\a_reg_17616[8]_i_197_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_198 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638759_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638761_out),
        .I2(\a_reg_17616_reg[8]_i_103_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638763_out),
        .I4(\a_reg_17616_reg[8]_i_103_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638765_out),
        .O(\a_reg_17616[8]_i_198_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_199 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638751_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638753_out),
        .I2(\a_reg_17616_reg[8]_i_103_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638755_out),
        .I4(\a_reg_17616_reg[8]_i_103_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638757_out),
        .O(\a_reg_17616[8]_i_199_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_20 
       (.I0(\a_reg_17616_reg[8]_i_38_n_5 ),
        .I1(\a_reg_17616_reg[8]_i_39_n_5 ),
        .I2(\a_reg_17616_reg[8]_i_9_0 ),
        .I3(\a_reg_17616_reg[8]_i_40_n_5 ),
        .I4(\a_reg_17616_reg[8]_i_9_1 ),
        .I5(\a_reg_17616_reg[8]_i_41_n_5 ),
        .O(\a_reg_17616[8]_i_20_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_200 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638743_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638745_out),
        .I2(\a_reg_17616_reg[8]_i_103_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638747_out),
        .I4(\a_reg_17616_reg[8]_i_103_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638749_out),
        .O(\a_reg_17616[8]_i_200_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_201 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638735_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638737_out),
        .I2(\a_reg_17616_reg[8]_i_103_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638739_out),
        .I4(\a_reg_17616_reg[8]_i_103_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638741_out),
        .O(\a_reg_17616[8]_i_201_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_202 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638791_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638793_out),
        .I2(\a_reg_17616_reg[8]_i_103_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638795_out),
        .I4(\a_reg_17616_reg[8]_i_103_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638797_out),
        .O(\a_reg_17616[8]_i_202_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_203 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638783_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638785_out),
        .I2(\a_reg_17616_reg[8]_i_103_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638787_out),
        .I4(\a_reg_17616_reg[8]_i_103_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638789_out),
        .O(\a_reg_17616[8]_i_203_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_204 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638775_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638777_out),
        .I2(\a_reg_17616_reg[8]_i_103_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638779_out),
        .I4(\a_reg_17616_reg[8]_i_103_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638781_out),
        .O(\a_reg_17616[8]_i_204_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_205 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638767_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638769_out),
        .I2(\a_reg_17616_reg[8]_i_103_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638771_out),
        .I4(\a_reg_17616_reg[8]_i_103_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638773_out),
        .O(\a_reg_17616[8]_i_205_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_206 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638567_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638569_out),
        .I2(\a_reg_17616_reg[8]_i_103_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638571_out),
        .I4(\a_reg_17616_reg[8]_i_103_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638573_out),
        .O(\a_reg_17616[8]_i_206_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_207 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638559_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638561_out),
        .I2(\a_reg_17616_reg[8]_i_103_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638563_out),
        .I4(\a_reg_17616_reg[8]_i_103_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638565_out),
        .O(\a_reg_17616[8]_i_207_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_208 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638551_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638553_out),
        .I2(\a_reg_17616_reg[8]_i_103_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638555_out),
        .I4(\a_reg_17616_reg[8]_i_103_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638557_out),
        .O(\a_reg_17616[8]_i_208_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_209 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638543_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638545_out),
        .I2(\a_reg_17616_reg[8]_i_103_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638547_out),
        .I4(\a_reg_17616_reg[8]_i_103_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638549_out),
        .O(\a_reg_17616[8]_i_209_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_21 
       (.I0(\a_reg_17616_reg[8]_i_42_n_5 ),
        .I1(\a_reg_17616_reg[8]_i_43_n_5 ),
        .I2(\a_reg_17616_reg[8]_i_9_0 ),
        .I3(\a_reg_17616_reg[8]_i_44_n_5 ),
        .I4(\a_reg_17616_reg[8]_i_9_1 ),
        .I5(\a_reg_17616_reg[8]_i_45_n_5 ),
        .O(\a_reg_17616[8]_i_21_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_210 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638599_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638601_out),
        .I2(\a_reg_17616_reg[8]_i_103_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638603_out),
        .I4(\a_reg_17616_reg[8]_i_103_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638605_out),
        .O(\a_reg_17616[8]_i_210_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_211 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638591_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638593_out),
        .I2(\a_reg_17616_reg[8]_i_103_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638595_out),
        .I4(\a_reg_17616_reg[8]_i_103_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638597_out),
        .O(\a_reg_17616[8]_i_211_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_212 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638583_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638585_out),
        .I2(\a_reg_17616_reg[8]_i_103_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638587_out),
        .I4(\a_reg_17616_reg[8]_i_103_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638589_out),
        .O(\a_reg_17616[8]_i_212_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_213 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638575_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638577_out),
        .I2(\a_reg_17616_reg[8]_i_103_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638579_out),
        .I4(\a_reg_17616_reg[8]_i_103_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638581_out),
        .O(\a_reg_17616[8]_i_213_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_214 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638631_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638633_out),
        .I2(\a_reg_17616_reg[8]_i_103_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638635_out),
        .I4(\a_reg_17616_reg[8]_i_103_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638637_out),
        .O(\a_reg_17616[8]_i_214_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_215 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638623_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638625_out),
        .I2(\a_reg_17616_reg[8]_i_103_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638627_out),
        .I4(\a_reg_17616_reg[8]_i_103_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638629_out),
        .O(\a_reg_17616[8]_i_215_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_216 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638615_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638617_out),
        .I2(\a_reg_17616_reg[8]_i_103_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638619_out),
        .I4(\a_reg_17616_reg[8]_i_103_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638621_out),
        .O(\a_reg_17616[8]_i_216_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_217 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638607_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638609_out),
        .I2(\a_reg_17616_reg[8]_i_103_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638611_out),
        .I4(\a_reg_17616_reg[8]_i_103_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638613_out),
        .O(\a_reg_17616[8]_i_217_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_218 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638663_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638665_out),
        .I2(\a_reg_17616_reg[8]_i_103_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638667_out),
        .I4(\a_reg_17616_reg[8]_i_103_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638669_out),
        .O(\a_reg_17616[8]_i_218_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_219 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638655_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638657_out),
        .I2(\a_reg_17616_reg[8]_i_103_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638659_out),
        .I4(\a_reg_17616_reg[8]_i_103_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638661_out),
        .O(\a_reg_17616[8]_i_219_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_22 
       (.I0(\a_reg_17616_reg[8]_i_46_n_5 ),
        .I1(\a_reg_17616_reg[8]_i_47_n_5 ),
        .I2(\a_reg_17616_reg[8]_i_9_0 ),
        .I3(\a_reg_17616_reg[8]_i_48_n_5 ),
        .I4(\a_reg_17616_reg[8]_i_9_1 ),
        .I5(\a_reg_17616_reg[8]_i_49_n_5 ),
        .O(\a_reg_17616[8]_i_22_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_220 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638647_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638649_out),
        .I2(\a_reg_17616_reg[8]_i_103_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638651_out),
        .I4(\a_reg_17616_reg[8]_i_103_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638653_out),
        .O(\a_reg_17616[8]_i_220_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_221 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638639_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638641_out),
        .I2(\a_reg_17616_reg[8]_i_103_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638643_out),
        .I4(\a_reg_17616_reg[8]_i_103_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638645_out),
        .O(\a_reg_17616[8]_i_221_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_222 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638439_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638441_out),
        .I2(\a_reg_17616_reg[8]_i_103_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638443_out),
        .I4(\a_reg_17616_reg[8]_i_103_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638445_out),
        .O(\a_reg_17616[8]_i_222_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_223 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638431_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638433_out),
        .I2(\a_reg_17616_reg[8]_i_103_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638435_out),
        .I4(\a_reg_17616_reg[8]_i_103_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638437_out),
        .O(\a_reg_17616[8]_i_223_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_224 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638423_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638425_out),
        .I2(\a_reg_17616_reg[8]_i_103_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638427_out),
        .I4(\a_reg_17616_reg[8]_i_103_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638429_out),
        .O(\a_reg_17616[8]_i_224_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_225 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638415_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638417_out),
        .I2(\a_reg_17616_reg[8]_i_103_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638419_out),
        .I4(\a_reg_17616_reg[8]_i_103_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638421_out),
        .O(\a_reg_17616[8]_i_225_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_226 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638471_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638473_out),
        .I2(\a_reg_17616_reg[8]_i_103_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638475_out),
        .I4(\a_reg_17616_reg[8]_i_103_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638477_out),
        .O(\a_reg_17616[8]_i_226_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_227 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638463_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638465_out),
        .I2(\a_reg_17616_reg[8]_i_103_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638467_out),
        .I4(\a_reg_17616_reg[8]_i_103_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638469_out),
        .O(\a_reg_17616[8]_i_227_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_228 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638455_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638457_out),
        .I2(\a_reg_17616_reg[8]_i_103_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638459_out),
        .I4(\a_reg_17616_reg[8]_i_103_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638461_out),
        .O(\a_reg_17616[8]_i_228_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_229 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638447_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638449_out),
        .I2(\a_reg_17616_reg[8]_i_103_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638451_out),
        .I4(\a_reg_17616_reg[8]_i_103_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638453_out),
        .O(\a_reg_17616[8]_i_229_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_23 
       (.I0(\a_reg_17616_reg[8]_i_50_n_5 ),
        .I1(\a_reg_17616_reg[8]_i_51_n_5 ),
        .I2(\a_reg_17616_reg[8]_i_9_0 ),
        .I3(\a_reg_17616_reg[8]_i_52_n_5 ),
        .I4(\a_reg_17616_reg[8]_i_9_1 ),
        .I5(\a_reg_17616_reg[8]_i_53_n_5 ),
        .O(\a_reg_17616[8]_i_23_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_230 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638503_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638505_out),
        .I2(\a_reg_17616_reg[8]_i_103_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638507_out),
        .I4(\a_reg_17616_reg[8]_i_103_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638509_out),
        .O(\a_reg_17616[8]_i_230_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_231 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638495_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638497_out),
        .I2(\a_reg_17616_reg[8]_i_103_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638499_out),
        .I4(\a_reg_17616_reg[8]_i_103_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638501_out),
        .O(\a_reg_17616[8]_i_231_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_232 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638487_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638489_out),
        .I2(\a_reg_17616_reg[8]_i_103_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638491_out),
        .I4(\a_reg_17616_reg[8]_i_103_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638493_out),
        .O(\a_reg_17616[8]_i_232_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_233 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638479_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638481_out),
        .I2(\a_reg_17616_reg[8]_i_103_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638483_out),
        .I4(\a_reg_17616_reg[8]_i_103_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638485_out),
        .O(\a_reg_17616[8]_i_233_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_234 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638535_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638537_out),
        .I2(\a_reg_17616_reg[8]_i_103_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638539_out),
        .I4(\a_reg_17616_reg[8]_i_103_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638541_out),
        .O(\a_reg_17616[8]_i_234_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_235 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638527_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638529_out),
        .I2(\a_reg_17616_reg[8]_i_103_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638531_out),
        .I4(\a_reg_17616_reg[8]_i_103_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638533_out),
        .O(\a_reg_17616[8]_i_235_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_236 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638519_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638521_out),
        .I2(\a_reg_17616_reg[8]_i_103_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638523_out),
        .I4(\a_reg_17616_reg[8]_i_103_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638525_out),
        .O(\a_reg_17616[8]_i_236_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_237 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638511_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638513_out),
        .I2(\a_reg_17616_reg[8]_i_103_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638515_out),
        .I4(\a_reg_17616_reg[8]_i_103_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638517_out),
        .O(\a_reg_17616[8]_i_237_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_238 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381335_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381337_out),
        .I2(\a_reg_17616_reg[8]_i_135_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381339_out),
        .I4(\a_reg_17616_reg[8]_i_135_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381341_out),
        .O(\a_reg_17616[8]_i_238_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_239 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381327_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381329_out),
        .I2(\a_reg_17616_reg[8]_i_135_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381331_out),
        .I4(\a_reg_17616_reg[8]_i_135_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381333_out),
        .O(\a_reg_17616[8]_i_239_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_24 
       (.I0(\a_reg_17616_reg[8]_i_54_n_5 ),
        .I1(\a_reg_17616_reg[8]_i_55_n_5 ),
        .I2(\a_reg_17616_reg[8]_i_9_0 ),
        .I3(\a_reg_17616_reg[8]_i_56_n_5 ),
        .I4(\a_reg_17616_reg[8]_i_9_1 ),
        .I5(\a_reg_17616_reg[8]_i_57_n_5 ),
        .O(\a_reg_17616[8]_i_24_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_240 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381319_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381321_out),
        .I2(\a_reg_17616_reg[8]_i_135_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381323_out),
        .I4(\a_reg_17616_reg[8]_i_135_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381325_out),
        .O(\a_reg_17616[8]_i_240_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_241 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381311_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381313_out),
        .I2(\a_reg_17616_reg[8]_i_135_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381315_out),
        .I4(\a_reg_17616_reg[8]_i_135_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381317_out),
        .O(\a_reg_17616[8]_i_241_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_242 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381367_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381369_out),
        .I2(\a_reg_17616_reg[8]_i_135_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381371_out),
        .I4(\a_reg_17616_reg[8]_i_135_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381373_out),
        .O(\a_reg_17616[8]_i_242_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_243 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381359_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381361_out),
        .I2(\a_reg_17616_reg[8]_i_135_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381363_out),
        .I4(\a_reg_17616_reg[8]_i_135_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381365_out),
        .O(\a_reg_17616[8]_i_243_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_244 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381351_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381353_out),
        .I2(\a_reg_17616_reg[8]_i_135_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381355_out),
        .I4(\a_reg_17616_reg[8]_i_135_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381357_out),
        .O(\a_reg_17616[8]_i_244_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_245 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381343_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381345_out),
        .I2(\a_reg_17616_reg[8]_i_135_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381347_out),
        .I4(\a_reg_17616_reg[8]_i_135_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381349_out),
        .O(\a_reg_17616[8]_i_245_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_246 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381399_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381401_out),
        .I2(\a_reg_17616_reg[8]_i_135_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381403_out),
        .I4(\a_reg_17616_reg[8]_i_135_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381405_out),
        .O(\a_reg_17616[8]_i_246_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_247 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381391_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381393_out),
        .I2(\a_reg_17616_reg[8]_i_135_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381395_out),
        .I4(\a_reg_17616_reg[8]_i_135_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381397_out),
        .O(\a_reg_17616[8]_i_247_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_248 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381383_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381385_out),
        .I2(\a_reg_17616_reg[8]_i_135_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381387_out),
        .I4(\a_reg_17616_reg[8]_i_135_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381389_out),
        .O(\a_reg_17616[8]_i_248_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_249 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381375_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381377_out),
        .I2(\a_reg_17616_reg[8]_i_135_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381379_out),
        .I4(\a_reg_17616_reg[8]_i_135_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381381_out),
        .O(\a_reg_17616[8]_i_249_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_25 
       (.I0(\a_reg_17616_reg[8]_i_58_n_5 ),
        .I1(\a_reg_17616_reg[8]_i_59_n_5 ),
        .I2(\a_reg_17616_reg[8]_i_9_0 ),
        .I3(\a_reg_17616_reg[8]_i_60_n_5 ),
        .I4(\a_reg_17616_reg[8]_i_9_1 ),
        .I5(\a_reg_17616_reg[8]_i_61_n_5 ),
        .O(\a_reg_17616[8]_i_25_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_250 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381431_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381433_out),
        .I2(\a_reg_17616_reg[8]_i_135_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381435_out),
        .I4(\a_reg_17616_reg[8]_i_135_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381437_out),
        .O(\a_reg_17616[8]_i_250_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_251 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381423_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381425_out),
        .I2(\a_reg_17616_reg[8]_i_135_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381427_out),
        .I4(\a_reg_17616_reg[8]_i_135_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381429_out),
        .O(\a_reg_17616[8]_i_251_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_252 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381415_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381417_out),
        .I2(\a_reg_17616_reg[8]_i_135_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381419_out),
        .I4(\a_reg_17616_reg[8]_i_135_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381421_out),
        .O(\a_reg_17616[8]_i_252_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_253 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381407_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381409_out),
        .I2(\a_reg_17616_reg[8]_i_135_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381411_out),
        .I4(\a_reg_17616_reg[8]_i_135_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381413_out),
        .O(\a_reg_17616[8]_i_253_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_254 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381207_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381209_out),
        .I2(\a_reg_17616_reg[8]_i_135_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381211_out),
        .I4(\a_reg_17616_reg[8]_i_135_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381213_out),
        .O(\a_reg_17616[8]_i_254_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_255 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381199_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381201_out),
        .I2(\a_reg_17616_reg[8]_i_135_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381203_out),
        .I4(\a_reg_17616_reg[8]_i_135_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381205_out),
        .O(\a_reg_17616[8]_i_255_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_256 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381191_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381193_out),
        .I2(\a_reg_17616_reg[8]_i_135_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381195_out),
        .I4(\a_reg_17616_reg[8]_i_135_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381197_out),
        .O(\a_reg_17616[8]_i_256_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_257 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381183_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381185_out),
        .I2(\a_reg_17616_reg[8]_i_135_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381187_out),
        .I4(\a_reg_17616_reg[8]_i_135_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381189_out),
        .O(\a_reg_17616[8]_i_257_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_258 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381239_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381241_out),
        .I2(\a_reg_17616_reg[8]_i_135_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381243_out),
        .I4(\a_reg_17616_reg[8]_i_135_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381245_out),
        .O(\a_reg_17616[8]_i_258_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_259 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381231_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381233_out),
        .I2(\a_reg_17616_reg[8]_i_135_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381235_out),
        .I4(\a_reg_17616_reg[8]_i_135_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381237_out),
        .O(\a_reg_17616[8]_i_259_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_26 
       (.I0(\a_reg_17616_reg[8]_i_62_n_5 ),
        .I1(\a_reg_17616_reg[8]_i_63_n_5 ),
        .I2(\a_reg_17616_reg[8]_i_9_0 ),
        .I3(\a_reg_17616_reg[8]_i_64_n_5 ),
        .I4(\a_reg_17616_reg[8]_i_9_1 ),
        .I5(\a_reg_17616_reg[8]_i_65_n_5 ),
        .O(\a_reg_17616[8]_i_26_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_260 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381223_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381225_out),
        .I2(\a_reg_17616_reg[8]_i_135_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381227_out),
        .I4(\a_reg_17616_reg[8]_i_135_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381229_out),
        .O(\a_reg_17616[8]_i_260_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_261 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381215_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381217_out),
        .I2(\a_reg_17616_reg[8]_i_135_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381219_out),
        .I4(\a_reg_17616_reg[8]_i_135_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381221_out),
        .O(\a_reg_17616[8]_i_261_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_262 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381271_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381273_out),
        .I2(\a_reg_17616_reg[8]_i_135_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381275_out),
        .I4(\a_reg_17616_reg[8]_i_135_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381277_out),
        .O(\a_reg_17616[8]_i_262_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_263 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381263_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381265_out),
        .I2(\a_reg_17616_reg[8]_i_135_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381267_out),
        .I4(\a_reg_17616_reg[8]_i_135_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381269_out),
        .O(\a_reg_17616[8]_i_263_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_264 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381255_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381257_out),
        .I2(\a_reg_17616_reg[8]_i_135_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381259_out),
        .I4(\a_reg_17616_reg[8]_i_135_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381261_out),
        .O(\a_reg_17616[8]_i_264_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_265 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381247_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381249_out),
        .I2(\a_reg_17616_reg[8]_i_135_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381251_out),
        .I4(\a_reg_17616_reg[8]_i_135_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381253_out),
        .O(\a_reg_17616[8]_i_265_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_266 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381303_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381305_out),
        .I2(\a_reg_17616_reg[8]_i_135_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381307_out),
        .I4(\a_reg_17616_reg[8]_i_135_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381309_out),
        .O(\a_reg_17616[8]_i_266_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_267 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381295_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381297_out),
        .I2(\a_reg_17616_reg[8]_i_135_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381299_out),
        .I4(\a_reg_17616_reg[8]_i_135_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381301_out),
        .O(\a_reg_17616[8]_i_267_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_268 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381287_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381289_out),
        .I2(\a_reg_17616_reg[8]_i_135_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381291_out),
        .I4(\a_reg_17616_reg[8]_i_135_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381293_out),
        .O(\a_reg_17616[8]_i_268_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_269 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381279_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381281_out),
        .I2(\a_reg_17616_reg[8]_i_135_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381283_out),
        .I4(\a_reg_17616_reg[8]_i_135_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381285_out),
        .O(\a_reg_17616[8]_i_269_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_27 
       (.I0(\a_reg_17616_reg[8]_i_66_n_5 ),
        .I1(\a_reg_17616_reg[8]_i_67_n_5 ),
        .I2(\a_reg_17616_reg[8]_i_9_0 ),
        .I3(\a_reg_17616_reg[8]_i_68_n_5 ),
        .I4(\a_reg_17616_reg[8]_i_9_1 ),
        .I5(\a_reg_17616_reg[8]_i_69_n_5 ),
        .O(\a_reg_17616[8]_i_27_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_270 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381079_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381081_out),
        .I2(\a_reg_17616_reg[8]_i_135_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381083_out),
        .I4(\a_reg_17616_reg[8]_i_135_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381085_out),
        .O(\a_reg_17616[8]_i_270_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_271 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381071_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381073_out),
        .I2(\a_reg_17616_reg[8]_i_135_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381075_out),
        .I4(\a_reg_17616_reg[8]_i_135_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381077_out),
        .O(\a_reg_17616[8]_i_271_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_272 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381063_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381065_out),
        .I2(\a_reg_17616_reg[8]_i_135_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381067_out),
        .I4(\a_reg_17616_reg[8]_i_135_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381069_out),
        .O(\a_reg_17616[8]_i_272_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_273 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381055_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381057_out),
        .I2(\a_reg_17616_reg[8]_i_135_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381059_out),
        .I4(\a_reg_17616_reg[8]_i_135_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381061_out),
        .O(\a_reg_17616[8]_i_273_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_274 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381111_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381113_out),
        .I2(\a_reg_17616_reg[8]_i_135_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381115_out),
        .I4(\a_reg_17616_reg[8]_i_135_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381117_out),
        .O(\a_reg_17616[8]_i_274_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_275 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381103_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381105_out),
        .I2(\a_reg_17616_reg[8]_i_135_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381107_out),
        .I4(\a_reg_17616_reg[8]_i_135_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381109_out),
        .O(\a_reg_17616[8]_i_275_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_276 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381095_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381097_out),
        .I2(\a_reg_17616_reg[8]_i_135_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381099_out),
        .I4(\a_reg_17616_reg[8]_i_135_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381101_out),
        .O(\a_reg_17616[8]_i_276_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_277 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381087_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381089_out),
        .I2(\a_reg_17616_reg[8]_i_135_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381091_out),
        .I4(\a_reg_17616_reg[8]_i_135_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381093_out),
        .O(\a_reg_17616[8]_i_277_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_278 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381143_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381145_out),
        .I2(\a_reg_17616_reg[8]_i_135_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381147_out),
        .I4(\a_reg_17616_reg[8]_i_135_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381149_out),
        .O(\a_reg_17616[8]_i_278_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_279 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381135_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381137_out),
        .I2(\a_reg_17616_reg[8]_i_135_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381139_out),
        .I4(\a_reg_17616_reg[8]_i_135_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381141_out),
        .O(\a_reg_17616[8]_i_279_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_28 
       (.I0(\a_reg_17616_reg[8]_i_70_n_5 ),
        .I1(\a_reg_17616_reg[8]_i_71_n_5 ),
        .I2(\a_reg_17616_reg[8]_i_9_0 ),
        .I3(\a_reg_17616_reg[8]_i_72_n_5 ),
        .I4(\a_reg_17616_reg[8]_i_9_1 ),
        .I5(\a_reg_17616_reg[8]_i_73_n_5 ),
        .O(\a_reg_17616[8]_i_28_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_280 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381127_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381129_out),
        .I2(\a_reg_17616_reg[8]_i_135_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381131_out),
        .I4(\a_reg_17616_reg[8]_i_135_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381133_out),
        .O(\a_reg_17616[8]_i_280_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_281 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381119_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381121_out),
        .I2(\a_reg_17616_reg[8]_i_135_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381123_out),
        .I4(\a_reg_17616_reg[8]_i_135_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381125_out),
        .O(\a_reg_17616[8]_i_281_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_282 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381175_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381177_out),
        .I2(\a_reg_17616_reg[8]_i_135_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381179_out),
        .I4(\a_reg_17616_reg[8]_i_135_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381181_out),
        .O(\a_reg_17616[8]_i_282_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_283 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381167_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381169_out),
        .I2(\a_reg_17616_reg[8]_i_135_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381171_out),
        .I4(\a_reg_17616_reg[8]_i_135_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381173_out),
        .O(\a_reg_17616[8]_i_283_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_284 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381159_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381161_out),
        .I2(\a_reg_17616_reg[8]_i_135_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381163_out),
        .I4(\a_reg_17616_reg[8]_i_135_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381165_out),
        .O(\a_reg_17616[8]_i_284_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_285 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381151_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381153_out),
        .I2(\a_reg_17616_reg[8]_i_135_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381155_out),
        .I4(\a_reg_17616_reg[8]_i_135_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381157_out),
        .O(\a_reg_17616[8]_i_285_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_286 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638951_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638953_out),
        .I2(\a_reg_17616_reg[8]_i_135_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638955_out),
        .I4(\a_reg_17616_reg[8]_i_135_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638957_out),
        .O(\a_reg_17616[8]_i_286_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_287 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638943_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638945_out),
        .I2(\a_reg_17616_reg[8]_i_135_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638947_out),
        .I4(\a_reg_17616_reg[8]_i_135_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638949_out),
        .O(\a_reg_17616[8]_i_287_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_288 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638935_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638937_out),
        .I2(\a_reg_17616_reg[8]_i_135_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638939_out),
        .I4(\a_reg_17616_reg[8]_i_135_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638941_out),
        .O(\a_reg_17616[8]_i_288_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_289 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638927_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638929_out),
        .I2(\a_reg_17616_reg[8]_i_135_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638931_out),
        .I4(\a_reg_17616_reg[8]_i_135_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638933_out),
        .O(\a_reg_17616[8]_i_289_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_29 
       (.I0(\a_reg_17616_reg[8]_i_74_n_5 ),
        .I1(\a_reg_17616_reg[8]_i_75_n_5 ),
        .I2(\a_reg_17616_reg[8]_i_9_0 ),
        .I3(\a_reg_17616_reg[8]_i_76_n_5 ),
        .I4(\a_reg_17616_reg[8]_i_9_1 ),
        .I5(\a_reg_17616_reg[8]_i_77_n_5 ),
        .O(\a_reg_17616[8]_i_29_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_290 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638983_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638985_out),
        .I2(\a_reg_17616_reg[8]_i_135_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638987_out),
        .I4(\a_reg_17616_reg[8]_i_135_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638989_out),
        .O(\a_reg_17616[8]_i_290_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_291 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638975_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638977_out),
        .I2(\a_reg_17616_reg[8]_i_135_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638979_out),
        .I4(\a_reg_17616_reg[8]_i_135_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638981_out),
        .O(\a_reg_17616[8]_i_291_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_292 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638967_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638969_out),
        .I2(\a_reg_17616_reg[8]_i_135_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638971_out),
        .I4(\a_reg_17616_reg[8]_i_135_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638973_out),
        .O(\a_reg_17616[8]_i_292_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_293 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638959_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638961_out),
        .I2(\a_reg_17616_reg[8]_i_135_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638963_out),
        .I4(\a_reg_17616_reg[8]_i_135_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638965_out),
        .O(\a_reg_17616[8]_i_293_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_294 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381015_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381017_out),
        .I2(\a_reg_17616_reg[8]_i_135_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381019_out),
        .I4(\a_reg_17616_reg[8]_i_135_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381021_out),
        .O(\a_reg_17616[8]_i_294_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_295 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381007_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381009_out),
        .I2(\a_reg_17616_reg[8]_i_135_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381011_out),
        .I4(\a_reg_17616_reg[8]_i_135_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381013_out),
        .O(\a_reg_17616[8]_i_295_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_296 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638999_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381001_out),
        .I2(\a_reg_17616_reg[8]_i_135_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381003_out),
        .I4(\a_reg_17616_reg[8]_i_135_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381005_out),
        .O(\a_reg_17616[8]_i_296_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_297 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638991_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638993_out),
        .I2(\a_reg_17616_reg[8]_i_135_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638995_out),
        .I4(\a_reg_17616_reg[8]_i_135_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638997_out),
        .O(\a_reg_17616[8]_i_297_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_298 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381047_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381049_out),
        .I2(\a_reg_17616_reg[8]_i_135_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381051_out),
        .I4(\a_reg_17616_reg[8]_i_135_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381053_out),
        .O(\a_reg_17616[8]_i_298_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_299 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381039_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381041_out),
        .I2(\a_reg_17616_reg[8]_i_135_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381043_out),
        .I4(\a_reg_17616_reg[8]_i_135_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381045_out),
        .O(\a_reg_17616[8]_i_299_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_300 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381031_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381033_out),
        .I2(\a_reg_17616_reg[8]_i_135_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381035_out),
        .I4(\a_reg_17616_reg[8]_i_135_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381037_out),
        .O(\a_reg_17616[8]_i_300_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_301 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381023_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381025_out),
        .I2(\a_reg_17616_reg[8]_i_135_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381027_out),
        .I4(\a_reg_17616_reg[8]_i_135_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381029_out),
        .O(\a_reg_17616[8]_i_301_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_302 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381847_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381849_out),
        .I2(\a_reg_17616_reg[8]_i_167_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381851_out),
        .I4(\a_reg_17616_reg[8]_i_167_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381853_out),
        .O(\a_reg_17616[8]_i_302_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_303 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381839_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381841_out),
        .I2(\a_reg_17616_reg[8]_i_167_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381843_out),
        .I4(\a_reg_17616_reg[8]_i_167_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381845_out),
        .O(\a_reg_17616[8]_i_303_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_304 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381831_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381833_out),
        .I2(\a_reg_17616_reg[8]_i_167_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381835_out),
        .I4(\a_reg_17616_reg[8]_i_167_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381837_out),
        .O(\a_reg_17616[8]_i_304_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_305 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381823_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381825_out),
        .I2(\a_reg_17616_reg[8]_i_167_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381827_out),
        .I4(\a_reg_17616_reg[8]_i_167_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381829_out),
        .O(\a_reg_17616[8]_i_305_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_306 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381879_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381881_out),
        .I2(\a_reg_17616_reg[8]_i_167_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381883_out),
        .I4(\a_reg_17616_reg[8]_i_167_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381885_out),
        .O(\a_reg_17616[8]_i_306_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_307 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381871_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381873_out),
        .I2(\a_reg_17616_reg[8]_i_167_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381875_out),
        .I4(\a_reg_17616_reg[8]_i_167_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381877_out),
        .O(\a_reg_17616[8]_i_307_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_308 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381863_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381865_out),
        .I2(\a_reg_17616_reg[8]_i_167_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381867_out),
        .I4(\a_reg_17616_reg[8]_i_167_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381869_out),
        .O(\a_reg_17616[8]_i_308_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_309 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381855_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381857_out),
        .I2(\a_reg_17616_reg[8]_i_167_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381859_out),
        .I4(\a_reg_17616_reg[8]_i_167_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381861_out),
        .O(\a_reg_17616[8]_i_309_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_310 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381911_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381913_out),
        .I2(\a_reg_17616_reg[8]_i_167_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381915_out),
        .I4(\a_reg_17616_reg[8]_i_167_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381917_out),
        .O(\a_reg_17616[8]_i_310_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_311 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381903_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381905_out),
        .I2(\a_reg_17616_reg[8]_i_167_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381907_out),
        .I4(\a_reg_17616_reg[8]_i_167_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381909_out),
        .O(\a_reg_17616[8]_i_311_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_312 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381895_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381897_out),
        .I2(\a_reg_17616_reg[8]_i_167_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381899_out),
        .I4(\a_reg_17616_reg[8]_i_167_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381901_out),
        .O(\a_reg_17616[8]_i_312_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_313 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381887_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381889_out),
        .I2(\a_reg_17616_reg[8]_i_167_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381891_out),
        .I4(\a_reg_17616_reg[8]_i_167_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381893_out),
        .O(\a_reg_17616[8]_i_313_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_314 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381943_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381945_out),
        .I2(\a_reg_17616_reg[8]_i_167_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381947_out),
        .I4(\a_reg_17616_reg[8]_i_167_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381949_out),
        .O(\a_reg_17616[8]_i_314_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_315 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381935_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381937_out),
        .I2(\a_reg_17616_reg[8]_i_167_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381939_out),
        .I4(\a_reg_17616_reg[8]_i_167_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381941_out),
        .O(\a_reg_17616[8]_i_315_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_316 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381927_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381929_out),
        .I2(\a_reg_17616_reg[8]_i_167_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381931_out),
        .I4(\a_reg_17616_reg[8]_i_167_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381933_out),
        .O(\a_reg_17616[8]_i_316_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_317 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381919_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381921_out),
        .I2(\a_reg_17616_reg[8]_i_167_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381923_out),
        .I4(\a_reg_17616_reg[8]_i_167_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381925_out),
        .O(\a_reg_17616[8]_i_317_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_318 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381719_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381721_out),
        .I2(\a_reg_17616_reg[8]_i_167_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381723_out),
        .I4(\a_reg_17616_reg[8]_i_167_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381725_out),
        .O(\a_reg_17616[8]_i_318_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_319 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381711_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381713_out),
        .I2(\a_reg_17616_reg[8]_i_167_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381715_out),
        .I4(\a_reg_17616_reg[8]_i_167_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381717_out),
        .O(\a_reg_17616[8]_i_319_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_320 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381703_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381705_out),
        .I2(\a_reg_17616_reg[8]_i_167_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381707_out),
        .I4(\a_reg_17616_reg[8]_i_167_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381709_out),
        .O(\a_reg_17616[8]_i_320_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_321 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381695_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381697_out),
        .I2(\a_reg_17616_reg[8]_i_167_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381699_out),
        .I4(\a_reg_17616_reg[8]_i_167_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381701_out),
        .O(\a_reg_17616[8]_i_321_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_322 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381751_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381753_out),
        .I2(\a_reg_17616_reg[8]_i_167_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381755_out),
        .I4(\a_reg_17616_reg[8]_i_167_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381757_out),
        .O(\a_reg_17616[8]_i_322_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_323 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381743_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381745_out),
        .I2(\a_reg_17616_reg[8]_i_167_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381747_out),
        .I4(\a_reg_17616_reg[8]_i_167_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381749_out),
        .O(\a_reg_17616[8]_i_323_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_324 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381735_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381737_out),
        .I2(\a_reg_17616_reg[8]_i_167_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381739_out),
        .I4(\a_reg_17616_reg[8]_i_167_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381741_out),
        .O(\a_reg_17616[8]_i_324_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_325 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381727_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381729_out),
        .I2(\a_reg_17616_reg[8]_i_167_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381731_out),
        .I4(\a_reg_17616_reg[8]_i_167_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381733_out),
        .O(\a_reg_17616[8]_i_325_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_326 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381783_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381785_out),
        .I2(\a_reg_17616_reg[8]_i_167_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381787_out),
        .I4(\a_reg_17616_reg[8]_i_167_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381789_out),
        .O(\a_reg_17616[8]_i_326_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_327 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381775_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381777_out),
        .I2(\a_reg_17616_reg[8]_i_167_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381779_out),
        .I4(\a_reg_17616_reg[8]_i_167_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381781_out),
        .O(\a_reg_17616[8]_i_327_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_328 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381767_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381769_out),
        .I2(\a_reg_17616_reg[8]_i_167_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381771_out),
        .I4(\a_reg_17616_reg[8]_i_167_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381773_out),
        .O(\a_reg_17616[8]_i_328_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_329 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381759_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381761_out),
        .I2(\a_reg_17616_reg[8]_i_167_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381763_out),
        .I4(\a_reg_17616_reg[8]_i_167_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381765_out),
        .O(\a_reg_17616[8]_i_329_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_330 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381815_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381817_out),
        .I2(\a_reg_17616_reg[8]_i_167_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381819_out),
        .I4(\a_reg_17616_reg[8]_i_167_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381821_out),
        .O(\a_reg_17616[8]_i_330_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_331 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381807_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381809_out),
        .I2(\a_reg_17616_reg[8]_i_167_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381811_out),
        .I4(\a_reg_17616_reg[8]_i_167_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381813_out),
        .O(\a_reg_17616[8]_i_331_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_332 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381799_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381801_out),
        .I2(\a_reg_17616_reg[8]_i_167_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381803_out),
        .I4(\a_reg_17616_reg[8]_i_167_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381805_out),
        .O(\a_reg_17616[8]_i_332_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_333 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381791_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381793_out),
        .I2(\a_reg_17616_reg[8]_i_167_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381795_out),
        .I4(\a_reg_17616_reg[8]_i_167_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381797_out),
        .O(\a_reg_17616[8]_i_333_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_334 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381591_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381593_out),
        .I2(\a_reg_17616_reg[8]_i_167_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381595_out),
        .I4(\a_reg_17616_reg[8]_i_167_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381597_out),
        .O(\a_reg_17616[8]_i_334_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_335 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381583_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381585_out),
        .I2(\a_reg_17616_reg[8]_i_167_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381587_out),
        .I4(\a_reg_17616_reg[8]_i_167_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381589_out),
        .O(\a_reg_17616[8]_i_335_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_336 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381575_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381577_out),
        .I2(\a_reg_17616_reg[8]_i_167_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381579_out),
        .I4(\a_reg_17616_reg[8]_i_167_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381581_out),
        .O(\a_reg_17616[8]_i_336_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_337 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381567_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381569_out),
        .I2(\a_reg_17616_reg[8]_i_167_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381571_out),
        .I4(\a_reg_17616_reg[8]_i_167_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381573_out),
        .O(\a_reg_17616[8]_i_337_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_338 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381623_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381625_out),
        .I2(\a_reg_17616_reg[8]_i_167_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381627_out),
        .I4(\a_reg_17616_reg[8]_i_167_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381629_out),
        .O(\a_reg_17616[8]_i_338_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_339 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381615_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381617_out),
        .I2(\a_reg_17616_reg[8]_i_167_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381619_out),
        .I4(\a_reg_17616_reg[8]_i_167_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381621_out),
        .O(\a_reg_17616[8]_i_339_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_340 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381607_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381609_out),
        .I2(\a_reg_17616_reg[8]_i_167_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381611_out),
        .I4(\a_reg_17616_reg[8]_i_167_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381613_out),
        .O(\a_reg_17616[8]_i_340_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_341 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381599_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381601_out),
        .I2(\a_reg_17616_reg[8]_i_167_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381603_out),
        .I4(\a_reg_17616_reg[8]_i_167_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381605_out),
        .O(\a_reg_17616[8]_i_341_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_342 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381655_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381657_out),
        .I2(\a_reg_17616_reg[8]_i_167_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381659_out),
        .I4(\a_reg_17616_reg[8]_i_167_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381661_out),
        .O(\a_reg_17616[8]_i_342_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_343 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381647_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381649_out),
        .I2(\a_reg_17616_reg[8]_i_167_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381651_out),
        .I4(\a_reg_17616_reg[8]_i_167_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381653_out),
        .O(\a_reg_17616[8]_i_343_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_344 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381639_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381641_out),
        .I2(\a_reg_17616_reg[8]_i_167_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381643_out),
        .I4(\a_reg_17616_reg[8]_i_167_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381645_out),
        .O(\a_reg_17616[8]_i_344_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_345 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381631_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381633_out),
        .I2(\a_reg_17616_reg[8]_i_167_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381635_out),
        .I4(\a_reg_17616_reg[8]_i_167_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381637_out),
        .O(\a_reg_17616[8]_i_345_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_346 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381687_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381689_out),
        .I2(\a_reg_17616_reg[8]_i_167_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381691_out),
        .I4(\a_reg_17616_reg[8]_i_167_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381693_out),
        .O(\a_reg_17616[8]_i_346_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_347 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381679_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381681_out),
        .I2(\a_reg_17616_reg[8]_i_167_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381683_out),
        .I4(\a_reg_17616_reg[8]_i_167_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381685_out),
        .O(\a_reg_17616[8]_i_347_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_348 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381671_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381673_out),
        .I2(\a_reg_17616_reg[8]_i_167_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381675_out),
        .I4(\a_reg_17616_reg[8]_i_167_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381677_out),
        .O(\a_reg_17616[8]_i_348_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_349 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381663_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381665_out),
        .I2(\a_reg_17616_reg[8]_i_167_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381667_out),
        .I4(\a_reg_17616_reg[8]_i_167_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381669_out),
        .O(\a_reg_17616[8]_i_349_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_350 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381463_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381465_out),
        .I2(\a_reg_17616_reg[8]_i_167_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381467_out),
        .I4(\a_reg_17616_reg[8]_i_167_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381469_out),
        .O(\a_reg_17616[8]_i_350_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_351 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381455_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381457_out),
        .I2(\a_reg_17616_reg[8]_i_167_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381459_out),
        .I4(\a_reg_17616_reg[8]_i_167_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381461_out),
        .O(\a_reg_17616[8]_i_351_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_352 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381447_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381449_out),
        .I2(\a_reg_17616_reg[8]_i_167_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381451_out),
        .I4(\a_reg_17616_reg[8]_i_167_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381453_out),
        .O(\a_reg_17616[8]_i_352_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_353 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381439_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381441_out),
        .I2(\a_reg_17616_reg[8]_i_167_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381443_out),
        .I4(\a_reg_17616_reg[8]_i_167_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381445_out),
        .O(\a_reg_17616[8]_i_353_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_354 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381495_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381497_out),
        .I2(\a_reg_17616_reg[8]_i_167_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381499_out),
        .I4(\a_reg_17616_reg[8]_i_167_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381501_out),
        .O(\a_reg_17616[8]_i_354_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_355 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381487_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381489_out),
        .I2(\a_reg_17616_reg[8]_i_167_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381491_out),
        .I4(\a_reg_17616_reg[8]_i_167_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381493_out),
        .O(\a_reg_17616[8]_i_355_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_356 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381479_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381481_out),
        .I2(\a_reg_17616_reg[8]_i_167_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381483_out),
        .I4(\a_reg_17616_reg[8]_i_167_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381485_out),
        .O(\a_reg_17616[8]_i_356_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_357 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381471_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381473_out),
        .I2(\a_reg_17616_reg[8]_i_167_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381475_out),
        .I4(\a_reg_17616_reg[8]_i_167_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381477_out),
        .O(\a_reg_17616[8]_i_357_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_358 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381527_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381529_out),
        .I2(\a_reg_17616_reg[8]_i_167_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381531_out),
        .I4(\a_reg_17616_reg[8]_i_167_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381533_out),
        .O(\a_reg_17616[8]_i_358_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_359 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381519_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381521_out),
        .I2(\a_reg_17616_reg[8]_i_167_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381523_out),
        .I4(\a_reg_17616_reg[8]_i_167_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381525_out),
        .O(\a_reg_17616[8]_i_359_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_360 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381511_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381513_out),
        .I2(\a_reg_17616_reg[8]_i_167_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381515_out),
        .I4(\a_reg_17616_reg[8]_i_167_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381517_out),
        .O(\a_reg_17616[8]_i_360_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_361 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381503_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381505_out),
        .I2(\a_reg_17616_reg[8]_i_167_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381507_out),
        .I4(\a_reg_17616_reg[8]_i_167_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381509_out),
        .O(\a_reg_17616[8]_i_361_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_362 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381559_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381561_out),
        .I2(\a_reg_17616_reg[8]_i_167_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381563_out),
        .I4(\a_reg_17616_reg[8]_i_167_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381565_out),
        .O(\a_reg_17616[8]_i_362_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_363 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381551_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381553_out),
        .I2(\a_reg_17616_reg[8]_i_167_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381555_out),
        .I4(\a_reg_17616_reg[8]_i_167_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381557_out),
        .O(\a_reg_17616[8]_i_363_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_364 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381543_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381545_out),
        .I2(\a_reg_17616_reg[8]_i_167_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381547_out),
        .I4(\a_reg_17616_reg[8]_i_167_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381549_out),
        .O(\a_reg_17616[8]_i_364_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \a_reg_17616[8]_i_365 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381535_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381537_out),
        .I2(\a_reg_17616_reg[8]_i_167_0 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381539_out),
        .I4(\a_reg_17616_reg[8]_i_167_1 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381541_out),
        .O(\a_reg_17616[8]_i_365_n_5 ));
  MUXF7 \a_reg_17616_reg[8]_i_10 
       (.I0(\a_reg_17616[8]_i_22_n_5 ),
        .I1(\a_reg_17616[8]_i_23_n_5 ),
        .O(\a_reg_17616_reg[8]_i_10_n_5 ),
        .S(\a_reg_17616_reg[8]_i_3_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_100 
       (.I0(\a_reg_17616[8]_i_218_n_5 ),
        .I1(\a_reg_17616[8]_i_219_n_5 ),
        .O(\a_reg_17616_reg[8]_i_100_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_101 
       (.I0(\a_reg_17616[8]_i_220_n_5 ),
        .I1(\a_reg_17616[8]_i_221_n_5 ),
        .O(\a_reg_17616_reg[8]_i_101_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_102 
       (.I0(\a_reg_17616[8]_i_222_n_5 ),
        .I1(\a_reg_17616[8]_i_223_n_5 ),
        .O(\a_reg_17616_reg[8]_i_102_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_103 
       (.I0(\a_reg_17616[8]_i_224_n_5 ),
        .I1(\a_reg_17616[8]_i_225_n_5 ),
        .O(\a_reg_17616_reg[8]_i_103_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_104 
       (.I0(\a_reg_17616[8]_i_226_n_5 ),
        .I1(\a_reg_17616[8]_i_227_n_5 ),
        .O(\a_reg_17616_reg[8]_i_104_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_105 
       (.I0(\a_reg_17616[8]_i_228_n_5 ),
        .I1(\a_reg_17616[8]_i_229_n_5 ),
        .O(\a_reg_17616_reg[8]_i_105_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_106 
       (.I0(\a_reg_17616[8]_i_230_n_5 ),
        .I1(\a_reg_17616[8]_i_231_n_5 ),
        .O(\a_reg_17616_reg[8]_i_106_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_107 
       (.I0(\a_reg_17616[8]_i_232_n_5 ),
        .I1(\a_reg_17616[8]_i_233_n_5 ),
        .O(\a_reg_17616_reg[8]_i_107_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_108 
       (.I0(\a_reg_17616[8]_i_234_n_5 ),
        .I1(\a_reg_17616[8]_i_235_n_5 ),
        .O(\a_reg_17616_reg[8]_i_108_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_109 
       (.I0(\a_reg_17616[8]_i_236_n_5 ),
        .I1(\a_reg_17616[8]_i_237_n_5 ),
        .O(\a_reg_17616_reg[8]_i_109_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_11 
       (.I0(\a_reg_17616[8]_i_24_n_5 ),
        .I1(\a_reg_17616[8]_i_25_n_5 ),
        .O(\a_reg_17616_reg[8]_i_11_n_5 ),
        .S(\a_reg_17616_reg[8]_i_3_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_110 
       (.I0(\a_reg_17616[8]_i_238_n_5 ),
        .I1(\a_reg_17616[8]_i_239_n_5 ),
        .O(\a_reg_17616_reg[8]_i_110_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_111 
       (.I0(\a_reg_17616[8]_i_240_n_5 ),
        .I1(\a_reg_17616[8]_i_241_n_5 ),
        .O(\a_reg_17616_reg[8]_i_111_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_112 
       (.I0(\a_reg_17616[8]_i_242_n_5 ),
        .I1(\a_reg_17616[8]_i_243_n_5 ),
        .O(\a_reg_17616_reg[8]_i_112_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_113 
       (.I0(\a_reg_17616[8]_i_244_n_5 ),
        .I1(\a_reg_17616[8]_i_245_n_5 ),
        .O(\a_reg_17616_reg[8]_i_113_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_114 
       (.I0(\a_reg_17616[8]_i_246_n_5 ),
        .I1(\a_reg_17616[8]_i_247_n_5 ),
        .O(\a_reg_17616_reg[8]_i_114_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_115 
       (.I0(\a_reg_17616[8]_i_248_n_5 ),
        .I1(\a_reg_17616[8]_i_249_n_5 ),
        .O(\a_reg_17616_reg[8]_i_115_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_116 
       (.I0(\a_reg_17616[8]_i_250_n_5 ),
        .I1(\a_reg_17616[8]_i_251_n_5 ),
        .O(\a_reg_17616_reg[8]_i_116_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_117 
       (.I0(\a_reg_17616[8]_i_252_n_5 ),
        .I1(\a_reg_17616[8]_i_253_n_5 ),
        .O(\a_reg_17616_reg[8]_i_117_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_118 
       (.I0(\a_reg_17616[8]_i_254_n_5 ),
        .I1(\a_reg_17616[8]_i_255_n_5 ),
        .O(\a_reg_17616_reg[8]_i_118_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_119 
       (.I0(\a_reg_17616[8]_i_256_n_5 ),
        .I1(\a_reg_17616[8]_i_257_n_5 ),
        .O(\a_reg_17616_reg[8]_i_119_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_12 
       (.I0(\a_reg_17616[8]_i_26_n_5 ),
        .I1(\a_reg_17616[8]_i_27_n_5 ),
        .O(\a_reg_17616_reg[8]_i_12_n_5 ),
        .S(\a_reg_17616_reg[8]_i_3_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_120 
       (.I0(\a_reg_17616[8]_i_258_n_5 ),
        .I1(\a_reg_17616[8]_i_259_n_5 ),
        .O(\a_reg_17616_reg[8]_i_120_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_121 
       (.I0(\a_reg_17616[8]_i_260_n_5 ),
        .I1(\a_reg_17616[8]_i_261_n_5 ),
        .O(\a_reg_17616_reg[8]_i_121_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_122 
       (.I0(\a_reg_17616[8]_i_262_n_5 ),
        .I1(\a_reg_17616[8]_i_263_n_5 ),
        .O(\a_reg_17616_reg[8]_i_122_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_123 
       (.I0(\a_reg_17616[8]_i_264_n_5 ),
        .I1(\a_reg_17616[8]_i_265_n_5 ),
        .O(\a_reg_17616_reg[8]_i_123_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_124 
       (.I0(\a_reg_17616[8]_i_266_n_5 ),
        .I1(\a_reg_17616[8]_i_267_n_5 ),
        .O(\a_reg_17616_reg[8]_i_124_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_125 
       (.I0(\a_reg_17616[8]_i_268_n_5 ),
        .I1(\a_reg_17616[8]_i_269_n_5 ),
        .O(\a_reg_17616_reg[8]_i_125_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_126 
       (.I0(\a_reg_17616[8]_i_270_n_5 ),
        .I1(\a_reg_17616[8]_i_271_n_5 ),
        .O(\a_reg_17616_reg[8]_i_126_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_127 
       (.I0(\a_reg_17616[8]_i_272_n_5 ),
        .I1(\a_reg_17616[8]_i_273_n_5 ),
        .O(\a_reg_17616_reg[8]_i_127_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_128 
       (.I0(\a_reg_17616[8]_i_274_n_5 ),
        .I1(\a_reg_17616[8]_i_275_n_5 ),
        .O(\a_reg_17616_reg[8]_i_128_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_129 
       (.I0(\a_reg_17616[8]_i_276_n_5 ),
        .I1(\a_reg_17616[8]_i_277_n_5 ),
        .O(\a_reg_17616_reg[8]_i_129_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_13 
       (.I0(\a_reg_17616[8]_i_28_n_5 ),
        .I1(\a_reg_17616[8]_i_29_n_5 ),
        .O(\a_reg_17616_reg[8]_i_13_n_5 ),
        .S(\a_reg_17616_reg[8]_i_3_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_130 
       (.I0(\a_reg_17616[8]_i_278_n_5 ),
        .I1(\a_reg_17616[8]_i_279_n_5 ),
        .O(\a_reg_17616_reg[8]_i_130_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_131 
       (.I0(\a_reg_17616[8]_i_280_n_5 ),
        .I1(\a_reg_17616[8]_i_281_n_5 ),
        .O(\a_reg_17616_reg[8]_i_131_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_132 
       (.I0(\a_reg_17616[8]_i_282_n_5 ),
        .I1(\a_reg_17616[8]_i_283_n_5 ),
        .O(\a_reg_17616_reg[8]_i_132_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_133 
       (.I0(\a_reg_17616[8]_i_284_n_5 ),
        .I1(\a_reg_17616[8]_i_285_n_5 ),
        .O(\a_reg_17616_reg[8]_i_133_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_134 
       (.I0(\a_reg_17616[8]_i_286_n_5 ),
        .I1(\a_reg_17616[8]_i_287_n_5 ),
        .O(\a_reg_17616_reg[8]_i_134_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_135 
       (.I0(\a_reg_17616[8]_i_288_n_5 ),
        .I1(\a_reg_17616[8]_i_289_n_5 ),
        .O(\a_reg_17616_reg[8]_i_135_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_136 
       (.I0(\a_reg_17616[8]_i_290_n_5 ),
        .I1(\a_reg_17616[8]_i_291_n_5 ),
        .O(\a_reg_17616_reg[8]_i_136_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_137 
       (.I0(\a_reg_17616[8]_i_292_n_5 ),
        .I1(\a_reg_17616[8]_i_293_n_5 ),
        .O(\a_reg_17616_reg[8]_i_137_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_138 
       (.I0(\a_reg_17616[8]_i_294_n_5 ),
        .I1(\a_reg_17616[8]_i_295_n_5 ),
        .O(\a_reg_17616_reg[8]_i_138_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_139 
       (.I0(\a_reg_17616[8]_i_296_n_5 ),
        .I1(\a_reg_17616[8]_i_297_n_5 ),
        .O(\a_reg_17616_reg[8]_i_139_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_140 
       (.I0(\a_reg_17616[8]_i_298_n_5 ),
        .I1(\a_reg_17616[8]_i_299_n_5 ),
        .O(\a_reg_17616_reg[8]_i_140_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_141 
       (.I0(\a_reg_17616[8]_i_300_n_5 ),
        .I1(\a_reg_17616[8]_i_301_n_5 ),
        .O(\a_reg_17616_reg[8]_i_141_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_142 
       (.I0(\a_reg_17616[8]_i_302_n_5 ),
        .I1(\a_reg_17616[8]_i_303_n_5 ),
        .O(\a_reg_17616_reg[8]_i_142_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_143 
       (.I0(\a_reg_17616[8]_i_304_n_5 ),
        .I1(\a_reg_17616[8]_i_305_n_5 ),
        .O(\a_reg_17616_reg[8]_i_143_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_144 
       (.I0(\a_reg_17616[8]_i_306_n_5 ),
        .I1(\a_reg_17616[8]_i_307_n_5 ),
        .O(\a_reg_17616_reg[8]_i_144_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_145 
       (.I0(\a_reg_17616[8]_i_308_n_5 ),
        .I1(\a_reg_17616[8]_i_309_n_5 ),
        .O(\a_reg_17616_reg[8]_i_145_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_146 
       (.I0(\a_reg_17616[8]_i_310_n_5 ),
        .I1(\a_reg_17616[8]_i_311_n_5 ),
        .O(\a_reg_17616_reg[8]_i_146_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_147 
       (.I0(\a_reg_17616[8]_i_312_n_5 ),
        .I1(\a_reg_17616[8]_i_313_n_5 ),
        .O(\a_reg_17616_reg[8]_i_147_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_148 
       (.I0(\a_reg_17616[8]_i_314_n_5 ),
        .I1(\a_reg_17616[8]_i_315_n_5 ),
        .O(\a_reg_17616_reg[8]_i_148_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_149 
       (.I0(\a_reg_17616[8]_i_316_n_5 ),
        .I1(\a_reg_17616[8]_i_317_n_5 ),
        .O(\a_reg_17616_reg[8]_i_149_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_150 
       (.I0(\a_reg_17616[8]_i_318_n_5 ),
        .I1(\a_reg_17616[8]_i_319_n_5 ),
        .O(\a_reg_17616_reg[8]_i_150_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_151 
       (.I0(\a_reg_17616[8]_i_320_n_5 ),
        .I1(\a_reg_17616[8]_i_321_n_5 ),
        .O(\a_reg_17616_reg[8]_i_151_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_152 
       (.I0(\a_reg_17616[8]_i_322_n_5 ),
        .I1(\a_reg_17616[8]_i_323_n_5 ),
        .O(\a_reg_17616_reg[8]_i_152_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_153 
       (.I0(\a_reg_17616[8]_i_324_n_5 ),
        .I1(\a_reg_17616[8]_i_325_n_5 ),
        .O(\a_reg_17616_reg[8]_i_153_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_154 
       (.I0(\a_reg_17616[8]_i_326_n_5 ),
        .I1(\a_reg_17616[8]_i_327_n_5 ),
        .O(\a_reg_17616_reg[8]_i_154_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_155 
       (.I0(\a_reg_17616[8]_i_328_n_5 ),
        .I1(\a_reg_17616[8]_i_329_n_5 ),
        .O(\a_reg_17616_reg[8]_i_155_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_156 
       (.I0(\a_reg_17616[8]_i_330_n_5 ),
        .I1(\a_reg_17616[8]_i_331_n_5 ),
        .O(\a_reg_17616_reg[8]_i_156_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_157 
       (.I0(\a_reg_17616[8]_i_332_n_5 ),
        .I1(\a_reg_17616[8]_i_333_n_5 ),
        .O(\a_reg_17616_reg[8]_i_157_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_158 
       (.I0(\a_reg_17616[8]_i_334_n_5 ),
        .I1(\a_reg_17616[8]_i_335_n_5 ),
        .O(\a_reg_17616_reg[8]_i_158_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_159 
       (.I0(\a_reg_17616[8]_i_336_n_5 ),
        .I1(\a_reg_17616[8]_i_337_n_5 ),
        .O(\a_reg_17616_reg[8]_i_159_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_160 
       (.I0(\a_reg_17616[8]_i_338_n_5 ),
        .I1(\a_reg_17616[8]_i_339_n_5 ),
        .O(\a_reg_17616_reg[8]_i_160_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_161 
       (.I0(\a_reg_17616[8]_i_340_n_5 ),
        .I1(\a_reg_17616[8]_i_341_n_5 ),
        .O(\a_reg_17616_reg[8]_i_161_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_162 
       (.I0(\a_reg_17616[8]_i_342_n_5 ),
        .I1(\a_reg_17616[8]_i_343_n_5 ),
        .O(\a_reg_17616_reg[8]_i_162_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_163 
       (.I0(\a_reg_17616[8]_i_344_n_5 ),
        .I1(\a_reg_17616[8]_i_345_n_5 ),
        .O(\a_reg_17616_reg[8]_i_163_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_164 
       (.I0(\a_reg_17616[8]_i_346_n_5 ),
        .I1(\a_reg_17616[8]_i_347_n_5 ),
        .O(\a_reg_17616_reg[8]_i_164_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_165 
       (.I0(\a_reg_17616[8]_i_348_n_5 ),
        .I1(\a_reg_17616[8]_i_349_n_5 ),
        .O(\a_reg_17616_reg[8]_i_165_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_166 
       (.I0(\a_reg_17616[8]_i_350_n_5 ),
        .I1(\a_reg_17616[8]_i_351_n_5 ),
        .O(\a_reg_17616_reg[8]_i_166_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_167 
       (.I0(\a_reg_17616[8]_i_352_n_5 ),
        .I1(\a_reg_17616[8]_i_353_n_5 ),
        .O(\a_reg_17616_reg[8]_i_167_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_168 
       (.I0(\a_reg_17616[8]_i_354_n_5 ),
        .I1(\a_reg_17616[8]_i_355_n_5 ),
        .O(\a_reg_17616_reg[8]_i_168_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_169 
       (.I0(\a_reg_17616[8]_i_356_n_5 ),
        .I1(\a_reg_17616[8]_i_357_n_5 ),
        .O(\a_reg_17616_reg[8]_i_169_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_170 
       (.I0(\a_reg_17616[8]_i_358_n_5 ),
        .I1(\a_reg_17616[8]_i_359_n_5 ),
        .O(\a_reg_17616_reg[8]_i_170_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_171 
       (.I0(\a_reg_17616[8]_i_360_n_5 ),
        .I1(\a_reg_17616[8]_i_361_n_5 ),
        .O(\a_reg_17616_reg[8]_i_171_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_172 
       (.I0(\a_reg_17616[8]_i_362_n_5 ),
        .I1(\a_reg_17616[8]_i_363_n_5 ),
        .O(\a_reg_17616_reg[8]_i_172_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_173 
       (.I0(\a_reg_17616[8]_i_364_n_5 ),
        .I1(\a_reg_17616[8]_i_365_n_5 ),
        .O(\a_reg_17616_reg[8]_i_173_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF8 \a_reg_17616_reg[8]_i_2 
       (.I0(\a_reg_17616_reg[8]_i_6_n_5 ),
        .I1(\a_reg_17616_reg[8]_i_7_n_5 ),
        .O(\a_reg_17616_reg[8]_i_2_n_5 ),
        .S(\a_reg_17616_reg[8]_0 ));
  MUXF8 \a_reg_17616_reg[8]_i_3 
       (.I0(\a_reg_17616_reg[8]_i_8_n_5 ),
        .I1(\a_reg_17616_reg[8]_i_9_n_5 ),
        .O(\a_reg_17616_reg[8]_i_3_n_5 ),
        .S(DI[0]));
  MUXF8 \a_reg_17616_reg[8]_i_30 
       (.I0(\a_reg_17616_reg[8]_i_78_n_5 ),
        .I1(\a_reg_17616_reg[8]_i_79_n_5 ),
        .O(\a_reg_17616_reg[8]_i_30_n_5 ),
        .S(\a_reg_17616_reg[8]_0 ));
  MUXF8 \a_reg_17616_reg[8]_i_31 
       (.I0(\a_reg_17616_reg[8]_i_80_n_5 ),
        .I1(\a_reg_17616_reg[8]_i_81_n_5 ),
        .O(\a_reg_17616_reg[8]_i_31_n_5 ),
        .S(\a_reg_17616_reg[8]_0 ));
  MUXF8 \a_reg_17616_reg[8]_i_32 
       (.I0(\a_reg_17616_reg[8]_i_82_n_5 ),
        .I1(\a_reg_17616_reg[8]_i_83_n_5 ),
        .O(\a_reg_17616_reg[8]_i_32_n_5 ),
        .S(\a_reg_17616_reg[8]_0 ));
  MUXF8 \a_reg_17616_reg[8]_i_33 
       (.I0(\a_reg_17616_reg[8]_i_84_n_5 ),
        .I1(\a_reg_17616_reg[8]_i_85_n_5 ),
        .O(\a_reg_17616_reg[8]_i_33_n_5 ),
        .S(\a_reg_17616_reg[8]_0 ));
  MUXF8 \a_reg_17616_reg[8]_i_34 
       (.I0(\a_reg_17616_reg[8]_i_86_n_5 ),
        .I1(\a_reg_17616_reg[8]_i_87_n_5 ),
        .O(\a_reg_17616_reg[8]_i_34_n_5 ),
        .S(\a_reg_17616_reg[8]_0 ));
  MUXF8 \a_reg_17616_reg[8]_i_35 
       (.I0(\a_reg_17616_reg[8]_i_88_n_5 ),
        .I1(\a_reg_17616_reg[8]_i_89_n_5 ),
        .O(\a_reg_17616_reg[8]_i_35_n_5 ),
        .S(\a_reg_17616_reg[8]_0 ));
  MUXF8 \a_reg_17616_reg[8]_i_36 
       (.I0(\a_reg_17616_reg[8]_i_90_n_5 ),
        .I1(\a_reg_17616_reg[8]_i_91_n_5 ),
        .O(\a_reg_17616_reg[8]_i_36_n_5 ),
        .S(\a_reg_17616_reg[8]_0 ));
  MUXF8 \a_reg_17616_reg[8]_i_37 
       (.I0(\a_reg_17616_reg[8]_i_92_n_5 ),
        .I1(\a_reg_17616_reg[8]_i_93_n_5 ),
        .O(\a_reg_17616_reg[8]_i_37_n_5 ),
        .S(\a_reg_17616_reg[8]_0 ));
  MUXF8 \a_reg_17616_reg[8]_i_38 
       (.I0(\a_reg_17616_reg[8]_i_94_n_5 ),
        .I1(\a_reg_17616_reg[8]_i_95_n_5 ),
        .O(\a_reg_17616_reg[8]_i_38_n_5 ),
        .S(\a_reg_17616_reg[8]_0 ));
  MUXF8 \a_reg_17616_reg[8]_i_39 
       (.I0(\a_reg_17616_reg[8]_i_96_n_5 ),
        .I1(\a_reg_17616_reg[8]_i_97_n_5 ),
        .O(\a_reg_17616_reg[8]_i_39_n_5 ),
        .S(\a_reg_17616_reg[8]_0 ));
  MUXF8 \a_reg_17616_reg[8]_i_4 
       (.I0(\a_reg_17616_reg[8]_i_10_n_5 ),
        .I1(\a_reg_17616_reg[8]_i_11_n_5 ),
        .O(\a_reg_17616_reg[8]_i_4_n_5 ),
        .S(DI[0]));
  MUXF8 \a_reg_17616_reg[8]_i_40 
       (.I0(\a_reg_17616_reg[8]_i_98_n_5 ),
        .I1(\a_reg_17616_reg[8]_i_99_n_5 ),
        .O(\a_reg_17616_reg[8]_i_40_n_5 ),
        .S(\a_reg_17616_reg[8]_0 ));
  MUXF8 \a_reg_17616_reg[8]_i_41 
       (.I0(\a_reg_17616_reg[8]_i_100_n_5 ),
        .I1(\a_reg_17616_reg[8]_i_101_n_5 ),
        .O(\a_reg_17616_reg[8]_i_41_n_5 ),
        .S(\a_reg_17616_reg[8]_0 ));
  MUXF8 \a_reg_17616_reg[8]_i_42 
       (.I0(\a_reg_17616_reg[8]_i_102_n_5 ),
        .I1(\a_reg_17616_reg[8]_i_103_n_5 ),
        .O(\a_reg_17616_reg[8]_i_42_n_5 ),
        .S(\a_reg_17616_reg[8]_0 ));
  MUXF8 \a_reg_17616_reg[8]_i_43 
       (.I0(\a_reg_17616_reg[8]_i_104_n_5 ),
        .I1(\a_reg_17616_reg[8]_i_105_n_5 ),
        .O(\a_reg_17616_reg[8]_i_43_n_5 ),
        .S(\a_reg_17616_reg[8]_0 ));
  MUXF8 \a_reg_17616_reg[8]_i_44 
       (.I0(\a_reg_17616_reg[8]_i_106_n_5 ),
        .I1(\a_reg_17616_reg[8]_i_107_n_5 ),
        .O(\a_reg_17616_reg[8]_i_44_n_5 ),
        .S(\a_reg_17616_reg[8]_0 ));
  MUXF8 \a_reg_17616_reg[8]_i_45 
       (.I0(\a_reg_17616_reg[8]_i_108_n_5 ),
        .I1(\a_reg_17616_reg[8]_i_109_n_5 ),
        .O(\a_reg_17616_reg[8]_i_45_n_5 ),
        .S(\a_reg_17616_reg[8]_0 ));
  MUXF8 \a_reg_17616_reg[8]_i_46 
       (.I0(\a_reg_17616_reg[8]_i_110_n_5 ),
        .I1(\a_reg_17616_reg[8]_i_111_n_5 ),
        .O(\a_reg_17616_reg[8]_i_46_n_5 ),
        .S(\a_reg_17616_reg[8]_0 ));
  MUXF8 \a_reg_17616_reg[8]_i_47 
       (.I0(\a_reg_17616_reg[8]_i_112_n_5 ),
        .I1(\a_reg_17616_reg[8]_i_113_n_5 ),
        .O(\a_reg_17616_reg[8]_i_47_n_5 ),
        .S(\a_reg_17616_reg[8]_0 ));
  MUXF8 \a_reg_17616_reg[8]_i_48 
       (.I0(\a_reg_17616_reg[8]_i_114_n_5 ),
        .I1(\a_reg_17616_reg[8]_i_115_n_5 ),
        .O(\a_reg_17616_reg[8]_i_48_n_5 ),
        .S(\a_reg_17616_reg[8]_0 ));
  MUXF8 \a_reg_17616_reg[8]_i_49 
       (.I0(\a_reg_17616_reg[8]_i_116_n_5 ),
        .I1(\a_reg_17616_reg[8]_i_117_n_5 ),
        .O(\a_reg_17616_reg[8]_i_49_n_5 ),
        .S(\a_reg_17616_reg[8]_0 ));
  MUXF8 \a_reg_17616_reg[8]_i_5 
       (.I0(\a_reg_17616_reg[8]_i_12_n_5 ),
        .I1(\a_reg_17616_reg[8]_i_13_n_5 ),
        .O(\a_reg_17616_reg[8]_i_5_n_5 ),
        .S(DI[0]));
  MUXF8 \a_reg_17616_reg[8]_i_50 
       (.I0(\a_reg_17616_reg[8]_i_118_n_5 ),
        .I1(\a_reg_17616_reg[8]_i_119_n_5 ),
        .O(\a_reg_17616_reg[8]_i_50_n_5 ),
        .S(\a_reg_17616_reg[8]_0 ));
  MUXF8 \a_reg_17616_reg[8]_i_51 
       (.I0(\a_reg_17616_reg[8]_i_120_n_5 ),
        .I1(\a_reg_17616_reg[8]_i_121_n_5 ),
        .O(\a_reg_17616_reg[8]_i_51_n_5 ),
        .S(\a_reg_17616_reg[8]_0 ));
  MUXF8 \a_reg_17616_reg[8]_i_52 
       (.I0(\a_reg_17616_reg[8]_i_122_n_5 ),
        .I1(\a_reg_17616_reg[8]_i_123_n_5 ),
        .O(\a_reg_17616_reg[8]_i_52_n_5 ),
        .S(\a_reg_17616_reg[8]_0 ));
  MUXF8 \a_reg_17616_reg[8]_i_53 
       (.I0(\a_reg_17616_reg[8]_i_124_n_5 ),
        .I1(\a_reg_17616_reg[8]_i_125_n_5 ),
        .O(\a_reg_17616_reg[8]_i_53_n_5 ),
        .S(\a_reg_17616_reg[8]_0 ));
  MUXF8 \a_reg_17616_reg[8]_i_54 
       (.I0(\a_reg_17616_reg[8]_i_126_n_5 ),
        .I1(\a_reg_17616_reg[8]_i_127_n_5 ),
        .O(\a_reg_17616_reg[8]_i_54_n_5 ),
        .S(\a_reg_17616_reg[8]_0 ));
  MUXF8 \a_reg_17616_reg[8]_i_55 
       (.I0(\a_reg_17616_reg[8]_i_128_n_5 ),
        .I1(\a_reg_17616_reg[8]_i_129_n_5 ),
        .O(\a_reg_17616_reg[8]_i_55_n_5 ),
        .S(\a_reg_17616_reg[8]_0 ));
  MUXF8 \a_reg_17616_reg[8]_i_56 
       (.I0(\a_reg_17616_reg[8]_i_130_n_5 ),
        .I1(\a_reg_17616_reg[8]_i_131_n_5 ),
        .O(\a_reg_17616_reg[8]_i_56_n_5 ),
        .S(\a_reg_17616_reg[8]_0 ));
  MUXF8 \a_reg_17616_reg[8]_i_57 
       (.I0(\a_reg_17616_reg[8]_i_132_n_5 ),
        .I1(\a_reg_17616_reg[8]_i_133_n_5 ),
        .O(\a_reg_17616_reg[8]_i_57_n_5 ),
        .S(\a_reg_17616_reg[8]_0 ));
  MUXF8 \a_reg_17616_reg[8]_i_58 
       (.I0(\a_reg_17616_reg[8]_i_134_n_5 ),
        .I1(\a_reg_17616_reg[8]_i_135_n_5 ),
        .O(\a_reg_17616_reg[8]_i_58_n_5 ),
        .S(\a_reg_17616_reg[8]_0 ));
  MUXF8 \a_reg_17616_reg[8]_i_59 
       (.I0(\a_reg_17616_reg[8]_i_136_n_5 ),
        .I1(\a_reg_17616_reg[8]_i_137_n_5 ),
        .O(\a_reg_17616_reg[8]_i_59_n_5 ),
        .S(\a_reg_17616_reg[8]_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_6 
       (.I0(\a_reg_17616[8]_i_14_n_5 ),
        .I1(\a_reg_17616[8]_i_15_n_5 ),
        .O(\a_reg_17616_reg[8]_i_6_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF8 \a_reg_17616_reg[8]_i_60 
       (.I0(\a_reg_17616_reg[8]_i_138_n_5 ),
        .I1(\a_reg_17616_reg[8]_i_139_n_5 ),
        .O(\a_reg_17616_reg[8]_i_60_n_5 ),
        .S(\a_reg_17616_reg[8]_0 ));
  MUXF8 \a_reg_17616_reg[8]_i_61 
       (.I0(\a_reg_17616_reg[8]_i_140_n_5 ),
        .I1(\a_reg_17616_reg[8]_i_141_n_5 ),
        .O(\a_reg_17616_reg[8]_i_61_n_5 ),
        .S(\a_reg_17616_reg[8]_0 ));
  MUXF8 \a_reg_17616_reg[8]_i_62 
       (.I0(\a_reg_17616_reg[8]_i_142_n_5 ),
        .I1(\a_reg_17616_reg[8]_i_143_n_5 ),
        .O(\a_reg_17616_reg[8]_i_62_n_5 ),
        .S(\a_reg_17616_reg[8]_0 ));
  MUXF8 \a_reg_17616_reg[8]_i_63 
       (.I0(\a_reg_17616_reg[8]_i_144_n_5 ),
        .I1(\a_reg_17616_reg[8]_i_145_n_5 ),
        .O(\a_reg_17616_reg[8]_i_63_n_5 ),
        .S(\a_reg_17616_reg[8]_0 ));
  MUXF8 \a_reg_17616_reg[8]_i_64 
       (.I0(\a_reg_17616_reg[8]_i_146_n_5 ),
        .I1(\a_reg_17616_reg[8]_i_147_n_5 ),
        .O(\a_reg_17616_reg[8]_i_64_n_5 ),
        .S(\a_reg_17616_reg[8]_0 ));
  MUXF8 \a_reg_17616_reg[8]_i_65 
       (.I0(\a_reg_17616_reg[8]_i_148_n_5 ),
        .I1(\a_reg_17616_reg[8]_i_149_n_5 ),
        .O(\a_reg_17616_reg[8]_i_65_n_5 ),
        .S(\a_reg_17616_reg[8]_0 ));
  MUXF8 \a_reg_17616_reg[8]_i_66 
       (.I0(\a_reg_17616_reg[8]_i_150_n_5 ),
        .I1(\a_reg_17616_reg[8]_i_151_n_5 ),
        .O(\a_reg_17616_reg[8]_i_66_n_5 ),
        .S(\a_reg_17616_reg[8]_0 ));
  MUXF8 \a_reg_17616_reg[8]_i_67 
       (.I0(\a_reg_17616_reg[8]_i_152_n_5 ),
        .I1(\a_reg_17616_reg[8]_i_153_n_5 ),
        .O(\a_reg_17616_reg[8]_i_67_n_5 ),
        .S(\a_reg_17616_reg[8]_0 ));
  MUXF8 \a_reg_17616_reg[8]_i_68 
       (.I0(\a_reg_17616_reg[8]_i_154_n_5 ),
        .I1(\a_reg_17616_reg[8]_i_155_n_5 ),
        .O(\a_reg_17616_reg[8]_i_68_n_5 ),
        .S(\a_reg_17616_reg[8]_0 ));
  MUXF8 \a_reg_17616_reg[8]_i_69 
       (.I0(\a_reg_17616_reg[8]_i_156_n_5 ),
        .I1(\a_reg_17616_reg[8]_i_157_n_5 ),
        .O(\a_reg_17616_reg[8]_i_69_n_5 ),
        .S(\a_reg_17616_reg[8]_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_7 
       (.I0(\a_reg_17616[8]_i_16_n_5 ),
        .I1(\a_reg_17616[8]_i_17_n_5 ),
        .O(\a_reg_17616_reg[8]_i_7_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF8 \a_reg_17616_reg[8]_i_70 
       (.I0(\a_reg_17616_reg[8]_i_158_n_5 ),
        .I1(\a_reg_17616_reg[8]_i_159_n_5 ),
        .O(\a_reg_17616_reg[8]_i_70_n_5 ),
        .S(\a_reg_17616_reg[8]_0 ));
  MUXF8 \a_reg_17616_reg[8]_i_71 
       (.I0(\a_reg_17616_reg[8]_i_160_n_5 ),
        .I1(\a_reg_17616_reg[8]_i_161_n_5 ),
        .O(\a_reg_17616_reg[8]_i_71_n_5 ),
        .S(\a_reg_17616_reg[8]_0 ));
  MUXF8 \a_reg_17616_reg[8]_i_72 
       (.I0(\a_reg_17616_reg[8]_i_162_n_5 ),
        .I1(\a_reg_17616_reg[8]_i_163_n_5 ),
        .O(\a_reg_17616_reg[8]_i_72_n_5 ),
        .S(\a_reg_17616_reg[8]_0 ));
  MUXF8 \a_reg_17616_reg[8]_i_73 
       (.I0(\a_reg_17616_reg[8]_i_164_n_5 ),
        .I1(\a_reg_17616_reg[8]_i_165_n_5 ),
        .O(\a_reg_17616_reg[8]_i_73_n_5 ),
        .S(\a_reg_17616_reg[8]_0 ));
  MUXF8 \a_reg_17616_reg[8]_i_74 
       (.I0(\a_reg_17616_reg[8]_i_166_n_5 ),
        .I1(\a_reg_17616_reg[8]_i_167_n_5 ),
        .O(\a_reg_17616_reg[8]_i_74_n_5 ),
        .S(\a_reg_17616_reg[8]_0 ));
  MUXF8 \a_reg_17616_reg[8]_i_75 
       (.I0(\a_reg_17616_reg[8]_i_168_n_5 ),
        .I1(\a_reg_17616_reg[8]_i_169_n_5 ),
        .O(\a_reg_17616_reg[8]_i_75_n_5 ),
        .S(\a_reg_17616_reg[8]_0 ));
  MUXF8 \a_reg_17616_reg[8]_i_76 
       (.I0(\a_reg_17616_reg[8]_i_170_n_5 ),
        .I1(\a_reg_17616_reg[8]_i_171_n_5 ),
        .O(\a_reg_17616_reg[8]_i_76_n_5 ),
        .S(\a_reg_17616_reg[8]_0 ));
  MUXF8 \a_reg_17616_reg[8]_i_77 
       (.I0(\a_reg_17616_reg[8]_i_172_n_5 ),
        .I1(\a_reg_17616_reg[8]_i_173_n_5 ),
        .O(\a_reg_17616_reg[8]_i_77_n_5 ),
        .S(\a_reg_17616_reg[8]_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_78 
       (.I0(\a_reg_17616[8]_i_174_n_5 ),
        .I1(\a_reg_17616[8]_i_175_n_5 ),
        .O(\a_reg_17616_reg[8]_i_78_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_79 
       (.I0(\a_reg_17616[8]_i_176_n_5 ),
        .I1(\a_reg_17616[8]_i_177_n_5 ),
        .O(\a_reg_17616_reg[8]_i_79_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_8 
       (.I0(\a_reg_17616[8]_i_18_n_5 ),
        .I1(\a_reg_17616[8]_i_19_n_5 ),
        .O(\a_reg_17616_reg[8]_i_8_n_5 ),
        .S(\a_reg_17616_reg[8]_i_3_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_80 
       (.I0(\a_reg_17616[8]_i_178_n_5 ),
        .I1(\a_reg_17616[8]_i_179_n_5 ),
        .O(\a_reg_17616_reg[8]_i_80_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_81 
       (.I0(\a_reg_17616[8]_i_180_n_5 ),
        .I1(\a_reg_17616[8]_i_181_n_5 ),
        .O(\a_reg_17616_reg[8]_i_81_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_82 
       (.I0(\a_reg_17616[8]_i_182_n_5 ),
        .I1(\a_reg_17616[8]_i_183_n_5 ),
        .O(\a_reg_17616_reg[8]_i_82_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_83 
       (.I0(\a_reg_17616[8]_i_184_n_5 ),
        .I1(\a_reg_17616[8]_i_185_n_5 ),
        .O(\a_reg_17616_reg[8]_i_83_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_84 
       (.I0(\a_reg_17616[8]_i_186_n_5 ),
        .I1(\a_reg_17616[8]_i_187_n_5 ),
        .O(\a_reg_17616_reg[8]_i_84_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_85 
       (.I0(\a_reg_17616[8]_i_188_n_5 ),
        .I1(\a_reg_17616[8]_i_189_n_5 ),
        .O(\a_reg_17616_reg[8]_i_85_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_86 
       (.I0(\a_reg_17616[8]_i_190_n_5 ),
        .I1(\a_reg_17616[8]_i_191_n_5 ),
        .O(\a_reg_17616_reg[8]_i_86_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_87 
       (.I0(\a_reg_17616[8]_i_192_n_5 ),
        .I1(\a_reg_17616[8]_i_193_n_5 ),
        .O(\a_reg_17616_reg[8]_i_87_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_88 
       (.I0(\a_reg_17616[8]_i_194_n_5 ),
        .I1(\a_reg_17616[8]_i_195_n_5 ),
        .O(\a_reg_17616_reg[8]_i_88_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_89 
       (.I0(\a_reg_17616[8]_i_196_n_5 ),
        .I1(\a_reg_17616[8]_i_197_n_5 ),
        .O(\a_reg_17616_reg[8]_i_89_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_9 
       (.I0(\a_reg_17616[8]_i_20_n_5 ),
        .I1(\a_reg_17616[8]_i_21_n_5 ),
        .O(\a_reg_17616_reg[8]_i_9_n_5 ),
        .S(\a_reg_17616_reg[8]_i_3_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_90 
       (.I0(\a_reg_17616[8]_i_198_n_5 ),
        .I1(\a_reg_17616[8]_i_199_n_5 ),
        .O(\a_reg_17616_reg[8]_i_90_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_91 
       (.I0(\a_reg_17616[8]_i_200_n_5 ),
        .I1(\a_reg_17616[8]_i_201_n_5 ),
        .O(\a_reg_17616_reg[8]_i_91_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_92 
       (.I0(\a_reg_17616[8]_i_202_n_5 ),
        .I1(\a_reg_17616[8]_i_203_n_5 ),
        .O(\a_reg_17616_reg[8]_i_92_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_93 
       (.I0(\a_reg_17616[8]_i_204_n_5 ),
        .I1(\a_reg_17616[8]_i_205_n_5 ),
        .O(\a_reg_17616_reg[8]_i_93_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_94 
       (.I0(\a_reg_17616[8]_i_206_n_5 ),
        .I1(\a_reg_17616[8]_i_207_n_5 ),
        .O(\a_reg_17616_reg[8]_i_94_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_95 
       (.I0(\a_reg_17616[8]_i_208_n_5 ),
        .I1(\a_reg_17616[8]_i_209_n_5 ),
        .O(\a_reg_17616_reg[8]_i_95_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_96 
       (.I0(\a_reg_17616[8]_i_210_n_5 ),
        .I1(\a_reg_17616[8]_i_211_n_5 ),
        .O(\a_reg_17616_reg[8]_i_96_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_97 
       (.I0(\a_reg_17616[8]_i_212_n_5 ),
        .I1(\a_reg_17616[8]_i_213_n_5 ),
        .O(\a_reg_17616_reg[8]_i_97_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_98 
       (.I0(\a_reg_17616[8]_i_214_n_5 ),
        .I1(\a_reg_17616[8]_i_215_n_5 ),
        .O(\a_reg_17616_reg[8]_i_98_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  MUXF7 \a_reg_17616_reg[8]_i_99 
       (.I0(\a_reg_17616[8]_i_216_n_5 ),
        .I1(\a_reg_17616[8]_i_217_n_5 ),
        .O(\a_reg_17616_reg[8]_i_99_n_5 ),
        .S(\a_reg_17616_reg[8]_i_2_0 ));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_5),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_14 flow_control_loop_pipe_sequential_init_U
       (.D(ap_sig_allocacmp_i_4),
        .Q(Q),
        .add_ln101_fu_11848_p2({add_ln101_fu_11848_p2[9:2],add_ln101_fu_11848_p2[0]}),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .ap_clk(ap_clk),
        .ap_loop_init_int_reg_0(ap_enable_reg_pp0_iter1),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_5),
        .grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg),
        .grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg_reg(D),
        .\i_4_reg_23656_reg[0] (\i_fu_3188_reg_n_5_[0] ),
        .i_fu_3188(i_fu_3188),
        .\i_fu_3188_reg[0] (flow_control_loop_pipe_sequential_init_U_n_29),
        .\i_fu_3188_reg[4] (\i_fu_3188_reg_n_5_[2] ),
        .\i_fu_3188_reg[4]_0 (\i_fu_3188_reg_n_5_[3] ),
        .\i_fu_3188_reg[4]_1 (\i_fu_3188_reg_n_5_[1] ),
        .\i_fu_3188_reg[8] (\i_fu_3188_reg_n_5_[5] ),
        .\i_fu_3188_reg[8]_0 (\i_fu_3188_reg_n_5_[6] ),
        .\i_fu_3188_reg[8]_1 (\i_fu_3188_reg_n_5_[7] ),
        .\i_fu_3188_reg[9] (\i_fu_3188_reg_n_5_[4] ),
        .\i_fu_3188_reg[9]_0 (\i_fu_3188_reg_n_5_[8] ),
        .\i_fu_3188_reg[9]_1 (\i_fu_3188_reg_n_5_[9] ),
        .\i_fu_3188_reg[9]_2 (\i_fu_3188[9]_i_5_n_5 ));
  FDRE \i_4_reg_23656_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_i_4[0]),
        .Q(i_4_reg_23656[0]),
        .R(1'b0));
  FDRE \i_4_reg_23656_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_i_4[1]),
        .Q(i_4_reg_23656[1]),
        .R(1'b0));
  FDRE \i_4_reg_23656_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_i_4[2]),
        .Q(i_4_reg_23656[2]),
        .R(1'b0));
  FDRE \i_4_reg_23656_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_i_4[3]),
        .Q(i_4_reg_23656[3]),
        .R(1'b0));
  FDRE \i_4_reg_23656_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_i_4[4]),
        .Q(i_4_reg_23656[4]),
        .R(1'b0));
  FDRE \i_4_reg_23656_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_i_4[5]),
        .Q(i_4_reg_23656[5]),
        .R(1'b0));
  FDRE \i_4_reg_23656_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_i_4[6]),
        .Q(i_4_reg_23656[6]),
        .R(1'b0));
  FDRE \i_4_reg_23656_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_i_4[7]),
        .Q(i_4_reg_23656[7]),
        .R(1'b0));
  FDRE \i_4_reg_23656_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_i_4[8]),
        .Q(i_4_reg_23656[8]),
        .R(1'b0));
  FDRE \i_4_reg_23656_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_i_4[9]),
        .Q(i_4_reg_23656[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \i_fu_3188[9]_i_5 
       (.I0(\i_fu_3188_reg_n_5_[7] ),
        .I1(\i_fu_3188_reg_n_5_[6] ),
        .I2(\i_fu_3188_reg_n_5_[5] ),
        .O(\i_fu_3188[9]_i_5_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_3188_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_3188),
        .D(add_ln101_fu_11848_p2[0]),
        .Q(\i_fu_3188_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_3188_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_3188),
        .D(flow_control_loop_pipe_sequential_init_U_n_29),
        .Q(\i_fu_3188_reg_n_5_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_3188_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_3188),
        .D(add_ln101_fu_11848_p2[2]),
        .Q(\i_fu_3188_reg_n_5_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_3188_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_3188),
        .D(add_ln101_fu_11848_p2[3]),
        .Q(\i_fu_3188_reg_n_5_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_3188_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_3188),
        .D(add_ln101_fu_11848_p2[4]),
        .Q(\i_fu_3188_reg_n_5_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_3188_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_3188),
        .D(add_ln101_fu_11848_p2[5]),
        .Q(\i_fu_3188_reg_n_5_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_3188_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_3188),
        .D(add_ln101_fu_11848_p2[6]),
        .Q(\i_fu_3188_reg_n_5_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_3188_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_3188),
        .D(add_ln101_fu_11848_p2[7]),
        .Q(\i_fu_3188_reg_n_5_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_3188_reg[8] 
       (.C(ap_clk),
        .CE(i_fu_3188),
        .D(add_ln101_fu_11848_p2[8]),
        .Q(\i_fu_3188_reg_n_5_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_3188_reg[9] 
       (.C(ap_clk),
        .CE(i_fu_3188),
        .D(add_ln101_fu_11848_p2[9]),
        .Q(\i_fu_3188_reg_n_5_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381001_fu_4424[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381049_fu_4520[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381001_out),
        .O(\shl_i_i_i_i6381001_fu_4424[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381001_fu_4424_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381001_fu_4424[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381001_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381003_fu_4428[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381051_fu_4524[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381003_out),
        .O(\shl_i_i_i_i6381003_fu_4428[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381003_fu_4428_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381003_fu_4428[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381003_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381005_fu_4432[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381053_fu_4528[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381005_out),
        .O(\shl_i_i_i_i6381005_fu_4432[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381005_fu_4432_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381005_fu_4432[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381005_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381007_fu_4436[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381047_fu_4516[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381007_out),
        .O(\shl_i_i_i_i6381007_fu_4436[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381007_fu_4436_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381007_fu_4436[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381007_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381009_fu_4440[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381049_fu_4520[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381009_out),
        .O(\shl_i_i_i_i6381009_fu_4440[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381009_fu_4440_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381009_fu_4440[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381009_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381011_fu_4444[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381051_fu_4524[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381011_out),
        .O(\shl_i_i_i_i6381011_fu_4444[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381011_fu_4444_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381011_fu_4444[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381011_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381013_fu_4448[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381053_fu_4528[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381013_out),
        .O(\shl_i_i_i_i6381013_fu_4448[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381013_fu_4448_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381013_fu_4448[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381013_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381015_fu_4452[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381047_fu_4516[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381015_out),
        .O(\shl_i_i_i_i6381015_fu_4452[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381015_fu_4452_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381015_fu_4452[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381015_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381017_fu_4456[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381049_fu_4520[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381017_out),
        .O(\shl_i_i_i_i6381017_fu_4456[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381017_fu_4456_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381017_fu_4456[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381017_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381019_fu_4460[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381051_fu_4524[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381019_out),
        .O(\shl_i_i_i_i6381019_fu_4460[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381019_fu_4460_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381019_fu_4460[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381019_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381021_fu_4464[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381053_fu_4528[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381021_out),
        .O(\shl_i_i_i_i6381021_fu_4464[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381021_fu_4464_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381021_fu_4464[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381021_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381023_fu_4468[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381047_fu_4516[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381023_out),
        .O(\shl_i_i_i_i6381023_fu_4468[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381023_fu_4468_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381023_fu_4468[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381023_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381025_fu_4472[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381049_fu_4520[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381025_out),
        .O(\shl_i_i_i_i6381025_fu_4472[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381025_fu_4472_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381025_fu_4472[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381025_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381027_fu_4476[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381051_fu_4524[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381027_out),
        .O(\shl_i_i_i_i6381027_fu_4476[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381027_fu_4476_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381027_fu_4476[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381027_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381029_fu_4480[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381053_fu_4528[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381029_out),
        .O(\shl_i_i_i_i6381029_fu_4480[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381029_fu_4480_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381029_fu_4480[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381029_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381031_fu_4484[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381047_fu_4516[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381031_out),
        .O(\shl_i_i_i_i6381031_fu_4484[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381031_fu_4484_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381031_fu_4484[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381031_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381033_fu_4488[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381049_fu_4520[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381033_out),
        .O(\shl_i_i_i_i6381033_fu_4488[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381033_fu_4488_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381033_fu_4488[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381033_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381035_fu_4492[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381051_fu_4524[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381035_out),
        .O(\shl_i_i_i_i6381035_fu_4492[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381035_fu_4492_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381035_fu_4492[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381035_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381037_fu_4496[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381053_fu_4528[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381037_out),
        .O(\shl_i_i_i_i6381037_fu_4496[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381037_fu_4496_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381037_fu_4496[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381037_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381039_fu_4500[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381047_fu_4516[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381039_out),
        .O(\shl_i_i_i_i6381039_fu_4500[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381039_fu_4500_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381039_fu_4500[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381039_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381041_fu_4504[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381049_fu_4520[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381041_out),
        .O(\shl_i_i_i_i6381041_fu_4504[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381041_fu_4504_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381041_fu_4504[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381041_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381043_fu_4508[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381051_fu_4524[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381043_out),
        .O(\shl_i_i_i_i6381043_fu_4508[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381043_fu_4508_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381043_fu_4508[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381043_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381045_fu_4512[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381053_fu_4528[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381045_out),
        .O(\shl_i_i_i_i6381045_fu_4512[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381045_fu_4512_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381045_fu_4512[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381045_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381047_fu_4516[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381047_fu_4516[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381047_out),
        .O(\shl_i_i_i_i6381047_fu_4516[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \shl_i_i_i_i6381047_fu_4516[8]_i_2 
       (.I0(i_4_reg_23656[0]),
        .I1(i_4_reg_23656[9]),
        .I2(i_4_reg_23656[6]),
        .I3(i_4_reg_23656[7]),
        .I4(\shl_i_i_i_i6381951_fu_6324[8]_i_3_n_5 ),
        .O(\shl_i_i_i_i6381047_fu_4516[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381047_fu_4516_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381047_fu_4516[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381047_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381049_fu_4520[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381049_fu_4520[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381049_out),
        .O(\shl_i_i_i_i6381049_fu_4520[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \shl_i_i_i_i6381049_fu_4520[8]_i_2 
       (.I0(i_4_reg_23656[0]),
        .I1(i_4_reg_23656[9]),
        .I2(i_4_reg_23656[6]),
        .I3(i_4_reg_23656[7]),
        .I4(\shl_i_i_i_i6381951_fu_6324[8]_i_3_n_5 ),
        .O(\shl_i_i_i_i6381049_fu_4520[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381049_fu_4520_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381049_fu_4520[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381049_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381051_fu_4524[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381051_fu_4524[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381051_out),
        .O(\shl_i_i_i_i6381051_fu_4524[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \shl_i_i_i_i6381051_fu_4524[8]_i_2 
       (.I0(i_4_reg_23656[0]),
        .I1(i_4_reg_23656[9]),
        .I2(i_4_reg_23656[6]),
        .I3(i_4_reg_23656[7]),
        .I4(\shl_i_i_i_i6381437_fu_5296[8]_i_3_n_5 ),
        .O(\shl_i_i_i_i6381051_fu_4524[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381051_fu_4524_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381051_fu_4524[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381051_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381053_fu_4528[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381053_fu_4528[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381053_out),
        .O(\shl_i_i_i_i6381053_fu_4528[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \shl_i_i_i_i6381053_fu_4528[8]_i_2 
       (.I0(i_4_reg_23656[0]),
        .I1(i_4_reg_23656[9]),
        .I2(i_4_reg_23656[6]),
        .I3(i_4_reg_23656[7]),
        .I4(\shl_i_i_i_i6381437_fu_5296[8]_i_3_n_5 ),
        .O(\shl_i_i_i_i6381053_fu_4528[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381053_fu_4528_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381053_fu_4528[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381053_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381055_fu_4532[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381175_fu_4772[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381055_out),
        .O(\shl_i_i_i_i6381055_fu_4532[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381055_fu_4532_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381055_fu_4532[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381055_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381057_fu_4536[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381177_fu_4776[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381057_out),
        .O(\shl_i_i_i_i6381057_fu_4536[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381057_fu_4536_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381057_fu_4536[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381057_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381059_fu_4540[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381179_fu_4780[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381059_out),
        .O(\shl_i_i_i_i6381059_fu_4540[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381059_fu_4540_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381059_fu_4540[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381059_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381061_fu_4544[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381181_fu_4784[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381061_out),
        .O(\shl_i_i_i_i6381061_fu_4544[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381061_fu_4544_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381061_fu_4544[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381061_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381063_fu_4548[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381175_fu_4772[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381063_out),
        .O(\shl_i_i_i_i6381063_fu_4548[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381063_fu_4548_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381063_fu_4548[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381063_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381065_fu_4552[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381177_fu_4776[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381065_out),
        .O(\shl_i_i_i_i6381065_fu_4552[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381065_fu_4552_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381065_fu_4552[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381065_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381067_fu_4556[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381179_fu_4780[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381067_out),
        .O(\shl_i_i_i_i6381067_fu_4556[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381067_fu_4556_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381067_fu_4556[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381067_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381069_fu_4560[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381181_fu_4784[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381069_out),
        .O(\shl_i_i_i_i6381069_fu_4560[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381069_fu_4560_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381069_fu_4560[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381069_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381071_fu_4564[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381175_fu_4772[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381071_out),
        .O(\shl_i_i_i_i6381071_fu_4564[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381071_fu_4564_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381071_fu_4564[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381071_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381073_fu_4568[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381177_fu_4776[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381073_out),
        .O(\shl_i_i_i_i6381073_fu_4568[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381073_fu_4568_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381073_fu_4568[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381073_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381075_fu_4572[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381179_fu_4780[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381075_out),
        .O(\shl_i_i_i_i6381075_fu_4572[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381075_fu_4572_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381075_fu_4572[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381075_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381077_fu_4576[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381181_fu_4784[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381077_out),
        .O(\shl_i_i_i_i6381077_fu_4576[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381077_fu_4576_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381077_fu_4576[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381077_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381079_fu_4580[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381175_fu_4772[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381079_out),
        .O(\shl_i_i_i_i6381079_fu_4580[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381079_fu_4580_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381079_fu_4580[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381079_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381081_fu_4584[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381177_fu_4776[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381081_out),
        .O(\shl_i_i_i_i6381081_fu_4584[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381081_fu_4584_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381081_fu_4584[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381081_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381083_fu_4588[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381179_fu_4780[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381083_out),
        .O(\shl_i_i_i_i6381083_fu_4588[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381083_fu_4588_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381083_fu_4588[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381083_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381085_fu_4592[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381181_fu_4784[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381085_out),
        .O(\shl_i_i_i_i6381085_fu_4592[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381085_fu_4592_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381085_fu_4592[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381085_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381087_fu_4596[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381175_fu_4772[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381087_out),
        .O(\shl_i_i_i_i6381087_fu_4596[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381087_fu_4596_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381087_fu_4596[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381087_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381089_fu_4600[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381177_fu_4776[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381089_out),
        .O(\shl_i_i_i_i6381089_fu_4600[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381089_fu_4600_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381089_fu_4600[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381089_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381091_fu_4604[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381179_fu_4780[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381091_out),
        .O(\shl_i_i_i_i6381091_fu_4604[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381091_fu_4604_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381091_fu_4604[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381091_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381093_fu_4608[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381181_fu_4784[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381093_out),
        .O(\shl_i_i_i_i6381093_fu_4608[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381093_fu_4608_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381093_fu_4608[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381093_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381095_fu_4612[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381175_fu_4772[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381095_out),
        .O(\shl_i_i_i_i6381095_fu_4612[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381095_fu_4612_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381095_fu_4612[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381095_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381097_fu_4616[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381177_fu_4776[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381097_out),
        .O(\shl_i_i_i_i6381097_fu_4616[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381097_fu_4616_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381097_fu_4616[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381097_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381099_fu_4620[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381179_fu_4780[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381099_out),
        .O(\shl_i_i_i_i6381099_fu_4620[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381099_fu_4620_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381099_fu_4620[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381099_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381101_fu_4624[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381181_fu_4784[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381101_out),
        .O(\shl_i_i_i_i6381101_fu_4624[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381101_fu_4624_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381101_fu_4624[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381101_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381103_fu_4628[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381175_fu_4772[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381103_out),
        .O(\shl_i_i_i_i6381103_fu_4628[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381103_fu_4628_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381103_fu_4628[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381103_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381105_fu_4632[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381177_fu_4776[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381105_out),
        .O(\shl_i_i_i_i6381105_fu_4632[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381105_fu_4632_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381105_fu_4632[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381105_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381107_fu_4636[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381179_fu_4780[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381107_out),
        .O(\shl_i_i_i_i6381107_fu_4636[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381107_fu_4636_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381107_fu_4636[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381107_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381109_fu_4640[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381181_fu_4784[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381109_out),
        .O(\shl_i_i_i_i6381109_fu_4640[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381109_fu_4640_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381109_fu_4640[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381109_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381111_fu_4644[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381175_fu_4772[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381111_out),
        .O(\shl_i_i_i_i6381111_fu_4644[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381111_fu_4644_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381111_fu_4644[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381111_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381113_fu_4648[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381177_fu_4776[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381113_out),
        .O(\shl_i_i_i_i6381113_fu_4648[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381113_fu_4648_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381113_fu_4648[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381113_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381115_fu_4652[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381179_fu_4780[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381115_out),
        .O(\shl_i_i_i_i6381115_fu_4652[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381115_fu_4652_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381115_fu_4652[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381115_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381117_fu_4656[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381181_fu_4784[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381117_out),
        .O(\shl_i_i_i_i6381117_fu_4656[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381117_fu_4656_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381117_fu_4656[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381117_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381119_fu_4660[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381175_fu_4772[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381119_out),
        .O(\shl_i_i_i_i6381119_fu_4660[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381119_fu_4660_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381119_fu_4660[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381119_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381121_fu_4664[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381177_fu_4776[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381121_out),
        .O(\shl_i_i_i_i6381121_fu_4664[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381121_fu_4664_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381121_fu_4664[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381121_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381123_fu_4668[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381179_fu_4780[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381123_out),
        .O(\shl_i_i_i_i6381123_fu_4668[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381123_fu_4668_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381123_fu_4668[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381123_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381125_fu_4672[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381181_fu_4784[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381125_out),
        .O(\shl_i_i_i_i6381125_fu_4672[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381125_fu_4672_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381125_fu_4672[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381125_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381127_fu_4676[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381175_fu_4772[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381127_out),
        .O(\shl_i_i_i_i6381127_fu_4676[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381127_fu_4676_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381127_fu_4676[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381127_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381129_fu_4680[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381177_fu_4776[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381129_out),
        .O(\shl_i_i_i_i6381129_fu_4680[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381129_fu_4680_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381129_fu_4680[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381129_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381131_fu_4684[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381179_fu_4780[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381131_out),
        .O(\shl_i_i_i_i6381131_fu_4684[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381131_fu_4684_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381131_fu_4684[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381131_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381133_fu_4688[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381181_fu_4784[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381133_out),
        .O(\shl_i_i_i_i6381133_fu_4688[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381133_fu_4688_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381133_fu_4688[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381133_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381135_fu_4692[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381175_fu_4772[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381135_out),
        .O(\shl_i_i_i_i6381135_fu_4692[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381135_fu_4692_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381135_fu_4692[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381135_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381137_fu_4696[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381177_fu_4776[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381137_out),
        .O(\shl_i_i_i_i6381137_fu_4696[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381137_fu_4696_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381137_fu_4696[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381137_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381139_fu_4700[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381179_fu_4780[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381139_out),
        .O(\shl_i_i_i_i6381139_fu_4700[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381139_fu_4700_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381139_fu_4700[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381139_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381141_fu_4704[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381181_fu_4784[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381141_out),
        .O(\shl_i_i_i_i6381141_fu_4704[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381141_fu_4704_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381141_fu_4704[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381141_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381143_fu_4708[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381175_fu_4772[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381143_out),
        .O(\shl_i_i_i_i6381143_fu_4708[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381143_fu_4708_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381143_fu_4708[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381143_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381145_fu_4712[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381177_fu_4776[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381145_out),
        .O(\shl_i_i_i_i6381145_fu_4712[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381145_fu_4712_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381145_fu_4712[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381145_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381147_fu_4716[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381179_fu_4780[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381147_out),
        .O(\shl_i_i_i_i6381147_fu_4716[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381147_fu_4716_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381147_fu_4716[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381147_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381149_fu_4720[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381181_fu_4784[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381149_out),
        .O(\shl_i_i_i_i6381149_fu_4720[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381149_fu_4720_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381149_fu_4720[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381149_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381151_fu_4724[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381175_fu_4772[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381151_out),
        .O(\shl_i_i_i_i6381151_fu_4724[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381151_fu_4724_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381151_fu_4724[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381151_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381153_fu_4728[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381177_fu_4776[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381153_out),
        .O(\shl_i_i_i_i6381153_fu_4728[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381153_fu_4728_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381153_fu_4728[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381153_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381155_fu_4732[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381179_fu_4780[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381155_out),
        .O(\shl_i_i_i_i6381155_fu_4732[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381155_fu_4732_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381155_fu_4732[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381155_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381157_fu_4736[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381181_fu_4784[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381157_out),
        .O(\shl_i_i_i_i6381157_fu_4736[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381157_fu_4736_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381157_fu_4736[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381157_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381159_fu_4740[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381175_fu_4772[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381159_out),
        .O(\shl_i_i_i_i6381159_fu_4740[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381159_fu_4740_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381159_fu_4740[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381159_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381161_fu_4744[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381177_fu_4776[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381161_out),
        .O(\shl_i_i_i_i6381161_fu_4744[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381161_fu_4744_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381161_fu_4744[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381161_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381163_fu_4748[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381179_fu_4780[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381163_out),
        .O(\shl_i_i_i_i6381163_fu_4748[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381163_fu_4748_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381163_fu_4748[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381163_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381165_fu_4752[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381181_fu_4784[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381165_out),
        .O(\shl_i_i_i_i6381165_fu_4752[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381165_fu_4752_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381165_fu_4752[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381165_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381167_fu_4756[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381175_fu_4772[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381167_out),
        .O(\shl_i_i_i_i6381167_fu_4756[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381167_fu_4756_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381167_fu_4756[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381167_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381169_fu_4760[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381177_fu_4776[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381169_out),
        .O(\shl_i_i_i_i6381169_fu_4760[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381169_fu_4760_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381169_fu_4760[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381169_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381171_fu_4764[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381179_fu_4780[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381171_out),
        .O(\shl_i_i_i_i6381171_fu_4764[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381171_fu_4764_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381171_fu_4764[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381171_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381173_fu_4768[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381181_fu_4784[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381173_out),
        .O(\shl_i_i_i_i6381173_fu_4768[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381173_fu_4768_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381173_fu_4768[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381173_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381175_fu_4772[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381175_fu_4772[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381175_out),
        .O(\shl_i_i_i_i6381175_fu_4772[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \shl_i_i_i_i6381175_fu_4772[8]_i_2 
       (.I0(i_4_reg_23656[0]),
        .I1(i_4_reg_23656[9]),
        .I2(i_4_reg_23656[7]),
        .I3(i_4_reg_23656[6]),
        .I4(\shl_i_i_i_i6381951_fu_6324[8]_i_3_n_5 ),
        .O(\shl_i_i_i_i6381175_fu_4772[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381175_fu_4772_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381175_fu_4772[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381175_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381177_fu_4776[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381177_fu_4776[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381177_out),
        .O(\shl_i_i_i_i6381177_fu_4776[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \shl_i_i_i_i6381177_fu_4776[8]_i_2 
       (.I0(i_4_reg_23656[0]),
        .I1(i_4_reg_23656[9]),
        .I2(i_4_reg_23656[7]),
        .I3(i_4_reg_23656[6]),
        .I4(\shl_i_i_i_i6381951_fu_6324[8]_i_3_n_5 ),
        .O(\shl_i_i_i_i6381177_fu_4776[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381177_fu_4776_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381177_fu_4776[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381177_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381179_fu_4780[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381179_fu_4780[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381179_out),
        .O(\shl_i_i_i_i6381179_fu_4780[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \shl_i_i_i_i6381179_fu_4780[8]_i_2 
       (.I0(i_4_reg_23656[0]),
        .I1(i_4_reg_23656[9]),
        .I2(i_4_reg_23656[7]),
        .I3(i_4_reg_23656[6]),
        .I4(\shl_i_i_i_i6381437_fu_5296[8]_i_3_n_5 ),
        .O(\shl_i_i_i_i6381179_fu_4780[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381179_fu_4780_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381179_fu_4780[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381179_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381181_fu_4784[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381181_fu_4784[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381181_out),
        .O(\shl_i_i_i_i6381181_fu_4784[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \shl_i_i_i_i6381181_fu_4784[8]_i_2 
       (.I0(i_4_reg_23656[0]),
        .I1(i_4_reg_23656[9]),
        .I2(i_4_reg_23656[7]),
        .I3(i_4_reg_23656[6]),
        .I4(\shl_i_i_i_i6381437_fu_5296[8]_i_3_n_5 ),
        .O(\shl_i_i_i_i6381181_fu_4784[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381181_fu_4784_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381181_fu_4784[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381181_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381183_fu_4788[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381303_fu_5028[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381183_out),
        .O(\shl_i_i_i_i6381183_fu_4788[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381183_fu_4788_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381183_fu_4788[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381183_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381185_fu_4792[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381305_fu_5032[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381185_out),
        .O(\shl_i_i_i_i6381185_fu_4792[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381185_fu_4792_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381185_fu_4792[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381185_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381187_fu_4796[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381307_fu_5036[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381187_out),
        .O(\shl_i_i_i_i6381187_fu_4796[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381187_fu_4796_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381187_fu_4796[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381187_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381189_fu_4800[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381309_fu_5040[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381189_out),
        .O(\shl_i_i_i_i6381189_fu_4800[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381189_fu_4800_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381189_fu_4800[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381189_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381191_fu_4804[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381303_fu_5028[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381191_out),
        .O(\shl_i_i_i_i6381191_fu_4804[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381191_fu_4804_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381191_fu_4804[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381191_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381193_fu_4808[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381305_fu_5032[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381193_out),
        .O(\shl_i_i_i_i6381193_fu_4808[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381193_fu_4808_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381193_fu_4808[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381193_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381195_fu_4812[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381307_fu_5036[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381195_out),
        .O(\shl_i_i_i_i6381195_fu_4812[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381195_fu_4812_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381195_fu_4812[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381195_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381197_fu_4816[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381309_fu_5040[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381197_out),
        .O(\shl_i_i_i_i6381197_fu_4816[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381197_fu_4816_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381197_fu_4816[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381197_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381199_fu_4820[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381303_fu_5028[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381199_out),
        .O(\shl_i_i_i_i6381199_fu_4820[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381199_fu_4820_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381199_fu_4820[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381199_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381201_fu_4824[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381305_fu_5032[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381201_out),
        .O(\shl_i_i_i_i6381201_fu_4824[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381201_fu_4824_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381201_fu_4824[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381201_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381203_fu_4828[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381307_fu_5036[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381203_out),
        .O(\shl_i_i_i_i6381203_fu_4828[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381203_fu_4828_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381203_fu_4828[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381203_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381205_fu_4832[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381309_fu_5040[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381205_out),
        .O(\shl_i_i_i_i6381205_fu_4832[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381205_fu_4832_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381205_fu_4832[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381205_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381207_fu_4836[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381303_fu_5028[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381207_out),
        .O(\shl_i_i_i_i6381207_fu_4836[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381207_fu_4836_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381207_fu_4836[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381207_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381209_fu_4840[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381305_fu_5032[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381209_out),
        .O(\shl_i_i_i_i6381209_fu_4840[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381209_fu_4840_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381209_fu_4840[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381209_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381211_fu_4844[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381307_fu_5036[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381211_out),
        .O(\shl_i_i_i_i6381211_fu_4844[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381211_fu_4844_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381211_fu_4844[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381211_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381213_fu_4848[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381309_fu_5040[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381213_out),
        .O(\shl_i_i_i_i6381213_fu_4848[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381213_fu_4848_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381213_fu_4848[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381213_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381215_fu_4852[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381303_fu_5028[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381215_out),
        .O(\shl_i_i_i_i6381215_fu_4852[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381215_fu_4852_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381215_fu_4852[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381215_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381217_fu_4856[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381305_fu_5032[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381217_out),
        .O(\shl_i_i_i_i6381217_fu_4856[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381217_fu_4856_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381217_fu_4856[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381217_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381219_fu_4860[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381307_fu_5036[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381219_out),
        .O(\shl_i_i_i_i6381219_fu_4860[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381219_fu_4860_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381219_fu_4860[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381219_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381221_fu_4864[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381309_fu_5040[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381221_out),
        .O(\shl_i_i_i_i6381221_fu_4864[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381221_fu_4864_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381221_fu_4864[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381221_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381223_fu_4868[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381303_fu_5028[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381223_out),
        .O(\shl_i_i_i_i6381223_fu_4868[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381223_fu_4868_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381223_fu_4868[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381223_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381225_fu_4872[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381305_fu_5032[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381225_out),
        .O(\shl_i_i_i_i6381225_fu_4872[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381225_fu_4872_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381225_fu_4872[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381225_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381227_fu_4876[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381307_fu_5036[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381227_out),
        .O(\shl_i_i_i_i6381227_fu_4876[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381227_fu_4876_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381227_fu_4876[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381227_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381229_fu_4880[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381309_fu_5040[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381229_out),
        .O(\shl_i_i_i_i6381229_fu_4880[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381229_fu_4880_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381229_fu_4880[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381229_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381231_fu_4884[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381303_fu_5028[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381231_out),
        .O(\shl_i_i_i_i6381231_fu_4884[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381231_fu_4884_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381231_fu_4884[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381231_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381233_fu_4888[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381305_fu_5032[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381233_out),
        .O(\shl_i_i_i_i6381233_fu_4888[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381233_fu_4888_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381233_fu_4888[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381233_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381235_fu_4892[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381307_fu_5036[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381235_out),
        .O(\shl_i_i_i_i6381235_fu_4892[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381235_fu_4892_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381235_fu_4892[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381235_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381237_fu_4896[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381309_fu_5040[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381237_out),
        .O(\shl_i_i_i_i6381237_fu_4896[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381237_fu_4896_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381237_fu_4896[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381237_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381239_fu_4900[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381303_fu_5028[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381239_out),
        .O(\shl_i_i_i_i6381239_fu_4900[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381239_fu_4900_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381239_fu_4900[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381239_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381241_fu_4904[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381305_fu_5032[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381241_out),
        .O(\shl_i_i_i_i6381241_fu_4904[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381241_fu_4904_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381241_fu_4904[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381241_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381243_fu_4908[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381307_fu_5036[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381243_out),
        .O(\shl_i_i_i_i6381243_fu_4908[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381243_fu_4908_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381243_fu_4908[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381243_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381245_fu_4912[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381309_fu_5040[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381245_out),
        .O(\shl_i_i_i_i6381245_fu_4912[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381245_fu_4912_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381245_fu_4912[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381245_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381247_fu_4916[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381303_fu_5028[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381247_out),
        .O(\shl_i_i_i_i6381247_fu_4916[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381247_fu_4916_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381247_fu_4916[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381247_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381249_fu_4920[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381305_fu_5032[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381249_out),
        .O(\shl_i_i_i_i6381249_fu_4920[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381249_fu_4920_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381249_fu_4920[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381249_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381251_fu_4924[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381307_fu_5036[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381251_out),
        .O(\shl_i_i_i_i6381251_fu_4924[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381251_fu_4924_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381251_fu_4924[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381251_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381253_fu_4928[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381309_fu_5040[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381253_out),
        .O(\shl_i_i_i_i6381253_fu_4928[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381253_fu_4928_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381253_fu_4928[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381253_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381255_fu_4932[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381303_fu_5028[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381255_out),
        .O(\shl_i_i_i_i6381255_fu_4932[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381255_fu_4932_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381255_fu_4932[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381255_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381257_fu_4936[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381305_fu_5032[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381257_out),
        .O(\shl_i_i_i_i6381257_fu_4936[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381257_fu_4936_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381257_fu_4936[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381257_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381259_fu_4940[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381307_fu_5036[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381259_out),
        .O(\shl_i_i_i_i6381259_fu_4940[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381259_fu_4940_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381259_fu_4940[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381259_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381261_fu_4944[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381309_fu_5040[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381261_out),
        .O(\shl_i_i_i_i6381261_fu_4944[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381261_fu_4944_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381261_fu_4944[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381261_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381263_fu_4948[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381303_fu_5028[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381263_out),
        .O(\shl_i_i_i_i6381263_fu_4948[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381263_fu_4948_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381263_fu_4948[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381263_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381265_fu_4952[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381305_fu_5032[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381265_out),
        .O(\shl_i_i_i_i6381265_fu_4952[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381265_fu_4952_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381265_fu_4952[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381265_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381267_fu_4956[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381307_fu_5036[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381267_out),
        .O(\shl_i_i_i_i6381267_fu_4956[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381267_fu_4956_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381267_fu_4956[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381267_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381269_fu_4960[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381309_fu_5040[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381269_out),
        .O(\shl_i_i_i_i6381269_fu_4960[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381269_fu_4960_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381269_fu_4960[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381269_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381271_fu_4964[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381303_fu_5028[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381271_out),
        .O(\shl_i_i_i_i6381271_fu_4964[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381271_fu_4964_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381271_fu_4964[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381271_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381273_fu_4968[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381305_fu_5032[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381273_out),
        .O(\shl_i_i_i_i6381273_fu_4968[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381273_fu_4968_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381273_fu_4968[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381273_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381275_fu_4972[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381307_fu_5036[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381275_out),
        .O(\shl_i_i_i_i6381275_fu_4972[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381275_fu_4972_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381275_fu_4972[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381275_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381277_fu_4976[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381309_fu_5040[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381277_out),
        .O(\shl_i_i_i_i6381277_fu_4976[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381277_fu_4976_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381277_fu_4976[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381277_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381279_fu_4980[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381303_fu_5028[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381279_out),
        .O(\shl_i_i_i_i6381279_fu_4980[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381279_fu_4980_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381279_fu_4980[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381279_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381281_fu_4984[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381305_fu_5032[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381281_out),
        .O(\shl_i_i_i_i6381281_fu_4984[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381281_fu_4984_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381281_fu_4984[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381281_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381283_fu_4988[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381307_fu_5036[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381283_out),
        .O(\shl_i_i_i_i6381283_fu_4988[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381283_fu_4988_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381283_fu_4988[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381283_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381285_fu_4992[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381309_fu_5040[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381285_out),
        .O(\shl_i_i_i_i6381285_fu_4992[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381285_fu_4992_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381285_fu_4992[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381285_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381287_fu_4996[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381303_fu_5028[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381287_out),
        .O(\shl_i_i_i_i6381287_fu_4996[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381287_fu_4996_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381287_fu_4996[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381287_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381289_fu_5000[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381305_fu_5032[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381289_out),
        .O(\shl_i_i_i_i6381289_fu_5000[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381289_fu_5000_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381289_fu_5000[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381289_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381291_fu_5004[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381307_fu_5036[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381291_out),
        .O(\shl_i_i_i_i6381291_fu_5004[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381291_fu_5004_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381291_fu_5004[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381291_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381293_fu_5008[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381309_fu_5040[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381293_out),
        .O(\shl_i_i_i_i6381293_fu_5008[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381293_fu_5008_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381293_fu_5008[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381293_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381295_fu_5012[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381303_fu_5028[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381295_out),
        .O(\shl_i_i_i_i6381295_fu_5012[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381295_fu_5012_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381295_fu_5012[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381295_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381297_fu_5016[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381305_fu_5032[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381297_out),
        .O(\shl_i_i_i_i6381297_fu_5016[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381297_fu_5016_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381297_fu_5016[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381297_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381299_fu_5020[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381307_fu_5036[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381299_out),
        .O(\shl_i_i_i_i6381299_fu_5020[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381299_fu_5020_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381299_fu_5020[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381299_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381301_fu_5024[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381309_fu_5040[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381301_out),
        .O(\shl_i_i_i_i6381301_fu_5024[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381301_fu_5024_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381301_fu_5024[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381301_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381303_fu_5028[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381303_fu_5028[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381303_out),
        .O(\shl_i_i_i_i6381303_fu_5028[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \shl_i_i_i_i6381303_fu_5028[8]_i_2 
       (.I0(i_4_reg_23656[0]),
        .I1(i_4_reg_23656[9]),
        .I2(i_4_reg_23656[6]),
        .I3(i_4_reg_23656[7]),
        .I4(\shl_i_i_i_i6381951_fu_6324[8]_i_3_n_5 ),
        .O(\shl_i_i_i_i6381303_fu_5028[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381303_fu_5028_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381303_fu_5028[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381303_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381305_fu_5032[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381305_fu_5032[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381305_out),
        .O(\shl_i_i_i_i6381305_fu_5032[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \shl_i_i_i_i6381305_fu_5032[8]_i_2 
       (.I0(i_4_reg_23656[0]),
        .I1(i_4_reg_23656[9]),
        .I2(i_4_reg_23656[6]),
        .I3(i_4_reg_23656[7]),
        .I4(\shl_i_i_i_i6381951_fu_6324[8]_i_3_n_5 ),
        .O(\shl_i_i_i_i6381305_fu_5032[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381305_fu_5032_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381305_fu_5032[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381305_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381307_fu_5036[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381307_fu_5036[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381307_out),
        .O(\shl_i_i_i_i6381307_fu_5036[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \shl_i_i_i_i6381307_fu_5036[8]_i_2 
       (.I0(i_4_reg_23656[0]),
        .I1(i_4_reg_23656[9]),
        .I2(i_4_reg_23656[6]),
        .I3(i_4_reg_23656[7]),
        .I4(\shl_i_i_i_i6381437_fu_5296[8]_i_3_n_5 ),
        .O(\shl_i_i_i_i6381307_fu_5036[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381307_fu_5036_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381307_fu_5036[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381307_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381309_fu_5040[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381309_fu_5040[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381309_out),
        .O(\shl_i_i_i_i6381309_fu_5040[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \shl_i_i_i_i6381309_fu_5040[8]_i_2 
       (.I0(i_4_reg_23656[0]),
        .I1(i_4_reg_23656[9]),
        .I2(i_4_reg_23656[6]),
        .I3(i_4_reg_23656[7]),
        .I4(\shl_i_i_i_i6381437_fu_5296[8]_i_3_n_5 ),
        .O(\shl_i_i_i_i6381309_fu_5040[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381309_fu_5040_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381309_fu_5040[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381309_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381311_fu_5044[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381399_fu_5220[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381311_out),
        .O(\shl_i_i_i_i6381311_fu_5044[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381311_fu_5044_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381311_fu_5044[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381311_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381313_fu_5048[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381401_fu_5224[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381313_out),
        .O(\shl_i_i_i_i6381313_fu_5048[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381313_fu_5048_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381313_fu_5048[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381313_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381315_fu_5052[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381403_fu_5228[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381315_out),
        .O(\shl_i_i_i_i6381315_fu_5052[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381315_fu_5052_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381315_fu_5052[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381315_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381317_fu_5056[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381405_fu_5232[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381317_out),
        .O(\shl_i_i_i_i6381317_fu_5056[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381317_fu_5056_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381317_fu_5056[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381317_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381319_fu_5060[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381399_fu_5220[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381319_out),
        .O(\shl_i_i_i_i6381319_fu_5060[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381319_fu_5060_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381319_fu_5060[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381319_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381321_fu_5064[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381401_fu_5224[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381321_out),
        .O(\shl_i_i_i_i6381321_fu_5064[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381321_fu_5064_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381321_fu_5064[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381321_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381323_fu_5068[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381403_fu_5228[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381323_out),
        .O(\shl_i_i_i_i6381323_fu_5068[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381323_fu_5068_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381323_fu_5068[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381323_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381325_fu_5072[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381405_fu_5232[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381325_out),
        .O(\shl_i_i_i_i6381325_fu_5072[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381325_fu_5072_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381325_fu_5072[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381325_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381327_fu_5076[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381399_fu_5220[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381327_out),
        .O(\shl_i_i_i_i6381327_fu_5076[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381327_fu_5076_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381327_fu_5076[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381327_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381329_fu_5080[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381401_fu_5224[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381329_out),
        .O(\shl_i_i_i_i6381329_fu_5080[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381329_fu_5080_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381329_fu_5080[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381329_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381331_fu_5084[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381403_fu_5228[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381331_out),
        .O(\shl_i_i_i_i6381331_fu_5084[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381331_fu_5084_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381331_fu_5084[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381331_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381333_fu_5088[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381405_fu_5232[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381333_out),
        .O(\shl_i_i_i_i6381333_fu_5088[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381333_fu_5088_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381333_fu_5088[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381333_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381335_fu_5092[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381399_fu_5220[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381335_out),
        .O(\shl_i_i_i_i6381335_fu_5092[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381335_fu_5092_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381335_fu_5092[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381335_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381337_fu_5096[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381401_fu_5224[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381337_out),
        .O(\shl_i_i_i_i6381337_fu_5096[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381337_fu_5096_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381337_fu_5096[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381337_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381339_fu_5100[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381403_fu_5228[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381339_out),
        .O(\shl_i_i_i_i6381339_fu_5100[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381339_fu_5100_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381339_fu_5100[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381339_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381341_fu_5104[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381405_fu_5232[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381341_out),
        .O(\shl_i_i_i_i6381341_fu_5104[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381341_fu_5104_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381341_fu_5104[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381341_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381343_fu_5108[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381399_fu_5220[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381343_out),
        .O(\shl_i_i_i_i6381343_fu_5108[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381343_fu_5108_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381343_fu_5108[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381343_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381345_fu_5112[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381401_fu_5224[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381345_out),
        .O(\shl_i_i_i_i6381345_fu_5112[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381345_fu_5112_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381345_fu_5112[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381345_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381347_fu_5116[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381403_fu_5228[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381347_out),
        .O(\shl_i_i_i_i6381347_fu_5116[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381347_fu_5116_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381347_fu_5116[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381347_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381349_fu_5120[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381405_fu_5232[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381349_out),
        .O(\shl_i_i_i_i6381349_fu_5120[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381349_fu_5120_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381349_fu_5120[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381349_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381351_fu_5124[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381399_fu_5220[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381351_out),
        .O(\shl_i_i_i_i6381351_fu_5124[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381351_fu_5124_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381351_fu_5124[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381351_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381353_fu_5128[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381401_fu_5224[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381353_out),
        .O(\shl_i_i_i_i6381353_fu_5128[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381353_fu_5128_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381353_fu_5128[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381353_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381355_fu_5132[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381403_fu_5228[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381355_out),
        .O(\shl_i_i_i_i6381355_fu_5132[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381355_fu_5132_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381355_fu_5132[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381355_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381357_fu_5136[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381405_fu_5232[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381357_out),
        .O(\shl_i_i_i_i6381357_fu_5136[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381357_fu_5136_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381357_fu_5136[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381357_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381359_fu_5140[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381399_fu_5220[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381359_out),
        .O(\shl_i_i_i_i6381359_fu_5140[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381359_fu_5140_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381359_fu_5140[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381359_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381361_fu_5144[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381401_fu_5224[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381361_out),
        .O(\shl_i_i_i_i6381361_fu_5144[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381361_fu_5144_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381361_fu_5144[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381361_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381363_fu_5148[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381403_fu_5228[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381363_out),
        .O(\shl_i_i_i_i6381363_fu_5148[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381363_fu_5148_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381363_fu_5148[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381363_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381365_fu_5152[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381405_fu_5232[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381365_out),
        .O(\shl_i_i_i_i6381365_fu_5152[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381365_fu_5152_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381365_fu_5152[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381365_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381367_fu_5156[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381399_fu_5220[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381367_out),
        .O(\shl_i_i_i_i6381367_fu_5156[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381367_fu_5156_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381367_fu_5156[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381367_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381369_fu_5160[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381401_fu_5224[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381369_out),
        .O(\shl_i_i_i_i6381369_fu_5160[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381369_fu_5160_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381369_fu_5160[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381369_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381371_fu_5164[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381403_fu_5228[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381371_out),
        .O(\shl_i_i_i_i6381371_fu_5164[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381371_fu_5164_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381371_fu_5164[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381371_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381373_fu_5168[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381405_fu_5232[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381373_out),
        .O(\shl_i_i_i_i6381373_fu_5168[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381373_fu_5168_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381373_fu_5168[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381373_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381375_fu_5172[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381399_fu_5220[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381375_out),
        .O(\shl_i_i_i_i6381375_fu_5172[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381375_fu_5172_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381375_fu_5172[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381375_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381377_fu_5176[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381401_fu_5224[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381377_out),
        .O(\shl_i_i_i_i6381377_fu_5176[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381377_fu_5176_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381377_fu_5176[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381377_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381379_fu_5180[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381403_fu_5228[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381379_out),
        .O(\shl_i_i_i_i6381379_fu_5180[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381379_fu_5180_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381379_fu_5180[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381379_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381381_fu_5184[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381405_fu_5232[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381381_out),
        .O(\shl_i_i_i_i6381381_fu_5184[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381381_fu_5184_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381381_fu_5184[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381381_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381383_fu_5188[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381399_fu_5220[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381383_out),
        .O(\shl_i_i_i_i6381383_fu_5188[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381383_fu_5188_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381383_fu_5188[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381383_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381385_fu_5192[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381401_fu_5224[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381385_out),
        .O(\shl_i_i_i_i6381385_fu_5192[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381385_fu_5192_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381385_fu_5192[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381385_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381387_fu_5196[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381403_fu_5228[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381387_out),
        .O(\shl_i_i_i_i6381387_fu_5196[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381387_fu_5196_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381387_fu_5196[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381387_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381389_fu_5200[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381405_fu_5232[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381389_out),
        .O(\shl_i_i_i_i6381389_fu_5200[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381389_fu_5200_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381389_fu_5200[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381389_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381391_fu_5204[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381399_fu_5220[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381391_out),
        .O(\shl_i_i_i_i6381391_fu_5204[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381391_fu_5204_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381391_fu_5204[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381391_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381393_fu_5208[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381401_fu_5224[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381393_out),
        .O(\shl_i_i_i_i6381393_fu_5208[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381393_fu_5208_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381393_fu_5208[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381393_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381395_fu_5212[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381403_fu_5228[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381395_out),
        .O(\shl_i_i_i_i6381395_fu_5212[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381395_fu_5212_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381395_fu_5212[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381395_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381397_fu_5216[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381405_fu_5232[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381397_out),
        .O(\shl_i_i_i_i6381397_fu_5216[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381397_fu_5216_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381397_fu_5216[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381397_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381399_fu_5220[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381399_fu_5220[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381399_out),
        .O(\shl_i_i_i_i6381399_fu_5220[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \shl_i_i_i_i6381399_fu_5220[8]_i_2 
       (.I0(i_4_reg_23656[6]),
        .I1(i_4_reg_23656[7]),
        .I2(i_4_reg_23656[0]),
        .I3(i_4_reg_23656[9]),
        .I4(\shl_i_i_i_i6381951_fu_6324[8]_i_3_n_5 ),
        .O(\shl_i_i_i_i6381399_fu_5220[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381399_fu_5220_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381399_fu_5220[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381399_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381401_fu_5224[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381401_fu_5224[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381401_out),
        .O(\shl_i_i_i_i6381401_fu_5224[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \shl_i_i_i_i6381401_fu_5224[8]_i_2 
       (.I0(i_4_reg_23656[6]),
        .I1(i_4_reg_23656[7]),
        .I2(i_4_reg_23656[0]),
        .I3(i_4_reg_23656[9]),
        .I4(\shl_i_i_i_i6381951_fu_6324[8]_i_3_n_5 ),
        .O(\shl_i_i_i_i6381401_fu_5224[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381401_fu_5224_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381401_fu_5224[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381401_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381403_fu_5228[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381403_fu_5228[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381403_out),
        .O(\shl_i_i_i_i6381403_fu_5228[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \shl_i_i_i_i6381403_fu_5228[8]_i_2 
       (.I0(i_4_reg_23656[6]),
        .I1(i_4_reg_23656[7]),
        .I2(i_4_reg_23656[0]),
        .I3(i_4_reg_23656[9]),
        .I4(\shl_i_i_i_i6381437_fu_5296[8]_i_3_n_5 ),
        .O(\shl_i_i_i_i6381403_fu_5228[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381403_fu_5228_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381403_fu_5228[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381403_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381405_fu_5232[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381405_fu_5232[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381405_out),
        .O(\shl_i_i_i_i6381405_fu_5232[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \shl_i_i_i_i6381405_fu_5232[8]_i_2 
       (.I0(i_4_reg_23656[6]),
        .I1(i_4_reg_23656[7]),
        .I2(i_4_reg_23656[0]),
        .I3(i_4_reg_23656[9]),
        .I4(\shl_i_i_i_i6381437_fu_5296[8]_i_3_n_5 ),
        .O(\shl_i_i_i_i6381405_fu_5232[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381405_fu_5232_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381405_fu_5232[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381405_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \shl_i_i_i_i6381407_fu_5236[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(i_4_reg_23656[0]),
        .I2(i_4_reg_23656[9]),
        .I3(\shl_i_i_i_i6381433_fu_5288[8]_i_2_n_5 ),
        .I4(\shl_i_i_i_i6381951_fu_6324[8]_i_5_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381407_out),
        .O(\shl_i_i_i_i6381407_fu_5236[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381407_fu_5236_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381407_fu_5236[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381407_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \shl_i_i_i_i6381409_fu_5240[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(i_4_reg_23656[0]),
        .I2(i_4_reg_23656[9]),
        .I3(\shl_i_i_i_i6381433_fu_5288[8]_i_2_n_5 ),
        .I4(\shl_i_i_i_i6381951_fu_6324[8]_i_5_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381409_out),
        .O(\shl_i_i_i_i6381409_fu_5240[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381409_fu_5240_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381409_fu_5240[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381409_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \shl_i_i_i_i6381411_fu_5244[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381435_fu_5292[8]_i_2_n_5 ),
        .I2(i_4_reg_23656[3]),
        .I3(i_4_reg_23656[2]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381411_out),
        .O(\shl_i_i_i_i6381411_fu_5244[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381411_fu_5244_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381411_fu_5244[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381411_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \shl_i_i_i_i6381413_fu_5248[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381437_fu_5296[8]_i_2_n_5 ),
        .I2(i_4_reg_23656[3]),
        .I3(i_4_reg_23656[2]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381413_out),
        .O(\shl_i_i_i_i6381413_fu_5248[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381413_fu_5248_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381413_fu_5248[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381413_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \shl_i_i_i_i6381415_fu_5252[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(i_4_reg_23656[0]),
        .I2(i_4_reg_23656[9]),
        .I3(\shl_i_i_i_i6381433_fu_5288[8]_i_2_n_5 ),
        .I4(\shl_i_i_i_i6381417_fu_5256[8]_i_2_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381415_out),
        .O(\shl_i_i_i_i6381415_fu_5252[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381415_fu_5252_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381415_fu_5252[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381415_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \shl_i_i_i_i6381417_fu_5256[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(i_4_reg_23656[0]),
        .I2(i_4_reg_23656[9]),
        .I3(\shl_i_i_i_i6381433_fu_5288[8]_i_2_n_5 ),
        .I4(\shl_i_i_i_i6381417_fu_5256[8]_i_2_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381417_out),
        .O(\shl_i_i_i_i6381417_fu_5256[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \shl_i_i_i_i6381417_fu_5256[8]_i_2 
       (.I0(i_4_reg_23656[3]),
        .I1(i_4_reg_23656[2]),
        .O(\shl_i_i_i_i6381417_fu_5256[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381417_fu_5256_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381417_fu_5256[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381417_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \shl_i_i_i_i6381419_fu_5260[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381435_fu_5292[8]_i_2_n_5 ),
        .I2(i_4_reg_23656[2]),
        .I3(i_4_reg_23656[3]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381419_out),
        .O(\shl_i_i_i_i6381419_fu_5260[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381419_fu_5260_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381419_fu_5260[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381419_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \shl_i_i_i_i6381421_fu_5264[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381437_fu_5296[8]_i_2_n_5 ),
        .I2(i_4_reg_23656[2]),
        .I3(i_4_reg_23656[3]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381421_out),
        .O(\shl_i_i_i_i6381421_fu_5264[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381421_fu_5264_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381421_fu_5264[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381421_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \shl_i_i_i_i6381423_fu_5268[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(i_4_reg_23656[0]),
        .I2(i_4_reg_23656[9]),
        .I3(\shl_i_i_i_i6381433_fu_5288[8]_i_2_n_5 ),
        .I4(\shl_i_i_i_i6381425_fu_5272[8]_i_2_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381423_out),
        .O(\shl_i_i_i_i6381423_fu_5268[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381423_fu_5268_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381423_fu_5268[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381423_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \shl_i_i_i_i6381425_fu_5272[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(i_4_reg_23656[0]),
        .I2(i_4_reg_23656[9]),
        .I3(\shl_i_i_i_i6381433_fu_5288[8]_i_2_n_5 ),
        .I4(\shl_i_i_i_i6381425_fu_5272[8]_i_2_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381425_out),
        .O(\shl_i_i_i_i6381425_fu_5272[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \shl_i_i_i_i6381425_fu_5272[8]_i_2 
       (.I0(i_4_reg_23656[2]),
        .I1(i_4_reg_23656[3]),
        .O(\shl_i_i_i_i6381425_fu_5272[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381425_fu_5272_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381425_fu_5272[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381425_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \shl_i_i_i_i6381427_fu_5276[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381435_fu_5292[8]_i_2_n_5 ),
        .I2(i_4_reg_23656[3]),
        .I3(i_4_reg_23656[2]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381427_out),
        .O(\shl_i_i_i_i6381427_fu_5276[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381427_fu_5276_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381427_fu_5276[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381427_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \shl_i_i_i_i6381429_fu_5280[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381437_fu_5296[8]_i_2_n_5 ),
        .I2(i_4_reg_23656[3]),
        .I3(i_4_reg_23656[2]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381429_out),
        .O(\shl_i_i_i_i6381429_fu_5280[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381429_fu_5280_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381429_fu_5280[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381429_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \shl_i_i_i_i6381431_fu_5284[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(i_4_reg_23656[0]),
        .I2(i_4_reg_23656[9]),
        .I3(\shl_i_i_i_i6381433_fu_5288[8]_i_2_n_5 ),
        .I4(\shl_i_i_i_i6381433_fu_5288[8]_i_3_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381431_out),
        .O(\shl_i_i_i_i6381431_fu_5284[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381431_fu_5284_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381431_fu_5284[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381431_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \shl_i_i_i_i6381433_fu_5288[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(i_4_reg_23656[0]),
        .I2(i_4_reg_23656[9]),
        .I3(\shl_i_i_i_i6381433_fu_5288[8]_i_2_n_5 ),
        .I4(\shl_i_i_i_i6381433_fu_5288[8]_i_3_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381433_out),
        .O(\shl_i_i_i_i6381433_fu_5288[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \shl_i_i_i_i6381433_fu_5288[8]_i_2 
       (.I0(\shl_i_i_i_i6381951_fu_6324[8]_i_3_n_5 ),
        .I1(i_4_reg_23656[6]),
        .I2(i_4_reg_23656[7]),
        .I3(i_4_reg_23656[4]),
        .I4(i_4_reg_23656[5]),
        .O(\shl_i_i_i_i6381433_fu_5288[8]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \shl_i_i_i_i6381433_fu_5288[8]_i_3 
       (.I0(i_4_reg_23656[2]),
        .I1(i_4_reg_23656[3]),
        .O(\shl_i_i_i_i6381433_fu_5288[8]_i_3_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381433_fu_5288_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381433_fu_5288[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381433_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \shl_i_i_i_i6381435_fu_5292[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381435_fu_5292[8]_i_2_n_5 ),
        .I2(i_4_reg_23656[3]),
        .I3(i_4_reg_23656[2]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381435_out),
        .O(\shl_i_i_i_i6381435_fu_5292[8]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \shl_i_i_i_i6381435_fu_5292[8]_i_2 
       (.I0(i_4_reg_23656[5]),
        .I1(i_4_reg_23656[4]),
        .I2(i_4_reg_23656[7]),
        .I3(i_4_reg_23656[6]),
        .I4(\shl_i_i_i_i6381437_fu_5296[8]_i_3_n_5 ),
        .I5(\shl_i_i_i_i6381435_fu_5292[8]_i_3_n_5 ),
        .O(\shl_i_i_i_i6381435_fu_5292[8]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \shl_i_i_i_i6381435_fu_5292[8]_i_3 
       (.I0(i_4_reg_23656[0]),
        .I1(i_4_reg_23656[9]),
        .O(\shl_i_i_i_i6381435_fu_5292[8]_i_3_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381435_fu_5292_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381435_fu_5292[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381435_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \shl_i_i_i_i6381437_fu_5296[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381437_fu_5296[8]_i_2_n_5 ),
        .I2(i_4_reg_23656[3]),
        .I3(i_4_reg_23656[2]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381437_out),
        .O(\shl_i_i_i_i6381437_fu_5296[8]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \shl_i_i_i_i6381437_fu_5296[8]_i_2 
       (.I0(i_4_reg_23656[5]),
        .I1(i_4_reg_23656[4]),
        .I2(i_4_reg_23656[7]),
        .I3(i_4_reg_23656[6]),
        .I4(\shl_i_i_i_i6381437_fu_5296[8]_i_3_n_5 ),
        .I5(\shl_i_i_i_i6381437_fu_5296[8]_i_4_n_5 ),
        .O(\shl_i_i_i_i6381437_fu_5296[8]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \shl_i_i_i_i6381437_fu_5296[8]_i_3 
       (.I0(i_4_reg_23656[8]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q),
        .I3(i_4_reg_23656[1]),
        .O(\shl_i_i_i_i6381437_fu_5296[8]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \shl_i_i_i_i6381437_fu_5296[8]_i_4 
       (.I0(i_4_reg_23656[0]),
        .I1(i_4_reg_23656[9]),
        .O(\shl_i_i_i_i6381437_fu_5296[8]_i_4_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381437_fu_5296_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381437_fu_5296[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381437_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381439_fu_5300[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381559_fu_5540[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381439_out),
        .O(\shl_i_i_i_i6381439_fu_5300[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381439_fu_5300_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381439_fu_5300[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381439_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381441_fu_5304[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381561_fu_5544[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381441_out),
        .O(\shl_i_i_i_i6381441_fu_5304[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381441_fu_5304_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381441_fu_5304[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381441_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381443_fu_5308[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381563_fu_5548[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381443_out),
        .O(\shl_i_i_i_i6381443_fu_5308[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381443_fu_5308_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381443_fu_5308[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381443_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381445_fu_5312[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381565_fu_5552[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381445_out),
        .O(\shl_i_i_i_i6381445_fu_5312[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381445_fu_5312_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381445_fu_5312[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381445_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381447_fu_5316[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381559_fu_5540[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381447_out),
        .O(\shl_i_i_i_i6381447_fu_5316[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381447_fu_5316_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381447_fu_5316[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381447_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381449_fu_5320[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381561_fu_5544[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381449_out),
        .O(\shl_i_i_i_i6381449_fu_5320[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381449_fu_5320_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381449_fu_5320[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381449_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381451_fu_5324[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381563_fu_5548[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381451_out),
        .O(\shl_i_i_i_i6381451_fu_5324[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381451_fu_5324_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381451_fu_5324[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381451_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381453_fu_5328[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381565_fu_5552[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381453_out),
        .O(\shl_i_i_i_i6381453_fu_5328[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381453_fu_5328_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381453_fu_5328[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381453_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381455_fu_5332[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381559_fu_5540[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381455_out),
        .O(\shl_i_i_i_i6381455_fu_5332[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381455_fu_5332_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381455_fu_5332[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381455_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381457_fu_5336[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381561_fu_5544[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381457_out),
        .O(\shl_i_i_i_i6381457_fu_5336[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381457_fu_5336_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381457_fu_5336[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381457_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381459_fu_5340[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381563_fu_5548[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381459_out),
        .O(\shl_i_i_i_i6381459_fu_5340[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381459_fu_5340_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381459_fu_5340[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381459_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381461_fu_5344[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381565_fu_5552[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381461_out),
        .O(\shl_i_i_i_i6381461_fu_5344[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381461_fu_5344_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381461_fu_5344[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381461_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381463_fu_5348[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381559_fu_5540[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381463_out),
        .O(\shl_i_i_i_i6381463_fu_5348[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381463_fu_5348_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381463_fu_5348[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381463_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381465_fu_5352[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381561_fu_5544[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381465_out),
        .O(\shl_i_i_i_i6381465_fu_5352[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381465_fu_5352_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381465_fu_5352[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381465_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381467_fu_5356[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381563_fu_5548[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381467_out),
        .O(\shl_i_i_i_i6381467_fu_5356[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381467_fu_5356_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381467_fu_5356[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381467_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381469_fu_5360[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381565_fu_5552[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381469_out),
        .O(\shl_i_i_i_i6381469_fu_5360[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381469_fu_5360_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381469_fu_5360[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381469_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381471_fu_5364[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381559_fu_5540[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381471_out),
        .O(\shl_i_i_i_i6381471_fu_5364[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381471_fu_5364_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381471_fu_5364[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381471_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381473_fu_5368[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381561_fu_5544[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381473_out),
        .O(\shl_i_i_i_i6381473_fu_5368[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381473_fu_5368_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381473_fu_5368[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381473_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381475_fu_5372[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381563_fu_5548[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381475_out),
        .O(\shl_i_i_i_i6381475_fu_5372[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381475_fu_5372_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381475_fu_5372[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381475_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381477_fu_5376[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381565_fu_5552[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381477_out),
        .O(\shl_i_i_i_i6381477_fu_5376[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381477_fu_5376_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381477_fu_5376[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381477_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381479_fu_5380[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381559_fu_5540[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381479_out),
        .O(\shl_i_i_i_i6381479_fu_5380[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381479_fu_5380_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381479_fu_5380[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381479_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381481_fu_5384[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381561_fu_5544[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381481_out),
        .O(\shl_i_i_i_i6381481_fu_5384[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381481_fu_5384_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381481_fu_5384[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381481_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381483_fu_5388[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381563_fu_5548[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381483_out),
        .O(\shl_i_i_i_i6381483_fu_5388[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381483_fu_5388_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381483_fu_5388[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381483_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381485_fu_5392[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381565_fu_5552[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381485_out),
        .O(\shl_i_i_i_i6381485_fu_5392[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381485_fu_5392_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381485_fu_5392[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381485_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381487_fu_5396[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381559_fu_5540[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381487_out),
        .O(\shl_i_i_i_i6381487_fu_5396[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381487_fu_5396_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381487_fu_5396[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381487_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381489_fu_5400[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381561_fu_5544[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381489_out),
        .O(\shl_i_i_i_i6381489_fu_5400[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381489_fu_5400_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381489_fu_5400[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381489_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381491_fu_5404[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381563_fu_5548[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381491_out),
        .O(\shl_i_i_i_i6381491_fu_5404[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381491_fu_5404_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381491_fu_5404[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381491_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381493_fu_5408[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381565_fu_5552[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381493_out),
        .O(\shl_i_i_i_i6381493_fu_5408[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381493_fu_5408_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381493_fu_5408[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381493_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381495_fu_5412[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381559_fu_5540[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381495_out),
        .O(\shl_i_i_i_i6381495_fu_5412[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381495_fu_5412_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381495_fu_5412[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381495_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381497_fu_5416[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381561_fu_5544[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381497_out),
        .O(\shl_i_i_i_i6381497_fu_5416[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381497_fu_5416_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381497_fu_5416[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381497_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381499_fu_5420[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381563_fu_5548[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381499_out),
        .O(\shl_i_i_i_i6381499_fu_5420[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381499_fu_5420_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381499_fu_5420[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381499_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381501_fu_5424[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381565_fu_5552[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381501_out),
        .O(\shl_i_i_i_i6381501_fu_5424[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381501_fu_5424_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381501_fu_5424[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381501_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381503_fu_5428[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381559_fu_5540[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381503_out),
        .O(\shl_i_i_i_i6381503_fu_5428[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381503_fu_5428_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381503_fu_5428[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381503_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381505_fu_5432[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381561_fu_5544[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381505_out),
        .O(\shl_i_i_i_i6381505_fu_5432[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381505_fu_5432_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381505_fu_5432[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381505_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381507_fu_5436[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381563_fu_5548[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381507_out),
        .O(\shl_i_i_i_i6381507_fu_5436[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381507_fu_5436_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381507_fu_5436[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381507_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381509_fu_5440[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381565_fu_5552[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381509_out),
        .O(\shl_i_i_i_i6381509_fu_5440[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381509_fu_5440_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381509_fu_5440[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381509_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381511_fu_5444[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381559_fu_5540[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381511_out),
        .O(\shl_i_i_i_i6381511_fu_5444[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381511_fu_5444_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381511_fu_5444[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381511_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381513_fu_5448[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381561_fu_5544[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381513_out),
        .O(\shl_i_i_i_i6381513_fu_5448[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381513_fu_5448_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381513_fu_5448[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381513_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381515_fu_5452[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381563_fu_5548[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381515_out),
        .O(\shl_i_i_i_i6381515_fu_5452[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381515_fu_5452_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381515_fu_5452[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381515_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381517_fu_5456[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381565_fu_5552[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381517_out),
        .O(\shl_i_i_i_i6381517_fu_5456[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381517_fu_5456_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381517_fu_5456[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381517_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381519_fu_5460[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381559_fu_5540[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381519_out),
        .O(\shl_i_i_i_i6381519_fu_5460[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381519_fu_5460_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381519_fu_5460[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381519_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381521_fu_5464[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381561_fu_5544[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381521_out),
        .O(\shl_i_i_i_i6381521_fu_5464[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381521_fu_5464_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381521_fu_5464[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381521_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381523_fu_5468[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381563_fu_5548[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381523_out),
        .O(\shl_i_i_i_i6381523_fu_5468[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381523_fu_5468_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381523_fu_5468[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381523_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381525_fu_5472[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381565_fu_5552[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381525_out),
        .O(\shl_i_i_i_i6381525_fu_5472[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381525_fu_5472_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381525_fu_5472[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381525_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381527_fu_5476[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381559_fu_5540[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381527_out),
        .O(\shl_i_i_i_i6381527_fu_5476[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381527_fu_5476_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381527_fu_5476[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381527_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381529_fu_5480[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381561_fu_5544[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381529_out),
        .O(\shl_i_i_i_i6381529_fu_5480[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381529_fu_5480_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381529_fu_5480[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381529_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381531_fu_5484[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381563_fu_5548[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381531_out),
        .O(\shl_i_i_i_i6381531_fu_5484[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381531_fu_5484_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381531_fu_5484[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381531_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381533_fu_5488[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381565_fu_5552[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381533_out),
        .O(\shl_i_i_i_i6381533_fu_5488[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381533_fu_5488_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381533_fu_5488[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381533_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381535_fu_5492[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381559_fu_5540[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381535_out),
        .O(\shl_i_i_i_i6381535_fu_5492[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381535_fu_5492_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381535_fu_5492[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381535_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381537_fu_5496[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381561_fu_5544[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381537_out),
        .O(\shl_i_i_i_i6381537_fu_5496[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381537_fu_5496_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381537_fu_5496[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381537_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381539_fu_5500[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381563_fu_5548[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381539_out),
        .O(\shl_i_i_i_i6381539_fu_5500[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381539_fu_5500_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381539_fu_5500[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381539_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381541_fu_5504[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381565_fu_5552[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381541_out),
        .O(\shl_i_i_i_i6381541_fu_5504[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381541_fu_5504_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381541_fu_5504[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381541_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381543_fu_5508[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381559_fu_5540[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381543_out),
        .O(\shl_i_i_i_i6381543_fu_5508[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381543_fu_5508_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381543_fu_5508[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381543_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381545_fu_5512[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381561_fu_5544[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381545_out),
        .O(\shl_i_i_i_i6381545_fu_5512[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381545_fu_5512_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381545_fu_5512[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381545_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381547_fu_5516[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381563_fu_5548[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381547_out),
        .O(\shl_i_i_i_i6381547_fu_5516[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381547_fu_5516_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381547_fu_5516[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381547_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381549_fu_5520[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381565_fu_5552[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381549_out),
        .O(\shl_i_i_i_i6381549_fu_5520[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381549_fu_5520_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381549_fu_5520[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381549_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381551_fu_5524[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381559_fu_5540[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381551_out),
        .O(\shl_i_i_i_i6381551_fu_5524[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381551_fu_5524_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381551_fu_5524[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381551_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381553_fu_5528[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381561_fu_5544[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381553_out),
        .O(\shl_i_i_i_i6381553_fu_5528[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381553_fu_5528_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381553_fu_5528[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381553_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381555_fu_5532[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381563_fu_5548[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381555_out),
        .O(\shl_i_i_i_i6381555_fu_5532[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381555_fu_5532_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381555_fu_5532[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381555_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381557_fu_5536[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381565_fu_5552[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381557_out),
        .O(\shl_i_i_i_i6381557_fu_5536[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381557_fu_5536_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381557_fu_5536[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381557_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381559_fu_5540[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381559_fu_5540[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381559_out),
        .O(\shl_i_i_i_i6381559_fu_5540[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \shl_i_i_i_i6381559_fu_5540[8]_i_2 
       (.I0(i_4_reg_23656[0]),
        .I1(i_4_reg_23656[9]),
        .I2(i_4_reg_23656[6]),
        .I3(i_4_reg_23656[7]),
        .I4(\shl_i_i_i_i6381945_fu_6312[8]_i_2_n_5 ),
        .O(\shl_i_i_i_i6381559_fu_5540[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381559_fu_5540_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381559_fu_5540[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381559_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381561_fu_5544[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381561_fu_5544[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381561_out),
        .O(\shl_i_i_i_i6381561_fu_5544[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \shl_i_i_i_i6381561_fu_5544[8]_i_2 
       (.I0(i_4_reg_23656[0]),
        .I1(i_4_reg_23656[9]),
        .I2(i_4_reg_23656[6]),
        .I3(i_4_reg_23656[7]),
        .I4(\shl_i_i_i_i6381945_fu_6312[8]_i_2_n_5 ),
        .O(\shl_i_i_i_i6381561_fu_5544[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381561_fu_5544_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381561_fu_5544[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381561_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381563_fu_5548[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381563_fu_5548[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381563_out),
        .O(\shl_i_i_i_i6381563_fu_5548[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \shl_i_i_i_i6381563_fu_5548[8]_i_2 
       (.I0(i_4_reg_23656[0]),
        .I1(i_4_reg_23656[9]),
        .I2(i_4_reg_23656[6]),
        .I3(i_4_reg_23656[7]),
        .I4(\shl_i_i_i_i6381949_fu_6320[8]_i_2_n_5 ),
        .O(\shl_i_i_i_i6381563_fu_5548[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381563_fu_5548_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381563_fu_5548[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381563_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381565_fu_5552[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381565_fu_5552[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381565_out),
        .O(\shl_i_i_i_i6381565_fu_5552[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \shl_i_i_i_i6381565_fu_5552[8]_i_2 
       (.I0(i_4_reg_23656[0]),
        .I1(i_4_reg_23656[9]),
        .I2(i_4_reg_23656[6]),
        .I3(i_4_reg_23656[7]),
        .I4(\shl_i_i_i_i6381949_fu_6320[8]_i_2_n_5 ),
        .O(\shl_i_i_i_i6381565_fu_5552[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381565_fu_5552_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381565_fu_5552[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381565_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381567_fu_5556[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381687_fu_5796[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381567_out),
        .O(\shl_i_i_i_i6381567_fu_5556[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381567_fu_5556_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381567_fu_5556[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381567_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381569_fu_5560[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381689_fu_5800[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381569_out),
        .O(\shl_i_i_i_i6381569_fu_5560[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381569_fu_5560_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381569_fu_5560[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381569_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381571_fu_5564[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381691_fu_5804[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381571_out),
        .O(\shl_i_i_i_i6381571_fu_5564[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381571_fu_5564_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381571_fu_5564[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381571_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381573_fu_5568[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381693_fu_5808[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381573_out),
        .O(\shl_i_i_i_i6381573_fu_5568[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381573_fu_5568_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381573_fu_5568[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381573_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381575_fu_5572[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381687_fu_5796[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381575_out),
        .O(\shl_i_i_i_i6381575_fu_5572[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381575_fu_5572_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381575_fu_5572[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381575_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381577_fu_5576[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381689_fu_5800[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381577_out),
        .O(\shl_i_i_i_i6381577_fu_5576[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381577_fu_5576_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381577_fu_5576[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381577_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381579_fu_5580[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381691_fu_5804[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381579_out),
        .O(\shl_i_i_i_i6381579_fu_5580[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381579_fu_5580_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381579_fu_5580[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381579_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381581_fu_5584[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381693_fu_5808[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381581_out),
        .O(\shl_i_i_i_i6381581_fu_5584[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381581_fu_5584_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381581_fu_5584[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381581_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381583_fu_5588[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381687_fu_5796[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381583_out),
        .O(\shl_i_i_i_i6381583_fu_5588[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381583_fu_5588_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381583_fu_5588[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381583_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381585_fu_5592[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381689_fu_5800[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381585_out),
        .O(\shl_i_i_i_i6381585_fu_5592[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381585_fu_5592_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381585_fu_5592[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381585_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381587_fu_5596[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381691_fu_5804[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381587_out),
        .O(\shl_i_i_i_i6381587_fu_5596[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381587_fu_5596_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381587_fu_5596[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381587_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381589_fu_5600[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381693_fu_5808[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381589_out),
        .O(\shl_i_i_i_i6381589_fu_5600[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381589_fu_5600_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381589_fu_5600[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381589_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381591_fu_5604[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381687_fu_5796[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381591_out),
        .O(\shl_i_i_i_i6381591_fu_5604[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381591_fu_5604_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381591_fu_5604[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381591_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381593_fu_5608[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381689_fu_5800[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381593_out),
        .O(\shl_i_i_i_i6381593_fu_5608[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381593_fu_5608_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381593_fu_5608[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381593_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381595_fu_5612[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381691_fu_5804[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381595_out),
        .O(\shl_i_i_i_i6381595_fu_5612[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381595_fu_5612_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381595_fu_5612[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381595_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381597_fu_5616[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381693_fu_5808[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381597_out),
        .O(\shl_i_i_i_i6381597_fu_5616[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381597_fu_5616_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381597_fu_5616[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381597_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381599_fu_5620[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381687_fu_5796[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381599_out),
        .O(\shl_i_i_i_i6381599_fu_5620[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381599_fu_5620_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381599_fu_5620[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381599_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381601_fu_5624[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381689_fu_5800[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381601_out),
        .O(\shl_i_i_i_i6381601_fu_5624[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381601_fu_5624_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381601_fu_5624[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381601_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381603_fu_5628[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381691_fu_5804[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381603_out),
        .O(\shl_i_i_i_i6381603_fu_5628[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381603_fu_5628_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381603_fu_5628[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381603_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381605_fu_5632[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381693_fu_5808[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381605_out),
        .O(\shl_i_i_i_i6381605_fu_5632[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381605_fu_5632_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381605_fu_5632[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381605_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381607_fu_5636[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381687_fu_5796[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381607_out),
        .O(\shl_i_i_i_i6381607_fu_5636[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381607_fu_5636_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381607_fu_5636[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381607_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381609_fu_5640[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381689_fu_5800[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381609_out),
        .O(\shl_i_i_i_i6381609_fu_5640[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381609_fu_5640_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381609_fu_5640[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381609_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381611_fu_5644[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381691_fu_5804[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381611_out),
        .O(\shl_i_i_i_i6381611_fu_5644[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381611_fu_5644_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381611_fu_5644[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381611_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381613_fu_5648[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381693_fu_5808[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381613_out),
        .O(\shl_i_i_i_i6381613_fu_5648[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381613_fu_5648_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381613_fu_5648[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381613_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381615_fu_5652[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381687_fu_5796[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381615_out),
        .O(\shl_i_i_i_i6381615_fu_5652[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381615_fu_5652_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381615_fu_5652[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381615_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381617_fu_5656[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381689_fu_5800[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381617_out),
        .O(\shl_i_i_i_i6381617_fu_5656[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381617_fu_5656_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381617_fu_5656[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381617_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381619_fu_5660[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381691_fu_5804[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381619_out),
        .O(\shl_i_i_i_i6381619_fu_5660[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381619_fu_5660_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381619_fu_5660[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381619_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381621_fu_5664[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381693_fu_5808[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381621_out),
        .O(\shl_i_i_i_i6381621_fu_5664[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381621_fu_5664_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381621_fu_5664[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381621_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381623_fu_5668[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381687_fu_5796[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381623_out),
        .O(\shl_i_i_i_i6381623_fu_5668[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381623_fu_5668_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381623_fu_5668[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381623_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381625_fu_5672[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381689_fu_5800[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381625_out),
        .O(\shl_i_i_i_i6381625_fu_5672[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381625_fu_5672_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381625_fu_5672[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381625_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381627_fu_5676[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381691_fu_5804[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381627_out),
        .O(\shl_i_i_i_i6381627_fu_5676[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381627_fu_5676_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381627_fu_5676[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381627_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381629_fu_5680[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381693_fu_5808[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381629_out),
        .O(\shl_i_i_i_i6381629_fu_5680[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381629_fu_5680_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381629_fu_5680[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381629_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381631_fu_5684[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381687_fu_5796[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381631_out),
        .O(\shl_i_i_i_i6381631_fu_5684[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381631_fu_5684_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381631_fu_5684[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381631_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381633_fu_5688[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381689_fu_5800[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381633_out),
        .O(\shl_i_i_i_i6381633_fu_5688[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381633_fu_5688_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381633_fu_5688[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381633_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381635_fu_5692[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381691_fu_5804[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381635_out),
        .O(\shl_i_i_i_i6381635_fu_5692[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381635_fu_5692_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381635_fu_5692[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381635_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381637_fu_5696[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381693_fu_5808[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381637_out),
        .O(\shl_i_i_i_i6381637_fu_5696[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381637_fu_5696_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381637_fu_5696[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381637_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381639_fu_5700[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381687_fu_5796[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381639_out),
        .O(\shl_i_i_i_i6381639_fu_5700[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381639_fu_5700_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381639_fu_5700[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381639_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381641_fu_5704[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381689_fu_5800[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381641_out),
        .O(\shl_i_i_i_i6381641_fu_5704[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381641_fu_5704_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381641_fu_5704[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381641_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381643_fu_5708[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381691_fu_5804[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381643_out),
        .O(\shl_i_i_i_i6381643_fu_5708[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381643_fu_5708_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381643_fu_5708[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381643_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381645_fu_5712[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381693_fu_5808[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381645_out),
        .O(\shl_i_i_i_i6381645_fu_5712[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381645_fu_5712_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381645_fu_5712[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381645_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381647_fu_5716[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381687_fu_5796[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381647_out),
        .O(\shl_i_i_i_i6381647_fu_5716[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381647_fu_5716_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381647_fu_5716[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381647_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381649_fu_5720[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381689_fu_5800[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381649_out),
        .O(\shl_i_i_i_i6381649_fu_5720[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381649_fu_5720_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381649_fu_5720[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381649_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381651_fu_5724[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381691_fu_5804[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381651_out),
        .O(\shl_i_i_i_i6381651_fu_5724[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381651_fu_5724_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381651_fu_5724[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381651_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381653_fu_5728[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381693_fu_5808[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381653_out),
        .O(\shl_i_i_i_i6381653_fu_5728[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381653_fu_5728_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381653_fu_5728[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381653_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381655_fu_5732[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381687_fu_5796[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381655_out),
        .O(\shl_i_i_i_i6381655_fu_5732[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381655_fu_5732_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381655_fu_5732[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381655_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381657_fu_5736[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381689_fu_5800[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381657_out),
        .O(\shl_i_i_i_i6381657_fu_5736[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381657_fu_5736_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381657_fu_5736[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381657_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381659_fu_5740[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381691_fu_5804[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381659_out),
        .O(\shl_i_i_i_i6381659_fu_5740[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381659_fu_5740_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381659_fu_5740[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381659_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381661_fu_5744[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381693_fu_5808[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381661_out),
        .O(\shl_i_i_i_i6381661_fu_5744[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381661_fu_5744_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381661_fu_5744[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381661_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381663_fu_5748[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381687_fu_5796[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381663_out),
        .O(\shl_i_i_i_i6381663_fu_5748[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381663_fu_5748_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381663_fu_5748[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381663_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381665_fu_5752[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381689_fu_5800[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381665_out),
        .O(\shl_i_i_i_i6381665_fu_5752[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381665_fu_5752_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381665_fu_5752[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381665_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381667_fu_5756[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381691_fu_5804[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381667_out),
        .O(\shl_i_i_i_i6381667_fu_5756[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381667_fu_5756_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381667_fu_5756[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381667_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381669_fu_5760[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381693_fu_5808[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381669_out),
        .O(\shl_i_i_i_i6381669_fu_5760[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381669_fu_5760_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381669_fu_5760[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381669_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381671_fu_5764[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381687_fu_5796[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381671_out),
        .O(\shl_i_i_i_i6381671_fu_5764[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381671_fu_5764_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381671_fu_5764[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381671_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381673_fu_5768[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381689_fu_5800[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381673_out),
        .O(\shl_i_i_i_i6381673_fu_5768[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381673_fu_5768_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381673_fu_5768[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381673_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381675_fu_5772[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381691_fu_5804[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381675_out),
        .O(\shl_i_i_i_i6381675_fu_5772[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381675_fu_5772_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381675_fu_5772[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381675_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381677_fu_5776[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381693_fu_5808[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381677_out),
        .O(\shl_i_i_i_i6381677_fu_5776[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381677_fu_5776_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381677_fu_5776[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381677_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381679_fu_5780[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381687_fu_5796[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381679_out),
        .O(\shl_i_i_i_i6381679_fu_5780[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381679_fu_5780_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381679_fu_5780[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381679_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381681_fu_5784[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381689_fu_5800[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381681_out),
        .O(\shl_i_i_i_i6381681_fu_5784[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381681_fu_5784_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381681_fu_5784[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381681_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381683_fu_5788[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381691_fu_5804[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381683_out),
        .O(\shl_i_i_i_i6381683_fu_5788[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381683_fu_5788_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381683_fu_5788[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381683_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381685_fu_5792[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381693_fu_5808[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381685_out),
        .O(\shl_i_i_i_i6381685_fu_5792[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381685_fu_5792_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381685_fu_5792[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381685_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381687_fu_5796[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381687_fu_5796[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381687_out),
        .O(\shl_i_i_i_i6381687_fu_5796[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \shl_i_i_i_i6381687_fu_5796[8]_i_2 
       (.I0(i_4_reg_23656[0]),
        .I1(i_4_reg_23656[9]),
        .I2(i_4_reg_23656[7]),
        .I3(i_4_reg_23656[6]),
        .I4(\shl_i_i_i_i6381945_fu_6312[8]_i_2_n_5 ),
        .O(\shl_i_i_i_i6381687_fu_5796[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381687_fu_5796_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381687_fu_5796[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381687_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381689_fu_5800[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381689_fu_5800[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381689_out),
        .O(\shl_i_i_i_i6381689_fu_5800[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \shl_i_i_i_i6381689_fu_5800[8]_i_2 
       (.I0(i_4_reg_23656[0]),
        .I1(i_4_reg_23656[9]),
        .I2(i_4_reg_23656[7]),
        .I3(i_4_reg_23656[6]),
        .I4(\shl_i_i_i_i6381945_fu_6312[8]_i_2_n_5 ),
        .O(\shl_i_i_i_i6381689_fu_5800[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381689_fu_5800_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381689_fu_5800[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381689_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381691_fu_5804[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381691_fu_5804[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381691_out),
        .O(\shl_i_i_i_i6381691_fu_5804[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \shl_i_i_i_i6381691_fu_5804[8]_i_2 
       (.I0(i_4_reg_23656[0]),
        .I1(i_4_reg_23656[9]),
        .I2(i_4_reg_23656[7]),
        .I3(i_4_reg_23656[6]),
        .I4(\shl_i_i_i_i6381949_fu_6320[8]_i_2_n_5 ),
        .O(\shl_i_i_i_i6381691_fu_5804[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381691_fu_5804_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381691_fu_5804[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381691_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381693_fu_5808[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381693_fu_5808[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381693_out),
        .O(\shl_i_i_i_i6381693_fu_5808[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \shl_i_i_i_i6381693_fu_5808[8]_i_2 
       (.I0(i_4_reg_23656[0]),
        .I1(i_4_reg_23656[9]),
        .I2(i_4_reg_23656[7]),
        .I3(i_4_reg_23656[6]),
        .I4(\shl_i_i_i_i6381949_fu_6320[8]_i_2_n_5 ),
        .O(\shl_i_i_i_i6381693_fu_5808[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381693_fu_5808_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381693_fu_5808[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381693_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381695_fu_5812[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381815_fu_6052[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381695_out),
        .O(\shl_i_i_i_i6381695_fu_5812[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381695_fu_5812_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381695_fu_5812[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381695_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381697_fu_5816[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381817_fu_6056[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381697_out),
        .O(\shl_i_i_i_i6381697_fu_5816[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381697_fu_5816_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381697_fu_5816[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381697_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381699_fu_5820[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381819_fu_6060[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381699_out),
        .O(\shl_i_i_i_i6381699_fu_5820[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381699_fu_5820_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381699_fu_5820[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381699_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381701_fu_5824[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381821_fu_6064[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381701_out),
        .O(\shl_i_i_i_i6381701_fu_5824[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381701_fu_5824_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381701_fu_5824[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381701_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381703_fu_5828[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381815_fu_6052[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381703_out),
        .O(\shl_i_i_i_i6381703_fu_5828[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381703_fu_5828_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381703_fu_5828[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381703_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381705_fu_5832[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381817_fu_6056[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381705_out),
        .O(\shl_i_i_i_i6381705_fu_5832[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381705_fu_5832_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381705_fu_5832[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381705_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381707_fu_5836[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381819_fu_6060[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381707_out),
        .O(\shl_i_i_i_i6381707_fu_5836[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381707_fu_5836_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381707_fu_5836[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381707_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381709_fu_5840[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381821_fu_6064[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381709_out),
        .O(\shl_i_i_i_i6381709_fu_5840[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381709_fu_5840_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381709_fu_5840[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381709_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381711_fu_5844[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381815_fu_6052[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381711_out),
        .O(\shl_i_i_i_i6381711_fu_5844[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381711_fu_5844_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381711_fu_5844[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381711_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381713_fu_5848[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381817_fu_6056[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381713_out),
        .O(\shl_i_i_i_i6381713_fu_5848[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381713_fu_5848_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381713_fu_5848[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381713_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381715_fu_5852[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381819_fu_6060[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381715_out),
        .O(\shl_i_i_i_i6381715_fu_5852[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381715_fu_5852_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381715_fu_5852[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381715_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381717_fu_5856[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381821_fu_6064[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381717_out),
        .O(\shl_i_i_i_i6381717_fu_5856[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381717_fu_5856_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381717_fu_5856[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381717_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381719_fu_5860[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381815_fu_6052[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381719_out),
        .O(\shl_i_i_i_i6381719_fu_5860[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381719_fu_5860_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381719_fu_5860[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381719_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381721_fu_5864[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381817_fu_6056[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381721_out),
        .O(\shl_i_i_i_i6381721_fu_5864[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381721_fu_5864_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381721_fu_5864[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381721_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381723_fu_5868[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381819_fu_6060[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381723_out),
        .O(\shl_i_i_i_i6381723_fu_5868[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381723_fu_5868_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381723_fu_5868[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381723_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381725_fu_5872[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381821_fu_6064[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381725_out),
        .O(\shl_i_i_i_i6381725_fu_5872[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381725_fu_5872_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381725_fu_5872[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381725_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381727_fu_5876[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381815_fu_6052[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381727_out),
        .O(\shl_i_i_i_i6381727_fu_5876[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381727_fu_5876_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381727_fu_5876[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381727_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381729_fu_5880[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381817_fu_6056[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381729_out),
        .O(\shl_i_i_i_i6381729_fu_5880[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381729_fu_5880_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381729_fu_5880[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381729_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381731_fu_5884[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381819_fu_6060[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381731_out),
        .O(\shl_i_i_i_i6381731_fu_5884[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381731_fu_5884_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381731_fu_5884[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381731_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381733_fu_5888[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381821_fu_6064[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381733_out),
        .O(\shl_i_i_i_i6381733_fu_5888[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381733_fu_5888_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381733_fu_5888[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381733_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381735_fu_5892[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381815_fu_6052[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381735_out),
        .O(\shl_i_i_i_i6381735_fu_5892[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381735_fu_5892_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381735_fu_5892[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381735_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381737_fu_5896[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381817_fu_6056[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381737_out),
        .O(\shl_i_i_i_i6381737_fu_5896[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381737_fu_5896_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381737_fu_5896[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381737_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381739_fu_5900[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381819_fu_6060[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381739_out),
        .O(\shl_i_i_i_i6381739_fu_5900[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381739_fu_5900_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381739_fu_5900[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381739_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381741_fu_5904[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381821_fu_6064[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381741_out),
        .O(\shl_i_i_i_i6381741_fu_5904[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381741_fu_5904_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381741_fu_5904[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381741_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381743_fu_5908[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381815_fu_6052[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381743_out),
        .O(\shl_i_i_i_i6381743_fu_5908[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381743_fu_5908_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381743_fu_5908[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381743_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381745_fu_5912[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381817_fu_6056[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381745_out),
        .O(\shl_i_i_i_i6381745_fu_5912[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381745_fu_5912_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381745_fu_5912[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381745_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381747_fu_5916[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381819_fu_6060[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381747_out),
        .O(\shl_i_i_i_i6381747_fu_5916[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381747_fu_5916_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381747_fu_5916[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381747_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381749_fu_5920[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381821_fu_6064[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381749_out),
        .O(\shl_i_i_i_i6381749_fu_5920[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381749_fu_5920_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381749_fu_5920[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381749_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381751_fu_5924[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381815_fu_6052[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381751_out),
        .O(\shl_i_i_i_i6381751_fu_5924[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381751_fu_5924_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381751_fu_5924[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381751_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381753_fu_5928[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381817_fu_6056[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381753_out),
        .O(\shl_i_i_i_i6381753_fu_5928[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381753_fu_5928_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381753_fu_5928[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381753_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381755_fu_5932[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381819_fu_6060[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381755_out),
        .O(\shl_i_i_i_i6381755_fu_5932[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381755_fu_5932_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381755_fu_5932[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381755_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381757_fu_5936[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381821_fu_6064[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381757_out),
        .O(\shl_i_i_i_i6381757_fu_5936[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381757_fu_5936_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381757_fu_5936[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381757_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381759_fu_5940[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381815_fu_6052[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381759_out),
        .O(\shl_i_i_i_i6381759_fu_5940[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381759_fu_5940_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381759_fu_5940[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381759_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381761_fu_5944[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381817_fu_6056[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381761_out),
        .O(\shl_i_i_i_i6381761_fu_5944[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381761_fu_5944_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381761_fu_5944[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381761_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381763_fu_5948[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381819_fu_6060[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381763_out),
        .O(\shl_i_i_i_i6381763_fu_5948[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381763_fu_5948_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381763_fu_5948[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381763_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381765_fu_5952[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381821_fu_6064[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381765_out),
        .O(\shl_i_i_i_i6381765_fu_5952[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381765_fu_5952_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381765_fu_5952[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381765_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381767_fu_5956[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381815_fu_6052[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381767_out),
        .O(\shl_i_i_i_i6381767_fu_5956[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381767_fu_5956_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381767_fu_5956[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381767_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381769_fu_5960[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381817_fu_6056[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381769_out),
        .O(\shl_i_i_i_i6381769_fu_5960[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381769_fu_5960_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381769_fu_5960[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381769_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381771_fu_5964[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381819_fu_6060[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381771_out),
        .O(\shl_i_i_i_i6381771_fu_5964[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381771_fu_5964_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381771_fu_5964[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381771_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381773_fu_5968[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381821_fu_6064[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381773_out),
        .O(\shl_i_i_i_i6381773_fu_5968[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381773_fu_5968_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381773_fu_5968[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381773_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381775_fu_5972[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381815_fu_6052[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381775_out),
        .O(\shl_i_i_i_i6381775_fu_5972[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381775_fu_5972_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381775_fu_5972[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381775_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381777_fu_5976[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381817_fu_6056[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381777_out),
        .O(\shl_i_i_i_i6381777_fu_5976[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381777_fu_5976_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381777_fu_5976[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381777_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381779_fu_5980[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381819_fu_6060[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381779_out),
        .O(\shl_i_i_i_i6381779_fu_5980[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381779_fu_5980_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381779_fu_5980[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381779_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381781_fu_5984[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381821_fu_6064[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381781_out),
        .O(\shl_i_i_i_i6381781_fu_5984[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381781_fu_5984_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381781_fu_5984[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381781_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381783_fu_5988[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381815_fu_6052[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381783_out),
        .O(\shl_i_i_i_i6381783_fu_5988[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381783_fu_5988_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381783_fu_5988[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381783_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381785_fu_5992[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381817_fu_6056[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381785_out),
        .O(\shl_i_i_i_i6381785_fu_5992[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381785_fu_5992_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381785_fu_5992[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381785_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381787_fu_5996[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381819_fu_6060[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381787_out),
        .O(\shl_i_i_i_i6381787_fu_5996[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381787_fu_5996_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381787_fu_5996[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381787_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381789_fu_6000[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381821_fu_6064[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381789_out),
        .O(\shl_i_i_i_i6381789_fu_6000[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381789_fu_6000_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381789_fu_6000[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381789_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381791_fu_6004[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381815_fu_6052[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381791_out),
        .O(\shl_i_i_i_i6381791_fu_6004[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381791_fu_6004_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381791_fu_6004[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381791_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381793_fu_6008[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381817_fu_6056[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381793_out),
        .O(\shl_i_i_i_i6381793_fu_6008[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381793_fu_6008_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381793_fu_6008[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381793_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381795_fu_6012[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381819_fu_6060[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381795_out),
        .O(\shl_i_i_i_i6381795_fu_6012[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381795_fu_6012_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381795_fu_6012[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381795_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381797_fu_6016[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381821_fu_6064[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381797_out),
        .O(\shl_i_i_i_i6381797_fu_6016[8]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \shl_i_i_i_i6381797_fu_6016[8]_i_2 
       (.I0(i_4_reg_23656[3]),
        .I1(i_4_reg_23656[2]),
        .I2(i_4_reg_23656[5]),
        .I3(i_4_reg_23656[4]),
        .O(\shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381797_fu_6016_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381797_fu_6016[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381797_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381799_fu_6020[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381815_fu_6052[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381799_out),
        .O(\shl_i_i_i_i6381799_fu_6020[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381799_fu_6020_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381799_fu_6020[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381799_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381801_fu_6024[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381817_fu_6056[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381801_out),
        .O(\shl_i_i_i_i6381801_fu_6024[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381801_fu_6024_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381801_fu_6024[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381801_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381803_fu_6028[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381819_fu_6060[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381803_out),
        .O(\shl_i_i_i_i6381803_fu_6028[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381803_fu_6028_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381803_fu_6028[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381803_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381805_fu_6032[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381821_fu_6064[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381805_out),
        .O(\shl_i_i_i_i6381805_fu_6032[8]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \shl_i_i_i_i6381805_fu_6032[8]_i_2 
       (.I0(i_4_reg_23656[2]),
        .I1(i_4_reg_23656[3]),
        .I2(i_4_reg_23656[5]),
        .I3(i_4_reg_23656[4]),
        .O(\shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381805_fu_6032_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381805_fu_6032[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381805_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381807_fu_6036[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381815_fu_6052[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381807_out),
        .O(\shl_i_i_i_i6381807_fu_6036[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381807_fu_6036_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381807_fu_6036[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381807_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381809_fu_6040[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381817_fu_6056[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381809_out),
        .O(\shl_i_i_i_i6381809_fu_6040[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381809_fu_6040_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381809_fu_6040[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381809_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381811_fu_6044[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381819_fu_6060[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381811_out),
        .O(\shl_i_i_i_i6381811_fu_6044[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381811_fu_6044_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381811_fu_6044[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381811_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381813_fu_6048[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381821_fu_6064[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381813_out),
        .O(\shl_i_i_i_i6381813_fu_6048[8]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \shl_i_i_i_i6381813_fu_6048[8]_i_2 
       (.I0(i_4_reg_23656[3]),
        .I1(i_4_reg_23656[2]),
        .I2(i_4_reg_23656[5]),
        .I3(i_4_reg_23656[4]),
        .O(\shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381813_fu_6048_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381813_fu_6048[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381813_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381815_fu_6052[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381815_fu_6052[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381815_out),
        .O(\shl_i_i_i_i6381815_fu_6052[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \shl_i_i_i_i6381815_fu_6052[8]_i_2 
       (.I0(i_4_reg_23656[0]),
        .I1(i_4_reg_23656[9]),
        .I2(i_4_reg_23656[6]),
        .I3(i_4_reg_23656[7]),
        .I4(\shl_i_i_i_i6381945_fu_6312[8]_i_2_n_5 ),
        .O(\shl_i_i_i_i6381815_fu_6052[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381815_fu_6052_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381815_fu_6052[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381815_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381817_fu_6056[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381817_fu_6056[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381817_out),
        .O(\shl_i_i_i_i6381817_fu_6056[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \shl_i_i_i_i6381817_fu_6056[8]_i_2 
       (.I0(i_4_reg_23656[0]),
        .I1(i_4_reg_23656[9]),
        .I2(i_4_reg_23656[6]),
        .I3(i_4_reg_23656[7]),
        .I4(\shl_i_i_i_i6381945_fu_6312[8]_i_2_n_5 ),
        .O(\shl_i_i_i_i6381817_fu_6056[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381817_fu_6056_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381817_fu_6056[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381817_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381819_fu_6060[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381819_fu_6060[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381819_out),
        .O(\shl_i_i_i_i6381819_fu_6060[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \shl_i_i_i_i6381819_fu_6060[8]_i_2 
       (.I0(i_4_reg_23656[0]),
        .I1(i_4_reg_23656[9]),
        .I2(i_4_reg_23656[6]),
        .I3(i_4_reg_23656[7]),
        .I4(\shl_i_i_i_i6381949_fu_6320[8]_i_2_n_5 ),
        .O(\shl_i_i_i_i6381819_fu_6060[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381819_fu_6060_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381819_fu_6060[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381819_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381821_fu_6064[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381821_fu_6064[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381821_out),
        .O(\shl_i_i_i_i6381821_fu_6064[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \shl_i_i_i_i6381821_fu_6064[8]_i_2 
       (.I0(i_4_reg_23656[0]),
        .I1(i_4_reg_23656[9]),
        .I2(i_4_reg_23656[6]),
        .I3(i_4_reg_23656[7]),
        .I4(\shl_i_i_i_i6381949_fu_6320[8]_i_2_n_5 ),
        .O(\shl_i_i_i_i6381821_fu_6064[8]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \shl_i_i_i_i6381821_fu_6064[8]_i_3 
       (.I0(i_4_reg_23656[3]),
        .I1(i_4_reg_23656[2]),
        .I2(i_4_reg_23656[5]),
        .I3(i_4_reg_23656[4]),
        .O(\shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381821_fu_6064_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381821_fu_6064[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381821_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381823_fu_6068[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381911_fu_6244[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381823_out),
        .O(\shl_i_i_i_i6381823_fu_6068[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381823_fu_6068_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381823_fu_6068[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381823_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381825_fu_6072[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381913_fu_6248[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381825_out),
        .O(\shl_i_i_i_i6381825_fu_6072[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381825_fu_6072_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381825_fu_6072[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381825_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381827_fu_6076[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381915_fu_6252[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381827_out),
        .O(\shl_i_i_i_i6381827_fu_6076[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381827_fu_6076_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381827_fu_6076[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381827_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381829_fu_6080[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381917_fu_6256[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381829_out),
        .O(\shl_i_i_i_i6381829_fu_6080[8]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \shl_i_i_i_i6381829_fu_6080[8]_i_2 
       (.I0(i_4_reg_23656[5]),
        .I1(i_4_reg_23656[4]),
        .I2(i_4_reg_23656[3]),
        .I3(i_4_reg_23656[2]),
        .O(\shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381829_fu_6080_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381829_fu_6080[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381829_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381831_fu_6084[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381911_fu_6244[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381831_out),
        .O(\shl_i_i_i_i6381831_fu_6084[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381831_fu_6084_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381831_fu_6084[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381831_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381833_fu_6088[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381913_fu_6248[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381833_out),
        .O(\shl_i_i_i_i6381833_fu_6088[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381833_fu_6088_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381833_fu_6088[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381833_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381835_fu_6092[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381915_fu_6252[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381835_out),
        .O(\shl_i_i_i_i6381835_fu_6092[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381835_fu_6092_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381835_fu_6092[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381835_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381837_fu_6096[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381917_fu_6256[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381837_out),
        .O(\shl_i_i_i_i6381837_fu_6096[8]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \shl_i_i_i_i6381837_fu_6096[8]_i_2 
       (.I0(i_4_reg_23656[5]),
        .I1(i_4_reg_23656[4]),
        .I2(i_4_reg_23656[2]),
        .I3(i_4_reg_23656[3]),
        .O(\shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381837_fu_6096_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381837_fu_6096[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381837_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381839_fu_6100[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381911_fu_6244[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381839_out),
        .O(\shl_i_i_i_i6381839_fu_6100[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381839_fu_6100_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381839_fu_6100[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381839_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381841_fu_6104[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381913_fu_6248[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381841_out),
        .O(\shl_i_i_i_i6381841_fu_6104[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381841_fu_6104_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381841_fu_6104[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381841_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381843_fu_6108[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381915_fu_6252[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381843_out),
        .O(\shl_i_i_i_i6381843_fu_6108[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381843_fu_6108_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381843_fu_6108[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381843_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381845_fu_6112[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381917_fu_6256[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381845_out),
        .O(\shl_i_i_i_i6381845_fu_6112[8]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \shl_i_i_i_i6381845_fu_6112[8]_i_2 
       (.I0(i_4_reg_23656[5]),
        .I1(i_4_reg_23656[4]),
        .I2(i_4_reg_23656[3]),
        .I3(i_4_reg_23656[2]),
        .O(\shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381845_fu_6112_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381845_fu_6112[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381845_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381847_fu_6116[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381911_fu_6244[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381847_out),
        .O(\shl_i_i_i_i6381847_fu_6116[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381847_fu_6116_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381847_fu_6116[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381847_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381849_fu_6120[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381913_fu_6248[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381849_out),
        .O(\shl_i_i_i_i6381849_fu_6120[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381849_fu_6120_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381849_fu_6120[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381849_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381851_fu_6124[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381915_fu_6252[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381851_out),
        .O(\shl_i_i_i_i6381851_fu_6124[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381851_fu_6124_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381851_fu_6124[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381851_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381853_fu_6128[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381917_fu_6256[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381853_out),
        .O(\shl_i_i_i_i6381853_fu_6128[8]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \shl_i_i_i_i6381853_fu_6128[8]_i_2 
       (.I0(i_4_reg_23656[5]),
        .I1(i_4_reg_23656[4]),
        .I2(i_4_reg_23656[3]),
        .I3(i_4_reg_23656[2]),
        .O(\shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381853_fu_6128_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381853_fu_6128[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381853_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381855_fu_6132[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381911_fu_6244[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381855_out),
        .O(\shl_i_i_i_i6381855_fu_6132[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381855_fu_6132_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381855_fu_6132[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381855_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381857_fu_6136[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381913_fu_6248[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381857_out),
        .O(\shl_i_i_i_i6381857_fu_6136[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381857_fu_6136_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381857_fu_6136[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381857_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381859_fu_6140[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381915_fu_6252[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381859_out),
        .O(\shl_i_i_i_i6381859_fu_6140[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381859_fu_6140_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381859_fu_6140[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381859_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381861_fu_6144[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381917_fu_6256[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381861_out),
        .O(\shl_i_i_i_i6381861_fu_6144[8]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \shl_i_i_i_i6381861_fu_6144[8]_i_2 
       (.I0(i_4_reg_23656[4]),
        .I1(i_4_reg_23656[5]),
        .I2(i_4_reg_23656[3]),
        .I3(i_4_reg_23656[2]),
        .O(\shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381861_fu_6144_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381861_fu_6144[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381861_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381863_fu_6148[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381911_fu_6244[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381863_out),
        .O(\shl_i_i_i_i6381863_fu_6148[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381863_fu_6148_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381863_fu_6148[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381863_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381865_fu_6152[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381913_fu_6248[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381865_out),
        .O(\shl_i_i_i_i6381865_fu_6152[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381865_fu_6152_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381865_fu_6152[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381865_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381867_fu_6156[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381915_fu_6252[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381867_out),
        .O(\shl_i_i_i_i6381867_fu_6156[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381867_fu_6156_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381867_fu_6156[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381867_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381869_fu_6160[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381917_fu_6256[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381869_out),
        .O(\shl_i_i_i_i6381869_fu_6160[8]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \shl_i_i_i_i6381869_fu_6160[8]_i_2 
       (.I0(i_4_reg_23656[4]),
        .I1(i_4_reg_23656[5]),
        .I2(i_4_reg_23656[2]),
        .I3(i_4_reg_23656[3]),
        .O(\shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381869_fu_6160_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381869_fu_6160[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381869_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381871_fu_6164[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381911_fu_6244[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381871_out),
        .O(\shl_i_i_i_i6381871_fu_6164[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381871_fu_6164_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381871_fu_6164[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381871_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381873_fu_6168[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381913_fu_6248[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381873_out),
        .O(\shl_i_i_i_i6381873_fu_6168[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381873_fu_6168_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381873_fu_6168[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381873_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381875_fu_6172[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381915_fu_6252[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381875_out),
        .O(\shl_i_i_i_i6381875_fu_6172[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381875_fu_6172_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381875_fu_6172[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381875_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381877_fu_6176[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381917_fu_6256[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381877_out),
        .O(\shl_i_i_i_i6381877_fu_6176[8]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \shl_i_i_i_i6381877_fu_6176[8]_i_2 
       (.I0(i_4_reg_23656[4]),
        .I1(i_4_reg_23656[5]),
        .I2(i_4_reg_23656[3]),
        .I3(i_4_reg_23656[2]),
        .O(\shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381877_fu_6176_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381877_fu_6176[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381877_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381879_fu_6180[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381911_fu_6244[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381879_out),
        .O(\shl_i_i_i_i6381879_fu_6180[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381879_fu_6180_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381879_fu_6180[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381879_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381881_fu_6184[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381913_fu_6248[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381881_out),
        .O(\shl_i_i_i_i6381881_fu_6184[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381881_fu_6184_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381881_fu_6184[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381881_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381883_fu_6188[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381915_fu_6252[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381883_out),
        .O(\shl_i_i_i_i6381883_fu_6188[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381883_fu_6188_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381883_fu_6188[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381883_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381885_fu_6192[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381917_fu_6256[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381885_out),
        .O(\shl_i_i_i_i6381885_fu_6192[8]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \shl_i_i_i_i6381885_fu_6192[8]_i_2 
       (.I0(i_4_reg_23656[4]),
        .I1(i_4_reg_23656[5]),
        .I2(i_4_reg_23656[3]),
        .I3(i_4_reg_23656[2]),
        .O(\shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381885_fu_6192_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381885_fu_6192[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381885_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381887_fu_6196[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381911_fu_6244[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381887_out),
        .O(\shl_i_i_i_i6381887_fu_6196[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381887_fu_6196_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381887_fu_6196[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381887_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381889_fu_6200[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381913_fu_6248[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381889_out),
        .O(\shl_i_i_i_i6381889_fu_6200[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381889_fu_6200_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381889_fu_6200[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381889_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381891_fu_6204[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381915_fu_6252[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381891_out),
        .O(\shl_i_i_i_i6381891_fu_6204[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381891_fu_6204_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381891_fu_6204[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381891_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381893_fu_6208[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381917_fu_6256[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381893_out),
        .O(\shl_i_i_i_i6381893_fu_6208[8]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \shl_i_i_i_i6381893_fu_6208[8]_i_2 
       (.I0(i_4_reg_23656[5]),
        .I1(i_4_reg_23656[4]),
        .I2(i_4_reg_23656[3]),
        .I3(i_4_reg_23656[2]),
        .O(\shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381893_fu_6208_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381893_fu_6208[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381893_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381895_fu_6212[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381911_fu_6244[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381895_out),
        .O(\shl_i_i_i_i6381895_fu_6212[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381895_fu_6212_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381895_fu_6212[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381895_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381897_fu_6216[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381913_fu_6248[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381897_out),
        .O(\shl_i_i_i_i6381897_fu_6216[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381897_fu_6216_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381897_fu_6216[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381897_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381899_fu_6220[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381915_fu_6252[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381899_out),
        .O(\shl_i_i_i_i6381899_fu_6220[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381899_fu_6220_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381899_fu_6220[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381899_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381901_fu_6224[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381917_fu_6256[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381901_out),
        .O(\shl_i_i_i_i6381901_fu_6224[8]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \shl_i_i_i_i6381901_fu_6224[8]_i_2 
       (.I0(i_4_reg_23656[5]),
        .I1(i_4_reg_23656[4]),
        .I2(i_4_reg_23656[2]),
        .I3(i_4_reg_23656[3]),
        .O(\shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381901_fu_6224_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381901_fu_6224[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381901_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381903_fu_6228[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381911_fu_6244[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381903_out),
        .O(\shl_i_i_i_i6381903_fu_6228[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381903_fu_6228_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381903_fu_6228[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381903_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381905_fu_6232[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381913_fu_6248[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381905_out),
        .O(\shl_i_i_i_i6381905_fu_6232[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381905_fu_6232_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381905_fu_6232[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381905_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381907_fu_6236[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381915_fu_6252[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381907_out),
        .O(\shl_i_i_i_i6381907_fu_6236[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381907_fu_6236_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381907_fu_6236[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381907_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381909_fu_6240[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381917_fu_6256[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381909_out),
        .O(\shl_i_i_i_i6381909_fu_6240[8]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \shl_i_i_i_i6381909_fu_6240[8]_i_2 
       (.I0(i_4_reg_23656[5]),
        .I1(i_4_reg_23656[4]),
        .I2(i_4_reg_23656[3]),
        .I3(i_4_reg_23656[2]),
        .O(\shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381909_fu_6240_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381909_fu_6240[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381909_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381911_fu_6244[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381911_fu_6244[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381911_out),
        .O(\shl_i_i_i_i6381911_fu_6244[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \shl_i_i_i_i6381911_fu_6244[8]_i_2 
       (.I0(i_4_reg_23656[6]),
        .I1(i_4_reg_23656[7]),
        .I2(i_4_reg_23656[0]),
        .I3(i_4_reg_23656[9]),
        .I4(\shl_i_i_i_i6381945_fu_6312[8]_i_2_n_5 ),
        .O(\shl_i_i_i_i6381911_fu_6244[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381911_fu_6244_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381911_fu_6244[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381911_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381913_fu_6248[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381913_fu_6248[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381913_out),
        .O(\shl_i_i_i_i6381913_fu_6248[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \shl_i_i_i_i6381913_fu_6248[8]_i_2 
       (.I0(i_4_reg_23656[6]),
        .I1(i_4_reg_23656[7]),
        .I2(i_4_reg_23656[0]),
        .I3(i_4_reg_23656[9]),
        .I4(\shl_i_i_i_i6381945_fu_6312[8]_i_2_n_5 ),
        .O(\shl_i_i_i_i6381913_fu_6248[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381913_fu_6248_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381913_fu_6248[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381913_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381915_fu_6252[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381915_fu_6252[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381915_out),
        .O(\shl_i_i_i_i6381915_fu_6252[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \shl_i_i_i_i6381915_fu_6252[8]_i_2 
       (.I0(i_4_reg_23656[6]),
        .I1(i_4_reg_23656[7]),
        .I2(i_4_reg_23656[0]),
        .I3(i_4_reg_23656[9]),
        .I4(\shl_i_i_i_i6381949_fu_6320[8]_i_2_n_5 ),
        .O(\shl_i_i_i_i6381915_fu_6252[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381915_fu_6252_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381915_fu_6252[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381915_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i6381917_fu_6256[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381917_fu_6256[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381917_out),
        .O(\shl_i_i_i_i6381917_fu_6256[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \shl_i_i_i_i6381917_fu_6256[8]_i_2 
       (.I0(i_4_reg_23656[6]),
        .I1(i_4_reg_23656[7]),
        .I2(i_4_reg_23656[0]),
        .I3(i_4_reg_23656[9]),
        .I4(\shl_i_i_i_i6381949_fu_6320[8]_i_2_n_5 ),
        .O(\shl_i_i_i_i6381917_fu_6256[8]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \shl_i_i_i_i6381917_fu_6256[8]_i_3 
       (.I0(i_4_reg_23656[5]),
        .I1(i_4_reg_23656[4]),
        .I2(i_4_reg_23656[3]),
        .I3(i_4_reg_23656[2]),
        .O(\shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381917_fu_6256_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381917_fu_6256[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381917_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \shl_i_i_i_i6381919_fu_6260[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(i_4_reg_23656[0]),
        .I2(i_4_reg_23656[9]),
        .I3(\shl_i_i_i_i6381945_fu_6312[8]_i_2_n_5 ),
        .I4(\shl_i_i_i_i6381925_fu_6272[8]_i_2_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381919_out),
        .O(\shl_i_i_i_i6381919_fu_6260[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381919_fu_6260_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381919_fu_6260[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381919_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \shl_i_i_i_i6381921_fu_6264[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(i_4_reg_23656[0]),
        .I2(i_4_reg_23656[9]),
        .I3(\shl_i_i_i_i6381945_fu_6312[8]_i_2_n_5 ),
        .I4(\shl_i_i_i_i6381925_fu_6272[8]_i_2_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381921_out),
        .O(\shl_i_i_i_i6381921_fu_6264[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381921_fu_6264_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381921_fu_6264[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381921_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \shl_i_i_i_i6381923_fu_6268[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(i_4_reg_23656[0]),
        .I2(i_4_reg_23656[9]),
        .I3(\shl_i_i_i_i6381949_fu_6320[8]_i_2_n_5 ),
        .I4(\shl_i_i_i_i6381925_fu_6272[8]_i_2_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381923_out),
        .O(\shl_i_i_i_i6381923_fu_6268[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381923_fu_6268_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381923_fu_6268[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381923_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \shl_i_i_i_i6381925_fu_6272[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(i_4_reg_23656[0]),
        .I2(i_4_reg_23656[9]),
        .I3(\shl_i_i_i_i6381949_fu_6320[8]_i_2_n_5 ),
        .I4(\shl_i_i_i_i6381925_fu_6272[8]_i_2_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381925_out),
        .O(\shl_i_i_i_i6381925_fu_6272[8]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \shl_i_i_i_i6381925_fu_6272[8]_i_2 
       (.I0(i_4_reg_23656[3]),
        .I1(i_4_reg_23656[2]),
        .I2(i_4_reg_23656[6]),
        .I3(i_4_reg_23656[7]),
        .I4(i_4_reg_23656[4]),
        .I5(i_4_reg_23656[5]),
        .O(\shl_i_i_i_i6381925_fu_6272[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381925_fu_6272_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381925_fu_6272[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381925_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \shl_i_i_i_i6381927_fu_6276[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(i_4_reg_23656[0]),
        .I2(i_4_reg_23656[9]),
        .I3(\shl_i_i_i_i6381945_fu_6312[8]_i_2_n_5 ),
        .I4(\shl_i_i_i_i6381933_fu_6288[8]_i_2_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381927_out),
        .O(\shl_i_i_i_i6381927_fu_6276[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381927_fu_6276_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381927_fu_6276[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381927_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \shl_i_i_i_i6381929_fu_6280[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(i_4_reg_23656[0]),
        .I2(i_4_reg_23656[9]),
        .I3(\shl_i_i_i_i6381945_fu_6312[8]_i_2_n_5 ),
        .I4(\shl_i_i_i_i6381933_fu_6288[8]_i_2_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381929_out),
        .O(\shl_i_i_i_i6381929_fu_6280[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381929_fu_6280_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381929_fu_6280[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381929_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \shl_i_i_i_i6381931_fu_6284[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(i_4_reg_23656[0]),
        .I2(i_4_reg_23656[9]),
        .I3(\shl_i_i_i_i6381949_fu_6320[8]_i_2_n_5 ),
        .I4(\shl_i_i_i_i6381933_fu_6288[8]_i_2_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381931_out),
        .O(\shl_i_i_i_i6381931_fu_6284[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381931_fu_6284_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381931_fu_6284[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381931_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \shl_i_i_i_i6381933_fu_6288[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(i_4_reg_23656[0]),
        .I2(i_4_reg_23656[9]),
        .I3(\shl_i_i_i_i6381949_fu_6320[8]_i_2_n_5 ),
        .I4(\shl_i_i_i_i6381933_fu_6288[8]_i_2_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381933_out),
        .O(\shl_i_i_i_i6381933_fu_6288[8]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \shl_i_i_i_i6381933_fu_6288[8]_i_2 
       (.I0(i_4_reg_23656[2]),
        .I1(i_4_reg_23656[3]),
        .I2(i_4_reg_23656[6]),
        .I3(i_4_reg_23656[7]),
        .I4(i_4_reg_23656[4]),
        .I5(i_4_reg_23656[5]),
        .O(\shl_i_i_i_i6381933_fu_6288[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381933_fu_6288_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381933_fu_6288[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381933_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \shl_i_i_i_i6381935_fu_6292[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(i_4_reg_23656[0]),
        .I2(i_4_reg_23656[9]),
        .I3(\shl_i_i_i_i6381945_fu_6312[8]_i_2_n_5 ),
        .I4(\shl_i_i_i_i6381941_fu_6304[8]_i_2_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381935_out),
        .O(\shl_i_i_i_i6381935_fu_6292[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381935_fu_6292_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381935_fu_6292[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381935_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \shl_i_i_i_i6381937_fu_6296[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(i_4_reg_23656[0]),
        .I2(i_4_reg_23656[9]),
        .I3(\shl_i_i_i_i6381945_fu_6312[8]_i_2_n_5 ),
        .I4(\shl_i_i_i_i6381941_fu_6304[8]_i_2_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381937_out),
        .O(\shl_i_i_i_i6381937_fu_6296[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381937_fu_6296_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381937_fu_6296[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381937_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \shl_i_i_i_i6381939_fu_6300[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(i_4_reg_23656[0]),
        .I2(i_4_reg_23656[9]),
        .I3(\shl_i_i_i_i6381949_fu_6320[8]_i_2_n_5 ),
        .I4(\shl_i_i_i_i6381941_fu_6304[8]_i_2_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381939_out),
        .O(\shl_i_i_i_i6381939_fu_6300[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381939_fu_6300_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381939_fu_6300[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381939_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \shl_i_i_i_i6381941_fu_6304[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(i_4_reg_23656[0]),
        .I2(i_4_reg_23656[9]),
        .I3(\shl_i_i_i_i6381949_fu_6320[8]_i_2_n_5 ),
        .I4(\shl_i_i_i_i6381941_fu_6304[8]_i_2_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381941_out),
        .O(\shl_i_i_i_i6381941_fu_6304[8]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \shl_i_i_i_i6381941_fu_6304[8]_i_2 
       (.I0(i_4_reg_23656[3]),
        .I1(i_4_reg_23656[2]),
        .I2(i_4_reg_23656[6]),
        .I3(i_4_reg_23656[7]),
        .I4(i_4_reg_23656[4]),
        .I5(i_4_reg_23656[5]),
        .O(\shl_i_i_i_i6381941_fu_6304[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381941_fu_6304_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381941_fu_6304[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381941_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \shl_i_i_i_i6381943_fu_6308[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(i_4_reg_23656[0]),
        .I2(i_4_reg_23656[9]),
        .I3(\shl_i_i_i_i6381945_fu_6312[8]_i_2_n_5 ),
        .I4(\shl_i_i_i_i6381949_fu_6320[8]_i_3_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381943_out),
        .O(\shl_i_i_i_i6381943_fu_6308[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381943_fu_6308_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381943_fu_6308[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381943_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \shl_i_i_i_i6381945_fu_6312[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(i_4_reg_23656[0]),
        .I2(i_4_reg_23656[9]),
        .I3(\shl_i_i_i_i6381945_fu_6312[8]_i_2_n_5 ),
        .I4(\shl_i_i_i_i6381949_fu_6320[8]_i_3_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381945_out),
        .O(\shl_i_i_i_i6381945_fu_6312[8]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \shl_i_i_i_i6381945_fu_6312[8]_i_2 
       (.I0(i_4_reg_23656[8]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q),
        .I3(i_4_reg_23656[1]),
        .O(\shl_i_i_i_i6381945_fu_6312[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381945_fu_6312_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381945_fu_6312[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381945_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \shl_i_i_i_i6381947_fu_6316[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(i_4_reg_23656[0]),
        .I2(i_4_reg_23656[9]),
        .I3(\shl_i_i_i_i6381949_fu_6320[8]_i_2_n_5 ),
        .I4(\shl_i_i_i_i6381949_fu_6320[8]_i_3_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381947_out),
        .O(\shl_i_i_i_i6381947_fu_6316[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381947_fu_6316_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381947_fu_6316[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381947_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \shl_i_i_i_i6381949_fu_6320[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(i_4_reg_23656[0]),
        .I2(i_4_reg_23656[9]),
        .I3(\shl_i_i_i_i6381949_fu_6320[8]_i_2_n_5 ),
        .I4(\shl_i_i_i_i6381949_fu_6320[8]_i_3_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381949_out),
        .O(\shl_i_i_i_i6381949_fu_6320[8]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \shl_i_i_i_i6381949_fu_6320[8]_i_2 
       (.I0(i_4_reg_23656[8]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q),
        .I3(i_4_reg_23656[1]),
        .O(\shl_i_i_i_i6381949_fu_6320[8]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \shl_i_i_i_i6381949_fu_6320[8]_i_3 
       (.I0(i_4_reg_23656[3]),
        .I1(i_4_reg_23656[2]),
        .I2(i_4_reg_23656[6]),
        .I3(i_4_reg_23656[7]),
        .I4(i_4_reg_23656[4]),
        .I5(i_4_reg_23656[5]),
        .O(\shl_i_i_i_i6381949_fu_6320[8]_i_3_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381949_fu_6320_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381949_fu_6320[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381949_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAABFFFAAAA8000)) 
    \shl_i_i_i_i6381951_fu_6324[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381951_fu_6324[8]_i_3_n_5 ),
        .I2(\shl_i_i_i_i6381951_fu_6324[8]_i_4_n_5 ),
        .I3(\shl_i_i_i_i6381951_fu_6324[8]_i_5_n_5 ),
        .I4(\shl_i_i_i_i6381951_fu_6324[8]_i_6_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381951_out),
        .O(\shl_i_i_i_i6381951_fu_6324[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \shl_i_i_i_i6381951_fu_6324[8]_i_14 
       (.I0(i_4_reg_23656[5]),
        .I1(i_4_reg_23656[4]),
        .I2(i_4_reg_23656[7]),
        .I3(i_4_reg_23656[6]),
        .O(\shl_i_i_i_i6381951_fu_6324[8]_i_14_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \shl_i_i_i_i6381951_fu_6324[8]_i_3 
       (.I0(i_4_reg_23656[8]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q),
        .I3(i_4_reg_23656[1]),
        .O(\shl_i_i_i_i6381951_fu_6324[8]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \shl_i_i_i_i6381951_fu_6324[8]_i_4 
       (.I0(i_4_reg_23656[0]),
        .I1(i_4_reg_23656[9]),
        .O(\shl_i_i_i_i6381951_fu_6324[8]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \shl_i_i_i_i6381951_fu_6324[8]_i_5 
       (.I0(i_4_reg_23656[2]),
        .I1(i_4_reg_23656[3]),
        .O(\shl_i_i_i_i6381951_fu_6324[8]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \shl_i_i_i_i6381951_fu_6324[8]_i_6 
       (.I0(i_4_reg_23656[9]),
        .I1(\shl_i_i_i_i6381951_fu_6324[8]_i_14_n_5 ),
        .I2(i_4_reg_23656[8]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q),
        .O(\shl_i_i_i_i6381951_fu_6324[8]_i_6_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6381951_fu_6324_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6381951_fu_6324[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381951_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \shl_i_i_i_i638385_fu_3192[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(i_4_reg_23656[9]),
        .I2(i_4_reg_23656[0]),
        .I3(\shl_i_i_i_i6381433_fu_5288[8]_i_2_n_5 ),
        .I4(\shl_i_i_i_i6381951_fu_6324[8]_i_5_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638385_out),
        .O(\shl_i_i_i_i638385_fu_3192[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638385_fu_3192_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638385_fu_3192[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638385_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \shl_i_i_i_i638387_fu_3196[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638411_fu_3244[8]_i_2_n_5 ),
        .I2(i_4_reg_23656[3]),
        .I3(i_4_reg_23656[2]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638387_out),
        .O(\shl_i_i_i_i638387_fu_3196[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638387_fu_3196_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638387_fu_3196[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638387_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \shl_i_i_i_i638389_fu_3200[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638413_fu_3248[8]_i_2_n_5 ),
        .I2(i_4_reg_23656[3]),
        .I3(i_4_reg_23656[2]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638389_out),
        .O(\shl_i_i_i_i638389_fu_3200[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638389_fu_3200_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638389_fu_3200[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638389_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFFFFFFF80000000)) 
    \shl_i_i_i_i638391_fu_3204[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381417_fu_5256[8]_i_2_n_5 ),
        .I2(i_4_reg_23656[0]),
        .I3(i_4_reg_23656[9]),
        .I4(\shl_i_i_i_i6381433_fu_5288[8]_i_2_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638391_out),
        .O(\shl_i_i_i_i638391_fu_3204[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638391_fu_3204_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638391_fu_3204[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638391_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \shl_i_i_i_i638393_fu_3208[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(i_4_reg_23656[9]),
        .I2(i_4_reg_23656[0]),
        .I3(\shl_i_i_i_i6381433_fu_5288[8]_i_2_n_5 ),
        .I4(\shl_i_i_i_i6381417_fu_5256[8]_i_2_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638393_out),
        .O(\shl_i_i_i_i638393_fu_3208[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638393_fu_3208_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638393_fu_3208[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638393_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \shl_i_i_i_i638395_fu_3212[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638411_fu_3244[8]_i_2_n_5 ),
        .I2(i_4_reg_23656[2]),
        .I3(i_4_reg_23656[3]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638395_out),
        .O(\shl_i_i_i_i638395_fu_3212[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638395_fu_3212_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638395_fu_3212[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638395_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \shl_i_i_i_i638397_fu_3216[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638413_fu_3248[8]_i_2_n_5 ),
        .I2(i_4_reg_23656[2]),
        .I3(i_4_reg_23656[3]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638397_out),
        .O(\shl_i_i_i_i638397_fu_3216[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638397_fu_3216_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638397_fu_3216[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638397_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFFFFFFF80000000)) 
    \shl_i_i_i_i638399_fu_3220[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381425_fu_5272[8]_i_2_n_5 ),
        .I2(i_4_reg_23656[0]),
        .I3(i_4_reg_23656[9]),
        .I4(\shl_i_i_i_i6381433_fu_5288[8]_i_2_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638399_out),
        .O(\shl_i_i_i_i638399_fu_3220[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638399_fu_3220_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638399_fu_3220[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638399_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \shl_i_i_i_i638401_fu_3224[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(i_4_reg_23656[9]),
        .I2(i_4_reg_23656[0]),
        .I3(\shl_i_i_i_i6381433_fu_5288[8]_i_2_n_5 ),
        .I4(\shl_i_i_i_i6381425_fu_5272[8]_i_2_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638401_out),
        .O(\shl_i_i_i_i638401_fu_3224[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638401_fu_3224_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638401_fu_3224[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638401_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \shl_i_i_i_i638403_fu_3228[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638411_fu_3244[8]_i_2_n_5 ),
        .I2(i_4_reg_23656[3]),
        .I3(i_4_reg_23656[2]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638403_out),
        .O(\shl_i_i_i_i638403_fu_3228[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638403_fu_3228_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638403_fu_3228[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638403_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \shl_i_i_i_i638405_fu_3232[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638413_fu_3248[8]_i_2_n_5 ),
        .I2(i_4_reg_23656[3]),
        .I3(i_4_reg_23656[2]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638405_out),
        .O(\shl_i_i_i_i638405_fu_3232[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638405_fu_3232_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638405_fu_3232[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638405_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFFFFFFF80000000)) 
    \shl_i_i_i_i638407_fu_3236[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381433_fu_5288[8]_i_3_n_5 ),
        .I2(i_4_reg_23656[0]),
        .I3(i_4_reg_23656[9]),
        .I4(\shl_i_i_i_i6381433_fu_5288[8]_i_2_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638407_out),
        .O(\shl_i_i_i_i638407_fu_3236[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638407_fu_3236_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638407_fu_3236[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638407_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \shl_i_i_i_i638409_fu_3240[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(i_4_reg_23656[9]),
        .I2(i_4_reg_23656[0]),
        .I3(\shl_i_i_i_i6381433_fu_5288[8]_i_2_n_5 ),
        .I4(\shl_i_i_i_i6381433_fu_5288[8]_i_3_n_5 ),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638409_out),
        .O(\shl_i_i_i_i638409_fu_3240[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638409_fu_3240_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638409_fu_3240[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638409_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \shl_i_i_i_i638411_fu_3244[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638411_fu_3244[8]_i_2_n_5 ),
        .I2(i_4_reg_23656[3]),
        .I3(i_4_reg_23656[2]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638411_out),
        .O(\shl_i_i_i_i638411_fu_3244[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \shl_i_i_i_i638411_fu_3244[8]_i_2 
       (.I0(\shl_i_i_i_i6381951_fu_6324[8]_i_14_n_5 ),
        .I1(\shl_i_i_i_i6381437_fu_5296[8]_i_3_n_5 ),
        .I2(i_4_reg_23656[9]),
        .I3(i_4_reg_23656[0]),
        .O(\shl_i_i_i_i638411_fu_3244[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638411_fu_3244_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638411_fu_3244[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638411_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \shl_i_i_i_i638413_fu_3248[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638413_fu_3248[8]_i_2_n_5 ),
        .I2(i_4_reg_23656[3]),
        .I3(i_4_reg_23656[2]),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638413_out),
        .O(\shl_i_i_i_i638413_fu_3248[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \shl_i_i_i_i638413_fu_3248[8]_i_2 
       (.I0(\shl_i_i_i_i6381951_fu_6324[8]_i_14_n_5 ),
        .I1(\shl_i_i_i_i6381437_fu_5296[8]_i_3_n_5 ),
        .I2(i_4_reg_23656[0]),
        .I3(i_4_reg_23656[9]),
        .O(\shl_i_i_i_i638413_fu_3248[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638413_fu_3248_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638413_fu_3248[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638413_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638415_fu_3252[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638535_fu_3492[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638415_out),
        .O(\shl_i_i_i_i638415_fu_3252[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638415_fu_3252_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638415_fu_3252[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638415_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638417_fu_3256[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638537_fu_3496[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638417_out),
        .O(\shl_i_i_i_i638417_fu_3256[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638417_fu_3256_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638417_fu_3256[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638417_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638419_fu_3260[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638539_fu_3500[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638419_out),
        .O(\shl_i_i_i_i638419_fu_3260[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638419_fu_3260_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638419_fu_3260[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638419_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638421_fu_3264[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638541_fu_3504[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638421_out),
        .O(\shl_i_i_i_i638421_fu_3264[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638421_fu_3264_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638421_fu_3264[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638421_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638423_fu_3268[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638535_fu_3492[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638423_out),
        .O(\shl_i_i_i_i638423_fu_3268[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638423_fu_3268_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638423_fu_3268[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638423_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638425_fu_3272[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638537_fu_3496[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638425_out),
        .O(\shl_i_i_i_i638425_fu_3272[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638425_fu_3272_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638425_fu_3272[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638425_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638427_fu_3276[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638539_fu_3500[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638427_out),
        .O(\shl_i_i_i_i638427_fu_3276[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638427_fu_3276_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638427_fu_3276[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638427_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638429_fu_3280[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638541_fu_3504[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638429_out),
        .O(\shl_i_i_i_i638429_fu_3280[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638429_fu_3280_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638429_fu_3280[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638429_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638431_fu_3284[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638535_fu_3492[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638431_out),
        .O(\shl_i_i_i_i638431_fu_3284[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638431_fu_3284_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638431_fu_3284[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638431_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638433_fu_3288[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638537_fu_3496[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638433_out),
        .O(\shl_i_i_i_i638433_fu_3288[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638433_fu_3288_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638433_fu_3288[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638433_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638435_fu_3292[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638539_fu_3500[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638435_out),
        .O(\shl_i_i_i_i638435_fu_3292[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638435_fu_3292_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638435_fu_3292[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638435_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638437_fu_3296[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638541_fu_3504[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638437_out),
        .O(\shl_i_i_i_i638437_fu_3296[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638437_fu_3296_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638437_fu_3296[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638437_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638439_fu_3300[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638535_fu_3492[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638439_out),
        .O(\shl_i_i_i_i638439_fu_3300[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638439_fu_3300_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638439_fu_3300[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638439_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638441_fu_3304[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638537_fu_3496[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638441_out),
        .O(\shl_i_i_i_i638441_fu_3304[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638441_fu_3304_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638441_fu_3304[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638441_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638443_fu_3308[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638539_fu_3500[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638443_out),
        .O(\shl_i_i_i_i638443_fu_3308[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638443_fu_3308_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638443_fu_3308[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638443_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638445_fu_3312[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638541_fu_3504[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638445_out),
        .O(\shl_i_i_i_i638445_fu_3312[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638445_fu_3312_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638445_fu_3312[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638445_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638447_fu_3316[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638535_fu_3492[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638447_out),
        .O(\shl_i_i_i_i638447_fu_3316[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638447_fu_3316_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638447_fu_3316[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638447_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638449_fu_3320[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638537_fu_3496[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638449_out),
        .O(\shl_i_i_i_i638449_fu_3320[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638449_fu_3320_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638449_fu_3320[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638449_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638451_fu_3324[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638539_fu_3500[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638451_out),
        .O(\shl_i_i_i_i638451_fu_3324[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638451_fu_3324_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638451_fu_3324[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638451_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638453_fu_3328[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638541_fu_3504[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638453_out),
        .O(\shl_i_i_i_i638453_fu_3328[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638453_fu_3328_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638453_fu_3328[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638453_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638455_fu_3332[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638535_fu_3492[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638455_out),
        .O(\shl_i_i_i_i638455_fu_3332[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638455_fu_3332_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638455_fu_3332[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638455_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638457_fu_3336[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638537_fu_3496[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638457_out),
        .O(\shl_i_i_i_i638457_fu_3336[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638457_fu_3336_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638457_fu_3336[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638457_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638459_fu_3340[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638539_fu_3500[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638459_out),
        .O(\shl_i_i_i_i638459_fu_3340[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638459_fu_3340_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638459_fu_3340[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638459_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638461_fu_3344[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638541_fu_3504[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638461_out),
        .O(\shl_i_i_i_i638461_fu_3344[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638461_fu_3344_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638461_fu_3344[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638461_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638463_fu_3348[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638535_fu_3492[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638463_out),
        .O(\shl_i_i_i_i638463_fu_3348[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638463_fu_3348_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638463_fu_3348[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638463_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638465_fu_3352[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638537_fu_3496[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638465_out),
        .O(\shl_i_i_i_i638465_fu_3352[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638465_fu_3352_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638465_fu_3352[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638465_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638467_fu_3356[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638539_fu_3500[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638467_out),
        .O(\shl_i_i_i_i638467_fu_3356[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638467_fu_3356_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638467_fu_3356[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638467_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638469_fu_3360[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638541_fu_3504[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638469_out),
        .O(\shl_i_i_i_i638469_fu_3360[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638469_fu_3360_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638469_fu_3360[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638469_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638471_fu_3364[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638535_fu_3492[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638471_out),
        .O(\shl_i_i_i_i638471_fu_3364[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638471_fu_3364_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638471_fu_3364[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638471_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638473_fu_3368[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638537_fu_3496[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638473_out),
        .O(\shl_i_i_i_i638473_fu_3368[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638473_fu_3368_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638473_fu_3368[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638473_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638475_fu_3372[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638539_fu_3500[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638475_out),
        .O(\shl_i_i_i_i638475_fu_3372[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638475_fu_3372_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638475_fu_3372[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638475_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638477_fu_3376[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638541_fu_3504[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638477_out),
        .O(\shl_i_i_i_i638477_fu_3376[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638477_fu_3376_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638477_fu_3376[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638477_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638479_fu_3380[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638535_fu_3492[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638479_out),
        .O(\shl_i_i_i_i638479_fu_3380[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638479_fu_3380_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638479_fu_3380[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638479_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638481_fu_3384[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638537_fu_3496[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638481_out),
        .O(\shl_i_i_i_i638481_fu_3384[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638481_fu_3384_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638481_fu_3384[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638481_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638483_fu_3388[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638539_fu_3500[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638483_out),
        .O(\shl_i_i_i_i638483_fu_3388[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638483_fu_3388_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638483_fu_3388[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638483_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638485_fu_3392[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638541_fu_3504[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638485_out),
        .O(\shl_i_i_i_i638485_fu_3392[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638485_fu_3392_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638485_fu_3392[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638485_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638487_fu_3396[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638535_fu_3492[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638487_out),
        .O(\shl_i_i_i_i638487_fu_3396[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638487_fu_3396_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638487_fu_3396[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638487_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638489_fu_3400[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638537_fu_3496[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638489_out),
        .O(\shl_i_i_i_i638489_fu_3400[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638489_fu_3400_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638489_fu_3400[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638489_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638491_fu_3404[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638539_fu_3500[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638491_out),
        .O(\shl_i_i_i_i638491_fu_3404[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638491_fu_3404_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638491_fu_3404[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638491_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638493_fu_3408[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638541_fu_3504[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638493_out),
        .O(\shl_i_i_i_i638493_fu_3408[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638493_fu_3408_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638493_fu_3408[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638493_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638495_fu_3412[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638535_fu_3492[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638495_out),
        .O(\shl_i_i_i_i638495_fu_3412[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638495_fu_3412_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638495_fu_3412[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638495_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638497_fu_3416[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638537_fu_3496[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638497_out),
        .O(\shl_i_i_i_i638497_fu_3416[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638497_fu_3416_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638497_fu_3416[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638497_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638499_fu_3420[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638539_fu_3500[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638499_out),
        .O(\shl_i_i_i_i638499_fu_3420[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638499_fu_3420_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638499_fu_3420[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638499_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638501_fu_3424[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638541_fu_3504[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638501_out),
        .O(\shl_i_i_i_i638501_fu_3424[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638501_fu_3424_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638501_fu_3424[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638501_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638503_fu_3428[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638535_fu_3492[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638503_out),
        .O(\shl_i_i_i_i638503_fu_3428[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638503_fu_3428_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638503_fu_3428[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638503_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638505_fu_3432[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638537_fu_3496[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638505_out),
        .O(\shl_i_i_i_i638505_fu_3432[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638505_fu_3432_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638505_fu_3432[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638505_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638507_fu_3436[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638539_fu_3500[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638507_out),
        .O(\shl_i_i_i_i638507_fu_3436[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638507_fu_3436_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638507_fu_3436[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638507_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638509_fu_3440[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638541_fu_3504[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638509_out),
        .O(\shl_i_i_i_i638509_fu_3440[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638509_fu_3440_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638509_fu_3440[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638509_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638511_fu_3444[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638535_fu_3492[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638511_out),
        .O(\shl_i_i_i_i638511_fu_3444[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638511_fu_3444_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638511_fu_3444[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638511_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638513_fu_3448[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638537_fu_3496[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638513_out),
        .O(\shl_i_i_i_i638513_fu_3448[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638513_fu_3448_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638513_fu_3448[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638513_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638515_fu_3452[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638539_fu_3500[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638515_out),
        .O(\shl_i_i_i_i638515_fu_3452[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638515_fu_3452_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638515_fu_3452[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638515_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638517_fu_3456[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638541_fu_3504[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638517_out),
        .O(\shl_i_i_i_i638517_fu_3456[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638517_fu_3456_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638517_fu_3456[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638517_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638519_fu_3460[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638535_fu_3492[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638519_out),
        .O(\shl_i_i_i_i638519_fu_3460[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638519_fu_3460_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638519_fu_3460[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638519_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638521_fu_3464[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638537_fu_3496[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638521_out),
        .O(\shl_i_i_i_i638521_fu_3464[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638521_fu_3464_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638521_fu_3464[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638521_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638523_fu_3468[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638539_fu_3500[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638523_out),
        .O(\shl_i_i_i_i638523_fu_3468[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638523_fu_3468_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638523_fu_3468[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638523_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638525_fu_3472[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638541_fu_3504[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638525_out),
        .O(\shl_i_i_i_i638525_fu_3472[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638525_fu_3472_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638525_fu_3472[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638525_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638527_fu_3476[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638535_fu_3492[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638527_out),
        .O(\shl_i_i_i_i638527_fu_3476[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638527_fu_3476_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638527_fu_3476[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638527_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638529_fu_3480[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638537_fu_3496[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638529_out),
        .O(\shl_i_i_i_i638529_fu_3480[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638529_fu_3480_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638529_fu_3480[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638529_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638531_fu_3484[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638539_fu_3500[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638531_out),
        .O(\shl_i_i_i_i638531_fu_3484[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638531_fu_3484_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638531_fu_3484[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638531_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638533_fu_3488[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638541_fu_3504[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638533_out),
        .O(\shl_i_i_i_i638533_fu_3488[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638533_fu_3488_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638533_fu_3488[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638533_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638535_fu_3492[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638535_fu_3492[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638535_out),
        .O(\shl_i_i_i_i638535_fu_3492[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \shl_i_i_i_i638535_fu_3492[8]_i_2 
       (.I0(\shl_i_i_i_i6381945_fu_6312[8]_i_2_n_5 ),
        .I1(i_4_reg_23656[0]),
        .I2(i_4_reg_23656[9]),
        .I3(i_4_reg_23656[7]),
        .I4(i_4_reg_23656[6]),
        .O(\shl_i_i_i_i638535_fu_3492[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638535_fu_3492_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638535_fu_3492[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638535_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638537_fu_3496[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638537_fu_3496[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638537_out),
        .O(\shl_i_i_i_i638537_fu_3496[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \shl_i_i_i_i638537_fu_3496[8]_i_2 
       (.I0(\shl_i_i_i_i6381945_fu_6312[8]_i_2_n_5 ),
        .I1(i_4_reg_23656[9]),
        .I2(i_4_reg_23656[0]),
        .I3(i_4_reg_23656[7]),
        .I4(i_4_reg_23656[6]),
        .O(\shl_i_i_i_i638537_fu_3496[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638537_fu_3496_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638537_fu_3496[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638537_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638539_fu_3500[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638539_fu_3500[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638539_out),
        .O(\shl_i_i_i_i638539_fu_3500[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \shl_i_i_i_i638539_fu_3500[8]_i_2 
       (.I0(\shl_i_i_i_i6381949_fu_6320[8]_i_2_n_5 ),
        .I1(i_4_reg_23656[0]),
        .I2(i_4_reg_23656[9]),
        .I3(i_4_reg_23656[7]),
        .I4(i_4_reg_23656[6]),
        .O(\shl_i_i_i_i638539_fu_3500[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638539_fu_3500_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638539_fu_3500[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638539_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638541_fu_3504[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638541_fu_3504[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638541_out),
        .O(\shl_i_i_i_i638541_fu_3504[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \shl_i_i_i_i638541_fu_3504[8]_i_2 
       (.I0(\shl_i_i_i_i6381949_fu_6320[8]_i_2_n_5 ),
        .I1(i_4_reg_23656[9]),
        .I2(i_4_reg_23656[0]),
        .I3(i_4_reg_23656[7]),
        .I4(i_4_reg_23656[6]),
        .O(\shl_i_i_i_i638541_fu_3504[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638541_fu_3504_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638541_fu_3504[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638541_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638543_fu_3508[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638663_fu_3748[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638543_out),
        .O(\shl_i_i_i_i638543_fu_3508[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638543_fu_3508_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638543_fu_3508[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638543_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638545_fu_3512[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638665_fu_3752[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638545_out),
        .O(\shl_i_i_i_i638545_fu_3512[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638545_fu_3512_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638545_fu_3512[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638545_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638547_fu_3516[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638667_fu_3756[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638547_out),
        .O(\shl_i_i_i_i638547_fu_3516[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638547_fu_3516_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638547_fu_3516[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638547_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638549_fu_3520[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638669_fu_3760[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638549_out),
        .O(\shl_i_i_i_i638549_fu_3520[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638549_fu_3520_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638549_fu_3520[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638549_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638551_fu_3524[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638663_fu_3748[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638551_out),
        .O(\shl_i_i_i_i638551_fu_3524[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638551_fu_3524_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638551_fu_3524[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638551_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638553_fu_3528[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638665_fu_3752[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638553_out),
        .O(\shl_i_i_i_i638553_fu_3528[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638553_fu_3528_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638553_fu_3528[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638553_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638555_fu_3532[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638667_fu_3756[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638555_out),
        .O(\shl_i_i_i_i638555_fu_3532[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638555_fu_3532_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638555_fu_3532[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638555_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638557_fu_3536[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638669_fu_3760[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638557_out),
        .O(\shl_i_i_i_i638557_fu_3536[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638557_fu_3536_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638557_fu_3536[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638557_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638559_fu_3540[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638663_fu_3748[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638559_out),
        .O(\shl_i_i_i_i638559_fu_3540[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638559_fu_3540_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638559_fu_3540[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638559_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638561_fu_3544[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638665_fu_3752[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638561_out),
        .O(\shl_i_i_i_i638561_fu_3544[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638561_fu_3544_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638561_fu_3544[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638561_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638563_fu_3548[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638667_fu_3756[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638563_out),
        .O(\shl_i_i_i_i638563_fu_3548[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638563_fu_3548_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638563_fu_3548[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638563_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638565_fu_3552[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638669_fu_3760[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638565_out),
        .O(\shl_i_i_i_i638565_fu_3552[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638565_fu_3552_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638565_fu_3552[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638565_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638567_fu_3556[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638663_fu_3748[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638567_out),
        .O(\shl_i_i_i_i638567_fu_3556[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638567_fu_3556_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638567_fu_3556[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638567_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638569_fu_3560[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638665_fu_3752[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638569_out),
        .O(\shl_i_i_i_i638569_fu_3560[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638569_fu_3560_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638569_fu_3560[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638569_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638571_fu_3564[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638667_fu_3756[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638571_out),
        .O(\shl_i_i_i_i638571_fu_3564[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638571_fu_3564_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638571_fu_3564[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638571_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638573_fu_3568[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638669_fu_3760[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638573_out),
        .O(\shl_i_i_i_i638573_fu_3568[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638573_fu_3568_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638573_fu_3568[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638573_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638575_fu_3572[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638663_fu_3748[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638575_out),
        .O(\shl_i_i_i_i638575_fu_3572[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638575_fu_3572_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638575_fu_3572[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638575_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638577_fu_3576[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638665_fu_3752[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638577_out),
        .O(\shl_i_i_i_i638577_fu_3576[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638577_fu_3576_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638577_fu_3576[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638577_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638579_fu_3580[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638667_fu_3756[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638579_out),
        .O(\shl_i_i_i_i638579_fu_3580[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638579_fu_3580_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638579_fu_3580[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638579_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638581_fu_3584[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638669_fu_3760[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638581_out),
        .O(\shl_i_i_i_i638581_fu_3584[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638581_fu_3584_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638581_fu_3584[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638581_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638583_fu_3588[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638663_fu_3748[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638583_out),
        .O(\shl_i_i_i_i638583_fu_3588[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638583_fu_3588_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638583_fu_3588[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638583_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638585_fu_3592[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638665_fu_3752[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638585_out),
        .O(\shl_i_i_i_i638585_fu_3592[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638585_fu_3592_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638585_fu_3592[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638585_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638587_fu_3596[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638667_fu_3756[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638587_out),
        .O(\shl_i_i_i_i638587_fu_3596[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638587_fu_3596_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638587_fu_3596[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638587_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638589_fu_3600[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638669_fu_3760[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638589_out),
        .O(\shl_i_i_i_i638589_fu_3600[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638589_fu_3600_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638589_fu_3600[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638589_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638591_fu_3604[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638663_fu_3748[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638591_out),
        .O(\shl_i_i_i_i638591_fu_3604[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638591_fu_3604_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638591_fu_3604[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638591_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638593_fu_3608[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638665_fu_3752[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638593_out),
        .O(\shl_i_i_i_i638593_fu_3608[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638593_fu_3608_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638593_fu_3608[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638593_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638595_fu_3612[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638667_fu_3756[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638595_out),
        .O(\shl_i_i_i_i638595_fu_3612[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638595_fu_3612_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638595_fu_3612[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638595_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638597_fu_3616[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638669_fu_3760[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638597_out),
        .O(\shl_i_i_i_i638597_fu_3616[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638597_fu_3616_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638597_fu_3616[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638597_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638599_fu_3620[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638663_fu_3748[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638599_out),
        .O(\shl_i_i_i_i638599_fu_3620[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638599_fu_3620_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638599_fu_3620[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638599_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638601_fu_3624[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638665_fu_3752[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638601_out),
        .O(\shl_i_i_i_i638601_fu_3624[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638601_fu_3624_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638601_fu_3624[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638601_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638603_fu_3628[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638667_fu_3756[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638603_out),
        .O(\shl_i_i_i_i638603_fu_3628[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638603_fu_3628_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638603_fu_3628[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638603_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638605_fu_3632[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638669_fu_3760[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638605_out),
        .O(\shl_i_i_i_i638605_fu_3632[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638605_fu_3632_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638605_fu_3632[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638605_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638607_fu_3636[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638663_fu_3748[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638607_out),
        .O(\shl_i_i_i_i638607_fu_3636[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638607_fu_3636_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638607_fu_3636[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638607_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638609_fu_3640[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638665_fu_3752[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638609_out),
        .O(\shl_i_i_i_i638609_fu_3640[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638609_fu_3640_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638609_fu_3640[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638609_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638611_fu_3644[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638667_fu_3756[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638611_out),
        .O(\shl_i_i_i_i638611_fu_3644[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638611_fu_3644_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638611_fu_3644[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638611_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638613_fu_3648[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638669_fu_3760[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638613_out),
        .O(\shl_i_i_i_i638613_fu_3648[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638613_fu_3648_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638613_fu_3648[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638613_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638615_fu_3652[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638663_fu_3748[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638615_out),
        .O(\shl_i_i_i_i638615_fu_3652[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638615_fu_3652_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638615_fu_3652[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638615_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638617_fu_3656[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638665_fu_3752[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638617_out),
        .O(\shl_i_i_i_i638617_fu_3656[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638617_fu_3656_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638617_fu_3656[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638617_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638619_fu_3660[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638667_fu_3756[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638619_out),
        .O(\shl_i_i_i_i638619_fu_3660[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638619_fu_3660_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638619_fu_3660[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638619_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638621_fu_3664[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638669_fu_3760[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638621_out),
        .O(\shl_i_i_i_i638621_fu_3664[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638621_fu_3664_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638621_fu_3664[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638621_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638623_fu_3668[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638663_fu_3748[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638623_out),
        .O(\shl_i_i_i_i638623_fu_3668[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638623_fu_3668_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638623_fu_3668[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638623_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638625_fu_3672[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638665_fu_3752[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638625_out),
        .O(\shl_i_i_i_i638625_fu_3672[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638625_fu_3672_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638625_fu_3672[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638625_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638627_fu_3676[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638667_fu_3756[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638627_out),
        .O(\shl_i_i_i_i638627_fu_3676[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638627_fu_3676_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638627_fu_3676[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638627_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638629_fu_3680[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638669_fu_3760[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638629_out),
        .O(\shl_i_i_i_i638629_fu_3680[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638629_fu_3680_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638629_fu_3680[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638629_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638631_fu_3684[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638663_fu_3748[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638631_out),
        .O(\shl_i_i_i_i638631_fu_3684[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638631_fu_3684_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638631_fu_3684[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638631_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638633_fu_3688[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638665_fu_3752[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638633_out),
        .O(\shl_i_i_i_i638633_fu_3688[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638633_fu_3688_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638633_fu_3688[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638633_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638635_fu_3692[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638667_fu_3756[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638635_out),
        .O(\shl_i_i_i_i638635_fu_3692[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638635_fu_3692_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638635_fu_3692[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638635_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638637_fu_3696[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638669_fu_3760[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638637_out),
        .O(\shl_i_i_i_i638637_fu_3696[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638637_fu_3696_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638637_fu_3696[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638637_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638639_fu_3700[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638663_fu_3748[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638639_out),
        .O(\shl_i_i_i_i638639_fu_3700[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638639_fu_3700_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638639_fu_3700[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638639_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638641_fu_3704[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638665_fu_3752[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638641_out),
        .O(\shl_i_i_i_i638641_fu_3704[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638641_fu_3704_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638641_fu_3704[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638641_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638643_fu_3708[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638667_fu_3756[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638643_out),
        .O(\shl_i_i_i_i638643_fu_3708[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638643_fu_3708_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638643_fu_3708[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638643_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638645_fu_3712[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638669_fu_3760[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638645_out),
        .O(\shl_i_i_i_i638645_fu_3712[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638645_fu_3712_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638645_fu_3712[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638645_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638647_fu_3716[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638663_fu_3748[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638647_out),
        .O(\shl_i_i_i_i638647_fu_3716[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638647_fu_3716_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638647_fu_3716[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638647_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638649_fu_3720[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638665_fu_3752[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638649_out),
        .O(\shl_i_i_i_i638649_fu_3720[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638649_fu_3720_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638649_fu_3720[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638649_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638651_fu_3724[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638667_fu_3756[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638651_out),
        .O(\shl_i_i_i_i638651_fu_3724[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638651_fu_3724_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638651_fu_3724[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638651_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638653_fu_3728[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638669_fu_3760[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638653_out),
        .O(\shl_i_i_i_i638653_fu_3728[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638653_fu_3728_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638653_fu_3728[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638653_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638655_fu_3732[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638663_fu_3748[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638655_out),
        .O(\shl_i_i_i_i638655_fu_3732[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638655_fu_3732_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638655_fu_3732[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638655_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638657_fu_3736[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638665_fu_3752[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638657_out),
        .O(\shl_i_i_i_i638657_fu_3736[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638657_fu_3736_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638657_fu_3736[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638657_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638659_fu_3740[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638667_fu_3756[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638659_out),
        .O(\shl_i_i_i_i638659_fu_3740[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638659_fu_3740_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638659_fu_3740[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638659_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638661_fu_3744[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638669_fu_3760[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638661_out),
        .O(\shl_i_i_i_i638661_fu_3744[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638661_fu_3744_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638661_fu_3744[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638661_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638663_fu_3748[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638663_fu_3748[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638663_out),
        .O(\shl_i_i_i_i638663_fu_3748[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \shl_i_i_i_i638663_fu_3748[8]_i_2 
       (.I0(\shl_i_i_i_i6381945_fu_6312[8]_i_2_n_5 ),
        .I1(i_4_reg_23656[0]),
        .I2(i_4_reg_23656[9]),
        .I3(i_4_reg_23656[6]),
        .I4(i_4_reg_23656[7]),
        .O(\shl_i_i_i_i638663_fu_3748[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638663_fu_3748_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638663_fu_3748[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638663_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638665_fu_3752[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638665_fu_3752[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638665_out),
        .O(\shl_i_i_i_i638665_fu_3752[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \shl_i_i_i_i638665_fu_3752[8]_i_2 
       (.I0(\shl_i_i_i_i6381945_fu_6312[8]_i_2_n_5 ),
        .I1(i_4_reg_23656[9]),
        .I2(i_4_reg_23656[0]),
        .I3(i_4_reg_23656[6]),
        .I4(i_4_reg_23656[7]),
        .O(\shl_i_i_i_i638665_fu_3752[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638665_fu_3752_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638665_fu_3752[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638665_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638667_fu_3756[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638667_fu_3756[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638667_out),
        .O(\shl_i_i_i_i638667_fu_3756[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \shl_i_i_i_i638667_fu_3756[8]_i_2 
       (.I0(\shl_i_i_i_i6381949_fu_6320[8]_i_2_n_5 ),
        .I1(i_4_reg_23656[0]),
        .I2(i_4_reg_23656[9]),
        .I3(i_4_reg_23656[6]),
        .I4(i_4_reg_23656[7]),
        .O(\shl_i_i_i_i638667_fu_3756[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638667_fu_3756_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638667_fu_3756[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638667_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638669_fu_3760[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638669_fu_3760[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638669_out),
        .O(\shl_i_i_i_i638669_fu_3760[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \shl_i_i_i_i638669_fu_3760[8]_i_2 
       (.I0(\shl_i_i_i_i6381949_fu_6320[8]_i_2_n_5 ),
        .I1(i_4_reg_23656[9]),
        .I2(i_4_reg_23656[0]),
        .I3(i_4_reg_23656[6]),
        .I4(i_4_reg_23656[7]),
        .O(\shl_i_i_i_i638669_fu_3760[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638669_fu_3760_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638669_fu_3760[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638669_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638671_fu_3764[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638791_fu_4004[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638671_out),
        .O(\shl_i_i_i_i638671_fu_3764[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638671_fu_3764_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638671_fu_3764[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638671_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638673_fu_3768[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638793_fu_4008[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638673_out),
        .O(\shl_i_i_i_i638673_fu_3768[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638673_fu_3768_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638673_fu_3768[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638673_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638675_fu_3772[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638795_fu_4012[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638675_out),
        .O(\shl_i_i_i_i638675_fu_3772[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638675_fu_3772_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638675_fu_3772[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638675_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638677_fu_3776[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638797_fu_4016[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638677_out),
        .O(\shl_i_i_i_i638677_fu_3776[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638677_fu_3776_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638677_fu_3776[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638677_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638679_fu_3780[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638791_fu_4004[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638679_out),
        .O(\shl_i_i_i_i638679_fu_3780[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638679_fu_3780_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638679_fu_3780[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638679_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638681_fu_3784[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638793_fu_4008[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638681_out),
        .O(\shl_i_i_i_i638681_fu_3784[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638681_fu_3784_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638681_fu_3784[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638681_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638683_fu_3788[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638795_fu_4012[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638683_out),
        .O(\shl_i_i_i_i638683_fu_3788[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638683_fu_3788_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638683_fu_3788[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638683_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638685_fu_3792[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638797_fu_4016[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638685_out),
        .O(\shl_i_i_i_i638685_fu_3792[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638685_fu_3792_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638685_fu_3792[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638685_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638687_fu_3796[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638791_fu_4004[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638687_out),
        .O(\shl_i_i_i_i638687_fu_3796[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638687_fu_3796_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638687_fu_3796[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638687_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638689_fu_3800[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638793_fu_4008[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638689_out),
        .O(\shl_i_i_i_i638689_fu_3800[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638689_fu_3800_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638689_fu_3800[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638689_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638691_fu_3804[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638795_fu_4012[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638691_out),
        .O(\shl_i_i_i_i638691_fu_3804[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638691_fu_3804_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638691_fu_3804[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638691_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638693_fu_3808[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638797_fu_4016[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638693_out),
        .O(\shl_i_i_i_i638693_fu_3808[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638693_fu_3808_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638693_fu_3808[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638693_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638695_fu_3812[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638791_fu_4004[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638695_out),
        .O(\shl_i_i_i_i638695_fu_3812[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638695_fu_3812_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638695_fu_3812[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638695_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638697_fu_3816[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638793_fu_4008[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638697_out),
        .O(\shl_i_i_i_i638697_fu_3816[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638697_fu_3816_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638697_fu_3816[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638697_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638699_fu_3820[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638795_fu_4012[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638699_out),
        .O(\shl_i_i_i_i638699_fu_3820[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638699_fu_3820_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638699_fu_3820[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638699_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638701_fu_3824[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638797_fu_4016[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638701_out),
        .O(\shl_i_i_i_i638701_fu_3824[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638701_fu_3824_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638701_fu_3824[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638701_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638703_fu_3828[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638791_fu_4004[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638703_out),
        .O(\shl_i_i_i_i638703_fu_3828[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638703_fu_3828_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638703_fu_3828[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638703_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638705_fu_3832[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638793_fu_4008[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638705_out),
        .O(\shl_i_i_i_i638705_fu_3832[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638705_fu_3832_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638705_fu_3832[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638705_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638707_fu_3836[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638795_fu_4012[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638707_out),
        .O(\shl_i_i_i_i638707_fu_3836[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638707_fu_3836_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638707_fu_3836[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638707_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638709_fu_3840[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638797_fu_4016[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638709_out),
        .O(\shl_i_i_i_i638709_fu_3840[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638709_fu_3840_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638709_fu_3840[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638709_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638711_fu_3844[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638791_fu_4004[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638711_out),
        .O(\shl_i_i_i_i638711_fu_3844[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638711_fu_3844_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638711_fu_3844[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638711_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638713_fu_3848[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638793_fu_4008[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638713_out),
        .O(\shl_i_i_i_i638713_fu_3848[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638713_fu_3848_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638713_fu_3848[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638713_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638715_fu_3852[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638795_fu_4012[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638715_out),
        .O(\shl_i_i_i_i638715_fu_3852[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638715_fu_3852_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638715_fu_3852[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638715_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638717_fu_3856[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638797_fu_4016[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638717_out),
        .O(\shl_i_i_i_i638717_fu_3856[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638717_fu_3856_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638717_fu_3856[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638717_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638719_fu_3860[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638791_fu_4004[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638719_out),
        .O(\shl_i_i_i_i638719_fu_3860[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638719_fu_3860_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638719_fu_3860[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638719_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638721_fu_3864[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638793_fu_4008[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638721_out),
        .O(\shl_i_i_i_i638721_fu_3864[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638721_fu_3864_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638721_fu_3864[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638721_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638723_fu_3868[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638795_fu_4012[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638723_out),
        .O(\shl_i_i_i_i638723_fu_3868[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638723_fu_3868_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638723_fu_3868[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638723_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638725_fu_3872[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638797_fu_4016[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638725_out),
        .O(\shl_i_i_i_i638725_fu_3872[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638725_fu_3872_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638725_fu_3872[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638725_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638727_fu_3876[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638791_fu_4004[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638727_out),
        .O(\shl_i_i_i_i638727_fu_3876[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638727_fu_3876_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638727_fu_3876[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638727_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638729_fu_3880[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638793_fu_4008[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638729_out),
        .O(\shl_i_i_i_i638729_fu_3880[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638729_fu_3880_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638729_fu_3880[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638729_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638731_fu_3884[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638795_fu_4012[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638731_out),
        .O(\shl_i_i_i_i638731_fu_3884[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638731_fu_3884_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638731_fu_3884[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638731_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638733_fu_3888[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638797_fu_4016[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638733_out),
        .O(\shl_i_i_i_i638733_fu_3888[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638733_fu_3888_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638733_fu_3888[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638733_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638735_fu_3892[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638791_fu_4004[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638735_out),
        .O(\shl_i_i_i_i638735_fu_3892[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638735_fu_3892_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638735_fu_3892[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638735_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638737_fu_3896[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638793_fu_4008[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638737_out),
        .O(\shl_i_i_i_i638737_fu_3896[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638737_fu_3896_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638737_fu_3896[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638737_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638739_fu_3900[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638795_fu_4012[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638739_out),
        .O(\shl_i_i_i_i638739_fu_3900[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638739_fu_3900_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638739_fu_3900[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638739_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638741_fu_3904[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638797_fu_4016[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638741_out),
        .O(\shl_i_i_i_i638741_fu_3904[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638741_fu_3904_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638741_fu_3904[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638741_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638743_fu_3908[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638791_fu_4004[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638743_out),
        .O(\shl_i_i_i_i638743_fu_3908[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638743_fu_3908_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638743_fu_3908[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638743_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638745_fu_3912[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638793_fu_4008[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638745_out),
        .O(\shl_i_i_i_i638745_fu_3912[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638745_fu_3912_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638745_fu_3912[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638745_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638747_fu_3916[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638795_fu_4012[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638747_out),
        .O(\shl_i_i_i_i638747_fu_3916[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638747_fu_3916_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638747_fu_3916[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638747_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638749_fu_3920[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638797_fu_4016[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638749_out),
        .O(\shl_i_i_i_i638749_fu_3920[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638749_fu_3920_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638749_fu_3920[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638749_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638751_fu_3924[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638791_fu_4004[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638751_out),
        .O(\shl_i_i_i_i638751_fu_3924[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638751_fu_3924_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638751_fu_3924[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638751_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638753_fu_3928[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638793_fu_4008[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638753_out),
        .O(\shl_i_i_i_i638753_fu_3928[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638753_fu_3928_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638753_fu_3928[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638753_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638755_fu_3932[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638795_fu_4012[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638755_out),
        .O(\shl_i_i_i_i638755_fu_3932[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638755_fu_3932_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638755_fu_3932[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638755_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638757_fu_3936[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638797_fu_4016[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638757_out),
        .O(\shl_i_i_i_i638757_fu_3936[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638757_fu_3936_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638757_fu_3936[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638757_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638759_fu_3940[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638791_fu_4004[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638759_out),
        .O(\shl_i_i_i_i638759_fu_3940[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638759_fu_3940_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638759_fu_3940[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638759_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638761_fu_3944[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638793_fu_4008[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638761_out),
        .O(\shl_i_i_i_i638761_fu_3944[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638761_fu_3944_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638761_fu_3944[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638761_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638763_fu_3948[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638795_fu_4012[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638763_out),
        .O(\shl_i_i_i_i638763_fu_3948[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638763_fu_3948_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638763_fu_3948[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638763_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638765_fu_3952[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638797_fu_4016[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638765_out),
        .O(\shl_i_i_i_i638765_fu_3952[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638765_fu_3952_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638765_fu_3952[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638765_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638767_fu_3956[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638791_fu_4004[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638767_out),
        .O(\shl_i_i_i_i638767_fu_3956[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638767_fu_3956_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638767_fu_3956[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638767_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638769_fu_3960[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638793_fu_4008[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638769_out),
        .O(\shl_i_i_i_i638769_fu_3960[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638769_fu_3960_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638769_fu_3960[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638769_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638771_fu_3964[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638795_fu_4012[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638771_out),
        .O(\shl_i_i_i_i638771_fu_3964[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638771_fu_3964_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638771_fu_3964[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638771_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638773_fu_3968[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638797_fu_4016[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638773_out),
        .O(\shl_i_i_i_i638773_fu_3968[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638773_fu_3968_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638773_fu_3968[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638773_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638775_fu_3972[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638791_fu_4004[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638775_out),
        .O(\shl_i_i_i_i638775_fu_3972[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638775_fu_3972_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638775_fu_3972[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638775_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638777_fu_3976[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638793_fu_4008[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638777_out),
        .O(\shl_i_i_i_i638777_fu_3976[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638777_fu_3976_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638777_fu_3976[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638777_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638779_fu_3980[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638795_fu_4012[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638779_out),
        .O(\shl_i_i_i_i638779_fu_3980[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638779_fu_3980_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638779_fu_3980[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638779_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638781_fu_3984[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638797_fu_4016[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638781_out),
        .O(\shl_i_i_i_i638781_fu_3984[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638781_fu_3984_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638781_fu_3984[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638781_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638783_fu_3988[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638791_fu_4004[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638783_out),
        .O(\shl_i_i_i_i638783_fu_3988[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638783_fu_3988_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638783_fu_3988[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638783_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638785_fu_3992[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638793_fu_4008[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638785_out),
        .O(\shl_i_i_i_i638785_fu_3992[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638785_fu_3992_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638785_fu_3992[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638785_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638787_fu_3996[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638795_fu_4012[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638787_out),
        .O(\shl_i_i_i_i638787_fu_3996[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638787_fu_3996_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638787_fu_3996[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638787_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638789_fu_4000[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638797_fu_4016[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638789_out),
        .O(\shl_i_i_i_i638789_fu_4000[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638789_fu_4000_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638789_fu_4000[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638789_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638791_fu_4004[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638791_fu_4004[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638791_out),
        .O(\shl_i_i_i_i638791_fu_4004[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \shl_i_i_i_i638791_fu_4004[8]_i_2 
       (.I0(\shl_i_i_i_i6381945_fu_6312[8]_i_2_n_5 ),
        .I1(i_4_reg_23656[0]),
        .I2(i_4_reg_23656[9]),
        .I3(i_4_reg_23656[7]),
        .I4(i_4_reg_23656[6]),
        .O(\shl_i_i_i_i638791_fu_4004[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638791_fu_4004_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638791_fu_4004[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638791_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638793_fu_4008[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638793_fu_4008[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638793_out),
        .O(\shl_i_i_i_i638793_fu_4008[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \shl_i_i_i_i638793_fu_4008[8]_i_2 
       (.I0(\shl_i_i_i_i6381945_fu_6312[8]_i_2_n_5 ),
        .I1(i_4_reg_23656[9]),
        .I2(i_4_reg_23656[0]),
        .I3(i_4_reg_23656[7]),
        .I4(i_4_reg_23656[6]),
        .O(\shl_i_i_i_i638793_fu_4008[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638793_fu_4008_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638793_fu_4008[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638793_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638795_fu_4012[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638795_fu_4012[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638795_out),
        .O(\shl_i_i_i_i638795_fu_4012[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \shl_i_i_i_i638795_fu_4012[8]_i_2 
       (.I0(\shl_i_i_i_i6381949_fu_6320[8]_i_2_n_5 ),
        .I1(i_4_reg_23656[0]),
        .I2(i_4_reg_23656[9]),
        .I3(i_4_reg_23656[7]),
        .I4(i_4_reg_23656[6]),
        .O(\shl_i_i_i_i638795_fu_4012[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638795_fu_4012_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638795_fu_4012[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638795_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638797_fu_4016[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638797_fu_4016[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638797_out),
        .O(\shl_i_i_i_i638797_fu_4016[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \shl_i_i_i_i638797_fu_4016[8]_i_2 
       (.I0(\shl_i_i_i_i6381949_fu_6320[8]_i_2_n_5 ),
        .I1(i_4_reg_23656[9]),
        .I2(i_4_reg_23656[0]),
        .I3(i_4_reg_23656[7]),
        .I4(i_4_reg_23656[6]),
        .O(\shl_i_i_i_i638797_fu_4016[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638797_fu_4016_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638797_fu_4016[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638797_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638799_fu_4020[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638887_fu_4196[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638799_out),
        .O(\shl_i_i_i_i638799_fu_4020[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638799_fu_4020_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638799_fu_4020[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638799_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638801_fu_4024[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638889_fu_4200[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638801_out),
        .O(\shl_i_i_i_i638801_fu_4024[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638801_fu_4024_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638801_fu_4024[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638801_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638803_fu_4028[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638891_fu_4204[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638803_out),
        .O(\shl_i_i_i_i638803_fu_4028[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638803_fu_4028_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638803_fu_4028[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638803_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638805_fu_4032[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638893_fu_4208[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638805_out),
        .O(\shl_i_i_i_i638805_fu_4032[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638805_fu_4032_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638805_fu_4032[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638805_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638807_fu_4036[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638887_fu_4196[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638807_out),
        .O(\shl_i_i_i_i638807_fu_4036[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638807_fu_4036_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638807_fu_4036[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638807_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638809_fu_4040[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638889_fu_4200[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638809_out),
        .O(\shl_i_i_i_i638809_fu_4040[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638809_fu_4040_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638809_fu_4040[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638809_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638811_fu_4044[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638891_fu_4204[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638811_out),
        .O(\shl_i_i_i_i638811_fu_4044[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638811_fu_4044_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638811_fu_4044[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638811_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638813_fu_4048[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638893_fu_4208[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638813_out),
        .O(\shl_i_i_i_i638813_fu_4048[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638813_fu_4048_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638813_fu_4048[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638813_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638815_fu_4052[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638887_fu_4196[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638815_out),
        .O(\shl_i_i_i_i638815_fu_4052[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638815_fu_4052_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638815_fu_4052[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638815_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638817_fu_4056[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638889_fu_4200[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638817_out),
        .O(\shl_i_i_i_i638817_fu_4056[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638817_fu_4056_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638817_fu_4056[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638817_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638819_fu_4060[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638891_fu_4204[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638819_out),
        .O(\shl_i_i_i_i638819_fu_4060[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638819_fu_4060_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638819_fu_4060[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638819_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638821_fu_4064[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638893_fu_4208[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638821_out),
        .O(\shl_i_i_i_i638821_fu_4064[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638821_fu_4064_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638821_fu_4064[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638821_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638823_fu_4068[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638887_fu_4196[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638823_out),
        .O(\shl_i_i_i_i638823_fu_4068[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638823_fu_4068_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638823_fu_4068[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638823_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638825_fu_4072[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638889_fu_4200[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638825_out),
        .O(\shl_i_i_i_i638825_fu_4072[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638825_fu_4072_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638825_fu_4072[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638825_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638827_fu_4076[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638891_fu_4204[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638827_out),
        .O(\shl_i_i_i_i638827_fu_4076[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638827_fu_4076_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638827_fu_4076[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638827_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638829_fu_4080[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638893_fu_4208[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638829_out),
        .O(\shl_i_i_i_i638829_fu_4080[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638829_fu_4080_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638829_fu_4080[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638829_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638831_fu_4084[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638887_fu_4196[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638831_out),
        .O(\shl_i_i_i_i638831_fu_4084[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638831_fu_4084_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638831_fu_4084[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638831_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638833_fu_4088[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638889_fu_4200[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638833_out),
        .O(\shl_i_i_i_i638833_fu_4088[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638833_fu_4088_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638833_fu_4088[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638833_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638835_fu_4092[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638891_fu_4204[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638835_out),
        .O(\shl_i_i_i_i638835_fu_4092[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638835_fu_4092_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638835_fu_4092[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638835_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638837_fu_4096[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638893_fu_4208[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638837_out),
        .O(\shl_i_i_i_i638837_fu_4096[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638837_fu_4096_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638837_fu_4096[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638837_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638839_fu_4100[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638887_fu_4196[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638839_out),
        .O(\shl_i_i_i_i638839_fu_4100[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638839_fu_4100_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638839_fu_4100[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638839_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638841_fu_4104[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638889_fu_4200[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638841_out),
        .O(\shl_i_i_i_i638841_fu_4104[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638841_fu_4104_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638841_fu_4104[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638841_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638843_fu_4108[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638891_fu_4204[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638843_out),
        .O(\shl_i_i_i_i638843_fu_4108[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638843_fu_4108_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638843_fu_4108[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638843_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638845_fu_4112[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638893_fu_4208[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638845_out),
        .O(\shl_i_i_i_i638845_fu_4112[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638845_fu_4112_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638845_fu_4112[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638845_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638847_fu_4116[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638887_fu_4196[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638847_out),
        .O(\shl_i_i_i_i638847_fu_4116[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638847_fu_4116_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638847_fu_4116[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638847_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638849_fu_4120[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638889_fu_4200[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638849_out),
        .O(\shl_i_i_i_i638849_fu_4120[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638849_fu_4120_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638849_fu_4120[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638849_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638851_fu_4124[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638891_fu_4204[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638851_out),
        .O(\shl_i_i_i_i638851_fu_4124[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638851_fu_4124_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638851_fu_4124[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638851_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638853_fu_4128[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638893_fu_4208[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638853_out),
        .O(\shl_i_i_i_i638853_fu_4128[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638853_fu_4128_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638853_fu_4128[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638853_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638855_fu_4132[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638887_fu_4196[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638855_out),
        .O(\shl_i_i_i_i638855_fu_4132[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638855_fu_4132_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638855_fu_4132[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638855_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638857_fu_4136[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638889_fu_4200[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638857_out),
        .O(\shl_i_i_i_i638857_fu_4136[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638857_fu_4136_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638857_fu_4136[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638857_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638859_fu_4140[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638891_fu_4204[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638859_out),
        .O(\shl_i_i_i_i638859_fu_4140[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638859_fu_4140_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638859_fu_4140[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638859_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638861_fu_4144[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638893_fu_4208[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638861_out),
        .O(\shl_i_i_i_i638861_fu_4144[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638861_fu_4144_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638861_fu_4144[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638861_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638863_fu_4148[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638887_fu_4196[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638863_out),
        .O(\shl_i_i_i_i638863_fu_4148[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638863_fu_4148_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638863_fu_4148[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638863_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638865_fu_4152[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638889_fu_4200[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638865_out),
        .O(\shl_i_i_i_i638865_fu_4152[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638865_fu_4152_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638865_fu_4152[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638865_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638867_fu_4156[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638891_fu_4204[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638867_out),
        .O(\shl_i_i_i_i638867_fu_4156[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638867_fu_4156_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638867_fu_4156[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638867_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638869_fu_4160[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638893_fu_4208[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638869_out),
        .O(\shl_i_i_i_i638869_fu_4160[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638869_fu_4160_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638869_fu_4160[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638869_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638871_fu_4164[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638887_fu_4196[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638871_out),
        .O(\shl_i_i_i_i638871_fu_4164[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638871_fu_4164_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638871_fu_4164[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638871_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638873_fu_4168[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638889_fu_4200[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638873_out),
        .O(\shl_i_i_i_i638873_fu_4168[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638873_fu_4168_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638873_fu_4168[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638873_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638875_fu_4172[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638891_fu_4204[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638875_out),
        .O(\shl_i_i_i_i638875_fu_4172[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638875_fu_4172_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638875_fu_4172[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638875_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638877_fu_4176[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638893_fu_4208[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638877_out),
        .O(\shl_i_i_i_i638877_fu_4176[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638877_fu_4176_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638877_fu_4176[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638877_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638879_fu_4180[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638887_fu_4196[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638879_out),
        .O(\shl_i_i_i_i638879_fu_4180[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638879_fu_4180_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638879_fu_4180[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638879_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638881_fu_4184[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638889_fu_4200[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638881_out),
        .O(\shl_i_i_i_i638881_fu_4184[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638881_fu_4184_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638881_fu_4184[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638881_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638883_fu_4188[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638891_fu_4204[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638883_out),
        .O(\shl_i_i_i_i638883_fu_4188[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638883_fu_4188_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638883_fu_4188[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638883_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638885_fu_4192[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638893_fu_4208[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638885_out),
        .O(\shl_i_i_i_i638885_fu_4192[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638885_fu_4192_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638885_fu_4192[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638885_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638887_fu_4196[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638887_fu_4196[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638887_out),
        .O(\shl_i_i_i_i638887_fu_4196[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \shl_i_i_i_i638887_fu_4196[8]_i_2 
       (.I0(\shl_i_i_i_i6381945_fu_6312[8]_i_2_n_5 ),
        .I1(i_4_reg_23656[0]),
        .I2(i_4_reg_23656[9]),
        .I3(i_4_reg_23656[7]),
        .I4(i_4_reg_23656[6]),
        .O(\shl_i_i_i_i638887_fu_4196[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638887_fu_4196_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638887_fu_4196[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638887_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638889_fu_4200[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638889_fu_4200[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638889_out),
        .O(\shl_i_i_i_i638889_fu_4200[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \shl_i_i_i_i638889_fu_4200[8]_i_2 
       (.I0(\shl_i_i_i_i6381945_fu_6312[8]_i_2_n_5 ),
        .I1(i_4_reg_23656[9]),
        .I2(i_4_reg_23656[0]),
        .I3(i_4_reg_23656[7]),
        .I4(i_4_reg_23656[6]),
        .O(\shl_i_i_i_i638889_fu_4200[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638889_fu_4200_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638889_fu_4200[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638889_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638891_fu_4204[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638891_fu_4204[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638891_out),
        .O(\shl_i_i_i_i638891_fu_4204[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \shl_i_i_i_i638891_fu_4204[8]_i_2 
       (.I0(\shl_i_i_i_i6381949_fu_6320[8]_i_2_n_5 ),
        .I1(i_4_reg_23656[0]),
        .I2(i_4_reg_23656[9]),
        .I3(i_4_reg_23656[7]),
        .I4(i_4_reg_23656[6]),
        .O(\shl_i_i_i_i638891_fu_4204[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638891_fu_4204_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638891_fu_4204[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638891_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638893_fu_4208[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i638893_fu_4208[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638893_out),
        .O(\shl_i_i_i_i638893_fu_4208[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \shl_i_i_i_i638893_fu_4208[8]_i_2 
       (.I0(\shl_i_i_i_i6381949_fu_6320[8]_i_2_n_5 ),
        .I1(i_4_reg_23656[9]),
        .I2(i_4_reg_23656[0]),
        .I3(i_4_reg_23656[7]),
        .I4(i_4_reg_23656[6]),
        .O(\shl_i_i_i_i638893_fu_4208[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638893_fu_4208_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638893_fu_4208[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638893_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFFFFFFF80000000)) 
    \shl_i_i_i_i638895_fu_4212[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381925_fu_6272[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381945_fu_6312[8]_i_2_n_5 ),
        .I3(i_4_reg_23656[0]),
        .I4(i_4_reg_23656[9]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638895_out),
        .O(\shl_i_i_i_i638895_fu_4212[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638895_fu_4212_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638895_fu_4212[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638895_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \shl_i_i_i_i638897_fu_4216[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381925_fu_6272[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381945_fu_6312[8]_i_2_n_5 ),
        .I3(i_4_reg_23656[9]),
        .I4(i_4_reg_23656[0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638897_out),
        .O(\shl_i_i_i_i638897_fu_4216[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638897_fu_4216_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638897_fu_4216[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638897_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFFFFFFF80000000)) 
    \shl_i_i_i_i638899_fu_4220[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381925_fu_6272[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381949_fu_6320[8]_i_2_n_5 ),
        .I3(i_4_reg_23656[0]),
        .I4(i_4_reg_23656[9]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638899_out),
        .O(\shl_i_i_i_i638899_fu_4220[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638899_fu_4220_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638899_fu_4220[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638899_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \shl_i_i_i_i638901_fu_4224[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381925_fu_6272[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381949_fu_6320[8]_i_2_n_5 ),
        .I3(i_4_reg_23656[9]),
        .I4(i_4_reg_23656[0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638901_out),
        .O(\shl_i_i_i_i638901_fu_4224[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638901_fu_4224_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638901_fu_4224[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638901_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFFFFFFF80000000)) 
    \shl_i_i_i_i638903_fu_4228[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381933_fu_6288[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381945_fu_6312[8]_i_2_n_5 ),
        .I3(i_4_reg_23656[0]),
        .I4(i_4_reg_23656[9]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638903_out),
        .O(\shl_i_i_i_i638903_fu_4228[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638903_fu_4228_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638903_fu_4228[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638903_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \shl_i_i_i_i638905_fu_4232[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381933_fu_6288[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381945_fu_6312[8]_i_2_n_5 ),
        .I3(i_4_reg_23656[9]),
        .I4(i_4_reg_23656[0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638905_out),
        .O(\shl_i_i_i_i638905_fu_4232[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638905_fu_4232_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638905_fu_4232[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638905_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFFFFFFF80000000)) 
    \shl_i_i_i_i638907_fu_4236[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381933_fu_6288[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381949_fu_6320[8]_i_2_n_5 ),
        .I3(i_4_reg_23656[0]),
        .I4(i_4_reg_23656[9]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638907_out),
        .O(\shl_i_i_i_i638907_fu_4236[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638907_fu_4236_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638907_fu_4236[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638907_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \shl_i_i_i_i638909_fu_4240[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381933_fu_6288[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381949_fu_6320[8]_i_2_n_5 ),
        .I3(i_4_reg_23656[9]),
        .I4(i_4_reg_23656[0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638909_out),
        .O(\shl_i_i_i_i638909_fu_4240[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638909_fu_4240_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638909_fu_4240[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638909_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFFFFFFF80000000)) 
    \shl_i_i_i_i638911_fu_4244[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381941_fu_6304[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381945_fu_6312[8]_i_2_n_5 ),
        .I3(i_4_reg_23656[0]),
        .I4(i_4_reg_23656[9]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638911_out),
        .O(\shl_i_i_i_i638911_fu_4244[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638911_fu_4244_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638911_fu_4244[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638911_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \shl_i_i_i_i638913_fu_4248[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381941_fu_6304[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381945_fu_6312[8]_i_2_n_5 ),
        .I3(i_4_reg_23656[9]),
        .I4(i_4_reg_23656[0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638913_out),
        .O(\shl_i_i_i_i638913_fu_4248[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638913_fu_4248_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638913_fu_4248[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638913_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFFFFFFF80000000)) 
    \shl_i_i_i_i638915_fu_4252[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381941_fu_6304[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381949_fu_6320[8]_i_2_n_5 ),
        .I3(i_4_reg_23656[0]),
        .I4(i_4_reg_23656[9]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638915_out),
        .O(\shl_i_i_i_i638915_fu_4252[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638915_fu_4252_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638915_fu_4252[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638915_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \shl_i_i_i_i638917_fu_4256[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381941_fu_6304[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381949_fu_6320[8]_i_2_n_5 ),
        .I3(i_4_reg_23656[9]),
        .I4(i_4_reg_23656[0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638917_out),
        .O(\shl_i_i_i_i638917_fu_4256[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638917_fu_4256_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638917_fu_4256[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638917_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFFFFFFF80000000)) 
    \shl_i_i_i_i638919_fu_4260[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381949_fu_6320[8]_i_3_n_5 ),
        .I2(\shl_i_i_i_i6381945_fu_6312[8]_i_2_n_5 ),
        .I3(i_4_reg_23656[0]),
        .I4(i_4_reg_23656[9]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638919_out),
        .O(\shl_i_i_i_i638919_fu_4260[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638919_fu_4260_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638919_fu_4260[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638919_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \shl_i_i_i_i638921_fu_4264[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381949_fu_6320[8]_i_3_n_5 ),
        .I2(\shl_i_i_i_i6381945_fu_6312[8]_i_2_n_5 ),
        .I3(i_4_reg_23656[9]),
        .I4(i_4_reg_23656[0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638921_out),
        .O(\shl_i_i_i_i638921_fu_4264[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638921_fu_4264_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638921_fu_4264[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638921_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFFFFFFF80000000)) 
    \shl_i_i_i_i638923_fu_4268[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381949_fu_6320[8]_i_3_n_5 ),
        .I2(\shl_i_i_i_i6381949_fu_6320[8]_i_2_n_5 ),
        .I3(i_4_reg_23656[0]),
        .I4(i_4_reg_23656[9]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638923_out),
        .O(\shl_i_i_i_i638923_fu_4268[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638923_fu_4268_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638923_fu_4268[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638923_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \shl_i_i_i_i638925_fu_4272[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381949_fu_6320[8]_i_3_n_5 ),
        .I2(\shl_i_i_i_i6381949_fu_6320[8]_i_2_n_5 ),
        .I3(i_4_reg_23656[9]),
        .I4(i_4_reg_23656[0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638925_out),
        .O(\shl_i_i_i_i638925_fu_4272[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638925_fu_4272_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638925_fu_4272[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638925_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638927_fu_4276[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381047_fu_4516[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638927_out),
        .O(\shl_i_i_i_i638927_fu_4276[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638927_fu_4276_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638927_fu_4276[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638927_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638929_fu_4280[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381049_fu_4520[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638929_out),
        .O(\shl_i_i_i_i638929_fu_4280[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638929_fu_4280_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638929_fu_4280[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638929_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638931_fu_4284[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381051_fu_4524[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638931_out),
        .O(\shl_i_i_i_i638931_fu_4284[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638931_fu_4284_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638931_fu_4284[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638931_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638933_fu_4288[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381053_fu_4528[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638933_out),
        .O(\shl_i_i_i_i638933_fu_4288[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638933_fu_4288_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638933_fu_4288[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638933_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638935_fu_4292[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381047_fu_4516[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638935_out),
        .O(\shl_i_i_i_i638935_fu_4292[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638935_fu_4292_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638935_fu_4292[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638935_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638937_fu_4296[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381049_fu_4520[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638937_out),
        .O(\shl_i_i_i_i638937_fu_4296[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638937_fu_4296_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638937_fu_4296[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638937_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638939_fu_4300[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381051_fu_4524[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638939_out),
        .O(\shl_i_i_i_i638939_fu_4300[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638939_fu_4300_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638939_fu_4300[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638939_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638941_fu_4304[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381053_fu_4528[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638941_out),
        .O(\shl_i_i_i_i638941_fu_4304[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638941_fu_4304_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638941_fu_4304[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638941_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638943_fu_4308[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381047_fu_4516[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638943_out),
        .O(\shl_i_i_i_i638943_fu_4308[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638943_fu_4308_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638943_fu_4308[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638943_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638945_fu_4312[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381049_fu_4520[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638945_out),
        .O(\shl_i_i_i_i638945_fu_4312[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638945_fu_4312_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638945_fu_4312[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638945_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638947_fu_4316[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381051_fu_4524[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638947_out),
        .O(\shl_i_i_i_i638947_fu_4316[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638947_fu_4316_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638947_fu_4316[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638947_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638949_fu_4320[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381053_fu_4528[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638949_out),
        .O(\shl_i_i_i_i638949_fu_4320[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638949_fu_4320_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638949_fu_4320[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638949_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638951_fu_4324[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381047_fu_4516[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638951_out),
        .O(\shl_i_i_i_i638951_fu_4324[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638951_fu_4324_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638951_fu_4324[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638951_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638953_fu_4328[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381049_fu_4520[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638953_out),
        .O(\shl_i_i_i_i638953_fu_4328[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638953_fu_4328_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638953_fu_4328[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638953_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638955_fu_4332[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381051_fu_4524[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638955_out),
        .O(\shl_i_i_i_i638955_fu_4332[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638955_fu_4332_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638955_fu_4332[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638955_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638957_fu_4336[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381053_fu_4528[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638957_out),
        .O(\shl_i_i_i_i638957_fu_4336[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638957_fu_4336_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638957_fu_4336[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638957_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638959_fu_4340[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381047_fu_4516[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638959_out),
        .O(\shl_i_i_i_i638959_fu_4340[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638959_fu_4340_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638959_fu_4340[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638959_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638961_fu_4344[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381049_fu_4520[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638961_out),
        .O(\shl_i_i_i_i638961_fu_4344[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638961_fu_4344_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638961_fu_4344[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638961_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638963_fu_4348[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381051_fu_4524[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638963_out),
        .O(\shl_i_i_i_i638963_fu_4348[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638963_fu_4348_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638963_fu_4348[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638963_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638965_fu_4352[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381053_fu_4528[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638965_out),
        .O(\shl_i_i_i_i638965_fu_4352[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638965_fu_4352_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638965_fu_4352[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638965_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638967_fu_4356[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381047_fu_4516[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638967_out),
        .O(\shl_i_i_i_i638967_fu_4356[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638967_fu_4356_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638967_fu_4356[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638967_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638969_fu_4360[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381049_fu_4520[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638969_out),
        .O(\shl_i_i_i_i638969_fu_4360[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638969_fu_4360_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638969_fu_4360[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638969_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638971_fu_4364[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381051_fu_4524[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638971_out),
        .O(\shl_i_i_i_i638971_fu_4364[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638971_fu_4364_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638971_fu_4364[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638971_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638973_fu_4368[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381053_fu_4528[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638973_out),
        .O(\shl_i_i_i_i638973_fu_4368[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638973_fu_4368_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638973_fu_4368[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638973_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638975_fu_4372[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381047_fu_4516[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638975_out),
        .O(\shl_i_i_i_i638975_fu_4372[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638975_fu_4372_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638975_fu_4372[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638975_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638977_fu_4376[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381049_fu_4520[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638977_out),
        .O(\shl_i_i_i_i638977_fu_4376[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638977_fu_4376_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638977_fu_4376[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638977_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638979_fu_4380[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381051_fu_4524[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638979_out),
        .O(\shl_i_i_i_i638979_fu_4380[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638979_fu_4380_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638979_fu_4380[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638979_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638981_fu_4384[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381053_fu_4528[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638981_out),
        .O(\shl_i_i_i_i638981_fu_4384[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638981_fu_4384_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638981_fu_4384[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638981_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638983_fu_4388[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381047_fu_4516[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638983_out),
        .O(\shl_i_i_i_i638983_fu_4388[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638983_fu_4388_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638983_fu_4388[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638983_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638985_fu_4392[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381049_fu_4520[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638985_out),
        .O(\shl_i_i_i_i638985_fu_4392[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638985_fu_4392_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638985_fu_4392[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638985_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638987_fu_4396[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381051_fu_4524[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638987_out),
        .O(\shl_i_i_i_i638987_fu_4396[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638987_fu_4396_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638987_fu_4396[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638987_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638989_fu_4400[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381053_fu_4528[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638989_out),
        .O(\shl_i_i_i_i638989_fu_4400[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638989_fu_4400_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638989_fu_4400[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638989_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638991_fu_4404[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381047_fu_4516[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638991_out),
        .O(\shl_i_i_i_i638991_fu_4404[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638991_fu_4404_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638991_fu_4404[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638991_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638993_fu_4408[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381049_fu_4520[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638993_out),
        .O(\shl_i_i_i_i638993_fu_4408[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638993_fu_4408_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638993_fu_4408[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638993_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638995_fu_4412[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381051_fu_4524[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638995_out),
        .O(\shl_i_i_i_i638995_fu_4412[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638995_fu_4412_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638995_fu_4412[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638995_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638997_fu_4416[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381053_fu_4528[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638997_out),
        .O(\shl_i_i_i_i638997_fu_4416[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638997_fu_4416_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638997_fu_4416[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638997_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i638999_fu_4420[8]_i_1 
       (.I0(select_ln105_fu_11881_p3),
        .I1(\shl_i_i_i_i6381047_fu_4516[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638999_out),
        .O(\shl_i_i_i_i638999_fu_4420[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i638999_fu_4420_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i638999_fu_4420[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638999_out),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_120_2
   (D,
    layer1_activations_ce0,
    ap_enable_reg_pp0_iter2_reg_0,
    DIADI,
    \ap_CS_fsm_reg[6] ,
    \ap_CS_fsm_reg[5] ,
    ap_enable_reg_pp0_iter1,
    ADDRBWRADDR,
    grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_address0,
    Q,
    grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg,
    grp_matmul_xnor_1_fu_4814_res_0_ce0,
    grp_matmul_xnor_1_fu_4814_res_0_d0,
    ap_clk,
    ap_rst_n_inv,
    DOBDO,
    ram_reg_i_48__0_0,
    ap_rst_n);
  output [1:0]D;
  output layer1_activations_ce0;
  output ap_enable_reg_pp0_iter2_reg_0;
  output [20:0]DIADI;
  output [20:0]\ap_CS_fsm_reg[6] ;
  output \ap_CS_fsm_reg[5] ;
  output ap_enable_reg_pp0_iter1;
  output [5:0]ADDRBWRADDR;
  output [5:0]grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_address0;
  input [3:0]Q;
  input grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg;
  input grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg;
  input grp_matmul_xnor_1_fu_4814_res_0_ce0;
  input [6:0]grp_matmul_xnor_1_fu_4814_res_0_d0;
  input ap_clk;
  input ap_rst_n_inv;
  input [20:0]DOBDO;
  input [20:0]ram_reg_i_48__0_0;
  input ap_rst_n;

  wire [5:0]ADDRBWRADDR;
  wire [1:0]D;
  wire [20:0]DIADI;
  wire [20:0]DOBDO;
  wire [3:0]Q;
  wire [7:1]add_ln120_fu_108_p2;
  wire \ap_CS_fsm_reg[5] ;
  wire [20:0]\ap_CS_fsm_reg[6] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_ready;
  wire grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg;
  wire [31:11]grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0;
  wire [5:0]grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_address0;
  wire [31:11]grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0;
  wire grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg;
  wire grp_matmul_xnor_1_fu_4814_res_0_ce0;
  wire [6:0]grp_matmul_xnor_1_fu_4814_res_0_d0;
  wire i_1_fu_380;
  wire \i_1_fu_38[7]_i_3_n_5 ;
  wire \i_1_fu_38_reg_n_5_[1] ;
  wire \i_1_fu_38_reg_n_5_[2] ;
  wire \i_1_fu_38_reg_n_5_[3] ;
  wire \i_1_fu_38_reg_n_5_[4] ;
  wire \i_1_fu_38_reg_n_5_[5] ;
  wire \i_1_fu_38_reg_n_5_[6] ;
  wire \i_1_fu_38_reg_n_5_[7] ;
  wire [5:0]layer1_activations_addr_reg_154;
  wire layer1_activations_ce0;
  wire ram_reg_i_34__0_n_5;
  wire ram_reg_i_34__0_n_6;
  wire ram_reg_i_34__0_n_7;
  wire ram_reg_i_34__0_n_8;
  wire ram_reg_i_35__0_n_5;
  wire ram_reg_i_35__0_n_6;
  wire ram_reg_i_35__0_n_7;
  wire ram_reg_i_35__0_n_8;
  wire ram_reg_i_36_n_5;
  wire ram_reg_i_36_n_6;
  wire ram_reg_i_36_n_7;
  wire ram_reg_i_36_n_8;
  wire ram_reg_i_37_n_5;
  wire ram_reg_i_37_n_6;
  wire ram_reg_i_37_n_7;
  wire ram_reg_i_37_n_8;
  wire ram_reg_i_38_n_5;
  wire ram_reg_i_38_n_6;
  wire ram_reg_i_38_n_7;
  wire ram_reg_i_38_n_8;
  wire ram_reg_i_39_n_5;
  wire ram_reg_i_40_n_5;
  wire ram_reg_i_41_n_5;
  wire ram_reg_i_42_n_5;
  wire ram_reg_i_43_n_5;
  wire ram_reg_i_44_n_5;
  wire ram_reg_i_45_n_5;
  wire ram_reg_i_46_n_5;
  wire ram_reg_i_47_n_5;
  wire [20:0]ram_reg_i_48__0_0;
  wire ram_reg_i_48_n_5;
  wire ram_reg_i_49__0_n_5;
  wire ram_reg_i_49__0_n_6;
  wire ram_reg_i_49__0_n_7;
  wire ram_reg_i_49__0_n_8;
  wire ram_reg_i_49_n_5;
  wire ram_reg_i_50__0_n_5;
  wire ram_reg_i_50__0_n_6;
  wire ram_reg_i_50__0_n_7;
  wire ram_reg_i_50__0_n_8;
  wire ram_reg_i_50_n_5;
  wire ram_reg_i_51__0_n_5;
  wire ram_reg_i_51__0_n_6;
  wire ram_reg_i_51__0_n_7;
  wire ram_reg_i_51__0_n_8;
  wire ram_reg_i_51_n_5;
  wire ram_reg_i_52__0_n_5;
  wire ram_reg_i_52__0_n_6;
  wire ram_reg_i_52__0_n_7;
  wire ram_reg_i_52__0_n_8;
  wire ram_reg_i_52_n_5;
  wire ram_reg_i_53_n_5;
  wire ram_reg_i_54__0_n_5;
  wire ram_reg_i_54__0_n_6;
  wire ram_reg_i_54__0_n_7;
  wire ram_reg_i_54__0_n_8;
  wire ram_reg_i_54_n_5;
  wire ram_reg_i_55_n_5;
  wire ram_reg_i_56_n_5;
  wire ram_reg_i_57_n_5;
  wire ram_reg_i_58_n_5;
  wire ram_reg_i_59_n_5;
  wire ram_reg_i_60_n_5;
  wire ram_reg_i_61_n_5;
  wire ram_reg_i_62_n_5;
  wire ram_reg_i_63_n_5;
  wire ram_reg_i_64_n_5;
  wire ram_reg_i_65_n_5;
  wire ram_reg_i_66_n_5;
  wire ram_reg_i_67_n_5;
  wire ram_reg_i_68_n_5;
  wire ram_reg_i_69_n_5;
  wire ram_reg_i_70_n_5;
  wire ram_reg_i_71_n_5;
  wire ram_reg_i_75_n_5;
  wire ram_reg_i_76_n_5;
  wire ram_reg_i_77_n_5;
  wire [3:0]NLW_ram_reg_i_33__0_CO_UNCONNECTED;
  wire [3:1]NLW_ram_reg_i_33__0_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_48__0_CO_UNCONNECTED;
  wire [3:1]NLW_ram_reg_i_48__0_O_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(i_1_fu_380),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2_reg_0),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_13 flow_control_loop_pipe_sequential_init_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .Q(Q[2:1]),
        .add_ln120_fu_108_p2(add_ln120_fu_108_p2),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(\i_1_fu_38_reg_n_5_[7] ),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_ready(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_ready),
        .grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg),
        .grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_8),
        .i_1_fu_380(i_1_fu_380),
        .\i_1_fu_38_reg[5] (\i_1_fu_38_reg_n_5_[3] ),
        .\i_1_fu_38_reg[5]_0 (\i_1_fu_38_reg_n_5_[1] ),
        .\i_1_fu_38_reg[5]_1 (\i_1_fu_38_reg_n_5_[2] ),
        .\i_1_fu_38_reg[5]_2 (\i_1_fu_38_reg_n_5_[4] ),
        .\i_1_fu_38_reg[5]_3 (\i_1_fu_38_reg_n_5_[5] ),
        .\i_1_fu_38_reg[7] (\i_1_fu_38[7]_i_3_n_5 ),
        .ram_reg(\i_1_fu_38_reg_n_5_[6] ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \i_1_fu_38[7]_i_3 
       (.I0(\i_1_fu_38_reg_n_5_[4] ),
        .I1(\i_1_fu_38_reg_n_5_[2] ),
        .I2(\i_1_fu_38_reg_n_5_[1] ),
        .I3(\i_1_fu_38_reg_n_5_[3] ),
        .I4(\i_1_fu_38_reg_n_5_[5] ),
        .O(\i_1_fu_38[7]_i_3_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_1_fu_38_reg[1] 
       (.C(ap_clk),
        .CE(i_1_fu_380),
        .D(add_ln120_fu_108_p2[1]),
        .Q(\i_1_fu_38_reg_n_5_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_1_fu_38_reg[2] 
       (.C(ap_clk),
        .CE(i_1_fu_380),
        .D(add_ln120_fu_108_p2[2]),
        .Q(\i_1_fu_38_reg_n_5_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_1_fu_38_reg[3] 
       (.C(ap_clk),
        .CE(i_1_fu_380),
        .D(add_ln120_fu_108_p2[3]),
        .Q(\i_1_fu_38_reg_n_5_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_1_fu_38_reg[4] 
       (.C(ap_clk),
        .CE(i_1_fu_380),
        .D(add_ln120_fu_108_p2[4]),
        .Q(\i_1_fu_38_reg_n_5_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_1_fu_38_reg[5] 
       (.C(ap_clk),
        .CE(i_1_fu_380),
        .D(add_ln120_fu_108_p2[5]),
        .Q(\i_1_fu_38_reg_n_5_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_1_fu_38_reg[6] 
       (.C(ap_clk),
        .CE(i_1_fu_380),
        .D(add_ln120_fu_108_p2[6]),
        .Q(\i_1_fu_38_reg_n_5_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_1_fu_38_reg[7] 
       (.C(ap_clk),
        .CE(i_1_fu_380),
        .D(add_ln120_fu_108_p2[7]),
        .Q(\i_1_fu_38_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \layer1_activations_1_addr_reg_160_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(layer1_activations_addr_reg_154[0]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_address0[0]),
        .R(1'b0));
  FDRE \layer1_activations_1_addr_reg_160_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(layer1_activations_addr_reg_154[1]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_address0[1]),
        .R(1'b0));
  FDRE \layer1_activations_1_addr_reg_160_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(layer1_activations_addr_reg_154[2]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_address0[2]),
        .R(1'b0));
  FDRE \layer1_activations_1_addr_reg_160_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(layer1_activations_addr_reg_154[3]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_address0[3]),
        .R(1'b0));
  FDRE \layer1_activations_1_addr_reg_160_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(layer1_activations_addr_reg_154[4]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_address0[4]),
        .R(1'b0));
  FDRE \layer1_activations_1_addr_reg_160_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(layer1_activations_addr_reg_154[5]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_address0[5]),
        .R(1'b0));
  FDRE \layer1_activations_1_addr_reg_160_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ADDRBWRADDR[0]),
        .Q(layer1_activations_addr_reg_154[0]),
        .R(1'b0));
  FDRE \layer1_activations_1_addr_reg_160_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_1_fu_38_reg_n_5_[2] ),
        .Q(layer1_activations_addr_reg_154[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_8));
  FDRE \layer1_activations_1_addr_reg_160_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_1_fu_38_reg_n_5_[3] ),
        .Q(layer1_activations_addr_reg_154[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_8));
  FDRE \layer1_activations_1_addr_reg_160_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_1_fu_38_reg_n_5_[4] ),
        .Q(layer1_activations_addr_reg_154[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_8));
  FDRE \layer1_activations_1_addr_reg_160_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_1_fu_38_reg_n_5_[5] ),
        .Q(layer1_activations_addr_reg_154[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_8));
  FDRE \layer1_activations_1_addr_reg_160_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_1_fu_38_reg_n_5_[6] ),
        .Q(layer1_activations_addr_reg_154[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_8));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    ram_reg_i_1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg),
        .I1(Q[3]),
        .I2(ap_enable_reg_pp0_iter2_reg_0),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(grp_matmul_xnor_1_fu_4814_res_0_ce0),
        .O(layer1_activations_ce0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_10__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0[22]),
        .I1(Q[2]),
        .O(DIADI[11]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_11__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0[21]),
        .I1(Q[2]),
        .O(DIADI[10]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_12__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0[20]),
        .I1(Q[2]),
        .O(DIADI[9]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_13__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0[19]),
        .I1(Q[2]),
        .O(DIADI[8]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_14__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0[18]),
        .I1(Q[2]),
        .O(DIADI[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_15
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0[17]),
        .I1(grp_matmul_xnor_1_fu_4814_res_0_d0[6]),
        .I2(Q[2]),
        .O(DIADI[6]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_15__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0[31]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[6] [20]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_16
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0[16]),
        .I1(grp_matmul_xnor_1_fu_4814_res_0_d0[5]),
        .I2(Q[2]),
        .O(DIADI[5]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_16__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0[30]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[6] [19]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_17
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0[15]),
        .I1(grp_matmul_xnor_1_fu_4814_res_0_d0[4]),
        .I2(Q[2]),
        .O(DIADI[4]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_17__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0[29]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[6] [18]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_18
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0[14]),
        .I1(grp_matmul_xnor_1_fu_4814_res_0_d0[3]),
        .I2(Q[2]),
        .O(DIADI[3]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_18__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0[28]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[6] [17]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_19
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0[13]),
        .I1(grp_matmul_xnor_1_fu_4814_res_0_d0[2]),
        .I2(Q[2]),
        .O(DIADI[2]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_19__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0[27]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[6] [16]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_1__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0[31]),
        .I1(Q[2]),
        .O(DIADI[20]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_20
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0[12]),
        .I1(grp_matmul_xnor_1_fu_4814_res_0_d0[1]),
        .I2(Q[2]),
        .O(DIADI[1]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_20__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0[26]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[6] [15]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_21
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0[11]),
        .I1(grp_matmul_xnor_1_fu_4814_res_0_d0[0]),
        .I2(Q[2]),
        .O(DIADI[0]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_21__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0[25]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[6] [14]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_22__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0[24]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[6] [13]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_23__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0[23]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[6] [12]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_24__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0[22]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[6] [11]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_25__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0[21]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[6] [10]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_26__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0[20]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[6] [9]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_27__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0[19]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[6] [8]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_28__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0[18]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[6] [7]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_29
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0[17]),
        .I1(grp_matmul_xnor_1_fu_4814_res_0_d0[6]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[6] [6]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_2__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0[30]),
        .I1(Q[2]),
        .O(DIADI[19]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_30
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0[16]),
        .I1(grp_matmul_xnor_1_fu_4814_res_0_d0[5]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[6] [5]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_31
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0[15]),
        .I1(grp_matmul_xnor_1_fu_4814_res_0_d0[4]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[6] [4]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_32__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0[14]),
        .I1(grp_matmul_xnor_1_fu_4814_res_0_d0[3]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[6] [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_33
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0[13]),
        .I1(grp_matmul_xnor_1_fu_4814_res_0_d0[2]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[6] [2]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_33__0
       (.CI(ram_reg_i_34__0_n_5),
        .CO(NLW_ram_reg_i_33__0_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_i_33__0_O_UNCONNECTED[3:1],grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0[31]}),
        .S({1'b0,1'b0,1'b0,ram_reg_i_39_n_5}));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_34
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0[12]),
        .I1(grp_matmul_xnor_1_fu_4814_res_0_d0[1]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[6] [1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_34__0
       (.CI(ram_reg_i_35__0_n_5),
        .CO({ram_reg_i_34__0_n_5,ram_reg_i_34__0_n_6,ram_reg_i_34__0_n_7,ram_reg_i_34__0_n_8}),
        .CYINIT(1'b0),
        .DI(DOBDO[19:16]),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0[30:27]),
        .S({ram_reg_i_40_n_5,ram_reg_i_41_n_5,ram_reg_i_42_n_5,ram_reg_i_43_n_5}));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_35
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0[11]),
        .I1(grp_matmul_xnor_1_fu_4814_res_0_d0[0]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[6] [0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_35__0
       (.CI(ram_reg_i_36_n_5),
        .CO({ram_reg_i_35__0_n_5,ram_reg_i_35__0_n_6,ram_reg_i_35__0_n_7,ram_reg_i_35__0_n_8}),
        .CYINIT(1'b0),
        .DI(DOBDO[15:12]),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0[26:23]),
        .S({ram_reg_i_44_n_5,ram_reg_i_45_n_5,ram_reg_i_46_n_5,ram_reg_i_47_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_36
       (.CI(ram_reg_i_37_n_5),
        .CO({ram_reg_i_36_n_5,ram_reg_i_36_n_6,ram_reg_i_36_n_7,ram_reg_i_36_n_8}),
        .CYINIT(1'b0),
        .DI(DOBDO[11:8]),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0[22:19]),
        .S({ram_reg_i_48_n_5,ram_reg_i_49_n_5,ram_reg_i_50_n_5,ram_reg_i_51_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_37
       (.CI(ram_reg_i_38_n_5),
        .CO({ram_reg_i_37_n_5,ram_reg_i_37_n_6,ram_reg_i_37_n_7,ram_reg_i_37_n_8}),
        .CYINIT(1'b0),
        .DI({DOBDO[7],1'b0,1'b0,DOBDO[4]}),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0[18:15]),
        .S({ram_reg_i_52_n_5,DOBDO[6:5],ram_reg_i_53_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_38
       (.CI(1'b0),
        .CO({ram_reg_i_38_n_5,ram_reg_i_38_n_6,ram_reg_i_38_n_7,ram_reg_i_38_n_8}),
        .CYINIT(1'b0),
        .DI({DOBDO[3:1],1'b0}),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0[14:11]),
        .S({ram_reg_i_54_n_5,ram_reg_i_55_n_5,ram_reg_i_56_n_5,DOBDO[0]}));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_39
       (.I0(DOBDO[20]),
        .O(ram_reg_i_39_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_3__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0[29]),
        .I1(Q[2]),
        .O(DIADI[18]));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_40
       (.I0(DOBDO[19]),
        .O(ram_reg_i_40_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_41
       (.I0(DOBDO[18]),
        .O(ram_reg_i_41_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_42
       (.I0(DOBDO[17]),
        .O(ram_reg_i_42_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_43
       (.I0(DOBDO[16]),
        .O(ram_reg_i_43_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_44
       (.I0(DOBDO[15]),
        .O(ram_reg_i_44_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_45
       (.I0(DOBDO[14]),
        .O(ram_reg_i_45_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_46
       (.I0(DOBDO[13]),
        .O(ram_reg_i_46_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_47
       (.I0(DOBDO[12]),
        .O(ram_reg_i_47_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_48
       (.I0(DOBDO[11]),
        .O(ram_reg_i_48_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_48__0
       (.CI(ram_reg_i_49__0_n_5),
        .CO(NLW_ram_reg_i_48__0_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_i_48__0_O_UNCONNECTED[3:1],grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0[31]}),
        .S({1'b0,1'b0,1'b0,ram_reg_i_57_n_5}));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_49
       (.I0(DOBDO[10]),
        .O(ram_reg_i_49_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_49__0
       (.CI(ram_reg_i_50__0_n_5),
        .CO({ram_reg_i_49__0_n_5,ram_reg_i_49__0_n_6,ram_reg_i_49__0_n_7,ram_reg_i_49__0_n_8}),
        .CYINIT(1'b0),
        .DI(ram_reg_i_48__0_0[19:16]),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0[30:27]),
        .S({ram_reg_i_58_n_5,ram_reg_i_59_n_5,ram_reg_i_60_n_5,ram_reg_i_61_n_5}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_4__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0[28]),
        .I1(Q[2]),
        .O(DIADI[17]));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_50
       (.I0(DOBDO[9]),
        .O(ram_reg_i_50_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_50__0
       (.CI(ram_reg_i_51__0_n_5),
        .CO({ram_reg_i_50__0_n_5,ram_reg_i_50__0_n_6,ram_reg_i_50__0_n_7,ram_reg_i_50__0_n_8}),
        .CYINIT(1'b0),
        .DI(ram_reg_i_48__0_0[15:12]),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0[26:23]),
        .S({ram_reg_i_62_n_5,ram_reg_i_63_n_5,ram_reg_i_64_n_5,ram_reg_i_65_n_5}));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_51
       (.I0(DOBDO[8]),
        .O(ram_reg_i_51_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_51__0
       (.CI(ram_reg_i_52__0_n_5),
        .CO({ram_reg_i_51__0_n_5,ram_reg_i_51__0_n_6,ram_reg_i_51__0_n_7,ram_reg_i_51__0_n_8}),
        .CYINIT(1'b0),
        .DI(ram_reg_i_48__0_0[11:8]),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0[22:19]),
        .S({ram_reg_i_66_n_5,ram_reg_i_67_n_5,ram_reg_i_68_n_5,ram_reg_i_69_n_5}));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_52
       (.I0(DOBDO[7]),
        .O(ram_reg_i_52_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_52__0
       (.CI(ram_reg_i_54__0_n_5),
        .CO({ram_reg_i_52__0_n_5,ram_reg_i_52__0_n_6,ram_reg_i_52__0_n_7,ram_reg_i_52__0_n_8}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_48__0_0[7],1'b0,1'b0,ram_reg_i_48__0_0[4]}),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0[18:15]),
        .S({ram_reg_i_70_n_5,ram_reg_i_48__0_0[6:5],ram_reg_i_71_n_5}));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_53
       (.I0(DOBDO[4]),
        .O(ram_reg_i_53_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_54
       (.I0(DOBDO[3]),
        .O(ram_reg_i_54_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_54__0
       (.CI(1'b0),
        .CO({ram_reg_i_54__0_n_5,ram_reg_i_54__0_n_6,ram_reg_i_54__0_n_7,ram_reg_i_54__0_n_8}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_48__0_0[3:1],1'b0}),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0[14:11]),
        .S({ram_reg_i_75_n_5,ram_reg_i_76_n_5,ram_reg_i_77_n_5,ram_reg_i_48__0_0[0]}));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_55
       (.I0(DOBDO[2]),
        .O(ram_reg_i_55_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_56
       (.I0(DOBDO[1]),
        .O(ram_reg_i_56_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_57
       (.I0(ram_reg_i_48__0_0[20]),
        .O(ram_reg_i_57_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_58
       (.I0(ram_reg_i_48__0_0[19]),
        .O(ram_reg_i_58_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_59
       (.I0(ram_reg_i_48__0_0[18]),
        .O(ram_reg_i_59_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_5__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0[27]),
        .I1(Q[2]),
        .O(DIADI[16]));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_60
       (.I0(ram_reg_i_48__0_0[17]),
        .O(ram_reg_i_60_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_61
       (.I0(ram_reg_i_48__0_0[16]),
        .O(ram_reg_i_61_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_62
       (.I0(ram_reg_i_48__0_0[15]),
        .O(ram_reg_i_62_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_63
       (.I0(ram_reg_i_48__0_0[14]),
        .O(ram_reg_i_63_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_64
       (.I0(ram_reg_i_48__0_0[13]),
        .O(ram_reg_i_64_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_65
       (.I0(ram_reg_i_48__0_0[12]),
        .O(ram_reg_i_65_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_66
       (.I0(ram_reg_i_48__0_0[11]),
        .O(ram_reg_i_66_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_67
       (.I0(ram_reg_i_48__0_0[10]),
        .O(ram_reg_i_67_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_68
       (.I0(ram_reg_i_48__0_0[9]),
        .O(ram_reg_i_68_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_69
       (.I0(ram_reg_i_48__0_0[8]),
        .O(ram_reg_i_69_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_6__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0[26]),
        .I1(Q[2]),
        .O(DIADI[15]));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_70
       (.I0(ram_reg_i_48__0_0[7]),
        .O(ram_reg_i_70_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_71
       (.I0(ram_reg_i_48__0_0[4]),
        .O(ram_reg_i_71_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_75
       (.I0(ram_reg_i_48__0_0[3]),
        .O(ram_reg_i_75_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_76
       (.I0(ram_reg_i_48__0_0[2]),
        .O(ram_reg_i_76_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_77
       (.I0(ram_reg_i_48__0_0[1]),
        .O(ram_reg_i_77_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_7__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0[25]),
        .I1(Q[2]),
        .O(DIADI[14]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_8__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0[24]),
        .I1(Q[2]),
        .O(DIADI[13]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_9__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0[23]),
        .I1(Q[2]),
        .O(DIADI[12]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_127_3
   (grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645383_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645381_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645379_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645377_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645375_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645373_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645371_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645369_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645367_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645365_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645363_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645361_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645359_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645357_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645355_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645353_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645351_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645349_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645347_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645345_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645343_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645341_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645339_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645337_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645335_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645333_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645331_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645329_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645327_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645325_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645323_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645321_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645319_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645317_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645315_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645313_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645311_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645309_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645307_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645305_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645303_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645301_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645299_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645297_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645295_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645293_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645291_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645289_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645287_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645285_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645283_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645281_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645279_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645277_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645275_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645273_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645271_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645269_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645267_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645265_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645263_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645261_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645259_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645257_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645255_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645253_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645251_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645249_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645247_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645245_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645243_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645241_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645239_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645237_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645235_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645233_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645231_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645229_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645227_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645225_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645223_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645221_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645219_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645217_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645215_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645213_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645211_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645209_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645207_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645205_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645203_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645201_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645199_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645197_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645195_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645193_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645191_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645189_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645187_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645185_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645183_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645181_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645179_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645177_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645175_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645173_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645171_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645169_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645167_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645165_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645163_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645161_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645159_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645157_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645155_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645153_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645151_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645149_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645147_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645145_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645143_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645141_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645139_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645137_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645135_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645133_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645131_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645129_out,
    \trunc_ln127_1_reg_3991_reg[0]_0 ,
    ADDRARDADDR,
    D,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg_reg,
    ap_clk,
    ap_rst_n_inv,
    O,
    Q,
    grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_address0,
    ram_reg,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg,
    ap_rst_n);
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645383_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645381_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645379_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645377_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645375_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645373_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645371_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645369_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645367_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645365_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645363_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645361_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645359_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645357_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645355_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645353_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645351_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645349_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645347_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645345_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645343_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645341_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645339_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645337_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645335_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645333_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645331_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645329_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645327_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645325_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645323_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645321_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645319_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645317_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645315_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645313_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645311_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645309_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645307_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645305_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645303_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645301_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645299_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645297_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645295_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645293_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645291_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645289_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645287_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645285_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645283_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645281_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645279_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645277_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645275_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645273_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645271_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645269_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645267_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645265_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645263_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645261_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645259_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645257_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645255_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645253_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645251_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645249_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645247_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645245_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645243_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645241_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645239_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645237_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645235_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645233_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645231_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645229_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645227_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645225_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645223_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645221_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645219_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645217_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645215_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645213_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645211_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645209_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645207_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645205_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645203_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645201_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645199_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645197_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645195_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645193_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645191_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645189_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645187_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645185_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645183_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645181_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645179_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645177_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645175_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645173_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645171_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645169_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645167_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645165_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645163_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645161_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645159_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645157_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645155_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645153_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645151_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645149_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645147_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645145_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645143_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645141_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645139_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645137_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645135_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645133_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645131_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645129_out;
  output [0:0]\trunc_ln127_1_reg_3991_reg[0]_0 ;
  output [5:0]ADDRARDADDR;
  output [1:0]D;
  output grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg_reg;
  input ap_clk;
  input ap_rst_n_inv;
  input [0:0]O;
  input [2:0]Q;
  input [5:0]grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_address0;
  input [5:0]ram_reg;
  input grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg;
  input ap_rst_n;

  wire [5:0]ADDRARDADDR;
  wire [1:0]D;
  wire [0:0]O;
  wire [2:0]Q;
  wire [7:0]add_ln127_fu_2000_p2;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [0:0]ap_sig_allocacmp_i;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire [5:0]grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_address0;
  wire grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg;
  wire grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg_reg;
  wire [5:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_layer1_activations_address0;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645129_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645131_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645133_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645135_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645137_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645139_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645141_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645143_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645145_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645147_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645149_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645151_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645153_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645155_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645157_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645159_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645161_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645163_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645165_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645167_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645169_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645171_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645173_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645175_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645177_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645179_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645181_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645183_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645185_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645187_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645189_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645191_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645193_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645195_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645197_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645199_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645201_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645203_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645205_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645207_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645209_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645211_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645213_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645215_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645217_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645219_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645221_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645223_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645225_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645227_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645229_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645231_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645233_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645235_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645237_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645239_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645241_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645243_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645245_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645247_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645249_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645251_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645253_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645255_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645257_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645259_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645261_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645263_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645265_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645267_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645269_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645271_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645273_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645275_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645277_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645279_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645281_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645283_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645285_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645287_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645289_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645291_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645293_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645295_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645297_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645299_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645301_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645303_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645305_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645307_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645309_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645311_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645313_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645315_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645317_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645319_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645321_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645323_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645325_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645327_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645329_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645331_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645333_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645335_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645337_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645339_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645341_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645343_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645345_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645347_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645349_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645351_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645353_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645355_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645357_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645359_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645361_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645363_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645365_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645367_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645369_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645371_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645373_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645375_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645377_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645379_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645381_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645383_out;
  wire i_2_fu_5480;
  wire \i_2_fu_548_reg_n_5_[0] ;
  wire \i_2_fu_548_reg_n_5_[1] ;
  wire \i_2_fu_548_reg_n_5_[2] ;
  wire \i_2_fu_548_reg_n_5_[3] ;
  wire \i_2_fu_548_reg_n_5_[4] ;
  wire \i_2_fu_548_reg_n_5_[5] ;
  wire \i_2_fu_548_reg_n_5_[6] ;
  wire \i_2_fu_548_reg_n_5_[7] ;
  wire [5:0]ram_reg;
  wire \shl_i_i_i_i645129_fu_552[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645131_fu_556[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645133_fu_560[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645135_fu_564[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645137_fu_568[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645139_fu_572[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645141_fu_576[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645143_fu_580[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645145_fu_584[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645147_fu_588[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645149_fu_592[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645151_fu_596[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645153_fu_600[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645155_fu_604[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645157_fu_608[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645159_fu_612[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645161_fu_616[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645163_fu_620[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645165_fu_624[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645167_fu_628[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645169_fu_632[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645171_fu_636[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645173_fu_640[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645175_fu_644[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645177_fu_648[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645179_fu_652[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645181_fu_656[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645183_fu_660[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645185_fu_664[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645187_fu_668[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645189_fu_672[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645189_fu_672[8]_i_2_n_5 ;
  wire \shl_i_i_i_i645191_fu_676[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645193_fu_680[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645195_fu_684[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645197_fu_688[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645199_fu_692[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645201_fu_696[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645203_fu_700[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645205_fu_704[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645207_fu_708[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645209_fu_712[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645211_fu_716[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645213_fu_720[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645215_fu_724[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645217_fu_728[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645219_fu_732[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645221_fu_736[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645223_fu_740[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645225_fu_744[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645227_fu_748[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645229_fu_752[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645231_fu_756[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645233_fu_760[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645235_fu_764[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645237_fu_768[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645239_fu_772[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645241_fu_776[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645243_fu_780[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645245_fu_784[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645247_fu_788[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645249_fu_792[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645251_fu_796[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645251_fu_796[8]_i_2_n_5 ;
  wire \shl_i_i_i_i645253_fu_800[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645253_fu_800[8]_i_2_n_5 ;
  wire \shl_i_i_i_i645255_fu_804[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645257_fu_808[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645259_fu_812[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645261_fu_816[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645263_fu_820[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645265_fu_824[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645267_fu_828[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645269_fu_832[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645271_fu_836[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645273_fu_840[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645275_fu_844[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645277_fu_848[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645279_fu_852[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645281_fu_856[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645283_fu_860[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645285_fu_864[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645287_fu_868[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645289_fu_872[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645291_fu_876[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645293_fu_880[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645295_fu_884[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645297_fu_888[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645299_fu_892[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645301_fu_896[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645303_fu_900[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645305_fu_904[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645307_fu_908[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645309_fu_912[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645311_fu_916[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645313_fu_920[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645315_fu_924[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645315_fu_924[8]_i_2_n_5 ;
  wire \shl_i_i_i_i645317_fu_928[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645317_fu_928[8]_i_2_n_5 ;
  wire \shl_i_i_i_i645319_fu_932[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645321_fu_936[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645323_fu_940[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645325_fu_944[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645325_fu_944[8]_i_2_n_5 ;
  wire \shl_i_i_i_i645327_fu_948[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645329_fu_952[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645329_fu_952[8]_i_2_n_5 ;
  wire \shl_i_i_i_i645331_fu_956[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645333_fu_960[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645333_fu_960[8]_i_2_n_5 ;
  wire \shl_i_i_i_i645335_fu_964[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645337_fu_968[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645337_fu_968[8]_i_2_n_5 ;
  wire \shl_i_i_i_i645339_fu_972[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645341_fu_976[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645341_fu_976[8]_i_2_n_5 ;
  wire \shl_i_i_i_i645343_fu_980[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645345_fu_984[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645345_fu_984[8]_i_2_n_5 ;
  wire \shl_i_i_i_i645347_fu_988[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645349_fu_992[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645349_fu_992[8]_i_2_n_5 ;
  wire \shl_i_i_i_i645351_fu_996[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645353_fu_1000[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645353_fu_1000[8]_i_2_n_5 ;
  wire \shl_i_i_i_i645355_fu_1004[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645357_fu_1008[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645357_fu_1008[8]_i_2_n_5 ;
  wire \shl_i_i_i_i645359_fu_1012[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645361_fu_1016[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645361_fu_1016[8]_i_2_n_5 ;
  wire \shl_i_i_i_i645363_fu_1020[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645365_fu_1024[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645365_fu_1024[8]_i_2_n_5 ;
  wire \shl_i_i_i_i645367_fu_1028[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645369_fu_1032[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645369_fu_1032[8]_i_2_n_5 ;
  wire \shl_i_i_i_i645371_fu_1036[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645373_fu_1040[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645373_fu_1040[8]_i_2_n_5 ;
  wire \shl_i_i_i_i645375_fu_1044[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645377_fu_1048[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645377_fu_1048[8]_i_2_n_5 ;
  wire \shl_i_i_i_i645379_fu_1052[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645379_fu_1052[8]_i_2_n_5 ;
  wire \shl_i_i_i_i645381_fu_1056[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645381_fu_1056[8]_i_2_n_5 ;
  wire \shl_i_i_i_i645381_fu_1056[8]_i_3_n_5 ;
  wire \shl_i_i_i_i645383_fu_1060[8]_i_1_n_5 ;
  wire \shl_i_i_i_i645383_fu_1060[8]_i_3_n_5 ;
  wire \shl_i_i_i_i645383_fu_1060[8]_i_4_n_5 ;
  wire [6:1]trunc_ln127_1_reg_3991;
  wire [0:0]\trunc_ln127_1_reg_3991_reg[0]_0 ;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(i_2_fu_5480),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_12 flow_control_loop_pipe_sequential_init_U
       (.ADDRARDADDR(ADDRARDADDR),
        .D(D),
        .Q(Q),
        .add_ln127_fu_2000_p2({add_ln127_fu_2000_p2[7:3],add_ln127_fu_2000_p2[0]}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sig_allocacmp_i(ap_sig_allocacmp_i),
        .grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_address0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_address0),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg_reg(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg_reg),
        .grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_layer1_activations_address0(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_layer1_activations_address0),
        .i_2_fu_5480(i_2_fu_5480),
        .\i_2_fu_548_reg[1] (flow_control_loop_pipe_sequential_init_U_n_14),
        .\i_2_fu_548_reg[2] (flow_control_loop_pipe_sequential_init_U_n_13),
        .\i_2_fu_548_reg[4] (\i_2_fu_548_reg_n_5_[1] ),
        .\i_2_fu_548_reg[4]_0 (\i_2_fu_548_reg_n_5_[3] ),
        .\i_2_fu_548_reg[4]_1 (\i_2_fu_548_reg_n_5_[2] ),
        .\i_2_fu_548_reg[4]_2 (\i_2_fu_548_reg_n_5_[4] ),
        .\i_2_fu_548_reg[4]_3 (\i_2_fu_548_reg_n_5_[0] ),
        .\i_2_fu_548_reg[7] (\i_2_fu_548_reg_n_5_[7] ),
        .ram_reg(ram_reg),
        .ram_reg_0(\i_2_fu_548_reg_n_5_[5] ),
        .ram_reg_1(\i_2_fu_548_reg_n_5_[6] ));
  FDRE #(
    .INIT(1'b0)) 
    \i_2_fu_548_reg[0] 
       (.C(ap_clk),
        .CE(i_2_fu_5480),
        .D(add_ln127_fu_2000_p2[0]),
        .Q(\i_2_fu_548_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_2_fu_548_reg[1] 
       (.C(ap_clk),
        .CE(i_2_fu_5480),
        .D(flow_control_loop_pipe_sequential_init_U_n_14),
        .Q(\i_2_fu_548_reg_n_5_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_2_fu_548_reg[2] 
       (.C(ap_clk),
        .CE(i_2_fu_5480),
        .D(flow_control_loop_pipe_sequential_init_U_n_13),
        .Q(\i_2_fu_548_reg_n_5_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_2_fu_548_reg[3] 
       (.C(ap_clk),
        .CE(i_2_fu_5480),
        .D(add_ln127_fu_2000_p2[3]),
        .Q(\i_2_fu_548_reg_n_5_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_2_fu_548_reg[4] 
       (.C(ap_clk),
        .CE(i_2_fu_5480),
        .D(add_ln127_fu_2000_p2[4]),
        .Q(\i_2_fu_548_reg_n_5_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_2_fu_548_reg[5] 
       (.C(ap_clk),
        .CE(i_2_fu_5480),
        .D(add_ln127_fu_2000_p2[5]),
        .Q(\i_2_fu_548_reg_n_5_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_2_fu_548_reg[6] 
       (.C(ap_clk),
        .CE(i_2_fu_5480),
        .D(add_ln127_fu_2000_p2[6]),
        .Q(\i_2_fu_548_reg_n_5_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_2_fu_548_reg[7] 
       (.C(ap_clk),
        .CE(i_2_fu_5480),
        .D(add_ln127_fu_2000_p2[7]),
        .Q(\i_2_fu_548_reg_n_5_[7] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645129_fu_552[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645383_fu_1060[8]_i_3_n_5 ),
        .I2(\shl_i_i_i_i645189_fu_672[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645129_out),
        .O(\shl_i_i_i_i645129_fu_552[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645129_fu_552_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645129_fu_552[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645129_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645131_fu_556[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645325_fu_944[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645383_fu_1060[8]_i_4_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645131_out),
        .O(\shl_i_i_i_i645131_fu_556[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645131_fu_556_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645131_fu_556[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645131_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645133_fu_560[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645325_fu_944[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645189_fu_672[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645133_out),
        .O(\shl_i_i_i_i645133_fu_560[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645133_fu_560_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645133_fu_560[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645133_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645135_fu_564[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645329_fu_952[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645383_fu_1060[8]_i_4_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645135_out),
        .O(\shl_i_i_i_i645135_fu_564[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645135_fu_564_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645135_fu_564[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645135_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645137_fu_568[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645329_fu_952[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645189_fu_672[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645137_out),
        .O(\shl_i_i_i_i645137_fu_568[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645137_fu_568_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645137_fu_568[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645137_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645139_fu_572[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645333_fu_960[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645383_fu_1060[8]_i_4_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645139_out),
        .O(\shl_i_i_i_i645139_fu_572[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645139_fu_572_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645139_fu_572[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645139_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645141_fu_576[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645333_fu_960[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645189_fu_672[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645141_out),
        .O(\shl_i_i_i_i645141_fu_576[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645141_fu_576_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645141_fu_576[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645141_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645143_fu_580[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645337_fu_968[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645383_fu_1060[8]_i_4_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645143_out),
        .O(\shl_i_i_i_i645143_fu_580[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645143_fu_580_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645143_fu_580[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645143_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645145_fu_584[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645337_fu_968[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645189_fu_672[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645145_out),
        .O(\shl_i_i_i_i645145_fu_584[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645145_fu_584_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645145_fu_584[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645145_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645147_fu_588[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645341_fu_976[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645383_fu_1060[8]_i_4_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645147_out),
        .O(\shl_i_i_i_i645147_fu_588[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645147_fu_588_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645147_fu_588[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645147_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645149_fu_592[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645341_fu_976[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645189_fu_672[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645149_out),
        .O(\shl_i_i_i_i645149_fu_592[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645149_fu_592_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645149_fu_592[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645149_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645151_fu_596[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645345_fu_984[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645383_fu_1060[8]_i_4_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645151_out),
        .O(\shl_i_i_i_i645151_fu_596[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645151_fu_596_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645151_fu_596[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645151_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645153_fu_600[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645345_fu_984[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645189_fu_672[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645153_out),
        .O(\shl_i_i_i_i645153_fu_600[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645153_fu_600_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645153_fu_600[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645153_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645155_fu_604[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645349_fu_992[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645383_fu_1060[8]_i_4_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645155_out),
        .O(\shl_i_i_i_i645155_fu_604[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645155_fu_604_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645155_fu_604[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645155_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645157_fu_608[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645349_fu_992[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645189_fu_672[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645157_out),
        .O(\shl_i_i_i_i645157_fu_608[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645157_fu_608_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645157_fu_608[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645157_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645159_fu_612[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645353_fu_1000[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645383_fu_1060[8]_i_4_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645159_out),
        .O(\shl_i_i_i_i645159_fu_612[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645159_fu_612_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645159_fu_612[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645159_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645161_fu_616[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645353_fu_1000[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645189_fu_672[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645161_out),
        .O(\shl_i_i_i_i645161_fu_616[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645161_fu_616_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645161_fu_616[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645161_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645163_fu_620[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645357_fu_1008[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645383_fu_1060[8]_i_4_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645163_out),
        .O(\shl_i_i_i_i645163_fu_620[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645163_fu_620_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645163_fu_620[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645163_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645165_fu_624[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645357_fu_1008[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645189_fu_672[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645165_out),
        .O(\shl_i_i_i_i645165_fu_624[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645165_fu_624_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645165_fu_624[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645165_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645167_fu_628[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645361_fu_1016[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645383_fu_1060[8]_i_4_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645167_out),
        .O(\shl_i_i_i_i645167_fu_628[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645167_fu_628_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645167_fu_628[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645167_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645169_fu_632[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645361_fu_1016[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645189_fu_672[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645169_out),
        .O(\shl_i_i_i_i645169_fu_632[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645169_fu_632_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645169_fu_632[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645169_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645171_fu_636[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645365_fu_1024[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645383_fu_1060[8]_i_4_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645171_out),
        .O(\shl_i_i_i_i645171_fu_636[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645171_fu_636_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645171_fu_636[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645171_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645173_fu_640[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645365_fu_1024[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645189_fu_672[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645173_out),
        .O(\shl_i_i_i_i645173_fu_640[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645173_fu_640_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645173_fu_640[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645173_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645175_fu_644[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645369_fu_1032[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645383_fu_1060[8]_i_4_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645175_out),
        .O(\shl_i_i_i_i645175_fu_644[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645175_fu_644_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645175_fu_644[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645175_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645177_fu_648[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645369_fu_1032[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645189_fu_672[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645177_out),
        .O(\shl_i_i_i_i645177_fu_648[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645177_fu_648_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645177_fu_648[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645177_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645179_fu_652[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645373_fu_1040[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645383_fu_1060[8]_i_4_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645179_out),
        .O(\shl_i_i_i_i645179_fu_652[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645179_fu_652_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645179_fu_652[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645179_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645181_fu_656[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645373_fu_1040[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645189_fu_672[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645181_out),
        .O(\shl_i_i_i_i645181_fu_656[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645181_fu_656_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645181_fu_656[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645181_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645183_fu_660[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645377_fu_1048[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645383_fu_1060[8]_i_4_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645183_out),
        .O(\shl_i_i_i_i645183_fu_660[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645183_fu_660_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645183_fu_660[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645183_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645185_fu_664[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645377_fu_1048[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645189_fu_672[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645185_out),
        .O(\shl_i_i_i_i645185_fu_664[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645185_fu_664_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645185_fu_664[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645185_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645187_fu_668[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645381_fu_1056[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645383_fu_1060[8]_i_4_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645187_out),
        .O(\shl_i_i_i_i645187_fu_668[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645187_fu_668_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645187_fu_668[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645187_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645189_fu_672[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645381_fu_1056[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645189_fu_672[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645189_out),
        .O(\shl_i_i_i_i645189_fu_672[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \shl_i_i_i_i645189_fu_672[8]_i_2 
       (.I0(trunc_ln127_1_reg_3991[6]),
        .I1(trunc_ln127_1_reg_3991[5]),
        .I2(\trunc_ln127_1_reg_3991_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter1),
        .O(\shl_i_i_i_i645189_fu_672[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645189_fu_672_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645189_fu_672[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645189_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645191_fu_676[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645383_fu_1060[8]_i_3_n_5 ),
        .I2(\shl_i_i_i_i645251_fu_796[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645191_out),
        .O(\shl_i_i_i_i645191_fu_676[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645191_fu_676_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645191_fu_676[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645191_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645193_fu_680[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645383_fu_1060[8]_i_3_n_5 ),
        .I2(\shl_i_i_i_i645253_fu_800[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645193_out),
        .O(\shl_i_i_i_i645193_fu_680[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645193_fu_680_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645193_fu_680[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645193_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645195_fu_684[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645325_fu_944[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645251_fu_796[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645195_out),
        .O(\shl_i_i_i_i645195_fu_684[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645195_fu_684_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645195_fu_684[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645195_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645197_fu_688[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645325_fu_944[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645253_fu_800[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645197_out),
        .O(\shl_i_i_i_i645197_fu_688[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645197_fu_688_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645197_fu_688[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645197_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645199_fu_692[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645329_fu_952[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645251_fu_796[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645199_out),
        .O(\shl_i_i_i_i645199_fu_692[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645199_fu_692_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645199_fu_692[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645199_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645201_fu_696[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645329_fu_952[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645253_fu_800[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645201_out),
        .O(\shl_i_i_i_i645201_fu_696[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645201_fu_696_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645201_fu_696[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645201_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645203_fu_700[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645333_fu_960[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645251_fu_796[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645203_out),
        .O(\shl_i_i_i_i645203_fu_700[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645203_fu_700_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645203_fu_700[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645203_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645205_fu_704[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645333_fu_960[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645253_fu_800[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645205_out),
        .O(\shl_i_i_i_i645205_fu_704[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645205_fu_704_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645205_fu_704[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645205_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645207_fu_708[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645337_fu_968[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645251_fu_796[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645207_out),
        .O(\shl_i_i_i_i645207_fu_708[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645207_fu_708_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645207_fu_708[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645207_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645209_fu_712[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645337_fu_968[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645253_fu_800[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645209_out),
        .O(\shl_i_i_i_i645209_fu_712[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645209_fu_712_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645209_fu_712[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645209_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645211_fu_716[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645341_fu_976[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645251_fu_796[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645211_out),
        .O(\shl_i_i_i_i645211_fu_716[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645211_fu_716_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645211_fu_716[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645211_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645213_fu_720[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645341_fu_976[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645253_fu_800[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645213_out),
        .O(\shl_i_i_i_i645213_fu_720[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645213_fu_720_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645213_fu_720[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645213_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645215_fu_724[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645345_fu_984[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645251_fu_796[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645215_out),
        .O(\shl_i_i_i_i645215_fu_724[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645215_fu_724_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645215_fu_724[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645215_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645217_fu_728[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645345_fu_984[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645253_fu_800[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645217_out),
        .O(\shl_i_i_i_i645217_fu_728[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645217_fu_728_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645217_fu_728[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645217_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645219_fu_732[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645349_fu_992[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645251_fu_796[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645219_out),
        .O(\shl_i_i_i_i645219_fu_732[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645219_fu_732_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645219_fu_732[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645219_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645221_fu_736[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645349_fu_992[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645253_fu_800[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645221_out),
        .O(\shl_i_i_i_i645221_fu_736[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645221_fu_736_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645221_fu_736[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645221_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645223_fu_740[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645353_fu_1000[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645251_fu_796[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645223_out),
        .O(\shl_i_i_i_i645223_fu_740[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645223_fu_740_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645223_fu_740[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645223_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645225_fu_744[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645353_fu_1000[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645253_fu_800[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645225_out),
        .O(\shl_i_i_i_i645225_fu_744[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645225_fu_744_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645225_fu_744[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645225_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645227_fu_748[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645357_fu_1008[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645251_fu_796[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645227_out),
        .O(\shl_i_i_i_i645227_fu_748[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645227_fu_748_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645227_fu_748[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645227_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645229_fu_752[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645357_fu_1008[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645253_fu_800[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645229_out),
        .O(\shl_i_i_i_i645229_fu_752[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645229_fu_752_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645229_fu_752[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645229_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645231_fu_756[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645361_fu_1016[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645251_fu_796[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645231_out),
        .O(\shl_i_i_i_i645231_fu_756[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645231_fu_756_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645231_fu_756[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645231_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645233_fu_760[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645361_fu_1016[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645253_fu_800[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645233_out),
        .O(\shl_i_i_i_i645233_fu_760[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645233_fu_760_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645233_fu_760[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645233_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645235_fu_764[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645365_fu_1024[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645251_fu_796[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645235_out),
        .O(\shl_i_i_i_i645235_fu_764[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645235_fu_764_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645235_fu_764[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645235_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645237_fu_768[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645365_fu_1024[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645253_fu_800[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645237_out),
        .O(\shl_i_i_i_i645237_fu_768[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645237_fu_768_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645237_fu_768[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645237_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645239_fu_772[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645369_fu_1032[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645251_fu_796[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645239_out),
        .O(\shl_i_i_i_i645239_fu_772[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645239_fu_772_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645239_fu_772[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645239_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645241_fu_776[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645369_fu_1032[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645253_fu_800[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645241_out),
        .O(\shl_i_i_i_i645241_fu_776[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645241_fu_776_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645241_fu_776[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645241_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645243_fu_780[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645373_fu_1040[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645251_fu_796[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645243_out),
        .O(\shl_i_i_i_i645243_fu_780[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645243_fu_780_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645243_fu_780[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645243_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645245_fu_784[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645373_fu_1040[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645253_fu_800[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645245_out),
        .O(\shl_i_i_i_i645245_fu_784[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645245_fu_784_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645245_fu_784[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645245_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645247_fu_788[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645377_fu_1048[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645251_fu_796[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645247_out),
        .O(\shl_i_i_i_i645247_fu_788[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645247_fu_788_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645247_fu_788[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645247_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645249_fu_792[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645377_fu_1048[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645253_fu_800[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645249_out),
        .O(\shl_i_i_i_i645249_fu_792[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645249_fu_792_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645249_fu_792[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645249_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645251_fu_796[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645381_fu_1056[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645251_fu_796[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645251_out),
        .O(\shl_i_i_i_i645251_fu_796[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \shl_i_i_i_i645251_fu_796[8]_i_2 
       (.I0(trunc_ln127_1_reg_3991[5]),
        .I1(trunc_ln127_1_reg_3991[6]),
        .I2(\trunc_ln127_1_reg_3991_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter1),
        .O(\shl_i_i_i_i645251_fu_796[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645251_fu_796_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645251_fu_796[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645251_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645253_fu_800[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645381_fu_1056[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645253_fu_800[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645253_out),
        .O(\shl_i_i_i_i645253_fu_800[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \shl_i_i_i_i645253_fu_800[8]_i_2 
       (.I0(trunc_ln127_1_reg_3991[5]),
        .I1(trunc_ln127_1_reg_3991[6]),
        .I2(\trunc_ln127_1_reg_3991_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter1),
        .O(\shl_i_i_i_i645253_fu_800[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645253_fu_800_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645253_fu_800[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645253_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645255_fu_804[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645383_fu_1060[8]_i_3_n_5 ),
        .I2(\shl_i_i_i_i645315_fu_924[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645255_out),
        .O(\shl_i_i_i_i645255_fu_804[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645255_fu_804_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645255_fu_804[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645255_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645257_fu_808[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645383_fu_1060[8]_i_3_n_5 ),
        .I2(\shl_i_i_i_i645317_fu_928[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645257_out),
        .O(\shl_i_i_i_i645257_fu_808[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645257_fu_808_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645257_fu_808[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645257_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645259_fu_812[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645325_fu_944[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645315_fu_924[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645259_out),
        .O(\shl_i_i_i_i645259_fu_812[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645259_fu_812_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645259_fu_812[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645259_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645261_fu_816[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645325_fu_944[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645317_fu_928[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645261_out),
        .O(\shl_i_i_i_i645261_fu_816[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645261_fu_816_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645261_fu_816[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645261_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645263_fu_820[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645329_fu_952[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645315_fu_924[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645263_out),
        .O(\shl_i_i_i_i645263_fu_820[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645263_fu_820_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645263_fu_820[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645263_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645265_fu_824[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645329_fu_952[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645317_fu_928[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645265_out),
        .O(\shl_i_i_i_i645265_fu_824[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645265_fu_824_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645265_fu_824[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645265_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645267_fu_828[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645333_fu_960[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645315_fu_924[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645267_out),
        .O(\shl_i_i_i_i645267_fu_828[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645267_fu_828_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645267_fu_828[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645267_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645269_fu_832[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645333_fu_960[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645317_fu_928[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645269_out),
        .O(\shl_i_i_i_i645269_fu_832[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645269_fu_832_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645269_fu_832[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645269_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645271_fu_836[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645337_fu_968[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645315_fu_924[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645271_out),
        .O(\shl_i_i_i_i645271_fu_836[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645271_fu_836_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645271_fu_836[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645271_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645273_fu_840[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645337_fu_968[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645317_fu_928[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645273_out),
        .O(\shl_i_i_i_i645273_fu_840[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645273_fu_840_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645273_fu_840[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645273_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645275_fu_844[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645341_fu_976[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645315_fu_924[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645275_out),
        .O(\shl_i_i_i_i645275_fu_844[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645275_fu_844_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645275_fu_844[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645275_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645277_fu_848[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645341_fu_976[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645317_fu_928[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645277_out),
        .O(\shl_i_i_i_i645277_fu_848[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645277_fu_848_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645277_fu_848[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645277_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645279_fu_852[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645345_fu_984[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645315_fu_924[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645279_out),
        .O(\shl_i_i_i_i645279_fu_852[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645279_fu_852_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645279_fu_852[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645279_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645281_fu_856[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645345_fu_984[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645317_fu_928[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645281_out),
        .O(\shl_i_i_i_i645281_fu_856[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645281_fu_856_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645281_fu_856[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645281_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645283_fu_860[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645349_fu_992[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645315_fu_924[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645283_out),
        .O(\shl_i_i_i_i645283_fu_860[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645283_fu_860_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645283_fu_860[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645283_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645285_fu_864[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645349_fu_992[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645317_fu_928[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645285_out),
        .O(\shl_i_i_i_i645285_fu_864[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645285_fu_864_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645285_fu_864[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645285_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645287_fu_868[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645353_fu_1000[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645315_fu_924[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645287_out),
        .O(\shl_i_i_i_i645287_fu_868[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645287_fu_868_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645287_fu_868[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645287_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645289_fu_872[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645353_fu_1000[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645317_fu_928[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645289_out),
        .O(\shl_i_i_i_i645289_fu_872[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645289_fu_872_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645289_fu_872[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645289_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645291_fu_876[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645357_fu_1008[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645315_fu_924[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645291_out),
        .O(\shl_i_i_i_i645291_fu_876[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645291_fu_876_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645291_fu_876[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645291_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645293_fu_880[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645357_fu_1008[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645317_fu_928[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645293_out),
        .O(\shl_i_i_i_i645293_fu_880[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645293_fu_880_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645293_fu_880[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645293_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645295_fu_884[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645361_fu_1016[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645315_fu_924[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645295_out),
        .O(\shl_i_i_i_i645295_fu_884[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645295_fu_884_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645295_fu_884[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645295_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645297_fu_888[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645361_fu_1016[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645317_fu_928[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645297_out),
        .O(\shl_i_i_i_i645297_fu_888[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645297_fu_888_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645297_fu_888[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645297_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645299_fu_892[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645365_fu_1024[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645315_fu_924[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645299_out),
        .O(\shl_i_i_i_i645299_fu_892[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645299_fu_892_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645299_fu_892[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645299_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645301_fu_896[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645365_fu_1024[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645317_fu_928[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645301_out),
        .O(\shl_i_i_i_i645301_fu_896[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645301_fu_896_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645301_fu_896[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645301_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645303_fu_900[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645369_fu_1032[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645315_fu_924[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645303_out),
        .O(\shl_i_i_i_i645303_fu_900[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645303_fu_900_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645303_fu_900[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645303_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645305_fu_904[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645369_fu_1032[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645317_fu_928[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645305_out),
        .O(\shl_i_i_i_i645305_fu_904[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645305_fu_904_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645305_fu_904[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645305_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645307_fu_908[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645373_fu_1040[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645315_fu_924[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645307_out),
        .O(\shl_i_i_i_i645307_fu_908[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645307_fu_908_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645307_fu_908[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645307_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645309_fu_912[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645373_fu_1040[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645317_fu_928[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645309_out),
        .O(\shl_i_i_i_i645309_fu_912[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645309_fu_912_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645309_fu_912[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645309_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645311_fu_916[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645377_fu_1048[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645315_fu_924[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645311_out),
        .O(\shl_i_i_i_i645311_fu_916[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645311_fu_916_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645311_fu_916[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645311_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645313_fu_920[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645377_fu_1048[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645317_fu_928[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645313_out),
        .O(\shl_i_i_i_i645313_fu_920[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645313_fu_920_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645313_fu_920[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645313_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645315_fu_924[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645381_fu_1056[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645315_fu_924[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645315_out),
        .O(\shl_i_i_i_i645315_fu_924[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \shl_i_i_i_i645315_fu_924[8]_i_2 
       (.I0(trunc_ln127_1_reg_3991[6]),
        .I1(trunc_ln127_1_reg_3991[5]),
        .I2(\trunc_ln127_1_reg_3991_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter1),
        .O(\shl_i_i_i_i645315_fu_924[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645315_fu_924_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645315_fu_924[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645315_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645317_fu_928[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645381_fu_1056[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645317_fu_928[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645317_out),
        .O(\shl_i_i_i_i645317_fu_928[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \shl_i_i_i_i645317_fu_928[8]_i_2 
       (.I0(trunc_ln127_1_reg_3991[6]),
        .I1(trunc_ln127_1_reg_3991[5]),
        .I2(\trunc_ln127_1_reg_3991_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter1),
        .O(\shl_i_i_i_i645317_fu_928[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645317_fu_928_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645317_fu_928[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645317_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645319_fu_932[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645383_fu_1060[8]_i_3_n_5 ),
        .I2(\shl_i_i_i_i645379_fu_1052[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645319_out),
        .O(\shl_i_i_i_i645319_fu_932[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645319_fu_932_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645319_fu_932[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645319_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645321_fu_936[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645383_fu_1060[8]_i_3_n_5 ),
        .I2(\shl_i_i_i_i645381_fu_1056[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645321_out),
        .O(\shl_i_i_i_i645321_fu_936[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645321_fu_936_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645321_fu_936[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645321_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645323_fu_940[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645325_fu_944[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645379_fu_1052[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645323_out),
        .O(\shl_i_i_i_i645323_fu_940[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645323_fu_940_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645323_fu_940[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645323_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645325_fu_944[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645325_fu_944[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645381_fu_1056[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645325_out),
        .O(\shl_i_i_i_i645325_fu_944[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \shl_i_i_i_i645325_fu_944[8]_i_2 
       (.I0(trunc_ln127_1_reg_3991[4]),
        .I1(trunc_ln127_1_reg_3991[3]),
        .I2(trunc_ln127_1_reg_3991[1]),
        .I3(trunc_ln127_1_reg_3991[2]),
        .O(\shl_i_i_i_i645325_fu_944[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645325_fu_944_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645325_fu_944[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645325_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645327_fu_948[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645329_fu_952[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645379_fu_1052[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645327_out),
        .O(\shl_i_i_i_i645327_fu_948[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645327_fu_948_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645327_fu_948[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645327_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645329_fu_952[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645329_fu_952[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645381_fu_1056[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645329_out),
        .O(\shl_i_i_i_i645329_fu_952[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \shl_i_i_i_i645329_fu_952[8]_i_2 
       (.I0(trunc_ln127_1_reg_3991[4]),
        .I1(trunc_ln127_1_reg_3991[3]),
        .I2(trunc_ln127_1_reg_3991[2]),
        .I3(trunc_ln127_1_reg_3991[1]),
        .O(\shl_i_i_i_i645329_fu_952[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645329_fu_952_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645329_fu_952[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645329_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645331_fu_956[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645333_fu_960[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645379_fu_1052[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645331_out),
        .O(\shl_i_i_i_i645331_fu_956[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645331_fu_956_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645331_fu_956[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645331_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645333_fu_960[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645333_fu_960[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645381_fu_1056[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645333_out),
        .O(\shl_i_i_i_i645333_fu_960[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \shl_i_i_i_i645333_fu_960[8]_i_2 
       (.I0(trunc_ln127_1_reg_3991[4]),
        .I1(trunc_ln127_1_reg_3991[3]),
        .I2(trunc_ln127_1_reg_3991[2]),
        .I3(trunc_ln127_1_reg_3991[1]),
        .O(\shl_i_i_i_i645333_fu_960[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645333_fu_960_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645333_fu_960[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645333_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645335_fu_964[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645337_fu_968[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645379_fu_1052[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645335_out),
        .O(\shl_i_i_i_i645335_fu_964[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645335_fu_964_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645335_fu_964[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645335_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645337_fu_968[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645337_fu_968[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645381_fu_1056[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645337_out),
        .O(\shl_i_i_i_i645337_fu_968[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \shl_i_i_i_i645337_fu_968[8]_i_2 
       (.I0(trunc_ln127_1_reg_3991[3]),
        .I1(trunc_ln127_1_reg_3991[4]),
        .I2(trunc_ln127_1_reg_3991[2]),
        .I3(trunc_ln127_1_reg_3991[1]),
        .O(\shl_i_i_i_i645337_fu_968[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645337_fu_968_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645337_fu_968[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645337_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645339_fu_972[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645341_fu_976[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645379_fu_1052[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645339_out),
        .O(\shl_i_i_i_i645339_fu_972[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645339_fu_972_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645339_fu_972[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645339_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645341_fu_976[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645341_fu_976[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645381_fu_1056[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645341_out),
        .O(\shl_i_i_i_i645341_fu_976[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \shl_i_i_i_i645341_fu_976[8]_i_2 
       (.I0(trunc_ln127_1_reg_3991[3]),
        .I1(trunc_ln127_1_reg_3991[4]),
        .I2(trunc_ln127_1_reg_3991[1]),
        .I3(trunc_ln127_1_reg_3991[2]),
        .O(\shl_i_i_i_i645341_fu_976[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645341_fu_976_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645341_fu_976[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645341_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645343_fu_980[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645345_fu_984[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645379_fu_1052[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645343_out),
        .O(\shl_i_i_i_i645343_fu_980[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645343_fu_980_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645343_fu_980[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645343_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645345_fu_984[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645345_fu_984[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645381_fu_1056[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645345_out),
        .O(\shl_i_i_i_i645345_fu_984[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \shl_i_i_i_i645345_fu_984[8]_i_2 
       (.I0(trunc_ln127_1_reg_3991[3]),
        .I1(trunc_ln127_1_reg_3991[4]),
        .I2(trunc_ln127_1_reg_3991[2]),
        .I3(trunc_ln127_1_reg_3991[1]),
        .O(\shl_i_i_i_i645345_fu_984[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645345_fu_984_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645345_fu_984[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645345_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645347_fu_988[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645349_fu_992[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645379_fu_1052[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645347_out),
        .O(\shl_i_i_i_i645347_fu_988[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645347_fu_988_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645347_fu_988[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645347_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645349_fu_992[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645349_fu_992[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645381_fu_1056[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645349_out),
        .O(\shl_i_i_i_i645349_fu_992[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \shl_i_i_i_i645349_fu_992[8]_i_2 
       (.I0(trunc_ln127_1_reg_3991[3]),
        .I1(trunc_ln127_1_reg_3991[4]),
        .I2(trunc_ln127_1_reg_3991[2]),
        .I3(trunc_ln127_1_reg_3991[1]),
        .O(\shl_i_i_i_i645349_fu_992[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645349_fu_992_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645349_fu_992[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645349_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645351_fu_996[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645353_fu_1000[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645379_fu_1052[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645351_out),
        .O(\shl_i_i_i_i645351_fu_996[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645351_fu_996_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645351_fu_996[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645351_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645353_fu_1000[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645353_fu_1000[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645381_fu_1056[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645353_out),
        .O(\shl_i_i_i_i645353_fu_1000[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \shl_i_i_i_i645353_fu_1000[8]_i_2 
       (.I0(trunc_ln127_1_reg_3991[4]),
        .I1(trunc_ln127_1_reg_3991[3]),
        .I2(trunc_ln127_1_reg_3991[2]),
        .I3(trunc_ln127_1_reg_3991[1]),
        .O(\shl_i_i_i_i645353_fu_1000[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645353_fu_1000_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645353_fu_1000[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645353_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645355_fu_1004[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645357_fu_1008[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645379_fu_1052[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645355_out),
        .O(\shl_i_i_i_i645355_fu_1004[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645355_fu_1004_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645355_fu_1004[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645355_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645357_fu_1008[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645357_fu_1008[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645381_fu_1056[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645357_out),
        .O(\shl_i_i_i_i645357_fu_1008[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \shl_i_i_i_i645357_fu_1008[8]_i_2 
       (.I0(trunc_ln127_1_reg_3991[4]),
        .I1(trunc_ln127_1_reg_3991[3]),
        .I2(trunc_ln127_1_reg_3991[1]),
        .I3(trunc_ln127_1_reg_3991[2]),
        .O(\shl_i_i_i_i645357_fu_1008[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645357_fu_1008_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645357_fu_1008[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645357_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645359_fu_1012[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645361_fu_1016[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645379_fu_1052[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645359_out),
        .O(\shl_i_i_i_i645359_fu_1012[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645359_fu_1012_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645359_fu_1012[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645359_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645361_fu_1016[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645361_fu_1016[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645381_fu_1056[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645361_out),
        .O(\shl_i_i_i_i645361_fu_1016[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \shl_i_i_i_i645361_fu_1016[8]_i_2 
       (.I0(trunc_ln127_1_reg_3991[4]),
        .I1(trunc_ln127_1_reg_3991[3]),
        .I2(trunc_ln127_1_reg_3991[2]),
        .I3(trunc_ln127_1_reg_3991[1]),
        .O(\shl_i_i_i_i645361_fu_1016[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645361_fu_1016_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645361_fu_1016[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645361_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645363_fu_1020[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645365_fu_1024[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645379_fu_1052[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645363_out),
        .O(\shl_i_i_i_i645363_fu_1020[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645363_fu_1020_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645363_fu_1020[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645363_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645365_fu_1024[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645365_fu_1024[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645381_fu_1056[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645365_out),
        .O(\shl_i_i_i_i645365_fu_1024[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \shl_i_i_i_i645365_fu_1024[8]_i_2 
       (.I0(trunc_ln127_1_reg_3991[4]),
        .I1(trunc_ln127_1_reg_3991[3]),
        .I2(trunc_ln127_1_reg_3991[2]),
        .I3(trunc_ln127_1_reg_3991[1]),
        .O(\shl_i_i_i_i645365_fu_1024[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645365_fu_1024_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645365_fu_1024[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645365_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645367_fu_1028[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645369_fu_1032[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645379_fu_1052[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645367_out),
        .O(\shl_i_i_i_i645367_fu_1028[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645367_fu_1028_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645367_fu_1028[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645367_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645369_fu_1032[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645369_fu_1032[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645381_fu_1056[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645369_out),
        .O(\shl_i_i_i_i645369_fu_1032[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \shl_i_i_i_i645369_fu_1032[8]_i_2 
       (.I0(trunc_ln127_1_reg_3991[4]),
        .I1(trunc_ln127_1_reg_3991[3]),
        .I2(trunc_ln127_1_reg_3991[2]),
        .I3(trunc_ln127_1_reg_3991[1]),
        .O(\shl_i_i_i_i645369_fu_1032[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645369_fu_1032_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645369_fu_1032[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645369_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645371_fu_1036[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645373_fu_1040[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645379_fu_1052[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645371_out),
        .O(\shl_i_i_i_i645371_fu_1036[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645371_fu_1036_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645371_fu_1036[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645371_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645373_fu_1040[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645373_fu_1040[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645381_fu_1056[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645373_out),
        .O(\shl_i_i_i_i645373_fu_1040[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \shl_i_i_i_i645373_fu_1040[8]_i_2 
       (.I0(trunc_ln127_1_reg_3991[4]),
        .I1(trunc_ln127_1_reg_3991[3]),
        .I2(trunc_ln127_1_reg_3991[1]),
        .I3(trunc_ln127_1_reg_3991[2]),
        .O(\shl_i_i_i_i645373_fu_1040[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645373_fu_1040_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645373_fu_1040[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645373_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645375_fu_1044[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645377_fu_1048[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645379_fu_1052[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645375_out),
        .O(\shl_i_i_i_i645375_fu_1044[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645375_fu_1044_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645375_fu_1044[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645375_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645377_fu_1048[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645377_fu_1048[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645381_fu_1056[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645377_out),
        .O(\shl_i_i_i_i645377_fu_1048[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \shl_i_i_i_i645377_fu_1048[8]_i_2 
       (.I0(trunc_ln127_1_reg_3991[4]),
        .I1(trunc_ln127_1_reg_3991[3]),
        .I2(trunc_ln127_1_reg_3991[2]),
        .I3(trunc_ln127_1_reg_3991[1]),
        .O(\shl_i_i_i_i645377_fu_1048[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645377_fu_1048_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645377_fu_1048[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645377_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645379_fu_1052[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645381_fu_1056[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645379_fu_1052[8]_i_2_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645379_out),
        .O(\shl_i_i_i_i645379_fu_1052[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \shl_i_i_i_i645379_fu_1052[8]_i_2 
       (.I0(trunc_ln127_1_reg_3991[6]),
        .I1(trunc_ln127_1_reg_3991[5]),
        .I2(\trunc_ln127_1_reg_3991_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter1),
        .O(\shl_i_i_i_i645379_fu_1052[8]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645379_fu_1052_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645379_fu_1052[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645379_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645381_fu_1056[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645381_fu_1056[8]_i_2_n_5 ),
        .I2(\shl_i_i_i_i645381_fu_1056[8]_i_3_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645381_out),
        .O(\shl_i_i_i_i645381_fu_1056[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \shl_i_i_i_i645381_fu_1056[8]_i_2 
       (.I0(trunc_ln127_1_reg_3991[4]),
        .I1(trunc_ln127_1_reg_3991[3]),
        .I2(trunc_ln127_1_reg_3991[2]),
        .I3(trunc_ln127_1_reg_3991[1]),
        .O(\shl_i_i_i_i645381_fu_1056[8]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \shl_i_i_i_i645381_fu_1056[8]_i_3 
       (.I0(trunc_ln127_1_reg_3991[6]),
        .I1(trunc_ln127_1_reg_3991[5]),
        .I2(\trunc_ln127_1_reg_3991_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter1),
        .O(\shl_i_i_i_i645381_fu_1056[8]_i_3_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645381_fu_1056_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645381_fu_1056[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645381_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \shl_i_i_i_i645383_fu_1060[8]_i_1 
       (.I0(O),
        .I1(\shl_i_i_i_i645383_fu_1060[8]_i_3_n_5 ),
        .I2(\shl_i_i_i_i645383_fu_1060[8]_i_4_n_5 ),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645383_out),
        .O(\shl_i_i_i_i645383_fu_1060[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \shl_i_i_i_i645383_fu_1060[8]_i_3 
       (.I0(trunc_ln127_1_reg_3991[4]),
        .I1(trunc_ln127_1_reg_3991[3]),
        .I2(trunc_ln127_1_reg_3991[2]),
        .I3(trunc_ln127_1_reg_3991[1]),
        .O(\shl_i_i_i_i645383_fu_1060[8]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \shl_i_i_i_i645383_fu_1060[8]_i_4 
       (.I0(trunc_ln127_1_reg_3991[6]),
        .I1(trunc_ln127_1_reg_3991[5]),
        .I2(\trunc_ln127_1_reg_3991_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter1),
        .O(\shl_i_i_i_i645383_fu_1060[8]_i_4_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i645383_fu_1060_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i645383_fu_1060[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645383_out),
        .R(1'b0));
  FDRE \trunc_ln127_1_reg_3991_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i),
        .Q(\trunc_ln127_1_reg_3991_reg[0]_0 ),
        .R(1'b0));
  FDRE \trunc_ln127_1_reg_3991_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_layer1_activations_address0[0]),
        .Q(trunc_ln127_1_reg_3991[1]),
        .R(1'b0));
  FDRE \trunc_ln127_1_reg_3991_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_layer1_activations_address0[1]),
        .Q(trunc_ln127_1_reg_3991[2]),
        .R(1'b0));
  FDRE \trunc_ln127_1_reg_3991_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_layer1_activations_address0[2]),
        .Q(trunc_ln127_1_reg_3991[3]),
        .R(1'b0));
  FDRE \trunc_ln127_1_reg_3991_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_layer1_activations_address0[3]),
        .Q(trunc_ln127_1_reg_3991[4]),
        .R(1'b0));
  FDRE \trunc_ln127_1_reg_3991_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_layer1_activations_address0[4]),
        .Q(trunc_ln127_1_reg_3991[5]),
        .R(1'b0));
  FDRE \trunc_ln127_1_reg_3991_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_layer1_activations_address0[5]),
        .Q(trunc_ln127_1_reg_3991[6]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_146_4
   (p_0_in__2,
    layer2_activations_3_ce0,
    p_0_in__1,
    p_0_in__0,
    p_0_in,
    D,
    d0,
    add_ln149_1_fu_180_p2,
    \ap_CS_fsm_reg[12] ,
    add_ln149_fu_167_p2,
    \ap_CS_fsm_reg[12]_0 ,
    add_ln149_2_fu_193_p2,
    \ap_CS_fsm_reg[12]_1 ,
    add_ln149_3_fu_206_p2,
    \ap_CS_fsm_reg[11] ,
    grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address0,
    grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1,
    \q0_reg[31] ,
    Q,
    \q0_reg[31]_0 ,
    \q0_reg[31]_1 ,
    \q0_reg[31]_2 ,
    grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_ap_start_reg,
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_start_reg,
    res_3_ce0,
    res_3_d0,
    ap_clk,
    ram_reg_0_15_30_30_i_2_0,
    ram_reg_0_15_30_30_i_2__0_0,
    ram_reg_0_15_30_30_i_2__1_0,
    ram_reg_0_15_30_30_i_2__2_0,
    ap_rst_n,
    ap_rst_n_inv);
  output p_0_in__2;
  output layer2_activations_3_ce0;
  output p_0_in__1;
  output p_0_in__0;
  output p_0_in;
  output [1:0]D;
  output [15:0]d0;
  output [1:0]add_ln149_1_fu_180_p2;
  output [15:0]\ap_CS_fsm_reg[12] ;
  output [1:0]add_ln149_fu_167_p2;
  output [15:0]\ap_CS_fsm_reg[12]_0 ;
  output [1:0]add_ln149_2_fu_193_p2;
  output [15:0]\ap_CS_fsm_reg[12]_1 ;
  output [1:0]add_ln149_3_fu_206_p2;
  output \ap_CS_fsm_reg[11] ;
  output [3:0]grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address0;
  output [3:0]grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1;
  input \q0_reg[31] ;
  input [3:0]Q;
  input \q0_reg[31]_0 ;
  input \q0_reg[31]_1 ;
  input \q0_reg[31]_2 ;
  input grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_ap_start_reg;
  input grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_start_reg;
  input res_3_ce0;
  input [1:0]res_3_d0;
  input ap_clk;
  input [17:0]ram_reg_0_15_30_30_i_2_0;
  input [17:0]ram_reg_0_15_30_30_i_2__0_0;
  input [17:0]ram_reg_0_15_30_30_i_2__1_0;
  input [17:0]ram_reg_0_15_30_30_i_2__2_0;
  input ap_rst_n;
  input ap_rst_n_inv;

  wire [1:0]D;
  wire [3:0]Q;
  wire [6:2]add_ln146_fu_150_p2;
  wire [1:0]add_ln149_1_fu_180_p2;
  wire [1:0]add_ln149_2_fu_193_p2;
  wire [1:0]add_ln149_3_fu_206_p2;
  wire [1:0]add_ln149_fu_167_p2;
  wire \ap_CS_fsm_reg[11] ;
  wire [15:0]\ap_CS_fsm_reg[12] ;
  wire [15:0]\ap_CS_fsm_reg[12]_0 ;
  wire [15:0]\ap_CS_fsm_reg[12]_1 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [15:0]d0;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_ap_start_reg;
  wire [29:14]grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_1_d0;
  wire [29:14]grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_2_d0;
  wire [3:0]grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address0;
  wire [3:0]grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1;
  wire grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_ce0;
  wire [29:14]grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_d0;
  wire [29:14]grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_d0;
  wire grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_start_reg;
  wire i_3_fu_440;
  wire \i_3_fu_44_reg_n_5_[2] ;
  wire \i_3_fu_44_reg_n_5_[3] ;
  wire \i_3_fu_44_reg_n_5_[4] ;
  wire \i_3_fu_44_reg_n_5_[5] ;
  wire \i_3_fu_44_reg_n_5_[6] ;
  wire layer2_activations_3_ce0;
  wire p_0_in;
  wire p_0_in__0;
  wire p_0_in__1;
  wire p_0_in__2;
  wire \q0_reg[31] ;
  wire \q0_reg[31]_0 ;
  wire \q0_reg[31]_1 ;
  wire \q0_reg[31]_2 ;
  wire ram_reg_0_15_14_14_i_2__0_n_5;
  wire ram_reg_0_15_14_14_i_2__0_n_6;
  wire ram_reg_0_15_14_14_i_2__0_n_7;
  wire ram_reg_0_15_14_14_i_2__0_n_8;
  wire ram_reg_0_15_14_14_i_2__1_n_5;
  wire ram_reg_0_15_14_14_i_2__1_n_6;
  wire ram_reg_0_15_14_14_i_2__1_n_7;
  wire ram_reg_0_15_14_14_i_2__1_n_8;
  wire ram_reg_0_15_14_14_i_2__2_n_5;
  wire ram_reg_0_15_14_14_i_2__2_n_6;
  wire ram_reg_0_15_14_14_i_2__2_n_7;
  wire ram_reg_0_15_14_14_i_2__2_n_8;
  wire ram_reg_0_15_14_14_i_2_n_5;
  wire ram_reg_0_15_14_14_i_2_n_6;
  wire ram_reg_0_15_14_14_i_2_n_7;
  wire ram_reg_0_15_14_14_i_2_n_8;
  wire ram_reg_0_15_14_14_i_3__0_n_5;
  wire ram_reg_0_15_14_14_i_3__1_n_5;
  wire ram_reg_0_15_14_14_i_3__2_n_5;
  wire ram_reg_0_15_14_14_i_3_n_5;
  wire ram_reg_0_15_14_14_i_4__0_n_5;
  wire ram_reg_0_15_14_14_i_4__1_n_5;
  wire ram_reg_0_15_14_14_i_4__2_n_5;
  wire ram_reg_0_15_14_14_i_4_n_5;
  wire ram_reg_0_15_14_14_i_5__0_n_5;
  wire ram_reg_0_15_14_14_i_5__1_n_5;
  wire ram_reg_0_15_14_14_i_5__2_n_5;
  wire ram_reg_0_15_14_14_i_5_n_5;
  wire ram_reg_0_15_18_18_i_2__0_n_5;
  wire ram_reg_0_15_18_18_i_2__0_n_6;
  wire ram_reg_0_15_18_18_i_2__0_n_7;
  wire ram_reg_0_15_18_18_i_2__0_n_8;
  wire ram_reg_0_15_18_18_i_2__1_n_5;
  wire ram_reg_0_15_18_18_i_2__1_n_6;
  wire ram_reg_0_15_18_18_i_2__1_n_7;
  wire ram_reg_0_15_18_18_i_2__1_n_8;
  wire ram_reg_0_15_18_18_i_2__2_n_5;
  wire ram_reg_0_15_18_18_i_2__2_n_6;
  wire ram_reg_0_15_18_18_i_2__2_n_7;
  wire ram_reg_0_15_18_18_i_2__2_n_8;
  wire ram_reg_0_15_18_18_i_2_n_5;
  wire ram_reg_0_15_18_18_i_2_n_6;
  wire ram_reg_0_15_18_18_i_2_n_7;
  wire ram_reg_0_15_18_18_i_2_n_8;
  wire ram_reg_0_15_18_18_i_3__0_n_5;
  wire ram_reg_0_15_18_18_i_3__1_n_5;
  wire ram_reg_0_15_18_18_i_3__2_n_5;
  wire ram_reg_0_15_18_18_i_3_n_5;
  wire ram_reg_0_15_18_18_i_4__0_n_5;
  wire ram_reg_0_15_18_18_i_4__1_n_5;
  wire ram_reg_0_15_18_18_i_4__2_n_5;
  wire ram_reg_0_15_18_18_i_4_n_5;
  wire ram_reg_0_15_18_18_i_5__0_n_5;
  wire ram_reg_0_15_18_18_i_5__1_n_5;
  wire ram_reg_0_15_18_18_i_5__2_n_5;
  wire ram_reg_0_15_18_18_i_5_n_5;
  wire ram_reg_0_15_18_18_i_6__0_n_5;
  wire ram_reg_0_15_18_18_i_6__1_n_5;
  wire ram_reg_0_15_18_18_i_6__2_n_5;
  wire ram_reg_0_15_18_18_i_6_n_5;
  wire ram_reg_0_15_22_22_i_2__0_n_5;
  wire ram_reg_0_15_22_22_i_2__0_n_6;
  wire ram_reg_0_15_22_22_i_2__0_n_7;
  wire ram_reg_0_15_22_22_i_2__0_n_8;
  wire ram_reg_0_15_22_22_i_2__1_n_5;
  wire ram_reg_0_15_22_22_i_2__1_n_6;
  wire ram_reg_0_15_22_22_i_2__1_n_7;
  wire ram_reg_0_15_22_22_i_2__1_n_8;
  wire ram_reg_0_15_22_22_i_2__2_n_5;
  wire ram_reg_0_15_22_22_i_2__2_n_6;
  wire ram_reg_0_15_22_22_i_2__2_n_7;
  wire ram_reg_0_15_22_22_i_2__2_n_8;
  wire ram_reg_0_15_22_22_i_2_n_5;
  wire ram_reg_0_15_22_22_i_2_n_6;
  wire ram_reg_0_15_22_22_i_2_n_7;
  wire ram_reg_0_15_22_22_i_2_n_8;
  wire ram_reg_0_15_22_22_i_3__0_n_5;
  wire ram_reg_0_15_22_22_i_3__1_n_5;
  wire ram_reg_0_15_22_22_i_3__2_n_5;
  wire ram_reg_0_15_22_22_i_3_n_5;
  wire ram_reg_0_15_22_22_i_4__0_n_5;
  wire ram_reg_0_15_22_22_i_4__1_n_5;
  wire ram_reg_0_15_22_22_i_4__2_n_5;
  wire ram_reg_0_15_22_22_i_4_n_5;
  wire ram_reg_0_15_22_22_i_5__0_n_5;
  wire ram_reg_0_15_22_22_i_5__1_n_5;
  wire ram_reg_0_15_22_22_i_5__2_n_5;
  wire ram_reg_0_15_22_22_i_5_n_5;
  wire ram_reg_0_15_22_22_i_6__0_n_5;
  wire ram_reg_0_15_22_22_i_6__1_n_5;
  wire ram_reg_0_15_22_22_i_6__2_n_5;
  wire ram_reg_0_15_22_22_i_6_n_5;
  wire ram_reg_0_15_26_26_i_2__0_n_5;
  wire ram_reg_0_15_26_26_i_2__0_n_6;
  wire ram_reg_0_15_26_26_i_2__0_n_7;
  wire ram_reg_0_15_26_26_i_2__0_n_8;
  wire ram_reg_0_15_26_26_i_2__1_n_5;
  wire ram_reg_0_15_26_26_i_2__1_n_6;
  wire ram_reg_0_15_26_26_i_2__1_n_7;
  wire ram_reg_0_15_26_26_i_2__1_n_8;
  wire ram_reg_0_15_26_26_i_2__2_n_5;
  wire ram_reg_0_15_26_26_i_2__2_n_6;
  wire ram_reg_0_15_26_26_i_2__2_n_7;
  wire ram_reg_0_15_26_26_i_2__2_n_8;
  wire ram_reg_0_15_26_26_i_2_n_5;
  wire ram_reg_0_15_26_26_i_2_n_6;
  wire ram_reg_0_15_26_26_i_2_n_7;
  wire ram_reg_0_15_26_26_i_2_n_8;
  wire ram_reg_0_15_26_26_i_3__0_n_5;
  wire ram_reg_0_15_26_26_i_3__1_n_5;
  wire ram_reg_0_15_26_26_i_3__2_n_5;
  wire ram_reg_0_15_26_26_i_3_n_5;
  wire ram_reg_0_15_26_26_i_4__0_n_5;
  wire ram_reg_0_15_26_26_i_4__1_n_5;
  wire ram_reg_0_15_26_26_i_4__2_n_5;
  wire ram_reg_0_15_26_26_i_4_n_5;
  wire ram_reg_0_15_26_26_i_5__0_n_5;
  wire ram_reg_0_15_26_26_i_5__1_n_5;
  wire ram_reg_0_15_26_26_i_5__2_n_5;
  wire ram_reg_0_15_26_26_i_5_n_5;
  wire ram_reg_0_15_26_26_i_6__0_n_5;
  wire ram_reg_0_15_26_26_i_6__1_n_5;
  wire ram_reg_0_15_26_26_i_6__2_n_5;
  wire ram_reg_0_15_26_26_i_6_n_5;
  wire [17:0]ram_reg_0_15_30_30_i_2_0;
  wire [17:0]ram_reg_0_15_30_30_i_2__0_0;
  wire ram_reg_0_15_30_30_i_2__0_n_8;
  wire [17:0]ram_reg_0_15_30_30_i_2__1_0;
  wire ram_reg_0_15_30_30_i_2__1_n_8;
  wire [17:0]ram_reg_0_15_30_30_i_2__2_0;
  wire ram_reg_0_15_30_30_i_2__2_n_8;
  wire ram_reg_0_15_30_30_i_2_n_8;
  wire ram_reg_0_15_30_30_i_3__0_n_5;
  wire ram_reg_0_15_30_30_i_3__1_n_5;
  wire ram_reg_0_15_30_30_i_3__2_n_5;
  wire ram_reg_0_15_30_30_i_3_n_5;
  wire ram_reg_0_15_30_30_i_4__0_n_5;
  wire ram_reg_0_15_30_30_i_4__1_n_5;
  wire ram_reg_0_15_30_30_i_4__2_n_5;
  wire ram_reg_0_15_30_30_i_4_n_5;
  wire res_3_ce0;
  wire [1:0]res_3_d0;
  wire [3:1]NLW_ram_reg_0_15_30_30_i_2_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_15_30_30_i_2_O_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_15_30_30_i_2__0_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_15_30_30_i_2__0_O_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_15_30_30_i_2__1_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_15_30_30_i_2__1_O_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_15_30_30_i_2__2_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_15_30_30_i_2__2_O_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_9),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_ce0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_11 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q[2:1]),
        .add_ln146_fu_150_p2(add_ln146_fu_150_p2),
        .\ap_CS_fsm_reg[11] (\ap_CS_fsm_reg[11] ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(\i_3_fu_44_reg_n_5_[6] ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_9),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_ap_start_reg(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_ap_start_reg),
        .grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1),
        .i_3_fu_440(i_3_fu_440),
        .\layer2_activations_1_addr_reg_229_reg[0] (\i_3_fu_44_reg_n_5_[2] ),
        .\layer2_activations_1_addr_reg_229_reg[1] (\i_3_fu_44_reg_n_5_[3] ),
        .\layer2_activations_1_addr_reg_229_reg[2] (\i_3_fu_44_reg_n_5_[4] ),
        .\layer2_activations_1_addr_reg_229_reg[3] (\i_3_fu_44_reg_n_5_[5] ));
  FDRE #(
    .INIT(1'b0)) 
    \i_3_fu_44_reg[2] 
       (.C(ap_clk),
        .CE(i_3_fu_440),
        .D(add_ln146_fu_150_p2[2]),
        .Q(\i_3_fu_44_reg_n_5_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_3_fu_44_reg[3] 
       (.C(ap_clk),
        .CE(i_3_fu_440),
        .D(add_ln146_fu_150_p2[3]),
        .Q(\i_3_fu_44_reg_n_5_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_3_fu_44_reg[4] 
       (.C(ap_clk),
        .CE(i_3_fu_440),
        .D(add_ln146_fu_150_p2[4]),
        .Q(\i_3_fu_44_reg_n_5_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_3_fu_44_reg[5] 
       (.C(ap_clk),
        .CE(i_3_fu_440),
        .D(add_ln146_fu_150_p2[5]),
        .Q(\i_3_fu_44_reg_n_5_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_3_fu_44_reg[6] 
       (.C(ap_clk),
        .CE(i_3_fu_440),
        .D(add_ln146_fu_150_p2[6]),
        .Q(\i_3_fu_44_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \layer2_activations_1_addr_reg_229_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address0[0]),
        .R(1'b0));
  FDRE \layer2_activations_1_addr_reg_229_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address0[1]),
        .R(1'b0));
  FDRE \layer2_activations_1_addr_reg_229_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address0[2]),
        .R(1'b0));
  FDRE \layer2_activations_1_addr_reg_229_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address0[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \q0[31]_i_1__0 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_start_reg),
        .I1(Q[3]),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_ce0),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(res_3_ce0),
        .O(layer2_activations_3_ce0));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_14_14_i_1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_1_d0[14]),
        .I1(res_3_d0[0]),
        .I2(Q[2]),
        .O(d0[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_14_14_i_1__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_d0[14]),
        .I1(res_3_d0[0]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[12] [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_14_14_i_1__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_2_d0[14]),
        .I1(res_3_d0[0]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[12]_0 [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_14_14_i_1__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_d0[14]),
        .I1(res_3_d0[0]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[12]_1 [0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_15_14_14_i_2
       (.CI(1'b0),
        .CO({ram_reg_0_15_14_14_i_2_n_5,ram_reg_0_15_14_14_i_2_n_6,ram_reg_0_15_14_14_i_2_n_7,ram_reg_0_15_14_14_i_2_n_8}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_15_30_30_i_2_0[3:1],1'b0}),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_d0[17:14]),
        .S({ram_reg_0_15_14_14_i_3_n_5,ram_reg_0_15_14_14_i_4_n_5,ram_reg_0_15_14_14_i_5_n_5,ram_reg_0_15_30_30_i_2_0[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_15_14_14_i_2__0
       (.CI(1'b0),
        .CO({ram_reg_0_15_14_14_i_2__0_n_5,ram_reg_0_15_14_14_i_2__0_n_6,ram_reg_0_15_14_14_i_2__0_n_7,ram_reg_0_15_14_14_i_2__0_n_8}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_15_30_30_i_2__0_0[3:1],1'b0}),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_2_d0[17:14]),
        .S({ram_reg_0_15_14_14_i_3__0_n_5,ram_reg_0_15_14_14_i_4__0_n_5,ram_reg_0_15_14_14_i_5__0_n_5,ram_reg_0_15_30_30_i_2__0_0[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_15_14_14_i_2__1
       (.CI(1'b0),
        .CO({ram_reg_0_15_14_14_i_2__1_n_5,ram_reg_0_15_14_14_i_2__1_n_6,ram_reg_0_15_14_14_i_2__1_n_7,ram_reg_0_15_14_14_i_2__1_n_8}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_15_30_30_i_2__1_0[3:1],1'b0}),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_1_d0[17:14]),
        .S({ram_reg_0_15_14_14_i_3__1_n_5,ram_reg_0_15_14_14_i_4__1_n_5,ram_reg_0_15_14_14_i_5__1_n_5,ram_reg_0_15_30_30_i_2__1_0[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_15_14_14_i_2__2
       (.CI(1'b0),
        .CO({ram_reg_0_15_14_14_i_2__2_n_5,ram_reg_0_15_14_14_i_2__2_n_6,ram_reg_0_15_14_14_i_2__2_n_7,ram_reg_0_15_14_14_i_2__2_n_8}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_15_30_30_i_2__2_0[3:1],1'b0}),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_d0[17:14]),
        .S({ram_reg_0_15_14_14_i_3__2_n_5,ram_reg_0_15_14_14_i_4__2_n_5,ram_reg_0_15_14_14_i_5__2_n_5,ram_reg_0_15_30_30_i_2__2_0[0]}));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_14_14_i_3
       (.I0(ram_reg_0_15_30_30_i_2_0[3]),
        .O(ram_reg_0_15_14_14_i_3_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_14_14_i_3__0
       (.I0(ram_reg_0_15_30_30_i_2__0_0[3]),
        .O(ram_reg_0_15_14_14_i_3__0_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_14_14_i_3__1
       (.I0(ram_reg_0_15_30_30_i_2__1_0[3]),
        .O(ram_reg_0_15_14_14_i_3__1_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_14_14_i_3__2
       (.I0(ram_reg_0_15_30_30_i_2__2_0[3]),
        .O(ram_reg_0_15_14_14_i_3__2_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_14_14_i_4
       (.I0(ram_reg_0_15_30_30_i_2_0[2]),
        .O(ram_reg_0_15_14_14_i_4_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_14_14_i_4__0
       (.I0(ram_reg_0_15_30_30_i_2__0_0[2]),
        .O(ram_reg_0_15_14_14_i_4__0_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_14_14_i_4__1
       (.I0(ram_reg_0_15_30_30_i_2__1_0[2]),
        .O(ram_reg_0_15_14_14_i_4__1_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_14_14_i_4__2
       (.I0(ram_reg_0_15_30_30_i_2__2_0[2]),
        .O(ram_reg_0_15_14_14_i_4__2_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_14_14_i_5
       (.I0(ram_reg_0_15_30_30_i_2_0[1]),
        .O(ram_reg_0_15_14_14_i_5_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_14_14_i_5__0
       (.I0(ram_reg_0_15_30_30_i_2__0_0[1]),
        .O(ram_reg_0_15_14_14_i_5__0_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_14_14_i_5__1
       (.I0(ram_reg_0_15_30_30_i_2__1_0[1]),
        .O(ram_reg_0_15_14_14_i_5__1_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_14_14_i_5__2
       (.I0(ram_reg_0_15_30_30_i_2__2_0[1]),
        .O(ram_reg_0_15_14_14_i_5__2_n_5));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_15_15_i_1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_1_d0[15]),
        .I1(res_3_d0[1]),
        .I2(Q[2]),
        .O(d0[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_15_15_i_1__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_d0[15]),
        .I1(res_3_d0[1]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[12] [1]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_15_15_i_1__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_2_d0[15]),
        .I1(res_3_d0[1]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[12]_0 [1]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_15_15_i_1__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_d0[15]),
        .I1(res_3_d0[1]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[12]_1 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_16_16_i_1__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_d0[16]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12] [2]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_16_16_i_1__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_1_d0[16]),
        .I1(Q[2]),
        .O(d0[2]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_16_16_i_1__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_2_d0[16]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_0 [2]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_16_16_i_1__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_d0[16]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_1 [2]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_17_17_i_1__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_d0[17]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12] [3]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_17_17_i_1__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_1_d0[17]),
        .I1(Q[2]),
        .O(d0[3]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_17_17_i_1__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_2_d0[17]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_0 [3]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_17_17_i_1__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_d0[17]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_1 [3]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_18_18_i_1__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_d0[18]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12] [4]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_18_18_i_1__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_1_d0[18]),
        .I1(Q[2]),
        .O(d0[4]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_18_18_i_1__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_2_d0[18]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_0 [4]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_18_18_i_1__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_d0[18]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_1 [4]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_15_18_18_i_2
       (.CI(ram_reg_0_15_14_14_i_2_n_5),
        .CO({ram_reg_0_15_18_18_i_2_n_5,ram_reg_0_15_18_18_i_2_n_6,ram_reg_0_15_18_18_i_2_n_7,ram_reg_0_15_18_18_i_2_n_8}),
        .CYINIT(1'b0),
        .DI(ram_reg_0_15_30_30_i_2_0[7:4]),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_d0[21:18]),
        .S({ram_reg_0_15_18_18_i_3_n_5,ram_reg_0_15_18_18_i_4_n_5,ram_reg_0_15_18_18_i_5_n_5,ram_reg_0_15_18_18_i_6_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_15_18_18_i_2__0
       (.CI(ram_reg_0_15_14_14_i_2__0_n_5),
        .CO({ram_reg_0_15_18_18_i_2__0_n_5,ram_reg_0_15_18_18_i_2__0_n_6,ram_reg_0_15_18_18_i_2__0_n_7,ram_reg_0_15_18_18_i_2__0_n_8}),
        .CYINIT(1'b0),
        .DI(ram_reg_0_15_30_30_i_2__0_0[7:4]),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_2_d0[21:18]),
        .S({ram_reg_0_15_18_18_i_3__0_n_5,ram_reg_0_15_18_18_i_4__0_n_5,ram_reg_0_15_18_18_i_5__0_n_5,ram_reg_0_15_18_18_i_6__0_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_15_18_18_i_2__1
       (.CI(ram_reg_0_15_14_14_i_2__1_n_5),
        .CO({ram_reg_0_15_18_18_i_2__1_n_5,ram_reg_0_15_18_18_i_2__1_n_6,ram_reg_0_15_18_18_i_2__1_n_7,ram_reg_0_15_18_18_i_2__1_n_8}),
        .CYINIT(1'b0),
        .DI(ram_reg_0_15_30_30_i_2__1_0[7:4]),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_1_d0[21:18]),
        .S({ram_reg_0_15_18_18_i_3__1_n_5,ram_reg_0_15_18_18_i_4__1_n_5,ram_reg_0_15_18_18_i_5__1_n_5,ram_reg_0_15_18_18_i_6__1_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_15_18_18_i_2__2
       (.CI(ram_reg_0_15_14_14_i_2__2_n_5),
        .CO({ram_reg_0_15_18_18_i_2__2_n_5,ram_reg_0_15_18_18_i_2__2_n_6,ram_reg_0_15_18_18_i_2__2_n_7,ram_reg_0_15_18_18_i_2__2_n_8}),
        .CYINIT(1'b0),
        .DI(ram_reg_0_15_30_30_i_2__2_0[7:4]),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_d0[21:18]),
        .S({ram_reg_0_15_18_18_i_3__2_n_5,ram_reg_0_15_18_18_i_4__2_n_5,ram_reg_0_15_18_18_i_5__2_n_5,ram_reg_0_15_18_18_i_6__2_n_5}));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_18_18_i_3
       (.I0(ram_reg_0_15_30_30_i_2_0[7]),
        .O(ram_reg_0_15_18_18_i_3_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_18_18_i_3__0
       (.I0(ram_reg_0_15_30_30_i_2__0_0[7]),
        .O(ram_reg_0_15_18_18_i_3__0_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_18_18_i_3__1
       (.I0(ram_reg_0_15_30_30_i_2__1_0[7]),
        .O(ram_reg_0_15_18_18_i_3__1_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_18_18_i_3__2
       (.I0(ram_reg_0_15_30_30_i_2__2_0[7]),
        .O(ram_reg_0_15_18_18_i_3__2_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_18_18_i_4
       (.I0(ram_reg_0_15_30_30_i_2_0[6]),
        .O(ram_reg_0_15_18_18_i_4_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_18_18_i_4__0
       (.I0(ram_reg_0_15_30_30_i_2__0_0[6]),
        .O(ram_reg_0_15_18_18_i_4__0_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_18_18_i_4__1
       (.I0(ram_reg_0_15_30_30_i_2__1_0[6]),
        .O(ram_reg_0_15_18_18_i_4__1_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_18_18_i_4__2
       (.I0(ram_reg_0_15_30_30_i_2__2_0[6]),
        .O(ram_reg_0_15_18_18_i_4__2_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_18_18_i_5
       (.I0(ram_reg_0_15_30_30_i_2_0[5]),
        .O(ram_reg_0_15_18_18_i_5_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_18_18_i_5__0
       (.I0(ram_reg_0_15_30_30_i_2__0_0[5]),
        .O(ram_reg_0_15_18_18_i_5__0_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_18_18_i_5__1
       (.I0(ram_reg_0_15_30_30_i_2__1_0[5]),
        .O(ram_reg_0_15_18_18_i_5__1_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_18_18_i_5__2
       (.I0(ram_reg_0_15_30_30_i_2__2_0[5]),
        .O(ram_reg_0_15_18_18_i_5__2_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_18_18_i_6
       (.I0(ram_reg_0_15_30_30_i_2_0[4]),
        .O(ram_reg_0_15_18_18_i_6_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_18_18_i_6__0
       (.I0(ram_reg_0_15_30_30_i_2__0_0[4]),
        .O(ram_reg_0_15_18_18_i_6__0_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_18_18_i_6__1
       (.I0(ram_reg_0_15_30_30_i_2__1_0[4]),
        .O(ram_reg_0_15_18_18_i_6__1_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_18_18_i_6__2
       (.I0(ram_reg_0_15_30_30_i_2__2_0[4]),
        .O(ram_reg_0_15_18_18_i_6__2_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_19_19_i_1__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_d0[19]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12] [5]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_19_19_i_1__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_1_d0[19]),
        .I1(Q[2]),
        .O(d0[5]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_19_19_i_1__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_2_d0[19]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_0 [5]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_19_19_i_1__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_d0[19]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_1 [5]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_20_20_i_1__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_d0[20]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12] [6]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_20_20_i_1__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_1_d0[20]),
        .I1(Q[2]),
        .O(d0[6]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_20_20_i_1__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_2_d0[20]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_0 [6]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_20_20_i_1__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_d0[20]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_1 [6]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_21_21_i_1__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_d0[21]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12] [7]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_21_21_i_1__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_1_d0[21]),
        .I1(Q[2]),
        .O(d0[7]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_21_21_i_1__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_2_d0[21]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_0 [7]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_21_21_i_1__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_d0[21]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_1 [7]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_22_22_i_1__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_d0[22]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12] [8]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_22_22_i_1__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_1_d0[22]),
        .I1(Q[2]),
        .O(d0[8]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_22_22_i_1__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_2_d0[22]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_0 [8]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_22_22_i_1__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_d0[22]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_1 [8]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_15_22_22_i_2
       (.CI(ram_reg_0_15_18_18_i_2_n_5),
        .CO({ram_reg_0_15_22_22_i_2_n_5,ram_reg_0_15_22_22_i_2_n_6,ram_reg_0_15_22_22_i_2_n_7,ram_reg_0_15_22_22_i_2_n_8}),
        .CYINIT(1'b0),
        .DI(ram_reg_0_15_30_30_i_2_0[11:8]),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_d0[25:22]),
        .S({ram_reg_0_15_22_22_i_3_n_5,ram_reg_0_15_22_22_i_4_n_5,ram_reg_0_15_22_22_i_5_n_5,ram_reg_0_15_22_22_i_6_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_15_22_22_i_2__0
       (.CI(ram_reg_0_15_18_18_i_2__0_n_5),
        .CO({ram_reg_0_15_22_22_i_2__0_n_5,ram_reg_0_15_22_22_i_2__0_n_6,ram_reg_0_15_22_22_i_2__0_n_7,ram_reg_0_15_22_22_i_2__0_n_8}),
        .CYINIT(1'b0),
        .DI(ram_reg_0_15_30_30_i_2__0_0[11:8]),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_2_d0[25:22]),
        .S({ram_reg_0_15_22_22_i_3__0_n_5,ram_reg_0_15_22_22_i_4__0_n_5,ram_reg_0_15_22_22_i_5__0_n_5,ram_reg_0_15_22_22_i_6__0_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_15_22_22_i_2__1
       (.CI(ram_reg_0_15_18_18_i_2__1_n_5),
        .CO({ram_reg_0_15_22_22_i_2__1_n_5,ram_reg_0_15_22_22_i_2__1_n_6,ram_reg_0_15_22_22_i_2__1_n_7,ram_reg_0_15_22_22_i_2__1_n_8}),
        .CYINIT(1'b0),
        .DI(ram_reg_0_15_30_30_i_2__1_0[11:8]),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_1_d0[25:22]),
        .S({ram_reg_0_15_22_22_i_3__1_n_5,ram_reg_0_15_22_22_i_4__1_n_5,ram_reg_0_15_22_22_i_5__1_n_5,ram_reg_0_15_22_22_i_6__1_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_15_22_22_i_2__2
       (.CI(ram_reg_0_15_18_18_i_2__2_n_5),
        .CO({ram_reg_0_15_22_22_i_2__2_n_5,ram_reg_0_15_22_22_i_2__2_n_6,ram_reg_0_15_22_22_i_2__2_n_7,ram_reg_0_15_22_22_i_2__2_n_8}),
        .CYINIT(1'b0),
        .DI(ram_reg_0_15_30_30_i_2__2_0[11:8]),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_d0[25:22]),
        .S({ram_reg_0_15_22_22_i_3__2_n_5,ram_reg_0_15_22_22_i_4__2_n_5,ram_reg_0_15_22_22_i_5__2_n_5,ram_reg_0_15_22_22_i_6__2_n_5}));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_22_22_i_3
       (.I0(ram_reg_0_15_30_30_i_2_0[11]),
        .O(ram_reg_0_15_22_22_i_3_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_22_22_i_3__0
       (.I0(ram_reg_0_15_30_30_i_2__0_0[11]),
        .O(ram_reg_0_15_22_22_i_3__0_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_22_22_i_3__1
       (.I0(ram_reg_0_15_30_30_i_2__1_0[11]),
        .O(ram_reg_0_15_22_22_i_3__1_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_22_22_i_3__2
       (.I0(ram_reg_0_15_30_30_i_2__2_0[11]),
        .O(ram_reg_0_15_22_22_i_3__2_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_22_22_i_4
       (.I0(ram_reg_0_15_30_30_i_2_0[10]),
        .O(ram_reg_0_15_22_22_i_4_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_22_22_i_4__0
       (.I0(ram_reg_0_15_30_30_i_2__0_0[10]),
        .O(ram_reg_0_15_22_22_i_4__0_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_22_22_i_4__1
       (.I0(ram_reg_0_15_30_30_i_2__1_0[10]),
        .O(ram_reg_0_15_22_22_i_4__1_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_22_22_i_4__2
       (.I0(ram_reg_0_15_30_30_i_2__2_0[10]),
        .O(ram_reg_0_15_22_22_i_4__2_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_22_22_i_5
       (.I0(ram_reg_0_15_30_30_i_2_0[9]),
        .O(ram_reg_0_15_22_22_i_5_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_22_22_i_5__0
       (.I0(ram_reg_0_15_30_30_i_2__0_0[9]),
        .O(ram_reg_0_15_22_22_i_5__0_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_22_22_i_5__1
       (.I0(ram_reg_0_15_30_30_i_2__1_0[9]),
        .O(ram_reg_0_15_22_22_i_5__1_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_22_22_i_5__2
       (.I0(ram_reg_0_15_30_30_i_2__2_0[9]),
        .O(ram_reg_0_15_22_22_i_5__2_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_22_22_i_6
       (.I0(ram_reg_0_15_30_30_i_2_0[8]),
        .O(ram_reg_0_15_22_22_i_6_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_22_22_i_6__0
       (.I0(ram_reg_0_15_30_30_i_2__0_0[8]),
        .O(ram_reg_0_15_22_22_i_6__0_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_22_22_i_6__1
       (.I0(ram_reg_0_15_30_30_i_2__1_0[8]),
        .O(ram_reg_0_15_22_22_i_6__1_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_22_22_i_6__2
       (.I0(ram_reg_0_15_30_30_i_2__2_0[8]),
        .O(ram_reg_0_15_22_22_i_6__2_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_23_23_i_1__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_d0[23]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12] [9]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_23_23_i_1__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_1_d0[23]),
        .I1(Q[2]),
        .O(d0[9]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_23_23_i_1__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_2_d0[23]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_0 [9]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_23_23_i_1__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_d0[23]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_1 [9]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_24_24_i_1__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_d0[24]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12] [10]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_24_24_i_1__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_1_d0[24]),
        .I1(Q[2]),
        .O(d0[10]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_24_24_i_1__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_2_d0[24]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_0 [10]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_24_24_i_1__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_d0[24]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_1 [10]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_25_25_i_1__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_d0[25]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12] [11]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_25_25_i_1__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_1_d0[25]),
        .I1(Q[2]),
        .O(d0[11]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_25_25_i_1__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_2_d0[25]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_0 [11]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_25_25_i_1__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_d0[25]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_1 [11]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_26_26_i_1__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_d0[26]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12] [12]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_26_26_i_1__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_1_d0[26]),
        .I1(Q[2]),
        .O(d0[12]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_26_26_i_1__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_2_d0[26]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_0 [12]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_26_26_i_1__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_d0[26]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_1 [12]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_15_26_26_i_2
       (.CI(ram_reg_0_15_22_22_i_2_n_5),
        .CO({ram_reg_0_15_26_26_i_2_n_5,ram_reg_0_15_26_26_i_2_n_6,ram_reg_0_15_26_26_i_2_n_7,ram_reg_0_15_26_26_i_2_n_8}),
        .CYINIT(1'b0),
        .DI(ram_reg_0_15_30_30_i_2_0[15:12]),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_d0[29:26]),
        .S({ram_reg_0_15_26_26_i_3_n_5,ram_reg_0_15_26_26_i_4_n_5,ram_reg_0_15_26_26_i_5_n_5,ram_reg_0_15_26_26_i_6_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_15_26_26_i_2__0
       (.CI(ram_reg_0_15_22_22_i_2__0_n_5),
        .CO({ram_reg_0_15_26_26_i_2__0_n_5,ram_reg_0_15_26_26_i_2__0_n_6,ram_reg_0_15_26_26_i_2__0_n_7,ram_reg_0_15_26_26_i_2__0_n_8}),
        .CYINIT(1'b0),
        .DI(ram_reg_0_15_30_30_i_2__0_0[15:12]),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_2_d0[29:26]),
        .S({ram_reg_0_15_26_26_i_3__0_n_5,ram_reg_0_15_26_26_i_4__0_n_5,ram_reg_0_15_26_26_i_5__0_n_5,ram_reg_0_15_26_26_i_6__0_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_15_26_26_i_2__1
       (.CI(ram_reg_0_15_22_22_i_2__1_n_5),
        .CO({ram_reg_0_15_26_26_i_2__1_n_5,ram_reg_0_15_26_26_i_2__1_n_6,ram_reg_0_15_26_26_i_2__1_n_7,ram_reg_0_15_26_26_i_2__1_n_8}),
        .CYINIT(1'b0),
        .DI(ram_reg_0_15_30_30_i_2__1_0[15:12]),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_1_d0[29:26]),
        .S({ram_reg_0_15_26_26_i_3__1_n_5,ram_reg_0_15_26_26_i_4__1_n_5,ram_reg_0_15_26_26_i_5__1_n_5,ram_reg_0_15_26_26_i_6__1_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_15_26_26_i_2__2
       (.CI(ram_reg_0_15_22_22_i_2__2_n_5),
        .CO({ram_reg_0_15_26_26_i_2__2_n_5,ram_reg_0_15_26_26_i_2__2_n_6,ram_reg_0_15_26_26_i_2__2_n_7,ram_reg_0_15_26_26_i_2__2_n_8}),
        .CYINIT(1'b0),
        .DI(ram_reg_0_15_30_30_i_2__2_0[15:12]),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_d0[29:26]),
        .S({ram_reg_0_15_26_26_i_3__2_n_5,ram_reg_0_15_26_26_i_4__2_n_5,ram_reg_0_15_26_26_i_5__2_n_5,ram_reg_0_15_26_26_i_6__2_n_5}));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_26_26_i_3
       (.I0(ram_reg_0_15_30_30_i_2_0[15]),
        .O(ram_reg_0_15_26_26_i_3_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_26_26_i_3__0
       (.I0(ram_reg_0_15_30_30_i_2__0_0[15]),
        .O(ram_reg_0_15_26_26_i_3__0_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_26_26_i_3__1
       (.I0(ram_reg_0_15_30_30_i_2__1_0[15]),
        .O(ram_reg_0_15_26_26_i_3__1_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_26_26_i_3__2
       (.I0(ram_reg_0_15_30_30_i_2__2_0[15]),
        .O(ram_reg_0_15_26_26_i_3__2_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_26_26_i_4
       (.I0(ram_reg_0_15_30_30_i_2_0[14]),
        .O(ram_reg_0_15_26_26_i_4_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_26_26_i_4__0
       (.I0(ram_reg_0_15_30_30_i_2__0_0[14]),
        .O(ram_reg_0_15_26_26_i_4__0_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_26_26_i_4__1
       (.I0(ram_reg_0_15_30_30_i_2__1_0[14]),
        .O(ram_reg_0_15_26_26_i_4__1_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_26_26_i_4__2
       (.I0(ram_reg_0_15_30_30_i_2__2_0[14]),
        .O(ram_reg_0_15_26_26_i_4__2_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_26_26_i_5
       (.I0(ram_reg_0_15_30_30_i_2_0[13]),
        .O(ram_reg_0_15_26_26_i_5_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_26_26_i_5__0
       (.I0(ram_reg_0_15_30_30_i_2__0_0[13]),
        .O(ram_reg_0_15_26_26_i_5__0_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_26_26_i_5__1
       (.I0(ram_reg_0_15_30_30_i_2__1_0[13]),
        .O(ram_reg_0_15_26_26_i_5__1_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_26_26_i_5__2
       (.I0(ram_reg_0_15_30_30_i_2__2_0[13]),
        .O(ram_reg_0_15_26_26_i_5__2_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_26_26_i_6
       (.I0(ram_reg_0_15_30_30_i_2_0[12]),
        .O(ram_reg_0_15_26_26_i_6_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_26_26_i_6__0
       (.I0(ram_reg_0_15_30_30_i_2__0_0[12]),
        .O(ram_reg_0_15_26_26_i_6__0_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_26_26_i_6__1
       (.I0(ram_reg_0_15_30_30_i_2__1_0[12]),
        .O(ram_reg_0_15_26_26_i_6__1_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_26_26_i_6__2
       (.I0(ram_reg_0_15_30_30_i_2__2_0[12]),
        .O(ram_reg_0_15_26_26_i_6__2_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_27_27_i_1__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_d0[27]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12] [13]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_27_27_i_1__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_1_d0[27]),
        .I1(Q[2]),
        .O(d0[13]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_27_27_i_1__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_2_d0[27]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_0 [13]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_27_27_i_1__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_d0[27]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_1 [13]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_28_28_i_1__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_d0[28]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12] [14]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_28_28_i_1__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_1_d0[28]),
        .I1(Q[2]),
        .O(d0[14]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_28_28_i_1__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_2_d0[28]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_0 [14]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_28_28_i_1__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_d0[28]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_1 [14]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_29_29_i_1__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_d0[29]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12] [15]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_29_29_i_1__1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_1_d0[29]),
        .I1(Q[2]),
        .O(d0[15]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_29_29_i_1__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_2_d0[29]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_0 [15]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_29_29_i_1__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_d0[29]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[12]_1 [15]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_15_30_30_i_2
       (.CI(ram_reg_0_15_26_26_i_2_n_5),
        .CO({NLW_ram_reg_0_15_30_30_i_2_CO_UNCONNECTED[3:1],ram_reg_0_15_30_30_i_2_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ram_reg_0_15_30_30_i_2_0[16]}),
        .O({NLW_ram_reg_0_15_30_30_i_2_O_UNCONNECTED[3:2],add_ln149_3_fu_206_p2}),
        .S({1'b0,1'b0,ram_reg_0_15_30_30_i_3_n_5,ram_reg_0_15_30_30_i_4_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_15_30_30_i_2__0
       (.CI(ram_reg_0_15_26_26_i_2__0_n_5),
        .CO({NLW_ram_reg_0_15_30_30_i_2__0_CO_UNCONNECTED[3:1],ram_reg_0_15_30_30_i_2__0_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ram_reg_0_15_30_30_i_2__0_0[16]}),
        .O({NLW_ram_reg_0_15_30_30_i_2__0_O_UNCONNECTED[3:2],add_ln149_2_fu_193_p2}),
        .S({1'b0,1'b0,ram_reg_0_15_30_30_i_3__0_n_5,ram_reg_0_15_30_30_i_4__0_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_15_30_30_i_2__1
       (.CI(ram_reg_0_15_26_26_i_2__1_n_5),
        .CO({NLW_ram_reg_0_15_30_30_i_2__1_CO_UNCONNECTED[3:1],ram_reg_0_15_30_30_i_2__1_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ram_reg_0_15_30_30_i_2__1_0[16]}),
        .O({NLW_ram_reg_0_15_30_30_i_2__1_O_UNCONNECTED[3:2],add_ln149_1_fu_180_p2}),
        .S({1'b0,1'b0,ram_reg_0_15_30_30_i_3__1_n_5,ram_reg_0_15_30_30_i_4__1_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_15_30_30_i_2__2
       (.CI(ram_reg_0_15_26_26_i_2__2_n_5),
        .CO({NLW_ram_reg_0_15_30_30_i_2__2_CO_UNCONNECTED[3:1],ram_reg_0_15_30_30_i_2__2_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ram_reg_0_15_30_30_i_2__2_0[16]}),
        .O({NLW_ram_reg_0_15_30_30_i_2__2_O_UNCONNECTED[3:2],add_ln149_fu_167_p2}),
        .S({1'b0,1'b0,ram_reg_0_15_30_30_i_3__2_n_5,ram_reg_0_15_30_30_i_4__2_n_5}));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_30_30_i_3
       (.I0(ram_reg_0_15_30_30_i_2_0[17]),
        .O(ram_reg_0_15_30_30_i_3_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_30_30_i_3__0
       (.I0(ram_reg_0_15_30_30_i_2__0_0[17]),
        .O(ram_reg_0_15_30_30_i_3__0_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_30_30_i_3__1
       (.I0(ram_reg_0_15_30_30_i_2__1_0[17]),
        .O(ram_reg_0_15_30_30_i_3__1_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_30_30_i_3__2
       (.I0(ram_reg_0_15_30_30_i_2__2_0[17]),
        .O(ram_reg_0_15_30_30_i_3__2_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_30_30_i_4
       (.I0(ram_reg_0_15_30_30_i_2_0[16]),
        .O(ram_reg_0_15_30_30_i_4_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_30_30_i_4__0
       (.I0(ram_reg_0_15_30_30_i_2__0_0[16]),
        .O(ram_reg_0_15_30_30_i_4__0_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_30_30_i_4__1
       (.I0(ram_reg_0_15_30_30_i_2__1_0[16]),
        .O(ram_reg_0_15_30_30_i_4__1_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_30_30_i_4__2
       (.I0(ram_reg_0_15_30_30_i_2__2_0[16]),
        .O(ram_reg_0_15_30_30_i_4__2_n_5));
  LUT4 #(
    .INIT(16'hE200)) 
    ram_reg_0_15_8_8_i_1
       (.I0(\q0_reg[31] ),
        .I1(Q[2]),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_ce0),
        .I3(layer2_activations_3_ce0),
        .O(p_0_in__2));
  LUT4 #(
    .INIT(16'hE200)) 
    ram_reg_0_15_8_8_i_1__0
       (.I0(\q0_reg[31]_0 ),
        .I1(Q[2]),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_ce0),
        .I3(layer2_activations_3_ce0),
        .O(p_0_in__1));
  LUT4 #(
    .INIT(16'hE200)) 
    ram_reg_0_15_8_8_i_1__1
       (.I0(\q0_reg[31]_1 ),
        .I1(Q[2]),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_ce0),
        .I3(layer2_activations_3_ce0),
        .O(p_0_in__0));
  LUT4 #(
    .INIT(16'hE200)) 
    ram_reg_0_15_8_8_i_2__2
       (.I0(\q0_reg[31]_2 ),
        .I1(Q[2]),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_ce0),
        .I3(layer2_activations_3_ce0),
        .O(p_0_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_153_5
   (layer2_activations_3_address0,
    \ap_CS_fsm_reg[14] ,
    \ap_CS_fsm_reg[13] ,
    \shl_i_i_i_i653101_fu_514_reg[8]_0 ,
    \shl_i_i_i_i65353_fu_418_reg[8]_0 ,
    \shl_i_i_i_i65349_fu_410_reg[8]_0 ,
    \shl_i_i_i_i65347_fu_406_reg[8]_0 ,
    \shl_i_i_i_i653119_fu_550_reg[8]_0 ,
    \shl_i_i_i_i65311_fu_334_reg[8]_0 ,
    \shl_i_i_i_i653115_fu_542_reg[8]_0 ,
    add_ln64_35_fu_1453_p2,
    add_ln64_42_fu_1505_p2,
    add_ln64_38_fu_1479_p2,
    add_ln64_50_fu_1557_p2,
    add_ln64_57_fu_1609_p2,
    add_ln64_53_fu_1583_p2,
    add_ln64_45_fu_1531_p2,
    add_ln64_60_fu_1635_p2,
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6537_out,
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65315_out,
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65319_out,
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65321_out,
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65323_out,
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65325_out,
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65327_out,
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65329_out,
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65333_out,
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65337_out,
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65339_out,
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65341_out,
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65343_out,
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65345_out,
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65351_out,
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65359_out,
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65361_out,
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65371_out,
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65375_out,
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65377_out,
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65379_out,
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65383_out,
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65389_out,
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65391_out,
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65393_out,
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65397_out,
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653105_out,
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653107_out,
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653117_out,
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653121_out,
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653123_out,
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653125_out,
    Q,
    grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address0,
    D,
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_start_reg,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    \icmp_ln41_reg_2157[0]_i_7_0 ,
    \icmp_ln41_reg_2157[0]_i_7_1 ,
    \icmp_ln41_reg_2157[0]_i_7_2 ,
    \icmp_ln41_reg_2157[0]_i_7_3 );
  output [3:0]layer2_activations_3_address0;
  output [1:0]\ap_CS_fsm_reg[14] ;
  output \ap_CS_fsm_reg[13] ;
  output \shl_i_i_i_i653101_fu_514_reg[8]_0 ;
  output \shl_i_i_i_i65353_fu_418_reg[8]_0 ;
  output \shl_i_i_i_i65349_fu_410_reg[8]_0 ;
  output \shl_i_i_i_i65347_fu_406_reg[8]_0 ;
  output \shl_i_i_i_i653119_fu_550_reg[8]_0 ;
  output \shl_i_i_i_i65311_fu_334_reg[8]_0 ;
  output \shl_i_i_i_i653115_fu_542_reg[8]_0 ;
  output [2:0]add_ln64_35_fu_1453_p2;
  output [1:0]add_ln64_42_fu_1505_p2;
  output [1:0]add_ln64_38_fu_1479_p2;
  output [1:0]add_ln64_50_fu_1557_p2;
  output [1:0]add_ln64_57_fu_1609_p2;
  output [1:0]add_ln64_53_fu_1583_p2;
  output [1:0]add_ln64_45_fu_1531_p2;
  output [1:0]add_ln64_60_fu_1635_p2;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6537_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65315_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65319_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65321_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65323_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65325_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65327_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65329_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65333_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65337_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65339_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65341_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65343_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65345_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65351_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65359_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65361_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65371_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65375_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65377_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65379_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65383_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65389_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65391_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65393_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65397_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653105_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653107_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653117_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653121_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653123_out;
  output [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653125_out;
  input [2:0]Q;
  input [3:0]grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address0;
  input [3:0]D;
  input grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_start_reg;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input [23:0]\icmp_ln41_reg_2157[0]_i_7_0 ;
  input [23:0]\icmp_ln41_reg_2157[0]_i_7_1 ;
  input [23:0]\icmp_ln41_reg_2157[0]_i_7_2 ;
  input [23:0]\icmp_ln41_reg_2157[0]_i_7_3 ;

  wire [3:0]D;
  wire [2:0]Q;
  wire [6:0]add_ln153_fu_1084_p2;
  wire [2:0]add_ln64_35_fu_1453_p2;
  wire [1:0]add_ln64_38_fu_1479_p2;
  wire [1:0]add_ln64_42_fu_1505_p2;
  wire [1:0]add_ln64_45_fu_1531_p2;
  wire [1:0]add_ln64_50_fu_1557_p2;
  wire [1:0]add_ln64_53_fu_1583_p2;
  wire [1:0]add_ln64_57_fu_1609_p2;
  wire [1:0]add_ln64_60_fu_1635_p2;
  wire \ap_CS_fsm_reg[13] ;
  wire [1:0]\ap_CS_fsm_reg[14] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_predicate_pred1003_state3;
  wire ap_predicate_pred1003_state3_i_1_n_5;
  wire ap_predicate_pred1012_state3;
  wire ap_predicate_pred1012_state3_i_1_n_5;
  wire ap_predicate_pred1012_state3_i_2_n_5;
  wire ap_predicate_pred439_state3;
  wire ap_predicate_pred439_state3_i_1_n_5;
  wire ap_predicate_pred454_state3;
  wire ap_predicate_pred463_state3;
  wire ap_predicate_pred463_state3_i_1_n_5;
  wire ap_predicate_pred472_state3;
  wire ap_predicate_pred481_state3;
  wire ap_predicate_pred481_state3_i_1_n_5;
  wire ap_predicate_pred490_state3;
  wire ap_predicate_pred499_state3;
  wire ap_predicate_pred499_state3_i_1_n_5;
  wire ap_predicate_pred508_state3;
  wire ap_predicate_pred508_state3_i_1_n_5;
  wire ap_predicate_pred517_state3;
  wire ap_predicate_pred517_state3_i_1_n_5;
  wire ap_predicate_pred526_state3;
  wire ap_predicate_pred535_state3;
  wire ap_predicate_pred535_state3_i_1_n_5;
  wire ap_predicate_pred544_state3;
  wire ap_predicate_pred553_state3;
  wire ap_predicate_pred553_state3_i_1_n_5;
  wire ap_predicate_pred562_state3;
  wire ap_predicate_pred571_state3;
  wire ap_predicate_pred571_state3_i_1_n_5;
  wire ap_predicate_pred580_state3;
  wire ap_predicate_pred580_state3_i_1_n_5;
  wire ap_predicate_pred589_state3;
  wire ap_predicate_pred589_state3_i_1_n_5;
  wire ap_predicate_pred598_state3;
  wire ap_predicate_pred607_state3;
  wire ap_predicate_pred607_state3_i_1_n_5;
  wire ap_predicate_pred616_state3;
  wire ap_predicate_pred625_state3;
  wire ap_predicate_pred625_state3_i_1_n_5;
  wire ap_predicate_pred634_state3;
  wire ap_predicate_pred643_state3;
  wire ap_predicate_pred643_state3_i_1_n_5;
  wire ap_predicate_pred652_state3;
  wire ap_predicate_pred652_state3_i_1_n_5;
  wire ap_predicate_pred661_state3;
  wire ap_predicate_pred661_state3_i_1_n_5;
  wire ap_predicate_pred670_state3;
  wire ap_predicate_pred679_state3;
  wire ap_predicate_pred679_state3_i_1_n_5;
  wire ap_predicate_pred688_state3;
  wire ap_predicate_pred697_state3;
  wire ap_predicate_pred697_state3_i_1_n_5;
  wire ap_predicate_pred706_state3;
  wire ap_predicate_pred715_state3;
  wire ap_predicate_pred715_state3_i_1_n_5;
  wire ap_predicate_pred724_state3;
  wire ap_predicate_pred724_state3_i_1_n_5;
  wire ap_predicate_pred733_state3;
  wire ap_predicate_pred733_state3_i_1_n_5;
  wire ap_predicate_pred742_state3;
  wire ap_predicate_pred751_state3;
  wire ap_predicate_pred751_state3_i_1_n_5;
  wire ap_predicate_pred760_state3;
  wire ap_predicate_pred769_state3;
  wire ap_predicate_pred769_state3_i_1_n_5;
  wire ap_predicate_pred778_state3;
  wire ap_predicate_pred787_state3;
  wire ap_predicate_pred787_state3_i_1_n_5;
  wire ap_predicate_pred796_state3;
  wire ap_predicate_pred796_state3_i_1_n_5;
  wire ap_predicate_pred805_state3;
  wire ap_predicate_pred805_state3_i_1_n_5;
  wire ap_predicate_pred814_state3;
  wire ap_predicate_pred823_state3;
  wire ap_predicate_pred823_state3_i_1_n_5;
  wire ap_predicate_pred832_state3;
  wire ap_predicate_pred841_state3;
  wire ap_predicate_pred841_state3_i_1_n_5;
  wire ap_predicate_pred850_state3;
  wire ap_predicate_pred859_state3;
  wire ap_predicate_pred859_state3_i_1_n_5;
  wire ap_predicate_pred868_state3;
  wire ap_predicate_pred868_state3_i_1_n_5;
  wire ap_predicate_pred877_state3;
  wire ap_predicate_pred877_state3_i_1_n_5;
  wire ap_predicate_pred886_state3;
  wire ap_predicate_pred895_state3;
  wire ap_predicate_pred895_state3_i_1_n_5;
  wire ap_predicate_pred904_state3;
  wire ap_predicate_pred913_state3;
  wire ap_predicate_pred913_state3_i_1_n_5;
  wire ap_predicate_pred922_state3;
  wire ap_predicate_pred931_state3;
  wire ap_predicate_pred931_state3_i_1_n_5;
  wire ap_predicate_pred940_state3;
  wire ap_predicate_pred940_state3_i_1_n_5;
  wire ap_predicate_pred949_state3;
  wire ap_predicate_pred949_state3_i_1_n_5;
  wire ap_predicate_pred958_state3;
  wire ap_predicate_pred967_state3;
  wire ap_predicate_pred967_state3_i_1_n_5;
  wire ap_predicate_pred976_state3;
  wire ap_predicate_pred985_state3;
  wire ap_predicate_pred985_state3_i_1_n_5;
  wire ap_predicate_pred994_state3;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [0:0]ap_sig_allocacmp_i_3;
  wire [31:8]dout_tmp;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire [3:0]grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address0;
  wire grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_ready;
  wire grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_start_reg;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653101_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653103_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653105_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653107_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653109_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653111_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653113_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653115_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653117_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653119_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65311_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653121_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653123_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653125_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653127_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65313_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65315_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65317_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65319_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6531_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65321_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65323_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65325_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65327_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65329_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65331_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65333_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65335_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65337_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65339_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6533_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65341_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65343_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65345_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65347_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65349_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65351_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65353_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65355_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65357_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65359_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6535_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65361_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65363_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65365_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65367_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65369_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65371_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65373_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65375_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65377_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65379_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6537_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65381_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65383_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65385_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65387_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65389_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65391_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65393_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65395_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65397_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65399_out;
  wire [8:8]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6539_out;
  wire i_fu_3100;
  wire \i_fu_310[6]_i_3_n_5 ;
  wire \i_fu_310[6]_i_4_n_5 ;
  wire \i_fu_310[6]_i_5_n_5 ;
  wire \i_fu_310_reg_n_5_[0] ;
  wire \i_fu_310_reg_n_5_[1] ;
  wire \i_fu_310_reg_n_5_[2] ;
  wire \i_fu_310_reg_n_5_[3] ;
  wire \i_fu_310_reg_n_5_[4] ;
  wire \i_fu_310_reg_n_5_[5] ;
  wire \i_fu_310_reg_n_5_[6] ;
  wire icmp_ln41_fu_1144_p2;
  wire icmp_ln41_reg_2157;
  wire \icmp_ln41_reg_2157[0]_i_10_n_5 ;
  wire \icmp_ln41_reg_2157[0]_i_12_n_5 ;
  wire \icmp_ln41_reg_2157[0]_i_13_n_5 ;
  wire \icmp_ln41_reg_2157[0]_i_14_n_5 ;
  wire \icmp_ln41_reg_2157[0]_i_15_n_5 ;
  wire \icmp_ln41_reg_2157[0]_i_16_n_5 ;
  wire \icmp_ln41_reg_2157[0]_i_17_n_5 ;
  wire \icmp_ln41_reg_2157[0]_i_18_n_5 ;
  wire \icmp_ln41_reg_2157[0]_i_19_n_5 ;
  wire \icmp_ln41_reg_2157[0]_i_28_n_5 ;
  wire \icmp_ln41_reg_2157[0]_i_29_n_5 ;
  wire \icmp_ln41_reg_2157[0]_i_30_n_5 ;
  wire \icmp_ln41_reg_2157[0]_i_31_n_5 ;
  wire \icmp_ln41_reg_2157[0]_i_32_n_5 ;
  wire \icmp_ln41_reg_2157[0]_i_33_n_5 ;
  wire \icmp_ln41_reg_2157[0]_i_34_n_5 ;
  wire \icmp_ln41_reg_2157[0]_i_35_n_5 ;
  wire \icmp_ln41_reg_2157[0]_i_3_n_5 ;
  wire \icmp_ln41_reg_2157[0]_i_4_n_5 ;
  wire \icmp_ln41_reg_2157[0]_i_5_n_5 ;
  wire \icmp_ln41_reg_2157[0]_i_6_n_5 ;
  wire [23:0]\icmp_ln41_reg_2157[0]_i_7_0 ;
  wire [23:0]\icmp_ln41_reg_2157[0]_i_7_1 ;
  wire [23:0]\icmp_ln41_reg_2157[0]_i_7_2 ;
  wire [23:0]\icmp_ln41_reg_2157[0]_i_7_3 ;
  wire \icmp_ln41_reg_2157[0]_i_7_n_5 ;
  wire \icmp_ln41_reg_2157[0]_i_8_n_5 ;
  wire \icmp_ln41_reg_2157[0]_i_9_n_5 ;
  wire \icmp_ln41_reg_2157_reg[0]_i_11_n_5 ;
  wire \icmp_ln41_reg_2157_reg[0]_i_11_n_6 ;
  wire \icmp_ln41_reg_2157_reg[0]_i_11_n_7 ;
  wire \icmp_ln41_reg_2157_reg[0]_i_11_n_8 ;
  wire \icmp_ln41_reg_2157_reg[0]_i_1_n_6 ;
  wire \icmp_ln41_reg_2157_reg[0]_i_1_n_7 ;
  wire \icmp_ln41_reg_2157_reg[0]_i_1_n_8 ;
  wire \icmp_ln41_reg_2157_reg[0]_i_2_n_5 ;
  wire \icmp_ln41_reg_2157_reg[0]_i_2_n_6 ;
  wire \icmp_ln41_reg_2157_reg[0]_i_2_n_7 ;
  wire \icmp_ln41_reg_2157_reg[0]_i_2_n_8 ;
  wire [3:0]layer2_activations_3_address0;
  wire \shl_i_i_i_i653101_fu_514[8]_i_1_n_5 ;
  wire \shl_i_i_i_i653101_fu_514_reg[8]_0 ;
  wire \shl_i_i_i_i653103_fu_518[8]_i_1_n_5 ;
  wire \shl_i_i_i_i653105_fu_522[8]_i_1_n_5 ;
  wire \shl_i_i_i_i653107_fu_526[8]_i_1_n_5 ;
  wire \shl_i_i_i_i653109_fu_530[8]_i_1_n_5 ;
  wire \shl_i_i_i_i653111_fu_534[8]_i_1_n_5 ;
  wire \shl_i_i_i_i653113_fu_538[8]_i_1_n_5 ;
  wire \shl_i_i_i_i653115_fu_542[8]_i_1_n_5 ;
  wire \shl_i_i_i_i653115_fu_542_reg[8]_0 ;
  wire \shl_i_i_i_i653117_fu_546[8]_i_1_n_5 ;
  wire \shl_i_i_i_i653119_fu_550[8]_i_1_n_5 ;
  wire \shl_i_i_i_i653119_fu_550_reg[8]_0 ;
  wire \shl_i_i_i_i65311_fu_334[8]_i_1_n_5 ;
  wire \shl_i_i_i_i65311_fu_334_reg[8]_0 ;
  wire \shl_i_i_i_i653121_fu_554[8]_i_1_n_5 ;
  wire \shl_i_i_i_i653123_fu_558[8]_i_1_n_5 ;
  wire \shl_i_i_i_i653125_fu_562[8]_i_1_n_5 ;
  wire \shl_i_i_i_i653127_fu_566[8]_i_1_n_5 ;
  wire \shl_i_i_i_i65313_fu_338[8]_i_1_n_5 ;
  wire \shl_i_i_i_i65315_fu_342[8]_i_1_n_5 ;
  wire \shl_i_i_i_i65317_fu_346[8]_i_1_n_5 ;
  wire \shl_i_i_i_i65319_fu_350[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6531_fu_314[8]_i_1_n_5 ;
  wire \shl_i_i_i_i65321_fu_354[8]_i_1_n_5 ;
  wire \shl_i_i_i_i65323_fu_358[8]_i_1_n_5 ;
  wire \shl_i_i_i_i65325_fu_362[8]_i_1_n_5 ;
  wire \shl_i_i_i_i65327_fu_366[8]_i_1_n_5 ;
  wire \shl_i_i_i_i65329_fu_370[8]_i_1_n_5 ;
  wire \shl_i_i_i_i65331_fu_374[8]_i_1_n_5 ;
  wire \shl_i_i_i_i65333_fu_378[8]_i_1_n_5 ;
  wire \shl_i_i_i_i65335_fu_382[8]_i_1_n_5 ;
  wire \shl_i_i_i_i65337_fu_386[8]_i_1_n_5 ;
  wire \shl_i_i_i_i65339_fu_390[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6533_fu_318[8]_i_1_n_5 ;
  wire \shl_i_i_i_i65341_fu_394[8]_i_1_n_5 ;
  wire \shl_i_i_i_i65343_fu_398[8]_i_1_n_5 ;
  wire \shl_i_i_i_i65345_fu_402[8]_i_1_n_5 ;
  wire \shl_i_i_i_i65347_fu_406[8]_i_1_n_5 ;
  wire \shl_i_i_i_i65347_fu_406_reg[8]_0 ;
  wire \shl_i_i_i_i65349_fu_410[8]_i_1_n_5 ;
  wire \shl_i_i_i_i65349_fu_410_reg[8]_0 ;
  wire \shl_i_i_i_i65351_fu_414[8]_i_1_n_5 ;
  wire \shl_i_i_i_i65353_fu_418[8]_i_1_n_5 ;
  wire \shl_i_i_i_i65353_fu_418_reg[8]_0 ;
  wire \shl_i_i_i_i65355_fu_422[8]_i_1_n_5 ;
  wire \shl_i_i_i_i65357_fu_426[8]_i_1_n_5 ;
  wire \shl_i_i_i_i65359_fu_430[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6535_fu_322[8]_i_1_n_5 ;
  wire \shl_i_i_i_i65361_fu_434[8]_i_1_n_5 ;
  wire \shl_i_i_i_i65363_fu_438[8]_i_1_n_5 ;
  wire \shl_i_i_i_i65365_fu_442[8]_i_1_n_5 ;
  wire \shl_i_i_i_i65367_fu_446[8]_i_1_n_5 ;
  wire \shl_i_i_i_i65369_fu_450[8]_i_1_n_5 ;
  wire \shl_i_i_i_i65371_fu_454[8]_i_1_n_5 ;
  wire \shl_i_i_i_i65373_fu_458[8]_i_1_n_5 ;
  wire \shl_i_i_i_i65375_fu_462[8]_i_1_n_5 ;
  wire \shl_i_i_i_i65377_fu_466[8]_i_1_n_5 ;
  wire \shl_i_i_i_i65379_fu_470[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6537_fu_326[8]_i_1_n_5 ;
  wire \shl_i_i_i_i65381_fu_474[8]_i_1_n_5 ;
  wire \shl_i_i_i_i65383_fu_478[8]_i_1_n_5 ;
  wire \shl_i_i_i_i65385_fu_482[8]_i_1_n_5 ;
  wire \shl_i_i_i_i65387_fu_486[8]_i_1_n_5 ;
  wire \shl_i_i_i_i65389_fu_490[8]_i_1_n_5 ;
  wire \shl_i_i_i_i65391_fu_494[8]_i_1_n_5 ;
  wire \shl_i_i_i_i65393_fu_498[8]_i_1_n_5 ;
  wire \shl_i_i_i_i65395_fu_502[8]_i_1_n_5 ;
  wire \shl_i_i_i_i65397_fu_506[8]_i_1_n_5 ;
  wire \shl_i_i_i_i65399_fu_510[8]_i_1_n_5 ;
  wire \shl_i_i_i_i6539_fu_330[8]_i_1_n_5 ;
  wire [5:0]trunc_ln153_1_reg_2133;
  wire [3:0]\NLW_icmp_ln41_reg_2157_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln41_reg_2157_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln41_reg_2157_reg[0]_i_2_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h9669)) 
    \add_ln64_35_reg_1912[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6531_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65317_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65357_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65367_out),
        .O(add_ln64_35_fu_1453_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'hE87E)) 
    \add_ln64_35_reg_1912[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65367_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65357_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65317_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6531_out),
        .O(add_ln64_35_fu_1453_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \add_ln64_35_reg_1912[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65357_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65317_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6531_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65367_out),
        .O(add_ln64_35_fu_1453_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln64_38_reg_1917[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65353_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65385_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653127_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6533_out),
        .O(\shl_i_i_i_i65353_fu_418_reg[8]_0 ));
  LUT4 #(
    .INIT(16'h177E)) 
    \add_ln64_38_reg_1917[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6533_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653127_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65353_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65385_out),
        .O(add_ln64_38_fu_1479_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \add_ln64_38_reg_1917[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6533_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653127_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65385_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65353_out),
        .O(add_ln64_38_fu_1479_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln64_42_reg_1922[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653101_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65369_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6535_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653109_out),
        .O(\shl_i_i_i_i653101_fu_514_reg[8]_0 ));
  LUT4 #(
    .INIT(16'h177E)) 
    \add_ln64_42_reg_1922[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653109_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6535_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653101_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65369_out),
        .O(add_ln64_42_fu_1505_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \add_ln64_42_reg_1922[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653109_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6535_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65369_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653101_out),
        .O(add_ln64_42_fu_1505_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln64_45_reg_1927[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65311_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6539_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653111_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653113_out),
        .O(\shl_i_i_i_i65311_fu_334_reg[8]_0 ));
  LUT4 #(
    .INIT(16'h177E)) 
    \add_ln64_45_reg_1927[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653113_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653111_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65311_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6539_out),
        .O(add_ln64_45_fu_1531_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \add_ln64_45_reg_1927[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653113_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653111_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6539_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65311_out),
        .O(add_ln64_45_fu_1531_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln64_50_reg_1932[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65349_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65395_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65373_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65313_out),
        .O(\shl_i_i_i_i65349_fu_410_reg[8]_0 ));
  LUT4 #(
    .INIT(16'h177E)) 
    \add_ln64_50_reg_1932[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65313_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65373_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65349_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65395_out),
        .O(add_ln64_50_fu_1557_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \add_ln64_50_reg_1932[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65313_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65373_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65395_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65349_out),
        .O(add_ln64_50_fu_1557_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln64_53_reg_1937[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653119_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65335_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653103_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65387_out),
        .O(\shl_i_i_i_i653119_fu_550_reg[8]_0 ));
  LUT4 #(
    .INIT(16'h177E)) 
    \add_ln64_53_reg_1937[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65387_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653103_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653119_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65335_out),
        .O(add_ln64_53_fu_1583_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \add_ln64_53_reg_1937[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65387_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653103_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65335_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653119_out),
        .O(add_ln64_53_fu_1583_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln64_57_reg_1942[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65347_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65363_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65331_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65399_out),
        .O(\shl_i_i_i_i65347_fu_406_reg[8]_0 ));
  LUT4 #(
    .INIT(16'h177E)) 
    \add_ln64_57_reg_1942[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65399_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65331_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65347_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65363_out),
        .O(add_ln64_57_fu_1609_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \add_ln64_57_reg_1942[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65399_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65331_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65363_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65347_out),
        .O(add_ln64_57_fu_1609_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln64_60_reg_1947[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653115_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65355_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65365_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65381_out),
        .O(\shl_i_i_i_i653115_fu_542_reg[8]_0 ));
  LUT4 #(
    .INIT(16'h177E)) 
    \add_ln64_60_reg_1947[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65381_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65365_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653115_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65355_out),
        .O(add_ln64_60_fu_1635_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \add_ln64_60_reg_1947[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65381_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65365_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65355_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653115_out),
        .O(add_ln64_60_fu_1635_p2[1]));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(i_fu_3100),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    ap_predicate_pred1003_state3_i_1
       (.I0(trunc_ln153_1_reg_2133[2]),
        .I1(trunc_ln153_1_reg_2133[3]),
        .I2(trunc_ln153_1_reg_2133[4]),
        .I3(trunc_ln153_1_reg_2133[5]),
        .I4(trunc_ln153_1_reg_2133[1]),
        .O(ap_predicate_pred1003_state3_i_1_n_5));
  FDRE ap_predicate_pred1003_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1003_state3_i_1_n_5),
        .Q(ap_predicate_pred1003_state3),
        .R(trunc_ln153_1_reg_2133[0]));
  LUT1 #(
    .INIT(2'h1)) 
    ap_predicate_pred1012_state3_i_1
       (.I0(trunc_ln153_1_reg_2133[0]),
        .O(ap_predicate_pred1012_state3_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    ap_predicate_pred1012_state3_i_2
       (.I0(trunc_ln153_1_reg_2133[1]),
        .I1(trunc_ln153_1_reg_2133[3]),
        .I2(trunc_ln153_1_reg_2133[4]),
        .I3(trunc_ln153_1_reg_2133[5]),
        .I4(trunc_ln153_1_reg_2133[2]),
        .O(ap_predicate_pred1012_state3_i_2_n_5));
  FDRE ap_predicate_pred1012_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1012_state3_i_2_n_5),
        .Q(ap_predicate_pred1012_state3),
        .R(ap_predicate_pred1012_state3_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    ap_predicate_pred439_state3_i_1
       (.I0(trunc_ln153_1_reg_2133[1]),
        .I1(trunc_ln153_1_reg_2133[2]),
        .I2(trunc_ln153_1_reg_2133[5]),
        .I3(trunc_ln153_1_reg_2133[4]),
        .I4(trunc_ln153_1_reg_2133[3]),
        .O(ap_predicate_pred439_state3_i_1_n_5));
  FDRE ap_predicate_pred439_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred439_state3_i_1_n_5),
        .Q(ap_predicate_pred439_state3),
        .R(trunc_ln153_1_reg_2133[0]));
  FDRE ap_predicate_pred454_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred463_state3_i_1_n_5),
        .Q(ap_predicate_pred454_state3),
        .R(ap_predicate_pred1012_state3_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    ap_predicate_pred463_state3_i_1
       (.I0(trunc_ln153_1_reg_2133[3]),
        .I1(trunc_ln153_1_reg_2133[4]),
        .I2(trunc_ln153_1_reg_2133[5]),
        .I3(trunc_ln153_1_reg_2133[2]),
        .I4(trunc_ln153_1_reg_2133[1]),
        .O(ap_predicate_pred463_state3_i_1_n_5));
  FDRE ap_predicate_pred463_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred463_state3_i_1_n_5),
        .Q(ap_predicate_pred463_state3),
        .R(trunc_ln153_1_reg_2133[0]));
  FDRE ap_predicate_pred472_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred481_state3_i_1_n_5),
        .Q(ap_predicate_pred472_state3),
        .R(ap_predicate_pred1012_state3_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    ap_predicate_pred481_state3_i_1
       (.I0(trunc_ln153_1_reg_2133[1]),
        .I1(trunc_ln153_1_reg_2133[2]),
        .I2(trunc_ln153_1_reg_2133[3]),
        .I3(trunc_ln153_1_reg_2133[4]),
        .I4(trunc_ln153_1_reg_2133[5]),
        .O(ap_predicate_pred481_state3_i_1_n_5));
  FDRE ap_predicate_pred481_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred481_state3_i_1_n_5),
        .Q(ap_predicate_pred481_state3),
        .R(trunc_ln153_1_reg_2133[0]));
  FDRE ap_predicate_pred490_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred499_state3_i_1_n_5),
        .Q(ap_predicate_pred490_state3),
        .R(ap_predicate_pred1012_state3_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    ap_predicate_pred499_state3_i_1
       (.I0(trunc_ln153_1_reg_2133[2]),
        .I1(trunc_ln153_1_reg_2133[3]),
        .I2(trunc_ln153_1_reg_2133[4]),
        .I3(trunc_ln153_1_reg_2133[5]),
        .I4(trunc_ln153_1_reg_2133[1]),
        .O(ap_predicate_pred499_state3_i_1_n_5));
  FDRE ap_predicate_pred499_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred499_state3_i_1_n_5),
        .Q(ap_predicate_pred499_state3),
        .R(trunc_ln153_1_reg_2133[0]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    ap_predicate_pred508_state3_i_1
       (.I0(trunc_ln153_1_reg_2133[1]),
        .I1(trunc_ln153_1_reg_2133[3]),
        .I2(trunc_ln153_1_reg_2133[4]),
        .I3(trunc_ln153_1_reg_2133[5]),
        .I4(trunc_ln153_1_reg_2133[2]),
        .O(ap_predicate_pred508_state3_i_1_n_5));
  FDRE ap_predicate_pred508_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred508_state3_i_1_n_5),
        .Q(ap_predicate_pred508_state3),
        .R(ap_predicate_pred1012_state3_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    ap_predicate_pred517_state3_i_1
       (.I0(trunc_ln153_1_reg_2133[1]),
        .I1(trunc_ln153_1_reg_2133[2]),
        .I2(trunc_ln153_1_reg_2133[5]),
        .I3(trunc_ln153_1_reg_2133[4]),
        .I4(trunc_ln153_1_reg_2133[3]),
        .O(ap_predicate_pred517_state3_i_1_n_5));
  FDRE ap_predicate_pred517_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred517_state3_i_1_n_5),
        .Q(ap_predicate_pred517_state3),
        .R(trunc_ln153_1_reg_2133[0]));
  FDRE ap_predicate_pred526_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred535_state3_i_1_n_5),
        .Q(ap_predicate_pred526_state3),
        .R(ap_predicate_pred1012_state3_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    ap_predicate_pred535_state3_i_1
       (.I0(trunc_ln153_1_reg_2133[3]),
        .I1(trunc_ln153_1_reg_2133[4]),
        .I2(trunc_ln153_1_reg_2133[5]),
        .I3(trunc_ln153_1_reg_2133[2]),
        .I4(trunc_ln153_1_reg_2133[1]),
        .O(ap_predicate_pred535_state3_i_1_n_5));
  FDRE ap_predicate_pred535_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred535_state3_i_1_n_5),
        .Q(ap_predicate_pred535_state3),
        .R(trunc_ln153_1_reg_2133[0]));
  FDRE ap_predicate_pred544_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred553_state3_i_1_n_5),
        .Q(ap_predicate_pred544_state3),
        .R(ap_predicate_pred1012_state3_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'h02000000)) 
    ap_predicate_pred553_state3_i_1
       (.I0(trunc_ln153_1_reg_2133[1]),
        .I1(trunc_ln153_1_reg_2133[2]),
        .I2(trunc_ln153_1_reg_2133[3]),
        .I3(trunc_ln153_1_reg_2133[4]),
        .I4(trunc_ln153_1_reg_2133[5]),
        .O(ap_predicate_pred553_state3_i_1_n_5));
  FDRE ap_predicate_pred553_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred553_state3_i_1_n_5),
        .Q(ap_predicate_pred553_state3),
        .R(trunc_ln153_1_reg_2133[0]));
  FDRE ap_predicate_pred562_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred571_state3_i_1_n_5),
        .Q(ap_predicate_pred562_state3),
        .R(ap_predicate_pred1012_state3_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'h00001000)) 
    ap_predicate_pred571_state3_i_1
       (.I0(trunc_ln153_1_reg_2133[2]),
        .I1(trunc_ln153_1_reg_2133[3]),
        .I2(trunc_ln153_1_reg_2133[4]),
        .I3(trunc_ln153_1_reg_2133[5]),
        .I4(trunc_ln153_1_reg_2133[1]),
        .O(ap_predicate_pred571_state3_i_1_n_5));
  FDRE ap_predicate_pred571_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred571_state3_i_1_n_5),
        .Q(ap_predicate_pred571_state3),
        .R(trunc_ln153_1_reg_2133[0]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    ap_predicate_pred580_state3_i_1
       (.I0(trunc_ln153_1_reg_2133[1]),
        .I1(trunc_ln153_1_reg_2133[3]),
        .I2(trunc_ln153_1_reg_2133[4]),
        .I3(trunc_ln153_1_reg_2133[5]),
        .I4(trunc_ln153_1_reg_2133[2]),
        .O(ap_predicate_pred580_state3_i_1_n_5));
  FDRE ap_predicate_pred580_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred580_state3_i_1_n_5),
        .Q(ap_predicate_pred580_state3),
        .R(ap_predicate_pred1012_state3_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    ap_predicate_pred589_state3_i_1
       (.I0(trunc_ln153_1_reg_2133[1]),
        .I1(trunc_ln153_1_reg_2133[5]),
        .I2(trunc_ln153_1_reg_2133[4]),
        .I3(trunc_ln153_1_reg_2133[3]),
        .I4(trunc_ln153_1_reg_2133[2]),
        .O(ap_predicate_pred589_state3_i_1_n_5));
  FDRE ap_predicate_pred589_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred589_state3_i_1_n_5),
        .Q(ap_predicate_pred589_state3),
        .R(trunc_ln153_1_reg_2133[0]));
  FDRE ap_predicate_pred598_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred607_state3_i_1_n_5),
        .Q(ap_predicate_pred598_state3),
        .R(ap_predicate_pred1012_state3_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'h00002000)) 
    ap_predicate_pred607_state3_i_1
       (.I0(trunc_ln153_1_reg_2133[3]),
        .I1(trunc_ln153_1_reg_2133[4]),
        .I2(trunc_ln153_1_reg_2133[5]),
        .I3(trunc_ln153_1_reg_2133[2]),
        .I4(trunc_ln153_1_reg_2133[1]),
        .O(ap_predicate_pred607_state3_i_1_n_5));
  FDRE ap_predicate_pred607_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred607_state3_i_1_n_5),
        .Q(ap_predicate_pred607_state3),
        .R(trunc_ln153_1_reg_2133[0]));
  FDRE ap_predicate_pred616_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred625_state3_i_1_n_5),
        .Q(ap_predicate_pred616_state3),
        .R(ap_predicate_pred1012_state3_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    ap_predicate_pred625_state3_i_1
       (.I0(trunc_ln153_1_reg_2133[1]),
        .I1(trunc_ln153_1_reg_2133[2]),
        .I2(trunc_ln153_1_reg_2133[5]),
        .I3(trunc_ln153_1_reg_2133[4]),
        .I4(trunc_ln153_1_reg_2133[3]),
        .O(ap_predicate_pred625_state3_i_1_n_5));
  FDRE ap_predicate_pred625_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred625_state3_i_1_n_5),
        .Q(ap_predicate_pred625_state3),
        .R(trunc_ln153_1_reg_2133[0]));
  FDRE ap_predicate_pred634_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred643_state3_i_1_n_5),
        .Q(ap_predicate_pred634_state3),
        .R(ap_predicate_pred1012_state3_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    ap_predicate_pred643_state3_i_1
       (.I0(trunc_ln153_1_reg_2133[2]),
        .I1(trunc_ln153_1_reg_2133[5]),
        .I2(trunc_ln153_1_reg_2133[4]),
        .I3(trunc_ln153_1_reg_2133[3]),
        .I4(trunc_ln153_1_reg_2133[1]),
        .O(ap_predicate_pred643_state3_i_1_n_5));
  FDRE ap_predicate_pred643_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred643_state3_i_1_n_5),
        .Q(ap_predicate_pred643_state3),
        .R(trunc_ln153_1_reg_2133[0]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'h02000000)) 
    ap_predicate_pred652_state3_i_1
       (.I0(trunc_ln153_1_reg_2133[1]),
        .I1(trunc_ln153_1_reg_2133[3]),
        .I2(trunc_ln153_1_reg_2133[4]),
        .I3(trunc_ln153_1_reg_2133[5]),
        .I4(trunc_ln153_1_reg_2133[2]),
        .O(ap_predicate_pred652_state3_i_1_n_5));
  FDRE ap_predicate_pred652_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred652_state3_i_1_n_5),
        .Q(ap_predicate_pred652_state3),
        .R(ap_predicate_pred1012_state3_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    ap_predicate_pred661_state3_i_1
       (.I0(trunc_ln153_1_reg_2133[1]),
        .I1(trunc_ln153_1_reg_2133[2]),
        .I2(trunc_ln153_1_reg_2133[5]),
        .I3(trunc_ln153_1_reg_2133[4]),
        .I4(trunc_ln153_1_reg_2133[3]),
        .O(ap_predicate_pred661_state3_i_1_n_5));
  FDRE ap_predicate_pred661_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred661_state3_i_1_n_5),
        .Q(ap_predicate_pred661_state3),
        .R(trunc_ln153_1_reg_2133[0]));
  FDRE ap_predicate_pred670_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred679_state3_i_1_n_5),
        .Q(ap_predicate_pred670_state3),
        .R(ap_predicate_pred1012_state3_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h00001000)) 
    ap_predicate_pred679_state3_i_1
       (.I0(trunc_ln153_1_reg_2133[3]),
        .I1(trunc_ln153_1_reg_2133[4]),
        .I2(trunc_ln153_1_reg_2133[5]),
        .I3(trunc_ln153_1_reg_2133[2]),
        .I4(trunc_ln153_1_reg_2133[1]),
        .O(ap_predicate_pred679_state3_i_1_n_5));
  FDRE ap_predicate_pred679_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred679_state3_i_1_n_5),
        .Q(ap_predicate_pred679_state3),
        .R(trunc_ln153_1_reg_2133[0]));
  FDRE ap_predicate_pred688_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred697_state3_i_1_n_5),
        .Q(ap_predicate_pred688_state3),
        .R(ap_predicate_pred1012_state3_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    ap_predicate_pred697_state3_i_1
       (.I0(trunc_ln153_1_reg_2133[1]),
        .I1(trunc_ln153_1_reg_2133[3]),
        .I2(trunc_ln153_1_reg_2133[4]),
        .I3(trunc_ln153_1_reg_2133[5]),
        .I4(trunc_ln153_1_reg_2133[2]),
        .O(ap_predicate_pred697_state3_i_1_n_5));
  FDRE ap_predicate_pred697_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred697_state3_i_1_n_5),
        .Q(ap_predicate_pred697_state3),
        .R(trunc_ln153_1_reg_2133[0]));
  FDRE ap_predicate_pred706_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred715_state3_i_1_n_5),
        .Q(ap_predicate_pred706_state3),
        .R(ap_predicate_pred1012_state3_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    ap_predicate_pred715_state3_i_1
       (.I0(trunc_ln153_1_reg_2133[3]),
        .I1(trunc_ln153_1_reg_2133[4]),
        .I2(trunc_ln153_1_reg_2133[5]),
        .I3(trunc_ln153_1_reg_2133[2]),
        .I4(trunc_ln153_1_reg_2133[1]),
        .O(ap_predicate_pred715_state3_i_1_n_5));
  FDRE ap_predicate_pred715_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred715_state3_i_1_n_5),
        .Q(ap_predicate_pred715_state3),
        .R(trunc_ln153_1_reg_2133[0]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    ap_predicate_pred724_state3_i_1
       (.I0(trunc_ln153_1_reg_2133[1]),
        .I1(trunc_ln153_1_reg_2133[5]),
        .I2(trunc_ln153_1_reg_2133[4]),
        .I3(trunc_ln153_1_reg_2133[3]),
        .I4(trunc_ln153_1_reg_2133[2]),
        .O(ap_predicate_pred724_state3_i_1_n_5));
  FDRE ap_predicate_pred724_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred724_state3_i_1_n_5),
        .Q(ap_predicate_pred724_state3),
        .R(ap_predicate_pred1012_state3_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    ap_predicate_pred733_state3_i_1
       (.I0(trunc_ln153_1_reg_2133[1]),
        .I1(trunc_ln153_1_reg_2133[3]),
        .I2(trunc_ln153_1_reg_2133[4]),
        .I3(trunc_ln153_1_reg_2133[5]),
        .I4(trunc_ln153_1_reg_2133[2]),
        .O(ap_predicate_pred733_state3_i_1_n_5));
  FDRE ap_predicate_pred733_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred733_state3_i_1_n_5),
        .Q(ap_predicate_pred733_state3),
        .R(trunc_ln153_1_reg_2133[0]));
  FDRE ap_predicate_pred742_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred751_state3_i_1_n_5),
        .Q(ap_predicate_pred742_state3),
        .R(ap_predicate_pred1012_state3_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    ap_predicate_pred751_state3_i_1
       (.I0(trunc_ln153_1_reg_2133[5]),
        .I1(trunc_ln153_1_reg_2133[4]),
        .I2(trunc_ln153_1_reg_2133[3]),
        .I3(trunc_ln153_1_reg_2133[2]),
        .I4(trunc_ln153_1_reg_2133[1]),
        .O(ap_predicate_pred751_state3_i_1_n_5));
  FDRE ap_predicate_pred751_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred751_state3_i_1_n_5),
        .Q(ap_predicate_pred751_state3),
        .R(trunc_ln153_1_reg_2133[0]));
  FDRE ap_predicate_pred760_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred769_state3_i_1_n_5),
        .Q(ap_predicate_pred760_state3),
        .R(ap_predicate_pred1012_state3_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'h00002000)) 
    ap_predicate_pred769_state3_i_1
       (.I0(trunc_ln153_1_reg_2133[1]),
        .I1(trunc_ln153_1_reg_2133[2]),
        .I2(trunc_ln153_1_reg_2133[3]),
        .I3(trunc_ln153_1_reg_2133[4]),
        .I4(trunc_ln153_1_reg_2133[5]),
        .O(ap_predicate_pred769_state3_i_1_n_5));
  FDRE ap_predicate_pred769_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred769_state3_i_1_n_5),
        .Q(ap_predicate_pred769_state3),
        .R(trunc_ln153_1_reg_2133[0]));
  FDRE ap_predicate_pred778_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred787_state3_i_1_n_5),
        .Q(ap_predicate_pred778_state3),
        .R(ap_predicate_pred1012_state3_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    ap_predicate_pred787_state3_i_1
       (.I0(trunc_ln153_1_reg_2133[2]),
        .I1(trunc_ln153_1_reg_2133[3]),
        .I2(trunc_ln153_1_reg_2133[4]),
        .I3(trunc_ln153_1_reg_2133[5]),
        .I4(trunc_ln153_1_reg_2133[1]),
        .O(ap_predicate_pred787_state3_i_1_n_5));
  FDRE ap_predicate_pred787_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred787_state3_i_1_n_5),
        .Q(ap_predicate_pred787_state3),
        .R(trunc_ln153_1_reg_2133[0]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    ap_predicate_pred796_state3_i_1
       (.I0(trunc_ln153_1_reg_2133[1]),
        .I1(trunc_ln153_1_reg_2133[3]),
        .I2(trunc_ln153_1_reg_2133[4]),
        .I3(trunc_ln153_1_reg_2133[5]),
        .I4(trunc_ln153_1_reg_2133[2]),
        .O(ap_predicate_pred796_state3_i_1_n_5));
  FDRE ap_predicate_pred796_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred796_state3_i_1_n_5),
        .Q(ap_predicate_pred796_state3),
        .R(ap_predicate_pred1012_state3_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    ap_predicate_pred805_state3_i_1
       (.I0(trunc_ln153_1_reg_2133[1]),
        .I1(trunc_ln153_1_reg_2133[2]),
        .I2(trunc_ln153_1_reg_2133[5]),
        .I3(trunc_ln153_1_reg_2133[4]),
        .I4(trunc_ln153_1_reg_2133[3]),
        .O(ap_predicate_pred805_state3_i_1_n_5));
  FDRE ap_predicate_pred805_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred805_state3_i_1_n_5),
        .Q(ap_predicate_pred805_state3),
        .R(trunc_ln153_1_reg_2133[0]));
  FDRE ap_predicate_pred814_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred823_state3_i_1_n_5),
        .Q(ap_predicate_pred814_state3),
        .R(ap_predicate_pred1012_state3_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    ap_predicate_pred823_state3_i_1
       (.I0(trunc_ln153_1_reg_2133[3]),
        .I1(trunc_ln153_1_reg_2133[4]),
        .I2(trunc_ln153_1_reg_2133[5]),
        .I3(trunc_ln153_1_reg_2133[2]),
        .I4(trunc_ln153_1_reg_2133[1]),
        .O(ap_predicate_pred823_state3_i_1_n_5));
  FDRE ap_predicate_pred823_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred823_state3_i_1_n_5),
        .Q(ap_predicate_pred823_state3),
        .R(trunc_ln153_1_reg_2133[0]));
  FDRE ap_predicate_pred832_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred841_state3_i_1_n_5),
        .Q(ap_predicate_pred832_state3),
        .R(ap_predicate_pred1012_state3_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    ap_predicate_pred841_state3_i_1
       (.I0(trunc_ln153_1_reg_2133[1]),
        .I1(trunc_ln153_1_reg_2133[2]),
        .I2(trunc_ln153_1_reg_2133[3]),
        .I3(trunc_ln153_1_reg_2133[4]),
        .I4(trunc_ln153_1_reg_2133[5]),
        .O(ap_predicate_pred841_state3_i_1_n_5));
  FDRE ap_predicate_pred841_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred841_state3_i_1_n_5),
        .Q(ap_predicate_pred841_state3),
        .R(trunc_ln153_1_reg_2133[0]));
  FDRE ap_predicate_pred850_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred859_state3_i_1_n_5),
        .Q(ap_predicate_pred850_state3),
        .R(ap_predicate_pred1012_state3_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    ap_predicate_pred859_state3_i_1
       (.I0(trunc_ln153_1_reg_2133[2]),
        .I1(trunc_ln153_1_reg_2133[3]),
        .I2(trunc_ln153_1_reg_2133[4]),
        .I3(trunc_ln153_1_reg_2133[5]),
        .I4(trunc_ln153_1_reg_2133[1]),
        .O(ap_predicate_pred859_state3_i_1_n_5));
  FDRE ap_predicate_pred859_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred859_state3_i_1_n_5),
        .Q(ap_predicate_pred859_state3),
        .R(trunc_ln153_1_reg_2133[0]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h02000000)) 
    ap_predicate_pred868_state3_i_1
       (.I0(trunc_ln153_1_reg_2133[1]),
        .I1(trunc_ln153_1_reg_2133[5]),
        .I2(trunc_ln153_1_reg_2133[4]),
        .I3(trunc_ln153_1_reg_2133[3]),
        .I4(trunc_ln153_1_reg_2133[2]),
        .O(ap_predicate_pred868_state3_i_1_n_5));
  FDRE ap_predicate_pred868_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred868_state3_i_1_n_5),
        .Q(ap_predicate_pred868_state3),
        .R(ap_predicate_pred1012_state3_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    ap_predicate_pred877_state3_i_1
       (.I0(trunc_ln153_1_reg_2133[1]),
        .I1(trunc_ln153_1_reg_2133[3]),
        .I2(trunc_ln153_1_reg_2133[4]),
        .I3(trunc_ln153_1_reg_2133[5]),
        .I4(trunc_ln153_1_reg_2133[2]),
        .O(ap_predicate_pred877_state3_i_1_n_5));
  FDRE ap_predicate_pred877_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred877_state3_i_1_n_5),
        .Q(ap_predicate_pred877_state3),
        .R(trunc_ln153_1_reg_2133[0]));
  FDRE ap_predicate_pred886_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred895_state3_i_1_n_5),
        .Q(ap_predicate_pred886_state3),
        .R(ap_predicate_pred1012_state3_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'h00001000)) 
    ap_predicate_pred895_state3_i_1
       (.I0(trunc_ln153_1_reg_2133[5]),
        .I1(trunc_ln153_1_reg_2133[4]),
        .I2(trunc_ln153_1_reg_2133[3]),
        .I3(trunc_ln153_1_reg_2133[2]),
        .I4(trunc_ln153_1_reg_2133[1]),
        .O(ap_predicate_pred895_state3_i_1_n_5));
  FDRE ap_predicate_pred895_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred895_state3_i_1_n_5),
        .Q(ap_predicate_pred895_state3),
        .R(trunc_ln153_1_reg_2133[0]));
  FDRE ap_predicate_pred904_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred913_state3_i_1_n_5),
        .Q(ap_predicate_pred904_state3),
        .R(ap_predicate_pred1012_state3_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    ap_predicate_pred913_state3_i_1
       (.I0(trunc_ln153_1_reg_2133[1]),
        .I1(trunc_ln153_1_reg_2133[2]),
        .I2(trunc_ln153_1_reg_2133[3]),
        .I3(trunc_ln153_1_reg_2133[4]),
        .I4(trunc_ln153_1_reg_2133[5]),
        .O(ap_predicate_pred913_state3_i_1_n_5));
  FDRE ap_predicate_pred913_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred913_state3_i_1_n_5),
        .Q(ap_predicate_pred913_state3),
        .R(trunc_ln153_1_reg_2133[0]));
  FDRE ap_predicate_pred922_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred931_state3_i_1_n_5),
        .Q(ap_predicate_pred922_state3),
        .R(ap_predicate_pred1012_state3_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    ap_predicate_pred931_state3_i_1
       (.I0(trunc_ln153_1_reg_2133[2]),
        .I1(trunc_ln153_1_reg_2133[3]),
        .I2(trunc_ln153_1_reg_2133[4]),
        .I3(trunc_ln153_1_reg_2133[5]),
        .I4(trunc_ln153_1_reg_2133[1]),
        .O(ap_predicate_pred931_state3_i_1_n_5));
  FDRE ap_predicate_pred931_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred931_state3_i_1_n_5),
        .Q(ap_predicate_pred931_state3),
        .R(trunc_ln153_1_reg_2133[0]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    ap_predicate_pred940_state3_i_1
       (.I0(trunc_ln153_1_reg_2133[1]),
        .I1(trunc_ln153_1_reg_2133[5]),
        .I2(trunc_ln153_1_reg_2133[4]),
        .I3(trunc_ln153_1_reg_2133[3]),
        .I4(trunc_ln153_1_reg_2133[2]),
        .O(ap_predicate_pred940_state3_i_1_n_5));
  FDRE ap_predicate_pred940_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred940_state3_i_1_n_5),
        .Q(ap_predicate_pred940_state3),
        .R(ap_predicate_pred1012_state3_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    ap_predicate_pred949_state3_i_1
       (.I0(trunc_ln153_1_reg_2133[1]),
        .I1(trunc_ln153_1_reg_2133[2]),
        .I2(trunc_ln153_1_reg_2133[3]),
        .I3(trunc_ln153_1_reg_2133[4]),
        .I4(trunc_ln153_1_reg_2133[5]),
        .O(ap_predicate_pred949_state3_i_1_n_5));
  FDRE ap_predicate_pred949_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred949_state3_i_1_n_5),
        .Q(ap_predicate_pred949_state3),
        .R(trunc_ln153_1_reg_2133[0]));
  FDRE ap_predicate_pred958_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred967_state3_i_1_n_5),
        .Q(ap_predicate_pred958_state3),
        .R(ap_predicate_pred1012_state3_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    ap_predicate_pred967_state3_i_1
       (.I0(trunc_ln153_1_reg_2133[5]),
        .I1(trunc_ln153_1_reg_2133[4]),
        .I2(trunc_ln153_1_reg_2133[3]),
        .I3(trunc_ln153_1_reg_2133[2]),
        .I4(trunc_ln153_1_reg_2133[1]),
        .O(ap_predicate_pred967_state3_i_1_n_5));
  FDRE ap_predicate_pred967_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred967_state3_i_1_n_5),
        .Q(ap_predicate_pred967_state3),
        .R(trunc_ln153_1_reg_2133[0]));
  FDRE ap_predicate_pred976_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred985_state3_i_1_n_5),
        .Q(ap_predicate_pred976_state3),
        .R(ap_predicate_pred1012_state3_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    ap_predicate_pred985_state3_i_1
       (.I0(trunc_ln153_1_reg_2133[1]),
        .I1(trunc_ln153_1_reg_2133[2]),
        .I2(trunc_ln153_1_reg_2133[3]),
        .I3(trunc_ln153_1_reg_2133[4]),
        .I4(trunc_ln153_1_reg_2133[5]),
        .O(ap_predicate_pred985_state3_i_1_n_5));
  FDRE ap_predicate_pred985_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred985_state3_i_1_n_5),
        .Q(ap_predicate_pred985_state3),
        .R(trunc_ln153_1_reg_2133[0]));
  FDRE ap_predicate_pred994_state3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_predicate_pred1003_state3_i_1_n_5),
        .Q(ap_predicate_pred994_state3),
        .R(ap_predicate_pred1012_state3_i_1_n_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_10 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q),
        .add_ln153_fu_1084_p2(add_ln153_fu_1084_p2),
        .\ap_CS_fsm_reg[13] (\ap_CS_fsm_reg[13] ),
        .\ap_CS_fsm_reg[14] (\ap_CS_fsm_reg[14] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(\i_fu_310[6]_i_3_n_5 ),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sig_allocacmp_i_3(ap_sig_allocacmp_i_3),
        .grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address0),
        .grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_ready(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_ready),
        .grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_start_reg(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_start_reg),
        .grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_12),
        .i_fu_3100(i_fu_3100),
        .\i_fu_310_reg[4] (\i_fu_310_reg_n_5_[2] ),
        .\i_fu_310_reg[4]_0 (\i_fu_310_reg_n_5_[3] ),
        .\i_fu_310_reg[4]_1 (\i_fu_310_reg_n_5_[4] ),
        .\i_fu_310_reg[4]_2 (\i_fu_310_reg_n_5_[0] ),
        .\i_fu_310_reg[4]_3 (\i_fu_310_reg_n_5_[1] ),
        .\i_fu_310_reg[6] (\i_fu_310_reg_n_5_[5] ),
        .\i_fu_310_reg[6]_0 (\i_fu_310[6]_i_4_n_5 ),
        .\i_fu_310_reg[6]_1 (\i_fu_310_reg_n_5_[6] ),
        .layer2_activations_3_address0(layer2_activations_3_address0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \i_fu_310[6]_i_3 
       (.I0(\i_fu_310_reg_n_5_[3] ),
        .I1(\i_fu_310_reg_n_5_[4] ),
        .I2(\i_fu_310_reg_n_5_[1] ),
        .I3(\i_fu_310_reg_n_5_[2] ),
        .I4(\i_fu_310_reg_n_5_[0] ),
        .I5(\i_fu_310[6]_i_5_n_5 ),
        .O(\i_fu_310[6]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \i_fu_310[6]_i_4 
       (.I0(\i_fu_310_reg_n_5_[3] ),
        .I1(\i_fu_310_reg_n_5_[1] ),
        .I2(\i_fu_310_reg_n_5_[0] ),
        .I3(\i_fu_310_reg_n_5_[2] ),
        .I4(\i_fu_310_reg_n_5_[4] ),
        .O(\i_fu_310[6]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'hB)) 
    \i_fu_310[6]_i_5 
       (.I0(\i_fu_310_reg_n_5_[5] ),
        .I1(\i_fu_310_reg_n_5_[6] ),
        .O(\i_fu_310[6]_i_5_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_310_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_3100),
        .D(add_ln153_fu_1084_p2[0]),
        .Q(\i_fu_310_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_310_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_3100),
        .D(add_ln153_fu_1084_p2[1]),
        .Q(\i_fu_310_reg_n_5_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_310_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_3100),
        .D(add_ln153_fu_1084_p2[2]),
        .Q(\i_fu_310_reg_n_5_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_310_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_3100),
        .D(add_ln153_fu_1084_p2[3]),
        .Q(\i_fu_310_reg_n_5_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_310_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_3100),
        .D(add_ln153_fu_1084_p2[4]),
        .Q(\i_fu_310_reg_n_5_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_310_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_3100),
        .D(add_ln153_fu_1084_p2[5]),
        .Q(\i_fu_310_reg_n_5_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_310_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_3100),
        .D(add_ln153_fu_1084_p2[6]),
        .Q(\i_fu_310_reg_n_5_[6] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln41_reg_2157[0]_i_10 
       (.I0(dout_tmp[24]),
        .I1(dout_tmp[25]),
        .O(\icmp_ln41_reg_2157[0]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln41_reg_2157[0]_i_12 
       (.I0(dout_tmp[22]),
        .I1(dout_tmp[23]),
        .O(\icmp_ln41_reg_2157[0]_i_12_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln41_reg_2157[0]_i_13 
       (.I0(dout_tmp[20]),
        .I1(dout_tmp[21]),
        .O(\icmp_ln41_reg_2157[0]_i_13_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln41_reg_2157[0]_i_14 
       (.I0(dout_tmp[18]),
        .I1(dout_tmp[19]),
        .O(\icmp_ln41_reg_2157[0]_i_14_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln41_reg_2157[0]_i_15 
       (.I0(dout_tmp[16]),
        .I1(dout_tmp[17]),
        .O(\icmp_ln41_reg_2157[0]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln41_reg_2157[0]_i_16 
       (.I0(dout_tmp[22]),
        .I1(dout_tmp[23]),
        .O(\icmp_ln41_reg_2157[0]_i_16_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln41_reg_2157[0]_i_17 
       (.I0(dout_tmp[20]),
        .I1(dout_tmp[21]),
        .O(\icmp_ln41_reg_2157[0]_i_17_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln41_reg_2157[0]_i_18 
       (.I0(dout_tmp[18]),
        .I1(dout_tmp[19]),
        .O(\icmp_ln41_reg_2157[0]_i_18_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln41_reg_2157[0]_i_19 
       (.I0(dout_tmp[16]),
        .I1(dout_tmp[17]),
        .O(\icmp_ln41_reg_2157[0]_i_19_n_5 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \icmp_ln41_reg_2157[0]_i_20 
       (.I0(\icmp_ln41_reg_2157[0]_i_7_0 [22]),
        .I1(\icmp_ln41_reg_2157[0]_i_7_1 [22]),
        .I2(\icmp_ln41_reg_2157[0]_i_7_2 [22]),
        .I3(trunc_ln153_1_reg_2133[1]),
        .I4(trunc_ln153_1_reg_2133[0]),
        .I5(\icmp_ln41_reg_2157[0]_i_7_3 [22]),
        .O(dout_tmp[30]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \icmp_ln41_reg_2157[0]_i_21 
       (.I0(\icmp_ln41_reg_2157[0]_i_7_0 [23]),
        .I1(\icmp_ln41_reg_2157[0]_i_7_1 [23]),
        .I2(\icmp_ln41_reg_2157[0]_i_7_2 [23]),
        .I3(trunc_ln153_1_reg_2133[1]),
        .I4(trunc_ln153_1_reg_2133[0]),
        .I5(\icmp_ln41_reg_2157[0]_i_7_3 [23]),
        .O(dout_tmp[31]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \icmp_ln41_reg_2157[0]_i_22 
       (.I0(\icmp_ln41_reg_2157[0]_i_7_0 [20]),
        .I1(\icmp_ln41_reg_2157[0]_i_7_1 [20]),
        .I2(\icmp_ln41_reg_2157[0]_i_7_2 [20]),
        .I3(trunc_ln153_1_reg_2133[1]),
        .I4(trunc_ln153_1_reg_2133[0]),
        .I5(\icmp_ln41_reg_2157[0]_i_7_3 [20]),
        .O(dout_tmp[28]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \icmp_ln41_reg_2157[0]_i_23 
       (.I0(\icmp_ln41_reg_2157[0]_i_7_0 [21]),
        .I1(\icmp_ln41_reg_2157[0]_i_7_1 [21]),
        .I2(\icmp_ln41_reg_2157[0]_i_7_2 [21]),
        .I3(trunc_ln153_1_reg_2133[1]),
        .I4(trunc_ln153_1_reg_2133[0]),
        .I5(\icmp_ln41_reg_2157[0]_i_7_3 [21]),
        .O(dout_tmp[29]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \icmp_ln41_reg_2157[0]_i_24 
       (.I0(\icmp_ln41_reg_2157[0]_i_7_0 [18]),
        .I1(\icmp_ln41_reg_2157[0]_i_7_1 [18]),
        .I2(\icmp_ln41_reg_2157[0]_i_7_2 [18]),
        .I3(trunc_ln153_1_reg_2133[1]),
        .I4(trunc_ln153_1_reg_2133[0]),
        .I5(\icmp_ln41_reg_2157[0]_i_7_3 [18]),
        .O(dout_tmp[26]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \icmp_ln41_reg_2157[0]_i_25 
       (.I0(\icmp_ln41_reg_2157[0]_i_7_0 [19]),
        .I1(\icmp_ln41_reg_2157[0]_i_7_1 [19]),
        .I2(\icmp_ln41_reg_2157[0]_i_7_2 [19]),
        .I3(trunc_ln153_1_reg_2133[1]),
        .I4(trunc_ln153_1_reg_2133[0]),
        .I5(\icmp_ln41_reg_2157[0]_i_7_3 [19]),
        .O(dout_tmp[27]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \icmp_ln41_reg_2157[0]_i_26 
       (.I0(\icmp_ln41_reg_2157[0]_i_7_0 [16]),
        .I1(\icmp_ln41_reg_2157[0]_i_7_1 [16]),
        .I2(\icmp_ln41_reg_2157[0]_i_7_2 [16]),
        .I3(trunc_ln153_1_reg_2133[1]),
        .I4(trunc_ln153_1_reg_2133[0]),
        .I5(\icmp_ln41_reg_2157[0]_i_7_3 [16]),
        .O(dout_tmp[24]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \icmp_ln41_reg_2157[0]_i_27 
       (.I0(\icmp_ln41_reg_2157[0]_i_7_0 [17]),
        .I1(\icmp_ln41_reg_2157[0]_i_7_1 [17]),
        .I2(\icmp_ln41_reg_2157[0]_i_7_2 [17]),
        .I3(trunc_ln153_1_reg_2133[1]),
        .I4(trunc_ln153_1_reg_2133[0]),
        .I5(\icmp_ln41_reg_2157[0]_i_7_3 [17]),
        .O(dout_tmp[25]));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln41_reg_2157[0]_i_28 
       (.I0(dout_tmp[14]),
        .I1(dout_tmp[15]),
        .O(\icmp_ln41_reg_2157[0]_i_28_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln41_reg_2157[0]_i_29 
       (.I0(dout_tmp[12]),
        .I1(dout_tmp[13]),
        .O(\icmp_ln41_reg_2157[0]_i_29_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln41_reg_2157[0]_i_3 
       (.I0(dout_tmp[30]),
        .I1(dout_tmp[31]),
        .O(\icmp_ln41_reg_2157[0]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln41_reg_2157[0]_i_30 
       (.I0(dout_tmp[10]),
        .I1(dout_tmp[11]),
        .O(\icmp_ln41_reg_2157[0]_i_30_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln41_reg_2157[0]_i_31 
       (.I0(dout_tmp[8]),
        .I1(dout_tmp[9]),
        .O(\icmp_ln41_reg_2157[0]_i_31_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln41_reg_2157[0]_i_32 
       (.I0(dout_tmp[14]),
        .I1(dout_tmp[15]),
        .O(\icmp_ln41_reg_2157[0]_i_32_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln41_reg_2157[0]_i_33 
       (.I0(dout_tmp[12]),
        .I1(dout_tmp[13]),
        .O(\icmp_ln41_reg_2157[0]_i_33_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln41_reg_2157[0]_i_34 
       (.I0(dout_tmp[10]),
        .I1(dout_tmp[11]),
        .O(\icmp_ln41_reg_2157[0]_i_34_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln41_reg_2157[0]_i_35 
       (.I0(dout_tmp[8]),
        .I1(dout_tmp[9]),
        .O(\icmp_ln41_reg_2157[0]_i_35_n_5 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \icmp_ln41_reg_2157[0]_i_36 
       (.I0(\icmp_ln41_reg_2157[0]_i_7_0 [14]),
        .I1(\icmp_ln41_reg_2157[0]_i_7_1 [14]),
        .I2(\icmp_ln41_reg_2157[0]_i_7_2 [14]),
        .I3(trunc_ln153_1_reg_2133[1]),
        .I4(trunc_ln153_1_reg_2133[0]),
        .I5(\icmp_ln41_reg_2157[0]_i_7_3 [14]),
        .O(dout_tmp[22]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \icmp_ln41_reg_2157[0]_i_37 
       (.I0(\icmp_ln41_reg_2157[0]_i_7_0 [15]),
        .I1(\icmp_ln41_reg_2157[0]_i_7_1 [15]),
        .I2(\icmp_ln41_reg_2157[0]_i_7_2 [15]),
        .I3(trunc_ln153_1_reg_2133[1]),
        .I4(trunc_ln153_1_reg_2133[0]),
        .I5(\icmp_ln41_reg_2157[0]_i_7_3 [15]),
        .O(dout_tmp[23]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \icmp_ln41_reg_2157[0]_i_38 
       (.I0(\icmp_ln41_reg_2157[0]_i_7_0 [12]),
        .I1(\icmp_ln41_reg_2157[0]_i_7_1 [12]),
        .I2(\icmp_ln41_reg_2157[0]_i_7_2 [12]),
        .I3(trunc_ln153_1_reg_2133[1]),
        .I4(trunc_ln153_1_reg_2133[0]),
        .I5(\icmp_ln41_reg_2157[0]_i_7_3 [12]),
        .O(dout_tmp[20]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \icmp_ln41_reg_2157[0]_i_39 
       (.I0(\icmp_ln41_reg_2157[0]_i_7_0 [13]),
        .I1(\icmp_ln41_reg_2157[0]_i_7_1 [13]),
        .I2(\icmp_ln41_reg_2157[0]_i_7_2 [13]),
        .I3(trunc_ln153_1_reg_2133[1]),
        .I4(trunc_ln153_1_reg_2133[0]),
        .I5(\icmp_ln41_reg_2157[0]_i_7_3 [13]),
        .O(dout_tmp[21]));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln41_reg_2157[0]_i_4 
       (.I0(dout_tmp[28]),
        .I1(dout_tmp[29]),
        .O(\icmp_ln41_reg_2157[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \icmp_ln41_reg_2157[0]_i_40 
       (.I0(\icmp_ln41_reg_2157[0]_i_7_0 [10]),
        .I1(\icmp_ln41_reg_2157[0]_i_7_1 [10]),
        .I2(\icmp_ln41_reg_2157[0]_i_7_2 [10]),
        .I3(trunc_ln153_1_reg_2133[1]),
        .I4(trunc_ln153_1_reg_2133[0]),
        .I5(\icmp_ln41_reg_2157[0]_i_7_3 [10]),
        .O(dout_tmp[18]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \icmp_ln41_reg_2157[0]_i_41 
       (.I0(\icmp_ln41_reg_2157[0]_i_7_0 [11]),
        .I1(\icmp_ln41_reg_2157[0]_i_7_1 [11]),
        .I2(\icmp_ln41_reg_2157[0]_i_7_2 [11]),
        .I3(trunc_ln153_1_reg_2133[1]),
        .I4(trunc_ln153_1_reg_2133[0]),
        .I5(\icmp_ln41_reg_2157[0]_i_7_3 [11]),
        .O(dout_tmp[19]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \icmp_ln41_reg_2157[0]_i_42 
       (.I0(\icmp_ln41_reg_2157[0]_i_7_0 [8]),
        .I1(\icmp_ln41_reg_2157[0]_i_7_1 [8]),
        .I2(\icmp_ln41_reg_2157[0]_i_7_2 [8]),
        .I3(trunc_ln153_1_reg_2133[1]),
        .I4(trunc_ln153_1_reg_2133[0]),
        .I5(\icmp_ln41_reg_2157[0]_i_7_3 [8]),
        .O(dout_tmp[16]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \icmp_ln41_reg_2157[0]_i_43 
       (.I0(\icmp_ln41_reg_2157[0]_i_7_0 [9]),
        .I1(\icmp_ln41_reg_2157[0]_i_7_1 [9]),
        .I2(\icmp_ln41_reg_2157[0]_i_7_2 [9]),
        .I3(trunc_ln153_1_reg_2133[1]),
        .I4(trunc_ln153_1_reg_2133[0]),
        .I5(\icmp_ln41_reg_2157[0]_i_7_3 [9]),
        .O(dout_tmp[17]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \icmp_ln41_reg_2157[0]_i_44 
       (.I0(\icmp_ln41_reg_2157[0]_i_7_0 [6]),
        .I1(\icmp_ln41_reg_2157[0]_i_7_1 [6]),
        .I2(\icmp_ln41_reg_2157[0]_i_7_2 [6]),
        .I3(trunc_ln153_1_reg_2133[1]),
        .I4(trunc_ln153_1_reg_2133[0]),
        .I5(\icmp_ln41_reg_2157[0]_i_7_3 [6]),
        .O(dout_tmp[14]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \icmp_ln41_reg_2157[0]_i_45 
       (.I0(\icmp_ln41_reg_2157[0]_i_7_0 [7]),
        .I1(\icmp_ln41_reg_2157[0]_i_7_1 [7]),
        .I2(\icmp_ln41_reg_2157[0]_i_7_2 [7]),
        .I3(trunc_ln153_1_reg_2133[1]),
        .I4(trunc_ln153_1_reg_2133[0]),
        .I5(\icmp_ln41_reg_2157[0]_i_7_3 [7]),
        .O(dout_tmp[15]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \icmp_ln41_reg_2157[0]_i_46 
       (.I0(\icmp_ln41_reg_2157[0]_i_7_0 [4]),
        .I1(\icmp_ln41_reg_2157[0]_i_7_1 [4]),
        .I2(\icmp_ln41_reg_2157[0]_i_7_2 [4]),
        .I3(trunc_ln153_1_reg_2133[1]),
        .I4(trunc_ln153_1_reg_2133[0]),
        .I5(\icmp_ln41_reg_2157[0]_i_7_3 [4]),
        .O(dout_tmp[12]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \icmp_ln41_reg_2157[0]_i_47 
       (.I0(\icmp_ln41_reg_2157[0]_i_7_0 [5]),
        .I1(\icmp_ln41_reg_2157[0]_i_7_1 [5]),
        .I2(\icmp_ln41_reg_2157[0]_i_7_2 [5]),
        .I3(trunc_ln153_1_reg_2133[1]),
        .I4(trunc_ln153_1_reg_2133[0]),
        .I5(\icmp_ln41_reg_2157[0]_i_7_3 [5]),
        .O(dout_tmp[13]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \icmp_ln41_reg_2157[0]_i_48 
       (.I0(\icmp_ln41_reg_2157[0]_i_7_0 [2]),
        .I1(\icmp_ln41_reg_2157[0]_i_7_1 [2]),
        .I2(\icmp_ln41_reg_2157[0]_i_7_2 [2]),
        .I3(trunc_ln153_1_reg_2133[1]),
        .I4(trunc_ln153_1_reg_2133[0]),
        .I5(\icmp_ln41_reg_2157[0]_i_7_3 [2]),
        .O(dout_tmp[10]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \icmp_ln41_reg_2157[0]_i_49 
       (.I0(\icmp_ln41_reg_2157[0]_i_7_0 [3]),
        .I1(\icmp_ln41_reg_2157[0]_i_7_1 [3]),
        .I2(\icmp_ln41_reg_2157[0]_i_7_2 [3]),
        .I3(trunc_ln153_1_reg_2133[1]),
        .I4(trunc_ln153_1_reg_2133[0]),
        .I5(\icmp_ln41_reg_2157[0]_i_7_3 [3]),
        .O(dout_tmp[11]));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln41_reg_2157[0]_i_5 
       (.I0(dout_tmp[26]),
        .I1(dout_tmp[27]),
        .O(\icmp_ln41_reg_2157[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \icmp_ln41_reg_2157[0]_i_50 
       (.I0(\icmp_ln41_reg_2157[0]_i_7_0 [0]),
        .I1(\icmp_ln41_reg_2157[0]_i_7_1 [0]),
        .I2(\icmp_ln41_reg_2157[0]_i_7_2 [0]),
        .I3(trunc_ln153_1_reg_2133[1]),
        .I4(trunc_ln153_1_reg_2133[0]),
        .I5(\icmp_ln41_reg_2157[0]_i_7_3 [0]),
        .O(dout_tmp[8]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \icmp_ln41_reg_2157[0]_i_51 
       (.I0(\icmp_ln41_reg_2157[0]_i_7_0 [1]),
        .I1(\icmp_ln41_reg_2157[0]_i_7_1 [1]),
        .I2(\icmp_ln41_reg_2157[0]_i_7_2 [1]),
        .I3(trunc_ln153_1_reg_2133[1]),
        .I4(trunc_ln153_1_reg_2133[0]),
        .I5(\icmp_ln41_reg_2157[0]_i_7_3 [1]),
        .O(dout_tmp[9]));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln41_reg_2157[0]_i_6 
       (.I0(dout_tmp[24]),
        .I1(dout_tmp[25]),
        .O(\icmp_ln41_reg_2157[0]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln41_reg_2157[0]_i_7 
       (.I0(dout_tmp[30]),
        .I1(dout_tmp[31]),
        .O(\icmp_ln41_reg_2157[0]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln41_reg_2157[0]_i_8 
       (.I0(dout_tmp[28]),
        .I1(dout_tmp[29]),
        .O(\icmp_ln41_reg_2157[0]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln41_reg_2157[0]_i_9 
       (.I0(dout_tmp[26]),
        .I1(dout_tmp[27]),
        .O(\icmp_ln41_reg_2157[0]_i_9_n_5 ));
  FDRE \icmp_ln41_reg_2157_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln41_fu_1144_p2),
        .Q(icmp_ln41_reg_2157),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln41_reg_2157_reg[0]_i_1 
       (.CI(\icmp_ln41_reg_2157_reg[0]_i_2_n_5 ),
        .CO({icmp_ln41_fu_1144_p2,\icmp_ln41_reg_2157_reg[0]_i_1_n_6 ,\icmp_ln41_reg_2157_reg[0]_i_1_n_7 ,\icmp_ln41_reg_2157_reg[0]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln41_reg_2157[0]_i_3_n_5 ,\icmp_ln41_reg_2157[0]_i_4_n_5 ,\icmp_ln41_reg_2157[0]_i_5_n_5 ,\icmp_ln41_reg_2157[0]_i_6_n_5 }),
        .O(\NLW_icmp_ln41_reg_2157_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln41_reg_2157[0]_i_7_n_5 ,\icmp_ln41_reg_2157[0]_i_8_n_5 ,\icmp_ln41_reg_2157[0]_i_9_n_5 ,\icmp_ln41_reg_2157[0]_i_10_n_5 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln41_reg_2157_reg[0]_i_11 
       (.CI(1'b0),
        .CO({\icmp_ln41_reg_2157_reg[0]_i_11_n_5 ,\icmp_ln41_reg_2157_reg[0]_i_11_n_6 ,\icmp_ln41_reg_2157_reg[0]_i_11_n_7 ,\icmp_ln41_reg_2157_reg[0]_i_11_n_8 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln41_reg_2157[0]_i_28_n_5 ,\icmp_ln41_reg_2157[0]_i_29_n_5 ,\icmp_ln41_reg_2157[0]_i_30_n_5 ,\icmp_ln41_reg_2157[0]_i_31_n_5 }),
        .O(\NLW_icmp_ln41_reg_2157_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\icmp_ln41_reg_2157[0]_i_32_n_5 ,\icmp_ln41_reg_2157[0]_i_33_n_5 ,\icmp_ln41_reg_2157[0]_i_34_n_5 ,\icmp_ln41_reg_2157[0]_i_35_n_5 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln41_reg_2157_reg[0]_i_2 
       (.CI(\icmp_ln41_reg_2157_reg[0]_i_11_n_5 ),
        .CO({\icmp_ln41_reg_2157_reg[0]_i_2_n_5 ,\icmp_ln41_reg_2157_reg[0]_i_2_n_6 ,\icmp_ln41_reg_2157_reg[0]_i_2_n_7 ,\icmp_ln41_reg_2157_reg[0]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln41_reg_2157[0]_i_12_n_5 ,\icmp_ln41_reg_2157[0]_i_13_n_5 ,\icmp_ln41_reg_2157[0]_i_14_n_5 ,\icmp_ln41_reg_2157[0]_i_15_n_5 }),
        .O(\NLW_icmp_ln41_reg_2157_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln41_reg_2157[0]_i_16_n_5 ,\icmp_ln41_reg_2157[0]_i_17_n_5 ,\icmp_ln41_reg_2157[0]_i_18_n_5 ,\icmp_ln41_reg_2157[0]_i_19_n_5 }));
  LUT4 #(
    .INIT(16'h7F40)) 
    \shl_i_i_i_i653101_fu_514[8]_i_1 
       (.I0(icmp_ln41_reg_2157),
        .I1(ap_predicate_pred895_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653101_out),
        .O(\shl_i_i_i_i653101_fu_514[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i653101_fu_514_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i653101_fu_514[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653101_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F40)) 
    \shl_i_i_i_i653103_fu_518[8]_i_1 
       (.I0(icmp_ln41_reg_2157),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred904_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653103_out),
        .O(\shl_i_i_i_i653103_fu_518[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i653103_fu_518_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i653103_fu_518[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653103_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F40)) 
    \shl_i_i_i_i653105_fu_522[8]_i_1 
       (.I0(icmp_ln41_reg_2157),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred913_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653105_out),
        .O(\shl_i_i_i_i653105_fu_522[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i653105_fu_522_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i653105_fu_522[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653105_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F40)) 
    \shl_i_i_i_i653107_fu_526[8]_i_1 
       (.I0(icmp_ln41_reg_2157),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred922_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653107_out),
        .O(\shl_i_i_i_i653107_fu_526[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i653107_fu_526_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i653107_fu_526[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653107_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F40)) 
    \shl_i_i_i_i653109_fu_530[8]_i_1 
       (.I0(icmp_ln41_reg_2157),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred931_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653109_out),
        .O(\shl_i_i_i_i653109_fu_530[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i653109_fu_530_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i653109_fu_530[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653109_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F40)) 
    \shl_i_i_i_i653111_fu_534[8]_i_1 
       (.I0(icmp_ln41_reg_2157),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred940_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653111_out),
        .O(\shl_i_i_i_i653111_fu_534[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i653111_fu_534_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i653111_fu_534[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653111_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F40)) 
    \shl_i_i_i_i653113_fu_538[8]_i_1 
       (.I0(icmp_ln41_reg_2157),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred949_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653113_out),
        .O(\shl_i_i_i_i653113_fu_538[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i653113_fu_538_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i653113_fu_538[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653113_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F40)) 
    \shl_i_i_i_i653115_fu_542[8]_i_1 
       (.I0(icmp_ln41_reg_2157),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred958_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653115_out),
        .O(\shl_i_i_i_i653115_fu_542[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i653115_fu_542_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i653115_fu_542[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653115_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F40)) 
    \shl_i_i_i_i653117_fu_546[8]_i_1 
       (.I0(icmp_ln41_reg_2157),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred967_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653117_out),
        .O(\shl_i_i_i_i653117_fu_546[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i653117_fu_546_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i653117_fu_546[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653117_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F40)) 
    \shl_i_i_i_i653119_fu_550[8]_i_1 
       (.I0(icmp_ln41_reg_2157),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred976_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653119_out),
        .O(\shl_i_i_i_i653119_fu_550[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i653119_fu_550_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i653119_fu_550[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653119_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F40)) 
    \shl_i_i_i_i65311_fu_334[8]_i_1 
       (.I0(icmp_ln41_reg_2157),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred490_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65311_out),
        .O(\shl_i_i_i_i65311_fu_334[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i65311_fu_334_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i65311_fu_334[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65311_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F40)) 
    \shl_i_i_i_i653121_fu_554[8]_i_1 
       (.I0(icmp_ln41_reg_2157),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred985_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653121_out),
        .O(\shl_i_i_i_i653121_fu_554[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i653121_fu_554_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i653121_fu_554[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653121_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F40)) 
    \shl_i_i_i_i653123_fu_558[8]_i_1 
       (.I0(icmp_ln41_reg_2157),
        .I1(ap_predicate_pred994_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653123_out),
        .O(\shl_i_i_i_i653123_fu_558[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i653123_fu_558_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i653123_fu_558[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653123_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F40)) 
    \shl_i_i_i_i653125_fu_562[8]_i_1 
       (.I0(icmp_ln41_reg_2157),
        .I1(ap_predicate_pred1003_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653125_out),
        .O(\shl_i_i_i_i653125_fu_562[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i653125_fu_562_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i653125_fu_562[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653125_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F40)) 
    \shl_i_i_i_i653127_fu_566[8]_i_1 
       (.I0(icmp_ln41_reg_2157),
        .I1(ap_predicate_pred1012_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653127_out),
        .O(\shl_i_i_i_i653127_fu_566[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i653127_fu_566_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i653127_fu_566[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653127_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F40)) 
    \shl_i_i_i_i65313_fu_338[8]_i_1 
       (.I0(icmp_ln41_reg_2157),
        .I1(ap_predicate_pred499_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65313_out),
        .O(\shl_i_i_i_i65313_fu_338[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i65313_fu_338_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i65313_fu_338[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65313_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F40)) 
    \shl_i_i_i_i65315_fu_342[8]_i_1 
       (.I0(icmp_ln41_reg_2157),
        .I1(ap_predicate_pred508_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65315_out),
        .O(\shl_i_i_i_i65315_fu_342[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i65315_fu_342_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i65315_fu_342[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65315_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F40)) 
    \shl_i_i_i_i65317_fu_346[8]_i_1 
       (.I0(icmp_ln41_reg_2157),
        .I1(ap_predicate_pred517_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65317_out),
        .O(\shl_i_i_i_i65317_fu_346[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i65317_fu_346_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i65317_fu_346[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65317_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F40)) 
    \shl_i_i_i_i65319_fu_350[8]_i_1 
       (.I0(icmp_ln41_reg_2157),
        .I1(ap_predicate_pred526_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65319_out),
        .O(\shl_i_i_i_i65319_fu_350[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i65319_fu_350_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i65319_fu_350[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65319_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F40)) 
    \shl_i_i_i_i6531_fu_314[8]_i_1 
       (.I0(icmp_ln41_reg_2157),
        .I1(ap_predicate_pred439_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6531_out),
        .O(\shl_i_i_i_i6531_fu_314[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6531_fu_314_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6531_fu_314[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6531_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F40)) 
    \shl_i_i_i_i65321_fu_354[8]_i_1 
       (.I0(icmp_ln41_reg_2157),
        .I1(ap_predicate_pred535_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65321_out),
        .O(\shl_i_i_i_i65321_fu_354[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i65321_fu_354_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i65321_fu_354[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65321_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F40)) 
    \shl_i_i_i_i65323_fu_358[8]_i_1 
       (.I0(icmp_ln41_reg_2157),
        .I1(ap_predicate_pred544_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65323_out),
        .O(\shl_i_i_i_i65323_fu_358[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i65323_fu_358_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i65323_fu_358[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65323_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F40)) 
    \shl_i_i_i_i65325_fu_362[8]_i_1 
       (.I0(icmp_ln41_reg_2157),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred553_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65325_out),
        .O(\shl_i_i_i_i65325_fu_362[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i65325_fu_362_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i65325_fu_362[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65325_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F40)) 
    \shl_i_i_i_i65327_fu_366[8]_i_1 
       (.I0(icmp_ln41_reg_2157),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred562_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65327_out),
        .O(\shl_i_i_i_i65327_fu_366[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i65327_fu_366_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i65327_fu_366[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65327_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F40)) 
    \shl_i_i_i_i65329_fu_370[8]_i_1 
       (.I0(icmp_ln41_reg_2157),
        .I1(ap_predicate_pred571_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65329_out),
        .O(\shl_i_i_i_i65329_fu_370[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i65329_fu_370_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i65329_fu_370[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65329_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F40)) 
    \shl_i_i_i_i65331_fu_374[8]_i_1 
       (.I0(icmp_ln41_reg_2157),
        .I1(ap_predicate_pred580_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65331_out),
        .O(\shl_i_i_i_i65331_fu_374[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i65331_fu_374_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i65331_fu_374[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65331_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F40)) 
    \shl_i_i_i_i65333_fu_378[8]_i_1 
       (.I0(icmp_ln41_reg_2157),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred589_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65333_out),
        .O(\shl_i_i_i_i65333_fu_378[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i65333_fu_378_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i65333_fu_378[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65333_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F40)) 
    \shl_i_i_i_i65335_fu_382[8]_i_1 
       (.I0(icmp_ln41_reg_2157),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred598_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65335_out),
        .O(\shl_i_i_i_i65335_fu_382[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i65335_fu_382_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i65335_fu_382[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65335_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F40)) 
    \shl_i_i_i_i65337_fu_386[8]_i_1 
       (.I0(icmp_ln41_reg_2157),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred607_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65337_out),
        .O(\shl_i_i_i_i65337_fu_386[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i65337_fu_386_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i65337_fu_386[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65337_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F40)) 
    \shl_i_i_i_i65339_fu_390[8]_i_1 
       (.I0(icmp_ln41_reg_2157),
        .I1(ap_predicate_pred616_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65339_out),
        .O(\shl_i_i_i_i65339_fu_390[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i65339_fu_390_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i65339_fu_390[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65339_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F40)) 
    \shl_i_i_i_i6533_fu_318[8]_i_1 
       (.I0(icmp_ln41_reg_2157),
        .I1(ap_predicate_pred454_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6533_out),
        .O(\shl_i_i_i_i6533_fu_318[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6533_fu_318_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6533_fu_318[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6533_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F40)) 
    \shl_i_i_i_i65341_fu_394[8]_i_1 
       (.I0(icmp_ln41_reg_2157),
        .I1(ap_predicate_pred625_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65341_out),
        .O(\shl_i_i_i_i65341_fu_394[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i65341_fu_394_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i65341_fu_394[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65341_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F40)) 
    \shl_i_i_i_i65343_fu_398[8]_i_1 
       (.I0(icmp_ln41_reg_2157),
        .I1(ap_predicate_pred634_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65343_out),
        .O(\shl_i_i_i_i65343_fu_398[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i65343_fu_398_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i65343_fu_398[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65343_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F40)) 
    \shl_i_i_i_i65345_fu_402[8]_i_1 
       (.I0(icmp_ln41_reg_2157),
        .I1(ap_predicate_pred643_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65345_out),
        .O(\shl_i_i_i_i65345_fu_402[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i65345_fu_402_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i65345_fu_402[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65345_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F40)) 
    \shl_i_i_i_i65347_fu_406[8]_i_1 
       (.I0(icmp_ln41_reg_2157),
        .I1(ap_predicate_pred652_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65347_out),
        .O(\shl_i_i_i_i65347_fu_406[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i65347_fu_406_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i65347_fu_406[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65347_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F40)) 
    \shl_i_i_i_i65349_fu_410[8]_i_1 
       (.I0(icmp_ln41_reg_2157),
        .I1(ap_predicate_pred661_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65349_out),
        .O(\shl_i_i_i_i65349_fu_410[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i65349_fu_410_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i65349_fu_410[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65349_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F40)) 
    \shl_i_i_i_i65351_fu_414[8]_i_1 
       (.I0(icmp_ln41_reg_2157),
        .I1(ap_predicate_pred670_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65351_out),
        .O(\shl_i_i_i_i65351_fu_414[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i65351_fu_414_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i65351_fu_414[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65351_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F40)) 
    \shl_i_i_i_i65353_fu_418[8]_i_1 
       (.I0(icmp_ln41_reg_2157),
        .I1(ap_predicate_pred679_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65353_out),
        .O(\shl_i_i_i_i65353_fu_418[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i65353_fu_418_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i65353_fu_418[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65353_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F40)) 
    \shl_i_i_i_i65355_fu_422[8]_i_1 
       (.I0(icmp_ln41_reg_2157),
        .I1(ap_predicate_pred688_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65355_out),
        .O(\shl_i_i_i_i65355_fu_422[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i65355_fu_422_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i65355_fu_422[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65355_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F40)) 
    \shl_i_i_i_i65357_fu_426[8]_i_1 
       (.I0(icmp_ln41_reg_2157),
        .I1(ap_predicate_pred697_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65357_out),
        .O(\shl_i_i_i_i65357_fu_426[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i65357_fu_426_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i65357_fu_426[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65357_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F40)) 
    \shl_i_i_i_i65359_fu_430[8]_i_1 
       (.I0(icmp_ln41_reg_2157),
        .I1(ap_predicate_pred706_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65359_out),
        .O(\shl_i_i_i_i65359_fu_430[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i65359_fu_430_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i65359_fu_430[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65359_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F40)) 
    \shl_i_i_i_i6535_fu_322[8]_i_1 
       (.I0(icmp_ln41_reg_2157),
        .I1(ap_predicate_pred463_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6535_out),
        .O(\shl_i_i_i_i6535_fu_322[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6535_fu_322_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6535_fu_322[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6535_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F40)) 
    \shl_i_i_i_i65361_fu_434[8]_i_1 
       (.I0(icmp_ln41_reg_2157),
        .I1(ap_predicate_pred715_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65361_out),
        .O(\shl_i_i_i_i65361_fu_434[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i65361_fu_434_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i65361_fu_434[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65361_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F40)) 
    \shl_i_i_i_i65363_fu_438[8]_i_1 
       (.I0(icmp_ln41_reg_2157),
        .I1(ap_predicate_pred724_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65363_out),
        .O(\shl_i_i_i_i65363_fu_438[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i65363_fu_438_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i65363_fu_438[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65363_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F40)) 
    \shl_i_i_i_i65365_fu_442[8]_i_1 
       (.I0(icmp_ln41_reg_2157),
        .I1(ap_predicate_pred733_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65365_out),
        .O(\shl_i_i_i_i65365_fu_442[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i65365_fu_442_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i65365_fu_442[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65365_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F40)) 
    \shl_i_i_i_i65367_fu_446[8]_i_1 
       (.I0(icmp_ln41_reg_2157),
        .I1(ap_predicate_pred742_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65367_out),
        .O(\shl_i_i_i_i65367_fu_446[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i65367_fu_446_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i65367_fu_446[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65367_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F40)) 
    \shl_i_i_i_i65369_fu_450[8]_i_1 
       (.I0(icmp_ln41_reg_2157),
        .I1(ap_predicate_pred751_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65369_out),
        .O(\shl_i_i_i_i65369_fu_450[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i65369_fu_450_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i65369_fu_450[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65369_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F40)) 
    \shl_i_i_i_i65371_fu_454[8]_i_1 
       (.I0(icmp_ln41_reg_2157),
        .I1(ap_predicate_pred760_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65371_out),
        .O(\shl_i_i_i_i65371_fu_454[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i65371_fu_454_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i65371_fu_454[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65371_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F40)) 
    \shl_i_i_i_i65373_fu_458[8]_i_1 
       (.I0(icmp_ln41_reg_2157),
        .I1(ap_predicate_pred769_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65373_out),
        .O(\shl_i_i_i_i65373_fu_458[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i65373_fu_458_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i65373_fu_458[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65373_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F40)) 
    \shl_i_i_i_i65375_fu_462[8]_i_1 
       (.I0(icmp_ln41_reg_2157),
        .I1(ap_predicate_pred778_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65375_out),
        .O(\shl_i_i_i_i65375_fu_462[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i65375_fu_462_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i65375_fu_462[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65375_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F40)) 
    \shl_i_i_i_i65377_fu_466[8]_i_1 
       (.I0(icmp_ln41_reg_2157),
        .I1(ap_predicate_pred787_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65377_out),
        .O(\shl_i_i_i_i65377_fu_466[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i65377_fu_466_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i65377_fu_466[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65377_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F40)) 
    \shl_i_i_i_i65379_fu_470[8]_i_1 
       (.I0(icmp_ln41_reg_2157),
        .I1(ap_predicate_pred796_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65379_out),
        .O(\shl_i_i_i_i65379_fu_470[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i65379_fu_470_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i65379_fu_470[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65379_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F40)) 
    \shl_i_i_i_i6537_fu_326[8]_i_1 
       (.I0(icmp_ln41_reg_2157),
        .I1(ap_predicate_pred472_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6537_out),
        .O(\shl_i_i_i_i6537_fu_326[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6537_fu_326_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6537_fu_326[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6537_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F40)) 
    \shl_i_i_i_i65381_fu_474[8]_i_1 
       (.I0(icmp_ln41_reg_2157),
        .I1(ap_predicate_pred805_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65381_out),
        .O(\shl_i_i_i_i65381_fu_474[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i65381_fu_474_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i65381_fu_474[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65381_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F40)) 
    \shl_i_i_i_i65383_fu_478[8]_i_1 
       (.I0(icmp_ln41_reg_2157),
        .I1(ap_predicate_pred814_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65383_out),
        .O(\shl_i_i_i_i65383_fu_478[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i65383_fu_478_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i65383_fu_478[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65383_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F40)) 
    \shl_i_i_i_i65385_fu_482[8]_i_1 
       (.I0(icmp_ln41_reg_2157),
        .I1(ap_predicate_pred823_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65385_out),
        .O(\shl_i_i_i_i65385_fu_482[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i65385_fu_482_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i65385_fu_482[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65385_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F40)) 
    \shl_i_i_i_i65387_fu_486[8]_i_1 
       (.I0(icmp_ln41_reg_2157),
        .I1(ap_predicate_pred832_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65387_out),
        .O(\shl_i_i_i_i65387_fu_486[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i65387_fu_486_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i65387_fu_486[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65387_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F40)) 
    \shl_i_i_i_i65389_fu_490[8]_i_1 
       (.I0(icmp_ln41_reg_2157),
        .I1(ap_predicate_pred841_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65389_out),
        .O(\shl_i_i_i_i65389_fu_490[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i65389_fu_490_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i65389_fu_490[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65389_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F40)) 
    \shl_i_i_i_i65391_fu_494[8]_i_1 
       (.I0(icmp_ln41_reg_2157),
        .I1(ap_predicate_pred850_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65391_out),
        .O(\shl_i_i_i_i65391_fu_494[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i65391_fu_494_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i65391_fu_494[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65391_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F40)) 
    \shl_i_i_i_i65393_fu_498[8]_i_1 
       (.I0(icmp_ln41_reg_2157),
        .I1(ap_predicate_pred859_state3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65393_out),
        .O(\shl_i_i_i_i65393_fu_498[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i65393_fu_498_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i65393_fu_498[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65393_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F40)) 
    \shl_i_i_i_i65395_fu_502[8]_i_1 
       (.I0(icmp_ln41_reg_2157),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred868_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65395_out),
        .O(\shl_i_i_i_i65395_fu_502[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i65395_fu_502_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i65395_fu_502[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65395_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F40)) 
    \shl_i_i_i_i65397_fu_506[8]_i_1 
       (.I0(icmp_ln41_reg_2157),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred877_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65397_out),
        .O(\shl_i_i_i_i65397_fu_506[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i65397_fu_506_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i65397_fu_506[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65397_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F40)) 
    \shl_i_i_i_i65399_fu_510[8]_i_1 
       (.I0(icmp_ln41_reg_2157),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred886_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65399_out),
        .O(\shl_i_i_i_i65399_fu_510[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i65399_fu_510_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i65399_fu_510[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65399_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F40)) 
    \shl_i_i_i_i6539_fu_330[8]_i_1 
       (.I0(icmp_ln41_reg_2157),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_predicate_pred481_state3),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6539_out),
        .O(\shl_i_i_i_i6539_fu_330[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \shl_i_i_i_i6539_fu_330_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_i_i_i_i6539_fu_330[8]_i_1_n_5 ),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6539_out),
        .R(1'b0));
  FDRE \trunc_ln153_1_reg_2133_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_3),
        .Q(trunc_ln153_1_reg_2133[0]),
        .R(1'b0));
  FDRE \trunc_ln153_1_reg_2133_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_fu_310_reg_n_5_[1] ),
        .Q(trunc_ln153_1_reg_2133[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE \trunc_ln153_1_reg_2133_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_fu_310_reg_n_5_[2] ),
        .Q(trunc_ln153_1_reg_2133[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE \trunc_ln153_1_reg_2133_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_fu_310_reg_n_5_[3] ),
        .Q(trunc_ln153_1_reg_2133[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE \trunc_ln153_1_reg_2133_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_fu_310_reg_n_5_[4] ),
        .Q(trunc_ln153_1_reg_2133[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE \trunc_ln153_1_reg_2133_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_fu_310_reg_n_5_[5] ),
        .Q(trunc_ln153_1_reg_2133[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_171_6
   (D,
    d0,
    add_ln174_fu_87_p2,
    \ap_CS_fsm_reg[17] ,
    grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address0,
    grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1,
    grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_ce0,
    Q,
    grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_start_reg,
    grp_matmul_xnor_fu_5960_res_d0,
    ap_clk,
    ram_reg_0_15_29_29_i_2_0,
    ap_rst_n,
    ap_rst_n_inv);
  output [1:0]D;
  output [15:0]d0;
  output [2:0]add_ln174_fu_87_p2;
  output \ap_CS_fsm_reg[17] ;
  output [3:0]grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address0;
  output [3:0]grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1;
  output grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_ce0;
  input [1:0]Q;
  input grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_start_reg;
  input [1:0]grp_matmul_xnor_fu_5960_res_d0;
  input ap_clk;
  input [18:0]ram_reg_0_15_29_29_i_2_0;
  input ap_rst_n;
  input ap_rst_n_inv;

  wire [1:0]D;
  wire [1:0]Q;
  wire [3:0]add_ln171_fu_65_p2;
  wire [2:0]add_ln174_fu_87_p2;
  wire \ap_CS_fsm_reg[17] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [15:0]d0;
  wire grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_start_reg;
  wire [3:0]grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address0;
  wire [3:0]grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1;
  wire grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_ce0;
  wire [28:13]grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_d0;
  wire [1:0]grp_matmul_xnor_fu_5960_res_d0;
  wire i_fu_300;
  wire \i_fu_30_reg_n_5_[0] ;
  wire \i_fu_30_reg_n_5_[1] ;
  wire \i_fu_30_reg_n_5_[2] ;
  wire \i_fu_30_reg_n_5_[3] ;
  wire ram_reg_0_15_13_13_i_2_n_5;
  wire ram_reg_0_15_13_13_i_2_n_6;
  wire ram_reg_0_15_13_13_i_2_n_7;
  wire ram_reg_0_15_13_13_i_2_n_8;
  wire ram_reg_0_15_13_13_i_3_n_5;
  wire ram_reg_0_15_13_13_i_4_n_5;
  wire ram_reg_0_15_13_13_i_5_n_5;
  wire ram_reg_0_15_17_17_i_2_n_5;
  wire ram_reg_0_15_17_17_i_2_n_6;
  wire ram_reg_0_15_17_17_i_2_n_7;
  wire ram_reg_0_15_17_17_i_2_n_8;
  wire ram_reg_0_15_17_17_i_3_n_5;
  wire ram_reg_0_15_17_17_i_4_n_5;
  wire ram_reg_0_15_17_17_i_5_n_5;
  wire ram_reg_0_15_17_17_i_6_n_5;
  wire ram_reg_0_15_21_21_i_2_n_5;
  wire ram_reg_0_15_21_21_i_2_n_6;
  wire ram_reg_0_15_21_21_i_2_n_7;
  wire ram_reg_0_15_21_21_i_2_n_8;
  wire ram_reg_0_15_21_21_i_3_n_5;
  wire ram_reg_0_15_21_21_i_4_n_5;
  wire ram_reg_0_15_21_21_i_5_n_5;
  wire ram_reg_0_15_21_21_i_6_n_5;
  wire ram_reg_0_15_25_25_i_2_n_5;
  wire ram_reg_0_15_25_25_i_2_n_6;
  wire ram_reg_0_15_25_25_i_2_n_7;
  wire ram_reg_0_15_25_25_i_2_n_8;
  wire ram_reg_0_15_25_25_i_3_n_5;
  wire ram_reg_0_15_25_25_i_4_n_5;
  wire ram_reg_0_15_25_25_i_5_n_5;
  wire ram_reg_0_15_25_25_i_6_n_5;
  wire [18:0]ram_reg_0_15_29_29_i_2_0;
  wire ram_reg_0_15_29_29_i_2_n_7;
  wire ram_reg_0_15_29_29_i_2_n_8;
  wire ram_reg_0_15_29_29_i_3_n_5;
  wire ram_reg_0_15_29_29_i_4_n_5;
  wire ram_reg_0_15_29_29_i_5_n_5;
  wire [3:2]NLW_ram_reg_0_15_29_29_i_2_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_0_15_29_29_i_2_O_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(i_fu_300),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_ce0),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_9 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q),
        .add_ln171_fu_65_p2(add_ln171_fu_65_p2),
        .\ap_CS_fsm_reg[17] (\ap_CS_fsm_reg[17] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(\i_fu_30_reg_n_5_[2] ),
        .ap_enable_reg_pp0_iter1_reg_0(\i_fu_30_reg_n_5_[3] ),
        .ap_enable_reg_pp0_iter1_reg_1(\i_fu_30_reg_n_5_[0] ),
        .ap_enable_reg_pp0_iter1_reg_2(\i_fu_30_reg_n_5_[1] ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_start_reg(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_start_reg),
        .grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1),
        .i_fu_300(i_fu_300));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_30_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_300),
        .D(add_ln171_fu_65_p2[0]),
        .Q(\i_fu_30_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_30_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_300),
        .D(add_ln171_fu_65_p2[1]),
        .Q(\i_fu_30_reg_n_5_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_30_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_300),
        .D(add_ln171_fu_65_p2[2]),
        .Q(\i_fu_30_reg_n_5_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_30_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_300),
        .D(add_ln171_fu_65_p2[3]),
        .Q(\i_fu_30_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \layer3_activations_addr_reg_104_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[0]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address0[0]),
        .R(1'b0));
  FDRE \layer3_activations_addr_reg_104_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[1]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address0[1]),
        .R(1'b0));
  FDRE \layer3_activations_addr_reg_104_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[2]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address0[2]),
        .R(1'b0));
  FDRE \layer3_activations_addr_reg_104_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[3]),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address0[3]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_13_13_i_1__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_d0[13]),
        .I1(Q[1]),
        .I2(grp_matmul_xnor_fu_5960_res_d0[0]),
        .O(d0[0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_15_13_13_i_2
       (.CI(1'b0),
        .CO({ram_reg_0_15_13_13_i_2_n_5,ram_reg_0_15_13_13_i_2_n_6,ram_reg_0_15_13_13_i_2_n_7,ram_reg_0_15_13_13_i_2_n_8}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_15_29_29_i_2_0[3:1],1'b0}),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_d0[16:13]),
        .S({ram_reg_0_15_13_13_i_3_n_5,ram_reg_0_15_13_13_i_4_n_5,ram_reg_0_15_13_13_i_5_n_5,ram_reg_0_15_29_29_i_2_0[0]}));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_13_13_i_3
       (.I0(ram_reg_0_15_29_29_i_2_0[3]),
        .O(ram_reg_0_15_13_13_i_3_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_13_13_i_4
       (.I0(ram_reg_0_15_29_29_i_2_0[2]),
        .O(ram_reg_0_15_13_13_i_4_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_13_13_i_5
       (.I0(ram_reg_0_15_29_29_i_2_0[1]),
        .O(ram_reg_0_15_13_13_i_5_n_5));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_14_14_i_1__3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_d0[14]),
        .I1(Q[1]),
        .I2(grp_matmul_xnor_fu_5960_res_d0[1]),
        .O(d0[1]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_15_15_i_1__3
       (.I0(Q[1]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_d0[15]),
        .O(d0[2]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_16_16_i_1
       (.I0(Q[1]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_d0[16]),
        .O(d0[3]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_17_17_i_1
       (.I0(Q[1]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_d0[17]),
        .O(d0[4]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_15_17_17_i_2
       (.CI(ram_reg_0_15_13_13_i_2_n_5),
        .CO({ram_reg_0_15_17_17_i_2_n_5,ram_reg_0_15_17_17_i_2_n_6,ram_reg_0_15_17_17_i_2_n_7,ram_reg_0_15_17_17_i_2_n_8}),
        .CYINIT(1'b0),
        .DI(ram_reg_0_15_29_29_i_2_0[7:4]),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_d0[20:17]),
        .S({ram_reg_0_15_17_17_i_3_n_5,ram_reg_0_15_17_17_i_4_n_5,ram_reg_0_15_17_17_i_5_n_5,ram_reg_0_15_17_17_i_6_n_5}));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_17_17_i_3
       (.I0(ram_reg_0_15_29_29_i_2_0[7]),
        .O(ram_reg_0_15_17_17_i_3_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_17_17_i_4
       (.I0(ram_reg_0_15_29_29_i_2_0[6]),
        .O(ram_reg_0_15_17_17_i_4_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_17_17_i_5
       (.I0(ram_reg_0_15_29_29_i_2_0[5]),
        .O(ram_reg_0_15_17_17_i_5_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_17_17_i_6
       (.I0(ram_reg_0_15_29_29_i_2_0[4]),
        .O(ram_reg_0_15_17_17_i_6_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_18_18_i_1
       (.I0(Q[1]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_d0[18]),
        .O(d0[5]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_19_19_i_1
       (.I0(Q[1]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_d0[19]),
        .O(d0[6]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_20_20_i_1
       (.I0(Q[1]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_d0[20]),
        .O(d0[7]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_21_21_i_1
       (.I0(Q[1]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_d0[21]),
        .O(d0[8]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_15_21_21_i_2
       (.CI(ram_reg_0_15_17_17_i_2_n_5),
        .CO({ram_reg_0_15_21_21_i_2_n_5,ram_reg_0_15_21_21_i_2_n_6,ram_reg_0_15_21_21_i_2_n_7,ram_reg_0_15_21_21_i_2_n_8}),
        .CYINIT(1'b0),
        .DI(ram_reg_0_15_29_29_i_2_0[11:8]),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_d0[24:21]),
        .S({ram_reg_0_15_21_21_i_3_n_5,ram_reg_0_15_21_21_i_4_n_5,ram_reg_0_15_21_21_i_5_n_5,ram_reg_0_15_21_21_i_6_n_5}));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_21_21_i_3
       (.I0(ram_reg_0_15_29_29_i_2_0[11]),
        .O(ram_reg_0_15_21_21_i_3_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_21_21_i_4
       (.I0(ram_reg_0_15_29_29_i_2_0[10]),
        .O(ram_reg_0_15_21_21_i_4_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_21_21_i_5
       (.I0(ram_reg_0_15_29_29_i_2_0[9]),
        .O(ram_reg_0_15_21_21_i_5_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_21_21_i_6
       (.I0(ram_reg_0_15_29_29_i_2_0[8]),
        .O(ram_reg_0_15_21_21_i_6_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_22_22_i_1
       (.I0(Q[1]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_d0[22]),
        .O(d0[9]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_23_23_i_1
       (.I0(Q[1]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_d0[23]),
        .O(d0[10]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_24_24_i_1
       (.I0(Q[1]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_d0[24]),
        .O(d0[11]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_25_25_i_1
       (.I0(Q[1]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_d0[25]),
        .O(d0[12]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_15_25_25_i_2
       (.CI(ram_reg_0_15_21_21_i_2_n_5),
        .CO({ram_reg_0_15_25_25_i_2_n_5,ram_reg_0_15_25_25_i_2_n_6,ram_reg_0_15_25_25_i_2_n_7,ram_reg_0_15_25_25_i_2_n_8}),
        .CYINIT(1'b0),
        .DI(ram_reg_0_15_29_29_i_2_0[15:12]),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_d0[28:25]),
        .S({ram_reg_0_15_25_25_i_3_n_5,ram_reg_0_15_25_25_i_4_n_5,ram_reg_0_15_25_25_i_5_n_5,ram_reg_0_15_25_25_i_6_n_5}));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_25_25_i_3
       (.I0(ram_reg_0_15_29_29_i_2_0[15]),
        .O(ram_reg_0_15_25_25_i_3_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_25_25_i_4
       (.I0(ram_reg_0_15_29_29_i_2_0[14]),
        .O(ram_reg_0_15_25_25_i_4_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_25_25_i_5
       (.I0(ram_reg_0_15_29_29_i_2_0[13]),
        .O(ram_reg_0_15_25_25_i_5_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_25_25_i_6
       (.I0(ram_reg_0_15_29_29_i_2_0[12]),
        .O(ram_reg_0_15_25_25_i_6_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_26_26_i_1
       (.I0(Q[1]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_d0[26]),
        .O(d0[13]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_27_27_i_1
       (.I0(Q[1]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_d0[27]),
        .O(d0[14]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_28_28_i_1
       (.I0(Q[1]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_d0[28]),
        .O(d0[15]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_15_29_29_i_2
       (.CI(ram_reg_0_15_25_25_i_2_n_5),
        .CO({NLW_ram_reg_0_15_29_29_i_2_CO_UNCONNECTED[3:2],ram_reg_0_15_29_29_i_2_n_7,ram_reg_0_15_29_29_i_2_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,ram_reg_0_15_29_29_i_2_0[17:16]}),
        .O({NLW_ram_reg_0_15_29_29_i_2_O_UNCONNECTED[3],add_ln174_fu_87_p2}),
        .S({1'b0,ram_reg_0_15_29_29_i_3_n_5,ram_reg_0_15_29_29_i_4_n_5,ram_reg_0_15_29_29_i_5_n_5}));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_29_29_i_3
       (.I0(ram_reg_0_15_29_29_i_2_0[18]),
        .O(ram_reg_0_15_29_29_i_3_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_29_29_i_4
       (.I0(ram_reg_0_15_29_29_i_2_0[17]),
        .O(ram_reg_0_15_29_29_i_4_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_15_29_29_i_5
       (.I0(ram_reg_0_15_29_29_i_2_0[16]),
        .O(ram_reg_0_15_29_29_i_5_n_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_180_7
   (ap_enable_reg_pp0_iter1,
    grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TLAST,
    E,
    load_p2,
    load_p2_0,
    ap_enable_reg_pp0_iter1_reg_0,
    layer3_activations_address0,
    D,
    \output_stream_TDEST_reg_reg[7] ,
    output_stream_TDATA_reg1,
    \ap_CS_fsm_reg[19] ,
    ap_enable_reg_pp0_iter1_reg_1,
    ap_clk,
    ap_rst_n_inv,
    grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_ap_start_reg,
    output_stream_TREADY_int_regslice,
    Q,
    ap_rst_n,
    ap_loop_init_int_reg,
    \data_p2_reg[3] ,
    \data_p2_reg[3]_0 ,
    \data_p2_reg[7] ,
    grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address0,
    grp_matmul_xnor_fu_5960_res_address0,
    ap_done,
    \data_p2_reg[7]_0 ,
    \data_p2_reg[31] );
  output ap_enable_reg_pp0_iter1;
  output grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TLAST;
  output [0:0]E;
  output load_p2;
  output load_p2_0;
  output [0:0]ap_enable_reg_pp0_iter1_reg_0;
  output [3:0]layer3_activations_address0;
  output [1:0]D;
  output [7:0]\output_stream_TDEST_reg_reg[7] ;
  output output_stream_TDATA_reg1;
  output \ap_CS_fsm_reg[19] ;
  output ap_enable_reg_pp0_iter1_reg_1;
  input ap_clk;
  input ap_rst_n_inv;
  input grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_ap_start_reg;
  input output_stream_TREADY_int_regslice;
  input [3:0]Q;
  input ap_rst_n;
  input ap_loop_init_int_reg;
  input \data_p2_reg[3] ;
  input \data_p2_reg[3]_0 ;
  input \data_p2_reg[7] ;
  input [3:0]grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address0;
  input [3:0]grp_matmul_xnor_fu_5960_res_address0;
  input ap_done;
  input [7:0]\data_p2_reg[7]_0 ;
  input [0:0]\data_p2_reg[31] ;

  wire [1:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [3:1]add_ln180_fu_137_p2;
  wire \ap_CS_fsm_reg[19] ;
  wire ap_clk;
  wire ap_done;
  wire ap_enable_reg_pp0_iter1;
  wire [0:0]ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter1_reg_1;
  wire ap_loop_init_int_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [0:0]\data_p2_reg[31] ;
  wire \data_p2_reg[3] ;
  wire \data_p2_reg[3]_0 ;
  wire \data_p2_reg[7] ;
  wire [7:0]\data_p2_reg[7]_0 ;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire [3:0]grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address0;
  wire grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_ap_start_reg;
  wire grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TLAST;
  wire [3:0]grp_matmul_xnor_fu_5960_res_address0;
  wire i_fu_76;
  wire \i_fu_76_reg_n_5_[0] ;
  wire \i_fu_76_reg_n_5_[1] ;
  wire \i_fu_76_reg_n_5_[2] ;
  wire \i_fu_76_reg_n_5_[3] ;
  wire [3:0]layer3_activations_address0;
  wire load_p2;
  wire load_p2_0;
  wire output_stream_TDATA_reg1;
  wire [7:0]\output_stream_TDEST_reg_reg[7] ;
  wire output_stream_TREADY_int_regslice;
  wire \temp_last_reg_227[0]_i_2_n_5 ;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_5),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \data_p2[0]_i_1__1 
       (.I0(\data_p2_reg[7]_0 [0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(output_stream_TREADY_int_regslice),
        .I3(Q[2]),
        .O(\output_stream_TDEST_reg_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \data_p2[1]_i_1__0 
       (.I0(\data_p2_reg[7]_0 [1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(output_stream_TREADY_int_regslice),
        .I3(Q[2]),
        .O(\output_stream_TDEST_reg_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_p2[22]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(Q[2]),
        .I2(output_stream_TREADY_int_regslice),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \data_p2[2]_i_1 
       (.I0(\data_p2_reg[7]_0 [2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(output_stream_TREADY_int_regslice),
        .I3(Q[2]),
        .O(\output_stream_TDEST_reg_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \data_p2[31]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(output_stream_TREADY_int_regslice),
        .I2(Q[2]),
        .I3(\data_p2_reg[31] ),
        .O(ap_enable_reg_pp0_iter1_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \data_p2[3]_i_1__1 
       (.I0(\data_p2_reg[7]_0 [3]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(output_stream_TREADY_int_regslice),
        .I3(Q[2]),
        .O(\output_stream_TDEST_reg_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \data_p2[3]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(output_stream_TREADY_int_regslice),
        .I2(Q[2]),
        .I3(\data_p2_reg[3] ),
        .O(load_p2));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \data_p2[3]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(output_stream_TREADY_int_regslice),
        .I2(Q[2]),
        .I3(\data_p2_reg[3]_0 ),
        .O(load_p2_0));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \data_p2[4]_i_1 
       (.I0(\data_p2_reg[7]_0 [4]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(output_stream_TREADY_int_regslice),
        .I3(Q[2]),
        .O(\output_stream_TDEST_reg_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \data_p2[5]_i_1 
       (.I0(\data_p2_reg[7]_0 [5]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(output_stream_TREADY_int_regslice),
        .I3(Q[2]),
        .O(\output_stream_TDEST_reg_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \data_p2[6]_i_1 
       (.I0(\data_p2_reg[7]_0 [6]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(output_stream_TREADY_int_regslice),
        .I3(Q[2]),
        .O(\output_stream_TDEST_reg_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \data_p2[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(output_stream_TREADY_int_regslice),
        .I2(Q[2]),
        .I3(\data_p2_reg[7] ),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \data_p2[7]_i_2 
       (.I0(\data_p2_reg[7]_0 [7]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(output_stream_TREADY_int_regslice),
        .I3(Q[2]),
        .O(\output_stream_TDEST_reg_reg[7] [7]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_8 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q),
        .add_ln180_fu_137_p2(add_ln180_fu_137_p2),
        .\ap_CS_fsm_reg[19] (\ap_CS_fsm_reg[19] ),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_loop_init_int_reg_0(flow_control_loop_pipe_sequential_init_U_n_7),
        .ap_loop_init_int_reg_1(ap_loop_init_int_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address0(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address0),
        .grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_ap_start_reg(grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_ap_start_reg),
        .grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_5),
        .grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TLAST(grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TLAST),
        .grp_matmul_xnor_fu_5960_res_address0(grp_matmul_xnor_fu_5960_res_address0),
        .i_fu_76(i_fu_76),
        .\i_fu_76_reg[0] (ap_enable_reg_pp0_iter1),
        .\i_fu_76_reg[0]_0 (\i_fu_76_reg_n_5_[0] ),
        .\i_fu_76_reg[3] (\i_fu_76_reg_n_5_[3] ),
        .layer3_activations_address0(layer3_activations_address0),
        .output_stream_TREADY_int_regslice(output_stream_TREADY_int_regslice),
        .\temp_last_reg_227_reg[0] (flow_control_loop_pipe_sequential_init_U_n_6),
        .\temp_last_reg_227_reg[0]_0 (\temp_last_reg_227[0]_i_2_n_5 ),
        .\temp_last_reg_227_reg[0]_1 (\i_fu_76_reg_n_5_[1] ),
        .\temp_last_reg_227_reg[0]_2 (\i_fu_76_reg_n_5_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_76_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_76),
        .D(flow_control_loop_pipe_sequential_init_U_n_7),
        .Q(\i_fu_76_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_76_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_76),
        .D(add_ln180_fu_137_p2[1]),
        .Q(\i_fu_76_reg_n_5_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_76_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_76),
        .D(add_ln180_fu_137_p2[2]),
        .Q(\i_fu_76_reg_n_5_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_76_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_76),
        .D(add_ln180_fu_137_p2[3]),
        .Q(\i_fu_76_reg_n_5_[3] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \output_stream_TDATA_reg[31]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(output_stream_TREADY_int_regslice),
        .I2(Q[2]),
        .O(output_stream_TDATA_reg1));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \temp_last_reg_227[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(Q[2]),
        .I2(output_stream_TREADY_int_regslice),
        .O(\temp_last_reg_227[0]_i_2_n_5 ));
  FDRE \temp_last_reg_227_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_6),
        .Q(grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TLAST),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init
   (D,
    \ap_CS_fsm_reg[15] ,
    grp_matmul_xnor_fu_5960_ap_ready,
    ap_sig_allocacmp_x_1,
    x_fu_1640,
    add_ln61_fu_579_p2,
    ap_rst_n_inv,
    ap_clk,
    grp_matmul_xnor_fu_5960_ap_start_reg,
    ap_loop_exit_ready_pp0_iter1_reg,
    Q,
    \x_1_reg_1863_reg[3] ,
    \x_1_reg_1863_reg[2] ,
    \x_1_reg_1863_reg[1] ,
    \x_1_reg_1863_reg[0] ,
    ap_rst_n);
  output [1:0]D;
  output \ap_CS_fsm_reg[15] ;
  output grp_matmul_xnor_fu_5960_ap_ready;
  output [3:0]ap_sig_allocacmp_x_1;
  output x_fu_1640;
  output [3:0]add_ln61_fu_579_p2;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_matmul_xnor_fu_5960_ap_start_reg;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input [1:0]Q;
  input \x_1_reg_1863_reg[3] ;
  input \x_1_reg_1863_reg[2] ;
  input \x_1_reg_1863_reg[1] ;
  input \x_1_reg_1863_reg[0] ;
  input ap_rst_n;

  wire [1:0]D;
  wire [1:0]Q;
  wire [3:0]add_ln61_fu_579_p2;
  wire \ap_CS_fsm_reg[15] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__4_n_5;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__5_n_5;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [3:0]ap_sig_allocacmp_x_1;
  wire grp_matmul_xnor_fu_5960_ap_ready;
  wire grp_matmul_xnor_fu_5960_ap_start_reg;
  wire \x_1_reg_1863_reg[0] ;
  wire \x_1_reg_1863_reg[1] ;
  wire \x_1_reg_1863_reg[2] ;
  wire \x_1_reg_1863_reg[3] ;
  wire x_fu_1640;

  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'hBBABAAAA)) 
    \ap_CS_fsm[16]_i_1 
       (.I0(Q[0]),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(ap_done_cache),
        .I3(grp_matmul_xnor_fu_5960_ap_start_reg),
        .I4(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'hAA20)) 
    \ap_CS_fsm[17]_i_1 
       (.I0(Q[1]),
        .I1(grp_matmul_xnor_fu_5960_ap_start_reg),
        .I2(ap_done_cache),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    ap_done_cache_i_1__4
       (.I0(grp_matmul_xnor_fu_5960_ap_start_reg),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__4_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__4_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__1
       (.I0(\x_1_reg_1863_reg[2] ),
        .I1(\x_1_reg_1863_reg[1] ),
        .I2(grp_matmul_xnor_fu_5960_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\x_1_reg_1863_reg[0] ),
        .I5(\x_1_reg_1863_reg[3] ),
        .O(grp_matmul_xnor_fu_5960_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    ap_loop_init_int_i_1__5
       (.I0(ap_rst_n),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(grp_matmul_xnor_fu_5960_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(ap_loop_init_int_i_1__5_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__5_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_matmul_xnor_fu_5960_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(grp_matmul_xnor_fu_5960_ap_ready),
        .I2(grp_matmul_xnor_fu_5960_ap_start_reg),
        .O(\ap_CS_fsm_reg[15] ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \x_1_reg_1863[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_matmul_xnor_fu_5960_ap_start_reg),
        .I2(\x_1_reg_1863_reg[0] ),
        .O(ap_sig_allocacmp_x_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \x_1_reg_1863[1]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_matmul_xnor_fu_5960_ap_start_reg),
        .I2(\x_1_reg_1863_reg[1] ),
        .O(ap_sig_allocacmp_x_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \x_1_reg_1863[2]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_matmul_xnor_fu_5960_ap_start_reg),
        .I2(\x_1_reg_1863_reg[2] ),
        .O(ap_sig_allocacmp_x_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \x_1_reg_1863[3]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_matmul_xnor_fu_5960_ap_start_reg),
        .I2(\x_1_reg_1863_reg[3] ),
        .O(ap_sig_allocacmp_x_1[3]));
  LUT2 #(
    .INIT(4'hB)) 
    \x_fu_164[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\x_1_reg_1863_reg[0] ),
        .O(add_ln61_fu_579_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \x_fu_164[1]_i_1 
       (.I0(\x_1_reg_1863_reg[0] ),
        .I1(ap_loop_init_int),
        .I2(\x_1_reg_1863_reg[1] ),
        .O(add_ln61_fu_579_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h060A)) 
    \x_fu_164[2]_i_1 
       (.I0(\x_1_reg_1863_reg[2] ),
        .I1(\x_1_reg_1863_reg[1] ),
        .I2(ap_loop_init_int),
        .I3(\x_1_reg_1863_reg[0] ),
        .O(add_ln61_fu_579_p2[2]));
  LUT6 #(
    .INIT(64'hFEFFFFFF00000000)) 
    \x_fu_164[3]_i_1 
       (.I0(\x_1_reg_1863_reg[2] ),
        .I1(\x_1_reg_1863_reg[0] ),
        .I2(ap_loop_init_int),
        .I3(\x_1_reg_1863_reg[1] ),
        .I4(\x_1_reg_1863_reg[3] ),
        .I5(grp_matmul_xnor_fu_5960_ap_start_reg),
        .O(x_fu_1640));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'h060A0A0A)) 
    \x_fu_164[3]_i_2 
       (.I0(\x_1_reg_1863_reg[3] ),
        .I1(\x_1_reg_1863_reg[0] ),
        .I2(ap_loop_init_int),
        .I3(\x_1_reg_1863_reg[1] ),
        .I4(\x_1_reg_1863_reg[2] ),
        .O(add_ln61_fu_579_p2[3]));
endmodule

(* ORIG_REF_NAME = "feedforward_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_10
   (layer2_activations_3_address0,
    \ap_CS_fsm_reg[14] ,
    \ap_CS_fsm_reg[13] ,
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_start_reg_reg,
    add_ln153_fu_1084_p2,
    ap_sig_allocacmp_i_3,
    i_fu_3100,
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_ready,
    ap_rst_n_inv,
    ap_clk,
    \i_fu_310_reg[4] ,
    Q,
    grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address0,
    D,
    \i_fu_310_reg[4]_0 ,
    \i_fu_310_reg[4]_1 ,
    \i_fu_310_reg[6] ,
    ap_loop_exit_ready_pp0_iter1_reg,
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_start_reg,
    ap_enable_reg_pp0_iter1_reg,
    \i_fu_310_reg[4]_2 ,
    \i_fu_310_reg[4]_3 ,
    ap_rst_n,
    \i_fu_310_reg[6]_0 ,
    \i_fu_310_reg[6]_1 );
  output [3:0]layer2_activations_3_address0;
  output [1:0]\ap_CS_fsm_reg[14] ;
  output \ap_CS_fsm_reg[13] ;
  output grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_start_reg_reg;
  output [6:0]add_ln153_fu_1084_p2;
  output [0:0]ap_sig_allocacmp_i_3;
  output i_fu_3100;
  output grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_ready;
  input ap_rst_n_inv;
  input ap_clk;
  input \i_fu_310_reg[4] ;
  input [2:0]Q;
  input [3:0]grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address0;
  input [3:0]D;
  input \i_fu_310_reg[4]_0 ;
  input \i_fu_310_reg[4]_1 ;
  input \i_fu_310_reg[6] ;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_start_reg;
  input ap_enable_reg_pp0_iter1_reg;
  input \i_fu_310_reg[4]_2 ;
  input \i_fu_310_reg[4]_3 ;
  input ap_rst_n;
  input \i_fu_310_reg[6]_0 ;
  input \i_fu_310_reg[6]_1 ;

  wire [3:0]D;
  wire [2:0]Q;
  wire [6:0]add_ln153_fu_1084_p2;
  wire \ap_CS_fsm_reg[13] ;
  wire [1:0]\ap_CS_fsm_reg[14] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__3_n_5;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__4_n_5;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [0:0]ap_sig_allocacmp_i_3;
  wire [3:0]grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address0;
  wire grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_ready;
  wire grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_start_reg;
  wire grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_start_reg_reg;
  wire i_fu_3100;
  wire \i_fu_310[4]_i_2_n_5 ;
  wire \i_fu_310_reg[4] ;
  wire \i_fu_310_reg[4]_0 ;
  wire \i_fu_310_reg[4]_1 ;
  wire \i_fu_310_reg[4]_2 ;
  wire \i_fu_310_reg[4]_3 ;
  wire \i_fu_310_reg[6] ;
  wire \i_fu_310_reg[6]_0 ;
  wire \i_fu_310_reg[6]_1 ;
  wire [3:0]layer2_activations_3_address0;

  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'hBBABAAAA)) 
    \ap_CS_fsm[14]_i_1 
       (.I0(Q[1]),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(ap_done_cache),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_start_reg),
        .I4(Q[2]),
        .O(\ap_CS_fsm_reg[14] [0]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hAA20)) 
    \ap_CS_fsm[15]_i_1 
       (.I0(Q[2]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_start_reg),
        .I2(ap_done_cache),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .O(\ap_CS_fsm_reg[14] [1]));
  LUT3 #(
    .INIT(8'hBA)) 
    ap_done_cache_i_1__3
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__3_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__0
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    ap_loop_init_int_i_1__4
       (.I0(ap_rst_n),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(ap_loop_init_int_i_1__4_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__4_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hFAEA)) 
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_start_reg_i_1
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(\ap_CS_fsm_reg[13] ));
  LUT2 #(
    .INIT(4'hB)) 
    \i_fu_310[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\i_fu_310_reg[4]_2 ),
        .O(add_ln153_fu_1084_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \i_fu_310[1]_i_1 
       (.I0(\i_fu_310_reg[4]_3 ),
        .I1(ap_loop_init_int),
        .I2(\i_fu_310_reg[4]_2 ),
        .O(add_ln153_fu_1084_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \i_fu_310[2]_i_1 
       (.I0(\i_fu_310_reg[4]_2 ),
        .I1(\i_fu_310_reg[4]_3 ),
        .I2(ap_loop_init_int),
        .I3(\i_fu_310_reg[4] ),
        .O(add_ln153_fu_1084_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \i_fu_310[3]_i_1 
       (.I0(\i_fu_310_reg[4]_3 ),
        .I1(\i_fu_310_reg[4]_2 ),
        .I2(\i_fu_310_reg[4] ),
        .I3(ap_loop_init_int),
        .I4(\i_fu_310_reg[4]_0 ),
        .O(add_ln153_fu_1084_p2[3]));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \i_fu_310[4]_i_1 
       (.I0(\i_fu_310_reg[4] ),
        .I1(\i_fu_310_reg[4]_2 ),
        .I2(\i_fu_310_reg[4]_3 ),
        .I3(\i_fu_310_reg[4]_0 ),
        .I4(\i_fu_310[4]_i_2_n_5 ),
        .I5(\i_fu_310_reg[4]_1 ),
        .O(add_ln153_fu_1084_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \i_fu_310[4]_i_2 
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_start_reg),
        .O(\i_fu_310[4]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h21)) 
    \i_fu_310[5]_i_1 
       (.I0(\i_fu_310_reg[6]_0 ),
        .I1(ap_loop_init_int),
        .I2(\i_fu_310_reg[6] ),
        .O(add_ln153_fu_1084_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    \i_fu_310[6]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(i_fu_3100));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h0D02)) 
    \i_fu_310[6]_i_2 
       (.I0(\i_fu_310_reg[6] ),
        .I1(\i_fu_310_reg[6]_0 ),
        .I2(ap_loop_init_int),
        .I3(\i_fu_310_reg[6]_1 ),
        .O(add_ln153_fu_1084_p2[6]));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    ram_reg_0_15_8_8_i_3
       (.I0(\i_fu_310[4]_i_2_n_5 ),
        .I1(\i_fu_310_reg[4] ),
        .I2(Q[2]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address0[0]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(layer2_activations_3_address0[0]));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    ram_reg_0_15_8_8_i_4
       (.I0(\i_fu_310[4]_i_2_n_5 ),
        .I1(\i_fu_310_reg[4]_0 ),
        .I2(Q[2]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address0[1]),
        .I4(Q[0]),
        .I5(D[1]),
        .O(layer2_activations_3_address0[1]));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    ram_reg_0_15_8_8_i_5
       (.I0(\i_fu_310[4]_i_2_n_5 ),
        .I1(\i_fu_310_reg[4]_1 ),
        .I2(Q[2]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address0[2]),
        .I4(Q[0]),
        .I5(D[2]),
        .O(layer2_activations_3_address0[2]));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    ram_reg_0_15_8_8_i_6
       (.I0(\i_fu_310[4]_i_2_n_5 ),
        .I1(\i_fu_310_reg[6] ),
        .I2(Q[2]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address0[3]),
        .I4(Q[0]),
        .I5(D[3]),
        .O(layer2_activations_3_address0[3]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \trunc_ln153_1_reg_2133[0]_i_1 
       (.I0(\i_fu_310_reg[4]_2 ),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_start_reg),
        .O(ap_sig_allocacmp_i_3));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln153_1_reg_2133[5]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_start_reg_reg));
endmodule

(* ORIG_REF_NAME = "feedforward_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_11
   (D,
    \ap_CS_fsm_reg[11] ,
    i_3_fu_440,
    ap_rst_n_0,
    grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1,
    add_ln146_fu_150_p2,
    ap_clk,
    ap_rst_n_inv,
    Q,
    grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_ap_start_reg,
    ap_done_cache_reg_0,
    ap_rst_n,
    \layer2_activations_1_addr_reg_229_reg[3] ,
    \layer2_activations_1_addr_reg_229_reg[2] ,
    \layer2_activations_1_addr_reg_229_reg[1] ,
    \layer2_activations_1_addr_reg_229_reg[0] );
  output [1:0]D;
  output \ap_CS_fsm_reg[11] ;
  output i_3_fu_440;
  output ap_rst_n_0;
  output [3:0]grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1;
  output [4:0]add_ln146_fu_150_p2;
  input ap_clk;
  input ap_rst_n_inv;
  input [1:0]Q;
  input grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_ap_start_reg;
  input ap_done_cache_reg_0;
  input ap_rst_n;
  input \layer2_activations_1_addr_reg_229_reg[3] ;
  input \layer2_activations_1_addr_reg_229_reg[2] ;
  input \layer2_activations_1_addr_reg_229_reg[1] ;
  input \layer2_activations_1_addr_reg_229_reg[0] ;

  wire [1:0]D;
  wire [1:0]Q;
  wire [4:0]add_ln146_fu_150_p2;
  wire \ap_CS_fsm_reg[11] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__2_n_5;
  wire ap_done_cache_reg_0;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__3_n_5;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_ap_start_reg;
  wire [3:0]grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1;
  wire i_3_fu_440;
  wire \i_3_fu_44[6]_i_3_n_5 ;
  wire \layer2_activations_1_addr_reg_229_reg[0] ;
  wire \layer2_activations_1_addr_reg_229_reg[1] ;
  wire \layer2_activations_1_addr_reg_229_reg[2] ;
  wire \layer2_activations_1_addr_reg_229_reg[3] ;

  LUT6 #(
    .INIT(64'hFBABFBFBAAAAAAAA)) 
    \ap_CS_fsm[12]_i_1 
       (.I0(Q[0]),
        .I1(ap_done_cache),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(ap_done_cache_reg_0),
        .I5(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'h08AA0800)) 
    \ap_CS_fsm[13]_i_1 
       (.I0(Q[1]),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_init_int),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_ap_start_reg),
        .I4(ap_done_cache),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h4F40)) 
    ap_done_cache_i_1__2
       (.I0(ap_loop_init_int),
        .I1(ap_done_cache_reg_0),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_ap_start_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__2_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h8A00)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_rst_n),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_ap_start_reg),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h5FD5)) 
    ap_loop_init_int_i_1__3
       (.I0(ap_rst_n),
        .I1(ap_done_cache_reg_0),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(ap_loop_init_int_i_1__3_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__3_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hEEAE)) 
    grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_ap_start_reg),
        .I2(ap_done_cache_reg_0),
        .I3(ap_loop_init_int),
        .O(\ap_CS_fsm_reg[11] ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \i_3_fu_44[2]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\layer2_activations_1_addr_reg_229_reg[0] ),
        .O(add_ln146_fu_150_p2[0]));
  LUT3 #(
    .INIT(8'h12)) 
    \i_3_fu_44[3]_i_1 
       (.I0(\layer2_activations_1_addr_reg_229_reg[0] ),
        .I1(ap_loop_init_int),
        .I2(\layer2_activations_1_addr_reg_229_reg[1] ),
        .O(add_ln146_fu_150_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h060A)) 
    \i_3_fu_44[4]_i_1 
       (.I0(\layer2_activations_1_addr_reg_229_reg[2] ),
        .I1(\layer2_activations_1_addr_reg_229_reg[1] ),
        .I2(ap_loop_init_int),
        .I3(\layer2_activations_1_addr_reg_229_reg[0] ),
        .O(add_ln146_fu_150_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'h060A0A0A)) 
    \i_3_fu_44[5]_i_1 
       (.I0(\layer2_activations_1_addr_reg_229_reg[3] ),
        .I1(\layer2_activations_1_addr_reg_229_reg[0] ),
        .I2(ap_loop_init_int),
        .I3(\layer2_activations_1_addr_reg_229_reg[1] ),
        .I4(\layer2_activations_1_addr_reg_229_reg[2] ),
        .O(add_ln146_fu_150_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \i_3_fu_44[6]_i_1 
       (.I0(ap_done_cache_reg_0),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_ap_start_reg),
        .O(i_3_fu_440));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h8B88)) 
    \i_3_fu_44[6]_i_2 
       (.I0(\i_3_fu_44[6]_i_3_n_5 ),
        .I1(\layer2_activations_1_addr_reg_229_reg[3] ),
        .I2(ap_loop_init_int),
        .I3(ap_done_cache_reg_0),
        .O(add_ln146_fu_150_p2[4]));
  LUT6 #(
    .INIT(64'h007F7F7F00808080)) 
    \i_3_fu_44[6]_i_3 
       (.I0(\layer2_activations_1_addr_reg_229_reg[1] ),
        .I1(\layer2_activations_1_addr_reg_229_reg[0] ),
        .I2(\layer2_activations_1_addr_reg_229_reg[2] ),
        .I3(ap_loop_init_int),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_ap_start_reg),
        .I5(ap_done_cache_reg_0),
        .O(\i_3_fu_44[6]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h70)) 
    \layer2_activations_1_addr_reg_229[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\layer2_activations_1_addr_reg_229_reg[0] ),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]));
  LUT3 #(
    .INIT(8'h70)) 
    \layer2_activations_1_addr_reg_229[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\layer2_activations_1_addr_reg_229_reg[1] ),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]));
  LUT3 #(
    .INIT(8'h70)) 
    \layer2_activations_1_addr_reg_229[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\layer2_activations_1_addr_reg_229_reg[2] ),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]));
  LUT3 #(
    .INIT(8'h70)) 
    \layer2_activations_1_addr_reg_229[3]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\layer2_activations_1_addr_reg_229_reg[3] ),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]));
endmodule

(* ORIG_REF_NAME = "feedforward_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_12
   (ADDRARDADDR,
    D,
    \i_2_fu_548_reg[2] ,
    \i_2_fu_548_reg[1] ,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg_reg,
    add_ln127_fu_2000_p2,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_layer1_activations_address0,
    i_2_fu_5480,
    ap_sig_allocacmp_i,
    ap_clk,
    ap_rst_n_inv,
    \i_2_fu_548_reg[4] ,
    Q,
    grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_address0,
    ram_reg,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg,
    \i_2_fu_548_reg[4]_0 ,
    ram_reg_0,
    \i_2_fu_548_reg[4]_1 ,
    \i_2_fu_548_reg[4]_2 ,
    ram_reg_1,
    \i_2_fu_548_reg[4]_3 ,
    ap_rst_n,
    \i_2_fu_548_reg[7] );
  output [5:0]ADDRARDADDR;
  output [1:0]D;
  output \i_2_fu_548_reg[2] ;
  output \i_2_fu_548_reg[1] ;
  output grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg_reg;
  output [5:0]add_ln127_fu_2000_p2;
  output [5:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_layer1_activations_address0;
  output i_2_fu_5480;
  output [0:0]ap_sig_allocacmp_i;
  input ap_clk;
  input ap_rst_n_inv;
  input \i_2_fu_548_reg[4] ;
  input [2:0]Q;
  input [5:0]grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_address0;
  input [5:0]ram_reg;
  input grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg;
  input \i_2_fu_548_reg[4]_0 ;
  input ram_reg_0;
  input \i_2_fu_548_reg[4]_1 ;
  input \i_2_fu_548_reg[4]_2 ;
  input ram_reg_1;
  input \i_2_fu_548_reg[4]_3 ;
  input ap_rst_n;
  input \i_2_fu_548_reg[7] ;

  wire [5:0]ADDRARDADDR;
  wire [1:0]D;
  wire [2:0]Q;
  wire [5:0]add_ln127_fu_2000_p2;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__8_n_5;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__8_n_5;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [0:0]ap_sig_allocacmp_i;
  wire [5:0]grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_address0;
  wire grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg;
  wire grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg_reg;
  wire [5:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_layer1_activations_address0;
  wire i_2_fu_5480;
  wire \i_2_fu_548[6]_i_2_n_5 ;
  wire \i_2_fu_548[7]_i_3_n_5 ;
  wire \i_2_fu_548[7]_i_4_n_5 ;
  wire \i_2_fu_548[7]_i_5_n_5 ;
  wire \i_2_fu_548_reg[1] ;
  wire \i_2_fu_548_reg[2] ;
  wire \i_2_fu_548_reg[4] ;
  wire \i_2_fu_548_reg[4]_0 ;
  wire \i_2_fu_548_reg[4]_1 ;
  wire \i_2_fu_548_reg[4]_2 ;
  wire \i_2_fu_548_reg[4]_3 ;
  wire \i_2_fu_548_reg[7] ;
  wire [5:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_i_47_n_5;

  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'hABFBAAAA)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(Q[1]),
        .I1(ap_done_cache),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg),
        .I3(\i_2_fu_548[7]_i_3_n_5 ),
        .I4(Q[2]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h8A80)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(Q[2]),
        .I1(\i_2_fu_548[7]_i_3_n_5 ),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg),
        .I3(ap_done_cache),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    ap_done_cache_i_1__8
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg),
        .I1(\i_2_fu_548[7]_i_3_n_5 ),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__8_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__8_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'hDF8F)) 
    ap_loop_init_int_i_1__8
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg),
        .I1(\i_2_fu_548[7]_i_3_n_5 ),
        .I2(ap_rst_n),
        .I3(ap_loop_init_int),
        .O(ap_loop_init_int_i_1__8_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__8_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg_i_1
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg),
        .I1(\i_2_fu_548[7]_i_3_n_5 ),
        .I2(Q[1]),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \i_2_fu_548[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\i_2_fu_548_reg[4]_3 ),
        .O(add_ln127_fu_2000_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \i_2_fu_548[1]_i_1 
       (.I0(\i_2_fu_548_reg[4] ),
        .I1(ap_loop_init_int),
        .I2(\i_2_fu_548_reg[4]_3 ),
        .O(\i_2_fu_548_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h060A)) 
    \i_2_fu_548[2]_i_1 
       (.I0(\i_2_fu_548_reg[4]_1 ),
        .I1(\i_2_fu_548_reg[4]_3 ),
        .I2(ap_loop_init_int),
        .I3(\i_2_fu_548_reg[4] ),
        .O(\i_2_fu_548_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h060A0A0A)) 
    \i_2_fu_548[3]_i_1 
       (.I0(\i_2_fu_548_reg[4]_0 ),
        .I1(\i_2_fu_548_reg[4] ),
        .I2(ap_loop_init_int),
        .I3(\i_2_fu_548_reg[4]_3 ),
        .I4(\i_2_fu_548_reg[4]_1 ),
        .O(add_ln127_fu_2000_p2[1]));
  LUT6 #(
    .INIT(64'h006A00AA00AA00AA)) 
    \i_2_fu_548[4]_i_1 
       (.I0(\i_2_fu_548_reg[4]_2 ),
        .I1(\i_2_fu_548_reg[4]_1 ),
        .I2(\i_2_fu_548_reg[4]_3 ),
        .I3(ram_reg_i_47_n_5),
        .I4(\i_2_fu_548_reg[4] ),
        .I5(\i_2_fu_548_reg[4]_0 ),
        .O(add_ln127_fu_2000_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hB444)) 
    \i_2_fu_548[5]_i_1 
       (.I0(ap_loop_init_int),
        .I1(ram_reg_0),
        .I2(\i_2_fu_548[6]_i_2_n_5 ),
        .I3(\i_2_fu_548_reg[4]_2 ),
        .O(add_ln127_fu_2000_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \i_2_fu_548[6]_i_1 
       (.I0(ram_reg_1),
        .I1(\i_2_fu_548_reg[4]_2 ),
        .I2(\i_2_fu_548[6]_i_2_n_5 ),
        .I3(ram_reg_0),
        .I4(ap_loop_init_int),
        .O(add_ln127_fu_2000_p2[4]));
  LUT6 #(
    .INIT(64'h0888000000000000)) 
    \i_2_fu_548[6]_i_2 
       (.I0(\i_2_fu_548_reg[4]_0 ),
        .I1(\i_2_fu_548_reg[4] ),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\i_2_fu_548_reg[4]_3 ),
        .I5(\i_2_fu_548_reg[4]_1 ),
        .O(\i_2_fu_548[6]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \i_2_fu_548[7]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg),
        .I1(\i_2_fu_548[7]_i_3_n_5 ),
        .O(i_2_fu_5480));
  LUT5 #(
    .INIT(32'h12222222)) 
    \i_2_fu_548[7]_i_2 
       (.I0(\i_2_fu_548_reg[7] ),
        .I1(ap_loop_init_int),
        .I2(ram_reg_0),
        .I3(\i_2_fu_548[7]_i_4_n_5 ),
        .I4(ram_reg_1),
        .O(add_ln127_fu_2000_p2[5]));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \i_2_fu_548[7]_i_3 
       (.I0(ram_reg_0),
        .I1(ram_reg_i_47_n_5),
        .I2(\i_2_fu_548_reg[4]_3 ),
        .I3(\i_2_fu_548_reg[7] ),
        .I4(\i_2_fu_548_reg[4]_0 ),
        .I5(\i_2_fu_548[7]_i_5_n_5 ),
        .O(\i_2_fu_548[7]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \i_2_fu_548[7]_i_4 
       (.I0(\i_2_fu_548_reg[4]_2 ),
        .I1(\i_2_fu_548_reg[4]_1 ),
        .I2(\i_2_fu_548_reg[4]_3 ),
        .I3(ram_reg_i_47_n_5),
        .I4(\i_2_fu_548_reg[4] ),
        .I5(\i_2_fu_548_reg[4]_0 ),
        .O(\i_2_fu_548[7]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hCCFFFFFFCCFEFEFE)) 
    \i_2_fu_548[7]_i_5 
       (.I0(\i_2_fu_548_reg[4]_1 ),
        .I1(\i_2_fu_548_reg[4] ),
        .I2(ram_reg_1),
        .I3(ap_loop_init_int),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg),
        .I5(\i_2_fu_548_reg[4]_2 ),
        .O(\i_2_fu_548[7]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    ram_reg_i_3
       (.I0(ram_reg_1),
        .I1(ram_reg_i_47_n_5),
        .I2(Q[2]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_address0[5]),
        .I4(Q[0]),
        .I5(ram_reg[5]),
        .O(ADDRARDADDR[5]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    ram_reg_i_4
       (.I0(ram_reg_0),
        .I1(ram_reg_i_47_n_5),
        .I2(Q[2]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_address0[4]),
        .I4(Q[0]),
        .I5(ram_reg[4]),
        .O(ADDRARDADDR[4]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_47
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(ram_reg_i_47_n_5));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    ram_reg_i_5
       (.I0(\i_2_fu_548_reg[4]_2 ),
        .I1(ram_reg_i_47_n_5),
        .I2(Q[2]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_address0[3]),
        .I4(Q[0]),
        .I5(ram_reg[3]),
        .O(ADDRARDADDR[3]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    ram_reg_i_6
       (.I0(\i_2_fu_548_reg[4]_0 ),
        .I1(ram_reg_i_47_n_5),
        .I2(Q[2]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_address0[2]),
        .I4(Q[0]),
        .I5(ram_reg[2]),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    ram_reg_i_7
       (.I0(\i_2_fu_548_reg[4]_1 ),
        .I1(ram_reg_i_47_n_5),
        .I2(Q[2]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_address0[1]),
        .I4(Q[0]),
        .I5(ram_reg[1]),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    ram_reg_i_8
       (.I0(\i_2_fu_548_reg[4] ),
        .I1(ram_reg_i_47_n_5),
        .I2(Q[2]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_address0[0]),
        .I4(Q[0]),
        .I5(ram_reg[0]),
        .O(ADDRARDADDR[0]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \trunc_ln127_1_reg_3991[0]_i_1 
       (.I0(\i_2_fu_548_reg[4]_3 ),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg),
        .O(ap_sig_allocacmp_i));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \trunc_ln127_1_reg_3991[1]_i_1 
       (.I0(\i_2_fu_548_reg[4] ),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_layer1_activations_address0[0]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \trunc_ln127_1_reg_3991[2]_i_1 
       (.I0(\i_2_fu_548_reg[4]_1 ),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_layer1_activations_address0[1]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \trunc_ln127_1_reg_3991[3]_i_1 
       (.I0(\i_2_fu_548_reg[4]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_layer1_activations_address0[2]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \trunc_ln127_1_reg_3991[4]_i_1 
       (.I0(\i_2_fu_548_reg[4]_2 ),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_layer1_activations_address0[3]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \trunc_ln127_1_reg_3991[5]_i_1 
       (.I0(ram_reg_0),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_layer1_activations_address0[4]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \trunc_ln127_1_reg_3991[6]_i_1 
       (.I0(ram_reg_1),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_layer1_activations_address0[5]));
endmodule

(* ORIG_REF_NAME = "feedforward_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_13
   (D,
    \ap_CS_fsm_reg[5] ,
    grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg_reg,
    add_ln120_fu_108_p2,
    ADDRBWRADDR,
    i_1_fu_380,
    grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_ready,
    ap_rst_n_inv,
    ap_clk,
    Q,
    ap_loop_exit_ready_pp0_iter1_reg,
    grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg,
    ap_enable_reg_pp0_iter1_reg,
    \i_1_fu_38_reg[5] ,
    \i_1_fu_38_reg[5]_0 ,
    \i_1_fu_38_reg[5]_1 ,
    \i_1_fu_38_reg[5]_2 ,
    \i_1_fu_38_reg[5]_3 ,
    ram_reg,
    ap_rst_n,
    \i_1_fu_38_reg[7] );
  output [1:0]D;
  output \ap_CS_fsm_reg[5] ;
  output grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg_reg;
  output [6:0]add_ln120_fu_108_p2;
  output [5:0]ADDRBWRADDR;
  output i_1_fu_380;
  output grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_ready;
  input ap_rst_n_inv;
  input ap_clk;
  input [1:0]Q;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg;
  input ap_enable_reg_pp0_iter1_reg;
  input \i_1_fu_38_reg[5] ;
  input \i_1_fu_38_reg[5]_0 ;
  input \i_1_fu_38_reg[5]_1 ;
  input \i_1_fu_38_reg[5]_2 ;
  input \i_1_fu_38_reg[5]_3 ;
  input ram_reg;
  input ap_rst_n;
  input \i_1_fu_38_reg[7] ;

  wire [5:0]ADDRBWRADDR;
  wire [1:0]D;
  wire [1:0]Q;
  wire [6:0]add_ln120_fu_108_p2;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__0_n_5;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__1_n_5;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_ready;
  wire grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg;
  wire grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg_reg;
  wire i_1_fu_380;
  wire \i_1_fu_38[5]_i_2_n_5 ;
  wire \i_1_fu_38_reg[5] ;
  wire \i_1_fu_38_reg[5]_0 ;
  wire \i_1_fu_38_reg[5]_1 ;
  wire \i_1_fu_38_reg[5]_2 ;
  wire \i_1_fu_38_reg[5]_3 ;
  wire \i_1_fu_38_reg[7] ;
  wire ram_reg;

  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'hBBABAAAA)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(Q[0]),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(ap_done_cache),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg),
        .I4(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hAA20)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(Q[1]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg),
        .I2(ap_done_cache),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .O(D[1]));
  LUT3 #(
    .INIT(8'hBA)) 
    ap_done_cache_i_1__0
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__0_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h40)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    ap_loop_init_int_i_1__1
       (.I0(ap_rst_n),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(ap_loop_init_int_i_1__1_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__1_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hFABA)) 
    grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(\ap_CS_fsm_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \i_1_fu_38[1]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\i_1_fu_38_reg[5]_0 ),
        .O(add_ln120_fu_108_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \i_1_fu_38[2]_i_1 
       (.I0(\i_1_fu_38_reg[5]_1 ),
        .I1(ap_loop_init_int),
        .I2(\i_1_fu_38_reg[5]_0 ),
        .O(add_ln120_fu_108_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \i_1_fu_38[3]_i_1 
       (.I0(\i_1_fu_38_reg[5]_0 ),
        .I1(\i_1_fu_38_reg[5]_1 ),
        .I2(ap_loop_init_int),
        .I3(\i_1_fu_38_reg[5] ),
        .O(add_ln120_fu_108_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \i_1_fu_38[4]_i_1 
       (.I0(\i_1_fu_38_reg[5]_1 ),
        .I1(\i_1_fu_38_reg[5]_0 ),
        .I2(\i_1_fu_38_reg[5] ),
        .I3(ap_loop_init_int),
        .I4(\i_1_fu_38_reg[5]_2 ),
        .O(add_ln120_fu_108_p2[3]));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \i_1_fu_38[5]_i_1 
       (.I0(\i_1_fu_38_reg[5] ),
        .I1(\i_1_fu_38_reg[5]_0 ),
        .I2(\i_1_fu_38_reg[5]_1 ),
        .I3(\i_1_fu_38_reg[5]_2 ),
        .I4(\i_1_fu_38[5]_i_2_n_5 ),
        .I5(\i_1_fu_38_reg[5]_3 ),
        .O(add_ln120_fu_108_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \i_1_fu_38[5]_i_2 
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg),
        .O(\i_1_fu_38[5]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h21)) 
    \i_1_fu_38[6]_i_1 
       (.I0(\i_1_fu_38_reg[7] ),
        .I1(ap_loop_init_int),
        .I2(ram_reg),
        .O(add_ln120_fu_108_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hC4)) 
    \i_1_fu_38[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(i_1_fu_380));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h0B04)) 
    \i_1_fu_38[7]_i_2 
       (.I0(\i_1_fu_38_reg[7] ),
        .I1(ram_reg),
        .I2(ap_loop_init_int),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .O(add_ln120_fu_108_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \layer1_activations_1_addr_reg_160[5]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg_reg));
  LUT3 #(
    .INIT(8'h70)) 
    ram_reg_i_10
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_fu_38_reg[5]_3 ),
        .O(ADDRBWRADDR[4]));
  LUT3 #(
    .INIT(8'h70)) 
    ram_reg_i_11
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_fu_38_reg[5]_2 ),
        .O(ADDRBWRADDR[3]));
  LUT3 #(
    .INIT(8'h70)) 
    ram_reg_i_12
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_fu_38_reg[5] ),
        .O(ADDRBWRADDR[2]));
  LUT3 #(
    .INIT(8'h70)) 
    ram_reg_i_13
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_1_fu_38_reg[5]_1 ),
        .O(ADDRBWRADDR[1]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_i_14
       (.I0(\i_1_fu_38_reg[5]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg),
        .O(ADDRBWRADDR[0]));
  LUT3 #(
    .INIT(8'h70)) 
    ram_reg_i_9
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ram_reg),
        .O(ADDRBWRADDR[5]));
endmodule

(* ORIG_REF_NAME = "feedforward_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_14
   (ap_rst_n_0,
    i_fu_3188,
    add_ln101_fu_11848_p2,
    D,
    grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg_reg,
    \ap_CS_fsm_reg[1] ,
    \i_fu_3188_reg[0] ,
    ap_clk,
    ap_rst_n,
    grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg,
    Q,
    ap_loop_init_int_reg_0,
    \i_fu_3188_reg[8] ,
    \i_fu_3188_reg[8]_0 ,
    \i_fu_3188_reg[4] ,
    \i_fu_3188_reg[4]_0 ,
    \i_fu_3188_reg[9] ,
    \i_fu_3188_reg[9]_0 ,
    \i_fu_3188_reg[8]_1 ,
    \i_fu_3188_reg[9]_1 ,
    \i_fu_3188_reg[4]_1 ,
    \i_4_reg_23656_reg[0] ,
    \i_fu_3188_reg[9]_2 ,
    \ap_CS_fsm_reg[3] );
  output ap_rst_n_0;
  output i_fu_3188;
  output [8:0]add_ln101_fu_11848_p2;
  output [9:0]D;
  output [1:0]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg_reg;
  output \ap_CS_fsm_reg[1] ;
  output \i_fu_3188_reg[0] ;
  input ap_clk;
  input ap_rst_n;
  input grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg;
  input [0:0]Q;
  input ap_loop_init_int_reg_0;
  input \i_fu_3188_reg[8] ;
  input \i_fu_3188_reg[8]_0 ;
  input \i_fu_3188_reg[4] ;
  input \i_fu_3188_reg[4]_0 ;
  input \i_fu_3188_reg[9] ;
  input \i_fu_3188_reg[9]_0 ;
  input \i_fu_3188_reg[8]_1 ;
  input \i_fu_3188_reg[9]_1 ;
  input \i_fu_3188_reg[4]_1 ;
  input \i_4_reg_23656_reg[0] ;
  input \i_fu_3188_reg[9]_2 ;
  input [1:0]\ap_CS_fsm_reg[3] ;

  wire [9:0]D;
  wire [0:0]Q;
  wire [8:0]add_ln101_fu_11848_p2;
  wire \ap_CS_fsm_reg[1] ;
  wire [1:0]\ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__7_n_5;
  wire ap_done_cache_i_2_n_5;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_5;
  wire ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg;
  wire [1:0]grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg_reg;
  wire \i_4_reg_23656_reg[0] ;
  wire i_fu_3188;
  wire \i_fu_3188[8]_i_2_n_5 ;
  wire \i_fu_3188[9]_i_3_n_5 ;
  wire \i_fu_3188[9]_i_4_n_5 ;
  wire \i_fu_3188[9]_i_6_n_5 ;
  wire \i_fu_3188[9]_i_7_n_5 ;
  wire \i_fu_3188_reg[0] ;
  wire \i_fu_3188_reg[4] ;
  wire \i_fu_3188_reg[4]_0 ;
  wire \i_fu_3188_reg[4]_1 ;
  wire \i_fu_3188_reg[8] ;
  wire \i_fu_3188_reg[8]_0 ;
  wire \i_fu_3188_reg[8]_1 ;
  wire \i_fu_3188_reg[9] ;
  wire \i_fu_3188_reg[9]_0 ;
  wire \i_fu_3188_reg[9]_1 ;
  wire \i_fu_3188_reg[9]_2 ;

  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hEAEAAAEA)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(\ap_CS_fsm_reg[3] [0]),
        .I1(\ap_CS_fsm_reg[3] [1]),
        .I2(ap_done_cache_i_2_n_5),
        .I3(ap_done_cache),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg_reg[0]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h4F00)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg),
        .I1(ap_done_cache),
        .I2(ap_done_cache_i_2_n_5),
        .I3(\ap_CS_fsm_reg[3] [1]),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg_reg[1]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h08A8)) 
    ap_done_cache_i_1__7
       (.I0(ap_rst_n),
        .I1(ap_done_cache),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg),
        .I3(ap_done_cache_i_2_n_5),
        .O(ap_done_cache_i_1__7_n_5));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hFFFFAEFF)) 
    ap_done_cache_i_2
       (.I0(ap_loop_init_int),
        .I1(ap_loop_init_int_reg_0),
        .I2(Q),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg),
        .I4(\i_fu_3188[9]_i_3_n_5 ),
        .O(ap_done_cache_i_2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__7_n_5),
        .Q(ap_done_cache),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80888080)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_done_cache_i_2_n_5),
        .I1(ap_rst_n),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg),
        .I3(Q),
        .I4(ap_loop_init_int_reg_0),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'h7777F777F7F7F7F7)) 
    ap_loop_init_int_i_1
       (.I0(ap_done_cache_i_2_n_5),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int),
        .I3(ap_loop_init_int_reg_0),
        .I4(Q),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg),
        .O(ap_loop_init_int_i_1_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[3] [0]),
        .I1(ap_done_cache_i_2_n_5),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg),
        .O(\ap_CS_fsm_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_4_reg_23656[0]_i_1 
       (.I0(\i_4_reg_23656_reg[0] ),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_4_reg_23656[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_3188_reg[4]_1 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_4_reg_23656[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_3188_reg[4] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_4_reg_23656[3]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_3188_reg[4]_0 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_4_reg_23656[4]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_3188_reg[9] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_4_reg_23656[5]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_3188_reg[8] ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_4_reg_23656[6]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_3188_reg[8]_0 ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_4_reg_23656[7]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_3188_reg[8]_1 ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_4_reg_23656[8]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_3188_reg[9]_0 ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_4_reg_23656[9]_i_2 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_3188_reg[9]_1 ),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \i_fu_3188[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\i_4_reg_23656_reg[0] ),
        .O(add_ln101_fu_11848_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \i_fu_3188[1]_i_1 
       (.I0(\i_4_reg_23656_reg[0] ),
        .I1(\i_fu_3188_reg[4]_1 ),
        .I2(ap_loop_init_int),
        .O(\i_fu_3188_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \i_fu_3188[2]_i_1 
       (.I0(\i_4_reg_23656_reg[0] ),
        .I1(\i_fu_3188_reg[4]_1 ),
        .I2(\i_fu_3188_reg[4] ),
        .I3(ap_loop_init_int),
        .O(add_ln101_fu_11848_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \i_fu_3188[3]_i_1 
       (.I0(\i_fu_3188_reg[4] ),
        .I1(\i_fu_3188_reg[4]_1 ),
        .I2(\i_4_reg_23656_reg[0] ),
        .I3(\i_fu_3188_reg[4]_0 ),
        .I4(ap_loop_init_int),
        .O(add_ln101_fu_11848_p2[2]));
  LUT6 #(
    .INIT(64'h7FFF800000000000)) 
    \i_fu_3188[4]_i_1 
       (.I0(\i_fu_3188_reg[4]_0 ),
        .I1(\i_4_reg_23656_reg[0] ),
        .I2(\i_fu_3188_reg[4]_1 ),
        .I3(\i_fu_3188_reg[4] ),
        .I4(\i_fu_3188_reg[9] ),
        .I5(\i_fu_3188[9]_i_6_n_5 ),
        .O(add_ln101_fu_11848_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hA6)) 
    \i_fu_3188[5]_i_1 
       (.I0(\i_fu_3188[8]_i_2_n_5 ),
        .I1(\i_fu_3188_reg[8] ),
        .I2(ap_loop_init_int),
        .O(add_ln101_fu_11848_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h8878)) 
    \i_fu_3188[6]_i_1 
       (.I0(\i_fu_3188_reg[8] ),
        .I1(\i_fu_3188[8]_i_2_n_5 ),
        .I2(\i_fu_3188_reg[8]_0 ),
        .I3(ap_loop_init_int),
        .O(add_ln101_fu_11848_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h80807F80)) 
    \i_fu_3188[7]_i_1 
       (.I0(\i_fu_3188[8]_i_2_n_5 ),
        .I1(\i_fu_3188_reg[8] ),
        .I2(\i_fu_3188_reg[8]_0 ),
        .I3(\i_fu_3188_reg[8]_1 ),
        .I4(ap_loop_init_int),
        .O(add_ln101_fu_11848_p2[6]));
  LUT6 #(
    .INIT(64'h7FFF800080008000)) 
    \i_fu_3188[8]_i_1 
       (.I0(\i_fu_3188[8]_i_2_n_5 ),
        .I1(\i_fu_3188_reg[8]_1 ),
        .I2(\i_fu_3188_reg[8]_0 ),
        .I3(\i_fu_3188_reg[8] ),
        .I4(\i_fu_3188_reg[9]_0 ),
        .I5(\i_fu_3188[9]_i_6_n_5 ),
        .O(add_ln101_fu_11848_p2[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_fu_3188[8]_i_2 
       (.I0(\i_fu_3188_reg[4]_0 ),
        .I1(\i_fu_3188[9]_i_6_n_5 ),
        .I2(\i_4_reg_23656_reg[0] ),
        .I3(\i_fu_3188_reg[4]_1 ),
        .I4(\i_fu_3188_reg[4] ),
        .I5(\i_fu_3188_reg[9] ),
        .O(\i_fu_3188[8]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hE000E0E0)) 
    \i_fu_3188[9]_i_1 
       (.I0(\i_fu_3188[9]_i_3_n_5 ),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg),
        .I3(Q),
        .I4(ap_loop_init_int_reg_0),
        .O(i_fu_3188));
  LUT6 #(
    .INIT(64'h7FFF800080008000)) 
    \i_fu_3188[9]_i_2 
       (.I0(\i_fu_3188[9]_i_4_n_5 ),
        .I1(\i_fu_3188_reg[9]_2 ),
        .I2(\i_fu_3188_reg[9]_0 ),
        .I3(\i_fu_3188_reg[9] ),
        .I4(\i_fu_3188_reg[9]_1 ),
        .I5(\i_fu_3188[9]_i_6_n_5 ),
        .O(add_ln101_fu_11848_p2[8]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \i_fu_3188[9]_i_3 
       (.I0(\i_fu_3188[9]_i_7_n_5 ),
        .I1(\i_fu_3188_reg[8] ),
        .I2(\i_fu_3188_reg[8]_0 ),
        .I3(\i_fu_3188_reg[4] ),
        .I4(\i_fu_3188_reg[4]_0 ),
        .O(\i_fu_3188[9]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0080808000000000)) 
    \i_fu_3188[9]_i_4 
       (.I0(\i_fu_3188_reg[4] ),
        .I1(\i_fu_3188_reg[4]_1 ),
        .I2(\i_4_reg_23656_reg[0] ),
        .I3(ap_loop_init_int),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg),
        .I5(\i_fu_3188_reg[4]_0 ),
        .O(\i_fu_3188[9]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \i_fu_3188[9]_i_6 
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg),
        .O(\i_fu_3188[9]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF7FF)) 
    \i_fu_3188[9]_i_7 
       (.I0(\i_fu_3188_reg[9] ),
        .I1(\i_fu_3188_reg[9]_0 ),
        .I2(\i_fu_3188_reg[8]_1 ),
        .I3(\i_fu_3188_reg[9]_1 ),
        .I4(\i_fu_3188_reg[4]_1 ),
        .I5(\i_4_reg_23656_reg[0] ),
        .O(\i_fu_3188[9]_i_7_n_5 ));
endmodule

(* ORIG_REF_NAME = "feedforward_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_6
   (D,
    \ap_CS_fsm_reg[9] ,
    ap_loop_init_int_reg_0,
    indvar_flatten_fu_5940,
    SR,
    grp_matmul_xnor_2_fu_5744_ap_ready,
    add_ln61_fu_1447_p2,
    ap_rst_n_inv,
    ap_clk,
    Q,
    ap_loop_exit_ready_pp0_iter3_reg,
    grp_matmul_xnor_2_fu_5744_ap_start_reg,
    ap_enable_reg_pp0_iter1_reg,
    ap_rst_n,
    \indvar_flatten_fu_594_reg[0] ,
    \indvar_flatten_fu_594_reg[4] ,
    \indvar_flatten_fu_594_reg[4]_0 ,
    \indvar_flatten_fu_594_reg[4]_1 ,
    \indvar_flatten_fu_594_reg[4]_2 ,
    \indvar_flatten_fu_594_reg[8] ,
    \indvar_flatten_fu_594_reg[8]_0 ,
    \indvar_flatten_fu_594_reg[8]_1 ,
    \indvar_flatten_fu_594_reg[8]_2 ,
    \indvar_flatten_fu_594_reg[12] ,
    \indvar_flatten_fu_594_reg[12]_0 ,
    \indvar_flatten_fu_594_reg[12]_1 ,
    \indvar_flatten_fu_594_reg[12]_2 ,
    \indvar_flatten_fu_594_reg[13] );
  output [1:0]D;
  output \ap_CS_fsm_reg[9] ;
  output ap_loop_init_int_reg_0;
  output indvar_flatten_fu_5940;
  output [0:0]SR;
  output grp_matmul_xnor_2_fu_5744_ap_ready;
  output [13:0]add_ln61_fu_1447_p2;
  input ap_rst_n_inv;
  input ap_clk;
  input [1:0]Q;
  input ap_loop_exit_ready_pp0_iter3_reg;
  input grp_matmul_xnor_2_fu_5744_ap_start_reg;
  input ap_enable_reg_pp0_iter1_reg;
  input ap_rst_n;
  input \indvar_flatten_fu_594_reg[0] ;
  input \indvar_flatten_fu_594_reg[4] ;
  input \indvar_flatten_fu_594_reg[4]_0 ;
  input \indvar_flatten_fu_594_reg[4]_1 ;
  input \indvar_flatten_fu_594_reg[4]_2 ;
  input \indvar_flatten_fu_594_reg[8] ;
  input \indvar_flatten_fu_594_reg[8]_0 ;
  input \indvar_flatten_fu_594_reg[8]_1 ;
  input \indvar_flatten_fu_594_reg[8]_2 ;
  input \indvar_flatten_fu_594_reg[12] ;
  input \indvar_flatten_fu_594_reg[12]_0 ;
  input \indvar_flatten_fu_594_reg[12]_1 ;
  input \indvar_flatten_fu_594_reg[12]_2 ;
  input \indvar_flatten_fu_594_reg[13] ;

  wire [1:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [13:0]add_ln61_fu_1447_p2;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__1_n_5;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__2_n_5;
  wire ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [13:0]ap_sig_allocacmp_indvar_flatten_load;
  wire grp_matmul_xnor_2_fu_5744_ap_ready;
  wire grp_matmul_xnor_2_fu_5744_ap_start_reg;
  wire indvar_flatten_fu_5940;
  wire \indvar_flatten_fu_594_reg[0] ;
  wire \indvar_flatten_fu_594_reg[12] ;
  wire \indvar_flatten_fu_594_reg[12]_0 ;
  wire \indvar_flatten_fu_594_reg[12]_1 ;
  wire \indvar_flatten_fu_594_reg[12]_2 ;
  wire \indvar_flatten_fu_594_reg[12]_i_1_n_5 ;
  wire \indvar_flatten_fu_594_reg[12]_i_1_n_6 ;
  wire \indvar_flatten_fu_594_reg[12]_i_1_n_7 ;
  wire \indvar_flatten_fu_594_reg[12]_i_1_n_8 ;
  wire \indvar_flatten_fu_594_reg[13] ;
  wire \indvar_flatten_fu_594_reg[4] ;
  wire \indvar_flatten_fu_594_reg[4]_0 ;
  wire \indvar_flatten_fu_594_reg[4]_1 ;
  wire \indvar_flatten_fu_594_reg[4]_2 ;
  wire \indvar_flatten_fu_594_reg[4]_i_1_n_5 ;
  wire \indvar_flatten_fu_594_reg[4]_i_1_n_6 ;
  wire \indvar_flatten_fu_594_reg[4]_i_1_n_7 ;
  wire \indvar_flatten_fu_594_reg[4]_i_1_n_8 ;
  wire \indvar_flatten_fu_594_reg[8] ;
  wire \indvar_flatten_fu_594_reg[8]_0 ;
  wire \indvar_flatten_fu_594_reg[8]_1 ;
  wire \indvar_flatten_fu_594_reg[8]_2 ;
  wire \indvar_flatten_fu_594_reg[8]_i_1_n_5 ;
  wire \indvar_flatten_fu_594_reg[8]_i_1_n_6 ;
  wire \indvar_flatten_fu_594_reg[8]_i_1_n_7 ;
  wire \indvar_flatten_fu_594_reg[8]_i_1_n_8 ;
  wire [3:0]\NLW_indvar_flatten_fu_594_reg[13]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_indvar_flatten_fu_594_reg[13]_i_2_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'hBBABAAAA)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(Q[0]),
        .I1(ap_loop_exit_ready_pp0_iter3_reg),
        .I2(ap_done_cache),
        .I3(grp_matmul_xnor_2_fu_5744_ap_start_reg),
        .I4(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'hAA20)) 
    \ap_CS_fsm[11]_i_1 
       (.I0(Q[1]),
        .I1(grp_matmul_xnor_2_fu_5744_ap_start_reg),
        .I2(ap_done_cache),
        .I3(ap_loop_exit_ready_pp0_iter3_reg),
        .O(D[1]));
  LUT3 #(
    .INIT(8'hBA)) 
    ap_done_cache_i_1__1
       (.I0(ap_loop_exit_ready_pp0_iter3_reg),
        .I1(grp_matmul_xnor_2_fu_5744_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__1_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'hE000)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_loop_init_int),
        .I2(grp_matmul_xnor_2_fu_5744_ap_start_reg),
        .I3(ap_rst_n),
        .O(ap_loop_init_int_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1__0
       (.I0(ap_loop_init_int),
        .I1(grp_matmul_xnor_2_fu_5744_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .O(grp_matmul_xnor_2_fu_5744_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    ap_loop_init_int_i_1__2
       (.I0(ap_rst_n),
        .I1(ap_loop_exit_ready_pp0_iter3_reg),
        .I2(grp_matmul_xnor_2_fu_5744_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(ap_loop_init_int_i_1__2_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__2_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'hFAEA)) 
    grp_matmul_xnor_2_fu_5744_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(grp_matmul_xnor_2_fu_5744_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(\ap_CS_fsm_reg[9] ));
  LUT2 #(
    .INIT(4'hD)) 
    \indvar_flatten_fu_594[0]_i_1 
       (.I0(\indvar_flatten_fu_594_reg[0] ),
        .I1(ap_loop_init_int),
        .O(add_ln61_fu_1447_p2[0]));
  LUT3 #(
    .INIT(8'h70)) 
    \indvar_flatten_fu_594[12]_i_2 
       (.I0(grp_matmul_xnor_2_fu_5744_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\indvar_flatten_fu_594_reg[12]_2 ),
        .O(ap_sig_allocacmp_indvar_flatten_load[12]));
  LUT3 #(
    .INIT(8'h70)) 
    \indvar_flatten_fu_594[12]_i_3 
       (.I0(grp_matmul_xnor_2_fu_5744_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\indvar_flatten_fu_594_reg[12]_1 ),
        .O(ap_sig_allocacmp_indvar_flatten_load[11]));
  LUT3 #(
    .INIT(8'h70)) 
    \indvar_flatten_fu_594[12]_i_4 
       (.I0(grp_matmul_xnor_2_fu_5744_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\indvar_flatten_fu_594_reg[12]_0 ),
        .O(ap_sig_allocacmp_indvar_flatten_load[10]));
  LUT3 #(
    .INIT(8'h70)) 
    \indvar_flatten_fu_594[12]_i_5 
       (.I0(grp_matmul_xnor_2_fu_5744_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\indvar_flatten_fu_594_reg[12] ),
        .O(ap_sig_allocacmp_indvar_flatten_load[9]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    \indvar_flatten_fu_594[13]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(grp_matmul_xnor_2_fu_5744_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(indvar_flatten_fu_5940));
  LUT3 #(
    .INIT(8'h70)) 
    \indvar_flatten_fu_594[13]_i_4 
       (.I0(grp_matmul_xnor_2_fu_5744_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\indvar_flatten_fu_594_reg[13] ),
        .O(ap_sig_allocacmp_indvar_flatten_load[13]));
  LUT3 #(
    .INIT(8'h70)) 
    \indvar_flatten_fu_594[4]_i_2 
       (.I0(grp_matmul_xnor_2_fu_5744_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\indvar_flatten_fu_594_reg[0] ),
        .O(ap_sig_allocacmp_indvar_flatten_load[0]));
  LUT3 #(
    .INIT(8'h70)) 
    \indvar_flatten_fu_594[4]_i_3 
       (.I0(grp_matmul_xnor_2_fu_5744_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\indvar_flatten_fu_594_reg[4]_2 ),
        .O(ap_sig_allocacmp_indvar_flatten_load[4]));
  LUT3 #(
    .INIT(8'h70)) 
    \indvar_flatten_fu_594[4]_i_4 
       (.I0(grp_matmul_xnor_2_fu_5744_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\indvar_flatten_fu_594_reg[4]_1 ),
        .O(ap_sig_allocacmp_indvar_flatten_load[3]));
  LUT3 #(
    .INIT(8'h70)) 
    \indvar_flatten_fu_594[4]_i_5 
       (.I0(grp_matmul_xnor_2_fu_5744_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\indvar_flatten_fu_594_reg[4]_0 ),
        .O(ap_sig_allocacmp_indvar_flatten_load[2]));
  LUT3 #(
    .INIT(8'h70)) 
    \indvar_flatten_fu_594[4]_i_6 
       (.I0(grp_matmul_xnor_2_fu_5744_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\indvar_flatten_fu_594_reg[4] ),
        .O(ap_sig_allocacmp_indvar_flatten_load[1]));
  LUT3 #(
    .INIT(8'h70)) 
    \indvar_flatten_fu_594[8]_i_2 
       (.I0(grp_matmul_xnor_2_fu_5744_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\indvar_flatten_fu_594_reg[8]_2 ),
        .O(ap_sig_allocacmp_indvar_flatten_load[8]));
  LUT3 #(
    .INIT(8'h70)) 
    \indvar_flatten_fu_594[8]_i_3 
       (.I0(grp_matmul_xnor_2_fu_5744_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\indvar_flatten_fu_594_reg[8]_1 ),
        .O(ap_sig_allocacmp_indvar_flatten_load[7]));
  LUT3 #(
    .INIT(8'h70)) 
    \indvar_flatten_fu_594[8]_i_4 
       (.I0(grp_matmul_xnor_2_fu_5744_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\indvar_flatten_fu_594_reg[8]_0 ),
        .O(ap_sig_allocacmp_indvar_flatten_load[6]));
  LUT3 #(
    .INIT(8'h70)) 
    \indvar_flatten_fu_594[8]_i_5 
       (.I0(grp_matmul_xnor_2_fu_5744_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\indvar_flatten_fu_594_reg[8] ),
        .O(ap_sig_allocacmp_indvar_flatten_load[5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_594_reg[12]_i_1 
       (.CI(\indvar_flatten_fu_594_reg[8]_i_1_n_5 ),
        .CO({\indvar_flatten_fu_594_reg[12]_i_1_n_5 ,\indvar_flatten_fu_594_reg[12]_i_1_n_6 ,\indvar_flatten_fu_594_reg[12]_i_1_n_7 ,\indvar_flatten_fu_594_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln61_fu_1447_p2[12:9]),
        .S(ap_sig_allocacmp_indvar_flatten_load[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_594_reg[13]_i_2 
       (.CI(\indvar_flatten_fu_594_reg[12]_i_1_n_5 ),
        .CO(\NLW_indvar_flatten_fu_594_reg[13]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten_fu_594_reg[13]_i_2_O_UNCONNECTED [3:1],add_ln61_fu_1447_p2[13]}),
        .S({1'b0,1'b0,1'b0,ap_sig_allocacmp_indvar_flatten_load[13]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_594_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten_fu_594_reg[4]_i_1_n_5 ,\indvar_flatten_fu_594_reg[4]_i_1_n_6 ,\indvar_flatten_fu_594_reg[4]_i_1_n_7 ,\indvar_flatten_fu_594_reg[4]_i_1_n_8 }),
        .CYINIT(ap_sig_allocacmp_indvar_flatten_load[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln61_fu_1447_p2[4:1]),
        .S(ap_sig_allocacmp_indvar_flatten_load[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_594_reg[8]_i_1 
       (.CI(\indvar_flatten_fu_594_reg[4]_i_1_n_5 ),
        .CO({\indvar_flatten_fu_594_reg[8]_i_1_n_5 ,\indvar_flatten_fu_594_reg[8]_i_1_n_6 ,\indvar_flatten_fu_594_reg[8]_i_1_n_7 ,\indvar_flatten_fu_594_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln61_fu_1447_p2[8:5]),
        .S(ap_sig_allocacmp_indvar_flatten_load[8:5]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \y_fu_586[7]_i_1 
       (.I0(grp_matmul_xnor_2_fu_5744_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "feedforward_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_7
   (indvar_flatten_fu_32120,
    add_ln61_fu_7975_p2,
    grp_matmul_xnor_1_fu_4814_ap_ready,
    D,
    \ap_CS_fsm_reg[3] ,
    SR,
    ap_rst_n_inv,
    ap_clk,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_enable_reg_pp0_iter1_reg_1,
    grp_matmul_xnor_1_fu_4814_ap_start_reg,
    ap_enable_reg_pp0_iter1_reg_2,
    ap_enable_reg_pp0_iter1_reg_3,
    ap_enable_reg_pp0_iter1_reg_4,
    ap_enable_reg_pp0_iter1_reg_5,
    \indvar_flatten_fu_3212_reg[0] ,
    grp_matmul_xnor_1_fu_4814_ap_start_reg_reg,
    ap_loop_exit_ready_pp0_iter3_reg,
    \indvar_flatten_fu_3212_reg[12] ,
    \indvar_flatten_fu_3212_reg[12]_0 ,
    \indvar_flatten_fu_3212_reg[8] ,
    \indvar_flatten_fu_3212_reg[8]_0 ,
    \indvar_flatten_fu_3212_reg[8]_1 ,
    \indvar_flatten_fu_3212_reg[8]_2 ,
    \indvar_flatten_fu_3212_reg[4] ,
    \indvar_flatten_fu_3212_reg[4]_0 ,
    \indvar_flatten_fu_3212_reg[4]_1 ,
    \indvar_flatten_fu_3212_reg[4]_2 ,
    Q);
  output indvar_flatten_fu_32120;
  output [16:0]add_ln61_fu_7975_p2;
  output grp_matmul_xnor_1_fu_4814_ap_ready;
  output [1:0]D;
  output \ap_CS_fsm_reg[3] ;
  output [0:0]SR;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_enable_reg_pp0_iter1_reg;
  input ap_enable_reg_pp0_iter1_reg_0;
  input ap_enable_reg_pp0_iter1_reg_1;
  input grp_matmul_xnor_1_fu_4814_ap_start_reg;
  input ap_enable_reg_pp0_iter1_reg_2;
  input ap_enable_reg_pp0_iter1_reg_3;
  input ap_enable_reg_pp0_iter1_reg_4;
  input ap_enable_reg_pp0_iter1_reg_5;
  input \indvar_flatten_fu_3212_reg[0] ;
  input grp_matmul_xnor_1_fu_4814_ap_start_reg_reg;
  input ap_loop_exit_ready_pp0_iter3_reg;
  input \indvar_flatten_fu_3212_reg[12] ;
  input \indvar_flatten_fu_3212_reg[12]_0 ;
  input \indvar_flatten_fu_3212_reg[8] ;
  input \indvar_flatten_fu_3212_reg[8]_0 ;
  input \indvar_flatten_fu_3212_reg[8]_1 ;
  input \indvar_flatten_fu_3212_reg[8]_2 ;
  input \indvar_flatten_fu_3212_reg[4] ;
  input \indvar_flatten_fu_3212_reg[4]_0 ;
  input \indvar_flatten_fu_3212_reg[4]_1 ;
  input \indvar_flatten_fu_3212_reg[4]_2 ;
  input [1:0]Q;

  wire [1:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [16:0]add_ln61_fu_7975_p2;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_5;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter1_reg_1;
  wire ap_enable_reg_pp0_iter1_reg_2;
  wire ap_enable_reg_pp0_iter1_reg_3;
  wire ap_enable_reg_pp0_iter1_reg_4;
  wire ap_enable_reg_pp0_iter1_reg_5;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__0_n_5;
  wire ap_rst_n_inv;
  wire [16:0]ap_sig_allocacmp_indvar_flatten_load;
  wire grp_matmul_xnor_1_fu_4814_ap_ready;
  wire grp_matmul_xnor_1_fu_4814_ap_start_reg;
  wire grp_matmul_xnor_1_fu_4814_ap_start_reg_i_2_n_5;
  wire grp_matmul_xnor_1_fu_4814_ap_start_reg_reg;
  wire indvar_flatten_fu_32120;
  wire \indvar_flatten_fu_3212[16]_i_3_n_5 ;
  wire \indvar_flatten_fu_3212_reg[0] ;
  wire \indvar_flatten_fu_3212_reg[12] ;
  wire \indvar_flatten_fu_3212_reg[12]_0 ;
  wire \indvar_flatten_fu_3212_reg[12]_i_1_n_5 ;
  wire \indvar_flatten_fu_3212_reg[12]_i_1_n_6 ;
  wire \indvar_flatten_fu_3212_reg[12]_i_1_n_7 ;
  wire \indvar_flatten_fu_3212_reg[12]_i_1_n_8 ;
  wire \indvar_flatten_fu_3212_reg[16]_i_2_n_6 ;
  wire \indvar_flatten_fu_3212_reg[16]_i_2_n_7 ;
  wire \indvar_flatten_fu_3212_reg[16]_i_2_n_8 ;
  wire \indvar_flatten_fu_3212_reg[4] ;
  wire \indvar_flatten_fu_3212_reg[4]_0 ;
  wire \indvar_flatten_fu_3212_reg[4]_1 ;
  wire \indvar_flatten_fu_3212_reg[4]_2 ;
  wire \indvar_flatten_fu_3212_reg[4]_i_1_n_5 ;
  wire \indvar_flatten_fu_3212_reg[4]_i_1_n_6 ;
  wire \indvar_flatten_fu_3212_reg[4]_i_1_n_7 ;
  wire \indvar_flatten_fu_3212_reg[4]_i_1_n_8 ;
  wire \indvar_flatten_fu_3212_reg[8] ;
  wire \indvar_flatten_fu_3212_reg[8]_0 ;
  wire \indvar_flatten_fu_3212_reg[8]_1 ;
  wire \indvar_flatten_fu_3212_reg[8]_2 ;
  wire \indvar_flatten_fu_3212_reg[8]_i_1_n_5 ;
  wire \indvar_flatten_fu_3212_reg[8]_i_1_n_6 ;
  wire \indvar_flatten_fu_3212_reg[8]_i_1_n_7 ;
  wire \indvar_flatten_fu_3212_reg[8]_i_1_n_8 ;
  wire [3:3]\NLW_indvar_flatten_fu_3212_reg[16]_i_2_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'hAEAEAAAE)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(ap_loop_exit_ready_pp0_iter3_reg),
        .I3(ap_done_cache),
        .I4(grp_matmul_xnor_1_fu_4814_ap_start_reg),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'hF400)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(grp_matmul_xnor_1_fu_4814_ap_start_reg),
        .I1(ap_done_cache),
        .I2(ap_loop_exit_ready_pp0_iter3_reg),
        .I3(Q[1]),
        .O(D[1]));
  LUT3 #(
    .INIT(8'hDC)) 
    ap_done_cache_i_1
       (.I0(grp_matmul_xnor_1_fu_4814_ap_start_reg),
        .I1(ap_loop_exit_ready_pp0_iter3_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h0800)) 
    ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(grp_matmul_xnor_1_fu_4814_ap_start_reg_i_2_n_5),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter1_reg_1),
        .O(grp_matmul_xnor_1_fu_4814_ap_ready));
  LUT3 #(
    .INIT(8'hF4)) 
    ap_loop_init_int_i_1__0
       (.I0(grp_matmul_xnor_1_fu_4814_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_loop_exit_ready_pp0_iter3_reg),
        .O(ap_loop_init_int_i_1__0_n_5));
  FDSE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__0_n_5),
        .Q(ap_loop_init_int),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFBFFFFFFAAAAAAAA)) 
    grp_matmul_xnor_1_fu_4814_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter1_reg_1),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(grp_matmul_xnor_1_fu_4814_ap_start_reg_i_2_n_5),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(grp_matmul_xnor_1_fu_4814_ap_start_reg),
        .O(\ap_CS_fsm_reg[3] ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    grp_matmul_xnor_1_fu_4814_ap_start_reg_i_2
       (.I0(ap_enable_reg_pp0_iter1_reg_3),
        .I1(ap_loop_init_int),
        .I2(grp_matmul_xnor_1_fu_4814_ap_start_reg_reg),
        .I3(ap_enable_reg_pp0_iter1_reg_5),
        .I4(grp_matmul_xnor_1_fu_4814_ap_start_reg),
        .I5(ap_enable_reg_pp0_iter1_reg_2),
        .O(grp_matmul_xnor_1_fu_4814_ap_start_reg_i_2_n_5));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \indvar_flatten_fu_3212[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_matmul_xnor_1_fu_4814_ap_start_reg),
        .I2(\indvar_flatten_fu_3212_reg[0] ),
        .O(add_ln61_fu_7975_p2[0]));
  LUT3 #(
    .INIT(8'h70)) 
    \indvar_flatten_fu_3212[12]_i_2 
       (.I0(grp_matmul_xnor_1_fu_4814_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_enable_reg_pp0_iter1_reg_3),
        .O(ap_sig_allocacmp_indvar_flatten_load[12]));
  LUT3 #(
    .INIT(8'h70)) 
    \indvar_flatten_fu_3212[12]_i_3 
       (.I0(ap_loop_init_int),
        .I1(grp_matmul_xnor_1_fu_4814_ap_start_reg),
        .I2(\indvar_flatten_fu_3212_reg[12] ),
        .O(ap_sig_allocacmp_indvar_flatten_load[11]));
  LUT3 #(
    .INIT(8'h70)) 
    \indvar_flatten_fu_3212[12]_i_4 
       (.I0(ap_loop_init_int),
        .I1(grp_matmul_xnor_1_fu_4814_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1_reg_5),
        .O(ap_sig_allocacmp_indvar_flatten_load[10]));
  LUT3 #(
    .INIT(8'h70)) 
    \indvar_flatten_fu_3212[12]_i_5 
       (.I0(ap_loop_init_int),
        .I1(grp_matmul_xnor_1_fu_4814_ap_start_reg),
        .I2(\indvar_flatten_fu_3212_reg[12]_0 ),
        .O(ap_sig_allocacmp_indvar_flatten_load[9]));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \indvar_flatten_fu_3212[16]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(\indvar_flatten_fu_3212[16]_i_3_n_5 ),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(ap_enable_reg_pp0_iter1_reg_1),
        .I4(grp_matmul_xnor_1_fu_4814_ap_start_reg),
        .O(indvar_flatten_fu_32120));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \indvar_flatten_fu_3212[16]_i_3 
       (.I0(ap_enable_reg_pp0_iter1_reg_2),
        .I1(ap_enable_reg_pp0_iter1_reg_3),
        .I2(ap_loop_init_int),
        .I3(ap_enable_reg_pp0_iter1_reg_4),
        .I4(ap_enable_reg_pp0_iter1_reg_5),
        .I5(grp_matmul_xnor_1_fu_4814_ap_start_reg),
        .O(\indvar_flatten_fu_3212[16]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h70)) 
    \indvar_flatten_fu_3212[16]_i_4 
       (.I0(grp_matmul_xnor_1_fu_4814_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_enable_reg_pp0_iter1_reg_1),
        .O(ap_sig_allocacmp_indvar_flatten_load[16]));
  LUT3 #(
    .INIT(8'h70)) 
    \indvar_flatten_fu_3212[16]_i_5 
       (.I0(grp_matmul_xnor_1_fu_4814_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .O(ap_sig_allocacmp_indvar_flatten_load[15]));
  LUT3 #(
    .INIT(8'h70)) 
    \indvar_flatten_fu_3212[16]_i_6 
       (.I0(grp_matmul_xnor_1_fu_4814_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .O(ap_sig_allocacmp_indvar_flatten_load[14]));
  LUT3 #(
    .INIT(8'h70)) 
    \indvar_flatten_fu_3212[16]_i_7 
       (.I0(grp_matmul_xnor_1_fu_4814_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_enable_reg_pp0_iter1_reg_2),
        .O(ap_sig_allocacmp_indvar_flatten_load[13]));
  LUT3 #(
    .INIT(8'h70)) 
    \indvar_flatten_fu_3212[4]_i_2 
       (.I0(ap_loop_init_int),
        .I1(grp_matmul_xnor_1_fu_4814_ap_start_reg),
        .I2(\indvar_flatten_fu_3212_reg[0] ),
        .O(ap_sig_allocacmp_indvar_flatten_load[0]));
  LUT3 #(
    .INIT(8'h70)) 
    \indvar_flatten_fu_3212[4]_i_3 
       (.I0(ap_loop_init_int),
        .I1(grp_matmul_xnor_1_fu_4814_ap_start_reg),
        .I2(\indvar_flatten_fu_3212_reg[4] ),
        .O(ap_sig_allocacmp_indvar_flatten_load[4]));
  LUT3 #(
    .INIT(8'h70)) 
    \indvar_flatten_fu_3212[4]_i_4 
       (.I0(ap_loop_init_int),
        .I1(grp_matmul_xnor_1_fu_4814_ap_start_reg),
        .I2(\indvar_flatten_fu_3212_reg[4]_0 ),
        .O(ap_sig_allocacmp_indvar_flatten_load[3]));
  LUT3 #(
    .INIT(8'h70)) 
    \indvar_flatten_fu_3212[4]_i_5 
       (.I0(ap_loop_init_int),
        .I1(grp_matmul_xnor_1_fu_4814_ap_start_reg),
        .I2(\indvar_flatten_fu_3212_reg[4]_1 ),
        .O(ap_sig_allocacmp_indvar_flatten_load[2]));
  LUT3 #(
    .INIT(8'h70)) 
    \indvar_flatten_fu_3212[4]_i_6 
       (.I0(ap_loop_init_int),
        .I1(grp_matmul_xnor_1_fu_4814_ap_start_reg),
        .I2(\indvar_flatten_fu_3212_reg[4]_2 ),
        .O(ap_sig_allocacmp_indvar_flatten_load[1]));
  LUT3 #(
    .INIT(8'h70)) 
    \indvar_flatten_fu_3212[8]_i_2 
       (.I0(ap_loop_init_int),
        .I1(grp_matmul_xnor_1_fu_4814_ap_start_reg),
        .I2(\indvar_flatten_fu_3212_reg[8] ),
        .O(ap_sig_allocacmp_indvar_flatten_load[8]));
  LUT3 #(
    .INIT(8'h70)) 
    \indvar_flatten_fu_3212[8]_i_3 
       (.I0(ap_loop_init_int),
        .I1(grp_matmul_xnor_1_fu_4814_ap_start_reg),
        .I2(\indvar_flatten_fu_3212_reg[8]_0 ),
        .O(ap_sig_allocacmp_indvar_flatten_load[7]));
  LUT3 #(
    .INIT(8'h70)) 
    \indvar_flatten_fu_3212[8]_i_4 
       (.I0(ap_loop_init_int),
        .I1(grp_matmul_xnor_1_fu_4814_ap_start_reg),
        .I2(\indvar_flatten_fu_3212_reg[8]_1 ),
        .O(ap_sig_allocacmp_indvar_flatten_load[6]));
  LUT3 #(
    .INIT(8'h70)) 
    \indvar_flatten_fu_3212[8]_i_5 
       (.I0(ap_loop_init_int),
        .I1(grp_matmul_xnor_1_fu_4814_ap_start_reg),
        .I2(\indvar_flatten_fu_3212_reg[8]_2 ),
        .O(ap_sig_allocacmp_indvar_flatten_load[5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_3212_reg[12]_i_1 
       (.CI(\indvar_flatten_fu_3212_reg[8]_i_1_n_5 ),
        .CO({\indvar_flatten_fu_3212_reg[12]_i_1_n_5 ,\indvar_flatten_fu_3212_reg[12]_i_1_n_6 ,\indvar_flatten_fu_3212_reg[12]_i_1_n_7 ,\indvar_flatten_fu_3212_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln61_fu_7975_p2[12:9]),
        .S(ap_sig_allocacmp_indvar_flatten_load[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_3212_reg[16]_i_2 
       (.CI(\indvar_flatten_fu_3212_reg[12]_i_1_n_5 ),
        .CO({\NLW_indvar_flatten_fu_3212_reg[16]_i_2_CO_UNCONNECTED [3],\indvar_flatten_fu_3212_reg[16]_i_2_n_6 ,\indvar_flatten_fu_3212_reg[16]_i_2_n_7 ,\indvar_flatten_fu_3212_reg[16]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln61_fu_7975_p2[16:13]),
        .S(ap_sig_allocacmp_indvar_flatten_load[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_3212_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten_fu_3212_reg[4]_i_1_n_5 ,\indvar_flatten_fu_3212_reg[4]_i_1_n_6 ,\indvar_flatten_fu_3212_reg[4]_i_1_n_7 ,\indvar_flatten_fu_3212_reg[4]_i_1_n_8 }),
        .CYINIT(ap_sig_allocacmp_indvar_flatten_load[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln61_fu_7975_p2[4:1]),
        .S(ap_sig_allocacmp_indvar_flatten_load[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_3212_reg[8]_i_1 
       (.CI(\indvar_flatten_fu_3212_reg[4]_i_1_n_5 ),
        .CO({\indvar_flatten_fu_3212_reg[8]_i_1_n_5 ,\indvar_flatten_fu_3212_reg[8]_i_1_n_6 ,\indvar_flatten_fu_3212_reg[8]_i_1_n_7 ,\indvar_flatten_fu_3212_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln61_fu_7975_p2[8:5]),
        .S(ap_sig_allocacmp_indvar_flatten_load[8:5]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \y_fu_3204[9]_i_1 
       (.I0(grp_matmul_xnor_1_fu_4814_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "feedforward_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_8
   (grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_ap_start_reg_reg,
    \temp_last_reg_227_reg[0] ,
    ap_loop_init_int_reg_0,
    i_fu_76,
    add_ln180_fu_137_p2,
    layer3_activations_address0,
    D,
    \ap_CS_fsm_reg[19] ,
    ap_clk,
    ap_rst_n_inv,
    grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_ap_start_reg,
    output_stream_TREADY_int_regslice,
    Q,
    \i_fu_76_reg[0] ,
    ap_rst_n,
    grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TLAST,
    \temp_last_reg_227_reg[0]_0 ,
    \temp_last_reg_227_reg[0]_1 ,
    \temp_last_reg_227_reg[0]_2 ,
    ap_loop_init_int_reg_1,
    \i_fu_76_reg[0]_0 ,
    \i_fu_76_reg[3] ,
    grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address0,
    grp_matmul_xnor_fu_5960_res_address0,
    ap_done);
  output grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_ap_start_reg_reg;
  output \temp_last_reg_227_reg[0] ;
  output ap_loop_init_int_reg_0;
  output i_fu_76;
  output [2:0]add_ln180_fu_137_p2;
  output [3:0]layer3_activations_address0;
  output [1:0]D;
  output \ap_CS_fsm_reg[19] ;
  input ap_clk;
  input ap_rst_n_inv;
  input grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_ap_start_reg;
  input output_stream_TREADY_int_regslice;
  input [3:0]Q;
  input \i_fu_76_reg[0] ;
  input ap_rst_n;
  input grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TLAST;
  input \temp_last_reg_227_reg[0]_0 ;
  input \temp_last_reg_227_reg[0]_1 ;
  input \temp_last_reg_227_reg[0]_2 ;
  input ap_loop_init_int_reg_1;
  input \i_fu_76_reg[0]_0 ;
  input \i_fu_76_reg[3] ;
  input [3:0]grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address0;
  input [3:0]grp_matmul_xnor_fu_5960_res_address0;
  input ap_done;

  wire [1:0]D;
  wire [3:0]Q;
  wire [2:0]add_ln180_fu_137_p2;
  wire \ap_CS_fsm_reg[19] ;
  wire ap_clk;
  wire ap_done;
  wire ap_done_cache;
  wire ap_done_cache_i_1__6_n_5;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__7_n_5;
  wire ap_loop_init_int_i_3_n_5;
  wire ap_loop_init_int_reg_0;
  wire ap_loop_init_int_reg_1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [3:0]grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address0;
  wire grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_ap_start_reg;
  wire grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_ap_start_reg_reg;
  wire [3:3]grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_layer3_activations_address0;
  wire grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TLAST;
  wire [3:0]grp_matmul_xnor_fu_5960_res_address0;
  wire i_fu_76;
  wire \i_fu_76[3]_i_3_n_5 ;
  wire \i_fu_76_reg[0] ;
  wire \i_fu_76_reg[0]_0 ;
  wire \i_fu_76_reg[3] ;
  wire [3:0]layer3_activations_address0;
  wire output_stream_TREADY_int_regslice;
  wire ram_reg_0_15_8_8_i_7__0_n_5;
  wire ram_reg_0_15_8_8_i_8_n_5;
  wire \temp_last_reg_227_reg[0] ;
  wire \temp_last_reg_227_reg[0]_0 ;
  wire \temp_last_reg_227_reg[0]_1 ;
  wire \temp_last_reg_227_reg[0]_2 ;

  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'hAAFBAAAA)) 
    \ap_CS_fsm[20]_i_1 
       (.I0(Q[1]),
        .I1(ap_done_cache),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_ap_start_reg),
        .I3(ap_loop_init_int_i_3_n_5),
        .I4(Q[2]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF200FFFFF200F200)) 
    \ap_CS_fsm[21]_i_1 
       (.I0(ap_done_cache),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_ap_start_reg),
        .I2(ap_loop_init_int_i_3_n_5),
        .I3(Q[2]),
        .I4(ap_done),
        .I5(Q[3]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_done_cache_i_1__6
       (.I0(ap_loop_init_int_i_3_n_5),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__6_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__6_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h00000000BFAA0000)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_ap_start_reg),
        .I1(output_stream_TREADY_int_regslice),
        .I2(Q[2]),
        .I3(\i_fu_76_reg[0] ),
        .I4(ap_rst_n),
        .I5(ap_loop_init_int_i_3_n_5),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'hFF8F)) 
    ap_loop_init_int_i_1__7
       (.I0(ap_loop_init_int),
        .I1(ap_loop_init_int_reg_1),
        .I2(ap_rst_n),
        .I3(ap_loop_init_int_i_3_n_5),
        .O(ap_loop_init_int_i_1__7_n_5));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'h0000A222)) 
    ap_loop_init_int_i_3
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_ap_start_reg),
        .I1(\i_fu_76_reg[0] ),
        .I2(Q[2]),
        .I3(output_stream_TREADY_int_regslice),
        .I4(\i_fu_76[3]_i_3_n_5 ),
        .O(ap_loop_init_int_i_3_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__7_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_ap_start_reg_i_1
       (.I0(Q[1]),
        .I1(ap_loop_init_int_i_3_n_5),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_ap_start_reg),
        .O(\ap_CS_fsm_reg[19] ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \i_fu_76[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_ap_start_reg),
        .I2(\i_fu_76_reg[0]_0 ),
        .O(ap_loop_init_int_reg_0));
  LUT3 #(
    .INIT(8'h06)) 
    \i_fu_76[1]_i_1 
       (.I0(\temp_last_reg_227_reg[0]_1 ),
        .I1(\i_fu_76_reg[0]_0 ),
        .I2(ap_loop_init_int),
        .O(add_ln180_fu_137_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h1222)) 
    \i_fu_76[2]_i_1 
       (.I0(\temp_last_reg_227_reg[0]_2 ),
        .I1(ap_loop_init_int),
        .I2(\temp_last_reg_227_reg[0]_1 ),
        .I3(\i_fu_76_reg[0]_0 ),
        .O(add_ln180_fu_137_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'h88080808)) 
    \i_fu_76[3]_i_1 
       (.I0(\i_fu_76[3]_i_3_n_5 ),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_ap_start_reg),
        .I2(\i_fu_76_reg[0] ),
        .I3(Q[2]),
        .I4(output_stream_TREADY_int_regslice),
        .O(i_fu_76));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'h006A00AA)) 
    \i_fu_76[3]_i_2 
       (.I0(\i_fu_76_reg[3] ),
        .I1(\i_fu_76_reg[0]_0 ),
        .I2(\temp_last_reg_227_reg[0]_1 ),
        .I3(ap_loop_init_int),
        .I4(\temp_last_reg_227_reg[0]_2 ),
        .O(add_ln180_fu_137_p2[2]));
  LUT6 #(
    .INIT(64'hFFFFFDFFFDFFFDFF)) 
    \i_fu_76[3]_i_3 
       (.I0(\temp_last_reg_227_reg[0]_1 ),
        .I1(\i_fu_76_reg[0]_0 ),
        .I2(\temp_last_reg_227_reg[0]_2 ),
        .I3(\i_fu_76_reg[3] ),
        .I4(ap_loop_init_int),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_ap_start_reg),
        .O(\i_fu_76[3]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h74777444)) 
    ram_reg_0_15_8_8_i_3__0
       (.I0(ap_loop_init_int_reg_0),
        .I1(Q[2]),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address0[0]),
        .I3(Q[0]),
        .I4(grp_matmul_xnor_fu_5960_res_address0[0]),
        .O(layer3_activations_address0[0]));
  LUT5 #(
    .INIT(32'h74777444)) 
    ram_reg_0_15_8_8_i_4__0
       (.I0(ram_reg_0_15_8_8_i_7__0_n_5),
        .I1(Q[2]),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address0[1]),
        .I3(Q[0]),
        .I4(grp_matmul_xnor_fu_5960_res_address0[1]),
        .O(layer3_activations_address0[1]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    ram_reg_0_15_8_8_i_5__0
       (.I0(\temp_last_reg_227_reg[0]_2 ),
        .I1(ram_reg_0_15_8_8_i_8_n_5),
        .I2(Q[2]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address0[2]),
        .I4(Q[0]),
        .I5(grp_matmul_xnor_fu_5960_res_address0[2]),
        .O(layer3_activations_address0[2]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    ram_reg_0_15_8_8_i_6__0
       (.I0(\i_fu_76_reg[3] ),
        .I1(ram_reg_0_15_8_8_i_8_n_5),
        .I2(Q[2]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address0[3]),
        .I4(Q[0]),
        .I5(grp_matmul_xnor_fu_5960_res_address0[3]),
        .O(layer3_activations_address0[3]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    ram_reg_0_15_8_8_i_7__0
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_ap_start_reg),
        .I2(\temp_last_reg_227_reg[0]_1 ),
        .O(ram_reg_0_15_8_8_i_7__0_n_5));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_8_8_i_8
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(ram_reg_0_15_8_8_i_8_n_5));
  LUT6 #(
    .INIT(64'h88888888888B8888)) 
    \temp_last_reg_227[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TLAST),
        .I1(\temp_last_reg_227_reg[0]_0 ),
        .I2(ap_loop_init_int_reg_0),
        .I3(\temp_last_reg_227_reg[0]_1 ),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_layer3_activations_address0),
        .I5(\temp_last_reg_227_reg[0]_2 ),
        .O(\temp_last_reg_227_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \temp_last_reg_227[0]_i_3 
       (.I0(\i_fu_76_reg[3] ),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_ap_start_reg),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_layer3_activations_address0));
endmodule

(* ORIG_REF_NAME = "feedforward_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_9
   (D,
    \ap_CS_fsm_reg[17] ,
    i_fu_300,
    grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1,
    add_ln171_fu_65_p2,
    ap_clk,
    ap_rst_n_inv,
    Q,
    grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_start_reg,
    ap_rst_n,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_enable_reg_pp0_iter1_reg_1,
    ap_enable_reg_pp0_iter1_reg_2);
  output [1:0]D;
  output \ap_CS_fsm_reg[17] ;
  output i_fu_300;
  output [3:0]grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1;
  output [3:0]add_ln171_fu_65_p2;
  input ap_clk;
  input ap_rst_n_inv;
  input [1:0]Q;
  input grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_start_reg;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter1_reg;
  input ap_enable_reg_pp0_iter1_reg_0;
  input ap_enable_reg_pp0_iter1_reg_1;
  input ap_enable_reg_pp0_iter1_reg_2;

  wire [1:0]D;
  wire [1:0]Q;
  wire [3:0]add_ln171_fu_65_p2;
  wire \ap_CS_fsm_reg[17] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__5_n_5;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter1_reg_1;
  wire ap_enable_reg_pp0_iter1_reg_2;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__6_n_5;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_ready;
  wire grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_start_reg;
  wire [3:0]grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1;
  wire i_fu_300;

  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'hAAFBAAAA)) 
    \ap_CS_fsm[18]_i_1 
       (.I0(Q[0]),
        .I1(ap_done_cache),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_start_reg),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_ready),
        .I4(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h8A88)) 
    \ap_CS_fsm[19]_i_1 
       (.I0(Q[1]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_ready),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_start_reg),
        .I3(ap_done_cache),
        .O(D[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ap_done_cache_i_1__5
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_ready),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__5_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__5_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'hFF5D)) 
    ap_loop_init_int_i_1__6
       (.I0(ap_rst_n),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_start_reg),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_ready),
        .O(ap_loop_init_int_i_1__6_n_5));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    ap_loop_init_int_i_2
       (.I0(ap_loop_init_int),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(ap_enable_reg_pp0_iter1_reg_1),
        .I5(ap_enable_reg_pp0_iter1_reg_2),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_ready));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__6_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_ready),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_start_reg),
        .O(\ap_CS_fsm_reg[17] ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \i_fu_30[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(ap_enable_reg_pp0_iter1_reg_1),
        .O(add_ln171_fu_65_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \i_fu_30[1]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg_2),
        .I1(ap_loop_init_int),
        .I2(ap_enable_reg_pp0_iter1_reg_1),
        .O(add_ln171_fu_65_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \i_fu_30[2]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg_1),
        .I1(ap_enable_reg_pp0_iter1_reg_2),
        .I2(ap_loop_init_int),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .O(add_ln171_fu_65_p2[2]));
  LUT6 #(
    .INIT(64'hFFFF0000FFDF0000)) 
    \i_fu_30[3]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg_2),
        .I1(ap_enable_reg_pp0_iter1_reg_1),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(i_fu_300));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'h13332000)) 
    \i_fu_30[3]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_loop_init_int),
        .I2(ap_enable_reg_pp0_iter1_reg_2),
        .I3(ap_enable_reg_pp0_iter1_reg_1),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .O(add_ln171_fu_65_p2[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    \layer3_activations_addr_reg_104[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg_1),
        .I1(ap_loop_init_int),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_start_reg),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[0]));
  LUT3 #(
    .INIT(8'h70)) 
    \layer3_activations_addr_reg_104[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_enable_reg_pp0_iter1_reg_2),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[1]));
  LUT3 #(
    .INIT(8'h70)) 
    \layer3_activations_addr_reg_104[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[2]));
  LUT3 #(
    .INIT(8'h70)) 
    \layer3_activations_addr_reg_104[3]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[3]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer1_activations_RAM_AUTO_1R1W
   (DOADO,
    DOBDO,
    layer1_activations_ce1,
    O,
    ap_clk,
    layer1_activations_ce0,
    ap_enable_reg_pp0_iter1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    WEA,
    S,
    \shl_i_i_i_i645383_fu_1060_reg[8]_i_6_0 ,
    \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_0 ,
    \shl_i_i_i_i645383_fu_1060_reg[8]_i_2_0 ,
    \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_1 ,
    \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2 ,
    Q,
    grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg,
    grp_matmul_xnor_1_fu_4814_res_0_d0);
  output [29:0]DOADO;
  output [20:0]DOBDO;
  output layer1_activations_ce1;
  output [0:0]O;
  input ap_clk;
  input layer1_activations_ce0;
  input ap_enable_reg_pp0_iter1;
  input [5:0]ADDRARDADDR;
  input [5:0]ADDRBWRADDR;
  input [20:0]DIADI;
  input [0:0]WEA;
  input [3:0]S;
  input [3:0]\shl_i_i_i_i645383_fu_1060_reg[8]_i_6_0 ;
  input [3:0]\shl_i_i_i_i645383_fu_1060_reg[8]_i_5_0 ;
  input [2:0]\shl_i_i_i_i645383_fu_1060_reg[8]_i_2_0 ;
  input [0:0]\shl_i_i_i_i645383_fu_1060_reg[8]_i_5_1 ;
  input [31:0]\shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2 ;
  input [0:0]Q;
  input grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg;
  input [2:0]grp_matmul_xnor_1_fu_4814_res_0_d0;

  wire [5:0]ADDRARDADDR;
  wire [5:0]ADDRBWRADDR;
  wire [20:0]DIADI;
  wire [29:0]DOADO;
  wire [20:0]DOBDO;
  wire [0:0]O;
  wire [0:0]Q;
  wire [3:0]S;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg;
  wire [10:1]grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0;
  wire [2:0]grp_matmul_xnor_1_fu_4814_res_0_d0;
  wire [10:8]layer1_activations_1_d0;
  wire [31:30]layer1_activations_1_q0;
  wire layer1_activations_ce0;
  wire layer1_activations_ce1;
  wire ram_reg_i_25_n_5;
  wire ram_reg_i_26_n_5;
  wire ram_reg_i_27_n_5;
  wire ram_reg_i_28_n_5;
  wire ram_reg_i_29__0_n_5;
  wire ram_reg_i_30__0_n_5;
  wire ram_reg_i_31__0_n_5;
  wire ram_reg_n_41;
  wire \shl_i_i_i_i645383_fu_1060[8]_i_10_n_5 ;
  wire \shl_i_i_i_i645383_fu_1060[8]_i_11_n_5 ;
  wire \shl_i_i_i_i645383_fu_1060[8]_i_16_n_5 ;
  wire \shl_i_i_i_i645383_fu_1060[8]_i_17_n_5 ;
  wire \shl_i_i_i_i645383_fu_1060[8]_i_18_n_5 ;
  wire \shl_i_i_i_i645383_fu_1060[8]_i_19_n_5 ;
  wire \shl_i_i_i_i645383_fu_1060[8]_i_25_n_5 ;
  wire \shl_i_i_i_i645383_fu_1060[8]_i_26_n_5 ;
  wire \shl_i_i_i_i645383_fu_1060[8]_i_27_n_5 ;
  wire \shl_i_i_i_i645383_fu_1060[8]_i_28_n_5 ;
  wire \shl_i_i_i_i645383_fu_1060[8]_i_33_n_5 ;
  wire \shl_i_i_i_i645383_fu_1060[8]_i_34_n_5 ;
  wire \shl_i_i_i_i645383_fu_1060[8]_i_35_n_5 ;
  wire \shl_i_i_i_i645383_fu_1060[8]_i_36_n_5 ;
  wire \shl_i_i_i_i645383_fu_1060[8]_i_7_n_5 ;
  wire \shl_i_i_i_i645383_fu_1060[8]_i_8_n_5 ;
  wire \shl_i_i_i_i645383_fu_1060[8]_i_9_n_5 ;
  wire \shl_i_i_i_i645383_fu_1060_reg[8]_i_15_n_5 ;
  wire \shl_i_i_i_i645383_fu_1060_reg[8]_i_15_n_6 ;
  wire \shl_i_i_i_i645383_fu_1060_reg[8]_i_15_n_7 ;
  wire \shl_i_i_i_i645383_fu_1060_reg[8]_i_15_n_8 ;
  wire \shl_i_i_i_i645383_fu_1060_reg[8]_i_24_n_5 ;
  wire \shl_i_i_i_i645383_fu_1060_reg[8]_i_24_n_6 ;
  wire \shl_i_i_i_i645383_fu_1060_reg[8]_i_24_n_7 ;
  wire \shl_i_i_i_i645383_fu_1060_reg[8]_i_24_n_8 ;
  wire [2:0]\shl_i_i_i_i645383_fu_1060_reg[8]_i_2_0 ;
  wire [3:0]\shl_i_i_i_i645383_fu_1060_reg[8]_i_5_0 ;
  wire [0:0]\shl_i_i_i_i645383_fu_1060_reg[8]_i_5_1 ;
  wire [31:0]\shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2 ;
  wire \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_n_5 ;
  wire \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_n_6 ;
  wire \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_n_7 ;
  wire \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_n_8 ;
  wire [3:0]\shl_i_i_i_i645383_fu_1060_reg[8]_i_6_0 ;
  wire \shl_i_i_i_i645383_fu_1060_reg[8]_i_6_n_5 ;
  wire \shl_i_i_i_i645383_fu_1060_reg[8]_i_6_n_6 ;
  wire \shl_i_i_i_i645383_fu_1060_reg[8]_i_6_n_7 ;
  wire \shl_i_i_i_i645383_fu_1060_reg[8]_i_6_n_8 ;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;
  wire [3:0]\NLW_shl_i_i_i_i645383_fu_1060_reg[8]_i_15_O_UNCONNECTED ;
  wire [3:0]\NLW_shl_i_i_i_i645383_fu_1060_reg[8]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_shl_i_i_i_i645383_fu_1060_reg[8]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_shl_i_i_i_i645383_fu_1060_reg[8]_i_24_O_UNCONNECTED ;
  wire [3:0]\NLW_shl_i_i_i_i645383_fu_1060_reg[8]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_shl_i_i_i_i645383_fu_1060_reg[8]_i_6_O_UNCONNECTED ;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "feedforward/layer1_activations_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "960" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI({DIADI,layer1_activations_1_d0,ram_reg_i_25_n_5,ram_reg_i_26_n_5,ram_reg_i_27_n_5,ram_reg_i_28_n_5,ram_reg_i_29__0_n_5,ram_reg_i_30__0_n_5,ram_reg_i_31__0_n_5,1'b0}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({layer1_activations_1_q0,DOADO}),
        .DOBDO({ram_reg_n_41,DOBDO,grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(layer1_activations_ce0),
        .ENBWREN(layer1_activations_ce1),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(ap_enable_reg_pp0_iter1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_2
       (.I0(Q),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg),
        .O(layer1_activations_ce1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_22
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0[10]),
        .I1(grp_matmul_xnor_1_fu_4814_res_0_d0[2]),
        .I2(Q),
        .O(layer1_activations_1_d0[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_23
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0[9]),
        .I1(grp_matmul_xnor_1_fu_4814_res_0_d0[1]),
        .I2(Q),
        .O(layer1_activations_1_d0[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_24
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0[8]),
        .I1(grp_matmul_xnor_1_fu_4814_res_0_d0[0]),
        .I2(Q),
        .O(layer1_activations_1_d0[8]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_25
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0[7]),
        .I1(Q),
        .O(ram_reg_i_25_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_26
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0[6]),
        .I1(Q),
        .O(ram_reg_i_26_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_27
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0[5]),
        .I1(Q),
        .O(ram_reg_i_27_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_28
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0[4]),
        .I1(Q),
        .O(ram_reg_i_28_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_29__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0[3]),
        .I1(Q),
        .O(ram_reg_i_29__0_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_30__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0[2]),
        .I1(Q),
        .O(ram_reg_i_30__0_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_31__0
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0[1]),
        .I1(Q),
        .O(ram_reg_i_31__0_n_5));
  LUT5 #(
    .INIT(32'hEFEFEFE0)) 
    \shl_i_i_i_i645383_fu_1060[8]_i_10 
       (.I0(DOADO[24]),
        .I1(DOADO[25]),
        .I2(\shl_i_i_i_i645383_fu_1060_reg[8]_i_5_1 ),
        .I3(\shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2 [24]),
        .I4(\shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2 [25]),
        .O(\shl_i_i_i_i645383_fu_1060[8]_i_10_n_5 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \shl_i_i_i_i645383_fu_1060[8]_i_11 
       (.I0(layer1_activations_1_q0[30]),
        .I1(layer1_activations_1_q0[31]),
        .I2(\shl_i_i_i_i645383_fu_1060_reg[8]_i_5_1 ),
        .I3(\shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2 [30]),
        .I4(\shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2 [31]),
        .O(\shl_i_i_i_i645383_fu_1060[8]_i_11_n_5 ));
  LUT5 #(
    .INIT(32'hEFEFEFE0)) 
    \shl_i_i_i_i645383_fu_1060[8]_i_16 
       (.I0(DOADO[22]),
        .I1(DOADO[23]),
        .I2(\shl_i_i_i_i645383_fu_1060_reg[8]_i_5_1 ),
        .I3(\shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2 [22]),
        .I4(\shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2 [23]),
        .O(\shl_i_i_i_i645383_fu_1060[8]_i_16_n_5 ));
  LUT5 #(
    .INIT(32'hEFEFEFE0)) 
    \shl_i_i_i_i645383_fu_1060[8]_i_17 
       (.I0(DOADO[20]),
        .I1(DOADO[21]),
        .I2(\shl_i_i_i_i645383_fu_1060_reg[8]_i_5_1 ),
        .I3(\shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2 [20]),
        .I4(\shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2 [21]),
        .O(\shl_i_i_i_i645383_fu_1060[8]_i_17_n_5 ));
  LUT5 #(
    .INIT(32'hEFEFEFE0)) 
    \shl_i_i_i_i645383_fu_1060[8]_i_18 
       (.I0(DOADO[18]),
        .I1(DOADO[19]),
        .I2(\shl_i_i_i_i645383_fu_1060_reg[8]_i_5_1 ),
        .I3(\shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2 [18]),
        .I4(\shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2 [19]),
        .O(\shl_i_i_i_i645383_fu_1060[8]_i_18_n_5 ));
  LUT5 #(
    .INIT(32'hEFEFEFE0)) 
    \shl_i_i_i_i645383_fu_1060[8]_i_19 
       (.I0(DOADO[16]),
        .I1(DOADO[17]),
        .I2(\shl_i_i_i_i645383_fu_1060_reg[8]_i_5_1 ),
        .I3(\shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2 [16]),
        .I4(\shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2 [17]),
        .O(\shl_i_i_i_i645383_fu_1060[8]_i_19_n_5 ));
  LUT5 #(
    .INIT(32'hEFEFEFE0)) 
    \shl_i_i_i_i645383_fu_1060[8]_i_25 
       (.I0(DOADO[14]),
        .I1(DOADO[15]),
        .I2(\shl_i_i_i_i645383_fu_1060_reg[8]_i_5_1 ),
        .I3(\shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2 [14]),
        .I4(\shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2 [15]),
        .O(\shl_i_i_i_i645383_fu_1060[8]_i_25_n_5 ));
  LUT5 #(
    .INIT(32'hEFEFEFE0)) 
    \shl_i_i_i_i645383_fu_1060[8]_i_26 
       (.I0(DOADO[12]),
        .I1(DOADO[13]),
        .I2(\shl_i_i_i_i645383_fu_1060_reg[8]_i_5_1 ),
        .I3(\shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2 [12]),
        .I4(\shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2 [13]),
        .O(\shl_i_i_i_i645383_fu_1060[8]_i_26_n_5 ));
  LUT5 #(
    .INIT(32'hEFEFEFE0)) 
    \shl_i_i_i_i645383_fu_1060[8]_i_27 
       (.I0(DOADO[10]),
        .I1(DOADO[11]),
        .I2(\shl_i_i_i_i645383_fu_1060_reg[8]_i_5_1 ),
        .I3(\shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2 [10]),
        .I4(\shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2 [11]),
        .O(\shl_i_i_i_i645383_fu_1060[8]_i_27_n_5 ));
  LUT5 #(
    .INIT(32'hEFEFEFE0)) 
    \shl_i_i_i_i645383_fu_1060[8]_i_28 
       (.I0(DOADO[8]),
        .I1(DOADO[9]),
        .I2(\shl_i_i_i_i645383_fu_1060_reg[8]_i_5_1 ),
        .I3(\shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2 [8]),
        .I4(\shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2 [9]),
        .O(\shl_i_i_i_i645383_fu_1060[8]_i_28_n_5 ));
  LUT5 #(
    .INIT(32'hEFEFEFE0)) 
    \shl_i_i_i_i645383_fu_1060[8]_i_33 
       (.I0(DOADO[6]),
        .I1(DOADO[7]),
        .I2(\shl_i_i_i_i645383_fu_1060_reg[8]_i_5_1 ),
        .I3(\shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2 [6]),
        .I4(\shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2 [7]),
        .O(\shl_i_i_i_i645383_fu_1060[8]_i_33_n_5 ));
  LUT5 #(
    .INIT(32'hEFEFEFE0)) 
    \shl_i_i_i_i645383_fu_1060[8]_i_34 
       (.I0(DOADO[4]),
        .I1(DOADO[5]),
        .I2(\shl_i_i_i_i645383_fu_1060_reg[8]_i_5_1 ),
        .I3(\shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2 [4]),
        .I4(\shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2 [5]),
        .O(\shl_i_i_i_i645383_fu_1060[8]_i_34_n_5 ));
  LUT5 #(
    .INIT(32'hEFEFEFE0)) 
    \shl_i_i_i_i645383_fu_1060[8]_i_35 
       (.I0(DOADO[2]),
        .I1(DOADO[3]),
        .I2(\shl_i_i_i_i645383_fu_1060_reg[8]_i_5_1 ),
        .I3(\shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2 [2]),
        .I4(\shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2 [3]),
        .O(\shl_i_i_i_i645383_fu_1060[8]_i_35_n_5 ));
  LUT5 #(
    .INIT(32'hEFEFEFE0)) 
    \shl_i_i_i_i645383_fu_1060[8]_i_36 
       (.I0(DOADO[0]),
        .I1(DOADO[1]),
        .I2(\shl_i_i_i_i645383_fu_1060_reg[8]_i_5_1 ),
        .I3(\shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2 [0]),
        .I4(\shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2 [1]),
        .O(\shl_i_i_i_i645383_fu_1060[8]_i_36_n_5 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \shl_i_i_i_i645383_fu_1060[8]_i_7 
       (.I0(layer1_activations_1_q0[30]),
        .I1(layer1_activations_1_q0[31]),
        .I2(\shl_i_i_i_i645383_fu_1060_reg[8]_i_5_1 ),
        .I3(\shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2 [30]),
        .I4(\shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2 [31]),
        .O(\shl_i_i_i_i645383_fu_1060[8]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'hEFEFEFE0)) 
    \shl_i_i_i_i645383_fu_1060[8]_i_8 
       (.I0(DOADO[28]),
        .I1(DOADO[29]),
        .I2(\shl_i_i_i_i645383_fu_1060_reg[8]_i_5_1 ),
        .I3(\shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2 [28]),
        .I4(\shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2 [29]),
        .O(\shl_i_i_i_i645383_fu_1060[8]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'hEFEFEFE0)) 
    \shl_i_i_i_i645383_fu_1060[8]_i_9 
       (.I0(DOADO[26]),
        .I1(DOADO[27]),
        .I2(\shl_i_i_i_i645383_fu_1060_reg[8]_i_5_1 ),
        .I3(\shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2 [26]),
        .I4(\shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2 [27]),
        .O(\shl_i_i_i_i645383_fu_1060[8]_i_9_n_5 ));
  CARRY4 \shl_i_i_i_i645383_fu_1060_reg[8]_i_15 
       (.CI(\shl_i_i_i_i645383_fu_1060_reg[8]_i_24_n_5 ),
        .CO({\shl_i_i_i_i645383_fu_1060_reg[8]_i_15_n_5 ,\shl_i_i_i_i645383_fu_1060_reg[8]_i_15_n_6 ,\shl_i_i_i_i645383_fu_1060_reg[8]_i_15_n_7 ,\shl_i_i_i_i645383_fu_1060_reg[8]_i_15_n_8 }),
        .CYINIT(1'b0),
        .DI({\shl_i_i_i_i645383_fu_1060[8]_i_25_n_5 ,\shl_i_i_i_i645383_fu_1060[8]_i_26_n_5 ,\shl_i_i_i_i645383_fu_1060[8]_i_27_n_5 ,\shl_i_i_i_i645383_fu_1060[8]_i_28_n_5 }),
        .O(\NLW_shl_i_i_i_i645383_fu_1060_reg[8]_i_15_O_UNCONNECTED [3:0]),
        .S(\shl_i_i_i_i645383_fu_1060_reg[8]_i_6_0 ));
  CARRY4 \shl_i_i_i_i645383_fu_1060_reg[8]_i_2 
       (.CI(\shl_i_i_i_i645383_fu_1060_reg[8]_i_5_n_5 ),
        .CO(\NLW_shl_i_i_i_i645383_fu_1060_reg[8]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_shl_i_i_i_i645383_fu_1060_reg[8]_i_2_O_UNCONNECTED [3:1],O}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \shl_i_i_i_i645383_fu_1060_reg[8]_i_24 
       (.CI(1'b0),
        .CO({\shl_i_i_i_i645383_fu_1060_reg[8]_i_24_n_5 ,\shl_i_i_i_i645383_fu_1060_reg[8]_i_24_n_6 ,\shl_i_i_i_i645383_fu_1060_reg[8]_i_24_n_7 ,\shl_i_i_i_i645383_fu_1060_reg[8]_i_24_n_8 }),
        .CYINIT(1'b0),
        .DI({\shl_i_i_i_i645383_fu_1060[8]_i_33_n_5 ,\shl_i_i_i_i645383_fu_1060[8]_i_34_n_5 ,\shl_i_i_i_i645383_fu_1060[8]_i_35_n_5 ,\shl_i_i_i_i645383_fu_1060[8]_i_36_n_5 }),
        .O(\NLW_shl_i_i_i_i645383_fu_1060_reg[8]_i_24_O_UNCONNECTED [3:0]),
        .S(S));
  CARRY4 \shl_i_i_i_i645383_fu_1060_reg[8]_i_5 
       (.CI(\shl_i_i_i_i645383_fu_1060_reg[8]_i_6_n_5 ),
        .CO({\shl_i_i_i_i645383_fu_1060_reg[8]_i_5_n_5 ,\shl_i_i_i_i645383_fu_1060_reg[8]_i_5_n_6 ,\shl_i_i_i_i645383_fu_1060_reg[8]_i_5_n_7 ,\shl_i_i_i_i645383_fu_1060_reg[8]_i_5_n_8 }),
        .CYINIT(1'b0),
        .DI({\shl_i_i_i_i645383_fu_1060[8]_i_7_n_5 ,\shl_i_i_i_i645383_fu_1060[8]_i_8_n_5 ,\shl_i_i_i_i645383_fu_1060[8]_i_9_n_5 ,\shl_i_i_i_i645383_fu_1060[8]_i_10_n_5 }),
        .O(\NLW_shl_i_i_i_i645383_fu_1060_reg[8]_i_5_O_UNCONNECTED [3:0]),
        .S({\shl_i_i_i_i645383_fu_1060[8]_i_11_n_5 ,\shl_i_i_i_i645383_fu_1060_reg[8]_i_2_0 }));
  CARRY4 \shl_i_i_i_i645383_fu_1060_reg[8]_i_6 
       (.CI(\shl_i_i_i_i645383_fu_1060_reg[8]_i_15_n_5 ),
        .CO({\shl_i_i_i_i645383_fu_1060_reg[8]_i_6_n_5 ,\shl_i_i_i_i645383_fu_1060_reg[8]_i_6_n_6 ,\shl_i_i_i_i645383_fu_1060_reg[8]_i_6_n_7 ,\shl_i_i_i_i645383_fu_1060_reg[8]_i_6_n_8 }),
        .CYINIT(1'b0),
        .DI({\shl_i_i_i_i645383_fu_1060[8]_i_16_n_5 ,\shl_i_i_i_i645383_fu_1060[8]_i_17_n_5 ,\shl_i_i_i_i645383_fu_1060[8]_i_18_n_5 ,\shl_i_i_i_i645383_fu_1060[8]_i_19_n_5 }),
        .O(\NLW_shl_i_i_i_i645383_fu_1060_reg[8]_i_6_O_UNCONNECTED [3:0]),
        .S(\shl_i_i_i_i645383_fu_1060_reg[8]_i_5_0 ));
endmodule

(* ORIG_REF_NAME = "feedforward_layer1_activations_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer1_activations_RAM_AUTO_1R1W_0
   (ram_reg_0,
    ram_reg_1,
    S,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ap_clk,
    layer1_activations_ce0,
    layer1_activations_ce1,
    ap_enable_reg_pp0_iter1,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg_5,
    ram_reg_6,
    \shl_i_i_i_i645383_fu_1060_reg[8]_i_5 ,
    DOADO,
    grp_matmul_xnor_1_fu_4814_res_0_d0,
    Q);
  output [31:0]ram_reg_0;
  output [20:0]ram_reg_1;
  output [3:0]S;
  output [3:0]ram_reg_2;
  output [3:0]ram_reg_3;
  output [2:0]ram_reg_4;
  input ap_clk;
  input layer1_activations_ce0;
  input layer1_activations_ce1;
  input ap_enable_reg_pp0_iter1;
  input [5:0]ADDRARDADDR;
  input [5:0]ADDRBWRADDR;
  input [20:0]ram_reg_5;
  input [0:0]ram_reg_6;
  input [0:0]\shl_i_i_i_i645383_fu_1060_reg[8]_i_5 ;
  input [29:0]DOADO;
  input [2:0]grp_matmul_xnor_1_fu_4814_res_0_d0;
  input [0:0]Q;

  wire [5:0]ADDRARDADDR;
  wire [5:0]ADDRBWRADDR;
  wire [29:0]DOADO;
  wire [0:0]Q;
  wire [3:0]S;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire [10:1]grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0;
  wire [2:0]grp_matmul_xnor_1_fu_4814_res_0_d0;
  wire layer1_activations_ce0;
  wire layer1_activations_ce1;
  wire [10:8]layer1_activations_d0;
  wire [31:0]ram_reg_0;
  wire [20:0]ram_reg_1;
  wire [3:0]ram_reg_2;
  wire [3:0]ram_reg_3;
  wire [2:0]ram_reg_4;
  wire [20:0]ram_reg_5;
  wire [0:0]ram_reg_6;
  wire ram_reg_i_39_n_5;
  wire ram_reg_i_40_n_5;
  wire ram_reg_i_41_n_5;
  wire ram_reg_i_42_n_5;
  wire ram_reg_i_43_n_5;
  wire ram_reg_i_44_n_5;
  wire ram_reg_i_45_n_5;
  wire ram_reg_n_41;
  wire [0:0]\shl_i_i_i_i645383_fu_1060_reg[8]_i_5 ;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "feedforward/layer1_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "960" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI({ram_reg_5,layer1_activations_d0,ram_reg_i_39_n_5,ram_reg_i_40_n_5,ram_reg_i_41_n_5,ram_reg_i_42_n_5,ram_reg_i_43_n_5,ram_reg_i_44_n_5,ram_reg_i_45_n_5,1'b0}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(ram_reg_0),
        .DOBDO({ram_reg_n_41,ram_reg_1,grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(layer1_activations_ce0),
        .ENBWREN(layer1_activations_ce1),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(ap_enable_reg_pp0_iter1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({ram_reg_6,ram_reg_6,ram_reg_6,ram_reg_6}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_36
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0[10]),
        .I1(grp_matmul_xnor_1_fu_4814_res_0_d0[2]),
        .I2(Q),
        .O(layer1_activations_d0[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_37
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0[9]),
        .I1(grp_matmul_xnor_1_fu_4814_res_0_d0[1]),
        .I2(Q),
        .O(layer1_activations_d0[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_38
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0[8]),
        .I1(grp_matmul_xnor_1_fu_4814_res_0_d0[0]),
        .I2(Q),
        .O(layer1_activations_d0[8]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_39
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0[7]),
        .I1(Q),
        .O(ram_reg_i_39_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_40
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0[6]),
        .I1(Q),
        .O(ram_reg_i_40_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_41
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0[5]),
        .I1(Q),
        .O(ram_reg_i_41_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_42
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0[4]),
        .I1(Q),
        .O(ram_reg_i_42_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_43
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0[3]),
        .I1(Q),
        .O(ram_reg_i_43_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_44
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0[2]),
        .I1(Q),
        .O(ram_reg_i_44_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_45
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0[1]),
        .I1(Q),
        .O(ram_reg_i_45_n_5));
  LUT5 #(
    .INIT(32'h010101F1)) 
    \shl_i_i_i_i645383_fu_1060[8]_i_12 
       (.I0(ram_reg_0[29]),
        .I1(ram_reg_0[28]),
        .I2(\shl_i_i_i_i645383_fu_1060_reg[8]_i_5 ),
        .I3(DOADO[29]),
        .I4(DOADO[28]),
        .O(ram_reg_4[2]));
  LUT5 #(
    .INIT(32'h010101F1)) 
    \shl_i_i_i_i645383_fu_1060[8]_i_13 
       (.I0(ram_reg_0[27]),
        .I1(ram_reg_0[26]),
        .I2(\shl_i_i_i_i645383_fu_1060_reg[8]_i_5 ),
        .I3(DOADO[27]),
        .I4(DOADO[26]),
        .O(ram_reg_4[1]));
  LUT5 #(
    .INIT(32'h010101F1)) 
    \shl_i_i_i_i645383_fu_1060[8]_i_14 
       (.I0(ram_reg_0[25]),
        .I1(ram_reg_0[24]),
        .I2(\shl_i_i_i_i645383_fu_1060_reg[8]_i_5 ),
        .I3(DOADO[25]),
        .I4(DOADO[24]),
        .O(ram_reg_4[0]));
  LUT5 #(
    .INIT(32'h010101F1)) 
    \shl_i_i_i_i645383_fu_1060[8]_i_20 
       (.I0(ram_reg_0[23]),
        .I1(ram_reg_0[22]),
        .I2(\shl_i_i_i_i645383_fu_1060_reg[8]_i_5 ),
        .I3(DOADO[23]),
        .I4(DOADO[22]),
        .O(ram_reg_3[3]));
  LUT5 #(
    .INIT(32'h010101F1)) 
    \shl_i_i_i_i645383_fu_1060[8]_i_21 
       (.I0(ram_reg_0[21]),
        .I1(ram_reg_0[20]),
        .I2(\shl_i_i_i_i645383_fu_1060_reg[8]_i_5 ),
        .I3(DOADO[21]),
        .I4(DOADO[20]),
        .O(ram_reg_3[2]));
  LUT5 #(
    .INIT(32'h010101F1)) 
    \shl_i_i_i_i645383_fu_1060[8]_i_22 
       (.I0(ram_reg_0[19]),
        .I1(ram_reg_0[18]),
        .I2(\shl_i_i_i_i645383_fu_1060_reg[8]_i_5 ),
        .I3(DOADO[19]),
        .I4(DOADO[18]),
        .O(ram_reg_3[1]));
  LUT5 #(
    .INIT(32'h010101F1)) 
    \shl_i_i_i_i645383_fu_1060[8]_i_23 
       (.I0(ram_reg_0[17]),
        .I1(ram_reg_0[16]),
        .I2(\shl_i_i_i_i645383_fu_1060_reg[8]_i_5 ),
        .I3(DOADO[17]),
        .I4(DOADO[16]),
        .O(ram_reg_3[0]));
  LUT5 #(
    .INIT(32'h010101F1)) 
    \shl_i_i_i_i645383_fu_1060[8]_i_29 
       (.I0(ram_reg_0[15]),
        .I1(ram_reg_0[14]),
        .I2(\shl_i_i_i_i645383_fu_1060_reg[8]_i_5 ),
        .I3(DOADO[15]),
        .I4(DOADO[14]),
        .O(ram_reg_2[3]));
  LUT5 #(
    .INIT(32'h010101F1)) 
    \shl_i_i_i_i645383_fu_1060[8]_i_30 
       (.I0(ram_reg_0[13]),
        .I1(ram_reg_0[12]),
        .I2(\shl_i_i_i_i645383_fu_1060_reg[8]_i_5 ),
        .I3(DOADO[13]),
        .I4(DOADO[12]),
        .O(ram_reg_2[2]));
  LUT5 #(
    .INIT(32'h010101F1)) 
    \shl_i_i_i_i645383_fu_1060[8]_i_31 
       (.I0(ram_reg_0[11]),
        .I1(ram_reg_0[10]),
        .I2(\shl_i_i_i_i645383_fu_1060_reg[8]_i_5 ),
        .I3(DOADO[11]),
        .I4(DOADO[10]),
        .O(ram_reg_2[1]));
  LUT5 #(
    .INIT(32'h010101F1)) 
    \shl_i_i_i_i645383_fu_1060[8]_i_32 
       (.I0(ram_reg_0[9]),
        .I1(ram_reg_0[8]),
        .I2(\shl_i_i_i_i645383_fu_1060_reg[8]_i_5 ),
        .I3(DOADO[9]),
        .I4(DOADO[8]),
        .O(ram_reg_2[0]));
  LUT5 #(
    .INIT(32'h010101F1)) 
    \shl_i_i_i_i645383_fu_1060[8]_i_37 
       (.I0(ram_reg_0[7]),
        .I1(ram_reg_0[6]),
        .I2(\shl_i_i_i_i645383_fu_1060_reg[8]_i_5 ),
        .I3(DOADO[7]),
        .I4(DOADO[6]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h010101F1)) 
    \shl_i_i_i_i645383_fu_1060[8]_i_38 
       (.I0(ram_reg_0[5]),
        .I1(ram_reg_0[4]),
        .I2(\shl_i_i_i_i645383_fu_1060_reg[8]_i_5 ),
        .I3(DOADO[5]),
        .I4(DOADO[4]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h010101F1)) 
    \shl_i_i_i_i645383_fu_1060[8]_i_39 
       (.I0(ram_reg_0[3]),
        .I1(ram_reg_0[2]),
        .I2(\shl_i_i_i_i645383_fu_1060_reg[8]_i_5 ),
        .I3(DOADO[3]),
        .I4(DOADO[2]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h010101F1)) 
    \shl_i_i_i_i645383_fu_1060[8]_i_40 
       (.I0(ram_reg_0[1]),
        .I1(ram_reg_0[0]),
        .I2(\shl_i_i_i_i645383_fu_1060_reg[8]_i_5 ),
        .I3(DOADO[1]),
        .I4(DOADO[0]),
        .O(S[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W
   (q1,
    q0,
    res_3_d0,
    Q,
    add_ln149_1_fu_180_p2,
    E,
    ap_clk,
    d0,
    p_0_in__0,
    layer2_activations_3_address0,
    grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1,
    \q0_reg[31]_0 );
  output [17:0]q1;
  output [23:0]q0;
  input [4:0]res_3_d0;
  input [0:0]Q;
  input [1:0]add_ln149_1_fu_180_p2;
  input [0:0]E;
  input ap_clk;
  input [16:0]d0;
  input p_0_in__0;
  input [3:0]layer2_activations_3_address0;
  input [3:0]grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1;
  input [0:0]\q0_reg[31]_0 ;

  wire [0:0]E;
  wire [0:0]Q;
  wire [1:0]add_ln149_1_fu_180_p2;
  wire ap_clk;
  wire [16:0]d0;
  wire [3:0]grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1;
  wire [12:8]layer2_activations_1_q1;
  wire [3:0]layer2_activations_3_address0;
  wire p_0_in__0;
  wire [23:0]q0;
  wire [31:8]q00;
  wire [0:0]\q0_reg[31]_0 ;
  wire [17:0]q1;
  wire [30:8]q10;
  wire ram_reg_0_15_10_10_i_1_n_5;
  wire ram_reg_0_15_11_11_i_1_n_5;
  wire ram_reg_0_15_12_12_i_1_n_5;
  wire ram_reg_0_15_13_13_i_1_n_5;
  wire ram_reg_0_15_30_30_i_1__1_n_5;
  wire ram_reg_0_15_31_31_i_1__1_n_5;
  wire ram_reg_0_15_31_31_n_5;
  wire ram_reg_0_15_9_9_i_1_n_5;
  wire [4:0]res_3_d0;

  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[10]),
        .Q(q0[2]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[11]),
        .Q(q0[3]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[12]),
        .Q(q0[4]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[13]),
        .Q(q0[5]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[14]),
        .Q(q0[6]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[15]),
        .Q(q0[7]),
        .R(1'b0));
  FDRE \q0_reg[16] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[16]),
        .Q(q0[8]),
        .R(1'b0));
  FDRE \q0_reg[17] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[17]),
        .Q(q0[9]),
        .R(1'b0));
  FDRE \q0_reg[18] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[18]),
        .Q(q0[10]),
        .R(1'b0));
  FDRE \q0_reg[19] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[19]),
        .Q(q0[11]),
        .R(1'b0));
  FDRE \q0_reg[20] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[20]),
        .Q(q0[12]),
        .R(1'b0));
  FDRE \q0_reg[21] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[21]),
        .Q(q0[13]),
        .R(1'b0));
  FDRE \q0_reg[22] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[22]),
        .Q(q0[14]),
        .R(1'b0));
  FDRE \q0_reg[23] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[23]),
        .Q(q0[15]),
        .R(1'b0));
  FDRE \q0_reg[24] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[24]),
        .Q(q0[16]),
        .R(1'b0));
  FDRE \q0_reg[25] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[25]),
        .Q(q0[17]),
        .R(1'b0));
  FDRE \q0_reg[26] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[26]),
        .Q(q0[18]),
        .R(1'b0));
  FDRE \q0_reg[27] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[27]),
        .Q(q0[19]),
        .R(1'b0));
  FDRE \q0_reg[28] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[28]),
        .Q(q0[20]),
        .R(1'b0));
  FDRE \q0_reg[29] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[29]),
        .Q(q0[21]),
        .R(1'b0));
  FDRE \q0_reg[30] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[30]),
        .Q(q0[22]),
        .R(1'b0));
  FDRE \q0_reg[31] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[31]),
        .Q(q0[23]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[8]),
        .Q(q0[0]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[9]),
        .Q(q0[1]),
        .R(1'b0));
  FDRE \q1_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[10]),
        .Q(layer2_activations_1_q1[10]),
        .R(1'b0));
  FDRE \q1_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[11]),
        .Q(layer2_activations_1_q1[11]),
        .R(1'b0));
  FDRE \q1_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[12]),
        .Q(layer2_activations_1_q1[12]),
        .R(1'b0));
  FDRE \q1_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[13]),
        .Q(q1[0]),
        .R(1'b0));
  FDRE \q1_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[14]),
        .Q(q1[1]),
        .R(1'b0));
  FDRE \q1_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[15]),
        .Q(q1[2]),
        .R(1'b0));
  FDRE \q1_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[16]),
        .Q(q1[3]),
        .R(1'b0));
  FDRE \q1_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[17]),
        .Q(q1[4]),
        .R(1'b0));
  FDRE \q1_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[18]),
        .Q(q1[5]),
        .R(1'b0));
  FDRE \q1_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[19]),
        .Q(q1[6]),
        .R(1'b0));
  FDRE \q1_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[20]),
        .Q(q1[7]),
        .R(1'b0));
  FDRE \q1_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[21]),
        .Q(q1[8]),
        .R(1'b0));
  FDRE \q1_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[22]),
        .Q(q1[9]),
        .R(1'b0));
  FDRE \q1_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[23]),
        .Q(q1[10]),
        .R(1'b0));
  FDRE \q1_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[24]),
        .Q(q1[11]),
        .R(1'b0));
  FDRE \q1_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[25]),
        .Q(q1[12]),
        .R(1'b0));
  FDRE \q1_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[26]),
        .Q(q1[13]),
        .R(1'b0));
  FDRE \q1_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[27]),
        .Q(q1[14]),
        .R(1'b0));
  FDRE \q1_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[28]),
        .Q(q1[15]),
        .R(1'b0));
  FDRE \q1_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[29]),
        .Q(q1[16]),
        .R(1'b0));
  FDRE \q1_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[30]),
        .Q(q1[17]),
        .R(1'b0));
  FDRE \q1_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[8]),
        .Q(layer2_activations_1_q1[8]),
        .R(1'b0));
  FDRE \q1_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[9]),
        .Q(layer2_activations_1_q1[9]),
        .R(1'b0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_10_10
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(ram_reg_0_15_10_10_i_1_n_5),
        .DPO(q10[10]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[10]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_10_10_i_1
       (.I0(layer2_activations_1_q1[9]),
        .I1(res_3_d0[1]),
        .I2(Q),
        .O(ram_reg_0_15_10_10_i_1_n_5));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_11_11
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(ram_reg_0_15_11_11_i_1_n_5),
        .DPO(q10[11]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[11]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_11_11_i_1
       (.I0(layer2_activations_1_q1[10]),
        .I1(res_3_d0[2]),
        .I2(Q),
        .O(ram_reg_0_15_11_11_i_1_n_5));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_12_12
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(ram_reg_0_15_12_12_i_1_n_5),
        .DPO(q10[12]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[12]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_12_12_i_1
       (.I0(layer2_activations_1_q1[11]),
        .I1(res_3_d0[3]),
        .I2(Q),
        .O(ram_reg_0_15_12_12_i_1_n_5));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_13_13
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(ram_reg_0_15_13_13_i_1_n_5),
        .DPO(q10[13]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[13]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_13_13_i_1
       (.I0(layer2_activations_1_q1[12]),
        .I1(res_3_d0[4]),
        .I2(Q),
        .O(ram_reg_0_15_13_13_i_1_n_5));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_14_14
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[1]),
        .DPO(q10[14]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[14]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_15_15
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[2]),
        .DPO(q10[15]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[15]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_16_16
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[3]),
        .DPO(q10[16]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[16]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_17_17
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[4]),
        .DPO(q10[17]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[17]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_18_18
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[5]),
        .DPO(q10[18]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[18]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_19_19
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[6]),
        .DPO(q10[19]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[19]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_20_20
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[7]),
        .DPO(q10[20]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[20]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_21_21
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[8]),
        .DPO(q10[21]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[21]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_22_22
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[9]),
        .DPO(q10[22]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[22]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_23_23
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[10]),
        .DPO(q10[23]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[23]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_24_24
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[11]),
        .DPO(q10[24]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[24]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_25_25
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[12]),
        .DPO(q10[25]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[25]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_26_26
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[13]),
        .DPO(q10[26]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[26]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_27_27
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[14]),
        .DPO(q10[27]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[27]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_28_28
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[15]),
        .DPO(q10[28]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[28]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_29_29
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[16]),
        .DPO(q10[29]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[29]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_30_30
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(ram_reg_0_15_30_30_i_1__1_n_5),
        .DPO(q10[30]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[30]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_30_30_i_1__1
       (.I0(add_ln149_1_fu_180_p2[0]),
        .I1(Q),
        .O(ram_reg_0_15_30_30_i_1__1_n_5));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_31_31
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(ram_reg_0_15_31_31_i_1__1_n_5),
        .DPO(ram_reg_0_15_31_31_n_5),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[31]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_31_31_i_1__1
       (.I0(add_ln149_1_fu_180_p2[1]),
        .I1(Q),
        .O(ram_reg_0_15_31_31_i_1__1_n_5));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_8_8
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[0]),
        .DPO(q10[8]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[8]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_9_9
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(ram_reg_0_15_9_9_i_1_n_5),
        .DPO(q10[9]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[9]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_9_9_i_1
       (.I0(layer2_activations_1_q1[8]),
        .I1(res_3_d0[0]),
        .I2(Q),
        .O(ram_reg_0_15_9_9_i_1_n_5));
endmodule

(* ORIG_REF_NAME = "feedforward_layer2_activations_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W_1
   (q1,
    q0,
    res_3_d0,
    Q,
    add_ln149_2_fu_193_p2,
    E,
    ap_clk,
    d0,
    p_0_in__1,
    layer2_activations_3_address0,
    grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1,
    \q0_reg[31]_0 );
  output [17:0]q1;
  output [23:0]q0;
  input [4:0]res_3_d0;
  input [0:0]Q;
  input [1:0]add_ln149_2_fu_193_p2;
  input [0:0]E;
  input ap_clk;
  input [16:0]d0;
  input p_0_in__1;
  input [3:0]layer2_activations_3_address0;
  input [3:0]grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1;
  input [0:0]\q0_reg[31]_0 ;

  wire [0:0]E;
  wire [0:0]Q;
  wire [1:0]add_ln149_2_fu_193_p2;
  wire ap_clk;
  wire [16:0]d0;
  wire [3:0]grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1;
  wire [12:8]layer2_activations_2_q1;
  wire [3:0]layer2_activations_3_address0;
  wire p_0_in__1;
  wire [23:0]q0;
  wire [31:8]q00;
  wire [0:0]\q0_reg[31]_0 ;
  wire [17:0]q1;
  wire [30:8]q10;
  wire ram_reg_0_15_10_10_i_1__1_n_5;
  wire ram_reg_0_15_11_11_i_1__1_n_5;
  wire ram_reg_0_15_12_12_i_1__1_n_5;
  wire ram_reg_0_15_13_13_i_1__1_n_5;
  wire ram_reg_0_15_30_30_i_1__2_n_5;
  wire ram_reg_0_15_31_31_i_1__2_n_5;
  wire ram_reg_0_15_31_31_n_5;
  wire ram_reg_0_15_9_9_i_1__1_n_5;
  wire [4:0]res_3_d0;

  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[10]),
        .Q(q0[2]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[11]),
        .Q(q0[3]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[12]),
        .Q(q0[4]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[13]),
        .Q(q0[5]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[14]),
        .Q(q0[6]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[15]),
        .Q(q0[7]),
        .R(1'b0));
  FDRE \q0_reg[16] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[16]),
        .Q(q0[8]),
        .R(1'b0));
  FDRE \q0_reg[17] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[17]),
        .Q(q0[9]),
        .R(1'b0));
  FDRE \q0_reg[18] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[18]),
        .Q(q0[10]),
        .R(1'b0));
  FDRE \q0_reg[19] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[19]),
        .Q(q0[11]),
        .R(1'b0));
  FDRE \q0_reg[20] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[20]),
        .Q(q0[12]),
        .R(1'b0));
  FDRE \q0_reg[21] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[21]),
        .Q(q0[13]),
        .R(1'b0));
  FDRE \q0_reg[22] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[22]),
        .Q(q0[14]),
        .R(1'b0));
  FDRE \q0_reg[23] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[23]),
        .Q(q0[15]),
        .R(1'b0));
  FDRE \q0_reg[24] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[24]),
        .Q(q0[16]),
        .R(1'b0));
  FDRE \q0_reg[25] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[25]),
        .Q(q0[17]),
        .R(1'b0));
  FDRE \q0_reg[26] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[26]),
        .Q(q0[18]),
        .R(1'b0));
  FDRE \q0_reg[27] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[27]),
        .Q(q0[19]),
        .R(1'b0));
  FDRE \q0_reg[28] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[28]),
        .Q(q0[20]),
        .R(1'b0));
  FDRE \q0_reg[29] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[29]),
        .Q(q0[21]),
        .R(1'b0));
  FDRE \q0_reg[30] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[30]),
        .Q(q0[22]),
        .R(1'b0));
  FDRE \q0_reg[31] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[31]),
        .Q(q0[23]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[8]),
        .Q(q0[0]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[9]),
        .Q(q0[1]),
        .R(1'b0));
  FDRE \q1_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[10]),
        .Q(layer2_activations_2_q1[10]),
        .R(1'b0));
  FDRE \q1_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[11]),
        .Q(layer2_activations_2_q1[11]),
        .R(1'b0));
  FDRE \q1_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[12]),
        .Q(layer2_activations_2_q1[12]),
        .R(1'b0));
  FDRE \q1_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[13]),
        .Q(q1[0]),
        .R(1'b0));
  FDRE \q1_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[14]),
        .Q(q1[1]),
        .R(1'b0));
  FDRE \q1_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[15]),
        .Q(q1[2]),
        .R(1'b0));
  FDRE \q1_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[16]),
        .Q(q1[3]),
        .R(1'b0));
  FDRE \q1_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[17]),
        .Q(q1[4]),
        .R(1'b0));
  FDRE \q1_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[18]),
        .Q(q1[5]),
        .R(1'b0));
  FDRE \q1_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[19]),
        .Q(q1[6]),
        .R(1'b0));
  FDRE \q1_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[20]),
        .Q(q1[7]),
        .R(1'b0));
  FDRE \q1_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[21]),
        .Q(q1[8]),
        .R(1'b0));
  FDRE \q1_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[22]),
        .Q(q1[9]),
        .R(1'b0));
  FDRE \q1_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[23]),
        .Q(q1[10]),
        .R(1'b0));
  FDRE \q1_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[24]),
        .Q(q1[11]),
        .R(1'b0));
  FDRE \q1_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[25]),
        .Q(q1[12]),
        .R(1'b0));
  FDRE \q1_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[26]),
        .Q(q1[13]),
        .R(1'b0));
  FDRE \q1_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[27]),
        .Q(q1[14]),
        .R(1'b0));
  FDRE \q1_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[28]),
        .Q(q1[15]),
        .R(1'b0));
  FDRE \q1_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[29]),
        .Q(q1[16]),
        .R(1'b0));
  FDRE \q1_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[30]),
        .Q(q1[17]),
        .R(1'b0));
  FDRE \q1_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[8]),
        .Q(layer2_activations_2_q1[8]),
        .R(1'b0));
  FDRE \q1_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[9]),
        .Q(layer2_activations_2_q1[9]),
        .R(1'b0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_10_10
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(ram_reg_0_15_10_10_i_1__1_n_5),
        .DPO(q10[10]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[10]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_10_10_i_1__1
       (.I0(layer2_activations_2_q1[9]),
        .I1(res_3_d0[1]),
        .I2(Q),
        .O(ram_reg_0_15_10_10_i_1__1_n_5));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_11_11
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(ram_reg_0_15_11_11_i_1__1_n_5),
        .DPO(q10[11]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[11]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_11_11_i_1__1
       (.I0(layer2_activations_2_q1[10]),
        .I1(res_3_d0[2]),
        .I2(Q),
        .O(ram_reg_0_15_11_11_i_1__1_n_5));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_12_12
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(ram_reg_0_15_12_12_i_1__1_n_5),
        .DPO(q10[12]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[12]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_12_12_i_1__1
       (.I0(layer2_activations_2_q1[11]),
        .I1(res_3_d0[3]),
        .I2(Q),
        .O(ram_reg_0_15_12_12_i_1__1_n_5));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_13_13
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(ram_reg_0_15_13_13_i_1__1_n_5),
        .DPO(q10[13]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[13]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_13_13_i_1__1
       (.I0(layer2_activations_2_q1[12]),
        .I1(res_3_d0[4]),
        .I2(Q),
        .O(ram_reg_0_15_13_13_i_1__1_n_5));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_14_14
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[1]),
        .DPO(q10[14]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[14]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_15_15
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[2]),
        .DPO(q10[15]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[15]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_16_16
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[3]),
        .DPO(q10[16]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[16]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_17_17
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[4]),
        .DPO(q10[17]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[17]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_18_18
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[5]),
        .DPO(q10[18]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[18]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_19_19
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[6]),
        .DPO(q10[19]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[19]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_20_20
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[7]),
        .DPO(q10[20]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[20]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_21_21
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[8]),
        .DPO(q10[21]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[21]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_22_22
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[9]),
        .DPO(q10[22]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[22]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_23_23
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[10]),
        .DPO(q10[23]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[23]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_24_24
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[11]),
        .DPO(q10[24]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[24]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_25_25
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[12]),
        .DPO(q10[25]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[25]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_26_26
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[13]),
        .DPO(q10[26]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[26]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_27_27
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[14]),
        .DPO(q10[27]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[27]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_28_28
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[15]),
        .DPO(q10[28]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[28]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_29_29
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[16]),
        .DPO(q10[29]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[29]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_30_30
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(ram_reg_0_15_30_30_i_1__2_n_5),
        .DPO(q10[30]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[30]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_30_30_i_1__2
       (.I0(add_ln149_2_fu_193_p2[0]),
        .I1(Q),
        .O(ram_reg_0_15_30_30_i_1__2_n_5));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_31_31
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(ram_reg_0_15_31_31_i_1__2_n_5),
        .DPO(ram_reg_0_15_31_31_n_5),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[31]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_31_31_i_1__2
       (.I0(add_ln149_2_fu_193_p2[1]),
        .I1(Q),
        .O(ram_reg_0_15_31_31_i_1__2_n_5));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_8_8
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[0]),
        .DPO(q10[8]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[8]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_9_9
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(ram_reg_0_15_9_9_i_1__1_n_5),
        .DPO(q10[9]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[9]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_9_9_i_1__1
       (.I0(layer2_activations_2_q1[8]),
        .I1(res_3_d0[0]),
        .I2(Q),
        .O(ram_reg_0_15_9_9_i_1__1_n_5));
endmodule

(* ORIG_REF_NAME = "feedforward_layer2_activations_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W_2
   (E,
    q1,
    q0,
    Q,
    grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_ap_start_reg,
    res_3_d0,
    add_ln149_3_fu_206_p2,
    ap_clk,
    d0,
    p_0_in__2,
    layer2_activations_3_address0,
    grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1,
    \q1_reg[29]_0 ,
    \q0_reg[31]_0 );
  output [0:0]E;
  output [17:0]q1;
  output [23:0]q0;
  input [0:0]Q;
  input grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_ap_start_reg;
  input [4:0]res_3_d0;
  input [1:0]add_ln149_3_fu_206_p2;
  input ap_clk;
  input [0:0]d0;
  input p_0_in__2;
  input [3:0]layer2_activations_3_address0;
  input [3:0]grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1;
  input [15:0]\q1_reg[29]_0 ;
  input [0:0]\q0_reg[31]_0 ;

  wire [0:0]E;
  wire [0:0]Q;
  wire [1:0]add_ln149_3_fu_206_p2;
  wire ap_clk;
  wire [0:0]d0;
  wire grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_ap_start_reg;
  wire [3:0]grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1;
  wire [3:0]layer2_activations_3_address0;
  wire [12:8]layer2_activations_3_q1;
  wire p_0_in__2;
  wire [23:0]q0;
  wire [31:8]q00;
  wire [0:0]\q0_reg[31]_0 ;
  wire [17:0]q1;
  wire [30:8]q10;
  wire [15:0]\q1_reg[29]_0 ;
  wire ram_reg_0_15_10_10_i_1__2_n_5;
  wire ram_reg_0_15_11_11_i_1__2_n_5;
  wire ram_reg_0_15_12_12_i_1__2_n_5;
  wire ram_reg_0_15_13_13_i_1__2_n_5;
  wire ram_reg_0_15_30_30_i_1__3_n_5;
  wire ram_reg_0_15_31_31_i_1__3_n_5;
  wire ram_reg_0_15_31_31_n_5;
  wire ram_reg_0_15_9_9_i_1__2_n_5;
  wire [4:0]res_3_d0;

  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[10]),
        .Q(q0[2]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[11]),
        .Q(q0[3]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[12]),
        .Q(q0[4]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[13]),
        .Q(q0[5]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[14]),
        .Q(q0[6]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[15]),
        .Q(q0[7]),
        .R(1'b0));
  FDRE \q0_reg[16] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[16]),
        .Q(q0[8]),
        .R(1'b0));
  FDRE \q0_reg[17] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[17]),
        .Q(q0[9]),
        .R(1'b0));
  FDRE \q0_reg[18] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[18]),
        .Q(q0[10]),
        .R(1'b0));
  FDRE \q0_reg[19] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[19]),
        .Q(q0[11]),
        .R(1'b0));
  FDRE \q0_reg[20] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[20]),
        .Q(q0[12]),
        .R(1'b0));
  FDRE \q0_reg[21] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[21]),
        .Q(q0[13]),
        .R(1'b0));
  FDRE \q0_reg[22] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[22]),
        .Q(q0[14]),
        .R(1'b0));
  FDRE \q0_reg[23] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[23]),
        .Q(q0[15]),
        .R(1'b0));
  FDRE \q0_reg[24] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[24]),
        .Q(q0[16]),
        .R(1'b0));
  FDRE \q0_reg[25] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[25]),
        .Q(q0[17]),
        .R(1'b0));
  FDRE \q0_reg[26] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[26]),
        .Q(q0[18]),
        .R(1'b0));
  FDRE \q0_reg[27] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[27]),
        .Q(q0[19]),
        .R(1'b0));
  FDRE \q0_reg[28] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[28]),
        .Q(q0[20]),
        .R(1'b0));
  FDRE \q0_reg[29] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[29]),
        .Q(q0[21]),
        .R(1'b0));
  FDRE \q0_reg[30] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[30]),
        .Q(q0[22]),
        .R(1'b0));
  FDRE \q0_reg[31] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[31]),
        .Q(q0[23]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[8]),
        .Q(q0[0]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(\q0_reg[31]_0 ),
        .D(q00[9]),
        .Q(q0[1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \q1[30]_i_1 
       (.I0(Q),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_ap_start_reg),
        .O(E));
  FDRE \q1_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[10]),
        .Q(layer2_activations_3_q1[10]),
        .R(1'b0));
  FDRE \q1_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[11]),
        .Q(layer2_activations_3_q1[11]),
        .R(1'b0));
  FDRE \q1_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[12]),
        .Q(layer2_activations_3_q1[12]),
        .R(1'b0));
  FDRE \q1_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[13]),
        .Q(q1[0]),
        .R(1'b0));
  FDRE \q1_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[14]),
        .Q(q1[1]),
        .R(1'b0));
  FDRE \q1_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[15]),
        .Q(q1[2]),
        .R(1'b0));
  FDRE \q1_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[16]),
        .Q(q1[3]),
        .R(1'b0));
  FDRE \q1_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[17]),
        .Q(q1[4]),
        .R(1'b0));
  FDRE \q1_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[18]),
        .Q(q1[5]),
        .R(1'b0));
  FDRE \q1_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[19]),
        .Q(q1[6]),
        .R(1'b0));
  FDRE \q1_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[20]),
        .Q(q1[7]),
        .R(1'b0));
  FDRE \q1_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[21]),
        .Q(q1[8]),
        .R(1'b0));
  FDRE \q1_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[22]),
        .Q(q1[9]),
        .R(1'b0));
  FDRE \q1_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[23]),
        .Q(q1[10]),
        .R(1'b0));
  FDRE \q1_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[24]),
        .Q(q1[11]),
        .R(1'b0));
  FDRE \q1_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[25]),
        .Q(q1[12]),
        .R(1'b0));
  FDRE \q1_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[26]),
        .Q(q1[13]),
        .R(1'b0));
  FDRE \q1_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[27]),
        .Q(q1[14]),
        .R(1'b0));
  FDRE \q1_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[28]),
        .Q(q1[15]),
        .R(1'b0));
  FDRE \q1_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[29]),
        .Q(q1[16]),
        .R(1'b0));
  FDRE \q1_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[30]),
        .Q(q1[17]),
        .R(1'b0));
  FDRE \q1_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[8]),
        .Q(layer2_activations_3_q1[8]),
        .R(1'b0));
  FDRE \q1_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[9]),
        .Q(layer2_activations_3_q1[9]),
        .R(1'b0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_10_10
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(ram_reg_0_15_10_10_i_1__2_n_5),
        .DPO(q10[10]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[10]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_10_10_i_1__2
       (.I0(layer2_activations_3_q1[9]),
        .I1(res_3_d0[1]),
        .I2(Q),
        .O(ram_reg_0_15_10_10_i_1__2_n_5));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_11_11
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(ram_reg_0_15_11_11_i_1__2_n_5),
        .DPO(q10[11]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[11]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_11_11_i_1__2
       (.I0(layer2_activations_3_q1[10]),
        .I1(res_3_d0[2]),
        .I2(Q),
        .O(ram_reg_0_15_11_11_i_1__2_n_5));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_12_12
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(ram_reg_0_15_12_12_i_1__2_n_5),
        .DPO(q10[12]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[12]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_12_12_i_1__2
       (.I0(layer2_activations_3_q1[11]),
        .I1(res_3_d0[3]),
        .I2(Q),
        .O(ram_reg_0_15_12_12_i_1__2_n_5));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_13_13
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(ram_reg_0_15_13_13_i_1__2_n_5),
        .DPO(q10[13]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[13]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_13_13_i_1__2
       (.I0(layer2_activations_3_q1[12]),
        .I1(res_3_d0[4]),
        .I2(Q),
        .O(ram_reg_0_15_13_13_i_1__2_n_5));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_14_14
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[29]_0 [0]),
        .DPO(q10[14]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[14]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_15_15
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[29]_0 [1]),
        .DPO(q10[15]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[15]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_16_16
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[29]_0 [2]),
        .DPO(q10[16]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[16]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_17_17
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[29]_0 [3]),
        .DPO(q10[17]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[17]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_18_18
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[29]_0 [4]),
        .DPO(q10[18]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[18]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_19_19
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[29]_0 [5]),
        .DPO(q10[19]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[19]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_20_20
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[29]_0 [6]),
        .DPO(q10[20]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[20]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_21_21
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[29]_0 [7]),
        .DPO(q10[21]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[21]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_22_22
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[29]_0 [8]),
        .DPO(q10[22]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[22]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_23_23
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[29]_0 [9]),
        .DPO(q10[23]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[23]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_24_24
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[29]_0 [10]),
        .DPO(q10[24]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[24]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_25_25
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[29]_0 [11]),
        .DPO(q10[25]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[25]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_26_26
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[29]_0 [12]),
        .DPO(q10[26]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[26]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_27_27
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[29]_0 [13]),
        .DPO(q10[27]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[27]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_28_28
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[29]_0 [14]),
        .DPO(q10[28]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[28]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_29_29
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[29]_0 [15]),
        .DPO(q10[29]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[29]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_30_30
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(ram_reg_0_15_30_30_i_1__3_n_5),
        .DPO(q10[30]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[30]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_30_30_i_1__3
       (.I0(add_ln149_3_fu_206_p2[0]),
        .I1(Q),
        .O(ram_reg_0_15_30_30_i_1__3_n_5));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_31_31
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(ram_reg_0_15_31_31_i_1__3_n_5),
        .DPO(ram_reg_0_15_31_31_n_5),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[31]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_31_31_i_1__3
       (.I0(add_ln149_3_fu_206_p2[1]),
        .I1(Q),
        .O(ram_reg_0_15_31_31_i_1__3_n_5));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_8_8
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0),
        .DPO(q10[8]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[8]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_9_9
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(ram_reg_0_15_9_9_i_1__2_n_5),
        .DPO(q10[9]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[9]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_9_9_i_1__2
       (.I0(layer2_activations_3_q1[8]),
        .I1(res_3_d0[0]),
        .I2(Q),
        .O(ram_reg_0_15_9_9_i_1__2_n_5));
endmodule

(* ORIG_REF_NAME = "feedforward_layer2_activations_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W_3
   (q1,
    q0,
    \q1_reg[29]_0 ,
    res_3_d0,
    Q,
    add_ln149_fu_167_p2,
    E,
    ap_clk,
    p_0_in,
    layer2_activations_3_address0,
    grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1,
    layer2_activations_3_ce0);
  output [17:0]q1;
  output [23:0]q0;
  input [16:0]\q1_reg[29]_0 ;
  input [4:0]res_3_d0;
  input [0:0]Q;
  input [1:0]add_ln149_fu_167_p2;
  input [0:0]E;
  input ap_clk;
  input p_0_in;
  input [3:0]layer2_activations_3_address0;
  input [3:0]grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1;
  input layer2_activations_3_ce0;

  wire [0:0]E;
  wire [0:0]Q;
  wire [1:0]add_ln149_fu_167_p2;
  wire ap_clk;
  wire [13:9]d0;
  wire [3:0]grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1;
  wire [3:0]layer2_activations_3_address0;
  wire layer2_activations_3_ce0;
  wire [12:8]layer2_activations_q1;
  wire p_0_in;
  wire [23:0]q0;
  wire [31:8]q00;
  wire [17:0]q1;
  wire [30:8]q10;
  wire [16:0]\q1_reg[29]_0 ;
  wire ram_reg_0_15_30_30_i_1__0_n_5;
  wire ram_reg_0_15_31_31_i_1__0_n_5;
  wire ram_reg_0_15_31_31_n_5;
  wire [4:0]res_3_d0;

  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(layer2_activations_3_ce0),
        .D(q00[10]),
        .Q(q0[2]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(layer2_activations_3_ce0),
        .D(q00[11]),
        .Q(q0[3]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(layer2_activations_3_ce0),
        .D(q00[12]),
        .Q(q0[4]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(layer2_activations_3_ce0),
        .D(q00[13]),
        .Q(q0[5]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(layer2_activations_3_ce0),
        .D(q00[14]),
        .Q(q0[6]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(layer2_activations_3_ce0),
        .D(q00[15]),
        .Q(q0[7]),
        .R(1'b0));
  FDRE \q0_reg[16] 
       (.C(ap_clk),
        .CE(layer2_activations_3_ce0),
        .D(q00[16]),
        .Q(q0[8]),
        .R(1'b0));
  FDRE \q0_reg[17] 
       (.C(ap_clk),
        .CE(layer2_activations_3_ce0),
        .D(q00[17]),
        .Q(q0[9]),
        .R(1'b0));
  FDRE \q0_reg[18] 
       (.C(ap_clk),
        .CE(layer2_activations_3_ce0),
        .D(q00[18]),
        .Q(q0[10]),
        .R(1'b0));
  FDRE \q0_reg[19] 
       (.C(ap_clk),
        .CE(layer2_activations_3_ce0),
        .D(q00[19]),
        .Q(q0[11]),
        .R(1'b0));
  FDRE \q0_reg[20] 
       (.C(ap_clk),
        .CE(layer2_activations_3_ce0),
        .D(q00[20]),
        .Q(q0[12]),
        .R(1'b0));
  FDRE \q0_reg[21] 
       (.C(ap_clk),
        .CE(layer2_activations_3_ce0),
        .D(q00[21]),
        .Q(q0[13]),
        .R(1'b0));
  FDRE \q0_reg[22] 
       (.C(ap_clk),
        .CE(layer2_activations_3_ce0),
        .D(q00[22]),
        .Q(q0[14]),
        .R(1'b0));
  FDRE \q0_reg[23] 
       (.C(ap_clk),
        .CE(layer2_activations_3_ce0),
        .D(q00[23]),
        .Q(q0[15]),
        .R(1'b0));
  FDRE \q0_reg[24] 
       (.C(ap_clk),
        .CE(layer2_activations_3_ce0),
        .D(q00[24]),
        .Q(q0[16]),
        .R(1'b0));
  FDRE \q0_reg[25] 
       (.C(ap_clk),
        .CE(layer2_activations_3_ce0),
        .D(q00[25]),
        .Q(q0[17]),
        .R(1'b0));
  FDRE \q0_reg[26] 
       (.C(ap_clk),
        .CE(layer2_activations_3_ce0),
        .D(q00[26]),
        .Q(q0[18]),
        .R(1'b0));
  FDRE \q0_reg[27] 
       (.C(ap_clk),
        .CE(layer2_activations_3_ce0),
        .D(q00[27]),
        .Q(q0[19]),
        .R(1'b0));
  FDRE \q0_reg[28] 
       (.C(ap_clk),
        .CE(layer2_activations_3_ce0),
        .D(q00[28]),
        .Q(q0[20]),
        .R(1'b0));
  FDRE \q0_reg[29] 
       (.C(ap_clk),
        .CE(layer2_activations_3_ce0),
        .D(q00[29]),
        .Q(q0[21]),
        .R(1'b0));
  FDRE \q0_reg[30] 
       (.C(ap_clk),
        .CE(layer2_activations_3_ce0),
        .D(q00[30]),
        .Q(q0[22]),
        .R(1'b0));
  FDRE \q0_reg[31] 
       (.C(ap_clk),
        .CE(layer2_activations_3_ce0),
        .D(q00[31]),
        .Q(q0[23]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(layer2_activations_3_ce0),
        .D(q00[8]),
        .Q(q0[0]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(layer2_activations_3_ce0),
        .D(q00[9]),
        .Q(q0[1]),
        .R(1'b0));
  FDRE \q1_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[10]),
        .Q(layer2_activations_q1[10]),
        .R(1'b0));
  FDRE \q1_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[11]),
        .Q(layer2_activations_q1[11]),
        .R(1'b0));
  FDRE \q1_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[12]),
        .Q(layer2_activations_q1[12]),
        .R(1'b0));
  FDRE \q1_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[13]),
        .Q(q1[0]),
        .R(1'b0));
  FDRE \q1_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[14]),
        .Q(q1[1]),
        .R(1'b0));
  FDRE \q1_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[15]),
        .Q(q1[2]),
        .R(1'b0));
  FDRE \q1_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[16]),
        .Q(q1[3]),
        .R(1'b0));
  FDRE \q1_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[17]),
        .Q(q1[4]),
        .R(1'b0));
  FDRE \q1_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[18]),
        .Q(q1[5]),
        .R(1'b0));
  FDRE \q1_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[19]),
        .Q(q1[6]),
        .R(1'b0));
  FDRE \q1_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[20]),
        .Q(q1[7]),
        .R(1'b0));
  FDRE \q1_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[21]),
        .Q(q1[8]),
        .R(1'b0));
  FDRE \q1_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[22]),
        .Q(q1[9]),
        .R(1'b0));
  FDRE \q1_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[23]),
        .Q(q1[10]),
        .R(1'b0));
  FDRE \q1_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[24]),
        .Q(q1[11]),
        .R(1'b0));
  FDRE \q1_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[25]),
        .Q(q1[12]),
        .R(1'b0));
  FDRE \q1_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[26]),
        .Q(q1[13]),
        .R(1'b0));
  FDRE \q1_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[27]),
        .Q(q1[14]),
        .R(1'b0));
  FDRE \q1_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[28]),
        .Q(q1[15]),
        .R(1'b0));
  FDRE \q1_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[29]),
        .Q(q1[16]),
        .R(1'b0));
  FDRE \q1_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[30]),
        .Q(q1[17]),
        .R(1'b0));
  FDRE \q1_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[8]),
        .Q(layer2_activations_q1[8]),
        .R(1'b0));
  FDRE \q1_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[9]),
        .Q(layer2_activations_q1[9]),
        .R(1'b0));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_10_10
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[10]),
        .DPO(q10[10]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[10]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_10_10_i_1__0
       (.I0(layer2_activations_q1[9]),
        .I1(res_3_d0[1]),
        .I2(Q),
        .O(d0[10]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_11_11
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[11]),
        .DPO(q10[11]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[11]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_11_11_i_1__0
       (.I0(layer2_activations_q1[10]),
        .I1(res_3_d0[2]),
        .I2(Q),
        .O(d0[11]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_12_12
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[12]),
        .DPO(q10[12]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[12]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_12_12_i_1__0
       (.I0(layer2_activations_q1[11]),
        .I1(res_3_d0[3]),
        .I2(Q),
        .O(d0[12]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_13_13
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[13]),
        .DPO(q10[13]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[13]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_13_13_i_1__0
       (.I0(layer2_activations_q1[12]),
        .I1(res_3_d0[4]),
        .I2(Q),
        .O(d0[13]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_14_14
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[29]_0 [1]),
        .DPO(q10[14]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[14]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_15_15
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[29]_0 [2]),
        .DPO(q10[15]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[15]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_16_16
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[29]_0 [3]),
        .DPO(q10[16]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[16]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_17_17
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[29]_0 [4]),
        .DPO(q10[17]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[17]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_18_18
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[29]_0 [5]),
        .DPO(q10[18]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[18]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_19_19
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[29]_0 [6]),
        .DPO(q10[19]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[19]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_20_20
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[29]_0 [7]),
        .DPO(q10[20]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[20]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_21_21
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[29]_0 [8]),
        .DPO(q10[21]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[21]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_22_22
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[29]_0 [9]),
        .DPO(q10[22]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[22]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_23_23
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[29]_0 [10]),
        .DPO(q10[23]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[23]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_24_24
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[29]_0 [11]),
        .DPO(q10[24]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[24]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_25_25
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[29]_0 [12]),
        .DPO(q10[25]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[25]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_26_26
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[29]_0 [13]),
        .DPO(q10[26]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[26]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_27_27
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[29]_0 [14]),
        .DPO(q10[27]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[27]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_28_28
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[29]_0 [15]),
        .DPO(q10[28]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[28]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_29_29
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[29]_0 [16]),
        .DPO(q10[29]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[29]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_30_30
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(ram_reg_0_15_30_30_i_1__0_n_5),
        .DPO(q10[30]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[30]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_30_30_i_1__0
       (.I0(add_ln149_fu_167_p2[0]),
        .I1(Q),
        .O(ram_reg_0_15_30_30_i_1__0_n_5));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_31_31
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(ram_reg_0_15_31_31_i_1__0_n_5),
        .DPO(ram_reg_0_15_31_31_n_5),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[31]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_31_31_i_1__0
       (.I0(add_ln149_fu_167_p2[1]),
        .I1(Q),
        .O(ram_reg_0_15_31_31_i_1__0_n_5));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_8_8
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(\q1_reg[29]_0 [0]),
        .DPO(q10[8]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[8]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "feedforward/layer2_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_9_9
       (.A0(layer2_activations_3_address0[0]),
        .A1(layer2_activations_3_address0[1]),
        .A2(layer2_activations_3_address0[2]),
        .A3(layer2_activations_3_address0[3]),
        .A4(1'b0),
        .D(d0[9]),
        .DPO(q10[9]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[9]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_9_9_i_1__0
       (.I0(layer2_activations_q1[8]),
        .I1(res_3_d0[0]),
        .I2(Q),
        .O(d0[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer3_activations_RAM_AUTO_1R1W
   (q1,
    q0,
    Q,
    grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_start_reg,
    \q1_reg[12]_0 ,
    add_ln174_fu_87_p2,
    ap_clk,
    d0,
    p_0_in__3,
    layer3_activations_address0,
    grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1,
    E);
  output [18:0]q1;
  output [23:0]q0;
  input [0:0]Q;
  input grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_start_reg;
  input [3:0]\q1_reg[12]_0 ;
  input [2:0]add_ln174_fu_87_p2;
  input ap_clk;
  input [16:0]d0;
  input p_0_in__3;
  input [3:0]layer3_activations_address0;
  input [3:0]grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]Q;
  wire [2:0]add_ln174_fu_87_p2;
  wire ap_clk;
  wire [16:0]d0;
  wire grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_start_reg;
  wire [3:0]grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1;
  wire [3:0]layer3_activations_address0;
  wire layer3_activations_ce1;
  wire [11:8]layer3_activations_q1;
  wire p_0_in__3;
  wire [23:0]q0;
  wire [31:8]q00;
  wire [18:0]q1;
  wire [30:8]q10;
  wire [3:0]\q1_reg[12]_0 ;
  wire ram_reg_0_15_10_10_i_1__3_n_5;
  wire ram_reg_0_15_11_11_i_1__3_n_5;
  wire ram_reg_0_15_12_12_i_1__3_n_5;
  wire ram_reg_0_15_29_29_i_1_n_5;
  wire ram_reg_0_15_30_30_i_1_n_5;
  wire ram_reg_0_15_31_31_i_1_n_5;
  wire ram_reg_0_15_31_31_n_5;
  wire ram_reg_0_15_9_9_i_1__3_n_5;

  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[10]),
        .Q(q0[2]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[11]),
        .Q(q0[3]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[12]),
        .Q(q0[4]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[13]),
        .Q(q0[5]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[14]),
        .Q(q0[6]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[15]),
        .Q(q0[7]),
        .R(1'b0));
  FDRE \q0_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[16]),
        .Q(q0[8]),
        .R(1'b0));
  FDRE \q0_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[17]),
        .Q(q0[9]),
        .R(1'b0));
  FDRE \q0_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[18]),
        .Q(q0[10]),
        .R(1'b0));
  FDRE \q0_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[19]),
        .Q(q0[11]),
        .R(1'b0));
  FDRE \q0_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[20]),
        .Q(q0[12]),
        .R(1'b0));
  FDRE \q0_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[21]),
        .Q(q0[13]),
        .R(1'b0));
  FDRE \q0_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[22]),
        .Q(q0[14]),
        .R(1'b0));
  FDRE \q0_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[23]),
        .Q(q0[15]),
        .R(1'b0));
  FDRE \q0_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[24]),
        .Q(q0[16]),
        .R(1'b0));
  FDRE \q0_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[25]),
        .Q(q0[17]),
        .R(1'b0));
  FDRE \q0_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[26]),
        .Q(q0[18]),
        .R(1'b0));
  FDRE \q0_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[27]),
        .Q(q0[19]),
        .R(1'b0));
  FDRE \q0_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[28]),
        .Q(q0[20]),
        .R(1'b0));
  FDRE \q0_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[29]),
        .Q(q0[21]),
        .R(1'b0));
  FDRE \q0_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[30]),
        .Q(q0[22]),
        .R(1'b0));
  FDRE \q0_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[31]),
        .Q(q0[23]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[8]),
        .Q(q0[0]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[9]),
        .Q(q0[1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \q1[30]_i_1__0 
       (.I0(Q),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_start_reg),
        .O(layer3_activations_ce1));
  FDRE \q1_reg[10] 
       (.C(ap_clk),
        .CE(layer3_activations_ce1),
        .D(q10[10]),
        .Q(layer3_activations_q1[10]),
        .R(1'b0));
  FDRE \q1_reg[11] 
       (.C(ap_clk),
        .CE(layer3_activations_ce1),
        .D(q10[11]),
        .Q(layer3_activations_q1[11]),
        .R(1'b0));
  FDRE \q1_reg[12] 
       (.C(ap_clk),
        .CE(layer3_activations_ce1),
        .D(q10[12]),
        .Q(q1[0]),
        .R(1'b0));
  FDRE \q1_reg[13] 
       (.C(ap_clk),
        .CE(layer3_activations_ce1),
        .D(q10[13]),
        .Q(q1[1]),
        .R(1'b0));
  FDRE \q1_reg[14] 
       (.C(ap_clk),
        .CE(layer3_activations_ce1),
        .D(q10[14]),
        .Q(q1[2]),
        .R(1'b0));
  FDRE \q1_reg[15] 
       (.C(ap_clk),
        .CE(layer3_activations_ce1),
        .D(q10[15]),
        .Q(q1[3]),
        .R(1'b0));
  FDRE \q1_reg[16] 
       (.C(ap_clk),
        .CE(layer3_activations_ce1),
        .D(q10[16]),
        .Q(q1[4]),
        .R(1'b0));
  FDRE \q1_reg[17] 
       (.C(ap_clk),
        .CE(layer3_activations_ce1),
        .D(q10[17]),
        .Q(q1[5]),
        .R(1'b0));
  FDRE \q1_reg[18] 
       (.C(ap_clk),
        .CE(layer3_activations_ce1),
        .D(q10[18]),
        .Q(q1[6]),
        .R(1'b0));
  FDRE \q1_reg[19] 
       (.C(ap_clk),
        .CE(layer3_activations_ce1),
        .D(q10[19]),
        .Q(q1[7]),
        .R(1'b0));
  FDRE \q1_reg[20] 
       (.C(ap_clk),
        .CE(layer3_activations_ce1),
        .D(q10[20]),
        .Q(q1[8]),
        .R(1'b0));
  FDRE \q1_reg[21] 
       (.C(ap_clk),
        .CE(layer3_activations_ce1),
        .D(q10[21]),
        .Q(q1[9]),
        .R(1'b0));
  FDRE \q1_reg[22] 
       (.C(ap_clk),
        .CE(layer3_activations_ce1),
        .D(q10[22]),
        .Q(q1[10]),
        .R(1'b0));
  FDRE \q1_reg[23] 
       (.C(ap_clk),
        .CE(layer3_activations_ce1),
        .D(q10[23]),
        .Q(q1[11]),
        .R(1'b0));
  FDRE \q1_reg[24] 
       (.C(ap_clk),
        .CE(layer3_activations_ce1),
        .D(q10[24]),
        .Q(q1[12]),
        .R(1'b0));
  FDRE \q1_reg[25] 
       (.C(ap_clk),
        .CE(layer3_activations_ce1),
        .D(q10[25]),
        .Q(q1[13]),
        .R(1'b0));
  FDRE \q1_reg[26] 
       (.C(ap_clk),
        .CE(layer3_activations_ce1),
        .D(q10[26]),
        .Q(q1[14]),
        .R(1'b0));
  FDRE \q1_reg[27] 
       (.C(ap_clk),
        .CE(layer3_activations_ce1),
        .D(q10[27]),
        .Q(q1[15]),
        .R(1'b0));
  FDRE \q1_reg[28] 
       (.C(ap_clk),
        .CE(layer3_activations_ce1),
        .D(q10[28]),
        .Q(q1[16]),
        .R(1'b0));
  FDRE \q1_reg[29] 
       (.C(ap_clk),
        .CE(layer3_activations_ce1),
        .D(q10[29]),
        .Q(q1[17]),
        .R(1'b0));
  FDRE \q1_reg[30] 
       (.C(ap_clk),
        .CE(layer3_activations_ce1),
        .D(q10[30]),
        .Q(q1[18]),
        .R(1'b0));
  FDRE \q1_reg[8] 
       (.C(ap_clk),
        .CE(layer3_activations_ce1),
        .D(q10[8]),
        .Q(layer3_activations_q1[8]),
        .R(1'b0));
  FDRE \q1_reg[9] 
       (.C(ap_clk),
        .CE(layer3_activations_ce1),
        .D(q10[9]),
        .Q(layer3_activations_q1[9]),
        .R(1'b0));
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "feedforward/layer3_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_10_10
       (.A0(layer3_activations_address0[0]),
        .A1(layer3_activations_address0[1]),
        .A2(layer3_activations_address0[2]),
        .A3(layer3_activations_address0[3]),
        .A4(1'b0),
        .D(ram_reg_0_15_10_10_i_1__3_n_5),
        .DPO(q10[10]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[10]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_10_10_i_1__3
       (.I0(layer3_activations_q1[9]),
        .I1(Q),
        .I2(\q1_reg[12]_0 [1]),
        .O(ram_reg_0_15_10_10_i_1__3_n_5));
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "feedforward/layer3_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_11_11
       (.A0(layer3_activations_address0[0]),
        .A1(layer3_activations_address0[1]),
        .A2(layer3_activations_address0[2]),
        .A3(layer3_activations_address0[3]),
        .A4(1'b0),
        .D(ram_reg_0_15_11_11_i_1__3_n_5),
        .DPO(q10[11]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[11]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_11_11_i_1__3
       (.I0(layer3_activations_q1[10]),
        .I1(Q),
        .I2(\q1_reg[12]_0 [2]),
        .O(ram_reg_0_15_11_11_i_1__3_n_5));
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "feedforward/layer3_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_12_12
       (.A0(layer3_activations_address0[0]),
        .A1(layer3_activations_address0[1]),
        .A2(layer3_activations_address0[2]),
        .A3(layer3_activations_address0[3]),
        .A4(1'b0),
        .D(ram_reg_0_15_12_12_i_1__3_n_5),
        .DPO(q10[12]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[12]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_12_12_i_1__3
       (.I0(layer3_activations_q1[11]),
        .I1(Q),
        .I2(\q1_reg[12]_0 [3]),
        .O(ram_reg_0_15_12_12_i_1__3_n_5));
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "feedforward/layer3_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_13_13
       (.A0(layer3_activations_address0[0]),
        .A1(layer3_activations_address0[1]),
        .A2(layer3_activations_address0[2]),
        .A3(layer3_activations_address0[3]),
        .A4(1'b0),
        .D(d0[1]),
        .DPO(q10[13]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[13]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "feedforward/layer3_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_14_14
       (.A0(layer3_activations_address0[0]),
        .A1(layer3_activations_address0[1]),
        .A2(layer3_activations_address0[2]),
        .A3(layer3_activations_address0[3]),
        .A4(1'b0),
        .D(d0[2]),
        .DPO(q10[14]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[14]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "feedforward/layer3_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_15_15
       (.A0(layer3_activations_address0[0]),
        .A1(layer3_activations_address0[1]),
        .A2(layer3_activations_address0[2]),
        .A3(layer3_activations_address0[3]),
        .A4(1'b0),
        .D(d0[3]),
        .DPO(q10[15]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[15]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "feedforward/layer3_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_16_16
       (.A0(layer3_activations_address0[0]),
        .A1(layer3_activations_address0[1]),
        .A2(layer3_activations_address0[2]),
        .A3(layer3_activations_address0[3]),
        .A4(1'b0),
        .D(d0[4]),
        .DPO(q10[16]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[16]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "feedforward/layer3_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_17_17
       (.A0(layer3_activations_address0[0]),
        .A1(layer3_activations_address0[1]),
        .A2(layer3_activations_address0[2]),
        .A3(layer3_activations_address0[3]),
        .A4(1'b0),
        .D(d0[5]),
        .DPO(q10[17]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[17]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "feedforward/layer3_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_18_18
       (.A0(layer3_activations_address0[0]),
        .A1(layer3_activations_address0[1]),
        .A2(layer3_activations_address0[2]),
        .A3(layer3_activations_address0[3]),
        .A4(1'b0),
        .D(d0[6]),
        .DPO(q10[18]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[18]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "feedforward/layer3_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_19_19
       (.A0(layer3_activations_address0[0]),
        .A1(layer3_activations_address0[1]),
        .A2(layer3_activations_address0[2]),
        .A3(layer3_activations_address0[3]),
        .A4(1'b0),
        .D(d0[7]),
        .DPO(q10[19]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[19]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "feedforward/layer3_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_20_20
       (.A0(layer3_activations_address0[0]),
        .A1(layer3_activations_address0[1]),
        .A2(layer3_activations_address0[2]),
        .A3(layer3_activations_address0[3]),
        .A4(1'b0),
        .D(d0[8]),
        .DPO(q10[20]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[20]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "feedforward/layer3_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_21_21
       (.A0(layer3_activations_address0[0]),
        .A1(layer3_activations_address0[1]),
        .A2(layer3_activations_address0[2]),
        .A3(layer3_activations_address0[3]),
        .A4(1'b0),
        .D(d0[9]),
        .DPO(q10[21]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[21]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "feedforward/layer3_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_22_22
       (.A0(layer3_activations_address0[0]),
        .A1(layer3_activations_address0[1]),
        .A2(layer3_activations_address0[2]),
        .A3(layer3_activations_address0[3]),
        .A4(1'b0),
        .D(d0[10]),
        .DPO(q10[22]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[22]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "feedforward/layer3_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_23_23
       (.A0(layer3_activations_address0[0]),
        .A1(layer3_activations_address0[1]),
        .A2(layer3_activations_address0[2]),
        .A3(layer3_activations_address0[3]),
        .A4(1'b0),
        .D(d0[11]),
        .DPO(q10[23]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[23]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "feedforward/layer3_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_24_24
       (.A0(layer3_activations_address0[0]),
        .A1(layer3_activations_address0[1]),
        .A2(layer3_activations_address0[2]),
        .A3(layer3_activations_address0[3]),
        .A4(1'b0),
        .D(d0[12]),
        .DPO(q10[24]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[24]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "feedforward/layer3_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_25_25
       (.A0(layer3_activations_address0[0]),
        .A1(layer3_activations_address0[1]),
        .A2(layer3_activations_address0[2]),
        .A3(layer3_activations_address0[3]),
        .A4(1'b0),
        .D(d0[13]),
        .DPO(q10[25]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[25]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "feedforward/layer3_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_26_26
       (.A0(layer3_activations_address0[0]),
        .A1(layer3_activations_address0[1]),
        .A2(layer3_activations_address0[2]),
        .A3(layer3_activations_address0[3]),
        .A4(1'b0),
        .D(d0[14]),
        .DPO(q10[26]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[26]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "feedforward/layer3_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_27_27
       (.A0(layer3_activations_address0[0]),
        .A1(layer3_activations_address0[1]),
        .A2(layer3_activations_address0[2]),
        .A3(layer3_activations_address0[3]),
        .A4(1'b0),
        .D(d0[15]),
        .DPO(q10[27]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[27]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "feedforward/layer3_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_28_28
       (.A0(layer3_activations_address0[0]),
        .A1(layer3_activations_address0[1]),
        .A2(layer3_activations_address0[2]),
        .A3(layer3_activations_address0[3]),
        .A4(1'b0),
        .D(d0[16]),
        .DPO(q10[28]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[28]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "feedforward/layer3_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_29_29
       (.A0(layer3_activations_address0[0]),
        .A1(layer3_activations_address0[1]),
        .A2(layer3_activations_address0[2]),
        .A3(layer3_activations_address0[3]),
        .A4(1'b0),
        .D(ram_reg_0_15_29_29_i_1_n_5),
        .DPO(q10[29]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[29]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_29_29_i_1
       (.I0(Q),
        .I1(add_ln174_fu_87_p2[0]),
        .O(ram_reg_0_15_29_29_i_1_n_5));
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "feedforward/layer3_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_30_30
       (.A0(layer3_activations_address0[0]),
        .A1(layer3_activations_address0[1]),
        .A2(layer3_activations_address0[2]),
        .A3(layer3_activations_address0[3]),
        .A4(1'b0),
        .D(ram_reg_0_15_30_30_i_1_n_5),
        .DPO(q10[30]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[30]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_30_30_i_1
       (.I0(Q),
        .I1(add_ln174_fu_87_p2[1]),
        .O(ram_reg_0_15_30_30_i_1_n_5));
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "feedforward/layer3_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_31_31
       (.A0(layer3_activations_address0[0]),
        .A1(layer3_activations_address0[1]),
        .A2(layer3_activations_address0[2]),
        .A3(layer3_activations_address0[3]),
        .A4(1'b0),
        .D(ram_reg_0_15_31_31_i_1_n_5),
        .DPO(ram_reg_0_15_31_31_n_5),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[31]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_31_31_i_1
       (.I0(Q),
        .I1(add_ln174_fu_87_p2[2]),
        .O(ram_reg_0_15_31_31_i_1_n_5));
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "feedforward/layer3_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_8_8
       (.A0(layer3_activations_address0[0]),
        .A1(layer3_activations_address0[1]),
        .A2(layer3_activations_address0[2]),
        .A3(layer3_activations_address0[3]),
        .A4(1'b0),
        .D(d0[0]),
        .DPO(q10[8]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[8]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "feedforward/layer3_activations_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_9_9
       (.A0(layer3_activations_address0[0]),
        .A1(layer3_activations_address0[1]),
        .A2(layer3_activations_address0[2]),
        .A3(layer3_activations_address0[3]),
        .A4(1'b0),
        .D(ram_reg_0_15_9_9_i_1__3_n_5),
        .DPO(q10[9]),
        .DPRA0(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[0]),
        .DPRA1(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[1]),
        .DPRA2(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[2]),
        .DPRA3(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00[9]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_9_9_i_1__3
       (.I0(layer3_activations_q1[8]),
        .I1(Q),
        .I2(\q1_reg[12]_0 [0]),
        .O(ram_reg_0_15_9_9_i_1__3_n_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_matmul_xnor
   (grp_matmul_xnor_fu_5960_res_ce0,
    D,
    \ap_CS_fsm_reg[15] ,
    d0,
    \add_ln64_reg_1952_reg[6]_0 ,
    grp_matmul_xnor_fu_5960_res_address0,
    ap_rst_n_inv,
    ap_clk,
    grp_matmul_xnor_fu_5960_ap_start_reg,
    Q,
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653123_out,
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653125_out,
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65337_out,
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653107_out,
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6537_out,
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65333_out,
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65345_out,
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653105_out,
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65319_out,
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65341_out,
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65377_out,
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65327_out,
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65391_out,
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65383_out,
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65329_out,
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65379_out,
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65397_out,
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65343_out,
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65375_out,
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65315_out,
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65393_out,
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65389_out,
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65339_out,
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65323_out,
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65321_out,
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65371_out,
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653117_out,
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65351_out,
    add_ln64_35_fu_1453_p2,
    add_ln64_42_fu_1505_p2,
    \add_ln64_42_reg_1922_reg[0]_0 ,
    add_ln64_38_fu_1479_p2,
    \add_ln64_38_reg_1917_reg[0]_0 ,
    add_ln64_50_fu_1557_p2,
    \add_ln64_50_reg_1932_reg[0]_0 ,
    add_ln64_57_fu_1609_p2,
    \add_ln64_57_reg_1942_reg[0]_0 ,
    add_ln64_53_fu_1583_p2,
    \add_ln64_53_reg_1937_reg[0]_0 ,
    add_ln64_45_fu_1531_p2,
    \add_ln64_45_reg_1927_reg[0]_0 ,
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653121_out,
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65359_out,
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65325_out,
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65361_out,
    add_ln64_60_fu_1635_p2,
    \add_ln64_60_reg_1947_reg[0]_0 ,
    ap_rst_n);
  output grp_matmul_xnor_fu_5960_res_ce0;
  output [1:0]D;
  output \ap_CS_fsm_reg[15] ;
  output [0:0]d0;
  output [5:0]\add_ln64_reg_1952_reg[6]_0 ;
  output [3:0]grp_matmul_xnor_fu_5960_res_address0;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_matmul_xnor_fu_5960_ap_start_reg;
  input [2:0]Q;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653123_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653125_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65337_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653107_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6537_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65333_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65345_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653105_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65319_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65341_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65377_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65327_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65391_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65383_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65329_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65379_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65397_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65343_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65375_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65315_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65393_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65389_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65339_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65323_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65321_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65371_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653117_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65351_out;
  input [2:0]add_ln64_35_fu_1453_p2;
  input [1:0]add_ln64_42_fu_1505_p2;
  input \add_ln64_42_reg_1922_reg[0]_0 ;
  input [1:0]add_ln64_38_fu_1479_p2;
  input \add_ln64_38_reg_1917_reg[0]_0 ;
  input [1:0]add_ln64_50_fu_1557_p2;
  input \add_ln64_50_reg_1932_reg[0]_0 ;
  input [1:0]add_ln64_57_fu_1609_p2;
  input \add_ln64_57_reg_1942_reg[0]_0 ;
  input [1:0]add_ln64_53_fu_1583_p2;
  input \add_ln64_53_reg_1937_reg[0]_0 ;
  input [1:0]add_ln64_45_fu_1531_p2;
  input \add_ln64_45_reg_1927_reg[0]_0 ;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653121_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65359_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65325_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65361_out;
  input [1:0]add_ln64_60_fu_1635_p2;
  input \add_ln64_60_reg_1947_reg[0]_0 ;
  input ap_rst_n;

  wire [1:0]D;
  wire [2:0]Q;
  wire [3:0]add_ln61_fu_579_p2;
  wire [2:0]add_ln64_11_fu_1297_p2;
  wire [2:0]add_ln64_11_reg_1882;
  wire [2:0]add_ln64_14_fu_1323_p2;
  wire [2:0]add_ln64_14_reg_1887;
  wire [2:0]add_ln64_19_fu_1349_p2;
  wire [2:0]add_ln64_19_reg_1892;
  wire [2:0]add_ln64_22_fu_1375_p2;
  wire [2:0]add_ln64_22_reg_1897;
  wire [2:0]add_ln64_26_fu_1401_p2;
  wire [2:0]add_ln64_26_reg_1902;
  wire [2:0]add_ln64_29_fu_1427_p2;
  wire [2:0]add_ln64_29_reg_1907;
  wire [2:0]add_ln64_35_fu_1453_p2;
  wire [2:0]add_ln64_35_reg_1912;
  wire [1:0]add_ln64_38_fu_1479_p2;
  wire [2:0]add_ln64_38_reg_1917;
  wire \add_ln64_38_reg_1917_reg[0]_0 ;
  wire [1:0]add_ln64_42_fu_1505_p2;
  wire [2:0]add_ln64_42_reg_1922;
  wire \add_ln64_42_reg_1922_reg[0]_0 ;
  wire [1:0]add_ln64_45_fu_1531_p2;
  wire [2:0]add_ln64_45_reg_1927;
  wire \add_ln64_45_reg_1927_reg[0]_0 ;
  wire [2:0]add_ln64_4_fu_1245_p2;
  wire [2:0]add_ln64_4_reg_1872;
  wire [1:0]add_ln64_50_fu_1557_p2;
  wire [2:0]add_ln64_50_reg_1932;
  wire \add_ln64_50_reg_1932_reg[0]_0 ;
  wire [1:0]add_ln64_53_fu_1583_p2;
  wire [2:0]add_ln64_53_reg_1937;
  wire \add_ln64_53_reg_1937_reg[0]_0 ;
  wire [1:0]add_ln64_57_fu_1609_p2;
  wire [2:0]add_ln64_57_reg_1942;
  wire \add_ln64_57_reg_1942_reg[0]_0 ;
  wire [1:0]add_ln64_60_fu_1635_p2;
  wire [2:0]add_ln64_60_reg_1947;
  wire \add_ln64_60_reg_1947_reg[0]_0 ;
  wire [2:0]add_ln64_7_fu_1271_p2;
  wire [2:0]add_ln64_7_reg_1877;
  wire [6:0]add_ln64_fu_1834_p2;
  wire \add_ln64_reg_1952[3]_i_10_n_5 ;
  wire \add_ln64_reg_1952[3]_i_11_n_5 ;
  wire \add_ln64_reg_1952[3]_i_12_n_5 ;
  wire \add_ln64_reg_1952[3]_i_13_n_5 ;
  wire \add_ln64_reg_1952[3]_i_14_n_5 ;
  wire \add_ln64_reg_1952[3]_i_15_n_5 ;
  wire \add_ln64_reg_1952[3]_i_16_n_5 ;
  wire \add_ln64_reg_1952[3]_i_17_n_5 ;
  wire \add_ln64_reg_1952[3]_i_18_n_5 ;
  wire \add_ln64_reg_1952[3]_i_19_n_5 ;
  wire \add_ln64_reg_1952[3]_i_20_n_5 ;
  wire \add_ln64_reg_1952[3]_i_21_n_5 ;
  wire \add_ln64_reg_1952[3]_i_22_n_5 ;
  wire \add_ln64_reg_1952[3]_i_23_n_5 ;
  wire \add_ln64_reg_1952[3]_i_24_n_5 ;
  wire \add_ln64_reg_1952[3]_i_25_n_5 ;
  wire \add_ln64_reg_1952[3]_i_26_n_5 ;
  wire \add_ln64_reg_1952[3]_i_27_n_5 ;
  wire \add_ln64_reg_1952[3]_i_28_n_5 ;
  wire \add_ln64_reg_1952[3]_i_29_n_5 ;
  wire \add_ln64_reg_1952[3]_i_2_n_5 ;
  wire \add_ln64_reg_1952[3]_i_30_n_5 ;
  wire \add_ln64_reg_1952[3]_i_31_n_5 ;
  wire \add_ln64_reg_1952[3]_i_32_n_5 ;
  wire \add_ln64_reg_1952[3]_i_33_n_5 ;
  wire \add_ln64_reg_1952[3]_i_34_n_5 ;
  wire \add_ln64_reg_1952[3]_i_35_n_5 ;
  wire \add_ln64_reg_1952[3]_i_36_n_5 ;
  wire \add_ln64_reg_1952[3]_i_3_n_5 ;
  wire \add_ln64_reg_1952[3]_i_4_n_5 ;
  wire \add_ln64_reg_1952[3]_i_5_n_5 ;
  wire \add_ln64_reg_1952[3]_i_6_n_5 ;
  wire \add_ln64_reg_1952[3]_i_7_n_5 ;
  wire \add_ln64_reg_1952[3]_i_8_n_5 ;
  wire \add_ln64_reg_1952[3]_i_9_n_5 ;
  wire \add_ln64_reg_1952[6]_i_10_n_5 ;
  wire \add_ln64_reg_1952[6]_i_11_n_5 ;
  wire \add_ln64_reg_1952[6]_i_12_n_5 ;
  wire \add_ln64_reg_1952[6]_i_13_n_5 ;
  wire \add_ln64_reg_1952[6]_i_14_n_5 ;
  wire \add_ln64_reg_1952[6]_i_15_n_5 ;
  wire \add_ln64_reg_1952[6]_i_16_n_5 ;
  wire \add_ln64_reg_1952[6]_i_17_n_5 ;
  wire \add_ln64_reg_1952[6]_i_18_n_5 ;
  wire \add_ln64_reg_1952[6]_i_19_n_5 ;
  wire \add_ln64_reg_1952[6]_i_20_n_5 ;
  wire \add_ln64_reg_1952[6]_i_21_n_5 ;
  wire \add_ln64_reg_1952[6]_i_22_n_5 ;
  wire \add_ln64_reg_1952[6]_i_23_n_5 ;
  wire \add_ln64_reg_1952[6]_i_24_n_5 ;
  wire \add_ln64_reg_1952[6]_i_25_n_5 ;
  wire \add_ln64_reg_1952[6]_i_26_n_5 ;
  wire \add_ln64_reg_1952[6]_i_27_n_5 ;
  wire \add_ln64_reg_1952[6]_i_28_n_5 ;
  wire \add_ln64_reg_1952[6]_i_29_n_5 ;
  wire \add_ln64_reg_1952[6]_i_2_n_5 ;
  wire \add_ln64_reg_1952[6]_i_30_n_5 ;
  wire \add_ln64_reg_1952[6]_i_31_n_5 ;
  wire \add_ln64_reg_1952[6]_i_32_n_5 ;
  wire \add_ln64_reg_1952[6]_i_33_n_5 ;
  wire \add_ln64_reg_1952[6]_i_3_n_5 ;
  wire \add_ln64_reg_1952[6]_i_4_n_5 ;
  wire \add_ln64_reg_1952[6]_i_5_n_5 ;
  wire \add_ln64_reg_1952[6]_i_6_n_5 ;
  wire \add_ln64_reg_1952[6]_i_7_n_5 ;
  wire \add_ln64_reg_1952[6]_i_8_n_5 ;
  wire \add_ln64_reg_1952[6]_i_9_n_5 ;
  wire \add_ln64_reg_1952_reg[3]_i_1_n_5 ;
  wire \add_ln64_reg_1952_reg[3]_i_1_n_6 ;
  wire \add_ln64_reg_1952_reg[3]_i_1_n_7 ;
  wire \add_ln64_reg_1952_reg[3]_i_1_n_8 ;
  wire [5:0]\add_ln64_reg_1952_reg[6]_0 ;
  wire \add_ln64_reg_1952_reg[6]_i_1_n_8 ;
  wire \ap_CS_fsm_reg[15] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [3:0]ap_sig_allocacmp_x_1;
  wire [0:0]d0;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653105_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653107_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653117_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653121_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653123_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653125_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65315_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65319_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65321_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65323_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65325_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65327_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65329_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65333_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65337_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65339_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65341_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65343_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65345_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65351_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65359_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65361_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65371_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65375_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65377_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65379_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6537_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65383_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65389_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65391_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65393_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65397_out;
  wire grp_matmul_xnor_fu_5960_ap_ready;
  wire grp_matmul_xnor_fu_5960_ap_start_reg;
  wire [3:0]grp_matmul_xnor_fu_5960_res_address0;
  wire grp_matmul_xnor_fu_5960_res_ce0;
  wire [8:8]grp_matmul_xnor_fu_5960_res_d0;
  wire [3:0]x_1_reg_1863;
  wire x_fu_1640;
  wire \x_fu_164_reg_n_5_[0] ;
  wire \x_fu_164_reg_n_5_[1] ;
  wire \x_fu_164_reg_n_5_[2] ;
  wire \x_fu_164_reg_n_5_[3] ;
  wire [3:1]\NLW_add_ln64_reg_1952_reg[6]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln64_reg_1952_reg[6]_i_1_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln64_11_reg_1882[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65345_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65333_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6537_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653105_out),
        .O(add_ln64_11_fu_1297_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h7EE8)) 
    \add_ln64_11_reg_1882[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653105_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6537_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65345_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65333_out),
        .O(add_ln64_11_fu_1297_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln64_11_reg_1882[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6537_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65333_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65345_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653105_out),
        .O(add_ln64_11_fu_1297_p2[2]));
  FDRE \add_ln64_11_reg_1882_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln64_11_fu_1297_p2[0]),
        .Q(add_ln64_11_reg_1882[0]),
        .R(1'b0));
  FDRE \add_ln64_11_reg_1882_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln64_11_fu_1297_p2[1]),
        .Q(add_ln64_11_reg_1882[1]),
        .R(1'b0));
  FDRE \add_ln64_11_reg_1882_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln64_11_fu_1297_p2[2]),
        .Q(add_ln64_11_reg_1882[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln64_14_reg_1887[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653117_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65371_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65321_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65351_out),
        .O(add_ln64_14_fu_1323_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h7EE8)) 
    \add_ln64_14_reg_1887[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65351_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65321_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653117_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65371_out),
        .O(add_ln64_14_fu_1323_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln64_14_reg_1887[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65321_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65371_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653117_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65351_out),
        .O(add_ln64_14_fu_1323_p2[2]));
  FDRE \add_ln64_14_reg_1887_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln64_14_fu_1323_p2[0]),
        .Q(add_ln64_14_reg_1887[0]),
        .R(1'b0));
  FDRE \add_ln64_14_reg_1887_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln64_14_fu_1323_p2[1]),
        .Q(add_ln64_14_reg_1887[1]),
        .R(1'b0));
  FDRE \add_ln64_14_reg_1887_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln64_14_fu_1323_p2[2]),
        .Q(add_ln64_14_reg_1887[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln64_19_reg_1892[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65329_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65383_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65391_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65379_out),
        .O(add_ln64_19_fu_1349_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h7EE8)) 
    \add_ln64_19_reg_1892[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65379_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65391_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65329_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65383_out),
        .O(add_ln64_19_fu_1349_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln64_19_reg_1892[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65391_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65383_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65329_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65379_out),
        .O(add_ln64_19_fu_1349_p2[2]));
  FDRE \add_ln64_19_reg_1892_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln64_19_fu_1349_p2[0]),
        .Q(add_ln64_19_reg_1892[0]),
        .R(1'b0));
  FDRE \add_ln64_19_reg_1892_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln64_19_fu_1349_p2[1]),
        .Q(add_ln64_19_reg_1892[1]),
        .R(1'b0));
  FDRE \add_ln64_19_reg_1892_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln64_19_fu_1349_p2[2]),
        .Q(add_ln64_19_reg_1892[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln64_22_reg_1897[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65339_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65389_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65393_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65323_out),
        .O(add_ln64_22_fu_1375_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h7EE8)) 
    \add_ln64_22_reg_1897[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65323_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65393_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65339_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65389_out),
        .O(add_ln64_22_fu_1375_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln64_22_reg_1897[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65393_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65389_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65339_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65323_out),
        .O(add_ln64_22_fu_1375_p2[2]));
  FDRE \add_ln64_22_reg_1897_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln64_22_fu_1375_p2[0]),
        .Q(add_ln64_22_reg_1897[0]),
        .R(1'b0));
  FDRE \add_ln64_22_reg_1897_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln64_22_fu_1375_p2[1]),
        .Q(add_ln64_22_reg_1897[1]),
        .R(1'b0));
  FDRE \add_ln64_22_reg_1897_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln64_22_fu_1375_p2[2]),
        .Q(add_ln64_22_reg_1897[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln64_26_reg_1902[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65375_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65343_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65397_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65315_out),
        .O(add_ln64_26_fu_1401_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h7EE8)) 
    \add_ln64_26_reg_1902[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65315_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65397_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65375_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65343_out),
        .O(add_ln64_26_fu_1401_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln64_26_reg_1902[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65397_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65343_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65375_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65315_out),
        .O(add_ln64_26_fu_1401_p2[2]));
  FDRE \add_ln64_26_reg_1902_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln64_26_fu_1401_p2[0]),
        .Q(add_ln64_26_reg_1902[0]),
        .R(1'b0));
  FDRE \add_ln64_26_reg_1902_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln64_26_fu_1401_p2[1]),
        .Q(add_ln64_26_reg_1902[1]),
        .R(1'b0));
  FDRE \add_ln64_26_reg_1902_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln64_26_fu_1401_p2[2]),
        .Q(add_ln64_26_reg_1902[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln64_29_reg_1907[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65325_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65359_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653121_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65361_out),
        .O(add_ln64_29_fu_1427_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h7EE8)) 
    \add_ln64_29_reg_1907[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65361_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653121_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65325_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65359_out),
        .O(add_ln64_29_fu_1427_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln64_29_reg_1907[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653121_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65359_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65325_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65361_out),
        .O(add_ln64_29_fu_1427_p2[2]));
  FDRE \add_ln64_29_reg_1907_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln64_29_fu_1427_p2[0]),
        .Q(add_ln64_29_reg_1907[0]),
        .R(1'b0));
  FDRE \add_ln64_29_reg_1907_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln64_29_fu_1427_p2[1]),
        .Q(add_ln64_29_reg_1907[1]),
        .R(1'b0));
  FDRE \add_ln64_29_reg_1907_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln64_29_fu_1427_p2[2]),
        .Q(add_ln64_29_reg_1907[2]),
        .R(1'b0));
  FDRE \add_ln64_35_reg_1912_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln64_35_fu_1453_p2[0]),
        .Q(add_ln64_35_reg_1912[0]),
        .R(1'b0));
  FDRE \add_ln64_35_reg_1912_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln64_35_fu_1453_p2[1]),
        .Q(add_ln64_35_reg_1912[1]),
        .R(1'b0));
  FDRE \add_ln64_35_reg_1912_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln64_35_fu_1453_p2[2]),
        .Q(add_ln64_35_reg_1912[2]),
        .R(1'b0));
  FDRE \add_ln64_38_reg_1917_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln64_38_reg_1917_reg[0]_0 ),
        .Q(add_ln64_38_reg_1917[0]),
        .R(1'b0));
  FDRE \add_ln64_38_reg_1917_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln64_38_fu_1479_p2[0]),
        .Q(add_ln64_38_reg_1917[1]),
        .R(1'b0));
  FDRE \add_ln64_38_reg_1917_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln64_38_fu_1479_p2[1]),
        .Q(add_ln64_38_reg_1917[2]),
        .R(1'b0));
  FDRE \add_ln64_42_reg_1922_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln64_42_reg_1922_reg[0]_0 ),
        .Q(add_ln64_42_reg_1922[0]),
        .R(1'b0));
  FDRE \add_ln64_42_reg_1922_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln64_42_fu_1505_p2[0]),
        .Q(add_ln64_42_reg_1922[1]),
        .R(1'b0));
  FDRE \add_ln64_42_reg_1922_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln64_42_fu_1505_p2[1]),
        .Q(add_ln64_42_reg_1922[2]),
        .R(1'b0));
  FDRE \add_ln64_45_reg_1927_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln64_45_reg_1927_reg[0]_0 ),
        .Q(add_ln64_45_reg_1927[0]),
        .R(1'b0));
  FDRE \add_ln64_45_reg_1927_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln64_45_fu_1531_p2[0]),
        .Q(add_ln64_45_reg_1927[1]),
        .R(1'b0));
  FDRE \add_ln64_45_reg_1927_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln64_45_fu_1531_p2[1]),
        .Q(add_ln64_45_reg_1927[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln64_4_reg_1872[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65337_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653125_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653123_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653107_out),
        .O(add_ln64_4_fu_1245_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h7EE8)) 
    \add_ln64_4_reg_1872[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653107_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653123_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65337_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653125_out),
        .O(add_ln64_4_fu_1245_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln64_4_reg_1872[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653123_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653125_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65337_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653107_out),
        .O(add_ln64_4_fu_1245_p2[2]));
  FDRE \add_ln64_4_reg_1872_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln64_4_fu_1245_p2[0]),
        .Q(add_ln64_4_reg_1872[0]),
        .R(1'b0));
  FDRE \add_ln64_4_reg_1872_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln64_4_fu_1245_p2[1]),
        .Q(add_ln64_4_reg_1872[1]),
        .R(1'b0));
  FDRE \add_ln64_4_reg_1872_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln64_4_fu_1245_p2[2]),
        .Q(add_ln64_4_reg_1872[2]),
        .R(1'b0));
  FDRE \add_ln64_50_reg_1932_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln64_50_reg_1932_reg[0]_0 ),
        .Q(add_ln64_50_reg_1932[0]),
        .R(1'b0));
  FDRE \add_ln64_50_reg_1932_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln64_50_fu_1557_p2[0]),
        .Q(add_ln64_50_reg_1932[1]),
        .R(1'b0));
  FDRE \add_ln64_50_reg_1932_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln64_50_fu_1557_p2[1]),
        .Q(add_ln64_50_reg_1932[2]),
        .R(1'b0));
  FDRE \add_ln64_53_reg_1937_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln64_53_reg_1937_reg[0]_0 ),
        .Q(add_ln64_53_reg_1937[0]),
        .R(1'b0));
  FDRE \add_ln64_53_reg_1937_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln64_53_fu_1583_p2[0]),
        .Q(add_ln64_53_reg_1937[1]),
        .R(1'b0));
  FDRE \add_ln64_53_reg_1937_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln64_53_fu_1583_p2[1]),
        .Q(add_ln64_53_reg_1937[2]),
        .R(1'b0));
  FDRE \add_ln64_57_reg_1942_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln64_57_reg_1942_reg[0]_0 ),
        .Q(add_ln64_57_reg_1942[0]),
        .R(1'b0));
  FDRE \add_ln64_57_reg_1942_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln64_57_fu_1609_p2[0]),
        .Q(add_ln64_57_reg_1942[1]),
        .R(1'b0));
  FDRE \add_ln64_57_reg_1942_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln64_57_fu_1609_p2[1]),
        .Q(add_ln64_57_reg_1942[2]),
        .R(1'b0));
  FDRE \add_ln64_60_reg_1947_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln64_60_reg_1947_reg[0]_0 ),
        .Q(add_ln64_60_reg_1947[0]),
        .R(1'b0));
  FDRE \add_ln64_60_reg_1947_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln64_60_fu_1635_p2[0]),
        .Q(add_ln64_60_reg_1947[1]),
        .R(1'b0));
  FDRE \add_ln64_60_reg_1947_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln64_60_fu_1635_p2[1]),
        .Q(add_ln64_60_reg_1947[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln64_7_reg_1877[0]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65377_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65341_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65319_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65327_out),
        .O(add_ln64_7_fu_1271_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h7EE8)) 
    \add_ln64_7_reg_1877[1]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65327_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65319_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65377_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65341_out),
        .O(add_ln64_7_fu_1271_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln64_7_reg_1877[2]_i_1 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65319_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65341_out),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65377_out),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65327_out),
        .O(add_ln64_7_fu_1271_p2[2]));
  FDRE \add_ln64_7_reg_1877_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln64_7_fu_1271_p2[0]),
        .Q(add_ln64_7_reg_1877[0]),
        .R(1'b0));
  FDRE \add_ln64_7_reg_1877_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln64_7_fu_1271_p2[1]),
        .Q(add_ln64_7_reg_1877[1]),
        .R(1'b0));
  FDRE \add_ln64_7_reg_1877_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln64_7_fu_1271_p2[2]),
        .Q(add_ln64_7_reg_1877[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln64_reg_1952[3]_i_10 
       (.I0(\add_ln64_reg_1952[3]_i_26_n_5 ),
        .I1(\add_ln64_reg_1952[3]_i_27_n_5 ),
        .I2(\add_ln64_reg_1952[3]_i_28_n_5 ),
        .I3(\add_ln64_reg_1952[3]_i_29_n_5 ),
        .I4(\add_ln64_reg_1952[6]_i_16_n_5 ),
        .I5(\add_ln64_reg_1952[3]_i_30_n_5 ),
        .O(\add_ln64_reg_1952[3]_i_10_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'hFF969600)) 
    \add_ln64_reg_1952[3]_i_11 
       (.I0(add_ln64_50_reg_1932[1]),
        .I1(add_ln64_38_reg_1917[1]),
        .I2(add_ln64_57_reg_1942[1]),
        .I3(add_ln64_60_reg_1947[1]),
        .I4(\add_ln64_reg_1952[3]_i_31_n_5 ),
        .O(\add_ln64_reg_1952[3]_i_11_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'hFF969600)) 
    \add_ln64_reg_1952[3]_i_12 
       (.I0(add_ln64_11_reg_1882[1]),
        .I1(add_ln64_4_reg_1872[1]),
        .I2(add_ln64_7_reg_1877[1]),
        .I3(\add_ln64_reg_1952[3]_i_32_n_5 ),
        .I4(\add_ln64_reg_1952[3]_i_33_n_5 ),
        .O(\add_ln64_reg_1952[3]_i_12_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \add_ln64_reg_1952[3]_i_13 
       (.I0(add_ln64_50_reg_1932[2]),
        .I1(add_ln64_38_reg_1917[2]),
        .I2(add_ln64_57_reg_1942[2]),
        .I3(add_ln64_60_reg_1947[2]),
        .I4(\add_ln64_reg_1952[3]_i_34_n_5 ),
        .O(\add_ln64_reg_1952[3]_i_13_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \add_ln64_reg_1952[3]_i_14 
       (.I0(add_ln64_35_reg_1912[0]),
        .I1(add_ln64_14_reg_1887[0]),
        .I2(add_ln64_42_reg_1922[0]),
        .I3(\add_ln64_reg_1952[3]_i_35_n_5 ),
        .I4(\add_ln64_reg_1952[3]_i_36_n_5 ),
        .O(\add_ln64_reg_1952[3]_i_14_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \add_ln64_reg_1952[3]_i_15 
       (.I0(add_ln64_11_reg_1882[1]),
        .I1(add_ln64_4_reg_1872[1]),
        .I2(add_ln64_7_reg_1877[1]),
        .I3(\add_ln64_reg_1952[3]_i_32_n_5 ),
        .I4(\add_ln64_reg_1952[3]_i_33_n_5 ),
        .O(\add_ln64_reg_1952[3]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'h171717E817E8E8E8)) 
    \add_ln64_reg_1952[3]_i_16 
       (.I0(add_ln64_11_reg_1882[0]),
        .I1(add_ln64_4_reg_1872[0]),
        .I2(add_ln64_7_reg_1877[0]),
        .I3(add_ln64_26_reg_1902[0]),
        .I4(add_ln64_19_reg_1892[0]),
        .I5(add_ln64_22_reg_1897[0]),
        .O(\add_ln64_reg_1952[3]_i_16_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \add_ln64_reg_1952[3]_i_17 
       (.I0(add_ln64_35_reg_1912[0]),
        .I1(add_ln64_14_reg_1887[0]),
        .I2(add_ln64_42_reg_1922[0]),
        .I3(\add_ln64_reg_1952[3]_i_35_n_5 ),
        .I4(\add_ln64_reg_1952[3]_i_36_n_5 ),
        .O(\add_ln64_reg_1952[3]_i_17_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln64_reg_1952[3]_i_18 
       (.I0(add_ln64_29_reg_1907[0]),
        .I1(add_ln64_53_reg_1937[0]),
        .I2(add_ln64_45_reg_1927[0]),
        .O(\add_ln64_reg_1952[3]_i_18_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln64_reg_1952[3]_i_19 
       (.I0(\add_ln64_reg_1952[3]_i_12_n_5 ),
        .I1(\add_ln64_reg_1952[3]_i_13_n_5 ),
        .I2(\add_ln64_reg_1952[3]_i_14_n_5 ),
        .O(\add_ln64_reg_1952[3]_i_19_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln64_reg_1952[3]_i_2 
       (.I0(\add_ln64_reg_1952[6]_i_11_n_5 ),
        .I1(\add_ln64_reg_1952[6]_i_12_n_5 ),
        .I2(\add_ln64_reg_1952[6]_i_13_n_5 ),
        .O(\add_ln64_reg_1952[3]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'hFF969600)) 
    \add_ln64_reg_1952[3]_i_20 
       (.I0(add_ln64_50_reg_1932[0]),
        .I1(add_ln64_38_reg_1917[0]),
        .I2(add_ln64_57_reg_1942[0]),
        .I3(add_ln64_60_reg_1947[0]),
        .I4(\add_ln64_reg_1952[3]_i_18_n_5 ),
        .O(\add_ln64_reg_1952[3]_i_20_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \add_ln64_reg_1952[3]_i_21 
       (.I0(add_ln64_50_reg_1932[1]),
        .I1(add_ln64_38_reg_1917[1]),
        .I2(add_ln64_57_reg_1942[1]),
        .I3(add_ln64_60_reg_1947[1]),
        .I4(\add_ln64_reg_1952[3]_i_31_n_5 ),
        .O(\add_ln64_reg_1952[3]_i_21_n_5 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \add_ln64_reg_1952[3]_i_22 
       (.I0(add_ln64_11_reg_1882[0]),
        .I1(add_ln64_4_reg_1872[0]),
        .I2(add_ln64_7_reg_1877[0]),
        .I3(\add_ln64_reg_1952[3]_i_25_n_5 ),
        .I4(\add_ln64_reg_1952[3]_i_24_n_5 ),
        .O(\add_ln64_reg_1952[3]_i_22_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln64_reg_1952[3]_i_23 
       (.I0(\add_ln64_reg_1952[3]_i_15_n_5 ),
        .I1(\add_ln64_reg_1952[3]_i_16_n_5 ),
        .I2(\add_ln64_reg_1952[3]_i_17_n_5 ),
        .O(\add_ln64_reg_1952[3]_i_23_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln64_reg_1952[3]_i_24 
       (.I0(add_ln64_22_reg_1897[0]),
        .I1(add_ln64_19_reg_1892[0]),
        .I2(add_ln64_26_reg_1902[0]),
        .O(\add_ln64_reg_1952[3]_i_24_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln64_reg_1952[3]_i_25 
       (.I0(add_ln64_42_reg_1922[0]),
        .I1(add_ln64_14_reg_1887[0]),
        .I2(add_ln64_35_reg_1912[0]),
        .O(\add_ln64_reg_1952[3]_i_25_n_5 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln64_reg_1952[3]_i_26 
       (.I0(add_ln64_26_reg_1902[2]),
        .I1(add_ln64_19_reg_1892[2]),
        .I2(add_ln64_22_reg_1897[2]),
        .I3(add_ln64_35_reg_1912[2]),
        .I4(add_ln64_14_reg_1887[2]),
        .I5(add_ln64_42_reg_1922[2]),
        .O(\add_ln64_reg_1952[3]_i_26_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln64_reg_1952[3]_i_27 
       (.I0(add_ln64_7_reg_1877[2]),
        .I1(add_ln64_4_reg_1872[2]),
        .I2(add_ln64_11_reg_1882[2]),
        .O(\add_ln64_reg_1952[3]_i_27_n_5 ));
  LUT6 #(
    .INIT(64'hE8E8E800E8000000)) 
    \add_ln64_reg_1952[3]_i_28 
       (.I0(add_ln64_26_reg_1902[0]),
        .I1(add_ln64_19_reg_1892[0]),
        .I2(add_ln64_22_reg_1897[0]),
        .I3(add_ln64_11_reg_1882[0]),
        .I4(add_ln64_4_reg_1872[0]),
        .I5(add_ln64_7_reg_1877[0]),
        .O(\add_ln64_reg_1952[3]_i_28_n_5 ));
  LUT6 #(
    .INIT(64'h171717E817E8E8E8)) 
    \add_ln64_reg_1952[3]_i_29 
       (.I0(add_ln64_11_reg_1882[1]),
        .I1(add_ln64_4_reg_1872[1]),
        .I2(add_ln64_7_reg_1877[1]),
        .I3(add_ln64_26_reg_1902[1]),
        .I4(add_ln64_19_reg_1892[1]),
        .I5(add_ln64_22_reg_1897[1]),
        .O(\add_ln64_reg_1952[3]_i_29_n_5 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \add_ln64_reg_1952[3]_i_3 
       (.I0(\add_ln64_reg_1952[3]_i_10_n_5 ),
        .I1(\add_ln64_reg_1952[3]_i_11_n_5 ),
        .I2(\add_ln64_reg_1952[3]_i_12_n_5 ),
        .I3(\add_ln64_reg_1952[3]_i_13_n_5 ),
        .I4(\add_ln64_reg_1952[3]_i_14_n_5 ),
        .O(\add_ln64_reg_1952[3]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h171717E817E8E8E8)) 
    \add_ln64_reg_1952[3]_i_30 
       (.I0(add_ln64_50_reg_1932[1]),
        .I1(add_ln64_38_reg_1917[1]),
        .I2(add_ln64_57_reg_1942[1]),
        .I3(add_ln64_45_reg_1927[1]),
        .I4(add_ln64_53_reg_1937[1]),
        .I5(add_ln64_29_reg_1907[1]),
        .O(\add_ln64_reg_1952[3]_i_30_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln64_reg_1952[3]_i_31 
       (.I0(add_ln64_29_reg_1907[1]),
        .I1(add_ln64_53_reg_1937[1]),
        .I2(add_ln64_45_reg_1927[1]),
        .O(\add_ln64_reg_1952[3]_i_31_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln64_reg_1952[3]_i_32 
       (.I0(add_ln64_42_reg_1922[1]),
        .I1(add_ln64_14_reg_1887[1]),
        .I2(add_ln64_35_reg_1912[1]),
        .O(\add_ln64_reg_1952[3]_i_32_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln64_reg_1952[3]_i_33 
       (.I0(add_ln64_22_reg_1897[1]),
        .I1(add_ln64_19_reg_1892[1]),
        .I2(add_ln64_26_reg_1902[1]),
        .O(\add_ln64_reg_1952[3]_i_33_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln64_reg_1952[3]_i_34 
       (.I0(add_ln64_29_reg_1907[2]),
        .I1(add_ln64_53_reg_1937[2]),
        .I2(add_ln64_45_reg_1927[2]),
        .O(\add_ln64_reg_1952[3]_i_34_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln64_reg_1952[3]_i_35 
       (.I0(add_ln64_29_reg_1907[0]),
        .I1(add_ln64_53_reg_1937[0]),
        .I2(add_ln64_45_reg_1927[0]),
        .O(\add_ln64_reg_1952[3]_i_35_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln64_reg_1952[3]_i_36 
       (.I0(add_ln64_57_reg_1942[0]),
        .I1(add_ln64_38_reg_1917[0]),
        .I2(add_ln64_50_reg_1932[0]),
        .O(\add_ln64_reg_1952[3]_i_36_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln64_reg_1952[3]_i_4 
       (.I0(\add_ln64_reg_1952[3]_i_15_n_5 ),
        .I1(\add_ln64_reg_1952[3]_i_16_n_5 ),
        .I2(\add_ln64_reg_1952[3]_i_17_n_5 ),
        .O(\add_ln64_reg_1952[3]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \add_ln64_reg_1952[3]_i_5 
       (.I0(add_ln64_50_reg_1932[0]),
        .I1(add_ln64_38_reg_1917[0]),
        .I2(add_ln64_57_reg_1942[0]),
        .I3(add_ln64_60_reg_1947[0]),
        .I4(\add_ln64_reg_1952[3]_i_18_n_5 ),
        .O(\add_ln64_reg_1952[3]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln64_reg_1952[3]_i_6 
       (.I0(\add_ln64_reg_1952[6]_i_13_n_5 ),
        .I1(\add_ln64_reg_1952[6]_i_12_n_5 ),
        .I2(\add_ln64_reg_1952[6]_i_11_n_5 ),
        .I3(\add_ln64_reg_1952[3]_i_19_n_5 ),
        .I4(\add_ln64_reg_1952[3]_i_11_n_5 ),
        .I5(\add_ln64_reg_1952[3]_i_10_n_5 ),
        .O(\add_ln64_reg_1952[3]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \add_ln64_reg_1952[3]_i_7 
       (.I0(\add_ln64_reg_1952[3]_i_20_n_5 ),
        .I1(\add_ln64_reg_1952[3]_i_21_n_5 ),
        .I2(\add_ln64_reg_1952[3]_i_22_n_5 ),
        .I3(\add_ln64_reg_1952[3]_i_3_n_5 ),
        .I4(\add_ln64_reg_1952[3]_i_23_n_5 ),
        .O(\add_ln64_reg_1952[3]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln64_reg_1952[3]_i_8 
       (.I0(\add_ln64_reg_1952[3]_i_4_n_5 ),
        .I1(\add_ln64_reg_1952[3]_i_22_n_5 ),
        .I2(\add_ln64_reg_1952[3]_i_21_n_5 ),
        .I3(\add_ln64_reg_1952[3]_i_20_n_5 ),
        .O(\add_ln64_reg_1952[3]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln64_reg_1952[3]_i_9 
       (.I0(\add_ln64_reg_1952[3]_i_5_n_5 ),
        .I1(\add_ln64_reg_1952[3]_i_24_n_5 ),
        .I2(\add_ln64_reg_1952[3]_i_25_n_5 ),
        .I3(add_ln64_7_reg_1877[0]),
        .I4(add_ln64_4_reg_1872[0]),
        .I5(add_ln64_11_reg_1882[0]),
        .O(\add_ln64_reg_1952[3]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln64_reg_1952[6]_i_10 
       (.I0(\add_ln64_reg_1952[6]_i_22_n_5 ),
        .I1(\add_ln64_reg_1952[6]_i_25_n_5 ),
        .I2(\add_ln64_reg_1952[6]_i_26_n_5 ),
        .O(\add_ln64_reg_1952[6]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln64_reg_1952[6]_i_11 
       (.I0(\add_ln64_reg_1952[3]_i_14_n_5 ),
        .I1(\add_ln64_reg_1952[3]_i_13_n_5 ),
        .I2(\add_ln64_reg_1952[3]_i_12_n_5 ),
        .I3(\add_ln64_reg_1952[6]_i_22_n_5 ),
        .I4(\add_ln64_reg_1952[6]_i_23_n_5 ),
        .I5(\add_ln64_reg_1952[6]_i_24_n_5 ),
        .O(\add_ln64_reg_1952[6]_i_11_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln64_reg_1952[6]_i_12 
       (.I0(\add_ln64_reg_1952[6]_i_27_n_5 ),
        .I1(\add_ln64_reg_1952[6]_i_28_n_5 ),
        .I2(\add_ln64_reg_1952[6]_i_29_n_5 ),
        .O(\add_ln64_reg_1952[6]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hE8E8E800E8000000)) 
    \add_ln64_reg_1952[6]_i_13 
       (.I0(\add_ln64_reg_1952[3]_i_22_n_5 ),
        .I1(\add_ln64_reg_1952[3]_i_21_n_5 ),
        .I2(\add_ln64_reg_1952[3]_i_20_n_5 ),
        .I3(\add_ln64_reg_1952[3]_i_17_n_5 ),
        .I4(\add_ln64_reg_1952[3]_i_16_n_5 ),
        .I5(\add_ln64_reg_1952[3]_i_15_n_5 ),
        .O(\add_ln64_reg_1952[6]_i_13_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln64_reg_1952[6]_i_14 
       (.I0(add_ln64_57_reg_1942[1]),
        .I1(add_ln64_38_reg_1917[1]),
        .I2(add_ln64_50_reg_1932[1]),
        .O(\add_ln64_reg_1952[6]_i_14_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln64_reg_1952[6]_i_15 
       (.I0(add_ln64_29_reg_1907[1]),
        .I1(add_ln64_53_reg_1937[1]),
        .I2(add_ln64_45_reg_1927[1]),
        .O(\add_ln64_reg_1952[6]_i_15_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln64_reg_1952[6]_i_16 
       (.I0(add_ln64_42_reg_1922[1]),
        .I1(add_ln64_14_reg_1887[1]),
        .I2(add_ln64_35_reg_1912[1]),
        .O(\add_ln64_reg_1952[6]_i_16_n_5 ));
  LUT6 #(
    .INIT(64'h171717E817E8E8E8)) 
    \add_ln64_reg_1952[6]_i_17 
       (.I0(add_ln64_11_reg_1882[2]),
        .I1(add_ln64_4_reg_1872[2]),
        .I2(add_ln64_7_reg_1877[2]),
        .I3(add_ln64_26_reg_1902[2]),
        .I4(add_ln64_19_reg_1892[2]),
        .I5(add_ln64_22_reg_1897[2]),
        .O(\add_ln64_reg_1952[6]_i_17_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln64_reg_1952[6]_i_18 
       (.I0(add_ln64_42_reg_1922[2]),
        .I1(add_ln64_14_reg_1887[2]),
        .I2(add_ln64_35_reg_1912[2]),
        .O(\add_ln64_reg_1952[6]_i_18_n_5 ));
  LUT6 #(
    .INIT(64'h171717E817E8E8E8)) 
    \add_ln64_reg_1952[6]_i_19 
       (.I0(add_ln64_50_reg_1932[2]),
        .I1(add_ln64_38_reg_1917[2]),
        .I2(add_ln64_57_reg_1942[2]),
        .I3(add_ln64_45_reg_1927[2]),
        .I4(add_ln64_53_reg_1937[2]),
        .I5(add_ln64_29_reg_1907[2]),
        .O(\add_ln64_reg_1952[6]_i_19_n_5 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \add_ln64_reg_1952[6]_i_2 
       (.I0(\add_ln64_reg_1952[6]_i_6_n_5 ),
        .I1(\add_ln64_reg_1952[6]_i_7_n_5 ),
        .I2(\add_ln64_reg_1952[6]_i_8_n_5 ),
        .I3(\add_ln64_reg_1952[6]_i_9_n_5 ),
        .I4(\add_ln64_reg_1952[6]_i_10_n_5 ),
        .O(\add_ln64_reg_1952[6]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln64_reg_1952[6]_i_20 
       (.I0(add_ln64_29_reg_1907[2]),
        .I1(add_ln64_53_reg_1937[2]),
        .I2(add_ln64_45_reg_1927[2]),
        .O(\add_ln64_reg_1952[6]_i_20_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln64_reg_1952[6]_i_21 
       (.I0(add_ln64_57_reg_1942[2]),
        .I1(add_ln64_38_reg_1917[2]),
        .I2(add_ln64_50_reg_1932[2]),
        .O(\add_ln64_reg_1952[6]_i_21_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln64_reg_1952[6]_i_22 
       (.I0(\add_ln64_reg_1952[3]_i_28_n_5 ),
        .I1(\add_ln64_reg_1952[6]_i_30_n_5 ),
        .I2(add_ln64_7_reg_1877[1]),
        .I3(add_ln64_4_reg_1872[1]),
        .I4(add_ln64_11_reg_1882[1]),
        .O(\add_ln64_reg_1952[6]_i_22_n_5 ));
  LUT6 #(
    .INIT(64'h171717E817E8E8E8)) 
    \add_ln64_reg_1952[6]_i_23 
       (.I0(\add_ln64_reg_1952[3]_i_34_n_5 ),
        .I1(add_ln64_60_reg_1947[2]),
        .I2(\add_ln64_reg_1952[6]_i_31_n_5 ),
        .I3(\add_ln64_reg_1952[6]_i_32_n_5 ),
        .I4(\add_ln64_reg_1952[6]_i_33_n_5 ),
        .I5(\add_ln64_reg_1952[3]_i_27_n_5 ),
        .O(\add_ln64_reg_1952[6]_i_23_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln64_reg_1952[6]_i_24 
       (.I0(\add_ln64_reg_1952[6]_i_14_n_5 ),
        .I1(\add_ln64_reg_1952[6]_i_15_n_5 ),
        .I2(\add_ln64_reg_1952[6]_i_16_n_5 ),
        .I3(\add_ln64_reg_1952[6]_i_17_n_5 ),
        .I4(\add_ln64_reg_1952[6]_i_18_n_5 ),
        .I5(\add_ln64_reg_1952[6]_i_19_n_5 ),
        .O(\add_ln64_reg_1952[6]_i_24_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'hFF969600)) 
    \add_ln64_reg_1952[6]_i_25 
       (.I0(add_ln64_11_reg_1882[2]),
        .I1(add_ln64_4_reg_1872[2]),
        .I2(add_ln64_7_reg_1877[2]),
        .I3(\add_ln64_reg_1952[6]_i_33_n_5 ),
        .I4(\add_ln64_reg_1952[6]_i_32_n_5 ),
        .O(\add_ln64_reg_1952[6]_i_25_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'hFF969600)) 
    \add_ln64_reg_1952[6]_i_26 
       (.I0(add_ln64_50_reg_1932[2]),
        .I1(add_ln64_38_reg_1917[2]),
        .I2(add_ln64_57_reg_1942[2]),
        .I3(add_ln64_60_reg_1947[2]),
        .I4(\add_ln64_reg_1952[3]_i_34_n_5 ),
        .O(\add_ln64_reg_1952[6]_i_26_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \add_ln64_reg_1952[6]_i_27 
       (.I0(add_ln64_11_reg_1882[2]),
        .I1(add_ln64_4_reg_1872[2]),
        .I2(add_ln64_7_reg_1877[2]),
        .I3(\add_ln64_reg_1952[6]_i_33_n_5 ),
        .I4(\add_ln64_reg_1952[6]_i_32_n_5 ),
        .O(\add_ln64_reg_1952[6]_i_27_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'h99969666)) 
    \add_ln64_reg_1952[6]_i_28 
       (.I0(\add_ln64_reg_1952[3]_i_28_n_5 ),
        .I1(\add_ln64_reg_1952[6]_i_30_n_5 ),
        .I2(add_ln64_7_reg_1877[1]),
        .I3(add_ln64_4_reg_1872[1]),
        .I4(add_ln64_11_reg_1882[1]),
        .O(\add_ln64_reg_1952[6]_i_28_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \add_ln64_reg_1952[6]_i_29 
       (.I0(add_ln64_35_reg_1912[1]),
        .I1(add_ln64_14_reg_1887[1]),
        .I2(add_ln64_42_reg_1922[1]),
        .I3(\add_ln64_reg_1952[6]_i_15_n_5 ),
        .I4(\add_ln64_reg_1952[6]_i_14_n_5 ),
        .O(\add_ln64_reg_1952[6]_i_29_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln64_reg_1952[6]_i_3 
       (.I0(\add_ln64_reg_1952[6]_i_11_n_5 ),
        .I1(\add_ln64_reg_1952[6]_i_12_n_5 ),
        .I2(\add_ln64_reg_1952[6]_i_13_n_5 ),
        .O(\add_ln64_reg_1952[6]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln64_reg_1952[6]_i_30 
       (.I0(add_ln64_22_reg_1897[1]),
        .I1(add_ln64_19_reg_1892[1]),
        .I2(add_ln64_26_reg_1902[1]),
        .O(\add_ln64_reg_1952[6]_i_30_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln64_reg_1952[6]_i_31 
       (.I0(add_ln64_57_reg_1942[2]),
        .I1(add_ln64_38_reg_1917[2]),
        .I2(add_ln64_50_reg_1932[2]),
        .O(\add_ln64_reg_1952[6]_i_31_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln64_reg_1952[6]_i_32 
       (.I0(add_ln64_22_reg_1897[2]),
        .I1(add_ln64_19_reg_1892[2]),
        .I2(add_ln64_26_reg_1902[2]),
        .O(\add_ln64_reg_1952[6]_i_32_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln64_reg_1952[6]_i_33 
       (.I0(add_ln64_42_reg_1922[2]),
        .I1(add_ln64_14_reg_1887[2]),
        .I2(add_ln64_35_reg_1912[2]),
        .O(\add_ln64_reg_1952[6]_i_33_n_5 ));
  LUT5 #(
    .INIT(32'h177E7EE8)) 
    \add_ln64_reg_1952[6]_i_4 
       (.I0(\add_ln64_reg_1952[6]_i_10_n_5 ),
        .I1(\add_ln64_reg_1952[6]_i_9_n_5 ),
        .I2(\add_ln64_reg_1952[6]_i_8_n_5 ),
        .I3(\add_ln64_reg_1952[6]_i_7_n_5 ),
        .I4(\add_ln64_reg_1952[6]_i_6_n_5 ),
        .O(\add_ln64_reg_1952[6]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln64_reg_1952[6]_i_5 
       (.I0(\add_ln64_reg_1952[6]_i_6_n_5 ),
        .I1(\add_ln64_reg_1952[6]_i_7_n_5 ),
        .I2(\add_ln64_reg_1952[6]_i_8_n_5 ),
        .I3(\add_ln64_reg_1952[6]_i_3_n_5 ),
        .I4(\add_ln64_reg_1952[6]_i_10_n_5 ),
        .I5(\add_ln64_reg_1952[6]_i_9_n_5 ),
        .O(\add_ln64_reg_1952[6]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hE800FFE8FFE8E800)) 
    \add_ln64_reg_1952[6]_i_6 
       (.I0(\add_ln64_reg_1952[6]_i_14_n_5 ),
        .I1(\add_ln64_reg_1952[6]_i_15_n_5 ),
        .I2(\add_ln64_reg_1952[6]_i_16_n_5 ),
        .I3(\add_ln64_reg_1952[6]_i_17_n_5 ),
        .I4(\add_ln64_reg_1952[6]_i_18_n_5 ),
        .I5(\add_ln64_reg_1952[6]_i_19_n_5 ),
        .O(\add_ln64_reg_1952[6]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hE8E8E800E8000000)) 
    \add_ln64_reg_1952[6]_i_7 
       (.I0(add_ln64_26_reg_1902[2]),
        .I1(add_ln64_19_reg_1892[2]),
        .I2(add_ln64_22_reg_1897[2]),
        .I3(add_ln64_11_reg_1882[2]),
        .I4(add_ln64_4_reg_1872[2]),
        .I5(add_ln64_7_reg_1877[2]),
        .O(\add_ln64_reg_1952[6]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \add_ln64_reg_1952[6]_i_8 
       (.I0(add_ln64_35_reg_1912[2]),
        .I1(add_ln64_14_reg_1887[2]),
        .I2(add_ln64_42_reg_1922[2]),
        .I3(\add_ln64_reg_1952[6]_i_20_n_5 ),
        .I4(\add_ln64_reg_1952[6]_i_21_n_5 ),
        .O(\add_ln64_reg_1952[6]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hE8FFFFE800E8E800)) 
    \add_ln64_reg_1952[6]_i_9 
       (.I0(\add_ln64_reg_1952[3]_i_14_n_5 ),
        .I1(\add_ln64_reg_1952[3]_i_13_n_5 ),
        .I2(\add_ln64_reg_1952[3]_i_12_n_5 ),
        .I3(\add_ln64_reg_1952[6]_i_22_n_5 ),
        .I4(\add_ln64_reg_1952[6]_i_23_n_5 ),
        .I5(\add_ln64_reg_1952[6]_i_24_n_5 ),
        .O(\add_ln64_reg_1952[6]_i_9_n_5 ));
  FDRE \add_ln64_reg_1952_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln64_fu_1834_p2[0]),
        .Q(grp_matmul_xnor_fu_5960_res_d0),
        .R(1'b0));
  FDRE \add_ln64_reg_1952_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln64_fu_1834_p2[1]),
        .Q(\add_ln64_reg_1952_reg[6]_0 [0]),
        .R(1'b0));
  FDRE \add_ln64_reg_1952_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln64_fu_1834_p2[2]),
        .Q(\add_ln64_reg_1952_reg[6]_0 [1]),
        .R(1'b0));
  FDRE \add_ln64_reg_1952_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln64_fu_1834_p2[3]),
        .Q(\add_ln64_reg_1952_reg[6]_0 [2]),
        .R(1'b0));
  CARRY4 \add_ln64_reg_1952_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln64_reg_1952_reg[3]_i_1_n_5 ,\add_ln64_reg_1952_reg[3]_i_1_n_6 ,\add_ln64_reg_1952_reg[3]_i_1_n_7 ,\add_ln64_reg_1952_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln64_reg_1952[3]_i_2_n_5 ,\add_ln64_reg_1952[3]_i_3_n_5 ,\add_ln64_reg_1952[3]_i_4_n_5 ,\add_ln64_reg_1952[3]_i_5_n_5 }),
        .O(add_ln64_fu_1834_p2[3:0]),
        .S({\add_ln64_reg_1952[3]_i_6_n_5 ,\add_ln64_reg_1952[3]_i_7_n_5 ,\add_ln64_reg_1952[3]_i_8_n_5 ,\add_ln64_reg_1952[3]_i_9_n_5 }));
  FDRE \add_ln64_reg_1952_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln64_fu_1834_p2[4]),
        .Q(\add_ln64_reg_1952_reg[6]_0 [3]),
        .R(1'b0));
  FDRE \add_ln64_reg_1952_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln64_fu_1834_p2[5]),
        .Q(\add_ln64_reg_1952_reg[6]_0 [4]),
        .R(1'b0));
  FDRE \add_ln64_reg_1952_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln64_fu_1834_p2[6]),
        .Q(\add_ln64_reg_1952_reg[6]_0 [5]),
        .R(1'b0));
  CARRY4 \add_ln64_reg_1952_reg[6]_i_1 
       (.CI(\add_ln64_reg_1952_reg[3]_i_1_n_5 ),
        .CO({\NLW_add_ln64_reg_1952_reg[6]_i_1_CO_UNCONNECTED [3],add_ln64_fu_1834_p2[6],\NLW_add_ln64_reg_1952_reg[6]_i_1_CO_UNCONNECTED [1],\add_ln64_reg_1952_reg[6]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\add_ln64_reg_1952[6]_i_2_n_5 ,\add_ln64_reg_1952[6]_i_3_n_5 }),
        .O({\NLW_add_ln64_reg_1952_reg[6]_i_1_O_UNCONNECTED [3:2],add_ln64_fu_1834_p2[5:4]}),
        .S({1'b0,1'b1,\add_ln64_reg_1952[6]_i_4_n_5 ,\add_ln64_reg_1952[6]_i_5_n_5 }));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_fu_1640),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1),
        .Q(grp_matmul_xnor_fu_5960_res_ce0),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_matmul_xnor_fu_5960_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q[1:0]),
        .add_ln61_fu_579_p2(add_ln61_fu_579_p2),
        .\ap_CS_fsm_reg[15] (\ap_CS_fsm_reg[15] ),
        .ap_clk(ap_clk),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sig_allocacmp_x_1(ap_sig_allocacmp_x_1),
        .grp_matmul_xnor_fu_5960_ap_ready(grp_matmul_xnor_fu_5960_ap_ready),
        .grp_matmul_xnor_fu_5960_ap_start_reg(grp_matmul_xnor_fu_5960_ap_start_reg),
        .\x_1_reg_1863_reg[0] (\x_fu_164_reg_n_5_[0] ),
        .\x_1_reg_1863_reg[1] (\x_fu_164_reg_n_5_[1] ),
        .\x_1_reg_1863_reg[2] (\x_fu_164_reg_n_5_[2] ),
        .\x_1_reg_1863_reg[3] (\x_fu_164_reg_n_5_[3] ),
        .x_fu_1640(x_fu_1640));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_15_8_8_i_1__3
       (.I0(grp_matmul_xnor_fu_5960_res_d0),
        .I1(Q[2]),
        .O(d0));
  FDRE \x_1_reg_1863_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_1_reg_1863[0]),
        .Q(grp_matmul_xnor_fu_5960_res_address0[0]),
        .R(1'b0));
  FDRE \x_1_reg_1863_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_1_reg_1863[1]),
        .Q(grp_matmul_xnor_fu_5960_res_address0[1]),
        .R(1'b0));
  FDRE \x_1_reg_1863_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_1_reg_1863[2]),
        .Q(grp_matmul_xnor_fu_5960_res_address0[2]),
        .R(1'b0));
  FDRE \x_1_reg_1863_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_1_reg_1863[3]),
        .Q(grp_matmul_xnor_fu_5960_res_address0[3]),
        .R(1'b0));
  FDRE \x_1_reg_1863_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_x_1[0]),
        .Q(x_1_reg_1863[0]),
        .R(1'b0));
  FDRE \x_1_reg_1863_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_x_1[1]),
        .Q(x_1_reg_1863[1]),
        .R(1'b0));
  FDRE \x_1_reg_1863_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_x_1[2]),
        .Q(x_1_reg_1863[2]),
        .R(1'b0));
  FDRE \x_1_reg_1863_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_x_1[3]),
        .Q(x_1_reg_1863[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_164_reg[0] 
       (.C(ap_clk),
        .CE(x_fu_1640),
        .D(add_ln61_fu_579_p2[0]),
        .Q(\x_fu_164_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_164_reg[1] 
       (.C(ap_clk),
        .CE(x_fu_1640),
        .D(add_ln61_fu_579_p2[1]),
        .Q(\x_fu_164_reg_n_5_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_164_reg[2] 
       (.C(ap_clk),
        .CE(x_fu_1640),
        .D(add_ln61_fu_579_p2[2]),
        .Q(\x_fu_164_reg_n_5_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_164_reg[3] 
       (.C(ap_clk),
        .CE(x_fu_1640),
        .D(add_ln61_fu_579_p2[3]),
        .Q(\x_fu_164_reg_n_5_[3] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_matmul_xnor_1
   (grp_matmul_xnor_1_fu_4814_res_0_ce0,
    ADDRARDADDR,
    \select_ln61_reg_17602_reg[9]_0 ,
    DI,
    \select_ln61_reg_17602_reg[3]_0 ,
    \select_ln61_reg_17602_reg[8]_0 ,
    grp_matmul_xnor_1_fu_4814_res_0_d0,
    WEA,
    ap_enable_reg_pp0_iter2_reg_0,
    D,
    \ap_CS_fsm_reg[3] ,
    \lshr_ln_reg_17626_pp0_iter3_reg_reg[5]_0 ,
    \select_ln61_reg_17602_reg[1]_rep_0 ,
    \select_ln61_reg_17602_reg[1]_rep__0_0 ,
    \select_ln61_reg_17602_reg[1]_rep__1_0 ,
    \select_ln61_reg_17602_reg[0]_rep_0 ,
    \select_ln61_reg_17602_reg[0]_rep__0_0 ,
    \select_ln61_reg_17602_reg[0]_rep__1_0 ,
    ap_rst_n_inv,
    ap_clk,
    dout_tmp,
    grp_matmul_xnor_1_fu_4814_ap_start_reg,
    ram_reg,
    Q);
  output grp_matmul_xnor_1_fu_4814_res_0_ce0;
  output [2:0]ADDRARDADDR;
  output \select_ln61_reg_17602_reg[9]_0 ;
  output [2:0]DI;
  output \select_ln61_reg_17602_reg[3]_0 ;
  output [1:0]\select_ln61_reg_17602_reg[8]_0 ;
  output [9:0]grp_matmul_xnor_1_fu_4814_res_0_d0;
  output [0:0]WEA;
  output [0:0]ap_enable_reg_pp0_iter2_reg_0;
  output [1:0]D;
  output \ap_CS_fsm_reg[3] ;
  output [5:0]\lshr_ln_reg_17626_pp0_iter3_reg_reg[5]_0 ;
  output \select_ln61_reg_17602_reg[1]_rep_0 ;
  output \select_ln61_reg_17602_reg[1]_rep__0_0 ;
  output \select_ln61_reg_17602_reg[1]_rep__1_0 ;
  output \select_ln61_reg_17602_reg[0]_rep_0 ;
  output \select_ln61_reg_17602_reg[0]_rep__0_0 ;
  output \select_ln61_reg_17602_reg[0]_rep__1_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]dout_tmp;
  input grp_matmul_xnor_1_fu_4814_ap_start_reg;
  input ram_reg;
  input [2:0]Q;

  wire [2:0]ADDRARDADDR;
  wire [1:0]D;
  wire [2:0]DI;
  wire [2:0]Q;
  wire [0:0]WEA;
  wire [8:8]a_reg_17616;
  wire [16:0]add_ln61_fu_7975_p2;
  wire [9:0]add_ln63_fu_8003_p2;
  wire add_ln64_reg_17621_reg_i_1_n_7;
  wire add_ln64_reg_17621_reg_i_1_n_8;
  wire add_ln64_reg_17621_reg_i_2_n_5;
  wire add_ln64_reg_17621_reg_i_2_n_6;
  wire add_ln64_reg_17621_reg_i_2_n_7;
  wire add_ln64_reg_17621_reg_i_2_n_8;
  wire add_ln64_reg_17621_reg_i_3_n_5;
  wire add_ln64_reg_17621_reg_i_4_n_5;
  wire add_ln64_reg_17621_reg_i_5_n_5;
  wire add_ln64_reg_17621_reg_i_6_n_5;
  wire add_ln64_reg_17621_reg_i_7_n_5;
  wire add_ln64_reg_17621_reg_i_8_n_5;
  wire add_ln64_reg_17621_reg_n_12;
  wire add_ln64_reg_17621_reg_n_13;
  wire add_ln64_reg_17621_reg_n_14;
  wire add_ln64_reg_17621_reg_n_15;
  wire add_ln64_reg_17621_reg_n_16;
  wire add_ln64_reg_17621_reg_n_17;
  wire add_ln64_reg_17621_reg_n_18;
  wire add_ln64_reg_17621_reg_n_19;
  wire add_ln64_reg_17621_reg_n_20;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire [0:0]ap_enable_reg_pp0_iter2_reg_0;
  wire ap_enable_reg_pp0_iter3;
  wire ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire ap_loop_init;
  wire ap_rst_n_inv;
  wire \cnt_fu_3200[11]_i_2_n_5 ;
  wire \cnt_fu_3200[11]_i_3_n_5 ;
  wire \cnt_fu_3200[11]_i_4_n_5 ;
  wire \cnt_fu_3200[11]_i_5_n_5 ;
  wire \cnt_fu_3200[15]_i_2_n_5 ;
  wire \cnt_fu_3200[15]_i_3_n_5 ;
  wire \cnt_fu_3200[15]_i_4_n_5 ;
  wire \cnt_fu_3200[8]_i_2_n_5 ;
  wire \cnt_fu_3200[8]_i_3_n_5 ;
  wire \cnt_fu_3200[8]_i_4_n_5 ;
  wire [17:8]cnt_fu_3200_reg;
  wire \cnt_fu_3200_reg[11]_i_1_n_10 ;
  wire \cnt_fu_3200_reg[11]_i_1_n_11 ;
  wire \cnt_fu_3200_reg[11]_i_1_n_12 ;
  wire \cnt_fu_3200_reg[11]_i_1_n_5 ;
  wire \cnt_fu_3200_reg[11]_i_1_n_6 ;
  wire \cnt_fu_3200_reg[11]_i_1_n_7 ;
  wire \cnt_fu_3200_reg[11]_i_1_n_8 ;
  wire \cnt_fu_3200_reg[11]_i_1_n_9 ;
  wire \cnt_fu_3200_reg[15]_i_1_n_10 ;
  wire \cnt_fu_3200_reg[15]_i_1_n_11 ;
  wire \cnt_fu_3200_reg[15]_i_1_n_12 ;
  wire \cnt_fu_3200_reg[15]_i_1_n_7 ;
  wire \cnt_fu_3200_reg[15]_i_1_n_8 ;
  wire \cnt_fu_3200_reg[8]_i_1_n_10 ;
  wire \cnt_fu_3200_reg[8]_i_1_n_11 ;
  wire \cnt_fu_3200_reg[8]_i_1_n_5 ;
  wire \cnt_fu_3200_reg[8]_i_1_n_6 ;
  wire \cnt_fu_3200_reg[8]_i_1_n_7 ;
  wire \cnt_fu_3200_reg[8]_i_1_n_8 ;
  wire \cnt_fu_3200_reg[8]_i_1_n_9 ;
  wire [0:0]dout_tmp;
  wire grp_matmul_xnor_1_fu_4814_ap_ready;
  wire grp_matmul_xnor_1_fu_4814_ap_start_reg;
  wire grp_matmul_xnor_1_fu_4814_ap_start_reg_i_3_n_5;
  wire grp_matmul_xnor_1_fu_4814_ap_start_reg_i_4_n_5;
  wire grp_matmul_xnor_1_fu_4814_res_0_ce0;
  wire [9:0]grp_matmul_xnor_1_fu_4814_res_0_d0;
  wire icmp_ln21_fu_13596_p2__0;
  wire icmp_ln21_fu_13596_p2_i_1_n_5;
  wire icmp_ln21_fu_13596_p2_i_2_n_5;
  wire icmp_ln21_fu_13596_p2_i_3_n_5;
  wire icmp_ln21_fu_13596_p2_n_7;
  wire icmp_ln21_fu_13596_p2_n_8;
  wire icmp_ln63_2_fu_8009_p2;
  wire \icmp_ln63_2_reg_17608_pp0_iter2_reg_reg[0]_srl2_i_2_n_5 ;
  wire \icmp_ln63_2_reg_17608_pp0_iter2_reg_reg[0]_srl2_n_5 ;
  wire icmp_ln63_2_reg_17608_pp0_iter3_reg;
  wire icmp_ln63_fu_7989_p2;
  wire icmp_ln63_reg_17596;
  wire icmp_ln63_reg_17596_pp0_iter2_reg;
  wire icmp_ln63_reg_17596_pp0_iter3_reg;
  wire indvar_flatten_fu_32120;
  wire \indvar_flatten_fu_3212[16]_i_8_n_5 ;
  wire \indvar_flatten_fu_3212[16]_i_9_n_5 ;
  wire \indvar_flatten_fu_3212_reg_n_5_[0] ;
  wire \indvar_flatten_fu_3212_reg_n_5_[10] ;
  wire \indvar_flatten_fu_3212_reg_n_5_[11] ;
  wire \indvar_flatten_fu_3212_reg_n_5_[12] ;
  wire \indvar_flatten_fu_3212_reg_n_5_[13] ;
  wire \indvar_flatten_fu_3212_reg_n_5_[14] ;
  wire \indvar_flatten_fu_3212_reg_n_5_[15] ;
  wire \indvar_flatten_fu_3212_reg_n_5_[16] ;
  wire \indvar_flatten_fu_3212_reg_n_5_[1] ;
  wire \indvar_flatten_fu_3212_reg_n_5_[2] ;
  wire \indvar_flatten_fu_3212_reg_n_5_[3] ;
  wire \indvar_flatten_fu_3212_reg_n_5_[4] ;
  wire \indvar_flatten_fu_3212_reg_n_5_[5] ;
  wire \indvar_flatten_fu_3212_reg_n_5_[6] ;
  wire \indvar_flatten_fu_3212_reg_n_5_[7] ;
  wire \indvar_flatten_fu_3212_reg_n_5_[8] ;
  wire \indvar_flatten_fu_3212_reg_n_5_[9] ;
  wire [5:0]lshr_ln_reg_17626;
  wire \lshr_ln_reg_17626[5]_i_2_n_5 ;
  wire [5:0]\lshr_ln_reg_17626_pp0_iter3_reg_reg[5]_0 ;
  wire [5:0]p_0_in;
  wire ram_reg;
  wire ram_reg_i_53_n_7;
  wire ram_reg_i_53_n_8;
  wire ram_reg_i_55_n_5;
  wire ram_reg_i_55_n_6;
  wire ram_reg_i_55_n_7;
  wire ram_reg_i_55_n_8;
  wire ram_reg_i_56_n_5;
  wire ram_reg_i_56_n_6;
  wire ram_reg_i_56_n_7;
  wire ram_reg_i_56_n_8;
  wire ram_reg_i_84_n_5;
  wire [9:3]sel;
  wire [17:9]select_ln61_3_fu_13604_p3;
  wire [9:0]select_ln61_fu_7995_p3;
  wire \select_ln61_reg_17602[0]_rep_i_1__0_n_5 ;
  wire \select_ln61_reg_17602[0]_rep_i_1__1_n_5 ;
  wire \select_ln61_reg_17602[0]_rep_i_1_n_5 ;
  wire \select_ln61_reg_17602[1]_rep_i_1__0_n_5 ;
  wire \select_ln61_reg_17602[1]_rep_i_1__1_n_5 ;
  wire \select_ln61_reg_17602[1]_rep_i_1_n_5 ;
  wire \select_ln61_reg_17602_reg[0]_rep_0 ;
  wire \select_ln61_reg_17602_reg[0]_rep__0_0 ;
  wire \select_ln61_reg_17602_reg[0]_rep__1_0 ;
  wire \select_ln61_reg_17602_reg[1]_rep_0 ;
  wire \select_ln61_reg_17602_reg[1]_rep__0_0 ;
  wire \select_ln61_reg_17602_reg[1]_rep__1_0 ;
  wire \select_ln61_reg_17602_reg[3]_0 ;
  wire [1:0]\select_ln61_reg_17602_reg[8]_0 ;
  wire \select_ln61_reg_17602_reg[9]_0 ;
  wire trunc_ln61_reg_17612;
  wire \trunc_ln61_reg_17612[0]_i_1_n_5 ;
  wire trunc_ln61_reg_17612_pp0_iter3_reg;
  wire [6:0]x_fu_3208_reg;
  wire \y_fu_3204[0]_i_2_n_5 ;
  wire \y_fu_3204[4]_i_2_n_5 ;
  wire \y_fu_3204[6]_i_2_n_5 ;
  wire \y_fu_3204[7]_i_2_n_5 ;
  wire \y_fu_3204[9]_i_3_n_5 ;
  wire \y_fu_3204[9]_i_4_n_5 ;
  wire \y_fu_3204_reg_n_5_[0] ;
  wire \y_fu_3204_reg_n_5_[1] ;
  wire \y_fu_3204_reg_n_5_[2] ;
  wire \y_fu_3204_reg_n_5_[3] ;
  wire \y_fu_3204_reg_n_5_[4] ;
  wire \y_fu_3204_reg_n_5_[5] ;
  wire \y_fu_3204_reg_n_5_[8] ;
  wire \y_fu_3204_reg_n_5_[9] ;
  wire [8:8]zext_ln64_fu_13618_p1;
  wire [15:9]NLW_add_ln64_reg_17621_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_add_ln64_reg_17621_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_add_ln64_reg_17621_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_add_ln64_reg_17621_reg_DOPBDOP_UNCONNECTED;
  wire [3:2]NLW_add_ln64_reg_17621_reg_i_1_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln64_reg_17621_reg_i_1_O_UNCONNECTED;
  wire [3:2]\NLW_cnt_fu_3200_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_cnt_fu_3200_reg[15]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_cnt_fu_3200_reg[8]_i_1_O_UNCONNECTED ;
  wire [3:3]NLW_icmp_ln21_fu_13596_p2_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln21_fu_13596_p2_O_UNCONNECTED;
  wire [3:2]NLW_ram_reg_i_53_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_i_53_O_UNCONNECTED;
  wire [0:0]NLW_ram_reg_i_56_O_UNCONNECTED;

  FDRE \a_reg_17616_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_tmp),
        .Q(a_reg_17616),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "9216" *) 
  (* RTL_RAM_NAME = "feedforward_matmul_xnor_1/add_ln64_reg_17621_reg" *) 
  (* RTL_RAM_STYLE = "NONE" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0100010001000000000001000000010001000000000000000100000001000000),
    .INIT_01(256'h0100000000000100010000000000010001000000000001000100000000000100),
    .INIT_02(256'h0000010001000100000001000000000000000000010000000100000000000000),
    .INIT_03(256'h0000000000000000010001000100000000000100010001000000010000000000),
    .INIT_04(256'h0000000000000000000001000000010001000000010001000000000001000100),
    .INIT_05(256'h0100000001000100010001000000000000000100010000000000010000000000),
    .INIT_06(256'h0000000001000100000001000000000001000000000000000000000001000100),
    .INIT_07(256'h0100010000000100010000000100010001000000010000000000010000000000),
    .INIT_08(256'h0100010000000000000000000000000000000000000001000100000001000000),
    .INIT_09(256'h0000000000000000000000000100000001000100010001000100000000000000),
    .INIT_0A(256'h0100010001000000000001000000000001000100010001000000000001000000),
    .INIT_0B(256'h0100000000000000000001000100000000000100010000000100010001000100),
    .INIT_0C(256'h0000010001000100010001000000010000000000000000000100010000000100),
    .INIT_0D(256'h0000000001000100010000000100000000000000010001000100010001000100),
    .INIT_0E(256'h0100000001000100000001000100010001000100010001000100010001000000),
    .INIT_0F(256'h0100000000000100000000000000000000000000000001000000010001000000),
    .INIT_10(256'h0000010000000100000000000000000000000000010001000100000001000100),
    .INIT_11(256'h0100010001000000000000000100000001000000000001000000000000000100),
    .INIT_12(256'h0000000001000000010000000100000000000000000000000000000001000100),
    .INIT_13(256'h0000010001000100010001000000010000000100000000000000000001000000),
    .INIT_14(256'h0000010000000000000001000100000000000100000001000000000000000000),
    .INIT_15(256'h0000000000000000000000000100010001000100010000000000000001000100),
    .INIT_16(256'h0000010001000000010000000000000000000100010001000100000000000000),
    .INIT_17(256'h0100010001000000000000000000000000000100010001000100010001000100),
    .INIT_18(256'h0100010000000000010000000000000000000000000001000000000001000100),
    .INIT_19(256'h0000010000000100010001000100000000000000000001000100010001000100),
    .INIT_1A(256'h0100010001000100010000000000000000000000010000000000000000000100),
    .INIT_1B(256'h0000000000000100010001000100010000000000010001000100000001000100),
    .INIT_1C(256'h0000000001000100010001000100010001000000010000000000010000000100),
    .INIT_1D(256'h0000010000000100010001000000010001000100010000000100010001000100),
    .INIT_1E(256'h0100010001000100010001000000010001000100010001000000000001000100),
    .INIT_1F(256'h0000000000000100000000000000010000000000010000000100010001000100),
    .INIT_20(256'h0000010001000100010001000100000000000000000001000100010001000100),
    .INIT_21(256'h0100000000000000000001000000010001000100000001000100000000000000),
    .INIT_22(256'h0000000000000000000001000100010001000000000000000000000000000100),
    .INIT_23(256'h0000000000000000000000000000000000000100010000000000010000000000),
    .INIT_24(256'h0100000001000000000000000000010000000100000001000100000000000000),
    .INIT_25(256'h0100010001000100010001000000010001000000000000000000000000000100),
    .INIT_26(256'h0100010000000100000001000000010000000000000001000100000000000100),
    .INIT_27(256'h0100010001000100010001000100010000000000010001000100000000000000),
    .INIT_28(256'h0000000000000100010000000000010001000100000001000000010000000100),
    .INIT_29(256'h0100010000000000000001000000010001000100000001000000000000000000),
    .INIT_2A(256'h0000010001000000010000000100000001000000010000000100000001000100),
    .INIT_2B(256'h0000000000000100000001000100010000000100000001000100000001000100),
    .INIT_2C(256'h0100000001000000010001000100010001000000000001000000010001000100),
    .INIT_2D(256'h0100010000000000000000000000000000000000010000000000010000000100),
    .INIT_2E(256'h0000000000000100000001000000010001000100000001000100000000000000),
    .INIT_2F(256'h0000010000000100000000000000000000000000000001000000000000000000),
    .INIT_30(256'h0000010000000100000001000100000001000000000000000100000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    add_ln64_reg_17621_reg
       (.ADDRARDADDR({sel,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_add_ln64_reg_17621_reg_DOADO_UNCONNECTED[15:9],add_ln64_reg_17621_reg_n_12,add_ln64_reg_17621_reg_n_13,add_ln64_reg_17621_reg_n_14,add_ln64_reg_17621_reg_n_15,add_ln64_reg_17621_reg_n_16,add_ln64_reg_17621_reg_n_17,add_ln64_reg_17621_reg_n_18,add_ln64_reg_17621_reg_n_19,add_ln64_reg_17621_reg_n_20}),
        .DOBDO(NLW_add_ln64_reg_17621_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_add_ln64_reg_17621_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_add_ln64_reg_17621_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln64_reg_17621_reg_i_1
       (.CI(add_ln64_reg_17621_reg_i_2_n_5),
        .CO({NLW_add_ln64_reg_17621_reg_i_1_CO_UNCONNECTED[3:2],add_ln64_reg_17621_reg_i_1_n_7,add_ln64_reg_17621_reg_i_1_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\select_ln61_reg_17602_reg[8]_0 }),
        .O({NLW_add_ln64_reg_17621_reg_i_1_O_UNCONNECTED[3],sel[9:7]}),
        .S({1'b0,add_ln64_reg_17621_reg_i_3_n_5,add_ln64_reg_17621_reg_i_4_n_5,add_ln64_reg_17621_reg_i_5_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln64_reg_17621_reg_i_2
       (.CI(1'b0),
        .CO({add_ln64_reg_17621_reg_i_2_n_5,add_ln64_reg_17621_reg_i_2_n_6,add_ln64_reg_17621_reg_i_2_n_7,add_ln64_reg_17621_reg_i_2_n_8}),
        .CYINIT(1'b0),
        .DI({DI,1'b0}),
        .O(sel[6:3]),
        .S({add_ln64_reg_17621_reg_i_6_n_5,add_ln64_reg_17621_reg_i_7_n_5,add_ln64_reg_17621_reg_i_8_n_5,\select_ln61_reg_17602_reg[3]_0 }));
  LUT6 #(
    .INIT(64'h3C9696C3C369693C)) 
    add_ln64_reg_17621_reg_i_3
       (.I0(p_0_in[3]),
        .I1(p_0_in[4]),
        .I2(x_fu_3208_reg[1]),
        .I3(icmp_ln63_reg_17596),
        .I4(x_fu_3208_reg[0]),
        .I5(\select_ln61_reg_17602_reg[9]_0 ),
        .O(add_ln64_reg_17621_reg_i_3_n_5));
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln64_reg_17621_reg_i_4
       (.I0(x_fu_3208_reg[0]),
        .I1(icmp_ln63_reg_17596),
        .I2(p_0_in[3]),
        .I3(\select_ln61_reg_17602_reg[8]_0 [1]),
        .O(add_ln64_reg_17621_reg_i_4_n_5));
  LUT6 #(
    .INIT(64'h9666666666666666)) 
    add_ln64_reg_17621_reg_i_5
       (.I0(\select_ln61_reg_17602_reg[8]_0 [0]),
        .I1(x_fu_3208_reg[3]),
        .I2(x_fu_3208_reg[1]),
        .I3(icmp_ln63_reg_17596),
        .I4(x_fu_3208_reg[0]),
        .I5(x_fu_3208_reg[2]),
        .O(add_ln64_reg_17621_reg_i_5_n_5));
  LUT5 #(
    .INIT(32'h96666666)) 
    add_ln64_reg_17621_reg_i_6
       (.I0(DI[2]),
        .I1(x_fu_3208_reg[2]),
        .I2(x_fu_3208_reg[0]),
        .I3(icmp_ln63_reg_17596),
        .I4(x_fu_3208_reg[1]),
        .O(add_ln64_reg_17621_reg_i_6_n_5));
  LUT4 #(
    .INIT(16'h9666)) 
    add_ln64_reg_17621_reg_i_7
       (.I0(DI[1]),
        .I1(x_fu_3208_reg[1]),
        .I2(icmp_ln63_reg_17596),
        .I3(x_fu_3208_reg[0]),
        .O(add_ln64_reg_17621_reg_i_7_n_5));
  LUT3 #(
    .INIT(8'h96)) 
    add_ln64_reg_17621_reg_i_8
       (.I0(DI[0]),
        .I1(icmp_ln63_reg_17596),
        .I2(x_fu_3208_reg[0]),
        .O(add_ln64_reg_17621_reg_i_8_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(indvar_flatten_fu_32120),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3),
        .Q(grp_matmul_xnor_1_fu_4814_res_0_ce0),
        .R(ap_rst_n_inv));
  (* srl_name = "inst/\\grp_matmul_xnor_1_fu_4814/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter2_reg_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(grp_matmul_xnor_1_fu_4814_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5));
  FDRE ap_loop_exit_ready_pp0_iter3_reg_reg__0
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5),
        .Q(ap_loop_exit_ready_pp0_iter3_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \cnt_fu_3200[11]_i_2 
       (.I0(cnt_fu_3200_reg[14]),
        .I1(icmp_ln63_reg_17596_pp0_iter3_reg),
        .O(\cnt_fu_3200[11]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cnt_fu_3200[11]_i_3 
       (.I0(cnt_fu_3200_reg[13]),
        .I1(icmp_ln63_reg_17596_pp0_iter3_reg),
        .O(\cnt_fu_3200[11]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cnt_fu_3200[11]_i_4 
       (.I0(cnt_fu_3200_reg[12]),
        .I1(icmp_ln63_reg_17596_pp0_iter3_reg),
        .O(\cnt_fu_3200[11]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cnt_fu_3200[11]_i_5 
       (.I0(cnt_fu_3200_reg[11]),
        .I1(icmp_ln63_reg_17596_pp0_iter3_reg),
        .O(\cnt_fu_3200[11]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cnt_fu_3200[15]_i_2 
       (.I0(cnt_fu_3200_reg[17]),
        .I1(icmp_ln63_reg_17596_pp0_iter3_reg),
        .O(\cnt_fu_3200[15]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cnt_fu_3200[15]_i_3 
       (.I0(cnt_fu_3200_reg[16]),
        .I1(icmp_ln63_reg_17596_pp0_iter3_reg),
        .O(\cnt_fu_3200[15]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cnt_fu_3200[15]_i_4 
       (.I0(cnt_fu_3200_reg[15]),
        .I1(icmp_ln63_reg_17596_pp0_iter3_reg),
        .O(\cnt_fu_3200[15]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cnt_fu_3200[8]_i_2 
       (.I0(cnt_fu_3200_reg[10]),
        .I1(icmp_ln63_reg_17596_pp0_iter3_reg),
        .O(\cnt_fu_3200[8]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cnt_fu_3200[8]_i_3 
       (.I0(cnt_fu_3200_reg[9]),
        .I1(icmp_ln63_reg_17596_pp0_iter3_reg),
        .O(\cnt_fu_3200[8]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \cnt_fu_3200[8]_i_4 
       (.I0(zext_ln64_fu_13618_p1),
        .I1(icmp_ln63_reg_17596_pp0_iter3_reg),
        .I2(cnt_fu_3200_reg[8]),
        .O(\cnt_fu_3200[8]_i_4_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_fu_3200_reg[10] 
       (.C(ap_clk),
        .CE(grp_matmul_xnor_1_fu_4814_res_0_ce0),
        .D(\cnt_fu_3200_reg[8]_i_1_n_9 ),
        .Q(cnt_fu_3200_reg[10]),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_fu_3200_reg[11] 
       (.C(ap_clk),
        .CE(grp_matmul_xnor_1_fu_4814_res_0_ce0),
        .D(\cnt_fu_3200_reg[11]_i_1_n_12 ),
        .Q(cnt_fu_3200_reg[11]),
        .R(ap_loop_init));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cnt_fu_3200_reg[11]_i_1 
       (.CI(\cnt_fu_3200_reg[8]_i_1_n_5 ),
        .CO({\cnt_fu_3200_reg[11]_i_1_n_5 ,\cnt_fu_3200_reg[11]_i_1_n_6 ,\cnt_fu_3200_reg[11]_i_1_n_7 ,\cnt_fu_3200_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cnt_fu_3200_reg[11]_i_1_n_9 ,\cnt_fu_3200_reg[11]_i_1_n_10 ,\cnt_fu_3200_reg[11]_i_1_n_11 ,\cnt_fu_3200_reg[11]_i_1_n_12 }),
        .S({\cnt_fu_3200[11]_i_2_n_5 ,\cnt_fu_3200[11]_i_3_n_5 ,\cnt_fu_3200[11]_i_4_n_5 ,\cnt_fu_3200[11]_i_5_n_5 }));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_fu_3200_reg[12] 
       (.C(ap_clk),
        .CE(grp_matmul_xnor_1_fu_4814_res_0_ce0),
        .D(\cnt_fu_3200_reg[11]_i_1_n_11 ),
        .Q(cnt_fu_3200_reg[12]),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_fu_3200_reg[13] 
       (.C(ap_clk),
        .CE(grp_matmul_xnor_1_fu_4814_res_0_ce0),
        .D(\cnt_fu_3200_reg[11]_i_1_n_10 ),
        .Q(cnt_fu_3200_reg[13]),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_fu_3200_reg[14] 
       (.C(ap_clk),
        .CE(grp_matmul_xnor_1_fu_4814_res_0_ce0),
        .D(\cnt_fu_3200_reg[11]_i_1_n_9 ),
        .Q(cnt_fu_3200_reg[14]),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_fu_3200_reg[15] 
       (.C(ap_clk),
        .CE(grp_matmul_xnor_1_fu_4814_res_0_ce0),
        .D(\cnt_fu_3200_reg[15]_i_1_n_12 ),
        .Q(cnt_fu_3200_reg[15]),
        .R(ap_loop_init));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cnt_fu_3200_reg[15]_i_1 
       (.CI(\cnt_fu_3200_reg[11]_i_1_n_5 ),
        .CO({\NLW_cnt_fu_3200_reg[15]_i_1_CO_UNCONNECTED [3:2],\cnt_fu_3200_reg[15]_i_1_n_7 ,\cnt_fu_3200_reg[15]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_cnt_fu_3200_reg[15]_i_1_O_UNCONNECTED [3],\cnt_fu_3200_reg[15]_i_1_n_10 ,\cnt_fu_3200_reg[15]_i_1_n_11 ,\cnt_fu_3200_reg[15]_i_1_n_12 }),
        .S({1'b0,\cnt_fu_3200[15]_i_2_n_5 ,\cnt_fu_3200[15]_i_3_n_5 ,\cnt_fu_3200[15]_i_4_n_5 }));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_fu_3200_reg[16] 
       (.C(ap_clk),
        .CE(grp_matmul_xnor_1_fu_4814_res_0_ce0),
        .D(\cnt_fu_3200_reg[15]_i_1_n_11 ),
        .Q(cnt_fu_3200_reg[16]),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_fu_3200_reg[17] 
       (.C(ap_clk),
        .CE(grp_matmul_xnor_1_fu_4814_res_0_ce0),
        .D(\cnt_fu_3200_reg[15]_i_1_n_10 ),
        .Q(cnt_fu_3200_reg[17]),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_fu_3200_reg[8] 
       (.C(ap_clk),
        .CE(grp_matmul_xnor_1_fu_4814_res_0_ce0),
        .D(\cnt_fu_3200_reg[8]_i_1_n_11 ),
        .Q(cnt_fu_3200_reg[8]),
        .R(ap_loop_init));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cnt_fu_3200_reg[8]_i_1 
       (.CI(1'b0),
        .CO({\cnt_fu_3200_reg[8]_i_1_n_5 ,\cnt_fu_3200_reg[8]_i_1_n_6 ,\cnt_fu_3200_reg[8]_i_1_n_7 ,\cnt_fu_3200_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,zext_ln64_fu_13618_p1,1'b0}),
        .O({\cnt_fu_3200_reg[8]_i_1_n_9 ,\cnt_fu_3200_reg[8]_i_1_n_10 ,\cnt_fu_3200_reg[8]_i_1_n_11 ,\NLW_cnt_fu_3200_reg[8]_i_1_O_UNCONNECTED [0]}),
        .S({\cnt_fu_3200[8]_i_2_n_5 ,\cnt_fu_3200[8]_i_3_n_5 ,\cnt_fu_3200[8]_i_4_n_5 ,1'b0}));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_fu_3200_reg[9] 
       (.C(ap_clk),
        .CE(grp_matmul_xnor_1_fu_4814_res_0_ce0),
        .D(\cnt_fu_3200_reg[8]_i_1_n_10 ),
        .Q(cnt_fu_3200_reg[9]),
        .R(ap_loop_init));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_7 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q[1:0]),
        .SR(ap_loop_init),
        .add_ln61_fu_7975_p2(add_ln61_fu_7975_p2),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(\indvar_flatten_fu_3212_reg_n_5_[14] ),
        .ap_enable_reg_pp0_iter1_reg_0(\indvar_flatten_fu_3212_reg_n_5_[15] ),
        .ap_enable_reg_pp0_iter1_reg_1(\indvar_flatten_fu_3212_reg_n_5_[16] ),
        .ap_enable_reg_pp0_iter1_reg_2(\indvar_flatten_fu_3212_reg_n_5_[13] ),
        .ap_enable_reg_pp0_iter1_reg_3(\indvar_flatten_fu_3212_reg_n_5_[12] ),
        .ap_enable_reg_pp0_iter1_reg_4(\indvar_flatten_fu_3212[16]_i_8_n_5 ),
        .ap_enable_reg_pp0_iter1_reg_5(\indvar_flatten_fu_3212_reg_n_5_[10] ),
        .ap_loop_exit_ready_pp0_iter3_reg(ap_loop_exit_ready_pp0_iter3_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_matmul_xnor_1_fu_4814_ap_ready(grp_matmul_xnor_1_fu_4814_ap_ready),
        .grp_matmul_xnor_1_fu_4814_ap_start_reg(grp_matmul_xnor_1_fu_4814_ap_start_reg),
        .grp_matmul_xnor_1_fu_4814_ap_start_reg_reg(grp_matmul_xnor_1_fu_4814_ap_start_reg_i_3_n_5),
        .indvar_flatten_fu_32120(indvar_flatten_fu_32120),
        .\indvar_flatten_fu_3212_reg[0] (\indvar_flatten_fu_3212_reg_n_5_[0] ),
        .\indvar_flatten_fu_3212_reg[12] (\indvar_flatten_fu_3212_reg_n_5_[11] ),
        .\indvar_flatten_fu_3212_reg[12]_0 (\indvar_flatten_fu_3212_reg_n_5_[9] ),
        .\indvar_flatten_fu_3212_reg[4] (\indvar_flatten_fu_3212_reg_n_5_[4] ),
        .\indvar_flatten_fu_3212_reg[4]_0 (\indvar_flatten_fu_3212_reg_n_5_[3] ),
        .\indvar_flatten_fu_3212_reg[4]_1 (\indvar_flatten_fu_3212_reg_n_5_[2] ),
        .\indvar_flatten_fu_3212_reg[4]_2 (\indvar_flatten_fu_3212_reg_n_5_[1] ),
        .\indvar_flatten_fu_3212_reg[8] (\indvar_flatten_fu_3212_reg_n_5_[8] ),
        .\indvar_flatten_fu_3212_reg[8]_0 (\indvar_flatten_fu_3212_reg_n_5_[7] ),
        .\indvar_flatten_fu_3212_reg[8]_1 (\indvar_flatten_fu_3212_reg_n_5_[6] ),
        .\indvar_flatten_fu_3212_reg[8]_2 (\indvar_flatten_fu_3212_reg_n_5_[5] ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    grp_matmul_xnor_1_fu_4814_ap_start_reg_i_3
       (.I0(\indvar_flatten_fu_3212_reg_n_5_[11] ),
        .I1(\indvar_flatten_fu_3212_reg_n_5_[6] ),
        .I2(grp_matmul_xnor_1_fu_4814_ap_start_reg_i_4_n_5),
        .I3(\indvar_flatten_fu_3212_reg_n_5_[8] ),
        .I4(\indvar_flatten_fu_3212_reg_n_5_[7] ),
        .I5(\indvar_flatten_fu_3212_reg_n_5_[9] ),
        .O(grp_matmul_xnor_1_fu_4814_ap_start_reg_i_3_n_5));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    grp_matmul_xnor_1_fu_4814_ap_start_reg_i_4
       (.I0(\indvar_flatten_fu_3212_reg_n_5_[3] ),
        .I1(\indvar_flatten_fu_3212_reg_n_5_[2] ),
        .I2(\indvar_flatten_fu_3212_reg_n_5_[0] ),
        .I3(\indvar_flatten_fu_3212_reg_n_5_[1] ),
        .I4(\indvar_flatten_fu_3212_reg_n_5_[5] ),
        .I5(\indvar_flatten_fu_3212_reg_n_5_[4] ),
        .O(grp_matmul_xnor_1_fu_4814_ap_start_reg_i_4_n_5));
  CARRY4 icmp_ln21_fu_13596_p2
       (.CI(1'b0),
        .CO({NLW_icmp_ln21_fu_13596_p2_CO_UNCONNECTED[3],icmp_ln21_fu_13596_p2__0,icmp_ln21_fu_13596_p2_n_7,icmp_ln21_fu_13596_p2_n_8}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln21_fu_13596_p2_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln21_fu_13596_p2_i_1_n_5,icmp_ln21_fu_13596_p2_i_2_n_5,icmp_ln21_fu_13596_p2_i_3_n_5}));
  LUT4 #(
    .INIT(16'h0041)) 
    icmp_ln21_fu_13596_p2_i_1
       (.I0(add_ln64_reg_17621_reg_n_13),
        .I1(add_ln64_reg_17621_reg_n_12),
        .I2(a_reg_17616),
        .I3(add_ln64_reg_17621_reg_n_14),
        .O(icmp_ln21_fu_13596_p2_i_1_n_5));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln21_fu_13596_p2_i_2
       (.I0(add_ln64_reg_17621_reg_n_15),
        .I1(add_ln64_reg_17621_reg_n_16),
        .I2(add_ln64_reg_17621_reg_n_17),
        .O(icmp_ln21_fu_13596_p2_i_2_n_5));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln21_fu_13596_p2_i_3
       (.I0(add_ln64_reg_17621_reg_n_18),
        .I1(add_ln64_reg_17621_reg_n_19),
        .I2(add_ln64_reg_17621_reg_n_20),
        .O(icmp_ln21_fu_13596_p2_i_3_n_5));
  FDRE \icmp_ln21_reg_17631_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln21_fu_13596_p2__0),
        .Q(zext_ln64_fu_13618_p1),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_matmul_xnor_1_fu_4814/icmp_ln63_2_reg_17608_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\\grp_matmul_xnor_1_fu_4814/icmp_ln63_2_reg_17608_pp0_iter2_reg_reg[0]_srl2 " *) 
  SRL16E \icmp_ln63_2_reg_17608_pp0_iter2_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(icmp_ln63_2_fu_8009_p2),
        .Q(\icmp_ln63_2_reg_17608_pp0_iter2_reg_reg[0]_srl2_n_5 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \icmp_ln63_2_reg_17608_pp0_iter2_reg_reg[0]_srl2_i_1 
       (.I0(\icmp_ln63_2_reg_17608_pp0_iter2_reg_reg[0]_srl2_i_2_n_5 ),
        .I1(\y_fu_3204_reg_n_5_[4] ),
        .I2(\y_fu_3204_reg_n_5_[1] ),
        .I3(\y_fu_3204_reg_n_5_[9] ),
        .I4(\y_fu_3204_reg_n_5_[8] ),
        .I5(\y_fu_3204[7]_i_2_n_5 ),
        .O(icmp_ln63_2_fu_8009_p2));
  LUT3 #(
    .INIT(8'hFE)) 
    \icmp_ln63_2_reg_17608_pp0_iter2_reg_reg[0]_srl2_i_2 
       (.I0(select_ln61_fu_7995_p3[7]),
        .I1(select_ln61_fu_7995_p3[6]),
        .I2(\y_fu_3204_reg_n_5_[5] ),
        .O(\icmp_ln63_2_reg_17608_pp0_iter2_reg_reg[0]_srl2_i_2_n_5 ));
  FDRE \icmp_ln63_2_reg_17608_pp0_iter3_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln63_2_reg_17608_pp0_iter2_reg_reg[0]_srl2_n_5 ),
        .Q(icmp_ln63_2_reg_17608_pp0_iter3_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'h00002000)) 
    \icmp_ln63_reg_17596[0]_i_1 
       (.I0(\y_fu_3204_reg_n_5_[8] ),
        .I1(\y_fu_3204[9]_i_3_n_5 ),
        .I2(\y_fu_3204_reg_n_5_[9] ),
        .I3(\y_fu_3204_reg_n_5_[4] ),
        .I4(\y_fu_3204_reg_n_5_[1] ),
        .O(icmp_ln63_fu_7989_p2));
  FDRE \icmp_ln63_reg_17596_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln63_reg_17596),
        .Q(icmp_ln63_reg_17596_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln63_reg_17596_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln63_reg_17596_pp0_iter2_reg),
        .Q(icmp_ln63_reg_17596_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln63_reg_17596_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln63_fu_7989_p2),
        .Q(icmp_ln63_reg_17596),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \indvar_flatten_fu_3212[16]_i_8 
       (.I0(\indvar_flatten_fu_3212_reg_n_5_[11] ),
        .I1(\indvar_flatten_fu_3212_reg_n_5_[6] ),
        .I2(\indvar_flatten_fu_3212[16]_i_9_n_5 ),
        .I3(\indvar_flatten_fu_3212_reg_n_5_[8] ),
        .I4(\indvar_flatten_fu_3212_reg_n_5_[7] ),
        .I5(\indvar_flatten_fu_3212_reg_n_5_[9] ),
        .O(\indvar_flatten_fu_3212[16]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \indvar_flatten_fu_3212[16]_i_9 
       (.I0(\indvar_flatten_fu_3212_reg_n_5_[3] ),
        .I1(\indvar_flatten_fu_3212_reg_n_5_[2] ),
        .I2(\indvar_flatten_fu_3212_reg_n_5_[1] ),
        .I3(\indvar_flatten_fu_3212_reg_n_5_[0] ),
        .I4(\indvar_flatten_fu_3212_reg_n_5_[5] ),
        .I5(\indvar_flatten_fu_3212_reg_n_5_[4] ),
        .O(\indvar_flatten_fu_3212[16]_i_9_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_3212_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_32120),
        .D(add_ln61_fu_7975_p2[0]),
        .Q(\indvar_flatten_fu_3212_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_3212_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_32120),
        .D(add_ln61_fu_7975_p2[10]),
        .Q(\indvar_flatten_fu_3212_reg_n_5_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_3212_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_32120),
        .D(add_ln61_fu_7975_p2[11]),
        .Q(\indvar_flatten_fu_3212_reg_n_5_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_3212_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_32120),
        .D(add_ln61_fu_7975_p2[12]),
        .Q(\indvar_flatten_fu_3212_reg_n_5_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_3212_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_32120),
        .D(add_ln61_fu_7975_p2[13]),
        .Q(\indvar_flatten_fu_3212_reg_n_5_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_3212_reg[14] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_32120),
        .D(add_ln61_fu_7975_p2[14]),
        .Q(\indvar_flatten_fu_3212_reg_n_5_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_3212_reg[15] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_32120),
        .D(add_ln61_fu_7975_p2[15]),
        .Q(\indvar_flatten_fu_3212_reg_n_5_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_3212_reg[16] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_32120),
        .D(add_ln61_fu_7975_p2[16]),
        .Q(\indvar_flatten_fu_3212_reg_n_5_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_3212_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_32120),
        .D(add_ln61_fu_7975_p2[1]),
        .Q(\indvar_flatten_fu_3212_reg_n_5_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_3212_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_32120),
        .D(add_ln61_fu_7975_p2[2]),
        .Q(\indvar_flatten_fu_3212_reg_n_5_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_3212_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_32120),
        .D(add_ln61_fu_7975_p2[3]),
        .Q(\indvar_flatten_fu_3212_reg_n_5_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_3212_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_32120),
        .D(add_ln61_fu_7975_p2[4]),
        .Q(\indvar_flatten_fu_3212_reg_n_5_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_3212_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_32120),
        .D(add_ln61_fu_7975_p2[5]),
        .Q(\indvar_flatten_fu_3212_reg_n_5_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_3212_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_32120),
        .D(add_ln61_fu_7975_p2[6]),
        .Q(\indvar_flatten_fu_3212_reg_n_5_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_3212_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_32120),
        .D(add_ln61_fu_7975_p2[7]),
        .Q(\indvar_flatten_fu_3212_reg_n_5_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_3212_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_32120),
        .D(add_ln61_fu_7975_p2[8]),
        .Q(\indvar_flatten_fu_3212_reg_n_5_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_3212_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_32120),
        .D(add_ln61_fu_7975_p2[9]),
        .Q(\indvar_flatten_fu_3212_reg_n_5_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \lshr_ln_reg_17626[0]_i_1 
       (.I0(x_fu_3208_reg[0]),
        .I1(icmp_ln63_reg_17596),
        .I2(x_fu_3208_reg[1]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \lshr_ln_reg_17626[1]_i_1 
       (.I0(x_fu_3208_reg[1]),
        .I1(icmp_ln63_reg_17596),
        .I2(x_fu_3208_reg[0]),
        .I3(x_fu_3208_reg[2]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \lshr_ln_reg_17626[2]_i_1 
       (.I0(x_fu_3208_reg[2]),
        .I1(x_fu_3208_reg[0]),
        .I2(icmp_ln63_reg_17596),
        .I3(x_fu_3208_reg[1]),
        .I4(x_fu_3208_reg[3]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \lshr_ln_reg_17626[3]_i_1 
       (.I0(x_fu_3208_reg[3]),
        .I1(x_fu_3208_reg[1]),
        .I2(icmp_ln63_reg_17596),
        .I3(x_fu_3208_reg[0]),
        .I4(x_fu_3208_reg[2]),
        .I5(x_fu_3208_reg[4]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln_reg_17626[4]_i_1 
       (.I0(\lshr_ln_reg_17626[5]_i_2_n_5 ),
        .I1(x_fu_3208_reg[5]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \lshr_ln_reg_17626[5]_i_1 
       (.I0(x_fu_3208_reg[5]),
        .I1(\lshr_ln_reg_17626[5]_i_2_n_5 ),
        .I2(x_fu_3208_reg[6]),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \lshr_ln_reg_17626[5]_i_2 
       (.I0(x_fu_3208_reg[3]),
        .I1(x_fu_3208_reg[1]),
        .I2(icmp_ln63_reg_17596),
        .I3(x_fu_3208_reg[0]),
        .I4(x_fu_3208_reg[2]),
        .I5(x_fu_3208_reg[4]),
        .O(\lshr_ln_reg_17626[5]_i_2_n_5 ));
  FDRE \lshr_ln_reg_17626_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(lshr_ln_reg_17626[0]),
        .Q(\lshr_ln_reg_17626_pp0_iter3_reg_reg[5]_0 [0]),
        .R(1'b0));
  FDRE \lshr_ln_reg_17626_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(lshr_ln_reg_17626[1]),
        .Q(\lshr_ln_reg_17626_pp0_iter3_reg_reg[5]_0 [1]),
        .R(1'b0));
  FDRE \lshr_ln_reg_17626_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(lshr_ln_reg_17626[2]),
        .Q(\lshr_ln_reg_17626_pp0_iter3_reg_reg[5]_0 [2]),
        .R(1'b0));
  FDRE \lshr_ln_reg_17626_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(lshr_ln_reg_17626[3]),
        .Q(\lshr_ln_reg_17626_pp0_iter3_reg_reg[5]_0 [3]),
        .R(1'b0));
  FDRE \lshr_ln_reg_17626_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(lshr_ln_reg_17626[4]),
        .Q(\lshr_ln_reg_17626_pp0_iter3_reg_reg[5]_0 [4]),
        .R(1'b0));
  FDRE \lshr_ln_reg_17626_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(lshr_ln_reg_17626[5]),
        .Q(\lshr_ln_reg_17626_pp0_iter3_reg_reg[5]_0 [5]),
        .R(1'b0));
  FDRE \lshr_ln_reg_17626_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(lshr_ln_reg_17626[0]),
        .R(1'b0));
  FDRE \lshr_ln_reg_17626_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(lshr_ln_reg_17626[1]),
        .R(1'b0));
  FDRE \lshr_ln_reg_17626_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(lshr_ln_reg_17626[2]),
        .R(1'b0));
  FDRE \lshr_ln_reg_17626_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(lshr_ln_reg_17626[3]),
        .R(1'b0));
  FDRE \lshr_ln_reg_17626_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(lshr_ln_reg_17626[4]),
        .R(1'b0));
  FDRE \lshr_ln_reg_17626_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(lshr_ln_reg_17626[5]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hB888888888888888)) 
    ram_reg_i_32
       (.I0(ram_reg),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(trunc_ln61_reg_17612_pp0_iter3_reg),
        .I4(icmp_ln63_2_reg_17608_pp0_iter3_reg),
        .I5(grp_matmul_xnor_1_fu_4814_res_0_ce0),
        .O(WEA));
  LUT6 #(
    .INIT(64'h88B8888888888888)) 
    ram_reg_i_46
       (.I0(ram_reg),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(trunc_ln61_reg_17612_pp0_iter3_reg),
        .I4(icmp_ln63_2_reg_17608_pp0_iter3_reg),
        .I5(grp_matmul_xnor_1_fu_4814_res_0_ce0),
        .O(ap_enable_reg_pp0_iter2_reg_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_53
       (.CI(ram_reg_i_55_n_5),
        .CO({NLW_ram_reg_i_53_CO_UNCONNECTED[3:2],ram_reg_i_53_n_7,ram_reg_i_53_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_i_53_O_UNCONNECTED[3],grp_matmul_xnor_1_fu_4814_res_0_d0[9:7]}),
        .S({1'b0,select_ln61_3_fu_13604_p3[17:15]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_55
       (.CI(ram_reg_i_56_n_5),
        .CO({ram_reg_i_55_n_5,ram_reg_i_55_n_6,ram_reg_i_55_n_7,ram_reg_i_55_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_matmul_xnor_1_fu_4814_res_0_d0[6:3]),
        .S(select_ln61_3_fu_13604_p3[14:11]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_56
       (.CI(1'b0),
        .CO({ram_reg_i_56_n_5,ram_reg_i_56_n_6,ram_reg_i_56_n_7,ram_reg_i_56_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,zext_ln64_fu_13618_p1,1'b0}),
        .O({grp_matmul_xnor_1_fu_4814_res_0_d0[2:0],NLW_ram_reg_i_56_O_UNCONNECTED[0]}),
        .S({select_ln61_3_fu_13604_p3[10:9],ram_reg_i_84_n_5,1'b0}));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_72
       (.I0(cnt_fu_3200_reg[17]),
        .I1(icmp_ln63_reg_17596_pp0_iter3_reg),
        .O(select_ln61_3_fu_13604_p3[17]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_73
       (.I0(cnt_fu_3200_reg[16]),
        .I1(icmp_ln63_reg_17596_pp0_iter3_reg),
        .O(select_ln61_3_fu_13604_p3[16]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_74
       (.I0(cnt_fu_3200_reg[15]),
        .I1(icmp_ln63_reg_17596_pp0_iter3_reg),
        .O(select_ln61_3_fu_13604_p3[15]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_78
       (.I0(cnt_fu_3200_reg[14]),
        .I1(icmp_ln63_reg_17596_pp0_iter3_reg),
        .O(select_ln61_3_fu_13604_p3[14]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_79
       (.I0(cnt_fu_3200_reg[13]),
        .I1(icmp_ln63_reg_17596_pp0_iter3_reg),
        .O(select_ln61_3_fu_13604_p3[13]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_80
       (.I0(cnt_fu_3200_reg[12]),
        .I1(icmp_ln63_reg_17596_pp0_iter3_reg),
        .O(select_ln61_3_fu_13604_p3[12]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_81
       (.I0(cnt_fu_3200_reg[11]),
        .I1(icmp_ln63_reg_17596_pp0_iter3_reg),
        .O(select_ln61_3_fu_13604_p3[11]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_82
       (.I0(cnt_fu_3200_reg[10]),
        .I1(icmp_ln63_reg_17596_pp0_iter3_reg),
        .O(select_ln61_3_fu_13604_p3[10]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_83
       (.I0(cnt_fu_3200_reg[9]),
        .I1(icmp_ln63_reg_17596_pp0_iter3_reg),
        .O(select_ln61_3_fu_13604_p3[9]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_i_84
       (.I0(zext_ln64_fu_13618_p1),
        .I1(icmp_ln63_reg_17596_pp0_iter3_reg),
        .I2(cnt_fu_3200_reg[8]),
        .O(ram_reg_i_84_n_5));
  LUT6 #(
    .INIT(64'hFFFFDFFF00000000)) 
    \select_ln61_reg_17602[0]_i_1 
       (.I0(\y_fu_3204_reg_n_5_[9] ),
        .I1(select_ln61_fu_7995_p3[7]),
        .I2(\y_fu_3204_reg_n_5_[8] ),
        .I3(\y_fu_3204[0]_i_2_n_5 ),
        .I4(select_ln61_fu_7995_p3[6]),
        .I5(\y_fu_3204_reg_n_5_[0] ),
        .O(select_ln61_fu_7995_p3[0]));
  LUT6 #(
    .INIT(64'hFFFFDFFF00000000)) 
    \select_ln61_reg_17602[0]_rep_i_1 
       (.I0(\y_fu_3204_reg_n_5_[9] ),
        .I1(select_ln61_fu_7995_p3[7]),
        .I2(\y_fu_3204_reg_n_5_[8] ),
        .I3(\y_fu_3204[0]_i_2_n_5 ),
        .I4(select_ln61_fu_7995_p3[6]),
        .I5(\y_fu_3204_reg_n_5_[0] ),
        .O(\select_ln61_reg_17602[0]_rep_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFDFFF00000000)) 
    \select_ln61_reg_17602[0]_rep_i_1__0 
       (.I0(\y_fu_3204_reg_n_5_[9] ),
        .I1(select_ln61_fu_7995_p3[7]),
        .I2(\y_fu_3204_reg_n_5_[8] ),
        .I3(\y_fu_3204[0]_i_2_n_5 ),
        .I4(select_ln61_fu_7995_p3[6]),
        .I5(\y_fu_3204_reg_n_5_[0] ),
        .O(\select_ln61_reg_17602[0]_rep_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFDFFF00000000)) 
    \select_ln61_reg_17602[0]_rep_i_1__1 
       (.I0(\y_fu_3204_reg_n_5_[9] ),
        .I1(select_ln61_fu_7995_p3[7]),
        .I2(\y_fu_3204_reg_n_5_[8] ),
        .I3(\y_fu_3204[0]_i_2_n_5 ),
        .I4(select_ln61_fu_7995_p3[6]),
        .I5(\y_fu_3204_reg_n_5_[0] ),
        .O(\select_ln61_reg_17602[0]_rep_i_1__1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFDFFF00000000)) 
    \select_ln61_reg_17602[1]_i_1 
       (.I0(\y_fu_3204_reg_n_5_[9] ),
        .I1(select_ln61_fu_7995_p3[7]),
        .I2(\y_fu_3204_reg_n_5_[8] ),
        .I3(\y_fu_3204[0]_i_2_n_5 ),
        .I4(select_ln61_fu_7995_p3[6]),
        .I5(\y_fu_3204_reg_n_5_[1] ),
        .O(select_ln61_fu_7995_p3[1]));
  LUT6 #(
    .INIT(64'hFFFFDFFF00000000)) 
    \select_ln61_reg_17602[1]_rep_i_1 
       (.I0(\y_fu_3204_reg_n_5_[9] ),
        .I1(select_ln61_fu_7995_p3[7]),
        .I2(\y_fu_3204_reg_n_5_[8] ),
        .I3(\y_fu_3204[0]_i_2_n_5 ),
        .I4(select_ln61_fu_7995_p3[6]),
        .I5(\y_fu_3204_reg_n_5_[1] ),
        .O(\select_ln61_reg_17602[1]_rep_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFDFFF00000000)) 
    \select_ln61_reg_17602[1]_rep_i_1__0 
       (.I0(\y_fu_3204_reg_n_5_[9] ),
        .I1(select_ln61_fu_7995_p3[7]),
        .I2(\y_fu_3204_reg_n_5_[8] ),
        .I3(\y_fu_3204[0]_i_2_n_5 ),
        .I4(select_ln61_fu_7995_p3[6]),
        .I5(\y_fu_3204_reg_n_5_[1] ),
        .O(\select_ln61_reg_17602[1]_rep_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFDFFF00000000)) 
    \select_ln61_reg_17602[1]_rep_i_1__1 
       (.I0(\y_fu_3204_reg_n_5_[9] ),
        .I1(select_ln61_fu_7995_p3[7]),
        .I2(\y_fu_3204_reg_n_5_[8] ),
        .I3(\y_fu_3204[0]_i_2_n_5 ),
        .I4(select_ln61_fu_7995_p3[6]),
        .I5(\y_fu_3204_reg_n_5_[1] ),
        .O(\select_ln61_reg_17602[1]_rep_i_1__1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFDFFF00000000)) 
    \select_ln61_reg_17602[2]_i_1 
       (.I0(\y_fu_3204_reg_n_5_[9] ),
        .I1(select_ln61_fu_7995_p3[7]),
        .I2(\y_fu_3204_reg_n_5_[8] ),
        .I3(\y_fu_3204[0]_i_2_n_5 ),
        .I4(select_ln61_fu_7995_p3[6]),
        .I5(\y_fu_3204_reg_n_5_[2] ),
        .O(select_ln61_fu_7995_p3[2]));
  LUT6 #(
    .INIT(64'hFFFFDFFF00000000)) 
    \select_ln61_reg_17602[3]_i_1 
       (.I0(\y_fu_3204_reg_n_5_[9] ),
        .I1(select_ln61_fu_7995_p3[7]),
        .I2(\y_fu_3204_reg_n_5_[8] ),
        .I3(\y_fu_3204[0]_i_2_n_5 ),
        .I4(select_ln61_fu_7995_p3[6]),
        .I5(\y_fu_3204_reg_n_5_[3] ),
        .O(select_ln61_fu_7995_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'hFF00DF00)) 
    \select_ln61_reg_17602[4]_i_1 
       (.I0(\y_fu_3204_reg_n_5_[9] ),
        .I1(\y_fu_3204[9]_i_3_n_5 ),
        .I2(\y_fu_3204_reg_n_5_[8] ),
        .I3(\y_fu_3204_reg_n_5_[4] ),
        .I4(\y_fu_3204_reg_n_5_[1] ),
        .O(select_ln61_fu_7995_p3[4]));
  LUT6 #(
    .INIT(64'hFFFFDFFF00000000)) 
    \select_ln61_reg_17602[5]_i_1 
       (.I0(\y_fu_3204_reg_n_5_[9] ),
        .I1(select_ln61_fu_7995_p3[7]),
        .I2(\y_fu_3204_reg_n_5_[8] ),
        .I3(\y_fu_3204[0]_i_2_n_5 ),
        .I4(select_ln61_fu_7995_p3[6]),
        .I5(\y_fu_3204_reg_n_5_[5] ),
        .O(select_ln61_fu_7995_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'hF0B0F0F0)) 
    \select_ln61_reg_17602[8]_i_1 
       (.I0(\y_fu_3204_reg_n_5_[1] ),
        .I1(\y_fu_3204_reg_n_5_[4] ),
        .I2(\y_fu_3204_reg_n_5_[8] ),
        .I3(\y_fu_3204[9]_i_3_n_5 ),
        .I4(\y_fu_3204_reg_n_5_[9] ),
        .O(select_ln61_fu_7995_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'hFF00F700)) 
    \select_ln61_reg_17602[9]_i_1 
       (.I0(\y_fu_3204_reg_n_5_[8] ),
        .I1(\y_fu_3204_reg_n_5_[4] ),
        .I2(\y_fu_3204_reg_n_5_[1] ),
        .I3(\y_fu_3204_reg_n_5_[9] ),
        .I4(\y_fu_3204[9]_i_3_n_5 ),
        .O(select_ln61_fu_7995_p3[9]));
  (* ORIG_CELL_NAME = "select_ln61_reg_17602_reg[0]" *) 
  FDRE \select_ln61_reg_17602_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln61_fu_7995_p3[0]),
        .Q(ADDRARDADDR[0]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "select_ln61_reg_17602_reg[0]" *) 
  FDRE \select_ln61_reg_17602_reg[0]_rep 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln61_reg_17602[0]_rep_i_1_n_5 ),
        .Q(\select_ln61_reg_17602_reg[0]_rep_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "select_ln61_reg_17602_reg[0]" *) 
  FDRE \select_ln61_reg_17602_reg[0]_rep__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln61_reg_17602[0]_rep_i_1__0_n_5 ),
        .Q(\select_ln61_reg_17602_reg[0]_rep__0_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "select_ln61_reg_17602_reg[0]" *) 
  FDRE \select_ln61_reg_17602_reg[0]_rep__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln61_reg_17602[0]_rep_i_1__1_n_5 ),
        .Q(\select_ln61_reg_17602_reg[0]_rep__1_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "select_ln61_reg_17602_reg[1]" *) 
  FDRE \select_ln61_reg_17602_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln61_fu_7995_p3[1]),
        .Q(ADDRARDADDR[1]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "select_ln61_reg_17602_reg[1]" *) 
  FDRE \select_ln61_reg_17602_reg[1]_rep 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln61_reg_17602[1]_rep_i_1_n_5 ),
        .Q(\select_ln61_reg_17602_reg[1]_rep_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "select_ln61_reg_17602_reg[1]" *) 
  FDRE \select_ln61_reg_17602_reg[1]_rep__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln61_reg_17602[1]_rep_i_1__0_n_5 ),
        .Q(\select_ln61_reg_17602_reg[1]_rep__0_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "select_ln61_reg_17602_reg[1]" *) 
  FDRE \select_ln61_reg_17602_reg[1]_rep__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln61_reg_17602[1]_rep_i_1__1_n_5 ),
        .Q(\select_ln61_reg_17602_reg[1]_rep__1_0 ),
        .R(1'b0));
  FDRE \select_ln61_reg_17602_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln61_fu_7995_p3[2]),
        .Q(ADDRARDADDR[2]),
        .R(1'b0));
  FDRE \select_ln61_reg_17602_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln61_fu_7995_p3[3]),
        .Q(\select_ln61_reg_17602_reg[3]_0 ),
        .R(1'b0));
  FDRE \select_ln61_reg_17602_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln61_fu_7995_p3[4]),
        .Q(DI[0]),
        .R(1'b0));
  FDRE \select_ln61_reg_17602_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln61_fu_7995_p3[5]),
        .Q(DI[1]),
        .R(1'b0));
  FDRE \select_ln61_reg_17602_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln61_fu_7995_p3[6]),
        .Q(DI[2]),
        .R(1'b0));
  FDRE \select_ln61_reg_17602_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln61_fu_7995_p3[7]),
        .Q(\select_ln61_reg_17602_reg[8]_0 [0]),
        .R(1'b0));
  FDRE \select_ln61_reg_17602_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln61_fu_7995_p3[8]),
        .Q(\select_ln61_reg_17602_reg[8]_0 [1]),
        .R(1'b0));
  FDRE \select_ln61_reg_17602_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln61_fu_7995_p3[9]),
        .Q(\select_ln61_reg_17602_reg[9]_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_reg_17612[0]_i_1 
       (.I0(x_fu_3208_reg[0]),
        .I1(icmp_ln63_reg_17596),
        .O(\trunc_ln61_reg_17612[0]_i_1_n_5 ));
  FDRE \trunc_ln61_reg_17612_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln61_reg_17612),
        .Q(trunc_ln61_reg_17612_pp0_iter3_reg),
        .R(1'b0));
  FDRE \trunc_ln61_reg_17612_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln61_reg_17612[0]_i_1_n_5 ),
        .Q(trunc_ln61_reg_17612),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_3208_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2),
        .D(\trunc_ln61_reg_17612[0]_i_1_n_5 ),
        .Q(x_fu_3208_reg[0]),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_3208_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2),
        .D(p_0_in[0]),
        .Q(x_fu_3208_reg[1]),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_3208_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2),
        .D(p_0_in[1]),
        .Q(x_fu_3208_reg[2]),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_3208_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2),
        .D(p_0_in[2]),
        .Q(x_fu_3208_reg[3]),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_3208_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2),
        .D(p_0_in[3]),
        .Q(x_fu_3208_reg[4]),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_3208_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2),
        .D(p_0_in[4]),
        .Q(x_fu_3208_reg[5]),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_3208_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2),
        .D(p_0_in[5]),
        .Q(x_fu_3208_reg[6]),
        .R(ap_loop_init));
  LUT6 #(
    .INIT(64'h00002000FFFFFFFF)) 
    \y_fu_3204[0]_i_1 
       (.I0(\y_fu_3204_reg_n_5_[9] ),
        .I1(select_ln61_fu_7995_p3[7]),
        .I2(\y_fu_3204_reg_n_5_[8] ),
        .I3(\y_fu_3204[0]_i_2_n_5 ),
        .I4(select_ln61_fu_7995_p3[6]),
        .I5(\y_fu_3204_reg_n_5_[0] ),
        .O(add_ln63_fu_8003_p2[0]));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \y_fu_3204[0]_i_2 
       (.I0(\y_fu_3204_reg_n_5_[3] ),
        .I1(\y_fu_3204_reg_n_5_[0] ),
        .I2(\y_fu_3204_reg_n_5_[1] ),
        .I3(\y_fu_3204_reg_n_5_[2] ),
        .I4(\y_fu_3204_reg_n_5_[4] ),
        .I5(\y_fu_3204_reg_n_5_[5] ),
        .O(\y_fu_3204[0]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \y_fu_3204[1]_i_1 
       (.I0(\y_fu_3204_reg_n_5_[0] ),
        .I1(\y_fu_3204_reg_n_5_[1] ),
        .O(add_ln63_fu_8003_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \y_fu_3204[2]_i_1 
       (.I0(\y_fu_3204_reg_n_5_[1] ),
        .I1(\y_fu_3204_reg_n_5_[0] ),
        .I2(\y_fu_3204_reg_n_5_[2] ),
        .O(add_ln63_fu_8003_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \y_fu_3204[3]_i_1 
       (.I0(\y_fu_3204_reg_n_5_[1] ),
        .I1(\y_fu_3204_reg_n_5_[0] ),
        .I2(\y_fu_3204_reg_n_5_[2] ),
        .I3(\y_fu_3204_reg_n_5_[3] ),
        .O(add_ln63_fu_8003_p2[3]));
  LUT6 #(
    .INIT(64'h2CE0E0E0E0E0E0E0)) 
    \y_fu_3204[4]_i_1 
       (.I0(\y_fu_3204[4]_i_2_n_5 ),
        .I1(\y_fu_3204_reg_n_5_[1] ),
        .I2(\y_fu_3204_reg_n_5_[4] ),
        .I3(\y_fu_3204_reg_n_5_[2] ),
        .I4(\y_fu_3204_reg_n_5_[0] ),
        .I5(\y_fu_3204_reg_n_5_[3] ),
        .O(add_ln63_fu_8003_p2[4]));
  LUT3 #(
    .INIT(8'hDF)) 
    \y_fu_3204[4]_i_2 
       (.I0(\y_fu_3204_reg_n_5_[9] ),
        .I1(\y_fu_3204[9]_i_3_n_5 ),
        .I2(\y_fu_3204_reg_n_5_[8] ),
        .O(\y_fu_3204[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \y_fu_3204[5]_i_1 
       (.I0(\y_fu_3204_reg_n_5_[2] ),
        .I1(\y_fu_3204_reg_n_5_[0] ),
        .I2(\y_fu_3204_reg_n_5_[3] ),
        .I3(\y_fu_3204_reg_n_5_[1] ),
        .I4(\y_fu_3204_reg_n_5_[4] ),
        .I5(\y_fu_3204_reg_n_5_[5] ),
        .O(add_ln63_fu_8003_p2[5]));
  LUT6 #(
    .INIT(64'hFFFF7FFF00008000)) 
    \y_fu_3204[6]_i_1 
       (.I0(\y_fu_3204_reg_n_5_[3] ),
        .I1(\y_fu_3204_reg_n_5_[0] ),
        .I2(\y_fu_3204_reg_n_5_[2] ),
        .I3(\y_fu_3204_reg_n_5_[5] ),
        .I4(\y_fu_3204[6]_i_2_n_5 ),
        .I5(select_ln61_fu_7995_p3[6]),
        .O(add_ln63_fu_8003_p2[6]));
  LUT2 #(
    .INIT(4'h7)) 
    \y_fu_3204[6]_i_2 
       (.I0(\y_fu_3204_reg_n_5_[1] ),
        .I1(\y_fu_3204_reg_n_5_[4] ),
        .O(\y_fu_3204[6]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFF7FFFFF00800000)) 
    \y_fu_3204[7]_i_1 
       (.I0(\y_fu_3204_reg_n_5_[1] ),
        .I1(\y_fu_3204_reg_n_5_[4] ),
        .I2(\y_fu_3204_reg_n_5_[5] ),
        .I3(\y_fu_3204[7]_i_2_n_5 ),
        .I4(select_ln61_fu_7995_p3[6]),
        .I5(select_ln61_fu_7995_p3[7]),
        .O(add_ln63_fu_8003_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \y_fu_3204[7]_i_2 
       (.I0(\y_fu_3204_reg_n_5_[2] ),
        .I1(\y_fu_3204_reg_n_5_[0] ),
        .I2(\y_fu_3204_reg_n_5_[3] ),
        .O(\y_fu_3204[7]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hF0D00FD0F0F0F0F0)) 
    \y_fu_3204[8]_i_1 
       (.I0(\y_fu_3204_reg_n_5_[9] ),
        .I1(\y_fu_3204[9]_i_3_n_5 ),
        .I2(\y_fu_3204_reg_n_5_[8] ),
        .I3(\y_fu_3204_reg_n_5_[1] ),
        .I4(\y_fu_3204[9]_i_4_n_5 ),
        .I5(\y_fu_3204_reg_n_5_[4] ),
        .O(add_ln63_fu_8003_p2[8]));
  LUT6 #(
    .INIT(64'hAA66AAAAA2A2AAAA)) 
    \y_fu_3204[9]_i_2 
       (.I0(\y_fu_3204_reg_n_5_[9] ),
        .I1(\y_fu_3204_reg_n_5_[8] ),
        .I2(\y_fu_3204[9]_i_3_n_5 ),
        .I3(\y_fu_3204[9]_i_4_n_5 ),
        .I4(\y_fu_3204_reg_n_5_[4] ),
        .I5(\y_fu_3204_reg_n_5_[1] ),
        .O(add_ln63_fu_8003_p2[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \y_fu_3204[9]_i_3 
       (.I0(\y_fu_3204_reg_n_5_[0] ),
        .I1(\y_fu_3204_reg_n_5_[2] ),
        .I2(\y_fu_3204_reg_n_5_[3] ),
        .I3(\y_fu_3204_reg_n_5_[5] ),
        .I4(select_ln61_fu_7995_p3[6]),
        .I5(select_ln61_fu_7995_p3[7]),
        .O(\y_fu_3204[9]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \y_fu_3204[9]_i_4 
       (.I0(select_ln61_fu_7995_p3[6]),
        .I1(\y_fu_3204_reg_n_5_[3] ),
        .I2(\y_fu_3204_reg_n_5_[0] ),
        .I3(\y_fu_3204_reg_n_5_[2] ),
        .I4(\y_fu_3204_reg_n_5_[5] ),
        .I5(select_ln61_fu_7995_p3[7]),
        .O(\y_fu_3204[9]_i_4_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_3204_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(add_ln63_fu_8003_p2[0]),
        .Q(\y_fu_3204_reg_n_5_[0] ),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_3204_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(add_ln63_fu_8003_p2[1]),
        .Q(\y_fu_3204_reg_n_5_[1] ),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_3204_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(add_ln63_fu_8003_p2[2]),
        .Q(\y_fu_3204_reg_n_5_[2] ),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_3204_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(add_ln63_fu_8003_p2[3]),
        .Q(\y_fu_3204_reg_n_5_[3] ),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_3204_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(add_ln63_fu_8003_p2[4]),
        .Q(\y_fu_3204_reg_n_5_[4] ),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_3204_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(add_ln63_fu_8003_p2[5]),
        .Q(\y_fu_3204_reg_n_5_[5] ),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_3204_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(add_ln63_fu_8003_p2[6]),
        .Q(select_ln61_fu_7995_p3[6]),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_3204_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(add_ln63_fu_8003_p2[7]),
        .Q(select_ln61_fu_7995_p3[7]),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_3204_reg[8] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(add_ln63_fu_8003_p2[8]),
        .Q(\y_fu_3204_reg_n_5_[8] ),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_3204_reg[9] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(add_ln63_fu_8003_p2[9]),
        .Q(\y_fu_3204_reg_n_5_[9] ),
        .R(ap_loop_init));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_matmul_xnor_2
   (\ap_CS_fsm_reg[10] ,
    res_3_ce0,
    \ap_CS_fsm_reg[10]_0 ,
    \ap_CS_fsm_reg[10]_1 ,
    \ap_CS_fsm_reg[10]_2 ,
    D,
    \ap_CS_fsm_reg[9] ,
    d0,
    res_3_d0,
    \x_fu_590_reg[4]_0 ,
    ap_clk,
    Q,
    grp_matmul_xnor_2_fu_5744_ap_start_reg,
    ap_rst_n_inv,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645375_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645377_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645379_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645381_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645367_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645369_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645371_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645373_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645359_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645361_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645363_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645365_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645351_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645353_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645355_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645357_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645343_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645345_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645347_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645349_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645335_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645337_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645339_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645341_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645327_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645329_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645331_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645333_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645319_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645321_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645323_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645325_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645311_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645313_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645315_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645317_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645303_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645305_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645307_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645309_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645295_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645297_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645299_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645301_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645287_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645289_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645291_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645293_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645279_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645281_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645283_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645285_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645271_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645273_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645275_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645277_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645263_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645265_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645267_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645269_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645255_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645257_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645259_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645261_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645247_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645249_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645251_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645253_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645239_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645241_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645243_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645245_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645231_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645233_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645235_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645237_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645223_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645225_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645227_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645229_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645215_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645217_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645219_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645221_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645207_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645209_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645211_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645213_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645199_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645201_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645203_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645205_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645191_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645193_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645195_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645197_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645183_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645185_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645187_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645189_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645175_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645177_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645179_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645181_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645167_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645169_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645171_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645173_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645159_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645161_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645163_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645165_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645151_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645153_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645155_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645157_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645143_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645145_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645147_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645149_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645135_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645137_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645139_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645141_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645383_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645129_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645131_out,
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645133_out,
    ap_rst_n);
  output \ap_CS_fsm_reg[10] ;
  output res_3_ce0;
  output \ap_CS_fsm_reg[10]_0 ;
  output \ap_CS_fsm_reg[10]_1 ;
  output \ap_CS_fsm_reg[10]_2 ;
  output [1:0]D;
  output \ap_CS_fsm_reg[9] ;
  output [0:0]d0;
  output [6:0]res_3_d0;
  output [3:0]\x_fu_590_reg[4]_0 ;
  input ap_clk;
  input [2:0]Q;
  input grp_matmul_xnor_2_fu_5744_ap_start_reg;
  input ap_rst_n_inv;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645375_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645377_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645379_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645381_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645367_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645369_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645371_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645373_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645359_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645361_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645363_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645365_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645351_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645353_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645355_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645357_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645343_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645345_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645347_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645349_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645335_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645337_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645339_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645341_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645327_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645329_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645331_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645333_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645319_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645321_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645323_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645325_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645311_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645313_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645315_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645317_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645303_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645305_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645307_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645309_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645295_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645297_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645299_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645301_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645287_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645289_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645291_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645293_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645279_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645281_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645283_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645285_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645271_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645273_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645275_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645277_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645263_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645265_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645267_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645269_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645255_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645257_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645259_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645261_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645247_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645249_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645251_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645253_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645239_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645241_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645243_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645245_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645231_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645233_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645235_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645237_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645223_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645225_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645227_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645229_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645215_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645217_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645219_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645221_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645207_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645209_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645211_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645213_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645199_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645201_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645203_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645205_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645191_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645193_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645195_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645197_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645183_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645185_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645187_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645189_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645175_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645177_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645179_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645181_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645167_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645169_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645171_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645173_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645159_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645161_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645163_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645165_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645151_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645153_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645155_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645157_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645143_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645145_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645147_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645149_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645135_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645137_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645139_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645141_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645383_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645129_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645131_out;
  input [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645133_out;
  input ap_rst_n;

  wire [1:0]D;
  wire [2:0]Q;
  wire [8:8]a_reg_3186;
  wire [13:0]add_ln61_fu_1447_p2;
  wire [7:0]add_ln63_fu_1479_p2;
  wire \ap_CS_fsm_reg[10] ;
  wire \ap_CS_fsm_reg[10]_0 ;
  wire \ap_CS_fsm_reg[10]_1 ;
  wire \ap_CS_fsm_reg[10]_2 ;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire ap_loop_init;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \cnt_fu_582[11]_i_2_n_5 ;
  wire \cnt_fu_582[11]_i_3_n_5 ;
  wire \cnt_fu_582[11]_i_4_n_5 ;
  wire \cnt_fu_582[11]_i_5_n_5 ;
  wire \cnt_fu_582[15]_i_2_n_5 ;
  wire \cnt_fu_582[8]_i_2_n_5 ;
  wire \cnt_fu_582[8]_i_3_n_5 ;
  wire \cnt_fu_582[8]_i_4_n_5 ;
  wire [15:8]cnt_fu_582_reg;
  wire \cnt_fu_582_reg[11]_i_1_n_10 ;
  wire \cnt_fu_582_reg[11]_i_1_n_11 ;
  wire \cnt_fu_582_reg[11]_i_1_n_12 ;
  wire \cnt_fu_582_reg[11]_i_1_n_5 ;
  wire \cnt_fu_582_reg[11]_i_1_n_6 ;
  wire \cnt_fu_582_reg[11]_i_1_n_7 ;
  wire \cnt_fu_582_reg[11]_i_1_n_8 ;
  wire \cnt_fu_582_reg[11]_i_1_n_9 ;
  wire \cnt_fu_582_reg[15]_i_1_n_12 ;
  wire \cnt_fu_582_reg[8]_i_1_n_10 ;
  wire \cnt_fu_582_reg[8]_i_1_n_11 ;
  wire \cnt_fu_582_reg[8]_i_1_n_5 ;
  wire \cnt_fu_582_reg[8]_i_1_n_6 ;
  wire \cnt_fu_582_reg[8]_i_1_n_7 ;
  wire \cnt_fu_582_reg[8]_i_1_n_8 ;
  wire \cnt_fu_582_reg[8]_i_1_n_9 ;
  wire [0:0]d0;
  wire \dout_tmp_inferred__0/a_reg_3186[8]_i_28_n_5 ;
  wire \dout_tmp_inferred__0/a_reg_3186[8]_i_29_n_5 ;
  wire \dout_tmp_inferred__0/a_reg_3186[8]_i_2_n_5 ;
  wire \dout_tmp_inferred__0/a_reg_3186[8]_i_30_n_5 ;
  wire \dout_tmp_inferred__0/a_reg_3186[8]_i_31_n_5 ;
  wire \dout_tmp_inferred__0/a_reg_3186[8]_i_32_n_5 ;
  wire \dout_tmp_inferred__0/a_reg_3186[8]_i_33_n_5 ;
  wire \dout_tmp_inferred__0/a_reg_3186[8]_i_34_n_5 ;
  wire \dout_tmp_inferred__0/a_reg_3186[8]_i_35_n_5 ;
  wire \dout_tmp_inferred__0/a_reg_3186[8]_i_36_n_5 ;
  wire \dout_tmp_inferred__0/a_reg_3186[8]_i_37_n_5 ;
  wire \dout_tmp_inferred__0/a_reg_3186[8]_i_38_n_5 ;
  wire \dout_tmp_inferred__0/a_reg_3186[8]_i_39_n_5 ;
  wire \dout_tmp_inferred__0/a_reg_3186[8]_i_3_n_5 ;
  wire \dout_tmp_inferred__0/a_reg_3186[8]_i_40_n_5 ;
  wire \dout_tmp_inferred__0/a_reg_3186[8]_i_41_n_5 ;
  wire \dout_tmp_inferred__0/a_reg_3186[8]_i_42_n_5 ;
  wire \dout_tmp_inferred__0/a_reg_3186[8]_i_43_n_5 ;
  wire \dout_tmp_inferred__0/a_reg_3186[8]_i_44_n_5 ;
  wire \dout_tmp_inferred__0/a_reg_3186[8]_i_45_n_5 ;
  wire \dout_tmp_inferred__0/a_reg_3186[8]_i_46_n_5 ;
  wire \dout_tmp_inferred__0/a_reg_3186[8]_i_47_n_5 ;
  wire \dout_tmp_inferred__0/a_reg_3186[8]_i_48_n_5 ;
  wire \dout_tmp_inferred__0/a_reg_3186[8]_i_49_n_5 ;
  wire \dout_tmp_inferred__0/a_reg_3186[8]_i_50_n_5 ;
  wire \dout_tmp_inferred__0/a_reg_3186[8]_i_51_n_5 ;
  wire \dout_tmp_inferred__0/a_reg_3186[8]_i_52_n_5 ;
  wire \dout_tmp_inferred__0/a_reg_3186[8]_i_53_n_5 ;
  wire \dout_tmp_inferred__0/a_reg_3186[8]_i_54_n_5 ;
  wire \dout_tmp_inferred__0/a_reg_3186[8]_i_55_n_5 ;
  wire \dout_tmp_inferred__0/a_reg_3186[8]_i_56_n_5 ;
  wire \dout_tmp_inferred__0/a_reg_3186[8]_i_57_n_5 ;
  wire \dout_tmp_inferred__0/a_reg_3186[8]_i_58_n_5 ;
  wire \dout_tmp_inferred__0/a_reg_3186[8]_i_59_n_5 ;
  wire \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_10_n_5 ;
  wire \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_11_n_5 ;
  wire \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_12_n_5 ;
  wire \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_13_n_5 ;
  wire \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_14_n_5 ;
  wire \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_15_n_5 ;
  wire \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_16_n_5 ;
  wire \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_17_n_5 ;
  wire \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_18_n_5 ;
  wire \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_19_n_5 ;
  wire \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_1_n_5 ;
  wire \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_20_n_5 ;
  wire \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_21_n_5 ;
  wire \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_22_n_5 ;
  wire \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_23_n_5 ;
  wire \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_24_n_5 ;
  wire \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_25_n_5 ;
  wire \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_26_n_5 ;
  wire \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_27_n_5 ;
  wire \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_4_n_5 ;
  wire \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_5_n_5 ;
  wire \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_6_n_5 ;
  wire \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_7_n_5 ;
  wire \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_8_n_5 ;
  wire \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_9_n_5 ;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645129_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645131_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645133_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645135_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645137_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645139_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645141_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645143_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645145_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645147_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645149_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645151_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645153_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645155_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645157_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645159_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645161_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645163_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645165_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645167_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645169_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645171_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645173_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645175_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645177_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645179_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645181_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645183_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645185_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645187_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645189_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645191_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645193_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645195_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645197_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645199_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645201_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645203_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645205_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645207_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645209_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645211_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645213_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645215_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645217_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645219_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645221_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645223_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645225_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645227_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645229_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645231_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645233_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645235_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645237_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645239_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645241_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645243_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645245_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645247_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645249_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645251_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645253_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645255_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645257_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645259_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645261_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645263_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645265_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645267_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645269_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645271_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645273_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645275_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645277_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645279_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645281_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645283_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645285_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645287_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645289_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645291_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645293_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645295_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645297_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645299_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645301_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645303_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645305_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645307_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645309_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645311_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645313_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645315_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645317_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645319_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645321_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645323_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645325_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645327_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645329_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645331_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645333_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645335_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645337_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645339_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645341_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645343_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645345_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645347_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645349_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645351_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645353_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645355_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645357_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645359_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645361_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645363_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645365_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645367_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645369_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645371_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645373_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645375_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645377_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645379_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645381_out;
  wire [0:0]grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645383_out;
  wire grp_matmul_xnor_2_fu_5744_ap_ready;
  wire grp_matmul_xnor_2_fu_5744_ap_start_reg;
  wire [8:8]grp_matmul_xnor_2_fu_5744_res_3_d0;
  wire \icmp_ln21_reg_3191[0]_i_1_n_5 ;
  wire \icmp_ln21_reg_3191[0]_i_2_n_5 ;
  wire \icmp_ln21_reg_3191[0]_i_3_n_5 ;
  wire \icmp_ln21_reg_3191[0]_i_4_n_5 ;
  wire icmp_ln63_1_fu_1485_p2;
  wire \icmp_ln63_1_reg_3182_pp0_iter2_reg_reg[0]_srl2_n_5 ;
  wire icmp_ln63_1_reg_3182_pp0_iter3_reg;
  wire icmp_ln63_fu_1461_p2;
  wire \icmp_ln63_reg_3170_pp0_iter2_reg_reg[0]_srl2_i_2_n_5 ;
  wire \icmp_ln63_reg_3170_pp0_iter2_reg_reg[0]_srl2_n_5 ;
  wire icmp_ln63_reg_3170_pp0_iter3_reg;
  wire indvar_flatten_fu_5940;
  wire \indvar_flatten_fu_594[13]_i_3_n_5 ;
  wire \indvar_flatten_fu_594[13]_i_5_n_5 ;
  wire \indvar_flatten_fu_594[13]_i_6_n_5 ;
  wire \indvar_flatten_fu_594_reg_n_5_[0] ;
  wire \indvar_flatten_fu_594_reg_n_5_[10] ;
  wire \indvar_flatten_fu_594_reg_n_5_[11] ;
  wire \indvar_flatten_fu_594_reg_n_5_[12] ;
  wire \indvar_flatten_fu_594_reg_n_5_[13] ;
  wire \indvar_flatten_fu_594_reg_n_5_[1] ;
  wire \indvar_flatten_fu_594_reg_n_5_[2] ;
  wire \indvar_flatten_fu_594_reg_n_5_[3] ;
  wire \indvar_flatten_fu_594_reg_n_5_[4] ;
  wire \indvar_flatten_fu_594_reg_n_5_[5] ;
  wire \indvar_flatten_fu_594_reg_n_5_[6] ;
  wire \indvar_flatten_fu_594_reg_n_5_[7] ;
  wire \indvar_flatten_fu_594_reg_n_5_[8] ;
  wire \indvar_flatten_fu_594_reg_n_5_[9] ;
  wire ram_reg_0_15_11_11_i_2_n_5;
  wire ram_reg_0_15_11_11_i_2_n_6;
  wire ram_reg_0_15_11_11_i_2_n_7;
  wire ram_reg_0_15_11_11_i_2_n_8;
  wire ram_reg_0_15_8_8_i_11_n_5;
  wire ram_reg_0_15_8_8_i_7_n_5;
  wire ram_reg_0_15_8_8_i_7_n_6;
  wire ram_reg_0_15_8_8_i_7_n_7;
  wire ram_reg_0_15_8_8_i_7_n_8;
  wire res_3_ce0;
  wire [6:0]res_3_d0;
  wire [15:9]select_ln61_1_fu_2421_p3;
  wire [1:0]select_ln61_2_fu_2434_p3;
  wire [6:1]select_ln61_fu_1467_p3;
  wire [6:0]trunc_ln63_reg_3176;
  wire [6:0]trunc_ln63_reg_3176_pp0_iter2_reg;
  wire \x_fu_590[5]_i_2_n_5 ;
  wire [5:0]x_fu_590_reg;
  wire [3:0]\x_fu_590_reg[4]_0 ;
  wire \y_fu_586[7]_i_3_n_5 ;
  wire \y_fu_586[7]_i_4_n_5 ;
  wire \y_fu_586_reg_n_5_[0] ;
  wire \y_fu_586_reg_n_5_[7] ;
  wire [8:8]zext_ln64_fu_2452_p1;
  wire [3:0]\NLW_cnt_fu_582_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_cnt_fu_582_reg[15]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_cnt_fu_582_reg[8]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_ram_reg_0_15_15_15_i_2_CO_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_15_15_15_i_2_O_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_15_8_8_i_7_O_UNCONNECTED;

  FDRE \a_reg_3186_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_1_n_5 ),
        .Q(a_reg_3186),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_8),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3),
        .Q(res_3_ce0),
        .R(ap_rst_n_inv));
  (* srl_name = "inst/\\grp_matmul_xnor_2_fu_5744/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter2_reg_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(grp_matmul_xnor_2_fu_5744_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5));
  FDRE ap_loop_exit_ready_pp0_iter3_reg_reg__0
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5),
        .Q(ap_loop_exit_ready_pp0_iter3_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \cnt_fu_582[11]_i_2 
       (.I0(cnt_fu_582_reg[14]),
        .I1(icmp_ln63_reg_3170_pp0_iter3_reg),
        .O(\cnt_fu_582[11]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cnt_fu_582[11]_i_3 
       (.I0(cnt_fu_582_reg[13]),
        .I1(icmp_ln63_reg_3170_pp0_iter3_reg),
        .O(\cnt_fu_582[11]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cnt_fu_582[11]_i_4 
       (.I0(cnt_fu_582_reg[12]),
        .I1(icmp_ln63_reg_3170_pp0_iter3_reg),
        .O(\cnt_fu_582[11]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cnt_fu_582[11]_i_5 
       (.I0(cnt_fu_582_reg[11]),
        .I1(icmp_ln63_reg_3170_pp0_iter3_reg),
        .O(\cnt_fu_582[11]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cnt_fu_582[15]_i_2 
       (.I0(cnt_fu_582_reg[15]),
        .I1(icmp_ln63_reg_3170_pp0_iter3_reg),
        .O(\cnt_fu_582[15]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cnt_fu_582[8]_i_2 
       (.I0(cnt_fu_582_reg[10]),
        .I1(icmp_ln63_reg_3170_pp0_iter3_reg),
        .O(\cnt_fu_582[8]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cnt_fu_582[8]_i_3 
       (.I0(cnt_fu_582_reg[9]),
        .I1(icmp_ln63_reg_3170_pp0_iter3_reg),
        .O(\cnt_fu_582[8]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \cnt_fu_582[8]_i_4 
       (.I0(zext_ln64_fu_2452_p1),
        .I1(icmp_ln63_reg_3170_pp0_iter3_reg),
        .I2(cnt_fu_582_reg[8]),
        .O(\cnt_fu_582[8]_i_4_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_fu_582_reg[10] 
       (.C(ap_clk),
        .CE(res_3_ce0),
        .D(\cnt_fu_582_reg[8]_i_1_n_9 ),
        .Q(cnt_fu_582_reg[10]),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_fu_582_reg[11] 
       (.C(ap_clk),
        .CE(res_3_ce0),
        .D(\cnt_fu_582_reg[11]_i_1_n_12 ),
        .Q(cnt_fu_582_reg[11]),
        .R(ap_loop_init));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cnt_fu_582_reg[11]_i_1 
       (.CI(\cnt_fu_582_reg[8]_i_1_n_5 ),
        .CO({\cnt_fu_582_reg[11]_i_1_n_5 ,\cnt_fu_582_reg[11]_i_1_n_6 ,\cnt_fu_582_reg[11]_i_1_n_7 ,\cnt_fu_582_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cnt_fu_582_reg[11]_i_1_n_9 ,\cnt_fu_582_reg[11]_i_1_n_10 ,\cnt_fu_582_reg[11]_i_1_n_11 ,\cnt_fu_582_reg[11]_i_1_n_12 }),
        .S({\cnt_fu_582[11]_i_2_n_5 ,\cnt_fu_582[11]_i_3_n_5 ,\cnt_fu_582[11]_i_4_n_5 ,\cnt_fu_582[11]_i_5_n_5 }));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_fu_582_reg[12] 
       (.C(ap_clk),
        .CE(res_3_ce0),
        .D(\cnt_fu_582_reg[11]_i_1_n_11 ),
        .Q(cnt_fu_582_reg[12]),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_fu_582_reg[13] 
       (.C(ap_clk),
        .CE(res_3_ce0),
        .D(\cnt_fu_582_reg[11]_i_1_n_10 ),
        .Q(cnt_fu_582_reg[13]),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_fu_582_reg[14] 
       (.C(ap_clk),
        .CE(res_3_ce0),
        .D(\cnt_fu_582_reg[11]_i_1_n_9 ),
        .Q(cnt_fu_582_reg[14]),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_fu_582_reg[15] 
       (.C(ap_clk),
        .CE(res_3_ce0),
        .D(\cnt_fu_582_reg[15]_i_1_n_12 ),
        .Q(cnt_fu_582_reg[15]),
        .R(ap_loop_init));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cnt_fu_582_reg[15]_i_1 
       (.CI(\cnt_fu_582_reg[11]_i_1_n_5 ),
        .CO(\NLW_cnt_fu_582_reg[15]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_cnt_fu_582_reg[15]_i_1_O_UNCONNECTED [3:1],\cnt_fu_582_reg[15]_i_1_n_12 }),
        .S({1'b0,1'b0,1'b0,\cnt_fu_582[15]_i_2_n_5 }));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_fu_582_reg[8] 
       (.C(ap_clk),
        .CE(res_3_ce0),
        .D(\cnt_fu_582_reg[8]_i_1_n_11 ),
        .Q(cnt_fu_582_reg[8]),
        .R(ap_loop_init));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cnt_fu_582_reg[8]_i_1 
       (.CI(1'b0),
        .CO({\cnt_fu_582_reg[8]_i_1_n_5 ,\cnt_fu_582_reg[8]_i_1_n_6 ,\cnt_fu_582_reg[8]_i_1_n_7 ,\cnt_fu_582_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,zext_ln64_fu_2452_p1,1'b0}),
        .O({\cnt_fu_582_reg[8]_i_1_n_9 ,\cnt_fu_582_reg[8]_i_1_n_10 ,\cnt_fu_582_reg[8]_i_1_n_11 ,\NLW_cnt_fu_582_reg[8]_i_1_O_UNCONNECTED [0]}),
        .S({\cnt_fu_582[8]_i_2_n_5 ,\cnt_fu_582[8]_i_3_n_5 ,\cnt_fu_582[8]_i_4_n_5 ,1'b0}));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_fu_582_reg[9] 
       (.C(ap_clk),
        .CE(res_3_ce0),
        .D(\cnt_fu_582_reg[8]_i_1_n_10 ),
        .Q(cnt_fu_582_reg[9]),
        .R(ap_loop_init));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout_tmp_inferred__0/a_reg_3186[8]_i_2 
       (.I0(\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_4_n_5 ),
        .I1(\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_5_n_5 ),
        .I2(trunc_ln63_reg_3176[5]),
        .I3(\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_6_n_5 ),
        .I4(trunc_ln63_reg_3176[4]),
        .I5(\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_7_n_5 ),
        .O(\dout_tmp_inferred__0/a_reg_3186[8]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout_tmp_inferred__0/a_reg_3186[8]_i_28 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645279_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645281_out),
        .I2(trunc_ln63_reg_3176[1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645283_out),
        .I4(trunc_ln63_reg_3176[0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645285_out),
        .O(\dout_tmp_inferred__0/a_reg_3186[8]_i_28_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout_tmp_inferred__0/a_reg_3186[8]_i_29 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645271_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645273_out),
        .I2(trunc_ln63_reg_3176[1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645275_out),
        .I4(trunc_ln63_reg_3176[0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645277_out),
        .O(\dout_tmp_inferred__0/a_reg_3186[8]_i_29_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout_tmp_inferred__0/a_reg_3186[8]_i_3 
       (.I0(\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_8_n_5 ),
        .I1(\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_9_n_5 ),
        .I2(trunc_ln63_reg_3176[5]),
        .I3(\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_10_n_5 ),
        .I4(trunc_ln63_reg_3176[4]),
        .I5(\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_11_n_5 ),
        .O(\dout_tmp_inferred__0/a_reg_3186[8]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout_tmp_inferred__0/a_reg_3186[8]_i_30 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645263_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645265_out),
        .I2(trunc_ln63_reg_3176[1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645267_out),
        .I4(trunc_ln63_reg_3176[0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645269_out),
        .O(\dout_tmp_inferred__0/a_reg_3186[8]_i_30_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout_tmp_inferred__0/a_reg_3186[8]_i_31 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645255_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645257_out),
        .I2(trunc_ln63_reg_3176[1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645259_out),
        .I4(trunc_ln63_reg_3176[0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645261_out),
        .O(\dout_tmp_inferred__0/a_reg_3186[8]_i_31_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout_tmp_inferred__0/a_reg_3186[8]_i_32 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645311_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645313_out),
        .I2(trunc_ln63_reg_3176[1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645315_out),
        .I4(trunc_ln63_reg_3176[0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645317_out),
        .O(\dout_tmp_inferred__0/a_reg_3186[8]_i_32_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout_tmp_inferred__0/a_reg_3186[8]_i_33 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645303_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645305_out),
        .I2(trunc_ln63_reg_3176[1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645307_out),
        .I4(trunc_ln63_reg_3176[0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645309_out),
        .O(\dout_tmp_inferred__0/a_reg_3186[8]_i_33_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout_tmp_inferred__0/a_reg_3186[8]_i_34 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645295_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645297_out),
        .I2(trunc_ln63_reg_3176[1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645299_out),
        .I4(trunc_ln63_reg_3176[0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645301_out),
        .O(\dout_tmp_inferred__0/a_reg_3186[8]_i_34_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout_tmp_inferred__0/a_reg_3186[8]_i_35 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645287_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645289_out),
        .I2(trunc_ln63_reg_3176[1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645291_out),
        .I4(trunc_ln63_reg_3176[0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645293_out),
        .O(\dout_tmp_inferred__0/a_reg_3186[8]_i_35_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout_tmp_inferred__0/a_reg_3186[8]_i_36 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645343_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645345_out),
        .I2(trunc_ln63_reg_3176[1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645347_out),
        .I4(trunc_ln63_reg_3176[0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645349_out),
        .O(\dout_tmp_inferred__0/a_reg_3186[8]_i_36_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout_tmp_inferred__0/a_reg_3186[8]_i_37 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645335_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645337_out),
        .I2(trunc_ln63_reg_3176[1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645339_out),
        .I4(trunc_ln63_reg_3176[0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645341_out),
        .O(\dout_tmp_inferred__0/a_reg_3186[8]_i_37_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout_tmp_inferred__0/a_reg_3186[8]_i_38 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645327_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645329_out),
        .I2(trunc_ln63_reg_3176[1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645331_out),
        .I4(trunc_ln63_reg_3176[0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645333_out),
        .O(\dout_tmp_inferred__0/a_reg_3186[8]_i_38_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout_tmp_inferred__0/a_reg_3186[8]_i_39 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645319_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645321_out),
        .I2(trunc_ln63_reg_3176[1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645323_out),
        .I4(trunc_ln63_reg_3176[0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645325_out),
        .O(\dout_tmp_inferred__0/a_reg_3186[8]_i_39_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout_tmp_inferred__0/a_reg_3186[8]_i_40 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645375_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645377_out),
        .I2(trunc_ln63_reg_3176[1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645379_out),
        .I4(trunc_ln63_reg_3176[0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645381_out),
        .O(\dout_tmp_inferred__0/a_reg_3186[8]_i_40_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout_tmp_inferred__0/a_reg_3186[8]_i_41 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645367_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645369_out),
        .I2(trunc_ln63_reg_3176[1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645371_out),
        .I4(trunc_ln63_reg_3176[0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645373_out),
        .O(\dout_tmp_inferred__0/a_reg_3186[8]_i_41_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout_tmp_inferred__0/a_reg_3186[8]_i_42 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645359_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645361_out),
        .I2(trunc_ln63_reg_3176[1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645363_out),
        .I4(trunc_ln63_reg_3176[0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645365_out),
        .O(\dout_tmp_inferred__0/a_reg_3186[8]_i_42_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout_tmp_inferred__0/a_reg_3186[8]_i_43 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645351_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645353_out),
        .I2(trunc_ln63_reg_3176[1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645355_out),
        .I4(trunc_ln63_reg_3176[0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645357_out),
        .O(\dout_tmp_inferred__0/a_reg_3186[8]_i_43_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout_tmp_inferred__0/a_reg_3186[8]_i_44 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645151_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645153_out),
        .I2(trunc_ln63_reg_3176[1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645155_out),
        .I4(trunc_ln63_reg_3176[0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645157_out),
        .O(\dout_tmp_inferred__0/a_reg_3186[8]_i_44_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout_tmp_inferred__0/a_reg_3186[8]_i_45 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645143_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645145_out),
        .I2(trunc_ln63_reg_3176[1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645147_out),
        .I4(trunc_ln63_reg_3176[0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645149_out),
        .O(\dout_tmp_inferred__0/a_reg_3186[8]_i_45_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout_tmp_inferred__0/a_reg_3186[8]_i_46 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645135_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645137_out),
        .I2(trunc_ln63_reg_3176[1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645139_out),
        .I4(trunc_ln63_reg_3176[0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645141_out),
        .O(\dout_tmp_inferred__0/a_reg_3186[8]_i_46_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout_tmp_inferred__0/a_reg_3186[8]_i_47 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645383_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645129_out),
        .I2(trunc_ln63_reg_3176[1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645131_out),
        .I4(trunc_ln63_reg_3176[0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645133_out),
        .O(\dout_tmp_inferred__0/a_reg_3186[8]_i_47_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout_tmp_inferred__0/a_reg_3186[8]_i_48 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645183_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645185_out),
        .I2(trunc_ln63_reg_3176[1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645187_out),
        .I4(trunc_ln63_reg_3176[0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645189_out),
        .O(\dout_tmp_inferred__0/a_reg_3186[8]_i_48_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout_tmp_inferred__0/a_reg_3186[8]_i_49 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645175_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645177_out),
        .I2(trunc_ln63_reg_3176[1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645179_out),
        .I4(trunc_ln63_reg_3176[0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645181_out),
        .O(\dout_tmp_inferred__0/a_reg_3186[8]_i_49_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout_tmp_inferred__0/a_reg_3186[8]_i_50 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645167_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645169_out),
        .I2(trunc_ln63_reg_3176[1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645171_out),
        .I4(trunc_ln63_reg_3176[0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645173_out),
        .O(\dout_tmp_inferred__0/a_reg_3186[8]_i_50_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout_tmp_inferred__0/a_reg_3186[8]_i_51 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645159_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645161_out),
        .I2(trunc_ln63_reg_3176[1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645163_out),
        .I4(trunc_ln63_reg_3176[0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645165_out),
        .O(\dout_tmp_inferred__0/a_reg_3186[8]_i_51_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout_tmp_inferred__0/a_reg_3186[8]_i_52 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645215_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645217_out),
        .I2(trunc_ln63_reg_3176[1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645219_out),
        .I4(trunc_ln63_reg_3176[0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645221_out),
        .O(\dout_tmp_inferred__0/a_reg_3186[8]_i_52_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout_tmp_inferred__0/a_reg_3186[8]_i_53 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645207_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645209_out),
        .I2(trunc_ln63_reg_3176[1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645211_out),
        .I4(trunc_ln63_reg_3176[0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645213_out),
        .O(\dout_tmp_inferred__0/a_reg_3186[8]_i_53_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout_tmp_inferred__0/a_reg_3186[8]_i_54 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645199_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645201_out),
        .I2(trunc_ln63_reg_3176[1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645203_out),
        .I4(trunc_ln63_reg_3176[0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645205_out),
        .O(\dout_tmp_inferred__0/a_reg_3186[8]_i_54_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout_tmp_inferred__0/a_reg_3186[8]_i_55 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645191_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645193_out),
        .I2(trunc_ln63_reg_3176[1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645195_out),
        .I4(trunc_ln63_reg_3176[0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645197_out),
        .O(\dout_tmp_inferred__0/a_reg_3186[8]_i_55_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout_tmp_inferred__0/a_reg_3186[8]_i_56 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645247_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645249_out),
        .I2(trunc_ln63_reg_3176[1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645251_out),
        .I4(trunc_ln63_reg_3176[0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645253_out),
        .O(\dout_tmp_inferred__0/a_reg_3186[8]_i_56_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout_tmp_inferred__0/a_reg_3186[8]_i_57 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645239_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645241_out),
        .I2(trunc_ln63_reg_3176[1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645243_out),
        .I4(trunc_ln63_reg_3176[0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645245_out),
        .O(\dout_tmp_inferred__0/a_reg_3186[8]_i_57_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout_tmp_inferred__0/a_reg_3186[8]_i_58 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645231_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645233_out),
        .I2(trunc_ln63_reg_3176[1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645235_out),
        .I4(trunc_ln63_reg_3176[0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645237_out),
        .O(\dout_tmp_inferred__0/a_reg_3186[8]_i_58_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout_tmp_inferred__0/a_reg_3186[8]_i_59 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645223_out),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645225_out),
        .I2(trunc_ln63_reg_3176[1]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645227_out),
        .I4(trunc_ln63_reg_3176[0]),
        .I5(grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645229_out),
        .O(\dout_tmp_inferred__0/a_reg_3186[8]_i_59_n_5 ));
  MUXF7 \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_1 
       (.I0(\dout_tmp_inferred__0/a_reg_3186[8]_i_2_n_5 ),
        .I1(\dout_tmp_inferred__0/a_reg_3186[8]_i_3_n_5 ),
        .O(\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_1_n_5 ),
        .S(trunc_ln63_reg_3176[6]));
  MUXF8 \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_10 
       (.I0(\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_24_n_5 ),
        .I1(\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_25_n_5 ),
        .O(\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_10_n_5 ),
        .S(trunc_ln63_reg_3176[3]));
  MUXF8 \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_11 
       (.I0(\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_26_n_5 ),
        .I1(\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_27_n_5 ),
        .O(\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_11_n_5 ),
        .S(trunc_ln63_reg_3176[3]));
  MUXF7 \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_12 
       (.I0(\dout_tmp_inferred__0/a_reg_3186[8]_i_28_n_5 ),
        .I1(\dout_tmp_inferred__0/a_reg_3186[8]_i_29_n_5 ),
        .O(\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_12_n_5 ),
        .S(trunc_ln63_reg_3176[2]));
  MUXF7 \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_13 
       (.I0(\dout_tmp_inferred__0/a_reg_3186[8]_i_30_n_5 ),
        .I1(\dout_tmp_inferred__0/a_reg_3186[8]_i_31_n_5 ),
        .O(\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_13_n_5 ),
        .S(trunc_ln63_reg_3176[2]));
  MUXF7 \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_14 
       (.I0(\dout_tmp_inferred__0/a_reg_3186[8]_i_32_n_5 ),
        .I1(\dout_tmp_inferred__0/a_reg_3186[8]_i_33_n_5 ),
        .O(\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_14_n_5 ),
        .S(trunc_ln63_reg_3176[2]));
  MUXF7 \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_15 
       (.I0(\dout_tmp_inferred__0/a_reg_3186[8]_i_34_n_5 ),
        .I1(\dout_tmp_inferred__0/a_reg_3186[8]_i_35_n_5 ),
        .O(\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_15_n_5 ),
        .S(trunc_ln63_reg_3176[2]));
  MUXF7 \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_16 
       (.I0(\dout_tmp_inferred__0/a_reg_3186[8]_i_36_n_5 ),
        .I1(\dout_tmp_inferred__0/a_reg_3186[8]_i_37_n_5 ),
        .O(\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_16_n_5 ),
        .S(trunc_ln63_reg_3176[2]));
  MUXF7 \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_17 
       (.I0(\dout_tmp_inferred__0/a_reg_3186[8]_i_38_n_5 ),
        .I1(\dout_tmp_inferred__0/a_reg_3186[8]_i_39_n_5 ),
        .O(\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_17_n_5 ),
        .S(trunc_ln63_reg_3176[2]));
  MUXF7 \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_18 
       (.I0(\dout_tmp_inferred__0/a_reg_3186[8]_i_40_n_5 ),
        .I1(\dout_tmp_inferred__0/a_reg_3186[8]_i_41_n_5 ),
        .O(\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_18_n_5 ),
        .S(trunc_ln63_reg_3176[2]));
  MUXF7 \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_19 
       (.I0(\dout_tmp_inferred__0/a_reg_3186[8]_i_42_n_5 ),
        .I1(\dout_tmp_inferred__0/a_reg_3186[8]_i_43_n_5 ),
        .O(\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_19_n_5 ),
        .S(trunc_ln63_reg_3176[2]));
  MUXF7 \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_20 
       (.I0(\dout_tmp_inferred__0/a_reg_3186[8]_i_44_n_5 ),
        .I1(\dout_tmp_inferred__0/a_reg_3186[8]_i_45_n_5 ),
        .O(\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_20_n_5 ),
        .S(trunc_ln63_reg_3176[2]));
  MUXF7 \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_21 
       (.I0(\dout_tmp_inferred__0/a_reg_3186[8]_i_46_n_5 ),
        .I1(\dout_tmp_inferred__0/a_reg_3186[8]_i_47_n_5 ),
        .O(\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_21_n_5 ),
        .S(trunc_ln63_reg_3176[2]));
  MUXF7 \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_22 
       (.I0(\dout_tmp_inferred__0/a_reg_3186[8]_i_48_n_5 ),
        .I1(\dout_tmp_inferred__0/a_reg_3186[8]_i_49_n_5 ),
        .O(\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_22_n_5 ),
        .S(trunc_ln63_reg_3176[2]));
  MUXF7 \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_23 
       (.I0(\dout_tmp_inferred__0/a_reg_3186[8]_i_50_n_5 ),
        .I1(\dout_tmp_inferred__0/a_reg_3186[8]_i_51_n_5 ),
        .O(\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_23_n_5 ),
        .S(trunc_ln63_reg_3176[2]));
  MUXF7 \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_24 
       (.I0(\dout_tmp_inferred__0/a_reg_3186[8]_i_52_n_5 ),
        .I1(\dout_tmp_inferred__0/a_reg_3186[8]_i_53_n_5 ),
        .O(\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_24_n_5 ),
        .S(trunc_ln63_reg_3176[2]));
  MUXF7 \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_25 
       (.I0(\dout_tmp_inferred__0/a_reg_3186[8]_i_54_n_5 ),
        .I1(\dout_tmp_inferred__0/a_reg_3186[8]_i_55_n_5 ),
        .O(\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_25_n_5 ),
        .S(trunc_ln63_reg_3176[2]));
  MUXF7 \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_26 
       (.I0(\dout_tmp_inferred__0/a_reg_3186[8]_i_56_n_5 ),
        .I1(\dout_tmp_inferred__0/a_reg_3186[8]_i_57_n_5 ),
        .O(\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_26_n_5 ),
        .S(trunc_ln63_reg_3176[2]));
  MUXF7 \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_27 
       (.I0(\dout_tmp_inferred__0/a_reg_3186[8]_i_58_n_5 ),
        .I1(\dout_tmp_inferred__0/a_reg_3186[8]_i_59_n_5 ),
        .O(\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_27_n_5 ),
        .S(trunc_ln63_reg_3176[2]));
  MUXF8 \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_4 
       (.I0(\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_12_n_5 ),
        .I1(\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_13_n_5 ),
        .O(\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_4_n_5 ),
        .S(trunc_ln63_reg_3176[3]));
  MUXF8 \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_5 
       (.I0(\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_14_n_5 ),
        .I1(\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_15_n_5 ),
        .O(\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_5_n_5 ),
        .S(trunc_ln63_reg_3176[3]));
  MUXF8 \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_6 
       (.I0(\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_16_n_5 ),
        .I1(\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_17_n_5 ),
        .O(\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_6_n_5 ),
        .S(trunc_ln63_reg_3176[3]));
  MUXF8 \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_7 
       (.I0(\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_18_n_5 ),
        .I1(\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_19_n_5 ),
        .O(\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_7_n_5 ),
        .S(trunc_ln63_reg_3176[3]));
  MUXF8 \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_8 
       (.I0(\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_20_n_5 ),
        .I1(\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_21_n_5 ),
        .O(\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_8_n_5 ),
        .S(trunc_ln63_reg_3176[3]));
  MUXF8 \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_9 
       (.I0(\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_22_n_5 ),
        .I1(\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_23_n_5 ),
        .O(\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_9_n_5 ),
        .S(trunc_ln63_reg_3176[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_6 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q[1:0]),
        .SR(ap_loop_init),
        .add_ln61_fu_1447_p2(add_ln61_fu_1447_p2),
        .\ap_CS_fsm_reg[9] (\ap_CS_fsm_reg[9] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(\indvar_flatten_fu_594[13]_i_3_n_5 ),
        .ap_loop_exit_ready_pp0_iter3_reg(ap_loop_exit_ready_pp0_iter3_reg),
        .ap_loop_init_int_reg_0(flow_control_loop_pipe_sequential_init_U_n_8),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_matmul_xnor_2_fu_5744_ap_ready(grp_matmul_xnor_2_fu_5744_ap_ready),
        .grp_matmul_xnor_2_fu_5744_ap_start_reg(grp_matmul_xnor_2_fu_5744_ap_start_reg),
        .indvar_flatten_fu_5940(indvar_flatten_fu_5940),
        .\indvar_flatten_fu_594_reg[0] (\indvar_flatten_fu_594_reg_n_5_[0] ),
        .\indvar_flatten_fu_594_reg[12] (\indvar_flatten_fu_594_reg_n_5_[9] ),
        .\indvar_flatten_fu_594_reg[12]_0 (\indvar_flatten_fu_594_reg_n_5_[10] ),
        .\indvar_flatten_fu_594_reg[12]_1 (\indvar_flatten_fu_594_reg_n_5_[11] ),
        .\indvar_flatten_fu_594_reg[12]_2 (\indvar_flatten_fu_594_reg_n_5_[12] ),
        .\indvar_flatten_fu_594_reg[13] (\indvar_flatten_fu_594_reg_n_5_[13] ),
        .\indvar_flatten_fu_594_reg[4] (\indvar_flatten_fu_594_reg_n_5_[1] ),
        .\indvar_flatten_fu_594_reg[4]_0 (\indvar_flatten_fu_594_reg_n_5_[2] ),
        .\indvar_flatten_fu_594_reg[4]_1 (\indvar_flatten_fu_594_reg_n_5_[3] ),
        .\indvar_flatten_fu_594_reg[4]_2 (\indvar_flatten_fu_594_reg_n_5_[4] ),
        .\indvar_flatten_fu_594_reg[8] (\indvar_flatten_fu_594_reg_n_5_[5] ),
        .\indvar_flatten_fu_594_reg[8]_0 (\indvar_flatten_fu_594_reg_n_5_[6] ),
        .\indvar_flatten_fu_594_reg[8]_1 (\indvar_flatten_fu_594_reg_n_5_[7] ),
        .\indvar_flatten_fu_594_reg[8]_2 (\indvar_flatten_fu_594_reg_n_5_[8] ));
  LUT5 #(
    .INIT(32'hFFB80047)) 
    \icmp_ln21_reg_3191[0]_i_1 
       (.I0(\icmp_ln21_reg_3191[0]_i_2_n_5 ),
        .I1(trunc_ln63_reg_3176_pp0_iter2_reg[0]),
        .I2(\icmp_ln21_reg_3191[0]_i_3_n_5 ),
        .I3(\icmp_ln21_reg_3191[0]_i_4_n_5 ),
        .I4(a_reg_3186),
        .O(\icmp_ln21_reg_3191[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h004019893666D905)) 
    \icmp_ln21_reg_3191[0]_i_2 
       (.I0(trunc_ln63_reg_3176_pp0_iter2_reg[3]),
        .I1(trunc_ln63_reg_3176_pp0_iter2_reg[6]),
        .I2(trunc_ln63_reg_3176_pp0_iter2_reg[2]),
        .I3(trunc_ln63_reg_3176_pp0_iter2_reg[4]),
        .I4(trunc_ln63_reg_3176_pp0_iter2_reg[5]),
        .I5(trunc_ln63_reg_3176_pp0_iter2_reg[1]),
        .O(\icmp_ln21_reg_3191[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h000144740C953AB0)) 
    \icmp_ln21_reg_3191[0]_i_3 
       (.I0(trunc_ln63_reg_3176_pp0_iter2_reg[3]),
        .I1(trunc_ln63_reg_3176_pp0_iter2_reg[5]),
        .I2(trunc_ln63_reg_3176_pp0_iter2_reg[6]),
        .I3(trunc_ln63_reg_3176_pp0_iter2_reg[4]),
        .I4(trunc_ln63_reg_3176_pp0_iter2_reg[1]),
        .I5(trunc_ln63_reg_3176_pp0_iter2_reg[2]),
        .O(\icmp_ln21_reg_3191[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h8202A80A08800000)) 
    \icmp_ln21_reg_3191[0]_i_4 
       (.I0(trunc_ln63_reg_3176_pp0_iter2_reg[3]),
        .I1(trunc_ln63_reg_3176_pp0_iter2_reg[6]),
        .I2(trunc_ln63_reg_3176_pp0_iter2_reg[5]),
        .I3(trunc_ln63_reg_3176_pp0_iter2_reg[4]),
        .I4(trunc_ln63_reg_3176_pp0_iter2_reg[1]),
        .I5(trunc_ln63_reg_3176_pp0_iter2_reg[2]),
        .O(\icmp_ln21_reg_3191[0]_i_4_n_5 ));
  FDRE \icmp_ln21_reg_3191_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln21_reg_3191[0]_i_1_n_5 ),
        .Q(zext_ln64_fu_2452_p1),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_matmul_xnor_2_fu_5744/icmp_ln63_1_reg_3182_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\\grp_matmul_xnor_2_fu_5744/icmp_ln63_1_reg_3182_pp0_iter2_reg_reg[0]_srl2 " *) 
  SRL16E \icmp_ln63_1_reg_3182_pp0_iter2_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(icmp_ln63_1_fu_1485_p2),
        .Q(\icmp_ln63_1_reg_3182_pp0_iter2_reg_reg[0]_srl2_n_5 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \icmp_ln63_1_reg_3182_pp0_iter2_reg_reg[0]_srl2_i_1 
       (.I0(select_ln61_fu_1467_p3[5]),
        .I1(select_ln61_fu_1467_p3[3]),
        .I2(\y_fu_586[7]_i_4_n_5 ),
        .I3(select_ln61_fu_1467_p3[4]),
        .I4(select_ln61_fu_1467_p3[6]),
        .I5(\y_fu_586[7]_i_3_n_5 ),
        .O(icmp_ln63_1_fu_1485_p2));
  FDRE \icmp_ln63_1_reg_3182_pp0_iter3_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln63_1_reg_3182_pp0_iter2_reg_reg[0]_srl2_n_5 ),
        .Q(icmp_ln63_1_reg_3182_pp0_iter3_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_matmul_xnor_2_fu_5744/icmp_ln63_reg_3170_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\\grp_matmul_xnor_2_fu_5744/icmp_ln63_reg_3170_pp0_iter2_reg_reg[0]_srl2 " *) 
  SRL16E \icmp_ln63_reg_3170_pp0_iter2_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(icmp_ln63_fu_1461_p2),
        .Q(\icmp_ln63_reg_3170_pp0_iter2_reg_reg[0]_srl2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \icmp_ln63_reg_3170_pp0_iter2_reg_reg[0]_srl2_i_1 
       (.I0(select_ln61_fu_1467_p3[6]),
        .I1(select_ln61_fu_1467_p3[5]),
        .I2(\y_fu_586_reg_n_5_[7] ),
        .I3(select_ln61_fu_1467_p3[3]),
        .I4(\icmp_ln63_reg_3170_pp0_iter2_reg_reg[0]_srl2_i_2_n_5 ),
        .O(icmp_ln63_fu_1461_p2));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln63_reg_3170_pp0_iter2_reg_reg[0]_srl2_i_2 
       (.I0(\y_fu_586_reg_n_5_[0] ),
        .I1(select_ln61_fu_1467_p3[1]),
        .I2(select_ln61_fu_1467_p3[2]),
        .I3(select_ln61_fu_1467_p3[4]),
        .O(\icmp_ln63_reg_3170_pp0_iter2_reg_reg[0]_srl2_i_2_n_5 ));
  FDRE \icmp_ln63_reg_3170_pp0_iter3_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln63_reg_3170_pp0_iter2_reg_reg[0]_srl2_n_5 ),
        .Q(icmp_ln63_reg_3170_pp0_iter3_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \indvar_flatten_fu_594[13]_i_3 
       (.I0(\indvar_flatten_fu_594[13]_i_5_n_5 ),
        .I1(\indvar_flatten_fu_594_reg_n_5_[3] ),
        .I2(\indvar_flatten_fu_594_reg_n_5_[2] ),
        .I3(\indvar_flatten_fu_594_reg_n_5_[5] ),
        .I4(\indvar_flatten_fu_594_reg_n_5_[4] ),
        .I5(\indvar_flatten_fu_594[13]_i_6_n_5 ),
        .O(\indvar_flatten_fu_594[13]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \indvar_flatten_fu_594[13]_i_5 
       (.I0(\indvar_flatten_fu_594_reg_n_5_[7] ),
        .I1(\indvar_flatten_fu_594_reg_n_5_[6] ),
        .I2(\indvar_flatten_fu_594_reg_n_5_[9] ),
        .I3(\indvar_flatten_fu_594_reg_n_5_[8] ),
        .O(\indvar_flatten_fu_594[13]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \indvar_flatten_fu_594[13]_i_6 
       (.I0(\indvar_flatten_fu_594_reg_n_5_[12] ),
        .I1(\indvar_flatten_fu_594_reg_n_5_[13] ),
        .I2(\indvar_flatten_fu_594_reg_n_5_[10] ),
        .I3(\indvar_flatten_fu_594_reg_n_5_[11] ),
        .I4(\indvar_flatten_fu_594_reg_n_5_[1] ),
        .I5(\indvar_flatten_fu_594_reg_n_5_[0] ),
        .O(\indvar_flatten_fu_594[13]_i_6_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_594_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_5940),
        .D(add_ln61_fu_1447_p2[0]),
        .Q(\indvar_flatten_fu_594_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_594_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_5940),
        .D(add_ln61_fu_1447_p2[10]),
        .Q(\indvar_flatten_fu_594_reg_n_5_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_594_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_5940),
        .D(add_ln61_fu_1447_p2[11]),
        .Q(\indvar_flatten_fu_594_reg_n_5_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_594_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_5940),
        .D(add_ln61_fu_1447_p2[12]),
        .Q(\indvar_flatten_fu_594_reg_n_5_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_594_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_5940),
        .D(add_ln61_fu_1447_p2[13]),
        .Q(\indvar_flatten_fu_594_reg_n_5_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_594_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_5940),
        .D(add_ln61_fu_1447_p2[1]),
        .Q(\indvar_flatten_fu_594_reg_n_5_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_594_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_5940),
        .D(add_ln61_fu_1447_p2[2]),
        .Q(\indvar_flatten_fu_594_reg_n_5_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_594_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_5940),
        .D(add_ln61_fu_1447_p2[3]),
        .Q(\indvar_flatten_fu_594_reg_n_5_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_594_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_5940),
        .D(add_ln61_fu_1447_p2[4]),
        .Q(\indvar_flatten_fu_594_reg_n_5_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_594_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_5940),
        .D(add_ln61_fu_1447_p2[5]),
        .Q(\indvar_flatten_fu_594_reg_n_5_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_594_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_5940),
        .D(add_ln61_fu_1447_p2[6]),
        .Q(\indvar_flatten_fu_594_reg_n_5_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_594_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_5940),
        .D(add_ln61_fu_1447_p2[7]),
        .Q(\indvar_flatten_fu_594_reg_n_5_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_594_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_5940),
        .D(add_ln61_fu_1447_p2[8]),
        .Q(\indvar_flatten_fu_594_reg_n_5_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_594_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_5940),
        .D(add_ln61_fu_1447_p2[9]),
        .Q(\indvar_flatten_fu_594_reg_n_5_[9] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_15_11_11_i_2
       (.CI(ram_reg_0_15_8_8_i_7_n_5),
        .CO({ram_reg_0_15_11_11_i_2_n_5,ram_reg_0_15_11_11_i_2_n_6,ram_reg_0_15_11_11_i_2_n_7,ram_reg_0_15_11_11_i_2_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(res_3_d0[5:2]),
        .S(select_ln61_1_fu_2421_p3[14:11]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_15_11_11_i_3
       (.I0(cnt_fu_582_reg[14]),
        .I1(icmp_ln63_reg_3170_pp0_iter3_reg),
        .O(select_ln61_1_fu_2421_p3[14]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_15_11_11_i_4
       (.I0(cnt_fu_582_reg[13]),
        .I1(icmp_ln63_reg_3170_pp0_iter3_reg),
        .O(select_ln61_1_fu_2421_p3[13]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_15_11_11_i_5
       (.I0(cnt_fu_582_reg[12]),
        .I1(icmp_ln63_reg_3170_pp0_iter3_reg),
        .O(select_ln61_1_fu_2421_p3[12]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_15_11_11_i_6
       (.I0(cnt_fu_582_reg[11]),
        .I1(icmp_ln63_reg_3170_pp0_iter3_reg),
        .O(select_ln61_1_fu_2421_p3[11]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_15_15_15_i_2
       (.CI(ram_reg_0_15_11_11_i_2_n_5),
        .CO(NLW_ram_reg_0_15_15_15_i_2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_0_15_15_15_i_2_O_UNCONNECTED[3:1],res_3_d0[6]}),
        .S({1'b0,1'b0,1'b0,select_ln61_1_fu_2421_p3[15]}));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_15_15_15_i_3
       (.I0(cnt_fu_582_reg[15]),
        .I1(icmp_ln63_reg_3170_pp0_iter3_reg),
        .O(select_ln61_1_fu_2421_p3[15]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_15_8_8_i_10
       (.I0(cnt_fu_582_reg[9]),
        .I1(icmp_ln63_reg_3170_pp0_iter3_reg),
        .O(select_ln61_1_fu_2421_p3[9]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_15_8_8_i_11
       (.I0(zext_ln64_fu_2452_p1),
        .I1(icmp_ln63_reg_3170_pp0_iter3_reg),
        .I2(cnt_fu_582_reg[8]),
        .O(ram_reg_0_15_8_8_i_11_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_15_8_8_i_1__2
       (.I0(grp_matmul_xnor_2_fu_5744_res_3_d0),
        .I1(Q[2]),
        .O(d0));
  LUT6 #(
    .INIT(64'h2800000000000000)) 
    ram_reg_0_15_8_8_i_2
       (.I0(Q[1]),
        .I1(x_fu_590_reg[0]),
        .I2(icmp_ln63_reg_3170_pp0_iter3_reg),
        .I3(res_3_ce0),
        .I4(icmp_ln63_1_reg_3182_pp0_iter3_reg),
        .I5(x_fu_590_reg[1]),
        .O(\ap_CS_fsm_reg[10] ));
  LUT6 #(
    .INIT(64'h2008000000000000)) 
    ram_reg_0_15_8_8_i_2__0
       (.I0(Q[1]),
        .I1(x_fu_590_reg[1]),
        .I2(x_fu_590_reg[0]),
        .I3(icmp_ln63_reg_3170_pp0_iter3_reg),
        .I4(res_3_ce0),
        .I5(icmp_ln63_1_reg_3182_pp0_iter3_reg),
        .O(\ap_CS_fsm_reg[10]_0 ));
  LUT6 #(
    .INIT(64'h0000000028000000)) 
    ram_reg_0_15_8_8_i_2__1
       (.I0(Q[1]),
        .I1(x_fu_590_reg[0]),
        .I2(icmp_ln63_reg_3170_pp0_iter3_reg),
        .I3(res_3_ce0),
        .I4(icmp_ln63_1_reg_3182_pp0_iter3_reg),
        .I5(x_fu_590_reg[1]),
        .O(\ap_CS_fsm_reg[10]_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_15_8_8_i_7
       (.CI(1'b0),
        .CO({ram_reg_0_15_8_8_i_7_n_5,ram_reg_0_15_8_8_i_7_n_6,ram_reg_0_15_8_8_i_7_n_7,ram_reg_0_15_8_8_i_7_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,zext_ln64_fu_2452_p1,1'b0}),
        .O({res_3_d0[1:0],grp_matmul_xnor_2_fu_5744_res_3_d0,NLW_ram_reg_0_15_8_8_i_7_O_UNCONNECTED[0]}),
        .S({select_ln61_1_fu_2421_p3[10:9],ram_reg_0_15_8_8_i_11_n_5,1'b0}));
  LUT6 #(
    .INIT(64'h8002000000000000)) 
    ram_reg_0_15_8_8_i_8__0
       (.I0(Q[1]),
        .I1(x_fu_590_reg[0]),
        .I2(x_fu_590_reg[1]),
        .I3(icmp_ln63_reg_3170_pp0_iter3_reg),
        .I4(res_3_ce0),
        .I5(icmp_ln63_1_reg_3182_pp0_iter3_reg),
        .O(\ap_CS_fsm_reg[10]_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_15_8_8_i_9
       (.I0(cnt_fu_582_reg[10]),
        .I1(icmp_ln63_reg_3170_pp0_iter3_reg),
        .O(select_ln61_1_fu_2421_p3[10]));
  FDRE \trunc_ln63_reg_3176_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln63_reg_3176[0]),
        .Q(trunc_ln63_reg_3176_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln63_reg_3176_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln63_reg_3176[1]),
        .Q(trunc_ln63_reg_3176_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln63_reg_3176_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln63_reg_3176[2]),
        .Q(trunc_ln63_reg_3176_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln63_reg_3176_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln63_reg_3176[3]),
        .Q(trunc_ln63_reg_3176_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln63_reg_3176_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln63_reg_3176[4]),
        .Q(trunc_ln63_reg_3176_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln63_reg_3176_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln63_reg_3176[5]),
        .Q(trunc_ln63_reg_3176_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln63_reg_3176_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln63_reg_3176[6]),
        .Q(trunc_ln63_reg_3176_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln63_reg_3176_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\y_fu_586_reg_n_5_[0] ),
        .Q(trunc_ln63_reg_3176[0]),
        .R(1'b0));
  FDRE \trunc_ln63_reg_3176_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln61_fu_1467_p3[1]),
        .Q(trunc_ln63_reg_3176[1]),
        .R(1'b0));
  FDRE \trunc_ln63_reg_3176_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln61_fu_1467_p3[2]),
        .Q(trunc_ln63_reg_3176[2]),
        .R(1'b0));
  FDRE \trunc_ln63_reg_3176_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln61_fu_1467_p3[3]),
        .Q(trunc_ln63_reg_3176[3]),
        .R(1'b0));
  FDRE \trunc_ln63_reg_3176_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln61_fu_1467_p3[4]),
        .Q(trunc_ln63_reg_3176[4]),
        .R(1'b0));
  FDRE \trunc_ln63_reg_3176_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln61_fu_1467_p3[5]),
        .Q(trunc_ln63_reg_3176[5]),
        .R(1'b0));
  FDRE \trunc_ln63_reg_3176_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln61_fu_1467_p3[6]),
        .Q(trunc_ln63_reg_3176[6]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \x_fu_590[0]_i_1 
       (.I0(x_fu_590_reg[0]),
        .I1(icmp_ln63_reg_3170_pp0_iter3_reg),
        .O(select_ln61_2_fu_2434_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \x_fu_590[1]_i_1 
       (.I0(icmp_ln63_reg_3170_pp0_iter3_reg),
        .I1(x_fu_590_reg[0]),
        .I2(x_fu_590_reg[1]),
        .O(select_ln61_2_fu_2434_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \x_fu_590[2]_i_1 
       (.I0(x_fu_590_reg[1]),
        .I1(x_fu_590_reg[0]),
        .I2(icmp_ln63_reg_3170_pp0_iter3_reg),
        .I3(x_fu_590_reg[2]),
        .O(\x_fu_590_reg[4]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \x_fu_590[3]_i_1 
       (.I0(x_fu_590_reg[2]),
        .I1(icmp_ln63_reg_3170_pp0_iter3_reg),
        .I2(x_fu_590_reg[0]),
        .I3(x_fu_590_reg[1]),
        .I4(x_fu_590_reg[3]),
        .O(\x_fu_590_reg[4]_0 [1]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \x_fu_590[4]_i_1 
       (.I0(x_fu_590_reg[3]),
        .I1(x_fu_590_reg[1]),
        .I2(x_fu_590_reg[0]),
        .I3(icmp_ln63_reg_3170_pp0_iter3_reg),
        .I4(x_fu_590_reg[2]),
        .I5(x_fu_590_reg[4]),
        .O(\x_fu_590_reg[4]_0 [2]));
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \x_fu_590[5]_i_1 
       (.I0(x_fu_590_reg[4]),
        .I1(x_fu_590_reg[2]),
        .I2(\x_fu_590[5]_i_2_n_5 ),
        .I3(x_fu_590_reg[3]),
        .I4(x_fu_590_reg[5]),
        .O(\x_fu_590_reg[4]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \x_fu_590[5]_i_2 
       (.I0(icmp_ln63_reg_3170_pp0_iter3_reg),
        .I1(x_fu_590_reg[0]),
        .I2(x_fu_590_reg[1]),
        .O(\x_fu_590[5]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_590_reg[0] 
       (.C(ap_clk),
        .CE(res_3_ce0),
        .D(select_ln61_2_fu_2434_p3[0]),
        .Q(x_fu_590_reg[0]),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_590_reg[1] 
       (.C(ap_clk),
        .CE(res_3_ce0),
        .D(select_ln61_2_fu_2434_p3[1]),
        .Q(x_fu_590_reg[1]),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_590_reg[2] 
       (.C(ap_clk),
        .CE(res_3_ce0),
        .D(\x_fu_590_reg[4]_0 [0]),
        .Q(x_fu_590_reg[2]),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_590_reg[3] 
       (.C(ap_clk),
        .CE(res_3_ce0),
        .D(\x_fu_590_reg[4]_0 [1]),
        .Q(x_fu_590_reg[3]),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_590_reg[4] 
       (.C(ap_clk),
        .CE(res_3_ce0),
        .D(\x_fu_590_reg[4]_0 [2]),
        .Q(x_fu_590_reg[4]),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_590_reg[5] 
       (.C(ap_clk),
        .CE(res_3_ce0),
        .D(\x_fu_590_reg[4]_0 [3]),
        .Q(x_fu_590_reg[5]),
        .R(ap_loop_init));
  LUT1 #(
    .INIT(2'h1)) 
    \y_fu_586[0]_i_1 
       (.I0(\y_fu_586_reg_n_5_[0] ),
        .O(add_ln63_fu_1479_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \y_fu_586[1]_i_1 
       (.I0(select_ln61_fu_1467_p3[1]),
        .I1(\y_fu_586_reg_n_5_[0] ),
        .O(add_ln63_fu_1479_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \y_fu_586[2]_i_1 
       (.I0(select_ln61_fu_1467_p3[1]),
        .I1(\y_fu_586_reg_n_5_[0] ),
        .I2(select_ln61_fu_1467_p3[2]),
        .O(add_ln63_fu_1479_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \y_fu_586[3]_i_1 
       (.I0(select_ln61_fu_1467_p3[3]),
        .I1(select_ln61_fu_1467_p3[1]),
        .I2(\y_fu_586_reg_n_5_[0] ),
        .I3(select_ln61_fu_1467_p3[2]),
        .O(add_ln63_fu_1479_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \y_fu_586[4]_i_1 
       (.I0(select_ln61_fu_1467_p3[4]),
        .I1(select_ln61_fu_1467_p3[2]),
        .I2(\y_fu_586_reg_n_5_[0] ),
        .I3(select_ln61_fu_1467_p3[1]),
        .I4(select_ln61_fu_1467_p3[3]),
        .O(add_ln63_fu_1479_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \y_fu_586[5]_i_1 
       (.I0(select_ln61_fu_1467_p3[5]),
        .I1(select_ln61_fu_1467_p3[3]),
        .I2(select_ln61_fu_1467_p3[1]),
        .I3(\y_fu_586_reg_n_5_[0] ),
        .I4(select_ln61_fu_1467_p3[2]),
        .I5(select_ln61_fu_1467_p3[4]),
        .O(add_ln63_fu_1479_p2[5]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \y_fu_586[6]_i_1 
       (.I0(select_ln61_fu_1467_p3[6]),
        .I1(select_ln61_fu_1467_p3[4]),
        .I2(\y_fu_586[7]_i_4_n_5 ),
        .I3(select_ln61_fu_1467_p3[3]),
        .I4(select_ln61_fu_1467_p3[5]),
        .O(add_ln63_fu_1479_p2[6]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \y_fu_586[7]_i_2 
       (.I0(\y_fu_586[7]_i_3_n_5 ),
        .I1(select_ln61_fu_1467_p3[5]),
        .I2(select_ln61_fu_1467_p3[3]),
        .I3(\y_fu_586[7]_i_4_n_5 ),
        .I4(select_ln61_fu_1467_p3[4]),
        .I5(select_ln61_fu_1467_p3[6]),
        .O(add_ln63_fu_1479_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    \y_fu_586[7]_i_3 
       (.I0(\icmp_ln63_reg_3170_pp0_iter2_reg_reg[0]_srl2_i_2_n_5 ),
        .I1(select_ln61_fu_1467_p3[3]),
        .I2(\y_fu_586_reg_n_5_[7] ),
        .I3(select_ln61_fu_1467_p3[5]),
        .I4(select_ln61_fu_1467_p3[6]),
        .O(\y_fu_586[7]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \y_fu_586[7]_i_4 
       (.I0(select_ln61_fu_1467_p3[2]),
        .I1(\y_fu_586_reg_n_5_[0] ),
        .I2(select_ln61_fu_1467_p3[1]),
        .O(\y_fu_586[7]_i_4_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_586_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(add_ln63_fu_1479_p2[0]),
        .Q(\y_fu_586_reg_n_5_[0] ),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_586_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(add_ln63_fu_1479_p2[1]),
        .Q(select_ln61_fu_1467_p3[1]),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_586_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(add_ln63_fu_1479_p2[2]),
        .Q(select_ln61_fu_1467_p3[2]),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_586_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(add_ln63_fu_1479_p2[3]),
        .Q(select_ln61_fu_1467_p3[3]),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_586_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(add_ln63_fu_1479_p2[4]),
        .Q(select_ln61_fu_1467_p3[4]),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_586_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(add_ln63_fu_1479_p2[5]),
        .Q(select_ln61_fu_1467_p3[5]),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_586_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(add_ln63_fu_1479_p2[6]),
        .Q(select_ln61_fu_1467_p3[6]),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_586_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(add_ln63_fu_1479_p2[7]),
        .Q(\y_fu_586_reg_n_5_[7] ),
        .R(ap_loop_init));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both
   (E,
    vld_out,
    select_ln105_fu_11881_p3,
    ack_in_t_reg_0,
    ap_enable_reg_pp0_iter1,
    Q,
    input_stream_TVALID,
    ap_rst_n_inv,
    ap_clk,
    input_stream_TDATA);
  output [0:0]E;
  output vld_out;
  output [0:0]select_ln105_fu_11881_p3;
  output ack_in_t_reg_0;
  input ap_enable_reg_pp0_iter1;
  input [0:0]Q;
  input input_stream_TVALID;
  input ap_rst_n_inv;
  input ap_clk;
  input [21:0]input_stream_TDATA;

  wire [0:0]E;
  wire \FSM_sequential_state[0]_i_1_n_5 ;
  wire \FSM_sequential_state[1]_i_1_n_5 ;
  wire [0:0]Q;
  wire ack_in_t_i_2_n_5;
  wire ack_in_t_reg_0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n_inv;
  wire [22:1]data_p2;
  wire [31:15]\grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2 ;
  wire [21:0]input_stream_TDATA;
  wire [22:1]input_stream_TDATA_int_regslice;
  wire input_stream_TREADY_int_regslice;
  wire input_stream_TVALID;
  wire load_p1;
  wire load_p2;
  wire [22:1]p_0_in;
  wire [0:0]select_ln105_fu_11881_p3;
  wire \shl_i_i_i_i6381951_fu_6324[8]_i_10_n_5 ;
  wire \shl_i_i_i_i6381951_fu_6324[8]_i_11_n_5 ;
  wire \shl_i_i_i_i6381951_fu_6324[8]_i_12_n_5 ;
  wire \shl_i_i_i_i6381951_fu_6324[8]_i_13_n_5 ;
  wire \shl_i_i_i_i6381951_fu_6324[8]_i_16_n_5 ;
  wire \shl_i_i_i_i6381951_fu_6324[8]_i_17_n_5 ;
  wire \shl_i_i_i_i6381951_fu_6324[8]_i_18_n_5 ;
  wire \shl_i_i_i_i6381951_fu_6324[8]_i_19_n_5 ;
  wire \shl_i_i_i_i6381951_fu_6324[8]_i_20_n_5 ;
  wire \shl_i_i_i_i6381951_fu_6324[8]_i_21_n_5 ;
  wire \shl_i_i_i_i6381951_fu_6324[8]_i_22_n_5 ;
  wire \shl_i_i_i_i6381951_fu_6324[8]_i_23_n_5 ;
  wire \shl_i_i_i_i6381951_fu_6324[8]_i_27_n_5 ;
  wire \shl_i_i_i_i6381951_fu_6324[8]_i_28_n_5 ;
  wire \shl_i_i_i_i6381951_fu_6324[8]_i_29_n_5 ;
  wire \shl_i_i_i_i6381951_fu_6324[8]_i_30_n_5 ;
  wire \shl_i_i_i_i6381951_fu_6324[8]_i_31_n_5 ;
  wire \shl_i_i_i_i6381951_fu_6324[8]_i_32_n_5 ;
  wire \shl_i_i_i_i6381951_fu_6324[8]_i_33_n_5 ;
  wire \shl_i_i_i_i6381951_fu_6324[8]_i_34_n_5 ;
  wire \shl_i_i_i_i6381951_fu_6324[8]_i_37_n_5 ;
  wire \shl_i_i_i_i6381951_fu_6324[8]_i_38_n_5 ;
  wire \shl_i_i_i_i6381951_fu_6324[8]_i_39_n_5 ;
  wire \shl_i_i_i_i6381951_fu_6324[8]_i_40_n_5 ;
  wire \shl_i_i_i_i6381951_fu_6324[8]_i_41_n_5 ;
  wire \shl_i_i_i_i6381951_fu_6324[8]_i_42_n_5 ;
  wire \shl_i_i_i_i6381951_fu_6324[8]_i_43_n_5 ;
  wire \shl_i_i_i_i6381951_fu_6324[8]_i_44_n_5 ;
  wire \shl_i_i_i_i6381951_fu_6324[8]_i_45_n_5 ;
  wire \shl_i_i_i_i6381951_fu_6324[8]_i_46_n_5 ;
  wire \shl_i_i_i_i6381951_fu_6324[8]_i_47_n_5 ;
  wire \shl_i_i_i_i6381951_fu_6324[8]_i_48_n_5 ;
  wire \shl_i_i_i_i6381951_fu_6324[8]_i_49_n_5 ;
  wire \shl_i_i_i_i6381951_fu_6324[8]_i_50_n_5 ;
  wire \shl_i_i_i_i6381951_fu_6324[8]_i_51_n_5 ;
  wire \shl_i_i_i_i6381951_fu_6324[8]_i_8_n_5 ;
  wire \shl_i_i_i_i6381951_fu_6324[8]_i_9_n_5 ;
  wire \shl_i_i_i_i6381951_fu_6324_reg[8]_i_15_n_5 ;
  wire \shl_i_i_i_i6381951_fu_6324_reg[8]_i_15_n_6 ;
  wire \shl_i_i_i_i6381951_fu_6324_reg[8]_i_15_n_7 ;
  wire \shl_i_i_i_i6381951_fu_6324_reg[8]_i_15_n_8 ;
  wire \shl_i_i_i_i6381951_fu_6324_reg[8]_i_24_n_5 ;
  wire \shl_i_i_i_i6381951_fu_6324_reg[8]_i_24_n_6 ;
  wire \shl_i_i_i_i6381951_fu_6324_reg[8]_i_24_n_7 ;
  wire \shl_i_i_i_i6381951_fu_6324_reg[8]_i_24_n_8 ;
  wire \shl_i_i_i_i6381951_fu_6324_reg[8]_i_26_n_5 ;
  wire \shl_i_i_i_i6381951_fu_6324_reg[8]_i_26_n_6 ;
  wire \shl_i_i_i_i6381951_fu_6324_reg[8]_i_26_n_7 ;
  wire \shl_i_i_i_i6381951_fu_6324_reg[8]_i_26_n_8 ;
  wire \shl_i_i_i_i6381951_fu_6324_reg[8]_i_2_n_6 ;
  wire \shl_i_i_i_i6381951_fu_6324_reg[8]_i_2_n_7 ;
  wire \shl_i_i_i_i6381951_fu_6324_reg[8]_i_2_n_8 ;
  wire \shl_i_i_i_i6381951_fu_6324_reg[8]_i_35_n_5 ;
  wire \shl_i_i_i_i6381951_fu_6324_reg[8]_i_35_n_6 ;
  wire \shl_i_i_i_i6381951_fu_6324_reg[8]_i_35_n_7 ;
  wire \shl_i_i_i_i6381951_fu_6324_reg[8]_i_35_n_8 ;
  wire \shl_i_i_i_i6381951_fu_6324_reg[8]_i_36_n_5 ;
  wire \shl_i_i_i_i6381951_fu_6324_reg[8]_i_36_n_6 ;
  wire \shl_i_i_i_i6381951_fu_6324_reg[8]_i_36_n_7 ;
  wire \shl_i_i_i_i6381951_fu_6324_reg[8]_i_36_n_8 ;
  wire \shl_i_i_i_i6381951_fu_6324_reg[8]_i_7_n_5 ;
  wire \shl_i_i_i_i6381951_fu_6324_reg[8]_i_7_n_6 ;
  wire \shl_i_i_i_i6381951_fu_6324_reg[8]_i_7_n_7 ;
  wire \shl_i_i_i_i6381951_fu_6324_reg[8]_i_7_n_8 ;
  wire [1:1]state;
  wire \state[0]_i_1_n_5 ;
  wire \state[1]_i_1_n_5 ;
  wire [1:0]state__0;
  wire vld_out;
  wire [3:0]\NLW_shl_i_i_i_i6381951_fu_6324_reg[8]_i_15_O_UNCONNECTED ;
  wire [3:3]\NLW_shl_i_i_i_i6381951_fu_6324_reg[8]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_shl_i_i_i_i6381951_fu_6324_reg[8]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_shl_i_i_i_i6381951_fu_6324_reg[8]_i_25_CO_UNCONNECTED ;
  wire [3:1]\NLW_shl_i_i_i_i6381951_fu_6324_reg[8]_i_25_O_UNCONNECTED ;
  wire [3:0]\NLW_shl_i_i_i_i6381951_fu_6324_reg[8]_i_7_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h8080FF80FFFFFFFF)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(vld_out),
        .I2(Q),
        .I3(state__0[0]),
        .I4(input_stream_TVALID),
        .I5(state__0[1]),
        .O(\FSM_sequential_state[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(input_stream_TREADY_int_regslice),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ack_in_t_reg_0),
        .I4(input_stream_TVALID),
        .O(\FSM_sequential_state[1]_i_1_n_5 ));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_sequential_state[0]_i_1_n_5 ),
        .Q(state__0[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_sequential_state[1]_i_1_n_5 ),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'hB0FFFAF0)) 
    ack_in_t_i_2
       (.I0(input_stream_TREADY_int_regslice),
        .I1(input_stream_TVALID),
        .I2(ack_in_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_2_n_5));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'h80)) 
    ack_in_t_i_3
       (.I0(Q),
        .I1(vld_out),
        .I2(ap_enable_reg_pp0_iter1),
        .O(input_stream_TREADY_int_regslice));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_2_n_5),
        .Q(ack_in_t_reg_0),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[10]_i_1 
       (.I0(data_p2[10]),
        .I1(input_stream_TDATA[9]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[11]_i_1 
       (.I0(data_p2[11]),
        .I1(input_stream_TDATA[10]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[12]_i_1 
       (.I0(data_p2[12]),
        .I1(input_stream_TDATA[11]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[13]_i_1 
       (.I0(data_p2[13]),
        .I1(input_stream_TDATA[12]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[14]_i_1 
       (.I0(data_p2[14]),
        .I1(input_stream_TDATA[13]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[15]_i_1 
       (.I0(data_p2[15]),
        .I1(input_stream_TDATA[14]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[16]_i_1 
       (.I0(data_p2[16]),
        .I1(input_stream_TDATA[15]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[17]_i_1 
       (.I0(data_p2[17]),
        .I1(input_stream_TDATA[16]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[18]_i_1 
       (.I0(data_p2[18]),
        .I1(input_stream_TDATA[17]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[19]_i_1 
       (.I0(data_p2[19]),
        .I1(input_stream_TDATA[18]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[1]_i_1 
       (.I0(data_p2[1]),
        .I1(input_stream_TDATA[0]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[20]_i_1 
       (.I0(data_p2[20]),
        .I1(input_stream_TDATA[19]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[21]_i_1 
       (.I0(data_p2[21]),
        .I1(input_stream_TDATA[20]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[21]));
  LUT6 #(
    .INIT(64'hE240404040404040)) 
    \data_p1[22]_inv_i_1 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(input_stream_TVALID),
        .I3(Q),
        .I4(vld_out),
        .I5(ap_enable_reg_pp0_iter1),
        .O(load_p1));
  LUT4 #(
    .INIT(16'h3353)) 
    \data_p1[22]_inv_i_2 
       (.I0(data_p2[22]),
        .I1(input_stream_TDATA[21]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[2]_i_1 
       (.I0(data_p2[2]),
        .I1(input_stream_TDATA[1]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[3]_i_1 
       (.I0(data_p2[3]),
        .I1(input_stream_TDATA[2]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[4]_i_1 
       (.I0(data_p2[4]),
        .I1(input_stream_TDATA[3]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[5]_i_1 
       (.I0(data_p2[5]),
        .I1(input_stream_TDATA[4]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[6]_i_1 
       (.I0(data_p2[6]),
        .I1(input_stream_TDATA[5]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[7]_i_1 
       (.I0(data_p2[7]),
        .I1(input_stream_TDATA[6]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[8]_i_1 
       (.I0(data_p2[8]),
        .I1(input_stream_TDATA[7]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[9]_i_1 
       (.I0(data_p2[9]),
        .I1(input_stream_TDATA[8]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[10]),
        .Q(input_stream_TDATA_int_regslice[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[11]),
        .Q(input_stream_TDATA_int_regslice[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[12]),
        .Q(input_stream_TDATA_int_regslice[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[13]),
        .Q(input_stream_TDATA_int_regslice[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[14]),
        .Q(input_stream_TDATA_int_regslice[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[15]),
        .Q(input_stream_TDATA_int_regslice[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[16]),
        .Q(input_stream_TDATA_int_regslice[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[17]),
        .Q(input_stream_TDATA_int_regslice[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[18]),
        .Q(input_stream_TDATA_int_regslice[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[19]),
        .Q(input_stream_TDATA_int_regslice[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[1]),
        .Q(input_stream_TDATA_int_regslice[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[20]),
        .Q(input_stream_TDATA_int_regslice[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[21]),
        .Q(input_stream_TDATA_int_regslice[21]),
        .R(1'b0));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \data_p1_reg[22]_inv 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[22]),
        .Q(input_stream_TDATA_int_regslice[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[2]),
        .Q(input_stream_TDATA_int_regslice[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[3]),
        .Q(input_stream_TDATA_int_regslice[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[4]),
        .Q(input_stream_TDATA_int_regslice[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[5]),
        .Q(input_stream_TDATA_int_regslice[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[6]),
        .Q(input_stream_TDATA_int_regslice[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[7]),
        .Q(input_stream_TDATA_int_regslice[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[8]),
        .Q(input_stream_TDATA_int_regslice[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[9]),
        .Q(input_stream_TDATA_int_regslice[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[22]_i_1 
       (.I0(input_stream_TVALID),
        .I1(ack_in_t_reg_0),
        .O(load_p2));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[9]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[10]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[11]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[12]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[13]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[14]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[15]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[16]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[17]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[18]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[0]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[19]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[20]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[21]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[1]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[2]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[3]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[4]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[5]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[6]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[7]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(input_stream_TDATA[8]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    \i_4_reg_23656[9]_i_1 
       (.I0(vld_out),
        .I1(ap_enable_reg_pp0_iter1),
        .O(E));
  LUT2 #(
    .INIT(4'hE)) 
    \shl_i_i_i_i6381951_fu_6324[8]_i_10 
       (.I0(\grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2 [26]),
        .I1(\grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2 [27]),
        .O(\shl_i_i_i_i6381951_fu_6324[8]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \shl_i_i_i_i6381951_fu_6324[8]_i_11 
       (.I0(\grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2 [30]),
        .I1(\grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2 [31]),
        .O(\shl_i_i_i_i6381951_fu_6324[8]_i_11_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \shl_i_i_i_i6381951_fu_6324[8]_i_12 
       (.I0(\grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2 [28]),
        .I1(\grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2 [29]),
        .O(\shl_i_i_i_i6381951_fu_6324[8]_i_12_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \shl_i_i_i_i6381951_fu_6324[8]_i_13 
       (.I0(\grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2 [26]),
        .I1(\grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2 [27]),
        .O(\shl_i_i_i_i6381951_fu_6324[8]_i_13_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \shl_i_i_i_i6381951_fu_6324[8]_i_16 
       (.I0(\grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2 [24]),
        .I1(\grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2 [25]),
        .O(\shl_i_i_i_i6381951_fu_6324[8]_i_16_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \shl_i_i_i_i6381951_fu_6324[8]_i_17 
       (.I0(\grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2 [22]),
        .I1(\grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2 [23]),
        .O(\shl_i_i_i_i6381951_fu_6324[8]_i_17_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \shl_i_i_i_i6381951_fu_6324[8]_i_18 
       (.I0(\grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2 [20]),
        .I1(\grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2 [21]),
        .O(\shl_i_i_i_i6381951_fu_6324[8]_i_18_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \shl_i_i_i_i6381951_fu_6324[8]_i_19 
       (.I0(\grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2 [18]),
        .I1(\grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2 [19]),
        .O(\shl_i_i_i_i6381951_fu_6324[8]_i_19_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \shl_i_i_i_i6381951_fu_6324[8]_i_20 
       (.I0(\grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2 [24]),
        .I1(\grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2 [25]),
        .O(\shl_i_i_i_i6381951_fu_6324[8]_i_20_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \shl_i_i_i_i6381951_fu_6324[8]_i_21 
       (.I0(\grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2 [22]),
        .I1(\grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2 [23]),
        .O(\shl_i_i_i_i6381951_fu_6324[8]_i_21_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \shl_i_i_i_i6381951_fu_6324[8]_i_22 
       (.I0(\grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2 [20]),
        .I1(\grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2 [21]),
        .O(\shl_i_i_i_i6381951_fu_6324[8]_i_22_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \shl_i_i_i_i6381951_fu_6324[8]_i_23 
       (.I0(\grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2 [18]),
        .I1(\grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2 [19]),
        .O(\shl_i_i_i_i6381951_fu_6324[8]_i_23_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \shl_i_i_i_i6381951_fu_6324[8]_i_27 
       (.I0(\grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2 [16]),
        .I1(\grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2 [17]),
        .O(\shl_i_i_i_i6381951_fu_6324[8]_i_27_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \shl_i_i_i_i6381951_fu_6324[8]_i_28 
       (.I0(input_stream_TDATA_int_regslice[5]),
        .I1(\grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2 [15]),
        .O(\shl_i_i_i_i6381951_fu_6324[8]_i_28_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \shl_i_i_i_i6381951_fu_6324[8]_i_29 
       (.I0(input_stream_TDATA_int_regslice[3]),
        .I1(input_stream_TDATA_int_regslice[4]),
        .O(\shl_i_i_i_i6381951_fu_6324[8]_i_29_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \shl_i_i_i_i6381951_fu_6324[8]_i_30 
       (.I0(input_stream_TDATA_int_regslice[1]),
        .I1(input_stream_TDATA_int_regslice[2]),
        .O(\shl_i_i_i_i6381951_fu_6324[8]_i_30_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \shl_i_i_i_i6381951_fu_6324[8]_i_31 
       (.I0(\grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2 [16]),
        .I1(\grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2 [17]),
        .O(\shl_i_i_i_i6381951_fu_6324[8]_i_31_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \shl_i_i_i_i6381951_fu_6324[8]_i_32 
       (.I0(input_stream_TDATA_int_regslice[5]),
        .I1(\grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2 [15]),
        .O(\shl_i_i_i_i6381951_fu_6324[8]_i_32_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \shl_i_i_i_i6381951_fu_6324[8]_i_33 
       (.I0(input_stream_TDATA_int_regslice[3]),
        .I1(input_stream_TDATA_int_regslice[4]),
        .O(\shl_i_i_i_i6381951_fu_6324[8]_i_33_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \shl_i_i_i_i6381951_fu_6324[8]_i_34 
       (.I0(input_stream_TDATA_int_regslice[1]),
        .I1(input_stream_TDATA_int_regslice[2]),
        .O(\shl_i_i_i_i6381951_fu_6324[8]_i_34_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i6381951_fu_6324[8]_i_37 
       (.I0(input_stream_TDATA_int_regslice[21]),
        .O(\shl_i_i_i_i6381951_fu_6324[8]_i_37_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i6381951_fu_6324[8]_i_38 
       (.I0(input_stream_TDATA_int_regslice[20]),
        .O(\shl_i_i_i_i6381951_fu_6324[8]_i_38_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i6381951_fu_6324[8]_i_39 
       (.I0(input_stream_TDATA_int_regslice[19]),
        .O(\shl_i_i_i_i6381951_fu_6324[8]_i_39_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i6381951_fu_6324[8]_i_40 
       (.I0(input_stream_TDATA_int_regslice[18]),
        .O(\shl_i_i_i_i6381951_fu_6324[8]_i_40_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i6381951_fu_6324[8]_i_41 
       (.I0(input_stream_TDATA_int_regslice[17]),
        .O(\shl_i_i_i_i6381951_fu_6324[8]_i_41_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i6381951_fu_6324[8]_i_42 
       (.I0(input_stream_TDATA_int_regslice[16]),
        .O(\shl_i_i_i_i6381951_fu_6324[8]_i_42_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i6381951_fu_6324[8]_i_43 
       (.I0(input_stream_TDATA_int_regslice[15]),
        .O(\shl_i_i_i_i6381951_fu_6324[8]_i_43_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i6381951_fu_6324[8]_i_44 
       (.I0(input_stream_TDATA_int_regslice[14]),
        .O(\shl_i_i_i_i6381951_fu_6324[8]_i_44_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i6381951_fu_6324[8]_i_45 
       (.I0(input_stream_TDATA_int_regslice[13]),
        .O(\shl_i_i_i_i6381951_fu_6324[8]_i_45_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i6381951_fu_6324[8]_i_46 
       (.I0(input_stream_TDATA_int_regslice[12]),
        .O(\shl_i_i_i_i6381951_fu_6324[8]_i_46_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i6381951_fu_6324[8]_i_47 
       (.I0(input_stream_TDATA_int_regslice[11]),
        .O(\shl_i_i_i_i6381951_fu_6324[8]_i_47_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i6381951_fu_6324[8]_i_48 
       (.I0(input_stream_TDATA_int_regslice[10]),
        .O(\shl_i_i_i_i6381951_fu_6324[8]_i_48_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i6381951_fu_6324[8]_i_49 
       (.I0(input_stream_TDATA_int_regslice[9]),
        .O(\shl_i_i_i_i6381951_fu_6324[8]_i_49_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i6381951_fu_6324[8]_i_50 
       (.I0(input_stream_TDATA_int_regslice[8]),
        .O(\shl_i_i_i_i6381951_fu_6324[8]_i_50_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i6381951_fu_6324[8]_i_51 
       (.I0(input_stream_TDATA_int_regslice[7]),
        .O(\shl_i_i_i_i6381951_fu_6324[8]_i_51_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \shl_i_i_i_i6381951_fu_6324[8]_i_8 
       (.I0(\grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2 [30]),
        .I1(\grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2 [31]),
        .O(\shl_i_i_i_i6381951_fu_6324[8]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \shl_i_i_i_i6381951_fu_6324[8]_i_9 
       (.I0(\grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2 [28]),
        .I1(\grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2 [29]),
        .O(\shl_i_i_i_i6381951_fu_6324[8]_i_9_n_5 ));
  CARRY4 \shl_i_i_i_i6381951_fu_6324_reg[8]_i_15 
       (.CI(1'b0),
        .CO({\shl_i_i_i_i6381951_fu_6324_reg[8]_i_15_n_5 ,\shl_i_i_i_i6381951_fu_6324_reg[8]_i_15_n_6 ,\shl_i_i_i_i6381951_fu_6324_reg[8]_i_15_n_7 ,\shl_i_i_i_i6381951_fu_6324_reg[8]_i_15_n_8 }),
        .CYINIT(1'b1),
        .DI({\shl_i_i_i_i6381951_fu_6324[8]_i_27_n_5 ,\shl_i_i_i_i6381951_fu_6324[8]_i_28_n_5 ,\shl_i_i_i_i6381951_fu_6324[8]_i_29_n_5 ,\shl_i_i_i_i6381951_fu_6324[8]_i_30_n_5 }),
        .O(\NLW_shl_i_i_i_i6381951_fu_6324_reg[8]_i_15_O_UNCONNECTED [3:0]),
        .S({\shl_i_i_i_i6381951_fu_6324[8]_i_31_n_5 ,\shl_i_i_i_i6381951_fu_6324[8]_i_32_n_5 ,\shl_i_i_i_i6381951_fu_6324[8]_i_33_n_5 ,\shl_i_i_i_i6381951_fu_6324[8]_i_34_n_5 }));
  CARRY4 \shl_i_i_i_i6381951_fu_6324_reg[8]_i_2 
       (.CI(\shl_i_i_i_i6381951_fu_6324_reg[8]_i_7_n_5 ),
        .CO({\NLW_shl_i_i_i_i6381951_fu_6324_reg[8]_i_2_CO_UNCONNECTED [3],\shl_i_i_i_i6381951_fu_6324_reg[8]_i_2_n_6 ,\shl_i_i_i_i6381951_fu_6324_reg[8]_i_2_n_7 ,\shl_i_i_i_i6381951_fu_6324_reg[8]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\shl_i_i_i_i6381951_fu_6324[8]_i_8_n_5 ,\shl_i_i_i_i6381951_fu_6324[8]_i_9_n_5 ,\shl_i_i_i_i6381951_fu_6324[8]_i_10_n_5 }),
        .O({select_ln105_fu_11881_p3,\NLW_shl_i_i_i_i6381951_fu_6324_reg[8]_i_2_O_UNCONNECTED [2:0]}),
        .S({1'b1,\shl_i_i_i_i6381951_fu_6324[8]_i_11_n_5 ,\shl_i_i_i_i6381951_fu_6324[8]_i_12_n_5 ,\shl_i_i_i_i6381951_fu_6324[8]_i_13_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shl_i_i_i_i6381951_fu_6324_reg[8]_i_24 
       (.CI(\shl_i_i_i_i6381951_fu_6324_reg[8]_i_26_n_5 ),
        .CO({\shl_i_i_i_i6381951_fu_6324_reg[8]_i_24_n_5 ,\shl_i_i_i_i6381951_fu_6324_reg[8]_i_24_n_6 ,\shl_i_i_i_i6381951_fu_6324_reg[8]_i_24_n_7 ,\shl_i_i_i_i6381951_fu_6324_reg[8]_i_24_n_8 }),
        .CYINIT(1'b0),
        .DI(input_stream_TDATA_int_regslice[21:18]),
        .O(\grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2 [30:27]),
        .S({\shl_i_i_i_i6381951_fu_6324[8]_i_37_n_5 ,\shl_i_i_i_i6381951_fu_6324[8]_i_38_n_5 ,\shl_i_i_i_i6381951_fu_6324[8]_i_39_n_5 ,\shl_i_i_i_i6381951_fu_6324[8]_i_40_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shl_i_i_i_i6381951_fu_6324_reg[8]_i_25 
       (.CI(\shl_i_i_i_i6381951_fu_6324_reg[8]_i_24_n_5 ),
        .CO(\NLW_shl_i_i_i_i6381951_fu_6324_reg[8]_i_25_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_shl_i_i_i_i6381951_fu_6324_reg[8]_i_25_O_UNCONNECTED [3:1],\grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2 [31]}),
        .S({1'b0,1'b0,1'b0,input_stream_TDATA_int_regslice[22]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shl_i_i_i_i6381951_fu_6324_reg[8]_i_26 
       (.CI(\shl_i_i_i_i6381951_fu_6324_reg[8]_i_35_n_5 ),
        .CO({\shl_i_i_i_i6381951_fu_6324_reg[8]_i_26_n_5 ,\shl_i_i_i_i6381951_fu_6324_reg[8]_i_26_n_6 ,\shl_i_i_i_i6381951_fu_6324_reg[8]_i_26_n_7 ,\shl_i_i_i_i6381951_fu_6324_reg[8]_i_26_n_8 }),
        .CYINIT(1'b0),
        .DI(input_stream_TDATA_int_regslice[17:14]),
        .O(\grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2 [26:23]),
        .S({\shl_i_i_i_i6381951_fu_6324[8]_i_41_n_5 ,\shl_i_i_i_i6381951_fu_6324[8]_i_42_n_5 ,\shl_i_i_i_i6381951_fu_6324[8]_i_43_n_5 ,\shl_i_i_i_i6381951_fu_6324[8]_i_44_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shl_i_i_i_i6381951_fu_6324_reg[8]_i_35 
       (.CI(\shl_i_i_i_i6381951_fu_6324_reg[8]_i_36_n_5 ),
        .CO({\shl_i_i_i_i6381951_fu_6324_reg[8]_i_35_n_5 ,\shl_i_i_i_i6381951_fu_6324_reg[8]_i_35_n_6 ,\shl_i_i_i_i6381951_fu_6324_reg[8]_i_35_n_7 ,\shl_i_i_i_i6381951_fu_6324_reg[8]_i_35_n_8 }),
        .CYINIT(1'b0),
        .DI(input_stream_TDATA_int_regslice[13:10]),
        .O(\grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2 [22:19]),
        .S({\shl_i_i_i_i6381951_fu_6324[8]_i_45_n_5 ,\shl_i_i_i_i6381951_fu_6324[8]_i_46_n_5 ,\shl_i_i_i_i6381951_fu_6324[8]_i_47_n_5 ,\shl_i_i_i_i6381951_fu_6324[8]_i_48_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shl_i_i_i_i6381951_fu_6324_reg[8]_i_36 
       (.CI(1'b0),
        .CO({\shl_i_i_i_i6381951_fu_6324_reg[8]_i_36_n_5 ,\shl_i_i_i_i6381951_fu_6324_reg[8]_i_36_n_6 ,\shl_i_i_i_i6381951_fu_6324_reg[8]_i_36_n_7 ,\shl_i_i_i_i6381951_fu_6324_reg[8]_i_36_n_8 }),
        .CYINIT(1'b0),
        .DI({input_stream_TDATA_int_regslice[9:7],1'b0}),
        .O(\grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2 [18:15]),
        .S({\shl_i_i_i_i6381951_fu_6324[8]_i_49_n_5 ,\shl_i_i_i_i6381951_fu_6324[8]_i_50_n_5 ,\shl_i_i_i_i6381951_fu_6324[8]_i_51_n_5 ,input_stream_TDATA_int_regslice[6]}));
  CARRY4 \shl_i_i_i_i6381951_fu_6324_reg[8]_i_7 
       (.CI(\shl_i_i_i_i6381951_fu_6324_reg[8]_i_15_n_5 ),
        .CO({\shl_i_i_i_i6381951_fu_6324_reg[8]_i_7_n_5 ,\shl_i_i_i_i6381951_fu_6324_reg[8]_i_7_n_6 ,\shl_i_i_i_i6381951_fu_6324_reg[8]_i_7_n_7 ,\shl_i_i_i_i6381951_fu_6324_reg[8]_i_7_n_8 }),
        .CYINIT(1'b0),
        .DI({\shl_i_i_i_i6381951_fu_6324[8]_i_16_n_5 ,\shl_i_i_i_i6381951_fu_6324[8]_i_17_n_5 ,\shl_i_i_i_i6381951_fu_6324[8]_i_18_n_5 ,\shl_i_i_i_i6381951_fu_6324[8]_i_19_n_5 }),
        .O(\NLW_shl_i_i_i_i6381951_fu_6324_reg[8]_i_7_O_UNCONNECTED [3:0]),
        .S({\shl_i_i_i_i6381951_fu_6324[8]_i_20_n_5 ,\shl_i_i_i_i6381951_fu_6324[8]_i_21_n_5 ,\shl_i_i_i_i6381951_fu_6324[8]_i_22_n_5 ,\shl_i_i_i_i6381951_fu_6324[8]_i_23_n_5 }));
  LUT6 #(
    .INIT(64'hFFF0F0F070F070F0)) 
    \state[0]_i_1 
       (.I0(Q),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(vld_out),
        .I3(state),
        .I4(ack_in_t_reg_0),
        .I5(input_stream_TVALID),
        .O(\state[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'h88F8FFFF)) 
    \state[1]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(Q),
        .I2(state),
        .I3(input_stream_TVALID),
        .I4(vld_out),
        .O(\state[1]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_5 ),
        .Q(vld_out),
        .R(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_5 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "feedforward_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both_4
   (output_stream_TREADY_int_regslice,
    ack_in_t_reg_0,
    grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID,
    output_stream_TVALID,
    E,
    D,
    ap_done,
    p_0_in__3,
    output_stream_TDATA,
    ap_rst_n_inv,
    ap_clk,
    Q,
    ap_enable_reg_pp0_iter1,
    grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_ap_start_reg,
    output_stream_TREADY,
    grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_ce0,
    grp_matmul_xnor_fu_5960_res_ce0,
    ap_start,
    \data_p2_reg[22]_0 ,
    q0,
    \data_p2_reg[31]_0 ,
    output_stream_TDATA_reg,
    output_stream_TDATA_reg1);
  output output_stream_TREADY_int_regslice;
  output ack_in_t_reg_0;
  output grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID;
  output output_stream_TVALID;
  output [0:0]E;
  output [0:0]D;
  output ap_done;
  output p_0_in__3;
  output [23:0]output_stream_TDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input [4:0]Q;
  input ap_enable_reg_pp0_iter1;
  input grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_ap_start_reg;
  input output_stream_TREADY;
  input grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_ce0;
  input grp_matmul_xnor_fu_5960_res_ce0;
  input ap_start;
  input [0:0]\data_p2_reg[22]_0 ;
  input [23:0]q0;
  input \data_p2_reg[31]_0 ;
  input [23:0]output_stream_TDATA_reg;
  input output_stream_TDATA_reg1;

  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state[0]_i_1__5_n_5 ;
  wire \FSM_sequential_state[1]_i_1__0_n_5 ;
  wire [4:0]Q;
  wire ack_in_t_i_1_n_5;
  wire ack_in_t_reg_0;
  wire ap_clk;
  wire ap_done;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n_inv;
  wire ap_start;
  wire [31:0]data_p2;
  wire [0:0]\data_p2_reg[22]_0 ;
  wire \data_p2_reg[31]_0 ;
  wire grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_ce0;
  wire grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_ap_start_reg;
  wire grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID;
  wire grp_matmul_xnor_fu_5960_res_ce0;
  wire load_p1;
  wire [23:0]output_stream_TDATA;
  wire [23:0]output_stream_TDATA_reg;
  wire output_stream_TDATA_reg1;
  wire output_stream_TREADY;
  wire output_stream_TREADY_int_regslice;
  wire output_stream_TVALID;
  wire [31:0]p_0_in;
  wire p_0_in__3;
  wire [23:0]q0;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_5 ;
  wire \state[1]_i_1__0_n_5 ;
  wire [1:0]state__0;

  LUT6 #(
    .INIT(64'hAEEEEEEEFFFFFFFF)) 
    \FSM_sequential_state[0]_i_1__5 
       (.I0(output_stream_TREADY),
        .I1(state__0[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(output_stream_TREADY_int_regslice),
        .I4(Q[3]),
        .I5(state__0[1]),
        .O(\FSM_sequential_state[0]_i_1__5_n_5 ));
  LUT6 #(
    .INIT(64'hFC4C4C4C4C4C4C4C)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(output_stream_TREADY),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(output_stream_TREADY_int_regslice),
        .I4(Q[3]),
        .I5(ap_enable_reg_pp0_iter1),
        .O(\FSM_sequential_state[1]_i_1__0_n_5 ));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_sequential_state[0]_i_1__5_n_5 ),
        .Q(state__0[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_sequential_state[1]_i_1__0_n_5 ),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hB0F0FFFFFAFAF0F0)) 
    ack_in_t_i_1
       (.I0(output_stream_TREADY),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(output_stream_TREADY_int_regslice),
        .I3(Q[3]),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(ack_in_t_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1_n_5),
        .Q(output_stream_TREADY_int_regslice),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hF4F444F444F444F4)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(output_stream_TREADY),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'h70FF)) 
    ap_loop_init_int_i_2__0
       (.I0(output_stream_TREADY_int_regslice),
        .I1(Q[3]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_ap_start_reg),
        .O(ack_in_t_reg_0));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[0]_i_1 
       (.I0(data_p2[0]),
        .I1(q0[0]),
        .I2(output_stream_TDATA_reg[0]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[0]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[10]_i_1__0 
       (.I0(data_p2[10]),
        .I1(q0[10]),
        .I2(output_stream_TDATA_reg[10]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[10]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[11]_i_1__0 
       (.I0(data_p2[11]),
        .I1(q0[11]),
        .I2(output_stream_TDATA_reg[11]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[11]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[12]_i_1__0 
       (.I0(data_p2[12]),
        .I1(q0[12]),
        .I2(output_stream_TDATA_reg[12]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[12]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[13]_i_1__0 
       (.I0(data_p2[13]),
        .I1(q0[13]),
        .I2(output_stream_TDATA_reg[13]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[13]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[14]_i_1__0 
       (.I0(data_p2[14]),
        .I1(q0[14]),
        .I2(output_stream_TDATA_reg[14]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[14]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[15]_i_1__0 
       (.I0(data_p2[15]),
        .I1(q0[15]),
        .I2(output_stream_TDATA_reg[15]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[15]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[16]_i_1__0 
       (.I0(data_p2[16]),
        .I1(q0[16]),
        .I2(output_stream_TDATA_reg[16]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[16]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[17]_i_1__0 
       (.I0(data_p2[17]),
        .I1(q0[17]),
        .I2(output_stream_TDATA_reg[17]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[17]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[18]_i_1__0 
       (.I0(data_p2[18]),
        .I1(q0[18]),
        .I2(output_stream_TDATA_reg[18]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[18]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[19]_i_1__0 
       (.I0(data_p2[19]),
        .I1(q0[19]),
        .I2(output_stream_TDATA_reg[19]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[19]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[1]_i_1__0 
       (.I0(data_p2[1]),
        .I1(q0[1]),
        .I2(output_stream_TDATA_reg[1]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_p1[1]_i_2 
       (.I0(Q[3]),
        .I1(output_stream_TREADY_int_regslice),
        .I2(ap_enable_reg_pp0_iter1),
        .O(grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[20]_i_1__0 
       (.I0(data_p2[20]),
        .I1(q0[20]),
        .I2(output_stream_TDATA_reg[20]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[20]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[21]_i_1__0 
       (.I0(data_p2[21]),
        .I1(q0[21]),
        .I2(output_stream_TDATA_reg[21]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[21]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[22]_i_1 
       (.I0(data_p2[22]),
        .I1(q0[22]),
        .I2(output_stream_TDATA_reg[22]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[22]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[2]_i_1__0 
       (.I0(data_p2[2]),
        .I1(q0[2]),
        .I2(output_stream_TDATA_reg[2]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hE222222240000000)) 
    \data_p1[31]_i_1 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(Q[3]),
        .I3(output_stream_TREADY_int_regslice),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(output_stream_TREADY),
        .O(load_p1));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[31]_i_2 
       (.I0(data_p2[31]),
        .I1(q0[23]),
        .I2(output_stream_TDATA_reg[23]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[31]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[3]_i_1__0 
       (.I0(data_p2[3]),
        .I1(q0[3]),
        .I2(output_stream_TDATA_reg[3]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[4]_i_1__0 
       (.I0(data_p2[4]),
        .I1(q0[4]),
        .I2(output_stream_TDATA_reg[4]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[5]_i_1__0 
       (.I0(data_p2[5]),
        .I1(q0[5]),
        .I2(output_stream_TDATA_reg[5]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[6]_i_1__0 
       (.I0(data_p2[6]),
        .I1(q0[6]),
        .I2(output_stream_TDATA_reg[6]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[7]_i_1__0 
       (.I0(data_p2[7]),
        .I1(q0[7]),
        .I2(output_stream_TDATA_reg[7]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[8]_i_1__0 
       (.I0(data_p2[8]),
        .I1(q0[8]),
        .I2(output_stream_TDATA_reg[8]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[8]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[9]_i_1__0 
       (.I0(data_p2[9]),
        .I1(q0[9]),
        .I2(output_stream_TDATA_reg[9]),
        .I3(output_stream_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[0]),
        .Q(output_stream_TDATA[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[10]),
        .Q(output_stream_TDATA[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[11]),
        .Q(output_stream_TDATA[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[12]),
        .Q(output_stream_TDATA[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[13]),
        .Q(output_stream_TDATA[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[14]),
        .Q(output_stream_TDATA[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[15]),
        .Q(output_stream_TDATA[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[16]),
        .Q(output_stream_TDATA[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[17]),
        .Q(output_stream_TDATA[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[18]),
        .Q(output_stream_TDATA[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[19]),
        .Q(output_stream_TDATA[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[1]),
        .Q(output_stream_TDATA[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[20]),
        .Q(output_stream_TDATA[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[21]),
        .Q(output_stream_TDATA[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[22]),
        .Q(output_stream_TDATA[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[2]),
        .Q(output_stream_TDATA[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[31]),
        .Q(output_stream_TDATA[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[3]),
        .Q(output_stream_TDATA[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[4]),
        .Q(output_stream_TDATA[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[5]),
        .Q(output_stream_TDATA[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[6]),
        .Q(output_stream_TDATA[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[7]),
        .Q(output_stream_TDATA[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[8]),
        .Q(output_stream_TDATA[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[9]),
        .Q(output_stream_TDATA[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(\data_p2_reg[22]_0 ),
        .D(q0[0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(\data_p2_reg[22]_0 ),
        .D(q0[10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(\data_p2_reg[22]_0 ),
        .D(q0[11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(\data_p2_reg[22]_0 ),
        .D(q0[12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(\data_p2_reg[22]_0 ),
        .D(q0[13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(\data_p2_reg[22]_0 ),
        .D(q0[14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(\data_p2_reg[22]_0 ),
        .D(q0[15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(\data_p2_reg[22]_0 ),
        .D(q0[16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(\data_p2_reg[22]_0 ),
        .D(q0[17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(\data_p2_reg[22]_0 ),
        .D(q0[18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(\data_p2_reg[22]_0 ),
        .D(q0[19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(\data_p2_reg[22]_0 ),
        .D(q0[1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(\data_p2_reg[22]_0 ),
        .D(q0[20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(\data_p2_reg[22]_0 ),
        .D(q0[21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(\data_p2_reg[22]_0 ),
        .D(q0[22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(\data_p2_reg[22]_0 ),
        .D(q0[2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(\data_p2_reg[22]_0 ),
        .D(1'b0),
        .Q(data_p2[31]),
        .S(\data_p2_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(\data_p2_reg[22]_0 ),
        .D(q0[3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(\data_p2_reg[22]_0 ),
        .D(q0[4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(\data_p2_reg[22]_0 ),
        .D(q0[5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(\data_p2_reg[22]_0 ),
        .D(q0[6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(\data_p2_reg[22]_0 ),
        .D(q0[7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(\data_p2_reg[22]_0 ),
        .D(q0[8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(\data_p2_reg[22]_0 ),
        .D(q0[9]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA222)) 
    int_ap_start_i_2
       (.I0(Q[4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(output_stream_TREADY),
        .O(ap_done));
  LUT6 #(
    .INIT(64'h7477744474447444)) 
    \q0[31]_i_1 
       (.I0(ack_in_t_reg_0),
        .I1(Q[3]),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_ce0),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(grp_matmul_xnor_fu_5960_res_ce0),
        .O(E));
  LUT6 #(
    .INIT(64'h7077700070007000)) 
    ram_reg_0_15_8_8_i_2__3
       (.I0(ack_in_t_reg_0),
        .I1(Q[3]),
        .I2(grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_ce0),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(grp_matmul_xnor_fu_5960_res_ce0),
        .O(p_0_in__3));
  LUT6 #(
    .INIT(64'hFC4C4C4C4C4C4C4C)) 
    \state[0]_i_1__0 
       (.I0(output_stream_TREADY),
        .I1(output_stream_TVALID),
        .I2(state),
        .I3(output_stream_TREADY_int_regslice),
        .I4(Q[3]),
        .I5(ap_enable_reg_pp0_iter1),
        .O(\state[0]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'hAEEEEEEEFFFFFFFF)) 
    \state[1]_i_1__0 
       (.I0(output_stream_TREADY),
        .I1(state),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(output_stream_TREADY_int_regslice),
        .I4(Q[3]),
        .I5(output_stream_TVALID),
        .O(\state[1]_i_1__0_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_5 ),
        .Q(output_stream_TVALID),
        .R(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_5 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "feedforward_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized0
   (output_stream_TKEEP,
    ack_in_t_reg_0,
    ap_clk,
    ap_rst_n_inv,
    Q,
    output_stream_TREADY_int_regslice,
    ap_enable_reg_pp0_iter1,
    output_stream_TREADY,
    grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID,
    load_p2);
  output [0:0]output_stream_TKEEP;
  output ack_in_t_reg_0;
  input ap_clk;
  input ap_rst_n_inv;
  input [0:0]Q;
  input output_stream_TREADY_int_regslice;
  input ap_enable_reg_pp0_iter1;
  input output_stream_TREADY;
  input grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID;
  input load_p2;

  wire [0:0]Q;
  wire ack_in_t_i_1__0_n_5;
  wire ack_in_t_reg_0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n_inv;
  wire \data_p1[3]_i_2_n_5 ;
  wire [3:3]data_p2;
  wire \data_p2[3]_i_1_n_5 ;
  wire grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire [0:0]output_stream_TKEEP;
  wire output_stream_TREADY;
  wire output_stream_TREADY_int_regslice;
  wire [1:0]state__0;

  LUT6 #(
    .INIT(64'hAEEEEEEEFFFFFFFF)) 
    \FSM_sequential_state[0]_i_1__3 
       (.I0(output_stream_TREADY),
        .I1(state__0[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(output_stream_TREADY_int_regslice),
        .I4(Q),
        .I5(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(output_stream_TREADY),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ack_in_t_reg_0),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'hB0FFFAF0)) 
    ack_in_t_i_1__0
       (.I0(output_stream_TREADY),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID),
        .I2(ack_in_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__0_n_5),
        .Q(ack_in_t_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hE222222240000000)) 
    \data_p1[3]_i_1__1 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(Q),
        .I3(output_stream_TREADY_int_regslice),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(output_stream_TREADY),
        .O(load_p1));
  LUT3 #(
    .INIT(8'hFD)) 
    \data_p1[3]_i_2 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(data_p2),
        .O(\data_p1[3]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_2_n_5 ),
        .Q(output_stream_TKEEP),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \data_p2[3]_i_1 
       (.I0(ack_in_t_reg_0),
        .I1(Q),
        .I2(output_stream_TREADY_int_regslice),
        .I3(ap_enable_reg_pp0_iter1),
        .O(\data_p2[3]_i_1_n_5 ));
  FDSE #(
    .INIT(1'b0)) 
    \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(1'b1),
        .Q(data_p2),
        .S(\data_p2[3]_i_1_n_5 ));
endmodule

(* ORIG_REF_NAME = "feedforward_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized0_5
   (output_stream_TSTRB,
    ack_in_t_reg_0,
    ap_clk,
    ap_rst_n_inv,
    Q,
    output_stream_TREADY_int_regslice,
    ap_enable_reg_pp0_iter1,
    output_stream_TREADY,
    grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID,
    load_p2);
  output [0:0]output_stream_TSTRB;
  output ack_in_t_reg_0;
  input ap_clk;
  input ap_rst_n_inv;
  input [0:0]Q;
  input output_stream_TREADY_int_regslice;
  input ap_enable_reg_pp0_iter1;
  input output_stream_TREADY;
  input grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID;
  input load_p2;

  wire [0:0]Q;
  wire ack_in_t_i_1__1_n_5;
  wire ack_in_t_reg_0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n_inv;
  wire \data_p1[3]_i_2__0_n_5 ;
  wire [3:3]data_p2;
  wire \data_p2[3]_i_1__0_n_5 ;
  wire grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire output_stream_TREADY;
  wire output_stream_TREADY_int_regslice;
  wire [0:0]output_stream_TSTRB;
  wire [1:0]state__0;

  LUT6 #(
    .INIT(64'hAEEEEEEEFFFFFFFF)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(output_stream_TREADY),
        .I1(state__0[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(output_stream_TREADY_int_regslice),
        .I4(Q),
        .I5(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \FSM_sequential_state[1]_i_1__2 
       (.I0(output_stream_TREADY),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ack_in_t_reg_0),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'hB0FFFAF0)) 
    ack_in_t_i_1__1
       (.I0(output_stream_TREADY),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID),
        .I2(ack_in_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_1__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__1_n_5),
        .Q(ack_in_t_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hE222222240000000)) 
    \data_p1[3]_i_1__2 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(Q),
        .I3(output_stream_TREADY_int_regslice),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(output_stream_TREADY),
        .O(load_p1));
  LUT3 #(
    .INIT(8'hFD)) 
    \data_p1[3]_i_2__0 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(data_p2),
        .O(\data_p1[3]_i_2__0_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_2__0_n_5 ),
        .Q(output_stream_TSTRB),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \data_p2[3]_i_1__0 
       (.I0(ack_in_t_reg_0),
        .I1(Q),
        .I2(output_stream_TREADY_int_regslice),
        .I3(ap_enable_reg_pp0_iter1),
        .O(\data_p2[3]_i_1__0_n_5 ));
  FDSE #(
    .INIT(1'b0)) 
    \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(1'b1),
        .Q(data_p2),
        .S(\data_p2[3]_i_1__0_n_5 ));
endmodule

(* ORIG_REF_NAME = "feedforward_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized1
   (output_stream_TUSER,
    output_stream_TREADY,
    ap_enable_reg_pp0_iter1,
    output_stream_TREADY_int_regslice,
    Q,
    ap_rst_n_inv,
    ap_clk,
    grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID);
  output [1:0]output_stream_TUSER;
  input output_stream_TREADY;
  input ap_enable_reg_pp0_iter1;
  input output_stream_TREADY_int_regslice;
  input [0:0]Q;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID;

  wire [0:0]Q;
  wire ack_in_t_i_1__2_n_5;
  wire ack_in_t_reg_n_5;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n_inv;
  wire \data_p1[0]_i_1__0_n_5 ;
  wire \data_p1[1]_i_1__1_n_5 ;
  wire [1:0]data_p2;
  wire \data_p2[0]_i_1_n_5 ;
  wire \data_p2[1]_i_1_n_5 ;
  wire grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID;
  wire [1:0]next__0;
  wire output_stream_TREADY;
  wire output_stream_TREADY_int_regslice;
  wire [1:0]output_stream_TUSER;
  wire [1:0]state__0;

  LUT6 #(
    .INIT(64'hAEEEEEEEFFFFFFFF)) 
    \FSM_sequential_state[0]_i_1__2 
       (.I0(output_stream_TREADY),
        .I1(state__0[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(output_stream_TREADY_int_regslice),
        .I4(Q),
        .I5(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \FSM_sequential_state[1]_i_1__3 
       (.I0(output_stream_TREADY),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ack_in_t_reg_n_5),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'hB0FFFAF0)) 
    ack_in_t_i_1__2
       (.I0(output_stream_TREADY),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID),
        .I2(ack_in_t_reg_n_5),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_1__2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__2_n_5),
        .Q(ack_in_t_reg_n_5),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0BFBCFFF08080000)) 
    \data_p1[0]_i_1__0 
       (.I0(data_p2[0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID),
        .I4(output_stream_TREADY),
        .I5(output_stream_TUSER[0]),
        .O(\data_p1[0]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'h0BFBCFFF08080000)) 
    \data_p1[1]_i_1__1 
       (.I0(data_p2[1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID),
        .I4(output_stream_TREADY),
        .I5(output_stream_TUSER[1]),
        .O(\data_p1[1]_i_1__1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p1[0]_i_1__0_n_5 ),
        .Q(output_stream_TUSER[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p1[1]_i_1__1_n_5 ),
        .Q(output_stream_TUSER[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h7FFF0000)) 
    \data_p2[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(output_stream_TREADY_int_regslice),
        .I2(Q),
        .I3(ack_in_t_reg_n_5),
        .I4(data_p2[0]),
        .O(\data_p2[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h7FFF0000)) 
    \data_p2[1]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(output_stream_TREADY_int_regslice),
        .I2(Q),
        .I3(ack_in_t_reg_n_5),
        .I4(data_p2[1]),
        .O(\data_p2[1]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p2[0]_i_1_n_5 ),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p2[1]_i_1_n_5 ),
        .Q(data_p2[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "feedforward_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized2
   (output_stream_TLAST,
    output_stream_TREADY,
    ap_enable_reg_pp0_iter1,
    output_stream_TREADY_int_regslice,
    Q,
    ap_rst_n_inv,
    ap_clk,
    grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TLAST,
    output_stream_TDATA_reg1,
    output_stream_TLAST_reg,
    grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID);
  output [0:0]output_stream_TLAST;
  input output_stream_TREADY;
  input ap_enable_reg_pp0_iter1;
  input output_stream_TREADY_int_regslice;
  input [0:0]Q;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TLAST;
  input output_stream_TDATA_reg1;
  input output_stream_TLAST_reg;
  input grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID;

  wire [0:0]Q;
  wire ack_in_t_i_1__3_n_5;
  wire ack_in_t_reg_n_5;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n_inv;
  wire \data_p1[0]_i_1__1_n_5 ;
  wire \data_p1[0]_i_2_n_5 ;
  wire data_p2;
  wire \data_p2[0]_i_1__0_n_5 ;
  wire grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TLAST;
  wire grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID;
  wire [1:0]next__0;
  wire output_stream_TDATA_reg1;
  wire [0:0]output_stream_TLAST;
  wire output_stream_TLAST_reg;
  wire output_stream_TREADY;
  wire output_stream_TREADY_int_regslice;
  wire [1:0]state__0;

  LUT6 #(
    .INIT(64'hAEEEEEEEFFFFFFFF)) 
    \FSM_sequential_state[0]_i_1__4 
       (.I0(output_stream_TREADY),
        .I1(state__0[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(output_stream_TREADY_int_regslice),
        .I4(Q),
        .I5(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \FSM_sequential_state[1]_i_1__4 
       (.I0(output_stream_TREADY),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ack_in_t_reg_n_5),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'hB0FFFAF0)) 
    ack_in_t_i_1__3
       (.I0(output_stream_TREADY),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID),
        .I2(ack_in_t_reg_n_5),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_1__3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__3_n_5),
        .Q(ack_in_t_reg_n_5),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hABFBEFFFA8082000)) 
    \data_p1[0]_i_1__1 
       (.I0(\data_p1[0]_i_2_n_5 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID),
        .I4(output_stream_TREADY),
        .I5(output_stream_TLAST),
        .O(\data_p1[0]_i_1__1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[0]_i_2 
       (.I0(data_p2),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TLAST),
        .I4(output_stream_TDATA_reg1),
        .I5(output_stream_TLAST_reg),
        .O(\data_p1[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p1[0]_i_1__1_n_5 ),
        .Q(output_stream_TLAST),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \data_p2[0]_i_1__0 
       (.I0(grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TLAST),
        .I1(Q),
        .I2(output_stream_TLAST_reg),
        .I3(grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID),
        .I4(ack_in_t_reg_n_5),
        .I5(data_p2),
        .O(\data_p2[0]_i_1__0_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p2[0]_i_1__0_n_5 ),
        .Q(data_p2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "feedforward_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized4
   (ack_in_t_reg_0,
    output_stream_TDEST,
    ap_rst_n_inv,
    ap_clk,
    Q,
    output_stream_TREADY_int_regslice,
    ap_enable_reg_pp0_iter1,
    output_stream_TREADY,
    grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID,
    E,
    D,
    output_stream_TDATA_reg1,
    \data_p1_reg[7]_0 );
  output ack_in_t_reg_0;
  output [7:0]output_stream_TDEST;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]Q;
  input output_stream_TREADY_int_regslice;
  input ap_enable_reg_pp0_iter1;
  input output_stream_TREADY;
  input grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID;
  input [0:0]E;
  input [7:0]D;
  input output_stream_TDATA_reg1;
  input [7:0]\data_p1_reg[7]_0 ;

  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire ack_in_t_i_1__4_n_5;
  wire ack_in_t_reg_0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n_inv;
  wire [7:0]\data_p1_reg[7]_0 ;
  wire [7:0]data_p2;
  wire grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID;
  wire load_p1;
  wire [1:0]next__0;
  wire output_stream_TDATA_reg1;
  wire [7:0]output_stream_TDEST;
  wire output_stream_TREADY;
  wire output_stream_TREADY_int_regslice;
  wire [7:0]p_0_in;
  wire [1:0]state__0;

  LUT6 #(
    .INIT(64'hAEEEEEEEFFFFFFFF)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(output_stream_TREADY),
        .I1(state__0[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(output_stream_TREADY_int_regslice),
        .I4(Q),
        .I5(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \FSM_sequential_state[1]_i_1__5 
       (.I0(output_stream_TREADY),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ack_in_t_reg_0),
        .I4(grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'hB0FFFAF0)) 
    ack_in_t_i_1__4
       (.I0(output_stream_TREADY),
        .I1(grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID),
        .I2(ack_in_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_1__4_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__4_n_5),
        .Q(ack_in_t_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h3030AA30)) 
    \data_p1[0]_i_1__2 
       (.I0(data_p2[0]),
        .I1(output_stream_TDATA_reg1),
        .I2(\data_p1_reg[7]_0 [0]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(p_0_in[0]));
  LUT5 #(
    .INIT(32'h3030AA30)) 
    \data_p1[1]_i_1__2 
       (.I0(data_p2[1]),
        .I1(output_stream_TDATA_reg1),
        .I2(\data_p1_reg[7]_0 [1]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'h3030AA30)) 
    \data_p1[2]_i_1__1 
       (.I0(data_p2[2]),
        .I1(output_stream_TDATA_reg1),
        .I2(\data_p1_reg[7]_0 [2]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(p_0_in[2]));
  LUT5 #(
    .INIT(32'h3030AA30)) 
    \data_p1[3]_i_1__3 
       (.I0(data_p2[3]),
        .I1(output_stream_TDATA_reg1),
        .I2(\data_p1_reg[7]_0 [3]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(p_0_in[3]));
  LUT5 #(
    .INIT(32'h3030AA30)) 
    \data_p1[4]_i_1__1 
       (.I0(data_p2[4]),
        .I1(output_stream_TDATA_reg1),
        .I2(\data_p1_reg[7]_0 [4]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(p_0_in[4]));
  LUT5 #(
    .INIT(32'h3030AA30)) 
    \data_p1[5]_i_1__1 
       (.I0(data_p2[5]),
        .I1(output_stream_TDATA_reg1),
        .I2(\data_p1_reg[7]_0 [5]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(p_0_in[5]));
  LUT5 #(
    .INIT(32'h3030AA30)) 
    \data_p1[6]_i_1__1 
       (.I0(data_p2[6]),
        .I1(output_stream_TDATA_reg1),
        .I2(\data_p1_reg[7]_0 [6]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'hE222222240000000)) 
    \data_p1[7]_i_1__1 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(Q),
        .I3(output_stream_TREADY_int_regslice),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(output_stream_TREADY),
        .O(load_p1));
  LUT5 #(
    .INIT(32'h3030AA30)) 
    \data_p1[7]_i_2 
       (.I0(data_p2[7]),
        .I1(output_stream_TDATA_reg1),
        .I2(\data_p1_reg[7]_0 [7]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(p_0_in[7]));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[0]),
        .Q(output_stream_TDEST[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[1]),
        .Q(output_stream_TDEST[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[2]),
        .Q(output_stream_TDEST[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[3]),
        .Q(output_stream_TDEST[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[4]),
        .Q(output_stream_TDEST[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[5]),
        .Q(output_stream_TDEST[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[6]),
        .Q(output_stream_TDEST[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[7]),
        .Q(output_stream_TDEST[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(data_p2[7]),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
