
---------- Begin Simulation Statistics ----------
final_tick                               1744988654000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 153563                       # Simulator instruction rate (inst/s)
host_mem_usage                                4605648                       # Number of bytes of host memory used
host_op_rate                                   257767                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13349.61                       # Real time elapsed on the host
host_tick_rate                               38653342                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2050000003                       # Number of instructions simulated
sim_ops                                    3441082279                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.516007                       # Number of seconds simulated
sim_ticks                                516007007750                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4522976                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9046825                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect        10538                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted      1270848                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits      1257622                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups      1257906                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses          284                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups       1271036                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS             0                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted           65                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads         6289063                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes       38415707                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts        10538                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches          1250333                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events    115271068                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts      1363061                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000001                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1584747969                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples   1031824614                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.535870                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.772336                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    715820885     69.37%     69.37% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     54698336      5.30%     74.68% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     30709307      2.98%     77.65% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     28255687      2.74%     80.39% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     26894992      2.61%     83.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     24365325      2.36%     85.36% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6     18374277      1.78%     87.14% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7     17434737      1.69%     88.83% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8    115271068     11.17%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total   1031824614                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts       1452333629                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       610441527                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           430941180                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass         5246      0.00%      0.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    341737212     21.56%     21.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult          301      0.00%     21.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     21.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd    179881217     11.35%     32.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     32.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     32.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     32.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     32.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     32.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     32.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     32.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     32.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     32.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu     19397194      1.22%     34.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     34.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     34.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc            0      0.00%     34.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     34.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     34.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     34.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     34.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     34.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     34.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd    287018074     18.11%     52.25% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     52.25% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     52.25% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     52.25% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv       605293      0.04%     52.29% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     52.29% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult    211344662     13.34%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     56009894      3.53%     69.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     10716443      0.68%     69.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead    374931286     23.66%     93.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite    103101147      6.51%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1584747969                       # Class of committed instruction
system.switch_cpus_1.commit.refs            544758770                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000001                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1584747969                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.032014                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.032014                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    717285192                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   1586414776                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       85055873                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       203747118                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles        30102                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     25895680                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         431376744                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses               58867                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses         113971386                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               38048                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches           1271036                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       101544614                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           930428021                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         5128                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts           1001633365                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles         60204                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.001232                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles    101555892                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1257622                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.970562                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples   1032014015                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.537941                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.986342                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      785401614     76.10%     76.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       20245818      1.96%     78.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       14289839      1.38%     79.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        7858337      0.76%     80.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        8361881      0.81%     81.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       13976522      1.35%     82.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       13490581      1.31%     83.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       16612371      1.61%     85.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      151777052     14.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total   1032014015                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads      2191734816                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes     1349853392                       # number of floating regfile writes
system.switch_cpus_1.iew.branchMispredicts        10630                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches        1259924                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.565195                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          574815949                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        113971386                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      81804888                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    431420616                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts          256                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    114030648                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   1586097156                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    460844563                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts        58256                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   1615302833                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents      1787799                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents    153308671                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles        30102                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles    156760454                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked      4469740                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     27114827                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses           63                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        13564                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads       479423                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores       213050                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        13564                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect          250                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        10380                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      1767064463                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          1585751067                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.629041                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      1111555617                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.536560                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           1585783578                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     1202311592                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     120694002                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.968979                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.968979                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass         5289      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    341904376     21.17%     21.17% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult          424      0.00%     21.17% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     21.17% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd    180035334     11.15%     32.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     32.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     32.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     32.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     32.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     32.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     32.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     32.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     32.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     32.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu     19418873      1.20%     33.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     33.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     33.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc            0      0.00%     33.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     33.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     33.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     33.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     33.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     33.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     33.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd    287108972     17.77%     51.29% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     51.29% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     51.29% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     51.29% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv       605293      0.04%     51.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     51.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult    211427066     13.09%     64.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     64.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     64.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     64.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     64.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     64.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     64.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     64.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     64.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     64.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     64.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead     64293300      3.98%     68.39% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     10721855      0.66%     69.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead    396580260     24.55%     93.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite    103260053      6.39%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   1615361095                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses    1487966931                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads   2962521831                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses   1453078608                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes   1454405299                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          18503516                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.011455                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu           940      0.01%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu       152598      0.82%      0.83% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%      0.83% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%      0.83% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%      0.83% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%      0.83% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%      0.83% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%      0.83% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%      0.83% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%      0.83% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%      0.83% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd       486811      2.63%      3.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%      3.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%      3.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%      3.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%      3.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%      3.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult       255912      1.38%      4.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%      4.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%      4.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%      4.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%      4.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%      4.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%      4.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%      4.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%      4.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%      4.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%      4.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%      4.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%      4.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%      4.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      4541497     24.54%     29.39% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       545432      2.95%     32.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead     12304814     66.50%     98.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite       215512      1.16%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    145892391                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   1318727399                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    132672459                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    133054451                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       1586097156                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      1615361095                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      1349066                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued         9515                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      1020725                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples   1032014015                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.565251                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.362923                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    620335859     60.11%     60.11% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     69714335      6.76%     66.86% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     68772029      6.66%     73.53% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     50980478      4.94%     78.47% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     57423171      5.56%     84.03% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     51066231      4.95%     88.98% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     53954498      5.23%     94.21% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     31728871      3.07%     97.28% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8     28038543      2.72%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total   1032014015                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.565251                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses         101544614                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                   6                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads      9737198                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      4117785                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    431420616                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    114030648                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     602188549                       # number of misc regfile reads
system.switch_cpus_1.numCycles             1032014015                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     253847926                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   1508028936                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     32464395                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       96685446                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents    225622757                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents        98576                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   3915282522                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   1586250923                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   1509353565                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       217001646                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents    210514286                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles        30102                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    464448846                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps        1324502                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups   2192255122                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   1143799442                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       160214785                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         2502570222                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        3172411691                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     14273813                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1810099                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     28511874                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1810099                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests     13351837                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops      2306012                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests     26703373                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops        2306012                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp            3402022                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1473095                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3049880                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1121827                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1121827                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3402022                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port     13570674                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     13570674                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13570674                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port    383804416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total    383804416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               383804416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4523850                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4523850    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4523850                       # Request fanout histogram
system.membus.reqLayer2.occupancy         15971993000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        24841434000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1744988654000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1744988654000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1744988654000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1744988654000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1744988654000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1744988654000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1744988654000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          12073154                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3670096                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            7                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        14343333                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           35752                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          35752                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2164907                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2164907                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      12073154                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           21                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     42785666                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              42785687                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1052078336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1052079232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3775375                       # Total snoops (count)
system.tol2bus.snoopTraffic                  94043264                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         18049188                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.100287                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.300382                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               16239089     89.97%     89.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1810099     10.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           18049188                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        16456614000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       21374957000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             10500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1744988654000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.data       886525                       # number of demand (read+write) hits
system.l2.demand_hits::total                   886525                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.data       886525                       # number of overall hits
system.l2.overall_hits::total                  886525                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst            7                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data     13351529                       # number of demand (read+write) misses
system.l2.demand_misses::total               13351536                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst            7                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data     13351529                       # number of overall misses
system.l2.overall_misses::total              13351536                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst       911000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 784659701000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     784660612000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst       911000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 784659701000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    784660612000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst            7                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data     14238054                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             14238061                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst            7                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data     14238054                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            14238061                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.937736                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.937736                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.937736                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.937736                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 130142.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 58769.276612                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 58769.314032                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 130142.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 58769.276612                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 58769.314032                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1469423                       # number of writebacks
system.l2.writebacks::total                   1469423                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data     13351529                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          13351536                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data     13351529                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         13351536                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst       841000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 651144411000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 651145252000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst       841000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 651144411000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 651145252000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.937736                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.937736                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.937736                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.937736                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 120142.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 48769.276612                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 48769.314032                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 120142.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 48769.276612                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 48769.314032                       # average overall mshr miss latency
system.l2.replacements                        1469430                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2200670                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2200670                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2200670                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2200670                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            7                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                7                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            7                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            7                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks     11882102                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total      11882102                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data        35446                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                35446                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data          306                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                306                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data        35752                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            35752                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.008559                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.008559                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data          306                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           306                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data      5068000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      5068000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.008559                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.008559                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16562.091503                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16562.091503                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data       695801                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                695801                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data      1469106                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1469106                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data 131934027000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  131934027000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data      2164907                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2164907                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.678600                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.678600                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 89805.655276                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89805.655276                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data      1469106                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1469106                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data 117242967000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 117242967000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.678600                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.678600                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 79805.655276                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79805.655276                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.data       190724                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             190724                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst            7                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data     11882423                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total         11882430                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst       911000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data 652725674000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 652726585000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst            7                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data     12073147                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       12073154                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.984203                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.984203                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 130142.857143                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 54932.034822                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 54932.079129                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data     11882423                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total     11882430                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst       841000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 533901444000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 533902285000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.984203                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.984203                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 120142.857143                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 44932.034822                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 44932.079129                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1744988654000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4081.516981                       # Cycle average of tags in use
system.l2.tags.total_refs                     3282484                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2204753                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.488822                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4081.516981                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.996464                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996464                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4076                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          103                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1071                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2890                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.995117                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 230295669                       # Number of tag accesses
system.l2.tags.data_accesses                230295669                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1744988654000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.data      8827687                       # number of demand (read+write) hits
system.l3.demand_hits::total                  8827687                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.data      8827687                       # number of overall hits
system.l3.overall_hits::total                 8827687                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst            7                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data      4523842                       # number of demand (read+write) misses
system.l3.demand_misses::total                4523849                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst            7                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data      4523842                       # number of overall misses
system.l3.overall_misses::total               4523849                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst       799000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data 459424295000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     459425094000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst       799000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data 459424295000                       # number of overall miss cycles
system.l3.overall_miss_latency::total    459425094000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst            7                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data     13351529                       # number of demand (read+write) accesses
system.l3.demand_accesses::total             13351536                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst            7                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data     13351529                       # number of overall (read+write) accesses
system.l3.overall_accesses::total            13351536                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.338826                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.338826                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.338826                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.338826                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 114142.857143                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 101556.220354                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 101556.239830                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 114142.857143                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 101556.220354                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 101556.239830                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks             1473095                       # number of writebacks
system.l3.writebacks::total                   1473095                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst            7                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data      4523842                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           4523849                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst            7                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data      4523842                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          4523849                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst       729000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data 414185875000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 414186604000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst       729000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data 414185875000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 414186604000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.338826                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.338826                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.338826                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.338826                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 104142.857143                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 91556.220354                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 91556.239830                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 104142.857143                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 91556.220354                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 91556.239830                       # average overall mshr miss latency
system.l3.replacements                        5594341                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks      1469423                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          1469423                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks      1469423                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      1469423                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks      1234643                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total       1234643                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data          305                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                  305                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data            1                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data          306                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total              306                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.003268                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.003268                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data            1                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data        18500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total        18500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.003268                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.003268                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data        18500                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total        18500                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data       347279                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                347279                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data      1121827                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total             1121827                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data 104084656500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total  104084656500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data      1469106                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total           1469106                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.763612                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.763612                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 92781.379393                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 92781.379393                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data      1121827                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total        1121827                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  92866386500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  92866386500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.763612                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.763612                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 82781.379393                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 82781.379393                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.data      8480408                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total            8480408                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst            7                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data      3402015                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total          3402022                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst       799000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data 355339638500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total 355340437500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst            7                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data     11882423                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total       11882430                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.286307                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.286307                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 114142.857143                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 104449.756541                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 104449.776486                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst            7                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data      3402015                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total      3402022                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst       729000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 321319488500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total 321320217500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.286307                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.286307                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 104142.857143                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 94449.756541                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 94449.776486                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1744988654000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                    25887580                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   5627109                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      4.600512                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     631.261765                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data         1.656727                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data   300.845942                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     0.009995                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 31834.225571                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.019265                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.000051                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.009181                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000000                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.971503                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          492                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         4245                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        21251                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         6698                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 432848309                       # Number of tag accesses
system.l3.tags.data_accesses                432848309                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1744988654000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp          11882430                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      2942518                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict        16003354                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq             306                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp            306                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq          1469106                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp         1469106                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq      11882430                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     40055215                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    948541376                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         5594341                       # Total snoops (count)
system.tol3bus.snoopTraffic                  94278080                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples         18946183                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.121714                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.326955                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               16640171     87.83%     87.83% # Request fanout histogram
system.tol3bus.snoop_fanout::1                2306012     12.17%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total           18946183                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy        14821109500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy       20027457000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1744988654000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst          448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data    289525888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          289526336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     94278080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        94278080                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data      4523842                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4523849                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1473095                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1473095                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst          868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    561089062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             561089930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst          868                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total              868                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      182706976                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            182706976                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      182706976                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst          868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    561089062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            743796906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1473095.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples         7.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples   4523203.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000222708250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        88410                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        88410                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             9773237                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1386837                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4523849                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1473095                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4523849                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1473095                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    639                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            276300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            269443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            280956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            279803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            276496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            290595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            288470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            274331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            277921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            279321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           276324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           288761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           302651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           295489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           287059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           279290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             90428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             90098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             91888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             91964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             91139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             93155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             92975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             90844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             91042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             91396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            91116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            94121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            95049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            94009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            92834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            91014                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.45                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.25                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 142743896250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                22616050000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            227554083750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31558.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50308.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1044140                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  848918                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 23.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                57.63                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4523849                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1473095                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2541543                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1287614                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  525861                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  168191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  24376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  25625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  74577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  87266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  89947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  90452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  90913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  90962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  90444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  90122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  89591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  89824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  89933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  90317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  90384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  89546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  89434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  88609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4103211                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     93.526955                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    80.680601                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    72.545737                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3146032     76.67%     76.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       700190     17.06%     93.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       184075      4.49%     98.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        47807      1.17%     99.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        16664      0.41%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         6216      0.15%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1744      0.04%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          383      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          100      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4103211                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        88410                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.161317                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     47.468959                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     20.555503                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15             80      0.09%      0.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         14252     16.12%     16.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47         30398     34.38%     50.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63         22146     25.05%     75.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79         14243     16.11%     91.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95          4529      5.12%     96.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111         1731      1.96%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127          580      0.66%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143          249      0.28%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159          105      0.12%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           39      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           30      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           10      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            7      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-399            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         88410                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        88410                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.661826                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.628882                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.074451                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            62327     70.50%     70.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1097      1.24%     71.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            18598     21.04%     92.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5507      6.23%     99.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              736      0.83%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              123      0.14%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               16      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         88410                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              289485440                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   40896                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                94276608                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               289526336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             94278080                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       561.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       182.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    561.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    182.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  516028550000                       # Total gap between requests
system.mem_ctrls.avgGap                      86048.59                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst          448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data    289484992                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     94276608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 868.205263245284                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 561009807.332408308983                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 182704123.362750977278                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst            7                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data      4523842                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1473095                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst       439250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data 227553644500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12512238592500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     62750.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     50300.97                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8493843.64                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    31.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          14746620420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           7837988070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         16327866240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3865832820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     40732807440.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     225599269440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       8168359200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       317278743630                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        614.872936                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  17650084500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  17230460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 481126463250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          14550398940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           7733697675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         15967853160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3823603020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     40732807440.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     225419655030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       8319613440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       316547628705                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        613.456065                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  17974931750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  17230460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 480801616000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1744988654000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1380405982                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     83653832                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    101544602                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1565604416                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1380405982                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     83653832                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    101544602                       # number of overall hits
system.cpu.icache.overall_hits::total      1565604416                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        24334                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst           12                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          24346                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        24334                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst           12                       # number of overall misses
system.cpu.icache.overall_misses::total         24346                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst      1450500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1450500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst      1450500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1450500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1380430316                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     83653832                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    101544614                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1565628762                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1380430316                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     83653832                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    101544614                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1565628762                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000018                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000018                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst       120875                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total    59.578576                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst       120875                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total    59.578576                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        23829                       # number of writebacks
system.cpu.icache.writebacks::total             23829                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst            5                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst            7                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            7                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst            7                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            7                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst       922500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       922500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst       922500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       922500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 131785.714286                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 131785.714286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 131785.714286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 131785.714286                       # average overall mshr miss latency
system.cpu.icache.replacements                  23829                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1380405982                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     83653832                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    101544602                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1565604416                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        24334                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst           12                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         24346                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst      1450500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1450500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1380430316                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     83653832                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    101544614                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1565628762                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst       120875                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total    59.578576                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst            5                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst            7                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            7                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst       922500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       922500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 131785.714286                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 131785.714286                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1744988654000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.986171                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1565628757                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             24341                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          64320.642414                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.920718                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     2.065453                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995939                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.004034                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999973                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6262539389                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6262539389                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1744988654000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1744988654000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1744988654000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1744988654000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1744988654000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1744988654000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1744988654000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    391675919                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     26416785                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    500891808                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        918984512                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    391675919                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     26416785                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    500891808                       # number of overall hits
system.cpu.dcache.overall_hits::total       918984512                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     22266301                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       786851                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data     17183571                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       40236723                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     22266301                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       786851                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data     17183571                       # number of overall misses
system.cpu.dcache.overall_misses::total      40236723                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  40142696500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 909272304122                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 949415000622                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  40142696500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 909272304122                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 949415000622                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    413942220                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     27203636                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    518075379                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    959221235                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    413942220                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     27203636                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    518075379                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    959221235                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.053791                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.028924                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.033168                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.041947                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.053791                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.028924                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.033168                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.041947                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 51016.897100                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 52915.212101                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23595.733694                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 51016.897100                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 52915.212101                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23595.733694                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    203419515                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           4577429                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    44.439688                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     17725710                       # number of writebacks
system.cpu.dcache.writebacks::total          17725710                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      2909766                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2909766                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      2909766                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2909766                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       786851                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data     14273805                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     15060656                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       786851                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data     14273805                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     15060656                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  39355845500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 821065236122                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 860421081622                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  39355845500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 821065236122                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 860421081622                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.028924                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.027552                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015701                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.028924                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.027552                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015701                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 50016.897100                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 57522.520177                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57130.385398                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 50016.897100                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 57522.520177                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57130.385398                       # average overall mshr miss latency
system.cpu.dcache.replacements               37280570                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    284824486                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     20899030                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    389274881                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       694998397                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6897606                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       630447                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data     14982912                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      22510965                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  32711116500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 759395263000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 792106379500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    291722092                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     21529477                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    404257793                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    717509362                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.023644                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.029283                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.037063                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.031374                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 51885.593079                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 50684.090182                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35187.579897                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      2909765                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2909765                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       630447                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data     12073147                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     12703594                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  32080669500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 673388854000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 705469523500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.029283                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.029865                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017705                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 50885.593079                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 55775.752088                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55533.065958                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    106851433                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      5517755                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data    111616927                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      223986115                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     15368695                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       156404                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      2200659                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     17725758                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   7431580000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data 149877041122                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 157308621122                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    122220128                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      5674159                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data    113817586                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    241711873                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.125746                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.027564                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.019335                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.073334                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 47515.280939                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 68105.527082                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  8874.577952                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       156404                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      2200658                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2357062                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   7275176000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data 147676382122                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 154951558122                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.027564                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.019335                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009752                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 46515.280939                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 67105.557575                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65739.279714                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1744988654000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.993754                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           956322548                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          37281082                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             25.651684                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   316.835256                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    43.793665                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   151.364834                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.618819                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.085535                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.295634                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999988                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          131                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          346                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        3874166022                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       3874166022                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1744988654000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1078753465000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 666235189000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
