--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Tools\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3
-s 2L -n 3 -fastpaths -xml top_vga.twx top_vga.ncd -o top_vga.twr top_vga.pcf
-ucf ucf.ucf

Design file:              top_vga.ncd
Physical constraint file: top_vga.pcf
Device,package,speed:     xc7k160t,fbg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.409ns.
--------------------------------------------------------------------------------

Paths for end point clkdiv/clkdiv_1 (SLICE_X54Y157.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkdiv/clkdiv_0 (FF)
  Destination:          clkdiv/clkdiv_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.721ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkdiv/clkdiv_0 to clkdiv/clkdiv_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y157.AQ     Tcko                  0.259   clkdiv/clkdiv<1>
                                                       clkdiv/clkdiv_0
    SLICE_X54Y157.A3     net (fanout=1)        0.278   clkdiv/clkdiv<0>
    SLICE_X54Y157.CLK    Tas                   0.184   clkdiv/clkdiv<1>
                                                       clkdiv/Mcount_clkdiv_lut<0>_INV_0
                                                       clkdiv/Mcount_clkdiv_xor<1>
                                                       clkdiv/clkdiv_1
    -------------------------------------------------  ---------------------------
    Total                                      0.721ns (0.443ns logic, 0.278ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------

Paths for end point clkdiv/clkdiv_1 (SLICE_X54Y157.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkdiv/clkdiv_1 (FF)
  Destination:          clkdiv/clkdiv_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.697ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkdiv/clkdiv_1 to clkdiv/clkdiv_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y157.BQ     Tcko                  0.259   clkdiv/clkdiv<1>
                                                       clkdiv/clkdiv_1
    SLICE_X54Y157.B2     net (fanout=2)        0.361   clkdiv/clkdiv<1>
    SLICE_X54Y157.CLK    Tas                   0.077   clkdiv/clkdiv<1>
                                                       clkdiv/clkdiv<1>_rt
                                                       clkdiv/Mcount_clkdiv_xor<1>
                                                       clkdiv/clkdiv_1
    -------------------------------------------------  ---------------------------
    Total                                      0.697ns (0.336ns logic, 0.361ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Paths for end point clkdiv/clkdiv_0 (SLICE_X54Y157.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkdiv/clkdiv_0 (FF)
  Destination:          clkdiv/clkdiv_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.624ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkdiv/clkdiv_0 to clkdiv/clkdiv_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y157.AQ     Tcko                  0.259   clkdiv/clkdiv<1>
                                                       clkdiv/clkdiv_0
    SLICE_X54Y157.A3     net (fanout=1)        0.278   clkdiv/clkdiv<0>
    SLICE_X54Y157.CLK    Tas                   0.087   clkdiv/clkdiv<1>
                                                       clkdiv/Mcount_clkdiv_lut<0>_INV_0
                                                       clkdiv/Mcount_clkdiv_xor<1>
                                                       clkdiv/clkdiv_0
    -------------------------------------------------  ---------------------------
    Total                                      0.624ns (0.346ns logic, 0.278ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clkdiv/clkdiv_0 (SLICE_X54Y157.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.243ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clkdiv/clkdiv_0 (FF)
  Destination:          clkdiv/clkdiv_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.243ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clkdiv/clkdiv_0 to clkdiv/clkdiv_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y157.AQ     Tcko                  0.118   clkdiv/clkdiv<1>
                                                       clkdiv/clkdiv_0
    SLICE_X54Y157.A3     net (fanout=1)        0.139   clkdiv/clkdiv<0>
    SLICE_X54Y157.CLK    Tah         (-Th)     0.014   clkdiv/clkdiv<1>
                                                       clkdiv/Mcount_clkdiv_lut<0>_INV_0
                                                       clkdiv/Mcount_clkdiv_xor<1>
                                                       clkdiv/clkdiv_0
    -------------------------------------------------  ---------------------------
    Total                                      0.243ns (0.104ns logic, 0.139ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Paths for end point clkdiv/clkdiv_1 (SLICE_X54Y157.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.270ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clkdiv/clkdiv_0 (FF)
  Destination:          clkdiv/clkdiv_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.270ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clkdiv/clkdiv_0 to clkdiv/clkdiv_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y157.AQ     Tcko                  0.118   clkdiv/clkdiv<1>
                                                       clkdiv/clkdiv_0
    SLICE_X54Y157.A3     net (fanout=1)        0.139   clkdiv/clkdiv<0>
    SLICE_X54Y157.CLK    Tah         (-Th)    -0.013   clkdiv/clkdiv<1>
                                                       clkdiv/Mcount_clkdiv_lut<0>_INV_0
                                                       clkdiv/Mcount_clkdiv_xor<1>
                                                       clkdiv/clkdiv_1
    -------------------------------------------------  ---------------------------
    Total                                      0.270ns (0.131ns logic, 0.139ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------

Paths for end point clkdiv/clkdiv_1 (SLICE_X54Y157.B2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.295ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clkdiv/clkdiv_1 (FF)
  Destination:          clkdiv/clkdiv_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.295ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clkdiv/clkdiv_1 to clkdiv/clkdiv_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y157.BQ     Tcko                  0.118   clkdiv/clkdiv<1>
                                                       clkdiv/clkdiv_1
    SLICE_X54Y157.B2     net (fanout=2)        0.194   clkdiv/clkdiv<1>
    SLICE_X54Y157.CLK    Tah         (-Th)     0.017   clkdiv/clkdiv<1>
                                                       clkdiv/clkdiv<1>_rt
                                                       clkdiv/Mcount_clkdiv_xor<1>
                                                       clkdiv/clkdiv_1
    -------------------------------------------------  ---------------------------
    Total                                      0.295ns (0.101ns logic, 0.194ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.591ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.409ns (709.723MHz) (Tbcper_I(Fmax))
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: clkdiv/clkdiv<1>/SR
  Logical resource: clkdiv/clkdiv_0/SR
  Location pin: SLICE_X54Y157.SR
  Clock network: vga/VGA_Sync/rst_n_inv
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: clkdiv/clkdiv<1>/SR
  Logical resource: clkdiv/clkdiv_1/SR
  Location pin: SLICE_X54Y157.SR
  Clock network: vga/VGA_Sync/rst_n_inv
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    0.756|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3 paths, 0 nets, and 4 connections

Design statistics:
   Minimum period:   1.409ns{1}   (Maximum frequency: 709.723MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 23 11:28:27 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 775 MB



