ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32l0xx_hal_rcc_ex.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_RCCEx_PeriphCLKConfig,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_RCCEx_PeriphCLKConfig
  18              		.arch armv6s-m
  19              		.syntax unified
  20              		.code	16
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_RCCEx_PeriphCLKConfig:
  25              	.LVL0:
  26              	.LFB34:
  27              		.file 1 "Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c"
   1:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
   2:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   ******************************************************************************
   3:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @file    stm32l0xx_hal_rcc_ex.c
   4:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @author  MCD Application Team
   5:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief   Extended RCC HAL module driver.
   6:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *          This file provides firmware functions to manage the following
   7:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *          functionalities RCC extension peripheral:
   8:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *           + Extended Peripheral Control functions
   9:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *           + Extended Clock Recovery System Control functions
  10:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *
  11:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   ******************************************************************************
  12:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @attention
  13:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *
  14:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * <h2><center>&copy; Copyright(c) 2016 STMicroelectronics.
  15:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * All rights reserved.</center></h2>
  16:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *
  17:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  18:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * the "License"; You may not use this file except in compliance with the
  19:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * License. You may obtain a copy of the License at:
  20:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *                        opensource.org/licenses/BSD-3-Clause
  21:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *
  22:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   ******************************************************************************
  23:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
  24:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
  25:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /* Includes ------------------------------------------------------------------*/
  26:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #include "stm32l0xx_hal.h"
  27:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
  28:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /** @addtogroup STM32L0xx_HAL_Driver
  29:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @{
  30:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
  31:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s 			page 2


  32:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #ifdef HAL_RCC_MODULE_ENABLED
  33:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
  34:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /** @defgroup RCCEx RCCEx
  35:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief RCC Extension HAL module driver
  36:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @{
  37:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
  38:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
  39:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /* Private typedef -----------------------------------------------------------*/
  40:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /* Private define ------------------------------------------------------------*/
  41:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Private_Constants RCCEx Private Constants
  42:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @{
  43:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
  44:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(USB)
  45:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** extern const uint8_t PLLMulTable[];
  46:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* USB */
  47:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
  48:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @}
  49:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
  50:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
  51:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /* Private macro -------------------------------------------------------------*/
  52:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Private_Macros RCCEx Private Macros
  53:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @{
  54:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
  55:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
  56:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @}
  57:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
  58:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
  59:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /* Private variables ---------------------------------------------------------*/
  60:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /* Private function prototypes -----------------------------------------------*/
  61:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /* Private functions ---------------------------------------------------------*/
  62:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
  63:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions RCCEx Exported Functions
  64:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @{
  65:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
  66:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
  67:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions_Group1 Extended Peripheral Control functions
  68:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****  *  @brief  Extended Peripheral Control functions
  69:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****  *
  70:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** @verbatim
  71:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****  ===============================================================================
  72:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****                 ##### Extended Peripheral Control functions  #####
  73:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****  ===============================================================================
  74:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     [..]
  75:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     This subsection provides a set of functions allowing to control the RCC Clocks
  76:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     frequencies.
  77:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     [..]
  78:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     (@) Important note: Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to
  79:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         select the RTC clock source; in this case the Backup domain will be reset in
  80:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         order to modify the RTC Clock source, as consequence RTC registers (including
  81:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         the backup registers) are set to their reset values.
  82:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
  83:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** @endverbatim
  84:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @{
  85:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
  86:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
  87:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
  88:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief  Initializes the RCC extended peripherals clocks according to the specified
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s 			page 3


  89:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *         parameters in the RCC_PeriphCLKInitTypeDef.
  90:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
  91:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *         contains the configuration information for the Extended Peripherals clocks(USART1,USART
  92:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *         I2C1, I2C3, RTC, USB/RNG  and LPTIM1 clocks).
  93:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @retval HAL status
  94:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfi
  95:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *         to possibly update HSE divider.
  96:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
  97:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
  98:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** {
  28              		.loc 1 98 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		.loc 1 98 1 is_stmt 0 view .LVU1
  33 0000 70B5     		push	{r4, r5, r6, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 16
  36              		.cfi_offset 4, -16
  37              		.cfi_offset 5, -12
  38              		.cfi_offset 6, -8
  39              		.cfi_offset 14, -4
  40 0002 0400     		movs	r4, r0
  99:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   uint32_t tickstart;
  41              		.loc 1 99 3 is_stmt 1 view .LVU2
 100:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   uint32_t temp_reg;
  42              		.loc 1 100 3 view .LVU3
 101:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 102:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Check the parameters */
 103:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  43              		.loc 1 103 3 view .LVU4
 104:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 105:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /*------------------------------- RTC/LCD Configuration ------------------------*/
 106:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
  44              		.loc 1 106 3 view .LVU5
 107:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(LCD)
 108:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****    || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
  45              		.loc 1 108 4 is_stmt 0 view .LVU6
  46 0004 8223     		movs	r3, #130
  47 0006 1B01     		lsls	r3, r3, #4
 106:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(LCD)
  48              		.loc 1 106 6 view .LVU7
  49 0008 0268     		ldr	r2, [r0]
  50 000a 1A42     		tst	r2, r3
  51 000c 5CD0     		beq	.L2
  52              	.LBB2:
 109:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* LCD */
 110:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****      )
 111:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 112:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* check for RTC Parameters used to output RTCCLK */
 113:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
  53              		.loc 1 113 5 is_stmt 1 view .LVU8
 114:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 115:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
  54              		.loc 1 115 7 view .LVU9
 116:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 117:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s 			page 4


 118:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(LCD)
 119:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
  55              		.loc 1 119 5 view .LVU10
 120:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 121:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->LCDClockSelection));
  56              		.loc 1 121 7 view .LVU11
 122:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 123:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* LCD */
 124:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 125:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     FlagStatus       pwrclkchanged = RESET;
  57              		.loc 1 125 5 view .LVU12
  58              	.LVL1:
 126:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 127:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* As soon as function is called to change RTC clock source, activation of the
 128:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****        power domain is done. */
 129:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Requires to enable write access to Backup Domain of necessary */
 130:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED())
  59              		.loc 1 130 5 view .LVU13
  60              		.loc 1 130 8 is_stmt 0 view .LVU14
  61 000e 764B     		ldr	r3, .L33
  62 0010 9B6B     		ldr	r3, [r3, #56]
  63              		.loc 1 130 7 view .LVU15
  64 0012 DB00     		lsls	r3, r3, #3
  65 0014 00D5     		bpl	.LCB37
  66 0016 9FE0     		b	.L22	@long jump
  67              	.LCB37:
 131:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 132:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       __HAL_RCC_PWR_CLK_ENABLE();
  68              		.loc 1 132 7 is_stmt 1 view .LVU16
  69 0018 734A     		ldr	r2, .L33
  70 001a 916B     		ldr	r1, [r2, #56]
  71 001c 8023     		movs	r3, #128
  72 001e 5B05     		lsls	r3, r3, #21
  73 0020 0B43     		orrs	r3, r1
  74 0022 9363     		str	r3, [r2, #56]
 133:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       pwrclkchanged = SET;
  75              		.loc 1 133 7 view .LVU17
  76              	.LVL2:
  77              		.loc 1 133 21 is_stmt 0 view .LVU18
  78 0024 0125     		movs	r5, #1
  79              	.LVL3:
  80              	.L3:
 134:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 135:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 136:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
  81              		.loc 1 136 5 is_stmt 1 view .LVU19
  82              		.loc 1 136 8 is_stmt 0 view .LVU20
  83 0026 714B     		ldr	r3, .L33+4
  84 0028 1B68     		ldr	r3, [r3]
  85              		.loc 1 136 7 view .LVU21
  86 002a DB05     		lsls	r3, r3, #23
  87 002c 00D4     		bmi	.LCB58
  88 002e 95E0     		b	.L27	@long jump
  89              	.LCB58:
  90              	.LVL4:
  91              	.L4:
 137:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s 			page 5


 138:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Enable write access to Backup domain */
 139:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       SET_BIT(PWR->CR, PWR_CR_DBP);
 140:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 141:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Wait for Backup domain Write protection disable */
 142:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       tickstart = HAL_GetTick();
 143:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 144:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 145:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 146:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 147:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 148:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           return HAL_TIMEOUT;
 149:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 150:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 151:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 152:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 153:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
 154:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     temp_reg = (RCC->CR & RCC_CR_RTCPRE);
  92              		.loc 1 154 5 is_stmt 1 view .LVU22
  93              		.loc 1 154 20 is_stmt 0 view .LVU23
  94 0030 6D4B     		ldr	r3, .L33
  95 0032 1A68     		ldr	r2, [r3]
  96              		.loc 1 154 14 view .LVU24
  97 0034 C023     		movs	r3, #192
  98 0036 9B03     		lsls	r3, r3, #14
  99 0038 1A40     		ands	r2, r3
 100              	.LVL5:
 155:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 101              		.loc 1 155 5 is_stmt 1 view .LVU25
 102              		.loc 1 155 36 is_stmt 0 view .LVU26
 103 003a 6168     		ldr	r1, [r4, #4]
 104              		.loc 1 155 56 view .LVU27
 105 003c 0B40     		ands	r3, r1
 106              		.loc 1 155 8 view .LVU28
 107 003e 9342     		cmp	r3, r2
 108 0040 00D1     		bne	.LCB72
 109 0042 A0E0     		b	.L28	@long jump
 110              	.LCB72:
 111              	.L8:
 156:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined (LCD)
 157:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****      || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 158:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* LCD */
 159:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****        )
 160:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     { /* Check HSE State */
 161:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 112              		.loc 1 161 7 is_stmt 1 view .LVU29
 113              		.loc 1 161 45 is_stmt 0 view .LVU30
 114 0044 C023     		movs	r3, #192
 115 0046 9B02     		lsls	r3, r3, #10
 116 0048 0A00     		movs	r2, r1
 117              	.LVL6:
 118              		.loc 1 161 45 view .LVU31
 119 004a 1A40     		ands	r2, r3
 120              		.loc 1 161 10 view .LVU32
 121 004c 9A42     		cmp	r2, r3
 122 004e 00D1     		bne	.LCB81
 123 0050 A1E0     		b	.L29	@long jump
 124              	.LCB81:
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s 			page 6


 125              	.L9:
 162:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 163:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 164:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 165:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           /* To update HSE divider, first switch-OFF HSE clock oscillator*/
 166:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           return HAL_ERROR;
 167:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 168:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 169:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 170:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 171:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value 
 172:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 126              		.loc 1 172 5 is_stmt 1 view .LVU33
 127              		.loc 1 172 20 is_stmt 0 view .LVU34
 128 0052 654B     		ldr	r3, .L33
 129 0054 1A6D     		ldr	r2, [r3, #80]
 130              		.loc 1 172 14 view .LVU35
 131 0056 C023     		movs	r3, #192
 132 0058 9B02     		lsls	r3, r3, #10
 133 005a 1000     		movs	r0, r2
 134 005c 1840     		ands	r0, r3
 135              	.LVL7:
 173:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 174:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCS
 136              		.loc 1 174 5 is_stmt 1 view .LVU36
 137              		.loc 1 174 7 is_stmt 0 view .LVU37
 138 005e 1A42     		tst	r2, r3
 139 0060 1FD0     		beq	.L10
 140              		.loc 1 174 86 discriminator 1 view .LVU38
 141 0062 1940     		ands	r1, r3
 142              		.loc 1 174 34 discriminator 1 view .LVU39
 143 0064 8142     		cmp	r1, r0
 144 0066 02D0     		beq	.L11
 175:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 145              		.loc 1 175 7 view .LVU40
 146 0068 2368     		ldr	r3, [r4]
 147 006a 9B06     		lsls	r3, r3, #26
 148 006c 08D4     		bmi	.L12
 149              	.L11:
 176:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(LCD)
 177:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 150              		.loc 1 177 58 view .LVU41
 151 006e C023     		movs	r3, #192
 152 0070 9B02     		lsls	r3, r3, #10
 153 0072 A268     		ldr	r2, [r4, #8]
 154 0074 1340     		ands	r3, r2
 155              		.loc 1 177 7 view .LVU42
 156 0076 8342     		cmp	r3, r0
 157 0078 13D0     		beq	.L10
 178:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****        && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 158              		.loc 1 178 8 view .LVU43
 159 007a 2368     		ldr	r3, [r4]
 160 007c 1B05     		lsls	r3, r3, #20
 161 007e 10D5     		bpl	.L10
 162              	.L12:
 179:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* LCD */
 180:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****      ))
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s 			page 7


 181:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 182:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Store the content of CSR register before the reset of Backup Domain */
 183:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 163              		.loc 1 183 7 is_stmt 1 view .LVU44
 164              		.loc 1 183 22 is_stmt 0 view .LVU45
 165 0080 594B     		ldr	r3, .L33
 166 0082 186D     		ldr	r0, [r3, #80]
 167              	.LVL8:
 168              		.loc 1 183 16 view .LVU46
 169 0084 5A4A     		ldr	r2, .L33+8
 170 0086 0240     		ands	r2, r0
 171              	.LVL9:
 184:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 185:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* RTC Clock selection can be changed only if the Backup Domain is reset */
 186:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       __HAL_RCC_BACKUPRESET_FORCE();
 172              		.loc 1 186 7 is_stmt 1 view .LVU47
 173 0088 1E6D     		ldr	r6, [r3, #80]
 174 008a 8021     		movs	r1, #128
 175 008c 0903     		lsls	r1, r1, #12
 176 008e 3143     		orrs	r1, r6
 177 0090 1965     		str	r1, [r3, #80]
 187:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       __HAL_RCC_BACKUPRESET_RELEASE();
 178              		.loc 1 187 7 view .LVU48
 179 0092 196D     		ldr	r1, [r3, #80]
 180 0094 574E     		ldr	r6, .L33+12
 181 0096 3140     		ands	r1, r6
 182 0098 1965     		str	r1, [r3, #80]
 188:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 189:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Restore the Content of CSR register */
 190:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       RCC->CSR = temp_reg;
 183              		.loc 1 190 7 view .LVU49
 184              		.loc 1 190 16 is_stmt 0 view .LVU50
 185 009a 1A65     		str	r2, [r3, #80]
 191:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 192:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****        /* Wait for LSERDY if LSE was enabled */
 193:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 186              		.loc 1 193 7 is_stmt 1 view .LVU51
 187              		.loc 1 193 10 is_stmt 0 view .LVU52
 188 009c C305     		lsls	r3, r0, #23
 189 009e 00D5     		bpl	.LCB144
 190 00a0 80E0     		b	.L30	@long jump
 191              	.LCB144:
 192              	.LVL10:
 193              	.L10:
 194:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 195:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         /* Get Start Tick */
 196:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         tickstart = HAL_GetTick();
 197:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 198:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         /* Wait till LSE is ready */
 199:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 200:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 201:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 202:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 203:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             return HAL_TIMEOUT;
 204:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 205:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 206:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s 			page 8


 207:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 208:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 194              		.loc 1 208 5 is_stmt 1 view .LVU53
 195              		.loc 1 208 5 view .LVU54
 196              		.loc 1 208 5 view .LVU55
 197 00a2 6368     		ldr	r3, [r4, #4]
 198 00a4 C022     		movs	r2, #192
 199 00a6 9202     		lsls	r2, r2, #10
 200 00a8 1900     		movs	r1, r3
 201 00aa 1140     		ands	r1, r2
 202 00ac 9142     		cmp	r1, r2
 203 00ae 00D1     		bne	.LCB156
 204 00b0 88E0     		b	.L31	@long jump
 205              	.LCB156:
 206              	.L15:
 207              		.loc 1 208 5 discriminator 3 view .LVU56
 208              		.loc 1 208 5 discriminator 3 view .LVU57
 209 00b2 4D49     		ldr	r1, .L33
 210 00b4 0B6D     		ldr	r3, [r1, #80]
 211 00b6 C022     		movs	r2, #192
 212 00b8 9202     		lsls	r2, r2, #10
 213 00ba 6068     		ldr	r0, [r4, #4]
 214 00bc 0240     		ands	r2, r0
 215 00be 1343     		orrs	r3, r2
 216 00c0 0B65     		str	r3, [r1, #80]
 217              		.loc 1 208 5 discriminator 3 view .LVU58
 209:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 210:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Require to disable power clock if necessary */
 211:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     if(pwrclkchanged == SET)
 218              		.loc 1 211 5 discriminator 3 view .LVU59
 219              		.loc 1 211 7 is_stmt 0 discriminator 3 view .LVU60
 220 00c2 012D     		cmp	r5, #1
 221 00c4 00D1     		bne	.LCB172
 222 00c6 87E0     		b	.L32	@long jump
 223              	.LCB172:
 224              	.LVL11:
 225              	.L2:
 226              		.loc 1 211 7 discriminator 3 view .LVU61
 227              	.LBE2:
 212:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 213:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 214:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 215:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
 216:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 217:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined (RCC_CCIPR_USART1SEL)
 218:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /*------------------------------- USART1 Configuration ------------------------*/
 219:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 228              		.loc 1 219 3 is_stmt 1 view .LVU62
 229              		.loc 1 219 5 is_stmt 0 view .LVU63
 230 00c8 2368     		ldr	r3, [r4]
 231 00ca DB07     		lsls	r3, r3, #31
 232 00cc 06D5     		bpl	.L16
 220:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 221:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Check the parameters */
 222:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 233              		.loc 1 222 5 is_stmt 1 view .LVU64
 223:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s 			page 9


 224:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Configure the USART1 clock source */
 225:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 234              		.loc 1 225 5 view .LVU65
 235 00ce 464A     		ldr	r2, .L33
 236 00d0 D36C     		ldr	r3, [r2, #76]
 237 00d2 0321     		movs	r1, #3
 238 00d4 8B43     		bics	r3, r1
 239 00d6 E168     		ldr	r1, [r4, #12]
 240 00d8 0B43     		orrs	r3, r1
 241 00da D364     		str	r3, [r2, #76]
 242              	.L16:
 226:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
 227:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_USART1SEL */
 228:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 229:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /*----------------------------- USART2 Configuration --------------------------*/
 230:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 243              		.loc 1 230 3 view .LVU66
 244              		.loc 1 230 5 is_stmt 0 view .LVU67
 245 00dc 2368     		ldr	r3, [r4]
 246 00de 9B07     		lsls	r3, r3, #30
 247 00e0 06D5     		bpl	.L17
 231:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 232:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Check the parameters */
 233:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 248              		.loc 1 233 5 is_stmt 1 view .LVU68
 234:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 235:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Configure the USART2 clock source */
 236:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 249              		.loc 1 236 5 view .LVU69
 250 00e2 414A     		ldr	r2, .L33
 251 00e4 D36C     		ldr	r3, [r2, #76]
 252 00e6 0C21     		movs	r1, #12
 253 00e8 8B43     		bics	r3, r1
 254 00ea 2169     		ldr	r1, [r4, #16]
 255 00ec 0B43     		orrs	r3, r1
 256 00ee D364     		str	r3, [r2, #76]
 257              	.L17:
 237:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
 238:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 239:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /*------------------------------ LPUART1 Configuration ------------------------*/
 240:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 258              		.loc 1 240 3 view .LVU70
 259              		.loc 1 240 5 is_stmt 0 view .LVU71
 260 00f0 2368     		ldr	r3, [r4]
 261 00f2 5B07     		lsls	r3, r3, #29
 262 00f4 06D5     		bpl	.L18
 241:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 242:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Check the parameters */
 243:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));
 263              		.loc 1 243 5 is_stmt 1 view .LVU72
 244:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 245:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Configure the LPUAR1 clock source */
 246:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 264              		.loc 1 246 5 view .LVU73
 265 00f6 3C4A     		ldr	r2, .L33
 266 00f8 D36C     		ldr	r3, [r2, #76]
 267 00fa 3F49     		ldr	r1, .L33+16
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s 			page 10


 268 00fc 0B40     		ands	r3, r1
 269 00fe 6169     		ldr	r1, [r4, #20]
 270 0100 0B43     		orrs	r3, r1
 271 0102 D364     		str	r3, [r2, #76]
 272              	.L18:
 247:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
 248:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 249:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /*------------------------------ I2C1 Configuration ------------------------*/
 250:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 273              		.loc 1 250 3 view .LVU74
 274              		.loc 1 250 5 is_stmt 0 view .LVU75
 275 0104 2368     		ldr	r3, [r4]
 276 0106 1B07     		lsls	r3, r3, #28
 277 0108 06D5     		bpl	.L19
 251:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 252:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Check the parameters */
 253:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 278              		.loc 1 253 5 is_stmt 1 view .LVU76
 254:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 255:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Configure the I2C1 clock source */
 256:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 279              		.loc 1 256 5 view .LVU77
 280 010a 374A     		ldr	r2, .L33
 281 010c D36C     		ldr	r3, [r2, #76]
 282 010e 3B49     		ldr	r1, .L33+20
 283 0110 0B40     		ands	r3, r1
 284 0112 A169     		ldr	r1, [r4, #24]
 285 0114 0B43     		orrs	r3, r1
 286 0116 D364     		str	r3, [r2, #76]
 287              	.L19:
 257:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
 258:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 259:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined (RCC_CCIPR_I2C3SEL)
 260:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /*------------------------------ I2C3 Configuration ------------------------*/
 261:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 288              		.loc 1 261 3 view .LVU78
 289              		.loc 1 261 5 is_stmt 0 view .LVU79
 290 0118 2368     		ldr	r3, [r4]
 291 011a DB05     		lsls	r3, r3, #23
 292 011c 06D5     		bpl	.L20
 262:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 263:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Check the parameters */
 264:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
 293              		.loc 1 264 5 is_stmt 1 view .LVU80
 265:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 266:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Configure the I2C3 clock source */
 267:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 294              		.loc 1 267 5 view .LVU81
 295 011e 324A     		ldr	r2, .L33
 296 0120 D36C     		ldr	r3, [r2, #76]
 297 0122 3349     		ldr	r1, .L33+8
 298 0124 0B40     		ands	r3, r1
 299 0126 E169     		ldr	r1, [r4, #28]
 300 0128 0B43     		orrs	r3, r1
 301 012a D364     		str	r3, [r2, #76]
 302              	.L20:
 268:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s 			page 11


 269:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_I2C3SEL */
 270:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 271:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(USB)
 272:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****  /*---------------------------- USB and RNG configuration --------------------*/
 273:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 303              		.loc 1 273 3 view .LVU82
 304              		.loc 1 273 5 is_stmt 0 view .LVU83
 305 012c 2368     		ldr	r3, [r4]
 306 012e 5B06     		lsls	r3, r3, #25
 307 0130 06D5     		bpl	.L21
 274:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 275:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
 308              		.loc 1 275 5 is_stmt 1 view .LVU84
 276:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 309              		.loc 1 276 5 view .LVU85
 310 0132 2D4A     		ldr	r2, .L33
 311 0134 D36C     		ldr	r3, [r2, #76]
 312 0136 3249     		ldr	r1, .L33+24
 313 0138 0B40     		ands	r3, r1
 314 013a 616A     		ldr	r1, [r4, #36]
 315 013c 0B43     		orrs	r3, r1
 316 013e D364     		str	r3, [r2, #76]
 317              	.L21:
 277:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
 278:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* USB */
 279:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 280:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /*---------------------------- LPTIM1 configuration ------------------------*/
 281:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 318              		.loc 1 281 3 view .LVU86
 319              		.loc 1 281 5 is_stmt 0 view .LVU87
 320 0140 2368     		ldr	r3, [r4]
 321 0142 1B06     		lsls	r3, r3, #24
 322 0144 4ED5     		bpl	.L26
 282:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 283:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
 323              		.loc 1 283 5 is_stmt 1 view .LVU88
 284:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 324              		.loc 1 284 5 view .LVU89
 325 0146 284A     		ldr	r2, .L33
 326 0148 D36C     		ldr	r3, [r2, #76]
 327 014a 2E49     		ldr	r1, .L33+28
 328 014c 0B40     		ands	r3, r1
 329 014e 216A     		ldr	r1, [r4, #32]
 330 0150 0B43     		orrs	r3, r1
 331 0152 D364     		str	r3, [r2, #76]
 285:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
 286:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 287:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   return HAL_OK;
 332              		.loc 1 287 10 is_stmt 0 view .LVU90
 333 0154 0020     		movs	r0, #0
 334 0156 46E0     		b	.L6
 335              	.LVL12:
 336              	.L22:
 337              	.LBB3:
 125:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 338              		.loc 1 125 22 view .LVU91
 339 0158 0025     		movs	r5, #0
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s 			page 12


 340 015a 64E7     		b	.L3
 341              	.LVL13:
 342              	.L27:
 139:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 343              		.loc 1 139 7 is_stmt 1 view .LVU92
 344 015c 234A     		ldr	r2, .L33+4
 345 015e 1168     		ldr	r1, [r2]
 346 0160 8023     		movs	r3, #128
 347 0162 5B00     		lsls	r3, r3, #1
 348 0164 0B43     		orrs	r3, r1
 349 0166 1360     		str	r3, [r2]
 142:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 350              		.loc 1 142 7 view .LVU93
 142:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 351              		.loc 1 142 19 is_stmt 0 view .LVU94
 352 0168 FFF7FEFF 		bl	HAL_GetTick
 353              	.LVL14:
 142:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 354              		.loc 1 142 19 view .LVU95
 355 016c 0600     		movs	r6, r0
 356              	.LVL15:
 144:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 357              		.loc 1 144 7 is_stmt 1 view .LVU96
 358              	.L5:
 144:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 359              		.loc 1 144 12 view .LVU97
 144:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 360              		.loc 1 144 13 is_stmt 0 view .LVU98
 361 016e 1F4B     		ldr	r3, .L33+4
 362 0170 1B68     		ldr	r3, [r3]
 144:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 363              		.loc 1 144 12 view .LVU99
 364 0172 DB05     		lsls	r3, r3, #23
 365 0174 00D5     		bpl	.LCB343
 366 0176 5BE7     		b	.L4	@long jump
 367              	.LCB343:
 146:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 368              		.loc 1 146 9 is_stmt 1 view .LVU100
 146:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 369              		.loc 1 146 13 is_stmt 0 view .LVU101
 370 0178 FFF7FEFF 		bl	HAL_GetTick
 371              	.LVL16:
 146:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 372              		.loc 1 146 27 view .LVU102
 373 017c 801B     		subs	r0, r0, r6
 146:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 374              		.loc 1 146 11 view .LVU103
 375 017e 6428     		cmp	r0, #100
 376 0180 F5D9     		bls	.L5
 148:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 377              		.loc 1 148 18 view .LVU104
 378 0182 0320     		movs	r0, #3
 379 0184 2FE0     		b	.L6
 380              	.LVL17:
 381              	.L28:
 157:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* LCD */
 382              		.loc 1 157 56 view .LVU105
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s 			page 13


 383 0186 C023     		movs	r3, #192
 384 0188 9B03     		lsls	r3, r3, #14
 385 018a A068     		ldr	r0, [r4, #8]
 386 018c 0340     		ands	r3, r0
 157:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* LCD */
 387              		.loc 1 157 6 view .LVU106
 388 018e 9342     		cmp	r3, r2
 389 0190 00D0     		beq	.LCB364
 390 0192 57E7     		b	.L8	@long jump
 391              	.LCB364:
 392 0194 5DE7     		b	.L9
 393              	.LVL18:
 394              	.L29:
 163:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 395              		.loc 1 163 9 is_stmt 1 view .LVU107
 163:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 396              		.loc 1 163 13 is_stmt 0 view .LVU108
 397 0196 144B     		ldr	r3, .L33
 398 0198 1B68     		ldr	r3, [r3]
 163:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 399              		.loc 1 163 12 view .LVU109
 400 019a 9B03     		lsls	r3, r3, #14
 401 019c 00D4     		bmi	.LCB377
 402 019e 58E7     		b	.L9	@long jump
 403              	.LCB377:
 166:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 404              		.loc 1 166 18 view .LVU110
 405 01a0 0120     		movs	r0, #1
 406 01a2 20E0     		b	.L6
 407              	.LVL19:
 408              	.L30:
 196:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 409              		.loc 1 196 9 is_stmt 1 view .LVU111
 196:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 410              		.loc 1 196 21 is_stmt 0 view .LVU112
 411 01a4 FFF7FEFF 		bl	HAL_GetTick
 412              	.LVL20:
 196:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 413              		.loc 1 196 21 view .LVU113
 414 01a8 0600     		movs	r6, r0
 415              	.LVL21:
 199:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 416              		.loc 1 199 9 is_stmt 1 view .LVU114
 417              	.L13:
 199:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 418              		.loc 1 199 14 view .LVU115
 199:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 419              		.loc 1 199 15 is_stmt 0 view .LVU116
 420 01aa 0F4B     		ldr	r3, .L33
 421 01ac 1B6D     		ldr	r3, [r3, #80]
 199:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 422              		.loc 1 199 14 view .LVU117
 423 01ae 9B05     		lsls	r3, r3, #22
 424 01b0 00D5     		bpl	.LCB399
 425 01b2 76E7     		b	.L10	@long jump
 426              	.LCB399:
 201:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s 			page 14


 427              		.loc 1 201 11 is_stmt 1 view .LVU118
 201:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 428              		.loc 1 201 15 is_stmt 0 view .LVU119
 429 01b4 FFF7FEFF 		bl	HAL_GetTick
 430              	.LVL22:
 201:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 431              		.loc 1 201 29 view .LVU120
 432 01b8 801B     		subs	r0, r0, r6
 201:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 433              		.loc 1 201 13 view .LVU121
 434 01ba 134B     		ldr	r3, .L33+32
 435 01bc 9842     		cmp	r0, r3
 436 01be F4D9     		bls	.L13
 203:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 437              		.loc 1 203 20 view .LVU122
 438 01c0 0320     		movs	r0, #3
 439 01c2 10E0     		b	.L6
 440              	.LVL23:
 441              	.L31:
 208:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 442              		.loc 1 208 5 is_stmt 1 discriminator 1 view .LVU123
 443 01c4 0849     		ldr	r1, .L33
 444 01c6 0A68     		ldr	r2, [r1]
 445 01c8 1048     		ldr	r0, .L33+36
 446 01ca 0240     		ands	r2, r0
 447 01cc C020     		movs	r0, #192
 448 01ce 8003     		lsls	r0, r0, #14
 449 01d0 0340     		ands	r3, r0
 450 01d2 1343     		orrs	r3, r2
 451 01d4 0B60     		str	r3, [r1]
 452 01d6 6CE7     		b	.L15
 453              	.L32:
 213:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 454              		.loc 1 213 7 view .LVU124
 455 01d8 0A00     		movs	r2, r1
 456 01da 8B6B     		ldr	r3, [r1, #56]
 457 01dc 0C49     		ldr	r1, .L33+40
 458 01de 0B40     		ands	r3, r1
 459 01e0 9363     		str	r3, [r2, #56]
 460 01e2 71E7     		b	.L2
 461              	.LVL24:
 462              	.L26:
 213:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 463              		.loc 1 213 7 is_stmt 0 view .LVU125
 464              	.LBE3:
 465              		.loc 1 287 10 view .LVU126
 466 01e4 0020     		movs	r0, #0
 467              	.L6:
 288:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** }
 468              		.loc 1 288 1 view .LVU127
 469              		@ sp needed
 470              	.LVL25:
 471              		.loc 1 288 1 view .LVU128
 472 01e6 70BD     		pop	{r4, r5, r6, pc}
 473              	.L34:
 474              		.align	2
 475              	.L33:
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s 			page 15


 476 01e8 00100240 		.word	1073876992
 477 01ec 00700040 		.word	1073770496
 478 01f0 FFFFFCFF 		.word	-196609
 479 01f4 FFFFF7FF 		.word	-524289
 480 01f8 FFF3FFFF 		.word	-3073
 481 01fc FFCFFFFF 		.word	-12289
 482 0200 FFFFFFFB 		.word	-67108865
 483 0204 FFFFF3FF 		.word	-786433
 484 0208 88130000 		.word	5000
 485 020c FFFFCFFF 		.word	-3145729
 486 0210 FFFFFFEF 		.word	-268435457
 487              		.cfi_endproc
 488              	.LFE34:
 490              		.section	.text.HAL_RCCEx_GetPeriphCLKConfig,"ax",%progbits
 491              		.align	1
 492              		.global	HAL_RCCEx_GetPeriphCLKConfig
 493              		.syntax unified
 494              		.code	16
 495              		.thumb_func
 496              		.fpu softvfp
 498              	HAL_RCCEx_GetPeriphCLKConfig:
 499              	.LVL26:
 500              	.LFB35:
 289:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 290:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
 291:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief  Get the PeriphClkInit according to the internal RCC configuration registers.
 292:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
 293:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *         returns the configuration information for the Extended Peripherals clocks(USART1,USART2
 294:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *         I2C1, I2C3, RTC, USB/RNG  and LPTIM1 clocks).
 295:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @retval None
 296:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
 297:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
 298:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** {
 501              		.loc 1 298 1 is_stmt 1 view -0
 502              		.cfi_startproc
 503              		@ args = 0, pretend = 0, frame = 0
 504              		@ frame_needed = 0, uses_anonymous_args = 0
 505              		.loc 1 298 1 is_stmt 0 view .LVU130
 506 0000 10B5     		push	{r4, lr}
 507              	.LCFI1:
 508              		.cfi_def_cfa_offset 8
 509              		.cfi_offset 4, -8
 510              		.cfi_offset 14, -4
 299:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   uint32_t srcclk;
 511              		.loc 1 299 3 is_stmt 1 view .LVU131
 300:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 301:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****    /* Set all possible values for the extended clock type parameter -----------*/
 302:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Common part first */
 303:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART2 | RCC_PERIPHCLK_LPUART1 | \
 512              		.loc 1 303 3 view .LVU132
 304:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_I2C1   | RCC_PERIPHCLK_RTC     | \
 305:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1;
 306:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_USART1SEL)
 307:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_USART1;
 513              		.loc 1 307 3 view .LVU133
 308:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_USART1SEL */
 309:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if  defined(RCC_CCIPR_I2C3SEL)
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s 			page 16


 310:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_I2C3;
 514              		.loc 1 310 3 view .LVU134
 311:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_I2C3SEL */
 312:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(USB)
 313:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_USB;
 515              		.loc 1 313 3 view .LVU135
 314:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* USB */
 315:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(LCD)
 316:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_LCD;
 516              		.loc 1 316 3 view .LVU136
 517              		.loc 1 316 39 is_stmt 0 view .LVU137
 518 0002 1D4B     		ldr	r3, .L38
 519 0004 0360     		str	r3, [r0]
 317:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* LCD */
 318:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 319:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Get the RTC/LCD configuration -----------------------------------------------*/
 320:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   srcclk = __HAL_RCC_GET_RTC_SOURCE();
 520              		.loc 1 320 3 is_stmt 1 view .LVU138
 521              		.loc 1 320 12 is_stmt 0 view .LVU139
 522 0006 1D4B     		ldr	r3, .L38+4
 523 0008 1B6D     		ldr	r3, [r3, #80]
 524              		.loc 1 320 10 view .LVU140
 525 000a C022     		movs	r2, #192
 526 000c 9202     		lsls	r2, r2, #10
 527 000e 1340     		ands	r3, r2
 528              	.LVL27:
 321:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   if (srcclk != RCC_RTCCLKSOURCE_HSE_DIV2)
 529              		.loc 1 321 3 is_stmt 1 view .LVU141
 530              		.loc 1 321 6 is_stmt 0 view .LVU142
 531 0010 9342     		cmp	r3, r2
 532 0012 28D0     		beq	.L36
 322:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 323:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Source clock is LSE or LSI*/
 324:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     PeriphClkInit->RTCClockSelection = srcclk;
 533              		.loc 1 324 5 is_stmt 1 view .LVU143
 534              		.loc 1 324 38 is_stmt 0 view .LVU144
 535 0014 4360     		str	r3, [r0, #4]
 536              	.LVL28:
 537              	.L37:
 325:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
 326:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   else
 327:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 328:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Source clock is HSE. Need to get the prescaler value*/
 329:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     PeriphClkInit->RTCClockSelection = srcclk | (READ_BIT(RCC->CR, RCC_CR_RTCPRE));
 330:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
 331:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(LCD)
 332:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->LCDClockSelection = PeriphClkInit->RTCClockSelection;
 538              		.loc 1 332 3 is_stmt 1 view .LVU145
 539              		.loc 1 332 36 is_stmt 0 view .LVU146
 540 0016 4368     		ldr	r3, [r0, #4]
 541 0018 8360     		str	r3, [r0, #8]
 333:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* LCD */
 334:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_USART1SEL)
 335:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Get the USART1 configuration --------------------------------------------*/
 336:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->Usart1ClockSelection  = __HAL_RCC_GET_USART1_SOURCE();
 542              		.loc 1 336 3 is_stmt 1 view .LVU147
 543              		.loc 1 336 42 is_stmt 0 view .LVU148
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s 			page 17


 544 001a 184B     		ldr	r3, .L38+4
 545 001c D96C     		ldr	r1, [r3, #76]
 546 001e 0322     		movs	r2, #3
 547 0020 0A40     		ands	r2, r1
 548              		.loc 1 336 40 view .LVU149
 549 0022 C260     		str	r2, [r0, #12]
 337:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_USART1SEL */
 338:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Get the USART2 clock source ---------------------------------------------*/
 339:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->Usart2ClockSelection  = __HAL_RCC_GET_USART2_SOURCE();
 550              		.loc 1 339 3 is_stmt 1 view .LVU150
 551              		.loc 1 339 42 is_stmt 0 view .LVU151
 552 0024 D96C     		ldr	r1, [r3, #76]
 553 0026 0C22     		movs	r2, #12
 554 0028 0A40     		ands	r2, r1
 555              		.loc 1 339 40 view .LVU152
 556 002a 0261     		str	r2, [r0, #16]
 340:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Get the LPUART1 clock source ---------------------------------------------*/
 341:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->Lpuart1ClockSelection = __HAL_RCC_GET_LPUART1_SOURCE();
 557              		.loc 1 341 3 is_stmt 1 view .LVU153
 558              		.loc 1 341 42 is_stmt 0 view .LVU154
 559 002c DA6C     		ldr	r2, [r3, #76]
 560 002e C021     		movs	r1, #192
 561 0030 0901     		lsls	r1, r1, #4
 562 0032 0A40     		ands	r2, r1
 563              		.loc 1 341 40 view .LVU155
 564 0034 4261     		str	r2, [r0, #20]
 342:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Get the I2C1 clock source -----------------------------------------------*/
 343:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->I2c1ClockSelection    = __HAL_RCC_GET_I2C1_SOURCE();
 565              		.loc 1 343 3 is_stmt 1 view .LVU156
 566              		.loc 1 343 42 is_stmt 0 view .LVU157
 567 0036 DA6C     		ldr	r2, [r3, #76]
 568 0038 C021     		movs	r1, #192
 569 003a 8901     		lsls	r1, r1, #6
 570 003c 0A40     		ands	r2, r1
 571              		.loc 1 343 40 view .LVU158
 572 003e 8261     		str	r2, [r0, #24]
 344:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_I2C3SEL)
 345:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /* Get the I2C3 clock source -----------------------------------------------*/
 346:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->I2c3ClockSelection    = __HAL_RCC_GET_I2C3_SOURCE();
 573              		.loc 1 346 3 is_stmt 1 view .LVU159
 574              		.loc 1 346 42 is_stmt 0 view .LVU160
 575 0040 D96C     		ldr	r1, [r3, #76]
 576 0042 C024     		movs	r4, #192
 577 0044 A402     		lsls	r4, r4, #10
 578 0046 2140     		ands	r1, r4
 579              		.loc 1 346 40 view .LVU161
 580 0048 C161     		str	r1, [r0, #28]
 347:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_I2C3SEL */
 348:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Get the LPTIM1 clock source -----------------------------------------------*/
 349:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->LptimClockSelection   = __HAL_RCC_GET_LPTIM1_SOURCE();
 581              		.loc 1 349 3 is_stmt 1 view .LVU162
 582              		.loc 1 349 42 is_stmt 0 view .LVU163
 583 004a D96C     		ldr	r1, [r3, #76]
 584 004c C022     		movs	r2, #192
 585 004e 1203     		lsls	r2, r2, #12
 586 0050 1140     		ands	r1, r2
 587              		.loc 1 349 40 view .LVU164
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s 			page 18


 588 0052 0162     		str	r1, [r0, #32]
 350:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Get the RTC clock source -----------------------------------------------*/
 351:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->RTCClockSelection     = __HAL_RCC_GET_RTC_SOURCE();
 589              		.loc 1 351 3 is_stmt 1 view .LVU165
 590              		.loc 1 351 42 is_stmt 0 view .LVU166
 591 0054 1A6D     		ldr	r2, [r3, #80]
 592 0056 2240     		ands	r2, r4
 593              		.loc 1 351 40 view .LVU167
 594 0058 4260     		str	r2, [r0, #4]
 352:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(USB)
 353:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Get the USB/RNG clock source -----------------------------------------------*/
 354:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->UsbClockSelection     = __HAL_RCC_GET_USB_SOURCE();
 595              		.loc 1 354 3 is_stmt 1 view .LVU168
 596              		.loc 1 354 42 is_stmt 0 view .LVU169
 597 005a DB6C     		ldr	r3, [r3, #76]
 598 005c 8022     		movs	r2, #128
 599 005e D204     		lsls	r2, r2, #19
 600 0060 1340     		ands	r3, r2
 601              		.loc 1 354 40 view .LVU170
 602 0062 4362     		str	r3, [r0, #36]
 355:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* USB */
 356:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** }
 603              		.loc 1 356 1 view .LVU171
 604              		@ sp needed
 605 0064 10BD     		pop	{r4, pc}
 606              	.LVL29:
 607              	.L36:
 329:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
 608              		.loc 1 329 5 is_stmt 1 view .LVU172
 329:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
 609              		.loc 1 329 50 is_stmt 0 view .LVU173
 610 0066 054A     		ldr	r2, .L38+4
 611 0068 1268     		ldr	r2, [r2]
 612 006a C021     		movs	r1, #192
 613 006c 8903     		lsls	r1, r1, #14
 614 006e 0A40     		ands	r2, r1
 329:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
 615              		.loc 1 329 47 view .LVU174
 616 0070 1343     		orrs	r3, r2
 617              	.LVL30:
 329:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
 618              		.loc 1 329 38 view .LVU175
 619 0072 4360     		str	r3, [r0, #4]
 620 0074 CFE7     		b	.L37
 621              	.L39:
 622 0076 C046     		.align	2
 623              	.L38:
 624 0078 EF090000 		.word	2543
 625 007c 00100240 		.word	1073876992
 626              		.cfi_endproc
 627              	.LFE35:
 629              		.global	__aeabi_uidiv
 630              		.section	.text.HAL_RCCEx_GetPeriphCLKFreq,"ax",%progbits
 631              		.align	1
 632              		.global	HAL_RCCEx_GetPeriphCLKFreq
 633              		.syntax unified
 634              		.code	16
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s 			page 19


 635              		.thumb_func
 636              		.fpu softvfp
 638              	HAL_RCCEx_GetPeriphCLKFreq:
 639              	.LVL31:
 640              	.LFB36:
 357:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 358:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
 359:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief  Return the peripheral clock frequency
 360:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @note   Return 0 if peripheral clock is unknown
 361:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @param  PeriphClk Peripheral clock identifier
 362:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
 363:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_RTC      RTC peripheral clock
 364:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LCD      LCD peripheral clock (*)
 365:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USB      USB or RNG peripheral clock (*)
 366:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART1   USART1 peripheral clock (*)
 367:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART2   USART2 peripheral clock
 368:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPUART1  LPUART1 peripheral clock
 369:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C1     I2C1 peripheral clock
 370:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C2     I2C2 peripheral clock (*)
 371:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C3     I2C3 peripheral clock (*)
 372:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @note   (*) means that this peripheral is not present on all the devices
 373:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
 374:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
 375:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
 376:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** {
 641              		.loc 1 376 1 is_stmt 1 view -0
 642              		.cfi_startproc
 643              		@ args = 0, pretend = 0, frame = 0
 644              		@ frame_needed = 0, uses_anonymous_args = 0
 645              		.loc 1 376 1 is_stmt 0 view .LVU177
 646 0000 10B5     		push	{r4, lr}
 647              	.LCFI2:
 648              		.cfi_def_cfa_offset 8
 649              		.cfi_offset 4, -8
 650              		.cfi_offset 14, -4
 377:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   uint32_t frequency = 0U;
 651              		.loc 1 377 3 is_stmt 1 view .LVU178
 652              	.LVL32:
 378:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   uint32_t temp_reg, clkprediv, srcclk;    /* no init needed */
 653              		.loc 1 378 3 view .LVU179
 379:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(USB)
 380:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   uint32_t pllmul, plldiv, pllvco;    /* no init needed */
 654              		.loc 1 380 3 view .LVU180
 381:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* USB */
 382:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 383:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Check the parameters */
 384:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
 655              		.loc 1 384 3 view .LVU181
 385:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 386:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   switch (PeriphClk)
 656              		.loc 1 386 3 view .LVU182
 657 0002 2028     		cmp	r0, #32
 658 0004 09D8     		bhi	.L41
 659 0006 0028     		cmp	r0, #0
 660 0008 00D1     		bne	.LCB603
 661 000a 71E1     		b	.L69	@long jump
 662              	.LCB603:
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s 			page 20


 663 000c 2028     		cmp	r0, #32
 664 000e 00D9     		bls	.LCB605
 665 0010 82E1     		b	.L70	@long jump
 666              	.LCB605:
 667 0012 8000     		lsls	r0, r0, #2
 668              	.LVL33:
 669              		.loc 1 386 3 is_stmt 0 view .LVU183
 670 0014 B74B     		ldr	r3, .L117
 671 0016 1B58     		ldr	r3, [r3, r0]
 672 0018 9F46     		mov	pc, r3
 673              		.section	.rodata.HAL_RCCEx_GetPeriphCLKFreq,"a",%progbits
 674              		.align	2
 675              	.L44:
 676 0000 18030000 		.word	.L70
 677 0004 1C010000 		.word	.L49
 678 0008 7C010000 		.word	.L48
 679 000c 18030000 		.word	.L70
 680 0010 DC010000 		.word	.L47
 681 0014 18030000 		.word	.L70
 682 0018 18030000 		.word	.L70
 683 001c 18030000 		.word	.L70
 684 0020 46020000 		.word	.L46
 685 0024 18030000 		.word	.L70
 686 0028 18030000 		.word	.L70
 687 002c 18030000 		.word	.L70
 688 0030 18030000 		.word	.L70
 689 0034 18030000 		.word	.L70
 690 0038 18030000 		.word	.L70
 691 003c 18030000 		.word	.L70
 692 0040 90020000 		.word	.L45
 693 0044 18030000 		.word	.L70
 694 0048 18030000 		.word	.L70
 695 004c 18030000 		.word	.L70
 696 0050 18030000 		.word	.L70
 697 0054 18030000 		.word	.L70
 698 0058 18030000 		.word	.L70
 699 005c 18030000 		.word	.L70
 700 0060 18030000 		.word	.L70
 701 0064 18030000 		.word	.L70
 702 0068 18030000 		.word	.L70
 703 006c 18030000 		.word	.L70
 704 0070 18030000 		.word	.L70
 705 0074 18030000 		.word	.L70
 706 0078 18030000 		.word	.L70
 707 007c 18030000 		.word	.L70
 708 0080 2C000000 		.word	.L43
 709              		.section	.text.HAL_RCCEx_GetPeriphCLKFreq
 710              	.LVL34:
 711              	.L41:
 712              		.loc 1 386 3 view .LVU184
 713 001a 8023     		movs	r3, #128
 714 001c 5B00     		lsls	r3, r3, #1
 715 001e 9842     		cmp	r0, r3
 716 0020 00D1     		bne	.LCB622
 717 0022 40E1     		b	.L50	@long jump
 718              	.LCB622:
 719 0024 8023     		movs	r3, #128
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s 			page 21


 720 0026 1B01     		lsls	r3, r3, #4
 721 0028 9842     		cmp	r0, r3
 722 002a 13D1     		bne	.L93
 723              	.LVL35:
 724              	.L43:
 387:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 388:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_RTC:
 389:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(LCD)
 390:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_LCD:
 391:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* LCD */
 392:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 393:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Get RCC CSR configuration ------------------------------------------------------*/
 394:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       temp_reg = RCC->CSR;
 725              		.loc 1 394 7 is_stmt 1 view .LVU185
 726              		.loc 1 394 16 is_stmt 0 view .LVU186
 727 002c B24B     		ldr	r3, .L117+4
 728 002e 196D     		ldr	r1, [r3, #80]
 729              	.LVL36:
 395:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 396:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Get the current RTC source */
 397:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_RTC_SOURCE();
 730              		.loc 1 397 7 is_stmt 1 view .LVU187
 731              		.loc 1 397 16 is_stmt 0 view .LVU188
 732 0030 1B6D     		ldr	r3, [r3, #80]
 733              		.loc 1 397 14 view .LVU189
 734 0032 C022     		movs	r2, #192
 735 0034 9202     		lsls	r2, r2, #10
 736 0036 1340     		ands	r3, r2
 737              	.LVL37:
 398:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 399:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if LSE is ready if RTC clock selection is LSE */
 400:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       if ((srcclk == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSERDY)))
 738              		.loc 1 400 7 is_stmt 1 view .LVU190
 739              		.loc 1 400 10 is_stmt 0 view .LVU191
 740 0038 8022     		movs	r2, #128
 741 003a 5202     		lsls	r2, r2, #9
 742 003c 9342     		cmp	r3, r2
 743 003e 2FD0     		beq	.L94
 744              	.L52:
 401:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 402:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = LSE_VALUE;
 403:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 404:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if LSI is ready if RTC clock selection is LSI */
 405:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_RTCCLKSOURCE_LSI)
 745              		.loc 1 405 12 is_stmt 1 view .LVU192
 746              		.loc 1 405 15 is_stmt 0 view .LVU193
 747 0040 8022     		movs	r2, #128
 748 0042 9202     		lsls	r2, r2, #10
 749 0044 9342     		cmp	r3, r2
 750 0046 30D0     		beq	.L95
 406:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 407:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSIRDY))
 408:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 409:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           frequency = LSI_VALUE;
 410:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 411:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 412:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if HSE is ready and if RTC clock selection is HSE */
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s 			page 22


 413:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_RTCCLKSOURCE_HSE_DIVX)
 751              		.loc 1 413 12 is_stmt 1 view .LVU194
 752              		.loc 1 413 15 is_stmt 0 view .LVU195
 753 0048 C022     		movs	r2, #192
 754 004a 9202     		lsls	r2, r2, #10
 755 004c 9342     		cmp	r3, r2
 756 004e 34D0     		beq	.L96
 414:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 415:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 416:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 417:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           /* Get the current HSE clock divider */
 418:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           clkprediv = __HAL_RCC_GET_RTC_HSE_PRESCALER();
 419:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 420:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           switch (clkprediv)
 421:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 422:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             case RCC_RTC_HSE_DIV_16:  /* HSE DIV16 has been selected */
 423:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             {
 424:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               frequency = HSE_VALUE / 16U;
 425:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               break;
 426:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             }
 427:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             case RCC_RTC_HSE_DIV_8:   /* HSE DIV8 has been selected  */
 428:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             {
 429:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               frequency = HSE_VALUE / 8U;
 430:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               break;
 431:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             }
 432:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             case RCC_RTC_HSE_DIV_4:   /* HSE DIV4 has been selected  */
 433:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             {
 434:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               frequency = HSE_VALUE / 4U;
 435:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               break;
 436:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             }
 437:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             default:                  /* HSE DIV2 has been selected  */
 438:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             {
 439:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               frequency = HSE_VALUE / 2U;
 440:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               break;
 441:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             }
 442:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 443:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 444:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 445:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Clock not enabled for RTC */
 446:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else
 447:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 448:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = 0U;
 757              		.loc 1 448 19 view .LVU196
 758 0050 0020     		movs	r0, #0
 759 0052 4EE1     		b	.L40
 760              	.LVL38:
 761              	.L93:
 386:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 762              		.loc 1 386 3 view .LVU197
 763 0054 4028     		cmp	r0, #64
 764 0056 21D1     		bne	.L97
 449:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 450:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       break;
 451:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 452:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(USB)
 453:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_USB:
 454:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s 			page 23


 455:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Get the current USB source */
 456:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_USB_SOURCE();
 765              		.loc 1 456 7 is_stmt 1 view .LVU198
 766              		.loc 1 456 16 is_stmt 0 view .LVU199
 767 0058 A74B     		ldr	r3, .L117+4
 768 005a DB6C     		ldr	r3, [r3, #76]
 769              	.LVL39:
 457:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 458:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       if (srcclk == RCC_USBCLKSOURCE_PLL)
 770              		.loc 1 458 7 is_stmt 1 view .LVU200
 771              		.loc 1 458 10 is_stmt 0 view .LVU201
 772 005c 5B01     		lsls	r3, r3, #5
 773 005e 53D4     		bmi	.L54
 774              	.LVL40:
 459:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 460:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 775              		.loc 1 460 9 is_stmt 1 view .LVU202
 776              		.loc 1 460 13 is_stmt 0 view .LVU203
 777 0060 A54B     		ldr	r3, .L117+4
 778 0062 1A68     		ldr	r2, [r3]
 779 0064 8023     		movs	r3, #128
 780 0066 9B04     		lsls	r3, r3, #18
 781 0068 1000     		movs	r0, r2
 782              	.LVL41:
 783              		.loc 1 460 13 view .LVU204
 784 006a 1840     		ands	r0, r3
 785              		.loc 1 460 12 view .LVU205
 786 006c 1A42     		tst	r2, r3
 787 006e 00D1     		bne	.LCB684
 788 0070 3FE1     		b	.L40	@long jump
 789              	.LCB684:
 461:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 462:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           /* Get PLL clock source and multiplication factor ----------------------*/
 463:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 790              		.loc 1 463 11 is_stmt 1 view .LVU206
 791              		.loc 1 463 23 is_stmt 0 view .LVU207
 792 0072 A14B     		ldr	r3, .L117+4
 793 0074 D868     		ldr	r0, [r3, #12]
 794              	.LVL42:
 464:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           plldiv = RCC->CFGR & RCC_CFGR_PLLDIV;
 795              		.loc 1 464 11 is_stmt 1 view .LVU208
 796              		.loc 1 464 23 is_stmt 0 view .LVU209
 797 0076 D968     		ldr	r1, [r3, #12]
 798              	.LVL43:
 465:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           pllmul = PLLMulTable[(pllmul >> RCC_CFGR_PLLMUL_Pos)];
 799              		.loc 1 465 11 is_stmt 1 view .LVU210
 800              		.loc 1 465 40 is_stmt 0 view .LVU211
 801 0078 800C     		lsrs	r0, r0, #18
 802              	.LVL44:
 803              		.loc 1 465 40 view .LVU212
 804 007a 0F22     		movs	r2, #15
 805 007c 0240     		ands	r2, r0
 806              		.loc 1 465 31 view .LVU213
 807 007e 9F48     		ldr	r0, .L117+8
 808 0080 805C     		ldrb	r0, [r0, r2]
 809              	.LVL45:
 466:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           plldiv = (plldiv >> RCC_CFGR_PLLDIV_Pos) + 1U;
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s 			page 24


 810              		.loc 1 466 11 is_stmt 1 view .LVU214
 811              		.loc 1 466 28 is_stmt 0 view .LVU215
 812 0082 8A0D     		lsrs	r2, r1, #22
 813 0084 0321     		movs	r1, #3
 814              	.LVL46:
 815              		.loc 1 466 28 view .LVU216
 816 0086 1140     		ands	r1, r2
 817              		.loc 1 466 18 view .LVU217
 818 0088 0131     		adds	r1, r1, #1
 819              	.LVL47:
 467:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 468:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           /* Compute PLL clock input */
 469:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)
 820              		.loc 1 469 11 is_stmt 1 view .LVU218
 821              		.loc 1 469 14 is_stmt 0 view .LVU219
 822 008a DB68     		ldr	r3, [r3, #12]
 823              		.loc 1 469 13 view .LVU220
 824 008c DB03     		lsls	r3, r3, #15
 825 008e 34D4     		bmi	.L77
 470:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 471:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 826              		.loc 1 471 13 is_stmt 1 view .LVU221
 827              		.loc 1 471 17 is_stmt 0 view .LVU222
 828 0090 994B     		ldr	r3, .L117+4
 829 0092 1B68     		ldr	r3, [r3]
 830              		.loc 1 471 16 view .LVU223
 831 0094 DB06     		lsls	r3, r3, #27
 832 0096 35D5     		bpl	.L78
 472:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             {
 473:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               pllvco =  (HSI_VALUE >> 2U);
 833              		.loc 1 473 22 view .LVU224
 834 0098 994B     		ldr	r3, .L117+12
 835 009a 2FE0     		b	.L55
 836              	.LVL48:
 837              	.L97:
 386:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 838              		.loc 1 386 3 view .LVU225
 839 009c 0020     		movs	r0, #0
 840              	.LVL49:
 386:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 841              		.loc 1 386 3 view .LVU226
 842 009e 28E1     		b	.L40
 843              	.LVL50:
 844              	.L94:
 400:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 845              		.loc 1 400 44 discriminator 1 view .LVU227
 846 00a0 8A05     		lsls	r2, r1, #22
 847 00a2 CDD5     		bpl	.L52
 402:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 848              		.loc 1 402 19 view .LVU228
 849 00a4 8020     		movs	r0, #128
 850 00a6 0002     		lsls	r0, r0, #8
 851 00a8 23E1     		b	.L40
 852              	.L95:
 407:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 853              		.loc 1 407 9 is_stmt 1 view .LVU229
 407:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s 			page 25


 854              		.loc 1 407 13 is_stmt 0 view .LVU230
 855 00aa 0223     		movs	r3, #2
 856              	.LVL51:
 407:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 857              		.loc 1 407 13 view .LVU231
 858 00ac 1800     		movs	r0, r3
 859 00ae 0840     		ands	r0, r1
 407:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 860              		.loc 1 407 12 view .LVU232
 861 00b0 0B42     		tst	r3, r1
 862 00b2 00D1     		bne	.LCB753
 863 00b4 1DE1     		b	.L40	@long jump
 864              	.LCB753:
 409:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 865              		.loc 1 409 21 view .LVU233
 866 00b6 9348     		ldr	r0, .L117+16
 867 00b8 1BE1     		b	.L40
 868              	.LVL52:
 869              	.L96:
 415:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 870              		.loc 1 415 9 is_stmt 1 view .LVU234
 415:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 871              		.loc 1 415 13 is_stmt 0 view .LVU235
 872 00ba 8F4B     		ldr	r3, .L117+4
 873              	.LVL53:
 415:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 874              		.loc 1 415 13 view .LVU236
 875 00bc 1A68     		ldr	r2, [r3]
 876 00be 8023     		movs	r3, #128
 877 00c0 9B02     		lsls	r3, r3, #10
 878 00c2 1000     		movs	r0, r2
 879 00c4 1840     		ands	r0, r3
 415:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 880              		.loc 1 415 12 view .LVU237
 881 00c6 1A42     		tst	r2, r3
 882 00c8 00D1     		bne	.LCB770
 883 00ca 12E1     		b	.L40	@long jump
 884              	.LCB770:
 418:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 885              		.loc 1 418 11 is_stmt 1 view .LVU238
 418:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 886              		.loc 1 418 23 is_stmt 0 view .LVU239
 887 00cc 8A4B     		ldr	r3, .L117+4
 888 00ce 1B68     		ldr	r3, [r3]
 418:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 889              		.loc 1 418 21 view .LVU240
 890 00d0 C022     		movs	r2, #192
 891 00d2 9203     		lsls	r2, r2, #14
 892 00d4 1340     		ands	r3, r2
 893              	.LVL54:
 420:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 894              		.loc 1 420 11 is_stmt 1 view .LVU241
 895 00d6 8022     		movs	r2, #128
 896 00d8 9203     		lsls	r2, r2, #14
 897 00da 9342     		cmp	r3, r2
 898 00dc 00D1     		bne	.LCB782
 899 00de 1DE1     		b	.L74	@long jump
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s 			page 26


 900              	.LCB782:
 901 00e0 C022     		movs	r2, #192
 902 00e2 9203     		lsls	r2, r2, #14
 903 00e4 9342     		cmp	r3, r2
 904 00e6 00D1     		bne	.LCB786
 905 00e8 1AE1     		b	.L75	@long jump
 906              	.LCB786:
 907 00ea 8022     		movs	r2, #128
 908 00ec 5203     		lsls	r2, r2, #13
 909 00ee 9342     		cmp	r3, r2
 910 00f0 01D0     		beq	.L98
 439:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               break;
 911              		.loc 1 439 25 is_stmt 0 view .LVU242
 912 00f2 8348     		ldr	r0, .L117+12
 913 00f4 FDE0     		b	.L40
 914              	.L98:
 434:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               break;
 915              		.loc 1 434 25 view .LVU243
 916 00f6 8448     		ldr	r0, .L117+20
 917 00f8 FBE0     		b	.L40
 918              	.LVL55:
 919              	.L77:
 474:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             }
 475:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             else
 476:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             {
 477:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               pllvco =  HSI_VALUE;
 478:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             }
 479:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 480:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           else /* HSE source */
 481:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 482:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             pllvco = HSE_VALUE;
 920              		.loc 1 482 20 view .LVU244
 921 00fa 844B     		ldr	r3, .L117+24
 922              	.L55:
 923              	.LVL56:
 483:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 484:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           /* pllvco * pllmul / plldiv */
 485:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           pllvco = (pllvco * pllmul);
 924              		.loc 1 485 11 is_stmt 1 view .LVU245
 925              		.loc 1 485 18 is_stmt 0 view .LVU246
 926 00fc 5843     		muls	r0, r3
 927              	.LVL57:
 486:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           frequency = (pllvco/ plldiv);
 928              		.loc 1 486 11 is_stmt 1 view .LVU247
 929              		.loc 1 486 21 is_stmt 0 view .LVU248
 930 00fe FFF7FEFF 		bl	__aeabi_uidiv
 931              	.LVL58:
 932              		.loc 1 486 21 view .LVU249
 933 0102 F6E0     		b	.L40
 934              	.LVL59:
 935              	.L78:
 477:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             }
 936              		.loc 1 477 22 view .LVU250
 937 0104 824B     		ldr	r3, .L117+28
 938 0106 F9E7     		b	.L55
 939              	.LVL60:
 940              	.L54:
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s 			page 27


 487:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 488:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 489:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_USBCLKSOURCE_HSI48)
 941              		.loc 1 489 12 is_stmt 1 view .LVU251
 490:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 491:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY))
 942              		.loc 1 491 9 view .LVU252
 943              		.loc 1 491 13 is_stmt 0 view .LVU253
 944 0108 7B4B     		ldr	r3, .L117+4
 945 010a 9B68     		ldr	r3, [r3, #8]
 946 010c 0222     		movs	r2, #2
 947 010e 1000     		movs	r0, r2
 948              	.LVL61:
 949              		.loc 1 491 13 view .LVU254
 950 0110 1840     		ands	r0, r3
 951              		.loc 1 491 12 view .LVU255
 952 0112 1A42     		tst	r2, r3
 953 0114 00D1     		bne	.LCB844
 954 0116 ECE0     		b	.L40	@long jump
 955              	.LCB844:
 492:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 493:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           frequency = HSI48_VALUE;
 956              		.loc 1 493 21 view .LVU256
 957 0118 7E48     		ldr	r0, .L117+32
 958 011a EAE0     		b	.L40
 959              	.L49:
 494:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 495:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 496:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else /* RCC_USBCLKSOURCE_NONE */
 497:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 498:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           frequency = 0U;
 499:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 500:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       break;
 501:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 502:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* USB */
 503:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_USART1SEL)
 504:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_USART1:
 505:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 506:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Get the current USART1 source */
 507:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_USART1_SOURCE();
 960              		.loc 1 507 7 is_stmt 1 view .LVU257
 961              		.loc 1 507 16 is_stmt 0 view .LVU258
 962 011c 764B     		ldr	r3, .L117+4
 963 011e DB6C     		ldr	r3, [r3, #76]
 964              		.loc 1 507 14 view .LVU259
 965 0120 0322     		movs	r2, #3
 966 0122 1100     		movs	r1, r2
 967 0124 1940     		ands	r1, r3
 968              	.LVL62:
 508:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 509:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if USART1 clock selection is PCLK2 */
 510:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 969              		.loc 1 510 7 is_stmt 1 view .LVU260
 970              		.loc 1 510 10 is_stmt 0 view .LVU261
 971 0126 1A42     		tst	r2, r3
 972 0128 07D0     		beq	.L99
 511:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s 			page 28


 512:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK2Freq();
 513:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 514:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if HSI is ready and if USART1 clock selection is HSI */
 515:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_USART1CLKSOURCE_HSI)
 973              		.loc 1 515 12 is_stmt 1 view .LVU262
 974              		.loc 1 515 15 is_stmt 0 view .LVU263
 975 012a 0229     		cmp	r1, #2
 976 012c 08D0     		beq	.L100
 516:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 517:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 518:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 519:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 520:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 521:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             frequency =  (HSI_VALUE >> 2U);
 522:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 523:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           else
 524:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 525:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             frequency =  HSI_VALUE;
 526:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 527:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 528:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 529:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if USART1 clock selection is SYSCLK */
 530:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 977              		.loc 1 530 12 is_stmt 1 view .LVU264
 978              		.loc 1 530 15 is_stmt 0 view .LVU265
 979 012e 0129     		cmp	r1, #1
 980 0130 15D0     		beq	.L101
 531:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 532:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
 533:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 534:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if LSE is ready  and if USART1 clock selection is LSE */
 535:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_USART1CLKSOURCE_LSE)
 981              		.loc 1 535 12 is_stmt 1 view .LVU266
 982              		.loc 1 535 15 is_stmt 0 view .LVU267
 983 0132 0329     		cmp	r1, #3
 984 0134 16D0     		beq	.L102
 536:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 537:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSERDY))
 538:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 539:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           frequency = LSE_VALUE;
 540:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 541:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 542:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Clock not enabled for USART1*/
 543:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else
 544:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 545:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = 0U;
 985              		.loc 1 545 19 view .LVU268
 986 0136 0020     		movs	r0, #0
 987 0138 DBE0     		b	.L40
 988              	.L99:
 512:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 989              		.loc 1 512 9 is_stmt 1 view .LVU269
 512:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 990              		.loc 1 512 21 is_stmt 0 view .LVU270
 991 013a FFF7FEFF 		bl	HAL_RCC_GetPCLK2Freq
 992              	.LVL63:
 512:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s 			page 29


 993              		.loc 1 512 21 view .LVU271
 994 013e D8E0     		b	.L40
 995              	.LVL64:
 996              	.L100:
 517:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 997              		.loc 1 517 9 is_stmt 1 view .LVU272
 517:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 998              		.loc 1 517 13 is_stmt 0 view .LVU273
 999 0140 6D4B     		ldr	r3, .L117+4
 1000 0142 1B68     		ldr	r3, [r3]
 1001 0144 0422     		movs	r2, #4
 1002 0146 1000     		movs	r0, r2
 1003 0148 1840     		ands	r0, r3
 517:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 1004              		.loc 1 517 12 view .LVU274
 1005 014a 1A42     		tst	r2, r3
 1006 014c 00D1     		bne	.LCB892
 1007 014e D0E0     		b	.L40	@long jump
 1008              	.LCB892:
 519:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 1009              		.loc 1 519 11 is_stmt 1 view .LVU275
 519:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 1010              		.loc 1 519 15 is_stmt 0 view .LVU276
 1011 0150 694B     		ldr	r3, .L117+4
 1012 0152 1B68     		ldr	r3, [r3]
 519:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 1013              		.loc 1 519 14 view .LVU277
 1014 0154 DB06     		lsls	r3, r3, #27
 1015 0156 00D4     		bmi	.LCB899
 1016 0158 E4E0     		b	.L80	@long jump
 1017              	.LCB899:
 521:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 1018              		.loc 1 521 23 view .LVU278
 1019 015a 6948     		ldr	r0, .L117+12
 1020 015c C9E0     		b	.L40
 1021              	.L101:
 532:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1022              		.loc 1 532 9 is_stmt 1 view .LVU279
 532:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1023              		.loc 1 532 21 is_stmt 0 view .LVU280
 1024 015e FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1025              	.LVL65:
 532:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1026              		.loc 1 532 21 view .LVU281
 1027 0162 C6E0     		b	.L40
 1028              	.LVL66:
 1029              	.L102:
 537:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 1030              		.loc 1 537 9 is_stmt 1 view .LVU282
 537:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 1031              		.loc 1 537 13 is_stmt 0 view .LVU283
 1032 0164 644B     		ldr	r3, .L117+4
 1033 0166 1A6D     		ldr	r2, [r3, #80]
 1034 0168 8023     		movs	r3, #128
 1035 016a 9B00     		lsls	r3, r3, #2
 1036 016c 1000     		movs	r0, r2
 1037 016e 1840     		ands	r0, r3
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s 			page 30


 537:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 1038              		.loc 1 537 12 view .LVU284
 1039 0170 1A42     		tst	r2, r3
 1040 0172 00D1     		bne	.LCB923
 1041 0174 BDE0     		b	.L40	@long jump
 1042              	.LCB923:
 539:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 1043              		.loc 1 539 21 view .LVU285
 1044 0176 8020     		movs	r0, #128
 1045 0178 0002     		lsls	r0, r0, #8
 1046 017a BAE0     		b	.L40
 1047              	.LVL67:
 1048              	.L48:
 546:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 547:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       break;
 548:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 549:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_USART1SEL */
 550:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_USART2:
 551:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 552:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Get the current USART2 source */
 553:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_USART2_SOURCE();
 1049              		.loc 1 553 7 is_stmt 1 view .LVU286
 1050              		.loc 1 553 16 is_stmt 0 view .LVU287
 1051 017c 5E4B     		ldr	r3, .L117+4
 1052 017e DB6C     		ldr	r3, [r3, #76]
 1053              		.loc 1 553 14 view .LVU288
 1054 0180 0C22     		movs	r2, #12
 1055 0182 1100     		movs	r1, r2
 1056 0184 1940     		ands	r1, r3
 1057              	.LVL68:
 554:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 555:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if USART2 clock selection is PCLK1 */
 556:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 1058              		.loc 1 556 7 is_stmt 1 view .LVU289
 1059              		.loc 1 556 10 is_stmt 0 view .LVU290
 1060 0186 1A42     		tst	r2, r3
 1061 0188 07D0     		beq	.L103
 557:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 558:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK1Freq();
 559:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 560:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if HSI is ready and if USART2 clock selection is HSI */
 561:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_USART2CLKSOURCE_HSI)
 1062              		.loc 1 561 12 is_stmt 1 view .LVU291
 1063              		.loc 1 561 15 is_stmt 0 view .LVU292
 1064 018a 0829     		cmp	r1, #8
 1065 018c 08D0     		beq	.L104
 562:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 563:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 564:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 565:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 566:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 567:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             frequency =  (HSI_VALUE >> 2U);
 568:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 569:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           else
 570:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 571:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             frequency =  HSI_VALUE;
 572:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s 			page 31


 573:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 574:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 575:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if USART2 clock selection is SYSCLK */
 576:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 1066              		.loc 1 576 12 is_stmt 1 view .LVU293
 1067              		.loc 1 576 15 is_stmt 0 view .LVU294
 1068 018e 0429     		cmp	r1, #4
 1069 0190 15D0     		beq	.L105
 577:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 578:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
 579:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 580:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if LSE is ready  and if USART2 clock selection is LSE */
 581:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_USART2CLKSOURCE_LSE)
 1070              		.loc 1 581 12 is_stmt 1 view .LVU295
 1071              		.loc 1 581 15 is_stmt 0 view .LVU296
 1072 0192 0C29     		cmp	r1, #12
 1073 0194 16D0     		beq	.L106
 582:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 583:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSERDY))
 584:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 585:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           frequency = LSE_VALUE;
 586:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 587:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 588:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Clock not enabled for USART2*/
 589:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else
 590:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 591:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = 0U;
 1074              		.loc 1 591 19 view .LVU297
 1075 0196 0020     		movs	r0, #0
 1076 0198 ABE0     		b	.L40
 1077              	.L103:
 558:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1078              		.loc 1 558 9 is_stmt 1 view .LVU298
 558:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1079              		.loc 1 558 21 is_stmt 0 view .LVU299
 1080 019a FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 1081              	.LVL69:
 558:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1082              		.loc 1 558 21 view .LVU300
 1083 019e A8E0     		b	.L40
 1084              	.LVL70:
 1085              	.L104:
 563:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 1086              		.loc 1 563 9 is_stmt 1 view .LVU301
 563:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 1087              		.loc 1 563 13 is_stmt 0 view .LVU302
 1088 01a0 554B     		ldr	r3, .L117+4
 1089 01a2 1B68     		ldr	r3, [r3]
 1090 01a4 0422     		movs	r2, #4
 1091 01a6 1000     		movs	r0, r2
 1092 01a8 1840     		ands	r0, r3
 563:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 1093              		.loc 1 563 12 view .LVU303
 1094 01aa 1A42     		tst	r2, r3
 1095 01ac 00D1     		bne	.LCB972
 1096 01ae A0E0     		b	.L40	@long jump
 1097              	.LCB972:
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s 			page 32


 565:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 1098              		.loc 1 565 11 is_stmt 1 view .LVU304
 565:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 1099              		.loc 1 565 15 is_stmt 0 view .LVU305
 1100 01b0 514B     		ldr	r3, .L117+4
 1101 01b2 1B68     		ldr	r3, [r3]
 565:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 1102              		.loc 1 565 14 view .LVU306
 1103 01b4 DB06     		lsls	r3, r3, #27
 1104 01b6 00D4     		bmi	.LCB979
 1105 01b8 B6E0     		b	.L83	@long jump
 1106              	.LCB979:
 567:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 1107              		.loc 1 567 23 view .LVU307
 1108 01ba 5148     		ldr	r0, .L117+12
 1109 01bc 99E0     		b	.L40
 1110              	.L105:
 578:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1111              		.loc 1 578 9 is_stmt 1 view .LVU308
 578:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1112              		.loc 1 578 21 is_stmt 0 view .LVU309
 1113 01be FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1114              	.LVL71:
 578:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1115              		.loc 1 578 21 view .LVU310
 1116 01c2 96E0     		b	.L40
 1117              	.LVL72:
 1118              	.L106:
 583:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 1119              		.loc 1 583 9 is_stmt 1 view .LVU311
 583:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 1120              		.loc 1 583 13 is_stmt 0 view .LVU312
 1121 01c4 4C4B     		ldr	r3, .L117+4
 1122 01c6 1A6D     		ldr	r2, [r3, #80]
 1123 01c8 8023     		movs	r3, #128
 1124 01ca 9B00     		lsls	r3, r3, #2
 1125 01cc 1000     		movs	r0, r2
 1126 01ce 1840     		ands	r0, r3
 583:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 1127              		.loc 1 583 12 view .LVU313
 1128 01d0 1A42     		tst	r2, r3
 1129 01d2 00D1     		bne	.LCB1003
 1130 01d4 8DE0     		b	.L40	@long jump
 1131              	.LCB1003:
 585:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 1132              		.loc 1 585 21 view .LVU314
 1133 01d6 8020     		movs	r0, #128
 1134 01d8 0002     		lsls	r0, r0, #8
 1135 01da 8AE0     		b	.L40
 1136              	.LVL73:
 1137              	.L47:
 592:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 593:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       break;
 594:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 595:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_LPUART1:
 596:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 597:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Get the current LPUART1 source */
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s 			page 33


 598:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 1138              		.loc 1 598 7 is_stmt 1 view .LVU315
 1139              		.loc 1 598 16 is_stmt 0 view .LVU316
 1140 01dc 464B     		ldr	r3, .L117+4
 1141 01de DA6C     		ldr	r2, [r3, #76]
 1142              		.loc 1 598 14 view .LVU317
 1143 01e0 C023     		movs	r3, #192
 1144 01e2 1B01     		lsls	r3, r3, #4
 1145 01e4 1100     		movs	r1, r2
 1146 01e6 1940     		ands	r1, r3
 1147              	.LVL74:
 599:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 600:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if LPUART1 clock selection is PCLK1 */
 601:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       if (srcclk == RCC_LPUART1CLKSOURCE_PCLK1)
 1148              		.loc 1 601 7 is_stmt 1 view .LVU318
 1149              		.loc 1 601 10 is_stmt 0 view .LVU319
 1150 01e8 1A42     		tst	r2, r3
 1151 01ea 0DD0     		beq	.L107
 602:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 603:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK1Freq();
 604:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 605:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if HSI is ready and if LPUART1 clock selection is HSI */
 606:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_LPUART1CLKSOURCE_HSI)
 1152              		.loc 1 606 12 is_stmt 1 view .LVU320
 1153              		.loc 1 606 15 is_stmt 0 view .LVU321
 1154 01ec 8023     		movs	r3, #128
 1155 01ee 1B01     		lsls	r3, r3, #4
 1156 01f0 9942     		cmp	r1, r3
 1157 01f2 0CD0     		beq	.L108
 607:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 608:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 609:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 610:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 611:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 612:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             frequency =  (HSI_VALUE >> 2U);
 613:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 614:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           else
 615:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 616:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             frequency =  HSI_VALUE;
 617:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 618:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 619:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 620:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if LPUART1 clock selection is SYSCLK */
 621:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 1158              		.loc 1 621 12 is_stmt 1 view .LVU322
 1159              		.loc 1 621 15 is_stmt 0 view .LVU323
 1160 01f4 8023     		movs	r3, #128
 1161 01f6 DB00     		lsls	r3, r3, #3
 1162 01f8 9942     		cmp	r1, r3
 1163 01fa 16D0     		beq	.L109
 622:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 623:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
 624:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 625:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if LSE is ready  and if LPUART1 clock selection is LSE */
 626:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_LPUART1CLKSOURCE_LSE)
 1164              		.loc 1 626 12 is_stmt 1 view .LVU324
 1165              		.loc 1 626 15 is_stmt 0 view .LVU325
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s 			page 34


 1166 01fc C023     		movs	r3, #192
 1167 01fe 1B01     		lsls	r3, r3, #4
 1168 0200 9942     		cmp	r1, r3
 1169 0202 15D0     		beq	.L110
 627:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 628:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSERDY))
 629:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 630:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           frequency = LSE_VALUE;
 631:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 632:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 633:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Clock not enabled for LPUART1*/
 634:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else
 635:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 636:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = 0U;
 1170              		.loc 1 636 19 view .LVU326
 1171 0204 0020     		movs	r0, #0
 1172 0206 74E0     		b	.L40
 1173              	.L107:
 603:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1174              		.loc 1 603 9 is_stmt 1 view .LVU327
 603:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1175              		.loc 1 603 21 is_stmt 0 view .LVU328
 1176 0208 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 1177              	.LVL75:
 603:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1178              		.loc 1 603 21 view .LVU329
 1179 020c 71E0     		b	.L40
 1180              	.LVL76:
 1181              	.L108:
 608:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 1182              		.loc 1 608 9 is_stmt 1 view .LVU330
 608:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 1183              		.loc 1 608 13 is_stmt 0 view .LVU331
 1184 020e 3A4B     		ldr	r3, .L117+4
 1185 0210 1B68     		ldr	r3, [r3]
 1186 0212 0422     		movs	r2, #4
 1187 0214 1000     		movs	r0, r2
 1188 0216 1840     		ands	r0, r3
 608:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 1189              		.loc 1 608 12 view .LVU332
 1190 0218 1A42     		tst	r2, r3
 1191 021a 6AD0     		beq	.L40
 610:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 1192              		.loc 1 610 11 is_stmt 1 view .LVU333
 610:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 1193              		.loc 1 610 15 is_stmt 0 view .LVU334
 1194 021c 364B     		ldr	r3, .L117+4
 1195 021e 1B68     		ldr	r3, [r3]
 610:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 1196              		.loc 1 610 14 view .LVU335
 1197 0220 DB06     		lsls	r3, r3, #27
 1198 0222 00D4     		bmi	.LCB1066
 1199 0224 82E0     		b	.L86	@long jump
 1200              	.LCB1066:
 612:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 1201              		.loc 1 612 23 view .LVU336
 1202 0226 3648     		ldr	r0, .L117+12
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s 			page 35


 1203 0228 63E0     		b	.L40
 1204              	.L109:
 623:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1205              		.loc 1 623 9 is_stmt 1 view .LVU337
 623:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1206              		.loc 1 623 21 is_stmt 0 view .LVU338
 1207 022a FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1208              	.LVL77:
 623:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1209              		.loc 1 623 21 view .LVU339
 1210 022e 60E0     		b	.L40
 1211              	.LVL78:
 1212              	.L110:
 628:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 1213              		.loc 1 628 9 is_stmt 1 view .LVU340
 628:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 1214              		.loc 1 628 13 is_stmt 0 view .LVU341
 1215 0230 314B     		ldr	r3, .L117+4
 1216 0232 1A6D     		ldr	r2, [r3, #80]
 1217 0234 8023     		movs	r3, #128
 1218 0236 9B00     		lsls	r3, r3, #2
 1219 0238 1000     		movs	r0, r2
 1220 023a 1840     		ands	r0, r3
 628:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 1221              		.loc 1 628 12 view .LVU342
 1222 023c 1A42     		tst	r2, r3
 1223 023e 58D0     		beq	.L40
 630:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 1224              		.loc 1 630 21 view .LVU343
 1225 0240 8020     		movs	r0, #128
 1226 0242 0002     		lsls	r0, r0, #8
 1227 0244 55E0     		b	.L40
 1228              	.LVL79:
 1229              	.L46:
 637:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 638:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       break;
 639:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 640:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_I2C1:
 641:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 642:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Get the current I2C1 source */
 643:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 1230              		.loc 1 643 7 is_stmt 1 view .LVU344
 1231              		.loc 1 643 16 is_stmt 0 view .LVU345
 1232 0246 2C4B     		ldr	r3, .L117+4
 1233 0248 DA6C     		ldr	r2, [r3, #76]
 1234              		.loc 1 643 14 view .LVU346
 1235 024a C023     		movs	r3, #192
 1236 024c 9B01     		lsls	r3, r3, #6
 1237 024e 1100     		movs	r1, r2
 1238 0250 1940     		ands	r1, r3
 1239              	.LVL80:
 644:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 645:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if I2C1 clock selection is PCLK1 */
 646:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 1240              		.loc 1 646 7 is_stmt 1 view .LVU347
 1241              		.loc 1 646 10 is_stmt 0 view .LVU348
 1242 0252 1A42     		tst	r2, r3
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s 			page 36


 1243 0254 09D0     		beq	.L111
 647:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 648:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK1Freq();
 649:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 650:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if HSI is ready and if I2C1 clock selection is HSI */
 651:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_I2C1CLKSOURCE_HSI)
 1244              		.loc 1 651 12 is_stmt 1 view .LVU349
 1245              		.loc 1 651 15 is_stmt 0 view .LVU350
 1246 0256 8023     		movs	r3, #128
 1247 0258 9B01     		lsls	r3, r3, #6
 1248 025a 9942     		cmp	r1, r3
 1249 025c 08D0     		beq	.L112
 652:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 653:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 654:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 655:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 656:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 657:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             frequency =  (HSI_VALUE >> 2U);
 658:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 659:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           else
 660:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 661:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             frequency =  HSI_VALUE;
 662:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 663:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 664:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 665:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if I2C1 clock selection is SYSCLK */
 666:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 1250              		.loc 1 666 12 is_stmt 1 view .LVU351
 1251              		.loc 1 666 15 is_stmt 0 view .LVU352
 1252 025e 8023     		movs	r3, #128
 1253 0260 5B01     		lsls	r3, r3, #5
 1254 0262 9942     		cmp	r1, r3
 1255 0264 11D0     		beq	.L113
 667:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 668:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
 669:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 670:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Clock not enabled for I2C1*/
 671:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else
 672:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 673:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = 0U;
 1256              		.loc 1 673 19 view .LVU353
 1257 0266 0020     		movs	r0, #0
 1258 0268 43E0     		b	.L40
 1259              	.L111:
 648:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1260              		.loc 1 648 9 is_stmt 1 view .LVU354
 648:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1261              		.loc 1 648 21 is_stmt 0 view .LVU355
 1262 026a FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 1263              	.LVL81:
 648:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1264              		.loc 1 648 21 view .LVU356
 1265 026e 40E0     		b	.L40
 1266              	.LVL82:
 1267              	.L112:
 653:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 1268              		.loc 1 653 9 is_stmt 1 view .LVU357
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s 			page 37


 653:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 1269              		.loc 1 653 13 is_stmt 0 view .LVU358
 1270 0270 214B     		ldr	r3, .L117+4
 1271 0272 1B68     		ldr	r3, [r3]
 1272 0274 0422     		movs	r2, #4
 1273 0276 1000     		movs	r0, r2
 1274 0278 1840     		ands	r0, r3
 653:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 1275              		.loc 1 653 12 view .LVU359
 1276 027a 1A42     		tst	r2, r3
 1277 027c 39D0     		beq	.L40
 655:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 1278              		.loc 1 655 11 is_stmt 1 view .LVU360
 655:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 1279              		.loc 1 655 15 is_stmt 0 view .LVU361
 1280 027e 1E4B     		ldr	r3, .L117+4
 1281 0280 1B68     		ldr	r3, [r3]
 655:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 1282              		.loc 1 655 14 view .LVU362
 1283 0282 DB06     		lsls	r3, r3, #27
 1284 0284 54D5     		bpl	.L89
 657:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 1285              		.loc 1 657 23 view .LVU363
 1286 0286 1E48     		ldr	r0, .L117+12
 1287 0288 33E0     		b	.L40
 1288              	.L113:
 668:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1289              		.loc 1 668 9 is_stmt 1 view .LVU364
 668:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1290              		.loc 1 668 21 is_stmt 0 view .LVU365
 1291 028a FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1292              	.LVL83:
 668:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1293              		.loc 1 668 21 view .LVU366
 1294 028e 30E0     		b	.L40
 1295              	.LVL84:
 1296              	.L45:
 674:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 675:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       break;
 676:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 677:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(I2C2)
 678:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_I2C2:
 679:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 680:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 681:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if I2C2 on APB1 clock enabled*/
 682:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       if (READ_BIT(RCC->APB1ENR, (RCC_APB1ENR_I2C2EN))==RCC_APB1ENR_I2C2EN)
 1297              		.loc 1 682 7 is_stmt 1 view .LVU367
 1298              		.loc 1 682 11 is_stmt 0 view .LVU368
 1299 0290 194B     		ldr	r3, .L117+4
 1300 0292 9A6B     		ldr	r2, [r3, #56]
 1301 0294 8023     		movs	r3, #128
 1302 0296 DB03     		lsls	r3, r3, #15
 1303 0298 1000     		movs	r0, r2
 1304 029a 1840     		ands	r0, r3
 1305              		.loc 1 682 10 view .LVU369
 1306 029c 1A42     		tst	r2, r3
 1307 029e 28D0     		beq	.L40
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s 			page 38


 683:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 684:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK1Freq();
 1308              		.loc 1 684 9 is_stmt 1 view .LVU370
 1309              		.loc 1 684 21 is_stmt 0 view .LVU371
 1310 02a0 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 1311              	.LVL85:
 1312              		.loc 1 684 21 view .LVU372
 1313 02a4 25E0     		b	.L40
 1314              	.LVL86:
 1315              	.L50:
 685:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 686:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else
 687:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 688:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = 0U;
 689:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 690:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       break;
 691:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 692:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* I2C2 */
 693:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 694:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_I2C3SEL)
 695:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_I2C3:
 696:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 697:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Get the current I2C3 source */
 698:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 1316              		.loc 1 698 7 is_stmt 1 view .LVU373
 1317              		.loc 1 698 16 is_stmt 0 view .LVU374
 1318 02a6 144B     		ldr	r3, .L117+4
 1319 02a8 DA6C     		ldr	r2, [r3, #76]
 1320              		.loc 1 698 14 view .LVU375
 1321 02aa C023     		movs	r3, #192
 1322 02ac 9B02     		lsls	r3, r3, #10
 1323 02ae 1100     		movs	r1, r2
 1324 02b0 1940     		ands	r1, r3
 1325              	.LVL87:
 699:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 700:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if I2C3 clock selection is PCLK1 */
 701:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       if (srcclk == RCC_I2C3CLKSOURCE_PCLK1)
 1326              		.loc 1 701 7 is_stmt 1 view .LVU376
 1327              		.loc 1 701 10 is_stmt 0 view .LVU377
 1328 02b2 1A42     		tst	r2, r3
 1329 02b4 09D0     		beq	.L114
 702:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 703:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK1Freq();
 704:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 705:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if HSI is ready and if I2C3 clock selection is HSI */
 706:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_I2C3CLKSOURCE_HSI)
 1330              		.loc 1 706 12 is_stmt 1 view .LVU378
 1331              		.loc 1 706 15 is_stmt 0 view .LVU379
 1332 02b6 8023     		movs	r3, #128
 1333 02b8 9B02     		lsls	r3, r3, #10
 1334 02ba 9942     		cmp	r1, r3
 1335 02bc 08D0     		beq	.L115
 707:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 708:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 709:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 710:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 711:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s 			page 39


 712:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             frequency =  (HSI_VALUE >> 2U);
 713:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 714:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           else
 715:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 716:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             frequency =  HSI_VALUE;
 717:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 718:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 719:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 720:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if I2C3 clock selection is SYSCLK */
 721:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_I2C3CLKSOURCE_SYSCLK)
 1336              		.loc 1 721 12 is_stmt 1 view .LVU380
 1337              		.loc 1 721 15 is_stmt 0 view .LVU381
 1338 02be 8023     		movs	r3, #128
 1339 02c0 5B02     		lsls	r3, r3, #9
 1340 02c2 9942     		cmp	r1, r3
 1341 02c4 11D0     		beq	.L116
 722:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 723:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
 724:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 725:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Clock not enabled for I2C3*/
 726:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else
 727:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 728:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = 0U;
 1342              		.loc 1 728 19 view .LVU382
 1343 02c6 0020     		movs	r0, #0
 1344              	.LVL88:
 729:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 730:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       break;
 731:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 732:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_I2C3SEL */
 733:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   default:
 734:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 735:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       break;
 736:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 737:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
 738:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   return(frequency);
 1345              		.loc 1 738 3 is_stmt 1 view .LVU383
 1346              		.loc 1 738 9 is_stmt 0 view .LVU384
 1347 02c8 13E0     		b	.L40
 1348              	.LVL89:
 1349              	.L114:
 703:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1350              		.loc 1 703 9 is_stmt 1 view .LVU385
 703:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1351              		.loc 1 703 21 is_stmt 0 view .LVU386
 1352 02ca FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 1353              	.LVL90:
 703:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1354              		.loc 1 703 21 view .LVU387
 1355 02ce 10E0     		b	.L40
 1356              	.LVL91:
 1357              	.L115:
 708:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 1358              		.loc 1 708 9 is_stmt 1 view .LVU388
 708:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 1359              		.loc 1 708 13 is_stmt 0 view .LVU389
 1360 02d0 094B     		ldr	r3, .L117+4
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s 			page 40


 1361 02d2 1B68     		ldr	r3, [r3]
 1362 02d4 0422     		movs	r2, #4
 1363 02d6 1000     		movs	r0, r2
 1364              	.LVL92:
 708:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 1365              		.loc 1 708 13 view .LVU390
 1366 02d8 1840     		ands	r0, r3
 708:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 1367              		.loc 1 708 12 view .LVU391
 1368 02da 1A42     		tst	r2, r3
 1369 02dc 09D0     		beq	.L40
 710:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 1370              		.loc 1 710 11 is_stmt 1 view .LVU392
 710:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 1371              		.loc 1 710 15 is_stmt 0 view .LVU393
 1372 02de 064B     		ldr	r3, .L117+4
 1373 02e0 1B68     		ldr	r3, [r3]
 710:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 1374              		.loc 1 710 14 view .LVU394
 1375 02e2 DB06     		lsls	r3, r3, #27
 1376 02e4 26D5     		bpl	.L91
 712:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 1377              		.loc 1 712 23 view .LVU395
 1378 02e6 0648     		ldr	r0, .L117+12
 1379 02e8 03E0     		b	.L40
 1380              	.LVL93:
 1381              	.L116:
 723:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1382              		.loc 1 723 9 is_stmt 1 view .LVU396
 723:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1383              		.loc 1 723 21 is_stmt 0 view .LVU397
 1384 02ea FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1385              	.LVL94:
 723:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1386              		.loc 1 723 21 view .LVU398
 1387 02ee 00E0     		b	.L40
 1388              	.LVL95:
 1389              	.L69:
 386:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 1390              		.loc 1 386 3 view .LVU399
 1391 02f0 0020     		movs	r0, #0
 1392              	.LVL96:
 1393              	.L40:
 739:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** }
 1394              		.loc 1 739 1 view .LVU400
 1395              		@ sp needed
 1396 02f2 10BD     		pop	{r4, pc}
 1397              	.L118:
 1398              		.align	2
 1399              	.L117:
 1400 02f4 00000000 		.word	.L44
 1401 02f8 00100240 		.word	1073876992
 1402 02fc 00000000 		.word	PLLMulTable
 1403 0300 00093D00 		.word	4000000
 1404 0304 88900000 		.word	37000
 1405 0308 80841E00 		.word	2000000
 1406 030c 00127A00 		.word	8000000
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s 			page 41


 1407 0310 0024F400 		.word	16000000
 1408 0314 006CDC02 		.word	48000000
 1409              	.LVL97:
 1410              	.L70:
 386:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 1411              		.loc 1 386 3 view .LVU401
 1412 0318 0020     		movs	r0, #0
 1413 031a EAE7     		b	.L40
 1414              	.LVL98:
 1415              	.L74:
 429:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               break;
 1416              		.loc 1 429 25 view .LVU402
 1417 031c 0648     		ldr	r0, .L119
 1418 031e E8E7     		b	.L40
 1419              	.L75:
 1420 0320 0648     		ldr	r0, .L119+4
 1421 0322 E6E7     		b	.L40
 1422              	.LVL99:
 1423              	.L80:
 525:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 1424              		.loc 1 525 23 view .LVU403
 1425 0324 0648     		ldr	r0, .L119+8
 1426 0326 E4E7     		b	.L40
 1427              	.L83:
 571:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 1428              		.loc 1 571 23 view .LVU404
 1429 0328 0548     		ldr	r0, .L119+8
 1430 032a E2E7     		b	.L40
 1431              	.L86:
 616:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 1432              		.loc 1 616 23 view .LVU405
 1433 032c 0448     		ldr	r0, .L119+8
 1434 032e E0E7     		b	.L40
 1435              	.L89:
 661:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 1436              		.loc 1 661 23 view .LVU406
 1437 0330 0348     		ldr	r0, .L119+8
 1438 0332 DEE7     		b	.L40
 1439              	.L91:
 716:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 1440              		.loc 1 716 23 view .LVU407
 1441 0334 0248     		ldr	r0, .L119+8
 1442 0336 DCE7     		b	.L40
 1443              	.L120:
 1444              		.align	2
 1445              	.L119:
 1446 0338 40420F00 		.word	1000000
 1447 033c 20A10700 		.word	500000
 1448 0340 0024F400 		.word	16000000
 1449              		.cfi_endproc
 1450              	.LFE36:
 1452              		.section	.text.HAL_RCCEx_EnableLSECSS,"ax",%progbits
 1453              		.align	1
 1454              		.global	HAL_RCCEx_EnableLSECSS
 1455              		.syntax unified
 1456              		.code	16
 1457              		.thumb_func
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s 			page 42


 1458              		.fpu softvfp
 1460              	HAL_RCCEx_EnableLSECSS:
 1461              	.LFB37:
 740:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 741:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
 742:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief  Enables the LSE Clock Security System.
 743:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @retval None
 744:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
 745:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** void HAL_RCCEx_EnableLSECSS(void)
 746:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** {
 1462              		.loc 1 746 1 is_stmt 1 view -0
 1463              		.cfi_startproc
 1464              		@ args = 0, pretend = 0, frame = 0
 1465              		@ frame_needed = 0, uses_anonymous_args = 0
 1466              		@ link register save eliminated.
 747:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   SET_BIT(RCC->CSR, RCC_CSR_LSECSSON) ;
 1467              		.loc 1 747 3 view .LVU409
 1468 0000 034A     		ldr	r2, .L122
 1469 0002 116D     		ldr	r1, [r2, #80]
 1470 0004 8023     		movs	r3, #128
 1471 0006 9B01     		lsls	r3, r3, #6
 1472 0008 0B43     		orrs	r3, r1
 1473 000a 1365     		str	r3, [r2, #80]
 748:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** }
 1474              		.loc 1 748 1 is_stmt 0 view .LVU410
 1475              		@ sp needed
 1476 000c 7047     		bx	lr
 1477              	.L123:
 1478 000e C046     		.align	2
 1479              	.L122:
 1480 0010 00100240 		.word	1073876992
 1481              		.cfi_endproc
 1482              	.LFE37:
 1484              		.section	.text.HAL_RCCEx_DisableLSECSS,"ax",%progbits
 1485              		.align	1
 1486              		.global	HAL_RCCEx_DisableLSECSS
 1487              		.syntax unified
 1488              		.code	16
 1489              		.thumb_func
 1490              		.fpu softvfp
 1492              	HAL_RCCEx_DisableLSECSS:
 1493              	.LFB38:
 749:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 750:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
 751:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief  Disables the LSE Clock Security System.
 752:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @note   Once enabled this bit cannot be disabled, except after an LSE failure detection
 753:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *         (LSECSSD=1). In that case the software MUST disable the LSECSSON bit.
 754:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *         Reset by power on reset and RTC software reset (RTCRST bit).
 755:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @retval None
 756:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
 757:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** void HAL_RCCEx_DisableLSECSS(void)
 758:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** {
 1494              		.loc 1 758 1 is_stmt 1 view -0
 1495              		.cfi_startproc
 1496              		@ args = 0, pretend = 0, frame = 0
 1497              		@ frame_needed = 0, uses_anonymous_args = 0
 1498              		@ link register save eliminated.
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s 			page 43


 759:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Disable LSE CSS */
 760:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****    CLEAR_BIT(RCC->CSR, RCC_CSR_LSECSSON) ;
 1499              		.loc 1 760 4 view .LVU412
 1500 0000 044B     		ldr	r3, .L125
 1501 0002 1A6D     		ldr	r2, [r3, #80]
 1502 0004 0449     		ldr	r1, .L125+4
 1503 0006 0A40     		ands	r2, r1
 1504 0008 1A65     		str	r2, [r3, #80]
 761:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 762:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Disable LSE CSS IT */
 763:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   __HAL_RCC_DISABLE_IT(RCC_IT_LSECSS);
 1505              		.loc 1 763 3 view .LVU413
 1506 000a 1A69     		ldr	r2, [r3, #16]
 1507 000c 8021     		movs	r1, #128
 1508 000e 8A43     		bics	r2, r1
 1509 0010 1A61     		str	r2, [r3, #16]
 764:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** }
 1510              		.loc 1 764 1 is_stmt 0 view .LVU414
 1511              		@ sp needed
 1512 0012 7047     		bx	lr
 1513              	.L126:
 1514              		.align	2
 1515              	.L125:
 1516 0014 00100240 		.word	1073876992
 1517 0018 FFDFFFFF 		.word	-8193
 1518              		.cfi_endproc
 1519              	.LFE38:
 1521              		.section	.text.HAL_RCCEx_EnableLSECSS_IT,"ax",%progbits
 1522              		.align	1
 1523              		.global	HAL_RCCEx_EnableLSECSS_IT
 1524              		.syntax unified
 1525              		.code	16
 1526              		.thumb_func
 1527              		.fpu softvfp
 1529              	HAL_RCCEx_EnableLSECSS_IT:
 1530              	.LFB39:
 765:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 766:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
 767:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief  Enable the LSE Clock Security System IT & corresponding EXTI line.
 768:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @note   LSE Clock Security System IT is mapped on RTC EXTI line 19
 769:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @retval None
 770:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
 771:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** void HAL_RCCEx_EnableLSECSS_IT(void)
 772:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** {
 1531              		.loc 1 772 1 is_stmt 1 view -0
 1532              		.cfi_startproc
 1533              		@ args = 0, pretend = 0, frame = 0
 1534              		@ frame_needed = 0, uses_anonymous_args = 0
 1535              		@ link register save eliminated.
 773:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Enable LSE CSS */
 774:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****    SET_BIT(RCC->CSR, RCC_CSR_LSECSSON) ;
 1536              		.loc 1 774 4 view .LVU416
 1537 0000 094B     		ldr	r3, .L128
 1538 0002 196D     		ldr	r1, [r3, #80]
 1539 0004 8022     		movs	r2, #128
 1540 0006 9201     		lsls	r2, r2, #6
 1541 0008 0A43     		orrs	r2, r1
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s 			page 44


 1542 000a 1A65     		str	r2, [r3, #80]
 775:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 776:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Enable LSE CSS IT */
 777:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   __HAL_RCC_ENABLE_IT(RCC_IT_LSECSS);
 1543              		.loc 1 777 3 view .LVU417
 1544 000c 1A69     		ldr	r2, [r3, #16]
 1545 000e 8021     		movs	r1, #128
 1546 0010 0A43     		orrs	r2, r1
 1547 0012 1A61     		str	r2, [r3, #16]
 778:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 779:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Enable IT on EXTI Line 19 */
 780:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   __HAL_RCC_LSECSS_EXTI_ENABLE_IT();
 1548              		.loc 1 780 3 view .LVU418
 1549 0014 054B     		ldr	r3, .L128+4
 1550 0016 1968     		ldr	r1, [r3]
 1551 0018 8022     		movs	r2, #128
 1552 001a 1203     		lsls	r2, r2, #12
 1553 001c 1143     		orrs	r1, r2
 1554 001e 1960     		str	r1, [r3]
 781:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   __HAL_RCC_LSECSS_EXTI_ENABLE_RISING_EDGE();
 1555              		.loc 1 781 3 view .LVU419
 1556 0020 9968     		ldr	r1, [r3, #8]
 1557 0022 0A43     		orrs	r2, r1
 1558 0024 9A60     		str	r2, [r3, #8]
 782:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** }
 1559              		.loc 1 782 1 is_stmt 0 view .LVU420
 1560              		@ sp needed
 1561 0026 7047     		bx	lr
 1562              	.L129:
 1563              		.align	2
 1564              	.L128:
 1565 0028 00100240 		.word	1073876992
 1566 002c 00040140 		.word	1073808384
 1567              		.cfi_endproc
 1568              	.LFE39:
 1570              		.section	.text.HAL_RCCEx_LSECSS_Callback,"ax",%progbits
 1571              		.align	1
 1572              		.weak	HAL_RCCEx_LSECSS_Callback
 1573              		.syntax unified
 1574              		.code	16
 1575              		.thumb_func
 1576              		.fpu softvfp
 1578              	HAL_RCCEx_LSECSS_Callback:
 1579              	.LFB41:
 783:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 784:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
 785:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief Handle the RCC LSE Clock Security System interrupt request.
 786:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @retval None
 787:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
 788:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** void HAL_RCCEx_LSECSS_IRQHandler(void)
 789:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** {
 790:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Check RCC LSE CSSF flag  */
 791:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   if(__HAL_RCC_GET_IT(RCC_IT_LSECSS))
 792:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 793:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* RCC LSE Clock Security System interrupt user callback */
 794:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     HAL_RCCEx_LSECSS_Callback();
 795:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s 			page 45


 796:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Clear RCC LSE CSS pending bit */
 797:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     __HAL_RCC_CLEAR_IT(RCC_IT_LSECSS);
 798:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
 799:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** }
 800:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 801:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
 802:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief  RCCEx LSE Clock Security System interrupt callback.
 803:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @retval none
 804:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
 805:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_LSECSS_Callback(void)
 806:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** {
 1580              		.loc 1 806 1 is_stmt 1 view -0
 1581              		.cfi_startproc
 1582              		@ args = 0, pretend = 0, frame = 0
 1583              		@ frame_needed = 0, uses_anonymous_args = 0
 1584              		@ link register save eliminated.
 807:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
 808:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_LSECSS_Callback should be implemented in the user file
 809:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****    */
 810:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** }
 1585              		.loc 1 810 1 view .LVU422
 1586              		@ sp needed
 1587 0000 7047     		bx	lr
 1588              		.cfi_endproc
 1589              	.LFE41:
 1591              		.section	.text.HAL_RCCEx_LSECSS_IRQHandler,"ax",%progbits
 1592              		.align	1
 1593              		.global	HAL_RCCEx_LSECSS_IRQHandler
 1594              		.syntax unified
 1595              		.code	16
 1596              		.thumb_func
 1597              		.fpu softvfp
 1599              	HAL_RCCEx_LSECSS_IRQHandler:
 1600              	.LFB40:
 789:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Check RCC LSE CSSF flag  */
 1601              		.loc 1 789 1 view -0
 1602              		.cfi_startproc
 1603              		@ args = 0, pretend = 0, frame = 0
 1604              		@ frame_needed = 0, uses_anonymous_args = 0
 1605 0000 10B5     		push	{r4, lr}
 1606              	.LCFI3:
 1607              		.cfi_def_cfa_offset 8
 1608              		.cfi_offset 4, -8
 1609              		.cfi_offset 14, -4
 791:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 1610              		.loc 1 791 3 view .LVU424
 791:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 1611              		.loc 1 791 6 is_stmt 0 view .LVU425
 1612 0002 054B     		ldr	r3, .L134
 1613 0004 5B69     		ldr	r3, [r3, #20]
 791:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 1614              		.loc 1 791 5 view .LVU426
 1615 0006 1B06     		lsls	r3, r3, #24
 1616 0008 00D4     		bmi	.L133
 1617              	.L131:
 799:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 1618              		.loc 1 799 1 view .LVU427
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s 			page 46


 1619              		@ sp needed
 1620 000a 10BD     		pop	{r4, pc}
 1621              	.L133:
 794:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 1622              		.loc 1 794 5 is_stmt 1 view .LVU428
 1623 000c FFF7FEFF 		bl	HAL_RCCEx_LSECSS_Callback
 1624              	.LVL100:
 797:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
 1625              		.loc 1 797 5 view .LVU429
 1626 0010 014B     		ldr	r3, .L134
 1627 0012 8022     		movs	r2, #128
 1628 0014 9A61     		str	r2, [r3, #24]
 799:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 1629              		.loc 1 799 1 is_stmt 0 view .LVU430
 1630 0016 F8E7     		b	.L131
 1631              	.L135:
 1632              		.align	2
 1633              	.L134:
 1634 0018 00100240 		.word	1073876992
 1635              		.cfi_endproc
 1636              	.LFE40:
 1638              		.section	.text.HAL_RCCEx_EnableHSI48_VREFINT,"ax",%progbits
 1639              		.align	1
 1640              		.global	HAL_RCCEx_EnableHSI48_VREFINT
 1641              		.syntax unified
 1642              		.code	16
 1643              		.thumb_func
 1644              		.fpu softvfp
 1646              	HAL_RCCEx_EnableHSI48_VREFINT:
 1647              	.LFB42:
 811:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 812:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(SYSCFG_CFGR3_ENREF_HSI48)
 813:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
 814:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief Enables Vrefint for the HSI48.
 815:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @note  This is functional only if the LOCK is not set
 816:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @retval None
 817:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
 818:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** void HAL_RCCEx_EnableHSI48_VREFINT(void)
 819:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** {
 1648              		.loc 1 819 1 is_stmt 1 view -0
 1649              		.cfi_startproc
 1650              		@ args = 0, pretend = 0, frame = 0
 1651              		@ frame_needed = 0, uses_anonymous_args = 0
 1652              		@ link register save eliminated.
 820:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Enable the Buffer for the ADC by setting SYSCFG_CFGR3_ENREF_HSI48 bit in SYSCFG_CFGR3 register
 821:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   SET_BIT (SYSCFG->CFGR3, SYSCFG_CFGR3_ENREF_HSI48);
 1653              		.loc 1 821 3 view .LVU432
 1654 0000 034A     		ldr	r2, .L137
 1655 0002 116A     		ldr	r1, [r2, #32]
 1656 0004 8023     		movs	r3, #128
 1657 0006 9B01     		lsls	r3, r3, #6
 1658 0008 0B43     		orrs	r3, r1
 1659 000a 1362     		str	r3, [r2, #32]
 822:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** }
 1660              		.loc 1 822 1 is_stmt 0 view .LVU433
 1661              		@ sp needed
 1662 000c 7047     		bx	lr
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s 			page 47


 1663              	.L138:
 1664 000e C046     		.align	2
 1665              	.L137:
 1666 0010 00000140 		.word	1073807360
 1667              		.cfi_endproc
 1668              	.LFE42:
 1670              		.section	.text.HAL_RCCEx_DisableHSI48_VREFINT,"ax",%progbits
 1671              		.align	1
 1672              		.global	HAL_RCCEx_DisableHSI48_VREFINT
 1673              		.syntax unified
 1674              		.code	16
 1675              		.thumb_func
 1676              		.fpu softvfp
 1678              	HAL_RCCEx_DisableHSI48_VREFINT:
 1679              	.LFB43:
 823:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 824:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
 825:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief Disables the Vrefint for the HSI48.
 826:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @note  This is functional only if the LOCK is not set
 827:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @retval None
 828:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
 829:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** void HAL_RCCEx_DisableHSI48_VREFINT(void)
 830:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** {
 1680              		.loc 1 830 1 is_stmt 1 view -0
 1681              		.cfi_startproc
 1682              		@ args = 0, pretend = 0, frame = 0
 1683              		@ frame_needed = 0, uses_anonymous_args = 0
 1684              		@ link register save eliminated.
 831:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Disable the Vrefint by resetting SYSCFG_CFGR3_ENREF_HSI48 bit in SYSCFG_CFGR3 register */
 832:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   CLEAR_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_ENREF_HSI48);
 1685              		.loc 1 832 3 view .LVU435
 1686 0000 024A     		ldr	r2, .L140
 1687 0002 136A     		ldr	r3, [r2, #32]
 1688 0004 0249     		ldr	r1, .L140+4
 1689 0006 0B40     		ands	r3, r1
 1690 0008 1362     		str	r3, [r2, #32]
 833:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** }
 1691              		.loc 1 833 1 is_stmt 0 view .LVU436
 1692              		@ sp needed
 1693 000a 7047     		bx	lr
 1694              	.L141:
 1695              		.align	2
 1696              	.L140:
 1697 000c 00000140 		.word	1073807360
 1698 0010 FFDFFFFF 		.word	-8193
 1699              		.cfi_endproc
 1700              	.LFE43:
 1702              		.section	.text.HAL_RCCEx_CRSConfig,"ax",%progbits
 1703              		.align	1
 1704              		.global	HAL_RCCEx_CRSConfig
 1705              		.syntax unified
 1706              		.code	16
 1707              		.thumb_func
 1708              		.fpu softvfp
 1710              	HAL_RCCEx_CRSConfig:
 1711              	.LVL101:
 1712              	.LFB44:
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s 			page 48


 834:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 835:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* SYSCFG_CFGR3_ENREF_HSI48 */
 836:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 837:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
 838:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @}
 839:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
 840:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 841:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined (CRS)
 842:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 843:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions_Group3 Extended Clock Recovery System Control functions
 844:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****  *  @brief  Extended Clock Recovery System Control functions
 845:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****  *
 846:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** @verbatim
 847:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****  ===============================================================================
 848:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****                 ##### Extended Clock Recovery System Control functions  #####
 849:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****  ===============================================================================
 850:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     [..]
 851:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       For devices with Clock Recovery System feature (CRS), RCC Extention HAL driver can be used as
 852:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 853:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       (#) In System clock config, HSI48 needs to be enabled
 854:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 855:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       (#) Enable CRS clock in IP MSP init which will use CRS functions
 856:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 857:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       (#) Call CRS functions as follows:
 858:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           (##) Prepare synchronization configuration necessary for HSI48 calibration
 859:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               (+++) Default values can be set for frequency Error Measurement (reload and error lim
 860:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****                         and also HSI48 oscillator smooth trimming.
 861:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               (+++) Macro @ref __HAL_RCC_CRS_RELOADVALUE_CALCULATE can be also used to calculate
 862:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****                         directly reload value with target and synchronization frequencies values
 863:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           (##) Call function @ref HAL_RCCEx_CRSConfig which
 864:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               (+++) Reset CRS registers to their default values.
 865:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               (+++) Configure CRS registers with synchronization configuration
 866:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               (+++) Enable automatic calibration and frequency error counter feature
 867:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****            Note: When using USB LPM (Link Power Management) and the device is in Sleep mode, the
 868:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****            periodic USB SOF will not be generated by the host. No SYNC signal will therefore be
 869:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****            provided to the CRS to calibrate the HSI48 on the run. To guarantee the required clock
 870:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****            precision after waking up from Sleep mode, the LSE or reference clock on the GPIOs
 871:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****            should be used as SYNC signal.
 872:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 873:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           (##) A polling function is provided to wait for complete synchronization
 874:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               (+++) Call function @ref HAL_RCCEx_CRSWaitSynchronization()
 875:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               (+++) According to CRS status, user can decide to adjust again the calibration or con
 876:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****                         application if synchronization is OK
 877:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 878:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       (#) User can retrieve information related to synchronization in calling function
 879:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             @ref HAL_RCCEx_CRSGetSynchronizationInfo()
 880:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 881:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       (#) Regarding synchronization status and synchronization information, user can try a new cali
 882:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****            in changing synchronization configuration and call again HAL_RCCEx_CRSConfig.
 883:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****            Note: When the SYNC event is detected during the downcounting phase (before reaching the
 884:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****            it means that the actual frequency is lower than the target (and so, that the TRIM value
 885:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****            incremented), while when it is detected during the upcounting phase it means that the ac
 886:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****            is higher (and that the TRIM value should be decremented).
 887:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 888:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       (#) In interrupt mode, user can resort to the available macros (__HAL_RCC_CRS_XXX_IT). Interr
 889:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           through CRS Handler (RCC_IRQn/RCC_IRQHandler)
 890:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               (++) Call function @ref HAL_RCCEx_CRSConfig()
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s 			page 49


 891:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               (++) Enable RCC_IRQn (thanks to NVIC functions)
 892:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               (++) Enable CRS interrupt (@ref __HAL_RCC_CRS_ENABLE_IT)
 893:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               (++) Implement CRS status management in the following user callbacks called from
 894:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****                    HAL_RCCEx_CRS_IRQHandler():
 895:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****                    (+++) @ref HAL_RCCEx_CRS_SyncOkCallback()
 896:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****                    (+++) @ref HAL_RCCEx_CRS_SyncWarnCallback()
 897:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****                    (+++) @ref HAL_RCCEx_CRS_ExpectedSyncCallback()
 898:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****                    (+++) @ref HAL_RCCEx_CRS_ErrorCallback()
 899:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 900:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       (#) To force a SYNC EVENT, user can use the function @ref HAL_RCCEx_CRSSoftwareSynchronizatio
 901:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           This function can be called before calling @ref HAL_RCCEx_CRSConfig (for instance in Syst
 902:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 903:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** @endverbatim
 904:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****  * @{
 905:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****  */
 906:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 907:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
 908:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief  Start automatic synchronization for polling mode
 909:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @param  pInit Pointer on RCC_CRSInitTypeDef structure
 910:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @retval None
 911:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
 912:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** void HAL_RCCEx_CRSConfig(RCC_CRSInitTypeDef *pInit)
 913:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** {
 1713              		.loc 1 913 1 is_stmt 1 view -0
 1714              		.cfi_startproc
 1715              		@ args = 0, pretend = 0, frame = 0
 1716              		@ frame_needed = 0, uses_anonymous_args = 0
 1717              		@ link register save eliminated.
 914:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   uint32_t value;
 1718              		.loc 1 914 3 view .LVU438
 915:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 916:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Check the parameters */
 917:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_SYNC_DIV(pInit->Prescaler));
 1719              		.loc 1 917 3 view .LVU439
 918:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_SYNC_SOURCE(pInit->Source));
 1720              		.loc 1 918 3 view .LVU440
 919:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_SYNC_POLARITY(pInit->Polarity));
 1721              		.loc 1 919 3 view .LVU441
 920:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_RELOADVALUE(pInit->ReloadValue));
 1722              		.loc 1 920 3 view .LVU442
 921:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_ERRORLIMIT(pInit->ErrorLimitValue));
 1723              		.loc 1 921 3 view .LVU443
 922:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_HSI48CALIBRATION(pInit->HSI48CalibrationValue));
 1724              		.loc 1 922 3 view .LVU444
 923:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 924:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* CONFIGURATION */
 925:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 926:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Before configuration, reset CRS registers to their default values*/
 927:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   __HAL_RCC_CRS_FORCE_RESET();
 1725              		.loc 1 927 3 view .LVU445
 1726 0000 104B     		ldr	r3, .L143
 1727 0002 996A     		ldr	r1, [r3, #40]
 1728 0004 8022     		movs	r2, #128
 1729 0006 1205     		lsls	r2, r2, #20
 1730 0008 0A43     		orrs	r2, r1
 1731 000a 9A62     		str	r2, [r3, #40]
 928:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   __HAL_RCC_CRS_RELEASE_RESET();
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s 			page 50


 1732              		.loc 1 928 3 view .LVU446
 1733 000c 9A6A     		ldr	r2, [r3, #40]
 1734 000e 0E49     		ldr	r1, .L143+4
 1735 0010 0A40     		ands	r2, r1
 1736 0012 9A62     		str	r2, [r3, #40]
 929:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 930:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Set the SYNCDIV[2:0] bits according to Prescaler value */
 931:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Set the SYNCSRC[1:0] bits according to Source value */
 932:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Set the SYNCSPOL bit according to Polarity value */
 933:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   value = (pInit->Prescaler | pInit->Source | pInit->Polarity);
 1737              		.loc 1 933 3 view .LVU447
 1738              		.loc 1 933 29 is_stmt 0 view .LVU448
 1739 0014 0268     		ldr	r2, [r0]
 1740 0016 4368     		ldr	r3, [r0, #4]
 1741 0018 1A43     		orrs	r2, r3
 1742              		.loc 1 933 9 view .LVU449
 1743 001a 8368     		ldr	r3, [r0, #8]
 1744 001c 1A43     		orrs	r2, r3
 1745              	.LVL102:
 934:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Set the RELOAD[15:0] bits according to ReloadValue value */
 935:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   value |= pInit->ReloadValue;
 1746              		.loc 1 935 3 is_stmt 1 view .LVU450
 1747              		.loc 1 935 9 is_stmt 0 view .LVU451
 1748 001e C368     		ldr	r3, [r0, #12]
 1749 0020 1343     		orrs	r3, r2
 1750              	.LVL103:
 936:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Set the FELIM[7:0] bits according to ErrorLimitValue value */
 937:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   value |= (pInit->ErrorLimitValue << CRS_CFGR_FELIM_Pos);
 1751              		.loc 1 937 3 is_stmt 1 view .LVU452
 1752              		.loc 1 937 36 is_stmt 0 view .LVU453
 1753 0022 0269     		ldr	r2, [r0, #16]
 1754 0024 1204     		lsls	r2, r2, #16
 1755              		.loc 1 937 9 view .LVU454
 1756 0026 1A43     		orrs	r2, r3
 1757              	.LVL104:
 938:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   WRITE_REG(CRS->CFGR, value);
 1758              		.loc 1 938 3 is_stmt 1 view .LVU455
 1759 0028 084B     		ldr	r3, .L143+8
 1760 002a 5A60     		str	r2, [r3, #4]
 939:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 940:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Adjust HSI48 oscillator smooth trimming */
 941:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Set the TRIM[5:0] bits according to RCC_CRS_HSI48CalibrationValue value */
 942:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   MODIFY_REG(CRS->CR, CRS_CR_TRIM, (pInit->HSI48CalibrationValue << CRS_CR_TRIM_Pos));
 1761              		.loc 1 942 3 view .LVU456
 1762 002c 1A68     		ldr	r2, [r3]
 1763              	.LVL105:
 1764              		.loc 1 942 3 is_stmt 0 view .LVU457
 1765 002e 0849     		ldr	r1, .L143+12
 1766 0030 0A40     		ands	r2, r1
 1767 0032 4169     		ldr	r1, [r0, #20]
 1768 0034 0902     		lsls	r1, r1, #8
 1769 0036 0A43     		orrs	r2, r1
 1770 0038 1A60     		str	r2, [r3]
 1771              	.LVL106:
 943:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 944:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* START AUTOMATIC SYNCHRONIZATION*/
 945:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s 			page 51


 946:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Enable Automatic trimming & Frequency error counter */
 947:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   SET_BIT(CRS->CR, CRS_CR_AUTOTRIMEN | CRS_CR_CEN);
 1772              		.loc 1 947 3 is_stmt 1 view .LVU458
 1773 003a 1A68     		ldr	r2, [r3]
 1774 003c 6021     		movs	r1, #96
 1775 003e 0A43     		orrs	r2, r1
 1776 0040 1A60     		str	r2, [r3]
 948:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** }
 1777              		.loc 1 948 1 is_stmt 0 view .LVU459
 1778              		@ sp needed
 1779 0042 7047     		bx	lr
 1780              	.L144:
 1781              		.align	2
 1782              	.L143:
 1783 0044 00100240 		.word	1073876992
 1784 0048 FFFFFFF7 		.word	-134217729
 1785 004c 006C0040 		.word	1073769472
 1786 0050 FFC0FFFF 		.word	-16129
 1787              		.cfi_endproc
 1788              	.LFE44:
 1790              		.section	.text.HAL_RCCEx_CRSSoftwareSynchronizationGenerate,"ax",%progbits
 1791              		.align	1
 1792              		.global	HAL_RCCEx_CRSSoftwareSynchronizationGenerate
 1793              		.syntax unified
 1794              		.code	16
 1795              		.thumb_func
 1796              		.fpu softvfp
 1798              	HAL_RCCEx_CRSSoftwareSynchronizationGenerate:
 1799              	.LFB45:
 949:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 950:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
 951:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief  Generate the software synchronization event
 952:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @retval None
 953:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
 954:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** void HAL_RCCEx_CRSSoftwareSynchronizationGenerate(void)
 955:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** {
 1800              		.loc 1 955 1 is_stmt 1 view -0
 1801              		.cfi_startproc
 1802              		@ args = 0, pretend = 0, frame = 0
 1803              		@ frame_needed = 0, uses_anonymous_args = 0
 1804              		@ link register save eliminated.
 956:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   SET_BIT(CRS->CR, CRS_CR_SWSYNC);
 1805              		.loc 1 956 3 view .LVU461
 1806 0000 024A     		ldr	r2, .L146
 1807 0002 1368     		ldr	r3, [r2]
 1808 0004 8021     		movs	r1, #128
 1809 0006 0B43     		orrs	r3, r1
 1810 0008 1360     		str	r3, [r2]
 957:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** }
 1811              		.loc 1 957 1 is_stmt 0 view .LVU462
 1812              		@ sp needed
 1813 000a 7047     		bx	lr
 1814              	.L147:
 1815              		.align	2
 1816              	.L146:
 1817 000c 006C0040 		.word	1073769472
 1818              		.cfi_endproc
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s 			page 52


 1819              	.LFE45:
 1821              		.section	.text.HAL_RCCEx_CRSGetSynchronizationInfo,"ax",%progbits
 1822              		.align	1
 1823              		.global	HAL_RCCEx_CRSGetSynchronizationInfo
 1824              		.syntax unified
 1825              		.code	16
 1826              		.thumb_func
 1827              		.fpu softvfp
 1829              	HAL_RCCEx_CRSGetSynchronizationInfo:
 1830              	.LVL107:
 1831              	.LFB46:
 958:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 959:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
 960:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief  Return synchronization info
 961:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @param  pSynchroInfo Pointer on RCC_CRSSynchroInfoTypeDef structure
 962:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @retval None
 963:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
 964:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** void HAL_RCCEx_CRSGetSynchronizationInfo(RCC_CRSSynchroInfoTypeDef *pSynchroInfo)
 965:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** {
 1832              		.loc 1 965 1 is_stmt 1 view -0
 1833              		.cfi_startproc
 1834              		@ args = 0, pretend = 0, frame = 0
 1835              		@ frame_needed = 0, uses_anonymous_args = 0
 1836              		@ link register save eliminated.
 966:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Check the parameter */
 967:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   assert_param(pSynchroInfo != (void *)NULL);
 1837              		.loc 1 967 3 view .LVU464
 968:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 969:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Get the reload value */
 970:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   pSynchroInfo->ReloadValue = (uint32_t)(READ_BIT(CRS->CFGR, CRS_CFGR_RELOAD));
 1838              		.loc 1 970 3 view .LVU465
 1839              		.loc 1 970 42 is_stmt 0 view .LVU466
 1840 0000 094A     		ldr	r2, .L149
 1841 0002 5368     		ldr	r3, [r2, #4]
 1842              		.loc 1 970 31 view .LVU467
 1843 0004 1B04     		lsls	r3, r3, #16
 1844 0006 1B0C     		lsrs	r3, r3, #16
 1845              		.loc 1 970 29 view .LVU468
 1846 0008 0360     		str	r3, [r0]
 971:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 972:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Get HSI48 oscillator smooth trimming */
 973:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   pSynchroInfo->HSI48CalibrationValue = (uint32_t)(READ_BIT(CRS->CR, CRS_CR_TRIM) >> CRS_CR_TRIM_Po
 1847              		.loc 1 973 3 is_stmt 1 view .LVU469
 1848              		.loc 1 973 52 is_stmt 0 view .LVU470
 1849 000a 1168     		ldr	r1, [r2]
 1850              		.loc 1 973 41 view .LVU471
 1851 000c 090A     		lsrs	r1, r1, #8
 1852 000e 3F23     		movs	r3, #63
 1853 0010 0B40     		ands	r3, r1
 1854              		.loc 1 973 39 view .LVU472
 1855 0012 4360     		str	r3, [r0, #4]
 974:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 975:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Get Frequency error capture */
 976:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   pSynchroInfo->FreqErrorCapture = (uint32_t)(READ_BIT(CRS->ISR, CRS_ISR_FECAP) >> CRS_ISR_FECAP_Po
 1856              		.loc 1 976 3 is_stmt 1 view .LVU473
 1857              		.loc 1 976 47 is_stmt 0 view .LVU474
 1858 0014 9368     		ldr	r3, [r2, #8]
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s 			page 53


 1859              		.loc 1 976 36 view .LVU475
 1860 0016 1B0C     		lsrs	r3, r3, #16
 1861              		.loc 1 976 34 view .LVU476
 1862 0018 8360     		str	r3, [r0, #8]
 977:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 978:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Get Frequency error direction */
 979:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   pSynchroInfo->FreqErrorDirection = (uint32_t)(READ_BIT(CRS->ISR, CRS_ISR_FEDIR));
 1863              		.loc 1 979 3 is_stmt 1 view .LVU477
 1864              		.loc 1 979 49 is_stmt 0 view .LVU478
 1865 001a 9368     		ldr	r3, [r2, #8]
 1866              		.loc 1 979 38 view .LVU479
 1867 001c 8022     		movs	r2, #128
 1868 001e 1202     		lsls	r2, r2, #8
 1869 0020 1340     		ands	r3, r2
 1870              		.loc 1 979 36 view .LVU480
 1871 0022 C360     		str	r3, [r0, #12]
 980:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** }
 1872              		.loc 1 980 1 view .LVU481
 1873              		@ sp needed
 1874 0024 7047     		bx	lr
 1875              	.L150:
 1876 0026 C046     		.align	2
 1877              	.L149:
 1878 0028 006C0040 		.word	1073769472
 1879              		.cfi_endproc
 1880              	.LFE46:
 1882              		.section	.text.HAL_RCCEx_CRSWaitSynchronization,"ax",%progbits
 1883              		.align	1
 1884              		.global	HAL_RCCEx_CRSWaitSynchronization
 1885              		.syntax unified
 1886              		.code	16
 1887              		.thumb_func
 1888              		.fpu softvfp
 1890              	HAL_RCCEx_CRSWaitSynchronization:
 1891              	.LVL108:
 1892              	.LFB47:
 981:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 982:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
 983:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** * @brief Wait for CRS Synchronization status.
 984:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** * @param Timeout  Duration of the timeout
 985:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** * @note  Timeout is based on the maximum time to receive a SYNC event based on synchronization
 986:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** *        frequency.
 987:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** * @note    If Timeout set to HAL_MAX_DELAY, HAL_TIMEOUT will be never returned.
 988:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** * @retval Combination of Synchronization status
 989:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** *          This parameter can be a combination of the following values:
 990:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_TIMEOUT
 991:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_SYNCOK
 992:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_SYNCWARN
 993:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_SYNCERR
 994:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_SYNCMISS
 995:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_TRIMOVF
 996:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** */
 997:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** uint32_t HAL_RCCEx_CRSWaitSynchronization(uint32_t Timeout)
 998:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** {
 1893              		.loc 1 998 1 is_stmt 1 view -0
 1894              		.cfi_startproc
 1895              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s 			page 54


 1896              		@ frame_needed = 0, uses_anonymous_args = 0
 1897              		.loc 1 998 1 is_stmt 0 view .LVU483
 1898 0000 70B5     		push	{r4, r5, r6, lr}
 1899              	.LCFI4:
 1900              		.cfi_def_cfa_offset 16
 1901              		.cfi_offset 4, -16
 1902              		.cfi_offset 5, -12
 1903              		.cfi_offset 6, -8
 1904              		.cfi_offset 14, -4
 1905 0002 0500     		movs	r5, r0
 999:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   uint32_t crsstatus = RCC_CRS_NONE;
 1906              		.loc 1 999 3 is_stmt 1 view .LVU484
 1907              	.LVL109:
1000:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   uint32_t tickstart;
 1908              		.loc 1 1000 3 view .LVU485
1001:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1002:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Get timeout */
1003:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   tickstart = HAL_GetTick();
 1909              		.loc 1 1003 3 view .LVU486
 1910              		.loc 1 1003 15 is_stmt 0 view .LVU487
 1911 0004 FFF7FEFF 		bl	HAL_GetTick
 1912              	.LVL110:
 1913              		.loc 1 1003 15 view .LVU488
 1914 0008 0600     		movs	r6, r0
 1915              	.LVL111:
 999:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   uint32_t tickstart;
 1916              		.loc 1 999 12 view .LVU489
 1917 000a 0024     		movs	r4, #0
 1918 000c 0FE0     		b	.L159
 1919              	.LVL112:
 1920              	.L163:
1004:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1005:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Wait for CRS flag or timeout detection */
1006:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   do
1007:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
1008:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     if(Timeout != HAL_MAX_DELAY)
1009:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
1010:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       if(((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 1921              		.loc 1 1010 7 is_stmt 1 view .LVU490
 1922              		.loc 1 1010 12 is_stmt 0 view .LVU491
 1923 000e FFF7FEFF 		bl	HAL_GetTick
 1924              	.LVL113:
 1925              		.loc 1 1010 26 view .LVU492
 1926 0012 801B     		subs	r0, r0, r6
 1927              		.loc 1 1010 9 view .LVU493
 1928 0014 A842     		cmp	r0, r5
 1929 0016 03D8     		bhi	.L160
 1930              		.loc 1 1010 50 discriminator 1 view .LVU494
 1931 0018 002D     		cmp	r5, #0
 1932 001a 0AD1     		bne	.L152
1011:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
1012:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         crsstatus = RCC_CRS_TIMEOUT;
 1933              		.loc 1 1012 19 view .LVU495
 1934 001c 0124     		movs	r4, #1
 1935              	.LVL114:
 1936              		.loc 1 1012 19 view .LVU496
 1937 001e 08E0     		b	.L152
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s 			page 55


 1938              	.LVL115:
 1939              	.L160:
 1940              		.loc 1 1012 19 view .LVU497
 1941 0020 0124     		movs	r4, #1
 1942              	.LVL116:
 1943              		.loc 1 1012 19 view .LVU498
 1944 0022 06E0     		b	.L152
 1945              	.LVL117:
 1946              	.L164:
1013:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
1014:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
1015:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Check CRS SYNCOK flag  */
1016:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCOK))
1017:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
1018:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* CRS SYNC event OK */
1019:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCOK;
1020:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1021:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Clear CRS SYNC event OK bit */
1022:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCOK);
1023:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
1024:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1025:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Check CRS SYNCWARN flag  */
1026:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCWARN))
1027:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
1028:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* CRS SYNC warning */
1029:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCWARN;
1030:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1031:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Clear CRS SYNCWARN bit */
1032:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCWARN);
1033:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
1034:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1035:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Check CRS TRIM overflow flag  */
1036:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_TRIMOVF))
1037:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
1038:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* CRS SYNC Error */
1039:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_TRIMOVF;
1040:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1041:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Clear CRS Error bit */
1042:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_TRIMOVF);
1043:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
1044:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1045:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Check CRS Error flag  */
1046:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCERR))
1047:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
1048:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* CRS SYNC Error */
1049:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCERR;
1050:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1051:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Clear CRS Error bit */
1052:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCERR);
1053:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
1054:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1055:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Check CRS SYNC Missed flag  */
1056:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCMISS))
1057:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
1058:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* CRS SYNC Missed */
1059:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCMISS;
1060:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s 			page 56


1061:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Clear CRS SYNC Missed bit */
1062:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCMISS);
1063:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
1064:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1065:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Check CRS Expected SYNC flag  */
1066:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_ESYNC))
1067:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
1068:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* frequency error counter reached a zero value */
1069:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_ESYNC);
 1947              		.loc 1 1069 7 is_stmt 1 discriminator 2 view .LVU499
 1948              		.loc 1 1069 7 discriminator 2 view .LVU500
 1949              		.loc 1 1069 7 discriminator 2 view .LVU501
 1950 0024 1D4B     		ldr	r3, .L165
 1951 0026 0822     		movs	r2, #8
 1952 0028 DA60     		str	r2, [r3, #12]
 1953              	.L158:
 1954              		.loc 1 1069 7 discriminator 4 view .LVU502
1070:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
1071:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   } while(RCC_CRS_NONE == crsstatus);
 1955              		.loc 1 1071 10 discriminator 4 view .LVU503
 1956              		.loc 1 1071 3 is_stmt 0 discriminator 4 view .LVU504
 1957 002a 002C     		cmp	r4, #0
 1958 002c 33D1     		bne	.L162
 1959              	.LVL118:
 1960              	.L159:
1006:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 1961              		.loc 1 1006 3 is_stmt 1 view .LVU505
1008:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 1962              		.loc 1 1008 5 view .LVU506
1008:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 1963              		.loc 1 1008 7 is_stmt 0 view .LVU507
 1964 002e 6B1C     		adds	r3, r5, #1
 1965 0030 EDD1     		bne	.L163
 1966              	.LVL119:
 1967              	.L152:
1016:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 1968              		.loc 1 1016 5 is_stmt 1 view .LVU508
1016:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 1969              		.loc 1 1016 8 is_stmt 0 view .LVU509
 1970 0032 1A4B     		ldr	r3, .L165
 1971 0034 9B68     		ldr	r3, [r3, #8]
1016:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 1972              		.loc 1 1016 7 view .LVU510
 1973 0036 DB07     		lsls	r3, r3, #31
 1974 0038 04D5     		bpl	.L153
1019:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 1975              		.loc 1 1019 7 is_stmt 1 view .LVU511
1019:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 1976              		.loc 1 1019 17 is_stmt 0 view .LVU512
 1977 003a 0223     		movs	r3, #2
 1978 003c 1C43     		orrs	r4, r3
 1979              	.LVL120:
1022:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 1980              		.loc 1 1022 7 is_stmt 1 view .LVU513
1022:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 1981              		.loc 1 1022 7 view .LVU514
1022:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s 			page 57


 1982              		.loc 1 1022 7 view .LVU515
 1983 003e 174B     		ldr	r3, .L165
 1984 0040 0122     		movs	r2, #1
 1985 0042 DA60     		str	r2, [r3, #12]
 1986              	.L153:
1022:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 1987              		.loc 1 1022 7 discriminator 4 view .LVU516
1026:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 1988              		.loc 1 1026 5 discriminator 4 view .LVU517
1026:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 1989              		.loc 1 1026 8 is_stmt 0 discriminator 4 view .LVU518
 1990 0044 154B     		ldr	r3, .L165
 1991 0046 9B68     		ldr	r3, [r3, #8]
1026:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 1992              		.loc 1 1026 7 discriminator 4 view .LVU519
 1993 0048 9B07     		lsls	r3, r3, #30
 1994 004a 04D5     		bpl	.L154
1029:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 1995              		.loc 1 1029 7 is_stmt 1 view .LVU520
1029:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 1996              		.loc 1 1029 17 is_stmt 0 view .LVU521
 1997 004c 0423     		movs	r3, #4
 1998 004e 1C43     		orrs	r4, r3
 1999              	.LVL121:
1032:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 2000              		.loc 1 1032 7 is_stmt 1 view .LVU522
1032:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 2001              		.loc 1 1032 7 view .LVU523
1032:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 2002              		.loc 1 1032 7 view .LVU524
 2003 0050 124B     		ldr	r3, .L165
 2004 0052 0222     		movs	r2, #2
 2005 0054 DA60     		str	r2, [r3, #12]
 2006              	.L154:
1032:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 2007              		.loc 1 1032 7 discriminator 4 view .LVU525
1036:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 2008              		.loc 1 1036 5 discriminator 4 view .LVU526
1036:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 2009              		.loc 1 1036 8 is_stmt 0 discriminator 4 view .LVU527
 2010 0056 114B     		ldr	r3, .L165
 2011 0058 9B68     		ldr	r3, [r3, #8]
1036:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 2012              		.loc 1 1036 7 discriminator 4 view .LVU528
 2013 005a 5B05     		lsls	r3, r3, #21
 2014 005c 04D5     		bpl	.L155
1039:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 2015              		.loc 1 1039 7 is_stmt 1 view .LVU529
1039:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 2016              		.loc 1 1039 17 is_stmt 0 view .LVU530
 2017 005e 2023     		movs	r3, #32
 2018 0060 1C43     		orrs	r4, r3
 2019              	.LVL122:
1042:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 2020              		.loc 1 1042 7 is_stmt 1 view .LVU531
1042:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 2021              		.loc 1 1042 7 view .LVU532
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s 			page 58


1042:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 2022              		.loc 1 1042 7 view .LVU533
 2023 0062 0E4B     		ldr	r3, .L165
 2024 0064 0422     		movs	r2, #4
 2025 0066 DA60     		str	r2, [r3, #12]
 2026              	.L155:
1042:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 2027              		.loc 1 1042 7 discriminator 4 view .LVU534
1046:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 2028              		.loc 1 1046 5 discriminator 4 view .LVU535
1046:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 2029              		.loc 1 1046 8 is_stmt 0 discriminator 4 view .LVU536
 2030 0068 0C4B     		ldr	r3, .L165
 2031 006a 9B68     		ldr	r3, [r3, #8]
1046:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 2032              		.loc 1 1046 7 discriminator 4 view .LVU537
 2033 006c DB05     		lsls	r3, r3, #23
 2034 006e 04D5     		bpl	.L156
1049:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 2035              		.loc 1 1049 7 is_stmt 1 view .LVU538
1049:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 2036              		.loc 1 1049 17 is_stmt 0 view .LVU539
 2037 0070 0823     		movs	r3, #8
 2038 0072 1C43     		orrs	r4, r3
 2039              	.LVL123:
1052:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 2040              		.loc 1 1052 7 is_stmt 1 view .LVU540
1052:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 2041              		.loc 1 1052 7 view .LVU541
1052:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 2042              		.loc 1 1052 7 view .LVU542
 2043 0074 094B     		ldr	r3, .L165
 2044 0076 0422     		movs	r2, #4
 2045 0078 DA60     		str	r2, [r3, #12]
 2046              	.L156:
1052:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 2047              		.loc 1 1052 7 discriminator 4 view .LVU543
1056:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 2048              		.loc 1 1056 5 discriminator 4 view .LVU544
1056:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 2049              		.loc 1 1056 8 is_stmt 0 discriminator 4 view .LVU545
 2050 007a 084B     		ldr	r3, .L165
 2051 007c 9B68     		ldr	r3, [r3, #8]
1056:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 2052              		.loc 1 1056 7 discriminator 4 view .LVU546
 2053 007e 9B05     		lsls	r3, r3, #22
 2054 0080 04D5     		bpl	.L157
1059:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 2055              		.loc 1 1059 7 is_stmt 1 view .LVU547
1059:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 2056              		.loc 1 1059 17 is_stmt 0 view .LVU548
 2057 0082 1023     		movs	r3, #16
 2058 0084 1C43     		orrs	r4, r3
 2059              	.LVL124:
1062:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 2060              		.loc 1 1062 7 is_stmt 1 view .LVU549
1062:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s 			page 59


 2061              		.loc 1 1062 7 view .LVU550
1062:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 2062              		.loc 1 1062 7 view .LVU551
 2063 0086 054B     		ldr	r3, .L165
 2064 0088 0422     		movs	r2, #4
 2065 008a DA60     		str	r2, [r3, #12]
 2066              	.L157:
1062:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 2067              		.loc 1 1062 7 discriminator 4 view .LVU552
1066:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 2068              		.loc 1 1066 5 discriminator 4 view .LVU553
1066:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 2069              		.loc 1 1066 8 is_stmt 0 discriminator 4 view .LVU554
 2070 008c 034B     		ldr	r3, .L165
 2071 008e 9B68     		ldr	r3, [r3, #8]
1066:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 2072              		.loc 1 1066 7 discriminator 4 view .LVU555
 2073 0090 1B07     		lsls	r3, r3, #28
 2074 0092 CAD5     		bpl	.L158
1066:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 2075              		.loc 1 1066 7 discriminator 4 view .LVU556
 2076 0094 C6E7     		b	.L164
 2077              	.L162:
1072:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1073:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   return crsstatus;
 2078              		.loc 1 1073 3 is_stmt 1 view .LVU557
1074:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** }
 2079              		.loc 1 1074 1 is_stmt 0 view .LVU558
 2080 0096 2000     		movs	r0, r4
 2081              		@ sp needed
 2082              	.LVL125:
 2083              	.LVL126:
 2084              	.LVL127:
 2085              		.loc 1 1074 1 view .LVU559
 2086 0098 70BD     		pop	{r4, r5, r6, pc}
 2087              	.L166:
 2088 009a C046     		.align	2
 2089              	.L165:
 2090 009c 006C0040 		.word	1073769472
 2091              		.cfi_endproc
 2092              	.LFE47:
 2094              		.section	.text.HAL_RCCEx_CRS_SyncOkCallback,"ax",%progbits
 2095              		.align	1
 2096              		.weak	HAL_RCCEx_CRS_SyncOkCallback
 2097              		.syntax unified
 2098              		.code	16
 2099              		.thumb_func
 2100              		.fpu softvfp
 2102              	HAL_RCCEx_CRS_SyncOkCallback:
 2103              	.LFB49:
1075:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1076:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
1077:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief Handle the Clock Recovery System interrupt request.
1078:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @retval None
1079:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
1080:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** void HAL_RCCEx_CRS_IRQHandler(void)
1081:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** {
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s 			page 60


1082:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   uint32_t crserror = RCC_CRS_NONE;
1083:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Get current IT flags and IT sources values */
1084:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   uint32_t itflags = READ_REG(CRS->ISR);
1085:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   uint32_t itsources = READ_REG(CRS->CR);
1086:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1087:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Check CRS SYNCOK flag  */
1088:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   if(((itflags & RCC_CRS_FLAG_SYNCOK) != 0U) && ((itsources & RCC_CRS_IT_SYNCOK) != 0U))
1089:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
1090:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Clear CRS SYNC event OK flag */
1091:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     WRITE_REG(CRS->ICR, CRS_ICR_SYNCOKC);
1092:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1093:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* user callback */
1094:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     HAL_RCCEx_CRS_SyncOkCallback();
1095:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
1096:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Check CRS SYNCWARN flag  */
1097:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   else if(((itflags & RCC_CRS_FLAG_SYNCWARN) != 0U) && ((itsources & RCC_CRS_IT_SYNCWARN) != 0U))
1098:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
1099:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Clear CRS SYNCWARN flag */
1100:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     WRITE_REG(CRS->ICR, CRS_ICR_SYNCWARNC);
1101:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1102:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* user callback */
1103:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     HAL_RCCEx_CRS_SyncWarnCallback();
1104:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
1105:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Check CRS Expected SYNC flag  */
1106:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   else if(((itflags & RCC_CRS_FLAG_ESYNC) != 0U) && ((itsources & RCC_CRS_IT_ESYNC) != 0U))
1107:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
1108:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* frequency error counter reached a zero value */
1109:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     WRITE_REG(CRS->ICR, CRS_ICR_ESYNCC);
1110:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1111:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* user callback */
1112:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     HAL_RCCEx_CRS_ExpectedSyncCallback();
1113:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
1114:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Check CRS Error flags  */
1115:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   else
1116:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
1117:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     if(((itflags & RCC_CRS_FLAG_ERR) != 0U) && ((itsources & RCC_CRS_IT_ERR) != 0U))
1118:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
1119:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       if((itflags & RCC_CRS_FLAG_SYNCERR) != 0U)
1120:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
1121:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         crserror |= RCC_CRS_SYNCERR;
1122:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
1123:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       if((itflags & RCC_CRS_FLAG_SYNCMISS) != 0U)
1124:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
1125:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         crserror |= RCC_CRS_SYNCMISS;
1126:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
1127:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       if((itflags & RCC_CRS_FLAG_TRIMOVF) != 0U)
1128:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
1129:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         crserror |= RCC_CRS_TRIMOVF;
1130:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
1131:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1132:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Clear CRS Error flags */
1133:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       WRITE_REG(CRS->ICR, CRS_ICR_ERRC);
1134:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1135:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* user error callback */
1136:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       HAL_RCCEx_CRS_ErrorCallback(crserror);
1137:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
1138:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s 			page 61


1139:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** }
1140:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1141:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
1142:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System SYNCOK interrupt callback.
1143:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @retval none
1144:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
1145:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_SyncOkCallback(void)
1146:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** {
 2104              		.loc 1 1146 1 is_stmt 1 view -0
 2105              		.cfi_startproc
 2106              		@ args = 0, pretend = 0, frame = 0
 2107              		@ frame_needed = 0, uses_anonymous_args = 0
 2108              		@ link register save eliminated.
1147:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
1148:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_SyncOkCallback should be implemented in the user file
1149:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****    */
1150:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** }
 2109              		.loc 1 1150 1 view .LVU561
 2110              		@ sp needed
 2111 0000 7047     		bx	lr
 2112              		.cfi_endproc
 2113              	.LFE49:
 2115              		.section	.text.HAL_RCCEx_CRS_SyncWarnCallback,"ax",%progbits
 2116              		.align	1
 2117              		.weak	HAL_RCCEx_CRS_SyncWarnCallback
 2118              		.syntax unified
 2119              		.code	16
 2120              		.thumb_func
 2121              		.fpu softvfp
 2123              	HAL_RCCEx_CRS_SyncWarnCallback:
 2124              	.LFB50:
1151:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1152:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
1153:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System SYNCWARN interrupt callback.
1154:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @retval none
1155:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
1156:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_SyncWarnCallback(void)
1157:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** {
 2125              		.loc 1 1157 1 view -0
 2126              		.cfi_startproc
 2127              		@ args = 0, pretend = 0, frame = 0
 2128              		@ frame_needed = 0, uses_anonymous_args = 0
 2129              		@ link register save eliminated.
1158:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
1159:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_SyncWarnCallback should be implemented in the user file
1160:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****    */
1161:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** }
 2130              		.loc 1 1161 1 view .LVU563
 2131              		@ sp needed
 2132 0000 7047     		bx	lr
 2133              		.cfi_endproc
 2134              	.LFE50:
 2136              		.section	.text.HAL_RCCEx_CRS_ExpectedSyncCallback,"ax",%progbits
 2137              		.align	1
 2138              		.weak	HAL_RCCEx_CRS_ExpectedSyncCallback
 2139              		.syntax unified
 2140              		.code	16
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s 			page 62


 2141              		.thumb_func
 2142              		.fpu softvfp
 2144              	HAL_RCCEx_CRS_ExpectedSyncCallback:
 2145              	.LFB51:
1162:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1163:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
1164:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System Expected SYNC interrupt callback.
1165:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @retval none
1166:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
1167:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_ExpectedSyncCallback(void)
1168:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** {
 2146              		.loc 1 1168 1 view -0
 2147              		.cfi_startproc
 2148              		@ args = 0, pretend = 0, frame = 0
 2149              		@ frame_needed = 0, uses_anonymous_args = 0
 2150              		@ link register save eliminated.
1169:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
1170:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_ExpectedSyncCallback should be implemented in the user file
1171:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****    */
1172:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** }
 2151              		.loc 1 1172 1 view .LVU565
 2152              		@ sp needed
 2153 0000 7047     		bx	lr
 2154              		.cfi_endproc
 2155              	.LFE51:
 2157              		.section	.text.HAL_RCCEx_CRS_ErrorCallback,"ax",%progbits
 2158              		.align	1
 2159              		.weak	HAL_RCCEx_CRS_ErrorCallback
 2160              		.syntax unified
 2161              		.code	16
 2162              		.thumb_func
 2163              		.fpu softvfp
 2165              	HAL_RCCEx_CRS_ErrorCallback:
 2166              	.LVL128:
 2167              	.LFB52:
1173:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1174:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
1175:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System Error interrupt callback.
1176:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @param  Error Combination of Error status.
1177:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *         This parameter can be a combination of the following values:
1178:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *           @arg @ref RCC_CRS_SYNCERR
1179:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *           @arg @ref RCC_CRS_SYNCMISS
1180:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *           @arg @ref RCC_CRS_TRIMOVF
1181:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @retval none
1182:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
1183:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_ErrorCallback(uint32_t Error)
1184:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** {
 2168              		.loc 1 1184 1 view -0
 2169              		.cfi_startproc
 2170              		@ args = 0, pretend = 0, frame = 0
 2171              		@ frame_needed = 0, uses_anonymous_args = 0
 2172              		@ link register save eliminated.
1185:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Prevent unused argument(s) compilation warning */
1186:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   UNUSED(Error);
 2173              		.loc 1 1186 3 view .LVU567
1187:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1188:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s 			page 63


1189:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_ErrorCallback should be implemented in the user file
1190:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****    */
1191:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** }
 2174              		.loc 1 1191 1 is_stmt 0 view .LVU568
 2175              		@ sp needed
 2176 0000 7047     		bx	lr
 2177              		.cfi_endproc
 2178              	.LFE52:
 2180              		.section	.text.HAL_RCCEx_CRS_IRQHandler,"ax",%progbits
 2181              		.align	1
 2182              		.global	HAL_RCCEx_CRS_IRQHandler
 2183              		.syntax unified
 2184              		.code	16
 2185              		.thumb_func
 2186              		.fpu softvfp
 2188              	HAL_RCCEx_CRS_IRQHandler:
 2189              	.LFB48:
1081:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   uint32_t crserror = RCC_CRS_NONE;
 2190              		.loc 1 1081 1 is_stmt 1 view -0
 2191              		.cfi_startproc
 2192              		@ args = 0, pretend = 0, frame = 0
 2193              		@ frame_needed = 0, uses_anonymous_args = 0
 2194 0000 10B5     		push	{r4, lr}
 2195              	.LCFI5:
 2196              		.cfi_def_cfa_offset 8
 2197              		.cfi_offset 4, -8
 2198              		.cfi_offset 14, -4
1082:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Get current IT flags and IT sources values */
 2199              		.loc 1 1082 3 view .LVU570
 2200              	.LVL129:
1084:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   uint32_t itsources = READ_REG(CRS->CR);
 2201              		.loc 1 1084 3 view .LVU571
1084:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   uint32_t itsources = READ_REG(CRS->CR);
 2202              		.loc 1 1084 12 is_stmt 0 view .LVU572
 2203 0002 1D4A     		ldr	r2, .L183
 2204 0004 9368     		ldr	r3, [r2, #8]
 2205              	.LVL130:
1085:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 2206              		.loc 1 1085 3 is_stmt 1 view .LVU573
1085:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 2207              		.loc 1 1085 12 is_stmt 0 view .LVU574
 2208 0006 1268     		ldr	r2, [r2]
 2209              	.LVL131:
1088:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 2210              		.loc 1 1088 3 is_stmt 1 view .LVU575
1088:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 2211              		.loc 1 1088 5 is_stmt 0 view .LVU576
 2212 0008 D907     		lsls	r1, r3, #31
 2213 000a 01D5     		bpl	.L172
1088:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 2214              		.loc 1 1088 46 discriminator 1 view .LVU577
 2215 000c D107     		lsls	r1, r2, #31
 2216 000e 20D4     		bmi	.L180
 2217              	.L172:
1097:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 2218              		.loc 1 1097 8 is_stmt 1 view .LVU578
1097:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s 			page 64


 2219              		.loc 1 1097 10 is_stmt 0 view .LVU579
 2220 0010 9907     		lsls	r1, r3, #30
 2221 0012 01D5     		bpl	.L174
1097:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 2222              		.loc 1 1097 53 discriminator 1 view .LVU580
 2223 0014 9107     		lsls	r1, r2, #30
 2224 0016 22D4     		bmi	.L181
 2225              	.L174:
1106:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 2226              		.loc 1 1106 8 is_stmt 1 view .LVU581
1106:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 2227              		.loc 1 1106 10 is_stmt 0 view .LVU582
 2228 0018 1907     		lsls	r1, r3, #28
 2229 001a 01D5     		bpl	.L175
1106:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 2230              		.loc 1 1106 50 discriminator 1 view .LVU583
 2231 001c 1107     		lsls	r1, r2, #28
 2232 001e 24D4     		bmi	.L182
 2233              	.L175:
1117:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 2234              		.loc 1 1117 5 is_stmt 1 view .LVU584
1117:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 2235              		.loc 1 1117 7 is_stmt 0 view .LVU585
 2236 0020 5907     		lsls	r1, r3, #29
 2237 0022 1BD5     		bpl	.L171
1117:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 2238              		.loc 1 1117 45 discriminator 1 view .LVU586
 2239 0024 5207     		lsls	r2, r2, #29
 2240 0026 19D5     		bpl	.L171
 2241              	.LVL132:
1119:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 2242              		.loc 1 1119 7 is_stmt 1 view .LVU587
1119:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 2243              		.loc 1 1119 19 is_stmt 0 view .LVU588
 2244 0028 8022     		movs	r2, #128
 2245 002a 5200     		lsls	r2, r2, #1
 2246 002c 1800     		movs	r0, r3
 2247 002e 1040     		ands	r0, r2
1119:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 2248              		.loc 1 1119 9 view .LVU589
 2249 0030 1342     		tst	r3, r2
 2250 0032 00D0     		beq	.L176
1121:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 2251              		.loc 1 1121 18 view .LVU590
 2252 0034 0820     		movs	r0, #8
 2253              	.L176:
 2254              	.LVL133:
1123:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 2255              		.loc 1 1123 7 is_stmt 1 view .LVU591
1123:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 2256              		.loc 1 1123 9 is_stmt 0 view .LVU592
 2257 0036 9A05     		lsls	r2, r3, #22
 2258 0038 01D5     		bpl	.L177
1125:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 2259              		.loc 1 1125 9 is_stmt 1 view .LVU593
1125:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 2260              		.loc 1 1125 18 is_stmt 0 view .LVU594
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s 			page 65


 2261 003a 1022     		movs	r2, #16
 2262 003c 1043     		orrs	r0, r2
 2263              	.LVL134:
 2264              	.L177:
1127:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 2265              		.loc 1 1127 7 is_stmt 1 view .LVU595
1127:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 2266              		.loc 1 1127 9 is_stmt 0 view .LVU596
 2267 003e 5B05     		lsls	r3, r3, #21
 2268 0040 01D5     		bpl	.L178
 2269              	.LVL135:
1129:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 2270              		.loc 1 1129 9 is_stmt 1 view .LVU597
1129:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 2271              		.loc 1 1129 18 is_stmt 0 view .LVU598
 2272 0042 2023     		movs	r3, #32
 2273 0044 1843     		orrs	r0, r3
 2274              	.LVL136:
 2275              	.L178:
1133:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 2276              		.loc 1 1133 7 is_stmt 1 view .LVU599
 2277 0046 0C4B     		ldr	r3, .L183
 2278 0048 0422     		movs	r2, #4
 2279 004a DA60     		str	r2, [r3, #12]
1136:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 2280              		.loc 1 1136 7 view .LVU600
 2281 004c FFF7FEFF 		bl	HAL_RCCEx_CRS_ErrorCallback
 2282              	.LVL137:
1139:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 2283              		.loc 1 1139 1 is_stmt 0 view .LVU601
 2284 0050 04E0     		b	.L171
 2285              	.LVL138:
 2286              	.L180:
1091:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 2287              		.loc 1 1091 5 is_stmt 1 view .LVU602
 2288 0052 094B     		ldr	r3, .L183
 2289              	.LVL139:
1091:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 2290              		.loc 1 1091 5 is_stmt 0 view .LVU603
 2291 0054 0122     		movs	r2, #1
 2292              	.LVL140:
1091:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 2293              		.loc 1 1091 5 view .LVU604
 2294 0056 DA60     		str	r2, [r3, #12]
1094:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
 2295              		.loc 1 1094 5 is_stmt 1 view .LVU605
 2296 0058 FFF7FEFF 		bl	HAL_RCCEx_CRS_SyncOkCallback
 2297              	.LVL141:
 2298              	.L171:
1139:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 2299              		.loc 1 1139 1 is_stmt 0 view .LVU606
 2300              		@ sp needed
 2301 005c 10BD     		pop	{r4, pc}
 2302              	.LVL142:
 2303              	.L181:
1100:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 2304              		.loc 1 1100 5 is_stmt 1 view .LVU607
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s 			page 66


 2305 005e 064B     		ldr	r3, .L183
 2306              	.LVL143:
1100:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 2307              		.loc 1 1100 5 is_stmt 0 view .LVU608
 2308 0060 0222     		movs	r2, #2
 2309              	.LVL144:
1100:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 2310              		.loc 1 1100 5 view .LVU609
 2311 0062 DA60     		str	r2, [r3, #12]
1103:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
 2312              		.loc 1 1103 5 is_stmt 1 view .LVU610
 2313 0064 FFF7FEFF 		bl	HAL_RCCEx_CRS_SyncWarnCallback
 2314              	.LVL145:
 2315 0068 F8E7     		b	.L171
 2316              	.LVL146:
 2317              	.L182:
1109:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 2318              		.loc 1 1109 5 view .LVU611
 2319 006a 034B     		ldr	r3, .L183
 2320              	.LVL147:
1109:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 2321              		.loc 1 1109 5 is_stmt 0 view .LVU612
 2322 006c 0822     		movs	r2, #8
 2323              	.LVL148:
1109:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 2324              		.loc 1 1109 5 view .LVU613
 2325 006e DA60     		str	r2, [r3, #12]
1112:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
 2326              		.loc 1 1112 5 is_stmt 1 view .LVU614
 2327 0070 FFF7FEFF 		bl	HAL_RCCEx_CRS_ExpectedSyncCallback
 2328              	.LVL149:
 2329 0074 F2E7     		b	.L171
 2330              	.L184:
 2331 0076 C046     		.align	2
 2332              	.L183:
 2333 0078 006C0040 		.word	1073769472
 2334              		.cfi_endproc
 2335              	.LFE48:
 2337              		.text
 2338              	.Letext0:
 2339              		.file 2 "/Users/yanli/arm/arm-none-eabi/include/machine/_default_types.h"
 2340              		.file 3 "/Users/yanli/arm/arm-none-eabi/include/sys/_stdint.h"
 2341              		.file 4 "Drivers/CMSIS/Device/ST/STM32L0xx/Include/system_stm32l0xx.h"
 2342              		.file 5 "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l073xx.h"
 2343              		.file 6 "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h"
 2344              		.file 7 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_def.h"
 2345              		.file 8 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_rcc_ex.h"
 2346              		.file 9 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal.h"
 2347              		.file 10 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_rcc.h"
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s 			page 67


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l0xx_hal_rcc_ex.c
/var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s:16     .text.HAL_RCCEx_PeriphCLKConfig:0000000000000000 $t
/var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s:24     .text.HAL_RCCEx_PeriphCLKConfig:0000000000000000 HAL_RCCEx_PeriphCLKConfig
/var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s:476    .text.HAL_RCCEx_PeriphCLKConfig:00000000000001e8 $d
/var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s:491    .text.HAL_RCCEx_GetPeriphCLKConfig:0000000000000000 $t
/var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s:498    .text.HAL_RCCEx_GetPeriphCLKConfig:0000000000000000 HAL_RCCEx_GetPeriphCLKConfig
/var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s:624    .text.HAL_RCCEx_GetPeriphCLKConfig:0000000000000078 $d
/var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s:631    .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000000 $t
/var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s:638    .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000000 HAL_RCCEx_GetPeriphCLKFreq
/var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s:674    .rodata.HAL_RCCEx_GetPeriphCLKFreq:0000000000000000 $d
/var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s:1400   .text.HAL_RCCEx_GetPeriphCLKFreq:00000000000002f4 $d
/var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s:1412   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000318 $t
/var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s:1446   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000338 $d
/var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s:1453   .text.HAL_RCCEx_EnableLSECSS:0000000000000000 $t
/var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s:1460   .text.HAL_RCCEx_EnableLSECSS:0000000000000000 HAL_RCCEx_EnableLSECSS
/var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s:1480   .text.HAL_RCCEx_EnableLSECSS:0000000000000010 $d
/var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s:1485   .text.HAL_RCCEx_DisableLSECSS:0000000000000000 $t
/var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s:1492   .text.HAL_RCCEx_DisableLSECSS:0000000000000000 HAL_RCCEx_DisableLSECSS
/var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s:1516   .text.HAL_RCCEx_DisableLSECSS:0000000000000014 $d
/var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s:1522   .text.HAL_RCCEx_EnableLSECSS_IT:0000000000000000 $t
/var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s:1529   .text.HAL_RCCEx_EnableLSECSS_IT:0000000000000000 HAL_RCCEx_EnableLSECSS_IT
/var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s:1565   .text.HAL_RCCEx_EnableLSECSS_IT:0000000000000028 $d
/var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s:1571   .text.HAL_RCCEx_LSECSS_Callback:0000000000000000 $t
/var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s:1578   .text.HAL_RCCEx_LSECSS_Callback:0000000000000000 HAL_RCCEx_LSECSS_Callback
/var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s:1592   .text.HAL_RCCEx_LSECSS_IRQHandler:0000000000000000 $t
/var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s:1599   .text.HAL_RCCEx_LSECSS_IRQHandler:0000000000000000 HAL_RCCEx_LSECSS_IRQHandler
/var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s:1634   .text.HAL_RCCEx_LSECSS_IRQHandler:0000000000000018 $d
/var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s:1639   .text.HAL_RCCEx_EnableHSI48_VREFINT:0000000000000000 $t
/var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s:1646   .text.HAL_RCCEx_EnableHSI48_VREFINT:0000000000000000 HAL_RCCEx_EnableHSI48_VREFINT
/var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s:1666   .text.HAL_RCCEx_EnableHSI48_VREFINT:0000000000000010 $d
/var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s:1671   .text.HAL_RCCEx_DisableHSI48_VREFINT:0000000000000000 $t
/var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s:1678   .text.HAL_RCCEx_DisableHSI48_VREFINT:0000000000000000 HAL_RCCEx_DisableHSI48_VREFINT
/var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s:1697   .text.HAL_RCCEx_DisableHSI48_VREFINT:000000000000000c $d
/var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s:1703   .text.HAL_RCCEx_CRSConfig:0000000000000000 $t
/var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s:1710   .text.HAL_RCCEx_CRSConfig:0000000000000000 HAL_RCCEx_CRSConfig
/var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s:1783   .text.HAL_RCCEx_CRSConfig:0000000000000044 $d
/var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s:1791   .text.HAL_RCCEx_CRSSoftwareSynchronizationGenerate:0000000000000000 $t
/var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s:1798   .text.HAL_RCCEx_CRSSoftwareSynchronizationGenerate:0000000000000000 HAL_RCCEx_CRSSoftwareSynchronizationGenerate
/var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s:1817   .text.HAL_RCCEx_CRSSoftwareSynchronizationGenerate:000000000000000c $d
/var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s:1822   .text.HAL_RCCEx_CRSGetSynchronizationInfo:0000000000000000 $t
/var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s:1829   .text.HAL_RCCEx_CRSGetSynchronizationInfo:0000000000000000 HAL_RCCEx_CRSGetSynchronizationInfo
/var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s:1878   .text.HAL_RCCEx_CRSGetSynchronizationInfo:0000000000000028 $d
/var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s:1883   .text.HAL_RCCEx_CRSWaitSynchronization:0000000000000000 $t
/var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s:1890   .text.HAL_RCCEx_CRSWaitSynchronization:0000000000000000 HAL_RCCEx_CRSWaitSynchronization
/var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s:2090   .text.HAL_RCCEx_CRSWaitSynchronization:000000000000009c $d
/var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s:2095   .text.HAL_RCCEx_CRS_SyncOkCallback:0000000000000000 $t
/var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s:2102   .text.HAL_RCCEx_CRS_SyncOkCallback:0000000000000000 HAL_RCCEx_CRS_SyncOkCallback
/var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s:2116   .text.HAL_RCCEx_CRS_SyncWarnCallback:0000000000000000 $t
/var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s:2123   .text.HAL_RCCEx_CRS_SyncWarnCallback:0000000000000000 HAL_RCCEx_CRS_SyncWarnCallback
/var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s:2137   .text.HAL_RCCEx_CRS_ExpectedSyncCallback:0000000000000000 $t
/var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s:2144   .text.HAL_RCCEx_CRS_ExpectedSyncCallback:0000000000000000 HAL_RCCEx_CRS_ExpectedSyncCallback
/var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s:2158   .text.HAL_RCCEx_CRS_ErrorCallback:0000000000000000 $t
/var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s:2165   .text.HAL_RCCEx_CRS_ErrorCallback:0000000000000000 HAL_RCCEx_CRS_ErrorCallback
/var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s:2181   .text.HAL_RCCEx_CRS_IRQHandler:0000000000000000 $t
/var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s:2188   .text.HAL_RCCEx_CRS_IRQHandler:0000000000000000 HAL_RCCEx_CRS_IRQHandler
/var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s:2333   .text.HAL_RCCEx_CRS_IRQHandler:0000000000000078 $d
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccIE8fSL.s 			page 68



UNDEFINED SYMBOLS
HAL_GetTick
__aeabi_uidiv
HAL_RCC_GetPCLK2Freq
HAL_RCC_GetSysClockFreq
HAL_RCC_GetPCLK1Freq
PLLMulTable
