;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.3
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* Red */
Red__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
Red__0__MASK EQU 0x08
Red__0__PC EQU CYREG_PRT2_PC3
Red__0__PORT EQU 2
Red__0__SHIFT EQU 3
Red__AG EQU CYREG_PRT2_AG
Red__AMUX EQU CYREG_PRT2_AMUX
Red__BIE EQU CYREG_PRT2_BIE
Red__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Red__BYP EQU CYREG_PRT2_BYP
Red__CTL EQU CYREG_PRT2_CTL
Red__DM0 EQU CYREG_PRT2_DM0
Red__DM1 EQU CYREG_PRT2_DM1
Red__DM2 EQU CYREG_PRT2_DM2
Red__DR EQU CYREG_PRT2_DR
Red__INP_DIS EQU CYREG_PRT2_INP_DIS
Red__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Red__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Red__LCD_EN EQU CYREG_PRT2_LCD_EN
Red__MASK EQU 0x08
Red__PORT EQU 2
Red__PRT EQU CYREG_PRT2_PRT
Red__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Red__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Red__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Red__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Red__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Red__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Red__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Red__PS EQU CYREG_PRT2_PS
Red__SHIFT EQU 3
Red__SLW EQU CYREG_PRT2_SLW

/* SW1 */
SW1__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
SW1__0__MASK EQU 0x01
SW1__0__PC EQU CYREG_PRT0_PC0
SW1__0__PORT EQU 0
SW1__0__SHIFT EQU 0
SW1__AG EQU CYREG_PRT0_AG
SW1__AMUX EQU CYREG_PRT0_AMUX
SW1__BIE EQU CYREG_PRT0_BIE
SW1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SW1__BYP EQU CYREG_PRT0_BYP
SW1__CTL EQU CYREG_PRT0_CTL
SW1__DM0 EQU CYREG_PRT0_DM0
SW1__DM1 EQU CYREG_PRT0_DM1
SW1__DM2 EQU CYREG_PRT0_DM2
SW1__DR EQU CYREG_PRT0_DR
SW1__INP_DIS EQU CYREG_PRT0_INP_DIS
SW1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
SW1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SW1__LCD_EN EQU CYREG_PRT0_LCD_EN
SW1__MASK EQU 0x01
SW1__PORT EQU 0
SW1__PRT EQU CYREG_PRT0_PRT
SW1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SW1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SW1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SW1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SW1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SW1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SW1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SW1__PS EQU CYREG_PRT0_PS
SW1__SHIFT EQU 0
SW1__SLW EQU CYREG_PRT0_SLW

/* Blue */
Blue__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
Blue__0__MASK EQU 0x40
Blue__0__PC EQU CYREG_PRT2_PC6
Blue__0__PORT EQU 2
Blue__0__SHIFT EQU 6
Blue__AG EQU CYREG_PRT2_AG
Blue__AMUX EQU CYREG_PRT2_AMUX
Blue__BIE EQU CYREG_PRT2_BIE
Blue__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Blue__BYP EQU CYREG_PRT2_BYP
Blue__CTL EQU CYREG_PRT2_CTL
Blue__DM0 EQU CYREG_PRT2_DM0
Blue__DM1 EQU CYREG_PRT2_DM1
Blue__DM2 EQU CYREG_PRT2_DM2
Blue__DR EQU CYREG_PRT2_DR
Blue__INP_DIS EQU CYREG_PRT2_INP_DIS
Blue__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Blue__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Blue__LCD_EN EQU CYREG_PRT2_LCD_EN
Blue__MASK EQU 0x40
Blue__PORT EQU 2
Blue__PRT EQU CYREG_PRT2_PRT
Blue__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Blue__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Blue__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Blue__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Blue__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Blue__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Blue__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Blue__PS EQU CYREG_PRT2_PS
Blue__SHIFT EQU 6
Blue__SLW EQU CYREG_PRT2_SLW

/* Green */
Green__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
Green__0__MASK EQU 0x20
Green__0__PC EQU CYREG_PRT2_PC5
Green__0__PORT EQU 2
Green__0__SHIFT EQU 5
Green__AG EQU CYREG_PRT2_AG
Green__AMUX EQU CYREG_PRT2_AMUX
Green__BIE EQU CYREG_PRT2_BIE
Green__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Green__BYP EQU CYREG_PRT2_BYP
Green__CTL EQU CYREG_PRT2_CTL
Green__DM0 EQU CYREG_PRT2_DM0
Green__DM1 EQU CYREG_PRT2_DM1
Green__DM2 EQU CYREG_PRT2_DM2
Green__DR EQU CYREG_PRT2_DR
Green__INP_DIS EQU CYREG_PRT2_INP_DIS
Green__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Green__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Green__LCD_EN EQU CYREG_PRT2_LCD_EN
Green__MASK EQU 0x20
Green__PORT EQU 2
Green__PRT EQU CYREG_PRT2_PRT
Green__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Green__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Green__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Green__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Green__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Green__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Green__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Green__PS EQU CYREG_PRT2_PS
Green__SHIFT EQU 5
Green__SLW EQU CYREG_PRT2_SLW

/* Yellow */
Yellow__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
Yellow__0__MASK EQU 0x10
Yellow__0__PC EQU CYREG_PRT2_PC4
Yellow__0__PORT EQU 2
Yellow__0__SHIFT EQU 4
Yellow__AG EQU CYREG_PRT2_AG
Yellow__AMUX EQU CYREG_PRT2_AMUX
Yellow__BIE EQU CYREG_PRT2_BIE
Yellow__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Yellow__BYP EQU CYREG_PRT2_BYP
Yellow__CTL EQU CYREG_PRT2_CTL
Yellow__DM0 EQU CYREG_PRT2_DM0
Yellow__DM1 EQU CYREG_PRT2_DM1
Yellow__DM2 EQU CYREG_PRT2_DM2
Yellow__DR EQU CYREG_PRT2_DR
Yellow__INP_DIS EQU CYREG_PRT2_INP_DIS
Yellow__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Yellow__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Yellow__LCD_EN EQU CYREG_PRT2_LCD_EN
Yellow__MASK EQU 0x10
Yellow__PORT EQU 2
Yellow__PRT EQU CYREG_PRT2_PRT
Yellow__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Yellow__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Yellow__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Yellow__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Yellow__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Yellow__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Yellow__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Yellow__PS EQU CYREG_PRT2_PS
Yellow__SHIFT EQU 4
Yellow__SLW EQU CYREG_PRT2_SLW

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 24
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 24
CYDEV_CHIP_MEMBER_4AA EQU 23
CYDEV_CHIP_MEMBER_4AB EQU 28
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4D EQU 18
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 25
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 22
CYDEV_CHIP_MEMBER_4I EQU 30
CYDEV_CHIP_MEMBER_4J EQU 19
CYDEV_CHIP_MEMBER_4K EQU 20
CYDEV_CHIP_MEMBER_4L EQU 29
CYDEV_CHIP_MEMBER_4M EQU 27
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 26
CYDEV_CHIP_MEMBER_4Q EQU 15
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 21
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 16
CYDEV_CHIP_MEMBER_4Z EQU 17
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 31
CYDEV_CHIP_MEMBER_FM3 EQU 35
CYDEV_CHIP_MEMBER_FM4 EQU 36
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 32
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 33
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 34
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
