// Seed: 3178017104
`define pp_27 0
`define pp_28 0
`define pp_29 0
`timescale 1 ps / 1 ps `default_nettype wire
`define pp_30 0
`define pp_31 0
`define pp_32 0
`define pp_33 0
`define pp_34 0
`define pp_35 0
`timescale 1 ps / 1ps
`define pp_36 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27
);
  output id_27;
  output id_26;
  inout id_25;
  output id_24;
  input id_23;
  inout id_22;
  inout id_21;
  input id_20;
  input id_19;
  inout id_18;
  inout id_17;
  inout id_16;
  output id_15;
  output id_14;
  input id_13;
  output id_12;
  output id_11;
  output id_10;
  input id_9;
  input id_8;
  inout id_7;
  inout id_6;
  output id_5;
  inout id_4;
  input id_3;
  inout id_2;
  input id_1;
  logic id_27;
  type_33(
      1, id_20 + id_1
  );
  logic id_28;
  assign id_11 = 1;
  logic id_29;
  assign id_28 = 1;
  logic id_30;
  logic id_31;
endmodule
