,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/T-K-233/RISC-V-Single-Cycle-CPU.git,2020-04-17 08:12:36+00:00,A RISC-V 32bit single-cycle CPU written in Logisim,43,T-K-233/RISC-V-Single-Cycle-CPU,256442455,Verilog,RISC-V-Single-Cycle-CPU,17510,411,2024-04-01 14:05:44+00:00,"['logisim', 'risc-v']",https://api.github.com/licenses/mit
1,https://github.com/chipsalliance/f4pga-examples.git,2020-04-20 14:26:30+00:00,Example designs showing different ways to use F4PGA toolchains.,76,chipsalliance/f4pga-examples,257305965,Verilog,f4pga-examples,118743,260,2024-04-09 20:08:33+00:00,"['fpga', 'fpga-designs', 'vexriscv', 'litex', 'conda-packages', 'symbiflow-toolchains', 'verilog', 'f4pga']",https://api.github.com/licenses/apache-2.0
2,https://github.com/dan-rodrigues/icestation-32.git,2020-05-17 11:11:54+00:00,Compact FPGA game console,14,dan-rodrigues/icestation-32,264645766,Verilog,icestation-32,5280,148,2024-04-10 10:16:53+00:00,"['verilog', 'fpga', 'game', 'c', 'baremetal', 'risc-v']",https://api.github.com/licenses/mit
3,https://github.com/riscv-steel/riscv-steel.git,2020-05-03 19:29:10+00:00,Free and open collection of RISC-V IP.,18,riscv-steel/riscv-steel,261005281,Verilog,riscv-steel,199535,105,2024-04-11 19:18:44+00:00,"['processors', 'risc-v', 'rv32i', 'embedded-systems', 'core', 'cores', 'ip', 'riscv', 'systems-on-chip-design', 'uart', 'zicsr']",https://api.github.com/licenses/mit
4,https://github.com/hdl-util/sdram-controller.git,2020-04-19 20:52:10+00:00,"Generic FPGA SDRAM controller, originally made for AS4C4M16SA",10,hdl-util/sdram-controller,257099814,Verilog,sdram-controller,1611,72,2024-01-14 16:47:19+00:00,"['sdram', 'dram', 'controller', 'systemverilog', 'as4c4m16sa', 'fpga', 'quartus']",
5,https://github.com/MiSTer-devel/Template_MiSTer.git,2020-04-28 13:50:42+00:00,Template with latest framework for MiSTer,52,MiSTer-devel/Template_MiSTer,259650423,Verilog,Template_MiSTer,366,72,2024-03-25 11:12:46+00:00,[],https://api.github.com/licenses/gpl-2.0
6,https://github.com/erihsu/INT_FP_MAC.git,2020-05-15 00:47:51+00:00,INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.,11,erihsu/INT_FP_MAC,264059446,Verilog,INT_FP_MAC,21011,59,2024-03-06 03:08:33+00:00,"['verilog', 'uvm', 'accumulator', 'systemverilog']",https://api.github.com/licenses/mit
7,https://github.com/IA-C-Lab-Fudan/Chisel-FFT-generator.git,2020-04-30 09:43:43+00:00,FFT generator  using Chisel,16,IA-C-Lab-Fudan/Chisel-FFT-generator,260172028,Verilog,Chisel-FFT-generator,823,50,2024-03-27 04:26:21+00:00,"['fft', 'chisel', 'rtl-generator']",None
8,https://github.com/luyufan498/CPU_start_from_0.git,2020-04-29 22:15:23+00:00,从零开始设计一个CPU   (Verilog),8,luyufan498/CPU_start_from_0,260057546,Verilog,CPU_start_from_0,23482,45,2024-04-01 12:12:46+00:00,[],None
9,https://github.com/tomverbeure/cxxrtl_eval.git,2020-04-19 02:08:00+00:00,Experiments with Yosys cxxrtl backend,1,tomverbeure/cxxrtl_eval,256894213,Verilog,cxxrtl_eval,260,41,2024-03-27 14:29:09+00:00,[],None
10,https://github.com/jerry-D/HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine.git,2020-05-03 16:01:25+00:00,HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx Kintex Ultra Plus brand FPGAs and embedded RISC-V as trainer.,9,jerry-D/HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,260967175,Verilog,HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,21543,41,2024-04-01 05:29:43+00:00,[],None
11,https://github.com/kholia/Colorlight-5A-75B.git,2020-05-12 12:36:58+00:00,Notes for Colorlight-5A-75B.,6,kholia/Colorlight-5A-75B,263331902,Verilog,Colorlight-5A-75B,891,39,2024-01-15 20:57:43+00:00,[],None
12,https://github.com/uwemeyerbaese/DSP_with_FPGAs_ed4.git,2020-05-14 00:17:39+00:00,DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3,11,uwemeyerbaese/DSP_with_FPGAs_ed4,263773674,Verilog,DSP_with_FPGAs_ed4,39706,34,2024-04-11 14:51:54+00:00,[],None
13,https://github.com/hrvach/EDSAC.git,2020-04-18 10:18:08+00:00,"FPGA Verilog implementation of 1949 EDSAC Computer with animated tape reader, panel, teleprinter and CRT scope",3,hrvach/EDSAC,256723245,Verilog,EDSAC,3613,34,2024-01-22 14:50:40+00:00,"['fpga', 'verilog', 'edsac', 'papertape', 'retrocomputing', 'vintage-computers', 'emulation', 'misterfpga', 'mister']",None
14,https://github.com/xiaoerlang0359/E203plus.git,2020-04-20 14:08:54+00:00,upgrade to e203 (a risc-v core),12,xiaoerlang0359/E203plus,257300878,Verilog,E203plus,187873,34,2024-04-10 06:37:52+00:00,[],https://api.github.com/licenses/apache-2.0
15,https://github.com/OpenCAPI/ThymesisFlow.git,2020-05-11 18:32:10+00:00,Memory Disaggregation on POWER9 with OpenCAPI 3.0 M1 & C1,12,OpenCAPI/ThymesisFlow,263125211,Verilog,ThymesisFlow,3950,30,2023-09-04 14:18:35+00:00,[],https://api.github.com/licenses/apache-2.0
16,https://github.com/ultraembedded/core_usb_uart.git,2020-04-26 11:27:42+00:00,USB serial device (CDC-ACM),8,ultraembedded/core_usb_uart,259013153,Verilog,core_usb_uart,27,29,2024-03-13 12:02:24+00:00,"['usb-serial', 'uart', 'usb-device', 'usb-cdc', 'serial-port', 'verilog', 'fpga']",None
17,https://github.com/hrvach/Life_MiSTer.git,2020-04-27 15:39:21+00:00,Conway's Game of Life in FPGA,0,hrvach/Life_MiSTer,259376055,Verilog,Life_MiSTer,2737,28,2024-02-03 16:01:30+00:00,"['game', 'fpga', 'verilog', 'misterfpga', 'conways-game-of-life', 'video', 'hdmi']",https://api.github.com/licenses/mit
18,https://github.com/ahirsharan/LSTM.git,2020-05-12 21:18:03+00:00,Single Long Short Term Memory (LSTM) cell :  Verilog Implementation,4,ahirsharan/LSTM,263454364,Verilog,LSTM,77,26,2024-03-12 02:11:12+00:00,[],None
19,https://github.com/Wren6991/libfpga.git,2020-05-08 12:03:22+00:00,Reusable Verilog 2005 components for FPGA designs,3,Wren6991/libfpga,262312609,Verilog,libfpga,132,25,2023-12-26 09:01:27+00:00,[],
20,https://github.com/skyzh/mips-cpu.git,2020-04-22 13:33:28+00:00,💻 A 5-stage pipeline MIPS CPU implementation in Verilog.,4,skyzh/mips-cpu,257911006,Verilog,mips-cpu,38,25,2023-12-22 11:21:14+00:00,"['mips', 'verilog', 'computer-architecture', 'cpu']",https://api.github.com/licenses/mit
21,https://github.com/ultraembedded/riscv_sbc.git,2020-04-25 13:05:12+00:00,A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.,4,ultraembedded/riscv_sbc,258777494,Verilog,riscv_sbc,2112,25,2024-02-28 04:01:24+00:00,"['linux', 'risc-v', 'rv32im', 'single-board-computers', 'usb', 'usb3', 'usb2', 'usb3300', 'ddr3', 'logic-analyzer']",None
22,https://github.com/enjoy-digital/litex_vexriscv_smp_test.git,2020-04-29 14:01:18+00:00,VexRiscv-SMP integration test with LiteX.,6,enjoy-digital/litex_vexriscv_smp_test,259941063,Verilog,litex_vexriscv_smp_test,9036,24,2023-10-27 13:13:09+00:00,[],None
23,https://github.com/hammad-a/verilog_repair.git,2020-05-15 21:09:28+00:00,Automated Repair of Verilog Hardware Descriptions,4,hammad-a/verilog_repair,264299490,Verilog,verilog_repair,59808,22,2024-01-26 07:40:24+00:00,[],https://api.github.com/licenses/mit
24,https://github.com/StanfordAHA/AhaM3SoC.git,2020-04-21 20:39:50+00:00,SoC Based on ARM Cortex-M3,9,StanfordAHA/AhaM3SoC,257710426,Verilog,AhaM3SoC,7992,22,2024-03-12 07:29:58+00:00,[],https://api.github.com/licenses/apache-2.0
25,https://github.com/lucky-wfw/The-project-of-Verilog.git,2020-04-27 13:37:44+00:00,Some design examples of Verilog about digital circuits,5,lucky-wfw/The-project-of-Verilog,259333212,Verilog,The-project-of-Verilog,182,19,2023-11-26 07:39:44+00:00,"['verilog', 'fpga', 'ic']",
26,https://github.com/thu-cs-lab/Digital-Design-Docs.git,2020-05-18 14:09:42+00:00,Documentation for Digital Design course,2,thu-cs-lab/Digital-Design-Docs,264959271,Verilog,Digital-Design-Docs,9464,19,2024-02-09 20:51:41+00:00,[],None
27,https://github.com/aditeyabaral/DDCO-Lab-UE18CS207.git,2020-04-17 05:57:25+00:00,A repository containing the source codes for the Digital Design and Computer Organization Laboratory course (UE18CS2) at PES University.,9,aditeyabaral/DDCO-Lab-UE18CS207,256414759,Verilog,DDCO-Lab-UE18CS207,1906,17,2024-01-29 17:26:46+00:00,"['verilog', 'icarus-verilog', 'digital-design', 'computer-organization', 'verilog-code', 'logic-programming']",None
28,https://github.com/tongplw/Undertale-Verilog.git,2020-04-21 14:20:36+00:00,👻 Simple Undertale-like game on Basys3 FPGA written in Verilog,0,tongplw/Undertale-Verilog,257619763,Verilog,Undertale-Verilog,126047,16,2024-01-24 01:56:24+00:00,"['undertale', 'basys3', 'basys3-fpga', 'verilog', 'verilog-project', 'fpga', 'fpga-game', 'fpga-board', 'vga', 'uart']",https://api.github.com/licenses/mit
29,https://github.com/eda-lab/AES-based-on-FPGA.git,2020-04-23 04:21:33+00:00,AES-based-on-FPGA developed by verilog.,6,eda-lab/AES-based-on-FPGA,258093106,Verilog,AES-based-on-FPGA,446,16,2023-12-06 12:08:09+00:00,[],https://api.github.com/licenses/mit
30,https://github.com/kingyoPiyo/Tang-Nano_PartyParrot.git,2020-05-16 16:56:26+00:00,,2,kingyoPiyo/Tang-Nano_PartyParrot,264483833,Verilog,Tang-Nano_PartyParrot,93,15,2023-09-25 22:10:42+00:00,[],https://api.github.com/licenses/mit
31,https://github.com/mattvenn/wishbone_buttons_leds.git,2020-04-18 17:29:59+00:00,simple wishbone client to read buttons and write leds,0,mattvenn/wishbone_buttons_leds,256813194,Verilog,wishbone_buttons_leds,657,14,2023-11-30 19:02:02+00:00,[],https://api.github.com/licenses/gpl-3.0
32,https://github.com/Wren6991/DOOMSoC.git,2020-05-09 17:28:13+00:00,A SoC for DOOM,2,Wren6991/DOOMSoC,262623098,Verilog,DOOMSoC,16537,14,2024-01-27 07:30:15+00:00,[],None
33,https://github.com/samsamfire/Kalman_Fpga.git,2020-04-21 17:30:50+00:00,Fixed Point Kalman filter for fpga,1,samsamfire/Kalman_Fpga,257666555,Verilog,Kalman_Fpga,294,14,2024-03-26 13:34:34+00:00,[],None
34,https://github.com/gzhy5111/cpu.git,2020-05-02 15:53:45+00:00,《自己动手写CPU》,3,gzhy5111/cpu,260721632,Verilog,cpu,6464,13,2024-04-01 10:44:43+00:00,[],None
35,https://github.com/fandahao17/FPGAOL-Examples.git,2020-04-23 02:07:14+00:00,Example programs for FPGAOL,1,fandahao17/FPGAOL-Examples,258069614,Verilog,FPGAOL-Examples,1796,12,2022-12-08 02:33:28+00:00,[],None
36,https://github.com/EquasysIT/ElectronULA.git,2020-05-04 15:03:42+00:00,Project to create replacement ULA board for Acorn Electron,0,EquasysIT/ElectronULA,261216229,Verilog,ElectronULA,10606,11,2024-03-19 09:48:26+00:00,[],https://api.github.com/licenses/gpl-3.0
37,https://github.com/0918nobita/computing-systems.git,2020-05-14 06:26:22+00:00,The Elements of Computing Systems,0,0918nobita/computing-systems,263833549,Verilog,computing-systems,444,11,2022-07-20 17:18:04+00:00,[],https://api.github.com/licenses/mit
38,https://github.com/Wren6991/Hazard5.git,2020-05-12 16:00:00+00:00,"5-stage RISC-V CPU, originally developed for RISCBoy",1,Wren6991/Hazard5,263384318,Verilog,Hazard5,254,11,2024-02-29 03:33:32+00:00,[],
39,https://github.com/SAFEERHYDER/Digital-System-Design.git,2020-04-18 05:59:25+00:00,This repository manages DSD lab code files.,14,SAFEERHYDER/Digital-System-Design,256680982,Verilog,Digital-System-Design,4528,11,2024-04-05 16:27:52+00:00,[],None
40,https://github.com/lawrie/ulx3s_zx_spectrum.git,2020-04-17 14:21:43+00:00,Minimal ZX Spectrum for Ulx3s ECP5 board,4,lawrie/ulx3s_zx_spectrum,256523798,Verilog,ulx3s_zx_spectrum,224,10,2024-01-29 18:10:57+00:00,[],None
41,https://github.com/SyntheticDreams/whirlwind.git,2020-05-11 21:33:42+00:00,Nintendo Entertainment System (NES) compatible FPGA core,2,SyntheticDreams/whirlwind,263163210,Verilog,whirlwind,304,9,2023-10-07 10:38:07+00:00,[],https://api.github.com/licenses/gpl-3.0
42,https://github.com/msabrishami/DFT.git,2020-04-29 06:38:19+00:00,,12,msabrishami/DFT,259845274,Verilog,DFT,17436,8,2024-04-02 17:26:40+00:00,[],None
43,https://github.com/yuxiang660/learning-verilog.git,2020-05-07 03:22:58+00:00,Verilog数字系统设计教程-读书笔记,4,yuxiang660/learning-verilog,261939328,Verilog,learning-verilog,240,8,2024-03-05 06:18:20+00:00,[],None
44,https://github.com/DendriteDigital/verilog.git,2020-05-09 08:23:05+00:00,Building My Dream Computer,1,DendriteDigital/verilog,262524095,Verilog,verilog,89,8,2024-03-31 12:07:42+00:00,"['display', 'rom', 'character', 'verilog', 'ps2-keyboard']",None
45,https://github.com/chipsalliance/f4pga-xc-fasm2bels.git,2020-05-20 14:03:14+00:00,Library to convert a FASM file into BELs importable into Vivado.,12,chipsalliance/f4pga-xc-fasm2bels,265584113,Verilog,f4pga-xc-fasm2bels,1403,8,2023-04-10 01:31:21+00:00,"['fasm', 'vivado', 'tcl', 'verilog', 'bitstream', 'symbiflow', 'artix-7']",https://api.github.com/licenses/apache-2.0
46,https://github.com/kimkoech/Systolic-Array.git,2020-05-15 01:25:03+00:00,C++ SystemC Implementation of a Systolic Array,4,kimkoech/Systolic-Array,264065183,Verilog,Systolic-Array,57735,8,2023-06-22 11:36:41+00:00,[],https://api.github.com/licenses/apache-2.0
47,https://github.com/shivanishah269/FPGA_based_Multicore_Cache_Simuator.git,2020-05-18 15:52:01+00:00,Cache-accel: FPGA Accelerated Multi-Core Cache Simulator,1,shivanishah269/FPGA_based_Multicore_Cache_Simuator,264987857,Verilog,FPGA_based_Multicore_Cache_Simuator,9703,8,2024-01-08 15:27:21+00:00,[],None
48,https://github.com/strongwong/bittyCore_RISC-V.git,2020-04-20 11:53:56+00:00,"This is a bitty CPU core of risc-v architecture, which is currently under development.",3,strongwong/bittyCore_RISC-V,257265553,Verilog,bittyCore_RISC-V,1366,8,2023-03-31 19:46:29+00:00,"['risc-v', 'cpu', 'verilog', 'iverilog', 'rv32i', 'bittycore', 'pipeline-processor']",https://api.github.com/licenses/mit
49,https://github.com/gyn/hdlbits.git,2020-05-01 12:21:06+00:00,,2,gyn/hdlbits,260452587,Verilog,hdlbits,55,8,2024-04-12 03:38:43+00:00,[],https://api.github.com/licenses/mit
50,https://github.com/MiSTer-devel/Life_MiSTer.git,2020-05-06 08:24:11+00:00,Conway's Game of Life for MiSTer,2,MiSTer-devel/Life_MiSTer,261696344,Verilog,Life_MiSTer,2738,7,2022-09-03 21:22:43+00:00,[],https://api.github.com/licenses/mit
51,https://github.com/Shra1-25/Deep-Learning-implementaion-on-FPGA-using-MATLAB.git,2020-04-27 20:02:51+00:00,"This repository contains MATLAB code which can be used to generate simulink model and HDL code for implementation on FPGA. Since HDL code generator cannot generate codes from Neural Network toolbox of MATLAB, I have written this MATLAB scripts using simple MATLAB functions that can be used for HDL code generation using HDL coder.",1,Shra1-25/Deep-Learning-implementaion-on-FPGA-using-MATLAB,259438720,Verilog,Deep-Learning-implementaion-on-FPGA-using-MATLAB,14952,7,2024-02-22 07:37:52+00:00,[],https://api.github.com/licenses/mit
52,https://github.com/MiSTer-devel/Galaksija_MiSTer.git,2020-05-06 08:28:45+00:00,Galaksija computer for MiSTer,0,MiSTer-devel/Galaksija_MiSTer,261697418,Verilog,Galaksija_MiSTer,1552,6,2023-11-01 00:51:29+00:00,[],https://api.github.com/licenses/mit
53,https://github.com/litex-hub/pythondata-cpu-serv.git,2020-04-28 08:06:07+00:00,Python module containing verilog files for serv cpu (for use with LiteX).,2,litex-hub/pythondata-cpu-serv,259571937,Verilog,pythondata-cpu-serv,2054,6,2023-10-17 07:09:33+00:00,[],
54,https://github.com/tatan432/AES_ENCODER.git,2020-05-06 12:23:15+00:00,RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC. ,1,tatan432/AES_ENCODER,261750680,Verilog,AES_ENCODER,10259,6,2024-03-02 08:25:03+00:00,"['aes-encryption', 'aes-128', 'encription', 'rtl', 'verilog-project', 'digital', 'digital-design', 'ee4415', 'synthesis', 'synopsys-dc', 'synopsys-vcs']",None
55,https://github.com/uwemeyerbaese/DSP_with_FPGAs_ed2.git,2020-05-14 00:12:13+00:00,DSP with FPGAs 2. edition ISBN: 3-540-21119-5,0,uwemeyerbaese/DSP_with_FPGAs_ed2,263772883,Verilog,DSP_with_FPGAs_ed2,642,6,2023-08-27 10:01:04+00:00,[],None
56,https://github.com/kmichikura/aiedge_contest.git,2020-05-20 09:19:57+00:00,,2,kmichikura/aiedge_contest,265513381,Verilog,aiedge_contest,1838,6,2021-12-24 06:55:30+00:00,[],https://api.github.com/licenses/mit
57,https://github.com/Delta456/is-thirteen.git,2020-05-04 07:09:37+00:00,Check if a number is equal to 13.,1,Delta456/is-thirteen,261104098,Verilog,is-thirteen,18,6,2023-08-21 11:12:00+00:00,"['vlang', '13', 'meme', 'module', 'thirteen', 'fun']",https://api.github.com/licenses/mit
58,https://github.com/lawrie/ulx3s_msx.git,2020-05-19 09:04:59+00:00,MSX 8-bit computers on the Ulx3s ECP5 board,2,lawrie/ulx3s_msx,265198374,Verilog,ulx3s_msx,186,5,2023-12-30 03:00:00+00:00,[],None
59,https://github.com/l-nic/lnic.git,2020-05-19 20:24:46+00:00,Chisel generator for the L-NIC module. Intended to be used as a library within chipyard / rocket-chip.,1,l-nic/lnic,265357534,Verilog,lnic,7511,5,2023-09-01 01:25:57+00:00,[],None
60,https://github.com/UndefeatedSunny/Finite_State_Machine.git,2020-05-19 18:25:54+00:00,,0,UndefeatedSunny/Finite_State_Machine,265329598,Verilog,Finite_State_Machine,801,5,2023-04-15 13:03:10+00:00,[],https://api.github.com/licenses/gpl-3.0
61,https://github.com/Jefferson-Lopes/FPGA.git,2020-05-21 11:35:26+00:00, Projects with FPGA,0,Jefferson-Lopes/FPGA,265832508,Verilog,FPGA,131065,5,2023-07-28 20:57:05+00:00,[],https://api.github.com/licenses/mit
62,https://github.com/HEADS-UNCC/SimonCipherVerilog.git,2020-05-18 20:30:06+00:00,Simon Cipher implementation in Verilog,2,HEADS-UNCC/SimonCipherVerilog,265054363,Verilog,SimonCipherVerilog,8,5,2023-06-21 06:29:38+00:00,[],https://api.github.com/licenses/mit
63,https://github.com/Wolf-Tungsten/rocc-accelerator.git,2020-04-29 06:47:41+00:00,毕设项目,1,Wolf-Tungsten/rocc-accelerator,259847146,Verilog,rocc-accelerator,1276389,5,2024-02-25 08:52:36+00:00,[],None
64,https://github.com/wap12358/Arm-Compatible-SoC.git,2020-05-08 06:29:55+00:00,,2,wap12358/Arm-Compatible-SoC,262245094,Verilog,Arm-Compatible-SoC,78,5,2020-10-05 15:32:50+00:00,[],None
65,https://github.com/lawrie/ulx3s_vic_20.git,2020-05-01 17:34:13+00:00,Minimal Commodore Vic 20 core for the Ulx3s ECP5 board,2,lawrie/ulx3s_vic_20,260519309,Verilog,ulx3s_vic_20,248,4,2022-07-18 18:29:27+00:00,[],None
66,https://github.com/brockboe/RISCV-Processor.git,2020-05-02 06:09:14+00:00,,4,brockboe/RISCV-Processor,260625509,Verilog,RISCV-Processor,4205,4,2023-08-11 02:34:49+00:00,[],None
67,https://github.com/wap12358/8051.git,2020-04-24 19:53:15+00:00,This is an 8051 processer soft core.,1,wap12358/8051,258609958,Verilog,8051,6814,4,2020-05-28 08:13:19+00:00,[],https://api.github.com/licenses/apache-2.0
68,https://github.com/Flians/SEMT_SMT_Benchmarks.git,2020-05-06 12:24:46+00:00,ISCAS 85 benchmarks with timing and layout information for SEMT_SMT_Analysis tool.,1,Flians/SEMT_SMT_Benchmarks,261751065,,SEMT_SMT_Benchmarks,940,4,2023-10-10 03:21:46+00:00,[],None
69,https://github.com/vsilchuk/Verilog_HDL_single_cycle_MIPS_processor.git,2020-05-01 00:58:45+00:00,Single-cycle MIPS processor in Verilog HDL.,1,vsilchuk/Verilog_HDL_single_cycle_MIPS_processor,260351496,Verilog,Verilog_HDL_single_cycle_MIPS_processor,4542,4,2024-03-23 13:53:25+00:00,[],https://api.github.com/licenses/mit
70,https://github.com/lawrie/ulx3s_ay_3_8500.git,2020-04-27 08:26:16+00:00,The  AY-3-8500 Pong-on-a-chip for the Ulx3s ECP5 board,0,lawrie/ulx3s_ay_3_8500,259251998,Verilog,ulx3s_ay_3_8500,18,4,2022-07-18 18:30:19+00:00,[],None
71,https://github.com/acawhiz/DE10-LITE-DRAM-Controller.git,2020-04-24 21:23:38+00:00,Simple SDRAM controller implementation for IS42S16320F-7TL,0,acawhiz/DE10-LITE-DRAM-Controller,258627532,Verilog,DE10-LITE-DRAM-Controller,2442,4,2024-01-10 02:19:08+00:00,[],None
72,https://github.com/cyLi-Tiger/Single-Cycle-CPU-10.git,2020-05-09 07:33:36+00:00,VerilogHDL单周期CPU（支持10条指令） ,2,cyLi-Tiger/Single-Cycle-CPU-10,262515739,Verilog,Single-Cycle-CPU-10,4666,4,2022-11-26 12:59:38+00:00,[],None
73,https://github.com/mdnoaman/Tang-nano-FPGA-module-for-high-speed-word-pattern-generator.git,2020-05-17 22:48:38+00:00,An extemely low cost (5 euros) nano Tang FPGA board is configured to perform very high speed pulse pattern generator.,0,mdnoaman/Tang-nano-FPGA-module-for-high-speed-word-pattern-generator,264771251,Verilog,Tang-nano-FPGA-module-for-high-speed-word-pattern-generator,23,4,2023-09-05 05:33:33+00:00,[],None
74,https://github.com/AlexDominguez18/MIPS_32_BITS.git,2020-05-05 14:26:59+00:00,Desarrollo y diseño de un procesador MIPS de 32 bits en lenguaje Verilog.,2,AlexDominguez18/MIPS_32_BITS,261494429,Verilog,MIPS_32_BITS,124,4,2020-05-28 03:57:08+00:00,[],None
75,https://github.com/kal102/MPU.git,2020-05-09 11:31:15+00:00,HDL project of Matrix Processing Unit for FPGA devices.,3,kal102/MPU,262556502,Verilog,MPU,56926,4,2021-02-07 13:58:42+00:00,"['mpu', 'quartus', 'hdl', 'simulation', 'fpga-devices']",https://api.github.com/licenses/mit
76,https://github.com/losfair/mips.git,2020-04-21 09:57:14+00:00,Single-cycle and pipelined MIPS CPUs written for learning purpose. Written in 12 hours.,1,losfair/mips,257552077,Verilog,mips,27,4,2022-06-21 10:42:39+00:00,[],None
77,https://github.com/ArtisticZhao/intelligent_RF_ZCU111.git,2020-04-20 05:54:41+00:00,"毕设: 智能射频模块, 数据处理与SDR融合项目",3,ArtisticZhao/intelligent_RF_ZCU111,257185026,Verilog,intelligent_RF_ZCU111,1126,4,2023-04-09 20:34:30+00:00,[],https://api.github.com/licenses/gpl-3.0
78,https://github.com/buttercutter/AXI.git,2020-05-08 10:41:06+00:00,A simple AXI demo example,0,buttercutter/AXI,262296701,Verilog,AXI,151,4,2024-03-29 19:59:13+00:00,[],None
79,https://github.com/milli9d/BIST-SRAM256.git,2020-05-02 19:07:46+00:00,BIST Engine in Verilog,0,milli9d/BIST-SRAM256,260756703,Verilog,BIST-SRAM256,9855,3,2024-04-04 15:13:46+00:00,[],None
80,https://github.com/rosegengh/HaoranGeng-s-RISC-V-Core.git,2020-05-06 17:13:28+00:00,,1,rosegengh/HaoranGeng-s-RISC-V-Core,261827817,Verilog,HaoranGeng-s-RISC-V-Core,393,3,2023-03-08 21:12:15+00:00,[],None
81,https://github.com/bjrjk/MIPS-Multi-Cycle-MicroSystem.git,2020-05-13 07:18:57+00:00,Multi Cycle MIPS MicroSystem with Instruction Set MIPS-Lite3 in Verilog.,1,bjrjk/MIPS-Multi-Cycle-MicroSystem,263554709,Verilog,MIPS-Multi-Cycle-MicroSystem,113,3,2023-01-28 04:01:16+00:00,[],None
82,https://github.com/douglas-ee/esteira_linha_de_producao.git,2020-04-28 15:33:47+00:00,Esteira destinada a contagem de produtos de uma linha de produção automatizada,0,douglas-ee/esteira_linha_de_producao,259678206,Verilog,esteira_linha_de_producao,4,3,2020-07-14 13:26:01+00:00,[],None
83,https://github.com/rishabh-jain97/PLL_Components.git,2020-04-30 21:22:59+00:00,Digital portions of a FPGA-based PLL on a Nexys Video Board,1,rishabh-jain97/PLL_Components,260321298,Verilog,PLL_Components,4,3,2022-06-13 06:48:51+00:00,[],None
84,https://github.com/Pooryamn/FPGA_Tests.git,2020-05-02 18:44:16+00:00,"test , simulate and synthesis fpga codes(Verilog)",0,Pooryamn/FPGA_Tests,260752633,Verilog,FPGA_Tests,1229,3,2021-02-11 04:45:10+00:00,[],None
85,https://github.com/go4retro/IntUltiMEM.git,2020-05-12 06:49:56+00:00,Internal version of the UltiMEM cartridge,0,go4retro/IntUltiMEM,263256580,Verilog,IntUltiMEM,373,3,2024-02-25 19:23:19+00:00,[],None
86,https://github.com/yuhei1horibe/synthesizer.git,2020-05-18 00:09:48+00:00,Verilog source code for digital synthesizer project.,0,yuhei1horibe/synthesizer,264781247,Verilog,synthesizer,194,3,2023-10-23 04:53:17+00:00,[],None
87,https://github.com/myrik8333/i2c.git,2020-04-17 04:52:40+00:00,uvm based tb for i2c,0,myrik8333/i2c,256404456,Verilog,i2c,16,3,2022-10-20 10:35:30+00:00,[],None
88,https://github.com/cn9826/SDR_CTRL_UVM.git,2020-05-02 03:28:48+00:00,EE382M-Verification course project,0,cn9826/SDR_CTRL_UVM,260606246,Verilog,SDR_CTRL_UVM,5444,3,2023-08-22 14:56:26+00:00,[],None
89,https://github.com/alanyuan97/ARM_ECG.git,2020-05-04 15:19:50+00:00,Workspace for ECG group project,0,alanyuan97/ARM_ECG,261221157,Verilog,ARM_ECG,194235,3,2023-09-01 20:37:54+00:00,[],None
90,https://github.com/MoRamdan11/DMA.git,2020-04-26 21:30:11+00:00,"Verilog code for Direct Mempry Access connected to processor, Ram and input/output devices ",0,MoRamdan11/DMA,259137206,Verilog,DMA,6,3,2023-02-28 07:27:08+00:00,[],None
91,https://github.com/VecentPotter/Pipeline_CPU.git,2020-04-26 07:58:09+00:00,the second time for homework,1,VecentPotter/Pipeline_CPU,258973110,Verilog,Pipeline_CPU,27,3,2020-04-26 14:40:38+00:00,[],None
92,https://github.com/briansune/kintex-7-HDMI-color-bar.git,2020-04-30 06:14:20+00:00,,2,briansune/kintex-7-HDMI-color-bar,260128718,Verilog,kintex-7-HDMI-color-bar,1198,3,2023-07-25 14:35:18+00:00,"['fpga', 'hdmi', 'verilog']",https://api.github.com/licenses/gpl-3.0
93,https://github.com/julienrhodes/SpinalJRC.git,2020-04-28 15:59:45+00:00,JTAG Route Controller Using SpinalHDL,0,julienrhodes/SpinalJRC,259685181,Verilog,SpinalJRC,3389,3,2023-04-05 16:32:43+00:00,[],None
94,https://github.com/LittleQili/MIPS_CPU.git,2020-05-21 15:16:23+00:00,A naive MIPS simulator for 31 instructions. ,0,LittleQili/MIPS_CPU,265881316,Verilog,MIPS_CPU,6500,3,2024-02-20 11:54:46+00:00,[],None
95,https://github.com/furrtek/Arcade-Alpha68k_MiSTer.git,2020-05-01 23:48:29+00:00,SNK Alpha68k arcade system for MiSTer,0,furrtek/Arcade-Alpha68k_MiSTer,260580505,Verilog,Arcade-Alpha68k_MiSTer,198,3,2022-03-25 01:34:51+00:00,"['mister', 'arcade', 'fpga', 'verilog', 'snk', 'adk']",https://api.github.com/licenses/gpl-2.0
96,https://github.com/Satjpatel/Verilog-HDL-Useful-Codes.git,2020-05-11 12:03:30+00:00,Useful Verilog HDL Codes which can be used in multiple design systems.,0,Satjpatel/Verilog-HDL-Useful-Codes,263030398,Verilog,Verilog-HDL-Useful-Codes,548,3,2023-08-07 13:53:45+00:00,[],None
97,https://github.com/wwkkww1983/ADCs.git,2020-04-18 19:22:13+00:00,ADC采集项目： 1. 百片多通道ADC采集，大数据量缓存，USB3.0数据上传 难度指数：★★★★☆  2. 高速低精度、低速高精度ADC信号采集，USB2.0数据上传 难度指数：★★★☆☆,2,wwkkww1983/ADCs,256834904,,ADCs,1233,3,2022-11-17 10:48:03+00:00,[],None
98,https://github.com/pratyush48/Tomosulo_Implementation_Verilog.git,2020-05-15 08:34:41+00:00,We have implemented the tomosulo algorithm in verilog as a part of our final course project in Processor Architecture.,1,pratyush48/Tomosulo_Implementation_Verilog,264140643,Verilog,Tomosulo_Implementation_Verilog,162,3,2021-12-18 02:47:23+00:00,[],None
99,https://github.com/vipinkmenon/votingMachine.git,2020-04-19 06:19:30+00:00,Youtube tutorial,5,vipinkmenon/votingMachine,256929040,Verilog,votingMachine,5,3,2023-06-15 05:45:16+00:00,[],None
100,https://github.com/yahia3200/SPI-Protocol-Implementation-Using-Verilog.git,2020-05-18 23:29:09+00:00,Implementing SPI interface using Verilog ,1,yahia3200/SPI-Protocol-Implementation-Using-Verilog,265088357,Verilog,SPI-Protocol-Implementation-Using-Verilog,2110,3,2024-03-10 21:01:18+00:00,"['verilog', 'fpga', 'spi']",None
101,https://github.com/vipinkmenon/rgb2gray.git,2020-05-10 20:19:13+00:00,,2,vipinkmenon/rgb2gray,262868331,Verilog,rgb2gray,702,3,2022-06-16 16:29:48+00:00,[],None
102,https://github.com/PXVI/std_module.git,2020-05-18 05:00:37+00:00,"All the fundamental generic verilog modules in one repository. These are fundamentals by my standard, so feel free to suggest more.",1,PXVI/std_module,264831270,Verilog,std_module,52,3,2023-11-27 01:04:21+00:00,"['verilog-modules', 'verilog-code', 'rtl', 'shifter', 'siso', 'adder', 'subtractor', 'fifo', 'mux', 'encoder', 'decoder', 'lfsr']",https://api.github.com/licenses/mit
103,https://github.com/Abhi270600/Sequential-multiplier.git,2020-04-24 06:56:39+00:00,,0,Abhi270600/Sequential-multiplier,258431925,Verilog,Sequential-multiplier,353,2,2023-07-03 20:21:22+00:00,[],None
104,https://github.com/urukakanko/TangPrimer.git,2020-04-19 08:50:18+00:00,TangPrimerをとりあえず弄ってみましょう会,0,urukakanko/TangPrimer,256953996,Verilog,TangPrimer,3082,2,2023-12-19 07:08:51+00:00,[],None
105,https://github.com/dave18/MiSTER-SuperJacob.git,2020-04-23 14:58:26+00:00,My SuperJacob core ported to MiSter,0,dave18/MiSTER-SuperJacob,258240353,Verilog,MiSTER-SuperJacob,9478,2,2021-03-23 08:22:27+00:00,[],None
106,https://github.com/hrvach/Galaksija_MiSTer.git,2020-05-01 19:19:26+00:00,Galaksija computer for the MiSTer FPGA platform,0,hrvach/Galaksija_MiSTer,260540097,Verilog,Galaksija_MiSTer,1619,2,2023-10-28 14:15:58+00:00,[],https://api.github.com/licenses/mit
107,https://github.com/tangshi706/Design-Compiler-DC-.git,2020-04-25 05:53:54+00:00,DC configuration file,0,tangshi706/Design-Compiler-DC-,258698437,Verilog,Design-Compiler-DC-,75731,2,2023-06-01 08:57:03+00:00,[],None
108,https://github.com/Flians/JEC.git,2020-05-19 08:16:34+00:00,Equivalence Checking of Superconducting RSFQ Logic Circuits,0,Flians/JEC,265187051,Verilog,JEC,252560,2,2023-12-05 13:47:30+00:00,[],None
109,https://github.com/bjrjk/MIPS-Single-Cycle.git,2020-04-28 06:28:21+00:00,Single Cycle MIPS CPU with Instruction Set MIPS-Lite1 in Verilog.,1,bjrjk/MIPS-Single-Cycle,259551164,Verilog,MIPS-Single-Cycle,51,2,2023-01-28 04:01:16+00:00,[],None
110,https://github.com/zzhang681/EE271Project.git,2020-04-26 22:50:35+00:00,FPGA scientific calculator using FSM,1,zzhang681/EE271Project,259149847,Verilog,EE271Project,1245,2,2021-01-20 02:29:50+00:00,[],None
111,https://github.com/TheLeopardsH/UART.git,2020-05-11 04:12:54+00:00, Universal Asynchronous Receiver Transmitter,0,TheLeopardsH/UART,262935881,Verilog,UART,6,2,2023-10-27 19:55:35+00:00,"['uart', 'uart-verilog', 'uart-receiver', 'verilog', 'fpga', 'receiver-transmitter']",None
112,https://github.com/twlostow/pb560-lcd-hdl.git,2020-05-03 22:43:26+00:00,Replacement LCD module for the Covidien/Medtronic PB560 Ventilator (HDL/software),1,twlostow/pb560-lcd-hdl,261034780,Verilog,pb560-lcd-hdl,16,2,2021-06-18 20:46:20+00:00,[],None
113,https://github.com/brown9804/Verilog_Different_Arch.git,2020-04-18 03:08:30+00:00,Developing different projects in order to understand how the Icarus Verilog tools work with GTKWave and Yosys.,0,brown9804/Verilog_Different_Arch,256658702,Verilog,Verilog_Different_Arch,4984,2,2024-03-22 15:32:09+00:00,"['yosys', 'icarus-verilog', 'gtkwave', 'osx', 'algorithms']",https://api.github.com/licenses/apache-2.0
114,https://github.com/iamthy/lab4_BHT.git,2020-05-18 04:16:57+00:00,Computer Architecture lab4,0,iamthy/lab4_BHT,264824111,Verilog,lab4_BHT,46,2,2021-08-18 12:04:15+00:00,[],None
115,https://github.com/patrickschaumont/aes-accelerator-nios2.git,2020-05-12 22:27:25+00:00,,0,patrickschaumont/aes-accelerator-nios2,263466057,Verilog,aes-accelerator-nios2,28435,2,2023-04-07 20:03:46+00:00,[],None
116,https://github.com/james750267/RISC_Processor_verilog.git,2020-05-10 08:49:47+00:00,4-core pipeline RISC processor with 2-way set associative cache memory. Emulated on FPGA Board for matrix multiplication,2,james750267/RISC_Processor_verilog,262746547,,RISC_Processor_verilog,152,2,2023-12-11 18:06:08+00:00,[],None
117,https://github.com/akita11/FSd1.git,2020-04-22 23:39:13+00:00,Force Sensing by Digital,0,akita11/FSd1,258045321,Verilog,FSd1,545,2,2022-03-14 11:10:53+00:00,[],https://api.github.com/licenses/mit
118,https://github.com/Bennyaw/SimpleProcessor_Verilog.git,2020-04-21 08:32:12+00:00,A simple processor designed using Verilog and Altera DE1 development board.,1,Bennyaw/SimpleProcessor_Verilog,257530950,Verilog,SimpleProcessor_Verilog,700,2,2023-11-08 09:46:24+00:00,"['verilog-hdl', 'processor-design', 'simple', 'altera-de1', 'modelsim', 'quartus']",None
119,https://github.com/jpsety/sensitivity_attack.git,2020-04-20 19:56:10+00:00,Sensitivity-Based Attack on Strip-Locking Circuits,0,jpsety/sensitivity_attack,257389277,Verilog,sensitivity_attack,177,2,2020-07-17 21:02:04+00:00,[],None
120,https://github.com/souvicksaha95/Xilinx-Mealy-Machine-Assignment.git,2020-04-19 12:27:58+00:00,"This project is implemented and simulated Iverilog and plotted by GTKwave. Problem statement is following - Design a sequence detector implementing a Mealy state machine using three always blocks. The Mealy state machine has one input (ain) and one output (yout). The output yout is 1 if and only if the total number of 1s received is divisible by 3 (hint: 0 is inclusive, however, reset cycle(s) do not count as 0- see in simulation waveform time=400). Develop a test bench and verify the model through a behavioral simulation. Use SW0 as the clock input, SW1 as the ain input, the BTNU button as reset input to the circuit, number of 1s count on LED7:LED4, and LED0 as the yout output. Go through the design flow, generate the bitstream, and download it into the Nexys3 board. Verify the functionality.",0,souvicksaha95/Xilinx-Mealy-Machine-Assignment,256993544,Verilog,Xilinx-Mealy-Machine-Assignment,170,2,2022-02-13 21:36:36+00:00,[],None
121,https://github.com/Kiran760043/Ripple-Counter.git,2020-04-26 01:46:24+00:00,FPGA Programs,0,Kiran760043/Ripple-Counter,258914087,Verilog,Ripple-Counter,48,2,2024-03-11 17:19:33+00:00,[],None
122,https://github.com/DelboyJay/TM1638_FPGA.git,2020-05-18 12:08:15+00:00,Verilog code for Altera MAXII to control a TM1638 LED & KEY board.,0,DelboyJay/TM1638_FPGA,264927553,Verilog,TM1638_FPGA,77,2,2024-03-14 03:47:22+00:00,[],None
123,https://github.com/Crimsonninja/elen613.git,2020-05-07 01:33:37+00:00,Code for ELEN613: SOC Verification,1,Crimsonninja/elen613,261920634,Verilog,elen613,59342,2,2023-04-12 14:23:54+00:00,['uvm'],None
124,https://github.com/Vishvas286/syrk-verilog.git,2020-05-04 05:09:26+00:00,Implementation of Polybench code for Symmetric Rank k in Verilog,0,Vishvas286/syrk-verilog,261085673,Verilog,syrk-verilog,6,2,2023-02-10 15:50:13+00:00,[],None
125,https://github.com/Aria39/bubble-sorting.git,2020-05-04 03:02:03+00:00,FPGA_homework,0,Aria39/bubble-sorting,261068307,Verilog,bubble-sorting,1,2,2021-04-28 01:55:17+00:00,[],None
126,https://github.com/AloriumTechnology/XLR8PID.git,2020-04-20 22:32:44+00:00,PID XB library for Alorium XLR8 hardware,0,AloriumTechnology/XLR8PID,257419186,Verilog,XLR8PID,25,2,2022-04-14 22:12:34+00:00,[],https://api.github.com/licenses/mit
127,https://github.com/muhammadhamzach/RISCV_Verilog_implementation.git,2020-04-21 11:35:34+00:00,RISCV Implementation in Verilog on Intel Quartus,1,muhammadhamzach/RISCV_Verilog_implementation,257575096,Verilog,RISCV_Verilog_implementation,12,2,2022-05-14 11:55:54+00:00,[],None
128,https://github.com/jalcim/logilib.git,2020-05-20 23:38:49+00:00,,0,jalcim/logilib,265709135,Verilog,logilib,4047,2,2021-12-10 14:22:40+00:00,[],https://api.github.com/licenses/agpl-3.0
129,https://github.com/adumont/ad6502.git,2020-05-18 06:59:27+00:00,6502 procesor in ice40 FPGA,1,adumont/ad6502,264854528,Verilog,ad6502,1885,2,2023-06-04 19:19:13+00:00,[],None
130,https://github.com/codefuturedalao/WHUMIPS.git,2020-05-12 14:42:46+00:00,a mips cpu for NSCSCC in 2020,0,codefuturedalao/WHUMIPS,263364417,Verilog,WHUMIPS,1210,2,2022-04-07 12:04:51+00:00,[],None
131,https://github.com/eisl-nctu/pyramid.git,2020-05-19 04:12:23+00:00,Pyramid: A 24-level image pyramid accelerator.,2,eisl-nctu/pyramid,265141675,Verilog,pyramid,10078,2,2022-06-30 00:00:11+00:00,[],None
132,https://github.com/nisaruj/undertale-fpga.git,2020-05-17 13:48:40+00:00,Simple Undert**e game implemented with Verilog,0,nisaruj/undertale-fpga,264677285,Verilog,undertale-fpga,6387,2,2020-06-10 12:54:20+00:00,[],None
133,https://github.com/ilyajob05/verilog_SPI.git,2020-05-04 11:19:14+00:00,SPI module for Nexys 4 Artix-7 FPGA Trainer Board,0,ilyajob05/verilog_SPI,261154041,Verilog,verilog_SPI,39,1,2022-01-27 19:57:06+00:00,"['spi', 'verilog', 'artix-7', 'nexys4', 'nexys4-board', 'nexys-4-spartan-3e', 'fpga', 'fpga-programming', 'xilinx', 'xilinx-fpga']",https://api.github.com/licenses/bsd-3-clause
134,https://github.com/rishabh-jain97/FIR_Filters.git,2020-04-30 21:34:55+00:00,Fir-low pass filters in SV and Verilog,0,rishabh-jain97/FIR_Filters,260323202,Verilog,FIR_Filters,5,1,2022-04-10 20:33:33+00:00,[],None
135,https://github.com/TimKammerer/Basys3Pong.git,2020-05-06 00:54:15+00:00,,0,TimKammerer/Basys3Pong,261617132,Verilog,Basys3Pong,9,1,2021-12-08 04:12:33+00:00,[],None
136,https://github.com/vandelvan/Datapath.git,2020-05-05 14:28:23+00:00,Datapath proyecto final Seminario de Arquitectura de Computadoras D13,0,vandelvan/Datapath,261494836,Verilog,Datapath,7006,1,2020-05-28 13:54:27+00:00,[],None
137,https://github.com/ahedayat/Brent-Kung-Adder.git,2020-05-13 13:27:02+00:00,Python code for genrating Brent Kung Adder in verilog(.v),2,ahedayat/Brent-Kung-Adder,263637508,Verilog,Brent-Kung-Adder,2926,1,2021-05-06 12:43:50+00:00,[],None
138,https://github.com/Long-ThanhLe/FloatingPointIEEE754.git,2020-05-12 10:20:14+00:00,,1,Long-ThanhLe/FloatingPointIEEE754,263303471,Verilog,FloatingPointIEEE754,1334,1,2021-01-10 12:37:47+00:00,[],None
139,https://github.com/mchanchee/mini-self-driving-car.git,2020-05-20 03:08:04+00:00,A mini self-driving car using Verilog,0,mchanchee/mini-self-driving-car,265435397,Verilog,mini-self-driving-car,11490,1,2020-10-05 02:23:31+00:00,[],None
140,https://github.com/souvicksaha95/Mealy-Macine-FSM-Detect-101010.git,2020-04-18 13:50:55+00:00,In this project we are detecting the sequence '101010' with possible overlapping. The image below is the simulation result. Coded in Verilog.,0,souvicksaha95/Mealy-Macine-FSM-Detect-101010,256765459,Verilog,Mealy-Macine-FSM-Detect-101010,33,1,2020-04-18 15:25:00+00:00,[],None
141,https://github.com/Bucknalla/i2c-core.git,2020-05-06 13:50:03+00:00,,0,Bucknalla/i2c-core,261772788,Verilog,i2c-core,121,1,2022-03-29 23:33:05+00:00,[],None
142,https://github.com/rithvik2811/SOC.git,2020-05-08 15:15:22+00:00,Finding covariance matrix using verilog. ,0,rithvik2811/SOC,262356552,Verilog,SOC,2,1,2023-09-01 10:59:01+00:00,[],None
143,https://github.com/tetofonta/fpga_simple_logic_analyzer.git,2020-04-27 11:50:27+00:00,,0,tetofonta/fpga_simple_logic_analyzer,259298711,Verilog,fpga_simple_logic_analyzer,62,1,2020-05-02 12:59:36+00:00,[],https://api.github.com/licenses/gpl-3.0
144,https://github.com/KevinWang96/UART_Verilog_Based.git,2020-05-02 07:21:09+00:00,Verilog Modeling of UART Tx and Rx,0,KevinWang96/UART_Verilog_Based,260635153,Verilog,UART_Verilog_Based,370,1,2023-10-27 19:57:40+00:00,"['uart-protocol', 'uart-verilog', 'verilog-hdl']",None
145,https://github.com/SnrNotHere16/BreakoutVGA.git,2020-05-09 11:59:25+00:00,,0,SnrNotHere16/BreakoutVGA,262561141,Verilog,BreakoutVGA,1221,1,2022-06-15 23:45:19+00:00,[],None
146,https://github.com/Arashhs/Logic-Circuits-Course-Final-Project-Verilog.git,2020-04-26 22:58:16+00:00,An elevator circuit designed and implemented in Verilog for my Logic Circuits course Final Project,0,Arashhs/Logic-Circuits-Course-Final-Project-Verilog,259150967,Verilog,Logic-Circuits-Course-Final-Project-Verilog,1171,1,2021-05-17 21:41:41+00:00,[],None
147,https://github.com/dearmrlv/NAND-controller.git,2020-05-09 05:12:24+00:00,,1,dearmrlv/NAND-controller,262493996,Verilog,NAND-controller,805,1,2020-05-11 12:17:00+00:00,[],None
148,https://github.com/Ang-Andrew/brimstone.git,2020-04-20 11:52:17+00:00,Brimstone: Single Cycle MIPs Processor,0,Ang-Andrew/brimstone,257265203,Verilog,brimstone,44,1,2020-11-24 23:08:27+00:00,[],None
149,https://github.com/IquanKoxinga/encoder.git,2020-04-21 00:02:01+00:00,bch encoder,0,IquanKoxinga/encoder,257434455,Verilog,encoder,2,1,2020-12-11 05:02:54+00:00,[],None
150,https://github.com/vsilchuk/Verilog_HDL_university_tasks.git,2020-05-01 01:22:18+00:00,"""Verilog HDL Basics"" university course.",0,vsilchuk/Verilog_HDL_university_tasks,260354451,Verilog,Verilog_HDL_university_tasks,60,1,2022-06-21 22:59:12+00:00,[],https://api.github.com/licenses/mit
151,https://github.com/lixuf/CPU_mips32_Single_cycle_base_on_verilog.git,2020-04-22 01:59:59+00:00,,1,lixuf/CPU_mips32_Single_cycle_base_on_verilog,257764742,Verilog,CPU_mips32_Single_cycle_base_on_verilog,158,1,2020-12-17 15:03:17+00:00,[],None
152,https://github.com/baina23/Three-level-SW-scoring-system.git,2020-04-22 09:02:55+00:00,A Three-Level Scoring System for Fast Similarity Evaluation Based on Smith-Waterman Algorithm,0,baina23/Three-level-SW-scoring-system,257847762,Verilog,Three-level-SW-scoring-system,53,1,2020-04-23 08:53:06+00:00,[],None
153,https://github.com/Tahoora78/Colleg-s-LogicProject.git,2020-04-22 21:24:53+00:00,The logic project of my college(AmirkabirUniversity) ,0,Tahoora78/Colleg-s-LogicProject,258023454,Verilog,Colleg-s-LogicProject,625,1,2020-07-09 18:56:42+00:00,[],None
154,https://github.com/vipinkmenon/connect6.git,2020-04-26 17:07:28+00:00,,0,vipinkmenon/connect6,259087319,Verilog,connect6,788,1,2022-04-21 04:03:56+00:00,[],https://api.github.com/licenses/mit
155,https://github.com/Walskor/ComputerOrganizationAndDesign.git,2020-04-27 02:06:15+00:00,南航1618001冯爱民老师课,0,Walskor/ComputerOrganizationAndDesign,259179868,Verilog,ComputerOrganizationAndDesign,41,1,2021-02-18 00:35:06+00:00,[],None
156,https://github.com/vsilchuk/Verilog_HDL_VGA_BAM.git,2020-05-01 02:14:37+00:00,One-channel BAM (Binary angle modulation) signal generator with VGA (640x480) output.,0,vsilchuk/Verilog_HDL_VGA_BAM,260361371,Verilog,Verilog_HDL_VGA_BAM,31473,1,2022-06-21 22:59:01+00:00,[],https://api.github.com/licenses/mit
157,https://github.com/swappad/booth-wallace-multiplier.git,2020-05-18 21:09:04+00:00,Hardware implementation of Radix-4 Booth Wallace Tree Multiplier,0,swappad/booth-wallace-multiplier,265062632,Verilog,booth-wallace-multiplier,9,1,2022-10-22 03:27:06+00:00,[],None
158,https://github.com/ishaan40/Graphics-Renderer.git,2020-05-21 18:09:59+00:00,Wire-frame graphics renderer that uses an FPGA and SOC (ECE385 Final Project SP'20),0,ishaan40/Graphics-Renderer,265919162,Verilog,Graphics-Renderer,198027,1,2023-03-04 06:42:11+00:00,[],https://api.github.com/licenses/mit
159,https://github.com/leevick/axis_file_loader.git,2020-04-27 12:40:40+00:00,,0,leevick/axis_file_loader,259314057,Verilog,axis_file_loader,9,1,2021-05-28 03:16:48+00:00,[],None
160,https://github.com/t-dasun/AES.git,2020-05-16 11:05:49+00:00,AES Verilog algo,0,t-dasun/AES,264418319,Verilog,AES,18,1,2023-06-05 15:32:41+00:00,[],None
161,https://github.com/Nandakishore-Menon/Verilog_codes.git,2020-05-16 18:36:02+00:00,This repo contains Verilog codes for a few basic things,0,Nandakishore-Menon/Verilog_codes,264502280,Verilog,Verilog_codes,7,1,2020-07-31 15:52:30+00:00,[],None
162,https://github.com/gokulnathsj/8-bit-Microprocessor.git,2020-05-19 19:11:26+00:00,,0,gokulnathsj/8-bit-Microprocessor,265340372,Verilog,8-bit-Microprocessor,5,1,2020-05-19 19:18:12+00:00,[],None
163,https://github.com/combofish/basic-veirlog-IP-cores.git,2020-05-05 12:57:58+00:00, Basic Verilog HDL IP Cores for FPGA programming.,0,combofish/basic-veirlog-IP-cores,261469009,Verilog,basic-veirlog-IP-cores,22,1,2022-07-20 19:28:04+00:00,[],https://api.github.com/licenses/gpl-3.0
164,https://github.com/gshimabuko/NIOSII.git,2020-05-17 02:58:01+00:00,Expanded FPGA Training with NIOS II,0,gshimabuko/NIOSII,264571824,Verilog,NIOSII,180450,1,2020-06-17 19:58:22+00:00,[],None
165,https://github.com/JagrutJadhav/FPGA-8-Bit-computer.git,2020-05-13 15:17:16+00:00,,0,JagrutJadhav/FPGA-8-Bit-computer,263666696,Verilog,FPGA-8-Bit-computer,1069,1,2021-05-31 18:44:30+00:00,[],None
166,https://github.com/leevick/ipv4_header_parser.git,2020-04-27 12:40:17+00:00,,0,leevick/ipv4_header_parser,259313772,Verilog,ipv4_header_parser,23,1,2021-05-28 03:17:30+00:00,[],None
167,https://github.com/tan1998lei/FPGA_text.git,2020-04-17 02:04:01+00:00,FSM,0,tan1998lei/FPGA_text,256376647,Verilog,FPGA_text,4,1,2020-04-17 02:20:26+00:00,[],None
168,https://github.com/fliptech/Audipus_fpga.git,2020-05-09 23:47:23+00:00,,1,fliptech/Audipus_fpga,262679204,Verilog,Audipus_fpga,111,1,2022-07-09 05:04:53+00:00,[],None
169,https://github.com/ShivanshRakesh/mips-processor.git,2020-05-07 12:05:46+00:00,A 2-stage Pipelined MIPS Processor in Verilog,1,ShivanshRakesh/mips-processor,262039364,Verilog,mips-processor,144,1,2021-10-28 14:08:29+00:00,"['mips-processor', 'verilog', 'hacktoberfest']",None
170,https://github.com/Kiran760043/Sign-Magnitude-Adder.git,2020-05-13 01:23:36+00:00,FPGA Programs,0,Kiran760043/Sign-Magnitude-Adder,263493396,Verilog,Sign-Magnitude-Adder,63,1,2022-09-22 08:36:35+00:00,[],None
171,https://github.com/jasommer/verilog_iterative_division.git,2020-04-29 19:20:31+00:00,"This module implements a 32-bit division method that significantly helps to save hardware resources. Compared to a hardware divider that is implemented using CLBs, this method uses five times less hardware resources. This comes at the expense of reduced speed: Depending on the inputs, this algorithm might take a significant amount of time to compute the quotient.",2,jasommer/verilog_iterative_division,260021395,Verilog,verilog_iterative_division,27,1,2022-10-06 02:58:01+00:00,[],None
172,https://github.com/rishabh-jain97/Alarm_clock.git,2020-04-30 20:37:03+00:00,"Fully functional alarm clock, with extra features. Implemented in Verilog on a Nexys 4-DDR board. Winning code of the 2018 Fall IEEE Carleton FPGA competition.",0,rishabh-jain97/Alarm_clock,260313380,Verilog,Alarm_clock,748,1,2022-04-10 20:35:19+00:00,[],None
173,https://github.com/yanquantan/FPGA-Snake-Game.git,2020-05-19 00:59:29+00:00,EE2026 Final Project,1,yanquantan/FPGA-Snake-Game,265103396,Verilog,FPGA-Snake-Game,13652,1,2021-12-21 01:13:31+00:00,[],None
174,https://github.com/pranavanantharam/FIFO-Memory.git,2020-05-16 14:34:21+00:00,FIFO Memory Implementation using Verilog,0,pranavanantharam/FIFO-Memory,264456191,Verilog,FIFO-Memory,3,1,2022-03-01 16:21:38+00:00,"['xilinx-vivado', 'fifo-queue']",None
175,https://github.com/rabeeaatif/Elevator-Operating-System.git,2020-05-16 00:47:58+00:00,A working prototype of an elevator (a GUI and a hardware) using FPGA and verilog programming. The design incorporated both hardware and software. The software part dealt with the user input and a comparator circuit that would pass the signal to the hardware as to where the lift needs to go next.,0,rabeeaatif/Elevator-Operating-System,264329927,Verilog,Elevator-Operating-System,8,1,2022-12-10 21:51:38+00:00,[],None
176,https://github.com/Jennifer-Zheng/ROB.git,2020-05-15 20:39:52+00:00,Reorder buffer for Tomasulo's algorithm,0,Jennifer-Zheng/ROB,264294135,Verilog,ROB,10,1,2023-03-06 07:14:09+00:00,[],None
177,https://github.com/glitchy-boy-mahyar/CA_CA3.git,2020-05-12 17:26:01+00:00,Computer Architecture - Project No.3,1,glitchy-boy-mahyar/CA_CA3,263404614,Verilog,CA_CA3,41,1,2020-05-18 13:36:02+00:00,[],None
178,https://github.com/4teko7/DigitalSystemsAssignments.git,2020-04-30 13:22:43+00:00,Digital Systems Preliminary And Verilog Codes,0,4teko7/DigitalSystemsAssignments,260217694,Verilog,DigitalSystemsAssignments,2201,1,2022-08-20 21:00:57+00:00,[],None
179,https://github.com/ChocolateJin/IIS.git,2020-04-17 16:12:02+00:00,,1,ChocolateJin/IIS,256551043,Verilog,IIS,86,1,2022-06-14 19:44:58+00:00,[],None
180,https://github.com/supleed2/ELEC40006-P1-CW.git,2020-05-20 11:05:18+00:00,"Yr1 Summer Term Project, ARM-based CPU designed to be simulated in Icarus Verilog",2,supleed2/ELEC40006-P1-CW,265538754,Verilog,ELEC40006-P1-CW,69948,1,2024-01-19 04:21:46+00:00,"['verilog', 'arm', 'iverilog']",None
181,https://github.com/ranjan-yadav/Universal-Ansynchronous-Reciever-Transmitter.git,2020-04-21 11:38:06+00:00,32-bit UART with start and stop bit.,0,ranjan-yadav/Universal-Ansynchronous-Reciever-Transmitter,257575649,Verilog,Universal-Ansynchronous-Reciever-Transmitter,172,1,2020-06-02 04:58:25+00:00,[],None
182,https://github.com/sfyip/crypto1_verilog.git,2020-04-23 11:46:23+00:00,Mifare crypto1 engine verilog source,1,sfyip/crypto1_verilog,258185412,Verilog,crypto1_verilog,10,1,2021-09-11 07:27:18+00:00,"['mifare-classic', 'verilog']",None
183,https://github.com/Madhurya1304/Spread-Spectrum-Correlator.git,2020-04-23 07:41:17+00:00,"Devised a unit that accepts baseband sample on every clock and produces correlation output. Simulated the verilog code using GTK wave, analyzed the results, and worked on static timing analysis. Optimized the design to achieve a slack of .76 at 333MHz frequency.",1,Madhurya1304/Spread-Spectrum-Correlator,258129959,Verilog,Spread-Spectrum-Correlator,4,1,2021-01-13 00:37:48+00:00,[],None
184,https://github.com/rishabh-jain97/Shift_Multiplier.git,2020-04-30 22:11:32+00:00,"Provided 2 numbers (11 and 10 bits respectively), this module will multiply them regardless of sign. Uses a shifting method for efficiency.",0,rishabh-jain97/Shift_Multiplier,260328973,Verilog,Shift_Multiplier,25,1,2022-04-10 20:33:53+00:00,[],None
185,https://github.com/rishabh-jain97/full_adders.git,2020-05-06 18:12:39+00:00,"A full adder and a carry-look-ahead adder, part of elec 3500 labs",0,rishabh-jain97/full_adders,261842294,Verilog,full_adders,171,1,2022-04-10 20:35:03+00:00,[],None
186,https://github.com/krulikovskyi/DSTU-Strumok.git,2020-04-29 17:44:49+00:00,Verilog implementation of Ukrainian national standard DSTU 8845:2019 (ДСТУ 8845:2019 Інформаційні технології. Криптографічний захист інформації. Алгоритм симетричного потокового перетворення) symmetric stream cipher algorithm,0,krulikovskyi/DSTU-Strumok,259998775,Verilog,DSTU-Strumok,69,1,2023-11-27 10:31:48+00:00,[],https://api.github.com/licenses/bsd-2-clause
187,https://github.com/christasa/CTrivialMIPS32.git,2020-04-27 17:02:22+00:00,计算机组成原理学习,0,christasa/CTrivialMIPS32,259397297,Verilog,CTrivialMIPS32,51481,1,2023-01-01 12:52:45+00:00,[],None
188,https://github.com/YanxingLiu/8-bits-CPU.git,2020-05-14 00:42:56+00:00,Architecture and Verilog Implementation of 8-bits CPU.,1,YanxingLiu/8-bits-CPU,263777273,Verilog,8-bits-CPU,1802,1,2020-08-19 00:45:31+00:00,[],None
189,https://github.com/Amulya-Prabakhar/Calculator2-DesignVerification.git,2020-05-17 05:19:35+00:00,System Verification of a Calculator design using System Verilog,0,Amulya-Prabakhar/Calculator2-DesignVerification,264589589,Verilog,Calculator2-DesignVerification,39,1,2022-01-11 05:58:47+00:00,[],None
190,https://github.com/souvicksaha95/Detect-sequence-0110-with-overlap-using-verilog.git,2020-04-18 07:56:48+00:00,Detect the sequence 0110 in a bit stream and put an output high.,0,souvicksaha95/Detect-sequence-0110-with-overlap-using-verilog,256698840,Verilog,Detect-sequence-0110-with-overlap-using-verilog,26,1,2022-11-01 15:54:28+00:00,[],None
191,https://github.com/mr103/SoC-Security.git,2020-04-23 23:28:16+00:00,Class project for CSE237D,1,mr103/SoC-Security,258355038,Verilog,SoC-Security,27504,1,2023-09-12 18:29:29+00:00,[],None
192,https://github.com/tinatian1118/cpu.git,2020-04-20 07:52:45+00:00,cpu project for COA2,1,tinatian1118/cpu,257209763,Verilog,cpu,2,1,2020-04-27 11:17:43+00:00,[],None
193,https://github.com/DylanEtris/EE480_P4.git,2020-04-20 22:20:43+00:00,,0,DylanEtris/EE480_P4,257417257,Verilog,EE480_P4,173,1,2020-05-01 02:16:27+00:00,[],None
194,https://github.com/splAcharya/8BitProcessorCircuit_Verilog.git,2020-05-20 20:42:35+00:00,8Bit Unsigned Simple Processor Circuit designed using verilog HDL in Xilinx Vivado,0,splAcharya/8BitProcessorCircuit_Verilog,265681700,Verilog,8BitProcessorCircuit_Verilog,3128,1,2022-06-07 07:45:22+00:00,"['verilog-hdl', 'xilinx-vivado', '8bitprocessorcircuit-verilog', 'processor-circuit', 'fpga', 'processor']",https://api.github.com/licenses/gpl-3.0
195,https://github.com/hannahbrooks/ece241.git,2020-04-27 04:08:52+00:00,Labs for second year ECE241 Digital Systems.,1,hannahbrooks/ece241,259201862,Verilog,ece241,2125,1,2021-11-14 00:29:20+00:00,[],None
196,https://github.com/briansune/Kintex7-GSI-SSRAM.git,2020-05-06 00:05:23+00:00,,0,briansune/Kintex7-GSI-SSRAM,261610367,Verilog,Kintex7-GSI-SSRAM,1273,1,2022-03-30 20:56:31+00:00,"['fpga', 'sram', 'verilog']",https://api.github.com/licenses/gpl-3.0
197,https://github.com/dengyanuoapp/Ise602.3phrase.motoro.git,2020-05-15 14:45:32+00:00,"Ise602.3phrase.motoro new version start on May 15, 2020",0,dengyanuoapp/Ise602.3phrase.motoro,264219152,Verilog,Ise602.3phrase.motoro,21266,1,2021-10-10 13:21:01+00:00,[],None
198,https://github.com/patjgibson/alarm_clock.git,2020-05-08 01:21:56+00:00,FGPA based alarm clock designed in Vivado using Verilog.,1,patjgibson/alarm_clock,262196136,Verilog,alarm_clock,12,1,2020-08-03 11:36:23+00:00,[],None
199,https://github.com/wyt2000/COD-2020-Labs.git,2020-04-24 03:37:34+00:00,Computer Organization and Design Labs,0,wyt2000/COD-2020-Labs,258396740,Verilog,COD-2020-Labs,9922,1,2022-03-13 14:26:40+00:00,[],None
200,https://github.com/vipinkmenon/zyMouse.git,2020-04-26 06:51:26+00:00,A Mouse for Zedboard,0,vipinkmenon/zyMouse,258960959,Verilog,zyMouse,138,1,2022-04-21 04:05:14+00:00,[],https://api.github.com/licenses/mit
201,https://github.com/eckelsjd-rose-old/csse232.git,2020-04-26 02:48:29+00:00,Computer Architecture (CSSE232) coursework,1,eckelsjd-rose-old/csse232,258923932,Verilog,csse232,12343,1,2020-10-11 17:38:18+00:00,[],None
202,https://github.com/jshaker000/Pipelined_FFT.git,2020-04-30 06:33:24+00:00,Pipelined FFT (Verilog),0,jshaker000/Pipelined_FFT,260132148,Verilog,Pipelined_FFT,476,1,2022-03-10 00:11:36+00:00,[],None
203,https://github.com/ZYChimne/CPU-implement.git,2020-04-21 05:48:37+00:00,The repository contains both the implements of a single cycle CPU and pipelined CPU.,0,ZYChimne/CPU-implement,257493045,Verilog,CPU-implement,26,1,2023-01-28 09:43:34+00:00,[],https://api.github.com/licenses/mit
204,https://github.com/krishnakanthkm/Pipelined-Adder.git,2020-05-10 08:36:12+00:00,Pipelined adder handles 4 bit addition in each clock cycle. It is built using ripple carry adder and carry select adder. The systemverilog code is simulated and synthesized. The design is made to operate at 800 MHz and the positive slack in synthesis report indicates that the timing requirement is met. ,1,krishnakanthkm/Pipelined-Adder,262744468,Verilog,Pipelined-Adder,15,1,2023-11-02 10:22:32+00:00,[],None
205,https://github.com/leevick/axi_file_loader.git,2020-05-12 02:58:22+00:00,,0,leevick/axi_file_loader,263217332,Verilog,axi_file_loader,11,1,2021-05-28 03:17:16+00:00,[],None
206,https://github.com/studyHooligen/MIPS32.git,2020-04-21 11:30:24+00:00,自写的精简指令集MIPS32微控制器,0,studyHooligen/MIPS32,257573864,Verilog,MIPS32,1479,1,2020-05-07 04:22:08+00:00,[],None
207,https://github.com/EasonLin536/ICDL_final_project.git,2020-05-20 02:59:07+00:00,"2020 Spring IC Design Lab Final Project, NTUEE",1,EasonLin536/ICDL_final_project,265433479,Verilog,ICDL_final_project,3370,1,2021-01-26 16:51:56+00:00,[],None
208,https://github.com/phani-sriram/Verilog_Programming.git,2020-04-30 16:24:15+00:00,Implementations of a few simple circuit elements in Verilog,0,phani-sriram/Verilog_Programming,260261307,Verilog,Verilog_Programming,24157,1,2020-05-02 23:05:11+00:00,[],None
209,https://github.com/Kenji-Ishimaru/iv-pli-sample.git,2020-04-20 08:56:45+00:00,Icarus Verilog PLI1.0 sample,0,Kenji-Ishimaru/iv-pli-sample,257224783,Verilog,iv-pli-sample,49,1,2022-03-13 19:58:48+00:00,['verilog'],https://api.github.com/licenses/mit
210,https://github.com/kartik6m/Serial_multiplier_using_Verilog.git,2020-05-04 15:46:22+00:00,,0,kartik6m/Serial_multiplier_using_Verilog,261227704,Verilog,Serial_multiplier_using_Verilog,4,1,2021-03-22 20:02:06+00:00,[],None
211,https://github.com/Rapidnack/Fx2DeviceServer2.git,2020-05-06 00:11:31+00:00,,0,Rapidnack/Fx2DeviceServer2,261611240,Verilog,Fx2DeviceServer2,4010,1,2021-08-28 04:41:33+00:00,[],None
212,https://github.com/TheLeopardsH/USRT.git,2020-05-11 04:45:18+00:00,Universal Synchronous Receiver Transmitter,0,TheLeopardsH/USRT,262940685,Verilog,USRT,5,1,2021-02-07 09:32:32+00:00,"['usrt', 'receiver-transmitter', 'fpga', 'verilog', 'quartus']",None
213,https://github.com/bjrjk/MIPS-Multi-Cycle.git,2020-05-12 01:11:40+00:00,Multi Cycle MIPS CPU with Instruction Set MIPS-Lite2 in Verilog.,1,bjrjk/MIPS-Multi-Cycle,263197801,Verilog,MIPS-Multi-Cycle,58,1,2023-01-28 04:01:16+00:00,[],None
214,https://github.com/JINGTC/dadda_multiplier.git,2020-05-11 15:38:53+00:00,A variety of Dadda multipliers. The 12-bit one is the ordinary type while the 16-bit and 24-bit ones' compressor is modified to boost the performance.,0,JINGTC/dadda_multiplier,263085138,Verilog,dadda_multiplier,18,1,2022-11-10 13:04:15+00:00,[],https://api.github.com/licenses/mit
215,https://github.com/andreasdotorg/orion-mk2-firmware.git,2020-04-27 15:19:44+00:00,,1,andreasdotorg/orion-mk2-firmware,259370562,Verilog,orion-mk2-firmware,279,1,2020-08-10 21:34:20+00:00,[],None
216,https://github.com/Aprilskysky/mram_tb.git,2020-05-16 02:13:08+00:00,,0,Aprilskysky/mram_tb,264340690,Verilog,mram_tb,28,1,2023-10-16 12:39:19+00:00,[],None
217,https://github.com/hucader95016/ALU-Design.git,2020-05-21 14:55:47+00:00,,0,hucader95016/ALU-Design,265876376,Verilog,ALU-Design,41,1,2023-07-01 14:51:34+00:00,[],None
218,https://github.com/deni64k/fpga_miner.git,2020-04-20 23:25:27+00:00,Crypto-currency miner based on FPGA,1,deni64k/fpga_miner,257427742,Verilog,fpga_miner,44,1,2021-05-19 03:51:43+00:00,[],None
219,https://github.com/randysaetern/ECE174Project2.git,2020-05-15 14:45:01+00:00,,0,randysaetern/ECE174Project2,264219023,Verilog,ECE174Project2,9,1,2024-03-17 20:33:26+00:00,[],None
220,https://github.com/lixuf/CPU_RICS16_base_on_verilog.git,2020-04-22 02:03:19+00:00,,0,lixuf/CPU_RICS16_base_on_verilog,257765432,Verilog,CPU_RICS16_base_on_verilog,19,1,2020-12-17 15:03:17+00:00,[],None
221,https://github.com/NhanNgocThien/Guessing-Number-Game.git,2020-05-20 14:10:01+00:00,,0,NhanNgocThien/Guessing-Number-Game,265586043,Verilog,Guessing-Number-Game,5564,1,2022-04-28 19:11:16+00:00,[],None
222,https://github.com/LoneLiX/CPU_Design_Pipeline.git,2020-05-16 07:55:42+00:00,16位流水线CPU(8指令),0,LoneLiX/CPU_Design_Pipeline,264387382,Verilog,CPU_Design_Pipeline,443,1,2023-06-11 09:53:03+00:00,[],None
223,https://github.com/CJ6922G1CH/mips-cpu.git,2020-05-20 09:33:37+00:00,A MIPS CPU developed in verilog,0,CJ6922G1CH/mips-cpu,265516849,Verilog,mips-cpu,17,1,2022-04-20 02:32:08+00:00,[],None
224,https://github.com/dev-board-tech/arduFPGA-mega-design-template-simple.git,2020-05-07 17:56:50+00:00,A reduced template for creating arduFPGA core designs.,0,dev-board-tech/arduFPGA-mega-design-template-simple,262121669,Verilog,arduFPGA-mega-design-template-simple,48,1,2022-05-02 21:53:19+00:00,[],https://api.github.com/licenses/gpl-2.0
225,https://github.com/yasinadiyaman/VLSI.git,2020-04-30 12:30:44+00:00,16 bit Booth Encoded Wallace Tree Multiplier,0,yasinadiyaman/VLSI,260206022,Verilog,VLSI,401,1,2020-12-17 00:19:36+00:00,[],None
226,https://github.com/Nikola2444/UVM_verif_examples.git,2020-05-09 20:13:45+00:00,,0,Nikola2444/UVM_verif_examples,262651031,Verilog,UVM_verif_examples,40,1,2023-06-02 08:41:01+00:00,[],None
227,https://github.com/RubyOcelot/COD-2020-Labs.git,2020-05-13 02:42:35+00:00,source code of COD-2020 labs @USTC,0,RubyOcelot/COD-2020-Labs,263507573,Verilog,COD-2020-Labs,48,1,2024-01-02 16:04:48+00:00,[],None
228,https://github.com/zhongethan/AsyncFifo.git,2020-05-14 09:52:36+00:00,异步双端口FIFO,0,zhongethan/AsyncFifo,263876860,Verilog,AsyncFifo,104,1,2022-08-16 08:25:53+00:00,[],None
229,https://github.com/opnesh/SIMD-PROCESSOR.git,2020-05-16 06:59:47+00:00,SIMD PROCESSOR IS A VECTOR PROCESSOR,2,opnesh/SIMD-PROCESSOR,264378830,Verilog,SIMD-PROCESSOR,9,1,2020-05-16 07:23:14+00:00,[],https://api.github.com/licenses/lgpl-3.0
230,https://github.com/m3lissaeg/UnicycleProcessor.git,2020-05-19 18:42:42+00:00,"Verilog source code for a Unicycle processor, ARM architecture",0,m3lissaeg/UnicycleProcessor,265333491,Verilog,UnicycleProcessor,9,1,2023-09-27 18:30:12+00:00,[],None
231,https://github.com/rod41732/hw-syn-lab-undertale.git,2020-05-20 15:36:17+00:00,"""Undertale"" like game on FPGA Board, a project for HW SYN LAB course.",1,rod41732/hw-syn-lab-undertale,265610006,Verilog,hw-syn-lab-undertale,1662,1,2022-01-11 13:31:08+00:00,"['fpga', 'verilog', 'game', 'basys3']",https://api.github.com/licenses/mit
232,https://github.com/LeiGujiong/FPGA-Stopwatch--.git,2020-05-20 02:15:39+00:00,在modelsim中用Verilog实现计时器,0,LeiGujiong/FPGA-Stopwatch--,265424261,Verilog,FPGA-Stopwatch--,427,1,2023-04-29 06:30:16+00:00,[],None
233,https://github.com/itssnehin/YODAProject.git,2020-04-29 11:54:58+00:00,Your Own Digital Accelerator for EEE4120F,0,itssnehin/YODAProject,259912143,Verilog,YODAProject,121,1,2020-06-25 22:51:49+00:00,[],None
234,https://github.com/dls-controls/pcie_snifferFPGA.git,2020-05-13 15:09:46+00:00,,1,dls-controls/pcie_snifferFPGA,263664735,Verilog,pcie_snifferFPGA,19331,1,2021-01-15 08:24:57+00:00,[],None
235,https://github.com/gpmanly/DE0_FPGA_LED.git,2020-04-28 03:38:32+00:00,LED counting up on DE0-Nano-SOC,0,gpmanly/DE0_FPGA_LED,259523120,Verilog,DE0_FPGA_LED,7559,1,2020-09-10 09:38:30+00:00,[],None
236,https://github.com/Tachyon01/SCOAP_Analysis_Tool.git,2020-04-29 19:30:39+00:00,SCOAP Analysis Tool,2,Tachyon01/SCOAP_Analysis_Tool,260023500,Verilog,SCOAP_Analysis_Tool,5481,1,2021-10-13 03:30:52+00:00,[],None
237,https://github.com/strong-Ting/ICDC_2018_univ.git,2020-05-18 15:52:09+00:00,,2,strong-Ting/ICDC_2018_univ,264987892,Verilog,ICDC_2018_univ,8107,1,2022-08-02 07:23:07+00:00,[],None
238,https://github.com/n-elhamawy/ueca-based-eceg.git,2020-05-12 09:23:51+00:00,An open-source area-optimized Elliptic Curve Elgamal Cryptosystem in Hardware,0,n-elhamawy/ueca-based-eceg,263290797,Verilog,ueca-based-eceg,24,1,2022-05-04 11:50:55+00:00,[],https://api.github.com/licenses/mit
239,https://github.com/thadoe/Digital_projects_in_Verilog_SystemC.git,2020-05-19 20:11:43+00:00,"Inference Design, Behavioral simulations, and Hardware Implementation.",0,thadoe/Digital_projects_in_Verilog_SystemC,265354449,Verilog,Digital_projects_in_Verilog_SystemC,1329,1,2022-04-16 21:37:26+00:00,"['vhdl', 'verilog', 'fpga-soc', 'vivado', 'xilinx-zynq', 'quartus-prime', 'systemc', 'cpp', 'c', 'vivado-hls', 'hardware']",None
240,https://github.com/kkenshin1/HDLBits-Result.git,2020-05-02 07:12:41+00:00,Record verilog answers to some questions in HDLBits (mainly FSM),0,kkenshin1/HDLBits-Result,260633999,Verilog,HDLBits-Result,19,1,2020-05-07 07:26:24+00:00,[],https://api.github.com/licenses/mit
241,https://github.com/chantmk/UnderPugs.git,2020-05-08 04:04:25+00:00,":video_game: :dog: ""UnderPugs"" an Undertale-like game on FPGA Basys3 implemented with verilog",0,chantmk/UnderPugs,262223428,Verilog,UnderPugs,25504,1,2023-06-17 03:08:02+00:00,"['undertale', 'gameplay', 'basys3-fpga', 'verilog', 'vivado']",https://api.github.com/licenses/mit
242,https://github.com/Anjali-287/Sequence-Detector-using-FSM.git,2020-05-09 15:47:28+00:00,RTL for sequence detector in verilog,0,Anjali-287/Sequence-Detector-using-FSM,262604348,Verilog,Sequence-Detector-using-FSM,11,1,2022-03-30 23:14:06+00:00,[],None
243,https://github.com/Abhishek9934/Fast_Adders_Digital_Logic_Design.git,2020-05-01 03:08:19+00:00,,0,Abhishek9934/Fast_Adders_Digital_Logic_Design,260368731,Verilog,Fast_Adders_Digital_Logic_Design,13,1,2021-11-06 17:32:51+00:00,[],None
244,https://github.com/El-Mohr/MIPS-Processor-RTL.git,2020-05-11 01:04:05+00:00,,0,El-Mohr/MIPS-Processor-RTL,262905932,Verilog,MIPS-Processor-RTL,22,1,2020-05-14 08:44:28+00:00,[],None
245,https://github.com/Cadmium-CD/Low_Power_CNN_Design_Based_on_Approximate_Computing.git,2020-04-19 22:04:00+00:00,,3,Cadmium-CD/Low_Power_CNN_Design_Based_on_Approximate_Computing,257111637,Verilog,Low_Power_CNN_Design_Based_on_Approximate_Computing,1316,1,2020-05-24 02:19:29+00:00,[],None
246,https://github.com/Archfx/assert_NoC.git,2020-04-17 17:59:23+00:00,Assertion based Network on Chip Security Implementation,1,Archfx/assert_NoC,256574331,Verilog,assert_NoC,38260,1,2022-06-28 09:38:33+00:00,[],None
247,https://github.com/aaumsq/470_r10k2way.git,2020-04-21 22:36:28+00:00,r10k for 470,0,aaumsq/470_r10k2way,257731747,,470_r10k2way,778,1,2023-12-23 09:25:32+00:00,[],None
248,https://github.com/baina23/BWT-DNA-alignment.git,2020-04-22 11:30:55+00:00,Burrows–Wheeler_transform algorithm in DNA alignment realization,0,baina23/BWT-DNA-alignment,257881559,Verilog,BWT-DNA-alignment,21,1,2024-03-08 13:01:22+00:00,[],None
249,https://github.com/keesj/top.git,2020-05-18 19:32:04+00:00,,0,keesj/top,265041816,Verilog,top,7,0,2023-09-08 18:07:38+00:00,[],https://api.github.com/licenses/cc0-1.0
250,https://github.com/jonahswain/eee4120f-2020.git,2020-04-28 07:57:12+00:00,EEE4120F High Performance Embedded Systems,0,jonahswain/eee4120f-2020,259569981,Verilog,eee4120f-2020,83,0,2020-06-26 20:20:53+00:00,[],None
251,https://github.com/enisbe1/AOK_2020.git,2020-05-03 12:13:15+00:00,,0,enisbe1/AOK_2020,260907254,Verilog,AOK_2020,248,0,2021-10-16 15:33:00+00:00,[],None
252,https://github.com/Chaeryeong/Computer-Architecture.git,2020-05-04 18:32:15+00:00,,0,Chaeryeong/Computer-Architecture,261265248,Verilog,Computer-Architecture,31,0,2020-05-04 18:40:18+00:00,[],None
253,https://github.com/hieudangba98/Practice_FPGA.git,2020-04-30 03:59:09+00:00,Practice FPGA,0,hieudangba98/Practice_FPGA,260109296,Verilog,Practice_FPGA,373,0,2021-04-21 14:18:50+00:00,[],None
254,https://github.com/fair80132/hw-verilog-seller-machine.git,2020-05-04 06:57:03+00:00,,0,fair80132/hw-verilog-seller-machine,261101872,Verilog,hw-verilog-seller-machine,6,0,2023-09-26 08:03:51+00:00,[],None
255,https://github.com/noah-holland/sturdier-goggles.git,2020-04-26 20:56:46+00:00,An improved version of my ECE 552 project to run on a Genesys2 FPGA,0,noah-holland/sturdier-goggles,259131574,Verilog,sturdier-goggles,904,0,2020-05-05 01:05:34+00:00,[],None
256,https://github.com/souvicksaha95/Creating-PWM-with-Vriable-Signal-Width-in-Xilinx-Spartan-6.git,2020-04-26 11:14:27+00:00,"In this project I created PWM signal out of an FPGA (Xilinx Spartan 6), in which the PWM width can be altered with a push of button. That means we can create duty cycle 0 to 100 percent ideally.",0,souvicksaha95/Creating-PWM-with-Vriable-Signal-Width-in-Xilinx-Spartan-6,259010655,Verilog,Creating-PWM-with-Vriable-Signal-Width-in-Xilinx-Spartan-6,11343,0,2020-05-04 10:53:15+00:00,[],None
257,https://github.com/IquanKoxinga/BCH-encoder-and-decoder.git,2020-04-20 23:36:51+00:00,"this is the repository for decoder, encoder is in another repository.",0,IquanKoxinga/BCH-encoder-and-decoder,257429486,Verilog,BCH-encoder-and-decoder,20,0,2020-04-20 23:56:24+00:00,[],None
258,https://github.com/ELINGAP-7545/lab05-lab05-grupo-6.git,2020-04-19 04:14:33+00:00,lab05-lab05-grupo-6 created by GitHub Classroom,0,ELINGAP-7545/lab05-lab05-grupo-6,256911855,Verilog,lab05-lab05-grupo-6,41,0,2020-04-21 01:22:18+00:00,[],None
259,https://github.com/swadhinagrawal/Digital-Circuits-and-Systems.git,2020-04-28 15:17:05+00:00,,0,swadhinagrawal/Digital-Circuits-and-Systems,259673724,Verilog,Digital-Circuits-and-Systems,9670,0,2020-05-02 12:23:14+00:00,[],None
260,https://github.com/aqweszxcd/.bmp_Verilog_IO.git,2020-05-13 02:11:44+00:00,input and output .bmp in verilog,0,aqweszxcd/.bmp_Verilog_IO,263501939,Verilog,.bmp_Verilog_IO,2,0,2020-05-13 02:12:31+00:00,[],https://api.github.com/licenses/mit
261,https://github.com/Kiran760043/BCD-to-Excess-3.git,2020-05-10 21:07:55+00:00,FPGA Programs,0,Kiran760043/BCD-to-Excess-3,262875798,Verilog,BCD-to-Excess-3,95,0,2020-05-11 20:50:06+00:00,[],None
262,https://github.com/Serena2766/MIPS-I-processor-in-Verilog.git,2020-05-18 01:41:45+00:00,,0,Serena2766/MIPS-I-processor-in-Verilog,264795764,Verilog,MIPS-I-processor-in-Verilog,161,0,2020-05-18 01:48:47+00:00,[],None
263,https://github.com/tangshi706/Digital-VLSI-Design-verilog-vlog.git,2020-05-16 03:01:21+00:00,Verilog数字VLSI设计的读书笔记,0,tangshi706/Digital-VLSI-Design-verilog-vlog,264346990,Verilog,Digital-VLSI-Design-verilog-vlog,3,0,2020-05-16 13:32:58+00:00,[],None
264,https://github.com/molnara/helloworld_MiSTer.git,2020-05-21 20:07:05+00:00,,0,molnara/helloworld_MiSTer,265941406,Verilog,helloworld_MiSTer,746,0,2020-05-21 20:53:03+00:00,[],https://api.github.com/licenses/gpl-2.0
265,https://github.com/ayazulla007/digital-design.git,2020-05-14 10:27:47+00:00,,0,ayazulla007/digital-design,263884196,Verilog,digital-design,5,0,2020-05-14 14:31:48+00:00,[],None
266,https://github.com/jimmywang0913/CO-Lab2.git,2020-05-11 14:34:18+00:00,,1,jimmywang0913/CO-Lab2,263067942,Verilog,CO-Lab2,29,0,2020-05-12 08:45:07+00:00,[],None
267,https://github.com/BBwanaz/Speech-Synthesizer.git,2020-05-13 06:25:07+00:00,A speech synthesizer emulating the SPO256 speech synthesizer chip from the 1980s.,0,BBwanaz/Speech-Synthesizer,263543835,Verilog,Speech-Synthesizer,773,0,2020-12-22 06:10:28+00:00,[],None
268,https://github.com/Kiran760043/D-Flip-Flop.git,2020-04-24 23:27:45+00:00,FPGA Programs,0,Kiran760043/D-Flip-Flop,258646407,Verilog,D-Flip-Flop,32,0,2020-04-24 23:28:21+00:00,[],None
269,https://github.com/sid-xyz/RNBIP_Pipelined-Microprocessor.git,2020-04-26 07:47:02+00:00,Redesigned the RNBIP single-bus architecture to implement a 3 stage instruction-level pipeline.,0,sid-xyz/RNBIP_Pipelined-Microprocessor,258971056,Verilog,RNBIP_Pipelined-Microprocessor,237,0,2020-09-25 14:51:56+00:00,"['microprocessor', 'architecture', 'fpga', 'academic-project', 'instruction-set-architecture', 'instruction-level-parallelism']",https://api.github.com/licenses/gpl-3.0
270,https://github.com/msalvi123/SVerilog.git,2020-04-19 23:06:00+00:00,SystemVerilog common use modules,0,msalvi123/SVerilog,257120533,Verilog,SVerilog,14,0,2021-03-04 16:48:27+00:00,[],None
271,https://github.com/andy89923/Digital-Circuit-Design.git,2020-04-17 07:58:39+00:00,[108 Spring] NCTU,0,andy89923/Digital-Circuit-Design,256439393,Verilog,Digital-Circuit-Design,7206,0,2020-06-15 16:50:12+00:00,[],None
272,https://github.com/furrysalamander/ECE3740RISC.git,2020-04-22 16:46:13+00:00,Simple Verilog RISC processor implemented for an assignment.,0,furrysalamander/ECE3740RISC,257962294,Verilog,ECE3740RISC,10,0,2020-04-22 20:38:33+00:00,[],None
273,https://github.com/JINGTC/RxFIFO_TxFIFO.git,2020-05-11 16:10:50+00:00,Implementation of receiving First-In-First-Out buffer and transmitting First-In-First-Out buffer in Verilog and their test benches.,0,JINGTC/RxFIFO_TxFIFO,263093244,Verilog,RxFIFO_TxFIFO,5,0,2020-05-11 16:14:21+00:00,[],https://api.github.com/licenses/mit
274,https://github.com/moste00/SPI.git,2020-05-09 03:47:51+00:00,,0,moste00/SPI,262483416,Verilog,SPI,3,0,2020-05-10 03:22:45+00:00,[],None
275,https://github.com/wylieza/revenge_of_the_synth.git,2020-05-21 06:46:24+00:00,This is the YODA (Your own digital accelerator) project from UCT's EEE4020 course,0,wylieza/revenge_of_the_synth,265775578,Verilog,revenge_of_the_synth,291,0,2020-06-26 15:27:52+00:00,[],None
276,https://github.com/busamer/3-bit-adder.git,2020-05-20 18:30:18+00:00,"That Verilog program finds the sum of 2 binary numbers (each of them 3 bit). This is the basic program, not the most effective one.",0,busamer/3-bit-adder,265653762,Verilog,3-bit-adder,1,0,2020-05-20 18:36:28+00:00,[],None
277,https://github.com/starbr3aker/coa-A3A4.git,2020-05-20 16:48:59+00:00,,0,starbr3aker/coa-A3A4,265629269,Verilog,coa-A3A4,18193,0,2020-06-14 17:36:17+00:00,[],None
278,https://github.com/linln1/OpenMIPS32.git,2020-04-25 11:27:41+00:00,Havard Structure & GCC compiler & Level 5 Processer pipeline,0,linln1/OpenMIPS32,258758816,Verilog,OpenMIPS32,1809,0,2023-12-22 11:32:26+00:00,[],https://api.github.com/licenses/mit
279,https://github.com/FPGA-robot/FPGA-robot-vision.git,2020-04-17 02:37:07+00:00,,0,FPGA-robot/FPGA-robot-vision,256382568,Verilog,FPGA-robot-vision,51,0,2020-07-20 01:07:51+00:00,[],None
280,https://github.com/madri19/FPGA-SDES-Implementation.git,2020-05-04 18:14:01+00:00,Team project with Marie May. We implemented a Simplified version of the DES algorithm on an FPGA board with inputs and outputs of the encryption and decryption process. This is meant for learning and demoing security topics to students and faculty at Oregon Tech.,0,madri19/FPGA-SDES-Implementation,261261250,Verilog,FPGA-SDES-Implementation,7,0,2020-05-04 20:26:42+00:00,[],None
281,https://github.com/Espinya/I2C_Verilog.git,2020-05-04 15:33:34+00:00,,0,Espinya/I2C_Verilog,261224579,Verilog,I2C_Verilog,782,0,2020-06-22 00:57:29+00:00,[],None
282,https://github.com/nikhil0360/Verilog_HDL.git,2020-05-03 06:09:15+00:00,"My Progress of Verilog, a Hardware Description language. ",0,nikhil0360/Verilog_HDL,260839779,Verilog,Verilog_HDL,549,0,2020-05-17 19:29:15+00:00,[],None
283,https://github.com/NicholasTran/AstroParty.git,2020-04-30 19:58:33+00:00,"This project was done for my second year ECE241 course. It was done in Verilog and it aimed to recreate a popular mobile game, AstroParty.",0,NicholasTran/AstroParty,260306057,Verilog,AstroParty,347,0,2020-11-09 15:33:37+00:00,[],None
284,https://github.com/dhanush1708/digitalWatch.git,2020-05-12 09:58:29+00:00,,2,dhanush1708/digitalWatch,263298698,Verilog,digitalWatch,6,0,2020-05-12 10:01:50+00:00,[],None
285,https://github.com/shaoyuchu/DSDL.git,2020-05-10 14:15:19+00:00,,0,shaoyuchu/DSDL,262802264,Verilog,DSDL,1469,0,2020-06-17 12:31:55+00:00,[],None
286,https://github.com/xx172/lud.git,2020-05-09 00:39:37+00:00,lud using verilog,0,xx172/lud,262457313,Verilog,lud,2,0,2020-05-09 00:41:18+00:00,[],None
287,https://github.com/umamibeef/vga-controller.git,2020-05-11 15:42:39+00:00,An attempt at creating a VGA controller in Verilog - WIP,0,umamibeef/vga-controller,263086102,Verilog,vga-controller,21293,0,2020-05-17 17:21:28+00:00,[],None
288,https://github.com/lordjuacs/ARCH-Verilog.git,2020-04-22 04:07:41+00:00,,0,lordjuacs/ARCH-Verilog,257788164,Verilog,ARCH-Verilog,14866,0,2020-07-24 18:28:40+00:00,[],None
289,https://github.com/lizhoubob/FPGA-Study.git,2020-04-24 12:36:18+00:00,altera EP4CE10F17C8 学习,1,lizhoubob/FPGA-Study,258507977,Verilog,FPGA-Study,28644,0,2020-06-30 23:28:21+00:00,[],None
290,https://github.com/weidem/calendar.git,2020-04-22 07:53:03+00:00,"A calendar created by HDL, which can display time including second, minute and hour. You can adjust the time by push-button.",0,weidem/calendar,257830467,Verilog,calendar,4,0,2020-04-22 08:03:38+00:00,[],None
291,https://github.com/sheftrip/CompArch-Labs.git,2020-04-22 11:30:05+00:00,,0,sheftrip/CompArch-Labs,257881348,Verilog,CompArch-Labs,21,0,2020-04-22 12:03:38+00:00,[],None
292,https://github.com/GeorgJanowski/EEE4120F.git,2020-04-27 18:51:32+00:00,High Performance Embedded Systems Pracs,0,GeorgJanowski/EEE4120F,259423180,Verilog,EEE4120F,23,0,2020-04-29 13:40:18+00:00,[],None
293,https://github.com/souvicksaha95/16-bit-binary-to-BCD-conversion---Double-Dabble.git,2020-04-23 15:29:59+00:00,,0,souvicksaha95/16-bit-binary-to-BCD-conversion---Double-Dabble,258248923,Verilog,16-bit-binary-to-BCD-conversion---Double-Dabble,70,0,2020-04-24 12:40:40+00:00,[],None
294,https://github.com/chnjstyj/nscscc-mips-cpu.git,2020-04-26 12:06:41+00:00,,0,chnjstyj/nscscc-mips-cpu,259020645,Verilog,nscscc-mips-cpu,1222,0,2021-02-16 12:33:28+00:00,[],None
295,https://github.com/thiagobonfim0310/Elevador-Verilog.git,2020-05-19 03:17:23+00:00,Sistema de um elevador em verilog,0,thiagobonfim0310/Elevador-Verilog,265130731,Verilog,Elevador-Verilog,92,0,2020-05-19 03:40:02+00:00,[],None
296,https://github.com/Eyal-S/HDL-Verilog-Project.git,2020-05-12 17:50:23+00:00,Verilog project written in Vivado,0,Eyal-S/HDL-Verilog-Project,263410066,Verilog,HDL-Verilog-Project,37,0,2020-09-28 22:22:18+00:00,[],None
297,https://github.com/rohansharmaa/counters-Verilog.git,2020-05-16 16:19:39+00:00,Verilog implementation of various counters.,0,rohansharmaa/counters-Verilog,264477029,Verilog,counters-Verilog,7,0,2020-05-16 16:26:02+00:00,[],None
298,https://github.com/souvicksaha95/Shift-and-Add-Three---Convert-binary-to-BCD.git,2020-04-20 02:41:12+00:00,"Using the popular shift and add three algorithm, which is also known as double dabble, I converted binary number to BCD.",0,souvicksaha95/Shift-and-Add-Three---Convert-binary-to-BCD,257153175,Verilog,Shift-and-Add-Three---Convert-binary-to-BCD,42,0,2020-04-20 06:51:47+00:00,[],None
299,https://github.com/Kiran760043/Full-Adder.git,2020-04-24 23:16:04+00:00,FPGA Programs,0,Kiran760043/Full-Adder,258644790,Verilog,Full-Adder,37,0,2020-04-24 23:16:46+00:00,[],None
300,https://github.com/Kiran760043/Ripple-Carry-Adder.git,2020-04-24 23:17:55+00:00,FPGA Programs,0,Kiran760043/Ripple-Carry-Adder,258645039,Verilog,Ripple-Carry-Adder,87,0,2020-04-24 23:18:38+00:00,[],None
301,https://github.com/Abhishek9934/Whack-a-mole-Game-on-FPGA.git,2020-05-01 04:10:12+00:00,,0,Abhishek9934/Whack-a-mole-Game-on-FPGA,260376800,Verilog,Whack-a-mole-Game-on-FPGA,5,0,2020-05-01 04:18:45+00:00,[],None
302,https://github.com/alex7539021/my_MIPS.git,2020-05-09 11:53:01+00:00,,0,alex7539021/my_MIPS,262560006,Verilog,my_MIPS,5065,0,2020-05-09 11:54:44+00:00,[],
303,https://github.com/ss900405twtw/Computer-Architecture.git,2020-05-10 04:03:52+00:00,NTUCSIE 2019 Fall Course - Computer Architecture (Shih-Hao Hung),0,ss900405twtw/Computer-Architecture,262708779,Verilog,Computer-Architecture,1385,0,2021-07-09 14:52:40+00:00,[],None
304,https://github.com/moefh/fpga-vga-driver.git,2020-05-21 09:38:41+00:00,Simple VGA driver using an FPGA,0,moefh/fpga-vga-driver,265809744,Verilog,fpga-vga-driver,45,0,2020-05-21 10:23:36+00:00,[],https://api.github.com/licenses/mit
305,https://github.com/siddhantv10/verilog.git,2020-05-15 12:27:37+00:00,practice codes,0,siddhantv10/verilog,264187738,Verilog,verilog,39,0,2020-06-07 12:28:11+00:00,[],None
306,https://github.com/happysorry/CO_HW32.git,2020-05-16 09:36:48+00:00,,0,happysorry/CO_HW32,264403916,Verilog,CO_HW32,627,0,2020-05-16 14:44:47+00:00,[],None
307,https://github.com/janFrancoo/32-bit-Single-Cycle-MIPS-Processor.git,2020-05-18 10:25:34+00:00,32-bit MIPS CPU implementation on Verilog,0,janFrancoo/32-bit-Single-Cycle-MIPS-Processor,264904909,Verilog,32-bit-Single-Cycle-MIPS-Processor,16633,0,2020-05-26 08:20:39+00:00,"['mips', 'mips-architecture', 'verilog']",None
308,https://github.com/osamamagdy/Randomizer-module.git,2020-05-15 07:59:56+00:00,A Randomizer design using VerilogHDL for Computers that takes one input and generate random values ,0,osamamagdy/Randomizer-module,264133262,Verilog,Randomizer-module,47,0,2020-05-15 08:04:10+00:00,[],None
309,https://github.com/AyushMall124/Computer-Architecture--4-stage-pipelined-MIPS-processor.git,2020-05-13 08:30:42+00:00,,0,AyushMall124/Computer-Architecture--4-stage-pipelined-MIPS-processor,263571009,Verilog,Computer-Architecture--4-stage-pipelined-MIPS-processor,696,0,2020-05-13 08:33:41+00:00,[],None
310,https://github.com/cepdnaclk/CO224-E16.git,2020-05-07 20:27:06+00:00,,0,cepdnaclk/CO224-E16,262151456,Verilog,CO224-E16,22678,0,2020-10-08 17:51:04+00:00,[],None
311,https://github.com/Kiran760043/Decoder.git,2020-05-07 23:54:26+00:00,FPGA Programs,0,Kiran760043/Decoder,262183468,Verilog,Decoder,72,0,2020-05-07 23:56:19+00:00,[],None
312,https://github.com/Ang-Andrew/rhodonite.git,2020-05-10 12:00:07+00:00,,0,Ang-Andrew/rhodonite,262777300,Verilog,rhodonite,15,0,2020-05-12 11:18:56+00:00,[],None
313,https://github.com/sherlannn/Verilog.git,2020-05-10 21:21:27+00:00,This repo contains all my Verilog projects.,0,sherlannn/Verilog,262877733,Verilog,Verilog,5626,0,2023-06-24 19:06:45+00:00,"['verilog', 'alu']",None
314,https://github.com/Khasehemwy/CPU_Pipeline_SingleThreaded.git,2020-05-19 02:52:24+00:00,流水式单线程CPU设计（A design about pipelined single-threaded CPU）,0,Khasehemwy/CPU_Pipeline_SingleThreaded,265125584,Verilog,CPU_Pipeline_SingleThreaded,6687,0,2021-05-26 05:42:13+00:00,"['cpu', 'verilog']",None
315,https://github.com/KoalaYan/CS145-Labs.git,2020-05-18 01:36:41+00:00,,0,KoalaYan/CS145-Labs,264794829,Verilog,CS145-Labs,4395,0,2023-04-16 02:11:35+00:00,[],None
316,https://github.com/xinweiliu930/Digital-Design-Using-Verilog.git,2020-05-17 23:00:17+00:00,,0,xinweiliu930/Digital-Design-Using-Verilog,264772648,Verilog,Digital-Design-Using-Verilog,2381,0,2020-05-26 22:25:49+00:00,[],None
317,https://github.com/RocketFPGA/RocketFPGA_gateware.git,2020-05-17 19:08:36+00:00,RocketFPGA gateware,0,RocketFPGA/RocketFPGA_gateware,264737902,Verilog,RocketFPGA_gateware,180,0,2020-12-21 19:20:44+00:00,[],None
318,https://github.com/ELINGAP-7545/lab06-lab05-grupo-11.git,2020-05-09 00:01:04+00:00,lab06-lab05-grupo-11 created by GitHub Classroom,0,ELINGAP-7545/lab06-lab05-grupo-11,262452819,Verilog,lab06-lab05-grupo-11,1251,0,2020-05-22 14:56:36+00:00,[],None
319,https://github.com/codefuturedalao/computerDesignEx.git,2020-05-15 15:46:22+00:00,a very simple cpu design in the computer desgin experiment,0,codefuturedalao/computerDesignEx,264234103,Verilog,computerDesignEx,12,0,2020-05-15 16:22:18+00:00,[],None
320,https://github.com/AlpAcA0072/CS207_S20.git,2020-04-18 10:07:13+00:00,SUSTech_CS207_S20 南方科技大学_2020年春季学期数字逻辑练习,0,AlpAcA0072/CS207_S20,256721377,Verilog,CS207_S20,504,0,2020-04-28 02:35:25+00:00,[],https://api.github.com/licenses/mit
321,https://github.com/willriley/pipelined-cpu.git,2020-04-18 10:04:40+00:00,3-stage Pipelined RISC-V Microprocessor ,1,willriley/pipelined-cpu,256720939,Verilog,pipelined-cpu,55,0,2023-03-10 05:29:52+00:00,[],None
322,https://github.com/sarvesh8423/I2C-protocol.git,2020-04-27 08:37:58+00:00,"I2C protocol design, frequency matching with system and with outer clock ",0,sarvesh8423/I2C-protocol,259254630,Verilog,I2C-protocol,96,0,2020-11-22 08:29:08+00:00,[],None
323,https://github.com/cruelkiddy/MIPS_Processor.git,2020-05-01 02:55:08+00:00,A MIPS architecture processor built by Verilog HDL...Build a single-cycle then pipelin,0,cruelkiddy/MIPS_Processor,260366996,Verilog,MIPS_Processor,1894,0,2020-09-24 06:54:36+00:00,[],None
324,https://github.com/AiresCCCC/Verilog-study.git,2020-04-29 04:20:34+00:00,Verilog初学阶段的代码（HDLbits）,0,AiresCCCC/Verilog-study,259822792,Verilog,Verilog-study,57,0,2020-09-02 15:32:05+00:00,[],None
325,https://github.com/botrote/Archi_lab_4.git,2020-04-28 15:33:41+00:00,.,0,botrote/Archi_lab_4,259678187,Verilog,Archi_lab_4,149,0,2020-04-28 15:41:48+00:00,[],None
326,https://github.com/aminegaizi/VLSI-Verilog.git,2020-04-28 03:06:57+00:00,"Verilog code, Netlist and waveforms associated to ECE574 VLSI Design Class",0,aminegaizi/VLSI-Verilog,259517337,Verilog,VLSI-Verilog,7437,0,2020-10-04 19:28:10+00:00,[],None
327,https://github.com/rschlaikjer/ecp-alu-sample.git,2020-04-28 18:39:46+00:00,,0,rschlaikjer/ecp-alu-sample,259721606,Verilog,ecp-alu-sample,423,0,2020-04-28 21:43:29+00:00,[],None
328,https://github.com/jorlee99/Verilog-MP3-Player.git,2020-04-29 01:59:17+00:00,,1,jorlee99/Verilog-MP3-Player,259798999,Verilog,Verilog-MP3-Player,40989,0,2020-04-29 02:20:10+00:00,[],None
329,https://github.com/hikabekebin/tangnano_design.git,2020-05-02 01:56:53+00:00,SiPEED tang nano design repository,0,hikabekebin/tangnano_design,260595352,Verilog,tangnano_design,6,0,2020-05-02 02:17:23+00:00,[],None
330,https://github.com/ARohithReddy/multiplier.git,2020-04-22 07:05:19+00:00,Digital circuit description to perform multiplication with data_path and control_path using verilog,1,ARohithReddy/multiplier,257819768,Verilog,multiplier,159,0,2020-07-30 06:46:06+00:00,"['verilog', 'multiplier', 'datapath', 'controlpath', 'data-path', 'verilog-code']",None
331,https://github.com/chmousset/cosim_hdl_analog.git,2020-05-19 22:19:00+00:00,verilog and SPICE co-similation,0,chmousset/cosim_hdl_analog,265381099,Verilog,cosim_hdl_analog,1,0,2020-05-19 22:19:25+00:00,[],None
332,https://github.com/raryanatkins/FPGAGame.git,2020-05-13 20:13:26+00:00,,0,raryanatkins/FPGAGame,263733298,Verilog,FPGAGame,13621,0,2020-05-13 20:24:53+00:00,[],None
333,https://github.com/Kiran760043/Finite-State-Machine.git,2020-05-16 03:46:10+00:00,FPGA Programs,0,Kiran760043/Finite-State-Machine,264353240,Verilog,Finite-State-Machine,562,0,2020-05-16 03:47:47+00:00,[],None
334,https://github.com/midn8hustlr/booth-multiplier-bist.git,2020-04-30 07:13:24+00:00,4-bit Booth's Multiplier circuit with Built-in Self-test feature,0,midn8hustlr/booth-multiplier-bist,260139703,Verilog,booth-multiplier-bist,1614,0,2020-05-06 08:51:17+00:00,[],https://api.github.com/licenses/apache-2.0
335,https://github.com/swathi710/syr2ksource.git,2020-05-08 13:34:13+00:00,,0,swathi710/syr2ksource,262332060,Verilog,syr2ksource,2,0,2020-05-08 13:36:32+00:00,[],None
336,https://github.com/adhamosama/Pipelined-MP.git,2020-05-02 23:03:20+00:00,,0,adhamosama/Pipelined-MP,260790686,Verilog,Pipelined-MP,1,0,2020-05-03 14:00:37+00:00,[],None
337,https://github.com/kie4280/cpu_design2.git,2020-05-11 12:03:31+00:00,,0,kie4280/cpu_design2,263030399,Verilog,cpu_design2,683,0,2020-05-14 11:29:15+00:00,[],None
338,https://github.com/PAN-Ziyue/Nexys4_Utils.git,2020-05-11 06:29:20+00:00,Nexys4 version of some utility from ZJU-ArchLab,0,PAN-Ziyue/Nexys4_Utils,262957774,Verilog,Nexys4_Utils,27,0,2021-05-14 05:43:11+00:00,"['verilog', 'vivado']",https://api.github.com/licenses/mit
339,https://github.com/GGuedesAB/ConfigurableCache.git,2020-05-20 03:53:04+00:00,A size configurable cache implementation,0,GGuedesAB/ConfigurableCache,265444418,Verilog,ConfigurableCache,3,0,2020-05-20 03:58:24+00:00,[],None
340,https://github.com/saint1998/HWSynLab.git,2020-05-18 08:55:04+00:00,,0,saint1998/HWSynLab,264882968,Verilog,HWSynLab,10,0,2020-05-18 09:06:17+00:00,[],None
341,https://github.com/rohansharmaa/gray_counter.git,2020-05-16 16:04:17+00:00,A Gray counter implemented using Verilog,0,rohansharmaa/gray_counter,264474084,Verilog,gray_counter,5,0,2020-05-16 16:08:23+00:00,[],None
342,https://github.com/manasdtrivedi/MIPS-Datapath-Components-and-ALU-Design.git,2020-05-21 11:48:53+00:00,COA Assignment 3 ,0,manasdtrivedi/MIPS-Datapath-Components-and-ALU-Design,265835025,Verilog,MIPS-Datapath-Components-and-ALU-Design,5293,0,2020-06-16 08:22:49+00:00,[],None
343,https://github.com/zwm/iir_order2.git,2020-05-19 11:15:15+00:00,,0,zwm/iir_order2,265225615,Verilog,iir_order2,7,0,2020-05-20 03:21:27+00:00,[],None
344,https://github.com/Kashyappatel14/4-way_Traffic_light_control_system_using_Verilog-HDL.git,2020-04-24 06:08:46+00:00,4-way Traffic light control system using Verilog HDL,0,Kashyappatel14/4-way_Traffic_light_control_system_using_Verilog-HDL,258422000,Verilog,4-way_Traffic_light_control_system_using_Verilog-HDL,222,0,2020-04-24 06:10:34+00:00,[],None
345,https://github.com/talicopanda/verilog.git,2020-04-25 02:10:45+00:00,Studies in Verilog,0,talicopanda/verilog,258667629,Verilog,verilog,44,0,2020-04-25 03:07:58+00:00,[],None
346,https://github.com/Kiran760043/Adder-Subtractor.git,2020-04-24 23:19:27+00:00,,0,Kiran760043/Adder-Subtractor,258645279,Verilog,Adder-Subtractor,55,0,2020-04-24 23:20:06+00:00,[],None
347,https://github.com/gauravzalariya/RISCV---RV32I.git,2020-04-25 16:20:00+00:00,Comuputer Architecture Project,0,gauravzalariya/RISCV---RV32I,258820317,Verilog,RISCV---RV32I,5,0,2020-04-25 16:45:45+00:00,[],None
348,https://github.com/nklein9/LegV8_64bit_Klein_S18.git,2020-04-27 00:37:26+00:00,Simulated 64bit Processor using an AlteraDE0 from basic logic gates using subset of ARMv8 instructions,0,nklein9/LegV8_64bit_Klein_S18,259164979,Verilog,LegV8_64bit_Klein_S18,1773,0,2020-04-27 00:42:38+00:00,[],
349,https://github.com/jackkoenig/verilator-and-reduction-bug.git,2020-04-30 20:01:28+00:00,,0,jackkoenig/verilator-and-reduction-bug,260306590,Verilog,verilator-and-reduction-bug,2,0,2020-04-30 20:28:27+00:00,[],None
350,https://github.com/Kiran760043/Logic-Unit.git,2020-05-02 00:48:46+00:00,FPGA Programs,0,Kiran760043/Logic-Unit,260587716,Verilog,Logic-Unit,58,0,2020-05-02 00:49:49+00:00,[],None
351,https://github.com/wylieza/hpes_prac5.git,2020-05-02 08:33:59+00:00,,0,wylieza/hpes_prac5,260645706,Verilog,hpes_prac5,9,0,2020-12-25 07:29:44+00:00,[],None
352,https://github.com/Kiran760043/Priority-Encoder.git,2020-05-07 00:32:16+00:00,FPGA Programs,0,Kiran760043/Priority-Encoder,261911316,Verilog,Priority-Encoder,31,0,2020-05-07 00:33:58+00:00,[],None
353,https://github.com/jena-thinman/16_bit_ALU-Verilog.git,2020-05-06 23:51:01+00:00,,0,jena-thinman/16_bit_ALU-Verilog,261905290,Verilog,16_bit_ALU-Verilog,426,0,2020-05-07 00:54:19+00:00,[],None
354,https://github.com/vivinperis/Verilogassignment.git,2020-05-07 05:26:44+00:00,Part of advanced computer architecture course,0,vivinperis/Verilogassignment,261957530,Verilog,Verilogassignment,1776,0,2020-05-07 05:58:59+00:00,[],None
355,https://github.com/JurairBhat/tomasulo-verilog-.git,2020-05-07 08:17:04+00:00,,0,JurairBhat/tomasulo-verilog-,261990978,Verilog,tomasulo-verilog-,338,0,2020-05-17 20:23:32+00:00,[],None
356,https://github.com/spencerSunLingWei/Verilog_start_up.git,2020-05-07 04:25:24+00:00,small programs in Verilog for practicing / files for modelsim,0,spencerSunLingWei/Verilog_start_up,261948910,Verilog,Verilog_start_up,30,0,2020-05-07 04:29:10+00:00,[],None
357,https://github.com/zhewang1996/Flash-test.git,2020-05-07 04:39:08+00:00,512M Flash test use Ethernet,0,zhewang1996/Flash-test,261950754,Verilog,Flash-test,31,0,2020-05-10 01:16:10+00:00,[],None
358,https://github.com/Turux/FPGA-asgmt7.git,2020-05-07 12:41:05+00:00,Speeding Alert System (SAS),0,Turux/FPGA-asgmt7,262046906,Verilog,FPGA-asgmt7,378,0,2020-05-07 12:41:14+00:00,[],None
359,https://github.com/souvicksaha95/Booth-s-Multiplication-Algorithm-in-Verilog-Datapath-Control.git,2020-05-16 02:23:45+00:00,"Using the Datapath and Control Design approach, I made a system to calculate the GCD of two numbers. This is an example that was given in the NPTEL course 'Hardware Modeling Using Verilog' by Prof. Indranil Sengupta.",0,souvicksaha95/Booth-s-Multiplication-Algorithm-in-Verilog-Datapath-Control,264342077,Verilog,Booth-s-Multiplication-Algorithm-in-Verilog-Datapath-Control,237,0,2020-05-17 04:29:10+00:00,[],None
360,https://github.com/souvicksaha95/Flip-Flop-models-in-verilog.git,2020-05-15 13:55:22+00:00,"D, JK, T, RS flip flops modelled and simulated in verilog",0,souvicksaha95/Flip-Flop-models-in-verilog,264207044,Verilog,Flip-Flop-models-in-verilog,4,0,2020-05-16 03:59:54+00:00,[],None
361,https://github.com/xx172/xx1.git,2020-05-08 11:20:29+00:00,verilog code for LU,0,xx172/xx1,262304155,Verilog,xx1,1,0,2020-05-08 11:25:14+00:00,[],None
362,https://github.com/antmicro-labs/fastvdma-wrapper.git,2020-05-18 18:50:22+00:00,,0,antmicro-labs/fastvdma-wrapper,265031749,Verilog,fastvdma-wrapper,19,0,2020-06-02 11:35:35+00:00,[],None
363,https://github.com/igarnett6/CS-UY-2204.git,2020-05-13 20:58:43+00:00,Files for Digital Logic and Finite State Machine Design,0,igarnett6/CS-UY-2204,263741752,Verilog,CS-UY-2204,132162,0,2020-05-13 21:01:56+00:00,[],None
364,https://github.com/lichingcat/LogicDesign_Final-Project-Toybox.git,2020-05-06 02:19:29+00:00,,0,lichingcat/LogicDesign_Final-Project-Toybox,261630867,Verilog,LogicDesign_Final-Project-Toybox,8,0,2020-05-06 02:21:40+00:00,[],None
365,https://github.com/cGandom/Multi-Cycle-MIPS.git,2020-05-16 12:36:31+00:00,Computer Architecture - Computer Assignment 3,0,cGandom/Multi-Cycle-MIPS,264433477,Verilog,Multi-Cycle-MIPS,33,0,2020-12-09 14:23:40+00:00,[],None
366,https://github.com/samarth2317/Designing-5x7-Convolution-at-300MHz-.git,2020-05-17 01:20:16+00:00,,0,samarth2317/Designing-5x7-Convolution-at-300MHz-,264559962,Verilog,Designing-5x7-Convolution-at-300MHz-,12835,0,2020-05-17 01:23:00+00:00,[],None
367,https://github.com/twentworth2/ECE554.git,2020-05-13 02:29:04+00:00,,0,twentworth2/ECE554,263505161,Verilog,ECE554,5620,0,2020-05-13 02:37:42+00:00,[],https://api.github.com/licenses/mit
368,https://github.com/moste00/LFSR-Randomizer-Verilog.git,2020-04-27 23:38:27+00:00,,0,moste00/LFSR-Randomizer-Verilog,259481928,Verilog,LFSR-Randomizer-Verilog,1,0,2020-04-27 23:39:29+00:00,[],None
369,https://github.com/NestorDP/Ethernet-DE2_115.git,2020-04-21 20:46:50+00:00,Repositório para desenvolvimento do projeto de comunicação ethernet para aplaca DE2-115,0,NestorDP/Ethernet-DE2_115,257711980,Verilog,Ethernet-DE2_115,5156,0,2020-04-21 21:16:40+00:00,[],None
370,https://github.com/zlu15/Computer-Architecture-Single_Cycle.git,2020-04-21 16:46:13+00:00,,0,zlu15/Computer-Architecture-Single_Cycle,257655049,Verilog,Computer-Architecture-Single_Cycle,95,0,2020-04-21 16:47:16+00:00,[],None
371,https://github.com/helloworld1983/bfd_artix.git,2020-04-25 03:32:01+00:00,,1,helloworld1983/bfd_artix,258679068,,bfd_artix,2653,0,2021-01-11 18:01:52+00:00,[],None
372,https://github.com/tanawatdee/light-stick.git,2020-04-28 03:42:25+00:00,,0,tanawatdee/light-stick,259523780,Verilog,light-stick,1021,0,2020-04-28 04:42:39+00:00,[],None
373,https://github.com/yifeichong/MIPS-CPU.git,2020-04-18 02:50:30+00:00,5-segment pipelined,0,yifeichong/MIPS-CPU,256656342,Verilog,MIPS-CPU,3757,0,2020-04-18 02:51:22+00:00,[],None
374,https://github.com/FrankTrek/Verilog_Design.git,2020-05-07 11:56:27+00:00,,0,FrankTrek/Verilog_Design,262037385,Verilog,Verilog_Design,19,0,2020-05-10 15:00:54+00:00,[],None
375,https://github.com/khayamx/HPES.git,2020-05-06 19:14:06+00:00,High performance embedded systems course practicals,0,khayamx/HPES,261855976,Verilog,HPES,6,0,2020-05-14 14:30:39+00:00,[],None
376,https://github.com/Amazingxt/HDLBits.git,2020-05-08 09:10:09+00:00,"HDLBits answers about verilog problems, the url of these problems is https://hdlbits.01xz.net/wiki/Step_one",0,Amazingxt/HDLBits,262277476,Verilog,HDLBits,41,0,2020-05-08 09:22:02+00:00,[],None
377,https://github.com/caseysilcox/EE371_Lab5.git,2020-05-15 21:50:02+00:00,,0,caseysilcox/EE371_Lab5,264305858,Verilog,EE371_Lab5,14802,0,2020-05-15 21:52:02+00:00,[],None
378,https://github.com/rohansharmaa/KoggeStoneAdder-Verilog.git,2020-05-16 16:09:45+00:00,A Kogge-Stone adder implemented using Verilog,0,rohansharmaa/KoggeStoneAdder-Verilog,264475109,Verilog,KoggeStoneAdder-Verilog,4,0,2021-01-24 12:38:11+00:00,[],None
379,https://github.com/zhengzaiyi/course_notes.git,2020-05-15 07:18:07+00:00,my coursenotes,0,zhengzaiyi/course_notes,264124444,Verilog,course_notes,4406,0,2020-06-10 04:41:47+00:00,[],None
380,https://github.com/AnastasyaAleksandrovskaya/InformationSecurity.git,2020-05-16 17:04:01+00:00,,0,AnastasyaAleksandrovskaya/InformationSecurity,264485213,Verilog,InformationSecurity,18,0,2020-05-16 17:16:10+00:00,[],None
381,https://github.com/LeatherE/CAD2020.git,2020-05-19 16:09:54+00:00,,0,LeatherE/CAD2020,265296836,Verilog,CAD2020,43477,0,2021-03-26 07:48:34+00:00,[],None
382,https://github.com/rkumarsingh35/Pair-Wise-Multiplier-verilog-code.git,2020-04-17 06:03:06+00:00,,0,rkumarsingh35/Pair-Wise-Multiplier-verilog-code,256415872,Verilog,Pair-Wise-Multiplier-verilog-code,150,0,2020-04-17 06:28:05+00:00,[],None
383,https://github.com/ssimbul/Verilog-Egg-Timer-Project.git,2020-04-17 21:20:21+00:00,,0,ssimbul/Verilog-Egg-Timer-Project,256612257,Verilog,Verilog-Egg-Timer-Project,10,0,2020-04-17 21:23:17+00:00,[],None
384,https://github.com/ELINGAP-7545/lab05-grupo-2.git,2020-04-18 05:15:13+00:00,,0,ELINGAP-7545/lab05-grupo-2,256675132,Verilog,lab05-grupo-2,1890,0,2020-04-25 14:25:48+00:00,[],None
385,https://github.com/alimpk/ce-aut-logic-ta.git,2020-04-17 15:54:21+00:00,,0,alimpk/ce-aut-logic-ta,256546961,Verilog,ce-aut-logic-ta,18,0,2023-01-28 14:47:30+00:00,[],None
386,https://github.com/ELINGAP-7545/lab05-lab05-grupo-11.git,2020-04-20 00:31:41+00:00,lab05-lab05-grupo-11 created by GitHub Classroom,0,ELINGAP-7545/lab05-lab05-grupo-11,257132013,Verilog,lab05-lab05-grupo-11,543,0,2020-04-25 16:30:59+00:00,[],None
387,https://github.com/msishuvo/4-Bit-Adder-Layout-Design-VLSI.git,2020-04-19 17:45:31+00:00,VLSI Layout of 4-bit adder using NAND Gate only.,0,msishuvo/4-Bit-Adder-Layout-Design-VLSI,257064521,Verilog,4-Bit-Adder-Layout-Design-VLSI,61,0,2020-04-19 19:02:17+00:00,[],https://api.github.com/licenses/mit
388,https://github.com/JCloete/EEE4120F-Practicals.git,2020-04-30 13:40:23+00:00,Repository for EEE4120F Vivado practicals,0,JCloete/EEE4120F-Practicals,260221947,Verilog,EEE4120F-Practicals,153,0,2020-08-31 07:39:56+00:00,[],None
389,https://github.com/josh-macfie/IRSensor.git,2020-04-25 22:41:03+00:00,Verilog code for the QRE1113 IR sesnor,0,josh-macfie/IRSensor,258888843,Verilog,IRSensor,2,0,2020-04-25 22:45:23+00:00,[],None
390,https://github.com/SyedWilayath/VerilogCodes.git,2020-05-04 06:11:01+00:00,,0,SyedWilayath/VerilogCodes,261094389,Verilog,VerilogCodes,125,0,2020-05-04 06:43:17+00:00,[],None
391,https://github.com/liu-allan/Simon-Verilog.git,2020-05-04 02:54:24+00:00,ECE241 Final Project: Simon Game replicated in Verilog for the DE1-SOC board,0,liu-allan/Simon-Verilog,261067206,Verilog,Simon-Verilog,14847,0,2020-05-04 02:56:27+00:00,[],None
392,https://github.com/dianaMess/schoolmips.git,2020-04-30 21:23:10+00:00,,0,dianaMess/schoolmips,260321325,Verilog,schoolmips,5074,0,2020-05-01 19:23:32+00:00,[],
393,https://github.com/n-samar/Nanci.git,2020-05-01 21:43:17+00:00,Not Another Network on Chip,0,n-samar/Nanci,260564078,Verilog,Nanci,4396,0,2020-07-19 21:11:58+00:00,[],None
394,https://github.com/Kiran760043/Arithemtic-Unit.git,2020-05-01 03:18:48+00:00,FPGA Programs,0,Kiran760043/Arithemtic-Unit,260370105,Verilog,Arithemtic-Unit,66,0,2020-05-01 03:19:57+00:00,[],None
395,https://github.com/daisuke-k/kuis-isle3hw-tutorial.git,2020-05-01 14:34:54+00:00,,0,daisuke-k/kuis-isle3hw-tutorial,260480349,Verilog,kuis-isle3hw-tutorial,16,0,2020-05-01 15:32:02+00:00,[],None
396,https://github.com/anlowee/MCPU.git,2020-05-11 09:11:55+00:00,Multicycle CPU experience 2020 spring,0,anlowee/MCPU,262993541,Verilog,MCPU,28,0,2020-11-04 00:05:19+00:00,[],None
397,https://github.com/johnsonkao0213/CO_LAB3.git,2020-05-12 14:58:11+00:00,,0,johnsonkao0213/CO_LAB3,263368486,Verilog,CO_LAB3,333,0,2020-05-21 15:42:11+00:00,[],None
398,https://github.com/berkaytacar/DIGITAL-DESIGN.git,2020-05-12 22:32:14+00:00,,0,berkaytacar/DIGITAL-DESIGN,263466871,Verilog,DIGITAL-DESIGN,8206,0,2020-05-13 21:02:29+00:00,[],None
399,https://github.com/anlowee/PCPU.git,2020-05-13 12:27:13+00:00,pipline CPU 2020 Spring experience by WXC,0,anlowee/PCPU,263623153,Verilog,PCPU,61,0,2020-11-04 00:04:33+00:00,[],None
400,https://github.com/mironov-aa/prs_cpld_prj.git,2020-05-14 19:43:07+00:00,,0,mironov-aa/prs_cpld_prj,264009355,Verilog,prs_cpld_prj,14,0,2021-01-21 18:30:43+00:00,[],None
401,https://github.com/bendelathouwer/verilog-examples-opensource-tools.git,2020-05-14 15:36:06+00:00,"verilog examples with opensource tools(fomu toolchain, iverilog and GTK wave)",0,bendelathouwer/verilog-examples-opensource-tools,263954695,Verilog,verilog-examples-opensource-tools,482,0,2023-09-10 18:29:05+00:00,[],None
402,https://github.com/ademilua/miniMIPS_Test_Data_Optimization.git,2020-05-08 10:29:08+00:00,Generates test program and Fault coverage for miniMIPS Processor.,0,ademilua/miniMIPS_Test_Data_Optimization,262294255,Verilog,miniMIPS_Test_Data_Optimization,6268,0,2020-05-08 10:57:20+00:00,[],None
403,https://github.com/lyuyangly/RISCV_SOC.git,2020-05-10 17:13:06+00:00,,0,lyuyangly/RISCV_SOC,262836950,Verilog,RISCV_SOC,1430,0,2022-07-12 14:38:49+00:00,[],None
404,https://github.com/Jayant-Duneja/2-Stage-Pipelined-Mips-Processsor.git,2020-04-20 19:06:02+00:00,A 2 stage pipelined Mips Processor was implemented using Verilog HDL,0,Jayant-Duneja/2-Stage-Pipelined-Mips-Processsor,257378368,Verilog,2-Stage-Pipelined-Mips-Processsor,294,0,2020-04-20 19:08:53+00:00,[],None
405,https://github.com/0Kasperski0/KAUE.git,2020-04-21 06:44:31+00:00,Digital Signal Processing - simple counter,0,0Kasperski0/KAUE,257503772,Verilog,KAUE,2,0,2021-03-08 22:21:05+00:00,[],None
406,https://github.com/zlu15/Computer-Architecture-Pipelined_Architecture.git,2020-04-21 16:48:17+00:00,,0,zlu15/Computer-Architecture-Pipelined_Architecture,257655551,Verilog,Computer-Architecture-Pipelined_Architecture,89,0,2020-04-21 16:49:25+00:00,[],None
407,https://github.com/mugadza/MyClock.git,2020-04-21 21:13:54+00:00,verilog,0,mugadza/MyClock,257717263,Verilog,MyClock,7,0,2020-04-21 21:14:50+00:00,[],None
408,https://github.com/anands-repo/SoftAssociativeMemory.git,2020-04-22 17:45:39+00:00,A hardware auto-associative memory model that can learn to filter noise,0,anands-repo/SoftAssociativeMemory,257976378,Verilog,SoftAssociativeMemory,949,0,2020-04-22 17:46:47+00:00,"['memory', 'online-learning', 'clustering']",
409,https://github.com/NirajKinnal/IEEE-SMP-2020-Ass-1-Q-1-Computer-Architecture.git,2020-04-18 13:20:31+00:00,,0,NirajKinnal/IEEE-SMP-2020-Ass-1-Q-1-Computer-Architecture,256758806,Verilog,IEEE-SMP-2020-Ass-1-Q-1-Computer-Architecture,3,0,2020-04-18 13:31:06+00:00,[],None
410,https://github.com/amanahuja62/I2C.git,2020-04-19 10:15:03+00:00,This project involves the synthesis of I2C bus using verilog code.,0,amanahuja62/I2C,256969035,Verilog,I2C,18,0,2021-05-31 17:35:58+00:00,[],None
411,https://github.com/leo-dh/50002_1D.git,2020-04-25 06:21:50+00:00,,0,leo-dh/50002_1D,258702542,Verilog,50002_1D,37681,0,2020-04-25 06:22:29+00:00,[],None
412,https://github.com/courageheart/CortexM0_SOC.git,2020-04-17 00:41:27+00:00,,3,courageheart/CortexM0_SOC,256363078,,CortexM0_SOC,804,0,2020-04-18 15:53:33+00:00,[],None
413,https://github.com/RickyTino/CatnipSoC.git,2020-05-10 01:48:28+00:00,An SoC on NexysA7-100T FPGA board based on Xilinx IPs and MangoMIPS32 processor core.,0,RickyTino/CatnipSoC,262692436,Verilog,CatnipSoC,56857,0,2020-06-26 23:21:50+00:00,[],None
414,https://github.com/swathi710/syr2k-verilog.git,2020-05-08 13:13:16+00:00,,0,swathi710/syr2k-verilog,262327287,Verilog,syr2k-verilog,1,0,2020-05-08 13:32:35+00:00,[],None
415,https://github.com/AARakin/ECE552_CompArch.git,2020-05-11 04:14:13+00:00,,0,AARakin/ECE552_CompArch,262936063,Verilog,ECE552_CompArch,4183,0,2020-05-11 04:16:24+00:00,[],None
416,https://github.com/maheshbhatk/i2c.git,2020-05-09 09:57:33+00:00,The several codes i have seen so far uses sequential execution of the scl and sda and therefore sda changes when scl is at the edge.But in my code the sda changes only when scl is exactly at zero(Like the actual waveform of the I2C protocol),1,maheshbhatk/i2c,262540845,Verilog,i2c,9,0,2020-08-02 08:13:28+00:00,"['verilog', 'i2c', 'i2c-protocol', 'i2c-master']",None
417,https://github.com/unnatr2/ECE385_Final_Project.git,2020-05-06 04:37:09+00:00,"Final Project for ECE 385 Spring 2020 (Unnat Ramjiyani, Rio Martinez)",0,unnatr2/ECE385_Final_Project,261652827,Verilog,ECE385_Final_Project,25122,0,2020-05-06 05:15:34+00:00,[],None
418,https://github.com/sortofamudkip/Computer-Architecture-HW-2018.git,2020-05-11 16:28:06+00:00,,0,sortofamudkip/Computer-Architecture-HW-2018,263097495,Verilog,Computer-Architecture-HW-2018,698,0,2020-05-11 18:27:12+00:00,[],None
419,https://github.com/ELINGAP-7545/lab06-grupo1.git,2020-05-07 22:47:33+00:00,lab06-grupo1 created by GitHub Classroom,0,ELINGAP-7545/lab06-grupo1,262174296,Verilog,lab06-grupo1,9414,0,2020-05-25 17:53:25+00:00,[],None
420,https://github.com/GarretCarmouche/SPI.git,2020-05-09 16:22:14+00:00,Learning Verilog by implementing an SPI,0,GarretCarmouche/SPI,262610963,Verilog,SPI,13,0,2020-05-09 16:23:30+00:00,[],None
421,https://github.com/m-alansary/MIPS-Processor-Verilog.git,2020-05-10 04:18:05+00:00,,0,m-alansary/MIPS-Processor-Verilog,262710505,Verilog,MIPS-Processor-Verilog,5,0,2020-05-10 04:24:39+00:00,[],None
422,https://github.com/hjz0206/16FFT.git,2020-05-15 03:54:19+00:00,,0,hjz0206/16FFT,264090617,Verilog,16FFT,17,0,2020-05-15 03:55:32+00:00,[],None
423,https://github.com/NCTUCS-Computer-Organization/LAB3.git,2020-05-18 09:10:22+00:00,Garbage ,0,NCTUCS-Computer-Organization/LAB3,264886873,Verilog,LAB3,649,0,2021-02-13 07:41:35+00:00,[],None
424,https://github.com/Luca-parr/synthesis_and_opt.git,2020-04-22 13:23:18+00:00,,0,Luca-parr/synthesis_and_opt,257908371,Verilog,synthesis_and_opt,152479,0,2020-07-07 20:16:59+00:00,[],None
425,https://github.com/johnnycck/DIC_HW3.git,2020-04-21 08:53:01+00:00,,0,johnnycck/DIC_HW3,257536179,Verilog,DIC_HW3,1068,0,2020-04-28 14:57:07+00:00,[],None
426,https://github.com/jackychiangtw/files.git,2020-05-21 12:33:18+00:00,,0,jackychiangtw/files,265843920,Verilog,files,40,0,2020-05-27 06:51:38+00:00,[],None
427,https://github.com/boothse-osu/ece272-design-2020.git,2020-05-20 05:03:31+00:00,,0,boothse-osu/ece272-design-2020,265457250,Verilog,ece272-design-2020,118,0,2020-06-06 06:37:33+00:00,[],None
428,https://github.com/moste00/SPI___version2.git,2020-05-14 21:33:59+00:00,,0,moste00/SPI___version2,264030062,Verilog,SPI___version2,2,0,2020-05-14 21:34:43+00:00,[],None
429,https://github.com/diggitall/deneme.git,2020-05-14 21:17:26+00:00,Deneme GitHub projesi,0,diggitall/deneme,264027198,Verilog,deneme,1,0,2020-05-16 10:52:39+00:00,[],None
430,https://github.com/Kyouma48596/verilog-stuff.git,2020-05-16 04:17:01+00:00,A repo where i keep track of my progress trying to learn the verilog HDL.,0,Kyouma48596/verilog-stuff,264357230,Verilog,verilog-stuff,50,0,2021-06-25 03:55:35+00:00,[],None
431,https://github.com/fmahmoo3/FinalProject_GoneFishIn.git,2020-05-13 08:12:16+00:00,FPGA Based Fishing game. Please see /doc folder for more information,0,fmahmoo3/FinalProject_GoneFishIn,263566618,Verilog,FinalProject_GoneFishIn,18103,0,2020-05-13 08:18:02+00:00,[],None
432,https://github.com/websterbei/MIPS-CPU-Design-Verilog.git,2020-05-19 04:27:24+00:00,Verilog design of a mips CPU,0,websterbei/MIPS-CPU-Design-Verilog,265144454,Verilog,MIPS-CPU-Design-Verilog,932,0,2020-05-19 04:28:06+00:00,[],None
433,https://github.com/mikusnowy/-.git,2020-05-19 03:28:06+00:00,学校的辣鸡课程设计所写，没啥实际用处，造福后人吧...,0,mikusnowy/-,265132877,Verilog,-,3,0,2020-05-19 03:40:18+00:00,[],None
434,https://github.com/ManiaciaChao/lab-verilog.git,2020-05-19 16:14:39+00:00,"HUST verilog labs, including instructions, templates and my implements. ",0,ManiaciaChao/lab-verilog,265297984,Verilog,lab-verilog,8,0,2023-01-28 00:05:38+00:00,[],None
435,https://github.com/jakub-guzewicz/Sycy_Reference_Model_6.git,2020-04-27 20:26:42+00:00,,0,jakub-guzewicz/Sycy_Reference_Model_6,259443811,Verilog,Sycy_Reference_Model_6,57887,0,2020-06-16 18:50:06+00:00,[],None
436,https://github.com/jmkoenig/EE480Proj4.git,2020-04-29 23:11:34+00:00,Pipelined Float,0,jmkoenig/EE480Proj4,260065959,Verilog,EE480Proj4,2112,0,2020-05-05 04:08:18+00:00,[],None
437,https://github.com/pcotret/hello_zedboard.git,2020-04-30 15:59:52+00:00,,0,pcotret/hello_zedboard,260256138,Verilog,hello_zedboard,33010,0,2022-08-29 15:11:45+00:00,[],None
438,https://github.com/LuukEsselbrugge/FPGA.git,2020-05-05 10:27:28+00:00,Hell,0,LuukEsselbrugge/FPGA,261426419,Verilog,FPGA,202197,0,2020-10-31 00:48:50+00:00,[],None
439,https://github.com/yangtau/mips-cpu.git,2020-04-27 14:04:19+00:00,,0,yangtau/mips-cpu,259341382,Verilog,mips-cpu,535,0,2023-01-28 11:24:06+00:00,[],None
440,https://github.com/Tyreyn/RS-232.git,2020-04-28 09:56:42+00:00,,0,Tyreyn/RS-232,259597706,Verilog,RS-232,5,0,2020-05-17 13:31:23+00:00,[],None
441,https://github.com/Kiran760043/Gray-Code-to-Binary.git,2020-05-09 17:03:18+00:00,FPGA Programs,0,Kiran760043/Gray-Code-to-Binary,262618619,Verilog,Gray-Code-to-Binary,52,0,2020-05-09 17:04:08+00:00,[],None
442,https://github.com/Trilledya/ECE-583-Final-Project.git,2020-04-30 20:07:14+00:00,"Snake Project, Group 5 UNH Spring Semester 2019-2020",0,Trilledya/ECE-583-Final-Project,260307691,Verilog,ECE-583-Final-Project,5,0,2020-05-03 21:56:32+00:00,[],None
443,https://github.com/xiaolingyi/fpga_tetris.git,2020-05-10 03:21:21+00:00,"This is my Verilog code at ASIC Design course project.It's a FPAG based Tetris Game Atera quartus project,with scoring and puase function.",0,xiaolingyi/fpga_tetris,262703609,Verilog,fpga_tetris,60,0,2021-02-28 05:25:49+00:00,[],None
444,https://github.com/cornell-ece5745/example-src-sink-testing.git,2020-05-07 02:46:24+00:00,Example of PyMTL3 source/sink testing,0,cornell-ece5745/example-src-sink-testing,261933195,Verilog,example-src-sink-testing,38,0,2023-10-10 19:00:04+00:00,[],None
445,https://github.com/ELINGAP-7545/lab06-grupo_7.git,2020-05-07 23:03:01+00:00,lab06-grupo_7 created by GitHub Classroom,1,ELINGAP-7545/lab06-grupo_7,262176408,Verilog,lab06-grupo_7,70956,0,2020-05-21 23:29:43+00:00,[],None
446,https://github.com/Hannsel101/MIPS_32bit_Processor.git,2020-05-08 05:44:40+00:00,Computer Architecture Final Project,0,Hannsel101/MIPS_32bit_Processor,262237535,Verilog,MIPS_32bit_Processor,311,0,2020-11-16 03:37:07+00:00,[],None
447,https://github.com/rdguerrerom/VHDL_examples.git,2020-05-08 04:52:50+00:00,,0,rdguerrerom/VHDL_examples,262230015,Verilog,VHDL_examples,7,0,2020-05-08 05:05:14+00:00,[],None
448,https://github.com/ACESLabUCSD/TriLoc.git,2020-05-05 06:20:48+00:00,,0,ACESLabUCSD/TriLoc,261377261,Verilog,TriLoc,20585,0,2020-05-05 06:21:59+00:00,[],None
449,https://github.com/crispyMangos/SHA3_512.git,2020-05-16 02:22:42+00:00,sha3 Implementation for experimental poly Board,0,crispyMangos/SHA3_512,264341947,Verilog,SHA3_512,19,0,2020-05-16 02:25:15+00:00,[],None
450,https://github.com/ruchirjain24/rj240.git,2020-05-15 14:36:54+00:00,,0,ruchirjain24/rj240,264216955,Verilog,rj240,2027,0,2021-11-27 01:47:49+00:00,[],None
451,https://github.com/RohanVDvivedi/FpgaI2Ccontroller.git,2020-05-21 13:32:51+00:00,I2c master controller for FPGA in verilog,0,RohanVDvivedi/FpgaI2Ccontroller,265856683,Verilog,FpgaI2Ccontroller,315,0,2020-05-24 17:20:41+00:00,[],None
452,https://github.com/hyp3rflow/COSE221.git,2020-04-28 09:15:08+00:00,KU2020 | Logic Design | Assignment,0,hyp3rflow/COSE221,259588173,Verilog,COSE221,38,0,2020-07-09 08:59:04+00:00,[],None
453,https://github.com/t9d62/HDL-DigitalClock.git,2020-04-28 08:55:46+00:00,,0,t9d62/HDL-DigitalClock,259583373,Verilog,HDL-DigitalClock,606,0,2020-04-28 09:05:23+00:00,[],None
454,https://github.com/parth7stark/VLSI.git,2020-05-04 12:21:10+00:00,IIITDM coursework on VLSI,0,parth7stark/VLSI,261167768,Verilog,VLSI,45,0,2020-05-04 16:49:56+00:00,[],None
455,https://github.com/esteezy/Mock-Adler32-Checksum-Offload-Engine.git,2020-05-12 04:16:59+00:00,A Mock Adler32 Checksum Offload Engine. Demonstration of procedural modeling in Verilog. ,0,esteezy/Mock-Adler32-Checksum-Offload-Engine,263230434,Verilog,Mock-Adler32-Checksum-Offload-Engine,5,0,2021-10-04 04:40:33+00:00,[],None
456,https://github.com/xiaoerlang0359/verilog-Digital-circuits.git,2020-05-12 10:49:10+00:00,Study Notes and some small Digital Circuits,0,xiaoerlang0359/verilog-Digital-circuits,263309483,Verilog,verilog-Digital-circuits,4573,0,2020-05-13 15:47:45+00:00,[],None
457,https://github.com/kgubbi/RTL.git,2020-05-13 00:08:16+00:00,Sandbox for random RTL designs,0,kgubbi/RTL,263481513,Verilog,RTL,3,0,2020-08-17 02:48:45+00:00,[],None
458,https://github.com/richardboone/ece_224a_final.git,2020-05-13 01:06:58+00:00,,0,richardboone/ece_224a_final,263490519,Verilog,ece_224a_final,1345,0,2020-06-11 03:49:56+00:00,[],None
459,https://github.com/Evan8456/B58Cards.git,2020-05-13 05:58:48+00:00,,0,Evan8456/B58Cards,263538924,,B58Cards,67418,0,2020-06-08 23:02:08+00:00,[],https://api.github.com/licenses/mit
460,https://github.com/alex-aleyan/de1soc.git,2020-05-09 16:43:34+00:00,de1soc,0,alex-aleyan/de1soc,262615021,Verilog,de1soc,199398,0,2020-05-15 01:18:41+00:00,[],None
461,https://github.com/agungmini/verilogPING_SRF04.git,2020-05-03 19:04:14+00:00,,0,agungmini/verilogPING_SRF04,261000938,Verilog,verilogPING_SRF04,8803,0,2020-05-03 19:16:14+00:00,[],None
462,https://github.com/ReethuVinta/Resource-Arbiter.git,2020-04-21 06:47:27+00:00,Verilog codes for resource arbiter,0,ReethuVinta/Resource-Arbiter,257504435,Verilog,Resource-Arbiter,168,0,2021-04-24 09:53:26+00:00,[],None
463,https://github.com/ManiNandadeep/verilog.git,2020-04-29 19:21:00+00:00,my verilog codes,0,ManiNandadeep/verilog,260021499,Verilog,verilog,1880,0,2020-05-17 11:07:25+00:00,['verilog'],None
464,https://github.com/DnailZ/COLabs.git,2020-04-26 01:48:02+00:00,My Computer Organization Labs (2020 Spring),0,DnailZ/COLabs,258914370,Verilog,COLabs,10471,0,2020-06-17 10:03:02+00:00,[],None
465,https://github.com/YXL76/ParkingLot.git,2020-04-25 12:29:29+00:00,,0,YXL76/ParkingLot,258770442,Verilog,ParkingLot,4314,0,2023-01-28 01:33:43+00:00,[],https://api.github.com/licenses/mit
466,https://github.com/SeungminHwang/KAIST-EE312.git,2020-04-24 21:14:34+00:00,EE312 Lab(implementing CPU by using Verilog),0,SeungminHwang/KAIST-EE312,258625939,Verilog,KAIST-EE312,201,0,2021-08-02 03:35:33+00:00,[],None
467,https://github.com/zdzwie/Verilog_Ex.git,2020-04-25 14:17:40+00:00,Exercise with verliog and system verilog,0,zdzwie/Verilog_Ex,258793270,Verilog,Verilog_Ex,33,0,2020-09-03 16:03:10+00:00,[],None
468,https://github.com/jdc183/EECS301lab5.git,2020-04-17 23:49:50+00:00,,0,jdc183/EECS301lab5,256633428,Verilog,EECS301lab5,31,0,2020-04-18 02:35:18+00:00,[],None
469,https://github.com/amanahuja62/UART.git,2020-04-19 11:10:48+00:00,This project synthesizes digital circuit for UART using verilog.,0,amanahuja62/UART,256978970,Verilog,UART,23,0,2021-05-31 17:35:35+00:00,[],None
470,https://github.com/mohit11511/Design-and-FPGA-Implementation-of-8-bit-Logarithmic-Multiplier-using-Verilog-HDL.git,2020-04-24 05:54:18+00:00,,0,mohit11511/Design-and-FPGA-Implementation-of-8-bit-Logarithmic-Multiplier-using-Verilog-HDL,258419321,Verilog,Design-and-FPGA-Implementation-of-8-bit-Logarithmic-Multiplier-using-Verilog-HDL,33,0,2020-04-24 06:08:18+00:00,[],None
471,https://github.com/surajbidnur/async_fifo.git,2020-04-23 10:12:18+00:00,Simulation of an asynchronous fifo/buffer used to transfer data between different clock domains using verilog,0,surajbidnur/async_fifo,258165007,Verilog,async_fifo,4,0,2020-04-23 10:26:38+00:00,[],None
472,https://github.com/DACS-BAKKER/lc-3-processor-wspencerhurst.git,2020-04-22 15:41:49+00:00,lc-3-processor-wspencerhurst created by GitHub Classroom,0,DACS-BAKKER/lc-3-processor-wspencerhurst,257945741,Verilog,lc-3-processor-wspencerhurst,8,0,2020-04-22 16:55:34+00:00,[],None
473,https://github.com/kokkoroQwQ/diyCPU.git,2020-05-21 15:48:48+00:00,,0,kokkoroQwQ/diyCPU,265888935,Verilog,diyCPU,16,0,2020-05-21 16:25:29+00:00,[],https://api.github.com/licenses/apache-2.0
474,https://github.com/ritamdas2/RISC-V-CPU-.git,2020-05-21 23:45:44+00:00,Simulated the core functions of a RISC-V RV32I processor using Verilog and Xilinx software (EC413 Computer Architecture BU),0,ritamdas2/RISC-V-CPU-,265975516,Verilog,RISC-V-CPU-,11,0,2020-05-21 23:52:02+00:00,[],None
475,https://github.com/Kiran760043/Linear-Feedback-Shift-Register.git,2020-05-18 03:20:15+00:00,FPGA Programs,0,Kiran760043/Linear-Feedback-Shift-Register,264814241,Verilog,Linear-Feedback-Shift-Register,42,0,2020-05-18 03:28:38+00:00,[],None
476,https://github.com/nelgau/hicart.git,2020-05-15 05:09:27+00:00,This is a present for an old friend!,1,nelgau/hicart,264101286,Verilog,hicart,11111,0,2022-10-12 02:43:45+00:00,[],None
477,https://github.com/Kiran760043/Excess-3-to-BCD.git,2020-05-11 20:44:39+00:00,FPGA Programs,0,Kiran760043/Excess-3-to-BCD,263154204,Verilog,Excess-3-to-BCD,89,0,2020-05-11 20:50:31+00:00,[],None
478,https://github.com/hm-ysjiang/CompOrgTeam.git,2020-05-05 15:10:00+00:00,,0,hm-ysjiang/CompOrgTeam,261505625,Verilog,CompOrgTeam,12358,0,2021-04-28 19:26:55+00:00,[],None
479,https://github.com/Firefox2100/CPU_Design.git,2020-05-11 02:38:11+00:00,,0,Firefox2100/CPU_Design,262920893,Verilog,CPU_Design,709,0,2020-06-11 03:29:03+00:00,[],https://api.github.com/licenses/gpl-3.0
480,https://github.com/kichunya/AES.git,2020-04-20 19:50:37+00:00,AES encryptor/decryptor realisation (CBC),1,kichunya/AES,257388108,Verilog,AES,371,0,2020-04-20 20:03:55+00:00,[],None
481,https://github.com/liotahuf/UVM_project.git,2020-04-21 14:24:27+00:00,,0,liotahuf/UVM_project,257620858,Verilog,UVM_project,28938,0,2021-01-06 17:54:33+00:00,[],None
482,https://github.com/Tersur/ECE200_MIPS_PIPELINE_FORWARDING.git,2020-04-22 21:40:15+00:00,,0,Tersur/ECE200_MIPS_PIPELINE_FORWARDING,258026094,Verilog,ECE200_MIPS_PIPELINE_FORWARDING,62,0,2022-05-04 18:25:17+00:00,[],None
483,https://github.com/mgpixel/fpga-tetris.git,2020-04-19 23:49:20+00:00,,0,mgpixel/fpga-tetris,257126371,Verilog,fpga-tetris,12878,0,2020-05-05 16:38:14+00:00,[],None
484,https://github.com/Kiran760043/Comparator.git,2020-04-24 23:24:06+00:00,FPGA Programs,0,Kiran760043/Comparator,258645932,Verilog,Comparator,49,0,2020-04-24 23:25:44+00:00,[],None
485,https://github.com/BrianYu24/Final_Project.git,2020-04-22 03:26:24+00:00,,0,BrianYu24/Final_Project,257780984,Verilog,Final_Project,263884,0,2020-05-07 03:19:12+00:00,[],None
486,https://github.com/ludaolaonahai/lianghua.git,2020-04-28 06:11:49+00:00,,0,ludaolaonahai/lianghua,259547942,Verilog,lianghua,31,0,2020-05-19 05:28:29+00:00,[],None
487,https://github.com/rushmakes/DigitalCircuit.git,2020-05-03 18:06:48+00:00,,0,rushmakes/DigitalCircuit,260990749,Verilog,DigitalCircuit,1,0,2020-05-03 18:07:58+00:00,[],None
488,https://github.com/PanChrzan/RS-232.git,2020-05-04 07:56:50+00:00,,0,PanChrzan/RS-232,261112854,Verilog,RS-232,4,0,2020-05-04 15:45:18+00:00,[],None
489,https://github.com/Megamemnon/b1CPU.git,2020-04-26 02:28:08+00:00,A Verilog CPU supporting high level functions,0,Megamemnon/b1CPU,258920626,Verilog,b1CPU,30,0,2020-05-01 02:15:20+00:00,[],https://api.github.com/licenses/apache-2.0
490,https://github.com/Megamemnon/bram.git,2020-04-26 02:16:08+00:00,Simple Verilog RAM/ROM module to use Block RAM on FPGA ,0,Megamemnon/bram,258918753,Verilog,bram,8,0,2020-04-26 02:24:28+00:00,[],https://api.github.com/licenses/apache-2.0
491,https://github.com/Kiran760043/ROM.git,2020-04-26 01:52:45+00:00,FPGA Programs,0,Kiran760043/ROM,258915105,Verilog,ROM,54,0,2020-04-26 01:54:13+00:00,[],None
492,https://github.com/Saikovsky/PUL_74HC595.git,2020-04-27 08:34:12+00:00,Grupa nr 1,0,Saikovsky/PUL_74HC595,259253781,Verilog,PUL_74HC595,550,0,2020-05-25 10:43:53+00:00,[],None
493,https://github.com/prizesilvers2/Verilog_Project.git,2020-05-19 05:31:01+00:00,,0,prizesilvers2/Verilog_Project,265154271,Verilog,Verilog_Project,14177,0,2021-07-22 13:31:43+00:00,[],None
494,https://github.com/hejingjing2020/virilog-cpu-architect.git,2020-05-07 04:20:49+00:00,,0,hejingjing2020/virilog-cpu-architect,261948281,Verilog,virilog-cpu-architect,11,0,2023-09-26 19:25:33+00:00,[],None
495,https://github.com/kanungoramakrishna/rv5Design_Analysis.git,2020-05-07 06:26:44+00:00,,0,kanungoramakrishna/rv5Design_Analysis,261967981,Verilog,rv5Design_Analysis,639,0,2021-09-12 20:46:13+00:00,[],None
496,https://github.com/nj04707/Virtual-Keypad-Calculator.git,2020-05-09 02:53:49+00:00,The project is implemented through IR Sensors with Arduino implemented of Field-Programmable Gate Array (FPGA).The project qualified to participate in DPEC ( Digital logic & Design Project Exhibition and Competition 2019 ) held at Habib University. ,0,nj04707/Virtual-Keypad-Calculator,262475647,Verilog,Virtual-Keypad-Calculator,8439,0,2020-05-13 22:32:18+00:00,[],None
497,https://github.com/eunnati1/Computer-Architecture.git,2020-04-29 21:48:27+00:00,Laboratory Source Files - VERILOG,0,eunnati1/Computer-Architecture,260053223,Verilog,Computer-Architecture,3892,0,2020-04-29 22:39:34+00:00,[],None
498,https://github.com/jordanpenard/FPGA-LCD.git,2020-04-29 15:05:32+00:00,,0,jordanpenard/FPGA-LCD,259959063,Verilog,FPGA-LCD,67,0,2020-05-07 23:04:31+00:00,[],None
499,https://github.com/NightMachinery/TOY_MIPS_CPU.git,2020-05-07 10:41:50+00:00,"An implementation of a simple, non-pipelining CPU using gate-level Verilog",0,NightMachinery/TOY_MIPS_CPU,262022476,Verilog,TOY_MIPS_CPU,7970,0,2021-12-15 13:24:00+00:00,[],None
500,https://github.com/SUGAMZA/FPGA.git,2020-05-06 01:20:47+00:00,,0,SUGAMZA/FPGA,261621069,Verilog,FPGA,1,0,2020-05-06 02:04:56+00:00,[],None
501,https://github.com/Hooje/Computer_Organization.git,2020-05-06 13:07:47+00:00,,1,Hooje/Computer_Organization,261761541,Verilog,Computer_Organization,1395,0,2020-07-03 14:38:32+00:00,[],None
502,https://github.com/anguyen234247/Team18EIS.git,2020-05-05 20:10:56+00:00,,0,anguyen234247/Team18EIS,261572839,Verilog,Team18EIS,5875,0,2020-05-05 20:44:13+00:00,[],None
503,https://github.com/Jennifer-Zheng/instruction-queue.git,2020-05-14 23:19:23+00:00,Instruction queue based on Tomasulo's algorithm,0,Jennifer-Zheng/instruction-queue,264046997,Verilog,instruction-queue,13,0,2023-03-06 07:13:54+00:00,[],None
504,https://github.com/simonace/MDIO.git,2020-05-15 00:41:36+00:00,MDIO verilog,1,simonace/MDIO,264058565,Verilog,MDIO,5,0,2020-05-15 00:53:21+00:00,[],None
505,https://github.com/RohanVDvivedi/FpgaUARTcontroller.git,2020-05-19 16:37:36+00:00,uart rx and tx controller module built on Fpga,0,RohanVDvivedi/FpgaUARTcontroller,265303213,Verilog,FpgaUARTcontroller,12,0,2020-05-20 07:49:40+00:00,[],None
506,https://github.com/chilin0525/NCTUCS_Computer_Organization_LAB.git,2020-05-11 04:28:54+00:00,,0,chilin0525/NCTUCS_Computer_Organization_LAB,262938228,Verilog,NCTUCS_Computer_Organization_LAB,3645,0,2020-09-15 15:35:18+00:00,[],None
507,https://github.com/ValKmjolnir/MIPS-CPU.git,2020-05-16 08:12:11+00:00,MIPS-CPU written by verilog,1,ValKmjolnir/MIPS-CPU,264389900,Verilog,MIPS-CPU,76,0,2020-09-18 06:29:36+00:00,[],None
508,https://github.com/Amulya-Prabakhar/Calculator-DesignVerification.git,2020-05-17 04:51:40+00:00,System Verification of a Calculator design using System Verilog,0,Amulya-Prabakhar/Calculator-DesignVerification,264586092,Verilog,Calculator-DesignVerification,36,0,2020-05-17 06:36:44+00:00,[],None
509,https://github.com/markoskal2/mips-processor.git,2020-05-19 10:17:43+00:00,A classic 5-stage pipeline MIPS 32-bit processor,0,markoskal2/mips-processor,265214395,Verilog,mips-processor,235,0,2020-05-19 10:30:46+00:00,[],None
510,https://github.com/NirajKinnal/assgn-2.git,2020-04-28 12:56:24+00:00,,0,NirajKinnal/assgn-2,259637072,Verilog,assgn-2,2,0,2020-04-28 12:57:42+00:00,[],None
511,https://github.com/Dawei0218/OpenMIPS.git,2020-05-05 14:46:32+00:00,mips,0,Dawei0218/OpenMIPS,261499502,Verilog,OpenMIPS,78,0,2020-05-12 10:53:24+00:00,[],None
512,https://github.com/Claraform/FPGA-Clock.git,2020-05-11 10:40:04+00:00,,0,Claraform/FPGA-Clock,263013161,Verilog,FPGA-Clock,13,0,2020-09-18 13:10:48+00:00,[],None
513,https://github.com/goelp14/TronOnFPGA.git,2020-05-17 18:49:13+00:00,This is an implementation of the Classic Tron Game with an FPGA using System Verilog and C,0,goelp14/TronOnFPGA,264734571,Verilog,TronOnFPGA,99831,0,2020-05-17 21:17:01+00:00,[],https://api.github.com/licenses/mit
514,https://github.com/isiemaszko/SW11_enhanced_processor.git,2020-05-18 13:28:27+00:00,,0,isiemaszko/SW11_enhanced_processor,264947864,Verilog,SW11_enhanced_processor,10184,0,2020-05-18 13:34:39+00:00,[],None
515,https://github.com/LinusWangg/Single-Cycle.git,2020-05-21 12:37:36+00:00,homework,0,LinusWangg/Single-Cycle,265844751,Verilog,Single-Cycle,5,0,2020-05-28 03:29:20+00:00,[],None
516,https://github.com/Neuromancer2077/CpE142_MIPS_pipelined.git,2020-05-21 01:14:11+00:00,,0,Neuromancer2077/CpE142_MIPS_pipelined,265722707,Verilog,CpE142_MIPS_pipelined,1658,0,2020-05-21 01:54:00+00:00,[],None
517,https://github.com/TheSuryaTeja/8-bit-Harvard-Processor.git,2020-04-29 15:56:56+00:00,Designing a 8-bit processor using Verilog,0,TheSuryaTeja/8-bit-Harvard-Processor,259972066,Verilog,8-bit-Harvard-Processor,5583,0,2020-10-03 08:55:28+00:00,[],None
518,https://github.com/yuenm2/Risc-Microprocessor.git,2020-04-29 17:05:58+00:00,EE 478 Final project 16-bit Risc microprocessor,0,yuenm2/Risc-Microprocessor,259989342,Verilog,Risc-Microprocessor,63,0,2020-05-28 10:24:29+00:00,[],None
519,https://github.com/jorlee99/Speech-Synthesizer-Assembly-Verilog.git,2020-04-29 02:16:49+00:00,,0,jorlee99/Speech-Synthesizer-Assembly-Verilog,259802209,Verilog,Speech-Synthesizer-Assembly-Verilog,51576,0,2020-04-29 02:19:31+00:00,[],None
520,https://github.com/raphaelbharel/ExVeri.git,2020-04-30 06:19:25+00:00,Digital Design with FPGA and Verilog: from 7 segment display to real-time audio signal processing,1,raphaelbharel/ExVeri,260129660,Verilog,ExVeri,15365,0,2020-07-10 02:56:17+00:00,[],None
521,https://github.com/Kiran760043/Encoder.git,2020-05-07 00:48:02+00:00,FPGA Programs,0,Kiran760043/Encoder,261913548,Verilog,Encoder,44,0,2020-05-07 00:49:16+00:00,[],None
522,https://github.com/SanthoshNagendran/Reconfigurable_System_Principles.git,2020-05-03 00:10:34+00:00,,0,SanthoshNagendran/Reconfigurable_System_Principles,260798393,Verilog,Reconfigurable_System_Principles,3601,0,2020-05-03 00:12:04+00:00,[],None
523,https://github.com/YoonGroupUmich/galvani.git,2020-04-22 18:33:28+00:00,,0,YoonGroupUmich/galvani,257987536,Verilog,galvani,27047,0,2020-09-20 05:29:31+00:00,[],https://api.github.com/licenses/mit
524,https://github.com/techie97/Perm_Engine.git,2020-04-26 05:39:50+00:00,,0,techie97/Perm_Engine,258949106,Verilog,Perm_Engine,10,0,2020-07-06 01:44:22+00:00,[],None
525,https://github.com/0xTJ/RiSC-16.git,2020-05-05 20:54:39+00:00,,0,0xTJ/RiSC-16,261581019,Verilog,RiSC-16,44,0,2020-05-05 20:56:42+00:00,[],None
526,https://github.com/cte64/Tetris-DE1-SoC.git,2020-04-17 20:42:15+00:00,Tetris that runs on the DE1-SoC development board. Uses the Nios II embedded processor and Utilizes the Altera VGA and JTAG subsystems,0,cte64/Tetris-DE1-SoC,256605653,Verilog,Tetris-DE1-SoC,1131,0,2020-04-27 00:35:32+00:00,[],None
527,https://github.com/caleb-sb/Prac5_EEE4120F.git,2020-04-23 12:29:53+00:00,,0,caleb-sb/Prac5_EEE4120F,258195445,Verilog,Prac5_EEE4120F,20,0,2020-05-08 11:43:14+00:00,[],None
528,https://github.com/jhpark1013/verilog_code.git,2020-04-21 11:43:51+00:00,,0,jhpark1013/verilog_code,257577114,Verilog,verilog_code,2,0,2020-04-23 01:46:15+00:00,[],None
529,https://github.com/lzambella/Cache_Sim_Verilog.git,2020-04-20 18:04:01+00:00,Verilog implementation of a 16-way set associative FIFO cache with 16 sets,0,lzambella/Cache_Sim_Verilog,257364089,Verilog,Cache_Sim_Verilog,88,0,2020-05-03 17:27:13+00:00,[],None
530,https://github.com/zlu15/Computer-Architecture-ALU-Unit.git,2020-04-21 16:41:54+00:00,,0,zlu15/Computer-Architecture-ALU-Unit,257653983,Verilog,Computer-Architecture-ALU-Unit,57,0,2020-04-21 16:44:57+00:00,[],None
531,https://github.com/Jlsraa/MIPS_Processor.git,2020-04-17 21:42:41+00:00,MIPS Processor verilog implementation,0,Jlsraa/MIPS_Processor,256615854,Verilog,MIPS_Processor,46015,0,2020-04-17 22:09:12+00:00,[],None
532,https://github.com/qjiang310/cs552_project.git,2020-04-24 03:11:06+00:00,,0,qjiang310/cs552_project,258391897,Verilog,cs552_project,32,0,2020-04-24 03:15:53+00:00,[],None
533,https://github.com/xinweiliu930/Design-Verification.git,2020-05-17 23:00:38+00:00,,0,xinweiliu930/Design-Verification,264772688,Verilog,Design-Verification,15735,0,2020-05-17 23:34:51+00:00,[],None
534,https://github.com/Numbero/FPGA_project.git,2020-04-23 11:45:49+00:00,FPGA工程文件,0,Numbero/FPGA_project,258185266,Verilog,FPGA_project,1280,0,2020-04-23 11:54:55+00:00,[],None
535,https://github.com/meetpatel425/Axi_Lite_Master.git,2020-04-23 11:15:39+00:00,,1,meetpatel425/Axi_Lite_Master,258178792,Verilog,Axi_Lite_Master,6,0,2020-04-23 11:17:49+00:00,[],None
536,https://github.com/Kiran760043/Basic-Gates-Using-Mux.git,2020-04-24 22:59:58+00:00,FPGA Program,0,Kiran760043/Basic-Gates-Using-Mux,258642518,Verilog,Basic-Gates-Using-Mux,4,0,2020-04-24 23:03:22+00:00,[],None
537,https://github.com/razzzu/csc-273-team-5-psi.git,2020-04-25 03:21:09+00:00,,0,razzzu/csc-273-team-5-psi,258677602,Verilog,csc-273-team-5-psi,40,0,2020-05-26 00:48:26+00:00,[],None
538,https://github.com/Kiran760043/Universal-Shift-Register.git,2020-04-26 01:49:49+00:00,FPGA Programs,1,Kiran760043/Universal-Shift-Register,258914649,Verilog,Universal-Shift-Register,59,0,2020-04-26 01:50:38+00:00,[],None
539,https://github.com/hereisjayant/FPGA-Test-Verilog.git,2020-05-09 16:02:38+00:00,This is the code in Verilog to test the DE1-SoC,0,hereisjayant/FPGA-Test-Verilog,262607224,Verilog,FPGA-Test-Verilog,15300,0,2021-03-02 06:03:21+00:00,[],None
540,https://github.com/chxin/Altera-FPGA-CPLD-code.git,2020-05-09 01:45:45+00:00,Altera FPGA CPLD基础篇(光盘资料),1,chxin/Altera-FPGA-CPLD-code,262465786,Verilog,Altera-FPGA-CPLD-code,4637,0,2020-05-09 01:47:44+00:00,[],None
541,https://github.com/ELINGAP-7545/lab06-grupo_8.git,2020-05-07 22:49:44+00:00,lab06-grupo_8 created by GitHub Classroom,0,ELINGAP-7545/lab06-grupo_8,262174615,Verilog,lab06-grupo_8,115,0,2020-05-29 01:11:10+00:00,[],None
542,https://github.com/ELINGAP-7545/lab06.git,2020-05-07 21:51:57+00:00,,0,ELINGAP-7545/lab06,262166161,Verilog,lab06,8,0,2020-05-16 14:33:53+00:00,[],None
543,https://github.com/ELINGAP-7545/lab06-grupo_5.git,2020-05-07 23:40:58+00:00,lab06-grupo_5 created by GitHub Classroom,0,ELINGAP-7545/lab06-grupo_5,262181597,Verilog,lab06-grupo_5,4942,0,2020-05-21 23:06:00+00:00,[],None
544,https://github.com/dcho6/ECE429.git,2020-05-08 04:10:02+00:00,,0,dcho6/ECE429,262224238,Verilog,ECE429,19398,0,2020-05-08 04:18:59+00:00,[],None
545,https://github.com/Elemeants/ComparadorDigital.git,2020-05-05 21:33:10+00:00,"Comparador digital de 4 bits, salidas -> mayor, menor o igual.",0,Elemeants/ComparadorDigital,261587769,Verilog,ComparadorDigital,6,0,2020-05-05 21:39:42+00:00,[],None
546,https://github.com/eduardoadf1406/verilog.git,2020-04-29 00:37:49+00:00,verilog codes,0,eduardoadf1406/verilog,259785436,Verilog,verilog,13,0,2020-04-30 20:32:13+00:00,[],None
547,https://github.com/Kashyappatel14/16bit_MIPS_in_verilog_HDL.git,2020-04-26 06:48:24+00:00,,0,Kashyappatel14/16bit_MIPS_in_verilog_HDL,258960477,Verilog,16bit_MIPS_in_verilog_HDL,497,0,2020-04-26 07:02:53+00:00,[],None
548,https://github.com/GKCB/FPGAstudy.git,2020-05-01 08:57:12+00:00,study FPGA by Xilinx or Altera,0,GKCB/FPGAstudy,260416605,Verilog,FPGAstudy,12974,0,2021-06-19 13:33:21+00:00,[],None
549,https://github.com/dlinkoln/systemVerilogSandBox.git,2020-05-04 12:19:13+00:00,Basic System Verilog code,0,dlinkoln/systemVerilogSandBox,261167339,Verilog,systemVerilogSandBox,0,0,2020-05-04 12:22:51+00:00,[],None
550,https://github.com/JurairBhat/tomasulo.git,2020-05-04 08:16:37+00:00,,0,JurairBhat/tomasulo,261116683,Verilog,tomasulo,0,0,2020-05-04 08:46:00+00:00,[],None
551,https://github.com/Brandon-Valley/mp5_amazon_database.git,2020-05-02 23:38:21+00:00,,0,Brandon-Valley/mp5_amazon_database,260794757,Verilog,mp5_amazon_database,3419,0,2020-05-12 04:04:13+00:00,[],None
552,https://github.com/nabeelamod/CPU-Design.git,2020-05-03 22:50:49+00:00,CPU designed and developed using Verilog in Quartus Prime Lite,0,nabeelamod/CPU-Design,261035749,Verilog,CPU-Design,6421,0,2020-05-04 04:57:21+00:00,[],None
553,https://github.com/ChongyuZhang/multiplier_64.git,2020-05-04 00:38:18+00:00,a 64*64 multiplier based on booth,0,ChongyuZhang/multiplier_64,261049010,Verilog,multiplier_64,1,0,2020-05-09 10:32:58+00:00,[],None
554,https://github.com/rpshredow/XORFloat32-thesis.git,2020-05-03 06:23:36+00:00,XOR Neural Network in 32 bit floating point for masters thesis,0,rpshredow/XORFloat32-thesis,260841628,Verilog,XORFloat32-thesis,72205,0,2020-05-03 06:28:26+00:00,[],None
555,https://github.com/tabahara/tinyfpga_bx_template.git,2020-05-02 05:56:32+00:00,my template,0,tabahara/tinyfpga_bx_template,260623976,Verilog,tinyfpga_bx_template,11,0,2021-06-14 06:07:08+00:00,[],None
556,https://github.com/ChesterDu/course_project.git,2020-05-18 07:13:17+00:00,Only for Academic Use. Do NOT copy,0,ChesterDu/course_project,264857681,Verilog,course_project,63566,0,2020-08-30 06:04:52+00:00,[],None
557,https://github.com/Shirley924/Simple_Cycle.git,2020-05-18 21:01:36+00:00,Organization Computer-HW3,0,Shirley924/Simple_Cycle,265061075,Verilog,Simple_Cycle,11,0,2020-05-18 21:05:22+00:00,[],None
558,https://github.com/s-imoni/ee316.git,2020-05-18 22:15:42+00:00,,0,s-imoni/ee316,265075760,Verilog,ee316,75,0,2020-05-18 22:24:32+00:00,[],None
559,https://github.com/BarrryYoung/UART.git,2020-05-19 03:43:06+00:00,异步串行通信的verilog实现,0,BarrryYoung/UART,265135934,Verilog,UART,2680,0,2020-05-19 04:02:30+00:00,[],None
560,https://github.com/Kiran760043/Serial-IN-Parallel-Out.git,2020-05-19 01:15:53+00:00,FPGA Programs,0,Kiran760043/Serial-IN-Parallel-Out,265106319,Verilog,Serial-IN-Parallel-Out,74,0,2020-05-19 01:17:04+00:00,[],None
561,https://github.com/MichaelNoyce/YODA_PROJECT.git,2020-05-20 18:30:15+00:00,HPES YODA Project,0,MichaelNoyce/YODA_PROJECT,265653751,Verilog,YODA_PROJECT,59,0,2020-06-26 21:06:19+00:00,[],None
562,https://github.com/prajwalrajup/Farrari-Stefanelli-multiplier.git,2020-05-20 13:56:13+00:00,This repository shows an implementation of advanced Ferrari Stefanelli Multiplier using multiple Full and Half adders in Verilog Description Language.,0,prajwalrajup/Farrari-Stefanelli-multiplier,265582177,Verilog,Farrari-Stefanelli-multiplier,472,0,2021-01-30 11:47:14+00:00,[],None
563,https://github.com/sherwin-dc/elec40006-CPUproject.git,2020-05-20 12:25:25+00:00,,0,sherwin-dc/elec40006-CPUproject,265557631,Verilog,elec40006-CPUproject,2372,0,2020-12-03 16:46:00+00:00,[],None
564,https://github.com/lab85-ru/xilinx_ddr3_mem_test.git,2020-05-16 19:36:46+00:00,ISE 14.7 Xilinx Spartan-6 DDR3 memory test.,0,lab85-ru/xilinx_ddr3_mem_test,264512747,Verilog,xilinx_ddr3_mem_test,45917,0,2020-05-17 12:13:20+00:00,[],None
565,https://github.com/rohansharmaa/registers-Verilog.git,2020-05-16 16:15:13+00:00,Verilog implementation of  parallel and serial registers,0,rohansharmaa/registers-Verilog,264476181,Verilog,registers-Verilog,6,0,2020-05-16 16:18:51+00:00,[],None
566,https://github.com/samarth2317/Fifo-Design-with-Scan.git,2020-05-17 01:11:51+00:00,,0,samarth2317/Fifo-Design-with-Scan,264558938,Verilog,Fifo-Design-with-Scan,18,0,2020-05-17 01:12:56+00:00,[],None
567,https://github.com/DarshanaUOP/MIPS-ALU-DESSIGN.git,2020-05-17 14:48:24+00:00,Design of MIPS ALU ,0,DarshanaUOP/MIPS-ALU-DESSIGN,264689571,Verilog,MIPS-ALU-DESSIGN,73,0,2020-10-29 20:17:48+00:00,"['mips-architecture', 'verilog']",None
568,https://github.com/abdurrafaykhan/Hot-Wheels-Verilog.git,2020-05-21 05:23:31+00:00,"Car racing game using FPGA, VGA, Verilog, and De1-SOC board",0,abdurrafaykhan/Hot-Wheels-Verilog,265761872,Verilog,Hot-Wheels-Verilog,5450,0,2020-05-21 05:26:20+00:00,[],None
569,https://github.com/oscar86hsu/NCTU_Vector_Inner_Product.git,2020-05-21 10:28:14+00:00,,0,oscar86hsu/NCTU_Vector_Inner_Product,265819848,Verilog,NCTU_Vector_Inner_Product,584,0,2020-06-03 07:27:49+00:00,[],None
570,https://github.com/PenguinCuttlefish/PSA.git,2020-05-21 12:35:25+00:00,,0,PenguinCuttlefish/PSA,265844337,Verilog,PSA,185,0,2020-06-27 10:39:38+00:00,[],None
571,https://github.com/doctormin/HDLbits.git,2020-05-21 15:13:38+00:00,👍Yimin's Verilog practice,0,doctormin/HDLbits,265880641,Verilog,HDLbits,8,0,2020-05-22 07:02:42+00:00,[],None
572,https://github.com/ruiyugao/Pipelined-MIPS-CPU.git,2020-05-05 01:50:45+00:00,Last project of CSC3050 in CUHKSZ,0,ruiyugao/Pipelined-MIPS-CPU,261337987,Verilog,Pipelined-MIPS-CPU,19,0,2020-05-05 01:53:04+00:00,[],https://api.github.com/licenses/mit
573,https://github.com/jgp77/NAU-EE-310-Spring-2020.git,2020-05-04 21:49:55+00:00,,0,jgp77/NAU-EE-310-Spring-2020,261303363,Verilog,NAU-EE-310-Spring-2020,6401,0,2020-05-04 22:05:01+00:00,[],None
574,https://github.com/yuheihayashi/fizzbuzz_fpga_io.git,2020-05-02 23:16:54+00:00,,0,yuheihayashi/fizzbuzz_fpga_io,260792220,Verilog,fizzbuzz_fpga_io,359,0,2020-05-02 23:22:28+00:00,[],None
575,https://github.com/DominikLewandowski/SkyHop.git,2020-05-03 10:52:01+00:00,,0,DominikLewandowski/SkyHop,260887572,Verilog,SkyHop,188,0,2020-07-19 12:52:42+00:00,[],None
576,https://github.com/NCTUCS-Computer-Organization/LAB2.git,2020-05-08 09:43:56+00:00,,0,NCTUCS-Computer-Organization/LAB2,262284878,Verilog,LAB2,794,0,2021-02-13 07:38:51+00:00,[],None
577,https://github.com/kgoel9899/UART.git,2020-05-07 12:07:49+00:00,,0,kgoel9899/UART,262039779,Verilog,UART,4,0,2020-05-07 12:08:59+00:00,[],None
578,https://github.com/linkingmon/CommIC2020.git,2020-05-07 02:11:55+00:00,Digital Communication IC Design (2020 Spring),0,linkingmon/CommIC2020,261927345,Verilog,CommIC2020,939,0,2023-06-04 07:27:45+00:00,"['fft', 'mimo-detector', 'rtl', 'sphere-decoding', 'zero-forcing', 'k-best']",None
579,https://github.com/all-eviate/KHUniv.-19-2-Computer-Structure.git,2020-05-10 14:54:06+00:00,Demonstration of codes of single cycled CPU with MIPS architecture and debugging it,0,all-eviate/KHUniv.-19-2-Computer-Structure,262810257,Verilog,KHUniv.-19-2-Computer-Structure,5,0,2020-05-10 14:54:36+00:00,[],None
580,https://github.com/Suvana-Rohanlal/Prac5_FPGA.git,2020-05-09 21:57:59+00:00,,0,Suvana-Rohanlal/Prac5_FPGA,262666137,Verilog,Prac5_FPGA,26396,0,2020-05-17 12:07:01+00:00,[],None
581,https://github.com/jordanhong/MPI-Halle-electronics.git,2020-05-11 14:53:10+00:00,,0,jordanhong/MPI-Halle-electronics,263072944,Verilog,MPI-Halle-electronics,28618,0,2021-01-05 18:02:27+00:00,[],None
582,https://github.com/nikhenri/verilog_test.git,2020-04-24 18:29:10+00:00,test_verilog,0,nikhenri/verilog_test,258592049,Verilog,verilog_test,13,0,2022-01-21 17:58:47+00:00,[],None
583,https://github.com/ygyglg/asyn_fifo.git,2020-04-28 07:23:53+00:00,async  fifo ,0,ygyglg/asyn_fifo,259562682,Verilog,asyn_fifo,3,0,2020-04-28 07:26:58+00:00,[],None
584,https://github.com/Suslikadze/VSC-3-2.git,2020-05-01 14:37:52+00:00,,0,Suslikadze/VSC-3-2,260481079,Verilog,VSC-3-2,31750,0,2020-06-11 13:16:34+00:00,[],None
585,https://github.com/ShameenShetty/CSE-2441--Lab9_TRISC_Processor_Control_Unit.git,2020-05-19 01:17:20+00:00,Ninth lab assignment for CSE2441 (Introduction to Digital Logic). Implementing the TRISC Processor Control Unit,0,ShameenShetty/CSE-2441--Lab9_TRISC_Processor_Control_Unit,265106598,Verilog,CSE-2441--Lab9_TRISC_Processor_Control_Unit,1718,0,2020-05-22 22:03:22+00:00,[],None
586,https://github.com/fmahmoo3/One_Time_Pair_FPGA_Project.git,2020-05-13 08:23:22+00:00,FPGA and Verilog Project using One-Time-Pair encryption,0,fmahmoo3/One_Time_Pair_FPGA_Project,263569269,Verilog,One_Time_Pair_FPGA_Project,6,0,2020-05-13 08:25:08+00:00,[],None
587,https://github.com/fiska0210/Computer-aided_Vlsi_System_Design.git,2020-05-15 16:59:23+00:00,,0,fiska0210/Computer-aided_Vlsi_System_Design,264250607,Verilog,Computer-aided_Vlsi_System_Design,7508,0,2020-05-15 17:05:23+00:00,[],None
588,https://github.com/wangchenxuhit/iCryptoLab.git,2020-04-27 13:51:24+00:00,For cryptographic teaching.,0,wangchenxuhit/iCryptoLab,259337707,Verilog,iCryptoLab,44,0,2020-05-22 15:03:19+00:00,[],None
589,https://github.com/cGandom/Single-Cycle-MIPS-Processor.git,2020-04-20 09:19:06+00:00,Computer Architecture - Computer Assignment 2,0,cGandom/Single-Cycle-MIPS-Processor,257230169,Verilog,Single-Cycle-MIPS-Processor,55,0,2020-12-09 14:27:12+00:00,[],None
590,https://github.com/MustafaDestegul/Multi_Cycle_CPU.git,2020-04-28 13:17:11+00:00,Multi-Cycle CPU implemented in Verilog HDL.,0,MustafaDestegul/Multi_Cycle_CPU,259642018,Verilog,Multi_Cycle_CPU,2726,0,2020-05-11 13:28:46+00:00,[],None
591,https://github.com/jorlee99/Assembly-Audio-Visualizer.git,2020-04-29 02:08:48+00:00,,0,jorlee99/Assembly-Audio-Visualizer,259800814,Verilog,Assembly-Audio-Visualizer,32009,0,2020-04-29 02:10:26+00:00,[],None
592,https://github.com/jesspb/FPGA_Tic_Tac_Toe.git,2020-05-05 15:17:49+00:00,,0,jesspb/FPGA_Tic_Tac_Toe,261507689,Verilog,FPGA_Tic_Tac_Toe,643,0,2020-05-05 15:40:10+00:00,[],None
593,https://github.com/zhanghqsix/Uart.git,2020-05-06 03:55:57+00:00,A Uart combined with counter,0,zhanghqsix/Uart,261646922,Verilog,Uart,26,0,2020-05-07 02:58:06+00:00,[],None
594,https://github.com/fishbaoz/xilinx_7segment.git,2020-05-02 03:18:03+00:00,xc9572,0,fishbaoz/xilinx_7segment,260604954,Verilog,xilinx_7segment,142,0,2020-05-18 04:09:53+00:00,[],None
595,https://github.com/HarrisonFitch/FPGA-Coursework.git,2020-05-05 23:59:34+00:00,Coursework with related FPGA Verilog code,0,HarrisonFitch/FPGA-Coursework,261609516,Verilog,FPGA-Coursework,40,0,2020-05-06 00:05:34+00:00,[],None
596,https://github.com/Kiran760043/Binary-to-Gray-Code.git,2020-05-09 02:35:12+00:00,FPGA Progams,0,Kiran760043/Binary-to-Gray-Code,262472912,Verilog,Binary-to-Gray-Code,105,0,2020-05-09 16:55:25+00:00,[],None
597,https://github.com/Raychen0617/single_cycle_cpu.git,2020-05-15 02:56:08+00:00,,0,Raychen0617/single_cycle_cpu,264080941,Verilog,single_cycle_cpu,250,0,2020-06-25 18:21:48+00:00,[],None
598,https://github.com/NKAMLESHRAJ/UART.git,2020-04-21 17:36:31+00:00,,0,NKAMLESHRAJ/UART,257668137,Verilog,UART,385,0,2020-04-21 17:51:14+00:00,[],None
599,https://github.com/patrickren256/csc258.git,2020-04-21 23:49:37+00:00,"Course repository with primary focus being verilog and assembly. Uses _____ DE1-SOC, however all code can be monitored within modelsim.",0,patrickren256/csc258,257742881,Verilog,csc258,36757,0,2020-04-22 00:29:32+00:00,[],None
600,https://github.com/zlu15/Computer-Architecture-Superscalar_Architecture.git,2020-04-21 16:49:55+00:00,,0,zlu15/Computer-Architecture-Superscalar_Architecture,257655938,Verilog,Computer-Architecture-Superscalar_Architecture,138,0,2020-04-21 16:51:09+00:00,[],None
601,https://github.com/kowshicahmed/verilog_tasks.git,2020-05-02 22:02:52+00:00,Basic verilog codes. Designing and Simulations of a 16-bit microprocessor unit ,0,kowshicahmed/verilog_tasks,260783123,Verilog,verilog_tasks,12187,0,2021-07-06 22:00:32+00:00,[],None
602,https://github.com/alfishe/ngs.git,2020-04-20 04:25:02+00:00,[Unofficial] NeoGS sound card sources mirror from NedoPC team SVN repository,0,alfishe/ngs,257170651,Verilog,ngs,28859,0,2020-04-20 04:26:31+00:00,[],None
603,https://github.com/awesomeleoding1995/Design_with_HDL.git,2020-04-20 01:04:09+00:00,"This repository records the process that I learned Hardware Design Language (Verilog) in RMIT, which contains the laboratory sessions and exercises. All solutions for each lab are provided by Lee and collaborators.",0,awesomeleoding1995/Design_with_HDL,257136700,Verilog,Design_with_HDL,12838,0,2020-05-08 08:12:07+00:00,[],None
604,https://github.com/Crimsonninja/coen122.git,2020-05-07 06:35:29+00:00,Code for COEN122: Computer Architecture,0,Crimsonninja/coen122,261969651,Verilog,coen122,6,0,2020-05-11 04:40:21+00:00,"['legv8-arm', 'pipeline-cpu']",None
605,https://github.com/chinmaySwami/CSV_to_Verilog_Code.git,2020-05-08 17:49:03+00:00,Code that converts decision tree parameters present in CSV into a Verilog program,0,chinmaySwami/CSV_to_Verilog_Code,262390563,Verilog,CSV_to_Verilog_Code,15,0,2020-05-24 16:15:22+00:00,[],None
606,https://github.com/HereBefore/simple-riscv.git,2020-05-09 00:57:25+00:00,,0,HereBefore/simple-riscv,262459493,Verilog,simple-riscv,90,0,2020-05-29 08:51:30+00:00,[],None
607,https://github.com/h2ozrw/vexriscv_verilog_xilinx.git,2020-05-09 05:33:37+00:00,Generated Verilog files of VexRiscV for Xilinx FPGA,1,h2ozrw/vexriscv_verilog_xilinx,262496740,Verilog,vexriscv_verilog_xilinx,86,0,2021-10-12 12:55:12+00:00,[],https://api.github.com/licenses/mit
608,https://github.com/Turux/FPGA-asgmt4.git,2020-05-07 12:35:17+00:00,Latches and Flip-Flops in Verilog,0,Turux/FPGA-asgmt4,262045662,Verilog,FPGA-asgmt4,222,0,2020-05-07 12:38:38+00:00,[],None
609,https://github.com/ELINGAP-7545/Lab06-Grupo2.git,2020-05-07 23:09:21+00:00,,1,ELINGAP-7545/Lab06-Grupo2,262177272,Verilog,Lab06-Grupo2,1013,0,2020-05-18 01:21:08+00:00,[],None
610,https://github.com/souvicksaha95/8-bit-SIPO-Shift-Register-Right-Shift---Verilog-code-Smulation.git,2020-05-08 08:22:01+00:00,This project uses verilog to model and deisgn a SIPO right shift 8-bit shift register.,1,souvicksaha95/8-bit-SIPO-Shift-Register-Right-Shift---Verilog-code-Smulation,262267238,Verilog,8-bit-SIPO-Shift-Register-Right-Shift---Verilog-code-Smulation,163,0,2020-05-13 14:47:53+00:00,[],None
611,https://github.com/Kiran760043/Arithmetic-Logic-Unit.git,2020-05-03 01:39:40+00:00,FPGA Programs,0,Kiran760043/Arithmetic-Logic-Unit,260808164,Verilog,Arithmetic-Logic-Unit,63,0,2020-05-03 01:40:29+00:00,[],None
612,https://github.com/zamanimatin/ComputerArchitecture-CA3.git,2020-05-12 14:56:24+00:00,,0,zamanimatin/ComputerArchitecture-CA3,263368023,Verilog,ComputerArchitecture-CA3,19,0,2020-05-19 14:22:23+00:00,[],None
613,https://github.com/vutkarsh01/16-Bit-Reversible-ALU.git,2020-05-11 12:12:57+00:00,This Repository contains Verilog codes for Reversible ALU and Non Reversible ALU and the comparision report for both.,0,vutkarsh01/16-Bit-Reversible-ALU,263032456,Verilog,16-Bit-Reversible-ALU,7411,0,2021-01-12 11:25:35+00:00,[],None
614,https://github.com/JavierBZ/Exp2_digitales.git,2020-04-23 14:54:43+00:00,,0,JavierBZ/Exp2_digitales,258239301,Verilog,Exp2_digitales,168,0,2020-04-23 19:16:54+00:00,[],None
615,https://github.com/n4o847/3s52_hwdesign.git,2020-04-24 02:45:50+00:00,ハードウエア設計論,0,n4o847/3s52_hwdesign,258387400,Verilog,3s52_hwdesign,10,0,2021-05-24 14:45:20+00:00,[],None
616,https://github.com/smk417/AES-Encryption-.git,2020-04-18 19:17:01+00:00,This contains RTL and TB for AES encryption part,0,smk417/AES-Encryption-,256833936,Verilog,AES-Encryption-,14,0,2020-04-18 19:23:01+00:00,[],None
617,https://github.com/LIU-WEICHUN/messy-desk.git,2020-04-25 05:25:43+00:00,unsorted program that for fun or for hownwork,0,LIU-WEICHUN/messy-desk,258694547,Verilog,messy-desk,1172,0,2020-05-03 03:11:30+00:00,[],None
618,https://github.com/helloworld1983/OpenROAD-example.git,2020-04-24 23:49:07+00:00,Hello World,2,helloworld1983/OpenROAD-example,258649189,,OpenROAD-example,2405,0,2020-08-03 17:35:56+00:00,[],
619,https://github.com/maxrepko/Verilog_Calculator.git,2020-05-13 22:49:08+00:00,This is the final project done for my CPE 142 class.,1,maxrepko/Verilog_Calculator,263760334,Verilog,Verilog_Calculator,31,0,2021-12-30 03:43:13+00:00,[],None
620,https://github.com/chpmk98/multi-stage_processor.git,2020-05-20 22:00:13+00:00,Implementation of a multi-state processor with forwarding and multiplication functionality written in structural Verilog by Alvin Tan and YaNing Wang,0,chpmk98/multi-stage_processor,265694996,Verilog,multi-stage_processor,4986,0,2020-12-26 07:46:11+00:00,[],None
621,https://github.com/Aria39/32bit.git,2020-04-21 13:17:41+00:00,FPGA_homework,0,Aria39/32bit,257601496,Verilog,32bit,2,0,2020-05-04 03:00:28+00:00,[],None
622,https://github.com/surajbidnur/Project_Lift.git,2020-04-21 09:27:07+00:00,Simulating the working of an elevator using verilog hld coding and running it on an FPGA,0,surajbidnur/Project_Lift,257544893,Verilog,Project_Lift,3933,0,2020-04-23 09:08:26+00:00,[],None
623,https://github.com/amikha33/Verilog-FlipFlop-Decoder-Signals-Implementation.git,2020-04-22 23:27:18+00:00,,0,amikha33/Verilog-FlipFlop-Decoder-Signals-Implementation,258043621,Verilog,Verilog-FlipFlop-Decoder-Signals-Implementation,13,0,2021-09-30 20:56:12+00:00,[],None
624,https://github.com/souvicksaha95/PWM-Generator-in-Verilog.git,2020-04-22 18:02:16+00:00,Verilog code to generate pwm signal,0,souvicksaha95/PWM-Generator-in-Verilog,257980277,Verilog,PWM-Generator-in-Verilog,40,0,2020-05-19 17:36:56+00:00,[],None
625,https://github.com/Ravinderkr1102/verilog.git,2020-04-23 03:01:09+00:00,verilog_coding,0,Ravinderkr1102/verilog,258079472,Verilog,verilog,4,0,2020-04-30 21:33:06+00:00,[],None
626,https://github.com/tzyLee/108-2-DICD.git,2020-04-19 14:14:27+00:00,,0,tzyLee/108-2-DICD,257017024,Verilog,108-2-DICD,1826,0,2022-10-05 04:23:51+00:00,[],None
627,https://github.com/wonjunchun/2020_SoCDesign_Homework.git,2020-04-18 14:33:11+00:00,,0,wonjunchun/2020_SoCDesign_Homework,256774827,Verilog,2020_SoCDesign_Homework,3445,0,2020-07-17 08:13:15+00:00,[],None
628,https://github.com/Tyreyn/Zegar-czasu-rzeczywistego.git,2020-04-17 10:13:48+00:00,,0,Tyreyn/Zegar-czasu-rzeczywistego,256469615,Verilog,Zegar-czasu-rzeczywistego,537,0,2021-03-04 22:35:40+00:00,[],None
629,https://github.com/salidotir/Pipelined-CPU.git,2020-04-17 16:26:16+00:00,,0,salidotir/Pipelined-CPU,256554184,Verilog,Pipelined-CPU,21,0,2020-08-28 13:31:26+00:00,[],None
630,https://github.com/marimigliorini/ThresholdScan.git,2020-04-20 14:19:55+00:00,Threshold Scan algorithm developed for the Neutrinos-Angra Experiment,0,marimigliorini/ThresholdScan,257304059,Verilog,ThresholdScan,9,0,2020-04-20 14:24:00+00:00,[],None
631,https://github.com/sebasJO2012/grupo-14-.git,2020-04-19 20:24:16+00:00,,0,sebasJO2012/grupo-14-,257094917,Verilog,grupo-14-,37,0,2020-04-19 20:24:20+00:00,[],None
632,https://github.com/ELINGAP-7545/lab05-grupo_5.git,2020-04-20 02:17:46+00:00,lab05-grupo_5 created by GitHub Classroom,0,ELINGAP-7545/lab05-grupo_5,257148907,Verilog,lab05-grupo_5,5282,0,2020-04-24 02:50:52+00:00,[],None
633,https://github.com/hussain-wahab/cse401.git,2020-04-22 02:28:58+00:00,,0,hussain-wahab/cse401,257770153,Verilog,cse401,1125,0,2021-09-09 16:49:07+00:00,[],None
634,https://github.com/Divya2030/sv_test.git,2020-04-24 11:56:50+00:00,,0,Divya2030/sv_test,258499422,Verilog,sv_test,2721,0,2023-07-10 19:02:56+00:00,[],None
635,https://github.com/Kiran760043/Blocking-vs-Non-Blocking.git,2020-05-20 02:58:19+00:00,FPGA Programs,0,Kiran760043/Blocking-vs-Non-Blocking,265433353,Verilog,Blocking-vs-Non-Blocking,115,0,2020-11-11 22:16:24+00:00,[],None
636,https://github.com/SMahdiHosseini/CA_CA3.git,2020-05-16 11:06:24+00:00,,0,SMahdiHosseini/CA_CA3,264418404,Verilog,CA_CA3,16,0,2020-06-11 19:10:24+00:00,[],None
637,https://github.com/toconn22/convolute.git,2020-05-20 18:49:23+00:00,Image Processor made with verilog,0,toconn22/convolute,265658285,Verilog,convolute,13708,0,2020-05-20 18:59:19+00:00,[],None
638,https://github.com/PedroHS137/MipsPipeLine.git,2020-05-10 04:47:14+00:00,mips,0,PedroHS137/MipsPipeLine,262713924,Verilog,MipsPipeLine,1172,0,2020-05-10 04:50:52+00:00,[],None
639,https://github.com/hereisjayant/TicTacToe-Verilog.git,2020-05-11 18:30:20+00:00,Tic-Tac-Toe using Verilog for DE1-SoC,0,hereisjayant/TicTacToe-Verilog,263124801,Verilog,TicTacToe-Verilog,43283,0,2021-03-02 06:05:36+00:00,[],None
640,https://github.com/masrurm/De1-SoC-Speech-Synthesizer.git,2020-05-12 11:03:06+00:00,,0,masrurm/De1-SoC-Speech-Synthesizer,263312270,Verilog,De1-SoC-Speech-Synthesizer,841,0,2020-05-12 11:16:47+00:00,[],None
641,https://github.com/Turux/FPGA-asgmt6.git,2020-05-07 12:37:52+00:00,Temperature avarager in Verilog,0,Turux/FPGA-asgmt6,262046232,Verilog,FPGA-asgmt6,1034,0,2020-05-07 12:38:03+00:00,[],None
642,https://github.com/Shivani-Madan/soc_final_project.git,2020-05-08 15:16:04+00:00,,0,Shivani-Madan/soc_final_project,262356724,Verilog,soc_final_project,4,0,2020-05-08 15:23:42+00:00,[],None
643,https://github.com/NengzhiWang/Digital_Circuit_Experiment_HUST.git,2020-04-26 01:21:57+00:00,,0,NengzhiWang/Digital_Circuit_Experiment_HUST,258910362,Verilog,Digital_Circuit_Experiment_HUST,40927,0,2020-10-15 14:13:25+00:00,[],None
644,https://github.com/Kiran760043/RAM.git,2020-04-26 01:51:09+00:00,FPGA Program,0,Kiran760043/RAM,258914850,Verilog,RAM,95,0,2020-04-26 01:51:57+00:00,[],None
645,https://github.com/JorgeDong/-AC-Practica3.git,2020-05-04 02:59:16+00:00,,0,JorgeDong/-AC-Practica3,261067912,Verilog,-AC-Practica3,30060,0,2020-05-04 03:03:40+00:00,[],None
646,https://github.com/accole/Hardware-Design.git,2020-05-04 09:32:03+00:00,UCLA M152A Digital Design Lab in Verilog,0,accole/Hardware-Design,261132133,Verilog,Hardware-Design,3547,0,2020-06-08 00:56:33+00:00,[],None
647,https://github.com/hm1217/study.git,2020-05-05 05:34:53+00:00,for studying,0,hm1217/study,261370333,Verilog,study,735,0,2020-05-05 13:34:28+00:00,[],None
648,https://github.com/HepoH3/MIET_FPGA_practicum.git,2020-05-05 13:02:40+00:00,Репозиторий для выполнения лабораторных заданий второкурсников кафедры ВТ,33,HepoH3/MIET_FPGA_practicum,261470423,Verilog,MIET_FPGA_practicum,10088,0,2023-05-16 08:54:15+00:00,[],None
649,https://github.com/weixr18/SingleCycleCPU.git,2020-05-06 04:15:11+00:00,A MIPS 32-bit single cycle CPU,0,weixr18/SingleCycleCPU,261649749,Verilog,SingleCycleCPU,57,0,2020-05-23 05:41:02+00:00,[],https://api.github.com/licenses/gpl-3.0
650,https://github.com/XuezhiTeng/Neural_Cache_P.git,2020-05-02 23:06:37+00:00,The project for EE382V of UT Austin,0,XuezhiTeng/Neural_Cache_P,260791032,Verilog,Neural_Cache_P,7,0,2020-08-19 22:36:05+00:00,[],None
651,https://github.com/mingweisoo/50.002-Computation-Structures-SUTD.git,2020-05-06 08:37:55+00:00,,0,mingweisoo/50.002-Computation-Structures-SUTD,261699616,Verilog,50.002-Computation-Structures-SUTD,2305,0,2020-05-11 08:07:57+00:00,[],None
652,https://github.com/KadaleTejas1995/RISCV_validation.git,2020-05-06 08:35:59+00:00,This rep contains RTL files for Validation of a picorv32 RISCV chip,0,KadaleTejas1995/RISCV_validation,261699137,Verilog,RISCV_validation,527,0,2020-06-11 18:05:20+00:00,[],None
653,https://github.com/linkf206/CO_LAB2.git,2020-05-09 15:29:10+00:00,,0,linkf206/CO_LAB2,262600754,Verilog,CO_LAB2,272,0,2020-05-10 14:17:42+00:00,[],None
654,https://github.com/hamsboy/AES.git,2020-05-11 04:37:49+00:00,,0,hamsboy/AES,262939632,Verilog,AES,23,0,2020-09-28 13:17:04+00:00,[],None
655,https://github.com/o-theo-s/Direct-Digital-Synthesizer.git,2020-04-28 16:04:52+00:00,DESIGN & IMPLEMENTATION OF A PROGRAMMABLE 12 BIT 2.8 GHZ DIRECT DIGITAL SYNTHESIZER IN 65 NM TECHNOLOGY,0,o-theo-s/Direct-Digital-Synthesizer,259686370,Verilog,Direct-Digital-Synthesizer,5248,0,2020-04-28 16:37:54+00:00,[],None
656,https://github.com/AashinShazar/Verilog.git,2020-04-28 05:14:21+00:00,A collection of projects completed in Verilog.,0,AashinShazar/Verilog,259538058,Verilog,Verilog,6649,0,2020-05-02 20:10:41+00:00,"['verilog', 'fpga', 'system-design']",None
657,https://github.com/frank870622/DIGITAL-IC-DESIGN.git,2020-04-28 01:17:06+00:00,,0,frank870622/DIGITAL-IC-DESIGN,259497077,Verilog,DIGITAL-IC-DESIGN,7654,0,2021-02-26 04:30:23+00:00,[],None
658,https://github.com/onkarchoudhari/Two-Bit-Dynamic-Branch-Predictor.git,2020-05-14 17:15:54+00:00,The repository consists of a two bit dynamic branch predictor designed in Verilog.,0,onkarchoudhari/Two-Bit-Dynamic-Branch-Predictor,263978295,Verilog,Two-Bit-Dynamic-Branch-Predictor,6,0,2020-05-14 17:22:50+00:00,[],None
659,https://github.com/akamboj2/DigitalLogic_ECE385.git,2020-05-16 20:48:14+00:00,,0,akamboj2/DigitalLogic_ECE385,264524531,Verilog,DigitalLogic_ECE385,15112,0,2020-10-03 05:38:21+00:00,[],None
660,https://github.com/Tsurbhi/Faster-finger-first.git,2020-05-16 18:45:59+00:00,Faster Finger first using JK Flip-Flop for 4 users. 1st input should be 0 for all users.,0,Tsurbhi/Faster-finger-first,264504057,Verilog,Faster-finger-first,1,0,2020-05-16 18:51:31+00:00,[],None
661,https://github.com/peruraj/verilog.git,2020-05-17 09:30:21+00:00,,0,peruraj/verilog,264627073,Verilog,verilog,2,0,2020-05-19 16:16:25+00:00,[],None
662,https://github.com/ziadshebl/CNNTeam3.git,2020-05-17 20:53:11+00:00,,1,ziadshebl/CNNTeam3,264754887,Verilog,CNNTeam3,34559,0,2020-06-10 15:38:20+00:00,[],None
663,https://github.com/cankeceoglu/HDL-Projects.git,2020-05-17 13:13:39+00:00,VHDL and Verilog projects,0,cankeceoglu/HDL-Projects,264669866,Verilog,HDL-Projects,148,0,2020-08-05 20:56:59+00:00,[],None
664,https://github.com/LLUVV/Hardware-Design-and-Lab.git,2020-05-14 04:03:48+00:00,,0,LLUVV/Hardware-Design-and-Lab,263811209,Verilog,Hardware-Design-and-Lab,703,0,2020-05-14 04:05:44+00:00,[],None
665,https://github.com/Humblefool14/Revision-Verilog.git,2020-05-15 05:10:11+00:00,,0,Humblefool14/Revision-Verilog,264101389,Verilog,Revision-Verilog,102,0,2024-01-31 14:15:04+00:00,[],None
666,https://github.com/Kiran760043/Carry-LookAhead-Adder.git,2020-04-24 23:20:55+00:00,,0,Kiran760043/Carry-LookAhead-Adder,258645471,Verilog,Carry-LookAhead-Adder,59,0,2020-04-24 23:21:31+00:00,[],None
667,https://github.com/Ang-Andrew/uart_verilog.git,2020-04-25 06:20:11+00:00,,0,Ang-Andrew/uart_verilog,258702296,Verilog,uart_verilog,2,0,2020-04-25 06:20:40+00:00,[],None
668,https://github.com/SteveLRojas/PSG.git,2020-04-17 03:36:46+00:00,Digital PSG designed to be implemented on a CPLD or FPGA,0,SteveLRojas/PSG,256392942,Verilog,PSG,601,0,2020-10-03 22:38:38+00:00,[],None
669,https://github.com/Pasam/VerilogProjects.git,2020-04-17 15:58:25+00:00,,0,Pasam/VerilogProjects,256547836,Verilog,VerilogProjects,2,0,2020-04-20 05:09:22+00:00,[],None
670,https://github.com/filipksiezyc/Verilog.git,2020-04-17 13:23:12+00:00,,0,filipksiezyc/Verilog,256509205,Verilog,Verilog,578,0,2020-04-17 13:24:40+00:00,[],None
671,https://github.com/sinciura/DSSD.git,2020-04-20 15:11:42+00:00,,0,sinciura/DSSD,257319218,Verilog,DSSD,53,0,2021-03-11 08:58:21+00:00,[],None
672,https://github.com/PrzemekRychter/ak2-proj.git,2020-04-28 09:42:20+00:00,Zadanie projektowe z przedmiotu Architektura komputerów 2,0,PrzemekRychter/ak2-proj,259594393,Verilog,ak2-proj,7233,0,2020-07-03 17:09:48+00:00,[],None
673,https://github.com/Crimsonninja/elen127.git,2020-05-07 00:36:52+00:00,Code for ELEN127: Advanced Logic Design,0,Crimsonninja/elen127,261911953,Verilog,elen127,539,0,2020-05-07 00:42:26+00:00,[],None
674,https://github.com/aadarshk81/MIPS-Single-cycle-16-bit-.git,2020-05-04 09:27:53+00:00,,0,aadarshk81/MIPS-Single-cycle-16-bit-,261131308,Verilog,MIPS-Single-cycle-16-bit-,31,0,2020-08-26 14:54:15+00:00,[],None
675,https://github.com/Gsruhj/reWorkCPU.git,2020-05-03 14:46:21+00:00,,0,Gsruhj/reWorkCPU,260947412,,reWorkCPU,1142,0,2020-05-03 14:46:23+00:00,[],None
676,https://github.com/baby123456/pr_led_tcl.git,2020-05-02 17:02:25+00:00,,0,baby123456/pr_led_tcl,260734448,Verilog,pr_led_tcl,21,0,2020-05-03 16:15:04+00:00,[],None
677,https://github.com/jackerickson/fpga_starter_projects.git,2020-05-07 22:06:24+00:00,,0,jackerickson/fpga_starter_projects,262168537,Verilog,fpga_starter_projects,24569,0,2020-05-07 22:11:30+00:00,[],None
678,https://github.com/oscar86hsu/NCTU_BCD_ALU_Module.git,2020-04-30 06:03:04+00:00,The module will perform the selected arithmetic operation and output the result as a 16-bit binary number. Negative integer output shall be represented in 2’s complement format.,0,oscar86hsu/NCTU_BCD_ALU_Module,260126820,Verilog,NCTU_BCD_ALU_Module,31,0,2020-05-08 06:45:35+00:00,[],None
679,https://github.com/meijingzhao/FPGA_Simulation.git,2020-04-30 06:47:06+00:00,"It is mainly used to store FPGA simulation requirements, simulation code, simulation skills, etc.",0,meijingzhao/FPGA_Simulation,260134590,Verilog,FPGA_Simulation,3,0,2020-04-30 06:50:04+00:00,[],None
680,https://github.com/MalakSadek/ClapDetector.git,2020-05-14 19:46:55+00:00,A Clap Detector implemented Using Verilog on an FPGA board 🔊 🔌 (2014),0,MalakSadek/ClapDetector,264010083,Verilog,ClapDetector,21,0,2021-03-25 16:13:14+00:00,[],https://api.github.com/licenses/gpl-3.0
681,https://github.com/TheChecopa/Proyecto.git,2020-05-11 23:33:08+00:00,,0,TheChecopa/Proyecto,263182662,Verilog,Proyecto,9208,0,2020-05-18 02:40:10+00:00,[],None
682,https://github.com/nbutta/ComputerAchitecture612Spring2019.git,2020-05-13 15:22:30+00:00,,0,nbutta/ComputerAchitecture612Spring2019,263668041,Verilog,ComputerAchitecture612Spring2019,3518,0,2022-05-14 04:10:26+00:00,[],None
683,https://github.com/madca03/coe113-lab-checker.git,2020-05-17 07:49:27+00:00,Online automated checker for CoE 113 laboratory,0,madca03/coe113-lab-checker,264610398,Verilog,coe113-lab-checker,877,0,2020-08-12 08:35:10+00:00,[],None
684,https://github.com/Alan5142/Pong-Verilog.git,2020-05-18 00:31:27+00:00,,0,Alan5142/Pong-Verilog,264784391,Verilog,Pong-Verilog,618,0,2020-07-14 08:04:38+00:00,[],None
685,https://github.com/Omanshu840/MIPS-uPower-Datapath-Components-and-ALU-Design.git,2020-05-20 20:05:16+00:00,COA Assignment 3 ,1,Omanshu840/MIPS-uPower-Datapath-Components-and-ALU-Design,265674836,Verilog,MIPS-uPower-Datapath-Components-and-ALU-Design,5293,0,2020-06-15 18:28:43+00:00,[],None
686,https://github.com/abdurrafaykhan/Verilog-Labs-ECE241.git,2020-05-20 00:31:14+00:00,Second Year Digital Systems Labs using Verilog,0,abdurrafaykhan/Verilog-Labs-ECE241,265403588,Verilog,Verilog-Labs-ECE241,2379,0,2020-05-20 00:38:29+00:00,[],None
687,https://github.com/mariacarolinaj/cc-ac1.git,2020-04-21 13:51:42+00:00,Trabalhos práticos da disciplina de Arquitetura de Computadores I do curso de Ciência da Computação realizados em 2/2019.,0,mariacarolinaj/cc-ac1,257611368,Verilog,cc-ac1,4476,0,2021-05-31 23:25:30+00:00,[],None
688,https://github.com/rodrigowra/8bit-carry-lookahead-adder.git,2020-04-23 00:36:39+00:00,A hardware implementation of an adder which is faster than the basic ripple carry adder,0,rodrigowra/8bit-carry-lookahead-adder,258053795,,8bit-carry-lookahead-adder,5,0,2020-12-28 16:12:57+00:00,[],None
689,https://github.com/kakaricardo2008/GitExample.git,2020-04-23 02:12:56+00:00,The first git,0,kakaricardo2008/GitExample,258070675,Verilog,GitExample,5,0,2020-04-24 10:02:48+00:00,[],None
690,https://github.com/MyskYko/xeq.git,2020-04-22 03:19:22+00:00,,0,MyskYko/xeq,257779676,Verilog,xeq,9636,0,2023-01-27 20:12:14+00:00,[],None
691,https://github.com/msishuvo/Universal-Asynchronous-Receiver-and-Transmitter-UART.git,2020-04-19 17:17:29+00:00,A simple UART which is built using Verilog.,0,msishuvo/Universal-Asynchronous-Receiver-and-Transmitter-UART,257058514,Verilog,Universal-Asynchronous-Receiver-and-Transmitter-UART,126,0,2020-04-19 17:27:45+00:00,[],None
692,https://github.com/uKarol/FPGA_GPU_REPO.git,2020-05-16 14:25:43+00:00,,1,uKarol/FPGA_GPU_REPO,264454485,Verilog,FPGA_GPU_REPO,858,0,2020-09-13 09:36:49+00:00,[],None
693,https://github.com/VarunGorti/PA-Shared.git,2020-05-02 03:40:28+00:00,,0,VarunGorti/PA-Shared,260607680,Verilog,PA-Shared,117,0,2020-05-09 03:24:01+00:00,[],None
694,https://github.com/Cadmium-CD/FT_ALU.git,2020-04-27 22:38:02+00:00,,1,Cadmium-CD/FT_ALU,259472732,Verilog,FT_ALU,41,0,2020-05-08 20:40:30+00:00,[],None
695,https://github.com/pablogtzgileta/practica3_arqui.git,2020-05-15 05:46:37+00:00,,0,pablogtzgileta/practica3_arqui,264106885,Verilog,practica3_arqui,1974,0,2020-05-16 01:16:38+00:00,[],None
696,https://github.com/cianjinks/DLD-Verilog.git,2020-05-14 12:33:43+00:00,This repository contains all of my programs written in Verilog HDL as part of Digital Logic Design for 1st Year ICS,0,cianjinks/DLD-Verilog,263910024,Verilog,DLD-Verilog,11,0,2020-05-14 12:37:06+00:00,[],None
697,https://github.com/anlowee/SCPU.git,2020-04-30 02:47:10+00:00,scpu exp,0,anlowee/SCPU,260097672,Verilog,SCPU,41,0,2020-11-04 00:07:24+00:00,[],None
698,https://github.com/mhl0116/vivadoProjects.git,2020-05-13 10:19:34+00:00,,0,mhl0116/vivadoProjects,263595966,Verilog,vivadoProjects,5025,0,2020-12-07 17:36:34+00:00,[],None
699,https://github.com/Kaomsos/single_cycle_cpu.git,2020-05-11 10:33:59+00:00,a lab of the  course orgnazation and densign of computers ,0,Kaomsos/single_cycle_cpu,263011879,Verilog,single_cycle_cpu,9,0,2020-05-11 10:56:30+00:00,[],None
700,https://github.com/mgomez0/cpu_design.git,2020-05-11 11:51:03+00:00,Microprocessor design in Verilog for Sac State CPE 142 - Adv. Computer Organization,0,mgomez0/cpu_design,263027705,Verilog,cpu_design,471,0,2020-05-14 20:59:30+00:00,[],None
701,https://github.com/chankjc/Digital_System_Design-19.git,2020-05-11 15:16:22+00:00,,0,chankjc/Digital_System_Design-19,263079113,Verilog,Digital_System_Design-19,6,0,2020-05-11 15:27:03+00:00,[],None
702,https://github.com/c00k1ez/PLD_labs.git,2020-05-20 18:52:25+00:00,,0,c00k1ez/PLD_labs,265659034,Verilog,PLD_labs,1306,0,2020-09-30 08:55:09+00:00,[],None
703,https://github.com/haniyehnasseri/asynchronousFifo.git,2020-05-20 10:54:52+00:00,Asynchronous Fifo,0,haniyehnasseri/asynchronousFifo,265536406,Verilog,asynchronousFifo,12,0,2020-12-15 22:38:47+00:00,[],None
704,https://github.com/saengGarlic/RSAen_decoder.git,2020-05-16 16:06:55+00:00,,0,saengGarlic/RSAen_decoder,264474590,Verilog,RSAen_decoder,184,0,2020-05-16 16:21:57+00:00,[],None
705,https://github.com/mohamed-elkhawas/mips.git,2020-05-17 16:07:26+00:00,,0,mohamed-elkhawas/mips,264705820,Verilog,mips,1216,0,2020-05-17 16:08:29+00:00,[],None
706,https://github.com/pichayak/HW-Lab-Project.git,2020-05-19 12:30:42+00:00,,0,pichayak/HW-Lab-Project,265241673,Verilog,HW-Lab-Project,13686,0,2020-06-06 09:18:52+00:00,[],None
707,https://github.com/yn4k4nishi/qucs_ex.git,2020-05-19 15:24:54+00:00,単位ください:pray:,0,yn4k4nishi/qucs_ex,265285543,Verilog,qucs_ex,1643,0,2020-12-02 07:41:14+00:00,[],None
708,https://github.com/whensungoesdown/cpu6.git,2020-05-06 21:22:24+00:00,,0,whensungoesdown/cpu6,261881501,Verilog,cpu6,46,0,2020-05-28 01:56:53+00:00,[],None
709,https://github.com/chankjc/Computer_organization-20.git,2020-05-08 04:16:47+00:00,,0,chankjc/Computer_organization-20,262225150,Verilog,Computer_organization-20,235,0,2020-11-06 14:11:26+00:00,[],None
710,https://github.com/doniaGhazy/SingleCycleImplementation_RiscV.git,2020-04-26 15:09:37+00:00,,0,doniaGhazy/SingleCycleImplementation_RiscV,259060416,Verilog,SingleCycleImplementation_RiscV,16,0,2020-04-26 15:30:06+00:00,[],None
711,https://github.com/MichaelAstahov/fpga_mip.git,2020-04-26 17:59:18+00:00,,0,MichaelAstahov/fpga_mip,259097975,Verilog,fpga_mip,122,0,2021-06-29 17:49:15+00:00,[],None
712,https://github.com/ccryan/IGBT_DE10_Verilog_Git.git,2020-05-04 01:34:26+00:00,DE10 IGBT project,0,ccryan/IGBT_DE10_Verilog_Git,261056197,Verilog,IGBT_DE10_Verilog_Git,272912,0,2020-06-25 16:47:31+00:00,[],None
713,https://github.com/Jingming517/EE2026_FinalProject2020S1.git,2020-05-08 20:00:33+00:00,EE 2026 Final Project (Group) 2020 S1,0,Jingming517/EE2026_FinalProject2020S1,262417062,,EE2026_FinalProject2020S1,32342,0,2020-10-05 18:38:00+00:00,[],None
714,https://github.com/ashanuka/FFT-IFFT-Verification.git,2020-05-06 21:36:26+00:00,,0,ashanuka/FFT-IFFT-Verification,261883915,Verilog,FFT-IFFT-Verification,8987,0,2020-05-08 05:59:40+00:00,[],None
715,https://github.com/bzarek/myComp.git,2020-05-09 20:03:31+00:00,Custom computer architecture project,0,bzarek/myComp,262649380,Verilog,myComp,14314,0,2020-05-18 01:10:26+00:00,[],None
716,https://github.com/mikeest1972/custumProcessor.git,2020-05-10 22:43:06+00:00,Designed a processor using Verilog ,0,mikeest1972/custumProcessor,262888769,Verilog,custumProcessor,16,0,2020-05-11 00:13:10+00:00,[],https://api.github.com/licenses/mit
717,https://github.com/pbhowmik05/Hardware_Model_CNN.git,2020-05-05 18:57:35+00:00,,0,pbhowmik05/Hardware_Model_CNN,261558502,Verilog,Hardware_Model_CNN,8,0,2020-05-08 19:32:18+00:00,[],None
718,https://github.com/badrinadhgupta/polybench.git,2020-05-05 13:53:13+00:00,MVT,0,badrinadhgupta/polybench,261485835,Verilog,polybench,4,0,2020-05-06 12:11:30+00:00,[],None
719,https://github.com/souvicksaha95/Computing-GCD-of-Two-Numbers-Using-Datapath-and-Control-Design.git,2020-05-06 07:28:46+00:00,"Using the Datapath and Control Design approach, I made a system to calculate the GCD of two numbers.",0,souvicksaha95/Computing-GCD-of-Two-Numbers-Using-Datapath-and-Control-Design,261683783,Verilog,Computing-GCD-of-Two-Numbers-Using-Datapath-and-Control-Design,102,0,2020-05-14 14:56:02+00:00,[],None
720,https://github.com/lutfiex/fpga-project-innovatefpga2019.git,2020-04-24 16:15:20+00:00,glove as game controller with fpga de10-nano,0,lutfiex/fpga-project-innovatefpga2019,258562400,Verilog,fpga-project-innovatefpga2019,1545,0,2020-04-24 16:29:37+00:00,[],None
721,https://github.com/Kiran760043/Half-Adder.git,2020-04-24 23:11:28+00:00,FPGA Programs,0,Kiran760043/Half-Adder,258644144,Verilog,Half-Adder,31,0,2020-04-24 23:12:42+00:00,[],None
722,https://github.com/Kiran760043/Johnson-Counter.git,2020-04-24 23:31:57+00:00,FPGA Programs,0,Kiran760043/Johnson-Counter,258646991,Verilog,Johnson-Counter,45,0,2020-04-24 23:32:30+00:00,[],None
723,https://github.com/machengchong/fpga_clock.git,2020-04-23 10:16:45+00:00,大二数电verilog实验，基于modesim仿真,0,machengchong/fpga_clock,258166011,Verilog,fpga_clock,2263,0,2020-04-23 10:21:16+00:00,[],None
724,https://github.com/sjfreed21/DigitalLogic.git,2020-04-24 22:22:33+00:00,"Verilog and Quartus files from ECEN 2350, Fall 2019",0,sjfreed21/DigitalLogic,258637159,Verilog,DigitalLogic,19726,0,2020-05-08 05:51:49+00:00,[],https://api.github.com/licenses/apache-2.0
725,https://github.com/Tachyon01/Project.git,2020-04-26 05:32:06+00:00,SCOAP analysis,1,Tachyon01/Project,258947890,Verilog,Project,79,0,2020-04-28 21:04:36+00:00,[],None
726,https://github.com/ELINGAP-7545/lab06-lab05_grupo-13.git,2020-05-08 23:22:44+00:00,lab06-lab05_grupo-13 created by GitHub Classroom,0,ELINGAP-7545/lab06-lab05_grupo-13,262448258,Verilog,lab06-lab05_grupo-13,20802,0,2020-05-18 15:51:25+00:00,[],None
727,https://github.com/Kiran760043/Up-Down-Counter.git,2020-04-24 23:29:02+00:00,FPGA Programs,0,Kiran760043/Up-Down-Counter,258646587,Verilog,Up-Down-Counter,60,0,2020-04-24 23:29:35+00:00,[],None
728,https://github.com/Kiran760043/Ring-Counter.git,2020-04-24 23:30:30+00:00,FPGA Programs,0,Kiran760043/Ring-Counter,258646798,Verilog,Ring-Counter,38,0,2020-04-24 23:31:04+00:00,[],None
729,https://github.com/Kiran760043/Decoder-using-Shifting-operator.git,2020-04-24 23:22:27+00:00,,0,Kiran760043/Decoder-using-Shifting-operator,258645696,Verilog,Decoder-using-Shifting-operator,38,0,2020-04-24 23:23:02+00:00,[],None
730,https://github.com/GUANJIAN1997/cpu_pipelining.git,2020-05-05 13:15:11+00:00,,0,GUANJIAN1997/cpu_pipelining,261474141,Verilog,cpu_pipelining,6919,0,2020-05-05 13:16:20+00:00,[],None
731,https://github.com/yasuyassan/StepMotorCont.git,2020-05-01 01:42:44+00:00,,1,yasuyassan/StepMotorCont,260357152,Verilog,StepMotorCont,231,0,2020-05-01 01:53:30+00:00,[],None
732,https://github.com/brockboe/ECE411-UIUC.git,2020-05-02 06:32:43+00:00,,6,brockboe/ECE411-UIUC,260628588,Verilog,ECE411-UIUC,3217,0,2022-09-08 20:38:56+00:00,[],None
733,https://github.com/kekekecoconut/verilog.git,2020-04-28 11:18:09+00:00,硬件课程设计小学期做的一些东西,0,kekekecoconut/verilog,259615290,Verilog,verilog,2,0,2020-12-22 04:07:56+00:00,[],None
734,https://github.com/Amanwarlock/verilog-240-project.git,2020-04-28 07:38:06+00:00,,0,Amanwarlock/verilog-240-project,259565724,Verilog,verilog-240-project,1513,0,2020-04-28 09:20:02+00:00,[],None
735,https://github.com/Gamma234/FSM_SimpleVendingMachine.git,2020-05-09 08:36:19+00:00,FSM_SimpleVendingMachine verilog program by ModelSim,0,Gamma234/FSM_SimpleVendingMachine,262526360,Verilog,FSM_SimpleVendingMachine,2,0,2020-05-09 08:37:00+00:00,[],None
736,https://github.com/rezafarhang/MIPS-Processor-Design.git,2020-05-10 17:33:33+00:00,Design A MIPS Processor In Verilog Language,0,rezafarhang/MIPS-Processor-Design,262840675,Verilog,MIPS-Processor-Design,5,0,2020-06-07 16:51:38+00:00,[],None
737,https://github.com/kie4280/cpu_design3.git,2020-05-19 04:27:57+00:00,A simple toy CPU,0,kie4280/cpu_design3,265144554,Verilog,cpu_design3,383,0,2022-03-30 12:46:36+00:00,[],None
738,https://github.com/siddhantv10/74xx181-ALU-Design.git,2020-05-20 07:41:05+00:00,Verilog Design of 74xx181 ALU and Synthesis on ice40,1,siddhantv10/74xx181-ALU-Design,265488646,Verilog,74xx181-ALU-Design,186,0,2020-06-28 07:33:47+00:00,[],None
739,https://github.com/AxelAlba/CoffeeMachine_DigitalSystem.git,2020-05-20 06:57:32+00:00,A Digital System for a Simple Coffee Vending Machine.,0,AxelAlba/CoffeeMachine_DigitalSystem,265478663,Verilog,CoffeeMachine_DigitalSystem,5,0,2020-05-20 07:01:05+00:00,[],None
740,https://github.com/fhcwcsy/ca_project.git,2020-05-21 10:46:18+00:00,,0,fhcwcsy/ca_project,265823260,Verilog,ca_project,2226,0,2020-07-02 09:40:18+00:00,[],None
741,https://github.com/kanhaiya-2000/generalhostingpurpose.git,2020-05-17 06:43:32+00:00,,0,kanhaiya-2000/generalhostingpurpose,264600880,Verilog,generalhostingpurpose,6,0,2020-05-17 18:11:16+00:00,[],None
742,https://github.com/ebby-s/GroupProjectGroup.git,2020-05-13 14:44:28+00:00,Repository containing Quartus directory with first year project.,1,ebby-s/GroupProjectGroup,263657951,Verilog,GroupProjectGroup,48225,0,2020-06-15 16:59:11+00:00,[],None
743,https://github.com/yeonha99/VerilogHDL.git,2020-05-18 12:54:22+00:00,,0,yeonha99/VerilogHDL,264939175,Verilog,VerilogHDL,9,0,2021-04-21 12:02:22+00:00,[],None
744,https://github.com/Naaafis/Verilog_implementations-.git,2020-05-17 19:05:15+00:00,Some structural and behavioral code ,0,Naaafis/Verilog_implementations-,264737263,Verilog,Verilog_implementations-,22,0,2020-05-17 22:31:01+00:00,[],None
745,https://github.com/iamthy/lab4_Src.git,2020-05-18 02:14:24+00:00,Computer Architecture lab4,0,iamthy/lab4_Src,264801688,Verilog,lab4_Src,52,0,2020-05-18 02:29:06+00:00,[],None
746,https://github.com/shivanikadam910/Wallace_16bit_multiplier.git,2020-05-07 14:21:36+00:00,"The project is for designing a MIPS processor. After that, we reduced the clock cycles of that processor. Wallace tree multiplier is basically designed for multiplying two numbers . To this, we reduced clock cycles from 500 to just 1. The processor is created in verilog.",0,shivanikadam910/Wallace_16bit_multiplier,262071395,Verilog,Wallace_16bit_multiplier,9777,0,2020-05-08 06:40:57+00:00,[],None
747,https://github.com/DigilentChina/Digital_Logic_Labs_Tutorials.git,2020-04-21 05:54:53+00:00,Digital logic labs tutorials on Digilent Basys 3,0,DigilentChina/Digital_Logic_Labs_Tutorials,257494177,Verilog,Digital_Logic_Labs_Tutorials,4,0,2020-04-21 06:02:05+00:00,[],None
748,https://github.com/ELINGAP-7545/lab05-lab05_grupo-13.git,2020-04-17 23:40:04+00:00,lab05-lab05_grupo-13 created by GitHub Classroom,0,ELINGAP-7545/lab05-lab05_grupo-13,256632258,Verilog,lab05-lab05_grupo-13,335,0,2020-04-25 02:22:21+00:00,[],None
749,https://github.com/michaelmengistu/jackpot-game.git,2020-04-21 19:30:56+00:00,,0,michaelmengistu/jackpot-game,257696092,Verilog,jackpot-game,4,0,2020-04-21 19:41:21+00:00,[],None
750,https://github.com/deep-maheshwari/AES-Implementation.git,2020-04-19 15:26:50+00:00,Verilog based Implementation of AES algorithm,0,deep-maheshwari/AES-Implementation,257033944,Verilog,AES-Implementation,242,0,2020-06-05 22:58:20+00:00,[],None
751,https://github.com/itssnehin/Prac4FPGAIntro.git,2020-04-21 13:18:37+00:00,Implement a Digital Clock on a FPGA,0,itssnehin/Prac4FPGAIntro,257601765,Verilog,Prac4FPGAIntro,4016,0,2020-04-21 13:28:54+00:00,[],None
752,https://github.com/OozyGrub/Minimal-Undertale.git,2020-05-15 14:13:40+00:00,,1,OozyGrub/Minimal-Undertale,264211381,,Minimal-Undertale,2425,0,2020-05-25 09:15:45+00:00,[],None
753,https://github.com/makgabri/Flappy-B58ird.git,2020-05-17 08:27:34+00:00,,0,makgabri/Flappy-B58ird,264616156,Verilog,Flappy-B58ird,20558,0,2020-05-17 08:27:53+00:00,[],None
754,https://github.com/osamamagdy/Carry-Select-Adder.git,2020-05-15 08:14:58+00:00,A Carry Select Adder design using Verilog,0,osamamagdy/Carry-Select-Adder,264136471,Verilog,Carry-Select-Adder,53,0,2020-05-15 08:15:30+00:00,[],None
