Protel Design System Design Rule Check
PCB File : C:\Users\YHLD\Desktop\毕业设计\硬件\Light\light.PcbDoc
Date     : 2022/6/10
Time     : 19:54:24

WARNING: Design contains shelved or modified (but not repoured) polygons. The result of DRC is not correct. Recommended to restore/repour all polygons and proceed with DRC again
   Polygon named: GND_L01_P001 In net GND
   Polygon named: GND_L01_P000 In net GND

Processing Rule : Clearance Constraint (Gap=8mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
   Violation between Short-Circuit Constraint: Between Pad S1-1(3968.858mil,2507.835mil) on Multi-Layer And Pad S1-4(3701.142mil,2507.835mil) on Multi-Layer Pads have the same JumperID: 1 but different Nets: (No Net) and NetR4_1
   Violation between Short-Circuit Constraint: Between Pad S1-2(3968.858mil,2685mil) on Multi-Layer And Pad S1-3(3701.142mil,2685mil) on Multi-Layer Pads have the same JumperID: 2 but different Nets: (No Net) and GND
   Violation between Short-Circuit Constraint: Between Pad S2-1(4362.717mil,2507.835mil) on Multi-Layer And Pad S2-4(4095mil,2507.835mil) on Multi-Layer Pads have the same JumperID: 1 but different Nets: (No Net) and NetC3_1
   Violation between Short-Circuit Constraint: Between Pad S2-2(4362.717mil,2685mil) on Multi-Layer And Pad S2-3(4095mil,2685mil) on Multi-Layer Pads have the same JumperID: 2 but different Nets: (No Net) and GND
Rule Violations :4

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
   Violation between Modified Polygon: Polygon Not Repour After Edit  (GND_L01_P000) on Top Layer 
   Violation between Modified Polygon: Polygon Not Repour After Edit  (GND_L01_P001) on Top Layer 
Rule Violations :2

Processing Rule : Width Constraint (Min=8mil) (Max=10mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (7.593mil < 10mil) Between Pad R5-1(4464mil,1670mil) on Top Layer And Pad t1-1(4440mil,1725mil) on Top Layer [Top Solder] Mask Sliver [7.593mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.593mil < 10mil) Between Pad R5-2(4416mil,1670mil) on Top Layer And Pad t1-1(4440mil,1725mil) on Top Layer [Top Solder] Mask Sliver [7.593mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad U3-1(4840.118mil,3702.599mil) on Top Layer And Pad U3-2(4840.118mil,3740mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad U3-2(4840.118mil,3740mil) on Top Layer And Pad U3-3(4840.118mil,3777.402mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.025mil < 10mil) Between Pad U4-1(3921.796mil,3489.567mil) on Top Layer And Pad U4-2(3921.796mil,3463.976mil) on Top Layer [Top Solder] Mask Sliver [9.025mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.025mil < 10mil) Between Pad U4-10(4148.204mil,3336.024mil) on Top Layer And Pad U4-11(4148.204mil,3361.614mil) on Top Layer [Top Solder] Mask Sliver [9.025mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.025mil < 10mil) Between Pad U4-10(4148.204mil,3336.024mil) on Top Layer And Pad U4-9(4148.204mil,3310.433mil) on Top Layer [Top Solder] Mask Sliver [9.025mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.025mil < 10mil) Between Pad U4-11(4148.204mil,3361.614mil) on Top Layer And Pad U4-12(4148.204mil,3387.205mil) on Top Layer [Top Solder] Mask Sliver [9.025mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.025mil < 10mil) Between Pad U4-12(4148.204mil,3387.205mil) on Top Layer And Pad U4-13(4148.204mil,3412.795mil) on Top Layer [Top Solder] Mask Sliver [9.025mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.025mil < 10mil) Between Pad U4-13(4148.204mil,3412.795mil) on Top Layer And Pad U4-14(4148.204mil,3438.386mil) on Top Layer [Top Solder] Mask Sliver [9.025mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.025mil < 10mil) Between Pad U4-14(4148.204mil,3438.386mil) on Top Layer And Pad U4-15(4148.204mil,3463.976mil) on Top Layer [Top Solder] Mask Sliver [9.025mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.025mil < 10mil) Between Pad U4-15(4148.204mil,3463.976mil) on Top Layer And Pad U4-16(4148.204mil,3489.567mil) on Top Layer [Top Solder] Mask Sliver [9.025mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.025mil < 10mil) Between Pad U4-2(3921.796mil,3463.976mil) on Top Layer And Pad U4-3(3921.796mil,3438.386mil) on Top Layer [Top Solder] Mask Sliver [9.025mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.025mil < 10mil) Between Pad U4-3(3921.796mil,3438.386mil) on Top Layer And Pad U4-4(3921.796mil,3412.795mil) on Top Layer [Top Solder] Mask Sliver [9.025mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.025mil < 10mil) Between Pad U4-4(3921.796mil,3412.795mil) on Top Layer And Pad U4-5(3921.796mil,3387.205mil) on Top Layer [Top Solder] Mask Sliver [9.025mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.025mil < 10mil) Between Pad U4-5(3921.796mil,3387.205mil) on Top Layer And Pad U4-6(3921.796mil,3361.614mil) on Top Layer [Top Solder] Mask Sliver [9.025mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.025mil < 10mil) Between Pad U4-6(3921.796mil,3361.614mil) on Top Layer And Pad U4-7(3921.796mil,3336.024mil) on Top Layer [Top Solder] Mask Sliver [9.025mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.025mil < 10mil) Between Pad U4-7(3921.796mil,3336.024mil) on Top Layer And Pad U4-8(3921.796mil,3310.433mil) on Top Layer [Top Solder] Mask Sliver [9.025mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.795mil < 10mil) Between Pad USB1-3(5016.732mil,3449.724mil) on Multi-Layer And Pad USB1-A1(4975.788mil,3488.11mil) on Top Layer [Top Solder] Mask Sliver [4.795mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.795mil < 10mil) Between Pad USB1-4(5016.732mil,3790.276mil) on Multi-Layer And Pad USB1-A12(4975.788mil,3751.89mil) on Top Layer [Top Solder] Mask Sliver [4.795mil]
Rule Violations :20

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Arc (3863.618mil,3489.567mil) on Top Overlay And Pad U4-1(3921.796mil,3489.567mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.702mil < 10mil) Between Arc (4551.2mil,2848.8mil) on Top Overlay And Pad U2-1(4580mil,2848.8mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.702mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.213mil < 10mil) Between Arc (4852mil,3679mil) on Top Overlay And Pad U3-1(4840.118mil,3702.599mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad C10-1(4395mil,3408mil) on Top Layer And Track (4375.315mil,3396mil)(4375.315mil,3431.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.244mil < 10mil) Between Pad C10-1(4395mil,3408mil) on Top Layer And Track (4375.315mil,3431.244mil)(4414.685mil,3431.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.705mil < 10mil) Between Pad C10-1(4395mil,3408mil) on Top Layer And Track (4389mil,3384mil)(4401mil,3384mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad C10-1(4395mil,3408mil) on Top Layer And Track (4414.685mil,3396mil)(4414.685mil,3431.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.737mil < 10mil) Between Pad C10-2(4395mil,3360mil) on Top Layer And Track (4375.315mil,3336.756mil)(4375.315mil,3372mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.737mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.244mil < 10mil) Between Pad C10-2(4395mil,3360mil) on Top Layer And Track (4375.315mil,3336.756mil)(4414.685mil,3336.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad C10-2(4395mil,3360mil) on Top Layer And Track (4389mil,3384mil)(4401mil,3384mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad C10-2(4395mil,3360mil) on Top Layer And Track (4414.685mil,3336.756mil)(4414.685mil,3372mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad C11-1(4340mil,3408mil) on Top Layer And Track (4320.315mil,3396mil)(4320.315mil,3431.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.244mil < 10mil) Between Pad C11-1(4340mil,3408mil) on Top Layer And Track (4320.315mil,3431.244mil)(4359.685mil,3431.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.705mil < 10mil) Between Pad C11-1(4340mil,3408mil) on Top Layer And Track (4334mil,3384mil)(4346mil,3384mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad C11-1(4340mil,3408mil) on Top Layer And Track (4359.685mil,3396mil)(4359.685mil,3431.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.737mil < 10mil) Between Pad C11-2(4340mil,3360mil) on Top Layer And Track (4320.315mil,3336.756mil)(4320.315mil,3372mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.737mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.244mil < 10mil) Between Pad C11-2(4340mil,3360mil) on Top Layer And Track (4320.315mil,3336.756mil)(4359.685mil,3336.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad C11-2(4340mil,3360mil) on Top Layer And Track (4334mil,3384mil)(4346mil,3384mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad C11-2(4340mil,3360mil) on Top Layer And Track (4359.685mil,3336.756mil)(4359.685mil,3372mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.737mil < 10mil) Between Pad C12-1(4285mil,3359mil) on Top Layer And Track (4265.315mil,3335.756mil)(4265.315mil,3371mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.737mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.244mil < 10mil) Between Pad C12-1(4285mil,3359mil) on Top Layer And Track (4265.315mil,3335.756mil)(4304.685mil,3335.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad C12-1(4285mil,3359mil) on Top Layer And Track (4279mil,3383mil)(4291mil,3383mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad C12-1(4285mil,3359mil) on Top Layer And Track (4304.685mil,3335.756mil)(4304.685mil,3371mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad C12-2(4285mil,3407mil) on Top Layer And Track (4265.315mil,3395mil)(4265.315mil,3430.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.244mil < 10mil) Between Pad C12-2(4285mil,3407mil) on Top Layer And Track (4265.315mil,3430.244mil)(4304.685mil,3430.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.705mil < 10mil) Between Pad C12-2(4285mil,3407mil) on Top Layer And Track (4279mil,3383mil)(4291mil,3383mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad C12-2(4285mil,3407mil) on Top Layer And Track (4304.685mil,3395mil)(4304.685mil,3430.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.705mil < 10mil) Between Pad C13-1(3679mil,3185mil) on Top Layer And Track (3655mil,3179mil)(3655mil,3191mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad C13-1(3679mil,3185mil) on Top Layer And Track (3667mil,3165.315mil)(3702.244mil,3165.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad C13-1(3679mil,3185mil) on Top Layer And Track (3667mil,3204.685mil)(3702.244mil,3204.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.244mil < 10mil) Between Pad C13-1(3679mil,3185mil) on Top Layer And Track (3702.244mil,3165.315mil)(3702.244mil,3204.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.244mil < 10mil) Between Pad C13-2(3631mil,3185mil) on Top Layer And Track (3607.756mil,3165.315mil)(3607.756mil,3204.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.737mil < 10mil) Between Pad C13-2(3631mil,3185mil) on Top Layer And Track (3607.756mil,3165.315mil)(3643mil,3165.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.737mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad C13-2(3631mil,3185mil) on Top Layer And Track (3607.756mil,3204.685mil)(3643mil,3204.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad C13-2(3631mil,3185mil) on Top Layer And Track (3655mil,3179mil)(3655mil,3191mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad C14-1(4285mil,3615mil) on Top Layer And Track (4265.315mil,3603mil)(4265.315mil,3638.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.244mil < 10mil) Between Pad C14-1(4285mil,3615mil) on Top Layer And Track (4265.315mil,3638.244mil)(4304.685mil,3638.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.705mil < 10mil) Between Pad C14-1(4285mil,3615mil) on Top Layer And Track (4279mil,3591mil)(4291mil,3591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad C14-1(4285mil,3615mil) on Top Layer And Track (4304.685mil,3603mil)(4304.685mil,3638.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.737mil < 10mil) Between Pad C14-2(4285mil,3567mil) on Top Layer And Track (4265.315mil,3543.756mil)(4265.315mil,3579mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.737mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.244mil < 10mil) Between Pad C14-2(4285mil,3567mil) on Top Layer And Track (4265.315mil,3543.756mil)(4304.685mil,3543.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad C14-2(4285mil,3567mil) on Top Layer And Track (4279mil,3591mil)(4291mil,3591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad C14-2(4285mil,3567mil) on Top Layer And Track (4304.685mil,3543.756mil)(4304.685mil,3579mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.244mil < 10mil) Between Pad C2-1(4416mil,1520mil) on Top Layer And Track (4392.756mil,1500.315mil)(4392.756mil,1539.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.737mil < 10mil) Between Pad C2-1(4416mil,1520mil) on Top Layer And Track (4392.756mil,1500.315mil)(4428mil,1500.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.737mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad C2-1(4416mil,1520mil) on Top Layer And Track (4392.756mil,1539.685mil)(4428mil,1539.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad C2-1(4416mil,1520mil) on Top Layer And Track (4440mil,1514mil)(4440mil,1526mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.705mil < 10mil) Between Pad C2-2(4464mil,1520mil) on Top Layer And Track (4440mil,1514mil)(4440mil,1526mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad C2-2(4464mil,1520mil) on Top Layer And Track (4452mil,1500.315mil)(4487.244mil,1500.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad C2-2(4464mil,1520mil) on Top Layer And Track (4452mil,1539.685mil)(4487.244mil,1539.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.244mil < 10mil) Between Pad C2-2(4464mil,1520mil) on Top Layer And Track (4487.244mil,1500.315mil)(4487.244mil,1539.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.737mil < 10mil) Between Pad C3-1(4440mil,2571mil) on Top Layer And Track (4420.315mil,2547.756mil)(4420.315mil,2583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.737mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.244mil < 10mil) Between Pad C3-1(4440mil,2571mil) on Top Layer And Track (4420.315mil,2547.756mil)(4459.685mil,2547.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad C3-1(4440mil,2571mil) on Top Layer And Track (4434mil,2595mil)(4446mil,2595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad C3-1(4440mil,2571mil) on Top Layer And Track (4459.685mil,2547.756mil)(4459.685mil,2583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad C3-2(4440mil,2619mil) on Top Layer And Track (4420.315mil,2607mil)(4420.315mil,2642.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.244mil < 10mil) Between Pad C3-2(4440mil,2619mil) on Top Layer And Track (4420.315mil,2642.244mil)(4459.685mil,2642.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.705mil < 10mil) Between Pad C3-2(4440mil,2619mil) on Top Layer And Track (4434mil,2595mil)(4446mil,2595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad C3-2(4440mil,2619mil) on Top Layer And Track (4459.685mil,2607mil)(4459.685mil,2642.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.705mil < 10mil) Between Pad C4-1(4658.685mil,3729.843mil) on Top Layer And Track (4634.685mil,3723.843mil)(4634.685mil,3735.843mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad C4-1(4658.685mil,3729.843mil) on Top Layer And Track (4646.685mil,3710.158mil)(4681.929mil,3710.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad C4-1(4658.685mil,3729.843mil) on Top Layer And Track (4646.685mil,3749.528mil)(4681.929mil,3749.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.244mil < 10mil) Between Pad C4-1(4658.685mil,3729.843mil) on Top Layer And Track (4681.929mil,3710.158mil)(4681.929mil,3749.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.244mil < 10mil) Between Pad C4-2(4610.685mil,3729.843mil) on Top Layer And Track (4587.441mil,3710.158mil)(4587.441mil,3749.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.737mil < 10mil) Between Pad C4-2(4610.685mil,3729.843mil) on Top Layer And Track (4587.441mil,3710.158mil)(4622.685mil,3710.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.737mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad C4-2(4610.685mil,3729.843mil) on Top Layer And Track (4587.441mil,3749.528mil)(4622.685mil,3749.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad C4-2(4610.685mil,3729.843mil) on Top Layer And Track (4634.685mil,3723.843mil)(4634.685mil,3735.843mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.705mil < 10mil) Between Pad C5-1(4658.685mil,3679.843mil) on Top Layer And Track (4634.685mil,3673.843mil)(4634.685mil,3685.843mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad C5-1(4658.685mil,3679.843mil) on Top Layer And Track (4646.685mil,3660.158mil)(4681.929mil,3660.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad C5-1(4658.685mil,3679.843mil) on Top Layer And Track (4646.685mil,3699.528mil)(4681.929mil,3699.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.244mil < 10mil) Between Pad C5-1(4658.685mil,3679.843mil) on Top Layer And Track (4681.929mil,3660.158mil)(4681.929mil,3699.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.244mil < 10mil) Between Pad C5-2(4610.685mil,3679.843mil) on Top Layer And Track (4587.441mil,3660.158mil)(4587.441mil,3699.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.737mil < 10mil) Between Pad C5-2(4610.685mil,3679.843mil) on Top Layer And Track (4587.441mil,3660.158mil)(4622.685mil,3660.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.737mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad C5-2(4610.685mil,3679.843mil) on Top Layer And Track (4587.441mil,3699.528mil)(4622.685mil,3699.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad C5-2(4610.685mil,3679.843mil) on Top Layer And Track (4634.685mil,3673.843mil)(4634.685mil,3685.843mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad C6-1(4395mil,3615mil) on Top Layer And Track (4375.315mil,3603mil)(4375.315mil,3638.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.244mil < 10mil) Between Pad C6-1(4395mil,3615mil) on Top Layer And Track (4375.315mil,3638.244mil)(4414.685mil,3638.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.705mil < 10mil) Between Pad C6-1(4395mil,3615mil) on Top Layer And Track (4389mil,3591mil)(4401mil,3591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad C6-1(4395mil,3615mil) on Top Layer And Track (4414.685mil,3603mil)(4414.685mil,3638.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.737mil < 10mil) Between Pad C6-2(4395mil,3567mil) on Top Layer And Track (4375.315mil,3543.756mil)(4375.315mil,3579mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.737mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.244mil < 10mil) Between Pad C6-2(4395mil,3567mil) on Top Layer And Track (4375.315mil,3543.756mil)(4414.685mil,3543.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad C6-2(4395mil,3567mil) on Top Layer And Track (4389mil,3591mil)(4401mil,3591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad C6-2(4395mil,3567mil) on Top Layer And Track (4414.685mil,3543.756mil)(4414.685mil,3579mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad C7-1(4340mil,3615mil) on Top Layer And Track (4320.315mil,3603mil)(4320.315mil,3638.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.244mil < 10mil) Between Pad C7-1(4340mil,3615mil) on Top Layer And Track (4320.315mil,3638.244mil)(4359.685mil,3638.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.705mil < 10mil) Between Pad C7-1(4340mil,3615mil) on Top Layer And Track (4334mil,3591mil)(4346mil,3591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad C7-1(4340mil,3615mil) on Top Layer And Track (4359.685mil,3603mil)(4359.685mil,3638.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.737mil < 10mil) Between Pad C7-2(4340mil,3567mil) on Top Layer And Track (4320.315mil,3543.756mil)(4320.315mil,3579mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.737mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.244mil < 10mil) Between Pad C7-2(4340mil,3567mil) on Top Layer And Track (4320.315mil,3543.756mil)(4359.685mil,3543.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad C7-2(4340mil,3567mil) on Top Layer And Track (4334mil,3591mil)(4346mil,3591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad C7-2(4340mil,3567mil) on Top Layer And Track (4359.685mil,3543.756mil)(4359.685mil,3579mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.705mil < 10mil) Between Pad C8-1(4658.685mil,3779.843mil) on Top Layer And Track (4634.685mil,3773.843mil)(4634.685mil,3785.843mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad C8-1(4658.685mil,3779.843mil) on Top Layer And Track (4646.685mil,3760.158mil)(4681.929mil,3760.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad C8-1(4658.685mil,3779.843mil) on Top Layer And Track (4646.685mil,3799.528mil)(4681.929mil,3799.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.244mil < 10mil) Between Pad C8-1(4658.685mil,3779.843mil) on Top Layer And Track (4681.929mil,3760.158mil)(4681.929mil,3799.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.244mil < 10mil) Between Pad C8-2(4610.685mil,3779.843mil) on Top Layer And Track (4587.441mil,3760.158mil)(4587.441mil,3799.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.737mil < 10mil) Between Pad C8-2(4610.685mil,3779.843mil) on Top Layer And Track (4587.441mil,3760.158mil)(4622.685mil,3760.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.737mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad C8-2(4610.685mil,3779.843mil) on Top Layer And Track (4587.441mil,3799.528mil)(4622.685mil,3799.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad C8-2(4610.685mil,3779.843mil) on Top Layer And Track (4634.685mil,3773.843mil)(4634.685mil,3785.843mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad C9-1(4450mil,3408mil) on Top Layer And Track (4430.315mil,3396mil)(4430.315mil,3431.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.244mil < 10mil) Between Pad C9-1(4450mil,3408mil) on Top Layer And Track (4430.315mil,3431.244mil)(4469.685mil,3431.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.705mil < 10mil) Between Pad C9-1(4450mil,3408mil) on Top Layer And Track (4444mil,3384mil)(4456mil,3384mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad C9-1(4450mil,3408mil) on Top Layer And Track (4469.685mil,3396mil)(4469.685mil,3431.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.737mil < 10mil) Between Pad C9-2(4450mil,3360mil) on Top Layer And Track (4430.315mil,3336.756mil)(4430.315mil,3372mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.737mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.244mil < 10mil) Between Pad C9-2(4450mil,3360mil) on Top Layer And Track (4430.315mil,3336.756mil)(4469.685mil,3336.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad C9-2(4450mil,3360mil) on Top Layer And Track (4444mil,3384mil)(4456mil,3384mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad C9-2(4450mil,3360mil) on Top Layer And Track (4469.685mil,3336.756mil)(4469.685mil,3372mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad D1-1(4440.259mil,1939.995mil) on Top Layer And Track (4412.259mil,1921.995mil)(4412.259mil,1975.995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.902mil < 10mil) Between Pad D1-1(4440.259mil,1939.995mil) on Top Layer And Track (4412.259mil,1975.995mil)(4414.259mil,1975.995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.901mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad D1-1(4440.259mil,1939.995mil) on Top Layer And Track (4414.259mil,1975.995mil)(4468.259mil,1975.995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad D1-1(4440.259mil,1939.995mil) on Top Layer And Track (4468.259mil,1921.995mil)(4468.259mil,1974.995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad D1-2(4440.259mil,1869.995mil) on Top Layer And Track (4412.259mil,1833.995mil)(4466.259mil,1833.995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad D1-2(4440.259mil,1869.995mil) on Top Layer And Track (4412.259mil,1834.995mil)(4412.259mil,1887.995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad D1-2(4440.259mil,1869.995mil) on Top Layer And Track (4468.259mil,1833.995mil)(4468.259mil,1887.995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad D2-1(3890mil,4200mil) on Top Layer And Track (3862mil,4164mil)(3916mil,4164mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.619mil < 10mil) Between Pad D2-1(3890mil,4200mil) on Top Layer And Track (3862mil,4165mil)(3862mil,4218mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.619mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.902mil < 10mil) Between Pad D2-1(3890mil,4200mil) on Top Layer And Track (3916mil,4164mil)(3918mil,4164mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.901mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad D2-1(3890mil,4200mil) on Top Layer And Track (3918mil,4164mil)(3918mil,4218mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad D2-2(3890mil,4270mil) on Top Layer And Track (3862mil,4252mil)(3862mil,4306mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad D2-2(3890mil,4270mil) on Top Layer And Track (3864mil,4306mil)(3918mil,4306mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad D2-2(3890mil,4270mil) on Top Layer And Track (3918mil,4252mil)(3918mil,4305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad D3-1(4180mil,4200mil) on Top Layer And Track (4152mil,4164mil)(4206mil,4164mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.619mil < 10mil) Between Pad D3-1(4180mil,4200mil) on Top Layer And Track (4152mil,4165mil)(4152mil,4218mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.619mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.902mil < 10mil) Between Pad D3-1(4180mil,4200mil) on Top Layer And Track (4206mil,4164mil)(4208mil,4164mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.901mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad D3-1(4180mil,4200mil) on Top Layer And Track (4208mil,4164mil)(4208mil,4218mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad D3-2(4180mil,4270mil) on Top Layer And Track (4152mil,4252mil)(4152mil,4306mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad D3-2(4180mil,4270mil) on Top Layer And Track (4154mil,4306mil)(4208mil,4306mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad D3-2(4180mil,4270mil) on Top Layer And Track (4208mil,4252mil)(4208mil,4305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad R10-1(3785mil,2259mil) on Top Layer And Track (3765.315mil,2187.756mil)(3765.315mil,2282.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.244mil < 10mil) Between Pad R10-1(3785mil,2259mil) on Top Layer And Track (3765.315mil,2282.244mil)(3804.685mil,2282.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad R10-1(3785mil,2259mil) on Top Layer And Track (3804.685mil,2187.756mil)(3804.685mil,2282.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad R10-2(3785mil,2211mil) on Top Layer And Track (3765.315mil,2187.756mil)(3765.315mil,2282.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.244mil < 10mil) Between Pad R10-2(3785mil,2211mil) on Top Layer And Track (3765.315mil,2187.756mil)(3804.685mil,2187.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad R10-2(3785mil,2211mil) on Top Layer And Track (3804.685mil,2187.756mil)(3804.685mil,2282.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.244mil < 10mil) Between Pad R1-1(3601mil,1790mil) on Top Layer And Track (3577.756mil,1770.315mil)(3577.756mil,1809.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad R1-1(3601mil,1790mil) on Top Layer And Track (3577.756mil,1770.315mil)(3672.244mil,1770.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad R1-1(3601mil,1790mil) on Top Layer And Track (3577.756mil,1809.685mil)(3672.244mil,1809.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.244mil < 10mil) Between Pad R11-1(4416mil,1570mil) on Top Layer And Track (4392.756mil,1550.315mil)(4392.756mil,1589.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad R11-1(4416mil,1570mil) on Top Layer And Track (4392.756mil,1550.315mil)(4487.244mil,1550.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad R11-1(4416mil,1570mil) on Top Layer And Track (4392.756mil,1589.685mil)(4487.244mil,1589.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad R11-2(4464mil,1570mil) on Top Layer And Track (4392.756mil,1550.315mil)(4487.244mil,1550.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad R11-2(4464mil,1570mil) on Top Layer And Track (4392.756mil,1589.685mil)(4487.244mil,1589.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.244mil < 10mil) Between Pad R11-2(4464mil,1570mil) on Top Layer And Track (4487.244mil,1550.315mil)(4487.244mil,1589.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad R1-2(3649mil,1790mil) on Top Layer And Track (3577.756mil,1770.315mil)(3672.244mil,1770.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad R1-2(3649mil,1790mil) on Top Layer And Track (3577.756mil,1809.685mil)(3672.244mil,1809.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.244mil < 10mil) Between Pad R1-2(3649mil,1790mil) on Top Layer And Track (3672.244mil,1770.315mil)(3672.244mil,1809.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad R12-1(4764mil,3195mil) on Top Layer And Track (4692.756mil,3175.315mil)(4787.244mil,3175.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad R12-1(4764mil,3195mil) on Top Layer And Track (4692.756mil,3214.685mil)(4787.244mil,3214.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.244mil < 10mil) Between Pad R12-1(4764mil,3195mil) on Top Layer And Track (4787.244mil,3175.315mil)(4787.244mil,3214.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.244mil < 10mil) Between Pad R12-2(4716mil,3195mil) on Top Layer And Track (4692.756mil,3175.315mil)(4692.756mil,3214.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad R12-2(4716mil,3195mil) on Top Layer And Track (4692.756mil,3175.315mil)(4787.244mil,3175.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad R12-2(4716mil,3195mil) on Top Layer And Track (4692.756mil,3214.685mil)(4787.244mil,3214.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad R13-1(4680mil,2691mil) on Top Layer And Track (4660.315mil,2667.756mil)(4660.315mil,2762.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.244mil < 10mil) Between Pad R13-1(4680mil,2691mil) on Top Layer And Track (4660.315mil,2667.756mil)(4699.685mil,2667.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad R13-1(4680mil,2691mil) on Top Layer And Track (4699.685mil,2667.756mil)(4699.685mil,2762.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad R13-2(4680mil,2739mil) on Top Layer And Track (4660.315mil,2667.756mil)(4660.315mil,2762.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.244mil < 10mil) Between Pad R13-2(4680mil,2739mil) on Top Layer And Track (4660.315mil,2762.244mil)(4699.685mil,2762.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad R13-2(4680mil,2739mil) on Top Layer And Track (4699.685mil,2667.756mil)(4699.685mil,2762.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.244mil < 10mil) Between Pad R14-1(4716mil,3290mil) on Top Layer And Track (4692.756mil,3270.315mil)(4692.756mil,3309.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad R14-1(4716mil,3290mil) on Top Layer And Track (4692.756mil,3270.315mil)(4787.244mil,3270.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad R14-1(4716mil,3290mil) on Top Layer And Track (4692.756mil,3309.685mil)(4787.244mil,3309.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad R14-2(4764mil,3290mil) on Top Layer And Track (4692.756mil,3270.315mil)(4787.244mil,3270.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad R14-2(4764mil,3290mil) on Top Layer And Track (4692.756mil,3309.685mil)(4787.244mil,3309.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.244mil < 10mil) Between Pad R14-2(4764mil,3290mil) on Top Layer And Track (4787.244mil,3270.315mil)(4787.244mil,3309.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.504mil < 10mil) Between Pad R15-1(3727.5mil,3310mil) on Top Layer And Track (3548.5mil,3266mil)(3771.5mil,3266mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.504mil < 10mil) Between Pad R15-1(3727.5mil,3310mil) on Top Layer And Track (3548.5mil,3354mil)(3771.5mil,3354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad R15-1(3727.5mil,3310mil) on Top Layer And Track (3771.5mil,3266mil)(3771.5mil,3354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad R15-2(3592.5mil,3310mil) on Top Layer And Track (3548.5mil,3266mil)(3548.5mil,3354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.504mil < 10mil) Between Pad R15-2(3592.5mil,3310mil) on Top Layer And Track (3548.5mil,3266mil)(3771.5mil,3266mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.504mil < 10mil) Between Pad R15-2(3592.5mil,3310mil) on Top Layer And Track (3548.5mil,3354mil)(3771.5mil,3354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad R16-1(3890mil,4049mil) on Top Layer And Track (3870.315mil,3977.756mil)(3870.315mil,4072.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.244mil < 10mil) Between Pad R16-1(3890mil,4049mil) on Top Layer And Track (3870.315mil,4072.244mil)(3909.685mil,4072.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad R16-1(3890mil,4049mil) on Top Layer And Track (3909.685mil,3977.756mil)(3909.685mil,4072.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad R16-2(3890mil,4001mil) on Top Layer And Track (3870.315mil,3977.756mil)(3870.315mil,4072.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.244mil < 10mil) Between Pad R16-2(3890mil,4001mil) on Top Layer And Track (3870.315mil,3977.756mil)(3909.685mil,3977.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad R16-2(3890mil,4001mil) on Top Layer And Track (3909.685mil,3977.756mil)(3909.685mil,4072.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad R17-1(4180mil,4049mil) on Top Layer And Track (4160.315mil,3977.756mil)(4160.315mil,4072.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.244mil < 10mil) Between Pad R17-1(4180mil,4049mil) on Top Layer And Track (4160.315mil,4072.244mil)(4199.685mil,4072.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad R17-1(4180mil,4049mil) on Top Layer And Track (4199.685mil,3977.756mil)(4199.685mil,4072.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad R17-2(4180mil,4001mil) on Top Layer And Track (4160.315mil,3977.756mil)(4160.315mil,4072.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.244mil < 10mil) Between Pad R17-2(4180mil,4001mil) on Top Layer And Track (4160.315mil,3977.756mil)(4199.685mil,3977.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad R17-2(4180mil,4001mil) on Top Layer And Track (4199.685mil,3977.756mil)(4199.685mil,4072.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.244mil < 10mil) Between Pad R2-1(4416mil,2070mil) on Top Layer And Track (4392.756mil,2050.315mil)(4392.756mil,2089.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad R2-1(4416mil,2070mil) on Top Layer And Track (4392.756mil,2050.315mil)(4487.244mil,2050.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad R2-1(4416mil,2070mil) on Top Layer And Track (4392.756mil,2089.685mil)(4487.244mil,2089.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad R2-2(4464mil,2070mil) on Top Layer And Track (4392.756mil,2050.315mil)(4487.244mil,2050.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad R2-2(4464mil,2070mil) on Top Layer And Track (4392.756mil,2089.685mil)(4487.244mil,2089.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.244mil < 10mil) Between Pad R2-2(4464mil,2070mil) on Top Layer And Track (4487.244mil,2050.315mil)(4487.244mil,2089.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.244mil < 10mil) Between Pad R3-1(3601mil,1865mil) on Top Layer And Track (3577.756mil,1845.315mil)(3577.756mil,1884.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad R3-1(3601mil,1865mil) on Top Layer And Track (3577.756mil,1845.315mil)(3672.244mil,1845.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad R3-1(3601mil,1865mil) on Top Layer And Track (3577.756mil,1884.685mil)(3672.244mil,1884.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad R3-2(3649mil,1865mil) on Top Layer And Track (3577.756mil,1845.315mil)(3672.244mil,1845.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad R3-2(3649mil,1865mil) on Top Layer And Track (3577.756mil,1884.685mil)(3672.244mil,1884.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.244mil < 10mil) Between Pad R3-2(3649mil,1865mil) on Top Layer And Track (3672.244mil,1845.315mil)(3672.244mil,1884.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad R4-1(3864mil,2440mil) on Top Layer And Track (3792.756mil,2420.315mil)(3887.244mil,2420.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad R4-1(3864mil,2440mil) on Top Layer And Track (3792.756mil,2459.685mil)(3887.244mil,2459.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.244mil < 10mil) Between Pad R4-1(3864mil,2440mil) on Top Layer And Track (3887.244mil,2420.315mil)(3887.244mil,2459.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.244mil < 10mil) Between Pad R4-2(3816mil,2440mil) on Top Layer And Track (3792.756mil,2420.315mil)(3792.756mil,2459.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad R4-2(3816mil,2440mil) on Top Layer And Track (3792.756mil,2420.315mil)(3887.244mil,2420.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad R4-2(3816mil,2440mil) on Top Layer And Track (3792.756mil,2459.685mil)(3887.244mil,2459.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad R5-1(4464mil,1670mil) on Top Layer And Track (4392.756mil,1650.315mil)(4487.244mil,1650.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad R5-1(4464mil,1670mil) on Top Layer And Track (4392.756mil,1689.685mil)(4487.244mil,1689.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.244mil < 10mil) Between Pad R5-1(4464mil,1670mil) on Top Layer And Track (4487.244mil,1650.315mil)(4487.244mil,1689.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.244mil < 10mil) Between Pad R5-2(4416mil,1670mil) on Top Layer And Track (4392.756mil,1650.315mil)(4392.756mil,1689.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad R5-2(4416mil,1670mil) on Top Layer And Track (4392.756mil,1650.315mil)(4487.244mil,1650.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad R5-2(4416mil,1670mil) on Top Layer And Track (4392.756mil,1689.685mil)(4487.244mil,1689.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad R6-1(4464mil,1620mil) on Top Layer And Track (4392.756mil,1600.315mil)(4487.244mil,1600.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad R6-1(4464mil,1620mil) on Top Layer And Track (4392.756mil,1639.685mil)(4487.244mil,1639.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.244mil < 10mil) Between Pad R6-1(4464mil,1620mil) on Top Layer And Track (4487.244mil,1600.315mil)(4487.244mil,1639.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.244mil < 10mil) Between Pad R6-2(4416mil,1620mil) on Top Layer And Track (4392.756mil,1600.315mil)(4392.756mil,1639.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad R6-2(4416mil,1620mil) on Top Layer And Track (4392.756mil,1600.315mil)(4487.244mil,1600.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad R6-2(4416mil,1620mil) on Top Layer And Track (4392.756mil,1639.685mil)(4487.244mil,1639.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad R7-1(4464mil,1470mil) on Top Layer And Track (4392.756mil,1450.315mil)(4487.244mil,1450.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad R7-1(4464mil,1470mil) on Top Layer And Track (4392.756mil,1489.685mil)(4487.244mil,1489.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.244mil < 10mil) Between Pad R7-1(4464mil,1470mil) on Top Layer And Track (4487.244mil,1450.315mil)(4487.244mil,1489.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.244mil < 10mil) Between Pad R7-2(4416mil,1470mil) on Top Layer And Track (4392.756mil,1450.315mil)(4392.756mil,1489.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad R7-2(4416mil,1470mil) on Top Layer And Track (4392.756mil,1450.315mil)(4487.244mil,1450.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad R7-2(4416mil,1470mil) on Top Layer And Track (4392.756mil,1489.685mil)(4487.244mil,1489.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad R8-1(4464mil,1785mil) on Top Layer And Track (4392.756mil,1765.315mil)(4487.244mil,1765.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad R8-1(4464mil,1785mil) on Top Layer And Track (4392.756mil,1804.685mil)(4487.244mil,1804.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.244mil < 10mil) Between Pad R8-1(4464mil,1785mil) on Top Layer And Track (4487.244mil,1765.315mil)(4487.244mil,1804.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.244mil < 10mil) Between Pad R8-2(4416mil,1785mil) on Top Layer And Track (4392.756mil,1765.315mil)(4392.756mil,1804.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad R8-2(4416mil,1785mil) on Top Layer And Track (4392.756mil,1765.315mil)(4487.244mil,1765.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad R8-2(4416mil,1785mil) on Top Layer And Track (4392.756mil,1804.685mil)(4487.244mil,1804.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad R9(NC)-1(4464mil,2200mil) on Top Layer And Track (4392.756mil,2180.315mil)(4487.244mil,2180.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad R9(NC)-1(4464mil,2200mil) on Top Layer And Track (4392.756mil,2219.685mil)(4487.244mil,2219.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.244mil < 10mil) Between Pad R9(NC)-1(4464mil,2200mil) on Top Layer And Track (4487.244mil,2180.315mil)(4487.244mil,2219.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.244mil < 10mil) Between Pad R9(NC)-2(4416mil,2200mil) on Top Layer And Track (4392.756mil,2180.315mil)(4392.756mil,2219.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad R9(NC)-2(4416mil,2200mil) on Top Layer And Track (4392.756mil,2180.315mil)(4487.244mil,2180.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Pad R9(NC)-2(4416mil,2200mil) on Top Layer And Track (4392.756mil,2219.685mil)(4487.244mil,2219.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.785mil < 10mil) Between Pad S1-1(3968.858mil,2507.835mil) on Multi-Layer And Track (3745mil,2486.417mil)(3925mil,2486.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.785mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.457mil < 10mil) Between Pad S1-1(3968.858mil,2507.835mil) on Multi-Layer And Track (3745mil,2506.417mil)(3925mil,2506.417mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.457mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.181mil < 10mil) Between Pad S1-1(3968.858mil,2507.835mil) on Multi-Layer And Track (3975mil,2556.417mil)(3975mil,2636.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.181mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.063mil < 10mil) Between Pad S1-2(3968.858mil,2685mil) on Multi-Layer And Track (3745mil,2686.417mil)(3925mil,2686.417mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.064mil < 10mil) Between Pad S1-2(3968.858mil,2685mil) on Multi-Layer And Track (3745mil,2706.417mil)(3925mil,2706.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.027mil < 10mil) Between Pad S1-2(3968.858mil,2685mil) on Multi-Layer And Track (3975mil,2556.417mil)(3975mil,2636.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.027mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.792mil < 10mil) Between Pad S1-3(3701.142mil,2685mil) on Multi-Layer And Track (3695mil,2556.417mil)(3695mil,2636.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.792mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.742mil < 10mil) Between Pad S1-3(3701.142mil,2685mil) on Multi-Layer And Track (3745mil,2686.417mil)(3925mil,2686.417mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.742mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.346mil < 10mil) Between Pad S1-3(3701.142mil,2685mil) on Multi-Layer And Track (3745mil,2706.417mil)(3925mil,2706.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.346mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.793mil < 10mil) Between Pad S1-4(3701.142mil,2507.835mil) on Multi-Layer And Track (3695mil,2556.417mil)(3695mil,2636.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.793mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.064mil < 10mil) Between Pad S1-4(3701.142mil,2507.835mil) on Multi-Layer And Track (3745mil,2486.417mil)(3925mil,2486.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.657mil < 10mil) Between Pad S1-4(3701.142mil,2507.835mil) on Multi-Layer And Track (3745mil,2506.417mil)(3925mil,2506.417mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.657mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.785mil < 10mil) Between Pad S2-1(4362.717mil,2507.835mil) on Multi-Layer And Track (4138.858mil,2486.417mil)(4318.858mil,2486.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.785mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.457mil < 10mil) Between Pad S2-1(4362.717mil,2507.835mil) on Multi-Layer And Track (4138.858mil,2506.417mil)(4318.858mil,2506.417mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.457mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.181mil < 10mil) Between Pad S2-1(4362.717mil,2507.835mil) on Multi-Layer And Track (4368.858mil,2556.417mil)(4368.858mil,2636.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.181mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.063mil < 10mil) Between Pad S2-2(4362.717mil,2685mil) on Multi-Layer And Track (4138.858mil,2686.417mil)(4318.858mil,2686.417mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.064mil < 10mil) Between Pad S2-2(4362.717mil,2685mil) on Multi-Layer And Track (4138.858mil,2706.417mil)(4318.858mil,2706.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.027mil < 10mil) Between Pad S2-2(4362.717mil,2685mil) on Multi-Layer And Track (4368.858mil,2556.417mil)(4368.858mil,2636.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.027mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.792mil < 10mil) Between Pad S2-3(4095mil,2685mil) on Multi-Layer And Track (4088.858mil,2556.417mil)(4088.858mil,2636.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.792mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.742mil < 10mil) Between Pad S2-3(4095mil,2685mil) on Multi-Layer And Track (4138.858mil,2686.417mil)(4318.858mil,2686.417mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.742mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.346mil < 10mil) Between Pad S2-3(4095mil,2685mil) on Multi-Layer And Track (4138.858mil,2706.417mil)(4318.858mil,2706.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.346mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.793mil < 10mil) Between Pad S2-4(4095mil,2507.835mil) on Multi-Layer And Track (4088.858mil,2556.417mil)(4088.858mil,2636.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.793mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.064mil < 10mil) Between Pad S2-4(4095mil,2507.835mil) on Multi-Layer And Track (4138.858mil,2486.417mil)(4318.858mil,2486.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.657mil < 10mil) Between Pad S2-4(4095mil,2507.835mil) on Multi-Layer And Track (4138.858mil,2506.417mil)(4318.858mil,2506.417mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.657mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.361mil < 10mil) Between Pad t1-1(4440mil,1725mil) on Top Layer And Text "t1" (4372.986mil,1710.926mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.361mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.689mil < 10mil) Between Pad t1-1(4440mil,1725mil) on Top Layer And Track (4392.756mil,1689.685mil)(4487.244mil,1689.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.689mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.252mil < 10mil) Between Pad t1-1(4440mil,1725mil) on Top Layer And Track (4392.756mil,1765.315mil)(4487.244mil,1765.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.173mil < 10mil) Between Pad U1-1(4330mil,1472.5mil) on Top Layer And Track (3796.5mil,1492.2mil)(4269mil,1492.2mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.8mil < 10mil) Between Pad U1-1(4330mil,1472.5mil) on Top Layer And Track (4269mil,1492.2mil)(4269mil,2004mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.15mil < 10mil) Between Pad U1-1(4330mil,1472.5mil) on Top Layer And Track (4347.7mil,1137.8mil)(4347.7mil,1435.8mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.15mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.15mil < 10mil) Between Pad U1-1(4330mil,1472.5mil) on Top Layer And Track (4347.7mil,1509.2mil)(4347.7mil,1514.6mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.15mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.05mil < 10mil) Between Pad U1-10(3735.4mil,1944.9mil) on Top Layer And Track (3717.8mil,1902.9mil)(3717.8mil,1908.3mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.05mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.15mil < 10mil) Between Pad U1-10(3735.4mil,1944.9mil) on Top Layer And Track (3717.8mil,1981.6mil)(3717.8mil,1987mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.15mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.9mil < 10mil) Between Pad U1-10(3735.4mil,1944.9mil) on Top Layer And Track (3796.5mil,1492.2mil)(3796.5mil,2004mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.15mil < 10mil) Between Pad U1-11(3735.4mil,1866.2mil) on Top Layer And Track (3717.8mil,1824.1mil)(3717.8mil,1829.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.15mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.15mil < 10mil) Between Pad U1-11(3735.4mil,1866.2mil) on Top Layer And Track (3717.8mil,1902.9mil)(3717.8mil,1908.3mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.15mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.9mil < 10mil) Between Pad U1-11(3735.4mil,1866.2mil) on Top Layer And Track (3796.5mil,1492.2mil)(3796.5mil,2004mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.15mil < 10mil) Between Pad U1-12(3735.4mil,1787.5mil) on Top Layer And Track (3717.8mil,1745.4mil)(3717.8mil,1750.8mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.15mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.05mil < 10mil) Between Pad U1-12(3735.4mil,1787.5mil) on Top Layer And Track (3717.8mil,1824.1mil)(3717.8mil,1829.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.05mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.9mil < 10mil) Between Pad U1-12(3735.4mil,1787.5mil) on Top Layer And Track (3796.5mil,1492.2mil)(3796.5mil,2004mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.05mil < 10mil) Between Pad U1-13(3735.5mil,1708.7mil) on Top Layer And Track (3717.8mil,1666.6mil)(3717.8mil,1672.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.05mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.15mil < 10mil) Between Pad U1-13(3735.5mil,1708.7mil) on Top Layer And Track (3717.8mil,1745.4mil)(3717.8mil,1750.8mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.15mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.8mil < 10mil) Between Pad U1-13(3735.5mil,1708.7mil) on Top Layer And Track (3796.5mil,1492.2mil)(3796.5mil,2004mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.15mil < 10mil) Between Pad U1-14(3735.4mil,1630mil) on Top Layer And Track (3717.8mil,1587.9mil)(3717.8mil,1593.3mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.15mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.05mil < 10mil) Between Pad U1-14(3735.4mil,1630mil) on Top Layer And Track (3717.8mil,1666.6mil)(3717.8mil,1672.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.05mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.9mil < 10mil) Between Pad U1-14(3735.4mil,1630mil) on Top Layer And Track (3796.5mil,1492.2mil)(3796.5mil,2004mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.05mil < 10mil) Between Pad U1-15(3735.4mil,1551.2mil) on Top Layer And Track (3717.8mil,1509.2mil)(3717.8mil,1514.6mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.05mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.15mil < 10mil) Between Pad U1-15(3735.4mil,1551.2mil) on Top Layer And Track (3717.8mil,1587.9mil)(3717.8mil,1593.3mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.15mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.9mil < 10mil) Between Pad U1-15(3735.4mil,1551.2mil) on Top Layer And Track (3796.5mil,1492.2mil)(3796.5mil,2004mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.15mil < 10mil) Between Pad U1-16(3735.4mil,1472.5mil) on Top Layer And Track (3717.8mil,1137.8mil)(3717.8mil,1435.8mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.15mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.15mil < 10mil) Between Pad U1-16(3735.4mil,1472.5mil) on Top Layer And Track (3717.8mil,1509.2mil)(3717.8mil,1514.6mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.15mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.9mil < 10mil) Between Pad U1-16(3735.4mil,1472.5mil) on Top Layer And Track (3796.5mil,1492.2mil)(3796.5mil,2004mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.9mil < 10mil) Between Pad U1-16(3735.4mil,1472.5mil) on Top Layer And Track (3796.5mil,1492.2mil)(4269mil,1492.2mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.05mil < 10mil) Between Pad U1-17(4229.5mil,2074.9mil) on Top Layer And Track (4187.5mil,2082.6mil)(4192.9mil,2082.6mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.05mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.15mil < 10mil) Between Pad U1-17(4229.5mil,2074.9mil) on Top Layer And Track (4266.2mil,2082.6mil)(4347.7mil,2082.6mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.15mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.15mil < 10mil) Between Pad U1-18(4150.9mil,2074.8mil) on Top Layer And Track (4108.9mil,2082.6mil)(4114.2mil,2082.6mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.15mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.05mil < 10mil) Between Pad U1-18(4150.9mil,2074.8mil) on Top Layer And Track (4187.5mil,2082.6mil)(4192.9mil,2082.6mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.05mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.15mil < 10mil) Between Pad U1-19(4072.2mil,2074.9mil) on Top Layer And Track (4030.1mil,2082.6mil)(4035.5mil,2082.6mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.15mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.15mil < 10mil) Between Pad U1-19(4072.2mil,2074.9mil) on Top Layer And Track (4108.9mil,2082.6mil)(4114.2mil,2082.6mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.15mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.8mil < 10mil) Between Pad U1-2(4330mil,1551.2mil) on Top Layer And Track (4269mil,1492.2mil)(4269mil,2004mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.05mil < 10mil) Between Pad U1-2(4330mil,1551.2mil) on Top Layer And Track (4347.7mil,1509.2mil)(4347.7mil,1514.6mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.05mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.15mil < 10mil) Between Pad U1-2(4330mil,1551.2mil) on Top Layer And Track (4347.7mil,1587.9mil)(4347.7mil,1593.3mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.15mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.05mil < 10mil) Between Pad U1-20(3993.4mil,2074.9mil) on Top Layer And Track (3951.4mil,2082.6mil)(3956.8mil,2082.6mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.05mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.15mil < 10mil) Between Pad U1-20(3993.4mil,2074.9mil) on Top Layer And Track (4030.1mil,2082.6mil)(4035.5mil,2082.6mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.15mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.05mil < 10mil) Between Pad U1-21(3914.7mil,2074.9mil) on Top Layer And Track (3872.6mil,2082.6mil)(3878.1mil,2082.6mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.05mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.15mil < 10mil) Between Pad U1-21(3914.7mil,2074.9mil) on Top Layer And Track (3951.4mil,2082.6mil)(3956.8mil,2082.6mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.15mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.15mil < 10mil) Between Pad U1-22(3836mil,2074.9mil) on Top Layer And Track (3717.8mil,2082.6mil)(3799.3mil,2082.6mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.15mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.05mil < 10mil) Between Pad U1-22(3836mil,2074.9mil) on Top Layer And Track (3872.6mil,2082.6mil)(3878.1mil,2082.6mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.05mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.8mil < 10mil) Between Pad U1-3(4330mil,1630mil) on Top Layer And Track (4269mil,1492.2mil)(4269mil,2004mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.15mil < 10mil) Between Pad U1-3(4330mil,1630mil) on Top Layer And Track (4347.7mil,1587.9mil)(4347.7mil,1593.3mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.15mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.05mil < 10mil) Between Pad U1-3(4330mil,1630mil) on Top Layer And Track (4347.7mil,1666.6mil)(4347.7mil,1672.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.05mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-4(4330mil,1708.7mil) on Top Layer And Text "t1" (4372.986mil,1710.926mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.8mil < 10mil) Between Pad U1-4(4330mil,1708.7mil) on Top Layer And Track (4269mil,1492.2mil)(4269mil,2004mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.05mil < 10mil) Between Pad U1-4(4330mil,1708.7mil) on Top Layer And Track (4347.7mil,1666.6mil)(4347.7mil,1672.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.05mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.15mil < 10mil) Between Pad U1-4(4330mil,1708.7mil) on Top Layer And Track (4347.7mil,1745.4mil)(4347.7mil,1750.8mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.15mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.8mil < 10mil) Between Pad U1-5(4330mil,1787.5mil) on Top Layer And Track (4269mil,1492.2mil)(4269mil,2004mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.15mil < 10mil) Between Pad U1-5(4330mil,1787.5mil) on Top Layer And Track (4347.7mil,1745.4mil)(4347.7mil,1750.8mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.15mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.05mil < 10mil) Between Pad U1-5(4330mil,1787.5mil) on Top Layer And Track (4347.7mil,1824.1mil)(4347.7mil,1829.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.05mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.8mil < 10mil) Between Pad U1-6(4330mil,1866.2mil) on Top Layer And Track (4269mil,1492.2mil)(4269mil,2004mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.15mil < 10mil) Between Pad U1-6(4330mil,1866.2mil) on Top Layer And Track (4347.7mil,1824.1mil)(4347.7mil,1829.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.15mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.15mil < 10mil) Between Pad U1-6(4330mil,1866.2mil) on Top Layer And Track (4347.7mil,1902.9mil)(4347.7mil,1908.3mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.15mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.8mil < 10mil) Between Pad U1-7(4330mil,1944.9mil) on Top Layer And Track (4269mil,1492.2mil)(4269mil,2004mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.05mil < 10mil) Between Pad U1-7(4330mil,1944.9mil) on Top Layer And Track (4347.7mil,1902.9mil)(4347.7mil,1908.3mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.05mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.15mil < 10mil) Between Pad U1-7(4330mil,1944.9mil) on Top Layer And Track (4347.7mil,1981.6mil)(4347.7mil,1987mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.15mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.8mil < 10mil) Between Pad U1-8(4330mil,2023.7mil) on Top Layer And Track (3796.5mil,2004mil)(4269mil,2004mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.8mil < 10mil) Between Pad U1-8(4330mil,2023.7mil) on Top Layer And Track (4269mil,1492.2mil)(4269mil,2004mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.15mil < 10mil) Between Pad U1-8(4330mil,2023.7mil) on Top Layer And Track (4347.7mil,1981.6mil)(4347.7mil,1987mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.15mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.05mil < 10mil) Between Pad U1-8(4330mil,2023.7mil) on Top Layer And Track (4347.7mil,2060.3mil)(4347.7mil,2082.6mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.05mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.15mil < 10mil) Between Pad U1-9(3735.5mil,2023.7mil) on Top Layer And Track (3717.8mil,1981.6mil)(3717.8mil,1987mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.15mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.05mil < 10mil) Between Pad U1-9(3735.5mil,2023.7mil) on Top Layer And Track (3717.8mil,2060.3mil)(3717.8mil,2082.6mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.05mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.8mil < 10mil) Between Pad U1-9(3735.5mil,2023.7mil) on Top Layer And Track (3796.5mil,1492.2mil)(3796.5mil,2004mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.8mil < 10mil) Between Pad U1-9(3735.5mil,2023.7mil) on Top Layer And Track (3796.5mil,2004mil)(4269mil,2004mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.813mil < 10mil) Between Pad U2-1(4580mil,2848.8mil) on Top Layer And Track (4555.2mil,2892.2mil)(4954.9mil,2892.2mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.387mil < 10mil) Between Pad U2-10(4880mil,3075mil) on Top Layer And Track (4555.2mil,3031.6mil)(4954.9mil,3031.6mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.387mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.387mil < 10mil) Between Pad U2-11(4830mil,3075mil) on Top Layer And Track (4555.2mil,3031.6mil)(4954.9mil,3031.6mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.387mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.387mil < 10mil) Between Pad U2-12(4780mil,3075mil) on Top Layer And Track (4555.2mil,3031.6mil)(4954.9mil,3031.6mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.387mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.387mil < 10mil) Between Pad U2-13(4730mil,3075mil) on Top Layer And Track (4555.2mil,3031.6mil)(4954.9mil,3031.6mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.387mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.387mil < 10mil) Between Pad U2-14(4680mil,3075mil) on Top Layer And Track (4555.2mil,3031.6mil)(4954.9mil,3031.6mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.387mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.387mil < 10mil) Between Pad U2-15(4630mil,3075mil) on Top Layer And Track (4555.2mil,3031.6mil)(4954.9mil,3031.6mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.387mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.387mil < 10mil) Between Pad U2-16(4580mil,3075mil) on Top Layer And Track (4555.2mil,3031.6mil)(4954.9mil,3031.6mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.387mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.813mil < 10mil) Between Pad U2-2(4630mil,2848.8mil) on Top Layer And Track (4555.2mil,2892.2mil)(4954.9mil,2892.2mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.813mil < 10mil) Between Pad U2-3(4680mil,2848.8mil) on Top Layer And Track (4555.2mil,2892.2mil)(4954.9mil,2892.2mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.813mil < 10mil) Between Pad U2-4(4730mil,2848.8mil) on Top Layer And Track (4555.2mil,2892.2mil)(4954.9mil,2892.2mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.813mil < 10mil) Between Pad U2-5(4780mil,2848.8mil) on Top Layer And Track (4555.2mil,2892.2mil)(4954.9mil,2892.2mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.813mil < 10mil) Between Pad U2-6(4830mil,2848.8mil) on Top Layer And Track (4555.2mil,2892.2mil)(4954.9mil,2892.2mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.813mil < 10mil) Between Pad U2-7(4880mil,2848.8mil) on Top Layer And Track (4555.2mil,2892.2mil)(4954.9mil,2892.2mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.813mil < 10mil) Between Pad U2-8(4930mil,2848.8mil) on Top Layer And Track (4555.2mil,2892.2mil)(4954.9mil,2892.2mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.387mil < 10mil) Between Pad U2-9(4930mil,3075mil) on Top Layer And Track (4555.2mil,3031.6mil)(4954.9mil,3031.6mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.387mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U3-1(4840.118mil,3702.599mil) on Top Layer And Track (4808mil,3680.945mil)(4808mil,3799.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U3-2(4840.118mil,3740mil) on Top Layer And Track (4808mil,3680.945mil)(4808mil,3799.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U3-3(4840.118mil,3777.402mil) on Top Layer And Track (4808mil,3680.945mil)(4808mil,3799.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U3-4(4729.882mil,3777.402mil) on Top Layer And Track (4763mil,3680.945mil)(4763mil,3799.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U3-5(4729.882mil,3702.598mil) on Top Layer And Track (4763mil,3680.945mil)(4763mil,3799.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.207mil < 10mil) Between Pad USB1-1(5174.213mil,3790.276mil) on Multi-Layer And Track (5066.398mil,3790mil)(5136.398mil,3790mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.207mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.46mil < 10mil) Between Pad USB1-1(5174.213mil,3790.276mil) on Multi-Layer And Track (5216.398mil,3790.276mil)(5276.575mil,3790.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.46mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.207mil < 10mil) Between Pad USB1-2(5174.213mil,3449.724mil) on Multi-Layer And Track (5066.398mil,3450mil)(5136.398mil,3450mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.207mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.46mil < 10mil) Between Pad USB1-2(5174.213mil,3449.724mil) on Multi-Layer And Track (5216.398mil,3449.724mil)(5276.575mil,3449.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.46mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.52mil < 10mil) Between Pad USB1-3(5016.732mil,3449.724mil) on Multi-Layer And Track (5066.398mil,3450mil)(5136.398mil,3450mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.52mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Pad USB1-4(5016.732mil,3790.276mil) on Multi-Layer And Track (5066.398mil,3790mil)(5136.398mil,3790mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.496mil]
Rule Violations :349

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (7.575mil < 10mil) Between Text "+" (2860mil,3455mil) on Top Overlay And Track (2905mil,3425mil)(2905mil,3825mil) on Top Overlay Silk Text to Silk Clearance [7.575mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "+" (3140mil,4015mil) on Top Overlay And Track (2905mil,4015mil)(3205mil,4015mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.861mil < 10mil) Between Text "C10" (4375.781mil,3535.417mil) on Top Overlay And Track (4375.315mil,3431.244mil)(4414.685mil,3431.244mil) on Top Overlay Silk Text to Silk Clearance [9.861mil]
   Violation between Silk To Silk Clearance Constraint: (9.623mil < 10mil) Between Text "C10" (4375.781mil,3535.417mil) on Top Overlay And Track (4375.315mil,3543.756mil)(4414.685mil,3543.756mil) on Top Overlay Silk Text to Silk Clearance [9.623mil]
   Violation between Silk To Silk Clearance Constraint: (8.018mil < 10mil) Between Text "C11" (4320.781mil,3528.114mil) on Top Overlay And Track (4320.315mil,3396mil)(4320.315mil,3431.244mil) on Top Overlay Silk Text to Silk Clearance [8.018mil]
   Violation between Silk To Silk Clearance Constraint: (8.008mil < 10mil) Between Text "C11" (4320.781mil,3528.114mil) on Top Overlay And Track (4320.315mil,3431.244mil)(4359.685mil,3431.244mil) on Top Overlay Silk Text to Silk Clearance [8.008mil]
   Violation between Silk To Silk Clearance Constraint: (8.014mil < 10mil) Between Text "C11" (4320.781mil,3528.114mil) on Top Overlay And Track (4359.685mil,3396mil)(4359.685mil,3431.244mil) on Top Overlay Silk Text to Silk Clearance [8.014mil]
   Violation between Silk To Silk Clearance Constraint: (9.026mil < 10mil) Between Text "C12" (4265.781mil,3535.154mil) on Top Overlay And Track (4265.315mil,3395mil)(4265.315mil,3430.244mil) on Top Overlay Silk Text to Silk Clearance [9.026mil]
   Violation between Silk To Silk Clearance Constraint: (9.017mil < 10mil) Between Text "C12" (4265.781mil,3535.154mil) on Top Overlay And Track (4265.315mil,3430.244mil)(4304.685mil,3430.244mil) on Top Overlay Silk Text to Silk Clearance [9.017mil]
   Violation between Silk To Silk Clearance Constraint: (9.887mil < 10mil) Between Text "C12" (4265.781mil,3535.154mil) on Top Overlay And Track (4265.315mil,3543.756mil)(4304.685mil,3543.756mil) on Top Overlay Silk Text to Silk Clearance [9.887mil]
   Violation between Silk To Silk Clearance Constraint: (9.963mil < 10mil) Between Text "C13" (3608.366mil,3215.802mil) on Top Overlay And Track (3548.5mil,3266mil)(3771.5mil,3266mil) on Top Overlay Silk Text to Silk Clearance [9.963mil]
   Violation between Silk To Silk Clearance Constraint: (8.533mil < 10mil) Between Text "C13" (3608.366mil,3215.802mil) on Top Overlay And Track (3607.756mil,3204.685mil)(3643mil,3204.685mil) on Top Overlay Silk Text to Silk Clearance [8.533mil]
   Violation between Silk To Silk Clearance Constraint: (7.701mil < 10mil) Between Text "C13" (3608.366mil,3215.802mil) on Top Overlay And Track (3667mil,3204.685mil)(3702.244mil,3204.685mil) on Top Overlay Silk Text to Silk Clearance [7.701mil]
   Violation between Silk To Silk Clearance Constraint: (7.031mil < 10mil) Between Text "C14" (4265.781mil,3741.417mil) on Top Overlay And Track (4265.315mil,3638.244mil)(4304.685mil,3638.244mil) on Top Overlay Silk Text to Silk Clearance [7.031mil]
   Violation between Silk To Silk Clearance Constraint: (9.762mil < 10mil) Between Text "C2" (4498.467mil,1500.781mil) on Top Overlay And Track (4487.244mil,1500.315mil)(4487.244mil,1539.685mil) on Top Overlay Silk Text to Silk Clearance [9.762mil]
   Violation between Silk To Silk Clearance Constraint: (7.983mil < 10mil) Between Text "C4" (4518.342mil,3710.781mil) on Top Overlay And Track (4587.441mil,3710.158mil)(4587.441mil,3749.528mil) on Top Overlay Silk Text to Silk Clearance [7.983mil]
   Violation between Silk To Silk Clearance Constraint: (8.001mil < 10mil) Between Text "C4" (4518.342mil,3710.781mil) on Top Overlay And Track (4587.441mil,3710.158mil)(4622.685mil,3710.158mil) on Top Overlay Silk Text to Silk Clearance [8.001mil]
   Violation between Silk To Silk Clearance Constraint: (7.989mil < 10mil) Between Text "C4" (4518.342mil,3710.781mil) on Top Overlay And Track (4587.441mil,3749.528mil)(4622.685mil,3749.528mil) on Top Overlay Silk Text to Silk Clearance [7.989mil]
   Violation between Silk To Silk Clearance Constraint: (9.689mil < 10mil) Between Text "C5" (4518.134mil,3660.781mil) on Top Overlay And Track (4587.441mil,3660.158mil)(4587.441mil,3699.528mil) on Top Overlay Silk Text to Silk Clearance [9.689mil]
   Violation between Silk To Silk Clearance Constraint: (9.772mil < 10mil) Between Text "C5" (4518.134mil,3660.781mil) on Top Overlay And Track (4587.441mil,3660.158mil)(4622.685mil,3660.158mil) on Top Overlay Silk Text to Silk Clearance [9.772mil]
   Violation between Silk To Silk Clearance Constraint: (4.413mil < 10mil) Between Text "C5" (4518.134mil,3660.781mil) on Top Overlay And Track (4587.441mil,3699.528mil)(4622.685mil,3699.528mil) on Top Overlay Silk Text to Silk Clearance [4.413mil]
   Violation between Silk To Silk Clearance Constraint: (9.74mil < 10mil) Between Text "C6" (4375.781mil,3711.72mil) on Top Overlay And Track (4375.315mil,3638.244mil)(4414.685mil,3638.244mil) on Top Overlay Silk Text to Silk Clearance [9.74mil]
   Violation between Silk To Silk Clearance Constraint: (9.865mil < 10mil) Between Text "C7" (4320.781mil,3711.72mil) on Top Overlay And Track (4320.315mil,3638.244mil)(4359.685mil,3638.244mil) on Top Overlay Silk Text to Silk Clearance [9.865mil]
   Violation between Silk To Silk Clearance Constraint: (9.444mil < 10mil) Between Text "C7" (4320.781mil,3711.72mil) on Top Overlay And Track (4359.685mil,3603mil)(4359.685mil,3638.244mil) on Top Overlay Silk Text to Silk Clearance [9.444mil]
   Violation between Silk To Silk Clearance Constraint: (9.959mil < 10mil) Between Text "C8" (4518.238mil,3760.781mil) on Top Overlay And Track (4587.441mil,3760.158mil)(4587.441mil,3799.528mil) on Top Overlay Silk Text to Silk Clearance [9.959mil]
   Violation between Silk To Silk Clearance Constraint: (9.329mil < 10mil) Between Text "C8" (4518.238mil,3760.781mil) on Top Overlay And Track (4587.441mil,3760.158mil)(4622.685mil,3760.158mil) on Top Overlay Silk Text to Silk Clearance [9.329mil]
   Violation between Silk To Silk Clearance Constraint: (7.204mil < 10mil) Between Text "C8" (4518.238mil,3760.781mil) on Top Overlay And Track (4587.441mil,3799.528mil)(4622.685mil,3799.528mil) on Top Overlay Silk Text to Silk Clearance [7.204mil]
   Violation between Silk To Silk Clearance Constraint: (9.617mil < 10mil) Between Text "C9" (4430.781mil,3505.762mil) on Top Overlay And Track (4430.315mil,3431.244mil)(4469.685mil,3431.244mil) on Top Overlay Silk Text to Silk Clearance [9.617mil]
   Violation between Silk To Silk Clearance Constraint: (8.898mil < 10mil) Between Text "D1" (4408.248mil,2000.021mil) on Top Overlay And Track (4392.756mil,2050.315mil)(4487.244mil,2050.315mil) on Top Overlay Silk Text to Silk Clearance [8.898mil]
   Violation between Silk To Silk Clearance Constraint: (6.063mil < 10mil) Between Text "IR" (3030mil,4025mil) on Top Overlay And Track (2905mil,4015mil)(3205mil,4015mil) on Top Overlay Silk Text to Silk Clearance [6.063mil]
   Violation between Silk To Silk Clearance Constraint: (8.179mil < 10mil) Between Text "R1" (3597.752mil,1720.739mil) on Top Overlay And Track (3577.756mil,1770.315mil)(3672.244mil,1770.315mil) on Top Overlay Silk Text to Silk Clearance [8.179mil]
   Violation between Silk To Silk Clearance Constraint: (7.603mil < 10mil) Between Text "R11" (4497.838mil,1550.739mil) on Top Overlay And Track (4392.756mil,1550.315mil)(4487.244mil,1550.315mil) on Top Overlay Silk Text to Silk Clearance [7.603mil]
   Violation between Silk To Silk Clearance Constraint: (7.609mil < 10mil) Between Text "R11" (4497.838mil,1550.739mil) on Top Overlay And Track (4392.756mil,1589.685mil)(4487.244mil,1589.685mil) on Top Overlay Silk Text to Silk Clearance [7.609mil]
   Violation between Silk To Silk Clearance Constraint: (7.594mil < 10mil) Between Text "R11" (4497.838mil,1550.739mil) on Top Overlay And Track (4487.244mil,1550.315mil)(4487.244mil,1589.685mil) on Top Overlay Silk Text to Silk Clearance [7.594mil]
   Violation between Silk To Silk Clearance Constraint: (5.988mil < 10mil) Between Text "R12" (4694.323mil,3220.739mil) on Top Overlay And Track (4692.756mil,3175.315mil)(4692.756mil,3214.685mil) on Top Overlay Silk Text to Silk Clearance [5.988mil]
   Violation between Silk To Silk Clearance Constraint: (3.054mil < 10mil) Between Text "R12" (4694.323mil,3220.739mil) on Top Overlay And Track (4692.756mil,3214.685mil)(4787.244mil,3214.685mil) on Top Overlay Silk Text to Silk Clearance [3.054mil]
   Violation between Silk To Silk Clearance Constraint: (8.288mil < 10mil) Between Text "R12" (4694.323mil,3220.739mil) on Top Overlay And Track (4692.756mil,3270.315mil)(4692.756mil,3309.685mil) on Top Overlay Silk Text to Silk Clearance [8.288mil]
   Violation between Silk To Silk Clearance Constraint: (8.179mil < 10mil) Between Text "R12" (4694.323mil,3220.739mil) on Top Overlay And Track (4692.756mil,3270.315mil)(4787.244mil,3270.315mil) on Top Overlay Silk Text to Silk Clearance [8.179mil]
   Violation between Silk To Silk Clearance Constraint: (3.254mil < 10mil) Between Text "R12" (4694.323mil,3220.739mil) on Top Overlay And Track (4787.244mil,3175.315mil)(4787.244mil,3214.685mil) on Top Overlay Silk Text to Silk Clearance [3.254mil]
   Violation between Silk To Silk Clearance Constraint: (3.387mil < 10mil) Between Text "R13" (4653.928mil,2674.136mil) on Top Overlay And Track (4660.315mil,2667.756mil)(4660.315mil,2762.244mil) on Top Overlay Silk Text to Silk Clearance [3.387mil]
   Violation between Silk To Silk Clearance Constraint: (6.028mil < 10mil) Between Text "R13" (4653.928mil,2674.136mil) on Top Overlay And Track (4660.315mil,2667.756mil)(4699.685mil,2667.756mil) on Top Overlay Silk Text to Silk Clearance [6.028mil]
   Violation between Silk To Silk Clearance Constraint: (6.175mil < 10mil) Between Text "R13" (4653.928mil,2674.136mil) on Top Overlay And Track (4660.315mil,2762.244mil)(4699.685mil,2762.244mil) on Top Overlay Silk Text to Silk Clearance [6.175mil]
   Violation between Silk To Silk Clearance Constraint: (3.224mil < 10mil) Between Text "R14" (4694.198mil,3315.739mil) on Top Overlay And Track (4692.756mil,3270.315mil)(4692.756mil,3309.685mil) on Top Overlay Silk Text to Silk Clearance [3.224mil]
   Violation between Silk To Silk Clearance Constraint: (3.054mil < 10mil) Between Text "R14" (4694.198mil,3315.739mil) on Top Overlay And Track (4692.756mil,3309.685mil)(4787.244mil,3309.685mil) on Top Overlay Silk Text to Silk Clearance [3.054mil]
   Violation between Silk To Silk Clearance Constraint: (5.988mil < 10mil) Between Text "R14" (4694.198mil,3315.739mil) on Top Overlay And Track (4787.244mil,3270.315mil)(4787.244mil,3309.685mil) on Top Overlay Silk Text to Silk Clearance [5.988mil]
   Violation between Silk To Silk Clearance Constraint: (8.387mil < 10mil) Between Text "R3" (3594.05mil,1896.072mil) on Top Overlay And Track (3577.756mil,1884.685mil)(3672.244mil,1884.685mil) on Top Overlay Silk Text to Silk Clearance [8.387mil]
   Violation between Silk To Silk Clearance Constraint: (8.687mil < 10mil) Between Text "R5" (4498.904mil,1651.114mil) on Top Overlay And Track (4392.756mil,1650.315mil)(4487.244mil,1650.315mil) on Top Overlay Silk Text to Silk Clearance [8.687mil]
   Violation between Silk To Silk Clearance Constraint: (8.661mil < 10mil) Between Text "R5" (4498.904mil,1651.114mil) on Top Overlay And Track (4392.756mil,1689.685mil)(4487.244mil,1689.685mil) on Top Overlay Silk Text to Silk Clearance [8.661mil]
   Violation between Silk To Silk Clearance Constraint: (8.66mil < 10mil) Between Text "R5" (4498.904mil,1651.114mil) on Top Overlay And Track (4487.244mil,1650.315mil)(4487.244mil,1689.685mil) on Top Overlay Silk Text to Silk Clearance [8.66mil]
   Violation between Silk To Silk Clearance Constraint: (7.83mil < 10mil) Between Text "R6" (4498.05mil,1601.051mil) on Top Overlay And Track (4392.756mil,1600.315mil)(4487.244mil,1600.315mil) on Top Overlay Silk Text to Silk Clearance [7.831mil]
   Violation between Silk To Silk Clearance Constraint: (7.808mil < 10mil) Between Text "R6" (4498.05mil,1601.051mil) on Top Overlay And Track (4392.756mil,1639.685mil)(4487.244mil,1639.685mil) on Top Overlay Silk Text to Silk Clearance [7.808mil]
   Violation between Silk To Silk Clearance Constraint: (7.806mil < 10mil) Between Text "R6" (4498.05mil,1601.051mil) on Top Overlay And Track (4487.244mil,1600.315mil)(4487.244mil,1639.685mil) on Top Overlay Silk Text to Silk Clearance [7.806mil]
   Violation between Silk To Silk Clearance Constraint: (8.816mil < 10mil) Between Text "R7" (4499.05mil,1450.802mil) on Top Overlay And Track (4392.756mil,1450.315mil)(4487.244mil,1450.315mil) on Top Overlay Silk Text to Silk Clearance [8.816mil]
   Violation between Silk To Silk Clearance Constraint: (8.816mil < 10mil) Between Text "R7" (4499.05mil,1450.802mil) on Top Overlay And Track (4392.756mil,1489.685mil)(4487.244mil,1489.685mil) on Top Overlay Silk Text to Silk Clearance [8.816mil]
   Violation between Silk To Silk Clearance Constraint: (8.806mil < 10mil) Between Text "R7" (4499.05mil,1450.802mil) on Top Overlay And Track (4487.244mil,1450.315mil)(4487.244mil,1489.685mil) on Top Overlay Silk Text to Silk Clearance [8.806mil]
   Violation between Silk To Silk Clearance Constraint: (8.787mil < 10mil) Between Text "R8" (4499.008mil,1766.051mil) on Top Overlay And Track (4392.756mil,1765.315mil)(4487.244mil,1765.315mil) on Top Overlay Silk Text to Silk Clearance [8.787mil]
   Violation between Silk To Silk Clearance Constraint: (8.766mil < 10mil) Between Text "R8" (4499.008mil,1766.051mil) on Top Overlay And Track (4392.756mil,1804.685mil)(4487.244mil,1804.685mil) on Top Overlay Silk Text to Silk Clearance [8.766mil]
   Violation between Silk To Silk Clearance Constraint: (8.764mil < 10mil) Between Text "R8" (4499.008mil,1766.051mil) on Top Overlay And Track (4487.244mil,1765.315mil)(4487.244mil,1804.685mil) on Top Overlay Silk Text to Silk Clearance [8.764mil]
   Violation between Silk To Silk Clearance Constraint: (8.478mil < 10mil) Between Text "R9(NC)" (4332.224mil,2241.106mil) on Top Overlay And Track (4392.756mil,2219.685mil)(4487.244mil,2219.685mil) on Top Overlay Silk Text to Silk Clearance [8.478mil]
   Violation between Silk To Silk Clearance Constraint: (9.909mil < 10mil) Between Text "R9(NC)" (4332.224mil,2241.106mil) on Top Overlay And Track (4487.244mil,2180.315mil)(4487.244mil,2219.685mil) on Top Overlay Silk Text to Silk Clearance [9.909mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "SCL" (2780mil,3655mil) on Top Overlay And Track (2905mil,3425mil)(2905mil,3825mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "SDA" (2780mil,3760mil) on Top Overlay And Track (2905mil,3425mil)(2905mil,3825mil) on Top Overlay Silk Text to Silk Clearance [0mil]
Rule Violations :62

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 437
Waived Violations : 0
Time Elapsed        : 00:00:02