{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701347268414 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701347268417 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 13:27:48 2023 " "Processing started: Thu Nov 30 13:27:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701347268417 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347268417 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VoiceGame_VHDL -c Main " "Command: quartus_map --read_settings_files=on --write_settings_files=off VoiceGame_VHDL -c Main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347268417 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701347268837 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701347268837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/NIOSII_Test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file NIOSII_Test/synthesis/NIOSII_Test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NIOSII_Test-rtl " "Found design unit 1: NIOSII_Test-rtl" {  } { { "NIOSII_Test/synthesis/NIOSII_Test.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/NIOSII_Test.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347274995 ""} { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test " "Found entity 1: NIOSII_Test" {  } { { "NIOSII_Test/synthesis/NIOSII_Test.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/NIOSII_Test.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347274995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347274995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/niosii_test_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file NIOSII_Test/synthesis/niosii_test_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niosii_test_rst_controller-rtl " "Found design unit 1: niosii_test_rst_controller-rtl" {  } { { "NIOSII_Test/synthesis/niosii_test_rst_controller.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/niosii_test_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347274996 ""} { "Info" "ISGN_ENTITY_NAME" "1 niosii_test_rst_controller " "Found entity 1: niosii_test_rst_controller" {  } { { "NIOSII_Test/synthesis/niosii_test_rst_controller.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/niosii_test_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347274996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347274996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/niosii_test_rst_controller_002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file NIOSII_Test/synthesis/niosii_test_rst_controller_002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niosii_test_rst_controller_002-rtl " "Found design unit 1: niosii_test_rst_controller_002-rtl" {  } { { "NIOSII_Test/synthesis/niosii_test_rst_controller_002.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/niosii_test_rst_controller_002.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347274997 ""} { "Info" "ISGN_ENTITY_NAME" "1 niosii_test_rst_controller_002 " "Found entity 1: niosii_test_rst_controller_002" {  } { { "NIOSII_Test/synthesis/niosii_test_rst_controller_002.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/niosii_test_rst_controller_002.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347274997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347274997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/niosii_test_rst_controller_003.vhd 2 1 " "Found 2 design units, including 1 entities, in source file NIOSII_Test/synthesis/niosii_test_rst_controller_003.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niosii_test_rst_controller_003-rtl " "Found design unit 1: niosii_test_rst_controller_003-rtl" {  } { { "NIOSII_Test/synthesis/niosii_test_rst_controller_003.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/niosii_test_rst_controller_003.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347274997 ""} { "Info" "ISGN_ENTITY_NAME" "1 niosii_test_rst_controller_003 " "Found entity 1: niosii_test_rst_controller_003" {  } { { "NIOSII_Test/synthesis/niosii_test_rst_controller_003.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/niosii_test_rst_controller_003.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347274997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347274997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "NIOSII_Test/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347274998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347274998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "NIOSII_Test/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347274998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347274998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "NIOSII_Test/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347274999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347274999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_irq_mapper " "Found entity 1: NIOSII_Test_irq_mapper" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_irq_mapper.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347274999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347274999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_mm_interconnect_0 " "Found entity 1: NIOSII_Test_mm_interconnect_0" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347275003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_mm_interconnect_0_avalon_st_adapter " "Found entity 1: NIOSII_Test_mm_interconnect_0_avalon_st_adapter" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347275003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: NIOSII_Test_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347275004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "NIOSII_Test/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347275004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "NIOSII_Test/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347275005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "NIOSII_Test/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347275005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "NIOSII_Test/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347275006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_mm_interconnect_0_rsp_mux_001 " "Found entity 1: NIOSII_Test_mm_interconnect_0_rsp_mux_001" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347275006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOSII_Test/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "NIOSII_Test/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275007 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "NIOSII_Test/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347275007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_mm_interconnect_0_rsp_mux " "Found entity 1: NIOSII_Test_mm_interconnect_0_rsp_mux" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347275008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_mm_interconnect_0_rsp_demux_002 " "Found entity 1: NIOSII_Test_mm_interconnect_0_rsp_demux_002" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_demux_002.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347275008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_mm_interconnect_0_rsp_demux_001 " "Found entity 1: NIOSII_Test_mm_interconnect_0_rsp_demux_001" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347275008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_mm_interconnect_0_rsp_demux " "Found entity 1: NIOSII_Test_mm_interconnect_0_rsp_demux" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347275009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_mm_interconnect_0_cmd_mux_002 " "Found entity 1: NIOSII_Test_mm_interconnect_0_cmd_mux_002" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_cmd_mux_002.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347275009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_mm_interconnect_0_cmd_mux " "Found entity 1: NIOSII_Test_mm_interconnect_0_cmd_mux" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347275010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_mm_interconnect_0_cmd_demux_001 " "Found entity 1: NIOSII_Test_mm_interconnect_0_cmd_demux_001" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347275010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_mm_interconnect_0_cmd_demux " "Found entity 1: NIOSII_Test_mm_interconnect_0_cmd_demux" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347275011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "NIOSII_Test/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347275012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOSII_Test/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "NIOSII_Test/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275012 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "NIOSII_Test/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347275012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "NIOSII_Test/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347275013 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOSII_Test_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at NIOSII_Test_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_004.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701347275014 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOSII_Test_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at NIOSII_Test_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_004.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701347275014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_mm_interconnect_0_router_004_default_decode " "Found entity 1: NIOSII_Test_mm_interconnect_0_router_004_default_decode" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_004.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275014 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSII_Test_mm_interconnect_0_router_004 " "Found entity 2: NIOSII_Test_mm_interconnect_0_router_004" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_004.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347275014 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOSII_Test_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at NIOSII_Test_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_002.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701347275014 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOSII_Test_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at NIOSII_Test_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_002.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701347275014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_mm_interconnect_0_router_002_default_decode " "Found entity 1: NIOSII_Test_mm_interconnect_0_router_002_default_decode" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_002.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275015 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSII_Test_mm_interconnect_0_router_002 " "Found entity 2: NIOSII_Test_mm_interconnect_0_router_002" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_002.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347275015 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOSII_Test_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at NIOSII_Test_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_001.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701347275015 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOSII_Test_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at NIOSII_Test_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_001.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701347275015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_mm_interconnect_0_router_001_default_decode " "Found entity 1: NIOSII_Test_mm_interconnect_0_router_001_default_decode" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_001.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275016 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSII_Test_mm_interconnect_0_router_001 " "Found entity 2: NIOSII_Test_mm_interconnect_0_router_001" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_001.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347275016 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOSII_Test_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at NIOSII_Test_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701347275016 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOSII_Test_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at NIOSII_Test_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701347275016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_mm_interconnect_0_router_default_decode " "Found entity 1: NIOSII_Test_mm_interconnect_0_router_default_decode" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275016 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSII_Test_mm_interconnect_0_router " "Found entity 2: NIOSII_Test_mm_interconnect_0_router" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347275016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "NIOSII_Test/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347275017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "NIOSII_Test/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347275018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "NIOSII_Test/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347275019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "NIOSII_Test/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347275019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "NIOSII_Test/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347275020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_sys_sdram_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_sys_sdram_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_sys_sdram_pll_0 " "Found entity 1: NIOSII_Test_sys_sdram_pll_0" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_sys_sdram_pll_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_sys_sdram_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347275021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "NIOSII_Test/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347275021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/altera_up_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/altera_up_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_altpll " "Found entity 1: altera_up_altpll" {  } { { "NIOSII_Test/synthesis/submodules/altera_up_altpll.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_up_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347275021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_onchip_memory2_0 " "Found entity 1: NIOSII_Test_onchip_memory2_0" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_onchip_memory2_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347275022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_nios2_gen2_0 " "Found entity 1: NIOSII_Test_nios2_gen2_0" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347275022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_nios2_gen2_0_cpu_test_bench " "Found entity 1: NIOSII_Test_nios2_gen2_0_cpu_test_bench" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_test_bench.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347275023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_nios2_gen2_0_cpu_mult_cell " "Found entity 1: NIOSII_Test_nios2_gen2_0_cpu_mult_cell" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_mult_cell.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347275024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: NIOSII_Test_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347275025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: NIOSII_Test_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347275025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347275026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: NIOSII_Test_nios2_gen2_0_cpu_ic_data_module" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275540 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSII_Test_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: NIOSII_Test_nios2_gen2_0_cpu_ic_tag_module" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275540 ""} { "Info" "ISGN_ENTITY_NAME" "3 NIOSII_Test_nios2_gen2_0_cpu_bht_module " "Found entity 3: NIOSII_Test_nios2_gen2_0_cpu_bht_module" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275540 ""} { "Info" "ISGN_ENTITY_NAME" "4 NIOSII_Test_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: NIOSII_Test_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275540 ""} { "Info" "ISGN_ENTITY_NAME" "5 NIOSII_Test_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: NIOSII_Test_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275540 ""} { "Info" "ISGN_ENTITY_NAME" "6 NIOSII_Test_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: NIOSII_Test_nios2_gen2_0_cpu_dc_tag_module" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275540 ""} { "Info" "ISGN_ENTITY_NAME" "7 NIOSII_Test_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: NIOSII_Test_nios2_gen2_0_cpu_dc_data_module" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275540 ""} { "Info" "ISGN_ENTITY_NAME" "8 NIOSII_Test_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: NIOSII_Test_nios2_gen2_0_cpu_dc_victim_module" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275540 ""} { "Info" "ISGN_ENTITY_NAME" "9 NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275540 ""} { "Info" "ISGN_ENTITY_NAME" "10 NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275540 ""} { "Info" "ISGN_ENTITY_NAME" "11 NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275540 ""} { "Info" "ISGN_ENTITY_NAME" "12 NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275540 ""} { "Info" "ISGN_ENTITY_NAME" "13 NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275540 ""} { "Info" "ISGN_ENTITY_NAME" "14 NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275540 ""} { "Info" "ISGN_ENTITY_NAME" "15 NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275540 ""} { "Info" "ISGN_ENTITY_NAME" "16 NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275540 ""} { "Info" "ISGN_ENTITY_NAME" "17 NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275540 ""} { "Info" "ISGN_ENTITY_NAME" "18 NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275540 ""} { "Info" "ISGN_ENTITY_NAME" "19 NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275540 ""} { "Info" "ISGN_ENTITY_NAME" "20 NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275540 ""} { "Info" "ISGN_ENTITY_NAME" "21 NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275540 ""} { "Info" "ISGN_ENTITY_NAME" "22 NIOSII_Test_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: NIOSII_Test_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275540 ""} { "Info" "ISGN_ENTITY_NAME" "23 NIOSII_Test_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: NIOSII_Test_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275540 ""} { "Info" "ISGN_ENTITY_NAME" "24 NIOSII_Test_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: NIOSII_Test_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275540 ""} { "Info" "ISGN_ENTITY_NAME" "25 NIOSII_Test_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: NIOSII_Test_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275540 ""} { "Info" "ISGN_ENTITY_NAME" "26 NIOSII_Test_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: NIOSII_Test_nios2_gen2_0_cpu_nios2_oci" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275540 ""} { "Info" "ISGN_ENTITY_NAME" "27 NIOSII_Test_nios2_gen2_0_cpu " "Found entity 27: NIOSII_Test_nios2_gen2_0_cpu" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347275540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_new_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_new_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_new_sdram_controller_0_input_efifo_module " "Found entity 1: NIOSII_Test_new_sdram_controller_0_input_efifo_module" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_new_sdram_controller_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_new_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275541 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSII_Test_new_sdram_controller_0 " "Found entity 2: NIOSII_Test_new_sdram_controller_0" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_new_sdram_controller_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_new_sdram_controller_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347275541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_jtag_uart_0_sim_scfifo_w " "Found entity 1: NIOSII_Test_jtag_uart_0_sim_scfifo_w" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275542 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSII_Test_jtag_uart_0_scfifo_w " "Found entity 2: NIOSII_Test_jtag_uart_0_scfifo_w" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275542 ""} { "Info" "ISGN_ENTITY_NAME" "3 NIOSII_Test_jtag_uart_0_sim_scfifo_r " "Found entity 3: NIOSII_Test_jtag_uart_0_sim_scfifo_r" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275542 ""} { "Info" "ISGN_ENTITY_NAME" "4 NIOSII_Test_jtag_uart_0_scfifo_r " "Found entity 4: NIOSII_Test_jtag_uart_0_scfifo_r" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275542 ""} { "Info" "ISGN_ENTITY_NAME" "5 NIOSII_Test_jtag_uart_0 " "Found entity 5: NIOSII_Test_jtag_uart_0" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347275542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_audio_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_audio_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_audio_pll_0 " "Found entity 1: NIOSII_Test_audio_pll_0" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_audio_pll_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_audio_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347275543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_bit_counter " "Found entity 1: altera_up_audio_bit_counter" {  } { { "NIOSII_Test/synthesis/submodules/altera_up_audio_bit_counter.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_up_audio_bit_counter.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347275543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_in_deserializer " "Found entity 1: altera_up_audio_in_deserializer" {  } { { "NIOSII_Test/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_up_audio_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347275544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_out_serializer " "Found entity 1: altera_up_audio_out_serializer" {  } { { "NIOSII_Test/synthesis/submodules/altera_up_audio_out_serializer.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_up_audio_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347275544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_clock_edge " "Found entity 1: altera_up_clock_edge" {  } { { "NIOSII_Test/synthesis/submodules/altera_up_clock_edge.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_up_clock_edge.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347275545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "NIOSII_Test/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347275545 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "NIOSII_Test_audio_0 NIOSII_Test_audio_0.v(51) " "Verilog Module Declaration warning at NIOSII_Test_audio_0.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"NIOSII_Test_audio_0\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_audio_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_audio_0.v" 51 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347275545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOSII_Test/synthesis/submodules/NIOSII_Test_audio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOSII_Test/synthesis/submodules/NIOSII_Test_audio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_Test_audio_0 " "Found entity 1: NIOSII_Test_audio_0" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_audio_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_audio_0.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347275546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Main-rtl " "Found design unit 1: Main-rtl" {  } { { "Main.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/Main.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275546 ""} { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "Main.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/Main.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347275546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-behavior " "Found design unit 1: vga_controller-behavior" {  } { { "vga_controller.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/vga_controller.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275546 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/vga_controller.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347275546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_image_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw_image_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hw_image_generator-behavior " "Found design unit 1: hw_image_generator-behavior" {  } { { "hw_image_generator.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/hw_image_generator.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275547 ""} { "Info" "ISGN_ENTITY_NAME" "1 hw_image_generator " "Found entity 1: hw_image_generator" {  } { { "hw_image_generator.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/hw_image_generator.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347275547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file video_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 video_pll-SYN " "Found design unit 1: video_pll-SYN" {  } { { "video_pll.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/video_pll.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275547 ""} { "Info" "ISGN_ENTITY_NAME" "1 video_pll " "Found entity 1: video_pll" {  } { { "video_pll.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/video_pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347275547 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "NIOSII_Test_new_sdram_controller_0.v(318) " "Verilog HDL or VHDL warning at NIOSII_Test_new_sdram_controller_0.v(318): conditional expression evaluates to a constant" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_new_sdram_controller_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_new_sdram_controller_0.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1701347275579 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "NIOSII_Test_new_sdram_controller_0.v(328) " "Verilog HDL or VHDL warning at NIOSII_Test_new_sdram_controller_0.v(328): conditional expression evaluates to a constant" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_new_sdram_controller_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_new_sdram_controller_0.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1701347275579 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "NIOSII_Test_new_sdram_controller_0.v(338) " "Verilog HDL or VHDL warning at NIOSII_Test_new_sdram_controller_0.v(338): conditional expression evaluates to a constant" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_new_sdram_controller_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_new_sdram_controller_0.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1701347275579 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "NIOSII_Test_new_sdram_controller_0.v(682) " "Verilog HDL or VHDL warning at NIOSII_Test_new_sdram_controller_0.v(682): conditional expression evaluates to a constant" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_new_sdram_controller_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_new_sdram_controller_0.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1701347275580 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Main " "Elaborating entity \"Main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701347275618 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR Main.vhd(33) " "VHDL Signal Declaration warning at Main.vhd(33): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Main.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/Main.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701347275619 "|Main"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDG Main.vhd(34) " "VHDL Signal Declaration warning at Main.vhd(34): used implicit default value for signal \"LEDG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Main.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/Main.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701347275619 "|Main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vga_current_y Main.vhd(95) " "Verilog HDL or VHDL warning at Main.vhd(95): object \"vga_current_y\" assigned a value but never read" {  } { { "Main.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/Main.vhd" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701347275619 "|Main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test NIOSII_Test:nios2_core " "Elaborating entity \"NIOSII_Test\" for hierarchy \"NIOSII_Test:nios2_core\"" {  } { { "Main.vhd" "nios2_core" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/Main.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347275625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_audio_0 NIOSII_Test:nios2_core\|NIOSII_Test_audio_0:audio_0 " "Elaborating entity \"NIOSII_Test_audio_0\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_audio_0:audio_0\"" {  } { { "NIOSII_Test/synthesis/NIOSII_Test.vhd" "audio_0" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/NIOSII_Test.vhd" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347275642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_clock_edge NIOSII_Test:nios2_core\|NIOSII_Test_audio_0:audio_0\|altera_up_clock_edge:Bit_Clock_Edges " "Elaborating entity \"altera_up_clock_edge\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_audio_0:audio_0\|altera_up_clock_edge:Bit_Clock_Edges\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_audio_0.v" "Bit_Clock_Edges" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_audio_0.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347275647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_in_deserializer NIOSII_Test:nios2_core\|NIOSII_Test_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer " "Elaborating entity \"altera_up_audio_in_deserializer\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_audio_0.v" "Audio_In_Deserializer" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_audio_0.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347275650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_bit_counter NIOSII_Test:nios2_core\|NIOSII_Test_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_audio_bit_counter:Audio_Out_Bit_Counter " "Elaborating entity \"altera_up_audio_bit_counter\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_audio_bit_counter:Audio_Out_Bit_Counter\"" {  } { { "NIOSII_Test/synthesis/submodules/altera_up_audio_in_deserializer.v" "Audio_Out_Bit_Counter" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_up_audio_in_deserializer.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347275653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_sync_fifo NIOSII_Test:nios2_core\|NIOSII_Test_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO " "Elaborating entity \"altera_up_sync_fifo\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\"" {  } { { "NIOSII_Test/synthesis/submodules/altera_up_audio_in_deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347275656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo NIOSII_Test:nios2_core\|NIOSII_Test_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "NIOSII_Test/synthesis/submodules/altera_up_sync_fifo.v" "Sync_FIFO" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347275799 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSII_Test:nios2_core\|NIOSII_Test_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"NIOSII_Test:nios2_core\|NIOSII_Test_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "NIOSII_Test/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347275801 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSII_Test:nios2_core\|NIOSII_Test_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"NIOSII_Test:nios2_core\|NIOSII_Test_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347275801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347275801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347275801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347275801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347275801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347275801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347275801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347275801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347275801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347275801 ""}  } { { "NIOSII_Test/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701347275801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_p441.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_p441.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_p441 " "Found entity 1: scfifo_p441" {  } { { "db/scfifo_p441.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/scfifo_p441.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347275825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_p441 NIOSII_Test:nios2_core\|NIOSII_Test_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_p441:auto_generated " "Elaborating entity \"scfifo_p441\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_p441:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347275825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_cs31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_cs31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_cs31 " "Found entity 1: a_dpfifo_cs31" {  } { { "db/a_dpfifo_cs31.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/a_dpfifo_cs31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347275828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_cs31 NIOSII_Test:nios2_core\|NIOSII_Test_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_p441:auto_generated\|a_dpfifo_cs31:dpfifo " "Elaborating entity \"a_dpfifo_cs31\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_p441:auto_generated\|a_dpfifo_cs31:dpfifo\"" {  } { { "db/scfifo_p441.tdf" "dpfifo" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/scfifo_p441.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347275828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_btb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_btb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_btb1 " "Found entity 1: altsyncram_btb1" {  } { { "db/altsyncram_btb1.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/altsyncram_btb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347275854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_btb1 NIOSII_Test:nios2_core\|NIOSII_Test_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_p441:auto_generated\|a_dpfifo_cs31:dpfifo\|altsyncram_btb1:FIFOram " "Elaborating entity \"altsyncram_btb1\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_p441:auto_generated\|a_dpfifo_cs31:dpfifo\|altsyncram_btb1:FIFOram\"" {  } { { "db/a_dpfifo_cs31.tdf" "FIFOram" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/a_dpfifo_cs31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347275854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ks8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ks8 " "Found entity 1: cmpr_ks8" {  } { { "db/cmpr_ks8.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/cmpr_ks8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347275882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 NIOSII_Test:nios2_core\|NIOSII_Test_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_p441:auto_generated\|a_dpfifo_cs31:dpfifo\|cmpr_ks8:almost_full_comparer " "Elaborating entity \"cmpr_ks8\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_p441:auto_generated\|a_dpfifo_cs31:dpfifo\|cmpr_ks8:almost_full_comparer\"" {  } { { "db/a_dpfifo_cs31.tdf" "almost_full_comparer" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/a_dpfifo_cs31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347275883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 NIOSII_Test:nios2_core\|NIOSII_Test_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_p441:auto_generated\|a_dpfifo_cs31:dpfifo\|cmpr_ks8:three_comparison " "Elaborating entity \"cmpr_ks8\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_p441:auto_generated\|a_dpfifo_cs31:dpfifo\|cmpr_ks8:three_comparison\"" {  } { { "db/a_dpfifo_cs31.tdf" "three_comparison" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/a_dpfifo_cs31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347275885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v9b " "Found entity 1: cntr_v9b" {  } { { "db/cntr_v9b.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/cntr_v9b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347275908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v9b NIOSII_Test:nios2_core\|NIOSII_Test_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_p441:auto_generated\|a_dpfifo_cs31:dpfifo\|cntr_v9b:rd_ptr_msb " "Elaborating entity \"cntr_v9b\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_p441:auto_generated\|a_dpfifo_cs31:dpfifo\|cntr_v9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_cs31.tdf" "rd_ptr_msb" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/a_dpfifo_cs31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347275908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ca7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ca7 " "Found entity 1: cntr_ca7" {  } { { "db/cntr_ca7.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/cntr_ca7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347275932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ca7 NIOSII_Test:nios2_core\|NIOSII_Test_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_p441:auto_generated\|a_dpfifo_cs31:dpfifo\|cntr_ca7:usedw_counter " "Elaborating entity \"cntr_ca7\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_p441:auto_generated\|a_dpfifo_cs31:dpfifo\|cntr_ca7:usedw_counter\"" {  } { { "db/a_dpfifo_cs31.tdf" "usedw_counter" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/a_dpfifo_cs31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347275933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ab " "Found entity 1: cntr_0ab" {  } { { "db/cntr_0ab.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/cntr_0ab.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347275955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347275955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ab NIOSII_Test:nios2_core\|NIOSII_Test_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_p441:auto_generated\|a_dpfifo_cs31:dpfifo\|cntr_0ab:wr_ptr " "Elaborating entity \"cntr_0ab\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_p441:auto_generated\|a_dpfifo_cs31:dpfifo\|cntr_0ab:wr_ptr\"" {  } { { "db/a_dpfifo_cs31.tdf" "wr_ptr" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/a_dpfifo_cs31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347275956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_audio_pll_0 NIOSII_Test:nios2_core\|NIOSII_Test_audio_pll_0:audio_pll_0 " "Elaborating entity \"NIOSII_Test_audio_pll_0\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_audio_pll_0:audio_pll_0\"" {  } { { "NIOSII_Test/synthesis/NIOSII_Test.vhd" "audio_pll_0" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/NIOSII_Test.vhd" 531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347276063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_altpll NIOSII_Test:nios2_core\|NIOSII_Test_audio_pll_0:audio_pll_0\|altera_up_altpll:audio_pll " "Elaborating entity \"altera_up_altpll\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_audio_pll_0:audio_pll_0\|altera_up_altpll:audio_pll\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_audio_pll_0.v" "audio_pll" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_audio_pll_0.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347276065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll NIOSII_Test:nios2_core\|NIOSII_Test_audio_pll_0:audio_pll_0\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborating entity \"altpll\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_audio_pll_0:audio_pll_0\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "NIOSII_Test/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347276080 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSII_Test:nios2_core\|NIOSII_Test_audio_pll_0:audio_pll_0\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborated megafunction instantiation \"NIOSII_Test:nios2_core\|NIOSII_Test_audio_pll_0:audio_pll_0\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "NIOSII_Test/synthesis/submodules/altera_up_altpll.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347276087 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSII_Test:nios2_core\|NIOSII_Test_audio_pll_0:audio_pll_0\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards " "Instantiated megafunction \"NIOSII_Test:nios2_core\|NIOSII_Test_audio_pll_0:audio_pll_0\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 297 " "Parameter \"clk0_divide_by\" = \"297\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 73 " "Parameter \"clk0_multiply_by\" = \"73\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276087 ""}  } { { "NIOSII_Test/synthesis/submodules/altera_up_altpll.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701347276087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_dkb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_dkb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_dkb2 " "Found entity 1: altpll_dkb2" {  } { { "db/altpll_dkb2.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/altpll_dkb2.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347276114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347276114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_dkb2 NIOSII_Test:nios2_core\|NIOSII_Test_audio_pll_0:audio_pll_0\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_dkb2:auto_generated " "Elaborating entity \"altpll_dkb2\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_audio_pll_0:audio_pll_0\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_dkb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347276115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal NIOSII_Test:nios2_core\|NIOSII_Test_audio_pll_0:audio_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_audio_pll_0:audio_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_audio_pll_0.v" "reset_from_locked" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_audio_pll_0.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347276120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_jtag_uart_0 NIOSII_Test:nios2_core\|NIOSII_Test_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"NIOSII_Test_jtag_uart_0\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_jtag_uart_0:jtag_uart_0\"" {  } { { "NIOSII_Test/synthesis/NIOSII_Test.vhd" "jtag_uart_0" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/NIOSII_Test.vhd" 539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347276122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_jtag_uart_0_scfifo_w NIOSII_Test:nios2_core\|NIOSII_Test_jtag_uart_0:jtag_uart_0\|NIOSII_Test_jtag_uart_0_scfifo_w:the_NIOSII_Test_jtag_uart_0_scfifo_w " "Elaborating entity \"NIOSII_Test_jtag_uart_0_scfifo_w\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_jtag_uart_0:jtag_uart_0\|NIOSII_Test_jtag_uart_0_scfifo_w:the_NIOSII_Test_jtag_uart_0_scfifo_w\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" "the_NIOSII_Test_jtag_uart_0_scfifo_w" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347276128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo NIOSII_Test:nios2_core\|NIOSII_Test_jtag_uart_0:jtag_uart_0\|NIOSII_Test_jtag_uart_0_scfifo_w:the_NIOSII_Test_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_jtag_uart_0:jtag_uart_0\|NIOSII_Test_jtag_uart_0_scfifo_w:the_NIOSII_Test_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" "wfifo" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347276242 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSII_Test:nios2_core\|NIOSII_Test_jtag_uart_0:jtag_uart_0\|NIOSII_Test_jtag_uart_0_scfifo_w:the_NIOSII_Test_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"NIOSII_Test:nios2_core\|NIOSII_Test_jtag_uart_0:jtag_uart_0\|NIOSII_Test_jtag_uart_0_scfifo_w:the_NIOSII_Test_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347276244 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSII_Test:nios2_core\|NIOSII_Test_jtag_uart_0:jtag_uart_0\|NIOSII_Test_jtag_uart_0_scfifo_w:the_NIOSII_Test_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"NIOSII_Test:nios2_core\|NIOSII_Test_jtag_uart_0:jtag_uart_0\|NIOSII_Test_jtag_uart_0_scfifo_w:the_NIOSII_Test_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276244 ""}  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701347276244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347276269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347276269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 NIOSII_Test:nios2_core\|NIOSII_Test_jtag_uart_0:jtag_uart_0\|NIOSII_Test_jtag_uart_0_scfifo_w:the_NIOSII_Test_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_jtag_uart_0:jtag_uart_0\|NIOSII_Test_jtag_uart_0_scfifo_w:the_NIOSII_Test_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347276270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347276276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347276276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 NIOSII_Test:nios2_core\|NIOSII_Test_jtag_uart_0:jtag_uart_0\|NIOSII_Test_jtag_uart_0_scfifo_w:the_NIOSII_Test_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_jtag_uart_0:jtag_uart_0\|NIOSII_Test_jtag_uart_0_scfifo_w:the_NIOSII_Test_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347276277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347276281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347276281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf NIOSII_Test:nios2_core\|NIOSII_Test_jtag_uart_0:jtag_uart_0\|NIOSII_Test_jtag_uart_0_scfifo_w:the_NIOSII_Test_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_jtag_uart_0:jtag_uart_0\|NIOSII_Test_jtag_uart_0_scfifo_w:the_NIOSII_Test_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347276281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347276310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347276310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 NIOSII_Test:nios2_core\|NIOSII_Test_jtag_uart_0:jtag_uart_0\|NIOSII_Test_jtag_uart_0_scfifo_w:the_NIOSII_Test_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_jtag_uart_0:jtag_uart_0\|NIOSII_Test_jtag_uart_0_scfifo_w:the_NIOSII_Test_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347276311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347276339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347276339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 NIOSII_Test:nios2_core\|NIOSII_Test_jtag_uart_0:jtag_uart_0\|NIOSII_Test_jtag_uart_0_scfifo_w:the_NIOSII_Test_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_jtag_uart_0:jtag_uart_0\|NIOSII_Test_jtag_uart_0_scfifo_w:the_NIOSII_Test_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347276340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347276371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347276371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob NIOSII_Test:nios2_core\|NIOSII_Test_jtag_uart_0:jtag_uart_0\|NIOSII_Test_jtag_uart_0_scfifo_w:the_NIOSII_Test_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_jtag_uart_0:jtag_uart_0\|NIOSII_Test_jtag_uart_0_scfifo_w:the_NIOSII_Test_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347276371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_jtag_uart_0_scfifo_r NIOSII_Test:nios2_core\|NIOSII_Test_jtag_uart_0:jtag_uart_0\|NIOSII_Test_jtag_uart_0_scfifo_r:the_NIOSII_Test_jtag_uart_0_scfifo_r " "Elaborating entity \"NIOSII_Test_jtag_uart_0_scfifo_r\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_jtag_uart_0:jtag_uart_0\|NIOSII_Test_jtag_uart_0_scfifo_r:the_NIOSII_Test_jtag_uart_0_scfifo_r\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" "the_NIOSII_Test_jtag_uart_0_scfifo_r" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347276376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic NIOSII_Test:nios2_core\|NIOSII_Test_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOSII_Test_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOSII_Test_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" "NIOSII_Test_jtag_uart_0_alt_jtag_atlantic" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347276556 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSII_Test:nios2_core\|NIOSII_Test_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOSII_Test_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"NIOSII_Test:nios2_core\|NIOSII_Test_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOSII_Test_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347276573 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSII_Test:nios2_core\|NIOSII_Test_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOSII_Test_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"NIOSII_Test:nios2_core\|NIOSII_Test_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOSII_Test_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347276573 ""}  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701347276573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter NIOSII_Test:nios2_core\|NIOSII_Test_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOSII_Test_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOSII_Test_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347276645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl NIOSII_Test:nios2_core\|NIOSII_Test_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOSII_Test_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOSII_Test_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347276732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_new_sdram_controller_0 NIOSII_Test:nios2_core\|NIOSII_Test_new_sdram_controller_0:new_sdram_controller_0 " "Elaborating entity \"NIOSII_Test_new_sdram_controller_0\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_new_sdram_controller_0:new_sdram_controller_0\"" {  } { { "NIOSII_Test/synthesis/NIOSII_Test.vhd" "new_sdram_controller_0" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/NIOSII_Test.vhd" 553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347276756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_new_sdram_controller_0_input_efifo_module NIOSII_Test:nios2_core\|NIOSII_Test_new_sdram_controller_0:new_sdram_controller_0\|NIOSII_Test_new_sdram_controller_0_input_efifo_module:the_NIOSII_Test_new_sdram_controller_0_input_efifo_module " "Elaborating entity \"NIOSII_Test_new_sdram_controller_0_input_efifo_module\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_new_sdram_controller_0:new_sdram_controller_0\|NIOSII_Test_new_sdram_controller_0_input_efifo_module:the_NIOSII_Test_new_sdram_controller_0_input_efifo_module\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_new_sdram_controller_0.v" "the_NIOSII_Test_new_sdram_controller_0_input_efifo_module" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_new_sdram_controller_0.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347276859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0 NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"NIOSII_Test_nios2_gen2_0\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\"" {  } { { "NIOSII_Test/synthesis/NIOSII_Test.vhd" "nios2_gen2_0" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/NIOSII_Test.vhd" 577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347276868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0.v" "cpu" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347276893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_test_bench NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_test_bench:the_NIOSII_Test_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_test_bench\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_test_bench:the_NIOSII_Test_nios2_gen2_0_cpu_test_bench\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_NIOSII_Test_nios2_gen2_0_cpu_test_bench" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 5979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347277208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_ic_data_module NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_ic_data_module:NIOSII_Test_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_ic_data_module:NIOSII_Test_nios2_gen2_0_cpu_ic_data\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "NIOSII_Test_nios2_gen2_0_cpu_ic_data" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 6981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347277242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_ic_data_module:NIOSII_Test_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_ic_data_module:NIOSII_Test_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347277259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347277300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347277300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_ic_data_module:NIOSII_Test_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_ic_data_module:NIOSII_Test_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347277300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_ic_tag_module NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_ic_tag_module:NIOSII_Test_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_ic_tag_module:NIOSII_Test_nios2_gen2_0_cpu_ic_tag\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "NIOSII_Test_nios2_gen2_0_cpu_ic_tag" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 7047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347277345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_ic_tag_module:NIOSII_Test_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_ic_tag_module:NIOSII_Test_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347277351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3ad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3ad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3ad1 " "Found entity 1: altsyncram_3ad1" {  } { { "db/altsyncram_3ad1.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/altsyncram_3ad1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347277383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347277383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3ad1 NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_ic_tag_module:NIOSII_Test_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_3ad1:auto_generated " "Elaborating entity \"altsyncram_3ad1\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_ic_tag_module:NIOSII_Test_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_3ad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347277384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_bht_module NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_bht_module:NIOSII_Test_nios2_gen2_0_cpu_bht " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_bht_module\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_bht_module:NIOSII_Test_nios2_gen2_0_cpu_bht\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "NIOSII_Test_nios2_gen2_0_cpu_bht" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 7245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347277416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_bht_module:NIOSII_Test_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_bht_module:NIOSII_Test_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347277422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/altsyncram_97d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347277454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347277454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_bht_module:NIOSII_Test_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_bht_module:NIOSII_Test_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347277455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_register_bank_a_module NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_register_bank_a_module:NIOSII_Test_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_register_bank_a_module:NIOSII_Test_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "NIOSII_Test_nios2_gen2_0_cpu_register_bank_a" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 8202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347277479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_register_bank_a_module:NIOSII_Test_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_register_bank_a_module:NIOSII_Test_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347277485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/altsyncram_fic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347277518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347277518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_register_bank_a_module:NIOSII_Test_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_register_bank_a_module:NIOSII_Test_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347277519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_register_bank_b_module NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_register_bank_b_module:NIOSII_Test_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_register_bank_b_module:NIOSII_Test_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "NIOSII_Test_nios2_gen2_0_cpu_register_bank_b" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 8220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347277556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_mult_cell NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 8805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347277565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347277575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/altera_mult_add_vkp2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347277606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347277606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347277608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347277630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347277668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347277674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347277682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347277691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347277713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347277722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347277731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347277739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347277748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347277755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347277763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347277814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347277835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347277843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347277851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347277861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347277868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347277876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_dc_tag_module NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_dc_tag_module:NIOSII_Test_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_dc_tag_module:NIOSII_Test_nios2_gen2_0_cpu_dc_tag\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "NIOSII_Test_nios2_gen2_0_cpu_dc_tag" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 9227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347278201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_dc_tag_module:NIOSII_Test_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_dc_tag_module:NIOSII_Test_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347278210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tic1 " "Found entity 1: altsyncram_tic1" {  } { { "db/altsyncram_tic1.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/altsyncram_tic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347278242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347278242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tic1 NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_dc_tag_module:NIOSII_Test_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_tic1:auto_generated " "Elaborating entity \"altsyncram_tic1\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_dc_tag_module:NIOSII_Test_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_tic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347278242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_dc_data_module NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_dc_data_module:NIOSII_Test_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_dc_data_module:NIOSII_Test_nios2_gen2_0_cpu_dc_data\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "NIOSII_Test_nios2_gen2_0_cpu_dc_data" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 9293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347278269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_dc_data_module:NIOSII_Test_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_dc_data_module:NIOSII_Test_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347278275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/altsyncram_kdf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347278308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347278308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_dc_data_module:NIOSII_Test_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_dc_data_module:NIOSII_Test_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347278309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_dc_victim_module NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_dc_victim_module:NIOSII_Test_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_dc_victim_module:NIOSII_Test_nios2_gen2_0_cpu_dc_victim\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "NIOSII_Test_nios2_gen2_0_cpu_dc_victim" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 9405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347278348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_dc_victim_module:NIOSII_Test_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_dc_victim_module:NIOSII_Test_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347278354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/altsyncram_r3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347278393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347278393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_dc_victim_module:NIOSII_Test_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_dc_victim_module:NIOSII_Test_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347278394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_nios2_oci NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 10184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347278425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_debug NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_debug" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347278469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347278479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_break NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_break:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_break:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_break" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347278508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_xbrk NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_xbrk:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_xbrk:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347278571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_dbrk NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_dbrk:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_dbrk:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347278595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_itrace NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_itrace:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_itrace:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347278620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_dtrace NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_dtrace:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_dtrace:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347278644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_td_mode NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_dtrace:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_dtrace\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_td_mode:NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_dtrace:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_dtrace\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_td_mode:NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347278711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347278734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347278785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347278816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347278840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_pib NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_pib:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_pib:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_pib" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347278862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_im NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_im:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_im:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_im" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347278890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_nios2_avalon_reg NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_NIOSII_Test_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347278925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_nios2_ocimem NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_ocimem:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_ocimem:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_NIOSII_Test_nios2_gen2_0_cpu_nios2_ocimem" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347278956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_ociram_sp_ram_module NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_ocimem:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_ocimem\|NIOSII_Test_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOSII_Test_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_ocimem:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_ocimem\|NIOSII_Test_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOSII_Test_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "NIOSII_Test_nios2_gen2_0_cpu_ociram_sp_ram" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347279015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_ocimem:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_ocimem\|NIOSII_Test_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOSII_Test_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_ocimem:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_ocimem\|NIOSII_Test_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOSII_Test_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347279021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347279057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347279057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_ocimem:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_ocimem\|NIOSII_Test_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOSII_Test_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_nios2_ocimem:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_ocimem\|NIOSII_Test_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOSII_Test_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347279058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347279070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_debug_slave_tck NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper\|NIOSII_Test_nios2_gen2_0_cpu_debug_slave_tck:the_NIOSII_Test_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper\|NIOSII_Test_nios2_gen2_0_cpu_debug_slave_tck:the_NIOSII_Test_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_NIOSII_Test_nios2_gen2_0_cpu_debug_slave_tck" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347279075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_nios2_gen2_0_cpu_debug_slave_sysclk NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper\|NIOSII_Test_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOSII_Test_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"NIOSII_Test_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper\|NIOSII_Test_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOSII_Test_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_NIOSII_Test_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347279110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOSII_Test_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOSII_Test_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper.v" "NIOSII_Test_nios2_gen2_0_cpu_debug_slave_phy" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347279144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOSII_Test_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOSII_Test_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347279147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOSII_Test_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOSII_Test_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347279150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOSII_Test_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci\|NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOSII_Test_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOSII_Test_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347279154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_onchip_memory2_0 NIOSII_Test:nios2_core\|NIOSII_Test_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"NIOSII_Test_onchip_memory2_0\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_onchip_memory2_0:onchip_memory2_0\"" {  } { { "NIOSII_Test/synthesis/NIOSII_Test.vhd" "onchip_memory2_0" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/NIOSII_Test.vhd" 609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347279159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSII_Test:nios2_core\|NIOSII_Test_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_onchip_memory2_0.v" "the_altsyncram" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347279165 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSII_Test:nios2_core\|NIOSII_Test_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NIOSII_Test:nios2_core\|NIOSII_Test_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_onchip_memory2_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347279172 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSII_Test:nios2_core\|NIOSII_Test_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"NIOSII_Test:nios2_core\|NIOSII_Test_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347279172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NIOSII_Test_onchip_memory2_0.hex " "Parameter \"init_file\" = \"NIOSII_Test_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347279172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347279172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 100000 " "Parameter \"maximum_depth\" = \"100000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347279172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 100000 " "Parameter \"numwords_a\" = \"100000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347279172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347279172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347279172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347279172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347279172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347279172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347279172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347279172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347279172 ""}  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_onchip_memory2_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701347279172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_boh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_boh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_boh1 " "Found entity 1: altsyncram_boh1" {  } { { "db/altsyncram_boh1.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/altsyncram_boh1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347279245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347279245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_boh1 NIOSII_Test:nios2_core\|NIOSII_Test_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_boh1:auto_generated " "Elaborating entity \"altsyncram_boh1\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_boh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347279245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8ua.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8ua.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8ua " "Found entity 1: decode_8ua" {  } { { "db/decode_8ua.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/decode_8ua.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347281273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347281273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8ua NIOSII_Test:nios2_core\|NIOSII_Test_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_boh1:auto_generated\|decode_8ua:decode3 " "Elaborating entity \"decode_8ua\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_boh1:auto_generated\|decode_8ua:decode3\"" {  } { { "db/altsyncram_boh1.tdf" "decode3" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/altsyncram_boh1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347281273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5qb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5qb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5qb " "Found entity 1: mux_5qb" {  } { { "db/mux_5qb.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/mux_5qb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347281304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347281304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5qb NIOSII_Test:nios2_core\|NIOSII_Test_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_boh1:auto_generated\|mux_5qb:mux2 " "Elaborating entity \"mux_5qb\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_boh1:auto_generated\|mux_5qb:mux2\"" {  } { { "db/altsyncram_boh1.tdf" "mux2" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/altsyncram_boh1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347281304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_sys_sdram_pll_0 NIOSII_Test:nios2_core\|NIOSII_Test_sys_sdram_pll_0:sys_sdram_pll_0 " "Elaborating entity \"NIOSII_Test_sys_sdram_pll_0\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_sys_sdram_pll_0:sys_sdram_pll_0\"" {  } { { "NIOSII_Test/synthesis/NIOSII_Test.vhd" "sys_sdram_pll_0" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/NIOSII_Test.vhd" 624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347281378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_altpll NIOSII_Test:nios2_core\|NIOSII_Test_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll " "Elaborating entity \"altera_up_altpll\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_sys_sdram_pll_0.v" "sys_pll" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_sys_sdram_pll_0.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347281381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll NIOSII_Test:nios2_core\|NIOSII_Test_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborating entity \"altpll\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "NIOSII_Test/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347281388 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSII_Test:nios2_core\|NIOSII_Test_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborated megafunction instantiation \"NIOSII_Test:nios2_core\|NIOSII_Test_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "NIOSII_Test/synthesis/submodules/altera_up_altpll.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347281396 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSII_Test:nios2_core\|NIOSII_Test_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Instantiated megafunction \"NIOSII_Test:nios2_core\|NIOSII_Test_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281396 ""}  } { { "NIOSII_Test/synthesis/submodules/altera_up_altpll.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701347281396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_3lb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_3lb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_3lb2 " "Found entity 1: altpll_3lb2" {  } { { "db/altpll_3lb2.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/altpll_3lb2.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347281425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347281425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_3lb2 NIOSII_Test:nios2_core\|NIOSII_Test_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated " "Elaborating entity \"altpll_3lb2\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347281425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_mm_interconnect_0 NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"NIOSII_Test_mm_interconnect_0\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\"" {  } { { "NIOSII_Test/synthesis/NIOSII_Test.vhd" "mm_interconnect_0" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/NIOSII_Test.vhd" 633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347281429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347281561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347281568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "audio_0_avalon_audio_slave_translator" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347281575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347281583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347281592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347281602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "new_sdram_controller_0_s1_translator" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347281610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 1005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347281617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 1086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347281624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "audio_0_avalon_audio_slave_agent" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 1170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347281630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "NIOSII_Test/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347281640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "audio_0_avalon_audio_slave_agent_rsp_fifo" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 1211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347281647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "audio_0_avalon_audio_slave_agent_rdata_fifo" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 1252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347281665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "new_sdram_controller_0_s1_agent_rsp_fifo" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347281685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_mm_interconnect_0_router NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_router:router " "Elaborating entity \"NIOSII_Test_mm_interconnect_0_router\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_router:router\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "router" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 1768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347281740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_mm_interconnect_0_router_default_decode NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_router:router\|NIOSII_Test_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"NIOSII_Test_mm_interconnect_0_router_default_decode\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_router:router\|NIOSII_Test_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347281755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_mm_interconnect_0_router_001 NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"NIOSII_Test_mm_interconnect_0_router_001\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_router_001:router_001\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "router_001" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 1784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347281757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_mm_interconnect_0_router_001_default_decode NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_router_001:router_001\|NIOSII_Test_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"NIOSII_Test_mm_interconnect_0_router_001_default_decode\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_router_001:router_001\|NIOSII_Test_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347281771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_mm_interconnect_0_router_002 NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"NIOSII_Test_mm_interconnect_0_router_002\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_router_002:router_002\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "router_002" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 1800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347281773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_mm_interconnect_0_router_002_default_decode NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_router_002:router_002\|NIOSII_Test_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"NIOSII_Test_mm_interconnect_0_router_002_default_decode\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_router_002:router_002\|NIOSII_Test_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347281777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_mm_interconnect_0_router_004 NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"NIOSII_Test_mm_interconnect_0_router_004\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_router_004:router_004\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "router_004" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 1832 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347281780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_mm_interconnect_0_router_004_default_decode NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_router_004:router_004\|NIOSII_Test_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"NIOSII_Test_mm_interconnect_0_router_004_default_decode\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_router_004:router_004\|NIOSII_Test_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347281784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "nios2_gen2_0_data_master_limiter" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 1914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347281788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_mm_interconnect_0_cmd_demux NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"NIOSII_Test_mm_interconnect_0_cmd_demux\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "cmd_demux" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 2005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347281797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_mm_interconnect_0_cmd_demux_001 NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"NIOSII_Test_mm_interconnect_0_cmd_demux_001\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 2034 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347281803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_mm_interconnect_0_cmd_mux NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"NIOSII_Test_mm_interconnect_0_cmd_mux\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "cmd_mux" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 2051 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347281807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_mm_interconnect_0_cmd_mux_002 NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"NIOSII_Test_mm_interconnect_0_cmd_mux_002\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "cmd_mux_002" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 2091 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347281811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347281818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NIOSII_Test/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347281821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_mm_interconnect_0_rsp_demux NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"NIOSII_Test_mm_interconnect_0_rsp_demux\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "rsp_demux" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 2154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347281827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_mm_interconnect_0_rsp_demux_001 NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"NIOSII_Test_mm_interconnect_0_rsp_demux_001\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "rsp_demux_001" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 2171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347281830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_mm_interconnect_0_rsp_demux_002 NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"NIOSII_Test_mm_interconnect_0_rsp_demux_002\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "rsp_demux_002" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 2194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347281833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_mm_interconnect_0_rsp_mux NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"NIOSII_Test_mm_interconnect_0_rsp_mux\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "rsp_mux" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 2281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347281837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347281851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NIOSII_Test/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347281853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_mm_interconnect_0_rsp_mux_001 NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"NIOSII_Test_mm_interconnect_0_rsp_mux_001\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 2310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347281855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347281865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NIOSII_Test/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347281867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "crosser" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 2344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347281870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "NIOSII_Test/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347281875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "NIOSII_Test/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347281914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_mm_interconnect_0_avalon_st_adapter NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"NIOSII_Test_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0.v" 2407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347281920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_mm_interconnect_0_avalon_st_adapter_error_adapter_0 NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|NIOSII_Test_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"NIOSII_Test_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_mm_interconnect_0:mm_interconnect_0\|NIOSII_Test_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|NIOSII_Test_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347281923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_Test_irq_mapper NIOSII_Test:nios2_core\|NIOSII_Test_irq_mapper:irq_mapper " "Elaborating entity \"NIOSII_Test_irq_mapper\" for hierarchy \"NIOSII_Test:nios2_core\|NIOSII_Test_irq_mapper:irq_mapper\"" {  } { { "NIOSII_Test/synthesis/NIOSII_Test.vhd" "irq_mapper" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/NIOSII_Test.vhd" 694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347281930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser NIOSII_Test:nios2_core\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"NIOSII_Test:nios2_core\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "NIOSII_Test/synthesis/NIOSII_Test.vhd" "irq_synchronizer" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/NIOSII_Test.vhd" 703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347281932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle NIOSII_Test:nios2_core\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"NIOSII_Test:nios2_core\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "NIOSII_Test/synthesis/submodules/altera_irq_clock_crosser.sv" "sync" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347281936 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSII_Test:nios2_core\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"NIOSII_Test:nios2_core\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "NIOSII_Test/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347281937 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSII_Test:nios2_core\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"NIOSII_Test:nios2_core\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281937 ""}  } { { "NIOSII_Test/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701347281937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer NIOSII_Test:nios2_core\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"NIOSII_Test:nios2_core\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347281938 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOSII_Test:nios2_core\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u NIOSII_Test:nios2_core\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"NIOSII_Test:nios2_core\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"NIOSII_Test:nios2_core\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "NIOSII_Test/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347281940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_test_rst_controller NIOSII_Test:nios2_core\|niosii_test_rst_controller:rst_controller " "Elaborating entity \"niosii_test_rst_controller\" for hierarchy \"NIOSII_Test:nios2_core\|niosii_test_rst_controller:rst_controller\"" {  } { { "NIOSII_Test/synthesis/NIOSII_Test.vhd" "rst_controller" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/NIOSII_Test.vhd" 716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347281942 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req niosii_test_rst_controller.vhd(55) " "VHDL Signal Declaration warning at niosii_test_rst_controller.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOSII_Test/synthesis/niosii_test_rst_controller.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/niosii_test_rst_controller.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701347281942 "|Main|NIOSII_Test:nios2_core|niosii_test_rst_controller:rst_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller NIOSII_Test:nios2_core\|niosii_test_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"NIOSII_Test:nios2_core\|niosii_test_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "NIOSII_Test/synthesis/niosii_test_rst_controller.vhd" "rst_controller" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/niosii_test_rst_controller.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347281945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NIOSII_Test:nios2_core\|niosii_test_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NIOSII_Test:nios2_core\|niosii_test_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "NIOSII_Test/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347281948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NIOSII_Test:nios2_core\|niosii_test_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NIOSII_Test:nios2_core\|niosii_test_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "NIOSII_Test/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347281950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_test_rst_controller_002 NIOSII_Test:nios2_core\|niosii_test_rst_controller_002:rst_controller_002 " "Elaborating entity \"niosii_test_rst_controller_002\" for hierarchy \"NIOSII_Test:nios2_core\|niosii_test_rst_controller_002:rst_controller_002\"" {  } { { "NIOSII_Test/synthesis/NIOSII_Test.vhd" "rst_controller_002" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/NIOSII_Test.vhd" 846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347281955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller NIOSII_Test:nios2_core\|niosii_test_rst_controller_002:rst_controller_002\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"NIOSII_Test:nios2_core\|niosii_test_rst_controller_002:rst_controller_002\|altera_reset_controller:rst_controller_002\"" {  } { { "NIOSII_Test/synthesis/niosii_test_rst_controller_002.vhd" "rst_controller_002" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/niosii_test_rst_controller_002.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347281958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_test_rst_controller_003 NIOSII_Test:nios2_core\|niosii_test_rst_controller_003:rst_controller_003 " "Elaborating entity \"niosii_test_rst_controller_003\" for hierarchy \"NIOSII_Test:nios2_core\|niosii_test_rst_controller_003:rst_controller_003\"" {  } { { "NIOSII_Test/synthesis/NIOSII_Test.vhd" "rst_controller_003" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/NIOSII_Test.vhd" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347281964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller NIOSII_Test:nios2_core\|niosii_test_rst_controller_003:rst_controller_003\|altera_reset_controller:rst_controller_003 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"NIOSII_Test:nios2_core\|niosii_test_rst_controller_003:rst_controller_003\|altera_reset_controller:rst_controller_003\"" {  } { { "NIOSII_Test/synthesis/niosii_test_rst_controller_003.vhd" "rst_controller_003" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/niosii_test_rst_controller_003.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347281967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga\"" {  } { { "Main.vhd" "vga" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/Main.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347281972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_pll video_pll:video_pll_component " "Elaborating entity \"video_pll\" for hierarchy \"video_pll:video_pll_component\"" {  } { { "Main.vhd" "video_pll_component" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/Main.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347281983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll video_pll:video_pll_component\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"video_pll:video_pll_component\|altpll:altpll_component\"" {  } { { "video_pll.vhd" "altpll_component" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/video_pll.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347281988 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "video_pll:video_pll_component\|altpll:altpll_component " "Elaborated megafunction instantiation \"video_pll:video_pll_component\|altpll:altpll_component\"" {  } { { "video_pll.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/video_pll.vhd" 133 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347281995 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_pll:video_pll_component\|altpll:altpll_component " "Instantiated megafunction \"video_pll:video_pll_component\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1250 " "Parameter \"clk0_divide_by\" = \"1250\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4829 " "Parameter \"clk0_multiply_by\" = \"4829\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=video_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=video_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347281995 ""}  } { { "video_pll.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/video_pll.vhd" 133 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701347281995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/video_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/video_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_pll_altpll " "Found entity 1: video_pll_altpll" {  } { { "db/video_pll_altpll.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/video_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347282019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347282019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_pll_altpll video_pll:video_pll_component\|altpll:altpll_component\|video_pll_altpll:auto_generated " "Elaborating entity \"video_pll_altpll\" for hierarchy \"video_pll:video_pll_component\|altpll:altpll_component\|video_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347282020 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk PLL_for_DE_Series_Boards 3 6 " "Port \"clk\" on the entity instantiation of \"PLL_for_DE_Series_Boards\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "NIOSII_Test/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1701347283011 "|Main|NIOSII_Test:nios2_core|NIOSII_Test_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1701347283019 "|Main|NIOSII_Test:nios2_core|NIOSII_Test_nios2_gen2_0:nios2_gen2_0|NIOSII_Test_nios2_gen2_0_cpu:cpu|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci|NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_itrace:the_NIOSII_Test_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk PLL_for_DE_Series_Boards 3 6 " "Port \"clk\" on the entity instantiation of \"PLL_for_DE_Series_Boards\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "NIOSII_Test/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1701347283090 "|Main|NIOSII_Test:nios2_core|NIOSII_Test_audio_pll_0:audio_pll_0|altera_up_altpll:audio_pll|altpll:PLL_for_DE_Series_Boards"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1701347283522 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.11.30.13:28:05 Progress: Loading sldec30fe74/alt_sld_fab_wrapper_hw.tcl " "2023.11.30.13:28:05 Progress: Loading sldec30fe74/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347285969 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347287422 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347287581 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347288398 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347288500 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347288615 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347288739 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347288741 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347288742 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1701347292989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldec30fe74/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldec30fe74/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldec30fe74/alt_sld_fab.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/ip/sldec30fe74/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347293124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347293124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldec30fe74/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldec30fe74/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldec30fe74/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/ip/sldec30fe74/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347293185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347293185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldec30fe74/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldec30fe74/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldec30fe74/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/ip/sldec30fe74/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347293186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347293186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldec30fe74/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldec30fe74/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldec30fe74/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/ip/sldec30fe74/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347293224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347293224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldec30fe74/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldec30fe74/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldec30fe74/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/ip/sldec30fe74/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347293279 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldec30fe74/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/ip/sldec30fe74/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347293279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347293279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldec30fe74/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldec30fe74/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldec30fe74/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/ip/sldec30fe74/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347293321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347293321 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701347296403 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701347296403 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701347296403 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1701347296403 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347296421 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347296421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347296421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347296421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347296421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347296421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347296421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347296421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347296421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347296421 ""}  } { { "altera_mult_add_rtl.v" "" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701347296421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/mult_jp01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347296444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347296444 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347296451 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"NIOSII_Test:nios2_core\|NIOSII_Test_nios2_gen2_0:nios2_gen2_0\|NIOSII_Test_nios2_gen2_0_cpu:cpu\|NIOSII_Test_nios2_gen2_0_cpu_mult_cell:the_NIOSII_Test_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347296451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347296451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347296451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347296451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347296451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347296451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347296451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347296451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701347296451 ""}  } { { "altera_mult_add_rtl.v" "" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701347296451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/mult_j011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701347296474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347296474 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "sdram_wire_ba 1 " "Ignored assignment(s) for \"sdram_wire_ba\[1\]\" because \"sdram_wire_ba\" is not a bus or array" {  } { { "Main.vhd" "sdram_wire_ba" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/Main.vhd" 15 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1701347296795 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1701347296921 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1701347296921 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1701347296956 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1701347296956 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1701347296956 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1701347296956 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1701347296956 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1701347296969 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "NIOSII_Test/synthesis/submodules/NIOSII_Test_new_sdram_controller_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_new_sdram_controller_0.v" 442 -1 0 } } { "vga_controller.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/vga_controller.vhd" 43 -1 0 } } { "NIOSII_Test/synthesis/submodules/NIOSII_Test_new_sdram_controller_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_new_sdram_controller_0.v" 356 -1 0 } } { "NIOSII_Test/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "NIOSII_Test/synthesis/submodules/NIOSII_Test_new_sdram_controller_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_new_sdram_controller_0.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "NIOSII_Test/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" 352 -1 0 } } { "NIOSII_Test/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 7651 -1 0 } } { "NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_jtag_uart_0.v" 398 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 2618 -1 0 } } { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 5903 -1 0 } } { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 7660 -1 0 } } { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 4045 -1 0 } } { "NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_nios2_gen2_0_cpu.v" 5822 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1701347297077 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1701347297078 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_wire_cke VCC " "Pin \"sdram_wire_cke\" is stuck at VCC" {  } { { "Main.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/Main.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701347298248 "|Main|sdram_wire_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/Main.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701347298248 "|Main|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/Main.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701347298248 "|Main|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/Main.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701347298248 "|Main|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/Main.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701347298248 "|Main|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/Main.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701347298248 "|Main|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/Main.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701347298248 "|Main|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/Main.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701347298248 "|Main|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/Main.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701347298248 "|Main|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK VCC " "Pin \"VGA_BLANK\" is stuck at VCC" {  } { { "Main.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/Main.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701347298248 "|Main|VGA_BLANK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "Main.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/Main.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701347298248 "|Main|VGA_SYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/Main.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701347298248 "|Main|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/Main.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701347298248 "|Main|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/Main.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701347298248 "|Main|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/Main.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701347298248 "|Main|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/Main.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701347298248 "|Main|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/Main.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701347298248 "|Main|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/Main.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701347298248 "|Main|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/Main.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701347298248 "|Main|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/Main.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701347298248 "|Main|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/Main.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701347298248 "|Main|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/Main.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701347298248 "|Main|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/Main.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701347298248 "|Main|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/Main.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701347298248 "|Main|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/Main.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701347298248 "|Main|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/Main.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701347298248 "|Main|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/Main.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701347298248 "|Main|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/Main.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701347298248 "|Main|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/Main.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701347298248 "|Main|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/Main.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701347298248 "|Main|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/Main.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701347298248 "|Main|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/Main.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701347298248 "|Main|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/Main.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701347298248 "|Main|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/Main.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701347298248 "|Main|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/Main.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701347298248 "|Main|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/Main.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701347298248 "|Main|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/Main.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701347298248 "|Main|LEDG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701347298248 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347298501 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_controller:vga\|column\[31\] Low " "Register vga_controller:vga\|column\[31\] will power up to Low" {  } { { "vga_controller.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/vga_controller.vhd" 65 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1701347298599 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1701347298599 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "38 " "38 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701347301656 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347301878 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/output_files/Main.map.smsg " "Generated suppressed messages file /home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/output_files/Main.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347302281 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 3 0 0 " "Adding 3 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701347304567 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701347304567 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "NIOSII_Test:nios2_core\|NIOSII_Test_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"NIOSII_Test:nios2_core\|NIOSII_Test_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/altpll_3lb2.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/altpll_3lb2.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "NIOSII_Test/synthesis/submodules/altera_up_altpll.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_up_altpll.v" 140 0 0 } } { "NIOSII_Test/synthesis/submodules/NIOSII_Test_sys_sdram_pll_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_sys_sdram_pll_0.v" 35 0 0 } } { "NIOSII_Test/synthesis/NIOSII_Test.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/NIOSII_Test.vhd" 624 0 0 } } { "Main.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/Main.vhd" 97 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1701347304723 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "NIOSII_Test:nios2_core\|NIOSII_Test_audio_pll_0:audio_pll_0\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_dkb2:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"NIOSII_Test:nios2_core\|NIOSII_Test_audio_pll_0:audio_pll_0\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_dkb2:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/altpll_dkb2.tdf" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/db/altpll_dkb2.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "/home/jaschutte/Applications/Quartus/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "NIOSII_Test/synthesis/submodules/altera_up_altpll.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/altera_up_altpll.v" 140 0 0 } } { "NIOSII_Test/synthesis/submodules/NIOSII_Test_audio_pll_0.v" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/submodules/NIOSII_Test_audio_pll_0.v" 34 0 0 } } { "NIOSII_Test/synthesis/NIOSII_Test.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/NIOSII_Test/synthesis/NIOSII_Test.vhd" 531 0 0 } } { "Main.vhd" "" { Text "/home/jaschutte/Documents/School/VHDL/VoiceGame_VHDL/Main.vhd" 97 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1701347304730 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6229 " "Implemented 6229 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701347304976 ""} { "Info" "ICUT_CUT_TM_OPINS" "79 " "Implemented 79 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701347304976 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1701347304976 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5407 " "Implemented 5407 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701347304976 ""} { "Info" "ICUT_CUT_TM_RAMS" "693 " "Implemented 693 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1701347304976 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1701347304976 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1701347304976 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701347304976 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1227 " "Peak virtual memory: 1227 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701347305014 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 13:28:25 2023 " "Processing ended: Thu Nov 30 13:28:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701347305014 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701347305014 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:22 " "Total CPU time (on all processors): 00:01:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701347305014 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701347305014 ""}
