// Seed: 3904213038
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  output id_2;
  inout id_1;
  logic id_3;
  initial id_1 <= id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout id_5;
  output id_4;
  inout id_3;
  output id_2;
  input id_1;
  logic id_5, id_6;
  logic id_7;
  type_12(
      id_3 && id_5, id_5
  );
  logic id_8;
  logic id_9;
endmodule
