# RISCV-Pipelined-CPU
A simple CPU supporting multiple basic instructions, with a branch predictor. Implemented with Verilog.
Lab work in Computer Architecture 2023 Spring, NTU.
