# compile vhdl design source files
vhdl xil_defaultlib  "../../../project_1.srcs/sources_1/imports/new/lab3_2_3.vhd"
vhdl xil_defaultlib  "../../../project_1.srcs/sources_1/new/lab3_4_1.vhd"
vhdl xil_defaultlib  "../../../project_1.srcs/sim_1/imports/new/lab3_2_1_tb.vhd"

# Do not sort compile order
nosort
