vendor_name = ModelSim
source_file = 1, /home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW3/ej6/ej6a/ej6a.vhd
source_file = 1, /home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW3/ej6/ej6a/Waveform.vwf
source_file = 1, /home/agustinsilva447/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/agustinsilva447/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/agustinsilva447/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/agustinsilva447/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW3/ej6/ej6a/db/ej6a.cbx.xml
design_name = hard_block
design_name = ej6a
instance = comp, \salida[0]~output\, salida[0]~output, ej6a, 1
instance = comp, \salida[1]~output\, salida[1]~output, ej6a, 1
instance = comp, \salida[2]~output\, salida[2]~output, ej6a, 1
instance = comp, \salida[3]~output\, salida[3]~output, ej6a, 1
instance = comp, \clk~input\, clk~input, ej6a, 1
instance = comp, \clk~inputclkctrl\, clk~inputclkctrl, ej6a, 1
instance = comp, \cuenta[0]~3\, cuenta[0]~3, ej6a, 1
instance = comp, \areset~input\, areset~input, ej6a, 1
instance = comp, \areset~inputclkctrl\, areset~inputclkctrl, ej6a, 1
instance = comp, \cuenta[0]\, cuenta[0], ej6a, 1
instance = comp, \cuenta[1]~0\, cuenta[1]~0, ej6a, 1
instance = comp, \cuenta[1]\, cuenta[1], ej6a, 1
instance = comp, \cuenta[2]~1\, cuenta[2]~1, ej6a, 1
instance = comp, \cuenta[2]\, cuenta[2], ej6a, 1
instance = comp, \cuenta[3]~2\, cuenta[3]~2, ej6a, 1
instance = comp, \cuenta[3]\, cuenta[3], ej6a, 1
