<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ar5211reg.h source code [netbsd/sys/external/isc/atheros_hal/dist/ar5211/ar5211reg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/external/isc/atheros_hal/dist/ar5211/ar5211reg.h'; var root_path = '../../../../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../../..'>netbsd</a>/<a href='../../../../..'>sys</a>/<a href='../../../..'>external</a>/<a href='../../..'>isc</a>/<a href='../..'>atheros_hal</a>/<a href='..'>dist</a>/<a href='./'>ar5211</a>/<a href='ar5211reg.h.html'>ar5211reg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright (c) 2002-2008 Sam Leffler, Errno Consulting</i></td></tr>
<tr><th id="3">3</th><td><i> * Copyright (c) 2002-2006 Atheros Communications, Inc.</i></td></tr>
<tr><th id="4">4</th><td><i> *</i></td></tr>
<tr><th id="5">5</th><td><i> * Permission to use, copy, modify, and/or distribute this software for any</i></td></tr>
<tr><th id="6">6</th><td><i> * purpose with or without fee is hereby granted, provided that the above</i></td></tr>
<tr><th id="7">7</th><td><i> * copyright notice and this permission notice appear in all copies.</i></td></tr>
<tr><th id="8">8</th><td><i> *</i></td></tr>
<tr><th id="9">9</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES</i></td></tr>
<tr><th id="10">10</th><td><i> * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF</i></td></tr>
<tr><th id="11">11</th><td><i> * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR</i></td></tr>
<tr><th id="12">12</th><td><i> * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES</i></td></tr>
<tr><th id="13">13</th><td><i> * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN</i></td></tr>
<tr><th id="14">14</th><td><i> * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF</i></td></tr>
<tr><th id="15">15</th><td><i> * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.</i></td></tr>
<tr><th id="16">16</th><td><i> *</i></td></tr>
<tr><th id="17">17</th><td><i> * $Id: ar5211reg.h,v 1.2 2011/05/30 13:58:24 joerg Exp $</i></td></tr>
<tr><th id="18">18</th><td><i> */</i></td></tr>
<tr><th id="19">19</th><td><u>#<span data-ppcond="19">ifndef</span> <span class="macro" data-ref="_M/_DEV_ATH_AR5211REG_H">_DEV_ATH_AR5211REG_H</span></u></td></tr>
<tr><th id="20">20</th><td><u>#define <dfn class="macro" id="_M/_DEV_ATH_AR5211REG_H" data-ref="_M/_DEV_ATH_AR5211REG_H">_DEV_ATH_AR5211REG_H</dfn></u></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><i>/*</i></td></tr>
<tr><th id="23">23</th><td><i> * Definitions for the Atheros AR5211/5311 chipset.</i></td></tr>
<tr><th id="24">24</th><td><i> */</i></td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><i>/*</i></td></tr>
<tr><th id="27">27</th><td><i> * Maui2/Spirit specific registers/fields are indicated by AR5311.</i></td></tr>
<tr><th id="28">28</th><td><i> * Oahu specific registers/fields are indicated by AR5211.</i></td></tr>
<tr><th id="29">29</th><td><i> */</i></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><i>/* DMA Control and Interrupt Registers */</i></td></tr>
<tr><th id="32">32</th><td><u>#define	<dfn class="macro" id="_M/AR_CR" data-ref="_M/AR_CR">AR_CR</dfn>		0x0008		/* control register */</u></td></tr>
<tr><th id="33">33</th><td><u>#define	<dfn class="macro" id="_M/AR_RXDP" data-ref="_M/AR_RXDP">AR_RXDP</dfn>		0x000C		/* receive queue descriptor pointer */</u></td></tr>
<tr><th id="34">34</th><td><u>#define	<dfn class="macro" id="_M/AR_CFG" data-ref="_M/AR_CFG">AR_CFG</dfn>		0x0014		/* configuration and status register */</u></td></tr>
<tr><th id="35">35</th><td><u>#define	<dfn class="macro" id="_M/AR_IER" data-ref="_M/AR_IER">AR_IER</dfn>		0x0024		/* Interrupt enable register */</u></td></tr>
<tr><th id="36">36</th><td><u>#define	<dfn class="macro" id="_M/AR_RTSD0" data-ref="_M/AR_RTSD0">AR_RTSD0</dfn>	0x0028		/* RTS Duration Parameters 0 */</u></td></tr>
<tr><th id="37">37</th><td><u>#define	<dfn class="macro" id="_M/AR_RTSD1" data-ref="_M/AR_RTSD1">AR_RTSD1</dfn>	0x002c		/* RTS Duration Parameters 1 */</u></td></tr>
<tr><th id="38">38</th><td><u>#define	<dfn class="macro" id="_M/AR_TXCFG" data-ref="_M/AR_TXCFG">AR_TXCFG</dfn>	0x0030		/* tx DMA size config register */</u></td></tr>
<tr><th id="39">39</th><td><u>#define	<dfn class="macro" id="_M/AR_RXCFG" data-ref="_M/AR_RXCFG">AR_RXCFG</dfn>	0x0034		/* rx DMA size config register */</u></td></tr>
<tr><th id="40">40</th><td><u>#define	<dfn class="macro" id="_M/AR5211_JUMBO_LAST" data-ref="_M/AR5211_JUMBO_LAST">AR5211_JUMBO_LAST</dfn>	0x0038	/* Jumbo descriptor last address */</u></td></tr>
<tr><th id="41">41</th><td><u>#define	<dfn class="macro" id="_M/AR_MIBC" data-ref="_M/AR_MIBC">AR_MIBC</dfn>		0x0040		/* MIB control register */</u></td></tr>
<tr><th id="42">42</th><td><u>#define	<dfn class="macro" id="_M/AR_TOPS" data-ref="_M/AR_TOPS">AR_TOPS</dfn>		0x0044		/* timeout prescale count */</u></td></tr>
<tr><th id="43">43</th><td><u>#define	<dfn class="macro" id="_M/AR_RXNPTO" data-ref="_M/AR_RXNPTO">AR_RXNPTO</dfn>	0x0048		/* no frame received timeout */</u></td></tr>
<tr><th id="44">44</th><td><u>#define	<dfn class="macro" id="_M/AR_TXNPTO" data-ref="_M/AR_TXNPTO">AR_TXNPTO</dfn>	0x004C		/* no frame trasmitted timeout */</u></td></tr>
<tr><th id="45">45</th><td><u>#define	<dfn class="macro" id="_M/AR_RFGTO" data-ref="_M/AR_RFGTO">AR_RFGTO</dfn>	0x0050		/* receive frame gap timeout */</u></td></tr>
<tr><th id="46">46</th><td><u>#define	<dfn class="macro" id="_M/AR_RFCNT" data-ref="_M/AR_RFCNT">AR_RFCNT</dfn>	0x0054		/* receive frame count limit */</u></td></tr>
<tr><th id="47">47</th><td><u>#define	<dfn class="macro" id="_M/AR_MACMISC" data-ref="_M/AR_MACMISC">AR_MACMISC</dfn>	0x0058		/* miscellaneous control/status */</u></td></tr>
<tr><th id="48">48</th><td><u>#define	<dfn class="macro" id="_M/AR5311_QDCLKGATE" data-ref="_M/AR5311_QDCLKGATE">AR5311_QDCLKGATE</dfn>	0x005c	/* QCU/DCU clock gating control */</u></td></tr>
<tr><th id="49">49</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR" data-ref="_M/AR_ISR">AR_ISR</dfn>		0x0080		/* Primary interrupt status register */</u></td></tr>
<tr><th id="50">50</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_S0" data-ref="_M/AR_ISR_S0">AR_ISR_S0</dfn>	0x0084		/* Secondary interrupt status reg 0 */</u></td></tr>
<tr><th id="51">51</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_S1" data-ref="_M/AR_ISR_S1">AR_ISR_S1</dfn>	0x0088		/* Secondary interrupt status reg 1 */</u></td></tr>
<tr><th id="52">52</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_S2" data-ref="_M/AR_ISR_S2">AR_ISR_S2</dfn>	0x008c		/* Secondary interrupt status reg 2 */</u></td></tr>
<tr><th id="53">53</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_S3" data-ref="_M/AR_ISR_S3">AR_ISR_S3</dfn>	0x0090		/* Secondary interrupt status reg 3 */</u></td></tr>
<tr><th id="54">54</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_S4" data-ref="_M/AR_ISR_S4">AR_ISR_S4</dfn>	0x0094		/* Secondary interrupt status reg 4 */</u></td></tr>
<tr><th id="55">55</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR" data-ref="_M/AR_IMR">AR_IMR</dfn>		0x00a0		/* Primary interrupt mask register */</u></td></tr>
<tr><th id="56">56</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_S0" data-ref="_M/AR_IMR_S0">AR_IMR_S0</dfn>	0x00a4		/* Secondary interrupt mask reg 0 */</u></td></tr>
<tr><th id="57">57</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_S1" data-ref="_M/AR_IMR_S1">AR_IMR_S1</dfn>	0x00a8		/* Secondary interrupt mask reg 1 */</u></td></tr>
<tr><th id="58">58</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_S2" data-ref="_M/AR_IMR_S2">AR_IMR_S2</dfn>	0x00ac		/* Secondary interrupt mask reg 2 */</u></td></tr>
<tr><th id="59">59</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_S3" data-ref="_M/AR_IMR_S3">AR_IMR_S3</dfn>	0x00b0		/* Secondary interrupt mask reg 3 */</u></td></tr>
<tr><th id="60">60</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_S4" data-ref="_M/AR_IMR_S4">AR_IMR_S4</dfn>	0x00b4		/* Secondary interrupt mask reg 4 */</u></td></tr>
<tr><th id="61">61</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_RAC" data-ref="_M/AR_ISR_RAC">AR_ISR_RAC</dfn>	0x00c0		/* Primary interrupt status reg, */</u></td></tr>
<tr><th id="62">62</th><td><i>/* Shadow copies with read-and-clear access */</i></td></tr>
<tr><th id="63">63</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_S0_S" data-ref="_M/AR_ISR_S0_S">AR_ISR_S0_S</dfn>	0x00c4		/* Secondary interrupt status reg 0 */</u></td></tr>
<tr><th id="64">64</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_S1_S" data-ref="_M/AR_ISR_S1_S">AR_ISR_S1_S</dfn>	0x00c8		/* Secondary interrupt status reg 1 */</u></td></tr>
<tr><th id="65">65</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_S2_S" data-ref="_M/AR_ISR_S2_S">AR_ISR_S2_S</dfn>	0x00cc		/* Secondary interrupt status reg 2 */</u></td></tr>
<tr><th id="66">66</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_S3_S" data-ref="_M/AR_ISR_S3_S">AR_ISR_S3_S</dfn>	0x00d0		/* Secondary interrupt status reg 3 */</u></td></tr>
<tr><th id="67">67</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_S4_S" data-ref="_M/AR_ISR_S4_S">AR_ISR_S4_S</dfn>	0x00d4		/* Secondary interrupt status reg 4 */</u></td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><u>#define	<dfn class="macro" id="_M/AR_Q0_TXDP" data-ref="_M/AR_Q0_TXDP">AR_Q0_TXDP</dfn>	0x0800		/* Transmit Queue descriptor pointer */</u></td></tr>
<tr><th id="70">70</th><td><u>#define	<dfn class="macro" id="_M/AR_Q1_TXDP" data-ref="_M/AR_Q1_TXDP">AR_Q1_TXDP</dfn>	0x0804		/* Transmit Queue descriptor pointer */</u></td></tr>
<tr><th id="71">71</th><td><u>#define	<dfn class="macro" id="_M/AR_Q2_TXDP" data-ref="_M/AR_Q2_TXDP">AR_Q2_TXDP</dfn>	0x0808		/* Transmit Queue descriptor pointer */</u></td></tr>
<tr><th id="72">72</th><td><u>#define	<dfn class="macro" id="_M/AR_Q3_TXDP" data-ref="_M/AR_Q3_TXDP">AR_Q3_TXDP</dfn>	0x080c		/* Transmit Queue descriptor pointer */</u></td></tr>
<tr><th id="73">73</th><td><u>#define	<dfn class="macro" id="_M/AR_Q4_TXDP" data-ref="_M/AR_Q4_TXDP">AR_Q4_TXDP</dfn>	0x0810		/* Transmit Queue descriptor pointer */</u></td></tr>
<tr><th id="74">74</th><td><u>#define	<dfn class="macro" id="_M/AR_Q5_TXDP" data-ref="_M/AR_Q5_TXDP">AR_Q5_TXDP</dfn>	0x0814		/* Transmit Queue descriptor pointer */</u></td></tr>
<tr><th id="75">75</th><td><u>#define	<dfn class="macro" id="_M/AR_Q6_TXDP" data-ref="_M/AR_Q6_TXDP">AR_Q6_TXDP</dfn>	0x0818		/* Transmit Queue descriptor pointer */</u></td></tr>
<tr><th id="76">76</th><td><u>#define	<dfn class="macro" id="_M/AR_Q7_TXDP" data-ref="_M/AR_Q7_TXDP">AR_Q7_TXDP</dfn>	0x081c		/* Transmit Queue descriptor pointer */</u></td></tr>
<tr><th id="77">77</th><td><u>#define	<dfn class="macro" id="_M/AR_Q8_TXDP" data-ref="_M/AR_Q8_TXDP">AR_Q8_TXDP</dfn>	0x0820		/* Transmit Queue descriptor pointer */</u></td></tr>
<tr><th id="78">78</th><td><u>#define	<dfn class="macro" id="_M/AR_Q9_TXDP" data-ref="_M/AR_Q9_TXDP">AR_Q9_TXDP</dfn>	0x0824		/* Transmit Queue descriptor pointer */</u></td></tr>
<tr><th id="79">79</th><td><u>#define	<dfn class="macro" id="_M/AR_QTXDP" data-ref="_M/AR_QTXDP">AR_QTXDP</dfn>(i)	(AR_Q0_TXDP + ((i)&lt;&lt;2))</u></td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_TXE" data-ref="_M/AR_Q_TXE">AR_Q_TXE</dfn>	0x0840		/* Transmit Queue enable */</u></td></tr>
<tr><th id="82">82</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_TXD" data-ref="_M/AR_Q_TXD">AR_Q_TXD</dfn>	0x0880		/* Transmit Queue disable */</u></td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td><u>#define	<dfn class="macro" id="_M/AR_Q0_CBRCFG" data-ref="_M/AR_Q0_CBRCFG">AR_Q0_CBRCFG</dfn>	0x08c0		/* CBR configuration */</u></td></tr>
<tr><th id="85">85</th><td><u>#define	<dfn class="macro" id="_M/AR_Q1_CBRCFG" data-ref="_M/AR_Q1_CBRCFG">AR_Q1_CBRCFG</dfn>	0x08c4		/* CBR configuration */</u></td></tr>
<tr><th id="86">86</th><td><u>#define	<dfn class="macro" id="_M/AR_Q2_CBRCFG" data-ref="_M/AR_Q2_CBRCFG">AR_Q2_CBRCFG</dfn>	0x08c8		/* CBR configuration */</u></td></tr>
<tr><th id="87">87</th><td><u>#define	<dfn class="macro" id="_M/AR_Q3_CBRCFG" data-ref="_M/AR_Q3_CBRCFG">AR_Q3_CBRCFG</dfn>	0x08cc		/* CBR configuration */</u></td></tr>
<tr><th id="88">88</th><td><u>#define	<dfn class="macro" id="_M/AR_Q4_CBRCFG" data-ref="_M/AR_Q4_CBRCFG">AR_Q4_CBRCFG</dfn>	0x08d0		/* CBR configuration */</u></td></tr>
<tr><th id="89">89</th><td><u>#define	<dfn class="macro" id="_M/AR_Q5_CBRCFG" data-ref="_M/AR_Q5_CBRCFG">AR_Q5_CBRCFG</dfn>	0x08d4		/* CBR configuration */</u></td></tr>
<tr><th id="90">90</th><td><u>#define	<dfn class="macro" id="_M/AR_Q6_CBRCFG" data-ref="_M/AR_Q6_CBRCFG">AR_Q6_CBRCFG</dfn>	0x08d8		/* CBR configuration */</u></td></tr>
<tr><th id="91">91</th><td><u>#define	<dfn class="macro" id="_M/AR_Q7_CBRCFG" data-ref="_M/AR_Q7_CBRCFG">AR_Q7_CBRCFG</dfn>	0x08dc		/* CBR configuration */</u></td></tr>
<tr><th id="92">92</th><td><u>#define	<dfn class="macro" id="_M/AR_Q8_CBRCFG" data-ref="_M/AR_Q8_CBRCFG">AR_Q8_CBRCFG</dfn>	0x08e0		/* CBR configuration */</u></td></tr>
<tr><th id="93">93</th><td><u>#define	<dfn class="macro" id="_M/AR_Q9_CBRCFG" data-ref="_M/AR_Q9_CBRCFG">AR_Q9_CBRCFG</dfn>	0x08e4		/* CBR configuration */</u></td></tr>
<tr><th id="94">94</th><td><u>#define	<dfn class="macro" id="_M/AR_QCBRCFG" data-ref="_M/AR_QCBRCFG">AR_QCBRCFG</dfn>(i)	(AR_Q0_CBRCFG + ((i)&lt;&lt;2))</u></td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td><u>#define	<dfn class="macro" id="_M/AR_Q0_RDYTIMECFG" data-ref="_M/AR_Q0_RDYTIMECFG">AR_Q0_RDYTIMECFG</dfn>	0x0900	/* ReadyTime configuration */</u></td></tr>
<tr><th id="97">97</th><td><u>#define	<dfn class="macro" id="_M/AR_Q1_RDYTIMECFG" data-ref="_M/AR_Q1_RDYTIMECFG">AR_Q1_RDYTIMECFG</dfn>	0x0904	/* ReadyTime configuration */</u></td></tr>
<tr><th id="98">98</th><td><u>#define	<dfn class="macro" id="_M/AR_Q2_RDYTIMECFG" data-ref="_M/AR_Q2_RDYTIMECFG">AR_Q2_RDYTIMECFG</dfn>	0x0908	/* ReadyTime configuration */</u></td></tr>
<tr><th id="99">99</th><td><u>#define	<dfn class="macro" id="_M/AR_Q3_RDYTIMECFG" data-ref="_M/AR_Q3_RDYTIMECFG">AR_Q3_RDYTIMECFG</dfn>	0x090c	/* ReadyTime configuration */</u></td></tr>
<tr><th id="100">100</th><td><u>#define	<dfn class="macro" id="_M/AR_Q4_RDYTIMECFG" data-ref="_M/AR_Q4_RDYTIMECFG">AR_Q4_RDYTIMECFG</dfn>	0x0910	/* ReadyTime configuration */</u></td></tr>
<tr><th id="101">101</th><td><u>#define	<dfn class="macro" id="_M/AR_Q5_RDYTIMECFG" data-ref="_M/AR_Q5_RDYTIMECFG">AR_Q5_RDYTIMECFG</dfn>	0x0914	/* ReadyTime configuration */</u></td></tr>
<tr><th id="102">102</th><td><u>#define	<dfn class="macro" id="_M/AR_Q6_RDYTIMECFG" data-ref="_M/AR_Q6_RDYTIMECFG">AR_Q6_RDYTIMECFG</dfn>	0x0918	/* ReadyTime configuration */</u></td></tr>
<tr><th id="103">103</th><td><u>#define	<dfn class="macro" id="_M/AR_Q7_RDYTIMECFG" data-ref="_M/AR_Q7_RDYTIMECFG">AR_Q7_RDYTIMECFG</dfn>	0x091c	/* ReadyTime configuration */</u></td></tr>
<tr><th id="104">104</th><td><u>#define	<dfn class="macro" id="_M/AR_Q8_RDYTIMECFG" data-ref="_M/AR_Q8_RDYTIMECFG">AR_Q8_RDYTIMECFG</dfn>	0x0920	/* ReadyTime configuration */</u></td></tr>
<tr><th id="105">105</th><td><u>#define	<dfn class="macro" id="_M/AR_Q9_RDYTIMECFG" data-ref="_M/AR_Q9_RDYTIMECFG">AR_Q9_RDYTIMECFG</dfn>	0x0924	/* ReadyTime configuration */</u></td></tr>
<tr><th id="106">106</th><td><u>#define	<dfn class="macro" id="_M/AR_QRDYTIMECFG" data-ref="_M/AR_QRDYTIMECFG">AR_QRDYTIMECFG</dfn>(i)	(AR_Q0_RDYTIMECFG + ((i)&lt;&lt;2))</u></td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_ONESHOTARM_SC" data-ref="_M/AR_Q_ONESHOTARM_SC">AR_Q_ONESHOTARM_SC</dfn>	0x0940	/* OneShotArm set control */</u></td></tr>
<tr><th id="109">109</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_ONESHOTARM_CC" data-ref="_M/AR_Q_ONESHOTARM_CC">AR_Q_ONESHOTARM_CC</dfn>	0x0980	/* OneShotArm clear control */</u></td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td><u>#define	<dfn class="macro" id="_M/AR_Q0_MISC" data-ref="_M/AR_Q0_MISC">AR_Q0_MISC</dfn>	0x09c0		/* Miscellaneous QCU settings */</u></td></tr>
<tr><th id="112">112</th><td><u>#define	<dfn class="macro" id="_M/AR_Q1_MISC" data-ref="_M/AR_Q1_MISC">AR_Q1_MISC</dfn>	0x09c4		/* Miscellaneous QCU settings */</u></td></tr>
<tr><th id="113">113</th><td><u>#define	<dfn class="macro" id="_M/AR_Q2_MISC" data-ref="_M/AR_Q2_MISC">AR_Q2_MISC</dfn>	0x09c8		/* Miscellaneous QCU settings */</u></td></tr>
<tr><th id="114">114</th><td><u>#define	<dfn class="macro" id="_M/AR_Q3_MISC" data-ref="_M/AR_Q3_MISC">AR_Q3_MISC</dfn>	0x09cc		/* Miscellaneous QCU settings */</u></td></tr>
<tr><th id="115">115</th><td><u>#define	<dfn class="macro" id="_M/AR_Q4_MISC" data-ref="_M/AR_Q4_MISC">AR_Q4_MISC</dfn>	0x09d0		/* Miscellaneous QCU settings */</u></td></tr>
<tr><th id="116">116</th><td><u>#define	<dfn class="macro" id="_M/AR_Q5_MISC" data-ref="_M/AR_Q5_MISC">AR_Q5_MISC</dfn>	0x09d4		/* Miscellaneous QCU settings */</u></td></tr>
<tr><th id="117">117</th><td><u>#define	<dfn class="macro" id="_M/AR_Q6_MISC" data-ref="_M/AR_Q6_MISC">AR_Q6_MISC</dfn>	0x09d8		/* Miscellaneous QCU settings */</u></td></tr>
<tr><th id="118">118</th><td><u>#define	<dfn class="macro" id="_M/AR_Q7_MISC" data-ref="_M/AR_Q7_MISC">AR_Q7_MISC</dfn>	0x09dc		/* Miscellaneous QCU settings */</u></td></tr>
<tr><th id="119">119</th><td><u>#define	<dfn class="macro" id="_M/AR_Q8_MISC" data-ref="_M/AR_Q8_MISC">AR_Q8_MISC</dfn>	0x09e0		/* Miscellaneous QCU settings */</u></td></tr>
<tr><th id="120">120</th><td><u>#define	<dfn class="macro" id="_M/AR_Q9_MISC" data-ref="_M/AR_Q9_MISC">AR_Q9_MISC</dfn>	0x09e4		/* Miscellaneous QCU settings */</u></td></tr>
<tr><th id="121">121</th><td><u>#define	<dfn class="macro" id="_M/AR_QMISC" data-ref="_M/AR_QMISC">AR_QMISC</dfn>(i)	(AR_Q0_MISC + ((i)&lt;&lt;2))</u></td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td><u>#define	<dfn class="macro" id="_M/AR_Q0_STS" data-ref="_M/AR_Q0_STS">AR_Q0_STS</dfn>	0x0a00		/* Miscellaneous QCU status */</u></td></tr>
<tr><th id="124">124</th><td><u>#define	<dfn class="macro" id="_M/AR_Q1_STS" data-ref="_M/AR_Q1_STS">AR_Q1_STS</dfn>	0x0a04		/* Miscellaneous QCU status */</u></td></tr>
<tr><th id="125">125</th><td><u>#define	<dfn class="macro" id="_M/AR_Q2_STS" data-ref="_M/AR_Q2_STS">AR_Q2_STS</dfn>	0x0a08		/* Miscellaneous QCU status */</u></td></tr>
<tr><th id="126">126</th><td><u>#define	<dfn class="macro" id="_M/AR_Q3_STS" data-ref="_M/AR_Q3_STS">AR_Q3_STS</dfn>	0x0a0c		/* Miscellaneous QCU status */</u></td></tr>
<tr><th id="127">127</th><td><u>#define	<dfn class="macro" id="_M/AR_Q4_STS" data-ref="_M/AR_Q4_STS">AR_Q4_STS</dfn>	0x0a10		/* Miscellaneous QCU status */</u></td></tr>
<tr><th id="128">128</th><td><u>#define	<dfn class="macro" id="_M/AR_Q5_STS" data-ref="_M/AR_Q5_STS">AR_Q5_STS</dfn>	0x0a14		/* Miscellaneous QCU status */</u></td></tr>
<tr><th id="129">129</th><td><u>#define	<dfn class="macro" id="_M/AR_Q6_STS" data-ref="_M/AR_Q6_STS">AR_Q6_STS</dfn>	0x0a18		/* Miscellaneous QCU status */</u></td></tr>
<tr><th id="130">130</th><td><u>#define	<dfn class="macro" id="_M/AR_Q7_STS" data-ref="_M/AR_Q7_STS">AR_Q7_STS</dfn>	0x0a1c		/* Miscellaneous QCU status */</u></td></tr>
<tr><th id="131">131</th><td><u>#define	<dfn class="macro" id="_M/AR_Q8_STS" data-ref="_M/AR_Q8_STS">AR_Q8_STS</dfn>	0x0a20		/* Miscellaneous QCU status */</u></td></tr>
<tr><th id="132">132</th><td><u>#define	<dfn class="macro" id="_M/AR_Q9_STS" data-ref="_M/AR_Q9_STS">AR_Q9_STS</dfn>	0x0a24		/* Miscellaneous QCU status */</u></td></tr>
<tr><th id="133">133</th><td><u>#define	<dfn class="macro" id="_M/AR_QSTS" data-ref="_M/AR_QSTS">AR_QSTS</dfn>(i)	(AR_Q0_STS + ((i)&lt;&lt;2))</u></td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_RDYTIMESHDN" data-ref="_M/AR_Q_RDYTIMESHDN">AR_Q_RDYTIMESHDN</dfn>	0x0a40	/* ReadyTimeShutdown status */</u></td></tr>
<tr><th id="136">136</th><td><u>#define	<dfn class="macro" id="_M/AR_D0_QCUMASK" data-ref="_M/AR_D0_QCUMASK">AR_D0_QCUMASK</dfn>	0x1000		/* QCU Mask */</u></td></tr>
<tr><th id="137">137</th><td><u>#define	<dfn class="macro" id="_M/AR_D1_QCUMASK" data-ref="_M/AR_D1_QCUMASK">AR_D1_QCUMASK</dfn>	0x1004		/* QCU Mask */</u></td></tr>
<tr><th id="138">138</th><td><u>#define	<dfn class="macro" id="_M/AR_D2_QCUMASK" data-ref="_M/AR_D2_QCUMASK">AR_D2_QCUMASK</dfn>	0x1008		/* QCU Mask */</u></td></tr>
<tr><th id="139">139</th><td><u>#define	<dfn class="macro" id="_M/AR_D3_QCUMASK" data-ref="_M/AR_D3_QCUMASK">AR_D3_QCUMASK</dfn>	0x100c		/* QCU Mask */</u></td></tr>
<tr><th id="140">140</th><td><u>#define	<dfn class="macro" id="_M/AR_D4_QCUMASK" data-ref="_M/AR_D4_QCUMASK">AR_D4_QCUMASK</dfn>	0x1010		/* QCU Mask */</u></td></tr>
<tr><th id="141">141</th><td><u>#define	<dfn class="macro" id="_M/AR_D5_QCUMASK" data-ref="_M/AR_D5_QCUMASK">AR_D5_QCUMASK</dfn>	0x1014		/* QCU Mask */</u></td></tr>
<tr><th id="142">142</th><td><u>#define	<dfn class="macro" id="_M/AR_D6_QCUMASK" data-ref="_M/AR_D6_QCUMASK">AR_D6_QCUMASK</dfn>	0x1018		/* QCU Mask */</u></td></tr>
<tr><th id="143">143</th><td><u>#define	<dfn class="macro" id="_M/AR_D7_QCUMASK" data-ref="_M/AR_D7_QCUMASK">AR_D7_QCUMASK</dfn>	0x101c		/* QCU Mask */</u></td></tr>
<tr><th id="144">144</th><td><u>#define	<dfn class="macro" id="_M/AR_D8_QCUMASK" data-ref="_M/AR_D8_QCUMASK">AR_D8_QCUMASK</dfn>	0x1020		/* QCU Mask */</u></td></tr>
<tr><th id="145">145</th><td><u>#define	<dfn class="macro" id="_M/AR_D9_QCUMASK" data-ref="_M/AR_D9_QCUMASK">AR_D9_QCUMASK</dfn>	0x1024		/* QCU Mask */</u></td></tr>
<tr><th id="146">146</th><td><u>#define	<dfn class="macro" id="_M/AR_DQCUMASK" data-ref="_M/AR_DQCUMASK">AR_DQCUMASK</dfn>(i)	(AR_D0_QCUMASK + ((i)&lt;&lt;2))</u></td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td><u>#define	<dfn class="macro" id="_M/AR_D0_LCL_IFS" data-ref="_M/AR_D0_LCL_IFS">AR_D0_LCL_IFS</dfn>	0x1040		/* DCU-specific IFS settings */</u></td></tr>
<tr><th id="149">149</th><td><u>#define	<dfn class="macro" id="_M/AR_D1_LCL_IFS" data-ref="_M/AR_D1_LCL_IFS">AR_D1_LCL_IFS</dfn>	0x1044		/* DCU-specific IFS settings */</u></td></tr>
<tr><th id="150">150</th><td><u>#define	<dfn class="macro" id="_M/AR_D2_LCL_IFS" data-ref="_M/AR_D2_LCL_IFS">AR_D2_LCL_IFS</dfn>	0x1048		/* DCU-specific IFS settings */</u></td></tr>
<tr><th id="151">151</th><td><u>#define	<dfn class="macro" id="_M/AR_D3_LCL_IFS" data-ref="_M/AR_D3_LCL_IFS">AR_D3_LCL_IFS</dfn>	0x104c		/* DCU-specific IFS settings */</u></td></tr>
<tr><th id="152">152</th><td><u>#define	<dfn class="macro" id="_M/AR_D4_LCL_IFS" data-ref="_M/AR_D4_LCL_IFS">AR_D4_LCL_IFS</dfn>	0x1050		/* DCU-specific IFS settings */</u></td></tr>
<tr><th id="153">153</th><td><u>#define	<dfn class="macro" id="_M/AR_D5_LCL_IFS" data-ref="_M/AR_D5_LCL_IFS">AR_D5_LCL_IFS</dfn>	0x1054		/* DCU-specific IFS settings */</u></td></tr>
<tr><th id="154">154</th><td><u>#define	<dfn class="macro" id="_M/AR_D6_LCL_IFS" data-ref="_M/AR_D6_LCL_IFS">AR_D6_LCL_IFS</dfn>	0x1058		/* DCU-specific IFS settings */</u></td></tr>
<tr><th id="155">155</th><td><u>#define	<dfn class="macro" id="_M/AR_D7_LCL_IFS" data-ref="_M/AR_D7_LCL_IFS">AR_D7_LCL_IFS</dfn>	0x105c		/* DCU-specific IFS settings */</u></td></tr>
<tr><th id="156">156</th><td><u>#define	<dfn class="macro" id="_M/AR_D8_LCL_IFS" data-ref="_M/AR_D8_LCL_IFS">AR_D8_LCL_IFS</dfn>	0x1060		/* DCU-specific IFS settings */</u></td></tr>
<tr><th id="157">157</th><td><u>#define	<dfn class="macro" id="_M/AR_D9_LCL_IFS" data-ref="_M/AR_D9_LCL_IFS">AR_D9_LCL_IFS</dfn>	0x1064		/* DCU-specific IFS settings */</u></td></tr>
<tr><th id="158">158</th><td><u>#define	<dfn class="macro" id="_M/AR_DLCL_IFS" data-ref="_M/AR_DLCL_IFS">AR_DLCL_IFS</dfn>(i)	(AR_D0_LCL_IFS + ((i)&lt;&lt;2))</u></td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td><u>#define	<dfn class="macro" id="_M/AR_D0_RETRY_LIMIT" data-ref="_M/AR_D0_RETRY_LIMIT">AR_D0_RETRY_LIMIT</dfn>	0x1080	/* Retry limits */</u></td></tr>
<tr><th id="161">161</th><td><u>#define	<dfn class="macro" id="_M/AR_D1_RETRY_LIMIT" data-ref="_M/AR_D1_RETRY_LIMIT">AR_D1_RETRY_LIMIT</dfn>	0x1084	/* Retry limits */</u></td></tr>
<tr><th id="162">162</th><td><u>#define	<dfn class="macro" id="_M/AR_D2_RETRY_LIMIT" data-ref="_M/AR_D2_RETRY_LIMIT">AR_D2_RETRY_LIMIT</dfn>	0x1088	/* Retry limits */</u></td></tr>
<tr><th id="163">163</th><td><u>#define	<dfn class="macro" id="_M/AR_D3_RETRY_LIMIT" data-ref="_M/AR_D3_RETRY_LIMIT">AR_D3_RETRY_LIMIT</dfn>	0x108c	/* Retry limits */</u></td></tr>
<tr><th id="164">164</th><td><u>#define	<dfn class="macro" id="_M/AR_D4_RETRY_LIMIT" data-ref="_M/AR_D4_RETRY_LIMIT">AR_D4_RETRY_LIMIT</dfn>	0x1090	/* Retry limits */</u></td></tr>
<tr><th id="165">165</th><td><u>#define	<dfn class="macro" id="_M/AR_D5_RETRY_LIMIT" data-ref="_M/AR_D5_RETRY_LIMIT">AR_D5_RETRY_LIMIT</dfn>	0x1094	/* Retry limits */</u></td></tr>
<tr><th id="166">166</th><td><u>#define	<dfn class="macro" id="_M/AR_D6_RETRY_LIMIT" data-ref="_M/AR_D6_RETRY_LIMIT">AR_D6_RETRY_LIMIT</dfn>	0x1098	/* Retry limits */</u></td></tr>
<tr><th id="167">167</th><td><u>#define	<dfn class="macro" id="_M/AR_D7_RETRY_LIMIT" data-ref="_M/AR_D7_RETRY_LIMIT">AR_D7_RETRY_LIMIT</dfn>	0x109c	/* Retry limits */</u></td></tr>
<tr><th id="168">168</th><td><u>#define	<dfn class="macro" id="_M/AR_D8_RETRY_LIMIT" data-ref="_M/AR_D8_RETRY_LIMIT">AR_D8_RETRY_LIMIT</dfn>	0x10a0	/* Retry limits */</u></td></tr>
<tr><th id="169">169</th><td><u>#define	<dfn class="macro" id="_M/AR_D9_RETRY_LIMIT" data-ref="_M/AR_D9_RETRY_LIMIT">AR_D9_RETRY_LIMIT</dfn>	0x10a4	/* Retry limits */</u></td></tr>
<tr><th id="170">170</th><td><u>#define	<dfn class="macro" id="_M/AR_DRETRY_LIMIT" data-ref="_M/AR_DRETRY_LIMIT">AR_DRETRY_LIMIT</dfn>(i)	(AR_D0_RETRY_LIMIT + ((i)&lt;&lt;2))</u></td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td><u>#define	<dfn class="macro" id="_M/AR_D0_CHNTIME" data-ref="_M/AR_D0_CHNTIME">AR_D0_CHNTIME</dfn>	0x10c0		/* ChannelTime settings */</u></td></tr>
<tr><th id="173">173</th><td><u>#define	<dfn class="macro" id="_M/AR_D1_CHNTIME" data-ref="_M/AR_D1_CHNTIME">AR_D1_CHNTIME</dfn>	0x10c4		/* ChannelTime settings */</u></td></tr>
<tr><th id="174">174</th><td><u>#define	<dfn class="macro" id="_M/AR_D2_CHNTIME" data-ref="_M/AR_D2_CHNTIME">AR_D2_CHNTIME</dfn>	0x10c8		/* ChannelTime settings */</u></td></tr>
<tr><th id="175">175</th><td><u>#define	<dfn class="macro" id="_M/AR_D3_CHNTIME" data-ref="_M/AR_D3_CHNTIME">AR_D3_CHNTIME</dfn>	0x10cc		/* ChannelTime settings */</u></td></tr>
<tr><th id="176">176</th><td><u>#define	<dfn class="macro" id="_M/AR_D4_CHNTIME" data-ref="_M/AR_D4_CHNTIME">AR_D4_CHNTIME</dfn>	0x10d0		/* ChannelTime settings */</u></td></tr>
<tr><th id="177">177</th><td><u>#define	<dfn class="macro" id="_M/AR_D5_CHNTIME" data-ref="_M/AR_D5_CHNTIME">AR_D5_CHNTIME</dfn>	0x10d4		/* ChannelTime settings */</u></td></tr>
<tr><th id="178">178</th><td><u>#define	<dfn class="macro" id="_M/AR_D6_CHNTIME" data-ref="_M/AR_D6_CHNTIME">AR_D6_CHNTIME</dfn>	0x10d8		/* ChannelTime settings */</u></td></tr>
<tr><th id="179">179</th><td><u>#define	<dfn class="macro" id="_M/AR_D7_CHNTIME" data-ref="_M/AR_D7_CHNTIME">AR_D7_CHNTIME</dfn>	0x10dc		/* ChannelTime settings */</u></td></tr>
<tr><th id="180">180</th><td><u>#define	<dfn class="macro" id="_M/AR_D8_CHNTIME" data-ref="_M/AR_D8_CHNTIME">AR_D8_CHNTIME</dfn>	0x10e0		/* ChannelTime settings */</u></td></tr>
<tr><th id="181">181</th><td><u>#define	<dfn class="macro" id="_M/AR_D9_CHNTIME" data-ref="_M/AR_D9_CHNTIME">AR_D9_CHNTIME</dfn>	0x10e4		/* ChannelTime settings */</u></td></tr>
<tr><th id="182">182</th><td><u>#define	<dfn class="macro" id="_M/AR_DCHNTIME" data-ref="_M/AR_DCHNTIME">AR_DCHNTIME</dfn>(i)	(AR_D0_CHNTIME + ((i)&lt;&lt;2))</u></td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td><u>#define	<dfn class="macro" id="_M/AR_D0_MISC" data-ref="_M/AR_D0_MISC">AR_D0_MISC</dfn>	0x1100		/* Misc DCU-specific settings */</u></td></tr>
<tr><th id="185">185</th><td><u>#define	<dfn class="macro" id="_M/AR_D1_MISC" data-ref="_M/AR_D1_MISC">AR_D1_MISC</dfn>	0x1104		/* Misc DCU-specific settings */</u></td></tr>
<tr><th id="186">186</th><td><u>#define	<dfn class="macro" id="_M/AR_D2_MISC" data-ref="_M/AR_D2_MISC">AR_D2_MISC</dfn>	0x1108		/* Misc DCU-specific settings */</u></td></tr>
<tr><th id="187">187</th><td><u>#define	<dfn class="macro" id="_M/AR_D3_MISC" data-ref="_M/AR_D3_MISC">AR_D3_MISC</dfn>	0x110c		/* Misc DCU-specific settings */</u></td></tr>
<tr><th id="188">188</th><td><u>#define	<dfn class="macro" id="_M/AR_D4_MISC" data-ref="_M/AR_D4_MISC">AR_D4_MISC</dfn>	0x1110		/* Misc DCU-specific settings */</u></td></tr>
<tr><th id="189">189</th><td><u>#define	<dfn class="macro" id="_M/AR_D5_MISC" data-ref="_M/AR_D5_MISC">AR_D5_MISC</dfn>	0x1114		/* Misc DCU-specific settings */</u></td></tr>
<tr><th id="190">190</th><td><u>#define	<dfn class="macro" id="_M/AR_D6_MISC" data-ref="_M/AR_D6_MISC">AR_D6_MISC</dfn>	0x1118		/* Misc DCU-specific settings */</u></td></tr>
<tr><th id="191">191</th><td><u>#define	<dfn class="macro" id="_M/AR_D7_MISC" data-ref="_M/AR_D7_MISC">AR_D7_MISC</dfn>	0x111c		/* Misc DCU-specific settings */</u></td></tr>
<tr><th id="192">192</th><td><u>#define	<dfn class="macro" id="_M/AR_D8_MISC" data-ref="_M/AR_D8_MISC">AR_D8_MISC</dfn>	0x1120		/* Misc DCU-specific settings */</u></td></tr>
<tr><th id="193">193</th><td><u>#define	<dfn class="macro" id="_M/AR_D9_MISC" data-ref="_M/AR_D9_MISC">AR_D9_MISC</dfn>	0x1124		/* Misc DCU-specific settings */</u></td></tr>
<tr><th id="194">194</th><td><u>#define	<dfn class="macro" id="_M/AR_DMISC" data-ref="_M/AR_DMISC">AR_DMISC</dfn>(i)	(AR_D0_MISC + ((i)&lt;&lt;2))</u></td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td><u>#define	<dfn class="macro" id="_M/AR_D0_SEQNUM" data-ref="_M/AR_D0_SEQNUM">AR_D0_SEQNUM</dfn>	0x1140		/* Frame seqnum control/status */</u></td></tr>
<tr><th id="197">197</th><td><u>#define	<dfn class="macro" id="_M/AR_D1_SEQNUM" data-ref="_M/AR_D1_SEQNUM">AR_D1_SEQNUM</dfn>	0x1144		/* Frame seqnum control/status */</u></td></tr>
<tr><th id="198">198</th><td><u>#define	<dfn class="macro" id="_M/AR_D2_SEQNUM" data-ref="_M/AR_D2_SEQNUM">AR_D2_SEQNUM</dfn>	0x1148		/* Frame seqnum control/status */</u></td></tr>
<tr><th id="199">199</th><td><u>#define	<dfn class="macro" id="_M/AR_D3_SEQNUM" data-ref="_M/AR_D3_SEQNUM">AR_D3_SEQNUM</dfn>	0x114c		/* Frame seqnum control/status */</u></td></tr>
<tr><th id="200">200</th><td><u>#define	<dfn class="macro" id="_M/AR_D4_SEQNUM" data-ref="_M/AR_D4_SEQNUM">AR_D4_SEQNUM</dfn>	0x1150		/* Frame seqnum control/status */</u></td></tr>
<tr><th id="201">201</th><td><u>#define	<dfn class="macro" id="_M/AR_D5_SEQNUM" data-ref="_M/AR_D5_SEQNUM">AR_D5_SEQNUM</dfn>	0x1154		/* Frame seqnum control/status */</u></td></tr>
<tr><th id="202">202</th><td><u>#define	<dfn class="macro" id="_M/AR_D6_SEQNUM" data-ref="_M/AR_D6_SEQNUM">AR_D6_SEQNUM</dfn>	0x1158		/* Frame seqnum control/status */</u></td></tr>
<tr><th id="203">203</th><td><u>#define	<dfn class="macro" id="_M/AR_D7_SEQNUM" data-ref="_M/AR_D7_SEQNUM">AR_D7_SEQNUM</dfn>	0x115c		/* Frame seqnum control/status */</u></td></tr>
<tr><th id="204">204</th><td><u>#define	<dfn class="macro" id="_M/AR_D8_SEQNUM" data-ref="_M/AR_D8_SEQNUM">AR_D8_SEQNUM</dfn>	0x1160		/* Frame seqnum control/status */</u></td></tr>
<tr><th id="205">205</th><td><u>#define	<dfn class="macro" id="_M/AR_D9_SEQNUM" data-ref="_M/AR_D9_SEQNUM">AR_D9_SEQNUM</dfn>	0x1164		/* Frame seqnum control/status */</u></td></tr>
<tr><th id="206">206</th><td><u>#define	<dfn class="macro" id="_M/AR_DSEQNUM" data-ref="_M/AR_DSEQNUM">AR_DSEQNUM</dfn>(i)	(AR_D0_SEQNUM + ((i&lt;&lt;2)))</u></td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td><i>/* MAC DCU-global IFS settings */</i></td></tr>
<tr><th id="209">209</th><td><u>#define	<dfn class="macro" id="_M/AR_D_GBL_IFS_SIFS" data-ref="_M/AR_D_GBL_IFS_SIFS">AR_D_GBL_IFS_SIFS</dfn>	0x1030	/* DCU global SIFS settings */</u></td></tr>
<tr><th id="210">210</th><td><u>#define	<dfn class="macro" id="_M/AR_D_GBL_IFS_SLOT" data-ref="_M/AR_D_GBL_IFS_SLOT">AR_D_GBL_IFS_SLOT</dfn>	0x1070	/* DC global slot interval */</u></td></tr>
<tr><th id="211">211</th><td><u>#define	<dfn class="macro" id="_M/AR_D_GBL_IFS_EIFS" data-ref="_M/AR_D_GBL_IFS_EIFS">AR_D_GBL_IFS_EIFS</dfn>	0x10b0	/* DCU global EIFS setting */</u></td></tr>
<tr><th id="212">212</th><td><u>#define	<dfn class="macro" id="_M/AR_D_GBL_IFS_MISC" data-ref="_M/AR_D_GBL_IFS_MISC">AR_D_GBL_IFS_MISC</dfn>	0x10f0	/* DCU global misc. IFS settings */</u></td></tr>
<tr><th id="213">213</th><td><u>#define	<dfn class="macro" id="_M/AR_D_FPCTL" data-ref="_M/AR_D_FPCTL">AR_D_FPCTL</dfn>	0x1230		/* DCU frame prefetch settings */</u></td></tr>
<tr><th id="214">214</th><td><u>#define	<dfn class="macro" id="_M/AR_D_TXPSE" data-ref="_M/AR_D_TXPSE">AR_D_TXPSE</dfn>	0x1270		/* DCU transmit pause control/status */</u></td></tr>
<tr><th id="215">215</th><td><u>#define	<dfn class="macro" id="_M/AR_D_TXBLK_CMD" data-ref="_M/AR_D_TXBLK_CMD">AR_D_TXBLK_CMD</dfn>	0x1038		/* DCU transmit filter cmd (w/only) */</u></td></tr>
<tr><th id="216">216</th><td><u>#define	<dfn class="macro" id="_M/AR_D_TXBLK_DATA" data-ref="_M/AR_D_TXBLK_DATA">AR_D_TXBLK_DATA</dfn>(i) (AR_D_TXBLK_CMD+(i))	/* DCU transmit filter data */</u></td></tr>
<tr><th id="217">217</th><td><u>#define	<dfn class="macro" id="_M/AR_D_TXBLK_CLR" data-ref="_M/AR_D_TXBLK_CLR">AR_D_TXBLK_CLR</dfn>	0x143c		/* DCU clear tx filter (w/only) */</u></td></tr>
<tr><th id="218">218</th><td><u>#define	<dfn class="macro" id="_M/AR_D_TXBLK_SET" data-ref="_M/AR_D_TXBLK_SET">AR_D_TXBLK_SET</dfn>	0x147c		/* DCU set tx filter (w/only) */</u></td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td><u>#define	<dfn class="macro" id="_M/AR_D_TXPSE" data-ref="_M/AR_D_TXPSE">AR_D_TXPSE</dfn>	0x1270		/* DCU transmit pause control/status */</u></td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td><u>#define	<dfn class="macro" id="_M/AR_RC" data-ref="_M/AR_RC">AR_RC</dfn>		0x4000		/* Warm reset control register */</u></td></tr>
<tr><th id="223">223</th><td><u>#define	<dfn class="macro" id="_M/AR_SCR" data-ref="_M/AR_SCR">AR_SCR</dfn>		0x4004		/* Sleep control register */</u></td></tr>
<tr><th id="224">224</th><td><u>#define	<dfn class="macro" id="_M/AR_INTPEND" data-ref="_M/AR_INTPEND">AR_INTPEND</dfn>	0x4008		/* Interrupt Pending register */</u></td></tr>
<tr><th id="225">225</th><td><u>#define	<dfn class="macro" id="_M/AR_SFR" data-ref="_M/AR_SFR">AR_SFR</dfn>		0x400C		/* Sleep force register */</u></td></tr>
<tr><th id="226">226</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG" data-ref="_M/AR_PCICFG">AR_PCICFG</dfn>	0x4010		/* PCI configuration register */</u></td></tr>
<tr><th id="227">227</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIOCR" data-ref="_M/AR_GPIOCR">AR_GPIOCR</dfn>	0x4014		/* GPIO control register */</u></td></tr>
<tr><th id="228">228</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIODO" data-ref="_M/AR_GPIODO">AR_GPIODO</dfn>	0x4018		/* GPIO data output access register */</u></td></tr>
<tr><th id="229">229</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIODI" data-ref="_M/AR_GPIODI">AR_GPIODI</dfn>	0x401C		/* GPIO data input access register */</u></td></tr>
<tr><th id="230">230</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV" data-ref="_M/AR_SREV">AR_SREV</dfn>		0x4020		/* Silicon Revision register */</u></td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td><u>#define	<dfn class="macro" id="_M/AR_EEPROM_ADDR" data-ref="_M/AR_EEPROM_ADDR">AR_EEPROM_ADDR</dfn>	0x6000		/* EEPROM address register (10 bit) */</u></td></tr>
<tr><th id="233">233</th><td><u>#define	<dfn class="macro" id="_M/AR_EEPROM_DATA" data-ref="_M/AR_EEPROM_DATA">AR_EEPROM_DATA</dfn>	0x6004		/* EEPROM data register (16 bit) */</u></td></tr>
<tr><th id="234">234</th><td><u>#define	<dfn class="macro" id="_M/AR_EEPROM_CMD" data-ref="_M/AR_EEPROM_CMD">AR_EEPROM_CMD</dfn>	0x6008		/* EEPROM command register */</u></td></tr>
<tr><th id="235">235</th><td><u>#define	<dfn class="macro" id="_M/AR_EEPROM_STS" data-ref="_M/AR_EEPROM_STS">AR_EEPROM_STS</dfn>	0x600c		/* EEPROM status register */</u></td></tr>
<tr><th id="236">236</th><td><u>#define	<dfn class="macro" id="_M/AR_EEPROM_CFG" data-ref="_M/AR_EEPROM_CFG">AR_EEPROM_CFG</dfn>	0x6010		/* EEPROM configuration register */</u></td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td><u>#define	<dfn class="macro" id="_M/AR_STA_ID0" data-ref="_M/AR_STA_ID0">AR_STA_ID0</dfn>	0x8000		/* station ID0 - low 32 bits */</u></td></tr>
<tr><th id="239">239</th><td><u>#define	<dfn class="macro" id="_M/AR_STA_ID1" data-ref="_M/AR_STA_ID1">AR_STA_ID1</dfn>	0x8004		/* station ID1 - upper 16 bits */</u></td></tr>
<tr><th id="240">240</th><td><u>#define	<dfn class="macro" id="_M/AR_BSS_ID0" data-ref="_M/AR_BSS_ID0">AR_BSS_ID0</dfn>	0x8008		/* BSSID low 32 bits */</u></td></tr>
<tr><th id="241">241</th><td><u>#define	<dfn class="macro" id="_M/AR_BSS_ID1" data-ref="_M/AR_BSS_ID1">AR_BSS_ID1</dfn>	0x800C		/* BSSID upper 16 bits / AID */</u></td></tr>
<tr><th id="242">242</th><td><u>#define	<dfn class="macro" id="_M/AR_SLOT_TIME" data-ref="_M/AR_SLOT_TIME">AR_SLOT_TIME</dfn>	0x8010		/* Time-out after a collision */</u></td></tr>
<tr><th id="243">243</th><td><u>#define	<dfn class="macro" id="_M/AR_TIME_OUT" data-ref="_M/AR_TIME_OUT">AR_TIME_OUT</dfn>	0x8014		/* ACK &amp; CTS time-out */</u></td></tr>
<tr><th id="244">244</th><td><u>#define	<dfn class="macro" id="_M/AR_RSSI_THR" data-ref="_M/AR_RSSI_THR">AR_RSSI_THR</dfn>	0x8018		/* RSSI warning &amp; missed beacon threshold */</u></td></tr>
<tr><th id="245">245</th><td><u>#define	<dfn class="macro" id="_M/AR_USEC" data-ref="_M/AR_USEC">AR_USEC</dfn>		0x801c		/* transmit latency register */</u></td></tr>
<tr><th id="246">246</th><td><u>#define	<dfn class="macro" id="_M/AR_BEACON" data-ref="_M/AR_BEACON">AR_BEACON</dfn>	0x8020		/* beacon control value/mode bits */</u></td></tr>
<tr><th id="247">247</th><td><u>#define	<dfn class="macro" id="_M/AR_CFP_PERIOD" data-ref="_M/AR_CFP_PERIOD">AR_CFP_PERIOD</dfn>	0x8024		/* CFP Interval (TU/msec) */</u></td></tr>
<tr><th id="248">248</th><td><u>#define	<dfn class="macro" id="_M/AR_TIMER0" data-ref="_M/AR_TIMER0">AR_TIMER0</dfn>	0x8028		/* Next beacon time (TU/msec) */</u></td></tr>
<tr><th id="249">249</th><td><u>#define	<dfn class="macro" id="_M/AR_TIMER1" data-ref="_M/AR_TIMER1">AR_TIMER1</dfn>	0x802c		/* DMA beacon alert time (1/8 TU) */</u></td></tr>
<tr><th id="250">250</th><td><u>#define	<dfn class="macro" id="_M/AR_TIMER2" data-ref="_M/AR_TIMER2">AR_TIMER2</dfn>	0x8030		/* Software beacon alert (1/8 TU) */</u></td></tr>
<tr><th id="251">251</th><td><u>#define	<dfn class="macro" id="_M/AR_TIMER3" data-ref="_M/AR_TIMER3">AR_TIMER3</dfn>	0x8034		/* ATIM window time */</u></td></tr>
<tr><th id="252">252</th><td><u>#define	<dfn class="macro" id="_M/AR_CFP_DUR" data-ref="_M/AR_CFP_DUR">AR_CFP_DUR</dfn>	0x8038		/* maximum CFP duration in TU */</u></td></tr>
<tr><th id="253">253</th><td><u>#define	<dfn class="macro" id="_M/AR_RX_FILTER" data-ref="_M/AR_RX_FILTER">AR_RX_FILTER</dfn>	0x803C		/* receive filter register */</u></td></tr>
<tr><th id="254">254</th><td><u>#define	<dfn class="macro" id="_M/AR_MCAST_FIL0" data-ref="_M/AR_MCAST_FIL0">AR_MCAST_FIL0</dfn>	0x8040		/* multicast filter lower 32 bits */</u></td></tr>
<tr><th id="255">255</th><td><u>#define	<dfn class="macro" id="_M/AR_MCAST_FIL1" data-ref="_M/AR_MCAST_FIL1">AR_MCAST_FIL1</dfn>	0x8044		/* multicast filter upper 32 bits */</u></td></tr>
<tr><th id="256">256</th><td><u>#define	<dfn class="macro" id="_M/AR_DIAG_SW" data-ref="_M/AR_DIAG_SW">AR_DIAG_SW</dfn>	0x8048		/* PCU control register */</u></td></tr>
<tr><th id="257">257</th><td><u>#define	<dfn class="macro" id="_M/AR_TSF_L32" data-ref="_M/AR_TSF_L32">AR_TSF_L32</dfn>	0x804c		/* local clock lower 32 bits */</u></td></tr>
<tr><th id="258">258</th><td><u>#define	<dfn class="macro" id="_M/AR_TSF_U32" data-ref="_M/AR_TSF_U32">AR_TSF_U32</dfn>	0x8050		/* local clock upper 32 bits */</u></td></tr>
<tr><th id="259">259</th><td><u>#define	<dfn class="macro" id="_M/AR_TST_ADDAC" data-ref="_M/AR_TST_ADDAC">AR_TST_ADDAC</dfn>	0x8054		/* ADDAC test register */</u></td></tr>
<tr><th id="260">260</th><td><u>#define	<dfn class="macro" id="_M/AR_DEF_ANTENNA" data-ref="_M/AR_DEF_ANTENNA">AR_DEF_ANTENNA</dfn>	0x8058		/* default antenna register */</u></td></tr>
<tr><th id="261">261</th><td></td></tr>
<tr><th id="262">262</th><td><u>#define	<dfn class="macro" id="_M/AR_LAST_TSTP" data-ref="_M/AR_LAST_TSTP">AR_LAST_TSTP</dfn>	0x8080		/* Time stamp of the last beacon rcvd */</u></td></tr>
<tr><th id="263">263</th><td><u>#define	<dfn class="macro" id="_M/AR_NAV" data-ref="_M/AR_NAV">AR_NAV</dfn>		0x8084		/* current NAV value */</u></td></tr>
<tr><th id="264">264</th><td><u>#define	<dfn class="macro" id="_M/AR_RTS_OK" data-ref="_M/AR_RTS_OK">AR_RTS_OK</dfn>	0x8088		/* RTS exchange success counter */</u></td></tr>
<tr><th id="265">265</th><td><u>#define	<dfn class="macro" id="_M/AR_RTS_FAIL" data-ref="_M/AR_RTS_FAIL">AR_RTS_FAIL</dfn>	0x808c		/* RTS exchange failure counter */</u></td></tr>
<tr><th id="266">266</th><td><u>#define	<dfn class="macro" id="_M/AR_ACK_FAIL" data-ref="_M/AR_ACK_FAIL">AR_ACK_FAIL</dfn>	0x8090		/* ACK failure counter */</u></td></tr>
<tr><th id="267">267</th><td><u>#define	<dfn class="macro" id="_M/AR_FCS_FAIL" data-ref="_M/AR_FCS_FAIL">AR_FCS_FAIL</dfn>	0x8094		/* FCS check failure counter */</u></td></tr>
<tr><th id="268">268</th><td><u>#define	<dfn class="macro" id="_M/AR_BEACON_CNT" data-ref="_M/AR_BEACON_CNT">AR_BEACON_CNT</dfn>	0x8098		/* Valid beacon counter */</u></td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td><u>#define	<dfn class="macro" id="_M/AR_KEYTABLE_0" data-ref="_M/AR_KEYTABLE_0">AR_KEYTABLE_0</dfn>	0x8800		/* Encryption key table */</u></td></tr>
<tr><th id="271">271</th><td><u>#define	<dfn class="macro" id="_M/AR_KEYTABLE" data-ref="_M/AR_KEYTABLE">AR_KEYTABLE</dfn>(n)	(AR_KEYTABLE_0 + ((n)*32))</u></td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td><u>#define	<dfn class="macro" id="_M/AR_CR_RXE" data-ref="_M/AR_CR_RXE">AR_CR_RXE</dfn>	0x00000004	/* Receive enable */</u></td></tr>
<tr><th id="274">274</th><td><u>#define	<dfn class="macro" id="_M/AR_CR_RXD" data-ref="_M/AR_CR_RXD">AR_CR_RXD</dfn>	0x00000020	/* Receive disable */</u></td></tr>
<tr><th id="275">275</th><td><u>#define	<dfn class="macro" id="_M/AR_CR_SWI" data-ref="_M/AR_CR_SWI">AR_CR_SWI</dfn>	0x00000040	/* One-shot software interrupt */</u></td></tr>
<tr><th id="276">276</th><td><u>#define	<dfn class="macro" id="_M/AR_CR_BITS" data-ref="_M/AR_CR_BITS">AR_CR_BITS</dfn>	"\20\3RXE\6RXD\7SWI"</u></td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td><u>#define	<dfn class="macro" id="_M/AR_CFG_SWTD" data-ref="_M/AR_CFG_SWTD">AR_CFG_SWTD</dfn>	0x00000001	/* byteswap tx descriptor words */</u></td></tr>
<tr><th id="279">279</th><td><u>#define	<dfn class="macro" id="_M/AR_CFG_SWTB" data-ref="_M/AR_CFG_SWTB">AR_CFG_SWTB</dfn>	0x00000002	/* byteswap tx data buffer words */</u></td></tr>
<tr><th id="280">280</th><td><u>#define	<dfn class="macro" id="_M/AR_CFG_SWRD" data-ref="_M/AR_CFG_SWRD">AR_CFG_SWRD</dfn>	0x00000004	/* byteswap rx descriptor words */</u></td></tr>
<tr><th id="281">281</th><td><u>#define	<dfn class="macro" id="_M/AR_CFG_SWRB" data-ref="_M/AR_CFG_SWRB">AR_CFG_SWRB</dfn>	0x00000008	/* byteswap rx data buffer words */</u></td></tr>
<tr><th id="282">282</th><td><u>#define	<dfn class="macro" id="_M/AR_CFG_SWRG" data-ref="_M/AR_CFG_SWRG">AR_CFG_SWRG</dfn>	0x00000010	/* byteswap register access data words */</u></td></tr>
<tr><th id="283">283</th><td><u>#define	<dfn class="macro" id="_M/AR_CFG_AP_ADHOC_INDICATION" data-ref="_M/AR_CFG_AP_ADHOC_INDICATION">AR_CFG_AP_ADHOC_INDICATION</dfn>	0x00000020	/* AP/adhoc indication (0-AP, 1-Adhoc) */</u></td></tr>
<tr><th id="284">284</th><td><u>#define	<dfn class="macro" id="_M/AR_CFG_PHOK" data-ref="_M/AR_CFG_PHOK">AR_CFG_PHOK</dfn>	0x00000100	/* PHY OK status */</u></td></tr>
<tr><th id="285">285</th><td><u>#define	<dfn class="macro" id="_M/AR_CFG_EEBS" data-ref="_M/AR_CFG_EEBS">AR_CFG_EEBS</dfn>	0x00000200	/* EEPROM busy */</u></td></tr>
<tr><th id="286">286</th><td><u>#define	<dfn class="macro" id="_M/AR_CFG_CLK_GATE_DIS" data-ref="_M/AR_CFG_CLK_GATE_DIS">AR_CFG_CLK_GATE_DIS</dfn>	0x00000400	/* Clock gating disable (Oahu only) */</u></td></tr>
<tr><th id="287">287</th><td><u>#define	<dfn class="macro" id="_M/AR_CFG_PCI_MASTER_REQ_Q_THRESH_M" data-ref="_M/AR_CFG_PCI_MASTER_REQ_Q_THRESH_M">AR_CFG_PCI_MASTER_REQ_Q_THRESH_M</dfn>	0x00060000	/* Mask of PCI core master request queue full threshold */</u></td></tr>
<tr><th id="288">288</th><td><u>#define	<dfn class="macro" id="_M/AR_CFG_PCI_MASTER_REQ_Q_THRESH_S" data-ref="_M/AR_CFG_PCI_MASTER_REQ_Q_THRESH_S">AR_CFG_PCI_MASTER_REQ_Q_THRESH_S</dfn>	17        	/* Shift for PCI core master request queue full threshold */</u></td></tr>
<tr><th id="289">289</th><td><u>#define	<dfn class="macro" id="_M/AR_CFG_BITS" data-ref="_M/AR_CFG_BITS">AR_CFG_BITS</dfn> \</u></td></tr>
<tr><th id="290">290</th><td><u>	"\20\1SWTD\2SWTB\3SWRD\4SWRB\5SWRG\10PHYOK11EEBS"</u></td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td><u>#define	<dfn class="macro" id="_M/AR_IER_ENABLE" data-ref="_M/AR_IER_ENABLE">AR_IER_ENABLE</dfn>	0x00000001	/* Global interrupt enable */</u></td></tr>
<tr><th id="293">293</th><td><u>#define	<dfn class="macro" id="_M/AR_IER_DISABLE" data-ref="_M/AR_IER_DISABLE">AR_IER_DISABLE</dfn>	0x00000000	/* Global interrupt disable */</u></td></tr>
<tr><th id="294">294</th><td><u>#define	<dfn class="macro" id="_M/AR_IER_BITS" data-ref="_M/AR_IER_BITS">AR_IER_BITS</dfn>	"\20\1ENABLE"</u></td></tr>
<tr><th id="295">295</th><td></td></tr>
<tr><th id="296">296</th><td><u>#define	<dfn class="macro" id="_M/AR_RTSD0_RTS_DURATION_6_M" data-ref="_M/AR_RTSD0_RTS_DURATION_6_M">AR_RTSD0_RTS_DURATION_6_M</dfn>	0x000000FF</u></td></tr>
<tr><th id="297">297</th><td><u>#define	<dfn class="macro" id="_M/AR_RTSD0_RTS_DURATION_6_S" data-ref="_M/AR_RTSD0_RTS_DURATION_6_S">AR_RTSD0_RTS_DURATION_6_S</dfn>	0</u></td></tr>
<tr><th id="298">298</th><td><u>#define	<dfn class="macro" id="_M/AR_RTSD0_RTS_DURATION_9_M" data-ref="_M/AR_RTSD0_RTS_DURATION_9_M">AR_RTSD0_RTS_DURATION_9_M</dfn>	0x0000FF00</u></td></tr>
<tr><th id="299">299</th><td><u>#define	<dfn class="macro" id="_M/AR_RTSD0_RTS_DURATION_9_S" data-ref="_M/AR_RTSD0_RTS_DURATION_9_S">AR_RTSD0_RTS_DURATION_9_S</dfn>	8</u></td></tr>
<tr><th id="300">300</th><td><u>#define	<dfn class="macro" id="_M/AR_RTSD0_RTS_DURATION_12_M" data-ref="_M/AR_RTSD0_RTS_DURATION_12_M">AR_RTSD0_RTS_DURATION_12_M</dfn>	0x00FF0000</u></td></tr>
<tr><th id="301">301</th><td><u>#define	<dfn class="macro" id="_M/AR_RTSD0_RTS_DURATION_12_S" data-ref="_M/AR_RTSD0_RTS_DURATION_12_S">AR_RTSD0_RTS_DURATION_12_S</dfn>	16</u></td></tr>
<tr><th id="302">302</th><td><u>#define	<dfn class="macro" id="_M/AR_RTSD0_RTS_DURATION_18_M" data-ref="_M/AR_RTSD0_RTS_DURATION_18_M">AR_RTSD0_RTS_DURATION_18_M</dfn>	0xFF000000</u></td></tr>
<tr><th id="303">303</th><td><u>#define	<dfn class="macro" id="_M/AR_RTSD0_RTS_DURATION_18_S" data-ref="_M/AR_RTSD0_RTS_DURATION_18_S">AR_RTSD0_RTS_DURATION_18_S</dfn>	24</u></td></tr>
<tr><th id="304">304</th><td></td></tr>
<tr><th id="305">305</th><td><u>#define	<dfn class="macro" id="_M/AR_RTSD0_RTS_DURATION_24_M" data-ref="_M/AR_RTSD0_RTS_DURATION_24_M">AR_RTSD0_RTS_DURATION_24_M</dfn>	0x000000FF</u></td></tr>
<tr><th id="306">306</th><td><u>#define	<dfn class="macro" id="_M/AR_RTSD0_RTS_DURATION_24_S" data-ref="_M/AR_RTSD0_RTS_DURATION_24_S">AR_RTSD0_RTS_DURATION_24_S</dfn>	0</u></td></tr>
<tr><th id="307">307</th><td><u>#define	<dfn class="macro" id="_M/AR_RTSD0_RTS_DURATION_36_M" data-ref="_M/AR_RTSD0_RTS_DURATION_36_M">AR_RTSD0_RTS_DURATION_36_M</dfn>	0x0000FF00</u></td></tr>
<tr><th id="308">308</th><td><u>#define	<dfn class="macro" id="_M/AR_RTSD0_RTS_DURATION_36_S" data-ref="_M/AR_RTSD0_RTS_DURATION_36_S">AR_RTSD0_RTS_DURATION_36_S</dfn>	8</u></td></tr>
<tr><th id="309">309</th><td><u>#define	<dfn class="macro" id="_M/AR_RTSD0_RTS_DURATION_48_M" data-ref="_M/AR_RTSD0_RTS_DURATION_48_M">AR_RTSD0_RTS_DURATION_48_M</dfn>	0x00FF0000</u></td></tr>
<tr><th id="310">310</th><td><u>#define	<dfn class="macro" id="_M/AR_RTSD0_RTS_DURATION_48_S" data-ref="_M/AR_RTSD0_RTS_DURATION_48_S">AR_RTSD0_RTS_DURATION_48_S</dfn>	16</u></td></tr>
<tr><th id="311">311</th><td><u>#define	<dfn class="macro" id="_M/AR_RTSD0_RTS_DURATION_54_M" data-ref="_M/AR_RTSD0_RTS_DURATION_54_M">AR_RTSD0_RTS_DURATION_54_M</dfn>	0xFF000000</u></td></tr>
<tr><th id="312">312</th><td><u>#define	<dfn class="macro" id="_M/AR_RTSD0_RTS_DURATION_54_S" data-ref="_M/AR_RTSD0_RTS_DURATION_54_S">AR_RTSD0_RTS_DURATION_54_S</dfn>	24</u></td></tr>
<tr><th id="313">313</th><td></td></tr>
<tr><th id="314">314</th><td><u>#define	<dfn class="macro" id="_M/AR_DMASIZE_4B" data-ref="_M/AR_DMASIZE_4B">AR_DMASIZE_4B</dfn>	0x00000000	/* DMA size 4 bytes (TXCFG + RXCFG) */</u></td></tr>
<tr><th id="315">315</th><td><u>#define	<dfn class="macro" id="_M/AR_DMASIZE_8B" data-ref="_M/AR_DMASIZE_8B">AR_DMASIZE_8B</dfn>	0x00000001	/* DMA size 8 bytes */</u></td></tr>
<tr><th id="316">316</th><td><u>#define	<dfn class="macro" id="_M/AR_DMASIZE_16B" data-ref="_M/AR_DMASIZE_16B">AR_DMASIZE_16B</dfn>	0x00000002	/* DMA size 16 bytes */</u></td></tr>
<tr><th id="317">317</th><td><u>#define	<dfn class="macro" id="_M/AR_DMASIZE_32B" data-ref="_M/AR_DMASIZE_32B">AR_DMASIZE_32B</dfn>	0x00000003	/* DMA size 32 bytes */</u></td></tr>
<tr><th id="318">318</th><td><u>#define	<dfn class="macro" id="_M/AR_DMASIZE_64B" data-ref="_M/AR_DMASIZE_64B">AR_DMASIZE_64B</dfn>	0x00000004	/* DMA size 64 bytes */</u></td></tr>
<tr><th id="319">319</th><td><u>#define	<dfn class="macro" id="_M/AR_DMASIZE_128B" data-ref="_M/AR_DMASIZE_128B">AR_DMASIZE_128B</dfn>	0x00000005	/* DMA size 128 bytes */</u></td></tr>
<tr><th id="320">320</th><td><u>#define	<dfn class="macro" id="_M/AR_DMASIZE_256B" data-ref="_M/AR_DMASIZE_256B">AR_DMASIZE_256B</dfn>	0x00000006	/* DMA size 256 bytes */</u></td></tr>
<tr><th id="321">321</th><td><u>#define	<dfn class="macro" id="_M/AR_DMASIZE_512B" data-ref="_M/AR_DMASIZE_512B">AR_DMASIZE_512B</dfn>	0x00000007	/* DMA size 512 bytes */</u></td></tr>
<tr><th id="322">322</th><td></td></tr>
<tr><th id="323">323</th><td><u>#define	<dfn class="macro" id="_M/AR_TXCFG_FTRIG_M" data-ref="_M/AR_TXCFG_FTRIG_M">AR_TXCFG_FTRIG_M</dfn>	0x000003F0	/* Mask for Frame trigger level */</u></td></tr>
<tr><th id="324">324</th><td><u>#define	<dfn class="macro" id="_M/AR_TXCFG_FTRIG_S" data-ref="_M/AR_TXCFG_FTRIG_S">AR_TXCFG_FTRIG_S</dfn>	4         	/* Shift for Frame trigger level */</u></td></tr>
<tr><th id="325">325</th><td><u>#define	<dfn class="macro" id="_M/AR_TXCFG_FTRIG_IMMED" data-ref="_M/AR_TXCFG_FTRIG_IMMED">AR_TXCFG_FTRIG_IMMED</dfn>	0x00000000	/* bytes in PCU TX FIFO before air */</u></td></tr>
<tr><th id="326">326</th><td><u>#define	<dfn class="macro" id="_M/AR_TXCFG_FTRIG_64B" data-ref="_M/AR_TXCFG_FTRIG_64B">AR_TXCFG_FTRIG_64B</dfn>	0x00000010	/* default */</u></td></tr>
<tr><th id="327">327</th><td><u>#define	<dfn class="macro" id="_M/AR_TXCFG_FTRIG_128B" data-ref="_M/AR_TXCFG_FTRIG_128B">AR_TXCFG_FTRIG_128B</dfn>	0x00000020</u></td></tr>
<tr><th id="328">328</th><td><u>#define	<dfn class="macro" id="_M/AR_TXCFG_FTRIG_192B" data-ref="_M/AR_TXCFG_FTRIG_192B">AR_TXCFG_FTRIG_192B</dfn>	0x00000030</u></td></tr>
<tr><th id="329">329</th><td><u>#define	<dfn class="macro" id="_M/AR_TXCFG_FTRIG_256B" data-ref="_M/AR_TXCFG_FTRIG_256B">AR_TXCFG_FTRIG_256B</dfn>	0x00000040	/* 5 bits total */</u></td></tr>
<tr><th id="330">330</th><td><u>#define	<dfn class="macro" id="_M/AR_TXCFG_BITS" data-ref="_M/AR_TXCFG_BITS">AR_TXCFG_BITS</dfn>	"\20"</u></td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td><u>#define	<dfn class="macro" id="_M/AR5311_RXCFG_DEF_RX_ANTENNA" data-ref="_M/AR5311_RXCFG_DEF_RX_ANTENNA">AR5311_RXCFG_DEF_RX_ANTENNA</dfn>	0x00000008	/* Default Receive Antenna */</u></td></tr>
<tr><th id="333">333</th><td>						<i>/* Maui2/Spirit only - reserved on Oahu */</i></td></tr>
<tr><th id="334">334</th><td><u>#define	<dfn class="macro" id="_M/AR_RXCFG_ZLFDMA" data-ref="_M/AR_RXCFG_ZLFDMA">AR_RXCFG_ZLFDMA</dfn>	0x00000010	/* Enable DMA of zero-length frame */</u></td></tr>
<tr><th id="335">335</th><td><u>#define	<dfn class="macro" id="_M/AR_RXCFG_EN_JUM" data-ref="_M/AR_RXCFG_EN_JUM">AR_RXCFG_EN_JUM</dfn>	0x00000020	/* Enable jumbo rx descriptors */</u></td></tr>
<tr><th id="336">336</th><td><u>#define	<dfn class="macro" id="_M/AR_RXCFG_WR_JUM" data-ref="_M/AR_RXCFG_WR_JUM">AR_RXCFG_WR_JUM</dfn>	0x00000040	/* Wrap jumbo rx descriptors */</u></td></tr>
<tr><th id="337">337</th><td></td></tr>
<tr><th id="338">338</th><td><u>#define	<dfn class="macro" id="_M/AR_MIBC_COW" data-ref="_M/AR_MIBC_COW">AR_MIBC_COW</dfn>	0x00000001	/* counter overflow warning */</u></td></tr>
<tr><th id="339">339</th><td><u>#define	<dfn class="macro" id="_M/AR_MIBC_FMC" data-ref="_M/AR_MIBC_FMC">AR_MIBC_FMC</dfn>	0x00000002	/* freeze MIB counters */</u></td></tr>
<tr><th id="340">340</th><td><u>#define	<dfn class="macro" id="_M/AR_MIBC_CMC" data-ref="_M/AR_MIBC_CMC">AR_MIBC_CMC</dfn>	0x00000004	/* clear MIB counters */</u></td></tr>
<tr><th id="341">341</th><td><u>#define	<dfn class="macro" id="_M/AR_MIBC_MCS" data-ref="_M/AR_MIBC_MCS">AR_MIBC_MCS</dfn>	0x00000008	/* MIB counter strobe, increment all */</u></td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td><u>#define	<dfn class="macro" id="_M/AR_TOPS_MASK" data-ref="_M/AR_TOPS_MASK">AR_TOPS_MASK</dfn>	0x0000FFFF	/* Mask for timeout prescale */</u></td></tr>
<tr><th id="344">344</th><td></td></tr>
<tr><th id="345">345</th><td><u>#define	<dfn class="macro" id="_M/AR_RXNPTO_MASK" data-ref="_M/AR_RXNPTO_MASK">AR_RXNPTO_MASK</dfn>	0x000003FF	/* Mask for no frame received timeout */</u></td></tr>
<tr><th id="346">346</th><td></td></tr>
<tr><th id="347">347</th><td><u>#define	<dfn class="macro" id="_M/AR_TXNPTO_MASK" data-ref="_M/AR_TXNPTO_MASK">AR_TXNPTO_MASK</dfn>	0x000003FF	/* Mask for no frame transmitted timeout */</u></td></tr>
<tr><th id="348">348</th><td><u>#define	<dfn class="macro" id="_M/AR_TXNPTO_QCU_MASK" data-ref="_M/AR_TXNPTO_QCU_MASK">AR_TXNPTO_QCU_MASK</dfn>	0x03FFFC00	/* Mask indicating the set of QCUs */</u></td></tr>
<tr><th id="349">349</th><td>					<i>/* for which frame completions will cause */</i></td></tr>
<tr><th id="350">350</th><td>					<i>/* a reset of the no frame transmitted timeout */</i></td></tr>
<tr><th id="351">351</th><td></td></tr>
<tr><th id="352">352</th><td><u>#define	<dfn class="macro" id="_M/AR_RPGTO_MASK" data-ref="_M/AR_RPGTO_MASK">AR_RPGTO_MASK</dfn>	0x000003FF	/* Mask for receive frame gap timeout */</u></td></tr>
<tr><th id="353">353</th><td></td></tr>
<tr><th id="354">354</th><td><u>#define	<dfn class="macro" id="_M/AR_RPCNT_MASK" data-ref="_M/AR_RPCNT_MASK">AR_RPCNT_MASK</dfn>	0x0000001F	/* Mask for receive frame count limit */</u></td></tr>
<tr><th id="355">355</th><td></td></tr>
<tr><th id="356">356</th><td><u>#define	<dfn class="macro" id="_M/AR_MACMISC_DMA_OBS_M" data-ref="_M/AR_MACMISC_DMA_OBS_M">AR_MACMISC_DMA_OBS_M</dfn>	0x000001E0	/* Mask for DMA observation bus mux select */</u></td></tr>
<tr><th id="357">357</th><td><u>#define	<dfn class="macro" id="_M/AR_MACMISC_DMA_OBS_S" data-ref="_M/AR_MACMISC_DMA_OBS_S">AR_MACMISC_DMA_OBS_S</dfn>	5         	/* Shift for DMA observation bus mux select */</u></td></tr>
<tr><th id="358">358</th><td><u>#define	<dfn class="macro" id="_M/AR_MACMISC_MISC_OBS_M" data-ref="_M/AR_MACMISC_MISC_OBS_M">AR_MACMISC_MISC_OBS_M</dfn>	0x00000E00	/* Mask for MISC observation bus mux select */</u></td></tr>
<tr><th id="359">359</th><td><u>#define	<dfn class="macro" id="_M/AR_MACMISC_MISC_OBS_S" data-ref="_M/AR_MACMISC_MISC_OBS_S">AR_MACMISC_MISC_OBS_S</dfn>	9         	/* Shift for MISC observation bus mux select */</u></td></tr>
<tr><th id="360">360</th><td><u>#define	<dfn class="macro" id="_M/AR_MACMISC_MAC_OBS_BUS_LSB_M" data-ref="_M/AR_MACMISC_MAC_OBS_BUS_LSB_M">AR_MACMISC_MAC_OBS_BUS_LSB_M</dfn>	0x00007000	/* Mask for MAC observation bus mux select (lsb) */</u></td></tr>
<tr><th id="361">361</th><td><u>#define	<dfn class="macro" id="_M/AR_MACMISC_MAC_OBS_BUS_LSB_S" data-ref="_M/AR_MACMISC_MAC_OBS_BUS_LSB_S">AR_MACMISC_MAC_OBS_BUS_LSB_S</dfn>	12        	/* Shift for MAC observation bus mux select (lsb) */</u></td></tr>
<tr><th id="362">362</th><td><u>#define	<dfn class="macro" id="_M/AR_MACMISC_MAC_OBS_BUS_MSB_M" data-ref="_M/AR_MACMISC_MAC_OBS_BUS_MSB_M">AR_MACMISC_MAC_OBS_BUS_MSB_M</dfn>	0x00038000	/* Mask for MAC observation bus mux select (msb) */</u></td></tr>
<tr><th id="363">363</th><td><u>#define	<dfn class="macro" id="_M/AR_MACMISC_MAC_OBS_BUS_MSB_S" data-ref="_M/AR_MACMISC_MAC_OBS_BUS_MSB_S">AR_MACMISC_MAC_OBS_BUS_MSB_S</dfn>	15        	/* Shift for MAC observation bus mux select (msb) */</u></td></tr>
<tr><th id="364">364</th><td></td></tr>
<tr><th id="365">365</th><td>				<i>/* Maui2/Spirit only. */</i></td></tr>
<tr><th id="366">366</th><td><u>#define	<dfn class="macro" id="_M/AR5311_QDCLKGATE_QCU_M" data-ref="_M/AR5311_QDCLKGATE_QCU_M">AR5311_QDCLKGATE_QCU_M</dfn>	0x0000FFFF	/* Mask for QCU clock disable */</u></td></tr>
<tr><th id="367">367</th><td><u>#define	<dfn class="macro" id="_M/AR5311_QDCLKGATE_DCU_M" data-ref="_M/AR5311_QDCLKGATE_DCU_M">AR5311_QDCLKGATE_DCU_M</dfn>	0x07FF0000	/* Mask for DCU clock disable */</u></td></tr>
<tr><th id="368">368</th><td></td></tr>
<tr><th id="369">369</th><td>	<i>/* Interrupt Status Registers */</i></td></tr>
<tr><th id="370">370</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_RXOK" data-ref="_M/AR_ISR_RXOK">AR_ISR_RXOK</dfn>	0x00000001	/* At least one frame received sans errors */</u></td></tr>
<tr><th id="371">371</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_RXDESC" data-ref="_M/AR_ISR_RXDESC">AR_ISR_RXDESC</dfn>	0x00000002	/* Receive interrupt request */</u></td></tr>
<tr><th id="372">372</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_RXERR" data-ref="_M/AR_ISR_RXERR">AR_ISR_RXERR</dfn>	0x00000004	/* Receive error interrupt */</u></td></tr>
<tr><th id="373">373</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_RXNOPKT" data-ref="_M/AR_ISR_RXNOPKT">AR_ISR_RXNOPKT</dfn>	0x00000008	/* No frame received within timeout clock */</u></td></tr>
<tr><th id="374">374</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_RXEOL" data-ref="_M/AR_ISR_RXEOL">AR_ISR_RXEOL</dfn>	0x00000010	/* Received descriptor empty interrupt */</u></td></tr>
<tr><th id="375">375</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_RXORN" data-ref="_M/AR_ISR_RXORN">AR_ISR_RXORN</dfn>	0x00000020	/* Receive FIFO overrun interrupt */</u></td></tr>
<tr><th id="376">376</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_TXOK" data-ref="_M/AR_ISR_TXOK">AR_ISR_TXOK</dfn>	0x00000040	/* Transmit okay interrupt */</u></td></tr>
<tr><th id="377">377</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_TXDESC" data-ref="_M/AR_ISR_TXDESC">AR_ISR_TXDESC</dfn>	0x00000080	/* Transmit interrupt request */</u></td></tr>
<tr><th id="378">378</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_TXERR" data-ref="_M/AR_ISR_TXERR">AR_ISR_TXERR</dfn>	0x00000100	/* Transmit error interrupt */</u></td></tr>
<tr><th id="379">379</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_TXNOPKT" data-ref="_M/AR_ISR_TXNOPKT">AR_ISR_TXNOPKT</dfn>	0x00000200	/* No frame transmitted interrupt */</u></td></tr>
<tr><th id="380">380</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_TXEOL" data-ref="_M/AR_ISR_TXEOL">AR_ISR_TXEOL</dfn>	0x00000400	/* Transmit descriptor empty interrupt */</u></td></tr>
<tr><th id="381">381</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_TXURN" data-ref="_M/AR_ISR_TXURN">AR_ISR_TXURN</dfn>	0x00000800	/* Transmit FIFO underrun interrupt */</u></td></tr>
<tr><th id="382">382</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_MIB" data-ref="_M/AR_ISR_MIB">AR_ISR_MIB</dfn>	0x00001000	/* MIB interrupt - see MIBC */</u></td></tr>
<tr><th id="383">383</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_SWI" data-ref="_M/AR_ISR_SWI">AR_ISR_SWI</dfn>	0x00002000	/* Software interrupt */</u></td></tr>
<tr><th id="384">384</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_RXPHY" data-ref="_M/AR_ISR_RXPHY">AR_ISR_RXPHY</dfn>	0x00004000	/* PHY receive error interrupt */</u></td></tr>
<tr><th id="385">385</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_RXKCM" data-ref="_M/AR_ISR_RXKCM">AR_ISR_RXKCM</dfn>	0x00008000	/* Key-cache miss interrupt */</u></td></tr>
<tr><th id="386">386</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_SWBA" data-ref="_M/AR_ISR_SWBA">AR_ISR_SWBA</dfn>	0x00010000	/* Software beacon alert interrupt */</u></td></tr>
<tr><th id="387">387</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_BRSSI" data-ref="_M/AR_ISR_BRSSI">AR_ISR_BRSSI</dfn>	0x00020000	/* Beacon threshold interrupt */</u></td></tr>
<tr><th id="388">388</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_BMISS" data-ref="_M/AR_ISR_BMISS">AR_ISR_BMISS</dfn>	0x00040000	/* Beacon missed interrupt */</u></td></tr>
<tr><th id="389">389</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_HIUERR" data-ref="_M/AR_ISR_HIUERR">AR_ISR_HIUERR</dfn>	0x00080000	/* An unexpected bus error has occurred */</u></td></tr>
<tr><th id="390">390</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_BNR" data-ref="_M/AR_ISR_BNR">AR_ISR_BNR</dfn>	0x00100000	/* Beacon not ready interrupt */</u></td></tr>
<tr><th id="391">391</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_TIM" data-ref="_M/AR_ISR_TIM">AR_ISR_TIM</dfn>	0x00800000	/* TIM interrupt */</u></td></tr>
<tr><th id="392">392</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_GPIO" data-ref="_M/AR_ISR_GPIO">AR_ISR_GPIO</dfn>	0x01000000	/* GPIO Interrupt */</u></td></tr>
<tr><th id="393">393</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_QCBROVF" data-ref="_M/AR_ISR_QCBROVF">AR_ISR_QCBROVF</dfn>	0x02000000	/* QCU CBR overflow interrupt */</u></td></tr>
<tr><th id="394">394</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_QCBRURN" data-ref="_M/AR_ISR_QCBRURN">AR_ISR_QCBRURN</dfn>	0x04000000	/* QCU CBR underrun interrupt */</u></td></tr>
<tr><th id="395">395</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_QTRIG" data-ref="_M/AR_ISR_QTRIG">AR_ISR_QTRIG</dfn>	0x08000000	/* QCU scheduling trigger interrupt */</u></td></tr>
<tr><th id="396">396</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_RESV0" data-ref="_M/AR_ISR_RESV0">AR_ISR_RESV0</dfn>	0xF0000000	/* Reserved */</u></td></tr>
<tr><th id="397">397</th><td></td></tr>
<tr><th id="398">398</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_S0_QCU_TXOK_M" data-ref="_M/AR_ISR_S0_QCU_TXOK_M">AR_ISR_S0_QCU_TXOK_M</dfn>	0x000003FF	/* Mask for TXOK (QCU 0-9) */</u></td></tr>
<tr><th id="399">399</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_S0_QCU_TXDESC_M" data-ref="_M/AR_ISR_S0_QCU_TXDESC_M">AR_ISR_S0_QCU_TXDESC_M</dfn>	0x03FF0000	/* Mask for TXDESC (QCU 0-9) */</u></td></tr>
<tr><th id="400">400</th><td></td></tr>
<tr><th id="401">401</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_S1_QCU_TXERR_M" data-ref="_M/AR_ISR_S1_QCU_TXERR_M">AR_ISR_S1_QCU_TXERR_M</dfn>	0x000003FF	/* Mask for TXERR (QCU 0-9) */</u></td></tr>
<tr><th id="402">402</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_S1_QCU_TXEOL_M" data-ref="_M/AR_ISR_S1_QCU_TXEOL_M">AR_ISR_S1_QCU_TXEOL_M</dfn>	0x03FF0000	/* Mask for TXEOL (QCU 0-9) */</u></td></tr>
<tr><th id="403">403</th><td></td></tr>
<tr><th id="404">404</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_S2_QCU_TXURN_M" data-ref="_M/AR_ISR_S2_QCU_TXURN_M">AR_ISR_S2_QCU_TXURN_M</dfn>	0x000003FF	/* Mask for TXURN (QCU 0-9) */</u></td></tr>
<tr><th id="405">405</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_S2_MCABT" data-ref="_M/AR_ISR_S2_MCABT">AR_ISR_S2_MCABT</dfn>	0x00010000	/* Master cycle abort interrupt */</u></td></tr>
<tr><th id="406">406</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_S2_SSERR" data-ref="_M/AR_ISR_S2_SSERR">AR_ISR_S2_SSERR</dfn>	0x00020000	/* SERR interrupt */</u></td></tr>
<tr><th id="407">407</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_S2_DPERR" data-ref="_M/AR_ISR_S2_DPERR">AR_ISR_S2_DPERR</dfn>	0x00040000	/* PCI bus parity error */</u></td></tr>
<tr><th id="408">408</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_S2_RESV0" data-ref="_M/AR_ISR_S2_RESV0">AR_ISR_S2_RESV0</dfn>	0xFFF80000	/* Reserved */</u></td></tr>
<tr><th id="409">409</th><td></td></tr>
<tr><th id="410">410</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_S3_QCU_QCBROVF_M" data-ref="_M/AR_ISR_S3_QCU_QCBROVF_M">AR_ISR_S3_QCU_QCBROVF_M</dfn>	0x000003FF	/* Mask for QCBROVF (QCU 0-9) */</u></td></tr>
<tr><th id="411">411</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_S3_QCU_QCBRURN_M" data-ref="_M/AR_ISR_S3_QCU_QCBRURN_M">AR_ISR_S3_QCU_QCBRURN_M</dfn>	0x03FF0000	/* Mask for QCBRURN (QCU 0-9) */</u></td></tr>
<tr><th id="412">412</th><td></td></tr>
<tr><th id="413">413</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_S4_QCU_QTRIG_M" data-ref="_M/AR_ISR_S4_QCU_QTRIG_M">AR_ISR_S4_QCU_QTRIG_M</dfn>	0x000003FF	/* Mask for QTRIG (QCU 0-9) */</u></td></tr>
<tr><th id="414">414</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_S4_RESV0" data-ref="_M/AR_ISR_S4_RESV0">AR_ISR_S4_RESV0</dfn>	0xFFFFFC00	/* Reserved */</u></td></tr>
<tr><th id="415">415</th><td></td></tr>
<tr><th id="416">416</th><td>	<i>/* Interrupt Mask Registers */</i></td></tr>
<tr><th id="417">417</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_RXOK" data-ref="_M/AR_IMR_RXOK">AR_IMR_RXOK</dfn>	0x00000001	/* At least one frame received sans errors */</u></td></tr>
<tr><th id="418">418</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_RXDESC" data-ref="_M/AR_IMR_RXDESC">AR_IMR_RXDESC</dfn>	0x00000002	/* Receive interrupt request */</u></td></tr>
<tr><th id="419">419</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_RXERR" data-ref="_M/AR_IMR_RXERR">AR_IMR_RXERR</dfn>	0x00000004	/* Receive error interrupt */</u></td></tr>
<tr><th id="420">420</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_RXNOPKT" data-ref="_M/AR_IMR_RXNOPKT">AR_IMR_RXNOPKT</dfn>	0x00000008	/* No frame received within timeout clock */</u></td></tr>
<tr><th id="421">421</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_RXEOL" data-ref="_M/AR_IMR_RXEOL">AR_IMR_RXEOL</dfn>	0x00000010	/* Received descriptor empty interrupt */</u></td></tr>
<tr><th id="422">422</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_RXORN" data-ref="_M/AR_IMR_RXORN">AR_IMR_RXORN</dfn>	0x00000020	/* Receive FIFO overrun interrupt */</u></td></tr>
<tr><th id="423">423</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_TXOK" data-ref="_M/AR_IMR_TXOK">AR_IMR_TXOK</dfn>	0x00000040	/* Transmit okay interrupt */</u></td></tr>
<tr><th id="424">424</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_TXDESC" data-ref="_M/AR_IMR_TXDESC">AR_IMR_TXDESC</dfn>	0x00000080	/* Transmit interrupt request */</u></td></tr>
<tr><th id="425">425</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_TXERR" data-ref="_M/AR_IMR_TXERR">AR_IMR_TXERR</dfn>	0x00000100	/* Transmit error interrupt */</u></td></tr>
<tr><th id="426">426</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_TXNOPKT" data-ref="_M/AR_IMR_TXNOPKT">AR_IMR_TXNOPKT</dfn>	0x00000200	/* No frame transmitted interrupt */</u></td></tr>
<tr><th id="427">427</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_TXEOL" data-ref="_M/AR_IMR_TXEOL">AR_IMR_TXEOL</dfn>	0x00000400	/* Transmit descriptor empty interrupt */</u></td></tr>
<tr><th id="428">428</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_TXURN" data-ref="_M/AR_IMR_TXURN">AR_IMR_TXURN</dfn>	0x00000800	/* Transmit FIFO underrun interrupt */</u></td></tr>
<tr><th id="429">429</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_MIB" data-ref="_M/AR_IMR_MIB">AR_IMR_MIB</dfn>	0x00001000	/* MIB interrupt - see MIBC */</u></td></tr>
<tr><th id="430">430</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_SWI" data-ref="_M/AR_IMR_SWI">AR_IMR_SWI</dfn>	0x00002000	/* Software interrupt */</u></td></tr>
<tr><th id="431">431</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_RXPHY" data-ref="_M/AR_IMR_RXPHY">AR_IMR_RXPHY</dfn>	0x00004000	/* PHY receive error interrupt */</u></td></tr>
<tr><th id="432">432</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_RXKCM" data-ref="_M/AR_IMR_RXKCM">AR_IMR_RXKCM</dfn>	0x00008000	/* Key-cache miss interrupt */</u></td></tr>
<tr><th id="433">433</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_SWBA" data-ref="_M/AR_IMR_SWBA">AR_IMR_SWBA</dfn>	0x00010000	/* Software beacon alert interrupt */</u></td></tr>
<tr><th id="434">434</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_BRSSI" data-ref="_M/AR_IMR_BRSSI">AR_IMR_BRSSI</dfn>	0x00020000	/* Beacon threshold interrupt */</u></td></tr>
<tr><th id="435">435</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_BMISS" data-ref="_M/AR_IMR_BMISS">AR_IMR_BMISS</dfn>	0x00040000	/* Beacon missed interrupt */</u></td></tr>
<tr><th id="436">436</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_HIUERR" data-ref="_M/AR_IMR_HIUERR">AR_IMR_HIUERR</dfn>	0x00080000	/* An unexpected bus error has occurred */</u></td></tr>
<tr><th id="437">437</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_BNR" data-ref="_M/AR_IMR_BNR">AR_IMR_BNR</dfn>	0x00100000	/* BNR interrupt */</u></td></tr>
<tr><th id="438">438</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_TIM" data-ref="_M/AR_IMR_TIM">AR_IMR_TIM</dfn>	0x00800000	/* TIM interrupt */</u></td></tr>
<tr><th id="439">439</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_GPIO" data-ref="_M/AR_IMR_GPIO">AR_IMR_GPIO</dfn>	0x01000000	/* GPIO Interrupt */</u></td></tr>
<tr><th id="440">440</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_QCBROVF" data-ref="_M/AR_IMR_QCBROVF">AR_IMR_QCBROVF</dfn>	0x02000000	/* QCU CBR overflow interrupt */</u></td></tr>
<tr><th id="441">441</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_QCBRURN" data-ref="_M/AR_IMR_QCBRURN">AR_IMR_QCBRURN</dfn>	0x04000000	/* QCU CBR underrun interrupt */</u></td></tr>
<tr><th id="442">442</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_QTRIG" data-ref="_M/AR_IMR_QTRIG">AR_IMR_QTRIG</dfn>	0x08000000	/* QCU scheduling trigger interrupt */</u></td></tr>
<tr><th id="443">443</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_RESV0" data-ref="_M/AR_IMR_RESV0">AR_IMR_RESV0</dfn>	0xF0000000	/* Reserved */</u></td></tr>
<tr><th id="444">444</th><td></td></tr>
<tr><th id="445">445</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_S0_QCU_TXOK" data-ref="_M/AR_IMR_S0_QCU_TXOK">AR_IMR_S0_QCU_TXOK</dfn>	0x000003FF	/* Mask for TXOK (QCU 0-9) */</u></td></tr>
<tr><th id="446">446</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_S0_QCU_TXOK_S" data-ref="_M/AR_IMR_S0_QCU_TXOK_S">AR_IMR_S0_QCU_TXOK_S</dfn>	0</u></td></tr>
<tr><th id="447">447</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_S0_QCU_TXDESC" data-ref="_M/AR_IMR_S0_QCU_TXDESC">AR_IMR_S0_QCU_TXDESC</dfn>	0x03FF0000	/* Mask for TXDESC (QCU 0-9) */</u></td></tr>
<tr><th id="448">448</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_S0_QCU_TXDESC_S" data-ref="_M/AR_IMR_S0_QCU_TXDESC_S">AR_IMR_S0_QCU_TXDESC_S</dfn>	16        	/* Shift for TXDESC (QCU 0-9) */</u></td></tr>
<tr><th id="449">449</th><td></td></tr>
<tr><th id="450">450</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_S1_QCU_TXERR" data-ref="_M/AR_IMR_S1_QCU_TXERR">AR_IMR_S1_QCU_TXERR</dfn>	0x000003FF	/* Mask for TXERR (QCU 0-9) */</u></td></tr>
<tr><th id="451">451</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_S1_QCU_TXERR_S" data-ref="_M/AR_IMR_S1_QCU_TXERR_S">AR_IMR_S1_QCU_TXERR_S</dfn>	0</u></td></tr>
<tr><th id="452">452</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_S1_QCU_TXEOL" data-ref="_M/AR_IMR_S1_QCU_TXEOL">AR_IMR_S1_QCU_TXEOL</dfn>	0x03FF0000	/* Mask for TXEOL (QCU 0-9) */</u></td></tr>
<tr><th id="453">453</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_S1_QCU_TXEOL_S" data-ref="_M/AR_IMR_S1_QCU_TXEOL_S">AR_IMR_S1_QCU_TXEOL_S</dfn>	16        	/* Shift for TXEOL (QCU 0-9) */</u></td></tr>
<tr><th id="454">454</th><td></td></tr>
<tr><th id="455">455</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_S2_QCU_TXURN" data-ref="_M/AR_IMR_S2_QCU_TXURN">AR_IMR_S2_QCU_TXURN</dfn>	0x000003FF	/* Mask for TXURN (QCU 0-9) */</u></td></tr>
<tr><th id="456">456</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_S2_QCU_TXURN_S" data-ref="_M/AR_IMR_S2_QCU_TXURN_S">AR_IMR_S2_QCU_TXURN_S</dfn>	0</u></td></tr>
<tr><th id="457">457</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_S2_MCABT" data-ref="_M/AR_IMR_S2_MCABT">AR_IMR_S2_MCABT</dfn>	0x00010000	/* Master cycle abort interrupt */</u></td></tr>
<tr><th id="458">458</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_S2_SSERR" data-ref="_M/AR_IMR_S2_SSERR">AR_IMR_S2_SSERR</dfn>	0x00020000	/* SERR interrupt */</u></td></tr>
<tr><th id="459">459</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_S2_DPERR" data-ref="_M/AR_IMR_S2_DPERR">AR_IMR_S2_DPERR</dfn>	0x00040000	/* PCI bus parity error */</u></td></tr>
<tr><th id="460">460</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_S2_RESV0" data-ref="_M/AR_IMR_S2_RESV0">AR_IMR_S2_RESV0</dfn>	0xFFF80000	/* Reserved */</u></td></tr>
<tr><th id="461">461</th><td></td></tr>
<tr><th id="462">462</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_S3_QCU_QCBROVF_M" data-ref="_M/AR_IMR_S3_QCU_QCBROVF_M">AR_IMR_S3_QCU_QCBROVF_M</dfn>	0x000003FF	/* Mask for QCBROVF (QCU 0-9) */</u></td></tr>
<tr><th id="463">463</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_S3_QCU_QCBRURN_M" data-ref="_M/AR_IMR_S3_QCU_QCBRURN_M">AR_IMR_S3_QCU_QCBRURN_M</dfn>	0x03FF0000	/* Mask for QCBRURN (QCU 0-9) */</u></td></tr>
<tr><th id="464">464</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_S3_QCU_QCBRURN_S" data-ref="_M/AR_IMR_S3_QCU_QCBRURN_S">AR_IMR_S3_QCU_QCBRURN_S</dfn>	16        	/* Shift for QCBRURN (QCU 0-9) */</u></td></tr>
<tr><th id="465">465</th><td></td></tr>
<tr><th id="466">466</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_S4_QCU_QTRIG_M" data-ref="_M/AR_IMR_S4_QCU_QTRIG_M">AR_IMR_S4_QCU_QTRIG_M</dfn>	0x000003FF	/* Mask for QTRIG (QCU 0-9) */</u></td></tr>
<tr><th id="467">467</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_S4_RESV0" data-ref="_M/AR_IMR_S4_RESV0">AR_IMR_S4_RESV0</dfn>	0xFFFFFC00	/* Reserved */</u></td></tr>
<tr><th id="468">468</th><td></td></tr>
<tr><th id="469">469</th><td>	<i>/* Interrupt status registers (read-and-clear access, secondary shadow copies) */</i></td></tr>
<tr><th id="470">470</th><td></td></tr>
<tr><th id="471">471</th><td>	<i>/* QCU registers */</i></td></tr>
<tr><th id="472">472</th><td><u>#define	<dfn class="macro" id="_M/AR_NUM_QCU" data-ref="_M/AR_NUM_QCU">AR_NUM_QCU</dfn>	10    	/* Only use QCU 0-9 for forward QCU compatibility */</u></td></tr>
<tr><th id="473">473</th><td><u>#define	<dfn class="macro" id="_M/AR_QCU_0" data-ref="_M/AR_QCU_0">AR_QCU_0</dfn>	0x0001</u></td></tr>
<tr><th id="474">474</th><td><u>#define	<dfn class="macro" id="_M/AR_QCU_1" data-ref="_M/AR_QCU_1">AR_QCU_1</dfn>	0x0002</u></td></tr>
<tr><th id="475">475</th><td><u>#define	<dfn class="macro" id="_M/AR_QCU_2" data-ref="_M/AR_QCU_2">AR_QCU_2</dfn>	0x0004</u></td></tr>
<tr><th id="476">476</th><td><u>#define	<dfn class="macro" id="_M/AR_QCU_3" data-ref="_M/AR_QCU_3">AR_QCU_3</dfn>	0x0008</u></td></tr>
<tr><th id="477">477</th><td><u>#define	<dfn class="macro" id="_M/AR_QCU_4" data-ref="_M/AR_QCU_4">AR_QCU_4</dfn>	0x0010</u></td></tr>
<tr><th id="478">478</th><td><u>#define	<dfn class="macro" id="_M/AR_QCU_5" data-ref="_M/AR_QCU_5">AR_QCU_5</dfn>	0x0020</u></td></tr>
<tr><th id="479">479</th><td><u>#define	<dfn class="macro" id="_M/AR_QCU_6" data-ref="_M/AR_QCU_6">AR_QCU_6</dfn>	0x0040</u></td></tr>
<tr><th id="480">480</th><td><u>#define	<dfn class="macro" id="_M/AR_QCU_7" data-ref="_M/AR_QCU_7">AR_QCU_7</dfn>	0x0080</u></td></tr>
<tr><th id="481">481</th><td><u>#define	<dfn class="macro" id="_M/AR_QCU_8" data-ref="_M/AR_QCU_8">AR_QCU_8</dfn>	0x0100</u></td></tr>
<tr><th id="482">482</th><td><u>#define	<dfn class="macro" id="_M/AR_QCU_9" data-ref="_M/AR_QCU_9">AR_QCU_9</dfn>	0x0200</u></td></tr>
<tr><th id="483">483</th><td></td></tr>
<tr><th id="484">484</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_TXE_M" data-ref="_M/AR_Q_TXE_M">AR_Q_TXE_M</dfn>	0x000003FF	/* Mask for TXE (QCU 0-9) */</u></td></tr>
<tr><th id="485">485</th><td></td></tr>
<tr><th id="486">486</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_TXD_M" data-ref="_M/AR_Q_TXD_M">AR_Q_TXD_M</dfn>	0x000003FF	/* Mask for TXD (QCU 0-9) */</u></td></tr>
<tr><th id="487">487</th><td></td></tr>
<tr><th id="488">488</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_CBRCFG_CBR_INTERVAL" data-ref="_M/AR_Q_CBRCFG_CBR_INTERVAL">AR_Q_CBRCFG_CBR_INTERVAL</dfn>	0x00FFFFFF	/* Mask for CBR interval (us) */</u></td></tr>
<tr><th id="489">489</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_CBRCFG_CBR_INTERVAL_S" data-ref="_M/AR_Q_CBRCFG_CBR_INTERVAL_S">AR_Q_CBRCFG_CBR_INTERVAL_S</dfn>		0	/* Shift for CBR interval */</u></td></tr>
<tr><th id="490">490</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_CBRCFG_CBR_OVF_THRESH" data-ref="_M/AR_Q_CBRCFG_CBR_OVF_THRESH">AR_Q_CBRCFG_CBR_OVF_THRESH</dfn>	0xFF000000	/* Mask for CBR overflow threshold */</u></td></tr>
<tr><th id="491">491</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_CBRCFG_CBR_OVF_THRESH_S" data-ref="_M/AR_Q_CBRCFG_CBR_OVF_THRESH_S">AR_Q_CBRCFG_CBR_OVF_THRESH_S</dfn>		24	/* Shift for " " " */</u></td></tr>
<tr><th id="492">492</th><td></td></tr>
<tr><th id="493">493</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_RDYTIMECFG_INT" data-ref="_M/AR_Q_RDYTIMECFG_INT">AR_Q_RDYTIMECFG_INT</dfn>	0x00FFFFFF 	/* CBR interval (us) */</u></td></tr>
<tr><th id="494">494</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_RDYTIMECFG_INT_S" data-ref="_M/AR_Q_RDYTIMECFG_INT_S">AR_Q_RDYTIMECFG_INT_S</dfn>	0		/* Shift for ReadyTime Interval (us) */</u></td></tr>
<tr><th id="495">495</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_RDYTIMECFG_DURATION_M" data-ref="_M/AR_Q_RDYTIMECFG_DURATION_M">AR_Q_RDYTIMECFG_DURATION_M</dfn>	0x00FFFFFF	/* Mask for CBR interval (us) */</u></td></tr>
<tr><th id="496">496</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_RDYTIMECFG_EN" data-ref="_M/AR_Q_RDYTIMECFG_EN">AR_Q_RDYTIMECFG_EN</dfn>	0x01000000	/* ReadyTime enable */</u></td></tr>
<tr><th id="497">497</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_RDYTIMECFG_RESV0" data-ref="_M/AR_Q_RDYTIMECFG_RESV0">AR_Q_RDYTIMECFG_RESV0</dfn>	0xFE000000	/* Reserved */</u></td></tr>
<tr><th id="498">498</th><td></td></tr>
<tr><th id="499">499</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_ONESHOTARM_SC_M" data-ref="_M/AR_Q_ONESHOTARM_SC_M">AR_Q_ONESHOTARM_SC_M</dfn>	0x0000FFFF	/* Mask for MAC_Q_ONESHOTARM_SC (QCU 0-15) */</u></td></tr>
<tr><th id="500">500</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_ONESHOTARM_SC_RESV0" data-ref="_M/AR_Q_ONESHOTARM_SC_RESV0">AR_Q_ONESHOTARM_SC_RESV0</dfn> 0xFFFF0000	/* Reserved */</u></td></tr>
<tr><th id="501">501</th><td></td></tr>
<tr><th id="502">502</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_ONESHOTARM_CC_M" data-ref="_M/AR_Q_ONESHOTARM_CC_M">AR_Q_ONESHOTARM_CC_M</dfn>	0x0000FFFF	/* Mask for MAC_Q_ONESHOTARM_CC (QCU 0-15) */</u></td></tr>
<tr><th id="503">503</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_ONESHOTARM_CC_RESV0" data-ref="_M/AR_Q_ONESHOTARM_CC_RESV0">AR_Q_ONESHOTARM_CC_RESV0</dfn> 0xFFFF0000	/* Reserved */</u></td></tr>
<tr><th id="504">504</th><td></td></tr>
<tr><th id="505">505</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_MISC_FSP_M" data-ref="_M/AR_Q_MISC_FSP_M">AR_Q_MISC_FSP_M</dfn>		0x0000000F	/* Mask for Frame Scheduling Policy */</u></td></tr>
<tr><th id="506">506</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_MISC_FSP_ASAP" data-ref="_M/AR_Q_MISC_FSP_ASAP">AR_Q_MISC_FSP_ASAP</dfn>		0	/* ASAP */</u></td></tr>
<tr><th id="507">507</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_MISC_FSP_CBR" data-ref="_M/AR_Q_MISC_FSP_CBR">AR_Q_MISC_FSP_CBR</dfn>		1	/* CBR */</u></td></tr>
<tr><th id="508">508</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_MISC_FSP_DBA_GATED" data-ref="_M/AR_Q_MISC_FSP_DBA_GATED">AR_Q_MISC_FSP_DBA_GATED</dfn>		2	/* DMA Beacon Alert gated */</u></td></tr>
<tr><th id="509">509</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_MISC_FSP_TIM_GATED" data-ref="_M/AR_Q_MISC_FSP_TIM_GATED">AR_Q_MISC_FSP_TIM_GATED</dfn>		3	/* TIM gated */</u></td></tr>
<tr><th id="510">510</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_MISC_FSP_BEACON_SENT_GATED" data-ref="_M/AR_Q_MISC_FSP_BEACON_SENT_GATED">AR_Q_MISC_FSP_BEACON_SENT_GATED</dfn>	4	/* Beacon-sent-gated */</u></td></tr>
<tr><th id="511">511</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_MISC_ONE_SHOT_EN" data-ref="_M/AR_Q_MISC_ONE_SHOT_EN">AR_Q_MISC_ONE_SHOT_EN</dfn>	0x00000010	/* OneShot enable */</u></td></tr>
<tr><th id="512">512</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_MISC_CBR_INCR_DIS1" data-ref="_M/AR_Q_MISC_CBR_INCR_DIS1">AR_Q_MISC_CBR_INCR_DIS1</dfn>	0x00000020	/* Disable CBR expired counter</u></td></tr>
<tr><th id="513">513</th><td><u>						   incr (empty q) */</u></td></tr>
<tr><th id="514">514</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_MISC_CBR_INCR_DIS0" data-ref="_M/AR_Q_MISC_CBR_INCR_DIS0">AR_Q_MISC_CBR_INCR_DIS0</dfn>	0x00000040	/* Disable CBR expired counter</u></td></tr>
<tr><th id="515">515</th><td><u>						   incr (empty beacon q) */</u></td></tr>
<tr><th id="516">516</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_MISC_BEACON_USE" data-ref="_M/AR_Q_MISC_BEACON_USE">AR_Q_MISC_BEACON_USE</dfn>	0x00000080	/* Beacon use indication */</u></td></tr>
<tr><th id="517">517</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_MISC_CBR_EXP_CNTR_LIMIT" data-ref="_M/AR_Q_MISC_CBR_EXP_CNTR_LIMIT">AR_Q_MISC_CBR_EXP_CNTR_LIMIT</dfn>	0x00000100	/* CBR expired counter limit enable */</u></td></tr>
<tr><th id="518">518</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_MISC_RDYTIME_EXP_POLICY" data-ref="_M/AR_Q_MISC_RDYTIME_EXP_POLICY">AR_Q_MISC_RDYTIME_EXP_POLICY</dfn>	0x00000200	/* Enable TXE cleared on ReadyTime expired or VEOL */</u></td></tr>
<tr><th id="519">519</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_MISC_RESET_CBR_EXP_CTR" data-ref="_M/AR_Q_MISC_RESET_CBR_EXP_CTR">AR_Q_MISC_RESET_CBR_EXP_CTR</dfn>	0x00000400	/* Reset CBR expired counter */</u></td></tr>
<tr><th id="520">520</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_MISC_DCU_EARLY_TERM_REQ" data-ref="_M/AR_Q_MISC_DCU_EARLY_TERM_REQ">AR_Q_MISC_DCU_EARLY_TERM_REQ</dfn>	0x00000800	/* DCU frame early termination request control */</u></td></tr>
<tr><th id="521">521</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_MISC_RESV0" data-ref="_M/AR_Q_MISC_RESV0">AR_Q_MISC_RESV0</dfn>	0xFFFFF000	/* Reserved */</u></td></tr>
<tr><th id="522">522</th><td></td></tr>
<tr><th id="523">523</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_STS_PEND_FR_CNT_M" data-ref="_M/AR_Q_STS_PEND_FR_CNT_M">AR_Q_STS_PEND_FR_CNT_M</dfn>	0x00000003	/* Mask for Pending Frame Count */</u></td></tr>
<tr><th id="524">524</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_STS_RESV0" data-ref="_M/AR_Q_STS_RESV0">AR_Q_STS_RESV0</dfn>	0x000000FC	/* Reserved */</u></td></tr>
<tr><th id="525">525</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_STS_CBR_EXP_CNT_M" data-ref="_M/AR_Q_STS_CBR_EXP_CNT_M">AR_Q_STS_CBR_EXP_CNT_M</dfn>	0x0000FF00	/* Mask for CBR expired counter */</u></td></tr>
<tr><th id="526">526</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_STS_RESV1" data-ref="_M/AR_Q_STS_RESV1">AR_Q_STS_RESV1</dfn>	0xFFFF0000	/* Reserved */</u></td></tr>
<tr><th id="527">527</th><td></td></tr>
<tr><th id="528">528</th><td><u>#define	<dfn class="macro" id="_M/AR_Q_RDYTIMESHDN_M" data-ref="_M/AR_Q_RDYTIMESHDN_M">AR_Q_RDYTIMESHDN_M</dfn>	0x000003FF	/* Mask for ReadyTimeShutdown status (QCU 0-9) */</u></td></tr>
<tr><th id="529">529</th><td></td></tr>
<tr><th id="530">530</th><td>	<i>/* DCU registers */</i></td></tr>
<tr><th id="531">531</th><td><u>#define	<dfn class="macro" id="_M/AR_NUM_DCU" data-ref="_M/AR_NUM_DCU">AR_NUM_DCU</dfn>	10    	/* Only use 10 DCU's for forward QCU/DCU compatibility */</u></td></tr>
<tr><th id="532">532</th><td><u>#define	<dfn class="macro" id="_M/AR_DCU_0" data-ref="_M/AR_DCU_0">AR_DCU_0</dfn>	0x0001</u></td></tr>
<tr><th id="533">533</th><td><u>#define	<dfn class="macro" id="_M/AR_DCU_1" data-ref="_M/AR_DCU_1">AR_DCU_1</dfn>	0x0002</u></td></tr>
<tr><th id="534">534</th><td><u>#define	<dfn class="macro" id="_M/AR_DCU_2" data-ref="_M/AR_DCU_2">AR_DCU_2</dfn>	0x0004</u></td></tr>
<tr><th id="535">535</th><td><u>#define	<dfn class="macro" id="_M/AR_DCU_3" data-ref="_M/AR_DCU_3">AR_DCU_3</dfn>	0x0008</u></td></tr>
<tr><th id="536">536</th><td><u>#define	<dfn class="macro" id="_M/AR_DCU_4" data-ref="_M/AR_DCU_4">AR_DCU_4</dfn>	0x0010</u></td></tr>
<tr><th id="537">537</th><td><u>#define	<dfn class="macro" id="_M/AR_DCU_5" data-ref="_M/AR_DCU_5">AR_DCU_5</dfn>	0x0020</u></td></tr>
<tr><th id="538">538</th><td><u>#define	<dfn class="macro" id="_M/AR_DCU_6" data-ref="_M/AR_DCU_6">AR_DCU_6</dfn>	0x0040</u></td></tr>
<tr><th id="539">539</th><td><u>#define	<dfn class="macro" id="_M/AR_DCU_7" data-ref="_M/AR_DCU_7">AR_DCU_7</dfn>	0x0080</u></td></tr>
<tr><th id="540">540</th><td><u>#define	<dfn class="macro" id="_M/AR_DCU_8" data-ref="_M/AR_DCU_8">AR_DCU_8</dfn>	0x0100</u></td></tr>
<tr><th id="541">541</th><td><u>#define	<dfn class="macro" id="_M/AR_DCU_9" data-ref="_M/AR_DCU_9">AR_DCU_9</dfn>	0x0200</u></td></tr>
<tr><th id="542">542</th><td></td></tr>
<tr><th id="543">543</th><td><u>#define	<dfn class="macro" id="_M/AR_D_QCUMASK_M" data-ref="_M/AR_D_QCUMASK_M">AR_D_QCUMASK_M</dfn>	0x000003FF	/* Mask for QCU Mask (QCU 0-9) */</u></td></tr>
<tr><th id="544">544</th><td><u>#define	<dfn class="macro" id="_M/AR_D_QCUMASK_RESV0" data-ref="_M/AR_D_QCUMASK_RESV0">AR_D_QCUMASK_RESV0</dfn>	0xFFFFFC00	/* Reserved */</u></td></tr>
<tr><th id="545">545</th><td></td></tr>
<tr><th id="546">546</th><td><u>#define	<dfn class="macro" id="_M/AR_D_LCL_IFS_CWMIN" data-ref="_M/AR_D_LCL_IFS_CWMIN">AR_D_LCL_IFS_CWMIN</dfn>	0x000003FF	/* Mask for CW_MIN */</u></td></tr>
<tr><th id="547">547</th><td><u>#define	<dfn class="macro" id="_M/AR_D_LCL_IFS_CWMIN_S" data-ref="_M/AR_D_LCL_IFS_CWMIN_S">AR_D_LCL_IFS_CWMIN_S</dfn>	0		/* Shift for CW_MIN */</u></td></tr>
<tr><th id="548">548</th><td><u>#define	<dfn class="macro" id="_M/AR_D_LCL_IFS_CWMAX" data-ref="_M/AR_D_LCL_IFS_CWMAX">AR_D_LCL_IFS_CWMAX</dfn>	0x000FFC00	/* Mask for CW_MAX */</u></td></tr>
<tr><th id="549">549</th><td><u>#define	<dfn class="macro" id="_M/AR_D_LCL_IFS_CWMAX_S" data-ref="_M/AR_D_LCL_IFS_CWMAX_S">AR_D_LCL_IFS_CWMAX_S</dfn>	10        	/* Shift for CW_MAX */</u></td></tr>
<tr><th id="550">550</th><td><u>#define	<dfn class="macro" id="_M/AR_D_LCL_IFS_AIFS" data-ref="_M/AR_D_LCL_IFS_AIFS">AR_D_LCL_IFS_AIFS</dfn>	0x0FF00000	/* Mask for AIFS */</u></td></tr>
<tr><th id="551">551</th><td><u>#define	<dfn class="macro" id="_M/AR_D_LCL_IFS_AIFS_S" data-ref="_M/AR_D_LCL_IFS_AIFS_S">AR_D_LCL_IFS_AIFS_S</dfn>	20        	/* Shift for AIFS */</u></td></tr>
<tr><th id="552">552</th><td><u>#define	<dfn class="macro" id="_M/AR_D_LCL_IFS_RESV0" data-ref="_M/AR_D_LCL_IFS_RESV0">AR_D_LCL_IFS_RESV0</dfn>	0xF0000000	/* Reserved */</u></td></tr>
<tr><th id="553">553</th><td></td></tr>
<tr><th id="554">554</th><td><u>#define	<dfn class="macro" id="_M/AR_D_RETRY_LIMIT_FR_SH" data-ref="_M/AR_D_RETRY_LIMIT_FR_SH">AR_D_RETRY_LIMIT_FR_SH</dfn>	0x0000000F	/* Mask for frame short retry limit */</u></td></tr>
<tr><th id="555">555</th><td><u>#define	<dfn class="macro" id="_M/AR_D_RETRY_LIMIT_FR_SH_S" data-ref="_M/AR_D_RETRY_LIMIT_FR_SH_S">AR_D_RETRY_LIMIT_FR_SH_S</dfn>	0	/* Shift for frame short retry limit */</u></td></tr>
<tr><th id="556">556</th><td><u>#define	<dfn class="macro" id="_M/AR_D_RETRY_LIMIT_FR_LG" data-ref="_M/AR_D_RETRY_LIMIT_FR_LG">AR_D_RETRY_LIMIT_FR_LG</dfn>	0x000000F0	/* Mask for frame long retry limit */</u></td></tr>
<tr><th id="557">557</th><td><u>#define	<dfn class="macro" id="_M/AR_D_RETRY_LIMIT_FR_LG_S" data-ref="_M/AR_D_RETRY_LIMIT_FR_LG_S">AR_D_RETRY_LIMIT_FR_LG_S</dfn>	4	/* Shift for frame long retry limit */</u></td></tr>
<tr><th id="558">558</th><td><u>#define	<dfn class="macro" id="_M/AR_D_RETRY_LIMIT_STA_SH" data-ref="_M/AR_D_RETRY_LIMIT_STA_SH">AR_D_RETRY_LIMIT_STA_SH</dfn>	0x00003F00	/* Mask for station short retry limit */</u></td></tr>
<tr><th id="559">559</th><td><u>#define	<dfn class="macro" id="_M/AR_D_RETRY_LIMIT_STA_SH_S" data-ref="_M/AR_D_RETRY_LIMIT_STA_SH_S">AR_D_RETRY_LIMIT_STA_SH_S</dfn>	8	/* Shift for station short retry limit */</u></td></tr>
<tr><th id="560">560</th><td><u>#define	<dfn class="macro" id="_M/AR_D_RETRY_LIMIT_STA_LG" data-ref="_M/AR_D_RETRY_LIMIT_STA_LG">AR_D_RETRY_LIMIT_STA_LG</dfn>	0x000FC000	/* Mask for station short retry limit */</u></td></tr>
<tr><th id="561">561</th><td><u>#define	<dfn class="macro" id="_M/AR_D_RETRY_LIMIT_STA_LG_S" data-ref="_M/AR_D_RETRY_LIMIT_STA_LG_S">AR_D_RETRY_LIMIT_STA_LG_S</dfn>	14	/* Shift for station short retry limit */</u></td></tr>
<tr><th id="562">562</th><td><u>#define	<dfn class="macro" id="_M/AR_D_RETRY_LIMIT_RESV0" data-ref="_M/AR_D_RETRY_LIMIT_RESV0">AR_D_RETRY_LIMIT_RESV0</dfn>	0xFFF00000	/* Reserved */</u></td></tr>
<tr><th id="563">563</th><td></td></tr>
<tr><th id="564">564</th><td><u>#define	<dfn class="macro" id="_M/AR_D_CHNTIME_EN" data-ref="_M/AR_D_CHNTIME_EN">AR_D_CHNTIME_EN</dfn>	0x00100000	/* ChannelTime enable */</u></td></tr>
<tr><th id="565">565</th><td><u>#define	<dfn class="macro" id="_M/AR_D_CHNTIME_RESV0" data-ref="_M/AR_D_CHNTIME_RESV0">AR_D_CHNTIME_RESV0</dfn>	0xFFE00000	/* Reserved */</u></td></tr>
<tr><th id="566">566</th><td><u>#define	<dfn class="macro" id="_M/AR_D_CHNTIME_DUR" data-ref="_M/AR_D_CHNTIME_DUR">AR_D_CHNTIME_DUR</dfn>	0x000FFFFF	/* Mask for ChannelTime duration (us) */</u></td></tr>
<tr><th id="567">567</th><td><u>#define <dfn class="macro" id="_M/AR_D_CHNTIME_DUR_S" data-ref="_M/AR_D_CHNTIME_DUR_S">AR_D_CHNTIME_DUR_S</dfn>              0 /* Shift for ChannelTime duration */</u></td></tr>
<tr><th id="568">568</th><td></td></tr>
<tr><th id="569">569</th><td><u>#define	<dfn class="macro" id="_M/AR_D_MISC_BKOFF_THRESH_M" data-ref="_M/AR_D_MISC_BKOFF_THRESH_M">AR_D_MISC_BKOFF_THRESH_M</dfn>	0x000007FF	/* Mask for Backoff threshold setting */</u></td></tr>
<tr><th id="570">570</th><td><u>#define <dfn class="macro" id="_M/AR_D_MISC_FRAG_BKOFF_EN" data-ref="_M/AR_D_MISC_FRAG_BKOFF_EN">AR_D_MISC_FRAG_BKOFF_EN</dfn>         0x00000200 /* Backoff during a frag burst */</u></td></tr>
<tr><th id="571">571</th><td><u>#define	<dfn class="macro" id="_M/AR_D_MISC_HCF_POLL_EN" data-ref="_M/AR_D_MISC_HCF_POLL_EN">AR_D_MISC_HCF_POLL_EN</dfn>	0x00000800	/* HFC poll enable */</u></td></tr>
<tr><th id="572">572</th><td><u>#define	<dfn class="macro" id="_M/AR_D_MISC_BKOFF_PERSISTENCE" data-ref="_M/AR_D_MISC_BKOFF_PERSISTENCE">AR_D_MISC_BKOFF_PERSISTENCE</dfn>	0x00001000	/* Backoff persistence factor setting */</u></td></tr>
<tr><th id="573">573</th><td><u>#define	<dfn class="macro" id="_M/AR_D_MISC_FR_PREFETCH_EN" data-ref="_M/AR_D_MISC_FR_PREFETCH_EN">AR_D_MISC_FR_PREFETCH_EN</dfn>	0x00002000	/* Frame prefetch enable */</u></td></tr>
<tr><th id="574">574</th><td><u>#define	<dfn class="macro" id="_M/AR_D_MISC_VIR_COL_HANDLING_M" data-ref="_M/AR_D_MISC_VIR_COL_HANDLING_M">AR_D_MISC_VIR_COL_HANDLING_M</dfn>	0x0000C000	/* Mask for Virtual collision handling policy */</u></td></tr>
<tr><th id="575">575</th><td><u>#define	<dfn class="macro" id="_M/AR_D_MISC_VIR_COL_HANDLING_NORMAL" data-ref="_M/AR_D_MISC_VIR_COL_HANDLING_NORMAL">AR_D_MISC_VIR_COL_HANDLING_NORMAL</dfn>	0     	/* Normal */</u></td></tr>
<tr><th id="576">576</th><td><u>#define	<dfn class="macro" id="_M/AR_D_MISC_VIR_COL_HANDLING_MODIFIED" data-ref="_M/AR_D_MISC_VIR_COL_HANDLING_MODIFIED">AR_D_MISC_VIR_COL_HANDLING_MODIFIED</dfn>	1   	/* Modified */</u></td></tr>
<tr><th id="577">577</th><td><u>#define	<dfn class="macro" id="_M/AR_D_MISC_VIR_COL_HANDLING_IGNORE" data-ref="_M/AR_D_MISC_VIR_COL_HANDLING_IGNORE">AR_D_MISC_VIR_COL_HANDLING_IGNORE</dfn>	2     	/* Ignore */</u></td></tr>
<tr><th id="578">578</th><td><u>#define	<dfn class="macro" id="_M/AR_D_MISC_BEACON_USE" data-ref="_M/AR_D_MISC_BEACON_USE">AR_D_MISC_BEACON_USE</dfn>	0x00010000	/* Beacon use indication */</u></td></tr>
<tr><th id="579">579</th><td><u>#define	<dfn class="macro" id="_M/AR_D_MISC_ARB_LOCKOUT_CNTRL" data-ref="_M/AR_D_MISC_ARB_LOCKOUT_CNTRL">AR_D_MISC_ARB_LOCKOUT_CNTRL</dfn>	0x00060000	/* Mask for DCU arbiter lockout control */</u></td></tr>
<tr><th id="580">580</th><td><u>#define	<dfn class="macro" id="_M/AR_D_MISC_ARB_LOCKOUT_CNTRL_S" data-ref="_M/AR_D_MISC_ARB_LOCKOUT_CNTRL_S">AR_D_MISC_ARB_LOCKOUT_CNTRL_S</dfn>	17        	/* Shift for DCU arbiter lockout control */</u></td></tr>
<tr><th id="581">581</th><td><u>#define	<dfn class="macro" id="_M/AR_D_MISC_ARB_LOCKOUT_CNTRL_NONE" data-ref="_M/AR_D_MISC_ARB_LOCKOUT_CNTRL_NONE">AR_D_MISC_ARB_LOCKOUT_CNTRL_NONE</dfn>	0      	/* No lockout */</u></td></tr>
<tr><th id="582">582</th><td><u>#define	<dfn class="macro" id="_M/AR_D_MISC_ARB_LOCKOUT_CNTRL_INTRA_FR" data-ref="_M/AR_D_MISC_ARB_LOCKOUT_CNTRL_INTRA_FR">AR_D_MISC_ARB_LOCKOUT_CNTRL_INTRA_FR</dfn>	1  	/* Intra-frame */</u></td></tr>
<tr><th id="583">583</th><td><u>#define	<dfn class="macro" id="_M/AR_D_MISC_ARB_LOCKOUT_CNTRL_GLOBAL" data-ref="_M/AR_D_MISC_ARB_LOCKOUT_CNTRL_GLOBAL">AR_D_MISC_ARB_LOCKOUT_CNTRL_GLOBAL</dfn>	2    	/* Global */</u></td></tr>
<tr><th id="584">584</th><td><u>#define	<dfn class="macro" id="_M/AR_D_MISC_ARB_LOCKOUT_IGNORE" data-ref="_M/AR_D_MISC_ARB_LOCKOUT_IGNORE">AR_D_MISC_ARB_LOCKOUT_IGNORE</dfn>	0x00080000	/* DCU arbiter lockout ignore control */</u></td></tr>
<tr><th id="585">585</th><td><u>#define	<dfn class="macro" id="_M/AR_D_MISC_SEQ_NUM_INCR_DIS" data-ref="_M/AR_D_MISC_SEQ_NUM_INCR_DIS">AR_D_MISC_SEQ_NUM_INCR_DIS</dfn>	0x00100000	/* Sequence number increment disable */</u></td></tr>
<tr><th id="586">586</th><td><u>#define	<dfn class="macro" id="_M/AR_D_MISC_POST_FR_BKOFF_DIS" data-ref="_M/AR_D_MISC_POST_FR_BKOFF_DIS">AR_D_MISC_POST_FR_BKOFF_DIS</dfn>	0x00200000	/* Post-frame backoff disable */</u></td></tr>
<tr><th id="587">587</th><td><u>#define	<dfn class="macro" id="_M/AR_D_MISC_VIRT_COLL_POLICY" data-ref="_M/AR_D_MISC_VIRT_COLL_POLICY">AR_D_MISC_VIRT_COLL_POLICY</dfn>	0x00400000	/* Virtual coll. handling policy */</u></td></tr>
<tr><th id="588">588</th><td><u>#define	<dfn class="macro" id="_M/AR_D_MISC_BLOWN_IFS_POLICY" data-ref="_M/AR_D_MISC_BLOWN_IFS_POLICY">AR_D_MISC_BLOWN_IFS_POLICY</dfn>	0x00800000	/* Blown IFS handling policy */</u></td></tr>
<tr><th id="589">589</th><td><u>#define	<dfn class="macro" id="_M/AR5311_D_MISC_SEQ_NUM_CONTROL" data-ref="_M/AR5311_D_MISC_SEQ_NUM_CONTROL">AR5311_D_MISC_SEQ_NUM_CONTROL</dfn>	0x01000000	/* Sequence Number local or global */</u></td></tr>
<tr><th id="590">590</th><td>						<i>/* Maui2/Spirit only, reserved on Oahu */</i></td></tr>
<tr><th id="591">591</th><td><u>#define	<dfn class="macro" id="_M/AR_D_MISC_RESV0" data-ref="_M/AR_D_MISC_RESV0">AR_D_MISC_RESV0</dfn>	0xFE000000	/* Reserved */</u></td></tr>
<tr><th id="592">592</th><td></td></tr>
<tr><th id="593">593</th><td><u>#define	<dfn class="macro" id="_M/AR_D_SEQNUM_M" data-ref="_M/AR_D_SEQNUM_M">AR_D_SEQNUM_M</dfn>	0x00000FFF	/* Mask for value of sequence number */</u></td></tr>
<tr><th id="594">594</th><td><u>#define	<dfn class="macro" id="_M/AR_D_SEQNUM_RESV0" data-ref="_M/AR_D_SEQNUM_RESV0">AR_D_SEQNUM_RESV0</dfn>	0xFFFFF000	/* Reserved */</u></td></tr>
<tr><th id="595">595</th><td></td></tr>
<tr><th id="596">596</th><td><u>#define	<dfn class="macro" id="_M/AR_D_GBL_IFS_MISC_LFSR_SLICE_SEL" data-ref="_M/AR_D_GBL_IFS_MISC_LFSR_SLICE_SEL">AR_D_GBL_IFS_MISC_LFSR_SLICE_SEL</dfn>	0x00000007	/* Mask forLFSR slice select */</u></td></tr>
<tr><th id="597">597</th><td><u>#define	<dfn class="macro" id="_M/AR_D_GBL_IFS_MISC_TURBO_MODE" data-ref="_M/AR_D_GBL_IFS_MISC_TURBO_MODE">AR_D_GBL_IFS_MISC_TURBO_MODE</dfn>	0x00000008	/* Turbo mode indication */</u></td></tr>
<tr><th id="598">598</th><td><u>#define	<dfn class="macro" id="_M/AR_D_GBL_IFS_MISC_SIFS_DURATION_USEC" data-ref="_M/AR_D_GBL_IFS_MISC_SIFS_DURATION_USEC">AR_D_GBL_IFS_MISC_SIFS_DURATION_USEC</dfn>	0x000003F0	/* Mask for SIFS duration (us) */</u></td></tr>
<tr><th id="599">599</th><td><u>#define	<dfn class="macro" id="_M/AR_D_GBL_IFS_MISC_USEC_DURATION" data-ref="_M/AR_D_GBL_IFS_MISC_USEC_DURATION">AR_D_GBL_IFS_MISC_USEC_DURATION</dfn>	0x000FFC00	/* Mask for microsecond duration */</u></td></tr>
<tr><th id="600">600</th><td><u>#define	<dfn class="macro" id="_M/AR_D_GBL_IFS_MISC_DCU_ARBITER_DLY" data-ref="_M/AR_D_GBL_IFS_MISC_DCU_ARBITER_DLY">AR_D_GBL_IFS_MISC_DCU_ARBITER_DLY</dfn>	0x00300000	/* Mask for DCU arbiter delay */</u></td></tr>
<tr><th id="601">601</th><td><u>#define	<dfn class="macro" id="_M/AR_D_GBL_IFS_MISC_RESV0" data-ref="_M/AR_D_GBL_IFS_MISC_RESV0">AR_D_GBL_IFS_MISC_RESV0</dfn>	0xFFC00000	/* Reserved */</u></td></tr>
<tr><th id="602">602</th><td></td></tr>
<tr><th id="603">603</th><td><i>/* Oahu only */</i></td></tr>
<tr><th id="604">604</th><td><u>#define	<dfn class="macro" id="_M/AR_D_TXPSE_CTRL_M" data-ref="_M/AR_D_TXPSE_CTRL_M">AR_D_TXPSE_CTRL_M</dfn>	0x000003FF	/* Mask of DCUs to pause (DCUs 0-9) */</u></td></tr>
<tr><th id="605">605</th><td><u>#define	<dfn class="macro" id="_M/AR_D_TXPSE_RESV0" data-ref="_M/AR_D_TXPSE_RESV0">AR_D_TXPSE_RESV0</dfn>	0x0000FC00	/* Reserved */</u></td></tr>
<tr><th id="606">606</th><td><u>#define	<dfn class="macro" id="_M/AR_D_TXPSE_STATUS" data-ref="_M/AR_D_TXPSE_STATUS">AR_D_TXPSE_STATUS</dfn>	0x00010000	/* Transmit pause status */</u></td></tr>
<tr><th id="607">607</th><td><u>#define	<dfn class="macro" id="_M/AR_D_TXPSE_RESV1" data-ref="_M/AR_D_TXPSE_RESV1">AR_D_TXPSE_RESV1</dfn>	0xFFFE0000	/* Reserved */</u></td></tr>
<tr><th id="608">608</th><td></td></tr>
<tr><th id="609">609</th><td>	<i>/* DMA &amp; PCI Registers in PCI space (usable during sleep) */</i></td></tr>
<tr><th id="610">610</th><td><u>#define	<dfn class="macro" id="_M/AR_RC_MAC" data-ref="_M/AR_RC_MAC">AR_RC_MAC</dfn>	0x00000001	/* MAC reset */</u></td></tr>
<tr><th id="611">611</th><td><u>#define	<dfn class="macro" id="_M/AR_RC_BB" data-ref="_M/AR_RC_BB">AR_RC_BB</dfn>	0x00000002	/* Baseband reset */</u></td></tr>
<tr><th id="612">612</th><td><u>#define	<dfn class="macro" id="_M/AR_RC_RESV0" data-ref="_M/AR_RC_RESV0">AR_RC_RESV0</dfn>	0x00000004	/* Reserved */</u></td></tr>
<tr><th id="613">613</th><td><u>#define	<dfn class="macro" id="_M/AR_RC_RESV1" data-ref="_M/AR_RC_RESV1">AR_RC_RESV1</dfn>	0x00000008	/* Reserved */</u></td></tr>
<tr><th id="614">614</th><td><u>#define	<dfn class="macro" id="_M/AR_RC_PCI" data-ref="_M/AR_RC_PCI">AR_RC_PCI</dfn>	0x00000010	/* PCI-core reset */</u></td></tr>
<tr><th id="615">615</th><td><u>#define	<dfn class="macro" id="_M/AR_RC_BITS" data-ref="_M/AR_RC_BITS">AR_RC_BITS</dfn>	"\20\1MAC\2BB\3RESV0\4RESV1\5RPCI"</u></td></tr>
<tr><th id="616">616</th><td></td></tr>
<tr><th id="617">617</th><td><u>#define	<dfn class="macro" id="_M/AR_SCR_SLDUR" data-ref="_M/AR_SCR_SLDUR">AR_SCR_SLDUR</dfn>	0x0000ffff	/* sleep duration mask, units of 128us */</u></td></tr>
<tr><th id="618">618</th><td><u>#define	<dfn class="macro" id="_M/AR_SCR_SLDUR_S" data-ref="_M/AR_SCR_SLDUR_S">AR_SCR_SLDUR_S</dfn>	0</u></td></tr>
<tr><th id="619">619</th><td><u>#define	<dfn class="macro" id="_M/AR_SCR_SLE" data-ref="_M/AR_SCR_SLE">AR_SCR_SLE</dfn>	0x00030000	/* sleep enable mask */</u></td></tr>
<tr><th id="620">620</th><td><u>#define	<dfn class="macro" id="_M/AR_SCR_SLE_S" data-ref="_M/AR_SCR_SLE_S">AR_SCR_SLE_S</dfn>	16		/* sleep enable bits shift */</u></td></tr>
<tr><th id="621">621</th><td><u>#define	<dfn class="macro" id="_M/AR_SCR_SLE_WAKE" data-ref="_M/AR_SCR_SLE_WAKE">AR_SCR_SLE_WAKE</dfn>	0x00000000	/* force wake */</u></td></tr>
<tr><th id="622">622</th><td><u>#define	<dfn class="macro" id="_M/AR_SCR_SLE_SLP" data-ref="_M/AR_SCR_SLE_SLP">AR_SCR_SLE_SLP</dfn>	0x00010000U	/* force sleep */</u></td></tr>
<tr><th id="623">623</th><td><u>#define	<dfn class="macro" id="_M/AR_SCR_SLE_NORM" data-ref="_M/AR_SCR_SLE_NORM">AR_SCR_SLE_NORM</dfn>	0x00020000U	/* sleep logic normal operation */</u></td></tr>
<tr><th id="624">624</th><td><u>#define	<dfn class="macro" id="_M/AR_SCR_SLE_UNITS" data-ref="_M/AR_SCR_SLE_UNITS">AR_SCR_SLE_UNITS</dfn>	0x00000008	/* SCR units/TU */</u></td></tr>
<tr><th id="625">625</th><td><u>#define	<dfn class="macro" id="_M/AR_SCR_BITS" data-ref="_M/AR_SCR_BITS">AR_SCR_BITS</dfn>	"\20\20SLE_SLP\21SLE"</u></td></tr>
<tr><th id="626">626</th><td></td></tr>
<tr><th id="627">627</th><td><u>#define	<dfn class="macro" id="_M/AR_INTPEND_TRUE" data-ref="_M/AR_INTPEND_TRUE">AR_INTPEND_TRUE</dfn>	0x00000001	/* interrupt pending */</u></td></tr>
<tr><th id="628">628</th><td><u>#define	<dfn class="macro" id="_M/AR_INTPEND_BITS" data-ref="_M/AR_INTPEND_BITS">AR_INTPEND_BITS</dfn>	"\20\1IP"</u></td></tr>
<tr><th id="629">629</th><td></td></tr>
<tr><th id="630">630</th><td><u>#define	<dfn class="macro" id="_M/AR_SFR_SLEEP" data-ref="_M/AR_SFR_SLEEP">AR_SFR_SLEEP</dfn>	0x00000001	/* force sleep */</u></td></tr>
<tr><th id="631">631</th><td></td></tr>
<tr><th id="632">632</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_CLKRUNEN" data-ref="_M/AR_PCICFG_CLKRUNEN">AR_PCICFG_CLKRUNEN</dfn>	0x00000004	/* enable PCI CLKRUN function */</u></td></tr>
<tr><th id="633">633</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_EEPROM_SIZE_M" data-ref="_M/AR_PCICFG_EEPROM_SIZE_M">AR_PCICFG_EEPROM_SIZE_M</dfn>	0x00000018	/* Mask for EEPROM size */</u></td></tr>
<tr><th id="634">634</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_EEPROM_SIZE_S" data-ref="_M/AR_PCICFG_EEPROM_SIZE_S">AR_PCICFG_EEPROM_SIZE_S</dfn>	  3	/* Mask for EEPROM size */</u></td></tr>
<tr><th id="635">635</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_EEPROM_SIZE_4K" data-ref="_M/AR_PCICFG_EEPROM_SIZE_4K">AR_PCICFG_EEPROM_SIZE_4K</dfn>	 0	/* EEPROM size 4 Kbit */</u></td></tr>
<tr><th id="636">636</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_EEPROM_SIZE_8K" data-ref="_M/AR_PCICFG_EEPROM_SIZE_8K">AR_PCICFG_EEPROM_SIZE_8K</dfn>	 1	/* EEPROM size 8 Kbit */</u></td></tr>
<tr><th id="637">637</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_EEPROM_SIZE_16K" data-ref="_M/AR_PCICFG_EEPROM_SIZE_16K">AR_PCICFG_EEPROM_SIZE_16K</dfn>	2	/* EEPROM size 16 Kbit */</u></td></tr>
<tr><th id="638">638</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_EEPROM_SIZE_FAILED" data-ref="_M/AR_PCICFG_EEPROM_SIZE_FAILED">AR_PCICFG_EEPROM_SIZE_FAILED</dfn>	3	/* Failure */</u></td></tr>
<tr><th id="639">639</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_LEDCTL" data-ref="_M/AR_PCICFG_LEDCTL">AR_PCICFG_LEDCTL</dfn>	0x00000060 /* LED control Status */</u></td></tr>
<tr><th id="640">640</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_LEDCTL_NONE" data-ref="_M/AR_PCICFG_LEDCTL_NONE">AR_PCICFG_LEDCTL_NONE</dfn>	0x00000000 /* STA is not associated or trying */</u></td></tr>
<tr><th id="641">641</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_LEDCTL_PEND" data-ref="_M/AR_PCICFG_LEDCTL_PEND">AR_PCICFG_LEDCTL_PEND</dfn>	0x00000020 /* STA is trying to associate */</u></td></tr>
<tr><th id="642">642</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_LEDCTL_ASSOC" data-ref="_M/AR_PCICFG_LEDCTL_ASSOC">AR_PCICFG_LEDCTL_ASSOC</dfn>	0x00000040 /* STA is associated */</u></td></tr>
<tr><th id="643">643</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_PCI_BUS_SEL_M" data-ref="_M/AR_PCICFG_PCI_BUS_SEL_M">AR_PCICFG_PCI_BUS_SEL_M</dfn>	0x00000380	/* Mask for PCI observation bus mux select */</u></td></tr>
<tr><th id="644">644</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_DIS_CBE_FIX" data-ref="_M/AR_PCICFG_DIS_CBE_FIX">AR_PCICFG_DIS_CBE_FIX</dfn>	0x00000400	/* Disable fix for bad PCI CBE# generation */</u></td></tr>
<tr><th id="645">645</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_SL_INTEN" data-ref="_M/AR_PCICFG_SL_INTEN">AR_PCICFG_SL_INTEN</dfn>	0x00000800	/* enable interrupt line assertion when asleep */</u></td></tr>
<tr><th id="646">646</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_RESV0" data-ref="_M/AR_PCICFG_RESV0">AR_PCICFG_RESV0</dfn>		0x00001000	/* Reserved */</u></td></tr>
<tr><th id="647">647</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_SL_INPEN" data-ref="_M/AR_PCICFG_SL_INPEN">AR_PCICFG_SL_INPEN</dfn>	0x00002000	/* Force asleep when an interrupt is pending */</u></td></tr>
<tr><th id="648">648</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_RESV1" data-ref="_M/AR_PCICFG_RESV1">AR_PCICFG_RESV1</dfn>		0x0000C000	/* Reserved */</u></td></tr>
<tr><th id="649">649</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_SPWR_DN" data-ref="_M/AR_PCICFG_SPWR_DN">AR_PCICFG_SPWR_DN</dfn>	0x00010000	/* mask for sleep/awake indication */</u></td></tr>
<tr><th id="650">650</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_LEDMODE" data-ref="_M/AR_PCICFG_LEDMODE">AR_PCICFG_LEDMODE</dfn>	0x000E0000 /* LED mode */</u></td></tr>
<tr><th id="651">651</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_LEDMODE_PROP" data-ref="_M/AR_PCICFG_LEDMODE_PROP">AR_PCICFG_LEDMODE_PROP</dfn>	0x00000000 /* Blink prop to filtered tx/rx */</u></td></tr>
<tr><th id="652">652</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_LEDMODE_RPROP" data-ref="_M/AR_PCICFG_LEDMODE_RPROP">AR_PCICFG_LEDMODE_RPROP</dfn>	0x00020000 /* Blink prop to unfiltered tx/rx */</u></td></tr>
<tr><th id="653">653</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_LEDMODE_SPLIT" data-ref="_M/AR_PCICFG_LEDMODE_SPLIT">AR_PCICFG_LEDMODE_SPLIT</dfn>	0x00040000 /* Blink power for tx/net for rx */</u></td></tr>
<tr><th id="654">654</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_LEDMODE_RAND" data-ref="_M/AR_PCICFG_LEDMODE_RAND">AR_PCICFG_LEDMODE_RAND</dfn>	0x00060000 /* Blink randomly */</u></td></tr>
<tr><th id="655">655</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_LEDBLINK" data-ref="_M/AR_PCICFG_LEDBLINK">AR_PCICFG_LEDBLINK</dfn>	0x00700000 /* LED blink threshold select */</u></td></tr>
<tr><th id="656">656</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_LEDBLINK_S" data-ref="_M/AR_PCICFG_LEDBLINK_S">AR_PCICFG_LEDBLINK_S</dfn>	20</u></td></tr>
<tr><th id="657">657</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_LEDSLOW" data-ref="_M/AR_PCICFG_LEDSLOW">AR_PCICFG_LEDSLOW</dfn>	0x00800000 /* LED slowest blink rate mode */</u></td></tr>
<tr><th id="658">658</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_RESV2" data-ref="_M/AR_PCICFG_RESV2">AR_PCICFG_RESV2</dfn>		0xFF000000	/* Reserved */</u></td></tr>
<tr><th id="659">659</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_BITS" data-ref="_M/AR_PCICFG_BITS">AR_PCICFG_BITS</dfn>	"\20\3CLKRUNEN\13SL_INTEN"</u></td></tr>
<tr><th id="660">660</th><td></td></tr>
<tr><th id="661">661</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIOCR_CR_SHIFT" data-ref="_M/AR_GPIOCR_CR_SHIFT">AR_GPIOCR_CR_SHIFT</dfn>	2         	/* Each CR is 2 bits */</u></td></tr>
<tr><th id="662">662</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIOCR_0_CR_N" data-ref="_M/AR_GPIOCR_0_CR_N">AR_GPIOCR_0_CR_N</dfn>	0x00000000	/* Input only mode for GPIODO[0] */</u></td></tr>
<tr><th id="663">663</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIOCR_0_CR_0" data-ref="_M/AR_GPIOCR_0_CR_0">AR_GPIOCR_0_CR_0</dfn>	0x00000001	/* Output only if GPIODO[0] = 0 */</u></td></tr>
<tr><th id="664">664</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIOCR_0_CR_1" data-ref="_M/AR_GPIOCR_0_CR_1">AR_GPIOCR_0_CR_1</dfn>	0x00000002	/* Output only if GPIODO[0] = 1 */</u></td></tr>
<tr><th id="665">665</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIOCR_0_CR_A" data-ref="_M/AR_GPIOCR_0_CR_A">AR_GPIOCR_0_CR_A</dfn>	0x00000003	/* Always output */</u></td></tr>
<tr><th id="666">666</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIOCR_1_CR_N" data-ref="_M/AR_GPIOCR_1_CR_N">AR_GPIOCR_1_CR_N</dfn>	0x00000000	/* Input only mode for GPIODO[1] */</u></td></tr>
<tr><th id="667">667</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIOCR_1_CR_0" data-ref="_M/AR_GPIOCR_1_CR_0">AR_GPIOCR_1_CR_0</dfn>	0x00000004	/* Output only if GPIODO[1] = 0 */</u></td></tr>
<tr><th id="668">668</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIOCR_1_CR_1" data-ref="_M/AR_GPIOCR_1_CR_1">AR_GPIOCR_1_CR_1</dfn>	0x00000008	/* Output only if GPIODO[1] = 1 */</u></td></tr>
<tr><th id="669">669</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIOCR_1_CR_A" data-ref="_M/AR_GPIOCR_1_CR_A">AR_GPIOCR_1_CR_A</dfn>	0x0000000C	/* Always output */</u></td></tr>
<tr><th id="670">670</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIOCR_2_CR_N" data-ref="_M/AR_GPIOCR_2_CR_N">AR_GPIOCR_2_CR_N</dfn>	0x00000000	/* Input only mode for GPIODO[2] */</u></td></tr>
<tr><th id="671">671</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIOCR_2_CR_0" data-ref="_M/AR_GPIOCR_2_CR_0">AR_GPIOCR_2_CR_0</dfn>	0x00000010	/* Output only if GPIODO[2] = 0 */</u></td></tr>
<tr><th id="672">672</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIOCR_2_CR_1" data-ref="_M/AR_GPIOCR_2_CR_1">AR_GPIOCR_2_CR_1</dfn>	0x00000020	/* Output only if GPIODO[2] = 1 */</u></td></tr>
<tr><th id="673">673</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIOCR_2_CR_A" data-ref="_M/AR_GPIOCR_2_CR_A">AR_GPIOCR_2_CR_A</dfn>	0x00000030	/* Always output */</u></td></tr>
<tr><th id="674">674</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIOCR_3_CR_N" data-ref="_M/AR_GPIOCR_3_CR_N">AR_GPIOCR_3_CR_N</dfn>	0x00000000	/* Input only mode for GPIODO[3] */</u></td></tr>
<tr><th id="675">675</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIOCR_3_CR_0" data-ref="_M/AR_GPIOCR_3_CR_0">AR_GPIOCR_3_CR_0</dfn>	0x00000040	/* Output only if GPIODO[3] = 0 */</u></td></tr>
<tr><th id="676">676</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIOCR_3_CR_1" data-ref="_M/AR_GPIOCR_3_CR_1">AR_GPIOCR_3_CR_1</dfn>	0x00000080	/* Output only if GPIODO[3] = 1 */</u></td></tr>
<tr><th id="677">677</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIOCR_3_CR_A" data-ref="_M/AR_GPIOCR_3_CR_A">AR_GPIOCR_3_CR_A</dfn>	0x000000C0	/* Always output */</u></td></tr>
<tr><th id="678">678</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIOCR_4_CR_N" data-ref="_M/AR_GPIOCR_4_CR_N">AR_GPIOCR_4_CR_N</dfn>	0x00000000	/* Input only mode for GPIODO[4] */</u></td></tr>
<tr><th id="679">679</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIOCR_4_CR_0" data-ref="_M/AR_GPIOCR_4_CR_0">AR_GPIOCR_4_CR_0</dfn>	0x00000100	/* Output only if GPIODO[4] = 0 */</u></td></tr>
<tr><th id="680">680</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIOCR_4_CR_1" data-ref="_M/AR_GPIOCR_4_CR_1">AR_GPIOCR_4_CR_1</dfn>	0x00000200	/* Output only if GPIODO[4] = 1 */</u></td></tr>
<tr><th id="681">681</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIOCR_4_CR_A" data-ref="_M/AR_GPIOCR_4_CR_A">AR_GPIOCR_4_CR_A</dfn>	0x00000300	/* Always output */</u></td></tr>
<tr><th id="682">682</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIOCR_5_CR_N" data-ref="_M/AR_GPIOCR_5_CR_N">AR_GPIOCR_5_CR_N</dfn>	0x00000000	/* Input only mode for GPIODO[5] */</u></td></tr>
<tr><th id="683">683</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIOCR_5_CR_0" data-ref="_M/AR_GPIOCR_5_CR_0">AR_GPIOCR_5_CR_0</dfn>	0x00000400	/* Output only if GPIODO[5] = 0 */</u></td></tr>
<tr><th id="684">684</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIOCR_5_CR_1" data-ref="_M/AR_GPIOCR_5_CR_1">AR_GPIOCR_5_CR_1</dfn>	0x00000800	/* Output only if GPIODO[5] = 1 */</u></td></tr>
<tr><th id="685">685</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIOCR_5_CR_A" data-ref="_M/AR_GPIOCR_5_CR_A">AR_GPIOCR_5_CR_A</dfn>	0x00000C00	/* Always output */</u></td></tr>
<tr><th id="686">686</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIOCR_INT_SHIFT" data-ref="_M/AR_GPIOCR_INT_SHIFT">AR_GPIOCR_INT_SHIFT</dfn>	12        	/* Interrupt select field shifter */</u></td></tr>
<tr><th id="687">687</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIOCR_INT_MASK" data-ref="_M/AR_GPIOCR_INT_MASK">AR_GPIOCR_INT_MASK</dfn>	0x00007000	/* Interrupt select field mask */</u></td></tr>
<tr><th id="688">688</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIOCR_INT_SEL0" data-ref="_M/AR_GPIOCR_INT_SEL0">AR_GPIOCR_INT_SEL0</dfn>	0x00000000	/* Select Interrupt Pin GPIO_0 */</u></td></tr>
<tr><th id="689">689</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIOCR_INT_SEL1" data-ref="_M/AR_GPIOCR_INT_SEL1">AR_GPIOCR_INT_SEL1</dfn>	0x00001000	/* Select Interrupt Pin GPIO_1 */</u></td></tr>
<tr><th id="690">690</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIOCR_INT_SEL2" data-ref="_M/AR_GPIOCR_INT_SEL2">AR_GPIOCR_INT_SEL2</dfn>	0x00002000	/* Select Interrupt Pin GPIO_2 */</u></td></tr>
<tr><th id="691">691</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIOCR_INT_SEL3" data-ref="_M/AR_GPIOCR_INT_SEL3">AR_GPIOCR_INT_SEL3</dfn>	0x00003000	/* Select Interrupt Pin GPIO_3 */</u></td></tr>
<tr><th id="692">692</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIOCR_INT_SEL4" data-ref="_M/AR_GPIOCR_INT_SEL4">AR_GPIOCR_INT_SEL4</dfn>	0x00004000	/* Select Interrupt Pin GPIO_4 */</u></td></tr>
<tr><th id="693">693</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIOCR_INT_SEL5" data-ref="_M/AR_GPIOCR_INT_SEL5">AR_GPIOCR_INT_SEL5</dfn>	0x00005000	/* Select Interrupt Pin GPIO_5 */</u></td></tr>
<tr><th id="694">694</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIOCR_INT_ENA" data-ref="_M/AR_GPIOCR_INT_ENA">AR_GPIOCR_INT_ENA</dfn>	0x00008000	/* Enable GPIO Interrupt */</u></td></tr>
<tr><th id="695">695</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIOCR_INT_SELL" data-ref="_M/AR_GPIOCR_INT_SELL">AR_GPIOCR_INT_SELL</dfn>	0x00000000	/* Generate Interrupt if selected pin is low */</u></td></tr>
<tr><th id="696">696</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIOCR_INT_SELH" data-ref="_M/AR_GPIOCR_INT_SELH">AR_GPIOCR_INT_SELH</dfn>	0x00010000	/* Generate Interrupt if selected pin is high */</u></td></tr>
<tr><th id="697">697</th><td></td></tr>
<tr><th id="698">698</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV_ID_M" data-ref="_M/AR_SREV_ID_M">AR_SREV_ID_M</dfn>	0x000000FF	/* Mask to read SREV info */</u></td></tr>
<tr><th id="699">699</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_EEPROM_SIZE_16K" data-ref="_M/AR_PCICFG_EEPROM_SIZE_16K">AR_PCICFG_EEPROM_SIZE_16K</dfn>	2	/* EEPROM size 16 Kbit */</u></td></tr>
<tr><th id="700">700</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV_ID_S" data-ref="_M/AR_SREV_ID_S">AR_SREV_ID_S</dfn>		4		/* Major Rev Info */</u></td></tr>
<tr><th id="701">701</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV_REVISION_M" data-ref="_M/AR_SREV_REVISION_M">AR_SREV_REVISION_M</dfn>	0x0000000F	/* Chip revision level */</u></td></tr>
<tr><th id="702">702</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV_FPGA" data-ref="_M/AR_SREV_FPGA">AR_SREV_FPGA</dfn>		1</u></td></tr>
<tr><th id="703">703</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV_D2PLUS" data-ref="_M/AR_SREV_D2PLUS">AR_SREV_D2PLUS</dfn>		2</u></td></tr>
<tr><th id="704">704</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV_D2PLUS_MS" data-ref="_M/AR_SREV_D2PLUS_MS">AR_SREV_D2PLUS_MS</dfn>	3		/* metal spin */</u></td></tr>
<tr><th id="705">705</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV_CRETE" data-ref="_M/AR_SREV_CRETE">AR_SREV_CRETE</dfn>		4</u></td></tr>
<tr><th id="706">706</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV_CRETE_MS" data-ref="_M/AR_SREV_CRETE_MS">AR_SREV_CRETE_MS</dfn>	5		/* FCS metal spin */</u></td></tr>
<tr><th id="707">707</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV_CRETE_MS23" data-ref="_M/AR_SREV_CRETE_MS23">AR_SREV_CRETE_MS23</dfn>	7		/* 2.3 metal spin (6 skipped) */</u></td></tr>
<tr><th id="708">708</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV_CRETE_23" data-ref="_M/AR_SREV_CRETE_23">AR_SREV_CRETE_23</dfn>	8		/* 2.3 full tape out */</u></td></tr>
<tr><th id="709">709</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV_VERSION_M" data-ref="_M/AR_SREV_VERSION_M">AR_SREV_VERSION_M</dfn>	0x000000F0	/* Chip version indication */</u></td></tr>
<tr><th id="710">710</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV_VERSION_CRETE" data-ref="_M/AR_SREV_VERSION_CRETE">AR_SREV_VERSION_CRETE</dfn>	0</u></td></tr>
<tr><th id="711">711</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV_VERSION_MAUI_1" data-ref="_M/AR_SREV_VERSION_MAUI_1">AR_SREV_VERSION_MAUI_1</dfn>	1</u></td></tr>
<tr><th id="712">712</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV_VERSION_MAUI_2" data-ref="_M/AR_SREV_VERSION_MAUI_2">AR_SREV_VERSION_MAUI_2</dfn>	2</u></td></tr>
<tr><th id="713">713</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV_VERSION_SPIRIT" data-ref="_M/AR_SREV_VERSION_SPIRIT">AR_SREV_VERSION_SPIRIT</dfn>	3</u></td></tr>
<tr><th id="714">714</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV_VERSION_OAHU" data-ref="_M/AR_SREV_VERSION_OAHU">AR_SREV_VERSION_OAHU</dfn>	4</u></td></tr>
<tr><th id="715">715</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV_OAHU_ES" data-ref="_M/AR_SREV_OAHU_ES">AR_SREV_OAHU_ES</dfn>		0	/* Engineering Sample */</u></td></tr>
<tr><th id="716">716</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV_OAHU_PROD" data-ref="_M/AR_SREV_OAHU_PROD">AR_SREV_OAHU_PROD</dfn>	2	/* Production */</u></td></tr>
<tr><th id="717">717</th><td></td></tr>
<tr><th id="718">718</th><td><u>#define	<dfn class="macro" id="_M/RAD5_SREV_MAJOR" data-ref="_M/RAD5_SREV_MAJOR">RAD5_SREV_MAJOR</dfn>	0x10	/* All current supported ar5211 5 GHz radios are rev 0x10 */</u></td></tr>
<tr><th id="719">719</th><td><u>#define	<dfn class="macro" id="_M/RAD5_SREV_PROD" data-ref="_M/RAD5_SREV_PROD">RAD5_SREV_PROD</dfn>	0x15	/* Current production level radios */</u></td></tr>
<tr><th id="720">720</th><td><u>#define	<dfn class="macro" id="_M/RAD2_SREV_MAJOR" data-ref="_M/RAD2_SREV_MAJOR">RAD2_SREV_MAJOR</dfn>	0x20	/* All current supported ar5211 2 GHz radios are rev 0x10 */</u></td></tr>
<tr><th id="721">721</th><td></td></tr>
<tr><th id="722">722</th><td>	<i>/* EEPROM Registers in the MAC */</i></td></tr>
<tr><th id="723">723</th><td><u>#define	<dfn class="macro" id="_M/AR_EEPROM_CMD_READ" data-ref="_M/AR_EEPROM_CMD_READ">AR_EEPROM_CMD_READ</dfn>	0x00000001</u></td></tr>
<tr><th id="724">724</th><td><u>#define	<dfn class="macro" id="_M/AR_EEPROM_CMD_WRITE" data-ref="_M/AR_EEPROM_CMD_WRITE">AR_EEPROM_CMD_WRITE</dfn>	0x00000002</u></td></tr>
<tr><th id="725">725</th><td><u>#define	<dfn class="macro" id="_M/AR_EEPROM_CMD_RESET" data-ref="_M/AR_EEPROM_CMD_RESET">AR_EEPROM_CMD_RESET</dfn>	0x00000004</u></td></tr>
<tr><th id="726">726</th><td></td></tr>
<tr><th id="727">727</th><td><u>#define	<dfn class="macro" id="_M/AR_EEPROM_STS_READ_ERROR" data-ref="_M/AR_EEPROM_STS_READ_ERROR">AR_EEPROM_STS_READ_ERROR</dfn>	0x00000001</u></td></tr>
<tr><th id="728">728</th><td><u>#define	<dfn class="macro" id="_M/AR_EEPROM_STS_READ_COMPLETE" data-ref="_M/AR_EEPROM_STS_READ_COMPLETE">AR_EEPROM_STS_READ_COMPLETE</dfn>	0x00000002</u></td></tr>
<tr><th id="729">729</th><td><u>#define	<dfn class="macro" id="_M/AR_EEPROM_STS_WRITE_ERROR" data-ref="_M/AR_EEPROM_STS_WRITE_ERROR">AR_EEPROM_STS_WRITE_ERROR</dfn>	0x00000004</u></td></tr>
<tr><th id="730">730</th><td><u>#define	<dfn class="macro" id="_M/AR_EEPROM_STS_WRITE_COMPLETE" data-ref="_M/AR_EEPROM_STS_WRITE_COMPLETE">AR_EEPROM_STS_WRITE_COMPLETE</dfn>	0x00000008</u></td></tr>
<tr><th id="731">731</th><td></td></tr>
<tr><th id="732">732</th><td><u>#define	<dfn class="macro" id="_M/AR_EEPROM_CFG_SIZE_M" data-ref="_M/AR_EEPROM_CFG_SIZE_M">AR_EEPROM_CFG_SIZE_M</dfn>	0x00000003	/* Mask for EEPROM size determination override */</u></td></tr>
<tr><th id="733">733</th><td><u>#define	<dfn class="macro" id="_M/AR_EEPROM_CFG_SIZE_AUTO" data-ref="_M/AR_EEPROM_CFG_SIZE_AUTO">AR_EEPROM_CFG_SIZE_AUTO</dfn>	0</u></td></tr>
<tr><th id="734">734</th><td><u>#define	<dfn class="macro" id="_M/AR_EEPROM_CFG_SIZE_4KBIT" data-ref="_M/AR_EEPROM_CFG_SIZE_4KBIT">AR_EEPROM_CFG_SIZE_4KBIT</dfn>	1</u></td></tr>
<tr><th id="735">735</th><td><u>#define	<dfn class="macro" id="_M/AR_EEPROM_CFG_SIZE_8KBIT" data-ref="_M/AR_EEPROM_CFG_SIZE_8KBIT">AR_EEPROM_CFG_SIZE_8KBIT</dfn>	2</u></td></tr>
<tr><th id="736">736</th><td><u>#define	<dfn class="macro" id="_M/AR_EEPROM_CFG_SIZE_16KBIT" data-ref="_M/AR_EEPROM_CFG_SIZE_16KBIT">AR_EEPROM_CFG_SIZE_16KBIT</dfn>	3</u></td></tr>
<tr><th id="737">737</th><td><u>#define	<dfn class="macro" id="_M/AR_EEPROM_CFG_DIS_WAIT_WRITE_COMPL" data-ref="_M/AR_EEPROM_CFG_DIS_WAIT_WRITE_COMPL">AR_EEPROM_CFG_DIS_WAIT_WRITE_COMPL</dfn>	0x00000004	/* Disable wait for write completion */</u></td></tr>
<tr><th id="738">738</th><td><u>#define	<dfn class="macro" id="_M/AR_EEPROM_CFG_CLOCK_M" data-ref="_M/AR_EEPROM_CFG_CLOCK_M">AR_EEPROM_CFG_CLOCK_M</dfn>	0x00000018	/* Mask for EEPROM clock rate control */</u></td></tr>
<tr><th id="739">739</th><td><u>#define	<dfn class="macro" id="_M/AR_EEPROM_CFG_CLOCK_S" data-ref="_M/AR_EEPROM_CFG_CLOCK_S">AR_EEPROM_CFG_CLOCK_S</dfn>	3        	/* Shift for EEPROM clock rate control */</u></td></tr>
<tr><th id="740">740</th><td><u>#define	<dfn class="macro" id="_M/AR_EEPROM_CFG_CLOCK_156KHZ" data-ref="_M/AR_EEPROM_CFG_CLOCK_156KHZ">AR_EEPROM_CFG_CLOCK_156KHZ</dfn>	0</u></td></tr>
<tr><th id="741">741</th><td><u>#define	<dfn class="macro" id="_M/AR_EEPROM_CFG_CLOCK_312KHZ" data-ref="_M/AR_EEPROM_CFG_CLOCK_312KHZ">AR_EEPROM_CFG_CLOCK_312KHZ</dfn>	1</u></td></tr>
<tr><th id="742">742</th><td><u>#define	<dfn class="macro" id="_M/AR_EEPROM_CFG_CLOCK_625KHZ" data-ref="_M/AR_EEPROM_CFG_CLOCK_625KHZ">AR_EEPROM_CFG_CLOCK_625KHZ</dfn>	2</u></td></tr>
<tr><th id="743">743</th><td><u>#define	<dfn class="macro" id="_M/AR_EEPROM_CFG_RESV0" data-ref="_M/AR_EEPROM_CFG_RESV0">AR_EEPROM_CFG_RESV0</dfn>	0x000000E0	/* Reserved */</u></td></tr>
<tr><th id="744">744</th><td><u>#define	<dfn class="macro" id="_M/AR_EEPROM_CFG_PROT_KEY_M" data-ref="_M/AR_EEPROM_CFG_PROT_KEY_M">AR_EEPROM_CFG_PROT_KEY_M</dfn>	0x00FFFF00	/* Mask for EEPROM protection key */</u></td></tr>
<tr><th id="745">745</th><td><u>#define	<dfn class="macro" id="_M/AR_EEPROM_CFG_PROT_KEY_S" data-ref="_M/AR_EEPROM_CFG_PROT_KEY_S">AR_EEPROM_CFG_PROT_KEY_S</dfn>	8          	/* Shift for EEPROM protection key */</u></td></tr>
<tr><th id="746">746</th><td><u>#define	<dfn class="macro" id="_M/AR_EEPROM_CFG_EN_L" data-ref="_M/AR_EEPROM_CFG_EN_L">AR_EEPROM_CFG_EN_L</dfn>	0x01000000	/* EPRM_EN_L setting */</u></td></tr>
<tr><th id="747">747</th><td></td></tr>
<tr><th id="748">748</th><td>	<i>/* MAC PCU Registers */</i></td></tr>
<tr><th id="749">749</th><td><u>#define	<dfn class="macro" id="_M/AR_STA_ID1_SADH_MASK" data-ref="_M/AR_STA_ID1_SADH_MASK">AR_STA_ID1_SADH_MASK</dfn>	0x0000FFFF	/* Mask for upper 16 bits of MAC addr */</u></td></tr>
<tr><th id="750">750</th><td><u>#define	<dfn class="macro" id="_M/AR_STA_ID1_STA_AP" data-ref="_M/AR_STA_ID1_STA_AP">AR_STA_ID1_STA_AP</dfn>	0x00010000	/* Device is AP */</u></td></tr>
<tr><th id="751">751</th><td><u>#define	<dfn class="macro" id="_M/AR_STA_ID1_ADHOC" data-ref="_M/AR_STA_ID1_ADHOC">AR_STA_ID1_ADHOC</dfn>	0x00020000	/* Device is ad-hoc */</u></td></tr>
<tr><th id="752">752</th><td><u>#define	<dfn class="macro" id="_M/AR_STA_ID1_PWR_SAV" data-ref="_M/AR_STA_ID1_PWR_SAV">AR_STA_ID1_PWR_SAV</dfn>	0x00040000	/* Power save reporting in self-generated frames */</u></td></tr>
<tr><th id="753">753</th><td><u>#define	<dfn class="macro" id="_M/AR_STA_ID1_KSRCHDIS" data-ref="_M/AR_STA_ID1_KSRCHDIS">AR_STA_ID1_KSRCHDIS</dfn>	0x00080000	/* Key search disable */</u></td></tr>
<tr><th id="754">754</th><td><u>#define	<dfn class="macro" id="_M/AR_STA_ID1_PCF" data-ref="_M/AR_STA_ID1_PCF">AR_STA_ID1_PCF</dfn>	0x00100000	/* Observe PCF */</u></td></tr>
<tr><th id="755">755</th><td><u>#define	<dfn class="macro" id="_M/AR_STA_ID1_DEFAULT_ANTENNA" data-ref="_M/AR_STA_ID1_DEFAULT_ANTENNA">AR_STA_ID1_DEFAULT_ANTENNA</dfn>	0x00200000	/* Use default antenna */</u></td></tr>
<tr><th id="756">756</th><td><u>#define	<dfn class="macro" id="_M/AR_STA_ID1_DESC_ANTENNA" data-ref="_M/AR_STA_ID1_DESC_ANTENNA">AR_STA_ID1_DESC_ANTENNA</dfn>	0x00400000	/* Update default antenna w/ TX antenna */</u></td></tr>
<tr><th id="757">757</th><td><u>#define	<dfn class="macro" id="_M/AR_STA_ID1_RTS_USE_DEF" data-ref="_M/AR_STA_ID1_RTS_USE_DEF">AR_STA_ID1_RTS_USE_DEF</dfn>	0x00800000	/* Use default antenna to send RTS */</u></td></tr>
<tr><th id="758">758</th><td><u>#define	<dfn class="macro" id="_M/AR_STA_ID1_ACKCTS_6MB" data-ref="_M/AR_STA_ID1_ACKCTS_6MB">AR_STA_ID1_ACKCTS_6MB</dfn>	0x01000000	/* Use 6Mb/s rate for ACK &amp; CTS */</u></td></tr>
<tr><th id="759">759</th><td><u>#define	<dfn class="macro" id="_M/AR_STA_ID1_BASE_RATE_11B" data-ref="_M/AR_STA_ID1_BASE_RATE_11B">AR_STA_ID1_BASE_RATE_11B</dfn>	0x02000000	/* Use 11b base rate for ACK &amp; CTS */</u></td></tr>
<tr><th id="760">760</th><td><u>#define	<dfn class="macro" id="_M/AR_STA_ID1_BITS" data-ref="_M/AR_STA_ID1_BITS">AR_STA_ID1_BITS</dfn> \</u></td></tr>
<tr><th id="761">761</th><td><u>	"\20\20AP\21ADHOC\22PWR_SAV\23KSRCHDIS\25PCF"</u></td></tr>
<tr><th id="762">762</th><td></td></tr>
<tr><th id="763">763</th><td><u>#define	<dfn class="macro" id="_M/AR_BSS_ID1_U16_M" data-ref="_M/AR_BSS_ID1_U16_M">AR_BSS_ID1_U16_M</dfn>	0x0000FFFF	/* Mask for upper 16 bits of BSSID */</u></td></tr>
<tr><th id="764">764</th><td><u>#define	<dfn class="macro" id="_M/AR_BSS_ID1_AID_M" data-ref="_M/AR_BSS_ID1_AID_M">AR_BSS_ID1_AID_M</dfn>	0xFFFF0000	/* Mask for association ID */</u></td></tr>
<tr><th id="765">765</th><td><u>#define	<dfn class="macro" id="_M/AR_BSS_ID1_AID_S" data-ref="_M/AR_BSS_ID1_AID_S">AR_BSS_ID1_AID_S</dfn>	16       	/* Shift for association ID */</u></td></tr>
<tr><th id="766">766</th><td></td></tr>
<tr><th id="767">767</th><td><u>#define	<dfn class="macro" id="_M/AR_SLOT_TIME_MASK" data-ref="_M/AR_SLOT_TIME_MASK">AR_SLOT_TIME_MASK</dfn>	0x000007FF	/* Slot time mask */</u></td></tr>
<tr><th id="768">768</th><td></td></tr>
<tr><th id="769">769</th><td><u>#define	<dfn class="macro" id="_M/AR_TIME_OUT_ACK" data-ref="_M/AR_TIME_OUT_ACK">AR_TIME_OUT_ACK</dfn>		0x00001FFF	/* Mask for ACK time-out */</u></td></tr>
<tr><th id="770">770</th><td><u>#define	<dfn class="macro" id="_M/AR_TIME_OUT_ACK_S" data-ref="_M/AR_TIME_OUT_ACK_S">AR_TIME_OUT_ACK_S</dfn>	0		/* Shift for ACK time-out */</u></td></tr>
<tr><th id="771">771</th><td><u>#define	<dfn class="macro" id="_M/AR_TIME_OUT_CTS" data-ref="_M/AR_TIME_OUT_CTS">AR_TIME_OUT_CTS</dfn>		0x1FFF0000	/* Mask for CTS time-out */</u></td></tr>
<tr><th id="772">772</th><td><u>#define	<dfn class="macro" id="_M/AR_TIME_OUT_CTS_S" data-ref="_M/AR_TIME_OUT_CTS_S">AR_TIME_OUT_CTS_S</dfn>	16       	/* Shift for CTS time-out */</u></td></tr>
<tr><th id="773">773</th><td></td></tr>
<tr><th id="774">774</th><td><u>#define	<dfn class="macro" id="_M/AR_RSSI_THR_MASK" data-ref="_M/AR_RSSI_THR_MASK">AR_RSSI_THR_MASK</dfn>	0x000000FF	/* Mask for Beacon RSSI warning threshold */</u></td></tr>
<tr><th id="775">775</th><td><u>#define	<dfn class="macro" id="_M/AR_RSSI_THR_BM_THR" data-ref="_M/AR_RSSI_THR_BM_THR">AR_RSSI_THR_BM_THR</dfn>	0x0000FF00	/* Mask for Missed beacon threshold */</u></td></tr>
<tr><th id="776">776</th><td><u>#define	<dfn class="macro" id="_M/AR_RSSI_THR_BM_THR_S" data-ref="_M/AR_RSSI_THR_BM_THR_S">AR_RSSI_THR_BM_THR_S</dfn>	8        	/* Shift for Missed beacon threshold */</u></td></tr>
<tr><th id="777">777</th><td></td></tr>
<tr><th id="778">778</th><td><u>#define	<dfn class="macro" id="_M/AR_USEC_M" data-ref="_M/AR_USEC_M">AR_USEC_M</dfn>	0x0000007F		/* Mask for clock cycles in 1 usec */</u></td></tr>
<tr><th id="779">779</th><td><u>#define	<dfn class="macro" id="_M/AR_USEC_32_M" data-ref="_M/AR_USEC_32_M">AR_USEC_32_M</dfn>	0x00003F80		/* Mask for number of 32MHz clock cycles in 1 usec */</u></td></tr>
<tr><th id="780">780</th><td><u>#define	<dfn class="macro" id="_M/AR_USEC_32_S" data-ref="_M/AR_USEC_32_S">AR_USEC_32_S</dfn>	7			/* Shift for number of 32MHz clock cycles in 1 usec */</u></td></tr>
<tr><th id="781">781</th><td><i>/*</i></td></tr>
<tr><th id="782">782</th><td><i> * Tx/Rx latencies are to signal start and are in usecs.</i></td></tr>
<tr><th id="783">783</th><td><i> *</i></td></tr>
<tr><th id="784">784</th><td><i> * NOTE: AR5211/AR5311 difference: on Oahu, the TX latency field</i></td></tr>
<tr><th id="785">785</th><td><i> *       has increased from 6 bits to 9 bits.  The RX latency field</i></td></tr>
<tr><th id="786">786</th><td><i> *	 is unchanged, but is shifted over 3 bits.</i></td></tr>
<tr><th id="787">787</th><td><i> */</i></td></tr>
<tr><th id="788">788</th><td><u>#define	<dfn class="macro" id="_M/AR5311_USEC_TX_LAT_M" data-ref="_M/AR5311_USEC_TX_LAT_M">AR5311_USEC_TX_LAT_M</dfn>	0x000FC000	/* Tx latency */</u></td></tr>
<tr><th id="789">789</th><td><u>#define	<dfn class="macro" id="_M/AR5311_USEC_TX_LAT_S" data-ref="_M/AR5311_USEC_TX_LAT_S">AR5311_USEC_TX_LAT_S</dfn>	14</u></td></tr>
<tr><th id="790">790</th><td><u>#define	<dfn class="macro" id="_M/AR5311_USEC_RX_LAT_M" data-ref="_M/AR5311_USEC_RX_LAT_M">AR5311_USEC_RX_LAT_M</dfn>	0x03F00000	/* Rx latency */</u></td></tr>
<tr><th id="791">791</th><td><u>#define	<dfn class="macro" id="_M/AR5311_USEC_RX_LAT_S" data-ref="_M/AR5311_USEC_RX_LAT_S">AR5311_USEC_RX_LAT_S</dfn>	20</u></td></tr>
<tr><th id="792">792</th><td></td></tr>
<tr><th id="793">793</th><td><u>#define	<dfn class="macro" id="_M/AR5211_USEC_TX_LAT_M" data-ref="_M/AR5211_USEC_TX_LAT_M">AR5211_USEC_TX_LAT_M</dfn>	0x007FC000	/* Tx latency */</u></td></tr>
<tr><th id="794">794</th><td><u>#define	<dfn class="macro" id="_M/AR5211_USEC_TX_LAT_S" data-ref="_M/AR5211_USEC_TX_LAT_S">AR5211_USEC_TX_LAT_S</dfn>	14</u></td></tr>
<tr><th id="795">795</th><td><u>#define	<dfn class="macro" id="_M/AR5211_USEC_RX_LAT_M" data-ref="_M/AR5211_USEC_RX_LAT_M">AR5211_USEC_RX_LAT_M</dfn>	0x1F800000	/* Rx latency */</u></td></tr>
<tr><th id="796">796</th><td><u>#define	<dfn class="macro" id="_M/AR5211_USEC_RX_LAT_S" data-ref="_M/AR5211_USEC_RX_LAT_S">AR5211_USEC_RX_LAT_S</dfn>	23</u></td></tr>
<tr><th id="797">797</th><td></td></tr>
<tr><th id="798">798</th><td></td></tr>
<tr><th id="799">799</th><td><u>#define	<dfn class="macro" id="_M/AR_BEACON_PERIOD" data-ref="_M/AR_BEACON_PERIOD">AR_BEACON_PERIOD</dfn>	0x0000FFFF	/* Beacon period in TU/msec */</u></td></tr>
<tr><th id="800">800</th><td><u>#define	<dfn class="macro" id="_M/AR_BEACON_PERIOD_S" data-ref="_M/AR_BEACON_PERIOD_S">AR_BEACON_PERIOD_S</dfn>	0		/* Byte offset of PERIOD start*/</u></td></tr>
<tr><th id="801">801</th><td><u>#define	<dfn class="macro" id="_M/AR_BEACON_TIM" data-ref="_M/AR_BEACON_TIM">AR_BEACON_TIM</dfn>		0x007F0000	/* Byte offset of TIM start */</u></td></tr>
<tr><th id="802">802</th><td><u>#define	<dfn class="macro" id="_M/AR_BEACON_TIM_S" data-ref="_M/AR_BEACON_TIM_S">AR_BEACON_TIM_S</dfn>		16        	/* Byte offset of TIM start */</u></td></tr>
<tr><th id="803">803</th><td><u>#define	<dfn class="macro" id="_M/AR_BEACON_EN" data-ref="_M/AR_BEACON_EN">AR_BEACON_EN</dfn>		0x00800000	/* beacon enable */</u></td></tr>
<tr><th id="804">804</th><td><u>#define	<dfn class="macro" id="_M/AR_BEACON_RESET_TSF" data-ref="_M/AR_BEACON_RESET_TSF">AR_BEACON_RESET_TSF</dfn>	0x01000000	/* Clears TSF to 0 */</u></td></tr>
<tr><th id="805">805</th><td><u>#define	<dfn class="macro" id="_M/AR_BEACON_BITS" data-ref="_M/AR_BEACON_BITS">AR_BEACON_BITS</dfn>	"\20\27ENABLE\30RESET_TSF"</u></td></tr>
<tr><th id="806">806</th><td></td></tr>
<tr><th id="807">807</th><td><u>#define	<dfn class="macro" id="_M/AR_RX_FILTER_ALL" data-ref="_M/AR_RX_FILTER_ALL">AR_RX_FILTER_ALL</dfn>	0x00000000	/* Disallow all frames */</u></td></tr>
<tr><th id="808">808</th><td><u>#define	<dfn class="macro" id="_M/AR_RX_UCAST" data-ref="_M/AR_RX_UCAST">AR_RX_UCAST</dfn>		0x00000001	/* Allow unicast frames */</u></td></tr>
<tr><th id="809">809</th><td><u>#define	<dfn class="macro" id="_M/AR_RX_MCAST" data-ref="_M/AR_RX_MCAST">AR_RX_MCAST</dfn>		0x00000002	/* Allow multicast frames */</u></td></tr>
<tr><th id="810">810</th><td><u>#define	<dfn class="macro" id="_M/AR_RX_BCAST" data-ref="_M/AR_RX_BCAST">AR_RX_BCAST</dfn>		0x00000004	/* Allow broadcast frames */</u></td></tr>
<tr><th id="811">811</th><td><u>#define	<dfn class="macro" id="_M/AR_RX_CONTROL" data-ref="_M/AR_RX_CONTROL">AR_RX_CONTROL</dfn>		0x00000008	/* Allow control frames */</u></td></tr>
<tr><th id="812">812</th><td><u>#define	<dfn class="macro" id="_M/AR_RX_BEACON" data-ref="_M/AR_RX_BEACON">AR_RX_BEACON</dfn>		0x00000010	/* Allow beacon frames */</u></td></tr>
<tr><th id="813">813</th><td><u>#define	<dfn class="macro" id="_M/AR_RX_PROM" data-ref="_M/AR_RX_PROM">AR_RX_PROM</dfn>		0x00000020	/* Promiscuous mode */</u></td></tr>
<tr><th id="814">814</th><td><u>#define	<dfn class="macro" id="_M/AR_RX_PHY_ERR" data-ref="_M/AR_RX_PHY_ERR">AR_RX_PHY_ERR</dfn>		0x00000040	/* Allow all phy errors */</u></td></tr>
<tr><th id="815">815</th><td><u>#define	<dfn class="macro" id="_M/AR_RX_PHY_RADAR" data-ref="_M/AR_RX_PHY_RADAR">AR_RX_PHY_RADAR</dfn>		0x00000080	/* Allow radar phy errors */</u></td></tr>
<tr><th id="816">816</th><td><u>#define	<dfn class="macro" id="_M/AR_RX_FILTER_BITS" data-ref="_M/AR_RX_FILTER_BITS">AR_RX_FILTER_BITS</dfn> \</u></td></tr>
<tr><th id="817">817</th><td><u>	"\20\1UCAST\2MCAST\3BCAST\4CONTROL\5BEACON\6PROMISC\7PHY_ERR\10PHY_RADAR"</u></td></tr>
<tr><th id="818">818</th><td></td></tr>
<tr><th id="819">819</th><td><u>#define	<dfn class="macro" id="_M/AR_DIAG_SW_CACHE_ACK" data-ref="_M/AR_DIAG_SW_CACHE_ACK">AR_DIAG_SW_CACHE_ACK</dfn>	0x00000001	/* disable ACK if no valid key*/</u></td></tr>
<tr><th id="820">820</th><td><u>#define	<dfn class="macro" id="_M/AR_DIAG_SW_DIS_ACK" data-ref="_M/AR_DIAG_SW_DIS_ACK">AR_DIAG_SW_DIS_ACK</dfn>	0x00000002	/* disable ACK generation */</u></td></tr>
<tr><th id="821">821</th><td><u>#define	<dfn class="macro" id="_M/AR_DIAG_SW_DIS_CTS" data-ref="_M/AR_DIAG_SW_DIS_CTS">AR_DIAG_SW_DIS_CTS</dfn>	0x00000004	/* disable CTS generation */</u></td></tr>
<tr><th id="822">822</th><td><u>#define	<dfn class="macro" id="_M/AR_DIAG_SW_DIS_ENCRYPT" data-ref="_M/AR_DIAG_SW_DIS_ENCRYPT">AR_DIAG_SW_DIS_ENCRYPT</dfn>	0x00000008	/* disable encryption */</u></td></tr>
<tr><th id="823">823</th><td><u>#define	<dfn class="macro" id="_M/AR_DIAG_SW_DIS_DECRYPT" data-ref="_M/AR_DIAG_SW_DIS_DECRYPT">AR_DIAG_SW_DIS_DECRYPT</dfn>	0x00000010	/* disable decryption */</u></td></tr>
<tr><th id="824">824</th><td><u>#define	<dfn class="macro" id="_M/AR_DIAG_SW_DIS_RX" data-ref="_M/AR_DIAG_SW_DIS_RX">AR_DIAG_SW_DIS_RX</dfn>	0x00000020	/* disable receive */</u></td></tr>
<tr><th id="825">825</th><td><u>#define	<dfn class="macro" id="_M/AR_DIAG_SW_CORR_FCS" data-ref="_M/AR_DIAG_SW_CORR_FCS">AR_DIAG_SW_CORR_FCS</dfn>	0x00000080	/* corrupt FCS */</u></td></tr>
<tr><th id="826">826</th><td><u>#define	<dfn class="macro" id="_M/AR_DIAG_SW_CHAN_INFO" data-ref="_M/AR_DIAG_SW_CHAN_INFO">AR_DIAG_SW_CHAN_INFO</dfn>	0x00000100	/* dump channel info */</u></td></tr>
<tr><th id="827">827</th><td><u>#define	<dfn class="macro" id="_M/AR_DIAG_SW_EN_SCRAMSD" data-ref="_M/AR_DIAG_SW_EN_SCRAMSD">AR_DIAG_SW_EN_SCRAMSD</dfn>	0x00000200	/* enable fixed scrambler seed*/</u></td></tr>
<tr><th id="828">828</th><td><u>#define	<dfn class="macro" id="_M/AR5311_DIAG_SW_USE_ECO" data-ref="_M/AR5311_DIAG_SW_USE_ECO">AR5311_DIAG_SW_USE_ECO</dfn>	0x00000400	/* "super secret" use ECO enable bit */</u></td></tr>
<tr><th id="829">829</th><td><u>#define	<dfn class="macro" id="_M/AR_DIAG_SW_SCRAM_SEED_M" data-ref="_M/AR_DIAG_SW_SCRAM_SEED_M">AR_DIAG_SW_SCRAM_SEED_M</dfn>	0x0001FC00	/* Fixed scrambler seed mask */</u></td></tr>
<tr><th id="830">830</th><td><u>#define	<dfn class="macro" id="_M/AR_DIAG_SW_SCRAM_SEED_S" data-ref="_M/AR_DIAG_SW_SCRAM_SEED_S">AR_DIAG_SW_SCRAM_SEED_S</dfn>	10       	/* Fixed scrambler seed shfit */</u></td></tr>
<tr><th id="831">831</th><td><u>#define	<dfn class="macro" id="_M/AR_DIAG_SW_FRAME_NV0" data-ref="_M/AR_DIAG_SW_FRAME_NV0">AR_DIAG_SW_FRAME_NV0</dfn>	0x00020000	/* accept frames of non-zero protocol version */</u></td></tr>
<tr><th id="832">832</th><td><u>#define	<dfn class="macro" id="_M/AR_DIAG_SW_OBS_PT_SEL_M" data-ref="_M/AR_DIAG_SW_OBS_PT_SEL_M">AR_DIAG_SW_OBS_PT_SEL_M</dfn>	0x000C0000	/* Observation point select */</u></td></tr>
<tr><th id="833">833</th><td><u>#define	<dfn class="macro" id="_M/AR_DIAG_SW_OBS_PT_SEL_S" data-ref="_M/AR_DIAG_SW_OBS_PT_SEL_S">AR_DIAG_SW_OBS_PT_SEL_S</dfn>	18       	/* Observation point select */</u></td></tr>
<tr><th id="834">834</th><td><u>#define	<dfn class="macro" id="_M/AR_DIAG_SW_BITS" data-ref="_M/AR_DIAG_SW_BITS">AR_DIAG_SW_BITS</dfn> \</u></td></tr>
<tr><th id="835">835</th><td><u>	"\20\1DIS_CACHE_ACK\2DIS_ACK\3DIS_CTS\4DIS_ENC\5DIS_DEC\6DIS_RX"\</u></td></tr>
<tr><th id="836">836</th><td><u>	"\11CORR_FCS\12CHAN_INFO\13EN_SCRAM_SEED\14USE_ECO\24FRAME_NV0"</u></td></tr>
<tr><th id="837">837</th><td></td></tr>
<tr><th id="838">838</th><td><u>#define	<dfn class="macro" id="_M/AR_KEYTABLE_KEY0" data-ref="_M/AR_KEYTABLE_KEY0">AR_KEYTABLE_KEY0</dfn>(n)	(AR_KEYTABLE(n) + 0)	/* key bit 0-31 */</u></td></tr>
<tr><th id="839">839</th><td><u>#define	<dfn class="macro" id="_M/AR_KEYTABLE_KEY1" data-ref="_M/AR_KEYTABLE_KEY1">AR_KEYTABLE_KEY1</dfn>(n)	(AR_KEYTABLE(n) + 4)	/* key bit 32-47 */</u></td></tr>
<tr><th id="840">840</th><td><u>#define	<dfn class="macro" id="_M/AR_KEYTABLE_KEY2" data-ref="_M/AR_KEYTABLE_KEY2">AR_KEYTABLE_KEY2</dfn>(n)	(AR_KEYTABLE(n) + 8)	/* key bit 48-79 */</u></td></tr>
<tr><th id="841">841</th><td><u>#define	<dfn class="macro" id="_M/AR_KEYTABLE_KEY3" data-ref="_M/AR_KEYTABLE_KEY3">AR_KEYTABLE_KEY3</dfn>(n)	(AR_KEYTABLE(n) + 12)	/* key bit 80-95 */</u></td></tr>
<tr><th id="842">842</th><td><u>#define	<dfn class="macro" id="_M/AR_KEYTABLE_KEY4" data-ref="_M/AR_KEYTABLE_KEY4">AR_KEYTABLE_KEY4</dfn>(n)	(AR_KEYTABLE(n) + 16)	/* key bit 96-127 */</u></td></tr>
<tr><th id="843">843</th><td><u>#define	<dfn class="macro" id="_M/AR_KEYTABLE_TYPE" data-ref="_M/AR_KEYTABLE_TYPE">AR_KEYTABLE_TYPE</dfn>(n)	(AR_KEYTABLE(n) + 20)	/* key type */</u></td></tr>
<tr><th id="844">844</th><td><u>#define	<dfn class="macro" id="_M/AR_KEYTABLE_TYPE_40" data-ref="_M/AR_KEYTABLE_TYPE_40">AR_KEYTABLE_TYPE_40</dfn>	0x00000000	/* WEP 40 bit key */</u></td></tr>
<tr><th id="845">845</th><td><u>#define	<dfn class="macro" id="_M/AR_KEYTABLE_TYPE_104" data-ref="_M/AR_KEYTABLE_TYPE_104">AR_KEYTABLE_TYPE_104</dfn>	0x00000001	/* WEP 104 bit key */</u></td></tr>
<tr><th id="846">846</th><td><u>#define	<dfn class="macro" id="_M/AR_KEYTABLE_TYPE_128" data-ref="_M/AR_KEYTABLE_TYPE_128">AR_KEYTABLE_TYPE_128</dfn>	0x00000003	/* WEP 128 bit key */</u></td></tr>
<tr><th id="847">847</th><td><u>#define	<dfn class="macro" id="_M/AR_KEYTABLE_TYPE_AES" data-ref="_M/AR_KEYTABLE_TYPE_AES">AR_KEYTABLE_TYPE_AES</dfn>	0x00000005	/* AES 128 bit key */</u></td></tr>
<tr><th id="848">848</th><td><u>#define	<dfn class="macro" id="_M/AR_KEYTABLE_TYPE_CLR" data-ref="_M/AR_KEYTABLE_TYPE_CLR">AR_KEYTABLE_TYPE_CLR</dfn>	0x00000007	/* no encryption */</u></td></tr>
<tr><th id="849">849</th><td><u>#define	<dfn class="macro" id="_M/AR_KEYTABLE_MAC0" data-ref="_M/AR_KEYTABLE_MAC0">AR_KEYTABLE_MAC0</dfn>(n)	(AR_KEYTABLE(n) + 24)	/* MAC address 1-32 */</u></td></tr>
<tr><th id="850">850</th><td><u>#define	<dfn class="macro" id="_M/AR_KEYTABLE_MAC1" data-ref="_M/AR_KEYTABLE_MAC1">AR_KEYTABLE_MAC1</dfn>(n)	(AR_KEYTABLE(n) + 28)	/* MAC address 33-47 */</u></td></tr>
<tr><th id="851">851</th><td><u>#define	<dfn class="macro" id="_M/AR_KEYTABLE_VALID" data-ref="_M/AR_KEYTABLE_VALID">AR_KEYTABLE_VALID</dfn>	0x00008000	/* key and MAC address valid */</u></td></tr>
<tr><th id="852">852</th><td></td></tr>
<tr><th id="853">853</th><td><u>#<span data-ppcond="19">endif</span> /* _DEV_ATH_AR5211REG_H */</u></td></tr>
<tr><th id="854">854</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='ar5211_attach.c.html'>netbsd/sys/external/isc/atheros_hal/dist/ar5211/ar5211_attach.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
