Project Information                                       z:\lab20\lab20_4.rpt

MAX+plus II Compiler Report File
Version 9.01 07/30/98
Compiled: 02/09/21 17:44:37

Copyright (C) 1988-1998 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful


LAB20_4


** DEVICE SUMMARY **

Chip/                     Input Output Bidir  Memory  Memory  			 LCs
POF       Device          Pins  Pins   Pins   Bits % Utilized  LCs  % Utilized

lab20_4   EPF10K30ETC144-1 11     0      10   0         0  %    236      13 %

User Pins:                 11     0      10 



Project Information                                       z:\lab20\lab20_4.rpt

** PROJECT TIMING MESSAGES **

Warning: Timing characteristics of device EPF10K30ETC144-1 are preliminary


Project Information                                       z:\lab20\lab20_4.rpt

** FILE HIERARCHY **



|lpm_add_sub:347|
|lpm_add_sub:347|addcore:adder|
|lpm_add_sub:347|altshift:result_ext_latency_ffs|
|lpm_add_sub:347|altshift:carry_ext_latency_ffs|
|lpm_add_sub:347|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:4256|
|lpm_add_sub:4256|addcore:adder|
|lpm_add_sub:4256|altshift:result_ext_latency_ffs|
|lpm_add_sub:4256|altshift:carry_ext_latency_ffs|
|lpm_add_sub:4256|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:5364|
|lpm_add_sub:5364|addcore:adder|
|lpm_add_sub:5364|altshift:result_ext_latency_ffs|
|lpm_add_sub:5364|altshift:carry_ext_latency_ffs|
|lpm_add_sub:5364|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:5554|
|lpm_add_sub:5554|addcore:adder|
|lpm_add_sub:5554|altshift:result_ext_latency_ffs|
|lpm_add_sub:5554|altshift:carry_ext_latency_ffs|
|lpm_add_sub:5554|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:5744|
|lpm_add_sub:5744|addcore:adder|
|lpm_add_sub:5744|altshift:result_ext_latency_ffs|
|lpm_add_sub:5744|altshift:carry_ext_latency_ffs|
|lpm_add_sub:5744|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:5934|
|lpm_add_sub:5934|addcore:adder|
|lpm_add_sub:5934|altshift:result_ext_latency_ffs|
|lpm_add_sub:5934|altshift:carry_ext_latency_ffs|
|lpm_add_sub:5934|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:6124|
|lpm_add_sub:6124|addcore:adder|
|lpm_add_sub:6124|altshift:result_ext_latency_ffs|
|lpm_add_sub:6124|altshift:carry_ext_latency_ffs|
|lpm_add_sub:6124|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:6314|
|lpm_add_sub:6314|addcore:adder|
|lpm_add_sub:6314|altshift:result_ext_latency_ffs|
|lpm_add_sub:6314|altshift:carry_ext_latency_ffs|
|lpm_add_sub:6314|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:6504|
|lpm_add_sub:6504|addcore:adder|
|lpm_add_sub:6504|altshift:result_ext_latency_ffs|
|lpm_add_sub:6504|altshift:carry_ext_latency_ffs|
|lpm_add_sub:6504|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:6694|
|lpm_add_sub:6694|addcore:adder|
|lpm_add_sub:6694|altshift:result_ext_latency_ffs|
|lpm_add_sub:6694|altshift:carry_ext_latency_ffs|
|lpm_add_sub:6694|altshift:oflow_ext_latency_ffs|


Device-Specific Information:                              z:\lab20\lab20_4.rpt
lab20_4

***** Logic for device 'lab20_4' compiled without errors.




Device: EPF10K30ETC144-1

FLEX 10K Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    JTAG User Code                             = 7f
    MultiVolt I/O                              = OFF




           ---------------------------------------------------------
            Report File contains advance information.    
            Specifications for 'EPF10K30ETC144-1' are subject to change.       
            Contact Altera Marketing for availability.    
           ---------------------------------------------------------
                                                                                         
                                                                                         
                R R R R R   R R R R   R R R R   R           R R R R R R R   R R R        
                E E E E E   E E E E   E E E E   E           E E E E E E E   E E E        
                S S S S S   S S S S   S S S S   S         V S S S S S S S   S S S        
                E E E E E   E E E E V E E E E   E         C E E E E E E E V E E E        
                R R R R R   R R R R C R R R R   R         C R R R R R R R C R R R        
                V V V V V G V V V V C V V V V G V G D   D I V V V V V V V C V V V D D D  
                E E E E E N E E E E I E E E E N E N I R I N E E E E E E E I E E E I I I  
                D D D D D D D D D D O D D D D D D D 2 D 7 T D D D D D D D O D D D 6 4 1  
              --------------------------------------------------------------------------_ 
             / 144 142 140 138 136 134 132 130 128 126 124 122 120 118 116 114 112 110   |_ 
            /    143 141 139 137 135 133 131 129 127 125 123 121 119 117 115 113 111 109    | 
      #TCK |  1                                                                         108 | ^DATA0 
^CONF_DONE |  2                                                                         107 | ^DCLK 
     ^nCEO |  3                                                                         106 | ^nCE 
      #TDO |  4                                                                         105 | #TDI 
     VCCIO |  5                                                                         104 | GND 
    VCCINT |  6                                                                         103 | GND 
  RESERVED |  7                                                                         102 | DO3 
  RESERVED |  8                                                                         101 | DO1 
  RESERVED |  9                                                                         100 | DO0 
  RESERVED | 10                                                                          99 | FULL 
  RESERVED | 11                                                                          98 | RESERVED 
  RESERVED | 12                                                                          97 | RESERVED 
  RESERVED | 13                                                                          96 | RESERVED 
  RESERVED | 14                                                                          95 | RESERVED 
       GND | 15                                                                          94 | VCCIO 
       GND | 16                                                                          93 | VCCINT 
  RESERVED | 17                                                                          92 | RESERVED 
  RESERVED | 18                                                                          91 | DO5 
  RESERVED | 19                            EPF10K30ETC144-1                              90 | DO6 
  RESERVED | 20                                                                          89 | DO7 
  RESERVED | 21                                                                          88 | RESERVED 
  RESERVED | 22                                                                          87 | EMPTY 
  RESERVED | 23                                                                          86 | DO4 
     VCCIO | 24                                                                          85 | GND 
    VCCINT | 25                                                                          84 | GND 
  RESERVED | 26                                                                          83 | DO2 
  RESERVED | 27                                                                          82 | RESERVED 
  RESERVED | 28                                                                          81 | RESERVED 
  RESERVED | 29                                                                          80 | RESERVED 
  RESERVED | 30                                                                          79 | RESERVED 
  RESERVED | 31                                                                          78 | RESERVED 
  RESERVED | 32                                                                          77 | ^MSEL0 
  RESERVED | 33                                                                          76 | ^MSEL1 
      #TMS | 34                                                                          75 | VCCINT 
  ^nSTATUS | 35                                                                          74 | ^nCONFIG 
  RESERVED | 36                                                                          73 | DI3 
           |      38  40  42  44  46  48  50  52  54  56  58  60  62  64  66  68  70  72  _| 
            \   37  39  41  43  45  47  49  51  53  55  57  59  61  63  65  67  69  71   | 
             \--------------------------------------------------------------------------- 
                R R R G R R R R V R R R R G R V V D W R G G R R V R R R R G R R R R V D  
                E E E N E E E E C E E E E N E C C I R e N N E E C E E E E N E E E E C I  
                S S S D S S S S C S S S S D S C C 5   s D D S S C S S S S D S S S S C 0  
                E E E   E E E E I E E E E   E I I     e     E E I E E E E   E E E E I    
                R R R   R R R R O R R R R   R N N     t     R R O R R R R   R R R R O    
                V V V   V V V V   V V V V   V T T           V V   V V V V   V V V V      
                E E E   E E E E   E E E E   E               E E   E E E E   E E E E      
                D D D   D D D D   D D D D   D               D D   D D D D   D D D D      
                                                                                         
                                                                                         


N.C. = Not Connected.
VCCINT = Dedicated power pin, which MUST be connected to VCC (2.5 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (2.5 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs (TMS, TCK, TDI) should be tied to VCC when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.
$ = Pin has PCI I/O option enabled. Pin is neither '5.0 V'- nor '3.3 V'-tolerant. 


Device-Specific Information:                              z:\lab20\lab20_4.rpt
lab20_4

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External  
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect
A5       7/ 8( 87%)   0/ 8(  0%)   2/ 8( 25%)    2/2    0/2      10/22( 45%)   
A6       8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    2/2    0/2      13/22( 59%)   
A7       7/ 8( 87%)   0/ 8(  0%)   2/ 8( 25%)    2/2    0/2      10/22( 45%)   
A8       6/ 8( 75%)   1/ 8( 12%)   0/ 8(  0%)    1/2    0/2       9/22( 40%)   
A9       5/ 8( 62%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2       9/22( 40%)   
A15      1/ 8( 12%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2       2/22(  9%)   
A18      6/ 8( 75%)   1/ 8( 12%)   0/ 8(  0%)    1/2    0/2       9/22( 40%)   
B1       3/ 8( 37%)   3/ 8( 37%)   1/ 8( 12%)    0/2    0/2       4/22( 18%)   
B3       8/ 8(100%)   2/ 8( 25%)   5/ 8( 62%)    1/2    1/2       4/22( 18%)   
B10      7/ 8( 87%)   2/ 8( 25%)   2/ 8( 25%)    2/2    1/2       6/22( 27%)   
B13      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    1/2    1/2       1/22(  4%)   
B15      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    1/2    1/2       2/22(  9%)   
C5       8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2       9/22( 40%)   
C6       1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       3/22( 13%)   
C7       6/ 8( 75%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       9/22( 40%)   
C15      6/ 8( 75%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2       9/22( 40%)   
C16      7/ 8( 87%)   1/ 8( 12%)   0/ 8(  0%)    1/2    0/2       9/22( 40%)   
C17      8/ 8(100%)   1/ 8( 12%)   0/ 8(  0%)    1/2    0/2      10/22( 45%)   
C18      1/ 8( 12%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2       2/22(  9%)   
D6       1/ 8( 12%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2       2/22(  9%)   
D8       7/ 8( 87%)   0/ 8(  0%)   2/ 8( 25%)    2/2    0/2      11/22( 50%)   
D11      7/ 8( 87%)   0/ 8(  0%)   1/ 8( 12%)    2/2    0/2      10/22( 45%)   
D12      7/ 8( 87%)   0/ 8(  0%)   1/ 8( 12%)    2/2    0/2      10/22( 45%)   
D13      6/ 8( 75%)   2/ 8( 25%)   1/ 8( 12%)    1/2    0/2       7/22( 31%)   
D14      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    1/2    0/2       9/22( 40%)   
D17      8/ 8(100%)   2/ 8( 25%)   0/ 8(  0%)    1/2    0/2      12/22( 54%)   
E2       3/ 8( 37%)   3/ 8( 37%)   3/ 8( 37%)    0/2    0/2       5/22( 22%)   
E4       7/ 8( 87%)   1/ 8( 12%)   1/ 8( 12%)    2/2    0/2      10/22( 45%)   
E5       7/ 8( 87%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       9/22( 40%)   
E8       7/ 8( 87%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2      10/22( 45%)   
E9       6/ 8( 75%)   0/ 8(  0%)   2/ 8( 25%)    2/2    0/2       8/22( 36%)   
E10      1/ 8( 12%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2       4/22( 18%)   
E11      1/ 8( 12%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2       4/22( 18%)   
E12      1/ 8( 12%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2       4/22( 18%)   
E13      1/ 8( 12%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2       4/22( 18%)   
E14      1/ 8( 12%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2       4/22( 18%)   
E15      1/ 8( 12%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2       2/22(  9%)   
E16      1/ 8( 12%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2       3/22( 13%)   
E17      8/ 8(100%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2      15/22( 68%)   
E18      1/ 8( 12%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2       2/22(  9%)   
E19      2/ 8( 25%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2       3/22( 13%)   
F3       8/ 8(100%)   1/ 8( 12%)   0/ 8(  0%)    1/2    0/2      14/22( 63%)   
F4       6/ 8( 75%)   1/ 8( 12%)   0/ 8(  0%)    1/2    0/2       9/22( 40%)   
F7       8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      10/22( 45%)   
F9       8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      10/22( 45%)   
F10      6/ 8( 75%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       9/22( 40%)   
F14      8/ 8(100%)   1/ 8( 12%)   0/ 8(  0%)    1/2    0/2      13/22( 59%)   
F15      1/ 8( 12%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2       1/22(  4%)   
F16      1/ 8( 12%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2       2/22(  9%)   
F20      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       3/22( 13%)   


Embedded             Column       Row                                   
Array     Embedded   Interconnect Interconnect         Read/      External  
Block     Cells      Driven       Driven       Clocks  Write    Interconnect


Total dedicated input pins used:                 6/6      (100%)
Total I/O pins used:                            15/96     ( 15%)
Total logic cells used:                        236/1728   ( 13%)
Total embedded cells used:                       0/96     (  0%)
Total EABs used:                                 0/6      (  0%)
Average fan-in:                                 3.39/4    ( 84%)
Total fan-in:                                 801/6912    ( 11%)

Total input pins required:                      11
Total input I/O cell registers required:         0
Total output pins required:                      0
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:              10
Total reserved pins required                     0
Total logic cells required:                    236
Total flipflops required:                       80
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0
Total single-pin Clock Enables required:         0
Total single-pin Output Enables required:        0

Synthesized logic cells:                        70/1728   (  4%)

Logic Cell and Embedded Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  13  14  15  16  17  18  EA  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  Total(LC/EC)
 A:      0   0   0   0   7   8   7   6   5   0   0   0   0   0   1   0   0   6   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     40/0  
 B:      3   0   8   0   0   0   0   0   0   7   0   0   1   0   1   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     20/0  
 C:      0   0   0   0   8   1   6   0   0   0   0   0   0   0   6   7   8   1   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     37/0  
 D:      0   0   0   0   0   1   0   7   0   0   7   7   6   8   0   0   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     44/0  
 E:      0   3   0   7   7   0   0   7   6   1   1   1   1   1   1   1   8   1   0   2   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     48/0  
 F:      0   0   8   6   0   0   8   0   8   6   0   0   0   8   1   1   0   0   0   0   1   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     47/0  

Total:   3   3  16  13  22  10  21  20  19  14   8   8   8  17  10   9  24   8   0   2   1   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0    236/0  



Device-Specific Information:                              z:\lab20\lab20_4.rpt
lab20_4

** INPUTS **

                                                    Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  72      -     -    -    03      INPUT                 0    0    0    8  DI0
 109      -     -    -    01      INPUT                 0    0    0    8  DI1
 126      -     -    -    --      INPUT                 0    0    0    8  DI2
  73      -     -    -    01      INPUT                 0    0    0    8  DI3
 110      -     -    -    02      INPUT                 0    0    0    8  DI4
  54      -     -    -    --      INPUT                 0    0    0    8  DI5
 111      -     -    -    03      INPUT                 0    0    0    8  DI6
 124      -     -    -    --      INPUT                 0    0    0    8  DI7
 100      -     -    A    --      BIDIR                 0    1    0    1  DO0
 101      -     -    A    --      BIDIR                 0    1    0    1  DO1
  83      -     -    E    --      BIDIR                 0    1    0    1  DO2
 102      -     -    A    --      BIDIR                 0    1    0    1  DO3
  86      -     -    E    --      BIDIR                 0    1    0    1  DO4
  91      -     -    D    --      BIDIR                 0    1    0    1  DO5
  90      -     -    D    --      BIDIR                 0    1    0    1  DO6
  89      -     -    D    --      BIDIR                 0    1    0    1  DO7
  87      -     -    E    --      BIDIR                 0    1    0    0  EMPTY
  99      -     -    B    --      BIDIR                 0    1    0    0  FULL
 125      -     -    -    --      INPUT  G              0    0    0    0  RD
  56      -     -    -    --      INPUT  G              0    0    0    1  Reset
  55      -     -    -    --      INPUT  G              0    0    0    0  WR


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
* = PCI I/O is enabled
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:                              z:\lab20\lab20_4.rpt
lab20_4

** OUTPUTS **

       Fed By Fed By                                Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
 100      -     -    A    --        TRI                 0    1    0    1  DO0
 101      -     -    A    --        TRI                 0    1    0    1  DO1
  83      -     -    E    --        TRI                 0    1    0    1  DO2
 102      -     -    A    --        TRI                 0    1    0    1  DO3
  86      -     -    E    --        TRI                 0    1    0    1  DO4
  91      -     -    D    --        TRI                 0    1    0    1  DO5
  90      -     -    D    --        TRI                 0    1    0    1  DO6
  89      -     -    D    --        TRI                 0    1    0    1  DO7
  87      -     -    E    --        TRI                 0    1    0    0  EMPTY
  99      -     -    B    --        TRI                 0    1    0    0  FULL


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
* = PCI I/O is enabled
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:                              z:\lab20\lab20_4.rpt
lab20_4

** BURIED LOGIC **

                                                    Fan-In    Fan-Out
 IOC     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -      1     -    B    03        OR2                0    4    0    2  |LPM_ADD_SUB:347|addcore:adder|pcarry1
   -      4     -    B    10        OR2                0    3    0    1  |LPM_ADD_SUB:347|addcore:adder|pcarry2
   -      4     -    B    03        OR2                0    2    0   94  |LPM_ADD_SUB:347|addcore:adder|:73
   -      2     -    B    03        OR2                0    4    0   13  |LPM_ADD_SUB:347|addcore:adder|:79
   -      2     -    B    10        OR2                0    3    0   13  |LPM_ADD_SUB:347|addcore:adder|:80
   -      1     -    B    10        OR2                0    3    0   13  |LPM_ADD_SUB:347|addcore:adder|:81
   -      3     -    B    10       AND2                0    2    0    1  |LPM_ADD_SUB:4256|addcore:adder|:59
   -      2     -    F    15       SOFT    s   !       1    0    0   72  Reset~1
   -      5     -    D    12       DFFE   +            0    4    1    0  :14
   -      5     -    D    11       DFFE   +            0    4    1    0  :16
   -      2     -    D    08       DFFE   +            0    4    1    0  :18
   -      4     -    E    09       DFFE   +            0    4    1    0  :20
   -      1     -    A    05       DFFE   +            0    4    1    0  :22
   -      7     -    E    04       DFFE   +            0    4    1    0  :24
   -      6     -    A    07       DFFE   +            0    4    1    0  :26
   -      7     -    A    06       DFFE   +            0    4    1    0  :28
   -      6     -    D    12       DFFE   +            0    3    0    2  buff7_7 (:38)
   -      6     -    D    11       DFFE   +            0    3    0    2  buff7_6 (:39)
   -      7     -    D    08       DFFE   +            0    3    0    2  buff7_5 (:40)
   -      5     -    E    09       DFFE   +            0    3    0    2  buff7_4 (:41)
   -      5     -    C    16       DFFE   +            0    3    0    2  buff7_3 (:42)
   -      5     -    E    05       DFFE   +            0    3    0    2  buff7_2 (:43)
   -      5     -    C    17       DFFE   +            0    3    0    2  buff7_1 (:44)
   -      6     -    C    05       DFFE   +            0    3    0    2  buff7_0 (:45)
   -      7     -    D    12       DFFE   +            0    3    0    1  buff6_7 (:46)
   -      7     -    D    11       DFFE   +            0    3    0    1  buff6_6 (:47)
   -      7     -    D    13       DFFE   +            0    3    0    1  buff6_5 (:48)
   -      1     -    D    13       DFFE   +            0    3    0    1  buff6_4 (:49)
   -      4     -    C    05       DFFE   +            0    3    0    1  buff6_3 (:50)
   -      4     -    D    13       DFFE   +            0    3    0    1  buff6_2 (:51)
   -      7     -    C    17       DFFE   +            0    3    0    1  buff6_1 (:52)
   -      7     -    C    05       DFFE   +            0    3    0    1  buff6_0 (:53)
   -      1     -    F    07       DFFE   +            0    3    0    1  buff5_7 (:54)
   -      5     -    F    07       DFFE   +            0    3    0    1  buff5_6 (:55)
   -      4     -    F    04       DFFE   +            0    3    0    1  buff5_5 (:56)
   -      4     -    E    08       DFFE   +            0    3    0    1  buff5_4 (:57)
   -      6     -    C    16       DFFE   +            0    3    0    1  buff5_3 (:58)
   -      6     -    E    05       DFFE   +            0    3    0    1  buff5_2 (:59)
   -      6     -    C    17       DFFE   +            0    3    0    1  buff5_1 (:60)
   -      4     -    C    07       DFFE   +            0    3    0    1  buff5_0 (:61)
   -      5     -    F    03       DFFE   +            0    3    0    1  buff4_7 (:62)
   -      4     -    F    07       DFFE   +            0    3    0    1  buff4_6 (:63)
   -      3     -    F    04       DFFE   +            0    3    0    1  buff4_5 (:64)
   -      3     -    E    08       DFFE   +            0    3    0    1  buff4_4 (:65)
   -      3     -    C    15       DFFE   +            0    3    0    1  buff4_3 (:66)
   -      5     -    F    14       DFFE   +            0    3    0    1  buff4_2 (:67)
   -      2     -    C    15       DFFE   +            0    3    0    1  buff4_1 (:68)
   -      3     -    C    07       DFFE   +            0    3    0    1  buff4_0 (:69)
   -      1     -    F    09       DFFE   +            0    3    0    1  buff3_7 (:70)
   -      3     -    F    09       DFFE   +            0    3    0    1  buff3_6 (:71)
   -      3     -    F    10       DFFE   +            0    3    0    1  buff3_5 (:72)
   -      5     -    E    17       DFFE   +            0    3    0    1  buff3_4 (:73)
   -      2     -    A    18       DFFE   +            0    3    0    1  buff3_3 (:74)
   -      4     -    F    14       DFFE   +            0    3    0    1  buff3_2 (:75)
   -      3     -    A    08       DFFE   +            0    3    0    1  buff3_1 (:76)
   -      2     -    A    09       DFFE   +            0    3    0    1  buff3_0 (:77)
   -      4     -    F    03       DFFE   +            0    3    0    1  buff2_7 (:78)
   -      4     -    F    09       DFFE   +            0    3    0    1  buff2_6 (:79)
   -      4     -    F    10       DFFE   +            0    3    0    1  buff2_5 (:80)
   -      6     -    E    17       DFFE   +            0    3    0    1  buff2_4 (:81)
   -      4     -    A    18       DFFE   +            0    3    0    1  buff2_3 (:82)
   -      6     -    F    14       DFFE   +            0    3    0    1  buff2_2 (:83)
   -      4     -    A    08       DFFE   +            0    3    0    1  buff2_1 (:84)
   -      5     -    A    06       DFFE   +            0    3    0    1  buff2_0 (:85)
   -      6     -    D    17       DFFE   +            0    3    0    1  buff1_7 (:86)
   -      7     -    D    14       DFFE   +            0    3    0    1  buff1_6 (:87)
   -      5     -    D    17       DFFE   +            0    3    0    1  buff1_5 (:88)
   -      7     -    E    17       DFFE   +            0    3    0    1  buff1_4 (:89)
   -      5     -    A    05       DFFE   +            0    3    0    1  buff1_3 (:90)
   -      4     -    E    04       DFFE   +            0    3    0    1  buff1_2 (:91)
   -      5     -    A    07       DFFE   +            0    3    0    1  buff1_1 (:92)
   -      8     -    A    09       DFFE   +            0    3    0    1  buff1_0 (:93)
   -      1     -    D    08       DFFE   +            0    2    0    3  buff0_7 (:94)
   -      3     -    D    14       DFFE   +            0    2    0    3  buff0_6 (:95)
   -      6     -    D    14       DFFE   +            0    2    0    3  buff0_5 (:96)
   -      8     -    E    09       DFFE   +            0    2    0    3  buff0_4 (:97)
   -      6     -    A    05       DFFE   +            0    2    0    3  buff0_3 (:98)
   -      3     -    E    04       DFFE   +            0    2    0    3  buff0_2 (:99)
   -      4     -    A    07       DFFE   +            0    2    0    3  buff0_1 (:100)
   -      6     -    A    06       DFFE   +            0    2    0    3  buff0_0 (:101)
   -      7     -    B    10       DFFE   +            0    3    0    1  inc3 (:115)
   -      6     -    B    10       DFFE   +            0    3    0    3  inc2 (:116)
   -      1     -    B    15       DFFE   +            0    2    0    4  inc1 (:117)
   -      1     -    B    13       DFFE   +            0    1    0    6  inc0 (:118)
   -      5     -    B    10       DFFE   +            0    2    0    1  dec3 (:121)
   -      5     -    B    03       DFFE   +            0    3    0    3  dec2 (:122)
   -      6     -    B    03       DFFE   +            0    2    0    4  dec1 (:123)
   -      7     -    B    03       DFFE   +            0    1    0    6  dec0 (:124)
   -      2     -    E    14        OR2    s   !       0    4    0   17  ~409~1
   -      4     -    A    09       AND2    s           1    2    0    1  ~409~2
   -      7     -    A    07       AND2    s           1    2    0    1  ~409~3
   -      6     -    E    04       AND2    s           1    2    0    1  ~409~4
   -      7     -    A    05       AND2    s           1    2    0    1  ~409~5
   -      8     -    E    17       AND2    s           1    2    0    1  ~409~6
   -      8     -    D    17       AND2    s           1    2    0    1  ~409~7
   -      8     -    D    14       AND2    s           1    2    0    1  ~409~8
   -      7     -    D    17       AND2    s           1    2    0    1  ~409~9
   -      8     -    A    06       AND2    s           1    2    0    1  ~409~10
   -      6     -    A    08       AND2    s           1    2    0    1  ~409~11
   -      1     -    F    20       AND2    s           1    2    0    1  ~409~12
   -      6     -    A    18       AND2    s           1    2    0    1  ~409~13
   -      3     -    E    19       AND2    s           1    2    0    1  ~409~14
   -      6     -    F    10       AND2    s           1    2    0    1  ~409~15
   -      8     -    F    09       AND2    s           1    2    0    1  ~409~16
   -      7     -    F    03       AND2    s           1    2    0    1  ~409~17
   -      3     -    A    09       AND2    s           1    2    0    1  ~409~18
   -      5     -    A    08       AND2    s           1    2    0    1  ~409~19
   -      8     -    F    14       AND2    s           1    2    0    1  ~409~20
   -      5     -    A    18       AND2    s           1    2    0    1  ~409~21
   -      2     -    E    19       AND2    s           1    2    0    1  ~409~22
   -      5     -    F    10       AND2    s           1    2    0    1  ~409~23
   -      7     -    F    09       AND2    s           1    2    0    1  ~409~24
   -      6     -    F    09       AND2    s           1    2    0    1  ~409~25
   -      3     -    E    13        OR2    s   !       0    4    0   18  ~409~26
   -      5     -    C    07       AND2    s           1    2    0    1  ~409~27
   -      6     -    C    15       AND2    s           1    2    0    1  ~409~28
   -      7     -    F    14       AND2    s           1    2    0    1  ~409~29
   -      4     -    C    15       AND2    s           1    2    0    1  ~409~30
   -      5     -    E    08       AND2    s           1    2    0    1  ~409~31
   -      5     -    F    04       AND2    s           1    2    0    1  ~409~32
   -      6     -    F    07       AND2    s           1    2    0    1  ~409~33
   -      6     -    F    03       AND2    s           1    2    0    1  ~409~34
   -      6     -    C    07       AND2    s           1    2    0    1  ~409~35
   -      2     -    C    06       AND2    s           1    2    0    1  ~409~36
   -      7     -    E    05       AND2    s           1    2    0    1  ~409~37
   -      7     -    C    16       AND2    s           1    2    0    1  ~409~38
   -      7     -    E    08       AND2    s           1    2    0    1  ~409~39
   -      6     -    F    04       AND2    s           1    2    0    1  ~409~40
   -      8     -    F    07       AND2    s           1    2    0    1  ~409~41
   -      7     -    F    07       AND2    s           1    2    0    1  ~409~42
   -      6     -    B    01        OR2    s   !       0    4    0    9  ~409~43
   -      8     -    C    05       AND2    s           1    2    0    1  ~409~44
   -      8     -    C    17       AND2    s           1    2    0    1  ~409~45
   -      5     -    D    13       AND2    s           1    2    0    1  ~409~46
   -      5     -    C    05       AND2    s           1    2    0    1  ~409~47
   -      2     -    D    13       AND2    s           1    2    0    1  ~409~48
   -      3     -    D    13       AND2    s           1    2    0    1  ~409~49
   -      2     -    D    11       AND2    s           1    2    0    1  ~409~50
   -      2     -    D    12       AND2    s           1    2    0    1  ~409~51
   -      3     -    B    01       AND2                0    4    1   24  :409
   -      1     -    D    12        OR2    s           1    3    0    1  ~4390~1
   -      1     -    D    11        OR2    s           1    3    0    1  ~4396~1
   -      3     -    D    08        OR2    s           1    3    0    1  ~4402~1
   -      1     -    E    09        OR2    s           1    3    0    1  ~4408~1
   -      1     -    C    16        OR2    s           1    3    0    1  ~4414~1
   -      2     -    E    05        OR2    s           1    3    0    1  ~4420~1
   -      1     -    C    17        OR2    s           1    3    0    1  ~4426~1
   -      1     -    C    05        OR2    s           1    3    0    1  ~4432~1
   -      3     -    D    06        OR2    s           0    2    0    8  ~4480~1
   -      2     -    E    15        OR2    s           0    2    0    8  ~4528~1
   -      3     -    C    18        OR2    s           0    2    0    8  ~4576~1
   -      2     -    E    02        OR2    s           0    4    0   18  ~4624~1
   -      7     -    A    15        OR2    s           0    2    0    8  ~4624~2
   -      5     -    F    16        OR2    s           0    2    0    8  ~4672~1
   -      4     -    E    18        OR2    s           0    2    0    8  ~4720~1
   -      4     -    D    08        OR2                1    3    0    1  :4726
   -      4     -    D    14        OR2                1    3    0    1  :4732
   -      5     -    D    14        OR2                1    3    0    1  :4738
   -      3     -    E    09        OR2                1    3    0    1  :4744
   -      4     -    A    05        OR2                1    3    0    1  :4750
   -      2     -    E    04        OR2                1    3    0    1  :4756
   -      3     -    A    07        OR2                1    3    0    1  :4762
   -      4     -    A    06        OR2                1    3    0    1  :4768
   -      1     -    E    02       AND2                0    4    1    8  :4957
   -      3     -    E    16       AND2    s           0    3    0   24  ~4969~1
   -      2     -    B    01       AND2                0    4    0    8  :4981
   -      6     -    E    02       AND2                0    4    0    8  :4987
   -      3     -    E    12       AND2                0    4    0    8  :4993
   -      2     -    E    11        OR2        !       0    4    0    8  :4999
   -      3     -    E    10        OR2        !       0    4    0    8  :5005
   -      4     -    D    17        OR2                0    3    0    1  :6716
   -      2     -    D    17        OR2                0    3    0    1  :6722
   -      1     -    F    03        OR2                0    3    0    1  :6728
   -      2     -    F    03        OR2                0    3    0    1  :6734
   -      3     -    F    03        OR2                0    3    0    1  :6740
   -      8     -    F    03        OR2                0    4    0    1  :6746
   -      3     -    D    12        OR2                0    4    0    1  :6752
   -      4     -    D    12        OR2                0    3    0    1  :6758
   -      1     -    D    14        OR2                0    3    0    1  :6770
   -      2     -    D    14        OR2                0    3    0    1  :6773
   -      2     -    F    09        OR2                0    3    0    1  :6776
   -      5     -    F    09        OR2                0    3    0    1  :6779
   -      2     -    F    07        OR2                0    3    0    1  :6782
   -      3     -    F    07        OR2                0    4    0    1  :6785
   -      4     -    D    11        OR2                0    4    0    1  :6788
   -      3     -    D    11        OR2                0    3    0    1  :6791
   -      1     -    D    17        OR2                0    3    0    1  :6800
   -      3     -    D    17        OR2                0    3    0    1  :6803
   -      1     -    F    10        OR2                0    3    0    1  :6806
   -      2     -    F    10        OR2                0    3    0    1  :6809
   -      2     -    F    04        OR2                0    3    0    1  :6812
   -      1     -    F    04        OR2                0    4    0    1  :6815
   -      6     -    D    08        OR2                0    4    0    1  :6818
   -      5     -    D    08        OR2                0    3    0    1  :6821
   -      2     -    E    17        OR2                0    3    0    1  :6830
   -      3     -    E    17        OR2                0    3    0    1  :6833
   -      4     -    E    17        OR2                0    3    0    1  :6836
   -      1     -    E    17        OR2                0    3    0    1  :6839
   -      2     -    E    08        OR2                0    3    0    1  :6842
   -      1     -    E    08        OR2                0    4    0    1  :6845
   -      6     -    E    08        OR2                0    4    0    1  :6848
   -      2     -    E    09        OR2                0    3    0    1  :6851
   -      2     -    A    05        OR2                0    3    0    1  :6860
   -      3     -    A    05        OR2                0    3    0    1  :6863
   -      1     -    A    18        OR2                0    3    0    1  :6866
   -      3     -    A    18        OR2                0    3    0    1  :6869
   -      1     -    C    15        OR2                0    3    0    1  :6872
   -      4     -    C    16        OR2                0    4    0    1  :6875
   -      3     -    C    16        OR2                0    4    0    1  :6878
   -      2     -    C    16        OR2                0    3    0    1  :6881
   -      1     -    E    04        OR2                0    3    0    1  :6890
   -      5     -    E    04        OR2                0    3    0    1  :6893
   -      2     -    F    14        OR2                0    3    0    1  :6896
   -      1     -    F    14        OR2                0    3    0    1  :6899
   -      3     -    F    14        OR2                0    3    0    1  :6902
   -      4     -    E    05        OR2                0    4    0    1  :6905
   -      3     -    E    05        OR2                0    4    0    1  :6908
   -      1     -    E    05        OR2                0    3    0    1  :6911
   -      2     -    A    07        OR2                0    3    0    1  :6920
   -      1     -    A    07        OR2                0    3    0    1  :6923
   -      2     -    A    08        OR2                0    3    0    1  :6926
   -      1     -    A    08        OR2                0    3    0    1  :6929
   -      5     -    C    15        OR2                0    3    0    1  :6932
   -      4     -    C    17        OR2                0    4    0    1  :6935
   -      2     -    C    17        OR2                0    4    0    1  :6938
   -      3     -    C    17        OR2                0    3    0    1  :6941
   -      2     -    A    06        OR2                0    3    0    1  :6950
   -      1     -    A    06        OR2                0    3    0    1  :6953
   -      3     -    A    06        OR2                0    3    0    1  :6956
   -      1     -    A    09        OR2                0    3    0    1  :6959
   -      2     -    C    07        OR2                0    3    0    1  :6962
   -      1     -    C    07        OR2                0    4    0    1  :6965
   -      2     -    C    05        OR2                0    4    0    1  :6968
   -      3     -    C    05        OR2                0    3    0    1  :6971
   -      3     -    B    03       AND2    s   !       0    3    0    1  ~7034~1
   -      8     -    B    03        OR2    s   !       0    4    0    4  ~7094~1


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
* = PCI I/O is enabled
p = Packed register


Device-Specific Information:                              z:\lab20\lab20_4.rpt
lab20_4

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:       3/144(  2%)    25/ 72( 34%)     0/ 72(  0%)    0/16(  0%)      0/16(  0%)     3/16( 18%)
B:       0/144(  0%)    10/ 72( 13%)     0/ 72(  0%)    0/16(  0%)      0/16(  0%)     1/16(  6%)
C:       0/144(  0%)    21/ 72( 29%)     0/ 72(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
D:       4/144(  2%)    22/ 72( 30%)     0/ 72(  0%)    0/16(  0%)      0/16(  0%)     3/16( 18%)
E:       7/144(  4%)    28/ 72( 38%)     0/ 72(  0%)    0/16(  0%)      0/16(  0%)     3/16( 18%)
F:       3/144(  2%)    19/ 72( 26%)     0/ 72(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      4/24( 16%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
02:      5/24( 20%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
03:      6/24( 25%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
04:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
05:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
06:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
07:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
08:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
09:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
10:      3/24( 12%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
11:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
12:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
13:      3/24( 12%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
14:      3/24( 12%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
15:      3/24( 12%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
16:      3/24( 12%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
17:      4/24( 16%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
18:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
19:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
20:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
21:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
22:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
23:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
24:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
25:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
26:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
27:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
28:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
29:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
30:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
31:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
32:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
33:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
34:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
35:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
36:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
EA:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)


Device-Specific Information:                              z:\lab20\lab20_4.rpt
lab20_4

** CLOCK SIGNALS **

Type     Fan-out       Name
INPUT       68         WR
INPUT       12         RD


Device-Specific Information:                              z:\lab20\lab20_4.rpt
lab20_4

** CLEAR SIGNALS **

Type     Fan-out       Name
INPUT        9         Reset


Device-Specific Information:                              z:\lab20\lab20_4.rpt
lab20_4

** EQUATIONS **

DI0      : INPUT;
DI1      : INPUT;
DI2      : INPUT;
DI3      : INPUT;
DI4      : INPUT;
DI5      : INPUT;
DI6      : INPUT;
DI7      : INPUT;
RD       : INPUT;
Reset    : INPUT;
WR       : INPUT;

-- Node name is ':101' = 'buff0_0' 
-- Equation name is 'buff0_0', location is LC6_A6, type is buried.
buff0_0  = DFFE( _LC4_A6, GLOBAL( WR),  VCC,  VCC, !_LC2_F15);

-- Node name is ':100' = 'buff0_1' 
-- Equation name is 'buff0_1', location is LC4_A7, type is buried.
buff0_1  = DFFE( _LC3_A7, GLOBAL( WR),  VCC,  VCC, !_LC2_F15);

-- Node name is ':99' = 'buff0_2' 
-- Equation name is 'buff0_2', location is LC3_E4, type is buried.
buff0_2  = DFFE( _LC2_E4, GLOBAL( WR),  VCC,  VCC, !_LC2_F15);

-- Node name is ':98' = 'buff0_3' 
-- Equation name is 'buff0_3', location is LC6_A5, type is buried.
buff0_3  = DFFE( _LC4_A5, GLOBAL( WR),  VCC,  VCC, !_LC2_F15);

-- Node name is ':97' = 'buff0_4' 
-- Equation name is 'buff0_4', location is LC8_E9, type is buried.
buff0_4  = DFFE( _LC3_E9, GLOBAL( WR),  VCC,  VCC, !_LC2_F15);

-- Node name is ':96' = 'buff0_5' 
-- Equation name is 'buff0_5', location is LC6_D14, type is buried.
buff0_5  = DFFE( _LC5_D14, GLOBAL( WR),  VCC,  VCC, !_LC2_F15);

-- Node name is ':95' = 'buff0_6' 
-- Equation name is 'buff0_6', location is LC3_D14, type is buried.
buff0_6  = DFFE( _LC4_D14, GLOBAL( WR),  VCC,  VCC, !_LC2_F15);

-- Node name is ':94' = 'buff0_7' 
-- Equation name is 'buff0_7', location is LC1_D8, type is buried.
buff0_7  = DFFE( _LC4_D8, GLOBAL( WR),  VCC,  VCC, !_LC2_F15);

-- Node name is ':93' = 'buff1_0' 
-- Equation name is 'buff1_0', location is LC8_A9, type is buried.
buff1_0  = DFFE( _EQ001, GLOBAL( WR),  VCC,  VCC, !_LC2_F15);
  _EQ001 =  _LC4_A9
         #  buff1_0 &  _LC4_E18;

-- Node name is ':92' = 'buff1_1' 
-- Equation name is 'buff1_1', location is LC5_A7, type is buried.
buff1_1  = DFFE( _EQ002, GLOBAL( WR),  VCC,  VCC, !_LC2_F15);
  _EQ002 =  _LC7_A7
         #  buff1_1 &  _LC4_E18;

-- Node name is ':91' = 'buff1_2' 
-- Equation name is 'buff1_2', location is LC4_E4, type is buried.
buff1_2  = DFFE( _EQ003, GLOBAL( WR),  VCC,  VCC, !_LC2_F15);
  _EQ003 =  _LC6_E4
         #  buff1_2 &  _LC4_E18;

-- Node name is ':90' = 'buff1_3' 
-- Equation name is 'buff1_3', location is LC5_A5, type is buried.
buff1_3  = DFFE( _EQ004, GLOBAL( WR),  VCC,  VCC, !_LC2_F15);
  _EQ004 =  _LC7_A5
         #  buff1_3 &  _LC4_E18;

-- Node name is ':89' = 'buff1_4' 
-- Equation name is 'buff1_4', location is LC7_E17, type is buried.
buff1_4  = DFFE( _EQ005, GLOBAL( WR),  VCC,  VCC, !_LC2_F15);
  _EQ005 =  _LC8_E17
         #  buff1_4 &  _LC4_E18;

-- Node name is ':88' = 'buff1_5' 
-- Equation name is 'buff1_5', location is LC5_D17, type is buried.
buff1_5  = DFFE( _EQ006, GLOBAL( WR),  VCC,  VCC, !_LC2_F15);
  _EQ006 =  _LC8_D17
         #  buff1_5 &  _LC4_E18;

-- Node name is ':87' = 'buff1_6' 
-- Equation name is 'buff1_6', location is LC7_D14, type is buried.
buff1_6  = DFFE( _EQ007, GLOBAL( WR),  VCC,  VCC, !_LC2_F15);
  _EQ007 =  _LC8_D14
         #  buff1_6 &  _LC4_E18;

-- Node name is ':86' = 'buff1_7' 
-- Equation name is 'buff1_7', location is LC6_D17, type is buried.
buff1_7  = DFFE( _EQ008, GLOBAL( WR),  VCC,  VCC, !_LC2_F15);
  _EQ008 =  _LC7_D17
         #  buff1_7 &  _LC4_E18;

-- Node name is ':85' = 'buff2_0' 
-- Equation name is 'buff2_0', location is LC5_A6, type is buried.
buff2_0  = DFFE( _EQ009, GLOBAL( WR),  VCC,  VCC, !_LC2_F15);
  _EQ009 =  _LC8_A6
         #  buff2_0 &  _LC5_F16;

-- Node name is ':84' = 'buff2_1' 
-- Equation name is 'buff2_1', location is LC4_A8, type is buried.
buff2_1  = DFFE( _EQ010, GLOBAL( WR),  VCC,  VCC, !_LC2_F15);
  _EQ010 =  _LC6_A8
         #  buff2_1 &  _LC5_F16;

-- Node name is ':83' = 'buff2_2' 
-- Equation name is 'buff2_2', location is LC6_F14, type is buried.
buff2_2  = DFFE( _EQ011, GLOBAL( WR),  VCC,  VCC, !_LC2_F15);
  _EQ011 =  _LC1_F20
         #  buff2_2 &  _LC5_F16;

-- Node name is ':82' = 'buff2_3' 
-- Equation name is 'buff2_3', location is LC4_A18, type is buried.
buff2_3  = DFFE( _EQ012, GLOBAL( WR),  VCC,  VCC, !_LC2_F15);
  _EQ012 =  _LC6_A18
         #  buff2_3 &  _LC5_F16;

-- Node name is ':81' = 'buff2_4' 
-- Equation name is 'buff2_4', location is LC6_E17, type is buried.
buff2_4  = DFFE( _EQ013, GLOBAL( WR),  VCC,  VCC, !_LC2_F15);
  _EQ013 =  _LC3_E19
         #  buff2_4 &  _LC5_F16;

-- Node name is ':80' = 'buff2_5' 
-- Equation name is 'buff2_5', location is LC4_F10, type is buried.
buff2_5  = DFFE( _EQ014, GLOBAL( WR),  VCC,  VCC, !_LC2_F15);
  _EQ014 =  _LC6_F10
         #  buff2_5 &  _LC5_F16;

-- Node name is ':79' = 'buff2_6' 
-- Equation name is 'buff2_6', location is LC4_F9, type is buried.
buff2_6  = DFFE( _EQ015, GLOBAL( WR),  VCC,  VCC, !_LC2_F15);
  _EQ015 =  _LC8_F9
         #  buff2_6 &  _LC5_F16;

-- Node name is ':78' = 'buff2_7' 
-- Equation name is 'buff2_7', location is LC4_F3, type is buried.
buff2_7  = DFFE( _EQ016, GLOBAL( WR),  VCC,  VCC, !_LC2_F15);
  _EQ016 =  _LC7_F3
         #  buff2_7 &  _LC5_F16;

-- Node name is ':77' = 'buff3_0' 
-- Equation name is 'buff3_0', location is LC2_A9, type is buried.
buff3_0  = DFFE( _EQ017, GLOBAL( WR),  VCC,  VCC, !_LC2_F15);
  _EQ017 =  _LC3_A9
         #  buff3_0 &  _LC7_A15;

-- Node name is ':76' = 'buff3_1' 
-- Equation name is 'buff3_1', location is LC3_A8, type is buried.
buff3_1  = DFFE( _EQ018, GLOBAL( WR),  VCC,  VCC, !_LC2_F15);
  _EQ018 =  _LC5_A8
         #  buff3_1 &  _LC7_A15;

-- Node name is ':75' = 'buff3_2' 
-- Equation name is 'buff3_2', location is LC4_F14, type is buried.
buff3_2  = DFFE( _EQ019, GLOBAL( WR),  VCC,  VCC, !_LC2_F15);
  _EQ019 =  _LC8_F14
         #  buff3_2 &  _LC7_A15;

-- Node name is ':74' = 'buff3_3' 
-- Equation name is 'buff3_3', location is LC2_A18, type is buried.
buff3_3  = DFFE( _EQ020, GLOBAL( WR),  VCC,  VCC, !_LC2_F15);
  _EQ020 =  _LC5_A18
         #  buff3_3 &  _LC7_A15;

-- Node name is ':73' = 'buff3_4' 
-- Equation name is 'buff3_4', location is LC5_E17, type is buried.
buff3_4  = DFFE( _EQ021, GLOBAL( WR),  VCC,  VCC, !_LC2_F15);
  _EQ021 =  _LC2_E19
         #  buff3_4 &  _LC7_A15;

-- Node name is ':72' = 'buff3_5' 
-- Equation name is 'buff3_5', location is LC3_F10, type is buried.
buff3_5  = DFFE( _EQ022, GLOBAL( WR),  VCC,  VCC, !_LC2_F15);
  _EQ022 =  _LC5_F10
         #  buff3_5 &  _LC7_A15;

-- Node name is ':71' = 'buff3_6' 
-- Equation name is 'buff3_6', location is LC3_F9, type is buried.
buff3_6  = DFFE( _EQ023, GLOBAL( WR),  VCC,  VCC, !_LC2_F15);
  _EQ023 =  _LC7_F9
         #  buff3_6 &  _LC7_A15;

-- Node name is ':70' = 'buff3_7' 
-- Equation name is 'buff3_7', location is LC1_F9, type is buried.
buff3_7  = DFFE( _EQ024, GLOBAL( WR),  VCC,  VCC, !_LC2_F15);
  _EQ024 =  _LC6_F9
         #  buff3_7 &  _LC7_A15;

-- Node name is ':69' = 'buff4_0' 
-- Equation name is 'buff4_0', location is LC3_C7, type is buried.
buff4_0  = DFFE( _EQ025, GLOBAL( WR),  VCC,  VCC, !_LC2_F15);
  _EQ025 =  _LC5_C7
         #  buff4_0 &  _LC3_C18;

-- Node name is ':68' = 'buff4_1' 
-- Equation name is 'buff4_1', location is LC2_C15, type is buried.
buff4_1  = DFFE( _EQ026, GLOBAL( WR),  VCC,  VCC, !_LC2_F15);
  _EQ026 =  _LC6_C15
         #  buff4_1 &  _LC3_C18;

-- Node name is ':67' = 'buff4_2' 
-- Equation name is 'buff4_2', location is LC5_F14, type is buried.
buff4_2  = DFFE( _EQ027, GLOBAL( WR),  VCC,  VCC, !_LC2_F15);
  _EQ027 =  _LC7_F14
         #  buff4_2 &  _LC3_C18;

-- Node name is ':66' = 'buff4_3' 
-- Equation name is 'buff4_3', location is LC3_C15, type is buried.
buff4_3  = DFFE( _EQ028, GLOBAL( WR),  VCC,  VCC, !_LC2_F15);
  _EQ028 =  _LC4_C15
         #  buff4_3 &  _LC3_C18;

-- Node name is ':65' = 'buff4_4' 
-- Equation name is 'buff4_4', location is LC3_E8, type is buried.
buff4_4  = DFFE( _EQ029, GLOBAL( WR),  VCC,  VCC, !_LC2_F15);
  _EQ029 =  _LC5_E8
         #  buff4_4 &  _LC3_C18;

-- Node name is ':64' = 'buff4_5' 
-- Equation name is 'buff4_5', location is LC3_F4, type is buried.
buff4_5  = DFFE( _EQ030, GLOBAL( WR),  VCC,  VCC, !_LC2_F15);
  _EQ030 =  _LC5_F4
         #  buff4_5 &  _LC3_C18;

-- Node name is ':63' = 'buff4_6' 
-- Equation name is 'buff4_6', location is LC4_F7, type is buried.
buff4_6  = DFFE( _EQ031, GLOBAL( WR),  VCC,  VCC, !_LC2_F15);
  _EQ031 =  _LC6_F7
         #  buff4_6 &  _LC3_C18;

-- Node name is ':62' = 'buff4_7' 
-- Equation name is 'buff4_7', location is LC5_F3, type is buried.
buff4_7  = DFFE( _EQ032, GLOBAL( WR),  VCC,  VCC, !_LC2_F15);
  _EQ032 =  _LC6_F3
         #  buff4_7 &  _LC3_C18;

-- Node name is ':61' = 'buff5_0' 
-- Equation name is 'buff5_0', location is LC4_C7, type is buried.
buff5_0  = DFFE( _EQ033, GLOBAL( WR),  VCC,  VCC, !_LC2_F15);
  _EQ033 =  _LC6_C7
         #  buff5_0 &  _LC2_E15;

-- Node name is ':60' = 'buff5_1' 
-- Equation name is 'buff5_1', location is LC6_C17, type is buried.
buff5_1  = DFFE( _EQ034, GLOBAL( WR),  VCC,  VCC, !_LC2_F15);
  _EQ034 =  _LC2_C6
         #  buff5_1 &  _LC2_E15;

-- Node name is ':59' = 'buff5_2' 
-- Equation name is 'buff5_2', location is LC6_E5, type is buried.
buff5_2  = DFFE( _EQ035, GLOBAL( WR),  VCC,  VCC, !_LC2_F15);
  _EQ035 =  _LC7_E5
         #  buff5_2 &  _LC2_E15;

-- Node name is ':58' = 'buff5_3' 
-- Equation name is 'buff5_3', location is LC6_C16, type is buried.
buff5_3  = DFFE( _EQ036, GLOBAL( WR),  VCC,  VCC, !_LC2_F15);
  _EQ036 =  _LC7_C16
         #  buff5_3 &  _LC2_E15;

-- Node name is ':57' = 'buff5_4' 
-- Equation name is 'buff5_4', location is LC4_E8, type is buried.
buff5_4  = DFFE( _EQ037, GLOBAL( WR),  VCC,  VCC, !_LC2_F15);
  _EQ037 =  _LC7_E8
         #  buff5_4 &  _LC2_E15;

-- Node name is ':56' = 'buff5_5' 
-- Equation name is 'buff5_5', location is LC4_F4, type is buried.
buff5_5  = DFFE( _EQ038, GLOBAL( WR),  VCC,  VCC, !_LC2_F15);
  _EQ038 =  _LC6_F4
         #  buff5_5 &  _LC2_E15;

-- Node name is ':55' = 'buff5_6' 
-- Equation name is 'buff5_6', location is LC5_F7, type is buried.
buff5_6  = DFFE( _EQ039, GLOBAL( WR),  VCC,  VCC, !_LC2_F15);
  _EQ039 =  _LC8_F7
         #  buff5_6 &  _LC2_E15;

-- Node name is ':54' = 'buff5_7' 
-- Equation name is 'buff5_7', location is LC1_F7, type is buried.
buff5_7  = DFFE( _EQ040, GLOBAL( WR),  VCC,  VCC, !_LC2_F15);
  _EQ040 =  _LC7_F7
         #  buff5_7 &  _LC2_E15;

-- Node name is ':53' = 'buff6_0' 
-- Equation name is 'buff6_0', location is LC7_C5, type is buried.
buff6_0  = DFFE( _EQ041, GLOBAL( WR),  VCC,  VCC, !_LC2_F15);
  _EQ041 =  _LC8_C5
         #  buff6_0 &  _LC3_D6;

-- Node name is ':52' = 'buff6_1' 
-- Equation name is 'buff6_1', location is LC7_C17, type is buried.
buff6_1  = DFFE( _EQ042, GLOBAL( WR),  VCC,  VCC, !_LC2_F15);
  _EQ042 =  _LC8_C17
         #  buff6_1 &  _LC3_D6;

-- Node name is ':51' = 'buff6_2' 
-- Equation name is 'buff6_2', location is LC4_D13, type is buried.
buff6_2  = DFFE( _EQ043, GLOBAL( WR),  VCC,  VCC, !_LC2_F15);
  _EQ043 =  _LC5_D13
         #  buff6_2 &  _LC3_D6;

-- Node name is ':50' = 'buff6_3' 
-- Equation name is 'buff6_3', location is LC4_C5, type is buried.
buff6_3  = DFFE( _EQ044, GLOBAL( WR),  VCC,  VCC, !_LC2_F15);
  _EQ044 =  _LC5_C5
         #  buff6_3 &  _LC3_D6;

-- Node name is ':49' = 'buff6_4' 
-- Equation name is 'buff6_4', location is LC1_D13, type is buried.
buff6_4  = DFFE( _EQ045, GLOBAL( WR),  VCC,  VCC, !_LC2_F15);
  _EQ045 =  _LC2_D13
         #  buff6_4 &  _LC3_D6;

-- Node name is ':48' = 'buff6_5' 
-- Equation name is 'buff6_5', location is LC7_D13, type is buried.
buff6_5  = DFFE( _EQ046, GLOBAL( WR),  VCC,  VCC, !_LC2_F15);
  _EQ046 =  _LC3_D13
         #  buff6_5 &  _LC3_D6;

-- Node name is ':47' = 'buff6_6' 
-- Equation name is 'buff6_6', location is LC7_D11, type is buried.
buff6_6  = DFFE( _EQ047, GLOBAL( WR),  VCC,  VCC, !_LC2_F15);
  _EQ047 =  _LC2_D11
         #  buff6_6 &  _LC3_D6;

-- Node name is ':46' = 'buff6_7' 
-- Equation name is 'buff6_7', location is LC7_D12, type is buried.
buff6_7  = DFFE( _EQ048, GLOBAL( WR),  VCC,  VCC, !_LC2_F15);
  _EQ048 =  _LC2_D12
         #  buff6_7 &  _LC3_D6;

-- Node name is ':45' = 'buff7_0' 
-- Equation name is 'buff7_0', location is LC6_C5, type is buried.
buff7_0  = DFFE( _EQ049, GLOBAL( WR),  VCC,  VCC, !_LC2_F15);
  _EQ049 =  buff7_0 &  _LC3_B1
         #  _LC1_C5 & !_LC3_B1;

-- Node name is ':44' = 'buff7_1' 
-- Equation name is 'buff7_1', location is LC5_C17, type is buried.
buff7_1  = DFFE( _EQ050, GLOBAL( WR),  VCC,  VCC, !_LC2_F15);
  _EQ050 =  buff7_1 &  _LC3_B1
         #  _LC1_C17 & !_LC3_B1;

-- Node name is ':43' = 'buff7_2' 
-- Equation name is 'buff7_2', location is LC5_E5, type is buried.
buff7_2  = DFFE( _EQ051, GLOBAL( WR),  VCC,  VCC, !_LC2_F15);
  _EQ051 =  buff7_2 &  _LC3_B1
         #  _LC2_E5 & !_LC3_B1;

-- Node name is ':42' = 'buff7_3' 
-- Equation name is 'buff7_3', location is LC5_C16, type is buried.
buff7_3  = DFFE( _EQ052, GLOBAL( WR),  VCC,  VCC, !_LC2_F15);
  _EQ052 =  buff7_3 &  _LC3_B1
         #  _LC1_C16 & !_LC3_B1;

-- Node name is ':41' = 'buff7_4' 
-- Equation name is 'buff7_4', location is LC5_E9, type is buried.
buff7_4  = DFFE( _EQ053, GLOBAL( WR),  VCC,  VCC, !_LC2_F15);
  _EQ053 =  buff7_4 &  _LC3_B1
         #  _LC1_E9 & !_LC3_B1;

-- Node name is ':40' = 'buff7_5' 
-- Equation name is 'buff7_5', location is LC7_D8, type is buried.
buff7_5  = DFFE( _EQ054, GLOBAL( WR),  VCC,  VCC, !_LC2_F15);
  _EQ054 =  buff7_5 &  _LC3_B1
         # !_LC3_B1 &  _LC3_D8;

-- Node name is ':39' = 'buff7_6' 
-- Equation name is 'buff7_6', location is LC6_D11, type is buried.
buff7_6  = DFFE( _EQ055, GLOBAL( WR),  VCC,  VCC, !_LC2_F15);
  _EQ055 =  buff7_6 &  _LC3_B1
         #  _LC1_D11 & !_LC3_B1;

-- Node name is ':38' = 'buff7_7' 
-- Equation name is 'buff7_7', location is LC6_D12, type is buried.
buff7_7  = DFFE( _EQ056, GLOBAL( WR),  VCC,  VCC, !_LC2_F15);
  _EQ056 =  buff7_7 &  _LC3_B1
         #  _LC1_D12 & !_LC3_B1;

-- Node name is ':124' = 'dec0' 
-- Equation name is 'dec0', location is LC7_B3, type is buried.
dec0     = DFFE( _EQ057, GLOBAL( RD), GLOBAL(!Reset),  VCC,  VCC);
  _EQ057 =  dec0 &  _LC8_B3
         # !dec0 & !_LC8_B3;

-- Node name is ':123' = 'dec1' 
-- Equation name is 'dec1', location is LC6_B3, type is buried.
dec1     = DFFE( _EQ058, GLOBAL( RD), GLOBAL(!Reset),  VCC,  VCC);
  _EQ058 = !dec0 &  dec1
         #  dec1 &  _LC8_B3
         #  dec0 & !dec1 & !_LC8_B3;

-- Node name is ':122' = 'dec2' 
-- Equation name is 'dec2', location is LC5_B3, type is buried.
dec2     = DFFE( _EQ059, GLOBAL( RD), GLOBAL(!Reset),  VCC,  VCC);
  _EQ059 = !dec0 &  dec2
         # !dec1 &  dec2
         #  dec2 &  _LC8_B3
         #  dec0 &  dec1 & !dec2 & !_LC8_B3;

-- Node name is ':121' = 'dec3' 
-- Equation name is 'dec3', location is LC5_B10, type is buried.
dec3     = DFFE( _EQ060, GLOBAL( RD), GLOBAL(!Reset),  VCC,  VCC);
  _EQ060 = !dec2 &  dec3
         #  dec3 &  _LC3_B3
         #  dec2 & !dec3 & !_LC3_B3;

-- Node name is 'DO0' 
-- Equation name is 'DO0', type is bidir 
DO0      = TRI(_LC7_A6,  VCC);

-- Node name is 'DO1' 
-- Equation name is 'DO1', type is bidir 
DO1      = TRI(_LC6_A7,  VCC);

-- Node name is 'DO2' 
-- Equation name is 'DO2', type is bidir 
DO2      = TRI(_LC7_E4,  VCC);

-- Node name is 'DO3' 
-- Equation name is 'DO3', type is bidir 
DO3      = TRI(_LC1_A5,  VCC);

-- Node name is 'DO4' 
-- Equation name is 'DO4', type is bidir 
DO4      = TRI(_LC4_E9,  VCC);

-- Node name is 'DO5' 
-- Equation name is 'DO5', type is bidir 
DO5      = TRI(_LC2_D8,  VCC);

-- Node name is 'DO6' 
-- Equation name is 'DO6', type is bidir 
DO6      = TRI(_LC5_D11,  VCC);

-- Node name is 'DO7' 
-- Equation name is 'DO7', type is bidir 
DO7      = TRI(_LC5_D12,  VCC);

-- Node name is 'EMPTY' 
-- Equation name is 'EMPTY', type is bidir 
EMPTY    = TRI(_LC1_E2,  VCC);

-- Node name is 'FULL' 
-- Equation name is 'FULL', type is bidir 
FULL     = TRI(_LC3_B1,  VCC);

-- Node name is ':118' = 'inc0' 
-- Equation name is 'inc0', location is LC1_B13, type is buried.
inc0     = DFFE( _EQ061, GLOBAL( WR), GLOBAL(!Reset),  VCC,  VCC);
  _EQ061 = !inc0 & !_LC3_B1
         #  inc0 &  _LC3_B1;

-- Node name is ':117' = 'inc1' 
-- Equation name is 'inc1', location is LC1_B15, type is buried.
inc1     = DFFE( _EQ062, GLOBAL( WR), GLOBAL(!Reset),  VCC,  VCC);
  _EQ062 =  inc1 &  _LC3_B1
         #  inc0 & !inc1 & !_LC3_B1
         # !inc0 &  inc1;

-- Node name is ':116' = 'inc2' 
-- Equation name is 'inc2', location is LC6_B10, type is buried.
inc2     = DFFE( _EQ063, GLOBAL( WR), GLOBAL(!Reset),  VCC,  VCC);
  _EQ063 =  inc2 &  _LC3_B1
         # !inc0 &  inc2
         # !inc1 &  inc2
         #  inc0 &  inc1 & !inc2 & !_LC3_B1;

-- Node name is ':115' = 'inc3' 
-- Equation name is 'inc3', location is LC7_B10, type is buried.
inc3     = DFFE( _EQ064, GLOBAL( WR), GLOBAL(!Reset),  VCC,  VCC);
  _EQ064 =  inc3 &  _LC3_B1
         # !inc2 &  inc3
         #  inc3 & !_LC3_B10
         #  inc2 & !inc3 & !_LC3_B1 &  _LC3_B10;

-- Node name is 'Reset~1' 
-- Equation name is 'Reset~1', location is LC2_F15, type is buried.
-- synthesized logic cell 
!_LC2_F15 = _LC2_F15~NOT;
_LC2_F15~NOT = LCELL(!Reset);

-- Node name is '|LPM_ADD_SUB:347|addcore:adder|pcarry1' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_B3', type is buried 
_LC1_B3  = LCELL( _EQ065);
  _EQ065 = !dec1 &  inc1
         #  inc0 &  inc1
         # !dec0 &  inc1
         # !dec1 &  inc0
         # !dec0 & !dec1;

-- Node name is '|LPM_ADD_SUB:347|addcore:adder|pcarry2' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC4_B10', type is buried 
_LC4_B10 = LCELL( _EQ066);
  _EQ066 =  inc2 &  _LC1_B3
         # !dec2 &  _LC1_B3
         # !dec2 &  inc2;

-- Node name is '|LPM_ADD_SUB:347|addcore:adder|:73' from file "addcore.tdf" line 315, column 26
-- Equation name is '_LC4_B3', type is buried 
_LC4_B3  = LCELL( _EQ067);
  _EQ067 =  dec0 &  inc0
         # !dec0 & !inc0;

-- Node name is '|LPM_ADD_SUB:347|addcore:adder|:79' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC2_B3', type is buried 
_LC2_B3  = LCELL( _EQ068);
  _EQ068 = !dec1 &  inc0 &  inc1
         # !dec0 & !dec1 &  inc1
         #  dec0 &  dec1 & !inc0 &  inc1
         #  dec0 & !dec1 & !inc0 & !inc1
         #  dec1 &  inc0 & !inc1
         # !dec0 &  dec1 & !inc1;

-- Node name is '|LPM_ADD_SUB:347|addcore:adder|:80' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC2_B10', type is buried 
_LC2_B10 = LCELL( _EQ069);
  _EQ069 = !dec2 &  inc2 &  _LC1_B3
         #  dec2 & !inc2 &  _LC1_B3
         #  dec2 &  inc2 & !_LC1_B3
         # !dec2 & !inc2 & !_LC1_B3;

-- Node name is '|LPM_ADD_SUB:347|addcore:adder|:81' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC1_B10', type is buried 
_LC1_B10 = LCELL( _EQ070);
  _EQ070 = !dec3 &  inc3 &  _LC4_B10
         #  dec3 & !inc3 &  _LC4_B10
         #  dec3 &  inc3 & !_LC4_B10
         # !dec3 & !inc3 & !_LC4_B10;

-- Node name is '|LPM_ADD_SUB:4256|addcore:adder|:59' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC3_B10', type is buried 
_LC3_B10 = LCELL( _EQ071);
  _EQ071 =  inc0 &  inc1;

-- Node name is ':14' 
-- Equation name is '_LC5_D12', type is buried 
_LC5_D12 = DFFE( _EQ072, GLOBAL( RD),  VCC,  VCC, !_LC2_F15);
  _EQ072 = !_LC1_E2 &  _LC4_D12
         #  buff0_7 &  _LC1_E2;

-- Node name is ':16' 
-- Equation name is '_LC5_D11', type is buried 
_LC5_D11 = DFFE( _EQ073, GLOBAL( RD),  VCC,  VCC, !_LC2_F15);
  _EQ073 = !_LC1_E2 &  _LC3_D11
         #  buff0_6 &  _LC1_E2;

-- Node name is ':18' 
-- Equation name is '_LC2_D8', type is buried 
_LC2_D8  = DFFE( _EQ074, GLOBAL( RD),  VCC,  VCC, !_LC2_F15);
  _EQ074 = !_LC1_E2 &  _LC5_D8
         #  buff0_5 &  _LC1_E2;

-- Node name is ':20' 
-- Equation name is '_LC4_E9', type is buried 
_LC4_E9  = DFFE( _EQ075, GLOBAL( RD),  VCC,  VCC, !_LC2_F15);
  _EQ075 = !_LC1_E2 &  _LC2_E9
         #  buff0_4 &  _LC1_E2;

-- Node name is ':22' 
-- Equation name is '_LC1_A5', type is buried 
_LC1_A5  = DFFE( _EQ076, GLOBAL( RD),  VCC,  VCC, !_LC2_F15);
  _EQ076 = !_LC1_E2 &  _LC2_C16
         #  buff0_3 &  _LC1_E2;

-- Node name is ':24' 
-- Equation name is '_LC7_E4', type is buried 
_LC7_E4  = DFFE( _EQ077, GLOBAL( RD),  VCC,  VCC, !_LC2_F15);
  _EQ077 = !_LC1_E2 &  _LC1_E5
         #  buff0_2 &  _LC1_E2;

-- Node name is ':26' 
-- Equation name is '_LC6_A7', type is buried 
_LC6_A7  = DFFE( _EQ078, GLOBAL( RD),  VCC,  VCC, !_LC2_F15);
  _EQ078 = !_LC1_E2 &  _LC3_C17
         #  buff0_1 &  _LC1_E2;

-- Node name is ':28' 
-- Equation name is '_LC7_A6', type is buried 
_LC7_A6  = DFFE( _EQ079, GLOBAL( RD),  VCC,  VCC, !_LC2_F15);
  _EQ079 = !_LC1_E2 &  _LC3_C5
         #  buff0_0 &  _LC1_E2;

-- Node name is '~409~1' 
-- Equation name is '~409~1', location is LC2_E14, type is buried.
-- synthesized logic cell 
!_LC2_E14 = _LC2_E14~NOT;
_LC2_E14~NOT = LCELL( _EQ080);
  _EQ080 =  _LC3_B1
         #  _LC1_B10
         #  _LC2_B10
         #  _LC2_B3;

-- Node name is '~409~2' 
-- Equation name is '~409~2', location is LC4_A9, type is buried.
-- synthesized logic cell 
_LC4_A9  = LCELL( _EQ081);
  _EQ081 =  DI0 &  _LC2_E14 & !_LC4_B3;

-- Node name is '~409~3' 
-- Equation name is '~409~3', location is LC7_A7, type is buried.
-- synthesized logic cell 
_LC7_A7  = LCELL( _EQ082);
  _EQ082 =  DI1 &  _LC2_E14 & !_LC4_B3;

-- Node name is '~409~4' 
-- Equation name is '~409~4', location is LC6_E4, type is buried.
-- synthesized logic cell 
_LC6_E4  = LCELL( _EQ083);
  _EQ083 =  DI2 &  _LC2_E14 & !_LC4_B3;

-- Node name is '~409~5' 
-- Equation name is '~409~5', location is LC7_A5, type is buried.
-- synthesized logic cell 
_LC7_A5  = LCELL( _EQ084);
  _EQ084 =  DI3 &  _LC2_E14 & !_LC4_B3;

-- Node name is '~409~6' 
-- Equation name is '~409~6', location is LC8_E17, type is buried.
-- synthesized logic cell 
_LC8_E17 = LCELL( _EQ085);
  _EQ085 =  DI4 &  _LC2_E14 & !_LC4_B3;

-- Node name is '~409~7' 
-- Equation name is '~409~7', location is LC8_D17, type is buried.
-- synthesized logic cell 
_LC8_D17 = LCELL( _EQ086);
  _EQ086 =  DI5 &  _LC2_E14 & !_LC4_B3;

-- Node name is '~409~8' 
-- Equation name is '~409~8', location is LC8_D14, type is buried.
-- synthesized logic cell 
_LC8_D14 = LCELL( _EQ087);
  _EQ087 =  DI6 &  _LC2_E14 & !_LC4_B3;

-- Node name is '~409~9' 
-- Equation name is '~409~9', location is LC7_D17, type is buried.
-- synthesized logic cell 
_LC7_D17 = LCELL( _EQ088);
  _EQ088 =  DI7 &  _LC2_E14 & !_LC4_B3;

-- Node name is '~409~10' 
-- Equation name is '~409~10', location is LC8_A6, type is buried.
-- synthesized logic cell 
_LC8_A6  = LCELL( _EQ089);
  _EQ089 =  DI0 & !_LC2_E2 &  _LC4_B3;

-- Node name is '~409~11' 
-- Equation name is '~409~11', location is LC6_A8, type is buried.
-- synthesized logic cell 
_LC6_A8  = LCELL( _EQ090);
  _EQ090 =  DI1 & !_LC2_E2 &  _LC4_B3;

-- Node name is '~409~12' 
-- Equation name is '~409~12', location is LC1_F20, type is buried.
-- synthesized logic cell 
_LC1_F20 = LCELL( _EQ091);
  _EQ091 =  DI2 & !_LC2_E2 &  _LC4_B3;

-- Node name is '~409~13' 
-- Equation name is '~409~13', location is LC6_A18, type is buried.
-- synthesized logic cell 
_LC6_A18 = LCELL( _EQ092);
  _EQ092 =  DI3 & !_LC2_E2 &  _LC4_B3;

-- Node name is '~409~14' 
-- Equation name is '~409~14', location is LC3_E19, type is buried.
-- synthesized logic cell 
_LC3_E19 = LCELL( _EQ093);
  _EQ093 =  DI4 & !_LC2_E2 &  _LC4_B3;

-- Node name is '~409~15' 
-- Equation name is '~409~15', location is LC6_F10, type is buried.
-- synthesized logic cell 
_LC6_F10 = LCELL( _EQ094);
  _EQ094 =  DI5 & !_LC2_E2 &  _LC4_B3;

-- Node name is '~409~16' 
-- Equation name is '~409~16', location is LC8_F9, type is buried.
-- synthesized logic cell 
_LC8_F9  = LCELL( _EQ095);
  _EQ095 =  DI6 & !_LC2_E2 &  _LC4_B3;

-- Node name is '~409~17' 
-- Equation name is '~409~17', location is LC7_F3, type is buried.
-- synthesized logic cell 
_LC7_F3  = LCELL( _EQ096);
  _EQ096 =  DI7 & !_LC2_E2 &  _LC4_B3;

-- Node name is '~409~18' 
-- Equation name is '~409~18', location is LC3_A9, type is buried.
-- synthesized logic cell 
_LC3_A9  = LCELL( _EQ097);
  _EQ097 =  DI0 & !_LC2_E2 & !_LC4_B3;

-- Node name is '~409~19' 
-- Equation name is '~409~19', location is LC5_A8, type is buried.
-- synthesized logic cell 
_LC5_A8  = LCELL( _EQ098);
  _EQ098 =  DI1 & !_LC2_E2 & !_LC4_B3;

-- Node name is '~409~20' 
-- Equation name is '~409~20', location is LC8_F14, type is buried.
-- synthesized logic cell 
_LC8_F14 = LCELL( _EQ099);
  _EQ099 =  DI2 & !_LC2_E2 & !_LC4_B3;

-- Node name is '~409~21' 
-- Equation name is '~409~21', location is LC5_A18, type is buried.
-- synthesized logic cell 
_LC5_A18 = LCELL( _EQ100);
  _EQ100 =  DI3 & !_LC2_E2 & !_LC4_B3;

-- Node name is '~409~22' 
-- Equation name is '~409~22', location is LC2_E19, type is buried.
-- synthesized logic cell 
_LC2_E19 = LCELL( _EQ101);
  _EQ101 =  DI4 & !_LC2_E2 & !_LC4_B3;

-- Node name is '~409~23' 
-- Equation name is '~409~23', location is LC5_F10, type is buried.
-- synthesized logic cell 
_LC5_F10 = LCELL( _EQ102);
  _EQ102 =  DI5 & !_LC2_E2 & !_LC4_B3;

-- Node name is '~409~24' 
-- Equation name is '~409~24', location is LC7_F9, type is buried.
-- synthesized logic cell 
_LC7_F9  = LCELL( _EQ103);
  _EQ103 =  DI6 & !_LC2_E2 & !_LC4_B3;

-- Node name is '~409~25' 
-- Equation name is '~409~25', location is LC6_F9, type is buried.
-- synthesized logic cell 
_LC6_F9  = LCELL( _EQ104);
  _EQ104 =  DI7 & !_LC2_E2 & !_LC4_B3;

-- Node name is '~409~26' 
-- Equation name is '~409~26', location is LC3_E13, type is buried.
-- synthesized logic cell 
!_LC3_E13 = _LC3_E13~NOT;
_LC3_E13~NOT = LCELL( _EQ105);
  _EQ105 =  _LC3_B1
         #  _LC1_B10
         # !_LC2_B10
         #  _LC2_B3;

-- Node name is '~409~27' 
-- Equation name is '~409~27', location is LC5_C7, type is buried.
-- synthesized logic cell 
_LC5_C7  = LCELL( _EQ106);
  _EQ106 =  DI0 &  _LC3_E13 &  _LC4_B3;

-- Node name is '~409~28' 
-- Equation name is '~409~28', location is LC6_C15, type is buried.
-- synthesized logic cell 
_LC6_C15 = LCELL( _EQ107);
  _EQ107 =  DI1 &  _LC3_E13 &  _LC4_B3;

-- Node name is '~409~29' 
-- Equation name is '~409~29', location is LC7_F14, type is buried.
-- synthesized logic cell 
_LC7_F14 = LCELL( _EQ108);
  _EQ108 =  DI2 &  _LC3_E13 &  _LC4_B3;

-- Node name is '~409~30' 
-- Equation name is '~409~30', location is LC4_C15, type is buried.
-- synthesized logic cell 
_LC4_C15 = LCELL( _EQ109);
  _EQ109 =  DI3 &  _LC3_E13 &  _LC4_B3;

-- Node name is '~409~31' 
-- Equation name is '~409~31', location is LC5_E8, type is buried.
-- synthesized logic cell 
_LC5_E8  = LCELL( _EQ110);
  _EQ110 =  DI4 &  _LC3_E13 &  _LC4_B3;

-- Node name is '~409~32' 
-- Equation name is '~409~32', location is LC5_F4, type is buried.
-- synthesized logic cell 
_LC5_F4  = LCELL( _EQ111);
  _EQ111 =  DI5 &  _LC3_E13 &  _LC4_B3;

-- Node name is '~409~33' 
-- Equation name is '~409~33', location is LC6_F7, type is buried.
-- synthesized logic cell 
_LC6_F7  = LCELL( _EQ112);
  _EQ112 =  DI6 &  _LC3_E13 &  _LC4_B3;

-- Node name is '~409~34' 
-- Equation name is '~409~34', location is LC6_F3, type is buried.
-- synthesized logic cell 
_LC6_F3  = LCELL( _EQ113);
  _EQ113 =  DI7 &  _LC3_E13 &  _LC4_B3;

-- Node name is '~409~35' 
-- Equation name is '~409~35', location is LC6_C7, type is buried.
-- synthesized logic cell 
_LC6_C7  = LCELL( _EQ114);
  _EQ114 =  DI0 &  _LC3_E13 & !_LC4_B3;

-- Node name is '~409~36' 
-- Equation name is '~409~36', location is LC2_C6, type is buried.
-- synthesized logic cell 
_LC2_C6  = LCELL( _EQ115);
  _EQ115 =  DI1 &  _LC3_E13 & !_LC4_B3;

-- Node name is '~409~37' 
-- Equation name is '~409~37', location is LC7_E5, type is buried.
-- synthesized logic cell 
_LC7_E5  = LCELL( _EQ116);
  _EQ116 =  DI2 &  _LC3_E13 & !_LC4_B3;

-- Node name is '~409~38' 
-- Equation name is '~409~38', location is LC7_C16, type is buried.
-- synthesized logic cell 
_LC7_C16 = LCELL( _EQ117);
  _EQ117 =  DI3 &  _LC3_E13 & !_LC4_B3;

-- Node name is '~409~39' 
-- Equation name is '~409~39', location is LC7_E8, type is buried.
-- synthesized logic cell 
_LC7_E8  = LCELL( _EQ118);
  _EQ118 =  DI4 &  _LC3_E13 & !_LC4_B3;

-- Node name is '~409~40' 
-- Equation name is '~409~40', location is LC6_F4, type is buried.
-- synthesized logic cell 
_LC6_F4  = LCELL( _EQ119);
  _EQ119 =  DI5 &  _LC3_E13 & !_LC4_B3;

-- Node name is '~409~41' 
-- Equation name is '~409~41', location is LC8_F7, type is buried.
-- synthesized logic cell 
_LC8_F7  = LCELL( _EQ120);
  _EQ120 =  DI6 &  _LC3_E13 & !_LC4_B3;

-- Node name is '~409~42' 
-- Equation name is '~409~42', location is LC7_F7, type is buried.
-- synthesized logic cell 
_LC7_F7  = LCELL( _EQ121);
  _EQ121 =  DI7 &  _LC3_E13 & !_LC4_B3;

-- Node name is '~409~43' 
-- Equation name is '~409~43', location is LC6_B1, type is buried.
-- synthesized logic cell 
!_LC6_B1 = _LC6_B1~NOT;
_LC6_B1~NOT = LCELL( _EQ122);
  _EQ122 =  _LC3_B1
         #  _LC1_B10
         # !_LC2_B10
         # !_LC2_B3;

-- Node name is '~409~44' 
-- Equation name is '~409~44', location is LC8_C5, type is buried.
-- synthesized logic cell 
_LC8_C5  = LCELL( _EQ123);
  _EQ123 =  DI0 &  _LC4_B3 &  _LC6_B1;

-- Node name is '~409~45' 
-- Equation name is '~409~45', location is LC8_C17, type is buried.
-- synthesized logic cell 
_LC8_C17 = LCELL( _EQ124);
  _EQ124 =  DI1 &  _LC4_B3 &  _LC6_B1;

-- Node name is '~409~46' 
-- Equation name is '~409~46', location is LC5_D13, type is buried.
-- synthesized logic cell 
_LC5_D13 = LCELL( _EQ125);
  _EQ125 =  DI2 &  _LC4_B3 &  _LC6_B1;

-- Node name is '~409~47' 
-- Equation name is '~409~47', location is LC5_C5, type is buried.
-- synthesized logic cell 
_LC5_C5  = LCELL( _EQ126);
  _EQ126 =  DI3 &  _LC4_B3 &  _LC6_B1;

-- Node name is '~409~48' 
-- Equation name is '~409~48', location is LC2_D13, type is buried.
-- synthesized logic cell 
_LC2_D13 = LCELL( _EQ127);
  _EQ127 =  DI4 &  _LC4_B3 &  _LC6_B1;

-- Node name is '~409~49' 
-- Equation name is '~409~49', location is LC3_D13, type is buried.
-- synthesized logic cell 
_LC3_D13 = LCELL( _EQ128);
  _EQ128 =  DI5 &  _LC4_B3 &  _LC6_B1;

-- Node name is '~409~50' 
-- Equation name is '~409~50', location is LC2_D11, type is buried.
-- synthesized logic cell 
_LC2_D11 = LCELL( _EQ129);
  _EQ129 =  DI6 &  _LC4_B3 &  _LC6_B1;

-- Node name is '~409~51' 
-- Equation name is '~409~51', location is LC2_D12, type is buried.
-- synthesized logic cell 
_LC2_D12 = LCELL( _EQ130);
  _EQ130 =  DI7 &  _LC4_B3 &  _LC6_B1;

-- Node name is ':409' 
-- Equation name is '_LC3_B1', type is buried 
_LC3_B1  = LCELL( _EQ131);
  _EQ131 =  _LC1_B10 & !_LC2_B3 & !_LC2_B10 &  _LC4_B3;

-- Node name is '~4390~1' 
-- Equation name is '~4390~1', location is LC1_D12, type is buried.
-- synthesized logic cell 
_LC1_D12 = LCELL( _EQ132);
  _EQ132 =  buff7_7 & !_LC3_E16
         #  buff7_7 &  _LC4_B3
         #  DI7 &  _LC3_E16 & !_LC4_B3;

-- Node name is '~4396~1' 
-- Equation name is '~4396~1', location is LC1_D11, type is buried.
-- synthesized logic cell 
_LC1_D11 = LCELL( _EQ133);
  _EQ133 =  buff7_6 & !_LC3_E16
         #  buff7_6 &  _LC4_B3
         #  DI6 &  _LC3_E16 & !_LC4_B3;

-- Node name is '~4402~1' 
-- Equation name is '~4402~1', location is LC3_D8, type is buried.
-- synthesized logic cell 
_LC3_D8  = LCELL( _EQ134);
  _EQ134 =  buff7_5 & !_LC3_E16
         #  buff7_5 &  _LC4_B3
         #  DI5 &  _LC3_E16 & !_LC4_B3;

-- Node name is '~4408~1' 
-- Equation name is '~4408~1', location is LC1_E9, type is buried.
-- synthesized logic cell 
_LC1_E9  = LCELL( _EQ135);
  _EQ135 =  buff7_4 & !_LC3_E16
         #  buff7_4 &  _LC4_B3
         #  DI4 &  _LC3_E16 & !_LC4_B3;

-- Node name is '~4414~1' 
-- Equation name is '~4414~1', location is LC1_C16, type is buried.
-- synthesized logic cell 
_LC1_C16 = LCELL( _EQ136);
  _EQ136 =  buff7_3 & !_LC3_E16
         #  buff7_3 &  _LC4_B3
         #  DI3 &  _LC3_E16 & !_LC4_B3;

-- Node name is '~4420~1' 
-- Equation name is '~4420~1', location is LC2_E5, type is buried.
-- synthesized logic cell 
_LC2_E5  = LCELL( _EQ137);
  _EQ137 =  buff7_2 & !_LC3_E16
         #  buff7_2 &  _LC4_B3
         #  DI2 &  _LC3_E16 & !_LC4_B3;

-- Node name is '~4426~1' 
-- Equation name is '~4426~1', location is LC1_C17, type is buried.
-- synthesized logic cell 
_LC1_C17 = LCELL( _EQ138);
  _EQ138 =  buff7_1 & !_LC3_E16
         #  buff7_1 &  _LC4_B3
         #  DI1 &  _LC3_E16 & !_LC4_B3;

-- Node name is '~4432~1' 
-- Equation name is '~4432~1', location is LC1_C5, type is buried.
-- synthesized logic cell 
_LC1_C5  = LCELL( _EQ139);
  _EQ139 =  buff7_0 & !_LC3_E16
         #  buff7_0 &  _LC4_B3
         #  DI0 &  _LC3_E16 & !_LC4_B3;

-- Node name is '~4480~1' 
-- Equation name is '~4480~1', location is LC3_D6, type is buried.
-- synthesized logic cell 
_LC3_D6  = LCELL( _EQ140);
  _EQ140 = !_LC6_B1
         # !_LC4_B3;

-- Node name is '~4528~1' 
-- Equation name is '~4528~1', location is LC2_E15, type is buried.
-- synthesized logic cell 
_LC2_E15 = LCELL( _EQ141);
  _EQ141 = !_LC3_E13
         #  _LC4_B3;

-- Node name is '~4576~1' 
-- Equation name is '~4576~1', location is LC3_C18, type is buried.
-- synthesized logic cell 
_LC3_C18 = LCELL( _EQ142);
  _EQ142 = !_LC3_E13
         # !_LC4_B3;

-- Node name is '~4624~1' 
-- Equation name is '~4624~1', location is LC2_E2, type is buried.
-- synthesized logic cell 
_LC2_E2  = LCELL( _EQ143);
  _EQ143 =  _LC3_B1
         #  _LC1_B10
         #  _LC2_B10
         # !_LC2_B3;

-- Node name is '~4624~2' 
-- Equation name is '~4624~2', location is LC7_A15, type is buried.
-- synthesized logic cell 
_LC7_A15 = LCELL( _EQ144);
  _EQ144 =  _LC2_E2
         #  _LC4_B3;

-- Node name is '~4672~1' 
-- Equation name is '~4672~1', location is LC5_F16, type is buried.
-- synthesized logic cell 
_LC5_F16 = LCELL( _EQ145);
  _EQ145 =  _LC2_E2
         # !_LC4_B3;

-- Node name is '~4720~1' 
-- Equation name is '~4720~1', location is LC4_E18, type is buried.
-- synthesized logic cell 
_LC4_E18 = LCELL( _EQ146);
  _EQ146 = !_LC2_E14
         #  _LC4_B3;

-- Node name is ':4726' 
-- Equation name is '_LC4_D8', type is buried 
_LC4_D8  = LCELL( _EQ147);
  _EQ147 =  DI7 &  _LC2_E14 &  _LC4_B3
         #  buff0_7 & !_LC2_E14
         #  buff0_7 & !_LC4_B3;

-- Node name is ':4732' 
-- Equation name is '_LC4_D14', type is buried 
_LC4_D14 = LCELL( _EQ148);
  _EQ148 =  DI6 &  _LC2_E14 &  _LC4_B3
         #  buff0_6 & !_LC2_E14
         #  buff0_6 & !_LC4_B3;

-- Node name is ':4738' 
-- Equation name is '_LC5_D14', type is buried 
_LC5_D14 = LCELL( _EQ149);
  _EQ149 =  DI5 &  _LC2_E14 &  _LC4_B3
         #  buff0_5 & !_LC2_E14
         #  buff0_5 & !_LC4_B3;

-- Node name is ':4744' 
-- Equation name is '_LC3_E9', type is buried 
_LC3_E9  = LCELL( _EQ150);
  _EQ150 =  DI4 &  _LC2_E14 &  _LC4_B3
         #  buff0_4 & !_LC2_E14
         #  buff0_4 & !_LC4_B3;

-- Node name is ':4750' 
-- Equation name is '_LC4_A5', type is buried 
_LC4_A5  = LCELL( _EQ151);
  _EQ151 =  DI3 &  _LC2_E14 &  _LC4_B3
         #  buff0_3 & !_LC2_E14
         #  buff0_3 & !_LC4_B3;

-- Node name is ':4756' 
-- Equation name is '_LC2_E4', type is buried 
_LC2_E4  = LCELL( _EQ152);
  _EQ152 =  DI2 &  _LC2_E14 &  _LC4_B3
         #  buff0_2 & !_LC2_E14
         #  buff0_2 & !_LC4_B3;

-- Node name is ':4762' 
-- Equation name is '_LC3_A7', type is buried 
_LC3_A7  = LCELL( _EQ153);
  _EQ153 =  DI1 &  _LC2_E14 &  _LC4_B3
         #  buff0_1 & !_LC2_E14
         #  buff0_1 & !_LC4_B3;

-- Node name is ':4768' 
-- Equation name is '_LC4_A6', type is buried 
_LC4_A6  = LCELL( _EQ154);
  _EQ154 =  DI0 &  _LC2_E14 &  _LC4_B3
         #  buff0_0 & !_LC2_E14
         #  buff0_0 & !_LC4_B3;

-- Node name is ':4957' 
-- Equation name is '_LC1_E2', type is buried 
_LC1_E2  = LCELL( _EQ155);
  _EQ155 = !_LC1_B10 & !_LC2_B3 & !_LC2_B10 &  _LC4_B3;

-- Node name is '~4969~1' 
-- Equation name is '~4969~1', location is LC3_E16, type is buried.
-- synthesized logic cell 
_LC3_E16 = LCELL( _EQ156);
  _EQ156 = !_LC1_B10 &  _LC2_B3 &  _LC2_B10;

-- Node name is ':4981' 
-- Equation name is '_LC2_B1', type is buried 
_LC2_B1  = LCELL( _EQ157);
  _EQ157 = !_LC1_B10 & !_LC2_B3 &  _LC2_B10 & !_LC4_B3;

-- Node name is ':4987' 
-- Equation name is '_LC6_E2', type is buried 
_LC6_E2  = LCELL( _EQ158);
  _EQ158 = !_LC1_B10 & !_LC2_B3 &  _LC2_B10 &  _LC4_B3;

-- Node name is ':4993' 
-- Equation name is '_LC3_E12', type is buried 
_LC3_E12 = LCELL( _EQ159);
  _EQ159 = !_LC1_B10 &  _LC2_B3 & !_LC2_B10 & !_LC4_B3;

-- Node name is ':4999' 
-- Equation name is '_LC2_E11', type is buried 
!_LC2_E11 = _LC2_E11~NOT;
_LC2_E11~NOT = LCELL( _EQ160);
  _EQ160 =  _LC1_B10
         #  _LC2_B10
         # !_LC2_B3
         # !_LC4_B3;

-- Node name is ':5005' 
-- Equation name is '_LC3_E10', type is buried 
!_LC3_E10 = _LC3_E10~NOT;
_LC3_E10~NOT = LCELL( _EQ161);
  _EQ161 =  _LC4_B3
         #  _LC2_B3
         #  _LC1_B10
         #  _LC2_B10;

-- Node name is ':6716' 
-- Equation name is '_LC4_D17', type is buried 
_LC4_D17 = LCELL( _EQ162);
  _EQ162 =  buff0_7 &  _LC3_E10
         #  DO7 & !_LC3_E10;

-- Node name is ':6722' 
-- Equation name is '_LC2_D17', type is buried 
_LC2_D17 = LCELL( _EQ163);
  _EQ163 =  buff1_7 &  _LC2_E11
         # !_LC2_E11 &  _LC4_D17;

-- Node name is ':6728' 
-- Equation name is '_LC1_F3', type is buried 
_LC1_F3  = LCELL( _EQ164);
  _EQ164 =  _LC2_D17 & !_LC3_E12
         #  buff2_7 &  _LC3_E12;

-- Node name is ':6734' 
-- Equation name is '_LC2_F3', type is buried 
_LC2_F3  = LCELL( _EQ165);
  _EQ165 =  _LC1_F3 & !_LC6_E2
         #  buff3_7 &  _LC6_E2;

-- Node name is ':6740' 
-- Equation name is '_LC3_F3', type is buried 
_LC3_F3  = LCELL( _EQ166);
  _EQ166 = !_LC2_B1 &  _LC2_F3
         #  buff4_7 &  _LC2_B1;

-- Node name is ':6746' 
-- Equation name is '_LC8_F3', type is buried 
_LC8_F3  = LCELL( _EQ167);
  _EQ167 = !_LC3_E16 &  _LC3_F3
         #  _LC3_F3 & !_LC4_B3
         #  buff5_7 &  _LC3_E16 &  _LC4_B3;

-- Node name is ':6752' 
-- Equation name is '_LC3_D12', type is buried 
_LC3_D12 = LCELL( _EQ168);
  _EQ168 = !_LC3_E16 &  _LC8_F3
         #  _LC4_B3 &  _LC8_F3
         #  buff6_7 &  _LC3_E16 & !_LC4_B3;

-- Node name is ':6758' 
-- Equation name is '_LC4_D12', type is buried 
_LC4_D12 = LCELL( _EQ169);
  _EQ169 =  buff7_7 &  _LC3_B1
         # !_LC3_B1 &  _LC3_D12;

-- Node name is ':6770' 
-- Equation name is '_LC1_D14', type is buried 
_LC1_D14 = LCELL( _EQ170);
  _EQ170 =  buff0_6 &  _LC3_E10
         #  DO6 & !_LC3_E10;

-- Node name is ':6773' 
-- Equation name is '_LC2_D14', type is buried 
_LC2_D14 = LCELL( _EQ171);
  _EQ171 =  buff1_6 &  _LC2_E11
         #  _LC1_D14 & !_LC2_E11;

-- Node name is ':6776' 
-- Equation name is '_LC2_F9', type is buried 
_LC2_F9  = LCELL( _EQ172);
  _EQ172 =  _LC2_D14 & !_LC3_E12
         #  buff2_6 &  _LC3_E12;

-- Node name is ':6779' 
-- Equation name is '_LC5_F9', type is buried 
_LC5_F9  = LCELL( _EQ173);
  _EQ173 =  _LC2_F9 & !_LC6_E2
         #  buff3_6 &  _LC6_E2;

-- Node name is ':6782' 
-- Equation name is '_LC2_F7', type is buried 
_LC2_F7  = LCELL( _EQ174);
  _EQ174 = !_LC2_B1 &  _LC5_F9
         #  buff4_6 &  _LC2_B1;

-- Node name is ':6785' 
-- Equation name is '_LC3_F7', type is buried 
_LC3_F7  = LCELL( _EQ175);
  _EQ175 =  _LC2_F7 & !_LC3_E16
         #  _LC2_F7 & !_LC4_B3
         #  buff5_6 &  _LC3_E16 &  _LC4_B3;

-- Node name is ':6788' 
-- Equation name is '_LC4_D11', type is buried 
_LC4_D11 = LCELL( _EQ176);
  _EQ176 = !_LC3_E16 &  _LC3_F7
         #  _LC3_F7 &  _LC4_B3
         #  buff6_6 &  _LC3_E16 & !_LC4_B3;

-- Node name is ':6791' 
-- Equation name is '_LC3_D11', type is buried 
_LC3_D11 = LCELL( _EQ177);
  _EQ177 =  buff7_6 &  _LC3_B1
         # !_LC3_B1 &  _LC4_D11;

-- Node name is ':6800' 
-- Equation name is '_LC1_D17', type is buried 
_LC1_D17 = LCELL( _EQ178);
  _EQ178 =  buff0_5 &  _LC3_E10
         #  DO5 & !_LC3_E10;

-- Node name is ':6803' 
-- Equation name is '_LC3_D17', type is buried 
_LC3_D17 = LCELL( _EQ179);
  _EQ179 =  buff1_5 &  _LC2_E11
         #  _LC1_D17 & !_LC2_E11;

-- Node name is ':6806' 
-- Equation name is '_LC1_F10', type is buried 
_LC1_F10 = LCELL( _EQ180);
  _EQ180 =  _LC3_D17 & !_LC3_E12
         #  buff2_5 &  _LC3_E12;

-- Node name is ':6809' 
-- Equation name is '_LC2_F10', type is buried 
_LC2_F10 = LCELL( _EQ181);
  _EQ181 =  _LC1_F10 & !_LC6_E2
         #  buff3_5 &  _LC6_E2;

-- Node name is ':6812' 
-- Equation name is '_LC2_F4', type is buried 
_LC2_F4  = LCELL( _EQ182);
  _EQ182 = !_LC2_B1 &  _LC2_F10
         #  buff4_5 &  _LC2_B1;

-- Node name is ':6815' 
-- Equation name is '_LC1_F4', type is buried 
_LC1_F4  = LCELL( _EQ183);
  _EQ183 =  _LC2_F4 & !_LC3_E16
         #  _LC2_F4 & !_LC4_B3
         #  buff5_5 &  _LC3_E16 &  _LC4_B3;

-- Node name is ':6818' 
-- Equation name is '_LC6_D8', type is buried 
_LC6_D8  = LCELL( _EQ184);
  _EQ184 =  _LC1_F4 & !_LC3_E16
         #  _LC1_F4 &  _LC4_B3
         #  buff6_5 &  _LC3_E16 & !_LC4_B3;

-- Node name is ':6821' 
-- Equation name is '_LC5_D8', type is buried 
_LC5_D8  = LCELL( _EQ185);
  _EQ185 =  buff7_5 &  _LC3_B1
         # !_LC3_B1 &  _LC6_D8;

-- Node name is ':6830' 
-- Equation name is '_LC2_E17', type is buried 
_LC2_E17 = LCELL( _EQ186);
  _EQ186 =  buff0_4 &  _LC3_E10
         #  DO4 & !_LC3_E10;

-- Node name is ':6833' 
-- Equation name is '_LC3_E17', type is buried 
_LC3_E17 = LCELL( _EQ187);
  _EQ187 =  buff1_4 &  _LC2_E11
         # !_LC2_E11 &  _LC2_E17;

-- Node name is ':6836' 
-- Equation name is '_LC4_E17', type is buried 
_LC4_E17 = LCELL( _EQ188);
  _EQ188 = !_LC3_E12 &  _LC3_E17
         #  buff2_4 &  _LC3_E12;

-- Node name is ':6839' 
-- Equation name is '_LC1_E17', type is buried 
_LC1_E17 = LCELL( _EQ189);
  _EQ189 =  _LC4_E17 & !_LC6_E2
         #  buff3_4 &  _LC6_E2;

-- Node name is ':6842' 
-- Equation name is '_LC2_E8', type is buried 
_LC2_E8  = LCELL( _EQ190);
  _EQ190 =  _LC1_E17 & !_LC2_B1
         #  buff4_4 &  _LC2_B1;

-- Node name is ':6845' 
-- Equation name is '_LC1_E8', type is buried 
_LC1_E8  = LCELL( _EQ191);
  _EQ191 =  _LC2_E8 & !_LC3_E16
         #  _LC2_E8 & !_LC4_B3
         #  buff5_4 &  _LC3_E16 &  _LC4_B3;

-- Node name is ':6848' 
-- Equation name is '_LC6_E8', type is buried 
_LC6_E8  = LCELL( _EQ192);
  _EQ192 =  _LC1_E8 & !_LC3_E16
         #  _LC1_E8 &  _LC4_B3
         #  buff6_4 &  _LC3_E16 & !_LC4_B3;

-- Node name is ':6851' 
-- Equation name is '_LC2_E9', type is buried 
_LC2_E9  = LCELL( _EQ193);
  _EQ193 =  buff7_4 &  _LC3_B1
         # !_LC3_B1 &  _LC6_E8;

-- Node name is ':6860' 
-- Equation name is '_LC2_A5', type is buried 
_LC2_A5  = LCELL( _EQ194);
  _EQ194 =  buff0_3 &  _LC3_E10
         #  DO3 & !_LC3_E10;

-- Node name is ':6863' 
-- Equation name is '_LC3_A5', type is buried 
_LC3_A5  = LCELL( _EQ195);
  _EQ195 =  buff1_3 &  _LC2_E11
         #  _LC2_A5 & !_LC2_E11;

-- Node name is ':6866' 
-- Equation name is '_LC1_A18', type is buried 
_LC1_A18 = LCELL( _EQ196);
  _EQ196 =  _LC3_A5 & !_LC3_E12
         #  buff2_3 &  _LC3_E12;

-- Node name is ':6869' 
-- Equation name is '_LC3_A18', type is buried 
_LC3_A18 = LCELL( _EQ197);
  _EQ197 =  _LC1_A18 & !_LC6_E2
         #  buff3_3 &  _LC6_E2;

-- Node name is ':6872' 
-- Equation name is '_LC1_C15', type is buried 
_LC1_C15 = LCELL( _EQ198);
  _EQ198 = !_LC2_B1 &  _LC3_A18
         #  buff4_3 &  _LC2_B1;

-- Node name is ':6875' 
-- Equation name is '_LC4_C16', type is buried 
_LC4_C16 = LCELL( _EQ199);
  _EQ199 =  _LC1_C15 & !_LC3_E16
         #  _LC1_C15 & !_LC4_B3
         #  buff5_3 &  _LC3_E16 &  _LC4_B3;

-- Node name is ':6878' 
-- Equation name is '_LC3_C16', type is buried 
_LC3_C16 = LCELL( _EQ200);
  _EQ200 = !_LC3_E16 &  _LC4_C16
         #  _LC4_B3 &  _LC4_C16
         #  buff6_3 &  _LC3_E16 & !_LC4_B3;

-- Node name is ':6881' 
-- Equation name is '_LC2_C16', type is buried 
_LC2_C16 = LCELL( _EQ201);
  _EQ201 =  buff7_3 &  _LC3_B1
         # !_LC3_B1 &  _LC3_C16;

-- Node name is ':6890' 
-- Equation name is '_LC1_E4', type is buried 
_LC1_E4  = LCELL( _EQ202);
  _EQ202 =  buff0_2 &  _LC3_E10
         #  DO2 & !_LC3_E10;

-- Node name is ':6893' 
-- Equation name is '_LC5_E4', type is buried 
_LC5_E4  = LCELL( _EQ203);
  _EQ203 =  buff1_2 &  _LC2_E11
         #  _LC1_E4 & !_LC2_E11;

-- Node name is ':6896' 
-- Equation name is '_LC2_F14', type is buried 
_LC2_F14 = LCELL( _EQ204);
  _EQ204 = !_LC3_E12 &  _LC5_E4
         #  buff2_2 &  _LC3_E12;

-- Node name is ':6899' 
-- Equation name is '_LC1_F14', type is buried 
_LC1_F14 = LCELL( _EQ205);
  _EQ205 =  _LC2_F14 & !_LC6_E2
         #  buff3_2 &  _LC6_E2;

-- Node name is ':6902' 
-- Equation name is '_LC3_F14', type is buried 
_LC3_F14 = LCELL( _EQ206);
  _EQ206 =  _LC1_F14 & !_LC2_B1
         #  buff4_2 &  _LC2_B1;

-- Node name is ':6905' 
-- Equation name is '_LC4_E5', type is buried 
_LC4_E5  = LCELL( _EQ207);
  _EQ207 = !_LC3_E16 &  _LC3_F14
         #  _LC3_F14 & !_LC4_B3
         #  buff5_2 &  _LC3_E16 &  _LC4_B3;

-- Node name is ':6908' 
-- Equation name is '_LC3_E5', type is buried 
_LC3_E5  = LCELL( _EQ208);
  _EQ208 = !_LC3_E16 &  _LC4_E5
         #  _LC4_B3 &  _LC4_E5
         #  buff6_2 &  _LC3_E16 & !_LC4_B3;

-- Node name is ':6911' 
-- Equation name is '_LC1_E5', type is buried 
_LC1_E5  = LCELL( _EQ209);
  _EQ209 =  buff7_2 &  _LC3_B1
         # !_LC3_B1 &  _LC3_E5;

-- Node name is ':6920' 
-- Equation name is '_LC2_A7', type is buried 
_LC2_A7  = LCELL( _EQ210);
  _EQ210 =  buff0_1 &  _LC3_E10
         #  DO1 & !_LC3_E10;

-- Node name is ':6923' 
-- Equation name is '_LC1_A7', type is buried 
_LC1_A7  = LCELL( _EQ211);
  _EQ211 =  buff1_1 &  _LC2_E11
         #  _LC2_A7 & !_LC2_E11;

-- Node name is ':6926' 
-- Equation name is '_LC2_A8', type is buried 
_LC2_A8  = LCELL( _EQ212);
  _EQ212 =  _LC1_A7 & !_LC3_E12
         #  buff2_1 &  _LC3_E12;

-- Node name is ':6929' 
-- Equation name is '_LC1_A8', type is buried 
_LC1_A8  = LCELL( _EQ213);
  _EQ213 =  _LC2_A8 & !_LC6_E2
         #  buff3_1 &  _LC6_E2;

-- Node name is ':6932' 
-- Equation name is '_LC5_C15', type is buried 
_LC5_C15 = LCELL( _EQ214);
  _EQ214 =  _LC1_A8 & !_LC2_B1
         #  buff4_1 &  _LC2_B1;

-- Node name is ':6935' 
-- Equation name is '_LC4_C17', type is buried 
_LC4_C17 = LCELL( _EQ215);
  _EQ215 = !_LC3_E16 &  _LC5_C15
         # !_LC4_B3 &  _LC5_C15
         #  buff5_1 &  _LC3_E16 &  _LC4_B3;

-- Node name is ':6938' 
-- Equation name is '_LC2_C17', type is buried 
_LC2_C17 = LCELL( _EQ216);
  _EQ216 = !_LC3_E16 &  _LC4_C17
         #  _LC4_B3 &  _LC4_C17
         #  buff6_1 &  _LC3_E16 & !_LC4_B3;

-- Node name is ':6941' 
-- Equation name is '_LC3_C17', type is buried 
_LC3_C17 = LCELL( _EQ217);
  _EQ217 =  buff7_1 &  _LC3_B1
         #  _LC2_C17 & !_LC3_B1;

-- Node name is ':6950' 
-- Equation name is '_LC2_A6', type is buried 
_LC2_A6  = LCELL( _EQ218);
  _EQ218 =  buff0_0 &  _LC3_E10
         #  DO0 & !_LC3_E10;

-- Node name is ':6953' 
-- Equation name is '_LC1_A6', type is buried 
_LC1_A6  = LCELL( _EQ219);
  _EQ219 =  buff1_0 &  _LC2_E11
         #  _LC2_A6 & !_LC2_E11;

-- Node name is ':6956' 
-- Equation name is '_LC3_A6', type is buried 
_LC3_A6  = LCELL( _EQ220);
  _EQ220 =  _LC1_A6 & !_LC3_E12
         #  buff2_0 &  _LC3_E12;

-- Node name is ':6959' 
-- Equation name is '_LC1_A9', type is buried 
_LC1_A9  = LCELL( _EQ221);
  _EQ221 =  _LC3_A6 & !_LC6_E2
         #  buff3_0 &  _LC6_E2;

-- Node name is ':6962' 
-- Equation name is '_LC2_C7', type is buried 
_LC2_C7  = LCELL( _EQ222);
  _EQ222 =  _LC1_A9 & !_LC2_B1
         #  buff4_0 &  _LC2_B1;

-- Node name is ':6965' 
-- Equation name is '_LC1_C7', type is buried 
_LC1_C7  = LCELL( _EQ223);
  _EQ223 =  _LC2_C7 & !_LC3_E16
         #  _LC2_C7 & !_LC4_B3
         #  buff5_0 &  _LC3_E16 &  _LC4_B3;

-- Node name is ':6968' 
-- Equation name is '_LC2_C5', type is buried 
_LC2_C5  = LCELL( _EQ224);
  _EQ224 =  _LC1_C7 & !_LC3_E16
         #  _LC1_C7 &  _LC4_B3
         #  buff6_0 &  _LC3_E16 & !_LC4_B3;

-- Node name is ':6971' 
-- Equation name is '_LC3_C5', type is buried 
_LC3_C5  = LCELL( _EQ225);
  _EQ225 =  buff7_0 &  _LC3_B1
         #  _LC2_C5 & !_LC3_B1;

-- Node name is '~7034~1' 
-- Equation name is '~7034~1', location is LC3_B3, type is buried.
-- synthesized logic cell 
!_LC3_B3 = _LC3_B3~NOT;
_LC3_B3~NOT = LCELL( _EQ226);
  _EQ226 =  dec0 &  dec1 & !_LC8_B3;

-- Node name is '~7094~1' 
-- Equation name is '~7094~1', location is LC8_B3, type is buried.
-- synthesized logic cell 
!_LC8_B3 = _LC8_B3~NOT;
_LC8_B3~NOT = LCELL( _EQ227);
  _EQ227 = !_LC1_B10 & !_LC4_B3
         # !_LC1_B10 &  _LC2_B3
         #  _LC1_B10 & !_LC2_B3 & !_LC2_B10 &  _LC4_B3
         # !_LC1_B10 &  _LC2_B10;



Project Information                                       z:\lab20\lab20_4.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'FLEX10KE' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:01
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:01
   Fitter                                 00:00:01
   Timing SNF Extractor                   00:00:00
   --------------------------             --------
   Total Time                             00:00:03


Memory Allocated
-----------------

Peak memory allocated during compilation  = 26,436K
