// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_33_4 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        i_1,
        A_1_address0,
        A_1_ce0,
        A_1_q0,
        A_1_20_address0,
        A_1_20_ce0,
        A_1_20_q0,
        A_2_address0,
        A_2_ce0,
        A_2_q0,
        A_3_address0,
        A_3_ce0,
        A_3_q0,
        A_4_address0,
        A_4_ce0,
        A_4_q0,
        A_5_address0,
        A_5_ce0,
        A_5_q0,
        A_6_address0,
        A_6_ce0,
        A_6_q0,
        A_7_address0,
        A_7_ce0,
        A_7_q0,
        p_out,
        p_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] i_1;
output  [10:0] A_1_address0;
output   A_1_ce0;
input  [23:0] A_1_q0;
output  [10:0] A_1_20_address0;
output   A_1_20_ce0;
input  [23:0] A_1_20_q0;
output  [10:0] A_2_address0;
output   A_2_ce0;
input  [23:0] A_2_q0;
output  [10:0] A_3_address0;
output   A_3_ce0;
input  [23:0] A_3_q0;
output  [10:0] A_4_address0;
output   A_4_ce0;
input  [23:0] A_4_q0;
output  [10:0] A_5_address0;
output   A_5_ce0;
input  [23:0] A_5_q0;
output  [10:0] A_6_address0;
output   A_6_ce0;
input  [23:0] A_6_q0;
output  [10:0] A_7_address0;
output   A_7_ce0;
input  [23:0] A_7_q0;
output  [23:0] p_out;
output   p_out_ap_vld;

reg ap_idle;
reg p_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] tmp_fu_212_p3;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] tmp_reg_839;
wire   [63:0] zext_ln36_fu_238_p1;
reg   [63:0] zext_ln36_reg_843;
reg  signed [23:0] A_1_load_reg_894;
wire    ap_block_pp0_stage0;
reg   [23:0] empty_fu_74;
wire   [23:0] select_ln36_15_fu_807_p3;
wire    ap_loop_init;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [6:0] j_fu_78;
wire   [6:0] add_ln33_fu_243_p2;
reg   [6:0] ap_sig_allocacmp_j_2;
wire    ap_block_pp0_stage0_01001;
reg    A_1_ce0_local;
reg    A_1_20_ce0_local;
reg    A_2_ce0_local;
reg    A_3_ce0_local;
reg    A_4_ce0_local;
reg    A_5_ce0_local;
reg    A_6_ce0_local;
reg    A_7_ce0_local;
wire   [2:0] lshr_ln2_fu_220_p4;
wire   [10:0] tmp_107_fu_230_p3;
wire  signed [23:0] sext_ln36_fu_257_p0;
wire  signed [23:0] add_ln36_fu_264_p1;
wire  signed [24:0] sext_ln36_1_fu_261_p1;
wire  signed [24:0] sext_ln36_fu_257_p1;
wire   [24:0] add_ln36_1_fu_269_p2;
wire   [23:0] add_ln36_fu_264_p2;
wire   [0:0] tmp_167_fu_275_p3;
wire   [0:0] tmp_168_fu_283_p3;
wire   [0:0] xor_ln36_fu_291_p2;
wire   [0:0] and_ln36_fu_297_p2;
wire   [0:0] xor_ln36_1_fu_303_p2;
wire   [23:0] select_ln36_fu_309_p3;
wire  signed [23:0] select_ln36_1_fu_317_p3;
wire  signed [23:0] sext_ln36_3_fu_329_p0;
wire  signed [23:0] add_ln36_2_fu_333_p0;
wire  signed [24:0] sext_ln36_2_fu_325_p1;
wire  signed [24:0] sext_ln36_3_fu_329_p1;
wire   [24:0] add_ln36_3_fu_339_p2;
wire   [23:0] add_ln36_2_fu_333_p2;
wire   [0:0] tmp_169_fu_345_p3;
wire   [0:0] tmp_170_fu_353_p3;
wire   [0:0] xor_ln36_2_fu_361_p2;
wire   [0:0] and_ln36_1_fu_367_p2;
wire   [0:0] xor_ln36_3_fu_373_p2;
wire   [23:0] select_ln36_2_fu_379_p3;
wire  signed [23:0] select_ln36_3_fu_387_p3;
wire  signed [23:0] sext_ln36_5_fu_399_p0;
wire  signed [23:0] add_ln36_4_fu_403_p0;
wire  signed [24:0] sext_ln36_4_fu_395_p1;
wire  signed [24:0] sext_ln36_5_fu_399_p1;
wire   [24:0] add_ln36_5_fu_409_p2;
wire   [23:0] add_ln36_4_fu_403_p2;
wire   [0:0] tmp_171_fu_415_p3;
wire   [0:0] tmp_172_fu_423_p3;
wire   [0:0] xor_ln36_4_fu_431_p2;
wire   [0:0] and_ln36_2_fu_437_p2;
wire   [0:0] xor_ln36_5_fu_443_p2;
wire   [23:0] select_ln36_4_fu_449_p3;
wire  signed [23:0] select_ln36_5_fu_457_p3;
wire  signed [23:0] sext_ln36_7_fu_469_p0;
wire  signed [23:0] add_ln36_6_fu_473_p0;
wire  signed [24:0] sext_ln36_6_fu_465_p1;
wire  signed [24:0] sext_ln36_7_fu_469_p1;
wire   [24:0] add_ln36_7_fu_479_p2;
wire   [23:0] add_ln36_6_fu_473_p2;
wire   [0:0] tmp_173_fu_485_p3;
wire   [0:0] tmp_174_fu_493_p3;
wire   [0:0] xor_ln36_6_fu_501_p2;
wire   [0:0] and_ln36_3_fu_507_p2;
wire   [0:0] xor_ln36_7_fu_513_p2;
wire   [23:0] select_ln36_6_fu_519_p3;
wire  signed [23:0] select_ln36_7_fu_527_p3;
wire  signed [23:0] sext_ln36_9_fu_539_p0;
wire  signed [23:0] add_ln36_8_fu_543_p0;
wire  signed [24:0] sext_ln36_8_fu_535_p1;
wire  signed [24:0] sext_ln36_9_fu_539_p1;
wire   [24:0] add_ln36_9_fu_549_p2;
wire   [23:0] add_ln36_8_fu_543_p2;
wire   [0:0] tmp_175_fu_555_p3;
wire   [0:0] tmp_176_fu_563_p3;
wire   [0:0] xor_ln36_8_fu_571_p2;
wire   [0:0] and_ln36_4_fu_577_p2;
wire   [0:0] xor_ln36_9_fu_583_p2;
wire   [23:0] select_ln36_8_fu_589_p3;
wire  signed [23:0] select_ln36_9_fu_597_p3;
wire  signed [23:0] sext_ln36_11_fu_609_p0;
wire  signed [23:0] add_ln36_10_fu_613_p0;
wire  signed [24:0] sext_ln36_10_fu_605_p1;
wire  signed [24:0] sext_ln36_11_fu_609_p1;
wire   [24:0] add_ln36_11_fu_619_p2;
wire   [23:0] add_ln36_10_fu_613_p2;
wire   [0:0] tmp_177_fu_625_p3;
wire   [0:0] tmp_178_fu_633_p3;
wire   [0:0] xor_ln36_10_fu_641_p2;
wire   [0:0] and_ln36_5_fu_647_p2;
wire   [0:0] xor_ln36_11_fu_653_p2;
wire   [23:0] select_ln36_10_fu_659_p3;
wire  signed [23:0] select_ln36_11_fu_667_p3;
wire  signed [23:0] sext_ln36_13_fu_679_p0;
wire  signed [23:0] add_ln36_12_fu_683_p0;
wire  signed [24:0] sext_ln36_12_fu_675_p1;
wire  signed [24:0] sext_ln36_13_fu_679_p1;
wire   [24:0] add_ln36_13_fu_689_p2;
wire   [23:0] add_ln36_12_fu_683_p2;
wire   [0:0] tmp_179_fu_695_p3;
wire   [0:0] tmp_180_fu_703_p3;
wire   [0:0] xor_ln36_12_fu_711_p2;
wire   [0:0] and_ln36_6_fu_717_p2;
wire   [0:0] xor_ln36_13_fu_723_p2;
wire   [23:0] select_ln36_12_fu_729_p3;
wire  signed [23:0] select_ln36_13_fu_737_p3;
wire  signed [23:0] sext_ln36_15_fu_749_p0;
wire  signed [23:0] add_ln36_14_fu_753_p0;
wire  signed [24:0] sext_ln36_14_fu_745_p1;
wire  signed [24:0] sext_ln36_15_fu_749_p1;
wire   [24:0] add_ln36_15_fu_759_p2;
wire   [23:0] add_ln36_14_fu_753_p2;
wire   [0:0] tmp_181_fu_765_p3;
wire   [0:0] tmp_182_fu_773_p3;
wire   [0:0] xor_ln36_14_fu_781_p2;
wire   [0:0] and_ln36_7_fu_787_p2;
wire   [0:0] xor_ln36_15_fu_793_p2;
wire   [23:0] select_ln36_14_fu_799_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 empty_fu_74 = 24'd0;
#0 j_fu_78 = 7'd0;
#0 ap_done_reg = 1'b0;
end

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_fu_74 <= 24'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            empty_fu_74 <= select_ln36_15_fu_807_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((tmp_fu_212_p3 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_fu_78 <= add_ln33_fu_243_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_78 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_1_load_reg_894 <= A_1_q0;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        tmp_reg_839 <= ap_sig_allocacmp_j_2[32'd6];
        zext_ln36_reg_843[10 : 0] <= zext_ln36_fu_238_p1[10 : 0];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_1_20_ce0_local = 1'b1;
    end else begin
        A_1_20_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_1_ce0_local = 1'b1;
    end else begin
        A_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_2_ce0_local = 1'b1;
    end else begin
        A_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_3_ce0_local = 1'b1;
    end else begin
        A_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_4_ce0_local = 1'b1;
    end else begin
        A_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_5_ce0_local = 1'b1;
    end else begin
        A_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_6_ce0_local = 1'b1;
    end else begin
        A_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_7_ce0_local = 1'b1;
    end else begin
        A_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_fu_212_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_j_2 = 7'd0;
    end else begin
        ap_sig_allocacmp_j_2 = j_fu_78;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (tmp_reg_839 == 1'd1))) begin
        p_out_ap_vld = 1'b1;
    end else begin
        p_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_1_20_address0 = zext_ln36_reg_843;

assign A_1_20_ce0 = A_1_20_ce0_local;

assign A_1_address0 = zext_ln36_fu_238_p1;

assign A_1_ce0 = A_1_ce0_local;

assign A_2_address0 = zext_ln36_reg_843;

assign A_2_ce0 = A_2_ce0_local;

assign A_3_address0 = zext_ln36_reg_843;

assign A_3_ce0 = A_3_ce0_local;

assign A_4_address0 = zext_ln36_reg_843;

assign A_4_ce0 = A_4_ce0_local;

assign A_5_address0 = zext_ln36_reg_843;

assign A_5_ce0 = A_5_ce0_local;

assign A_6_address0 = zext_ln36_reg_843;

assign A_6_ce0 = A_6_ce0_local;

assign A_7_address0 = zext_ln36_reg_843;

assign A_7_ce0 = A_7_ce0_local;

assign add_ln33_fu_243_p2 = (ap_sig_allocacmp_j_2 + 7'd8);

assign add_ln36_10_fu_613_p0 = A_5_q0;

assign add_ln36_10_fu_613_p2 = ($signed(add_ln36_10_fu_613_p0) + $signed(select_ln36_9_fu_597_p3));

assign add_ln36_11_fu_619_p2 = ($signed(sext_ln36_10_fu_605_p1) + $signed(sext_ln36_11_fu_609_p1));

assign add_ln36_12_fu_683_p0 = A_6_q0;

assign add_ln36_12_fu_683_p2 = ($signed(add_ln36_12_fu_683_p0) + $signed(select_ln36_11_fu_667_p3));

assign add_ln36_13_fu_689_p2 = ($signed(sext_ln36_12_fu_675_p1) + $signed(sext_ln36_13_fu_679_p1));

assign add_ln36_14_fu_753_p0 = A_7_q0;

assign add_ln36_14_fu_753_p2 = ($signed(add_ln36_14_fu_753_p0) + $signed(select_ln36_13_fu_737_p3));

assign add_ln36_15_fu_759_p2 = ($signed(sext_ln36_14_fu_745_p1) + $signed(sext_ln36_15_fu_749_p1));

assign add_ln36_1_fu_269_p2 = ($signed(sext_ln36_1_fu_261_p1) + $signed(sext_ln36_fu_257_p1));

assign add_ln36_2_fu_333_p0 = A_1_20_q0;

assign add_ln36_2_fu_333_p2 = ($signed(add_ln36_2_fu_333_p0) + $signed(select_ln36_1_fu_317_p3));

assign add_ln36_3_fu_339_p2 = ($signed(sext_ln36_2_fu_325_p1) + $signed(sext_ln36_3_fu_329_p1));

assign add_ln36_4_fu_403_p0 = A_2_q0;

assign add_ln36_4_fu_403_p2 = ($signed(add_ln36_4_fu_403_p0) + $signed(select_ln36_3_fu_387_p3));

assign add_ln36_5_fu_409_p2 = ($signed(sext_ln36_4_fu_395_p1) + $signed(sext_ln36_5_fu_399_p1));

assign add_ln36_6_fu_473_p0 = A_3_q0;

assign add_ln36_6_fu_473_p2 = ($signed(add_ln36_6_fu_473_p0) + $signed(select_ln36_5_fu_457_p3));

assign add_ln36_7_fu_479_p2 = ($signed(sext_ln36_6_fu_465_p1) + $signed(sext_ln36_7_fu_469_p1));

assign add_ln36_8_fu_543_p0 = A_4_q0;

assign add_ln36_8_fu_543_p2 = ($signed(add_ln36_8_fu_543_p0) + $signed(select_ln36_7_fu_527_p3));

assign add_ln36_9_fu_549_p2 = ($signed(sext_ln36_8_fu_535_p1) + $signed(sext_ln36_9_fu_539_p1));

assign add_ln36_fu_264_p1 = empty_fu_74;

assign add_ln36_fu_264_p2 = ($signed(A_1_load_reg_894) + $signed(add_ln36_fu_264_p1));

assign and_ln36_1_fu_367_p2 = (xor_ln36_2_fu_361_p2 & tmp_170_fu_353_p3);

assign and_ln36_2_fu_437_p2 = (xor_ln36_4_fu_431_p2 & tmp_172_fu_423_p3);

assign and_ln36_3_fu_507_p2 = (xor_ln36_6_fu_501_p2 & tmp_174_fu_493_p3);

assign and_ln36_4_fu_577_p2 = (xor_ln36_8_fu_571_p2 & tmp_176_fu_563_p3);

assign and_ln36_5_fu_647_p2 = (xor_ln36_10_fu_641_p2 & tmp_178_fu_633_p3);

assign and_ln36_6_fu_717_p2 = (xor_ln36_12_fu_711_p2 & tmp_180_fu_703_p3);

assign and_ln36_7_fu_787_p2 = (xor_ln36_14_fu_781_p2 & tmp_182_fu_773_p3);

assign and_ln36_fu_297_p2 = (xor_ln36_fu_291_p2 & tmp_168_fu_283_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign lshr_ln2_fu_220_p4 = {{ap_sig_allocacmp_j_2[5:3]}};

assign p_out = empty_fu_74;

assign select_ln36_10_fu_659_p3 = ((and_ln36_5_fu_647_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln36_11_fu_667_p3 = ((xor_ln36_11_fu_653_p2[0:0] == 1'b1) ? select_ln36_10_fu_659_p3 : add_ln36_10_fu_613_p2);

assign select_ln36_12_fu_729_p3 = ((and_ln36_6_fu_717_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln36_13_fu_737_p3 = ((xor_ln36_13_fu_723_p2[0:0] == 1'b1) ? select_ln36_12_fu_729_p3 : add_ln36_12_fu_683_p2);

assign select_ln36_14_fu_799_p3 = ((and_ln36_7_fu_787_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln36_15_fu_807_p3 = ((xor_ln36_15_fu_793_p2[0:0] == 1'b1) ? select_ln36_14_fu_799_p3 : add_ln36_14_fu_753_p2);

assign select_ln36_1_fu_317_p3 = ((xor_ln36_1_fu_303_p2[0:0] == 1'b1) ? select_ln36_fu_309_p3 : add_ln36_fu_264_p2);

assign select_ln36_2_fu_379_p3 = ((and_ln36_1_fu_367_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln36_3_fu_387_p3 = ((xor_ln36_3_fu_373_p2[0:0] == 1'b1) ? select_ln36_2_fu_379_p3 : add_ln36_2_fu_333_p2);

assign select_ln36_4_fu_449_p3 = ((and_ln36_2_fu_437_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln36_5_fu_457_p3 = ((xor_ln36_5_fu_443_p2[0:0] == 1'b1) ? select_ln36_4_fu_449_p3 : add_ln36_4_fu_403_p2);

assign select_ln36_6_fu_519_p3 = ((and_ln36_3_fu_507_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln36_7_fu_527_p3 = ((xor_ln36_7_fu_513_p2[0:0] == 1'b1) ? select_ln36_6_fu_519_p3 : add_ln36_6_fu_473_p2);

assign select_ln36_8_fu_589_p3 = ((and_ln36_4_fu_577_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln36_9_fu_597_p3 = ((xor_ln36_9_fu_583_p2[0:0] == 1'b1) ? select_ln36_8_fu_589_p3 : add_ln36_8_fu_543_p2);

assign select_ln36_fu_309_p3 = ((and_ln36_fu_297_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign sext_ln36_10_fu_605_p1 = select_ln36_9_fu_597_p3;

assign sext_ln36_11_fu_609_p0 = A_5_q0;

assign sext_ln36_11_fu_609_p1 = sext_ln36_11_fu_609_p0;

assign sext_ln36_12_fu_675_p1 = select_ln36_11_fu_667_p3;

assign sext_ln36_13_fu_679_p0 = A_6_q0;

assign sext_ln36_13_fu_679_p1 = sext_ln36_13_fu_679_p0;

assign sext_ln36_14_fu_745_p1 = select_ln36_13_fu_737_p3;

assign sext_ln36_15_fu_749_p0 = A_7_q0;

assign sext_ln36_15_fu_749_p1 = sext_ln36_15_fu_749_p0;

assign sext_ln36_1_fu_261_p1 = A_1_load_reg_894;

assign sext_ln36_2_fu_325_p1 = select_ln36_1_fu_317_p3;

assign sext_ln36_3_fu_329_p0 = A_1_20_q0;

assign sext_ln36_3_fu_329_p1 = sext_ln36_3_fu_329_p0;

assign sext_ln36_4_fu_395_p1 = select_ln36_3_fu_387_p3;

assign sext_ln36_5_fu_399_p0 = A_2_q0;

assign sext_ln36_5_fu_399_p1 = sext_ln36_5_fu_399_p0;

assign sext_ln36_6_fu_465_p1 = select_ln36_5_fu_457_p3;

assign sext_ln36_7_fu_469_p0 = A_3_q0;

assign sext_ln36_7_fu_469_p1 = sext_ln36_7_fu_469_p0;

assign sext_ln36_8_fu_535_p1 = select_ln36_7_fu_527_p3;

assign sext_ln36_9_fu_539_p0 = A_4_q0;

assign sext_ln36_9_fu_539_p1 = sext_ln36_9_fu_539_p0;

assign sext_ln36_fu_257_p0 = empty_fu_74;

assign sext_ln36_fu_257_p1 = sext_ln36_fu_257_p0;

assign tmp_107_fu_230_p3 = {{i_1}, {lshr_ln2_fu_220_p4}};

assign tmp_167_fu_275_p3 = add_ln36_1_fu_269_p2[32'd24];

assign tmp_168_fu_283_p3 = add_ln36_fu_264_p2[32'd23];

assign tmp_169_fu_345_p3 = add_ln36_3_fu_339_p2[32'd24];

assign tmp_170_fu_353_p3 = add_ln36_2_fu_333_p2[32'd23];

assign tmp_171_fu_415_p3 = add_ln36_5_fu_409_p2[32'd24];

assign tmp_172_fu_423_p3 = add_ln36_4_fu_403_p2[32'd23];

assign tmp_173_fu_485_p3 = add_ln36_7_fu_479_p2[32'd24];

assign tmp_174_fu_493_p3 = add_ln36_6_fu_473_p2[32'd23];

assign tmp_175_fu_555_p3 = add_ln36_9_fu_549_p2[32'd24];

assign tmp_176_fu_563_p3 = add_ln36_8_fu_543_p2[32'd23];

assign tmp_177_fu_625_p3 = add_ln36_11_fu_619_p2[32'd24];

assign tmp_178_fu_633_p3 = add_ln36_10_fu_613_p2[32'd23];

assign tmp_179_fu_695_p3 = add_ln36_13_fu_689_p2[32'd24];

assign tmp_180_fu_703_p3 = add_ln36_12_fu_683_p2[32'd23];

assign tmp_181_fu_765_p3 = add_ln36_15_fu_759_p2[32'd24];

assign tmp_182_fu_773_p3 = add_ln36_14_fu_753_p2[32'd23];

assign tmp_fu_212_p3 = ap_sig_allocacmp_j_2[32'd6];

assign xor_ln36_10_fu_641_p2 = (tmp_177_fu_625_p3 ^ 1'd1);

assign xor_ln36_11_fu_653_p2 = (tmp_178_fu_633_p3 ^ tmp_177_fu_625_p3);

assign xor_ln36_12_fu_711_p2 = (tmp_179_fu_695_p3 ^ 1'd1);

assign xor_ln36_13_fu_723_p2 = (tmp_180_fu_703_p3 ^ tmp_179_fu_695_p3);

assign xor_ln36_14_fu_781_p2 = (tmp_181_fu_765_p3 ^ 1'd1);

assign xor_ln36_15_fu_793_p2 = (tmp_182_fu_773_p3 ^ tmp_181_fu_765_p3);

assign xor_ln36_1_fu_303_p2 = (tmp_168_fu_283_p3 ^ tmp_167_fu_275_p3);

assign xor_ln36_2_fu_361_p2 = (tmp_169_fu_345_p3 ^ 1'd1);

assign xor_ln36_3_fu_373_p2 = (tmp_170_fu_353_p3 ^ tmp_169_fu_345_p3);

assign xor_ln36_4_fu_431_p2 = (tmp_171_fu_415_p3 ^ 1'd1);

assign xor_ln36_5_fu_443_p2 = (tmp_172_fu_423_p3 ^ tmp_171_fu_415_p3);

assign xor_ln36_6_fu_501_p2 = (tmp_173_fu_485_p3 ^ 1'd1);

assign xor_ln36_7_fu_513_p2 = (tmp_174_fu_493_p3 ^ tmp_173_fu_485_p3);

assign xor_ln36_8_fu_571_p2 = (tmp_175_fu_555_p3 ^ 1'd1);

assign xor_ln36_9_fu_583_p2 = (tmp_176_fu_563_p3 ^ tmp_175_fu_555_p3);

assign xor_ln36_fu_291_p2 = (tmp_167_fu_275_p3 ^ 1'd1);

assign zext_ln36_fu_238_p1 = tmp_107_fu_230_p3;

always @ (posedge ap_clk) begin
    zext_ln36_reg_843[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
end

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_33_4
