# How to run Risc-V multi-cycle

- Use VHDL 1076-2008
- In the compilation order, set Risc-V.vhdl and your testbench to the end
- Run testbench for 128 ns so that all tests are executed