TITLE: VERIFICATION ENGINEER

SKILLS: IT Software - Embedded

Job Description Â Send me Jobs like this 2-7 Years of experience in ASIC verification Should have tapped out atleast 1 chips from specs to post silicon debug Should have experience in creating testbenches from scratch Should have very good understanding of coverage driven verification closure Strong knowledge of Verilog, HVL (VERA or SystemVerilog or e (Specman)) Very good experience in writing scripts in Perl or Python or TCL Independent team player with excellent communication skills Knowledge of C Preference is given for students from IIT and NIT\'s Salary: Not Disclosed by Recruiter Industry: IT-Software / Software Services Functional Area: IT Software - Embedded , EDA , VLSI , ASIC , Chip Design Role Category:Programming & Design Role:Software Developer Keyskills verilog perl verification specman tcl python silicon communication skills excellent communication skills experience Desired Candidate Profile Education- UG: B.Tech/B.E. PG:Post Graduation Not Required Doctorate:Any Doctorate - Any Specialization, Doctorate Not Required Please refer to the Job description above Company Profile: SmartDV Technologies India Private Limited SmartDV offers high quality standard and custom protocol verification IP products designed to work with coverage driven verification flow. Each Verification IP from SmartDV is shipped with compliance testsuite and complete Functional Coverage model to accelerate time to market. SmartDV VIPs are 2-4x faster to compile and simulate compared to our competition. Our IPs were used in multiple tapeouts. We were able to find bugs in customer designs which were undetected by other vendor VIP\'s. Download PPT Photo 1 Â View Contact Details