INFO: [VRFC 10-163] Analyzing VHDL file "E:/Projects/Lab10/Lab10.sim/sim_1/TB_PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_PC
