
*** Running vivado
    with args -log bd_0_hls_inst_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_hls_inst_0.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1311.898 ; gain = 0.023 ; free physical = 1498 ; free virtual = 6481
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
Command: synth_design -top bd_0_hls_inst_0 -part xc7z020clg484-2 -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 152131
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2038.207 ; gain = 403.746 ; free physical = 549 ; free virtual = 5532
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel.v:9]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_control_s_axi' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_control_s_axi.v:219]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_control_s_axi' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_control_r_s_axi' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_control_r_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_control_r_s_axi.v:199]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_control_r_s_axi' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_control_r_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem0_m_axi' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem0_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem0_m_axi_store' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem0_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem0_m_axi_fifo' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem0_m_axi_srl' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem0_m_axi_srl' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem0_m_axi_fifo' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem0_m_axi_fifo__parameterized0' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem0_m_axi_srl__parameterized0' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem0_m_axi_srl__parameterized0' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem0_m_axi_fifo__parameterized0' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem0_m_axi_fifo__parameterized1' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem0_m_axi_mem' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem0_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem0_m_axi_mem' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem0_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem0_m_axi_fifo__parameterized1' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem0_m_axi_fifo__parameterized2' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem0_m_axi_srl__parameterized1' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem0_m_axi_srl__parameterized1' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem0_m_axi_fifo__parameterized2' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem0_m_axi_fifo__parameterized3' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem0_m_axi_srl__parameterized2' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem0_m_axi_srl__parameterized2' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem0_m_axi_fifo__parameterized3' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem0_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem0_m_axi_store' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem0_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem0_m_axi_load' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem0_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem0_m_axi_fifo__parameterized4' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem0_m_axi_srl__parameterized3' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem0_m_axi_srl__parameterized3' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem0_m_axi_fifo__parameterized4' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem0_m_axi_fifo__parameterized5' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem0_m_axi_mem__parameterized0' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem0_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem0_m_axi_mem__parameterized0' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem0_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem0_m_axi_fifo__parameterized5' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem0_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem0_m_axi_load' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem0_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem0_m_axi_write' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem0_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem0_m_axi_burst_converter' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem0_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem0_m_axi_reg_slice' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem0_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem0_m_axi_reg_slice' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem0_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem0_m_axi_burst_converter' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem0_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem0_m_axi_fifo__parameterized6' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem0_m_axi_srl__parameterized4' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem0_m_axi_srl__parameterized4' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem0_m_axi_fifo__parameterized6' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem0_m_axi_throttle' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem0_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem0_m_axi_reg_slice__parameterized0' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem0_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem0_m_axi_reg_slice__parameterized0' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem0_m_axi.v:2399]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem0_m_axi_fifo__parameterized7' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem0_m_axi_srl__parameterized5' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem0_m_axi_srl__parameterized5' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem0_m_axi_fifo__parameterized7' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem0_m_axi_fifo__parameterized8' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem0_m_axi_srl__parameterized6' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem0_m_axi_srl__parameterized6' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem0_m_axi_fifo__parameterized8' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem0_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem0_m_axi_throttle' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem0_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem0_m_axi_reg_slice__parameterized1' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem0_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem0_m_axi_reg_slice__parameterized1' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem0_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem0_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem0_m_axi.v:1861]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem0_m_axi_write' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem0_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem0_m_axi_read' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem0_m_axi.v:1355]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem0_m_axi_reg_slice__parameterized2' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem0_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem0_m_axi_reg_slice__parameterized2' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem0_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem0_m_axi.v:1539]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem0_m_axi_read' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem0_m_axi.v:1355]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem0_m_axi' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem0_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem1_m_axi' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem1_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem1_m_axi_store' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem1_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem1_m_axi_fifo' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem1_m_axi_srl' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem1_m_axi_srl' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem1_m_axi_fifo' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem1_m_axi_fifo__parameterized0' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem1_m_axi_srl__parameterized0' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem1_m_axi_srl__parameterized0' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem1_m_axi_fifo__parameterized0' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem1_m_axi_fifo__parameterized1' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem1_m_axi_mem' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem1_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem1_m_axi_mem' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem1_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem1_m_axi_fifo__parameterized1' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem1_m_axi_fifo__parameterized2' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem1_m_axi_srl__parameterized1' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem1_m_axi_srl__parameterized1' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem1_m_axi_fifo__parameterized2' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem1_m_axi_fifo__parameterized3' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem1_m_axi_srl__parameterized2' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem1_m_axi_srl__parameterized2' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem1_m_axi_fifo__parameterized3' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem1_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem1_m_axi_store' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem1_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem1_m_axi_load' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem1_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem1_m_axi_fifo__parameterized4' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem1_m_axi_srl__parameterized3' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem1_m_axi_srl__parameterized3' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem1_m_axi_fifo__parameterized4' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem1_m_axi_fifo__parameterized5' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem1_m_axi_mem__parameterized0' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem1_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem1_m_axi_mem__parameterized0' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem1_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem1_m_axi_fifo__parameterized5' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem1_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem1_m_axi_load' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem1_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem1_m_axi_write' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem1_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem1_m_axi_burst_converter' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem1_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem1_m_axi_reg_slice' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem1_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem1_m_axi_reg_slice' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem1_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem1_m_axi_burst_converter' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem1_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem1_m_axi_fifo__parameterized6' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem1_m_axi_srl__parameterized4' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem1_m_axi_srl__parameterized4' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem1_m_axi_fifo__parameterized6' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem1_m_axi_throttle' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem1_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem1_m_axi_reg_slice__parameterized0' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem1_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem1_m_axi_reg_slice__parameterized0' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem1_m_axi.v:2399]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem1_m_axi_fifo__parameterized7' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem1_m_axi_srl__parameterized5' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem1_m_axi_srl__parameterized5' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem1_m_axi_fifo__parameterized7' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem1_m_axi_fifo__parameterized8' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem1_m_axi_srl__parameterized6' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem1_m_axi_srl__parameterized6' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem1_m_axi_fifo__parameterized8' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem1_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem1_m_axi_throttle' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem1_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem1_m_axi_reg_slice__parameterized1' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem1_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem1_m_axi_reg_slice__parameterized1' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem1_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem1_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem1_m_axi.v:1861]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem1_m_axi_write' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem1_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem1_m_axi_read' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem1_m_axi.v:1355]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem1_m_axi_reg_slice__parameterized2' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem1_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem1_m_axi_reg_slice__parameterized2' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem1_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem1_m_axi.v:1539]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem1_m_axi_read' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem1_m_axi.v:1355]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem1_m_axi' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem1_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem2_m_axi' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem2_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem2_m_axi_store' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem2_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem2_m_axi_fifo' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem2_m_axi_srl' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem2_m_axi_srl' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem2_m_axi_fifo' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem2_m_axi_fifo__parameterized0' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem2_m_axi_srl__parameterized0' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem2_m_axi_srl__parameterized0' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem2_m_axi_fifo__parameterized0' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem2_m_axi_fifo__parameterized1' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem2_m_axi_mem' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem2_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem2_m_axi_mem' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem2_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem2_m_axi_fifo__parameterized1' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem2_m_axi_fifo__parameterized2' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem2_m_axi_srl__parameterized1' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem2_m_axi_srl__parameterized1' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem2_m_axi_fifo__parameterized2' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem2_m_axi_fifo__parameterized3' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem2_m_axi_srl__parameterized2' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem2_m_axi_srl__parameterized2' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem2_m_axi_fifo__parameterized3' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem2_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem2_m_axi_store' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem2_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem2_m_axi_load' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem2_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem2_m_axi_fifo__parameterized4' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem2_m_axi_srl__parameterized3' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem2_m_axi_srl__parameterized3' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem2_m_axi_fifo__parameterized4' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem2_m_axi_fifo__parameterized5' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem2_m_axi_mem__parameterized0' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem2_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem2_m_axi_mem__parameterized0' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem2_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem2_m_axi_fifo__parameterized5' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem2_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem2_m_axi_load' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem2_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem2_m_axi_write' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem2_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem2_m_axi_burst_converter' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem2_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem2_m_axi_reg_slice' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem2_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem2_m_axi_reg_slice' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem2_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem2_m_axi_burst_converter' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem2_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem2_m_axi_fifo__parameterized6' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem2_m_axi_srl__parameterized4' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem2_m_axi_srl__parameterized4' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem2_m_axi_fifo__parameterized6' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem2_m_axi_throttle' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem2_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem2_m_axi_reg_slice__parameterized0' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem2_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem2_m_axi_reg_slice__parameterized0' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem2_m_axi.v:2399]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem2_m_axi_fifo__parameterized7' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem2_m_axi_srl__parameterized5' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem2_m_axi_srl__parameterized5' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem2_m_axi_fifo__parameterized7' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem2_m_axi_fifo__parameterized8' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem2_m_axi_srl__parameterized6' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem2_m_axi_srl__parameterized6' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem2_m_axi_fifo__parameterized8' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem2_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem2_m_axi_throttle' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem2_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem2_m_axi_reg_slice__parameterized1' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem2_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem2_m_axi_reg_slice__parameterized1' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem2_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem2_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem2_m_axi.v:1861]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem2_m_axi_write' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem2_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem2_m_axi_read' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem2_m_axi.v:1355]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem2_m_axi_reg_slice__parameterized2' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem2_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem2_m_axi_reg_slice__parameterized2' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem2_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem2_m_axi.v:1539]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem2_m_axi_read' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem2_m_axi.v:1355]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem2_m_axi' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem2_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem3_m_axi' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem3_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem3_m_axi_store' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem3_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'Filter2d_accel_gmem3_m_axi_fifo' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem3_m_axi.v:2501]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem3_m_axi_srl' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem3_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem3_m_axi_fifo' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem3_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem3_m_axi_srl__parameterized0' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem3_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem3_m_axi_fifo__parameterized0' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem3_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'Filter2d_accel_gmem3_m_axi_mem' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem3_m_axi.v:2733]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem3_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem3_m_axi.v:1861]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_gmem3_m_axi.v:1539]
WARNING: [Synth 8-7071] port 'reset' of module 'Filter2d_accel_fifo_w32_d3_S_ShiftReg' is unconnected for instance 'U_Filter2d_accel_fifo_w32_d3_S_ShiftReg' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_fifo_w32_d3_S.v:53]
WARNING: [Synth 8-7023] instance 'U_Filter2d_accel_fifo_w32_d3_S_ShiftReg' of module 'Filter2d_accel_fifo_w32_d3_S_ShiftReg' has 6 connections declared, but only 5 given [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_fifo_w32_d3_S.v:53]
WARNING: [Synth 8-7071] port 'reset' of module 'Filter2d_accel_fifo_w4_d2_S_ShiftReg' is unconnected for instance 'U_Filter2d_accel_fifo_w4_d2_S_ShiftReg' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_fifo_w4_d2_S.v:53]
WARNING: [Synth 8-7023] instance 'U_Filter2d_accel_fifo_w4_d2_S_ShiftReg' of module 'Filter2d_accel_fifo_w4_d2_S_ShiftReg' has 6 connections declared, but only 5 given [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_fifo_w4_d2_S.v:53]
WARNING: [Synth 8-7071] port 'reset' of module 'Filter2d_accel_fifo_w8_d2_S_ShiftReg' is unconnected for instance 'U_Filter2d_accel_fifo_w8_d2_S_ShiftReg' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_fifo_w8_d2_S.v:53]
WARNING: [Synth 8-7023] instance 'U_Filter2d_accel_fifo_w8_d2_S_ShiftReg' of module 'Filter2d_accel_fifo_w8_d2_S_ShiftReg' has 6 connections declared, but only 5 given [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_fifo_w8_d2_S.v:53]
WARNING: [Synth 8-7071] port 'reset' of module 'Filter2d_accel_fifo_w32_d2_S_ShiftReg' is unconnected for instance 'U_Filter2d_accel_fifo_w32_d2_S_ShiftReg' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_fifo_w32_d2_S.v:53]
WARNING: [Synth 8-7023] instance 'U_Filter2d_accel_fifo_w32_d2_S_ShiftReg' of module 'Filter2d_accel_fifo_w32_d2_S_ShiftReg' has 6 connections declared, but only 5 given [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_fifo_w32_d2_S.v:53]
WARNING: [Synth 8-7071] port 'reset' of module 'Filter2d_accel_start_for_AxiStream2Mat_U0_ShiftReg' is unconnected for instance 'U_Filter2d_accel_start_for_AxiStream2Mat_U0_ShiftReg' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_start_for_AxiStream2Mat_U0.v:50]
WARNING: [Synth 8-7023] instance 'U_Filter2d_accel_start_for_AxiStream2Mat_U0_ShiftReg' of module 'Filter2d_accel_start_for_AxiStream2Mat_U0_ShiftReg' has 6 connections declared, but only 5 given [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_start_for_AxiStream2Mat_U0.v:50]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-7071] port 'reset' of module 'Filter2d_accel_fifo_w16_d3_S_ShiftReg' is unconnected for instance 'U_Filter2d_accel_fifo_w16_d3_S_ShiftReg' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_fifo_w16_d3_S.v:53]
WARNING: [Synth 8-7023] instance 'U_Filter2d_accel_fifo_w16_d3_S_ShiftReg' of module 'Filter2d_accel_fifo_w16_d3_S_ShiftReg' has 6 connections declared, but only 5 given [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_fifo_w16_d3_S.v:53]
WARNING: [Synth 8-7071] port 'reset' of module 'Filter2d_accel_fifo_w32_d3_S_x_ShiftReg' is unconnected for instance 'U_Filter2d_accel_fifo_w32_d3_S_x_ShiftReg' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_fifo_w32_d3_S_x.v:53]
WARNING: [Synth 8-7023] instance 'U_Filter2d_accel_fifo_w32_d3_S_x_ShiftReg' of module 'Filter2d_accel_fifo_w32_d3_S_x_ShiftReg' has 6 connections declared, but only 5 given [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_fifo_w32_d3_S_x.v:53]
WARNING: [Synth 8-7071] port 'reset' of module 'Filter2d_accel_fifo_w4_d2_S_x_ShiftReg' is unconnected for instance 'U_Filter2d_accel_fifo_w4_d2_S_x_ShiftReg' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_fifo_w4_d2_S_x.v:53]
WARNING: [Synth 8-7023] instance 'U_Filter2d_accel_fifo_w4_d2_S_x_ShiftReg' of module 'Filter2d_accel_fifo_w4_d2_S_x_ShiftReg' has 6 connections declared, but only 5 given [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_fifo_w4_d2_S_x.v:53]
WARNING: [Synth 8-7071] port 'reset' of module 'Filter2d_accel_fifo_w64_d4_S_ShiftReg' is unconnected for instance 'U_Filter2d_accel_fifo_w64_d4_S_ShiftReg' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_fifo_w64_d4_S.v:53]
WARNING: [Synth 8-7023] instance 'U_Filter2d_accel_fifo_w64_d4_S_ShiftReg' of module 'Filter2d_accel_fifo_w64_d4_S_ShiftReg' has 6 connections declared, but only 5 given [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_fifo_w64_d4_S.v:53]
WARNING: [Synth 8-7071] port 'reset' of module 'Filter2d_accel_fifo_w15_d2_S_ShiftReg' is unconnected for instance 'U_Filter2d_accel_fifo_w15_d2_S_ShiftReg' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_fifo_w15_d2_S.v:53]
WARNING: [Synth 8-7023] instance 'U_Filter2d_accel_fifo_w15_d2_S_ShiftReg' of module 'Filter2d_accel_fifo_w15_d2_S_ShiftReg' has 6 connections declared, but only 5 given [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_fifo_w15_d2_S.v:53]
WARNING: [Synth 8-7071] port 'reset' of module 'Filter2d_accel_fifo_w8_d2_S_x_ShiftReg' is unconnected for instance 'U_Filter2d_accel_fifo_w8_d2_S_x_ShiftReg' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_fifo_w8_d2_S_x.v:53]
WARNING: [Synth 8-7023] instance 'U_Filter2d_accel_fifo_w8_d2_S_x_ShiftReg' of module 'Filter2d_accel_fifo_w8_d2_S_x_ShiftReg' has 6 connections declared, but only 5 given [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_fifo_w8_d2_S_x.v:53]
WARNING: [Synth 8-7071] port 'reset' of module 'Filter2d_accel_fifo_w64_d5_S_ShiftReg' is unconnected for instance 'U_Filter2d_accel_fifo_w64_d5_S_ShiftReg' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_fifo_w64_d5_S.v:53]
WARNING: [Synth 8-7023] instance 'U_Filter2d_accel_fifo_w64_d5_S_ShiftReg' of module 'Filter2d_accel_fifo_w64_d5_S_ShiftReg' has 6 connections declared, but only 5 given [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_fifo_w64_d5_S.v:53]
WARNING: [Synth 8-7071] port 'reset' of module 'Filter2d_accel_fifo_w64_d6_S_ShiftReg' is unconnected for instance 'U_Filter2d_accel_fifo_w64_d6_S_ShiftReg' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_fifo_w64_d6_S.v:53]
WARNING: [Synth 8-7023] instance 'U_Filter2d_accel_fifo_w64_d6_S_ShiftReg' of module 'Filter2d_accel_fifo_w64_d6_S_ShiftReg' has 6 connections declared, but only 5 given [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_fifo_w64_d6_S.v:53]
WARNING: [Synth 8-7071] port 'reset' of module 'Filter2d_accel_fifo_w32_d4_S_ShiftReg' is unconnected for instance 'U_Filter2d_accel_fifo_w32_d4_S_ShiftReg' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_fifo_w32_d4_S.v:53]
WARNING: [Synth 8-7023] instance 'U_Filter2d_accel_fifo_w32_d4_S_ShiftReg' of module 'Filter2d_accel_fifo_w32_d4_S_ShiftReg' has 6 connections declared, but only 5 given [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_fifo_w32_d4_S.v:53]
WARNING: [Synth 8-7071] port 'reset' of module 'Filter2d_accel_fifo_w32_d2_S_x_ShiftReg' is unconnected for instance 'U_Filter2d_accel_fifo_w32_d2_S_x_ShiftReg' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_fifo_w32_d2_S_x.v:53]
WARNING: [Synth 8-7023] instance 'U_Filter2d_accel_fifo_w32_d2_S_x_ShiftReg' of module 'Filter2d_accel_fifo_w32_d2_S_x_ShiftReg' has 6 connections declared, but only 5 given [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_fifo_w32_d2_S_x.v:53]
WARNING: [Synth 8-7071] port 'reset' of module 'Filter2d_accel_fifo_w8_d2_S_x0_ShiftReg' is unconnected for instance 'U_Filter2d_accel_fifo_w8_d2_S_x0_ShiftReg' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_fifo_w8_d2_S_x0.v:53]
WARNING: [Synth 8-7023] instance 'U_Filter2d_accel_fifo_w8_d2_S_x0_ShiftReg' of module 'Filter2d_accel_fifo_w8_d2_S_x0_ShiftReg' has 6 connections declared, but only 5 given [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_fifo_w8_d2_S_x0.v:53]
WARNING: [Synth 8-7071] port 'reset' of module 'Filter2d_accel_fifo_w64_d2_S_ShiftReg' is unconnected for instance 'U_Filter2d_accel_fifo_w64_d2_S_ShiftReg' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_fifo_w64_d2_S.v:53]
WARNING: [Synth 8-7023] instance 'U_Filter2d_accel_fifo_w64_d2_S_ShiftReg' of module 'Filter2d_accel_fifo_w64_d2_S_ShiftReg' has 6 connections declared, but only 5 given [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_fifo_w64_d2_S.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_control_s_axi.v:288]
WARNING: [Synth 8-7129] Port reset in module Filter2d_accel_fifo_w64_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module Filter2d_accel_fifo_w64_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module Filter2d_accel_fifo_w8_d2_S_x0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module Filter2d_accel_fifo_w8_d2_S_x0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module Filter2d_accel_fifo_w32_d2_S_x_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module Filter2d_accel_fifo_w32_d2_S_x_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module Filter2d_accel_fifo_w32_d4_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module Filter2d_accel_fifo_w64_d6_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module Filter2d_accel_fifo_w64_d5_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module Filter2d_accel_add_64ns_64ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_AWREADY in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_WREADY in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RLAST in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RID[0] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RFIFONUM[10] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RFIFONUM[9] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RFIFONUM[8] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RFIFONUM[7] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RFIFONUM[6] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RFIFONUM[5] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RFIFONUM[4] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RFIFONUM[3] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RFIFONUM[2] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RFIFONUM[1] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RFIFONUM[0] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RUSER[0] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RRESP[1] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RRESP[0] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_BVALID in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_BRESP[1] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_BRESP[0] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_BID[0] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_BUSER[0] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem3_AWREADY in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem3_ARREADY in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem3_RVALID in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem3_RDATA[7] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem3_RDATA[6] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem3_RDATA[5] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem3_RDATA[4] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem3_RDATA[3] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem3_RDATA[2] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem3_RDATA[1] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem3_RDATA[0] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem3_RLAST in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem3_RID[0] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem3_RFIFONUM[10] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem3_RFIFONUM[9] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem3_RFIFONUM[8] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem3_RFIFONUM[7] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem3_RFIFONUM[6] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem3_RFIFONUM[5] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem3_RFIFONUM[4] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem3_RFIFONUM[3] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem3_RFIFONUM[2] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem3_RFIFONUM[1] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem3_RFIFONUM[0] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem3_RUSER[0] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem3_RRESP[1] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem3_RRESP[0] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem3_BVALID in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem3_BRESP[1] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem3_BRESP[0] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem3_BID[0] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem3_BUSER[0] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pool_out_1[63] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pool_out_1[62] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pool_out_1[61] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pool_out_1[60] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pool_out_1[59] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pool_out_1[58] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pool_out_1[57] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pool_out_1[56] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pool_out_1[55] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pool_out_1[54] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pool_out_1[53] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pool_out_1[52] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pool_out_1[51] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pool_out_1[50] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pool_out_1[49] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pool_out_1[48] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pool_out_1[47] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pool_out_1[46] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pool_out_1[45] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pool_out_1[44] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pool_out_1[43] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pool_out_1[42] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pool_out_1[41] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pool_out_1[40] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pool_out_1[39] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pool_out_1[38] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pool_out_1[37] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pool_out_1[36] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pool_out_1[35] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pool_out_1[34] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pool_out_1[33] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pool_out_1[32] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pool_out_1[31] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pool_out_1[30] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pool_out_1[29] in module Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2259.145 ; gain = 624.684 ; free physical = 306 ; free virtual = 5292
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2273.988 ; gain = 639.527 ; free physical = 305 ; free virtual = 5291
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2273.988 ; gain = 639.527 ; free physical = 305 ; free virtual = 5291
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.4 . Memory (MB): peak = 2273.988 ; gain = 0.000 ; free physical = 305 ; free virtual = 5291
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/Filter2d_accel_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/Filter2d_accel_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2369.715 ; gain = 0.000 ; free physical = 274 ; free virtual = 5260
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2369.750 ; gain = 0.000 ; free physical = 274 ; free virtual = 5260
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2369.750 ; gain = 735.289 ; free physical = 270 ; free virtual = 5256
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2369.750 ; gain = 735.289 ; free physical = 270 ; free virtual = 5256
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2369.750 ; gain = 735.289 ; free physical = 270 ; free virtual = 5256
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'Filter2d_accel_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'Filter2d_accel_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'Filter2d_accel_control_r_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'Filter2d_accel_control_r_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Filter2d_accel_gmem0_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Filter2d_accel_gmem0_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Filter2d_accel_gmem0_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Filter2d_accel_gmem0_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Filter2d_accel_gmem1_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Filter2d_accel_gmem1_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Filter2d_accel_gmem1_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Filter2d_accel_gmem1_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Filter2d_accel_gmem2_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Filter2d_accel_gmem2_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Filter2d_accel_gmem2_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Filter2d_accel_gmem2_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Filter2d_accel_gmem3_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Filter2d_accel_gmem3_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Filter2d_accel_gmem3_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Filter2d_accel_gmem3_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_sum_reg_643_reg' and it is trimmed from '32' to '28' bits. [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_xFApplyFilter2D_0_0_3_3_1_s.v:449]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'Filter2d_accel_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'Filter2d_accel_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'Filter2d_accel_control_r_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'Filter2d_accel_control_r_s_axi'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Filter2d_accel_gmem0_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Filter2d_accel_gmem0_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Filter2d_accel_gmem0_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Filter2d_accel_gmem0_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Filter2d_accel_gmem1_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Filter2d_accel_gmem1_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Filter2d_accel_gmem1_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Filter2d_accel_gmem1_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Filter2d_accel_gmem2_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Filter2d_accel_gmem2_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Filter2d_accel_gmem2_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Filter2d_accel_gmem2_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Filter2d_accel_gmem3_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Filter2d_accel_gmem3_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Filter2d_accel_gmem3_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Filter2d_accel_gmem3_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 2369.750 ; gain = 735.289 ; free physical = 268 ; free virtual = 5258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   52 Bit       Adders := 8     
	   3 Input   33 Bit       Adders := 4     
	   2 Input   32 Bit       Adders := 26    
	   3 Input   32 Bit       Adders := 2     
	   2 Input   31 Bit       Adders := 1     
	   2 Input   27 Bit       Adders := 1     
	   2 Input   26 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 5     
	   2 Input   16 Bit       Adders := 5     
	   2 Input   15 Bit       Adders := 2     
	   2 Input   13 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 16    
	   2 Input   11 Bit       Adders := 6     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 8     
	   2 Input    8 Bit       Adders := 12    
	   2 Input    7 Bit       Adders := 8     
	   2 Input    6 Bit       Adders := 16    
	   2 Input    5 Bit       Adders := 91    
	   2 Input    4 Bit       Adders := 60    
	   2 Input    3 Bit       Adders := 77    
	   3 Input    3 Bit       Adders := 6     
	   2 Input    2 Bit       Adders := 23    
	   3 Input    2 Bit       Adders := 4     
	   2 Input    1 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 1     
	   2 Input      3 Bit         XORs := 5     
	   2 Input      1 Bit         XORs := 31    
+---Registers : 
	               96 Bit    Registers := 24    
	               72 Bit    Registers := 12    
	               64 Bit    Registers := 32    
	               63 Bit    Registers := 1     
	               52 Bit    Registers := 8     
	               37 Bit    Registers := 4     
	               34 Bit    Registers := 7     
	               33 Bit    Registers := 8     
	               32 Bit    Registers := 79    
	               31 Bit    Registers := 2     
	               28 Bit    Registers := 2     
	               27 Bit    Registers := 2     
	               26 Bit    Registers := 3     
	               25 Bit    Registers := 3     
	               24 Bit    Registers := 3     
	               20 Bit    Registers := 9     
	               18 Bit    Registers := 7     
	               17 Bit    Registers := 5     
	               16 Bit    Registers := 61    
	               15 Bit    Registers := 14    
	               13 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 11    
	               10 Bit    Registers := 33    
	                9 Bit    Registers := 12    
	                8 Bit    Registers := 237   
	                7 Bit    Registers := 13    
	                6 Bit    Registers := 20    
	                5 Bit    Registers := 48    
	                4 Bit    Registers := 75    
	                3 Bit    Registers := 79    
	                2 Bit    Registers := 46    
	                1 Bit    Registers := 688   
+---Multipliers : 
	              32x32  Multipliers := 1     
+---RAMs : 
	               8K Bit	(255 X 34 bit)          RAMs := 4     
	             1024 Bit	(128 X 8 bit)          RAMs := 3     
	              567 Bit	(63 X 9 bit)          RAMs := 3     
	              558 Bit	(31 X 18 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   96 Bit        Muxes := 8     
	   2 Input   72 Bit        Muxes := 4     
	   2 Input   64 Bit        Muxes := 30    
	   2 Input   52 Bit        Muxes := 8     
	   2 Input   33 Bit        Muxes := 4     
	   9 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 35    
	   8 Input   32 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 8     
	   2 Input   16 Bit        Muxes := 7     
	   2 Input   15 Bit        Muxes := 11    
	   2 Input   13 Bit        Muxes := 1     
	  14 Input   13 Bit        Muxes := 1     
	   4 Input   12 Bit        Muxes := 8     
	   2 Input   12 Bit        Muxes := 1     
	  13 Input   12 Bit        Muxes := 1     
	   4 Input   11 Bit        Muxes := 8     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 24    
	   2 Input    9 Bit        Muxes := 10    
	  10 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 38    
	   4 Input    8 Bit        Muxes := 11    
	   2 Input    7 Bit        Muxes := 9     
	   8 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 23    
	   2 Input    5 Bit        Muxes := 81    
	   6 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 71    
	   9 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 8     
	   2 Input    3 Bit        Muxes := 47    
	   5 Input    3 Bit        Muxes := 4     
	   4 Input    3 Bit        Muxes := 3     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 381   
	   5 Input    2 Bit        Muxes := 5     
	   3 Input    2 Bit        Muxes := 61    
	   4 Input    2 Bit        Muxes := 22    
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 698   
	   4 Input    1 Bit        Muxes := 3     
	   5 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP grp_Mat2Axi_fu_74/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/mul_16ns_16ns_32_4_1_U200/buff1_reg, operation Mode is: (A''*B'')'.
DSP Report: register grp_Mat2Axi_fu_74/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/mul_16ns_16ns_32_4_1_U200/buff1_reg is absorbed into DSP grp_Mat2Axi_fu_74/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/mul_16ns_16ns_32_4_1_U200/buff1_reg.
DSP Report: register grp_Mat2Axi_fu_74/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/mul_16ns_16ns_32_4_1_U200/buff1_reg is absorbed into DSP grp_Mat2Axi_fu_74/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/mul_16ns_16ns_32_4_1_U200/buff1_reg.
DSP Report: register grp_Mat2Axi_fu_74/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/mul_16ns_16ns_32_4_1_U200/buff1_reg is absorbed into DSP grp_Mat2Axi_fu_74/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/mul_16ns_16ns_32_4_1_U200/buff1_reg.
DSP Report: register grp_Mat2Axi_fu_74/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/mul_16ns_16ns_32_4_1_U200/buff1_reg is absorbed into DSP grp_Mat2Axi_fu_74/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/mul_16ns_16ns_32_4_1_U200/buff1_reg.
DSP Report: register grp_Mat2Axi_fu_74/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/mul_16ns_16ns_32_4_1_U200/buff1_reg is absorbed into DSP grp_Mat2Axi_fu_74/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/mul_16ns_16ns_32_4_1_U200/buff1_reg.
DSP Report: register grp_Mat2Axi_fu_74/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/mul_16ns_16ns_32_4_1_U200/buff0_reg is absorbed into DSP grp_Mat2Axi_fu_74/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/mul_16ns_16ns_32_4_1_U200/buff1_reg.
DSP Report: operator grp_Mat2Axi_fu_74/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/mul_16ns_16ns_32_4_1_U200/tmp_product is absorbed into DSP grp_Mat2Axi_fu_74/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/mul_16ns_16ns_32_4_1_U200/buff1_reg.
DSP Report: Generating DSP grp_Mat2Axi_fu_74/addrbound_U0/mul_rows_cols_reg_57_reg, operation Mode is: (A2*B'')'.
DSP Report: register trunc_ln1557_reg_102_reg is absorbed into DSP grp_Mat2Axi_fu_74/addrbound_U0/mul_rows_cols_reg_57_reg.
DSP Report: register grp_Mat2Axi_fu_74/addrbound_U0/mul_15s_15s_15_3_1_U176/din1_reg_reg is absorbed into DSP grp_Mat2Axi_fu_74/addrbound_U0/mul_rows_cols_reg_57_reg.
DSP Report: register grp_Mat2Axi_fu_74/addrbound_U0/mul_15s_15s_15_3_1_U176/din0_reg_reg is absorbed into DSP grp_Mat2Axi_fu_74/addrbound_U0/mul_rows_cols_reg_57_reg.
DSP Report: register grp_Mat2Axi_fu_74/addrbound_U0/mul_rows_cols_reg_57_reg is absorbed into DSP grp_Mat2Axi_fu_74/addrbound_U0/mul_rows_cols_reg_57_reg.
DSP Report: register grp_Mat2Axi_fu_74/addrbound_U0/mul_15s_15s_15_3_1_U176/buff0_reg is absorbed into DSP grp_Mat2Axi_fu_74/addrbound_U0/mul_rows_cols_reg_57_reg.
DSP Report: operator grp_Mat2Axi_fu_74/addrbound_U0/mul_15s_15s_15_3_1_U176/tmp_product is absorbed into DSP grp_Mat2Axi_fu_74/addrbound_U0/mul_rows_cols_reg_57_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_27s_28_4_0_U89/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/p_reg_reg' and it is trimmed from '44' to '28' bits. [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_25s_26_4_0_U87/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '26' bits. [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_24s_25_4_0_U86/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '25' bits. [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_26s_27_4_0_U88/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_2_U/p_reg_reg' and it is trimmed from '44' to '27' bits. [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_24s_25_4_0_U85/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '25' bits. [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_24s_25_4_0_U84/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '25' bits. [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_24s_25_4_0_U86/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '25' bits. [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_24s_25_4_0_U85/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '25' bits. [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_24s_25_4_0_U84/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '25' bits. [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_25s_26_4_0_U87/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '26' bits. [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_26s_27_4_0_U88/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '27' bits. [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_27s_28_4_0_U89/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/m_reg_reg' and it is trimmed from '43' to '28' bits. [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0.v:34]
DSP Report: Generating DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mul_16s_8ns_24_4_0_U80/buff1_reg, operation Mode is: (A''*B'')'.
DSP Report: register grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mul_16s_8ns_24_4_0_U80/buff1_reg is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mul_16s_8ns_24_4_0_U80/buff1_reg.
DSP Report: register grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mul_16s_8ns_24_4_0_U80/buff1_reg is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mul_16s_8ns_24_4_0_U80/buff1_reg.
DSP Report: register grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/p_kernel_filter_0_1_val_int_reg_reg is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mul_16s_8ns_24_4_0_U80/buff1_reg.
DSP Report: register grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mul_16s_8ns_24_4_0_U80/din0_reg_reg is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mul_16s_8ns_24_4_0_U80/buff1_reg.
DSP Report: register grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mul_16s_8ns_24_4_0_U80/buff1_reg is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mul_16s_8ns_24_4_0_U80/buff1_reg.
DSP Report: register grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mul_16s_8ns_24_4_0_U80/buff0_reg is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mul_16s_8ns_24_4_0_U80/buff1_reg.
DSP Report: operator grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mul_16s_8ns_24_4_0_U80/tmp_product is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mul_16s_8ns_24_4_0_U80/buff1_reg.
DSP Report: Generating DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_24s_25_4_0_U84/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_24s_25_4_0_U84/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_24s_25_4_0_U84/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_24s_25_4_0_U84/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_24s_25_4_0_U84/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_24s_25_4_0_U84/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_24s_25_4_0_U84/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_24s_25_4_0_U84/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_24s_25_4_0_U84/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/temp_reg_518_reg is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_24s_25_4_0_U84/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_24s_25_4_0_U84/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_24s_25_4_0_U84/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_24s_25_4_0_U84/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/m_reg_reg is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_24s_25_4_0_U84/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_24s_25_4_0_U84/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_24s_25_4_0_U84/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_24s_25_4_0_U84/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/m is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_24s_25_4_0_U84/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mul_16s_8ns_24_4_0_U81/buff1_reg, operation Mode is: (A''*B'')'.
DSP Report: register grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mul_16s_8ns_24_4_0_U81/buff1_reg is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mul_16s_8ns_24_4_0_U81/buff1_reg.
DSP Report: register grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mul_16s_8ns_24_4_0_U81/buff1_reg is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mul_16s_8ns_24_4_0_U81/buff1_reg.
DSP Report: register grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/p_kernel_filter_0_2_val_int_reg_reg is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mul_16s_8ns_24_4_0_U81/buff1_reg.
DSP Report: register grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mul_16s_8ns_24_4_0_U81/din0_reg_reg is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mul_16s_8ns_24_4_0_U81/buff1_reg.
DSP Report: register grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mul_16s_8ns_24_4_0_U81/buff1_reg is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mul_16s_8ns_24_4_0_U81/buff1_reg.
DSP Report: register grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mul_16s_8ns_24_4_0_U81/buff0_reg is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mul_16s_8ns_24_4_0_U81/buff1_reg.
DSP Report: operator grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mul_16s_8ns_24_4_0_U81/tmp_product is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mul_16s_8ns_24_4_0_U81/buff1_reg.
DSP Report: Generating DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_24s_25_4_0_U85/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_24s_25_4_0_U85/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_24s_25_4_0_U85/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_24s_25_4_0_U85/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_24s_25_4_0_U85/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_24s_25_4_0_U85/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_24s_25_4_0_U85/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_24s_25_4_0_U85/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_24s_25_4_0_U85/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/temp_3_reg_523_reg is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_24s_25_4_0_U85/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_24s_25_4_0_U85/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_24s_25_4_0_U85/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_24s_25_4_0_U85/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/m_reg_reg is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_24s_25_4_0_U85/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_24s_25_4_0_U85/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_24s_25_4_0_U85/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_24s_25_4_0_U85/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/m is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_24s_25_4_0_U85/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_26s_27_4_0_U88/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_26s_27_4_0_U88/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_26s_27_4_0_U88/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_26s_27_4_0_U88/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_26s_27_4_0_U88/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_26s_27_4_0_U88/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_26s_27_4_0_U88/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_26s_27_4_0_U88/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_26s_27_4_0_U88/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/sum_2_reg_583_reg is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_26s_27_4_0_U88/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_26s_27_4_0_U88/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_26s_27_4_0_U88/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_26s_27_4_0_U88/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_26s_27_4_0_U88/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_26s_27_4_0_U88/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_2_U/p is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_26s_27_4_0_U88/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_26s_27_4_0_U88/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_2_U/m is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_26s_27_4_0_U88/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mul_16s_8ns_24_4_0_U82/buff1_reg, operation Mode is: (A''*B'')'.
DSP Report: register grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mul_16s_8ns_24_4_0_U82/buff1_reg is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mul_16s_8ns_24_4_0_U82/buff1_reg.
DSP Report: register grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mul_16s_8ns_24_4_0_U82/buff1_reg is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mul_16s_8ns_24_4_0_U82/buff1_reg.
DSP Report: register grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/p_kernel_filter_2_0_val_int_reg_reg is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mul_16s_8ns_24_4_0_U82/buff1_reg.
DSP Report: register grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mul_16s_8ns_24_4_0_U82/din0_reg_reg is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mul_16s_8ns_24_4_0_U82/buff1_reg.
DSP Report: register grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mul_16s_8ns_24_4_0_U82/buff1_reg is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mul_16s_8ns_24_4_0_U82/buff1_reg.
DSP Report: register grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mul_16s_8ns_24_4_0_U82/buff0_reg is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mul_16s_8ns_24_4_0_U82/buff1_reg.
DSP Report: operator grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mul_16s_8ns_24_4_0_U82/tmp_product is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mul_16s_8ns_24_4_0_U82/buff1_reg.
DSP Report: Generating DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_24s_25_4_0_U86/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_24s_25_4_0_U86/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_24s_25_4_0_U86/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_24s_25_4_0_U86/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_24s_25_4_0_U86/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_24s_25_4_0_U86/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_24s_25_4_0_U86/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_24s_25_4_0_U86/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_24s_25_4_0_U86/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/temp_7_reg_528_reg is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_24s_25_4_0_U86/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_24s_25_4_0_U86/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_24s_25_4_0_U86/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_24s_25_4_0_U86/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/m_reg_reg is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_24s_25_4_0_U86/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_24s_25_4_0_U86/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_24s_25_4_0_U86/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_24s_25_4_0_U86/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/m is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_24s_25_4_0_U86/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_25s_26_4_0_U87/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_25s_26_4_0_U87/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_25s_26_4_0_U87/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_25s_26_4_0_U87/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_25s_26_4_0_U87/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_25s_26_4_0_U87/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_25s_26_4_0_U87/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_25s_26_4_0_U87/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_25s_26_4_0_U87/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/add_ln607_3_reg_578_reg is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_25s_26_4_0_U87/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_25s_26_4_0_U87/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_25s_26_4_0_U87/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_25s_26_4_0_U87/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_25s_26_4_0_U87/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_25s_26_4_0_U87/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_1_U/p is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_25s_26_4_0_U87/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_25s_26_4_0_U87/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_1_U/m is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_25s_26_4_0_U87/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_27s_28_4_0_U89/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_27s_28_4_0_U89/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/p_reg_reg is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_27s_28_4_0_U89/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/p_reg_reg.
DSP Report: register grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_27s_28_4_0_U89/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/p_reg_reg is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_27s_28_4_0_U89/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/p_reg_reg.
DSP Report: register grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_27s_28_4_0_U89/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/p_reg_reg is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_27s_28_4_0_U89/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/p_reg_reg.
DSP Report: register grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_27s_28_4_0_U89/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/p_reg_reg is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_27s_28_4_0_U89/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/p_reg_reg.
DSP Report: register grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/sum_3_reg_618_reg is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_27s_28_4_0_U89/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/p_reg_reg.
DSP Report: register grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_27s_28_4_0_U89/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/p_reg_reg is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_27s_28_4_0_U89/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/p_reg_reg.
DSP Report: register grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_27s_28_4_0_U89/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/m_reg_reg is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_27s_28_4_0_U89/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_27s_28_4_0_U89/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/p is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_27s_28_4_0_U89/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_27s_28_4_0_U89/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/m is absorbed into DSP grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_27s_28_4_0_U89/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mul_rows_cols_reg_153_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_15s_15s_15_3_1_U11/din1_reg_reg is absorbed into DSP mul_rows_cols_reg_153_reg.
DSP Report: register mul_15s_15s_15_3_1_U11/din0_reg_reg is absorbed into DSP mul_rows_cols_reg_153_reg.
DSP Report: register mul_rows_cols_reg_153_reg is absorbed into DSP mul_rows_cols_reg_153_reg.
DSP Report: register mul_15s_15s_15_3_1_U11/buff0_reg is absorbed into DSP mul_rows_cols_reg_153_reg.
DSP Report: operator mul_15s_15s_15_3_1_U11/tmp_product is absorbed into DSP mul_rows_cols_reg_153_reg.
WARNING: [Synth 8-6014] Unused sequential element AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff0_reg was removed.  [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_mul_32s_32s_32_5_1.v:53]
WARNING: [Synth 8-6014] Unused sequential element AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff0_reg was removed.  [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_mul_32s_32s_32_5_1.v:53]
WARNING: [Synth 8-6014] Unused sequential element AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff1_reg was removed.  [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_mul_32s_32s_32_5_1.v:59]
WARNING: [Synth 8-6014] Unused sequential element AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff2_reg was removed.  [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_mul_32s_32s_32_5_1.v:62]
DSP Report: Generating DSP AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff0_reg is absorbed into DSP AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff0_reg.
DSP Report: register AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff0_reg is absorbed into DSP AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff0_reg.
DSP Report: register AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff0_reg is absorbed into DSP AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff0_reg.
DSP Report: register AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff0_reg is absorbed into DSP AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff0_reg.
DSP Report: register AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff0_reg is absorbed into DSP AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff0_reg.
DSP Report: operator AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/tmp_product is absorbed into DSP AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff0_reg.
DSP Report: operator AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/tmp_product is absorbed into DSP AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff0_reg.
DSP Report: Generating DSP AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/din1_reg_reg is absorbed into DSP AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff1_reg.
DSP Report: register AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff1_reg is absorbed into DSP AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff1_reg.
DSP Report: register AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff1_reg is absorbed into DSP AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff1_reg.
DSP Report: register AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff1_reg is absorbed into DSP AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff1_reg.
DSP Report: register AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff0_reg is absorbed into DSP AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff1_reg.
DSP Report: operator AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/tmp_product is absorbed into DSP AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff1_reg.
DSP Report: operator AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/tmp_product is absorbed into DSP AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff1_reg.
DSP Report: Generating DSP AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/din0_reg_reg is absorbed into DSP AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff2_reg.
DSP Report: register AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff0_reg is absorbed into DSP AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff2_reg.
DSP Report: register AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff2_reg is absorbed into DSP AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff2_reg.
DSP Report: register AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff0_reg is absorbed into DSP AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff2_reg.
DSP Report: register AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff2_reg is absorbed into DSP AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff2_reg.
DSP Report: register AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff1_reg is absorbed into DSP AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff2_reg.
DSP Report: operator AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/tmp_product is absorbed into DSP AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff2_reg.
DSP Report: operator AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/tmp_product is absorbed into DSP AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff2_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'imgInput_rows_c_U/U_Filter2d_accel_fifo_w32_d2_S_x_ShiftReg/SRL_SIG_reg[1]' and it is trimmed from '32' to '16' bits. [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_fifo_w32_d2_S_x.v:150]
WARNING: [Synth 8-3936] Found unconnected internal register 'imgInput_rows_c_U/U_Filter2d_accel_fifo_w32_d2_S_x_ShiftReg/SRL_SIG_reg[0]' and it is trimmed from '32' to '16' bits. [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_fifo_w32_d2_S_x.v:150]
WARNING: [Synth 8-3936] Found unconnected internal register 'imgInput_cols_c_U/U_Filter2d_accel_fifo_w32_d2_S_x_ShiftReg/SRL_SIG_reg[1]' and it is trimmed from '32' to '16' bits. [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_fifo_w32_d2_S_x.v:150]
WARNING: [Synth 8-3936] Found unconnected internal register 'imgInput_cols_c_U/U_Filter2d_accel_fifo_w32_d2_S_x_ShiftReg/SRL_SIG_reg[0]' and it is trimmed from '32' to '16' bits. [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e5d7/hdl/verilog/Filter2d_accel_fifo_w32_d2_S_x.v:150]
INFO: [Synth 8-5784] Optimized 9 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 9 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-7082] The signal store_unit/buff_wdata/U_fifo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal store_unit/buff_wdata/U_fifo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5784] Optimized 18 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 18 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module Filter2d_accel_control_r_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module Filter2d_accel_control_r_s_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module Filter2d_accel_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module Filter2d_accel_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module Filter2d_accel_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module Filter2d_accel_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module Filter2d_accel_gmem3_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module Filter2d_accel_gmem3_m_axi.
WARNING: [Synth 8-3332] Sequential element (AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff1_reg[47]) is unused and will be removed from module Filter2d_accel_Axi2Mat.
WARNING: [Synth 8-3332] Sequential element (AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff1_reg[46]) is unused and will be removed from module Filter2d_accel_Axi2Mat.
WARNING: [Synth 8-3332] Sequential element (AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff1_reg[45]) is unused and will be removed from module Filter2d_accel_Axi2Mat.
WARNING: [Synth 8-3332] Sequential element (AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff1_reg[44]) is unused and will be removed from module Filter2d_accel_Axi2Mat.
WARNING: [Synth 8-3332] Sequential element (AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff1_reg[43]) is unused and will be removed from module Filter2d_accel_Axi2Mat.
WARNING: [Synth 8-3332] Sequential element (AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff1_reg[42]) is unused and will be removed from module Filter2d_accel_Axi2Mat.
WARNING: [Synth 8-3332] Sequential element (AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff1_reg[41]) is unused and will be removed from module Filter2d_accel_Axi2Mat.
WARNING: [Synth 8-3332] Sequential element (AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff1_reg[40]) is unused and will be removed from module Filter2d_accel_Axi2Mat.
WARNING: [Synth 8-3332] Sequential element (AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff1_reg[39]) is unused and will be removed from module Filter2d_accel_Axi2Mat.
WARNING: [Synth 8-3332] Sequential element (AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff1_reg[38]) is unused and will be removed from module Filter2d_accel_Axi2Mat.
WARNING: [Synth 8-3332] Sequential element (AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff1_reg[37]) is unused and will be removed from module Filter2d_accel_Axi2Mat.
WARNING: [Synth 8-3332] Sequential element (AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff1_reg[36]) is unused and will be removed from module Filter2d_accel_Axi2Mat.
WARNING: [Synth 8-3332] Sequential element (AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff1_reg[35]) is unused and will be removed from module Filter2d_accel_Axi2Mat.
WARNING: [Synth 8-3332] Sequential element (AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff1_reg[34]) is unused and will be removed from module Filter2d_accel_Axi2Mat.
WARNING: [Synth 8-3332] Sequential element (AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff1_reg[33]) is unused and will be removed from module Filter2d_accel_Axi2Mat.
WARNING: [Synth 8-3332] Sequential element (AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff1_reg[32]) is unused and will be removed from module Filter2d_accel_Axi2Mat.
WARNING: [Synth 8-3332] Sequential element (AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff1_reg[31]) is unused and will be removed from module Filter2d_accel_Axi2Mat.
WARNING: [Synth 8-3332] Sequential element (AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff1_reg[30]) is unused and will be removed from module Filter2d_accel_Axi2Mat.
WARNING: [Synth 8-3332] Sequential element (AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff1_reg[29]) is unused and will be removed from module Filter2d_accel_Axi2Mat.
WARNING: [Synth 8-3332] Sequential element (AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff1_reg[28]) is unused and will be removed from module Filter2d_accel_Axi2Mat.
WARNING: [Synth 8-3332] Sequential element (AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff1_reg[27]) is unused and will be removed from module Filter2d_accel_Axi2Mat.
WARNING: [Synth 8-3332] Sequential element (AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff1_reg[26]) is unused and will be removed from module Filter2d_accel_Axi2Mat.
WARNING: [Synth 8-3332] Sequential element (AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff1_reg[25]) is unused and will be removed from module Filter2d_accel_Axi2Mat.
WARNING: [Synth 8-3332] Sequential element (AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff1_reg[24]) is unused and will be removed from module Filter2d_accel_Axi2Mat.
WARNING: [Synth 8-3332] Sequential element (AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff1_reg[23]) is unused and will be removed from module Filter2d_accel_Axi2Mat.
WARNING: [Synth 8-3332] Sequential element (AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff1_reg[22]) is unused and will be removed from module Filter2d_accel_Axi2Mat.
WARNING: [Synth 8-3332] Sequential element (AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff1_reg[21]) is unused and will be removed from module Filter2d_accel_Axi2Mat.
WARNING: [Synth 8-3332] Sequential element (AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff1_reg[20]) is unused and will be removed from module Filter2d_accel_Axi2Mat.
WARNING: [Synth 8-3332] Sequential element (AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff1_reg[19]) is unused and will be removed from module Filter2d_accel_Axi2Mat.
WARNING: [Synth 8-3332] Sequential element (AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff1_reg[18]) is unused and will be removed from module Filter2d_accel_Axi2Mat.
WARNING: [Synth 8-3332] Sequential element (AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff1_reg[17]) is unused and will be removed from module Filter2d_accel_Axi2Mat.
WARNING: [Synth 8-3332] Sequential element (AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff2_reg[47]) is unused and will be removed from module Filter2d_accel_Axi2Mat.
WARNING: [Synth 8-3332] Sequential element (AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff2_reg[46]) is unused and will be removed from module Filter2d_accel_Axi2Mat.
WARNING: [Synth 8-3332] Sequential element (AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff2_reg[45]) is unused and will be removed from module Filter2d_accel_Axi2Mat.
WARNING: [Synth 8-3332] Sequential element (AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff2_reg[44]) is unused and will be removed from module Filter2d_accel_Axi2Mat.
WARNING: [Synth 8-3332] Sequential element (AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff2_reg[43]) is unused and will be removed from module Filter2d_accel_Axi2Mat.
WARNING: [Synth 8-3332] Sequential element (AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff2_reg[42]) is unused and will be removed from module Filter2d_accel_Axi2Mat.
WARNING: [Synth 8-3332] Sequential element (AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff2_reg[41]) is unused and will be removed from module Filter2d_accel_Axi2Mat.
WARNING: [Synth 8-3332] Sequential element (AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff2_reg[40]) is unused and will be removed from module Filter2d_accel_Axi2Mat.
WARNING: [Synth 8-3332] Sequential element (AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff2_reg[39]) is unused and will be removed from module Filter2d_accel_Axi2Mat.
WARNING: [Synth 8-3332] Sequential element (AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff2_reg[38]) is unused and will be removed from module Filter2d_accel_Axi2Mat.
WARNING: [Synth 8-3332] Sequential element (AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff2_reg[37]) is unused and will be removed from module Filter2d_accel_Axi2Mat.
WARNING: [Synth 8-3332] Sequential element (AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff2_reg[36]) is unused and will be removed from module Filter2d_accel_Axi2Mat.
WARNING: [Synth 8-3332] Sequential element (AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff2_reg[35]) is unused and will be removed from module Filter2d_accel_Axi2Mat.
WARNING: [Synth 8-3332] Sequential element (AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff2_reg[34]) is unused and will be removed from module Filter2d_accel_Axi2Mat.
WARNING: [Synth 8-3332] Sequential element (AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff2_reg[33]) is unused and will be removed from module Filter2d_accel_Axi2Mat.
WARNING: [Synth 8-3332] Sequential element (AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff2_reg[32]) is unused and will be removed from module Filter2d_accel_Axi2Mat.
WARNING: [Synth 8-3332] Sequential element (AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff2_reg[31]) is unused and will be removed from module Filter2d_accel_Axi2Mat.
WARNING: [Synth 8-3332] Sequential element (AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff2_reg[30]) is unused and will be removed from module Filter2d_accel_Axi2Mat.
WARNING: [Synth 8-3332] Sequential element (AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff2_reg[29]) is unused and will be removed from module Filter2d_accel_Axi2Mat.
WARNING: [Synth 8-3332] Sequential element (AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff2_reg[28]) is unused and will be removed from module Filter2d_accel_Axi2Mat.
WARNING: [Synth 8-3332] Sequential element (AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff2_reg[27]) is unused and will be removed from module Filter2d_accel_Axi2Mat.
WARNING: [Synth 8-3332] Sequential element (AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff2_reg[26]) is unused and will be removed from module Filter2d_accel_Axi2Mat.
WARNING: [Synth 8-3332] Sequential element (AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff2_reg[25]) is unused and will be removed from module Filter2d_accel_Axi2Mat.
WARNING: [Synth 8-3332] Sequential element (AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff2_reg[24]) is unused and will be removed from module Filter2d_accel_Axi2Mat.
WARNING: [Synth 8-3332] Sequential element (AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff2_reg[23]) is unused and will be removed from module Filter2d_accel_Axi2Mat.
WARNING: [Synth 8-3332] Sequential element (AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff2_reg[22]) is unused and will be removed from module Filter2d_accel_Axi2Mat.
WARNING: [Synth 8-3332] Sequential element (AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff2_reg[21]) is unused and will be removed from module Filter2d_accel_Axi2Mat.
WARNING: [Synth 8-3332] Sequential element (AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff2_reg[20]) is unused and will be removed from module Filter2d_accel_Axi2Mat.
WARNING: [Synth 8-3332] Sequential element (AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff2_reg[19]) is unused and will be removed from module Filter2d_accel_Axi2Mat.
WARNING: [Synth 8-3332] Sequential element (AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff2_reg[18]) is unused and will be removed from module Filter2d_accel_Axi2Mat.
WARNING: [Synth 8-3332] Sequential element (AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff2_reg[17]) is unused and will be removed from module Filter2d_accel_Axi2Mat.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module Filter2d_accel_gmem1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module Filter2d_accel_gmem1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module Filter2d_accel_gmem1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module Filter2d_accel_gmem1_m_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:22 ; elapsed = 00:01:24 . Memory (MB): peak = 2369.750 ; gain = 735.289 ; free physical = 247 ; free virtual = 5233
---------------------------------------------------------------------------------
 Sort Area is Filter2d_accel__GB1 AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff0_reg_14 : 0 0 : 3221 8817 : Used 1 time 100
 Sort Area is Filter2d_accel__GB1 AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff0_reg_14 : 0 1 : 2800 8817 : Used 1 time 100
 Sort Area is Filter2d_accel__GB1 AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39/buff0_reg_14 : 0 2 : 2796 8817 : Used 1 time 100
 Sort Area is Filter2d_accel__GB0 grp_Mat2Axi_fu_74/addrbound_U0/mul_rows_cols_reg_57_reg_2 : 0 0 : 1787 1787 : Used 1 time 100
 Sort Area is Filter2d_accel__GB1 mul_rows_cols_reg_153_reg_12 : 0 0 : 1771 1771 : Used 1 time 100
 Sort Area is Filter2d_accel__GB1 grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_27s_28_4_0_U89/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U/p_reg_reg_10 : 0 0 : 2605 2605 : Used 1 time 0
 Sort Area is Filter2d_accel__GB1 grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_26s_27_4_0_U88/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_2_U/p_reg_reg_e : 0 0 : 2599 2599 : Used 1 time 0
 Sort Area is Filter2d_accel__GB1 grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_25s_26_4_0_U87/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_1_U/p_reg_reg_8 : 0 0 : 2593 2593 : Used 1 time 0
 Sort Area is Filter2d_accel__GB1 grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_24s_25_4_0_U84/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg_d : 0 0 : 2587 2587 : Used 1 time 0
 Sort Area is Filter2d_accel__GB1 grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_24s_25_4_0_U85/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg_b : 0 0 : 2587 2587 : Used 1 time 0
 Sort Area is Filter2d_accel__GB1 grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_24s_25_4_0_U86/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U/p_reg_reg_6 : 0 0 : 2587 2587 : Used 1 time 0
 Sort Area is Filter2d_accel__GB0 grp_Mat2Axi_fu_74/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/mul_16ns_16ns_32_4_1_U200/buff1_reg_0 : 0 0 : 2396 2396 : Used 1 time 0
 Sort Area is Filter2d_accel__GB1 grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mul_16s_8ns_24_4_0_U80/buff1_reg_c : 0 0 : 1052 1052 : Used 1 time 0
 Sort Area is Filter2d_accel__GB1 grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mul_16s_8ns_24_4_0_U81/buff1_reg_a : 0 0 : 1052 1052 : Used 1 time 0
 Sort Area is Filter2d_accel__GB1 grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mul_16s_8ns_24_4_0_U82/buff1_reg_4 : 0 0 : 1052 1052 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                                        | RTL Object                                                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/i_3_0/gmem0_m_axi_U                                                                                           | load_unit/buff_rdata/U_fifo_mem/mem_reg                         | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_3_0/gmem2_m_axi_U                                                                                           | store_unit/buff_wdata/U_fifo_mem/mem_reg                        | 63 x 9(READ_FIRST)     | W |   | 63 x 9(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|inst/i_3_0/gmem2_m_axi_U                                                                                           | load_unit/buff_rdata/U_fifo_mem/mem_reg                         | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_3_0/gmem3_m_axi_U                                                                                           | store_unit/buff_wdata/U_fifo_mem/mem_reg                        | 63 x 9(READ_FIRST)     | W |   | 63 x 9(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|inst/i_3_1/\filter2D_0_3_3_0_0_128_128_1_2_2_U0/grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145  | grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg   | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst/i_3_1/\filter2D_0_3_3_0_0_128_128_1_2_2_U0/grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145  | grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst/i_3_1/\filter2D_0_3_3_0_0_128_128_1_2_2_U0/grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145  | grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst/i_3_1/gmem1_m_axi_U                                                                                           | load_unit/buff_rdata/U_fifo_mem/mem_reg                         | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------------------------------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                       | DSP Mapping          | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Filter2d_accel_xfMat2Array_8_0_128_128_1_2_1_s    | (A''*B'')'           | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Filter2d_accel_xfMat2Array_8_0_128_128_1_2_1_s    | (A2*B'')'            | 15     | 15     | -      | -      | 30     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP | (A''*B'')'           | 16     | 9      | -      | -      | 25     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP | (C'+(A''*B'')')'     | 18     | 17     | 24     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP | (A''*B'')'           | 16     | 9      | -      | -      | 25     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP | (C'+(A''*B'')')'     | 18     | 17     | 24     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP | (C'+(A''*B'')')'     | 18     | 17     | 26     | -      | 27     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP | (A''*B'')'           | 16     | 9      | -      | -      | 25     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP | (C'+(A''*B'')')'     | 18     | 17     | 24     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP | (C'+(A''*B'')')'     | 18     | 17     | 25     | -      | 26     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP | (C'+(A''*B'')')'     | 18     | 17     | 27     | -      | 28     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|Filter2d_accel_mul_15s_15s_15_3_1                 | (A2*B2)'             | 15     | 15     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Filter2d_accel_AxiStream2Mat                      | (A''*B'')'           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|Filter2d_accel_AxiStream2Mat                      | (PCIN>>17)+(A''*B2)' | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|Filter2d_accel_AxiStream2Mat                      | (PCIN+(A''*B'')')'   | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+--------------------------------------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:30 ; elapsed = 00:01:32 . Memory (MB): peak = 2369.750 ; gain = 735.289 ; free physical = 194 ; free virtual = 5220
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:40 ; elapsed = 00:01:42 . Memory (MB): peak = 2369.750 ; gain = 735.289 ; free physical = 187 ; free virtual = 5206
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                                        | RTL Object                                                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/i_3_0/gmem0_m_axi_U                                                                                           | load_unit/buff_rdata/U_fifo_mem/mem_reg                         | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_3_0/gmem2_m_axi_U                                                                                           | store_unit/buff_wdata/U_fifo_mem/mem_reg                        | 63 x 9(READ_FIRST)     | W |   | 63 x 9(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|inst/i_3_0/gmem2_m_axi_U                                                                                           | load_unit/buff_rdata/U_fifo_mem/mem_reg                         | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_3_0/gmem3_m_axi_U                                                                                           | store_unit/buff_wdata/U_fifo_mem/mem_reg                        | 63 x 9(READ_FIRST)     | W |   | 63 x 9(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|inst/i_3_1/\filter2D_0_3_3_0_0_128_128_1_2_2_U0/grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145  | grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg   | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst/i_3_1/\filter2D_0_3_3_0_0_128_128_1_2_2_U0/grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145  | grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst/i_3_1/\filter2D_0_3_3_0_0_128_128_1_2_2_U0/grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145  | grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst/i_3_1/gmem1_m_axi_U                                                                                           | load_unit/buff_rdata/U_fifo_mem/mem_reg                         | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:48 ; elapsed = 00:01:50 . Memory (MB): peak = 2369.750 ; gain = 735.289 ; free physical = 182 ; free virtual = 5201
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:55 ; elapsed = 00:01:57 . Memory (MB): peak = 2369.750 ; gain = 735.289 ; free physical = 182 ; free virtual = 5201
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:55 ; elapsed = 00:01:57 . Memory (MB): peak = 2369.750 ; gain = 735.289 ; free physical = 182 ; free virtual = 5201
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:57 ; elapsed = 00:01:59 . Memory (MB): peak = 2369.750 ; gain = 735.289 ; free physical = 182 ; free virtual = 5201
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:57 ; elapsed = 00:01:59 . Memory (MB): peak = 2369.750 ; gain = 735.289 ; free physical = 182 ; free virtual = 5201
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:57 ; elapsed = 00:01:59 . Memory (MB): peak = 2369.750 ; gain = 735.289 ; free physical = 182 ; free virtual = 5201
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:57 ; elapsed = 00:01:59 . Memory (MB): peak = 2369.750 ; gain = 735.289 ; free physical = 182 ; free virtual = 5201
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                                                                                                                                                                                                                                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Filter2d_accel | filter2D_0_3_3_0_0_128_128_1_2_2_U0/grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/shift_read_reg_393_pp0_iter11_reg_reg[7]                       | 12     | 8     | NO           | NO                 | NO                | 8      | 0       | 
|Filter2d_accel | filter2D_0_3_3_0_0_128_128_1_2_2_U0/grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/p_kernel_pixel_1_1_val_read_reg_438_pp0_iter3_reg_reg[7]       | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|Filter2d_accel | filter2D_0_3_3_0_0_128_128_1_2_2_U0/grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/p_kernel_filter_1_1_val_read_reg_413_pp0_iter3_reg_reg[15]     | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|Filter2d_accel | filter2D_0_3_3_0_0_128_128_1_2_2_U0/grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/p_kernel_pixel_1_0_val_read_reg_443_pp0_iter2_reg_reg[7]       | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|Filter2d_accel | filter2D_0_3_3_0_0_128_128_1_2_2_U0/grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/p_kernel_filter_1_2_val_read_reg_408_pp0_iter2_reg_reg[15]     | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|Filter2d_accel | filter2D_0_3_3_0_0_128_128_1_2_2_U0/grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/p_kernel_pixel_0_0_val_read_reg_453_pp0_iter6_reg_reg[7]       | 7      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|Filter2d_accel | filter2D_0_3_3_0_0_128_128_1_2_2_U0/grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/p_kernel_filter_2_2_val_read_reg_398_pp0_iter6_reg_reg[15]     | 7      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|Filter2d_accel | filter2D_0_3_3_0_0_128_128_1_2_2_U0/grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/and_ln794_reg_934_pp0_iter27_reg_reg[0]                                                               | 28     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|Filter2d_accel | filter2D_0_3_3_0_0_128_128_1_2_2_U0/grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/icmp_ln765_reg_943_pp0_iter4_reg_reg[0]                                                               | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Filter2d_accel | filter2D_0_3_3_0_0_128_128_1_2_2_U0/grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_3_reg_929_pp0_iter5_reg_reg[0]                                                                    | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Filter2d_accel | filter2D_0_3_3_0_0_128_128_1_2_2_U0/grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_1044_pp0_iter26_reg_reg[7]                                                       | 20     | 8     | NO           | NO                 | NO                | 0      | 8       | 
|Filter2d_accel | filter2D_0_3_3_0_0_128_128_1_2_2_U0/grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/icmp_ln709_reg_914_pp0_iter26_reg_reg[0]                                                              | 21     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|Filter2d_accel | filter2D_0_3_3_0_0_128_128_1_2_2_U0/grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_1037_pp0_iter26_reg_reg[7]                                                       | 19     | 8     | NO           | NO                 | NO                | 0      | 8       | 
|Filter2d_accel | filter2D_0_3_3_0_0_128_128_1_2_2_U0/grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_1030_pp0_iter26_reg_reg[7]                                                       | 19     | 8     | NO           | NO                 | NO                | 0      | 8       | 
|Filter2d_accel | filter2D_0_3_3_0_0_128_128_1_2_2_U0/grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/ap_loop_exit_ready_pp0_iter27_reg_reg                                                                 | 27     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|Filter2d_accel | Array2xfMat_8_0_128_128_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58/icmp_ln1084_reg_684_pp0_iter4_reg_reg[0]                                                              | 5      | 1     | NO           | YES                | YES               | 1      | 0       | 
|Filter2d_accel | filter2D_0_3_3_0_0_128_128_1_2_2_U0/grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/ashr_32s_8ns_32_7_0_U83/pipeshift[3].din1_cast_array_reg[3][5] | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|Filter2d_accel | filter2D_0_3_3_0_0_128_128_1_2_2_U0/grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/ashr_32s_8ns_32_7_0_U83/pipeshift[4].din1_cast_array_reg[4][3] | 5      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|Filter2d_accel | filter2D_0_3_3_0_0_128_128_1_2_2_U0/grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/ashr_32s_8ns_32_7_0_U83/pipeshift[5].din1_cast_array_reg[5][1] | 6      | 2     | YES          | NO                 | YES               | 2      | 0       | 
+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[14]    | 34     | 34         | 34     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[5]     | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14]    | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[5]     | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[14]    | 4      | 4          | 4      | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[14]    | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__6     | mem_reg[14]    | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__7     | mem_reg[14]    | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__8     | mem_reg[14]    | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__9     | mem_reg[5]     | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__10    | mem_reg[14]    | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__11    | mem_reg[5]     | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__12    | mem_reg[14]    | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__13    | mem_reg[14]    | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__14    | mem_reg[14]    | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__15    | mem_reg[14]    | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__16    | mem_reg[14]    | 34     | 34         | 34     | 0       | 0      | 0      | 0      | 
|dsrl__17    | mem_reg[5]     | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__18    | mem_reg[14]    | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__19    | mem_reg[5]     | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__20    | mem_reg[14]    | 4      | 4          | 4      | 0       | 0      | 0      | 0      | 
|dsrl__21    | mem_reg[14]    | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__22    | mem_reg[14]    | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__23    | mem_reg[14]    | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__24    | mem_reg[14]    | 34     | 34         | 34     | 0       | 0      | 0      | 0      | 
|dsrl__25    | mem_reg[2]     | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__26    | mem_reg[14]    | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__27    | mem_reg[2]     | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__28    | mem_reg[14]    | 4      | 4          | 4      | 0       | 0      | 0      | 0      | 
|dsrl__29    | mem_reg[14]    | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__30    | mem_reg[14]    | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__31    | mem_reg[14]    | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__32    | SRL_SIG_reg[2] | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__33    | SRL_SIG_reg[2] | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__34    | SRL_SIG_reg[2] | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__35    | SRL_SIG_reg[3] | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__36    | SRL_SIG_reg[4] | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__37    | SRL_SIG_reg[5] | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__38    | SRL_SIG_reg[3] | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                       | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Filter2d_accel_mul_15s_15s_15_3_1                 | ((A'*B')')'            | 30     | 18     | -      | -      | 15     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Filter2d_accel_AxiStream2Mat                      | (A''*B'')'             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|Filter2d_accel_AxiStream2Mat                      | (PCIN>>17+(A''*B'')')' | 17     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Filter2d_accel_AxiStream2Mat                      | (PCIN+(A''*B'')')'     | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP | (C'+(A''*B'')')'       | 8      | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP | (C'+(A''*B'')')'       | 8      | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP | (C'+(A''*B'')')'       | 8      | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP | (C'+(A''*B'')')'       | 8      | 18     | 48     | -      | 26     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP | (C'+(A''*B'')')'       | 8      | 18     | 48     | -      | 27     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP | (C'+(A''*B'')')'       | 8      | 18     | 48     | -      | 28     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP | ((A''*B'')')'          | 30     | 8      | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP | ((A''*B'')')'          | 30     | 8      | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP | ((A''*B'')')'          | 30     | 8      | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Filter2d_accel_xfMat2Array_8_0_128_128_1_2_1_s    | ((A''*B'')')'          | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Filter2d_accel_xfMat2Array_8_0_128_128_1_2_1_s    | ((A'*B'')')'           | 30     | 18     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 1    | 1    | 
+--------------------------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   539|
|2     |DSP48E1  |    15|
|6     |LUT1     |   396|
|7     |LUT2     |   685|
|8     |LUT3     |  1952|
|9     |LUT4     |  1601|
|10    |LUT5     |   719|
|11    |LUT6     |  1117|
|12    |MUXF7    |    35|
|13    |RAMB18E1 |     8|
|16    |SRL16E   |  1093|
|17    |SRLC32E  |    27|
|18    |FDRE     |  8962|
|19    |FDSE     |   145|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:57 ; elapsed = 00:01:59 . Memory (MB): peak = 2369.750 ; gain = 735.289 ; free physical = 182 ; free virtual = 5201
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 98 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:48 ; elapsed = 00:01:51 . Memory (MB): peak = 2369.750 ; gain = 639.527 ; free physical = 182 ; free virtual = 5201
Synthesis Optimization Complete : Time (s): cpu = 00:01:57 ; elapsed = 00:02:00 . Memory (MB): peak = 2369.750 ; gain = 735.289 ; free physical = 182 ; free virtual = 5201
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2369.750 ; gain = 0.000 ; free physical = 607 ; free virtual = 5494
INFO: [Netlist 29-17] Analyzing 597 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2369.750 ; gain = 0.000 ; free physical = 607 ; free virtual = 5494
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 756d0c63
INFO: [Common 17-83] Releasing license: Synthesis
292 Infos, 246 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:10 ; elapsed = 00:02:08 . Memory (MB): peak = 2369.750 ; gain = 1057.852 ; free physical = 606 ; free virtual = 5493
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2004.332; main = 1699.334; forked = 352.128
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3340.184; main = 2369.719; forked = 970.465
Write ShapeDB Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2393.727 ; gain = 0.000 ; free physical = 605 ; free virtual = 5494
INFO: [Common 17-1381] The checkpoint '/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 94c7be62f1e175ca
INFO: [Coretcl 2-1174] Renamed 220 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2393.727 ; gain = 0.000 ; free physical = 557 ; free virtual = 5463
INFO: [Common 17-1381] The checkpoint '/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May  4 12:19:11 2024...
