-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity design_1_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    imgRB_dout : IN STD_LOGIC_VECTOR (29 downto 0);
    imgRB_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    imgRB_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    imgRB_empty_n : IN STD_LOGIC;
    imgRB_read : OUT STD_LOGIC;
    imgRgb_din : OUT STD_LOGIC_VECTOR (29 downto 0);
    imgRgb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    imgRgb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    imgRgb_full_n : IN STD_LOGIC;
    imgRgb_write : OUT STD_LOGIC;
    p_0_0_01183_217801810_lcssa1846_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_01184_217781808_lcssa1844_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_01185_217761806_lcssa1842_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_2_0_0_011511803_lcssa1840_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_1_0_0_011501801_lcssa1838_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_0_0_011491799_lcssa1836_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_0116117861798_lcssa1834_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_0116217841796_lcssa1832_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_0116317821794_lcssa1830_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_2_0_0_011571710_lcssa1752_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_1_0_0_011561707_lcssa1750_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_0_0_011551704_lcssa1748_i : IN STD_LOGIC_VECTOR (9 downto 0);
    loopWidth_i : IN STD_LOGIC_VECTOR (10 downto 0);
    empty_52 : IN STD_LOGIC_VECTOR (0 downto 0);
    xor_i : IN STD_LOGIC_VECTOR (14 downto 0);
    cmp203_i : IN STD_LOGIC_VECTOR (0 downto 0);
    empty : IN STD_LOGIC_VECTOR (10 downto 0);
    cmp59_i : IN STD_LOGIC_VECTOR (0 downto 0);
    p_0_0_01183_217801809_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_01183_217801809_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_01184_217781807_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_01184_217781807_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_01185_217761805_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_01185_217761805_i_out_ap_vld : OUT STD_LOGIC;
    right_2_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    right_2_i_out_ap_vld : OUT STD_LOGIC;
    right_1_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    right_1_i_out_ap_vld : OUT STD_LOGIC;
    right_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    right_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_0116117861797_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_0116117861797_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_0116217841795_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_0116217841795_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_0116317821793_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_0116317821793_i_out_ap_vld : OUT STD_LOGIC;
    p_0_2_0_0_011571712_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_2_0_0_011571712_i_out_ap_vld : OUT STD_LOGIC;
    p_0_1_0_0_011561709_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_1_0_0_011561709_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_0_0_011551706_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_0_0_011551706_i_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of design_1_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal icmp_ln881_reg_1941 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_reg_1945 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp59_i_read_reg_1930 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op102_read_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal and_ln1052_reg_1984 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1052_reg_1984_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln881_fu_578_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal imgRB_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal imgRgb_blk_n : STD_LOGIC;
    signal pix_8_reg_399 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_8_reg_399_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal pix_8_reg_399_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_7_reg_409 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_7_reg_409_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_7_reg_409_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_reg_419 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_reg_419_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_reg_419_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln881_reg_1941_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln881_reg_1941_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_fu_600_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_reg_1945_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal lineBuffer_addr_reg_1949 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_2_addr_reg_1955 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_2_addr_reg_1955_pp0_iter1_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal cmp161_i_fu_606_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp161_i_reg_1961 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1014_fu_628_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1014_reg_1977 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1014_reg_1977_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1014_reg_1977_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1014_reg_1977_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1052_fu_640_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1052_reg_1984_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1052_reg_1984_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_0_0_0116317821793_i_load_reg_1988 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_0116317821793_i_load_reg_1988_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_0116217841795_i_load_reg_1994 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_0116217841795_i_load_reg_1994_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_0116117861797_i_load_reg_2000 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_0116117861797_i_load_reg_2000_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal right_3_reg_2006 : STD_LOGIC_VECTOR (9 downto 0);
    signal right_3_reg_2006_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal right_4_reg_2011 : STD_LOGIC_VECTOR (9 downto 0);
    signal right_4_reg_2011_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal right_5_reg_2016 : STD_LOGIC_VECTOR (9 downto 0);
    signal right_5_reg_2016_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_01185_217761805_i_load_reg_2021 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_01185_217761805_i_load_reg_2021_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_01184_217781807_i_load_reg_2027 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_01184_217781807_i_load_reg_2027_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_01183_217801809_i_load_reg_2033 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_01183_217801809_i_load_reg_2033_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_0_0_011551706_i_load_reg_2039 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_0_0_011551706_i_load_reg_2039_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_1_0_0_011561709_i_load_reg_2045 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_1_0_0_011561709_i_load_reg_2045_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_2_0_0_011571712_i_load_reg_2051 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_2_0_0_011571712_i_load_reg_2051_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln957_3_fu_792_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln957_4_fu_799_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln957_5_fu_806_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln957_6_fu_813_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln957_7_fu_820_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln957_8_fu_827_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln957_9_fu_834_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln957_10_fu_841_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln957_11_fu_848_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_4_fu_855_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_4_reg_2102 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_3_fu_862_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_3_reg_2107 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_fu_869_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_reg_2112 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln1027_fu_1121_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1027_reg_2117 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_7_fu_1127_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln61_7_reg_2122 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln61_7_fu_1131_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln61_7_reg_2127 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln1028_fu_1145_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1028_reg_2132 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_8_fu_1151_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln61_8_reg_2137 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln61_8_fu_1155_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln61_8_reg_2142 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1030_fu_1169_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1030_reg_2147 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1030_2_fu_1183_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1030_2_reg_2152 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1033_fu_1209_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1033_reg_2157 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1034_fu_1235_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1034_reg_2164 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1039_fu_1261_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1039_reg_2171 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1040_fu_1287_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1040_reg_2178 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_2_fu_1611_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_2_reg_2185 : STD_LOGIC_VECTOR (13 downto 0);
    signal b_2_fu_1629_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal b_2_reg_2190 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_22_reg_2196 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_reg_2202 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_25_reg_2207 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal lineBuffer_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_2_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_2_q1 : STD_LOGIC_VECTOR (29 downto 0);
    signal lineBuffer_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_q1 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_phi_mux_p_0_0_01183_21780_ph_i_phi_fu_375_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_p_0_0_01183_21780_ph_i_reg_372 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_1_i2_fu_706_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_p_0_0_01184_21778_ph_i_phi_fu_384_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_p_0_0_01184_21778_ph_i_reg_381 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_i1_fu_695_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_p_0_0_01185_21776_ph_i_phi_fu_393_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln913_fu_741_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_p_0_0_01185_21776_ph_i_reg_390 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln902_fu_690_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pix_8_phi_fu_402_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln957_2_fu_784_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_8_reg_399 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pix_7_phi_fu_412_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln957_1_fu_776_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_7_reg_409 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pix_phi_fu_422_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln957_fu_768_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_reg_419 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_down_2_reg_429 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_down_2_reg_429 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_down_2_reg_429 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_down_1_reg_438 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_down_1_reg_438 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_down_1_reg_438 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_down_reg_447 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_down_reg_447 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_down_reg_447 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_left_2_reg_456 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_left_2_reg_456 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_left_2_reg_456 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_left_1_reg_465 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_left_1_reg_465 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_left_1_reg_465 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_left_reg_474 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_left_reg_474 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_left_reg_474 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_up_2_reg_483 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_up_2_reg_483 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_up_2_reg_483 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_up_1_reg_492 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_up_1_reg_492 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_up_1_reg_492 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_up_reg_501 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_up_reg_501 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_up_reg_501 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln881_fu_594_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal x_fu_156 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    signal x_8_fu_584_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_z : STD_LOGIC_VECTOR (10 downto 0);
    signal p_0_0_0116317821793_i_fu_160 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal trunc_ln902_1_fu_717_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_0116217841795_i_fu_164 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal tmp_3_i3_fu_721_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_0116117861797_i_fu_168 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal tmp_4_i4_fu_731_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal right_fu_172 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal right_1_fu_176 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal right_2_fu_180 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal p_0_0_01185_217761805_i_fu_184 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal p_0_0_01184_217781807_i_fu_188 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal p_0_0_01183_217801809_i_fu_192 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal p_0_0_0_0_011551706_i_fu_196 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal p_0_1_0_0_011561709_i_fu_200 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal p_0_2_0_0_011571712_i_fu_204 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal imgRB_read_local : STD_LOGIC;
    signal or_ln1054_3_i_fu_1765_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal imgRgb_write_local : STD_LOGIC;
    signal lineBuffer_ce1_local : STD_LOGIC;
    signal lineBuffer_we0_local : STD_LOGIC;
    signal lineBuffer_ce0_local : STD_LOGIC;
    signal lineBuffer_2_ce1_local : STD_LOGIC;
    signal lineBuffer_2_we0_local : STD_LOGIC;
    signal LineBufVal_4_fu_936_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal lineBuffer_2_ce0_local : STD_LOGIC;
    signal trunc_ln881_fu_590_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1014_fu_612_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1014_1_fu_618_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1014_fu_624_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln1052_fu_634_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1023_fu_953_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1023_1_fu_957_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1023_fu_961_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_fu_967_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_12_fu_977_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_fu_971_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1024_fu_993_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1024_1_fu_997_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1024_fu_1001_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_4_fu_1007_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_13_fu_1017_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_4_fu_1011_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1025_fu_1033_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1025_1_fu_1037_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1025_fu_1041_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_5_fu_1047_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_14_fu_1057_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_5_fu_1051_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1026_fu_1073_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1026_1_fu_1077_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1026_fu_1081_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_6_fu_1087_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_15_fu_1097_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_6_fu_1091_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1027_fu_1113_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1027_1_fu_1117_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1028_fu_1137_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1028_1_fu_1141_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal DRh_fu_985_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal DGh_fu_1065_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1030_fu_1161_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1030_1_fu_1165_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal DRv_fu_1025_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal DGv_fu_1105_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1030_4_fu_1175_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1030_5_fu_1179_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1033_fu_1189_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1033_1_fu_1195_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1033_fu_1201_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1033_1_fu_1205_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln1034_fu_1215_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1034_1_fu_1221_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1034_fu_1227_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1034_1_fu_1231_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln1039_fu_1241_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1039_1_fu_1247_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1039_fu_1253_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1039_1_fu_1257_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln1040_fu_1267_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1040_1_fu_1273_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1040_fu_1279_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1040_1_fu_1283_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_16_fu_1293_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_fu_1306_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal DBh_fu_1300_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1030_2_fu_1319_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1030_3_fu_1322_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal DBv_fu_1313_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1030_6_fu_1332_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1030_7_fu_1335_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1030_1_fu_1326_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1030_3_fu_1339_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln1033_2_fu_1358_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln1033_2_i_fu_1363_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1033_2_fu_1373_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1033_fu_1377_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln1033_1_i_fu_1387_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1033_3_fu_1396_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_18_fu_1351_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln1033_3_fu_1381_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln1033_1_fu_1400_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln1034_2_fu_1423_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln1034_2_i_fu_1428_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1034_2_fu_1438_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1034_fu_1442_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln1034_1_i_fu_1452_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1034_3_fu_1461_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_19_fu_1416_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln1034_3_fu_1446_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln1034_1_fu_1465_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln1039_2_fu_1484_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln1039_2_i_fu_1489_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1039_2_fu_1499_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1039_fu_1503_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln1039_1_i_fu_1513_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1039_3_fu_1522_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_20_fu_1477_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln1039_3_fu_1507_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln1039_1_fu_1526_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln1040_2_fu_1545_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln1040_2_i_fu_1550_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1040_2_fu_1560_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1040_fu_1564_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln1040_1_i_fu_1574_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1040_3_fu_1583_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_21_fu_1538_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln1040_3_fu_1568_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln1040_1_fu_1587_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln1030_fu_1345_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1033_fu_1404_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln1039_fu_1530_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_2_v_v_i_fu_1599_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln1033_2_fu_1412_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_2_v_i_fu_1607_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln1034_fu_1469_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln1040_fu_1591_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal b_2_v_v_i_fu_1617_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal b_2_v_i_fu_1625_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal xor_ln1042_fu_1674_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1042_fu_1669_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1042_fu_1687_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1042_fu_1679_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln1008_1_fu_1666_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1043_fu_1707_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1008_fu_1663_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_3_fu_1692_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_24_fu_1700_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1014_2_fu_1727_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1043_fu_1732_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal b_3_fu_1745_p6 : STD_LOGIC_VECTOR (9 downto 0);
    signal b_3_fu_1745_p7 : STD_LOGIC_VECTOR (9 downto 0);
    signal b_3_fu_1745_p8 : STD_LOGIC_VECTOR (1 downto 0);
    signal r_4_fu_1720_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal b_3_fu_1745_p9 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0 : BOOLEAN;
    signal ap_predicate_op65_load_state1 : BOOLEAN;
    signal ap_enable_operation_65 : BOOLEAN;
    signal ap_enable_state1_pp0_iter0_stage0 : BOOLEAN;
    signal ap_predicate_op93_load_state2 : BOOLEAN;
    signal ap_enable_operation_93 : BOOLEAN;
    signal ap_enable_state2_pp0_iter1_stage0 : BOOLEAN;
    signal ap_predicate_op106_store_state2 : BOOLEAN;
    signal ap_enable_operation_106 : BOOLEAN;
    signal ap_predicate_op67_load_state1 : BOOLEAN;
    signal ap_enable_operation_67 : BOOLEAN;
    signal ap_predicate_op97_load_state2 : BOOLEAN;
    signal ap_enable_operation_97 : BOOLEAN;
    signal ap_predicate_op144_store_state3 : BOOLEAN;
    signal ap_enable_operation_144 : BOOLEAN;
    signal ap_enable_state3_pp0_iter2_stage0 : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_condition_232 : BOOLEAN;
    signal ap_condition_1303 : BOOLEAN;
    signal b_3_fu_1745_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal b_3_fu_1745_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal b_3_fu_1745_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component design_1_v_demosaic_0_0_sparsemux_7_2_10_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (1 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (1 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (1 downto 0);
        din2_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        din2 : IN STD_LOGIC_VECTOR (9 downto 0);
        def : IN STD_LOGIC_VECTOR (9 downto 0);
        sel : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (29 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    lineBuffer_2_U : component design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 30,
        AddressRange => 1921,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => lineBuffer_2_address0,
        ce0 => lineBuffer_2_ce0_local,
        we0 => lineBuffer_2_we0_local,
        d0 => LineBufVal_4_fu_936_p4,
        address1 => lineBuffer_2_address1,
        ce1 => lineBuffer_2_ce1_local,
        q1 => lineBuffer_2_q1);

    lineBuffer_U : component design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 30,
        AddressRange => 1921,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => lineBuffer_address0,
        ce0 => lineBuffer_ce0_local,
        we0 => lineBuffer_we0_local,
        d0 => imgRB_dout,
        address1 => lineBuffer_address1,
        ce1 => lineBuffer_ce1_local,
        q1 => lineBuffer_q1);

    sparsemux_7_2_10_1_1_U173 : component design_1_v_demosaic_0_0_sparsemux_7_2_10_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 10,
        CASE1 => "01",
        din1_WIDTH => 10,
        CASE2 => "00",
        din2_WIDTH => 10,
        def_WIDTH => 10,
        sel_WIDTH => 2,
        dout_WIDTH => 10)
    port map (
        din0 => pix_8_reg_399_pp0_iter3_reg,
        din1 => ap_const_lv10_0,
        din2 => b_3_fu_1745_p6,
        def => b_3_fu_1745_p7,
        sel => b_3_fu_1745_p8,
        dout => b_3_fu_1745_p9);

    flow_control_loop_pipe_sequential_init_U : component design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter2_down_1_reg_438_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_232)) then
                if (((icmp_ln891_reg_1945 = ap_const_lv1_0) and (icmp_ln881_reg_1941 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_down_1_reg_438 <= p_0_0_01184_217781807_i_fu_188;
                elsif (((icmp_ln891_reg_1945 = ap_const_lv1_1) and (icmp_ln881_reg_1941 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_down_1_reg_438 <= select_ln957_10_fu_841_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_down_1_reg_438 <= ap_phi_reg_pp0_iter1_down_1_reg_438;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_down_2_reg_429_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_232)) then
                if (((icmp_ln891_reg_1945 = ap_const_lv1_0) and (icmp_ln881_reg_1941 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_down_2_reg_429 <= p_0_0_01183_217801809_i_fu_192;
                elsif (((icmp_ln891_reg_1945 = ap_const_lv1_1) and (icmp_ln881_reg_1941 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_down_2_reg_429 <= select_ln957_9_fu_834_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_down_2_reg_429 <= ap_phi_reg_pp0_iter1_down_2_reg_429;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_down_reg_447_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_232)) then
                if (((icmp_ln891_reg_1945 = ap_const_lv1_0) and (icmp_ln881_reg_1941 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_down_reg_447 <= p_0_0_01185_217761805_i_fu_184;
                elsif (((icmp_ln891_reg_1945 = ap_const_lv1_1) and (icmp_ln881_reg_1941 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_down_reg_447 <= select_ln957_11_fu_848_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_down_reg_447 <= ap_phi_reg_pp0_iter1_down_reg_447;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_left_1_reg_465_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_232)) then
                if (((icmp_ln891_reg_1945 = ap_const_lv1_0) and (icmp_ln881_reg_1941 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_left_1_reg_465 <= p_0_1_0_0_011561709_i_fu_200;
                elsif (((icmp_ln891_reg_1945 = ap_const_lv1_1) and (icmp_ln881_reg_1941 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_left_1_reg_465 <= select_ln957_4_fu_799_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_left_1_reg_465 <= ap_phi_reg_pp0_iter1_left_1_reg_465;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_left_2_reg_456_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_232)) then
                if (((icmp_ln891_reg_1945 = ap_const_lv1_0) and (icmp_ln881_reg_1941 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_left_2_reg_456 <= p_0_2_0_0_011571712_i_fu_204;
                elsif (((icmp_ln891_reg_1945 = ap_const_lv1_1) and (icmp_ln881_reg_1941 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_left_2_reg_456 <= select_ln957_5_fu_806_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_left_2_reg_456 <= ap_phi_reg_pp0_iter1_left_2_reg_456;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_left_reg_474_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_232)) then
                if (((icmp_ln891_reg_1945 = ap_const_lv1_0) and (icmp_ln881_reg_1941 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_left_reg_474 <= p_0_0_0_0_011551706_i_fu_196;
                elsif (((icmp_ln891_reg_1945 = ap_const_lv1_1) and (icmp_ln881_reg_1941 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_left_reg_474 <= select_ln957_3_fu_792_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_left_reg_474 <= ap_phi_reg_pp0_iter1_left_reg_474;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_up_1_reg_492_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_232)) then
                if (((icmp_ln891_reg_1945 = ap_const_lv1_0) and (icmp_ln881_reg_1941 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_up_1_reg_492 <= p_0_0_0116217841795_i_fu_164;
                elsif (((icmp_ln891_reg_1945 = ap_const_lv1_1) and (icmp_ln881_reg_1941 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_up_1_reg_492 <= select_ln957_7_fu_820_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_up_1_reg_492 <= ap_phi_reg_pp0_iter1_up_1_reg_492;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_up_2_reg_483_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_232)) then
                if (((icmp_ln891_reg_1945 = ap_const_lv1_0) and (icmp_ln881_reg_1941 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_up_2_reg_483 <= p_0_0_0116117861797_i_fu_168;
                elsif (((icmp_ln891_reg_1945 = ap_const_lv1_1) and (icmp_ln881_reg_1941 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_up_2_reg_483 <= select_ln957_6_fu_813_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_up_2_reg_483 <= ap_phi_reg_pp0_iter1_up_2_reg_483;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_up_reg_501_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_232)) then
                if (((icmp_ln891_reg_1945 = ap_const_lv1_0) and (icmp_ln881_reg_1941 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_up_reg_501 <= p_0_0_0116317821793_i_fu_160;
                elsif (((icmp_ln891_reg_1945 = ap_const_lv1_1) and (icmp_ln881_reg_1941 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_up_reg_501 <= select_ln957_8_fu_827_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_up_reg_501 <= ap_phi_reg_pp0_iter1_up_reg_501;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0116117861797_i_fu_168_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    p_0_0_0116117861797_i_fu_168 <= p_0_0_0116117861798_lcssa1834_i;
                elsif ((ap_const_boolean_1 = ap_condition_1303)) then 
                    p_0_0_0116117861797_i_fu_168 <= lineBuffer_2_q1(29 downto 20);
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0116217841795_i_fu_164_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    p_0_0_0116217841795_i_fu_164 <= p_0_0_0116217841796_lcssa1832_i;
                elsif ((ap_const_boolean_1 = ap_condition_1303)) then 
                    p_0_0_0116217841795_i_fu_164 <= lineBuffer_2_q1(19 downto 10);
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0116317821793_i_fu_160_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    p_0_0_0116317821793_i_fu_160 <= p_0_0_0116317821794_lcssa1830_i;
                elsif ((ap_const_boolean_1 = ap_condition_1303)) then 
                    p_0_0_0116317821793_i_fu_160 <= trunc_ln902_1_fu_717_p1;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_01183_217801809_i_fu_192_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    p_0_0_01183_217801809_i_fu_192 <= p_0_0_01183_217801810_lcssa1846_i;
                elsif ((ap_const_boolean_1 = ap_condition_1303)) then 
                    p_0_0_01183_217801809_i_fu_192 <= ap_phi_mux_p_0_0_01183_21780_ph_i_phi_fu_375_p4;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_01184_217781807_i_fu_188_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    p_0_0_01184_217781807_i_fu_188 <= p_0_0_01184_217781808_lcssa1844_i;
                elsif ((ap_const_boolean_1 = ap_condition_1303)) then 
                    p_0_0_01184_217781807_i_fu_188 <= ap_phi_mux_p_0_0_01184_21778_ph_i_phi_fu_384_p4;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_01185_217761805_i_fu_184_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    p_0_0_01185_217761805_i_fu_184 <= p_0_0_01185_217761806_lcssa1842_i;
                elsif ((ap_const_boolean_1 = ap_condition_1303)) then 
                    p_0_0_01185_217761805_i_fu_184 <= ap_phi_mux_p_0_0_01185_21776_ph_i_phi_fu_393_p4;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0_0_011551706_i_fu_196_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    p_0_0_0_0_011551706_i_fu_196 <= p_0_0_0_0_011551704_lcssa1748_i;
                elsif (((icmp_ln881_reg_1941 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    p_0_0_0_0_011551706_i_fu_196 <= ap_phi_mux_pix_phi_fu_422_p4;
                end if;
            end if; 
        end if;
    end process;

    p_0_1_0_0_011561709_i_fu_200_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    p_0_1_0_0_011561709_i_fu_200 <= p_0_1_0_0_011561707_lcssa1750_i;
                elsif (((icmp_ln881_reg_1941 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    p_0_1_0_0_011561709_i_fu_200 <= ap_phi_mux_pix_7_phi_fu_412_p4;
                end if;
            end if; 
        end if;
    end process;

    p_0_2_0_0_011571712_i_fu_204_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    p_0_2_0_0_011571712_i_fu_204 <= p_0_2_0_0_011571710_lcssa1752_i;
                elsif (((icmp_ln881_reg_1941 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    p_0_2_0_0_011571712_i_fu_204 <= ap_phi_mux_pix_8_phi_fu_402_p4;
                end if;
            end if; 
        end if;
    end process;

    pix_7_reg_409_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_232)) then
                if (((icmp_ln891_reg_1945 = ap_const_lv1_0) and (icmp_ln881_reg_1941 = ap_const_lv1_0))) then 
                    pix_7_reg_409 <= right_1_fu_176;
                elsif (((icmp_ln891_reg_1945 = ap_const_lv1_1) and (icmp_ln881_reg_1941 = ap_const_lv1_0))) then 
                    pix_7_reg_409 <= select_ln957_1_fu_776_p3;
                elsif (not((icmp_ln881_reg_1941 = ap_const_lv1_1))) then 
                    pix_7_reg_409 <= ap_phi_reg_pp0_iter1_pix_7_reg_409;
                end if;
            end if; 
        end if;
    end process;

    pix_8_reg_399_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_232)) then
                if (((icmp_ln891_reg_1945 = ap_const_lv1_0) and (icmp_ln881_reg_1941 = ap_const_lv1_0))) then 
                    pix_8_reg_399 <= right_2_fu_180;
                elsif (((icmp_ln891_reg_1945 = ap_const_lv1_1) and (icmp_ln881_reg_1941 = ap_const_lv1_0))) then 
                    pix_8_reg_399 <= select_ln957_2_fu_784_p3;
                elsif (not((icmp_ln881_reg_1941 = ap_const_lv1_1))) then 
                    pix_8_reg_399 <= ap_phi_reg_pp0_iter1_pix_8_reg_399;
                end if;
            end if; 
        end if;
    end process;

    pix_reg_419_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_232)) then
                if (((icmp_ln891_reg_1945 = ap_const_lv1_0) and (icmp_ln881_reg_1941 = ap_const_lv1_0))) then 
                    pix_reg_419 <= right_fu_172;
                elsif (((icmp_ln891_reg_1945 = ap_const_lv1_1) and (icmp_ln881_reg_1941 = ap_const_lv1_0))) then 
                    pix_reg_419 <= select_ln957_fu_768_p3;
                elsif (not((icmp_ln881_reg_1941 = ap_const_lv1_1))) then 
                    pix_reg_419 <= ap_phi_reg_pp0_iter1_pix_reg_419;
                end if;
            end if; 
        end if;
    end process;

    right_1_fu_176_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    right_1_fu_176 <= p_0_1_0_0_011501801_lcssa1838_i;
                elsif ((ap_const_boolean_1 = ap_condition_1303)) then 
                    right_1_fu_176 <= lineBuffer_q1(19 downto 10);
                end if;
            end if; 
        end if;
    end process;

    right_2_fu_180_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    right_2_fu_180 <= p_0_2_0_0_011511803_lcssa1840_i;
                elsif ((ap_const_boolean_1 = ap_condition_1303)) then 
                    right_2_fu_180 <= lineBuffer_q1(29 downto 20);
                end if;
            end if; 
        end if;
    end process;

    right_fu_172_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    right_fu_172 <= p_0_0_0_0_011491799_lcssa1836_i;
                elsif ((ap_const_boolean_1 = ap_condition_1303)) then 
                    right_fu_172 <= trunc_ln902_fu_690_p1;
                end if;
            end if; 
        end if;
    end process;

    x_fu_156_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln881_fu_578_p2 = ap_const_lv1_0) and (ap_start_int = ap_const_logic_1))) then 
                    x_fu_156 <= x_8_fu_584_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    x_fu_156 <= ap_const_lv11_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                PixBufVal_3_reg_2107 <= PixBufVal_3_fu_862_p3;
                PixBufVal_4_reg_2102 <= PixBufVal_4_fu_855_p3;
                PixBufVal_reg_2112 <= PixBufVal_fu_869_p3;
                and_ln1052_reg_1984 <= and_ln1052_fu_640_p2;
                and_ln1052_reg_1984_pp0_iter1_reg <= and_ln1052_reg_1984;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                cmp161_i_reg_1961 <= cmp161_i_fu_606_p2;
                icmp_ln1014_reg_1977 <= icmp_ln1014_fu_628_p2;
                icmp_ln1014_reg_1977_pp0_iter1_reg <= icmp_ln1014_reg_1977;
                icmp_ln881_reg_1941 <= icmp_ln881_fu_578_p2;
                icmp_ln881_reg_1941_pp0_iter1_reg <= icmp_ln881_reg_1941;
                icmp_ln891_reg_1945 <= icmp_ln891_fu_600_p2;
                icmp_ln891_reg_1945_pp0_iter1_reg <= icmp_ln891_reg_1945;
                lineBuffer_2_addr_reg_1955 <= zext_ln881_fu_594_p1(11 - 1 downto 0);
                lineBuffer_2_addr_reg_1955_pp0_iter1_reg <= lineBuffer_2_addr_reg_1955;
                lineBuffer_addr_reg_1949 <= zext_ln881_fu_594_p1(11 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln1030_2_reg_2152 <= add_ln1030_2_fu_1183_p2;
                add_ln1030_reg_2147 <= add_ln1030_fu_1169_p2;
                add_ln1033_reg_2157 <= add_ln1033_fu_1209_p2;
                add_ln1034_reg_2164 <= add_ln1034_fu_1235_p2;
                add_ln1039_reg_2171 <= add_ln1039_fu_1261_p2;
                add_ln1040_reg_2178 <= add_ln1040_fu_1287_p2;
                and_ln1052_reg_1984_pp0_iter2_reg <= and_ln1052_reg_1984_pp0_iter1_reg;
                and_ln1052_reg_1984_pp0_iter3_reg <= and_ln1052_reg_1984_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                b_2_reg_2190 <= b_2_fu_1629_p2;
                icmp_ln1014_reg_1977_pp0_iter2_reg <= icmp_ln1014_reg_1977_pp0_iter1_reg;
                icmp_ln1014_reg_1977_pp0_iter3_reg <= icmp_ln1014_reg_1977_pp0_iter2_reg;
                icmp_ln881_reg_1941_pp0_iter2_reg <= icmp_ln881_reg_1941_pp0_iter1_reg;
                p_0_0_0116117861797_i_load_reg_2000_pp0_iter2_reg <= p_0_0_0116117861797_i_load_reg_2000;
                p_0_0_0116217841795_i_load_reg_1994_pp0_iter2_reg <= p_0_0_0116217841795_i_load_reg_1994;
                p_0_0_0116317821793_i_load_reg_1988_pp0_iter2_reg <= p_0_0_0116317821793_i_load_reg_1988;
                p_0_0_01183_217801809_i_load_reg_2033_pp0_iter2_reg <= p_0_0_01183_217801809_i_load_reg_2033;
                p_0_0_01184_217781807_i_load_reg_2027_pp0_iter2_reg <= p_0_0_01184_217781807_i_load_reg_2027;
                p_0_0_01185_217761805_i_load_reg_2021_pp0_iter2_reg <= p_0_0_01185_217761805_i_load_reg_2021;
                p_0_0_0_0_011551706_i_load_reg_2039_pp0_iter2_reg <= p_0_0_0_0_011551706_i_load_reg_2039;
                p_0_1_0_0_011561709_i_load_reg_2045_pp0_iter2_reg <= p_0_1_0_0_011561709_i_load_reg_2045;
                p_0_2_0_0_011571712_i_load_reg_2051_pp0_iter2_reg <= p_0_2_0_0_011571712_i_load_reg_2051;
                pix_7_reg_409_pp0_iter2_reg <= pix_7_reg_409;
                pix_7_reg_409_pp0_iter3_reg <= pix_7_reg_409_pp0_iter2_reg;
                pix_8_reg_399_pp0_iter2_reg <= pix_8_reg_399;
                pix_8_reg_399_pp0_iter3_reg <= pix_8_reg_399_pp0_iter2_reg;
                pix_reg_419_pp0_iter2_reg <= pix_reg_419;
                pix_reg_419_pp0_iter3_reg <= pix_reg_419_pp0_iter2_reg;
                r_2_reg_2185 <= r_2_fu_1611_p2;
                right_3_reg_2006_pp0_iter2_reg <= right_3_reg_2006;
                right_4_reg_2011_pp0_iter2_reg <= right_4_reg_2011;
                right_5_reg_2016_pp0_iter2_reg <= right_5_reg_2016;
                sub_ln1027_reg_2117 <= sub_ln1027_fu_1121_p2;
                sub_ln1028_reg_2132 <= sub_ln1028_fu_1145_p2;
                sub_ln61_7_reg_2127 <= sub_ln61_7_fu_1131_p2;
                sub_ln61_8_reg_2142 <= sub_ln61_8_fu_1155_p2;
                tmp_22_reg_2196 <= r_2_fu_1611_p2(13 downto 13);
                tmp_23_reg_2202 <= r_2_fu_1611_p2(13 downto 10);
                tmp_25_reg_2207 <= b_2_fu_1629_p2(13 downto 10);
                trunc_ln61_7_reg_2122 <= trunc_ln61_7_fu_1127_p1;
                trunc_ln61_8_reg_2137 <= trunc_ln61_8_fu_1151_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_phi_reg_pp0_iter1_down_1_reg_438 <= ap_phi_reg_pp0_iter0_down_1_reg_438;
                ap_phi_reg_pp0_iter1_down_2_reg_429 <= ap_phi_reg_pp0_iter0_down_2_reg_429;
                ap_phi_reg_pp0_iter1_down_reg_447 <= ap_phi_reg_pp0_iter0_down_reg_447;
                ap_phi_reg_pp0_iter1_left_1_reg_465 <= ap_phi_reg_pp0_iter0_left_1_reg_465;
                ap_phi_reg_pp0_iter1_left_2_reg_456 <= ap_phi_reg_pp0_iter0_left_2_reg_456;
                ap_phi_reg_pp0_iter1_left_reg_474 <= ap_phi_reg_pp0_iter0_left_reg_474;
                ap_phi_reg_pp0_iter1_up_1_reg_492 <= ap_phi_reg_pp0_iter0_up_1_reg_492;
                ap_phi_reg_pp0_iter1_up_2_reg_483 <= ap_phi_reg_pp0_iter0_up_2_reg_483;
                ap_phi_reg_pp0_iter1_up_reg_501 <= ap_phi_reg_pp0_iter0_up_reg_501;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                p_0_0_0116117861797_i_load_reg_2000 <= p_0_0_0116117861797_i_fu_168;
                p_0_0_0116217841795_i_load_reg_1994 <= p_0_0_0116217841795_i_fu_164;
                p_0_0_0116317821793_i_load_reg_1988 <= p_0_0_0116317821793_i_fu_160;
                p_0_0_01183_217801809_i_load_reg_2033 <= p_0_0_01183_217801809_i_fu_192;
                p_0_0_01184_217781807_i_load_reg_2027 <= p_0_0_01184_217781807_i_fu_188;
                p_0_0_01185_217761805_i_load_reg_2021 <= p_0_0_01185_217761805_i_fu_184;
                p_0_0_0_0_011551706_i_load_reg_2039 <= p_0_0_0_0_011551706_i_fu_196;
                p_0_1_0_0_011561709_i_load_reg_2045 <= p_0_1_0_0_011561709_i_fu_200;
                p_0_2_0_0_011571712_i_load_reg_2051 <= p_0_2_0_0_011571712_i_fu_204;
                right_3_reg_2006 <= right_fu_172;
                right_4_reg_2011 <= right_1_fu_176;
                right_5_reg_2016 <= right_2_fu_180;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    DBh_fu_1300_p3 <= 
        sub_ln61_7_reg_2127 when (tmp_16_fu_1293_p3(0) = '1') else 
        trunc_ln61_7_reg_2122;
    DBv_fu_1313_p3 <= 
        sub_ln61_8_reg_2142 when (tmp_17_fu_1306_p3(0) = '1') else 
        trunc_ln61_8_reg_2137;
    DGh_fu_1065_p3 <= 
        sub_ln61_5_fu_1051_p2 when (tmp_14_fu_1057_p3(0) = '1') else 
        trunc_ln61_5_fu_1047_p1;
    DGv_fu_1105_p3 <= 
        sub_ln61_6_fu_1091_p2 when (tmp_15_fu_1097_p3(0) = '1') else 
        trunc_ln61_6_fu_1087_p1;
    DRh_fu_985_p3 <= 
        sub_ln61_fu_971_p2 when (tmp_12_fu_977_p3(0) = '1') else 
        trunc_ln61_fu_967_p1;
    DRv_fu_1025_p3 <= 
        sub_ln61_4_fu_1011_p2 when (tmp_13_fu_1017_p3(0) = '1') else 
        trunc_ln61_4_fu_1007_p1;
    LineBufVal_4_fu_936_p4 <= ((PixBufVal_4_reg_2102 & PixBufVal_3_reg_2107) & PixBufVal_reg_2112);
    PixBufVal_3_fu_862_p3 <= 
        tmp_i1_fu_695_p4 when (cmp203_i(0) = '1') else 
        ap_phi_mux_p_0_0_01184_21778_ph_i_phi_fu_384_p4;
    PixBufVal_4_fu_855_p3 <= 
        tmp_1_i2_fu_706_p4 when (cmp203_i(0) = '1') else 
        ap_phi_mux_p_0_0_01183_21780_ph_i_phi_fu_375_p4;
    PixBufVal_fu_869_p3 <= 
        trunc_ln902_fu_690_p1 when (cmp203_i(0) = '1') else 
        ap_phi_mux_p_0_0_01185_21776_ph_i_phi_fu_393_p4;
    add_ln1030_1_fu_1326_p2 <= std_logic_vector(unsigned(zext_ln1030_2_fu_1319_p1) + unsigned(zext_ln1030_3_fu_1322_p1));
    add_ln1030_2_fu_1183_p2 <= std_logic_vector(unsigned(zext_ln1030_4_fu_1175_p1) + unsigned(zext_ln1030_5_fu_1179_p1));
    add_ln1030_3_fu_1339_p2 <= std_logic_vector(unsigned(zext_ln1030_6_fu_1332_p1) + unsigned(zext_ln1030_7_fu_1335_p1));
    add_ln1030_fu_1169_p2 <= std_logic_vector(unsigned(zext_ln1030_fu_1161_p1) + unsigned(zext_ln1030_1_fu_1165_p1));
    add_ln1033_fu_1209_p2 <= std_logic_vector(signed(sext_ln1033_fu_1201_p1) + signed(sext_ln1033_1_fu_1205_p1));
    add_ln1034_fu_1235_p2 <= std_logic_vector(signed(sext_ln1034_fu_1227_p1) + signed(sext_ln1034_1_fu_1231_p1));
    add_ln1039_fu_1261_p2 <= std_logic_vector(signed(sext_ln1039_fu_1253_p1) + signed(sext_ln1039_1_fu_1257_p1));
    add_ln1040_fu_1287_p2 <= std_logic_vector(signed(sext_ln1040_fu_1279_p1) + signed(sext_ln1040_1_fu_1283_p1));
    and_ln1043_fu_1732_p2 <= (xor_ln1014_2_fu_1727_p2 and tmp_24_fu_1700_p3);
    and_ln1052_fu_640_p2 <= (icmp_ln1052_fu_634_p2 and cmp203_i);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);

    ap_block_pp0_assign_proc : process(ap_CS_fsm, ap_block_pp0_stage0_subdone)
    begin
                ap_block_pp0 <= ((ap_ST_fsm_pp0_stage0 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage0_subdone));
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter4, ap_block_state2_pp0_stage0_iter1, ap_block_state5_pp0_stage0_iter4)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_pp0_stage0_iter4)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter4, ap_block_state2_pp0_stage0_iter1, ap_block_state5_pp0_stage0_iter4)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_pp0_stage0_iter4)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter4, ap_block_state2_pp0_stage0_iter1, ap_block_state5_pp0_stage0_iter4)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_pp0_stage0_iter4)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(imgRB_empty_n, ap_predicate_op102_read_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((ap_predicate_op102_read_state2 = ap_const_boolean_1) and (imgRB_empty_n = ap_const_logic_0));
    end process;


    ap_block_state5_pp0_stage0_iter4_assign_proc : process(imgRgb_full_n, and_ln1052_reg_1984_pp0_iter3_reg)
    begin
                ap_block_state5_pp0_stage0_iter4 <= ((imgRgb_full_n = ap_const_logic_0) and (ap_const_lv1_1 = and_ln1052_reg_1984_pp0_iter3_reg));
    end process;


    ap_condition_1303_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln881_reg_1941, icmp_ln891_reg_1945)
    begin
                ap_condition_1303 <= ((icmp_ln891_reg_1945 = ap_const_lv1_1) and (icmp_ln881_reg_1941 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_condition_232_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
                ap_condition_232 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, icmp_ln881_fu_578_p2, ap_start_int)
    begin
        if (((icmp_ln881_fu_578_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln881_reg_1941, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln881_reg_1941 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter3_reg, ap_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_enable_operation_106_assign_proc : process(ap_predicate_op106_store_state2)
    begin
                ap_enable_operation_106 <= (ap_predicate_op106_store_state2 = ap_const_boolean_1);
    end process;


    ap_enable_operation_144_assign_proc : process(ap_predicate_op144_store_state3)
    begin
                ap_enable_operation_144 <= (ap_predicate_op144_store_state3 = ap_const_boolean_1);
    end process;


    ap_enable_operation_65_assign_proc : process(ap_predicate_op65_load_state1)
    begin
                ap_enable_operation_65 <= (ap_predicate_op65_load_state1 = ap_const_boolean_1);
    end process;


    ap_enable_operation_67_assign_proc : process(ap_predicate_op67_load_state1)
    begin
                ap_enable_operation_67 <= (ap_predicate_op67_load_state1 = ap_const_boolean_1);
    end process;


    ap_enable_operation_93_assign_proc : process(ap_predicate_op93_load_state2)
    begin
                ap_enable_operation_93 <= (ap_predicate_op93_load_state2 = ap_const_boolean_1);
    end process;


    ap_enable_operation_97_assign_proc : process(ap_predicate_op97_load_state2)
    begin
                ap_enable_operation_97 <= (ap_predicate_op97_load_state2 = ap_const_boolean_1);
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_enable_state1_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_start_int)
    begin
                ap_enable_state1_pp0_iter0_stage0 <= ((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state2_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
                ap_enable_state2_pp0_iter1_stage0 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state3_pp0_iter2_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2)
    begin
                ap_enable_state3_pp0_iter2_stage0 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_p_0_0_01183_21780_ph_i_phi_fu_375_p4_assign_proc : process(imgRB_dout, icmp_ln881_reg_1941, icmp_ln891_reg_1945, cmp59_i_read_reg_1930, cmp59_i, lineBuffer_q1, ap_phi_reg_pp0_iter1_p_0_0_01183_21780_ph_i_reg_372)
    begin
        if (((icmp_ln891_reg_1945 = ap_const_lv1_1) and (icmp_ln881_reg_1941 = ap_const_lv1_0))) then
            if ((cmp59_i_read_reg_1930 = ap_const_lv1_0)) then 
                ap_phi_mux_p_0_0_01183_21780_ph_i_phi_fu_375_p4 <= lineBuffer_q1(29 downto 20);
            elsif ((cmp59_i = ap_const_lv1_1)) then 
                ap_phi_mux_p_0_0_01183_21780_ph_i_phi_fu_375_p4 <= imgRB_dout(29 downto 20);
            else 
                ap_phi_mux_p_0_0_01183_21780_ph_i_phi_fu_375_p4 <= ap_phi_reg_pp0_iter1_p_0_0_01183_21780_ph_i_reg_372;
            end if;
        else 
            ap_phi_mux_p_0_0_01183_21780_ph_i_phi_fu_375_p4 <= ap_phi_reg_pp0_iter1_p_0_0_01183_21780_ph_i_reg_372;
        end if; 
    end process;


    ap_phi_mux_p_0_0_01184_21778_ph_i_phi_fu_384_p4_assign_proc : process(imgRB_dout, icmp_ln881_reg_1941, icmp_ln891_reg_1945, cmp59_i_read_reg_1930, cmp59_i, lineBuffer_q1, ap_phi_reg_pp0_iter1_p_0_0_01184_21778_ph_i_reg_381)
    begin
        if (((icmp_ln891_reg_1945 = ap_const_lv1_1) and (icmp_ln881_reg_1941 = ap_const_lv1_0))) then
            if ((cmp59_i_read_reg_1930 = ap_const_lv1_0)) then 
                ap_phi_mux_p_0_0_01184_21778_ph_i_phi_fu_384_p4 <= lineBuffer_q1(19 downto 10);
            elsif ((cmp59_i = ap_const_lv1_1)) then 
                ap_phi_mux_p_0_0_01184_21778_ph_i_phi_fu_384_p4 <= imgRB_dout(19 downto 10);
            else 
                ap_phi_mux_p_0_0_01184_21778_ph_i_phi_fu_384_p4 <= ap_phi_reg_pp0_iter1_p_0_0_01184_21778_ph_i_reg_381;
            end if;
        else 
            ap_phi_mux_p_0_0_01184_21778_ph_i_phi_fu_384_p4 <= ap_phi_reg_pp0_iter1_p_0_0_01184_21778_ph_i_reg_381;
        end if; 
    end process;


    ap_phi_mux_p_0_0_01185_21776_ph_i_phi_fu_393_p4_assign_proc : process(icmp_ln881_reg_1941, icmp_ln891_reg_1945, cmp59_i_read_reg_1930, cmp59_i, trunc_ln913_fu_741_p1, ap_phi_reg_pp0_iter1_p_0_0_01185_21776_ph_i_reg_390, trunc_ln902_fu_690_p1)
    begin
        if (((icmp_ln891_reg_1945 = ap_const_lv1_1) and (icmp_ln881_reg_1941 = ap_const_lv1_0))) then
            if ((cmp59_i_read_reg_1930 = ap_const_lv1_0)) then 
                ap_phi_mux_p_0_0_01185_21776_ph_i_phi_fu_393_p4 <= trunc_ln902_fu_690_p1;
            elsif ((cmp59_i = ap_const_lv1_1)) then 
                ap_phi_mux_p_0_0_01185_21776_ph_i_phi_fu_393_p4 <= trunc_ln913_fu_741_p1;
            else 
                ap_phi_mux_p_0_0_01185_21776_ph_i_phi_fu_393_p4 <= ap_phi_reg_pp0_iter1_p_0_0_01185_21776_ph_i_reg_390;
            end if;
        else 
            ap_phi_mux_p_0_0_01185_21776_ph_i_phi_fu_393_p4 <= ap_phi_reg_pp0_iter1_p_0_0_01185_21776_ph_i_reg_390;
        end if; 
    end process;


    ap_phi_mux_pix_7_phi_fu_412_p4_assign_proc : process(icmp_ln881_reg_1941, icmp_ln891_reg_1945, select_ln957_1_fu_776_p3, ap_phi_reg_pp0_iter1_pix_7_reg_409, right_1_fu_176)
    begin
        if ((icmp_ln881_reg_1941 = ap_const_lv1_0)) then
            if ((icmp_ln891_reg_1945 = ap_const_lv1_0)) then 
                ap_phi_mux_pix_7_phi_fu_412_p4 <= right_1_fu_176;
            elsif ((icmp_ln891_reg_1945 = ap_const_lv1_1)) then 
                ap_phi_mux_pix_7_phi_fu_412_p4 <= select_ln957_1_fu_776_p3;
            else 
                ap_phi_mux_pix_7_phi_fu_412_p4 <= ap_phi_reg_pp0_iter1_pix_7_reg_409;
            end if;
        else 
            ap_phi_mux_pix_7_phi_fu_412_p4 <= ap_phi_reg_pp0_iter1_pix_7_reg_409;
        end if; 
    end process;


    ap_phi_mux_pix_8_phi_fu_402_p4_assign_proc : process(icmp_ln881_reg_1941, icmp_ln891_reg_1945, select_ln957_2_fu_784_p3, ap_phi_reg_pp0_iter1_pix_8_reg_399, right_2_fu_180)
    begin
        if ((icmp_ln881_reg_1941 = ap_const_lv1_0)) then
            if ((icmp_ln891_reg_1945 = ap_const_lv1_0)) then 
                ap_phi_mux_pix_8_phi_fu_402_p4 <= right_2_fu_180;
            elsif ((icmp_ln891_reg_1945 = ap_const_lv1_1)) then 
                ap_phi_mux_pix_8_phi_fu_402_p4 <= select_ln957_2_fu_784_p3;
            else 
                ap_phi_mux_pix_8_phi_fu_402_p4 <= ap_phi_reg_pp0_iter1_pix_8_reg_399;
            end if;
        else 
            ap_phi_mux_pix_8_phi_fu_402_p4 <= ap_phi_reg_pp0_iter1_pix_8_reg_399;
        end if; 
    end process;


    ap_phi_mux_pix_phi_fu_422_p4_assign_proc : process(icmp_ln881_reg_1941, icmp_ln891_reg_1945, select_ln957_fu_768_p3, ap_phi_reg_pp0_iter1_pix_reg_419, right_fu_172)
    begin
        if ((icmp_ln881_reg_1941 = ap_const_lv1_0)) then
            if ((icmp_ln891_reg_1945 = ap_const_lv1_0)) then 
                ap_phi_mux_pix_phi_fu_422_p4 <= right_fu_172;
            elsif ((icmp_ln891_reg_1945 = ap_const_lv1_1)) then 
                ap_phi_mux_pix_phi_fu_422_p4 <= select_ln957_fu_768_p3;
            else 
                ap_phi_mux_pix_phi_fu_422_p4 <= ap_phi_reg_pp0_iter1_pix_reg_419;
            end if;
        else 
            ap_phi_mux_pix_phi_fu_422_p4 <= ap_phi_reg_pp0_iter1_pix_reg_419;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_down_1_reg_438 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_down_2_reg_429 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_down_reg_447 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_left_1_reg_465 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_left_2_reg_456 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_left_reg_474 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_up_1_reg_492 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_up_2_reg_483 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_up_reg_501 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_0_0_01183_21780_ph_i_reg_372 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_0_0_01184_21778_ph_i_reg_381 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_0_0_01185_21776_ph_i_reg_390 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter1_pix_7_reg_409 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter1_pix_8_reg_399 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter1_pix_reg_419 <= "XXXXXXXXXX";

    ap_predicate_op102_read_state2_assign_proc : process(icmp_ln881_reg_1941, icmp_ln891_reg_1945, cmp59_i)
    begin
                ap_predicate_op102_read_state2 <= ((cmp59_i = ap_const_lv1_1) and (icmp_ln891_reg_1945 = ap_const_lv1_1) and (icmp_ln881_reg_1941 = ap_const_lv1_0));
    end process;


    ap_predicate_op106_store_state2_assign_proc : process(icmp_ln881_reg_1941, icmp_ln891_reg_1945, cmp59_i)
    begin
                ap_predicate_op106_store_state2 <= ((cmp59_i = ap_const_lv1_1) and (icmp_ln891_reg_1945 = ap_const_lv1_1) and (icmp_ln881_reg_1941 = ap_const_lv1_0));
    end process;


    ap_predicate_op144_store_state3_assign_proc : process(icmp_ln881_reg_1941_pp0_iter1_reg, icmp_ln891_reg_1945_pp0_iter1_reg)
    begin
                ap_predicate_op144_store_state3 <= ((icmp_ln891_reg_1945_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln881_reg_1941_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op65_load_state1_assign_proc : process(icmp_ln881_fu_578_p2, icmp_ln891_fu_600_p2)
    begin
                ap_predicate_op65_load_state1 <= ((icmp_ln881_fu_578_p2 = ap_const_lv1_0) and (icmp_ln891_fu_600_p2 = ap_const_lv1_1));
    end process;


    ap_predicate_op67_load_state1_assign_proc : process(icmp_ln881_fu_578_p2, icmp_ln891_fu_600_p2)
    begin
                ap_predicate_op67_load_state1 <= ((icmp_ln881_fu_578_p2 = ap_const_lv1_0) and (icmp_ln891_fu_600_p2 = ap_const_lv1_1));
    end process;


    ap_predicate_op93_load_state2_assign_proc : process(icmp_ln881_reg_1941, icmp_ln891_reg_1945)
    begin
                ap_predicate_op93_load_state2 <= ((icmp_ln891_reg_1945 = ap_const_lv1_1) and (icmp_ln881_reg_1941 = ap_const_lv1_0));
    end process;


    ap_predicate_op97_load_state2_assign_proc : process(icmp_ln881_reg_1941, icmp_ln891_reg_1945)
    begin
                ap_predicate_op97_load_state2 <= ((icmp_ln891_reg_1945 = ap_const_lv1_1) and (icmp_ln881_reg_1941 = ap_const_lv1_0));
    end process;

    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_z_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, x_fu_156, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_z <= ap_const_lv11_0;
        else 
            ap_sig_allocacmp_z <= x_fu_156;
        end if; 
    end process;

    b_2_fu_1629_p2 <= std_logic_vector(unsigned(zext_ln1033_2_fu_1412_p1) - unsigned(b_2_v_i_fu_1625_p1));
        b_2_v_i_fu_1625_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(b_2_v_v_i_fu_1617_p3),14));

    b_2_v_v_i_fu_1617_p3 <= 
        select_ln1034_fu_1469_p3 when (icmp_ln1030_fu_1345_p2(0) = '1') else 
        select_ln1040_fu_1591_p3;
    b_3_fu_1745_p6 <= 
        ap_const_lv10_3FF when (icmp_ln1043_fu_1707_p2(0) = '1') else 
        trunc_ln1008_fu_1663_p1;
    b_3_fu_1745_p7 <= "XXXXXXXXXX";
    b_3_fu_1745_p8 <= (icmp_ln1014_reg_1977_pp0_iter3_reg & and_ln1043_fu_1732_p2);
    cmp161_i_fu_606_p2 <= "1" when (ap_sig_allocacmp_z = ap_const_lv11_0) else "0";
    cmp59_i_read_reg_1930 <= cmp59_i;
    icmp_ln1014_fu_628_p2 <= "1" when (xor_i = zext_ln1014_fu_624_p1) else "0";
    icmp_ln1030_fu_1345_p2 <= "1" when (unsigned(add_ln1030_1_fu_1326_p2) < unsigned(add_ln1030_3_fu_1339_p2)) else "0";
    icmp_ln1042_fu_1669_p2 <= "1" when (signed(tmp_23_reg_2202) > signed(ap_const_lv4_0)) else "0";
    icmp_ln1043_fu_1707_p2 <= "1" when (signed(tmp_25_reg_2207) > signed(ap_const_lv4_0)) else "0";
    icmp_ln1052_fu_634_p2 <= "0" when (ap_sig_allocacmp_z = ap_const_lv11_0) else "1";
    icmp_ln881_fu_578_p2 <= "1" when (ap_sig_allocacmp_z = loopWidth_i) else "0";
    icmp_ln891_fu_600_p2 <= "1" when (unsigned(ap_sig_allocacmp_z) < unsigned(empty)) else "0";

    imgRB_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, imgRB_empty_n, ap_predicate_op102_read_state2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op102_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            imgRB_blk_n <= imgRB_empty_n;
        else 
            imgRB_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    imgRB_read <= imgRB_read_local;

    imgRB_read_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op102_read_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op102_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            imgRB_read_local <= ap_const_logic_1;
        else 
            imgRB_read_local <= ap_const_logic_0;
        end if; 
    end process;


    imgRgb_blk_n_assign_proc : process(ap_enable_reg_pp0_iter4, imgRgb_full_n, and_ln1052_reg_1984_pp0_iter3_reg, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_lv1_1 = and_ln1052_reg_1984_pp0_iter3_reg) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            imgRgb_blk_n <= imgRgb_full_n;
        else 
            imgRgb_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    imgRgb_din <= or_ln1054_3_i_fu_1765_p4;
    imgRgb_write <= imgRgb_write_local;

    imgRgb_write_local_assign_proc : process(ap_enable_reg_pp0_iter4, and_ln1052_reg_1984_pp0_iter3_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln1052_reg_1984_pp0_iter3_reg) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            imgRgb_write_local <= ap_const_logic_1;
        else 
            imgRgb_write_local <= ap_const_logic_0;
        end if; 
    end process;

    lineBuffer_2_address0 <= lineBuffer_2_addr_reg_1955_pp0_iter1_reg;
    lineBuffer_2_address1 <= zext_ln881_fu_594_p1(11 - 1 downto 0);

    lineBuffer_2_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            lineBuffer_2_ce0_local <= ap_const_logic_1;
        else 
            lineBuffer_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    lineBuffer_2_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            lineBuffer_2_ce1_local <= ap_const_logic_1;
        else 
            lineBuffer_2_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    lineBuffer_2_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, icmp_ln881_reg_1941_pp0_iter1_reg, icmp_ln891_reg_1945_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln891_reg_1945_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln881_reg_1941_pp0_iter1_reg = ap_const_lv1_0))) then 
            lineBuffer_2_we0_local <= ap_const_logic_1;
        else 
            lineBuffer_2_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    lineBuffer_address0 <= lineBuffer_addr_reg_1949;
    lineBuffer_address1 <= zext_ln881_fu_594_p1(11 - 1 downto 0);

    lineBuffer_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            lineBuffer_ce0_local <= ap_const_logic_1;
        else 
            lineBuffer_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    lineBuffer_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            lineBuffer_ce1_local <= ap_const_logic_1;
        else 
            lineBuffer_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    lineBuffer_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln881_reg_1941, icmp_ln891_reg_1945, cmp59_i, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp59_i = ap_const_lv1_1) and (icmp_ln891_reg_1945 = ap_const_lv1_1) and (icmp_ln881_reg_1941 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            lineBuffer_we0_local <= ap_const_logic_1;
        else 
            lineBuffer_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    or_ln1042_fu_1687_p2 <= (tmp_22_reg_2196 or icmp_ln1042_fu_1669_p2);
    or_ln1054_3_i_fu_1765_p4 <= ((r_4_fu_1720_p3 & b_3_fu_1745_p9) & pix_7_reg_409_pp0_iter3_reg);
    p_0_0_0116117861797_i_out <= p_0_0_0116117861797_i_load_reg_2000_pp0_iter2_reg;

    p_0_0_0116117861797_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln881_reg_1941_pp0_iter2_reg, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1) and (icmp_ln881_reg_1941_pp0_iter2_reg = ap_const_lv1_1))) then 
            p_0_0_0116117861797_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_0116117861797_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_0116217841795_i_out <= p_0_0_0116217841795_i_load_reg_1994_pp0_iter2_reg;

    p_0_0_0116217841795_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln881_reg_1941_pp0_iter2_reg, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1) and (icmp_ln881_reg_1941_pp0_iter2_reg = ap_const_lv1_1))) then 
            p_0_0_0116217841795_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_0116217841795_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_0116317821793_i_out <= p_0_0_0116317821793_i_load_reg_1988_pp0_iter2_reg;

    p_0_0_0116317821793_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln881_reg_1941_pp0_iter2_reg, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1) and (icmp_ln881_reg_1941_pp0_iter2_reg = ap_const_lv1_1))) then 
            p_0_0_0116317821793_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_0116317821793_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_01183_217801809_i_out <= p_0_0_01183_217801809_i_load_reg_2033_pp0_iter2_reg;

    p_0_0_01183_217801809_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln881_reg_1941_pp0_iter2_reg, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1) and (icmp_ln881_reg_1941_pp0_iter2_reg = ap_const_lv1_1))) then 
            p_0_0_01183_217801809_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_01183_217801809_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_01184_217781807_i_out <= p_0_0_01184_217781807_i_load_reg_2027_pp0_iter2_reg;

    p_0_0_01184_217781807_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln881_reg_1941_pp0_iter2_reg, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1) and (icmp_ln881_reg_1941_pp0_iter2_reg = ap_const_lv1_1))) then 
            p_0_0_01184_217781807_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_01184_217781807_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_01185_217761805_i_out <= p_0_0_01185_217761805_i_load_reg_2021_pp0_iter2_reg;

    p_0_0_01185_217761805_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln881_reg_1941_pp0_iter2_reg, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1) and (icmp_ln881_reg_1941_pp0_iter2_reg = ap_const_lv1_1))) then 
            p_0_0_01185_217761805_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_01185_217761805_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_0_0_011551706_i_out <= p_0_0_0_0_011551706_i_load_reg_2039_pp0_iter2_reg;

    p_0_0_0_0_011551706_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln881_reg_1941_pp0_iter2_reg, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1) and (icmp_ln881_reg_1941_pp0_iter2_reg = ap_const_lv1_1))) then 
            p_0_0_0_0_011551706_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_0_0_011551706_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_1_0_0_011561709_i_out <= p_0_1_0_0_011561709_i_load_reg_2045_pp0_iter2_reg;

    p_0_1_0_0_011561709_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln881_reg_1941_pp0_iter2_reg, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1) and (icmp_ln881_reg_1941_pp0_iter2_reg = ap_const_lv1_1))) then 
            p_0_1_0_0_011561709_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_1_0_0_011561709_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_2_0_0_011571712_i_out <= p_0_2_0_0_011571712_i_load_reg_2051_pp0_iter2_reg;

    p_0_2_0_0_011571712_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln881_reg_1941_pp0_iter2_reg, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1) and (icmp_ln881_reg_1941_pp0_iter2_reg = ap_const_lv1_1))) then 
            p_0_2_0_0_011571712_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_2_0_0_011571712_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    r_2_fu_1611_p2 <= std_logic_vector(unsigned(zext_ln1033_2_fu_1412_p1) - unsigned(r_2_v_i_fu_1607_p1));
        r_2_v_i_fu_1607_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_2_v_v_i_fu_1599_p3),14));

    r_2_v_v_i_fu_1599_p3 <= 
        select_ln1033_fu_1404_p3 when (icmp_ln1030_fu_1345_p2(0) = '1') else 
        select_ln1039_fu_1530_p3;
    r_3_fu_1692_p3 <= 
        select_ln1042_fu_1679_p3 when (or_ln1042_fu_1687_p2(0) = '1') else 
        trunc_ln1008_1_fu_1666_p1;
    r_4_fu_1720_p3 <= 
        pix_reg_419_pp0_iter3_reg when (icmp_ln1014_reg_1977_pp0_iter3_reg(0) = '1') else 
        r_3_fu_1692_p3;
    right_1_i_out <= right_4_reg_2011_pp0_iter2_reg;

    right_1_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln881_reg_1941_pp0_iter2_reg, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1) and (icmp_ln881_reg_1941_pp0_iter2_reg = ap_const_lv1_1))) then 
            right_1_i_out_ap_vld <= ap_const_logic_1;
        else 
            right_1_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    right_2_i_out <= right_5_reg_2016_pp0_iter2_reg;

    right_2_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln881_reg_1941_pp0_iter2_reg, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1) and (icmp_ln881_reg_1941_pp0_iter2_reg = ap_const_lv1_1))) then 
            right_2_i_out_ap_vld <= ap_const_logic_1;
        else 
            right_2_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    right_i_out <= right_3_reg_2006_pp0_iter2_reg;

    right_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln881_reg_1941_pp0_iter2_reg, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1) and (icmp_ln881_reg_1941_pp0_iter2_reg = ap_const_lv1_1))) then 
            right_i_out_ap_vld <= ap_const_logic_1;
        else 
            right_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    select_ln1033_fu_1404_p3 <= 
        sub_ln1033_3_fu_1381_p2 when (tmp_18_fu_1351_p3(0) = '1') else 
        zext_ln1033_1_fu_1400_p1;
    select_ln1034_fu_1469_p3 <= 
        sub_ln1034_3_fu_1446_p2 when (tmp_19_fu_1416_p3(0) = '1') else 
        zext_ln1034_1_fu_1465_p1;
    select_ln1039_fu_1530_p3 <= 
        sub_ln1039_3_fu_1507_p2 when (tmp_20_fu_1477_p3(0) = '1') else 
        zext_ln1039_1_fu_1526_p1;
    select_ln1040_fu_1591_p3 <= 
        sub_ln1040_3_fu_1568_p2 when (tmp_21_fu_1538_p3(0) = '1') else 
        zext_ln1040_1_fu_1587_p1;
    select_ln1042_fu_1679_p3 <= 
        ap_const_lv10_3FF when (xor_ln1042_fu_1674_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln957_10_fu_841_p3 <= 
        ap_phi_mux_p_0_0_01184_21778_ph_i_phi_fu_384_p4 when (cmp161_i_reg_1961(0) = '1') else 
        p_0_0_01184_217781807_i_fu_188;
    select_ln957_11_fu_848_p3 <= 
        ap_phi_mux_p_0_0_01185_21776_ph_i_phi_fu_393_p4 when (cmp161_i_reg_1961(0) = '1') else 
        p_0_0_01185_217761805_i_fu_184;
    select_ln957_1_fu_776_p3 <= 
        tmp_i1_fu_695_p4 when (cmp161_i_reg_1961(0) = '1') else 
        right_1_fu_176;
    select_ln957_2_fu_784_p3 <= 
        tmp_1_i2_fu_706_p4 when (cmp161_i_reg_1961(0) = '1') else 
        right_2_fu_180;
    select_ln957_3_fu_792_p3 <= 
        trunc_ln902_fu_690_p1 when (cmp161_i_reg_1961(0) = '1') else 
        p_0_0_0_0_011551706_i_fu_196;
    select_ln957_4_fu_799_p3 <= 
        tmp_i1_fu_695_p4 when (cmp161_i_reg_1961(0) = '1') else 
        p_0_1_0_0_011561709_i_fu_200;
    select_ln957_5_fu_806_p3 <= 
        tmp_1_i2_fu_706_p4 when (cmp161_i_reg_1961(0) = '1') else 
        p_0_2_0_0_011571712_i_fu_204;
    select_ln957_6_fu_813_p3 <= 
        tmp_4_i4_fu_731_p4 when (cmp161_i_reg_1961(0) = '1') else 
        p_0_0_0116117861797_i_fu_168;
    select_ln957_7_fu_820_p3 <= 
        tmp_3_i3_fu_721_p4 when (cmp161_i_reg_1961(0) = '1') else 
        p_0_0_0116217841795_i_fu_164;
    select_ln957_8_fu_827_p3 <= 
        trunc_ln902_1_fu_717_p1 when (cmp161_i_reg_1961(0) = '1') else 
        p_0_0_0116317821793_i_fu_160;
    select_ln957_9_fu_834_p3 <= 
        ap_phi_mux_p_0_0_01183_21780_ph_i_phi_fu_375_p4 when (cmp161_i_reg_1961(0) = '1') else 
        p_0_0_01183_217801809_i_fu_192;
    select_ln957_fu_768_p3 <= 
        trunc_ln902_fu_690_p1 when (cmp161_i_reg_1961(0) = '1') else 
        right_fu_172;
        sext_ln1033_1_fu_1205_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1033_1_fu_1195_p2),12));

        sext_ln1033_2_fu_1373_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1033_2_i_fu_1363_p4),12));

        sext_ln1033_3_fu_1396_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1033_1_i_fu_1387_p4),12));

        sext_ln1033_fu_1201_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1033_fu_1189_p2),12));

        sext_ln1034_1_fu_1231_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1034_1_fu_1221_p2),12));

        sext_ln1034_2_fu_1438_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1034_2_i_fu_1428_p4),12));

        sext_ln1034_3_fu_1461_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1034_1_i_fu_1452_p4),12));

        sext_ln1034_fu_1227_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1034_fu_1215_p2),12));

        sext_ln1039_1_fu_1257_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1039_1_fu_1247_p2),12));

        sext_ln1039_2_fu_1499_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1039_2_i_fu_1489_p4),12));

        sext_ln1039_3_fu_1522_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1039_1_i_fu_1513_p4),12));

        sext_ln1039_fu_1253_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1039_fu_1241_p2),12));

        sext_ln1040_1_fu_1283_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1040_1_fu_1273_p2),12));

        sext_ln1040_2_fu_1560_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1040_2_i_fu_1550_p4),12));

        sext_ln1040_3_fu_1583_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1040_1_i_fu_1574_p4),12));

        sext_ln1040_fu_1279_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1040_fu_1267_p2),12));

    sub_ln1023_fu_961_p2 <= std_logic_vector(unsigned(zext_ln1023_fu_953_p1) - unsigned(zext_ln1023_1_fu_957_p1));
    sub_ln1024_fu_1001_p2 <= std_logic_vector(unsigned(zext_ln1024_fu_993_p1) - unsigned(zext_ln1024_1_fu_997_p1));
    sub_ln1025_fu_1041_p2 <= std_logic_vector(unsigned(zext_ln1025_fu_1033_p1) - unsigned(zext_ln1025_1_fu_1037_p1));
    sub_ln1026_fu_1081_p2 <= std_logic_vector(unsigned(zext_ln1026_fu_1073_p1) - unsigned(zext_ln1026_1_fu_1077_p1));
    sub_ln1027_fu_1121_p2 <= std_logic_vector(unsigned(zext_ln1027_fu_1113_p1) - unsigned(zext_ln1027_1_fu_1117_p1));
    sub_ln1028_fu_1145_p2 <= std_logic_vector(unsigned(zext_ln1028_fu_1137_p1) - unsigned(zext_ln1028_1_fu_1141_p1));
    sub_ln1033_1_fu_1195_p2 <= std_logic_vector(unsigned(zext_ln1025_1_fu_1037_p1) - unsigned(zext_ln1023_1_fu_957_p1));
    sub_ln1033_2_fu_1358_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(add_ln1033_reg_2157));
    sub_ln1033_3_fu_1381_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(zext_ln1033_fu_1377_p1));
    sub_ln1033_fu_1189_p2 <= std_logic_vector(unsigned(zext_ln1025_fu_1033_p1) - unsigned(zext_ln1023_fu_953_p1));
    sub_ln1034_1_fu_1221_p2 <= std_logic_vector(unsigned(zext_ln1025_1_fu_1037_p1) - unsigned(zext_ln1027_1_fu_1117_p1));
    sub_ln1034_2_fu_1423_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(add_ln1034_reg_2164));
    sub_ln1034_3_fu_1446_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(zext_ln1034_fu_1442_p1));
    sub_ln1034_fu_1215_p2 <= std_logic_vector(unsigned(zext_ln1025_fu_1033_p1) - unsigned(zext_ln1027_fu_1113_p1));
    sub_ln1039_1_fu_1247_p2 <= std_logic_vector(unsigned(zext_ln1026_1_fu_1077_p1) - unsigned(zext_ln1024_1_fu_997_p1));
    sub_ln1039_2_fu_1484_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(add_ln1039_reg_2171));
    sub_ln1039_3_fu_1507_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(zext_ln1039_fu_1503_p1));
    sub_ln1039_fu_1241_p2 <= std_logic_vector(unsigned(zext_ln1026_fu_1073_p1) - unsigned(zext_ln1024_fu_993_p1));
    sub_ln1040_1_fu_1273_p2 <= std_logic_vector(unsigned(zext_ln1026_1_fu_1077_p1) - unsigned(zext_ln1028_1_fu_1141_p1));
    sub_ln1040_2_fu_1545_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(add_ln1040_reg_2178));
    sub_ln1040_3_fu_1568_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(zext_ln1040_fu_1564_p1));
    sub_ln1040_fu_1267_p2 <= std_logic_vector(unsigned(zext_ln1026_fu_1073_p1) - unsigned(zext_ln1028_fu_1137_p1));
    sub_ln61_4_fu_1011_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_4_fu_1007_p1));
    sub_ln61_5_fu_1051_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_5_fu_1047_p1));
    sub_ln61_6_fu_1091_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_6_fu_1087_p1));
    sub_ln61_7_fu_1131_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_7_fu_1127_p1));
    sub_ln61_8_fu_1155_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_8_fu_1151_p1));
    sub_ln61_fu_971_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_fu_967_p1));
    tmp_12_fu_977_p3 <= sub_ln1023_fu_961_p2(10 downto 10);
    tmp_13_fu_1017_p3 <= sub_ln1024_fu_1001_p2(10 downto 10);
    tmp_14_fu_1057_p3 <= sub_ln1025_fu_1041_p2(10 downto 10);
    tmp_15_fu_1097_p3 <= sub_ln1026_fu_1081_p2(10 downto 10);
    tmp_16_fu_1293_p3 <= sub_ln1027_reg_2117(10 downto 10);
    tmp_17_fu_1306_p3 <= sub_ln1028_reg_2132(10 downto 10);
    tmp_18_fu_1351_p3 <= add_ln1033_reg_2157(11 downto 11);
    tmp_19_fu_1416_p3 <= add_ln1034_reg_2164(11 downto 11);
    tmp_1_i2_fu_706_p4 <= lineBuffer_q1(29 downto 20);
    tmp_20_fu_1477_p3 <= add_ln1039_reg_2171(11 downto 11);
    tmp_21_fu_1538_p3 <= add_ln1040_reg_2178(11 downto 11);
    tmp_24_fu_1700_p3 <= b_2_reg_2190(13 downto 13);
    tmp_3_i3_fu_721_p4 <= lineBuffer_2_q1(19 downto 10);
    tmp_4_i4_fu_731_p4 <= lineBuffer_2_q1(29 downto 20);
    tmp_i1_fu_695_p4 <= lineBuffer_q1(19 downto 10);
    trunc_ln1008_1_fu_1666_p1 <= r_2_reg_2185(10 - 1 downto 0);
    trunc_ln1008_fu_1663_p1 <= b_2_reg_2190(10 - 1 downto 0);
    trunc_ln1033_1_i_fu_1387_p4 <= add_ln1033_reg_2157(11 downto 1);
    trunc_ln1033_2_i_fu_1363_p4 <= sub_ln1033_2_fu_1358_p2(11 downto 1);
    trunc_ln1034_1_i_fu_1452_p4 <= add_ln1034_reg_2164(11 downto 1);
    trunc_ln1034_2_i_fu_1428_p4 <= sub_ln1034_2_fu_1423_p2(11 downto 1);
    trunc_ln1039_1_i_fu_1513_p4 <= add_ln1039_reg_2171(11 downto 1);
    trunc_ln1039_2_i_fu_1489_p4 <= sub_ln1039_2_fu_1484_p2(11 downto 1);
    trunc_ln1040_1_i_fu_1574_p4 <= add_ln1040_reg_2178(11 downto 1);
    trunc_ln1040_2_i_fu_1550_p4 <= sub_ln1040_2_fu_1545_p2(11 downto 1);
    trunc_ln61_4_fu_1007_p1 <= sub_ln1024_fu_1001_p2(10 - 1 downto 0);
    trunc_ln61_5_fu_1047_p1 <= sub_ln1025_fu_1041_p2(10 - 1 downto 0);
    trunc_ln61_6_fu_1087_p1 <= sub_ln1026_fu_1081_p2(10 - 1 downto 0);
    trunc_ln61_7_fu_1127_p1 <= sub_ln1027_fu_1121_p2(10 - 1 downto 0);
    trunc_ln61_8_fu_1151_p1 <= sub_ln1028_fu_1145_p2(10 - 1 downto 0);
    trunc_ln61_fu_967_p1 <= sub_ln1023_fu_961_p2(10 - 1 downto 0);
    trunc_ln881_fu_590_p1 <= ap_sig_allocacmp_z(1 - 1 downto 0);
    trunc_ln902_1_fu_717_p1 <= lineBuffer_2_q1(10 - 1 downto 0);
    trunc_ln902_fu_690_p1 <= lineBuffer_q1(10 - 1 downto 0);
    trunc_ln913_fu_741_p1 <= imgRB_dout(10 - 1 downto 0);
    x_8_fu_584_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_z) + unsigned(ap_const_lv11_1));
    xor_ln1014_1_fu_618_p2 <= (xor_ln1014_fu_612_p2 xor ap_const_lv1_1);
    xor_ln1014_2_fu_1727_p2 <= (icmp_ln1014_reg_1977_pp0_iter3_reg xor ap_const_lv1_1);
    xor_ln1014_fu_612_p2 <= (trunc_ln881_fu_590_p1 xor empty_52);
    xor_ln1042_fu_1674_p2 <= (tmp_22_reg_2196 xor ap_const_lv1_1);
    zext_ln1014_fu_624_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln1014_1_fu_618_p2),15));
    zext_ln1023_1_fu_957_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(right_fu_172),11));
    zext_ln1023_fu_953_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter2_left_reg_474),11));
    zext_ln1024_1_fu_997_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter2_down_reg_447),11));
    zext_ln1024_fu_993_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter2_up_reg_501),11));
    zext_ln1025_1_fu_1037_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(right_1_fu_176),11));
    zext_ln1025_fu_1033_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter2_left_1_reg_465),11));
    zext_ln1026_1_fu_1077_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter2_down_1_reg_438),11));
    zext_ln1026_fu_1073_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter2_up_1_reg_492),11));
    zext_ln1027_1_fu_1117_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(right_2_fu_180),11));
    zext_ln1027_fu_1113_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter2_left_2_reg_456),11));
    zext_ln1028_1_fu_1141_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter2_down_2_reg_429),11));
    zext_ln1028_fu_1137_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter2_up_2_reg_483),11));
    zext_ln1030_1_fu_1165_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(DGh_fu_1065_p3),11));
    zext_ln1030_2_fu_1319_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1030_reg_2147),12));
    zext_ln1030_3_fu_1322_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(DBh_fu_1300_p3),12));
    zext_ln1030_4_fu_1175_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(DRv_fu_1025_p3),11));
    zext_ln1030_5_fu_1179_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(DGv_fu_1105_p3),11));
    zext_ln1030_6_fu_1332_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1030_2_reg_2152),12));
    zext_ln1030_7_fu_1335_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(DBv_fu_1313_p3),12));
    zext_ln1030_fu_1161_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(DRh_fu_985_p3),11));
    zext_ln1033_1_fu_1400_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1033_3_fu_1396_p1),13));
    zext_ln1033_2_fu_1412_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pix_7_reg_409_pp0_iter2_reg),14));
    zext_ln1033_fu_1377_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1033_2_fu_1373_p1),13));
    zext_ln1034_1_fu_1465_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1034_3_fu_1461_p1),13));
    zext_ln1034_fu_1442_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1034_2_fu_1438_p1),13));
    zext_ln1039_1_fu_1526_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1039_3_fu_1522_p1),13));
    zext_ln1039_fu_1503_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1039_2_fu_1499_p1),13));
    zext_ln1040_1_fu_1587_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1040_3_fu_1583_p1),13));
    zext_ln1040_fu_1564_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1040_2_fu_1560_p1),13));
    zext_ln881_fu_594_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_8_fu_584_p2),64));
end behav;
