This is a reference for Verilog based on certain problems from HDLbits
