
---------- Begin Simulation Statistics ----------
final_tick                                50675045000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  89304                       # Simulator instruction rate (inst/s)
host_mem_usage                                 738048                       # Number of bytes of host memory used
host_op_rate                                    89675                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   708.98                       # Real time elapsed on the host
host_tick_rate                               71475868                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    63314669                       # Number of instructions simulated
sim_ops                                      63577642                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050675                       # Number of seconds simulated
sim_ticks                                 50675045000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            84.827098                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               12403381                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            14621956                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2834875                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         13697638                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            999800                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1005965                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            6165                       # Number of indirect misses.
system.cpu0.branchPred.lookups               16860462                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         3954                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         65827                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1533504                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   8108619                       # Number of branches committed
system.cpu0.commit.bw_lim_events               268425                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         197961                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       28336092                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            52857620                       # Number of instructions committed
system.cpu0.commit.committedOps              52923422                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     95080995                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.556614                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.040224                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     65194626     68.57%     68.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     15704735     16.52%     85.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      8962767      9.43%     94.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      3678334      3.87%     98.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       595017      0.63%     99.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       460257      0.48%     99.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        88440      0.09%     99.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       128394      0.14%     99.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       268425      0.28%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     95080995                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                   5636177                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1603976                       # Number of function calls committed.
system.cpu0.commit.int_insts                 50309974                       # Number of committed integer instructions.
system.cpu0.commit.loads                      5139663                       # Number of loads committed
system.cpu0.commit.membars                     131673                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       131682      0.25%      0.25% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        39934099     75.46%     75.71% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6136      0.01%     75.72% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            8240      0.02%     75.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       1572864      2.97%     78.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp       2359302      4.46%     83.16% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt        851984      1.61%     84.77% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult       786432      1.49%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        5139932      9.71%     95.97% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2067156      3.91%     99.88% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead        65558      0.12%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           29      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         52923422                       # Class of committed instruction
system.cpu0.commit.refs                       7272675                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   52857620                       # Number of Instructions Simulated
system.cpu0.committedOps                     52923422                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.893378                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.893378                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             32677772                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1301917                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            10808425                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              88067777                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                16402061                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 47403461                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1533818                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              2641760                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1222220                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   16860462                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 12122182                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     82295063                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                98005                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          132                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      99975128                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  75                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                5670382                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.168471                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          14108859                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          13403181                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.998957                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          99239332                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.008080                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.291591                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                43486295     43.82%     43.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                32575654     32.83%     76.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                12774922     12.87%     89.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 4930468      4.97%     94.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 2062981      2.08%     96.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1588196      1.60%     98.17% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1817138      1.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     873      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    2805      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            99239332                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 12471768                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 3891819                       # number of floating regfile writes
system.cpu0.idleCycles                         840135                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1703619                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                11780545                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.746277                       # Inst execution rate
system.cpu0.iew.exec_refs                    11279321                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   2831697                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               29598781                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              8733966                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             66495                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           427059                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             3503928                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           81259021                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts              8447624                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1466086                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             74687054                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                180169                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents                90864                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1533818                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles               521023                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked         5639                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          297972                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         2049                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          386                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          116                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      3594303                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1370916                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           386                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect        73238                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1630381                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 57298781                       # num instructions consuming a value
system.cpu0.iew.wb_count                     74153816                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.820133                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 46992601                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.740949                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      74253708                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                85622827                       # number of integer regfile reads
system.cpu0.int_regfile_writes               56813184                       # number of integer regfile writes
system.cpu0.ipc                              0.528156                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.528156                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           131820      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             57317776     75.27%     75.44% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6171      0.01%     75.45% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 8250      0.01%     75.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            1880291      2.47%     77.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp            3416805      4.49%     82.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            1023208      1.34%     83.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult            939708      1.23%     84.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     84.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     84.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     84.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     84.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     84.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     84.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     84.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     84.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     84.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     84.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     84.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     84.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     84.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     84.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     84.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     84.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     84.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     84.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     84.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     84.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     84.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     84.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     84.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     84.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     84.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     84.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     84.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     84.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     84.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     84.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     84.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     84.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     84.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     84.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     84.99% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             8541319     11.22%     96.21% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2821606      3.71%     99.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead          66150      0.09%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            29      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              76153141                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                7326541                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           14652740                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses      7308521                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes           9235661                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     472546                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.006205                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 432547     91.54%     91.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  5164      1.09%     92.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                  10634      2.25%     94.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                   76      0.02%     94.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                  135      0.03%     94.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                  125      0.03%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     94.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 21822      4.62%     99.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 2037      0.43%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              69167326                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         237721352                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     66845295                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        100359193                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  81060736                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 76153141                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             198285                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       28335595                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           355933                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           324                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      8515477                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     99239332                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.767369                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.154841                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           55227851     55.65%     55.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           25537415     25.73%     81.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           11689053     11.78%     93.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2943815      2.97%     96.13% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1933903      1.95%     98.08% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1145612      1.15%     99.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             467367      0.47%     99.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             216227      0.22%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              78089      0.08%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       99239332                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.760927                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           505364                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          159613                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             8733966                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            3503928                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               11002482                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               5570590                       # number of misc regfile writes
system.cpu0.numCycles                       100079467                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1270625                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               31256058                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             43418193                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               1086294                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                19236345                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                114116                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 6643                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            112159418                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              85197025                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           69014064                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 45563573                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                124343                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1533818                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              1625299                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                25595866                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         12764558                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        99394860                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         24239                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts               557                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2399617                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts           555                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   176070394                       # The number of ROB reads
system.cpu0.rob.rob_writes                  166677718                       # The number of ROB writes
system.cpu0.timesIdled                          10768                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  136                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            94.971005                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                1015713                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             1069498                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           183385                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          1325462                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             11464                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          15191                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3727                       # Number of indirect misses.
system.cpu1.branchPred.lookups                1636915                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1835                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         65654                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           175160                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                    933007                       # Number of branches committed
system.cpu1.commit.bw_lim_events                23864                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         197225                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        1541247                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts             3821167                       # Number of instructions committed
system.cpu1.commit.committedOps               3886887                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     24105311                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.161246                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.645079                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     22073720     91.57%     91.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      1071575      4.45%     96.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       393820      1.63%     97.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       383724      1.59%     99.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       120205      0.50%     99.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        28807      0.12%     99.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6         6439      0.03%     99.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7         3157      0.01%     99.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        23864      0.10%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     24105311                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               17208                       # Number of function calls committed.
system.cpu1.commit.int_insts                  3604155                       # Number of committed integer instructions.
system.cpu1.commit.loads                       989421                       # Number of loads committed
system.cpu1.commit.membars                     131326                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       131326      3.38%      3.38% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         2345119     60.33%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            638      0.02%     63.73% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              30      0.00%     63.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.73% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        1055069     27.14%     90.87% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        354681      9.13%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          3886887                       # Class of committed instruction
system.cpu1.commit.refs                       1409774                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                    3821167                       # Number of Instructions Simulated
system.cpu1.committedOps                      3886887                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.412816                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.412816                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             19681171                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 8415                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved              939666                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts               6107530                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 1046211                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  3291761                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                175372                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                14974                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               196764                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    1636915                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                   803644                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     23292026                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                55654                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           38                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                       6396807                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                 367194                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.066801                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles            915615                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           1027177                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.261047                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          24391279                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.264966                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.667915                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                19910554     81.63%     81.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 3199535     13.12%     94.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  842533      3.45%     98.20% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  271915      1.11%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   90303      0.37%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   60973      0.25%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   13478      0.06%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     325      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1663      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            24391279                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                      12                       # number of floating regfile writes
system.cpu1.idleCycles                         113163                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              181952                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 1123249                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.198591                       # Inst execution rate
system.cpu1.iew.exec_refs                     1699513                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    526085                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               18055176                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              1313258                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             66057                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           165217                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              616555                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts            5427617                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              1173428                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           222330                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts              4866364                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 45113                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents                59161                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                175372                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles               218481                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked         3206                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           39592                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         1925                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          342                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          113                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       323837                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       196202                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           342                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        86922                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect         95030                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                  2210967                       # num instructions consuming a value
system.cpu1.iew.wb_count                      4760450                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.785156                       # average fanout of values written-back
system.cpu1.iew.wb_producers                  1735954                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.194269                       # insts written-back per cycle
system.cpu1.iew.wb_sent                       4766222                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                 6108111                       # number of integer regfile reads
system.cpu1.int_regfile_writes                3061885                       # number of integer regfile writes
system.cpu1.ipc                              0.155938                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.155938                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           131413      2.58%      2.58% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              3175857     62.41%     64.99% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 652      0.01%     65.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   30      0.00%     65.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.01% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             1297411     25.50%     90.50% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             483292      9.50%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead             21      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               5088694                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     46                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 85                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           30                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                36                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                      34744                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.006828                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  11812     34.00%     34.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     34.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     34.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     34.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     34.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     34.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     34.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     34.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     34.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     34.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     34.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     34.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     34.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     34.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     34.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     34.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     34.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     34.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     34.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     34.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     34.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     34.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     34.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     34.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     34.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     34.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     34.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     34.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     34.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     34.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     34.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     34.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     34.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     34.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     34.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     34.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     34.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     34.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     34.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     34.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     34.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     34.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     34.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     34.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     34.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 21613     62.21%     96.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1312      3.78%     99.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                3      0.01%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses               4991979                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads          34616321                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses      4760420                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes          6968471                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                   5230185                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                  5088694                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             197432                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        1540729                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            12995                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           207                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined       771449                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     24391279                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.208628                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.610128                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           20945140     85.87%     85.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            2388233      9.79%     95.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             670249      2.75%     98.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             254620      1.04%     99.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4              97571      0.40%     99.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              14557      0.06%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              15486      0.06%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7               3266      0.01%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8               2157      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       24391279                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.207664                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           566848                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          179972                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             1313258                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             616555                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     87                       # number of misc regfile reads
system.cpu1.numCycles                        24504442                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    76839760                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               19053744                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps              2476491                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                510056                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 1217866                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                 52961                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                  258                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups              7482058                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts               5855695                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands            3661532                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  3248271                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 60199                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                175372                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles               687020                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 1185041                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups         7482040                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles          9006                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               320                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                   980186                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           317                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                    29509009                       # The number of ROB reads
system.cpu1.rob.rob_writes                   11142501                       # The number of ROB writes
system.cpu1.timesIdled                           2519                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            96.251493                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                 853282                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups              886513                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           153604                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          1133109                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             10162                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          12969                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            2807                       # Number of indirect misses.
system.cpu2.branchPred.lookups                1371731                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1787                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                         65654                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           146412                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                    801773                       # Number of branches committed
system.cpu2.commit.bw_lim_events                21062                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         197203                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        1253258                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts             3414108                       # Number of instructions committed
system.cpu2.commit.committedOps               3479830                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     23255000                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.149638                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.623613                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     21441222     92.20%     92.20% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1       955369      4.11%     96.31% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       351310      1.51%     97.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       335850      1.44%     99.26% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       114996      0.49%     99.76% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        27865      0.12%     99.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6         4796      0.02%     99.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7         2530      0.01%     99.91% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        21062      0.09%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     23255000                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               16211                       # Number of function calls committed.
system.cpu2.commit.int_insts                  3229675                       # Number of committed integer instructions.
system.cpu2.commit.loads                       892765                       # Number of loads committed
system.cpu2.commit.membars                     131338                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       131338      3.77%      3.77% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         2076178     59.66%     63.44% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            638      0.02%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              30      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead         958413     27.54%     91.00% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        313209      9.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total          3479830                       # Class of committed instruction
system.cpu2.commit.refs                       1271646                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                    3414108                       # Number of Instructions Simulated
system.cpu2.committedOps                      3479830                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.917401                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.917401                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             19574007                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 7370                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved              791601                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts               5311518                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                  863293                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  2716591                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                146580                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                13772                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               189120                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    1371731                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                   647354                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     22582986                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                42584                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           37                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                       5546484                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 307544                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.058083                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles            752794                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches            863444                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.234854                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          23489591                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.238938                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.647717                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                19666138     83.72%     83.72% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 2671198     11.37%     95.09% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  763831      3.25%     98.35% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                  231905      0.99%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   84355      0.36%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   56354      0.24%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   13626      0.06%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                     447      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    1737      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            23489591                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                      12                       # number of floating regfile writes
system.cpu2.idleCycles                         127164                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              152176                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                  948913                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.181206                       # Inst execution rate
system.cpu2.iew.exec_refs                     1517076                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    466615                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               17881561                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              1155950                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             66024                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           136084                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              538617                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts            4732556                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              1050461                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           179911                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts              4279508                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 24776                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                62641                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                146580                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles               187335                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked         3032                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           34097                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         1672                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          266                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads           85                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       263185                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       159736                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           266                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        71965                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect         80211                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                  2046995                       # num instructions consuming a value
system.cpu2.iew.wb_count                      4187878                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.783083                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  1602968                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.177327                       # insts written-back per cycle
system.cpu2.iew.wb_sent                       4191941                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                 5391173                       # number of integer regfile reads
system.cpu2.int_regfile_writes                2720730                       # number of integer regfile writes
system.cpu2.ipc                              0.144563                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.144563                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           131411      2.95%      2.95% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu              2745744     61.57%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 653      0.01%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   30      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             1162214     26.06%     90.60% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             419326      9.40%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead             23      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total               4459419                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     47                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 88                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           30                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                36                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                      32790                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.007353                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  11262     34.35%     34.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     34.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     34.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     34.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     34.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     34.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     34.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     34.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     34.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     34.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     34.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     34.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     34.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     34.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     34.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     34.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     34.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     34.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     34.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     34.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     34.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     34.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     34.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     34.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     34.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     34.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     34.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     34.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     34.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     34.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     34.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     34.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     34.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     34.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     34.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     34.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     34.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     34.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     34.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     34.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     34.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     34.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     34.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     34.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     34.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 20217     61.66%     96.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 1305      3.98%     99.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                2      0.01%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.01%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses               4360751                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads          32452827                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses      4187848                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes          5985380                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                   4535118                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                  4459419                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             197438                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        1252725                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            11696                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           235                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined       626621                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     23489591                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.189847                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.589876                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           20502184     87.28%     87.28% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            2047309      8.72%     96.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2             590814      2.52%     98.51% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             224632      0.96%     99.47% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4              93112      0.40%     99.87% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              12225      0.05%     99.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6              14337      0.06%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7               2833      0.01%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8               2145      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       23489591                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.188824                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           514321                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          156379                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             1155950                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             538617                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                     73                       # number of misc regfile reads
system.cpu2.numCycles                        23616755                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    77726510                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               18943004                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps              2241611                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                549147                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 1009343                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                 40438                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                  490                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups              6527137                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts               5096587                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands            3225310                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  2694544                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 41812                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                146580                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles               688673                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                  983699                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups         6527119                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles          7447                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               272                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                   971772                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           269                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                    27966636                       # The number of ROB reads
system.cpu2.rob.rob_writes                    9700974                       # The number of ROB writes
system.cpu2.timesIdled                           2682                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            93.765453                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                 781205                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups              833148                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           141247                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          1041029                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             10374                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          13779                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            3405                       # Number of indirect misses.
system.cpu3.branchPred.lookups                1249305                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1808                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                         65665                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           133572                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                    741810                       # Number of branches committed
system.cpu3.commit.bw_lim_events                18152                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         197234                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        1117273                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts             3221774                       # Number of instructions committed
system.cpu3.commit.committedOps               3287503                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     22842264                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.143922                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.609780                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     21125269     92.48%     92.48% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1       902732      3.95%     96.44% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       335362      1.47%     97.90% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       316897      1.39%     99.29% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       109985      0.48%     99.77% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        27347      0.12%     99.89% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6         4175      0.02%     99.91% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7         2345      0.01%     99.92% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        18152      0.08%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     22842264                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               15536                       # Number of function calls committed.
system.cpu3.commit.int_insts                  3052815                       # Number of committed integer instructions.
system.cpu3.commit.loads                       850605                       # Number of loads committed
system.cpu3.commit.membars                     131342                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       131342      4.00%      4.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         1945876     59.19%     63.19% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            638      0.02%     63.20% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              30      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead         916264     27.87%     91.08% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        293329      8.92%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total          3287503                       # Class of committed instruction
system.cpu3.commit.refs                       1209617                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                    3221774                       # Number of Instructions Simulated
system.cpu3.committedOps                      3287503                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              7.194209                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        7.194209                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             19501971                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 7807                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved              726191                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts               4938610                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                  778767                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  2452509                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                133758                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                14154                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               185912                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    1249305                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                   580285                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     22231125                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                36992                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                       5147702                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                 282866                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.053900                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles            680339                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches            791579                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.222093                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          23052917                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.226168                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.636352                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                19537651     84.75%     84.75% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 2422059     10.51%     95.26% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  723399      3.14%     98.40% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  221626      0.96%     99.36% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   79387      0.34%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   53613      0.23%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   13298      0.06%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     386      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    1498      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            23052917                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                      11                       # number of floating regfile writes
system.cpu3.idleCycles                         125198                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              138890                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                  870945                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.172899                       # Inst execution rate
system.cpu3.iew.exec_refs                     1436327                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    437835                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               17900957                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              1083473                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             66036                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           124125                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              499488                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts            4404347                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts               998492                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           163453                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts              4007472                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 44994                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                54369                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                133758                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles               212725                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked         2946                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           32034                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         1494                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          243                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          113                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       232868                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       140476                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           243                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        64474                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect         74416                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                  1941935                       # num instructions consuming a value
system.cpu3.iew.wb_count                      3921478                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.791288                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  1536629                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.169189                       # insts written-back per cycle
system.cpu3.iew.wb_sent                       3924427                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                 5051908                       # number of integer regfile reads
system.cpu3.int_regfile_writes                2559717                       # number of integer regfile writes
system.cpu3.ipc                              0.139001                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.139001                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           131427      3.15%      3.15% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu              2544988     61.02%     64.17% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 643      0.02%     64.18% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   30      0.00%     64.18% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.18% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.18% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.18% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.18% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.18% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.18% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.18% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.18% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             1105681     26.51%     90.69% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             388120      9.31%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead             18      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total               4170925                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     42                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 78                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           29                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                34                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                      31489                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.007550                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  10432     33.13%     33.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     33.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     33.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     33.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     33.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     33.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     33.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     33.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     33.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     33.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     33.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     33.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     33.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     33.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     33.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     33.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     33.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     33.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     33.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     33.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     33.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     33.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     33.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     33.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     33.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     33.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     33.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     33.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     33.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     33.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     33.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     33.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     33.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     33.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     33.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     33.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     33.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     33.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     33.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     33.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     33.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     33.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     33.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 20111     63.87%     97.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  940      2.99%     99.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                2      0.01%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.01%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses               4070945                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads          31437202                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses      3921449                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes          5521280                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                   4206924                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                  4170925                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             197423                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        1116843                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            11024                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           189                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined       548726                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     23052917                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.180928                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.578673                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           20275263     87.95%     87.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            1887780      8.19%     96.14% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2             558492      2.42%     98.56% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             211234      0.92%     99.48% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4              91647      0.40%     99.88% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5              11085      0.05%     99.92% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6              13241      0.06%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7               2400      0.01%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8               1775      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       23052917                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.179951                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           493508                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          150077                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             1083473                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             499488                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                     85                       # number of misc regfile reads
system.cpu3.numCycles                        23178115                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    78165193                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               18915907                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps              2128789                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                499683                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                  914152                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                 33666                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                  582                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups              6068620                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts               4739070                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands            3020945                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  2436932                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 48093                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                133758                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles               644540                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                  892156                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups         6068602                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles          7628                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               299                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                   959467                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           294                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                    27228394                       # The number of ROB reads
system.cpu3.rob.rob_writes                    9020429                       # The number of ROB writes
system.cpu3.timesIdled                           2506                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       591190                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1156893                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       106064                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        24319                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       856719                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       397723                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1701333                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         422042                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  50675045000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             315790                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       394464                       # Transaction distribution
system.membus.trans_dist::CleanEvict           171062                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              388                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            203                       # Transaction distribution
system.membus.trans_dist::ReadExReq            274965                       # Transaction distribution
system.membus.trans_dist::ReadExResp           274948                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        315790                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            21                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1747631                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1747631                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     63052928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                63052928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              568                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            591367                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  591367    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              591367                       # Request fanout histogram
system.membus.respLayer1.occupancy         3115849000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          2899061000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                 85                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           43                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    895155779.069767                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   5730904642.472663                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           43    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        78000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value  37598311500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             43                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    12183346500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  38491698500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  50675045000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst       643242                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          643242                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst       643242                       # number of overall hits
system.cpu2.icache.overall_hits::total         643242                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         4112                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          4112                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         4112                       # number of overall misses
system.cpu2.icache.overall_misses::total         4112                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    158239000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    158239000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    158239000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    158239000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst       647354                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       647354                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst       647354                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       647354                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.006352                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006352                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.006352                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006352                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 38482.247082                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 38482.247082                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 38482.247082                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 38482.247082                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          367                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    91.750000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         3366                       # number of writebacks
system.cpu2.icache.writebacks::total             3366                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          714                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          714                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          714                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          714                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         3398                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         3398                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         3398                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         3398                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    124858500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    124858500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    124858500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    124858500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.005249                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.005249                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.005249                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.005249                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 36744.702766                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 36744.702766                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 36744.702766                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 36744.702766                       # average overall mshr miss latency
system.cpu2.icache.replacements                  3366                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst       643242                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         643242                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         4112                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         4112                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    158239000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    158239000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst       647354                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       647354                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.006352                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006352                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 38482.247082                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 38482.247082                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          714                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          714                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         3398                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         3398                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    124858500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    124858500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.005249                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.005249                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 36744.702766                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 36744.702766                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  50675045000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.019501                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             631943                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             3366                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           187.743018                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        375005000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.019501                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.969359                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.969359                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          1298106                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         1298106                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  50675045000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      1152478                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1152478                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      1152478                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1152478                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       162046                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        162046                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       162046                       # number of overall misses
system.cpu2.dcache.overall_misses::total       162046                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data  15211747112                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  15211747112                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data  15211747112                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  15211747112                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      1314524                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1314524                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      1314524                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1314524                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.123274                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.123274                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.123274                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.123274                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 93873.018229                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 93873.018229                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 93873.018229                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 93873.018229                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       182104                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       131023                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             2524                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            679                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    72.148970                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   192.964654                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks        80834                       # number of writebacks
system.cpu2.dcache.writebacks::total            80834                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data        84290                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        84290                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data        84290                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        84290                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data        77756                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        77756                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data        77756                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        77756                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data   6775163335                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   6775163335                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data   6775163335                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   6775163335                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.059151                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.059151                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.059151                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.059151                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 87133.640298                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 87133.640298                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 87133.640298                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 87133.640298                       # average overall mshr miss latency
system.cpu2.dcache.replacements                117591                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data       890946                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         890946                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       110489                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       110489                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  10408781500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  10408781500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      1001435                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1001435                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.110331                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.110331                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 94206.495669                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 94206.495669                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data        67532                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        67532                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data        42957                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        42957                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data   3431741000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3431741000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.042895                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.042895                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 79887.818051                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 79887.818051                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       261532                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        261532                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data        51557                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        51557                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data   4802965612                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   4802965612                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       313089                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       313089                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.164672                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.164672                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 93158.360882                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 93158.360882                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data        16758                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        16758                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        34799                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        34799                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   3343422335                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   3343422335                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.111147                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.111147                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 96078.115319                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 96078.115319                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          132                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          132                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data           48                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           48                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      1119000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      1119000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.266667                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.266667                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 23312.500000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 23312.500000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           30                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           30                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           18                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           18                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data        88500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        88500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.100000                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.100000                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  4916.666667                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4916.666667                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data           66                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           66                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data           59                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           59                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       450000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       450000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          125                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          125                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.472000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.472000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7627.118644                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7627.118644                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data           59                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           59                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       396000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       396000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.472000                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.472000                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6711.864407                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6711.864407                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data        48000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        48000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data        43000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        43000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         5300                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           5300                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data        60354                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total        60354                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data   3841058500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total   3841058500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data        65654                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total        65654                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.919274                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.919274                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 63642.152964                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 63642.152964                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data        60354                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total        60354                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data   3780704500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total   3780704500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.919274                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.919274                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 62642.152964                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 62642.152964                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  50675045000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.697969                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            1295719                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           138018                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.388044                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        375016500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.697969                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.928062                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.928062                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          2899011                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         2899011                       # Number of data accesses
system.cpu3.numPwrStateTransitions                 93                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           47                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    823484776.595745                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   5481578236.863104                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           47    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        21500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value  37597796000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             47                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    11971260500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  38703784500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  50675045000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst       576341                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          576341                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst       576341                       # number of overall hits
system.cpu3.icache.overall_hits::total         576341                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         3944                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3944                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         3944                       # number of overall misses
system.cpu3.icache.overall_misses::total         3944                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    154624999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    154624999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    154624999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    154624999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst       580285                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       580285                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst       580285                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       580285                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.006797                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.006797                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.006797                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.006797                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 39205.121450                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 39205.121450                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 39205.121450                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 39205.121450                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          249                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs   124.500000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         3237                       # number of writebacks
system.cpu3.icache.writebacks::total             3237                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          675                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          675                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          675                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          675                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         3269                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         3269                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         3269                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         3269                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    124524500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    124524500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    124524500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    124524500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.005633                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.005633                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.005633                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.005633                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 38092.535944                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 38092.535944                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 38092.535944                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 38092.535944                       # average overall mshr miss latency
system.cpu3.icache.replacements                  3237                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst       576341                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         576341                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         3944                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3944                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    154624999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    154624999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst       580285                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       580285                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.006797                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.006797                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 39205.121450                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 39205.121450                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          675                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          675                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         3269                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         3269                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    124524500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    124524500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.005633                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.005633                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 38092.535944                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 38092.535944                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  50675045000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.757734                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             564815                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             3237                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           174.487179                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        382241000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.757734                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.992429                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.992429                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          1163839                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         1163839                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  50675045000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      1088995                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1088995                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      1088995                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1088995                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       154853                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        154853                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       154853                       # number of overall misses
system.cpu3.dcache.overall_misses::total       154853                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data  14652339120                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  14652339120                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data  14652339120                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  14652339120                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      1243848                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1243848                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      1243848                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1243848                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.124495                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.124495                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.124495                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.124495                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 94620.957424                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 94620.957424                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 94620.957424                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 94620.957424                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       171895                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       121841                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             2466                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            642                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    69.706002                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   189.783489                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks        79925                       # number of writebacks
system.cpu3.dcache.writebacks::total            79925                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data        77861                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        77861                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data        77861                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        77861                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data        76992                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        76992                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data        76992                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        76992                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data   6674065395                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   6674065395                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data   6674065395                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   6674065395                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.061898                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.061898                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.061898                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.061898                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 86685.180214                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 86685.180214                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 86685.180214                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 86685.180214                       # average overall mshr miss latency
system.cpu3.dcache.replacements                116790                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data       846611                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         846611                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       104032                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       104032                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data   9938634000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   9938634000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data       950643                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       950643                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.109433                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.109433                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 95534.393264                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 95534.393264                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data        61828                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        61828                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data        42204                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        42204                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data   3352350000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3352350000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.044395                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.044395                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 79432.044356                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 79432.044356                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       242384                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        242384                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        50821                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        50821                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data   4713705120                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   4713705120                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       293205                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       293205                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.173329                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.173329                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 92751.128864                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 92751.128864                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data        16033                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        16033                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        34788                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        34788                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   3321715395                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   3321715395                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.118647                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.118647                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 95484.517506                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 95484.517506                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          128                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          128                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data           61                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           61                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      1197500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      1197500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          189                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          189                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.322751                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.322751                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 19631.147541                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 19631.147541                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           36                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           36                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           25                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           25                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       144000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       144000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.132275                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.132275                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data         5760                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5760                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data           70                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           70                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data           57                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           57                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       382000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       382000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          127                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          127                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.448819                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.448819                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6701.754386                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6701.754386                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data           57                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           57                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       332000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       332000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.448819                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.448819                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5824.561404                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5824.561404                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       103000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       103000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data        96000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        96000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         5342                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           5342                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data        60323                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total        60323                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data   3844300000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total   3844300000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data        65665                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total        65665                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.918648                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.918648                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 63728.594400                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 63728.594400                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data        60323                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total        60323                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data   3783977000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total   3783977000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.918648                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.918648                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 62728.594400                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 62728.594400                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  50675045000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.175594                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            1231692                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           137225                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             8.975711                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        382252500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.175594                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.974237                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.974237                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          2756908                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         2756908                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    90759428.571429                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   231515221.665054                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       189500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    615752000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    50039729000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    635316000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  50675045000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     12108718                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12108718                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     12108718                       # number of overall hits
system.cpu0.icache.overall_hits::total       12108718                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        13463                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         13463                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        13463                       # number of overall misses
system.cpu0.icache.overall_misses::total        13463                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    755435995                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    755435995                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    755435995                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    755435995                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     12122181                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12122181                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     12122181                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12122181                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.001111                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001111                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.001111                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001111                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 56112.010325                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 56112.010325                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 56112.010325                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 56112.010325                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3124                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               57                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    54.807018                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        11910                       # number of writebacks
system.cpu0.icache.writebacks::total            11910                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1519                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1519                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1519                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1519                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        11944                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        11944                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        11944                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        11944                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    676666497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    676666497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    676666497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    676666497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000985                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000985                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000985                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000985                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 56653.256614                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 56653.256614                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 56653.256614                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 56653.256614                       # average overall mshr miss latency
system.cpu0.icache.replacements                 11910                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     12108718                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12108718                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        13463                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        13463                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    755435995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    755435995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     12122181                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12122181                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.001111                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001111                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 56112.010325                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 56112.010325                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1519                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1519                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        11944                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        11944                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    676666497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    676666497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000985                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000985                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 56653.256614                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 56653.256614                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  50675045000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.998786                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           12120555                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            11910                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1017.678841                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.998786                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999962                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999962                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         24256304                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        24256304                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  50675045000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      8667734                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         8667734                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      8667734                       # number of overall hits
system.cpu0.dcache.overall_hits::total        8667734                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      1523654                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1523654                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      1523654                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1523654                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  72835445153                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  72835445153                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  72835445153                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  72835445153                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     10191388                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     10191388                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     10191388                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     10191388                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.149504                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.149504                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.149504                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.149504                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 47803.139790                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 47803.139790                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 47803.139790                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 47803.139790                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       284645                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       126197                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             5292                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            629                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    53.787793                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   200.631161                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       282030                       # number of writebacks
system.cpu0.dcache.writebacks::total           282030                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      1130819                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1130819                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      1130819                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1130819                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       392835                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       392835                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       392835                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       392835                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  20603237769                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  20603237769                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  20603237769                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  20603237769                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.038546                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.038546                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.038546                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.038546                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 52447.561365                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 52447.561365                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 52447.561365                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 52447.561365                       # average overall mshr miss latency
system.cpu0.dcache.replacements                432943                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      6690654                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        6690654                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      1433865                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1433865                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  65282494000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  65282494000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      8124519                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8124519                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.176486                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.176486                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 45529.037950                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 45529.037950                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      1090133                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1090133                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       343732                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       343732                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  16231365500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  16231365500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.042308                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.042308                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 47220.990481                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 47220.990481                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1977080                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1977080                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        89789                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        89789                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   7552951153                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   7552951153                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2066869                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2066869                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.043442                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.043442                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 84118.891546                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 84118.891546                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        40686                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        40686                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        49103                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        49103                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4371872269                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4371872269                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.023757                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023757                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 89034.728408                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 89034.728408                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          291                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          291                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data           73                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           73                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      1813500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1813500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          364                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          364                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.200549                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.200549                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 24842.465753                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 24842.465753                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data           48                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           48                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           25                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           25                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1025500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1025500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.068681                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.068681                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        41020                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        41020                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          249                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          249                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data           66                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           66                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       276500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       276500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          315                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          315                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.209524                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.209524                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4189.393939                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4189.393939                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data           64                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           64                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       213500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       213500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.203175                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.203175                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3335.937500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3335.937500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         5688                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           5688                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        60139                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        60139                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   3833900000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   3833900000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        65827                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        65827                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.913592                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.913592                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 63750.644341                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 63750.644341                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        60139                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        60139                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   3773761000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   3773761000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.913592                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.913592                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 62750.644341                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 62750.644341                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  50675045000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.492725                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            9126696                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           452811                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            20.155641                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.492725                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.984148                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.984148                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         20968630                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        20968630                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  50675045000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                4710                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              142087                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2502                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               21029                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                2421                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               20344                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                2327                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               20429                       # number of demand (read+write) hits
system.l2.demand_hits::total                   215849                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               4710                       # number of overall hits
system.l2.overall_hits::.cpu0.data             142087                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2502                       # number of overall hits
system.l2.overall_hits::.cpu1.data              21029                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               2421                       # number of overall hits
system.l2.overall_hits::.cpu2.data              20344                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               2327                       # number of overall hits
system.l2.overall_hits::.cpu3.data              20429                       # number of overall hits
system.l2.overall_hits::total                  215849                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              7233                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            290524                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst               869                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             99764                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst               977                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data             97311                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst               942                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data             96336                       # number of demand (read+write) misses
system.l2.demand_misses::total                 593956                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             7233                       # number of overall misses
system.l2.overall_misses::.cpu0.data           290524                       # number of overall misses
system.l2.overall_misses::.cpu1.inst              869                       # number of overall misses
system.l2.overall_misses::.cpu1.data            99764                       # number of overall misses
system.l2.overall_misses::.cpu2.inst              977                       # number of overall misses
system.l2.overall_misses::.cpu2.data            97311                       # number of overall misses
system.l2.overall_misses::.cpu3.inst              942                       # number of overall misses
system.l2.overall_misses::.cpu3.data            96336                       # number of overall misses
system.l2.overall_misses::total                593956                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    605639000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  22103087500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst     83325500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  10231562000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst     91556500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  10047025000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst     92486500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data   9950680000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      53205362000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    605639000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  22103087500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst     83325500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  10231562000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst     91556500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  10047025000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst     92486500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data   9950680000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     53205362000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           11943                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          432611                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            3371                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          120793                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            3398                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          117655                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            3269                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          116765                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               809805                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          11943                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         432611                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           3371                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         120793                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           3398                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         117655                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           3269                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         116765                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              809805                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.605627                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.671559                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.257787                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.825909                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.287522                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.827088                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.288162                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.825042                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.733456                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.605627                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.671559                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.257787                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.825909                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.287522                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.827088                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.288162                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.825042                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.733456                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83732.752661                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 76080.074280                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 95886.651323                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 102557.656068                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 93711.873081                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 103246.549722                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 98180.997877                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 103291.396778                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89577.951902                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83732.752661                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 76080.074280                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 95886.651323                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 102557.656068                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 93711.873081                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 103246.549722                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 98180.997877                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 103291.396778                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89577.951902                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              394464                       # number of writebacks
system.l2.writebacks::total                    394464                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             63                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            624                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            191                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            688                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            172                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            660                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            143                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            674                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                3215                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            63                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           624                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           191                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           688                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           172                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           660                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           143                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           674                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               3215                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst         7170                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       289900                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst          678                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        99076                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst          805                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data        96651                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst          799                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data        95662                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            590741                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         7170                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       289900                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst          678                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        99076                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst          805                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data        96651                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst          799                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data        95662                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           590741                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    529892000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  19170950000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst     62813500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   9202815000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst     69043500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data   9045311500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     73225500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data   8957933500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  47111984500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    529892000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  19170950000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst     62813500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   9202815000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst     69043500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data   9045311500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     73225500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data   8957933500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  47111984500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.600352                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.670117                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.201127                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.820213                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.236904                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.821478                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.244417                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.819269                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.729485                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.600352                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.670117                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.201127                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.820213                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.236904                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.821478                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.244417                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.819269                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.729485                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73904.044630                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 66129.527423                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 92645.280236                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92886.420526                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 85768.322981                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 93587.355537                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 91646.433041                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 93641.503418                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79750.659765                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73904.044630                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 66129.527423                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 92645.280236                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92886.420526                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 85768.322981                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 93587.355537                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 91646.433041                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 93641.503418                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79750.659765                       # average overall mshr miss latency
system.l2.replacements                         896229                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       525866                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           525866                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       525866                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       525866                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        10586                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            10586                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        10586                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        10586                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        88752                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         88752                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu0.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              19                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              12                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   51                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 26                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       300000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       300000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           23                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           23                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           17                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               77                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.782609                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.173913                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.142857                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.117647                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.337662                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 16666.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 11538.461538                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           18                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            26                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       359000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        85000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data        40000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data        41000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       525000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.782609                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.173913                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.142857                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.117647                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.337662                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19944.444444                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        21250                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20192.307692                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 26                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu1.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             38                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.363636                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.266667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.400000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.315789                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        81000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data        82000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data        81500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       244500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.363636                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.266667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.400000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.315789                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20250                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        20375                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20375                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            11415                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             9330                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             9302                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             9268                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 39315                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          77763                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          66091                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          65587                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          65509                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              274950                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   7774929000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   6842455000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   6808142000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   6791547500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   28217073500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        89178                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        75421                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        74889                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        74777                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            314265                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.871998                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.876294                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.875790                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.876058                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.874899                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 99982.369507                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 103530.813575                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 103803.223200                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 103673.502877                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102626.199309                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        77763                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        66091                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        65587                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        65509                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         274950                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   6997299000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   6181545000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   6152272000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   6136457500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  25467573500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.871998                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.876294                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.875790                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.876058                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.874899                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 89982.369507                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 93530.813575                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 93803.223200                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 93673.502877                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92626.199309                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          4710                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2502                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          2421                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          2327                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              11960                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         7233                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst          869                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst          977                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst          942                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            10021                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    605639000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst     83325500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst     91556500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst     92486500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    873007500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        11943                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         3371                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         3398                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         3269                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          21981                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.605627                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.257787                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.287522                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.288162                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.455894                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83732.752661                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 95886.651323                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 93711.873081                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 98180.997877                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87117.802615                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           63                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          191                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          172                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          143                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           569                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         7170                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst          678                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst          805                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst          799                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         9452                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    529892000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst     62813500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst     69043500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     73225500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    734974500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.600352                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.201127                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.236904                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.244417                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.430008                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73904.044630                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 92645.280236                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 85768.322981                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 91646.433041                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77758.622514                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       130672                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        11699                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        11042                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        11161                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            164574                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       212761                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        33673                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data        31724                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data        30827                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          308985                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  14328158500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   3389107000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data   3238883000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data   3159132500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  24115281000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       343433                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        45372                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data        42766                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data        41988                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        473559                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.619512                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.742154                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.741804                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.734186                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.652474                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 67343.914063                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 100647.610845                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 102095.668894                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 102479.401174                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78046.769261                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          624                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          688                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          660                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          674                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         2646                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       212137                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        32985                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data        31064                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data        30153                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       306339                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  12173651000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   3021270000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data   2893039500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data   2821476000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  20909436500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.617695                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.726990                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.726371                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.718134                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.646887                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 57385.797857                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 91595.270578                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 93131.583183                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 93571.982887                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68255.875027                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           13                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            3                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            3                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              21                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           14                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            3                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            3                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            22                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.928571                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.954545                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           13                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           21                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       252000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        38500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        57000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        55500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       403000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.928571                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.954545                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19384.615385                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19190.476190                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  50675045000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.998123                       # Cycle average of tags in use
system.l2.tags.total_refs                     1457620                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    896230                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.626391                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      16.690111                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.325481                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       39.822827                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.052950                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.662546                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.058671                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        2.211165                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.045487                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        2.128884                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.260783                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.005086                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.622232                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000827                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.041602                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000917                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.034549                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000711                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.033264                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999971                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13294630                       # Number of tag accesses
system.l2.tags.data_accesses                 13294630                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  50675045000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        458816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      18553472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         43392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       6340864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         51520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data       6185664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         51136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data       6122368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           37807232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       458816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        43392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        51520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        51136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        604864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     25245696                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        25245696                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           7169                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         289898                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst            678                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          99076                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst            805                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data          96651                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            799                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data          95662                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              590738                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       394464                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             394464                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          9054082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        366126404                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           856279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        125127940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          1016674                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        122065289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          1009096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        120816232                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             746071997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      9054082                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       856279                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      1016674                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      1009096                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         11936131                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      498187935                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            498187935                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      498187935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         9054082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       366126404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          856279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       125127940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         1016674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       122065289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         1009096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       120816232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1244259931                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    393394.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      7169.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    203054.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples       678.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     93417.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples       805.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples     91246.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples       799.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples     90442.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000616921250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        23738                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        23738                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1163627                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             370877                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      590738                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     394464                       # Number of write requests accepted
system.mem_ctrls.readBursts                    590738                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   394464                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 103128                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1070                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             49834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             53520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             33721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             35061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             35370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             86278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             82526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            17671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            12659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            12036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11358                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             10630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             30673                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             34943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             33080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             33982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             79647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             82913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            14128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9279                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.44                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14488028250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2438050000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             23630715750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29712.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48462.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   276519                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  314315                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 56.71                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.90                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                590738                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               394464                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  210263                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  121572                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   87483                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   44469                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   11337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3890                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2493                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1876                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1014                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    705                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    459                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    266                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  19951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  24729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  26400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  26690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  27393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  27358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  27333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  27669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  25823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  25285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  25029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  24779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  24514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  24767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       290137                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    194.326515                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   118.110027                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   259.079381                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       163574     56.38%     56.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        70149     24.18%     80.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        16525      5.70%     86.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         8739      3.01%     89.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5531      1.91%     91.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3286      1.13%     92.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2016      0.69%     93.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1466      0.51%     93.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        18851      6.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       290137                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        23738                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.539978                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.687581                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     56.507184                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         23732     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            4      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7936-8191            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         23738                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        23738                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.571362                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.542606                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.005768                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            17397     73.29%     73.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              485      2.04%     75.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4810     20.26%     95.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              827      3.48%     99.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              158      0.67%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               39      0.16%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               14      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                5      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         23738                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               31207040                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6600192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25175744                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                37807232                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             25245696                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       615.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       496.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    746.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    498.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.69                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.81                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50674955500                       # Total gap between requests
system.mem_ctrls.avgGap                      51436.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       458816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     12995456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        43392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      5978688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        51520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data      5839744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        51136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data      5788288                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     25175744                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 9054081.747732043266                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 256446856.633279740810                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 856279.456683264929                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 117980911.511770725250                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 1016673.986179982661                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 115239049.121712669730                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 1009096.291873051086                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 114223638.084583833814                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 496807531.201994955540                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         7169                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       289898                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst          678                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        99076                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst          805                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data        96651                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst          799                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data        95662                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       394464                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    233215250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   8089451750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     34250000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   5122834500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     35083250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data   5062140500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     39496250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data   5014244250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1226688235250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32531.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     27904.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     50516.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51706.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     43581.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     52375.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     49432.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     52416.26                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3109759.66                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    67.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1087571940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            578043015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1753955280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1167625260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       4000077120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      20430133230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2254894560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        31272300405                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        617.114408                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5560843250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1692080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  43422121750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            984077640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            523026900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1727580120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          885771360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       4000077120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      15093133170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       6749210400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        29962876710                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        591.274792                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  17375245500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1692080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  31607719500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                 85                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           43                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    885005651.162791                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   5732150584.298956                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           43    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        12500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  37598441000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             43                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    12619802000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  38055243000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  50675045000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       799594                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          799594                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       799594                       # number of overall hits
system.cpu1.icache.overall_hits::total         799594                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         4050                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4050                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         4050                       # number of overall misses
system.cpu1.icache.overall_misses::total         4050                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    144333499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    144333499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    144333499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    144333499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       803644                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       803644                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       803644                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       803644                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005040                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005040                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005040                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005040                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 35637.900988                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 35637.900988                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 35637.900988                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 35637.900988                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          370                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   123.333333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         3339                       # number of writebacks
system.cpu1.icache.writebacks::total             3339                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          679                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          679                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          679                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          679                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         3371                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         3371                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         3371                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         3371                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    117243500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    117243500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    117243500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    117243500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004195                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004195                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004195                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004195                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 34780.035598                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 34780.035598                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 34780.035598                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 34780.035598                       # average overall mshr miss latency
system.cpu1.icache.replacements                  3339                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       799594                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         799594                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         4050                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4050                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    144333499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    144333499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       803644                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       803644                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005040                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005040                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 35637.900988                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 35637.900988                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          679                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          679                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         3371                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         3371                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    117243500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    117243500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004195                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004195                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 34780.035598                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 34780.035598                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  50675045000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.023544                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             788513                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             3339                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           236.152441                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        367617000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.023544                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.969486                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.969486                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1610659                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1610659                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  50675045000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1294861                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1294861                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1294861                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1294861                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       176305                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        176305                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       176305                       # number of overall misses
system.cpu1.dcache.overall_misses::total       176305                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  16007050029                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  16007050029                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  16007050029                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  16007050029                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1471166                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1471166                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1471166                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1471166                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.119840                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.119840                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.119840                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.119840                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 90791.809813                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 90791.809813                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 90791.809813                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 90791.809813                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       189575                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       138958                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             2607                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            744                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    72.717683                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   186.771505                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        83142                       # number of writebacks
system.cpu1.dcache.writebacks::total            83142                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        95613                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        95613                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        95613                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        95613                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data        80692                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        80692                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data        80692                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        80692                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   6955149397                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6955149397                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   6955149397                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6955149397                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.054849                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.054849                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.054849                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.054849                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 86193.791169                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 86193.791169                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 86193.791169                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 86193.791169                       # average overall mshr miss latency
system.cpu1.dcache.replacements                120498                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       993028                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         993028                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       123597                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       123597                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  11133756500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  11133756500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1116625                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1116625                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.110688                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.110688                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 90081.122519                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 90081.122519                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data        78027                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        78027                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        45570                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        45570                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   3593799000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3593799000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.040810                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.040810                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 78863.265306                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 78863.265306                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       301833                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        301833                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        52708                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        52708                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   4873293529                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   4873293529                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       354541                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       354541                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.148665                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.148665                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 92458.327559                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 92458.327559                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        17586                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        17586                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        35122                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        35122                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   3361350397                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3361350397                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.099063                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.099063                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 95704.982547                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 95704.982547                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          148                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          148                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data           57                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           57                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      1046000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      1046000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.278049                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.278049                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 18350.877193                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 18350.877193                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           38                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           38                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           19                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           19                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        75500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        75500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.092683                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.092683                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  3973.684211                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3973.684211                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data           77                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           77                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data           73                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           73                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       436500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       436500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          150                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          150                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.486667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.486667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5979.452055                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5979.452055                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data           71                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           71                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       374500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       374500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.473333                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.473333                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5274.647887                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5274.647887                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        81000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        81000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        72000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        72000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         5345                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           5345                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        60309                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        60309                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   3857637500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   3857637500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        65654                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        65654                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.918588                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.918588                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 63964.540947                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 63964.540947                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        60309                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        60309                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   3797328500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   3797328500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.918588                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.918588                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 62964.540947                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 62964.540947                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  50675045000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.698717                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1441110                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           140909                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.227239                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        367628500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.698717                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.928085                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.928085                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          3215290                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         3215290                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  50675045000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            496501                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       920330                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        21852                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          763656                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             437                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           229                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            666                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           22                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           22                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           394512                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          394512                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         21981                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       474521                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           22                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           22                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        35795                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1318642                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        10081                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       382403                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        10162                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       373448                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         9775                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       370968                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2511274                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1526528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     45735936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       429440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     13050816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       432896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     12702144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       416384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     12587264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               86881408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          978011                       # Total snoops (count)
system.tol2bus.snoopTraffic                  30444480                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1787953                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.372988                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.617272                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1212796     67.83%     67.83% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 516588     28.89%     96.72% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  32077      1.79%     98.52% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  19825      1.11%     99.63% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   6667      0.37%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1787953                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1398393482                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         207625474                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           5188774                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         206452454                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           4980814                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         679843011                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          17951911                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         211998938                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           5156732                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               126239129000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 107435                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740096                       # Number of bytes of host memory used
host_op_rate                                   107607                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1676.63                       # Real time elapsed on the host
host_tick_rate                               45068919                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   180128781                       # Number of instructions simulated
sim_ops                                     180418176                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.075564                       # Number of seconds simulated
sim_ticks                                 75564084000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.583778                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                5040421                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             5112830                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           186487                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted          5267757                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             29743                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          37878                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            8135                       # Number of indirect misses.
system.cpu0.branchPred.lookups                5398421                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         5941                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          5686                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           179456                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   4225804                       # Number of branches committed
system.cpu0.commit.bw_lim_events               381698                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls          22340                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts        3062041                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            30014326                       # Number of instructions committed
system.cpu0.commit.committedOps              30019929                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    141319937                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.212425                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.095850                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    133892383     94.74%     94.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      2801901      1.98%     96.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       479088      0.34%     97.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       189946      0.13%     97.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       140348      0.10%     97.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       130440      0.09%     97.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1706093      1.21%     98.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1598040      1.13%     99.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       381698      0.27%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    141319937                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                   8932766                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               59523                       # Number of function calls committed.
system.cpu0.commit.int_insts                 25456738                       # Number of committed integer instructions.
system.cpu0.commit.loads                      8270827                       # Number of loads committed
system.cpu0.commit.membars                       9582                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        10065      0.03%      0.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        16415613     54.68%     54.72% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6568      0.02%     54.74% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             792      0.00%     54.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       3954278     13.17%     67.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           466      0.00%     67.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt        442103      1.47%     69.39% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult       120651      0.40%     69.79% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     69.79% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv        147505      0.49%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc       146899      0.49%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        4466995     14.88%     85.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        187130      0.62%     86.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead      3809518     12.69%     98.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite       311346      1.04%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         30019929                       # Class of committed instruction
system.cpu0.commit.refs                       8774989                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   30014326                       # Number of Instructions Simulated
system.cpu0.committedOps                     30019929                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.981967                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.981967                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            130873918                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 7076                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             4493902                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              34517416                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 3293693                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                  4820367                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                185197                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                12226                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2638729                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                    5398421                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                   640383                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    139170515                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                14036                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           74                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      38397756                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                 384456                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.036103                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           2449083                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           5070164                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.256789                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         141811904                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.270824                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.705539                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               115622802     81.53%     81.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                20359334     14.36%     95.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  822101      0.58%     96.47% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 4458189      3.14%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  146769      0.10%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   19554      0.01%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  346800      0.24%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   28462      0.02%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    7893      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           141811904                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                  9237773                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 8693000                       # number of floating regfile writes
system.cpu0.idleCycles                        7718484                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              183944                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 4442708                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.360918                       # Inst execution rate
system.cpu0.iew.exec_refs                    32036467                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    511888                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               51442103                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              9139374                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             13660                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts            90155                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts              533794                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           33026289                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             31524579                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           152461                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             53968224                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                536141                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             44495675                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                185197                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             45537757                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      2483598                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           12066                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          113                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         3638                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           16                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads       868547                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores        29632                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          3638                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect        47065                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        136879                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 25913853                       # num instructions consuming a value
system.cpu0.iew.wb_count                     30812727                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.857245                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 22214510                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.206063                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      30842069                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                57554210                       # number of integer regfile reads
system.cpu0.int_regfile_writes               17231011                       # number of integer regfile writes
system.cpu0.ipc                              0.200724                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.200724                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            12417      0.02%      0.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             17117300     31.63%     31.65% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6728      0.01%     31.66% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  829      0.00%     31.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            3968932      7.33%     39.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                505      0.00%     39.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt             489913      0.91%     39.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult            120797      0.22%     40.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     40.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv             147505      0.27%     40.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc            149334      0.28%     40.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     40.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     40.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     40.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     40.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     40.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     40.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     40.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     40.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     40.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     40.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     40.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     40.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     40.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     40.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     40.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     40.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     40.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     40.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     40.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     40.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     40.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     40.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     40.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     40.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     40.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     40.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     40.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     40.68% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            18551463     34.28%     74.95% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             193411      0.36%     75.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead       13047002     24.11%     99.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite        314548      0.58%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              54120684                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               20476314                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           38730310                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses      9008181                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          10661946                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    6720167                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.124170                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 345444      5.14%      5.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      5.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      5.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    1      0.00%      5.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      5.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                 1389      0.02%      5.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   1      0.00%      5.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      5.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv               680919     10.13%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                 181      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               4129562     61.45%     76.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 7383      0.11%     76.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead          1555277     23.14%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              10      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              40352120                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         218159465                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     21804546                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         25374343                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  33002023                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 54120684                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded              24266                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined        3006363                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           116335                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1926                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      3018112                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    141811904                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.381637                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.167585                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          122815628     86.60%     86.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            6350369      4.48%     91.08% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            3045743      2.15%     93.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2318440      1.63%     94.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            4048811      2.86%     97.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1957924      1.38%     99.10% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             585695      0.41%     99.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             289877      0.20%     99.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             399417      0.28%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      141811904                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.361938                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           147793                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           90863                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             9139374                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores             533794                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                9261561                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               4811902                       # number of misc regfile writes
system.cpu0.numCycles                       149530388                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1597884                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              101243773                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             25321942                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6767588                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 4341465                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              25939853                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               163985                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             47620194                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              33650529                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           28449012                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                  5957400                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                235662                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                185197                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             29789488                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 3127075                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         10265210                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        37354984                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        294581                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              7394                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 16684238                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          7243                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   173993468                       # The number of ROB reads
system.cpu0.rob.rob_writes                   66656275                       # The number of ROB writes
system.cpu0.timesIdled                          77637                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2352                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.438063                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4983082                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             5011242                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           176626                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          5140845                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             13014                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          14825                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            1811                       # Number of indirect misses.
system.cpu1.branchPred.lookups                5220427                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1314                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          5414                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           171505                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4039891                       # Number of branches committed
system.cpu1.commit.bw_lim_events               364412                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls          21713                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        3132445                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            28976335                       # Number of instructions committed
system.cpu1.commit.committedOps              28983310                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    139225081                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.208176                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.090144                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    132215374     94.97%     94.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      2580227      1.85%     96.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       409896      0.29%     97.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       152579      0.11%     97.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       117571      0.08%     97.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       122739      0.09%     97.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1709702      1.23%     98.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      1552581      1.12%     99.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       364412      0.26%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    139225081                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                   8870944                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               24892                       # Number of function calls committed.
system.cpu1.commit.int_insts                 24452918                       # Number of committed integer instructions.
system.cpu1.commit.loads                      8038324                       # Number of loads committed
system.cpu1.commit.membars                      11341                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        11341      0.04%      0.04% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        15797589     54.51%     54.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            230      0.00%     54.55% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             320      0.00%     54.55% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd       3923371     13.54%     68.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     68.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt        443184      1.53%     69.61% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult       121242      0.42%     70.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     70.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv        147456      0.51%     70.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc       147648      0.51%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        4267615     14.72%     85.77% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite         35271      0.12%     85.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead      3776123     13.03%     98.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite       311920      1.08%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         28983310                       # Class of committed instruction
system.cpu1.commit.refs                       8390929                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   28976335                       # Number of Instructions Simulated
system.cpu1.committedOps                     28983310                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.857720                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.857720                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            130605174                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 5143                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4409917                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              33540744                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 1910308                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  4410408                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                177322                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                12517                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2616729                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    5220427                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                   521953                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    138570660                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                 6317                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      37487929                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                 364886                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.037088                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles            966838                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4996096                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.266327                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         139719941                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.268449                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.699794                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               114067800     81.64%     81.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                19986544     14.30%     95.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  741009      0.53%     96.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4425259      3.17%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  123591      0.09%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    8899      0.01%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  344285      0.25%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   21607      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     947      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           139719941                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                  9182069                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                 8637235                       # number of floating regfile writes
system.cpu1.idleCycles                        1038987                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              175585                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4257454                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.377824                       # Inst execution rate
system.cpu1.iew.exec_refs                    31907146                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    357698                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               51681626                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              8932454                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             12105                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts            82621                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              378091                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           32059880                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             31549448                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           145757                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             53182120                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                533235                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             44288768                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                177322                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             45332274                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      2496917                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            4403                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           46                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         4347                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       894130                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        25486                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          4347                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        37930                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        137655                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 25372197                       # num instructions consuming a value
system.cpu1.iew.wb_count                     29764679                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.857301                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 21751615                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.211459                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      29792887                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                56482626                       # number of integer regfile reads
system.cpu1.int_regfile_writes               16555260                       # number of integer regfile writes
system.cpu1.ipc                              0.205858                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.205858                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            13118      0.02%      0.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             16483618     30.91%     30.93% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 232      0.00%     30.93% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  320      0.00%     30.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd            3939083      7.39%     38.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     38.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt             495057      0.93%     39.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult            121504      0.23%     39.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     39.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv             147456      0.28%     39.75% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc            150375      0.28%     40.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     40.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     40.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     40.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     40.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     40.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     40.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     40.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     40.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     40.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     40.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     40.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     40.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     40.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     40.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     40.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     40.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     40.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     40.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     40.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     40.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     40.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     40.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     40.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     40.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     40.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     40.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     40.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     40.04% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            18483202     34.66%     74.70% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              37479      0.07%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead       13141041     24.64%     99.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite        315392      0.59%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              53327877                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses               20567699                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads           38891370                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses      8952297                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          10682798                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    6774845                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.127041                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 341947      5.05%      5.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      5.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      5.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    3      0.00%      5.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      5.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                 1618      0.02%      5.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   1      0.00%      5.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      5.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv               681964     10.07%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                  86      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               4175074     61.63%     76.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   33      0.00%     76.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead          1574119     23.23%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              39521905                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         214379672                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     20812382                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         24457999                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  32035575                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 53327877                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded              24305                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        3076570                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           120502                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved          2592                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      3140351                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    139719941                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.381677                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.171246                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          121231796     86.77%     86.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            6007635      4.30%     91.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2936119      2.10%     93.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2273555      1.63%     94.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            4052171      2.90%     97.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1965222      1.41%     99.10% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             574734      0.41%     99.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             285531      0.20%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             393178      0.28%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      139719941                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.378860                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           145686                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           90362                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             8932454                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             378091                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                9207096                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               4782901                       # number of misc regfile writes
system.cpu1.numCycles                       140758928                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    10236589                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              101385199                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             24601936                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6764949                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 2941756                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              25760114                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               160401                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             46350899                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              32680047                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           27802705                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  5538615                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 72248                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                177322                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             29450497                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 3200769                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         10245753                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        36105146                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        226552                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              6424                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 16564904                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          6404                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   170966024                       # The number of ROB reads
system.cpu1.rob.rob_writes                   64726630                       # The number of ROB writes
system.cpu1.timesIdled                          14652                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.490952                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                4968604                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             4994026                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           177578                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          5131252                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             12777                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          14940                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            2163                       # Number of indirect misses.
system.cpu2.branchPred.lookups                5211389                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1542                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          5333                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           172344                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   4025096                       # Number of branches committed
system.cpu2.commit.bw_lim_events               362831                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls          21464                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        3147293                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            28870517                       # Number of instructions committed
system.cpu2.commit.committedOps              28877385                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    139139441                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.207543                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.087965                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    132141263     94.97%     94.97% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      2584385      1.86%     96.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       407528      0.29%     97.12% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       153030      0.11%     97.23% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       119591      0.09%     97.32% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       122008      0.09%     97.40% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6      1713833      1.23%     98.64% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      1534972      1.10%     99.74% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       362831      0.26%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    139139441                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                   8839377                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               25097                       # Number of function calls committed.
system.cpu2.commit.int_insts                 24362695                       # Number of committed integer instructions.
system.cpu2.commit.loads                      8007027                       # Number of loads committed
system.cpu2.commit.membars                      11240                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        11240      0.04%      0.04% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        15737132     54.50%     54.54% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            310      0.00%     54.54% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             320      0.00%     54.54% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd       3907526     13.53%     68.07% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     68.07% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt        443312      1.54%     69.60% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult       121237      0.42%     70.02% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     70.02% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv        147456      0.51%     70.53% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc       147712      0.51%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        4252210     14.73%     85.77% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite         36796      0.13%     85.90% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead      3760150     13.02%     98.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite       311984      1.08%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         28877385                       # Class of committed instruction
system.cpu2.commit.refs                       8361140                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   28870517                       # Number of Instructions Simulated
system.cpu2.committedOps                     28877385                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.879078                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.879078                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            130513286                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 5258                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             4393084                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              33453595                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 1928497                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  4407530                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                178204                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                13807                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2608736                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    5211389                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                   527214                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    138448244                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                 6562                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      37418705                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 366876                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.036997                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           1004559                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           4981381                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.265642                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         139636253                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.268113                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.700334                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               114049943     81.68%     81.68% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                19932689     14.27%     95.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  741275      0.53%     96.48% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 4406996      3.16%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  123568      0.09%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                    8996      0.01%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  347727      0.25%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   23996      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    1063      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           139636253                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                  9149660                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                 8604985                       # number of floating regfile writes
system.cpu2.idleCycles                        1225250                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              176502                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 4243705                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.377956                       # Inst execution rate
system.cpu2.iew.exec_refs                    32036617                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    359220                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               51504594                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              8903876                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             11970                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts            83983                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              380510                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           31968764                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             31677397                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           146140                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             53239409                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                533698                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents             44351839                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                178204                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles             45394537                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked      2506711                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads            4342                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           57                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         4505                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       896849                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores        26397                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          4505                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        39584                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        136918                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 25264488                       # num instructions consuming a value
system.cpu2.iew.wb_count                     29664307                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.857529                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 21665043                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.210592                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      29693099                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                56527654                       # number of integer regfile reads
system.cpu2.int_regfile_writes               16500146                       # number of integer regfile writes
system.cpu2.ipc                              0.204957                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.204957                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            12930      0.02%      0.02% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             16428284     30.77%     30.80% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 313      0.00%     30.80% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  320      0.00%     30.80% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd            3922944      7.35%     38.15% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     38.15% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt             494794      0.93%     39.07% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult            121521      0.23%     39.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     39.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv             147456      0.28%     39.58% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc            150295      0.28%     39.86% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     39.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     39.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     39.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     39.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     39.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     39.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     39.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     39.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     39.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     39.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     39.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     39.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     39.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     39.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     39.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     39.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     39.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     39.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     39.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     39.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     39.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     39.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     39.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     39.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     39.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     39.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     39.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     39.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     39.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     39.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     39.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     39.86% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            18564074     34.77%     74.63% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite              39154      0.07%     74.71% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead       13188115     24.70%     99.41% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite        315349      0.59%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              53385549                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses               20598438                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads           38953733                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses      8920000                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes          10665483                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    6802807                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.127428                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 338204      4.97%      4.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      4.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      4.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    8      0.00%      4.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      4.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                 1318      0.02%      4.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   1      0.00%      4.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      4.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv               674292      9.91%     14.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                  76      0.00%     14.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     14.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     14.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     14.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     14.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     14.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     14.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     14.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     14.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     14.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     14.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     14.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     14.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     14.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     14.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     14.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     14.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     14.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     14.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     14.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     14.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     14.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     14.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     14.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     14.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     14.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     14.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     14.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     14.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     14.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     14.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     14.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     14.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     14.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead               4206558     61.84%     76.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   81      0.00%     76.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead          1582266     23.26%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              39576988                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         214378051                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     20744307                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         24399165                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  31944403                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 53385549                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded              24361                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        3091379                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           121626                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved          2897                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      3155793                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    139636253                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.382319                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.171994                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          121137032     86.75%     86.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            6003556      4.30%     91.05% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2937884      2.10%     93.16% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2261577      1.62%     94.77% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            4070597      2.92%     97.69% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            1978946      1.42%     99.11% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             572603      0.41%     99.52% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             283706      0.20%     99.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             390352      0.28%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      139636253                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.378993                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           144416                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           90578                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             8903876                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             380510                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                9174428                       # number of misc regfile reads
system.cpu2.misc_regfile_writes               4767243                       # number of misc regfile writes
system.cpu2.numCycles                       140861503                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    10135112                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              101258729                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             24509432                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               6785375                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 2955691                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              25796072                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               160130                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             46227575                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              32591819                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           27724384                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  5530714                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 72215                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                178204                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             29477545                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 3214952                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups         10229852                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        35997723                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles        235370                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts              6358                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 16544288                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts          6344                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   170790940                       # The number of ROB reads
system.cpu2.rob.rob_writes                   64546523                       # The number of ROB writes
system.cpu2.timesIdled                          15607                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.559056                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                4977912                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             4999959                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           175751                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          5133731                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             13165                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          14727                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            1562                       # Number of indirect misses.
system.cpu3.branchPred.lookups                5213532                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1099                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          5415                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           170610                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   4036625                       # Number of branches committed
system.cpu3.commit.bw_lim_events               364988                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          21722                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        3119054                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            28952934                       # Number of instructions committed
system.cpu3.commit.committedOps              28959910                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    139000296                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.208344                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.090670                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    131998956     94.96%     94.96% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      2575197      1.85%     96.82% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       409242      0.29%     97.11% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       153002      0.11%     97.22% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       118024      0.08%     97.31% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       122793      0.09%     97.39% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      1705400      1.23%     98.62% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      1552694      1.12%     99.74% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       364988      0.26%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    139000296                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                   8864616                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               24944                       # Number of function calls committed.
system.cpu3.commit.int_insts                 24432454                       # Number of committed integer instructions.
system.cpu3.commit.loads                      8031436                       # Number of loads committed
system.cpu3.commit.membars                      11345                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        11345      0.04%      0.04% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        15783817     54.50%     54.54% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            228      0.00%     54.54% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             320      0.00%     54.54% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd       3920057     13.54%     68.08% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     68.08% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt        443440      1.53%     69.61% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult       121286      0.42%     70.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     70.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv        147456      0.51%     70.54% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc       147776      0.51%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        4264298     14.72%     85.77% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite         35286      0.12%     85.90% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead      3772553     13.03%     98.92% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite       312048      1.08%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         28959910                       # Class of committed instruction
system.cpu3.commit.refs                       8384185                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   28952934                       # Number of Instructions Simulated
system.cpu3.committedOps                     28959910                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.854441                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.854441                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            130390113                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 5173                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             4404874                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              33498048                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 1906874                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  4407626                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                176424                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                13490                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2611408                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    5213532                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                   520958                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    138339928                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                 6157                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      37444410                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                 363130                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.037094                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles            970952                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           4991077                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.266413                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         139492445                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.268573                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.699805                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               113867945     81.63%     81.63% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                19965213     14.31%     95.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  739560      0.53%     96.47% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 4422146      3.17%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  123324      0.09%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                    8841      0.01%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  343178      0.25%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   21304      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     934      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           139492445                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                  9174465                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                 8629163                       # number of floating regfile writes
system.cpu3.idleCycles                        1057874                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              174622                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 4253272                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.377804                       # Inst execution rate
system.cpu3.iew.exec_refs                    31847041                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    357633                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               51617809                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              8921970                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             12172                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts            79841                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              377831                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           32023026                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             31489408                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           145462                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             53100522                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                534166                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents             44232370                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                176424                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles             45274914                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked      2492213                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads            4375                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         4366                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       890534                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        25082                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          4366                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        37194                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        137428                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 25354602                       # num instructions consuming a value
system.cpu3.iew.wb_count                     29734948                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.857021                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 21729415                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.211561                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      29763030                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                56396912                       # number of integer regfile reads
system.cpu3.int_regfile_writes               16537688                       # number of integer regfile writes
system.cpu3.ipc                              0.205997                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.205997                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            13124      0.02%      0.02% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             16466063     30.92%     30.95% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 231      0.00%     30.95% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  320      0.00%     30.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd            3935366      7.39%     38.34% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     38.34% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt             494580      0.93%     39.27% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult            121511      0.23%     39.50% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     39.50% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv             147456      0.28%     39.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc            150310      0.28%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     40.06% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            18441060     34.63%     74.69% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite              37492      0.07%     74.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead       13123173     24.65%     99.41% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite        315298      0.59%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              53245984                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses               20541753                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads           38843239                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses      8944173                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes          10665900                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    6760588                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.126969                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 340983      5.04%      5.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      5.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      5.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%      5.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      5.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                 1665      0.02%      5.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%      5.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      5.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv               680182     10.06%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                  82      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead               4165509     61.61%     76.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   37      0.00%     76.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead          1572122     23.25%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               8      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              39451695                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         214022346                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     20790775                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         24424608                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  31998724                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 53245984                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded              24302                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        3063116                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           120584                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved          2580                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      3129674                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    139492445                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.381712                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.171260                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          121031942     86.77%     86.77% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            5997246      4.30%     91.07% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2933870      2.10%     93.17% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2270717      1.63%     94.80% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            4046240      2.90%     97.70% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            1961498      1.41%     99.10% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             573510      0.41%     99.51% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             284039      0.20%     99.72% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             393383      0.28%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      139492445                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.378839                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           145891                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           90196                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             8921970                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             377831                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                9199276                       # number of misc regfile reads
system.cpu3.misc_regfile_writes               4780015                       # number of misc regfile writes
system.cpu3.numCycles                       140550319                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    10445879                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              101239134                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             24581686                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               6714194                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 2937889                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              25701913                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               161833                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             46291112                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              32637933                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           27766918                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  5530582                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 68850                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                176424                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             29380710                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 3185232                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups         10231465                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        36059647                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles        227706                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              6436                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 16536724                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          6426                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   170703833                       # The number of ROB reads
system.cpu3.rob.rob_writes                   64650344                       # The number of ROB writes
system.cpu3.timesIdled                          14293                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      9026182                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      16456991                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      5007956                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      1627071                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     11021235                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6315275                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     23899414                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7942346                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  75564084000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            8937406                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       187922                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7243284                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             7590                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           4080                       # Transaction distribution
system.membus.trans_dist::ReadExReq             76707                       # Transaction distribution
system.membus.trans_dist::ReadExResp            75845                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       8937408                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     25470242                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               25470242                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    588875072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               588875072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            11337                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           9025785                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9025785    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             9025785                       # Request fanout histogram
system.membus.respLayer1.occupancy        46357105747                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             61.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         18195914513                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              24.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1788                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          895                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    5736066.480447                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   8864095.935528                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          895    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        12000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value     69189500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            895                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    70430304500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   5133779500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  75564084000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst       509418                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          509418                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst       509418                       # number of overall hits
system.cpu2.icache.overall_hits::total         509418                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        17796                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         17796                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        17796                       # number of overall misses
system.cpu2.icache.overall_misses::total        17796                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1058145499                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1058145499                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1058145499                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1058145499                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst       527214                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       527214                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst       527214                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       527214                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.033755                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.033755                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.033755                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.033755                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 59459.738087                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 59459.738087                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 59459.738087                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 59459.738087                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          140                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           28                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        16871                       # number of writebacks
system.cpu2.icache.writebacks::total            16871                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          925                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          925                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          925                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          925                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        16871                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        16871                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        16871                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        16871                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    991330499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    991330499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    991330499                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    991330499                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.032000                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.032000                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.032000                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.032000                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 58759.439215                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 58759.439215                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 58759.439215                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 58759.439215                       # average overall mshr miss latency
system.cpu2.icache.replacements                 16871                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst       509418                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         509418                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        17796                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        17796                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1058145499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1058145499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst       527214                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       527214                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.033755                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.033755                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 59459.738087                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 59459.738087                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          925                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          925                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        16871                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        16871                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    991330499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    991330499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.032000                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.032000                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 58759.439215                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 58759.439215                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  75564084000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             540986                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            16903                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            32.005324                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          1071299                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         1071299                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  75564084000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      2883375                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         2883375                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      2883375                       # number of overall hits
system.cpu2.dcache.overall_hits::total        2883375                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      5700991                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5700991                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      5700991                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5700991                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 425587334492                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 425587334492                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 425587334492                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 425587334492                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      8584366                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      8584366                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      8584366                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      8584366                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.664113                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.664113                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.664113                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.664113                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 74651.465770                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 74651.465770                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 74651.465770                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 74651.465770                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs    108900503                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        12510                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          2539903                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            224                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    42.875851                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    55.848214                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks        59480                       # number of writebacks
system.cpu2.dcache.writebacks::total            59480                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      2746184                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      2746184                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      2746184                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      2746184                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      2954807                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2954807                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      2954807                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2954807                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 252577350137                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 252577350137                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 252577350137                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 252577350137                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.344208                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.344208                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.344208                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.344208                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 85480.151542                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 85480.151542                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 85480.151542                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 85480.151542                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2950004                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      2675941                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        2675941                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      5562846                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      5562846                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 415120047500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 415120047500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      8238787                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8238787                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.675202                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.675202                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 74623.681385                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 74623.681385                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2630354                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2630354                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      2932492                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2932492                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 251030736000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 251030736000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.355937                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.355937                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 85603.212558                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 85603.212558                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       207434                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        207434                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       138145                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       138145                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  10467286992                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  10467286992                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       345579                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       345579                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.399749                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.399749                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 75770.292026                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 75770.292026                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       115830                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       115830                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        22315                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        22315                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   1546614137                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1546614137                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.064573                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.064573                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 69308.274121                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 69308.274121                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data         3045                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         3045                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          977                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          977                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     33719500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     33719500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         4022                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         4022                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.242914                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.242914                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 34513.306039                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 34513.306039                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          495                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          495                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          482                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          482                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      3147000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      3147000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.119841                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.119841                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  6529.045643                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6529.045643                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data         1454                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1454                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         1445                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1445                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     10556000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     10556000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data         2899                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         2899                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.498448                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.498448                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7305.190311                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7305.190311                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         1386                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1386                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      9355000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      9355000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.478096                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.478096                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6749.639250                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6749.639250                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      2158000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      2158000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1973000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1973000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1188                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1188                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         4145                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         4145                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data    121923500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total    121923500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         5333                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         5333                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.777236                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.777236                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 29414.595899                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 29414.595899                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         4144                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         4144                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data    117778500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total    117778500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.777049                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.777049                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 28421.452703                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 28421.452703                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  75564084000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.544933                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5851895                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2957707                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             1.978524                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.544933                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.985779                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.985779                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         20150920                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        20150920                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1958                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          980                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    5397361.224490                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   8624809.436874                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          980    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        10000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value     69376500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            980                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    70274670000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   5289414000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  75564084000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst       504282                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          504282                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst       504282                       # number of overall hits
system.cpu3.icache.overall_hits::total         504282                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        16676                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         16676                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        16676                       # number of overall misses
system.cpu3.icache.overall_misses::total        16676                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    928009000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    928009000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    928009000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    928009000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst       520958                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       520958                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst       520958                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       520958                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.032010                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.032010                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.032010                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.032010                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 55649.376349                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 55649.376349                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 55649.376349                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 55649.376349                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          155                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    19.375000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        15865                       # number of writebacks
system.cpu3.icache.writebacks::total            15865                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          811                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          811                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          811                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          811                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        15865                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        15865                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        15865                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        15865                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    873316000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    873316000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    873316000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    873316000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.030454                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.030454                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.030454                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.030454                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 55046.706587                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 55046.706587                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 55046.706587                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 55046.706587                       # average overall mshr miss latency
system.cpu3.icache.replacements                 15865                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst       504282                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         504282                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        16676                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        16676                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    928009000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    928009000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst       520958                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       520958                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.032010                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.032010                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 55649.376349                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 55649.376349                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          811                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          811                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        15865                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        15865                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    873316000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    873316000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.030454                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.030454                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 55046.706587                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 55046.706587                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  75564084000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             534942                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            15897                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            33.650500                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          1057781                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         1057781                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  75564084000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      2877142                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         2877142                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      2877142                       # number of overall hits
system.cpu3.dcache.overall_hits::total        2877142                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      5726293                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       5726293                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      5726293                       # number of overall misses
system.cpu3.dcache.overall_misses::total      5726293                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 427966714039                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 427966714039                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 427966714039                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 427966714039                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      8603435                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      8603435                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      8603435                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      8603435                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.665582                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.665582                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.665582                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.665582                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 74737.131690                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 74737.131690                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 74737.131690                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 74737.131690                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs    108518289                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        14228                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs          2526039                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            232                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    42.959863                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    61.327586                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks        59406                       # number of writebacks
system.cpu3.dcache.writebacks::total            59406                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2779222                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2779222                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2779222                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2779222                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      2947071                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      2947071                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      2947071                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      2947071                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 251958427787                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 251958427787                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 251958427787                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 251958427787                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.342546                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.342546                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.342546                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.342546                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 85494.522455                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 85494.522455                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 85494.522455                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 85494.522455                       # average overall mshr miss latency
system.cpu3.dcache.replacements               2941929                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      2670722                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2670722                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      5588562                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      5588562                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 417453009500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 417453009500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      8259284                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8259284                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.676640                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.676640                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 74697.750423                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 74697.750423                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2664371                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2664371                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      2924191                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      2924191                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 250404831000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 250404831000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.354049                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.354049                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 85632.173480                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 85632.173480                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       206420                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        206420                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       137731                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       137731                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  10513704539                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  10513704539                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       344151                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       344151                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.400205                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.400205                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 76335.062833                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 76335.062833                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       114851                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       114851                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        22880                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        22880                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   1553596787                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1553596787                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.066482                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.066482                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 67901.957474                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 67901.957474                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data         3101                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         3101                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          981                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          981                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     30950500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     30950500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         4082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         4082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.240323                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.240323                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 31549.949032                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 31549.949032                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          467                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          467                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          514                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          514                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      2707000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2707000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.125919                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.125919                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  5266.536965                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5266.536965                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data         1492                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1492                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         1385                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1385                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     10111000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     10111000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data         2877                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         2877                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.481404                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.481404                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7300.361011                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7300.361011                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         1335                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1335                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      8989000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      8989000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.464025                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.464025                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6733.333333                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6733.333333                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      2306000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      2306000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      2093000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      2093000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1051                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1051                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         4364                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         4364                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data    124947000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total    124947000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         5415                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         5415                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.805910                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.805910                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 28631.301558                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 28631.301558                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            5                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            5                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         4359                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         4359                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data    120579000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total    120579000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.804986                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.804986                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 27662.078458                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 27662.078458                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  75564084000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.583425                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5837500                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          2949920                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             1.978867                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.583425                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.986982                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.986982                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         20181513                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        20181513                       # Number of data accesses
system.cpu0.numPwrStateTransitions                592                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          296                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    2699628.378378                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   3975745.739074                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          296    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        11500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     13562500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            296                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    74764994000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    799090000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  75564084000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst       562879                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          562879                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst       562879                       # number of overall hits
system.cpu0.icache.overall_hits::total         562879                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        77504                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         77504                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        77504                       # number of overall misses
system.cpu0.icache.overall_misses::total        77504                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5592327498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5592327498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5592327498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5592327498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst       640383                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       640383                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst       640383                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       640383                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.121028                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.121028                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.121028                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.121028                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 72155.340344                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 72155.340344                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 72155.340344                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 72155.340344                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1394                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               25                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    55.760000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        73200                       # number of writebacks
system.cpu0.icache.writebacks::total            73200                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         4304                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         4304                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         4304                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         4304                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        73200                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        73200                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        73200                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        73200                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5255678498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5255678498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5255678498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5255678498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.114307                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.114307                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.114307                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.114307                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 71798.886585                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 71798.886585                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 71798.886585                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 71798.886585                       # average overall mshr miss latency
system.cpu0.icache.replacements                 73200                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst       562879                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         562879                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        77504                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        77504                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5592327498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5592327498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst       640383                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       640383                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.121028                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.121028                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 72155.340344                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 72155.340344                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         4304                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         4304                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        73200                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        73200                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5255678498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5255678498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.114307                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.114307                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 71798.886585                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 71798.886585                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  75564084000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             636184                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            73232                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.687241                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          1353966                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         1353966                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  75564084000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      3127470                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3127470                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      3127470                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3127470                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      5862809                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5862809                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      5862809                       # number of overall misses
system.cpu0.dcache.overall_misses::total      5862809                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 437772897398                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 437772897398                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 437772897398                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 437772897398                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      8990279                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      8990279                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      8990279                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      8990279                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.652128                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.652128                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.652128                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.652128                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 74669.479664                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 74669.479664                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 74669.479664                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 74669.479664                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    108658292                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        10259                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          2518452                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            186                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    43.144873                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    55.155914                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks        82384                       # number of writebacks
system.cpu0.dcache.writebacks::total            82384                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2891819                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2891819                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2891819                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2891819                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      2970990                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2970990                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      2970990                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2970990                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 254212710376                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 254212710376                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 254212710376                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 254212710376                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.330467                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.330467                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.330467                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.330467                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 85564.983516                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 85564.983516                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 85564.983516                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 85564.983516                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2968305                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      2815549                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2815549                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      5680491                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      5680491                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 424017492000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 424017492000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      8496040                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8496040                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.668605                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.668605                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 74644.514356                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 74644.514356                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2748383                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2748383                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      2932108                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2932108                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 251463004000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 251463004000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.345115                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.345115                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 85761.849154                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 85761.849154                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       311921                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        311921                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       182318                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       182318                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  13755405398                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  13755405398                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       494239                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       494239                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.368886                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.368886                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 75447.324993                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 75447.324993                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       143436                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       143436                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        38882                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        38882                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2749706376                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2749706376                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.078670                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.078670                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 70719.262795                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 70719.262795                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3920                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3920                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1024                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1024                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     32615500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     32615500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4944                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4944                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.207120                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.207120                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 31851.074219                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 31851.074219                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          853                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          853                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          171                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          171                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       939500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       939500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.034587                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.034587                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  5494.152047                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5494.152047                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2943                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2943                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1256                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1256                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      6604000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      6604000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4199                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4199                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.299119                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.299119                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5257.961783                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5257.961783                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1197                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1197                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      5425000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      5425000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.285068                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.285068                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4532.163743                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4532.163743                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       102500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       102500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        84500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        84500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2090                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2090                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         3596                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         3596                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    127223000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    127223000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         5686                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         5686                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.632431                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.632431                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 35379.032258                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 35379.032258                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         3596                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         3596                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    123627000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    123627000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.632431                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.632431                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 34379.032258                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 34379.032258                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  75564084000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.945884                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            6114163                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2972360                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             2.057006                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.945884                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998309                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998309                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         20982545                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        20982545                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  75564084000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               11640                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              576232                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                7303                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              578960                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                7020                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              579437                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                7203                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              577643                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2345438                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              11640                       # number of overall hits
system.l2.overall_hits::.cpu0.data             576232                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               7303                       # number of overall hits
system.l2.overall_hits::.cpu1.data             578960                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               7020                       # number of overall hits
system.l2.overall_hits::.cpu2.data             579437                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               7203                       # number of overall hits
system.l2.overall_hits::.cpu3.data             577643                       # number of overall hits
system.l2.overall_hits::total                 2345438                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             61561                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2389259                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              8710                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2369116                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              9851                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           2371740                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              8662                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           2364725                       # number of demand (read+write) misses
system.l2.demand_misses::total                9583624                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            61561                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2389259                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             8710                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2369116                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             9851                       # number of overall misses
system.l2.overall_misses::.cpu2.data          2371740                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             8662                       # number of overall misses
system.l2.overall_misses::.cpu3.data          2364725                       # number of overall misses
system.l2.overall_misses::total               9583624                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5007838000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 242930779995                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    747248500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 241140054492                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    881580500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 241299490495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    762627000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 240710489497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     973480108479                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5007838000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 242930779995                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    747248500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 241140054492                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    881580500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 241299490495                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    762627000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 240710489497                       # number of overall miss cycles
system.l2.overall_miss_latency::total    973480108479                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           73201                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         2965491                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           16013                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2948076                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           16871                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         2951177                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           15865                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         2942368                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11929062                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          73201                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        2965491                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          16013                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2948076                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          16871                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        2951177                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          15865                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        2942368                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11929062                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.840986                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.805687                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.543933                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.803614                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.583901                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.803659                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.545982                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.803681                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.803385                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.840986                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.805687                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.543933                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.803614                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.583901                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.803659                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.545982                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.803681                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.803385                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81347.573951                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 101676.201699                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85792.020666                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 101784.823745                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 89491.472947                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 101739.436235                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 88042.830755                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 101792.170124                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101577.452170                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81347.573951                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 101676.201699                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85792.020666                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 101784.823745                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 89491.472947                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 101739.436235                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 88042.830755                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 101792.170124                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101577.452170                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              187922                       # number of writebacks
system.l2.writebacks::total                    187922                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            200                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         136000                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           2622                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         142028                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           2285                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         142495                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           2380                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         142346                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              570356                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           200                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        136000                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          2622                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        142028                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          2285                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        142495                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          2380                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        142346                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             570356                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        61361                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2253259                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         6088                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2227088                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         7566                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      2229245                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         6282                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      2222379                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           9013268                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        61361                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2253259                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         6088                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2227088                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         7566                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      2229245                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         6282                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      2222379                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9013268                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4385421023                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 212284731004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    502007000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 210403171500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    641047500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 210493192004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    529608500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 209980794501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 849219973032                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4385421023                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 212284731004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    502007000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 210403171500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    641047500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 210493192004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    529608500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 209980794501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 849219973032                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.838254                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.759827                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.380191                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.755438                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.448462                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.755375                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.395966                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.755303                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.755572                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.838254                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.759827                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.380191                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.755438                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.448462                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.755375                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.395966                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.755303                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.755572                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71469.190903                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 94212.308041                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82458.442838                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 94474.565666                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 84727.398890                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 94423.534427                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 84305.714741                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 94484.691630                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94218.875222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71469.190903                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 94212.308041                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82458.442838                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 94474.565666                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 84727.398890                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 94423.534427                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 84305.714741                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 94484.691630                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94218.875222                       # average overall mshr miss latency
system.l2.replacements                        9274966                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       260875                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           260875                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       260875                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       260875                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        71363                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            71363                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        71363                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        71363                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      6094312                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       6094312                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu0.data             222                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             279                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             331                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             267                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1099                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           349                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            96                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           154                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           145                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                744                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      5323500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       495500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       439000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       643000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      6901000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          571                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          375                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          485                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          412                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1843                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.611208                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.256000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.317526                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.351942                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.403690                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 15253.581662                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  5161.458333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  2850.649351                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  4434.482759                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  9275.537634                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data          349                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           96                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          154                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          145                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           744                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      6894000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      1914500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      3087500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      2880500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     14776500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.611208                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.256000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.317526                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.351942                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.403690                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19753.581662                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19942.708333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20048.701299                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 19865.517241                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19860.887097                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           154                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           246                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           162                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                567                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           58                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          130                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          111                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          136                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              435                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       827500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       480000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data       655500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       621500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      2584500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           63                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          284                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          357                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          298                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1002                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.920635                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.457746                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.310924                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.456376                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.434132                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 14267.241379                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  3692.307692                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  5905.405405                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  4569.852941                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5941.379310                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             6                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           55                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          129                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          110                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          135                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          429                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1304000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      2669498                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      2268498                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      2751499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      8993495                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.873016                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.454225                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.308123                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.453020                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.428144                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 23709.090909                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20693.782946                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20622.709091                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20381.474074                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20963.857809                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             8873                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             7706                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             7404                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             7609                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 31592                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          29148                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          15594                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          15550                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          15569                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               75861                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2652419500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1545785500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   1503963000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   1509959000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7212127000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        38021                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        23300                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        22954                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        23178                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            107453                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.766629                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.669270                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.677442                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.671715                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.705992                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 90998.336078                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 99126.939849                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 96717.877814                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 96984.970133                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95070.286445                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        29148                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        15594                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        15550                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        15569                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          75861                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2360939500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1389845001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   1348463000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   1354269000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6453516501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.766629                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.669270                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.677442                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.671715                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.705992                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 80998.336078                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 89126.907849                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 86717.877814                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 86984.970133                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85070.279867                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         11640                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          7303                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          7020                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          7203                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              33166                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        61561                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         8710                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         9851                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         8662                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            88784                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5007838000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    747248500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    881580500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    762627000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7399294000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        73201                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        16013                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        16871                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        15865                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         121950                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.840986                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.543933                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.583901                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.545982                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.728036                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81347.573951                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85792.020666                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 89491.472947                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 88042.830755                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83340.399171                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          200                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         2622                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         2285                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         2380                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          7487                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        61361                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         6088                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         7566                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         6282                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        81297                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4385421023                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    502007000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    641047500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    529608500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6058084023                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.838254                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.380191                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.448462                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.395966                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.666642                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71469.190903                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82458.442838                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 84727.398890                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 84305.714741                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74517.928374                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       567359                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       571254                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       572033                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       570034                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2280680                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      2360111                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      2353522                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      2356190                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      2349156                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         9418979                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 240278360495                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 239594268992                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 239795527495                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 239200530497                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 958868687479                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      2927470                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2924776                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      2928223                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      2919190                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      11699659                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.806195                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.804685                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.804648                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.804729                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.805064                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 101808.076186                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 101802.434391                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 101772.576700                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 101824.029778                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101801.765083                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       136000                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       142028                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data       142495                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data       142346                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       562869                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      2224111                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      2211494                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      2213695                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      2206810                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      8856110                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 209923791504                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 209013326499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 209144729004                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 208626525501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 836708372508                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.759738                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.756124                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.755986                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.755967                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.756955                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 94385.483235                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94512.273829                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 94477.662462                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 94537.602014                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94478.091680                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  75564084000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    13141666                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9275030                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.416887                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       2.674990                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.778948                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       15.384662                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.102295                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       14.652499                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.127927                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data       14.594461                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.103189                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data       14.581030                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.041797                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.027796                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.240385                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001598                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.228945                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.001999                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.228038                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.001612                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.227829                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 167731406                       # Number of tag accesses
system.l2.tags.data_accesses                167731406                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  75564084000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3927104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     144208448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        389632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     142533376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        484224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     142671360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        402048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     142231936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          576848128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3927104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       389632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       484224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       402048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5203008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     12027008                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12027008                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          61361                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2253257                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           6088                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2227084                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           7566                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        2229240                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           6282                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        2222374                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             9013252                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       187922                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             187922                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         51970510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1908425807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          5156312                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1886258239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          6408124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       1888084291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          5320623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data       1882269042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            7633892948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     51970510                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      5156312                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      6408124                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      5320623                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         68855569                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      159163022                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            159163022                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      159163022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        51970510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1908425807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         5156312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1886258239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         6408124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      1888084291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         5320623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data      1882269042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           7793055971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    116532.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     61362.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2232416.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      6088.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2207441.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      7566.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   2209541.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      6282.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   2203174.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000571728250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7261                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7261                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            13714237                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             110051                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     9013253                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     187922                       # Number of write requests accepted
system.mem_ctrls.readBursts                   9013253                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   187922                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  79383                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 71390                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             56762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             79129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             78250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             65915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            111434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            103507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2817225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           3831152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1107863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             57819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           113989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           129433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           128586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           131695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            62983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            58128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             19888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             22014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             20028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             18949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             14156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.45                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.82                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 307805660479                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                44669350000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            475315722979                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34453.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53203.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7939483                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  104651                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.80                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               9013253                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               187922                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  108573                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  201521                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  474917                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  899476                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1281562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1443906                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1232894                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  977993                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  828366                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  670738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 461857                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 235408                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  72242                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  28916                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  11394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   4094                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1006268                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    575.618328                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   346.115166                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   426.585584                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       258272     25.67%     25.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       111946     11.12%     36.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        57691      5.73%     42.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        44838      4.46%     46.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        36116      3.59%     50.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        29599      2.94%     53.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        24840      2.47%     55.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        21399      2.13%     58.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       421567     41.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1006268                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7261                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1230.383556                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    284.958843                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1441.755271                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          4218     58.09%     58.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           26      0.36%     58.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           28      0.39%     58.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            3      0.04%     58.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            9      0.12%     59.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           40      0.55%     59.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           71      0.98%     60.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047          118      1.63%     62.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303          242      3.33%     65.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559          391      5.38%     70.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815          463      6.38%     77.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071          489      6.73%     83.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327          444      6.11%     90.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583          346      4.77%     94.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839          218      3.00%     97.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095          105      1.45%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351           30      0.41%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607           14      0.19%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            4      0.06%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            2      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7261                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7261                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.048065                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.044869                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.336533                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7098     97.76%     97.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               28      0.39%     98.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               92      1.27%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               35      0.48%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7261                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              571767680                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5080512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7457600                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               576848192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12027008                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      7566.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        98.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   7633.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    159.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        59.89                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    59.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   75564150000                       # Total gap between requests
system.mem_ctrls.avgGap                       8212.45                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3927168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    142874624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       389632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    141276224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       484224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    141410624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       402048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    141003136                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7457600                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 51971357.186040922999                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1890774246.664592504501                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 5156312.091336936690                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1869621340.212368488312                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 6408123.732433519326                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 1871399962.977120161057                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 5320622.956271129660                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 1866007348.147037506104                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 98692389.363179460168                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        61362                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2253257                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         6088                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2227084                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         7566                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      2229240                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         6282                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      2222374                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       187922                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1847676500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 118813723745                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    246963250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 118014908495                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    324203500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 118017264745                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    266555500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 117784427244                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1884237525250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30111.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     52729.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40565.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     52990.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     42850.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     52940.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     42431.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     52999.37                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10026700.04                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2519805960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1339320015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         12784141440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          113524560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5965081200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      34015057230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        372349920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        57109280325                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        755.772813                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    638680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2523300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  72402104000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4664890440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2479467045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         51003683220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          494735940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5965081200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      34298197320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        133916160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        99039971325                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1310.675205                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     39379500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2523300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  73001404500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1964                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          983                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5274782.807731                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   8589184.270000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          983    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        11000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     69270500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            983                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    70378972500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   5185111500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  75564084000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       505102                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          505102                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       505102                       # number of overall hits
system.cpu1.icache.overall_hits::total         505102                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        16851                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         16851                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        16851                       # number of overall misses
system.cpu1.icache.overall_misses::total        16851                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    915950000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    915950000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    915950000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    915950000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       521953                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       521953                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       521953                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       521953                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.032285                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.032285                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.032285                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.032285                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 54355.824580                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 54355.824580                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 54355.824580                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 54355.824580                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          289                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    28.900000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        16013                       # number of writebacks
system.cpu1.icache.writebacks::total            16013                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          838                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          838                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          838                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          838                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        16013                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        16013                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        16013                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        16013                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    859584500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    859584500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    859584500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    859584500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.030679                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.030679                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.030679                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.030679                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 53680.415912                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 53680.415912                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 53680.415912                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 53680.415912                       # average overall mshr miss latency
system.cpu1.icache.replacements                 16013                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       505102                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         505102                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        16851                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        16851                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    915950000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    915950000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       521953                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       521953                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.032285                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.032285                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 54355.824580                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 54355.824580                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          838                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          838                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        16013                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        16013                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    859584500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    859584500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.030679                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.030679                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 53680.415912                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 53680.415912                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  75564084000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             535567                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            16045                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            33.379059                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1059919                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1059919                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  75564084000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      2878485                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2878485                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      2878485                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2878485                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5734469                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5734469                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5734469                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5734469                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 429135701263                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 429135701263                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 429135701263                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 429135701263                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      8612954                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      8612954                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      8612954                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      8612954                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.665796                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.665796                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.665796                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.665796                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 74834.426913                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 74834.426913                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 74834.426913                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 74834.426913                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    108683274                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        16545                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          2530904                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            273                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    42.942472                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    60.604396                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        59608                       # number of writebacks
system.cpu1.dcache.writebacks::total            59608                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2782688                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2782688                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2782688                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2782688                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2951781                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2951781                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2951781                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2951781                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 252406306824                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 252406306824                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 252406306824                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 252406306824                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.342714                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.342714                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.342714                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.342714                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 85509.835189                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 85509.835189                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 85509.835189                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 85509.835189                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2947018                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      2672685                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2672685                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5596259                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5596259                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 418202393000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 418202393000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      8268944                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8268944                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.676780                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.676780                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 74728.920338                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 74728.920338                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2667063                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2667063                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2929196                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2929196                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 250818586000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 250818586000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.354241                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.354241                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 85627.109282                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 85627.109282                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       205800                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        205800                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       138210                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       138210                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  10933308263                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  10933308263                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       344010                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       344010                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.401762                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.401762                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 79106.492027                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 79106.492027                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       115625                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       115625                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        22585                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        22585                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1587720824                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1587720824                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.065652                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.065652                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 70299.792960                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 70299.792960                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         3088                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         3088                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1002                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1002                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     30202000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     30202000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         4090                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         4090                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.244988                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.244988                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 30141.716567                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 30141.716567                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          484                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          484                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          518                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          518                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2940500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2940500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.126650                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.126650                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  5676.640927                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5676.640927                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         1438                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1438                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1424                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1424                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      9993500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      9993500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         2862                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2862                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.497554                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.497554                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7017.907303                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7017.907303                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1375                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1375                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      8848500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      8848500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.480433                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.480433                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6435.272727                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6435.272727                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      2635500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2635500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      2405500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2405500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1059                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1059                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         4355                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         4355                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    126346500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    126346500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         5414                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         5414                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.804396                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.804396                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 29011.825488                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 29011.825488                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         4354                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         4354                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    121991500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    121991500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.804211                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.804211                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 28018.259072                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 28018.259072                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  75564084000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.598704                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            5843568                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2954989                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             1.977526                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.598704                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.987459                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.987459                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         20205598                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        20205598                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  75564084000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          11841550                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           33                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       448797                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       121949                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        20633421                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            8673                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          4647                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          13320                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          646                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          646                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           114583                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          114583                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        121950                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     11719635                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       219601                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      8910399                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        48039                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8853807                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        50613                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      8862861                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        47595                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      8838325                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              35831240                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9369600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    195063936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2049664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    192491712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2159488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    192681984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2030720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    192113472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              787960576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9313193                       # Total snoops (count)
system.tol2bus.snoopTraffic                  13803136                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         21245169                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.706441                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.726189                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9204477     43.33%     43.33% # Request fanout histogram
system.tol2bus.snoop_fanout::1                9475737     44.60%     87.93% # Request fanout histogram
system.tol2bus.snoop_fanout::2                2190442     10.31%     98.24% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 346208      1.63%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  28305      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           21245169                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        12332630301                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             16.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        4521951237                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             6.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          26481876                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        4510312479                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             6.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          25022842                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4541051705                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         109974091                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4517773442                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             6.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          25367942                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
