Info: Series:GW1N-9C Device:GW1NR-9C Package:QFN88P Speed:C6/I5
Info: Cell acumulador[0] not found
Info: Cell acumulador[0] not found
Info: Cell acumulador[1] not found
Info: Cell acumulador[1] not found
Info: Cell acumulador[2] not found
Info: Cell acumulador[2] not found
Info: Cell acumulador[3] not found
Info: Cell acumulador[3] not found
Info: Cell acumulador[4] not found
Info: Cell acumulador[4] not found
Info: Cell acumulador[5] not found
Info: Cell acumulador[5] not found

Info: Packing constants..
Info: Packing Shadow RAM..
Info: Packing GSR..
Info: Packing IOs..
Info: Packing diff IOs..
Info: Packing IO logic..
Info: Packing wide LUTs..
Info: Packing LUT5s..
Info: Packing LUT6s..
Info: Packing LUT7s..
Info: Packing LUT8s..
Info: Packing ALUs..
Info: Packing LUT-FFs..
Info: Packing non-LUT FFs..
Info: Packing PLLs..
Info: Checksum: 0xf2655ec1

Info: Annotating ports with timing budgets for target frequency 27.00 MHz
Info: Checksum: 0xf2655ec1

Info: Device utilisation:
Info: 	                 VCC:     1/    1   100%
Info: 	               SLICE:   967/ 8640    11%
Info: 	                 IOB:    21/  274     7%
Info: 	                ODDR:     0/  274     0%
Info: 	           MUX2_LUT5:   153/ 4320     3%
Info: 	           MUX2_LUT6:    76/ 2160     3%
Info: 	           MUX2_LUT7:    33/ 1080     3%
Info: 	           MUX2_LUT8:    16/ 1056     1%
Info: 	                 GND:     1/    1   100%
Info: 	                RAMW:     0/  270     0%
Info: 	                 GSR:     1/    1   100%
Info: 	                 OSC:     0/    1     0%
Info: 	                rPLL:     0/    2     0%

Info: Placed 21 cells based on constraints.
Info: Creating initial analytic placement for 388 cells, random placement wirelen = 15834.
Info:     at initial placer iter 0, wirelen = 575
Info:     at initial placer iter 1, wirelen = 531
Info:     at initial placer iter 2, wirelen = 608
Info:     at initial placer iter 3, wirelen = 550
Info: Running main analytical placer, max placement attempts per cell = 201295.
Info:     at iteration #1, type SLICE: wirelen solved = 621, spread = 5550, legal = 5557; time = 0.01s
Info:     at iteration #1, type MUX2_LUT6: wirelen solved = 5561, spread = 5670, legal = 5660; time = 0.00s
Info:     at iteration #1, type MUX2_LUT8: wirelen solved = 5366, spread = 5372, legal = 5487; time = 0.01s
Info:     at iteration #1, type MUX2_LUT7: wirelen solved = 5478, spread = 5478, legal = 5479; time = 0.00s
Info:     at iteration #1, type MUX2_LUT5: wirelen solved = 5431, spread = 5431, legal = 5431; time = 0.00s
Info:     at iteration #1, type VCC: wirelen solved = 5431, spread = 5431, legal = 5431; time = 0.00s
Info:     at iteration #1, type GND: wirelen solved = 5431, spread = 5431, legal = 5431; time = 0.00s
Info:     at iteration #1, type GSR: wirelen solved = 5431, spread = 5431, legal = 5431; time = 0.00s
Info:     at iteration #1, type ALL: wirelen solved = 553, spread = 5388, legal = 5635; time = 0.02s
Info:     at iteration #2, type SLICE: wirelen solved = 1088, spread = 4389, legal = 4660; time = 0.02s
Info:     at iteration #2, type MUX2_LUT6: wirelen solved = 4519, spread = 4590, legal = 4599; time = 0.00s
Info:     at iteration #2, type MUX2_LUT8: wirelen solved = 4133, spread = 4133, legal = 4285; time = 0.01s
Info:     at iteration #2, type MUX2_LUT7: wirelen solved = 4274, spread = 4274, legal = 4269; time = 0.00s
Info:     at iteration #2, type MUX2_LUT5: wirelen solved = 4247, spread = 4247, legal = 4247; time = 0.00s
Info:     at iteration #2, type VCC: wirelen solved = 4247, spread = 4247, legal = 4247; time = 0.00s
Info:     at iteration #2, type GND: wirelen solved = 4247, spread = 4247, legal = 4247; time = 0.00s
Info:     at iteration #2, type GSR: wirelen solved = 4247, spread = 4247, legal = 4247; time = 0.00s
Info:     at iteration #2, type ALL: wirelen solved = 628, spread = 3929, legal = 4160; time = 0.02s
Info:     at iteration #3, type SLICE: wirelen solved = 956, spread = 3742, legal = 4135; time = 0.01s
Info:     at iteration #3, type MUX2_LUT6: wirelen solved = 4060, spread = 4067, legal = 4083; time = 0.00s
Info:     at iteration #3, type MUX2_LUT8: wirelen solved = 3950, spread = 3953, legal = 4056; time = 0.01s
Info:     at iteration #3, type MUX2_LUT7: wirelen solved = 4041, spread = 4041, legal = 4043; time = 0.00s
Info:     at iteration #3, type MUX2_LUT5: wirelen solved = 4038, spread = 4038, legal = 4038; time = 0.00s
Info:     at iteration #3, type VCC: wirelen solved = 4038, spread = 4038, legal = 4038; time = 0.00s
Info:     at iteration #3, type GND: wirelen solved = 4038, spread = 4038, legal = 4038; time = 0.00s
Info:     at iteration #3, type GSR: wirelen solved = 4038, spread = 4038, legal = 4038; time = 0.00s
Info:     at iteration #3, type ALL: wirelen solved = 596, spread = 3176, legal = 3315; time = 0.01s
Info:     at iteration #4, type SLICE: wirelen solved = 1114, spread = 2746, legal = 3100; time = 0.01s
Info:     at iteration #4, type MUX2_LUT6: wirelen solved = 3017, spread = 3052, legal = 3088; time = 0.00s
Info:     at iteration #4, type MUX2_LUT8: wirelen solved = 2880, spread = 2877, legal = 2944; time = 0.00s
Info:     at iteration #4, type MUX2_LUT7: wirelen solved = 2941, spread = 2941, legal = 2951; time = 0.00s
Info:     at iteration #4, type MUX2_LUT5: wirelen solved = 2951, spread = 2951, legal = 2951; time = 0.00s
Info:     at iteration #4, type VCC: wirelen solved = 2951, spread = 2951, legal = 2951; time = 0.00s
Info:     at iteration #4, type GND: wirelen solved = 2951, spread = 2951, legal = 2951; time = 0.00s
Info:     at iteration #4, type GSR: wirelen solved = 2951, spread = 2951, legal = 2951; time = 0.00s
Info:     at iteration #4, type ALL: wirelen solved = 736, spread = 2897, legal = 3066; time = 0.02s
Info:     at iteration #5, type SLICE: wirelen solved = 1034, spread = 3123, legal = 3387; time = 0.01s
Info:     at iteration #5, type MUX2_LUT6: wirelen solved = 3301, spread = 3312, legal = 3335; time = 0.00s
Info:     at iteration #5, type MUX2_LUT8: wirelen solved = 3008, spread = 3008, legal = 3071; time = 0.00s
Info:     at iteration #5, type MUX2_LUT7: wirelen solved = 3071, spread = 3071, legal = 3071; time = 0.00s
Info:     at iteration #5, type MUX2_LUT5: wirelen solved = 3058, spread = 3058, legal = 3064; time = 0.00s
Info:     at iteration #5, type VCC: wirelen solved = 3064, spread = 3064, legal = 3064; time = 0.00s
Info:     at iteration #5, type GND: wirelen solved = 3064, spread = 3064, legal = 3064; time = 0.00s
Info:     at iteration #5, type GSR: wirelen solved = 3064, spread = 3064, legal = 3064; time = 0.00s
Info:     at iteration #5, type ALL: wirelen solved = 773, spread = 3142, legal = 3278; time = 0.01s
Info:     at iteration #6, type SLICE: wirelen solved = 1048, spread = 2987, legal = 3282; time = 0.01s
Info:     at iteration #6, type MUX2_LUT6: wirelen solved = 3191, spread = 3203, legal = 3229; time = 0.00s
Info:     at iteration #6, type MUX2_LUT8: wirelen solved = 2978, spread = 2975, legal = 3092; time = 0.01s
Info:     at iteration #6, type MUX2_LUT7: wirelen solved = 3091, spread = 3091, legal = 3093; time = 0.00s
Info:     at iteration #6, type MUX2_LUT5: wirelen solved = 3085, spread = 3085, legal = 3085; time = 0.00s
Info:     at iteration #6, type VCC: wirelen solved = 3085, spread = 3085, legal = 3085; time = 0.00s
Info:     at iteration #6, type GND: wirelen solved = 3085, spread = 3085, legal = 3085; time = 0.00s
Info:     at iteration #6, type GSR: wirelen solved = 3085, spread = 3085, legal = 3085; time = 0.00s
Info:     at iteration #6, type ALL: wirelen solved = 783, spread = 2992, legal = 3138; time = 0.01s
Info:     at iteration #7, type SLICE: wirelen solved = 1115, spread = 2571, legal = 3006; time = 0.01s
Info:     at iteration #7, type MUX2_LUT6: wirelen solved = 2926, spread = 2954, legal = 2961; time = 0.00s
Info:     at iteration #7, type MUX2_LUT8: wirelen solved = 2946, spread = 2946, legal = 3006; time = 0.00s
Info:     at iteration #7, type MUX2_LUT7: wirelen solved = 3005, spread = 3005, legal = 3006; time = 0.00s
Info:     at iteration #7, type MUX2_LUT5: wirelen solved = 3005, spread = 3005, legal = 3005; time = 0.00s
Info:     at iteration #7, type VCC: wirelen solved = 3005, spread = 3005, legal = 3005; time = 0.00s
Info:     at iteration #7, type GND: wirelen solved = 3005, spread = 3005, legal = 3005; time = 0.00s
Info:     at iteration #7, type GSR: wirelen solved = 3005, spread = 3005, legal = 3005; time = 0.00s
Info:     at iteration #7, type ALL: wirelen solved = 833, spread = 3026, legal = 3169; time = 0.01s
Info:     at iteration #8, type SLICE: wirelen solved = 1104, spread = 2974, legal = 3104; time = 0.01s
Info:     at iteration #8, type MUX2_LUT6: wirelen solved = 3033, spread = 3076, legal = 3099; time = 0.00s
Info:     at iteration #8, type MUX2_LUT8: wirelen solved = 2909, spread = 2907, legal = 2988; time = 0.01s
Info:     at iteration #8, type MUX2_LUT7: wirelen solved = 2985, spread = 2985, legal = 2988; time = 0.00s
Info:     at iteration #8, type MUX2_LUT5: wirelen solved = 2988, spread = 2988, legal = 2988; time = 0.00s
Info:     at iteration #8, type VCC: wirelen solved = 2988, spread = 2988, legal = 2988; time = 0.00s
Info:     at iteration #8, type GND: wirelen solved = 2988, spread = 2988, legal = 2988; time = 0.00s
Info:     at iteration #8, type GSR: wirelen solved = 2988, spread = 2988, legal = 2988; time = 0.00s
Info:     at iteration #8, type ALL: wirelen solved = 915, spread = 2440, legal = 2709; time = 0.02s
Info:     at iteration #9, type SLICE: wirelen solved = 1207, spread = 2493, legal = 2734; time = 0.01s
Info:     at iteration #9, type MUX2_LUT6: wirelen solved = 2649, spread = 2672, legal = 2688; time = 0.00s
Info:     at iteration #9, type MUX2_LUT8: wirelen solved = 2613, spread = 2617, legal = 2659; time = 0.01s
Info:     at iteration #9, type MUX2_LUT7: wirelen solved = 2654, spread = 2654, legal = 2660; time = 0.00s
Info:     at iteration #9, type MUX2_LUT5: wirelen solved = 2658, spread = 2658, legal = 2661; time = 0.00s
Info:     at iteration #9, type VCC: wirelen solved = 2661, spread = 2661, legal = 2661; time = 0.00s
Info:     at iteration #9, type GND: wirelen solved = 2661, spread = 2661, legal = 2661; time = 0.00s
Info:     at iteration #9, type GSR: wirelen solved = 2661, spread = 2661, legal = 2661; time = 0.00s
Info:     at iteration #9, type ALL: wirelen solved = 875, spread = 3302, legal = 3326; time = 0.01s
Info:     at iteration #10, type SLICE: wirelen solved = 1369, spread = 3120, legal = 3546; time = 0.01s
Info:     at iteration #10, type MUX2_LUT6: wirelen solved = 3437, spread = 3451, legal = 3474; time = 0.00s
Info:     at iteration #10, type MUX2_LUT8: wirelen solved = 3320, spread = 3320, legal = 3397; time = 0.00s
Info:     at iteration #10, type MUX2_LUT7: wirelen solved = 3390, spread = 3390, legal = 3398; time = 0.00s
Info:     at iteration #10, type MUX2_LUT5: wirelen solved = 3400, spread = 3400, legal = 3400; time = 0.00s
Info:     at iteration #10, type VCC: wirelen solved = 3400, spread = 3400, legal = 3400; time = 0.00s
Info:     at iteration #10, type GND: wirelen solved = 3400, spread = 3400, legal = 3400; time = 0.00s
Info:     at iteration #10, type GSR: wirelen solved = 3400, spread = 3400, legal = 3400; time = 0.00s
Info:     at iteration #10, type ALL: wirelen solved = 1121, spread = 2543, legal = 2819; time = 0.01s
Info:     at iteration #11, type SLICE: wirelen solved = 1220, spread = 2193, legal = 2618; time = 0.01s
Info:     at iteration #11, type MUX2_LUT6: wirelen solved = 2541, spread = 2562, legal = 2595; time = 0.00s
Info:     at iteration #11, type MUX2_LUT8: wirelen solved = 2502, spread = 2512, legal = 2562; time = 0.01s
Info:     at iteration #11, type MUX2_LUT7: wirelen solved = 2565, spread = 2565, legal = 2567; time = 0.00s
Info:     at iteration #11, type MUX2_LUT5: wirelen solved = 2563, spread = 2563, legal = 2563; time = 0.00s
Info:     at iteration #11, type VCC: wirelen solved = 2563, spread = 2563, legal = 2563; time = 0.00s
Info:     at iteration #11, type GND: wirelen solved = 2563, spread = 2563, legal = 2563; time = 0.00s
Info:     at iteration #11, type GSR: wirelen solved = 2563, spread = 2563, legal = 2563; time = 0.00s
Info:     at iteration #11, type ALL: wirelen solved = 975, spread = 2936, legal = 3179; time = 0.02s
Info:     at iteration #12, type SLICE: wirelen solved = 1311, spread = 2302, legal = 2743; time = 0.01s
Info:     at iteration #12, type MUX2_LUT6: wirelen solved = 2662, spread = 2668, legal = 2710; time = 0.00s
Info:     at iteration #12, type MUX2_LUT8: wirelen solved = 2647, spread = 2650, legal = 2754; time = 0.01s
Info:     at iteration #12, type MUX2_LUT7: wirelen solved = 2753, spread = 2753, legal = 2756; time = 0.00s
Info:     at iteration #12, type MUX2_LUT5: wirelen solved = 2759, spread = 2759, legal = 2759; time = 0.00s
Info:     at iteration #12, type VCC: wirelen solved = 2759, spread = 2759, legal = 2759; time = 0.00s
Info:     at iteration #12, type GND: wirelen solved = 2759, spread = 2759, legal = 2759; time = 0.00s
Info:     at iteration #12, type GSR: wirelen solved = 2759, spread = 2759, legal = 2759; time = 0.00s
Info:     at iteration #12, type ALL: wirelen solved = 970, spread = 2847, legal = 2985; time = 0.01s
Info:     at iteration #13, type SLICE: wirelen solved = 1328, spread = 2942, legal = 3297; time = 0.01s
Info:     at iteration #13, type MUX2_LUT6: wirelen solved = 3226, spread = 3253, legal = 3303; time = 0.00s
Info:     at iteration #13, type MUX2_LUT8: wirelen solved = 3160, spread = 3158, legal = 3273; time = 0.01s
Info:     at iteration #13, type MUX2_LUT7: wirelen solved = 3273, spread = 3273, legal = 3273; time = 0.00s
Info:     at iteration #13, type MUX2_LUT5: wirelen solved = 3269, spread = 3269, legal = 3269; time = 0.00s
Info:     at iteration #13, type VCC: wirelen solved = 3269, spread = 3269, legal = 3269; time = 0.00s
Info:     at iteration #13, type GND: wirelen solved = 3269, spread = 3269, legal = 3269; time = 0.00s
Info:     at iteration #13, type GSR: wirelen solved = 3269, spread = 3269, legal = 3269; time = 0.00s
Info:     at iteration #13, type ALL: wirelen solved = 1125, spread = 2630, legal = 2846; time = 0.01s
Info: HeAP Placer Time: 0.76s
Info:   of which solving equations: 0.56s
Info:   of which spreading cells: 0.05s
Info:   of which strict legalisation: 0.08s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 100, wirelen = 2709
Info:   at iteration #5: temp = 0.000000, timing cost = 47, wirelen = 2175
Info:   at iteration #10: temp = 0.000000, timing cost = 41, wirelen = 1979
Info:   at iteration #10: temp = 0.000000, timing cost = 24, wirelen = 2015 
Info: SA placement time 0.39s

Info: Max frequency for clock 'display_inst.clk_i': 139.74 MHz (PASS at 27.00 MHz)
Info: Max frequency for clock           'slow_clk': 794.91 MHz (PASS at 27.00 MHz)

Info: Max delay <async>                    -> <async>                   : 20.80 ns
Info: Max delay <async>                    -> posedge display_inst.clk_i: 18.23 ns
Info: Max delay posedge display_inst.clk_i -> <async>                   : 17.96 ns
Info: Max delay posedge slow_clk           -> <async>                   : 5.66 ns

Info: Slack histogram:
Info:  legend: * represents 3 endpoint(s)
Info:          + represents [1,3) endpoint(s)
Info: [ 16237,  17235) |*+
Info: [ 17235,  18233) |**+
Info: [ 18233,  19231) |****+
Info: [ 19231,  20229) |*********+
Info: [ 20229,  21227) |**********+
Info: [ 21227,  22225) |******+
Info: [ 22225,  23223) |*************+
Info: [ 23223,  24221) |********+
Info: [ 24221,  25219) |*****+
Info: [ 25219,  26217) |****+
Info: [ 26217,  27215) |***+
Info: [ 27215,  28213) |***+
Info: [ 28213,  29211) |*+
Info: [ 29211,  30209) |****+
Info: [ 30209,  31207) |*****+
Info: [ 31207,  32205) |*******+
Info: [ 32205,  33203) |*********************************************+
Info: [ 33203,  34201) |***********************************************+
Info: [ 34201,  35199) |****************************+
Info: [ 35199,  36197) |************************************************************ 
Info: Checksum: 0x9dfd833a
Info: Find global nets...
Info:  Non clock source, skip slow_clk.
Info: Routing globals...
Info:   Route net display_inst.clk_i, use clock #0.
Info:   Net display_inst.clk_i is routed.

Info: Routing..
Info: Setting up routing queue.
Info: Routing 2992 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       48        951 |   48   951 |      2042|       3.60       3.60|
Info:       2000 |       84       1915 |   36   964 |      1103|       6.57      10.18|
Info:       3000 |      149       2850 |   65   935 |       189|       6.91      17.09|
Info:       3212 |      165       3047 |   16   197 |         0|       1.37      18.45|
Info: Routing complete.
Info: Router1 time 18.45s
Info: Checksum: 0x3c84532f

Info: Critical path report for clock 'display_inst.clk_i' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source debouncer_loop[1].debounce_inst.counter_DFFCE_Q_17_D_LUT2_F_LC.Q
Info:  2.2  2.7    Net debouncer_loop[1].debounce_inst.counter[14] budget 36.579037 ns (10,20) -> (13,17)
Info:                Sink debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_26_ALULC.B
Info:                Defined in:
Info:                  ../design/module_top.v:53.23-58.14
Info:                  ../design/module_debouncer.v:8.16-8.23
Info:  1.1  3.8  Source debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_26_ALULC.F
Info:  1.9  5.7    Net debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[14] budget 17.740519 ns (13,17) -> (10,20)
Info:                Sink debouncer_loop[1].debounce_inst.counter_DFFCE_Q_17_D_LUT2_F_LC.B
Info:                Defined in:
Info:                  ../design/module_top.v:53.23-58.14
Info:                  ../design/module_debouncer.v:25.32-25.43
Info:                  c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/arith_map.v:34.28-34.29
Info:  0.0  5.7  Setup debouncer_loop[1].debounce_inst.counter_DFFCE_Q_17_D_LUT2_F_LC.B
Info: 1.6 ns logic, 4.2 ns routing

Info: Critical path report for clock 'slow_clk' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source registro_inst.col_shift_reg_DFFRE_Q_1_DFFLC.Q
Info:  0.4  0.9    Net col_shift_reg[2] budget 36.579037 ns (13,26) -> (12,26)
Info:                Sink registro_inst.col_shift_reg_DFFRE_Q_DFFLC.A
Info:                Defined in:
Info:                  ../design/module_top.v:63.17-71.6
Info:                  ../design/module_row_scanner.v:4.23-4.36
Info:  0.0  0.9  Setup registro_inst.col_shift_reg_DFFRE_Q_DFFLC.A
Info: 0.5 ns logic, 0.4 ns routing

Info: Critical path report for cross-domain path '<async>' -> '<async>':
Info: curr total
Info:  0.0  0.0  Source debouncer_loop[0].debounce_inst.rst_IBUF_O$iob.O
Info: 12.8 12.8    Net display_inst.en_conmutador_DFFR_Q_D_LUT4_F_I0[4] budget 37.037037 ns (1,0) -> (32,19)
Info:                Sink debouncer_loop[0].debounce_inst.counter_DFFCE_Q_1_CLEAR_LUT1_F_LC.A
Info:                Defined in:
Info:                  ../design/module_top.v:63.17-71.6
Info:                  ../design/module_row_scanner.v:3.17-3.20
Info:  0.0 12.8  Setup debouncer_loop[0].debounce_inst.counter_DFFCE_Q_1_CLEAR_LUT1_F_LC.A
Info: 0.0 ns logic, 12.8 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge display_inst.clk_i':
Info: curr total
Info:  0.0  0.0  Source debouncer_loop[3].debounce_inst.noisy_signal_IBUF_O$iob.O
Info:  8.9  8.9    Net debouncer_loop[3].debounce_inst.noisy_signal budget 37.037037 ns (46,23) -> (18,16)
Info:                Sink debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_LC.A
Info:                Defined in:
Info:                  ../design/module_top.v:53.23-58.14
Info:                  ../design/module_debouncer.v:4.11-4.23
Info:  1.0 10.0  Source debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_LC.F
Info:  1.9 11.9    Net debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_F[5] budget 17.740519 ns (18,16) -> (21,19)
Info:                Sink debouncer_loop[3].debounce_inst.counter_DFFCE_Q_6_D_LUT2_F_LC.A
Info:                Defined in:
Info:                  c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  0.0 11.9  Setup debouncer_loop[3].debounce_inst.counter_DFFCE_Q_6_D_LUT2_F_LC.A
Info: 1.0 ns logic, 10.9 ns routing

Info: Critical path report for cross-domain path 'posedge display_inst.clk_i' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source display_inst.contador_digitos_DFFRE_Q_D_LUT2_F_LC.Q
Info:  4.2  4.6    Net display_inst.contador_digitos[1] budget 36.579037 ns (32,14) -> (28,25)
Info:                Sink display_inst.anodo_o_LUT2_F_2_LC.A
Info:                Defined in:
Info:                  ../design/module_top.v:102.23-108.6
Info:                  ../design/module_7_segments.v:43.37-43.60
Info:                  c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/techmap.v:270.23-270.24
Info:  1.0  5.6  Source display_inst.anodo_o_LUT2_F_2_LC.F
Info:  6.2 11.9    Net display_inst.anodo_o[1] budget 17.740519 ns (28,25) -> (7,28)
Info:                Sink anodo_po_OBUF_O_2$iob.I
Info:                Defined in:
Info:                  ../design/module_top.v:102.23-108.6
Info:                  ../design/module_7_segments.v:7.24-7.31
Info: 1.5 ns logic, 10.4 ns routing

Info: Critical path report for cross-domain path 'posedge slow_clk' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source registro_inst.col_shift_reg_DFFRE_Q_2_DFFLC.Q
Info:  3.3  3.7    Net col_shift_reg[1] budget 36.579037 ns (13,25) -> (22,28)
Info:                Sink col_out_OBUF_O_2$iob.I
Info:                Defined in:
Info:                  ../design/module_top.v:63.17-71.6
Info:                  ../design/module_row_scanner.v:4.23-4.36
Info: 0.5 ns logic, 3.3 ns routing

Info: Max frequency for clock 'display_inst.clk_i': 175.01 MHz (PASS at 27.00 MHz)
Info: Max frequency for clock           'slow_clk': 1149.43 MHz (PASS at 27.00 MHz)

Info: Max delay <async>                    -> <async>                   : 12.78 ns
Info: Max delay <async>                    -> posedge display_inst.clk_i: 11.90 ns
Info: Max delay posedge display_inst.clk_i -> <async>                   : 11.87 ns
Info: Max delay posedge slow_clk           -> <async>                   : 3.74 ns

Info: Slack histogram:
Info:  legend: * represents 3 endpoint(s)
Info:          + represents [1,3) endpoint(s)
Info: [ 24255,  24855) |+
Info: [ 24855,  25455) |**+
Info: [ 25455,  26055) |******+
Info: [ 26055,  26655) |**********+
Info: [ 26655,  27255) |*******+
Info: [ 27255,  27855) |*******+
Info: [ 27855,  28455) |***************+
Info: [ 28455,  29055) |*********+
Info: [ 29055,  29655) |*****+
Info: [ 29655,  30255) |****+
Info: [ 30255,  30855) |**+
Info: [ 30855,  31455) |*+
Info: [ 31455,  32055) |**+
Info: [ 32055,  32655) |******+
Info: [ 32655,  33255) |***********+
Info: [ 33255,  33855) |*******************************+
Info: [ 33855,  34455) |*************************+
Info: [ 34455,  35055) |****************************+
Info: [ 35055,  35655) |****************************+
Info: [ 35655,  36255) |************************************************************ 

Info: Program finished normally.
