$version Generated by VerilatedVcd $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 $ en $end
  $var wire  2 # x [1:0] $end
  $var wire  4 % y [3:0] $end
  $scope module decode24 $end
   $var wire  1 $ en $end
   $var wire  2 # x [1:0] $end
   $var wire  4 % y [3:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b11 #
0$
b0000 %
#1
#2
#3
#4
#5
b01 #
1$
b0010 %
#6
#7
#8
#9
#10
#11
#12
#13
#14
#15
b10 #
0$
b0000 %
#16
#17
#18
#19
#20
b01 #
1$
b0010 %
#21
#22
#23
#24
#25
b10 #
b0100 %
#26
#27
#28
#29
#30
#31
#32
#33
#34
#35
b11 #
0$
b0000 %
#36
#37
#38
#39
#40
b00 #
#41
#42
#43
#44
#45
#46
#47
#48
#49
