-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     2011a.126 Production Release                        
-- Build Date:                  Wed Aug  8 00:52:07 PDT 2012                        
                                                                                    
-- Generated by:                kjr115@EEWS104A-022                                 
-- Generated date:              Mon May 09 15:45:27 +0100 2016                      

Solution Settings: RAMBlock.v1
  Current state: schedule
  Project: 27X27Ram
  
  Design Input Files Specified
    $PROJECT_HOME/../../src/27X27Ram.cpp
      $MGC_HOME/shared/include/ac_int.h
      $PROJECT_HOME/../../src/includes/definitions.h
  
  Processes/Blocks in Design
    Process        Real Operation(s) count Latency Throughput Reset Length II Comments 
    -------------- ----------------------- ------- ---------- ------------ -- --------
    /RAMBlock/core                      13       2          3         1459  0          
    Design Total:                       13       2          3         1459  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising 20.000             20.00    0.000000 /RAMBlock/core           
    
  I/O Data Ranges
    Port           Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    -------------- ---- -------- --------- --------- ------- -------- --------
    row:rsc.z      IN   Unsigned         5                                     
    col:rsc.z      IN   Unsigned         5                                     
    write_en:rsc.z IN   Unsigned         1                                     
    data_in:rsc.z  IN   Unsigned         3                                     
    clk            IN   Unsigned         1                                     
    rst            IN   Unsigned         1                                     
    data_out:rsc.z OUT  Unsigned         3                                     
    
  Memory Resources
    Resource Name: /RAMBlock/row:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 5
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable      Indices Phys Memory Address     
      ------------- ------- -----------------------
      /RAMBlock/row     0:4 00000000-00000000 (0-0) 
      
    Resource Name: /RAMBlock/col:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 5
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable      Indices Phys Memory Address     
      ------------- ------- -----------------------
      /RAMBlock/col     0:4 00000000-00000000 (0-0) 
      
    Resource Name: /RAMBlock/write_en:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 1
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable           Indices Phys Memory Address     
      ------------------ ------- -----------------------
      /RAMBlock/write_en     0:0 00000000-00000000 (0-0) 
      
    Resource Name: /RAMBlock/data_in:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 3
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable          Indices Phys Memory Address     
      ----------------- ------- -----------------------
      /RAMBlock/data_in     0:2 00000000-00000000 (0-0) 
      
    Resource Name: /RAMBlock/data_out:rsc
      Memory Component: mgc_out_stdreg               Size:         1 x 3
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable           Indices Phys Memory Address     
      ------------------ ------- -----------------------
      /RAMBlock/data_out     0:2 00000000-00000000 (0-0) 
      
    Resource Name: /RAMBlock/core/data:rsc
      Memory Component: singleport                   Size:         729 x 3
      External:         false                        Packing Mode: absolute
      Memory Map:
      Variable            Indices Phys Memory Address       
      ------------------- ------- -------------------------
      /RAMBlock/core/data     0:2 000002d8-00000000 (728-0) 
      
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process        Loop             Iterations C-Steps Total Cycles   Duration  Unroll Init     Comments 
    -------------- ---------------- ---------- ------- ------------- ---------- ------ ---- ------------
    /RAMBlock/core core:rlp           Infinite       1         1462   29.24 us                           
    /RAMBlock/core   data:vinit            729       2        (1458) (29.16 us)             reset action 
    /RAMBlock/core   main             Infinite       3            3   60.00 ns                           
    
  Loop Execution Profile
    Process        Loop             Total Cycles % of Overall Design Cycles Throughput Cycles     Comments 
    -------------- ---------------- ------------ -------------------------- ----------------- ------------
    /RAMBlock/core core:rlp                   1                        0.07                3               
    /RAMBlock/core   data:vinit           (1458)                       0.00            (1458) reset action 
    /RAMBlock/core   main                     3                        0.21                3               
    
  End of Report
