/*
 * Copyright (c) 2019 -2022 MINRES Technologies GmbH
 *
 * SPDX-License-Identifier: Apache-2.0
 */
//=============================================================================
// Pulpissimo Event/Interrupt Registers
//=============================================================================
regfile interrupt {
    reg {
        name = "MASK";
        desc = "";
        regwidth=32;
    } MASK @0x0;
    reg {
        name = "MASK_SET";
        desc = "";
        regwidth=32;
    } MASK_SET @0x4;
    reg {
        name = "MASK_CLR";
        desc = "";
        regwidth=32;
    } MASK_CLR @0x8;        
    reg {
        name = "INT";
        desc = "";
        regwidth=32;
    } INT @0x0C;
    reg {
        name = "INT_SET";
        desc = "";
        regwidth=32;
    } INT_SET @0x010;
    reg {
        name = "INT_CLR";
        desc = "";
        regwidth=32;
    } INT_CLR @0x014;
    reg {
        name = "ACK";
        desc = "";
        regwidth=32;
    } ACK @0x18;
    reg {
        name = "ACK_SET";
        desc = "";
        regwidth=32;
    } ACK_SET @0x1C;
    reg {
        name = "ACK_CLR";
        desc = "";
        regwidth=32;
    } ACK_CLR @0x20;
    reg {
        name = "FIFO_DATA";
        desc = "";
        regwidth=32;
        sw=r;
    } FIFO_DATA @0x24;










    reg {
        name = "MASK_MIRROR";
        desc = "";
        regwidth=32;
    } MASK_MIRROR @0x800;
    reg {
        name = "MASK_SET_MIRROR";
        desc = "";
        regwidth=32;
    } MASK_MIRROR @0x804;
    reg {
        name = "MASK_CLR_MIRROR";
        desc = "";
        regwidth=32;
    } MASK_MIRROR @0x808;        
    reg {
        name = "INT_MIRROR";
        desc = "";
        regwidth=32;
    } INT_MIRROR @0x80C;
    reg {
        name = "INT_SET_MIRROR";
        desc = "";
        regwidth=32;
    } INT_SET_MIRROR @0x810;
    reg {
        name = "INT_CLR_MIRROR";
        desc = "";
        regwidth=32;
    } INT_CLR_MIRROR @0x814;
    reg {
        name = "ACK_MIRROR";
        desc = "";
        regwidth=32;
    } ACK_MIRROR @0x818;
    reg {
        name = "ACK_SET_MIRROR";
        desc = "";
        regwidth=32;
    } ACK_SET_MIRROR @0x81C;
    reg {
        name = "ACK_CLR_MIRROR";
        desc = "";
        regwidth=32;
    } ACK_CLR_MIRROR @0x820;
    reg {
        name = "FIFO_DATA_MIRROR";
        desc = "";
        regwidth=32;
        sw=r;
    } FIFO_DATA_MIRROR @0x824;    
};