set ::env(PROJECT_NAME) fpuvhdl
set ::env(DESIGN_TOP) FPadd
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/fpuvhdl/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/fpuvhdl/rtl/fpadd_single_cycle.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
