- ğŸ‘‹ Hi, Iâ€™m @eternalVLSI
- ğŸ‘€ Iâ€™m interested in RTL Design
- ğŸŒ± Iâ€™m currently learning Verilog
- ğŸ’ï¸ Iâ€™m looking to collaborate on RTL design domain.
- ğŸ“« How to reach me on kaushalanshu1996@gmail.com 

<!---
eternalVLSI/eternalVLSI is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
