---
layout: default
title: ã‚¸ãƒƒã‚¿ã¨ã‚¹ã‚­ãƒ¥ãƒ¼ã®ç†è§£ã¨å¯¾ç­– 
---

---

# â± `jitter_and_skew.md` â€“ ã‚¸ãƒƒã‚¿ã¨ã‚¹ã‚­ãƒ¥ãƒ¼ã®ç†è§£ã¨å¯¾ç­–  
**Understanding and Mitigation of Jitter and Skew**

---

## ğŸ“˜ æ¦‚è¦ï½œ*Overview*

é«˜æ€§èƒ½LSIè¨­è¨ˆã§ã¯ã€**ã‚¯ãƒ­ãƒƒã‚¯ä¿¡å·ã®å®‰å®šæ€§ã¨æ•´åˆæ€§**ãŒéå¸¸ã«é‡è¦ã§ã™ã€‚  
*In high-performance LSI design, stability and consistency of the clock signal are critical.*  

ç‰¹ã«ã€`ã‚¸ãƒƒã‚¿ï¼ˆJitterï¼‰`ã¨`ã‚¹ã‚­ãƒ¥ãƒ¼ï¼ˆSkewï¼‰`ã¯ã‚¿ã‚¤ãƒŸãƒ³ã‚°è¨­è¨ˆä¸Šã®å¤§ããªèª²é¡Œã§ã™ã€‚  
*Jitter and skew are major challenges in timing design.*

---

## ğŸ”„ ã‚¸ãƒƒã‚¿ã¨ã¯ï¼Ÿï½œ*What is Jitter?*

| é …ç›®ï½œ*Item* | èª¬æ˜ï½œ*Description* |
|---------|------------------------------------|
| **å®šç¾©ï½œ*Definition*** | ã‚¯ãƒ­ãƒƒã‚¯ã‚¨ãƒƒã‚¸ã®**æ™‚é–“çš„ã°ã‚‰ã¤ã** <br>*Temporal variation of clock edges* |
| **ç¨®é¡ï½œ*Types*** | `ãƒ©ãƒ³ãƒ€ãƒ ã‚¸ãƒƒã‚¿ï¼ˆRJï¼‰`: ãƒã‚¤ã‚ºã‚„é›»æºå¤‰å‹•ã«ã‚ˆã‚‹æºã‚‰ã <br>*Random jitter (RJ): noise and supply variation* <br><br>`å‘¨æœŸã‚¸ãƒƒã‚¿ï¼ˆPJï¼‰`: å®šå‘¨æœŸãƒã‚¤ã‚ºã«ã‚ˆã‚‹æºã‚‰ã <br>*Periodic jitter (PJ): deterministic periodic noise* |
| **å½±éŸ¿ï½œ*Impact*** | ãƒ»ã‚»ãƒƒãƒˆã‚¢ãƒƒãƒ—ãƒãƒ¼ã‚¸ãƒ³ã®æ¸›å°‘ <br>*Reduced setup margin* <br>ãƒ»ãƒ“ãƒƒãƒˆã‚¨ãƒ©ãƒ¼ç‡ï¼ˆBERï¼‰æ‚ªåŒ–ï¼ˆç‰¹ã«SerDesï¼‰ <br>*Worsened BER, especially in SerDes* |

---

## ğŸ” ã‚¹ã‚­ãƒ¥ãƒ¼ã¨ã¯ï¼Ÿï½œ*What is Skew?*

| é …ç›®ï½œ*Item* | èª¬æ˜ï½œ*Description* |
|---------|------------------------------------|
| **å®šç¾©ï½œ*Definition*** | åŒã˜ã‚¯ãƒ­ãƒƒã‚¯ãŒ**ç•°ãªã‚‹å ´æ‰€ã«å±Šãæ™‚é–“å·®** <br>*Arrival time difference of the same clock at different sinks* |
| **åŸå› ï½œ*Causes*** | ãƒ»é…ç·šè·é›¢ã®ä¸å‡ä¸€ <br>*Unequal wire lengths* <br>ãƒ»ã‚¯ãƒ­ãƒƒã‚¯ãƒ„ãƒªãƒ¼ã®éå¯¾ç§°æ€§ <br>*Asymmetry in clock tree* <br>ãƒ»ãƒãƒƒãƒ•ã‚¡æ•°ã‚„ã‚»ãƒ«ã°ã‚‰ã¤ã <br>*Buffer count or cell variation* |
| **å½±éŸ¿ï½œ*Impact*** | ãƒ»ã‚»ãƒƒãƒˆã‚¢ãƒƒãƒ—ï¼ãƒ›ãƒ¼ãƒ«ãƒ‰é•å <br>*Setup/Hold violations* <br>ãƒ»ã‚°ãƒªãƒƒãƒã‚„ç«¶åˆå‹•ä½œã®ãƒªã‚¹ã‚¯ <br>*Risk of glitches or race conditions* |

---

## âœ… å¯¾ç­–æŠ€è¡“ï½œ*Mitigation Techniques*

| å•é¡Œï½œ*Issue* | å¯¾ç­–ï½œ*Mitigation* |
|------------|------------------|
| **ã‚¸ãƒƒã‚¿ï½œ*Jitter*** | ãƒ»PLLãƒ«ãƒ¼ãƒ—è¨­è¨ˆæœ€é©åŒ– <br>*Optimize PLL loop design* <br>ãƒ»é›»æºãƒã‚¤ã‚ºå¯¾ç­–ï¼ˆLDO, ãƒ‡ã‚«ãƒƒãƒ—ãƒªãƒ³ã‚°ï¼‰ <br>*Power noise suppression with LDOs/decoupling* <br>ãƒ»ã‚·ãƒ¼ãƒ«ãƒ‰é…ç·šï¼GNDå‚ç…§å¼·åŒ– <br>*Shielded routing and strong ground reference* |
| **ã‚¹ã‚­ãƒ¥ãƒ¼ï½œ*Skew*** | ãƒ»å¯¾ç§°çš„ãªã‚¯ãƒ­ãƒƒã‚¯ãƒ„ãƒªãƒ¼æ§‹æˆï¼ˆH-Treeï¼‰ <br>*Symmetric H-tree topology* <br>ãƒ»ãƒãƒƒãƒ•ã‚¡æŒ¿å…¥ã¨CTSã®æœ€é©åŒ– <br>*Buffer insertion and optimized CTS* <br>ãƒ»Post-CTS STAã«ã‚ˆã‚‹æ¤œè¨¼ <br>*Validation with post-CTS STA* |

---

## ğŸ§ª æ¸¬å®šã¨è§£æï½œ*Measurement and Simulation*

- **ã‚¸ãƒƒã‚¿**ï¼šã‚¢ã‚¤ãƒ‘ã‚¿ãƒ¼ãƒ³è¦³æ¸¬ï¼ˆã‚ªã‚·ãƒ­ã‚¹ã‚³ãƒ¼ãƒ—ï¼‰ã€ã‚¸ãƒƒã‚¿ã‚¢ãƒŠãƒ©ã‚¤ã‚¶ã«ã‚ˆã‚‹æ³¢å½¢æ¸¬å®š  
  *Jitter is evaluated using oscilloscope, eye-diagram analysis, or jitter analyzers.*  

- **ã‚¹ã‚­ãƒ¥ãƒ¼**ï¼šãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆæ®µéšã§STAï¼ˆStatic Timing Analysisï¼‰ã‚’ç”¨ã„ã¦è§£æ  
  *Skew is analyzed during layout using static timing analysis tools.*

---

## ğŸ“š é–¢é€£ç« ï½œ*Related Chapters*

- [`pll_basics.md`](./pll_basics.md)ï¼šã‚¸ãƒƒã‚¿æºã¨ã—ã¦ã®PLLæ§‹é€ ã¨ç‰¹æ€§  
  *PLL as a source of jitter and its characteristics*  

- [`clock_tree_design.md`](./clock_tree_design.md)ï¼šã‚¹ã‚­ãƒ¥ãƒ¼å¯¾ç­–ã®ãŸã‚ã®CTSæŠ€è¡“  
  *Clock tree synthesis (CTS) techniques to mitigate skew*  

---

### â° å¿œç”¨ç·¨ ç¬¬9ç« ï¼šPLLã¨ã‚¯ãƒ­ãƒƒã‚¯è¨­è¨ˆï½œ*Applied Chapter 9: PLL and Clock Design*  
[â¡ï¸ ç« ã®è©³ç´°ã¸é€²ã‚€ï½œ*Go to Chapter*](./README.md)
