
Arduino_Atmega2560.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000003c  00800200  000008fe  00000992  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000008fe  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000011  0080023c  0080023c  000009ce  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000009ce  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 000001c0  00000000  00000000  000009fe  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000013f1  00000000  00000000  00000bbe  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000009bd  00000000  00000000  00001faf  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000d24  00000000  00000000  0000296c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000410  00000000  00000000  00003690  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000005b2  00000000  00000000  00003aa0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000944  00000000  00000000  00004052  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000150  00000000  00000000  00004996  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
   2:	00 00       	nop
   4:	df c0       	rjmp	.+446    	; 0x1c4 <__bad_interrupt>
   6:	00 00       	nop
   8:	dd c0       	rjmp	.+442    	; 0x1c4 <__bad_interrupt>
   a:	00 00       	nop
   c:	db c0       	rjmp	.+438    	; 0x1c4 <__bad_interrupt>
   e:	00 00       	nop
  10:	d9 c0       	rjmp	.+434    	; 0x1c4 <__bad_interrupt>
  12:	00 00       	nop
  14:	d7 c0       	rjmp	.+430    	; 0x1c4 <__bad_interrupt>
  16:	00 00       	nop
  18:	d5 c0       	rjmp	.+426    	; 0x1c4 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	d3 c0       	rjmp	.+422    	; 0x1c4 <__bad_interrupt>
  1e:	00 00       	nop
  20:	d1 c0       	rjmp	.+418    	; 0x1c4 <__bad_interrupt>
  22:	00 00       	nop
  24:	cf c0       	rjmp	.+414    	; 0x1c4 <__bad_interrupt>
  26:	00 00       	nop
  28:	cd c0       	rjmp	.+410    	; 0x1c4 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	cb c0       	rjmp	.+406    	; 0x1c4 <__bad_interrupt>
  2e:	00 00       	nop
  30:	c9 c0       	rjmp	.+402    	; 0x1c4 <__bad_interrupt>
  32:	00 00       	nop
  34:	c7 c0       	rjmp	.+398    	; 0x1c4 <__bad_interrupt>
  36:	00 00       	nop
  38:	c5 c0       	rjmp	.+394    	; 0x1c4 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	c3 c0       	rjmp	.+390    	; 0x1c4 <__bad_interrupt>
  3e:	00 00       	nop
  40:	c1 c0       	rjmp	.+386    	; 0x1c4 <__bad_interrupt>
  42:	00 00       	nop
  44:	bf c0       	rjmp	.+382    	; 0x1c4 <__bad_interrupt>
  46:	00 00       	nop
  48:	bd c0       	rjmp	.+378    	; 0x1c4 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	bb c0       	rjmp	.+374    	; 0x1c4 <__bad_interrupt>
  4e:	00 00       	nop
  50:	b9 c0       	rjmp	.+370    	; 0x1c4 <__bad_interrupt>
  52:	00 00       	nop
  54:	b7 c0       	rjmp	.+366    	; 0x1c4 <__bad_interrupt>
  56:	00 00       	nop
  58:	b5 c0       	rjmp	.+362    	; 0x1c4 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	b3 c0       	rjmp	.+358    	; 0x1c4 <__bad_interrupt>
  5e:	00 00       	nop
  60:	b1 c0       	rjmp	.+354    	; 0x1c4 <__bad_interrupt>
  62:	00 00       	nop
  64:	af c0       	rjmp	.+350    	; 0x1c4 <__bad_interrupt>
  66:	00 00       	nop
  68:	ad c0       	rjmp	.+346    	; 0x1c4 <__bad_interrupt>
  6a:	00 00       	nop
  6c:	ab c0       	rjmp	.+342    	; 0x1c4 <__bad_interrupt>
  6e:	00 00       	nop
  70:	a9 c0       	rjmp	.+338    	; 0x1c4 <__bad_interrupt>
  72:	00 00       	nop
  74:	a7 c0       	rjmp	.+334    	; 0x1c4 <__bad_interrupt>
  76:	00 00       	nop
  78:	a5 c0       	rjmp	.+330    	; 0x1c4 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	a3 c0       	rjmp	.+326    	; 0x1c4 <__bad_interrupt>
  7e:	00 00       	nop
  80:	a1 c0       	rjmp	.+322    	; 0x1c4 <__bad_interrupt>
  82:	00 00       	nop
  84:	9f c0       	rjmp	.+318    	; 0x1c4 <__bad_interrupt>
  86:	00 00       	nop
  88:	9d c0       	rjmp	.+314    	; 0x1c4 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	9b c0       	rjmp	.+310    	; 0x1c4 <__bad_interrupt>
  8e:	00 00       	nop
  90:	99 c0       	rjmp	.+306    	; 0x1c4 <__bad_interrupt>
  92:	00 00       	nop
  94:	97 c0       	rjmp	.+302    	; 0x1c4 <__bad_interrupt>
  96:	00 00       	nop
  98:	95 c0       	rjmp	.+298    	; 0x1c4 <__bad_interrupt>
  9a:	00 00       	nop
  9c:	c9 c1       	rjmp	.+914    	; 0x430 <__vector_39>
  9e:	00 00       	nop
  a0:	91 c0       	rjmp	.+290    	; 0x1c4 <__bad_interrupt>
  a2:	00 00       	nop
  a4:	8f c0       	rjmp	.+286    	; 0x1c4 <__bad_interrupt>
  a6:	00 00       	nop
  a8:	8d c0       	rjmp	.+282    	; 0x1c4 <__bad_interrupt>
  aa:	00 00       	nop
  ac:	8b c0       	rjmp	.+278    	; 0x1c4 <__bad_interrupt>
  ae:	00 00       	nop
  b0:	89 c0       	rjmp	.+274    	; 0x1c4 <__bad_interrupt>
  b2:	00 00       	nop
  b4:	87 c0       	rjmp	.+270    	; 0x1c4 <__bad_interrupt>
  b6:	00 00       	nop
  b8:	85 c0       	rjmp	.+266    	; 0x1c4 <__bad_interrupt>
  ba:	00 00       	nop
  bc:	83 c0       	rjmp	.+262    	; 0x1c4 <__bad_interrupt>
  be:	00 00       	nop
  c0:	81 c0       	rjmp	.+258    	; 0x1c4 <__bad_interrupt>
  c2:	00 00       	nop
  c4:	7f c0       	rjmp	.+254    	; 0x1c4 <__bad_interrupt>
  c6:	00 00       	nop
  c8:	7d c0       	rjmp	.+250    	; 0x1c4 <__bad_interrupt>
  ca:	00 00       	nop
  cc:	7b c0       	rjmp	.+246    	; 0x1c4 <__bad_interrupt>
  ce:	00 00       	nop
  d0:	79 c0       	rjmp	.+242    	; 0x1c4 <__bad_interrupt>
  d2:	00 00       	nop
  d4:	77 c0       	rjmp	.+238    	; 0x1c4 <__bad_interrupt>
  d6:	00 00       	nop
  d8:	75 c0       	rjmp	.+234    	; 0x1c4 <__bad_interrupt>
  da:	00 00       	nop
  dc:	73 c0       	rjmp	.+230    	; 0x1c4 <__bad_interrupt>
  de:	00 00       	nop
  e0:	71 c0       	rjmp	.+226    	; 0x1c4 <__bad_interrupt>
  e2:	00 00       	nop
  e4:	33 02       	muls	r19, r19
  e6:	85 02       	muls	r24, r21
  e8:	85 02       	muls	r24, r21
  ea:	85 02       	muls	r24, r21
  ec:	85 02       	muls	r24, r21
  ee:	85 02       	muls	r24, r21
  f0:	85 02       	muls	r24, r21
  f2:	85 02       	muls	r24, r21
  f4:	33 02       	muls	r19, r19
  f6:	85 02       	muls	r24, r21
  f8:	85 02       	muls	r24, r21
  fa:	85 02       	muls	r24, r21
  fc:	85 02       	muls	r24, r21
  fe:	85 02       	muls	r24, r21
 100:	85 02       	muls	r24, r21
 102:	85 02       	muls	r24, r21
 104:	35 02       	muls	r19, r21
 106:	85 02       	muls	r24, r21
 108:	85 02       	muls	r24, r21
 10a:	85 02       	muls	r24, r21
 10c:	85 02       	muls	r24, r21
 10e:	85 02       	muls	r24, r21
 110:	85 02       	muls	r24, r21
 112:	85 02       	muls	r24, r21
 114:	85 02       	muls	r24, r21
 116:	85 02       	muls	r24, r21
 118:	85 02       	muls	r24, r21
 11a:	85 02       	muls	r24, r21
 11c:	85 02       	muls	r24, r21
 11e:	85 02       	muls	r24, r21
 120:	85 02       	muls	r24, r21
 122:	85 02       	muls	r24, r21
 124:	35 02       	muls	r19, r21
 126:	85 02       	muls	r24, r21
 128:	85 02       	muls	r24, r21
 12a:	85 02       	muls	r24, r21
 12c:	85 02       	muls	r24, r21
 12e:	85 02       	muls	r24, r21
 130:	85 02       	muls	r24, r21
 132:	85 02       	muls	r24, r21
 134:	85 02       	muls	r24, r21
 136:	85 02       	muls	r24, r21
 138:	85 02       	muls	r24, r21
 13a:	85 02       	muls	r24, r21
 13c:	85 02       	muls	r24, r21
 13e:	85 02       	muls	r24, r21
 140:	85 02       	muls	r24, r21
 142:	85 02       	muls	r24, r21
 144:	81 02       	muls	r24, r17
 146:	85 02       	muls	r24, r21
 148:	85 02       	muls	r24, r21
 14a:	85 02       	muls	r24, r21
 14c:	85 02       	muls	r24, r21
 14e:	85 02       	muls	r24, r21
 150:	85 02       	muls	r24, r21
 152:	85 02       	muls	r24, r21
 154:	5e 02       	muls	r21, r30
 156:	85 02       	muls	r24, r21
 158:	85 02       	muls	r24, r21
 15a:	85 02       	muls	r24, r21
 15c:	85 02       	muls	r24, r21
 15e:	85 02       	muls	r24, r21
 160:	85 02       	muls	r24, r21
 162:	85 02       	muls	r24, r21
 164:	85 02       	muls	r24, r21
 166:	85 02       	muls	r24, r21
 168:	85 02       	muls	r24, r21
 16a:	85 02       	muls	r24, r21
 16c:	85 02       	muls	r24, r21
 16e:	85 02       	muls	r24, r21
 170:	85 02       	muls	r24, r21
 172:	85 02       	muls	r24, r21
 174:	52 02       	muls	r21, r18
 176:	85 02       	muls	r24, r21
 178:	85 02       	muls	r24, r21
 17a:	85 02       	muls	r24, r21
 17c:	85 02       	muls	r24, r21
 17e:	85 02       	muls	r24, r21
 180:	85 02       	muls	r24, r21
 182:	85 02       	muls	r24, r21
 184:	70 02       	muls	r23, r16

00000186 <__ctors_end>:
 186:	11 24       	eor	r1, r1
 188:	1f be       	out	0x3f, r1	; 63
 18a:	cf ef       	ldi	r28, 0xFF	; 255
 18c:	d1 e2       	ldi	r29, 0x21	; 33
 18e:	de bf       	out	0x3e, r29	; 62
 190:	cd bf       	out	0x3d, r28	; 61
 192:	00 e0       	ldi	r16, 0x00	; 0
 194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
 196:	12 e0       	ldi	r17, 0x02	; 2
 198:	a0 e0       	ldi	r26, 0x00	; 0
 19a:	b2 e0       	ldi	r27, 0x02	; 2
 19c:	ee ef       	ldi	r30, 0xFE	; 254
 19e:	f8 e0       	ldi	r31, 0x08	; 8
 1a0:	00 e0       	ldi	r16, 0x00	; 0
 1a2:	0b bf       	out	0x3b, r16	; 59
 1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
 1a6:	07 90       	elpm	r0, Z+
 1a8:	0d 92       	st	X+, r0
 1aa:	ac 33       	cpi	r26, 0x3C	; 60
 1ac:	b1 07       	cpc	r27, r17
 1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
 1b0:	22 e0       	ldi	r18, 0x02	; 2
 1b2:	ac e3       	ldi	r26, 0x3C	; 60
 1b4:	b2 e0       	ldi	r27, 0x02	; 2
 1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
 1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
 1ba:	ad 34       	cpi	r26, 0x4D	; 77
 1bc:	b2 07       	cpc	r27, r18
 1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
 1c0:	02 d0       	rcall	.+4      	; 0x1c6 <main>
 1c2:	9b c3       	rjmp	.+1846   	; 0x8fa <_exit>

000001c4 <__bad_interrupt>:
 1c4:	1d cf       	rjmp	.-454    	; 0x0 <__vectors>

000001c6 <main>:



int main(void)
{
	UART_Init(MYUBRR);		
 1c6:	87 e6       	ldi	r24, 0x67	; 103
 1c8:	90 e0       	ldi	r25, 0x00	; 0
 1ca:	c5 d1       	rcall	.+906    	; 0x556 <UART_Init>
	printf("Atmega2560 start.\n");
 1cc:	87 e0       	ldi	r24, 0x07	; 7
 1ce:	92 e0       	ldi	r25, 0x02	; 2
 1d0:	1f d2       	rcall	.+1086   	; 0x610 <puts>
	//ir_init();
	motor_init();
 1d2:	77 d0       	rcall	.+238    	; 0x2c2 <motor_init>
	//printf("HAllo1\n");
	//calibrate_encoder();
	
	while(1){
		send_motor_speed();
 1d4:	8a d0       	rcall	.+276    	; 0x2ea <send_motor_speed>
 1d6:	fe cf       	rjmp	.-4      	; 0x1d4 <main+0xe>

000001d8 <CAN_init>:
		write_MCP2515(MCP_TXB0_D0+i,(char)msg.data[i]);
	}

	/*REQUEST TO SEND*/
	request_to_send_MCP2515(0x01);// Setting the TXBnCTRL for buffer 0.
}
 1d8:	e3 d0       	rcall	.+454    	; 0x3a0 <MCP2515_init>
 1da:	4f ef       	ldi	r20, 0xFF	; 255
 1dc:	60 e6       	ldi	r22, 0x60	; 96
 1de:	80 e6       	ldi	r24, 0x60	; 96
 1e0:	c6 d0       	rcall	.+396    	; 0x36e <bit_modify_MCP2515>
 1e2:	40 e0       	ldi	r20, 0x00	; 0
 1e4:	64 e0       	ldi	r22, 0x04	; 4
 1e6:	80 e6       	ldi	r24, 0x60	; 96
 1e8:	c2 d0       	rcall	.+388    	; 0x36e <bit_modify_MCP2515>
 1ea:	41 e0       	ldi	r20, 0x01	; 1
 1ec:	65 e0       	ldi	r22, 0x05	; 5
 1ee:	8b e2       	ldi	r24, 0x2B	; 43
 1f0:	be d0       	rcall	.+380    	; 0x36e <bit_modify_MCP2515>
 1f2:	40 e0       	ldi	r20, 0x00	; 0
 1f4:	60 ef       	ldi	r22, 0xF0	; 240
 1f6:	8f e0       	ldi	r24, 0x0F	; 15
 1f8:	ba c0       	rjmp	.+372    	; 0x36e <bit_modify_MCP2515>
 1fa:	08 95       	ret

000001fc <rcv_CAN_message>:


CAN_struct rcv_CAN_message(){
 1fc:	9f 92       	push	r9
 1fe:	af 92       	push	r10
 200:	bf 92       	push	r11
 202:	cf 92       	push	r12
 204:	df 92       	push	r13
 206:	ef 92       	push	r14
 208:	ff 92       	push	r15
 20a:	0f 93       	push	r16
 20c:	1f 93       	push	r17
 20e:	cf 93       	push	r28
 210:	df 93       	push	r29
 212:	cd b7       	in	r28, 0x3d	; 61
 214:	de b7       	in	r29, 0x3e	; 62
 216:	62 97       	sbiw	r28, 0x12	; 18
 218:	0f b6       	in	r0, 0x3f	; 63
 21a:	f8 94       	cli
 21c:	de bf       	out	0x3e, r29	; 62
 21e:	0f be       	out	0x3f, r0	; 63
 220:	cd bf       	out	0x3d, r28	; 61
 222:	6c 01       	movw	r12, r24
	CAN_struct msg;
	
	while (!(read_MCP2515(MCP_CANINTF) & (1<<RX0IF))) {} //wait for interrupt
 224:	8c e2       	ldi	r24, 0x2C	; 44
 226:	96 d0       	rcall	.+300    	; 0x354 <read_MCP2515>
 228:	80 ff       	sbrs	r24, 0
 22a:	fc cf       	rjmp	.-8      	; 0x224 <rcv_CAN_message+0x28>
	
	msg.ID=((read_MCP2515(MCP_RXB0SIDH))<<3|((read_MCP2515(MCP_RXB0SIDL))>>5));
 22c:	81 e6       	ldi	r24, 0x61	; 97
 22e:	92 d0       	rcall	.+292    	; 0x354 <read_MCP2515>
 230:	98 2e       	mov	r9, r24
 232:	82 e6       	ldi	r24, 0x62	; 98
 234:	8f d0       	rcall	.+286    	; 0x354 <read_MCP2515>
 236:	99 0c       	add	r9, r9
 238:	99 0c       	add	r9, r9
 23a:	99 0c       	add	r9, r9
 23c:	82 95       	swap	r24
 23e:	86 95       	lsr	r24
 240:	87 70       	andi	r24, 0x07	; 7
 242:	98 2a       	or	r9, r24
	msg.length=	(int)(read_MCP2515(MCP_RXB0_DLC) & 0x0f);
 244:	85 e6       	ldi	r24, 0x65	; 101
 246:	86 d0       	rcall	.+268    	; 0x354 <read_MCP2515>
 248:	8f 70       	andi	r24, 0x0F	; 15
 24a:	a8 2e       	mov	r10, r24
	
	/*READING DATA FROM DATABUFFER*/
	for (int i=0; i < msg.length; i++){
 24c:	c9 f0       	breq	.+50     	; 0x280 <rcv_CAN_message+0x84>
 24e:	8e 01       	movw	r16, r28
 250:	0d 5f       	subi	r16, 0xFD	; 253
 252:	1f 4f       	sbci	r17, 0xFF	; 255
 254:	e8 2e       	mov	r14, r24
 256:	f1 2c       	mov	r15, r1
 258:	ee 0c       	add	r14, r14
 25a:	ff 1c       	adc	r15, r15
 25c:	e0 0e       	add	r14, r16
 25e:	f1 1e       	adc	r15, r17
 260:	0f 2e       	mov	r0, r31
 262:	f6 e6       	ldi	r31, 0x66	; 102
 264:	bf 2e       	mov	r11, r31
 266:	f0 2d       	mov	r31, r0
		msg.data[i]= read_MCP2515(MCP_RXB0_D0+i);
 268:	8b 2d       	mov	r24, r11
 26a:	74 d0       	rcall	.+232    	; 0x354 <read_MCP2515>
 26c:	28 2f       	mov	r18, r24
 26e:	30 e0       	ldi	r19, 0x00	; 0
 270:	f8 01       	movw	r30, r16
 272:	21 93       	st	Z+, r18
 274:	31 93       	st	Z+, r19
 276:	8f 01       	movw	r16, r30
 278:	b3 94       	inc	r11
	
	msg.ID=((read_MCP2515(MCP_RXB0SIDH))<<3|((read_MCP2515(MCP_RXB0SIDL))>>5));
	msg.length=	(int)(read_MCP2515(MCP_RXB0_DLC) & 0x0f);
	
	/*READING DATA FROM DATABUFFER*/
	for (int i=0; i < msg.length; i++){
 27a:	ee 15       	cp	r30, r14
 27c:	ff 05       	cpc	r31, r15
 27e:	a1 f7       	brne	.-24     	; 0x268 <rcv_CAN_message+0x6c>
		msg.data[i]= read_MCP2515(MCP_RXB0_D0+i);
	}
		
	//MUST clear RXB0IF after reading message
	bit_modify_MCP2515(MCP_CANINTF, (1<<RX0IF), 0x00);
 280:	40 e0       	ldi	r20, 0x00	; 0
 282:	61 e0       	ldi	r22, 0x01	; 1
 284:	8c e2       	ldi	r24, 0x2C	; 44
 286:	73 d0       	rcall	.+230    	; 0x36e <bit_modify_MCP2515>
	
	return msg;
 288:	99 82       	std	Y+1, r9	; 0x01
 28a:	aa 82       	std	Y+2, r10	; 0x02
 28c:	82 e1       	ldi	r24, 0x12	; 18
 28e:	fe 01       	movw	r30, r28
 290:	31 96       	adiw	r30, 0x01	; 1
 292:	d6 01       	movw	r26, r12
 294:	01 90       	ld	r0, Z+
 296:	0d 92       	st	X+, r0
 298:	8a 95       	dec	r24
 29a:	e1 f7       	brne	.-8      	; 0x294 <rcv_CAN_message+0x98>
}
 29c:	c6 01       	movw	r24, r12
 29e:	62 96       	adiw	r28, 0x12	; 18
 2a0:	0f b6       	in	r0, 0x3f	; 63
 2a2:	f8 94       	cli
 2a4:	de bf       	out	0x3e, r29	; 62
 2a6:	0f be       	out	0x3f, r0	; 63
 2a8:	cd bf       	out	0x3d, r28	; 61
 2aa:	df 91       	pop	r29
 2ac:	cf 91       	pop	r28
 2ae:	1f 91       	pop	r17
 2b0:	0f 91       	pop	r16
 2b2:	ff 90       	pop	r15
 2b4:	ef 90       	pop	r14
 2b6:	df 90       	pop	r13
 2b8:	cf 90       	pop	r12
 2ba:	bf 90       	pop	r11
 2bc:	af 90       	pop	r10
 2be:	9f 90       	pop	r9
 2c0:	08 95       	ret

000002c2 <motor_init>:
	PORTH|=(1<<RSTn)|(1<<OEn);//disable output from encoder

	if (motor_encoder_data != 0) {printf("Motor encoder data : %i\n", motor_encoder_data);}
		
	return motor_encoder_data;	
}
 2c2:	8a d0       	rcall	.+276    	; 0x3d8 <TWI_Master_Initialise>
 2c4:	89 df       	rcall	.-238    	; 0x1d8 <CAN_init>
 2c6:	8a b1       	in	r24, 0x0a	; 10
 2c8:	83 60       	ori	r24, 0x03	; 3
 2ca:	8a b9       	out	0x0a, r24	; 10
 2cc:	10 92 07 01 	sts	0x0107, r1
 2d0:	8c e0       	ldi	r24, 0x0C	; 12
 2d2:	80 93 b8 00 	sts	0x00B8, r24
 2d6:	8f ef       	ldi	r24, 0xFF	; 255
 2d8:	80 93 01 01 	sts	0x0101, r24
 2dc:	e2 e0       	ldi	r30, 0x02	; 2
 2de:	f1 e0       	ldi	r31, 0x01	; 1
 2e0:	80 81       	ld	r24, Z
 2e2:	82 65       	ori	r24, 0x52	; 82
 2e4:	80 83       	st	Z, r24
 2e6:	78 94       	sei
 2e8:	08 95       	ret

000002ea <send_motor_speed>:

//int joy_samples[5] = {0,0,0,0,0};

void send_motor_speed(){
 2ea:	cf 93       	push	r28
 2ec:	df 93       	push	r29
 2ee:	cd b7       	in	r28, 0x3d	; 61
 2f0:	de b7       	in	r29, 0x3e	; 62
 2f2:	66 97       	sbiw	r28, 0x16	; 22
 2f4:	0f b6       	in	r0, 0x3f	; 63
 2f6:	f8 94       	cli
 2f8:	de bf       	out	0x3e, r29	; 62
 2fa:	0f be       	out	0x3f, r0	; 63
 2fc:	cd bf       	out	0x3d, r28	; 61
	//PINH|=(1<<EN); // enable MJ1
	
	//int joy_average = 0;
	
	/*read joystick position-> send to motor*/
	CAN_struct rcv_msg_joy = rcv_CAN_message();
 2fe:	ce 01       	movw	r24, r28
 300:	01 96       	adiw	r24, 0x01	; 1
 302:	7c df       	rcall	.-264    	; 0x1fc <rcv_CAN_message>
	
	
	/*Message for TWI format*/
	int8_t messageBuf[4];

	int16_t motor_strength=rcv_msg_joy.data[0];
 304:	8b 81       	ldd	r24, Y+3	; 0x03
 306:	9c 81       	ldd	r25, Y+4	; 0x04
	//printf("Motor strength %i,\n",motor_strength);
	//printf("Position %i \n", rcv_msg_joy.data[0]);
	/*Send via TWI*/
	/*MAX520 DAC address is 00. Setting Read byte to 0. */
	messageBuf[0]=TWI_DAC_SLAVE_ADDR + 0;		//DAC address + readBit
 308:	20 e5       	ldi	r18, 0x50	; 80
 30a:	2b 8b       	std	Y+19, r18	; 0x13
	messageBuf[1] = 0x00;             // The first byte is used for commands.
 30c:	1c 8a       	std	Y+20, r1	; 0x14
	/*Need to set direction for the motor. Set DIR on MJ1 DIR->PH1*/
	
	PORTH|=(1<< DIR);
 30e:	e2 e0       	ldi	r30, 0x02	; 2
 310:	f1 e0       	ldi	r31, 0x01	; 1
 312:	20 81       	ld	r18, Z
 314:	22 60       	ori	r18, 0x02	; 2
 316:	20 83       	st	Z, r18
	if (motor_strength<130){ /*Get drops down to 0 in DIR anyways*/
 318:	82 38       	cpi	r24, 0x82	; 130
 31a:	91 05       	cpc	r25, r1
 31c:	6c f0       	brlt	.+26     	; 0x338 <send_motor_speed+0x4e>
		motor_strength=motor_strength; 
	}
	else{
		
		PORTH&=~(1<<DIR);
 31e:	20 81       	ld	r18, Z
 320:	2d 7f       	andi	r18, 0xFD	; 253
 322:	20 83       	st	Z, r18
		motor_strength= abs(motor_strength-255);// to scale 
 324:	9c 01       	movw	r18, r24
 326:	2f 5f       	subi	r18, 0xFF	; 255
 328:	31 09       	sbc	r19, r1
 32a:	c9 01       	movw	r24, r18
 32c:	99 23       	and	r25, r25
 32e:	24 f4       	brge	.+8      	; 0x338 <send_motor_speed+0x4e>
 330:	88 27       	eor	r24, r24
 332:	99 27       	eor	r25, r25
 334:	82 1b       	sub	r24, r18
 336:	93 0b       	sbc	r25, r19
	}
	messageBuf[2] =motor_strength;                         // The second byte is used for the data.
 338:	8d 8b       	std	Y+21, r24	; 0x15
	//printf("Motor strength %i,\n",motor_strength);
	TWI_Start_Transceiver_With_Data(messageBuf,3);
 33a:	63 e0       	ldi	r22, 0x03	; 3
 33c:	ce 01       	movw	r24, r28
 33e:	43 96       	adiw	r24, 0x13	; 19
 340:	55 d0       	rcall	.+170    	; 0x3ec <TWI_Start_Transceiver_With_Data>
	
	
}
 342:	66 96       	adiw	r28, 0x16	; 22
 344:	0f b6       	in	r0, 0x3f	; 63
 346:	f8 94       	cli
 348:	de bf       	out	0x3e, r29	; 62
 34a:	0f be       	out	0x3f, r0	; 63
 34c:	cd bf       	out	0x3d, r28	; 61
 34e:	df 91       	pop	r29
 350:	cf 91       	pop	r28
 352:	08 95       	ret

00000354 <read_MCP2515>:
	spi_chipselect_activate();
	/*if (out != repeat){
		return repeat;
	}*/
	return out;
}
 354:	cf 93       	push	r28
 356:	c8 2f       	mov	r28, r24
 358:	3d d0       	rcall	.+122    	; 0x3d4 <spi_chipselect_deactivate>
 35a:	83 e0       	ldi	r24, 0x03	; 3
 35c:	2d d0       	rcall	.+90     	; 0x3b8 <send_master_SPI>
 35e:	8c 2f       	mov	r24, r28
 360:	2b d0       	rcall	.+86     	; 0x3b8 <send_master_SPI>
 362:	2f d0       	rcall	.+94     	; 0x3c2 <read_master_SPI>
 364:	c8 2f       	mov	r28, r24
 366:	34 d0       	rcall	.+104    	; 0x3d0 <spi_chipselect_activate>
 368:	8c 2f       	mov	r24, r28
 36a:	cf 91       	pop	r28
 36c:	08 95       	ret

0000036e <bit_modify_MCP2515>:

void bit_modify_MCP2515(char address, char mask_byte, char data){
 36e:	1f 93       	push	r17
 370:	cf 93       	push	r28
 372:	df 93       	push	r29
 374:	18 2f       	mov	r17, r24
 376:	d6 2f       	mov	r29, r22
 378:	c4 2f       	mov	r28, r20
	spi_chipselect_deactivate();
 37a:	2c d0       	rcall	.+88     	; 0x3d4 <spi_chipselect_deactivate>
	send_master_SPI(0x05);	//'bit modify' instruction.
 37c:	85 e0       	ldi	r24, 0x05	; 5
 37e:	1c d0       	rcall	.+56     	; 0x3b8 <send_master_SPI>
	send_master_SPI(address);
 380:	81 2f       	mov	r24, r17
 382:	1a d0       	rcall	.+52     	; 0x3b8 <send_master_SPI>
	send_master_SPI(mask_byte);
 384:	8d 2f       	mov	r24, r29
 386:	18 d0       	rcall	.+48     	; 0x3b8 <send_master_SPI>
	send_master_SPI(data);
 388:	8c 2f       	mov	r24, r28
 38a:	16 d0       	rcall	.+44     	; 0x3b8 <send_master_SPI>
	spi_chipselect_activate();
 38c:	21 d0       	rcall	.+66     	; 0x3d0 <spi_chipselect_activate>
}
 38e:	df 91       	pop	r29
 390:	cf 91       	pop	r28
 392:	1f 91       	pop	r17
 394:	08 95       	ret

00000396 <reset_MCP2515>:

void reset_MCP2515(){
	spi_chipselect_deactivate();
 396:	1e d0       	rcall	.+60     	; 0x3d4 <spi_chipselect_deactivate>
	send_master_SPI(0xC0);	//'reset' instruction.
 398:	80 ec       	ldi	r24, 0xC0	; 192
 39a:	0e d0       	rcall	.+28     	; 0x3b8 <send_master_SPI>
	spi_chipselect_activate();
 39c:	19 c0       	rjmp	.+50     	; 0x3d0 <spi_chipselect_activate>
 39e:	08 95       	ret

000003a0 <MCP2515_init>:
#include "MCP2515.h"



void MCP2515_init(){
	SPI_master_init();
 3a0:	02 d0       	rcall	.+4      	; 0x3a6 <SPI_master_init>
	reset_MCP2515();
 3a2:	f9 cf       	rjmp	.-14     	; 0x396 <reset_MCP2515>
 3a4:	08 95       	ret

000003a6 <SPI_master_init>:
#define MISO	3



void SPI_master_init(){
	DDRB |= (1<<MOSI) | (1<<SCK) | (1<<SSn) | (1<<PB0);		//Set MOSI, SCK, SSn output.
 3a6:	84 b1       	in	r24, 0x04	; 4
 3a8:	87 68       	ori	r24, 0x87	; 135
 3aa:	84 b9       	out	0x04, r24	; 4
	DDRB &= ~((1<<MISO));		//Set MISO input.
 3ac:	23 98       	cbi	0x04, 3	; 4
	PORTB|=(1<<MISO);
 3ae:	2b 9a       	sbi	0x05, 3	; 5
	SPCR |= (1<<SPE) | (1<<MSTR)|(1<<SPR1);	//Enable SPI, Master, set clock rate fck/64.
 3b0:	8c b5       	in	r24, 0x2c	; 44
 3b2:	82 65       	ori	r24, 0x52	; 82
 3b4:	8c bd       	out	0x2c, r24	; 44
 3b6:	08 95       	ret

000003b8 <send_master_SPI>:
	//PINB &= !(1<<PB4);
}

void send_master_SPI(char data){
	SPDR = data;			//Send data.
 3b8:	8e bd       	out	0x2e, r24	; 46
	while (!(SPSR & (1<<SPIF))) {}		//Wait for transmission complete.
 3ba:	0d b4       	in	r0, 0x2d	; 45
 3bc:	07 fe       	sbrs	r0, 7
 3be:	fd cf       	rjmp	.-6      	; 0x3ba <send_master_SPI+0x2>
}
 3c0:	08 95       	ret

000003c2 <read_master_SPI>:

char read_master_SPI(){
	
	
	send_master_SPI(0xFF);		//Send dummy byte.		
 3c2:	8f ef       	ldi	r24, 0xFF	; 255
 3c4:	f9 df       	rcall	.-14     	; 0x3b8 <send_master_SPI>
	while (!(SPSR & (1<<SPIF))) {}		//Wait for transmission complete.
 3c6:	0d b4       	in	r0, 0x2d	; 45
 3c8:	07 fe       	sbrs	r0, 7
 3ca:	fd cf       	rjmp	.-6      	; 0x3c6 <read_master_SPI+0x4>
	return SPDR;
 3cc:	8e b5       	in	r24, 0x2e	; 46
}
 3ce:	08 95       	ret

000003d0 <spi_chipselect_activate>:

void spi_chipselect_activate(){
	PORTB |=(1<<SSn);
 3d0:	2f 9a       	sbi	0x05, 7	; 5
 3d2:	08 95       	ret

000003d4 <spi_chipselect_deactivate>:
}

void spi_chipselect_deactivate(){
	PORTB &=~(1<<SSn);
 3d4:	2f 98       	cbi	0x05, 7	; 5
 3d6:	08 95       	ret

000003d8 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
 3d8:	8c e0       	ldi	r24, 0x0C	; 12
 3da:	80 93 b8 00 	sts	0x00B8, r24
 3de:	8f ef       	ldi	r24, 0xFF	; 255
 3e0:	80 93 bb 00 	sts	0x00BB, r24
 3e4:	84 e0       	ldi	r24, 0x04	; 4
 3e6:	80 93 bc 00 	sts	0x00BC, r24
 3ea:	08 95       	ret

000003ec <TWI_Start_Transceiver_With_Data>:
 3ec:	ec eb       	ldi	r30, 0xBC	; 188
 3ee:	f0 e0       	ldi	r31, 0x00	; 0
 3f0:	20 81       	ld	r18, Z
 3f2:	20 fd       	sbrc	r18, 0
 3f4:	fd cf       	rjmp	.-6      	; 0x3f0 <TWI_Start_Transceiver_With_Data+0x4>
 3f6:	60 93 3e 02 	sts	0x023E, r22
 3fa:	fc 01       	movw	r30, r24
 3fc:	20 81       	ld	r18, Z
 3fe:	20 93 3f 02 	sts	0x023F, r18
 402:	20 fd       	sbrc	r18, 0
 404:	0c c0       	rjmp	.+24     	; 0x41e <TWI_Start_Transceiver_With_Data+0x32>
 406:	62 30       	cpi	r22, 0x02	; 2
 408:	50 f0       	brcs	.+20     	; 0x41e <TWI_Start_Transceiver_With_Data+0x32>
 40a:	dc 01       	movw	r26, r24
 40c:	11 96       	adiw	r26, 0x01	; 1
 40e:	e0 e4       	ldi	r30, 0x40	; 64
 410:	f2 e0       	ldi	r31, 0x02	; 2
 412:	81 e0       	ldi	r24, 0x01	; 1
 414:	9d 91       	ld	r25, X+
 416:	91 93       	st	Z+, r25
 418:	8f 5f       	subi	r24, 0xFF	; 255
 41a:	86 13       	cpse	r24, r22
 41c:	fb cf       	rjmp	.-10     	; 0x414 <TWI_Start_Transceiver_With_Data+0x28>
 41e:	10 92 3d 02 	sts	0x023D, r1
 422:	88 ef       	ldi	r24, 0xF8	; 248
 424:	80 93 06 02 	sts	0x0206, r24
 428:	85 ea       	ldi	r24, 0xA5	; 165
 42a:	80 93 bc 00 	sts	0x00BC, r24
 42e:	08 95       	ret

00000430 <__vector_39>:
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/

ISR(TWI_vect)
{
 430:	1f 92       	push	r1
 432:	0f 92       	push	r0
 434:	0f b6       	in	r0, 0x3f	; 63
 436:	0f 92       	push	r0
 438:	11 24       	eor	r1, r1
 43a:	0b b6       	in	r0, 0x3b	; 59
 43c:	0f 92       	push	r0
 43e:	2f 93       	push	r18
 440:	3f 93       	push	r19
 442:	8f 93       	push	r24
 444:	9f 93       	push	r25
 446:	af 93       	push	r26
 448:	bf 93       	push	r27
 44a:	ef 93       	push	r30
 44c:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
 44e:	80 91 b9 00 	lds	r24, 0x00B9
 452:	90 e0       	ldi	r25, 0x00	; 0
 454:	fc 01       	movw	r30, r24
 456:	38 97       	sbiw	r30, 0x08	; 8
 458:	e1 35       	cpi	r30, 0x51	; 81
 45a:	f1 05       	cpc	r31, r1
 45c:	08 f0       	brcs	.+2      	; 0x460 <__vector_39+0x30>
 45e:	55 c0       	rjmp	.+170    	; 0x50a <__vector_39+0xda>
 460:	ee 58       	subi	r30, 0x8E	; 142
 462:	ff 4f       	sbci	r31, 0xFF	; 255
 464:	85 c0       	rjmp	.+266    	; 0x570 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
 466:	10 92 3c 02 	sts	0x023C, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
 46a:	e0 91 3c 02 	lds	r30, 0x023C
 46e:	80 91 3e 02 	lds	r24, 0x023E
 472:	e8 17       	cp	r30, r24
 474:	70 f4       	brcc	.+28     	; 0x492 <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
 476:	81 e0       	ldi	r24, 0x01	; 1
 478:	8e 0f       	add	r24, r30
 47a:	80 93 3c 02 	sts	0x023C, r24
 47e:	f0 e0       	ldi	r31, 0x00	; 0
 480:	e1 5c       	subi	r30, 0xC1	; 193
 482:	fd 4f       	sbci	r31, 0xFD	; 253
 484:	80 81       	ld	r24, Z
 486:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 48a:	85 e8       	ldi	r24, 0x85	; 133
 48c:	80 93 bc 00 	sts	0x00BC, r24
 490:	43 c0       	rjmp	.+134    	; 0x518 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
 492:	80 91 3d 02 	lds	r24, 0x023D
 496:	81 60       	ori	r24, 0x01	; 1
 498:	80 93 3d 02 	sts	0x023D, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 49c:	84 e9       	ldi	r24, 0x94	; 148
 49e:	80 93 bc 00 	sts	0x00BC, r24
 4a2:	3a c0       	rjmp	.+116    	; 0x518 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
 4a4:	e0 91 3c 02 	lds	r30, 0x023C
 4a8:	81 e0       	ldi	r24, 0x01	; 1
 4aa:	8e 0f       	add	r24, r30
 4ac:	80 93 3c 02 	sts	0x023C, r24
 4b0:	80 91 bb 00 	lds	r24, 0x00BB
 4b4:	f0 e0       	ldi	r31, 0x00	; 0
 4b6:	e1 5c       	subi	r30, 0xC1	; 193
 4b8:	fd 4f       	sbci	r31, 0xFD	; 253
 4ba:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
 4bc:	20 91 3c 02 	lds	r18, 0x023C
 4c0:	30 e0       	ldi	r19, 0x00	; 0
 4c2:	80 91 3e 02 	lds	r24, 0x023E
 4c6:	90 e0       	ldi	r25, 0x00	; 0
 4c8:	01 97       	sbiw	r24, 0x01	; 1
 4ca:	28 17       	cp	r18, r24
 4cc:	39 07       	cpc	r19, r25
 4ce:	24 f4       	brge	.+8      	; 0x4d8 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 4d0:	85 ec       	ldi	r24, 0xC5	; 197
 4d2:	80 93 bc 00 	sts	0x00BC, r24
 4d6:	20 c0       	rjmp	.+64     	; 0x518 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 4d8:	85 e8       	ldi	r24, 0x85	; 133
 4da:	80 93 bc 00 	sts	0x00BC, r24
 4de:	1c c0       	rjmp	.+56     	; 0x518 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
 4e0:	80 91 bb 00 	lds	r24, 0x00BB
 4e4:	e0 91 3c 02 	lds	r30, 0x023C
 4e8:	f0 e0       	ldi	r31, 0x00	; 0
 4ea:	e1 5c       	subi	r30, 0xC1	; 193
 4ec:	fd 4f       	sbci	r31, 0xFD	; 253
 4ee:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
 4f0:	80 91 3d 02 	lds	r24, 0x023D
 4f4:	81 60       	ori	r24, 0x01	; 1
 4f6:	80 93 3d 02 	sts	0x023D, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 4fa:	84 e9       	ldi	r24, 0x94	; 148
 4fc:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
 500:	0b c0       	rjmp	.+22     	; 0x518 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 502:	85 ea       	ldi	r24, 0xA5	; 165
 504:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
 508:	07 c0       	rjmp	.+14     	; 0x518 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = “0”
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
 50a:	80 91 b9 00 	lds	r24, 0x00B9
 50e:	80 93 06 02 	sts	0x0206, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
 512:	84 e0       	ldi	r24, 0x04	; 4
 514:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
 518:	ff 91       	pop	r31
 51a:	ef 91       	pop	r30
 51c:	bf 91       	pop	r27
 51e:	af 91       	pop	r26
 520:	9f 91       	pop	r25
 522:	8f 91       	pop	r24
 524:	3f 91       	pop	r19
 526:	2f 91       	pop	r18
 528:	0f 90       	pop	r0
 52a:	0b be       	out	0x3b, r0	; 59
 52c:	0f 90       	pop	r0
 52e:	0f be       	out	0x3f, r0	; 63
 530:	0f 90       	pop	r0
 532:	1f 90       	pop	r1
 534:	18 95       	reti

00000536 <UART_Transmit>:
}
	
void UART_Transmit( unsigned char data )
{
	/* Wait for empty transmit buffer*/
		while( !( UCSR0A & (1<<UDRE0)) )
 536:	e0 ec       	ldi	r30, 0xC0	; 192
 538:	f0 e0       	ldi	r31, 0x00	; 0
 53a:	90 81       	ld	r25, Z
 53c:	95 ff       	sbrs	r25, 5
 53e:	fd cf       	rjmp	.-6      	; 0x53a <UART_Transmit+0x4>
		;
	/* Put data into buffer, sends the data*/
		UDR0 = data;
 540:	80 93 c6 00 	sts	0x00C6, r24
 544:	08 95       	ret

00000546 <UART_Receive>:
}

unsigned char UART_Receive(void)
	{
		/* Wait for data to be received*/
		while( !(UCSR0A & (1<<RXC0)) )
 546:	e0 ec       	ldi	r30, 0xC0	; 192
 548:	f0 e0       	ldi	r31, 0x00	; 0
 54a:	80 81       	ld	r24, Z
 54c:	88 23       	and	r24, r24
 54e:	ec f7       	brge	.-6      	; 0x54a <UART_Receive+0x4>
			;
		/* Get and return received data from buffer*/
		return UDR0;
 550:	80 91 c6 00 	lds	r24, 0x00C6
 554:	08 95       	ret

00000556 <UART_Init>:
#define UCPHA0 1
#define BAUD 9600

void UART_Init(unsigned int ubrr)
{
	UBRR0H = (unsigned char)(ubrr>>8);
 556:	90 93 c5 00 	sts	0x00C5, r25
	UBRR0L = (unsigned char)ubrr;
 55a:	80 93 c4 00 	sts	0x00C4, r24
		
	/* Enable receiver and transmitter. */
	UCSR0B = (1<<RXEN0)|(1<<TXEN0);
 55e:	88 e1       	ldi	r24, 0x18	; 24
 560:	80 93 c1 00 	sts	0x00C1, r24
		
	fdevopen(&UART_Transmit, &UART_Receive);
 564:	63 ea       	ldi	r22, 0xA3	; 163
 566:	72 e0       	ldi	r23, 0x02	; 2
 568:	8b e9       	ldi	r24, 0x9B	; 155
 56a:	92 e0       	ldi	r25, 0x02	; 2
 56c:	07 c0       	rjmp	.+14     	; 0x57c <fdevopen>
 56e:	08 95       	ret

00000570 <__tablejump2__>:
 570:	ee 0f       	add	r30, r30
 572:	ff 1f       	adc	r31, r31

00000574 <__tablejump__>:
 574:	05 90       	lpm	r0, Z+
 576:	f4 91       	lpm	r31, Z
 578:	e0 2d       	mov	r30, r0
 57a:	19 94       	eijmp

0000057c <fdevopen>:
 57c:	0f 93       	push	r16
 57e:	1f 93       	push	r17
 580:	cf 93       	push	r28
 582:	df 93       	push	r29
 584:	ec 01       	movw	r28, r24
 586:	8b 01       	movw	r16, r22
 588:	00 97       	sbiw	r24, 0x00	; 0
 58a:	31 f4       	brne	.+12     	; 0x598 <fdevopen+0x1c>
 58c:	61 15       	cp	r22, r1
 58e:	71 05       	cpc	r23, r1
 590:	19 f4       	brne	.+6      	; 0x598 <fdevopen+0x1c>
 592:	80 e0       	ldi	r24, 0x00	; 0
 594:	90 e0       	ldi	r25, 0x00	; 0
 596:	37 c0       	rjmp	.+110    	; 0x606 <fdevopen+0x8a>
 598:	6e e0       	ldi	r22, 0x0E	; 14
 59a:	70 e0       	ldi	r23, 0x00	; 0
 59c:	81 e0       	ldi	r24, 0x01	; 1
 59e:	90 e0       	ldi	r25, 0x00	; 0
 5a0:	64 d0       	rcall	.+200    	; 0x66a <calloc>
 5a2:	fc 01       	movw	r30, r24
 5a4:	00 97       	sbiw	r24, 0x00	; 0
 5a6:	a9 f3       	breq	.-22     	; 0x592 <fdevopen+0x16>
 5a8:	80 e8       	ldi	r24, 0x80	; 128
 5aa:	83 83       	std	Z+3, r24	; 0x03
 5ac:	01 15       	cp	r16, r1
 5ae:	11 05       	cpc	r17, r1
 5b0:	71 f0       	breq	.+28     	; 0x5ce <fdevopen+0x52>
 5b2:	13 87       	std	Z+11, r17	; 0x0b
 5b4:	02 87       	std	Z+10, r16	; 0x0a
 5b6:	81 e8       	ldi	r24, 0x81	; 129
 5b8:	83 83       	std	Z+3, r24	; 0x03
 5ba:	80 91 43 02 	lds	r24, 0x0243
 5be:	90 91 44 02 	lds	r25, 0x0244
 5c2:	89 2b       	or	r24, r25
 5c4:	21 f4       	brne	.+8      	; 0x5ce <fdevopen+0x52>
 5c6:	f0 93 44 02 	sts	0x0244, r31
 5ca:	e0 93 43 02 	sts	0x0243, r30
 5ce:	20 97       	sbiw	r28, 0x00	; 0
 5d0:	c9 f0       	breq	.+50     	; 0x604 <fdevopen+0x88>
 5d2:	d1 87       	std	Z+9, r29	; 0x09
 5d4:	c0 87       	std	Z+8, r28	; 0x08
 5d6:	83 81       	ldd	r24, Z+3	; 0x03
 5d8:	82 60       	ori	r24, 0x02	; 2
 5da:	83 83       	std	Z+3, r24	; 0x03
 5dc:	80 91 45 02 	lds	r24, 0x0245
 5e0:	90 91 46 02 	lds	r25, 0x0246
 5e4:	89 2b       	or	r24, r25
 5e6:	71 f4       	brne	.+28     	; 0x604 <fdevopen+0x88>
 5e8:	f0 93 46 02 	sts	0x0246, r31
 5ec:	e0 93 45 02 	sts	0x0245, r30
 5f0:	80 91 47 02 	lds	r24, 0x0247
 5f4:	90 91 48 02 	lds	r25, 0x0248
 5f8:	89 2b       	or	r24, r25
 5fa:	21 f4       	brne	.+8      	; 0x604 <fdevopen+0x88>
 5fc:	f0 93 48 02 	sts	0x0248, r31
 600:	e0 93 47 02 	sts	0x0247, r30
 604:	cf 01       	movw	r24, r30
 606:	df 91       	pop	r29
 608:	cf 91       	pop	r28
 60a:	1f 91       	pop	r17
 60c:	0f 91       	pop	r16
 60e:	08 95       	ret

00000610 <puts>:
 610:	0f 93       	push	r16
 612:	1f 93       	push	r17
 614:	cf 93       	push	r28
 616:	df 93       	push	r29
 618:	e0 91 45 02 	lds	r30, 0x0245
 61c:	f0 91 46 02 	lds	r31, 0x0246
 620:	23 81       	ldd	r18, Z+3	; 0x03
 622:	21 ff       	sbrs	r18, 1
 624:	1b c0       	rjmp	.+54     	; 0x65c <puts+0x4c>
 626:	ec 01       	movw	r28, r24
 628:	00 e0       	ldi	r16, 0x00	; 0
 62a:	10 e0       	ldi	r17, 0x00	; 0
 62c:	89 91       	ld	r24, Y+
 62e:	60 91 45 02 	lds	r22, 0x0245
 632:	70 91 46 02 	lds	r23, 0x0246
 636:	db 01       	movw	r26, r22
 638:	18 96       	adiw	r26, 0x08	; 8
 63a:	ed 91       	ld	r30, X+
 63c:	fc 91       	ld	r31, X
 63e:	19 97       	sbiw	r26, 0x09	; 9
 640:	88 23       	and	r24, r24
 642:	31 f0       	breq	.+12     	; 0x650 <puts+0x40>
 644:	19 95       	eicall
 646:	89 2b       	or	r24, r25
 648:	89 f3       	breq	.-30     	; 0x62c <puts+0x1c>
 64a:	0f ef       	ldi	r16, 0xFF	; 255
 64c:	1f ef       	ldi	r17, 0xFF	; 255
 64e:	ee cf       	rjmp	.-36     	; 0x62c <puts+0x1c>
 650:	8a e0       	ldi	r24, 0x0A	; 10
 652:	19 95       	eicall
 654:	89 2b       	or	r24, r25
 656:	11 f4       	brne	.+4      	; 0x65c <puts+0x4c>
 658:	c8 01       	movw	r24, r16
 65a:	02 c0       	rjmp	.+4      	; 0x660 <puts+0x50>
 65c:	8f ef       	ldi	r24, 0xFF	; 255
 65e:	9f ef       	ldi	r25, 0xFF	; 255
 660:	df 91       	pop	r29
 662:	cf 91       	pop	r28
 664:	1f 91       	pop	r17
 666:	0f 91       	pop	r16
 668:	08 95       	ret

0000066a <calloc>:
 66a:	0f 93       	push	r16
 66c:	1f 93       	push	r17
 66e:	cf 93       	push	r28
 670:	df 93       	push	r29
 672:	86 9f       	mul	r24, r22
 674:	80 01       	movw	r16, r0
 676:	87 9f       	mul	r24, r23
 678:	10 0d       	add	r17, r0
 67a:	96 9f       	mul	r25, r22
 67c:	10 0d       	add	r17, r0
 67e:	11 24       	eor	r1, r1
 680:	c8 01       	movw	r24, r16
 682:	0d d0       	rcall	.+26     	; 0x69e <malloc>
 684:	ec 01       	movw	r28, r24
 686:	00 97       	sbiw	r24, 0x00	; 0
 688:	21 f0       	breq	.+8      	; 0x692 <calloc+0x28>
 68a:	a8 01       	movw	r20, r16
 68c:	60 e0       	ldi	r22, 0x00	; 0
 68e:	70 e0       	ldi	r23, 0x00	; 0
 690:	2d d1       	rcall	.+602    	; 0x8ec <memset>
 692:	ce 01       	movw	r24, r28
 694:	df 91       	pop	r29
 696:	cf 91       	pop	r28
 698:	1f 91       	pop	r17
 69a:	0f 91       	pop	r16
 69c:	08 95       	ret

0000069e <malloc>:
 69e:	cf 93       	push	r28
 6a0:	df 93       	push	r29
 6a2:	82 30       	cpi	r24, 0x02	; 2
 6a4:	91 05       	cpc	r25, r1
 6a6:	10 f4       	brcc	.+4      	; 0x6ac <malloc+0xe>
 6a8:	82 e0       	ldi	r24, 0x02	; 2
 6aa:	90 e0       	ldi	r25, 0x00	; 0
 6ac:	e0 91 4b 02 	lds	r30, 0x024B
 6b0:	f0 91 4c 02 	lds	r31, 0x024C
 6b4:	20 e0       	ldi	r18, 0x00	; 0
 6b6:	30 e0       	ldi	r19, 0x00	; 0
 6b8:	a0 e0       	ldi	r26, 0x00	; 0
 6ba:	b0 e0       	ldi	r27, 0x00	; 0
 6bc:	30 97       	sbiw	r30, 0x00	; 0
 6be:	39 f1       	breq	.+78     	; 0x70e <malloc+0x70>
 6c0:	40 81       	ld	r20, Z
 6c2:	51 81       	ldd	r21, Z+1	; 0x01
 6c4:	48 17       	cp	r20, r24
 6c6:	59 07       	cpc	r21, r25
 6c8:	b8 f0       	brcs	.+46     	; 0x6f8 <malloc+0x5a>
 6ca:	48 17       	cp	r20, r24
 6cc:	59 07       	cpc	r21, r25
 6ce:	71 f4       	brne	.+28     	; 0x6ec <malloc+0x4e>
 6d0:	82 81       	ldd	r24, Z+2	; 0x02
 6d2:	93 81       	ldd	r25, Z+3	; 0x03
 6d4:	10 97       	sbiw	r26, 0x00	; 0
 6d6:	29 f0       	breq	.+10     	; 0x6e2 <malloc+0x44>
 6d8:	13 96       	adiw	r26, 0x03	; 3
 6da:	9c 93       	st	X, r25
 6dc:	8e 93       	st	-X, r24
 6de:	12 97       	sbiw	r26, 0x02	; 2
 6e0:	2c c0       	rjmp	.+88     	; 0x73a <malloc+0x9c>
 6e2:	90 93 4c 02 	sts	0x024C, r25
 6e6:	80 93 4b 02 	sts	0x024B, r24
 6ea:	27 c0       	rjmp	.+78     	; 0x73a <malloc+0x9c>
 6ec:	21 15       	cp	r18, r1
 6ee:	31 05       	cpc	r19, r1
 6f0:	31 f0       	breq	.+12     	; 0x6fe <malloc+0x60>
 6f2:	42 17       	cp	r20, r18
 6f4:	53 07       	cpc	r21, r19
 6f6:	18 f0       	brcs	.+6      	; 0x6fe <malloc+0x60>
 6f8:	a9 01       	movw	r20, r18
 6fa:	db 01       	movw	r26, r22
 6fc:	01 c0       	rjmp	.+2      	; 0x700 <malloc+0x62>
 6fe:	ef 01       	movw	r28, r30
 700:	9a 01       	movw	r18, r20
 702:	bd 01       	movw	r22, r26
 704:	df 01       	movw	r26, r30
 706:	02 80       	ldd	r0, Z+2	; 0x02
 708:	f3 81       	ldd	r31, Z+3	; 0x03
 70a:	e0 2d       	mov	r30, r0
 70c:	d7 cf       	rjmp	.-82     	; 0x6bc <malloc+0x1e>
 70e:	21 15       	cp	r18, r1
 710:	31 05       	cpc	r19, r1
 712:	f9 f0       	breq	.+62     	; 0x752 <malloc+0xb4>
 714:	28 1b       	sub	r18, r24
 716:	39 0b       	sbc	r19, r25
 718:	24 30       	cpi	r18, 0x04	; 4
 71a:	31 05       	cpc	r19, r1
 71c:	80 f4       	brcc	.+32     	; 0x73e <malloc+0xa0>
 71e:	8a 81       	ldd	r24, Y+2	; 0x02
 720:	9b 81       	ldd	r25, Y+3	; 0x03
 722:	61 15       	cp	r22, r1
 724:	71 05       	cpc	r23, r1
 726:	21 f0       	breq	.+8      	; 0x730 <malloc+0x92>
 728:	fb 01       	movw	r30, r22
 72a:	93 83       	std	Z+3, r25	; 0x03
 72c:	82 83       	std	Z+2, r24	; 0x02
 72e:	04 c0       	rjmp	.+8      	; 0x738 <malloc+0x9a>
 730:	90 93 4c 02 	sts	0x024C, r25
 734:	80 93 4b 02 	sts	0x024B, r24
 738:	fe 01       	movw	r30, r28
 73a:	32 96       	adiw	r30, 0x02	; 2
 73c:	44 c0       	rjmp	.+136    	; 0x7c6 <malloc+0x128>
 73e:	fe 01       	movw	r30, r28
 740:	e2 0f       	add	r30, r18
 742:	f3 1f       	adc	r31, r19
 744:	81 93       	st	Z+, r24
 746:	91 93       	st	Z+, r25
 748:	22 50       	subi	r18, 0x02	; 2
 74a:	31 09       	sbc	r19, r1
 74c:	39 83       	std	Y+1, r19	; 0x01
 74e:	28 83       	st	Y, r18
 750:	3a c0       	rjmp	.+116    	; 0x7c6 <malloc+0x128>
 752:	20 91 49 02 	lds	r18, 0x0249
 756:	30 91 4a 02 	lds	r19, 0x024A
 75a:	23 2b       	or	r18, r19
 75c:	41 f4       	brne	.+16     	; 0x76e <malloc+0xd0>
 75e:	20 91 02 02 	lds	r18, 0x0202
 762:	30 91 03 02 	lds	r19, 0x0203
 766:	30 93 4a 02 	sts	0x024A, r19
 76a:	20 93 49 02 	sts	0x0249, r18
 76e:	20 91 00 02 	lds	r18, 0x0200
 772:	30 91 01 02 	lds	r19, 0x0201
 776:	21 15       	cp	r18, r1
 778:	31 05       	cpc	r19, r1
 77a:	41 f4       	brne	.+16     	; 0x78c <malloc+0xee>
 77c:	2d b7       	in	r18, 0x3d	; 61
 77e:	3e b7       	in	r19, 0x3e	; 62
 780:	40 91 04 02 	lds	r20, 0x0204
 784:	50 91 05 02 	lds	r21, 0x0205
 788:	24 1b       	sub	r18, r20
 78a:	35 0b       	sbc	r19, r21
 78c:	e0 91 49 02 	lds	r30, 0x0249
 790:	f0 91 4a 02 	lds	r31, 0x024A
 794:	e2 17       	cp	r30, r18
 796:	f3 07       	cpc	r31, r19
 798:	a0 f4       	brcc	.+40     	; 0x7c2 <malloc+0x124>
 79a:	2e 1b       	sub	r18, r30
 79c:	3f 0b       	sbc	r19, r31
 79e:	28 17       	cp	r18, r24
 7a0:	39 07       	cpc	r19, r25
 7a2:	78 f0       	brcs	.+30     	; 0x7c2 <malloc+0x124>
 7a4:	ac 01       	movw	r20, r24
 7a6:	4e 5f       	subi	r20, 0xFE	; 254
 7a8:	5f 4f       	sbci	r21, 0xFF	; 255
 7aa:	24 17       	cp	r18, r20
 7ac:	35 07       	cpc	r19, r21
 7ae:	48 f0       	brcs	.+18     	; 0x7c2 <malloc+0x124>
 7b0:	4e 0f       	add	r20, r30
 7b2:	5f 1f       	adc	r21, r31
 7b4:	50 93 4a 02 	sts	0x024A, r21
 7b8:	40 93 49 02 	sts	0x0249, r20
 7bc:	81 93       	st	Z+, r24
 7be:	91 93       	st	Z+, r25
 7c0:	02 c0       	rjmp	.+4      	; 0x7c6 <malloc+0x128>
 7c2:	e0 e0       	ldi	r30, 0x00	; 0
 7c4:	f0 e0       	ldi	r31, 0x00	; 0
 7c6:	cf 01       	movw	r24, r30
 7c8:	df 91       	pop	r29
 7ca:	cf 91       	pop	r28
 7cc:	08 95       	ret

000007ce <free>:
 7ce:	cf 93       	push	r28
 7d0:	df 93       	push	r29
 7d2:	00 97       	sbiw	r24, 0x00	; 0
 7d4:	09 f4       	brne	.+2      	; 0x7d8 <free+0xa>
 7d6:	87 c0       	rjmp	.+270    	; 0x8e6 <free+0x118>
 7d8:	fc 01       	movw	r30, r24
 7da:	32 97       	sbiw	r30, 0x02	; 2
 7dc:	13 82       	std	Z+3, r1	; 0x03
 7de:	12 82       	std	Z+2, r1	; 0x02
 7e0:	c0 91 4b 02 	lds	r28, 0x024B
 7e4:	d0 91 4c 02 	lds	r29, 0x024C
 7e8:	20 97       	sbiw	r28, 0x00	; 0
 7ea:	81 f4       	brne	.+32     	; 0x80c <free+0x3e>
 7ec:	20 81       	ld	r18, Z
 7ee:	31 81       	ldd	r19, Z+1	; 0x01
 7f0:	28 0f       	add	r18, r24
 7f2:	39 1f       	adc	r19, r25
 7f4:	80 91 49 02 	lds	r24, 0x0249
 7f8:	90 91 4a 02 	lds	r25, 0x024A
 7fc:	82 17       	cp	r24, r18
 7fe:	93 07       	cpc	r25, r19
 800:	79 f5       	brne	.+94     	; 0x860 <free+0x92>
 802:	f0 93 4a 02 	sts	0x024A, r31
 806:	e0 93 49 02 	sts	0x0249, r30
 80a:	6d c0       	rjmp	.+218    	; 0x8e6 <free+0x118>
 80c:	de 01       	movw	r26, r28
 80e:	20 e0       	ldi	r18, 0x00	; 0
 810:	30 e0       	ldi	r19, 0x00	; 0
 812:	ae 17       	cp	r26, r30
 814:	bf 07       	cpc	r27, r31
 816:	50 f4       	brcc	.+20     	; 0x82c <free+0x5e>
 818:	12 96       	adiw	r26, 0x02	; 2
 81a:	4d 91       	ld	r20, X+
 81c:	5c 91       	ld	r21, X
 81e:	13 97       	sbiw	r26, 0x03	; 3
 820:	9d 01       	movw	r18, r26
 822:	41 15       	cp	r20, r1
 824:	51 05       	cpc	r21, r1
 826:	09 f1       	breq	.+66     	; 0x86a <free+0x9c>
 828:	da 01       	movw	r26, r20
 82a:	f3 cf       	rjmp	.-26     	; 0x812 <free+0x44>
 82c:	b3 83       	std	Z+3, r27	; 0x03
 82e:	a2 83       	std	Z+2, r26	; 0x02
 830:	40 81       	ld	r20, Z
 832:	51 81       	ldd	r21, Z+1	; 0x01
 834:	84 0f       	add	r24, r20
 836:	95 1f       	adc	r25, r21
 838:	8a 17       	cp	r24, r26
 83a:	9b 07       	cpc	r25, r27
 83c:	71 f4       	brne	.+28     	; 0x85a <free+0x8c>
 83e:	8d 91       	ld	r24, X+
 840:	9c 91       	ld	r25, X
 842:	11 97       	sbiw	r26, 0x01	; 1
 844:	84 0f       	add	r24, r20
 846:	95 1f       	adc	r25, r21
 848:	02 96       	adiw	r24, 0x02	; 2
 84a:	91 83       	std	Z+1, r25	; 0x01
 84c:	80 83       	st	Z, r24
 84e:	12 96       	adiw	r26, 0x02	; 2
 850:	8d 91       	ld	r24, X+
 852:	9c 91       	ld	r25, X
 854:	13 97       	sbiw	r26, 0x03	; 3
 856:	93 83       	std	Z+3, r25	; 0x03
 858:	82 83       	std	Z+2, r24	; 0x02
 85a:	21 15       	cp	r18, r1
 85c:	31 05       	cpc	r19, r1
 85e:	29 f4       	brne	.+10     	; 0x86a <free+0x9c>
 860:	f0 93 4c 02 	sts	0x024C, r31
 864:	e0 93 4b 02 	sts	0x024B, r30
 868:	3e c0       	rjmp	.+124    	; 0x8e6 <free+0x118>
 86a:	d9 01       	movw	r26, r18
 86c:	13 96       	adiw	r26, 0x03	; 3
 86e:	fc 93       	st	X, r31
 870:	ee 93       	st	-X, r30
 872:	12 97       	sbiw	r26, 0x02	; 2
 874:	4d 91       	ld	r20, X+
 876:	5d 91       	ld	r21, X+
 878:	a4 0f       	add	r26, r20
 87a:	b5 1f       	adc	r27, r21
 87c:	ea 17       	cp	r30, r26
 87e:	fb 07       	cpc	r31, r27
 880:	79 f4       	brne	.+30     	; 0x8a0 <free+0xd2>
 882:	80 81       	ld	r24, Z
 884:	91 81       	ldd	r25, Z+1	; 0x01
 886:	84 0f       	add	r24, r20
 888:	95 1f       	adc	r25, r21
 88a:	02 96       	adiw	r24, 0x02	; 2
 88c:	d9 01       	movw	r26, r18
 88e:	11 96       	adiw	r26, 0x01	; 1
 890:	9c 93       	st	X, r25
 892:	8e 93       	st	-X, r24
 894:	82 81       	ldd	r24, Z+2	; 0x02
 896:	93 81       	ldd	r25, Z+3	; 0x03
 898:	13 96       	adiw	r26, 0x03	; 3
 89a:	9c 93       	st	X, r25
 89c:	8e 93       	st	-X, r24
 89e:	12 97       	sbiw	r26, 0x02	; 2
 8a0:	e0 e0       	ldi	r30, 0x00	; 0
 8a2:	f0 e0       	ldi	r31, 0x00	; 0
 8a4:	8a 81       	ldd	r24, Y+2	; 0x02
 8a6:	9b 81       	ldd	r25, Y+3	; 0x03
 8a8:	00 97       	sbiw	r24, 0x00	; 0
 8aa:	19 f0       	breq	.+6      	; 0x8b2 <free+0xe4>
 8ac:	fe 01       	movw	r30, r28
 8ae:	ec 01       	movw	r28, r24
 8b0:	f9 cf       	rjmp	.-14     	; 0x8a4 <free+0xd6>
 8b2:	ce 01       	movw	r24, r28
 8b4:	02 96       	adiw	r24, 0x02	; 2
 8b6:	28 81       	ld	r18, Y
 8b8:	39 81       	ldd	r19, Y+1	; 0x01
 8ba:	82 0f       	add	r24, r18
 8bc:	93 1f       	adc	r25, r19
 8be:	20 91 49 02 	lds	r18, 0x0249
 8c2:	30 91 4a 02 	lds	r19, 0x024A
 8c6:	28 17       	cp	r18, r24
 8c8:	39 07       	cpc	r19, r25
 8ca:	69 f4       	brne	.+26     	; 0x8e6 <free+0x118>
 8cc:	30 97       	sbiw	r30, 0x00	; 0
 8ce:	29 f4       	brne	.+10     	; 0x8da <free+0x10c>
 8d0:	10 92 4c 02 	sts	0x024C, r1
 8d4:	10 92 4b 02 	sts	0x024B, r1
 8d8:	02 c0       	rjmp	.+4      	; 0x8de <free+0x110>
 8da:	13 82       	std	Z+3, r1	; 0x03
 8dc:	12 82       	std	Z+2, r1	; 0x02
 8de:	d0 93 4a 02 	sts	0x024A, r29
 8e2:	c0 93 49 02 	sts	0x0249, r28
 8e6:	df 91       	pop	r29
 8e8:	cf 91       	pop	r28
 8ea:	08 95       	ret

000008ec <memset>:
 8ec:	dc 01       	movw	r26, r24
 8ee:	01 c0       	rjmp	.+2      	; 0x8f2 <memset+0x6>
 8f0:	6d 93       	st	X+, r22
 8f2:	41 50       	subi	r20, 0x01	; 1
 8f4:	50 40       	sbci	r21, 0x00	; 0
 8f6:	e0 f7       	brcc	.-8      	; 0x8f0 <memset+0x4>
 8f8:	08 95       	ret

000008fa <_exit>:
 8fa:	f8 94       	cli

000008fc <__stop_program>:
 8fc:	ff cf       	rjmp	.-2      	; 0x8fc <__stop_program>
