--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml dragonv5_main.twx dragonv5_main.ncd -o dragonv5_main.twr
dragonv5_main.pcf

Design file:              dragonv5_main.ncd
Physical constraint file: dragonv5_main.pcf
Device,package,speed:     xc6slx100,fgg676,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_OSC = PERIOD TIMEGRP "OSC" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_OSC = PERIOD TIMEGRP "OSC" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dcm_gmii/dcm_sp_inst/CLKIN
  Logical resource: dcm_gmii/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y10.CLKIN
  Clock network: dcm_gmii/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 2.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dcm_gmii/dcm_sp_inst/CLKIN
  Logical resource: dcm_gmii/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y10.CLKIN
  Clock network: dcm_gmii/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.430ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: dcm_gmii/dcm_sp_inst/CLKIN
  Logical resource: dcm_gmii/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y10.CLKIN
  Clock network: dcm_gmii/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_AD9222_DCO = PERIOD TIMEGRP "AD9222_DCO" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.925ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_AD9222_DCO = PERIOD TIMEGRP "AD9222_DCO" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: BUFIO2_ADC_TL/I
  Logical resource: BUFIO2_ADC_TL/I
  Location pin: BUFIO2_X2Y28.I
  Clock network: adc_dco_ibufout
--------------------------------------------------------------------------------
Slack: 4.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: BUFIO2_ADC_TR/I
  Logical resource: BUFIO2_ADC_TR/I
  Location pin: BUFIO2_X4Y28.I
  Clock network: adc_dco_ibufout
--------------------------------------------------------------------------------
Slack: 4.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: BUFIO2_ADC_INV_TL/I
  Logical resource: BUFIO2_ADC_INV_TL/I
  Location pin: BUFIO2_X2Y29.I
  Clock network: adc_dco_ibufout
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_BP_EXTCLK = PERIOD TIMEGRP "BP_EXTCLK" 100 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  32.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_BP_EXTCLK = PERIOD TIMEGRP "BP_EXTCLK" 100 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 22.330ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: dcm_extclk/dcm_sp_inst/CLKFX
  Logical resource: dcm_extclk/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: dcm_extclk/clkfx
--------------------------------------------------------------------------------
Slack: 68.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 100.000ns
  Low pulse: 50.000ns
  Low pulse limit: 16.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: dcm_extclk/dcm_sp_inst/CLKIN
  Logical resource: dcm_extclk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: dcm_extclk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 68.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 100.000ns
  High pulse: 50.000ns
  High pulse limit: 16.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: dcm_extclk/dcm_sp_inst/CLKIN
  Logical resource: dcm_extclk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: dcm_extclk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_gmii_clk0 = PERIOD TIMEGRP "dcm_gmii_clk0" TS_OSC 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2236 paths analyzed, 1097 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.183ns.
--------------------------------------------------------------------------------

Paths for end point SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M (SLICE_X61Y40.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RX_SELECT (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M (FF)
  Requirement:          0.500ns
  Data Path Delay:      0.678ns (Levels of Logic = 0)
  Clock Path Skew:      0.682ns (-0.262 - -0.944)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.501ns

  Clock Uncertainty:          0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.417ns
    Phase Error (PE):           0.257ns

  Maximum Data Path at Fast Process Corner: RX_SELECT to SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y39.AMUX    Tshcko                0.252   Maccum_RX_COUNT_lut<0>
                                                       RX_SELECT
    SLICE_X61Y40.DX      net (fanout=19)       0.356   RX_SELECT
    SLICE_X61Y40.CLK     Tdick                 0.070   SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
                                                       SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    -------------------------------------------------  ---------------------------
    Total                                      0.678ns (0.322ns logic, 0.356ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------

Paths for end point SiTCP/SiTCP/GMII/GMII_TXBUF/irCntEmpty (SLICE_X29Y51.D3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXBUF/irCntEmpty (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.095ns (Levels of Logic = 1)
  Clock Path Skew:      0.047ns (0.723 - 0.676)
  Source Clock:         int_ETH_TX_CLK rising at 0.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb to SiTCP/SiTCP/GMII/GMII_TXBUF/irCntEmpty
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y18.AQ      Tcko                  0.391   SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb
                                                       SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb
    SLICE_X29Y51.D3      net (fanout=27)       4.382   SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb
    SLICE_X29Y51.CLK     Tas                   0.322   SiTCP/SiTCP/GMII/GMII_TXBUF/irCntEmpty
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/irCntEmpty_rstpot
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/irCntEmpty
    -------------------------------------------------  ---------------------------
    Total                                      5.095ns (0.713ns logic, 4.382ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------

Paths for end point SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_2 (SLICE_X50Y68.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM (RAM)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.677ns (Levels of Logic = 1)
  Clock Path Skew:      -0.090ns (0.683 - 0.773)
  Source Clock:         int_ETH_TX_CLK rising at 0.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM to SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y32.DOB2    Trcko_DOB_REG         1.600   SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
                                                       SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
    SLICE_X50Y68.C4      net (fanout=1)        2.736   SiTCP/SiTCP/GMII/GMII_TXCNT/memRd<2>
    SLICE_X50Y68.CLK     Tas                   0.341   SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData<3>
                                                       SiTCP/SiTCP/GMII/GMII_TXCNT/Mmux_n033831
                                                       SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_2
    -------------------------------------------------  ---------------------------
    Total                                      4.677ns (1.941ns logic, 2.736ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_gmii_clk0 = PERIOD TIMEGRP "dcm_gmii_clk0" TS_OSC HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2 (SLICE_X33Y40.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.220ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.224ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.089 - 0.085)
  Source Clock:         int_ETH_TX_CLK rising at 8.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet to SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y39.CQ      Tcko                  0.198   SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet
    SLICE_X33Y40.SR      net (fanout=5)        0.157   SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet
    SLICE_X33Y40.CLK     Tcksr       (-Th)     0.131   SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr<5>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.224ns (0.067ns logic, 0.157ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Paths for end point SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3 (SLICE_X33Y40.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.223ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.227ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.089 - 0.085)
  Source Clock:         int_ETH_TX_CLK rising at 8.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet to SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y39.CQ      Tcko                  0.198   SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet
    SLICE_X33Y40.SR      net (fanout=5)        0.157   SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet
    SLICE_X33Y40.CLK     Tcksr       (-Th)     0.128   SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr<5>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.227ns (0.070ns logic, 0.157ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Paths for end point SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_5 (SLICE_X33Y40.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.224ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.228ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.089 - 0.085)
  Source Clock:         int_ETH_TX_CLK rising at 8.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet to SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y39.CQ      Tcko                  0.198   SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet
    SLICE_X33Y40.SR      net (fanout=5)        0.157   SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet
    SLICE_X33Y40.CLK     Tcksr       (-Th)     0.127   SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr<5>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_5
    -------------------------------------------------  ---------------------------
    Total                                      0.228ns (0.071ns logic, 0.157ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_gmii_clk0 = PERIOD TIMEGRP "dcm_gmii_clk0" TS_OSC HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKB
  Logical resource: SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKB
  Location pin: RAMB16_X2Y22.CLKB
  Clock network: int_ETH_TX_CLK
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKB
  Logical resource: SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKB
  Location pin: RAMB16_X2Y24.CLKB
  Clock network: int_ETH_TX_CLK
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKA
  Logical resource: SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKA
  Location pin: RAMB16_X1Y32.CLKA
  Clock network: int_ETH_TX_CLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_v5_clkout0 = PERIOD TIMEGRP "dcm_v5_clkout0" TS_OSC / 
1.06666667 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 142548 paths analyzed, 27831 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.460ns.
--------------------------------------------------------------------------------

Paths for end point analog_trigger/rate_l1out2_reg_1 (SLICE_X70Y47.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          analog_trigger/rate_l1out2_reg_1 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.894ns (Levels of Logic = 0)
  Clock Path Skew:      -0.317ns (1.549 - 1.866)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_133m rising at 7.500ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rst_sync to analog_trigger/rate_l1out2_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y81.AQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X70Y47.SR      net (fanout=924)      6.258   rst_sync
    SLICE_X70Y47.CLK     Trck                  0.228   analog_trigger/rate_l1out2_reg<3>
                                                       analog_trigger/rate_l1out2_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      6.894ns (0.636ns logic, 6.258ns route)
                                                       (9.2% logic, 90.8% route)

--------------------------------------------------------------------------------

Paths for end point analog_trigger/rate_l1out2_reg_3 (SLICE_X70Y47.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          analog_trigger/rate_l1out2_reg_3 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.891ns (Levels of Logic = 0)
  Clock Path Skew:      -0.317ns (1.549 - 1.866)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_133m rising at 7.500ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rst_sync to analog_trigger/rate_l1out2_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y81.AQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X70Y47.SR      net (fanout=924)      6.258   rst_sync
    SLICE_X70Y47.CLK     Trck                  0.225   analog_trigger/rate_l1out2_reg<3>
                                                       analog_trigger/rate_l1out2_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      6.891ns (0.633ns logic, 6.258ns route)
                                                       (9.2% logic, 90.8% route)

--------------------------------------------------------------------------------

Paths for end point analog_trigger/rate_l1out2_reg_2 (SLICE_X70Y47.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          analog_trigger/rate_l1out2_reg_2 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.883ns (Levels of Logic = 0)
  Clock Path Skew:      -0.317ns (1.549 - 1.866)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_133m rising at 7.500ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rst_sync to analog_trigger/rate_l1out2_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y81.AQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X70Y47.SR      net (fanout=924)      6.258   rst_sync
    SLICE_X70Y47.CLK     Trck                  0.217   analog_trigger/rate_l1out2_reg<3>
                                                       analog_trigger/rate_l1out2_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      6.883ns (0.625ns logic, 6.258ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_v5_clkout0 = PERIOD TIMEGRP "dcm_v5_clkout0" TS_OSC / 1.06666667 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0 (SLICE_X34Y101.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0 (FF)
  Destination:          DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.446ns (Levels of Logic = 0)
  Clock Path Skew:      0.192ns (0.984 - 0.792)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_133m rising at 0.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0 to DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y102.AQ     Tcko                  0.200   DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<6>
                                                       DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0
    SLICE_X34Y101.AX     net (fanout=1)        0.198   DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<0>
    SLICE_X34Y101.CLK    Tckdi       (-Th)    -0.048   DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.446ns (0.248ns logic, 0.198ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_12 (SLICE_X31Y101.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_12 (FF)
  Destination:          DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.447ns (Levels of Logic = 0)
  Clock Path Skew:      0.192ns (0.973 - 0.781)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_133m rising at 0.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_12 to DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y102.DQ     Tcko                  0.198   DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<12>
                                                       DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_12
    SLICE_X31Y101.DX     net (fanout=1)        0.190   DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<12>
    SLICE_X31Y101.CLK    Tckdi       (-Th)    -0.059   DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<12>
                                                       DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_12
    -------------------------------------------------  ---------------------------
    Total                                      0.447ns (0.257ns logic, 0.190ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9 (SLICE_X38Y95.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.032ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9 (FF)
  Destination:          DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.470ns (Levels of Logic = 0)
  Clock Path Skew:      0.189ns (0.996 - 0.807)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_133m rising at 0.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9 to DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y96.BQ      Tcko                  0.198   DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<12>
                                                       DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9
    SLICE_X38Y95.BX      net (fanout=1)        0.224   DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<9>
    SLICE_X38Y95.CLK     Tckdi       (-Th)    -0.048   DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<11>
                                                       DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      0.470ns (0.246ns logic, 0.224ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_v5_clkout0 = PERIOD TIMEGRP "dcm_v5_clkout0" TS_OSC / 1.06666667 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 4.376ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM1/CLKB
  Logical resource: SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM1/CLKB
  Location pin: RAMB16_X1Y8.CLKB
  Clock network: clk_133m
--------------------------------------------------------------------------------
Slack: 4.376ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM2/CLKB
  Logical resource: SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM2/CLKB
  Location pin: RAMB16_X1Y6.CLKB
  Clock network: clk_133m
--------------------------------------------------------------------------------
Slack: 4.376ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKA
  Logical resource: SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKA
  Location pin: RAMB16_X2Y22.CLKA
  Clock network: clk_133m
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_v5_clkout2 = PERIOD TIMEGRP "dcm_v5_clkout2" TS_OSC / 
0.266666667 PHASE         7.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  29.398ns.
--------------------------------------------------------------------------------

Paths for end point int_clk_33m_90 (SLICE_X39Y134.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          int_clk_33m_90 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.838ns (Levels of Logic = 0)
  Clock Path Skew:      -0.246ns (1.620 - 1.866)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_33m_90 rising at 7.500ns
  Clock Uncertainty:    0.265ns

  Clock Uncertainty:          0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.280ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rst_sync to int_clk_33m_90
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y81.AQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X39Y134.SR     net (fanout=924)      6.117   rst_sync
    SLICE_X39Y134.CLK    Trck                  0.313   int_clk_33m_90
                                                       int_clk_33m_90
    -------------------------------------------------  ---------------------------
    Total                                      6.838ns (0.721ns logic, 6.117ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------

Paths for end point int_clk_33m_90 (SLICE_X39Y134.D6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     29.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               int_clk_33m_90 (FF)
  Destination:          int_clk_33m_90 (FF)
  Requirement:          30.000ns
  Data Path Delay:      0.838ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_33m_90 rising at 7.500ns
  Destination Clock:    clk_33m_90 rising at 37.500ns
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.280ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: int_clk_33m_90 to int_clk_33m_90
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y134.DQ     Tcko                  0.391   int_clk_33m_90
                                                       int_clk_33m_90
    SLICE_X39Y134.D6     net (fanout=2)        0.125   int_clk_33m_90
    SLICE_X39Y134.CLK    Tas                   0.322   int_clk_33m_90
                                                       int_clk_33m_90_INV_81_o1_INV_0
                                                       int_clk_33m_90
    -------------------------------------------------  ---------------------------
    Total                                      0.838ns (0.713ns logic, 0.125ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_v5_clkout2 = PERIOD TIMEGRP "dcm_v5_clkout2" TS_OSC / 0.266666667 PHASE
        7.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point int_clk_33m_90 (SLICE_X39Y134.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               int_clk_33m_90 (FF)
  Destination:          int_clk_33m_90 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_33m_90 rising at 37.500ns
  Destination Clock:    clk_33m_90 rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: int_clk_33m_90 to int_clk_33m_90
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y134.DQ     Tcko                  0.198   int_clk_33m_90
                                                       int_clk_33m_90
    SLICE_X39Y134.D6     net (fanout=2)        0.023   int_clk_33m_90
    SLICE_X39Y134.CLK    Tah         (-Th)    -0.215   int_clk_33m_90
                                                       int_clk_33m_90_INV_81_o1_INV_0
                                                       int_clk_33m_90
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point int_clk_33m_90 (SLICE_X39Y134.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      11.225ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          int_clk_33m_90 (FF)
  Requirement:          7.500ns
  Data Path Delay:      4.169ns (Levels of Logic = 0)
  Clock Path Skew:      0.179ns (0.984 - 0.805)
  Source Clock:         clk rising at 15.000ns
  Destination Clock:    clk_33m_90 rising at 7.500ns
  Clock Uncertainty:    0.265ns

  Clock Uncertainty:          0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.280ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: rst_sync to int_clk_33m_90
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y81.AQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X39Y134.SR     net (fanout=924)      3.819   rst_sync
    SLICE_X39Y134.CLK    Tremck      (-Th)    -0.150   int_clk_33m_90
                                                       int_clk_33m_90
    -------------------------------------------------  ---------------------------
    Total                                      4.169ns (0.350ns logic, 3.819ns route)
                                                       (8.4% logic, 91.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_v5_clkout2 = PERIOD TIMEGRP "dcm_v5_clkout2" TS_OSC / 0.266666667 PHASE
        7.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.270ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: dcm_v5/clkout3_buf/I0
  Logical resource: dcm_v5/clkout3_buf/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: dcm_v5/clkout2
--------------------------------------------------------------------------------
Slack: 28.361ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: adc_clk/CLK0
  Logical resource: ODDR2_AD9222_CLK/CK0
  Location pin: OLOGIC_X8Y175.CLK0
  Clock network: clk_33m_90
--------------------------------------------------------------------------------
Slack: 28.597ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: adc_clk/CLK1
  Logical resource: ODDR2_AD9222_CLK/CK1
  Location pin: OLOGIC_X8Y175.CLK1
  Clock network: clk_33m_90
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_v5_clkout1 = PERIOD TIMEGRP "dcm_v5_clkout1" TS_OSC / 
0.533333333 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 137440 paths analyzed, 16774 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.952ns.
--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[6].drs_read_i/cascade_c_2 (SLICE_X45Y138.B3), 430 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX91Data_4 (FF)
  Destination:          DRS_READ_GEN[6].drs_read_i/cascade_c_2 (FF)
  Requirement:          7.500ns
  Data Path Delay:      7.005ns (Levels of Logic = 6)
  Clock Path Skew:      -0.222ns (1.573 - 1.795)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX91Data_4 to DRS_READ_GEN[6].drs_read_i/cascade_c_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y124.AQ     Tcko                  0.408   rbcp_reg/regX91Data<7>
                                                       rbcp_reg/regX91Data_4
    SLICE_X52Y128.A4     net (fanout=22)       1.043   rbcp_reg/regX91Data<4>
    SLICE_X52Y128.AMUX   Tilo                  0.261   DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>7
                                                       DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT4
    SLICE_X52Y128.BX     net (fanout=2)        1.027   DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT4
    SLICE_X52Y128.COUT   Tbxcy                 0.125   DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>7
                                                       DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>_6
    SLICE_X52Y129.CIN    net (fanout=1)        0.003   DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>7
    SLICE_X52Y129.CMUX   Tcinc                 0.261   DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>11
                                                       DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>_10
    SLICE_X43Y138.C6     net (fanout=4)        1.965   DRS_READ_GEN[6].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT<10>
    SLICE_X43Y138.C      Tilo                  0.259   DRS_READ_GEN[6].drs_read_i/rDRS_SRCLK
                                                       DRS_READ_GEN[6].drs_read_i/drs_stoppos_flagB_drs_samp_c[12]_AND_201_o6_SW0
    SLICE_X43Y138.D5     net (fanout=3)        0.219   N650
    SLICE_X43Y138.D      Tilo                  0.259   DRS_READ_GEN[6].drs_read_i/rDRS_SRCLK
                                                       DRS_READ_GEN[6].drs_read_i/Mmux__n051121
    SLICE_X45Y138.B3     net (fanout=1)        0.853   DRS_READ_GEN[6].drs_read_i/_n0511<2>
    SLICE_X45Y138.CLK    Tas                   0.322   DRS_READ_GEN[6].drs_read_i/cascade_c<2>
                                                       DRS_READ_GEN[6].drs_read_i/cascade_c_2_dpot
                                                       DRS_READ_GEN[6].drs_read_i/cascade_c_2
    -------------------------------------------------  ---------------------------
    Total                                      7.005ns (1.895ns logic, 5.110ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX91Data_7 (FF)
  Destination:          DRS_READ_GEN[6].drs_read_i/cascade_c_2 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.986ns (Levels of Logic = 5)
  Clock Path Skew:      -0.222ns (1.573 - 1.795)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX91Data_7 to DRS_READ_GEN[6].drs_read_i/cascade_c_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y124.DQ     Tcko                  0.408   rbcp_reg/regX91Data<7>
                                                       rbcp_reg/regX91Data_7
    SLICE_X52Y128.D4     net (fanout=21)       1.484   rbcp_reg/regX91Data<7>
    SLICE_X52Y128.DMUX   Tilo                  0.261   DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>7
                                                       DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT7
    SLICE_X52Y129.A5     net (fanout=2)        0.419   DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT7
    SLICE_X52Y129.CMUX   Topac                 0.537   DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>11
                                                       DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_lut<0>8
                                                       DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>_10
    SLICE_X43Y138.C6     net (fanout=4)        1.965   DRS_READ_GEN[6].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT<10>
    SLICE_X43Y138.C      Tilo                  0.259   DRS_READ_GEN[6].drs_read_i/rDRS_SRCLK
                                                       DRS_READ_GEN[6].drs_read_i/drs_stoppos_flagB_drs_samp_c[12]_AND_201_o6_SW0
    SLICE_X43Y138.D5     net (fanout=3)        0.219   N650
    SLICE_X43Y138.D      Tilo                  0.259   DRS_READ_GEN[6].drs_read_i/rDRS_SRCLK
                                                       DRS_READ_GEN[6].drs_read_i/Mmux__n051121
    SLICE_X45Y138.B3     net (fanout=1)        0.853   DRS_READ_GEN[6].drs_read_i/_n0511<2>
    SLICE_X45Y138.CLK    Tas                   0.322   DRS_READ_GEN[6].drs_read_i/cascade_c<2>
                                                       DRS_READ_GEN[6].drs_read_i/cascade_c_2_dpot
                                                       DRS_READ_GEN[6].drs_read_i/cascade_c_2
    -------------------------------------------------  ---------------------------
    Total                                      6.986ns (2.046ns logic, 4.940ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX91Data_4 (FF)
  Destination:          DRS_READ_GEN[6].drs_read_i/cascade_c_2 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.978ns (Levels of Logic = 6)
  Clock Path Skew:      -0.222ns (1.573 - 1.795)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX91Data_4 to DRS_READ_GEN[6].drs_read_i/cascade_c_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y124.AQ     Tcko                  0.408   rbcp_reg/regX91Data<7>
                                                       rbcp_reg/regX91Data_4
    SLICE_X52Y128.A4     net (fanout=22)       1.043   rbcp_reg/regX91Data<4>
    SLICE_X52Y128.AMUX   Tilo                  0.261   DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>7
                                                       DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT4
    SLICE_X52Y128.BX     net (fanout=2)        1.027   DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT4
    SLICE_X52Y128.COUT   Tbxcy                 0.125   DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>7
                                                       DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>_6
    SLICE_X52Y129.CIN    net (fanout=1)        0.003   DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>7
    SLICE_X52Y129.DMUX   Tcind                 0.302   DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>11
                                                       DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>_10
    SLICE_X43Y138.C3     net (fanout=4)        1.897   DRS_READ_GEN[6].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT<11>
    SLICE_X43Y138.C      Tilo                  0.259   DRS_READ_GEN[6].drs_read_i/rDRS_SRCLK
                                                       DRS_READ_GEN[6].drs_read_i/drs_stoppos_flagB_drs_samp_c[12]_AND_201_o6_SW0
    SLICE_X43Y138.D5     net (fanout=3)        0.219   N650
    SLICE_X43Y138.D      Tilo                  0.259   DRS_READ_GEN[6].drs_read_i/rDRS_SRCLK
                                                       DRS_READ_GEN[6].drs_read_i/Mmux__n051121
    SLICE_X45Y138.B3     net (fanout=1)        0.853   DRS_READ_GEN[6].drs_read_i/_n0511<2>
    SLICE_X45Y138.CLK    Tas                   0.322   DRS_READ_GEN[6].drs_read_i/cascade_c<2>
                                                       DRS_READ_GEN[6].drs_read_i/cascade_c_2_dpot
                                                       DRS_READ_GEN[6].drs_read_i/cascade_c_2
    -------------------------------------------------  ---------------------------
    Total                                      6.978ns (1.936ns logic, 5.042ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Paths for end point TenMHz_counter_16 (SLICE_X82Y36.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_dwrite_stop_ir (FF)
  Destination:          TenMHz_counter_16 (FF)
  Requirement:          7.500ns
  Data Path Delay:      7.036ns (Levels of Logic = 1)
  Clock Path Skew:      -0.176ns (1.593 - 1.769)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: drs_dwrite_stop_ir to TenMHz_counter_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y83.DMUX    Tshcko                0.461   drs_dwrite_start_ir
                                                       drs_dwrite_stop_ir
    SLICE_X74Y62.A2      net (fanout=2)        2.543   drs_dwrite_stop_ir
    SLICE_X74Y62.A       Tilo                  0.203   _n2145_inv
                                                       _n2145_inv1
    SLICE_X82Y36.CE      net (fanout=40)       3.498   _n2145_inv
    SLICE_X82Y36.CLK     Tceck                 0.331   TenMHz_counter<19>
                                                       TenMHz_counter_16
    -------------------------------------------------  ---------------------------
    Total                                      7.036ns (0.995ns logic, 6.041ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_dwrite_ir3 (FF)
  Destination:          TenMHz_counter_16 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.879ns (Levels of Logic = 1)
  Clock Path Skew:      -0.186ns (1.593 - 1.779)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: drs_dwrite_ir3 to TenMHz_counter_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y83.DQ      Tcko                  0.408   drs_dwrite_ir3
                                                       drs_dwrite_ir3
    SLICE_X74Y62.A5      net (fanout=5)        2.439   drs_dwrite_ir3
    SLICE_X74Y62.A       Tilo                  0.203   _n2145_inv
                                                       _n2145_inv1
    SLICE_X82Y36.CE      net (fanout=40)       3.498   _n2145_inv
    SLICE_X82Y36.CLK     Tceck                 0.331   TenMHz_counter<19>
                                                       TenMHz_counter_16
    -------------------------------------------------  ---------------------------
    Total                                      6.879ns (0.942ns logic, 5.937ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_dwrite_sync (FF)
  Destination:          TenMHz_counter_16 (FF)
  Requirement:          7.500ns
  Data Path Delay:      5.979ns (Levels of Logic = 1)
  Clock Path Skew:      -0.178ns (1.593 - 1.771)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: drs_dwrite_sync to TenMHz_counter_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y77.AQ      Tcko                  0.391   drs_dwrite_sync
                                                       drs_dwrite_sync
    SLICE_X74Y62.A6      net (fanout=4)        1.556   drs_dwrite_sync
    SLICE_X74Y62.A       Tilo                  0.203   _n2145_inv
                                                       _n2145_inv1
    SLICE_X82Y36.CE      net (fanout=40)       3.498   _n2145_inv
    SLICE_X82Y36.CLK     Tceck                 0.331   TenMHz_counter<19>
                                                       TenMHz_counter_16
    -------------------------------------------------  ---------------------------
    Total                                      5.979ns (0.925ns logic, 5.054ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[6].drs_read_i/cascade_c_2 (SLICE_X45Y138.B6), 663 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX91Data_4 (FF)
  Destination:          DRS_READ_GEN[6].drs_read_i/cascade_c_2 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.987ns (Levels of Logic = 7)
  Clock Path Skew:      -0.222ns (1.573 - 1.795)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX91Data_4 to DRS_READ_GEN[6].drs_read_i/cascade_c_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y124.AQ     Tcko                  0.408   rbcp_reg/regX91Data<7>
                                                       rbcp_reg/regX91Data_4
    SLICE_X52Y128.A4     net (fanout=22)       1.043   rbcp_reg/regX91Data<4>
    SLICE_X52Y128.AMUX   Tilo                  0.261   DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>7
                                                       DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT4
    SLICE_X52Y128.BX     net (fanout=2)        1.027   DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT4
    SLICE_X52Y128.COUT   Tbxcy                 0.125   DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>7
                                                       DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>_6
    SLICE_X52Y129.CIN    net (fanout=1)        0.003   DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>7
    SLICE_X52Y129.CMUX   Tcinc                 0.261   DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>11
                                                       DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>_10
    SLICE_X44Y138.D6     net (fanout=4)        1.410   DRS_READ_GEN[6].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT<10>
    SLICE_X44Y138.D      Tilo                  0.203   adc_dat_buffifoout<91>
                                                       DRS_READ_GEN[6].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o111
    SLICE_X46Y138.CX     net (fanout=7)        0.521   DRS_READ_GEN[6].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o11
    SLICE_X46Y138.CMUX   Tcxc                  0.163   DRS_READ_GEN[6].drs_read_i/GND_77_o_drs_c[13]_LessThan_59_o
                                                       DRS_READ_GEN[6].drs_read_i/drs_stoppos_flagB_drs_samp_c[12]_AND_201_o6_SW1
    SLICE_X45Y138.C6     net (fanout=3)        0.691   N893
    SLICE_X45Y138.C      Tilo                  0.259   DRS_READ_GEN[6].drs_read_i/cascade_c<2>
                                                       DRS_READ_GEN[6].drs_read_i/_n0534_inv_rstpot
    SLICE_X45Y138.B6     net (fanout=2)        0.290   DRS_READ_GEN[6].drs_read_i/_n0534_inv_rstpot
    SLICE_X45Y138.CLK    Tas                   0.322   DRS_READ_GEN[6].drs_read_i/cascade_c<2>
                                                       DRS_READ_GEN[6].drs_read_i/cascade_c_2_dpot
                                                       DRS_READ_GEN[6].drs_read_i/cascade_c_2
    -------------------------------------------------  ---------------------------
    Total                                      6.987ns (2.002ns logic, 4.985ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX91Data_7 (FF)
  Destination:          DRS_READ_GEN[6].drs_read_i/cascade_c_2 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.968ns (Levels of Logic = 6)
  Clock Path Skew:      -0.222ns (1.573 - 1.795)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX91Data_7 to DRS_READ_GEN[6].drs_read_i/cascade_c_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y124.DQ     Tcko                  0.408   rbcp_reg/regX91Data<7>
                                                       rbcp_reg/regX91Data_7
    SLICE_X52Y128.D4     net (fanout=21)       1.484   rbcp_reg/regX91Data<7>
    SLICE_X52Y128.DMUX   Tilo                  0.261   DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>7
                                                       DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT7
    SLICE_X52Y129.A5     net (fanout=2)        0.419   DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT7
    SLICE_X52Y129.CMUX   Topac                 0.537   DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>11
                                                       DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_lut<0>8
                                                       DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>_10
    SLICE_X44Y138.D6     net (fanout=4)        1.410   DRS_READ_GEN[6].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT<10>
    SLICE_X44Y138.D      Tilo                  0.203   adc_dat_buffifoout<91>
                                                       DRS_READ_GEN[6].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o111
    SLICE_X46Y138.CX     net (fanout=7)        0.521   DRS_READ_GEN[6].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o11
    SLICE_X46Y138.CMUX   Tcxc                  0.163   DRS_READ_GEN[6].drs_read_i/GND_77_o_drs_c[13]_LessThan_59_o
                                                       DRS_READ_GEN[6].drs_read_i/drs_stoppos_flagB_drs_samp_c[12]_AND_201_o6_SW1
    SLICE_X45Y138.C6     net (fanout=3)        0.691   N893
    SLICE_X45Y138.C      Tilo                  0.259   DRS_READ_GEN[6].drs_read_i/cascade_c<2>
                                                       DRS_READ_GEN[6].drs_read_i/_n0534_inv_rstpot
    SLICE_X45Y138.B6     net (fanout=2)        0.290   DRS_READ_GEN[6].drs_read_i/_n0534_inv_rstpot
    SLICE_X45Y138.CLK    Tas                   0.322   DRS_READ_GEN[6].drs_read_i/cascade_c<2>
                                                       DRS_READ_GEN[6].drs_read_i/cascade_c_2_dpot
                                                       DRS_READ_GEN[6].drs_read_i/cascade_c_2
    -------------------------------------------------  ---------------------------
    Total                                      6.968ns (2.153ns logic, 4.815ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX91Data_7 (FF)
  Destination:          DRS_READ_GEN[6].drs_read_i/cascade_c_2 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.915ns (Levels of Logic = 6)
  Clock Path Skew:      -0.222ns (1.573 - 1.795)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX91Data_7 to DRS_READ_GEN[6].drs_read_i/cascade_c_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y124.DQ     Tcko                  0.408   rbcp_reg/regX91Data<7>
                                                       rbcp_reg/regX91Data_7
    SLICE_X52Y128.D4     net (fanout=21)       1.484   rbcp_reg/regX91Data<7>
    SLICE_X52Y128.DMUX   Tilo                  0.261   DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>7
                                                       DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT7
    SLICE_X52Y129.AX     net (fanout=2)        0.555   DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT7
    SLICE_X52Y129.CMUX   Taxc                  0.348   DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>11
                                                       DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>_10
    SLICE_X44Y138.D6     net (fanout=4)        1.410   DRS_READ_GEN[6].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT<10>
    SLICE_X44Y138.D      Tilo                  0.203   adc_dat_buffifoout<91>
                                                       DRS_READ_GEN[6].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o111
    SLICE_X46Y138.CX     net (fanout=7)        0.521   DRS_READ_GEN[6].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o11
    SLICE_X46Y138.CMUX   Tcxc                  0.163   DRS_READ_GEN[6].drs_read_i/GND_77_o_drs_c[13]_LessThan_59_o
                                                       DRS_READ_GEN[6].drs_read_i/drs_stoppos_flagB_drs_samp_c[12]_AND_201_o6_SW1
    SLICE_X45Y138.C6     net (fanout=3)        0.691   N893
    SLICE_X45Y138.C      Tilo                  0.259   DRS_READ_GEN[6].drs_read_i/cascade_c<2>
                                                       DRS_READ_GEN[6].drs_read_i/_n0534_inv_rstpot
    SLICE_X45Y138.B6     net (fanout=2)        0.290   DRS_READ_GEN[6].drs_read_i/_n0534_inv_rstpot
    SLICE_X45Y138.CLK    Tas                   0.322   DRS_READ_GEN[6].drs_read_i/cascade_c<2>
                                                       DRS_READ_GEN[6].drs_read_i/cascade_c_2_dpot
                                                       DRS_READ_GEN[6].drs_read_i/cascade_c_2
    -------------------------------------------------  ---------------------------
    Total                                      6.915ns (1.964ns logic, 4.951ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_v5_clkout1 = PERIOD TIMEGRP "dcm_v5_clkout1" TS_OSC / 0.533333333 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point scb/scb_sr_29 (SLICE_X56Y59.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXB2Data_5 (FF)
  Destination:          scb/scb_sr_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.188ns (0.920 - 0.732)
  Source Clock:         clk_133m rising at 15.000ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXB2Data_5 to scb/scb_sr_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y59.BQ      Tcko                  0.198   rbcp_reg/regXB2Data<7>
                                                       rbcp_reg/regXB2Data_5
    SLICE_X56Y59.A5      net (fanout=2)        0.052   rbcp_reg/regXB2Data<5>
    SLICE_X56Y59.CLK     Tah         (-Th)    -0.190   scb/scb_sr<31>
                                                       scb/_n1641<29>1
                                                       scb/scb_sr_29
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.388ns logic, 0.052ns route)
                                                       (88.2% logic, 11.8% route)

--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10 (SLICE_X64Y103.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10 (FF)
  Destination:          DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.442ns (Levels of Logic = 0)
  Clock Path Skew:      0.188ns (0.899 - 0.711)
  Source Clock:         clk_133m rising at 15.000ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10 to DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y102.CQ     Tcko                  0.200   DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<12>
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10
    SLICE_X64Y103.BX     net (fanout=1)        0.194   DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<10>
    SLICE_X64Y103.CLK    Tckdi       (-Th)    -0.048   DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<12>
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10
    -------------------------------------------------  ---------------------------
    Total                                      0.442ns (0.248ns logic, 0.194ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6 (SLICE_X89Y108.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6 (FF)
  Destination:          DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.447ns (Levels of Logic = 0)
  Clock Path Skew:      0.193ns (0.981 - 0.788)
  Source Clock:         clk_133m rising at 15.000ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6 to DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y107.DQ     Tcko                  0.198   DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<6>
                                                       DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6
    SLICE_X89Y108.BX     net (fanout=1)        0.190   DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<6>
    SLICE_X89Y108.CLK    Tckdi       (-Th)    -0.059   DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<8>
                                                       DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      0.447ns (0.257ns logic, 0.190ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_v5_clkout1 = PERIOD TIMEGRP "dcm_v5_clkout1" TS_OSC / 0.533333333 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 11.876ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X4Y38.CLKA
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 11.876ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y40.CLKA
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 11.876ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y42.CLKA
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_ioclk_inv = PERIOD TIMEGRP "adc_ioclk_inv" 
TS_AD9222_DCO PHASE 2.5 ns         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.814ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_ioclk_inv = PERIOD TIMEGRP "adc_ioclk_inv" TS_AD9222_DCO PHASE 2.5 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.186ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.814ns (1228.501MHz) (Tickper)
  Physical resource: adc_ddrout1<0>/CLK1
  Logical resource: ADC_IF_GEN_TR[0].IDDR2_AD9222/CLK1
  Location pin: ILOGIC_X18Y175.CLK1
  Clock network: adc_ioclk_inv
--------------------------------------------------------------------------------
Slack: 4.186ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.814ns (1228.501MHz) (Tickper)
  Physical resource: adc_ddrout1<1>/CLK1
  Logical resource: ADC_IF_GEN_TR[1].IDDR2_AD9222/CLK1
  Location pin: ILOGIC_X14Y175.CLK1
  Clock network: adc_ioclk_inv
--------------------------------------------------------------------------------
Slack: 4.186ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.814ns (1228.501MHz) (Tickper)
  Physical resource: adc_ddrout1<2>/CLK1
  Logical resource: ADC_IF_GEN_TR[2].IDDR2_AD9222/CLK1
  Location pin: ILOGIC_X16Y175.CLK1
  Clock network: adc_ioclk_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_ioclk_inv2 = PERIOD TIMEGRP "adc_ioclk_inv2" 
TS_AD9222_DCO PHASE 2.5 ns         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.814ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_ioclk_inv2 = PERIOD TIMEGRP "adc_ioclk_inv2" TS_AD9222_DCO PHASE 2.5 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.186ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.814ns (1228.501MHz) (Tickper)
  Physical resource: adc_ddrout1<4>/CLK1
  Logical resource: ADC_IF_GEN_TL[4].IDDR2_AD9222/CLK1
  Location pin: ILOGIC_X11Y175.CLK1
  Clock network: adc_ioclk_inv2
--------------------------------------------------------------------------------
Slack: 4.186ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.814ns (1228.501MHz) (Tickper)
  Physical resource: adc_ddrout1<5>/CLK1
  Logical resource: ADC_IF_GEN_TL[5].IDDR2_AD9222/CLK1
  Location pin: ILOGIC_X10Y173.CLK1
  Clock network: adc_ioclk_inv2
--------------------------------------------------------------------------------
Slack: 4.186ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.814ns (1228.501MHz) (Tickper)
  Physical resource: adc_ddrout1<6>/CLK1
  Logical resource: ADC_IF_GEN_TL[6].IDDR2_AD9222/CLK1
  Location pin: ILOGIC_X9Y173.CLK1
  Clock network: adc_ioclk_inv2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_divclk = PERIOD TIMEGRP "adc_divclk" TS_AD9222_DCO 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1808 paths analyzed, 1646 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.984ns.
--------------------------------------------------------------------------------

Paths for end point adc_ddrout1_ir_5 (SLICE_X41Y183.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_IF_GEN_TL[5].IDDR2_AD9222 (FF)
  Destination:          adc_ddrout1_ir_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.316ns (Levels of Logic = 0)
  Clock Path Skew:      0.367ns (2.546 - 2.179)
  Source Clock:         adc_ioclk2 rising at 0.000ns
  Destination Clock:    adc_dco rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_IF_GEN_TL[5].IDDR2_AD9222 to adc_ddrout1_ir_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y173.Q3    Tickq                 0.728   adc_ddrout1<5>
                                                       ADC_IF_GEN_TL[5].IDDR2_AD9222
    SLICE_X41Y183.BX     net (fanout=1)        4.525   adc_ddrout1<5>
    SLICE_X41Y183.CLK    Tdick                 0.063   adc_ddrout1_ir<7>
                                                       adc_ddrout1_ir_5
    -------------------------------------------------  ---------------------------
    Total                                      5.316ns (0.791ns logic, 4.525ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point adc_ddrout0_ir_7 (SLICE_X38Y174.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_IF_GEN_TL[7].IDDR2_AD9222 (FF)
  Destination:          adc_ddrout0_ir_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.233ns (Levels of Logic = 0)
  Clock Path Skew:      0.378ns (2.557 - 2.179)
  Source Clock:         adc_ioclk2 rising at 0.000ns
  Destination Clock:    adc_dco rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_IF_GEN_TL[7].IDDR2_AD9222 to adc_ddrout0_ir_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y175.Q4    Tickq                 1.220   adc_ddrout1<7>
                                                       ADC_IF_GEN_TL[7].IDDR2_AD9222
    SLICE_X38Y174.DX     net (fanout=1)        3.877   adc_ddrout0<7>
    SLICE_X38Y174.CLK    Tdick                 0.136   adc_ddrout0_ir<7>
                                                       adc_ddrout0_ir_7
    -------------------------------------------------  ---------------------------
    Total                                      5.233ns (1.356ns logic, 3.877ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Paths for end point adc_ddrout0_ir_5 (SLICE_X38Y174.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_IF_GEN_TL[5].IDDR2_AD9222 (FF)
  Destination:          adc_ddrout0_ir_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.228ns (Levels of Logic = 0)
  Clock Path Skew:      0.378ns (2.557 - 2.179)
  Source Clock:         adc_ioclk2 rising at 0.000ns
  Destination Clock:    adc_dco rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_IF_GEN_TL[5].IDDR2_AD9222 to adc_ddrout0_ir_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y173.Q4    Tickq                 1.220   adc_ddrout1<5>
                                                       ADC_IF_GEN_TL[5].IDDR2_AD9222
    SLICE_X38Y174.BX     net (fanout=1)        3.872   adc_ddrout0<5>
    SLICE_X38Y174.CLK    Tdick                 0.136   adc_ddrout0_ir<7>
                                                       adc_ddrout0_ir_5
    -------------------------------------------------  ---------------------------
    Total                                      5.228ns (1.356ns logic, 3.872ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_adc_divclk = PERIOD TIMEGRP "adc_divclk" TS_AD9222_DCO HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point adc_fcoddrout0_ir (SLICE_X42Y187.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.065ns (requirement - (clock path skew + uncertainty - data path))
  Source:               IDDR2_ADCFCO (FF)
  Destination:          adc_fcoddrout0_ir (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.941ns (Levels of Logic = 0)
  Clock Path Skew:      0.841ns (1.729 - 0.888)
  Source Clock:         adc_ioclk2 rising at 5.000ns
  Destination Clock:    adc_dco rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: IDDR2_ADCFCO to adc_fcoddrout0_ir
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y173.Q4    Tickq                 0.591   adc_fcoddrout1
                                                       IDDR2_ADCFCO
    SLICE_X42Y187.AX     net (fanout=1)        0.302   adc_fcoddrout0
    SLICE_X42Y187.CLK    Tckdi       (-Th)    -0.048   adc_fcoddrout0_ir
                                                       adc_fcoddrout0_ir
    -------------------------------------------------  ---------------------------
    Total                                      0.941ns (0.639ns logic, 0.302ns route)
                                                       (67.9% logic, 32.1% route)

--------------------------------------------------------------------------------

Paths for end point adc_ddrout1_ir_4 (SLICE_X41Y183.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.090ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ADC_IF_GEN_TL[4].IDDR2_AD9222 (FF)
  Destination:          adc_ddrout1_ir_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.673ns (Levels of Logic = 0)
  Clock Path Skew:      1.548ns (2.955 - 1.407)
  Source Clock:         adc_ioclk2 rising at 5.000ns
  Destination Clock:    adc_dco rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: ADC_IF_GEN_TL[4].IDDR2_AD9222 to adc_ddrout1_ir_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y175.Q3    Tickq                 0.685   adc_ddrout1<4>
                                                       ADC_IF_GEN_TL[4].IDDR2_AD9222
    SLICE_X41Y183.AX     net (fanout=1)        0.940   adc_ddrout1<4>
    SLICE_X41Y183.CLK    Tckdi       (-Th)    -0.048   adc_ddrout1_ir<7>
                                                       adc_ddrout1_ir_4
    -------------------------------------------------  ---------------------------
    Total                                      1.673ns (0.733ns logic, 0.940ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------

Paths for end point Mshreg_adc_dat_ir4_64 (SLICE_X44Y171.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.243ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_dat_64 (FF)
  Destination:          Mshreg_adc_dat_ir4_64 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.245ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.038 - 0.036)
  Source Clock:         adc_dco rising at 5.000ns
  Destination Clock:    adc_dco rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: adc_dat_64 to Mshreg_adc_dat_ir4_64
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y171.AQ     Tcko                  0.198   adc_dat<67>
                                                       adc_dat_64
    SLICE_X44Y171.AI     net (fanout=1)        0.017   adc_dat<64>
    SLICE_X44Y171.CLK    Tdh         (-Th)    -0.030   adc_dat_ir4_671
                                                       Mshreg_adc_dat_ir4_64
    -------------------------------------------------  ---------------------------
    Total                                      0.245ns (0.228ns logic, 0.017ns route)
                                                       (93.1% logic, 6.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_divclk = PERIOD TIMEGRP "adc_divclk" TS_AD9222_DCO HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.270ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: adc_dco_bufg/I0
  Logical resource: adc_dco_bufg/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: adc_divclk
--------------------------------------------------------------------------------
Slack: 3.962ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<95>/CLK
  Logical resource: adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMA/CLK
  Location pin: SLICE_X40Y144.CLK
  Clock network: adc_dco
--------------------------------------------------------------------------------
Slack: 3.962ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<95>/CLK
  Logical resource: adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMA_D1/CLK
  Location pin: SLICE_X40Y144.CLK
  Clock network: adc_dco
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_ioclk2 = PERIOD TIMEGRP "adc_ioclk2" TS_AD9222_DCO 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.818ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_ioclk2 = PERIOD TIMEGRP "adc_ioclk2" TS_AD9222_DCO HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.182ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.818ns (1222.494MHz) (Tickper)
  Physical resource: adc_ddrout1<4>/CLK0
  Logical resource: ADC_IF_GEN_TL[4].IDDR2_AD9222/CLK0
  Location pin: ILOGIC_X11Y175.CLK0
  Clock network: adc_ioclk2
--------------------------------------------------------------------------------
Slack: 4.182ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.818ns (1222.494MHz) (Tickper)
  Physical resource: adc_ddrout1<5>/CLK0
  Logical resource: ADC_IF_GEN_TL[5].IDDR2_AD9222/CLK0
  Location pin: ILOGIC_X10Y173.CLK0
  Clock network: adc_ioclk2
--------------------------------------------------------------------------------
Slack: 4.182ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.818ns (1222.494MHz) (Tickper)
  Physical resource: adc_ddrout1<6>/CLK0
  Logical resource: ADC_IF_GEN_TL[6].IDDR2_AD9222/CLK0
  Location pin: ILOGIC_X9Y173.CLK0
  Clock network: adc_ioclk2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_ioclk = PERIOD TIMEGRP "adc_ioclk" TS_AD9222_DCO HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.818ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_ioclk = PERIOD TIMEGRP "adc_ioclk" TS_AD9222_DCO HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.182ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.818ns (1222.494MHz) (Tickper)
  Physical resource: adc_ddrout1<0>/CLK0
  Logical resource: ADC_IF_GEN_TR[0].IDDR2_AD9222/CLK0
  Location pin: ILOGIC_X18Y175.CLK0
  Clock network: adc_ioclk
--------------------------------------------------------------------------------
Slack: 4.182ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.818ns (1222.494MHz) (Tickper)
  Physical resource: adc_ddrout1<1>/CLK0
  Logical resource: ADC_IF_GEN_TR[1].IDDR2_AD9222/CLK0
  Location pin: ILOGIC_X14Y175.CLK0
  Clock network: adc_ioclk
--------------------------------------------------------------------------------
Slack: 4.182ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.818ns (1222.494MHz) (Tickper)
  Physical resource: adc_ddrout1<2>/CLK0
  Logical resource: ADC_IF_GEN_TR[2].IDDR2_AD9222/CLK0
  Location pin: ILOGIC_X16Y175.CLK0
  Clock network: adc_ioclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_extclk_clkfx = PERIOD TIMEGRP "dcm_extclk_clkfx" 
TS_BP_EXTCLK / 4 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_extclk_clkfx = PERIOD TIMEGRP "dcm_extclk_clkfx" TS_BP_EXTCLK / 4 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 23.270ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: dcm_extclk/clkout2_buf/I0
  Logical resource: dcm_extclk/clkout2_buf/I0
  Location pin: BUFGMUX_X3Y14.I0
  Clock network: dcm_extclk/clkfx
--------------------------------------------------------------------------------
Slack: 23.361ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: drs_tag_h/CLK0
  Logical resource: ODDR2_DRS_TAG_H/CK0
  Location pin: OLOGIC_X4Y173.CLK0
  Clock network: clk_ext40m
--------------------------------------------------------------------------------
Slack: 23.361ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: drs_tag_l/CLK0
  Logical resource: ODDR2_DRS_TAG_L/CK0
  Location pin: OLOGIC_X2Y175.CLK0
  Clock network: clk_ext40m
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_extclk_clk180 = PERIOD TIMEGRP "dcm_extclk_clk180" 
TS_BP_EXTCLK PHASE         50 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 41266 paths analyzed, 692 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.062ns.
--------------------------------------------------------------------------------

Paths for end point drs_refclkTenM (SLICE_X59Y130.D5), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     92.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_sampfreq_TenMreg_1_C_1 (FF)
  Destination:          drs_refclkTenM (FF)
  Requirement:          100.000ns
  Data Path Delay:      6.775ns (Levels of Logic = 4)
  Clock Path Skew:      -0.102ns (0.670 - 0.772)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: drs_sampfreq_TenMreg_1_C_1 to drs_refclkTenM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y98.AQ      Tcko                  0.391   drs_sampfreq_TenMreg_1_C_1
                                                       drs_sampfreq_TenMreg_1_C_1
    SLICE_X43Y98.A1      net (fanout=1)        1.530   drs_sampfreq_TenMreg_1_C_1
    SLICE_X43Y98.A       Tilo                  0.259   drs_sampfreq_TenMreg_1_C_1
                                                       drs_sampfreq_TenMreg_11
    SLICE_X51Y100.D3     net (fanout=1)        0.911   drs_sampfreq_TenMreg_1
    SLICE_X51Y100.D      Tilo                  0.259   drs_sampfreq_TenMreg_3_P_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81
    SLICE_X51Y100.C6     net (fanout=4)        0.129   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o8
    SLICE_X51Y100.C      Tilo                  0.259   drs_sampfreq_TenMreg_3_P_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83
    SLICE_X59Y130.D5     net (fanout=15)       2.715   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o
    SLICE_X59Y130.CLK    Tas                   0.322   drs_refclkTenM
                                                       drs_refclkTenM_rstpot
                                                       drs_refclkTenM
    -------------------------------------------------  ---------------------------
    Total                                      6.775ns (1.490ns logic, 5.285ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     93.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_sampfreq_TenMreg_4_C_4 (FF)
  Destination:          drs_refclkTenM (FF)
  Requirement:          100.000ns
  Data Path Delay:      6.695ns (Levels of Logic = 4)
  Clock Path Skew:      -0.043ns (0.757 - 0.800)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: drs_sampfreq_TenMreg_4_C_4 to drs_refclkTenM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y91.AQ      Tcko                  0.391   drs_sampfreq_TenMreg_4_C_4
                                                       drs_sampfreq_TenMreg_4_C_4
    SLICE_X51Y91.A2      net (fanout=1)        1.144   drs_sampfreq_TenMreg_4_C_4
    SLICE_X51Y91.A       Tilo                  0.259   drs_sampfreq_TenMreg_4_C_4
                                                       drs_sampfreq_TenMreg_41
    SLICE_X51Y100.A6     net (fanout=1)        0.908   drs_sampfreq_TenMreg_4
    SLICE_X51Y100.A      Tilo                  0.259   drs_sampfreq_TenMreg_3_P_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o82
    SLICE_X51Y100.C2     net (fanout=4)        0.438   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81
    SLICE_X51Y100.C      Tilo                  0.259   drs_sampfreq_TenMreg_3_P_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83
    SLICE_X59Y130.D5     net (fanout=15)       2.715   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o
    SLICE_X59Y130.CLK    Tas                   0.322   drs_refclkTenM
                                                       drs_refclkTenM_rstpot
                                                       drs_refclkTenM
    -------------------------------------------------  ---------------------------
    Total                                      6.695ns (1.490ns logic, 5.205ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     93.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_sampfreq_TenMreg_5_P_5 (FF)
  Destination:          drs_refclkTenM (FF)
  Requirement:          100.000ns
  Data Path Delay:      6.573ns (Levels of Logic = 4)
  Clock Path Skew:      -0.046ns (0.757 - 0.803)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: drs_sampfreq_TenMreg_5_P_5 to drs_refclkTenM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y95.AQ      Tcko                  0.447   drs_sampfreq_TenMreg_5_P_5
                                                       drs_sampfreq_TenMreg_5_P_5
    SLICE_X52Y95.A2      net (fanout=1)        1.029   drs_sampfreq_TenMreg_5_P_5
    SLICE_X52Y95.A       Tilo                  0.203   drs_sampfreq_TenMreg_5_P_5
                                                       drs_sampfreq_TenMreg_51
    SLICE_X51Y100.A4     net (fanout=1)        0.901   drs_sampfreq_TenMreg_5
    SLICE_X51Y100.A      Tilo                  0.259   drs_sampfreq_TenMreg_3_P_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o82
    SLICE_X51Y100.C2     net (fanout=4)        0.438   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81
    SLICE_X51Y100.C      Tilo                  0.259   drs_sampfreq_TenMreg_3_P_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83
    SLICE_X59Y130.D5     net (fanout=15)       2.715   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o
    SLICE_X59Y130.CLK    Tas                   0.322   drs_refclkTenM
                                                       drs_refclkTenM_rstpot
                                                       drs_refclkTenM
    -------------------------------------------------  ---------------------------
    Total                                      6.573ns (1.490ns logic, 5.083ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_4_P_4 (SLICE_X53Y91.AX), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     93.599ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_sampfreq_TenMreg_1_C_1 (FF)
  Destination:          drs_sampfreq_TenMreg_4_P_4 (FF)
  Requirement:          100.000ns
  Data Path Delay:      6.120ns (Levels of Logic = 4)
  Clock Path Skew:      -0.096ns (0.768 - 0.864)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: drs_sampfreq_TenMreg_1_C_1 to drs_sampfreq_TenMreg_4_P_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y98.AQ      Tcko                  0.391   drs_sampfreq_TenMreg_1_C_1
                                                       drs_sampfreq_TenMreg_1_C_1
    SLICE_X43Y98.A1      net (fanout=1)        1.530   drs_sampfreq_TenMreg_1_C_1
    SLICE_X43Y98.A       Tilo                  0.259   drs_sampfreq_TenMreg_1_C_1
                                                       drs_sampfreq_TenMreg_11
    SLICE_X51Y100.D3     net (fanout=1)        0.911   drs_sampfreq_TenMreg_1
    SLICE_X51Y100.D      Tilo                  0.259   drs_sampfreq_TenMreg_3_P_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81
    SLICE_X51Y100.C6     net (fanout=4)        0.129   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o8
    SLICE_X51Y100.C      Tilo                  0.259   drs_sampfreq_TenMreg_3_P_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83
    SLICE_X51Y91.A4      net (fanout=15)       1.279   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o
    SLICE_X51Y91.AMUX    Tilo                  0.313   drs_sampfreq_TenMreg_4_C_4
                                                       mux1211
    SLICE_X53Y91.AX      net (fanout=2)        0.727   drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT<4>
    SLICE_X53Y91.CLK     Tdick                 0.063   drs_sampfreq_TenMreg_4_P_4
                                                       drs_sampfreq_TenMreg_4_P_4
    -------------------------------------------------  ---------------------------
    Total                                      6.120ns (1.544ns logic, 4.576ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     93.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_sampfreq_TenMreg_4_C_4 (FF)
  Destination:          drs_sampfreq_TenMreg_4_P_4 (FF)
  Requirement:          100.000ns
  Data Path Delay:      6.040ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.272 - 0.288)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: drs_sampfreq_TenMreg_4_C_4 to drs_sampfreq_TenMreg_4_P_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y91.AQ      Tcko                  0.391   drs_sampfreq_TenMreg_4_C_4
                                                       drs_sampfreq_TenMreg_4_C_4
    SLICE_X51Y91.A2      net (fanout=1)        1.144   drs_sampfreq_TenMreg_4_C_4
    SLICE_X51Y91.A       Tilo                  0.259   drs_sampfreq_TenMreg_4_C_4
                                                       drs_sampfreq_TenMreg_41
    SLICE_X51Y100.A6     net (fanout=1)        0.908   drs_sampfreq_TenMreg_4
    SLICE_X51Y100.A      Tilo                  0.259   drs_sampfreq_TenMreg_3_P_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o82
    SLICE_X51Y100.C2     net (fanout=4)        0.438   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81
    SLICE_X51Y100.C      Tilo                  0.259   drs_sampfreq_TenMreg_3_P_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83
    SLICE_X51Y91.A4      net (fanout=15)       1.279   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o
    SLICE_X51Y91.AMUX    Tilo                  0.313   drs_sampfreq_TenMreg_4_C_4
                                                       mux1211
    SLICE_X53Y91.AX      net (fanout=2)        0.727   drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT<4>
    SLICE_X53Y91.CLK     Tdick                 0.063   drs_sampfreq_TenMreg_4_P_4
                                                       drs_sampfreq_TenMreg_4_P_4
    -------------------------------------------------  ---------------------------
    Total                                      6.040ns (1.544ns logic, 4.496ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     93.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_sampfreq_TenMreg_5_P_5 (FF)
  Destination:          drs_sampfreq_TenMreg_4_P_4 (FF)
  Requirement:          100.000ns
  Data Path Delay:      5.918ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.149 - 0.163)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: drs_sampfreq_TenMreg_5_P_5 to drs_sampfreq_TenMreg_4_P_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y95.AQ      Tcko                  0.447   drs_sampfreq_TenMreg_5_P_5
                                                       drs_sampfreq_TenMreg_5_P_5
    SLICE_X52Y95.A2      net (fanout=1)        1.029   drs_sampfreq_TenMreg_5_P_5
    SLICE_X52Y95.A       Tilo                  0.203   drs_sampfreq_TenMreg_5_P_5
                                                       drs_sampfreq_TenMreg_51
    SLICE_X51Y100.A4     net (fanout=1)        0.901   drs_sampfreq_TenMreg_5
    SLICE_X51Y100.A      Tilo                  0.259   drs_sampfreq_TenMreg_3_P_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o82
    SLICE_X51Y100.C2     net (fanout=4)        0.438   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81
    SLICE_X51Y100.C      Tilo                  0.259   drs_sampfreq_TenMreg_3_P_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83
    SLICE_X51Y91.A4      net (fanout=15)       1.279   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o
    SLICE_X51Y91.AMUX    Tilo                  0.313   drs_sampfreq_TenMreg_4_C_4
                                                       mux1211
    SLICE_X53Y91.AX      net (fanout=2)        0.727   drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT<4>
    SLICE_X53Y91.CLK     Tdick                 0.063   drs_sampfreq_TenMreg_4_P_4
                                                       drs_sampfreq_TenMreg_4_P_4
    -------------------------------------------------  ---------------------------
    Total                                      5.918ns (1.544ns logic, 4.374ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Paths for end point scb/scb_tpext_width_c_0 (SLICE_X78Y65.CE), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     93.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scb/scb_tpext_width_c_13 (FF)
  Destination:          scb/scb_tpext_width_c_0 (FF)
  Requirement:          100.000ns
  Data Path Delay:      6.165ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.155 - 0.156)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: scb/scb_tpext_width_c_13 to scb/scb_tpext_width_c_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y69.AQ      Tcko                  0.447   scb/scb_tpext_width_c<15>
                                                       scb/scb_tpext_width_c_13
    SLICE_X78Y65.A1      net (fanout=2)        1.275   scb/scb_tpext_width_c<13>
    SLICE_X78Y65.BMUX    Topab                 0.497   scb/scb_tpext_width_c<0>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_lut<4>
                                                       scb/Mcount_scb_tpext_width_c_cy<0>
    SLICE_X63Y69.D1      net (fanout=18)       1.783   scb/scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o
    SLICE_X63Y69.D       Tilo                  0.259   scb/_n1696_inv
                                                       scb/_n1696_inv1
    SLICE_X78Y65.CE      net (fanout=5)        1.613   scb/_n1696_inv
    SLICE_X78Y65.CLK     Tceck                 0.291   scb/scb_tpext_width_c<0>
                                                       scb/scb_tpext_width_c_0
    -------------------------------------------------  ---------------------------
    Total                                      6.165ns (1.494ns logic, 4.671ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     93.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scb/scb_tpext_width_c_7 (FF)
  Destination:          scb/scb_tpext_width_c_0 (FF)
  Requirement:          100.000ns
  Data Path Delay:      6.007ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.155 - 0.161)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: scb/scb_tpext_width_c_7 to scb/scb_tpext_width_c_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y67.CQ      Tcko                  0.447   scb/scb_tpext_width_c<8>
                                                       scb/scb_tpext_width_c_7
    SLICE_X78Y64.C3      net (fanout=2)        1.066   scb/scb_tpext_width_c<7>
    SLICE_X78Y64.COUT    Topcyc                0.277   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_lut<2>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X78Y65.CIN     net (fanout=1)        0.003   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X78Y65.BMUX    Tcinb                 0.268   scb/scb_tpext_width_c<0>
                                                       scb/Mcount_scb_tpext_width_c_cy<0>
    SLICE_X63Y69.D1      net (fanout=18)       1.783   scb/scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o
    SLICE_X63Y69.D       Tilo                  0.259   scb/_n1696_inv
                                                       scb/_n1696_inv1
    SLICE_X78Y65.CE      net (fanout=5)        1.613   scb/_n1696_inv
    SLICE_X78Y65.CLK     Tceck                 0.291   scb/scb_tpext_width_c<0>
                                                       scb/scb_tpext_width_c_0
    -------------------------------------------------  ---------------------------
    Total                                      6.007ns (1.542ns logic, 4.465ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     93.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scb/scb_tpext_width_c_9 (FF)
  Destination:          scb/scb_tpext_width_c_0 (FF)
  Requirement:          100.000ns
  Data Path Delay:      5.883ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.155 - 0.159)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: scb/scb_tpext_width_c_9 to scb/scb_tpext_width_c_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y68.AQ      Tcko                  0.447   scb/scb_tpext_width_c<12>
                                                       scb/scb_tpext_width_c_9
    SLICE_X78Y64.D4      net (fanout=2)        0.958   scb/scb_tpext_width_c<9>
    SLICE_X78Y64.COUT    Topcyd                0.261   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_lut<3>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X78Y65.CIN     net (fanout=1)        0.003   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X78Y65.BMUX    Tcinb                 0.268   scb/scb_tpext_width_c<0>
                                                       scb/Mcount_scb_tpext_width_c_cy<0>
    SLICE_X63Y69.D1      net (fanout=18)       1.783   scb/scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o
    SLICE_X63Y69.D       Tilo                  0.259   scb/_n1696_inv
                                                       scb/_n1696_inv1
    SLICE_X78Y65.CE      net (fanout=5)        1.613   scb/_n1696_inv
    SLICE_X78Y65.CLK     Tceck                 0.291   scb/scb_tpext_width_c<0>
                                                       scb/scb_tpext_width_c_0
    -------------------------------------------------  ---------------------------
    Total                                      5.883ns (1.526ns logic, 4.357ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_extclk_clk180 = PERIOD TIMEGRP "dcm_extclk_clk180" TS_BP_EXTCLK PHASE
        50 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point drs_refclkTenM (SLICE_X59Y130.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               drs_refclkTenM (FF)
  Destination:          drs_refclkTenM (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_ext10m rising at 150.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: drs_refclkTenM to drs_refclkTenM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y130.DQ     Tcko                  0.198   drs_refclkTenM
                                                       drs_refclkTenM
    SLICE_X59Y130.D6     net (fanout=2)        0.022   drs_refclkTenM
    SLICE_X59Y130.CLK    Tah         (-Th)    -0.215   drs_refclkTenM
                                                       drs_refclkTenM_rstpot
                                                       drs_refclkTenM
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.413ns logic, 0.022ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point drs_refclkTenM_c_7 (SLICE_X50Y101.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               drs_refclkTenM_c_7 (FF)
  Destination:          drs_refclkTenM_c_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_ext10m rising at 150.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: drs_refclkTenM_c_7 to drs_refclkTenM_c_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y101.DQ     Tcko                  0.200   drs_refclkTenM_c<7>
                                                       drs_refclkTenM_c_7
    SLICE_X50Y101.D6     net (fanout=2)        0.022   drs_refclkTenM_c<7>
    SLICE_X50Y101.CLK    Tah         (-Th)    -0.237   drs_refclkTenM_c<7>
                                                       Mcount_drs_refclkTenM_c_lut<7>
                                                       Mcount_drs_refclkTenM_c_xor<7>
                                                       drs_refclkTenM_c_7
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.437ns logic, 0.022ns route)
                                                       (95.2% logic, 4.8% route)

--------------------------------------------------------------------------------

Paths for end point TenMHz_counter_tmp_31 (SLICE_X80Y40.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.460ns (requirement - (clock path skew + uncertainty - data path))
  Source:               TenMHz_counter_tmp_31 (FF)
  Destination:          TenMHz_counter_tmp_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.460ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_ext10m rising at 150.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: TenMHz_counter_tmp_31 to TenMHz_counter_tmp_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y40.DQ      Tcko                  0.200   TenMHz_counter_tmp<31>
                                                       TenMHz_counter_tmp_31
    SLICE_X80Y40.D6      net (fanout=2)        0.023   TenMHz_counter_tmp<31>
    SLICE_X80Y40.CLK     Tah         (-Th)    -0.237   TenMHz_counter_tmp<31>
                                                       Mcount_TenMHz_counter_tmp_lut<31>
                                                       Mcount_TenMHz_counter_tmp_xor<31>
                                                       TenMHz_counter_tmp_31
    -------------------------------------------------  ---------------------------
    Total                                      0.460ns (0.437ns logic, 0.023ns route)
                                                       (95.0% logic, 5.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_extclk_clk180 = PERIOD TIMEGRP "dcm_extclk_clk180" TS_BP_EXTCLK PHASE
        50 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 98.270ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: dcm_extclk/clkout1_buf/I0
  Logical resource: dcm_extclk/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y9.I0
  Clock network: dcm_extclk/clk180
--------------------------------------------------------------------------------
Slack: 99.570ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: TenMHz_counter_tmp<3>/CLK
  Logical resource: TenMHz_counter_tmp_0/CK
  Location pin: SLICE_X80Y33.CLK
  Clock network: clk_ext10m
--------------------------------------------------------------------------------
Slack: 99.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 100.000ns
  High pulse: 50.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: TenMHz_counter_tmp<3>/SR
  Logical resource: TenMHz_counter_tmp_0/SR
  Location pin: SLICE_X80Y33.SR
  Clock network: rst_read_sync
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dtapbuf_0_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_dtapbuf_0_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.440ns.
--------------------------------------------------------------------------------

Paths for end point drs_dtapbuf_0_LDC (SLICE_X86Y105.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.059ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dtapbuf_0_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.440ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dtapbuf_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X86Y105.A3     net (fanout=594)      4.013   rst_read_sync
    SLICE_X86Y105.A      Tilo                  0.203   drs_dtapbuf_0_LDC
                                                       rst_read_DRS_DTAP[0]_AND_927_o1
    SLICE_X86Y105.CLK    net (fanout=3)        0.816   rst_read_DRS_DTAP[0]_AND_927_o
    -------------------------------------------------  ---------------------------
    Total                                      5.440ns (0.611ns logic, 4.829ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.249ns (requirement - data path)
  Source:               DRS_DTAP<0> (PAD)
  Destination:          drs_dtapbuf_0_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.250ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: DRS_DTAP<0> to drs_dtapbuf_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N26.I                Tiopi                 0.790   DRS_DTAP<0>
                                                       DRS_DTAP<0>
                                                       DRS_DTAP_0_IBUF
                                                       ProtoComp1447.IMUX.21
    SLICE_X86Y105.A1     net (fanout=4)        3.441   DRS_DTAP_0_IBUF
    SLICE_X86Y105.A      Tilo                  0.203   drs_dtapbuf_0_LDC
                                                       rst_read_DRS_DTAP[0]_AND_927_o1
    SLICE_X86Y105.CLK    net (fanout=3)        0.816   rst_read_DRS_DTAP[0]_AND_927_o
    -------------------------------------------------  ---------------------------
    Total                                      5.250ns (0.993ns logic, 4.257ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Paths for end point drs_dtapbuf_0_LDC (SLICE_X86Y105.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dtapbuf_0_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.399ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_DRS_DTAP[0]_AND_927_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dtapbuf_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X86Y105.A3     net (fanout=594)      4.013   rst_read_sync
    SLICE_X86Y105.AMUX   Tilo                  0.261   drs_dtapbuf_0_LDC
                                                       rst_read_DRS_DTAP[0]_AND_928_o1
    SLICE_X86Y105.SR     net (fanout=3)        0.502   rst_read_DRS_DTAP[0]_AND_928_o
    SLICE_X86Y105.CLK    Trck                  0.215   drs_dtapbuf_0_LDC
                                                       drs_dtapbuf_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.399ns (0.884ns logic, 4.515ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.290ns (requirement - data path)
  Source:               DRS_DTAP<0> (PAD)
  Destination:          drs_dtapbuf_0_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.209ns (Levels of Logic = 2)
  Destination Clock:    rst_read_DRS_DTAP[0]_AND_927_o falling

  Maximum Data Path at Slow Process Corner: DRS_DTAP<0> to drs_dtapbuf_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N26.I                Tiopi                 0.790   DRS_DTAP<0>
                                                       DRS_DTAP<0>
                                                       DRS_DTAP_0_IBUF
                                                       ProtoComp1447.IMUX.21
    SLICE_X86Y105.A1     net (fanout=4)        3.441   DRS_DTAP_0_IBUF
    SLICE_X86Y105.AMUX   Tilo                  0.261   drs_dtapbuf_0_LDC
                                                       rst_read_DRS_DTAP[0]_AND_928_o1
    SLICE_X86Y105.SR     net (fanout=3)        0.502   rst_read_DRS_DTAP[0]_AND_928_o
    SLICE_X86Y105.CLK    Trck                  0.215   drs_dtapbuf_0_LDC
                                                       drs_dtapbuf_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.209ns (1.266ns logic, 3.943ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dtapbuf_0_LDC = MAXDELAY TO TIMEGRP "TO_drs_dtapbuf_0_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dtapbuf_0_LDC (SLICE_X86Y105.SR), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.023ns (data path)
  Source:               DRS_DTAP<0> (PAD)
  Destination:          drs_dtapbuf_0_LDC (LATCH)
  Data Path Delay:      3.023ns (Levels of Logic = 2)
  Destination Clock:    rst_read_DRS_DTAP[0]_AND_927_o falling

  Minimum Data Path at Fast Process Corner: DRS_DTAP<0> to drs_dtapbuf_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N26.I                Tiopi                 0.321   DRS_DTAP<0>
                                                       DRS_DTAP<0>
                                                       DRS_DTAP_0_IBUF
                                                       ProtoComp1447.IMUX.21
    SLICE_X86Y105.A1     net (fanout=4)        2.125   DRS_DTAP_0_IBUF
    SLICE_X86Y105.AMUX   Tilo                  0.191   drs_dtapbuf_0_LDC
                                                       rst_read_DRS_DTAP[0]_AND_928_o1
    SLICE_X86Y105.SR     net (fanout=3)        0.301   rst_read_DRS_DTAP[0]_AND_928_o
    SLICE_X86Y105.CLK    Tremck      (-Th)    -0.085   drs_dtapbuf_0_LDC
                                                       drs_dtapbuf_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.023ns (0.597ns logic, 2.426ns route)
                                                       (19.7% logic, 80.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.310ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dtapbuf_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.310ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_DRS_DTAP[0]_AND_927_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dtapbuf_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X86Y105.A3     net (fanout=594)      2.533   rst_read_sync
    SLICE_X86Y105.AMUX   Tilo                  0.191   drs_dtapbuf_0_LDC
                                                       rst_read_DRS_DTAP[0]_AND_928_o1
    SLICE_X86Y105.SR     net (fanout=3)        0.301   rst_read_DRS_DTAP[0]_AND_928_o
    SLICE_X86Y105.CLK    Tremck      (-Th)    -0.085   drs_dtapbuf_0_LDC
                                                       drs_dtapbuf_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.310ns (0.476ns logic, 2.834ns route)
                                                       (14.4% logic, 85.6% route)
--------------------------------------------------------------------------------

Paths for end point drs_dtapbuf_0_LDC (SLICE_X86Y105.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.024ns (data path)
  Source:               DRS_DTAP<0> (PAD)
  Destination:          drs_dtapbuf_0_LDC (LATCH)
  Data Path Delay:      3.024ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: DRS_DTAP<0> to drs_dtapbuf_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N26.I                Tiopi                 0.321   DRS_DTAP<0>
                                                       DRS_DTAP<0>
                                                       DRS_DTAP_0_IBUF
                                                       ProtoComp1447.IMUX.21
    SLICE_X86Y105.A1     net (fanout=4)        2.125   DRS_DTAP_0_IBUF
    SLICE_X86Y105.A      Tilo                  0.156   drs_dtapbuf_0_LDC
                                                       rst_read_DRS_DTAP[0]_AND_927_o1
    SLICE_X86Y105.CLK    net (fanout=3)        0.422   rst_read_DRS_DTAP[0]_AND_927_o
    -------------------------------------------------  ---------------------------
    Total                                      3.024ns (0.477ns logic, 2.547ns route)
                                                       (15.8% logic, 84.2% route)
--------------------------------------------------------------------------------

Paths for end point drs_dtapbuf_0_LDC (SLICE_X86Y105.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.311ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dtapbuf_0_LDC (LATCH)
  Data Path Delay:      3.311ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dtapbuf_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X86Y105.A3     net (fanout=594)      2.533   rst_read_sync
    SLICE_X86Y105.A      Tilo                  0.156   drs_dtapbuf_0_LDC
                                                       rst_read_DRS_DTAP[0]_AND_927_o1
    SLICE_X86Y105.CLK    net (fanout=3)        0.422   rst_read_DRS_DTAP[0]_AND_927_o
    -------------------------------------------------  ---------------------------
    Total                                      3.311ns (0.356ns logic, 2.955ns route)
                                                       (10.8% logic, 89.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_14_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_14_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.069ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_14_LDC (SLICE_X82Y72.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.069ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[14]_AND_897_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X82Y73.B5      net (fanout=594)      3.689   rst_read_sync
    SLICE_X82Y73.BMUX    Tilo                  0.261   trig_offset_reg_14_P_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_898_o1
    SLICE_X82Y72.SR      net (fanout=2)        0.496   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_898_o
    SLICE_X82Y72.CLK     Trck                  0.215   trig_offset_reg_14_LDC
                                                       trig_offset_reg_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.069ns (0.884ns logic, 4.185ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_6 (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.375ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[14]_AND_897_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_6 to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y72.CQ      Tcko                  0.391   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_6
    SLICE_X82Y73.B4      net (fanout=4)        1.012   rbcp_reg/regXCDData<6>
    SLICE_X82Y73.BMUX    Tilo                  0.261   trig_offset_reg_14_P_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_898_o1
    SLICE_X82Y72.SR      net (fanout=2)        0.496   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_898_o
    SLICE_X82Y72.CLK     Trck                  0.215   trig_offset_reg_14_LDC
                                                       trig_offset_reg_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.375ns (0.867ns logic, 1.508ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_14_LDC (SLICE_X82Y72.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.731ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.768ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X82Y73.B5      net (fanout=594)      3.689   rst_read_sync
    SLICE_X82Y73.B       Tilo                  0.203   trig_offset_reg_14_P_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_897_o1
    SLICE_X82Y72.CLK     net (fanout=2)        0.468   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_897_o
    -------------------------------------------------  ---------------------------
    Total                                      4.768ns (0.611ns logic, 4.157ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.425ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_6 (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.074ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_6 to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y72.CQ      Tcko                  0.391   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_6
    SLICE_X82Y73.B4      net (fanout=4)        1.012   rbcp_reg/regXCDData<6>
    SLICE_X82Y73.B       Tilo                  0.203   trig_offset_reg_14_P_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_897_o1
    SLICE_X82Y72.CLK     net (fanout=2)        0.468   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_897_o
    -------------------------------------------------  ---------------------------
    Total                                      2.074ns (0.594ns logic, 1.480ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_14_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_14_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_14_LDC (SLICE_X82Y72.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.308ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_6 (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.308ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[14]_AND_897_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_6 to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y72.CQ      Tcko                  0.198   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_6
    SLICE_X82Y73.B4      net (fanout=4)        0.565   rbcp_reg/regXCDData<6>
    SLICE_X82Y73.BMUX    Tilo                  0.191   trig_offset_reg_14_P_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_898_o1
    SLICE_X82Y72.SR      net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_898_o
    SLICE_X82Y72.CLK     Tremck      (-Th)    -0.085   trig_offset_reg_14_LDC
                                                       trig_offset_reg_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.308ns (0.474ns logic, 0.834ns route)
                                                       (36.2% logic, 63.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.972ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.972ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[14]_AND_897_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X82Y73.B5      net (fanout=594)      2.227   rst_read_sync
    SLICE_X82Y73.BMUX    Tilo                  0.191   trig_offset_reg_14_P_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_898_o1
    SLICE_X82Y72.SR      net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_898_o
    SLICE_X82Y72.CLK     Tremck      (-Th)    -0.085   trig_offset_reg_14_LDC
                                                       trig_offset_reg_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.972ns (0.476ns logic, 2.496ns route)
                                                       (16.0% logic, 84.0% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_14_LDC (SLICE_X82Y72.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.178ns (data path)
  Source:               rbcp_reg/regXCDData_6 (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Data Path Delay:      1.178ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_6 to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y72.CQ      Tcko                  0.198   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_6
    SLICE_X82Y73.B4      net (fanout=4)        0.565   rbcp_reg/regXCDData<6>
    SLICE_X82Y73.B       Tilo                  0.156   trig_offset_reg_14_P_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_897_o1
    SLICE_X82Y72.CLK     net (fanout=2)        0.259   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_897_o
    -------------------------------------------------  ---------------------------
    Total                                      1.178ns (0.354ns logic, 0.824ns route)
                                                       (30.1% logic, 69.9% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_14_LDC (SLICE_X82Y72.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.842ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Data Path Delay:      2.842ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X82Y73.B5      net (fanout=594)      2.227   rst_read_sync
    SLICE_X82Y73.B       Tilo                  0.156   trig_offset_reg_14_P_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_897_o1
    SLICE_X82Y72.CLK     net (fanout=2)        0.259   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_897_o
    -------------------------------------------------  ---------------------------
    Total                                      2.842ns (0.356ns logic, 2.486ns route)
                                                       (12.5% logic, 87.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_13_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_13_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.886ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_13_LDC (SLICE_X74Y79.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.886ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[13]_AND_899_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X74Y78.A2      net (fanout=594)      2.688   rst_read_sync
    SLICE_X74Y78.AMUX    Tilo                  0.261   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_900_o1
    SLICE_X74Y79.SR      net (fanout=2)        0.314   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_900_o
    SLICE_X74Y79.CLK     Trck                  0.215   trig_offset_reg_13_LDC
                                                       trig_offset_reg_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.886ns (0.884ns logic, 3.002ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_5 (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.033ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[13]_AND_899_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_5 to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y72.BQ      Tcko                  0.391   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_5
    SLICE_X74Y78.A4      net (fanout=4)        0.852   rbcp_reg/regXCDData<5>
    SLICE_X74Y78.AMUX    Tilo                  0.261   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_900_o1
    SLICE_X74Y79.SR      net (fanout=2)        0.314   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_900_o
    SLICE_X74Y79.CLK     Trck                  0.215   trig_offset_reg_13_LDC
                                                       trig_offset_reg_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.033ns (0.867ns logic, 1.166ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_13_LDC (SLICE_X74Y79.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.732ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.767ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X74Y78.A2      net (fanout=594)      2.688   rst_read_sync
    SLICE_X74Y78.A       Tilo                  0.203   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_899_o1
    SLICE_X74Y79.CLK     net (fanout=2)        0.468   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_899_o
    -------------------------------------------------  ---------------------------
    Total                                      3.767ns (0.611ns logic, 3.156ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.585ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_5 (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      1.914ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_5 to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y72.BQ      Tcko                  0.391   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_5
    SLICE_X74Y78.A4      net (fanout=4)        0.852   rbcp_reg/regXCDData<5>
    SLICE_X74Y78.A       Tilo                  0.203   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_899_o1
    SLICE_X74Y79.CLK     net (fanout=2)        0.468   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_899_o
    -------------------------------------------------  ---------------------------
    Total                                      1.914ns (0.594ns logic, 1.320ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_13_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_13_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_13_LDC (SLICE_X74Y79.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.050ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_5 (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.050ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[13]_AND_899_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_5 to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y72.BQ      Tcko                  0.198   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_5
    SLICE_X74Y78.A4      net (fanout=4)        0.452   rbcp_reg/regXCDData<5>
    SLICE_X74Y78.AMUX    Tilo                  0.191   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_900_o1
    SLICE_X74Y79.SR      net (fanout=2)        0.124   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_900_o
    SLICE_X74Y79.CLK     Tremck      (-Th)    -0.085   trig_offset_reg_13_LDC
                                                       trig_offset_reg_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.050ns (0.474ns logic, 0.576ns route)
                                                       (45.1% logic, 54.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.269ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.269ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[13]_AND_899_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X74Y78.A2      net (fanout=594)      1.669   rst_read_sync
    SLICE_X74Y78.AMUX    Tilo                  0.191   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_900_o1
    SLICE_X74Y79.SR      net (fanout=2)        0.124   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_900_o
    SLICE_X74Y79.CLK     Tremck      (-Th)    -0.085   trig_offset_reg_13_LDC
                                                       trig_offset_reg_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.269ns (0.476ns logic, 1.793ns route)
                                                       (21.0% logic, 79.0% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_13_LDC (SLICE_X74Y79.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.065ns (data path)
  Source:               rbcp_reg/regXCDData_5 (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Data Path Delay:      1.065ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_5 to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y72.BQ      Tcko                  0.198   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_5
    SLICE_X74Y78.A4      net (fanout=4)        0.452   rbcp_reg/regXCDData<5>
    SLICE_X74Y78.A       Tilo                  0.156   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_899_o1
    SLICE_X74Y79.CLK     net (fanout=2)        0.259   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_899_o
    -------------------------------------------------  ---------------------------
    Total                                      1.065ns (0.354ns logic, 0.711ns route)
                                                       (33.2% logic, 66.8% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_13_LDC (SLICE_X74Y79.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.284ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Data Path Delay:      2.284ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X74Y78.A2      net (fanout=594)      1.669   rst_read_sync
    SLICE_X74Y78.A       Tilo                  0.156   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_899_o1
    SLICE_X74Y79.CLK     net (fanout=2)        0.259   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_899_o
    -------------------------------------------------  ---------------------------
    Total                                      2.284ns (0.356ns logic, 1.928ns route)
                                                       (15.6% logic, 84.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_12_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_12_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.629ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_12_LDC (SLICE_X78Y77.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.629ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[12]_AND_901_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X79Y76.B1      net (fanout=594)      3.222   rst_read_sync
    SLICE_X79Y76.BMUX    Tilo                  0.313   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_902_o1
    SLICE_X78Y77.SR      net (fanout=2)        0.471   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_902_o
    SLICE_X78Y77.CLK     Trck                  0.215   trig_offset_reg_12_LDC
                                                       trig_offset_reg_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.629ns (0.936ns logic, 3.693ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_4 (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.537ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[12]_AND_901_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_4 to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y72.AQ      Tcko                  0.391   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_4
    SLICE_X79Y76.B3      net (fanout=4)        1.147   rbcp_reg/regXCDData<4>
    SLICE_X79Y76.BMUX    Tilo                  0.313   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_902_o1
    SLICE_X78Y77.SR      net (fanout=2)        0.471   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_902_o
    SLICE_X78Y77.CLK     Trck                  0.215   trig_offset_reg_12_LDC
                                                       trig_offset_reg_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.537ns (0.919ns logic, 1.618ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_12_LDC (SLICE_X78Y77.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.142ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.357ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X79Y76.B1      net (fanout=594)      3.222   rst_read_sync
    SLICE_X79Y76.B       Tilo                  0.259   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_901_o1
    SLICE_X78Y77.CLK     net (fanout=2)        0.468   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_901_o
    -------------------------------------------------  ---------------------------
    Total                                      4.357ns (0.667ns logic, 3.690ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.234ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_4 (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.265ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_4 to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y72.AQ      Tcko                  0.391   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_4
    SLICE_X79Y76.B3      net (fanout=4)        1.147   rbcp_reg/regXCDData<4>
    SLICE_X79Y76.B       Tilo                  0.259   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_901_o1
    SLICE_X78Y77.CLK     net (fanout=2)        0.468   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_901_o
    -------------------------------------------------  ---------------------------
    Total                                      2.265ns (0.650ns logic, 1.615ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_12_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_12_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_12_LDC (SLICE_X78Y77.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.434ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_4 (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.434ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[12]_AND_901_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_4 to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y72.AQ      Tcko                  0.198   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_4
    SLICE_X79Y76.B3      net (fanout=4)        0.684   rbcp_reg/regXCDData<4>
    SLICE_X79Y76.BMUX    Tilo                  0.203   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_902_o1
    SLICE_X78Y77.SR      net (fanout=2)        0.264   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_902_o
    SLICE_X78Y77.CLK     Tremck      (-Th)    -0.085   trig_offset_reg_12_LDC
                                                       trig_offset_reg_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.434ns (0.486ns logic, 0.948ns route)
                                                       (33.9% logic, 66.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.771ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.771ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[12]_AND_901_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X79Y76.B1      net (fanout=594)      2.019   rst_read_sync
    SLICE_X79Y76.BMUX    Tilo                  0.203   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_902_o1
    SLICE_X78Y77.SR      net (fanout=2)        0.264   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_902_o
    SLICE_X78Y77.CLK     Tremck      (-Th)    -0.085   trig_offset_reg_12_LDC
                                                       trig_offset_reg_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.771ns (0.488ns logic, 2.283ns route)
                                                       (17.6% logic, 82.4% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_12_LDC (SLICE_X78Y77.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.297ns (data path)
  Source:               rbcp_reg/regXCDData_4 (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Data Path Delay:      1.297ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_4 to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y72.AQ      Tcko                  0.198   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_4
    SLICE_X79Y76.B3      net (fanout=4)        0.684   rbcp_reg/regXCDData<4>
    SLICE_X79Y76.B       Tilo                  0.156   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_901_o1
    SLICE_X78Y77.CLK     net (fanout=2)        0.259   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_901_o
    -------------------------------------------------  ---------------------------
    Total                                      1.297ns (0.354ns logic, 0.943ns route)
                                                       (27.3% logic, 72.7% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_12_LDC (SLICE_X78Y77.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.634ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Data Path Delay:      2.634ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X79Y76.B1      net (fanout=594)      2.019   rst_read_sync
    SLICE_X79Y76.B       Tilo                  0.156   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_901_o1
    SLICE_X78Y77.CLK     net (fanout=2)        0.259   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_901_o
    -------------------------------------------------  ---------------------------
    Total                                      2.634ns (0.356ns logic, 2.278ns route)
                                                       (13.5% logic, 86.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_11_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_11_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.086ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_11_LDC (SLICE_X78Y78.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.086ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[11]_AND_903_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X79Y77.A3      net (fanout=594)      2.861   rst_read_sync
    SLICE_X79Y77.AMUX    Tilo                  0.313   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_904_o1
    SLICE_X78Y78.SR      net (fanout=2)        0.289   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_904_o
    SLICE_X78Y78.CLK     Trck                  0.215   trig_offset_reg_11_LDC
                                                       trig_offset_reg_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.086ns (0.936ns logic, 3.150ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.545ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_3 (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      1.954ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[11]_AND_903_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_3 to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y72.DQ      Tcko                  0.447   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_3
    SLICE_X79Y77.A4      net (fanout=4)        0.690   rbcp_reg/regXCDData<3>
    SLICE_X79Y77.AMUX    Tilo                  0.313   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_904_o1
    SLICE_X78Y78.SR      net (fanout=2)        0.289   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_904_o
    SLICE_X78Y78.CLK     Trck                  0.215   trig_offset_reg_11_LDC
                                                       trig_offset_reg_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.954ns (0.975ns logic, 0.979ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_11_LDC (SLICE_X78Y78.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.504ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.995ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X79Y77.A3      net (fanout=594)      2.861   rst_read_sync
    SLICE_X79Y77.A       Tilo                  0.259   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_903_o1
    SLICE_X78Y78.CLK     net (fanout=2)        0.467   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_903_o
    -------------------------------------------------  ---------------------------
    Total                                      3.995ns (0.667ns logic, 3.328ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.636ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_3 (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      1.863ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_3 to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y72.DQ      Tcko                  0.447   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_3
    SLICE_X79Y77.A4      net (fanout=4)        0.690   rbcp_reg/regXCDData<3>
    SLICE_X79Y77.A       Tilo                  0.259   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_903_o1
    SLICE_X78Y78.CLK     net (fanout=2)        0.467   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_903_o
    -------------------------------------------------  ---------------------------
    Total                                      1.863ns (0.706ns logic, 1.157ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_11_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_11_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_11_LDC (SLICE_X78Y78.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.997ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_3 (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.997ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[11]_AND_903_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_3 to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y72.DQ      Tcko                  0.234   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_3
    SLICE_X79Y77.A4      net (fanout=4)        0.356   rbcp_reg/regXCDData<3>
    SLICE_X79Y77.AMUX    Tilo                  0.203   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_904_o1
    SLICE_X78Y78.SR      net (fanout=2)        0.119   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_904_o
    SLICE_X78Y78.CLK     Tremck      (-Th)    -0.085   trig_offset_reg_11_LDC
                                                       trig_offset_reg_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.997ns (0.522ns logic, 0.475ns route)
                                                       (52.4% logic, 47.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.394ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.394ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[11]_AND_903_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X79Y77.A3      net (fanout=594)      1.787   rst_read_sync
    SLICE_X79Y77.AMUX    Tilo                  0.203   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_904_o1
    SLICE_X78Y78.SR      net (fanout=2)        0.119   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_904_o
    SLICE_X78Y78.CLK     Tremck      (-Th)    -0.085   trig_offset_reg_11_LDC
                                                       trig_offset_reg_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.394ns (0.488ns logic, 1.906ns route)
                                                       (20.4% logic, 79.6% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_11_LDC (SLICE_X78Y78.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.004ns (data path)
  Source:               rbcp_reg/regXCDData_3 (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Data Path Delay:      1.004ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_3 to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y72.DQ      Tcko                  0.234   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_3
    SLICE_X79Y77.A4      net (fanout=4)        0.356   rbcp_reg/regXCDData<3>
    SLICE_X79Y77.A       Tilo                  0.156   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_903_o1
    SLICE_X78Y78.CLK     net (fanout=2)        0.258   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_903_o
    -------------------------------------------------  ---------------------------
    Total                                      1.004ns (0.390ns logic, 0.614ns route)
                                                       (38.8% logic, 61.2% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_11_LDC (SLICE_X78Y78.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.401ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Data Path Delay:      2.401ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X79Y77.A3      net (fanout=594)      1.787   rst_read_sync
    SLICE_X79Y77.A       Tilo                  0.156   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_903_o1
    SLICE_X78Y78.CLK     net (fanout=2)        0.258   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_903_o
    -------------------------------------------------  ---------------------------
    Total                                      2.401ns (0.356ns logic, 2.045ns route)
                                                       (14.8% logic, 85.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_10_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_10_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.534ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_10_LDC (SLICE_X78Y73.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.534ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[10]_AND_905_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X79Y73.B3      net (fanout=594)      3.296   rst_read_sync
    SLICE_X79Y73.BMUX    Tilo                  0.313   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_906_o1
    SLICE_X78Y73.SR      net (fanout=2)        0.302   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_906_o
    SLICE_X78Y73.CLK     Trck                  0.215   trig_offset_reg_10_LDC
                                                       trig_offset_reg_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.534ns (0.936ns logic, 3.598ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_2 (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      1.785ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[10]_AND_905_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_2 to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y72.CQ      Tcko                  0.447   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_2
    SLICE_X79Y73.B4      net (fanout=4)        0.508   rbcp_reg/regXCDData<2>
    SLICE_X79Y73.BMUX    Tilo                  0.313   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_906_o1
    SLICE_X78Y73.SR      net (fanout=2)        0.302   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_906_o
    SLICE_X78Y73.CLK     Trck                  0.215   trig_offset_reg_10_LDC
                                                       trig_offset_reg_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.785ns (0.975ns logic, 0.810ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_10_LDC (SLICE_X78Y73.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.229ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.270ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X79Y73.B3      net (fanout=594)      3.296   rst_read_sync
    SLICE_X79Y73.B       Tilo                  0.259   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_905_o1
    SLICE_X78Y73.CLK     net (fanout=2)        0.307   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_905_o
    -------------------------------------------------  ---------------------------
    Total                                      4.270ns (0.667ns logic, 3.603ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.978ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_2 (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      1.521ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_2 to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y72.CQ      Tcko                  0.447   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_2
    SLICE_X79Y73.B4      net (fanout=4)        0.508   rbcp_reg/regXCDData<2>
    SLICE_X79Y73.B       Tilo                  0.259   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_905_o1
    SLICE_X78Y73.CLK     net (fanout=2)        0.307   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_905_o
    -------------------------------------------------  ---------------------------
    Total                                      1.521ns (0.706ns logic, 0.815ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_10_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_10_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_10_LDC (SLICE_X78Y73.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.902ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_2 (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.902ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[10]_AND_905_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_2 to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y72.CQ      Tcko                  0.234   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_2
    SLICE_X79Y73.B4      net (fanout=4)        0.221   rbcp_reg/regXCDData<2>
    SLICE_X79Y73.BMUX    Tilo                  0.203   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_906_o1
    SLICE_X78Y73.SR      net (fanout=2)        0.159   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_906_o
    SLICE_X78Y73.CLK     Tremck      (-Th)    -0.085   trig_offset_reg_10_LDC
                                                       trig_offset_reg_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.902ns (0.522ns logic, 0.380ns route)
                                                       (57.9% logic, 42.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.683ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.683ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[10]_AND_905_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X79Y73.B3      net (fanout=594)      2.036   rst_read_sync
    SLICE_X79Y73.BMUX    Tilo                  0.203   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_906_o1
    SLICE_X78Y73.SR      net (fanout=2)        0.159   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_906_o
    SLICE_X78Y73.CLK     Tremck      (-Th)    -0.085   trig_offset_reg_10_LDC
                                                       trig_offset_reg_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.683ns (0.488ns logic, 2.195ns route)
                                                       (18.2% logic, 81.8% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_10_LDC (SLICE_X78Y73.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.773ns (data path)
  Source:               rbcp_reg/regXCDData_2 (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Data Path Delay:      0.773ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_2 to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y72.CQ      Tcko                  0.234   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_2
    SLICE_X79Y73.B4      net (fanout=4)        0.221   rbcp_reg/regXCDData<2>
    SLICE_X79Y73.B       Tilo                  0.156   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_905_o1
    SLICE_X78Y73.CLK     net (fanout=2)        0.162   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_905_o
    -------------------------------------------------  ---------------------------
    Total                                      0.773ns (0.390ns logic, 0.383ns route)
                                                       (50.5% logic, 49.5% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_10_LDC (SLICE_X78Y73.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.554ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Data Path Delay:      2.554ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X79Y73.B3      net (fanout=594)      2.036   rst_read_sync
    SLICE_X79Y73.B       Tilo                  0.156   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_905_o1
    SLICE_X78Y73.CLK     net (fanout=2)        0.162   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_905_o
    -------------------------------------------------  ---------------------------
    Total                                      2.554ns (0.356ns logic, 2.198ns route)
                                                       (13.9% logic, 86.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_9_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_9_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.183ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_9_LDC (SLICE_X88Y70.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      6.183ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[9]_AND_907_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X87Y70.B5      net (fanout=594)      4.736   rst_read_sync
    SLICE_X87Y70.BMUX    Tilo                  0.313   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_908_o1
    SLICE_X88Y70.SR      net (fanout=2)        0.496   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_908_o
    SLICE_X88Y70.CLK     Trck                  0.230   trig_offset_reg_9_LDC
                                                       trig_offset_reg_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.183ns (0.951ns logic, 5.232ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_1 (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.992ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[9]_AND_907_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_1 to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y72.BQ      Tcko                  0.447   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_1
    SLICE_X87Y70.B1      net (fanout=4)        1.506   rbcp_reg/regXCDData<1>
    SLICE_X87Y70.BMUX    Tilo                  0.313   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_908_o1
    SLICE_X88Y70.SR      net (fanout=2)        0.496   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_908_o
    SLICE_X88Y70.CLK     Trck                  0.230   trig_offset_reg_9_LDC
                                                       trig_offset_reg_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.992ns (0.990ns logic, 2.002ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_9_LDC (SLICE_X88Y70.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.603ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.896ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X87Y70.B5      net (fanout=594)      4.736   rst_read_sync
    SLICE_X87Y70.B       Tilo                  0.259   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_907_o1
    SLICE_X88Y70.CLK     net (fanout=2)        0.493   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_907_o
    -------------------------------------------------  ---------------------------
    Total                                      5.896ns (0.667ns logic, 5.229ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.794ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_1 (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.705ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_1 to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y72.BQ      Tcko                  0.447   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_1
    SLICE_X87Y70.B1      net (fanout=4)        1.506   rbcp_reg/regXCDData<1>
    SLICE_X87Y70.B       Tilo                  0.259   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_907_o1
    SLICE_X88Y70.CLK     net (fanout=2)        0.493   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_907_o
    -------------------------------------------------  ---------------------------
    Total                                      2.705ns (0.706ns logic, 1.999ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_9_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_9_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_9_LDC (SLICE_X88Y70.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.813ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_1 (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.813ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[9]_AND_907_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_1 to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y72.BQ      Tcko                  0.234   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_1
    SLICE_X87Y70.B1      net (fanout=4)        0.995   rbcp_reg/regXCDData<1>
    SLICE_X87Y70.BMUX    Tilo                  0.203   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_908_o1
    SLICE_X88Y70.SR      net (fanout=2)        0.274   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_908_o
    SLICE_X88Y70.CLK     Tremck      (-Th)    -0.107   trig_offset_reg_9_LDC
                                                       trig_offset_reg_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.813ns (0.544ns logic, 1.269ns route)
                                                       (30.0% logic, 70.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.697ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.697ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[9]_AND_907_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X87Y70.B5      net (fanout=594)      2.913   rst_read_sync
    SLICE_X87Y70.BMUX    Tilo                  0.203   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_908_o1
    SLICE_X88Y70.SR      net (fanout=2)        0.274   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_908_o
    SLICE_X88Y70.CLK     Tremck      (-Th)    -0.107   trig_offset_reg_9_LDC
                                                       trig_offset_reg_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.697ns (0.510ns logic, 3.187ns route)
                                                       (13.8% logic, 86.2% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_9_LDC (SLICE_X88Y70.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.654ns (data path)
  Source:               rbcp_reg/regXCDData_1 (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Data Path Delay:      1.654ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_1 to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y72.BQ      Tcko                  0.234   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_1
    SLICE_X87Y70.B1      net (fanout=4)        0.995   rbcp_reg/regXCDData<1>
    SLICE_X87Y70.B       Tilo                  0.156   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_907_o1
    SLICE_X88Y70.CLK     net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_907_o
    -------------------------------------------------  ---------------------------
    Total                                      1.654ns (0.390ns logic, 1.264ns route)
                                                       (23.6% logic, 76.4% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_9_LDC (SLICE_X88Y70.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.538ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Data Path Delay:      3.538ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X87Y70.B5      net (fanout=594)      2.913   rst_read_sync
    SLICE_X87Y70.B       Tilo                  0.156   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_907_o1
    SLICE_X88Y70.CLK     net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_907_o
    -------------------------------------------------  ---------------------------
    Total                                      3.538ns (0.356ns logic, 3.182ns route)
                                                       (10.1% logic, 89.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_6_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_6_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.295ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_6_LDC (SLICE_X80Y71.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.295ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[6]_AND_913_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X80Y71.A2      net (fanout=594)      3.819   rst_read_sync
    SLICE_X80Y71.AMUX    Tilo                  0.251   trig_offset_reg_6_LDC
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_914_o1
    SLICE_X80Y71.SR      net (fanout=2)        0.587   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_914_o
    SLICE_X80Y71.CLK     Trck                  0.230   trig_offset_reg_6_LDC
                                                       trig_offset_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.295ns (0.889ns logic, 4.406ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_6 (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.252ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[6]_AND_913_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_6 to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y71.CQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_6
    SLICE_X80Y71.A3      net (fanout=4)        0.793   rbcp_reg/regXCEData<6>
    SLICE_X80Y71.AMUX    Tilo                  0.251   trig_offset_reg_6_LDC
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_914_o1
    SLICE_X80Y71.SR      net (fanout=2)        0.587   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_914_o
    SLICE_X80Y71.CLK     Trck                  0.230   trig_offset_reg_6_LDC
                                                       trig_offset_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.252ns (0.872ns logic, 1.380ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_6_LDC (SLICE_X80Y71.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.598ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.901ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X80Y71.A2      net (fanout=594)      3.819   rst_read_sync
    SLICE_X80Y71.A       Tilo                  0.205   trig_offset_reg_6_LDC
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_913_o1
    SLICE_X80Y71.CLK     net (fanout=2)        0.469   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_913_o
    -------------------------------------------------  ---------------------------
    Total                                      4.901ns (0.613ns logic, 4.288ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.641ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_6 (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      1.858ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_6 to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y71.CQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_6
    SLICE_X80Y71.A3      net (fanout=4)        0.793   rbcp_reg/regXCEData<6>
    SLICE_X80Y71.A       Tilo                  0.205   trig_offset_reg_6_LDC
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_913_o1
    SLICE_X80Y71.CLK     net (fanout=2)        0.469   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_913_o
    -------------------------------------------------  ---------------------------
    Total                                      1.858ns (0.596ns logic, 1.262ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_6_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_6_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_6_LDC (SLICE_X80Y71.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.163ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_6 (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.163ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[6]_AND_913_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_6 to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y71.CQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_6
    SLICE_X80Y71.A3      net (fanout=4)        0.461   rbcp_reg/regXCEData<6>
    SLICE_X80Y71.AMUX    Tilo                  0.183   trig_offset_reg_6_LDC
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_914_o1
    SLICE_X80Y71.SR      net (fanout=2)        0.214   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_914_o
    SLICE_X80Y71.CLK     Tremck      (-Th)    -0.107   trig_offset_reg_6_LDC
                                                       trig_offset_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.163ns (0.488ns logic, 0.675ns route)
                                                       (42.0% logic, 58.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.091ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[6]_AND_913_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X80Y71.A2      net (fanout=594)      2.387   rst_read_sync
    SLICE_X80Y71.AMUX    Tilo                  0.183   trig_offset_reg_6_LDC
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_914_o1
    SLICE_X80Y71.SR      net (fanout=2)        0.214   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_914_o
    SLICE_X80Y71.CLK     Tremck      (-Th)    -0.107   trig_offset_reg_6_LDC
                                                       trig_offset_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.091ns (0.490ns logic, 2.601ns route)
                                                       (15.9% logic, 84.1% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_6_LDC (SLICE_X80Y71.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.087ns (data path)
  Source:               rbcp_reg/regXCEData_6 (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Data Path Delay:      1.087ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_6 to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y71.CQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_6
    SLICE_X80Y71.A3      net (fanout=4)        0.461   rbcp_reg/regXCEData<6>
    SLICE_X80Y71.A       Tilo                  0.142   trig_offset_reg_6_LDC
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_913_o1
    SLICE_X80Y71.CLK     net (fanout=2)        0.286   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_913_o
    -------------------------------------------------  ---------------------------
    Total                                      1.087ns (0.340ns logic, 0.747ns route)
                                                       (31.3% logic, 68.7% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_6_LDC (SLICE_X80Y71.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.015ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Data Path Delay:      3.015ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X80Y71.A2      net (fanout=594)      2.387   rst_read_sync
    SLICE_X80Y71.A       Tilo                  0.142   trig_offset_reg_6_LDC
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_913_o1
    SLICE_X80Y71.CLK     net (fanout=2)        0.286   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_913_o
    -------------------------------------------------  ---------------------------
    Total                                      3.015ns (0.342ns logic, 2.673ns route)
                                                       (11.3% logic, 88.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_8_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_8_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.786ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_8_LDC (SLICE_X82Y69.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.786ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[8]_AND_909_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X83Y69.B1      net (fanout=594)      4.548   rst_read_sync
    SLICE_X83Y69.BMUX    Tilo                  0.313   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_910_o1
    SLICE_X82Y69.SR      net (fanout=2)        0.302   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_910_o
    SLICE_X82Y69.CLK     Trck                  0.215   trig_offset_reg_8_LDC
                                                       trig_offset_reg_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.786ns (0.936ns logic, 4.850ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_0 (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.432ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[8]_AND_909_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_0 to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y72.AQ      Tcko                  0.447   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_0
    SLICE_X83Y69.B3      net (fanout=4)        1.155   rbcp_reg/regXCDData<0>
    SLICE_X83Y69.BMUX    Tilo                  0.313   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_910_o1
    SLICE_X82Y69.SR      net (fanout=2)        0.302   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_910_o
    SLICE_X82Y69.CLK     Trck                  0.215   trig_offset_reg_8_LDC
                                                       trig_offset_reg_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.432ns (0.975ns logic, 1.457ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_8_LDC (SLICE_X82Y69.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.974ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.525ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X83Y69.B1      net (fanout=594)      4.548   rst_read_sync
    SLICE_X83Y69.B       Tilo                  0.259   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_909_o1
    SLICE_X82Y69.CLK     net (fanout=2)        0.310   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_909_o
    -------------------------------------------------  ---------------------------
    Total                                      5.525ns (0.667ns logic, 4.858ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.328ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_0 (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.171ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_0 to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y72.AQ      Tcko                  0.447   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_0
    SLICE_X83Y69.B3      net (fanout=4)        1.155   rbcp_reg/regXCDData<0>
    SLICE_X83Y69.B       Tilo                  0.259   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_909_o1
    SLICE_X82Y69.CLK     net (fanout=2)        0.310   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_909_o
    -------------------------------------------------  ---------------------------
    Total                                      2.171ns (0.706ns logic, 1.465ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_8_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_8_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_8_LDC (SLICE_X82Y69.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.367ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_0 (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.367ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[8]_AND_909_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_0 to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y72.AQ      Tcko                  0.234   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_0
    SLICE_X83Y69.B3      net (fanout=4)        0.686   rbcp_reg/regXCDData<0>
    SLICE_X83Y69.BMUX    Tilo                  0.203   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_910_o1
    SLICE_X82Y69.SR      net (fanout=2)        0.159   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_910_o
    SLICE_X82Y69.CLK     Tremck      (-Th)    -0.085   trig_offset_reg_8_LDC
                                                       trig_offset_reg_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.367ns (0.522ns logic, 0.845ns route)
                                                       (38.2% logic, 61.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.459ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[8]_AND_909_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X83Y69.B1      net (fanout=594)      2.812   rst_read_sync
    SLICE_X83Y69.BMUX    Tilo                  0.203   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_910_o1
    SLICE_X82Y69.SR      net (fanout=2)        0.159   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_910_o
    SLICE_X82Y69.CLK     Tremck      (-Th)    -0.085   trig_offset_reg_8_LDC
                                                       trig_offset_reg_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.459ns (0.488ns logic, 2.971ns route)
                                                       (14.1% logic, 85.9% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_8_LDC (SLICE_X82Y69.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.241ns (data path)
  Source:               rbcp_reg/regXCDData_0 (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Data Path Delay:      1.241ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_0 to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y72.AQ      Tcko                  0.234   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_0
    SLICE_X83Y69.B3      net (fanout=4)        0.686   rbcp_reg/regXCDData<0>
    SLICE_X83Y69.B       Tilo                  0.156   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_909_o1
    SLICE_X82Y69.CLK     net (fanout=2)        0.165   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_909_o
    -------------------------------------------------  ---------------------------
    Total                                      1.241ns (0.390ns logic, 0.851ns route)
                                                       (31.4% logic, 68.6% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_8_LDC (SLICE_X82Y69.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.333ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Data Path Delay:      3.333ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X83Y69.B1      net (fanout=594)      2.812   rst_read_sync
    SLICE_X83Y69.B       Tilo                  0.156   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_909_o1
    SLICE_X82Y69.CLK     net (fanout=2)        0.165   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_909_o
    -------------------------------------------------  ---------------------------
    Total                                      3.333ns (0.356ns logic, 2.977ns route)
                                                       (10.7% logic, 89.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_7_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_7_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.740ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_7_LDC (SLICE_X78Y75.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.740ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[7]_AND_911_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X81Y75.A3      net (fanout=594)      3.308   rst_read_sync
    SLICE_X81Y75.AMUX    Tilo                  0.313   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_912_o1
    SLICE_X78Y75.SR      net (fanout=2)        0.496   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_912_o
    SLICE_X78Y75.CLK     Trck                  0.215   trig_offset_reg_7_LDC
                                                       trig_offset_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.740ns (0.936ns logic, 3.804ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_7 (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.546ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[7]_AND_911_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_7 to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y71.DQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_7
    SLICE_X81Y75.A4      net (fanout=4)        1.131   rbcp_reg/regXCEData<7>
    SLICE_X81Y75.AMUX    Tilo                  0.313   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_912_o1
    SLICE_X78Y75.SR      net (fanout=2)        0.496   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_912_o
    SLICE_X78Y75.CLK     Trck                  0.215   trig_offset_reg_7_LDC
                                                       trig_offset_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.546ns (0.919ns logic, 1.627ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_7_LDC (SLICE_X78Y75.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.031ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.468ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X81Y75.A3      net (fanout=594)      3.308   rst_read_sync
    SLICE_X81Y75.A       Tilo                  0.259   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_911_o1
    SLICE_X78Y75.CLK     net (fanout=2)        0.493   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_911_o
    -------------------------------------------------  ---------------------------
    Total                                      4.468ns (0.667ns logic, 3.801ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.225ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_7 (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.274ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_7 to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y71.DQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_7
    SLICE_X81Y75.A4      net (fanout=4)        1.131   rbcp_reg/regXCEData<7>
    SLICE_X81Y75.A       Tilo                  0.259   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_911_o1
    SLICE_X78Y75.CLK     net (fanout=2)        0.493   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_911_o
    -------------------------------------------------  ---------------------------
    Total                                      2.274ns (0.650ns logic, 1.624ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_7_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_7_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_7_LDC (SLICE_X78Y75.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.396ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_7 (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.396ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[7]_AND_911_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_7 to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y71.DQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_7
    SLICE_X81Y75.A4      net (fanout=4)        0.636   rbcp_reg/regXCEData<7>
    SLICE_X81Y75.AMUX    Tilo                  0.203   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_912_o1
    SLICE_X78Y75.SR      net (fanout=2)        0.274   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_912_o
    SLICE_X78Y75.CLK     Tremck      (-Th)    -0.085   trig_offset_reg_7_LDC
                                                       trig_offset_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.396ns (0.486ns logic, 0.910ns route)
                                                       (34.8% logic, 65.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.797ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.797ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[7]_AND_911_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X81Y75.A3      net (fanout=594)      2.035   rst_read_sync
    SLICE_X81Y75.AMUX    Tilo                  0.203   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_912_o1
    SLICE_X78Y75.SR      net (fanout=2)        0.274   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_912_o
    SLICE_X78Y75.CLK     Tremck      (-Th)    -0.085   trig_offset_reg_7_LDC
                                                       trig_offset_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.797ns (0.488ns logic, 2.309ns route)
                                                       (17.4% logic, 82.6% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_7_LDC (SLICE_X78Y75.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.259ns (data path)
  Source:               rbcp_reg/regXCEData_7 (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Data Path Delay:      1.259ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_7 to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y71.DQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_7
    SLICE_X81Y75.A4      net (fanout=4)        0.636   rbcp_reg/regXCEData<7>
    SLICE_X81Y75.A       Tilo                  0.156   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_911_o1
    SLICE_X78Y75.CLK     net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_911_o
    -------------------------------------------------  ---------------------------
    Total                                      1.259ns (0.354ns logic, 0.905ns route)
                                                       (28.1% logic, 71.9% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_7_LDC (SLICE_X78Y75.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.660ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Data Path Delay:      2.660ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X81Y75.A3      net (fanout=594)      2.035   rst_read_sync
    SLICE_X81Y75.A       Tilo                  0.156   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_911_o1
    SLICE_X78Y75.CLK     net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_911_o
    -------------------------------------------------  ---------------------------
    Total                                      2.660ns (0.356ns logic, 2.304ns route)
                                                       (13.4% logic, 86.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_5_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_5_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.723ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_5_LDC (SLICE_X83Y71.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.723ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[5]_AND_915_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X85Y72.C3      net (fanout=594)      4.012   rst_read_sync
    SLICE_X85Y72.CMUX    Tilo                  0.313   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_916_o1
    SLICE_X83Y71.SR      net (fanout=2)        0.710   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_916_o
    SLICE_X83Y71.CLK     Trck                  0.280   trig_offset_reg_5_LDC
                                                       trig_offset_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.723ns (1.001ns logic, 4.722ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_5 (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.244ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[5]_AND_915_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_5 to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y71.BQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_5
    SLICE_X85Y72.C4      net (fanout=4)        1.550   rbcp_reg/regXCEData<5>
    SLICE_X85Y72.CMUX    Tilo                  0.313   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_916_o1
    SLICE_X83Y71.SR      net (fanout=2)        0.710   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_916_o
    SLICE_X83Y71.CLK     Trck                  0.280   trig_offset_reg_5_LDC
                                                       trig_offset_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.244ns (0.984ns logic, 2.260ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_5_LDC (SLICE_X83Y71.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.283ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.216ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X85Y72.C3      net (fanout=594)      4.012   rst_read_sync
    SLICE_X85Y72.C       Tilo                  0.259   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_915_o1
    SLICE_X83Y71.CLK     net (fanout=2)        0.537   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_915_o
    -------------------------------------------------  ---------------------------
    Total                                      5.216ns (0.667ns logic, 4.549ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.762ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_5 (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.737ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_5 to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y71.BQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_5
    SLICE_X85Y72.C4      net (fanout=4)        1.550   rbcp_reg/regXCEData<5>
    SLICE_X85Y72.C       Tilo                  0.259   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_915_o1
    SLICE_X83Y71.CLK     net (fanout=2)        0.537   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_915_o
    -------------------------------------------------  ---------------------------
    Total                                      2.737ns (0.650ns logic, 2.087ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_5_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_5_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_5_LDC (SLICE_X83Y71.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.837ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_5 (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.837ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[5]_AND_915_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_5 to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y71.BQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_5
    SLICE_X85Y72.C4      net (fanout=4)        0.857   rbcp_reg/regXCEData<5>
    SLICE_X85Y72.CMUX    Tilo                  0.203   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_916_o1
    SLICE_X83Y71.SR      net (fanout=2)        0.424   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_916_o
    SLICE_X83Y71.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_5_LDC
                                                       trig_offset_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.837ns (0.556ns logic, 1.281ns route)
                                                       (30.3% logic, 69.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.438ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[5]_AND_915_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X85Y72.C3      net (fanout=594)      2.456   rst_read_sync
    SLICE_X85Y72.CMUX    Tilo                  0.203   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_916_o1
    SLICE_X83Y71.SR      net (fanout=2)        0.424   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_916_o
    SLICE_X83Y71.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_5_LDC
                                                       trig_offset_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.438ns (0.558ns logic, 2.880ns route)
                                                       (16.2% logic, 83.8% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_5_LDC (SLICE_X83Y71.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.527ns (data path)
  Source:               rbcp_reg/regXCEData_5 (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Data Path Delay:      1.527ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_5 to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y71.BQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_5
    SLICE_X85Y72.C4      net (fanout=4)        0.857   rbcp_reg/regXCEData<5>
    SLICE_X85Y72.C       Tilo                  0.156   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_915_o1
    SLICE_X83Y71.CLK     net (fanout=2)        0.316   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_915_o
    -------------------------------------------------  ---------------------------
    Total                                      1.527ns (0.354ns logic, 1.173ns route)
                                                       (23.2% logic, 76.8% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_5_LDC (SLICE_X83Y71.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.128ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Data Path Delay:      3.128ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X85Y72.C3      net (fanout=594)      2.456   rst_read_sync
    SLICE_X85Y72.C       Tilo                  0.156   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_915_o1
    SLICE_X83Y71.CLK     net (fanout=2)        0.316   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_915_o
    -------------------------------------------------  ---------------------------
    Total                                      3.128ns (0.356ns logic, 2.772ns route)
                                                       (11.4% logic, 88.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_4_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_4_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.019ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_4_LDC (SLICE_X88Y72.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      6.019ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[4]_AND_917_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X86Y72.B2      net (fanout=594)      4.599   rst_read_sync
    SLICE_X86Y72.BMUX    Tilo                  0.261   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_918_o1
    SLICE_X88Y72.SR      net (fanout=2)        0.521   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_918_o
    SLICE_X88Y72.CLK     Trck                  0.230   trig_offset_reg_4_LDC
                                                       trig_offset_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.019ns (0.899ns logic, 5.120ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_4 (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.687ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[4]_AND_917_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_4 to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y71.AQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_4
    SLICE_X86Y72.B5      net (fanout=4)        1.284   rbcp_reg/regXCEData<4>
    SLICE_X86Y72.BMUX    Tilo                  0.261   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_918_o1
    SLICE_X88Y72.SR      net (fanout=2)        0.521   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_918_o
    SLICE_X88Y72.CLK     Trck                  0.230   trig_offset_reg_4_LDC
                                                       trig_offset_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.687ns (0.882ns logic, 1.805ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_4_LDC (SLICE_X88Y72.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.796ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.703ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X86Y72.B2      net (fanout=594)      4.599   rst_read_sync
    SLICE_X86Y72.B       Tilo                  0.203   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_917_o1
    SLICE_X88Y72.CLK     net (fanout=2)        0.493   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_917_o
    -------------------------------------------------  ---------------------------
    Total                                      5.703ns (0.611ns logic, 5.092ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.128ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_4 (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.371ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_4 to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y71.AQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_4
    SLICE_X86Y72.B5      net (fanout=4)        1.284   rbcp_reg/regXCEData<4>
    SLICE_X86Y72.B       Tilo                  0.203   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_917_o1
    SLICE_X88Y72.CLK     net (fanout=2)        0.493   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_917_o
    -------------------------------------------------  ---------------------------
    Total                                      2.371ns (0.594ns logic, 1.777ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_4_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_4_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_4_LDC (SLICE_X88Y72.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.596ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_4 (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.596ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[4]_AND_917_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_4 to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y71.AQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_4
    SLICE_X86Y72.B5      net (fanout=4)        0.821   rbcp_reg/regXCEData<4>
    SLICE_X86Y72.BMUX    Tilo                  0.191   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_918_o1
    SLICE_X88Y72.SR      net (fanout=2)        0.279   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_918_o
    SLICE_X88Y72.CLK     Tremck      (-Th)    -0.107   trig_offset_reg_4_LDC
                                                       trig_offset_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.596ns (0.496ns logic, 1.100ns route)
                                                       (31.1% logic, 68.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.611ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.611ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[4]_AND_917_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X86Y72.B2      net (fanout=594)      2.834   rst_read_sync
    SLICE_X86Y72.BMUX    Tilo                  0.191   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_918_o1
    SLICE_X88Y72.SR      net (fanout=2)        0.279   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_918_o
    SLICE_X88Y72.CLK     Tremck      (-Th)    -0.107   trig_offset_reg_4_LDC
                                                       trig_offset_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.611ns (0.498ns logic, 3.113ns route)
                                                       (13.8% logic, 86.2% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_4_LDC (SLICE_X88Y72.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.444ns (data path)
  Source:               rbcp_reg/regXCEData_4 (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Data Path Delay:      1.444ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_4 to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y71.AQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_4
    SLICE_X86Y72.B5      net (fanout=4)        0.821   rbcp_reg/regXCEData<4>
    SLICE_X86Y72.B       Tilo                  0.156   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_917_o1
    SLICE_X88Y72.CLK     net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_917_o
    -------------------------------------------------  ---------------------------
    Total                                      1.444ns (0.354ns logic, 1.090ns route)
                                                       (24.5% logic, 75.5% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_4_LDC (SLICE_X88Y72.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.459ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Data Path Delay:      3.459ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X86Y72.B2      net (fanout=594)      2.834   rst_read_sync
    SLICE_X86Y72.B       Tilo                  0.156   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_917_o1
    SLICE_X88Y72.CLK     net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_917_o
    -------------------------------------------------  ---------------------------
    Total                                      3.459ns (0.356ns logic, 3.103ns route)
                                                       (10.3% logic, 89.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_3_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_3_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.619ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_3_LDC (SLICE_X77Y74.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.619ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[3]_AND_919_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X78Y74.B5      net (fanout=594)      3.149   rst_read_sync
    SLICE_X78Y74.BMUX    Tilo                  0.261   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_920_o1
    SLICE_X77Y74.SR      net (fanout=2)        0.521   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_920_o
    SLICE_X77Y74.CLK     Trck                  0.280   trig_offset_reg_3_LDC
                                                       trig_offset_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.619ns (0.949ns logic, 3.670ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_3 (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.030ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[3]_AND_919_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_3 to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y72.DQ      Tcko                  0.391   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_3
    SLICE_X78Y74.B3      net (fanout=4)        0.577   rbcp_reg/regXCEData<3>
    SLICE_X78Y74.BMUX    Tilo                  0.261   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_920_o1
    SLICE_X77Y74.SR      net (fanout=2)        0.521   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_920_o
    SLICE_X77Y74.CLK     Trck                  0.280   trig_offset_reg_3_LDC
                                                       trig_offset_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.030ns (0.932ns logic, 1.098ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_3_LDC (SLICE_X77Y74.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.428ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.071ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X78Y74.B5      net (fanout=594)      3.149   rst_read_sync
    SLICE_X78Y74.B       Tilo                  0.203   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_919_o1
    SLICE_X77Y74.CLK     net (fanout=2)        0.311   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_919_o
    -------------------------------------------------  ---------------------------
    Total                                      4.071ns (0.611ns logic, 3.460ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.017ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_3 (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      1.482ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_3 to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y72.DQ      Tcko                  0.391   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_3
    SLICE_X78Y74.B3      net (fanout=4)        0.577   rbcp_reg/regXCEData<3>
    SLICE_X78Y74.B       Tilo                  0.203   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_919_o1
    SLICE_X77Y74.CLK     net (fanout=2)        0.311   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_919_o
    -------------------------------------------------  ---------------------------
    Total                                      1.482ns (0.594ns logic, 0.888ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_3_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_3_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_3_LDC (SLICE_X77Y74.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.128ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_3 (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.128ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[3]_AND_919_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_3 to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y72.DQ      Tcko                  0.198   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_3
    SLICE_X78Y74.B3      net (fanout=4)        0.305   rbcp_reg/regXCEData<3>
    SLICE_X78Y74.BMUX    Tilo                  0.191   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_920_o1
    SLICE_X77Y74.SR      net (fanout=2)        0.279   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_920_o
    SLICE_X77Y74.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_3_LDC
                                                       trig_offset_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.128ns (0.544ns logic, 0.584ns route)
                                                       (48.2% logic, 51.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.742ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.742ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[3]_AND_919_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X78Y74.B5      net (fanout=594)      1.917   rst_read_sync
    SLICE_X78Y74.BMUX    Tilo                  0.191   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_920_o1
    SLICE_X77Y74.SR      net (fanout=2)        0.279   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_920_o
    SLICE_X77Y74.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_3_LDC
                                                       trig_offset_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.742ns (0.546ns logic, 2.196ns route)
                                                       (19.9% logic, 80.1% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_3_LDC (SLICE_X77Y74.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.783ns (data path)
  Source:               rbcp_reg/regXCEData_3 (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Data Path Delay:      0.783ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_3 to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y72.DQ      Tcko                  0.198   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_3
    SLICE_X78Y74.B3      net (fanout=4)        0.305   rbcp_reg/regXCEData<3>
    SLICE_X78Y74.B       Tilo                  0.156   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_919_o1
    SLICE_X77Y74.CLK     net (fanout=2)        0.124   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_919_o
    -------------------------------------------------  ---------------------------
    Total                                      0.783ns (0.354ns logic, 0.429ns route)
                                                       (45.2% logic, 54.8% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_3_LDC (SLICE_X77Y74.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.397ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Data Path Delay:      2.397ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X78Y74.B5      net (fanout=594)      1.917   rst_read_sync
    SLICE_X78Y74.B       Tilo                  0.156   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_919_o1
    SLICE_X77Y74.CLK     net (fanout=2)        0.124   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_919_o
    -------------------------------------------------  ---------------------------
    Total                                      2.397ns (0.356ns logic, 2.041ns route)
                                                       (14.9% logic, 85.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_2_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_2_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.980ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_2_LDC (SLICE_X83Y75.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.980ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[2]_AND_921_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X82Y76.C2      net (fanout=594)      3.535   rst_read_sync
    SLICE_X82Y76.CMUX    Tilo                  0.261   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_922_o1
    SLICE_X83Y75.SR      net (fanout=2)        0.496   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_922_o
    SLICE_X83Y75.CLK     Trck                  0.280   trig_offset_reg_2_LDC
                                                       trig_offset_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.980ns (0.949ns logic, 4.031ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_2 (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.257ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[2]_AND_921_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_2 to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y72.CQ      Tcko                  0.391   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_2
    SLICE_X82Y76.C5      net (fanout=4)        0.829   rbcp_reg/regXCEData<2>
    SLICE_X82Y76.CMUX    Tilo                  0.261   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_922_o1
    SLICE_X83Y75.SR      net (fanout=2)        0.496   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_922_o
    SLICE_X83Y75.CLK     Trck                  0.280   trig_offset_reg_2_LDC
                                                       trig_offset_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.257ns (0.932ns logic, 1.325ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_2_LDC (SLICE_X83Y75.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.884ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.615ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X82Y76.C2      net (fanout=594)      3.535   rst_read_sync
    SLICE_X82Y76.C       Tilo                  0.204   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_921_o1
    SLICE_X83Y75.CLK     net (fanout=2)        0.468   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_921_o
    -------------------------------------------------  ---------------------------
    Total                                      4.615ns (0.612ns logic, 4.003ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.607ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_2 (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      1.892ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_2 to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y72.CQ      Tcko                  0.391   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_2
    SLICE_X82Y76.C5      net (fanout=4)        0.829   rbcp_reg/regXCEData<2>
    SLICE_X82Y76.C       Tilo                  0.204   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_921_o1
    SLICE_X83Y75.CLK     net (fanout=2)        0.468   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_921_o
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (0.595ns logic, 1.297ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_2_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_2_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_2_LDC (SLICE_X83Y75.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.279ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_2 (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.279ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[2]_AND_921_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_2 to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y72.CQ      Tcko                  0.198   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_2
    SLICE_X82Y76.C5      net (fanout=4)        0.466   rbcp_reg/regXCEData<2>
    SLICE_X82Y76.CMUX    Tilo                  0.191   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_922_o1
    SLICE_X83Y75.SR      net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_922_o
    SLICE_X83Y75.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_2_LDC
                                                       trig_offset_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.279ns (0.544ns logic, 0.735ns route)
                                                       (42.5% logic, 57.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.004ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[2]_AND_921_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X82Y76.C2      net (fanout=594)      2.189   rst_read_sync
    SLICE_X82Y76.CMUX    Tilo                  0.191   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_922_o1
    SLICE_X83Y75.SR      net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_922_o
    SLICE_X83Y75.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_2_LDC
                                                       trig_offset_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.004ns (0.546ns logic, 2.458ns route)
                                                       (18.2% logic, 81.8% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_2_LDC (SLICE_X83Y75.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.079ns (data path)
  Source:               rbcp_reg/regXCEData_2 (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Data Path Delay:      1.079ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_2 to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y72.CQ      Tcko                  0.198   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_2
    SLICE_X82Y76.C5      net (fanout=4)        0.466   rbcp_reg/regXCEData<2>
    SLICE_X82Y76.C       Tilo                  0.156   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_921_o1
    SLICE_X83Y75.CLK     net (fanout=2)        0.259   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_921_o
    -------------------------------------------------  ---------------------------
    Total                                      1.079ns (0.354ns logic, 0.725ns route)
                                                       (32.8% logic, 67.2% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_2_LDC (SLICE_X83Y75.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.804ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Data Path Delay:      2.804ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X82Y76.C2      net (fanout=594)      2.189   rst_read_sync
    SLICE_X82Y76.C       Tilo                  0.156   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_921_o1
    SLICE_X83Y75.CLK     net (fanout=2)        0.259   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_921_o
    -------------------------------------------------  ---------------------------
    Total                                      2.804ns (0.356ns logic, 2.448ns route)
                                                       (12.7% logic, 87.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_1_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_1_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.824ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_1_LDC (SLICE_X82Y78.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.824ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[1]_AND_923_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X80Y77.A2      net (fanout=594)      3.189   rst_read_sync
    SLICE_X80Y77.AMUX    Tilo                  0.251   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_924_o1
    SLICE_X82Y78.SR      net (fanout=2)        0.747   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_924_o
    SLICE_X82Y78.CLK     Trck                  0.229   trig_offset_reg_1_LDC
                                                       trig_offset_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.824ns (0.888ns logic, 3.936ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_1 (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.542ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[1]_AND_923_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_1 to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y72.BQ      Tcko                  0.391   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_1
    SLICE_X80Y77.A3      net (fanout=4)        0.924   rbcp_reg/regXCEData<1>
    SLICE_X80Y77.AMUX    Tilo                  0.251   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_924_o1
    SLICE_X82Y78.SR      net (fanout=2)        0.747   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_924_o
    SLICE_X82Y78.CLK     Trck                  0.229   trig_offset_reg_1_LDC
                                                       trig_offset_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.542ns (0.871ns logic, 1.671ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_1_LDC (SLICE_X82Y78.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.003ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.496ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X80Y77.A2      net (fanout=594)      3.189   rst_read_sync
    SLICE_X80Y77.A       Tilo                  0.205   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_923_o1
    SLICE_X82Y78.CLK     net (fanout=2)        0.694   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_923_o
    -------------------------------------------------  ---------------------------
    Total                                      4.496ns (0.613ns logic, 3.883ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.285ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_1 (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.214ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_1 to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y72.BQ      Tcko                  0.391   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_1
    SLICE_X80Y77.A3      net (fanout=4)        0.924   rbcp_reg/regXCEData<1>
    SLICE_X80Y77.A       Tilo                  0.205   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_923_o1
    SLICE_X82Y78.CLK     net (fanout=2)        0.694   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_923_o
    -------------------------------------------------  ---------------------------
    Total                                      2.214ns (0.596ns logic, 1.618ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_1_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_1_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_1_LDC (SLICE_X82Y78.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.433ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_1 (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.433ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[1]_AND_923_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_1 to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y72.BQ      Tcko                  0.198   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_1
    SLICE_X80Y77.A3      net (fanout=4)        0.529   rbcp_reg/regXCEData<1>
    SLICE_X80Y77.AMUX    Tilo                  0.183   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_924_o1
    SLICE_X82Y78.SR      net (fanout=2)        0.429   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_924_o
    SLICE_X82Y78.CLK     Tremck      (-Th)    -0.094   trig_offset_reg_1_LDC
                                                       trig_offset_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.433ns (0.475ns logic, 0.958ns route)
                                                       (33.1% logic, 66.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.902ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.902ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[1]_AND_923_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X80Y77.A2      net (fanout=594)      1.996   rst_read_sync
    SLICE_X80Y77.AMUX    Tilo                  0.183   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_924_o1
    SLICE_X82Y78.SR      net (fanout=2)        0.429   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_924_o
    SLICE_X82Y78.CLK     Tremck      (-Th)    -0.094   trig_offset_reg_1_LDC
                                                       trig_offset_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.902ns (0.477ns logic, 2.425ns route)
                                                       (16.4% logic, 83.6% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_1_LDC (SLICE_X82Y78.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.233ns (data path)
  Source:               rbcp_reg/regXCEData_1 (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Data Path Delay:      1.233ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_1 to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y72.BQ      Tcko                  0.198   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_1
    SLICE_X80Y77.A3      net (fanout=4)        0.529   rbcp_reg/regXCEData<1>
    SLICE_X80Y77.A       Tilo                  0.142   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_923_o1
    SLICE_X82Y78.CLK     net (fanout=2)        0.364   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_923_o
    -------------------------------------------------  ---------------------------
    Total                                      1.233ns (0.340ns logic, 0.893ns route)
                                                       (27.6% logic, 72.4% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_1_LDC (SLICE_X82Y78.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.702ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Data Path Delay:      2.702ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X80Y77.A2      net (fanout=594)      1.996   rst_read_sync
    SLICE_X80Y77.A       Tilo                  0.142   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_923_o1
    SLICE_X82Y78.CLK     net (fanout=2)        0.364   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_923_o
    -------------------------------------------------  ---------------------------
    Total                                      2.702ns (0.342ns logic, 2.360ns route)
                                                       (12.7% logic, 87.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_7_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_7_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.671ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X53Y107.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      5.671ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[7]_AND_863_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y81.AQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X53Y107.A3     net (fanout=924)      4.108   rst_sync
    SLICE_X53Y107.AMUX   Tilo                  0.313   drs_sampfreq_reg_7_LDC
                                                       rst_DRS_SAMP_FREQ[7]_AND_864_o1
    SLICE_X53Y107.SR     net (fanout=2)        0.562   rst_DRS_SAMP_FREQ[7]_AND_864_o
    SLICE_X53Y107.CLK    Trck                  0.280   drs_sampfreq_reg_7_LDC
                                                       drs_sampfreq_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.671ns (1.001ns logic, 4.670ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.276ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[7]_AND_863_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y91.DQ      Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X53Y107.A4     net (fanout=5)        1.730   rbcp_reg/regX94Data<7>
    SLICE_X53Y107.AMUX   Tilo                  0.313   drs_sampfreq_reg_7_LDC
                                                       rst_DRS_SAMP_FREQ[7]_AND_864_o1
    SLICE_X53Y107.SR     net (fanout=2)        0.562   rst_DRS_SAMP_FREQ[7]_AND_864_o
    SLICE_X53Y107.CLK    Trck                  0.280   drs_sampfreq_reg_7_LDC
                                                       drs_sampfreq_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.276ns (0.984ns logic, 2.292ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X53Y107.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  9.544ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      5.456ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y81.AQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X53Y107.A3     net (fanout=924)      4.108   rst_sync
    SLICE_X53Y107.A      Tilo                  0.259   drs_sampfreq_reg_7_LDC
                                                       rst_DRS_SAMP_FREQ[7]_AND_863_o1
    SLICE_X53Y107.CLK    net (fanout=2)        0.681   rst_DRS_SAMP_FREQ[7]_AND_863_o
    -------------------------------------------------  ---------------------------
    Total                                      5.456ns (0.667ns logic, 4.789ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  11.939ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.061ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y91.DQ      Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X53Y107.A4     net (fanout=5)        1.730   rbcp_reg/regX94Data<7>
    SLICE_X53Y107.A      Tilo                  0.259   drs_sampfreq_reg_7_LDC
                                                       rst_DRS_SAMP_FREQ[7]_AND_863_o1
    SLICE_X53Y107.CLK    net (fanout=2)        0.681   rst_DRS_SAMP_FREQ[7]_AND_863_o
    -------------------------------------------------  ---------------------------
    Total                                      3.061ns (0.650ns logic, 2.411ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_7_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_7_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X53Y107.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.769ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.769ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[7]_AND_863_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y91.DQ      Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X53Y107.A4     net (fanout=5)        1.004   rbcp_reg/regX94Data<7>
    SLICE_X53Y107.AMUX   Tilo                  0.203   drs_sampfreq_reg_7_LDC
                                                       rst_DRS_SAMP_FREQ[7]_AND_864_o1
    SLICE_X53Y107.SR     net (fanout=2)        0.209   rst_DRS_SAMP_FREQ[7]_AND_864_o
    SLICE_X53Y107.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_reg_7_LDC
                                                       drs_sampfreq_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.769ns (0.556ns logic, 1.213ns route)
                                                       (31.4% logic, 68.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.417ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[7]_AND_863_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y81.AQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X53Y107.A3     net (fanout=924)      2.650   rst_sync
    SLICE_X53Y107.AMUX   Tilo                  0.203   drs_sampfreq_reg_7_LDC
                                                       rst_DRS_SAMP_FREQ[7]_AND_864_o1
    SLICE_X53Y107.SR     net (fanout=2)        0.209   rst_DRS_SAMP_FREQ[7]_AND_864_o
    SLICE_X53Y107.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_reg_7_LDC
                                                       drs_sampfreq_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.417ns (0.558ns logic, 2.859ns route)
                                                       (16.3% logic, 83.7% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X53Y107.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.712ns (data path)
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Data Path Delay:      1.712ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y91.DQ      Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X53Y107.A4     net (fanout=5)        1.004   rbcp_reg/regX94Data<7>
    SLICE_X53Y107.A      Tilo                  0.156   drs_sampfreq_reg_7_LDC
                                                       rst_DRS_SAMP_FREQ[7]_AND_863_o1
    SLICE_X53Y107.CLK    net (fanout=2)        0.354   rst_DRS_SAMP_FREQ[7]_AND_863_o
    -------------------------------------------------  ---------------------------
    Total                                      1.712ns (0.354ns logic, 1.358ns route)
                                                       (20.7% logic, 79.3% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X53Y107.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.360ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Data Path Delay:      3.360ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y81.AQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X53Y107.A3     net (fanout=924)      2.650   rst_sync
    SLICE_X53Y107.A      Tilo                  0.156   drs_sampfreq_reg_7_LDC
                                                       rst_DRS_SAMP_FREQ[7]_AND_863_o1
    SLICE_X53Y107.CLK    net (fanout=2)        0.354   rst_DRS_SAMP_FREQ[7]_AND_863_o
    -------------------------------------------------  ---------------------------
    Total                                      3.360ns (0.356ns logic, 3.004ns route)
                                                       (10.6% logic, 89.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_6_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_6_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.029ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X50Y105.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      5.029ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[6]_AND_865_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y81.AQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X51Y105.B4     net (fanout=924)      3.768   rst_sync
    SLICE_X51Y105.BMUX   Tilo                  0.313   rst_DRS_SAMP_FREQ[6]_AND_865_o
                                                       rst_DRS_SAMP_FREQ[6]_AND_866_o1
    SLICE_X50Y105.SR     net (fanout=2)        0.310   rst_DRS_SAMP_FREQ[6]_AND_866_o
    SLICE_X50Y105.CLK    Trck                  0.230   drs_sampfreq_reg_6_LDC
                                                       drs_sampfreq_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.029ns (0.951ns logic, 4.078ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.714ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[6]_AND_865_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y91.CQ      Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X51Y105.B5     net (fanout=5)        1.470   rbcp_reg/regX94Data<6>
    SLICE_X51Y105.BMUX   Tilo                  0.313   rst_DRS_SAMP_FREQ[6]_AND_865_o
                                                       rst_DRS_SAMP_FREQ[6]_AND_866_o1
    SLICE_X50Y105.SR     net (fanout=2)        0.310   rst_DRS_SAMP_FREQ[6]_AND_866_o
    SLICE_X50Y105.CLK    Trck                  0.230   drs_sampfreq_reg_6_LDC
                                                       drs_sampfreq_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.714ns (0.934ns logic, 1.780ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X50Y105.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.258ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.742ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y81.AQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X51Y105.B4     net (fanout=924)      3.768   rst_sync
    SLICE_X51Y105.B      Tilo                  0.259   rst_DRS_SAMP_FREQ[6]_AND_865_o
                                                       rst_DRS_SAMP_FREQ[6]_AND_865_o1
    SLICE_X50Y105.CLK    net (fanout=2)        0.307   rst_DRS_SAMP_FREQ[6]_AND_865_o
    -------------------------------------------------  ---------------------------
    Total                                      4.742ns (0.667ns logic, 4.075ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.573ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.427ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y91.CQ      Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X51Y105.B5     net (fanout=5)        1.470   rbcp_reg/regX94Data<6>
    SLICE_X51Y105.B      Tilo                  0.259   rst_DRS_SAMP_FREQ[6]_AND_865_o
                                                       rst_DRS_SAMP_FREQ[6]_AND_865_o1
    SLICE_X50Y105.CLK    net (fanout=2)        0.307   rst_DRS_SAMP_FREQ[6]_AND_865_o
    -------------------------------------------------  ---------------------------
    Total                                      2.427ns (0.650ns logic, 1.777ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_6_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_6_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X50Y105.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.526ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.526ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[6]_AND_865_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y91.CQ      Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X51Y105.B5     net (fanout=5)        0.851   rbcp_reg/regX94Data<6>
    SLICE_X51Y105.BMUX   Tilo                  0.203   rst_DRS_SAMP_FREQ[6]_AND_865_o
                                                       rst_DRS_SAMP_FREQ[6]_AND_866_o1
    SLICE_X50Y105.SR     net (fanout=2)        0.167   rst_DRS_SAMP_FREQ[6]_AND_866_o
    SLICE_X50Y105.CLK    Tremck      (-Th)    -0.107   drs_sampfreq_reg_6_LDC
                                                       drs_sampfreq_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.526ns (0.508ns logic, 1.018ns route)
                                                       (33.3% logic, 66.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.041ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.041ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[6]_AND_865_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y81.AQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X51Y105.B4     net (fanout=924)      2.364   rst_sync
    SLICE_X51Y105.BMUX   Tilo                  0.203   rst_DRS_SAMP_FREQ[6]_AND_865_o
                                                       rst_DRS_SAMP_FREQ[6]_AND_866_o1
    SLICE_X50Y105.SR     net (fanout=2)        0.167   rst_DRS_SAMP_FREQ[6]_AND_866_o
    SLICE_X50Y105.CLK    Tremck      (-Th)    -0.107   drs_sampfreq_reg_6_LDC
                                                       drs_sampfreq_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.041ns (0.510ns logic, 2.531ns route)
                                                       (16.8% logic, 83.2% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X50Y105.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.367ns (data path)
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Data Path Delay:      1.367ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y91.CQ      Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X51Y105.B5     net (fanout=5)        0.851   rbcp_reg/regX94Data<6>
    SLICE_X51Y105.B      Tilo                  0.156   rst_DRS_SAMP_FREQ[6]_AND_865_o
                                                       rst_DRS_SAMP_FREQ[6]_AND_865_o1
    SLICE_X50Y105.CLK    net (fanout=2)        0.162   rst_DRS_SAMP_FREQ[6]_AND_865_o
    -------------------------------------------------  ---------------------------
    Total                                      1.367ns (0.354ns logic, 1.013ns route)
                                                       (25.9% logic, 74.1% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X50Y105.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.882ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Data Path Delay:      2.882ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y81.AQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X51Y105.B4     net (fanout=924)      2.364   rst_sync
    SLICE_X51Y105.B      Tilo                  0.156   rst_DRS_SAMP_FREQ[6]_AND_865_o
                                                       rst_DRS_SAMP_FREQ[6]_AND_865_o1
    SLICE_X50Y105.CLK    net (fanout=2)        0.162   rst_DRS_SAMP_FREQ[6]_AND_865_o
    -------------------------------------------------  ---------------------------
    Total                                      2.882ns (0.356ns logic, 2.526ns route)
                                                       (12.4% logic, 87.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_5_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_5_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.083ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X45Y96.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.083ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[5]_AND_867_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y81.AQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X45Y96.D5      net (fanout=924)      2.612   rst_sync
    SLICE_X45Y96.DMUX    Tilo                  0.313   drs_sampfreq_reg_5_LDC
                                                       rst_DRS_SAMP_FREQ[5]_AND_868_o1
    SLICE_X45Y96.SR      net (fanout=2)        0.470   rst_DRS_SAMP_FREQ[5]_AND_868_o
    SLICE_X45Y96.CLK     Trck                  0.280   drs_sampfreq_reg_5_LDC
                                                       drs_sampfreq_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.083ns (1.001ns logic, 3.082ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.494ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[5]_AND_867_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y91.BQ      Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X45Y96.D3      net (fanout=5)        1.040   rbcp_reg/regX94Data<5>
    SLICE_X45Y96.DMUX    Tilo                  0.313   drs_sampfreq_reg_5_LDC
                                                       rst_DRS_SAMP_FREQ[5]_AND_868_o1
    SLICE_X45Y96.SR      net (fanout=2)        0.470   rst_DRS_SAMP_FREQ[5]_AND_868_o
    SLICE_X45Y96.CLK     Trck                  0.280   drs_sampfreq_reg_5_LDC
                                                       drs_sampfreq_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.494ns (0.984ns logic, 1.510ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X45Y96.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.252ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.748ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y81.AQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X45Y96.D5      net (fanout=924)      2.612   rst_sync
    SLICE_X45Y96.D       Tilo                  0.259   drs_sampfreq_reg_5_LDC
                                                       rst_DRS_SAMP_FREQ[5]_AND_867_o1
    SLICE_X45Y96.CLK     net (fanout=2)        0.469   rst_DRS_SAMP_FREQ[5]_AND_867_o
    -------------------------------------------------  ---------------------------
    Total                                      3.748ns (0.667ns logic, 3.081ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.841ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.159ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y91.BQ      Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X45Y96.D3      net (fanout=5)        1.040   rbcp_reg/regX94Data<5>
    SLICE_X45Y96.D       Tilo                  0.259   drs_sampfreq_reg_5_LDC
                                                       rst_DRS_SAMP_FREQ[5]_AND_867_o1
    SLICE_X45Y96.CLK     net (fanout=2)        0.469   rst_DRS_SAMP_FREQ[5]_AND_867_o
    -------------------------------------------------  ---------------------------
    Total                                      2.159ns (0.650ns logic, 1.509ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_5_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_5_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X45Y96.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.454ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.454ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[5]_AND_867_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y91.BQ      Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X45Y96.D3      net (fanout=5)        0.635   rbcp_reg/regX94Data<5>
    SLICE_X45Y96.DMUX    Tilo                  0.203   drs_sampfreq_reg_5_LDC
                                                       rst_DRS_SAMP_FREQ[5]_AND_868_o1
    SLICE_X45Y96.SR      net (fanout=2)        0.263   rst_DRS_SAMP_FREQ[5]_AND_868_o
    SLICE_X45Y96.CLK     Tremck      (-Th)    -0.155   drs_sampfreq_reg_5_LDC
                                                       drs_sampfreq_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.454ns (0.556ns logic, 0.898ns route)
                                                       (38.2% logic, 61.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.478ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.478ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[5]_AND_867_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y81.AQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X45Y96.D5      net (fanout=924)      1.657   rst_sync
    SLICE_X45Y96.DMUX    Tilo                  0.203   drs_sampfreq_reg_5_LDC
                                                       rst_DRS_SAMP_FREQ[5]_AND_868_o1
    SLICE_X45Y96.SR      net (fanout=2)        0.263   rst_DRS_SAMP_FREQ[5]_AND_868_o
    SLICE_X45Y96.CLK     Tremck      (-Th)    -0.155   drs_sampfreq_reg_5_LDC
                                                       drs_sampfreq_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.478ns (0.558ns logic, 1.920ns route)
                                                       (22.5% logic, 77.5% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X45Y96.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.275ns (data path)
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Data Path Delay:      1.275ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y91.BQ      Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X45Y96.D3      net (fanout=5)        0.635   rbcp_reg/regX94Data<5>
    SLICE_X45Y96.D       Tilo                  0.156   drs_sampfreq_reg_5_LDC
                                                       rst_DRS_SAMP_FREQ[5]_AND_867_o1
    SLICE_X45Y96.CLK     net (fanout=2)        0.286   rst_DRS_SAMP_FREQ[5]_AND_867_o
    -------------------------------------------------  ---------------------------
    Total                                      1.275ns (0.354ns logic, 0.921ns route)
                                                       (27.8% logic, 72.2% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X45Y96.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.299ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Data Path Delay:      2.299ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y81.AQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X45Y96.D5      net (fanout=924)      1.657   rst_sync
    SLICE_X45Y96.D       Tilo                  0.156   drs_sampfreq_reg_5_LDC
                                                       rst_DRS_SAMP_FREQ[5]_AND_867_o1
    SLICE_X45Y96.CLK     net (fanout=2)        0.286   rst_DRS_SAMP_FREQ[5]_AND_867_o
    -------------------------------------------------  ---------------------------
    Total                                      2.299ns (0.356ns logic, 1.943ns route)
                                                       (15.5% logic, 84.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_4_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_4_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.495ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X45Y92.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    11.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.495ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[4]_AND_869_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y81.AQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X44Y92.A4      net (fanout=924)      2.044   rst_sync
    SLICE_X44Y92.AMUX    Tilo                  0.261   rst_DRS_SAMP_FREQ[4]_AND_869_o
                                                       rst_DRS_SAMP_FREQ[4]_AND_870_o1
    SLICE_X45Y92.SR      net (fanout=2)        0.502   rst_DRS_SAMP_FREQ[4]_AND_870_o
    SLICE_X45Y92.CLK     Trck                  0.280   drs_sampfreq_reg_4_LDC
                                                       drs_sampfreq_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.495ns (0.949ns logic, 2.546ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.626ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[4]_AND_869_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y91.AQ      Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X44Y92.A2      net (fanout=5)        1.192   rbcp_reg/regX94Data<4>
    SLICE_X44Y92.AMUX    Tilo                  0.261   rst_DRS_SAMP_FREQ[4]_AND_869_o
                                                       rst_DRS_SAMP_FREQ[4]_AND_870_o1
    SLICE_X45Y92.SR      net (fanout=2)        0.502   rst_DRS_SAMP_FREQ[4]_AND_870_o
    SLICE_X45Y92.CLK     Trck                  0.280   drs_sampfreq_reg_4_LDC
                                                       drs_sampfreq_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.626ns (0.932ns logic, 1.694ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X45Y92.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.529ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.471ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y81.AQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X44Y92.A4      net (fanout=924)      2.044   rst_sync
    SLICE_X44Y92.A       Tilo                  0.203   rst_DRS_SAMP_FREQ[4]_AND_869_o
                                                       rst_DRS_SAMP_FREQ[4]_AND_869_o1
    SLICE_X45Y92.CLK     net (fanout=2)        0.816   rst_DRS_SAMP_FREQ[4]_AND_869_o
    -------------------------------------------------  ---------------------------
    Total                                      3.471ns (0.611ns logic, 2.860ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.398ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.602ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y91.AQ      Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X44Y92.A2      net (fanout=5)        1.192   rbcp_reg/regX94Data<4>
    SLICE_X44Y92.A       Tilo                  0.203   rst_DRS_SAMP_FREQ[4]_AND_869_o
                                                       rst_DRS_SAMP_FREQ[4]_AND_869_o1
    SLICE_X45Y92.CLK     net (fanout=2)        0.816   rst_DRS_SAMP_FREQ[4]_AND_869_o
    -------------------------------------------------  ---------------------------
    Total                                      2.602ns (0.594ns logic, 2.008ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_4_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_4_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X45Y92.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.533ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.533ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[4]_AND_869_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y91.AQ      Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X44Y92.A2      net (fanout=5)        0.688   rbcp_reg/regX94Data<4>
    SLICE_X44Y92.AMUX    Tilo                  0.191   rst_DRS_SAMP_FREQ[4]_AND_869_o
                                                       rst_DRS_SAMP_FREQ[4]_AND_870_o1
    SLICE_X45Y92.SR      net (fanout=2)        0.301   rst_DRS_SAMP_FREQ[4]_AND_870_o
    SLICE_X45Y92.CLK     Tremck      (-Th)    -0.155   drs_sampfreq_reg_4_LDC
                                                       drs_sampfreq_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.533ns (0.544ns logic, 0.989ns route)
                                                       (35.5% logic, 64.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.148ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.148ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[4]_AND_869_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y81.AQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X44Y92.A4      net (fanout=924)      1.301   rst_sync
    SLICE_X44Y92.AMUX    Tilo                  0.191   rst_DRS_SAMP_FREQ[4]_AND_869_o
                                                       rst_DRS_SAMP_FREQ[4]_AND_870_o1
    SLICE_X45Y92.SR      net (fanout=2)        0.301   rst_DRS_SAMP_FREQ[4]_AND_870_o
    SLICE_X45Y92.CLK     Tremck      (-Th)    -0.155   drs_sampfreq_reg_4_LDC
                                                       drs_sampfreq_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.148ns (0.546ns logic, 1.602ns route)
                                                       (25.4% logic, 74.6% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X45Y92.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.464ns (data path)
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Data Path Delay:      1.464ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y91.AQ      Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X44Y92.A2      net (fanout=5)        0.688   rbcp_reg/regX94Data<4>
    SLICE_X44Y92.A       Tilo                  0.156   rst_DRS_SAMP_FREQ[4]_AND_869_o
                                                       rst_DRS_SAMP_FREQ[4]_AND_869_o1
    SLICE_X45Y92.CLK     net (fanout=2)        0.422   rst_DRS_SAMP_FREQ[4]_AND_869_o
    -------------------------------------------------  ---------------------------
    Total                                      1.464ns (0.354ns logic, 1.110ns route)
                                                       (24.2% logic, 75.8% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X45Y92.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.079ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Data Path Delay:      2.079ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y81.AQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X44Y92.A4      net (fanout=924)      1.301   rst_sync
    SLICE_X44Y92.A       Tilo                  0.156   rst_DRS_SAMP_FREQ[4]_AND_869_o
                                                       rst_DRS_SAMP_FREQ[4]_AND_869_o1
    SLICE_X45Y92.CLK     net (fanout=2)        0.422   rst_DRS_SAMP_FREQ[4]_AND_869_o
    -------------------------------------------------  ---------------------------
    Total                                      2.079ns (0.356ns logic, 1.723ns route)
                                                       (17.1% logic, 82.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_3_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_3_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.920ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X46Y104.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.920ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[3]_AND_871_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y81.AQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X48Y104.A4     net (fanout=924)      3.500   rst_sync
    SLICE_X48Y104.AMUX   Tilo                  0.261   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_872_o1
    SLICE_X46Y104.SR     net (fanout=2)        0.521   rst_DRS_SAMP_FREQ[3]_AND_872_o
    SLICE_X46Y104.CLK    Trck                  0.230   drs_sampfreq_reg_3_LDC
                                                       drs_sampfreq_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.920ns (0.899ns logic, 4.021ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.322ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[3]_AND_871_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y100.DQ     Tcko                  0.447   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X48Y104.A3     net (fanout=5)        0.863   rbcp_reg/regX94Data<3>
    SLICE_X48Y104.AMUX   Tilo                  0.261   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_872_o1
    SLICE_X46Y104.SR     net (fanout=2)        0.521   rst_DRS_SAMP_FREQ[3]_AND_872_o
    SLICE_X46Y104.CLK    Trck                  0.230   drs_sampfreq_reg_3_LDC
                                                       drs_sampfreq_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.322ns (0.938ns logic, 1.384ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X46Y104.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.396ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.604ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y81.AQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X48Y104.A4     net (fanout=924)      3.500   rst_sync
    SLICE_X48Y104.A      Tilo                  0.203   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_871_o1
    SLICE_X46Y104.CLK    net (fanout=2)        0.493   rst_DRS_SAMP_FREQ[3]_AND_871_o
    -------------------------------------------------  ---------------------------
    Total                                      4.604ns (0.611ns logic, 3.993ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.994ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.006ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y100.DQ     Tcko                  0.447   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X48Y104.A3     net (fanout=5)        0.863   rbcp_reg/regX94Data<3>
    SLICE_X48Y104.A      Tilo                  0.203   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_871_o1
    SLICE_X46Y104.CLK    net (fanout=2)        0.493   rst_DRS_SAMP_FREQ[3]_AND_871_o
    -------------------------------------------------  ---------------------------
    Total                                      2.006ns (0.650ns logic, 1.356ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_3_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_3_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X46Y104.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.313ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.313ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[3]_AND_871_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y100.DQ     Tcko                  0.234   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X48Y104.A3     net (fanout=5)        0.502   rbcp_reg/regX94Data<3>
    SLICE_X48Y104.AMUX   Tilo                  0.191   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_872_o1
    SLICE_X46Y104.SR     net (fanout=2)        0.279   rst_DRS_SAMP_FREQ[3]_AND_872_o
    SLICE_X46Y104.CLK    Tremck      (-Th)    -0.107   drs_sampfreq_reg_3_LDC
                                                       drs_sampfreq_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.313ns (0.532ns logic, 0.781ns route)
                                                       (40.5% logic, 59.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.002ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[3]_AND_871_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y81.AQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X48Y104.A4     net (fanout=924)      2.225   rst_sync
    SLICE_X48Y104.AMUX   Tilo                  0.191   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_872_o1
    SLICE_X46Y104.SR     net (fanout=2)        0.279   rst_DRS_SAMP_FREQ[3]_AND_872_o
    SLICE_X46Y104.CLK    Tremck      (-Th)    -0.107   drs_sampfreq_reg_3_LDC
                                                       drs_sampfreq_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.002ns (0.498ns logic, 2.504ns route)
                                                       (16.6% logic, 83.4% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X46Y104.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.161ns (data path)
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Data Path Delay:      1.161ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y100.DQ     Tcko                  0.234   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X48Y104.A3     net (fanout=5)        0.502   rbcp_reg/regX94Data<3>
    SLICE_X48Y104.A      Tilo                  0.156   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_871_o1
    SLICE_X46Y104.CLK    net (fanout=2)        0.269   rst_DRS_SAMP_FREQ[3]_AND_871_o
    -------------------------------------------------  ---------------------------
    Total                                      1.161ns (0.390ns logic, 0.771ns route)
                                                       (33.6% logic, 66.4% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X46Y104.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.850ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Data Path Delay:      2.850ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y81.AQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X48Y104.A4     net (fanout=924)      2.225   rst_sync
    SLICE_X48Y104.A      Tilo                  0.156   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_871_o1
    SLICE_X46Y104.CLK    net (fanout=2)        0.269   rst_DRS_SAMP_FREQ[3]_AND_871_o
    -------------------------------------------------  ---------------------------
    Total                                      2.850ns (0.356ns logic, 2.494ns route)
                                                       (12.5% logic, 87.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_2_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_2_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.058ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X46Y105.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      5.058ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[2]_AND_873_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y81.AQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X49Y105.D4     net (fanout=924)      3.793   rst_sync
    SLICE_X49Y105.DMUX   Tilo                  0.313   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_874_o1
    SLICE_X46Y105.SR     net (fanout=2)        0.314   rst_DRS_SAMP_FREQ[2]_AND_874_o
    SLICE_X46Y105.CLK    Trck                  0.230   drs_sampfreq_reg_2_LDC
                                                       drs_sampfreq_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.058ns (0.951ns logic, 4.107ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    13.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      1.928ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[2]_AND_873_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y100.CQ     Tcko                  0.447   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X49Y105.D5     net (fanout=5)        0.624   rbcp_reg/regX94Data<2>
    SLICE_X49Y105.DMUX   Tilo                  0.313   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_874_o1
    SLICE_X46Y105.SR     net (fanout=2)        0.314   rst_DRS_SAMP_FREQ[2]_AND_874_o
    SLICE_X46Y105.CLK    Trck                  0.230   drs_sampfreq_reg_2_LDC
                                                       drs_sampfreq_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.928ns (0.990ns logic, 0.938ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X46Y105.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.048ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.952ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y81.AQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X49Y105.D4     net (fanout=924)      3.793   rst_sync
    SLICE_X49Y105.D      Tilo                  0.259   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_873_o1
    SLICE_X46Y105.CLK    net (fanout=2)        0.492   rst_DRS_SAMP_FREQ[2]_AND_873_o
    -------------------------------------------------  ---------------------------
    Total                                      4.952ns (0.667ns logic, 4.285ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.178ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      1.822ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y100.CQ     Tcko                  0.447   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X49Y105.D5     net (fanout=5)        0.624   rbcp_reg/regX94Data<2>
    SLICE_X49Y105.D      Tilo                  0.259   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_873_o1
    SLICE_X46Y105.CLK    net (fanout=2)        0.492   rst_DRS_SAMP_FREQ[2]_AND_873_o
    -------------------------------------------------  ---------------------------
    Total                                      1.822ns (0.706ns logic, 1.116ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_2_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_2_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X46Y105.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.977ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.977ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[2]_AND_873_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y100.CQ     Tcko                  0.234   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X49Y105.D5     net (fanout=5)        0.304   rbcp_reg/regX94Data<2>
    SLICE_X49Y105.DMUX   Tilo                  0.203   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_874_o1
    SLICE_X46Y105.SR     net (fanout=2)        0.129   rst_DRS_SAMP_FREQ[2]_AND_874_o
    SLICE_X46Y105.CLK    Tremck      (-Th)    -0.107   drs_sampfreq_reg_2_LDC
                                                       drs_sampfreq_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.977ns (0.544ns logic, 0.433ns route)
                                                       (55.7% logic, 44.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.094ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.094ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[2]_AND_873_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y81.AQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X49Y105.D4     net (fanout=924)      2.455   rst_sync
    SLICE_X49Y105.DMUX   Tilo                  0.203   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_874_o1
    SLICE_X46Y105.SR     net (fanout=2)        0.129   rst_DRS_SAMP_FREQ[2]_AND_874_o
    SLICE_X46Y105.CLK    Tremck      (-Th)    -0.107   drs_sampfreq_reg_2_LDC
                                                       drs_sampfreq_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.094ns (0.510ns logic, 2.584ns route)
                                                       (16.5% logic, 83.5% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X46Y105.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.962ns (data path)
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Data Path Delay:      0.962ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y100.CQ     Tcko                  0.234   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X49Y105.D5     net (fanout=5)        0.304   rbcp_reg/regX94Data<2>
    SLICE_X49Y105.D      Tilo                  0.156   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_873_o1
    SLICE_X46Y105.CLK    net (fanout=2)        0.268   rst_DRS_SAMP_FREQ[2]_AND_873_o
    -------------------------------------------------  ---------------------------
    Total                                      0.962ns (0.390ns logic, 0.572ns route)
                                                       (40.5% logic, 59.5% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X46Y105.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.079ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Data Path Delay:      3.079ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y81.AQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X49Y105.D4     net (fanout=924)      2.455   rst_sync
    SLICE_X49Y105.D      Tilo                  0.156   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_873_o1
    SLICE_X46Y105.CLK    net (fanout=2)        0.268   rst_DRS_SAMP_FREQ[2]_AND_873_o
    -------------------------------------------------  ---------------------------
    Total                                      3.079ns (0.356ns logic, 2.723ns route)
                                                       (11.6% logic, 88.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_1_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_1_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.361ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X46Y99.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.639ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.361ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y81.AQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X47Y99.A3      net (fanout=924)      2.877   rst_sync
    SLICE_X47Y99.A       Tilo                  0.259   rst_DRS_SAMP_FREQ[1]_AND_875_o
                                                       rst_DRS_SAMP_FREQ[1]_AND_875_o1
    SLICE_X46Y99.CLK     net (fanout=2)        0.817   rst_DRS_SAMP_FREQ[1]_AND_875_o
    -------------------------------------------------  ---------------------------
    Total                                      4.361ns (0.667ns logic, 3.694ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.070ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      1.930ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y100.BQ     Tcko                  0.447   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X47Y99.A5      net (fanout=5)        0.407   rbcp_reg/regX94Data<1>
    SLICE_X47Y99.A       Tilo                  0.259   rst_DRS_SAMP_FREQ[1]_AND_875_o
                                                       rst_DRS_SAMP_FREQ[1]_AND_875_o1
    SLICE_X46Y99.CLK     net (fanout=2)        0.817   rst_DRS_SAMP_FREQ[1]_AND_875_o
    -------------------------------------------------  ---------------------------
    Total                                      1.930ns (0.706ns logic, 1.224ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X46Y99.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.305ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[1]_AND_875_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y81.AQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X47Y99.A3      net (fanout=924)      2.877   rst_sync
    SLICE_X47Y99.AMUX    Tilo                  0.313   rst_DRS_SAMP_FREQ[1]_AND_875_o
                                                       rst_DRS_SAMP_FREQ[1]_AND_876_o1
    SLICE_X46Y99.SR      net (fanout=2)        0.477   rst_DRS_SAMP_FREQ[1]_AND_876_o
    SLICE_X46Y99.CLK     Trck                  0.230   drs_sampfreq_reg_1_LDC
                                                       drs_sampfreq_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.305ns (0.951ns logic, 3.354ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    13.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      1.874ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[1]_AND_875_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y100.BQ     Tcko                  0.447   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X47Y99.A5      net (fanout=5)        0.407   rbcp_reg/regX94Data<1>
    SLICE_X47Y99.AMUX    Tilo                  0.313   rst_DRS_SAMP_FREQ[1]_AND_875_o
                                                       rst_DRS_SAMP_FREQ[1]_AND_876_o1
    SLICE_X46Y99.SR      net (fanout=2)        0.477   rst_DRS_SAMP_FREQ[1]_AND_876_o
    SLICE_X46Y99.CLK     Trck                  0.230   drs_sampfreq_reg_1_LDC
                                                       drs_sampfreq_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.874ns (0.990ns logic, 0.884ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_1_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_1_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X46Y99.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.055ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.055ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[1]_AND_875_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y100.BQ     Tcko                  0.234   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X47Y99.A5      net (fanout=5)        0.215   rbcp_reg/regX94Data<1>
    SLICE_X47Y99.AMUX    Tilo                  0.203   rst_DRS_SAMP_FREQ[1]_AND_875_o
                                                       rst_DRS_SAMP_FREQ[1]_AND_876_o1
    SLICE_X46Y99.SR      net (fanout=2)        0.296   rst_DRS_SAMP_FREQ[1]_AND_876_o
    SLICE_X46Y99.CLK     Tremck      (-Th)    -0.107   drs_sampfreq_reg_1_LDC
                                                       drs_sampfreq_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.055ns (0.544ns logic, 0.511ns route)
                                                       (51.6% logic, 48.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.669ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.669ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[1]_AND_875_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y81.AQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X47Y99.A3      net (fanout=924)      1.863   rst_sync
    SLICE_X47Y99.AMUX    Tilo                  0.203   rst_DRS_SAMP_FREQ[1]_AND_875_o
                                                       rst_DRS_SAMP_FREQ[1]_AND_876_o1
    SLICE_X46Y99.SR      net (fanout=2)        0.296   rst_DRS_SAMP_FREQ[1]_AND_876_o
    SLICE_X46Y99.CLK     Tremck      (-Th)    -0.107   drs_sampfreq_reg_1_LDC
                                                       drs_sampfreq_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.669ns (0.510ns logic, 2.159ns route)
                                                       (19.1% logic, 80.9% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X46Y99.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.028ns (data path)
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Data Path Delay:      1.028ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y100.BQ     Tcko                  0.234   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X47Y99.A5      net (fanout=5)        0.215   rbcp_reg/regX94Data<1>
    SLICE_X47Y99.A       Tilo                  0.156   rst_DRS_SAMP_FREQ[1]_AND_875_o
                                                       rst_DRS_SAMP_FREQ[1]_AND_875_o1
    SLICE_X46Y99.CLK     net (fanout=2)        0.423   rst_DRS_SAMP_FREQ[1]_AND_875_o
    -------------------------------------------------  ---------------------------
    Total                                      1.028ns (0.390ns logic, 0.638ns route)
                                                       (37.9% logic, 62.1% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X46Y99.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.642ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Data Path Delay:      2.642ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y81.AQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X47Y99.A3      net (fanout=924)      1.863   rst_sync
    SLICE_X47Y99.A       Tilo                  0.156   rst_DRS_SAMP_FREQ[1]_AND_875_o
                                                       rst_DRS_SAMP_FREQ[1]_AND_875_o1
    SLICE_X46Y99.CLK     net (fanout=2)        0.423   rst_DRS_SAMP_FREQ[1]_AND_875_o
    -------------------------------------------------  ---------------------------
    Total                                      2.642ns (0.356ns logic, 2.286ns route)
                                                       (13.5% logic, 86.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_0_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_0_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.947ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X48Y103.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.947ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[0]_AND_877_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y81.AQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X49Y103.A3     net (fanout=924)      3.448   rst_sync
    SLICE_X49Y103.AMUX   Tilo                  0.313   drs_sampfreq_reg_0_P_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_878_o1
    SLICE_X48Y103.SR     net (fanout=2)        0.563   rst_DRS_SAMP_FREQ[0]_AND_878_o
    SLICE_X48Y103.CLK    Trck                  0.215   drs_sampfreq_reg_0_LDC
                                                       drs_sampfreq_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.947ns (0.936ns logic, 4.011ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.354ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[0]_AND_877_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y100.AQ     Tcko                  0.447   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X49Y103.A2     net (fanout=5)        0.816   rbcp_reg/regX94Data<0>
    SLICE_X49Y103.AMUX   Tilo                  0.313   drs_sampfreq_reg_0_P_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_878_o1
    SLICE_X48Y103.SR     net (fanout=2)        0.563   rst_DRS_SAMP_FREQ[0]_AND_878_o
    SLICE_X48Y103.CLK    Trck                  0.215   drs_sampfreq_reg_0_LDC
                                                       drs_sampfreq_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.354ns (0.975ns logic, 1.379ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X48Y103.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.134ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.866ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y81.AQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X49Y103.A3     net (fanout=924)      3.448   rst_sync
    SLICE_X49Y103.A      Tilo                  0.259   drs_sampfreq_reg_0_P_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_877_o1
    SLICE_X48Y103.CLK    net (fanout=2)        0.751   rst_DRS_SAMP_FREQ[0]_AND_877_o
    -------------------------------------------------  ---------------------------
    Total                                      4.866ns (0.667ns logic, 4.199ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.727ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.273ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y100.AQ     Tcko                  0.447   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X49Y103.A2     net (fanout=5)        0.816   rbcp_reg/regX94Data<0>
    SLICE_X49Y103.A      Tilo                  0.259   drs_sampfreq_reg_0_P_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_877_o1
    SLICE_X48Y103.CLK    net (fanout=2)        0.751   rst_DRS_SAMP_FREQ[0]_AND_877_o
    -------------------------------------------------  ---------------------------
    Total                                      2.273ns (0.706ns logic, 1.567ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_0_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_0_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X48Y103.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.232ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[0]_AND_877_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y100.AQ     Tcko                  0.234   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X49Y103.A2     net (fanout=5)        0.500   rbcp_reg/regX94Data<0>
    SLICE_X49Y103.AMUX   Tilo                  0.203   drs_sampfreq_reg_0_P_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_878_o1
    SLICE_X48Y103.SR     net (fanout=2)        0.210   rst_DRS_SAMP_FREQ[0]_AND_878_o
    SLICE_X48Y103.CLK    Tremck      (-Th)    -0.085   drs_sampfreq_reg_0_LDC
                                                       drs_sampfreq_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.522ns logic, 0.710ns route)
                                                       (42.4% logic, 57.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.916ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.916ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[0]_AND_877_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y81.AQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X49Y103.A3     net (fanout=924)      2.218   rst_sync
    SLICE_X49Y103.AMUX   Tilo                  0.203   drs_sampfreq_reg_0_P_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_878_o1
    SLICE_X48Y103.SR     net (fanout=2)        0.210   rst_DRS_SAMP_FREQ[0]_AND_878_o
    SLICE_X48Y103.CLK    Tremck      (-Th)    -0.085   drs_sampfreq_reg_0_LDC
                                                       drs_sampfreq_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.916ns (0.488ns logic, 2.428ns route)
                                                       (16.7% logic, 83.3% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X48Y103.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.314ns (data path)
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Data Path Delay:      1.314ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y100.AQ     Tcko                  0.234   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X49Y103.A2     net (fanout=5)        0.500   rbcp_reg/regX94Data<0>
    SLICE_X49Y103.A      Tilo                  0.156   drs_sampfreq_reg_0_P_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_877_o1
    SLICE_X48Y103.CLK    net (fanout=2)        0.424   rst_DRS_SAMP_FREQ[0]_AND_877_o
    -------------------------------------------------  ---------------------------
    Total                                      1.314ns (0.390ns logic, 0.924ns route)
                                                       (29.7% logic, 70.3% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X48Y103.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.998ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Data Path Delay:      2.998ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y81.AQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X49Y103.A3     net (fanout=924)      2.218   rst_sync
    SLICE_X49Y103.A      Tilo                  0.156   drs_sampfreq_reg_0_P_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_877_o1
    SLICE_X48Y103.CLK    net (fanout=2)        0.424   rst_DRS_SAMP_FREQ[0]_AND_877_o
    -------------------------------------------------  ---------------------------
    Total                                      2.998ns (0.356ns logic, 2.642ns route)
                                                       (11.9% logic, 88.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_7_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_7_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.662ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X53Y98.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    95.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      4.662ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[7]_AND_879_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y73.AQ      Tcko                  0.408   rst_refclk
                                                       rst_refclk
    SLICE_X53Y98.A4      net (fanout=12)       3.179   rst_refclk
    SLICE_X53Y98.AMUX    Tilo                  0.313   drs_sampfreq_TenMreg_7_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_880_o1
    SLICE_X53Y98.SR      net (fanout=2)        0.482   rst_refclk_DRS_SAMP_FREQ[7]_AND_880_o
    SLICE_X53Y98.CLK     Trck                  0.280   drs_sampfreq_TenMreg_7_LDC
                                                       drs_sampfreq_TenMreg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.662ns (1.001ns logic, 3.661ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.431ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[7]_AND_879_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y91.DQ      Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X53Y98.A3      net (fanout=5)        0.965   rbcp_reg/regX94Data<7>
    SLICE_X53Y98.AMUX    Tilo                  0.313   drs_sampfreq_TenMreg_7_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_880_o1
    SLICE_X53Y98.SR      net (fanout=2)        0.482   rst_refclk_DRS_SAMP_FREQ[7]_AND_880_o
    SLICE_X53Y98.CLK     Trck                  0.280   drs_sampfreq_TenMreg_7_LDC
                                                       drs_sampfreq_TenMreg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.431ns (0.984ns logic, 1.447ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X53Y98.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  95.470ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      4.530ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y73.AQ      Tcko                  0.408   rst_refclk
                                                       rst_refclk
    SLICE_X53Y98.A4      net (fanout=12)       3.179   rst_refclk
    SLICE_X53Y98.A       Tilo                  0.259   drs_sampfreq_TenMreg_7_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_879_o1
    SLICE_X53Y98.CLK     net (fanout=2)        0.684   rst_refclk_DRS_SAMP_FREQ[7]_AND_879_o
    -------------------------------------------------  ---------------------------
    Total                                      4.530ns (0.667ns logic, 3.863ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  97.701ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.299ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y91.DQ      Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X53Y98.A3      net (fanout=5)        0.965   rbcp_reg/regX94Data<7>
    SLICE_X53Y98.A       Tilo                  0.259   drs_sampfreq_TenMreg_7_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_879_o1
    SLICE_X53Y98.CLK     net (fanout=2)        0.684   rst_refclk_DRS_SAMP_FREQ[7]_AND_879_o
    -------------------------------------------------  ---------------------------
    Total                                      2.299ns (0.650ns logic, 1.649ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_7_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_7_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X53Y98.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.438ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[7]_AND_879_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y91.DQ      Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X53Y98.A3      net (fanout=5)        0.581   rbcp_reg/regX94Data<7>
    SLICE_X53Y98.AMUX    Tilo                  0.203   drs_sampfreq_TenMreg_7_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_880_o1
    SLICE_X53Y98.SR      net (fanout=2)        0.301   rst_refclk_DRS_SAMP_FREQ[7]_AND_880_o
    SLICE_X53Y98.CLK     Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_7_LDC
                                                       drs_sampfreq_TenMreg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.438ns (0.556ns logic, 0.882ns route)
                                                       (38.7% logic, 61.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.770ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.770ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[7]_AND_879_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y73.AQ      Tcko                  0.200   rst_refclk
                                                       rst_refclk
    SLICE_X53Y98.A4      net (fanout=12)       1.911   rst_refclk
    SLICE_X53Y98.AMUX    Tilo                  0.203   drs_sampfreq_TenMreg_7_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_880_o1
    SLICE_X53Y98.SR      net (fanout=2)        0.301   rst_refclk_DRS_SAMP_FREQ[7]_AND_880_o
    SLICE_X53Y98.CLK     Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_7_LDC
                                                       drs_sampfreq_TenMreg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (0.558ns logic, 2.212ns route)
                                                       (20.1% logic, 79.9% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X53Y98.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.292ns (data path)
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Data Path Delay:      1.292ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y91.DQ      Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X53Y98.A3      net (fanout=5)        0.581   rbcp_reg/regX94Data<7>
    SLICE_X53Y98.A       Tilo                  0.156   drs_sampfreq_TenMreg_7_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_879_o1
    SLICE_X53Y98.CLK     net (fanout=2)        0.357   rst_refclk_DRS_SAMP_FREQ[7]_AND_879_o
    -------------------------------------------------  ---------------------------
    Total                                      1.292ns (0.354ns logic, 0.938ns route)
                                                       (27.4% logic, 72.6% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X53Y98.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.624ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Data Path Delay:      2.624ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y73.AQ      Tcko                  0.200   rst_refclk
                                                       rst_refclk
    SLICE_X53Y98.A4      net (fanout=12)       1.911   rst_refclk
    SLICE_X53Y98.A       Tilo                  0.156   drs_sampfreq_TenMreg_7_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_879_o1
    SLICE_X53Y98.CLK     net (fanout=2)        0.357   rst_refclk_DRS_SAMP_FREQ[7]_AND_879_o
    -------------------------------------------------  ---------------------------
    Total                                      2.624ns (0.356ns logic, 2.268ns route)
                                                       (13.6% logic, 86.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_6_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_6_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.283ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X50Y97.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  95.717ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      4.283ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y73.AQ      Tcko                  0.408   rst_refclk
                                                       rst_refclk
    SLICE_X50Y97.A5      net (fanout=12)       2.850   rst_refclk
    SLICE_X50Y97.A       Tilo                  0.205   drs_sampfreq_TenMreg_6_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_881_o1
    SLICE_X50Y97.CLK     net (fanout=2)        0.820   rst_refclk_DRS_SAMP_FREQ[6]_AND_881_o
    -------------------------------------------------  ---------------------------
    Total                                      4.283ns (0.613ns logic, 3.670ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  97.477ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.523ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y91.CQ      Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X50Y97.A1      net (fanout=5)        1.107   rbcp_reg/regX94Data<6>
    SLICE_X50Y97.A       Tilo                  0.205   drs_sampfreq_TenMreg_6_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_881_o1
    SLICE_X50Y97.CLK     net (fanout=2)        0.820   rst_refclk_DRS_SAMP_FREQ[6]_AND_881_o
    -------------------------------------------------  ---------------------------
    Total                                      2.523ns (0.596ns logic, 1.927ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X50Y97.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    95.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      4.241ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[6]_AND_881_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y73.AQ      Tcko                  0.408   rst_refclk
                                                       rst_refclk
    SLICE_X50Y97.A5      net (fanout=12)       2.850   rst_refclk
    SLICE_X50Y97.AMUX    Tilo                  0.251   drs_sampfreq_TenMreg_6_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_882_o1
    SLICE_X50Y97.SR      net (fanout=2)        0.502   rst_refclk_DRS_SAMP_FREQ[6]_AND_882_o
    SLICE_X50Y97.CLK     Trck                  0.230   drs_sampfreq_TenMreg_6_LDC
                                                       drs_sampfreq_TenMreg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.241ns (0.889ns logic, 3.352ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.481ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[6]_AND_881_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y91.CQ      Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X50Y97.A1      net (fanout=5)        1.107   rbcp_reg/regX94Data<6>
    SLICE_X50Y97.AMUX    Tilo                  0.251   drs_sampfreq_TenMreg_6_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_882_o1
    SLICE_X50Y97.SR      net (fanout=2)        0.502   rst_refclk_DRS_SAMP_FREQ[6]_AND_882_o
    SLICE_X50Y97.CLK     Trck                  0.230   drs_sampfreq_TenMreg_6_LDC
                                                       drs_sampfreq_TenMreg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.481ns (0.872ns logic, 1.609ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_6_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_6_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X50Y97.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.447ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.447ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[6]_AND_881_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y91.CQ      Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X50Y97.A1      net (fanout=5)        0.658   rbcp_reg/regX94Data<6>
    SLICE_X50Y97.AMUX    Tilo                  0.183   drs_sampfreq_TenMreg_6_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_882_o1
    SLICE_X50Y97.SR      net (fanout=2)        0.301   rst_refclk_DRS_SAMP_FREQ[6]_AND_882_o
    SLICE_X50Y97.CLK     Tremck      (-Th)    -0.107   drs_sampfreq_TenMreg_6_LDC
                                                       drs_sampfreq_TenMreg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.447ns (0.488ns logic, 0.959ns route)
                                                       (33.7% logic, 66.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.494ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.494ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[6]_AND_881_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y73.AQ      Tcko                  0.200   rst_refclk
                                                       rst_refclk
    SLICE_X50Y97.A5      net (fanout=12)       1.703   rst_refclk
    SLICE_X50Y97.AMUX    Tilo                  0.183   drs_sampfreq_TenMreg_6_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_882_o1
    SLICE_X50Y97.SR      net (fanout=2)        0.301   rst_refclk_DRS_SAMP_FREQ[6]_AND_882_o
    SLICE_X50Y97.CLK     Tremck      (-Th)    -0.107   drs_sampfreq_TenMreg_6_LDC
                                                       drs_sampfreq_TenMreg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.494ns (0.490ns logic, 2.004ns route)
                                                       (19.6% logic, 80.4% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X50Y97.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.424ns (data path)
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Data Path Delay:      1.424ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y91.CQ      Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X50Y97.A1      net (fanout=5)        0.658   rbcp_reg/regX94Data<6>
    SLICE_X50Y97.A       Tilo                  0.142   drs_sampfreq_TenMreg_6_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_881_o1
    SLICE_X50Y97.CLK     net (fanout=2)        0.426   rst_refclk_DRS_SAMP_FREQ[6]_AND_881_o
    -------------------------------------------------  ---------------------------
    Total                                      1.424ns (0.340ns logic, 1.084ns route)
                                                       (23.9% logic, 76.1% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X50Y97.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.471ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Data Path Delay:      2.471ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y73.AQ      Tcko                  0.200   rst_refclk
                                                       rst_refclk
    SLICE_X50Y97.A5      net (fanout=12)       1.703   rst_refclk
    SLICE_X50Y97.A       Tilo                  0.142   drs_sampfreq_TenMreg_6_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_881_o1
    SLICE_X50Y97.CLK     net (fanout=2)        0.426   rst_refclk_DRS_SAMP_FREQ[6]_AND_881_o
    -------------------------------------------------  ---------------------------
    Total                                      2.471ns (0.342ns logic, 2.129ns route)
                                                       (13.8% logic, 86.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_3_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_3_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.846ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X53Y100.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    95.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      4.846ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[3]_AND_887_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y73.AQ      Tcko                  0.408   rst_refclk
                                                       rst_refclk
    SLICE_X53Y100.A4     net (fanout=12)       3.376   rst_refclk
    SLICE_X53Y100.AMUX   Tilo                  0.313   drs_sampfreq_TenMreg_3_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_888_o1
    SLICE_X53Y100.SR     net (fanout=2)        0.469   rst_refclk_DRS_SAMP_FREQ[3]_AND_888_o
    SLICE_X53Y100.CLK    Trck                  0.280   drs_sampfreq_TenMreg_3_LDC
                                                       drs_sampfreq_TenMreg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.846ns (1.001ns logic, 3.845ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.186ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[3]_AND_887_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y100.DQ     Tcko                  0.447   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X53Y100.A3     net (fanout=5)        0.677   rbcp_reg/regX94Data<3>
    SLICE_X53Y100.AMUX   Tilo                  0.313   drs_sampfreq_TenMreg_3_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_888_o1
    SLICE_X53Y100.SR     net (fanout=2)        0.469   rst_refclk_DRS_SAMP_FREQ[3]_AND_888_o
    SLICE_X53Y100.CLK    Trck                  0.280   drs_sampfreq_TenMreg_3_LDC
                                                       drs_sampfreq_TenMreg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.186ns (1.040ns logic, 1.146ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X53Y100.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  95.277ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      4.723ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y73.AQ      Tcko                  0.408   rst_refclk
                                                       rst_refclk
    SLICE_X53Y100.A4     net (fanout=12)       3.376   rst_refclk
    SLICE_X53Y100.A      Tilo                  0.259   drs_sampfreq_TenMreg_3_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_887_o1
    SLICE_X53Y100.CLK    net (fanout=2)        0.680   rst_refclk_DRS_SAMP_FREQ[3]_AND_887_o
    -------------------------------------------------  ---------------------------
    Total                                      4.723ns (0.667ns logic, 4.056ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  97.937ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.063ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y100.DQ     Tcko                  0.447   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X53Y100.A3     net (fanout=5)        0.677   rbcp_reg/regX94Data<3>
    SLICE_X53Y100.A      Tilo                  0.259   drs_sampfreq_TenMreg_3_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_887_o1
    SLICE_X53Y100.CLK    net (fanout=2)        0.680   rst_refclk_DRS_SAMP_FREQ[3]_AND_887_o
    -------------------------------------------------  ---------------------------
    Total                                      2.063ns (0.706ns logic, 1.357ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_3_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_3_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X53Y100.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.262ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.262ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[3]_AND_887_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y100.DQ     Tcko                  0.234   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X53Y100.A3     net (fanout=5)        0.382   rbcp_reg/regX94Data<3>
    SLICE_X53Y100.AMUX   Tilo                  0.203   drs_sampfreq_TenMreg_3_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_888_o1
    SLICE_X53Y100.SR     net (fanout=2)        0.288   rst_refclk_DRS_SAMP_FREQ[3]_AND_888_o
    SLICE_X53Y100.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_3_LDC
                                                       drs_sampfreq_TenMreg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.262ns (0.592ns logic, 0.670ns route)
                                                       (46.9% logic, 53.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.878ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.878ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[3]_AND_887_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y73.AQ      Tcko                  0.200   rst_refclk
                                                       rst_refclk
    SLICE_X53Y100.A4     net (fanout=12)       2.032   rst_refclk
    SLICE_X53Y100.AMUX   Tilo                  0.203   drs_sampfreq_TenMreg_3_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_888_o1
    SLICE_X53Y100.SR     net (fanout=2)        0.288   rst_refclk_DRS_SAMP_FREQ[3]_AND_888_o
    SLICE_X53Y100.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_3_LDC
                                                       drs_sampfreq_TenMreg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.878ns (0.558ns logic, 2.320ns route)
                                                       (19.4% logic, 80.6% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X53Y100.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.125ns (data path)
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Data Path Delay:      1.125ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y100.DQ     Tcko                  0.234   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X53Y100.A3     net (fanout=5)        0.382   rbcp_reg/regX94Data<3>
    SLICE_X53Y100.A      Tilo                  0.156   drs_sampfreq_TenMreg_3_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_887_o1
    SLICE_X53Y100.CLK    net (fanout=2)        0.353   rst_refclk_DRS_SAMP_FREQ[3]_AND_887_o
    -------------------------------------------------  ---------------------------
    Total                                      1.125ns (0.390ns logic, 0.735ns route)
                                                       (34.7% logic, 65.3% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X53Y100.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.741ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Data Path Delay:      2.741ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y73.AQ      Tcko                  0.200   rst_refclk
                                                       rst_refclk
    SLICE_X53Y100.A4     net (fanout=12)       2.032   rst_refclk
    SLICE_X53Y100.A      Tilo                  0.156   drs_sampfreq_TenMreg_3_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_887_o1
    SLICE_X53Y100.CLK    net (fanout=2)        0.353   rst_refclk_DRS_SAMP_FREQ[3]_AND_887_o
    -------------------------------------------------  ---------------------------
    Total                                      2.741ns (0.356ns logic, 2.385ns route)
                                                       (13.0% logic, 87.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_5_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_5_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.429ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X53Y95.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  95.571ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      4.429ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y73.AQ      Tcko                  0.408   rst_refclk
                                                       rst_refclk
    SLICE_X53Y95.A3      net (fanout=12)       2.533   rst_refclk
    SLICE_X53Y95.A       Tilo                  0.259   drs_sampfreq_TenMreg_5_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_883_o1
    SLICE_X53Y95.CLK     net (fanout=2)        1.229   rst_refclk_DRS_SAMP_FREQ[5]_AND_883_o
    -------------------------------------------------  ---------------------------
    Total                                      4.429ns (0.667ns logic, 3.762ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  97.165ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.835ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y91.BQ      Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X53Y95.A4      net (fanout=5)        0.956   rbcp_reg/regX94Data<5>
    SLICE_X53Y95.A       Tilo                  0.259   drs_sampfreq_TenMreg_5_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_883_o1
    SLICE_X53Y95.CLK     net (fanout=2)        1.229   rst_refclk_DRS_SAMP_FREQ[5]_AND_883_o
    -------------------------------------------------  ---------------------------
    Total                                      2.835ns (0.650ns logic, 2.185ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X53Y95.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    95.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      4.011ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[5]_AND_883_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y73.AQ      Tcko                  0.408   rst_refclk
                                                       rst_refclk
    SLICE_X53Y95.A3      net (fanout=12)       2.533   rst_refclk
    SLICE_X53Y95.AMUX    Tilo                  0.313   drs_sampfreq_TenMreg_5_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_884_o1
    SLICE_X53Y95.SR      net (fanout=2)        0.477   rst_refclk_DRS_SAMP_FREQ[5]_AND_884_o
    SLICE_X53Y95.CLK     Trck                  0.280   drs_sampfreq_TenMreg_5_LDC
                                                       drs_sampfreq_TenMreg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.011ns (1.001ns logic, 3.010ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[5]_AND_883_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y91.BQ      Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X53Y95.A4      net (fanout=5)        0.956   rbcp_reg/regX94Data<5>
    SLICE_X53Y95.AMUX    Tilo                  0.313   drs_sampfreq_TenMreg_5_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_884_o1
    SLICE_X53Y95.SR      net (fanout=2)        0.477   rst_refclk_DRS_SAMP_FREQ[5]_AND_884_o
    SLICE_X53Y95.CLK     Trck                  0.280   drs_sampfreq_TenMreg_5_LDC
                                                       drs_sampfreq_TenMreg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.417ns (0.984ns logic, 1.433ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_5_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_5_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X53Y95.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.388ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.388ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[5]_AND_883_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y91.BQ      Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X53Y95.A4      net (fanout=5)        0.536   rbcp_reg/regX94Data<5>
    SLICE_X53Y95.AMUX    Tilo                  0.203   drs_sampfreq_TenMreg_5_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_884_o1
    SLICE_X53Y95.SR      net (fanout=2)        0.296   rst_refclk_DRS_SAMP_FREQ[5]_AND_884_o
    SLICE_X53Y95.CLK     Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_5_LDC
                                                       drs_sampfreq_TenMreg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.388ns (0.556ns logic, 0.832ns route)
                                                       (40.1% logic, 59.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.399ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[5]_AND_883_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y73.AQ      Tcko                  0.200   rst_refclk
                                                       rst_refclk
    SLICE_X53Y95.A3      net (fanout=12)       1.545   rst_refclk
    SLICE_X53Y95.AMUX    Tilo                  0.203   drs_sampfreq_TenMreg_5_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_884_o1
    SLICE_X53Y95.SR      net (fanout=2)        0.296   rst_refclk_DRS_SAMP_FREQ[5]_AND_884_o
    SLICE_X53Y95.CLK     Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_5_LDC
                                                       drs_sampfreq_TenMreg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.399ns (0.558ns logic, 1.841ns route)
                                                       (23.3% logic, 76.7% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X53Y95.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.650ns (data path)
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Data Path Delay:      1.650ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y91.BQ      Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X53Y95.A4      net (fanout=5)        0.536   rbcp_reg/regX94Data<5>
    SLICE_X53Y95.A       Tilo                  0.156   drs_sampfreq_TenMreg_5_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_883_o1
    SLICE_X53Y95.CLK     net (fanout=2)        0.760   rst_refclk_DRS_SAMP_FREQ[5]_AND_883_o
    -------------------------------------------------  ---------------------------
    Total                                      1.650ns (0.354ns logic, 1.296ns route)
                                                       (21.5% logic, 78.5% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X53Y95.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.661ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Data Path Delay:      2.661ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y73.AQ      Tcko                  0.200   rst_refclk
                                                       rst_refclk
    SLICE_X53Y95.A3      net (fanout=12)       1.545   rst_refclk
    SLICE_X53Y95.A       Tilo                  0.156   drs_sampfreq_TenMreg_5_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_883_o1
    SLICE_X53Y95.CLK     net (fanout=2)        0.760   rst_refclk_DRS_SAMP_FREQ[5]_AND_883_o
    -------------------------------------------------  ---------------------------
    Total                                      2.661ns (0.356ns logic, 2.305ns route)
                                                       (13.4% logic, 86.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_4_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_4_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.469ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X49Y91.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    96.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      3.469ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[4]_AND_885_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y73.AQ      Tcko                  0.408   rst_refclk
                                                       rst_refclk
    SLICE_X49Y91.A5      net (fanout=12)       1.991   rst_refclk
    SLICE_X49Y91.AMUX    Tilo                  0.313   drs_sampfreq_TenMreg_4_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_886_o1
    SLICE_X49Y91.SR      net (fanout=2)        0.477   rst_refclk_DRS_SAMP_FREQ[4]_AND_886_o
    SLICE_X49Y91.CLK     Trck                  0.280   drs_sampfreq_TenMreg_4_LDC
                                                       drs_sampfreq_TenMreg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.469ns (1.001ns logic, 2.468ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.203ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[4]_AND_885_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y91.AQ      Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X49Y91.A4      net (fanout=5)        0.742   rbcp_reg/regX94Data<4>
    SLICE_X49Y91.AMUX    Tilo                  0.313   drs_sampfreq_TenMreg_4_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_886_o1
    SLICE_X49Y91.SR      net (fanout=2)        0.477   rst_refclk_DRS_SAMP_FREQ[4]_AND_886_o
    SLICE_X49Y91.CLK     Trck                  0.280   drs_sampfreq_TenMreg_4_LDC
                                                       drs_sampfreq_TenMreg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.203ns (0.984ns logic, 1.219ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X49Y91.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  96.661ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      3.339ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y73.AQ      Tcko                  0.408   rst_refclk
                                                       rst_refclk
    SLICE_X49Y91.A5      net (fanout=12)       1.991   rst_refclk
    SLICE_X49Y91.A       Tilo                  0.259   drs_sampfreq_TenMreg_4_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_885_o1
    SLICE_X49Y91.CLK     net (fanout=2)        0.681   rst_refclk_DRS_SAMP_FREQ[4]_AND_885_o
    -------------------------------------------------  ---------------------------
    Total                                      3.339ns (0.667ns logic, 2.672ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  97.927ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.073ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y91.AQ      Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X49Y91.A4      net (fanout=5)        0.742   rbcp_reg/regX94Data<4>
    SLICE_X49Y91.A       Tilo                  0.259   drs_sampfreq_TenMreg_4_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_885_o1
    SLICE_X49Y91.CLK     net (fanout=2)        0.681   rst_refclk_DRS_SAMP_FREQ[4]_AND_885_o
    -------------------------------------------------  ---------------------------
    Total                                      2.073ns (0.650ns logic, 1.423ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_4_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_4_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X49Y91.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.247ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.247ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[4]_AND_885_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y91.AQ      Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X49Y91.A4      net (fanout=5)        0.395   rbcp_reg/regX94Data<4>
    SLICE_X49Y91.AMUX    Tilo                  0.203   drs_sampfreq_TenMreg_4_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_886_o1
    SLICE_X49Y91.SR      net (fanout=2)        0.296   rst_refclk_DRS_SAMP_FREQ[4]_AND_886_o
    SLICE_X49Y91.CLK     Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_4_LDC
                                                       drs_sampfreq_TenMreg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.247ns (0.556ns logic, 0.691ns route)
                                                       (44.6% logic, 55.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.041ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.041ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[4]_AND_885_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y73.AQ      Tcko                  0.200   rst_refclk
                                                       rst_refclk
    SLICE_X49Y91.A5      net (fanout=12)       1.187   rst_refclk
    SLICE_X49Y91.AMUX    Tilo                  0.203   drs_sampfreq_TenMreg_4_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_886_o1
    SLICE_X49Y91.SR      net (fanout=2)        0.296   rst_refclk_DRS_SAMP_FREQ[4]_AND_886_o
    SLICE_X49Y91.CLK     Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_4_LDC
                                                       drs_sampfreq_TenMreg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.041ns (0.558ns logic, 1.483ns route)
                                                       (27.3% logic, 72.7% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X49Y91.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.103ns (data path)
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Data Path Delay:      1.103ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y91.AQ      Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X49Y91.A4      net (fanout=5)        0.395   rbcp_reg/regX94Data<4>
    SLICE_X49Y91.A       Tilo                  0.156   drs_sampfreq_TenMreg_4_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_885_o1
    SLICE_X49Y91.CLK     net (fanout=2)        0.354   rst_refclk_DRS_SAMP_FREQ[4]_AND_885_o
    -------------------------------------------------  ---------------------------
    Total                                      1.103ns (0.354ns logic, 0.749ns route)
                                                       (32.1% logic, 67.9% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X49Y91.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.897ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Data Path Delay:      1.897ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y73.AQ      Tcko                  0.200   rst_refclk
                                                       rst_refclk
    SLICE_X49Y91.A5      net (fanout=12)       1.187   rst_refclk
    SLICE_X49Y91.A       Tilo                  0.156   drs_sampfreq_TenMreg_4_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_885_o1
    SLICE_X49Y91.CLK     net (fanout=2)        0.354   rst_refclk_DRS_SAMP_FREQ[4]_AND_885_o
    -------------------------------------------------  ---------------------------
    Total                                      1.897ns (0.356ns logic, 1.541ns route)
                                                       (18.8% logic, 81.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_2_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_2_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.599ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X45Y100.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    94.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      5.599ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[2]_AND_889_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y73.AQ      Tcko                  0.408   rst_refclk
                                                       rst_refclk
    SLICE_X45Y100.A5     net (fanout=12)       4.129   rst_refclk
    SLICE_X45Y100.AMUX   Tilo                  0.313   drs_sampfreq_TenMreg_2_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_890_o1
    SLICE_X45Y100.SR     net (fanout=2)        0.469   rst_refclk_DRS_SAMP_FREQ[2]_AND_890_o
    SLICE_X45Y100.CLK    Trck                  0.280   drs_sampfreq_TenMreg_2_LDC
                                                       drs_sampfreq_TenMreg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.599ns (1.001ns logic, 4.598ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.948ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.052ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[2]_AND_889_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y100.CQ     Tcko                  0.447   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X45Y100.A3     net (fanout=5)        0.543   rbcp_reg/regX94Data<2>
    SLICE_X45Y100.AMUX   Tilo                  0.313   drs_sampfreq_TenMreg_2_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_890_o1
    SLICE_X45Y100.SR     net (fanout=2)        0.469   rst_refclk_DRS_SAMP_FREQ[2]_AND_890_o
    SLICE_X45Y100.CLK    Trck                  0.280   drs_sampfreq_TenMreg_2_LDC
                                                       drs_sampfreq_TenMreg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.052ns (1.040ns logic, 1.012ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X45Y100.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  94.645ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      5.355ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y73.AQ      Tcko                  0.408   rst_refclk
                                                       rst_refclk
    SLICE_X45Y100.A5     net (fanout=12)       4.129   rst_refclk
    SLICE_X45Y100.A      Tilo                  0.259   drs_sampfreq_TenMreg_2_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_889_o1
    SLICE_X45Y100.CLK    net (fanout=2)        0.559   rst_refclk_DRS_SAMP_FREQ[2]_AND_889_o
    -------------------------------------------------  ---------------------------
    Total                                      5.355ns (0.667ns logic, 4.688ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  98.192ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      1.808ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y100.CQ     Tcko                  0.447   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X45Y100.A3     net (fanout=5)        0.543   rbcp_reg/regX94Data<2>
    SLICE_X45Y100.A      Tilo                  0.259   drs_sampfreq_TenMreg_2_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_889_o1
    SLICE_X45Y100.CLK    net (fanout=2)        0.559   rst_refclk_DRS_SAMP_FREQ[2]_AND_889_o
    -------------------------------------------------  ---------------------------
    Total                                      1.808ns (0.706ns logic, 1.102ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_2_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_2_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X45Y100.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.201ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.201ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[2]_AND_889_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y100.CQ     Tcko                  0.234   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X45Y100.A3     net (fanout=5)        0.321   rbcp_reg/regX94Data<2>
    SLICE_X45Y100.AMUX   Tilo                  0.203   drs_sampfreq_TenMreg_2_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_890_o1
    SLICE_X45Y100.SR     net (fanout=2)        0.288   rst_refclk_DRS_SAMP_FREQ[2]_AND_890_o
    SLICE_X45Y100.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_2_LDC
                                                       drs_sampfreq_TenMreg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.201ns (0.592ns logic, 0.609ns route)
                                                       (49.3% logic, 50.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.353ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.353ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[2]_AND_889_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y73.AQ      Tcko                  0.200   rst_refclk
                                                       rst_refclk
    SLICE_X45Y100.A5     net (fanout=12)       2.507   rst_refclk
    SLICE_X45Y100.AMUX   Tilo                  0.203   drs_sampfreq_TenMreg_2_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_890_o1
    SLICE_X45Y100.SR     net (fanout=2)        0.288   rst_refclk_DRS_SAMP_FREQ[2]_AND_890_o
    SLICE_X45Y100.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_2_LDC
                                                       drs_sampfreq_TenMreg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.353ns (0.558ns logic, 2.795ns route)
                                                       (16.6% logic, 83.4% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X45Y100.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.915ns (data path)
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Data Path Delay:      0.915ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y100.CQ     Tcko                  0.234   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X45Y100.A3     net (fanout=5)        0.321   rbcp_reg/regX94Data<2>
    SLICE_X45Y100.A      Tilo                  0.156   drs_sampfreq_TenMreg_2_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_889_o1
    SLICE_X45Y100.CLK    net (fanout=2)        0.204   rst_refclk_DRS_SAMP_FREQ[2]_AND_889_o
    -------------------------------------------------  ---------------------------
    Total                                      0.915ns (0.390ns logic, 0.525ns route)
                                                       (42.6% logic, 57.4% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X45Y100.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.067ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Data Path Delay:      3.067ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y73.AQ      Tcko                  0.200   rst_refclk
                                                       rst_refclk
    SLICE_X45Y100.A5     net (fanout=12)       2.507   rst_refclk
    SLICE_X45Y100.A      Tilo                  0.156   drs_sampfreq_TenMreg_2_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_889_o1
    SLICE_X45Y100.CLK    net (fanout=2)        0.204   rst_refclk_DRS_SAMP_FREQ[2]_AND_889_o
    -------------------------------------------------  ---------------------------
    Total                                      3.067ns (0.356ns logic, 2.711ns route)
                                                       (11.6% logic, 88.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_1_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_1_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.354ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X43Y99.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  93.646ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      6.354ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y73.AQ      Tcko                  0.408   rst_refclk
                                                       rst_refclk
    SLICE_X43Y99.A5      net (fanout=12)       4.571   rst_refclk
    SLICE_X43Y99.A       Tilo                  0.259   drs_sampfreq_TenMreg_1_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_891_o1
    SLICE_X43Y99.CLK     net (fanout=2)        1.116   rst_refclk_DRS_SAMP_FREQ[1]_AND_891_o
    -------------------------------------------------  ---------------------------
    Total                                      6.354ns (0.667ns logic, 5.687ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  97.217ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.783ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y100.BQ     Tcko                  0.447   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X43Y99.A4      net (fanout=5)        0.961   rbcp_reg/regX94Data<1>
    SLICE_X43Y99.A       Tilo                  0.259   drs_sampfreq_TenMreg_1_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_891_o1
    SLICE_X43Y99.CLK     net (fanout=2)        1.116   rst_refclk_DRS_SAMP_FREQ[1]_AND_891_o
    -------------------------------------------------  ---------------------------
    Total                                      2.783ns (0.706ns logic, 2.077ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X43Y99.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    93.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      6.049ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[1]_AND_891_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y73.AQ      Tcko                  0.408   rst_refclk
                                                       rst_refclk
    SLICE_X43Y99.A5      net (fanout=12)       4.571   rst_refclk
    SLICE_X43Y99.AMUX    Tilo                  0.313   drs_sampfreq_TenMreg_1_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_892_o1
    SLICE_X43Y99.SR      net (fanout=2)        0.477   rst_refclk_DRS_SAMP_FREQ[1]_AND_892_o
    SLICE_X43Y99.CLK     Trck                  0.280   drs_sampfreq_TenMreg_1_LDC
                                                       drs_sampfreq_TenMreg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.049ns (1.001ns logic, 5.048ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.478ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[1]_AND_891_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y100.BQ     Tcko                  0.447   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X43Y99.A4      net (fanout=5)        0.961   rbcp_reg/regX94Data<1>
    SLICE_X43Y99.AMUX    Tilo                  0.313   drs_sampfreq_TenMreg_1_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_892_o1
    SLICE_X43Y99.SR      net (fanout=2)        0.477   rst_refclk_DRS_SAMP_FREQ[1]_AND_892_o
    SLICE_X43Y99.CLK     Trck                  0.280   drs_sampfreq_TenMreg_1_LDC
                                                       drs_sampfreq_TenMreg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.478ns (1.040ns logic, 1.438ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_1_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_1_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X43Y99.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.520ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.520ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[1]_AND_891_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y100.BQ     Tcko                  0.234   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X43Y99.A4      net (fanout=5)        0.632   rbcp_reg/regX94Data<1>
    SLICE_X43Y99.AMUX    Tilo                  0.203   drs_sampfreq_TenMreg_1_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_892_o1
    SLICE_X43Y99.SR      net (fanout=2)        0.296   rst_refclk_DRS_SAMP_FREQ[1]_AND_892_o
    SLICE_X43Y99.CLK     Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_1_LDC
                                                       drs_sampfreq_TenMreg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.520ns (0.592ns logic, 0.928ns route)
                                                       (38.9% logic, 61.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.727ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.727ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[1]_AND_891_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y73.AQ      Tcko                  0.200   rst_refclk
                                                       rst_refclk
    SLICE_X43Y99.A5      net (fanout=12)       2.873   rst_refclk
    SLICE_X43Y99.AMUX    Tilo                  0.203   drs_sampfreq_TenMreg_1_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_892_o1
    SLICE_X43Y99.SR      net (fanout=2)        0.296   rst_refclk_DRS_SAMP_FREQ[1]_AND_892_o
    SLICE_X43Y99.CLK     Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_1_LDC
                                                       drs_sampfreq_TenMreg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.727ns (0.558ns logic, 3.169ns route)
                                                       (15.0% logic, 85.0% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X43Y99.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.811ns (data path)
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Data Path Delay:      1.811ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y100.BQ     Tcko                  0.234   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X43Y99.A4      net (fanout=5)        0.632   rbcp_reg/regX94Data<1>
    SLICE_X43Y99.A       Tilo                  0.156   drs_sampfreq_TenMreg_1_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_891_o1
    SLICE_X43Y99.CLK     net (fanout=2)        0.789   rst_refclk_DRS_SAMP_FREQ[1]_AND_891_o
    -------------------------------------------------  ---------------------------
    Total                                      1.811ns (0.390ns logic, 1.421ns route)
                                                       (21.5% logic, 78.5% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X43Y99.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.018ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Data Path Delay:      4.018ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y73.AQ      Tcko                  0.200   rst_refclk
                                                       rst_refclk
    SLICE_X43Y99.A5      net (fanout=12)       2.873   rst_refclk
    SLICE_X43Y99.A       Tilo                  0.156   drs_sampfreq_TenMreg_1_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_891_o1
    SLICE_X43Y99.CLK     net (fanout=2)        0.789   rst_refclk_DRS_SAMP_FREQ[1]_AND_891_o
    -------------------------------------------------  ---------------------------
    Total                                      4.018ns (0.356ns logic, 3.662ns route)
                                                       (8.9% logic, 91.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_0_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_0_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.712ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X50Y99.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  95.288ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      4.712ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y73.AQ      Tcko                  0.408   rst_refclk
                                                       rst_refclk
    SLICE_X50Y99.A5      net (fanout=12)       3.282   rst_refclk
    SLICE_X50Y99.A       Tilo                  0.205   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_893_o1
    SLICE_X50Y99.CLK     net (fanout=2)        0.817   rst_refclk_DRS_SAMP_FREQ[0]_AND_893_o
    -------------------------------------------------  ---------------------------
    Total                                      4.712ns (0.613ns logic, 4.099ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  97.708ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.292ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y100.AQ     Tcko                  0.447   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X50Y99.A1      net (fanout=5)        0.823   rbcp_reg/regX94Data<0>
    SLICE_X50Y99.A       Tilo                  0.205   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_893_o1
    SLICE_X50Y99.CLK     net (fanout=2)        0.817   rst_refclk_DRS_SAMP_FREQ[0]_AND_893_o
    -------------------------------------------------  ---------------------------
    Total                                      2.292ns (0.652ns logic, 1.640ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X50Y99.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    95.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      4.668ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[0]_AND_893_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y73.AQ      Tcko                  0.408   rst_refclk
                                                       rst_refclk
    SLICE_X50Y99.A5      net (fanout=12)       3.282   rst_refclk
    SLICE_X50Y99.AMUX    Tilo                  0.251   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_894_o1
    SLICE_X50Y99.SR      net (fanout=2)        0.497   rst_refclk_DRS_SAMP_FREQ[0]_AND_894_o
    SLICE_X50Y99.CLK     Trck                  0.230   drs_sampfreq_TenMreg_0_LDC
                                                       drs_sampfreq_TenMreg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.668ns (0.889ns logic, 3.779ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.248ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[0]_AND_893_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y100.AQ     Tcko                  0.447   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X50Y99.A1      net (fanout=5)        0.823   rbcp_reg/regX94Data<0>
    SLICE_X50Y99.AMUX    Tilo                  0.251   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_894_o1
    SLICE_X50Y99.SR      net (fanout=2)        0.497   rst_refclk_DRS_SAMP_FREQ[0]_AND_894_o
    SLICE_X50Y99.CLK     Trck                  0.230   drs_sampfreq_TenMreg_0_LDC
                                                       drs_sampfreq_TenMreg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.248ns (0.928ns logic, 1.320ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_0_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_0_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X50Y99.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.298ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.298ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[0]_AND_893_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y100.AQ     Tcko                  0.234   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X50Y99.A1      net (fanout=5)        0.478   rbcp_reg/regX94Data<0>
    SLICE_X50Y99.AMUX    Tilo                  0.183   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_894_o1
    SLICE_X50Y99.SR      net (fanout=2)        0.296   rst_refclk_DRS_SAMP_FREQ[0]_AND_894_o
    SLICE_X50Y99.CLK     Tremck      (-Th)    -0.107   drs_sampfreq_TenMreg_0_LDC
                                                       drs_sampfreq_TenMreg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.298ns (0.524ns logic, 0.774ns route)
                                                       (40.4% logic, 59.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.769ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.769ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[0]_AND_893_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y73.AQ      Tcko                  0.200   rst_refclk
                                                       rst_refclk
    SLICE_X50Y99.A5      net (fanout=12)       1.983   rst_refclk
    SLICE_X50Y99.AMUX    Tilo                  0.183   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_894_o1
    SLICE_X50Y99.SR      net (fanout=2)        0.296   rst_refclk_DRS_SAMP_FREQ[0]_AND_894_o
    SLICE_X50Y99.CLK     Tremck      (-Th)    -0.107   drs_sampfreq_TenMreg_0_LDC
                                                       drs_sampfreq_TenMreg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.769ns (0.490ns logic, 2.279ns route)
                                                       (17.7% logic, 82.3% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X50Y99.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.277ns (data path)
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Data Path Delay:      1.277ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y100.AQ     Tcko                  0.234   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X50Y99.A1      net (fanout=5)        0.478   rbcp_reg/regX94Data<0>
    SLICE_X50Y99.A       Tilo                  0.142   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_893_o1
    SLICE_X50Y99.CLK     net (fanout=2)        0.423   rst_refclk_DRS_SAMP_FREQ[0]_AND_893_o
    -------------------------------------------------  ---------------------------
    Total                                      1.277ns (0.376ns logic, 0.901ns route)
                                                       (29.4% logic, 70.6% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X50Y99.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.748ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Data Path Delay:      2.748ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y73.AQ      Tcko                  0.200   rst_refclk
                                                       rst_refclk
    SLICE_X50Y99.A5      net (fanout=12)       1.983   rst_refclk
    SLICE_X50Y99.A       Tilo                  0.142   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_893_o1
    SLICE_X50Y99.CLK     net (fanout=2)        0.423   rst_refclk_DRS_SAMP_FREQ[0]_AND_893_o
    -------------------------------------------------  ---------------------------
    Total                                      2.748ns (0.342ns logic, 2.406ns route)
                                                       (12.4% logic, 87.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_0_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_0_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.093ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_0_LDC (SLICE_X82Y77.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.093ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[0]_AND_925_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X84Y77.B3      net (fanout=594)      3.684   rst_read_sync
    SLICE_X84Y77.BMUX    Tilo                  0.251   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_926_o1
    SLICE_X82Y77.SR      net (fanout=2)        0.521   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_926_o
    SLICE_X82Y77.CLK     Trck                  0.229   trig_offset_reg_0_LDC
                                                       trig_offset_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.093ns (0.888ns logic, 4.205ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_0 (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.790ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[0]_AND_925_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_0 to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y72.AQ      Tcko                  0.391   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_0
    SLICE_X84Y77.B1      net (fanout=4)        1.398   rbcp_reg/regXCEData<0>
    SLICE_X84Y77.BMUX    Tilo                  0.251   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_926_o1
    SLICE_X82Y77.SR      net (fanout=2)        0.521   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_926_o
    SLICE_X82Y77.CLK     Trck                  0.229   trig_offset_reg_0_LDC
                                                       trig_offset_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.790ns (0.871ns logic, 1.919ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_0_LDC (SLICE_X82Y77.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.662ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.837ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X84Y77.B3      net (fanout=594)      3.684   rst_read_sync
    SLICE_X84Y77.B       Tilo                  0.205   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_925_o1
    SLICE_X82Y77.CLK     net (fanout=2)        0.540   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_925_o
    -------------------------------------------------  ---------------------------
    Total                                      4.837ns (0.613ns logic, 4.224ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.965ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_0 (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.534ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_0 to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y72.AQ      Tcko                  0.391   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_0
    SLICE_X84Y77.B1      net (fanout=4)        1.398   rbcp_reg/regXCEData<0>
    SLICE_X84Y77.B       Tilo                  0.205   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_925_o1
    SLICE_X82Y77.CLK     net (fanout=2)        0.540   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_925_o
    -------------------------------------------------  ---------------------------
    Total                                      2.534ns (0.596ns logic, 1.938ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_0_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_0_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_0_LDC (SLICE_X82Y77.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.606ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_0 (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.606ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[0]_AND_925_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_0 to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y72.AQ      Tcko                  0.198   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_0
    SLICE_X84Y77.B1      net (fanout=4)        0.852   rbcp_reg/regXCEData<0>
    SLICE_X84Y77.BMUX    Tilo                  0.183   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_926_o1
    SLICE_X82Y77.SR      net (fanout=2)        0.279   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_926_o
    SLICE_X82Y77.CLK     Tremck      (-Th)    -0.094   trig_offset_reg_0_LDC
                                                       trig_offset_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.606ns (0.475ns logic, 1.131ns route)
                                                       (29.6% logic, 70.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.005ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[0]_AND_925_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X84Y77.B3      net (fanout=594)      2.249   rst_read_sync
    SLICE_X84Y77.BMUX    Tilo                  0.183   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_926_o1
    SLICE_X82Y77.SR      net (fanout=2)        0.279   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_926_o
    SLICE_X82Y77.CLK     Tremck      (-Th)    -0.094   trig_offset_reg_0_LDC
                                                       trig_offset_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.005ns (0.477ns logic, 2.528ns route)
                                                       (15.9% logic, 84.1% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_0_LDC (SLICE_X82Y77.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.451ns (data path)
  Source:               rbcp_reg/regXCEData_0 (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Data Path Delay:      1.451ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_0 to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y72.AQ      Tcko                  0.198   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_0
    SLICE_X84Y77.B1      net (fanout=4)        0.852   rbcp_reg/regXCEData<0>
    SLICE_X84Y77.B       Tilo                  0.142   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_925_o1
    SLICE_X82Y77.CLK     net (fanout=2)        0.259   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_925_o
    -------------------------------------------------  ---------------------------
    Total                                      1.451ns (0.340ns logic, 1.111ns route)
                                                       (23.4% logic, 76.6% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_0_LDC (SLICE_X82Y77.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.850ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Data Path Delay:      2.850ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X84Y77.B3      net (fanout=594)      2.249   rst_read_sync
    SLICE_X84Y77.B       Tilo                  0.142   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_925_o1
    SLICE_X82Y77.CLK     net (fanout=2)        0.259   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_925_o
    -------------------------------------------------  ---------------------------
    Total                                      2.850ns (0.342ns logic, 2.508ns route)
                                                       (12.0% logic, 88.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_cfifo_progfull_ir_LDC = MAXDELAY TO TIMEGRP        
 "TO_drs_cfifo_progfull_ir_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.921ns.
--------------------------------------------------------------------------------

Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X71Y105.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.921ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_cfifo_progfull_AND_931_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X75Y105.D5     net (fanout=594)      3.025   rst_read_sync
    SLICE_X75Y105.DMUX   Tilo                  0.313   drs_cfifo_progfull_ir_P
                                                       rst_read_drs_cfifo_progfull_AND_932_o1
    SLICE_X71Y105.SR     net (fanout=2)        0.895   rst_read_drs_cfifo_progfull_AND_932_o
    SLICE_X71Y105.CLK    Trck                  0.280   drs_cfifo_progfull_ir_LDC
                                                       drs_cfifo_progfull_ir_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.921ns (1.001ns logic, 3.920ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.816ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_cfifo_progfull_AND_931_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y79.CQ      Tcko                  0.408   cfifo_progfull
                                                       counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X75Y105.D4     net (fanout=4)        2.920   cfifo_progfull
    SLICE_X75Y105.DMUX   Tilo                  0.313   drs_cfifo_progfull_ir_P
                                                       rst_read_drs_cfifo_progfull_AND_932_o1
    SLICE_X71Y105.SR     net (fanout=2)        0.895   rst_read_drs_cfifo_progfull_AND_932_o
    SLICE_X71Y105.CLK    Trck                  0.280   drs_cfifo_progfull_ir_LDC
                                                       drs_cfifo_progfull_ir_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.816ns (1.001ns logic, 3.815ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X71Y105.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.492ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.508ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X75Y105.D5     net (fanout=594)      3.025   rst_read_sync
    SLICE_X75Y105.D      Tilo                  0.259   drs_cfifo_progfull_ir_P
                                                       rst_read_drs_cfifo_progfull_AND_931_o1
    SLICE_X71Y105.CLK    net (fanout=2)        0.816   rst_read_drs_cfifo_progfull_AND_931_o
    -------------------------------------------------  ---------------------------
    Total                                      4.508ns (0.667ns logic, 3.841ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.597ns (requirement - data path)
  Source:               counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.403ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y79.CQ      Tcko                  0.408   cfifo_progfull
                                                       counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X75Y105.D4     net (fanout=4)        2.920   cfifo_progfull
    SLICE_X75Y105.D      Tilo                  0.259   drs_cfifo_progfull_ir_P
                                                       rst_read_drs_cfifo_progfull_AND_931_o1
    SLICE_X71Y105.CLK    net (fanout=2)        0.816   rst_read_drs_cfifo_progfull_AND_931_o
    -------------------------------------------------  ---------------------------
    Total                                      4.403ns (0.667ns logic, 3.736ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_cfifo_progfull_ir_LDC = MAXDELAY TO TIMEGRP         "TO_drs_cfifo_progfull_ir_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X71Y105.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.906ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.906ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_cfifo_progfull_AND_931_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y79.CQ      Tcko                  0.200   cfifo_progfull
                                                       counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X75Y105.D4     net (fanout=4)        1.775   cfifo_progfull
    SLICE_X75Y105.DMUX   Tilo                  0.203   drs_cfifo_progfull_ir_P
                                                       rst_read_drs_cfifo_progfull_AND_932_o1
    SLICE_X71Y105.SR     net (fanout=2)        0.573   rst_read_drs_cfifo_progfull_AND_932_o
    SLICE_X71Y105.CLK    Tremck      (-Th)    -0.155   drs_cfifo_progfull_ir_LDC
                                                       drs_cfifo_progfull_ir_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.906ns (0.558ns logic, 2.348ns route)
                                                       (19.2% logic, 80.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.980ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.980ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_cfifo_progfull_AND_931_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X75Y105.D5     net (fanout=594)      1.849   rst_read_sync
    SLICE_X75Y105.DMUX   Tilo                  0.203   drs_cfifo_progfull_ir_P
                                                       rst_read_drs_cfifo_progfull_AND_932_o1
    SLICE_X71Y105.SR     net (fanout=2)        0.573   rst_read_drs_cfifo_progfull_AND_932_o
    SLICE_X71Y105.CLK    Tremck      (-Th)    -0.155   drs_cfifo_progfull_ir_LDC
                                                       drs_cfifo_progfull_ir_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.980ns (0.558ns logic, 2.422ns route)
                                                       (18.7% logic, 81.3% route)
--------------------------------------------------------------------------------

Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X71Y105.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.602ns (data path)
  Source:               counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Data Path Delay:      2.602ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y79.CQ      Tcko                  0.200   cfifo_progfull
                                                       counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X75Y105.D4     net (fanout=4)        1.775   cfifo_progfull
    SLICE_X75Y105.D      Tilo                  0.156   drs_cfifo_progfull_ir_P
                                                       rst_read_drs_cfifo_progfull_AND_931_o1
    SLICE_X71Y105.CLK    net (fanout=2)        0.471   rst_read_drs_cfifo_progfull_AND_931_o
    -------------------------------------------------  ---------------------------
    Total                                      2.602ns (0.356ns logic, 2.246ns route)
                                                       (13.7% logic, 86.3% route)
--------------------------------------------------------------------------------

Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X71Y105.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.676ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Data Path Delay:      2.676ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X75Y105.D5     net (fanout=594)      1.849   rst_read_sync
    SLICE_X75Y105.D      Tilo                  0.156   drs_cfifo_progfull_ir_P
                                                       rst_read_drs_cfifo_progfull_AND_931_o1
    SLICE_X71Y105.CLK    net (fanout=2)        0.471   rst_read_drs_cfifo_progfull_AND_931_o
    -------------------------------------------------  ---------------------------
    Total                                      2.676ns (0.356ns logic, 2.320ns route)
                                                       (13.3% logic, 86.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_0_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_0_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.834ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X68Y118.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.834ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[0]_AND_947_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X69Y118.B5     net (fanout=594)      3.581   rst_read_sync
    SLICE_X69Y118.BMUX   Tilo                  0.313   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_948_o1
    SLICE_X68Y118.SR     net (fanout=2)        0.302   rst_read_drs_dfifo_progfull[0]_AND_948_o
    SLICE_X68Y118.CLK    Trck                  0.230   drs_dfifo_progfull_ir_0_LDC
                                                       drs_dfifo_progfull_ir_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.834ns (0.951ns logic, 3.883ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.446ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[0]_AND_947_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y119.AQ     Tcko                  0.447   dfifo_progfull<0>
                                                       DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X69Y118.B1     net (fanout=4)        1.154   dfifo_progfull<0>
    SLICE_X69Y118.BMUX   Tilo                  0.313   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_948_o1
    SLICE_X68Y118.SR     net (fanout=2)        0.302   rst_read_drs_dfifo_progfull[0]_AND_948_o
    SLICE_X68Y118.CLK    Trck                  0.230   drs_dfifo_progfull_ir_0_LDC
                                                       drs_dfifo_progfull_ir_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.446ns (0.990ns logic, 1.456ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X68Y118.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.442ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.558ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X69Y118.B5     net (fanout=594)      3.581   rst_read_sync
    SLICE_X69Y118.B      Tilo                  0.259   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_947_o1
    SLICE_X68Y118.CLK    net (fanout=2)        0.310   rst_read_drs_dfifo_progfull[0]_AND_947_o
    -------------------------------------------------  ---------------------------
    Total                                      4.558ns (0.667ns logic, 3.891ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.830ns (requirement - data path)
  Source:               DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.170ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y119.AQ     Tcko                  0.447   dfifo_progfull<0>
                                                       DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X69Y118.B1     net (fanout=4)        1.154   dfifo_progfull<0>
    SLICE_X69Y118.B      Tilo                  0.259   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_947_o1
    SLICE_X68Y118.CLK    net (fanout=2)        0.310   rst_read_drs_dfifo_progfull[0]_AND_947_o
    -------------------------------------------------  ---------------------------
    Total                                      2.170ns (0.706ns logic, 1.464ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_0_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_0_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X68Y118.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.383ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.383ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[0]_AND_947_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y119.AQ     Tcko                  0.234   dfifo_progfull<0>
                                                       DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X69Y118.B1     net (fanout=4)        0.680   dfifo_progfull<0>
    SLICE_X69Y118.BMUX   Tilo                  0.203   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_948_o1
    SLICE_X68Y118.SR     net (fanout=2)        0.159   rst_read_drs_dfifo_progfull[0]_AND_948_o
    SLICE_X68Y118.CLK    Tremck      (-Th)    -0.107   drs_dfifo_progfull_ir_0_LDC
                                                       drs_dfifo_progfull_ir_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.383ns (0.544ns logic, 0.839ns route)
                                                       (39.3% logic, 60.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.862ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.862ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[0]_AND_947_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X69Y118.B5     net (fanout=594)      2.193   rst_read_sync
    SLICE_X69Y118.BMUX   Tilo                  0.203   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_948_o1
    SLICE_X68Y118.SR     net (fanout=2)        0.159   rst_read_drs_dfifo_progfull[0]_AND_948_o
    SLICE_X68Y118.CLK    Tremck      (-Th)    -0.107   drs_dfifo_progfull_ir_0_LDC
                                                       drs_dfifo_progfull_ir_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.862ns (0.510ns logic, 2.352ns route)
                                                       (17.8% logic, 82.2% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X68Y118.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.235ns (data path)
  Source:               DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Data Path Delay:      1.235ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y119.AQ     Tcko                  0.234   dfifo_progfull<0>
                                                       DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X69Y118.B1     net (fanout=4)        0.680   dfifo_progfull<0>
    SLICE_X69Y118.B      Tilo                  0.156   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_947_o1
    SLICE_X68Y118.CLK    net (fanout=2)        0.165   rst_read_drs_dfifo_progfull[0]_AND_947_o
    -------------------------------------------------  ---------------------------
    Total                                      1.235ns (0.390ns logic, 0.845ns route)
                                                       (31.6% logic, 68.4% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X68Y118.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.714ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Data Path Delay:      2.714ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X69Y118.B5     net (fanout=594)      2.193   rst_read_sync
    SLICE_X69Y118.B      Tilo                  0.156   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_947_o1
    SLICE_X68Y118.CLK    net (fanout=2)        0.165   rst_read_drs_dfifo_progfull[0]_AND_947_o
    -------------------------------------------------  ---------------------------
    Total                                      2.714ns (0.356ns logic, 2.358ns route)
                                                       (13.1% logic, 86.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_1_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_1_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.906ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X72Y118.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.906ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[1]_AND_945_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X73Y118.B3     net (fanout=594)      3.653   rst_read_sync
    SLICE_X73Y118.BMUX   Tilo                  0.313   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_946_o1
    SLICE_X72Y118.SR     net (fanout=2)        0.302   rst_read_drs_dfifo_progfull[1]_AND_946_o
    SLICE_X72Y118.CLK    Trck                  0.230   drs_dfifo_progfull_ir_1_LDC
                                                       drs_dfifo_progfull_ir_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.906ns (0.951ns logic, 3.955ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.460ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[1]_AND_945_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y119.AQ     Tcko                  0.408   dfifo_progfull<1>
                                                       DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X73Y118.B1     net (fanout=4)        1.207   dfifo_progfull<1>
    SLICE_X73Y118.BMUX   Tilo                  0.313   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_946_o1
    SLICE_X72Y118.SR     net (fanout=2)        0.302   rst_read_drs_dfifo_progfull[1]_AND_946_o
    SLICE_X72Y118.CLK    Trck                  0.230   drs_dfifo_progfull_ir_1_LDC
                                                       drs_dfifo_progfull_ir_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.460ns (0.951ns logic, 1.509ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X72Y118.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.373ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.627ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X73Y118.B3     net (fanout=594)      3.653   rst_read_sync
    SLICE_X73Y118.B      Tilo                  0.259   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_945_o1
    SLICE_X72Y118.CLK    net (fanout=2)        0.307   rst_read_drs_dfifo_progfull[1]_AND_945_o
    -------------------------------------------------  ---------------------------
    Total                                      4.627ns (0.667ns logic, 3.960ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.819ns (requirement - data path)
  Source:               DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.181ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y119.AQ     Tcko                  0.408   dfifo_progfull<1>
                                                       DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X73Y118.B1     net (fanout=4)        1.207   dfifo_progfull<1>
    SLICE_X73Y118.B      Tilo                  0.259   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_945_o1
    SLICE_X72Y118.CLK    net (fanout=2)        0.307   rst_read_drs_dfifo_progfull[1]_AND_945_o
    -------------------------------------------------  ---------------------------
    Total                                      2.181ns (0.667ns logic, 1.514ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_1_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_1_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X72Y118.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.380ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.380ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[1]_AND_945_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y119.AQ     Tcko                  0.200   dfifo_progfull<1>
                                                       DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X73Y118.B1     net (fanout=4)        0.711   dfifo_progfull<1>
    SLICE_X73Y118.BMUX   Tilo                  0.203   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_946_o1
    SLICE_X72Y118.SR     net (fanout=2)        0.159   rst_read_drs_dfifo_progfull[1]_AND_946_o
    SLICE_X72Y118.CLK    Tremck      (-Th)    -0.107   drs_dfifo_progfull_ir_1_LDC
                                                       drs_dfifo_progfull_ir_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.380ns (0.510ns logic, 0.870ns route)
                                                       (37.0% logic, 63.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.947ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.947ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[1]_AND_945_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X73Y118.B3     net (fanout=594)      2.278   rst_read_sync
    SLICE_X73Y118.BMUX   Tilo                  0.203   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_946_o1
    SLICE_X72Y118.SR     net (fanout=2)        0.159   rst_read_drs_dfifo_progfull[1]_AND_946_o
    SLICE_X72Y118.CLK    Tremck      (-Th)    -0.107   drs_dfifo_progfull_ir_1_LDC
                                                       drs_dfifo_progfull_ir_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.947ns (0.510ns logic, 2.437ns route)
                                                       (17.3% logic, 82.7% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X72Y118.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.229ns (data path)
  Source:               DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Data Path Delay:      1.229ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y119.AQ     Tcko                  0.200   dfifo_progfull<1>
                                                       DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X73Y118.B1     net (fanout=4)        0.711   dfifo_progfull<1>
    SLICE_X73Y118.B      Tilo                  0.156   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_945_o1
    SLICE_X72Y118.CLK    net (fanout=2)        0.162   rst_read_drs_dfifo_progfull[1]_AND_945_o
    -------------------------------------------------  ---------------------------
    Total                                      1.229ns (0.356ns logic, 0.873ns route)
                                                       (29.0% logic, 71.0% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X72Y118.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.796ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Data Path Delay:      2.796ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X73Y118.B3     net (fanout=594)      2.278   rst_read_sync
    SLICE_X73Y118.B      Tilo                  0.156   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_945_o1
    SLICE_X72Y118.CLK    net (fanout=2)        0.162   rst_read_drs_dfifo_progfull[1]_AND_945_o
    -------------------------------------------------  ---------------------------
    Total                                      2.796ns (0.356ns logic, 2.440ns route)
                                                       (12.7% logic, 87.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_2_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_2_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.336ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X69Y111.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.664ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.336ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[2]_AND_943_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X69Y110.D3     net (fanout=594)      2.864   rst_read_sync
    SLICE_X69Y110.DMUX   Tilo                  0.313   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_944_o1
    SLICE_X69Y111.SR     net (fanout=2)        0.471   rst_read_drs_dfifo_progfull[2]_AND_944_o
    SLICE_X69Y111.CLK    Trck                  0.280   drs_dfifo_progfull_ir_2_LDC
                                                       drs_dfifo_progfull_ir_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.336ns (1.001ns logic, 3.335ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.430ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[2]_AND_943_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y113.AQ     Tcko                  0.408   dfifo_progfull<2>
                                                       DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X69Y110.D2     net (fanout=4)        0.958   dfifo_progfull<2>
    SLICE_X69Y110.DMUX   Tilo                  0.313   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_944_o1
    SLICE_X69Y111.SR     net (fanout=2)        0.471   rst_read_drs_dfifo_progfull[2]_AND_944_o
    SLICE_X69Y111.CLK    Trck                  0.280   drs_dfifo_progfull_ir_2_LDC
                                                       drs_dfifo_progfull_ir_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.430ns (1.001ns logic, 1.429ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X69Y111.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.835ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.165ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X69Y110.D3     net (fanout=594)      2.864   rst_read_sync
    SLICE_X69Y110.D      Tilo                  0.259   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_943_o1
    SLICE_X69Y111.CLK    net (fanout=2)        0.634   rst_read_drs_dfifo_progfull[2]_AND_943_o
    -------------------------------------------------  ---------------------------
    Total                                      4.165ns (0.667ns logic, 3.498ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.741ns (requirement - data path)
  Source:               DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.259ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y113.AQ     Tcko                  0.408   dfifo_progfull<2>
                                                       DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X69Y110.D2     net (fanout=4)        0.958   dfifo_progfull<2>
    SLICE_X69Y110.D      Tilo                  0.259   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_943_o1
    SLICE_X69Y111.CLK    net (fanout=2)        0.634   rst_read_drs_dfifo_progfull[2]_AND_943_o
    -------------------------------------------------  ---------------------------
    Total                                      2.259ns (0.667ns logic, 1.592ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_2_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_2_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X69Y111.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.427ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.427ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[2]_AND_943_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y113.AQ     Tcko                  0.200   dfifo_progfull<2>
                                                       DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X69Y110.D2     net (fanout=4)        0.605   dfifo_progfull<2>
    SLICE_X69Y110.DMUX   Tilo                  0.203   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_944_o1
    SLICE_X69Y111.SR     net (fanout=2)        0.264   rst_read_drs_dfifo_progfull[2]_AND_944_o
    SLICE_X69Y111.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_2_LDC
                                                       drs_dfifo_progfull_ir_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.427ns (0.558ns logic, 0.869ns route)
                                                       (39.1% logic, 60.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.611ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.611ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[2]_AND_943_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X69Y110.D3     net (fanout=594)      1.789   rst_read_sync
    SLICE_X69Y110.DMUX   Tilo                  0.203   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_944_o1
    SLICE_X69Y111.SR     net (fanout=2)        0.264   rst_read_drs_dfifo_progfull[2]_AND_944_o
    SLICE_X69Y111.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_2_LDC
                                                       drs_dfifo_progfull_ir_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.611ns (0.558ns logic, 2.053ns route)
                                                       (21.4% logic, 78.6% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X69Y111.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.348ns (data path)
  Source:               DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Data Path Delay:      1.348ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y113.AQ     Tcko                  0.200   dfifo_progfull<2>
                                                       DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X69Y110.D2     net (fanout=4)        0.605   dfifo_progfull<2>
    SLICE_X69Y110.D      Tilo                  0.156   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_943_o1
    SLICE_X69Y111.CLK    net (fanout=2)        0.387   rst_read_drs_dfifo_progfull[2]_AND_943_o
    -------------------------------------------------  ---------------------------
    Total                                      1.348ns (0.356ns logic, 0.992ns route)
                                                       (26.4% logic, 73.6% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X69Y111.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.532ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Data Path Delay:      2.532ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X69Y110.D3     net (fanout=594)      1.789   rst_read_sync
    SLICE_X69Y110.D      Tilo                  0.156   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_943_o1
    SLICE_X69Y111.CLK    net (fanout=2)        0.387   rst_read_drs_dfifo_progfull[2]_AND_943_o
    -------------------------------------------------  ---------------------------
    Total                                      2.532ns (0.356ns logic, 2.176ns route)
                                                       (14.1% logic, 85.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_3_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_3_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.777ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X70Y118.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.777ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[3]_AND_941_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X70Y117.B4     net (fanout=594)      3.397   rst_read_sync
    SLICE_X70Y117.BMUX   Tilo                  0.261   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_942_o1
    SLICE_X70Y118.SR     net (fanout=2)        0.496   rst_read_drs_dfifo_progfull[3]_AND_942_o
    SLICE_X70Y118.CLK    Trck                  0.215   drs_dfifo_progfull_ir_3_LDC
                                                       drs_dfifo_progfull_ir_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.777ns (0.884ns logic, 3.893ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.575ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[3]_AND_941_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y116.AQ     Tcko                  0.408   dfifo_progfull<3>
                                                       DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X70Y117.B2     net (fanout=4)        1.195   dfifo_progfull<3>
    SLICE_X70Y117.BMUX   Tilo                  0.261   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_942_o1
    SLICE_X70Y118.SR     net (fanout=2)        0.496   rst_read_drs_dfifo_progfull[3]_AND_942_o
    SLICE_X70Y118.CLK    Trck                  0.215   drs_dfifo_progfull_ir_3_LDC
                                                       drs_dfifo_progfull_ir_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.575ns (0.884ns logic, 1.691ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X70Y118.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.525ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.475ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X70Y117.B4     net (fanout=594)      3.397   rst_read_sync
    SLICE_X70Y117.B      Tilo                  0.203   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_941_o1
    SLICE_X70Y118.CLK    net (fanout=2)        0.467   rst_read_drs_dfifo_progfull[3]_AND_941_o
    -------------------------------------------------  ---------------------------
    Total                                      4.475ns (0.611ns logic, 3.864ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.727ns (requirement - data path)
  Source:               DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.273ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y116.AQ     Tcko                  0.408   dfifo_progfull<3>
                                                       DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X70Y117.B2     net (fanout=4)        1.195   dfifo_progfull<3>
    SLICE_X70Y117.B      Tilo                  0.203   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_941_o1
    SLICE_X70Y118.CLK    net (fanout=2)        0.467   rst_read_drs_dfifo_progfull[3]_AND_941_o
    -------------------------------------------------  ---------------------------
    Total                                      2.273ns (0.611ns logic, 1.662ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_3_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_3_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X70Y118.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.408ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.408ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[3]_AND_941_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y116.AQ     Tcko                  0.200   dfifo_progfull<3>
                                                       DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X70Y117.B2     net (fanout=4)        0.663   dfifo_progfull<3>
    SLICE_X70Y117.BMUX   Tilo                  0.191   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_942_o1
    SLICE_X70Y118.SR     net (fanout=2)        0.269   rst_read_drs_dfifo_progfull[3]_AND_942_o
    SLICE_X70Y118.CLK    Tremck      (-Th)    -0.085   drs_dfifo_progfull_ir_3_LDC
                                                       drs_dfifo_progfull_ir_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.408ns (0.476ns logic, 0.932ns route)
                                                       (33.8% logic, 66.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.830ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.830ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[3]_AND_941_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X70Y117.B4     net (fanout=594)      2.085   rst_read_sync
    SLICE_X70Y117.BMUX   Tilo                  0.191   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_942_o1
    SLICE_X70Y118.SR     net (fanout=2)        0.269   rst_read_drs_dfifo_progfull[3]_AND_942_o
    SLICE_X70Y118.CLK    Tremck      (-Th)    -0.085   drs_dfifo_progfull_ir_3_LDC
                                                       drs_dfifo_progfull_ir_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.830ns (0.476ns logic, 2.354ns route)
                                                       (16.8% logic, 83.2% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X70Y118.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.277ns (data path)
  Source:               DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Data Path Delay:      1.277ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y116.AQ     Tcko                  0.200   dfifo_progfull<3>
                                                       DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X70Y117.B2     net (fanout=4)        0.663   dfifo_progfull<3>
    SLICE_X70Y117.B      Tilo                  0.156   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_941_o1
    SLICE_X70Y118.CLK    net (fanout=2)        0.258   rst_read_drs_dfifo_progfull[3]_AND_941_o
    -------------------------------------------------  ---------------------------
    Total                                      1.277ns (0.356ns logic, 0.921ns route)
                                                       (27.9% logic, 72.1% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X70Y118.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.699ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Data Path Delay:      2.699ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X70Y117.B4     net (fanout=594)      2.085   rst_read_sync
    SLICE_X70Y117.B      Tilo                  0.156   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_941_o1
    SLICE_X70Y118.CLK    net (fanout=2)        0.258   rst_read_drs_dfifo_progfull[3]_AND_941_o
    -------------------------------------------------  ---------------------------
    Total                                      2.699ns (0.356ns logic, 2.343ns route)
                                                       (13.2% logic, 86.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_4_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_4_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.926ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X63Y112.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    11.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.926ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[4]_AND_939_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X62Y112.B4     net (fanout=594)      2.647   rst_read_sync
    SLICE_X62Y112.BMUX   Tilo                  0.261   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_940_o1
    SLICE_X63Y112.SR     net (fanout=2)        0.330   rst_read_drs_dfifo_progfull[4]_AND_940_o
    SLICE_X63Y112.CLK    Trck                  0.280   drs_dfifo_progfull_ir_4_LDC
                                                       drs_dfifo_progfull_ir_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.926ns (0.949ns logic, 2.977ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.585ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[4]_AND_939_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y119.AQ     Tcko                  0.447   dfifo_progfull<4>
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X62Y112.B2     net (fanout=4)        1.267   dfifo_progfull<4>
    SLICE_X62Y112.BMUX   Tilo                  0.261   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_940_o1
    SLICE_X63Y112.SR     net (fanout=2)        0.330   rst_read_drs_dfifo_progfull[4]_AND_940_o
    SLICE_X63Y112.CLK    Trck                  0.280   drs_dfifo_progfull_ir_4_LDC
                                                       drs_dfifo_progfull_ir_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.585ns (0.988ns logic, 1.597ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X63Y112.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.265ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.735ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X62Y112.B4     net (fanout=594)      2.647   rst_read_sync
    SLICE_X62Y112.B      Tilo                  0.203   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_939_o1
    SLICE_X63Y112.CLK    net (fanout=2)        0.477   rst_read_drs_dfifo_progfull[4]_AND_939_o
    -------------------------------------------------  ---------------------------
    Total                                      3.735ns (0.611ns logic, 3.124ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.606ns (requirement - data path)
  Source:               DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.394ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y119.AQ     Tcko                  0.447   dfifo_progfull<4>
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X62Y112.B2     net (fanout=4)        1.267   dfifo_progfull<4>
    SLICE_X62Y112.B      Tilo                  0.203   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_939_o1
    SLICE_X63Y112.CLK    net (fanout=2)        0.477   rst_read_drs_dfifo_progfull[4]_AND_939_o
    -------------------------------------------------  ---------------------------
    Total                                      2.394ns (0.650ns logic, 1.744ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_4_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_4_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X63Y112.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.466ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.466ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[4]_AND_939_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y119.AQ     Tcko                  0.234   dfifo_progfull<4>
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X62Y112.B2     net (fanout=4)        0.719   dfifo_progfull<4>
    SLICE_X62Y112.BMUX   Tilo                  0.191   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_940_o1
    SLICE_X63Y112.SR     net (fanout=2)        0.167   rst_read_drs_dfifo_progfull[4]_AND_940_o
    SLICE_X63Y112.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_4_LDC
                                                       drs_dfifo_progfull_ir_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.466ns (0.580ns logic, 0.886ns route)
                                                       (39.6% logic, 60.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.318ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.318ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[4]_AND_939_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X62Y112.B4     net (fanout=594)      1.605   rst_read_sync
    SLICE_X62Y112.BMUX   Tilo                  0.191   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_940_o1
    SLICE_X63Y112.SR     net (fanout=2)        0.167   rst_read_drs_dfifo_progfull[4]_AND_940_o
    SLICE_X63Y112.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_4_LDC
                                                       drs_dfifo_progfull_ir_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.318ns (0.546ns logic, 1.772ns route)
                                                       (23.6% logic, 76.4% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X63Y112.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.403ns (data path)
  Source:               DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Data Path Delay:      1.403ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y119.AQ     Tcko                  0.234   dfifo_progfull<4>
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X62Y112.B2     net (fanout=4)        0.719   dfifo_progfull<4>
    SLICE_X62Y112.B      Tilo                  0.156   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_939_o1
    SLICE_X63Y112.CLK    net (fanout=2)        0.294   rst_read_drs_dfifo_progfull[4]_AND_939_o
    -------------------------------------------------  ---------------------------
    Total                                      1.403ns (0.390ns logic, 1.013ns route)
                                                       (27.8% logic, 72.2% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X63Y112.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.255ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Data Path Delay:      2.255ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X62Y112.B4     net (fanout=594)      1.605   rst_read_sync
    SLICE_X62Y112.B      Tilo                  0.156   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_939_o1
    SLICE_X63Y112.CLK    net (fanout=2)        0.294   rst_read_drs_dfifo_progfull[4]_AND_939_o
    -------------------------------------------------  ---------------------------
    Total                                      2.255ns (0.356ns logic, 1.899ns route)
                                                       (15.8% logic, 84.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_5_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_5_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.583ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X64Y116.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.583ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[5]_AND_937_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X65Y116.D5     net (fanout=594)      3.170   rst_read_sync
    SLICE_X65Y116.DMUX   Tilo                  0.313   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_938_o1
    SLICE_X64Y116.SR     net (fanout=2)        0.462   rst_read_drs_dfifo_progfull[5]_AND_938_o
    SLICE_X64Y116.CLK    Trck                  0.230   drs_dfifo_progfull_ir_5_LDC
                                                       drs_dfifo_progfull_ir_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.583ns (0.951ns logic, 3.632ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.964ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[5]_AND_937_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y121.AQ     Tcko                  0.408   dfifo_progfull<5>
                                                       DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X65Y116.D1     net (fanout=4)        1.551   dfifo_progfull<5>
    SLICE_X65Y116.DMUX   Tilo                  0.313   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_938_o1
    SLICE_X64Y116.SR     net (fanout=2)        0.462   rst_read_drs_dfifo_progfull[5]_AND_938_o
    SLICE_X64Y116.CLK    Trck                  0.230   drs_dfifo_progfull_ir_5_LDC
                                                       drs_dfifo_progfull_ir_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.964ns (0.951ns logic, 2.013ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X64Y116.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.689ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.311ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X65Y116.D5     net (fanout=594)      3.170   rst_read_sync
    SLICE_X65Y116.D      Tilo                  0.259   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_937_o1
    SLICE_X64Y116.CLK    net (fanout=2)        0.474   rst_read_drs_dfifo_progfull[5]_AND_937_o
    -------------------------------------------------  ---------------------------
    Total                                      4.311ns (0.667ns logic, 3.644ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.308ns (requirement - data path)
  Source:               DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.692ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y121.AQ     Tcko                  0.408   dfifo_progfull<5>
                                                       DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X65Y116.D1     net (fanout=4)        1.551   dfifo_progfull<5>
    SLICE_X65Y116.D      Tilo                  0.259   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_937_o1
    SLICE_X64Y116.CLK    net (fanout=2)        0.474   rst_read_drs_dfifo_progfull[5]_AND_937_o
    -------------------------------------------------  ---------------------------
    Total                                      2.692ns (0.667ns logic, 2.025ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_5_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_5_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X64Y116.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.727ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.727ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[5]_AND_937_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y121.AQ     Tcko                  0.200   dfifo_progfull<5>
                                                       DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X65Y116.D1     net (fanout=4)        0.962   dfifo_progfull<5>
    SLICE_X65Y116.DMUX   Tilo                  0.203   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_938_o1
    SLICE_X64Y116.SR     net (fanout=2)        0.255   rst_read_drs_dfifo_progfull[5]_AND_938_o
    SLICE_X64Y116.CLK    Tremck      (-Th)    -0.107   drs_dfifo_progfull_ir_5_LDC
                                                       drs_dfifo_progfull_ir_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.727ns (0.510ns logic, 1.217ns route)
                                                       (29.5% logic, 70.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.681ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.681ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[5]_AND_937_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X65Y116.D5     net (fanout=594)      1.916   rst_read_sync
    SLICE_X65Y116.DMUX   Tilo                  0.203   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_938_o1
    SLICE_X64Y116.SR     net (fanout=2)        0.255   rst_read_drs_dfifo_progfull[5]_AND_938_o
    SLICE_X64Y116.CLK    Tremck      (-Th)    -0.107   drs_dfifo_progfull_ir_5_LDC
                                                       drs_dfifo_progfull_ir_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.681ns (0.510ns logic, 2.171ns route)
                                                       (19.0% logic, 81.0% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X64Y116.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.609ns (data path)
  Source:               DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Data Path Delay:      1.609ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y121.AQ     Tcko                  0.200   dfifo_progfull<5>
                                                       DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X65Y116.D1     net (fanout=4)        0.962   dfifo_progfull<5>
    SLICE_X65Y116.D      Tilo                  0.156   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_937_o1
    SLICE_X64Y116.CLK    net (fanout=2)        0.291   rst_read_drs_dfifo_progfull[5]_AND_937_o
    -------------------------------------------------  ---------------------------
    Total                                      1.609ns (0.356ns logic, 1.253ns route)
                                                       (22.1% logic, 77.9% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X64Y116.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.563ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Data Path Delay:      2.563ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X65Y116.D5     net (fanout=594)      1.916   rst_read_sync
    SLICE_X65Y116.D      Tilo                  0.156   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_937_o1
    SLICE_X64Y116.CLK    net (fanout=2)        0.291   rst_read_drs_dfifo_progfull[5]_AND_937_o
    -------------------------------------------------  ---------------------------
    Total                                      2.563ns (0.356ns logic, 2.207ns route)
                                                       (13.9% logic, 86.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_6_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_6_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.432ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X65Y115.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.432ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[6]_AND_935_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X65Y114.B5     net (fanout=594)      2.960   rst_read_sync
    SLICE_X65Y114.BMUX   Tilo                  0.313   drs_dfifo_progfull_ir_6_C_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_936_o1
    SLICE_X65Y115.SR     net (fanout=2)        0.471   rst_read_drs_dfifo_progfull[6]_AND_936_o
    SLICE_X65Y115.CLK    Trck                  0.280   drs_dfifo_progfull_ir_6_LDC
                                                       drs_dfifo_progfull_ir_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.432ns (1.001ns logic, 3.431ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.622ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[6]_AND_935_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y119.AQ     Tcko                  0.408   dfifo_progfull<6>
                                                       DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X65Y114.B4     net (fanout=4)        1.150   dfifo_progfull<6>
    SLICE_X65Y114.BMUX   Tilo                  0.313   drs_dfifo_progfull_ir_6_C_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_936_o1
    SLICE_X65Y115.SR     net (fanout=2)        0.471   rst_read_drs_dfifo_progfull[6]_AND_936_o
    SLICE_X65Y115.CLK    Trck                  0.280   drs_dfifo_progfull_ir_6_LDC
                                                       drs_dfifo_progfull_ir_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.622ns (1.001ns logic, 1.621ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X65Y115.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.852ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.148ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X65Y114.B5     net (fanout=594)      2.960   rst_read_sync
    SLICE_X65Y114.B      Tilo                  0.259   drs_dfifo_progfull_ir_6_C_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_935_o1
    SLICE_X65Y115.CLK    net (fanout=2)        0.521   rst_read_drs_dfifo_progfull[6]_AND_935_o
    -------------------------------------------------  ---------------------------
    Total                                      4.148ns (0.667ns logic, 3.481ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.662ns (requirement - data path)
  Source:               DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.338ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y119.AQ     Tcko                  0.408   dfifo_progfull<6>
                                                       DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X65Y114.B4     net (fanout=4)        1.150   dfifo_progfull<6>
    SLICE_X65Y114.B      Tilo                  0.259   drs_dfifo_progfull_ir_6_C_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_935_o1
    SLICE_X65Y115.CLK    net (fanout=2)        0.521   rst_read_drs_dfifo_progfull[6]_AND_935_o
    -------------------------------------------------  ---------------------------
    Total                                      2.338ns (0.667ns logic, 1.671ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_6_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_6_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X65Y115.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.456ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.456ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[6]_AND_935_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y119.AQ     Tcko                  0.200   dfifo_progfull<6>
                                                       DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X65Y114.B4     net (fanout=4)        0.634   dfifo_progfull<6>
    SLICE_X65Y114.BMUX   Tilo                  0.203   drs_dfifo_progfull_ir_6_C_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_936_o1
    SLICE_X65Y115.SR     net (fanout=2)        0.264   rst_read_drs_dfifo_progfull[6]_AND_936_o
    SLICE_X65Y115.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_6_LDC
                                                       drs_dfifo_progfull_ir_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.456ns (0.558ns logic, 0.898ns route)
                                                       (38.3% logic, 61.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.633ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.633ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[6]_AND_935_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X65Y114.B5     net (fanout=594)      1.811   rst_read_sync
    SLICE_X65Y114.BMUX   Tilo                  0.203   drs_dfifo_progfull_ir_6_C_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_936_o1
    SLICE_X65Y115.SR     net (fanout=2)        0.264   rst_read_drs_dfifo_progfull[6]_AND_936_o
    SLICE_X65Y115.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_6_LDC
                                                       drs_dfifo_progfull_ir_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.633ns (0.558ns logic, 2.075ns route)
                                                       (21.2% logic, 78.8% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X65Y115.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.248ns (data path)
  Source:               DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Data Path Delay:      1.248ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y119.AQ     Tcko                  0.200   dfifo_progfull<6>
                                                       DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X65Y114.B4     net (fanout=4)        0.634   dfifo_progfull<6>
    SLICE_X65Y114.B      Tilo                  0.156   drs_dfifo_progfull_ir_6_C_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_935_o1
    SLICE_X65Y115.CLK    net (fanout=2)        0.258   rst_read_drs_dfifo_progfull[6]_AND_935_o
    -------------------------------------------------  ---------------------------
    Total                                      1.248ns (0.356ns logic, 0.892ns route)
                                                       (28.5% logic, 71.5% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X65Y115.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.425ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Data Path Delay:      2.425ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X65Y114.B5     net (fanout=594)      1.811   rst_read_sync
    SLICE_X65Y114.B      Tilo                  0.156   drs_dfifo_progfull_ir_6_C_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_935_o1
    SLICE_X65Y115.CLK    net (fanout=2)        0.258   rst_read_drs_dfifo_progfull[6]_AND_935_o
    -------------------------------------------------  ---------------------------
    Total                                      2.425ns (0.356ns logic, 2.069ns route)
                                                       (14.7% logic, 85.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_7_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_7_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.894ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X69Y117.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.894ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[7]_AND_933_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X68Y117.D2     net (fanout=594)      3.625   rst_read_sync
    SLICE_X68Y117.DMUX   Tilo                  0.251   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_934_o1
    SLICE_X69Y117.SR     net (fanout=2)        0.330   rst_read_drs_dfifo_progfull[7]_AND_934_o
    SLICE_X69Y117.CLK    Trck                  0.280   drs_dfifo_progfull_ir_7_LDC
                                                       drs_dfifo_progfull_ir_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.894ns (0.939ns logic, 3.955ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.761ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[7]_AND_933_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y120.AQ     Tcko                  0.447   dfifo_progfull<7>
                                                       DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X68Y117.D5     net (fanout=4)        1.453   dfifo_progfull<7>
    SLICE_X68Y117.DMUX   Tilo                  0.251   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_934_o1
    SLICE_X69Y117.SR     net (fanout=2)        0.330   rst_read_drs_dfifo_progfull[7]_AND_934_o
    SLICE_X69Y117.CLK    Trck                  0.280   drs_dfifo_progfull_ir_7_LDC
                                                       drs_dfifo_progfull_ir_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.761ns (0.978ns logic, 1.783ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X69Y117.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.288ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.712ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.408   rst_read_sync
                                                       rst_read_sync
    SLICE_X68Y117.D2     net (fanout=594)      3.625   rst_read_sync
    SLICE_X68Y117.D      Tilo                  0.205   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_933_o1
    SLICE_X69Y117.CLK    net (fanout=2)        0.474   rst_read_drs_dfifo_progfull[7]_AND_933_o
    -------------------------------------------------  ---------------------------
    Total                                      4.712ns (0.613ns logic, 4.099ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.421ns (requirement - data path)
  Source:               DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.579ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y120.AQ     Tcko                  0.447   dfifo_progfull<7>
                                                       DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X68Y117.D5     net (fanout=4)        1.453   dfifo_progfull<7>
    SLICE_X68Y117.D      Tilo                  0.205   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_933_o1
    SLICE_X69Y117.CLK    net (fanout=2)        0.474   rst_read_drs_dfifo_progfull[7]_AND_933_o
    -------------------------------------------------  ---------------------------
    Total                                      2.579ns (0.652ns logic, 1.927ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_7_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_7_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X69Y117.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.590ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.590ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[7]_AND_933_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y120.AQ     Tcko                  0.234   dfifo_progfull<7>
                                                       DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X68Y117.D5     net (fanout=4)        0.851   dfifo_progfull<7>
    SLICE_X68Y117.DMUX   Tilo                  0.183   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_934_o1
    SLICE_X69Y117.SR     net (fanout=2)        0.167   rst_read_drs_dfifo_progfull[7]_AND_934_o
    SLICE_X69Y117.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_7_LDC
                                                       drs_dfifo_progfull_ir_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.590ns (0.572ns logic, 1.018ns route)
                                                       (36.0% logic, 64.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.969ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.969ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[7]_AND_933_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X68Y117.D2     net (fanout=594)      2.264   rst_read_sync
    SLICE_X68Y117.DMUX   Tilo                  0.183   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_934_o1
    SLICE_X69Y117.SR     net (fanout=2)        0.167   rst_read_drs_dfifo_progfull[7]_AND_934_o
    SLICE_X69Y117.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_7_LDC
                                                       drs_dfifo_progfull_ir_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.969ns (0.538ns logic, 2.431ns route)
                                                       (18.1% logic, 81.9% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X69Y117.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.518ns (data path)
  Source:               DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Data Path Delay:      1.518ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y120.AQ     Tcko                  0.234   dfifo_progfull<7>
                                                       DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X68Y117.D5     net (fanout=4)        0.851   dfifo_progfull<7>
    SLICE_X68Y117.D      Tilo                  0.142   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_933_o1
    SLICE_X69Y117.CLK    net (fanout=2)        0.291   rst_read_drs_dfifo_progfull[7]_AND_933_o
    -------------------------------------------------  ---------------------------
    Total                                      1.518ns (0.376ns logic, 1.142ns route)
                                                       (24.8% logic, 75.2% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X69Y117.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.897ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Data Path Delay:      2.897ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y94.DQ      Tcko                  0.200   rst_read_sync
                                                       rst_read_sync
    SLICE_X68Y117.D2     net (fanout=594)      2.264   rst_read_sync
    SLICE_X68Y117.D      Tilo                  0.142   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_933_o1
    SLICE_X69Y117.CLK    net (fanout=2)        0.291   rst_read_drs_dfifo_progfull[7]_AND_933_o
    -------------------------------------------------  ---------------------------
    Total                                      2.897ns (0.342ns logic, 2.555ns route)
                                                       (11.8% logic, 88.2% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_OSC
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_OSC                         |      8.000ns|      5.340ns|      7.974ns|            0|            0|            0|       282358|
| TS_dcm_gmii_clk0              |      8.000ns|      5.183ns|          N/A|            0|            0|         2236|            0|
| TS_dcm_v5_clkout0             |      7.500ns|      7.460ns|      6.183ns|            0|            0|       142548|           64|
|  TS_TO_drs_dtapbuf_0_LDC      |      7.500ns|      5.440ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_14_LDC |      7.500ns|      5.069ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_13_LDC |      7.500ns|      3.886ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_12_LDC |      7.500ns|      4.629ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_11_LDC |      7.500ns|      4.086ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_10_LDC |      7.500ns|      4.534ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_9_LDC  |      7.500ns|      6.183ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_6_LDC  |      7.500ns|      5.295ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_8_LDC  |      7.500ns|      5.786ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_7_LDC  |      7.500ns|      4.740ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_5_LDC  |      7.500ns|      5.723ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_4_LDC  |      7.500ns|      6.019ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_3_LDC  |      7.500ns|      4.619ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_2_LDC  |      7.500ns|      4.980ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_1_LDC  |      7.500ns|      4.824ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_0_LDC  |      7.500ns|      5.093ns|          N/A|            0|            0|            4|            0|
| TS_dcm_v5_clkout2             |     30.000ns|     29.398ns|          N/A|            0|            0|            2|            0|
| TS_dcm_v5_clkout1             |     15.000ns|     14.952ns|      5.671ns|            0|            0|       137440|           68|
|  TS_TO_drs_sampfreq_reg_7_LDC |     15.000ns|      5.671ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_6_LDC |     15.000ns|      5.029ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_5_LDC |     15.000ns|      4.083ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_4_LDC |     15.000ns|      3.495ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_3_LDC |     15.000ns|      4.920ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_2_LDC |     15.000ns|      5.058ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_1_LDC |     15.000ns|      4.361ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_0_LDC |     15.000ns|      4.947ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_cfifo_progfull_ir_L|     15.000ns|      4.921ns|          N/A|            0|            0|            4|            0|
|  DC                           |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_0|     15.000ns|      4.834ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_1|     15.000ns|      4.906ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_2|     15.000ns|      4.336ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_3|     15.000ns|      4.777ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_4|     15.000ns|      3.926ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_5|     15.000ns|      4.583ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_6|     15.000ns|      4.432ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_7|     15.000ns|      4.894ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_AD9222_DCO
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_AD9222_DCO                  |      5.000ns|      0.925ns|      4.984ns|            0|            0|            0|         1808|
| TS_adc_ioclk_inv              |      5.000ns|      0.814ns|          N/A|            0|            0|            0|            0|
| TS_adc_ioclk_inv2             |      5.000ns|      0.814ns|          N/A|            0|            0|            0|            0|
| TS_adc_divclk                 |      5.000ns|      4.984ns|          N/A|            0|            0|         1808|            0|
| TS_adc_ioclk2                 |      5.000ns|      0.818ns|          N/A|            0|            0|            0|            0|
| TS_adc_ioclk                  |      5.000ns|      0.818ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_BP_EXTCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_BP_EXTCLK                   |    100.000ns|     32.000ns|      7.062ns|            0|            0|            0|        41298|
| TS_dcm_extclk_clkfx           |     25.000ns|      1.730ns|          N/A|            0|            0|            0|            0|
| TS_dcm_extclk_clk180          |    100.000ns|      7.062ns|      6.354ns|            0|            0|        41266|           32|
|  TS_TO_drs_sampfreq_TenMreg_7_|    100.000ns|      4.662ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_6_|    100.000ns|      4.283ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_3_|    100.000ns|      4.846ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_5_|    100.000ns|      4.429ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_4_|    100.000ns|      3.469ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_2_|    100.000ns|      5.599ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_1_|    100.000ns|      6.354ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_0_|    100.000ns|      4.712ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock AD9222_DCO_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AD9222_DCO_N   |    4.984|         |         |         |
AD9222_DCO_P   |    4.984|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock AD9222_DCO_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AD9222_DCO_N   |    4.984|         |         |         |
AD9222_DCO_P   |    4.984|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock BP_EXTCLK_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BP_EXTCLK_N    |    7.062|         |         |         |
BP_EXTCLK_P    |    7.062|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock BP_EXTCLK_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BP_EXTCLK_N    |    7.062|         |         |         |
BP_EXTCLK_P    |    7.062|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DRS_DTAP<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DRS_DTAP<0>    |         |         |    0.311|    0.311|
OSC            |         |         |    5.399|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ETH_TX_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ETH_TX_CLK     |    5.183|         |         |         |
OSC            |    5.183|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock OSC
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ETH_TX_CLK     |    5.183|         |         |         |
OSC            |   13.134|    1.342|    3.119|    1.247|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 325464 paths, 0 nets, and 52244 connections

Design statistics:
   Minimum period:  32.000ns{1}   (Maximum frequency:  31.250MHz)
   Maximum path delay from/to any node:   6.354ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed SAT 16 JUN 12:45:49 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 646 MB



