Running: E:\sophomore\Logic\ISE14.7\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/Download/OExp_final 2/OExp_final 2/OExp12/micro_isim_beh.exe -prj D:/Download/OExp_final 2/OExp_final 2/OExp12/micro_beh.prj work.micro work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Download/OExp_final 2/OExp_final 2/OExp12/MUX4T1_5.v" into library work
Analyzing Verilog file "D:/Download/OExp_final 2/OExp_final 2/OExp12/MCtrl.v" into library work
Analyzing Verilog file "D:/Download/OExp_final 2/OExp_final 2/OExp12/micro.v" into library work
Analyzing Verilog file "E:/sophomore/Logic/ISE14.7/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 160032 KB
Fuse CPU Usage: 202 ms
Compiling module MUX4T1_5
Compiling module MCtrl
Compiling module micro
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable D:/Download/OExp_final 2/OExp_final 2/OExp12/micro_isim_beh.exe
Fuse Memory Usage: 165508 KB
Fuse CPU Usage: 265 ms
