
g031k8.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005250  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a8c  0800530c  0800530c  0000630c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005d98  08005d98  0000700c  2**0
                  CONTENTS
  4 .ARM          00000008  08005d98  08005d98  00006d98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005da0  08005da0  0000700c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005da0  08005da0  00006da0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005da4  08005da4  00006da4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08005da8  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001050  2000000c  08005db4  0000700c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000105c  08005db4  0000705c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000700c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001fa48  00000000  00000000  00007034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003930  00000000  00000000  00026a7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fd0  00000000  00000000  0002a3b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001758  00000000  00000000  0002b380  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017aec  00000000  00000000  0002cad8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000207a1  00000000  00000000  000445c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009b4c8  00000000  00000000  00064d65  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010022d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002ad4  00000000  00000000  00100270  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loclists 0000d756  00000000  00000000  00102d44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000057  00000000  00000000  0011049a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000000c 	.word	0x2000000c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	080052f4 	.word	0x080052f4

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000010 	.word	0x20000010
 8000100:	080052f4 	.word	0x080052f4

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	@ 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			@ (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			@ (mov r8, r8)

0800021c <__aeabi_uldivmod>:
 800021c:	2b00      	cmp	r3, #0
 800021e:	d111      	bne.n	8000244 <__aeabi_uldivmod+0x28>
 8000220:	2a00      	cmp	r2, #0
 8000222:	d10f      	bne.n	8000244 <__aeabi_uldivmod+0x28>
 8000224:	2900      	cmp	r1, #0
 8000226:	d100      	bne.n	800022a <__aeabi_uldivmod+0xe>
 8000228:	2800      	cmp	r0, #0
 800022a:	d002      	beq.n	8000232 <__aeabi_uldivmod+0x16>
 800022c:	2100      	movs	r1, #0
 800022e:	43c9      	mvns	r1, r1
 8000230:	0008      	movs	r0, r1
 8000232:	b407      	push	{r0, r1, r2}
 8000234:	4802      	ldr	r0, [pc, #8]	@ (8000240 <__aeabi_uldivmod+0x24>)
 8000236:	a102      	add	r1, pc, #8	@ (adr r1, 8000240 <__aeabi_uldivmod+0x24>)
 8000238:	1840      	adds	r0, r0, r1
 800023a:	9002      	str	r0, [sp, #8]
 800023c:	bd03      	pop	{r0, r1, pc}
 800023e:	46c0      	nop			@ (mov r8, r8)
 8000240:	ffffffd9 	.word	0xffffffd9
 8000244:	b403      	push	{r0, r1}
 8000246:	4668      	mov	r0, sp
 8000248:	b501      	push	{r0, lr}
 800024a:	9802      	ldr	r0, [sp, #8]
 800024c:	f000 f806 	bl	800025c <__udivmoddi4>
 8000250:	9b01      	ldr	r3, [sp, #4]
 8000252:	469e      	mov	lr, r3
 8000254:	b002      	add	sp, #8
 8000256:	bc0c      	pop	{r2, r3}
 8000258:	4770      	bx	lr
 800025a:	46c0      	nop			@ (mov r8, r8)

0800025c <__udivmoddi4>:
 800025c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800025e:	4657      	mov	r7, sl
 8000260:	464e      	mov	r6, r9
 8000262:	4645      	mov	r5, r8
 8000264:	46de      	mov	lr, fp
 8000266:	b5e0      	push	{r5, r6, r7, lr}
 8000268:	0004      	movs	r4, r0
 800026a:	000d      	movs	r5, r1
 800026c:	4692      	mov	sl, r2
 800026e:	4699      	mov	r9, r3
 8000270:	b083      	sub	sp, #12
 8000272:	428b      	cmp	r3, r1
 8000274:	d830      	bhi.n	80002d8 <__udivmoddi4+0x7c>
 8000276:	d02d      	beq.n	80002d4 <__udivmoddi4+0x78>
 8000278:	4649      	mov	r1, r9
 800027a:	4650      	mov	r0, sl
 800027c:	f000 f8ba 	bl	80003f4 <__clzdi2>
 8000280:	0029      	movs	r1, r5
 8000282:	0006      	movs	r6, r0
 8000284:	0020      	movs	r0, r4
 8000286:	f000 f8b5 	bl	80003f4 <__clzdi2>
 800028a:	1a33      	subs	r3, r6, r0
 800028c:	4698      	mov	r8, r3
 800028e:	3b20      	subs	r3, #32
 8000290:	d434      	bmi.n	80002fc <__udivmoddi4+0xa0>
 8000292:	469b      	mov	fp, r3
 8000294:	4653      	mov	r3, sl
 8000296:	465a      	mov	r2, fp
 8000298:	4093      	lsls	r3, r2
 800029a:	4642      	mov	r2, r8
 800029c:	001f      	movs	r7, r3
 800029e:	4653      	mov	r3, sl
 80002a0:	4093      	lsls	r3, r2
 80002a2:	001e      	movs	r6, r3
 80002a4:	42af      	cmp	r7, r5
 80002a6:	d83b      	bhi.n	8000320 <__udivmoddi4+0xc4>
 80002a8:	42af      	cmp	r7, r5
 80002aa:	d100      	bne.n	80002ae <__udivmoddi4+0x52>
 80002ac:	e079      	b.n	80003a2 <__udivmoddi4+0x146>
 80002ae:	465b      	mov	r3, fp
 80002b0:	1ba4      	subs	r4, r4, r6
 80002b2:	41bd      	sbcs	r5, r7
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	da00      	bge.n	80002ba <__udivmoddi4+0x5e>
 80002b8:	e076      	b.n	80003a8 <__udivmoddi4+0x14c>
 80002ba:	2200      	movs	r2, #0
 80002bc:	2300      	movs	r3, #0
 80002be:	9200      	str	r2, [sp, #0]
 80002c0:	9301      	str	r3, [sp, #4]
 80002c2:	2301      	movs	r3, #1
 80002c4:	465a      	mov	r2, fp
 80002c6:	4093      	lsls	r3, r2
 80002c8:	9301      	str	r3, [sp, #4]
 80002ca:	2301      	movs	r3, #1
 80002cc:	4642      	mov	r2, r8
 80002ce:	4093      	lsls	r3, r2
 80002d0:	9300      	str	r3, [sp, #0]
 80002d2:	e029      	b.n	8000328 <__udivmoddi4+0xcc>
 80002d4:	4282      	cmp	r2, r0
 80002d6:	d9cf      	bls.n	8000278 <__udivmoddi4+0x1c>
 80002d8:	2200      	movs	r2, #0
 80002da:	2300      	movs	r3, #0
 80002dc:	9200      	str	r2, [sp, #0]
 80002de:	9301      	str	r3, [sp, #4]
 80002e0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80002e2:	2b00      	cmp	r3, #0
 80002e4:	d001      	beq.n	80002ea <__udivmoddi4+0x8e>
 80002e6:	601c      	str	r4, [r3, #0]
 80002e8:	605d      	str	r5, [r3, #4]
 80002ea:	9800      	ldr	r0, [sp, #0]
 80002ec:	9901      	ldr	r1, [sp, #4]
 80002ee:	b003      	add	sp, #12
 80002f0:	bcf0      	pop	{r4, r5, r6, r7}
 80002f2:	46bb      	mov	fp, r7
 80002f4:	46b2      	mov	sl, r6
 80002f6:	46a9      	mov	r9, r5
 80002f8:	46a0      	mov	r8, r4
 80002fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002fc:	4642      	mov	r2, r8
 80002fe:	469b      	mov	fp, r3
 8000300:	2320      	movs	r3, #32
 8000302:	1a9b      	subs	r3, r3, r2
 8000304:	4652      	mov	r2, sl
 8000306:	40da      	lsrs	r2, r3
 8000308:	4641      	mov	r1, r8
 800030a:	0013      	movs	r3, r2
 800030c:	464a      	mov	r2, r9
 800030e:	408a      	lsls	r2, r1
 8000310:	0017      	movs	r7, r2
 8000312:	4642      	mov	r2, r8
 8000314:	431f      	orrs	r7, r3
 8000316:	4653      	mov	r3, sl
 8000318:	4093      	lsls	r3, r2
 800031a:	001e      	movs	r6, r3
 800031c:	42af      	cmp	r7, r5
 800031e:	d9c3      	bls.n	80002a8 <__udivmoddi4+0x4c>
 8000320:	2200      	movs	r2, #0
 8000322:	2300      	movs	r3, #0
 8000324:	9200      	str	r2, [sp, #0]
 8000326:	9301      	str	r3, [sp, #4]
 8000328:	4643      	mov	r3, r8
 800032a:	2b00      	cmp	r3, #0
 800032c:	d0d8      	beq.n	80002e0 <__udivmoddi4+0x84>
 800032e:	07fb      	lsls	r3, r7, #31
 8000330:	0872      	lsrs	r2, r6, #1
 8000332:	431a      	orrs	r2, r3
 8000334:	4646      	mov	r6, r8
 8000336:	087b      	lsrs	r3, r7, #1
 8000338:	e00e      	b.n	8000358 <__udivmoddi4+0xfc>
 800033a:	42ab      	cmp	r3, r5
 800033c:	d101      	bne.n	8000342 <__udivmoddi4+0xe6>
 800033e:	42a2      	cmp	r2, r4
 8000340:	d80c      	bhi.n	800035c <__udivmoddi4+0x100>
 8000342:	1aa4      	subs	r4, r4, r2
 8000344:	419d      	sbcs	r5, r3
 8000346:	2001      	movs	r0, #1
 8000348:	1924      	adds	r4, r4, r4
 800034a:	416d      	adcs	r5, r5
 800034c:	2100      	movs	r1, #0
 800034e:	3e01      	subs	r6, #1
 8000350:	1824      	adds	r4, r4, r0
 8000352:	414d      	adcs	r5, r1
 8000354:	2e00      	cmp	r6, #0
 8000356:	d006      	beq.n	8000366 <__udivmoddi4+0x10a>
 8000358:	42ab      	cmp	r3, r5
 800035a:	d9ee      	bls.n	800033a <__udivmoddi4+0xde>
 800035c:	3e01      	subs	r6, #1
 800035e:	1924      	adds	r4, r4, r4
 8000360:	416d      	adcs	r5, r5
 8000362:	2e00      	cmp	r6, #0
 8000364:	d1f8      	bne.n	8000358 <__udivmoddi4+0xfc>
 8000366:	9800      	ldr	r0, [sp, #0]
 8000368:	9901      	ldr	r1, [sp, #4]
 800036a:	465b      	mov	r3, fp
 800036c:	1900      	adds	r0, r0, r4
 800036e:	4169      	adcs	r1, r5
 8000370:	2b00      	cmp	r3, #0
 8000372:	db24      	blt.n	80003be <__udivmoddi4+0x162>
 8000374:	002b      	movs	r3, r5
 8000376:	465a      	mov	r2, fp
 8000378:	4644      	mov	r4, r8
 800037a:	40d3      	lsrs	r3, r2
 800037c:	002a      	movs	r2, r5
 800037e:	40e2      	lsrs	r2, r4
 8000380:	001c      	movs	r4, r3
 8000382:	465b      	mov	r3, fp
 8000384:	0015      	movs	r5, r2
 8000386:	2b00      	cmp	r3, #0
 8000388:	db2a      	blt.n	80003e0 <__udivmoddi4+0x184>
 800038a:	0026      	movs	r6, r4
 800038c:	409e      	lsls	r6, r3
 800038e:	0033      	movs	r3, r6
 8000390:	0026      	movs	r6, r4
 8000392:	4647      	mov	r7, r8
 8000394:	40be      	lsls	r6, r7
 8000396:	0032      	movs	r2, r6
 8000398:	1a80      	subs	r0, r0, r2
 800039a:	4199      	sbcs	r1, r3
 800039c:	9000      	str	r0, [sp, #0]
 800039e:	9101      	str	r1, [sp, #4]
 80003a0:	e79e      	b.n	80002e0 <__udivmoddi4+0x84>
 80003a2:	42a3      	cmp	r3, r4
 80003a4:	d8bc      	bhi.n	8000320 <__udivmoddi4+0xc4>
 80003a6:	e782      	b.n	80002ae <__udivmoddi4+0x52>
 80003a8:	4642      	mov	r2, r8
 80003aa:	2320      	movs	r3, #32
 80003ac:	2100      	movs	r1, #0
 80003ae:	1a9b      	subs	r3, r3, r2
 80003b0:	2200      	movs	r2, #0
 80003b2:	9100      	str	r1, [sp, #0]
 80003b4:	9201      	str	r2, [sp, #4]
 80003b6:	2201      	movs	r2, #1
 80003b8:	40da      	lsrs	r2, r3
 80003ba:	9201      	str	r2, [sp, #4]
 80003bc:	e785      	b.n	80002ca <__udivmoddi4+0x6e>
 80003be:	4642      	mov	r2, r8
 80003c0:	2320      	movs	r3, #32
 80003c2:	1a9b      	subs	r3, r3, r2
 80003c4:	002a      	movs	r2, r5
 80003c6:	4646      	mov	r6, r8
 80003c8:	409a      	lsls	r2, r3
 80003ca:	0023      	movs	r3, r4
 80003cc:	40f3      	lsrs	r3, r6
 80003ce:	4644      	mov	r4, r8
 80003d0:	4313      	orrs	r3, r2
 80003d2:	002a      	movs	r2, r5
 80003d4:	40e2      	lsrs	r2, r4
 80003d6:	001c      	movs	r4, r3
 80003d8:	465b      	mov	r3, fp
 80003da:	0015      	movs	r5, r2
 80003dc:	2b00      	cmp	r3, #0
 80003de:	dad4      	bge.n	800038a <__udivmoddi4+0x12e>
 80003e0:	4642      	mov	r2, r8
 80003e2:	002f      	movs	r7, r5
 80003e4:	2320      	movs	r3, #32
 80003e6:	0026      	movs	r6, r4
 80003e8:	4097      	lsls	r7, r2
 80003ea:	1a9b      	subs	r3, r3, r2
 80003ec:	40de      	lsrs	r6, r3
 80003ee:	003b      	movs	r3, r7
 80003f0:	4333      	orrs	r3, r6
 80003f2:	e7cd      	b.n	8000390 <__udivmoddi4+0x134>

080003f4 <__clzdi2>:
 80003f4:	b510      	push	{r4, lr}
 80003f6:	2900      	cmp	r1, #0
 80003f8:	d103      	bne.n	8000402 <__clzdi2+0xe>
 80003fa:	f000 f807 	bl	800040c <__clzsi2>
 80003fe:	3020      	adds	r0, #32
 8000400:	e002      	b.n	8000408 <__clzdi2+0x14>
 8000402:	0008      	movs	r0, r1
 8000404:	f000 f802 	bl	800040c <__clzsi2>
 8000408:	bd10      	pop	{r4, pc}
 800040a:	46c0      	nop			@ (mov r8, r8)

0800040c <__clzsi2>:
 800040c:	211c      	movs	r1, #28
 800040e:	2301      	movs	r3, #1
 8000410:	041b      	lsls	r3, r3, #16
 8000412:	4298      	cmp	r0, r3
 8000414:	d301      	bcc.n	800041a <__clzsi2+0xe>
 8000416:	0c00      	lsrs	r0, r0, #16
 8000418:	3910      	subs	r1, #16
 800041a:	0a1b      	lsrs	r3, r3, #8
 800041c:	4298      	cmp	r0, r3
 800041e:	d301      	bcc.n	8000424 <__clzsi2+0x18>
 8000420:	0a00      	lsrs	r0, r0, #8
 8000422:	3908      	subs	r1, #8
 8000424:	091b      	lsrs	r3, r3, #4
 8000426:	4298      	cmp	r0, r3
 8000428:	d301      	bcc.n	800042e <__clzsi2+0x22>
 800042a:	0900      	lsrs	r0, r0, #4
 800042c:	3904      	subs	r1, #4
 800042e:	a202      	add	r2, pc, #8	@ (adr r2, 8000438 <__clzsi2+0x2c>)
 8000430:	5c10      	ldrb	r0, [r2, r0]
 8000432:	1840      	adds	r0, r0, r1
 8000434:	4770      	bx	lr
 8000436:	46c0      	nop			@ (mov r8, r8)
 8000438:	02020304 	.word	0x02020304
 800043c:	01010101 	.word	0x01010101
	...

08000448 <SystemClock_Config>:
UART_HandleTypeDef huart2;


//FUNCTIONS
void SystemClock_Config(void)
{
 8000448:	b500      	push	{lr}
 800044a:	b093      	sub	sp, #76	@ 0x4c
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800044c:	2238      	movs	r2, #56	@ 0x38
 800044e:	2100      	movs	r1, #0
 8000450:	a804      	add	r0, sp, #16
 8000452:	f004 ff23 	bl	800529c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000456:	2210      	movs	r2, #16
 8000458:	2100      	movs	r1, #0
 800045a:	4668      	mov	r0, sp
 800045c:	f004 ff1e 	bl	800529c <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000460:	2080      	movs	r0, #128	@ 0x80
 8000462:	0080      	lsls	r0, r0, #2
 8000464:	f002 fbe4 	bl	8002c30 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000468:	2302      	movs	r3, #2
 800046a:	9304      	str	r3, [sp, #16]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800046c:	930b      	str	r3, [sp, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800046e:	930c      	str	r3, [sp, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
  RCC_OscInitStruct.PLL.PLLN = 8;
 8000470:	3306      	adds	r3, #6
 8000472:	930e      	str	r3, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000474:	2380      	movs	r3, #128	@ 0x80
 8000476:	029b      	lsls	r3, r3, #10
 8000478:	930f      	str	r3, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 800047a:	23c0      	movs	r3, #192	@ 0xc0
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800047c:	2280      	movs	r2, #128	@ 0x80
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 800047e:	04db      	lsls	r3, r3, #19
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000480:	0052      	lsls	r2, r2, #1
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 8000482:	9310      	str	r3, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000484:	2380      	movs	r3, #128	@ 0x80
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000486:	2140      	movs	r1, #64	@ 0x40
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000488:	9207      	str	r2, [sp, #28]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 800048a:	2200      	movs	r2, #0
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800048c:	059b      	lsls	r3, r3, #22
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800048e:	a804      	add	r0, sp, #16
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000490:	9208      	str	r2, [sp, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000492:	9109      	str	r1, [sp, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000494:	920d      	str	r2, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000496:	9311      	str	r3, [sp, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000498:	f002 fbfa 	bl	8002c90 <HAL_RCC_OscConfig>
 800049c:	2800      	cmp	r0, #0
 800049e:	d001      	beq.n	80004a4 <SystemClock_Config+0x5c>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004a0:	b672      	cpsid	i

void Error_Handler(void)
{
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004a2:	e7fe      	b.n	80004a2 <SystemClock_Config+0x5a>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004a4:	2207      	movs	r2, #7
 80004a6:	2302      	movs	r3, #2
 80004a8:	9200      	str	r2, [sp, #0]
 80004aa:	9301      	str	r3, [sp, #4]
 80004ac:	2200      	movs	r2, #0
 80004ae:	2300      	movs	r3, #0
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80004b0:	2102      	movs	r1, #2
 80004b2:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004b4:	9202      	str	r2, [sp, #8]
 80004b6:	9303      	str	r3, [sp, #12]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80004b8:	f002 fea0 	bl	80031fc <HAL_RCC_ClockConfig>
 80004bc:	2800      	cmp	r0, #0
 80004be:	d001      	beq.n	80004c4 <SystemClock_Config+0x7c>
 80004c0:	b672      	cpsid	i
  while (1)
 80004c2:	e7fe      	b.n	80004c2 <SystemClock_Config+0x7a>
}
 80004c4:	b013      	add	sp, #76	@ 0x4c
 80004c6:	bd00      	pop	{pc}

080004c8 <MX_ADC1_Init>:
{
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	b084      	sub	sp, #16
  ADC_ChannelConfTypeDef sConfig = {0};
 80004cc:	220c      	movs	r2, #12
 80004ce:	2100      	movs	r1, #0
 80004d0:	a801      	add	r0, sp, #4
 80004d2:	f004 fee3 	bl	800529c <memset>
  hadc1.Instance = ADC1;
 80004d6:	4c2c      	ldr	r4, [pc, #176]	@ (8000588 <MX_ADC1_Init+0xc0>)
 80004d8:	4b2c      	ldr	r3, [pc, #176]	@ (800058c <MX_ADC1_Init+0xc4>)
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80004da:	2280      	movs	r2, #128	@ 0x80
  hadc1.Instance = ADC1;
 80004dc:	6023      	str	r3, [r4, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80004de:	2380      	movs	r3, #128	@ 0x80
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80004e0:	0392      	lsls	r2, r2, #14
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80004e2:	2120      	movs	r1, #32
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80004e4:	6122      	str	r2, [r4, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80004e6:	2200      	movs	r2, #0
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80004e8:	05db      	lsls	r3, r3, #23
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80004ea:	2508      	movs	r5, #8
  hadc1.Init.NbrOfConversion = 4;
 80004ec:	2604      	movs	r6, #4
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80004ee:	6063      	str	r3, [r4, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80004f0:	2300      	movs	r3, #0
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80004f2:	5462      	strb	r2, [r4, r1]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80004f4:	310c      	adds	r1, #12
 80004f6:	5462      	strb	r2, [r4, r1]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80004f8:	0020      	movs	r0, r4
  hadc1.Init.OversamplingMode = DISABLE;
 80004fa:	3110      	adds	r1, #16
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80004fc:	60a3      	str	r3, [r4, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80004fe:	60e3      	str	r3, [r4, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000500:	6165      	str	r5, [r4, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000502:	8323      	strh	r3, [r4, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000504:	76a2      	strb	r2, [r4, #26]
  hadc1.Init.NbrOfConversion = 4;
 8000506:	61e6      	str	r6, [r4, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000508:	6263      	str	r3, [r4, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800050a:	62a3      	str	r3, [r4, #40]	@ 0x28
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800050c:	6323      	str	r3, [r4, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 800050e:	6363      	str	r3, [r4, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 8000510:	63a3      	str	r3, [r4, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8000512:	5462      	strb	r2, [r4, r1]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8000514:	64e3      	str	r3, [r4, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000516:	f001 fcfd 	bl	8001f14 <HAL_ADC_Init>
 800051a:	2800      	cmp	r0, #0
 800051c:	d001      	beq.n	8000522 <MX_ADC1_Init+0x5a>
 800051e:	b672      	cpsid	i
  while (1)
 8000520:	e7fe      	b.n	8000520 <MX_ADC1_Init+0x58>
  sConfig.Channel = ADC_CHANNEL_0;
 8000522:	2301      	movs	r3, #1
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000524:	9002      	str	r0, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8000526:	9003      	str	r0, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000528:	a901      	add	r1, sp, #4
 800052a:	0020      	movs	r0, r4
  sConfig.Channel = ADC_CHANNEL_0;
 800052c:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800052e:	f001 fe6b 	bl	8002208 <HAL_ADC_ConfigChannel>
 8000532:	2800      	cmp	r0, #0
 8000534:	d001      	beq.n	800053a <MX_ADC1_Init+0x72>
 8000536:	b672      	cpsid	i
  while (1)
 8000538:	e7fe      	b.n	8000538 <MX_ADC1_Init+0x70>
  sConfig.Channel = ADC_CHANNEL_1;
 800053a:	4b15      	ldr	r3, [pc, #84]	@ (8000590 <MX_ADC1_Init+0xc8>)
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 800053c:	9003      	str	r0, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800053e:	a901      	add	r1, sp, #4
 8000540:	0020      	movs	r0, r4
  sConfig.Channel = ADC_CHANNEL_1;
 8000542:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000544:	9602      	str	r6, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000546:	f001 fe5f 	bl	8002208 <HAL_ADC_ConfigChannel>
 800054a:	2800      	cmp	r0, #0
 800054c:	d001      	beq.n	8000552 <MX_ADC1_Init+0x8a>
 800054e:	b672      	cpsid	i
  while (1)
 8000550:	e7fe      	b.n	8000550 <MX_ADC1_Init+0x88>
  sConfig.Channel = ADC_CHANNEL_4;
 8000552:	4b10      	ldr	r3, [pc, #64]	@ (8000594 <MX_ADC1_Init+0xcc>)
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8000554:	9003      	str	r0, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000556:	a901      	add	r1, sp, #4
 8000558:	0020      	movs	r0, r4
  sConfig.Channel = ADC_CHANNEL_4;
 800055a:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800055c:	9502      	str	r5, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800055e:	f001 fe53 	bl	8002208 <HAL_ADC_ConfigChannel>
 8000562:	2800      	cmp	r0, #0
 8000564:	d001      	beq.n	800056a <MX_ADC1_Init+0xa2>
 8000566:	b672      	cpsid	i
  while (1)
 8000568:	e7fe      	b.n	8000568 <MX_ADC1_Init+0xa0>
  sConfig.Channel = ADC_CHANNEL_5;
 800056a:	4b0b      	ldr	r3, [pc, #44]	@ (8000598 <MX_ADC1_Init+0xd0>)
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 800056c:	9003      	str	r0, [sp, #12]
  sConfig.Channel = ADC_CHANNEL_5;
 800056e:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000570:	230c      	movs	r3, #12
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000572:	0020      	movs	r0, r4
 8000574:	a901      	add	r1, sp, #4
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000576:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000578:	f001 fe46 	bl	8002208 <HAL_ADC_ConfigChannel>
 800057c:	2800      	cmp	r0, #0
 800057e:	d001      	beq.n	8000584 <MX_ADC1_Init+0xbc>
 8000580:	b672      	cpsid	i
  while (1)
 8000582:	e7fe      	b.n	8000582 <MX_ADC1_Init+0xba>
}
 8000584:	b004      	add	sp, #16
 8000586:	bd70      	pop	{r4, r5, r6, pc}
 8000588:	20000580 	.word	0x20000580
 800058c:	40012400 	.word	0x40012400
 8000590:	04000002 	.word	0x04000002
 8000594:	10000010 	.word	0x10000010
 8000598:	14000020 	.word	0x14000020

0800059c <MX_TIM14_Init>:
{
 800059c:	b510      	push	{r4, lr}
 800059e:	b088      	sub	sp, #32
  TIM_OC_InitTypeDef sConfigOC = {0};
 80005a0:	221c      	movs	r2, #28
 80005a2:	2100      	movs	r1, #0
 80005a4:	4668      	mov	r0, sp
 80005a6:	f004 fe79 	bl	800529c <memset>
  htim14.Instance = TIM14;
 80005aa:	4c18      	ldr	r4, [pc, #96]	@ (800060c <MX_TIM14_Init+0x70>)
 80005ac:	4b18      	ldr	r3, [pc, #96]	@ (8000610 <MX_TIM14_Init+0x74>)
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 80005ae:	0020      	movs	r0, r4
  htim14.Instance = TIM14;
 80005b0:	6023      	str	r3, [r4, #0]
  htim14.Init.Prescaler = 0;
 80005b2:	2300      	movs	r3, #0
 80005b4:	6063      	str	r3, [r4, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80005b6:	60a3      	str	r3, [r4, #8]
  htim14.Init.Period = 1023;
 80005b8:	4b16      	ldr	r3, [pc, #88]	@ (8000614 <MX_TIM14_Init+0x78>)
 80005ba:	60e3      	str	r3, [r4, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 80005bc:	2380      	movs	r3, #128	@ 0x80
 80005be:	005b      	lsls	r3, r3, #1
 80005c0:	6123      	str	r3, [r4, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80005c2:	3b80      	subs	r3, #128	@ 0x80
 80005c4:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 80005c6:	f003 f805 	bl	80035d4 <HAL_TIM_Base_Init>
 80005ca:	2800      	cmp	r0, #0
 80005cc:	d001      	beq.n	80005d2 <MX_TIM14_Init+0x36>
 80005ce:	b672      	cpsid	i
  while (1)
 80005d0:	e7fe      	b.n	80005d0 <MX_TIM14_Init+0x34>
  if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 80005d2:	0020      	movs	r0, r4
 80005d4:	f003 fabe 	bl	8003b54 <HAL_TIM_PWM_Init>
 80005d8:	2800      	cmp	r0, #0
 80005da:	d001      	beq.n	80005e0 <MX_TIM14_Init+0x44>
 80005dc:	b672      	cpsid	i
  while (1)
 80005de:	e7fe      	b.n	80005de <MX_TIM14_Init+0x42>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80005e0:	23c8      	movs	r3, #200	@ 0xc8
 80005e2:	2260      	movs	r2, #96	@ 0x60
 80005e4:	005b      	lsls	r3, r3, #1
 80005e6:	9200      	str	r2, [sp, #0]
 80005e8:	9301      	str	r3, [sp, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80005ea:	9002      	str	r0, [sp, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80005ec:	9004      	str	r0, [sp, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80005ee:	2200      	movs	r2, #0
 80005f0:	4669      	mov	r1, sp
 80005f2:	0020      	movs	r0, r4
 80005f4:	f003 ffb0 	bl	8004558 <HAL_TIM_PWM_ConfigChannel>
 80005f8:	2800      	cmp	r0, #0
 80005fa:	d001      	beq.n	8000600 <MX_TIM14_Init+0x64>
 80005fc:	b672      	cpsid	i
  while (1)
 80005fe:	e7fe      	b.n	80005fe <MX_TIM14_Init+0x62>
  HAL_TIM_MspPostInit(&htim14);
 8000600:	0020      	movs	r0, r4
 8000602:	f001 f8c1 	bl	8001788 <HAL_TIM_MspPostInit>
}
 8000606:	b008      	add	sp, #32
 8000608:	bd10      	pop	{r4, pc}
 800060a:	46c0      	nop			@ (mov r8, r8)
 800060c:	20000234 	.word	0x20000234
 8000610:	40002000 	.word	0x40002000
 8000614:	000003ff 	.word	0x000003ff

08000618 <MX_TIM16_Init>:
{
 8000618:	b530      	push	{r4, r5, lr}
 800061a:	b097      	sub	sp, #92	@ 0x5c
  TIM_OC_InitTypeDef sConfigOC = {0};
 800061c:	221c      	movs	r2, #28
 800061e:	2100      	movs	r1, #0
 8000620:	4668      	mov	r0, sp
 8000622:	f004 fe3b 	bl	800529c <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000626:	2234      	movs	r2, #52	@ 0x34
 8000628:	2100      	movs	r1, #0
 800062a:	a808      	add	r0, sp, #32
 800062c:	f004 fe36 	bl	800529c <memset>
  htim16.Instance = TIM16;
 8000630:	4c27      	ldr	r4, [pc, #156]	@ (80006d0 <MX_TIM16_Init+0xb8>)
 8000632:	4b28      	ldr	r3, [pc, #160]	@ (80006d4 <MX_TIM16_Init+0xbc>)
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8000634:	2280      	movs	r2, #128	@ 0x80
  htim16.Instance = TIM16;
 8000636:	6023      	str	r3, [r4, #0]
  htim16.Init.Prescaler = 0;
 8000638:	2300      	movs	r3, #0
  htim16.Init.Period = 255;
 800063a:	25ff      	movs	r5, #255	@ 0xff
  htim16.Init.Prescaler = 0;
 800063c:	6063      	str	r3, [r4, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 800063e:	60a3      	str	r3, [r4, #8]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8000640:	0092      	lsls	r2, r2, #2
  htim16.Init.RepetitionCounter = 0;
 8000642:	6163      	str	r3, [r4, #20]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8000644:	0020      	movs	r0, r4
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000646:	3380      	adds	r3, #128	@ 0x80
  htim16.Init.Period = 255;
 8000648:	60e5      	str	r5, [r4, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 800064a:	6122      	str	r2, [r4, #16]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800064c:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 800064e:	f002 ffc1 	bl	80035d4 <HAL_TIM_Base_Init>
 8000652:	2800      	cmp	r0, #0
 8000654:	d001      	beq.n	800065a <MX_TIM16_Init+0x42>
 8000656:	b672      	cpsid	i
  while (1)
 8000658:	e7fe      	b.n	8000658 <MX_TIM16_Init+0x40>
  if (HAL_TIM_OC_Init(&htim16) != HAL_OK)
 800065a:	0020      	movs	r0, r4
 800065c:	f003 f8b0 	bl	80037c0 <HAL_TIM_OC_Init>
 8000660:	2800      	cmp	r0, #0
 8000662:	d001      	beq.n	8000668 <MX_TIM16_Init+0x50>
 8000664:	b672      	cpsid	i
  while (1)
 8000666:	e7fe      	b.n	8000666 <MX_TIM16_Init+0x4e>
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000668:	2200      	movs	r2, #0
 800066a:	2300      	movs	r3, #0
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 800066c:	9000      	str	r0, [sp, #0]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800066e:	9002      	str	r0, [sp, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000670:	9003      	str	r0, [sp, #12]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000672:	9006      	str	r0, [sp, #24]
  if (HAL_TIM_OC_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000674:	4669      	mov	r1, sp
 8000676:	0020      	movs	r0, r4
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000678:	9204      	str	r2, [sp, #16]
 800067a:	9305      	str	r3, [sp, #20]
  sConfigOC.Pulse = 255;
 800067c:	9501      	str	r5, [sp, #4]
  if (HAL_TIM_OC_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800067e:	f003 fd3b 	bl	80040f8 <HAL_TIM_OC_ConfigChannel>
 8000682:	2800      	cmp	r0, #0
 8000684:	d001      	beq.n	800068a <MX_TIM16_Init+0x72>
 8000686:	b672      	cpsid	i
  while (1)
 8000688:	e7fe      	b.n	8000688 <MX_TIM16_Init+0x70>
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim16, TIM_CHANNEL_1);
 800068a:	2108      	movs	r1, #8
 800068c:	6822      	ldr	r2, [r4, #0]
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800068e:	9008      	str	r0, [sp, #32]
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim16, TIM_CHANNEL_1);
 8000690:	6993      	ldr	r3, [r2, #24]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000692:	9009      	str	r0, [sp, #36]	@ 0x24
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim16, TIM_CHANNEL_1);
 8000694:	430b      	orrs	r3, r1
 8000696:	6193      	str	r3, [r2, #24]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000698:	2380      	movs	r3, #128	@ 0x80
 800069a:	2200      	movs	r2, #0
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800069c:	900a      	str	r0, [sp, #40]	@ 0x28
  sBreakDeadTimeConfig.DeadTime = 0;
 800069e:	900b      	str	r0, [sp, #44]	@ 0x2c
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80006a0:	019b      	lsls	r3, r3, #6
  sBreakDeadTimeConfig.BreakFilter = 0;
 80006a2:	900e      	str	r0, [sp, #56]	@ 0x38
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80006a4:	9014      	str	r0, [sp, #80]	@ 0x50
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 80006a6:	a908      	add	r1, sp, #32
 80006a8:	0020      	movs	r0, r4
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80006aa:	920c      	str	r2, [sp, #48]	@ 0x30
 80006ac:	930d      	str	r3, [sp, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 80006ae:	f004 fa81 	bl	8004bb4 <HAL_TIMEx_ConfigBreakDeadTime>
 80006b2:	2800      	cmp	r0, #0
 80006b4:	d001      	beq.n	80006ba <MX_TIM16_Init+0xa2>
 80006b6:	b672      	cpsid	i
  while (1)
 80006b8:	e7fe      	b.n	80006b8 <MX_TIM16_Init+0xa0>
  HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 80006ba:	2200      	movs	r2, #0
 80006bc:	2100      	movs	r1, #0
 80006be:	2015      	movs	r0, #21
 80006c0:	f002 f86e 	bl	80027a0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM16_IRQn);
 80006c4:	2015      	movs	r0, #21
 80006c6:	f002 f895 	bl	80027f4 <HAL_NVIC_EnableIRQ>
}
 80006ca:	b017      	add	sp, #92	@ 0x5c
 80006cc:	bd30      	pop	{r4, r5, pc}
 80006ce:	46c0      	nop			@ (mov r8, r8)
 80006d0:	20000178 	.word	0x20000178
 80006d4:	40014400 	.word	0x40014400

080006d8 <MX_TIM2_Init>:
{
 80006d8:	b510      	push	{r4, lr}
 80006da:	b08c      	sub	sp, #48	@ 0x30
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80006dc:	2210      	movs	r2, #16
 80006de:	2100      	movs	r1, #0
 80006e0:	a808      	add	r0, sp, #32
 80006e2:	f004 fddb 	bl	800529c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80006e6:	220c      	movs	r2, #12
 80006e8:	2100      	movs	r1, #0
 80006ea:	a801      	add	r0, sp, #4
 80006ec:	f004 fdd6 	bl	800529c <memset>
  TIM_IC_InitTypeDef sConfigIC = {0};
 80006f0:	2210      	movs	r2, #16
 80006f2:	2100      	movs	r1, #0
 80006f4:	a804      	add	r0, sp, #16
 80006f6:	f004 fdd1 	bl	800529c <memset>
  htim2.Instance = TIM2;
 80006fa:	2380      	movs	r3, #128	@ 0x80
 80006fc:	4c22      	ldr	r4, [pc, #136]	@ (8000788 <MX_TIM2_Init+0xb0>)
 80006fe:	05db      	lsls	r3, r3, #23
 8000700:	6023      	str	r3, [r4, #0]
  htim2.Init.Prescaler = 64 - 1;
 8000702:	233f      	movs	r3, #63	@ 0x3f
 8000704:	6063      	str	r3, [r4, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000706:	2300      	movs	r3, #0
 8000708:	60a3      	str	r3, [r4, #8]
  htim2.Init.Period = 2097152 - 1;
 800070a:	4b20      	ldr	r3, [pc, #128]	@ (800078c <MX_TIM2_Init+0xb4>)
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800070c:	0020      	movs	r0, r4
  htim2.Init.Period = 2097152 - 1;
 800070e:	60e3      	str	r3, [r4, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8000710:	2380      	movs	r3, #128	@ 0x80
 8000712:	009b      	lsls	r3, r3, #2
 8000714:	6123      	str	r3, [r4, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000716:	3b81      	subs	r3, #129	@ 0x81
 8000718:	3bff      	subs	r3, #255	@ 0xff
 800071a:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800071c:	f002 ff5a 	bl	80035d4 <HAL_TIM_Base_Init>
 8000720:	2800      	cmp	r0, #0
 8000722:	d001      	beq.n	8000728 <MX_TIM2_Init+0x50>
 8000724:	b672      	cpsid	i
  while (1)
 8000726:	e7fe      	b.n	8000726 <MX_TIM2_Init+0x4e>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000728:	2380      	movs	r3, #128	@ 0x80
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800072a:	0020      	movs	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800072c:	015b      	lsls	r3, r3, #5
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800072e:	a908      	add	r1, sp, #32
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000730:	9308      	str	r3, [sp, #32]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000732:	f004 f8b5 	bl	80048a0 <HAL_TIM_ConfigClockSource>
 8000736:	2800      	cmp	r0, #0
 8000738:	d001      	beq.n	800073e <MX_TIM2_Init+0x66>
 800073a:	b672      	cpsid	i
  while (1)
 800073c:	e7fe      	b.n	800073c <MX_TIM2_Init+0x64>
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 800073e:	0020      	movs	r0, r4
 8000740:	f003 fb38 	bl	8003db4 <HAL_TIM_IC_Init>
 8000744:	2800      	cmp	r0, #0
 8000746:	d001      	beq.n	800074c <MX_TIM2_Init+0x74>
 8000748:	b672      	cpsid	i
  while (1)
 800074a:	e7fe      	b.n	800074a <MX_TIM2_Init+0x72>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800074c:	9001      	str	r0, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800074e:	9003      	str	r0, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000750:	a901      	add	r1, sp, #4
 8000752:	0020      	movs	r0, r4
 8000754:	f004 f9f6 	bl	8004b44 <HAL_TIMEx_MasterConfigSynchronization>
 8000758:	2800      	cmp	r0, #0
 800075a:	d001      	beq.n	8000760 <MX_TIM2_Init+0x88>
 800075c:	b672      	cpsid	i
  while (1)
 800075e:	e7fe      	b.n	800075e <MX_TIM2_Init+0x86>
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8000760:	2202      	movs	r2, #2
 8000762:	2301      	movs	r3, #1
 8000764:	9204      	str	r2, [sp, #16]
 8000766:	9305      	str	r3, [sp, #20]
 8000768:	2200      	movs	r2, #0
 800076a:	230f      	movs	r3, #15
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800076c:	0020      	movs	r0, r4
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 800076e:	9206      	str	r2, [sp, #24]
 8000770:	9307      	str	r3, [sp, #28]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000772:	a904      	add	r1, sp, #16
 8000774:	2200      	movs	r2, #0
 8000776:	f003 fe11 	bl	800439c <HAL_TIM_IC_ConfigChannel>
 800077a:	2800      	cmp	r0, #0
 800077c:	d001      	beq.n	8000782 <MX_TIM2_Init+0xaa>
 800077e:	b672      	cpsid	i
  while (1)
 8000780:	e7fe      	b.n	8000780 <MX_TIM2_Init+0xa8>
}
 8000782:	b00c      	add	sp, #48	@ 0x30
 8000784:	bd10      	pop	{r4, pc}
 8000786:	46c0      	nop			@ (mov r8, r8)
 8000788:	200003ac 	.word	0x200003ac
 800078c:	001fffff 	.word	0x001fffff

08000790 <MX_TIM3_Init>:
{
 8000790:	b510      	push	{r4, lr}
 8000792:	b090      	sub	sp, #64	@ 0x40
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000794:	2210      	movs	r2, #16
 8000796:	2100      	movs	r1, #0
 8000798:	a804      	add	r0, sp, #16
 800079a:	f004 fd7f 	bl	800529c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800079e:	220c      	movs	r2, #12
 80007a0:	2100      	movs	r1, #0
 80007a2:	a801      	add	r0, sp, #4
 80007a4:	f004 fd7a 	bl	800529c <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80007a8:	221c      	movs	r2, #28
 80007aa:	2100      	movs	r1, #0
 80007ac:	a808      	add	r0, sp, #32
 80007ae:	f004 fd75 	bl	800529c <memset>
  htim3.Instance = TIM3;
 80007b2:	4c21      	ldr	r4, [pc, #132]	@ (8000838 <MX_TIM3_Init+0xa8>)
 80007b4:	4b21      	ldr	r3, [pc, #132]	@ (800083c <MX_TIM3_Init+0xac>)
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80007b6:	0020      	movs	r0, r4
  htim3.Instance = TIM3;
 80007b8:	6023      	str	r3, [r4, #0]
  htim3.Init.Prescaler = (64 * 512) - 1;
 80007ba:	4b21      	ldr	r3, [pc, #132]	@ (8000840 <MX_TIM3_Init+0xb0>)
 80007bc:	6063      	str	r3, [r4, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007be:	2300      	movs	r3, #0
 80007c0:	60a3      	str	r3, [r4, #8]
  htim3.Init.Period = 4096 - 1;
 80007c2:	4b20      	ldr	r3, [pc, #128]	@ (8000844 <MX_TIM3_Init+0xb4>)
 80007c4:	60e3      	str	r3, [r4, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 80007c6:	2380      	movs	r3, #128	@ 0x80
 80007c8:	009b      	lsls	r3, r3, #2
 80007ca:	6123      	str	r3, [r4, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80007cc:	3b81      	subs	r3, #129	@ 0x81
 80007ce:	3bff      	subs	r3, #255	@ 0xff
 80007d0:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80007d2:	f002 feff 	bl	80035d4 <HAL_TIM_Base_Init>
 80007d6:	2800      	cmp	r0, #0
 80007d8:	d001      	beq.n	80007de <MX_TIM3_Init+0x4e>
 80007da:	b672      	cpsid	i
  while (1)
 80007dc:	e7fe      	b.n	80007dc <MX_TIM3_Init+0x4c>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80007de:	2380      	movs	r3, #128	@ 0x80
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80007e0:	0020      	movs	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80007e2:	015b      	lsls	r3, r3, #5
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80007e4:	a904      	add	r1, sp, #16
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80007e6:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80007e8:	f004 f85a 	bl	80048a0 <HAL_TIM_ConfigClockSource>
 80007ec:	2800      	cmp	r0, #0
 80007ee:	d001      	beq.n	80007f4 <MX_TIM3_Init+0x64>
 80007f0:	b672      	cpsid	i
  while (1)
 80007f2:	e7fe      	b.n	80007f2 <MX_TIM3_Init+0x62>
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 80007f4:	0020      	movs	r0, r4
 80007f6:	f002 ffe3 	bl	80037c0 <HAL_TIM_OC_Init>
 80007fa:	2800      	cmp	r0, #0
 80007fc:	d001      	beq.n	8000802 <MX_TIM3_Init+0x72>
 80007fe:	b672      	cpsid	i
  while (1)
 8000800:	e7fe      	b.n	8000800 <MX_TIM3_Init+0x70>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000802:	9001      	str	r0, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000804:	9003      	str	r0, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000806:	a901      	add	r1, sp, #4
 8000808:	0020      	movs	r0, r4
 800080a:	f004 f99b 	bl	8004b44 <HAL_TIMEx_MasterConfigSynchronization>
 800080e:	2800      	cmp	r0, #0
 8000810:	d001      	beq.n	8000816 <MX_TIM3_Init+0x86>
 8000812:	b672      	cpsid	i
  while (1)
 8000814:	e7fe      	b.n	8000814 <MX_TIM3_Init+0x84>
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8000816:	2200      	movs	r2, #0
 8000818:	2300      	movs	r3, #0
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800081a:	900a      	str	r0, [sp, #40]	@ 0x28
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800081c:	900c      	str	r0, [sp, #48]	@ 0x30
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800081e:	a908      	add	r1, sp, #32
 8000820:	0020      	movs	r0, r4
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8000822:	9208      	str	r2, [sp, #32]
 8000824:	9309      	str	r3, [sp, #36]	@ 0x24
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000826:	f003 fc67 	bl	80040f8 <HAL_TIM_OC_ConfigChannel>
 800082a:	2800      	cmp	r0, #0
 800082c:	d001      	beq.n	8000832 <MX_TIM3_Init+0xa2>
 800082e:	b672      	cpsid	i
  while (1)
 8000830:	e7fe      	b.n	8000830 <MX_TIM3_Init+0xa0>
}
 8000832:	b010      	add	sp, #64	@ 0x40
 8000834:	bd10      	pop	{r4, pc}
 8000836:	46c0      	nop			@ (mov r8, r8)
 8000838:	200002f0 	.word	0x200002f0
 800083c:	40000400 	.word	0x40000400
 8000840:	00007fff 	.word	0x00007fff
 8000844:	00000fff 	.word	0x00000fff

08000848 <MX_TIM1_Init>:
{
 8000848:	b5d0      	push	{r4, r6, r7, lr}
 800084a:	b098      	sub	sp, #96	@ 0x60
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800084c:	220c      	movs	r2, #12
 800084e:	2100      	movs	r1, #0
 8000850:	4668      	mov	r0, sp
 8000852:	f004 fd23 	bl	800529c <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000856:	221c      	movs	r2, #28
 8000858:	2100      	movs	r1, #0
 800085a:	a804      	add	r0, sp, #16
 800085c:	f004 fd1e 	bl	800529c <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000860:	2234      	movs	r2, #52	@ 0x34
 8000862:	2100      	movs	r1, #0
 8000864:	a80b      	add	r0, sp, #44	@ 0x2c
 8000866:	f004 fd19 	bl	800529c <memset>
  htim1.Instance = TIM1;
 800086a:	4c28      	ldr	r4, [pc, #160]	@ (800090c <MX_TIM1_Init+0xc4>)
 800086c:	4b28      	ldr	r3, [pc, #160]	@ (8000910 <MX_TIM1_Init+0xc8>)
  htim1.Init.Period = 1023;
 800086e:	4a29      	ldr	r2, [pc, #164]	@ (8000914 <MX_TIM1_Init+0xcc>)
  htim1.Instance = TIM1;
 8000870:	6023      	str	r3, [r4, #0]
  htim1.Init.Period = 1023;
 8000872:	60e2      	str	r2, [r4, #12]
  htim1.Init.Prescaler = 0;
 8000874:	2300      	movs	r3, #0
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 8000876:	2280      	movs	r2, #128	@ 0x80
  htim1.Init.Prescaler = 0;
 8000878:	6063      	str	r3, [r4, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800087a:	60a3      	str	r3, [r4, #8]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 800087c:	0052      	lsls	r2, r2, #1
  htim1.Init.RepetitionCounter = 0;
 800087e:	6163      	str	r3, [r4, #20]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000880:	0020      	movs	r0, r4
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000882:	3380      	adds	r3, #128	@ 0x80
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 8000884:	6122      	str	r2, [r4, #16]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000886:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000888:	f003 f964 	bl	8003b54 <HAL_TIM_PWM_Init>
 800088c:	2800      	cmp	r0, #0
 800088e:	d001      	beq.n	8000894 <MX_TIM1_Init+0x4c>
 8000890:	b672      	cpsid	i
  while (1)
 8000892:	e7fe      	b.n	8000892 <MX_TIM1_Init+0x4a>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000894:	2600      	movs	r6, #0
 8000896:	2700      	movs	r7, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000898:	9002      	str	r0, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800089a:	4669      	mov	r1, sp
 800089c:	0020      	movs	r0, r4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800089e:	9600      	str	r6, [sp, #0]
 80008a0:	9701      	str	r7, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80008a2:	f004 f94f 	bl	8004b44 <HAL_TIMEx_MasterConfigSynchronization>
 80008a6:	2800      	cmp	r0, #0
 80008a8:	d001      	beq.n	80008ae <MX_TIM1_Init+0x66>
 80008aa:	b672      	cpsid	i
  while (1)
 80008ac:	e7fe      	b.n	80008ac <MX_TIM1_Init+0x64>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80008ae:	2260      	movs	r2, #96	@ 0x60
 80008b0:	2300      	movs	r3, #0
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80008b2:	9006      	str	r0, [sp, #24]
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80008b4:	9204      	str	r2, [sp, #16]
 80008b6:	9305      	str	r3, [sp, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80008b8:	900a      	str	r0, [sp, #40]	@ 0x28
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80008ba:	3a54      	subs	r2, #84	@ 0x54
 80008bc:	0020      	movs	r0, r4
 80008be:	a904      	add	r1, sp, #16
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80008c0:	9608      	str	r6, [sp, #32]
 80008c2:	9709      	str	r7, [sp, #36]	@ 0x24
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80008c4:	f003 fe48 	bl	8004558 <HAL_TIM_PWM_ConfigChannel>
 80008c8:	2800      	cmp	r0, #0
 80008ca:	d001      	beq.n	80008d0 <MX_TIM1_Init+0x88>
 80008cc:	b672      	cpsid	i
  while (1)
 80008ce:	e7fe      	b.n	80008ce <MX_TIM1_Init+0x86>
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80008d0:	2380      	movs	r3, #128	@ 0x80
 80008d2:	019b      	lsls	r3, r3, #6
 80008d4:	9310      	str	r3, [sp, #64]	@ 0x40
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80008d6:	2380      	movs	r3, #128	@ 0x80
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80008d8:	900b      	str	r0, [sp, #44]	@ 0x2c
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80008da:	900c      	str	r0, [sp, #48]	@ 0x30
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80008dc:	900d      	str	r0, [sp, #52]	@ 0x34
  sBreakDeadTimeConfig.DeadTime = 0;
 80008de:	900e      	str	r0, [sp, #56]	@ 0x38
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80008e0:	900f      	str	r0, [sp, #60]	@ 0x3c
  sBreakDeadTimeConfig.BreakFilter = 0;
 80008e2:	9011      	str	r0, [sp, #68]	@ 0x44
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80008e4:	9012      	str	r0, [sp, #72]	@ 0x48
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80008e6:	9013      	str	r0, [sp, #76]	@ 0x4c
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80008e8:	049b      	lsls	r3, r3, #18
  sBreakDeadTimeConfig.Break2Filter = 0;
 80008ea:	9015      	str	r0, [sp, #84]	@ 0x54
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80008ec:	9016      	str	r0, [sp, #88]	@ 0x58
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80008ee:	9017      	str	r0, [sp, #92]	@ 0x5c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80008f0:	a90b      	add	r1, sp, #44	@ 0x2c
 80008f2:	0020      	movs	r0, r4
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80008f4:	9314      	str	r3, [sp, #80]	@ 0x50
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80008f6:	f004 f95d 	bl	8004bb4 <HAL_TIMEx_ConfigBreakDeadTime>
 80008fa:	2800      	cmp	r0, #0
 80008fc:	d001      	beq.n	8000902 <MX_TIM1_Init+0xba>
 80008fe:	b672      	cpsid	i
  while (1)
 8000900:	e7fe      	b.n	8000900 <MX_TIM1_Init+0xb8>
  HAL_TIM_MspPostInit(&htim1);
 8000902:	0020      	movs	r0, r4
 8000904:	f000 ff40 	bl	8001788 <HAL_TIM_MspPostInit>
}
 8000908:	b018      	add	sp, #96	@ 0x60
 800090a:	bdd0      	pop	{r4, r6, r7, pc}
 800090c:	20000468 	.word	0x20000468
 8000910:	40012c00 	.word	0x40012c00
 8000914:	000003ff 	.word	0x000003ff

08000918 <MX_TIM17_Init>:
{
 8000918:	b530      	push	{r4, r5, lr}
 800091a:	b097      	sub	sp, #92	@ 0x5c
  TIM_OC_InitTypeDef sConfigOC = {0};
 800091c:	221c      	movs	r2, #28
 800091e:	2100      	movs	r1, #0
 8000920:	4668      	mov	r0, sp
 8000922:	f004 fcbb 	bl	800529c <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000926:	2234      	movs	r2, #52	@ 0x34
 8000928:	2100      	movs	r1, #0
 800092a:	a808      	add	r0, sp, #32
 800092c:	f004 fcb6 	bl	800529c <memset>
  htim17.Instance = TIM17;
 8000930:	4c23      	ldr	r4, [pc, #140]	@ (80009c0 <MX_TIM17_Init+0xa8>)
 8000932:	4b24      	ldr	r3, [pc, #144]	@ (80009c4 <MX_TIM17_Init+0xac>)
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8000934:	2280      	movs	r2, #128	@ 0x80
  htim17.Instance = TIM17;
 8000936:	6023      	str	r3, [r4, #0]
  htim17.Init.Prescaler = 64;
 8000938:	2340      	movs	r3, #64	@ 0x40
 800093a:	6063      	str	r3, [r4, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 800093c:	2300      	movs	r3, #0
  htim17.Init.Period = 255;
 800093e:	25ff      	movs	r5, #255	@ 0xff
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000940:	60a3      	str	r3, [r4, #8]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8000942:	0092      	lsls	r2, r2, #2
  htim17.Init.RepetitionCounter = 0;
 8000944:	6163      	str	r3, [r4, #20]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8000946:	0020      	movs	r0, r4
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000948:	3380      	adds	r3, #128	@ 0x80
  htim17.Init.Period = 255;
 800094a:	60e5      	str	r5, [r4, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 800094c:	6122      	str	r2, [r4, #16]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800094e:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8000950:	f002 fe40 	bl	80035d4 <HAL_TIM_Base_Init>
 8000954:	2800      	cmp	r0, #0
 8000956:	d001      	beq.n	800095c <MX_TIM17_Init+0x44>
 8000958:	b672      	cpsid	i
  while (1)
 800095a:	e7fe      	b.n	800095a <MX_TIM17_Init+0x42>
  if (HAL_TIM_OC_Init(&htim17) != HAL_OK)
 800095c:	0020      	movs	r0, r4
 800095e:	f002 ff2f 	bl	80037c0 <HAL_TIM_OC_Init>
 8000962:	2800      	cmp	r0, #0
 8000964:	d001      	beq.n	800096a <MX_TIM17_Init+0x52>
 8000966:	b672      	cpsid	i
  while (1)
 8000968:	e7fe      	b.n	8000968 <MX_TIM17_Init+0x50>
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800096a:	2200      	movs	r2, #0
 800096c:	2300      	movs	r3, #0
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 800096e:	9000      	str	r0, [sp, #0]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000970:	9002      	str	r0, [sp, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000972:	9003      	str	r0, [sp, #12]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000974:	9006      	str	r0, [sp, #24]
  if (HAL_TIM_OC_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000976:	4669      	mov	r1, sp
 8000978:	0020      	movs	r0, r4
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800097a:	9204      	str	r2, [sp, #16]
 800097c:	9305      	str	r3, [sp, #20]
  sConfigOC.Pulse = 255;
 800097e:	9501      	str	r5, [sp, #4]
  if (HAL_TIM_OC_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000980:	f003 fbba 	bl	80040f8 <HAL_TIM_OC_ConfigChannel>
 8000984:	2800      	cmp	r0, #0
 8000986:	d001      	beq.n	800098c <MX_TIM17_Init+0x74>
 8000988:	b672      	cpsid	i
  while (1)
 800098a:	e7fe      	b.n	800098a <MX_TIM17_Init+0x72>
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim17, TIM_CHANNEL_1);
 800098c:	2108      	movs	r1, #8
 800098e:	6822      	ldr	r2, [r4, #0]
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000990:	9008      	str	r0, [sp, #32]
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim17, TIM_CHANNEL_1);
 8000992:	6993      	ldr	r3, [r2, #24]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000994:	9009      	str	r0, [sp, #36]	@ 0x24
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim17, TIM_CHANNEL_1);
 8000996:	430b      	orrs	r3, r1
 8000998:	6193      	str	r3, [r2, #24]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800099a:	2380      	movs	r3, #128	@ 0x80
 800099c:	2200      	movs	r2, #0
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800099e:	900a      	str	r0, [sp, #40]	@ 0x28
  sBreakDeadTimeConfig.DeadTime = 0;
 80009a0:	900b      	str	r0, [sp, #44]	@ 0x2c
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80009a2:	019b      	lsls	r3, r3, #6
  sBreakDeadTimeConfig.BreakFilter = 0;
 80009a4:	900e      	str	r0, [sp, #56]	@ 0x38
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80009a6:	9014      	str	r0, [sp, #80]	@ 0x50
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 80009a8:	a908      	add	r1, sp, #32
 80009aa:	0020      	movs	r0, r4
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80009ac:	920c      	str	r2, [sp, #48]	@ 0x30
 80009ae:	930d      	str	r3, [sp, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 80009b0:	f004 f900 	bl	8004bb4 <HAL_TIMEx_ConfigBreakDeadTime>
 80009b4:	2800      	cmp	r0, #0
 80009b6:	d001      	beq.n	80009bc <MX_TIM17_Init+0xa4>
 80009b8:	b672      	cpsid	i
  while (1)
 80009ba:	e7fe      	b.n	80009ba <MX_TIM17_Init+0xa2>
}
 80009bc:	b017      	add	sp, #92	@ 0x5c
 80009be:	bd30      	pop	{r4, r5, pc}
 80009c0:	200000bc 	.word	0x200000bc
 80009c4:	40014800 	.word	0x40014800

080009c8 <MX_GPIO_Init>:
{
 80009c8:	b530      	push	{r4, r5, lr}
 80009ca:	b08b      	sub	sp, #44	@ 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009cc:	2214      	movs	r2, #20
 80009ce:	2100      	movs	r1, #0
 80009d0:	a804      	add	r0, sp, #16
 80009d2:	f004 fc63 	bl	800529c <memset>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009d6:	2204      	movs	r2, #4
 80009d8:	4b24      	ldr	r3, [pc, #144]	@ (8000a6c <MX_GPIO_Init+0xa4>)
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 80009da:	4d25      	ldr	r5, [pc, #148]	@ (8000a70 <MX_GPIO_Init+0xa8>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009dc:	6b59      	ldr	r1, [r3, #52]	@ 0x34
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 80009de:	0028      	movs	r0, r5
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009e0:	4311      	orrs	r1, r2
 80009e2:	6359      	str	r1, [r3, #52]	@ 0x34
 80009e4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e6:	2400      	movs	r4, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009e8:	400a      	ands	r2, r1
 80009ea:	9201      	str	r2, [sp, #4]
 80009ec:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80009ee:	2220      	movs	r2, #32
 80009f0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80009f2:	4311      	orrs	r1, r2
 80009f4:	6359      	str	r1, [r3, #52]	@ 0x34
 80009f6:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80009f8:	400a      	ands	r2, r1
 80009fa:	9202      	str	r2, [sp, #8]
 80009fc:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009fe:	2201      	movs	r2, #1
 8000a00:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8000a02:	4311      	orrs	r1, r2
 8000a04:	6359      	str	r1, [r3, #52]	@ 0x34
 8000a06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8000a08:	2140      	movs	r1, #64	@ 0x40
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a0a:	401a      	ands	r2, r3
 8000a0c:	9203      	str	r2, [sp, #12]
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8000a0e:	2200      	movs	r2, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a10:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8000a12:	f002 f907 	bl	8002c24 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = T_NRST_Pin;
 8000a16:	2388      	movs	r3, #136	@ 0x88
 8000a18:	2204      	movs	r2, #4
 8000a1a:	035b      	lsls	r3, r3, #13
  HAL_GPIO_Init(T_NRST_GPIO_Port, &GPIO_InitStruct);
 8000a1c:	a904      	add	r1, sp, #16
 8000a1e:	4815      	ldr	r0, [pc, #84]	@ (8000a74 <MX_GPIO_Init+0xac>)
  GPIO_InitStruct.Pin = T_NRST_Pin;
 8000a20:	9204      	str	r2, [sp, #16]
 8000a22:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a24:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(T_NRST_GPIO_Port, &GPIO_InitStruct);
 8000a26:	f002 f80b 	bl	8002a40 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LD3_Pin;
 8000a2a:	2240      	movs	r2, #64	@ 0x40
 8000a2c:	2301      	movs	r3, #1
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8000a2e:	0028      	movs	r0, r5
 8000a30:	a904      	add	r1, sp, #16
  HAL_GPIO_Init(ISR_MEAS_GPIO_Port, &GPIO_InitStruct);
 8000a32:	25a0      	movs	r5, #160	@ 0xa0
  GPIO_InitStruct.Pin = LD3_Pin;
 8000a34:	9204      	str	r2, [sp, #16]
 8000a36:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a38:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8000a3a:	f002 f801 	bl	8002a40 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ISR_MEAS_Pin;
 8000a3e:	2280      	movs	r2, #128	@ 0x80
 8000a40:	2301      	movs	r3, #1
  HAL_GPIO_Init(ISR_MEAS_GPIO_Port, &GPIO_InitStruct);
 8000a42:	05ed      	lsls	r5, r5, #23
 8000a44:	0028      	movs	r0, r5
  GPIO_InitStruct.Pin = ISR_MEAS_Pin;
 8000a46:	0152      	lsls	r2, r2, #5
  HAL_GPIO_Init(ISR_MEAS_GPIO_Port, &GPIO_InitStruct);
 8000a48:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Pin = ISR_MEAS_Pin;
 8000a4a:	9204      	str	r2, [sp, #16]
 8000a4c:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a4e:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(ISR_MEAS_GPIO_Port, &GPIO_InitStruct);
 8000a50:	f001 fff6 	bl	8002a40 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = TEMPO_Pin;
 8000a54:	2280      	movs	r2, #128	@ 0x80
 8000a56:	2301      	movs	r3, #1
 8000a58:	0112      	lsls	r2, r2, #4
  HAL_GPIO_Init(TEMPO_GPIO_Port, &GPIO_InitStruct);
 8000a5a:	0028      	movs	r0, r5
 8000a5c:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Pin = TEMPO_Pin;
 8000a5e:	9204      	str	r2, [sp, #16]
 8000a60:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a62:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(TEMPO_GPIO_Port, &GPIO_InitStruct);
 8000a64:	f001 ffec 	bl	8002a40 <HAL_GPIO_Init>
}
 8000a68:	b00b      	add	sp, #44	@ 0x2c
 8000a6a:	bd30      	pop	{r4, r5, pc}
 8000a6c:	40021000 	.word	0x40021000
 8000a70:	50000800 	.word	0x50000800
 8000a74:	50001400 	.word	0x50001400

08000a78 <Error_Handler>:
 8000a78:	b672      	cpsid	i
  while (1)
 8000a7a:	e7fe      	b.n	8000a7a <Error_Handler+0x2>

08000a7c <System_Init>:
  {

  }
}

void System_Init(void){
 8000a7c:	b510      	push	{r4, lr}
 8000a7e:	b082      	sub	sp, #8
	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000a80:	f001 f9c6 	bl	8001e10 <HAL_Init>

	/* Configure the system clock */
	SystemClock_Config();
 8000a84:	f7ff fce0 	bl	8000448 <SystemClock_Config>

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000a88:	f7ff ff9e 	bl	80009c8 <MX_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000a8c:	2301      	movs	r3, #1
 8000a8e:	4a2f      	ldr	r2, [pc, #188]	@ (8000b4c <System_Init+0xd0>)
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 2, 2);
 8000a90:	2009      	movs	r0, #9
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000a92:	6b91      	ldr	r1, [r2, #56]	@ 0x38
 8000a94:	4319      	orrs	r1, r3
 8000a96:	6391      	str	r1, [r2, #56]	@ 0x38
 8000a98:	6b92      	ldr	r2, [r2, #56]	@ 0x38
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 2, 2);
 8000a9a:	2102      	movs	r1, #2
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000a9c:	4013      	ands	r3, r2
 8000a9e:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 2, 2);
 8000aa0:	2202      	movs	r2, #2
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000aa2:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 2, 2);
 8000aa4:	f001 fe7c 	bl	80027a0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000aa8:	2009      	movs	r0, #9
 8000aaa:	f001 fea3 	bl	80027f4 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Ch4_5_DMAMUX1_OVR_IRQn, 2, 2);
 8000aae:	2202      	movs	r2, #2
 8000ab0:	2102      	movs	r1, #2
 8000ab2:	200b      	movs	r0, #11
 8000ab4:	f001 fe74 	bl	80027a0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Ch4_5_DMAMUX1_OVR_IRQn);
 8000ab8:	200b      	movs	r0, #11
 8000aba:	f001 fe9b 	bl	80027f4 <HAL_NVIC_EnableIRQ>
  huart2.Instance = USART2;
 8000abe:	4824      	ldr	r0, [pc, #144]	@ (8000b50 <System_Init+0xd4>)
 8000ac0:	4b24      	ldr	r3, [pc, #144]	@ (8000b54 <System_Init+0xd8>)
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000ac2:	220c      	movs	r2, #12
  huart2.Instance = USART2;
 8000ac4:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = 115200;
 8000ac6:	23e1      	movs	r3, #225	@ 0xe1
 8000ac8:	025b      	lsls	r3, r3, #9
 8000aca:	6043      	str	r3, [r0, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000acc:	2300      	movs	r3, #0
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000ace:	6142      	str	r2, [r0, #20]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000ad0:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000ad2:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000ad4:	6103      	str	r3, [r0, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ad6:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ad8:	61c3      	str	r3, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000ada:	6203      	str	r3, [r0, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000adc:	6243      	str	r3, [r0, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000ade:	6283      	str	r3, [r0, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000ae0:	f004 fa8e 	bl	8005000 <HAL_UART_Init>
 8000ae4:	2800      	cmp	r0, #0
 8000ae6:	d001      	beq.n	8000aec <System_Init+0x70>
 8000ae8:	b672      	cpsid	i
  while (1)
 8000aea:	e7fe      	b.n	8000aea <System_Init+0x6e>
	MX_DMA_Init();
	MX_USART2_UART_Init();
	MX_ADC1_Init();
 8000aec:	f7ff fcec 	bl	80004c8 <MX_ADC1_Init>
	MX_TIM14_Init(); //PWM Gen. Main Oscillator
 8000af0:	f7ff fd54 	bl	800059c <MX_TIM14_Init>
	MX_TIM16_Init(); //Frequency Gen. Main Oscillator
 8000af4:	f7ff fd90 	bl	8000618 <MX_TIM16_Init>
	MX_TIM2_Init(); //I/P Capture Measurement is TIM2_ch1,
 8000af8:	f7ff fdee 	bl	80006d8 <MX_TIM2_Init>
	MX_TIM3_Init(); //I/P Capture Measurement Re-Elapse 1 is TIM3_ch1,
 8000afc:	f7ff fe48 	bl	8000790 <MX_TIM3_Init>
	MX_TIM1_Init(); //PWM Gen. Secondary Oscillator
 8000b00:	f7ff fea2 	bl	8000848 <MX_TIM1_Init>
	MX_TIM17_Init(); //Frequency Gen. Secondary Oscillator
 8000b04:	f7ff ff08 	bl	8000918 <MX_TIM17_Init>

	//Set custom callback function for TIM16 (freq. gen.) to the callback function in TIMx_callback.c for TIM16.
	//I believe the correct CallbackID is HAL_TIM_OC_DELAY_ELAPSED_CB_ID, but if this doesn't work maybe
	//HAL_TIM_PERIOD_ELAPSED_CB_ID will work. This should be basically the same because we've set up TIM16
	//in Output Compare mode, where the ARR and CRR are the same.
	HAL_TIM_RegisterCallback(&htim16, HAL_TIM_OC_DELAY_ELAPSED_CB_ID, &TIM16_callback);
 8000b08:	4c13      	ldr	r4, [pc, #76]	@ (8000b58 <System_Init+0xdc>)
 8000b0a:	2114      	movs	r1, #20
 8000b0c:	0020      	movs	r0, r4
 8000b0e:	4a13      	ldr	r2, [pc, #76]	@ (8000b5c <System_Init+0xe0>)
 8000b10:	f003 ff96 	bl	8004a40 <HAL_TIM_RegisterCallback>

	HAL_TIM_RegisterCallback(&htim16, HAL_TIM_OC_DELAY_ELAPSED_CB_ID, &TIM17_callback);
 8000b14:	2114      	movs	r1, #20
 8000b16:	0020      	movs	r0, r4
 8000b18:	4a11      	ldr	r2, [pc, #68]	@ (8000b60 <System_Init+0xe4>)
 8000b1a:	f003 ff91 	bl	8004a40 <HAL_TIM_RegisterCallback>

	//Set custom callback function for ADC (DMA) conversion complete.
	HAL_ADC_RegisterCallback(&hadc1, HAL_ADC_CONVERSION_COMPLETE_CB_ID, &ADC_DMA_conversion_complete_callback);
 8000b1e:	2100      	movs	r1, #0
 8000b20:	4a10      	ldr	r2, [pc, #64]	@ (8000b64 <System_Init+0xe8>)
 8000b22:	4811      	ldr	r0, [pc, #68]	@ (8000b68 <System_Init+0xec>)
 8000b24:	f001 fb38 	bl	8002198 <HAL_ADC_RegisterCallback>

	//Set custom callback function for I/P capture input falling edge event
	HAL_TIM_RegisterCallback(&htim2, HAL_TIM_IC_CAPTURE_CB_ID, &TIM2_ch1_IP_capture_callback);
 8000b28:	4c10      	ldr	r4, [pc, #64]	@ (8000b6c <System_Init+0xf0>)
 8000b2a:	2112      	movs	r1, #18
 8000b2c:	0020      	movs	r0, r4
 8000b2e:	4a10      	ldr	r2, [pc, #64]	@ (8000b70 <System_Init+0xf4>)
 8000b30:	f003 ff86 	bl	8004a40 <HAL_TIM_RegisterCallback>

	//Set custom callback function for I/P capture timer overflow
	HAL_TIM_RegisterCallback(&htim2, HAL_TIM_PERIOD_ELAPSED_CB_ID, &TIM2_ch1_overflow_callback);
 8000b34:	210e      	movs	r1, #14
 8000b36:	0020      	movs	r0, r4
 8000b38:	4a0e      	ldr	r2, [pc, #56]	@ (8000b74 <System_Init+0xf8>)
 8000b3a:	f003 ff81 	bl	8004a40 <HAL_TIM_RegisterCallback>

	//Set custom callback function for TIM3_ch1 (Measurement Re-Elapse 1)
	HAL_TIM_RegisterCallback(&htim3, HAL_TIM_OC_DELAY_ELAPSED_CB_ID, &TIM3_ch1_IP_capture_measurement_reelapse_1_callback);
 8000b3e:	2114      	movs	r1, #20
 8000b40:	4a0d      	ldr	r2, [pc, #52]	@ (8000b78 <System_Init+0xfc>)
 8000b42:	480e      	ldr	r0, [pc, #56]	@ (8000b7c <System_Init+0x100>)
 8000b44:	f003 ff7c 	bl	8004a40 <HAL_TIM_RegisterCallback>
}
 8000b48:	b002      	add	sp, #8
 8000b4a:	bd10      	pop	{r4, pc}
 8000b4c:	40021000 	.word	0x40021000
 8000b50:	20000028 	.word	0x20000028
 8000b54:	40004400 	.word	0x40004400
 8000b58:	20000178 	.word	0x20000178
 8000b5c:	08000b81 	.word	0x08000b81
 8000b60:	08000da1 	.word	0x08000da1
 8000b64:	08000e2d 	.word	0x08000e2d
 8000b68:	20000580 	.word	0x20000580
 8000b6c:	200003ac 	.word	0x200003ac
 8000b70:	08000ee5 	.word	0x08000ee5
 8000b74:	08001469 	.word	0x08001469
 8000b78:	0800148d 	.word	0x0800148d
 8000b7c:	200002f0 	.word	0x200002f0

08000b80 <TIM16_callback>:
#include "custom_callbacks.h"

void TIM16_callback(TIM_HandleTypeDef *htim)
{
 8000b80:	b5f0      	push	{r4, r5, r6, r7, lr}
	//TIM16 interrupt flag is already cleared by stm32g0xx_it.c

	TIM16_callback_active = YES;
 8000b82:	2101      	movs	r1, #1
{
 8000b84:	4657      	mov	r7, sl
 8000b86:	464e      	mov	r6, r9
 8000b88:	4645      	mov	r5, r8
 8000b8a:	46de      	mov	lr, fp
	TIM16_callback_active = YES;
 8000b8c:	4b6c      	ldr	r3, [pc, #432]	@ (8000d40 <TIM16_callback+0x1c0>)
	////////////////////////////////
	//SET THE CURRENT(prev) VALUES//
	////////////////////////////////

	//MAIN OSCILLATOR
	TIM16->EGR |= TIM_EGR_UG; //DO NOT DELETE THIS LINE, IT LITERALLY MAKES OR BREAKS THE BASTARD - It triggers an 'update' event
 8000b8e:	4a6d      	ldr	r2, [pc, #436]	@ (8000d44 <TIM16_callback+0x1c4>)
{
 8000b90:	b5e0      	push	{r5, r6, r7, lr}
	TIM16_callback_active = YES;
 8000b92:	7019      	strb	r1, [r3, #0]
 8000b94:	469c      	mov	ip, r3
	TIM16->EGR |= TIM_EGR_UG; //DO NOT DELETE THIS LINE, IT LITERALLY MAKES OR BREAKS THE BASTARD - It triggers an 'update' event
 8000b96:	6953      	ldr	r3, [r2, #20]
{
 8000b98:	b083      	sub	sp, #12
	TIM16->EGR |= TIM_EGR_UG; //DO NOT DELETE THIS LINE, IT LITERALLY MAKES OR BREAKS THE BASTARD - It triggers an 'update' event
 8000b9a:	430b      	orrs	r3, r1
 8000b9c:	6153      	str	r3, [r2, #20]
	__HAL_TIM_SET_COUNTER(&htim16, TIM16_final_start_value_locked); //this line must go here, or at least very near the beginning!
 8000b9e:	4b6a      	ldr	r3, [pc, #424]	@ (8000d48 <TIM16_callback+0x1c8>)
 8000ba0:	4a6a      	ldr	r2, [pc, #424]	@ (8000d4c <TIM16_callback+0x1cc>)
 8000ba2:	4698      	mov	r8, r3
 8000ba4:	881b      	ldrh	r3, [r3, #0]
 8000ba6:	6811      	ldr	r1, [r2, #0]
 8000ba8:	b29b      	uxth	r3, r3
 8000baa:	624b      	str	r3, [r1, #36]	@ 0x24
	__HAL_TIM_SET_PRESCALER(&htim16, (TIM16_prescaler_divisors[TIM16_prescaler_divisors_final_index_locked]) - 1); //have to take one off the divisor
 8000bac:	4b68      	ldr	r3, [pc, #416]	@ (8000d50 <TIM16_callback+0x1d0>)
 8000bae:	781a      	ldrb	r2, [r3, #0]
 8000bb0:	4699      	mov	r9, r3
 8000bb2:	4b68      	ldr	r3, [pc, #416]	@ (8000d54 <TIM16_callback+0x1d4>)
 8000bb4:	0052      	lsls	r2, r2, #1
 8000bb6:	5ad3      	ldrh	r3, [r2, r3]
	__HAL_TIM_SET_COMPARE(&htim14, TIM_CHANNEL_1, prev_duty); //updates the CCR register of TIM14, which sets duty, i.e. the ON time relative to the total period which is set by the ARR.
 8000bb8:	4a67      	ldr	r2, [pc, #412]	@ (8000d58 <TIM16_callback+0x1d8>)
	__HAL_TIM_SET_PRESCALER(&htim16, (TIM16_prescaler_divisors[TIM16_prescaler_divisors_final_index_locked]) - 1); //have to take one off the divisor
 8000bba:	3b01      	subs	r3, #1
 8000bbc:	628b      	str	r3, [r1, #40]	@ 0x28
	__HAL_TIM_SET_COMPARE(&htim14, TIM_CHANNEL_1, prev_duty); //updates the CCR register of TIM14, which sets duty, i.e. the ON time relative to the total period which is set by the ARR.
 8000bbe:	4b67      	ldr	r3, [pc, #412]	@ (8000d5c <TIM16_callback+0x1dc>)
 8000bc0:	6812      	ldr	r2, [r2, #0]
 8000bc2:	469a      	mov	sl, r3
 8000bc4:	881b      	ldrh	r3, [r3, #0]
 8000bc6:	b29b      	uxth	r3, r3
 8000bc8:	6353      	str	r3, [r2, #52]	@ 0x34


	//////////////////////////////////////////////////////
	//CALCULATE THE NEXT DUTY VALUES FOR MAIN OSCILLATOR//
	//////////////////////////////////////////////////////
	current_index++;
 8000bca:	4b65      	ldr	r3, [pc, #404]	@ (8000d60 <TIM16_callback+0x1e0>)
 8000bcc:	881a      	ldrh	r2, [r3, #0]
 8000bce:	3201      	adds	r2, #1
 8000bd0:	b292      	uxth	r2, r2
 8000bd2:	801a      	strh	r2, [r3, #0]

	if(current_index == FINAL_INDEX + 1){
 8000bd4:	2280      	movs	r2, #128	@ 0x80
 8000bd6:	8819      	ldrh	r1, [r3, #0]
 8000bd8:	0092      	lsls	r2, r2, #2
 8000bda:	4291      	cmp	r1, r2
 8000bdc:	d105      	bne.n	8000bea <TIM16_callback+0x6a>
		current_quadrant = FIRST_QUADRANT;
 8000bde:	2200      	movs	r2, #0
 8000be0:	4960      	ldr	r1, [pc, #384]	@ (8000d64 <TIM16_callback+0x1e4>)
 8000be2:	700a      	strb	r2, [r1, #0]
		current_halfcycle = FIRST_HALFCYCLE;
 8000be4:	4960      	ldr	r1, [pc, #384]	@ (8000d68 <TIM16_callback+0x1e8>)
 8000be6:	700a      	strb	r2, [r1, #0]
		current_index = 0;
 8000be8:	801a      	strh	r2, [r3, #0]
	}

	if(current_waveshape == TRIANGLE_MODE){
 8000bea:	4a60      	ldr	r2, [pc, #384]	@ (8000d6c <TIM16_callback+0x1ec>)
 8000bec:	7811      	ldrb	r1, [r2, #0]
 8000bee:	2900      	cmp	r1, #0
 8000bf0:	d14d      	bne.n	8000c8e <TIM16_callback+0x10e>
		duty = tri_wavetable[current_index];
 8000bf2:	8819      	ldrh	r1, [r3, #0]
 8000bf4:	4a5e      	ldr	r2, [pc, #376]	@ (8000d70 <TIM16_callback+0x1f0>)
 8000bf6:	0049      	lsls	r1, r1, #1
 8000bf8:	5a89      	ldrh	r1, [r1, r2]
 8000bfa:	4a5e      	ldr	r2, [pc, #376]	@ (8000d74 <TIM16_callback+0x1f4>)
 8000bfc:	8011      	strh	r1, [r2, #0]
	}
	else if((current_waveshape == SQUARE_MODE) && (current_index >= THIRD_QUADRANT_START_INDEX)){
			duty = 0;
	}

	if(current_index == FIRST_QUADRANT_START_INDEX){
 8000bfe:	8819      	ldrh	r1, [r3, #0]
 8000c00:	b288      	uxth	r0, r1
 8000c02:	2900      	cmp	r1, #0
 8000c04:	d151      	bne.n	8000caa <TIM16_callback+0x12a>
		current_quadrant = FIRST_QUADRANT;
 8000c06:	4b57      	ldr	r3, [pc, #348]	@ (8000d64 <TIM16_callback+0x1e4>)
 8000c08:	7018      	strb	r0, [r3, #0]
		current_halfcycle = FIRST_HALFCYCLE;
 8000c0a:	4b57      	ldr	r3, [pc, #348]	@ (8000d68 <TIM16_callback+0x1e8>)
 8000c0c:	7018      	strb	r0, [r3, #0]

	//APPLY DEPTH
	#if DEPTH_ON_OR_OFF == 1

		//Apply Depth
		if(current_depth == 255){
 8000c0e:	4b5a      	ldr	r3, [pc, #360]	@ (8000d78 <TIM16_callback+0x1f8>)
 8000c10:	8819      	ldrh	r1, [r3, #0]
 8000c12:	29ff      	cmp	r1, #255	@ 0xff
 8000c14:	d100      	bne.n	8000c18 <TIM16_callback+0x98>
 8000c16:	e06a      	b.n	8000cee <TIM16_callback+0x16e>
			duty = 1023 - duty;
		}
		else if(current_depth != 0){
 8000c18:	8819      	ldrh	r1, [r3, #0]
 8000c1a:	2900      	cmp	r1, #0
 8000c1c:	d158      	bne.n	8000cd0 <TIM16_callback+0x150>
			//duty = 1023 - duty*(current_depth >> 8);
			Multiply_Duty_By_Current_Depth_and_Divide_By_256();
		}
		else{
			duty = 1023; //if depth is 0, just output 1023
 8000c1e:	4b57      	ldr	r3, [pc, #348]	@ (8000d7c <TIM16_callback+0x1fc>)
 8000c20:	8013      	strh	r3, [r2, #0]
		}

	#endif

	//SET THE NEXT VALUE OF DUTY FOR MAIN OSCILLATOR
	prev_duty = duty;
 8000c22:	8813      	ldrh	r3, [r2, #0]
 8000c24:	4652      	mov	r2, sl
 8000c26:	b29b      	uxth	r3, r3
 8000c28:	8013      	strh	r3, [r2, #0]
 8000c2a:	4b55      	ldr	r3, [pc, #340]	@ (8000d80 <TIM16_callback+0x200>)
 8000c2c:	4d55      	ldr	r5, [pc, #340]	@ (8000d84 <TIM16_callback+0x204>)

	//SHIFT THE DELAY LINES BY ONE INDEX TO THE RIGHT
	for(uint16_t i = 0; i < (FINAL_INDEX + 1); i++){
		uint16_t i_flip = FINAL_INDEX - i;
		if(i_flip != FINAL_INDEX){
 8000c2e:	469b      	mov	fp, r3
 8000c30:	4c55      	ldr	r4, [pc, #340]	@ (8000d88 <TIM16_callback+0x208>)
 8000c32:	4856      	ldr	r0, [pc, #344]	@ (8000d8c <TIM16_callback+0x20c>)
 8000c34:	b29a      	uxth	r2, r3
 8000c36:	455a      	cmp	r2, fp
 8000c38:	d057      	beq.n	8000cea <TIM16_callback+0x16a>
			duty_delay_line[i_flip + 1] = duty_delay_line[i_flip];
 8000c3a:	005f      	lsls	r7, r3, #1
 8000c3c:	5bea      	ldrh	r2, [r5, r7]
 8000c3e:	1c5e      	adds	r6, r3, #1
 8000c40:	b292      	uxth	r2, r2
 8000c42:	0071      	lsls	r1, r6, #1
 8000c44:	526a      	strh	r2, [r5, r1]
			prescaler_divisors_final_index_delay_line[i_flip + 1] = prescaler_divisors_final_index_delay_line[i_flip];
 8000c46:	5ce2      	ldrb	r2, [r4, r3]
 8000c48:	b2d2      	uxtb	r2, r2
 8000c4a:	55a2      	strb	r2, [r4, r6]
			final_start_value_delay_line[i_flip + 1] = final_start_value_delay_line[i_flip];
 8000c4c:	5bc2      	ldrh	r2, [r0, r7]
 8000c4e:	b292      	uxth	r2, r2
 8000c50:	5242      	strh	r2, [r0, r1]
	for(uint16_t i = 0; i < (FINAL_INDEX + 1); i++){
 8000c52:	3b01      	subs	r3, #1
 8000c54:	d2ee      	bcs.n	8000c34 <TIM16_callback+0xb4>
		}
	}

	//STORE THE VALUES IN THE DELAY LINES' 0th INDEXES
	duty_delay_line[0] = prev_duty;
 8000c56:	4653      	mov	r3, sl
 8000c58:	881b      	ldrh	r3, [r3, #0]
	prescaler_divisors_final_index_delay_line[0] = TIM16_prescaler_divisors_final_index_locked;
	final_start_value_delay_line[0] = TIM16_final_start_value_locked;

	//HAL_GPIO_WritePin(ISR_MEAS_GPIO_Port, ISR_MEAS_Pin, 0);
	TIM16_callback_active = NO;
 8000c5a:	4662      	mov	r2, ip
	duty_delay_line[0] = prev_duty;
 8000c5c:	b29b      	uxth	r3, r3
 8000c5e:	802b      	strh	r3, [r5, #0]
	prescaler_divisors_final_index_delay_line[0] = TIM16_prescaler_divisors_final_index_locked;
 8000c60:	464b      	mov	r3, r9
 8000c62:	781b      	ldrb	r3, [r3, #0]

	//HAL_GPIO_WritePin(ISR_MEAS_GPIO_Port, ISR_MEAS_Pin, 1);
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)ADCResultsDMA, (uint32_t)num_ADC_conversions); //this function takes ages to execute!
 8000c64:	494a      	ldr	r1, [pc, #296]	@ (8000d90 <TIM16_callback+0x210>)
	prescaler_divisors_final_index_delay_line[0] = TIM16_prescaler_divisors_final_index_locked;
 8000c66:	b2db      	uxtb	r3, r3
 8000c68:	7023      	strb	r3, [r4, #0]
	final_start_value_delay_line[0] = TIM16_final_start_value_locked;
 8000c6a:	4643      	mov	r3, r8
 8000c6c:	881b      	ldrh	r3, [r3, #0]
 8000c6e:	b29b      	uxth	r3, r3
 8000c70:	8003      	strh	r3, [r0, #0]
	TIM16_callback_active = NO;
 8000c72:	2300      	movs	r3, #0
 8000c74:	7013      	strb	r3, [r2, #0]
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)ADCResultsDMA, (uint32_t)num_ADC_conversions); //this function takes ages to execute!
 8000c76:	4b47      	ldr	r3, [pc, #284]	@ (8000d94 <TIM16_callback+0x214>)
 8000c78:	4847      	ldr	r0, [pc, #284]	@ (8000d98 <TIM16_callback+0x218>)
 8000c7a:	781a      	ldrb	r2, [r3, #0]
 8000c7c:	f001 fca6 	bl	80025cc <HAL_ADC_Start_DMA>
	//HAL_GPIO_WritePin(ISR_MEAS_GPIO_Port, ISR_MEAS_Pin, 0);
	//Global_Interrupt_Enable();
}
 8000c80:	b003      	add	sp, #12
 8000c82:	bcf0      	pop	{r4, r5, r6, r7}
 8000c84:	46bb      	mov	fp, r7
 8000c86:	46b2      	mov	sl, r6
 8000c88:	46a9      	mov	r9, r5
 8000c8a:	46a0      	mov	r8, r4
 8000c8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	else if(current_waveshape == SINE_MODE){
 8000c8e:	7811      	ldrb	r1, [r2, #0]
 8000c90:	2901      	cmp	r1, #1
 8000c92:	d032      	beq.n	8000cfa <TIM16_callback+0x17a>
	else if((current_waveshape == SQUARE_MODE) && (current_index < THIRD_QUADRANT_START_INDEX)){
 8000c94:	7811      	ldrb	r1, [r2, #0]
 8000c96:	2902      	cmp	r1, #2
 8000c98:	d04b      	beq.n	8000d32 <TIM16_callback+0x1b2>
	else if((current_waveshape == SQUARE_MODE) && (current_index >= THIRD_QUADRANT_START_INDEX)){
 8000c9a:	7812      	ldrb	r2, [r2, #0]
 8000c9c:	2a02      	cmp	r2, #2
 8000c9e:	d03a      	beq.n	8000d16 <TIM16_callback+0x196>
	if(current_index == FIRST_QUADRANT_START_INDEX){
 8000ca0:	8819      	ldrh	r1, [r3, #0]
 8000ca2:	4a34      	ldr	r2, [pc, #208]	@ (8000d74 <TIM16_callback+0x1f4>)
 8000ca4:	b288      	uxth	r0, r1
 8000ca6:	2900      	cmp	r1, #0
 8000ca8:	d0ad      	beq.n	8000c06 <TIM16_callback+0x86>
	else if(current_index == SECOND_QUADRANT_START_INDEX){
 8000caa:	8819      	ldrh	r1, [r3, #0]
 8000cac:	2980      	cmp	r1, #128	@ 0x80
 8000cae:	d02b      	beq.n	8000d08 <TIM16_callback+0x188>
	else if(current_index == THIRD_QUADRANT_START_INDEX){
 8000cb0:	2180      	movs	r1, #128	@ 0x80
 8000cb2:	8818      	ldrh	r0, [r3, #0]
 8000cb4:	0049      	lsls	r1, r1, #1
 8000cb6:	4288      	cmp	r0, r1
 8000cb8:	d034      	beq.n	8000d24 <TIM16_callback+0x1a4>
	else if(current_index == FOURTH_QUADRANT_START_INDEX){
 8000cba:	8819      	ldrh	r1, [r3, #0]
 8000cbc:	23c0      	movs	r3, #192	@ 0xc0
 8000cbe:	005b      	lsls	r3, r3, #1
 8000cc0:	4299      	cmp	r1, r3
 8000cc2:	d1a4      	bne.n	8000c0e <TIM16_callback+0x8e>
		current_quadrant = SECOND_QUADRANT;
 8000cc4:	2101      	movs	r1, #1
 8000cc6:	4b27      	ldr	r3, [pc, #156]	@ (8000d64 <TIM16_callback+0x1e4>)
 8000cc8:	7019      	strb	r1, [r3, #0]
		current_halfcycle = SECOND_HALFCYCLE;
 8000cca:	4b27      	ldr	r3, [pc, #156]	@ (8000d68 <TIM16_callback+0x1e8>)
 8000ccc:	7019      	strb	r1, [r3, #0]
 8000cce:	e79e      	b.n	8000c0e <TIM16_callback+0x8e>
	prescaler_divisors_final_index_delayed = *(prescaler_divisors_final_index_delay_line + delay_line_read_pointer_offset);
}

uint8_t Multiply_Duty_By_Current_Depth_and_Divide_By_256(void)
{
	volatile uint32_t multiply_product = 0;
 8000cd0:	2100      	movs	r1, #0
 8000cd2:	9101      	str	r1, [sp, #4]

	//Perform: (duty*current_depth) / 256
	multiply_product = duty * current_depth; //compiler should compile this as a hardware multiplication, but need to check
 8000cd4:	8811      	ldrh	r1, [r2, #0]
 8000cd6:	881b      	ldrh	r3, [r3, #0]
 8000cd8:	434b      	muls	r3, r1
 8000cda:	9301      	str	r3, [sp, #4]
    duty = 1023 - (uint16_t)(multiply_product >> 8);
 8000cdc:	9901      	ldr	r1, [sp, #4]
 8000cde:	4b27      	ldr	r3, [pc, #156]	@ (8000d7c <TIM16_callback+0x1fc>)
 8000ce0:	0a09      	lsrs	r1, r1, #8
 8000ce2:	1a5b      	subs	r3, r3, r1
 8000ce4:	b29b      	uxth	r3, r3
 8000ce6:	8013      	strh	r3, [r2, #0]

    return 1;
 8000ce8:	e79b      	b.n	8000c22 <TIM16_callback+0xa2>
	for(uint16_t i = 0; i < (FINAL_INDEX + 1); i++){
 8000cea:	3b01      	subs	r3, #1
 8000cec:	e7a2      	b.n	8000c34 <TIM16_callback+0xb4>
			duty = 1023 - duty;
 8000cee:	8811      	ldrh	r1, [r2, #0]
 8000cf0:	4b22      	ldr	r3, [pc, #136]	@ (8000d7c <TIM16_callback+0x1fc>)
 8000cf2:	1a5b      	subs	r3, r3, r1
 8000cf4:	b29b      	uxth	r3, r3
 8000cf6:	8013      	strh	r3, [r2, #0]
 8000cf8:	e793      	b.n	8000c22 <TIM16_callback+0xa2>
		duty = sine_wavetable[current_index];
 8000cfa:	8819      	ldrh	r1, [r3, #0]
 8000cfc:	4a27      	ldr	r2, [pc, #156]	@ (8000d9c <TIM16_callback+0x21c>)
 8000cfe:	0049      	lsls	r1, r1, #1
 8000d00:	5a89      	ldrh	r1, [r1, r2]
 8000d02:	4a1c      	ldr	r2, [pc, #112]	@ (8000d74 <TIM16_callback+0x1f4>)
 8000d04:	8011      	strh	r1, [r2, #0]
 8000d06:	e77a      	b.n	8000bfe <TIM16_callback+0x7e>
		current_quadrant = SECOND_QUADRANT;
 8000d08:	4b16      	ldr	r3, [pc, #88]	@ (8000d64 <TIM16_callback+0x1e4>)
 8000d0a:	397f      	subs	r1, #127	@ 0x7f
 8000d0c:	7019      	strb	r1, [r3, #0]
		current_halfcycle = FIRST_HALFCYCLE;
 8000d0e:	2100      	movs	r1, #0
 8000d10:	4b15      	ldr	r3, [pc, #84]	@ (8000d68 <TIM16_callback+0x1e8>)
 8000d12:	7019      	strb	r1, [r3, #0]
 8000d14:	e77b      	b.n	8000c0e <TIM16_callback+0x8e>
	else if((current_waveshape == SQUARE_MODE) && (current_index >= THIRD_QUADRANT_START_INDEX)){
 8000d16:	881a      	ldrh	r2, [r3, #0]
 8000d18:	2aff      	cmp	r2, #255	@ 0xff
 8000d1a:	d9c1      	bls.n	8000ca0 <TIM16_callback+0x120>
			duty = 0;
 8000d1c:	2100      	movs	r1, #0
 8000d1e:	4a15      	ldr	r2, [pc, #84]	@ (8000d74 <TIM16_callback+0x1f4>)
 8000d20:	8011      	strh	r1, [r2, #0]
 8000d22:	e76c      	b.n	8000bfe <TIM16_callback+0x7e>
		current_quadrant = FIRST_QUADRANT;
 8000d24:	2100      	movs	r1, #0
 8000d26:	4b0f      	ldr	r3, [pc, #60]	@ (8000d64 <TIM16_callback+0x1e4>)
 8000d28:	7019      	strb	r1, [r3, #0]
		current_halfcycle = SECOND_HALFCYCLE;
 8000d2a:	4b0f      	ldr	r3, [pc, #60]	@ (8000d68 <TIM16_callback+0x1e8>)
 8000d2c:	3101      	adds	r1, #1
 8000d2e:	7019      	strb	r1, [r3, #0]
 8000d30:	e76d      	b.n	8000c0e <TIM16_callback+0x8e>
	else if((current_waveshape == SQUARE_MODE) && (current_index < THIRD_QUADRANT_START_INDEX)){
 8000d32:	8819      	ldrh	r1, [r3, #0]
 8000d34:	29ff      	cmp	r1, #255	@ 0xff
 8000d36:	d8b0      	bhi.n	8000c9a <TIM16_callback+0x11a>
		duty = 1023;
 8000d38:	4a0e      	ldr	r2, [pc, #56]	@ (8000d74 <TIM16_callback+0x1f4>)
 8000d3a:	4910      	ldr	r1, [pc, #64]	@ (8000d7c <TIM16_callback+0x1fc>)
 8000d3c:	8011      	strh	r1, [r2, #0]
 8000d3e:	e75e      	b.n	8000bfe <TIM16_callback+0x7e>
 8000d40:	20001032 	.word	0x20001032
 8000d44:	40014400 	.word	0x40014400
 8000d48:	20001030 	.word	0x20001030
 8000d4c:	20000178 	.word	0x20000178
 8000d50:	2000103c 	.word	0x2000103c
 8000d54:	08005310 	.word	0x08005310
 8000d58:	20000234 	.word	0x20000234
 8000d5c:	2000102e 	.word	0x2000102e
 8000d60:	2000104a 	.word	0x2000104a
 8000d64:	20001048 	.word	0x20001048
 8000d68:	20001049 	.word	0x20001049
 8000d6c:	20001054 	.word	0x20001054
 8000d70:	0800531c 	.word	0x0800531c
 8000d74:	2000103e 	.word	0x2000103e
 8000d78:	20001050 	.word	0x20001050
 8000d7c:	000003ff 	.word	0x000003ff
 8000d80:	000001ff 	.word	0x000001ff
 8000d84:	20000c10 	.word	0x20000c10
 8000d88:	20000a10 	.word	0x20000a10
 8000d8c:	20000610 	.word	0x20000610
 8000d90:	20001034 	.word	0x20001034
 8000d94:	0800530c 	.word	0x0800530c
 8000d98:	20000580 	.word	0x20000580
 8000d9c:	0800571c 	.word	0x0800571c

08000da0 <TIM17_callback>:
	TIM1->EGR |= TIM_EGR_UG; //DO NOT DELETE THIS LINE, IT LITERALLY MAKES OR BREAKS THE BASTARD - It triggers an 'update' event
 8000da0:	2101      	movs	r1, #1
 8000da2:	4a17      	ldr	r2, [pc, #92]	@ (8000e00 <TIM17_callback+0x60>)
	__HAL_TIM_SET_COUNTER(&htim17, final_start_value_delayed); //this line must go here, or at least very near the beginning!
 8000da4:	4817      	ldr	r0, [pc, #92]	@ (8000e04 <TIM17_callback+0x64>)
	TIM1->EGR |= TIM_EGR_UG; //DO NOT DELETE THIS LINE, IT LITERALLY MAKES OR BREAKS THE BASTARD - It triggers an 'update' event
 8000da6:	6953      	ldr	r3, [r2, #20]
{
 8000da8:	b530      	push	{r4, r5, lr}
	TIM1->EGR |= TIM_EGR_UG; //DO NOT DELETE THIS LINE, IT LITERALLY MAKES OR BREAKS THE BASTARD - It triggers an 'update' event
 8000daa:	430b      	orrs	r3, r1
 8000dac:	6153      	str	r3, [r2, #20]
	__HAL_TIM_SET_COUNTER(&htim17, final_start_value_delayed); //this line must go here, or at least very near the beginning!
 8000dae:	4a16      	ldr	r2, [pc, #88]	@ (8000e08 <TIM17_callback+0x68>)
 8000db0:	8803      	ldrh	r3, [r0, #0]
 8000db2:	6814      	ldr	r4, [r2, #0]
	__HAL_TIM_SET_PRESCALER(&htim17, (TIM16_prescaler_divisors[prescaler_divisors_final_index_delayed]) - 1); //have to take one off the divisor
 8000db4:	4915      	ldr	r1, [pc, #84]	@ (8000e0c <TIM17_callback+0x6c>)
	__HAL_TIM_SET_COUNTER(&htim17, final_start_value_delayed); //this line must go here, or at least very near the beginning!
 8000db6:	b29b      	uxth	r3, r3
 8000db8:	6263      	str	r3, [r4, #36]	@ 0x24
	__HAL_TIM_SET_PRESCALER(&htim17, (TIM16_prescaler_divisors[prescaler_divisors_final_index_delayed]) - 1); //have to take one off the divisor
 8000dba:	780a      	ldrb	r2, [r1, #0]
 8000dbc:	4b14      	ldr	r3, [pc, #80]	@ (8000e10 <TIM17_callback+0x70>)
 8000dbe:	0052      	lsls	r2, r2, #1
 8000dc0:	5ad3      	ldrh	r3, [r2, r3]
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, duty_delayed); //updates the CCR register of TIM14, which sets duty, i.e. the ON time relative to the total period which is set by the ARR.
 8000dc2:	4a14      	ldr	r2, [pc, #80]	@ (8000e14 <TIM17_callback+0x74>)
	__HAL_TIM_SET_PRESCALER(&htim17, (TIM16_prescaler_divisors[prescaler_divisors_final_index_delayed]) - 1); //have to take one off the divisor
 8000dc4:	3b01      	subs	r3, #1
 8000dc6:	62a3      	str	r3, [r4, #40]	@ 0x28
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, duty_delayed); //updates the CCR register of TIM14, which sets duty, i.e. the ON time relative to the total period which is set by the ARR.
 8000dc8:	4c13      	ldr	r4, [pc, #76]	@ (8000e18 <TIM17_callback+0x78>)
 8000dca:	6812      	ldr	r2, [r2, #0]
 8000dcc:	8823      	ldrh	r3, [r4, #0]
	duty_delayed = *(duty_delay_line + delay_line_read_pointer_offset);
 8000dce:	4d13      	ldr	r5, [pc, #76]	@ (8000e1c <TIM17_callback+0x7c>)
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, duty_delayed); //updates the CCR register of TIM14, which sets duty, i.e. the ON time relative to the total period which is set by the ARR.
 8000dd0:	b29b      	uxth	r3, r3
 8000dd2:	6413      	str	r3, [r2, #64]	@ 0x40
	duty_delayed = *(duty_delay_line + delay_line_read_pointer_offset);
 8000dd4:	4a12      	ldr	r2, [pc, #72]	@ (8000e20 <TIM17_callback+0x80>)
 8000dd6:	8813      	ldrh	r3, [r2, #0]
 8000dd8:	005b      	lsls	r3, r3, #1
 8000dda:	195b      	adds	r3, r3, r5
 8000ddc:	881b      	ldrh	r3, [r3, #0]
 8000dde:	b29b      	uxth	r3, r3
 8000de0:	8023      	strh	r3, [r4, #0]
	final_start_value_delayed = *(final_start_value_delay_line + delay_line_read_pointer_offset);
 8000de2:	8813      	ldrh	r3, [r2, #0]
 8000de4:	4c0f      	ldr	r4, [pc, #60]	@ (8000e24 <TIM17_callback+0x84>)
 8000de6:	005b      	lsls	r3, r3, #1
 8000de8:	191b      	adds	r3, r3, r4
 8000dea:	881b      	ldrh	r3, [r3, #0]
 8000dec:	b29b      	uxth	r3, r3
 8000dee:	8003      	strh	r3, [r0, #0]
	prescaler_divisors_final_index_delayed = *(prescaler_divisors_final_index_delay_line + delay_line_read_pointer_offset);
 8000df0:	8812      	ldrh	r2, [r2, #0]
 8000df2:	4b0d      	ldr	r3, [pc, #52]	@ (8000e28 <TIM17_callback+0x88>)
 8000df4:	189b      	adds	r3, r3, r2
 8000df6:	781b      	ldrb	r3, [r3, #0]
 8000df8:	b2db      	uxtb	r3, r3
 8000dfa:	700b      	strb	r3, [r1, #0]
}
 8000dfc:	bd30      	pop	{r4, r5, pc}
 8000dfe:	46c0      	nop			@ (mov r8, r8)
 8000e00:	40012c00 	.word	0x40012c00
 8000e04:	2000060c 	.word	0x2000060c
 8000e08:	200000bc 	.word	0x200000bc
 8000e0c:	2000060a 	.word	0x2000060a
 8000e10:	08005310 	.word	0x08005310
 8000e14:	20000468 	.word	0x20000468
 8000e18:	20000608 	.word	0x20000608
 8000e1c:	20000c10 	.word	0x20000c10
 8000e20:	2000060e 	.word	0x2000060e
 8000e24:	20000610 	.word	0x20000610
 8000e28:	20000a10 	.word	0x20000a10

08000e2c <ADC_DMA_conversion_complete_callback>:
}

void ADC_DMA_conversion_complete_callback(ADC_HandleTypeDef *hadc)
{
 8000e2c:	b510      	push	{r4, lr}
	//HAL_GPIO_WritePin(ISR_MEAS_GPIO_Port, ISR_MEAS_Pin, 1);
	HAL_ADC_Stop_DMA(hadc); //disable ADC DMA
 8000e2e:	f001 fc6b 	bl	8002708 <HAL_ADC_Stop_DMA>

	//GET WAVESHAPE
	uint16_t ADC_result = ADCResultsDMA[0]; //set ADC_Result to waveshape index value
 8000e32:	4b1f      	ldr	r3, [pc, #124]	@ (8000eb0 <ADC_DMA_conversion_complete_callback+0x84>)

	if(ADC_result <= TRIANGLE_MODE_ADC_THRESHOLD){
 8000e34:	491f      	ldr	r1, [pc, #124]	@ (8000eb4 <ADC_DMA_conversion_complete_callback+0x88>)
	uint16_t ADC_result = ADCResultsDMA[0]; //set ADC_Result to waveshape index value
 8000e36:	881a      	ldrh	r2, [r3, #0]
 8000e38:	b290      	uxth	r0, r2
	if(ADC_result <= TRIANGLE_MODE_ADC_THRESHOLD){
 8000e3a:	428a      	cmp	r2, r1
 8000e3c:	d819      	bhi.n	8000e72 <ADC_DMA_conversion_complete_callback+0x46>
		current_waveshape = TRIANGLE_MODE; //triangle wave
 8000e3e:	2100      	movs	r1, #0
 8000e40:	4a1d      	ldr	r2, [pc, #116]	@ (8000eb8 <ADC_DMA_conversion_complete_callback+0x8c>)
 8000e42:	7011      	strb	r1, [r2, #0]
	else{
		current_waveshape = SINE_MODE; //if error, return sine
	}

	//GET SPEED
	current_speed = ADCResultsDMA[1] >> 2; //convert to 10-bit
 8000e44:	885a      	ldrh	r2, [r3, #2]
 8000e46:	491d      	ldr	r1, [pc, #116]	@ (8000ebc <ADC_DMA_conversion_complete_callback+0x90>)
 8000e48:	0892      	lsrs	r2, r2, #2
 8000e4a:	800a      	strh	r2, [r1, #0]

	//GET DEPTH
	#if DEPTH_ON_OR_OFF == ON
		current_depth = ADCResultsDMA[2] >> 4; //convert to 8-bit
 8000e4c:	889a      	ldrh	r2, [r3, #4]
 8000e4e:	491c      	ldr	r1, [pc, #112]	@ (8000ec0 <ADC_DMA_conversion_complete_callback+0x94>)
 8000e50:	0912      	lsrs	r2, r2, #4
 8000e52:	800a      	strh	r2, [r1, #0]
			current_symmetry = ADCResultsDMA[3] >> 2;

		#endif

		#if SYMMETRY_ADC_RESOLUTION == 8
			current_symmetry = ADCResultsDMA[3] >> 4;
 8000e54:	88db      	ldrh	r3, [r3, #6]
 8000e56:	4a1b      	ldr	r2, [pc, #108]	@ (8000ec4 <ADC_DMA_conversion_complete_callback+0x98>)
 8000e58:	091b      	lsrs	r3, r3, #4
 8000e5a:	6013      	str	r3, [r2, #0]
		#endif

	#endif

	//after initial conversion is complete, set the conversion complete flag
	if(initial_ADC_conversion_complete == NO){
 8000e5c:	4b1a      	ldr	r3, [pc, #104]	@ (8000ec8 <ADC_DMA_conversion_complete_callback+0x9c>)
 8000e5e:	781a      	ldrb	r2, [r3, #0]
 8000e60:	2a00      	cmp	r2, #0
 8000e62:	d101      	bne.n	8000e68 <ADC_DMA_conversion_complete_callback+0x3c>
		initial_ADC_conversion_complete = YES;
 8000e64:	3201      	adds	r2, #1
 8000e66:	701a      	strb	r2, [r3, #0]
	//HAL_GPIO_WritePin(ISR_MEAS_GPIO_Port, ISR_MEAS_Pin, 0);


	//HAL_GPIO_WritePin(ISR_MEAS_GPIO_Port, ISR_MEAS_Pin, 1);

	if(speed_pot_is_disabled == NO){
 8000e68:	4b18      	ldr	r3, [pc, #96]	@ (8000ecc <ADC_DMA_conversion_complete_callback+0xa0>)
 8000e6a:	781b      	ldrb	r3, [r3, #0]
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d00f      	beq.n	8000e90 <ADC_DMA_conversion_complete_callback+0x64>
		TIM16_final_start_value_locked = TIM16_final_start_value;
		TIM16_prescaler_divisors_final_index_locked = TIM16_prescaler_divisors_final_index;
	}

	//HAL_GPIO_WritePin(ISR_MEAS_GPIO_Port, ISR_MEAS_Pin, 0);
}
 8000e70:	bd10      	pop	{r4, pc}
	else if (ADC_result <= SINE_MODE_ADC_THRESHOLD){
 8000e72:	4a17      	ldr	r2, [pc, #92]	@ (8000ed0 <ADC_DMA_conversion_complete_callback+0xa4>)
 8000e74:	4290      	cmp	r0, r2
 8000e76:	d803      	bhi.n	8000e80 <ADC_DMA_conversion_complete_callback+0x54>
		current_waveshape = SINE_MODE; //if error, return sine
 8000e78:	2101      	movs	r1, #1
 8000e7a:	4a0f      	ldr	r2, [pc, #60]	@ (8000eb8 <ADC_DMA_conversion_complete_callback+0x8c>)
 8000e7c:	7011      	strb	r1, [r2, #0]
 8000e7e:	e7e1      	b.n	8000e44 <ADC_DMA_conversion_complete_callback+0x18>
	else if (ADC_result <= SQUARE_MODE_ADC_THRESHOLD){
 8000e80:	2280      	movs	r2, #128	@ 0x80
 8000e82:	0152      	lsls	r2, r2, #5
 8000e84:	4290      	cmp	r0, r2
 8000e86:	d2f7      	bcs.n	8000e78 <ADC_DMA_conversion_complete_callback+0x4c>
		current_waveshape = SQUARE_MODE; //square wave
 8000e88:	2102      	movs	r1, #2
 8000e8a:	4a0b      	ldr	r2, [pc, #44]	@ (8000eb8 <ADC_DMA_conversion_complete_callback+0x8c>)
 8000e8c:	7011      	strb	r1, [r2, #0]
 8000e8e:	e7d9      	b.n	8000e44 <ADC_DMA_conversion_complete_callback+0x18>
		Process_TIM16_Raw_Start_Value_and_Raw_Prescaler();
 8000e90:	f000 fd5c 	bl	800194c <Process_TIM16_Raw_Start_Value_and_Raw_Prescaler>
		Process_TIM16_Final_Start_Value_and_Prescaler_Adjust();
 8000e94:	f000 fd82 	bl	800199c <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust>
		TIM16_final_start_value_locked = TIM16_final_start_value;
 8000e98:	4b0e      	ldr	r3, [pc, #56]	@ (8000ed4 <ADC_DMA_conversion_complete_callback+0xa8>)
 8000e9a:	4a0f      	ldr	r2, [pc, #60]	@ (8000ed8 <ADC_DMA_conversion_complete_callback+0xac>)
 8000e9c:	881b      	ldrh	r3, [r3, #0]
 8000e9e:	b29b      	uxth	r3, r3
 8000ea0:	8013      	strh	r3, [r2, #0]
		TIM16_prescaler_divisors_final_index_locked = TIM16_prescaler_divisors_final_index;
 8000ea2:	4b0e      	ldr	r3, [pc, #56]	@ (8000edc <ADC_DMA_conversion_complete_callback+0xb0>)
 8000ea4:	4a0e      	ldr	r2, [pc, #56]	@ (8000ee0 <ADC_DMA_conversion_complete_callback+0xb4>)
 8000ea6:	781b      	ldrb	r3, [r3, #0]
 8000ea8:	b2db      	uxtb	r3, r3
 8000eaa:	7013      	strb	r3, [r2, #0]
}
 8000eac:	e7e0      	b.n	8000e70 <ADC_DMA_conversion_complete_callback+0x44>
 8000eae:	46c0      	nop			@ (mov r8, r8)
 8000eb0:	20001034 	.word	0x20001034
 8000eb4:	00000555 	.word	0x00000555
 8000eb8:	20001054 	.word	0x20001054
 8000ebc:	20001052 	.word	0x20001052
 8000ec0:	20001050 	.word	0x20001050
 8000ec4:	2000104c 	.word	0x2000104c
 8000ec8:	20001033 	.word	0x20001033
 8000ecc:	20001025 	.word	0x20001025
 8000ed0:	00000aaa 	.word	0x00000aaa
 8000ed4:	20001046 	.word	0x20001046
 8000ed8:	20001030 	.word	0x20001030
 8000edc:	2000103d 	.word	0x2000103d
 8000ee0:	2000103c 	.word	0x2000103c

08000ee4 <TIM2_ch1_IP_capture_callback>:

void TIM2_ch1_IP_capture_callback(TIM_HandleTypeDef *htim){
 8000ee4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000ee6:	46ce      	mov	lr, r9
 8000ee8:	4647      	mov	r7, r8

	TIM2_ch1_input_capture_value = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8000eea:	2100      	movs	r1, #0
void TIM2_ch1_IP_capture_callback(TIM_HandleTypeDef *htim){
 8000eec:	b580      	push	{r7, lr}
	TIM2_ch1_input_capture_value = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8000eee:	f003 fd8f 	bl	8004a10 <HAL_TIM_ReadCapturedValue>
 8000ef2:	4bb8      	ldr	r3, [pc, #736]	@ (80011d4 <TIM2_ch1_IP_capture_callback+0x2f0>)

	interrupt_period = TIM2_ch1_input_capture_value >> 9; //divided by 512
 8000ef4:	4cb8      	ldr	r4, [pc, #736]	@ (80011d8 <TIM2_ch1_IP_capture_callback+0x2f4>)
	TIM2_ch1_input_capture_value = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8000ef6:	6018      	str	r0, [r3, #0]
	interrupt_period = TIM2_ch1_input_capture_value >> 9; //divided by 512
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	0a5b      	lsrs	r3, r3, #9
 8000efc:	b29b      	uxth	r3, r3
 8000efe:	8023      	strh	r3, [r4, #0]

	//since the input capture measurement is z, and this is 512x the interrupt period, we just use the interrupt
	//period = z/512 as the 'elapse period value' if we also set the elapse timer prescaler to 512 less than the
	//input capture measurement timer

	if(input_capture_event == FIRST){ //edge detected is the first
 8000f00:	4bb6      	ldr	r3, [pc, #728]	@ (80011dc <TIM2_ch1_IP_capture_callback+0x2f8>)
 8000f02:	781a      	ldrb	r2, [r3, #0]
 8000f04:	b2d0      	uxtb	r0, r2
 8000f06:	2a00      	cmp	r2, #0
 8000f08:	d10c      	bne.n	8000f24 <TIM2_ch1_IP_capture_callback+0x40>

		speed_pot_is_disabled = YES;
 8000f0a:	49b5      	ldr	r1, [pc, #724]	@ (80011e0 <TIM2_ch1_IP_capture_callback+0x2fc>)
 8000f0c:	3201      	adds	r2, #1
 8000f0e:	700a      	strb	r2, [r1, #0]
		input_capture_measurement_is_ongoing = YES;
 8000f10:	49b4      	ldr	r1, [pc, #720]	@ (80011e4 <TIM2_ch1_IP_capture_callback+0x300>)
 8000f12:	700a      	strb	r2, [r1, #0]
		__HAL_TIM_SET_COUNTER(&htim2, 0); //begin measurement
 8000f14:	49b4      	ldr	r1, [pc, #720]	@ (80011e8 <TIM2_ch1_IP_capture_callback+0x304>)
 8000f16:	6809      	ldr	r1, [r1, #0]
 8000f18:	6248      	str	r0, [r1, #36]	@ 0x24

		input_capture_event = SECOND;
 8000f1a:	701a      	strb	r2, [r3, #0]
			TIM16_prescaler_adjust_to_be_loaded = DO_NOTHING;
			TIM16_prescaler_divisors_final_index_to_be_loaded = TIM16_base_prescaler_divisors_index_to_be_loaded;
		#endif

	}
}
 8000f1c:	bcc0      	pop	{r6, r7}
 8000f1e:	46b9      	mov	r9, r7
 8000f20:	46b0      	mov	r8, r6
 8000f22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		input_capture_event = FIRST; //reset event name
 8000f24:	2600      	movs	r6, #0
 8000f26:	701e      	strb	r6, [r3, #0]
		input_capture_measurement_is_ongoing = NO;
 8000f28:	4bae      	ldr	r3, [pc, #696]	@ (80011e4 <TIM2_ch1_IP_capture_callback+0x300>)
		if(input_capture_measurement_reelapse_1_is_ongoing == YES){
 8000f2a:	4fb0      	ldr	r7, [pc, #704]	@ (80011ec <TIM2_ch1_IP_capture_callback+0x308>)
		input_capture_measurement_is_ongoing = NO;
 8000f2c:	701e      	strb	r6, [r3, #0]
		if(input_capture_measurement_reelapse_1_is_ongoing == YES){
 8000f2e:	783b      	ldrb	r3, [r7, #0]
			Stop_OC_TIM(&htim3, TIM_CHANNEL_1);
 8000f30:	4daf      	ldr	r5, [pc, #700]	@ (80011f0 <TIM2_ch1_IP_capture_callback+0x30c>)
		if(input_capture_measurement_reelapse_1_is_ongoing == YES){
 8000f32:	2b01      	cmp	r3, #1
 8000f34:	d100      	bne.n	8000f38 <TIM2_ch1_IP_capture_callback+0x54>
 8000f36:	e13f      	b.n	80011b8 <TIM2_ch1_IP_capture_callback+0x2d4>
		if(interrupt_period < HIGHEST_PRESCALER_TOP_SPEED_PERIOD){ //if the captured value/512 is less than 129, then the desired speed is not reproducable, so just set the absolute top speed (i.e. highest prescaler and shortest period)
 8000f38:	8822      	ldrh	r2, [r4, #0]
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, HIGHEST_PRESCALER_TOP_SPEED_PERIOD);
 8000f3a:	682b      	ldr	r3, [r5, #0]
		if(interrupt_period < HIGHEST_PRESCALER_TOP_SPEED_PERIOD){ //if the captured value/512 is less than 129, then the desired speed is not reproducable, so just set the absolute top speed (i.e. highest prescaler and shortest period)
 8000f3c:	2a80      	cmp	r2, #128	@ 0x80
 8000f3e:	d900      	bls.n	8000f42 <TIM2_ch1_IP_capture_callback+0x5e>
 8000f40:	e0a5      	b.n	800108e <TIM2_ch1_IP_capture_callback+0x1aa>
			interrupt_period = HIGHEST_PRESCALER_TOP_SPEED_PERIOD;
 8000f42:	2281      	movs	r2, #129	@ 0x81
 8000f44:	8022      	strh	r2, [r4, #0]
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, interrupt_period); //measured value divided by 512
 8000f46:	635a      	str	r2, [r3, #52]	@ 0x34
			__HAL_TIM_SET_COUNTER(&htim3, 0);
 8000f48:	2200      	movs	r2, #0
			Start_OC_TIM(&htim3, TIM_CHANNEL_1);
 8000f4a:	2100      	movs	r1, #0
			__HAL_TIM_SET_COUNTER(&htim3, 0);
 8000f4c:	625a      	str	r2, [r3, #36]	@ 0x24
			Start_OC_TIM(&htim3, TIM_CHANNEL_1);
 8000f4e:	0028      	movs	r0, r5
 8000f50:	f000 fce8 	bl	8001924 <Start_OC_TIM>
			input_capture_measurement_reelapse_1_is_ongoing = YES;
 8000f54:	2301      	movs	r3, #1
 8000f56:	703b      	strb	r3, [r7, #0]
		if(interrupt_period <= SIXTY_FOUR_PRESCALER_LARGEST_INTERRUPT_PERIOD){
 8000f58:	2380      	movs	r3, #128	@ 0x80
 8000f5a:	8822      	ldrh	r2, [r4, #0]
 8000f5c:	005b      	lsls	r3, r3, #1
 8000f5e:	429a      	cmp	r2, r3
 8000f60:	d900      	bls.n	8000f64 <TIM2_ch1_IP_capture_callback+0x80>
 8000f62:	e07d      	b.n	8001060 <TIM2_ch1_IP_capture_callback+0x17c>
			TIM16_raw_start_value_to_be_loaded = 256 - interrupt_period;
 8000f64:	8822      	ldrh	r2, [r4, #0]
 8000f66:	49a3      	ldr	r1, [pc, #652]	@ (80011f4 <TIM2_ch1_IP_capture_callback+0x310>)
 8000f68:	1a9b      	subs	r3, r3, r2
			TIM16_base_prescaler_divisors_index_to_be_loaded = FASTEST_SPEED_PRESCALER_DIVISORS_ARRAY_INDEX;
 8000f6a:	2205      	movs	r2, #5
			TIM16_raw_start_value_to_be_loaded = 256 - interrupt_period;
 8000f6c:	b29b      	uxth	r3, r3
 8000f6e:	800b      	strh	r3, [r1, #0]
			TIM16_base_prescaler_divisors_index_to_be_loaded = FASTEST_SPEED_PRESCALER_DIVISORS_ARRAY_INDEX;
 8000f70:	4ba1      	ldr	r3, [pc, #644]	@ (80011f8 <TIM2_ch1_IP_capture_callback+0x314>)
 8000f72:	701a      	strb	r2, [r3, #0]
		if(current_waveshape == SINE_MODE || current_waveshape == TRIANGLE_MODE){
 8000f74:	4ba1      	ldr	r3, [pc, #644]	@ (80011fc <TIM2_ch1_IP_capture_callback+0x318>)
 8000f76:	781a      	ldrb	r2, [r3, #0]
 8000f78:	2a01      	cmp	r2, #1
 8000f7a:	d003      	beq.n	8000f84 <TIM2_ch1_IP_capture_callback+0xa0>
 8000f7c:	781a      	ldrb	r2, [r3, #0]
 8000f7e:	2a00      	cmp	r2, #0
 8000f80:	d000      	beq.n	8000f84 <TIM2_ch1_IP_capture_callback+0xa0>
 8000f82:	e0bc      	b.n	80010fe <TIM2_ch1_IP_capture_callback+0x21a>
			current_index_to_be_loaded = SINE_OR_TRIANGLE_WAVE_TEMPO_PERCEIVED_APEX_INDEX;
 8000f84:	20a7      	movs	r0, #167	@ 0xa7
 8000f86:	4a9e      	ldr	r2, [pc, #632]	@ (8001200 <TIM2_ch1_IP_capture_callback+0x31c>)
			current_index_to_be_loaded = SQUARE_WAVE_TEMPO_APEX_INDEX;
 8000f88:	0040      	lsls	r0, r0, #1
 8000f8a:	8010      	strh	r0, [r2, #0]
			current_quadrant_to_be_loaded = CURRENT_QUADRANT_SQUARE_SYNCED;
 8000f8c:	2000      	movs	r0, #0
 8000f8e:	4a9d      	ldr	r2, [pc, #628]	@ (8001204 <TIM2_ch1_IP_capture_callback+0x320>)
 8000f90:	7010      	strb	r0, [r2, #0]
			current_halfcycle_to_be_loaded = CURRENT_HALFCYCLE_SQUARE_SYNCED;
 8000f92:	4a9d      	ldr	r2, [pc, #628]	@ (8001208 <TIM2_ch1_IP_capture_callback+0x324>)
 8000f94:	3001      	adds	r0, #1
 8000f96:	7010      	strb	r0, [r2, #0]
		if(current_waveshape == TRIANGLE_MODE){
 8000f98:	781a      	ldrb	r2, [r3, #0]
 8000f9a:	2a00      	cmp	r2, #0
 8000f9c:	d000      	beq.n	8000fa0 <TIM2_ch1_IP_capture_callback+0xbc>
 8000f9e:	e079      	b.n	8001094 <TIM2_ch1_IP_capture_callback+0x1b0>
			duty_to_be_loaded = tri_wavetable[current_index];
 8000fa0:	4a9a      	ldr	r2, [pc, #616]	@ (800120c <TIM2_ch1_IP_capture_callback+0x328>)
 8000fa2:	8810      	ldrh	r0, [r2, #0]
 8000fa4:	4a9a      	ldr	r2, [pc, #616]	@ (8001210 <TIM2_ch1_IP_capture_callback+0x32c>)
 8000fa6:	0040      	lsls	r0, r0, #1
 8000fa8:	5a80      	ldrh	r0, [r0, r2]
 8000faa:	4a9a      	ldr	r2, [pc, #616]	@ (8001214 <TIM2_ch1_IP_capture_callback+0x330>)
 8000fac:	8010      	strh	r0, [r2, #0]
			if(current_depth_to_be_loaded == 255){
 8000fae:	489a      	ldr	r0, [pc, #616]	@ (8001218 <TIM2_ch1_IP_capture_callback+0x334>)
 8000fb0:	8800      	ldrh	r0, [r0, #0]
 8000fb2:	28ff      	cmp	r0, #255	@ 0xff
 8000fb4:	d100      	bne.n	8000fb8 <TIM2_ch1_IP_capture_callback+0xd4>
 8000fb6:	e07e      	b.n	80010b6 <TIM2_ch1_IP_capture_callback+0x1d2>
			else if(current_depth != 0){
 8000fb8:	4898      	ldr	r0, [pc, #608]	@ (800121c <TIM2_ch1_IP_capture_callback+0x338>)
 8000fba:	8804      	ldrh	r4, [r0, #0]
 8000fbc:	2c00      	cmp	r4, #0
 8000fbe:	d000      	beq.n	8000fc2 <TIM2_ch1_IP_capture_callback+0xde>
 8000fc0:	e093      	b.n	80010ea <TIM2_ch1_IP_capture_callback+0x206>
				duty_to_be_loaded = 1023; //if depth is 0, just output 1023
 8000fc2:	4897      	ldr	r0, [pc, #604]	@ (8001220 <TIM2_ch1_IP_capture_callback+0x33c>)
 8000fc4:	8010      	strh	r0, [r2, #0]
			if(current_symmetry < SYMMETRY_ADC_HALF_SCALE){ //adc = 0-127
 8000fc6:	4a97      	ldr	r2, [pc, #604]	@ (8001224 <TIM2_ch1_IP_capture_callback+0x340>)
 8000fc8:	6814      	ldr	r4, [r2, #0]
			if((current_waveshape == SINE_MODE) || (current_waveshape == TRIANGLE_MODE)){
 8000fca:	7818      	ldrb	r0, [r3, #0]
 8000fcc:	2801      	cmp	r0, #1
 8000fce:	d100      	bne.n	8000fd2 <TIM2_ch1_IP_capture_callback+0xee>
 8000fd0:	e07c      	b.n	80010cc <TIM2_ch1_IP_capture_callback+0x1e8>
 8000fd2:	7818      	ldrb	r0, [r3, #0]
 8000fd4:	2800      	cmp	r0, #0
 8000fd6:	d100      	bne.n	8000fda <TIM2_ch1_IP_capture_callback+0xf6>
 8000fd8:	e078      	b.n	80010cc <TIM2_ch1_IP_capture_callback+0x1e8>
			else if(current_waveshape == SQUARE_MODE){
 8000fda:	781b      	ldrb	r3, [r3, #0]
 8000fdc:	2b02      	cmp	r3, #2
 8000fde:	d100      	bne.n	8000fe2 <TIM2_ch1_IP_capture_callback+0xfe>
 8000fe0:	e0a4      	b.n	800112c <TIM2_ch1_IP_capture_callback+0x248>
			if(symmetry_status == CW){
 8000fe2:	2600      	movs	r6, #0
 8000fe4:	2c7f      	cmp	r4, #127	@ 0x7f
 8000fe6:	d900      	bls.n	8000fea <TIM2_ch1_IP_capture_callback+0x106>
 8000fe8:	e07b      	b.n	80010e2 <TIM2_ch1_IP_capture_callback+0x1fe>
				pot_rotation_corrected = SYMMETRY_ADC_HALF_SCALE - 1 - current_symmetry;
 8000fea:	257f      	movs	r5, #127	@ 0x7f
 8000fec:	6813      	ldr	r3, [r2, #0]
 8000fee:	1aed      	subs	r5, r5, r3
 8000ff0:	b2ed      	uxtb	r5, r5
			uint16_t two_fifty_six_minus_TIM16_raw_start_value = 256 - TIM16_raw_start_value_to_be_loaded;
 8000ff2:	880c      	ldrh	r4, [r1, #0]
 8000ff4:	b2a3      	uxth	r3, r4
 8000ff6:	4698      	mov	r8, r3
 8000ff8:	2380      	movs	r3, #128	@ 0x80
 8000ffa:	005b      	lsls	r3, r3, #1
 8000ffc:	1b1c      	subs	r4, r3, r4
 8000ffe:	b2a4      	uxth	r4, r4
			uint16_t two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC = two_fifty_six_minus_TIM16_raw_start_value * pot_rotation_corrected;
 8001000:	4365      	muls	r5, r4
 8001002:	b2ad      	uxth	r5, r5
			uint16_t two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC_and_shifted_by_ADC_bits = (uint16_t)(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC >> SYMMETRY_ADC_NUM_BITS);
 8001004:	0a2f      	lsrs	r7, r5, #8
			uint16_t manipulated_period_shorten = two_fifty_six_minus_TIM16_raw_start_value - two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC_and_shifted_by_ADC_bits; //manipulated shorten will always be less than 256
 8001006:	1be2      	subs	r2, r4, r7
			uint16_t manipulated_period_lengthen = two_fifty_six_minus_TIM16_raw_start_value + two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC_and_shifted_by_ADC_bits; //manipulated lengthen can be greater than 256 up to 381
 8001008:	19e4      	adds	r4, r4, r7
			uint16_t manipulated_period_shorten = two_fifty_six_minus_TIM16_raw_start_value - two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC_and_shifted_by_ADC_bits; //manipulated shorten will always be less than 256
 800100a:	b292      	uxth	r2, r2
			uint16_t manipulated_period_lengthen = two_fifty_six_minus_TIM16_raw_start_value + two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC_and_shifted_by_ADC_bits; //manipulated lengthen can be greater than 256 up to 381
 800100c:	b2a4      	uxth	r4, r4
			uint16_t manipulated_period_shorten = two_fifty_six_minus_TIM16_raw_start_value - two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC_and_shifted_by_ADC_bits; //manipulated shorten will always be less than 256
 800100e:	4691      	mov	r9, r2
			if((manipulated_period_lengthen < 256) || ((manipulated_period_lengthen == 256) && (unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) == 0))){
 8001010:	2cff      	cmp	r4, #255	@ 0xff
 8001012:	d800      	bhi.n	8001016 <TIM2_ch1_IP_capture_callback+0x132>
 8001014:	e0b3      	b.n	800117e <TIM2_ch1_IP_capture_callback+0x29a>
 8001016:	429c      	cmp	r4, r3
 8001018:	d100      	bne.n	800101c <TIM2_ch1_IP_capture_callback+0x138>
 800101a:	e0a9      	b.n	8001170 <TIM2_ch1_IP_capture_callback+0x28c>
				if(unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) == 128){
 800101c:	2108      	movs	r1, #8
 800101e:	0028      	movs	r0, r5
 8001020:	f000 fe9e 	bl	8001d60 <unsigned_bitwise_modulo>
 8001024:	2880      	cmp	r0, #128	@ 0x80
 8001026:	d100      	bne.n	800102a <TIM2_ch1_IP_capture_callback+0x146>
 8001028:	e10c      	b.n	8001244 <TIM2_ch1_IP_capture_callback+0x360>
				else if(unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) == 0){
 800102a:	2108      	movs	r1, #8
 800102c:	0028      	movs	r0, r5
 800102e:	f000 fe97 	bl	8001d60 <unsigned_bitwise_modulo>
 8001032:	2800      	cmp	r0, #0
 8001034:	d000      	beq.n	8001038 <TIM2_ch1_IP_capture_callback+0x154>
 8001036:	e15e      	b.n	80012f6 <TIM2_ch1_IP_capture_callback+0x412>
					if(unsigned_bitwise_modulo(manipulated_period_lengthen, 1) == 0){
 8001038:	0020      	movs	r0, r4
 800103a:	2101      	movs	r1, #1
 800103c:	f000 fe90 	bl	8001d60 <unsigned_bitwise_modulo>
						manipulated_period_lengthen = manipulated_period_lengthen >> 1; //DONE
 8001040:	0864      	lsrs	r4, r4, #1
							TIM16_prescaler_adjust = DO_NOTHING;
 8001042:	4b79      	ldr	r3, [pc, #484]	@ (8001228 <TIM2_ch1_IP_capture_callback+0x344>)
					if(unsigned_bitwise_modulo(manipulated_period_lengthen, 1) == 0){
 8001044:	2800      	cmp	r0, #0
 8001046:	d000      	beq.n	800104a <TIM2_ch1_IP_capture_callback+0x166>
 8001048:	e196      	b.n	8001378 <TIM2_ch1_IP_capture_callback+0x494>
						if(symmetry_type_for_halfcycle == SHORTEN){
 800104a:	2e00      	cmp	r6, #0
 800104c:	d100      	bne.n	8001050 <TIM2_ch1_IP_capture_callback+0x16c>
 800104e:	e1d4      	b.n	80013fa <TIM2_ch1_IP_capture_callback+0x516>
							TIM16_prescaler_adjust = MULTIPLY_BY_TWO;
 8001050:	2201      	movs	r2, #1
 8001052:	701a      	strb	r2, [r3, #0]
				TIM16_final_start_value_to_be_loaded = 256 - manipulated_period_lengthen;
 8001054:	2380      	movs	r3, #128	@ 0x80
 8001056:	005b      	lsls	r3, r3, #1
 8001058:	1b1b      	subs	r3, r3, r4
 800105a:	4d74      	ldr	r5, [pc, #464]	@ (800122c <TIM2_ch1_IP_capture_callback+0x348>)
 800105c:	b29b      	uxth	r3, r3
 800105e:	e104      	b.n	800126a <TIM2_ch1_IP_capture_callback+0x386>
		else if(interrupt_period <= ONE_HUNDRED_TWENTY_EIGHT_PRESCALER_LARGEST_INTERRUPT_PERIOD){
 8001060:	2280      	movs	r2, #128	@ 0x80
 8001062:	8821      	ldrh	r1, [r4, #0]
 8001064:	0092      	lsls	r2, r2, #2
 8001066:	4291      	cmp	r1, r2
 8001068:	d94c      	bls.n	8001104 <TIM2_ch1_IP_capture_callback+0x220>
		else if(interrupt_period <= TWO_HUNDRED_FIFTY_SIX_PRESCALER_LARGEST_INTERRUPT_PERIOD){
 800106a:	2280      	movs	r2, #128	@ 0x80
 800106c:	8821      	ldrh	r1, [r4, #0]
 800106e:	00d2      	lsls	r2, r2, #3
 8001070:	4291      	cmp	r1, r2
 8001072:	d900      	bls.n	8001076 <TIM2_ch1_IP_capture_callback+0x192>
 8001074:	e15d      	b.n	8001332 <TIM2_ch1_IP_capture_callback+0x44e>
			interrupt_period = interrupt_period >> 2;
 8001076:	8822      	ldrh	r2, [r4, #0]
			TIM16_raw_start_value_to_be_loaded = 256 - interrupt_period;
 8001078:	495e      	ldr	r1, [pc, #376]	@ (80011f4 <TIM2_ch1_IP_capture_callback+0x310>)
			interrupt_period = interrupt_period >> 2;
 800107a:	0892      	lsrs	r2, r2, #2
 800107c:	8022      	strh	r2, [r4, #0]
			TIM16_raw_start_value_to_be_loaded = 256 - interrupt_period;
 800107e:	8822      	ldrh	r2, [r4, #0]
 8001080:	1a9b      	subs	r3, r3, r2
			TIM16_base_prescaler_divisors_index_to_be_loaded = FASTEST_SPEED_PRESCALER_DIVISORS_ARRAY_INDEX - 2;
 8001082:	2203      	movs	r2, #3
			TIM16_raw_start_value_to_be_loaded = 256 - interrupt_period;
 8001084:	b29b      	uxth	r3, r3
 8001086:	800b      	strh	r3, [r1, #0]
			TIM16_base_prescaler_divisors_index_to_be_loaded = FASTEST_SPEED_PRESCALER_DIVISORS_ARRAY_INDEX - 2;
 8001088:	4b5b      	ldr	r3, [pc, #364]	@ (80011f8 <TIM2_ch1_IP_capture_callback+0x314>)
 800108a:	701a      	strb	r2, [r3, #0]
 800108c:	e772      	b.n	8000f74 <TIM2_ch1_IP_capture_callback+0x90>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, interrupt_period); //measured value divided by 512
 800108e:	8822      	ldrh	r2, [r4, #0]
 8001090:	b292      	uxth	r2, r2
 8001092:	e758      	b.n	8000f46 <TIM2_ch1_IP_capture_callback+0x62>
		else if(current_waveshape == SINE_MODE){
 8001094:	781a      	ldrb	r2, [r3, #0]
 8001096:	2a01      	cmp	r2, #1
 8001098:	d040      	beq.n	800111c <TIM2_ch1_IP_capture_callback+0x238>
		else if((current_waveshape == SQUARE_MODE) && (current_index < THIRD_QUADRANT_START_INDEX)){
 800109a:	781a      	ldrb	r2, [r3, #0]
 800109c:	2a02      	cmp	r2, #2
 800109e:	d100      	bne.n	80010a2 <TIM2_ch1_IP_capture_callback+0x1be>
 80010a0:	e153      	b.n	800134a <TIM2_ch1_IP_capture_callback+0x466>
		else if((current_waveshape == SQUARE_MODE) && (current_index >= THIRD_QUADRANT_START_INDEX)){
 80010a2:	781a      	ldrb	r2, [r3, #0]
 80010a4:	2a02      	cmp	r2, #2
 80010a6:	d100      	bne.n	80010aa <TIM2_ch1_IP_capture_callback+0x1c6>
 80010a8:	e15d      	b.n	8001366 <TIM2_ch1_IP_capture_callback+0x482>
			if(current_depth_to_be_loaded == 255){
 80010aa:	485b      	ldr	r0, [pc, #364]	@ (8001218 <TIM2_ch1_IP_capture_callback+0x334>)
 80010ac:	4a59      	ldr	r2, [pc, #356]	@ (8001214 <TIM2_ch1_IP_capture_callback+0x330>)
 80010ae:	8800      	ldrh	r0, [r0, #0]
 80010b0:	28ff      	cmp	r0, #255	@ 0xff
 80010b2:	d000      	beq.n	80010b6 <TIM2_ch1_IP_capture_callback+0x1d2>
 80010b4:	e780      	b.n	8000fb8 <TIM2_ch1_IP_capture_callback+0xd4>
				duty_to_be_loaded = 1023 - duty_to_be_loaded;
 80010b6:	8814      	ldrh	r4, [r2, #0]
 80010b8:	4859      	ldr	r0, [pc, #356]	@ (8001220 <TIM2_ch1_IP_capture_callback+0x33c>)
 80010ba:	1b00      	subs	r0, r0, r4
 80010bc:	b280      	uxth	r0, r0
 80010be:	8010      	strh	r0, [r2, #0]
			if(current_symmetry < SYMMETRY_ADC_HALF_SCALE){ //adc = 0-127
 80010c0:	4a58      	ldr	r2, [pc, #352]	@ (8001224 <TIM2_ch1_IP_capture_callback+0x340>)
 80010c2:	6814      	ldr	r4, [r2, #0]
			if((current_waveshape == SINE_MODE) || (current_waveshape == TRIANGLE_MODE)){
 80010c4:	7818      	ldrb	r0, [r3, #0]
 80010c6:	2801      	cmp	r0, #1
 80010c8:	d000      	beq.n	80010cc <TIM2_ch1_IP_capture_callback+0x1e8>
 80010ca:	e782      	b.n	8000fd2 <TIM2_ch1_IP_capture_callback+0xee>
				if((current_halfcycle == FIRST_HALFCYCLE && current_quadrant == FIRST_QUADRANT) || (current_halfcycle == SECOND_HALFCYCLE && current_quadrant == SECOND_QUADRANT)){
 80010cc:	4b58      	ldr	r3, [pc, #352]	@ (8001230 <TIM2_ch1_IP_capture_callback+0x34c>)
 80010ce:	7818      	ldrb	r0, [r3, #0]
 80010d0:	2800      	cmp	r0, #0
 80010d2:	d134      	bne.n	800113e <TIM2_ch1_IP_capture_callback+0x25a>
 80010d4:	4857      	ldr	r0, [pc, #348]	@ (8001234 <TIM2_ch1_IP_capture_callback+0x350>)
 80010d6:	7800      	ldrb	r0, [r0, #0]
 80010d8:	2800      	cmp	r0, #0
 80010da:	d130      	bne.n	800113e <TIM2_ch1_IP_capture_callback+0x25a>
					if(symmetry_status == CW){
 80010dc:	2600      	movs	r6, #0
 80010de:	2c7f      	cmp	r4, #127	@ 0x7f
 80010e0:	d92b      	bls.n	800113a <TIM2_ch1_IP_capture_callback+0x256>
				pot_rotation_corrected = SYMMETRY_ADC_HALF_SCALE - 1 - (SYMMETRY_ADC_FULL_SCALE - current_symmetry);
 80010e2:	6815      	ldr	r5, [r2, #0]
 80010e4:	3d80      	subs	r5, #128	@ 0x80
 80010e6:	b2ed      	uxtb	r5, r5
 80010e8:	e783      	b.n	8000ff2 <TIM2_ch1_IP_capture_callback+0x10e>
				multiply_product = duty * current_depth; //compiler should compile this as a hardware multiplication, but need to check
 80010ea:	4c53      	ldr	r4, [pc, #332]	@ (8001238 <TIM2_ch1_IP_capture_callback+0x354>)
 80010ec:	8825      	ldrh	r5, [r4, #0]
 80010ee:	8804      	ldrh	r4, [r0, #0]
				duty_to_be_loaded = 1023 - (uint16_t)(multiply_product >> 8);
 80010f0:	484b      	ldr	r0, [pc, #300]	@ (8001220 <TIM2_ch1_IP_capture_callback+0x33c>)
				multiply_product = duty * current_depth; //compiler should compile this as a hardware multiplication, but need to check
 80010f2:	436c      	muls	r4, r5
				duty_to_be_loaded = 1023 - (uint16_t)(multiply_product >> 8);
 80010f4:	0a24      	lsrs	r4, r4, #8
 80010f6:	1b00      	subs	r0, r0, r4
 80010f8:	b280      	uxth	r0, r0
 80010fa:	8010      	strh	r0, [r2, #0]
 80010fc:	e763      	b.n	8000fc6 <TIM2_ch1_IP_capture_callback+0xe2>
			current_index_to_be_loaded = SQUARE_WAVE_TEMPO_APEX_INDEX;
 80010fe:	2080      	movs	r0, #128	@ 0x80
 8001100:	4a3f      	ldr	r2, [pc, #252]	@ (8001200 <TIM2_ch1_IP_capture_callback+0x31c>)
 8001102:	e741      	b.n	8000f88 <TIM2_ch1_IP_capture_callback+0xa4>
			interrupt_period = interrupt_period >> 1;
 8001104:	8822      	ldrh	r2, [r4, #0]
			TIM16_raw_start_value_to_be_loaded = 256 - interrupt_period;
 8001106:	493b      	ldr	r1, [pc, #236]	@ (80011f4 <TIM2_ch1_IP_capture_callback+0x310>)
			interrupt_period = interrupt_period >> 1;
 8001108:	0852      	lsrs	r2, r2, #1
 800110a:	8022      	strh	r2, [r4, #0]
			TIM16_raw_start_value_to_be_loaded = 256 - interrupt_period;
 800110c:	8822      	ldrh	r2, [r4, #0]
 800110e:	1a9b      	subs	r3, r3, r2
			TIM16_base_prescaler_divisors_index_to_be_loaded = FASTEST_SPEED_PRESCALER_DIVISORS_ARRAY_INDEX - 1;
 8001110:	2204      	movs	r2, #4
			TIM16_raw_start_value_to_be_loaded = 256 - interrupt_period;
 8001112:	b29b      	uxth	r3, r3
 8001114:	800b      	strh	r3, [r1, #0]
			TIM16_base_prescaler_divisors_index_to_be_loaded = FASTEST_SPEED_PRESCALER_DIVISORS_ARRAY_INDEX - 1;
 8001116:	4b38      	ldr	r3, [pc, #224]	@ (80011f8 <TIM2_ch1_IP_capture_callback+0x314>)
 8001118:	701a      	strb	r2, [r3, #0]
 800111a:	e72b      	b.n	8000f74 <TIM2_ch1_IP_capture_callback+0x90>
			duty_to_be_loaded = sine_wavetable[current_index];
 800111c:	4a3b      	ldr	r2, [pc, #236]	@ (800120c <TIM2_ch1_IP_capture_callback+0x328>)
 800111e:	8810      	ldrh	r0, [r2, #0]
 8001120:	4a46      	ldr	r2, [pc, #280]	@ (800123c <TIM2_ch1_IP_capture_callback+0x358>)
 8001122:	0040      	lsls	r0, r0, #1
 8001124:	5a80      	ldrh	r0, [r0, r2]
 8001126:	4a3b      	ldr	r2, [pc, #236]	@ (8001214 <TIM2_ch1_IP_capture_callback+0x330>)
 8001128:	8010      	strh	r0, [r2, #0]
 800112a:	e740      	b.n	8000fae <TIM2_ch1_IP_capture_callback+0xca>
				if(current_halfcycle == FIRST_HALFCYCLE){
 800112c:	4b40      	ldr	r3, [pc, #256]	@ (8001230 <TIM2_ch1_IP_capture_callback+0x34c>)
 800112e:	781b      	ldrb	r3, [r3, #0]
 8001130:	b2de      	uxtb	r6, r3
 8001132:	2b00      	cmp	r3, #0
 8001134:	d117      	bne.n	8001166 <TIM2_ch1_IP_capture_callback+0x282>
					if(symmetry_status == CW){
 8001136:	2c7f      	cmp	r4, #127	@ 0x7f
 8001138:	d8d3      	bhi.n	80010e2 <TIM2_ch1_IP_capture_callback+0x1fe>
						symmetry_type_for_halfcycle = LENGTHEN;
 800113a:	2601      	movs	r6, #1
 800113c:	e755      	b.n	8000fea <TIM2_ch1_IP_capture_callback+0x106>
				if((current_halfcycle == FIRST_HALFCYCLE && current_quadrant == FIRST_QUADRANT) || (current_halfcycle == SECOND_HALFCYCLE && current_quadrant == SECOND_QUADRANT)){
 800113e:	7818      	ldrb	r0, [r3, #0]
 8001140:	2801      	cmp	r0, #1
 8001142:	d100      	bne.n	8001146 <TIM2_ch1_IP_capture_callback+0x262>
 8001144:	e0bd      	b.n	80012c2 <TIM2_ch1_IP_capture_callback+0x3de>
				else if((current_halfcycle == FIRST_HALFCYCLE && current_quadrant == SECOND_QUADRANT) || (current_halfcycle == SECOND_HALFCYCLE && current_quadrant == FIRST_QUADRANT)){
 8001146:	7818      	ldrb	r0, [r3, #0]
 8001148:	2800      	cmp	r0, #0
 800114a:	d103      	bne.n	8001154 <TIM2_ch1_IP_capture_callback+0x270>
 800114c:	4839      	ldr	r0, [pc, #228]	@ (8001234 <TIM2_ch1_IP_capture_callback+0x350>)
 800114e:	7800      	ldrb	r0, [r0, #0]
 8001150:	2801      	cmp	r0, #1
 8001152:	d008      	beq.n	8001166 <TIM2_ch1_IP_capture_callback+0x282>
 8001154:	781b      	ldrb	r3, [r3, #0]
 8001156:	2b01      	cmp	r3, #1
 8001158:	d000      	beq.n	800115c <TIM2_ch1_IP_capture_callback+0x278>
 800115a:	e742      	b.n	8000fe2 <TIM2_ch1_IP_capture_callback+0xfe>
 800115c:	4b35      	ldr	r3, [pc, #212]	@ (8001234 <TIM2_ch1_IP_capture_callback+0x350>)
 800115e:	781b      	ldrb	r3, [r3, #0]
 8001160:	2b00      	cmp	r3, #0
 8001162:	d000      	beq.n	8001166 <TIM2_ch1_IP_capture_callback+0x282>
 8001164:	e73d      	b.n	8000fe2 <TIM2_ch1_IP_capture_callback+0xfe>
						symmetry_type_for_halfcycle = LENGTHEN;
 8001166:	2601      	movs	r6, #1
					if(symmetry_status == CW){
 8001168:	2c7f      	cmp	r4, #127	@ 0x7f
 800116a:	d8ba      	bhi.n	80010e2 <TIM2_ch1_IP_capture_callback+0x1fe>
 800116c:	2600      	movs	r6, #0
 800116e:	e73c      	b.n	8000fea <TIM2_ch1_IP_capture_callback+0x106>
			if((manipulated_period_lengthen < 256) || ((manipulated_period_lengthen == 256) && (unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) == 0))){
 8001170:	2108      	movs	r1, #8
 8001172:	0028      	movs	r0, r5
 8001174:	f000 fdf4 	bl	8001d60 <unsigned_bitwise_modulo>
 8001178:	2800      	cmp	r0, #0
 800117a:	d000      	beq.n	800117e <TIM2_ch1_IP_capture_callback+0x29a>
 800117c:	e0ce      	b.n	800131c <TIM2_ch1_IP_capture_callback+0x438>
				if(unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) == 128){
 800117e:	2108      	movs	r1, #8
 8001180:	0028      	movs	r0, r5
 8001182:	f000 fded 	bl	8001d60 <unsigned_bitwise_modulo>
 8001186:	2880      	cmp	r0, #128	@ 0x80
 8001188:	d000      	beq.n	800118c <TIM2_ch1_IP_capture_callback+0x2a8>
 800118a:	e07a      	b.n	8001282 <TIM2_ch1_IP_capture_callback+0x39e>
					TIM16_prescaler_adjust_to_be_loaded = DO_NOTHING;
 800118c:	4d27      	ldr	r5, [pc, #156]	@ (800122c <TIM2_ch1_IP_capture_callback+0x348>)
					if(symmetry_type_for_halfcycle == SHORTEN){
 800118e:	2e00      	cmp	r6, #0
 8001190:	d100      	bne.n	8001194 <TIM2_ch1_IP_capture_callback+0x2b0>
 8001192:	e09c      	b.n	80012ce <TIM2_ch1_IP_capture_callback+0x3ea>
					TIM16_prescaler_adjust_to_be_loaded = DO_NOTHING;
 8001194:	2300      	movs	r3, #0
 8001196:	702b      	strb	r3, [r5, #0]
				if(unsigned_bitwise_modulo(current_index, 1) == 0){ //if current index is even
 8001198:	4b1c      	ldr	r3, [pc, #112]	@ (800120c <TIM2_ch1_IP_capture_callback+0x328>)
 800119a:	2101      	movs	r1, #1
 800119c:	8818      	ldrh	r0, [r3, #0]
 800119e:	b280      	uxth	r0, r0
 80011a0:	f000 fdde 	bl	8001d60 <unsigned_bitwise_modulo>
 80011a4:	2800      	cmp	r0, #0
 80011a6:	d000      	beq.n	80011aa <TIM2_ch1_IP_capture_callback+0x2c6>
 80011a8:	e11d      	b.n	80013e6 <TIM2_ch1_IP_capture_callback+0x502>
					TIM16_final_start_value_to_be_loaded = 256 - manipulated_period_lengthen;
 80011aa:	2380      	movs	r3, #128	@ 0x80
 80011ac:	005b      	lsls	r3, r3, #1
 80011ae:	4a24      	ldr	r2, [pc, #144]	@ (8001240 <TIM2_ch1_IP_capture_callback+0x35c>)
 80011b0:	1b1b      	subs	r3, r3, r4
 80011b2:	b29b      	uxth	r3, r3
 80011b4:	8013      	strh	r3, [r2, #0]
 80011b6:	e077      	b.n	80012a8 <TIM2_ch1_IP_capture_callback+0x3c4>
			Stop_OC_TIM(&htim3, TIM_CHANNEL_1);
 80011b8:	2100      	movs	r1, #0
 80011ba:	0028      	movs	r0, r5
 80011bc:	f000 fbbc 	bl	8001938 <Stop_OC_TIM>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, interrupt_period);
 80011c0:	8823      	ldrh	r3, [r4, #0]
 80011c2:	682a      	ldr	r2, [r5, #0]
 80011c4:	b29b      	uxth	r3, r3
 80011c6:	6353      	str	r3, [r2, #52]	@ 0x34
			Start_OC_TIM(&htim3, TIM_CHANNEL_1);
 80011c8:	2100      	movs	r1, #0
 80011ca:	0028      	movs	r0, r5
			__HAL_TIM_SET_COUNTER(&htim3, 0);
 80011cc:	6256      	str	r6, [r2, #36]	@ 0x24
			Start_OC_TIM(&htim3, TIM_CHANNEL_1);
 80011ce:	f000 fba9 	bl	8001924 <Start_OC_TIM>
 80011d2:	e6b1      	b.n	8000f38 <TIM2_ch1_IP_capture_callback+0x54>
 80011d4:	20001028 	.word	0x20001028
 80011d8:	20001022 	.word	0x20001022
 80011dc:	2000102c 	.word	0x2000102c
 80011e0:	20001025 	.word	0x20001025
 80011e4:	20001026 	.word	0x20001026
 80011e8:	200003ac 	.word	0x200003ac
 80011ec:	20001024 	.word	0x20001024
 80011f0:	200002f0 	.word	0x200002f0
 80011f4:	2000101e 	.word	0x2000101e
 80011f8:	2000101a 	.word	0x2000101a
 80011fc:	20001054 	.word	0x20001054
 8001200:	20001012 	.word	0x20001012
 8001204:	20001014 	.word	0x20001014
 8001208:	20001015 	.word	0x20001015
 800120c:	2000104a 	.word	0x2000104a
 8001210:	0800531c 	.word	0x0800531c
 8001214:	20001018 	.word	0x20001018
 8001218:	20001010 	.word	0x20001010
 800121c:	20001050 	.word	0x20001050
 8001220:	000003ff 	.word	0x000003ff
 8001224:	2000104c 	.word	0x2000104c
 8001228:	20001044 	.word	0x20001044
 800122c:	20001020 	.word	0x20001020
 8001230:	20001049 	.word	0x20001049
 8001234:	20001048 	.word	0x20001048
 8001238:	2000103e 	.word	0x2000103e
 800123c:	0800571c 	.word	0x0800571c
 8001240:	2000101c 	.word	0x2000101c
					manipulated_period_lengthen = manipulated_period_lengthen + 1; //DONE
 8001244:	3401      	adds	r4, #1
 8001246:	b2a4      	uxth	r4, r4
					if(unsigned_bitwise_modulo(manipulated_period_lengthen, 1) == 0){
 8001248:	0020      	movs	r0, r4
 800124a:	2101      	movs	r1, #1
 800124c:	f000 fd88 	bl	8001d60 <unsigned_bitwise_modulo>
						manipulated_period_lengthen = manipulated_period_lengthen >> 1; //DONE
 8001250:	0864      	lsrs	r4, r4, #1
							TIM16_prescaler_adjust_to_be_loaded = DO_NOTHING;
 8001252:	4d7c      	ldr	r5, [pc, #496]	@ (8001444 <TIM2_ch1_IP_capture_callback+0x560>)
					if(unsigned_bitwise_modulo(manipulated_period_lengthen, 1) == 0){
 8001254:	2800      	cmp	r0, #0
 8001256:	d000      	beq.n	800125a <TIM2_ch1_IP_capture_callback+0x376>
 8001258:	e080      	b.n	800135c <TIM2_ch1_IP_capture_callback+0x478>
						if(symmetry_type_for_halfcycle == SHORTEN){
 800125a:	2e00      	cmp	r6, #0
 800125c:	d100      	bne.n	8001260 <TIM2_ch1_IP_capture_callback+0x37c>
 800125e:	e0c6      	b.n	80013ee <TIM2_ch1_IP_capture_callback+0x50a>
							TIM16_prescaler_adjust_to_be_loaded = MULTIPLY_BY_TWO;
 8001260:	2301      	movs	r3, #1
 8001262:	702b      	strb	r3, [r5, #0]
				TIM16_final_start_value_to_be_loaded = 256 - manipulated_period_lengthen;
 8001264:	33ff      	adds	r3, #255	@ 0xff
 8001266:	1b1b      	subs	r3, r3, r4
 8001268:	b29b      	uxth	r3, r3
					TIM16_final_start_value_to_be_loaded = 256 - manipulated_period_lengthen - 1;
 800126a:	4a77      	ldr	r2, [pc, #476]	@ (8001448 <TIM2_ch1_IP_capture_callback+0x564>)
 800126c:	8013      	strh	r3, [r2, #0]
		if(TIM16_prescaler_adjust_to_be_loaded == MULTIPLY_BY_TWO){
 800126e:	782b      	ldrb	r3, [r5, #0]
 8001270:	2b01      	cmp	r3, #1
 8001272:	d11c      	bne.n	80012ae <TIM2_ch1_IP_capture_callback+0x3ca>
			TIM16_prescaler_divisors_final_index_to_be_loaded = TIM16_base_prescaler_divisors_index_to_be_loaded - 1;
 8001274:	4b75      	ldr	r3, [pc, #468]	@ (800144c <TIM2_ch1_IP_capture_callback+0x568>)
 8001276:	4a76      	ldr	r2, [pc, #472]	@ (8001450 <TIM2_ch1_IP_capture_callback+0x56c>)
 8001278:	781b      	ldrb	r3, [r3, #0]
 800127a:	3b01      	subs	r3, #1
 800127c:	b2db      	uxtb	r3, r3
 800127e:	7013      	strb	r3, [r2, #0]
 8001280:	e64c      	b.n	8000f1c <TIM2_ch1_IP_capture_callback+0x38>
				else if(unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) == 0){
 8001282:	2108      	movs	r1, #8
 8001284:	0028      	movs	r0, r5
 8001286:	f000 fd6b 	bl	8001d60 <unsigned_bitwise_modulo>
 800128a:	2800      	cmp	r0, #0
 800128c:	d000      	beq.n	8001290 <TIM2_ch1_IP_capture_callback+0x3ac>
 800128e:	e0b7      	b.n	8001400 <TIM2_ch1_IP_capture_callback+0x51c>
					TIM16_prescaler_adjust_to_be_loaded = DO_NOTHING;
 8001290:	4d6c      	ldr	r5, [pc, #432]	@ (8001444 <TIM2_ch1_IP_capture_callback+0x560>)
 8001292:	7028      	strb	r0, [r5, #0]
		if(symmetry_type_for_halfcycle == SHORTEN){
 8001294:	2e00      	cmp	r6, #0
 8001296:	d000      	beq.n	800129a <TIM2_ch1_IP_capture_callback+0x3b6>
 8001298:	e086      	b.n	80013a8 <TIM2_ch1_IP_capture_callback+0x4c4>
				TIM16_final_start_value_to_be_loaded = 256 - manipulated_period_shorten;
 800129a:	2380      	movs	r3, #128	@ 0x80
 800129c:	464a      	mov	r2, r9
 800129e:	005b      	lsls	r3, r3, #1
 80012a0:	1a9b      	subs	r3, r3, r2
 80012a2:	4a69      	ldr	r2, [pc, #420]	@ (8001448 <TIM2_ch1_IP_capture_callback+0x564>)
 80012a4:	b29b      	uxth	r3, r3
 80012a6:	8013      	strh	r3, [r2, #0]
		if(TIM16_prescaler_adjust_to_be_loaded == MULTIPLY_BY_TWO){
 80012a8:	782b      	ldrb	r3, [r5, #0]
 80012aa:	2b01      	cmp	r3, #1
 80012ac:	d0e2      	beq.n	8001274 <TIM2_ch1_IP_capture_callback+0x390>
		else if(TIM16_prescaler_adjust_to_be_loaded == DO_NOTHING){
 80012ae:	782b      	ldrb	r3, [r5, #0]
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d000      	beq.n	80012b6 <TIM2_ch1_IP_capture_callback+0x3d2>
 80012b4:	e632      	b.n	8000f1c <TIM2_ch1_IP_capture_callback+0x38>
				TIM16_prescaler_divisors_final_index_to_be_loaded = TIM16_base_prescaler_divisors_index_to_be_loaded;
 80012b6:	4b65      	ldr	r3, [pc, #404]	@ (800144c <TIM2_ch1_IP_capture_callback+0x568>)
 80012b8:	4a65      	ldr	r2, [pc, #404]	@ (8001450 <TIM2_ch1_IP_capture_callback+0x56c>)
 80012ba:	781b      	ldrb	r3, [r3, #0]
 80012bc:	b2db      	uxtb	r3, r3
 80012be:	7013      	strb	r3, [r2, #0]
}
 80012c0:	e62c      	b.n	8000f1c <TIM2_ch1_IP_capture_callback+0x38>
				if((current_halfcycle == FIRST_HALFCYCLE && current_quadrant == FIRST_QUADRANT) || (current_halfcycle == SECOND_HALFCYCLE && current_quadrant == SECOND_QUADRANT)){
 80012c2:	4864      	ldr	r0, [pc, #400]	@ (8001454 <TIM2_ch1_IP_capture_callback+0x570>)
 80012c4:	7800      	ldrb	r0, [r0, #0]
 80012c6:	2801      	cmp	r0, #1
 80012c8:	d000      	beq.n	80012cc <TIM2_ch1_IP_capture_callback+0x3e8>
 80012ca:	e73c      	b.n	8001146 <TIM2_ch1_IP_capture_callback+0x262>
 80012cc:	e706      	b.n	80010dc <TIM2_ch1_IP_capture_callback+0x1f8>
				if(unsigned_bitwise_modulo(current_index, 1) == 0){ //if current index is even
 80012ce:	4b62      	ldr	r3, [pc, #392]	@ (8001458 <TIM2_ch1_IP_capture_callback+0x574>)
					TIM16_prescaler_adjust_to_be_loaded = DO_NOTHING;
 80012d0:	702e      	strb	r6, [r5, #0]
				if(unsigned_bitwise_modulo(current_index, 1) == 0){ //if current index is even
 80012d2:	8818      	ldrh	r0, [r3, #0]
 80012d4:	2101      	movs	r1, #1
 80012d6:	b280      	uxth	r0, r0
 80012d8:	f000 fd42 	bl	8001d60 <unsigned_bitwise_modulo>
 80012dc:	4643      	mov	r3, r8
 80012de:	3b01      	subs	r3, #1
 80012e0:	3bff      	subs	r3, #255	@ 0xff
 80012e2:	18fb      	adds	r3, r7, r3
 80012e4:	b29b      	uxth	r3, r3
 80012e6:	2800      	cmp	r0, #0
 80012e8:	d158      	bne.n	800139c <TIM2_ch1_IP_capture_callback+0x4b8>
					TIM16_final_start_value_to_be_loaded = 256 - manipulated_period_shorten;
 80012ea:	3301      	adds	r3, #1
 80012ec:	4a56      	ldr	r2, [pc, #344]	@ (8001448 <TIM2_ch1_IP_capture_callback+0x564>)
 80012ee:	33ff      	adds	r3, #255	@ 0xff
 80012f0:	b29b      	uxth	r3, r3
 80012f2:	8013      	strh	r3, [r2, #0]
 80012f4:	e7d8      	b.n	80012a8 <TIM2_ch1_IP_capture_callback+0x3c4>
				else if(unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) < 128){
 80012f6:	2108      	movs	r1, #8
 80012f8:	0028      	movs	r0, r5
 80012fa:	f000 fd31 	bl	8001d60 <unsigned_bitwise_modulo>
 80012fe:	287f      	cmp	r0, #127	@ 0x7f
 8001300:	d840      	bhi.n	8001384 <TIM2_ch1_IP_capture_callback+0x4a0>
					if(unsigned_bitwise_modulo(manipulated_period_lengthen, 1) == 0){
 8001302:	0020      	movs	r0, r4
 8001304:	2101      	movs	r1, #1
 8001306:	f000 fd2b 	bl	8001d60 <unsigned_bitwise_modulo>
						manipulated_period_lengthen = manipulated_period_lengthen >> 1; //DONE
 800130a:	0864      	lsrs	r4, r4, #1
							TIM16_prescaler_adjust_to_be_loaded = DO_NOTHING;
 800130c:	4d4d      	ldr	r5, [pc, #308]	@ (8001444 <TIM2_ch1_IP_capture_callback+0x560>)
					if(unsigned_bitwise_modulo(manipulated_period_lengthen, 1) == 0){
 800130e:	2800      	cmp	r0, #0
 8001310:	d000      	beq.n	8001314 <TIM2_ch1_IP_capture_callback+0x430>
 8001312:	e086      	b.n	8001422 <TIM2_ch1_IP_capture_callback+0x53e>
						if(symmetry_type_for_halfcycle == SHORTEN){
 8001314:	2e00      	cmp	r6, #0
 8001316:	d1a3      	bne.n	8001260 <TIM2_ch1_IP_capture_callback+0x37c>
							TIM16_prescaler_adjust_to_be_loaded = DO_NOTHING;
 8001318:	702e      	strb	r6, [r5, #0]
		if(symmetry_type_for_halfcycle == SHORTEN){
 800131a:	e7be      	b.n	800129a <TIM2_ch1_IP_capture_callback+0x3b6>
			else if((manipulated_period_lengthen > 256) || ((manipulated_period_lengthen == 256) && (unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) > 0))){
 800131c:	2108      	movs	r1, #8
 800131e:	0028      	movs	r0, r5
 8001320:	f000 fd1e 	bl	8001d60 <unsigned_bitwise_modulo>
 8001324:	2800      	cmp	r0, #0
 8001326:	d000      	beq.n	800132a <TIM2_ch1_IP_capture_callback+0x446>
 8001328:	e678      	b.n	800101c <TIM2_ch1_IP_capture_callback+0x138>
		if(symmetry_type_for_halfcycle == SHORTEN){
 800132a:	2e00      	cmp	r6, #0
 800132c:	d14d      	bne.n	80013ca <TIM2_ch1_IP_capture_callback+0x4e6>
 800132e:	4d45      	ldr	r5, [pc, #276]	@ (8001444 <TIM2_ch1_IP_capture_callback+0x560>)
 8001330:	e7b3      	b.n	800129a <TIM2_ch1_IP_capture_callback+0x3b6>
		else if(interrupt_period <= FIVE_HUNDRED_TWELVE_PRESCALER_LARGEST_INTERRUPT_PERIOD){
 8001332:	2280      	movs	r2, #128	@ 0x80
 8001334:	8821      	ldrh	r1, [r4, #0]
 8001336:	0112      	lsls	r2, r2, #4
 8001338:	4291      	cmp	r1, r2
 800133a:	d93a      	bls.n	80013b2 <TIM2_ch1_IP_capture_callback+0x4ce>
		else if(interrupt_period <= ONE_THOUSAND_TWENTY_FOUR_PRESCALER_LARGEST_INTERRUPT_PERIOD){
 800133c:	2280      	movs	r2, #128	@ 0x80
 800133e:	8821      	ldrh	r1, [r4, #0]
 8001340:	0152      	lsls	r2, r2, #5
 8001342:	4291      	cmp	r1, r2
 8001344:	d971      	bls.n	800142a <TIM2_ch1_IP_capture_callback+0x546>
 8001346:	4945      	ldr	r1, [pc, #276]	@ (800145c <TIM2_ch1_IP_capture_callback+0x578>)
 8001348:	e614      	b.n	8000f74 <TIM2_ch1_IP_capture_callback+0x90>
		else if((current_waveshape == SQUARE_MODE) && (current_index < THIRD_QUADRANT_START_INDEX)){
 800134a:	4a43      	ldr	r2, [pc, #268]	@ (8001458 <TIM2_ch1_IP_capture_callback+0x574>)
 800134c:	8812      	ldrh	r2, [r2, #0]
 800134e:	2aff      	cmp	r2, #255	@ 0xff
 8001350:	d900      	bls.n	8001354 <TIM2_ch1_IP_capture_callback+0x470>
 8001352:	e6a6      	b.n	80010a2 <TIM2_ch1_IP_capture_callback+0x1be>
			duty_to_be_loaded = 1023;
 8001354:	4a42      	ldr	r2, [pc, #264]	@ (8001460 <TIM2_ch1_IP_capture_callback+0x57c>)
 8001356:	4843      	ldr	r0, [pc, #268]	@ (8001464 <TIM2_ch1_IP_capture_callback+0x580>)
 8001358:	8010      	strh	r0, [r2, #0]
 800135a:	e628      	b.n	8000fae <TIM2_ch1_IP_capture_callback+0xca>
						if(symmetry_type_for_halfcycle == SHORTEN){
 800135c:	2e00      	cmp	r6, #0
 800135e:	d046      	beq.n	80013ee <TIM2_ch1_IP_capture_callback+0x50a>
							TIM16_prescaler_adjust_to_be_loaded = MULTIPLY_BY_TWO;
 8001360:	2301      	movs	r3, #1
 8001362:	702b      	strb	r3, [r5, #0]
		if(symmetry_type_for_halfcycle == SHORTEN){
 8001364:	e718      	b.n	8001198 <TIM2_ch1_IP_capture_callback+0x2b4>
		else if((current_waveshape == SQUARE_MODE) && (current_index >= THIRD_QUADRANT_START_INDEX)){
 8001366:	4a3c      	ldr	r2, [pc, #240]	@ (8001458 <TIM2_ch1_IP_capture_callback+0x574>)
 8001368:	8812      	ldrh	r2, [r2, #0]
 800136a:	2aff      	cmp	r2, #255	@ 0xff
 800136c:	d800      	bhi.n	8001370 <TIM2_ch1_IP_capture_callback+0x48c>
 800136e:	e69c      	b.n	80010aa <TIM2_ch1_IP_capture_callback+0x1c6>
			duty_to_be_loaded = 0;
 8001370:	2000      	movs	r0, #0
 8001372:	4a3b      	ldr	r2, [pc, #236]	@ (8001460 <TIM2_ch1_IP_capture_callback+0x57c>)
 8001374:	8010      	strh	r0, [r2, #0]
 8001376:	e61a      	b.n	8000fae <TIM2_ch1_IP_capture_callback+0xca>
						if(symmetry_type_for_halfcycle == SHORTEN){
 8001378:	2e00      	cmp	r6, #0
 800137a:	d03e      	beq.n	80013fa <TIM2_ch1_IP_capture_callback+0x516>
							TIM16_prescaler_adjust = MULTIPLY_BY_TWO;
 800137c:	2201      	movs	r2, #1
 800137e:	4d31      	ldr	r5, [pc, #196]	@ (8001444 <TIM2_ch1_IP_capture_callback+0x560>)
 8001380:	701a      	strb	r2, [r3, #0]
		if(symmetry_type_for_halfcycle == SHORTEN){
 8001382:	e709      	b.n	8001198 <TIM2_ch1_IP_capture_callback+0x2b4>
				else if(unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) > 128){
 8001384:	2108      	movs	r1, #8
 8001386:	0028      	movs	r0, r5
 8001388:	f000 fcea 	bl	8001d60 <unsigned_bitwise_modulo>
 800138c:	2880      	cmp	r0, #128	@ 0x80
 800138e:	d900      	bls.n	8001392 <TIM2_ch1_IP_capture_callback+0x4ae>
 8001390:	e758      	b.n	8001244 <TIM2_ch1_IP_capture_callback+0x360>
		if(symmetry_type_for_halfcycle == SHORTEN){
 8001392:	2e00      	cmp	r6, #0
 8001394:	d000      	beq.n	8001398 <TIM2_ch1_IP_capture_callback+0x4b4>
 8001396:	e65d      	b.n	8001054 <TIM2_ch1_IP_capture_callback+0x170>
 8001398:	4d2a      	ldr	r5, [pc, #168]	@ (8001444 <TIM2_ch1_IP_capture_callback+0x560>)
 800139a:	e77e      	b.n	800129a <TIM2_ch1_IP_capture_callback+0x3b6>
					TIM16_final_start_value_to_be_loaded = 256 - manipulated_period_shorten + 1;
 800139c:	3302      	adds	r3, #2
 800139e:	4a2a      	ldr	r2, [pc, #168]	@ (8001448 <TIM2_ch1_IP_capture_callback+0x564>)
 80013a0:	33ff      	adds	r3, #255	@ 0xff
 80013a2:	b29b      	uxth	r3, r3
 80013a4:	8013      	strh	r3, [r2, #0]
 80013a6:	e77f      	b.n	80012a8 <TIM2_ch1_IP_capture_callback+0x3c4>
				TIM16_final_start_value_to_be_loaded = 256 - manipulated_period_lengthen;
 80013a8:	2380      	movs	r3, #128	@ 0x80
 80013aa:	005b      	lsls	r3, r3, #1
 80013ac:	1b1b      	subs	r3, r3, r4
 80013ae:	b29b      	uxth	r3, r3
 80013b0:	e75b      	b.n	800126a <TIM2_ch1_IP_capture_callback+0x386>
			interrupt_period = interrupt_period >> 3;
 80013b2:	8822      	ldrh	r2, [r4, #0]
			TIM16_raw_start_value_to_be_loaded = 256 - interrupt_period;
 80013b4:	4929      	ldr	r1, [pc, #164]	@ (800145c <TIM2_ch1_IP_capture_callback+0x578>)
			interrupt_period = interrupt_period >> 3;
 80013b6:	08d2      	lsrs	r2, r2, #3
 80013b8:	8022      	strh	r2, [r4, #0]
			TIM16_raw_start_value_to_be_loaded = 256 - interrupt_period;
 80013ba:	8822      	ldrh	r2, [r4, #0]
 80013bc:	1a9b      	subs	r3, r3, r2
			TIM16_base_prescaler_divisors_index_to_be_loaded = FASTEST_SPEED_PRESCALER_DIVISORS_ARRAY_INDEX - 3;
 80013be:	2202      	movs	r2, #2
			TIM16_raw_start_value_to_be_loaded = 256 - interrupt_period;
 80013c0:	b29b      	uxth	r3, r3
 80013c2:	800b      	strh	r3, [r1, #0]
			TIM16_base_prescaler_divisors_index_to_be_loaded = FASTEST_SPEED_PRESCALER_DIVISORS_ARRAY_INDEX - 3;
 80013c4:	4b21      	ldr	r3, [pc, #132]	@ (800144c <TIM2_ch1_IP_capture_callback+0x568>)
 80013c6:	701a      	strb	r2, [r3, #0]
 80013c8:	e5d4      	b.n	8000f74 <TIM2_ch1_IP_capture_callback+0x90>
		if(symmetry_type_for_halfcycle == SHORTEN){
 80013ca:	2300      	movs	r3, #0
 80013cc:	4d1d      	ldr	r5, [pc, #116]	@ (8001444 <TIM2_ch1_IP_capture_callback+0x560>)
 80013ce:	e74c      	b.n	800126a <TIM2_ch1_IP_capture_callback+0x386>
				else if(unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) > 128){
 80013d0:	2108      	movs	r1, #8
 80013d2:	0028      	movs	r0, r5
 80013d4:	f000 fcc4 	bl	8001d60 <unsigned_bitwise_modulo>
 80013d8:	2880      	cmp	r0, #128	@ 0x80
 80013da:	d9da      	bls.n	8001392 <TIM2_ch1_IP_capture_callback+0x4ae>
					TIM16_prescaler_adjust_to_be_loaded = DO_NOTHING;
 80013dc:	2300      	movs	r3, #0
 80013de:	4d19      	ldr	r5, [pc, #100]	@ (8001444 <TIM2_ch1_IP_capture_callback+0x560>)
 80013e0:	702b      	strb	r3, [r5, #0]
		if(symmetry_type_for_halfcycle == SHORTEN){
 80013e2:	2e00      	cmp	r6, #0
 80013e4:	d004      	beq.n	80013f0 <TIM2_ch1_IP_capture_callback+0x50c>
					TIM16_final_start_value_to_be_loaded = 256 - manipulated_period_lengthen - 1;
 80013e6:	23ff      	movs	r3, #255	@ 0xff
 80013e8:	1b1b      	subs	r3, r3, r4
 80013ea:	b29b      	uxth	r3, r3
 80013ec:	e73d      	b.n	800126a <TIM2_ch1_IP_capture_callback+0x386>
							TIM16_prescaler_adjust_to_be_loaded = DO_NOTHING;
 80013ee:	702e      	strb	r6, [r5, #0]
					manipulated_period_shorten = manipulated_period_shorten - 1; //DONE
 80013f0:	464b      	mov	r3, r9
 80013f2:	3b01      	subs	r3, #1
 80013f4:	b29b      	uxth	r3, r3
 80013f6:	4699      	mov	r9, r3
 80013f8:	e74f      	b.n	800129a <TIM2_ch1_IP_capture_callback+0x3b6>
							TIM16_prescaler_adjust = DO_NOTHING;
 80013fa:	4d12      	ldr	r5, [pc, #72]	@ (8001444 <TIM2_ch1_IP_capture_callback+0x560>)
 80013fc:	701e      	strb	r6, [r3, #0]
		if(symmetry_type_for_halfcycle == SHORTEN){
 80013fe:	e74c      	b.n	800129a <TIM2_ch1_IP_capture_callback+0x3b6>
				else if(unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) < 128){
 8001400:	2108      	movs	r1, #8
 8001402:	0028      	movs	r0, r5
 8001404:	f000 fcac 	bl	8001d60 <unsigned_bitwise_modulo>
 8001408:	287f      	cmp	r0, #127	@ 0x7f
 800140a:	d8e1      	bhi.n	80013d0 <TIM2_ch1_IP_capture_callback+0x4ec>
					TIM16_prescaler_adjust_to_be_loaded = DO_NOTHING;
 800140c:	2300      	movs	r3, #0
 800140e:	4d0d      	ldr	r5, [pc, #52]	@ (8001444 <TIM2_ch1_IP_capture_callback+0x560>)
 8001410:	702b      	strb	r3, [r5, #0]
		if(symmetry_type_for_halfcycle == SHORTEN){
 8001412:	2e00      	cmp	r6, #0
 8001414:	d100      	bne.n	8001418 <TIM2_ch1_IP_capture_callback+0x534>
 8001416:	e740      	b.n	800129a <TIM2_ch1_IP_capture_callback+0x3b6>
				TIM16_final_start_value_to_be_loaded = 256 - manipulated_period_lengthen;
 8001418:	3301      	adds	r3, #1
 800141a:	33ff      	adds	r3, #255	@ 0xff
 800141c:	1b1b      	subs	r3, r3, r4
 800141e:	b29b      	uxth	r3, r3
 8001420:	e723      	b.n	800126a <TIM2_ch1_IP_capture_callback+0x386>
						if(symmetry_type_for_halfcycle == SHORTEN){
 8001422:	2e00      	cmp	r6, #0
 8001424:	d19c      	bne.n	8001360 <TIM2_ch1_IP_capture_callback+0x47c>
							TIM16_prescaler_adjust_to_be_loaded = DO_NOTHING;
 8001426:	702e      	strb	r6, [r5, #0]
		if(symmetry_type_for_halfcycle == SHORTEN){
 8001428:	e737      	b.n	800129a <TIM2_ch1_IP_capture_callback+0x3b6>
			interrupt_period = interrupt_period >> 4;
 800142a:	8822      	ldrh	r2, [r4, #0]
			TIM16_raw_start_value_to_be_loaded = 256 - interrupt_period;
 800142c:	490b      	ldr	r1, [pc, #44]	@ (800145c <TIM2_ch1_IP_capture_callback+0x578>)
			interrupt_period = interrupt_period >> 4;
 800142e:	0912      	lsrs	r2, r2, #4
 8001430:	8022      	strh	r2, [r4, #0]
			TIM16_raw_start_value_to_be_loaded = 256 - interrupt_period;
 8001432:	8822      	ldrh	r2, [r4, #0]
 8001434:	1a9b      	subs	r3, r3, r2
			TIM16_base_prescaler_divisors_index_to_be_loaded = FASTEST_SPEED_PRESCALER_DIVISORS_ARRAY_INDEX - 4;
 8001436:	2201      	movs	r2, #1
			TIM16_raw_start_value_to_be_loaded = 256 - interrupt_period;
 8001438:	b29b      	uxth	r3, r3
 800143a:	800b      	strh	r3, [r1, #0]
			TIM16_base_prescaler_divisors_index_to_be_loaded = FASTEST_SPEED_PRESCALER_DIVISORS_ARRAY_INDEX - 4;
 800143c:	4b03      	ldr	r3, [pc, #12]	@ (800144c <TIM2_ch1_IP_capture_callback+0x568>)
 800143e:	701a      	strb	r2, [r3, #0]
 8001440:	e598      	b.n	8000f74 <TIM2_ch1_IP_capture_callback+0x90>
 8001442:	46c0      	nop			@ (mov r8, r8)
 8001444:	20001020 	.word	0x20001020
 8001448:	2000101c 	.word	0x2000101c
 800144c:	2000101a 	.word	0x2000101a
 8001450:	20001016 	.word	0x20001016
 8001454:	20001048 	.word	0x20001048
 8001458:	2000104a 	.word	0x2000104a
 800145c:	2000101e 	.word	0x2000101e
 8001460:	20001018 	.word	0x20001018
 8001464:	000003ff 	.word	0x000003ff

08001468 <TIM2_ch1_overflow_callback>:

void TIM2_ch1_overflow_callback(TIM_HandleTypeDef *htim){

	if(input_capture_measurement_is_ongoing == YES && input_capture_event == SECOND){
 8001468:	4b06      	ldr	r3, [pc, #24]	@ (8001484 <TIM2_ch1_overflow_callback+0x1c>)
 800146a:	781a      	ldrb	r2, [r3, #0]
 800146c:	2a01      	cmp	r2, #1
 800146e:	d000      	beq.n	8001472 <TIM2_ch1_overflow_callback+0xa>
		input_capture_measurement_is_ongoing = NO;
		input_capture_event = FIRST;

		//do nothing
	}
}
 8001470:	4770      	bx	lr
	if(input_capture_measurement_is_ongoing == YES && input_capture_event == SECOND){
 8001472:	4a05      	ldr	r2, [pc, #20]	@ (8001488 <TIM2_ch1_overflow_callback+0x20>)
 8001474:	7811      	ldrb	r1, [r2, #0]
 8001476:	2901      	cmp	r1, #1
 8001478:	d1fa      	bne.n	8001470 <TIM2_ch1_overflow_callback+0x8>
		input_capture_measurement_is_ongoing = NO;
 800147a:	2100      	movs	r1, #0
 800147c:	7019      	strb	r1, [r3, #0]
		input_capture_event = FIRST;
 800147e:	7011      	strb	r1, [r2, #0]
}
 8001480:	e7f6      	b.n	8001470 <TIM2_ch1_overflow_callback+0x8>
 8001482:	46c0      	nop			@ (mov r8, r8)
 8001484:	20001026 	.word	0x20001026
 8001488:	2000102c 	.word	0x2000102c

0800148c <TIM3_ch1_IP_capture_measurement_reelapse_1_callback>:

void TIM3_ch1_IP_capture_measurement_reelapse_1_callback(TIM_HandleTypeDef *htim){

	//force update of timers to sync the wave to the TIM3 reelapse interrupt

	TIM16->EGR |= TIM_EGR_UG; //DO NOT DELETE THIS LINE, IT LITERALLY MAKES OR BREAKS THE BASTARD - It triggers an 'update' event
 800148c:	2101      	movs	r1, #1
 800148e:	4a19      	ldr	r2, [pc, #100]	@ (80014f4 <TIM3_ch1_IP_capture_measurement_reelapse_1_callback+0x68>)
void TIM3_ch1_IP_capture_measurement_reelapse_1_callback(TIM_HandleTypeDef *htim){
 8001490:	b510      	push	{r4, lr}
	TIM16->EGR |= TIM_EGR_UG; //DO NOT DELETE THIS LINE, IT LITERALLY MAKES OR BREAKS THE BASTARD - It triggers an 'update' event
 8001492:	6953      	ldr	r3, [r2, #20]
 8001494:	430b      	orrs	r3, r1
	__HAL_TIM_SET_COUNTER(&htim16, TIM16_final_start_value_to_be_loaded); //this line must go here, or at least very near the beginning!
 8001496:	4918      	ldr	r1, [pc, #96]	@ (80014f8 <TIM3_ch1_IP_capture_measurement_reelapse_1_callback+0x6c>)
	TIM16->EGR |= TIM_EGR_UG; //DO NOT DELETE THIS LINE, IT LITERALLY MAKES OR BREAKS THE BASTARD - It triggers an 'update' event
 8001498:	6153      	str	r3, [r2, #20]
	__HAL_TIM_SET_COUNTER(&htim16, TIM16_final_start_value_to_be_loaded); //this line must go here, or at least very near the beginning!
 800149a:	4a18      	ldr	r2, [pc, #96]	@ (80014fc <TIM3_ch1_IP_capture_measurement_reelapse_1_callback+0x70>)
 800149c:	880b      	ldrh	r3, [r1, #0]
 800149e:	6814      	ldr	r4, [r2, #0]
 80014a0:	b29b      	uxth	r3, r3
	__HAL_TIM_SET_PRESCALER(&htim16, (TIM16_prescaler_divisors[TIM16_prescaler_divisors_final_index_to_be_loaded]) - 1); //have to take one off the divisor
 80014a2:	4a17      	ldr	r2, [pc, #92]	@ (8001500 <TIM3_ch1_IP_capture_measurement_reelapse_1_callback+0x74>)
	__HAL_TIM_SET_COUNTER(&htim16, TIM16_final_start_value_to_be_loaded); //this line must go here, or at least very near the beginning!
 80014a4:	6263      	str	r3, [r4, #36]	@ 0x24
	__HAL_TIM_SET_PRESCALER(&htim16, (TIM16_prescaler_divisors[TIM16_prescaler_divisors_final_index_to_be_loaded]) - 1); //have to take one off the divisor
 80014a6:	7810      	ldrb	r0, [r2, #0]
 80014a8:	4b16      	ldr	r3, [pc, #88]	@ (8001504 <TIM3_ch1_IP_capture_measurement_reelapse_1_callback+0x78>)
 80014aa:	0040      	lsls	r0, r0, #1
 80014ac:	5ac3      	ldrh	r3, [r0, r3]
	__HAL_TIM_SET_COMPARE(&htim14, TIM_CHANNEL_1, duty_to_be_loaded); //updates the CCR register of TIM14, which sets duty, i.e. the ON time relative to the total period which is set by the ARR.
 80014ae:	4816      	ldr	r0, [pc, #88]	@ (8001508 <TIM3_ch1_IP_capture_measurement_reelapse_1_callback+0x7c>)
	__HAL_TIM_SET_PRESCALER(&htim16, (TIM16_prescaler_divisors[TIM16_prescaler_divisors_final_index_to_be_loaded]) - 1); //have to take one off the divisor
 80014b0:	3b01      	subs	r3, #1
 80014b2:	62a3      	str	r3, [r4, #40]	@ 0x28
	__HAL_TIM_SET_COMPARE(&htim14, TIM_CHANNEL_1, duty_to_be_loaded); //updates the CCR register of TIM14, which sets duty, i.e. the ON time relative to the total period which is set by the ARR.
 80014b4:	4b15      	ldr	r3, [pc, #84]	@ (800150c <TIM3_ch1_IP_capture_measurement_reelapse_1_callback+0x80>)
 80014b6:	6800      	ldr	r0, [r0, #0]
 80014b8:	881b      	ldrh	r3, [r3, #0]
 80014ba:	b29b      	uxth	r3, r3
 80014bc:	6343      	str	r3, [r0, #52]	@ 0x34

	input_capture_measurement_reelapse_1_is_ongoing = NO;
 80014be:	2000      	movs	r0, #0
 80014c0:	4b13      	ldr	r3, [pc, #76]	@ (8001510 <TIM3_ch1_IP_capture_measurement_reelapse_1_callback+0x84>)
 80014c2:	7018      	strb	r0, [r3, #0]

	current_index = current_index_to_be_loaded;
 80014c4:	4b13      	ldr	r3, [pc, #76]	@ (8001514 <TIM3_ch1_IP_capture_measurement_reelapse_1_callback+0x88>)
 80014c6:	4814      	ldr	r0, [pc, #80]	@ (8001518 <TIM3_ch1_IP_capture_measurement_reelapse_1_callback+0x8c>)
 80014c8:	881b      	ldrh	r3, [r3, #0]
 80014ca:	b29b      	uxth	r3, r3
 80014cc:	8003      	strh	r3, [r0, #0]
	current_halfcycle = current_halfcycle_to_be_loaded;
 80014ce:	4b13      	ldr	r3, [pc, #76]	@ (800151c <TIM3_ch1_IP_capture_measurement_reelapse_1_callback+0x90>)
 80014d0:	4813      	ldr	r0, [pc, #76]	@ (8001520 <TIM3_ch1_IP_capture_measurement_reelapse_1_callback+0x94>)
 80014d2:	781b      	ldrb	r3, [r3, #0]
 80014d4:	b2db      	uxtb	r3, r3
 80014d6:	7003      	strb	r3, [r0, #0]
	current_quadrant = current_quadrant_to_be_loaded;
 80014d8:	4b12      	ldr	r3, [pc, #72]	@ (8001524 <TIM3_ch1_IP_capture_measurement_reelapse_1_callback+0x98>)
 80014da:	4813      	ldr	r0, [pc, #76]	@ (8001528 <TIM3_ch1_IP_capture_measurement_reelapse_1_callback+0x9c>)
 80014dc:	781b      	ldrb	r3, [r3, #0]
 80014de:	b2db      	uxtb	r3, r3
 80014e0:	7003      	strb	r3, [r0, #0]

	//set the locked values to the 'to be loaded' values such that the TIM16 continually loads these if the speed pot is disabled
	TIM16_final_start_value_locked = TIM16_final_start_value_to_be_loaded;
 80014e2:	880b      	ldrh	r3, [r1, #0]
 80014e4:	4911      	ldr	r1, [pc, #68]	@ (800152c <TIM3_ch1_IP_capture_measurement_reelapse_1_callback+0xa0>)
 80014e6:	b29b      	uxth	r3, r3
 80014e8:	800b      	strh	r3, [r1, #0]
	TIM16_prescaler_divisors_final_index_locked = TIM16_prescaler_divisors_final_index_to_be_loaded;
 80014ea:	7813      	ldrb	r3, [r2, #0]
 80014ec:	4a10      	ldr	r2, [pc, #64]	@ (8001530 <TIM3_ch1_IP_capture_measurement_reelapse_1_callback+0xa4>)
 80014ee:	b2db      	uxtb	r3, r3
 80014f0:	7013      	strb	r3, [r2, #0]
}
 80014f2:	bd10      	pop	{r4, pc}
 80014f4:	40014400 	.word	0x40014400
 80014f8:	2000101c 	.word	0x2000101c
 80014fc:	20000178 	.word	0x20000178
 8001500:	20001016 	.word	0x20001016
 8001504:	08005310 	.word	0x08005310
 8001508:	20000234 	.word	0x20000234
 800150c:	20001018 	.word	0x20001018
 8001510:	20001024 	.word	0x20001024
 8001514:	20001012 	.word	0x20001012
 8001518:	2000104a 	.word	0x2000104a
 800151c:	20001015 	.word	0x20001015
 8001520:	20001049 	.word	0x20001049
 8001524:	20001014 	.word	0x20001014
 8001528:	20001048 	.word	0x20001048
 800152c:	20001030 	.word	0x20001030
 8001530:	2000103c 	.word	0x2000103c

08001534 <main>:

//INCLUDES
#include "system.h"

int main(void)
{
 8001534:	b510      	push	{r4, lr}
	System_Init();
 8001536:	f7ff faa1 	bl	8000a7c <System_Init>

	delay_line_read_pointer_offset = 0; //no phase difference between the two waves
 800153a:	2200      	movs	r2, #0

	__HAL_TIM_ENABLE_IT(&htim2, TIM_IT_UPDATE); //make sure the overflow (update) interrupt is enabled for TIM2
 800153c:	2101      	movs	r1, #1
	delay_line_read_pointer_offset = 0; //no phase difference between the two waves
 800153e:	4b0e      	ldr	r3, [pc, #56]	@ (8001578 <main+0x44>)

	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)ADCResultsDMA, (uint32_t)num_ADC_conversions);
 8001540:	4c0e      	ldr	r4, [pc, #56]	@ (800157c <main+0x48>)
	delay_line_read_pointer_offset = 0; //no phase difference between the two waves
 8001542:	801a      	strh	r2, [r3, #0]
	__HAL_TIM_ENABLE_IT(&htim2, TIM_IT_UPDATE); //make sure the overflow (update) interrupt is enabled for TIM2
 8001544:	4b0e      	ldr	r3, [pc, #56]	@ (8001580 <main+0x4c>)
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)ADCResultsDMA, (uint32_t)num_ADC_conversions);
 8001546:	0020      	movs	r0, r4
	__HAL_TIM_ENABLE_IT(&htim2, TIM_IT_UPDATE); //make sure the overflow (update) interrupt is enabled for TIM2
 8001548:	681a      	ldr	r2, [r3, #0]
 800154a:	68d3      	ldr	r3, [r2, #12]
 800154c:	430b      	orrs	r3, r1
 800154e:	60d3      	str	r3, [r2, #12]
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)ADCResultsDMA, (uint32_t)num_ADC_conversions);
 8001550:	4b0c      	ldr	r3, [pc, #48]	@ (8001584 <main+0x50>)
 8001552:	490d      	ldr	r1, [pc, #52]	@ (8001588 <main+0x54>)
 8001554:	781a      	ldrb	r2, [r3, #0]
 8001556:	f001 f839 	bl	80025cc <HAL_ADC_Start_DMA>

	//WAIT
	while(initial_ADC_conversion_complete == NO){}; //wait while first ADC conversion is ongoing
 800155a:	4a0c      	ldr	r2, [pc, #48]	@ (800158c <main+0x58>)
 800155c:	7813      	ldrb	r3, [r2, #0]
 800155e:	2b00      	cmp	r3, #0
 8001560:	d0fc      	beq.n	800155c <main+0x28>

	HAL_ADC_Stop_DMA(&hadc1);
 8001562:	0020      	movs	r0, r4
 8001564:	f001 f8d0 	bl	8002708 <HAL_ADC_Stop_DMA>

	//START FREQ. GEN and PWM GEN TIMERS and ENABLE PWM OUTPUT
	Start_PWM_Gen_Timer_Main_Oscillator();
 8001568:	f000 f9b4 	bl	80018d4 <Start_PWM_Gen_Timer_Main_Oscillator>
	Start_Freq_Gen_Timer_Main_Oscillator();
 800156c:	f000 f9ca 	bl	8001904 <Start_Freq_Gen_Timer_Main_Oscillator>
	//Start_PWM_Gen_Timer_Secondary_Oscillator();
	//Start_Freq_Gen_Timer_Secondary_Oscillator();
	//Start_Input_Capture_Timer();

	//ENABLE INTERRUPTS
	Global_Interrupt_Enable();
 8001570:	f000 f9ac 	bl	80018cc <Global_Interrupt_Enable>

	while (1)
 8001574:	e7fe      	b.n	8001574 <main+0x40>
 8001576:	46c0      	nop			@ (mov r8, r8)
 8001578:	2000060e 	.word	0x2000060e
 800157c:	20000580 	.word	0x20000580
 8001580:	200003ac 	.word	0x200003ac
 8001584:	0800530c 	.word	0x0800530c
 8001588:	20001034 	.word	0x20001034
 800158c:	20001033 	.word	0x20001033

08001590 <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001590:	2201      	movs	r2, #1
 8001592:	4b0a      	ldr	r3, [pc, #40]	@ (80015bc <HAL_MspInit+0x2c>)
{
 8001594:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001596:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8001598:	4311      	orrs	r1, r2
 800159a:	6419      	str	r1, [r3, #64]	@ 0x40
 800159c:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 800159e:	400a      	ands	r2, r1
  __HAL_RCC_PWR_CLK_ENABLE();
 80015a0:	2180      	movs	r1, #128	@ 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015a2:	9200      	str	r2, [sp, #0]
 80015a4:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015a6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80015a8:	0549      	lsls	r1, r1, #21
 80015aa:	430a      	orrs	r2, r1
 80015ac:	63da      	str	r2, [r3, #60]	@ 0x3c
 80015ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80015b0:	400b      	ands	r3, r1
 80015b2:	9301      	str	r3, [sp, #4]
 80015b4:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015b6:	b002      	add	sp, #8
 80015b8:	4770      	bx	lr
 80015ba:	46c0      	nop			@ (mov r8, r8)
 80015bc:	40021000 	.word	0x40021000

080015c0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80015c0:	b510      	push	{r4, lr}
 80015c2:	0004      	movs	r4, r0
 80015c4:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015c6:	2214      	movs	r2, #20
 80015c8:	2100      	movs	r1, #0
 80015ca:	a802      	add	r0, sp, #8
 80015cc:	f003 fe66 	bl	800529c <memset>
  if(hadc->Instance==ADC1)
 80015d0:	4b10      	ldr	r3, [pc, #64]	@ (8001614 <HAL_ADC_MspInit+0x54>)
 80015d2:	6822      	ldr	r2, [r4, #0]
 80015d4:	429a      	cmp	r2, r3
 80015d6:	d001      	beq.n	80015dc <HAL_ADC_MspInit+0x1c>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 80015d8:	b008      	add	sp, #32
 80015da:	bd10      	pop	{r4, pc}
    __HAL_RCC_ADC_CLK_ENABLE();
 80015dc:	2180      	movs	r1, #128	@ 0x80
 80015de:	4b0e      	ldr	r3, [pc, #56]	@ (8001618 <HAL_ADC_MspInit+0x58>)
 80015e0:	0349      	lsls	r1, r1, #13
 80015e2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015e4:	20a0      	movs	r0, #160	@ 0xa0
    __HAL_RCC_ADC_CLK_ENABLE();
 80015e6:	430a      	orrs	r2, r1
 80015e8:	641a      	str	r2, [r3, #64]	@ 0x40
 80015ea:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015ec:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_ADC_CLK_ENABLE();
 80015ee:	400a      	ands	r2, r1
 80015f0:	9200      	str	r2, [sp, #0]
 80015f2:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015f4:	2201      	movs	r2, #1
 80015f6:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80015f8:	4311      	orrs	r1, r2
 80015fa:	6359      	str	r1, [r3, #52]	@ 0x34
 80015fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015fe:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001600:	401a      	ands	r2, r3
 8001602:	9201      	str	r2, [sp, #4]
 8001604:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8001606:	2233      	movs	r2, #51	@ 0x33
 8001608:	2303      	movs	r3, #3
 800160a:	9202      	str	r2, [sp, #8]
 800160c:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800160e:	f001 fa17 	bl	8002a40 <HAL_GPIO_Init>
}
 8001612:	e7e1      	b.n	80015d8 <HAL_ADC_MspInit+0x18>
 8001614:	40012400 	.word	0x40012400
 8001618:	40021000 	.word	0x40021000

0800161c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800161c:	b510      	push	{r4, lr}
 800161e:	0004      	movs	r4, r0
 8001620:	b08c      	sub	sp, #48	@ 0x30
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001622:	2228      	movs	r2, #40	@ 0x28
 8001624:	2100      	movs	r1, #0
 8001626:	a802      	add	r0, sp, #8
 8001628:	f003 fe38 	bl	800529c <memset>
  if(htim_pwm->Instance==TIM1)
 800162c:	4b0d      	ldr	r3, [pc, #52]	@ (8001664 <HAL_TIM_PWM_MspInit+0x48>)
 800162e:	6822      	ldr	r2, [r4, #0]
 8001630:	429a      	cmp	r2, r3
 8001632:	d001      	beq.n	8001638 <HAL_TIM_PWM_MspInit+0x1c>

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 8001634:	b00c      	add	sp, #48	@ 0x30
 8001636:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1;
 8001638:	2380      	movs	r3, #128	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800163a:	a802      	add	r0, sp, #8
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1;
 800163c:	039b      	lsls	r3, r3, #14
 800163e:	9302      	str	r3, [sp, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001640:	f001 feb8 	bl	80033b4 <HAL_RCCEx_PeriphCLKConfig>
 8001644:	2800      	cmp	r0, #0
 8001646:	d10a      	bne.n	800165e <HAL_TIM_PWM_MspInit+0x42>
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001648:	2180      	movs	r1, #128	@ 0x80
 800164a:	4b07      	ldr	r3, [pc, #28]	@ (8001668 <HAL_TIM_PWM_MspInit+0x4c>)
 800164c:	0109      	lsls	r1, r1, #4
 800164e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001650:	430a      	orrs	r2, r1
 8001652:	641a      	str	r2, [r3, #64]	@ 0x40
 8001654:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001656:	400b      	ands	r3, r1
 8001658:	9301      	str	r3, [sp, #4]
 800165a:	9b01      	ldr	r3, [sp, #4]
}
 800165c:	e7ea      	b.n	8001634 <HAL_TIM_PWM_MspInit+0x18>
      Error_Handler();
 800165e:	f7ff fa0b 	bl	8000a78 <Error_Handler>
 8001662:	e7f1      	b.n	8001648 <HAL_TIM_PWM_MspInit+0x2c>
 8001664:	40012c00 	.word	0x40012c00
 8001668:	40021000 	.word	0x40021000

0800166c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800166c:	b510      	push	{r4, lr}
 800166e:	0004      	movs	r4, r0
 8001670:	b08c      	sub	sp, #48	@ 0x30
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001672:	2214      	movs	r2, #20
 8001674:	2100      	movs	r1, #0
 8001676:	a806      	add	r0, sp, #24
 8001678:	f003 fe10 	bl	800529c <memset>
  if(htim_base->Instance==TIM2)
 800167c:	2280      	movs	r2, #128	@ 0x80
 800167e:	6823      	ldr	r3, [r4, #0]
 8001680:	05d2      	lsls	r2, r2, #23
 8001682:	4293      	cmp	r3, r2
 8001684:	d018      	beq.n	80016b8 <HAL_TIM_Base_MspInit+0x4c>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_base->Instance==TIM3)
 8001686:	4a3b      	ldr	r2, [pc, #236]	@ (8001774 <HAL_TIM_Base_MspInit+0x108>)
 8001688:	4293      	cmp	r3, r2
 800168a:	d03b      	beq.n	8001704 <HAL_TIM_Base_MspInit+0x98>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
  else if(htim_base->Instance==TIM14)
 800168c:	4a3a      	ldr	r2, [pc, #232]	@ (8001778 <HAL_TIM_Base_MspInit+0x10c>)
 800168e:	4293      	cmp	r3, r2
 8001690:	d007      	beq.n	80016a2 <HAL_TIM_Base_MspInit+0x36>
    __HAL_RCC_TIM14_CLK_ENABLE();
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }
  else if(htim_base->Instance==TIM16)
 8001692:	4a3a      	ldr	r2, [pc, #232]	@ (800177c <HAL_TIM_Base_MspInit+0x110>)
 8001694:	4293      	cmp	r3, r2
 8001696:	d047      	beq.n	8001728 <HAL_TIM_Base_MspInit+0xbc>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
  else if(htim_base->Instance==TIM17)
 8001698:	4a39      	ldr	r2, [pc, #228]	@ (8001780 <HAL_TIM_Base_MspInit+0x114>)
 800169a:	4293      	cmp	r3, r2
 800169c:	d057      	beq.n	800174e <HAL_TIM_Base_MspInit+0xe2>
      HAL_NVIC_EnableIRQ(TIM17_IRQn);
    /* USER CODE BEGIN TIM17_MspInit 1 */

    /* USER CODE END TIM17_MspInit 1 */
    }
}
 800169e:	b00c      	add	sp, #48	@ 0x30
 80016a0:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM14_CLK_ENABLE();
 80016a2:	2180      	movs	r1, #128	@ 0x80
 80016a4:	4b37      	ldr	r3, [pc, #220]	@ (8001784 <HAL_TIM_Base_MspInit+0x118>)
 80016a6:	0209      	lsls	r1, r1, #8
 80016a8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80016aa:	430a      	orrs	r2, r1
 80016ac:	641a      	str	r2, [r3, #64]	@ 0x40
 80016ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016b0:	400b      	ands	r3, r1
 80016b2:	9303      	str	r3, [sp, #12]
 80016b4:	9b03      	ldr	r3, [sp, #12]
 80016b6:	e7f2      	b.n	800169e <HAL_TIM_Base_MspInit+0x32>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80016b8:	2201      	movs	r2, #1
 80016ba:	4b32      	ldr	r3, [pc, #200]	@ (8001784 <HAL_TIM_Base_MspInit+0x118>)
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80016bc:	2080      	movs	r0, #128	@ 0x80
    __HAL_RCC_TIM2_CLK_ENABLE();
 80016be:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80016c0:	0200      	lsls	r0, r0, #8
    __HAL_RCC_TIM2_CLK_ENABLE();
 80016c2:	4311      	orrs	r1, r2
 80016c4:	63d9      	str	r1, [r3, #60]	@ 0x3c
 80016c6:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 80016c8:	4011      	ands	r1, r2
 80016ca:	9100      	str	r1, [sp, #0]
 80016cc:	9900      	ldr	r1, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016ce:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80016d0:	4311      	orrs	r1, r2
 80016d2:	6359      	str	r1, [r3, #52]	@ 0x34
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80016d4:	2102      	movs	r1, #2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80016d8:	9006      	str	r0, [sp, #24]
 80016da:	9107      	str	r1, [sp, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016dc:	4013      	ands	r3, r2
 80016de:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016e0:	20a0      	movs	r0, #160	@ 0xa0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016e2:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 80016e4:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016e6:	a906      	add	r1, sp, #24
 80016e8:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016ea:	9208      	str	r2, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 80016ec:	930a      	str	r3, [sp, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016ee:	f001 f9a7 	bl	8002a40 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80016f2:	2200      	movs	r2, #0
 80016f4:	2100      	movs	r1, #0
 80016f6:	200f      	movs	r0, #15
 80016f8:	f001 f852 	bl	80027a0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80016fc:	200f      	movs	r0, #15
 80016fe:	f001 f879 	bl	80027f4 <HAL_NVIC_EnableIRQ>
 8001702:	e7cc      	b.n	800169e <HAL_TIM_Base_MspInit+0x32>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001704:	2302      	movs	r3, #2
 8001706:	4a1f      	ldr	r2, [pc, #124]	@ (8001784 <HAL_TIM_Base_MspInit+0x118>)
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001708:	2010      	movs	r0, #16
    __HAL_RCC_TIM3_CLK_ENABLE();
 800170a:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 800170c:	4319      	orrs	r1, r3
 800170e:	63d1      	str	r1, [r2, #60]	@ 0x3c
 8001710:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001712:	2100      	movs	r1, #0
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001714:	4013      	ands	r3, r2
 8001716:	9302      	str	r3, [sp, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001718:	2200      	movs	r2, #0
    __HAL_RCC_TIM3_CLK_ENABLE();
 800171a:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800171c:	f001 f840 	bl	80027a0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001720:	2010      	movs	r0, #16
 8001722:	f001 f867 	bl	80027f4 <HAL_NVIC_EnableIRQ>
 8001726:	e7ba      	b.n	800169e <HAL_TIM_Base_MspInit+0x32>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8001728:	2180      	movs	r1, #128	@ 0x80
 800172a:	4b16      	ldr	r3, [pc, #88]	@ (8001784 <HAL_TIM_Base_MspInit+0x118>)
 800172c:	0289      	lsls	r1, r1, #10
 800172e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 8001730:	2015      	movs	r0, #21
    __HAL_RCC_TIM16_CLK_ENABLE();
 8001732:	430a      	orrs	r2, r1
 8001734:	641a      	str	r2, [r3, #64]	@ 0x40
 8001736:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 8001738:	2200      	movs	r2, #0
    __HAL_RCC_TIM16_CLK_ENABLE();
 800173a:	400b      	ands	r3, r1
 800173c:	9304      	str	r3, [sp, #16]
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 800173e:	2100      	movs	r1, #0
    __HAL_RCC_TIM16_CLK_ENABLE();
 8001740:	9b04      	ldr	r3, [sp, #16]
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 8001742:	f001 f82d 	bl	80027a0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 8001746:	2015      	movs	r0, #21
 8001748:	f001 f854 	bl	80027f4 <HAL_NVIC_EnableIRQ>
 800174c:	e7a7      	b.n	800169e <HAL_TIM_Base_MspInit+0x32>
      __HAL_RCC_TIM17_CLK_ENABLE();
 800174e:	2180      	movs	r1, #128	@ 0x80
 8001750:	4b0c      	ldr	r3, [pc, #48]	@ (8001784 <HAL_TIM_Base_MspInit+0x118>)
 8001752:	02c9      	lsls	r1, r1, #11
 8001754:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
      HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 8001756:	2016      	movs	r0, #22
      __HAL_RCC_TIM17_CLK_ENABLE();
 8001758:	430a      	orrs	r2, r1
 800175a:	641a      	str	r2, [r3, #64]	@ 0x40
 800175c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
      HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 800175e:	2200      	movs	r2, #0
      __HAL_RCC_TIM17_CLK_ENABLE();
 8001760:	400b      	ands	r3, r1
 8001762:	9305      	str	r3, [sp, #20]
      HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 8001764:	2100      	movs	r1, #0
      __HAL_RCC_TIM17_CLK_ENABLE();
 8001766:	9b05      	ldr	r3, [sp, #20]
      HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 8001768:	f001 f81a 	bl	80027a0 <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(TIM17_IRQn);
 800176c:	2016      	movs	r0, #22
 800176e:	f001 f841 	bl	80027f4 <HAL_NVIC_EnableIRQ>
}
 8001772:	e794      	b.n	800169e <HAL_TIM_Base_MspInit+0x32>
 8001774:	40000400 	.word	0x40000400
 8001778:	40002000 	.word	0x40002000
 800177c:	40014400 	.word	0x40014400
 8001780:	40014800 	.word	0x40014800
 8001784:	40021000 	.word	0x40021000

08001788 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001788:	b510      	push	{r4, lr}
 800178a:	0004      	movs	r4, r0
 800178c:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800178e:	2214      	movs	r2, #20
 8001790:	2100      	movs	r1, #0
 8001792:	a802      	add	r0, sp, #8
 8001794:	f003 fd82 	bl	800529c <memset>
  if(htim->Instance==TIM1)
 8001798:	6823      	ldr	r3, [r4, #0]
 800179a:	4a16      	ldr	r2, [pc, #88]	@ (80017f4 <HAL_TIM_MspPostInit+0x6c>)
 800179c:	4293      	cmp	r3, r2
 800179e:	d004      	beq.n	80017aa <HAL_TIM_MspPostInit+0x22>

  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }
  else if(htim->Instance==TIM14)
 80017a0:	4a15      	ldr	r2, [pc, #84]	@ (80017f8 <HAL_TIM_MspPostInit+0x70>)
 80017a2:	4293      	cmp	r3, r2
 80017a4:	d017      	beq.n	80017d6 <HAL_TIM_MspPostInit+0x4e>
  /* USER CODE BEGIN TIM14_MspPostInit 1 */

  /* USER CODE END TIM14_MspPostInit 1 */
  }

}
 80017a6:	b008      	add	sp, #32
 80017a8:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017aa:	2301      	movs	r3, #1
 80017ac:	4a13      	ldr	r2, [pc, #76]	@ (80017fc <HAL_TIM_MspPostInit+0x74>)
 80017ae:	6b51      	ldr	r1, [r2, #52]	@ 0x34
 80017b0:	4319      	orrs	r1, r3
 80017b2:	6351      	str	r1, [r2, #52]	@ 0x34
 80017b4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80017b6:	4013      	ands	r3, r2
 80017b8:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80017ba:	2280      	movs	r2, #128	@ 0x80
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017bc:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80017be:	2302      	movs	r3, #2
 80017c0:	0112      	lsls	r2, r2, #4
 80017c2:	9202      	str	r2, [sp, #8]
 80017c4:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 80017c6:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017c8:	20a0      	movs	r0, #160	@ 0xa0
 80017ca:	a902      	add	r1, sp, #8
 80017cc:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM14;
 80017ce:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017d0:	f001 f936 	bl	8002a40 <HAL_GPIO_Init>
}
 80017d4:	e7e7      	b.n	80017a6 <HAL_TIM_MspPostInit+0x1e>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017d6:	2301      	movs	r3, #1
 80017d8:	4a08      	ldr	r2, [pc, #32]	@ (80017fc <HAL_TIM_MspPostInit+0x74>)
 80017da:	6b51      	ldr	r1, [r2, #52]	@ 0x34
 80017dc:	4319      	orrs	r1, r3
 80017de:	6351      	str	r1, [r2, #52]	@ 0x34
 80017e0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80017e2:	4013      	ands	r3, r2
 80017e4:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80017e6:	2280      	movs	r2, #128	@ 0x80
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017e8:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80017ea:	2302      	movs	r3, #2
 80017ec:	9202      	str	r2, [sp, #8]
 80017ee:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM14;
 80017f0:	2304      	movs	r3, #4
 80017f2:	e7e9      	b.n	80017c8 <HAL_TIM_MspPostInit+0x40>
 80017f4:	40012c00 	.word	0x40012c00
 80017f8:	40002000 	.word	0x40002000
 80017fc:	40021000 	.word	0x40021000

08001800 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001800:	b510      	push	{r4, lr}
 8001802:	0004      	movs	r4, r0
 8001804:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001806:	2214      	movs	r2, #20
 8001808:	2100      	movs	r1, #0
 800180a:	a802      	add	r0, sp, #8
 800180c:	f003 fd46 	bl	800529c <memset>
  if(huart->Instance==USART2)
 8001810:	4b11      	ldr	r3, [pc, #68]	@ (8001858 <HAL_UART_MspInit+0x58>)
 8001812:	6822      	ldr	r2, [r4, #0]
 8001814:	429a      	cmp	r2, r3
 8001816:	d001      	beq.n	800181c <HAL_UART_MspInit+0x1c>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8001818:	b008      	add	sp, #32
 800181a:	bd10      	pop	{r4, pc}
    __HAL_RCC_USART2_CLK_ENABLE();
 800181c:	2180      	movs	r1, #128	@ 0x80
 800181e:	4b0f      	ldr	r3, [pc, #60]	@ (800185c <HAL_UART_MspInit+0x5c>)
 8001820:	0289      	lsls	r1, r1, #10
 8001822:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
    GPIO_InitStruct.Pin = T_VCP_TX_Pin|T_VCP_RX_Pin;
 8001824:	200c      	movs	r0, #12
    __HAL_RCC_USART2_CLK_ENABLE();
 8001826:	430a      	orrs	r2, r1
 8001828:	63da      	str	r2, [r3, #60]	@ 0x3c
 800182a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800182c:	400a      	ands	r2, r1
 800182e:	9200      	str	r2, [sp, #0]
 8001830:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001832:	2201      	movs	r2, #1
 8001834:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001836:	4311      	orrs	r1, r2
 8001838:	6359      	str	r1, [r3, #52]	@ 0x34
    GPIO_InitStruct.Pin = T_VCP_TX_Pin|T_VCP_RX_Pin;
 800183a:	2102      	movs	r1, #2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800183c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    GPIO_InitStruct.Pin = T_VCP_TX_Pin|T_VCP_RX_Pin;
 800183e:	9002      	str	r0, [sp, #8]
 8001840:	9103      	str	r1, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001842:	20a0      	movs	r0, #160	@ 0xa0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001844:	4013      	ands	r3, r2
 8001846:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001848:	a902      	add	r1, sp, #8
 800184a:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800184c:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800184e:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8001850:	9206      	str	r2, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001852:	f001 f8f5 	bl	8002a40 <HAL_GPIO_Init>
}
 8001856:	e7df      	b.n	8001818 <HAL_UART_MspInit+0x18>
 8001858:	40004400 	.word	0x40004400
 800185c:	40021000 	.word	0x40021000

08001860 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001860:	e7fe      	b.n	8001860 <NMI_Handler>
 8001862:	46c0      	nop			@ (mov r8, r8)

08001864 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001864:	e7fe      	b.n	8001864 <HardFault_Handler>
 8001866:	46c0      	nop			@ (mov r8, r8)

08001868 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001868:	4770      	bx	lr
 800186a:	46c0      	nop			@ (mov r8, r8)

0800186c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 800186c:	4770      	bx	lr
 800186e:	46c0      	nop			@ (mov r8, r8)

08001870 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001870:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001872:	f000 fae1 	bl	8001e38 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001876:	bd10      	pop	{r4, pc}

08001878 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001878:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800187a:	4802      	ldr	r0, [pc, #8]	@ (8001884 <DMA1_Channel1_IRQHandler+0xc>)
 800187c:	f001 f884 	bl	8002988 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001880:	bd10      	pop	{r4, pc}
 8001882:	46c0      	nop			@ (mov r8, r8)
 8001884:	20000524 	.word	0x20000524

08001888 <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4, channel 5 and DMAMUX1 interrupts.
  */
void DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler(void)
 8001888:	4770      	bx	lr
 800188a:	46c0      	nop			@ (mov r8, r8)

0800188c <TIM2_IRQHandler>:
  /* USER CODE END DMA1_Ch4_5_DMAMUX1_OVR_IRQn 1 */
}


void TIM2_IRQHandler(void)
{
 800188c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800188e:	4802      	ldr	r0, [pc, #8]	@ (8001898 <TIM2_IRQHandler+0xc>)
 8001890:	f002 fb58 	bl	8003f44 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001894:	bd10      	pop	{r4, pc}
 8001896:	46c0      	nop			@ (mov r8, r8)
 8001898:	200003ac 	.word	0x200003ac

0800189c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800189c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800189e:	4802      	ldr	r0, [pc, #8]	@ (80018a8 <TIM3_IRQHandler+0xc>)
 80018a0:	f002 fb50 	bl	8003f44 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80018a4:	bd10      	pop	{r4, pc}
 80018a6:	46c0      	nop			@ (mov r8, r8)
 80018a8:	200002f0 	.word	0x200002f0

080018ac <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 80018ac:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 80018ae:	4802      	ldr	r0, [pc, #8]	@ (80018b8 <TIM16_IRQHandler+0xc>)
 80018b0:	f002 fb48 	bl	8003f44 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 80018b4:	bd10      	pop	{r4, pc}
 80018b6:	46c0      	nop			@ (mov r8, r8)
 80018b8:	20000178 	.word	0x20000178

080018bc <TIM17_IRQHandler>:

/**
  * @brief This function handles TIM17 global interrupt.
  */
void TIM17_IRQHandler(void)
{
 80018bc:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 80018be:	4802      	ldr	r0, [pc, #8]	@ (80018c8 <TIM17_IRQHandler+0xc>)
 80018c0:	f002 fb40 	bl	8003f44 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 80018c4:	bd10      	pop	{r4, pc}
 80018c6:	46c0      	nop			@ (mov r8, r8)
 80018c8:	200000bc 	.word	0x200000bc

080018cc <Global_Interrupt_Enable>:
  __ASM volatile ("cpsie i" : : : "memory");
 80018cc:	b662      	cpsie	i
//FUNCTION DEFINITIONS
uint8_t Global_Interrupt_Enable(void){

	__enable_irq();
	return 1;
}
 80018ce:	2001      	movs	r0, #1
 80018d0:	4770      	bx	lr
 80018d2:	46c0      	nop			@ (mov r8, r8)

080018d4 <Start_PWM_Gen_Timer_Main_Oscillator>:
	__disable_irq();
	return 1;
}

uint8_t Start_PWM_Gen_Timer_Main_Oscillator(void)
{
 80018d4:	b570      	push	{r4, r5, r6, lr}
}

uint8_t Start_PWM_TIM(TIM_HandleTypeDef *TIM, uint32_t PWM_TIM_channel){

	uint8_t ok_AND = 0;
	ok_AND = HAL_TIM_Base_Start(TIM);
 80018d6:	4d0a      	ldr	r5, [pc, #40]	@ (8001900 <Start_PWM_Gen_Timer_Main_Oscillator+0x2c>)
 80018d8:	0028      	movs	r0, r5
 80018da:	f001 ff43 	bl	8003764 <HAL_TIM_Base_Start>
	ok_AND &= HAL_TIM_PWM_Start(TIM, PWM_TIM_channel);
 80018de:	2100      	movs	r1, #0
	ok_AND = HAL_TIM_Base_Start(TIM);
 80018e0:	0004      	movs	r4, r0
	ok_AND &= HAL_TIM_PWM_Start(TIM, PWM_TIM_channel);
 80018e2:	0028      	movs	r0, r5
 80018e4:	f002 f9fe 	bl	8003ce4 <HAL_TIM_PWM_Start>
 80018e8:	4004      	ands	r4, r0
 80018ea:	b2e4      	uxtb	r4, r4

	if(ok_AND != HAL_OK){
 80018ec:	2c00      	cmp	r4, #0
 80018ee:	d101      	bne.n	80018f4 <Start_PWM_Gen_Timer_Main_Oscillator+0x20>
}
 80018f0:	0020      	movs	r0, r4
 80018f2:	bd70      	pop	{r4, r5, r6, pc}

		Error_Handler();
 80018f4:	f7ff f8c0 	bl	8000a78 <Error_Handler>
		Error_Handler();
 80018f8:	f7ff f8be 	bl	8000a78 <Error_Handler>
 80018fc:	e7f8      	b.n	80018f0 <Start_PWM_Gen_Timer_Main_Oscillator+0x1c>
 80018fe:	46c0      	nop			@ (mov r8, r8)
 8001900:	20000234 	.word	0x20000234

08001904 <Start_Freq_Gen_Timer_Main_Oscillator>:
{
 8001904:	b510      	push	{r4, lr}
	return ok_AND;
}

uint8_t Start_OC_TIM(TIM_HandleTypeDef *TIM, uint32_t OC_TIM_channel){

	uint8_t ok = HAL_TIM_OC_Start_IT(TIM, OC_TIM_channel); //_IT variant of function
 8001906:	2100      	movs	r1, #0
 8001908:	4805      	ldr	r0, [pc, #20]	@ (8001920 <Start_Freq_Gen_Timer_Main_Oscillator+0x1c>)
 800190a:	f002 f821 	bl	8003950 <HAL_TIM_OC_Start_IT>
 800190e:	1e04      	subs	r4, r0, #0
	//means the timer will generate an interrupt on delay_elapsed (CNT = CCR) condition

	if(ok != HAL_OK){
 8001910:	d101      	bne.n	8001916 <Start_Freq_Gen_Timer_Main_Oscillator+0x12>
}
 8001912:	0020      	movs	r0, r4
 8001914:	bd10      	pop	{r4, pc}

		Error_Handler();
 8001916:	f7ff f8af 	bl	8000a78 <Error_Handler>
		Error_Handler();
 800191a:	f7ff f8ad 	bl	8000a78 <Error_Handler>
 800191e:	e7f8      	b.n	8001912 <Start_Freq_Gen_Timer_Main_Oscillator+0xe>
 8001920:	20000178 	.word	0x20000178

08001924 <Start_OC_TIM>:
uint8_t Start_OC_TIM(TIM_HandleTypeDef *TIM, uint32_t OC_TIM_channel){
 8001924:	b510      	push	{r4, lr}
	uint8_t ok = HAL_TIM_OC_Start_IT(TIM, OC_TIM_channel); //_IT variant of function
 8001926:	f002 f813 	bl	8003950 <HAL_TIM_OC_Start_IT>
 800192a:	1e04      	subs	r4, r0, #0
	if(ok != HAL_OK){
 800192c:	d101      	bne.n	8001932 <Start_OC_TIM+0xe>
	}

	return ok;
}
 800192e:	0020      	movs	r0, r4
 8001930:	bd10      	pop	{r4, pc}
		Error_Handler();
 8001932:	f7ff f8a1 	bl	8000a78 <Error_Handler>
 8001936:	e7fa      	b.n	800192e <Start_OC_TIM+0xa>

08001938 <Stop_OC_TIM>:

uint8_t Stop_OC_TIM(TIM_HandleTypeDef *TIM, uint32_t OC_TIM_channel){
 8001938:	b510      	push	{r4, lr}

	uint8_t ok = HAL_TIM_OC_Stop_IT(TIM, OC_TIM_channel);
 800193a:	f002 f88b 	bl	8003a54 <HAL_TIM_OC_Stop_IT>
 800193e:	1e04      	subs	r4, r0, #0

	if(ok != HAL_OK){
 8001940:	d101      	bne.n	8001946 <Stop_OC_TIM+0xe>

		Error_Handler();
	}

	return ok;
}
 8001942:	0020      	movs	r0, r4
 8001944:	bd10      	pop	{r4, pc}
		Error_Handler();
 8001946:	f7ff f897 	bl	8000a78 <Error_Handler>
 800194a:	e7fa      	b.n	8001942 <Stop_OC_TIM+0xa>

0800194c <Process_TIM16_Raw_Start_Value_and_Raw_Prescaler>:
uint8_t Process_TIM16_Raw_Start_Value_and_Raw_Prescaler(void){

	uint32_t speed_control = 0;
	uint8_t how_many_128 = 0;

    speed_control = current_speed * NUMBER_OF_FREQUENCY_STEPS;
 800194c:	4b10      	ldr	r3, [pc, #64]	@ (8001990 <Process_TIM16_Raw_Start_Value_and_Raw_Prescaler+0x44>)
 800194e:	881a      	ldrh	r2, [r3, #0]
 8001950:	0153      	lsls	r3, r2, #5
 8001952:	1a9b      	subs	r3, r3, r2
 8001954:	009b      	lsls	r3, r3, #2
 8001956:	189b      	adds	r3, r3, r2
 8001958:	009a      	lsls	r2, r3, #2
 800195a:	189b      	adds	r3, r3, r2
    speed_control = speed_control >> 10;
 800195c:	0a9b      	lsrs	r3, r3, #10

    //speed_control = (speed_adc_10_bit/1024)*883

        if(speed_control <= (127-12)){ //inequality is correct!
 800195e:	2b73      	cmp	r3, #115	@ 0x73
 8001960:	d808      	bhi.n	8001974 <Process_TIM16_Raw_Start_Value_and_Raw_Prescaler+0x28>

            TIM16_raw_start_value = (uint8_t) speed_control + 12;
 8001962:	4a0c      	ldr	r2, [pc, #48]	@ (8001994 <Process_TIM16_Raw_Start_Value_and_Raw_Prescaler+0x48>)
 8001964:	330c      	adds	r3, #12
 8001966:	b29b      	uxth	r3, r3
 8001968:	8013      	strh	r3, [r2, #0]
            TIM16_base_prescaler_divisors_index = SLOWEST_SPEED_PRESCALER_DIVISORS_ARRAY_INDEX;
 800196a:	2201      	movs	r2, #1
 800196c:	4b0a      	ldr	r3, [pc, #40]	@ (8001998 <Process_TIM16_Raw_Start_Value_and_Raw_Prescaler+0x4c>)
 800196e:	701a      	strb	r2, [r3, #0]
            //biggest how_many_128 for NUMBER_OF_FREQUENCY_STEPS == 600 is 3
            //biggest base_prescaler_divisors_index == 5 for NUMBER_OF_FREQUENCY_STEPS == 600
            TIM16_base_prescaler_divisors_index = (uint8_t)(how_many_128 + SLOWEST_SPEED_PRESCALER_DIVISORS_ARRAY_INDEX + 1);
        }
    return 1;
}
 8001970:	2001      	movs	r0, #1
 8001972:	4770      	bx	lr
            speed_control_subtracted = speed_control - (127-12);
 8001974:	3b73      	subs	r3, #115	@ 0x73
 8001976:	b29b      	uxth	r3, r3
            how_many_128 = (uint8_t)(speed_control_subtracted >> 7); //divide by 128, i.e. return how many 128s go into the speed_control
 8001978:	09da      	lsrs	r2, r3, #7
 800197a:	b2d2      	uxtb	r2, r2
            TIM16_raw_start_value = (uint8_t)(speed_control_subtracted - (uint16_t)(how_many_128 << 7)); //how_many_128*128, set TMR0
 800197c:	01d1      	lsls	r1, r2, #7
 800197e:	1a5b      	subs	r3, r3, r1
 8001980:	4904      	ldr	r1, [pc, #16]	@ (8001994 <Process_TIM16_Raw_Start_Value_and_Raw_Prescaler+0x48>)
 8001982:	b2db      	uxtb	r3, r3
 8001984:	800b      	strh	r3, [r1, #0]
            TIM16_base_prescaler_divisors_index = (uint8_t)(how_many_128 + SLOWEST_SPEED_PRESCALER_DIVISORS_ARRAY_INDEX + 1);
 8001986:	3202      	adds	r2, #2
 8001988:	4b03      	ldr	r3, [pc, #12]	@ (8001998 <Process_TIM16_Raw_Start_Value_and_Raw_Prescaler+0x4c>)
 800198a:	b2d2      	uxtb	r2, r2
 800198c:	701a      	strb	r2, [r3, #0]
 800198e:	e7ef      	b.n	8001970 <Process_TIM16_Raw_Start_Value_and_Raw_Prescaler+0x24>
 8001990:	20001052 	.word	0x20001052
 8001994:	20001042 	.word	0x20001042
 8001998:	20001040 	.word	0x20001040

0800199c <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust>:
    	TIM16_prescaler_divisors_final_index = TIM16_base_prescaler_divisors_index;
    }
    return 1;
}

uint8_t Process_TIM16_Final_Start_Value_and_Prescaler_Adjust(void){
 800199c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800199e:	b083      	sub	sp, #12

    #if SYMMETRY_ON_OR_OFF == ON

		volatile enum TIM16_final_start_value_Oscillation_Mode TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
		volatile enum Symmetry_Type symmetry_type_for_halfcycle = SHORTEN;
 80019a0:	466a      	mov	r2, sp
		volatile enum TIM16_final_start_value_Oscillation_Mode TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
 80019a2:	2300      	movs	r3, #0
		volatile enum Symmetry_Type symmetry_type_for_halfcycle = SHORTEN;
 80019a4:	1d51      	adds	r1, r2, #5

		volatile uint8_t pot_rotation_corrected = 0;
 80019a6:	1d94      	adds	r4, r2, #6
		volatile uint8_t symmetry_status = CW;

		if(current_symmetry < SYMMETRY_ADC_HALF_SCALE){ //adc = 0-127
 80019a8:	4db1      	ldr	r5, [pc, #708]	@ (8001c70 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x2d4>)
		volatile enum TIM16_final_start_value_Oscillation_Mode TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
 80019aa:	a801      	add	r0, sp, #4
		volatile uint8_t symmetry_status = CW;
 80019ac:	3207      	adds	r2, #7
		volatile enum TIM16_final_start_value_Oscillation_Mode TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
 80019ae:	7003      	strb	r3, [r0, #0]
		volatile enum Symmetry_Type symmetry_type_for_halfcycle = SHORTEN;
 80019b0:	700b      	strb	r3, [r1, #0]
		volatile uint8_t pot_rotation_corrected = 0;
 80019b2:	7023      	strb	r3, [r4, #0]
		volatile uint8_t symmetry_status = CW;
 80019b4:	7013      	strb	r3, [r2, #0]
		if(current_symmetry < SYMMETRY_ADC_HALF_SCALE){ //adc = 0-127
 80019b6:	682e      	ldr	r6, [r5, #0]
 80019b8:	2e7f      	cmp	r6, #127	@ 0x7f
 80019ba:	d900      	bls.n	80019be <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x22>
			symmetry_status = CW;
		}
		else{ //adc is 128-255
			symmetry_status = CCW;
 80019bc:	2301      	movs	r3, #1
 80019be:	7013      	strb	r3, [r2, #0]
		}

		if((current_waveshape == SINE_MODE) || (current_waveshape == TRIANGLE_MODE)){
 80019c0:	4bac      	ldr	r3, [pc, #688]	@ (8001c74 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x2d8>)
 80019c2:	781e      	ldrb	r6, [r3, #0]
 80019c4:	2e01      	cmp	r6, #1
 80019c6:	d043      	beq.n	8001a50 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0xb4>
 80019c8:	781e      	ldrb	r6, [r3, #0]
 80019ca:	2e00      	cmp	r6, #0
 80019cc:	d040      	beq.n	8001a50 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0xb4>

					symmetry_type_for_halfcycle = LENGTHEN;
				}
			}
		}
		else if(current_waveshape == SQUARE_MODE){
 80019ce:	781b      	ldrb	r3, [r3, #0]
 80019d0:	2b02      	cmp	r3, #2
 80019d2:	d100      	bne.n	80019d6 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x3a>
 80019d4:	e116      	b.n	8001c04 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x268>
					symmetry_type_for_halfcycle = LENGTHEN;
				}
			}
		}

		if(symmetry_status == CW){
 80019d6:	7813      	ldrb	r3, [r2, #0]
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d14a      	bne.n	8001a72 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0xd6>

			pot_rotation_corrected = SYMMETRY_ADC_HALF_SCALE - 1 - current_symmetry;
 80019dc:	237f      	movs	r3, #127	@ 0x7f
 80019de:	682a      	ldr	r2, [r5, #0]
 80019e0:	1a9b      	subs	r3, r3, r2
 80019e2:	b2db      	uxtb	r3, r3
 80019e4:	7023      	strb	r3, [r4, #0]

			pot_rotation_corrected = SYMMETRY_ADC_HALF_SCALE - 1 - (SYMMETRY_ADC_FULL_SCALE - current_symmetry);
		}

		//HAVE TO BE uin16_t FOR 1ST AND 3RD VARIABLES HERE BECAUSE A uint8_t IS LIMITED TO 255!
		uint16_t two_fifty_six_minus_TIM16_raw_start_value = 256 - TIM16_raw_start_value;
 80019e6:	2580      	movs	r5, #128	@ 0x80
 80019e8:	4ba3      	ldr	r3, [pc, #652]	@ (8001c78 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x2dc>)
 80019ea:	006d      	lsls	r5, r5, #1
 80019ec:	881b      	ldrh	r3, [r3, #0]

		uint16_t two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC = two_fifty_six_minus_TIM16_raw_start_value * pot_rotation_corrected;
 80019ee:	7822      	ldrb	r2, [r4, #0]
		uint16_t two_fifty_six_minus_TIM16_raw_start_value = 256 - TIM16_raw_start_value;
 80019f0:	1aeb      	subs	r3, r5, r3
 80019f2:	b29b      	uxth	r3, r3
		uint16_t two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC = two_fifty_six_minus_TIM16_raw_start_value * pot_rotation_corrected;
 80019f4:	435a      	muls	r2, r3
 80019f6:	b292      	uxth	r2, r2

		uint16_t two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC_and_shifted_by_ADC_bits = (uint16_t)(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC >> SYMMETRY_ADC_NUM_BITS);
 80019f8:	0a16      	lsrs	r6, r2, #8


		//HAVE TO BE uin16_t HERE BECAUSE A uint8_t IS LIMITED TO 255!
		uint16_t manipulated_period_shorten = two_fifty_six_minus_TIM16_raw_start_value - two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC_and_shifted_by_ADC_bits; //manipulated shorten will always be less than 256
 80019fa:	1b9c      	subs	r4, r3, r6

		uint16_t manipulated_period_lengthen = two_fifty_six_minus_TIM16_raw_start_value + two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC_and_shifted_by_ADC_bits; //manipulated lengthen can be greater than 256 up to 381
 80019fc:	199b      	adds	r3, r3, r6
 80019fe:	b29b      	uxth	r3, r3
		uint16_t manipulated_period_shorten = two_fifty_six_minus_TIM16_raw_start_value - two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC_and_shifted_by_ADC_bits; //manipulated shorten will always be less than 256
 8001a00:	b2a4      	uxth	r4, r4


		if((manipulated_period_lengthen < 256) || ((manipulated_period_lengthen == 256) && (unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) == 0))){
 8001a02:	2bff      	cmp	r3, #255	@ 0xff
 8001a04:	d952      	bls.n	8001aac <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x110>
 8001a06:	26ff      	movs	r6, #255	@ 0xff
 8001a08:	4016      	ands	r6, r2
 8001a0a:	42ab      	cmp	r3, r5
 8001a0c:	d100      	bne.n	8001a10 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x74>
 8001a0e:	e0e3      	b.n	8001bd8 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x23c>
			}
		}

		else if((manipulated_period_lengthen > 256) || ((manipulated_period_lengthen == 256) && (unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) > 0))){

			if(unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) == 128){
 8001a10:	2e80      	cmp	r6, #128	@ 0x80
 8001a12:	d100      	bne.n	8001a16 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x7a>
 8001a14:	e0bb      	b.n	8001b8e <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x1f2>
						TIM16_final_start_value_oscillation_mode = OSCILLATE_UPWARDS;
						TIM16_prescaler_adjust = MULTIPLY_BY_TWO;
					}
				}
			}
			else if(unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) == 0){
 8001a16:	2e00      	cmp	r6, #0
 8001a18:	d100      	bne.n	8001a1c <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x80>
 8001a1a:	e104      	b.n	8001c26 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x28a>
						TIM16_final_start_value_oscillation_mode = OSCILLATE_UPWARDS;
						TIM16_prescaler_adjust = MULTIPLY_BY_TWO;
					}
				}
			}
			else if(unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) < 128){
 8001a1c:	0612      	lsls	r2, r2, #24
 8001a1e:	d500      	bpl.n	8001a22 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x86>
 8001a20:	e17c      	b.n	8001d1c <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x380>

				manipulated_period_shorten = manipulated_period_shorten; //do nothing// //DONE
				//NO NEED TO CHECK IF MANIPULATED_PERIOD_SHORTEN ENDS IN 0.5 AS IN THIS SPECIFIC CONDITION, WE HAVE ELIMINATED THAT POSSIBILITY
				manipulated_period_lengthen = manipulated_period_lengthen; //do nothing //DONE

				if(unsigned_bitwise_modulo(manipulated_period_lengthen, 1) == 0){
 8001a22:	2201      	movs	r2, #1
 8001a24:	401a      	ands	r2, r3
					manipulated_period_lengthen = manipulated_period_lengthen >> 1; //DONE
 8001a26:	085b      	lsrs	r3, r3, #1
 8001a28:	2601      	movs	r6, #1
 8001a2a:	b29b      	uxth	r3, r3
				if(unsigned_bitwise_modulo(manipulated_period_lengthen, 1) == 0){
 8001a2c:	2a00      	cmp	r2, #0
 8001a2e:	d000      	beq.n	8001a32 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x96>
 8001a30:	e100      	b.n	8001c34 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x298>

					manipulated_period_lengthen = manipulated_period_lengthen >> 1; //DONE
					//DO NOT OSCILLATE BETWEEN VALUES //DONE
					//prescaler during lengthened halfperiod should be set to half //DONE

					if(symmetry_type_for_halfcycle == SHORTEN){
 8001a32:	780a      	ldrb	r2, [r1, #0]
 8001a34:	b2d5      	uxtb	r5, r2
 8001a36:	2a00      	cmp	r2, #0
 8001a38:	d100      	bne.n	8001a3c <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0xa0>
 8001a3a:	e106      	b.n	8001c4a <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x2ae>
						TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
						TIM16_prescaler_adjust = DO_NOTHING;
					}
					else if(symmetry_type_for_halfcycle == LENGTHEN){
 8001a3c:	780a      	ldrb	r2, [r1, #0]
 8001a3e:	b2d5      	uxtb	r5, r2
 8001a40:	2a01      	cmp	r2, #1
 8001a42:	d000      	beq.n	8001a46 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0xaa>
 8001a44:	e0dc      	b.n	8001c00 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x264>
						TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
 8001a46:	2200      	movs	r2, #0
 8001a48:	7002      	strb	r2, [r0, #0]
						TIM16_prescaler_adjust = MULTIPLY_BY_TWO;
 8001a4a:	4a8c      	ldr	r2, [pc, #560]	@ (8001c7c <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x2e0>)
 8001a4c:	7015      	strb	r5, [r2, #0]
 8001a4e:	e042      	b.n	8001ad6 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x13a>
			if((current_halfcycle == FIRST_HALFCYCLE && current_quadrant == FIRST_QUADRANT) || (current_halfcycle == SECOND_HALFCYCLE && current_quadrant == SECOND_QUADRANT)){
 8001a50:	4b8b      	ldr	r3, [pc, #556]	@ (8001c80 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x2e4>)
 8001a52:	781e      	ldrb	r6, [r3, #0]
 8001a54:	2e00      	cmp	r6, #0
 8001a56:	d111      	bne.n	8001a7c <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0xe0>
 8001a58:	4e8a      	ldr	r6, [pc, #552]	@ (8001c84 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x2e8>)
 8001a5a:	7836      	ldrb	r6, [r6, #0]
 8001a5c:	2e00      	cmp	r6, #0
 8001a5e:	d10d      	bne.n	8001a7c <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0xe0>
				if(symmetry_status == CW){
 8001a60:	7813      	ldrb	r3, [r2, #0]
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d000      	beq.n	8001a68 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0xcc>
 8001a66:	e08f      	b.n	8001b88 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x1ec>
					symmetry_type_for_halfcycle = LENGTHEN;
 8001a68:	2301      	movs	r3, #1
 8001a6a:	700b      	strb	r3, [r1, #0]
		if(symmetry_status == CW){
 8001a6c:	7813      	ldrb	r3, [r2, #0]
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d0b4      	beq.n	80019dc <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x40>
			pot_rotation_corrected = SYMMETRY_ADC_HALF_SCALE - 1 - (SYMMETRY_ADC_FULL_SCALE - current_symmetry);
 8001a72:	682b      	ldr	r3, [r5, #0]
 8001a74:	3b80      	subs	r3, #128	@ 0x80
 8001a76:	b2db      	uxtb	r3, r3
 8001a78:	7023      	strb	r3, [r4, #0]
 8001a7a:	e7b4      	b.n	80019e6 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x4a>
			if((current_halfcycle == FIRST_HALFCYCLE && current_quadrant == FIRST_QUADRANT) || (current_halfcycle == SECOND_HALFCYCLE && current_quadrant == SECOND_QUADRANT)){
 8001a7c:	781e      	ldrb	r6, [r3, #0]
 8001a7e:	2e01      	cmp	r6, #1
 8001a80:	d100      	bne.n	8001a84 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0xe8>
 8001a82:	e07b      	b.n	8001b7c <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x1e0>
			else if((current_halfcycle == FIRST_HALFCYCLE && current_quadrant == SECOND_QUADRANT) || (current_halfcycle == SECOND_HALFCYCLE && current_quadrant == FIRST_QUADRANT)){
 8001a84:	781e      	ldrb	r6, [r3, #0]
 8001a86:	2e00      	cmp	r6, #0
 8001a88:	d103      	bne.n	8001a92 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0xf6>
 8001a8a:	4e7e      	ldr	r6, [pc, #504]	@ (8001c84 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x2e8>)
 8001a8c:	7836      	ldrb	r6, [r6, #0]
 8001a8e:	2e01      	cmp	r6, #1
 8001a90:	d006      	beq.n	8001aa0 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x104>
 8001a92:	781b      	ldrb	r3, [r3, #0]
 8001a94:	2b01      	cmp	r3, #1
 8001a96:	d19e      	bne.n	80019d6 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x3a>
 8001a98:	4b7a      	ldr	r3, [pc, #488]	@ (8001c84 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x2e8>)
 8001a9a:	781b      	ldrb	r3, [r3, #0]
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d19a      	bne.n	80019d6 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x3a>
				if(symmetry_status == CW){
 8001aa0:	7813      	ldrb	r3, [r2, #0]
 8001aa2:	b2de      	uxtb	r6, r3
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d1df      	bne.n	8001a68 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0xcc>
					symmetry_type_for_halfcycle = SHORTEN;
 8001aa8:	700e      	strb	r6, [r1, #0]
 8001aaa:	e794      	b.n	80019d6 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x3a>
			if(unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) == 128){
 8001aac:	25ff      	movs	r5, #255	@ 0xff
 8001aae:	4015      	ands	r5, r2
 8001ab0:	2d80      	cmp	r5, #128	@ 0x80
 8001ab2:	d100      	bne.n	8001ab6 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x11a>
 8001ab4:	e08a      	b.n	8001bcc <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x230>
			else if(unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) == 0){
 8001ab6:	2d00      	cmp	r5, #0
 8001ab8:	d02d      	beq.n	8001b16 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x17a>
			else if(unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) < 128){
 8001aba:	2680      	movs	r6, #128	@ 0x80
 8001abc:	0037      	movs	r7, r6
 8001abe:	4017      	ands	r7, r2
 8001ac0:	4216      	tst	r6, r2
 8001ac2:	d122      	bne.n	8001b0a <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x16e>
				if(symmetry_type_for_halfcycle == SHORTEN){
 8001ac4:	780a      	ldrb	r2, [r1, #0]
 8001ac6:	b2d5      	uxtb	r5, r2
 8001ac8:	2a00      	cmp	r2, #0
 8001aca:	d000      	beq.n	8001ace <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x132>
 8001acc:	e0fe      	b.n	8001ccc <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x330>
					TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
 8001ace:	7005      	strb	r5, [r0, #0]
				TIM16_prescaler_adjust = DO_NOTHING;
 8001ad0:	2500      	movs	r5, #0
 8001ad2:	4a6a      	ldr	r2, [pc, #424]	@ (8001c7c <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x2e0>)
 8001ad4:	7015      	strb	r5, [r2, #0]
		}

	//DETERMINE THE TIM16_FINAL_START_VALUE FROM MANIPULATED_PERIOD_LENGTHEN/SHORTEN CALCULATED
	//NOTE INVERSE RELATIONSHIP BETWEEN TIM16_FINAL_START_VALUE AND MANIPULATED_PERIOD_LENGTHEN/SHORTEN BECAUSE 256-TIM16_FINAL_START_VALUE = MANIPULATED_PERIOD_LENGTHEN/SHORTEN
	//ODD VALUES OF CURRENT_INDEX WILL FEATURE THE ADJUSTED(OSCILLATED) VALUE
	if(symmetry_type_for_halfcycle == SHORTEN){
 8001ad6:	780d      	ldrb	r5, [r1, #0]
 8001ad8:	2d00      	cmp	r5, #0
 8001ada:	d126      	bne.n	8001b2a <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x18e>

		if(TIM16_final_start_value_oscillation_mode == DO_NOT_OSCILLATE){
 8001adc:	7803      	ldrb	r3, [r0, #0]
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d139      	bne.n	8001b56 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x1ba>

			TIM16_final_start_value = 256 - manipulated_period_shorten;
 8001ae2:	3301      	adds	r3, #1

				TIM16_final_start_value = 256 - manipulated_period_shorten;
			}
			else{ //if current index is odd

				TIM16_final_start_value = 256 - manipulated_period_shorten + 1;
 8001ae4:	33ff      	adds	r3, #255	@ 0xff
 8001ae6:	4968      	ldr	r1, [pc, #416]	@ (8001c88 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x2ec>)
 8001ae8:	1b1b      	subs	r3, r3, r4
 8001aea:	b29b      	uxth	r3, r3
 8001aec:	800b      	strh	r3, [r1, #0]
				TIM16_final_start_value = 256 - manipulated_period_lengthen + 1;
			}
		}
	}

	Adjust_TIM16_Prescaler(TIM16_prescaler_adjust);
 8001aee:	7813      	ldrb	r3, [r2, #0]
 8001af0:	b2da      	uxtb	r2, r3
    if(TIM16_prescaler_adjust_arg == MULTIPLY_BY_TWO){
 8001af2:	2b01      	cmp	r3, #1
 8001af4:	d028      	beq.n	8001b48 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x1ac>
    else if(TIM16_prescaler_adjust_arg == DO_NOTHING){
 8001af6:	2a00      	cmp	r2, #0
 8001af8:	d104      	bne.n	8001b04 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x168>
    	TIM16_prescaler_divisors_final_index = TIM16_base_prescaler_divisors_index;
 8001afa:	4b64      	ldr	r3, [pc, #400]	@ (8001c8c <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x2f0>)
 8001afc:	4a64      	ldr	r2, [pc, #400]	@ (8001c90 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x2f4>)
 8001afe:	781b      	ldrb	r3, [r3, #0]
 8001b00:	b2db      	uxtb	r3, r3
 8001b02:	7013      	strb	r3, [r2, #0]
        TIM16_prescaler_adjust = DO_NOTHING;
        Adjust_TIM16_Prescaler(TIM16_prescaler_adjust);
    #endif

    return 1;
}
 8001b04:	2001      	movs	r0, #1
 8001b06:	b003      	add	sp, #12
 8001b08:	bdf0      	pop	{r4, r5, r6, r7, pc}
			else if(unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) > 128){
 8001b0a:	2d80      	cmp	r5, #128	@ 0x80
 8001b0c:	d978      	bls.n	8001c00 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x264>
				manipulated_period_shorten = manipulated_period_shorten - 1; //DONE
 8001b0e:	3c01      	subs	r4, #1
				manipulated_period_lengthen = manipulated_period_lengthen + 1; //DONE
 8001b10:	3301      	adds	r3, #1
				manipulated_period_shorten = manipulated_period_shorten - 1; //DONE
 8001b12:	b2a4      	uxth	r4, r4
				manipulated_period_lengthen = manipulated_period_lengthen + 1; //DONE
 8001b14:	b29b      	uxth	r3, r3
				if(symmetry_type_for_halfcycle == SHORTEN){
 8001b16:	780a      	ldrb	r2, [r1, #0]
 8001b18:	b2d5      	uxtb	r5, r2
 8001b1a:	2a00      	cmp	r2, #0
 8001b1c:	d0d7      	beq.n	8001ace <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x132>
				else if(symmetry_type_for_halfcycle == LENGTHEN){
 8001b1e:	780a      	ldrb	r2, [r1, #0]
 8001b20:	2a01      	cmp	r2, #1
 8001b22:	d1d5      	bne.n	8001ad0 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x134>
					TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
 8001b24:	2200      	movs	r2, #0
 8001b26:	7002      	strb	r2, [r0, #0]
 8001b28:	e7d2      	b.n	8001ad0 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x134>
	else if(symmetry_type_for_halfcycle == LENGTHEN){
 8001b2a:	7809      	ldrb	r1, [r1, #0]
 8001b2c:	b2cc      	uxtb	r4, r1
 8001b2e:	2901      	cmp	r1, #1
 8001b30:	d1dd      	bne.n	8001aee <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x152>
		if(TIM16_final_start_value_oscillation_mode == DO_NOT_OSCILLATE){
 8001b32:	7801      	ldrb	r1, [r0, #0]
 8001b34:	2900      	cmp	r1, #0
 8001b36:	d000      	beq.n	8001b3a <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x19e>
 8001b38:	e08b      	b.n	8001c52 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x2b6>
			TIM16_final_start_value = 256 - manipulated_period_lengthen;
 8001b3a:	3101      	adds	r1, #1
				TIM16_final_start_value = 256 - manipulated_period_lengthen + 1;
 8001b3c:	31ff      	adds	r1, #255	@ 0xff
 8001b3e:	1acb      	subs	r3, r1, r3
 8001b40:	4951      	ldr	r1, [pc, #324]	@ (8001c88 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x2ec>)
 8001b42:	b29b      	uxth	r3, r3
 8001b44:	800b      	strh	r3, [r1, #0]
 8001b46:	e7d2      	b.n	8001aee <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x152>
    	TIM16_prescaler_divisors_final_index = TIM16_base_prescaler_divisors_index - 1;
 8001b48:	4b50      	ldr	r3, [pc, #320]	@ (8001c8c <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x2f0>)
 8001b4a:	4a51      	ldr	r2, [pc, #324]	@ (8001c90 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x2f4>)
 8001b4c:	781b      	ldrb	r3, [r3, #0]
 8001b4e:	3b01      	subs	r3, #1
 8001b50:	b2db      	uxtb	r3, r3
 8001b52:	7013      	strb	r3, [r2, #0]
 8001b54:	e7d6      	b.n	8001b04 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x168>
		else if(TIM16_final_start_value_oscillation_mode == OSCILLATE_UPWARDS){
 8001b56:	7803      	ldrb	r3, [r0, #0]
 8001b58:	b2d9      	uxtb	r1, r3
 8001b5a:	2b01      	cmp	r3, #1
 8001b5c:	d02c      	beq.n	8001bb8 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x21c>
		else if(TIM16_final_start_value_oscillation_mode == OSCILLATE_DOWNWARDS){
 8001b5e:	7803      	ldrb	r3, [r0, #0]
 8001b60:	2b02      	cmp	r3, #2
 8001b62:	d1c4      	bne.n	8001aee <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x152>
			if(unsigned_bitwise_modulo(current_index, 1) == 0){ //if current index is even
 8001b64:	4b4b      	ldr	r3, [pc, #300]	@ (8001c94 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x2f8>)
 8001b66:	881b      	ldrh	r3, [r3, #0]
 8001b68:	07db      	lsls	r3, r3, #31
 8001b6a:	d500      	bpl.n	8001b6e <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x1d2>
 8001b6c:	e0c1      	b.n	8001cf2 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x356>
				TIM16_final_start_value = 256 - manipulated_period_shorten;
 8001b6e:	2380      	movs	r3, #128	@ 0x80
 8001b70:	005b      	lsls	r3, r3, #1
 8001b72:	4945      	ldr	r1, [pc, #276]	@ (8001c88 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x2ec>)
 8001b74:	1b1b      	subs	r3, r3, r4
 8001b76:	b29b      	uxth	r3, r3
 8001b78:	800b      	strh	r3, [r1, #0]
 8001b7a:	e7b8      	b.n	8001aee <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x152>
			if((current_halfcycle == FIRST_HALFCYCLE && current_quadrant == FIRST_QUADRANT) || (current_halfcycle == SECOND_HALFCYCLE && current_quadrant == SECOND_QUADRANT)){
 8001b7c:	4e41      	ldr	r6, [pc, #260]	@ (8001c84 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x2e8>)
 8001b7e:	7836      	ldrb	r6, [r6, #0]
 8001b80:	2e01      	cmp	r6, #1
 8001b82:	d000      	beq.n	8001b86 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x1ea>
 8001b84:	e77e      	b.n	8001a84 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0xe8>
 8001b86:	e76b      	b.n	8001a60 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0xc4>
					symmetry_type_for_halfcycle = SHORTEN;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	700b      	strb	r3, [r1, #0]
 8001b8c:	e723      	b.n	80019d6 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x3a>
				if(unsigned_bitwise_modulo(manipulated_period_lengthen, 1) == 0){
 8001b8e:	2201      	movs	r2, #1
 8001b90:	0017      	movs	r7, r2
				manipulated_period_lengthen = manipulated_period_lengthen + 1; //DONE
 8001b92:	3301      	adds	r3, #1
 8001b94:	b29b      	uxth	r3, r3
				manipulated_period_shorten = manipulated_period_shorten - 1; //DONE
 8001b96:	3c01      	subs	r4, #1
 8001b98:	b2a4      	uxth	r4, r4
					manipulated_period_lengthen = manipulated_period_lengthen >> 1; //DONE
 8001b9a:	085e      	lsrs	r6, r3, #1
				if(unsigned_bitwise_modulo(manipulated_period_lengthen, 1) == 0){
 8001b9c:	401f      	ands	r7, r3
 8001b9e:	421a      	tst	r2, r3
 8001ba0:	d000      	beq.n	8001ba4 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x208>
 8001ba2:	e07b      	b.n	8001c9c <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x300>
					if(symmetry_type_for_halfcycle == SHORTEN){
 8001ba4:	780b      	ldrb	r3, [r1, #0]
 8001ba6:	b2dd      	uxtb	r5, r3
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d000      	beq.n	8001bae <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x212>
 8001bac:	e094      	b.n	8001cd8 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x33c>
						TIM16_prescaler_adjust = MULTIPLY_BY_TWO;
 8001bae:	4a33      	ldr	r2, [pc, #204]	@ (8001c7c <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x2e0>)
						TIM16_final_start_value_oscillation_mode = OSCILLATE_UPWARDS;
 8001bb0:	7005      	strb	r5, [r0, #0]
					manipulated_period_lengthen = manipulated_period_lengthen >> 1; //DONE
 8001bb2:	0033      	movs	r3, r6
						TIM16_prescaler_adjust = MULTIPLY_BY_TWO;
 8001bb4:	7015      	strb	r5, [r2, #0]
 8001bb6:	e78e      	b.n	8001ad6 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x13a>
			if(unsigned_bitwise_modulo(current_index, 1) == 0){ //if current index is even
 8001bb8:	4b36      	ldr	r3, [pc, #216]	@ (8001c94 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x2f8>)
 8001bba:	881b      	ldrh	r3, [r3, #0]
 8001bbc:	4219      	tst	r1, r3
 8001bbe:	d0d6      	beq.n	8001b6e <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x1d2>
				TIM16_final_start_value = 256 - manipulated_period_shorten - 1;
 8001bc0:	23ff      	movs	r3, #255	@ 0xff
 8001bc2:	4931      	ldr	r1, [pc, #196]	@ (8001c88 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x2ec>)
 8001bc4:	1b1b      	subs	r3, r3, r4
 8001bc6:	b29b      	uxth	r3, r3
 8001bc8:	800b      	strh	r3, [r1, #0]
 8001bca:	e790      	b.n	8001aee <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x152>
				if(symmetry_type_for_halfcycle == SHORTEN){
 8001bcc:	780a      	ldrb	r2, [r1, #0]
 8001bce:	2a00      	cmp	r2, #0
 8001bd0:	d123      	bne.n	8001c1a <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x27e>
					TIM16_final_start_value_oscillation_mode = OSCILLATE_DOWNWARDS;
 8001bd2:	3202      	adds	r2, #2
 8001bd4:	7002      	strb	r2, [r0, #0]
 8001bd6:	e77b      	b.n	8001ad0 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x134>
		if((manipulated_period_lengthen < 256) || ((manipulated_period_lengthen == 256) && (unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) == 0))){
 8001bd8:	2e00      	cmp	r6, #0
 8001bda:	d09c      	beq.n	8001b16 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x17a>
			if(unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) == 128){
 8001bdc:	2e80      	cmp	r6, #128	@ 0x80
 8001bde:	d05b      	beq.n	8001c98 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x2fc>
			else if(unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) < 128){
 8001be0:	0612      	lsls	r2, r2, #24
 8001be2:	d400      	bmi.n	8001be6 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x24a>
 8001be4:	e091      	b.n	8001d0a <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x36e>
			else if(unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) > 128){
 8001be6:	2e80      	cmp	r6, #128	@ 0x80
 8001be8:	d90a      	bls.n	8001c00 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x264>
					manipulated_period_lengthen = manipulated_period_lengthen >> 1; //DONE
 8001bea:	2380      	movs	r3, #128	@ 0x80
				manipulated_period_shorten = manipulated_period_shorten - 1; //DONE
 8001bec:	3c01      	subs	r4, #1
 8001bee:	b2a4      	uxth	r4, r4
					if(symmetry_type_for_halfcycle == SHORTEN){
 8001bf0:	780a      	ldrb	r2, [r1, #0]
 8001bf2:	b2d5      	uxtb	r5, r2
 8001bf4:	2a00      	cmp	r2, #0
 8001bf6:	d028      	beq.n	8001c4a <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x2ae>
					else if(symmetry_type_for_halfcycle == LENGTHEN){
 8001bf8:	780a      	ldrb	r2, [r1, #0]
 8001bfa:	b2d5      	uxtb	r5, r2
 8001bfc:	2a01      	cmp	r2, #1
 8001bfe:	d024      	beq.n	8001c4a <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x2ae>
 8001c00:	4a1e      	ldr	r2, [pc, #120]	@ (8001c7c <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x2e0>)
 8001c02:	e768      	b.n	8001ad6 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x13a>
			if(current_halfcycle == FIRST_HALFCYCLE){
 8001c04:	4b1e      	ldr	r3, [pc, #120]	@ (8001c80 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x2e4>)
 8001c06:	781b      	ldrb	r3, [r3, #0]
 8001c08:	b2de      	uxtb	r6, r3
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d000      	beq.n	8001c10 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x274>
 8001c0e:	e747      	b.n	8001aa0 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x104>
				if(symmetry_status == CW){
 8001c10:	7813      	ldrb	r3, [r2, #0]
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d000      	beq.n	8001c18 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x27c>
 8001c16:	e747      	b.n	8001aa8 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x10c>
 8001c18:	e726      	b.n	8001a68 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0xcc>
				else if(symmetry_type_for_halfcycle == LENGTHEN){
 8001c1a:	780a      	ldrb	r2, [r1, #0]
 8001c1c:	b2d5      	uxtb	r5, r2
 8001c1e:	2a01      	cmp	r2, #1
 8001c20:	d000      	beq.n	8001c24 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x288>
 8001c22:	e755      	b.n	8001ad0 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x134>
 8001c24:	e753      	b.n	8001ace <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x132>
				if(unsigned_bitwise_modulo(manipulated_period_lengthen, 1) == 0){
 8001c26:	2201      	movs	r2, #1
 8001c28:	401a      	ands	r2, r3
					manipulated_period_lengthen = manipulated_period_lengthen >> 1; //DONE
 8001c2a:	085b      	lsrs	r3, r3, #1
 8001c2c:	2601      	movs	r6, #1
 8001c2e:	b29b      	uxth	r3, r3
				if(unsigned_bitwise_modulo(manipulated_period_lengthen, 1) == 0){
 8001c30:	2a00      	cmp	r2, #0
 8001c32:	d040      	beq.n	8001cb6 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x31a>
					if(symmetry_type_for_halfcycle == SHORTEN){
 8001c34:	780a      	ldrb	r2, [r1, #0]
 8001c36:	b2d5      	uxtb	r5, r2
 8001c38:	2a00      	cmp	r2, #0
 8001c3a:	d006      	beq.n	8001c4a <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x2ae>
					else if(symmetry_type_for_halfcycle == LENGTHEN){
 8001c3c:	780a      	ldrb	r2, [r1, #0]
 8001c3e:	2a01      	cmp	r2, #1
 8001c40:	d1de      	bne.n	8001c00 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x264>
						TIM16_prescaler_adjust = MULTIPLY_BY_TWO;
 8001c42:	4a0e      	ldr	r2, [pc, #56]	@ (8001c7c <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x2e0>)
						TIM16_final_start_value_oscillation_mode = OSCILLATE_UPWARDS;
 8001c44:	7006      	strb	r6, [r0, #0]
						TIM16_prescaler_adjust = MULTIPLY_BY_TWO;
 8001c46:	7016      	strb	r6, [r2, #0]
 8001c48:	e745      	b.n	8001ad6 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x13a>
						TIM16_prescaler_adjust = MULTIPLY_BY_TWO;
 8001c4a:	4a0c      	ldr	r2, [pc, #48]	@ (8001c7c <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x2e0>)
						TIM16_final_start_value_oscillation_mode = OSCILLATE_UPWARDS;
 8001c4c:	7005      	strb	r5, [r0, #0]
						TIM16_prescaler_adjust = MULTIPLY_BY_TWO;
 8001c4e:	7015      	strb	r5, [r2, #0]
 8001c50:	e741      	b.n	8001ad6 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x13a>
		else if(TIM16_final_start_value_oscillation_mode == OSCILLATE_UPWARDS){
 8001c52:	7801      	ldrb	r1, [r0, #0]
 8001c54:	b2cd      	uxtb	r5, r1
 8001c56:	2901      	cmp	r1, #1
 8001c58:	d04d      	beq.n	8001cf6 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x35a>
		else if(TIM16_final_start_value_oscillation_mode == OSCILLATE_DOWNWARDS){
 8001c5a:	7801      	ldrb	r1, [r0, #0]
 8001c5c:	2902      	cmp	r1, #2
 8001c5e:	d000      	beq.n	8001c62 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x2c6>
 8001c60:	e745      	b.n	8001aee <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x152>
			if(unsigned_bitwise_modulo(current_index, 1) == 0){ //if current index is even
 8001c62:	490c      	ldr	r1, [pc, #48]	@ (8001c94 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x2f8>)
 8001c64:	8809      	ldrh	r1, [r1, #0]
 8001c66:	420c      	tst	r4, r1
 8001c68:	d051      	beq.n	8001d0e <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x372>
				TIM16_final_start_value = 256 - manipulated_period_lengthen + 1;
 8001c6a:	2102      	movs	r1, #2
 8001c6c:	e766      	b.n	8001b3c <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x1a0>
 8001c6e:	46c0      	nop			@ (mov r8, r8)
 8001c70:	2000104c 	.word	0x2000104c
 8001c74:	20001054 	.word	0x20001054
 8001c78:	20001042 	.word	0x20001042
 8001c7c:	20001044 	.word	0x20001044
 8001c80:	20001049 	.word	0x20001049
 8001c84:	20001048 	.word	0x20001048
 8001c88:	20001046 	.word	0x20001046
 8001c8c:	20001040 	.word	0x20001040
 8001c90:	2000103d 	.word	0x2000103d
 8001c94:	2000104a 	.word	0x2000104a
				manipulated_period_shorten = manipulated_period_shorten - 1; //DONE
 8001c98:	3c01      	subs	r4, #1
 8001c9a:	b2a4      	uxth	r4, r4
					if(symmetry_type_for_halfcycle == SHORTEN){
 8001c9c:	780b      	ldrb	r3, [r1, #0]
 8001c9e:	b2dd      	uxtb	r5, r3
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d100      	bne.n	8001ca6 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x30a>
 8001ca4:	e783      	b.n	8001bae <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x212>
					else if(symmetry_type_for_halfcycle == LENGTHEN){
 8001ca6:	780b      	ldrb	r3, [r1, #0]
 8001ca8:	b2dd      	uxtb	r5, r3
 8001caa:	2b01      	cmp	r3, #1
 8001cac:	d100      	bne.n	8001cb0 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x314>
 8001cae:	e77e      	b.n	8001bae <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x212>
					manipulated_period_lengthen = manipulated_period_lengthen >> 1; //DONE
 8001cb0:	0033      	movs	r3, r6
 8001cb2:	4a28      	ldr	r2, [pc, #160]	@ (8001d54 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x3b8>)
 8001cb4:	e70f      	b.n	8001ad6 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x13a>
					if(symmetry_type_for_halfcycle == SHORTEN){
 8001cb6:	780d      	ldrb	r5, [r1, #0]
 8001cb8:	b2ef      	uxtb	r7, r5
 8001cba:	2d00      	cmp	r5, #0
 8001cbc:	d015      	beq.n	8001cea <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x34e>
					else if(symmetry_type_for_halfcycle == LENGTHEN){
 8001cbe:	780d      	ldrb	r5, [r1, #0]
 8001cc0:	2d01      	cmp	r5, #1
 8001cc2:	d19d      	bne.n	8001c00 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x264>
						TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
 8001cc4:	7002      	strb	r2, [r0, #0]
						TIM16_prescaler_adjust = MULTIPLY_BY_TWO;
 8001cc6:	4a23      	ldr	r2, [pc, #140]	@ (8001d54 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x3b8>)
 8001cc8:	7016      	strb	r6, [r2, #0]
 8001cca:	e704      	b.n	8001ad6 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x13a>
				else if(symmetry_type_for_halfcycle == LENGTHEN){
 8001ccc:	780a      	ldrb	r2, [r1, #0]
 8001cce:	2a01      	cmp	r2, #1
 8001cd0:	d000      	beq.n	8001cd4 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x338>
 8001cd2:	e6fd      	b.n	8001ad0 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x134>
					TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
 8001cd4:	7007      	strb	r7, [r0, #0]
				TIM16_prescaler_adjust = DO_NOTHING;
 8001cd6:	e6fb      	b.n	8001ad0 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x134>
					else if(symmetry_type_for_halfcycle == LENGTHEN){
 8001cd8:	780b      	ldrb	r3, [r1, #0]
 8001cda:	2b01      	cmp	r3, #1
 8001cdc:	d1e8      	bne.n	8001cb0 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x314>
						TIM16_prescaler_adjust = MULTIPLY_BY_TWO;
 8001cde:	2301      	movs	r3, #1
 8001ce0:	4a1c      	ldr	r2, [pc, #112]	@ (8001d54 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x3b8>)
						TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
 8001ce2:	7007      	strb	r7, [r0, #0]
						TIM16_prescaler_adjust = MULTIPLY_BY_TWO;
 8001ce4:	7013      	strb	r3, [r2, #0]
					manipulated_period_lengthen = manipulated_period_lengthen >> 1; //DONE
 8001ce6:	0033      	movs	r3, r6
 8001ce8:	e6f5      	b.n	8001ad6 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x13a>
						TIM16_prescaler_adjust = DO_NOTHING;
 8001cea:	4a1a      	ldr	r2, [pc, #104]	@ (8001d54 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x3b8>)
						TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
 8001cec:	7007      	strb	r7, [r0, #0]
						TIM16_prescaler_adjust = DO_NOTHING;
 8001cee:	7017      	strb	r7, [r2, #0]
 8001cf0:	e6f1      	b.n	8001ad6 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x13a>
				TIM16_final_start_value = 256 - manipulated_period_shorten + 1;
 8001cf2:	2302      	movs	r3, #2
 8001cf4:	e6f6      	b.n	8001ae4 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x148>
			if(unsigned_bitwise_modulo(current_index, 1) == 0){ //if current index is even
 8001cf6:	4918      	ldr	r1, [pc, #96]	@ (8001d58 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x3bc>)
 8001cf8:	8809      	ldrh	r1, [r1, #0]
 8001cfa:	420d      	tst	r5, r1
 8001cfc:	d007      	beq.n	8001d0e <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x372>
				TIM16_final_start_value = 256 - manipulated_period_lengthen - 1;
 8001cfe:	21ff      	movs	r1, #255	@ 0xff
 8001d00:	1acb      	subs	r3, r1, r3
 8001d02:	4916      	ldr	r1, [pc, #88]	@ (8001d5c <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x3c0>)
 8001d04:	b29b      	uxth	r3, r3
 8001d06:	800b      	strh	r3, [r1, #0]
 8001d08:	e6f1      	b.n	8001aee <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x152>
					manipulated_period_lengthen = manipulated_period_lengthen >> 1; //DONE
 8001d0a:	2380      	movs	r3, #128	@ 0x80
 8001d0c:	e691      	b.n	8001a32 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x96>
				TIM16_final_start_value = 256 - manipulated_period_lengthen;
 8001d0e:	2180      	movs	r1, #128	@ 0x80
 8001d10:	0049      	lsls	r1, r1, #1
 8001d12:	1acb      	subs	r3, r1, r3
 8001d14:	4911      	ldr	r1, [pc, #68]	@ (8001d5c <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x3c0>)
 8001d16:	b29b      	uxth	r3, r3
 8001d18:	800b      	strh	r3, [r1, #0]
 8001d1a:	e6e8      	b.n	8001aee <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x152>
			else if(unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) > 128){
 8001d1c:	2e80      	cmp	r6, #128	@ 0x80
 8001d1e:	d800      	bhi.n	8001d22 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x386>
 8001d20:	e76e      	b.n	8001c00 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x264>
				manipulated_period_lengthen = manipulated_period_lengthen + 1; //DONE
 8001d22:	1c5a      	adds	r2, r3, #1
 8001d24:	b292      	uxth	r2, r2
				if(unsigned_bitwise_modulo(manipulated_period_lengthen, 1) == 0){
 8001d26:	2501      	movs	r5, #1
 8001d28:	0016      	movs	r6, r2
				manipulated_period_shorten = manipulated_period_shorten - 1; //DONE
 8001d2a:	3c01      	subs	r4, #1
 8001d2c:	b2a4      	uxth	r4, r4
					manipulated_period_lengthen = manipulated_period_lengthen >> 1; //DONE
 8001d2e:	0853      	lsrs	r3, r2, #1
				if(unsigned_bitwise_modulo(manipulated_period_lengthen, 1) == 0){
 8001d30:	402e      	ands	r6, r5
 8001d32:	422a      	tst	r2, r5
 8001d34:	d000      	beq.n	8001d38 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x39c>
 8001d36:	e75b      	b.n	8001bf0 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x254>
					if(symmetry_type_for_halfcycle == SHORTEN){
 8001d38:	780a      	ldrb	r2, [r1, #0]
 8001d3a:	b2d5      	uxtb	r5, r2
 8001d3c:	2a00      	cmp	r2, #0
 8001d3e:	d100      	bne.n	8001d42 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x3a6>
 8001d40:	e783      	b.n	8001c4a <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x2ae>
					else if(symmetry_type_for_halfcycle == LENGTHEN){
 8001d42:	780a      	ldrb	r2, [r1, #0]
 8001d44:	b2d5      	uxtb	r5, r2
 8001d46:	2a01      	cmp	r2, #1
 8001d48:	d000      	beq.n	8001d4c <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x3b0>
 8001d4a:	e759      	b.n	8001c00 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x264>
						TIM16_prescaler_adjust = MULTIPLY_BY_TWO;
 8001d4c:	4a01      	ldr	r2, [pc, #4]	@ (8001d54 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x3b8>)
						TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
 8001d4e:	7006      	strb	r6, [r0, #0]
						TIM16_prescaler_adjust = MULTIPLY_BY_TWO;
 8001d50:	7015      	strb	r5, [r2, #0]
 8001d52:	e6c0      	b.n	8001ad6 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x13a>
 8001d54:	20001044 	.word	0x20001044
 8001d58:	2000104a 	.word	0x2000104a
 8001d5c:	20001046 	.word	0x20001046

08001d60 <unsigned_bitwise_modulo>:

uint32_t unsigned_bitwise_modulo(uint32_t dividend, uint8_t base_2_exponent){

    return dividend & ((1 << base_2_exponent) - 1);
 8001d60:	2301      	movs	r3, #1
 8001d62:	408b      	lsls	r3, r1
 8001d64:	3b01      	subs	r3, #1
 8001d66:	4018      	ands	r0, r3
}
 8001d68:	4770      	bx	lr
 8001d6a:	46c0      	nop			@ (mov r8, r8)

08001d6c <SystemInit>:
{
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d6c:	4770      	bx	lr
 8001d6e:	46c0      	nop			@ (mov r8, r8)

08001d70 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001d70:	480d      	ldr	r0, [pc, #52]	@ (8001da8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001d72:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001d74:	f7ff fffa 	bl	8001d6c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001d78:	480c      	ldr	r0, [pc, #48]	@ (8001dac <LoopForever+0x6>)
  ldr r1, =_edata
 8001d7a:	490d      	ldr	r1, [pc, #52]	@ (8001db0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001d7c:	4a0d      	ldr	r2, [pc, #52]	@ (8001db4 <LoopForever+0xe>)
  movs r3, #0
 8001d7e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d80:	e002      	b.n	8001d88 <LoopCopyDataInit>

08001d82 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d82:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d84:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d86:	3304      	adds	r3, #4

08001d88 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d88:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d8a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d8c:	d3f9      	bcc.n	8001d82 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d8e:	4a0a      	ldr	r2, [pc, #40]	@ (8001db8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001d90:	4c0a      	ldr	r4, [pc, #40]	@ (8001dbc <LoopForever+0x16>)
  movs r3, #0
 8001d92:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d94:	e001      	b.n	8001d9a <LoopFillZerobss>

08001d96 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d96:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d98:	3204      	adds	r2, #4

08001d9a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d9a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d9c:	d3fb      	bcc.n	8001d96 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001d9e:	f003 fa85 	bl	80052ac <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8001da2:	f7ff fbc7 	bl	8001534 <main>

08001da6 <LoopForever>:

LoopForever:
  b LoopForever
 8001da6:	e7fe      	b.n	8001da6 <LoopForever>
  ldr   r0, =_estack
 8001da8:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8001dac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001db0:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001db4:	08005da8 	.word	0x08005da8
  ldr r2, =_sbss
 8001db8:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001dbc:	2000105c 	.word	0x2000105c

08001dc0 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001dc0:	e7fe      	b.n	8001dc0 <ADC1_IRQHandler>
	...

08001dc4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001dc4:	b570      	push	{r4, r5, r6, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8001dc6:	4b0f      	ldr	r3, [pc, #60]	@ (8001e04 <HAL_InitTick+0x40>)
{
 8001dc8:	0004      	movs	r4, r0
  if ((uint32_t)uwTickFreq != 0U)
 8001dca:	7819      	ldrb	r1, [r3, #0]
 8001dcc:	2900      	cmp	r1, #0
 8001dce:	d101      	bne.n	8001dd4 <HAL_InitTick+0x10>
        status = HAL_ERROR;
      }
    }
    else
    {
      status = HAL_ERROR;
 8001dd0:	2001      	movs	r0, #1
    status = HAL_ERROR;
  }

  /* Return function status */
  return status;
}
 8001dd2:	bd70      	pop	{r4, r5, r6, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8001dd4:	20fa      	movs	r0, #250	@ 0xfa
 8001dd6:	0080      	lsls	r0, r0, #2
 8001dd8:	f7fe f994 	bl	8000104 <__udivsi3>
 8001ddc:	4d0a      	ldr	r5, [pc, #40]	@ (8001e08 <HAL_InitTick+0x44>)
 8001dde:	0001      	movs	r1, r0
 8001de0:	6828      	ldr	r0, [r5, #0]
 8001de2:	f7fe f98f 	bl	8000104 <__udivsi3>
 8001de6:	f000 fd11 	bl	800280c <HAL_SYSTICK_Config>
 8001dea:	2800      	cmp	r0, #0
 8001dec:	d1f0      	bne.n	8001dd0 <HAL_InitTick+0xc>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001dee:	2c03      	cmp	r4, #3
 8001df0:	d8ee      	bhi.n	8001dd0 <HAL_InitTick+0xc>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001df2:	3801      	subs	r0, #1
 8001df4:	2200      	movs	r2, #0
 8001df6:	0021      	movs	r1, r4
 8001df8:	f000 fcd2 	bl	80027a0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001dfc:	4b03      	ldr	r3, [pc, #12]	@ (8001e0c <HAL_InitTick+0x48>)
 8001dfe:	2000      	movs	r0, #0
 8001e00:	601c      	str	r4, [r3, #0]
  return status;
 8001e02:	e7e6      	b.n	8001dd2 <HAL_InitTick+0xe>
 8001e04:	20000004 	.word	0x20000004
 8001e08:	20000000 	.word	0x20000000
 8001e0c:	20000008 	.word	0x20000008

08001e10 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e10:	2380      	movs	r3, #128	@ 0x80
 8001e12:	4a08      	ldr	r2, [pc, #32]	@ (8001e34 <HAL_Init+0x24>)
 8001e14:	005b      	lsls	r3, r3, #1
 8001e16:	6811      	ldr	r1, [r2, #0]
{
 8001e18:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e1a:	430b      	orrs	r3, r1
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001e1c:	2000      	movs	r0, #0
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e1e:	6013      	str	r3, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001e20:	f7ff ffd0 	bl	8001dc4 <HAL_InitTick>
 8001e24:	1e04      	subs	r4, r0, #0
 8001e26:	d002      	beq.n	8001e2e <HAL_Init+0x1e>
    status = HAL_ERROR;
 8001e28:	2401      	movs	r4, #1
}
 8001e2a:	0020      	movs	r0, r4
 8001e2c:	bd10      	pop	{r4, pc}
  HAL_MspInit();
 8001e2e:	f7ff fbaf 	bl	8001590 <HAL_MspInit>
 8001e32:	e7fa      	b.n	8001e2a <HAL_Init+0x1a>
 8001e34:	40022000 	.word	0x40022000

08001e38 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8001e38:	4a03      	ldr	r2, [pc, #12]	@ (8001e48 <HAL_IncTick+0x10>)
 8001e3a:	4b04      	ldr	r3, [pc, #16]	@ (8001e4c <HAL_IncTick+0x14>)
 8001e3c:	6811      	ldr	r1, [r2, #0]
 8001e3e:	781b      	ldrb	r3, [r3, #0]
 8001e40:	185b      	adds	r3, r3, r1
 8001e42:	6013      	str	r3, [r2, #0]
}
 8001e44:	4770      	bx	lr
 8001e46:	46c0      	nop			@ (mov r8, r8)
 8001e48:	20001058 	.word	0x20001058
 8001e4c:	20000004 	.word	0x20000004

08001e50 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001e50:	4b01      	ldr	r3, [pc, #4]	@ (8001e58 <HAL_GetTick+0x8>)
 8001e52:	6818      	ldr	r0, [r3, #0]
}
 8001e54:	4770      	bx	lr
 8001e56:	46c0      	nop			@ (mov r8, r8)
 8001e58:	20001058 	.word	0x20001058

08001e5c <ADC_DMAConvCplt>:
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8001e5c:	2150      	movs	r1, #80	@ 0x50
{
 8001e5e:	0003      	movs	r3, r0
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001e60:	6a80      	ldr	r0, [r0, #40]	@ 0x28
{
 8001e62:	b510      	push	{r4, lr}
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8001e64:	6d82      	ldr	r2, [r0, #88]	@ 0x58
 8001e66:	4211      	tst	r1, r2
 8001e68:	d10d      	bne.n	8001e86 <ADC_DMAConvCplt+0x2a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001e6a:	2380      	movs	r3, #128	@ 0x80
 8001e6c:	6d82      	ldr	r2, [r0, #88]	@ 0x58
 8001e6e:	009b      	lsls	r3, r3, #2
 8001e70:	4313      	orrs	r3, r2
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8001e72:	22c0      	movs	r2, #192	@ 0xc0
 8001e74:	6583      	str	r3, [r0, #88]	@ 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001e76:	6803      	ldr	r3, [r0, #0]
 8001e78:	0112      	lsls	r2, r2, #4
 8001e7a:	68d9      	ldr	r1, [r3, #12]
 8001e7c:	4211      	tst	r1, r2
 8001e7e:	d00d      	beq.n	8001e9c <ADC_DMAConvCplt+0x40>
      }
    }

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
 8001e80:	6e43      	ldr	r3, [r0, #100]	@ 0x64
 8001e82:	4798      	blx	r3
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8001e84:	bd10      	pop	{r4, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001e86:	6d82      	ldr	r2, [r0, #88]	@ 0x58
 8001e88:	06d2      	lsls	r2, r2, #27
 8001e8a:	d502      	bpl.n	8001e92 <ADC_DMAConvCplt+0x36>
      hadc->ErrorCallback(hadc);
 8001e8c:	6f03      	ldr	r3, [r0, #112]	@ 0x70
 8001e8e:	4798      	blx	r3
 8001e90:	e7f8      	b.n	8001e84 <ADC_DMAConvCplt+0x28>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001e92:	6d02      	ldr	r2, [r0, #80]	@ 0x50
 8001e94:	0018      	movs	r0, r3
 8001e96:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001e98:	4790      	blx	r2
}
 8001e9a:	e7f3      	b.n	8001e84 <ADC_DMAConvCplt+0x28>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 8001e9c:	7e82      	ldrb	r2, [r0, #26]
 8001e9e:	2a00      	cmp	r2, #0
 8001ea0:	d1ee      	bne.n	8001e80 <ADC_DMAConvCplt+0x24>
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001ea2:	681a      	ldr	r2, [r3, #0]
 8001ea4:	0712      	lsls	r2, r2, #28
 8001ea6:	d5eb      	bpl.n	8001e80 <ADC_DMAConvCplt+0x24>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001ea8:	689a      	ldr	r2, [r3, #8]
 8001eaa:	0752      	lsls	r2, r2, #29
 8001eac:	d508      	bpl.n	8001ec0 <ADC_DMAConvCplt+0x64>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001eae:	2220      	movs	r2, #32
 8001eb0:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 8001eb2:	4313      	orrs	r3, r2
 8001eb4:	6583      	str	r3, [r0, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001eb6:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
 8001eb8:	3a1f      	subs	r2, #31
 8001eba:	4313      	orrs	r3, r2
 8001ebc:	65c3      	str	r3, [r0, #92]	@ 0x5c
 8001ebe:	e7df      	b.n	8001e80 <ADC_DMAConvCplt+0x24>
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001ec0:	210c      	movs	r1, #12
 8001ec2:	685a      	ldr	r2, [r3, #4]
 8001ec4:	438a      	bics	r2, r1
 8001ec6:	605a      	str	r2, [r3, #4]
          ADC_STATE_CLR_SET(hadc->State,
 8001ec8:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 8001eca:	4a03      	ldr	r2, [pc, #12]	@ (8001ed8 <ADC_DMAConvCplt+0x7c>)
 8001ecc:	4013      	ands	r3, r2
 8001ece:	3204      	adds	r2, #4
 8001ed0:	32ff      	adds	r2, #255	@ 0xff
 8001ed2:	4313      	orrs	r3, r2
 8001ed4:	6583      	str	r3, [r0, #88]	@ 0x58
 8001ed6:	e7d3      	b.n	8001e80 <ADC_DMAConvCplt+0x24>
 8001ed8:	fffffefe 	.word	0xfffffefe

08001edc <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8001edc:	b510      	push	{r4, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001ede:	6a80      	ldr	r0, [r0, #40]	@ 0x28

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
 8001ee0:	6e83      	ldr	r3, [r0, #104]	@ 0x68
 8001ee2:	4798      	blx	r3
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001ee4:	bd10      	pop	{r4, pc}
 8001ee6:	46c0      	nop			@ (mov r8, r8)

08001ee8 <ADC_DMAError>:
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001ee8:	2240      	movs	r2, #64	@ 0x40
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001eea:	6a80      	ldr	r0, [r0, #40]	@ 0x28
{
 8001eec:	b510      	push	{r4, lr}
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001eee:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 8001ef0:	4313      	orrs	r3, r2
 8001ef2:	6583      	str	r3, [r0, #88]	@ 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001ef4:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
 8001ef6:	3a3c      	subs	r2, #60	@ 0x3c
 8001ef8:	4313      	orrs	r3, r2
 8001efa:	65c3      	str	r3, [r0, #92]	@ 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
 8001efc:	6f03      	ldr	r3, [r0, #112]	@ 0x70
 8001efe:	4798      	blx	r3
#else
  HAL_ADC_ErrorCallback(hadc);
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001f00:	bd10      	pop	{r4, pc}
 8001f02:	46c0      	nop			@ (mov r8, r8)

08001f04 <HAL_ADC_ErrorCallback>:
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
 8001f04:	4770      	bx	lr
 8001f06:	46c0      	nop			@ (mov r8, r8)

08001f08 <HAL_ADC_ConvCpltCallback>:
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
 8001f08:	4770      	bx	lr
 8001f0a:	46c0      	nop			@ (mov r8, r8)

08001f0c <HAL_ADC_ConvHalfCpltCallback>:
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
 8001f0c:	4770      	bx	lr
 8001f0e:	46c0      	nop			@ (mov r8, r8)

08001f10 <HAL_ADC_LevelOutOfWindowCallback>:
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
 8001f10:	4770      	bx	lr
 8001f12:	46c0      	nop			@ (mov r8, r8)

08001f14 <HAL_ADC_Init>:
{
 8001f14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f16:	46d6      	mov	lr, sl
 8001f18:	464f      	mov	r7, r9
 8001f1a:	4646      	mov	r6, r8
  __IO uint32_t wait_loop_index = 0UL;
 8001f1c:	2300      	movs	r3, #0
{
 8001f1e:	b5c0      	push	{r6, r7, lr}
 8001f20:	b082      	sub	sp, #8
 8001f22:	1e04      	subs	r4, r0, #0
  __IO uint32_t wait_loop_index = 0UL;
 8001f24:	9301      	str	r3, [sp, #4]
  if (hadc == NULL)
 8001f26:	d044      	beq.n	8001fb2 <HAL_ADC_Init+0x9e>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001f28:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d118      	bne.n	8001f60 <HAL_ADC_Init+0x4c>
    if (hadc->MspInitCallback == NULL)
 8001f2e:	2280      	movs	r2, #128	@ 0x80
    hadc->ConvCpltCallback              = HAL_ADC_ConvCpltCallback;                 /* Legacy weak callback */
 8001f30:	4b89      	ldr	r3, [pc, #548]	@ (8002158 <HAL_ADC_Init+0x244>)
 8001f32:	6643      	str	r3, [r0, #100]	@ 0x64
    hadc->ConvHalfCpltCallback          = HAL_ADC_ConvHalfCpltCallback;             /* Legacy weak callback */
 8001f34:	4b89      	ldr	r3, [pc, #548]	@ (800215c <HAL_ADC_Init+0x248>)
 8001f36:	6683      	str	r3, [r0, #104]	@ 0x68
    hadc->LevelOutOfWindowCallback      = HAL_ADC_LevelOutOfWindowCallback;         /* Legacy weak callback */
 8001f38:	4b89      	ldr	r3, [pc, #548]	@ (8002160 <HAL_ADC_Init+0x24c>)
 8001f3a:	66c3      	str	r3, [r0, #108]	@ 0x6c
    hadc->ErrorCallback                 = HAL_ADC_ErrorCallback;                    /* Legacy weak callback */
 8001f3c:	4b89      	ldr	r3, [pc, #548]	@ (8002164 <HAL_ADC_Init+0x250>)
 8001f3e:	6703      	str	r3, [r0, #112]	@ 0x70
    hadc->LevelOutOfWindow2Callback     = HAL_ADCEx_LevelOutOfWindow2Callback;      /* Legacy weak callback */
 8001f40:	4b89      	ldr	r3, [pc, #548]	@ (8002168 <HAL_ADC_Init+0x254>)
 8001f42:	6743      	str	r3, [r0, #116]	@ 0x74
    hadc->LevelOutOfWindow3Callback     = HAL_ADCEx_LevelOutOfWindow3Callback;      /* Legacy weak callback */
 8001f44:	4b89      	ldr	r3, [pc, #548]	@ (800216c <HAL_ADC_Init+0x258>)
 8001f46:	6783      	str	r3, [r0, #120]	@ 0x78
    hadc->EndOfSamplingCallback         = HAL_ADCEx_EndOfSamplingCallback;          /* Legacy weak callback */
 8001f48:	4b89      	ldr	r3, [pc, #548]	@ (8002170 <HAL_ADC_Init+0x25c>)
 8001f4a:	67c3      	str	r3, [r0, #124]	@ 0x7c
    if (hadc->MspInitCallback == NULL)
 8001f4c:	5883      	ldr	r3, [r0, r2]
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d100      	bne.n	8001f54 <HAL_ADC_Init+0x40>
 8001f52:	e0e3      	b.n	800211c <HAL_ADC_Init+0x208>
    hadc->MspInitCallback(hadc);
 8001f54:	0020      	movs	r0, r4
 8001f56:	4798      	blx	r3
    ADC_CLEAR_ERRORCODE(hadc);
 8001f58:	2300      	movs	r3, #0
    hadc->Lock = HAL_UNLOCKED;
 8001f5a:	2254      	movs	r2, #84	@ 0x54
    ADC_CLEAR_ERRORCODE(hadc);
 8001f5c:	65e3      	str	r3, [r4, #92]	@ 0x5c
    hadc->Lock = HAL_UNLOCKED;
 8001f5e:	54a3      	strb	r3, [r4, r2]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001f60:	2380      	movs	r3, #128	@ 0x80
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001f62:	6825      	ldr	r5, [r4, #0]
 8001f64:	055b      	lsls	r3, r3, #21
 8001f66:	68aa      	ldr	r2, [r5, #8]
 8001f68:	421a      	tst	r2, r3
 8001f6a:	d115      	bne.n	8001f98 <HAL_ADC_Init+0x84>
  MODIFY_REG(ADCx->CR,
 8001f6c:	68aa      	ldr	r2, [r5, #8]
 8001f6e:	4981      	ldr	r1, [pc, #516]	@ (8002174 <HAL_ADC_Init+0x260>)
 8001f70:	400a      	ands	r2, r1
 8001f72:	4313      	orrs	r3, r2
 8001f74:	60ab      	str	r3, [r5, #8]
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001f76:	4b80      	ldr	r3, [pc, #512]	@ (8002178 <HAL_ADC_Init+0x264>)
 8001f78:	4980      	ldr	r1, [pc, #512]	@ (800217c <HAL_ADC_Init+0x268>)
 8001f7a:	6818      	ldr	r0, [r3, #0]
 8001f7c:	f7fe f8c2 	bl	8000104 <__udivsi3>
 8001f80:	3001      	adds	r0, #1
 8001f82:	0040      	lsls	r0, r0, #1
 8001f84:	9001      	str	r0, [sp, #4]
    while (wait_loop_index != 0UL)
 8001f86:	9b01      	ldr	r3, [sp, #4]
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d005      	beq.n	8001f98 <HAL_ADC_Init+0x84>
      wait_loop_index--;
 8001f8c:	9b01      	ldr	r3, [sp, #4]
 8001f8e:	3b01      	subs	r3, #1
 8001f90:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8001f92:	9b01      	ldr	r3, [sp, #4]
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d1f9      	bne.n	8001f8c <HAL_ADC_Init+0x78>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001f98:	68ab      	ldr	r3, [r5, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f9a:	2000      	movs	r0, #0
 8001f9c:	00db      	lsls	r3, r3, #3
 8001f9e:	d400      	bmi.n	8001fa2 <HAL_ADC_Init+0x8e>
 8001fa0:	e09d      	b.n	80020de <HAL_ADC_Init+0x1ca>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001fa2:	68ab      	ldr	r3, [r5, #8]
 8001fa4:	075b      	lsls	r3, r3, #29
 8001fa6:	d50b      	bpl.n	8001fc0 <HAL_ADC_Init+0xac>
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001fa8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001faa:	2210      	movs	r2, #16
 8001fac:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8001fae:	4313      	orrs	r3, r2
 8001fb0:	65a3      	str	r3, [r4, #88]	@ 0x58
    return HAL_ERROR;
 8001fb2:	2001      	movs	r0, #1
}
 8001fb4:	b002      	add	sp, #8
 8001fb6:	bce0      	pop	{r5, r6, r7}
 8001fb8:	46ba      	mov	sl, r7
 8001fba:	46b1      	mov	r9, r6
 8001fbc:	46a8      	mov	r8, r5
 8001fbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001fc0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8001fc2:	06db      	lsls	r3, r3, #27
 8001fc4:	d4f1      	bmi.n	8001faa <HAL_ADC_Init+0x96>
    ADC_STATE_CLR_SET(hadc->State,
 8001fc6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8001fc8:	4a6d      	ldr	r2, [pc, #436]	@ (8002180 <HAL_ADC_Init+0x26c>)
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001fca:	6921      	ldr	r1, [r4, #16]
    ADC_STATE_CLR_SET(hadc->State,
 8001fcc:	4013      	ands	r3, r2
 8001fce:	3206      	adds	r2, #6
 8001fd0:	32ff      	adds	r2, #255	@ 0xff
 8001fd2:	4313      	orrs	r3, r2
 8001fd4:	65a3      	str	r3, [r4, #88]	@ 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001fd6:	68ab      	ldr	r3, [r5, #8]
 8001fd8:	07db      	lsls	r3, r3, #31
 8001fda:	d45c      	bmi.n	8002096 <HAL_ADC_Init+0x182>
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001fdc:	6b27      	ldr	r7, [r4, #48]	@ 0x30
 8001fde:	68a2      	ldr	r2, [r4, #8]
 8001fe0:	1e7b      	subs	r3, r7, #1
 8001fe2:	419f      	sbcs	r7, r3
 8001fe4:	68e3      	ldr	r3, [r4, #12]
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8001fe6:	7ea6      	ldrb	r6, [r4, #26]
 8001fe8:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001fea:	7e23      	ldrb	r3, [r4, #24]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001fec:	033f      	lsls	r7, r7, #12
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001fee:	039b      	lsls	r3, r3, #14
 8001ff0:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001ff2:	7e63      	ldrb	r3, [r4, #25]
 8001ff4:	03db      	lsls	r3, r3, #15
 8001ff6:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8001ff8:	0373      	lsls	r3, r6, #13
 8001ffa:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001ffc:	2900      	cmp	r1, #0
 8001ffe:	da00      	bge.n	8002002 <HAL_ADC_Init+0xee>
 8002000:	e098      	b.n	8002134 <HAL_ADC_Init+0x220>
 8002002:	2380      	movs	r3, #128	@ 0x80
 8002004:	039b      	lsls	r3, r3, #14
 8002006:	469c      	mov	ip, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002008:	232c      	movs	r3, #44	@ 0x2c
 800200a:	5ce3      	ldrb	r3, [r4, r3]
 800200c:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800200e:	4313      	orrs	r3, r2
 8002010:	433b      	orrs	r3, r7
 8002012:	4662      	mov	r2, ip
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002014:	2720      	movs	r7, #32
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8002016:	4313      	orrs	r3, r2
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002018:	5de2      	ldrb	r2, [r4, r7]
 800201a:	2a01      	cmp	r2, #1
 800201c:	d100      	bne.n	8002020 <HAL_ADC_Init+0x10c>
 800201e:	e08d      	b.n	800213c <HAL_ADC_Init+0x228>
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002020:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8002022:	2a00      	cmp	r2, #0
 8002024:	d005      	beq.n	8002032 <HAL_ADC_Init+0x11e>
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8002026:	26e0      	movs	r6, #224	@ 0xe0
 8002028:	0076      	lsls	r6, r6, #1
 800202a:	4032      	ands	r2, r6
 800202c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800202e:	4332      	orrs	r2, r6
 8002030:	4313      	orrs	r3, r2
      if (hadc->Init.OversamplingMode == ENABLE)
 8002032:	273c      	movs	r7, #60	@ 0x3c
      MODIFY_REG(hadc->Instance->CFGR1,
 8002034:	68ea      	ldr	r2, [r5, #12]
 8002036:	4e53      	ldr	r6, [pc, #332]	@ (8002184 <HAL_ADC_Init+0x270>)
 8002038:	4032      	ands	r2, r6
 800203a:	4313      	orrs	r3, r2
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800203c:	6866      	ldr	r6, [r4, #4]
      MODIFY_REG(hadc->Instance->CFGR1,
 800203e:	60eb      	str	r3, [r5, #12]
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002040:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
      if (hadc->Init.OversamplingMode == ENABLE)
 8002042:	5de7      	ldrb	r7, [r4, r7]
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002044:	0fb3      	lsrs	r3, r6, #30
 8002046:	079b      	lsls	r3, r3, #30
 8002048:	469a      	mov	sl, r3
      if (hadc->Init.OversamplingMode == ENABLE)
 800204a:	46bc      	mov	ip, r7
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800204c:	431a      	orrs	r2, r3
      if (hadc->Init.OversamplingMode == ENABLE)
 800204e:	2f01      	cmp	r7, #1
 8002050:	d109      	bne.n	8002066 <HAL_ADC_Init+0x152>
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 8002052:	6c67      	ldr	r7, [r4, #68]	@ 0x44
 8002054:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002056:	433b      	orrs	r3, r7
 8002058:	431a      	orrs	r2, r3
 800205a:	4653      	mov	r3, sl
 800205c:	6ca7      	ldr	r7, [r4, #72]	@ 0x48
 800205e:	433a      	orrs	r2, r7
 8002060:	431a      	orrs	r2, r3
 8002062:	4663      	mov	r3, ip
 8002064:	431a      	orrs	r2, r3
      MODIFY_REG(hadc->Instance->CFGR2,
 8002066:	692b      	ldr	r3, [r5, #16]
 8002068:	4f47      	ldr	r7, [pc, #284]	@ (8002188 <HAL_ADC_Init+0x274>)
 800206a:	403b      	ands	r3, r7
 800206c:	4313      	orrs	r3, r2
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 800206e:	2280      	movs	r2, #128	@ 0x80
      MODIFY_REG(hadc->Instance->CFGR2,
 8002070:	612b      	str	r3, [r5, #16]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8002072:	0073      	lsls	r3, r6, #1
 8002074:	085b      	lsrs	r3, r3, #1
 8002076:	05d2      	lsls	r2, r2, #23
 8002078:	4293      	cmp	r3, r2
 800207a:	d00c      	beq.n	8002096 <HAL_ADC_Init+0x182>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 800207c:	2380      	movs	r3, #128	@ 0x80
 800207e:	061b      	lsls	r3, r3, #24
 8002080:	429e      	cmp	r6, r3
 8002082:	d008      	beq.n	8002096 <HAL_ADC_Init+0x182>
        MODIFY_REG(ADC1_COMMON->CCR,
 8002084:	4a41      	ldr	r2, [pc, #260]	@ (800218c <HAL_ADC_Init+0x278>)
 8002086:	4f42      	ldr	r7, [pc, #264]	@ (8002190 <HAL_ADC_Init+0x27c>)
 8002088:	6813      	ldr	r3, [r2, #0]
 800208a:	403b      	ands	r3, r7
 800208c:	27f0      	movs	r7, #240	@ 0xf0
 800208e:	03bf      	lsls	r7, r7, #14
 8002090:	403e      	ands	r6, r7
 8002092:	4333      	orrs	r3, r6
 8002094:	6013      	str	r3, [r2, #0]
  MODIFY_REG(ADCx->SMPR,
 8002096:	2607      	movs	r6, #7
 8002098:	2770      	movs	r7, #112	@ 0x70
 800209a:	696b      	ldr	r3, [r5, #20]
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 800209c:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800209e:	43b3      	bics	r3, r6
 80020a0:	4313      	orrs	r3, r2
 80020a2:	616b      	str	r3, [r5, #20]
 80020a4:	696e      	ldr	r6, [r5, #20]
 80020a6:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80020a8:	43be      	bics	r6, r7
 80020aa:	011b      	lsls	r3, r3, #4
 80020ac:	4333      	orrs	r3, r6
 80020ae:	616b      	str	r3, [r5, #20]
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80020b0:	2900      	cmp	r1, #0
 80020b2:	d122      	bne.n	80020fa <HAL_ADC_Init+0x1e6>
      SET_BIT(hadc->Instance->CHSELR,
 80020b4:	2310      	movs	r3, #16
 80020b6:	6aa9      	ldr	r1, [r5, #40]	@ 0x28
 80020b8:	425b      	negs	r3, r3
 80020ba:	430b      	orrs	r3, r1
 80020bc:	62ab      	str	r3, [r5, #40]	@ 0x28
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80020be:	2307      	movs	r3, #7
 80020c0:	6969      	ldr	r1, [r5, #20]
 80020c2:	400b      	ands	r3, r1
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80020c4:	429a      	cmp	r2, r3
 80020c6:	d02c      	beq.n	8002122 <HAL_ADC_Init+0x20e>
      ADC_STATE_CLR_SET(hadc->State,
 80020c8:	2212      	movs	r2, #18
 80020ca:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80020cc:	4393      	bics	r3, r2
 80020ce:	3a02      	subs	r2, #2
 80020d0:	4313      	orrs	r3, r2
 80020d2:	65a3      	str	r3, [r4, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80020d4:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80020d6:	3a0f      	subs	r2, #15
 80020d8:	4313      	orrs	r3, r2
 80020da:	65e3      	str	r3, [r4, #92]	@ 0x5c
      tmp_hal_status = HAL_ERROR;
 80020dc:	e769      	b.n	8001fb2 <HAL_ADC_Init+0x9e>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80020de:	2210      	movs	r2, #16
 80020e0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
    tmp_hal_status = HAL_ERROR;
 80020e2:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80020e4:	4313      	orrs	r3, r2
 80020e6:	65a3      	str	r3, [r4, #88]	@ 0x58
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80020e8:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80020ea:	3a0f      	subs	r2, #15
 80020ec:	4313      	orrs	r3, r2
 80020ee:	65e3      	str	r3, [r4, #92]	@ 0x5c
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80020f0:	68ab      	ldr	r3, [r5, #8]
 80020f2:	075b      	lsls	r3, r3, #29
 80020f4:	d400      	bmi.n	80020f8 <HAL_ADC_Init+0x1e4>
 80020f6:	e763      	b.n	8001fc0 <HAL_ADC_Init+0xac>
 80020f8:	e756      	b.n	8001fa8 <HAL_ADC_Init+0x94>
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80020fa:	2380      	movs	r3, #128	@ 0x80
 80020fc:	039b      	lsls	r3, r3, #14
 80020fe:	4299      	cmp	r1, r3
 8002100:	d1dd      	bne.n	80020be <HAL_ADC_Init+0x1aa>
      MODIFY_REG(hadc->Instance->CHSELR,
 8002102:	211c      	movs	r1, #28
 8002104:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8002106:	69e3      	ldr	r3, [r4, #28]
 8002108:	3b01      	subs	r3, #1
 800210a:	009b      	lsls	r3, r3, #2
 800210c:	4019      	ands	r1, r3
 800210e:	2310      	movs	r3, #16
 8002110:	425b      	negs	r3, r3
 8002112:	408b      	lsls	r3, r1
 8002114:	6e21      	ldr	r1, [r4, #96]	@ 0x60
 8002116:	430b      	orrs	r3, r1
 8002118:	62ab      	str	r3, [r5, #40]	@ 0x28
 800211a:	e7d0      	b.n	80020be <HAL_ADC_Init+0x1aa>
      hadc->MspInitCallback = HAL_ADC_MspInit; /* Legacy weak MspInit  */
 800211c:	4b1d      	ldr	r3, [pc, #116]	@ (8002194 <HAL_ADC_Init+0x280>)
 800211e:	5083      	str	r3, [r0, r2]
 8002120:	e718      	b.n	8001f54 <HAL_ADC_Init+0x40>
      ADC_CLEAR_ERRORCODE(hadc);
 8002122:	2300      	movs	r3, #0
      ADC_STATE_CLR_SET(hadc->State,
 8002124:	2203      	movs	r2, #3
      ADC_CLEAR_ERRORCODE(hadc);
 8002126:	65e3      	str	r3, [r4, #92]	@ 0x5c
      ADC_STATE_CLR_SET(hadc->State,
 8002128:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800212a:	4393      	bics	r3, r2
 800212c:	3a02      	subs	r2, #2
 800212e:	4313      	orrs	r3, r2
 8002130:	65a3      	str	r3, [r4, #88]	@ 0x58
 8002132:	e73f      	b.n	8001fb4 <HAL_ADC_Init+0xa0>
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8002134:	004b      	lsls	r3, r1, #1
 8002136:	085b      	lsrs	r3, r3, #1
 8002138:	469c      	mov	ip, r3
 800213a:	e765      	b.n	8002008 <HAL_ADC_Init+0xf4>
        if (hadc->Init.ContinuousConvMode == DISABLE)
 800213c:	2e00      	cmp	r6, #0
 800213e:	d103      	bne.n	8002148 <HAL_ADC_Init+0x234>
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 8002140:	2280      	movs	r2, #128	@ 0x80
 8002142:	0252      	lsls	r2, r2, #9
 8002144:	4313      	orrs	r3, r2
 8002146:	e76b      	b.n	8002020 <HAL_ADC_Init+0x10c>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002148:	6da6      	ldr	r6, [r4, #88]	@ 0x58
 800214a:	433e      	orrs	r6, r7
 800214c:	65a6      	str	r6, [r4, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800214e:	6de6      	ldr	r6, [r4, #92]	@ 0x5c
 8002150:	4332      	orrs	r2, r6
 8002152:	65e2      	str	r2, [r4, #92]	@ 0x5c
 8002154:	e764      	b.n	8002020 <HAL_ADC_Init+0x10c>
 8002156:	46c0      	nop			@ (mov r8, r8)
 8002158:	08001f09 	.word	0x08001f09
 800215c:	08001f0d 	.word	0x08001f0d
 8002160:	08001f11 	.word	0x08001f11
 8002164:	08001f05 	.word	0x08001f05
 8002168:	08002795 	.word	0x08002795
 800216c:	08002799 	.word	0x08002799
 8002170:	0800279d 	.word	0x0800279d
 8002174:	6fffffe8 	.word	0x6fffffe8
 8002178:	20000000 	.word	0x20000000
 800217c:	00030d40 	.word	0x00030d40
 8002180:	fffffefd 	.word	0xfffffefd
 8002184:	ffde0201 	.word	0xffde0201
 8002188:	1ffffc02 	.word	0x1ffffc02
 800218c:	40012708 	.word	0x40012708
 8002190:	ffc3ffff 	.word	0xffc3ffff
 8002194:	080015c1 	.word	0x080015c1

08002198 <HAL_ADC_RegisterCallback>:
  if (pCallback == NULL)
 8002198:	2a00      	cmp	r2, #0
 800219a:	d00f      	beq.n	80021bc <HAL_ADC_RegisterCallback+0x24>
  if ((hadc->State & HAL_ADC_STATE_READY) != 0UL)
 800219c:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 800219e:	07db      	lsls	r3, r3, #31
 80021a0:	d505      	bpl.n	80021ae <HAL_ADC_RegisterCallback+0x16>
    switch (CallbackID)
 80021a2:	290a      	cmp	r1, #10
 80021a4:	d80a      	bhi.n	80021bc <HAL_ADC_RegisterCallback+0x24>
 80021a6:	4b17      	ldr	r3, [pc, #92]	@ (8002204 <HAL_ADC_RegisterCallback+0x6c>)
 80021a8:	0089      	lsls	r1, r1, #2
 80021aa:	585b      	ldr	r3, [r3, r1]
 80021ac:	469f      	mov	pc, r3
  else if (HAL_ADC_STATE_RESET == hadc->State)
 80021ae:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d103      	bne.n	80021bc <HAL_ADC_RegisterCallback+0x24>
    switch (CallbackID)
 80021b4:	2909      	cmp	r1, #9
 80021b6:	d00b      	beq.n	80021d0 <HAL_ADC_RegisterCallback+0x38>
 80021b8:	290a      	cmp	r1, #10
 80021ba:	d005      	beq.n	80021c8 <HAL_ADC_RegisterCallback+0x30>
        hadc->ErrorCode |= HAL_ADC_ERROR_INVALID_CALLBACK;
 80021bc:	2210      	movs	r2, #16
 80021be:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
 80021c0:	4313      	orrs	r3, r2
 80021c2:	65c3      	str	r3, [r0, #92]	@ 0x5c
    return HAL_ERROR;
 80021c4:	2001      	movs	r0, #1
}
 80021c6:	4770      	bx	lr
        hadc->MspDeInitCallback = pCallback;
 80021c8:	2384      	movs	r3, #132	@ 0x84
 80021ca:	50c2      	str	r2, [r0, r3]
  HAL_StatusTypeDef status = HAL_OK;
 80021cc:	2000      	movs	r0, #0
 80021ce:	e7fa      	b.n	80021c6 <HAL_ADC_RegisterCallback+0x2e>
        hadc->MspInitCallback = pCallback;
 80021d0:	2380      	movs	r3, #128	@ 0x80
 80021d2:	50c2      	str	r2, [r0, r3]
  HAL_StatusTypeDef status = HAL_OK;
 80021d4:	2000      	movs	r0, #0
 80021d6:	e7f6      	b.n	80021c6 <HAL_ADC_RegisterCallback+0x2e>
        hadc->ErrorCallback = pCallback;
 80021d8:	6702      	str	r2, [r0, #112]	@ 0x70
  HAL_StatusTypeDef status = HAL_OK;
 80021da:	2000      	movs	r0, #0
 80021dc:	e7f3      	b.n	80021c6 <HAL_ADC_RegisterCallback+0x2e>
        hadc->LevelOutOfWindow2Callback = pCallback;
 80021de:	6742      	str	r2, [r0, #116]	@ 0x74
  HAL_StatusTypeDef status = HAL_OK;
 80021e0:	2000      	movs	r0, #0
 80021e2:	e7f0      	b.n	80021c6 <HAL_ADC_RegisterCallback+0x2e>
        hadc->LevelOutOfWindow3Callback = pCallback;
 80021e4:	6782      	str	r2, [r0, #120]	@ 0x78
  HAL_StatusTypeDef status = HAL_OK;
 80021e6:	2000      	movs	r0, #0
 80021e8:	e7ed      	b.n	80021c6 <HAL_ADC_RegisterCallback+0x2e>
        hadc->EndOfSamplingCallback = pCallback;
 80021ea:	67c2      	str	r2, [r0, #124]	@ 0x7c
  HAL_StatusTypeDef status = HAL_OK;
 80021ec:	2000      	movs	r0, #0
 80021ee:	e7ea      	b.n	80021c6 <HAL_ADC_RegisterCallback+0x2e>
        hadc->ConvHalfCpltCallback = pCallback;
 80021f0:	6682      	str	r2, [r0, #104]	@ 0x68
  HAL_StatusTypeDef status = HAL_OK;
 80021f2:	2000      	movs	r0, #0
 80021f4:	e7e7      	b.n	80021c6 <HAL_ADC_RegisterCallback+0x2e>
        hadc->LevelOutOfWindowCallback = pCallback;
 80021f6:	66c2      	str	r2, [r0, #108]	@ 0x6c
  HAL_StatusTypeDef status = HAL_OK;
 80021f8:	2000      	movs	r0, #0
 80021fa:	e7e4      	b.n	80021c6 <HAL_ADC_RegisterCallback+0x2e>
        hadc->ConvCpltCallback = pCallback;
 80021fc:	6642      	str	r2, [r0, #100]	@ 0x64
  HAL_StatusTypeDef status = HAL_OK;
 80021fe:	2000      	movs	r0, #0
 8002200:	e7e1      	b.n	80021c6 <HAL_ADC_RegisterCallback+0x2e>
 8002202:	46c0      	nop			@ (mov r8, r8)
 8002204:	08005b7c 	.word	0x08005b7c

08002208 <HAL_ADC_ConfigChannel>:
{
 8002208:	b5f0      	push	{r4, r5, r6, r7, lr}
 800220a:	46de      	mov	lr, fp
 800220c:	4657      	mov	r7, sl
 800220e:	464e      	mov	r6, r9
 8002210:	4645      	mov	r5, r8
  __IO uint32_t wait_loop_index = 0UL;
 8002212:	2300      	movs	r3, #0
{
 8002214:	0004      	movs	r4, r0
 8002216:	b5e0      	push	{r5, r6, r7, lr}
 8002218:	b085      	sub	sp, #20
  __IO uint32_t wait_loop_index = 0UL;
 800221a:	9303      	str	r3, [sp, #12]
  __HAL_LOCK(hadc);
 800221c:	3354      	adds	r3, #84	@ 0x54
 800221e:	5ce2      	ldrb	r2, [r4, r3]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002220:	6900      	ldr	r0, [r0, #16]
  __HAL_LOCK(hadc);
 8002222:	2a01      	cmp	r2, #1
 8002224:	d100      	bne.n	8002228 <HAL_ADC_ConfigChannel+0x20>
 8002226:	e09a      	b.n	800235e <HAL_ADC_ConfigChannel+0x156>
 8002228:	2201      	movs	r2, #1
 800222a:	54e2      	strb	r2, [r4, r3]
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800222c:	6823      	ldr	r3, [r4, #0]
 800222e:	3203      	adds	r2, #3
 8002230:	689e      	ldr	r6, [r3, #8]
 8002232:	4232      	tst	r2, r6
 8002234:	d00e      	beq.n	8002254 <HAL_ADC_ConfigChannel+0x4c>
    tmp_hal_status = HAL_ERROR;
 8002236:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002238:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800223a:	321c      	adds	r2, #28
 800223c:	4313      	orrs	r3, r2
 800223e:	65a3      	str	r3, [r4, #88]	@ 0x58
  __HAL_UNLOCK(hadc);
 8002240:	2354      	movs	r3, #84	@ 0x54
 8002242:	2200      	movs	r2, #0
 8002244:	54e2      	strb	r2, [r4, r3]
}
 8002246:	b005      	add	sp, #20
 8002248:	bcf0      	pop	{r4, r5, r6, r7}
 800224a:	46bb      	mov	fp, r7
 800224c:	46b2      	mov	sl, r6
 800224e:	46a9      	mov	r9, r5
 8002250:	46a0      	mov	r8, r4
 8002252:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (pConfig->Rank != ADC_RANK_NONE)
 8002254:	684e      	ldr	r6, [r1, #4]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002256:	4390      	bics	r0, r2
 8002258:	4684      	mov	ip, r0
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 800225a:	6808      	ldr	r0, [r1, #0]
    if (pConfig->Rank != ADC_RANK_NONE)
 800225c:	2e02      	cmp	r6, #2
 800225e:	d05e      	beq.n	800231e <HAL_ADC_ConfigChannel+0x116>
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8002260:	0347      	lsls	r7, r0, #13
 8002262:	0b7d      	lsrs	r5, r7, #13
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002264:	2780      	movs	r7, #128	@ 0x80
 8002266:	9500      	str	r5, [sp, #0]
 8002268:	063f      	lsls	r7, r7, #24
 800226a:	45bc      	cmp	ip, r7
 800226c:	d053      	beq.n	8002316 <HAL_ADC_ConfigChannel+0x10e>
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 800226e:	6e27      	ldr	r7, [r4, #96]	@ 0x60
 8002270:	46bb      	mov	fp, r7
 8002272:	271f      	movs	r7, #31
 8002274:	46b8      	mov	r8, r7
 8002276:	4037      	ands	r7, r6
 8002278:	46ba      	mov	sl, r7
 800227a:	270f      	movs	r7, #15
 800227c:	4655      	mov	r5, sl
 800227e:	40af      	lsls	r7, r5
 8002280:	43fd      	mvns	r5, r7
 8002282:	46bc      	mov	ip, r7
 8002284:	9501      	str	r5, [sp, #4]
 8002286:	465f      	mov	r7, fp
 8002288:	4665      	mov	r5, ip
 800228a:	43af      	bics	r7, r5
 800228c:	9d00      	ldr	r5, [sp, #0]
 800228e:	46b9      	mov	r9, r7
 8002290:	2d00      	cmp	r5, #0
 8002292:	d166      	bne.n	8002362 <HAL_ADC_ConfigChannel+0x15a>
 8002294:	4645      	mov	r5, r8
 8002296:	0e82      	lsrs	r2, r0, #26
 8002298:	4015      	ands	r5, r2
 800229a:	002a      	movs	r2, r5
 800229c:	4655      	mov	r5, sl
 800229e:	40aa      	lsls	r2, r5
 80022a0:	464d      	mov	r5, r9
 80022a2:	4315      	orrs	r5, r2
 80022a4:	46a9      	mov	r9, r5
 80022a6:	464a      	mov	r2, r9
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 80022a8:	08b6      	lsrs	r6, r6, #2
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80022aa:	6622      	str	r2, [r4, #96]	@ 0x60
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 80022ac:	69e2      	ldr	r2, [r4, #28]
 80022ae:	3601      	adds	r6, #1
 80022b0:	4296      	cmp	r6, r2
 80022b2:	d808      	bhi.n	80022c6 <HAL_ADC_ConfigChannel+0xbe>
  MODIFY_REG(ADCx->CHSELR,
 80022b4:	4656      	mov	r6, sl
 80022b6:	0082      	lsls	r2, r0, #2
 80022b8:	0f12      	lsrs	r2, r2, #28
 80022ba:	40b2      	lsls	r2, r6
 80022bc:	6a9d      	ldr	r5, [r3, #40]	@ 0x28
 80022be:	9e01      	ldr	r6, [sp, #4]
 80022c0:	4035      	ands	r5, r6
 80022c2:	432a      	orrs	r2, r5
 80022c4:	629a      	str	r2, [r3, #40]	@ 0x28
  MODIFY_REG(ADCx->SMPR,
 80022c6:	0205      	lsls	r5, r0, #8
 80022c8:	688a      	ldr	r2, [r1, #8]
 80022ca:	0029      	movs	r1, r5
 80022cc:	695e      	ldr	r6, [r3, #20]
 80022ce:	402a      	ands	r2, r5
 80022d0:	4d66      	ldr	r5, [pc, #408]	@ (800246c <HAL_ADC_ConfigChannel+0x264>)
 80022d2:	438e      	bics	r6, r1
 80022d4:	402a      	ands	r2, r5
 80022d6:	4332      	orrs	r2, r6
 80022d8:	615a      	str	r2, [r3, #20]
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80022da:	2800      	cmp	r0, #0
 80022dc:	db01      	blt.n	80022e2 <HAL_ADC_ConfigChannel+0xda>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80022de:	2000      	movs	r0, #0
 80022e0:	e7ae      	b.n	8002240 <HAL_ADC_ConfigChannel+0x38>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80022e2:	21e0      	movs	r1, #224	@ 0xe0
 80022e4:	4d62      	ldr	r5, [pc, #392]	@ (8002470 <HAL_ADC_ConfigChannel+0x268>)
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80022e6:	4a63      	ldr	r2, [pc, #396]	@ (8002474 <HAL_ADC_ConfigChannel+0x26c>)
 80022e8:	682b      	ldr	r3, [r5, #0]
 80022ea:	0449      	lsls	r1, r1, #17
 80022ec:	4019      	ands	r1, r3
 80022ee:	4290      	cmp	r0, r2
 80022f0:	d04c      	beq.n	800238c <HAL_ADC_ConfigChannel+0x184>
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80022f2:	4a61      	ldr	r2, [pc, #388]	@ (8002478 <HAL_ADC_ConfigChannel+0x270>)
 80022f4:	4290      	cmp	r0, r2
 80022f6:	d040      	beq.n	800237a <HAL_ADC_ConfigChannel+0x172>
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80022f8:	4a60      	ldr	r2, [pc, #384]	@ (800247c <HAL_ADC_ConfigChannel+0x274>)
 80022fa:	4290      	cmp	r0, r2
 80022fc:	d1ef      	bne.n	80022de <HAL_ADC_ConfigChannel+0xd6>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80022fe:	2280      	movs	r2, #128	@ 0x80
 8002300:	03d2      	lsls	r2, r2, #15
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8002302:	4213      	tst	r3, r2
 8002304:	d1eb      	bne.n	80022de <HAL_ADC_ConfigChannel+0xd6>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002306:	682b      	ldr	r3, [r5, #0]
 8002308:	485d      	ldr	r0, [pc, #372]	@ (8002480 <HAL_ADC_ConfigChannel+0x278>)
 800230a:	4003      	ands	r3, r0
 800230c:	430b      	orrs	r3, r1
 800230e:	431a      	orrs	r2, r3
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002310:	2000      	movs	r0, #0
 8002312:	602a      	str	r2, [r5, #0]
 8002314:	e794      	b.n	8002240 <HAL_ADC_ConfigChannel+0x38>
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8002316:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002318:	432a      	orrs	r2, r5
 800231a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800231c:	e7d3      	b.n	80022c6 <HAL_ADC_ConfigChannel+0xbe>
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800231e:	2280      	movs	r2, #128	@ 0x80
 8002320:	0612      	lsls	r2, r2, #24
 8002322:	4594      	cmp	ip, r2
 8002324:	d104      	bne.n	8002330 <HAL_ADC_ConfigChannel+0x128>
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8002326:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002328:	0341      	lsls	r1, r0, #13
 800232a:	0b49      	lsrs	r1, r1, #13
 800232c:	438a      	bics	r2, r1
 800232e:	629a      	str	r2, [r3, #40]	@ 0x28
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002330:	2800      	cmp	r0, #0
 8002332:	dad4      	bge.n	80022de <HAL_ADC_ConfigChannel+0xd6>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002334:	4a4e      	ldr	r2, [pc, #312]	@ (8002470 <HAL_ADC_ConfigChannel+0x268>)
        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002336:	494f      	ldr	r1, [pc, #316]	@ (8002474 <HAL_ADC_ConfigChannel+0x26c>)
 8002338:	6813      	ldr	r3, [r2, #0]
 800233a:	4288      	cmp	r0, r1
 800233c:	d023      	beq.n	8002386 <HAL_ADC_ConfigChannel+0x17e>
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 800233e:	494e      	ldr	r1, [pc, #312]	@ (8002478 <HAL_ADC_ConfigChannel+0x270>)
 8002340:	4288      	cmp	r0, r1
 8002342:	d04a      	beq.n	80023da <HAL_ADC_ConfigChannel+0x1d2>
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002344:	494d      	ldr	r1, [pc, #308]	@ (800247c <HAL_ADC_ConfigChannel+0x274>)
 8002346:	4288      	cmp	r0, r1
 8002348:	d1c9      	bne.n	80022de <HAL_ADC_ConfigChannel+0xd6>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800234a:	20c0      	movs	r0, #192	@ 0xc0
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800234c:	6811      	ldr	r1, [r2, #0]
 800234e:	0440      	lsls	r0, r0, #17
 8002350:	4003      	ands	r3, r0
 8002352:	484b      	ldr	r0, [pc, #300]	@ (8002480 <HAL_ADC_ConfigChannel+0x278>)
 8002354:	4001      	ands	r1, r0
 8002356:	430b      	orrs	r3, r1
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002358:	2000      	movs	r0, #0
 800235a:	6013      	str	r3, [r2, #0]
 800235c:	e770      	b.n	8002240 <HAL_ADC_ConfigChannel+0x38>
  __HAL_LOCK(hadc);
 800235e:	2002      	movs	r0, #2
 8002360:	e771      	b.n	8002246 <HAL_ADC_ConfigChannel+0x3e>
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8002362:	2501      	movs	r5, #1
 8002364:	4205      	tst	r5, r0
 8002366:	d19e      	bne.n	80022a6 <HAL_ADC_ConfigChannel+0x9e>
 8002368:	2702      	movs	r7, #2
 800236a:	4207      	tst	r7, r0
 800236c:	d02d      	beq.n	80023ca <HAL_ADC_ConfigChannel+0x1c2>
 800236e:	4652      	mov	r2, sl
 8002370:	4095      	lsls	r5, r2
 8002372:	464a      	mov	r2, r9
 8002374:	432a      	orrs	r2, r5
 8002376:	4691      	mov	r9, r2
 8002378:	e795      	b.n	80022a6 <HAL_ADC_ConfigChannel+0x9e>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800237a:	2280      	movs	r2, #128	@ 0x80
 800237c:	0452      	lsls	r2, r2, #17
 800237e:	4213      	tst	r3, r2
 8002380:	d0c1      	beq.n	8002306 <HAL_ADC_ConfigChannel+0xfe>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002382:	2000      	movs	r0, #0
 8002384:	e75c      	b.n	8002240 <HAL_ADC_ConfigChannel+0x38>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002386:	20a0      	movs	r0, #160	@ 0xa0
 8002388:	6811      	ldr	r1, [r2, #0]
 800238a:	e7e0      	b.n	800234e <HAL_ADC_ConfigChannel+0x146>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800238c:	2280      	movs	r2, #128	@ 0x80
 800238e:	0412      	lsls	r2, r2, #16
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002390:	4213      	tst	r3, r2
 8002392:	d1a4      	bne.n	80022de <HAL_ADC_ConfigChannel+0xd6>
 8002394:	682b      	ldr	r3, [r5, #0]
 8002396:	483a      	ldr	r0, [pc, #232]	@ (8002480 <HAL_ADC_ConfigChannel+0x278>)
 8002398:	4003      	ands	r3, r0
 800239a:	430b      	orrs	r3, r1
 800239c:	431a      	orrs	r2, r3
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800239e:	4b39      	ldr	r3, [pc, #228]	@ (8002484 <HAL_ADC_ConfigChannel+0x27c>)
 80023a0:	602a      	str	r2, [r5, #0]
 80023a2:	6818      	ldr	r0, [r3, #0]
 80023a4:	4938      	ldr	r1, [pc, #224]	@ (8002488 <HAL_ADC_ConfigChannel+0x280>)
 80023a6:	f7fd fead 	bl	8000104 <__udivsi3>
 80023aa:	3001      	adds	r0, #1
 80023ac:	0043      	lsls	r3, r0, #1
 80023ae:	181b      	adds	r3, r3, r0
 80023b0:	009b      	lsls	r3, r3, #2
 80023b2:	9303      	str	r3, [sp, #12]
          while (wait_loop_index != 0UL)
 80023b4:	9b03      	ldr	r3, [sp, #12]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d091      	beq.n	80022de <HAL_ADC_ConfigChannel+0xd6>
            wait_loop_index--;
 80023ba:	9b03      	ldr	r3, [sp, #12]
 80023bc:	3b01      	subs	r3, #1
 80023be:	9303      	str	r3, [sp, #12]
          while (wait_loop_index != 0UL)
 80023c0:	9b03      	ldr	r3, [sp, #12]
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d1f9      	bne.n	80023ba <HAL_ADC_ConfigChannel+0x1b2>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80023c6:	2000      	movs	r0, #0
 80023c8:	e73a      	b.n	8002240 <HAL_ADC_ConfigChannel+0x38>
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80023ca:	4202      	tst	r2, r0
 80023cc:	d009      	beq.n	80023e2 <HAL_ADC_ConfigChannel+0x1da>
 80023ce:	4652      	mov	r2, sl
 80023d0:	4097      	lsls	r7, r2
 80023d2:	464a      	mov	r2, r9
 80023d4:	433a      	orrs	r2, r7
 80023d6:	4691      	mov	r9, r2
 80023d8:	e765      	b.n	80022a6 <HAL_ADC_ConfigChannel+0x9e>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80023da:	20c0      	movs	r0, #192	@ 0xc0
 80023dc:	6811      	ldr	r1, [r2, #0]
 80023de:	0400      	lsls	r0, r0, #16
 80023e0:	e7b6      	b.n	8002350 <HAL_ADC_ConfigChannel+0x148>
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80023e2:	0702      	lsls	r2, r0, #28
 80023e4:	d501      	bpl.n	80023ea <HAL_ADC_ConfigChannel+0x1e2>
 80023e6:	2203      	movs	r2, #3
 80023e8:	e758      	b.n	800229c <HAL_ADC_ConfigChannel+0x94>
 80023ea:	06c2      	lsls	r2, r0, #27
 80023ec:	d501      	bpl.n	80023f2 <HAL_ADC_ConfigChannel+0x1ea>
 80023ee:	2204      	movs	r2, #4
 80023f0:	e754      	b.n	800229c <HAL_ADC_ConfigChannel+0x94>
 80023f2:	0682      	lsls	r2, r0, #26
 80023f4:	d501      	bpl.n	80023fa <HAL_ADC_ConfigChannel+0x1f2>
 80023f6:	2205      	movs	r2, #5
 80023f8:	e750      	b.n	800229c <HAL_ADC_ConfigChannel+0x94>
 80023fa:	0642      	lsls	r2, r0, #25
 80023fc:	d501      	bpl.n	8002402 <HAL_ADC_ConfigChannel+0x1fa>
 80023fe:	2206      	movs	r2, #6
 8002400:	e74c      	b.n	800229c <HAL_ADC_ConfigChannel+0x94>
 8002402:	0602      	lsls	r2, r0, #24
 8002404:	d501      	bpl.n	800240a <HAL_ADC_ConfigChannel+0x202>
 8002406:	2207      	movs	r2, #7
 8002408:	e748      	b.n	800229c <HAL_ADC_ConfigChannel+0x94>
 800240a:	05c2      	lsls	r2, r0, #23
 800240c:	d501      	bpl.n	8002412 <HAL_ADC_ConfigChannel+0x20a>
 800240e:	2208      	movs	r2, #8
 8002410:	e744      	b.n	800229c <HAL_ADC_ConfigChannel+0x94>
 8002412:	0582      	lsls	r2, r0, #22
 8002414:	d501      	bpl.n	800241a <HAL_ADC_ConfigChannel+0x212>
 8002416:	2209      	movs	r2, #9
 8002418:	e740      	b.n	800229c <HAL_ADC_ConfigChannel+0x94>
 800241a:	0542      	lsls	r2, r0, #21
 800241c:	d501      	bpl.n	8002422 <HAL_ADC_ConfigChannel+0x21a>
 800241e:	220a      	movs	r2, #10
 8002420:	e73c      	b.n	800229c <HAL_ADC_ConfigChannel+0x94>
 8002422:	0502      	lsls	r2, r0, #20
 8002424:	d501      	bpl.n	800242a <HAL_ADC_ConfigChannel+0x222>
 8002426:	220b      	movs	r2, #11
 8002428:	e738      	b.n	800229c <HAL_ADC_ConfigChannel+0x94>
 800242a:	04c2      	lsls	r2, r0, #19
 800242c:	d501      	bpl.n	8002432 <HAL_ADC_ConfigChannel+0x22a>
 800242e:	220c      	movs	r2, #12
 8002430:	e734      	b.n	800229c <HAL_ADC_ConfigChannel+0x94>
 8002432:	0482      	lsls	r2, r0, #18
 8002434:	d501      	bpl.n	800243a <HAL_ADC_ConfigChannel+0x232>
 8002436:	220d      	movs	r2, #13
 8002438:	e730      	b.n	800229c <HAL_ADC_ConfigChannel+0x94>
 800243a:	0442      	lsls	r2, r0, #17
 800243c:	d501      	bpl.n	8002442 <HAL_ADC_ConfigChannel+0x23a>
 800243e:	220e      	movs	r2, #14
 8002440:	e72c      	b.n	800229c <HAL_ADC_ConfigChannel+0x94>
 8002442:	0402      	lsls	r2, r0, #16
 8002444:	d504      	bpl.n	8002450 <HAL_ADC_ConfigChannel+0x248>
 8002446:	465a      	mov	r2, fp
 8002448:	4665      	mov	r5, ip
 800244a:	432a      	orrs	r2, r5
 800244c:	4691      	mov	r9, r2
 800244e:	e72a      	b.n	80022a6 <HAL_ADC_ConfigChannel+0x9e>
 8002450:	03c2      	lsls	r2, r0, #15
 8002452:	d501      	bpl.n	8002458 <HAL_ADC_ConfigChannel+0x250>
 8002454:	2210      	movs	r2, #16
 8002456:	e721      	b.n	800229c <HAL_ADC_ConfigChannel+0x94>
 8002458:	0382      	lsls	r2, r0, #14
 800245a:	d501      	bpl.n	8002460 <HAL_ADC_ConfigChannel+0x258>
 800245c:	2211      	movs	r2, #17
 800245e:	e71d      	b.n	800229c <HAL_ADC_ConfigChannel+0x94>
 8002460:	0342      	lsls	r2, r0, #13
 8002462:	d400      	bmi.n	8002466 <HAL_ADC_ConfigChannel+0x25e>
 8002464:	e71f      	b.n	80022a6 <HAL_ADC_ConfigChannel+0x9e>
 8002466:	2212      	movs	r2, #18
 8002468:	e718      	b.n	800229c <HAL_ADC_ConfigChannel+0x94>
 800246a:	46c0      	nop			@ (mov r8, r8)
 800246c:	07ffff00 	.word	0x07ffff00
 8002470:	40012708 	.word	0x40012708
 8002474:	b0001000 	.word	0xb0001000
 8002478:	b8004000 	.word	0xb8004000
 800247c:	b4002000 	.word	0xb4002000
 8002480:	fe3fffff 	.word	0xfe3fffff
 8002484:	20000000 	.word	0x20000000
 8002488:	00030d40 	.word	0x00030d40

0800248c <ADC_ConversionStop>:
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800248c:	6802      	ldr	r2, [r0, #0]
{
 800248e:	b570      	push	{r4, r5, r6, lr}
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002490:	6893      	ldr	r3, [r2, #8]
 8002492:	0004      	movs	r4, r0
 8002494:	075b      	lsls	r3, r3, #29
 8002496:	d516      	bpl.n	80024c6 <ADC_ConversionStop+0x3a>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002498:	6893      	ldr	r3, [r2, #8]
 800249a:	079b      	lsls	r3, r3, #30
 800249c:	d515      	bpl.n	80024ca <ADC_ConversionStop+0x3e>
    tickstart = HAL_GetTick();
 800249e:	f7ff fcd7 	bl	8001e50 <HAL_GetTick>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 80024a2:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();
 80024a4:	0006      	movs	r6, r0
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 80024a6:	689b      	ldr	r3, [r3, #8]
 80024a8:	075b      	lsls	r3, r3, #29
 80024aa:	d50c      	bpl.n	80024c6 <ADC_ConversionStop+0x3a>
        if ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 80024ac:	2504      	movs	r5, #4
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80024ae:	f7ff fccf 	bl	8001e50 <HAL_GetTick>
        if ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 80024b2:	6823      	ldr	r3, [r4, #0]
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80024b4:	1b80      	subs	r0, r0, r6
 80024b6:	2802      	cmp	r0, #2
 80024b8:	d902      	bls.n	80024c0 <ADC_ConversionStop+0x34>
        if ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 80024ba:	689a      	ldr	r2, [r3, #8]
 80024bc:	4215      	tst	r5, r2
 80024be:	d112      	bne.n	80024e6 <ADC_ConversionStop+0x5a>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 80024c0:	689b      	ldr	r3, [r3, #8]
 80024c2:	421d      	tst	r5, r3
 80024c4:	d1f3      	bne.n	80024ae <ADC_ConversionStop+0x22>
  return HAL_OK;
 80024c6:	2000      	movs	r0, #0
}
 80024c8:	bd70      	pop	{r4, r5, r6, pc}
  MODIFY_REG(ADCx->CR,
 80024ca:	6893      	ldr	r3, [r2, #8]
 80024cc:	490b      	ldr	r1, [pc, #44]	@ (80024fc <ADC_ConversionStop+0x70>)
 80024ce:	400b      	ands	r3, r1
 80024d0:	2110      	movs	r1, #16
 80024d2:	430b      	orrs	r3, r1
 80024d4:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 80024d6:	f7ff fcbb 	bl	8001e50 <HAL_GetTick>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 80024da:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();
 80024dc:	0006      	movs	r6, r0
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 80024de:	689b      	ldr	r3, [r3, #8]
 80024e0:	075b      	lsls	r3, r3, #29
 80024e2:	d4e3      	bmi.n	80024ac <ADC_ConversionStop+0x20>
 80024e4:	e7ef      	b.n	80024c6 <ADC_ConversionStop+0x3a>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024e6:	2210      	movs	r2, #16
 80024e8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024ea:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024ec:	4313      	orrs	r3, r2
 80024ee:	65a3      	str	r3, [r4, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024f0:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80024f2:	3a0f      	subs	r2, #15
 80024f4:	4313      	orrs	r3, r2
 80024f6:	65e3      	str	r3, [r4, #92]	@ 0x5c
          return HAL_ERROR;
 80024f8:	e7e6      	b.n	80024c8 <ADC_ConversionStop+0x3c>
 80024fa:	46c0      	nop			@ (mov r8, r8)
 80024fc:	7fffffe8 	.word	0x7fffffe8

08002500 <ADC_Enable>:
  __IO uint32_t wait_loop_index = 0UL;
 8002500:	2300      	movs	r3, #0
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002502:	2201      	movs	r2, #1
{
 8002504:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002506:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0UL;
 8002508:	9301      	str	r3, [sp, #4]
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800250a:	6803      	ldr	r3, [r0, #0]
{
 800250c:	0004      	movs	r4, r0
 800250e:	6899      	ldr	r1, [r3, #8]
 8002510:	420a      	tst	r2, r1
 8002512:	d11f      	bne.n	8002554 <ADC_Enable+0x54>
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8002514:	6898      	ldr	r0, [r3, #8]
 8002516:	4928      	ldr	r1, [pc, #160]	@ (80025b8 <ADC_Enable+0xb8>)
 8002518:	4208      	tst	r0, r1
 800251a:	d11e      	bne.n	800255a <ADC_Enable+0x5a>
  MODIFY_REG(ADCx->CR,
 800251c:	6899      	ldr	r1, [r3, #8]
 800251e:	4827      	ldr	r0, [pc, #156]	@ (80025bc <ADC_Enable+0xbc>)
 8002520:	4001      	ands	r1, r0
 8002522:	430a      	orrs	r2, r1
 8002524:	609a      	str	r2, [r3, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002526:	4b26      	ldr	r3, [pc, #152]	@ (80025c0 <ADC_Enable+0xc0>)
 8002528:	681b      	ldr	r3, [r3, #0]
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 800252a:	021b      	lsls	r3, r3, #8
 800252c:	d50f      	bpl.n	800254e <ADC_Enable+0x4e>
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800252e:	4b25      	ldr	r3, [pc, #148]	@ (80025c4 <ADC_Enable+0xc4>)
 8002530:	4925      	ldr	r1, [pc, #148]	@ (80025c8 <ADC_Enable+0xc8>)
 8002532:	6818      	ldr	r0, [r3, #0]
 8002534:	f7fd fde6 	bl	8000104 <__udivsi3>
 8002538:	3001      	adds	r0, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 800253a:	9001      	str	r0, [sp, #4]
      while (wait_loop_index != 0UL)
 800253c:	9b01      	ldr	r3, [sp, #4]
 800253e:	2b00      	cmp	r3, #0
 8002540:	d005      	beq.n	800254e <ADC_Enable+0x4e>
        wait_loop_index--;
 8002542:	9b01      	ldr	r3, [sp, #4]
 8002544:	3b01      	subs	r3, #1
 8002546:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 8002548:	9b01      	ldr	r3, [sp, #4]
 800254a:	2b00      	cmp	r3, #0
 800254c:	d1f9      	bne.n	8002542 <ADC_Enable+0x42>
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 800254e:	7e63      	ldrb	r3, [r4, #25]
 8002550:	2b01      	cmp	r3, #1
 8002552:	d10b      	bne.n	800256c <ADC_Enable+0x6c>
  return HAL_OK;
 8002554:	2000      	movs	r0, #0
}
 8002556:	b003      	add	sp, #12
 8002558:	bdf0      	pop	{r4, r5, r6, r7, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800255a:	2110      	movs	r1, #16
 800255c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
      return HAL_ERROR;
 800255e:	2001      	movs	r0, #1
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002560:	430b      	orrs	r3, r1
 8002562:	65a3      	str	r3, [r4, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002564:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8002566:	4313      	orrs	r3, r2
 8002568:	65e3      	str	r3, [r4, #92]	@ 0x5c
      return HAL_ERROR;
 800256a:	e7f4      	b.n	8002556 <ADC_Enable+0x56>
      tickstart = HAL_GetTick();
 800256c:	f7ff fc70 	bl	8001e50 <HAL_GetTick>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002570:	6823      	ldr	r3, [r4, #0]
      tickstart = HAL_GetTick();
 8002572:	0006      	movs	r6, r0
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002574:	681a      	ldr	r2, [r3, #0]
 8002576:	07d2      	lsls	r2, r2, #31
 8002578:	d4ec      	bmi.n	8002554 <ADC_Enable+0x54>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800257a:	2501      	movs	r5, #1
  MODIFY_REG(ADCx->CR,
 800257c:	4f0f      	ldr	r7, [pc, #60]	@ (80025bc <ADC_Enable+0xbc>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800257e:	689a      	ldr	r2, [r3, #8]
 8002580:	4215      	tst	r5, r2
 8002582:	d103      	bne.n	800258c <ADC_Enable+0x8c>
  MODIFY_REG(ADCx->CR,
 8002584:	689a      	ldr	r2, [r3, #8]
 8002586:	403a      	ands	r2, r7
 8002588:	432a      	orrs	r2, r5
 800258a:	609a      	str	r2, [r3, #8]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800258c:	f7ff fc60 	bl	8001e50 <HAL_GetTick>
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002590:	6823      	ldr	r3, [r4, #0]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002592:	1b80      	subs	r0, r0, r6
 8002594:	2802      	cmp	r0, #2
 8002596:	d902      	bls.n	800259e <ADC_Enable+0x9e>
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002598:	681a      	ldr	r2, [r3, #0]
 800259a:	4215      	tst	r5, r2
 800259c:	d003      	beq.n	80025a6 <ADC_Enable+0xa6>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800259e:	681a      	ldr	r2, [r3, #0]
 80025a0:	4215      	tst	r5, r2
 80025a2:	d0ec      	beq.n	800257e <ADC_Enable+0x7e>
 80025a4:	e7d6      	b.n	8002554 <ADC_Enable+0x54>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80025a6:	2210      	movs	r2, #16
 80025a8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
      return HAL_ERROR;
 80025aa:	2001      	movs	r0, #1
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80025ac:	4313      	orrs	r3, r2
 80025ae:	65a3      	str	r3, [r4, #88]	@ 0x58
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025b0:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80025b2:	432b      	orrs	r3, r5
 80025b4:	65e3      	str	r3, [r4, #92]	@ 0x5c
            return HAL_ERROR;
 80025b6:	e7ce      	b.n	8002556 <ADC_Enable+0x56>
 80025b8:	80000017 	.word	0x80000017
 80025bc:	7fffffe8 	.word	0x7fffffe8
 80025c0:	40012708 	.word	0x40012708
 80025c4:	20000000 	.word	0x20000000
 80025c8:	00030d40 	.word	0x00030d40

080025cc <HAL_ADC_Start_DMA>:
{
 80025cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80025ce:	46c6      	mov	lr, r8
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80025d0:	6805      	ldr	r5, [r0, #0]
{
 80025d2:	0004      	movs	r4, r0
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80025d4:	68ae      	ldr	r6, [r5, #8]
 80025d6:	4688      	mov	r8, r1
 80025d8:	0017      	movs	r7, r2
    __HAL_LOCK(hadc);
 80025da:	2002      	movs	r0, #2
{
 80025dc:	b500      	push	{lr}
 80025de:	0776      	lsls	r6, r6, #29
 80025e0:	d414      	bmi.n	800260c <HAL_ADC_Start_DMA+0x40>
    __HAL_LOCK(hadc);
 80025e2:	2254      	movs	r2, #84	@ 0x54
 80025e4:	5ca3      	ldrb	r3, [r4, r2]
 80025e6:	2b01      	cmp	r3, #1
 80025e8:	d010      	beq.n	800260c <HAL_ADC_Start_DMA+0x40>
 80025ea:	2301      	movs	r3, #1
 80025ec:	54a3      	strb	r3, [r4, r2]
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) == 0UL)
 80025ee:	68ea      	ldr	r2, [r5, #12]
 80025f0:	4213      	tst	r3, r2
 80025f2:	d106      	bne.n	8002602 <HAL_ADC_Start_DMA+0x36>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80025f4:	68aa      	ldr	r2, [r5, #8]
 80025f6:	4213      	tst	r3, r2
 80025f8:	d131      	bne.n	800265e <HAL_ADC_Start_DMA+0x92>
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 80025fa:	2201      	movs	r2, #1
 80025fc:	68eb      	ldr	r3, [r5, #12]
 80025fe:	4313      	orrs	r3, r2
 8002600:	60eb      	str	r3, [r5, #12]
    tmp_hal_status = ADC_Enable(hadc);
 8002602:	0020      	movs	r0, r4
 8002604:	f7ff ff7c 	bl	8002500 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8002608:	2800      	cmp	r0, #0
 800260a:	d002      	beq.n	8002612 <HAL_ADC_Start_DMA+0x46>
}
 800260c:	bc80      	pop	{r7}
 800260e:	46b8      	mov	r8, r7
 8002610:	bdf0      	pop	{r4, r5, r6, r7, pc}
      ADC_STATE_CLR_SET(hadc->State,
 8002612:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8002614:	4b15      	ldr	r3, [pc, #84]	@ (800266c <HAL_ADC_Start_DMA+0xa0>)
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002616:	6d25      	ldr	r5, [r4, #80]	@ 0x50
      ADC_STATE_CLR_SET(hadc->State,
 8002618:	401a      	ands	r2, r3
 800261a:	2380      	movs	r3, #128	@ 0x80
 800261c:	005b      	lsls	r3, r3, #1
 800261e:	4313      	orrs	r3, r2
 8002620:	65a3      	str	r3, [r4, #88]	@ 0x58
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002622:	4b13      	ldr	r3, [pc, #76]	@ (8002670 <HAL_ADC_Start_DMA+0xa4>)
      ADC_CLEAR_ERRORCODE(hadc);
 8002624:	65e0      	str	r0, [r4, #92]	@ 0x5c
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002626:	62eb      	str	r3, [r5, #44]	@ 0x2c
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002628:	4b12      	ldr	r3, [pc, #72]	@ (8002674 <HAL_ADC_Start_DMA+0xa8>)
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800262a:	2210      	movs	r2, #16
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800262c:	632b      	str	r3, [r5, #48]	@ 0x30
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800262e:	4b12      	ldr	r3, [pc, #72]	@ (8002678 <HAL_ADC_Start_DMA+0xac>)
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002630:	6821      	ldr	r1, [r4, #0]
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002632:	636b      	str	r3, [r5, #52]	@ 0x34
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002634:	231c      	movs	r3, #28
 8002636:	600b      	str	r3, [r1, #0]
      __HAL_UNLOCK(hadc);
 8002638:	3338      	adds	r3, #56	@ 0x38
 800263a:	54e0      	strb	r0, [r4, r3]
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800263c:	684b      	ldr	r3, [r1, #4]
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800263e:	0028      	movs	r0, r5
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002640:	4313      	orrs	r3, r2
 8002642:	604b      	str	r3, [r1, #4]
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002644:	4642      	mov	r2, r8
 8002646:	003b      	movs	r3, r7
 8002648:	3140      	adds	r1, #64	@ 0x40
 800264a:	f000 f8f9 	bl	8002840 <HAL_DMA_Start_IT>
      LL_ADC_REG_StartConversion(hadc->Instance);
 800264e:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8002650:	490a      	ldr	r1, [pc, #40]	@ (800267c <HAL_ADC_Start_DMA+0xb0>)
 8002652:	6893      	ldr	r3, [r2, #8]
 8002654:	400b      	ands	r3, r1
 8002656:	2104      	movs	r1, #4
 8002658:	430b      	orrs	r3, r1
 800265a:	6093      	str	r3, [r2, #8]
}
 800265c:	e7d6      	b.n	800260c <HAL_ADC_Start_DMA+0x40>
  MODIFY_REG(ADCx->CR,
 800265e:	68ab      	ldr	r3, [r5, #8]
 8002660:	4a06      	ldr	r2, [pc, #24]	@ (800267c <HAL_ADC_Start_DMA+0xb0>)
 8002662:	4013      	ands	r3, r2
 8002664:	4303      	orrs	r3, r0
 8002666:	60ab      	str	r3, [r5, #8]
}
 8002668:	e7c7      	b.n	80025fa <HAL_ADC_Start_DMA+0x2e>
 800266a:	46c0      	nop			@ (mov r8, r8)
 800266c:	fffff0fe 	.word	0xfffff0fe
 8002670:	08001e5d 	.word	0x08001e5d
 8002674:	08001edd 	.word	0x08001edd
 8002678:	08001ee9 	.word	0x08001ee9
 800267c:	7fffffe8 	.word	0x7fffffe8

08002680 <ADC_Disable>:
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002680:	2202      	movs	r2, #2
{
 8002682:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002684:	6803      	ldr	r3, [r0, #0]
{
 8002686:	0004      	movs	r4, r0
 8002688:	6899      	ldr	r1, [r3, #8]
 800268a:	420a      	tst	r2, r1
 800268c:	d002      	beq.n	8002694 <ADC_Disable+0x14>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800268e:	689b      	ldr	r3, [r3, #8]
  return HAL_OK;
 8002690:	2000      	movs	r0, #0
}
 8002692:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002694:	2101      	movs	r1, #1
 8002696:	6898      	ldr	r0, [r3, #8]
 8002698:	4201      	tst	r1, r0
 800269a:	d0f9      	beq.n	8002690 <ADC_Disable+0x10>
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800269c:	2705      	movs	r7, #5
 800269e:	6898      	ldr	r0, [r3, #8]
 80026a0:	4007      	ands	r7, r0
 80026a2:	2f01      	cmp	r7, #1
 80026a4:	d008      	beq.n	80026b8 <ADC_Disable+0x38>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026a6:	2210      	movs	r2, #16
 80026a8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
      return HAL_ERROR;
 80026aa:	2001      	movs	r0, #1
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026ac:	4313      	orrs	r3, r2
 80026ae:	65a3      	str	r3, [r4, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026b0:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80026b2:	430b      	orrs	r3, r1
 80026b4:	65e3      	str	r3, [r4, #92]	@ 0x5c
      return HAL_ERROR;
 80026b6:	e7ec      	b.n	8002692 <ADC_Disable+0x12>
  MODIFY_REG(ADCx->CR,
 80026b8:	6899      	ldr	r1, [r3, #8]
 80026ba:	4812      	ldr	r0, [pc, #72]	@ (8002704 <ADC_Disable+0x84>)
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80026bc:	2501      	movs	r5, #1
 80026be:	4001      	ands	r1, r0
 80026c0:	430a      	orrs	r2, r1
 80026c2:	609a      	str	r2, [r3, #8]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80026c4:	2203      	movs	r2, #3
 80026c6:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 80026c8:	f7ff fbc2 	bl	8001e50 <HAL_GetTick>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80026cc:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();
 80026ce:	0006      	movs	r6, r0
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80026d0:	689b      	ldr	r3, [r3, #8]
 80026d2:	421f      	tst	r7, r3
 80026d4:	d0dc      	beq.n	8002690 <ADC_Disable+0x10>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80026d6:	f7ff fbbb 	bl	8001e50 <HAL_GetTick>
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80026da:	6823      	ldr	r3, [r4, #0]
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80026dc:	1b80      	subs	r0, r0, r6
 80026de:	2802      	cmp	r0, #2
 80026e0:	d902      	bls.n	80026e8 <ADC_Disable+0x68>
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80026e2:	689a      	ldr	r2, [r3, #8]
 80026e4:	4215      	tst	r5, r2
 80026e6:	d103      	bne.n	80026f0 <ADC_Disable+0x70>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80026e8:	689b      	ldr	r3, [r3, #8]
 80026ea:	421d      	tst	r5, r3
 80026ec:	d1f3      	bne.n	80026d6 <ADC_Disable+0x56>
 80026ee:	e7cf      	b.n	8002690 <ADC_Disable+0x10>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026f0:	2210      	movs	r2, #16
 80026f2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
      return HAL_ERROR;
 80026f4:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026f6:	4313      	orrs	r3, r2
 80026f8:	65a3      	str	r3, [r4, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026fa:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80026fc:	432b      	orrs	r3, r5
 80026fe:	65e3      	str	r3, [r4, #92]	@ 0x5c
          return HAL_ERROR;
 8002700:	e7c7      	b.n	8002692 <ADC_Disable+0x12>
 8002702:	46c0      	nop			@ (mov r8, r8)
 8002704:	7fffffe8 	.word	0x7fffffe8

08002708 <HAL_ADC_Stop_DMA>:
  __HAL_LOCK(hadc);
 8002708:	2354      	movs	r3, #84	@ 0x54
{
 800270a:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hadc);
 800270c:	5cc2      	ldrb	r2, [r0, r3]
{
 800270e:	0004      	movs	r4, r0
  __HAL_LOCK(hadc);
 8002710:	2a01      	cmp	r2, #1
 8002712:	d025      	beq.n	8002760 <HAL_ADC_Stop_DMA+0x58>
 8002714:	2201      	movs	r2, #1
 8002716:	54c2      	strb	r2, [r0, r3]
  tmp_hal_status = ADC_ConversionStop(hadc);
 8002718:	f7ff feb8 	bl	800248c <ADC_ConversionStop>
 800271c:	1e05      	subs	r5, r0, #0
  if (tmp_hal_status == HAL_OK)
 800271e:	d11a      	bne.n	8002756 <HAL_ADC_Stop_DMA+0x4e>
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8002720:	2325      	movs	r3, #37	@ 0x25
 8002722:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 8002724:	5cc3      	ldrb	r3, [r0, r3]
 8002726:	2b02      	cmp	r3, #2
 8002728:	d01c      	beq.n	8002764 <HAL_ADC_Stop_DMA+0x5c>
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 800272a:	2110      	movs	r1, #16
 800272c:	6822      	ldr	r2, [r4, #0]
      tmp_hal_status = ADC_Disable(hadc);
 800272e:	0020      	movs	r0, r4
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8002730:	6853      	ldr	r3, [r2, #4]
 8002732:	438b      	bics	r3, r1
 8002734:	6053      	str	r3, [r2, #4]
      tmp_hal_status = ADC_Disable(hadc);
 8002736:	f7ff ffa3 	bl	8002680 <ADC_Disable>
 800273a:	1e05      	subs	r5, r0, #0
    if (tmp_hal_status == HAL_OK)
 800273c:	d106      	bne.n	800274c <HAL_ADC_Stop_DMA+0x44>
      ADC_STATE_CLR_SET(hadc->State,
 800273e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8002740:	4a13      	ldr	r2, [pc, #76]	@ (8002790 <HAL_ADC_Stop_DMA+0x88>)
 8002742:	4013      	ands	r3, r2
 8002744:	3204      	adds	r2, #4
 8002746:	32ff      	adds	r2, #255	@ 0xff
 8002748:	4313      	orrs	r3, r2
 800274a:	65a3      	str	r3, [r4, #88]	@ 0x58
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN);
 800274c:	2101      	movs	r1, #1
 800274e:	6822      	ldr	r2, [r4, #0]
 8002750:	68d3      	ldr	r3, [r2, #12]
 8002752:	438b      	bics	r3, r1
 8002754:	60d3      	str	r3, [r2, #12]
  __HAL_UNLOCK(hadc);
 8002756:	2354      	movs	r3, #84	@ 0x54
 8002758:	2200      	movs	r2, #0
 800275a:	54e2      	strb	r2, [r4, r3]
}
 800275c:	0028      	movs	r0, r5
 800275e:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(hadc);
 8002760:	2502      	movs	r5, #2
 8002762:	e7fb      	b.n	800275c <HAL_ADC_Stop_DMA+0x54>
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8002764:	f000 f8d4 	bl	8002910 <HAL_DMA_Abort>
 8002768:	1e05      	subs	r5, r0, #0
      if (tmp_hal_status != HAL_OK)
 800276a:	d0de      	beq.n	800272a <HAL_ADC_Stop_DMA+0x22>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800276c:	2240      	movs	r2, #64	@ 0x40
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 800276e:	2110      	movs	r1, #16
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002770:	6da3      	ldr	r3, [r4, #88]	@ 0x58
      (void)ADC_Disable(hadc);
 8002772:	0020      	movs	r0, r4
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002774:	4313      	orrs	r3, r2
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8002776:	6822      	ldr	r2, [r4, #0]
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002778:	65a3      	str	r3, [r4, #88]	@ 0x58
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 800277a:	6853      	ldr	r3, [r2, #4]
 800277c:	438b      	bics	r3, r1
 800277e:	6053      	str	r3, [r2, #4]
      (void)ADC_Disable(hadc);
 8002780:	f7ff ff7e 	bl	8002680 <ADC_Disable>
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN);
 8002784:	2101      	movs	r1, #1
 8002786:	6822      	ldr	r2, [r4, #0]
 8002788:	68d3      	ldr	r3, [r2, #12]
 800278a:	438b      	bics	r3, r1
 800278c:	60d3      	str	r3, [r2, #12]
 800278e:	e7e2      	b.n	8002756 <HAL_ADC_Stop_DMA+0x4e>
 8002790:	fffffefe 	.word	0xfffffefe

08002794 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8002794:	4770      	bx	lr
 8002796:	46c0      	nop			@ (mov r8, r8)

08002798 <HAL_ADCEx_LevelOutOfWindow3Callback>:
/**
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
 8002798:	4770      	bx	lr
 800279a:	46c0      	nop			@ (mov r8, r8)

0800279c <HAL_ADCEx_EndOfSamplingCallback>:
/**
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
 800279c:	4770      	bx	lr
 800279e:	46c0      	nop			@ (mov r8, r8)

080027a0 <HAL_NVIC_SetPriority>:
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80027a0:	22ff      	movs	r2, #255	@ 0xff
 80027a2:	2303      	movs	r3, #3
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027a4:	b510      	push	{r4, lr}
 80027a6:	0014      	movs	r4, r2
 80027a8:	4003      	ands	r3, r0
 80027aa:	00db      	lsls	r3, r3, #3
 80027ac:	409c      	lsls	r4, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80027ae:	0189      	lsls	r1, r1, #6
 80027b0:	400a      	ands	r2, r1
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80027b2:	43e4      	mvns	r4, r4
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80027b4:	409a      	lsls	r2, r3
  if ((int32_t)(IRQn) >= 0)
 80027b6:	2800      	cmp	r0, #0
 80027b8:	db0b      	blt.n	80027d2 <HAL_NVIC_SetPriority+0x32>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80027ba:	4b0c      	ldr	r3, [pc, #48]	@ (80027ec <HAL_NVIC_SetPriority+0x4c>)
 80027bc:	21c0      	movs	r1, #192	@ 0xc0
 80027be:	469c      	mov	ip, r3
 80027c0:	0880      	lsrs	r0, r0, #2
 80027c2:	0080      	lsls	r0, r0, #2
 80027c4:	4460      	add	r0, ip
 80027c6:	0089      	lsls	r1, r1, #2
 80027c8:	5843      	ldr	r3, [r0, r1]
 80027ca:	4023      	ands	r3, r4
 80027cc:	4313      	orrs	r3, r2
 80027ce:	5043      	str	r3, [r0, r1]
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
}
 80027d0:	bd10      	pop	{r4, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80027d2:	230f      	movs	r3, #15
 80027d4:	4906      	ldr	r1, [pc, #24]	@ (80027f0 <HAL_NVIC_SetPriority+0x50>)
 80027d6:	4003      	ands	r3, r0
 80027d8:	468c      	mov	ip, r1
 80027da:	3b08      	subs	r3, #8
 80027dc:	089b      	lsrs	r3, r3, #2
 80027de:	009b      	lsls	r3, r3, #2
 80027e0:	4463      	add	r3, ip
 80027e2:	69d9      	ldr	r1, [r3, #28]
 80027e4:	400c      	ands	r4, r1
 80027e6:	4314      	orrs	r4, r2
 80027e8:	61dc      	str	r4, [r3, #28]
 80027ea:	e7f1      	b.n	80027d0 <HAL_NVIC_SetPriority+0x30>
 80027ec:	e000e100 	.word	0xe000e100
 80027f0:	e000ed00 	.word	0xe000ed00

080027f4 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80027f4:	2800      	cmp	r0, #0
 80027f6:	db05      	blt.n	8002804 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80027f8:	221f      	movs	r2, #31
 80027fa:	2301      	movs	r3, #1
 80027fc:	4002      	ands	r2, r0
 80027fe:	4093      	lsls	r3, r2
 8002800:	4a01      	ldr	r2, [pc, #4]	@ (8002808 <HAL_NVIC_EnableIRQ+0x14>)
 8002802:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8002804:	4770      	bx	lr
 8002806:	46c0      	nop			@ (mov r8, r8)
 8002808:	e000e100 	.word	0xe000e100

0800280c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800280c:	2280      	movs	r2, #128	@ 0x80
 800280e:	1e43      	subs	r3, r0, #1
 8002810:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 8002812:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002814:	4293      	cmp	r3, r2
 8002816:	d20e      	bcs.n	8002836 <HAL_SYSTICK_Config+0x2a>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002818:	21c0      	movs	r1, #192	@ 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800281a:	4a07      	ldr	r2, [pc, #28]	@ (8002838 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800281c:	4807      	ldr	r0, [pc, #28]	@ (800283c <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800281e:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002820:	6a03      	ldr	r3, [r0, #32]
 8002822:	0609      	lsls	r1, r1, #24
 8002824:	021b      	lsls	r3, r3, #8
 8002826:	0a1b      	lsrs	r3, r3, #8
 8002828:	430b      	orrs	r3, r1
 800282a:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800282c:	2300      	movs	r3, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800282e:	2000      	movs	r0, #0
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002830:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002832:	3307      	adds	r3, #7
 8002834:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
  return SysTick_Config(TicksNumb);
}
 8002836:	4770      	bx	lr
 8002838:	e000e010 	.word	0xe000e010
 800283c:	e000ed00 	.word	0xe000ed00

08002840 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8002840:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002842:	46c6      	mov	lr, r8

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002844:	2424      	movs	r4, #36	@ 0x24
{
 8002846:	b500      	push	{lr}
  __HAL_LOCK(hdma);
 8002848:	5d05      	ldrb	r5, [r0, r4]
 800284a:	2d01      	cmp	r5, #1
 800284c:	d04f      	beq.n	80028ee <HAL_DMA_Start_IT+0xae>
 800284e:	2501      	movs	r5, #1

  if (hdma->State == HAL_DMA_STATE_READY)
 8002850:	2625      	movs	r6, #37	@ 0x25
  __HAL_LOCK(hdma);
 8002852:	5505      	strb	r5, [r0, r4]
  if (hdma->State == HAL_DMA_STATE_READY)
 8002854:	5d85      	ldrb	r5, [r0, r6]
 8002856:	b2ef      	uxtb	r7, r5
 8002858:	2d01      	cmp	r5, #1
 800285a:	d007      	beq.n	800286c <HAL_DMA_Start_IT+0x2c>
    __HAL_DMA_ENABLE(hdma);
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 800285c:	2380      	movs	r3, #128	@ 0x80
 800285e:	63c3      	str	r3, [r0, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002860:	2300      	movs	r3, #0
 8002862:	5503      	strb	r3, [r0, r4]

    /* Return error status */
    status = HAL_ERROR;
 8002864:	2001      	movs	r0, #1
  }

  return status;
}
 8002866:	bc80      	pop	{r7}
 8002868:	46b8      	mov	r8, r7
 800286a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 800286c:	3c22      	subs	r4, #34	@ 0x22
 800286e:	5584      	strb	r4, [r0, r6]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002870:	2400      	movs	r4, #0
 8002872:	63c4      	str	r4, [r0, #60]	@ 0x3c
    __HAL_DMA_DISABLE(hdma);
 8002874:	6804      	ldr	r4, [r0, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002876:	6cc6      	ldr	r6, [r0, #76]	@ 0x4c
    __HAL_DMA_DISABLE(hdma);
 8002878:	6825      	ldr	r5, [r4, #0]
 800287a:	43bd      	bics	r5, r7
 800287c:	6025      	str	r5, [r4, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800287e:	6c85      	ldr	r5, [r0, #72]	@ 0x48
 8002880:	606e      	str	r6, [r5, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8002882:	6d06      	ldr	r6, [r0, #80]	@ 0x50
 8002884:	2e00      	cmp	r6, #0
 8002886:	d002      	beq.n	800288e <HAL_DMA_Start_IT+0x4e>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002888:	6d45      	ldr	r5, [r0, #84]	@ 0x54
 800288a:	6d87      	ldr	r7, [r0, #88]	@ 0x58
 800288c:	606f      	str	r7, [r5, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 800288e:	4d1f      	ldr	r5, [pc, #124]	@ (800290c <HAL_DMA_Start_IT+0xcc>)
 8002890:	6c07      	ldr	r7, [r0, #64]	@ 0x40
 8002892:	46ac      	mov	ip, r5
 8002894:	686d      	ldr	r5, [r5, #4]
 8002896:	46a8      	mov	r8, r5
 8002898:	251c      	movs	r5, #28
 800289a:	402f      	ands	r7, r5
 800289c:	3d1b      	subs	r5, #27
 800289e:	40bd      	lsls	r5, r7
 80028a0:	4647      	mov	r7, r8
 80028a2:	433d      	orrs	r5, r7
 80028a4:	4667      	mov	r7, ip
 80028a6:	607d      	str	r5, [r7, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80028a8:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80028aa:	6883      	ldr	r3, [r0, #8]
 80028ac:	2b10      	cmp	r3, #16
 80028ae:	d020      	beq.n	80028f2 <HAL_DMA_Start_IT+0xb2>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 80028b0:	60a1      	str	r1, [r4, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 80028b2:	60e2      	str	r2, [r4, #12]
    if (NULL != hdma->XferHalfCpltCallback)
 80028b4:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d01e      	beq.n	80028f8 <HAL_DMA_Start_IT+0xb8>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80028ba:	220e      	movs	r2, #14
 80028bc:	6823      	ldr	r3, [r4, #0]
 80028be:	4313      	orrs	r3, r2
 80028c0:	6023      	str	r3, [r4, #0]
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80028c2:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 80028c4:	6813      	ldr	r3, [r2, #0]
 80028c6:	03db      	lsls	r3, r3, #15
 80028c8:	d504      	bpl.n	80028d4 <HAL_DMA_Start_IT+0x94>
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80028ca:	2380      	movs	r3, #128	@ 0x80
 80028cc:	6811      	ldr	r1, [r2, #0]
 80028ce:	005b      	lsls	r3, r3, #1
 80028d0:	430b      	orrs	r3, r1
 80028d2:	6013      	str	r3, [r2, #0]
    if (hdma->DMAmuxRequestGen != 0U)
 80028d4:	2e00      	cmp	r6, #0
 80028d6:	d004      	beq.n	80028e2 <HAL_DMA_Start_IT+0xa2>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80028d8:	2380      	movs	r3, #128	@ 0x80
 80028da:	6832      	ldr	r2, [r6, #0]
 80028dc:	005b      	lsls	r3, r3, #1
 80028de:	4313      	orrs	r3, r2
 80028e0:	6033      	str	r3, [r6, #0]
    __HAL_DMA_ENABLE(hdma);
 80028e2:	2201      	movs	r2, #1
 80028e4:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80028e6:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 80028e8:	4313      	orrs	r3, r2
 80028ea:	6023      	str	r3, [r4, #0]
 80028ec:	e7bb      	b.n	8002866 <HAL_DMA_Start_IT+0x26>
  __HAL_LOCK(hdma);
 80028ee:	2002      	movs	r0, #2
 80028f0:	e7b9      	b.n	8002866 <HAL_DMA_Start_IT+0x26>
    hdma->Instance->CPAR = DstAddress;
 80028f2:	60a2      	str	r2, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 80028f4:	60e1      	str	r1, [r4, #12]
 80028f6:	e7dd      	b.n	80028b4 <HAL_DMA_Start_IT+0x74>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80028f8:	2204      	movs	r2, #4
 80028fa:	6823      	ldr	r3, [r4, #0]
 80028fc:	4393      	bics	r3, r2
 80028fe:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002900:	6823      	ldr	r3, [r4, #0]
 8002902:	3206      	adds	r2, #6
 8002904:	4313      	orrs	r3, r2
 8002906:	6023      	str	r3, [r4, #0]
 8002908:	e7db      	b.n	80028c2 <HAL_DMA_Start_IT+0x82>
 800290a:	46c0      	nop			@ (mov r8, r8)
 800290c:	40020000 	.word	0x40020000

08002910 <HAL_DMA_Abort>:
{
 8002910:	b570      	push	{r4, r5, r6, lr}
  if (NULL == hdma)
 8002912:	2800      	cmp	r0, #0
 8002914:	d032      	beq.n	800297c <HAL_DMA_Abort+0x6c>
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002916:	2325      	movs	r3, #37	@ 0x25
 8002918:	5cc3      	ldrb	r3, [r0, r3]
 800291a:	2b02      	cmp	r3, #2
 800291c:	d129      	bne.n	8002972 <HAL_DMA_Abort+0x62>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800291e:	210e      	movs	r1, #14
 8002920:	6802      	ldr	r2, [r0, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002922:	4c17      	ldr	r4, [pc, #92]	@ (8002980 <HAL_DMA_Abort+0x70>)
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002924:	6813      	ldr	r3, [r2, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
 8002926:	261c      	movs	r6, #28
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002928:	438b      	bics	r3, r1
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800292a:	6c41      	ldr	r1, [r0, #68]	@ 0x44
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800292c:	6013      	str	r3, [r2, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800292e:	680b      	ldr	r3, [r1, #0]
 8002930:	4023      	ands	r3, r4
 8002932:	600b      	str	r3, [r1, #0]
    __HAL_DMA_DISABLE(hdma);
 8002934:	2301      	movs	r3, #1
 8002936:	6811      	ldr	r1, [r2, #0]
 8002938:	4399      	bics	r1, r3
 800293a:	6011      	str	r1, [r2, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
 800293c:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 800293e:	4911      	ldr	r1, [pc, #68]	@ (8002984 <HAL_DMA_Abort+0x74>)
 8002940:	4032      	ands	r2, r6
 8002942:	4093      	lsls	r3, r2
 8002944:	684d      	ldr	r5, [r1, #4]
 8002946:	432b      	orrs	r3, r5
 8002948:	604b      	str	r3, [r1, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800294a:	6cc2      	ldr	r2, [r0, #76]	@ 0x4c
 800294c:	6c83      	ldr	r3, [r0, #72]	@ 0x48
 800294e:	605a      	str	r2, [r3, #4]
    if (hdma->DMAmuxRequestGen != 0U)
 8002950:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 8002952:	2b00      	cmp	r3, #0
 8002954:	d005      	beq.n	8002962 <HAL_DMA_Abort+0x52>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002956:	681a      	ldr	r2, [r3, #0]
 8002958:	4022      	ands	r2, r4
 800295a:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800295c:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 800295e:	6d82      	ldr	r2, [r0, #88]	@ 0x58
 8002960:	605a      	str	r2, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8002962:	2325      	movs	r3, #37	@ 0x25
 8002964:	2201      	movs	r2, #1
 8002966:	54c2      	strb	r2, [r0, r3]
    __HAL_UNLOCK(hdma);
 8002968:	2200      	movs	r2, #0
 800296a:	3b01      	subs	r3, #1
 800296c:	54c2      	strb	r2, [r0, r3]
  return HAL_OK;
 800296e:	2000      	movs	r0, #0
}
 8002970:	bd70      	pop	{r4, r5, r6, pc}
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002972:	2304      	movs	r3, #4
    __HAL_UNLOCK(hdma);
 8002974:	2200      	movs	r2, #0
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002976:	63c3      	str	r3, [r0, #60]	@ 0x3c
    __HAL_UNLOCK(hdma);
 8002978:	3320      	adds	r3, #32
 800297a:	54c2      	strb	r2, [r0, r3]
    return HAL_ERROR;
 800297c:	2001      	movs	r0, #1
 800297e:	e7f7      	b.n	8002970 <HAL_DMA_Abort+0x60>
 8002980:	fffffeff 	.word	0xfffffeff
 8002984:	40020000 	.word	0x40020000

08002988 <HAL_DMA_IRQHandler>:
{
 8002988:	b570      	push	{r4, r5, r6, lr}
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800298a:	211c      	movs	r1, #28
 800298c:	2404      	movs	r4, #4
  uint32_t flag_it = DMA1->ISR;
 800298e:	4b2b      	ldr	r3, [pc, #172]	@ (8002a3c <HAL_DMA_IRQHandler+0xb4>)
  uint32_t source_it = hdma->Instance->CCR;
 8002990:	6806      	ldr	r6, [r0, #0]
  uint32_t flag_it = DMA1->ISR;
 8002992:	681a      	ldr	r2, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002994:	6c03      	ldr	r3, [r0, #64]	@ 0x40
  uint32_t source_it = hdma->Instance->CCR;
 8002996:	6835      	ldr	r5, [r6, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002998:	400b      	ands	r3, r1
 800299a:	0021      	movs	r1, r4
 800299c:	4099      	lsls	r1, r3
 800299e:	420a      	tst	r2, r1
 80029a0:	d010      	beq.n	80029c4 <HAL_DMA_IRQHandler+0x3c>
 80029a2:	422c      	tst	r4, r5
 80029a4:	d00e      	beq.n	80029c4 <HAL_DMA_IRQHandler+0x3c>
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80029a6:	6833      	ldr	r3, [r6, #0]
 80029a8:	069b      	lsls	r3, r3, #26
 80029aa:	d402      	bmi.n	80029b2 <HAL_DMA_IRQHandler+0x2a>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80029ac:	6833      	ldr	r3, [r6, #0]
 80029ae:	43a3      	bics	r3, r4
 80029b0:	6033      	str	r3, [r6, #0]
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 80029b2:	4b22      	ldr	r3, [pc, #136]	@ (8002a3c <HAL_DMA_IRQHandler+0xb4>)
 80029b4:	685a      	ldr	r2, [r3, #4]
 80029b6:	4311      	orrs	r1, r2
 80029b8:	6059      	str	r1, [r3, #4]
      if (hdma->XferHalfCpltCallback != NULL)
 80029ba:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d000      	beq.n	80029c2 <HAL_DMA_IRQHandler+0x3a>
      hdma->XferErrorCallback(hdma);
 80029c0:	4798      	blx	r3
}
 80029c2:	bd70      	pop	{r4, r5, r6, pc}
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 80029c4:	2402      	movs	r4, #2
 80029c6:	0021      	movs	r1, r4
 80029c8:	4099      	lsls	r1, r3
 80029ca:	420a      	tst	r2, r1
 80029cc:	d017      	beq.n	80029fe <HAL_DMA_IRQHandler+0x76>
 80029ce:	422c      	tst	r4, r5
 80029d0:	d015      	beq.n	80029fe <HAL_DMA_IRQHandler+0x76>
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80029d2:	6833      	ldr	r3, [r6, #0]
 80029d4:	069b      	lsls	r3, r3, #26
 80029d6:	d406      	bmi.n	80029e6 <HAL_DMA_IRQHandler+0x5e>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80029d8:	220a      	movs	r2, #10
 80029da:	6833      	ldr	r3, [r6, #0]
 80029dc:	4393      	bics	r3, r2
 80029de:	6033      	str	r3, [r6, #0]
        hdma->State = HAL_DMA_STATE_READY;
 80029e0:	2325      	movs	r3, #37	@ 0x25
 80029e2:	3a09      	subs	r2, #9
 80029e4:	54c2      	strb	r2, [r0, r3]
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 80029e6:	4b15      	ldr	r3, [pc, #84]	@ (8002a3c <HAL_DMA_IRQHandler+0xb4>)
 80029e8:	685a      	ldr	r2, [r3, #4]
 80029ea:	4311      	orrs	r1, r2
 80029ec:	6059      	str	r1, [r3, #4]
      __HAL_UNLOCK(hdma);
 80029ee:	2200      	movs	r2, #0
 80029f0:	2324      	movs	r3, #36	@ 0x24
 80029f2:	54c2      	strb	r2, [r0, r3]
      if (hdma->XferCpltCallback != NULL)
 80029f4:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d0e3      	beq.n	80029c2 <HAL_DMA_IRQHandler+0x3a>
      hdma->XferErrorCallback(hdma);
 80029fa:	4798      	blx	r3
  return;
 80029fc:	e7e1      	b.n	80029c2 <HAL_DMA_IRQHandler+0x3a>
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 80029fe:	2108      	movs	r1, #8
 8002a00:	000c      	movs	r4, r1
 8002a02:	409c      	lsls	r4, r3
 8002a04:	4222      	tst	r2, r4
 8002a06:	d0dc      	beq.n	80029c2 <HAL_DMA_IRQHandler+0x3a>
 8002a08:	4229      	tst	r1, r5
 8002a0a:	d0da      	beq.n	80029c2 <HAL_DMA_IRQHandler+0x3a>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a0c:	6832      	ldr	r2, [r6, #0]
 8002a0e:	3106      	adds	r1, #6
 8002a10:	438a      	bics	r2, r1
 8002a12:	6032      	str	r2, [r6, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8002a14:	2201      	movs	r2, #1
 8002a16:	0015      	movs	r5, r2
 8002a18:	409d      	lsls	r5, r3
 8002a1a:	002b      	movs	r3, r5
 8002a1c:	4907      	ldr	r1, [pc, #28]	@ (8002a3c <HAL_DMA_IRQHandler+0xb4>)
 8002a1e:	684c      	ldr	r4, [r1, #4]
 8002a20:	4323      	orrs	r3, r4
 8002a22:	604b      	str	r3, [r1, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8002a24:	2325      	movs	r3, #37	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002a26:	63c2      	str	r2, [r0, #60]	@ 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 8002a28:	54c2      	strb	r2, [r0, r3]
    __HAL_UNLOCK(hdma);
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	3b01      	subs	r3, #1
 8002a2e:	54c2      	strb	r2, [r0, r3]
    if (hdma->XferErrorCallback != NULL)
 8002a30:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d0c5      	beq.n	80029c2 <HAL_DMA_IRQHandler+0x3a>
      hdma->XferErrorCallback(hdma);
 8002a36:	4798      	blx	r3
  return;
 8002a38:	e7c3      	b.n	80029c2 <HAL_DMA_IRQHandler+0x3a>
 8002a3a:	46c0      	nop			@ (mov r8, r8)
 8002a3c:	40020000 	.word	0x40020000

08002a40 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a42:	46de      	mov	lr, fp
 8002a44:	4657      	mov	r7, sl
 8002a46:	464e      	mov	r6, r9
 8002a48:	4645      	mov	r5, r8
 8002a4a:	b5e0      	push	{r5, r6, r7, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a4c:	680c      	ldr	r4, [r1, #0]
{
 8002a4e:	468b      	mov	fp, r1
  uint32_t position = 0x00u;
 8002a50:	2300      	movs	r3, #0
{
 8002a52:	b083      	sub	sp, #12
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a54:	2c00      	cmp	r4, #0
 8002a56:	d068      	beq.n	8002b2a <HAL_GPIO_Init+0xea>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002a58:	2201      	movs	r2, #1
 8002a5a:	409a      	lsls	r2, r3
 8002a5c:	4694      	mov	ip, r2
 8002a5e:	4022      	ands	r2, r4
 8002a60:	4692      	mov	sl, r2

    if (iocurrent != 0x00u)
 8002a62:	4662      	mov	r2, ip
 8002a64:	4214      	tst	r4, r2
 8002a66:	d05c      	beq.n	8002b22 <HAL_GPIO_Init+0xe2>
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002a68:	2103      	movs	r1, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002a6a:	465a      	mov	r2, fp
 8002a6c:	005f      	lsls	r7, r3, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002a6e:	40b9      	lsls	r1, r7
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002a70:	6855      	ldr	r5, [r2, #4]
 8002a72:	2203      	movs	r2, #3
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002a74:	43c9      	mvns	r1, r1
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002a76:	402a      	ands	r2, r5
 8002a78:	1e56      	subs	r6, r2, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002a7a:	9100      	str	r1, [sp, #0]
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002a7c:	2e01      	cmp	r6, #1
 8002a7e:	d95b      	bls.n	8002b38 <HAL_GPIO_Init+0xf8>
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
        GPIOx->OTYPER = temp;
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002a80:	2a03      	cmp	r2, #3
 8002a82:	d000      	beq.n	8002a86 <HAL_GPIO_Init+0x46>
 8002a84:	e0ad      	b.n	8002be2 <HAL_GPIO_Init+0x1a2>
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002a86:	40ba      	lsls	r2, r7
      temp = GPIOx->MODER;
 8002a88:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002a8a:	9900      	ldr	r1, [sp, #0]
 8002a8c:	4031      	ands	r1, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002a8e:	430a      	orrs	r2, r1
      GPIOx->MODER = temp;
 8002a90:	6002      	str	r2, [r0, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002a92:	22c0      	movs	r2, #192	@ 0xc0
 8002a94:	0292      	lsls	r2, r2, #10
 8002a96:	4215      	tst	r5, r2
 8002a98:	d043      	beq.n	8002b22 <HAL_GPIO_Init+0xe2>
      {
        temp = EXTI->EXTICR[position >> 2u];
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8002a9a:	2703      	movs	r7, #3
 8002a9c:	260f      	movs	r6, #15
 8002a9e:	495d      	ldr	r1, [pc, #372]	@ (8002c14 <HAL_GPIO_Init+0x1d4>)
 8002aa0:	401f      	ands	r7, r3
 8002aa2:	468c      	mov	ip, r1
 8002aa4:	00ff      	lsls	r7, r7, #3
 8002aa6:	40be      	lsls	r6, r7
        temp = EXTI->EXTICR[position >> 2u];
 8002aa8:	089a      	lsrs	r2, r3, #2
 8002aaa:	0092      	lsls	r2, r2, #2
 8002aac:	4462      	add	r2, ip
 8002aae:	6e11      	ldr	r1, [r2, #96]	@ 0x60
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8002ab0:	43b1      	bics	r1, r6
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8002ab2:	26a0      	movs	r6, #160	@ 0xa0
 8002ab4:	05f6      	lsls	r6, r6, #23
 8002ab6:	42b0      	cmp	r0, r6
 8002ab8:	d00e      	beq.n	8002ad8 <HAL_GPIO_Init+0x98>
 8002aba:	4e57      	ldr	r6, [pc, #348]	@ (8002c18 <HAL_GPIO_Init+0x1d8>)
 8002abc:	42b0      	cmp	r0, r6
 8002abe:	d100      	bne.n	8002ac2 <HAL_GPIO_Init+0x82>
 8002ac0:	e0a0      	b.n	8002c04 <HAL_GPIO_Init+0x1c4>
 8002ac2:	4e56      	ldr	r6, [pc, #344]	@ (8002c1c <HAL_GPIO_Init+0x1dc>)
 8002ac4:	42b0      	cmp	r0, r6
 8002ac6:	d100      	bne.n	8002aca <HAL_GPIO_Init+0x8a>
 8002ac8:	e0a0      	b.n	8002c0c <HAL_GPIO_Init+0x1cc>
 8002aca:	4e55      	ldr	r6, [pc, #340]	@ (8002c20 <HAL_GPIO_Init+0x1e0>)
 8002acc:	42b0      	cmp	r0, r6
 8002ace:	d100      	bne.n	8002ad2 <HAL_GPIO_Init+0x92>
 8002ad0:	e094      	b.n	8002bfc <HAL_GPIO_Init+0x1bc>
 8002ad2:	2605      	movs	r6, #5
 8002ad4:	40be      	lsls	r6, r7
 8002ad6:	4331      	orrs	r1, r6
        EXTI->EXTICR[position >> 2u] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002ad8:	2680      	movs	r6, #128	@ 0x80
        EXTI->EXTICR[position >> 2u] = temp;
 8002ada:	6611      	str	r1, [r2, #96]	@ 0x60
        temp &= ~(iocurrent);
 8002adc:	4651      	mov	r1, sl
        temp = EXTI->RTSR1;
 8002ade:	4a4d      	ldr	r2, [pc, #308]	@ (8002c14 <HAL_GPIO_Init+0x1d4>)
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002ae0:	0376      	lsls	r6, r6, #13
        temp &= ~(iocurrent);
 8002ae2:	43c9      	mvns	r1, r1
        temp = EXTI->RTSR1;
 8002ae4:	6812      	ldr	r2, [r2, #0]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002ae6:	4235      	tst	r5, r6
 8002ae8:	d000      	beq.n	8002aec <HAL_GPIO_Init+0xac>
 8002aea:	e077      	b.n	8002bdc <HAL_GPIO_Init+0x19c>
        temp &= ~(iocurrent);
 8002aec:	400a      	ands	r2, r1
        {
          temp |= iocurrent;
        }
        EXTI->RTSR1 = temp;
 8002aee:	4e49      	ldr	r6, [pc, #292]	@ (8002c14 <HAL_GPIO_Init+0x1d4>)
 8002af0:	6032      	str	r2, [r6, #0]

        temp = EXTI->FTSR1;
 8002af2:	6872      	ldr	r2, [r6, #4]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002af4:	2680      	movs	r6, #128	@ 0x80
 8002af6:	03b6      	lsls	r6, r6, #14
 8002af8:	4235      	tst	r5, r6
 8002afa:	d16c      	bne.n	8002bd6 <HAL_GPIO_Init+0x196>
        temp &= ~(iocurrent);
 8002afc:	400a      	ands	r2, r1
        {
          temp |= iocurrent;
        }
        EXTI->FTSR1 = temp;
 8002afe:	4e45      	ldr	r6, [pc, #276]	@ (8002c14 <HAL_GPIO_Init+0x1d4>)
 8002b00:	6072      	str	r2, [r6, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002b02:	2284      	movs	r2, #132	@ 0x84
 8002b04:	58b2      	ldr	r2, [r6, r2]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002b06:	03af      	lsls	r7, r5, #14
 8002b08:	d462      	bmi.n	8002bd0 <HAL_GPIO_Init+0x190>
        temp &= ~(iocurrent);
 8002b0a:	400a      	ands	r2, r1
        {
          temp |= iocurrent;
        }
        EXTI->EMR1 = temp;
 8002b0c:	2784      	movs	r7, #132	@ 0x84
 8002b0e:	4e41      	ldr	r6, [pc, #260]	@ (8002c14 <HAL_GPIO_Init+0x1d4>)
 8002b10:	51f2      	str	r2, [r6, r7]

        temp = EXTI->IMR1;
 8002b12:	2280      	movs	r2, #128	@ 0x80
 8002b14:	58b2      	ldr	r2, [r6, r2]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002b16:	03ed      	lsls	r5, r5, #15
 8002b18:	d456      	bmi.n	8002bc8 <HAL_GPIO_Init+0x188>
        temp &= ~(iocurrent);
 8002b1a:	400a      	ands	r2, r1
        {
          temp |= iocurrent;
        }
        EXTI->IMR1 = temp;
 8002b1c:	2180      	movs	r1, #128	@ 0x80
 8002b1e:	4d3d      	ldr	r5, [pc, #244]	@ (8002c14 <HAL_GPIO_Init+0x1d4>)
 8002b20:	506a      	str	r2, [r5, r1]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b22:	0022      	movs	r2, r4
      }
    }

    position++;
 8002b24:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b26:	40da      	lsrs	r2, r3
 8002b28:	d196      	bne.n	8002a58 <HAL_GPIO_Init+0x18>
  }
}
 8002b2a:	b003      	add	sp, #12
 8002b2c:	bcf0      	pop	{r4, r5, r6, r7}
 8002b2e:	46bb      	mov	fp, r7
 8002b30:	46b2      	mov	sl, r6
 8002b32:	46a9      	mov	r9, r5
 8002b34:	46a0      	mov	r8, r4
 8002b36:	bdf0      	pop	{r4, r5, r6, r7, pc}
        temp = GPIOx->OSPEEDR;
 8002b38:	6881      	ldr	r1, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002b3a:	000e      	movs	r6, r1
 8002b3c:	9900      	ldr	r1, [sp, #0]
 8002b3e:	400e      	ands	r6, r1
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002b40:	4659      	mov	r1, fp
 8002b42:	68c9      	ldr	r1, [r1, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002b44:	46b1      	mov	r9, r6
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002b46:	000e      	movs	r6, r1
 8002b48:	40be      	lsls	r6, r7
 8002b4a:	46b0      	mov	r8, r6
 8002b4c:	464e      	mov	r6, r9
 8002b4e:	4641      	mov	r1, r8
 8002b50:	430e      	orrs	r6, r1
        GPIOx->OSPEEDR = temp;
 8002b52:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 8002b54:	6841      	ldr	r1, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002b56:	000e      	movs	r6, r1
 8002b58:	4661      	mov	r1, ip
 8002b5a:	438e      	bics	r6, r1
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002b5c:	0929      	lsrs	r1, r5, #4
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002b5e:	46b0      	mov	r8, r6
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002b60:	000e      	movs	r6, r1
 8002b62:	2101      	movs	r1, #1
 8002b64:	400e      	ands	r6, r1
 8002b66:	409e      	lsls	r6, r3
 8002b68:	46b4      	mov	ip, r6
 8002b6a:	4646      	mov	r6, r8
 8002b6c:	4661      	mov	r1, ip
 8002b6e:	430e      	orrs	r6, r1
        GPIOx->OTYPER = temp;
 8002b70:	6046      	str	r6, [r0, #4]
        temp = GPIOx->PUPDR;
 8002b72:	68c1      	ldr	r1, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002b74:	000e      	movs	r6, r1
 8002b76:	9900      	ldr	r1, [sp, #0]
 8002b78:	400e      	ands	r6, r1
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002b7a:	4659      	mov	r1, fp
 8002b7c:	6889      	ldr	r1, [r1, #8]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002b7e:	46b0      	mov	r8, r6
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002b80:	000e      	movs	r6, r1
 8002b82:	40be      	lsls	r6, r7
 8002b84:	46b4      	mov	ip, r6
 8002b86:	4646      	mov	r6, r8
 8002b88:	4661      	mov	r1, ip
 8002b8a:	430e      	orrs	r6, r1
        GPIOx->PUPDR = temp;
 8002b8c:	60c6      	str	r6, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b8e:	2a02      	cmp	r2, #2
 8002b90:	d000      	beq.n	8002b94 <HAL_GPIO_Init+0x154>
 8002b92:	e778      	b.n	8002a86 <HAL_GPIO_Init+0x46>
        temp = GPIOx->AFR[position >> 3u];
 8002b94:	08d9      	lsrs	r1, r3, #3
 8002b96:	0089      	lsls	r1, r1, #2
 8002b98:	468c      	mov	ip, r1
 8002b9a:	4484      	add	ip, r0
 8002b9c:	4661      	mov	r1, ip
 8002b9e:	6a0e      	ldr	r6, [r1, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002ba0:	2107      	movs	r1, #7
 8002ba2:	4019      	ands	r1, r3
 8002ba4:	0089      	lsls	r1, r1, #2
 8002ba6:	4688      	mov	r8, r1
        temp = GPIOx->AFR[position >> 3u];
 8002ba8:	9601      	str	r6, [sp, #4]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002baa:	210f      	movs	r1, #15
 8002bac:	4646      	mov	r6, r8
 8002bae:	40b1      	lsls	r1, r6
 8002bb0:	9e01      	ldr	r6, [sp, #4]
 8002bb2:	438e      	bics	r6, r1
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002bb4:	4659      	mov	r1, fp
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002bb6:	9601      	str	r6, [sp, #4]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002bb8:	4646      	mov	r6, r8
 8002bba:	6909      	ldr	r1, [r1, #16]
 8002bbc:	40b1      	lsls	r1, r6
 8002bbe:	9e01      	ldr	r6, [sp, #4]
 8002bc0:	430e      	orrs	r6, r1
        GPIOx->AFR[position >> 3u] = temp;
 8002bc2:	4661      	mov	r1, ip
 8002bc4:	620e      	str	r6, [r1, #32]
 8002bc6:	e75e      	b.n	8002a86 <HAL_GPIO_Init+0x46>
          temp |= iocurrent;
 8002bc8:	4651      	mov	r1, sl
 8002bca:	4311      	orrs	r1, r2
 8002bcc:	000a      	movs	r2, r1
 8002bce:	e7a5      	b.n	8002b1c <HAL_GPIO_Init+0xdc>
          temp |= iocurrent;
 8002bd0:	4656      	mov	r6, sl
 8002bd2:	4332      	orrs	r2, r6
 8002bd4:	e79a      	b.n	8002b0c <HAL_GPIO_Init+0xcc>
          temp |= iocurrent;
 8002bd6:	4656      	mov	r6, sl
 8002bd8:	4332      	orrs	r2, r6
 8002bda:	e790      	b.n	8002afe <HAL_GPIO_Init+0xbe>
          temp |= iocurrent;
 8002bdc:	4656      	mov	r6, sl
 8002bde:	4332      	orrs	r2, r6
 8002be0:	e785      	b.n	8002aee <HAL_GPIO_Init+0xae>
 8002be2:	000e      	movs	r6, r1
        temp = GPIOx->PUPDR;
 8002be4:	68c1      	ldr	r1, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002be6:	4031      	ands	r1, r6
 8002be8:	4688      	mov	r8, r1
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002bea:	4659      	mov	r1, fp
 8002bec:	6889      	ldr	r1, [r1, #8]
 8002bee:	40b9      	lsls	r1, r7
 8002bf0:	468c      	mov	ip, r1
 8002bf2:	4641      	mov	r1, r8
 8002bf4:	4666      	mov	r6, ip
 8002bf6:	4331      	orrs	r1, r6
        GPIOx->PUPDR = temp;
 8002bf8:	60c1      	str	r1, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002bfa:	e744      	b.n	8002a86 <HAL_GPIO_Init+0x46>
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8002bfc:	2603      	movs	r6, #3
 8002bfe:	40be      	lsls	r6, r7
 8002c00:	4331      	orrs	r1, r6
 8002c02:	e769      	b.n	8002ad8 <HAL_GPIO_Init+0x98>
 8002c04:	2601      	movs	r6, #1
 8002c06:	40be      	lsls	r6, r7
 8002c08:	4331      	orrs	r1, r6
 8002c0a:	e765      	b.n	8002ad8 <HAL_GPIO_Init+0x98>
 8002c0c:	2602      	movs	r6, #2
 8002c0e:	40be      	lsls	r6, r7
 8002c10:	4331      	orrs	r1, r6
 8002c12:	e761      	b.n	8002ad8 <HAL_GPIO_Init+0x98>
 8002c14:	40021800 	.word	0x40021800
 8002c18:	50000400 	.word	0x50000400
 8002c1c:	50000800 	.word	0x50000800
 8002c20:	50000c00 	.word	0x50000c00

08002c24 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002c24:	2a00      	cmp	r2, #0
 8002c26:	d001      	beq.n	8002c2c <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002c28:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002c2a:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002c2c:	6281      	str	r1, [r0, #40]	@ 0x28
}
 8002c2e:	e7fc      	b.n	8002c2a <HAL_GPIO_WritePin+0x6>

08002c30 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002c30:	b570      	push	{r4, r5, r6, lr}
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8002c32:	4c13      	ldr	r4, [pc, #76]	@ (8002c80 <HAL_PWREx_ControlVoltageScaling+0x50>)
 8002c34:	4a13      	ldr	r2, [pc, #76]	@ (8002c84 <HAL_PWREx_ControlVoltageScaling+0x54>)
 8002c36:	6823      	ldr	r3, [r4, #0]
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 8002c38:	2500      	movs	r5, #0
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8002c3a:	4013      	ands	r3, r2
 8002c3c:	4303      	orrs	r3, r0
 8002c3e:	6023      	str	r3, [r4, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002c40:	2380      	movs	r3, #128	@ 0x80
 8002c42:	009b      	lsls	r3, r3, #2
 8002c44:	4298      	cmp	r0, r3
 8002c46:	d001      	beq.n	8002c4c <HAL_PWREx_ControlVoltageScaling+0x1c>
}
 8002c48:	0028      	movs	r0, r5
 8002c4a:	bd70      	pop	{r4, r5, r6, pc}
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8002c4c:	4b0e      	ldr	r3, [pc, #56]	@ (8002c88 <HAL_PWREx_ControlVoltageScaling+0x58>)
 8002c4e:	490f      	ldr	r1, [pc, #60]	@ (8002c8c <HAL_PWREx_ControlVoltageScaling+0x5c>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	0058      	lsls	r0, r3, #1
 8002c54:	18c0      	adds	r0, r0, r3
 8002c56:	0040      	lsls	r0, r0, #1
 8002c58:	f7fd fa54 	bl	8000104 <__udivsi3>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002c5c:	2280      	movs	r2, #128	@ 0x80
 8002c5e:	6963      	ldr	r3, [r4, #20]
 8002c60:	00d2      	lsls	r2, r2, #3
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8002c62:	3001      	adds	r0, #1
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002c64:	4213      	tst	r3, r2
 8002c66:	d102      	bne.n	8002c6e <HAL_PWREx_ControlVoltageScaling+0x3e>
 8002c68:	e7ee      	b.n	8002c48 <HAL_PWREx_ControlVoltageScaling+0x18>
      if (wait_loop_index != 0U)
 8002c6a:	2800      	cmp	r0, #0
 8002c6c:	d005      	beq.n	8002c7a <HAL_PWREx_ControlVoltageScaling+0x4a>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002c6e:	6963      	ldr	r3, [r4, #20]
        wait_loop_index--;
 8002c70:	3801      	subs	r0, #1
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002c72:	4213      	tst	r3, r2
 8002c74:	d1f9      	bne.n	8002c6a <HAL_PWREx_ControlVoltageScaling+0x3a>
  return HAL_OK;
 8002c76:	2500      	movs	r5, #0
 8002c78:	e7e6      	b.n	8002c48 <HAL_PWREx_ControlVoltageScaling+0x18>
        return HAL_TIMEOUT;
 8002c7a:	2503      	movs	r5, #3
 8002c7c:	e7e4      	b.n	8002c48 <HAL_PWREx_ControlVoltageScaling+0x18>
 8002c7e:	46c0      	nop			@ (mov r8, r8)
 8002c80:	40007000 	.word	0x40007000
 8002c84:	fffff9ff 	.word	0xfffff9ff
 8002c88:	20000000 	.word	0x20000000
 8002c8c:	000f4240 	.word	0x000f4240

08002c90 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002c92:	46ce      	mov	lr, r9
 8002c94:	4647      	mov	r7, r8
 8002c96:	b580      	push	{r7, lr}
 8002c98:	0004      	movs	r4, r0
 8002c9a:	b083      	sub	sp, #12
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002c9c:	2800      	cmp	r0, #0
 8002c9e:	d027      	beq.n	8002cf0 <HAL_RCC_OscConfig+0x60>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ca0:	6803      	ldr	r3, [r0, #0]
 8002ca2:	07da      	lsls	r2, r3, #31
 8002ca4:	d511      	bpl.n	8002cca <HAL_RCC_OscConfig+0x3a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002ca6:	2238      	movs	r2, #56	@ 0x38
 8002ca8:	49c0      	ldr	r1, [pc, #768]	@ (8002fac <HAL_RCC_OscConfig+0x31c>)
 8002caa:	6888      	ldr	r0, [r1, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002cac:	68c9      	ldr	r1, [r1, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002cae:	4002      	ands	r2, r0

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8002cb0:	2a10      	cmp	r2, #16
 8002cb2:	d100      	bne.n	8002cb6 <HAL_RCC_OscConfig+0x26>
 8002cb4:	e0cc      	b.n	8002e50 <HAL_RCC_OscConfig+0x1c0>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8002cb6:	2a08      	cmp	r2, #8
 8002cb8:	d000      	beq.n	8002cbc <HAL_RCC_OscConfig+0x2c>
 8002cba:	e0cd      	b.n	8002e58 <HAL_RCC_OscConfig+0x1c8>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002cbc:	4abb      	ldr	r2, [pc, #748]	@ (8002fac <HAL_RCC_OscConfig+0x31c>)
 8002cbe:	6812      	ldr	r2, [r2, #0]
 8002cc0:	0392      	lsls	r2, r2, #14
 8002cc2:	d502      	bpl.n	8002cca <HAL_RCC_OscConfig+0x3a>
 8002cc4:	6862      	ldr	r2, [r4, #4]
 8002cc6:	2a00      	cmp	r2, #0
 8002cc8:	d012      	beq.n	8002cf0 <HAL_RCC_OscConfig+0x60>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002cca:	079a      	lsls	r2, r3, #30
 8002ccc:	d532      	bpl.n	8002d34 <HAL_RCC_OscConfig+0xa4>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002cce:	2338      	movs	r3, #56	@ 0x38
 8002cd0:	4ab6      	ldr	r2, [pc, #728]	@ (8002fac <HAL_RCC_OscConfig+0x31c>)
 8002cd2:	6891      	ldr	r1, [r2, #8]
 8002cd4:	400b      	ands	r3, r1
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002cd6:	68d1      	ldr	r1, [r2, #12]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8002cd8:	2b10      	cmp	r3, #16
 8002cda:	d100      	bne.n	8002cde <HAL_RCC_OscConfig+0x4e>
 8002cdc:	e10b      	b.n	8002ef6 <HAL_RCC_OscConfig+0x266>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d000      	beq.n	8002ce4 <HAL_RCC_OscConfig+0x54>
 8002ce2:	e10d      	b.n	8002f00 <HAL_RCC_OscConfig+0x270>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002ce4:	6813      	ldr	r3, [r2, #0]
 8002ce6:	055b      	lsls	r3, r3, #21
 8002ce8:	d508      	bpl.n	8002cfc <HAL_RCC_OscConfig+0x6c>
 8002cea:	68e3      	ldr	r3, [r4, #12]
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d105      	bne.n	8002cfc <HAL_RCC_OscConfig+0x6c>
    return HAL_ERROR;
 8002cf0:	2001      	movs	r0, #1
        }
      }
    }
  }
  return HAL_OK;
}
 8002cf2:	b003      	add	sp, #12
 8002cf4:	bcc0      	pop	{r6, r7}
 8002cf6:	46b9      	mov	r9, r7
 8002cf8:	46b0      	mov	r8, r6
 8002cfa:	bdf0      	pop	{r4, r5, r6, r7, pc}
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cfc:	6851      	ldr	r1, [r2, #4]
 8002cfe:	6963      	ldr	r3, [r4, #20]
 8002d00:	48ab      	ldr	r0, [pc, #684]	@ (8002fb0 <HAL_RCC_OscConfig+0x320>)
 8002d02:	021b      	lsls	r3, r3, #8
 8002d04:	4001      	ands	r1, r0
 8002d06:	430b      	orrs	r3, r1
 8002d08:	6053      	str	r3, [r2, #4]
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002d0a:	4aa8      	ldr	r2, [pc, #672]	@ (8002fac <HAL_RCC_OscConfig+0x31c>)
 8002d0c:	49a9      	ldr	r1, [pc, #676]	@ (8002fb4 <HAL_RCC_OscConfig+0x324>)
 8002d0e:	6813      	ldr	r3, [r2, #0]
 8002d10:	400b      	ands	r3, r1
 8002d12:	6921      	ldr	r1, [r4, #16]
 8002d14:	430b      	orrs	r3, r1
 8002d16:	6013      	str	r3, [r2, #0]
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8002d18:	6813      	ldr	r3, [r2, #0]
 8002d1a:	4aa7      	ldr	r2, [pc, #668]	@ (8002fb8 <HAL_RCC_OscConfig+0x328>)
 8002d1c:	049b      	lsls	r3, r3, #18
 8002d1e:	0f5b      	lsrs	r3, r3, #29
 8002d20:	40da      	lsrs	r2, r3
 8002d22:	49a6      	ldr	r1, [pc, #664]	@ (8002fbc <HAL_RCC_OscConfig+0x32c>)
 8002d24:	600a      	str	r2, [r1, #0]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002d26:	4ba6      	ldr	r3, [pc, #664]	@ (8002fc0 <HAL_RCC_OscConfig+0x330>)
 8002d28:	6818      	ldr	r0, [r3, #0]
 8002d2a:	f7ff f84b 	bl	8001dc4 <HAL_InitTick>
 8002d2e:	2800      	cmp	r0, #0
 8002d30:	d1de      	bne.n	8002cf0 <HAL_RCC_OscConfig+0x60>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d32:	6823      	ldr	r3, [r4, #0]
 8002d34:	071a      	lsls	r2, r3, #28
 8002d36:	d46d      	bmi.n	8002e14 <HAL_RCC_OscConfig+0x184>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d38:	075b      	lsls	r3, r3, #29
 8002d3a:	d545      	bpl.n	8002dc8 <HAL_RCC_OscConfig+0x138>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002d3c:	2338      	movs	r3, #56	@ 0x38
 8002d3e:	4a9b      	ldr	r2, [pc, #620]	@ (8002fac <HAL_RCC_OscConfig+0x31c>)
 8002d40:	6891      	ldr	r1, [r2, #8]
 8002d42:	400b      	ands	r3, r1
 8002d44:	2b20      	cmp	r3, #32
 8002d46:	d100      	bne.n	8002d4a <HAL_RCC_OscConfig+0xba>
 8002d48:	e0cc      	b.n	8002ee4 <HAL_RCC_OscConfig+0x254>
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002d4a:	2380      	movs	r3, #128	@ 0x80
    FlagStatus       pwrclkchanged = RESET;
 8002d4c:	2000      	movs	r0, #0
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002d4e:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8002d50:	055b      	lsls	r3, r3, #21
    FlagStatus       pwrclkchanged = RESET;
 8002d52:	4681      	mov	r9, r0
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002d54:	4219      	tst	r1, r3
 8002d56:	d108      	bne.n	8002d6a <HAL_RCC_OscConfig+0xda>
        __HAL_RCC_PWR_CLK_ENABLE();
 8002d58:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8002d5a:	4319      	orrs	r1, r3
 8002d5c:	63d1      	str	r1, [r2, #60]	@ 0x3c
 8002d5e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002d60:	4013      	ands	r3, r2
 8002d62:	9301      	str	r3, [sp, #4]
 8002d64:	9b01      	ldr	r3, [sp, #4]
        pwrclkchanged = SET;
 8002d66:	2301      	movs	r3, #1
 8002d68:	4699      	mov	r9, r3
      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002d6a:	2780      	movs	r7, #128	@ 0x80
 8002d6c:	4e95      	ldr	r6, [pc, #596]	@ (8002fc4 <HAL_RCC_OscConfig+0x334>)
 8002d6e:	007f      	lsls	r7, r7, #1
 8002d70:	6833      	ldr	r3, [r6, #0]
 8002d72:	423b      	tst	r3, r7
 8002d74:	d100      	bne.n	8002d78 <HAL_RCC_OscConfig+0xe8>
 8002d76:	e0ff      	b.n	8002f78 <HAL_RCC_OscConfig+0x2e8>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d78:	68a3      	ldr	r3, [r4, #8]
 8002d7a:	2b01      	cmp	r3, #1
 8002d7c:	d100      	bne.n	8002d80 <HAL_RCC_OscConfig+0xf0>
 8002d7e:	e0e5      	b.n	8002f4c <HAL_RCC_OscConfig+0x2bc>
 8002d80:	2b05      	cmp	r3, #5
 8002d82:	d100      	bne.n	8002d86 <HAL_RCC_OscConfig+0xf6>
 8002d84:	e1d1      	b.n	800312a <HAL_RCC_OscConfig+0x49a>
 8002d86:	2101      	movs	r1, #1
 8002d88:	4e88      	ldr	r6, [pc, #544]	@ (8002fac <HAL_RCC_OscConfig+0x31c>)
 8002d8a:	6df2      	ldr	r2, [r6, #92]	@ 0x5c
 8002d8c:	438a      	bics	r2, r1
 8002d8e:	65f2      	str	r2, [r6, #92]	@ 0x5c
 8002d90:	6df2      	ldr	r2, [r6, #92]	@ 0x5c
 8002d92:	3103      	adds	r1, #3
 8002d94:	438a      	bics	r2, r1
 8002d96:	65f2      	str	r2, [r6, #92]	@ 0x5c
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d000      	beq.n	8002d9e <HAL_RCC_OscConfig+0x10e>
 8002d9c:	e0da      	b.n	8002f54 <HAL_RCC_OscConfig+0x2c4>
        tickstart = HAL_GetTick();
 8002d9e:	f7ff f857 	bl	8001e50 <HAL_GetTick>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002da2:	2302      	movs	r3, #2
        tickstart = HAL_GetTick();
 8002da4:	0007      	movs	r7, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002da6:	4698      	mov	r8, r3
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002da8:	4d87      	ldr	r5, [pc, #540]	@ (8002fc8 <HAL_RCC_OscConfig+0x338>)
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002daa:	e005      	b.n	8002db8 <HAL_RCC_OscConfig+0x128>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002dac:	f7ff f850 	bl	8001e50 <HAL_GetTick>
 8002db0:	1bc0      	subs	r0, r0, r7
 8002db2:	42a8      	cmp	r0, r5
 8002db4:	d900      	bls.n	8002db8 <HAL_RCC_OscConfig+0x128>
 8002db6:	e0ee      	b.n	8002f96 <HAL_RCC_OscConfig+0x306>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002db8:	4642      	mov	r2, r8
 8002dba:	6df3      	ldr	r3, [r6, #92]	@ 0x5c
 8002dbc:	421a      	tst	r2, r3
 8002dbe:	d1f5      	bne.n	8002dac <HAL_RCC_OscConfig+0x11c>
      if (pwrclkchanged == SET)
 8002dc0:	464b      	mov	r3, r9
 8002dc2:	2b01      	cmp	r3, #1
 8002dc4:	d100      	bne.n	8002dc8 <HAL_RCC_OscConfig+0x138>
 8002dc6:	e16a      	b.n	800309e <HAL_RCC_OscConfig+0x40e>
  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002dc8:	69e3      	ldr	r3, [r4, #28]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d020      	beq.n	8002e10 <HAL_RCC_OscConfig+0x180>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002dce:	2238      	movs	r2, #56	@ 0x38
 8002dd0:	4d76      	ldr	r5, [pc, #472]	@ (8002fac <HAL_RCC_OscConfig+0x31c>)
 8002dd2:	68a9      	ldr	r1, [r5, #8]
 8002dd4:	400a      	ands	r2, r1
 8002dd6:	2a10      	cmp	r2, #16
 8002dd8:	d100      	bne.n	8002ddc <HAL_RCC_OscConfig+0x14c>
 8002dda:	e11d      	b.n	8003018 <HAL_RCC_OscConfig+0x388>
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002ddc:	2b02      	cmp	r3, #2
 8002dde:	d100      	bne.n	8002de2 <HAL_RCC_OscConfig+0x152>
 8002de0:	e163      	b.n	80030aa <HAL_RCC_OscConfig+0x41a>
        __HAL_RCC_PLL_DISABLE();
 8002de2:	682b      	ldr	r3, [r5, #0]
 8002de4:	4a79      	ldr	r2, [pc, #484]	@ (8002fcc <HAL_RCC_OscConfig+0x33c>)
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002de6:	2680      	movs	r6, #128	@ 0x80
        __HAL_RCC_PLL_DISABLE();
 8002de8:	4013      	ands	r3, r2
 8002dea:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8002dec:	f7ff f830 	bl	8001e50 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002df0:	04b6      	lsls	r6, r6, #18
        tickstart = HAL_GetTick();
 8002df2:	0004      	movs	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002df4:	e005      	b.n	8002e02 <HAL_RCC_OscConfig+0x172>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002df6:	f7ff f82b 	bl	8001e50 <HAL_GetTick>
 8002dfa:	1b00      	subs	r0, r0, r4
 8002dfc:	2802      	cmp	r0, #2
 8002dfe:	d900      	bls.n	8002e02 <HAL_RCC_OscConfig+0x172>
 8002e00:	e0c9      	b.n	8002f96 <HAL_RCC_OscConfig+0x306>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e02:	682b      	ldr	r3, [r5, #0]
 8002e04:	4233      	tst	r3, r6
 8002e06:	d1f6      	bne.n	8002df6 <HAL_RCC_OscConfig+0x166>
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8002e08:	68eb      	ldr	r3, [r5, #12]
 8002e0a:	4a71      	ldr	r2, [pc, #452]	@ (8002fd0 <HAL_RCC_OscConfig+0x340>)
 8002e0c:	4013      	ands	r3, r2
 8002e0e:	60eb      	str	r3, [r5, #12]
  return HAL_OK;
 8002e10:	2000      	movs	r0, #0
 8002e12:	e76e      	b.n	8002cf2 <HAL_RCC_OscConfig+0x62>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002e14:	2238      	movs	r2, #56	@ 0x38
 8002e16:	4d65      	ldr	r5, [pc, #404]	@ (8002fac <HAL_RCC_OscConfig+0x31c>)
 8002e18:	68a9      	ldr	r1, [r5, #8]
 8002e1a:	400a      	ands	r2, r1
 8002e1c:	2a18      	cmp	r2, #24
 8002e1e:	d043      	beq.n	8002ea8 <HAL_RCC_OscConfig+0x218>
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002e20:	69a3      	ldr	r3, [r4, #24]
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d100      	bne.n	8002e28 <HAL_RCC_OscConfig+0x198>
 8002e26:	e0b8      	b.n	8002f9a <HAL_RCC_OscConfig+0x30a>
        __HAL_RCC_LSI_ENABLE();
 8002e28:	2201      	movs	r2, #1
 8002e2a:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002e2c:	2702      	movs	r7, #2
        __HAL_RCC_LSI_ENABLE();
 8002e2e:	4313      	orrs	r3, r2
 8002e30:	662b      	str	r3, [r5, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8002e32:	f7ff f80d 	bl	8001e50 <HAL_GetTick>
 8002e36:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002e38:	e005      	b.n	8002e46 <HAL_RCC_OscConfig+0x1b6>
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e3a:	f7ff f809 	bl	8001e50 <HAL_GetTick>
 8002e3e:	1b80      	subs	r0, r0, r6
 8002e40:	2802      	cmp	r0, #2
 8002e42:	d900      	bls.n	8002e46 <HAL_RCC_OscConfig+0x1b6>
 8002e44:	e0a7      	b.n	8002f96 <HAL_RCC_OscConfig+0x306>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002e46:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
 8002e48:	421f      	tst	r7, r3
 8002e4a:	d0f6      	beq.n	8002e3a <HAL_RCC_OscConfig+0x1aa>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002e4c:	6823      	ldr	r3, [r4, #0]
 8002e4e:	e773      	b.n	8002d38 <HAL_RCC_OscConfig+0xa8>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002e50:	43c9      	mvns	r1, r1
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8002e52:	0789      	lsls	r1, r1, #30
 8002e54:	d100      	bne.n	8002e58 <HAL_RCC_OscConfig+0x1c8>
 8002e56:	e731      	b.n	8002cbc <HAL_RCC_OscConfig+0x2c>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e58:	2280      	movs	r2, #128	@ 0x80
 8002e5a:	6863      	ldr	r3, [r4, #4]
 8002e5c:	0252      	lsls	r2, r2, #9
 8002e5e:	4293      	cmp	r3, r2
 8002e60:	d02b      	beq.n	8002eba <HAL_RCC_OscConfig+0x22a>
 8002e62:	21a0      	movs	r1, #160	@ 0xa0
 8002e64:	02c9      	lsls	r1, r1, #11
 8002e66:	428b      	cmp	r3, r1
 8002e68:	d100      	bne.n	8002e6c <HAL_RCC_OscConfig+0x1dc>
 8002e6a:	e103      	b.n	8003074 <HAL_RCC_OscConfig+0x3e4>
 8002e6c:	4d4f      	ldr	r5, [pc, #316]	@ (8002fac <HAL_RCC_OscConfig+0x31c>)
 8002e6e:	4959      	ldr	r1, [pc, #356]	@ (8002fd4 <HAL_RCC_OscConfig+0x344>)
 8002e70:	682a      	ldr	r2, [r5, #0]
 8002e72:	400a      	ands	r2, r1
 8002e74:	602a      	str	r2, [r5, #0]
 8002e76:	682a      	ldr	r2, [r5, #0]
 8002e78:	4957      	ldr	r1, [pc, #348]	@ (8002fd8 <HAL_RCC_OscConfig+0x348>)
 8002e7a:	400a      	ands	r2, r1
 8002e7c:	602a      	str	r2, [r5, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d11f      	bne.n	8002ec2 <HAL_RCC_OscConfig+0x232>
        tickstart = HAL_GetTick();
 8002e82:	f7fe ffe5 	bl	8001e50 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002e86:	2780      	movs	r7, #128	@ 0x80
        tickstart = HAL_GetTick();
 8002e88:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002e8a:	02bf      	lsls	r7, r7, #10
 8002e8c:	e004      	b.n	8002e98 <HAL_RCC_OscConfig+0x208>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e8e:	f7fe ffdf 	bl	8001e50 <HAL_GetTick>
 8002e92:	1b80      	subs	r0, r0, r6
 8002e94:	2864      	cmp	r0, #100	@ 0x64
 8002e96:	d87e      	bhi.n	8002f96 <HAL_RCC_OscConfig+0x306>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002e98:	682b      	ldr	r3, [r5, #0]
 8002e9a:	423b      	tst	r3, r7
 8002e9c:	d1f7      	bne.n	8002e8e <HAL_RCC_OscConfig+0x1fe>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002e9e:	6823      	ldr	r3, [r4, #0]
 8002ea0:	079a      	lsls	r2, r3, #30
 8002ea2:	d400      	bmi.n	8002ea6 <HAL_RCC_OscConfig+0x216>
 8002ea4:	e746      	b.n	8002d34 <HAL_RCC_OscConfig+0xa4>
 8002ea6:	e712      	b.n	8002cce <HAL_RCC_OscConfig+0x3e>
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8002ea8:	6e2a      	ldr	r2, [r5, #96]	@ 0x60
 8002eaa:	0792      	lsls	r2, r2, #30
 8002eac:	d400      	bmi.n	8002eb0 <HAL_RCC_OscConfig+0x220>
 8002eae:	e743      	b.n	8002d38 <HAL_RCC_OscConfig+0xa8>
 8002eb0:	69a2      	ldr	r2, [r4, #24]
 8002eb2:	2a00      	cmp	r2, #0
 8002eb4:	d000      	beq.n	8002eb8 <HAL_RCC_OscConfig+0x228>
 8002eb6:	e73f      	b.n	8002d38 <HAL_RCC_OscConfig+0xa8>
 8002eb8:	e71a      	b.n	8002cf0 <HAL_RCC_OscConfig+0x60>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002eba:	4a3c      	ldr	r2, [pc, #240]	@ (8002fac <HAL_RCC_OscConfig+0x31c>)
 8002ebc:	6811      	ldr	r1, [r2, #0]
 8002ebe:	430b      	orrs	r3, r1
 8002ec0:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002ec2:	f7fe ffc5 	bl	8001e50 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002ec6:	2680      	movs	r6, #128	@ 0x80
        tickstart = HAL_GetTick();
 8002ec8:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002eca:	4f38      	ldr	r7, [pc, #224]	@ (8002fac <HAL_RCC_OscConfig+0x31c>)
 8002ecc:	02b6      	lsls	r6, r6, #10
 8002ece:	e004      	b.n	8002eda <HAL_RCC_OscConfig+0x24a>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ed0:	f7fe ffbe 	bl	8001e50 <HAL_GetTick>
 8002ed4:	1b40      	subs	r0, r0, r5
 8002ed6:	2864      	cmp	r0, #100	@ 0x64
 8002ed8:	d85d      	bhi.n	8002f96 <HAL_RCC_OscConfig+0x306>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002eda:	683b      	ldr	r3, [r7, #0]
 8002edc:	4233      	tst	r3, r6
 8002ede:	d0f7      	beq.n	8002ed0 <HAL_RCC_OscConfig+0x240>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ee0:	6823      	ldr	r3, [r4, #0]
 8002ee2:	e7dd      	b.n	8002ea0 <HAL_RCC_OscConfig+0x210>
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8002ee4:	6dd3      	ldr	r3, [r2, #92]	@ 0x5c
 8002ee6:	079b      	lsls	r3, r3, #30
 8002ee8:	d400      	bmi.n	8002eec <HAL_RCC_OscConfig+0x25c>
 8002eea:	e76d      	b.n	8002dc8 <HAL_RCC_OscConfig+0x138>
 8002eec:	68a3      	ldr	r3, [r4, #8]
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d000      	beq.n	8002ef4 <HAL_RCC_OscConfig+0x264>
 8002ef2:	e769      	b.n	8002dc8 <HAL_RCC_OscConfig+0x138>
 8002ef4:	e6fc      	b.n	8002cf0 <HAL_RCC_OscConfig+0x60>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002ef6:	3b0d      	subs	r3, #13
 8002ef8:	400b      	ands	r3, r1
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8002efa:	2b02      	cmp	r3, #2
 8002efc:	d100      	bne.n	8002f00 <HAL_RCC_OscConfig+0x270>
 8002efe:	e0c3      	b.n	8003088 <HAL_RCC_OscConfig+0x3f8>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002f00:	68e3      	ldr	r3, [r4, #12]
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002f02:	4d2a      	ldr	r5, [pc, #168]	@ (8002fac <HAL_RCC_OscConfig+0x31c>)
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d073      	beq.n	8002ff0 <HAL_RCC_OscConfig+0x360>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002f08:	682b      	ldr	r3, [r5, #0]
 8002f0a:	4a2a      	ldr	r2, [pc, #168]	@ (8002fb4 <HAL_RCC_OscConfig+0x324>)
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002f0c:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002f0e:	4013      	ands	r3, r2
 8002f10:	6922      	ldr	r2, [r4, #16]
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002f12:	00ff      	lsls	r7, r7, #3
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002f14:	4313      	orrs	r3, r2
 8002f16:	602b      	str	r3, [r5, #0]
        __HAL_RCC_HSI_ENABLE();
 8002f18:	2380      	movs	r3, #128	@ 0x80
 8002f1a:	682a      	ldr	r2, [r5, #0]
 8002f1c:	005b      	lsls	r3, r3, #1
 8002f1e:	4313      	orrs	r3, r2
 8002f20:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8002f22:	f7fe ff95 	bl	8001e50 <HAL_GetTick>
 8002f26:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002f28:	e004      	b.n	8002f34 <HAL_RCC_OscConfig+0x2a4>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f2a:	f7fe ff91 	bl	8001e50 <HAL_GetTick>
 8002f2e:	1b80      	subs	r0, r0, r6
 8002f30:	2802      	cmp	r0, #2
 8002f32:	d830      	bhi.n	8002f96 <HAL_RCC_OscConfig+0x306>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002f34:	682b      	ldr	r3, [r5, #0]
 8002f36:	423b      	tst	r3, r7
 8002f38:	d0f7      	beq.n	8002f2a <HAL_RCC_OscConfig+0x29a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f3a:	686a      	ldr	r2, [r5, #4]
 8002f3c:	6963      	ldr	r3, [r4, #20]
 8002f3e:	491c      	ldr	r1, [pc, #112]	@ (8002fb0 <HAL_RCC_OscConfig+0x320>)
 8002f40:	021b      	lsls	r3, r3, #8
 8002f42:	400a      	ands	r2, r1
 8002f44:	4313      	orrs	r3, r2
 8002f46:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002f48:	6823      	ldr	r3, [r4, #0]
 8002f4a:	e6f3      	b.n	8002d34 <HAL_RCC_OscConfig+0xa4>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f4c:	4917      	ldr	r1, [pc, #92]	@ (8002fac <HAL_RCC_OscConfig+0x31c>)
 8002f4e:	6dca      	ldr	r2, [r1, #92]	@ 0x5c
 8002f50:	4313      	orrs	r3, r2
 8002f52:	65cb      	str	r3, [r1, #92]	@ 0x5c
        tickstart = HAL_GetTick();
 8002f54:	f7fe ff7c 	bl	8001e50 <HAL_GetTick>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f58:	4b14      	ldr	r3, [pc, #80]	@ (8002fac <HAL_RCC_OscConfig+0x31c>)
        tickstart = HAL_GetTick();
 8002f5a:	0006      	movs	r6, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f5c:	4698      	mov	r8, r3
 8002f5e:	2702      	movs	r7, #2
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f60:	4d19      	ldr	r5, [pc, #100]	@ (8002fc8 <HAL_RCC_OscConfig+0x338>)
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f62:	e004      	b.n	8002f6e <HAL_RCC_OscConfig+0x2de>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f64:	f7fe ff74 	bl	8001e50 <HAL_GetTick>
 8002f68:	1b80      	subs	r0, r0, r6
 8002f6a:	42a8      	cmp	r0, r5
 8002f6c:	d813      	bhi.n	8002f96 <HAL_RCC_OscConfig+0x306>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f6e:	4643      	mov	r3, r8
 8002f70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f72:	421f      	tst	r7, r3
 8002f74:	d0f6      	beq.n	8002f64 <HAL_RCC_OscConfig+0x2d4>
 8002f76:	e723      	b.n	8002dc0 <HAL_RCC_OscConfig+0x130>
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002f78:	6833      	ldr	r3, [r6, #0]
 8002f7a:	433b      	orrs	r3, r7
 8002f7c:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8002f7e:	f7fe ff67 	bl	8001e50 <HAL_GetTick>
 8002f82:	0005      	movs	r5, r0
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f84:	6833      	ldr	r3, [r6, #0]
 8002f86:	423b      	tst	r3, r7
 8002f88:	d000      	beq.n	8002f8c <HAL_RCC_OscConfig+0x2fc>
 8002f8a:	e6f5      	b.n	8002d78 <HAL_RCC_OscConfig+0xe8>
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f8c:	f7fe ff60 	bl	8001e50 <HAL_GetTick>
 8002f90:	1b40      	subs	r0, r0, r5
 8002f92:	2802      	cmp	r0, #2
 8002f94:	d9f6      	bls.n	8002f84 <HAL_RCC_OscConfig+0x2f4>
            return HAL_TIMEOUT;
 8002f96:	2003      	movs	r0, #3
 8002f98:	e6ab      	b.n	8002cf2 <HAL_RCC_OscConfig+0x62>
        __HAL_RCC_LSI_DISABLE();
 8002f9a:	2201      	movs	r2, #1
 8002f9c:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002f9e:	2702      	movs	r7, #2
        __HAL_RCC_LSI_DISABLE();
 8002fa0:	4393      	bics	r3, r2
 8002fa2:	662b      	str	r3, [r5, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8002fa4:	f7fe ff54 	bl	8001e50 <HAL_GetTick>
 8002fa8:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002faa:	e01c      	b.n	8002fe6 <HAL_RCC_OscConfig+0x356>
 8002fac:	40021000 	.word	0x40021000
 8002fb0:	ffff80ff 	.word	0xffff80ff
 8002fb4:	ffffc7ff 	.word	0xffffc7ff
 8002fb8:	00f42400 	.word	0x00f42400
 8002fbc:	20000000 	.word	0x20000000
 8002fc0:	20000008 	.word	0x20000008
 8002fc4:	40007000 	.word	0x40007000
 8002fc8:	00001388 	.word	0x00001388
 8002fcc:	feffffff 	.word	0xfeffffff
 8002fd0:	eefefffc 	.word	0xeefefffc
 8002fd4:	fffeffff 	.word	0xfffeffff
 8002fd8:	fffbffff 	.word	0xfffbffff
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002fdc:	f7fe ff38 	bl	8001e50 <HAL_GetTick>
 8002fe0:	1b80      	subs	r0, r0, r6
 8002fe2:	2802      	cmp	r0, #2
 8002fe4:	d8d7      	bhi.n	8002f96 <HAL_RCC_OscConfig+0x306>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002fe6:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
 8002fe8:	421f      	tst	r7, r3
 8002fea:	d1f7      	bne.n	8002fdc <HAL_RCC_OscConfig+0x34c>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002fec:	6823      	ldr	r3, [r4, #0]
 8002fee:	e6a3      	b.n	8002d38 <HAL_RCC_OscConfig+0xa8>
        __HAL_RCC_HSI_DISABLE();
 8002ff0:	682b      	ldr	r3, [r5, #0]
 8002ff2:	4a55      	ldr	r2, [pc, #340]	@ (8003148 <HAL_RCC_OscConfig+0x4b8>)
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002ff4:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_HSI_DISABLE();
 8002ff6:	4013      	ands	r3, r2
 8002ff8:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8002ffa:	f7fe ff29 	bl	8001e50 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002ffe:	00ff      	lsls	r7, r7, #3
        tickstart = HAL_GetTick();
 8003000:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003002:	e004      	b.n	800300e <HAL_RCC_OscConfig+0x37e>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003004:	f7fe ff24 	bl	8001e50 <HAL_GetTick>
 8003008:	1b80      	subs	r0, r0, r6
 800300a:	2802      	cmp	r0, #2
 800300c:	d8c3      	bhi.n	8002f96 <HAL_RCC_OscConfig+0x306>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800300e:	682b      	ldr	r3, [r5, #0]
 8003010:	423b      	tst	r3, r7
 8003012:	d1f7      	bne.n	8003004 <HAL_RCC_OscConfig+0x374>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003014:	6823      	ldr	r3, [r4, #0]
 8003016:	e68d      	b.n	8002d34 <HAL_RCC_OscConfig+0xa4>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003018:	2b01      	cmp	r3, #1
 800301a:	d100      	bne.n	800301e <HAL_RCC_OscConfig+0x38e>
 800301c:	e668      	b.n	8002cf0 <HAL_RCC_OscConfig+0x60>
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800301e:	2203      	movs	r2, #3
        temp_pllckcfg = RCC->PLLCFGR;
 8003020:	68e8      	ldr	r0, [r5, #12]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003022:	6a21      	ldr	r1, [r4, #32]
 8003024:	4002      	ands	r2, r0
 8003026:	428a      	cmp	r2, r1
 8003028:	d000      	beq.n	800302c <HAL_RCC_OscConfig+0x39c>
 800302a:	e661      	b.n	8002cf0 <HAL_RCC_OscConfig+0x60>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800302c:	2270      	movs	r2, #112	@ 0x70
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800302e:	6a61      	ldr	r1, [r4, #36]	@ 0x24
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003030:	4002      	ands	r2, r0
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003032:	428a      	cmp	r2, r1
 8003034:	d000      	beq.n	8003038 <HAL_RCC_OscConfig+0x3a8>
 8003036:	e65b      	b.n	8002cf0 <HAL_RCC_OscConfig+0x60>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003038:	21fe      	movs	r1, #254	@ 0xfe
 800303a:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800303c:	01c9      	lsls	r1, r1, #7
 800303e:	4001      	ands	r1, r0
 8003040:	0212      	lsls	r2, r2, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003042:	4291      	cmp	r1, r2
 8003044:	d000      	beq.n	8003048 <HAL_RCC_OscConfig+0x3b8>
 8003046:	e653      	b.n	8002cf0 <HAL_RCC_OscConfig+0x60>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003048:	22f8      	movs	r2, #248	@ 0xf8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800304a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800304c:	0392      	lsls	r2, r2, #14
 800304e:	4002      	ands	r2, r0
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003050:	428a      	cmp	r2, r1
 8003052:	d000      	beq.n	8003056 <HAL_RCC_OscConfig+0x3c6>
 8003054:	e64c      	b.n	8002cf0 <HAL_RCC_OscConfig+0x60>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003056:	22e0      	movs	r2, #224	@ 0xe0
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003058:	6b21      	ldr	r1, [r4, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800305a:	0512      	lsls	r2, r2, #20
 800305c:	4002      	ands	r2, r0
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800305e:	428a      	cmp	r2, r1
 8003060:	d000      	beq.n	8003064 <HAL_RCC_OscConfig+0x3d4>
 8003062:	e645      	b.n	8002cf0 <HAL_RCC_OscConfig+0x60>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003064:	6b63      	ldr	r3, [r4, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8003066:	0f40      	lsrs	r0, r0, #29
 8003068:	0740      	lsls	r0, r0, #29
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800306a:	1ac0      	subs	r0, r0, r3
 800306c:	1e43      	subs	r3, r0, #1
 800306e:	4198      	sbcs	r0, r3
 8003070:	b2c0      	uxtb	r0, r0
 8003072:	e63e      	b.n	8002cf2 <HAL_RCC_OscConfig+0x62>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003074:	2180      	movs	r1, #128	@ 0x80
 8003076:	4b35      	ldr	r3, [pc, #212]	@ (800314c <HAL_RCC_OscConfig+0x4bc>)
 8003078:	02c9      	lsls	r1, r1, #11
 800307a:	6818      	ldr	r0, [r3, #0]
 800307c:	4301      	orrs	r1, r0
 800307e:	6019      	str	r1, [r3, #0]
 8003080:	6819      	ldr	r1, [r3, #0]
 8003082:	430a      	orrs	r2, r1
 8003084:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003086:	e71c      	b.n	8002ec2 <HAL_RCC_OscConfig+0x232>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003088:	6813      	ldr	r3, [r2, #0]
 800308a:	055b      	lsls	r3, r3, #21
 800308c:	d457      	bmi.n	800313e <HAL_RCC_OscConfig+0x4ae>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800308e:	6851      	ldr	r1, [r2, #4]
 8003090:	6963      	ldr	r3, [r4, #20]
 8003092:	482f      	ldr	r0, [pc, #188]	@ (8003150 <HAL_RCC_OscConfig+0x4c0>)
 8003094:	021b      	lsls	r3, r3, #8
 8003096:	4001      	ands	r1, r0
 8003098:	430b      	orrs	r3, r1
 800309a:	6053      	str	r3, [r2, #4]
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800309c:	e643      	b.n	8002d26 <HAL_RCC_OscConfig+0x96>
        __HAL_RCC_PWR_CLK_DISABLE();
 800309e:	4a2b      	ldr	r2, [pc, #172]	@ (800314c <HAL_RCC_OscConfig+0x4bc>)
 80030a0:	492c      	ldr	r1, [pc, #176]	@ (8003154 <HAL_RCC_OscConfig+0x4c4>)
 80030a2:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
 80030a4:	400b      	ands	r3, r1
 80030a6:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80030a8:	e68e      	b.n	8002dc8 <HAL_RCC_OscConfig+0x138>
        __HAL_RCC_PLL_DISABLE();
 80030aa:	682b      	ldr	r3, [r5, #0]
 80030ac:	4a2a      	ldr	r2, [pc, #168]	@ (8003158 <HAL_RCC_OscConfig+0x4c8>)
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80030ae:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_PLL_DISABLE();
 80030b0:	4013      	ands	r3, r2
 80030b2:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80030b4:	f7fe fecc 	bl	8001e50 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80030b8:	04bf      	lsls	r7, r7, #18
        tickstart = HAL_GetTick();
 80030ba:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80030bc:	e005      	b.n	80030ca <HAL_RCC_OscConfig+0x43a>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030be:	f7fe fec7 	bl	8001e50 <HAL_GetTick>
 80030c2:	1b80      	subs	r0, r0, r6
 80030c4:	2802      	cmp	r0, #2
 80030c6:	d900      	bls.n	80030ca <HAL_RCC_OscConfig+0x43a>
 80030c8:	e765      	b.n	8002f96 <HAL_RCC_OscConfig+0x306>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80030ca:	682b      	ldr	r3, [r5, #0]
 80030cc:	423b      	tst	r3, r7
 80030ce:	d1f6      	bne.n	80030be <HAL_RCC_OscConfig+0x42e>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80030d0:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80030d2:	6a23      	ldr	r3, [r4, #32]
 80030d4:	68ea      	ldr	r2, [r5, #12]
 80030d6:	430b      	orrs	r3, r1
 80030d8:	4920      	ldr	r1, [pc, #128]	@ (800315c <HAL_RCC_OscConfig+0x4cc>)
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80030da:	4e1c      	ldr	r6, [pc, #112]	@ (800314c <HAL_RCC_OscConfig+0x4bc>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80030dc:	400a      	ands	r2, r1
 80030de:	4313      	orrs	r3, r2
 80030e0:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80030e2:	4313      	orrs	r3, r2
 80030e4:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80030e6:	4313      	orrs	r3, r2
 80030e8:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 80030ea:	4313      	orrs	r3, r2
 80030ec:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 80030ee:	0212      	lsls	r2, r2, #8
 80030f0:	4313      	orrs	r3, r2
 80030f2:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 80030f4:	2380      	movs	r3, #128	@ 0x80
 80030f6:	682a      	ldr	r2, [r5, #0]
 80030f8:	045b      	lsls	r3, r3, #17
 80030fa:	4313      	orrs	r3, r2
 80030fc:	602b      	str	r3, [r5, #0]
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80030fe:	2380      	movs	r3, #128	@ 0x80
 8003100:	68ea      	ldr	r2, [r5, #12]
 8003102:	055b      	lsls	r3, r3, #21
 8003104:	4313      	orrs	r3, r2
 8003106:	60eb      	str	r3, [r5, #12]
        tickstart = HAL_GetTick();
 8003108:	f7fe fea2 	bl	8001e50 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800310c:	2580      	movs	r5, #128	@ 0x80
        tickstart = HAL_GetTick();
 800310e:	0004      	movs	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003110:	04ad      	lsls	r5, r5, #18
 8003112:	e005      	b.n	8003120 <HAL_RCC_OscConfig+0x490>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003114:	f7fe fe9c 	bl	8001e50 <HAL_GetTick>
 8003118:	1b00      	subs	r0, r0, r4
 800311a:	2802      	cmp	r0, #2
 800311c:	d900      	bls.n	8003120 <HAL_RCC_OscConfig+0x490>
 800311e:	e73a      	b.n	8002f96 <HAL_RCC_OscConfig+0x306>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003120:	6833      	ldr	r3, [r6, #0]
 8003122:	422b      	tst	r3, r5
 8003124:	d0f6      	beq.n	8003114 <HAL_RCC_OscConfig+0x484>
  return HAL_OK;
 8003126:	2000      	movs	r0, #0
 8003128:	e5e3      	b.n	8002cf2 <HAL_RCC_OscConfig+0x62>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800312a:	2104      	movs	r1, #4
 800312c:	4b07      	ldr	r3, [pc, #28]	@ (800314c <HAL_RCC_OscConfig+0x4bc>)
 800312e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003130:	430a      	orrs	r2, r1
 8003132:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003134:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003136:	3903      	subs	r1, #3
 8003138:	430a      	orrs	r2, r1
 800313a:	65da      	str	r2, [r3, #92]	@ 0x5c
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800313c:	e70a      	b.n	8002f54 <HAL_RCC_OscConfig+0x2c4>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800313e:	68e3      	ldr	r3, [r4, #12]
 8003140:	2b00      	cmp	r3, #0
 8003142:	d1a4      	bne.n	800308e <HAL_RCC_OscConfig+0x3fe>
 8003144:	e5d4      	b.n	8002cf0 <HAL_RCC_OscConfig+0x60>
 8003146:	46c0      	nop			@ (mov r8, r8)
 8003148:	fffffeff 	.word	0xfffffeff
 800314c:	40021000 	.word	0x40021000
 8003150:	ffff80ff 	.word	0xffff80ff
 8003154:	efffffff 	.word	0xefffffff
 8003158:	feffffff 	.word	0xfeffffff
 800315c:	11c1808c 	.word	0x11c1808c

08003160 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003160:	2338      	movs	r3, #56	@ 0x38
 8003162:	4a22      	ldr	r2, [pc, #136]	@ (80031ec <HAL_RCC_GetSysClockFreq+0x8c>)
{
 8003164:	b510      	push	{r4, lr}
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003166:	6891      	ldr	r1, [r2, #8]
 8003168:	420b      	tst	r3, r1
 800316a:	d105      	bne.n	8003178 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800316c:	6813      	ldr	r3, [r2, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800316e:	4820      	ldr	r0, [pc, #128]	@ (80031f0 <HAL_RCC_GetSysClockFreq+0x90>)
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8003170:	049b      	lsls	r3, r3, #18
 8003172:	0f5b      	lsrs	r3, r3, #29
    sysclockfreq = (HSI_VALUE / hsidiv);
 8003174:	40d8      	lsrs	r0, r3
  {
    sysclockfreq = 0U;
  }

  return sysclockfreq;
}
 8003176:	bd10      	pop	{r4, pc}
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003178:	6891      	ldr	r1, [r2, #8]
 800317a:	4019      	ands	r1, r3
 800317c:	2908      	cmp	r1, #8
 800317e:	d014      	beq.n	80031aa <HAL_RCC_GetSysClockFreq+0x4a>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003180:	6891      	ldr	r1, [r2, #8]
 8003182:	4019      	ands	r1, r3
 8003184:	2910      	cmp	r1, #16
 8003186:	d012      	beq.n	80031ae <HAL_RCC_GetSysClockFreq+0x4e>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8003188:	6891      	ldr	r1, [r2, #8]
 800318a:	4019      	ands	r1, r3
 800318c:	2920      	cmp	r1, #32
 800318e:	d024      	beq.n	80031da <HAL_RCC_GetSysClockFreq+0x7a>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003190:	6890      	ldr	r0, [r2, #8]
 8003192:	4018      	ands	r0, r3
    sysclockfreq = LSI_VALUE;
 8003194:	3818      	subs	r0, #24
 8003196:	1e43      	subs	r3, r0, #1
 8003198:	4198      	sbcs	r0, r3
 800319a:	4b16      	ldr	r3, [pc, #88]	@ (80031f4 <HAL_RCC_GetSysClockFreq+0x94>)
 800319c:	4240      	negs	r0, r0
 800319e:	4018      	ands	r0, r3
 80031a0:	23fa      	movs	r3, #250	@ 0xfa
 80031a2:	01db      	lsls	r3, r3, #7
 80031a4:	469c      	mov	ip, r3
 80031a6:	4460      	add	r0, ip
 80031a8:	e7e5      	b.n	8003176 <HAL_RCC_GetSysClockFreq+0x16>
    sysclockfreq = HSE_VALUE;
 80031aa:	4813      	ldr	r0, [pc, #76]	@ (80031f8 <HAL_RCC_GetSysClockFreq+0x98>)
 80031ac:	e7e3      	b.n	8003176 <HAL_RCC_GetSysClockFreq+0x16>
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80031ae:	68d3      	ldr	r3, [r2, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80031b0:	68d1      	ldr	r1, [r2, #12]
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80031b2:	43db      	mvns	r3, r3
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80031b4:	68d4      	ldr	r4, [r2, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80031b6:	0649      	lsls	r1, r1, #25
 80031b8:	0f49      	lsrs	r1, r1, #29
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80031ba:	0464      	lsls	r4, r4, #17
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80031bc:	3101      	adds	r1, #1
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80031be:	0e64      	lsrs	r4, r4, #25
    switch (pllsource)
 80031c0:	079b      	lsls	r3, r3, #30
 80031c2:	d00d      	beq.n	80031e0 <HAL_RCC_GetSysClockFreq+0x80>
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80031c4:	480a      	ldr	r0, [pc, #40]	@ (80031f0 <HAL_RCC_GetSysClockFreq+0x90>)
 80031c6:	f7fc ff9d 	bl	8000104 <__udivsi3>
 80031ca:	4360      	muls	r0, r4
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80031cc:	4b07      	ldr	r3, [pc, #28]	@ (80031ec <HAL_RCC_GetSysClockFreq+0x8c>)
 80031ce:	68d9      	ldr	r1, [r3, #12]
 80031d0:	0f49      	lsrs	r1, r1, #29
 80031d2:	3101      	adds	r1, #1
    sysclockfreq = pllvco / pllr;
 80031d4:	f7fc ff96 	bl	8000104 <__udivsi3>
  return sysclockfreq;
 80031d8:	e7cd      	b.n	8003176 <HAL_RCC_GetSysClockFreq+0x16>
    sysclockfreq = LSE_VALUE;
 80031da:	2080      	movs	r0, #128	@ 0x80
 80031dc:	0200      	lsls	r0, r0, #8
 80031de:	e7ca      	b.n	8003176 <HAL_RCC_GetSysClockFreq+0x16>
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80031e0:	4805      	ldr	r0, [pc, #20]	@ (80031f8 <HAL_RCC_GetSysClockFreq+0x98>)
 80031e2:	f7fc ff8f 	bl	8000104 <__udivsi3>
 80031e6:	4360      	muls	r0, r4
        break;
 80031e8:	e7f0      	b.n	80031cc <HAL_RCC_GetSysClockFreq+0x6c>
 80031ea:	46c0      	nop			@ (mov r8, r8)
 80031ec:	40021000 	.word	0x40021000
 80031f0:	00f42400 	.word	0x00f42400
 80031f4:	ffff8300 	.word	0xffff8300
 80031f8:	007a1200 	.word	0x007a1200

080031fc <HAL_RCC_ClockConfig>:
{
 80031fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031fe:	46ce      	mov	lr, r9
 8003200:	4647      	mov	r7, r8
 8003202:	0005      	movs	r5, r0
 8003204:	000c      	movs	r4, r1
 8003206:	b580      	push	{r7, lr}
  if (RCC_ClkInitStruct == NULL)
 8003208:	2800      	cmp	r0, #0
 800320a:	d026      	beq.n	800325a <HAL_RCC_ClockConfig+0x5e>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800320c:	2207      	movs	r2, #7
 800320e:	4e57      	ldr	r6, [pc, #348]	@ (800336c <HAL_RCC_ClockConfig+0x170>)
 8003210:	6833      	ldr	r3, [r6, #0]
 8003212:	4013      	ands	r3, r2
 8003214:	428b      	cmp	r3, r1
 8003216:	d35e      	bcc.n	80032d6 <HAL_RCC_ClockConfig+0xda>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003218:	682b      	ldr	r3, [r5, #0]
 800321a:	079a      	lsls	r2, r3, #30
 800321c:	d50e      	bpl.n	800323c <HAL_RCC_ClockConfig+0x40>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800321e:	075a      	lsls	r2, r3, #29
 8003220:	d505      	bpl.n	800322e <HAL_RCC_ClockConfig+0x32>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8003222:	22e0      	movs	r2, #224	@ 0xe0
 8003224:	4952      	ldr	r1, [pc, #328]	@ (8003370 <HAL_RCC_ClockConfig+0x174>)
 8003226:	01d2      	lsls	r2, r2, #7
 8003228:	6888      	ldr	r0, [r1, #8]
 800322a:	4302      	orrs	r2, r0
 800322c:	608a      	str	r2, [r1, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800322e:	4950      	ldr	r1, [pc, #320]	@ (8003370 <HAL_RCC_ClockConfig+0x174>)
 8003230:	4850      	ldr	r0, [pc, #320]	@ (8003374 <HAL_RCC_ClockConfig+0x178>)
 8003232:	688a      	ldr	r2, [r1, #8]
 8003234:	4002      	ands	r2, r0
 8003236:	68a8      	ldr	r0, [r5, #8]
 8003238:	4302      	orrs	r2, r0
 800323a:	608a      	str	r2, [r1, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800323c:	07db      	lsls	r3, r3, #31
 800323e:	d52b      	bpl.n	8003298 <HAL_RCC_ClockConfig+0x9c>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003240:	686b      	ldr	r3, [r5, #4]
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003242:	4a4b      	ldr	r2, [pc, #300]	@ (8003370 <HAL_RCC_ClockConfig+0x174>)
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003244:	2b01      	cmp	r3, #1
 8003246:	d100      	bne.n	800324a <HAL_RCC_ClockConfig+0x4e>
 8003248:	e07c      	b.n	8003344 <HAL_RCC_ClockConfig+0x148>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800324a:	2b02      	cmp	r3, #2
 800324c:	d007      	beq.n	800325e <HAL_RCC_ClockConfig+0x62>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800324e:	2b00      	cmp	r3, #0
 8003250:	d000      	beq.n	8003254 <HAL_RCC_ClockConfig+0x58>
 8003252:	e07d      	b.n	8003350 <HAL_RCC_ClockConfig+0x154>
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003254:	6812      	ldr	r2, [r2, #0]
 8003256:	0552      	lsls	r2, r2, #21
 8003258:	d404      	bmi.n	8003264 <HAL_RCC_ClockConfig+0x68>
    return HAL_ERROR;
 800325a:	2001      	movs	r0, #1
 800325c:	e037      	b.n	80032ce <HAL_RCC_ClockConfig+0xd2>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800325e:	6812      	ldr	r2, [r2, #0]
 8003260:	0192      	lsls	r2, r2, #6
 8003262:	d5fa      	bpl.n	800325a <HAL_RCC_ClockConfig+0x5e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003264:	2107      	movs	r1, #7
 8003266:	4e42      	ldr	r6, [pc, #264]	@ (8003370 <HAL_RCC_ClockConfig+0x174>)
 8003268:	68b2      	ldr	r2, [r6, #8]
 800326a:	438a      	bics	r2, r1
 800326c:	4313      	orrs	r3, r2
 800326e:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8003270:	f7fe fdee 	bl	8001e50 <HAL_GetTick>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003274:	2338      	movs	r3, #56	@ 0x38
 8003276:	4698      	mov	r8, r3
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003278:	4b3f      	ldr	r3, [pc, #252]	@ (8003378 <HAL_RCC_ClockConfig+0x17c>)
    tickstart = HAL_GetTick();
 800327a:	0007      	movs	r7, r0
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800327c:	4699      	mov	r9, r3
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800327e:	e004      	b.n	800328a <HAL_RCC_ClockConfig+0x8e>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003280:	f7fe fde6 	bl	8001e50 <HAL_GetTick>
 8003284:	1bc0      	subs	r0, r0, r7
 8003286:	4548      	cmp	r0, r9
 8003288:	d83b      	bhi.n	8003302 <HAL_RCC_ClockConfig+0x106>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800328a:	4643      	mov	r3, r8
 800328c:	68b2      	ldr	r2, [r6, #8]
 800328e:	401a      	ands	r2, r3
 8003290:	686b      	ldr	r3, [r5, #4]
 8003292:	00db      	lsls	r3, r3, #3
 8003294:	429a      	cmp	r2, r3
 8003296:	d1f3      	bne.n	8003280 <HAL_RCC_ClockConfig+0x84>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003298:	2207      	movs	r2, #7
 800329a:	4e34      	ldr	r6, [pc, #208]	@ (800336c <HAL_RCC_ClockConfig+0x170>)
 800329c:	6833      	ldr	r3, [r6, #0]
 800329e:	4013      	ands	r3, r2
 80032a0:	42a3      	cmp	r3, r4
 80032a2:	d838      	bhi.n	8003316 <HAL_RCC_ClockConfig+0x11a>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032a4:	682b      	ldr	r3, [r5, #0]
 80032a6:	075b      	lsls	r3, r3, #29
 80032a8:	d42d      	bmi.n	8003306 <HAL_RCC_ClockConfig+0x10a>
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80032aa:	f7ff ff59 	bl	8003160 <HAL_RCC_GetSysClockFreq>
 80032ae:	4b30      	ldr	r3, [pc, #192]	@ (8003370 <HAL_RCC_ClockConfig+0x174>)
 80032b0:	4a32      	ldr	r2, [pc, #200]	@ (800337c <HAL_RCC_ClockConfig+0x180>)
 80032b2:	689b      	ldr	r3, [r3, #8]
 80032b4:	4932      	ldr	r1, [pc, #200]	@ (8003380 <HAL_RCC_ClockConfig+0x184>)
 80032b6:	051b      	lsls	r3, r3, #20
 80032b8:	0f1b      	lsrs	r3, r3, #28
 80032ba:	009b      	lsls	r3, r3, #2
 80032bc:	589b      	ldr	r3, [r3, r2]
 80032be:	221f      	movs	r2, #31
 80032c0:	4013      	ands	r3, r2
 80032c2:	40d8      	lsrs	r0, r3
  return HAL_InitTick(uwTickPrio);
 80032c4:	4b2f      	ldr	r3, [pc, #188]	@ (8003384 <HAL_RCC_ClockConfig+0x188>)
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80032c6:	6008      	str	r0, [r1, #0]
  return HAL_InitTick(uwTickPrio);
 80032c8:	6818      	ldr	r0, [r3, #0]
 80032ca:	f7fe fd7b 	bl	8001dc4 <HAL_InitTick>
}
 80032ce:	bcc0      	pop	{r6, r7}
 80032d0:	46b9      	mov	r9, r7
 80032d2:	46b0      	mov	r8, r6
 80032d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032d6:	6833      	ldr	r3, [r6, #0]
 80032d8:	4393      	bics	r3, r2
 80032da:	430b      	orrs	r3, r1
 80032dc:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 80032de:	f7fe fdb7 	bl	8001e50 <HAL_GetTick>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80032e2:	2307      	movs	r3, #7
 80032e4:	4698      	mov	r8, r3
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80032e6:	4b24      	ldr	r3, [pc, #144]	@ (8003378 <HAL_RCC_ClockConfig+0x17c>)
    tickstart = HAL_GetTick();
 80032e8:	0007      	movs	r7, r0
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80032ea:	4699      	mov	r9, r3
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80032ec:	4642      	mov	r2, r8
 80032ee:	6833      	ldr	r3, [r6, #0]
 80032f0:	4013      	ands	r3, r2
 80032f2:	42a3      	cmp	r3, r4
 80032f4:	d100      	bne.n	80032f8 <HAL_RCC_ClockConfig+0xfc>
 80032f6:	e78f      	b.n	8003218 <HAL_RCC_ClockConfig+0x1c>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80032f8:	f7fe fdaa 	bl	8001e50 <HAL_GetTick>
 80032fc:	1bc0      	subs	r0, r0, r7
 80032fe:	4548      	cmp	r0, r9
 8003300:	d9f4      	bls.n	80032ec <HAL_RCC_ClockConfig+0xf0>
        return HAL_TIMEOUT;
 8003302:	2003      	movs	r0, #3
 8003304:	e7e3      	b.n	80032ce <HAL_RCC_ClockConfig+0xd2>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8003306:	4a1a      	ldr	r2, [pc, #104]	@ (8003370 <HAL_RCC_ClockConfig+0x174>)
 8003308:	491f      	ldr	r1, [pc, #124]	@ (8003388 <HAL_RCC_ClockConfig+0x18c>)
 800330a:	6893      	ldr	r3, [r2, #8]
 800330c:	400b      	ands	r3, r1
 800330e:	68e9      	ldr	r1, [r5, #12]
 8003310:	430b      	orrs	r3, r1
 8003312:	6093      	str	r3, [r2, #8]
 8003314:	e7c9      	b.n	80032aa <HAL_RCC_ClockConfig+0xae>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003316:	6833      	ldr	r3, [r6, #0]
 8003318:	4393      	bics	r3, r2
 800331a:	4323      	orrs	r3, r4
 800331c:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 800331e:	f7fe fd97 	bl	8001e50 <HAL_GetTick>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003322:	2307      	movs	r3, #7
 8003324:	4698      	mov	r8, r3
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003326:	4b14      	ldr	r3, [pc, #80]	@ (8003378 <HAL_RCC_ClockConfig+0x17c>)
    tickstart = HAL_GetTick();
 8003328:	0007      	movs	r7, r0
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800332a:	4699      	mov	r9, r3
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800332c:	4642      	mov	r2, r8
 800332e:	6833      	ldr	r3, [r6, #0]
 8003330:	4013      	ands	r3, r2
 8003332:	42a3      	cmp	r3, r4
 8003334:	d0b6      	beq.n	80032a4 <HAL_RCC_ClockConfig+0xa8>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003336:	f7fe fd8b 	bl	8001e50 <HAL_GetTick>
 800333a:	1bc0      	subs	r0, r0, r7
 800333c:	4548      	cmp	r0, r9
 800333e:	d9f5      	bls.n	800332c <HAL_RCC_ClockConfig+0x130>
        return HAL_TIMEOUT;
 8003340:	2003      	movs	r0, #3
 8003342:	e7c4      	b.n	80032ce <HAL_RCC_ClockConfig+0xd2>
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003344:	6812      	ldr	r2, [r2, #0]
 8003346:	0392      	lsls	r2, r2, #14
 8003348:	d500      	bpl.n	800334c <HAL_RCC_ClockConfig+0x150>
 800334a:	e78b      	b.n	8003264 <HAL_RCC_ClockConfig+0x68>
    return HAL_ERROR;
 800334c:	2001      	movs	r0, #1
 800334e:	e7be      	b.n	80032ce <HAL_RCC_ClockConfig+0xd2>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8003350:	2b03      	cmp	r3, #3
 8003352:	d005      	beq.n	8003360 <HAL_RCC_ClockConfig+0x164>
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003354:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003356:	0792      	lsls	r2, r2, #30
 8003358:	d500      	bpl.n	800335c <HAL_RCC_ClockConfig+0x160>
 800335a:	e783      	b.n	8003264 <HAL_RCC_ClockConfig+0x68>
    return HAL_ERROR;
 800335c:	2001      	movs	r0, #1
 800335e:	e7b6      	b.n	80032ce <HAL_RCC_ClockConfig+0xd2>
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003360:	6e12      	ldr	r2, [r2, #96]	@ 0x60
 8003362:	0792      	lsls	r2, r2, #30
 8003364:	d500      	bpl.n	8003368 <HAL_RCC_ClockConfig+0x16c>
 8003366:	e77d      	b.n	8003264 <HAL_RCC_ClockConfig+0x68>
    return HAL_ERROR;
 8003368:	2001      	movs	r0, #1
 800336a:	e7b0      	b.n	80032ce <HAL_RCC_ClockConfig+0xd2>
 800336c:	40022000 	.word	0x40022000
 8003370:	40021000 	.word	0x40021000
 8003374:	fffff0ff 	.word	0xfffff0ff
 8003378:	00001388 	.word	0x00001388
 800337c:	08005b3c 	.word	0x08005b3c
 8003380:	20000000 	.word	0x20000000
 8003384:	20000008 	.word	0x20000008
 8003388:	ffff8fff 	.word	0xffff8fff

0800338c <HAL_RCC_GetPCLK1Freq>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 800338c:	4b06      	ldr	r3, [pc, #24]	@ (80033a8 <HAL_RCC_GetPCLK1Freq+0x1c>)
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800338e:	4907      	ldr	r1, [pc, #28]	@ (80033ac <HAL_RCC_GetPCLK1Freq+0x20>)
 8003390:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8003392:	4a07      	ldr	r2, [pc, #28]	@ (80033b0 <HAL_RCC_GetPCLK1Freq+0x24>)
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8003394:	045b      	lsls	r3, r3, #17
 8003396:	0f5b      	lsrs	r3, r3, #29
 8003398:	009b      	lsls	r3, r3, #2
 800339a:	585b      	ldr	r3, [r3, r1]
 800339c:	211f      	movs	r1, #31
 800339e:	6810      	ldr	r0, [r2, #0]
 80033a0:	400b      	ands	r3, r1
 80033a2:	40d8      	lsrs	r0, r3
}
 80033a4:	4770      	bx	lr
 80033a6:	46c0      	nop			@ (mov r8, r8)
 80033a8:	40021000 	.word	0x40021000
 80033ac:	08005b1c 	.word	0x08005b1c
 80033b0:	20000000 	.word	0x20000000

080033b4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80033b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80033b6:	46d6      	mov	lr, sl
 80033b8:	464f      	mov	r7, r9
 80033ba:	4646      	mov	r6, r8
 80033bc:	b5c0      	push	{r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80033be:	6803      	ldr	r3, [r0, #0]
{
 80033c0:	0004      	movs	r4, r0
 80033c2:	b082      	sub	sp, #8
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80033c4:	2000      	movs	r0, #0
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80033c6:	039a      	lsls	r2, r3, #14
 80033c8:	d552      	bpl.n	8003470 <HAL_RCCEx_PeriphCLKConfig+0xbc>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80033ca:	2280      	movs	r2, #128	@ 0x80
 80033cc:	4b69      	ldr	r3, [pc, #420]	@ (8003574 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80033ce:	0552      	lsls	r2, r2, #21
 80033d0:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
    FlagStatus       pwrclkchanged = RESET;
 80033d2:	4682      	mov	sl, r0
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80033d4:	4211      	tst	r1, r2
 80033d6:	d100      	bne.n	80033da <HAL_RCCEx_PeriphCLKConfig+0x26>
 80033d8:	e0a4      	b.n	8003524 <HAL_RCCEx_PeriphCLKConfig+0x170>
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80033da:	2780      	movs	r7, #128	@ 0x80
 80033dc:	4d66      	ldr	r5, [pc, #408]	@ (8003578 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80033de:	007f      	lsls	r7, r7, #1
 80033e0:	682b      	ldr	r3, [r5, #0]
 80033e2:	433b      	orrs	r3, r7
 80033e4:	602b      	str	r3, [r5, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80033e6:	f7fe fd33 	bl	8001e50 <HAL_GetTick>
 80033ea:	0006      	movs	r6, r0

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80033ec:	e005      	b.n	80033fa <HAL_RCCEx_PeriphCLKConfig+0x46>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033ee:	f7fe fd2f 	bl	8001e50 <HAL_GetTick>
 80033f2:	1b80      	subs	r0, r0, r6
 80033f4:	2802      	cmp	r0, #2
 80033f6:	d900      	bls.n	80033fa <HAL_RCCEx_PeriphCLKConfig+0x46>
 80033f8:	e09e      	b.n	8003538 <HAL_RCCEx_PeriphCLKConfig+0x184>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80033fa:	682b      	ldr	r3, [r5, #0]
 80033fc:	423b      	tst	r3, r7
 80033fe:	d0f6      	beq.n	80033ee <HAL_RCCEx_PeriphCLKConfig+0x3a>
    }

    if (ret == HAL_OK)
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003400:	4d5c      	ldr	r5, [pc, #368]	@ (8003574 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003402:	23c0      	movs	r3, #192	@ 0xc0
 8003404:	6dea      	ldr	r2, [r5, #92]	@ 0x5c
 8003406:	009b      	lsls	r3, r3, #2
 8003408:	0010      	movs	r0, r2

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800340a:	6a61      	ldr	r1, [r4, #36]	@ 0x24
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800340c:	4018      	ands	r0, r3
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800340e:	421a      	tst	r2, r3
 8003410:	d023      	beq.n	800345a <HAL_RCCEx_PeriphCLKConfig+0xa6>
 8003412:	4288      	cmp	r0, r1
 8003414:	d021      	beq.n	800345a <HAL_RCCEx_PeriphCLKConfig+0xa6>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003416:	2080      	movs	r0, #128	@ 0x80
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003418:	6deb      	ldr	r3, [r5, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_FORCE();
 800341a:	6dee      	ldr	r6, [r5, #92]	@ 0x5c
 800341c:	0240      	lsls	r0, r0, #9
 800341e:	4330      	orrs	r0, r6
 8003420:	65e8      	str	r0, [r5, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003422:	6de8      	ldr	r0, [r5, #92]	@ 0x5c
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003424:	4a55      	ldr	r2, [pc, #340]	@ (800357c <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003426:	4e56      	ldr	r6, [pc, #344]	@ (8003580 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003428:	401a      	ands	r2, r3
        __HAL_RCC_BACKUPRESET_RELEASE();
 800342a:	4030      	ands	r0, r6
 800342c:	65e8      	str	r0, [r5, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800342e:	65ea      	str	r2, [r5, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003430:	07db      	lsls	r3, r3, #31
 8003432:	d512      	bpl.n	800345a <HAL_RCCEx_PeriphCLKConfig+0xa6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003434:	f7fe fd0c 	bl	8001e50 <HAL_GetTick>

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003438:	2302      	movs	r3, #2
 800343a:	4698      	mov	r8, r3
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800343c:	4b51      	ldr	r3, [pc, #324]	@ (8003584 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
        tickstart = HAL_GetTick();
 800343e:	0006      	movs	r6, r0
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003440:	4699      	mov	r9, r3
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003442:	e005      	b.n	8003450 <HAL_RCCEx_PeriphCLKConfig+0x9c>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003444:	f7fe fd04 	bl	8001e50 <HAL_GetTick>
 8003448:	1b80      	subs	r0, r0, r6
 800344a:	4548      	cmp	r0, r9
 800344c:	d900      	bls.n	8003450 <HAL_RCCEx_PeriphCLKConfig+0x9c>
 800344e:	e073      	b.n	8003538 <HAL_RCCEx_PeriphCLKConfig+0x184>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003450:	4642      	mov	r2, r8
 8003452:	6deb      	ldr	r3, [r5, #92]	@ 0x5c
 8003454:	421a      	tst	r2, r3
 8003456:	d0f5      	beq.n	8003444 <HAL_RCCEx_PeriphCLKConfig+0x90>
      }

      if (ret == HAL_OK)
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003458:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 800345a:	4a46      	ldr	r2, [pc, #280]	@ (8003574 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800345c:	4847      	ldr	r0, [pc, #284]	@ (800357c <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800345e:	6dd3      	ldr	r3, [r2, #92]	@ 0x5c
 8003460:	4003      	ands	r3, r0
 8003462:	430b      	orrs	r3, r1
 8003464:	65d3      	str	r3, [r2, #92]	@ 0x5c
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003466:	4652      	mov	r2, sl
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003468:	2000      	movs	r0, #0
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800346a:	6823      	ldr	r3, [r4, #0]
    if (pwrclkchanged == SET)
 800346c:	2a01      	cmp	r2, #1
 800346e:	d068      	beq.n	8003542 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003470:	07da      	lsls	r2, r3, #31
 8003472:	d506      	bpl.n	8003482 <HAL_RCCEx_PeriphCLKConfig+0xce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003474:	2503      	movs	r5, #3
 8003476:	493f      	ldr	r1, [pc, #252]	@ (8003574 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003478:	6d4a      	ldr	r2, [r1, #84]	@ 0x54
 800347a:	43aa      	bics	r2, r5
 800347c:	6865      	ldr	r5, [r4, #4]
 800347e:	432a      	orrs	r2, r5
 8003480:	654a      	str	r2, [r1, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003482:	06da      	lsls	r2, r3, #27
 8003484:	d506      	bpl.n	8003494 <HAL_RCCEx_PeriphCLKConfig+0xe0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003486:	493b      	ldr	r1, [pc, #236]	@ (8003574 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003488:	4d3f      	ldr	r5, [pc, #252]	@ (8003588 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800348a:	6d4a      	ldr	r2, [r1, #84]	@ 0x54
 800348c:	402a      	ands	r2, r5
 800348e:	68a5      	ldr	r5, [r4, #8]
 8003490:	432a      	orrs	r2, r5
 8003492:	654a      	str	r2, [r1, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003494:	059a      	lsls	r2, r3, #22
 8003496:	d506      	bpl.n	80034a6 <HAL_RCCEx_PeriphCLKConfig+0xf2>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003498:	4936      	ldr	r1, [pc, #216]	@ (8003574 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800349a:	4d3c      	ldr	r5, [pc, #240]	@ (800358c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800349c:	6d4a      	ldr	r2, [r1, #84]	@ 0x54
 800349e:	402a      	ands	r2, r5
 80034a0:	6965      	ldr	r5, [r4, #20]
 80034a2:	432a      	orrs	r2, r5
 80034a4:	654a      	str	r2, [r1, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80034a6:	055a      	lsls	r2, r3, #21
 80034a8:	d506      	bpl.n	80034b8 <HAL_RCCEx_PeriphCLKConfig+0x104>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80034aa:	4932      	ldr	r1, [pc, #200]	@ (8003574 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80034ac:	4d38      	ldr	r5, [pc, #224]	@ (8003590 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 80034ae:	6d4a      	ldr	r2, [r1, #84]	@ 0x54
 80034b0:	402a      	ands	r2, r5
 80034b2:	69a5      	ldr	r5, [r4, #24]
 80034b4:	432a      	orrs	r2, r5
 80034b6:	654a      	str	r2, [r1, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80034b8:	069a      	lsls	r2, r3, #26
 80034ba:	d506      	bpl.n	80034ca <HAL_RCCEx_PeriphCLKConfig+0x116>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80034bc:	492d      	ldr	r1, [pc, #180]	@ (8003574 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80034be:	4d35      	ldr	r5, [pc, #212]	@ (8003594 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80034c0:	6d4a      	ldr	r2, [r1, #84]	@ 0x54
 80034c2:	402a      	ands	r2, r5
 80034c4:	68e5      	ldr	r5, [r4, #12]
 80034c6:	432a      	orrs	r2, r5
 80034c8:	654a      	str	r2, [r1, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80034ca:	045a      	lsls	r2, r3, #17
 80034cc:	d50a      	bpl.n	80034e4 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80034ce:	4929      	ldr	r1, [pc, #164]	@ (8003574 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80034d0:	69e5      	ldr	r5, [r4, #28]
 80034d2:	6d4a      	ldr	r2, [r1, #84]	@ 0x54
 80034d4:	0092      	lsls	r2, r2, #2
 80034d6:	0892      	lsrs	r2, r2, #2
 80034d8:	432a      	orrs	r2, r5
 80034da:	654a      	str	r2, [r1, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 80034dc:	2280      	movs	r2, #128	@ 0x80
 80034de:	05d2      	lsls	r2, r2, #23
 80034e0:	4295      	cmp	r5, r2
 80034e2:	d034      	beq.n	800354e <HAL_RCCEx_PeriphCLKConfig+0x19a>
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80034e4:	029a      	lsls	r2, r3, #10
 80034e6:	d50a      	bpl.n	80034fe <HAL_RCCEx_PeriphCLKConfig+0x14a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80034e8:	4922      	ldr	r1, [pc, #136]	@ (8003574 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80034ea:	4e2b      	ldr	r6, [pc, #172]	@ (8003598 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80034ec:	6d4a      	ldr	r2, [r1, #84]	@ 0x54
 80034ee:	6a25      	ldr	r5, [r4, #32]
 80034f0:	4032      	ands	r2, r6
 80034f2:	432a      	orrs	r2, r5
 80034f4:	654a      	str	r2, [r1, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 80034f6:	2280      	movs	r2, #128	@ 0x80
 80034f8:	03d2      	lsls	r2, r2, #15
 80034fa:	4295      	cmp	r5, r2
 80034fc:	d02d      	beq.n	800355a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80034fe:	051b      	lsls	r3, r3, #20
 8003500:	d50a      	bpl.n	8003518 <HAL_RCCEx_PeriphCLKConfig+0x164>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8003502:	4a1c      	ldr	r2, [pc, #112]	@ (8003574 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003504:	6921      	ldr	r1, [r4, #16]
 8003506:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8003508:	4c24      	ldr	r4, [pc, #144]	@ (800359c <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 800350a:	4023      	ands	r3, r4
 800350c:	430b      	orrs	r3, r1
 800350e:	6553      	str	r3, [r2, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8003510:	2380      	movs	r3, #128	@ 0x80
 8003512:	01db      	lsls	r3, r3, #7
 8003514:	4299      	cmp	r1, r3
 8003516:	d026      	beq.n	8003566 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
}
 8003518:	b002      	add	sp, #8
 800351a:	bce0      	pop	{r5, r6, r7}
 800351c:	46ba      	mov	sl, r7
 800351e:	46b1      	mov	r9, r6
 8003520:	46a8      	mov	r8, r5
 8003522:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_PWR_CLK_ENABLE();
 8003524:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8003526:	4311      	orrs	r1, r2
 8003528:	63d9      	str	r1, [r3, #60]	@ 0x3c
 800352a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800352c:	4013      	ands	r3, r2
 800352e:	9301      	str	r3, [sp, #4]
 8003530:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8003532:	2301      	movs	r3, #1
 8003534:	469a      	mov	sl, r3
 8003536:	e750      	b.n	80033da <HAL_RCCEx_PeriphCLKConfig+0x26>
    if (pwrclkchanged == SET)
 8003538:	4652      	mov	r2, sl
        status = ret;
 800353a:	2003      	movs	r0, #3
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800353c:	6823      	ldr	r3, [r4, #0]
    if (pwrclkchanged == SET)
 800353e:	2a01      	cmp	r2, #1
 8003540:	d196      	bne.n	8003470 <HAL_RCCEx_PeriphCLKConfig+0xbc>
      __HAL_RCC_PWR_CLK_DISABLE();
 8003542:	490c      	ldr	r1, [pc, #48]	@ (8003574 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003544:	4d16      	ldr	r5, [pc, #88]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8003546:	6bca      	ldr	r2, [r1, #60]	@ 0x3c
 8003548:	402a      	ands	r2, r5
 800354a:	63ca      	str	r2, [r1, #60]	@ 0x3c
 800354c:	e790      	b.n	8003470 <HAL_RCCEx_PeriphCLKConfig+0xbc>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800354e:	2280      	movs	r2, #128	@ 0x80
 8003550:	68cd      	ldr	r5, [r1, #12]
 8003552:	0252      	lsls	r2, r2, #9
 8003554:	432a      	orrs	r2, r5
 8003556:	60ca      	str	r2, [r1, #12]
 8003558:	e7c4      	b.n	80034e4 <HAL_RCCEx_PeriphCLKConfig+0x130>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800355a:	2280      	movs	r2, #128	@ 0x80
 800355c:	68cd      	ldr	r5, [r1, #12]
 800355e:	0452      	lsls	r2, r2, #17
 8003560:	432a      	orrs	r2, r5
 8003562:	60ca      	str	r2, [r1, #12]
 8003564:	e7cb      	b.n	80034fe <HAL_RCCEx_PeriphCLKConfig+0x14a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8003566:	2380      	movs	r3, #128	@ 0x80
 8003568:	68d1      	ldr	r1, [r2, #12]
 800356a:	025b      	lsls	r3, r3, #9
 800356c:	430b      	orrs	r3, r1
 800356e:	60d3      	str	r3, [r2, #12]
  return status;
 8003570:	e7d2      	b.n	8003518 <HAL_RCCEx_PeriphCLKConfig+0x164>
 8003572:	46c0      	nop			@ (mov r8, r8)
 8003574:	40021000 	.word	0x40021000
 8003578:	40007000 	.word	0x40007000
 800357c:	fffffcff 	.word	0xfffffcff
 8003580:	fffeffff 	.word	0xfffeffff
 8003584:	00001388 	.word	0x00001388
 8003588:	fffff3ff 	.word	0xfffff3ff
 800358c:	fff3ffff 	.word	0xfff3ffff
 8003590:	ffcfffff 	.word	0xffcfffff
 8003594:	ffffcfff 	.word	0xffffcfff
 8003598:	ffbfffff 	.word	0xffbfffff
 800359c:	ffff3fff 	.word	0xffff3fff
 80035a0:	efffffff 	.word	0xefffffff

080035a4 <HAL_TIM_OC_MspInit>:
/**
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
 80035a4:	4770      	bx	lr
 80035a6:	46c0      	nop			@ (mov r8, r8)

080035a8 <HAL_TIM_IC_MspInit>:
/**
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
 80035a8:	4770      	bx	lr
 80035aa:	46c0      	nop			@ (mov r8, r8)

080035ac <HAL_TIM_PeriodElapsedCallback>:
/**
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 80035ac:	4770      	bx	lr
 80035ae:	46c0      	nop			@ (mov r8, r8)

080035b0 <HAL_TIM_PeriodElapsedHalfCpltCallback>:
/**
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
 80035b0:	4770      	bx	lr
 80035b2:	46c0      	nop			@ (mov r8, r8)

080035b4 <HAL_TIM_OC_DelayElapsedCallback>:
/**
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
 80035b4:	4770      	bx	lr
 80035b6:	46c0      	nop			@ (mov r8, r8)

080035b8 <HAL_TIM_IC_CaptureCallback>:
/**
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
 80035b8:	4770      	bx	lr
 80035ba:	46c0      	nop			@ (mov r8, r8)

080035bc <HAL_TIM_IC_CaptureHalfCpltCallback>:
/**
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
 80035bc:	4770      	bx	lr
 80035be:	46c0      	nop			@ (mov r8, r8)

080035c0 <HAL_TIM_PWM_PulseFinishedCallback>:
/**
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
 80035c0:	4770      	bx	lr
 80035c2:	46c0      	nop			@ (mov r8, r8)

080035c4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
/**
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
 80035c4:	4770      	bx	lr
 80035c6:	46c0      	nop			@ (mov r8, r8)

080035c8 <HAL_TIM_TriggerCallback>:
/**
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
 80035c8:	4770      	bx	lr
 80035ca:	46c0      	nop			@ (mov r8, r8)

080035cc <HAL_TIM_TriggerHalfCpltCallback>:
/**
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
 80035cc:	4770      	bx	lr
 80035ce:	46c0      	nop			@ (mov r8, r8)

080035d0 <HAL_TIM_ErrorCallback>:
/**
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
 80035d0:	4770      	bx	lr
 80035d2:	46c0      	nop			@ (mov r8, r8)

080035d4 <HAL_TIM_Base_Init>:
{
 80035d4:	b570      	push	{r4, r5, r6, lr}
 80035d6:	1e04      	subs	r4, r0, #0
  if (htim == NULL)
 80035d8:	d100      	bne.n	80035dc <HAL_TIM_Base_Init+0x8>
 80035da:	e093      	b.n	8003704 <HAL_TIM_Base_Init+0x130>
  if (htim->State == HAL_TIM_STATE_RESET)
 80035dc:	233d      	movs	r3, #61	@ 0x3d
 80035de:	5cc3      	ldrb	r3, [r0, r3]
 80035e0:	b2da      	uxtb	r2, r3
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d130      	bne.n	8003648 <HAL_TIM_Base_Init+0x74>
    htim->Lock = HAL_UNLOCKED;
 80035e6:	333c      	adds	r3, #60	@ 0x3c
 80035e8:	54c2      	strb	r2, [r0, r3]
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 80035ea:	2284      	movs	r2, #132	@ 0x84
 80035ec:	4b48      	ldr	r3, [pc, #288]	@ (8003710 <HAL_TIM_Base_Init+0x13c>)
 80035ee:	5083      	str	r3, [r0, r2]
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 80035f0:	4b48      	ldr	r3, [pc, #288]	@ (8003714 <HAL_TIM_Base_Init+0x140>)
 80035f2:	3204      	adds	r2, #4
 80035f4:	5083      	str	r3, [r0, r2]
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 80035f6:	4b48      	ldr	r3, [pc, #288]	@ (8003718 <HAL_TIM_Base_Init+0x144>)
 80035f8:	3204      	adds	r2, #4
 80035fa:	5083      	str	r3, [r0, r2]
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 80035fc:	4b47      	ldr	r3, [pc, #284]	@ (800371c <HAL_TIM_Base_Init+0x148>)
 80035fe:	3204      	adds	r2, #4
 8003600:	5083      	str	r3, [r0, r2]
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 8003602:	4b47      	ldr	r3, [pc, #284]	@ (8003720 <HAL_TIM_Base_Init+0x14c>)
 8003604:	3204      	adds	r2, #4
 8003606:	5083      	str	r3, [r0, r2]
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 8003608:	4b46      	ldr	r3, [pc, #280]	@ (8003724 <HAL_TIM_Base_Init+0x150>)
 800360a:	3204      	adds	r2, #4
 800360c:	5083      	str	r3, [r0, r2]
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 800360e:	4b46      	ldr	r3, [pc, #280]	@ (8003728 <HAL_TIM_Base_Init+0x154>)
 8003610:	3204      	adds	r2, #4
 8003612:	5083      	str	r3, [r0, r2]
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 8003614:	4b45      	ldr	r3, [pc, #276]	@ (800372c <HAL_TIM_Base_Init+0x158>)
 8003616:	3204      	adds	r2, #4
 8003618:	5083      	str	r3, [r0, r2]
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 800361a:	4b45      	ldr	r3, [pc, #276]	@ (8003730 <HAL_TIM_Base_Init+0x15c>)
 800361c:	3204      	adds	r2, #4
 800361e:	5083      	str	r3, [r0, r2]
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 8003620:	4b44      	ldr	r3, [pc, #272]	@ (8003734 <HAL_TIM_Base_Init+0x160>)
 8003622:	3204      	adds	r2, #4
 8003624:	5083      	str	r3, [r0, r2]
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 8003626:	4b44      	ldr	r3, [pc, #272]	@ (8003738 <HAL_TIM_Base_Init+0x164>)
 8003628:	3204      	adds	r2, #4
 800362a:	5083      	str	r3, [r0, r2]
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 800362c:	4b43      	ldr	r3, [pc, #268]	@ (800373c <HAL_TIM_Base_Init+0x168>)
 800362e:	3204      	adds	r2, #4
 8003630:	5083      	str	r3, [r0, r2]
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 8003632:	4b43      	ldr	r3, [pc, #268]	@ (8003740 <HAL_TIM_Base_Init+0x16c>)
 8003634:	3204      	adds	r2, #4
 8003636:	5083      	str	r3, [r0, r2]
  htim->Break2Callback                    = HAL_TIMEx_Break2Callback;
 8003638:	4b42      	ldr	r3, [pc, #264]	@ (8003744 <HAL_TIM_Base_Init+0x170>)
 800363a:	3204      	adds	r2, #4
 800363c:	5083      	str	r3, [r0, r2]
    if (htim->Base_MspInitCallback == NULL)
 800363e:	6cc3      	ldr	r3, [r0, #76]	@ 0x4c
 8003640:	2b00      	cmp	r3, #0
 8003642:	d061      	beq.n	8003708 <HAL_TIM_Base_Init+0x134>
    htim->Base_MspInitCallback(htim);
 8003644:	0020      	movs	r0, r4
 8003646:	4798      	blx	r3
  htim->State = HAL_TIM_STATE_BUSY;
 8003648:	233d      	movs	r3, #61	@ 0x3d
 800364a:	2202      	movs	r2, #2
 800364c:	54e2      	strb	r2, [r4, r3]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800364e:	6823      	ldr	r3, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003650:	4e3d      	ldr	r6, [pc, #244]	@ (8003748 <HAL_TIM_Base_Init+0x174>)
  tmpcr1 = TIMx->CR1;
 8003652:	681a      	ldr	r2, [r3, #0]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003654:	69a5      	ldr	r5, [r4, #24]
  TIMx->PSC = Structure->Prescaler;
 8003656:	6861      	ldr	r1, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003658:	68e0      	ldr	r0, [r4, #12]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800365a:	42b3      	cmp	r3, r6
 800365c:	d041      	beq.n	80036e2 <HAL_TIM_Base_Init+0x10e>
 800365e:	2680      	movs	r6, #128	@ 0x80
 8003660:	05f6      	lsls	r6, r6, #23
 8003662:	42b3      	cmp	r3, r6
 8003664:	d034      	beq.n	80036d0 <HAL_TIM_Base_Init+0xfc>
 8003666:	4e39      	ldr	r6, [pc, #228]	@ (800374c <HAL_TIM_Base_Init+0x178>)
 8003668:	42b3      	cmp	r3, r6
 800366a:	d031      	beq.n	80036d0 <HAL_TIM_Base_Init+0xfc>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800366c:	4e38      	ldr	r6, [pc, #224]	@ (8003750 <HAL_TIM_Base_Init+0x17c>)
 800366e:	42b3      	cmp	r3, r6
 8003670:	d032      	beq.n	80036d8 <HAL_TIM_Base_Init+0x104>
 8003672:	4e38      	ldr	r6, [pc, #224]	@ (8003754 <HAL_TIM_Base_Init+0x180>)
 8003674:	42b3      	cmp	r3, r6
 8003676:	d038      	beq.n	80036ea <HAL_TIM_Base_Init+0x116>
 8003678:	4e37      	ldr	r6, [pc, #220]	@ (8003758 <HAL_TIM_Base_Init+0x184>)
 800367a:	42b3      	cmp	r3, r6
 800367c:	d035      	beq.n	80036ea <HAL_TIM_Base_Init+0x116>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800367e:	2680      	movs	r6, #128	@ 0x80
 8003680:	43b2      	bics	r2, r6
 8003682:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 8003684:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003686:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003688:	6299      	str	r1, [r3, #40]	@ 0x28
  TIMx->EGR = TIM_EGR_UG;
 800368a:	2201      	movs	r2, #1
 800368c:	615a      	str	r2, [r3, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800368e:	6919      	ldr	r1, [r3, #16]
 8003690:	420a      	tst	r2, r1
 8003692:	d002      	beq.n	800369a <HAL_TIM_Base_Init+0xc6>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003694:	6919      	ldr	r1, [r3, #16]
 8003696:	4391      	bics	r1, r2
 8003698:	6119      	str	r1, [r3, #16]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800369a:	2301      	movs	r3, #1
 800369c:	2248      	movs	r2, #72	@ 0x48
  return HAL_OK;
 800369e:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80036a0:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036a2:	3a0a      	subs	r2, #10
 80036a4:	54a3      	strb	r3, [r4, r2]
 80036a6:	3201      	adds	r2, #1
 80036a8:	54a3      	strb	r3, [r4, r2]
 80036aa:	3201      	adds	r2, #1
 80036ac:	54a3      	strb	r3, [r4, r2]
 80036ae:	3201      	adds	r2, #1
 80036b0:	54a3      	strb	r3, [r4, r2]
 80036b2:	3201      	adds	r2, #1
 80036b4:	54a3      	strb	r3, [r4, r2]
 80036b6:	3201      	adds	r2, #1
 80036b8:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036ba:	3201      	adds	r2, #1
 80036bc:	54a3      	strb	r3, [r4, r2]
 80036be:	3201      	adds	r2, #1
 80036c0:	54a3      	strb	r3, [r4, r2]
 80036c2:	3201      	adds	r2, #1
 80036c4:	54a3      	strb	r3, [r4, r2]
 80036c6:	3201      	adds	r2, #1
 80036c8:	54a3      	strb	r3, [r4, r2]
  htim->State = HAL_TIM_STATE_READY;
 80036ca:	3a0a      	subs	r2, #10
 80036cc:	54a3      	strb	r3, [r4, r2]
}
 80036ce:	bd70      	pop	{r4, r5, r6, pc}
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80036d0:	2670      	movs	r6, #112	@ 0x70
 80036d2:	43b2      	bics	r2, r6
    tmpcr1 |= Structure->CounterMode;
 80036d4:	68a6      	ldr	r6, [r4, #8]
 80036d6:	4332      	orrs	r2, r6
    tmpcr1 &= ~TIM_CR1_CKD;
 80036d8:	4e20      	ldr	r6, [pc, #128]	@ (800375c <HAL_TIM_Base_Init+0x188>)
 80036da:	4032      	ands	r2, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80036dc:	6926      	ldr	r6, [r4, #16]
 80036de:	4332      	orrs	r2, r6
 80036e0:	e7cd      	b.n	800367e <HAL_TIM_Base_Init+0xaa>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80036e2:	2670      	movs	r6, #112	@ 0x70
 80036e4:	43b2      	bics	r2, r6
    tmpcr1 |= Structure->CounterMode;
 80036e6:	68a6      	ldr	r6, [r4, #8]
 80036e8:	4332      	orrs	r2, r6
    tmpcr1 &= ~TIM_CR1_CKD;
 80036ea:	4e1c      	ldr	r6, [pc, #112]	@ (800375c <HAL_TIM_Base_Init+0x188>)
 80036ec:	4032      	ands	r2, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80036ee:	6926      	ldr	r6, [r4, #16]
 80036f0:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80036f2:	2680      	movs	r6, #128	@ 0x80
 80036f4:	43b2      	bics	r2, r6
 80036f6:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 80036f8:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80036fa:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 80036fc:	6299      	str	r1, [r3, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 80036fe:	6962      	ldr	r2, [r4, #20]
 8003700:	631a      	str	r2, [r3, #48]	@ 0x30
 8003702:	e7c2      	b.n	800368a <HAL_TIM_Base_Init+0xb6>
    return HAL_ERROR;
 8003704:	2001      	movs	r0, #1
 8003706:	e7e2      	b.n	80036ce <HAL_TIM_Base_Init+0xfa>
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 8003708:	4b15      	ldr	r3, [pc, #84]	@ (8003760 <HAL_TIM_Base_Init+0x18c>)
 800370a:	64c3      	str	r3, [r0, #76]	@ 0x4c
 800370c:	e79a      	b.n	8003644 <HAL_TIM_Base_Init+0x70>
 800370e:	46c0      	nop			@ (mov r8, r8)
 8003710:	080035ad 	.word	0x080035ad
 8003714:	080035b1 	.word	0x080035b1
 8003718:	080035c9 	.word	0x080035c9
 800371c:	080035cd 	.word	0x080035cd
 8003720:	080035b9 	.word	0x080035b9
 8003724:	080035bd 	.word	0x080035bd
 8003728:	080035b5 	.word	0x080035b5
 800372c:	080035c1 	.word	0x080035c1
 8003730:	080035c5 	.word	0x080035c5
 8003734:	080035d1 	.word	0x080035d1
 8003738:	08004c75 	.word	0x08004c75
 800373c:	08004c79 	.word	0x08004c79
 8003740:	08004c7d 	.word	0x08004c7d
 8003744:	08004c81 	.word	0x08004c81
 8003748:	40012c00 	.word	0x40012c00
 800374c:	40000400 	.word	0x40000400
 8003750:	40002000 	.word	0x40002000
 8003754:	40014400 	.word	0x40014400
 8003758:	40014800 	.word	0x40014800
 800375c:	fffffcff 	.word	0xfffffcff
 8003760:	0800166d 	.word	0x0800166d

08003764 <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 8003764:	213d      	movs	r1, #61	@ 0x3d
{
 8003766:	b510      	push	{r4, lr}
  if (htim->State != HAL_TIM_STATE_READY)
 8003768:	5c42      	ldrb	r2, [r0, r1]
{
 800376a:	0003      	movs	r3, r0
  if (htim->State != HAL_TIM_STATE_READY)
 800376c:	b2d4      	uxtb	r4, r2
    return HAL_ERROR;
 800376e:	2001      	movs	r0, #1
  if (htim->State != HAL_TIM_STATE_READY)
 8003770:	2a01      	cmp	r2, #1
 8003772:	d110      	bne.n	8003796 <HAL_TIM_Base_Start+0x32>
  htim->State = HAL_TIM_STATE_BUSY;
 8003774:	3201      	adds	r2, #1
 8003776:	545a      	strb	r2, [r3, r1]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	4a0e      	ldr	r2, [pc, #56]	@ (80037b4 <HAL_TIM_Base_Start+0x50>)
 800377c:	4293      	cmp	r3, r2
 800377e:	d00b      	beq.n	8003798 <HAL_TIM_Base_Start+0x34>
 8003780:	2280      	movs	r2, #128	@ 0x80
 8003782:	05d2      	lsls	r2, r2, #23
 8003784:	4293      	cmp	r3, r2
 8003786:	d007      	beq.n	8003798 <HAL_TIM_Base_Start+0x34>
 8003788:	4a0b      	ldr	r2, [pc, #44]	@ (80037b8 <HAL_TIM_Base_Start+0x54>)
 800378a:	4293      	cmp	r3, r2
 800378c:	d004      	beq.n	8003798 <HAL_TIM_Base_Start+0x34>
    __HAL_TIM_ENABLE(htim);
 800378e:	681a      	ldr	r2, [r3, #0]
 8003790:	4322      	orrs	r2, r4
 8003792:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8003794:	2000      	movs	r0, #0
}
 8003796:	bd10      	pop	{r4, pc}
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003798:	689a      	ldr	r2, [r3, #8]
 800379a:	4908      	ldr	r1, [pc, #32]	@ (80037bc <HAL_TIM_Base_Start+0x58>)
 800379c:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800379e:	2a06      	cmp	r2, #6
 80037a0:	d0f8      	beq.n	8003794 <HAL_TIM_Base_Start+0x30>
 80037a2:	3907      	subs	r1, #7
 80037a4:	428a      	cmp	r2, r1
 80037a6:	d0f5      	beq.n	8003794 <HAL_TIM_Base_Start+0x30>
      __HAL_TIM_ENABLE(htim);
 80037a8:	2101      	movs	r1, #1
 80037aa:	681a      	ldr	r2, [r3, #0]
  return HAL_OK;
 80037ac:	2000      	movs	r0, #0
      __HAL_TIM_ENABLE(htim);
 80037ae:	430a      	orrs	r2, r1
 80037b0:	601a      	str	r2, [r3, #0]
 80037b2:	e7f0      	b.n	8003796 <HAL_TIM_Base_Start+0x32>
 80037b4:	40012c00 	.word	0x40012c00
 80037b8:	40000400 	.word	0x40000400
 80037bc:	00010007 	.word	0x00010007

080037c0 <HAL_TIM_OC_Init>:
{
 80037c0:	b570      	push	{r4, r5, r6, lr}
 80037c2:	1e04      	subs	r4, r0, #0
  if (htim == NULL)
 80037c4:	d100      	bne.n	80037c8 <HAL_TIM_OC_Init+0x8>
 80037c6:	e093      	b.n	80038f0 <HAL_TIM_OC_Init+0x130>
  if (htim->State == HAL_TIM_STATE_RESET)
 80037c8:	233d      	movs	r3, #61	@ 0x3d
 80037ca:	5cc3      	ldrb	r3, [r0, r3]
 80037cc:	b2da      	uxtb	r2, r3
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d130      	bne.n	8003834 <HAL_TIM_OC_Init+0x74>
    htim->Lock = HAL_UNLOCKED;
 80037d2:	333c      	adds	r3, #60	@ 0x3c
 80037d4:	54c2      	strb	r2, [r0, r3]
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 80037d6:	2284      	movs	r2, #132	@ 0x84
 80037d8:	4b48      	ldr	r3, [pc, #288]	@ (80038fc <HAL_TIM_OC_Init+0x13c>)
 80037da:	5083      	str	r3, [r0, r2]
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 80037dc:	4b48      	ldr	r3, [pc, #288]	@ (8003900 <HAL_TIM_OC_Init+0x140>)
 80037de:	3204      	adds	r2, #4
 80037e0:	5083      	str	r3, [r0, r2]
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 80037e2:	4b48      	ldr	r3, [pc, #288]	@ (8003904 <HAL_TIM_OC_Init+0x144>)
 80037e4:	3204      	adds	r2, #4
 80037e6:	5083      	str	r3, [r0, r2]
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 80037e8:	4b47      	ldr	r3, [pc, #284]	@ (8003908 <HAL_TIM_OC_Init+0x148>)
 80037ea:	3204      	adds	r2, #4
 80037ec:	5083      	str	r3, [r0, r2]
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 80037ee:	4b47      	ldr	r3, [pc, #284]	@ (800390c <HAL_TIM_OC_Init+0x14c>)
 80037f0:	3204      	adds	r2, #4
 80037f2:	5083      	str	r3, [r0, r2]
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 80037f4:	4b46      	ldr	r3, [pc, #280]	@ (8003910 <HAL_TIM_OC_Init+0x150>)
 80037f6:	3204      	adds	r2, #4
 80037f8:	5083      	str	r3, [r0, r2]
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 80037fa:	4b46      	ldr	r3, [pc, #280]	@ (8003914 <HAL_TIM_OC_Init+0x154>)
 80037fc:	3204      	adds	r2, #4
 80037fe:	5083      	str	r3, [r0, r2]
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 8003800:	4b45      	ldr	r3, [pc, #276]	@ (8003918 <HAL_TIM_OC_Init+0x158>)
 8003802:	3204      	adds	r2, #4
 8003804:	5083      	str	r3, [r0, r2]
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 8003806:	4b45      	ldr	r3, [pc, #276]	@ (800391c <HAL_TIM_OC_Init+0x15c>)
 8003808:	3204      	adds	r2, #4
 800380a:	5083      	str	r3, [r0, r2]
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 800380c:	4b44      	ldr	r3, [pc, #272]	@ (8003920 <HAL_TIM_OC_Init+0x160>)
 800380e:	3204      	adds	r2, #4
 8003810:	5083      	str	r3, [r0, r2]
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 8003812:	4b44      	ldr	r3, [pc, #272]	@ (8003924 <HAL_TIM_OC_Init+0x164>)
 8003814:	3204      	adds	r2, #4
 8003816:	5083      	str	r3, [r0, r2]
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 8003818:	4b43      	ldr	r3, [pc, #268]	@ (8003928 <HAL_TIM_OC_Init+0x168>)
 800381a:	3204      	adds	r2, #4
 800381c:	5083      	str	r3, [r0, r2]
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 800381e:	4b43      	ldr	r3, [pc, #268]	@ (800392c <HAL_TIM_OC_Init+0x16c>)
 8003820:	3204      	adds	r2, #4
 8003822:	5083      	str	r3, [r0, r2]
  htim->Break2Callback                    = HAL_TIMEx_Break2Callback;
 8003824:	4b42      	ldr	r3, [pc, #264]	@ (8003930 <HAL_TIM_OC_Init+0x170>)
 8003826:	3204      	adds	r2, #4
 8003828:	5083      	str	r3, [r0, r2]
    if (htim->OC_MspInitCallback == NULL)
 800382a:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
 800382c:	2b00      	cmp	r3, #0
 800382e:	d061      	beq.n	80038f4 <HAL_TIM_OC_Init+0x134>
    htim->OC_MspInitCallback(htim);
 8003830:	0020      	movs	r0, r4
 8003832:	4798      	blx	r3
  htim->State = HAL_TIM_STATE_BUSY;
 8003834:	233d      	movs	r3, #61	@ 0x3d
 8003836:	2202      	movs	r2, #2
 8003838:	54e2      	strb	r2, [r4, r3]
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800383a:	6823      	ldr	r3, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800383c:	4e3d      	ldr	r6, [pc, #244]	@ (8003934 <HAL_TIM_OC_Init+0x174>)
  tmpcr1 = TIMx->CR1;
 800383e:	681a      	ldr	r2, [r3, #0]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003840:	69a5      	ldr	r5, [r4, #24]
  TIMx->PSC = Structure->Prescaler;
 8003842:	6861      	ldr	r1, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003844:	68e0      	ldr	r0, [r4, #12]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003846:	42b3      	cmp	r3, r6
 8003848:	d041      	beq.n	80038ce <HAL_TIM_OC_Init+0x10e>
 800384a:	2680      	movs	r6, #128	@ 0x80
 800384c:	05f6      	lsls	r6, r6, #23
 800384e:	42b3      	cmp	r3, r6
 8003850:	d034      	beq.n	80038bc <HAL_TIM_OC_Init+0xfc>
 8003852:	4e39      	ldr	r6, [pc, #228]	@ (8003938 <HAL_TIM_OC_Init+0x178>)
 8003854:	42b3      	cmp	r3, r6
 8003856:	d031      	beq.n	80038bc <HAL_TIM_OC_Init+0xfc>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003858:	4e38      	ldr	r6, [pc, #224]	@ (800393c <HAL_TIM_OC_Init+0x17c>)
 800385a:	42b3      	cmp	r3, r6
 800385c:	d032      	beq.n	80038c4 <HAL_TIM_OC_Init+0x104>
 800385e:	4e38      	ldr	r6, [pc, #224]	@ (8003940 <HAL_TIM_OC_Init+0x180>)
 8003860:	42b3      	cmp	r3, r6
 8003862:	d038      	beq.n	80038d6 <HAL_TIM_OC_Init+0x116>
 8003864:	4e37      	ldr	r6, [pc, #220]	@ (8003944 <HAL_TIM_OC_Init+0x184>)
 8003866:	42b3      	cmp	r3, r6
 8003868:	d035      	beq.n	80038d6 <HAL_TIM_OC_Init+0x116>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800386a:	2680      	movs	r6, #128	@ 0x80
 800386c:	43b2      	bics	r2, r6
 800386e:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 8003870:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003872:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003874:	6299      	str	r1, [r3, #40]	@ 0x28
  TIMx->EGR = TIM_EGR_UG;
 8003876:	2201      	movs	r2, #1
 8003878:	615a      	str	r2, [r3, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800387a:	6919      	ldr	r1, [r3, #16]
 800387c:	420a      	tst	r2, r1
 800387e:	d002      	beq.n	8003886 <HAL_TIM_OC_Init+0xc6>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003880:	6919      	ldr	r1, [r3, #16]
 8003882:	4391      	bics	r1, r2
 8003884:	6119      	str	r1, [r3, #16]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003886:	2301      	movs	r3, #1
 8003888:	2248      	movs	r2, #72	@ 0x48
  return HAL_OK;
 800388a:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800388c:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800388e:	3a0a      	subs	r2, #10
 8003890:	54a3      	strb	r3, [r4, r2]
 8003892:	3201      	adds	r2, #1
 8003894:	54a3      	strb	r3, [r4, r2]
 8003896:	3201      	adds	r2, #1
 8003898:	54a3      	strb	r3, [r4, r2]
 800389a:	3201      	adds	r2, #1
 800389c:	54a3      	strb	r3, [r4, r2]
 800389e:	3201      	adds	r2, #1
 80038a0:	54a3      	strb	r3, [r4, r2]
 80038a2:	3201      	adds	r2, #1
 80038a4:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80038a6:	3201      	adds	r2, #1
 80038a8:	54a3      	strb	r3, [r4, r2]
 80038aa:	3201      	adds	r2, #1
 80038ac:	54a3      	strb	r3, [r4, r2]
 80038ae:	3201      	adds	r2, #1
 80038b0:	54a3      	strb	r3, [r4, r2]
 80038b2:	3201      	adds	r2, #1
 80038b4:	54a3      	strb	r3, [r4, r2]
  htim->State = HAL_TIM_STATE_READY;
 80038b6:	3a0a      	subs	r2, #10
 80038b8:	54a3      	strb	r3, [r4, r2]
}
 80038ba:	bd70      	pop	{r4, r5, r6, pc}
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80038bc:	2670      	movs	r6, #112	@ 0x70
 80038be:	43b2      	bics	r2, r6
    tmpcr1 |= Structure->CounterMode;
 80038c0:	68a6      	ldr	r6, [r4, #8]
 80038c2:	4332      	orrs	r2, r6
    tmpcr1 &= ~TIM_CR1_CKD;
 80038c4:	4e20      	ldr	r6, [pc, #128]	@ (8003948 <HAL_TIM_OC_Init+0x188>)
 80038c6:	4032      	ands	r2, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80038c8:	6926      	ldr	r6, [r4, #16]
 80038ca:	4332      	orrs	r2, r6
 80038cc:	e7cd      	b.n	800386a <HAL_TIM_OC_Init+0xaa>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80038ce:	2670      	movs	r6, #112	@ 0x70
 80038d0:	43b2      	bics	r2, r6
    tmpcr1 |= Structure->CounterMode;
 80038d2:	68a6      	ldr	r6, [r4, #8]
 80038d4:	4332      	orrs	r2, r6
    tmpcr1 &= ~TIM_CR1_CKD;
 80038d6:	4e1c      	ldr	r6, [pc, #112]	@ (8003948 <HAL_TIM_OC_Init+0x188>)
 80038d8:	4032      	ands	r2, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80038da:	6926      	ldr	r6, [r4, #16]
 80038dc:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80038de:	2680      	movs	r6, #128	@ 0x80
 80038e0:	43b2      	bics	r2, r6
 80038e2:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 80038e4:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80038e6:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 80038e8:	6299      	str	r1, [r3, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 80038ea:	6962      	ldr	r2, [r4, #20]
 80038ec:	631a      	str	r2, [r3, #48]	@ 0x30
 80038ee:	e7c2      	b.n	8003876 <HAL_TIM_OC_Init+0xb6>
    return HAL_ERROR;
 80038f0:	2001      	movs	r0, #1
 80038f2:	e7e2      	b.n	80038ba <HAL_TIM_OC_Init+0xfa>
      htim->OC_MspInitCallback = HAL_TIM_OC_MspInit;
 80038f4:	4b15      	ldr	r3, [pc, #84]	@ (800394c <HAL_TIM_OC_Init+0x18c>)
 80038f6:	65c3      	str	r3, [r0, #92]	@ 0x5c
 80038f8:	e79a      	b.n	8003830 <HAL_TIM_OC_Init+0x70>
 80038fa:	46c0      	nop			@ (mov r8, r8)
 80038fc:	080035ad 	.word	0x080035ad
 8003900:	080035b1 	.word	0x080035b1
 8003904:	080035c9 	.word	0x080035c9
 8003908:	080035cd 	.word	0x080035cd
 800390c:	080035b9 	.word	0x080035b9
 8003910:	080035bd 	.word	0x080035bd
 8003914:	080035b5 	.word	0x080035b5
 8003918:	080035c1 	.word	0x080035c1
 800391c:	080035c5 	.word	0x080035c5
 8003920:	080035d1 	.word	0x080035d1
 8003924:	08004c75 	.word	0x08004c75
 8003928:	08004c79 	.word	0x08004c79
 800392c:	08004c7d 	.word	0x08004c7d
 8003930:	08004c81 	.word	0x08004c81
 8003934:	40012c00 	.word	0x40012c00
 8003938:	40000400 	.word	0x40000400
 800393c:	40002000 	.word	0x40002000
 8003940:	40014400 	.word	0x40014400
 8003944:	40014800 	.word	0x40014800
 8003948:	fffffcff 	.word	0xfffffcff
 800394c:	080035a5 	.word	0x080035a5

08003950 <HAL_TIM_OC_Start_IT>:
{
 8003950:	b510      	push	{r4, lr}
 8003952:	2910      	cmp	r1, #16
 8003954:	d803      	bhi.n	800395e <HAL_TIM_OC_Start_IT+0xe>
 8003956:	4a39      	ldr	r2, [pc, #228]	@ (8003a3c <HAL_TIM_OC_Start_IT+0xec>)
 8003958:	008b      	lsls	r3, r1, #2
 800395a:	58d3      	ldr	r3, [r2, r3]
 800395c:	469f      	mov	pc, r3
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800395e:	2343      	movs	r3, #67	@ 0x43
 8003960:	5cc2      	ldrb	r2, [r0, r3]
 8003962:	2a01      	cmp	r2, #1
 8003964:	d101      	bne.n	800396a <HAL_TIM_OC_Start_IT+0x1a>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003966:	2202      	movs	r2, #2
 8003968:	54c2      	strb	r2, [r0, r3]
    return HAL_ERROR;
 800396a:	2001      	movs	r0, #1
}
 800396c:	bd10      	pop	{r4, pc}
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800396e:	233e      	movs	r3, #62	@ 0x3e
 8003970:	5cc2      	ldrb	r2, [r0, r3]
 8003972:	2a01      	cmp	r2, #1
 8003974:	d1f9      	bne.n	800396a <HAL_TIM_OC_Start_IT+0x1a>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003976:	2402      	movs	r4, #2
 8003978:	54c4      	strb	r4, [r0, r3]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800397a:	6803      	ldr	r3, [r0, #0]
 800397c:	68da      	ldr	r2, [r3, #12]
 800397e:	4322      	orrs	r2, r4
 8003980:	60da      	str	r2, [r3, #12]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003982:	221f      	movs	r2, #31
 8003984:	4011      	ands	r1, r2
 8003986:	3a1e      	subs	r2, #30
 8003988:	408a      	lsls	r2, r1
  TIMx->CCER &= ~tmp;
 800398a:	6a19      	ldr	r1, [r3, #32]
 800398c:	4391      	bics	r1, r2
 800398e:	6219      	str	r1, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003990:	6a19      	ldr	r1, [r3, #32]
 8003992:	430a      	orrs	r2, r1
 8003994:	621a      	str	r2, [r3, #32]
    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003996:	4a2a      	ldr	r2, [pc, #168]	@ (8003a40 <HAL_TIM_OC_Start_IT+0xf0>)
 8003998:	4293      	cmp	r3, r2
 800399a:	d049      	beq.n	8003a30 <HAL_TIM_OC_Start_IT+0xe0>
 800399c:	4a29      	ldr	r2, [pc, #164]	@ (8003a44 <HAL_TIM_OC_Start_IT+0xf4>)
 800399e:	4293      	cmp	r3, r2
 80039a0:	d040      	beq.n	8003a24 <HAL_TIM_OC_Start_IT+0xd4>
 80039a2:	4a29      	ldr	r2, [pc, #164]	@ (8003a48 <HAL_TIM_OC_Start_IT+0xf8>)
 80039a4:	4293      	cmp	r3, r2
 80039a6:	d03d      	beq.n	8003a24 <HAL_TIM_OC_Start_IT+0xd4>
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80039a8:	2280      	movs	r2, #128	@ 0x80
 80039aa:	05d2      	lsls	r2, r2, #23
 80039ac:	4293      	cmp	r3, r2
 80039ae:	d002      	beq.n	80039b6 <HAL_TIM_OC_Start_IT+0x66>
 80039b0:	4a26      	ldr	r2, [pc, #152]	@ (8003a4c <HAL_TIM_OC_Start_IT+0xfc>)
 80039b2:	4293      	cmp	r3, r2
 80039b4:	d107      	bne.n	80039c6 <HAL_TIM_OC_Start_IT+0x76>
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80039b6:	689a      	ldr	r2, [r3, #8]
 80039b8:	4925      	ldr	r1, [pc, #148]	@ (8003a50 <HAL_TIM_OC_Start_IT+0x100>)
 80039ba:	400a      	ands	r2, r1
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039bc:	2a06      	cmp	r2, #6
 80039be:	d006      	beq.n	80039ce <HAL_TIM_OC_Start_IT+0x7e>
 80039c0:	3907      	subs	r1, #7
 80039c2:	428a      	cmp	r2, r1
 80039c4:	d003      	beq.n	80039ce <HAL_TIM_OC_Start_IT+0x7e>
        __HAL_TIM_ENABLE(htim);
 80039c6:	2101      	movs	r1, #1
 80039c8:	681a      	ldr	r2, [r3, #0]
 80039ca:	430a      	orrs	r2, r1
 80039cc:	601a      	str	r2, [r3, #0]
    return HAL_ERROR;
 80039ce:	2000      	movs	r0, #0
 80039d0:	e7cc      	b.n	800396c <HAL_TIM_OC_Start_IT+0x1c>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80039d2:	233f      	movs	r3, #63	@ 0x3f
 80039d4:	5cc2      	ldrb	r2, [r0, r3]
 80039d6:	2a01      	cmp	r2, #1
 80039d8:	d1c7      	bne.n	800396a <HAL_TIM_OC_Start_IT+0x1a>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80039da:	2202      	movs	r2, #2
 80039dc:	54c2      	strb	r2, [r0, r3]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80039de:	6803      	ldr	r3, [r0, #0]
 80039e0:	2004      	movs	r0, #4
 80039e2:	68da      	ldr	r2, [r3, #12]
 80039e4:	4302      	orrs	r2, r0
 80039e6:	60da      	str	r2, [r3, #12]
  if (status == HAL_OK)
 80039e8:	e7cb      	b.n	8003982 <HAL_TIM_OC_Start_IT+0x32>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80039ea:	2340      	movs	r3, #64	@ 0x40
 80039ec:	5cc2      	ldrb	r2, [r0, r3]
 80039ee:	2a01      	cmp	r2, #1
 80039f0:	d1bb      	bne.n	800396a <HAL_TIM_OC_Start_IT+0x1a>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80039f2:	2202      	movs	r2, #2
 80039f4:	54c2      	strb	r2, [r0, r3]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80039f6:	6803      	ldr	r3, [r0, #0]
 80039f8:	2008      	movs	r0, #8
 80039fa:	68da      	ldr	r2, [r3, #12]
 80039fc:	4302      	orrs	r2, r0
 80039fe:	60da      	str	r2, [r3, #12]
  if (status == HAL_OK)
 8003a00:	e7bf      	b.n	8003982 <HAL_TIM_OC_Start_IT+0x32>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003a02:	2341      	movs	r3, #65	@ 0x41
 8003a04:	5cc2      	ldrb	r2, [r0, r3]
 8003a06:	2a01      	cmp	r2, #1
 8003a08:	d1af      	bne.n	800396a <HAL_TIM_OC_Start_IT+0x1a>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003a0a:	2202      	movs	r2, #2
 8003a0c:	54c2      	strb	r2, [r0, r3]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8003a0e:	6803      	ldr	r3, [r0, #0]
 8003a10:	2010      	movs	r0, #16
 8003a12:	68da      	ldr	r2, [r3, #12]
 8003a14:	4302      	orrs	r2, r0
 8003a16:	60da      	str	r2, [r3, #12]
  if (status == HAL_OK)
 8003a18:	e7b3      	b.n	8003982 <HAL_TIM_OC_Start_IT+0x32>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003a1a:	2342      	movs	r3, #66	@ 0x42
 8003a1c:	5cc2      	ldrb	r2, [r0, r3]
 8003a1e:	2a01      	cmp	r2, #1
 8003a20:	d0a1      	beq.n	8003966 <HAL_TIM_OC_Start_IT+0x16>
 8003a22:	e7a2      	b.n	800396a <HAL_TIM_OC_Start_IT+0x1a>
      __HAL_TIM_MOE_ENABLE(htim);
 8003a24:	2280      	movs	r2, #128	@ 0x80
 8003a26:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8003a28:	0212      	lsls	r2, r2, #8
 8003a2a:	430a      	orrs	r2, r1
 8003a2c:	645a      	str	r2, [r3, #68]	@ 0x44
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a2e:	e7ca      	b.n	80039c6 <HAL_TIM_OC_Start_IT+0x76>
      __HAL_TIM_MOE_ENABLE(htim);
 8003a30:	2280      	movs	r2, #128	@ 0x80
 8003a32:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8003a34:	0212      	lsls	r2, r2, #8
 8003a36:	430a      	orrs	r2, r1
 8003a38:	645a      	str	r2, [r3, #68]	@ 0x44
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a3a:	e7bc      	b.n	80039b6 <HAL_TIM_OC_Start_IT+0x66>
 8003a3c:	08005ba8 	.word	0x08005ba8
 8003a40:	40012c00 	.word	0x40012c00
 8003a44:	40014400 	.word	0x40014400
 8003a48:	40014800 	.word	0x40014800
 8003a4c:	40000400 	.word	0x40000400
 8003a50:	00010007 	.word	0x00010007

08003a54 <HAL_TIM_OC_Stop_IT>:
{
 8003a54:	b530      	push	{r4, r5, lr}
  switch (Channel)
 8003a56:	2908      	cmp	r1, #8
 8003a58:	d004      	beq.n	8003a64 <HAL_TIM_OC_Stop_IT+0x10>
 8003a5a:	d845      	bhi.n	8003ae8 <HAL_TIM_OC_Stop_IT+0x94>
 8003a5c:	2900      	cmp	r1, #0
 8003a5e:	d052      	beq.n	8003b06 <HAL_TIM_OC_Stop_IT+0xb2>
 8003a60:	2904      	cmp	r1, #4
 8003a62:	d14e      	bne.n	8003b02 <HAL_TIM_OC_Stop_IT+0xae>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8003a64:	6805      	ldr	r5, [r0, #0]
 8003a66:	68eb      	ldr	r3, [r5, #12]
 8003a68:	438b      	bics	r3, r1
 8003a6a:	60eb      	str	r3, [r5, #12]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003a6c:	241f      	movs	r4, #31
 8003a6e:	2201      	movs	r2, #1
 8003a70:	400c      	ands	r4, r1
 8003a72:	40a2      	lsls	r2, r4
  TIMx->CCER &= ~tmp;
 8003a74:	6a2b      	ldr	r3, [r5, #32]
 8003a76:	4393      	bics	r3, r2
 8003a78:	622b      	str	r3, [r5, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003a7a:	6a2b      	ldr	r3, [r5, #32]
 8003a7c:	622b      	str	r3, [r5, #32]
    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003a7e:	4b2f      	ldr	r3, [pc, #188]	@ (8003b3c <HAL_TIM_OC_Stop_IT+0xe8>)
 8003a80:	429d      	cmp	r5, r3
 8003a82:	d020      	beq.n	8003ac6 <HAL_TIM_OC_Stop_IT+0x72>
 8003a84:	4b2e      	ldr	r3, [pc, #184]	@ (8003b40 <HAL_TIM_OC_Stop_IT+0xec>)
 8003a86:	429d      	cmp	r5, r3
 8003a88:	d01d      	beq.n	8003ac6 <HAL_TIM_OC_Stop_IT+0x72>
 8003a8a:	4b2e      	ldr	r3, [pc, #184]	@ (8003b44 <HAL_TIM_OC_Stop_IT+0xf0>)
 8003a8c:	429d      	cmp	r5, r3
 8003a8e:	d01a      	beq.n	8003ac6 <HAL_TIM_OC_Stop_IT+0x72>
    __HAL_TIM_DISABLE(htim);
 8003a90:	6a2a      	ldr	r2, [r5, #32]
 8003a92:	4b2d      	ldr	r3, [pc, #180]	@ (8003b48 <HAL_TIM_OC_Stop_IT+0xf4>)
 8003a94:	421a      	tst	r2, r3
 8003a96:	d107      	bne.n	8003aa8 <HAL_TIM_OC_Stop_IT+0x54>
 8003a98:	6a2a      	ldr	r2, [r5, #32]
 8003a9a:	4b2c      	ldr	r3, [pc, #176]	@ (8003b4c <HAL_TIM_OC_Stop_IT+0xf8>)
 8003a9c:	421a      	tst	r2, r3
 8003a9e:	d103      	bne.n	8003aa8 <HAL_TIM_OC_Stop_IT+0x54>
 8003aa0:	2201      	movs	r2, #1
 8003aa2:	682b      	ldr	r3, [r5, #0]
 8003aa4:	4393      	bics	r3, r2
 8003aa6:	602b      	str	r3, [r5, #0]
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003aa8:	2900      	cmp	r1, #0
 8003aaa:	d025      	beq.n	8003af8 <HAL_TIM_OC_Stop_IT+0xa4>
 8003aac:	2904      	cmp	r1, #4
 8003aae:	d035      	beq.n	8003b1c <HAL_TIM_OC_Stop_IT+0xc8>
 8003ab0:	2908      	cmp	r1, #8
 8003ab2:	d02e      	beq.n	8003b12 <HAL_TIM_OC_Stop_IT+0xbe>
 8003ab4:	290c      	cmp	r1, #12
 8003ab6:	d036      	beq.n	8003b26 <HAL_TIM_OC_Stop_IT+0xd2>
 8003ab8:	2910      	cmp	r1, #16
 8003aba:	d039      	beq.n	8003b30 <HAL_TIM_OC_Stop_IT+0xdc>
 8003abc:	2343      	movs	r3, #67	@ 0x43
 8003abe:	2201      	movs	r2, #1
 8003ac0:	54c2      	strb	r2, [r0, r3]
  switch (Channel)
 8003ac2:	2000      	movs	r0, #0
 8003ac4:	e01e      	b.n	8003b04 <HAL_TIM_OC_Stop_IT+0xb0>
      __HAL_TIM_MOE_DISABLE(htim);
 8003ac6:	6a2a      	ldr	r2, [r5, #32]
 8003ac8:	4b1f      	ldr	r3, [pc, #124]	@ (8003b48 <HAL_TIM_OC_Stop_IT+0xf4>)
 8003aca:	421a      	tst	r2, r3
 8003acc:	d1e0      	bne.n	8003a90 <HAL_TIM_OC_Stop_IT+0x3c>
 8003ace:	6a2a      	ldr	r2, [r5, #32]
 8003ad0:	4b1e      	ldr	r3, [pc, #120]	@ (8003b4c <HAL_TIM_OC_Stop_IT+0xf8>)
 8003ad2:	421a      	tst	r2, r3
 8003ad4:	d1dc      	bne.n	8003a90 <HAL_TIM_OC_Stop_IT+0x3c>
 8003ad6:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 8003ad8:	4a1d      	ldr	r2, [pc, #116]	@ (8003b50 <HAL_TIM_OC_Stop_IT+0xfc>)
 8003ada:	4013      	ands	r3, r2
 8003adc:	646b      	str	r3, [r5, #68]	@ 0x44
    __HAL_TIM_DISABLE(htim);
 8003ade:	6a2a      	ldr	r2, [r5, #32]
 8003ae0:	4b19      	ldr	r3, [pc, #100]	@ (8003b48 <HAL_TIM_OC_Stop_IT+0xf4>)
 8003ae2:	421a      	tst	r2, r3
 8003ae4:	d1e0      	bne.n	8003aa8 <HAL_TIM_OC_Stop_IT+0x54>
 8003ae6:	e7d7      	b.n	8003a98 <HAL_TIM_OC_Stop_IT+0x44>
  switch (Channel)
 8003ae8:	290c      	cmp	r1, #12
 8003aea:	d10a      	bne.n	8003b02 <HAL_TIM_OC_Stop_IT+0xae>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8003aec:	2210      	movs	r2, #16
 8003aee:	6805      	ldr	r5, [r0, #0]
 8003af0:	68eb      	ldr	r3, [r5, #12]
 8003af2:	4393      	bics	r3, r2
 8003af4:	60eb      	str	r3, [r5, #12]
  if (status == HAL_OK)
 8003af6:	e7b9      	b.n	8003a6c <HAL_TIM_OC_Stop_IT+0x18>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003af8:	233e      	movs	r3, #62	@ 0x3e
 8003afa:	2201      	movs	r2, #1
 8003afc:	54c2      	strb	r2, [r0, r3]
  switch (Channel)
 8003afe:	2000      	movs	r0, #0
 8003b00:	e000      	b.n	8003b04 <HAL_TIM_OC_Stop_IT+0xb0>
 8003b02:	2001      	movs	r0, #1
}
 8003b04:	bd30      	pop	{r4, r5, pc}
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8003b06:	2202      	movs	r2, #2
 8003b08:	6805      	ldr	r5, [r0, #0]
 8003b0a:	68eb      	ldr	r3, [r5, #12]
 8003b0c:	4393      	bics	r3, r2
 8003b0e:	60eb      	str	r3, [r5, #12]
  if (status == HAL_OK)
 8003b10:	e7ac      	b.n	8003a6c <HAL_TIM_OC_Stop_IT+0x18>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003b12:	2340      	movs	r3, #64	@ 0x40
 8003b14:	2201      	movs	r2, #1
 8003b16:	54c2      	strb	r2, [r0, r3]
  switch (Channel)
 8003b18:	2000      	movs	r0, #0
 8003b1a:	e7f3      	b.n	8003b04 <HAL_TIM_OC_Stop_IT+0xb0>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003b1c:	233f      	movs	r3, #63	@ 0x3f
 8003b1e:	2201      	movs	r2, #1
 8003b20:	54c2      	strb	r2, [r0, r3]
  switch (Channel)
 8003b22:	2000      	movs	r0, #0
 8003b24:	e7ee      	b.n	8003b04 <HAL_TIM_OC_Stop_IT+0xb0>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003b26:	2341      	movs	r3, #65	@ 0x41
 8003b28:	2201      	movs	r2, #1
 8003b2a:	54c2      	strb	r2, [r0, r3]
  switch (Channel)
 8003b2c:	2000      	movs	r0, #0
 8003b2e:	e7e9      	b.n	8003b04 <HAL_TIM_OC_Stop_IT+0xb0>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003b30:	2342      	movs	r3, #66	@ 0x42
 8003b32:	2201      	movs	r2, #1
 8003b34:	54c2      	strb	r2, [r0, r3]
  switch (Channel)
 8003b36:	2000      	movs	r0, #0
 8003b38:	e7e4      	b.n	8003b04 <HAL_TIM_OC_Stop_IT+0xb0>
 8003b3a:	46c0      	nop			@ (mov r8, r8)
 8003b3c:	40012c00 	.word	0x40012c00
 8003b40:	40014400 	.word	0x40014400
 8003b44:	40014800 	.word	0x40014800
 8003b48:	00001111 	.word	0x00001111
 8003b4c:	00000444 	.word	0x00000444
 8003b50:	ffff7fff 	.word	0xffff7fff

08003b54 <HAL_TIM_PWM_Init>:
{
 8003b54:	b570      	push	{r4, r5, r6, lr}
 8003b56:	1e04      	subs	r4, r0, #0
  if (htim == NULL)
 8003b58:	d100      	bne.n	8003b5c <HAL_TIM_PWM_Init+0x8>
 8003b5a:	e093      	b.n	8003c84 <HAL_TIM_PWM_Init+0x130>
  if (htim->State == HAL_TIM_STATE_RESET)
 8003b5c:	233d      	movs	r3, #61	@ 0x3d
 8003b5e:	5cc3      	ldrb	r3, [r0, r3]
 8003b60:	b2da      	uxtb	r2, r3
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d130      	bne.n	8003bc8 <HAL_TIM_PWM_Init+0x74>
    htim->Lock = HAL_UNLOCKED;
 8003b66:	333c      	adds	r3, #60	@ 0x3c
 8003b68:	54c2      	strb	r2, [r0, r3]
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 8003b6a:	2284      	movs	r2, #132	@ 0x84
 8003b6c:	4b48      	ldr	r3, [pc, #288]	@ (8003c90 <HAL_TIM_PWM_Init+0x13c>)
 8003b6e:	5083      	str	r3, [r0, r2]
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 8003b70:	4b48      	ldr	r3, [pc, #288]	@ (8003c94 <HAL_TIM_PWM_Init+0x140>)
 8003b72:	3204      	adds	r2, #4
 8003b74:	5083      	str	r3, [r0, r2]
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 8003b76:	4b48      	ldr	r3, [pc, #288]	@ (8003c98 <HAL_TIM_PWM_Init+0x144>)
 8003b78:	3204      	adds	r2, #4
 8003b7a:	5083      	str	r3, [r0, r2]
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 8003b7c:	4b47      	ldr	r3, [pc, #284]	@ (8003c9c <HAL_TIM_PWM_Init+0x148>)
 8003b7e:	3204      	adds	r2, #4
 8003b80:	5083      	str	r3, [r0, r2]
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 8003b82:	4b47      	ldr	r3, [pc, #284]	@ (8003ca0 <HAL_TIM_PWM_Init+0x14c>)
 8003b84:	3204      	adds	r2, #4
 8003b86:	5083      	str	r3, [r0, r2]
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 8003b88:	4b46      	ldr	r3, [pc, #280]	@ (8003ca4 <HAL_TIM_PWM_Init+0x150>)
 8003b8a:	3204      	adds	r2, #4
 8003b8c:	5083      	str	r3, [r0, r2]
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 8003b8e:	4b46      	ldr	r3, [pc, #280]	@ (8003ca8 <HAL_TIM_PWM_Init+0x154>)
 8003b90:	3204      	adds	r2, #4
 8003b92:	5083      	str	r3, [r0, r2]
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 8003b94:	4b45      	ldr	r3, [pc, #276]	@ (8003cac <HAL_TIM_PWM_Init+0x158>)
 8003b96:	3204      	adds	r2, #4
 8003b98:	5083      	str	r3, [r0, r2]
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 8003b9a:	4b45      	ldr	r3, [pc, #276]	@ (8003cb0 <HAL_TIM_PWM_Init+0x15c>)
 8003b9c:	3204      	adds	r2, #4
 8003b9e:	5083      	str	r3, [r0, r2]
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 8003ba0:	4b44      	ldr	r3, [pc, #272]	@ (8003cb4 <HAL_TIM_PWM_Init+0x160>)
 8003ba2:	3204      	adds	r2, #4
 8003ba4:	5083      	str	r3, [r0, r2]
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 8003ba6:	4b44      	ldr	r3, [pc, #272]	@ (8003cb8 <HAL_TIM_PWM_Init+0x164>)
 8003ba8:	3204      	adds	r2, #4
 8003baa:	5083      	str	r3, [r0, r2]
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 8003bac:	4b43      	ldr	r3, [pc, #268]	@ (8003cbc <HAL_TIM_PWM_Init+0x168>)
 8003bae:	3204      	adds	r2, #4
 8003bb0:	5083      	str	r3, [r0, r2]
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 8003bb2:	4b43      	ldr	r3, [pc, #268]	@ (8003cc0 <HAL_TIM_PWM_Init+0x16c>)
 8003bb4:	3204      	adds	r2, #4
 8003bb6:	5083      	str	r3, [r0, r2]
  htim->Break2Callback                    = HAL_TIMEx_Break2Callback;
 8003bb8:	4b42      	ldr	r3, [pc, #264]	@ (8003cc4 <HAL_TIM_PWM_Init+0x170>)
 8003bba:	3204      	adds	r2, #4
 8003bbc:	5083      	str	r3, [r0, r2]
    if (htim->PWM_MspInitCallback == NULL)
 8003bbe:	6e43      	ldr	r3, [r0, #100]	@ 0x64
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d061      	beq.n	8003c88 <HAL_TIM_PWM_Init+0x134>
    htim->PWM_MspInitCallback(htim);
 8003bc4:	0020      	movs	r0, r4
 8003bc6:	4798      	blx	r3
  htim->State = HAL_TIM_STATE_BUSY;
 8003bc8:	233d      	movs	r3, #61	@ 0x3d
 8003bca:	2202      	movs	r2, #2
 8003bcc:	54e2      	strb	r2, [r4, r3]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003bce:	6823      	ldr	r3, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003bd0:	4e3d      	ldr	r6, [pc, #244]	@ (8003cc8 <HAL_TIM_PWM_Init+0x174>)
  tmpcr1 = TIMx->CR1;
 8003bd2:	681a      	ldr	r2, [r3, #0]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003bd4:	69a5      	ldr	r5, [r4, #24]
  TIMx->PSC = Structure->Prescaler;
 8003bd6:	6861      	ldr	r1, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003bd8:	68e0      	ldr	r0, [r4, #12]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003bda:	42b3      	cmp	r3, r6
 8003bdc:	d041      	beq.n	8003c62 <HAL_TIM_PWM_Init+0x10e>
 8003bde:	2680      	movs	r6, #128	@ 0x80
 8003be0:	05f6      	lsls	r6, r6, #23
 8003be2:	42b3      	cmp	r3, r6
 8003be4:	d034      	beq.n	8003c50 <HAL_TIM_PWM_Init+0xfc>
 8003be6:	4e39      	ldr	r6, [pc, #228]	@ (8003ccc <HAL_TIM_PWM_Init+0x178>)
 8003be8:	42b3      	cmp	r3, r6
 8003bea:	d031      	beq.n	8003c50 <HAL_TIM_PWM_Init+0xfc>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003bec:	4e38      	ldr	r6, [pc, #224]	@ (8003cd0 <HAL_TIM_PWM_Init+0x17c>)
 8003bee:	42b3      	cmp	r3, r6
 8003bf0:	d032      	beq.n	8003c58 <HAL_TIM_PWM_Init+0x104>
 8003bf2:	4e38      	ldr	r6, [pc, #224]	@ (8003cd4 <HAL_TIM_PWM_Init+0x180>)
 8003bf4:	42b3      	cmp	r3, r6
 8003bf6:	d038      	beq.n	8003c6a <HAL_TIM_PWM_Init+0x116>
 8003bf8:	4e37      	ldr	r6, [pc, #220]	@ (8003cd8 <HAL_TIM_PWM_Init+0x184>)
 8003bfa:	42b3      	cmp	r3, r6
 8003bfc:	d035      	beq.n	8003c6a <HAL_TIM_PWM_Init+0x116>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003bfe:	2680      	movs	r6, #128	@ 0x80
 8003c00:	43b2      	bics	r2, r6
 8003c02:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 8003c04:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003c06:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003c08:	6299      	str	r1, [r3, #40]	@ 0x28
  TIMx->EGR = TIM_EGR_UG;
 8003c0a:	2201      	movs	r2, #1
 8003c0c:	615a      	str	r2, [r3, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003c0e:	6919      	ldr	r1, [r3, #16]
 8003c10:	420a      	tst	r2, r1
 8003c12:	d002      	beq.n	8003c1a <HAL_TIM_PWM_Init+0xc6>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003c14:	6919      	ldr	r1, [r3, #16]
 8003c16:	4391      	bics	r1, r2
 8003c18:	6119      	str	r1, [r3, #16]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003c1a:	2301      	movs	r3, #1
 8003c1c:	2248      	movs	r2, #72	@ 0x48
  return HAL_OK;
 8003c1e:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003c20:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c22:	3a0a      	subs	r2, #10
 8003c24:	54a3      	strb	r3, [r4, r2]
 8003c26:	3201      	adds	r2, #1
 8003c28:	54a3      	strb	r3, [r4, r2]
 8003c2a:	3201      	adds	r2, #1
 8003c2c:	54a3      	strb	r3, [r4, r2]
 8003c2e:	3201      	adds	r2, #1
 8003c30:	54a3      	strb	r3, [r4, r2]
 8003c32:	3201      	adds	r2, #1
 8003c34:	54a3      	strb	r3, [r4, r2]
 8003c36:	3201      	adds	r2, #1
 8003c38:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c3a:	3201      	adds	r2, #1
 8003c3c:	54a3      	strb	r3, [r4, r2]
 8003c3e:	3201      	adds	r2, #1
 8003c40:	54a3      	strb	r3, [r4, r2]
 8003c42:	3201      	adds	r2, #1
 8003c44:	54a3      	strb	r3, [r4, r2]
 8003c46:	3201      	adds	r2, #1
 8003c48:	54a3      	strb	r3, [r4, r2]
  htim->State = HAL_TIM_STATE_READY;
 8003c4a:	3a0a      	subs	r2, #10
 8003c4c:	54a3      	strb	r3, [r4, r2]
}
 8003c4e:	bd70      	pop	{r4, r5, r6, pc}
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003c50:	2670      	movs	r6, #112	@ 0x70
 8003c52:	43b2      	bics	r2, r6
    tmpcr1 |= Structure->CounterMode;
 8003c54:	68a6      	ldr	r6, [r4, #8]
 8003c56:	4332      	orrs	r2, r6
    tmpcr1 &= ~TIM_CR1_CKD;
 8003c58:	4e20      	ldr	r6, [pc, #128]	@ (8003cdc <HAL_TIM_PWM_Init+0x188>)
 8003c5a:	4032      	ands	r2, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003c5c:	6926      	ldr	r6, [r4, #16]
 8003c5e:	4332      	orrs	r2, r6
 8003c60:	e7cd      	b.n	8003bfe <HAL_TIM_PWM_Init+0xaa>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003c62:	2670      	movs	r6, #112	@ 0x70
 8003c64:	43b2      	bics	r2, r6
    tmpcr1 |= Structure->CounterMode;
 8003c66:	68a6      	ldr	r6, [r4, #8]
 8003c68:	4332      	orrs	r2, r6
    tmpcr1 &= ~TIM_CR1_CKD;
 8003c6a:	4e1c      	ldr	r6, [pc, #112]	@ (8003cdc <HAL_TIM_PWM_Init+0x188>)
 8003c6c:	4032      	ands	r2, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003c6e:	6926      	ldr	r6, [r4, #16]
 8003c70:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003c72:	2680      	movs	r6, #128	@ 0x80
 8003c74:	43b2      	bics	r2, r6
 8003c76:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 8003c78:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003c7a:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003c7c:	6299      	str	r1, [r3, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8003c7e:	6962      	ldr	r2, [r4, #20]
 8003c80:	631a      	str	r2, [r3, #48]	@ 0x30
 8003c82:	e7c2      	b.n	8003c0a <HAL_TIM_PWM_Init+0xb6>
    return HAL_ERROR;
 8003c84:	2001      	movs	r0, #1
 8003c86:	e7e2      	b.n	8003c4e <HAL_TIM_PWM_Init+0xfa>
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 8003c88:	4b15      	ldr	r3, [pc, #84]	@ (8003ce0 <HAL_TIM_PWM_Init+0x18c>)
 8003c8a:	6643      	str	r3, [r0, #100]	@ 0x64
 8003c8c:	e79a      	b.n	8003bc4 <HAL_TIM_PWM_Init+0x70>
 8003c8e:	46c0      	nop			@ (mov r8, r8)
 8003c90:	080035ad 	.word	0x080035ad
 8003c94:	080035b1 	.word	0x080035b1
 8003c98:	080035c9 	.word	0x080035c9
 8003c9c:	080035cd 	.word	0x080035cd
 8003ca0:	080035b9 	.word	0x080035b9
 8003ca4:	080035bd 	.word	0x080035bd
 8003ca8:	080035b5 	.word	0x080035b5
 8003cac:	080035c1 	.word	0x080035c1
 8003cb0:	080035c5 	.word	0x080035c5
 8003cb4:	080035d1 	.word	0x080035d1
 8003cb8:	08004c75 	.word	0x08004c75
 8003cbc:	08004c79 	.word	0x08004c79
 8003cc0:	08004c7d 	.word	0x08004c7d
 8003cc4:	08004c81 	.word	0x08004c81
 8003cc8:	40012c00 	.word	0x40012c00
 8003ccc:	40000400 	.word	0x40000400
 8003cd0:	40002000 	.word	0x40002000
 8003cd4:	40014400 	.word	0x40014400
 8003cd8:	40014800 	.word	0x40014800
 8003cdc:	fffffcff 	.word	0xfffffcff
 8003ce0:	0800161d 	.word	0x0800161d

08003ce4 <HAL_TIM_PWM_Start>:
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
 8003ce4:	2910      	cmp	r1, #16
 8003ce6:	d803      	bhi.n	8003cf0 <HAL_TIM_PWM_Start+0xc>
 8003ce8:	4a2c      	ldr	r2, [pc, #176]	@ (8003d9c <HAL_TIM_PWM_Start+0xb8>)
 8003cea:	008b      	lsls	r3, r1, #2
 8003cec:	58d3      	ldr	r3, [r2, r3]
 8003cee:	469f      	mov	pc, r3
 8003cf0:	2343      	movs	r3, #67	@ 0x43
 8003cf2:	5cc2      	ldrb	r2, [r0, r3]
 8003cf4:	2a01      	cmp	r2, #1
 8003cf6:	d12e      	bne.n	8003d56 <HAL_TIM_PWM_Start+0x72>
 8003cf8:	2202      	movs	r2, #2
 8003cfa:	54c2      	strb	r2, [r0, r3]
 8003cfc:	221f      	movs	r2, #31
 8003cfe:	4011      	ands	r1, r2
 8003d00:	3a1e      	subs	r2, #30
 8003d02:	408a      	lsls	r2, r1
 8003d04:	6803      	ldr	r3, [r0, #0]
 8003d06:	6a19      	ldr	r1, [r3, #32]
 8003d08:	4391      	bics	r1, r2
 8003d0a:	6219      	str	r1, [r3, #32]
 8003d0c:	6a19      	ldr	r1, [r3, #32]
 8003d0e:	430a      	orrs	r2, r1
 8003d10:	621a      	str	r2, [r3, #32]
 8003d12:	4a23      	ldr	r2, [pc, #140]	@ (8003da0 <HAL_TIM_PWM_Start+0xbc>)
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d03a      	beq.n	8003d8e <HAL_TIM_PWM_Start+0xaa>
 8003d18:	4a22      	ldr	r2, [pc, #136]	@ (8003da4 <HAL_TIM_PWM_Start+0xc0>)
 8003d1a:	4293      	cmp	r3, r2
 8003d1c:	d031      	beq.n	8003d82 <HAL_TIM_PWM_Start+0x9e>
 8003d1e:	4a22      	ldr	r2, [pc, #136]	@ (8003da8 <HAL_TIM_PWM_Start+0xc4>)
 8003d20:	4293      	cmp	r3, r2
 8003d22:	d02e      	beq.n	8003d82 <HAL_TIM_PWM_Start+0x9e>
 8003d24:	2280      	movs	r2, #128	@ 0x80
 8003d26:	05d2      	lsls	r2, r2, #23
 8003d28:	4293      	cmp	r3, r2
 8003d2a:	d002      	beq.n	8003d32 <HAL_TIM_PWM_Start+0x4e>
 8003d2c:	4a1f      	ldr	r2, [pc, #124]	@ (8003dac <HAL_TIM_PWM_Start+0xc8>)
 8003d2e:	4293      	cmp	r3, r2
 8003d30:	d107      	bne.n	8003d42 <HAL_TIM_PWM_Start+0x5e>
 8003d32:	689a      	ldr	r2, [r3, #8]
 8003d34:	491e      	ldr	r1, [pc, #120]	@ (8003db0 <HAL_TIM_PWM_Start+0xcc>)
 8003d36:	400a      	ands	r2, r1
 8003d38:	2a06      	cmp	r2, #6
 8003d3a:	d006      	beq.n	8003d4a <HAL_TIM_PWM_Start+0x66>
 8003d3c:	3907      	subs	r1, #7
 8003d3e:	428a      	cmp	r2, r1
 8003d40:	d003      	beq.n	8003d4a <HAL_TIM_PWM_Start+0x66>
 8003d42:	2101      	movs	r1, #1
 8003d44:	681a      	ldr	r2, [r3, #0]
 8003d46:	430a      	orrs	r2, r1
 8003d48:	601a      	str	r2, [r3, #0]
 8003d4a:	2000      	movs	r0, #0
 8003d4c:	4770      	bx	lr
 8003d4e:	233e      	movs	r3, #62	@ 0x3e
 8003d50:	5cc2      	ldrb	r2, [r0, r3]
 8003d52:	2a01      	cmp	r2, #1
 8003d54:	d0d0      	beq.n	8003cf8 <HAL_TIM_PWM_Start+0x14>
 8003d56:	2001      	movs	r0, #1
 8003d58:	e7f8      	b.n	8003d4c <HAL_TIM_PWM_Start+0x68>
 8003d5a:	233f      	movs	r3, #63	@ 0x3f
 8003d5c:	5cc2      	ldrb	r2, [r0, r3]
 8003d5e:	2a01      	cmp	r2, #1
 8003d60:	d0ca      	beq.n	8003cf8 <HAL_TIM_PWM_Start+0x14>
 8003d62:	e7f8      	b.n	8003d56 <HAL_TIM_PWM_Start+0x72>
 8003d64:	2340      	movs	r3, #64	@ 0x40
 8003d66:	5cc2      	ldrb	r2, [r0, r3]
 8003d68:	2a01      	cmp	r2, #1
 8003d6a:	d0c5      	beq.n	8003cf8 <HAL_TIM_PWM_Start+0x14>
 8003d6c:	e7f3      	b.n	8003d56 <HAL_TIM_PWM_Start+0x72>
 8003d6e:	2341      	movs	r3, #65	@ 0x41
 8003d70:	5cc2      	ldrb	r2, [r0, r3]
 8003d72:	2a01      	cmp	r2, #1
 8003d74:	d0c0      	beq.n	8003cf8 <HAL_TIM_PWM_Start+0x14>
 8003d76:	e7ee      	b.n	8003d56 <HAL_TIM_PWM_Start+0x72>
 8003d78:	2342      	movs	r3, #66	@ 0x42
 8003d7a:	5cc2      	ldrb	r2, [r0, r3]
 8003d7c:	2a01      	cmp	r2, #1
 8003d7e:	d0bb      	beq.n	8003cf8 <HAL_TIM_PWM_Start+0x14>
 8003d80:	e7e9      	b.n	8003d56 <HAL_TIM_PWM_Start+0x72>
 8003d82:	2280      	movs	r2, #128	@ 0x80
 8003d84:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8003d86:	0212      	lsls	r2, r2, #8
 8003d88:	430a      	orrs	r2, r1
 8003d8a:	645a      	str	r2, [r3, #68]	@ 0x44
 8003d8c:	e7d9      	b.n	8003d42 <HAL_TIM_PWM_Start+0x5e>
 8003d8e:	2280      	movs	r2, #128	@ 0x80
 8003d90:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8003d92:	0212      	lsls	r2, r2, #8
 8003d94:	430a      	orrs	r2, r1
 8003d96:	645a      	str	r2, [r3, #68]	@ 0x44
 8003d98:	e7cb      	b.n	8003d32 <HAL_TIM_PWM_Start+0x4e>
 8003d9a:	46c0      	nop			@ (mov r8, r8)
 8003d9c:	08005bec 	.word	0x08005bec
 8003da0:	40012c00 	.word	0x40012c00
 8003da4:	40014400 	.word	0x40014400
 8003da8:	40014800 	.word	0x40014800
 8003dac:	40000400 	.word	0x40000400
 8003db0:	00010007 	.word	0x00010007

08003db4 <HAL_TIM_IC_Init>:
{
 8003db4:	b570      	push	{r4, r5, r6, lr}
 8003db6:	1e04      	subs	r4, r0, #0
  if (htim == NULL)
 8003db8:	d100      	bne.n	8003dbc <HAL_TIM_IC_Init+0x8>
 8003dba:	e093      	b.n	8003ee4 <HAL_TIM_IC_Init+0x130>
  if (htim->State == HAL_TIM_STATE_RESET)
 8003dbc:	233d      	movs	r3, #61	@ 0x3d
 8003dbe:	5cc3      	ldrb	r3, [r0, r3]
 8003dc0:	b2da      	uxtb	r2, r3
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d130      	bne.n	8003e28 <HAL_TIM_IC_Init+0x74>
    htim->Lock = HAL_UNLOCKED;
 8003dc6:	333c      	adds	r3, #60	@ 0x3c
 8003dc8:	54c2      	strb	r2, [r0, r3]
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 8003dca:	2284      	movs	r2, #132	@ 0x84
 8003dcc:	4b48      	ldr	r3, [pc, #288]	@ (8003ef0 <HAL_TIM_IC_Init+0x13c>)
 8003dce:	5083      	str	r3, [r0, r2]
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 8003dd0:	4b48      	ldr	r3, [pc, #288]	@ (8003ef4 <HAL_TIM_IC_Init+0x140>)
 8003dd2:	3204      	adds	r2, #4
 8003dd4:	5083      	str	r3, [r0, r2]
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 8003dd6:	4b48      	ldr	r3, [pc, #288]	@ (8003ef8 <HAL_TIM_IC_Init+0x144>)
 8003dd8:	3204      	adds	r2, #4
 8003dda:	5083      	str	r3, [r0, r2]
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 8003ddc:	4b47      	ldr	r3, [pc, #284]	@ (8003efc <HAL_TIM_IC_Init+0x148>)
 8003dde:	3204      	adds	r2, #4
 8003de0:	5083      	str	r3, [r0, r2]
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 8003de2:	4b47      	ldr	r3, [pc, #284]	@ (8003f00 <HAL_TIM_IC_Init+0x14c>)
 8003de4:	3204      	adds	r2, #4
 8003de6:	5083      	str	r3, [r0, r2]
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 8003de8:	4b46      	ldr	r3, [pc, #280]	@ (8003f04 <HAL_TIM_IC_Init+0x150>)
 8003dea:	3204      	adds	r2, #4
 8003dec:	5083      	str	r3, [r0, r2]
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 8003dee:	4b46      	ldr	r3, [pc, #280]	@ (8003f08 <HAL_TIM_IC_Init+0x154>)
 8003df0:	3204      	adds	r2, #4
 8003df2:	5083      	str	r3, [r0, r2]
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 8003df4:	4b45      	ldr	r3, [pc, #276]	@ (8003f0c <HAL_TIM_IC_Init+0x158>)
 8003df6:	3204      	adds	r2, #4
 8003df8:	5083      	str	r3, [r0, r2]
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 8003dfa:	4b45      	ldr	r3, [pc, #276]	@ (8003f10 <HAL_TIM_IC_Init+0x15c>)
 8003dfc:	3204      	adds	r2, #4
 8003dfe:	5083      	str	r3, [r0, r2]
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 8003e00:	4b44      	ldr	r3, [pc, #272]	@ (8003f14 <HAL_TIM_IC_Init+0x160>)
 8003e02:	3204      	adds	r2, #4
 8003e04:	5083      	str	r3, [r0, r2]
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 8003e06:	4b44      	ldr	r3, [pc, #272]	@ (8003f18 <HAL_TIM_IC_Init+0x164>)
 8003e08:	3204      	adds	r2, #4
 8003e0a:	5083      	str	r3, [r0, r2]
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 8003e0c:	4b43      	ldr	r3, [pc, #268]	@ (8003f1c <HAL_TIM_IC_Init+0x168>)
 8003e0e:	3204      	adds	r2, #4
 8003e10:	5083      	str	r3, [r0, r2]
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 8003e12:	4b43      	ldr	r3, [pc, #268]	@ (8003f20 <HAL_TIM_IC_Init+0x16c>)
 8003e14:	3204      	adds	r2, #4
 8003e16:	5083      	str	r3, [r0, r2]
  htim->Break2Callback                    = HAL_TIMEx_Break2Callback;
 8003e18:	4b42      	ldr	r3, [pc, #264]	@ (8003f24 <HAL_TIM_IC_Init+0x170>)
 8003e1a:	3204      	adds	r2, #4
 8003e1c:	5083      	str	r3, [r0, r2]
    if (htim->IC_MspInitCallback == NULL)
 8003e1e:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d061      	beq.n	8003ee8 <HAL_TIM_IC_Init+0x134>
    htim->IC_MspInitCallback(htim);
 8003e24:	0020      	movs	r0, r4
 8003e26:	4798      	blx	r3
  htim->State = HAL_TIM_STATE_BUSY;
 8003e28:	233d      	movs	r3, #61	@ 0x3d
 8003e2a:	2202      	movs	r2, #2
 8003e2c:	54e2      	strb	r2, [r4, r3]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003e2e:	6823      	ldr	r3, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003e30:	4e3d      	ldr	r6, [pc, #244]	@ (8003f28 <HAL_TIM_IC_Init+0x174>)
  tmpcr1 = TIMx->CR1;
 8003e32:	681a      	ldr	r2, [r3, #0]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003e34:	69a5      	ldr	r5, [r4, #24]
  TIMx->PSC = Structure->Prescaler;
 8003e36:	6861      	ldr	r1, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003e38:	68e0      	ldr	r0, [r4, #12]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003e3a:	42b3      	cmp	r3, r6
 8003e3c:	d041      	beq.n	8003ec2 <HAL_TIM_IC_Init+0x10e>
 8003e3e:	2680      	movs	r6, #128	@ 0x80
 8003e40:	05f6      	lsls	r6, r6, #23
 8003e42:	42b3      	cmp	r3, r6
 8003e44:	d034      	beq.n	8003eb0 <HAL_TIM_IC_Init+0xfc>
 8003e46:	4e39      	ldr	r6, [pc, #228]	@ (8003f2c <HAL_TIM_IC_Init+0x178>)
 8003e48:	42b3      	cmp	r3, r6
 8003e4a:	d031      	beq.n	8003eb0 <HAL_TIM_IC_Init+0xfc>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003e4c:	4e38      	ldr	r6, [pc, #224]	@ (8003f30 <HAL_TIM_IC_Init+0x17c>)
 8003e4e:	42b3      	cmp	r3, r6
 8003e50:	d032      	beq.n	8003eb8 <HAL_TIM_IC_Init+0x104>
 8003e52:	4e38      	ldr	r6, [pc, #224]	@ (8003f34 <HAL_TIM_IC_Init+0x180>)
 8003e54:	42b3      	cmp	r3, r6
 8003e56:	d038      	beq.n	8003eca <HAL_TIM_IC_Init+0x116>
 8003e58:	4e37      	ldr	r6, [pc, #220]	@ (8003f38 <HAL_TIM_IC_Init+0x184>)
 8003e5a:	42b3      	cmp	r3, r6
 8003e5c:	d035      	beq.n	8003eca <HAL_TIM_IC_Init+0x116>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003e5e:	2680      	movs	r6, #128	@ 0x80
 8003e60:	43b2      	bics	r2, r6
 8003e62:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 8003e64:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003e66:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003e68:	6299      	str	r1, [r3, #40]	@ 0x28
  TIMx->EGR = TIM_EGR_UG;
 8003e6a:	2201      	movs	r2, #1
 8003e6c:	615a      	str	r2, [r3, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003e6e:	6919      	ldr	r1, [r3, #16]
 8003e70:	420a      	tst	r2, r1
 8003e72:	d002      	beq.n	8003e7a <HAL_TIM_IC_Init+0xc6>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003e74:	6919      	ldr	r1, [r3, #16]
 8003e76:	4391      	bics	r1, r2
 8003e78:	6119      	str	r1, [r3, #16]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003e7a:	2301      	movs	r3, #1
 8003e7c:	2248      	movs	r2, #72	@ 0x48
  return HAL_OK;
 8003e7e:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003e80:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e82:	3a0a      	subs	r2, #10
 8003e84:	54a3      	strb	r3, [r4, r2]
 8003e86:	3201      	adds	r2, #1
 8003e88:	54a3      	strb	r3, [r4, r2]
 8003e8a:	3201      	adds	r2, #1
 8003e8c:	54a3      	strb	r3, [r4, r2]
 8003e8e:	3201      	adds	r2, #1
 8003e90:	54a3      	strb	r3, [r4, r2]
 8003e92:	3201      	adds	r2, #1
 8003e94:	54a3      	strb	r3, [r4, r2]
 8003e96:	3201      	adds	r2, #1
 8003e98:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e9a:	3201      	adds	r2, #1
 8003e9c:	54a3      	strb	r3, [r4, r2]
 8003e9e:	3201      	adds	r2, #1
 8003ea0:	54a3      	strb	r3, [r4, r2]
 8003ea2:	3201      	adds	r2, #1
 8003ea4:	54a3      	strb	r3, [r4, r2]
 8003ea6:	3201      	adds	r2, #1
 8003ea8:	54a3      	strb	r3, [r4, r2]
  htim->State = HAL_TIM_STATE_READY;
 8003eaa:	3a0a      	subs	r2, #10
 8003eac:	54a3      	strb	r3, [r4, r2]
}
 8003eae:	bd70      	pop	{r4, r5, r6, pc}
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003eb0:	2670      	movs	r6, #112	@ 0x70
 8003eb2:	43b2      	bics	r2, r6
    tmpcr1 |= Structure->CounterMode;
 8003eb4:	68a6      	ldr	r6, [r4, #8]
 8003eb6:	4332      	orrs	r2, r6
    tmpcr1 &= ~TIM_CR1_CKD;
 8003eb8:	4e20      	ldr	r6, [pc, #128]	@ (8003f3c <HAL_TIM_IC_Init+0x188>)
 8003eba:	4032      	ands	r2, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003ebc:	6926      	ldr	r6, [r4, #16]
 8003ebe:	4332      	orrs	r2, r6
 8003ec0:	e7cd      	b.n	8003e5e <HAL_TIM_IC_Init+0xaa>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003ec2:	2670      	movs	r6, #112	@ 0x70
 8003ec4:	43b2      	bics	r2, r6
    tmpcr1 |= Structure->CounterMode;
 8003ec6:	68a6      	ldr	r6, [r4, #8]
 8003ec8:	4332      	orrs	r2, r6
    tmpcr1 &= ~TIM_CR1_CKD;
 8003eca:	4e1c      	ldr	r6, [pc, #112]	@ (8003f3c <HAL_TIM_IC_Init+0x188>)
 8003ecc:	4032      	ands	r2, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003ece:	6926      	ldr	r6, [r4, #16]
 8003ed0:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003ed2:	2680      	movs	r6, #128	@ 0x80
 8003ed4:	43b2      	bics	r2, r6
 8003ed6:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 8003ed8:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003eda:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003edc:	6299      	str	r1, [r3, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8003ede:	6962      	ldr	r2, [r4, #20]
 8003ee0:	631a      	str	r2, [r3, #48]	@ 0x30
 8003ee2:	e7c2      	b.n	8003e6a <HAL_TIM_IC_Init+0xb6>
    return HAL_ERROR;
 8003ee4:	2001      	movs	r0, #1
 8003ee6:	e7e2      	b.n	8003eae <HAL_TIM_IC_Init+0xfa>
      htim->IC_MspInitCallback = HAL_TIM_IC_MspInit;
 8003ee8:	4b15      	ldr	r3, [pc, #84]	@ (8003f40 <HAL_TIM_IC_Init+0x18c>)
 8003eea:	6543      	str	r3, [r0, #84]	@ 0x54
 8003eec:	e79a      	b.n	8003e24 <HAL_TIM_IC_Init+0x70>
 8003eee:	46c0      	nop			@ (mov r8, r8)
 8003ef0:	080035ad 	.word	0x080035ad
 8003ef4:	080035b1 	.word	0x080035b1
 8003ef8:	080035c9 	.word	0x080035c9
 8003efc:	080035cd 	.word	0x080035cd
 8003f00:	080035b9 	.word	0x080035b9
 8003f04:	080035bd 	.word	0x080035bd
 8003f08:	080035b5 	.word	0x080035b5
 8003f0c:	080035c1 	.word	0x080035c1
 8003f10:	080035c5 	.word	0x080035c5
 8003f14:	080035d1 	.word	0x080035d1
 8003f18:	08004c75 	.word	0x08004c75
 8003f1c:	08004c79 	.word	0x08004c79
 8003f20:	08004c7d 	.word	0x08004c7d
 8003f24:	08004c81 	.word	0x08004c81
 8003f28:	40012c00 	.word	0x40012c00
 8003f2c:	40000400 	.word	0x40000400
 8003f30:	40002000 	.word	0x40002000
 8003f34:	40014400 	.word	0x40014400
 8003f38:	40014800 	.word	0x40014800
 8003f3c:	fffffcff 	.word	0xfffffcff
 8003f40:	080035a9 	.word	0x080035a9

08003f44 <HAL_TIM_IRQHandler>:
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003f44:	2202      	movs	r2, #2
{
 8003f46:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t itsource = htim->Instance->DIER;
 8003f48:	6803      	ldr	r3, [r0, #0]
{
 8003f4a:	0004      	movs	r4, r0
  uint32_t itsource = htim->Instance->DIER;
 8003f4c:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003f4e:	691d      	ldr	r5, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003f50:	422a      	tst	r2, r5
 8003f52:	d002      	beq.n	8003f5a <HAL_TIM_IRQHandler+0x16>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003f54:	4232      	tst	r2, r6
 8003f56:	d000      	beq.n	8003f5a <HAL_TIM_IRQHandler+0x16>
 8003f58:	e0a6      	b.n	80040a8 <HAL_TIM_IRQHandler+0x164>
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003f5a:	2304      	movs	r3, #4
 8003f5c:	422b      	tst	r3, r5
 8003f5e:	d002      	beq.n	8003f66 <HAL_TIM_IRQHandler+0x22>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003f60:	4233      	tst	r3, r6
 8003f62:	d000      	beq.n	8003f66 <HAL_TIM_IRQHandler+0x22>
 8003f64:	e08a      	b.n	800407c <HAL_TIM_IRQHandler+0x138>
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003f66:	2308      	movs	r3, #8
 8003f68:	422b      	tst	r3, r5
 8003f6a:	d002      	beq.n	8003f72 <HAL_TIM_IRQHandler+0x2e>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003f6c:	4233      	tst	r3, r6
 8003f6e:	d000      	beq.n	8003f72 <HAL_TIM_IRQHandler+0x2e>
 8003f70:	e070      	b.n	8004054 <HAL_TIM_IRQHandler+0x110>
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003f72:	2310      	movs	r3, #16
 8003f74:	422b      	tst	r3, r5
 8003f76:	d001      	beq.n	8003f7c <HAL_TIM_IRQHandler+0x38>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003f78:	4233      	tst	r3, r6
 8003f7a:	d155      	bne.n	8004028 <HAL_TIM_IRQHandler+0xe4>
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003f7c:	2301      	movs	r3, #1
 8003f7e:	422b      	tst	r3, r5
 8003f80:	d001      	beq.n	8003f86 <HAL_TIM_IRQHandler+0x42>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003f82:	4233      	tst	r3, r6
 8003f84:	d135      	bne.n	8003ff2 <HAL_TIM_IRQHandler+0xae>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8003f86:	2780      	movs	r7, #128	@ 0x80
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003f88:	2382      	movs	r3, #130	@ 0x82
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8003f8a:	007f      	lsls	r7, r7, #1
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003f8c:	019b      	lsls	r3, r3, #6
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8003f8e:	402f      	ands	r7, r5
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003f90:	421d      	tst	r5, r3
 8003f92:	d03d      	beq.n	8004010 <HAL_TIM_IRQHandler+0xcc>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003f94:	0633      	lsls	r3, r6, #24
 8003f96:	d41b      	bmi.n	8003fd0 <HAL_TIM_IRQHandler+0x8c>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003f98:	2340      	movs	r3, #64	@ 0x40
 8003f9a:	422b      	tst	r3, r5
 8003f9c:	d001      	beq.n	8003fa2 <HAL_TIM_IRQHandler+0x5e>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003f9e:	4233      	tst	r3, r6
 8003fa0:	d10d      	bne.n	8003fbe <HAL_TIM_IRQHandler+0x7a>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003fa2:	2320      	movs	r3, #32
 8003fa4:	422b      	tst	r3, r5
 8003fa6:	d009      	beq.n	8003fbc <HAL_TIM_IRQHandler+0x78>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003fa8:	4233      	tst	r3, r6
 8003faa:	d007      	beq.n	8003fbc <HAL_TIM_IRQHandler+0x78>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003fac:	2221      	movs	r2, #33	@ 0x21
 8003fae:	6823      	ldr	r3, [r4, #0]
 8003fb0:	4252      	negs	r2, r2
 8003fb2:	611a      	str	r2, [r3, #16]
      htim->CommutationCallback(htim);
 8003fb4:	23ac      	movs	r3, #172	@ 0xac
 8003fb6:	0020      	movs	r0, r4
 8003fb8:	58e3      	ldr	r3, [r4, r3]
 8003fba:	4798      	blx	r3
}
 8003fbc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003fbe:	2241      	movs	r2, #65	@ 0x41
 8003fc0:	6823      	ldr	r3, [r4, #0]
 8003fc2:	4252      	negs	r2, r2
 8003fc4:	611a      	str	r2, [r3, #16]
      htim->TriggerCallback(htim);
 8003fc6:	238c      	movs	r3, #140	@ 0x8c
 8003fc8:	0020      	movs	r0, r4
 8003fca:	58e3      	ldr	r3, [r4, r3]
 8003fcc:	4798      	blx	r3
 8003fce:	e7e8      	b.n	8003fa2 <HAL_TIM_IRQHandler+0x5e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8003fd0:	6823      	ldr	r3, [r4, #0]
 8003fd2:	4a47      	ldr	r2, [pc, #284]	@ (80040f0 <HAL_TIM_IRQHandler+0x1ac>)
      htim->BreakCallback(htim);
 8003fd4:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8003fd6:	611a      	str	r2, [r3, #16]
      htim->BreakCallback(htim);
 8003fd8:	23b4      	movs	r3, #180	@ 0xb4
 8003fda:	58e3      	ldr	r3, [r4, r3]
 8003fdc:	4798      	blx	r3
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8003fde:	2f00      	cmp	r7, #0
 8003fe0:	d0da      	beq.n	8003f98 <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003fe2:	6823      	ldr	r3, [r4, #0]
 8003fe4:	4a43      	ldr	r2, [pc, #268]	@ (80040f4 <HAL_TIM_IRQHandler+0x1b0>)
      htim->Break2Callback(htim);
 8003fe6:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003fe8:	611a      	str	r2, [r3, #16]
      htim->Break2Callback(htim);
 8003fea:	23b8      	movs	r3, #184	@ 0xb8
 8003fec:	58e3      	ldr	r3, [r4, r3]
 8003fee:	4798      	blx	r3
 8003ff0:	e7d2      	b.n	8003f98 <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003ff2:	2202      	movs	r2, #2
 8003ff4:	6823      	ldr	r3, [r4, #0]
 8003ff6:	4252      	negs	r2, r2
 8003ff8:	611a      	str	r2, [r3, #16]
      htim->PeriodElapsedCallback(htim);
 8003ffa:	2384      	movs	r3, #132	@ 0x84
 8003ffc:	0020      	movs	r0, r4
 8003ffe:	58e3      	ldr	r3, [r4, r3]
 8004000:	4798      	blx	r3
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004002:	2780      	movs	r7, #128	@ 0x80
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004004:	2382      	movs	r3, #130	@ 0x82
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004006:	007f      	lsls	r7, r7, #1
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004008:	019b      	lsls	r3, r3, #6
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800400a:	402f      	ands	r7, r5
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800400c:	421d      	tst	r5, r3
 800400e:	d1c1      	bne.n	8003f94 <HAL_TIM_IRQHandler+0x50>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004010:	2f00      	cmp	r7, #0
 8004012:	d0c1      	beq.n	8003f98 <HAL_TIM_IRQHandler+0x54>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004014:	0633      	lsls	r3, r6, #24
 8004016:	d5bf      	bpl.n	8003f98 <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004018:	6823      	ldr	r3, [r4, #0]
 800401a:	4a36      	ldr	r2, [pc, #216]	@ (80040f4 <HAL_TIM_IRQHandler+0x1b0>)
      htim->Break2Callback(htim);
 800401c:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800401e:	611a      	str	r2, [r3, #16]
      htim->Break2Callback(htim);
 8004020:	23b8      	movs	r3, #184	@ 0xb8
 8004022:	58e3      	ldr	r3, [r4, r3]
 8004024:	4798      	blx	r3
 8004026:	e7b7      	b.n	8003f98 <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004028:	2211      	movs	r2, #17
 800402a:	6823      	ldr	r3, [r4, #0]
 800402c:	4252      	negs	r2, r2
 800402e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004030:	3219      	adds	r2, #25
 8004032:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004034:	69da      	ldr	r2, [r3, #28]
 8004036:	23c0      	movs	r3, #192	@ 0xc0
 8004038:	009b      	lsls	r3, r3, #2
 800403a:	421a      	tst	r2, r3
 800403c:	d153      	bne.n	80040e6 <HAL_TIM_IRQHandler+0x1a2>
        htim->OC_DelayElapsedCallback(htim);
 800403e:	239c      	movs	r3, #156	@ 0x9c
 8004040:	0020      	movs	r0, r4
 8004042:	58e3      	ldr	r3, [r4, r3]
 8004044:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8004046:	23a0      	movs	r3, #160	@ 0xa0
 8004048:	0020      	movs	r0, r4
 800404a:	58e3      	ldr	r3, [r4, r3]
 800404c:	4798      	blx	r3
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800404e:	2300      	movs	r3, #0
 8004050:	7723      	strb	r3, [r4, #28]
 8004052:	e793      	b.n	8003f7c <HAL_TIM_IRQHandler+0x38>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004054:	2209      	movs	r2, #9
 8004056:	6823      	ldr	r3, [r4, #0]
 8004058:	4252      	negs	r2, r2
 800405a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800405c:	320d      	adds	r2, #13
 800405e:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004060:	69db      	ldr	r3, [r3, #28]
 8004062:	079b      	lsls	r3, r3, #30
 8004064:	d13a      	bne.n	80040dc <HAL_TIM_IRQHandler+0x198>
        htim->OC_DelayElapsedCallback(htim);
 8004066:	239c      	movs	r3, #156	@ 0x9c
 8004068:	0020      	movs	r0, r4
 800406a:	58e3      	ldr	r3, [r4, r3]
 800406c:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 800406e:	23a0      	movs	r3, #160	@ 0xa0
 8004070:	0020      	movs	r0, r4
 8004072:	58e3      	ldr	r3, [r4, r3]
 8004074:	4798      	blx	r3
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004076:	2300      	movs	r3, #0
 8004078:	7723      	strb	r3, [r4, #28]
 800407a:	e77a      	b.n	8003f72 <HAL_TIM_IRQHandler+0x2e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800407c:	2205      	movs	r2, #5
 800407e:	6823      	ldr	r3, [r4, #0]
 8004080:	4252      	negs	r2, r2
 8004082:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004084:	3207      	adds	r2, #7
 8004086:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004088:	699a      	ldr	r2, [r3, #24]
 800408a:	23c0      	movs	r3, #192	@ 0xc0
 800408c:	009b      	lsls	r3, r3, #2
 800408e:	421a      	tst	r2, r3
 8004090:	d11f      	bne.n	80040d2 <HAL_TIM_IRQHandler+0x18e>
        htim->OC_DelayElapsedCallback(htim);
 8004092:	239c      	movs	r3, #156	@ 0x9c
 8004094:	0020      	movs	r0, r4
 8004096:	58e3      	ldr	r3, [r4, r3]
 8004098:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 800409a:	23a0      	movs	r3, #160	@ 0xa0
 800409c:	0020      	movs	r0, r4
 800409e:	58e3      	ldr	r3, [r4, r3]
 80040a0:	4798      	blx	r3
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040a2:	2300      	movs	r3, #0
 80040a4:	7723      	strb	r3, [r4, #28]
 80040a6:	e75e      	b.n	8003f66 <HAL_TIM_IRQHandler+0x22>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80040a8:	3a05      	subs	r2, #5
 80040aa:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80040ac:	3204      	adds	r2, #4
 80040ae:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80040b0:	699b      	ldr	r3, [r3, #24]
 80040b2:	079b      	lsls	r3, r3, #30
 80040b4:	d109      	bne.n	80040ca <HAL_TIM_IRQHandler+0x186>
          htim->OC_DelayElapsedCallback(htim);
 80040b6:	239c      	movs	r3, #156	@ 0x9c
 80040b8:	58c3      	ldr	r3, [r0, r3]
 80040ba:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 80040bc:	23a0      	movs	r3, #160	@ 0xa0
 80040be:	0020      	movs	r0, r4
 80040c0:	58e3      	ldr	r3, [r4, r3]
 80040c2:	4798      	blx	r3
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040c4:	2300      	movs	r3, #0
 80040c6:	7723      	strb	r3, [r4, #28]
 80040c8:	e747      	b.n	8003f5a <HAL_TIM_IRQHandler+0x16>
          htim->IC_CaptureCallback(htim);
 80040ca:	2394      	movs	r3, #148	@ 0x94
 80040cc:	58c3      	ldr	r3, [r0, r3]
 80040ce:	4798      	blx	r3
 80040d0:	e7f8      	b.n	80040c4 <HAL_TIM_IRQHandler+0x180>
        htim->IC_CaptureCallback(htim);
 80040d2:	2394      	movs	r3, #148	@ 0x94
 80040d4:	0020      	movs	r0, r4
 80040d6:	58e3      	ldr	r3, [r4, r3]
 80040d8:	4798      	blx	r3
 80040da:	e7e2      	b.n	80040a2 <HAL_TIM_IRQHandler+0x15e>
        htim->IC_CaptureCallback(htim);
 80040dc:	2394      	movs	r3, #148	@ 0x94
 80040de:	0020      	movs	r0, r4
 80040e0:	58e3      	ldr	r3, [r4, r3]
 80040e2:	4798      	blx	r3
 80040e4:	e7c7      	b.n	8004076 <HAL_TIM_IRQHandler+0x132>
        htim->IC_CaptureCallback(htim);
 80040e6:	2394      	movs	r3, #148	@ 0x94
 80040e8:	0020      	movs	r0, r4
 80040ea:	58e3      	ldr	r3, [r4, r3]
 80040ec:	4798      	blx	r3
 80040ee:	e7ae      	b.n	800404e <HAL_TIM_IRQHandler+0x10a>
 80040f0:	ffffdf7f 	.word	0xffffdf7f
 80040f4:	fffffeff 	.word	0xfffffeff

080040f8 <HAL_TIM_OC_ConfigChannel>:
  __HAL_LOCK(htim);
 80040f8:	233c      	movs	r3, #60	@ 0x3c
{
 80040fa:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 80040fc:	5cc3      	ldrb	r3, [r0, r3]
{
 80040fe:	0004      	movs	r4, r0
  __HAL_LOCK(htim);
 8004100:	2b01      	cmp	r3, #1
 8004102:	d100      	bne.n	8004106 <HAL_TIM_OC_ConfigChannel+0xe>
 8004104:	e119      	b.n	800433a <HAL_TIM_OC_ConfigChannel+0x242>
  switch (Channel)
 8004106:	2a14      	cmp	r2, #20
 8004108:	d803      	bhi.n	8004112 <HAL_TIM_OC_ConfigChannel+0x1a>
 800410a:	4b8d      	ldr	r3, [pc, #564]	@ (8004340 <HAL_TIM_OC_ConfigChannel+0x248>)
 800410c:	0092      	lsls	r2, r2, #2
 800410e:	589b      	ldr	r3, [r3, r2]
 8004110:	469f      	mov	pc, r3
 8004112:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 8004114:	233c      	movs	r3, #60	@ 0x3c
 8004116:	2200      	movs	r2, #0
 8004118:	54e2      	strb	r2, [r4, r3]
}
 800411a:	bdf0      	pop	{r4, r5, r6, r7, pc}
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800411c:	6803      	ldr	r3, [r0, #0]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800411e:	4d89      	ldr	r5, [pc, #548]	@ (8004344 <HAL_TIM_OC_ConfigChannel+0x24c>)
  tmpccer = TIMx->CCER;
 8004120:	6a18      	ldr	r0, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004122:	6a1a      	ldr	r2, [r3, #32]
 8004124:	402a      	ands	r2, r5
 8004126:	621a      	str	r2, [r3, #32]
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004128:	4d87      	ldr	r5, [pc, #540]	@ (8004348 <HAL_TIM_OC_ConfigChannel+0x250>)
  tmpcr2 =  TIMx->CR2;
 800412a:	685e      	ldr	r6, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 800412c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800412e:	402a      	ands	r2, r5
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004130:	680d      	ldr	r5, [r1, #0]
 8004132:	022d      	lsls	r5, r5, #8
 8004134:	4315      	orrs	r5, r2
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004136:	4a85      	ldr	r2, [pc, #532]	@ (800434c <HAL_TIM_OC_ConfigChannel+0x254>)
 8004138:	4010      	ands	r0, r2
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800413a:	688a      	ldr	r2, [r1, #8]
 800413c:	0512      	lsls	r2, r2, #20
 800413e:	4302      	orrs	r2, r0
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004140:	4883      	ldr	r0, [pc, #524]	@ (8004350 <HAL_TIM_OC_ConfigChannel+0x258>)
 8004142:	4283      	cmp	r3, r0
 8004144:	d100      	bne.n	8004148 <HAL_TIM_OC_ConfigChannel+0x50>
 8004146:	e0c8      	b.n	80042da <HAL_TIM_OC_ConfigChannel+0x1e2>
 8004148:	4882      	ldr	r0, [pc, #520]	@ (8004354 <HAL_TIM_OC_ConfigChannel+0x25c>)
 800414a:	4283      	cmp	r3, r0
 800414c:	d100      	bne.n	8004150 <HAL_TIM_OC_ConfigChannel+0x58>
 800414e:	e0c4      	b.n	80042da <HAL_TIM_OC_ConfigChannel+0x1e2>
 8004150:	4881      	ldr	r0, [pc, #516]	@ (8004358 <HAL_TIM_OC_ConfigChannel+0x260>)
 8004152:	4283      	cmp	r3, r0
 8004154:	d100      	bne.n	8004158 <HAL_TIM_OC_ConfigChannel+0x60>
 8004156:	e0c0      	b.n	80042da <HAL_TIM_OC_ConfigChannel+0x1e2>
  TIMx->CCR6 = OC_Config->Pulse;
 8004158:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800415a:	605e      	str	r6, [r3, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800415c:	2000      	movs	r0, #0
  TIMx->CCMR3 = tmpccmrx;
 800415e:	655d      	str	r5, [r3, #84]	@ 0x54
  TIMx->CCR6 = OC_Config->Pulse;
 8004160:	65d9      	str	r1, [r3, #92]	@ 0x5c
  TIMx->CCER = tmpccer;
 8004162:	621a      	str	r2, [r3, #32]
 8004164:	e7d6      	b.n	8004114 <HAL_TIM_OC_ConfigChannel+0x1c>
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004166:	2501      	movs	r5, #1
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004168:	6803      	ldr	r3, [r0, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800416a:	4e7c      	ldr	r6, [pc, #496]	@ (800435c <HAL_TIM_OC_ConfigChannel+0x264>)
  tmpccer = TIMx->CCER;
 800416c:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800416e:	6a18      	ldr	r0, [r3, #32]
 8004170:	43a8      	bics	r0, r5
 8004172:	6218      	str	r0, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8004174:	685d      	ldr	r5, [r3, #4]
  tmpccmrx = TIMx->CCMR1;
 8004176:	6998      	ldr	r0, [r3, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004178:	4030      	ands	r0, r6
  tmpccmrx |= OC_Config->OCMode;
 800417a:	680e      	ldr	r6, [r1, #0]
 800417c:	4330      	orrs	r0, r6
  tmpccer &= ~TIM_CCER_CC1P;
 800417e:	2602      	movs	r6, #2
 8004180:	43b2      	bics	r2, r6
  tmpccer |= OC_Config->OCPolarity;
 8004182:	688e      	ldr	r6, [r1, #8]
 8004184:	4332      	orrs	r2, r6
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004186:	4e72      	ldr	r6, [pc, #456]	@ (8004350 <HAL_TIM_OC_ConfigChannel+0x258>)
 8004188:	42b3      	cmp	r3, r6
 800418a:	d100      	bne.n	800418e <HAL_TIM_OC_ConfigChannel+0x96>
 800418c:	e098      	b.n	80042c0 <HAL_TIM_OC_ConfigChannel+0x1c8>
 800418e:	4e71      	ldr	r6, [pc, #452]	@ (8004354 <HAL_TIM_OC_ConfigChannel+0x25c>)
 8004190:	42b3      	cmp	r3, r6
 8004192:	d100      	bne.n	8004196 <HAL_TIM_OC_ConfigChannel+0x9e>
 8004194:	e094      	b.n	80042c0 <HAL_TIM_OC_ConfigChannel+0x1c8>
 8004196:	4e70      	ldr	r6, [pc, #448]	@ (8004358 <HAL_TIM_OC_ConfigChannel+0x260>)
 8004198:	42b3      	cmp	r3, r6
 800419a:	d100      	bne.n	800419e <HAL_TIM_OC_ConfigChannel+0xa6>
 800419c:	e090      	b.n	80042c0 <HAL_TIM_OC_ConfigChannel+0x1c8>
  TIMx->CCR1 = OC_Config->Pulse;
 800419e:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80041a0:	605d      	str	r5, [r3, #4]
  TIMx->CCMR1 = tmpccmrx;
 80041a2:	6198      	str	r0, [r3, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 80041a4:	6359      	str	r1, [r3, #52]	@ 0x34
  HAL_StatusTypeDef status = HAL_OK;
 80041a6:	2000      	movs	r0, #0
  TIMx->CCER = tmpccer;
 80041a8:	621a      	str	r2, [r3, #32]
 80041aa:	e7b3      	b.n	8004114 <HAL_TIM_OC_ConfigChannel+0x1c>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80041ac:	2510      	movs	r5, #16
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80041ae:	6803      	ldr	r3, [r0, #0]
  tmpccer = TIMx->CCER;
 80041b0:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80041b2:	6a18      	ldr	r0, [r3, #32]
 80041b4:	43a8      	bics	r0, r5
 80041b6:	6218      	str	r0, [r3, #32]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80041b8:	4d69      	ldr	r5, [pc, #420]	@ (8004360 <HAL_TIM_OC_ConfigChannel+0x268>)
  tmpcr2 =  TIMx->CR2;
 80041ba:	685e      	ldr	r6, [r3, #4]
  tmpccmrx = TIMx->CCMR1;
 80041bc:	6998      	ldr	r0, [r3, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80041be:	4028      	ands	r0, r5
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80041c0:	680d      	ldr	r5, [r1, #0]
 80041c2:	022d      	lsls	r5, r5, #8
 80041c4:	4305      	orrs	r5, r0
  tmpccer &= ~TIM_CCER_CC2P;
 80041c6:	2020      	movs	r0, #32
 80041c8:	4382      	bics	r2, r0
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80041ca:	6888      	ldr	r0, [r1, #8]
 80041cc:	0100      	lsls	r0, r0, #4
 80041ce:	4310      	orrs	r0, r2
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80041d0:	4a5f      	ldr	r2, [pc, #380]	@ (8004350 <HAL_TIM_OC_ConfigChannel+0x258>)
 80041d2:	4293      	cmp	r3, r2
 80041d4:	d100      	bne.n	80041d8 <HAL_TIM_OC_ConfigChannel+0xe0>
 80041d6:	e08c      	b.n	80042f2 <HAL_TIM_OC_ConfigChannel+0x1fa>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80041d8:	4a5e      	ldr	r2, [pc, #376]	@ (8004354 <HAL_TIM_OC_ConfigChannel+0x25c>)
 80041da:	4293      	cmp	r3, r2
 80041dc:	d100      	bne.n	80041e0 <HAL_TIM_OC_ConfigChannel+0xe8>
 80041de:	e08f      	b.n	8004300 <HAL_TIM_OC_ConfigChannel+0x208>
 80041e0:	4a5d      	ldr	r2, [pc, #372]	@ (8004358 <HAL_TIM_OC_ConfigChannel+0x260>)
 80041e2:	4293      	cmp	r3, r2
 80041e4:	d100      	bne.n	80041e8 <HAL_TIM_OC_ConfigChannel+0xf0>
 80041e6:	e08b      	b.n	8004300 <HAL_TIM_OC_ConfigChannel+0x208>
  TIMx->CCR2 = OC_Config->Pulse;
 80041e8:	684a      	ldr	r2, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80041ea:	605e      	str	r6, [r3, #4]
  TIMx->CCMR1 = tmpccmrx;
 80041ec:	619d      	str	r5, [r3, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 80041ee:	639a      	str	r2, [r3, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 80041f0:	6218      	str	r0, [r3, #32]
  HAL_StatusTypeDef status = HAL_OK;
 80041f2:	2000      	movs	r0, #0
 80041f4:	e78e      	b.n	8004114 <HAL_TIM_OC_ConfigChannel+0x1c>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80041f6:	6803      	ldr	r3, [r0, #0]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80041f8:	4d5a      	ldr	r5, [pc, #360]	@ (8004364 <HAL_TIM_OC_ConfigChannel+0x26c>)
  tmpccer = TIMx->CCER;
 80041fa:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80041fc:	6a18      	ldr	r0, [r3, #32]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80041fe:	4e57      	ldr	r6, [pc, #348]	@ (800435c <HAL_TIM_OC_ConfigChannel+0x264>)
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004200:	4028      	ands	r0, r5
 8004202:	6218      	str	r0, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8004204:	685d      	ldr	r5, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8004206:	69d8      	ldr	r0, [r3, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004208:	4030      	ands	r0, r6
  tmpccmrx |= OC_Config->OCMode;
 800420a:	680e      	ldr	r6, [r1, #0]
 800420c:	4306      	orrs	r6, r0
  tmpccer &= ~TIM_CCER_CC3P;
 800420e:	4856      	ldr	r0, [pc, #344]	@ (8004368 <HAL_TIM_OC_ConfigChannel+0x270>)
 8004210:	4002      	ands	r2, r0
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004212:	6888      	ldr	r0, [r1, #8]
 8004214:	0200      	lsls	r0, r0, #8
 8004216:	4302      	orrs	r2, r0
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004218:	484d      	ldr	r0, [pc, #308]	@ (8004350 <HAL_TIM_OC_ConfigChannel+0x258>)
 800421a:	4283      	cmp	r3, r0
 800421c:	d07e      	beq.n	800431c <HAL_TIM_OC_ConfigChannel+0x224>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800421e:	484d      	ldr	r0, [pc, #308]	@ (8004354 <HAL_TIM_OC_ConfigChannel+0x25c>)
 8004220:	4283      	cmp	r3, r0
 8004222:	d100      	bne.n	8004226 <HAL_TIM_OC_ConfigChannel+0x12e>
 8004224:	e081      	b.n	800432a <HAL_TIM_OC_ConfigChannel+0x232>
 8004226:	484c      	ldr	r0, [pc, #304]	@ (8004358 <HAL_TIM_OC_ConfigChannel+0x260>)
 8004228:	4283      	cmp	r3, r0
 800422a:	d07e      	beq.n	800432a <HAL_TIM_OC_ConfigChannel+0x232>
  TIMx->CCR3 = OC_Config->Pulse;
 800422c:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800422e:	605d      	str	r5, [r3, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004230:	2000      	movs	r0, #0
  TIMx->CCMR2 = tmpccmrx;
 8004232:	61de      	str	r6, [r3, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8004234:	63d9      	str	r1, [r3, #60]	@ 0x3c
  TIMx->CCER = tmpccer;
 8004236:	621a      	str	r2, [r3, #32]
 8004238:	e76c      	b.n	8004114 <HAL_TIM_OC_ConfigChannel+0x1c>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800423a:	6803      	ldr	r3, [r0, #0]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800423c:	4d4b      	ldr	r5, [pc, #300]	@ (800436c <HAL_TIM_OC_ConfigChannel+0x274>)
  tmpccer = TIMx->CCER;
 800423e:	6a18      	ldr	r0, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004240:	6a1a      	ldr	r2, [r3, #32]
 8004242:	402a      	ands	r2, r5
 8004244:	621a      	str	r2, [r3, #32]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004246:	4d46      	ldr	r5, [pc, #280]	@ (8004360 <HAL_TIM_OC_ConfigChannel+0x268>)
  tmpcr2 =  TIMx->CR2;
 8004248:	685e      	ldr	r6, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 800424a:	69da      	ldr	r2, [r3, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800424c:	402a      	ands	r2, r5
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800424e:	680d      	ldr	r5, [r1, #0]
 8004250:	022d      	lsls	r5, r5, #8
 8004252:	4315      	orrs	r5, r2
  tmpccer &= ~TIM_CCER_CC4P;
 8004254:	4a46      	ldr	r2, [pc, #280]	@ (8004370 <HAL_TIM_OC_ConfigChannel+0x278>)
 8004256:	4010      	ands	r0, r2
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004258:	688a      	ldr	r2, [r1, #8]
 800425a:	0312      	lsls	r2, r2, #12
 800425c:	4302      	orrs	r2, r0
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800425e:	483c      	ldr	r0, [pc, #240]	@ (8004350 <HAL_TIM_OC_ConfigChannel+0x258>)
 8004260:	4283      	cmp	r3, r0
 8004262:	d055      	beq.n	8004310 <HAL_TIM_OC_ConfigChannel+0x218>
 8004264:	483b      	ldr	r0, [pc, #236]	@ (8004354 <HAL_TIM_OC_ConfigChannel+0x25c>)
 8004266:	4283      	cmp	r3, r0
 8004268:	d052      	beq.n	8004310 <HAL_TIM_OC_ConfigChannel+0x218>
 800426a:	483b      	ldr	r0, [pc, #236]	@ (8004358 <HAL_TIM_OC_ConfigChannel+0x260>)
 800426c:	4283      	cmp	r3, r0
 800426e:	d04f      	beq.n	8004310 <HAL_TIM_OC_ConfigChannel+0x218>
  TIMx->CCR4 = OC_Config->Pulse;
 8004270:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8004272:	605e      	str	r6, [r3, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004274:	2000      	movs	r0, #0
  TIMx->CCMR2 = tmpccmrx;
 8004276:	61dd      	str	r5, [r3, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8004278:	6419      	str	r1, [r3, #64]	@ 0x40
  TIMx->CCER = tmpccer;
 800427a:	621a      	str	r2, [r3, #32]
 800427c:	e74a      	b.n	8004114 <HAL_TIM_OC_ConfigChannel+0x1c>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800427e:	6803      	ldr	r3, [r0, #0]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004280:	4d3c      	ldr	r5, [pc, #240]	@ (8004374 <HAL_TIM_OC_ConfigChannel+0x27c>)
  tmpccer = TIMx->CCER;
 8004282:	6a18      	ldr	r0, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004284:	6a1a      	ldr	r2, [r3, #32]
 8004286:	402a      	ands	r2, r5
 8004288:	621a      	str	r2, [r3, #32]
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800428a:	4d3b      	ldr	r5, [pc, #236]	@ (8004378 <HAL_TIM_OC_ConfigChannel+0x280>)
  tmpcr2 =  TIMx->CR2;
 800428c:	685e      	ldr	r6, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 800428e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004290:	402a      	ands	r2, r5
  tmpccmrx |= OC_Config->OCMode;
 8004292:	680d      	ldr	r5, [r1, #0]
 8004294:	4315      	orrs	r5, r2
  tmpccer &= ~TIM_CCER_CC5P;
 8004296:	4a39      	ldr	r2, [pc, #228]	@ (800437c <HAL_TIM_OC_ConfigChannel+0x284>)
 8004298:	4010      	ands	r0, r2
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800429a:	688a      	ldr	r2, [r1, #8]
 800429c:	0412      	lsls	r2, r2, #16
 800429e:	4302      	orrs	r2, r0
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80042a0:	482b      	ldr	r0, [pc, #172]	@ (8004350 <HAL_TIM_OC_ConfigChannel+0x258>)
 80042a2:	4283      	cmp	r3, r0
 80042a4:	d01f      	beq.n	80042e6 <HAL_TIM_OC_ConfigChannel+0x1ee>
 80042a6:	482b      	ldr	r0, [pc, #172]	@ (8004354 <HAL_TIM_OC_ConfigChannel+0x25c>)
 80042a8:	4283      	cmp	r3, r0
 80042aa:	d01c      	beq.n	80042e6 <HAL_TIM_OC_ConfigChannel+0x1ee>
 80042ac:	482a      	ldr	r0, [pc, #168]	@ (8004358 <HAL_TIM_OC_ConfigChannel+0x260>)
 80042ae:	4283      	cmp	r3, r0
 80042b0:	d019      	beq.n	80042e6 <HAL_TIM_OC_ConfigChannel+0x1ee>
  TIMx->CCR5 = OC_Config->Pulse;
 80042b2:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80042b4:	605e      	str	r6, [r3, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80042b6:	2000      	movs	r0, #0
  TIMx->CCMR3 = tmpccmrx;
 80042b8:	655d      	str	r5, [r3, #84]	@ 0x54
  TIMx->CCR5 = OC_Config->Pulse;
 80042ba:	6599      	str	r1, [r3, #88]	@ 0x58
  TIMx->CCER = tmpccer;
 80042bc:	621a      	str	r2, [r3, #32]
 80042be:	e729      	b.n	8004114 <HAL_TIM_OC_ConfigChannel+0x1c>
    tmpccer &= ~TIM_CCER_CC1NP;
 80042c0:	2608      	movs	r6, #8
 80042c2:	43b2      	bics	r2, r6
    tmpccer |= OC_Config->OCNPolarity;
 80042c4:	68ce      	ldr	r6, [r1, #12]
    tmpcr2 |= OC_Config->OCNIdleState;
 80042c6:	698f      	ldr	r7, [r1, #24]
    tmpccer |= OC_Config->OCNPolarity;
 80042c8:	4332      	orrs	r2, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 80042ca:	2604      	movs	r6, #4
 80042cc:	43b2      	bics	r2, r6
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80042ce:	4e2c      	ldr	r6, [pc, #176]	@ (8004380 <HAL_TIM_OC_ConfigChannel+0x288>)
 80042d0:	402e      	ands	r6, r5
    tmpcr2 |= OC_Config->OCNIdleState;
 80042d2:	694d      	ldr	r5, [r1, #20]
 80042d4:	433d      	orrs	r5, r7
 80042d6:	4335      	orrs	r5, r6
 80042d8:	e761      	b.n	800419e <HAL_TIM_OC_ConfigChannel+0xa6>
    tmpcr2 &= ~TIM_CR2_OIS6;
 80042da:	482a      	ldr	r0, [pc, #168]	@ (8004384 <HAL_TIM_OC_ConfigChannel+0x28c>)
 80042dc:	4030      	ands	r0, r6
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80042de:	694e      	ldr	r6, [r1, #20]
 80042e0:	02b6      	lsls	r6, r6, #10
 80042e2:	4306      	orrs	r6, r0
 80042e4:	e738      	b.n	8004158 <HAL_TIM_OC_ConfigChannel+0x60>
    tmpcr2 &= ~TIM_CR2_OIS5;
 80042e6:	4823      	ldr	r0, [pc, #140]	@ (8004374 <HAL_TIM_OC_ConfigChannel+0x27c>)
 80042e8:	4030      	ands	r0, r6
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80042ea:	694e      	ldr	r6, [r1, #20]
 80042ec:	0236      	lsls	r6, r6, #8
 80042ee:	4306      	orrs	r6, r0
 80042f0:	e7df      	b.n	80042b2 <HAL_TIM_OC_ConfigChannel+0x1ba>
    tmpccer &= ~TIM_CCER_CC2NP;
 80042f2:	2280      	movs	r2, #128	@ 0x80
 80042f4:	4390      	bics	r0, r2
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80042f6:	68ca      	ldr	r2, [r1, #12]
 80042f8:	0112      	lsls	r2, r2, #4
 80042fa:	4310      	orrs	r0, r2
    tmpccer &= ~TIM_CCER_CC2NE;
 80042fc:	2240      	movs	r2, #64	@ 0x40
 80042fe:	4390      	bics	r0, r2
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004300:	4a21      	ldr	r2, [pc, #132]	@ (8004388 <HAL_TIM_OC_ConfigChannel+0x290>)
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004302:	694f      	ldr	r7, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004304:	4032      	ands	r2, r6
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004306:	698e      	ldr	r6, [r1, #24]
 8004308:	433e      	orrs	r6, r7
 800430a:	00b6      	lsls	r6, r6, #2
 800430c:	4316      	orrs	r6, r2
 800430e:	e76b      	b.n	80041e8 <HAL_TIM_OC_ConfigChannel+0xf0>
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004310:	481e      	ldr	r0, [pc, #120]	@ (800438c <HAL_TIM_OC_ConfigChannel+0x294>)
 8004312:	4030      	ands	r0, r6
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004314:	694e      	ldr	r6, [r1, #20]
 8004316:	01b6      	lsls	r6, r6, #6
 8004318:	4306      	orrs	r6, r0
 800431a:	e7a9      	b.n	8004270 <HAL_TIM_OC_ConfigChannel+0x178>
    tmpccer &= ~TIM_CCER_CC3NP;
 800431c:	481c      	ldr	r0, [pc, #112]	@ (8004390 <HAL_TIM_OC_ConfigChannel+0x298>)
 800431e:	4002      	ands	r2, r0
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004320:	68c8      	ldr	r0, [r1, #12]
 8004322:	0200      	lsls	r0, r0, #8
 8004324:	4310      	orrs	r0, r2
    tmpccer &= ~TIM_CCER_CC3NE;
 8004326:	4a1b      	ldr	r2, [pc, #108]	@ (8004394 <HAL_TIM_OC_ConfigChannel+0x29c>)
 8004328:	4002      	ands	r2, r0
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800432a:	481b      	ldr	r0, [pc, #108]	@ (8004398 <HAL_TIM_OC_ConfigChannel+0x2a0>)
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800432c:	694f      	ldr	r7, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800432e:	4028      	ands	r0, r5
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004330:	698d      	ldr	r5, [r1, #24]
 8004332:	433d      	orrs	r5, r7
 8004334:	012d      	lsls	r5, r5, #4
 8004336:	4305      	orrs	r5, r0
 8004338:	e778      	b.n	800422c <HAL_TIM_OC_ConfigChannel+0x134>
  __HAL_LOCK(htim);
 800433a:	2002      	movs	r0, #2
 800433c:	e6ed      	b.n	800411a <HAL_TIM_OC_ConfigChannel+0x22>
 800433e:	46c0      	nop			@ (mov r8, r8)
 8004340:	08005c30 	.word	0x08005c30
 8004344:	ffefffff 	.word	0xffefffff
 8004348:	feff8fff 	.word	0xfeff8fff
 800434c:	ffdfffff 	.word	0xffdfffff
 8004350:	40012c00 	.word	0x40012c00
 8004354:	40014400 	.word	0x40014400
 8004358:	40014800 	.word	0x40014800
 800435c:	fffeff8c 	.word	0xfffeff8c
 8004360:	feff8cff 	.word	0xfeff8cff
 8004364:	fffffeff 	.word	0xfffffeff
 8004368:	fffffdff 	.word	0xfffffdff
 800436c:	ffffefff 	.word	0xffffefff
 8004370:	ffffdfff 	.word	0xffffdfff
 8004374:	fffeffff 	.word	0xfffeffff
 8004378:	fffeff8f 	.word	0xfffeff8f
 800437c:	fffdffff 	.word	0xfffdffff
 8004380:	fffffcff 	.word	0xfffffcff
 8004384:	fffbffff 	.word	0xfffbffff
 8004388:	fffff3ff 	.word	0xfffff3ff
 800438c:	ffffbfff 	.word	0xffffbfff
 8004390:	fffff7ff 	.word	0xfffff7ff
 8004394:	fffffbff 	.word	0xfffffbff
 8004398:	ffffcfff 	.word	0xffffcfff

0800439c <HAL_TIM_IC_ConfigChannel>:
{
 800439c:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 800439e:	203c      	movs	r0, #60	@ 0x3c
{
 80043a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80043a2:	46ce      	mov	lr, r9
 80043a4:	4647      	mov	r7, r8
  __HAL_LOCK(htim);
 80043a6:	5c1c      	ldrb	r4, [r3, r0]
{
 80043a8:	b580      	push	{r7, lr}
  __HAL_LOCK(htim);
 80043aa:	2c01      	cmp	r4, #1
 80043ac:	d100      	bne.n	80043b0 <HAL_TIM_IC_ConfigChannel+0x14>
 80043ae:	e0bf      	b.n	8004530 <HAL_TIM_IC_ConfigChannel+0x194>
 80043b0:	2401      	movs	r4, #1
 80043b2:	541c      	strb	r4, [r3, r0]
  if (Channel == TIM_CHANNEL_1)
 80043b4:	2a00      	cmp	r2, #0
 80043b6:	d00e      	beq.n	80043d6 <HAL_TIM_IC_ConfigChannel+0x3a>
  else if (Channel == TIM_CHANNEL_2)
 80043b8:	2a04      	cmp	r2, #4
 80043ba:	d039      	beq.n	8004430 <HAL_TIM_IC_ConfigChannel+0x94>
  else if (Channel == TIM_CHANNEL_3)
 80043bc:	2a08      	cmp	r2, #8
 80043be:	d100      	bne.n	80043c2 <HAL_TIM_IC_ConfigChannel+0x26>
 80043c0:	e08d      	b.n	80044de <HAL_TIM_IC_ConfigChannel+0x142>
    status = HAL_ERROR;
 80043c2:	2001      	movs	r0, #1
  else if (Channel == TIM_CHANNEL_4)
 80043c4:	2a0c      	cmp	r2, #12
 80043c6:	d05a      	beq.n	800447e <HAL_TIM_IC_ConfigChannel+0xe2>
  __HAL_UNLOCK(htim);
 80043c8:	223c      	movs	r2, #60	@ 0x3c
 80043ca:	2100      	movs	r1, #0
 80043cc:	5499      	strb	r1, [r3, r2]
}
 80043ce:	bcc0      	pop	{r6, r7}
 80043d0:	46b9      	mov	r9, r7
 80043d2:	46b0      	mov	r8, r6
 80043d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    TIM_TI1_SetConfig(htim->Instance,
 80043d6:	681a      	ldr	r2, [r3, #0]
                      sConfig->ICSelection,
 80043d8:	6848      	ldr	r0, [r1, #4]
  tmpccer = TIMx->CCER;
 80043da:	6a15      	ldr	r5, [r2, #32]
                      sConfig->ICSelection,
 80043dc:	4681      	mov	r9, r0
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80043de:	6a10      	ldr	r0, [r2, #32]
                      sConfig->ICPolarity,
 80043e0:	680e      	ldr	r6, [r1, #0]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80043e2:	43a0      	bics	r0, r4
                      sConfig->ICFilter);
 80043e4:	68cf      	ldr	r7, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80043e6:	6210      	str	r0, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 80043e8:	6990      	ldr	r0, [r2, #24]
 80043ea:	4684      	mov	ip, r0
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80043ec:	4851      	ldr	r0, [pc, #324]	@ (8004534 <HAL_TIM_IC_ConfigChannel+0x198>)
 80043ee:	4282      	cmp	r2, r0
 80043f0:	d06e      	beq.n	80044d0 <HAL_TIM_IC_ConfigChannel+0x134>
 80043f2:	2080      	movs	r0, #128	@ 0x80
 80043f4:	05c0      	lsls	r0, r0, #23
 80043f6:	4282      	cmp	r2, r0
 80043f8:	d06a      	beq.n	80044d0 <HAL_TIM_IC_ConfigChannel+0x134>
 80043fa:	484f      	ldr	r0, [pc, #316]	@ (8004538 <HAL_TIM_IC_ConfigChannel+0x19c>)
 80043fc:	4282      	cmp	r2, r0
 80043fe:	d067      	beq.n	80044d0 <HAL_TIM_IC_ConfigChannel+0x134>
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8004400:	4660      	mov	r0, ip
 8004402:	4320      	orrs	r0, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004404:	24f0      	movs	r4, #240	@ 0xf0
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8004406:	013f      	lsls	r7, r7, #4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004408:	43a0      	bics	r0, r4
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800440a:	340f      	adds	r4, #15
 800440c:	403c      	ands	r4, r7
 800440e:	4304      	orrs	r4, r0
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004410:	200a      	movs	r0, #10
  TIMx->CCMR1 = tmpccmr1;
 8004412:	6194      	str	r4, [r2, #24]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004414:	240c      	movs	r4, #12
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004416:	4385      	bics	r5, r0
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8004418:	4030      	ands	r0, r6
 800441a:	4328      	orrs	r0, r5
  TIMx->CCER = tmpccer;
 800441c:	6210      	str	r0, [r2, #32]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800441e:	6990      	ldr	r0, [r2, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004420:	6889      	ldr	r1, [r1, #8]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004422:	43a0      	bics	r0, r4
 8004424:	6190      	str	r0, [r2, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004426:	6990      	ldr	r0, [r2, #24]
 8004428:	4301      	orrs	r1, r0
 800442a:	6191      	str	r1, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 800442c:	2000      	movs	r0, #0
 800442e:	e7cb      	b.n	80043c8 <HAL_TIM_IC_ConfigChannel+0x2c>
                      sConfig->ICFilter);
 8004430:	68c8      	ldr	r0, [r1, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8004432:	681a      	ldr	r2, [r3, #0]
                      sConfig->ICFilter);
 8004434:	4680      	mov	r8, r0
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004436:	2010      	movs	r0, #16
  tmpccer = TIMx->CCER;
 8004438:	6a15      	ldr	r5, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800443a:	6a17      	ldr	r7, [r2, #32]
                      sConfig->ICPolarity,
 800443c:	680e      	ldr	r6, [r1, #0]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800443e:	4387      	bics	r7, r0
                      sConfig->ICSelection,
 8004440:	684c      	ldr	r4, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004442:	6217      	str	r7, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004444:	6997      	ldr	r7, [r2, #24]
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8004446:	483d      	ldr	r0, [pc, #244]	@ (800453c <HAL_TIM_IC_ConfigChannel+0x1a0>)
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8004448:	0224      	lsls	r4, r4, #8
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800444a:	4007      	ands	r7, r0
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800444c:	4640      	mov	r0, r8
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800444e:	433c      	orrs	r4, r7
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004450:	4f3b      	ldr	r7, [pc, #236]	@ (8004540 <HAL_TIM_IC_ConfigChannel+0x1a4>)
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8004452:	0700      	lsls	r0, r0, #28
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004454:	403c      	ands	r4, r7
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8004456:	0c00      	lsrs	r0, r0, #16
 8004458:	4320      	orrs	r0, r4
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800445a:	24a0      	movs	r4, #160	@ 0xa0
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800445c:	0136      	lsls	r6, r6, #4
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800445e:	43a5      	bics	r5, r4
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8004460:	4034      	ands	r4, r6
 8004462:	432c      	orrs	r4, r5
  TIMx->CCMR1 = tmpccmr1 ;
 8004464:	6190      	str	r0, [r2, #24]
  TIMx->CCER = tmpccer;
 8004466:	6214      	str	r4, [r2, #32]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004468:	6990      	ldr	r0, [r2, #24]
 800446a:	4c36      	ldr	r4, [pc, #216]	@ (8004544 <HAL_TIM_IC_ConfigChannel+0x1a8>)
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800446c:	6889      	ldr	r1, [r1, #8]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800446e:	4020      	ands	r0, r4
 8004470:	6190      	str	r0, [r2, #24]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004472:	6990      	ldr	r0, [r2, #24]
 8004474:	0209      	lsls	r1, r1, #8
 8004476:	4301      	orrs	r1, r0
 8004478:	6191      	str	r1, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 800447a:	2000      	movs	r0, #0
 800447c:	e7a4      	b.n	80043c8 <HAL_TIM_IC_ConfigChannel+0x2c>
                      sConfig->ICPolarity,
 800447e:	6808      	ldr	r0, [r1, #0]
    TIM_TI4_SetConfig(htim->Instance,
 8004480:	681a      	ldr	r2, [r3, #0]
                      sConfig->ICPolarity,
 8004482:	4680      	mov	r8, r0
  tmpccer = TIMx->CCER;
 8004484:	6a16      	ldr	r6, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004486:	4830      	ldr	r0, [pc, #192]	@ (8004548 <HAL_TIM_IC_ConfigChannel+0x1ac>)
 8004488:	6a17      	ldr	r7, [r2, #32]
                      sConfig->ICSelection,
 800448a:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800448c:	4007      	ands	r7, r0
                      sConfig->ICFilter);
 800448e:	68cc      	ldr	r4, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004490:	6217      	str	r7, [r2, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004492:	69d7      	ldr	r7, [r2, #28]
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8004494:	4829      	ldr	r0, [pc, #164]	@ (800453c <HAL_TIM_IC_ConfigChannel+0x1a0>)
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8004496:	022d      	lsls	r5, r5, #8
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8004498:	4007      	ands	r7, r0
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800449a:	433d      	orrs	r5, r7
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800449c:	4f28      	ldr	r7, [pc, #160]	@ (8004540 <HAL_TIM_IC_ConfigChannel+0x1a4>)
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800449e:	0724      	lsls	r4, r4, #28
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80044a0:	403d      	ands	r5, r7
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80044a2:	0c24      	lsrs	r4, r4, #16
 80044a4:	432c      	orrs	r4, r5
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80044a6:	4d29      	ldr	r5, [pc, #164]	@ (800454c <HAL_TIM_IC_ConfigChannel+0x1b0>)
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80044a8:	4640      	mov	r0, r8
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80044aa:	4035      	ands	r5, r6
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80044ac:	26a0      	movs	r6, #160	@ 0xa0
 80044ae:	0300      	lsls	r0, r0, #12
 80044b0:	0236      	lsls	r6, r6, #8
 80044b2:	4030      	ands	r0, r6
 80044b4:	4328      	orrs	r0, r5
  TIMx->CCMR2 = tmpccmr2;
 80044b6:	61d4      	str	r4, [r2, #28]
  TIMx->CCER = tmpccer ;
 80044b8:	6210      	str	r0, [r2, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80044ba:	69d0      	ldr	r0, [r2, #28]
 80044bc:	4c21      	ldr	r4, [pc, #132]	@ (8004544 <HAL_TIM_IC_ConfigChannel+0x1a8>)
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80044be:	6889      	ldr	r1, [r1, #8]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80044c0:	4020      	ands	r0, r4
 80044c2:	61d0      	str	r0, [r2, #28]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80044c4:	69d0      	ldr	r0, [r2, #28]
 80044c6:	0209      	lsls	r1, r1, #8
 80044c8:	4301      	orrs	r1, r0
 80044ca:	61d1      	str	r1, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 80044cc:	2000      	movs	r0, #0
 80044ce:	e77b      	b.n	80043c8 <HAL_TIM_IC_ConfigChannel+0x2c>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80044d0:	2403      	movs	r4, #3
 80044d2:	4660      	mov	r0, ip
 80044d4:	43a0      	bics	r0, r4
 80044d6:	0004      	movs	r4, r0
    tmpccmr1 |= TIM_ICSelection;
 80044d8:	4648      	mov	r0, r9
 80044da:	4320      	orrs	r0, r4
 80044dc:	e792      	b.n	8004404 <HAL_TIM_IC_ConfigChannel+0x68>
    TIM_TI3_SetConfig(htim->Instance,
 80044de:	681a      	ldr	r2, [r3, #0]
                      sConfig->ICPolarity,
 80044e0:	6808      	ldr	r0, [r1, #0]
  tmpccer = TIMx->CCER;
 80044e2:	6a16      	ldr	r6, [r2, #32]
                      sConfig->ICPolarity,
 80044e4:	4680      	mov	r8, r0
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80044e6:	6a14      	ldr	r4, [r2, #32]
 80044e8:	4819      	ldr	r0, [pc, #100]	@ (8004550 <HAL_TIM_IC_ConfigChannel+0x1b4>)
                      sConfig->ICSelection,
 80044ea:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80044ec:	4004      	ands	r4, r0
                      sConfig->ICFilter);
 80044ee:	68cf      	ldr	r7, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80044f0:	6214      	str	r4, [r2, #32]
  tmpccmr2 = TIMx->CCMR2;
 80044f2:	69d4      	ldr	r4, [r2, #28]
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80044f4:	3005      	adds	r0, #5
 80044f6:	30ff      	adds	r0, #255	@ 0xff
 80044f8:	4384      	bics	r4, r0
  tmpccmr2 |= TIM_ICSelection;
 80044fa:	4325      	orrs	r5, r4
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80044fc:	24f0      	movs	r4, #240	@ 0xf0
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80044fe:	013f      	lsls	r7, r7, #4
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8004500:	43a5      	bics	r5, r4
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8004502:	340f      	adds	r4, #15
 8004504:	403c      	ands	r4, r7
 8004506:	432c      	orrs	r4, r5
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8004508:	4d12      	ldr	r5, [pc, #72]	@ (8004554 <HAL_TIM_IC_ConfigChannel+0x1b8>)
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800450a:	4640      	mov	r0, r8
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800450c:	4035      	ands	r5, r6
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800450e:	26a0      	movs	r6, #160	@ 0xa0
  TIMx->CCMR2 = tmpccmr2;
 8004510:	61d4      	str	r4, [r2, #28]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004512:	240c      	movs	r4, #12
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8004514:	0200      	lsls	r0, r0, #8
 8004516:	0136      	lsls	r6, r6, #4
 8004518:	4030      	ands	r0, r6
 800451a:	4328      	orrs	r0, r5
  TIMx->CCER = tmpccer;
 800451c:	6210      	str	r0, [r2, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800451e:	69d0      	ldr	r0, [r2, #28]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004520:	6889      	ldr	r1, [r1, #8]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004522:	43a0      	bics	r0, r4
 8004524:	61d0      	str	r0, [r2, #28]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004526:	69d0      	ldr	r0, [r2, #28]
 8004528:	4301      	orrs	r1, r0
 800452a:	61d1      	str	r1, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 800452c:	2000      	movs	r0, #0
 800452e:	e74b      	b.n	80043c8 <HAL_TIM_IC_ConfigChannel+0x2c>
  __HAL_LOCK(htim);
 8004530:	2002      	movs	r0, #2
 8004532:	e74c      	b.n	80043ce <HAL_TIM_IC_ConfigChannel+0x32>
 8004534:	40012c00 	.word	0x40012c00
 8004538:	40000400 	.word	0x40000400
 800453c:	fffffcff 	.word	0xfffffcff
 8004540:	ffff0fff 	.word	0xffff0fff
 8004544:	fffff3ff 	.word	0xfffff3ff
 8004548:	ffffefff 	.word	0xffffefff
 800454c:	ffff5fff 	.word	0xffff5fff
 8004550:	fffffeff 	.word	0xfffffeff
 8004554:	fffff5ff 	.word	0xfffff5ff

08004558 <HAL_TIM_PWM_ConfigChannel>:
{
 8004558:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 800455a:	203c      	movs	r0, #60	@ 0x3c
{
 800455c:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 800455e:	5c1c      	ldrb	r4, [r3, r0]
 8004560:	2c01      	cmp	r4, #1
 8004562:	d100      	bne.n	8004566 <HAL_TIM_PWM_ConfigChannel+0xe>
 8004564:	e16b      	b.n	800483e <HAL_TIM_PWM_ConfigChannel+0x2e6>
 8004566:	2401      	movs	r4, #1
 8004568:	541c      	strb	r4, [r3, r0]
  switch (Channel)
 800456a:	2a14      	cmp	r2, #20
 800456c:	d803      	bhi.n	8004576 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800456e:	48b5      	ldr	r0, [pc, #724]	@ (8004844 <HAL_TIM_PWM_ConfigChannel+0x2ec>)
 8004570:	0092      	lsls	r2, r2, #2
 8004572:	5882      	ldr	r2, [r0, r2]
 8004574:	4697      	mov	pc, r2
 8004576:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 8004578:	223c      	movs	r2, #60	@ 0x3c
 800457a:	2100      	movs	r1, #0
 800457c:	5499      	strb	r1, [r3, r2]
}
 800457e:	bdf0      	pop	{r4, r5, r6, r7, pc}
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004580:	681a      	ldr	r2, [r3, #0]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004582:	4db1      	ldr	r5, [pc, #708]	@ (8004848 <HAL_TIM_PWM_ConfigChannel+0x2f0>)
  tmpccer = TIMx->CCER;
 8004584:	6a14      	ldr	r4, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004586:	6a10      	ldr	r0, [r2, #32]
 8004588:	4028      	ands	r0, r5
 800458a:	6210      	str	r0, [r2, #32]
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800458c:	4daf      	ldr	r5, [pc, #700]	@ (800484c <HAL_TIM_PWM_ConfigChannel+0x2f4>)
  tmpcr2 =  TIMx->CR2;
 800458e:	6856      	ldr	r6, [r2, #4]
  tmpccmrx = TIMx->CCMR3;
 8004590:	6d50      	ldr	r0, [r2, #84]	@ 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004592:	4028      	ands	r0, r5
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004594:	680d      	ldr	r5, [r1, #0]
 8004596:	022d      	lsls	r5, r5, #8
 8004598:	4305      	orrs	r5, r0
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800459a:	48ad      	ldr	r0, [pc, #692]	@ (8004850 <HAL_TIM_PWM_ConfigChannel+0x2f8>)
 800459c:	4004      	ands	r4, r0
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800459e:	6888      	ldr	r0, [r1, #8]
 80045a0:	0500      	lsls	r0, r0, #20
 80045a2:	4320      	orrs	r0, r4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80045a4:	4cab      	ldr	r4, [pc, #684]	@ (8004854 <HAL_TIM_PWM_ConfigChannel+0x2fc>)
 80045a6:	42a2      	cmp	r2, r4
 80045a8:	d100      	bne.n	80045ac <HAL_TIM_PWM_ConfigChannel+0x54>
 80045aa:	e118      	b.n	80047de <HAL_TIM_PWM_ConfigChannel+0x286>
 80045ac:	4caa      	ldr	r4, [pc, #680]	@ (8004858 <HAL_TIM_PWM_ConfigChannel+0x300>)
 80045ae:	42a2      	cmp	r2, r4
 80045b0:	d100      	bne.n	80045b4 <HAL_TIM_PWM_ConfigChannel+0x5c>
 80045b2:	e114      	b.n	80047de <HAL_TIM_PWM_ConfigChannel+0x286>
 80045b4:	4ca9      	ldr	r4, [pc, #676]	@ (800485c <HAL_TIM_PWM_ConfigChannel+0x304>)
 80045b6:	42a2      	cmp	r2, r4
 80045b8:	d100      	bne.n	80045bc <HAL_TIM_PWM_ConfigChannel+0x64>
 80045ba:	e110      	b.n	80047de <HAL_TIM_PWM_ConfigChannel+0x286>
  TIMx->CCR6 = OC_Config->Pulse;
 80045bc:	684c      	ldr	r4, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80045be:	6056      	str	r6, [r2, #4]
  TIMx->CCMR3 = tmpccmrx;
 80045c0:	6555      	str	r5, [r2, #84]	@ 0x54
  TIMx->CCR6 = OC_Config->Pulse;
 80045c2:	65d4      	str	r4, [r2, #92]	@ 0x5c
  TIMx->CCER = tmpccer;
 80045c4:	6210      	str	r0, [r2, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80045c6:	2080      	movs	r0, #128	@ 0x80
 80045c8:	6d54      	ldr	r4, [r2, #84]	@ 0x54
 80045ca:	0100      	lsls	r0, r0, #4
 80045cc:	4320      	orrs	r0, r4
 80045ce:	6550      	str	r0, [r2, #84]	@ 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80045d0:	6d50      	ldr	r0, [r2, #84]	@ 0x54
 80045d2:	4ca3      	ldr	r4, [pc, #652]	@ (8004860 <HAL_TIM_PWM_ConfigChannel+0x308>)
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80045d4:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80045d6:	4020      	ands	r0, r4
 80045d8:	6550      	str	r0, [r2, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80045da:	6d50      	ldr	r0, [r2, #84]	@ 0x54
 80045dc:	0209      	lsls	r1, r1, #8
 80045de:	4301      	orrs	r1, r0
 80045e0:	6551      	str	r1, [r2, #84]	@ 0x54
  HAL_StatusTypeDef status = HAL_OK;
 80045e2:	2000      	movs	r0, #0
 80045e4:	e7c8      	b.n	8004578 <HAL_TIM_PWM_ConfigChannel+0x20>
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80045e6:	2501      	movs	r5, #1
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80045e8:	681a      	ldr	r2, [r3, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80045ea:	4e9e      	ldr	r6, [pc, #632]	@ (8004864 <HAL_TIM_PWM_ConfigChannel+0x30c>)
  tmpccer = TIMx->CCER;
 80045ec:	6a10      	ldr	r0, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80045ee:	6a14      	ldr	r4, [r2, #32]
 80045f0:	43ac      	bics	r4, r5
 80045f2:	6214      	str	r4, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 80045f4:	6855      	ldr	r5, [r2, #4]
  tmpccmrx = TIMx->CCMR1;
 80045f6:	6994      	ldr	r4, [r2, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80045f8:	4034      	ands	r4, r6
  tmpccmrx |= OC_Config->OCMode;
 80045fa:	680e      	ldr	r6, [r1, #0]
 80045fc:	4334      	orrs	r4, r6
  tmpccer &= ~TIM_CCER_CC1P;
 80045fe:	2602      	movs	r6, #2
 8004600:	43b0      	bics	r0, r6
  tmpccer |= OC_Config->OCPolarity;
 8004602:	688e      	ldr	r6, [r1, #8]
 8004604:	4330      	orrs	r0, r6
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004606:	4e93      	ldr	r6, [pc, #588]	@ (8004854 <HAL_TIM_PWM_ConfigChannel+0x2fc>)
 8004608:	42b2      	cmp	r2, r6
 800460a:	d100      	bne.n	800460e <HAL_TIM_PWM_ConfigChannel+0xb6>
 800460c:	e0da      	b.n	80047c4 <HAL_TIM_PWM_ConfigChannel+0x26c>
 800460e:	4e92      	ldr	r6, [pc, #584]	@ (8004858 <HAL_TIM_PWM_ConfigChannel+0x300>)
 8004610:	42b2      	cmp	r2, r6
 8004612:	d100      	bne.n	8004616 <HAL_TIM_PWM_ConfigChannel+0xbe>
 8004614:	e0d6      	b.n	80047c4 <HAL_TIM_PWM_ConfigChannel+0x26c>
 8004616:	4e91      	ldr	r6, [pc, #580]	@ (800485c <HAL_TIM_PWM_ConfigChannel+0x304>)
 8004618:	42b2      	cmp	r2, r6
 800461a:	d100      	bne.n	800461e <HAL_TIM_PWM_ConfigChannel+0xc6>
 800461c:	e0d2      	b.n	80047c4 <HAL_TIM_PWM_ConfigChannel+0x26c>
  TIMx->CR2 = tmpcr2;
 800461e:	6055      	str	r5, [r2, #4]
  TIMx->CCMR1 = tmpccmrx;
 8004620:	6194      	str	r4, [r2, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8004622:	684c      	ldr	r4, [r1, #4]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004624:	6909      	ldr	r1, [r1, #16]
  TIMx->CCR1 = OC_Config->Pulse;
 8004626:	6354      	str	r4, [r2, #52]	@ 0x34
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004628:	2408      	movs	r4, #8
  TIMx->CCER = tmpccer;
 800462a:	6210      	str	r0, [r2, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800462c:	6990      	ldr	r0, [r2, #24]
 800462e:	4320      	orrs	r0, r4
 8004630:	6190      	str	r0, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004632:	6990      	ldr	r0, [r2, #24]
 8004634:	3c04      	subs	r4, #4
 8004636:	43a0      	bics	r0, r4
 8004638:	6190      	str	r0, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800463a:	6990      	ldr	r0, [r2, #24]
 800463c:	4301      	orrs	r1, r0
 800463e:	6191      	str	r1, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8004640:	2000      	movs	r0, #0
 8004642:	e799      	b.n	8004578 <HAL_TIM_PWM_ConfigChannel+0x20>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004644:	2510      	movs	r5, #16
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004646:	681a      	ldr	r2, [r3, #0]
  tmpccer = TIMx->CCER;
 8004648:	6a10      	ldr	r0, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800464a:	6a14      	ldr	r4, [r2, #32]
 800464c:	43ac      	bics	r4, r5
 800464e:	6214      	str	r4, [r2, #32]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004650:	4d85      	ldr	r5, [pc, #532]	@ (8004868 <HAL_TIM_PWM_ConfigChannel+0x310>)
  tmpcr2 =  TIMx->CR2;
 8004652:	6856      	ldr	r6, [r2, #4]
  tmpccmrx = TIMx->CCMR1;
 8004654:	6994      	ldr	r4, [r2, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004656:	402c      	ands	r4, r5
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004658:	680d      	ldr	r5, [r1, #0]
 800465a:	022d      	lsls	r5, r5, #8
 800465c:	4325      	orrs	r5, r4
  tmpccer &= ~TIM_CCER_CC2P;
 800465e:	2420      	movs	r4, #32
 8004660:	43a0      	bics	r0, r4
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004662:	688c      	ldr	r4, [r1, #8]
 8004664:	0124      	lsls	r4, r4, #4
 8004666:	4304      	orrs	r4, r0
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004668:	487a      	ldr	r0, [pc, #488]	@ (8004854 <HAL_TIM_PWM_ConfigChannel+0x2fc>)
 800466a:	4282      	cmp	r2, r0
 800466c:	d100      	bne.n	8004670 <HAL_TIM_PWM_ConfigChannel+0x118>
 800466e:	e0c2      	b.n	80047f6 <HAL_TIM_PWM_ConfigChannel+0x29e>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004670:	4879      	ldr	r0, [pc, #484]	@ (8004858 <HAL_TIM_PWM_ConfigChannel+0x300>)
 8004672:	4282      	cmp	r2, r0
 8004674:	d100      	bne.n	8004678 <HAL_TIM_PWM_ConfigChannel+0x120>
 8004676:	e0c5      	b.n	8004804 <HAL_TIM_PWM_ConfigChannel+0x2ac>
 8004678:	4878      	ldr	r0, [pc, #480]	@ (800485c <HAL_TIM_PWM_ConfigChannel+0x304>)
 800467a:	4282      	cmp	r2, r0
 800467c:	d100      	bne.n	8004680 <HAL_TIM_PWM_ConfigChannel+0x128>
 800467e:	e0c1      	b.n	8004804 <HAL_TIM_PWM_ConfigChannel+0x2ac>
  TIMx->CCR2 = OC_Config->Pulse;
 8004680:	6848      	ldr	r0, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8004682:	6056      	str	r6, [r2, #4]
  TIMx->CCMR1 = tmpccmrx;
 8004684:	6195      	str	r5, [r2, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8004686:	6390      	str	r0, [r2, #56]	@ 0x38
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004688:	2080      	movs	r0, #128	@ 0x80
  TIMx->CCER = tmpccer;
 800468a:	6214      	str	r4, [r2, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800468c:	6994      	ldr	r4, [r2, #24]
 800468e:	0100      	lsls	r0, r0, #4
 8004690:	4320      	orrs	r0, r4
 8004692:	6190      	str	r0, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004694:	6990      	ldr	r0, [r2, #24]
 8004696:	4c72      	ldr	r4, [pc, #456]	@ (8004860 <HAL_TIM_PWM_ConfigChannel+0x308>)
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004698:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800469a:	4020      	ands	r0, r4
 800469c:	6190      	str	r0, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800469e:	6990      	ldr	r0, [r2, #24]
 80046a0:	0209      	lsls	r1, r1, #8
 80046a2:	4301      	orrs	r1, r0
 80046a4:	6191      	str	r1, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 80046a6:	2000      	movs	r0, #0
 80046a8:	e766      	b.n	8004578 <HAL_TIM_PWM_ConfigChannel+0x20>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80046aa:	681a      	ldr	r2, [r3, #0]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80046ac:	4d6f      	ldr	r5, [pc, #444]	@ (800486c <HAL_TIM_PWM_ConfigChannel+0x314>)
  tmpccer = TIMx->CCER;
 80046ae:	6a10      	ldr	r0, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80046b0:	6a14      	ldr	r4, [r2, #32]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80046b2:	4e6c      	ldr	r6, [pc, #432]	@ (8004864 <HAL_TIM_PWM_ConfigChannel+0x30c>)
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80046b4:	402c      	ands	r4, r5
 80046b6:	6214      	str	r4, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 80046b8:	6855      	ldr	r5, [r2, #4]
  tmpccmrx = TIMx->CCMR2;
 80046ba:	69d4      	ldr	r4, [r2, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80046bc:	4034      	ands	r4, r6
  tmpccmrx |= OC_Config->OCMode;
 80046be:	680e      	ldr	r6, [r1, #0]
 80046c0:	4326      	orrs	r6, r4
  tmpccer &= ~TIM_CCER_CC3P;
 80046c2:	4c6b      	ldr	r4, [pc, #428]	@ (8004870 <HAL_TIM_PWM_ConfigChannel+0x318>)
 80046c4:	4020      	ands	r0, r4
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80046c6:	688c      	ldr	r4, [r1, #8]
 80046c8:	0224      	lsls	r4, r4, #8
 80046ca:	4320      	orrs	r0, r4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80046cc:	4c61      	ldr	r4, [pc, #388]	@ (8004854 <HAL_TIM_PWM_ConfigChannel+0x2fc>)
 80046ce:	42a2      	cmp	r2, r4
 80046d0:	d100      	bne.n	80046d4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80046d2:	e0a5      	b.n	8004820 <HAL_TIM_PWM_ConfigChannel+0x2c8>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80046d4:	4c60      	ldr	r4, [pc, #384]	@ (8004858 <HAL_TIM_PWM_ConfigChannel+0x300>)
 80046d6:	42a2      	cmp	r2, r4
 80046d8:	d100      	bne.n	80046dc <HAL_TIM_PWM_ConfigChannel+0x184>
 80046da:	e0a8      	b.n	800482e <HAL_TIM_PWM_ConfigChannel+0x2d6>
 80046dc:	4c5f      	ldr	r4, [pc, #380]	@ (800485c <HAL_TIM_PWM_ConfigChannel+0x304>)
 80046de:	42a2      	cmp	r2, r4
 80046e0:	d100      	bne.n	80046e4 <HAL_TIM_PWM_ConfigChannel+0x18c>
 80046e2:	e0a4      	b.n	800482e <HAL_TIM_PWM_ConfigChannel+0x2d6>
  TIMx->CCR3 = OC_Config->Pulse;
 80046e4:	684c      	ldr	r4, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80046e6:	6055      	str	r5, [r2, #4]
  TIMx->CCMR2 = tmpccmrx;
 80046e8:	61d6      	str	r6, [r2, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 80046ea:	63d4      	str	r4, [r2, #60]	@ 0x3c
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80046ec:	2408      	movs	r4, #8
  TIMx->CCER = tmpccer;
 80046ee:	6210      	str	r0, [r2, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80046f0:	69d0      	ldr	r0, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80046f2:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80046f4:	4320      	orrs	r0, r4
 80046f6:	61d0      	str	r0, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80046f8:	69d0      	ldr	r0, [r2, #28]
 80046fa:	3c04      	subs	r4, #4
 80046fc:	43a0      	bics	r0, r4
 80046fe:	61d0      	str	r0, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004700:	69d0      	ldr	r0, [r2, #28]
 8004702:	4301      	orrs	r1, r0
 8004704:	61d1      	str	r1, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8004706:	2000      	movs	r0, #0
 8004708:	e736      	b.n	8004578 <HAL_TIM_PWM_ConfigChannel+0x20>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800470a:	681a      	ldr	r2, [r3, #0]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800470c:	4d59      	ldr	r5, [pc, #356]	@ (8004874 <HAL_TIM_PWM_ConfigChannel+0x31c>)
  tmpccer = TIMx->CCER;
 800470e:	6a14      	ldr	r4, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004710:	6a10      	ldr	r0, [r2, #32]
 8004712:	4028      	ands	r0, r5
 8004714:	6210      	str	r0, [r2, #32]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004716:	4d54      	ldr	r5, [pc, #336]	@ (8004868 <HAL_TIM_PWM_ConfigChannel+0x310>)
  tmpcr2 =  TIMx->CR2;
 8004718:	6856      	ldr	r6, [r2, #4]
  tmpccmrx = TIMx->CCMR2;
 800471a:	69d0      	ldr	r0, [r2, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800471c:	4028      	ands	r0, r5
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800471e:	680d      	ldr	r5, [r1, #0]
 8004720:	022d      	lsls	r5, r5, #8
 8004722:	4305      	orrs	r5, r0
  tmpccer &= ~TIM_CCER_CC4P;
 8004724:	4854      	ldr	r0, [pc, #336]	@ (8004878 <HAL_TIM_PWM_ConfigChannel+0x320>)
 8004726:	4004      	ands	r4, r0
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004728:	6888      	ldr	r0, [r1, #8]
 800472a:	0300      	lsls	r0, r0, #12
 800472c:	4320      	orrs	r0, r4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800472e:	4c49      	ldr	r4, [pc, #292]	@ (8004854 <HAL_TIM_PWM_ConfigChannel+0x2fc>)
 8004730:	42a2      	cmp	r2, r4
 8004732:	d06f      	beq.n	8004814 <HAL_TIM_PWM_ConfigChannel+0x2bc>
 8004734:	4c48      	ldr	r4, [pc, #288]	@ (8004858 <HAL_TIM_PWM_ConfigChannel+0x300>)
 8004736:	42a2      	cmp	r2, r4
 8004738:	d06c      	beq.n	8004814 <HAL_TIM_PWM_ConfigChannel+0x2bc>
 800473a:	4c48      	ldr	r4, [pc, #288]	@ (800485c <HAL_TIM_PWM_ConfigChannel+0x304>)
 800473c:	42a2      	cmp	r2, r4
 800473e:	d069      	beq.n	8004814 <HAL_TIM_PWM_ConfigChannel+0x2bc>
  TIMx->CCR4 = OC_Config->Pulse;
 8004740:	684c      	ldr	r4, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8004742:	6056      	str	r6, [r2, #4]
  TIMx->CCMR2 = tmpccmrx;
 8004744:	61d5      	str	r5, [r2, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8004746:	6414      	str	r4, [r2, #64]	@ 0x40
  TIMx->CCER = tmpccer;
 8004748:	6210      	str	r0, [r2, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800474a:	2080      	movs	r0, #128	@ 0x80
 800474c:	69d4      	ldr	r4, [r2, #28]
 800474e:	0100      	lsls	r0, r0, #4
 8004750:	4320      	orrs	r0, r4
 8004752:	61d0      	str	r0, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004754:	69d0      	ldr	r0, [r2, #28]
 8004756:	4c42      	ldr	r4, [pc, #264]	@ (8004860 <HAL_TIM_PWM_ConfigChannel+0x308>)
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004758:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800475a:	4020      	ands	r0, r4
 800475c:	61d0      	str	r0, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800475e:	69d0      	ldr	r0, [r2, #28]
 8004760:	0209      	lsls	r1, r1, #8
 8004762:	4301      	orrs	r1, r0
 8004764:	61d1      	str	r1, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8004766:	2000      	movs	r0, #0
 8004768:	e706      	b.n	8004578 <HAL_TIM_PWM_ConfigChannel+0x20>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800476a:	681a      	ldr	r2, [r3, #0]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800476c:	4d43      	ldr	r5, [pc, #268]	@ (800487c <HAL_TIM_PWM_ConfigChannel+0x324>)
  tmpccer = TIMx->CCER;
 800476e:	6a14      	ldr	r4, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004770:	6a10      	ldr	r0, [r2, #32]
 8004772:	4028      	ands	r0, r5
 8004774:	6210      	str	r0, [r2, #32]
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004776:	4d42      	ldr	r5, [pc, #264]	@ (8004880 <HAL_TIM_PWM_ConfigChannel+0x328>)
  tmpcr2 =  TIMx->CR2;
 8004778:	6856      	ldr	r6, [r2, #4]
  tmpccmrx = TIMx->CCMR3;
 800477a:	6d50      	ldr	r0, [r2, #84]	@ 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800477c:	4028      	ands	r0, r5
  tmpccmrx |= OC_Config->OCMode;
 800477e:	680d      	ldr	r5, [r1, #0]
 8004780:	4305      	orrs	r5, r0
  tmpccer &= ~TIM_CCER_CC5P;
 8004782:	4840      	ldr	r0, [pc, #256]	@ (8004884 <HAL_TIM_PWM_ConfigChannel+0x32c>)
 8004784:	4004      	ands	r4, r0
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004786:	6888      	ldr	r0, [r1, #8]
 8004788:	0400      	lsls	r0, r0, #16
 800478a:	4320      	orrs	r0, r4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800478c:	4c31      	ldr	r4, [pc, #196]	@ (8004854 <HAL_TIM_PWM_ConfigChannel+0x2fc>)
 800478e:	42a2      	cmp	r2, r4
 8004790:	d02b      	beq.n	80047ea <HAL_TIM_PWM_ConfigChannel+0x292>
 8004792:	4c31      	ldr	r4, [pc, #196]	@ (8004858 <HAL_TIM_PWM_ConfigChannel+0x300>)
 8004794:	42a2      	cmp	r2, r4
 8004796:	d028      	beq.n	80047ea <HAL_TIM_PWM_ConfigChannel+0x292>
 8004798:	4c30      	ldr	r4, [pc, #192]	@ (800485c <HAL_TIM_PWM_ConfigChannel+0x304>)
 800479a:	42a2      	cmp	r2, r4
 800479c:	d025      	beq.n	80047ea <HAL_TIM_PWM_ConfigChannel+0x292>
  TIMx->CCR5 = OC_Config->Pulse;
 800479e:	684c      	ldr	r4, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80047a0:	6056      	str	r6, [r2, #4]
  TIMx->CCMR3 = tmpccmrx;
 80047a2:	6555      	str	r5, [r2, #84]	@ 0x54
  TIMx->CCR5 = OC_Config->Pulse;
 80047a4:	6594      	str	r4, [r2, #88]	@ 0x58
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80047a6:	2408      	movs	r4, #8
  TIMx->CCER = tmpccer;
 80047a8:	6210      	str	r0, [r2, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80047aa:	6d50      	ldr	r0, [r2, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80047ac:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80047ae:	4320      	orrs	r0, r4
 80047b0:	6550      	str	r0, [r2, #84]	@ 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80047b2:	6d50      	ldr	r0, [r2, #84]	@ 0x54
 80047b4:	3c04      	subs	r4, #4
 80047b6:	43a0      	bics	r0, r4
 80047b8:	6550      	str	r0, [r2, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80047ba:	6d50      	ldr	r0, [r2, #84]	@ 0x54
 80047bc:	4301      	orrs	r1, r0
 80047be:	6551      	str	r1, [r2, #84]	@ 0x54
  HAL_StatusTypeDef status = HAL_OK;
 80047c0:	2000      	movs	r0, #0
 80047c2:	e6d9      	b.n	8004578 <HAL_TIM_PWM_ConfigChannel+0x20>
    tmpccer &= ~TIM_CCER_CC1NP;
 80047c4:	2608      	movs	r6, #8
 80047c6:	43b0      	bics	r0, r6
    tmpccer |= OC_Config->OCNPolarity;
 80047c8:	68ce      	ldr	r6, [r1, #12]
    tmpcr2 |= OC_Config->OCNIdleState;
 80047ca:	698f      	ldr	r7, [r1, #24]
    tmpccer |= OC_Config->OCNPolarity;
 80047cc:	4330      	orrs	r0, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 80047ce:	2604      	movs	r6, #4
 80047d0:	43b0      	bics	r0, r6
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80047d2:	4e2d      	ldr	r6, [pc, #180]	@ (8004888 <HAL_TIM_PWM_ConfigChannel+0x330>)
 80047d4:	402e      	ands	r6, r5
    tmpcr2 |= OC_Config->OCNIdleState;
 80047d6:	694d      	ldr	r5, [r1, #20]
 80047d8:	433d      	orrs	r5, r7
 80047da:	4335      	orrs	r5, r6
 80047dc:	e71f      	b.n	800461e <HAL_TIM_PWM_ConfigChannel+0xc6>
    tmpcr2 &= ~TIM_CR2_OIS6;
 80047de:	4c2b      	ldr	r4, [pc, #172]	@ (800488c <HAL_TIM_PWM_ConfigChannel+0x334>)
 80047e0:	4034      	ands	r4, r6
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80047e2:	694e      	ldr	r6, [r1, #20]
 80047e4:	02b6      	lsls	r6, r6, #10
 80047e6:	4326      	orrs	r6, r4
 80047e8:	e6e8      	b.n	80045bc <HAL_TIM_PWM_ConfigChannel+0x64>
    tmpcr2 &= ~TIM_CR2_OIS5;
 80047ea:	4c24      	ldr	r4, [pc, #144]	@ (800487c <HAL_TIM_PWM_ConfigChannel+0x324>)
 80047ec:	4034      	ands	r4, r6
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80047ee:	694e      	ldr	r6, [r1, #20]
 80047f0:	0236      	lsls	r6, r6, #8
 80047f2:	4326      	orrs	r6, r4
 80047f4:	e7d3      	b.n	800479e <HAL_TIM_PWM_ConfigChannel+0x246>
    tmpccer &= ~TIM_CCER_CC2NP;
 80047f6:	2080      	movs	r0, #128	@ 0x80
 80047f8:	4384      	bics	r4, r0
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80047fa:	68c8      	ldr	r0, [r1, #12]
 80047fc:	0100      	lsls	r0, r0, #4
 80047fe:	4304      	orrs	r4, r0
    tmpccer &= ~TIM_CCER_CC2NE;
 8004800:	2040      	movs	r0, #64	@ 0x40
 8004802:	4384      	bics	r4, r0
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004804:	4822      	ldr	r0, [pc, #136]	@ (8004890 <HAL_TIM_PWM_ConfigChannel+0x338>)
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004806:	694f      	ldr	r7, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004808:	4030      	ands	r0, r6
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800480a:	698e      	ldr	r6, [r1, #24]
 800480c:	433e      	orrs	r6, r7
 800480e:	00b6      	lsls	r6, r6, #2
 8004810:	4306      	orrs	r6, r0
 8004812:	e735      	b.n	8004680 <HAL_TIM_PWM_ConfigChannel+0x128>
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004814:	4c1f      	ldr	r4, [pc, #124]	@ (8004894 <HAL_TIM_PWM_ConfigChannel+0x33c>)
 8004816:	4034      	ands	r4, r6
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004818:	694e      	ldr	r6, [r1, #20]
 800481a:	01b6      	lsls	r6, r6, #6
 800481c:	4326      	orrs	r6, r4
 800481e:	e78f      	b.n	8004740 <HAL_TIM_PWM_ConfigChannel+0x1e8>
    tmpccer &= ~TIM_CCER_CC3NP;
 8004820:	4c1d      	ldr	r4, [pc, #116]	@ (8004898 <HAL_TIM_PWM_ConfigChannel+0x340>)
 8004822:	4020      	ands	r0, r4
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004824:	68cc      	ldr	r4, [r1, #12]
 8004826:	0224      	lsls	r4, r4, #8
 8004828:	4304      	orrs	r4, r0
    tmpccer &= ~TIM_CCER_CC3NE;
 800482a:	480d      	ldr	r0, [pc, #52]	@ (8004860 <HAL_TIM_PWM_ConfigChannel+0x308>)
 800482c:	4020      	ands	r0, r4
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800482e:	4c1b      	ldr	r4, [pc, #108]	@ (800489c <HAL_TIM_PWM_ConfigChannel+0x344>)
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004830:	694f      	ldr	r7, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004832:	402c      	ands	r4, r5
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004834:	698d      	ldr	r5, [r1, #24]
 8004836:	433d      	orrs	r5, r7
 8004838:	012d      	lsls	r5, r5, #4
 800483a:	4325      	orrs	r5, r4
 800483c:	e752      	b.n	80046e4 <HAL_TIM_PWM_ConfigChannel+0x18c>
  __HAL_LOCK(htim);
 800483e:	2002      	movs	r0, #2
 8004840:	e69d      	b.n	800457e <HAL_TIM_PWM_ConfigChannel+0x26>
 8004842:	46c0      	nop			@ (mov r8, r8)
 8004844:	08005c84 	.word	0x08005c84
 8004848:	ffefffff 	.word	0xffefffff
 800484c:	feff8fff 	.word	0xfeff8fff
 8004850:	ffdfffff 	.word	0xffdfffff
 8004854:	40012c00 	.word	0x40012c00
 8004858:	40014400 	.word	0x40014400
 800485c:	40014800 	.word	0x40014800
 8004860:	fffffbff 	.word	0xfffffbff
 8004864:	fffeff8c 	.word	0xfffeff8c
 8004868:	feff8cff 	.word	0xfeff8cff
 800486c:	fffffeff 	.word	0xfffffeff
 8004870:	fffffdff 	.word	0xfffffdff
 8004874:	ffffefff 	.word	0xffffefff
 8004878:	ffffdfff 	.word	0xffffdfff
 800487c:	fffeffff 	.word	0xfffeffff
 8004880:	fffeff8f 	.word	0xfffeff8f
 8004884:	fffdffff 	.word	0xfffdffff
 8004888:	fffffcff 	.word	0xfffffcff
 800488c:	fffbffff 	.word	0xfffbffff
 8004890:	fffff3ff 	.word	0xfffff3ff
 8004894:	ffffbfff 	.word	0xffffbfff
 8004898:	fffff7ff 	.word	0xfffff7ff
 800489c:	ffffcfff 	.word	0xffffcfff

080048a0 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 80048a0:	233c      	movs	r3, #60	@ 0x3c
{
 80048a2:	b570      	push	{r4, r5, r6, lr}
 80048a4:	0002      	movs	r2, r0
  __HAL_LOCK(htim);
 80048a6:	5cc0      	ldrb	r0, [r0, r3]
 80048a8:	2801      	cmp	r0, #1
 80048aa:	d100      	bne.n	80048ae <HAL_TIM_ConfigClockSource+0xe>
 80048ac:	e073      	b.n	8004996 <HAL_TIM_ConfigClockSource+0xf6>
 80048ae:	2401      	movs	r4, #1
  htim->State = HAL_TIM_STATE_BUSY;
 80048b0:	2002      	movs	r0, #2
  __HAL_LOCK(htim);
 80048b2:	54d4      	strb	r4, [r2, r3]
  htim->State = HAL_TIM_STATE_BUSY;
 80048b4:	3301      	adds	r3, #1
 80048b6:	54d0      	strb	r0, [r2, r3]
  tmpsmcr = htim->Instance->SMCR;
 80048b8:	6810      	ldr	r0, [r2, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80048ba:	4d51      	ldr	r5, [pc, #324]	@ (8004a00 <HAL_TIM_ConfigClockSource+0x160>)
  tmpsmcr = htim->Instance->SMCR;
 80048bc:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80048be:	402b      	ands	r3, r5
  htim->Instance->SMCR = tmpsmcr;
 80048c0:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 80048c2:	680b      	ldr	r3, [r1, #0]
 80048c4:	2b60      	cmp	r3, #96	@ 0x60
 80048c6:	d100      	bne.n	80048ca <HAL_TIM_ConfigClockSource+0x2a>
 80048c8:	e067      	b.n	800499a <HAL_TIM_ConfigClockSource+0xfa>
 80048ca:	d81d      	bhi.n	8004908 <HAL_TIM_ConfigClockSource+0x68>
 80048cc:	2b40      	cmp	r3, #64	@ 0x40
 80048ce:	d100      	bne.n	80048d2 <HAL_TIM_ConfigClockSource+0x32>
 80048d0:	e07d      	b.n	80049ce <HAL_TIM_ConfigClockSource+0x12e>
 80048d2:	d93f      	bls.n	8004954 <HAL_TIM_ConfigClockSource+0xb4>
 80048d4:	2b50      	cmp	r3, #80	@ 0x50
 80048d6:	d135      	bne.n	8004944 <HAL_TIM_ConfigClockSource+0xa4>
                               sClockSourceConfig->ClockPolarity,
 80048d8:	684d      	ldr	r5, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 80048da:	68cb      	ldr	r3, [r1, #12]
  tmpccer = TIMx->CCER;
 80048dc:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80048de:	6a06      	ldr	r6, [r0, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80048e0:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80048e2:	43a6      	bics	r6, r4
 80048e4:	6206      	str	r6, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80048e6:	26f0      	movs	r6, #240	@ 0xf0
  tmpccmr1 = TIMx->CCMR1;
 80048e8:	6984      	ldr	r4, [r0, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80048ea:	43b4      	bics	r4, r6
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80048ec:	4323      	orrs	r3, r4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80048ee:	240a      	movs	r4, #10
 80048f0:	43a1      	bics	r1, r4
  tmpccer |= TIM_ICPolarity;
 80048f2:	4329      	orrs	r1, r5
  TIMx->CCMR1 = tmpccmr1;
 80048f4:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80048f6:	6201      	str	r1, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 80048f8:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80048fa:	4942      	ldr	r1, [pc, #264]	@ (8004a04 <HAL_TIM_ConfigClockSource+0x164>)
 80048fc:	400b      	ands	r3, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80048fe:	2157      	movs	r1, #87	@ 0x57
 8004900:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 8004902:	6083      	str	r3, [r0, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8004904:	2000      	movs	r0, #0
 8004906:	e01e      	b.n	8004946 <HAL_TIM_ConfigClockSource+0xa6>
  switch (sClockSourceConfig->ClockSource)
 8004908:	2480      	movs	r4, #128	@ 0x80
 800490a:	0164      	lsls	r4, r4, #5
 800490c:	42a3      	cmp	r3, r4
 800490e:	d0f9      	beq.n	8004904 <HAL_TIM_ConfigClockSource+0x64>
 8004910:	2480      	movs	r4, #128	@ 0x80
 8004912:	01a4      	lsls	r4, r4, #6
 8004914:	42a3      	cmp	r3, r4
 8004916:	d12b      	bne.n	8004970 <HAL_TIM_ConfigClockSource+0xd0>
  tmpsmcr = TIMx->SMCR;
 8004918:	6884      	ldr	r4, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800491a:	4b3b      	ldr	r3, [pc, #236]	@ (8004a08 <HAL_TIM_ConfigClockSource+0x168>)
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800491c:	684d      	ldr	r5, [r1, #4]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800491e:	401c      	ands	r4, r3
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004920:	688b      	ldr	r3, [r1, #8]
 8004922:	68c9      	ldr	r1, [r1, #12]
 8004924:	432b      	orrs	r3, r5
 8004926:	0209      	lsls	r1, r1, #8
 8004928:	430b      	orrs	r3, r1
 800492a:	4323      	orrs	r3, r4
  TIMx->SMCR = tmpsmcr;
 800492c:	6083      	str	r3, [r0, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800492e:	2380      	movs	r3, #128	@ 0x80
 8004930:	6881      	ldr	r1, [r0, #8]
 8004932:	01db      	lsls	r3, r3, #7
 8004934:	430b      	orrs	r3, r1
 8004936:	6083      	str	r3, [r0, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8004938:	2000      	movs	r0, #0
 800493a:	e004      	b.n	8004946 <HAL_TIM_ConfigClockSource+0xa6>
  switch (sClockSourceConfig->ClockSource)
 800493c:	2110      	movs	r1, #16
 800493e:	001c      	movs	r4, r3
 8004940:	438c      	bics	r4, r1
 8004942:	d00c      	beq.n	800495e <HAL_TIM_ConfigClockSource+0xbe>
      status = HAL_ERROR;
 8004944:	2001      	movs	r0, #1
  htim->State = HAL_TIM_STATE_READY;
 8004946:	233d      	movs	r3, #61	@ 0x3d
 8004948:	2101      	movs	r1, #1
 800494a:	54d1      	strb	r1, [r2, r3]
  __HAL_UNLOCK(htim);
 800494c:	2100      	movs	r1, #0
 800494e:	3b01      	subs	r3, #1
 8004950:	54d1      	strb	r1, [r2, r3]
}
 8004952:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8004954:	2b20      	cmp	r3, #32
 8004956:	d002      	beq.n	800495e <HAL_TIM_ConfigClockSource+0xbe>
 8004958:	d9f0      	bls.n	800493c <HAL_TIM_ConfigClockSource+0x9c>
 800495a:	2b30      	cmp	r3, #48	@ 0x30
 800495c:	d1f2      	bne.n	8004944 <HAL_TIM_ConfigClockSource+0xa4>
  tmpsmcr = TIMx->SMCR;
 800495e:	6881      	ldr	r1, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004960:	4c28      	ldr	r4, [pc, #160]	@ (8004a04 <HAL_TIM_ConfigClockSource+0x164>)
 8004962:	4021      	ands	r1, r4
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004964:	430b      	orrs	r3, r1
 8004966:	2107      	movs	r1, #7
 8004968:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 800496a:	6083      	str	r3, [r0, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800496c:	2000      	movs	r0, #0
 800496e:	e7ea      	b.n	8004946 <HAL_TIM_ConfigClockSource+0xa6>
  switch (sClockSourceConfig->ClockSource)
 8004970:	2b70      	cmp	r3, #112	@ 0x70
 8004972:	d1e7      	bne.n	8004944 <HAL_TIM_ConfigClockSource+0xa4>
  tmpsmcr = TIMx->SMCR;
 8004974:	6884      	ldr	r4, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004976:	4b24      	ldr	r3, [pc, #144]	@ (8004a08 <HAL_TIM_ConfigClockSource+0x168>)
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004978:	684d      	ldr	r5, [r1, #4]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800497a:	401c      	ands	r4, r3
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800497c:	688b      	ldr	r3, [r1, #8]
 800497e:	68c9      	ldr	r1, [r1, #12]
 8004980:	432b      	orrs	r3, r5
 8004982:	0209      	lsls	r1, r1, #8
 8004984:	430b      	orrs	r3, r1
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004986:	2177      	movs	r1, #119	@ 0x77
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004988:	4323      	orrs	r3, r4
  TIMx->SMCR = tmpsmcr;
 800498a:	6083      	str	r3, [r0, #8]
      tmpsmcr = htim->Instance->SMCR;
 800498c:	6883      	ldr	r3, [r0, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800498e:	430b      	orrs	r3, r1
      htim->Instance->SMCR = tmpsmcr;
 8004990:	6083      	str	r3, [r0, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8004992:	2000      	movs	r0, #0
 8004994:	e7d7      	b.n	8004946 <HAL_TIM_ConfigClockSource+0xa6>
  __HAL_LOCK(htim);
 8004996:	2002      	movs	r0, #2
 8004998:	e7db      	b.n	8004952 <HAL_TIM_ConfigClockSource+0xb2>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800499a:	2610      	movs	r6, #16
  tmpccer = TIMx->CCER;
 800499c:	6a04      	ldr	r4, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800499e:	6a05      	ldr	r5, [r0, #32]
                               sClockSourceConfig->ClockPolarity,
 80049a0:	684b      	ldr	r3, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80049a2:	43b5      	bics	r5, r6
                               sClockSourceConfig->ClockFilter);
 80049a4:	68c9      	ldr	r1, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80049a6:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80049a8:	6985      	ldr	r5, [r0, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80049aa:	4e18      	ldr	r6, [pc, #96]	@ (8004a0c <HAL_TIM_ConfigClockSource+0x16c>)
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80049ac:	0309      	lsls	r1, r1, #12
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80049ae:	4035      	ands	r5, r6
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80049b0:	4329      	orrs	r1, r5
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80049b2:	25a0      	movs	r5, #160	@ 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 80049b4:	011b      	lsls	r3, r3, #4
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80049b6:	43ac      	bics	r4, r5
  tmpccer |= (TIM_ICPolarity << 4U);
 80049b8:	4323      	orrs	r3, r4
  TIMx->CCMR1 = tmpccmr1 ;
 80049ba:	6181      	str	r1, [r0, #24]
  TIMx->CCER = tmpccer;
 80049bc:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 80049be:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80049c0:	4910      	ldr	r1, [pc, #64]	@ (8004a04 <HAL_TIM_ConfigClockSource+0x164>)
 80049c2:	400b      	ands	r3, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80049c4:	2167      	movs	r1, #103	@ 0x67
 80049c6:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 80049c8:	6083      	str	r3, [r0, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80049ca:	2000      	movs	r0, #0
 80049cc:	e7bb      	b.n	8004946 <HAL_TIM_ConfigClockSource+0xa6>
                               sClockSourceConfig->ClockPolarity,
 80049ce:	684d      	ldr	r5, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 80049d0:	68cb      	ldr	r3, [r1, #12]
  tmpccer = TIMx->CCER;
 80049d2:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80049d4:	6a06      	ldr	r6, [r0, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80049d6:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80049d8:	43a6      	bics	r6, r4
 80049da:	6206      	str	r6, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80049dc:	26f0      	movs	r6, #240	@ 0xf0
  tmpccmr1 = TIMx->CCMR1;
 80049de:	6984      	ldr	r4, [r0, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80049e0:	43b4      	bics	r4, r6
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80049e2:	4323      	orrs	r3, r4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80049e4:	240a      	movs	r4, #10
 80049e6:	43a1      	bics	r1, r4
  tmpccer |= TIM_ICPolarity;
 80049e8:	4329      	orrs	r1, r5
  TIMx->CCMR1 = tmpccmr1;
 80049ea:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80049ec:	6201      	str	r1, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 80049ee:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80049f0:	4904      	ldr	r1, [pc, #16]	@ (8004a04 <HAL_TIM_ConfigClockSource+0x164>)
 80049f2:	400b      	ands	r3, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80049f4:	2147      	movs	r1, #71	@ 0x47
 80049f6:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 80049f8:	6083      	str	r3, [r0, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80049fa:	2000      	movs	r0, #0
 80049fc:	e7a3      	b.n	8004946 <HAL_TIM_ConfigClockSource+0xa6>
 80049fe:	46c0      	nop			@ (mov r8, r8)
 8004a00:	ffce0088 	.word	0xffce0088
 8004a04:	ffcfff8f 	.word	0xffcfff8f
 8004a08:	ffff00ff 	.word	0xffff00ff
 8004a0c:	ffff0fff 	.word	0xffff0fff

08004a10 <HAL_TIM_ReadCapturedValue>:
  switch (Channel)
 8004a10:	2908      	cmp	r1, #8
 8004a12:	d011      	beq.n	8004a38 <HAL_TIM_ReadCapturedValue+0x28>
 8004a14:	d806      	bhi.n	8004a24 <HAL_TIM_ReadCapturedValue+0x14>
 8004a16:	2900      	cmp	r1, #0
 8004a18:	d00b      	beq.n	8004a32 <HAL_TIM_ReadCapturedValue+0x22>
 8004a1a:	2904      	cmp	r1, #4
 8004a1c:	d107      	bne.n	8004a2e <HAL_TIM_ReadCapturedValue+0x1e>
      tmpreg =   htim->Instance->CCR2;
 8004a1e:	6803      	ldr	r3, [r0, #0]
 8004a20:	6b98      	ldr	r0, [r3, #56]	@ 0x38
}
 8004a22:	4770      	bx	lr
  switch (Channel)
 8004a24:	290c      	cmp	r1, #12
 8004a26:	d102      	bne.n	8004a2e <HAL_TIM_ReadCapturedValue+0x1e>
      tmpreg =   htim->Instance->CCR4;
 8004a28:	6803      	ldr	r3, [r0, #0]
 8004a2a:	6c18      	ldr	r0, [r3, #64]	@ 0x40
  return tmpreg;
 8004a2c:	e7f9      	b.n	8004a22 <HAL_TIM_ReadCapturedValue+0x12>
  switch (Channel)
 8004a2e:	2000      	movs	r0, #0
 8004a30:	e7f7      	b.n	8004a22 <HAL_TIM_ReadCapturedValue+0x12>
      tmpreg =  htim->Instance->CCR1;
 8004a32:	6803      	ldr	r3, [r0, #0]
 8004a34:	6b58      	ldr	r0, [r3, #52]	@ 0x34
      break;
 8004a36:	e7f4      	b.n	8004a22 <HAL_TIM_ReadCapturedValue+0x12>
      tmpreg =   htim->Instance->CCR3;
 8004a38:	6803      	ldr	r3, [r0, #0]
 8004a3a:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
      break;
 8004a3c:	e7f1      	b.n	8004a22 <HAL_TIM_ReadCapturedValue+0x12>
 8004a3e:	46c0      	nop			@ (mov r8, r8)

08004a40 <HAL_TIM_RegisterCallback>:
{
 8004a40:	0003      	movs	r3, r0
 8004a42:	b530      	push	{r4, r5, lr}
  if (pCallback == NULL)
 8004a44:	2a00      	cmp	r2, #0
 8004a46:	d00e      	beq.n	8004a66 <HAL_TIM_RegisterCallback+0x26>
  if (htim->State == HAL_TIM_STATE_READY)
 8004a48:	253d      	movs	r5, #61	@ 0x3d
 8004a4a:	5d44      	ldrb	r4, [r0, r5]
 8004a4c:	b2e0      	uxtb	r0, r4
 8004a4e:	2c01      	cmp	r4, #1
 8004a50:	d00b      	beq.n	8004a6a <HAL_TIM_RegisterCallback+0x2a>
  else if (htim->State == HAL_TIM_STATE_RESET)
 8004a52:	5d5c      	ldrb	r4, [r3, r5]
    return HAL_ERROR;
 8004a54:	2001      	movs	r0, #1
  else if (htim->State == HAL_TIM_STATE_RESET)
 8004a56:	2c00      	cmp	r4, #0
 8004a58:	d106      	bne.n	8004a68 <HAL_TIM_RegisterCallback+0x28>
    switch (CallbackID)
 8004a5a:	290d      	cmp	r1, #13
 8004a5c:	d804      	bhi.n	8004a68 <HAL_TIM_RegisterCallback+0x28>
 8004a5e:	4837      	ldr	r0, [pc, #220]	@ (8004b3c <HAL_TIM_RegisterCallback+0xfc>)
 8004a60:	0089      	lsls	r1, r1, #2
 8004a62:	5841      	ldr	r1, [r0, r1]
 8004a64:	468f      	mov	pc, r1
    return HAL_ERROR;
 8004a66:	2001      	movs	r0, #1
}
 8004a68:	bd30      	pop	{r4, r5, pc}
    switch (CallbackID)
 8004a6a:	291b      	cmp	r1, #27
 8004a6c:	d8fc      	bhi.n	8004a68 <HAL_TIM_RegisterCallback+0x28>
 8004a6e:	4834      	ldr	r0, [pc, #208]	@ (8004b40 <HAL_TIM_RegisterCallback+0x100>)
 8004a70:	0089      	lsls	r1, r1, #2
 8004a72:	5841      	ldr	r1, [r0, r1]
 8004a74:	468f      	mov	pc, r1
  HAL_StatusTypeDef status = HAL_OK;
 8004a76:	2000      	movs	r0, #0
        htim->HallSensor_MspInitCallback   = pCallback;
 8004a78:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 8004a7a:	e7f5      	b.n	8004a68 <HAL_TIM_RegisterCallback+0x28>
        htim->HallSensor_MspDeInitCallback = pCallback;
 8004a7c:	2180      	movs	r1, #128	@ 0x80
  HAL_StatusTypeDef status = HAL_OK;
 8004a7e:	2000      	movs	r0, #0
        htim->HallSensor_MspDeInitCallback = pCallback;
 8004a80:	505a      	str	r2, [r3, r1]
        break;
 8004a82:	e7f1      	b.n	8004a68 <HAL_TIM_RegisterCallback+0x28>
  HAL_StatusTypeDef status = HAL_OK;
 8004a84:	2000      	movs	r0, #0
        htim->Base_MspInitCallback         = pCallback;
 8004a86:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 8004a88:	e7ee      	b.n	8004a68 <HAL_TIM_RegisterCallback+0x28>
  HAL_StatusTypeDef status = HAL_OK;
 8004a8a:	2000      	movs	r0, #0
        htim->Base_MspDeInitCallback       = pCallback;
 8004a8c:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 8004a8e:	e7eb      	b.n	8004a68 <HAL_TIM_RegisterCallback+0x28>
  HAL_StatusTypeDef status = HAL_OK;
 8004a90:	2000      	movs	r0, #0
        htim->IC_MspInitCallback           = pCallback;
 8004a92:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 8004a94:	e7e8      	b.n	8004a68 <HAL_TIM_RegisterCallback+0x28>
  HAL_StatusTypeDef status = HAL_OK;
 8004a96:	2000      	movs	r0, #0
        htim->IC_MspDeInitCallback         = pCallback;
 8004a98:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 8004a9a:	e7e5      	b.n	8004a68 <HAL_TIM_RegisterCallback+0x28>
  HAL_StatusTypeDef status = HAL_OK;
 8004a9c:	2000      	movs	r0, #0
        htim->OC_MspInitCallback           = pCallback;
 8004a9e:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 8004aa0:	e7e2      	b.n	8004a68 <HAL_TIM_RegisterCallback+0x28>
  HAL_StatusTypeDef status = HAL_OK;
 8004aa2:	2000      	movs	r0, #0
        htim->OC_MspDeInitCallback         = pCallback;
 8004aa4:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8004aa6:	e7df      	b.n	8004a68 <HAL_TIM_RegisterCallback+0x28>
  HAL_StatusTypeDef status = HAL_OK;
 8004aa8:	2000      	movs	r0, #0
        htim->PWM_MspInitCallback          = pCallback;
 8004aaa:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 8004aac:	e7dc      	b.n	8004a68 <HAL_TIM_RegisterCallback+0x28>
  HAL_StatusTypeDef status = HAL_OK;
 8004aae:	2000      	movs	r0, #0
        htim->PWM_MspDeInitCallback        = pCallback;
 8004ab0:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 8004ab2:	e7d9      	b.n	8004a68 <HAL_TIM_RegisterCallback+0x28>
  HAL_StatusTypeDef status = HAL_OK;
 8004ab4:	2000      	movs	r0, #0
        htim->OnePulse_MspInitCallback     = pCallback;
 8004ab6:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 8004ab8:	e7d6      	b.n	8004a68 <HAL_TIM_RegisterCallback+0x28>
  HAL_StatusTypeDef status = HAL_OK;
 8004aba:	2000      	movs	r0, #0
        htim->OnePulse_MspDeInitCallback   = pCallback;
 8004abc:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 8004abe:	e7d3      	b.n	8004a68 <HAL_TIM_RegisterCallback+0x28>
  HAL_StatusTypeDef status = HAL_OK;
 8004ac0:	2000      	movs	r0, #0
        htim->Encoder_MspInitCallback      = pCallback;
 8004ac2:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 8004ac4:	e7d0      	b.n	8004a68 <HAL_TIM_RegisterCallback+0x28>
  HAL_StatusTypeDef status = HAL_OK;
 8004ac6:	2000      	movs	r0, #0
        htim->Encoder_MspDeInitCallback    = pCallback;
 8004ac8:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 8004aca:	e7cd      	b.n	8004a68 <HAL_TIM_RegisterCallback+0x28>
        htim->PeriodElapsedCallback                = pCallback;
 8004acc:	2184      	movs	r1, #132	@ 0x84
  HAL_StatusTypeDef status = HAL_OK;
 8004ace:	2000      	movs	r0, #0
        htim->PeriodElapsedCallback                = pCallback;
 8004ad0:	505a      	str	r2, [r3, r1]
        break;
 8004ad2:	e7c9      	b.n	8004a68 <HAL_TIM_RegisterCallback+0x28>
        htim->PeriodElapsedHalfCpltCallback        = pCallback;
 8004ad4:	2188      	movs	r1, #136	@ 0x88
  HAL_StatusTypeDef status = HAL_OK;
 8004ad6:	2000      	movs	r0, #0
        htim->PeriodElapsedHalfCpltCallback        = pCallback;
 8004ad8:	505a      	str	r2, [r3, r1]
        break;
 8004ada:	e7c5      	b.n	8004a68 <HAL_TIM_RegisterCallback+0x28>
        htim->Break2Callback                       = pCallback;
 8004adc:	21b8      	movs	r1, #184	@ 0xb8
  HAL_StatusTypeDef status = HAL_OK;
 8004ade:	2000      	movs	r0, #0
        htim->Break2Callback                       = pCallback;
 8004ae0:	505a      	str	r2, [r3, r1]
        break;
 8004ae2:	e7c1      	b.n	8004a68 <HAL_TIM_RegisterCallback+0x28>
        htim->BreakCallback                        = pCallback;
 8004ae4:	21b4      	movs	r1, #180	@ 0xb4
  HAL_StatusTypeDef status = HAL_OK;
 8004ae6:	2000      	movs	r0, #0
        htim->BreakCallback                        = pCallback;
 8004ae8:	505a      	str	r2, [r3, r1]
        break;
 8004aea:	e7bd      	b.n	8004a68 <HAL_TIM_RegisterCallback+0x28>
        htim->CommutationCallback                  = pCallback;
 8004aec:	21ac      	movs	r1, #172	@ 0xac
  HAL_StatusTypeDef status = HAL_OK;
 8004aee:	2000      	movs	r0, #0
        htim->CommutationCallback                  = pCallback;
 8004af0:	505a      	str	r2, [r3, r1]
        break;
 8004af2:	e7b9      	b.n	8004a68 <HAL_TIM_RegisterCallback+0x28>
        htim->CommutationHalfCpltCallback          = pCallback;
 8004af4:	21b0      	movs	r1, #176	@ 0xb0
  HAL_StatusTypeDef status = HAL_OK;
 8004af6:	2000      	movs	r0, #0
        htim->CommutationHalfCpltCallback          = pCallback;
 8004af8:	505a      	str	r2, [r3, r1]
        break;
 8004afa:	e7b5      	b.n	8004a68 <HAL_TIM_RegisterCallback+0x28>
        htim->TriggerCallback                      = pCallback;
 8004afc:	218c      	movs	r1, #140	@ 0x8c
  HAL_StatusTypeDef status = HAL_OK;
 8004afe:	2000      	movs	r0, #0
        htim->TriggerCallback                      = pCallback;
 8004b00:	505a      	str	r2, [r3, r1]
        break;
 8004b02:	e7b1      	b.n	8004a68 <HAL_TIM_RegisterCallback+0x28>
        htim->TriggerHalfCpltCallback              = pCallback;
 8004b04:	2190      	movs	r1, #144	@ 0x90
  HAL_StatusTypeDef status = HAL_OK;
 8004b06:	2000      	movs	r0, #0
        htim->TriggerHalfCpltCallback              = pCallback;
 8004b08:	505a      	str	r2, [r3, r1]
        break;
 8004b0a:	e7ad      	b.n	8004a68 <HAL_TIM_RegisterCallback+0x28>
        htim->IC_CaptureCallback                   = pCallback;
 8004b0c:	2194      	movs	r1, #148	@ 0x94
  HAL_StatusTypeDef status = HAL_OK;
 8004b0e:	2000      	movs	r0, #0
        htim->IC_CaptureCallback                   = pCallback;
 8004b10:	505a      	str	r2, [r3, r1]
        break;
 8004b12:	e7a9      	b.n	8004a68 <HAL_TIM_RegisterCallback+0x28>
        htim->IC_CaptureHalfCpltCallback           = pCallback;
 8004b14:	2198      	movs	r1, #152	@ 0x98
  HAL_StatusTypeDef status = HAL_OK;
 8004b16:	2000      	movs	r0, #0
        htim->IC_CaptureHalfCpltCallback           = pCallback;
 8004b18:	505a      	str	r2, [r3, r1]
        break;
 8004b1a:	e7a5      	b.n	8004a68 <HAL_TIM_RegisterCallback+0x28>
        htim->OC_DelayElapsedCallback              = pCallback;
 8004b1c:	219c      	movs	r1, #156	@ 0x9c
  HAL_StatusTypeDef status = HAL_OK;
 8004b1e:	2000      	movs	r0, #0
        htim->OC_DelayElapsedCallback              = pCallback;
 8004b20:	505a      	str	r2, [r3, r1]
        break;
 8004b22:	e7a1      	b.n	8004a68 <HAL_TIM_RegisterCallback+0x28>
        htim->PWM_PulseFinishedCallback            = pCallback;
 8004b24:	21a0      	movs	r1, #160	@ 0xa0
  HAL_StatusTypeDef status = HAL_OK;
 8004b26:	2000      	movs	r0, #0
        htim->PWM_PulseFinishedCallback            = pCallback;
 8004b28:	505a      	str	r2, [r3, r1]
        break;
 8004b2a:	e79d      	b.n	8004a68 <HAL_TIM_RegisterCallback+0x28>
        htim->PWM_PulseFinishedHalfCpltCallback    = pCallback;
 8004b2c:	21a4      	movs	r1, #164	@ 0xa4
  HAL_StatusTypeDef status = HAL_OK;
 8004b2e:	2000      	movs	r0, #0
        htim->PWM_PulseFinishedHalfCpltCallback    = pCallback;
 8004b30:	505a      	str	r2, [r3, r1]
        break;
 8004b32:	e799      	b.n	8004a68 <HAL_TIM_RegisterCallback+0x28>
        htim->ErrorCallback                        = pCallback;
 8004b34:	21a8      	movs	r1, #168	@ 0xa8
  HAL_StatusTypeDef status = HAL_OK;
 8004b36:	2000      	movs	r0, #0
        htim->ErrorCallback                        = pCallback;
 8004b38:	505a      	str	r2, [r3, r1]
        break;
 8004b3a:	e795      	b.n	8004a68 <HAL_TIM_RegisterCallback+0x28>
 8004b3c:	08005cd8 	.word	0x08005cd8
 8004b40:	08005d10 	.word	0x08005d10

08004b44 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004b44:	233c      	movs	r3, #60	@ 0x3c
{
 8004b46:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8004b48:	5cc3      	ldrb	r3, [r0, r3]
 8004b4a:	2b01      	cmp	r3, #1
 8004b4c:	d02a      	beq.n	8004ba4 <HAL_TIMEx_MasterConfigSynchronization+0x60>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b4e:	233d      	movs	r3, #61	@ 0x3d
 8004b50:	2202      	movs	r2, #2
 8004b52:	54c2      	strb	r2, [r0, r3]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004b54:	6802      	ldr	r2, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004b56:	4d14      	ldr	r5, [pc, #80]	@ (8004ba8 <HAL_TIMEx_MasterConfigSynchronization+0x64>)
  tmpcr2 = htim->Instance->CR2;
 8004b58:	6853      	ldr	r3, [r2, #4]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004b5a:	680e      	ldr	r6, [r1, #0]
  tmpsmcr = htim->Instance->SMCR;
 8004b5c:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004b5e:	42aa      	cmp	r2, r5
 8004b60:	d017      	beq.n	8004b92 <HAL_TIMEx_MasterConfigSynchronization+0x4e>
  tmpcr2 &= ~TIM_CR2_MMS;
 8004b62:	2570      	movs	r5, #112	@ 0x70
 8004b64:	43ab      	bics	r3, r5
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004b66:	4333      	orrs	r3, r6

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004b68:	6053      	str	r3, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b6a:	2380      	movs	r3, #128	@ 0x80
 8004b6c:	05db      	lsls	r3, r3, #23
 8004b6e:	429a      	cmp	r2, r3
 8004b70:	d002      	beq.n	8004b78 <HAL_TIMEx_MasterConfigSynchronization+0x34>
 8004b72:	4b0e      	ldr	r3, [pc, #56]	@ (8004bac <HAL_TIMEx_MasterConfigSynchronization+0x68>)
 8004b74:	429a      	cmp	r2, r3
 8004b76:	d104      	bne.n	8004b82 <HAL_TIMEx_MasterConfigSynchronization+0x3e>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004b78:	2380      	movs	r3, #128	@ 0x80
 8004b7a:	439c      	bics	r4, r3
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004b7c:	688b      	ldr	r3, [r1, #8]
 8004b7e:	431c      	orrs	r4, r3

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004b80:	6094      	str	r4, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004b82:	233d      	movs	r3, #61	@ 0x3d
 8004b84:	2201      	movs	r2, #1
 8004b86:	54c2      	strb	r2, [r0, r3]

  __HAL_UNLOCK(htim);
 8004b88:	2200      	movs	r2, #0
 8004b8a:	3b01      	subs	r3, #1
 8004b8c:	54c2      	strb	r2, [r0, r3]

  return HAL_OK;
 8004b8e:	2000      	movs	r0, #0
}
 8004b90:	bd70      	pop	{r4, r5, r6, pc}
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004b92:	4d07      	ldr	r5, [pc, #28]	@ (8004bb0 <HAL_TIMEx_MasterConfigSynchronization+0x6c>)
 8004b94:	402b      	ands	r3, r5
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004b96:	684d      	ldr	r5, [r1, #4]
 8004b98:	432b      	orrs	r3, r5
  tmpcr2 &= ~TIM_CR2_MMS;
 8004b9a:	2570      	movs	r5, #112	@ 0x70
 8004b9c:	43ab      	bics	r3, r5
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004b9e:	4333      	orrs	r3, r6
  htim->Instance->CR2 = tmpcr2;
 8004ba0:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ba2:	e7e9      	b.n	8004b78 <HAL_TIMEx_MasterConfigSynchronization+0x34>
  __HAL_LOCK(htim);
 8004ba4:	2002      	movs	r0, #2
 8004ba6:	e7f3      	b.n	8004b90 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004ba8:	40012c00 	.word	0x40012c00
 8004bac:	40000400 	.word	0x40000400
 8004bb0:	ff0fffff 	.word	0xff0fffff

08004bb4 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004bb4:	233c      	movs	r3, #60	@ 0x3c
{
 8004bb6:	b510      	push	{r4, lr}
  __HAL_LOCK(htim);
 8004bb8:	5cc3      	ldrb	r3, [r0, r3]
 8004bba:	2b01      	cmp	r3, #1
 8004bbc:	d03d      	beq.n	8004c3a <HAL_TIMEx_ConfigBreakDeadTime+0x86>
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004bbe:	4a20      	ldr	r2, [pc, #128]	@ (8004c40 <HAL_TIMEx_ConfigBreakDeadTime+0x8c>)
 8004bc0:	68cb      	ldr	r3, [r1, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8004bc2:	6804      	ldr	r4, [r0, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004bc4:	4013      	ands	r3, r2
 8004bc6:	688a      	ldr	r2, [r1, #8]
 8004bc8:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004bca:	4a1e      	ldr	r2, [pc, #120]	@ (8004c44 <HAL_TIMEx_ConfigBreakDeadTime+0x90>)
 8004bcc:	4013      	ands	r3, r2
 8004bce:	684a      	ldr	r2, [r1, #4]
 8004bd0:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004bd2:	4a1d      	ldr	r2, [pc, #116]	@ (8004c48 <HAL_TIMEx_ConfigBreakDeadTime+0x94>)
 8004bd4:	4013      	ands	r3, r2
 8004bd6:	680a      	ldr	r2, [r1, #0]
 8004bd8:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004bda:	4a1c      	ldr	r2, [pc, #112]	@ (8004c4c <HAL_TIMEx_ConfigBreakDeadTime+0x98>)
 8004bdc:	4013      	ands	r3, r2
 8004bde:	690a      	ldr	r2, [r1, #16]
 8004be0:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004be2:	4a1b      	ldr	r2, [pc, #108]	@ (8004c50 <HAL_TIMEx_ConfigBreakDeadTime+0x9c>)
 8004be4:	4013      	ands	r3, r2
 8004be6:	694a      	ldr	r2, [r1, #20]
 8004be8:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004bea:	4a1a      	ldr	r2, [pc, #104]	@ (8004c54 <HAL_TIMEx_ConfigBreakDeadTime+0xa0>)
 8004bec:	4013      	ands	r3, r2
 8004bee:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 8004bf0:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8004bf2:	4a19      	ldr	r2, [pc, #100]	@ (8004c58 <HAL_TIMEx_ConfigBreakDeadTime+0xa4>)
 8004bf4:	4013      	ands	r3, r2
 8004bf6:	698a      	ldr	r2, [r1, #24]
 8004bf8:	0412      	lsls	r2, r2, #16
 8004bfa:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8004bfc:	4a17      	ldr	r2, [pc, #92]	@ (8004c5c <HAL_TIMEx_ConfigBreakDeadTime+0xa8>)
 8004bfe:	4013      	ands	r3, r2
 8004c00:	69ca      	ldr	r2, [r1, #28]
 8004c02:	4313      	orrs	r3, r2
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8004c04:	4a16      	ldr	r2, [pc, #88]	@ (8004c60 <HAL_TIMEx_ConfigBreakDeadTime+0xac>)
 8004c06:	4294      	cmp	r4, r2
 8004c08:	d005      	beq.n	8004c16 <HAL_TIMEx_ConfigBreakDeadTime+0x62>
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004c0a:	6463      	str	r3, [r4, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8004c0c:	2200      	movs	r2, #0
 8004c0e:	233c      	movs	r3, #60	@ 0x3c
 8004c10:	54c2      	strb	r2, [r0, r3]

  return HAL_OK;
 8004c12:	2000      	movs	r0, #0
}
 8004c14:	bd10      	pop	{r4, pc}
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8004c16:	4a13      	ldr	r2, [pc, #76]	@ (8004c64 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>)
 8004c18:	4013      	ands	r3, r2
 8004c1a:	6a8a      	ldr	r2, [r1, #40]	@ 0x28
 8004c1c:	0512      	lsls	r2, r2, #20
 8004c1e:	431a      	orrs	r2, r3
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8004c20:	4b11      	ldr	r3, [pc, #68]	@ (8004c68 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>)
 8004c22:	401a      	ands	r2, r3
 8004c24:	6a0b      	ldr	r3, [r1, #32]
 8004c26:	431a      	orrs	r2, r3
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8004c28:	4b10      	ldr	r3, [pc, #64]	@ (8004c6c <HAL_TIMEx_ConfigBreakDeadTime+0xb8>)
 8004c2a:	401a      	ands	r2, r3
 8004c2c:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
 8004c2e:	431a      	orrs	r2, r3
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8004c30:	4b0f      	ldr	r3, [pc, #60]	@ (8004c70 <HAL_TIMEx_ConfigBreakDeadTime+0xbc>)
 8004c32:	401a      	ands	r2, r3
 8004c34:	6acb      	ldr	r3, [r1, #44]	@ 0x2c
 8004c36:	4313      	orrs	r3, r2
 8004c38:	e7e7      	b.n	8004c0a <HAL_TIMEx_ConfigBreakDeadTime+0x56>
  __HAL_LOCK(htim);
 8004c3a:	2002      	movs	r0, #2
 8004c3c:	e7ea      	b.n	8004c14 <HAL_TIMEx_ConfigBreakDeadTime+0x60>
 8004c3e:	46c0      	nop			@ (mov r8, r8)
 8004c40:	fffffcff 	.word	0xfffffcff
 8004c44:	fffffbff 	.word	0xfffffbff
 8004c48:	fffff7ff 	.word	0xfffff7ff
 8004c4c:	ffffefff 	.word	0xffffefff
 8004c50:	ffffdfff 	.word	0xffffdfff
 8004c54:	ffffbfff 	.word	0xffffbfff
 8004c58:	fff0ffff 	.word	0xfff0ffff
 8004c5c:	efffffff 	.word	0xefffffff
 8004c60:	40012c00 	.word	0x40012c00
 8004c64:	ff0fffff 	.word	0xff0fffff
 8004c68:	feffffff 	.word	0xfeffffff
 8004c6c:	fdffffff 	.word	0xfdffffff
 8004c70:	dfffffff 	.word	0xdfffffff

08004c74 <HAL_TIMEx_CommutCallback>:
/**
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
 8004c74:	4770      	bx	lr
 8004c76:	46c0      	nop			@ (mov r8, r8)

08004c78 <HAL_TIMEx_CommutHalfCpltCallback>:
/**
  * @brief  Commutation half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
 8004c78:	4770      	bx	lr
 8004c7a:	46c0      	nop			@ (mov r8, r8)

08004c7c <HAL_TIMEx_BreakCallback>:
/**
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
 8004c7c:	4770      	bx	lr
 8004c7e:	46c0      	nop			@ (mov r8, r8)

08004c80 <HAL_TIMEx_Break2Callback>:
/**
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
 8004c80:	4770      	bx	lr
 8004c82:	46c0      	nop			@ (mov r8, r8)

08004c84 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004c84:	6a83      	ldr	r3, [r0, #40]	@ 0x28
{
 8004c86:	b530      	push	{r4, r5, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004c88:	071a      	lsls	r2, r3, #28
 8004c8a:	d506      	bpl.n	8004c9a <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004c8c:	6801      	ldr	r1, [r0, #0]
 8004c8e:	4c28      	ldr	r4, [pc, #160]	@ (8004d30 <UART_AdvFeatureConfig+0xac>)
 8004c90:	684a      	ldr	r2, [r1, #4]
 8004c92:	4022      	ands	r2, r4
 8004c94:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 8004c96:	4322      	orrs	r2, r4
 8004c98:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004c9a:	07da      	lsls	r2, r3, #31
 8004c9c:	d506      	bpl.n	8004cac <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004c9e:	6801      	ldr	r1, [r0, #0]
 8004ca0:	4c24      	ldr	r4, [pc, #144]	@ (8004d34 <UART_AdvFeatureConfig+0xb0>)
 8004ca2:	684a      	ldr	r2, [r1, #4]
 8004ca4:	4022      	ands	r2, r4
 8004ca6:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 8004ca8:	4322      	orrs	r2, r4
 8004caa:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004cac:	079a      	lsls	r2, r3, #30
 8004cae:	d506      	bpl.n	8004cbe <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004cb0:	6801      	ldr	r1, [r0, #0]
 8004cb2:	4c21      	ldr	r4, [pc, #132]	@ (8004d38 <UART_AdvFeatureConfig+0xb4>)
 8004cb4:	684a      	ldr	r2, [r1, #4]
 8004cb6:	4022      	ands	r2, r4
 8004cb8:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 8004cba:	4322      	orrs	r2, r4
 8004cbc:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004cbe:	075a      	lsls	r2, r3, #29
 8004cc0:	d506      	bpl.n	8004cd0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004cc2:	6801      	ldr	r1, [r0, #0]
 8004cc4:	4c1d      	ldr	r4, [pc, #116]	@ (8004d3c <UART_AdvFeatureConfig+0xb8>)
 8004cc6:	684a      	ldr	r2, [r1, #4]
 8004cc8:	4022      	ands	r2, r4
 8004cca:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 8004ccc:	4322      	orrs	r2, r4
 8004cce:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004cd0:	06da      	lsls	r2, r3, #27
 8004cd2:	d506      	bpl.n	8004ce2 <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004cd4:	6801      	ldr	r1, [r0, #0]
 8004cd6:	4c1a      	ldr	r4, [pc, #104]	@ (8004d40 <UART_AdvFeatureConfig+0xbc>)
 8004cd8:	688a      	ldr	r2, [r1, #8]
 8004cda:	4022      	ands	r2, r4
 8004cdc:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 8004cde:	4322      	orrs	r2, r4
 8004ce0:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004ce2:	069a      	lsls	r2, r3, #26
 8004ce4:	d506      	bpl.n	8004cf4 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004ce6:	6801      	ldr	r1, [r0, #0]
 8004ce8:	4c16      	ldr	r4, [pc, #88]	@ (8004d44 <UART_AdvFeatureConfig+0xc0>)
 8004cea:	688a      	ldr	r2, [r1, #8]
 8004cec:	4022      	ands	r2, r4
 8004cee:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 8004cf0:	4322      	orrs	r2, r4
 8004cf2:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004cf4:	065a      	lsls	r2, r3, #25
 8004cf6:	d50a      	bpl.n	8004d0e <UART_AdvFeatureConfig+0x8a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004cf8:	6801      	ldr	r1, [r0, #0]
 8004cfa:	4d13      	ldr	r5, [pc, #76]	@ (8004d48 <UART_AdvFeatureConfig+0xc4>)
 8004cfc:	684a      	ldr	r2, [r1, #4]
 8004cfe:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8004d00:	402a      	ands	r2, r5
 8004d02:	4322      	orrs	r2, r4
 8004d04:	604a      	str	r2, [r1, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004d06:	2280      	movs	r2, #128	@ 0x80
 8004d08:	0352      	lsls	r2, r2, #13
 8004d0a:	4294      	cmp	r4, r2
 8004d0c:	d009      	beq.n	8004d22 <UART_AdvFeatureConfig+0x9e>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004d0e:	061b      	lsls	r3, r3, #24
 8004d10:	d506      	bpl.n	8004d20 <UART_AdvFeatureConfig+0x9c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004d12:	6802      	ldr	r2, [r0, #0]
 8004d14:	490d      	ldr	r1, [pc, #52]	@ (8004d4c <UART_AdvFeatureConfig+0xc8>)
 8004d16:	6853      	ldr	r3, [r2, #4]
 8004d18:	400b      	ands	r3, r1
 8004d1a:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 8004d1c:	430b      	orrs	r3, r1
 8004d1e:	6053      	str	r3, [r2, #4]
  }
}
 8004d20:	bd30      	pop	{r4, r5, pc}
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004d22:	684a      	ldr	r2, [r1, #4]
 8004d24:	4c0a      	ldr	r4, [pc, #40]	@ (8004d50 <UART_AdvFeatureConfig+0xcc>)
 8004d26:	4022      	ands	r2, r4
 8004d28:	6c84      	ldr	r4, [r0, #72]	@ 0x48
 8004d2a:	4322      	orrs	r2, r4
 8004d2c:	604a      	str	r2, [r1, #4]
 8004d2e:	e7ee      	b.n	8004d0e <UART_AdvFeatureConfig+0x8a>
 8004d30:	ffff7fff 	.word	0xffff7fff
 8004d34:	fffdffff 	.word	0xfffdffff
 8004d38:	fffeffff 	.word	0xfffeffff
 8004d3c:	fffbffff 	.word	0xfffbffff
 8004d40:	ffffefff 	.word	0xffffefff
 8004d44:	ffffdfff 	.word	0xffffdfff
 8004d48:	ffefffff 	.word	0xffefffff
 8004d4c:	fff7ffff 	.word	0xfff7ffff
 8004d50:	ff9fffff 	.word	0xff9fffff

08004d54 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004d54:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d56:	2390      	movs	r3, #144	@ 0x90
 8004d58:	2200      	movs	r2, #0
{
 8004d5a:	46c6      	mov	lr, r8
 8004d5c:	0004      	movs	r4, r0
 8004d5e:	b500      	push	{lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d60:	50c2      	str	r2, [r0, r3]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004d62:	f7fd f875 	bl	8001e50 <HAL_GetTick>

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004d66:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8004d68:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004d6a:	681a      	ldr	r2, [r3, #0]
 8004d6c:	0712      	lsls	r2, r2, #28
 8004d6e:	d411      	bmi.n	8004d94 <UART_CheckIdleState+0x40>
      return HAL_TIMEOUT;
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004d70:	681a      	ldr	r2, [r3, #0]
 8004d72:	0752      	lsls	r2, r2, #29
 8004d74:	d43e      	bmi.n	8004df4 <UART_CheckIdleState+0xa0>
      return HAL_TIMEOUT;
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004d76:	2320      	movs	r3, #32
 8004d78:	2288      	movs	r2, #136	@ 0x88
 8004d7a:	50a3      	str	r3, [r4, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8004d7c:	3204      	adds	r2, #4
 8004d7e:	50a3      	str	r3, [r4, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d80:	2300      	movs	r3, #0
  huart->RxEventType = HAL_UART_RXEVENT_TC;

  __HAL_UNLOCK(huart);

  return HAL_OK;
 8004d82:	2000      	movs	r0, #0
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d84:	66e3      	str	r3, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004d86:	6723      	str	r3, [r4, #112]	@ 0x70
      __HAL_UNLOCK(huart);
 8004d88:	2384      	movs	r3, #132	@ 0x84
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	54e2      	strb	r2, [r4, r3]
}
 8004d8e:	bc80      	pop	{r7}
 8004d90:	46b8      	mov	r8, r7
 8004d92:	bdf0      	pop	{r4, r5, r6, r7, pc}
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d94:	69da      	ldr	r2, [r3, #28]
 8004d96:	0292      	lsls	r2, r2, #10
 8004d98:	d4ea      	bmi.n	8004d70 <UART_CheckIdleState+0x1c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d9a:	2680      	movs	r6, #128	@ 0x80
        return HAL_TIMEOUT;
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004d9c:	2308      	movs	r3, #8
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004d9e:	2704      	movs	r7, #4
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004da0:	4698      	mov	r8, r3
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004da2:	04b6      	lsls	r6, r6, #18
 8004da4:	e010      	b.n	8004dc8 <UART_CheckIdleState+0x74>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004da6:	6823      	ldr	r3, [r4, #0]
 8004da8:	681a      	ldr	r2, [r3, #0]
 8004daa:	4217      	tst	r7, r2
 8004dac:	d009      	beq.n	8004dc2 <UART_CheckIdleState+0x6e>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004dae:	4641      	mov	r1, r8
 8004db0:	69da      	ldr	r2, [r3, #28]
 8004db2:	4211      	tst	r1, r2
 8004db4:	d159      	bne.n	8004e6a <UART_CheckIdleState+0x116>
          /* Process Unlocked */
          __HAL_UNLOCK(huart);

          return HAL_ERROR;
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004db6:	2280      	movs	r2, #128	@ 0x80
 8004db8:	69d9      	ldr	r1, [r3, #28]
 8004dba:	0112      	lsls	r2, r2, #4
 8004dbc:	4211      	tst	r1, r2
 8004dbe:	d000      	beq.n	8004dc2 <UART_CheckIdleState+0x6e>
 8004dc0:	e085      	b.n	8004ece <UART_CheckIdleState+0x17a>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004dc2:	69da      	ldr	r2, [r3, #28]
 8004dc4:	0292      	lsls	r2, r2, #10
 8004dc6:	d4d3      	bmi.n	8004d70 <UART_CheckIdleState+0x1c>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004dc8:	f7fd f842 	bl	8001e50 <HAL_GetTick>
 8004dcc:	1b40      	subs	r0, r0, r5
 8004dce:	42b0      	cmp	r0, r6
 8004dd0:	d3e9      	bcc.n	8004da6 <UART_CheckIdleState+0x52>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004dd2:	f3ef 8110 	mrs	r1, PRIMASK
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004dd6:	2301      	movs	r3, #1
 8004dd8:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004ddc:	2080      	movs	r0, #128	@ 0x80
 8004dde:	6822      	ldr	r2, [r4, #0]
 8004de0:	6813      	ldr	r3, [r2, #0]
 8004de2:	4383      	bics	r3, r0
 8004de4:	6013      	str	r3, [r2, #0]
 8004de6:	f381 8810 	msr	PRIMASK, r1
      huart->gState = HAL_UART_STATE_READY;
 8004dea:	2388      	movs	r3, #136	@ 0x88
 8004dec:	2220      	movs	r2, #32
      return HAL_TIMEOUT;
 8004dee:	2003      	movs	r0, #3
      huart->gState = HAL_UART_STATE_READY;
 8004df0:	50e2      	str	r2, [r4, r3]
      return HAL_TIMEOUT;
 8004df2:	e7c9      	b.n	8004d88 <UART_CheckIdleState+0x34>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004df4:	69db      	ldr	r3, [r3, #28]
 8004df6:	025b      	lsls	r3, r3, #9
 8004df8:	d4bd      	bmi.n	8004d76 <UART_CheckIdleState+0x22>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004dfa:	2680      	movs	r6, #128	@ 0x80
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004dfc:	2308      	movs	r3, #8
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004dfe:	2704      	movs	r7, #4
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004e00:	4698      	mov	r8, r3
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e02:	04b6      	lsls	r6, r6, #18
 8004e04:	e011      	b.n	8004e2a <UART_CheckIdleState+0xd6>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004e06:	6823      	ldr	r3, [r4, #0]
 8004e08:	681a      	ldr	r2, [r3, #0]
 8004e0a:	4217      	tst	r7, r2
 8004e0c:	d00a      	beq.n	8004e24 <UART_CheckIdleState+0xd0>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004e0e:	4641      	mov	r1, r8
 8004e10:	69da      	ldr	r2, [r3, #28]
 8004e12:	4211      	tst	r1, r2
 8004e14:	d000      	beq.n	8004e18 <UART_CheckIdleState+0xc4>
 8004e16:	e08b      	b.n	8004f30 <UART_CheckIdleState+0x1dc>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004e18:	2280      	movs	r2, #128	@ 0x80
 8004e1a:	69d9      	ldr	r1, [r3, #28]
 8004e1c:	0112      	lsls	r2, r2, #4
 8004e1e:	4211      	tst	r1, r2
 8004e20:	d000      	beq.n	8004e24 <UART_CheckIdleState+0xd0>
 8004e22:	e0b7      	b.n	8004f94 <UART_CheckIdleState+0x240>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e24:	69db      	ldr	r3, [r3, #28]
 8004e26:	025b      	lsls	r3, r3, #9
 8004e28:	d4a5      	bmi.n	8004d76 <UART_CheckIdleState+0x22>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e2a:	f7fd f811 	bl	8001e50 <HAL_GetTick>
 8004e2e:	1b40      	subs	r0, r0, r5
 8004e30:	42b0      	cmp	r0, r6
 8004e32:	d3e8      	bcc.n	8004e06 <UART_CheckIdleState+0xb2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e34:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e38:	2201      	movs	r2, #1
 8004e3a:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004e3e:	6821      	ldr	r1, [r4, #0]
 8004e40:	4d6d      	ldr	r5, [pc, #436]	@ (8004ff8 <UART_CheckIdleState+0x2a4>)
 8004e42:	680b      	ldr	r3, [r1, #0]
 8004e44:	402b      	ands	r3, r5
 8004e46:	600b      	str	r3, [r1, #0]
 8004e48:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e4c:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e50:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e54:	6821      	ldr	r1, [r4, #0]
 8004e56:	688b      	ldr	r3, [r1, #8]
 8004e58:	4393      	bics	r3, r2
 8004e5a:	608b      	str	r3, [r1, #8]
 8004e5c:	f380 8810 	msr	PRIMASK, r0
      huart->RxState = HAL_UART_STATE_READY;
 8004e60:	238c      	movs	r3, #140	@ 0x8c
 8004e62:	321f      	adds	r2, #31
      return HAL_TIMEOUT;
 8004e64:	2003      	movs	r0, #3
      huart->RxState = HAL_UART_STATE_READY;
 8004e66:	50e2      	str	r2, [r4, r3]
      return HAL_TIMEOUT;
 8004e68:	e78e      	b.n	8004d88 <UART_CheckIdleState+0x34>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004e6a:	6219      	str	r1, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e6c:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e70:	2201      	movs	r2, #1
 8004e72:	f382 8810 	msr	PRIMASK, r2
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004e76:	6821      	ldr	r1, [r4, #0]
 8004e78:	4d5f      	ldr	r5, [pc, #380]	@ (8004ff8 <UART_CheckIdleState+0x2a4>)
 8004e7a:	680b      	ldr	r3, [r1, #0]
 8004e7c:	402b      	ands	r3, r5
 8004e7e:	600b      	str	r3, [r1, #0]
 8004e80:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e84:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e88:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004e8c:	6822      	ldr	r2, [r4, #0]
 8004e8e:	485b      	ldr	r0, [pc, #364]	@ (8004ffc <UART_CheckIdleState+0x2a8>)
 8004e90:	6893      	ldr	r3, [r2, #8]
 8004e92:	4003      	ands	r3, r0
 8004e94:	6093      	str	r3, [r2, #8]
 8004e96:	f381 8810 	msr	PRIMASK, r1

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e9a:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 8004e9c:	2b01      	cmp	r3, #1
 8004e9e:	d10a      	bne.n	8004eb6 <UART_CheckIdleState+0x162>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004ea0:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ea4:	f383 8810 	msr	PRIMASK, r3
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ea8:	2010      	movs	r0, #16
 8004eaa:	6822      	ldr	r2, [r4, #0]
 8004eac:	6813      	ldr	r3, [r2, #0]
 8004eae:	4383      	bics	r3, r0
 8004eb0:	6013      	str	r3, [r2, #0]
 8004eb2:	f381 8810 	msr	PRIMASK, r1
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004eb6:	238c      	movs	r3, #140	@ 0x8c
 8004eb8:	2220      	movs	r2, #32
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004eba:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 8004ebc:	50e2      	str	r2, [r4, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ebe:	2300      	movs	r3, #0
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004ec0:	3270      	adds	r2, #112	@ 0x70
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ec2:	66e3      	str	r3, [r4, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004ec4:	6763      	str	r3, [r4, #116]	@ 0x74
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004ec6:	50a1      	str	r1, [r4, r2]
          __HAL_UNLOCK(huart);
 8004ec8:	3a0c      	subs	r2, #12
 8004eca:	54a3      	strb	r3, [r4, r2]
          return HAL_ERROR;
 8004ecc:	e781      	b.n	8004dd2 <UART_CheckIdleState+0x7e>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004ece:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004ed0:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ed4:	2201      	movs	r2, #1
 8004ed6:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004eda:	6821      	ldr	r1, [r4, #0]
 8004edc:	4d46      	ldr	r5, [pc, #280]	@ (8004ff8 <UART_CheckIdleState+0x2a4>)
 8004ede:	680b      	ldr	r3, [r1, #0]
 8004ee0:	402b      	ands	r3, r5
 8004ee2:	600b      	str	r3, [r1, #0]
 8004ee4:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004ee8:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004eec:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004ef0:	6822      	ldr	r2, [r4, #0]
 8004ef2:	4842      	ldr	r0, [pc, #264]	@ (8004ffc <UART_CheckIdleState+0x2a8>)
 8004ef4:	6893      	ldr	r3, [r2, #8]
 8004ef6:	4003      	ands	r3, r0
 8004ef8:	6093      	str	r3, [r2, #8]
 8004efa:	f381 8810 	msr	PRIMASK, r1
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004efe:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 8004f00:	2b01      	cmp	r3, #1
 8004f02:	d10a      	bne.n	8004f1a <UART_CheckIdleState+0x1c6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004f04:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f08:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f0c:	2010      	movs	r0, #16
 8004f0e:	6822      	ldr	r2, [r4, #0]
 8004f10:	6813      	ldr	r3, [r2, #0]
 8004f12:	4383      	bics	r3, r0
 8004f14:	6013      	str	r3, [r2, #0]
 8004f16:	f381 8810 	msr	PRIMASK, r1
  huart->RxState = HAL_UART_STATE_READY;
 8004f1a:	2220      	movs	r2, #32
 8004f1c:	238c      	movs	r3, #140	@ 0x8c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004f1e:	2190      	movs	r1, #144	@ 0x90
  huart->RxState = HAL_UART_STATE_READY;
 8004f20:	50e2      	str	r2, [r4, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f22:	2300      	movs	r3, #0
 8004f24:	66e3      	str	r3, [r4, #108]	@ 0x6c
  huart->RxISR = NULL;
 8004f26:	6763      	str	r3, [r4, #116]	@ 0x74
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004f28:	5062      	str	r2, [r4, r1]
          __HAL_UNLOCK(huart);
 8004f2a:	3264      	adds	r2, #100	@ 0x64
 8004f2c:	54a3      	strb	r3, [r4, r2]
          return HAL_TIMEOUT;
 8004f2e:	e750      	b.n	8004dd2 <UART_CheckIdleState+0x7e>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004f30:	6219      	str	r1, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004f32:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f36:	2201      	movs	r2, #1
 8004f38:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004f3c:	6821      	ldr	r1, [r4, #0]
 8004f3e:	4d2e      	ldr	r5, [pc, #184]	@ (8004ff8 <UART_CheckIdleState+0x2a4>)
 8004f40:	680b      	ldr	r3, [r1, #0]
 8004f42:	402b      	ands	r3, r5
 8004f44:	600b      	str	r3, [r1, #0]
 8004f46:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004f4a:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f4e:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004f52:	6822      	ldr	r2, [r4, #0]
 8004f54:	4829      	ldr	r0, [pc, #164]	@ (8004ffc <UART_CheckIdleState+0x2a8>)
 8004f56:	6893      	ldr	r3, [r2, #8]
 8004f58:	4003      	ands	r3, r0
 8004f5a:	6093      	str	r3, [r2, #8]
 8004f5c:	f381 8810 	msr	PRIMASK, r1
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f60:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 8004f62:	2b01      	cmp	r3, #1
 8004f64:	d10a      	bne.n	8004f7c <UART_CheckIdleState+0x228>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004f66:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f6a:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f6e:	2010      	movs	r0, #16
 8004f70:	6822      	ldr	r2, [r4, #0]
 8004f72:	6813      	ldr	r3, [r2, #0]
 8004f74:	4383      	bics	r3, r0
 8004f76:	6013      	str	r3, [r2, #0]
 8004f78:	f381 8810 	msr	PRIMASK, r1
  huart->RxState = HAL_UART_STATE_READY;
 8004f7c:	238c      	movs	r3, #140	@ 0x8c
 8004f7e:	2220      	movs	r2, #32
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004f80:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 8004f82:	50e2      	str	r2, [r4, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f84:	2300      	movs	r3, #0
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004f86:	3270      	adds	r2, #112	@ 0x70
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f88:	66e3      	str	r3, [r4, #108]	@ 0x6c
  huart->RxISR = NULL;
 8004f8a:	6763      	str	r3, [r4, #116]	@ 0x74
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004f8c:	50a1      	str	r1, [r4, r2]
          __HAL_UNLOCK(huart);
 8004f8e:	3a0c      	subs	r2, #12
 8004f90:	54a3      	strb	r3, [r4, r2]
          return HAL_ERROR;
 8004f92:	e74f      	b.n	8004e34 <UART_CheckIdleState+0xe0>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004f94:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004f96:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f9a:	2201      	movs	r2, #1
 8004f9c:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004fa0:	6821      	ldr	r1, [r4, #0]
 8004fa2:	4d15      	ldr	r5, [pc, #84]	@ (8004ff8 <UART_CheckIdleState+0x2a4>)
 8004fa4:	680b      	ldr	r3, [r1, #0]
 8004fa6:	402b      	ands	r3, r5
 8004fa8:	600b      	str	r3, [r1, #0]
 8004faa:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004fae:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004fb2:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004fb6:	6822      	ldr	r2, [r4, #0]
 8004fb8:	4810      	ldr	r0, [pc, #64]	@ (8004ffc <UART_CheckIdleState+0x2a8>)
 8004fba:	6893      	ldr	r3, [r2, #8]
 8004fbc:	4003      	ands	r3, r0
 8004fbe:	6093      	str	r3, [r2, #8]
 8004fc0:	f381 8810 	msr	PRIMASK, r1
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004fc4:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 8004fc6:	2b01      	cmp	r3, #1
 8004fc8:	d10a      	bne.n	8004fe0 <UART_CheckIdleState+0x28c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004fca:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004fce:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004fd2:	2010      	movs	r0, #16
 8004fd4:	6822      	ldr	r2, [r4, #0]
 8004fd6:	6813      	ldr	r3, [r2, #0]
 8004fd8:	4383      	bics	r3, r0
 8004fda:	6013      	str	r3, [r2, #0]
 8004fdc:	f381 8810 	msr	PRIMASK, r1
  huart->RxState = HAL_UART_STATE_READY;
 8004fe0:	2220      	movs	r2, #32
 8004fe2:	238c      	movs	r3, #140	@ 0x8c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004fe4:	2190      	movs	r1, #144	@ 0x90
  huart->RxState = HAL_UART_STATE_READY;
 8004fe6:	50e2      	str	r2, [r4, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004fe8:	2300      	movs	r3, #0
 8004fea:	66e3      	str	r3, [r4, #108]	@ 0x6c
  huart->RxISR = NULL;
 8004fec:	6763      	str	r3, [r4, #116]	@ 0x74
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004fee:	5062      	str	r2, [r4, r1]
          __HAL_UNLOCK(huart);
 8004ff0:	3264      	adds	r2, #100	@ 0x64
 8004ff2:	54a3      	strb	r3, [r4, r2]
          return HAL_TIMEOUT;
 8004ff4:	e71e      	b.n	8004e34 <UART_CheckIdleState+0xe0>
 8004ff6:	46c0      	nop			@ (mov r8, r8)
 8004ff8:	fffffedf 	.word	0xfffffedf
 8004ffc:	effffffe 	.word	0xeffffffe

08005000 <HAL_UART_Init>:
{
 8005000:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005002:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 8005004:	d03e      	beq.n	8005084 <HAL_UART_Init+0x84>
  if (huart->gState == HAL_UART_STATE_RESET)
 8005006:	2388      	movs	r3, #136	@ 0x88
 8005008:	58c3      	ldr	r3, [r0, r3]
 800500a:	2b00      	cmp	r3, #0
 800500c:	d100      	bne.n	8005010 <HAL_UART_Init+0x10>
 800500e:	e07d      	b.n	800510c <HAL_UART_Init+0x10c>
  huart->gState = HAL_UART_STATE_BUSY;
 8005010:	2388      	movs	r3, #136	@ 0x88
 8005012:	2224      	movs	r2, #36	@ 0x24
  __HAL_UART_DISABLE(huart);
 8005014:	6825      	ldr	r5, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8005016:	50e2      	str	r2, [r4, r3]
  __HAL_UART_DISABLE(huart);
 8005018:	682b      	ldr	r3, [r5, #0]
 800501a:	3a23      	subs	r2, #35	@ 0x23
 800501c:	4393      	bics	r3, r2
 800501e:	602b      	str	r3, [r5, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005020:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8005022:	2b00      	cmp	r3, #0
 8005024:	d000      	beq.n	8005028 <HAL_UART_Init+0x28>
 8005026:	e06d      	b.n	8005104 <HAL_UART_Init+0x104>
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005028:	6921      	ldr	r1, [r4, #16]
 800502a:	68a3      	ldr	r3, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800502c:	682a      	ldr	r2, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800502e:	430b      	orrs	r3, r1
 8005030:	6961      	ldr	r1, [r4, #20]
 8005032:	69e0      	ldr	r0, [r4, #28]
 8005034:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005036:	498a      	ldr	r1, [pc, #552]	@ (8005260 <HAL_UART_Init+0x260>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005038:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800503a:	400a      	ands	r2, r1
 800503c:	4313      	orrs	r3, r2
 800503e:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005040:	686b      	ldr	r3, [r5, #4]
 8005042:	4a88      	ldr	r2, [pc, #544]	@ (8005264 <HAL_UART_Init+0x264>)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005044:	4988      	ldr	r1, [pc, #544]	@ (8005268 <HAL_UART_Init+0x268>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005046:	4013      	ands	r3, r2
 8005048:	68e2      	ldr	r2, [r4, #12]
 800504a:	4313      	orrs	r3, r2
 800504c:	606b      	str	r3, [r5, #4]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800504e:	6a62      	ldr	r2, [r4, #36]	@ 0x24
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005050:	69a3      	ldr	r3, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005052:	428d      	cmp	r5, r1
 8005054:	d066      	beq.n	8005124 <HAL_UART_Init+0x124>
    tmpreg |= huart->Init.OneBitSampling;
 8005056:	6a26      	ldr	r6, [r4, #32]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005058:	68a9      	ldr	r1, [r5, #8]
    tmpreg |= huart->Init.OneBitSampling;
 800505a:	4333      	orrs	r3, r6
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800505c:	4e83      	ldr	r6, [pc, #524]	@ (800526c <HAL_UART_Init+0x26c>)
 800505e:	4031      	ands	r1, r6
 8005060:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005062:	210f      	movs	r1, #15
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005064:	60ab      	str	r3, [r5, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005066:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8005068:	438b      	bics	r3, r1
 800506a:	4313      	orrs	r3, r2
 800506c:	62eb      	str	r3, [r5, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800506e:	4b80      	ldr	r3, [pc, #512]	@ (8005270 <HAL_UART_Init+0x270>)
 8005070:	429d      	cmp	r5, r3
 8005072:	d009      	beq.n	8005088 <HAL_UART_Init+0x88>
 8005074:	4b7f      	ldr	r3, [pc, #508]	@ (8005274 <HAL_UART_Init+0x274>)
 8005076:	429d      	cmp	r5, r3
 8005078:	d012      	beq.n	80050a0 <HAL_UART_Init+0xa0>
  huart->NbRxDataToProcess = 1;
 800507a:	4b7f      	ldr	r3, [pc, #508]	@ (8005278 <HAL_UART_Init+0x278>)
 800507c:	66a3      	str	r3, [r4, #104]	@ 0x68
  huart->RxISR = NULL;
 800507e:	2300      	movs	r3, #0
 8005080:	6763      	str	r3, [r4, #116]	@ 0x74
  huart->TxISR = NULL;
 8005082:	67a3      	str	r3, [r4, #120]	@ 0x78
    return HAL_ERROR;
 8005084:	2001      	movs	r0, #1
}
 8005086:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005088:	4b7c      	ldr	r3, [pc, #496]	@ (800527c <HAL_UART_Init+0x27c>)
 800508a:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800508c:	2303      	movs	r3, #3
 800508e:	400b      	ands	r3, r1
 8005090:	2b02      	cmp	r3, #2
 8005092:	d040      	beq.n	8005116 <HAL_UART_Init+0x116>
 8005094:	2b03      	cmp	r3, #3
 8005096:	d100      	bne.n	800509a <HAL_UART_Init+0x9a>
 8005098:	e0ab      	b.n	80051f2 <HAL_UART_Init+0x1f2>
 800509a:	2b01      	cmp	r3, #1
 800509c:	d100      	bne.n	80050a0 <HAL_UART_Init+0xa0>
 800509e:	e0a1      	b.n	80051e4 <HAL_UART_Init+0x1e4>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80050a0:	2380      	movs	r3, #128	@ 0x80
 80050a2:	021b      	lsls	r3, r3, #8
 80050a4:	4298      	cmp	r0, r3
 80050a6:	d100      	bne.n	80050aa <HAL_UART_Init+0xaa>
 80050a8:	e0d4      	b.n	8005254 <HAL_UART_Init+0x254>
        pclk = HAL_RCC_GetPCLK1Freq();
 80050aa:	f7fe f96f 	bl	800338c <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80050ae:	2800      	cmp	r0, #0
 80050b0:	d100      	bne.n	80050b4 <HAL_UART_Init+0xb4>
 80050b2:	e091      	b.n	80051d8 <HAL_UART_Init+0x1d8>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80050b4:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80050b6:	4b72      	ldr	r3, [pc, #456]	@ (8005280 <HAL_UART_Init+0x280>)
 80050b8:	0052      	lsls	r2, r2, #1
 80050ba:	5ad1      	ldrh	r1, [r2, r3]
 80050bc:	f7fb f822 	bl	8000104 <__udivsi3>
 80050c0:	6865      	ldr	r5, [r4, #4]
 80050c2:	086b      	lsrs	r3, r5, #1
 80050c4:	18c0      	adds	r0, r0, r3
 80050c6:	0029      	movs	r1, r5
 80050c8:	f7fb f81c 	bl	8000104 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80050cc:	0002      	movs	r2, r0
 80050ce:	4b6d      	ldr	r3, [pc, #436]	@ (8005284 <HAL_UART_Init+0x284>)
 80050d0:	3a10      	subs	r2, #16
 80050d2:	429a      	cmp	r2, r3
 80050d4:	d8d1      	bhi.n	800507a <HAL_UART_Init+0x7a>
        huart->Instance->BRR = (uint16_t)usartdiv;
 80050d6:	6823      	ldr	r3, [r4, #0]
 80050d8:	60d8      	str	r0, [r3, #12]
  huart->NbRxDataToProcess = 1;
 80050da:	4a67      	ldr	r2, [pc, #412]	@ (8005278 <HAL_UART_Init+0x278>)
 80050dc:	66a2      	str	r2, [r4, #104]	@ 0x68
  huart->RxISR = NULL;
 80050de:	2200      	movs	r2, #0
 80050e0:	6762      	str	r2, [r4, #116]	@ 0x74
  huart->TxISR = NULL;
 80050e2:	67a2      	str	r2, [r4, #120]	@ 0x78
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80050e4:	685a      	ldr	r2, [r3, #4]
 80050e6:	4968      	ldr	r1, [pc, #416]	@ (8005288 <HAL_UART_Init+0x288>)
  return (UART_CheckIdleState(huart));
 80050e8:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80050ea:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80050ec:	212a      	movs	r1, #42	@ 0x2a
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80050ee:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80050f0:	689a      	ldr	r2, [r3, #8]
 80050f2:	438a      	bics	r2, r1
 80050f4:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80050f6:	681a      	ldr	r2, [r3, #0]
 80050f8:	3929      	subs	r1, #41	@ 0x29
 80050fa:	430a      	orrs	r2, r1
 80050fc:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 80050fe:	f7ff fe29 	bl	8004d54 <UART_CheckIdleState>
 8005102:	e7c0      	b.n	8005086 <HAL_UART_Init+0x86>
    UART_AdvFeatureConfig(huart);
 8005104:	0020      	movs	r0, r4
 8005106:	f7ff fdbd 	bl	8004c84 <UART_AdvFeatureConfig>
 800510a:	e78d      	b.n	8005028 <HAL_UART_Init+0x28>
    huart->Lock = HAL_UNLOCKED;
 800510c:	2284      	movs	r2, #132	@ 0x84
 800510e:	5483      	strb	r3, [r0, r2]
    HAL_UART_MspInit(huart);
 8005110:	f7fc fb76 	bl	8001800 <HAL_UART_MspInit>
 8005114:	e77c      	b.n	8005010 <HAL_UART_Init+0x10>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005116:	2380      	movs	r3, #128	@ 0x80
 8005118:	021b      	lsls	r3, r3, #8
 800511a:	4298      	cmp	r0, r3
 800511c:	d100      	bne.n	8005120 <HAL_UART_Init+0x120>
 800511e:	e093      	b.n	8005248 <HAL_UART_Init+0x248>
        pclk = (uint32_t) HSI_VALUE;
 8005120:	485a      	ldr	r0, [pc, #360]	@ (800528c <HAL_UART_Init+0x28c>)
 8005122:	e7c8      	b.n	80050b6 <HAL_UART_Init+0xb6>
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005124:	68a9      	ldr	r1, [r5, #8]
 8005126:	4851      	ldr	r0, [pc, #324]	@ (800526c <HAL_UART_Init+0x26c>)
 8005128:	4001      	ands	r1, r0
 800512a:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800512c:	210f      	movs	r1, #15
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800512e:	60ab      	str	r3, [r5, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005130:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005132:	2080      	movs	r0, #128	@ 0x80
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005134:	438b      	bics	r3, r1
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005136:	21c0      	movs	r1, #192	@ 0xc0
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005138:	4313      	orrs	r3, r2
 800513a:	62eb      	str	r3, [r5, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800513c:	4b4f      	ldr	r3, [pc, #316]	@ (800527c <HAL_UART_Init+0x27c>)
 800513e:	0109      	lsls	r1, r1, #4
 8005140:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005142:	0100      	lsls	r0, r0, #4
 8005144:	400b      	ands	r3, r1
 8005146:	4283      	cmp	r3, r0
 8005148:	d100      	bne.n	800514c <HAL_UART_Init+0x14c>
 800514a:	e086      	b.n	800525a <HAL_UART_Init+0x25a>
 800514c:	d80d      	bhi.n	800516a <HAL_UART_Init+0x16a>
 800514e:	2b00      	cmp	r3, #0
 8005150:	d07c      	beq.n	800524c <HAL_UART_Init+0x24c>
 8005152:	2280      	movs	r2, #128	@ 0x80
 8005154:	00d2      	lsls	r2, r2, #3
 8005156:	4293      	cmp	r3, r2
 8005158:	d000      	beq.n	800515c <HAL_UART_Init+0x15c>
 800515a:	e78e      	b.n	800507a <HAL_UART_Init+0x7a>
        pclk = HAL_RCC_GetSysClockFreq();
 800515c:	f7fe f800 	bl	8003160 <HAL_RCC_GetSysClockFreq>
 8005160:	0005      	movs	r5, r0
    if (pclk != 0U)
 8005162:	2d00      	cmp	r5, #0
 8005164:	d06a      	beq.n	800523c <HAL_UART_Init+0x23c>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005166:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8005168:	e004      	b.n	8005174 <HAL_UART_Init+0x174>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800516a:	428b      	cmp	r3, r1
 800516c:	d000      	beq.n	8005170 <HAL_UART_Init+0x170>
 800516e:	e784      	b.n	800507a <HAL_UART_Init+0x7a>
        pclk = (uint32_t) LSE_VALUE;
 8005170:	2580      	movs	r5, #128	@ 0x80
 8005172:	022d      	lsls	r5, r5, #8
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005174:	4b42      	ldr	r3, [pc, #264]	@ (8005280 <HAL_UART_Init+0x280>)
 8005176:	0052      	lsls	r2, r2, #1
 8005178:	5ad6      	ldrh	r6, [r2, r3]
 800517a:	0028      	movs	r0, r5
 800517c:	0031      	movs	r1, r6
 800517e:	f7fa ffc1 	bl	8000104 <__udivsi3>
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005182:	6867      	ldr	r7, [r4, #4]
 8005184:	007b      	lsls	r3, r7, #1
 8005186:	19db      	adds	r3, r3, r7
 8005188:	4298      	cmp	r0, r3
 800518a:	d200      	bcs.n	800518e <HAL_UART_Init+0x18e>
 800518c:	e775      	b.n	800507a <HAL_UART_Init+0x7a>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800518e:	033b      	lsls	r3, r7, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005190:	4298      	cmp	r0, r3
 8005192:	d900      	bls.n	8005196 <HAL_UART_Init+0x196>
 8005194:	e771      	b.n	800507a <HAL_UART_Init+0x7a>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005196:	0032      	movs	r2, r6
 8005198:	2300      	movs	r3, #0
 800519a:	0028      	movs	r0, r5
 800519c:	2100      	movs	r1, #0
 800519e:	f7fb f83d 	bl	800021c <__aeabi_uldivmod>
 80051a2:	2600      	movs	r6, #0
 80051a4:	0e05      	lsrs	r5, r0, #24
 80051a6:	020b      	lsls	r3, r1, #8
 80051a8:	432b      	orrs	r3, r5
 80051aa:	0202      	lsls	r2, r0, #8
 80051ac:	087d      	lsrs	r5, r7, #1
 80051ae:	1952      	adds	r2, r2, r5
 80051b0:	4173      	adcs	r3, r6
 80051b2:	0010      	movs	r0, r2
 80051b4:	0019      	movs	r1, r3
 80051b6:	003a      	movs	r2, r7
 80051b8:	2300      	movs	r3, #0
 80051ba:	f7fb f82f 	bl	800021c <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80051be:	4b34      	ldr	r3, [pc, #208]	@ (8005290 <HAL_UART_Init+0x290>)
 80051c0:	18c2      	adds	r2, r0, r3
 80051c2:	4b34      	ldr	r3, [pc, #208]	@ (8005294 <HAL_UART_Init+0x294>)
 80051c4:	429a      	cmp	r2, r3
 80051c6:	d900      	bls.n	80051ca <HAL_UART_Init+0x1ca>
 80051c8:	e757      	b.n	800507a <HAL_UART_Init+0x7a>
          huart->Instance->BRR = usartdiv;
 80051ca:	6823      	ldr	r3, [r4, #0]
  huart->NbRxDataToProcess = 1;
 80051cc:	4a2a      	ldr	r2, [pc, #168]	@ (8005278 <HAL_UART_Init+0x278>)
          huart->Instance->BRR = usartdiv;
 80051ce:	60d8      	str	r0, [r3, #12]
  huart->NbRxDataToProcess = 1;
 80051d0:	66a2      	str	r2, [r4, #104]	@ 0x68
  huart->RxISR = NULL;
 80051d2:	6766      	str	r6, [r4, #116]	@ 0x74
  huart->TxISR = NULL;
 80051d4:	67a6      	str	r6, [r4, #120]	@ 0x78
  return ret;
 80051d6:	e785      	b.n	80050e4 <HAL_UART_Init+0xe4>
  huart->NbRxDataToProcess = 1;
 80051d8:	4b27      	ldr	r3, [pc, #156]	@ (8005278 <HAL_UART_Init+0x278>)
  huart->RxISR = NULL;
 80051da:	6760      	str	r0, [r4, #116]	@ 0x74
  huart->NbRxDataToProcess = 1;
 80051dc:	66a3      	str	r3, [r4, #104]	@ 0x68
  huart->TxISR = NULL;
 80051de:	67a0      	str	r0, [r4, #120]	@ 0x78
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80051e0:	6823      	ldr	r3, [r4, #0]
 80051e2:	e77f      	b.n	80050e4 <HAL_UART_Init+0xe4>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80051e4:	2380      	movs	r3, #128	@ 0x80
 80051e6:	021b      	lsls	r3, r3, #8
 80051e8:	4298      	cmp	r0, r3
 80051ea:	d008      	beq.n	80051fe <HAL_UART_Init+0x1fe>
        pclk = HAL_RCC_GetSysClockFreq();
 80051ec:	f7fd ffb8 	bl	8003160 <HAL_RCC_GetSysClockFreq>
        break;
 80051f0:	e75d      	b.n	80050ae <HAL_UART_Init+0xae>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80051f2:	2380      	movs	r3, #128	@ 0x80
 80051f4:	021b      	lsls	r3, r3, #8
 80051f6:	4298      	cmp	r0, r3
 80051f8:	d006      	beq.n	8005208 <HAL_UART_Init+0x208>
        pclk = (uint32_t) LSE_VALUE;
 80051fa:	0018      	movs	r0, r3
 80051fc:	e75b      	b.n	80050b6 <HAL_UART_Init+0xb6>
        pclk = HAL_RCC_GetSysClockFreq();
 80051fe:	f7fd ffaf 	bl	8003160 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 8005202:	2800      	cmp	r0, #0
 8005204:	d0e8      	beq.n	80051d8 <HAL_UART_Init+0x1d8>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005206:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8005208:	4b1d      	ldr	r3, [pc, #116]	@ (8005280 <HAL_UART_Init+0x280>)
 800520a:	0052      	lsls	r2, r2, #1
 800520c:	5ad1      	ldrh	r1, [r2, r3]
 800520e:	f7fa ff79 	bl	8000104 <__udivsi3>
 8005212:	6865      	ldr	r5, [r4, #4]
 8005214:	0040      	lsls	r0, r0, #1
 8005216:	086b      	lsrs	r3, r5, #1
 8005218:	18c0      	adds	r0, r0, r3
 800521a:	0029      	movs	r1, r5
 800521c:	f7fa ff72 	bl	8000104 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005220:	0002      	movs	r2, r0
 8005222:	4b18      	ldr	r3, [pc, #96]	@ (8005284 <HAL_UART_Init+0x284>)
 8005224:	3a10      	subs	r2, #16
 8005226:	429a      	cmp	r2, r3
 8005228:	d900      	bls.n	800522c <HAL_UART_Init+0x22c>
 800522a:	e726      	b.n	800507a <HAL_UART_Init+0x7a>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800522c:	4a1a      	ldr	r2, [pc, #104]	@ (8005298 <HAL_UART_Init+0x298>)
        huart->Instance->BRR = brrtemp;
 800522e:	6823      	ldr	r3, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005230:	4002      	ands	r2, r0
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005232:	0700      	lsls	r0, r0, #28
 8005234:	0f40      	lsrs	r0, r0, #29
        huart->Instance->BRR = brrtemp;
 8005236:	4302      	orrs	r2, r0
 8005238:	60da      	str	r2, [r3, #12]
  huart->NbRxDataToProcess = 1;
 800523a:	e74e      	b.n	80050da <HAL_UART_Init+0xda>
 800523c:	4b0e      	ldr	r3, [pc, #56]	@ (8005278 <HAL_UART_Init+0x278>)
  huart->RxISR = NULL;
 800523e:	6765      	str	r5, [r4, #116]	@ 0x74
  huart->NbRxDataToProcess = 1;
 8005240:	66a3      	str	r3, [r4, #104]	@ 0x68
  huart->TxISR = NULL;
 8005242:	67a5      	str	r5, [r4, #120]	@ 0x78
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005244:	6823      	ldr	r3, [r4, #0]
 8005246:	e74d      	b.n	80050e4 <HAL_UART_Init+0xe4>
        pclk = (uint32_t) HSI_VALUE;
 8005248:	4810      	ldr	r0, [pc, #64]	@ (800528c <HAL_UART_Init+0x28c>)
 800524a:	e7dd      	b.n	8005208 <HAL_UART_Init+0x208>
        pclk = HAL_RCC_GetPCLK1Freq();
 800524c:	f7fe f89e 	bl	800338c <HAL_RCC_GetPCLK1Freq>
 8005250:	0005      	movs	r5, r0
        break;
 8005252:	e786      	b.n	8005162 <HAL_UART_Init+0x162>
        pclk = HAL_RCC_GetPCLK1Freq();
 8005254:	f7fe f89a 	bl	800338c <HAL_RCC_GetPCLK1Freq>
        break;
 8005258:	e7d3      	b.n	8005202 <HAL_UART_Init+0x202>
        pclk = (uint32_t) HSI_VALUE;
 800525a:	4d0c      	ldr	r5, [pc, #48]	@ (800528c <HAL_UART_Init+0x28c>)
 800525c:	e78a      	b.n	8005174 <HAL_UART_Init+0x174>
 800525e:	46c0      	nop			@ (mov r8, r8)
 8005260:	cfff69f3 	.word	0xcfff69f3
 8005264:	ffffcfff 	.word	0xffffcfff
 8005268:	40008000 	.word	0x40008000
 800526c:	11fff4ff 	.word	0x11fff4ff
 8005270:	40013800 	.word	0x40013800
 8005274:	40004400 	.word	0x40004400
 8005278:	00010001 	.word	0x00010001
 800527c:	40021000 	.word	0x40021000
 8005280:	08005d80 	.word	0x08005d80
 8005284:	0000ffef 	.word	0x0000ffef
 8005288:	ffffb7ff 	.word	0xffffb7ff
 800528c:	00f42400 	.word	0x00f42400
 8005290:	fffffd00 	.word	0xfffffd00
 8005294:	000ffcff 	.word	0x000ffcff
 8005298:	0000fff0 	.word	0x0000fff0

0800529c <memset>:
 800529c:	0003      	movs	r3, r0
 800529e:	1882      	adds	r2, r0, r2
 80052a0:	4293      	cmp	r3, r2
 80052a2:	d100      	bne.n	80052a6 <memset+0xa>
 80052a4:	4770      	bx	lr
 80052a6:	7019      	strb	r1, [r3, #0]
 80052a8:	3301      	adds	r3, #1
 80052aa:	e7f9      	b.n	80052a0 <memset+0x4>

080052ac <__libc_init_array>:
 80052ac:	b570      	push	{r4, r5, r6, lr}
 80052ae:	2600      	movs	r6, #0
 80052b0:	4c0c      	ldr	r4, [pc, #48]	@ (80052e4 <__libc_init_array+0x38>)
 80052b2:	4d0d      	ldr	r5, [pc, #52]	@ (80052e8 <__libc_init_array+0x3c>)
 80052b4:	1b64      	subs	r4, r4, r5
 80052b6:	10a4      	asrs	r4, r4, #2
 80052b8:	42a6      	cmp	r6, r4
 80052ba:	d109      	bne.n	80052d0 <__libc_init_array+0x24>
 80052bc:	2600      	movs	r6, #0
 80052be:	f000 f819 	bl	80052f4 <_init>
 80052c2:	4c0a      	ldr	r4, [pc, #40]	@ (80052ec <__libc_init_array+0x40>)
 80052c4:	4d0a      	ldr	r5, [pc, #40]	@ (80052f0 <__libc_init_array+0x44>)
 80052c6:	1b64      	subs	r4, r4, r5
 80052c8:	10a4      	asrs	r4, r4, #2
 80052ca:	42a6      	cmp	r6, r4
 80052cc:	d105      	bne.n	80052da <__libc_init_array+0x2e>
 80052ce:	bd70      	pop	{r4, r5, r6, pc}
 80052d0:	00b3      	lsls	r3, r6, #2
 80052d2:	58eb      	ldr	r3, [r5, r3]
 80052d4:	4798      	blx	r3
 80052d6:	3601      	adds	r6, #1
 80052d8:	e7ee      	b.n	80052b8 <__libc_init_array+0xc>
 80052da:	00b3      	lsls	r3, r6, #2
 80052dc:	58eb      	ldr	r3, [r5, r3]
 80052de:	4798      	blx	r3
 80052e0:	3601      	adds	r6, #1
 80052e2:	e7f2      	b.n	80052ca <__libc_init_array+0x1e>
 80052e4:	08005da0 	.word	0x08005da0
 80052e8:	08005da0 	.word	0x08005da0
 80052ec:	08005da4 	.word	0x08005da4
 80052f0:	08005da0 	.word	0x08005da0

080052f4 <_init>:
 80052f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052f6:	46c0      	nop			@ (mov r8, r8)
 80052f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80052fa:	bc08      	pop	{r3}
 80052fc:	469e      	mov	lr, r3
 80052fe:	4770      	bx	lr

08005300 <_fini>:
 8005300:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005302:	46c0      	nop			@ (mov r8, r8)
 8005304:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005306:	bc08      	pop	{r3}
 8005308:	469e      	mov	lr, r3
 800530a:	4770      	bx	lr
