============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Mon Apr 29 10:37:49 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(92)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../rtl/AHBISPSYS/demosaic.v(160)
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/fifo.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'sys_rst_n', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(88)
HDL-1007 : undeclared symbol 'clk_200m', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(91)
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(112)
HDL-1007 : undeclared symbol 'isp_out_data', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(465)
HDL-1007 : undeclared symbol 'isp_out_en', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(467)
HDL-1007 : undeclared symbol 'GPIO_PSEL', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(570)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-5007 WARNING: redeclaration of ANSI port 'done' is not allowed in ../../../rtl/apb_sdcard/sd_reader.v(66)
HDL-5007 WARNING: identifier 'bcnt' is used before its declaration in ../../../rtl/apb_sdcard/sd_reader.v(156)
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
RUN-1001 : Project manager successfully analyzed 35 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.330267s wall, 0.843750s user + 0.031250s system = 0.875000s CPU (65.8%)

RUN-1004 : used memory is 296 MB, reserved memory is 273 MB, peak memory is 301 MB
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75458280423424"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4217657884672"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4200478015488"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75458280423424"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../ahb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 2 trigger nets, 2 data nets.
KIT-1004 : Chipwatcher code = 1001001100000001
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=2,BUS_DIN_NUM=2,BUS_CTRL_NUM=12,BUS_WIDTH='{32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=34) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=34) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=2,BUS_DIN_NUM=2,BUS_CTRL_NUM=12,BUS_WIDTH='{32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=2,BUS_DIN_NUM=2,BUS_CTRL_NUM=12,BUS_WIDTH='{32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=2,BUS_DIN_NUM=2,BUS_CTRL_NUM=12,BUS_WIDTH='{32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=34)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=34)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=2,BUS_DIN_NUM=2,BUS_CTRL_NUM=12,BUS_WIDTH='{32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=2,BUS_DIN_NUM=2,BUS_CTRL_NUM=12,BUS_WIDTH='{32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 25334/8 useful/useless nets, 14849/6 useful/useless insts
SYN-1016 : Merged 17 instances.
SYN-1032 : 25214/4 useful/useless nets, 15075/4 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 25198/16 useful/useless nets, 15063/12 useful/useless insts
SYN-1020 : Optimized 1 distributor mux.
SYN-1015 : Optimize round 1, 193 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.133700s wall, 0.765625s user + 0.031250s system = 0.796875s CPU (70.3%)

RUN-1004 : used memory is 304 MB, reserved memory is 279 MB, peak memory is 306 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 46 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 2 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 8 instances.
SYN-1032 : 25382/2 useful/useless nets, 15247/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 81466, tnet num: 16934, tinst num: 15246, tnode num: 94772, tedge num: 132877.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 16934 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 103 (4.19), #lev = 5 (2.40)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 101 (4.26), #lev = 5 (2.38)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 283 instances into 101 LUTs, name keeping = 80%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 164 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 86 adder to BLE ...
SYN-4008 : Packed 86 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  2.115321s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (41.4%)

RUN-1004 : used memory is 321 MB, reserved memory is 309 MB, peak memory is 433 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.392263s wall, 1.687500s user + 0.031250s system = 1.718750s CPU (50.7%)

RUN-1004 : used memory is 321 MB, reserved memory is 309 MB, peak memory is 433 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net Interconncet/HADDR[31] will be merged to another kept net HADDR_P3[31]
SYN-5055 WARNING: The kept net Interconncet/HADDR[30] will be merged to another kept net HADDR_P3[30]
SYN-5055 WARNING: The kept net Interconncet/HADDR[29] will be merged to another kept net HADDR_P3[29]
SYN-5055 WARNING: The kept net Interconncet/HADDR[28] will be merged to another kept net HADDR_P3[28]
SYN-5055 WARNING: The kept net Interconncet/HADDR[27] will be merged to another kept net HADDR_P3[27]
SYN-5055 WARNING: The kept net Interconncet/HADDR[26] will be merged to another kept net HADDR_P3[26]
SYN-5055 WARNING: The kept net Interconncet/HADDR[25] will be merged to another kept net HADDR_P3[25]
SYN-5055 WARNING: The kept net Interconncet/HADDR[24] will be merged to another kept net HADDR_P3[24]
SYN-5055 WARNING: The kept net Interconncet/HADDR[23] will be merged to another kept net HADDR_P3[23]
SYN-5055 WARNING: The kept net Interconncet/HADDR[22] will be merged to another kept net HADDR_P3[22]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 24658/10 useful/useless nets, 14475/2 useful/useless insts
SYN-4016 : Net clk_gen_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (87 clock/control pins, 0 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc2 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_7 is refclk of pll clk_gen_inst/pll_inst.
SYN-4020 : Net clk_dup_7 is fbclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_7 as clock net
SYN-4025 : Tag rtl::Net clk_gen_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 14475 instances
RUN-0007 : 8827 luts, 2694 seqs, 1880 mslices, 948 lslices, 101 pads, 16 brams, 3 dsps
RUN-1001 : There are total 24658 nets
RUN-6004 WARNING: There are 36 nets with only 1 pin.
RUN-1001 : 14278 nets have 2 pins
RUN-1001 : 9051 nets have [3 - 5] pins
RUN-1001 : 722 nets have [6 - 10] pins
RUN-1001 : 272 nets have [11 - 20] pins
RUN-1001 : 230 nets have [21 - 99] pins
RUN-1001 : 69 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     217     
RUN-1001 :   No   |  No   |  Yes  |    1221     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     453     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  52   |     11     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 67
PHY-3001 : Initial placement ...
PHY-3001 : design contains 14473 instances, 8827 luts, 2694 seqs, 2828 slices, 863 macros(2828 instances: 1880 mslices 948 lslices)
PHY-0007 : Cell area utilization is 73%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 79839, tnet num: 16208, tinst num: 14473, tnode num: 92331, tedge num: 130608.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 16208 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_max_delay -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ] -datapath_only  999.70000000000005.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_false_path -hold -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.177160s wall, 0.625000s user + 0.031250s system = 0.656250s CPU (55.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.29185e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 14473.
PHY-3001 : Level 1 #clusters 2042.
PHY-3001 : End clustering;  0.119042s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (39.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 73%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.1853e+06, overlap = 710
PHY-3002 : Step(2): len = 1.03666e+06, overlap = 857.469
PHY-3002 : Step(3): len = 699532, overlap = 1130.03
PHY-3002 : Step(4): len = 599054, overlap = 1259.66
PHY-3002 : Step(5): len = 462636, overlap = 1428.22
PHY-3002 : Step(6): len = 383854, overlap = 1547.16
PHY-3002 : Step(7): len = 312635, overlap = 1664.94
PHY-3002 : Step(8): len = 264187, overlap = 1722.34
PHY-3002 : Step(9): len = 221972, overlap = 1784.47
PHY-3002 : Step(10): len = 194108, overlap = 1836.31
PHY-3002 : Step(11): len = 168738, overlap = 1866.44
PHY-3002 : Step(12): len = 152825, overlap = 1911.62
PHY-3002 : Step(13): len = 139951, overlap = 1923.16
PHY-3002 : Step(14): len = 134398, overlap = 1939.44
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.81724e-07
PHY-3002 : Step(15): len = 141134, overlap = 1916.59
PHY-3002 : Step(16): len = 163648, overlap = 1818.94
PHY-3002 : Step(17): len = 150184, overlap = 1792.72
PHY-3002 : Step(18): len = 150584, overlap = 1804.31
PHY-3002 : Step(19): len = 131196, overlap = 1841.59
PHY-3002 : Step(20): len = 130253, overlap = 1841.56
PHY-3002 : Step(21): len = 119933, overlap = 1849.62
PHY-3002 : Step(22): len = 120353, overlap = 1849.19
PHY-3002 : Step(23): len = 113806, overlap = 1853.25
PHY-3002 : Step(24): len = 115721, overlap = 1844.94
PHY-3002 : Step(25): len = 113077, overlap = 1826.31
PHY-3002 : Step(26): len = 114366, overlap = 1823.5
PHY-3002 : Step(27): len = 112077, overlap = 1800.59
PHY-3002 : Step(28): len = 111230, overlap = 1781.47
PHY-3002 : Step(29): len = 110300, overlap = 1779.22
PHY-3002 : Step(30): len = 109235, overlap = 1772.69
PHY-3002 : Step(31): len = 107896, overlap = 1786.44
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.63448e-07
PHY-3002 : Step(32): len = 115125, overlap = 1761.56
PHY-3002 : Step(33): len = 128483, overlap = 1737.31
PHY-3002 : Step(34): len = 128734, overlap = 1656.56
PHY-3002 : Step(35): len = 132262, overlap = 1651.47
PHY-3002 : Step(36): len = 132297, overlap = 1648.28
PHY-3002 : Step(37): len = 134054, overlap = 1619.94
PHY-3002 : Step(38): len = 132420, overlap = 1607.31
PHY-3002 : Step(39): len = 133751, overlap = 1588.25
PHY-3002 : Step(40): len = 130484, overlap = 1582.75
PHY-3002 : Step(41): len = 131035, overlap = 1586.16
PHY-3002 : Step(42): len = 128771, overlap = 1587.66
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.1269e-06
PHY-3002 : Step(43): len = 143100, overlap = 1560.75
PHY-3002 : Step(44): len = 154914, overlap = 1579.28
PHY-3002 : Step(45): len = 156715, overlap = 1570.81
PHY-3002 : Step(46): len = 158251, overlap = 1559.28
PHY-3002 : Step(47): len = 157367, overlap = 1536.09
PHY-3002 : Step(48): len = 157591, overlap = 1521.16
PHY-3002 : Step(49): len = 156144, overlap = 1480.56
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.25379e-06
PHY-3002 : Step(50): len = 172621, overlap = 1478.12
PHY-3002 : Step(51): len = 184622, overlap = 1442.47
PHY-3002 : Step(52): len = 187021, overlap = 1460.03
PHY-3002 : Step(53): len = 191181, overlap = 1435.06
PHY-3002 : Step(54): len = 188299, overlap = 1430.66
PHY-3002 : Step(55): len = 187213, overlap = 1442.28
PHY-3002 : Step(56): len = 184144, overlap = 1422.03
PHY-3002 : Step(57): len = 183187, overlap = 1402.19
PHY-3002 : Step(58): len = 180441, overlap = 1406
PHY-3002 : Step(59): len = 181264, overlap = 1407.84
PHY-3002 : Step(60): len = 180842, overlap = 1408.62
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.50758e-06
PHY-3002 : Step(61): len = 197320, overlap = 1420.88
PHY-3002 : Step(62): len = 208473, overlap = 1439.25
PHY-3002 : Step(63): len = 209676, overlap = 1402
PHY-3002 : Step(64): len = 211525, overlap = 1380.81
PHY-3002 : Step(65): len = 212433, overlap = 1325.78
PHY-3002 : Step(66): len = 214211, overlap = 1303.5
PHY-3002 : Step(67): len = 209944, overlap = 1310.41
PHY-3002 : Step(68): len = 210415, overlap = 1281.59
PHY-3002 : Step(69): len = 209269, overlap = 1290.06
PHY-3002 : Step(70): len = 209613, overlap = 1284.69
PHY-3002 : Step(71): len = 207126, overlap = 1295.09
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 9.01517e-06
PHY-3002 : Step(72): len = 221618, overlap = 1260.59
PHY-3002 : Step(73): len = 233626, overlap = 1170.38
PHY-3002 : Step(74): len = 240134, overlap = 1144.34
PHY-3002 : Step(75): len = 243704, overlap = 1139.03
PHY-3002 : Step(76): len = 245370, overlap = 1123.75
PHY-3002 : Step(77): len = 249485, overlap = 1084.88
PHY-3002 : Step(78): len = 250161, overlap = 1073.84
PHY-3002 : Step(79): len = 251996, overlap = 1114.56
PHY-3002 : Step(80): len = 251904, overlap = 1083.41
PHY-3002 : Step(81): len = 250920, overlap = 1071.72
PHY-3002 : Step(82): len = 249341, overlap = 1047.38
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 1.80303e-05
PHY-3002 : Step(83): len = 264584, overlap = 1018.78
PHY-3002 : Step(84): len = 278625, overlap = 939.719
PHY-3002 : Step(85): len = 283598, overlap = 897.688
PHY-3002 : Step(86): len = 285664, overlap = 865.062
PHY-3002 : Step(87): len = 287588, overlap = 817.719
PHY-3002 : Step(88): len = 288595, overlap = 794.625
PHY-3002 : Step(89): len = 287773, overlap = 788.344
PHY-3002 : Step(90): len = 288108, overlap = 775.531
PHY-3002 : Step(91): len = 287877, overlap = 767.156
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 3.60607e-05
PHY-3002 : Step(92): len = 300752, overlap = 725.844
PHY-3002 : Step(93): len = 311285, overlap = 709.906
PHY-3002 : Step(94): len = 314259, overlap = 669.344
PHY-3002 : Step(95): len = 315076, overlap = 676.906
PHY-3002 : Step(96): len = 315969, overlap = 687.594
PHY-3002 : Step(97): len = 316593, overlap = 697.531
PHY-3002 : Step(98): len = 314521, overlap = 694.219
PHY-3002 : Step(99): len = 313844, overlap = 678.938
PHY-3002 : Step(100): len = 314137, overlap = 657.781
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 7.21213e-05
PHY-3002 : Step(101): len = 325868, overlap = 628.781
PHY-3002 : Step(102): len = 333568, overlap = 621.406
PHY-3002 : Step(103): len = 334837, overlap = 623.562
PHY-3002 : Step(104): len = 335663, overlap = 610.969
PHY-3002 : Step(105): len = 336296, overlap = 592.688
PHY-3002 : Step(106): len = 337712, overlap = 589.281
PHY-3002 : Step(107): len = 338420, overlap = 581.219
PHY-3002 : Step(108): len = 338761, overlap = 585.375
PHY-3002 : Step(109): len = 339465, overlap = 594.656
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000140441
PHY-3002 : Step(110): len = 346692, overlap = 582.562
PHY-3002 : Step(111): len = 351803, overlap = 562.625
PHY-3002 : Step(112): len = 354182, overlap = 543.875
PHY-3002 : Step(113): len = 355352, overlap = 547.188
PHY-3002 : Step(114): len = 356064, overlap = 553.844
PHY-3002 : Step(115): len = 356854, overlap = 556.562
PHY-3002 : Step(116): len = 357088, overlap = 562.875
PHY-3002 : Step(117): len = 359311, overlap = 551.625
PHY-3002 : Step(118): len = 360360, overlap = 561.219
PHY-3002 : Step(119): len = 360834, overlap = 564.469
PHY-3002 : Step(120): len = 360404, overlap = 556.062
PHY-3002 : Step(121): len = 360691, overlap = 549.469
PHY-3002 : Step(122): len = 360706, overlap = 563.781
PHY-3002 : Step(123): len = 360605, overlap = 574.625
PHY-3002 : Step(124): len = 359547, overlap = 568.625
PHY-3002 : Step(125): len = 358997, overlap = 574.094
PHY-3002 : Step(126): len = 359481, overlap = 577.688
PHY-3002 : Step(127): len = 360000, overlap = 586.781
PHY-3002 : Step(128): len = 358751, overlap = 586.5
PHY-3002 : Step(129): len = 358296, overlap = 585.969
PHY-3002 : Step(130): len = 358982, overlap = 593.938
PHY-3002 : Step(131): len = 359446, overlap = 603.344
PHY-3002 : Step(132): len = 358535, overlap = 602.719
PHY-3002 : Step(133): len = 358113, overlap = 601.688
PHY-3002 : Step(134): len = 357772, overlap = 621.406
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000260851
PHY-3002 : Step(135): len = 361590, overlap = 611.156
PHY-3002 : Step(136): len = 365017, overlap = 594.969
PHY-3002 : Step(137): len = 366453, overlap = 589.969
PHY-3002 : Step(138): len = 367120, overlap = 590.969
PHY-3002 : Step(139): len = 368326, overlap = 585.906
PHY-3002 : Step(140): len = 369527, overlap = 584.062
PHY-3002 : Step(141): len = 369430, overlap = 581.906
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000447233
PHY-3002 : Step(142): len = 371924, overlap = 572.25
PHY-3002 : Step(143): len = 373461, overlap = 570.625
PHY-3002 : Step(144): len = 374080, overlap = 572.594
PHY-3002 : Step(145): len = 374513, overlap = 567.281
PHY-3002 : Step(146): len = 375706, overlap = 569.406
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00083118
PHY-3002 : Step(147): len = 376698, overlap = 566.25
PHY-3002 : Step(148): len = 378269, overlap = 559.688
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019052s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 79%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/24658.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 540568, over cnt = 1623(4%), over = 14666, worst = 199
PHY-1001 : End global iterations;  0.425183s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (51.4%)

PHY-1001 : Congestion index: top1 = 135.32, top5 = 92.65, top10 = 74.04, top15 = 63.17.
PHY-3001 : End congestion estimation;  0.656560s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (57.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16208 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.370283s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (54.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.80942e-05
PHY-3002 : Step(149): len = 425225, overlap = 453.844
PHY-3002 : Step(150): len = 430518, overlap = 427.75
PHY-3002 : Step(151): len = 425541, overlap = 409.906
PHY-3002 : Step(152): len = 408601, overlap = 397.531
PHY-3002 : Step(153): len = 406663, overlap = 389.656
PHY-3002 : Step(154): len = 397124, overlap = 376.344
PHY-3002 : Step(155): len = 397824, overlap = 364.75
PHY-3002 : Step(156): len = 395687, overlap = 359.75
PHY-3002 : Step(157): len = 395851, overlap = 354
PHY-3002 : Step(158): len = 387603, overlap = 351
PHY-3002 : Step(159): len = 387603, overlap = 351
PHY-3002 : Step(160): len = 385997, overlap = 351.188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.61884e-05
PHY-3002 : Step(161): len = 396297, overlap = 340.281
PHY-3002 : Step(162): len = 399096, overlap = 338.625
PHY-3002 : Step(163): len = 403682, overlap = 330.625
PHY-3002 : Step(164): len = 406506, overlap = 333.281
PHY-3002 : Step(165): len = 410109, overlap = 333.312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000192377
PHY-3002 : Step(166): len = 409794, overlap = 344.688
PHY-3002 : Step(167): len = 410313, overlap = 348.125
PHY-3002 : Step(168): len = 416249, overlap = 347.156
PHY-3002 : Step(169): len = 426064, overlap = 320.531
PHY-3002 : Step(170): len = 423996, overlap = 320.75
PHY-3002 : Step(171): len = 423676, overlap = 310.938
PHY-3002 : Step(172): len = 423638, overlap = 306.594
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000384753
PHY-3002 : Step(173): len = 424192, overlap = 301.156
PHY-3002 : Step(174): len = 427269, overlap = 303.812
PHY-3002 : Step(175): len = 431494, overlap = 306.25
PHY-3002 : Step(176): len = 438160, overlap = 301.875
PHY-3002 : Step(177): len = 439233, overlap = 311.438
PHY-3002 : Step(178): len = 438440, overlap = 302.688
PHY-3002 : Step(179): len = 436038, overlap = 309.188
PHY-3002 : Step(180): len = 433641, overlap = 318.844
PHY-3002 : Step(181): len = 431628, overlap = 297.844
PHY-3002 : Step(182): len = 429627, overlap = 299.312
PHY-3002 : Step(183): len = 427987, overlap = 295.438
PHY-3002 : Step(184): len = 426890, overlap = 286.625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000710592
PHY-3002 : Step(185): len = 427020, overlap = 292.594
PHY-3002 : Step(186): len = 428177, overlap = 275.469
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 79%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 124/24658.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 557416, over cnt = 2118(6%), over = 15429, worst = 167
PHY-1001 : End global iterations;  0.502211s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (43.6%)

PHY-1001 : Congestion index: top1 = 120.93, top5 = 84.18, top10 = 69.62, top15 = 60.77.
PHY-3001 : End congestion estimation;  0.709484s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (46.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16208 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.385526s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (56.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.62223e-05
PHY-3002 : Step(187): len = 443254, overlap = 638.844
PHY-3002 : Step(188): len = 451157, overlap = 543.25
PHY-3002 : Step(189): len = 435205, overlap = 509.031
PHY-3002 : Step(190): len = 418667, overlap = 488.594
PHY-3002 : Step(191): len = 414466, overlap = 456.438
PHY-3002 : Step(192): len = 408388, overlap = 463.281
PHY-3002 : Step(193): len = 398791, overlap = 459.281
PHY-3002 : Step(194): len = 388853, overlap = 452.781
PHY-3002 : Step(195): len = 382268, overlap = 449.75
PHY-3002 : Step(196): len = 379637, overlap = 461.188
PHY-3002 : Step(197): len = 375824, overlap = 480
PHY-3002 : Step(198): len = 372373, overlap = 497.906
PHY-3002 : Step(199): len = 364195, overlap = 518.344
PHY-3002 : Step(200): len = 363754, overlap = 522.344
PHY-3002 : Step(201): len = 363714, overlap = 522.375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.24447e-05
PHY-3002 : Step(202): len = 370732, overlap = 485.469
PHY-3002 : Step(203): len = 375700, overlap = 470.312
PHY-3002 : Step(204): len = 382564, overlap = 430.656
PHY-3002 : Step(205): len = 384498, overlap = 423.25
PHY-3002 : Step(206): len = 382187, overlap = 437.875
PHY-3002 : Step(207): len = 382187, overlap = 437.875
PHY-3002 : Step(208): len = 379569, overlap = 437.656
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000104889
PHY-3002 : Step(209): len = 386631, overlap = 418.5
PHY-3002 : Step(210): len = 388238, overlap = 414.688
PHY-3002 : Step(211): len = 395862, overlap = 391.594
PHY-3002 : Step(212): len = 398604, overlap = 392.906
PHY-3002 : Step(213): len = 399566, overlap = 385.844
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000209779
PHY-3002 : Step(214): len = 400780, overlap = 360.562
PHY-3002 : Step(215): len = 401915, overlap = 345.562
PHY-3002 : Step(216): len = 402640, overlap = 341
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000340184
PHY-3002 : Step(217): len = 404064, overlap = 355.969
PHY-3002 : Step(218): len = 405202, overlap = 351.875
PHY-3002 : Step(219): len = 414755, overlap = 326.938
PHY-3002 : Step(220): len = 420242, overlap = 314.969
PHY-3002 : Step(221): len = 422090, overlap = 307.5
PHY-3002 : Step(222): len = 422388, overlap = 310.25
PHY-3002 : Step(223): len = 422679, overlap = 301.844
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00061715
PHY-3002 : Step(224): len = 424256, overlap = 294.094
PHY-3002 : Step(225): len = 424748, overlap = 289.531
PHY-3002 : Step(226): len = 426102, overlap = 280.969
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 79839, tnet num: 16208, tinst num: 14473, tnode num: 92331, tedge num: 130608.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 893.59 peak overflow 8.09
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 258/24658.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 600960, over cnt = 2824(8%), over = 15381, worst = 72
PHY-1001 : End global iterations;  0.674828s wall, 0.500000s user + 0.015625s system = 0.515625s CPU (76.4%)

PHY-1001 : Congestion index: top1 = 78.53, top5 = 63.53, top10 = 56.44, top15 = 52.04.
PHY-1001 : End incremental global routing;  0.874351s wall, 0.687500s user + 0.015625s system = 0.703125s CPU (80.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16208 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-6524 Similar messages will be suppressed.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.403916s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (69.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.564857s wall, 1.156250s user + 0.015625s system = 1.171875s CPU (74.9%)

OPT-1001 : Current memory(MB): used = 547, reserve = 528, peak = 567.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 16056/24658.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 600960, over cnt = 2824(8%), over = 15381, worst = 72
PHY-1002 : len = 713992, over cnt = 2705(7%), over = 8768, worst = 41
PHY-1002 : len = 800672, over cnt = 1703(4%), over = 4562, worst = 40
PHY-1002 : len = 862272, over cnt = 643(1%), over = 1703, worst = 40
PHY-1002 : len = 902632, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  1.503138s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (85.2%)

PHY-1001 : Congestion index: top1 = 65.65, top5 = 57.38, top10 = 53.22, top15 = 50.58.
OPT-1001 : End congestion update;  1.734397s wall, 1.375000s user + 0.000000s system = 1.375000s CPU (79.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 16208 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.312395s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (50.0%)

OPT-0007 : Start: WNS 999120 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  2.046916s wall, 1.531250s user + 0.000000s system = 1.531250s CPU (74.8%)

OPT-1001 : Current memory(MB): used = 555, reserve = 537, peak = 567.
OPT-1001 : End physical optimization;  4.741217s wall, 3.484375s user + 0.015625s system = 3.500000s CPU (73.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8827 LUT to BLE ...
SYN-4008 : Packed 8827 LUT and 1213 SEQ to BLE.
SYN-4003 : Packing 1481 remaining SEQ's ...
SYN-4005 : Packed 1285 SEQ with LUT/SLICE
SYN-4006 : 6403 single LUT's are left
SYN-4006 : 196 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 9023/12369 primitive instances ...
PHY-3001 : End packing;  0.602288s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (59.7%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7711 instances
RUN-1001 : 3792 mslices, 3793 lslices, 101 pads, 16 brams, 3 dsps
RUN-1001 : There are total 23651 nets
RUN-6004 WARNING: There are 36 nets with only 1 pin.
RUN-1001 : 13108 nets have 2 pins
RUN-1001 : 9113 nets have [3 - 5] pins
RUN-1001 : 802 nets have [6 - 10] pins
RUN-1001 : 299 nets have [11 - 20] pins
RUN-1001 : 226 nets have [21 - 99] pins
RUN-1001 : 67 nets have 100+ pins
PHY-3001 : design contains 7709 instances, 7585 slices, 863 macros(2828 instances: 1880 mslices 948 lslices)
PHY-3001 : Cell area utilization is 82%
PHY-3001 : After packing: Len = 433802, Over = 416.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 82%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11799/23651.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 846344, over cnt = 1816(5%), over = 2977, worst = 9
PHY-1002 : len = 849112, over cnt = 1277(3%), over = 1706, worst = 9
PHY-1002 : len = 858624, over cnt = 761(2%), over = 936, worst = 9
PHY-1002 : len = 868280, over cnt = 364(1%), over = 448, worst = 6
PHY-1002 : len = 878344, over cnt = 117(0%), over = 145, worst = 4
PHY-1001 : End global iterations;  1.155294s wall, 0.734375s user + 0.015625s system = 0.750000s CPU (64.9%)

PHY-1001 : Congestion index: top1 = 64.55, top5 = 56.01, top10 = 51.81, top15 = 49.13.
PHY-3001 : End congestion estimation;  1.458382s wall, 0.937500s user + 0.015625s system = 0.953125s CPU (65.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 76979, tnet num: 15201, tinst num: 7709, tnode num: 87475, tedge num: 128391.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.205940s wall, 0.750000s user + 0.031250s system = 0.781250s CPU (64.8%)

RUN-1004 : used memory is 586 MB, reserved memory is 570 MB, peak memory is 586 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15201 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.627894s wall, 0.937500s user + 0.046875s system = 0.984375s CPU (60.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.4106e-05
PHY-3002 : Step(227): len = 419508, overlap = 442.25
PHY-3002 : Step(228): len = 417642, overlap = 449.5
PHY-3002 : Step(229): len = 409503, overlap = 461.25
PHY-3002 : Step(230): len = 407554, overlap = 466.75
PHY-3002 : Step(231): len = 400943, overlap = 495
PHY-3002 : Step(232): len = 396035, overlap = 508.75
PHY-3002 : Step(233): len = 393102, overlap = 519
PHY-3002 : Step(234): len = 391068, overlap = 528.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.82119e-05
PHY-3002 : Step(235): len = 401184, overlap = 501.75
PHY-3002 : Step(236): len = 406841, overlap = 484.25
PHY-3002 : Step(237): len = 410678, overlap = 467.75
PHY-3002 : Step(238): len = 411154, overlap = 462.25
PHY-3002 : Step(239): len = 411401, overlap = 461.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.64239e-05
PHY-3002 : Step(240): len = 424235, overlap = 443
PHY-3002 : Step(241): len = 431022, overlap = 434.75
PHY-3002 : Step(242): len = 441338, overlap = 423
PHY-3002 : Step(243): len = 443205, overlap = 408
PHY-3002 : Step(244): len = 443223, overlap = 404.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000112848
PHY-3002 : Step(245): len = 451301, overlap = 392.75
PHY-3002 : Step(246): len = 457980, overlap = 384.75
PHY-3002 : Step(247): len = 467550, overlap = 368.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.511545s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (6.1%)

PHY-3001 : Trial Legalized: Len = 624672
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 80%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 524/23651.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 843808, over cnt = 3342(9%), over = 6182, worst = 9
PHY-1002 : len = 869248, over cnt = 2100(5%), over = 3216, worst = 7
PHY-1002 : len = 896576, over cnt = 667(1%), over = 966, worst = 6
PHY-1002 : len = 912128, over cnt = 100(0%), over = 108, worst = 3
PHY-1002 : len = 915552, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.425964s wall, 1.953125s user + 0.046875s system = 2.000000s CPU (82.4%)

PHY-1001 : Congestion index: top1 = 58.62, top5 = 53.70, top10 = 50.78, top15 = 48.66.
PHY-3001 : End congestion estimation;  2.734622s wall, 2.234375s user + 0.046875s system = 2.281250s CPU (83.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15201 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.460925s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (67.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.37497e-05
PHY-3002 : Step(248): len = 538817, overlap = 143.75
PHY-3002 : Step(249): len = 513441, overlap = 194.25
PHY-3002 : Step(250): len = 503055, overlap = 192.5
PHY-3002 : Step(251): len = 498820, overlap = 200.5
PHY-3002 : Step(252): len = 494453, overlap = 204
PHY-3002 : Step(253): len = 492762, overlap = 205.5
PHY-3002 : Step(254): len = 491855, overlap = 205.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000183335
PHY-3002 : Step(255): len = 502298, overlap = 198.25
PHY-3002 : Step(256): len = 513172, overlap = 184.5
PHY-3002 : Step(257): len = 519114, overlap = 180
PHY-3002 : Step(258): len = 519820, overlap = 176
PHY-3002 : Step(259): len = 519608, overlap = 172
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000355834
PHY-3002 : Step(260): len = 530485, overlap = 168.75
PHY-3002 : Step(261): len = 542236, overlap = 162.5
PHY-3002 : Step(262): len = 550480, overlap = 155.25
PHY-3002 : Step(263): len = 552824, overlap = 152.75
PHY-3002 : Step(264): len = 554139, overlap = 151
PHY-3002 : Step(265): len = 555725, overlap = 152.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014579s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 588490, Over = 0
PHY-3001 : Spreading special nets. 51 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.044210s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 77 instances has been re-located, deltaX = 38, deltaY = 42, maxDist = 2.
PHY-3001 : Final: Len = 589710, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 76979, tnet num: 15201, tinst num: 7709, tnode num: 87475, tedge num: 128391.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.306203s wall, 0.859375s user + 0.000000s system = 0.859375s CPU (65.8%)

RUN-1004 : used memory is 584 MB, reserved memory is 571 MB, peak memory is 617 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2186/23651.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 821176, over cnt = 3193(9%), over = 5739, worst = 7
PHY-1002 : len = 848112, over cnt = 1843(5%), over = 2640, worst = 6
PHY-1002 : len = 868080, over cnt = 801(2%), over = 1072, worst = 6
PHY-1002 : len = 881032, over cnt = 210(0%), over = 283, worst = 4
PHY-1002 : len = 885056, over cnt = 14(0%), over = 18, worst = 3
PHY-1001 : End global iterations;  2.336349s wall, 1.500000s user + 0.000000s system = 1.500000s CPU (64.2%)

PHY-1001 : Congestion index: top1 = 55.19, top5 = 50.89, top10 = 48.41, top15 = 46.47.
PHY-1001 : End incremental global routing;  2.632482s wall, 1.703125s user + 0.000000s system = 1.703125s CPU (64.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15201 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.454297s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (61.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.412433s wall, 2.093750s user + 0.015625s system = 2.109375s CPU (61.8%)

OPT-1001 : Current memory(MB): used = 600, reserve = 587, peak = 617.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 14247/23651.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 885056, over cnt = 14(0%), over = 18, worst = 3
PHY-1002 : len = 885088, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 885152, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 885216, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.587165s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (71.8%)

PHY-1001 : Congestion index: top1 = 55.19, top5 = 50.89, top10 = 48.41, top15 = 46.46.
OPT-1001 : End congestion update;  0.893735s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (71.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15201 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.309617s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (95.9%)

OPT-0007 : Start: WNS 998945 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  1.203469s wall, 0.921875s user + 0.015625s system = 0.937500s CPU (77.9%)

OPT-1001 : Current memory(MB): used = 604, reserve = 591, peak = 617.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15201 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.310821s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (85.5%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 14247/23651.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 885216, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.108778s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (28.7%)

PHY-1001 : Congestion index: top1 = 55.19, top5 = 50.89, top10 = 48.41, top15 = 46.46.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15201 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.325815s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (62.3%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 998945 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 54.758621
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  7.102894s wall, 4.546875s user + 0.031250s system = 4.578125s CPU (64.5%)

RUN-1003 : finish command "place" in  31.937972s wall, 16.765625s user + 0.781250s system = 17.546875s CPU (54.9%)

RUN-1004 : used memory is 536 MB, reserved memory is 518 MB, peak memory is 617 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.320741s wall, 1.437500s user + 0.000000s system = 1.437500s CPU (108.8%)

RUN-1004 : used memory is 537 MB, reserved memory is 520 MB, peak memory is 617 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 7711 instances
RUN-1001 : 3792 mslices, 3793 lslices, 101 pads, 16 brams, 3 dsps
RUN-1001 : There are total 23651 nets
RUN-6004 WARNING: There are 36 nets with only 1 pin.
RUN-1001 : 13108 nets have 2 pins
RUN-1001 : 9113 nets have [3 - 5] pins
RUN-1001 : 802 nets have [6 - 10] pins
RUN-1001 : 299 nets have [11 - 20] pins
RUN-1001 : 226 nets have [21 - 99] pins
RUN-1001 : 67 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 76979, tnet num: 15201, tinst num: 7709, tnode num: 87475, tedge num: 128391.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.212781s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (49.0%)

RUN-1004 : used memory is 570 MB, reserved memory is 558 MB, peak memory is 617 MB
PHY-1001 : 3792 mslices, 3793 lslices, 101 pads, 16 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15201 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 807848, over cnt = 3287(9%), over = 6092, worst = 8
PHY-1002 : len = 830624, over cnt = 2148(6%), over = 3405, worst = 7
PHY-1002 : len = 857688, over cnt = 877(2%), over = 1319, worst = 6
PHY-1002 : len = 879488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.140353s wall, 0.984375s user + 0.000000s system = 0.984375s CPU (46.0%)

PHY-1001 : Congestion index: top1 = 55.52, top5 = 51.02, top10 = 48.34, top15 = 46.22.
PHY-1001 : End global routing;  2.453012s wall, 1.140625s user + 0.015625s system = 1.156250s CPU (47.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 617, reserve = 604, peak = 617.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-5010 WARNING: Net PADDR[11] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[10] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[9] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[8] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net PENABLE is skipped due to 0 input or output
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_7 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 Similar messages will be suppressed.
PHY-1001 : clock net clk_gen_inst/clk0_out will be merged with clock clk_gen_inst/clk0_buf
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 886, reserve = 875, peak = 886.
PHY-1001 : End build detailed router design. 2.986587s wall, 1.468750s user + 0.031250s system = 1.500000s CPU (50.2%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 153416, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.535466s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (30.5%)

PHY-1001 : Current memory(MB): used = 920, reserve = 911, peak = 920.
PHY-1001 : End phase 1; 1.540997s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (30.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 62% nets.
PHY-1022 : len = 2.84383e+06, over cnt = 2717(0%), over = 2746, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 932, reserve = 923, peak = 932.
PHY-1001 : End initial routed; 27.153157s wall, 11.828125s user + 0.109375s system = 11.937500s CPU (44.0%)

PHY-1001 : Update timing.....
PHY-1001 : 0/14690(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.064731s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (12.1%)

PHY-1001 : Current memory(MB): used = 951, reserve = 943, peak = 951.
PHY-1001 : End phase 2; 29.217961s wall, 12.078125s user + 0.109375s system = 12.187500s CPU (41.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 2.84383e+06, over cnt = 2717(0%), over = 2746, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.083724s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (18.7%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.74153e+06, over cnt = 1105(0%), over = 1106, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 3.152524s wall, 2.781250s user + 0.000000s system = 2.781250s CPU (88.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.72745e+06, over cnt = 346(0%), over = 346, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 1.059938s wall, 0.937500s user + 0.046875s system = 0.984375s CPU (92.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.72923e+06, over cnt = 115(0%), over = 115, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.535465s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (32.1%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.73039e+06, over cnt = 21(0%), over = 21, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.419069s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (55.9%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.73074e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.274413s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (22.8%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 2.73108e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 6; 0.216575s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (28.9%)

PHY-1001 : Update timing.....
PHY-1001 : 0/14690(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.069577s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (46.8%)

PHY-1001 : Commit to database.....
PHY-1001 : 672 feed throughs used by 379 nets
PHY-1001 : End commit to database; 1.776761s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (51.0%)

PHY-1001 : Current memory(MB): used = 1048, reserve = 1043, peak = 1048.
PHY-1001 : End phase 3; 9.818415s wall, 6.187500s user + 0.046875s system = 6.234375s CPU (63.5%)

PHY-1003 : Routed, final wirelength = 2.73108e+06
PHY-1001 : Current memory(MB): used = 1053, reserve = 1048, peak = 1053.
PHY-1001 : End export database. 0.046066s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (135.7%)

PHY-1001 : End detail routing;  43.917460s wall, 20.437500s user + 0.203125s system = 20.640625s CPU (47.0%)

RUN-1003 : finish command "route" in  48.159261s wall, 22.593750s user + 0.218750s system = 22.812500s CPU (47.4%)

RUN-1004 : used memory is 980 MB, reserved memory is 980 MB, peak memory is 1053 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        46
  #input                    8
  #output                  36
  #inout                    2

Utilization Statistics
#lut                    14822   out of  19600   75.62%
#reg                     2762   out of  19600   14.09%
#le                     15018
  #lut only             12256   out of  15018   81.61%
  #reg only               196   out of  15018    1.31%
  #lut&reg               2566   out of  15018   17.09%
#dsp                        3   out of     29   10.34%
#bram                       8   out of     64   12.50%
  #bram9k                   8
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       46   out of    188   24.47%
  #ireg                     5
  #oreg                    10
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_7                                GCLK               io                 clk_syn_8.di                   2064
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc2    248
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    207
#4        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 68
#5        config_inst_syn_9                        GCLK               config             config_inst.jtck               55
#6        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    39
#7        clk_gen_inst/clk0_buf                    GCLK               pll                clk_gen_inst/pll_inst.clkc0    0


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS25          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS25          N/A          PULLUP       NONE     
     sd_en          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[7]        OUTPUT         P5        LVCMOS33           8            NONE        OREG     
     LED[6]        OUTPUT         N5        LVCMOS33           8            NONE        OREG     
     LED[5]        OUTPUT         P4        LVCMOS33           8            NONE        OREG     
     LED[4]        OUTPUT         M5        LVCMOS33           8            NONE        OREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS25           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                      |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                |15018  |14298   |524     |2778    |16      |3       |
|  ISP                               |AHBISP                                      |8229   |7948    |202     |553     |2       |0       |
|    u_5X5Window                     |slidingWindow_5X5                           |7780   |7661    |76      |297     |2       |0       |
|      u_fifo_1                      |fifo_buf                                    |1777   |1771    |6       |26      |0       |0       |
|      u_fifo_2                      |fifo_buf                                    |1770   |1764    |6       |26      |0       |0       |
|      u_fifo_3                      |fifo_buf                                    |1782   |1776    |6       |26      |0       |0       |
|      u_fifo_4                      |fifo_buf                                    |49     |43      |6       |28      |2       |0       |
|    u_demosaic                      |demosaic                                    |348    |200     |114     |188     |0       |0       |
|      u1_conv_mask5                 |conv_mask5                                  |121    |63      |34      |81      |0       |0       |
|      u2_conv_mask5                 |conv_mask5                                  |77     |40      |27      |49      |0       |0       |
|      u_conv_mask6                  |conv_mask6                                  |130    |85      |45      |50      |0       |0       |
|    u_gamma                         |gamma                                       |5      |5       |0       |5       |0       |0       |
|      u_blue_gamma_rom              |gamma_rom                                   |5      |5       |0       |5       |0       |0       |
|  Interconncet                      |AHBlite_Interconnect                        |12     |12      |0       |5       |0       |0       |
|    Decoder                         |AHBlite_Decoder                             |8      |8       |0       |1       |0       |0       |
|    SlaveMUX                        |AHBlite_SlaveMUX                            |4      |4       |0       |4       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                           |14     |14      |0       |14      |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                           |42     |42      |0       |17      |0       |0       |
|  RAM_CODE                          |Block_RAM                                   |4      |4       |0       |1       |4       |0       |
|  RAM_DATA                          |Block_RAM                                   |2      |2       |0       |0       |4       |0       |
|  U_APB_GPIO                        |APB_GPIO                                    |6      |6       |0       |4       |0       |0       |
|  U_APB_SDCARD_CONTROL              |APB_SDCARD_CONTROL                          |29     |27      |0       |29      |0       |0       |
|  U_APB_VGA_CONTROL                 |APB_VGA_CONTROL                             |2      |2       |0       |2       |0       |0       |
|  U_sdram                           |SDRAM                                       |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                        |cmsdk_ahb_to_apb                            |14     |14      |0       |14      |0       |0       |
|  clk_gen_inst                      |clk_gen                                     |0      |0       |0       |0       |0       |0       |
|  sd_reader                         |sd_reader                                   |646    |545     |99      |310     |0       |0       |
|    u_sdcmd_ctrl                    |sdcmd_ctrl                                  |285    |251     |34      |146     |0       |0       |
|  sdram_top_inst                    |sdram_top                                   |672    |519     |103     |331     |5       |0       |
|    fifo_ctrl_inst                  |fifo_ctrl                                   |333    |226     |57      |207     |5       |0       |
|      rd_fifo_data                  |fifo_data                                   |139    |76      |21      |108     |2       |0       |
|        ram_inst                    |ram_infer_fifo_data                         |12     |0       |0       |12      |2       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |33     |27      |0       |33      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |30     |24      |0       |30      |0       |0       |
|      wr_fifo_data                  |fifo_data                                   |86     |66      |12      |73      |3       |0       |
|        ram_inst                    |ram_infer_fifo_data                         |14     |14      |0       |14      |3       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |16     |8       |0       |16      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |30     |30      |0       |30      |0       |0       |
|    sdram_ctrl_inst                 |sdram_ctrl                                  |339    |293     |46      |124     |0       |0       |
|      sdram_a_ref_inst              |sdram_a_ref                                 |59     |47      |12      |21      |0       |0       |
|      sdram_arbit_inst              |sdram_arbit                                 |73     |73      |0       |19      |0       |0       |
|      sdram_init_inst               |sdram_init                                  |45     |41      |4       |25      |0       |0       |
|      sdram_read_inst               |sdram_read                                  |98     |80      |18      |30      |0       |0       |
|      sdram_write_inst              |sdram_write                                 |64     |52      |12      |29      |0       |0       |
|  u_logic                           |cortexm0ds_logic                            |5038   |4968    |51      |1333    |0       |3       |
|  cw_top                            |CW_TOP_WRAPPER                              |306    |193     |69      |149     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                     |306    |193     |69      |149     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                 |83     |48      |0       |71      |0       |0       |
|        reg_inst                    |register                                    |81     |46      |0       |70      |0       |0       |
|        tap_inst                    |tap                                         |2      |2       |0       |1       |0       |0       |
|      trigger_inst                  |trigger                                     |223    |145     |69      |78      |0       |0       |
|        bus_inst                    |bus_top                                     |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                     |2      |2       |0       |2       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                    |130    |93      |37      |55      |0       |0       |
+--------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets   
    #1          1       13061  
    #2          2       7967   
    #3          3        577   
    #4          4        569   
    #5        5-10       848   
    #6        11-50      441   
    #7       51-100      35    
    #8       101-500     46    
    #9        >500       16    
  Average     3.09             

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.728390s wall, 1.671875s user + 0.000000s system = 1.671875s CPU (96.7%)

RUN-1004 : used memory is 981 MB, reserved memory is 980 MB, peak memory is 1053 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 76979, tnet num: 15201, tinst num: 7709, tnode num: 87475, tedge num: 128391.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.209559s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (47.8%)

RUN-1004 : used memory is 988 MB, reserved memory is 985 MB, peak memory is 1053 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 15201 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 7 (7 unconstrainted).
TMR-5009 WARNING: No clock constraint on 7 clock net(s): 
		SWCLK_dup_1
		clk_148m_vga_dup_1
		clk_dup_7
		clk_gen_inst/clk0_out
		config_inst_syn_10
		sd_reader/clk
		sdram_top_inst/fifo_ctrl_inst/sys_clk
USR-6122 CRITICAL-WARNING: No clock constraint on PLL clk_gen_inst/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: cb08cbe2a44bafd716258361ac1cc0ad562844702d16c162ea674cec86c474c0 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 7709
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 23651, pip num: 180311
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 672
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3171 valid insts, and 476850 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000011111001001100000001
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  26.410473s wall, 109.437500s user + 1.531250s system = 110.968750s CPU (420.2%)

RUN-1004 : used memory is 1082 MB, reserved memory is 1081 MB, peak memory is 1252 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240429_103749.log"
