{
  "unknown": " Unknown, or no such operation; the enumeration constant should have  \n   value zero.  ",
  "value": " Used in the cselib routines to describe a value.  Objects of this  \n   kind are only allocated in cselib.cc, in an alloc pool instead of in  \n   GC memory.  The only operand of a VALUE is a cselib_val.  \n   var-tracking requires this to have a distinct integral value from  \n   DECL codes in trees.  ",
  "debug_expr": " The RTL generated for a DEBUG_EXPR_DECL.  It links back to the  \n   DEBUG_EXPR_DECL in the first operand.  ",
  "expr_list": " A linked list of expressions.  ",
  "insn_list": " A linked list of instructions.  \n   The insns are represented in print by their uids.  ",
  "int_list": " A linked list of integers.  ",
  "sequence": " SEQUENCE is used in late passes of the compiler to group insns for  \n   one reason or another.  \n  \n   For example, after delay slot filling, branch instructions with filled  \n   delay slots are represented as a SEQUENCE of length 1 + n_delay_slots,  \n   with the branch instruction in XEXPVEC(seq, 0, 0) and the instructions  \n   occupying the delay slots in the remaining XEXPVEC slots.  \n  \n   Another place where a SEQUENCE may appear, is in REG_FRAME_RELATED_EXPR  \n   notes, to express complex operations that are not obvious from the insn  \n   to which the REG_FRAME_RELATED_EXPR note is attached.  In this usage of  \n   SEQUENCE, the sequence vector slots do not hold real instructions but  \n   only pseudo-instructions that can be translated to DWARF CFA expressions.  \n  \n   Some back ends also use SEQUENCE to group insns in bundles.  \n  \n   Much of the compiler infrastructure is not prepared to handle SEQUENCE  \n   objects.  Only passes after pass_free_cfg are expected to handle them.  ",
  "address": " Represents a non-global base address.  This is only used in alias.cc.  ",
  "debug_insn": " An annotation for variable assignment tracking.  ",
  "insn": " An instruction that cannot jump.  ",
  "jump_insn": " An instruction that can possibly jump.  \n   Fields ( rtx->u.fld[] ) have exact same meaning as INSN's.  ",
  "call_insn": " An instruction that can possibly call a subroutine  \n   but which will not change which instruction comes next  \n   in the current function.  \n   Field ( rtx->u.fld[8] ) is CALL_INSN_FUNCTION_USAGE.  \n   All other fields ( rtx->u.fld[] ) have exact same meaning as INSN's.  ",
  "jump_table_data": " Placeholder for tablejump JUMP_INSNs.  The pattern of this kind  \n   of rtx is always either an ADDR_VEC or an ADDR_DIFF_VEC.  These  \n   placeholders do not appear as real instructions inside a basic  \n   block, but are considered active_insn_p instructions for historical  \n   reasons, when jump table data was represented with JUMP_INSNs.  ",
  "barrier": " A marker that indicates that control will not flow through.  ",
  "code_label": " Holds a label that is followed by instructions.  \n   Operand:  \n   3: is used in jump.cc for the use-count of the label.  \n   4: is used in the sh backend.  \n   5: is a number that is unique in the entire compilation.  \n   6: is the user-given name of the label, if any.  ",
  "note": " Say where in the code a source line starts, for symbol table's sake.  \n   Operand:  \n   3: note-specific data  \n   4: enum insn_note  \n   5: unique number if insn_note == note_insn_deleted_label.  ",
  "cond_exec": " Conditionally execute code.  \n   Operand 0 is the condition that if true, the code is executed.  \n   Operand 1 is the code to be executed (typically a SET).  \n  \n   Semantics are that there are no side effects if the condition  \n   is false.  This pattern is created automatically by the if_convert  \n   pass run after reload or by target-specific splitters.  ",
  "parallel": " Several operations to be done in parallel (perhaps under COND_EXEC).  ",
  "asm_input": " A string that is passed through to the assembler as input.  \n     One can obviously pass comments through by using the  \n     assembler comment syntax.  \n     These occur in an insn all by themselves as the PATTERN.  \n     They also appear inside an ASM_OPERANDS  \n     as a convenient way to hold a string.  ",
  "asm_operands": " An assembler instruction with operands.  \n   1st operand is the instruction template.  \n   2nd operand is the constraint for the output.  \n   3rd operand is the number of the output this expression refers to.  \n     When an insn stores more than one value, a separate ASM_OPERANDS  \n     is made for each output; this integer distinguishes them.  \n   4th is a vector of values of input operands.  \n   5th is a vector of modes and constraints for the input operands.  \n     Each element is an ASM_INPUT containing a constraint string  \n     and whose mode indicates the mode of the input operand.  \n   6th is a vector of labels that may be branched to by the asm.  \n   7th is the source line number.  ",
  "unspec": " A machine-specific operation.  \n   1st operand is a vector of operands being used by the operation so that  \n     any needed reloads can be done.  \n   2nd operand is a unique value saying which of a number of machine-specific  \n     operations is to be performed.  \n   (Note that the vector must be the first operand because of the way that  \n   genrecog.cc record positions within an insn.)  \n  \n   UNSPEC can occur all by itself in a PATTERN, as a component of a PARALLEL,  \n   or inside an expression.  \n   UNSPEC by itself or as a component of a PARALLEL  \n   is currently considered not deletable.  \n  \n   FIXME: Replace all uses of UNSPEC that appears by itself or as a component  \n   of a PARALLEL with USE.",
  "unspec_volatile": " Similar, but a volatile operation and one which may trap.  ",
  "addr_vec": " Vector of addresses, stored as full words.  \n   Each element is a LABEL_REF to a CODE_LABEL whose address we want.  ",
  "addr_diff_vec": " Vector of address differences X0 - BASE, X1 - BASE, ...  \n   First operand is BASE; the vector contains the X's.  \n   The machine mode of this rtx says how much space to leave  \n   for each difference and is adjusted by branch shortening if  \n   CASE_VECTOR_SHORTEN_MODE is defined.  \n   The third and fourth operands store the target labels with the  \n   minimum and maximum addresses respectively.  \n   The fifth operand stores flags for use by branch shortening.  \n  Set at the start of shorten_branches:  \n   min_align: the minimum alignment for any of the target labels.  \n   base_after_vec: true iff BASE is after the ADDR_DIFF_VEC.  \n   min_after_vec: true iff minimum addr target label is after the ADDR_DIFF_VEC.  \n   max_after_vec: true iff maximum addr target label is after the ADDR_DIFF_VEC.  \n   min_after_base: true iff minimum address target label is after BASE.  \n   max_after_base: true iff maximum address target label is after BASE.  \n  Set by the actual branch shortening process:  \n   offset_unsigned: true iff offsets have to be treated as unsigned.  \n   scale: scaling that is necessary to make offsets fit into the mode.  \n  \n   The third, fourth and fifth operands are only valid when  \n   CASE_VECTOR_SHORTEN_MODE is defined, and only in an optimizing  \n   compilation.  ",
  "prefetch": " Memory prefetch, with attributes supported on some targets.  \n   Operand 1 is the address of the memory to fetch.  \n   Operand 2 is 1 for a write access, 0 otherwise.  \n   Operand 3 is the level of temporal locality; 0 means there is no  \n   temporal locality and 1, 2, and 3 are for increasing levels of temporal  \n   locality.  \n  \n   The attributes specified by operands 2 and 3 are ignored for targets  \n   whose prefetch instructions do not support them.  ",
  "set": " Assignment.  \n   Operand 1 is the location (REG, MEM, PC or whatever) assigned to.  \n   Operand 2 is the value stored there.  \n   ALL assignment must use SET.  \n   Instructions that do multiple assignments must use multiple SET,  \n   under PARALLEL.  ",
  "use": " Indicate something is used in a way that we don't want to explain.  \n   For example, subroutine calls will use the register  \n   in which the static chain is passed.  \n  \n   USE cannot appear as an operand of other rtx except for PARALLEL.  \n   USE is not deletable, as it indicates that the operand  \n   is used in some unknown way.  ",
  "clobber": " Indicate something is clobbered in a way that we don't want to explain.  \n   For example, subroutine calls will clobber some physical registers  \n   (the ones that are by convention not saved).  \n  \n   CLOBBER cannot appear as an operand of other rtx except for PARALLEL.  \n   CLOBBER of a hard register appearing by itself (not within PARALLEL)  \n   is considered undeletable before reload.  ",
  "call": "**call**",
  "return": "**return**",
  "simple_return": " Like RETURN, but truly represents only a function return, while  \n   RETURN may represent an insn that also performs other functions  \n   of the function epilogue.  Like RETURN, this may also occur in  \n   conditional jumps.  ",
  "eh_return": "**eh_return**",
  "trap_if": " Conditional trap.  \n   Operand 1 is the condition.  \n   Operand 2 is the trap code.  \n   For an unconditional trap, make the condition (const_int 1).  ",
  "const_int": " numeric integer constant ",
  "const_wide_int": " numeric integer constant ",
  "const_poly_int": " An rtx representation of a poly_wide_int.  ",
  "const_fixed": " fixed-point constant ",
  "const_double": " numeric floating point or integer constant.  If the mode is  \n   VOIDmode it is an int otherwise it has a floating point mode and a  \n   floating point value.  Operands hold the value.  They are all 'w'  \n   and there may be from 2 to 6; see real.h.  ",
  "const_vector": " Describes a vector constant.  ",
  "const_string": " String constant.  Used for attributes in machine descriptions and  \n   for special cases in DWARF2 debug output.  NOT used for source-  \n   language string constants.  ",
  "const": "**const**",
  "pc": " program counter.  Ordinary jumps are represented  \n   by a SET whose first operand is (PC).  ",
  "reg": " A register.  The \"operand\" is the register number, accessed with  \n   the REGNO macro.  If this number is less than FIRST_PSEUDO_REGISTER  \n   then a hardware register is being referred to.  The second operand  \n   points to a reg_attrs structure.  \n   This rtx needs to have as many (or more) fields as a MEM, since we  \n   can change REG rtx's into MEMs during reload.  ",
  "scratch": " A scratch register.  This represents a register used only within a  \n   single insn.  It will be replaced by a REG during register allocation  \n   or reload unless the constraint indicates that the register won't be  \n   needed, in which case it can remain a SCRATCH.  ",
  "subreg": " A reference to a part of another value.  The first operand is the  \n   complete value and the second is the byte offset of the selected part.   ",
  "strict_low_part": "**strict_low_part**",
  "concat": " (CONCAT a b) represents the virtual concatenation of a and b  \n   to make a value that has as many bits as a and b put together.  \n   This is used for complex values.  Normally it appears only  \n   in DECL_RTLs and during RTL generation, but not in the insn chain.  ",
  "concatn": " (CONCATN [a1 a2 ... an]) represents the virtual concatenation of  \n   all An to make a value.  This is an extension of CONCAT to larger  \n   number of components.  Like CONCAT, it should not appear in the  \n   insn chain.  Every element of the CONCATN is the same size.  ",
  "mem": " A memory location; operand is the address.  The second operand is the  \n   alias set to which this MEM belongs.  We use `0' instead of `w' for this  \n   field so that the field need not be specified in machine descriptions.  ",
  "label_ref": " Reference to an assembler label in the code for this function.  \n   The operand is a CODE_LABEL found in the insn chain.  ",
  "symbol_ref": " Reference to a named label:  \n   Operand 0: label name  \n   Operand 1: tree from which this symbol is derived, or null.  \n   This is either a DECL node, or some kind of constant.  ",
  "if_then_else": " if_then_else.  This is used in representing ordinary  \n   conditional jump instructions.  \n     Operand:  \n     0:  condition  \n     1:  then expr  \n     2:  else expr ",
  "compare": " Comparison, produces a condition code result.  ",
  "plus": " plus ",
  "minus": " Operand 0 minus operand 1.  ",
  "neg": " Minus operand 0.  ",
  "mult": "**mult**",
  "ss_mult": " Multiplication with signed saturation ",
  "us_mult": " Multiplication with unsigned saturation ",
  "smul_highpart": " Signed high-part multiplication.  ",
  "umul_highpart": " Unsigned high-part multiplication.  ",
  "div": " Operand 0 divided by operand 1.  ",
  "ss_div": " Division with signed saturation ",
  "us_div": " Division with unsigned saturation ",
  "mod": " Remainder of operand 0 divided by operand 1.  ",
  "udiv": " Unsigned divide and remainder.  ",
  "umod": " Unsigned divide and remainder.  ",
  "and": " Bitwise operations.  ",
  "ior": " Bitwise operations.  ",
  "xor": " Bitwise operations.  ",
  "not": " Bitwise operations.  ",
  "ashift": " Operand:  \n     0:  value to be shifted.  \n     1:  number of bits.  ",
  "rotate": " Operand:  \n     0:  value to be shifted.  \n     1:  number of bits.  ",
  "ashiftrt": " Operand:  \n     0:  value to be shifted.  \n     1:  number of bits.  ",
  "lshiftrt": " Operand:  \n     0:  value to be shifted.  \n     1:  number of bits.  ",
  "rotatert": " Operand:  \n     0:  value to be shifted.  \n     1:  number of bits.  ",
  "smin": "**smin**",
  "smax": "**smin**",
  "umin": "**smin**",
  "umax": "**smin**",
  "pre_dec": " These unary operations are used to represent incrementation  \n   and decrementation as they occur in memory addresses.  \n   The amount of increment or decrement are not represented  \n   because they can be understood from the machine-mode of the  \n   containing MEM.  These operations exist in only two cases:  \n   1. pushes onto the stack.  \n   2. created automatically by the auto-inc-dec pass.  ",
  "pre_inc": " These unary operations are used to represent incrementation  \n   and decrementation as they occur in memory addresses.  \n   The amount of increment or decrement are not represented  \n   because they can be understood from the machine-mode of the  \n   containing MEM.  These operations exist in only two cases:  \n   1. pushes onto the stack.  \n   2. created automatically by the auto-inc-dec pass.  ",
  "post_dec": " These unary operations are used to represent incrementation  \n   and decrementation as they occur in memory addresses.  \n   The amount of increment or decrement are not represented  \n   because they can be understood from the machine-mode of the  \n   containing MEM.  These operations exist in only two cases:  \n   1. pushes onto the stack.  \n   2. created automatically by the auto-inc-dec pass.  ",
  "post_inc": " These unary operations are used to represent incrementation  \n   and decrementation as they occur in memory addresses.  \n   The amount of increment or decrement are not represented  \n   because they can be understood from the machine-mode of the  \n   containing MEM.  These operations exist in only two cases:  \n   1. pushes onto the stack.  \n   2. created automatically by the auto-inc-dec pass.  ",
  "pre_modify": " These binary operations are used to represent generic address  \n   side-effects in memory addresses, except for simple incrementation  \n   or decrementation which use the above operations.  They are  \n   created automatically by the life_analysis pass in flow.c.  \n   The first operand is a REG which is used as the address.  \n   The second operand is an expression that is assigned to the  \n   register, either before (PRE_MODIFY) or after (POST_MODIFY)  \n   evaluating the address.  \n   Currently, the compiler can only handle second operands of the  \n   form (plus (reg) (reg)) and (plus (reg) (const_int)), where  \n   the first operand of the PLUS has to be the same register as  \n   the first operand of the *_MODIFY.  ",
  "post_modify": " These binary operations are used to represent generic address  \n   side-effects in memory addresses, except for simple incrementation  \n   or decrementation which use the above operations.  They are  \n   created automatically by the life_analysis pass in flow.c.  \n   The first operand is a REG which is used as the address.  \n   The second operand is an expression that is assigned to the  \n   register, either before (PRE_MODIFY) or after (POST_MODIFY)  \n   evaluating the address.  \n   Currently, the compiler can only handle second operands of the  \n   form (plus (reg) (reg)) and (plus (reg) (const_int)), where  \n   the first operand of the PLUS has to be the same register as  \n   the first operand of the *_MODIFY.  ",
  "ne": " Comparison operations.  The first 6 are allowed only for integral,  \nfloating-point and vector modes.  LTGT is only allowed for floating-point  \nmodes.  The last 4 are allowed only for integral and vector modes.  \nFor floating-point operations, if either operand is a NaN, then NE returns  \ntrue and the remaining operations return false.  The operations other than  \nEQ and NE may generate an exception on quiet NaNs.  ",
  "eq": " Comparison operations.  The first 6 are allowed only for integral,  \nfloating-point and vector modes.  LTGT is only allowed for floating-point  \nmodes.  The last 4 are allowed only for integral and vector modes.  \nFor floating-point operations, if either operand is a NaN, then NE returns  \ntrue and the remaining operations return false.  The operations other than  \nEQ and NE may generate an exception on quiet NaNs.  ",
  "ge": " Comparison operations.  The first 6 are allowed only for integral,  \nfloating-point and vector modes.  LTGT is only allowed for floating-point  \nmodes.  The last 4 are allowed only for integral and vector modes.  \nFor floating-point operations, if either operand is a NaN, then NE returns  \ntrue and the remaining operations return false.  The operations other than  \nEQ and NE may generate an exception on quiet NaNs.  ",
  "gt": " Comparison operations.  The first 6 are allowed only for integral,  \nfloating-point and vector modes.  LTGT is only allowed for floating-point  \nmodes.  The last 4 are allowed only for integral and vector modes.  \nFor floating-point operations, if either operand is a NaN, then NE returns  \ntrue and the remaining operations return false.  The operations other than  \nEQ and NE may generate an exception on quiet NaNs.  ",
  "le": " Comparison operations.  The first 6 are allowed only for integral,  \nfloating-point and vector modes.  LTGT is only allowed for floating-point  \nmodes.  The last 4 are allowed only for integral and vector modes.  \nFor floating-point operations, if either operand is a NaN, then NE returns  \ntrue and the remaining operations return false.  The operations other than  \nEQ and NE may generate an exception on quiet NaNs.  ",
  "lt": " Comparison operations.  The first 6 are allowed only for integral,  \nfloating-point and vector modes.  LTGT is only allowed for floating-point  \nmodes.  The last 4 are allowed only for integral and vector modes.  \nFor floating-point operations, if either operand is a NaN, then NE returns  \ntrue and the remaining operations return false.  The operations other than  \nEQ and NE may generate an exception on quiet NaNs.  ",
  "ltgt": " Comparison operations.  The first 6 are allowed only for integral,  \nfloating-point and vector modes.  LTGT is only allowed for floating-point  \nmodes.  The last 4 are allowed only for integral and vector modes.  \nFor floating-point operations, if either operand is a NaN, then NE returns  \ntrue and the remaining operations return false.  The operations other than  \nEQ and NE may generate an exception on quiet NaNs.  ",
  "geu": " Comparison operations.  The first 6 are allowed only for integral,  \nfloating-point and vector modes.  LTGT is only allowed for floating-point  \nmodes.  The last 4 are allowed only for integral and vector modes.  \nFor floating-point operations, if either operand is a NaN, then NE returns  \ntrue and the remaining operations return false.  The operations other than  \nEQ and NE may generate an exception on quiet NaNs.  ",
  "gtu": " Comparison operations.  The first 6 are allowed only for integral,  \nfloating-point and vector modes.  LTGT is only allowed for floating-point  \nmodes.  The last 4 are allowed only for integral and vector modes.  \nFor floating-point operations, if either operand is a NaN, then NE returns  \ntrue and the remaining operations return false.  The operations other than  \nEQ and NE may generate an exception on quiet NaNs.  ",
  "leu": " Comparison operations.  The first 6 are allowed only for integral,  \nfloating-point and vector modes.  LTGT is only allowed for floating-point  \nmodes.  The last 4 are allowed only for integral and vector modes.  \nFor floating-point operations, if either operand is a NaN, then NE returns  \ntrue and the remaining operations return false.  The operations other than  \nEQ and NE may generate an exception on quiet NaNs.  ",
  "ltu": " Comparison operations.  The first 6 are allowed only for integral,  \nfloating-point and vector modes.  LTGT is only allowed for floating-point  \nmodes.  The last 4 are allowed only for integral and vector modes.  \nFor floating-point operations, if either operand is a NaN, then NE returns  \ntrue and the remaining operations return false.  The operations other than  \nEQ and NE may generate an exception on quiet NaNs.  ",
  "unordered": " Additional floating-point unordered comparison flavors.  ",
  "ordered": " Additional floating-point unordered comparison flavors.  ",
  "uneq": " These are equivalent to unordered or ...  ",
  "unge": " These are equivalent to unordered or ...  ",
  "ungt": " These are equivalent to unordered or ...  ",
  "unle": " These are equivalent to unordered or ...  ",
  "unlt": " These are equivalent to unordered or ...  ",
  "sign_extend": " Represents the result of sign-extending the sole operand.  \n   The machine modes of the operand and of the SIGN_EXTEND expression  \n   determine how much sign-extension is going on.  ",
  "zero_extend": " Similar for zero-extension (such as unsigned short to int).  ",
  "truncate": " Similar but here the operand has a wider mode.  ",
  "float_extend": " Similar for extending floating-point values (such as SFmode to DFmode).  ",
  "float_truncate": " Similar for extending floating-point values (such as SFmode to DFmode).  ",
  "float": " Conversion of fixed point operand to floating point value.  ",
  "fix": " With fixed-point machine mode:  \n   Conversion of floating point operand to fixed point value.  \n   Value is defined only when the operand's value is an integer.  \n   With floating-point machine mode (and operand with same mode):  \n   Operand is rounded toward zero to produce an integer value  \n   represented in floating point.  ",
  "unsigned_float": " Conversion of unsigned fixed point operand to floating point value.  ",
  "unsigned_fix": " With fixed-point machine mode:  \n   Conversion of floating point operand to *unsigned* fixed point value.  \n   Value is defined only when the operand's value is an integer.  ",
  "fract_convert": " Conversions involving fractional fixed-point types without saturation,  \n   including:  \n     fractional to fractional (of different precision),  \n     signed integer to fractional,  \n     fractional to signed integer,  \n     floating point to fractional,  \n     fractional to floating point.  \n   NOTE: fractional can be either signed or unsigned for conversions.  ",
  "unsigned_fract_convert": " Conversions involving fractional fixed-point types and unsigned integer  \n   without saturation, including:  \n     unsigned integer to fractional,  \n     fractional to unsigned integer.  \n   NOTE: fractional can be either signed or unsigned for conversions.  ",
  "sat_fract": " Conversions involving fractional fixed-point types with saturation,  \n   including:  \n     fractional to fractional (of different precision),  \n     signed integer to fractional,  \n     floating point to fractional.  \n   NOTE: fractional can be either signed or unsigned for conversions.  ",
  "unsigned_sat_fract": " Conversions involving fractional fixed-point types and unsigned integer  \n   with saturation, including:  \n     unsigned integer to fractional.  \n   NOTE: fractional can be either signed or unsigned for conversions.  ",
  "abs": " Absolute value ",
  "sqrt": " Square root ",
  "bswap": " Swap bytes.  ",
  "ffs": " Find first bit that is set.  \n   Value is 1 + number of trailing zeros in the arg.,  \n   or 0 if arg is 0.  ",
  "clrsb": " Count number of leading redundant sign bits (number of leading  \n   sign bits minus one).  ",
  "clz": " Count leading zeros.  ",
  "ctz": " Count trailing zeros.  ",
  "popcount": " Population count (number of 1 bits).  ",
  "parity": " Population parity (number of 1 bits modulo 2).  ",
  "bitreverse": " Reverse bits.  ",
  "sign_extract": " Reference to a signed bit-field of specified size and position.  \n   Operand 0 is the memory unit (usually SImode or QImode) which  \n   contains the field's first bit.  Operand 1 is the width, in bits.  \n   Operand 2 is the number of bits in the memory unit before the  \n   first bit of this field.  \n   If BITS_BIG_ENDIAN is defined, the first bit is the msb and  \n   operand 2 counts from the msb of the memory unit.  \n   Otherwise, the first bit is the lsb and operand 2 counts from  \n   the lsb of the memory unit.  \n   This kind of expression cannot appear as an lvalue in RTL.  ",
  "zero_extract": " Similar for unsigned bit-field.  \n   But note!  This kind of expression _can_ appear as an lvalue.  ",
  "high": " HIGH are the high-order bits of a constant expression.  ",
  "lo_sum": " LO_SUM is the sum of a register and the low-order bits  \n   of a constant expression.  ",
  "vec_merge": " Describes a merge operation between two vector values.  \n   Operands 0 and 1 are the vectors to be merged, operand 2 is a bitmask  \n   that specifies where the parts of the result are taken from.  Set bits  \n   indicate operand 0, clear bits indicate operand 1.  The parts are defined  \n   by the mode of the vectors.  ",
  "vec_select": " Describes an operation that selects parts of a vector.  \n   Operands 0 is the source vector, operand 1 is a PARALLEL that contains  \n   a CONST_INT for each of the subparts of the result vector, giving the  \n   number of the source subpart that should be stored into it.  ",
  "vec_concat": " Describes a vector concat operation.  Operands 0 and 1 are the source  \n   vectors, the result is a vector that is as long as operands 0 and 1  \n   combined and is the concatenation of the two source vectors.  ",
  "vec_duplicate": " Describes an operation that converts a small vector into a larger one by  \n   duplicating the input values.  The output vector mode must have the same  \n   submodes as the input vector mode, and the number of output parts must be  \n   an integer multiple of the number of input parts.  ",
  "vec_series": " Creation of a vector in which element I has the value BASE + I * STEP,  \n   where BASE is the first operand and STEP is the second.  The result  \n   must have a vector integer mode.  ",
  "ss_plus": " Addition with signed saturation ",
  "us_plus": " Addition with unsigned saturation ",
  "ss_minus": " Operand 0 minus operand 1, with signed saturation.  ",
  "ss_neg": " Negation with signed saturation.  ",
  "us_neg": " Negation with unsigned saturation.  ",
  "ss_abs": " Absolute value with signed saturation.  ",
  "ss_ashift": " Shift left with signed saturation.  ",
  "us_ashift": " Shift left with unsigned saturation.  ",
  "us_minus": " Operand 0 minus operand 1, with unsigned saturation.  ",
  "ss_truncate": " Signed saturating truncate.  ",
  "us_truncate": " Unsigned saturating truncate.  ",
  "fma": " Floating point multiply/add combined instruction.  ",
  "copysign": " Floating point copysign.  Operand 0 with the sign of operand 1.  ",
  "var_location": " Information about the variable and its location.  ",
  "debug_implicit_ptr": " Used in VAR_LOCATION for a pointer to a decl that is no longer  \n   addressable.  ",
  "entry_value": " Represents value that argument had on function entry.  The  \n   single argument is the DECL_INCOMING_RTL of the corresponding  \n   parameter.  ",
  "debug_parameter_ref": " Used in VAR_LOCATION for a reference to a parameter that has  \n   been optimized away completely.  ",
  "debug_marker": " Used in marker DEBUG_INSNs to avoid being recognized as an insn.  ",
  "match_operand": " Use the function named by the second arg (the string)  \n   as a predicate; if matched, store the structure that was matched  \n   in the operand table at index specified by the first arg (the integer).  \n   If the second arg is the null string, the structure is just stored.  \n  \n   A third string argument indicates to the register allocator restrictions  \n   on where the operand can be allocated.  \n  \n   If the target needs no restriction on any instruction this field should  \n   be the null string.  \n  \n   The string is prepended by:  \n   '=' to indicate the operand is only written to.  \n   '+' to indicate the operand is both read and written to.  \n  \n   Each character in the string represents an allocable class for an operand.  \n   'g' indicates the operand can be any valid class.  \n   'i' indicates the operand can be immediate (in the instruction) data.  \n   'r' indicates the operand can be in a register.  \n   'm' indicates the operand can be in memory.  \n   'o' a subset of the 'm' class.  Those memory addressing modes that  \n       can be offset at compile time (have a constant added to them).  \n  \n   Other characters indicate target dependent operand classes and  \n   are described in each target's machine description.  \n  \n   For instructions with more than one operand, sets of classes can be  \n   separated by a comma to indicate the appropriate multi-operand constraints.  \n   There must be a 1 to 1 correspondence between these sets of classes in  \n   all operands for an instruction.",
  "match_scratch": " Match a SCRATCH or a register.  When used to generate rtl, a  \n   SCRATCH is generated.  As for MATCH_OPERAND, the mode specifies  \n   the desired mode and the first argument is the operand number.  \n   The second argument is the constraint.  ",
  "match_operator": " Apply a predicate, AND match recursively the operands of the rtx.  \n   Operand 0 is the operand-number, as in match_operand.  \n   Operand 1 is a predicate to apply (as a string, a function name).  \n   Operand 2 is a vector of expressions, each of which must match  \n   one subexpression of the rtx this construct is matching.  ",
  "match_parallel": " Match a PARALLEL of arbitrary length.  The predicate is applied  \n   to the PARALLEL and the initial expressions in the PARALLEL are matched.  \n   Operand 0 is the operand-number, as in match_operand.  \n   Operand 1 is a predicate to apply to the PARALLEL.  \n   Operand 2 is a vector of expressions, each of which must match the  \n   corresponding element in the PARALLEL.  ",
  "match_dup": " Match only something equal to what is stored in the operand table  \n   at the index specified by the argument.  Use with MATCH_OPERAND.  ",
  "match_op_dup": " Match only something equal to what is stored in the operand table  \n   at the index specified by the argument.  Use with MATCH_OPERATOR.  ",
  "match_par_dup": " Match only something equal to what is stored in the operand table  \n   at the index specified by the argument.  Use with MATCH_PARALLEL.  ",
  "match_code": " Appears only in define_predicate/define_special_predicate  \n   expressions.  Evaluates true only if the operand has an RTX code  \n   from the set given by the argument (a comma-separated list).  If the  \n   second argument is present and nonempty, it is a sequence of digits  \n   and/or letters which indicates the subexpression to test, using the  \n   same syntax as genextract/genrecog's location strings: 0-9 for  \n   XEXP (op, n), a-z for XVECEXP (op, 0, n); each character applies to  \n   the result of the one before it.  ",
  "match_test": " Used to inject a C conditional expression into an .md file.  It can  \n   appear in a predicate definition or an attribute expression.  ",
  "define_insn": " Definition of the pattern for one kind of instruction.  \n   Operand:  \n   0: names this instruction.  \n      If the name is the null string, the instruction is in the  \n      machine description just to be recognized, and will never be emitted by  \n      the tree to rtl expander.  \n   1: is the pattern.  \n   2: is a string which is a C expression  \n      giving an additional condition for recognizing this pattern.  \n      A null string means no extra condition.  \n   3: is the action to execute if this pattern is matched.  \n      If this assembler code template starts with a * then it is a fragment of  \n      C code to run to decide on a template to use.  Otherwise, it is the  \n      template to use.  \n   4: optionally, a vector of attributes for this insn.",
  "define_peephole": " Definition of a peephole optimization.  \n   1st operand: vector of insn patterns to match  \n   2nd operand: C expression that must be true  \n   3rd operand: template or C code to produce assembler output.  \n   4: optionally, a vector of attributes for this insn.  \n  \n   This form is deprecated; use define_peephole2 instead.  ",
  "define_split": " Definition of a split operation.  \n   1st operand: insn pattern to match  \n   2nd operand: C expression that must be true  \n   3rd operand: vector of insn patterns to place into a SEQUENCE  \n   4th operand: optionally, some C code to execute before generating the  \n\tinsns.  This might, for example, create some RTX's and store them in  \n\telements of `recog_data.operand' for use by the vector of  \n\tinsn-patterns.  \n\t(`operands' is an alias here for `recog_data.operand').  ",
  "define_insn_and_split": " Definition of an insn and associated split.  \n   This is the concatenation, with a few modifications, of a define_insn  \n   and a define_split which share the same pattern.  \n   Operand:  \n   0: names this instruction.  \n      If the name is the null string, the instruction is in the  \n      machine description just to be recognized, and will never be emitted by  \n      the tree to rtl expander.  \n   1: is the pattern.  \n   2: is a string which is a C expression  \n      giving an additional condition for recognizing this pattern.  \n      A null string means no extra condition.  \n   3: is the action to execute if this pattern is matched.  \n      If this assembler code template starts with a * then it is a fragment of  \n      C code to run to decide on a template to use.  Otherwise, it is the  \n      template to use.  \n   4: C expression that must be true for split.  This may start with \"&&\"  \n      in which case the split condition is the logical and of the insn  \n      condition and what follows the \"&&\" of this operand.  \n   5: vector of insn patterns to place into a SEQUENCE  \n   6: optionally, some C code to execute before generating the  \n\tinsns.  This might, for example, create some RTX's and store them in  \n\telements of `recog_data.operand' for use by the vector of  \n\tinsn-patterns.  \n\t(`operands' is an alias here for `recog_data.operand').  \n   7: optionally, a vector of attributes for this insn.  ",
  "define_insn_and_rewrite": " A form of define_insn_and_split in which the split insn pattern (operand 5)  \n   is determined automatically by replacing match_operands with match_dups  \n   and match_operators with match_op_dups.  The operands are the same as  \n   define_insn_and_split but with operand 5 removed.  ",
  "define_peephole2": " Definition of an RTL peephole operation.  \n   Follows the same arguments as define_split.  ",
  "define_expand": " Define how to generate multiple insns for a standard insn name.  \n   1st operand: the insn name.  \n   2nd operand: vector of insn-patterns.  \n\tUse match_operand to substitute an element of `recog_data.operand'.  \n   3rd operand: C expression that must be true for this to be available.  \n\tThis may not test any operands.  \n   4th operand: Extra C code to execute before generating the insns.  \n\tThis might, for example, create some RTX's and store them in  \n\telements of `recog_data.operand' for use by the vector of  \n\tinsn-patterns.  \n\t(`operands' is an alias here for `recog_data.operand').  \n   5th: optionally, a vector of attributes for this expand.  ",
  "define_delay": " Define a requirement for delay slots.  \n   1st operand: Condition involving insn attributes that, if true,  \n\t        indicates that the insn requires the number of delay slots  \n\t\tshown.  \n   2nd operand: Vector whose length is the three times the number of delay  \n\t\tslots required.  \n\t        Each entry gives three conditions, each involving attributes.  \n\t\tThe first must be true for an insn to occupy that delay slot  \n\t\tlocation.  The second is true for all insns that can be  \n\t\tannulled if the branch is true and the third is true for all  \n\t\tinsns that can be annulled if the branch is false.  \n  \n   Multiple DEFINE_DELAYs may be present.  They indicate differing  \n   requirements for delay slots.  ",
  "define_asm_attributes": " Define attribute computation for `asm' instructions.  ",
  "define_cond_exec": " Definition of a conditional execution meta operation.  Automatically  \n   generates new instances of DEFINE_INSN, selected by having attribute  \n   \"predicable\" true.  The new pattern will contain a COND_EXEC and the  \n   predicate at top-level.  \n  \n   Operand:  \n   0: The predicate pattern.  The top-level form should match a  \n      relational operator.  Operands should have only one alternative.  \n   1: A C expression giving an additional condition for recognizing  \n      the generated pattern.  \n   2: A template or C code to produce assembler output.  \n   3: A vector of attributes to append to the resulting cond_exec insn.  ",
  "define_predicate": " Definition of an operand predicate.  The difference between  \n   DEFINE_PREDICATE and DEFINE_SPECIAL_PREDICATE is that genrecog will  \n   not warn about a match_operand with no mode if it has a predicate  \n   defined with DEFINE_SPECIAL_PREDICATE.  \n  \n   Operand:  \n   0: The name of the predicate.  \n   1: A boolean expression which computes whether or not the predicate  \n      matches.  This expression can use IOR, AND, NOT, MATCH_OPERAND,  \n      MATCH_CODE, and MATCH_TEST.  It must be specific enough that genrecog  \n      can calculate the set of RTX codes that can possibly match.  \n   2: A C function body which must return true for the predicate to match.  \n      Optional.  Use this when the test is too complicated to fit into a  \n      match_test expression.  ",
  "define_special_predicate": " Definition of an operand predicate.  The difference between  \n   DEFINE_PREDICATE and DEFINE_SPECIAL_PREDICATE is that genrecog will  \n   not warn about a match_operand with no mode if it has a predicate  \n   defined with DEFINE_SPECIAL_PREDICATE.  \n  \n   Operand:  \n   0: The name of the predicate.  \n   1: A boolean expression which computes whether or not the predicate  \n      matches.  This expression can use IOR, AND, NOT, MATCH_OPERAND,  \n      MATCH_CODE, and MATCH_TEST.  It must be specific enough that genrecog  \n      can calculate the set of RTX codes that can possibly match.  \n   2: A C function body which must return true for the predicate to match.  \n      Optional.  Use this when the test is too complicated to fit into a  \n      match_test expression.  ",
  "define_register_constraint": " Definition of a register operand constraint.  This simply maps the  \n   constraint string to a register class.  \n  \n   Operand:  \n   0: The name of the constraint (often, but not always, a single letter).  \n   1: A C expression which evaluates to the appropriate register class for  \n      this constraint.  If this is not just a constant, it should look only  \n      at -m switches and the like.  \n   2: A docstring for this constraint, in Texinfo syntax; not currently  \n      used, in future will be incorporated into the manual's list of  \n      machine-specific operand constraints.  \n   3: A C expression that evalutes to true if \"regno\" is a valid  \n      start register.  ",
  "define_constraint": " Definition of a non-register operand constraint.  These look at the  \n   operand and decide whether it fits the constraint.  \n  \n   DEFINE_CONSTRAINT gets no special treatment if it fails to match.  \n   It is appropriate for constant-only constraints, and most others.  \n  \n   DEFINE_MEMORY_CONSTRAINT tells reload that this constraint can be made  \n   to match, if it doesn't already, by converting the operand to the form  \n   (mem (reg X)) where X is a base register.  It is suitable for constraints  \n   that describe a subset of all memory references.  \n  \n   DEFINE_ADDRESS_CONSTRAINT tells reload that this constraint can be made  \n   to match, if it doesn't already, by converting the operand to the form  \n   (reg X) where X is a base register.  It is suitable for constraints that  \n   describe a subset of all address references.  \n  \n   When in doubt, use plain DEFINE_CONSTRAINT.  \n  \n   Operand:  \n   0: The name of the constraint (often, but not always, a single letter).  \n   1: A docstring for this constraint, in Texinfo syntax; not currently  \n      used, in future will be incorporated into the manual's list of  \n      machine-specific operand constraints.  \n   2: A boolean expression which computes whether or not the constraint  \n      matches.  It should follow the same rules as a define_predicate  \n      expression, including the bit about specifying the set of RTX codes  \n      that could possibly match.  MATCH_TEST subexpressions may make use of  \n      these variables:  \n        `op'    - the RTL object defining the operand.  \n        `mode'  - the mode of `op'.  \n\t`ival'  - INTVAL(op), if op is a CONST_INT.  \n        `hval'  - CONST_DOUBLE_HIGH(op), if op is an integer CONST_DOUBLE.  \n        `lval'  - CONST_DOUBLE_LOW(op), if op is an integer CONST_DOUBLE.  \n        `rval'  - CONST_DOUBLE_REAL_VALUE(op), if op is a floating-point  \n                  CONST_DOUBLE.  \n      Do not use ival/hval/lval/rval if op is not the appropriate kind of  \n      RTL object.  ",
  "define_memory_constraint": " Definition of a non-register operand constraint.  These look at the  \n   operand and decide whether it fits the constraint.  \n  \n   DEFINE_CONSTRAINT gets no special treatment if it fails to match.  \n   It is appropriate for constant-only constraints, and most others.  \n  \n   DEFINE_MEMORY_CONSTRAINT tells reload that this constraint can be made  \n   to match, if it doesn't already, by converting the operand to the form  \n   (mem (reg X)) where X is a base register.  It is suitable for constraints  \n   that describe a subset of all memory references.  \n  \n   DEFINE_ADDRESS_CONSTRAINT tells reload that this constraint can be made  \n   to match, if it doesn't already, by converting the operand to the form  \n   (reg X) where X is a base register.  It is suitable for constraints that  \n   describe a subset of all address references.  \n  \n   When in doubt, use plain DEFINE_CONSTRAINT.  \n  \n   Operand:  \n   0: The name of the constraint (often, but not always, a single letter).  \n   1: A docstring for this constraint, in Texinfo syntax; not currently  \n      used, in future will be incorporated into the manual's list of  \n      machine-specific operand constraints.  \n   2: A boolean expression which computes whether or not the constraint  \n      matches.  It should follow the same rules as a define_predicate  \n      expression, including the bit about specifying the set of RTX codes  \n      that could possibly match.  MATCH_TEST subexpressions may make use of  \n      these variables:  \n        `op'    - the RTL object defining the operand.  \n        `mode'  - the mode of `op'.  \n\t`ival'  - INTVAL(op), if op is a CONST_INT.  \n        `hval'  - CONST_DOUBLE_HIGH(op), if op is an integer CONST_DOUBLE.  \n        `lval'  - CONST_DOUBLE_LOW(op), if op is an integer CONST_DOUBLE.  \n        `rval'  - CONST_DOUBLE_REAL_VALUE(op), if op is a floating-point  \n                  CONST_DOUBLE.  \n      Do not use ival/hval/lval/rval if op is not the appropriate kind of  \n      RTL object.  ",
  "define_special_memory_constraint": " Definition of a non-register operand constraint.  These look at the  \n   operand and decide whether it fits the constraint.  \n  \n   DEFINE_CONSTRAINT gets no special treatment if it fails to match.  \n   It is appropriate for constant-only constraints, and most others.  \n  \n   DEFINE_MEMORY_CONSTRAINT tells reload that this constraint can be made  \n   to match, if it doesn't already, by converting the operand to the form  \n   (mem (reg X)) where X is a base register.  It is suitable for constraints  \n   that describe a subset of all memory references.  \n  \n   DEFINE_ADDRESS_CONSTRAINT tells reload that this constraint can be made  \n   to match, if it doesn't already, by converting the operand to the form  \n   (reg X) where X is a base register.  It is suitable for constraints that  \n   describe a subset of all address references.  \n  \n   When in doubt, use plain DEFINE_CONSTRAINT.  \n  \n   Operand:  \n   0: The name of the constraint (often, but not always, a single letter).  \n   1: A docstring for this constraint, in Texinfo syntax; not currently  \n      used, in future will be incorporated into the manual's list of  \n      machine-specific operand constraints.  \n   2: A boolean expression which computes whether or not the constraint  \n      matches.  It should follow the same rules as a define_predicate  \n      expression, including the bit about specifying the set of RTX codes  \n      that could possibly match.  MATCH_TEST subexpressions may make use of  \n      these variables:  \n        `op'    - the RTL object defining the operand.  \n        `mode'  - the mode of `op'.  \n\t`ival'  - INTVAL(op), if op is a CONST_INT.  \n        `hval'  - CONST_DOUBLE_HIGH(op), if op is an integer CONST_DOUBLE.  \n        `lval'  - CONST_DOUBLE_LOW(op), if op is an integer CONST_DOUBLE.  \n        `rval'  - CONST_DOUBLE_REAL_VALUE(op), if op is a floating-point  \n                  CONST_DOUBLE.  \n      Do not use ival/hval/lval/rval if op is not the appropriate kind of  \n      RTL object.  ",
  "define_relaxed_memory_constraint": " Definition of a non-register operand constraint.  These look at the  \n   operand and decide whether it fits the constraint.  \n  \n   DEFINE_CONSTRAINT gets no special treatment if it fails to match.  \n   It is appropriate for constant-only constraints, and most others.  \n  \n   DEFINE_MEMORY_CONSTRAINT tells reload that this constraint can be made  \n   to match, if it doesn't already, by converting the operand to the form  \n   (mem (reg X)) where X is a base register.  It is suitable for constraints  \n   that describe a subset of all memory references.  \n  \n   DEFINE_ADDRESS_CONSTRAINT tells reload that this constraint can be made  \n   to match, if it doesn't already, by converting the operand to the form  \n   (reg X) where X is a base register.  It is suitable for constraints that  \n   describe a subset of all address references.  \n  \n   When in doubt, use plain DEFINE_CONSTRAINT.  \n  \n   Operand:  \n   0: The name of the constraint (often, but not always, a single letter).  \n   1: A docstring for this constraint, in Texinfo syntax; not currently  \n      used, in future will be incorporated into the manual's list of  \n      machine-specific operand constraints.  \n   2: A boolean expression which computes whether or not the constraint  \n      matches.  It should follow the same rules as a define_predicate  \n      expression, including the bit about specifying the set of RTX codes  \n      that could possibly match.  MATCH_TEST subexpressions may make use of  \n      these variables:  \n        `op'    - the RTL object defining the operand.  \n        `mode'  - the mode of `op'.  \n\t`ival'  - INTVAL(op), if op is a CONST_INT.  \n        `hval'  - CONST_DOUBLE_HIGH(op), if op is an integer CONST_DOUBLE.  \n        `lval'  - CONST_DOUBLE_LOW(op), if op is an integer CONST_DOUBLE.  \n        `rval'  - CONST_DOUBLE_REAL_VALUE(op), if op is a floating-point  \n                  CONST_DOUBLE.  \n      Do not use ival/hval/lval/rval if op is not the appropriate kind of  \n      RTL object.  ",
  "define_address_constraint": " Definition of a non-register operand constraint.  These look at the  \n   operand and decide whether it fits the constraint.  \n  \n   DEFINE_CONSTRAINT gets no special treatment if it fails to match.  \n   It is appropriate for constant-only constraints, and most others.  \n  \n   DEFINE_MEMORY_CONSTRAINT tells reload that this constraint can be made  \n   to match, if it doesn't already, by converting the operand to the form  \n   (mem (reg X)) where X is a base register.  It is suitable for constraints  \n   that describe a subset of all memory references.  \n  \n   DEFINE_ADDRESS_CONSTRAINT tells reload that this constraint can be made  \n   to match, if it doesn't already, by converting the operand to the form  \n   (reg X) where X is a base register.  It is suitable for constraints that  \n   describe a subset of all address references.  \n  \n   When in doubt, use plain DEFINE_CONSTRAINT.  \n  \n   Operand:  \n   0: The name of the constraint (often, but not always, a single letter).  \n   1: A docstring for this constraint, in Texinfo syntax; not currently  \n      used, in future will be incorporated into the manual's list of  \n      machine-specific operand constraints.  \n   2: A boolean expression which computes whether or not the constraint  \n      matches.  It should follow the same rules as a define_predicate  \n      expression, including the bit about specifying the set of RTX codes  \n      that could possibly match.  MATCH_TEST subexpressions may make use of  \n      these variables:  \n        `op'    - the RTL object defining the operand.  \n        `mode'  - the mode of `op'.  \n\t`ival'  - INTVAL(op), if op is a CONST_INT.  \n        `hval'  - CONST_DOUBLE_HIGH(op), if op is an integer CONST_DOUBLE.  \n        `lval'  - CONST_DOUBLE_LOW(op), if op is an integer CONST_DOUBLE.  \n        `rval'  - CONST_DOUBLE_REAL_VALUE(op), if op is a floating-point  \n                  CONST_DOUBLE.  \n      Do not use ival/hval/lval/rval if op is not the appropriate kind of  \n      RTL object.  ",
  "define_cpu_unit": " (define_cpu_unit string [string]) describes cpu functional  \n   units (separated by comma).  \n  \n   1st operand: Names of cpu functional units.  \n   2nd operand: Name of automaton (see comments for DEFINE_AUTOMATON).  \n  \n   All define_reservations, define_cpu_units, and  \n   define_query_cpu_units should have unique names which may not be  \n   \"nothing\".  ",
  "define_query_cpu_unit": " (define_query_cpu_unit string [string]) describes cpu functional  \n   units analogously to define_cpu_unit.  The reservation of such  \n   units can be queried for automaton state.  ",
  "exclusion_set": " (exclusion_set string string) means that each CPU functional unit  \n   in the first string cannot be reserved simultaneously with any  \n   unit whose name is in the second string and vise versa.  CPU units  \n   in the string are separated by commas.  For example, it is useful  \n   for description CPU with fully pipelined floating point functional  \n   unit which can execute simultaneously only single floating point  \n   insns or only double floating point insns.  All CPU functional  \n   units in a set should belong to the same automaton.  ",
  "presence_set": " (presence_set string string) means that each CPU functional unit in  \n   the first string cannot be reserved unless at least one of pattern  \n   of units whose names are in the second string is reserved.  This is  \n   an asymmetric relation.  CPU units or unit patterns in the strings  \n   are separated by commas.  Pattern is one unit name or unit names  \n   separated by white-spaces.  \n  \n   For example, it is useful for description that slot1 is reserved  \n   after slot0 reservation for a VLIW processor.  We could describe it  \n   by the following construction  \n  \n      (presence_set \"slot1\" \"slot0\")  \n  \n   Or slot1 is reserved only after slot0 and unit b0 reservation.  In  \n   this case we could write  \n  \n      (presence_set \"slot1\" \"slot0 b0\")  \n  \n   All CPU functional units in a set should belong to the same  \n   automaton.  ",
  "final_presence_set": " (final_presence_set string string) is analogous to `presence_set'.  \n   The difference between them is when checking is done.  When an  \n   instruction is issued in given automaton state reflecting all  \n   current and planned unit reservations, the automaton state is  \n   changed.  The first state is a source state, the second one is a  \n   result state.  Checking for `presence_set' is done on the source  \n   state reservation, checking for `final_presence_set' is done on the  \n   result reservation.  This construction is useful to describe a  \n   reservation which is actually two subsequent reservations.  For  \n   example, if we use  \n  \n      (presence_set \"slot1\" \"slot0\")  \n  \n   the following insn will be never issued (because slot1 requires  \n   slot0 which is absent in the source state).  \n  \n      (define_reservation \"insn_and_nop\" \"slot0 + slot1\")  \n  \n   but it can be issued if we use analogous `final_presence_set'.  ",
  "absence_set": " (absence_set string string) means that each CPU functional unit in  \n   the first string can be reserved only if each pattern of units  \n   whose names are in the second string is not reserved.  This is an  \n   asymmetric relation (actually exclusion set is analogous to this  \n   one but it is symmetric).  CPU units or unit patterns in the string  \n   are separated by commas.  Pattern is one unit name or unit names  \n   separated by white-spaces.  \n  \n   For example, it is useful for description that slot0 cannot be  \n   reserved after slot1 or slot2 reservation for a VLIW processor.  We  \n   could describe it by the following construction  \n  \n      (absence_set \"slot2\" \"slot0, slot1\")  \n  \n   Or slot2 cannot be reserved if slot0 and unit b0 are reserved or  \n   slot1 and unit b1 are reserved .  In this case we could write  \n  \n      (absence_set \"slot2\" \"slot0 b0, slot1 b1\")  \n  \n   All CPU functional units in a set should to belong the same  \n   automaton.  ",
  "final_absence_set": " (final_absence_set string string) is analogous to `absence_set' but  \n   checking is done on the result (state) reservation.  See comments  \n   for `final_presence_set'.  ",
  "define_bypass": " (define_bypass number out_insn_names in_insn_names) names bypass  \n   with given latency (the first number) from insns given by the first  \n   string (see define_insn_reservation) into insns given by the second  \n   string.  Insn names in the strings are separated by commas.  The  \n   third operand is optional name of function which is additional  \n   guard for the bypass.  The function will get the two insns as  \n   parameters.  If the function returns zero the bypass will be  \n   ignored for this case.  Additional guard is necessary to recognize  \n   complicated bypasses, e.g. when consumer is load address.  If there  \n   are more one bypass with the same output and input insns, the  \n   chosen bypass is the first bypass with a guard in description whose  \n   guard function returns nonzero.  If there is no such bypass, then  \n   bypass without the guard function is chosen.  ",
  "define_automaton": " (define_automaton string) describes names of automata generated and  \n   used for pipeline hazards recognition.  The names are separated by  \n   comma.  Actually it is possibly to generate the single automaton  \n   but unfortunately it can be very large.  If we use more one  \n   automata, the summary size of the automata usually is less than the  \n   single one.  The automaton name is used in define_cpu_unit and  \n   define_query_cpu_unit.  All automata should have unique names.  ",
  "automata_option": " (automata_option string) describes option for generation of  \n   automata.  Currently there are the following options:  \n  \n   o \"no-minimization\" which makes no minimization of automata.  This  \n     is only worth to do when we are debugging the description and  \n     need to look more accurately at reservations of states.  \n  \n   o \"time\" which means printing additional time statistics about  \n      generation of automata.  \n  \n   o \"v\" which means generation of file describing the result  \n     automata.  The file has suffix `.dfa' and can be used for the  \n     description verification and debugging.  \n  \n   o \"w\" which means generation of warning instead of error for  \n     non-critical errors.  \n  \n   o \"ndfa\" which makes nondeterministic finite state automata.  \n  \n   o \"progress\" which means output of a progress bar showing how many  \n     states were generated so far for automaton being processed.  ",
  "define_reservation": " (define_reservation string string) names reservation (the first  \n   string) of cpu functional units (the 2nd string).  Sometimes unit  \n   reservations for different insns contain common parts.  In such  \n   case, you can describe common part and use its name (the 1st  \n   parameter) in regular expression in define_insn_reservation.  All  \n   define_reservations, define_cpu_units, and define_query_cpu_units  \n   should have unique names which may not be \"nothing\".  ",
  "define_insn_reservation": "**define_insn_reservation**",
  "define_attr": " Definition of an insn attribute.  \n   1st operand: name of the attribute  \n   2nd operand: comma-separated list of possible attribute values  \n   3rd operand: expression for the default value of the attribute.  ",
  "define_enum_attr": " Definition of an insn attribute that uses an existing enumerated type.  \n   1st operand: name of the attribute  \n   2nd operand: the name of the enumerated type  \n   3rd operand: expression for the default value of the attribute.  ",
  "attr": " Marker for the name of an attribute.  ",
  "set_attr": " For use in the last (optional) operand of DEFINE_INSN or DEFINE_PEEPHOLE and  \n   in DEFINE_ASM_INSN to specify an attribute to assign to insns matching that  \n   pattern.  \n  \n   (set_attr \"name\" \"value\") is equivalent to  \n   (set (attr \"name\") (const_string \"value\"))  ",
  "set_attr_alternative": " In the last operand of DEFINE_INSN and DEFINE_PEEPHOLE, this can be used to  \n   specify that attribute values are to be assigned according to the  \n   alternative matched.  \n  \n   The following three expressions are equivalent:  \n  \n   (set (attr \"att\") (cond [(eq_attrq \"alternative\" \"1\") (const_string \"a1\")  \n\t\t\t    (eq_attrq \"alternative\" \"2\") (const_string \"a2\")]  \n\t\t\t   (const_string \"a3\")))  \n   (set_attr_alternative \"att\" [(const_string \"a1\") (const_string \"a2\")  \n\t\t\t\t (const_string \"a3\")])  \n   (set_attr \"att\" \"a1,a2,a3\")",
  "eq_attr": " A conditional expression true if the value of the specified attribute of  \n   the current insn equals the specified value.  The first operand is the  \n   attribute name and the second is the comparison value.  ",
  "eq_attr_alt": " A special case of the above representing a set of alternatives.  The first  \n   operand is bitmap of the set, the second one is the default value.  ",
  "attr_flag": "**attr_flag**",
  "cond": " General conditional. The first operand is a vector composed of pairs of  \n   expressions.  The first element of each pair is evaluated, in turn.  \n   The value of the conditional is the second expression of the first pair  \n   whose first expression evaluates nonzero.  If none of the expressions is  \n   true, the second operand will be used as the value of the conditional.  ",
  "define_subst": " Definition of a pattern substitution meta operation on a DEFINE_EXPAND  \n   or a DEFINE_INSN.  Automatically generates new instances of DEFINE_INSNs  \n   that match the substitution pattern.  \n  \n   Operand:  \n   0: The name of the substitition template.  \n   1: Input template to match to see if a substitution is applicable.  \n   2: A C expression giving an additional condition for the generated  \n      new define_expand or define_insn.  \n   3: Output tempalate to generate via substitution.  \n  \n   Within a DEFINE_SUBST template, the meaning of some RTL expressions is  \n   different from their usual interpretation: a MATCH_OPERAND matches any  \n   expression tree with matching machine mode or with VOIDmode.  Likewise,  \n   MATCH_OP_DUP and MATCH_DUP match more liberally in a DEFINE_SUBST than  \n   in other RTL expressions.  MATCH_OPERATOR matches all common operators  \n   but also UNSPEC, UNSPEC_VOLATILE, and MATCH_OPERATORS from the input  \n   DEFINE_EXPAND or DEFINE_INSN.  ",
  "define_subst_attr": " Substitution attribute to apply a DEFINE_SUBST to a pattern.  \n  \n   Operand:  \n   0: The name of the subst-attribute.  \n   1: The name of the DEFINE_SUBST to be applied for this attribute.  \n   2: String to substitute for the subst-attribute name in the pattern  \n      name, for the case that the DEFINE_SUBST is not applied (i.e. the  \n      unmodified version of the pattern).  \n   3: String to substitute for the subst-attribute name in the pattern  \n      name, for the case that the DEFINE_SUBST is applied to the patten.  \n  \n   The use of DEFINE_SUBST and DEFINE_SUBST_ATTR is explained in the  \n   GCC internals manual, under \"RTL Templates Transformations\".  ",
  "include": "**include**",
  "define_constants": "**define_constants**",
  "define_c_enum": "**define_c_enum**",
  "define_enum": "**define_enum**",
  "define_mode_iterator": "**define_mode_iterator**",
  "define_mode_attr": "**define_mode_attr**",
  "define_code_iterator": "**define_code_iterator**",
  "define_code_attr": "**define_code_iterator**",
  "define_int_iterator": "**define_int_iterator**",
  "define_int_attr": "**define_int_iterator**",
  "REG_DEP_TRUE": " REG_DEP_TRUE is used in scheduler dependencies lists to represent a  \n   read-after-write dependency (i.e. a true data dependency).  This is  \n   here, not grouped with REG_DEP_ANTI and REG_DEP_OUTPUT, because some  \n   passes use a literal 0 for it.  ",
  "REG_DEAD": " The value in REG dies in this insn (i.e., it is not needed past  \n   this insn).  If REG is set in this insn, the REG_DEAD note may,  \n   but need not, be omitted.  ",
  "REG_INC": " The REG is autoincremented or autodecremented in this insn.  ",
  "REG_EQUIV": " Describes the insn as a whole; it says that the insn sets a  \n   register to a constant value or to be equivalent to a memory  \n   address.  If the register is spilled to the stack then the constant  \n   value should be substituted for it.  The contents of the REG_EQUIV  \n   is the constant value or memory address, which may be different  \n   from the source of the SET although it has the same value.  A  \n   REG_EQUIV note may also appear on an insn which copies a register  \n   parameter to a pseudo-register, if there is a memory address which  \n   could be used to hold that pseudo-register throughout the function.  ",
  "REG_EQUAL": " Like REG_EQUIV except that the destination is only momentarily  \n   equal to the specified rtx.  Therefore, it cannot be used for  \n   substitution; but it can be used for cse.  ",
  "REG_NONNEG": " The register is always nonnegative during the containing loop.  \n   This is used in branches so that decrement and branch instructions  \n   terminating on zero can be matched.  There must be an insn pattern  \n   in the md file named `decrement_and_branch_until_zero' or else this  \n   will never be added to any instructions.  ",
  "REG_UNUSED": " Identifies a register set in this insn and never used.  ",
  "REG_LABEL_TARGET": " Points to a CODE_LABEL.  Used by JUMP_INSNs to say that the CODE_LABEL  \n   contained in the REG_LABEL_TARGET note is a possible jump target of  \n   this insn.  This note is an INSN_LIST.  ",
  "REG_LABEL_OPERAND": " Points to a CODE_LABEL.  Used by any insn to say that the CODE_LABEL  \n   contained in the REG_LABEL_OPERAND note is used by the insn, but as an  \n   operand, not as a jump target (though it may indirectly be a jump  \n   target for a later jump insn).  This note is an INSN_LIST.  ",
  "REG_DEP_OUTPUT": " REG_DEP_OUTPUT and REG_DEP_ANTI are used in scheduler dependencies lists  \n   to represent write-after-write and write-after-read dependencies  \n   respectively.  ",
  "REG_DEP_ANTI": " REG_DEP_OUTPUT and REG_DEP_ANTI are used in scheduler dependencies lists  \n   to represent write-after-write and write-after-read dependencies  \n   respectively.  ",
  "REG_DEP_CONTROL": " REG_DEP_OUTPUT and REG_DEP_ANTI are used in scheduler dependencies lists  \n   to represent write-after-write and write-after-read dependencies  \n   respectively.  ",
  "REG_BR_PROB": " REG_BR_PROB is attached to JUMP_INSNs.  It has an  \n   integer value (in an INT_LIST).  For jumps, it is the probability  \n   that this is a taken branch. The integer represents a value of  \n   profile_probability type. Use to_reg_br_prob_note and from_reg_br_prob_note  \n   to extract the actual value.  ",
  "REG_NOALIAS": " Attached to a move insn which receives the result of a call; indicates that  \n   the call is malloc-like and that the pointer returned cannot alias anything  \n   else.  ",
  "REG_BR_PRED": " REG_BR_PRED is attached to JUMP_INSNs.  It contains  \n   CONCAT of two integer value.  First specifies the branch predictor  \n   that added the note, second specifies the predicted hitrate of  \n   branch in a fixed point arithmetic based on REG_BR_PROB_BASE.  ",
  "REG_FRAME_RELATED_EXPR": " Attached to insns that are RTX_FRAME_RELATED_P, but are too complex  \n   for DWARF to interpret what they imply.  The attached rtx is used  \n   instead of intuition.  ",
  "REG_CFA_DEF_CFA": " Attached to insns that are RTX_FRAME_RELATED_P, but are too complex  \n   for FRAME_RELATED_EXPR intuition.  The insn's first pattern must be  \n   a SET, and the destination must be the CFA register.  The attached  \n   rtx is an expression that defines the CFA.  In the simplest case, the  \n   rtx could be just the stack_pointer_rtx; more common would be a PLUS  \n   with a base register and a constant offset.  In the most complicated  \n   cases, this will result in a DW_CFA_def_cfa_expression with the rtx  \n   expression rendered in a dwarf location expression.  ",
  "REG_CFA_ADJUST_CFA": " Attached to insns that are RTX_FRAME_RELATED_P, but are too complex  \n   for FRAME_RELATED_EXPR intuition.  This note adjusts the expression  \n   from which the CFA is computed.  The attached rtx defines a new CFA  \n   expression, relative to the old CFA expression.  This rtx must be of  \n   the form (SET new-cfa-reg (PLUS old-cfa-reg const_int)).  If the note  \n   rtx is NULL, we use the first SET of the insn.  ",
  "REG_CFA_OFFSET": " Similar to FRAME_RELATED_EXPR, with the additional information that  \n   this is a save to memory, i.e. will result in DW_CFA_offset or the  \n   like.  The pattern or the insn should be a simple store relative to  \n   the CFA.  ",
  "REG_CFA_REGISTER": " Similar to FRAME_RELATED_EXPR, with the additional information that this  \n   is a save to a register, i.e. will result in DW_CFA_register.  The insn  \n   or the pattern should be simple reg-reg move.  ",
  "REG_CFA_EXPRESSION": " Attached to insns that are RTX_FRAME_RELATED_P, but are too complex  \n   for FRAME_RELATED_EXPR intuition.  This is a save to memory, i.e. will  \n   result in a DW_CFA_expression.  The pattern or the insn should be a  \n   store of a register to an arbitrary (non-validated) memory address.  ",
  "REG_CFA_VAL_EXPRESSION": " Attached to insns that are RTX_FRAME_RELATED_P, but are too complex  \n   for FRAME_RELATED_EXPR intuition.  The DWARF expression computes the value of  \n   the given register.  ",
  "REG_CFA_RESTORE": " Attached to insns that are RTX_FRAME_RELATED_P, with the information  \n   that this is a restore operation, i.e. will result in DW_CFA_restore  \n   or the like.  Either the attached rtx, or the destination of the insn's  \n   first pattern is the register to be restored.  ",
  "REG_CFA_NO_RESTORE": " Like CFA_RESTORE but without actually emitting CFI.  This can be  \n   used to tell the verification infrastructure that a register is  \n   saved without intending to restore it.  ",
  "REG_CFA_SET_VDRAP": " Attached to insns that are RTX_FRAME_RELATED_P, marks insn that sets  \n   vDRAP from DRAP.  If vDRAP is a register, vdrap_reg is initalized  \n   to the argument, if it is a MEM, it is ignored.  ",
  "REG_CFA_WINDOW_SAVE": " Attached to insns that are RTX_FRAME_RELATED_P, indicating a window  \n   save operation, i.e. will result in a DW_CFA_GNU_window_save.  \n   The argument is ignored.  ",
  "REG_CFA_FLUSH_QUEUE": " Attached to insns that are RTX_FRAME_RELATED_P, marks the insn as  \n   requiring that all queued information should be flushed *before* insn,  \n   regardless of what is visible in the rtl.  The argument is ignored.  \n   This is normally used for a call instruction which is not exposed to  \n   the rest of the compiler as a CALL_INSN.  ",
  "REG_CFA_NEGATE_RA_STATE": " Attached to insns that are RTX_FRAME_RELATED_P, indicating an authentication  \n   of the return address. Currently it's only used by AArch64.  \n   The argument is ignored.  ",
  "REG_EH_REGION": " Indicates what exception region an INSN belongs in.  This is used  \n   to indicate what region to which a call may throw.  REGION 0  \n   indicates that a call cannot throw at all.  REGION -1 indicates  \n   that it cannot throw, nor will it execute a non-local goto.  ",
  "REG_SAVE_NOTE": " Used by haifa-sched to save NOTE_INSN notes across scheduling.  ",
  "REG_NORETURN": " Indicates that a call does not return.  ",
  "REG_NON_LOCAL_GOTO": " Indicates that an indirect jump is a non-local goto instead of a  \n   computed goto.  ",
  "REG_SETJMP": " This kind of note is generated at each to `setjmp', and similar  \n   functions that can return twice.  ",
  "REG_TM": " This kind of note is generated at each transactional memory  \n   builtin, to indicate we need to generate transaction restart  \n   edges for this insn.  ",
  "REG_ARGS_SIZE": " Indicates the cumulative offset of the stack pointer accounting  \n   for pushed arguments.  This will only be generated when  \n   ACCUMULATE_OUTGOING_ARGS is false.  ",
  "REG_RETURNED": " Used for communication between IRA and caller-save.cc, indicates  \n   that the return value of a call can be used to reinitialize a  \n   pseudo reg.  ",
  "REG_STACK_CHECK": " Indicates the instruction is a stack check probe that should not  \n   be combined with other stack adjustments.  ",
  "REG_CALL_DECL": " Used to mark a call with the function decl called by the call.  \n   The decl might not be available in the call due to splitting of the call  \n   insn.  This note is a SYMBOL_REF.  ",
  "REG_UNTYPED_CALL": " Indicates that the call is an untyped_call.  These calls are special  \n   in that they set all of the target ABI's return value registers to a  \n   defined value without explicitly saying so.  For example, a typical  \n   untyped_call sequence has the form:  \n  \n       (call (mem (symbol_ref \"foo\")))  \n       (set (reg pseudo1) (reg result1))  \n       ...  \n       (set (reg pseudon) (reg resultn))  \n  \n   The ABI specifies that result1..resultn are clobbered by the call,  \n   but the RTL does not indicate that result1..resultn are the results  \n   of the call.  ",
  "REG_CALL_NOCF_CHECK": " Indicate that a call should not be verified for control-flow consistency.  \n   The target address of the call is assumed as a valid address and no check  \n   to validate a branch to the target address is needed.  The call is marked  \n   when a called function has a 'notrack' attribute.  This note is used by the  \n   compiler when the option -fcf-protection=branch is specified.  ",
  "REG_CALL_ARG_LOCATION": " The values passed to callee, for debuginfo purposes.  ",
  "NOTE_INSN_NAME": " Shorthand.  ",
  "NOTE_INSN_DELETED": " This note is used to get rid of an insn when it isn't safe to patch  \n   the insn out of the chain.  ",
  "NOTE_INSN_DELETED_LABEL": " Generated in place of user-declared labels when they are deleted.  ",
  "NOTE_INSN_DELETED_DEBUG_LABEL": " Similarly, but for labels that have been present in debug stmts  \n   earlier and thus will only appear with -g.  These must use different  \n   label namespace.  ",
  "NOTE_INSN_BLOCK_BEG": " These are used to mark the beginning and end of a lexical block.  \n   See NOTE_BLOCK and reorder_blocks.  ",
  "NOTE_INSN_BLOCK_END": " These are used to mark the beginning and end of a lexical block.  \n   See NOTE_BLOCK and reorder_blocks.  ",
  "NOTE_INSN_FUNCTION_BEG": " This note indicates the start of the real body of the function,  \n   i.e. the point just after all of the parms have been moved into  \n   their homes, etc.  ",
  "NOTE_INSN_PROLOGUE_END": " This marks the point immediately after the last prologue insn.  ",
  "NOTE_INSN_EPILOGUE_BEG": " This marks the point immediately prior to the first epilogue insn.  ",
  "NOTE_INSN_EH_REGION_BEG": " These note where exception handling regions begin and end.  \n   Uses NOTE_EH_HANDLER to identify the region in question.  ",
  "NOTE_INSN_EH_REGION_END": " These note where exception handling regions begin and end.  \n   Uses NOTE_EH_HANDLER to identify the region in question.  ",
  "NOTE_INSN_VAR_LOCATION": " The location of a variable.  ",
  "NOTE_INSN_BEGIN_STMT": " The beginning of a statement.  ",
  "NOTE_INSN_INLINE_ENTRY": " The entry point for an inlined function.  Its NOTE_BLOCK references  \n   the lexical block whose abstract origin is the inlined function.  ",
  "NOTE_INSN_BASIC_BLOCK": " Record the struct for the following basic block.  Uses  \n   NOTE_BASIC_BLOCK.  FIXME: Redundant with the basic block pointer  \n   now included in every insn.  NOTE: If there's no CFG anymore, in other words,  \n   if BLOCK_FOR_INSN () == NULL, NOTE_BASIC_BLOCK cannot be considered reliable  \n   anymore.  ",
  "NOTE_INSN_SWITCH_TEXT_SECTIONS": " Mark the inflection point in the instruction stream where we switch  \n   between hot and cold text sections.  ",
  "NOTE_INSN_CFI": " When emitting dwarf2 frame information, contains a directive that  \n   should be emitted.  ",
  "NOTE_INSN_CFI_LABEL": " When emitting dwarf2 frame information, contains the number of a debug  \n   label that should be emitted.  ",
  "NOTE_INSN_UPDATE_SJLJ_CONTEXT": " This note indicates that the function context must be updated if  \n   the Setjmp/Longjmp exception mechanism is used.  "
}