LOG : Parsing Complete
Error Happened
LOG : Type Checking Complete
example-conn-direct-bad-1.click:10:0-30:
Connection mismatch when trying to connect:
	this:
		ready : port ( IN high control REQ logic )
	that:
		ready : port ( OUT high control REQ logic )

Specifically:
example-conn-direct-bad-1.click:10:0-30:
Unsafe connection with Input cannot send
LOG : Parsing Complete
Error Happened
LOG : Type Checking Complete
example-conn-direct-bad.click:10:0-29:
Connection mismatch when trying to connect:
	this:
		clk : port ( OUT high clock REQ logic )
	that:
		ready : port ( IN high control REQ logic )

Specifically:
example-conn-direct-bad.click:10:0-29:
Unsafe connection with Incompatible intentions:
	Expected:
		clock
	Given:
		control
LOG : Parsing Complete
Error Happened
LOG : Type Checking Complete
example-conn-fanout-raw-bad.click:11:0-12:
The port "clk" is already in use.
LOG : Parsing Complete
Error Happened
LOG : Type Checking Complete
example-conn-fanout-type-err.click:10:0-44:
Connection mismatch when trying to connect:
	this:
		clk : port ( OUT high clock REQ logic )
	that:
		ready : port ( OUT high control REQ logic )

Specifically:
example-conn-fanout-type-err.click:10:0-44:
Unsafe Fan-OUT.
Wire #1 is unsafe:
	Directions are the same
LOG : Parsing Complete
LOG : Type Checking Complete
LOG : Synth-lification Complete
LOG : Modularisation Complete
LOG : Channelisation Complete
LOG : Normalisation Complete
LOG : Initial Pass to SystemVerilog Complete
LOG : Final Pass to SystemVerilog Complete
LOG : Pretty Printing
module system  
(
  output logic clk
);
// TO ADD
endmodule; 

module scrub  
(
  output logic[31:0] clean,
  input logic clk,
  input logic[31:0] dirty,
  input logic ready
);
// TO ADD
endmodule; 

module client  
(
  input logic clk,
  input logic[31:0] data_i,
  output logic[31:0] data_o,
  output logic ready
);
// TO ADD
endmodule; 

module client_d  
(
  input logic clk,
  input logic[31:0] data_i,
  output logic[31:0] data_o,
  output logic ready
);
// TO ADD
endmodule; 

module decider  
(
  input logic inA,
  input logic inB,
  output logic[1:0] out
);
// TO ADD
endmodule; 

module clone  
(
  input logic[1:0] in,
  output logic[1:0] outA,
  output logic[1:0] outB
);
// TO ADD
endmodule; 

module reduce  
(
  input logic[1:0] in,
  output logic out
);
// TO ADD
endmodule; 

module mux_scrub_dirty_clone_outA_client_data_o_client_d_data_o  
(
  input logic[1:0] control_outA,
  input logic[31:0] input_fan_1_data_o,
  input logic[31:0] input_fan_2_data_o,
  output logic[31:0] output_dirty
);
// TO ADD
endmodule; 

module Top ();
  wire logic fan_out_from_system_clk_to_scrub_clk_client_clk_client_d_clk;
  wire logic client_ready_decider_inA;
  wire logic client_d_ready_decider_inB;
  wire logic[1:0] decider_out_clone_in;
  wire logic[1:0] mux_scrub_dirty_clone_outA_client_data_o_client_d_data_o_control;
  wire logic[1:0] clone_outB_reduce_in;
  wire logic[31:0] mux_scrub_dirty_clone_outA_client_data_o_client_d_data_o_output;
  wire logic[31:0] mux_scrub_dirty_clone_outA_client_data_o_client_d_data_o_fanin_client_data_o_input_fan_2_data_o;
  wire logic reduce_out_scrub_ready;
  wire logic[31:0] mux_scrub_dirty_clone_outA_client_data_o_client_d_data_o_fanin_client_d_data_o_input_fan_1_data_o;
  wire logic[31:0] fan_out_from_scrub_clean_to_client_data_i_client_d_data_i;
  client_d lightclick_module_0
     (
       .clk(fan_out_from_system_clk_to_scrub_clk_client_clk_client_d_clk),
       .data_i(fan_out_from_scrub_clean_to_client_data_i_client_d_data_i),
       .data_o(mux_scrub_dirty_clone_outA_client_data_o_client_d_data_o_fanin_client_d_data_o_input_fan_1_data_o),
       .ready(client_d_ready_decider_inB)
     );
  client lightclick_module_1
     (
       .clk(fan_out_from_system_clk_to_scrub_clk_client_clk_client_d_clk),
       .data_i(fan_out_from_scrub_clean_to_client_data_i_client_d_data_i),
       .data_o(mux_scrub_dirty_clone_outA_client_data_o_client_d_data_o_fanin_client_data_o_input_fan_2_data_o),
       .ready(client_ready_decider_inA)
     );
  scrub lightclick_module_2
     (
       .clean(fan_out_from_scrub_clean_to_client_data_i_client_d_data_i),
       .clk(fan_out_from_system_clk_to_scrub_clk_client_clk_client_d_clk),
       .dirty(mux_scrub_dirty_clone_outA_client_data_o_client_d_data_o_output),
       .ready(reduce_out_scrub_ready)
     );
  reduce lightclick_module_3
     (
       .in(clone_outB_reduce_in),
       .out(reduce_out_scrub_ready)
     );
  clone lightclick_module_4
     (
       .in(decider_out_clone_in),
       .outA(mux_scrub_dirty_clone_outA_client_data_o_client_d_data_o_control),
       .outB(clone_outB_reduce_in)
     );
  mux_scrub_dirty_clone_outA_client_data_o_client_d_data_o lightclick_module_5
     (
       .control_outA(mux_scrub_dirty_clone_outA_client_data_o_client_d_data_o_control),
       .input_fan_1_data_o(mux_scrub_dirty_clone_outA_client_data_o_client_d_data_o_fanin_client_d_data_o_input_fan_1_data_o),
       .input_fan_2_data_o(mux_scrub_dirty_clone_outA_client_data_o_client_d_data_o_fanin_client_data_o_input_fan_2_data_o),
       .output_dirty(mux_scrub_dirty_clone_outA_client_data_o_client_d_data_o_output)
     );
  decider lightclick_module_6
     (
       .inA(client_ready_decider_inA),
       .inB(client_d_ready_decider_inB),
       .out(decider_out_clone_in)
     );
  system lightclick_module_7
     (
       .clk(fan_out_from_system_clk_to_scrub_clk_client_clk_client_d_clk)
     );

endmodule;
LOG : BYE
