
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 3.79

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: fifo_count[0]$_DFF_PN0_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.07    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    79    0.76    0.31    0.24    0.44 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.31    0.00    0.44 ^ fifo_count[0]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.44   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ fifo_count[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.26    0.26   library removal time
                                  0.26   data required time
-----------------------------------------------------------------------------
                                  0.26   data required time
                                 -0.44   data arrival time
-----------------------------------------------------------------------------
                                  0.18   slack (MET)


Startpoint: wr_data[32] (input port clocked by core_clock)
Endpoint: mem[4][0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     7    0.05    0.00    0.00    0.20 v wr_data[32] (in)
                                         wr_data[32] (net)
                  0.00    0.00    0.20 v _4043_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.06    0.19    0.39 v _4043_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0327_ (net)
                  0.06    0.00    0.39 v mem[4][0]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.39   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ mem[4][0]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: fifo_count[0]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.07    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    79    0.76    0.31    0.24    0.44 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.31    0.00    0.44 ^ fifo_count[0]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.44   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ fifo_count[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.06   10.06   library recovery time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -0.44   data arrival time
-----------------------------------------------------------------------------
                                  9.63   slack (MET)


Startpoint: fifo_count[4]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: fifo_count[4]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ fifo_count[4]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     5    0.05    0.22    0.51    0.51 ^ fifo_count[4]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         data_count[4] (net)
                  0.22    0.00    0.51 ^ _3188_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     8    0.06    0.24    0.20    0.71 v _3188_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _2704_ (net)
                  0.24    0.00    0.71 v _5498_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     7    0.09    0.42    0.48    1.19 v _5498_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _2751_ (net)
                  0.42    0.00    1.19 v _3190_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     4    0.06    0.29    0.25    1.43 ^ _3190_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0600_ (net)
                  0.29    0.00    1.43 ^ _3191_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     9    0.07    0.19    0.14    1.57 v _3191_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _0601_ (net)
                  0.19    0.00    1.57 v _3192_/I (gf180mcu_fd_sc_mcu9t5v0__inv_3)
    10    0.08    0.22    0.18    1.75 ^ _3192_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_3)
                                         _0602_ (net)
                  0.22    0.00    1.75 ^ _3193_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.09    0.19    0.20    1.95 ^ _3193_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _0603_ (net)
                  0.19    0.00    1.95 ^ _3194_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.10    0.40    0.32    2.27 ^ _3194_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _0604_ (net)
                  0.40    0.00    2.27 ^ _3195_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    12    0.15    0.56    0.43    2.70 ^ _3195_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _0001_ (net)
                  0.56    0.00    2.70 ^ _5480_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.09    0.38    3.07 v _5480_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _2710_ (net)
                  0.09    0.00    3.07 v _3199_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.09    0.22    3.29 v _3199_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0608_ (net)
                  0.09    0.00    3.29 v _3201_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     2    0.02    0.36    0.25    3.53 ^ _3201_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _0610_ (net)
                  0.36    0.00    3.53 ^ _3202_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.07    0.28    0.27    3.80 ^ _3202_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _0611_ (net)
                  0.28    0.00    3.80 ^ _3203_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    11    0.11    0.42    0.34    4.14 ^ _3203_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _2731_ (net)
                  0.42    0.00    4.14 ^ _3210_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.12    0.08    4.23 v _3210_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _2728_ (net)
                  0.12    0.00    4.23 v _5488_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.01    0.13    0.25    4.47 v _5488_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _2730_ (net)
                  0.13    0.00    4.47 v _5493_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.12    0.35    4.82 ^ _5493_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _2739_ (net)
                  0.12    0.00    4.82 ^ _3215_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.06    0.06    4.88 v _3215_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _2761_ (net)
                  0.06    0.00    4.88 v _5503_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.14    0.25    5.12 v _5503_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _2690_ (net)
                  0.14    0.00    5.12 v _5474_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     2    0.02    0.20    0.38    5.51 v _5474_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _2693_ (net)
                  0.20    0.00    5.51 v _3167_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.20    0.17    5.68 ^ _3167_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _2682_ (net)
                  0.20    0.00    5.68 ^ _3169_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.12    0.09    5.76 v _3169_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _2684_ (net)
                  0.12    0.00    5.76 v _3170_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.00    0.05    0.31    6.08 ^ _3170_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         next_count[4] (net)
                  0.05    0.00    6.08 ^ fifo_count[4]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  6.08   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ fifo_count[4]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.13    9.87   library setup time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                 -6.08   data arrival time
-----------------------------------------------------------------------------
                                  3.79   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: fifo_count[0]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.07    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    79    0.76    0.31    0.24    0.44 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.31    0.00    0.44 ^ fifo_count[0]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.44   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ fifo_count[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.06   10.06   library recovery time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -0.44   data arrival time
-----------------------------------------------------------------------------
                                  9.63   slack (MET)


Startpoint: fifo_count[4]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: fifo_count[4]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ fifo_count[4]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     5    0.05    0.22    0.51    0.51 ^ fifo_count[4]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         data_count[4] (net)
                  0.22    0.00    0.51 ^ _3188_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     8    0.06    0.24    0.20    0.71 v _3188_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _2704_ (net)
                  0.24    0.00    0.71 v _5498_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     7    0.09    0.42    0.48    1.19 v _5498_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _2751_ (net)
                  0.42    0.00    1.19 v _3190_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     4    0.06    0.29    0.25    1.43 ^ _3190_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0600_ (net)
                  0.29    0.00    1.43 ^ _3191_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     9    0.07    0.19    0.14    1.57 v _3191_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _0601_ (net)
                  0.19    0.00    1.57 v _3192_/I (gf180mcu_fd_sc_mcu9t5v0__inv_3)
    10    0.08    0.22    0.18    1.75 ^ _3192_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_3)
                                         _0602_ (net)
                  0.22    0.00    1.75 ^ _3193_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.09    0.19    0.20    1.95 ^ _3193_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _0603_ (net)
                  0.19    0.00    1.95 ^ _3194_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.10    0.40    0.32    2.27 ^ _3194_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _0604_ (net)
                  0.40    0.00    2.27 ^ _3195_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    12    0.15    0.56    0.43    2.70 ^ _3195_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _0001_ (net)
                  0.56    0.00    2.70 ^ _5480_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.09    0.38    3.07 v _5480_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _2710_ (net)
                  0.09    0.00    3.07 v _3199_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.09    0.22    3.29 v _3199_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0608_ (net)
                  0.09    0.00    3.29 v _3201_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     2    0.02    0.36    0.25    3.53 ^ _3201_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _0610_ (net)
                  0.36    0.00    3.53 ^ _3202_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.07    0.28    0.27    3.80 ^ _3202_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _0611_ (net)
                  0.28    0.00    3.80 ^ _3203_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    11    0.11    0.42    0.34    4.14 ^ _3203_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _2731_ (net)
                  0.42    0.00    4.14 ^ _3210_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.12    0.08    4.23 v _3210_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _2728_ (net)
                  0.12    0.00    4.23 v _5488_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.01    0.13    0.25    4.47 v _5488_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _2730_ (net)
                  0.13    0.00    4.47 v _5493_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.12    0.35    4.82 ^ _5493_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _2739_ (net)
                  0.12    0.00    4.82 ^ _3215_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.06    0.06    4.88 v _3215_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _2761_ (net)
                  0.06    0.00    4.88 v _5503_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.14    0.25    5.12 v _5503_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _2690_ (net)
                  0.14    0.00    5.12 v _5474_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     2    0.02    0.20    0.38    5.51 v _5474_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _2693_ (net)
                  0.20    0.00    5.51 v _3167_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.20    0.17    5.68 ^ _3167_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _2682_ (net)
                  0.20    0.00    5.68 ^ _3169_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.12    0.09    5.76 v _3169_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _2684_ (net)
                  0.12    0.00    5.76 v _3170_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.00    0.05    0.31    6.08 ^ _3170_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         next_count[4] (net)
                  0.05    0.00    6.08 ^ fifo_count[4]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  6.08   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ fifo_count[4]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.13    9.87   library setup time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                 -6.08   data arrival time
-----------------------------------------------------------------------------
                                  3.79   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.05e-01   1.88e-02   3.49e-07   1.24e-01  27.2%
Combinational          2.58e-01   7.23e-02   7.27e-07   3.31e-01  72.8%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.63e-01   9.11e-02   1.08e-06   4.54e-01 100.0%
                          80.0%      20.0%       0.0%
