Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Jun 14 17:38:02 2023
| Host         : DESKTOP-F1T6GG3 running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 66
+-----------+------------------+--------------------------------+------------+
| Rule      | Severity         | Description                    | Violations |
+-----------+------------------+--------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell    | 10         |
| TIMING-16 | Warning          | Large setup violation          | 23         |
| TIMING-20 | Warning          | Non-clocked latch              | 32         |
| LATCH-1   | Advisory         | Existing latches in the design | 1          |
+-----------+------------------+--------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_P3/FSM_onehot_current_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_P3/FSM_onehot_current_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_P3/FSM_onehot_current_state_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_P3/FSM_onehot_current_state_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_P3/FSM_onehot_current_state_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_contr/sreg_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_contr/sreg_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_contr/sreg_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_syncro/s_out_reg_srl2/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_syncro/sreg_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.037 ns between Inst_P3/k_reg[5]/C (clocked by CLK2) and Inst_P3/k_reg[11]/D (clocked by CLK2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.058 ns between Inst_P3/k_reg[5]/C (clocked by CLK2) and Inst_P3/k_reg[9]/D (clocked by CLK2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.061 ns between Inst_P3/k_reg[5]/C (clocked by CLK2) and Inst_P3/k_reg[12]/D (clocked by CLK2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.077 ns between Inst_P3/k_reg[5]/C (clocked by CLK2) and Inst_P3/k_reg[14]/D (clocked by CLK2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.142 ns between Inst_P3/k_reg[1]_replica/C (clocked by CLK2) and Inst_P3/k_reg[4]/D (clocked by CLK2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.151 ns between Inst_P3/k_reg[5]/C (clocked by CLK2) and Inst_P3/k_reg[15]/D (clocked by CLK2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.152 ns between Inst_P3/k_reg[1]_replica/C (clocked by CLK2) and Inst_P3/k_reg[3]/D (clocked by CLK2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.172 ns between Inst_P3/k_reg[5]/C (clocked by CLK2) and Inst_P3/k_reg[13]/D (clocked by CLK2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.174 ns between Inst_P3/k_reg[5]/C (clocked by CLK2) and Inst_P3/k_reg[16]/D (clocked by CLK2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.190 ns between Inst_P3/k_reg[5]/C (clocked by CLK2) and Inst_P3/k_reg[18]/D (clocked by CLK2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.264 ns between Inst_P3/k_reg[5]/C (clocked by CLK2) and Inst_P3/k_reg[19]/D (clocked by CLK2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.285 ns between Inst_P3/k_reg[5]/C (clocked by CLK2) and Inst_P3/k_reg[17]/D (clocked by CLK2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.288 ns between Inst_P3/k_reg[5]/C (clocked by CLK2) and Inst_P3/k_reg[20]/D (clocked by CLK2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.304 ns between Inst_P3/k_reg[5]/C (clocked by CLK2) and Inst_P3/k_reg[22]/D (clocked by CLK2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.378 ns between Inst_P3/k_reg[5]/C (clocked by CLK2) and Inst_P3/k_reg[23]/D (clocked by CLK2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.399 ns between Inst_P3/k_reg[5]/C (clocked by CLK2) and Inst_P3/k_reg[21]/D (clocked by CLK2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.402 ns between Inst_P3/k_reg[5]/C (clocked by CLK2) and Inst_P3/k_reg[24]/D (clocked by CLK2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.418 ns between Inst_P3/k_reg[5]/C (clocked by CLK2) and Inst_P3/k_reg[26]/D (clocked by CLK2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.492 ns between Inst_P3/k_reg[5]/C (clocked by CLK2) and Inst_P3/k_reg[27]/D (clocked by CLK2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.513 ns between Inst_P3/k_reg[5]/C (clocked by CLK2) and Inst_P3/k_reg[25]/D (clocked by CLK2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.629 ns between Inst_P3/k_reg[5]/C (clocked by CLK2) and Inst_P3/k_reg[28]/D (clocked by CLK2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.645 ns between Inst_P3/k_reg[5]/C (clocked by CLK2) and Inst_P3/k_reg[30]/D (clocked by CLK2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.740 ns between Inst_P3/k_reg[5]/C (clocked by CLK2) and Inst_P3/k_reg[29]/D (clocked by CLK2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch Inst_P3/a_reg[0] cannot be properly analyzed as its control pin Inst_P3/a_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch Inst_P3/tiempo_inicio_reg[0] cannot be properly analyzed as its control pin Inst_P3/tiempo_inicio_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch Inst_P3/tiempo_inicio_reg[10] cannot be properly analyzed as its control pin Inst_P3/tiempo_inicio_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch Inst_P3/tiempo_inicio_reg[11] cannot be properly analyzed as its control pin Inst_P3/tiempo_inicio_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch Inst_P3/tiempo_inicio_reg[12] cannot be properly analyzed as its control pin Inst_P3/tiempo_inicio_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch Inst_P3/tiempo_inicio_reg[13] cannot be properly analyzed as its control pin Inst_P3/tiempo_inicio_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch Inst_P3/tiempo_inicio_reg[14] cannot be properly analyzed as its control pin Inst_P3/tiempo_inicio_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch Inst_P3/tiempo_inicio_reg[15] cannot be properly analyzed as its control pin Inst_P3/tiempo_inicio_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch Inst_P3/tiempo_inicio_reg[16] cannot be properly analyzed as its control pin Inst_P3/tiempo_inicio_reg[16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch Inst_P3/tiempo_inicio_reg[17] cannot be properly analyzed as its control pin Inst_P3/tiempo_inicio_reg[17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch Inst_P3/tiempo_inicio_reg[18] cannot be properly analyzed as its control pin Inst_P3/tiempo_inicio_reg[18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch Inst_P3/tiempo_inicio_reg[19] cannot be properly analyzed as its control pin Inst_P3/tiempo_inicio_reg[19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch Inst_P3/tiempo_inicio_reg[1] cannot be properly analyzed as its control pin Inst_P3/tiempo_inicio_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch Inst_P3/tiempo_inicio_reg[20] cannot be properly analyzed as its control pin Inst_P3/tiempo_inicio_reg[20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch Inst_P3/tiempo_inicio_reg[21] cannot be properly analyzed as its control pin Inst_P3/tiempo_inicio_reg[21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch Inst_P3/tiempo_inicio_reg[22] cannot be properly analyzed as its control pin Inst_P3/tiempo_inicio_reg[22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch Inst_P3/tiempo_inicio_reg[23] cannot be properly analyzed as its control pin Inst_P3/tiempo_inicio_reg[23]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch Inst_P3/tiempo_inicio_reg[24] cannot be properly analyzed as its control pin Inst_P3/tiempo_inicio_reg[24]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch Inst_P3/tiempo_inicio_reg[25] cannot be properly analyzed as its control pin Inst_P3/tiempo_inicio_reg[25]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch Inst_P3/tiempo_inicio_reg[26] cannot be properly analyzed as its control pin Inst_P3/tiempo_inicio_reg[26]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch Inst_P3/tiempo_inicio_reg[27] cannot be properly analyzed as its control pin Inst_P3/tiempo_inicio_reg[27]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch Inst_P3/tiempo_inicio_reg[28] cannot be properly analyzed as its control pin Inst_P3/tiempo_inicio_reg[28]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch Inst_P3/tiempo_inicio_reg[29] cannot be properly analyzed as its control pin Inst_P3/tiempo_inicio_reg[29]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch Inst_P3/tiempo_inicio_reg[2] cannot be properly analyzed as its control pin Inst_P3/tiempo_inicio_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch Inst_P3/tiempo_inicio_reg[30] cannot be properly analyzed as its control pin Inst_P3/tiempo_inicio_reg[30]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch Inst_P3/tiempo_inicio_reg[3] cannot be properly analyzed as its control pin Inst_P3/tiempo_inicio_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch Inst_P3/tiempo_inicio_reg[4] cannot be properly analyzed as its control pin Inst_P3/tiempo_inicio_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch Inst_P3/tiempo_inicio_reg[5] cannot be properly analyzed as its control pin Inst_P3/tiempo_inicio_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch Inst_P3/tiempo_inicio_reg[6] cannot be properly analyzed as its control pin Inst_P3/tiempo_inicio_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch Inst_P3/tiempo_inicio_reg[7] cannot be properly analyzed as its control pin Inst_P3/tiempo_inicio_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch Inst_P3/tiempo_inicio_reg[8] cannot be properly analyzed as its control pin Inst_P3/tiempo_inicio_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch Inst_P3/tiempo_inicio_reg[9] cannot be properly analyzed as its control pin Inst_P3/tiempo_inicio_reg[9]/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 32 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


