// ARGS: --verilog adders/adder_d0/add_d0.v --protocol adders/adder_d0/add_d0.prot
// RETURN: 101
trace {
    add_combinational_illegal_observation_in_assertion(10, 20, 30);
}
