$date
	Thu Oct 20 15:31:00 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module l7q3_tb $end
$var wire 4 ! e [3:0] $end
$var reg 4 " b [3:0] $end
$scope module foo $end
$var wire 4 # b [3:0] $end
$var wire 4 $ e [3:0] $end
$scope module stage0 $end
$var wire 8 % i [7:0] $end
$var wire 3 & s [2:0] $end
$var reg 1 ' f $end
$upscope $end
$scope module stage1 $end
$var wire 8 ( i [7:0] $end
$var wire 3 ) s [2:0] $end
$var reg 1 * f $end
$upscope $end
$scope module stage2 $end
$var wire 8 + i [7:0] $end
$var wire 3 , s [2:0] $end
$var reg 1 - f $end
$upscope $end
$scope module stage3 $end
$var wire 8 . i [7:0] $end
$var wire 3 / s [2:0] $end
$var reg 1 0 f $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
10
b0 /
b11111 .
1-
b0 ,
b10101 +
0*
b0 )
b110 (
0'
b0 &
b11000 %
b11 $
b0 #
b0 "
b11 !
$end
#20
00
1*
b100 !
b100 $
0-
b0 .
b11100 %
b10011 (
b1010 +
b1 "
b1 #
#40
b101 !
b101 $
10
b11111 .
b11000 %
b1 &
b110 (
b1 )
b10101 +
b1 ,
b1 /
b10 "
b10 #
#60
00
b110 !
b110 $
1-
b0 .
b11100 %
b10011 (
b1010 +
b11 "
b11 #
#80
10
1*
b111 !
b111 $
1-
b11111 .
b11000 %
b10 &
b110 (
b10 )
b10101 +
b10 ,
b10 /
b100 "
b100 #
#100
0*
0-
00
b1000 !
b1000 $
1'
b0 .
b11100 %
b10011 (
b1010 +
b101 "
b101 #
#120
b1001 !
b1001 $
10
b11111 .
b11000 %
b11 &
b110 (
b11 )
b10101 +
b11 ,
b11 /
b110 "
b110 #
#140
00
b1010 !
b1010 $
1-
b0 .
b11100 %
b10011 (
b1010 +
b111 "
b111 #
#160
10
b1011 !
b1011 $
1-
b11111 .
b11000 %
b100 &
b110 (
b100 )
b10101 +
b100 ,
b100 /
b1000 "
b1000 #
#180
0-
00
b1100 !
b1100 $
1*
b0 .
b11100 %
b10011 (
b1010 +
b1001 "
b1001 #
#200
