// Seed: 2763600320
module module_0;
  parameter id_1 = -1;
  logic [1  &&  -1 : 1] id_2;
  assign module_1.id_7 = 0;
  assign id_2 = ~id_1;
endmodule
module module_1 (
    input supply1 id_0,
    output wand id_1,
    input wire id_2,
    output wand id_3,
    input tri id_4,
    output tri1 id_5,
    output wor id_6,
    input tri id_7
);
  wire id_9;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_0 = 32'd91
) (
    output tri1 _id_0,
    output supply1 id_1,
    output tri1 id_2,
    output tri1 id_3,
    input tri id_4,
    output wor id_5,
    input wor id_6,
    input wor id_7,
    output supply0 id_8,
    input supply0 id_9,
    input tri1 id_10,
    output wor id_11,
    output tri1 id_12,
    output tri0 id_13
);
  logic [-1 : id_0] id_15;
  ;
  logic id_16 = 1;
  logic [1 : 1 'b0] id_17, id_18, id_19;
  module_0 modCall_1 ();
  parameter id_20 = -1;
  wor id_21 = id_15[-1] && id_16;
endmodule
