######################################################################
#
# EE-577b 2020 FALL
# : DesignCompiler synthesis script
#   modified by Linyi Hong
#
# use this script as a template for synthesizing combinational logic
#
######################################################################

define_design_lib WORK -path ./WORK

# Setting variable for design_name. (top module name)
set design_name cardinal_mesh;

## For NCSUFreePDK45nm library
set search_path [ list . \
                  ./include \
                  ./netlist \
                  /home/scf-22/ee577/NCSU45PDK/FreePDK45/osu_soc/lib/files ]
set target_library { gscl45nm.db };
set synthetic_library [list dw_foundation.sldb standard.sldb ];
set link_library [list * gscl45nm.db dw_foundation.sldb standard.sldb];

## Degine the time unit
set_units -time ns;

analyze -format verilog -work WORK ./netlist/cardinal_router_syn.v
elaborate cardinal_router -library WORK
set_dont_touch [get_designs cardinal_router]

set my_rtl_list [list \
  "./src/cardinal_mesh.v" \
]

foreach f $my_rtl_list {
  analyze -format verilog -work WORK $f
}

elaborate $design_name -library WORK
list_designs

# Reading source verilog file.
# copy your verilog file into ./src/ before synthesis.
# read_verilog ./src/cardinal_cmp.v;

# Setting $design_name as current working design.
# Use this command before setting any constraints.
current_design $design_name ;

# If you have multiple instances of the same module,
# use this so that DesignCompiler optimizes each instance separately.
uniquify ;

# Linking your design into the cells in standard cell libraries.
# This command checks whether your design can be compiled
link ;

# Create a clock with period of 5.
# create_clock -name CLK -period 5.0 -waveform [list 0 2.5] [get_ports clk]
create_clock -period 17.0 -name CLK [get_ports clk];

# ====== Clock Latency ======
set_clock_latency 0.5 CLK;

# Setting timing constraints for combinational logic.
# Specifying maximum delay from inputs to outputs
set_input_delay 1.0 -clock CLK [all_inputs];
set_output_delay 1.0 -clock CLK [all_outputs];

# "check_design" checks the internal representation of the
# current design for consistency and issues error and
# warning messages as appropriate.
check_design > report/$design_name.check_design ;

# Perforing synthesis and optimization on the current_design.
compile ;

# For better synthesis result, use "compile_ultra" command.
# compile_ultra is doing automatic ungrouping during optimization,
# therefore sometimes it's hard to figure out the critical path 
# from the synthesized netlist.
# So, use "compile" command for now.

# Writing the synthesis result into Synopsys db format.
# You can read the saved db file into DesignCompiler later using
# "read_db" command for further analysis (timing, area...).
#write -xg_force_db -format db -hierarchy -out db/$design_name.db ;

# Generating timing and are report of the synthezied design.
report_timing > report/$design_name.timing ;
report_area > report/$design_name.area ;
report_power > report/$design_name.power ;

# Writing synthesized gate-level verilog netlist.
# This verilog netlist will be used for post-synthesis gate-level simulation.
change_names -rules verilog -hierarchy ;
write -format verilog -hierarchy -out netlist/${design_name}_syn.v ;

# Writing Standard Delay Format (SDF) back-annotation file.
# This delay information can be used for post-synthesis simulation.
write_sdf netlist/${design_name}_syn.sdf;
write_sdc netlist/${design_name}_syn.sdc;

