


## **CRU**  
- Simplified Block Diagram 
![alt text](IMG/image_2.png)

### **Clock**
![alt text](IMG/image_22.png)
![alt text](IMG/image_1.png)
![alt text](IMG/image.png)
![alt text](IMG/image_20.png)
### **PCIe DMA**

–û—Å–Ω–æ–≤–Ω–æ–π –ø–æ—Ç–æ–∫ –¥–∞–Ω–Ω—ã—Ö –ø–µ—Ä–µ–¥–∞—ë—Ç—Å—è —á–µ—Ä–µ–∑ –∏–Ω—Ç–µ—Ä—Ñ–µ–π—Å DMA –¥–ª—è –ø–µ—Ä–µ–º–µ—â–µ–Ω–∏—è –¥–∞–Ω–Ω—ã—Ö –æ—Ç FEE (Front-End Electronics) –≤ –ø–∞–º—è—Ç—å FLP (First Level Processor).   

CRU –∏—Å–ø–æ–ª—å–∑—É–µ—Ç PCIe Gen 3 √ó 16 –∏–Ω—Ç–µ—Ä—Ñ–µ–π—Å –¥–ª—è —Å–≤—è–∑–∏ —Å FLP. 
    –ò—Å–ø–æ–ª—å–∑—É—é—Ç—Å—è –¥–≤–∞ BAR –∏–Ω—Ç–µ—Ä—Ñ–µ–π—Å–∞: BAR0 –∏ BAR2.
    BAR0 –∑–∞–Ω–∏–º–∞–µ—Ç—Å—è DMA-–æ–ø–µ—Ä–∞—Ü–∏—è–º–∏, –ø–µ—Ä–µ–¥–∞—ë—Ç –¥–µ—Å–∫—Ä–∏–ø—Ç–æ—Ä—ã —Å—Ç—Ä–∞–Ω–∏—Ü –∏ —Å–ª–µ–¥–∏—Ç –∑–∞ —Å—Ç–∞—Ç—É—Å–æ–º —Å–±–æ—Ä–∞ –¥–∞–Ω–Ω—ã—Ö.
    BAR2 –∏—Å–ø–æ–ª—å–∑—É–µ—Ç—Å—è –¥–ª—è –Ω–∞—Å—Ç—Ä–æ–π–∫–∏ –∫–æ–Ω—Ñ–∏–≥—É—Ä–∞—Ü–∏–∏ –∏ –º–æ–Ω–∏—Ç–æ—Ä–∏–Ω–≥–∞ –¥—Ä—É–≥–∏—Ö –∫–æ–º–ø–æ–Ω–µ–Ω—Ç–æ–≤ –ø—Ä–æ—à–∏–≤–∫–∏.
## üü¢ 05 - LTU - CRU
[alt text](https://indico.cern.ch/event/863071/contributions/3738822/attachments/2044868/3425551/Alice_TTCPON_for_ACES_2020.pdf)
[text](https://twiki.cern.ch/twiki/pub/ALICE/CruHwFwSwDev/CRU_Specification_v0.7.pdf)

![alt text](IMG/image_21.png)


### üü¢ 02 - GBT



–£ –Ω–∞—Å –µ—Å—Ç—å –¥–≤–∞ —Ç–∏–ø–∞ —Ä–∞–º–µ–∫ 
![alt text](IMG/image_5.png)
![alt text](IMG/image_6.png) 

![alt text](IMG/image_7.png) 

–ö–∞–∫ —ç—Ç–æ —Ä–∞–±–æ—Ç–∞–µ—Ç?
–î–µ—Ç–µ–∫—Ç–æ—Ä—ã –ø–µ—Ä–µ–¥–∞—é—Ç –¥–∞–Ω–Ω—ã–µ –∫ CRU (Central Readout Unit).
–ï—Å–ª–∏ isdatasel = 1, –ø–µ—Ä–µ–¥–∞—é—Ç—Å—è —Ñ–∏–∑–∏—á–µ—Å–∫–∏–µ —Å–æ–±—ã—Ç–∏—è.
–ï—Å–ª–∏ isdatasel = 0, CRU –æ–ø—Ä–µ–¥–µ–ª—è–µ—Ç —É–ø—Ä–∞–≤–ª—è—é—â–∏–µ –∫–æ–º–∞–Ω–¥—ã –ø–æ —Å—Ç–∞—Ä—à–∏–º –±–∏—Ç–∞–º –¥–∞–Ω–Ω—ã—Ö.
CRU –∏–∑–≤–ª–µ–∫–∞–µ—Ç SWT –∏ –æ—Ç–ø—Ä–∞–≤–ª—è–µ—Ç –µ–≥–æ –≤ FIFO, –¥–æ—Å—Ç—É–ø–Ω—ã–π –¥–ª—è —Å–∏—Å—Ç–µ–º—ã —É–ø—Ä–∞–≤–ª–µ–Ω–∏—è DCS.


![–∞–∞](IMG/image_8.png) 
–§–∏–∑–∏—á–µ—Å–∫–∏–µ –¥–∞–Ω–Ω—ã–µ –æ–±–æ–∑–Ω–∞—á–µ–Ω—ã —Ñ–ª–∞–≥–æ–º isdatasel = 1, –∞ —É–ø—Ä–∞–≤–ª—è—é—â–∏–µ –∫–æ–º–∞–Ω–¥—ã (IDLE, SOP, EOP, SWT) –∏–º–µ—é—Ç —Ñ–ª–∞–≥ isdatasel = 0 –∏ —Å–æ–¥–µ—Ä–∂–∞—Ç –¥—Ä—É–≥–æ–π –∑–∞–≥–æ–ª–æ–≤–æ–∫, –∫–æ—Ç–æ—Ä—ã–π —Ö—Ä–∞–Ω–∏—Ç—Å—è –≤ –ø–æ–ª–µ –¥–∞–Ω–Ω—ã—Ö GBT.
The CRU extracts the SWT information from the data stream before it reaches the DMA engine
and stores it in a dedicated FIFO which is accessed by DCS.

??? Header success
    ![–∞–∞](IMG/image_9.png) 

??? Frame detection
    ![–∞–∞](IMG/image_10.png)

??? is data 
    ![–∞–∞](IMG/image_11.png)

#### üü¢ 02.1 Data Frame & Encodings
??? success
    ![–∞–∞](IMG/image_13.png) 
    ![–∞–∞](IMG/image_19.png)
#### üü¢ 02.2 Usual Latency
??? success
    ![–∞–∞](IMG/image_14.png)
    ![–∞–∞](IMG/image_17.png)
    ![–∞–∞](IMG/image_18.png)
#### üü¢ 02.3 GBT Tx GBT Rx
??? success
    ![–∞–∞](IMG/image_15.png) 
#### üü¢ 02.4 Single-Link Example Design
??? success
    ![–∞–∞](IMG/image_16.png) 
    Tx (–ø–µ—Ä–µ–¥–∞—Ç—á–∏–∫) –ø–æ–¥–∫–ª—é—á–∞–µ—Ç—Å—è –∫ Pattern Generator, –∫–æ—Ç–æ—Ä—ã–π —Å–æ–∑–¥–∞—ë—Ç —Ç–µ—Å—Ç–æ–≤—ã–π —Å–∏–≥–Ω–∞–ª.
    Rx (–ø—Ä–∏—ë–º–Ω–∏–∫) –ø–æ–¥–∫–ª—é—á–∞–µ—Ç—Å—è –∫ Pattern Checker, –∫–æ—Ç–æ—Ä—ã–π –ø—Ä–æ–≤–µ—Ä—è–µ—Ç –ø—Ä–∞–≤–∏–ª—å–Ω–æ—Å—Ç—å –ø–µ—Ä–µ–¥–∞—á–∏.


#### üü¢ 03.1 - GBT-SWT (Single Word Transfer)
–û—Å–Ω–æ–≤–∞:

- –ò—Å–ø–æ–ª—å–∑—É–µ—Ç—Å—è —Ç–æ–ª—å–∫–æ –≤ ALICE –¥–ª—è –ø–µ—Ä–µ–¥–∞—á–∏ –æ–¥–∏–Ω–æ—á–Ω–æ–≥–æ —Å–ª–æ–≤–∞ –∫–æ–Ω—Ñ–∏–≥—É—Ä–∞—Ü–∏–∏. 
- –ü–æ–∑–≤–æ–ª—è–µ—Ç –ø–µ—Ä–µ–¥–∞–≤–∞—Ç—å –∫–æ–Ω—Ñ–∏–≥—É—Ä–∞—Ü–∏–æ–Ω–Ω—ã–µ –∫–æ–º–∞–Ω–¥—ã –Ω–∞–º–Ω–æ–≥–æ –±—ã—Å—Ç—Ä–µ–µ, —á–µ–º GBT-EC.
- –ò—Å–ø–æ–ª—å–∑—É–µ—Ç –∫–∞–Ω–∞–ª GBT-DATA, –∫–æ—Ç–æ—Ä—ã–π –º–æ–∂–µ—Ç –ø–µ—Ä–µ–¥–∞–≤–∞—Ç—å –¥–∞–Ω–Ω—ã–µ —Å–æ —Å–∫–æ—Ä–æ—Å—Ç—å—é 3200 –ú–±–∏—Ç/—Å (80*40Mhz) (–≤ 40 —Ä–∞–∑ –±—ã—Å—Ç—Ä–µ–µ, —á–µ–º GBT-EC).

–ö–∞–∫ —Ä–∞–±–æ—Ç–∞–µ—Ç:

- FPGA –Ω–∞ –¥–µ—Ç–µ–∫—Ç–æ—Ä–µ —Ñ–æ—Ä–º–∏—Ä—É–µ—Ç –∫–æ–º–∞–Ω–¥—É SWT (0x3).
- CRU –ø–æ–ª—É—á–∞–µ—Ç –ø–æ—Ç–æ–∫ –¥–∞–Ω–Ω—ã—Ö –∏ –≤—ã–¥–µ–ª—è–µ—Ç –∏–∑ –Ω–µ–≥–æ –∫–æ–º–∞–Ω–¥—ã —É–ø—Ä–∞–≤–ª–µ–Ω–∏—è.
- CRU —Å–æ—Ö—Ä–∞–Ω—è–µ—Ç –ø–æ–ª—É—á–µ–Ω–Ω—ã–µ –∫–æ–º–∞–Ω–¥—ã –≤ FIFO, –≥–¥–µ –æ–Ω–∏ —Å—Ç–∞–Ω–æ–≤—è—Ç—Å—è –¥–æ—Å—Ç—É–ø–Ω—ã–º–∏ –¥–ª—è DCS (–¥–µ—Ç–µ–∫—Ç–æ—Ä–Ω–æ–π —Å–∏—Å—Ç–µ–º—ã —É–ø—Ä–∞–≤–ª–µ–Ω–∏—è).

–ö–∞–∫ –≤—ã–≥–ª—è–¥–∏—Ç –ø–∞–∫–∞–µ—Ç:

![alt text](IMG/image_4.png)
#### üü¢ 03.2 - FLP - FE
[text](https://twiki.cern.ch/twiki/pub/ALICE/CruHwFwSwDev/CRU_Specification_v0.7.pdf) 
SOP (Start of Packet)
??? XXXX 
    ![–∞–∞](IMG/image_25.png)













### üü¢ 05 - LTU - CTP 
![alt text](IMG/image_24.png)
[text](https://indico.cern.ch/event/863071/contributions/3738822/attachments/2044868/3425551/Alice_TTCPON_for_ACES_2020.pdf)

#### BYSY 
CRU –ì–æ–≤–æ—Ä–∏—Ç—å —á—Ç–æ –º—ã –ø—Ö–∞–µ–º —É–∂–µ –º–Ω–æ–≥–æ –¥–∞–Ω–Ω—ã—Ö
![alt text](IMG/image_26.png)

### üü¢ Heart Beat Frames (inside fpl - cru)
![alt text](IMG/image_23.png)

### üü¢ 999 - ToDo

- **–í –∫–æ–Ω—É–µ –æ–∑–Ω–∞–∫–æ–º–∏—Ç—å—Å—è —Å –µ—Ç–∏–º –¥–æ–∫—É–º–µ–Ω—Ç–æ–º:** https://physics.bu.edu/~hazen/GLIB/gbt_fpga/tags/gbt_fpga_3_0_0/doc/GBT_FPGA%20_User_Guide_v1_0.pdf

## üü¢ 00 - links

- [üìÑImplementing CERN GBT and lpGBTlink arrays in Intel Arria 10 FPGA](../ALL_PDF_CERN/Implem_CERN_GBT_and_lpGBTlink_Intel_Arria_10.pdf)
- [üìÑCRU](../ALL_PDF_CERN/CRU.pdf)
- [üìÑSebastian indico (SWT)](../ALL_PDF_CERN/Sebastian_indico.pdf)
- [üìÑGBT FPGA User Guide v1_0](../ALL_PDF_CERN/GBT_FPGA_User_Guide_v1_0.pdf)
- [üìÑGBTx](../ALL_PDF_CERN/gbtxManual.pdf)
- [üìÑGBT-SCA](../ALL_PDF_CERN/GBT-SCA.pdf)


- üîó[gitlab-alice-cru](https://gitlab.cern.ch/alice-cru/)
- üîó[GitHub VictorPierozak - IPbus](https://github.com/VictorPierozak/IPbus)  
- üîó[GitHub VictorPierozak - IpbusSWT](https://github.com/VictorPierozak/IpbusSWT/tree/master)  
- üîó[GitHub VictorPierozak - ALFIPbu](https://github.com/VictorPierozak/ALFIPbus)
- üîó[gbtproject](https://gbtproject.web.cern.ch/gbtproject/)