<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from utd-sv
rc: 1 (means success: 0)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v</a>
defines: 
time_elapsed: 1.004s
ram usage: 43512 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpq5t4s6fr/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-21" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:21</a>: No timescale set for &#34;pad_ddr2&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-21" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:21</a>: Compile module &#34;work@pad_ddr2&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-22" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:22</a>: Implicit port type (wire) for &#34;spare_ddr2_pin&#34;,
there are 33 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-21" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:21</a>: Top level module &#34;work@pad_ddr2&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>: Cannot find a module definition for &#34;work@pad_ddr2::bw_io_ddr_impctl_pulldown&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>: Cannot find a module definition for &#34;work@pad_ddr2::bw_io_ddr_impctl_pullup&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>: Cannot find a module definition for &#34;work@pad_ddr2::bw_iodll_code_adjust&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>: Cannot find a module definition for &#34;work@pad_ddr2::bw_iodll&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>: Cannot find a module definition for &#34;work@pad_ddr2::bw_clk_cl_ddr_ddr&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-238" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:238</a>: Cannot find a module definition for &#34;work@pad_ddr2::bw_u1_buf_40x&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>: Cannot find a module definition for &#34;work@pad_ddr2::ddr_ch&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-311" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:311</a>: Cannot find a module definition for &#34;work@pad_ddr2::bw_u1_buf_40x&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-314" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:314</a>: Cannot find a module definition for &#34;work@pad_ddr2::bw_u1_scanl_2x&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 10.

[NTE:EL0511] Nb leaf instances: 9.

[WRN:EL0512] Nb undefined modules: 8.

[WRN:EL0513] Nb undefined instances: 9.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 12
[   NOTE] : 6
+ cat /tmpfs/tmp/tmpq5t4s6fr/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_pad_ddr2
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpq5t4s6fr/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpq5t4s6fr/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@pad_ddr2)
 |vpiName:work@pad_ddr2
 |uhdmallPackages:
 \_package: builtin, parent:work@pad_ddr2
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@pad_ddr2, file:<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v</a>, line:21, parent:work@pad_ddr2
   |vpiDefName:work@pad_ddr2
   |vpiFullName:work@pad_ddr2
   |vpiPort:
   \_port: (ddr2_dll_bypass_l), line:21
     |vpiName:ddr2_dll_bypass_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr2_dll_bypass_l), line:21
         |vpiName:ddr2_dll_bypass_l
         |vpiFullName:work@pad_ddr2.ddr2_dll_bypass_l
   |vpiPort:
   \_port: (ddr2_bypass_data), line:21
     |vpiName:ddr2_bypass_data
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr2_bypass_data), line:21
         |vpiName:ddr2_bypass_data
         |vpiFullName:work@pad_ddr2.ddr2_bypass_data
   |vpiPort:
   \_port: (clk_ddr2_cken), line:21
     |vpiName:clk_ddr2_cken
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk_ddr2_cken), line:21
         |vpiName:clk_ddr2_cken
         |vpiFullName:work@pad_ddr2.clk_ddr2_cken
   |vpiPort:
   \_port: (spare_ddr2_pin), line:22
     |vpiName:spare_ddr2_pin
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spare_ddr2_pin), line:22
         |vpiName:spare_ddr2_pin
         |vpiFullName:work@pad_ddr2.spare_ddr2_pin
   |vpiPort:
   \_port: (bscan_mode_ctl_in), line:22
     |vpiName:bscan_mode_ctl_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_mode_ctl_in), line:22
         |vpiName:bscan_mode_ctl_in
         |vpiFullName:work@pad_ddr2.bscan_mode_ctl_in
   |vpiPort:
   \_port: (spare_ddr2_pad), line:22
     |vpiName:spare_ddr2_pad
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spare_ddr2_pad), line:22
         |vpiName:spare_ddr2_pad
         |vpiFullName:work@pad_ddr2.spare_ddr2_pad
   |vpiPort:
   \_port: (bscan_hiz_l_in), line:22
     |vpiName:bscan_hiz_l_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_hiz_l_in), line:22
         |vpiName:bscan_hiz_l_in
         |vpiFullName:work@pad_ddr2.bscan_hiz_l_in
   |vpiPort:
   \_port: (ddr_si), line:23
     |vpiName:ddr_si
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_si), line:23
         |vpiName:ddr_si
         |vpiFullName:work@pad_ddr2.ddr_si
   |vpiPort:
   \_port: (tck), line:23
     |vpiName:tck
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (tck), line:23
         |vpiName:tck
         |vpiFullName:work@pad_ddr2.tck
   |vpiPort:
   \_port: (pad_ddr2_sscan_out), line:23
     |vpiName:pad_ddr2_sscan_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (pad_ddr2_sscan_out), line:23
         |vpiName:pad_ddr2_sscan_out
         |vpiFullName:work@pad_ddr2.pad_ddr2_sscan_out
   |vpiPort:
   \_port: (dram2_io_bank), line:23
     |vpiName:dram2_io_bank
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_io_bank), line:23
         |vpiName:dram2_io_bank
         |vpiFullName:work@pad_ddr2.dram2_io_bank
   |vpiPort:
   \_port: (dram2_dq), line:23
     |vpiName:dram2_dq
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_dq), line:23
         |vpiName:dram2_dq
         |vpiFullName:work@pad_ddr2.dram2_dq
   |vpiPort:
   \_port: (dram2_cb), line:23
     |vpiName:dram2_cb
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_cb), line:23
         |vpiName:dram2_cb
         |vpiFullName:work@pad_ddr2.dram2_cb
   |vpiPort:
   \_port: (dram2_ba), line:24
     |vpiName:dram2_ba
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_ba), line:24
         |vpiName:dram2_ba
         |vpiFullName:work@pad_ddr2.dram2_ba
   |vpiPort:
   \_port: (dram2_cas_l), line:24
     |vpiName:dram2_cas_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_cas_l), line:24
         |vpiName:dram2_cas_l
         |vpiFullName:work@pad_ddr2.dram2_cas_l
   |vpiPort:
   \_port: (dram2_ras_l), line:24
     |vpiName:dram2_ras_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_ras_l), line:24
         |vpiName:dram2_ras_l
         |vpiFullName:work@pad_ddr2.dram2_ras_l
   |vpiPort:
   \_port: (dram2_cke), line:24
     |vpiName:dram2_cke
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_cke), line:24
         |vpiName:dram2_cke
         |vpiFullName:work@pad_ddr2.dram2_cke
   |vpiPort:
   \_port: (pad_ddr2_sscan_in), line:24
     |vpiName:pad_ddr2_sscan_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (pad_ddr2_sscan_in), line:24
         |vpiName:pad_ddr2_sscan_in
         |vpiFullName:work@pad_ddr2.pad_ddr2_sscan_in
   |vpiPort:
   \_port: (ddr_testmode_l), line:25
     |vpiName:ddr_testmode_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_testmode_l), line:25
         |vpiName:ddr_testmode_l
         |vpiFullName:work@pad_ddr2.ddr_testmode_l
   |vpiPort:
   \_port: (ctu_ddr2_dll_delayctr), line:25
     |vpiName:ctu_ddr2_dll_delayctr
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr2_dll_delayctr), line:25
         |vpiName:ctu_ddr2_dll_delayctr
         |vpiFullName:work@pad_ddr2.ctu_ddr2_dll_delayctr
   |vpiPort:
   \_port: (dram2_io_cs_l), line:25
     |vpiName:dram2_io_cs_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_io_cs_l), line:25
         |vpiName:dram2_io_cs_l
         |vpiFullName:work@pad_ddr2.dram2_io_cs_l
   |vpiPort:
   \_port: (afo), line:25
     |vpiName:afo
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (afo), line:25
         |vpiName:afo
         |vpiFullName:work@pad_ddr2.afo
   |vpiPort:
   \_port: (bypass_enable), line:26
     |vpiName:bypass_enable
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bypass_enable), line:26
         |vpiName:bypass_enable
         |vpiFullName:work@pad_ddr2.bypass_enable
   |vpiPort:
   \_port: (bypass_enable_out), line:26
     |vpiName:bypass_enable_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bypass_enable_out), line:26
         |vpiName:bypass_enable_out
         |vpiFullName:work@pad_ddr2.bypass_enable_out
   |vpiPort:
   \_port: (bscan_shift_dr_out), line:26
     |vpiName:bscan_shift_dr_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_shift_dr_out), line:26
         |vpiName:bscan_shift_dr_out
         |vpiFullName:work@pad_ddr2.bscan_shift_dr_out
   |vpiPort:
   \_port: (bscan_clock_dr_out), line:27
     |vpiName:bscan_clock_dr_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_clock_dr_out), line:27
         |vpiName:bscan_clock_dr_out
         |vpiFullName:work@pad_ddr2.bscan_clock_dr_out
   |vpiPort:
   \_port: (bscan_hiz_l_out), line:27
     |vpiName:bscan_hiz_l_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_hiz_l_out), line:27
         |vpiName:bscan_hiz_l_out
         |vpiFullName:work@pad_ddr2.bscan_hiz_l_out
   |vpiPort:
   \_port: (ps_select_out), line:27
     |vpiName:ps_select_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ps_select_out), line:27
         |vpiName:ps_select_out
         |vpiFullName:work@pad_ddr2.ps_select_out
   |vpiPort:
   \_port: (bscan_update_dr_out), line:28
     |vpiName:bscan_update_dr_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_update_dr_out), line:28
         |vpiName:bscan_update_dr_out
         |vpiFullName:work@pad_ddr2.bscan_update_dr_out
   |vpiPort:
   \_port: (serial_out), line:28
     |vpiName:serial_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (serial_out), line:28
         |vpiName:serial_out
         |vpiFullName:work@pad_ddr2.serial_out
   |vpiPort:
   \_port: (afi), line:28
     |vpiName:afi
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (afi), line:28
         |vpiName:afi
         |vpiFullName:work@pad_ddr2.afi
   |vpiPort:
   \_port: (vdd18), line:28
     |vpiName:vdd18
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (vdd18), line:28
         |vpiName:vdd18
         |vpiFullName:work@pad_ddr2.vdd18
   |vpiPort:
   \_port: (ddr2_ctu_dll_overflow), line:28
     |vpiName:ddr2_ctu_dll_overflow
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr2_ctu_dll_overflow), line:28
         |vpiName:ddr2_ctu_dll_overflow
         |vpiFullName:work@pad_ddr2.ddr2_ctu_dll_overflow
   |vpiPort:
   \_port: (bscan_mode_ctl_out), line:29
     |vpiName:bscan_mode_ctl_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_mode_ctl_out), line:29
         |vpiName:bscan_mode_ctl_out
         |vpiFullName:work@pad_ddr2.bscan_mode_ctl_out
   |vpiPort:
   \_port: (pad_ddr2_bsi), line:29
     |vpiName:pad_ddr2_bsi
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (pad_ddr2_bsi), line:29
         |vpiName:pad_ddr2_bsi
         |vpiFullName:work@pad_ddr2.pad_ddr2_bsi
   |vpiPort:
   \_port: (dram_arst_l), line:29
     |vpiName:dram_arst_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram_arst_l), line:29
         |vpiName:dram_arst_l
         |vpiFullName:work@pad_ddr2.dram_arst_l
   |vpiPort:
   \_port: (dram_grst_l), line:29
     |vpiName:dram_grst_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram_grst_l), line:29
         |vpiName:dram_grst_l
         |vpiFullName:work@pad_ddr2.dram_grst_l
   |vpiPort:
   \_port: (dram_gclk), line:30
     |vpiName:dram_gclk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram_gclk), line:30
         |vpiName:dram_gclk
         |vpiFullName:work@pad_ddr2.dram_gclk
   |vpiPort:
   \_port: (dram2_ck_p), line:30
     |vpiName:dram2_ck_p
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_ck_p), line:30
         |vpiName:dram2_ck_p
         |vpiFullName:work@pad_ddr2.dram2_ck_p
   |vpiPort:
   \_port: (ctu_global_snap), line:30
     |vpiName:ctu_global_snap
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_global_snap), line:30
         |vpiName:ctu_global_snap
         |vpiFullName:work@pad_ddr2.ctu_global_snap
   |vpiPort:
   \_port: (dram_gdbginit_l), line:30
     |vpiName:dram_gdbginit_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram_gdbginit_l), line:30
         |vpiName:dram_gdbginit_l
         |vpiFullName:work@pad_ddr2.dram_gdbginit_l
   |vpiPort:
   \_port: (ctu_ddr2_iodll_rst_l), line:31
     |vpiName:ctu_ddr2_iodll_rst_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr2_iodll_rst_l), line:31
         |vpiName:ctu_ddr2_iodll_rst_l
         |vpiFullName:work@pad_ddr2.ctu_ddr2_iodll_rst_l
   |vpiPort:
   \_port: (test_mode), line:31
     |vpiName:test_mode
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (test_mode), line:31
         |vpiName:test_mode
         |vpiFullName:work@pad_ddr2.test_mode
   |vpiPort:
   \_port: (bscan_clock_dr_in), line:31
     |vpiName:bscan_clock_dr_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_clock_dr_in), line:31
         |vpiName:bscan_clock_dr_in
         |vpiFullName:work@pad_ddr2.bscan_clock_dr_in
   |vpiPort:
   \_port: (serial_in), line:31
     |vpiName:serial_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (serial_in), line:31
         |vpiName:serial_in
         |vpiFullName:work@pad_ddr2.serial_in
   |vpiPort:
   \_port: (dram2_io_ptr_clk_inv), line:32
     |vpiName:dram2_io_ptr_clk_inv
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_io_ptr_clk_inv), line:32
         |vpiName:dram2_io_ptr_clk_inv
         |vpiFullName:work@pad_ddr2.dram2_io_ptr_clk_inv
   |vpiPort:
   \_port: (ctu_io_sscan_update), line:32
     |vpiName:ctu_io_sscan_update
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_io_sscan_update), line:32
         |vpiName:ctu_io_sscan_update
         |vpiFullName:work@pad_ddr2.ctu_io_sscan_update
   |vpiPort:
   \_port: (ctu_io_sscan_se), line:32
     |vpiName:ctu_io_sscan_se
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_io_sscan_se), line:32
         |vpiName:ctu_io_sscan_se
         |vpiFullName:work@pad_ddr2.ctu_io_sscan_se
   |vpiPort:
   \_port: (spare_ddr2_paddata), line:33
     |vpiName:spare_ddr2_paddata
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spare_ddr2_paddata), line:33
         |vpiName:spare_ddr2_paddata
         |vpiFullName:work@pad_ddr2.spare_ddr2_paddata
   |vpiPort:
   \_port: (dram23_p_ref_res), line:33
     |vpiName:dram23_p_ref_res
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram23_p_ref_res), line:33
         |vpiName:dram23_p_ref_res
         |vpiFullName:work@pad_ddr2.dram23_p_ref_res
   |vpiPort:
   \_port: (ddr2_ddr3_cbd), line:33
     |vpiName:ddr2_ddr3_cbd
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr2_ddr3_cbd), line:33
         |vpiName:ddr2_ddr3_cbd
         |vpiFullName:work@pad_ddr2.ddr2_ddr3_cbd
   |vpiPort:
   \_port: (ddr_so), line:33
     |vpiName:ddr_so
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_so), line:33
         |vpiName:ddr_so
         |vpiFullName:work@pad_ddr2.ddr_so
   |vpiPort:
   \_port: (ps_select), line:34
     |vpiName:ps_select
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ps_select), line:34
         |vpiName:ps_select
         |vpiFullName:work@pad_ddr2.ps_select
   |vpiPort:
   \_port: (dram23_n_ref_res), line:34
     |vpiName:dram23_n_ref_res
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram23_n_ref_res), line:34
         |vpiName:dram23_n_ref_res
         |vpiFullName:work@pad_ddr2.dram23_n_ref_res
   |vpiPort:
   \_port: (dram2_dqs), line:34
     |vpiName:dram2_dqs
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_dqs), line:34
         |vpiName:dram2_dqs
         |vpiFullName:work@pad_ddr2.dram2_dqs
   |vpiPort:
   \_port: (pad_ddr2_bso), line:34
     |vpiName:pad_ddr2_bso
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (pad_ddr2_bso), line:34
         |vpiName:pad_ddr2_bso
         |vpiFullName:work@pad_ddr2.pad_ddr2_bso
   |vpiPort:
   \_port: (ddr_se), line:34
     |vpiName:ddr_se
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_se), line:34
         |vpiName:ddr_se
         |vpiFullName:work@pad_ddr2.ddr_se
   |vpiPort:
   \_port: (dram2_addr), line:35
     |vpiName:dram2_addr
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_addr), line:35
         |vpiName:dram2_addr
         |vpiFullName:work@pad_ddr2.dram2_addr
   |vpiPort:
   \_port: (dram2_we_l), line:35
     |vpiName:dram2_we_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_we_l), line:35
         |vpiName:dram2_we_l
         |vpiFullName:work@pad_ddr2.dram2_we_l
   |vpiPort:
   \_port: (dram2_ck_n), line:35
     |vpiName:dram2_ck_n
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_ck_n), line:35
         |vpiName:dram2_ck_n
         |vpiFullName:work@pad_ddr2.dram2_ck_n
   |vpiPort:
   \_port: (dram_adbginit_l), line:35
     |vpiName:dram_adbginit_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram_adbginit_l), line:35
         |vpiName:dram_adbginit_l
         |vpiFullName:work@pad_ddr2.dram_adbginit_l
   |vpiPort:
   \_port: (ddr2_ddr3_cbu), line:36
     |vpiName:ddr2_ddr3_cbu
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr2_ddr3_cbu), line:36
         |vpiName:ddr2_ddr3_cbu
         |vpiFullName:work@pad_ddr2.ddr2_ddr3_cbu
   |vpiPort:
   \_port: (bscan_shift_dr_in), line:36
     |vpiName:bscan_shift_dr_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_shift_dr_in), line:36
         |vpiName:bscan_shift_dr_in
         |vpiFullName:work@pad_ddr2.bscan_shift_dr_in
   |vpiPort:
   \_port: (ddr2_ctu_dll_lock), line:36
     |vpiName:ddr2_ctu_dll_lock
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr2_ctu_dll_lock), line:36
         |vpiName:ddr2_ctu_dll_lock
         |vpiFullName:work@pad_ddr2.ddr2_ctu_dll_lock
   |vpiPort:
   \_port: (dram2_io_pad_enable), line:37
     |vpiName:dram2_io_pad_enable
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_io_pad_enable), line:37
         |vpiName:dram2_io_pad_enable
         |vpiFullName:work@pad_ddr2.dram2_io_pad_enable
   |vpiPort:
   \_port: (bscan_update_dr_in), line:37
     |vpiName:bscan_update_dr_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_update_dr_in), line:37
         |vpiName:bscan_update_dr_in
         |vpiFullName:work@pad_ddr2.bscan_update_dr_in
   |vpiPort:
   \_port: (dram2_io_drive_enable), line:37
     |vpiName:dram2_io_drive_enable
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_io_drive_enable), line:37
         |vpiName:dram2_io_drive_enable
         |vpiFullName:work@pad_ddr2.dram2_io_drive_enable
   |vpiPort:
   \_port: (dram2_io_write_en_l), line:38
     |vpiName:dram2_io_write_en_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_io_write_en_l), line:38
         |vpiName:dram2_io_write_en_l
         |vpiFullName:work@pad_ddr2.dram2_io_write_en_l
   |vpiPort:
   \_port: (dram2_io_cas_l), line:38
     |vpiName:dram2_io_cas_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_io_cas_l), line:38
         |vpiName:dram2_io_cas_l
         |vpiFullName:work@pad_ddr2.dram2_io_cas_l
   |vpiPort:
   \_port: (dram2_io_ras_l), line:38
     |vpiName:dram2_io_ras_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_io_ras_l), line:38
         |vpiName:dram2_io_ras_l
         |vpiFullName:work@pad_ddr2.dram2_io_ras_l
   |vpiPort:
   \_port: (dram2_io_clk_enable), line:39
     |vpiName:dram2_io_clk_enable
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_io_clk_enable), line:39
         |vpiName:dram2_io_clk_enable
         |vpiFullName:work@pad_ddr2.dram2_io_clk_enable
   |vpiPort:
   \_port: (io_dram2_data_valid), line:39
     |vpiName:io_dram2_data_valid
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (io_dram2_data_valid), line:39
         |vpiName:io_dram2_data_valid
         |vpiFullName:work@pad_ddr2.io_dram2_data_valid
   |vpiPort:
   \_port: (dram2_io_addr), line:39
     |vpiName:dram2_io_addr
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_io_addr), line:39
         |vpiName:dram2_io_addr
         |vpiFullName:work@pad_ddr2.dram2_io_addr
   |vpiPort:
   \_port: (io_dram2_data_in), line:40
     |vpiName:io_dram2_data_in
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (io_dram2_data_in), line:40
         |vpiName:io_dram2_data_in
         |vpiFullName:work@pad_ddr2.io_dram2_data_in
   |vpiPort:
   \_port: (dram2_io_channel_disabled), line:40
     |vpiName:dram2_io_channel_disabled
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_io_channel_disabled), line:40
         |vpiName:dram2_io_channel_disabled
         |vpiFullName:work@pad_ddr2.dram2_io_channel_disabled
   |vpiPort:
   \_port: (io_dram2_ecc_in), line:40
     |vpiName:io_dram2_ecc_in
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (io_dram2_ecc_in), line:40
         |vpiName:io_dram2_ecc_in
         |vpiFullName:work@pad_ddr2.io_dram2_ecc_in
   |vpiPort:
   \_port: (dram2_io_drive_data), line:41
     |vpiName:dram2_io_drive_data
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_io_drive_data), line:41
         |vpiName:dram2_io_drive_data
         |vpiFullName:work@pad_ddr2.dram2_io_drive_data
   |vpiPort:
   \_port: (dram2_io_data_out), line:41
     |vpiName:dram2_io_data_out
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_io_data_out), line:41
         |vpiName:dram2_io_data_out
         |vpiFullName:work@pad_ddr2.dram2_io_data_out
   |vpiPort:
   \_port: (dram2_io_cke), line:41
     |vpiName:dram2_io_cke
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_io_cke), line:41
         |vpiName:dram2_io_cke
         |vpiFullName:work@pad_ddr2.dram2_io_cke
   |vpiPort:
   \_port: (dram2_io_pad_clk_inv), line:42
     |vpiName:dram2_io_pad_clk_inv
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_io_pad_clk_inv), line:42
         |vpiName:dram2_io_pad_clk_inv
         |vpiFullName:work@pad_ddr2.dram2_io_pad_clk_inv
   |vpiPort:
   \_port: (dram2_cs_l), line:42
     |vpiName:dram2_cs_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_cs_l), line:42
         |vpiName:dram2_cs_l
         |vpiFullName:work@pad_ddr2.dram2_cs_l
   |vpiPort:
   \_port: (spare_ddr2_pindata), line:42
     |vpiName:spare_ddr2_pindata
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spare_ddr2_pindata), line:42
         |vpiName:spare_ddr2_pindata
         |vpiFullName:work@pad_ddr2.spare_ddr2_pindata
   |vpiPort:
   \_port: (ddr2_lpf_code), line:42
     |vpiName:ddr2_lpf_code
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr2_lpf_code), line:42
         |vpiName:ddr2_lpf_code
         |vpiFullName:work@pad_ddr2.ddr2_lpf_code
   |vpiNet:
   \_logic_net: (vdd), line:126
     |vpiName:vdd
     |vpiFullName:work@pad_ddr2.vdd
     |vpiNetType:10
   |vpiNet:
   \_logic_net: (vss), line:127
     |vpiName:vss
     |vpiFullName:work@pad_ddr2.vss
     |vpiNetType:11
   |vpiNet:
   \_logic_net: (net227), line:129
     |vpiName:net227
     |vpiFullName:work@pad_ddr2.net227
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (net246), line:130
     |vpiName:net246
     |vpiFullName:work@pad_ddr2.net246
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (net0204), line:131
     |vpiName:net0204
     |vpiFullName:work@pad_ddr2.net0204
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (net196), line:132
     |vpiName:net196
     |vpiFullName:work@pad_ddr2.net196
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (rst_l), line:133
     |vpiName:rst_l
     |vpiFullName:work@pad_ddr2.rst_l
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (sscan0), line:134
     |vpiName:sscan0
     |vpiFullName:work@pad_ddr2.sscan0
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (net228), line:135
     |vpiName:net228
     |vpiFullName:work@pad_ddr2.net228
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (scan0), line:136
     |vpiName:scan0
     |vpiFullName:work@pad_ddr2.scan0
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (scan1), line:137
     |vpiName:scan1
     |vpiFullName:work@pad_ddr2.scan1
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (scan2), line:138
     |vpiName:scan2
     |vpiFullName:work@pad_ddr2.scan2
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (scan3), line:139
     |vpiName:scan3
     |vpiFullName:work@pad_ddr2.scan3
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (clk_ddr2_cken_buf), line:140
     |vpiName:clk_ddr2_cken_buf
     |vpiFullName:work@pad_ddr2.clk_ddr2_cken_buf
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (net247), line:141
     |vpiName:net247
     |vpiFullName:work@pad_ddr2.net247
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (ddr_se_buf), line:142
     |vpiName:ddr_se_buf
     |vpiFullName:work@pad_ddr2.ddr_se_buf
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (rclk), line:143
     |vpiName:rclk
     |vpiFullName:work@pad_ddr2.rclk
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (arst2_l), line:144
     |vpiName:arst2_l
     |vpiFullName:work@pad_ddr2.arst2_l
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (ddr2_lpf_code_pre), line:192
     |vpiName:ddr2_lpf_code_pre
     |vpiFullName:work@pad_ddr2.ddr2_lpf_code_pre
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (scan3_pre), line:193
     |vpiName:scan3_pre
     |vpiFullName:work@pad_ddr2.scan3_pre
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (ddr2_dll_bypass_l), line:21
   |vpiNet:
   \_logic_net: (ddr2_bypass_data), line:21
   |vpiNet:
   \_logic_net: (clk_ddr2_cken), line:21
   |vpiNet:
   \_logic_net: (spare_ddr2_pin), line:22
   |vpiNet:
   \_logic_net: (bscan_mode_ctl_in), line:22
   |vpiNet:
   \_logic_net: (spare_ddr2_pad), line:22
   |vpiNet:
   \_logic_net: (bscan_hiz_l_in), line:22
   |vpiNet:
   \_logic_net: (ddr_si), line:23
   |vpiNet:
   \_logic_net: (tck), line:23
   |vpiNet:
   \_logic_net: (pad_ddr2_sscan_out), line:23
   |vpiNet:
   \_logic_net: (dram2_io_bank), line:23
   |vpiNet:
   \_logic_net: (dram2_dq), line:23
   |vpiNet:
   \_logic_net: (dram2_cb), line:23
   |vpiNet:
   \_logic_net: (dram2_ba), line:24
   |vpiNet:
   \_logic_net: (dram2_cas_l), line:24
   |vpiNet:
   \_logic_net: (dram2_ras_l), line:24
   |vpiNet:
   \_logic_net: (dram2_cke), line:24
   |vpiNet:
   \_logic_net: (pad_ddr2_sscan_in), line:24
   |vpiNet:
   \_logic_net: (ddr_testmode_l), line:25
   |vpiNet:
   \_logic_net: (ctu_ddr2_dll_delayctr), line:25
   |vpiNet:
   \_logic_net: (dram2_io_cs_l), line:25
   |vpiNet:
   \_logic_net: (afo), line:25
   |vpiNet:
   \_logic_net: (bypass_enable), line:26
   |vpiNet:
   \_logic_net: (bypass_enable_out), line:26
   |vpiNet:
   \_logic_net: (bscan_shift_dr_out), line:26
   |vpiNet:
   \_logic_net: (bscan_clock_dr_out), line:27
   |vpiNet:
   \_logic_net: (bscan_hiz_l_out), line:27
   |vpiNet:
   \_logic_net: (ps_select_out), line:27
   |vpiNet:
   \_logic_net: (bscan_update_dr_out), line:28
   |vpiNet:
   \_logic_net: (serial_out), line:28
   |vpiNet:
   \_logic_net: (afi), line:28
   |vpiNet:
   \_logic_net: (vdd18), line:28
   |vpiNet:
   \_logic_net: (ddr2_ctu_dll_overflow), line:28
   |vpiNet:
   \_logic_net: (bscan_mode_ctl_out), line:29
   |vpiNet:
   \_logic_net: (pad_ddr2_bsi), line:29
   |vpiNet:
   \_logic_net: (dram_arst_l), line:29
   |vpiNet:
   \_logic_net: (dram_grst_l), line:29
   |vpiNet:
   \_logic_net: (dram_gclk), line:30
   |vpiNet:
   \_logic_net: (dram2_ck_p), line:30
   |vpiNet:
   \_logic_net: (ctu_global_snap), line:30
   |vpiNet:
   \_logic_net: (dram_gdbginit_l), line:30
   |vpiNet:
   \_logic_net: (ctu_ddr2_iodll_rst_l), line:31
   |vpiNet:
   \_logic_net: (test_mode), line:31
   |vpiNet:
   \_logic_net: (bscan_clock_dr_in), line:31
   |vpiNet:
   \_logic_net: (serial_in), line:31
   |vpiNet:
   \_logic_net: (dram2_io_ptr_clk_inv), line:32
   |vpiNet:
   \_logic_net: (ctu_io_sscan_update), line:32
   |vpiNet:
   \_logic_net: (ctu_io_sscan_se), line:32
   |vpiNet:
   \_logic_net: (spare_ddr2_paddata), line:33
   |vpiNet:
   \_logic_net: (dram23_p_ref_res), line:33
   |vpiNet:
   \_logic_net: (ddr2_ddr3_cbd), line:33
   |vpiNet:
   \_logic_net: (ddr_so), line:33
   |vpiNet:
   \_logic_net: (ps_select), line:34
   |vpiNet:
   \_logic_net: (dram23_n_ref_res), line:34
   |vpiNet:
   \_logic_net: (dram2_dqs), line:34
   |vpiNet:
   \_logic_net: (pad_ddr2_bso), line:34
   |vpiNet:
   \_logic_net: (ddr_se), line:34
   |vpiNet:
   \_logic_net: (dram2_addr), line:35
   |vpiNet:
   \_logic_net: (dram2_we_l), line:35
   |vpiNet:
   \_logic_net: (dram2_ck_n), line:35
   |vpiNet:
   \_logic_net: (dram_adbginit_l), line:35
   |vpiNet:
   \_logic_net: (ddr2_ddr3_cbu), line:36
   |vpiNet:
   \_logic_net: (bscan_shift_dr_in), line:36
   |vpiNet:
   \_logic_net: (ddr2_ctu_dll_lock), line:36
   |vpiNet:
   \_logic_net: (dram2_io_pad_enable), line:37
   |vpiNet:
   \_logic_net: (bscan_update_dr_in), line:37
   |vpiNet:
   \_logic_net: (dram2_io_drive_enable), line:37
   |vpiNet:
   \_logic_net: (dram2_io_write_en_l), line:38
   |vpiNet:
   \_logic_net: (dram2_io_cas_l), line:38
   |vpiNet:
   \_logic_net: (dram2_io_ras_l), line:38
   |vpiNet:
   \_logic_net: (dram2_io_clk_enable), line:39
   |vpiNet:
   \_logic_net: (io_dram2_data_valid), line:39
   |vpiNet:
   \_logic_net: (dram2_io_addr), line:39
   |vpiNet:
   \_logic_net: (io_dram2_data_in), line:40
   |vpiNet:
   \_logic_net: (dram2_io_channel_disabled), line:40
   |vpiNet:
   \_logic_net: (io_dram2_ecc_in), line:40
   |vpiNet:
   \_logic_net: (dram2_io_drive_data), line:41
   |vpiNet:
   \_logic_net: (dram2_io_data_out), line:41
   |vpiNet:
   \_logic_net: (dram2_io_cke), line:41
   |vpiNet:
   \_logic_net: (dram2_io_pad_clk_inv), line:42
   |vpiNet:
   \_logic_net: (dram2_cs_l), line:42
   |vpiNet:
   \_logic_net: (spare_ddr2_pindata), line:42
   |vpiNet:
   \_logic_net: (ddr2_lpf_code), line:42
 |uhdmtopModules:
 \_module: work@pad_ddr2 (work@pad_ddr2), file:<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v</a>, line:21
   |vpiDefName:work@pad_ddr2
   |vpiName:work@pad_ddr2
   |vpiPort:
   \_port: (ddr2_dll_bypass_l), line:21, parent:work@pad_ddr2
     |vpiName:ddr2_dll_bypass_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr2_dll_bypass_l), line:21, parent:work@pad_ddr2
         |vpiName:ddr2_dll_bypass_l
         |vpiFullName:work@pad_ddr2.ddr2_dll_bypass_l
   |vpiPort:
   \_port: (ddr2_bypass_data), line:21, parent:work@pad_ddr2
     |vpiName:ddr2_bypass_data
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr2_bypass_data), line:21, parent:work@pad_ddr2
         |vpiName:ddr2_bypass_data
         |vpiFullName:work@pad_ddr2.ddr2_bypass_data
         |vpiRange:
         \_range: , line:55
           |vpiLeftRange:
           \_constant: , line:55
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
           |vpiRightRange:
           \_constant: , line:55
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (clk_ddr2_cken), line:21, parent:work@pad_ddr2
     |vpiName:clk_ddr2_cken
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk_ddr2_cken), line:21, parent:work@pad_ddr2
         |vpiName:clk_ddr2_cken
         |vpiFullName:work@pad_ddr2.clk_ddr2_cken
   |vpiPort:
   \_port: (spare_ddr2_pin), line:22, parent:work@pad_ddr2
     |vpiName:spare_ddr2_pin
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spare_ddr2_pin), line:22, parent:work@pad_ddr2
         |vpiName:spare_ddr2_pin
         |vpiFullName:work@pad_ddr2.spare_ddr2_pin
         |vpiRange:
         \_range: , line:67
           |vpiLeftRange:
           \_constant: , line:67
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
           |vpiRightRange:
           \_constant: , line:67
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (bscan_mode_ctl_in), line:22, parent:work@pad_ddr2
     |vpiName:bscan_mode_ctl_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_mode_ctl_in), line:22, parent:work@pad_ddr2
         |vpiName:bscan_mode_ctl_in
         |vpiFullName:work@pad_ddr2.bscan_mode_ctl_in
   |vpiPort:
   \_port: (spare_ddr2_pad), line:22, parent:work@pad_ddr2
     |vpiName:spare_ddr2_pad
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spare_ddr2_pad), line:22, parent:work@pad_ddr2
         |vpiName:spare_ddr2_pad
         |vpiFullName:work@pad_ddr2.spare_ddr2_pad
         |vpiRange:
         \_range: , line:68
           |vpiLeftRange:
           \_constant: , line:68
             |vpiConstType:7
             |vpiDecompile:6
             |vpiSize:32
             |INT:6
           |vpiRightRange:
           \_constant: , line:68
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (bscan_hiz_l_in), line:22, parent:work@pad_ddr2
     |vpiName:bscan_hiz_l_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_hiz_l_in), line:22, parent:work@pad_ddr2
         |vpiName:bscan_hiz_l_in
         |vpiFullName:work@pad_ddr2.bscan_hiz_l_in
   |vpiPort:
   \_port: (ddr_si), line:23, parent:work@pad_ddr2
     |vpiName:ddr_si
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_si), line:23, parent:work@pad_ddr2
         |vpiName:ddr_si
         |vpiFullName:work@pad_ddr2.ddr_si
   |vpiPort:
   \_port: (tck), line:23, parent:work@pad_ddr2
     |vpiName:tck
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (tck), line:23, parent:work@pad_ddr2
         |vpiName:tck
         |vpiFullName:work@pad_ddr2.tck
   |vpiPort:
   \_port: (pad_ddr2_sscan_out), line:23, parent:work@pad_ddr2
     |vpiName:pad_ddr2_sscan_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (pad_ddr2_sscan_out), line:23, parent:work@pad_ddr2
         |vpiName:pad_ddr2_sscan_out
         |vpiFullName:work@pad_ddr2.pad_ddr2_sscan_out
   |vpiPort:
   \_port: (dram2_io_bank), line:23, parent:work@pad_ddr2
     |vpiName:dram2_io_bank
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_io_bank), line:23, parent:work@pad_ddr2
         |vpiName:dram2_io_bank
         |vpiFullName:work@pad_ddr2.dram2_io_bank
         |vpiRange:
         \_range: , line:56
           |vpiLeftRange:
           \_constant: , line:56
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
           |vpiRightRange:
           \_constant: , line:56
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (dram2_dq), line:23, parent:work@pad_ddr2
     |vpiName:dram2_dq
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_dq), line:23, parent:work@pad_ddr2
         |vpiName:dram2_dq
         |vpiFullName:work@pad_ddr2.dram2_dq
         |vpiRange:
         \_range: , line:69
           |vpiLeftRange:
           \_constant: , line:69
             |vpiConstType:7
             |vpiDecompile:127
             |vpiSize:32
             |INT:127
           |vpiRightRange:
           \_constant: , line:69
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (dram2_cb), line:23, parent:work@pad_ddr2
     |vpiName:dram2_cb
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_cb), line:23, parent:work@pad_ddr2
         |vpiName:dram2_cb
         |vpiFullName:work@pad_ddr2.dram2_cb
         |vpiRange:
         \_range: , line:70
           |vpiLeftRange:
           \_constant: , line:70
             |vpiConstType:7
             |vpiDecompile:15
             |vpiSize:32
             |INT:15
           |vpiRightRange:
           \_constant: , line:70
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (dram2_ba), line:24, parent:work@pad_ddr2
     |vpiName:dram2_ba
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_ba), line:24, parent:work@pad_ddr2
         |vpiName:dram2_ba
         |vpiFullName:work@pad_ddr2.dram2_ba
         |vpiRange:
         \_range: , line:44
           |vpiLeftRange:
           \_constant: , line:44
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
           |vpiRightRange:
           \_constant: , line:44
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (dram2_cas_l), line:24, parent:work@pad_ddr2
     |vpiName:dram2_cas_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_cas_l), line:24, parent:work@pad_ddr2
         |vpiName:dram2_cas_l
         |vpiFullName:work@pad_ddr2.dram2_cas_l
   |vpiPort:
   \_port: (dram2_ras_l), line:24, parent:work@pad_ddr2
     |vpiName:dram2_ras_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_ras_l), line:24, parent:work@pad_ddr2
         |vpiName:dram2_ras_l
         |vpiFullName:work@pad_ddr2.dram2_ras_l
   |vpiPort:
   \_port: (dram2_cke), line:24, parent:work@pad_ddr2
     |vpiName:dram2_cke
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_cke), line:24, parent:work@pad_ddr2
         |vpiName:dram2_cke
         |vpiFullName:work@pad_ddr2.dram2_cke
   |vpiPort:
   \_port: (pad_ddr2_sscan_in), line:24, parent:work@pad_ddr2
     |vpiName:pad_ddr2_sscan_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (pad_ddr2_sscan_in), line:24, parent:work@pad_ddr2
         |vpiName:pad_ddr2_sscan_in
         |vpiFullName:work@pad_ddr2.pad_ddr2_sscan_in
   |vpiPort:
   \_port: (ddr_testmode_l), line:25, parent:work@pad_ddr2
     |vpiName:ddr_testmode_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_testmode_l), line:25, parent:work@pad_ddr2
         |vpiName:ddr_testmode_l
         |vpiFullName:work@pad_ddr2.ddr_testmode_l
   |vpiPort:
   \_port: (ctu_ddr2_dll_delayctr), line:25, parent:work@pad_ddr2
     |vpiName:ctu_ddr2_dll_delayctr
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr2_dll_delayctr), line:25, parent:work@pad_ddr2
         |vpiName:ctu_ddr2_dll_delayctr
         |vpiFullName:work@pad_ddr2.ctu_ddr2_dll_delayctr
         |vpiRange:
         \_range: , line:57
           |vpiLeftRange:
           \_constant: , line:57
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
           |vpiRightRange:
           \_constant: , line:57
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (dram2_io_cs_l), line:25, parent:work@pad_ddr2
     |vpiName:dram2_io_cs_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_io_cs_l), line:25, parent:work@pad_ddr2
         |vpiName:dram2_io_cs_l
         |vpiFullName:work@pad_ddr2.dram2_io_cs_l
         |vpiRange:
         \_range: , line:58
           |vpiLeftRange:
           \_constant: , line:58
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:58
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (afo), line:25, parent:work@pad_ddr2
     |vpiName:afo
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (afo), line:25, parent:work@pad_ddr2
         |vpiName:afo
         |vpiFullName:work@pad_ddr2.afo
         |vpiRange:
         \_range: , line:59
           |vpiLeftRange:
           \_constant: , line:59
             |vpiConstType:7
             |vpiDecompile:143
             |vpiSize:32
             |INT:143
           |vpiRightRange:
           \_constant: , line:59
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (bypass_enable), line:26, parent:work@pad_ddr2
     |vpiName:bypass_enable
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bypass_enable), line:26, parent:work@pad_ddr2
         |vpiName:bypass_enable
         |vpiFullName:work@pad_ddr2.bypass_enable
   |vpiPort:
   \_port: (bypass_enable_out), line:26, parent:work@pad_ddr2
     |vpiName:bypass_enable_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bypass_enable_out), line:26, parent:work@pad_ddr2
         |vpiName:bypass_enable_out
         |vpiFullName:work@pad_ddr2.bypass_enable_out
   |vpiPort:
   \_port: (bscan_shift_dr_out), line:26, parent:work@pad_ddr2
     |vpiName:bscan_shift_dr_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_shift_dr_out), line:26, parent:work@pad_ddr2
         |vpiName:bscan_shift_dr_out
         |vpiFullName:work@pad_ddr2.bscan_shift_dr_out
   |vpiPort:
   \_port: (bscan_clock_dr_out), line:27, parent:work@pad_ddr2
     |vpiName:bscan_clock_dr_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_clock_dr_out), line:27, parent:work@pad_ddr2
         |vpiName:bscan_clock_dr_out
         |vpiFullName:work@pad_ddr2.bscan_clock_dr_out
   |vpiPort:
   \_port: (bscan_hiz_l_out), line:27, parent:work@pad_ddr2
     |vpiName:bscan_hiz_l_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_hiz_l_out), line:27, parent:work@pad_ddr2
         |vpiName:bscan_hiz_l_out
         |vpiFullName:work@pad_ddr2.bscan_hiz_l_out
   |vpiPort:
   \_port: (ps_select_out), line:27, parent:work@pad_ddr2
     |vpiName:ps_select_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ps_select_out), line:27, parent:work@pad_ddr2
         |vpiName:ps_select_out
         |vpiFullName:work@pad_ddr2.ps_select_out
   |vpiPort:
   \_port: (bscan_update_dr_out), line:28, parent:work@pad_ddr2
     |vpiName:bscan_update_dr_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_update_dr_out), line:28, parent:work@pad_ddr2
         |vpiName:bscan_update_dr_out
         |vpiFullName:work@pad_ddr2.bscan_update_dr_out
   |vpiPort:
   \_port: (serial_out), line:28, parent:work@pad_ddr2
     |vpiName:serial_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (serial_out), line:28, parent:work@pad_ddr2
         |vpiName:serial_out
         |vpiFullName:work@pad_ddr2.serial_out
         |vpiRange:
         \_range: , line:45
           |vpiLeftRange:
           \_constant: , line:45
             |vpiConstType:7
             |vpiDecompile:143
             |vpiSize:32
             |INT:143
           |vpiRightRange:
           \_constant: , line:45
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (afi), line:28, parent:work@pad_ddr2
     |vpiName:afi
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (afi), line:28, parent:work@pad_ddr2
         |vpiName:afi
         |vpiFullName:work@pad_ddr2.afi
         |vpiRange:
         \_range: , line:46
           |vpiLeftRange:
           \_constant: , line:46
             |vpiConstType:7
             |vpiDecompile:143
             |vpiSize:32
             |INT:143
           |vpiRightRange:
           \_constant: , line:46
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (vdd18), line:28, parent:work@pad_ddr2
     |vpiName:vdd18
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (vdd18), line:28, parent:work@pad_ddr2
         |vpiName:vdd18
         |vpiFullName:work@pad_ddr2.vdd18
   |vpiPort:
   \_port: (ddr2_ctu_dll_overflow), line:28, parent:work@pad_ddr2
     |vpiName:ddr2_ctu_dll_overflow
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr2_ctu_dll_overflow), line:28, parent:work@pad_ddr2
         |vpiName:ddr2_ctu_dll_overflow
         |vpiFullName:work@pad_ddr2.ddr2_ctu_dll_overflow
   |vpiPort:
   \_port: (bscan_mode_ctl_out), line:29, parent:work@pad_ddr2
     |vpiName:bscan_mode_ctl_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_mode_ctl_out), line:29, parent:work@pad_ddr2
         |vpiName:bscan_mode_ctl_out
         |vpiFullName:work@pad_ddr2.bscan_mode_ctl_out
   |vpiPort:
   \_port: (pad_ddr2_bsi), line:29, parent:work@pad_ddr2
     |vpiName:pad_ddr2_bsi
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (pad_ddr2_bsi), line:29, parent:work@pad_ddr2
         |vpiName:pad_ddr2_bsi
         |vpiFullName:work@pad_ddr2.pad_ddr2_bsi
   |vpiPort:
   \_port: (dram_arst_l), line:29, parent:work@pad_ddr2
     |vpiName:dram_arst_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram_arst_l), line:29, parent:work@pad_ddr2
         |vpiName:dram_arst_l
         |vpiFullName:work@pad_ddr2.dram_arst_l
   |vpiPort:
   \_port: (dram_grst_l), line:29, parent:work@pad_ddr2
     |vpiName:dram_grst_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram_grst_l), line:29, parent:work@pad_ddr2
         |vpiName:dram_grst_l
         |vpiFullName:work@pad_ddr2.dram_grst_l
   |vpiPort:
   \_port: (dram_gclk), line:30, parent:work@pad_ddr2
     |vpiName:dram_gclk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram_gclk), line:30, parent:work@pad_ddr2
         |vpiName:dram_gclk
         |vpiFullName:work@pad_ddr2.dram_gclk
         |vpiRange:
         \_range: , line:60
           |vpiLeftRange:
           \_constant: , line:60
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:60
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (dram2_ck_p), line:30, parent:work@pad_ddr2
     |vpiName:dram2_ck_p
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_ck_p), line:30, parent:work@pad_ddr2
         |vpiName:dram2_ck_p
         |vpiFullName:work@pad_ddr2.dram2_ck_p
         |vpiRange:
         \_range: , line:47
           |vpiLeftRange:
           \_constant: , line:47
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:47
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (ctu_global_snap), line:30, parent:work@pad_ddr2
     |vpiName:ctu_global_snap
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_global_snap), line:30, parent:work@pad_ddr2
         |vpiName:ctu_global_snap
         |vpiFullName:work@pad_ddr2.ctu_global_snap
   |vpiPort:
   \_port: (dram_gdbginit_l), line:30, parent:work@pad_ddr2
     |vpiName:dram_gdbginit_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram_gdbginit_l), line:30, parent:work@pad_ddr2
         |vpiName:dram_gdbginit_l
         |vpiFullName:work@pad_ddr2.dram_gdbginit_l
   |vpiPort:
   \_port: (ctu_ddr2_iodll_rst_l), line:31, parent:work@pad_ddr2
     |vpiName:ctu_ddr2_iodll_rst_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr2_iodll_rst_l), line:31, parent:work@pad_ddr2
         |vpiName:ctu_ddr2_iodll_rst_l
         |vpiFullName:work@pad_ddr2.ctu_ddr2_iodll_rst_l
   |vpiPort:
   \_port: (test_mode), line:31, parent:work@pad_ddr2
     |vpiName:test_mode
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (test_mode), line:31, parent:work@pad_ddr2
         |vpiName:test_mode
         |vpiFullName:work@pad_ddr2.test_mode
   |vpiPort:
   \_port: (bscan_clock_dr_in), line:31, parent:work@pad_ddr2
     |vpiName:bscan_clock_dr_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_clock_dr_in), line:31, parent:work@pad_ddr2
         |vpiName:bscan_clock_dr_in
         |vpiFullName:work@pad_ddr2.bscan_clock_dr_in
   |vpiPort:
   \_port: (serial_in), line:31, parent:work@pad_ddr2
     |vpiName:serial_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (serial_in), line:31, parent:work@pad_ddr2
         |vpiName:serial_in
         |vpiFullName:work@pad_ddr2.serial_in
         |vpiRange:
         \_range: , line:61
           |vpiLeftRange:
           \_constant: , line:61
             |vpiConstType:7
             |vpiDecompile:143
             |vpiSize:32
             |INT:143
           |vpiRightRange:
           \_constant: , line:61
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (dram2_io_ptr_clk_inv), line:32, parent:work@pad_ddr2
     |vpiName:dram2_io_ptr_clk_inv
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_io_ptr_clk_inv), line:32, parent:work@pad_ddr2
         |vpiName:dram2_io_ptr_clk_inv
         |vpiFullName:work@pad_ddr2.dram2_io_ptr_clk_inv
         |vpiRange:
         \_range: , line:62
           |vpiLeftRange:
           \_constant: , line:62
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
           |vpiRightRange:
           \_constant: , line:62
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (ctu_io_sscan_update), line:32, parent:work@pad_ddr2
     |vpiName:ctu_io_sscan_update
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_io_sscan_update), line:32, parent:work@pad_ddr2
         |vpiName:ctu_io_sscan_update
         |vpiFullName:work@pad_ddr2.ctu_io_sscan_update
   |vpiPort:
   \_port: (ctu_io_sscan_se), line:32, parent:work@pad_ddr2
     |vpiName:ctu_io_sscan_se
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_io_sscan_se), line:32, parent:work@pad_ddr2
         |vpiName:ctu_io_sscan_se
         |vpiFullName:work@pad_ddr2.ctu_io_sscan_se
   |vpiPort:
   \_port: (spare_ddr2_paddata), line:33, parent:work@pad_ddr2
     |vpiName:spare_ddr2_paddata
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spare_ddr2_paddata), line:33, parent:work@pad_ddr2
         |vpiName:spare_ddr2_paddata
         |vpiFullName:work@pad_ddr2.spare_ddr2_paddata
         |vpiRange:
         \_range: , line:63
           |vpiLeftRange:
           \_constant: , line:63
             |vpiConstType:7
             |vpiDecompile:6
             |vpiSize:32
             |INT:6
           |vpiRightRange:
           \_constant: , line:63
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (dram23_p_ref_res), line:33, parent:work@pad_ddr2
     |vpiName:dram23_p_ref_res
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram23_p_ref_res), line:33, parent:work@pad_ddr2
         |vpiName:dram23_p_ref_res
         |vpiFullName:work@pad_ddr2.dram23_p_ref_res
   |vpiPort:
   \_port: (ddr2_ddr3_cbd), line:33, parent:work@pad_ddr2
     |vpiName:ddr2_ddr3_cbd
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr2_ddr3_cbd), line:33, parent:work@pad_ddr2
         |vpiName:ddr2_ddr3_cbd
         |vpiFullName:work@pad_ddr2.ddr2_ddr3_cbd
         |vpiRange:
         \_range: , line:48
           |vpiLeftRange:
           \_constant: , line:48
             |vpiConstType:7
             |vpiDecompile:8
             |vpiSize:32
             |INT:8
           |vpiRightRange:
           \_constant: , line:48
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
   |vpiPort:
   \_port: (ddr_so), line:33, parent:work@pad_ddr2
     |vpiName:ddr_so
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_so), line:33, parent:work@pad_ddr2
         |vpiName:ddr_so
         |vpiFullName:work@pad_ddr2.ddr_so
   |vpiPort:
   \_port: (ps_select), line:34, parent:work@pad_ddr2
     |vpiName:ps_select
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ps_select), line:34, parent:work@pad_ddr2
         |vpiName:ps_select
         |vpiFullName:work@pad_ddr2.ps_select
   |vpiPort:
   \_port: (dram23_n_ref_res), line:34, parent:work@pad_ddr2
     |vpiName:dram23_n_ref_res
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram23_n_ref_res), line:34, parent:work@pad_ddr2
         |vpiName:dram23_n_ref_res
         |vpiFullName:work@pad_ddr2.dram23_n_ref_res
   |vpiPort:
   \_port: (dram2_dqs), line:34, parent:work@pad_ddr2
     |vpiName:dram2_dqs
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_dqs), line:34, parent:work@pad_ddr2
         |vpiName:dram2_dqs
         |vpiFullName:work@pad_ddr2.dram2_dqs
         |vpiRange:
         \_range: , line:71
           |vpiLeftRange:
           \_constant: , line:71
             |vpiConstType:7
             |vpiDecompile:35
             |vpiSize:32
             |INT:35
           |vpiRightRange:
           \_constant: , line:71
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (pad_ddr2_bso), line:34, parent:work@pad_ddr2
     |vpiName:pad_ddr2_bso
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (pad_ddr2_bso), line:34, parent:work@pad_ddr2
         |vpiName:pad_ddr2_bso
         |vpiFullName:work@pad_ddr2.pad_ddr2_bso
   |vpiPort:
   \_port: (ddr_se), line:34, parent:work@pad_ddr2
     |vpiName:ddr_se
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_se), line:34, parent:work@pad_ddr2
         |vpiName:ddr_se
         |vpiFullName:work@pad_ddr2.ddr_se
   |vpiPort:
   \_port: (dram2_addr), line:35, parent:work@pad_ddr2
     |vpiName:dram2_addr
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_addr), line:35, parent:work@pad_ddr2
         |vpiName:dram2_addr
         |vpiFullName:work@pad_ddr2.dram2_addr
         |vpiRange:
         \_range: , line:49
           |vpiLeftRange:
           \_constant: , line:49
             |vpiConstType:7
             |vpiDecompile:14
             |vpiSize:32
             |INT:14
           |vpiRightRange:
           \_constant: , line:49
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (dram2_we_l), line:35, parent:work@pad_ddr2
     |vpiName:dram2_we_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_we_l), line:35, parent:work@pad_ddr2
         |vpiName:dram2_we_l
         |vpiFullName:work@pad_ddr2.dram2_we_l
   |vpiPort:
   \_port: (dram2_ck_n), line:35, parent:work@pad_ddr2
     |vpiName:dram2_ck_n
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_ck_n), line:35, parent:work@pad_ddr2
         |vpiName:dram2_ck_n
         |vpiFullName:work@pad_ddr2.dram2_ck_n
         |vpiRange:
         \_range: , line:50
           |vpiLeftRange:
           \_constant: , line:50
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:50
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (dram_adbginit_l), line:35, parent:work@pad_ddr2
     |vpiName:dram_adbginit_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram_adbginit_l), line:35, parent:work@pad_ddr2
         |vpiName:dram_adbginit_l
         |vpiFullName:work@pad_ddr2.dram_adbginit_l
   |vpiPort:
   \_port: (ddr2_ddr3_cbu), line:36, parent:work@pad_ddr2
     |vpiName:ddr2_ddr3_cbu
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr2_ddr3_cbu), line:36, parent:work@pad_ddr2
         |vpiName:ddr2_ddr3_cbu
         |vpiFullName:work@pad_ddr2.ddr2_ddr3_cbu
         |vpiRange:
         \_range: , line:51
           |vpiLeftRange:
           \_constant: , line:51
             |vpiConstType:7
             |vpiDecompile:8
             |vpiSize:32
             |INT:8
           |vpiRightRange:
           \_constant: , line:51
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
   |vpiPort:
   \_port: (bscan_shift_dr_in), line:36, parent:work@pad_ddr2
     |vpiName:bscan_shift_dr_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_shift_dr_in), line:36, parent:work@pad_ddr2
         |vpiName:bscan_shift_dr_in
         |vpiFullName:work@pad_ddr2.bscan_shift_dr_in
   |vpiPort:
   \_port: (ddr2_ctu_dll_lock), line:36, parent:work@pad_ddr2
     |vpiName:ddr2_ctu_dll_lock
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr2_ctu_dll_lock), line:36, parent:work@pad_ddr2
         |vpiName:ddr2_ctu_dll_lock
         |vpiFullName:work@pad_ddr2.ddr2_ctu_dll_lock
   |vpiPort:
   \_port: (dram2_io_pad_enable), line:37, parent:work@pad_ddr2
     |vpiName:dram2_io_pad_enable
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_io_pad_enable), line:37, parent:work@pad_ddr2
         |vpiName:dram2_io_pad_enable
         |vpiFullName:work@pad_ddr2.dram2_io_pad_enable
   |vpiPort:
   \_port: (bscan_update_dr_in), line:37, parent:work@pad_ddr2
     |vpiName:bscan_update_dr_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_update_dr_in), line:37, parent:work@pad_ddr2
         |vpiName:bscan_update_dr_in
         |vpiFullName:work@pad_ddr2.bscan_update_dr_in
   |vpiPort:
   \_port: (dram2_io_drive_enable), line:37, parent:work@pad_ddr2
     |vpiName:dram2_io_drive_enable
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_io_drive_enable), line:37, parent:work@pad_ddr2
         |vpiName:dram2_io_drive_enable
         |vpiFullName:work@pad_ddr2.dram2_io_drive_enable
   |vpiPort:
   \_port: (dram2_io_write_en_l), line:38, parent:work@pad_ddr2
     |vpiName:dram2_io_write_en_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_io_write_en_l), line:38, parent:work@pad_ddr2
         |vpiName:dram2_io_write_en_l
         |vpiFullName:work@pad_ddr2.dram2_io_write_en_l
   |vpiPort:
   \_port: (dram2_io_cas_l), line:38, parent:work@pad_ddr2
     |vpiName:dram2_io_cas_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_io_cas_l), line:38, parent:work@pad_ddr2
         |vpiName:dram2_io_cas_l
         |vpiFullName:work@pad_ddr2.dram2_io_cas_l
   |vpiPort:
   \_port: (dram2_io_ras_l), line:38, parent:work@pad_ddr2
     |vpiName:dram2_io_ras_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_io_ras_l), line:38, parent:work@pad_ddr2
         |vpiName:dram2_io_ras_l
         |vpiFullName:work@pad_ddr2.dram2_io_ras_l
   |vpiPort:
   \_port: (dram2_io_clk_enable), line:39, parent:work@pad_ddr2
     |vpiName:dram2_io_clk_enable
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_io_clk_enable), line:39, parent:work@pad_ddr2
         |vpiName:dram2_io_clk_enable
         |vpiFullName:work@pad_ddr2.dram2_io_clk_enable
   |vpiPort:
   \_port: (io_dram2_data_valid), line:39, parent:work@pad_ddr2
     |vpiName:io_dram2_data_valid
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (io_dram2_data_valid), line:39, parent:work@pad_ddr2
         |vpiName:io_dram2_data_valid
         |vpiFullName:work@pad_ddr2.io_dram2_data_valid
   |vpiPort:
   \_port: (dram2_io_addr), line:39, parent:work@pad_ddr2
     |vpiName:dram2_io_addr
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_io_addr), line:39, parent:work@pad_ddr2
         |vpiName:dram2_io_addr
         |vpiFullName:work@pad_ddr2.dram2_io_addr
         |vpiRange:
         \_range: , line:64
           |vpiLeftRange:
           \_constant: , line:64
             |vpiConstType:7
             |vpiDecompile:14
             |vpiSize:32
             |INT:14
           |vpiRightRange:
           \_constant: , line:64
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (io_dram2_data_in), line:40, parent:work@pad_ddr2
     |vpiName:io_dram2_data_in
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (io_dram2_data_in), line:40, parent:work@pad_ddr2
         |vpiName:io_dram2_data_in
         |vpiFullName:work@pad_ddr2.io_dram2_data_in
         |vpiRange:
         \_range: , line:52
           |vpiLeftRange:
           \_constant: , line:52
             |vpiConstType:7
             |vpiDecompile:255
             |vpiSize:32
             |INT:255
           |vpiRightRange:
           \_constant: , line:52
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (dram2_io_channel_disabled), line:40, parent:work@pad_ddr2
     |vpiName:dram2_io_channel_disabled
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_io_channel_disabled), line:40, parent:work@pad_ddr2
         |vpiName:dram2_io_channel_disabled
         |vpiFullName:work@pad_ddr2.dram2_io_channel_disabled
   |vpiPort:
   \_port: (io_dram2_ecc_in), line:40, parent:work@pad_ddr2
     |vpiName:io_dram2_ecc_in
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (io_dram2_ecc_in), line:40, parent:work@pad_ddr2
         |vpiName:io_dram2_ecc_in
         |vpiFullName:work@pad_ddr2.io_dram2_ecc_in
         |vpiRange:
         \_range: , line:53
           |vpiLeftRange:
           \_constant: , line:53
             |vpiConstType:7
             |vpiDecompile:31
             |vpiSize:32
             |INT:31
           |vpiRightRange:
           \_constant: , line:53
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (dram2_io_drive_data), line:41, parent:work@pad_ddr2
     |vpiName:dram2_io_drive_data
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_io_drive_data), line:41, parent:work@pad_ddr2
         |vpiName:dram2_io_drive_data
         |vpiFullName:work@pad_ddr2.dram2_io_drive_data
   |vpiPort:
   \_port: (dram2_io_data_out), line:41, parent:work@pad_ddr2
     |vpiName:dram2_io_data_out
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_io_data_out), line:41, parent:work@pad_ddr2
         |vpiName:dram2_io_data_out
         |vpiFullName:work@pad_ddr2.dram2_io_data_out
         |vpiRange:
         \_range: , line:65
           |vpiLeftRange:
           \_constant: , line:65
             |vpiConstType:7
             |vpiDecompile:287
             |vpiSize:32
             |INT:287
           |vpiRightRange:
           \_constant: , line:65
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (dram2_io_cke), line:41, parent:work@pad_ddr2
     |vpiName:dram2_io_cke
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_io_cke), line:41, parent:work@pad_ddr2
         |vpiName:dram2_io_cke
         |vpiFullName:work@pad_ddr2.dram2_io_cke
   |vpiPort:
   \_port: (dram2_io_pad_clk_inv), line:42, parent:work@pad_ddr2
     |vpiName:dram2_io_pad_clk_inv
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_io_pad_clk_inv), line:42, parent:work@pad_ddr2
         |vpiName:dram2_io_pad_clk_inv
         |vpiFullName:work@pad_ddr2.dram2_io_pad_clk_inv
   |vpiPort:
   \_port: (dram2_cs_l), line:42, parent:work@pad_ddr2
     |vpiName:dram2_cs_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_cs_l), line:42, parent:work@pad_ddr2
         |vpiName:dram2_cs_l
         |vpiFullName:work@pad_ddr2.dram2_cs_l
         |vpiRange:
         \_range: , line:54
           |vpiLeftRange:
           \_constant: , line:54
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:54
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (spare_ddr2_pindata), line:42, parent:work@pad_ddr2
     |vpiName:spare_ddr2_pindata
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spare_ddr2_pindata), line:42, parent:work@pad_ddr2
         |vpiName:spare_ddr2_pindata
         |vpiFullName:work@pad_ddr2.spare_ddr2_pindata
         |vpiRange:
         \_range: , line:66
           |vpiLeftRange:
           \_constant: , line:66
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
           |vpiRightRange:
           \_constant: , line:66
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (ddr2_lpf_code), line:42, parent:work@pad_ddr2
     |vpiName:ddr2_lpf_code
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr2_lpf_code), line:42, parent:work@pad_ddr2
         |vpiName:ddr2_lpf_code
         |vpiFullName:work@pad_ddr2.ddr2_lpf_code
         |vpiRange:
         \_range: , line:43
           |vpiLeftRange:
           \_constant: , line:43
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
           |vpiRightRange:
           \_constant: , line:43
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiModule:
   \_module: work@pad_ddr2::bw_io_ddr_impctl_pulldown (ddr2_impctl_pulldown), file:<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v</a>, line:147, parent:work@pad_ddr2
     |vpiDefName:work@pad_ddr2::bw_io_ddr_impctl_pulldown
     |vpiName:ddr2_impctl_pulldown
     |vpiFullName:work@pad_ddr2.ddr2_impctl_pulldown
     |vpiPort:
     \_port: (z), parent:ddr2_impctl_pulldown
       |vpiName:z
       |vpiHighConn:
       \_operation: , line:148
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (ddr2_ddr3_cbd), line:148
           |vpiName:ddr2_ddr3_cbd
     |vpiPort:
     \_port: (from_csr), parent:ddr2_impctl_pulldown
       |vpiName:from_csr
       |vpiHighConn:
       \_operation: , line:149
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (vss), line:149
           |vpiName:vss
         |vpiOperand:
         \_ref_obj: (vss), line:149
           |vpiName:vss
         |vpiOperand:
         \_ref_obj: (vss), line:149
           |vpiName:vss
         |vpiOperand:
         \_ref_obj: (vss), line:149
           |vpiName:vss
         |vpiOperand:
         \_ref_obj: (vss), line:149
           |vpiName:vss
         |vpiOperand:
         \_ref_obj: (vss), line:149
           |vpiName:vss
         |vpiOperand:
         \_ref_obj: (vss), line:149
           |vpiName:vss
         |vpiOperand:
         \_ref_obj: (vss), line:149
           |vpiName:vss
     |vpiPort:
     \_port: (to_csr), parent:ddr2_impctl_pulldown
       |vpiName:to_csr
       |vpiHighConn:
       \_operation: , line:150
         |vpiOpType:33
         |vpiOperand:
         \_bit_select: (net246), line:150
           |vpiName:net246
           |vpiIndex:
           \_constant: , line:150
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
         |vpiOperand:
         \_bit_select: (net246), line:150
           |vpiName:net246
           |vpiIndex:
           \_constant: , line:150
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
         |vpiOperand:
         \_bit_select: (net246), line:150
           |vpiName:net246
           |vpiIndex:
           \_constant: , line:150
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
         |vpiOperand:
         \_bit_select: (net246), line:150
           |vpiName:net246
           |vpiIndex:
           \_constant: , line:150
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
         |vpiOperand:
         \_bit_select: (net246), line:151
           |vpiName:net246
           |vpiIndex:
           \_constant: , line:151
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
         |vpiOperand:
         \_bit_select: (net246), line:151
           |vpiName:net246
           |vpiIndex:
           \_constant: , line:151
             |vpiConstType:7
             |vpiDecompile:5
             |vpiSize:32
             |INT:5
         |vpiOperand:
         \_bit_select: (net246), line:151
           |vpiName:net246
           |vpiIndex:
           \_constant: , line:151
             |vpiConstType:7
             |vpiDecompile:6
             |vpiSize:32
             |INT:6
         |vpiOperand:
         \_bit_select: (net246), line:151
           |vpiName:net246
           |vpiIndex:
           \_constant: , line:151
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
     |vpiPort:
     \_port: (tclk), parent:ddr2_impctl_pulldown
       |vpiName:tclk
       |vpiHighConn:
       \_ref_obj: (tck), line:152
         |vpiName:tck
         |vpiActual:
         \_logic_net: (tck), line:23, parent:work@pad_ddr2
     |vpiPort:
     \_port: (ctu_global_snap), parent:ddr2_impctl_pulldown
       |vpiName:ctu_global_snap
       |vpiHighConn:
       \_ref_obj: (ctu_global_snap), line:153
         |vpiName:ctu_global_snap
         |vpiActual:
         \_logic_net: (ctu_global_snap), line:30, parent:work@pad_ddr2
     |vpiPort:
     \_port: (ctu_io_sscan_in), parent:ddr2_impctl_pulldown
       |vpiName:ctu_io_sscan_in
       |vpiHighConn:
       \_ref_obj: (sscan0), line:154
         |vpiName:sscan0
         |vpiActual:
         \_logic_net: (sscan0), line:134, parent:work@pad_ddr2
           |vpiName:sscan0
           |vpiFullName:work@pad_ddr2.sscan0
           |vpiNetType:1
     |vpiPort:
     \_port: (ctu_io_sscan_se), parent:ddr2_impctl_pulldown
       |vpiName:ctu_io_sscan_se
       |vpiHighConn:
       \_ref_obj: (ctu_io_sscan_se), line:155
         |vpiName:ctu_io_sscan_se
         |vpiActual:
         \_logic_net: (ctu_io_sscan_se), line:32, parent:work@pad_ddr2
     |vpiPort:
     \_port: (ctu_io_sscan_update), parent:ddr2_impctl_pulldown
       |vpiName:ctu_io_sscan_update
       |vpiHighConn:
       \_ref_obj: (ctu_io_sscan_update), line:156
         |vpiName:ctu_io_sscan_update
         |vpiActual:
         \_logic_net: (ctu_io_sscan_update), line:32, parent:work@pad_ddr2
     |vpiPort:
     \_port: (ctu_io_sscan_out), parent:ddr2_impctl_pulldown
       |vpiName:ctu_io_sscan_out
       |vpiHighConn:
       \_ref_obj: (pad_ddr2_sscan_out), line:157
         |vpiName:pad_ddr2_sscan_out
         |vpiActual:
         \_logic_net: (pad_ddr2_sscan_out), line:23, parent:work@pad_ddr2
     |vpiPort:
     \_port: (rclk), parent:ddr2_impctl_pulldown
       |vpiName:rclk
       |vpiHighConn:
       \_ref_obj: (rclk), line:158
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:143, parent:work@pad_ddr2
           |vpiName:rclk
           |vpiFullName:work@pad_ddr2.rclk
           |vpiNetType:1
     |vpiPort:
     \_port: (deltabit), parent:ddr2_impctl_pulldown
       |vpiName:deltabit
       |vpiHighConn:
       \_ref_obj: (net247), line:159
         |vpiName:net247
         |vpiActual:
         \_logic_net: (net247), line:141, parent:work@pad_ddr2
           |vpiName:net247
           |vpiFullName:work@pad_ddr2.net247
           |vpiNetType:1
     |vpiPort:
     \_port: (hard_reset_n), parent:ddr2_impctl_pulldown
       |vpiName:hard_reset_n
       |vpiHighConn:
       \_ref_obj: (rst_l), line:160
         |vpiName:rst_l
         |vpiActual:
         \_logic_net: (rst_l), line:133, parent:work@pad_ddr2
           |vpiName:rst_l
           |vpiFullName:work@pad_ddr2.rst_l
           |vpiNetType:1
     |vpiPort:
     \_port: (clk_dis_l), parent:ddr2_impctl_pulldown
       |vpiName:clk_dis_l
       |vpiHighConn:
       \_ref_obj: (clk_ddr2_cken_buf), line:161
         |vpiName:clk_ddr2_cken_buf
         |vpiActual:
         \_logic_net: (clk_ddr2_cken_buf), line:140, parent:work@pad_ddr2
           |vpiName:clk_ddr2_cken_buf
           |vpiFullName:work@pad_ddr2.clk_ddr2_cken_buf
           |vpiNetType:1
     |vpiPort:
     \_port: (we_csr), parent:ddr2_impctl_pulldown
       |vpiName:we_csr
       |vpiHighConn:
       \_ref_obj: (vss), line:162
         |vpiName:vss
         |vpiActual:
         \_logic_net: (vss), line:127, parent:work@pad_ddr2
           |vpiName:vss
           |vpiFullName:work@pad_ddr2.vss
           |vpiNetType:11
     |vpiPort:
     \_port: (si), parent:ddr2_impctl_pulldown
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (scan1), line:163
         |vpiName:scan1
         |vpiActual:
         \_logic_net: (scan1), line:137, parent:work@pad_ddr2
           |vpiName:scan1
           |vpiFullName:work@pad_ddr2.scan1
           |vpiNetType:1
     |vpiPort:
     \_port: (se), parent:ddr2_impctl_pulldown
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (ddr_se_buf), line:164
         |vpiName:ddr_se_buf
         |vpiActual:
         \_logic_net: (ddr_se_buf), line:142, parent:work@pad_ddr2
           |vpiName:ddr_se_buf
           |vpiFullName:work@pad_ddr2.ddr_se_buf
           |vpiNetType:1
     |vpiPort:
     \_port: (vdd18), parent:ddr2_impctl_pulldown
       |vpiName:vdd18
       |vpiHighConn:
       \_ref_obj: (vdd18), line:165
         |vpiName:vdd18
         |vpiActual:
         \_logic_net: (vdd18), line:28, parent:work@pad_ddr2
     |vpiPort:
     \_port: (pad), parent:ddr2_impctl_pulldown
       |vpiName:pad
       |vpiHighConn:
       \_ref_obj: (dram23_n_ref_res), line:166
         |vpiName:dram23_n_ref_res
         |vpiActual:
         \_logic_net: (dram23_n_ref_res), line:34, parent:work@pad_ddr2
     |vpiPort:
     \_port: (so), parent:ddr2_impctl_pulldown
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (scan2), line:167
         |vpiName:scan2
         |vpiActual:
         \_logic_net: (scan2), line:138, parent:work@pad_ddr2
           |vpiName:scan2
           |vpiFullName:work@pad_ddr2.scan2
           |vpiNetType:1
     |vpiInstance:
     \_module: work@pad_ddr2 (work@pad_ddr2), file:<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v</a>, line:21
   |vpiModule:
   \_module: work@pad_ddr2::bw_io_ddr_impctl_pullup (ddr2_impctl_pullup), file:<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v</a>, line:168, parent:work@pad_ddr2
     |vpiDefName:work@pad_ddr2::bw_io_ddr_impctl_pullup
     |vpiName:ddr2_impctl_pullup
     |vpiFullName:work@pad_ddr2.ddr2_impctl_pullup
     |vpiPort:
     \_port: (z), parent:ddr2_impctl_pullup
       |vpiName:z
       |vpiHighConn:
       \_operation: , line:169
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (ddr2_ddr3_cbu), line:169
           |vpiName:ddr2_ddr3_cbu
     |vpiPort:
     \_port: (from_csr), parent:ddr2_impctl_pullup
       |vpiName:from_csr
       |vpiHighConn:
       \_operation: , line:170
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (vss), line:170
           |vpiName:vss
         |vpiOperand:
         \_ref_obj: (vss), line:170
           |vpiName:vss
         |vpiOperand:
         \_ref_obj: (vss), line:170
           |vpiName:vss
         |vpiOperand:
         \_ref_obj: (vss), line:170
           |vpiName:vss
         |vpiOperand:
         \_ref_obj: (vss), line:170
           |vpiName:vss
         |vpiOperand:
         \_ref_obj: (vss), line:170
           |vpiName:vss
         |vpiOperand:
         \_ref_obj: (vss), line:170
           |vpiName:vss
         |vpiOperand:
         \_ref_obj: (vss), line:170
           |vpiName:vss
     |vpiPort:
     \_port: (to_csr), parent:ddr2_impctl_pullup
       |vpiName:to_csr
       |vpiHighConn:
       \_operation: , line:171
         |vpiOpType:33
         |vpiOperand:
         \_bit_select: (net227), line:171
           |vpiName:net227
           |vpiIndex:
           \_constant: , line:171
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
         |vpiOperand:
         \_bit_select: (net227), line:171
           |vpiName:net227
           |vpiIndex:
           \_constant: , line:171
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
         |vpiOperand:
         \_bit_select: (net227), line:171
           |vpiName:net227
           |vpiIndex:
           \_constant: , line:171
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
         |vpiOperand:
         \_bit_select: (net227), line:171
           |vpiName:net227
           |vpiIndex:
           \_constant: , line:171
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
         |vpiOperand:
         \_bit_select: (net227), line:172
           |vpiName:net227
           |vpiIndex:
           \_constant: , line:172
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
         |vpiOperand:
         \_bit_select: (net227), line:172
           |vpiName:net227
           |vpiIndex:
           \_constant: , line:172
             |vpiConstType:7
             |vpiDecompile:5
             |vpiSize:32
             |INT:5
         |vpiOperand:
         \_bit_select: (net227), line:172
           |vpiName:net227
           |vpiIndex:
           \_constant: , line:172
             |vpiConstType:7
             |vpiDecompile:6
             |vpiSize:32
             |INT:6
         |vpiOperand:
         \_bit_select: (net227), line:172
           |vpiName:net227
           |vpiIndex:
           \_constant: , line:172
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
     |vpiPort:
     \_port: (rclk), parent:ddr2_impctl_pullup
       |vpiName:rclk
       |vpiHighConn:
       \_ref_obj: (rclk), line:173
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:143, parent:work@pad_ddr2
     |vpiPort:
     \_port: (so), parent:ddr2_impctl_pullup
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (scan1), line:174
         |vpiName:scan1
         |vpiActual:
         \_logic_net: (scan1), line:137, parent:work@pad_ddr2
     |vpiPort:
     \_port: (deltabit), parent:ddr2_impctl_pullup
       |vpiName:deltabit
       |vpiHighConn:
       \_ref_obj: (net228), line:175
         |vpiName:net228
         |vpiActual:
         \_logic_net: (net228), line:135, parent:work@pad_ddr2
           |vpiName:net228
           |vpiFullName:work@pad_ddr2.net228
           |vpiNetType:1
     |vpiPort:
     \_port: (hard_reset_n), parent:ddr2_impctl_pullup
       |vpiName:hard_reset_n
       |vpiHighConn:
       \_ref_obj: (rst_l), line:176
         |vpiName:rst_l
         |vpiActual:
         \_logic_net: (rst_l), line:133, parent:work@pad_ddr2
     |vpiPort:
     \_port: (clk_dis_l), parent:ddr2_impctl_pullup
       |vpiName:clk_dis_l
       |vpiHighConn:
       \_ref_obj: (clk_ddr2_cken_buf), line:177
         |vpiName:clk_ddr2_cken_buf
         |vpiActual:
         \_logic_net: (clk_ddr2_cken_buf), line:140, parent:work@pad_ddr2
     |vpiPort:
     \_port: (we_csr), parent:ddr2_impctl_pullup
       |vpiName:we_csr
       |vpiHighConn:
       \_ref_obj: (vss), line:178
         |vpiName:vss
         |vpiActual:
         \_logic_net: (vss), line:127, parent:work@pad_ddr2
     |vpiPort:
     \_port: (si), parent:ddr2_impctl_pullup
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (scan0), line:179
         |vpiName:scan0
         |vpiActual:
         \_logic_net: (scan0), line:136, parent:work@pad_ddr2
           |vpiName:scan0
           |vpiFullName:work@pad_ddr2.scan0
           |vpiNetType:1
     |vpiPort:
     \_port: (se), parent:ddr2_impctl_pullup
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (ddr_se_buf), line:180
         |vpiName:ddr_se_buf
         |vpiActual:
         \_logic_net: (ddr_se_buf), line:142, parent:work@pad_ddr2
     |vpiPort:
     \_port: (ctu_io_sscan_se), parent:ddr2_impctl_pullup
       |vpiName:ctu_io_sscan_se
       |vpiHighConn:
       \_ref_obj: (ctu_io_sscan_se), line:181
         |vpiName:ctu_io_sscan_se
         |vpiActual:
         \_logic_net: (ctu_io_sscan_se), line:32, parent:work@pad_ddr2
     |vpiPort:
     \_port: (vdd18), parent:ddr2_impctl_pullup
       |vpiName:vdd18
       |vpiHighConn:
       \_ref_obj: (vdd18), line:182
         |vpiName:vdd18
         |vpiActual:
         \_logic_net: (vdd18), line:28, parent:work@pad_ddr2
     |vpiPort:
     \_port: (ctu_io_sscan_in), parent:ddr2_impctl_pullup
       |vpiName:ctu_io_sscan_in
       |vpiHighConn:
       \_ref_obj: (pad_ddr2_sscan_in), line:183
         |vpiName:pad_ddr2_sscan_in
         |vpiActual:
         \_logic_net: (pad_ddr2_sscan_in), line:24, parent:work@pad_ddr2
     |vpiPort:
     \_port: (ctu_io_sscan_out), parent:ddr2_impctl_pullup
       |vpiName:ctu_io_sscan_out
       |vpiHighConn:
       \_ref_obj: (sscan0), line:184
         |vpiName:sscan0
         |vpiActual:
         \_logic_net: (sscan0), line:134, parent:work@pad_ddr2
     |vpiPort:
     \_port: (ctu_io_sscan_update), parent:ddr2_impctl_pullup
       |vpiName:ctu_io_sscan_update
       |vpiHighConn:
       \_ref_obj: (ctu_io_sscan_update), line:185
         |vpiName:ctu_io_sscan_update
         |vpiActual:
         \_logic_net: (ctu_io_sscan_update), line:32, parent:work@pad_ddr2
     |vpiPort:
     \_port: (pad), parent:ddr2_impctl_pullup
       |vpiName:pad
       |vpiHighConn:
       \_ref_obj: (dram23_p_ref_res), line:186
         |vpiName:dram23_p_ref_res
         |vpiActual:
         \_logic_net: (dram23_p_ref_res), line:33, parent:work@pad_ddr2
     |vpiPort:
     \_port: (ctu_global_snap), parent:ddr2_impctl_pullup
       |vpiName:ctu_global_snap
       |vpiHighConn:
       \_ref_obj: (ctu_global_snap), line:187
         |vpiName:ctu_global_snap
         |vpiActual:
         \_logic_net: (ctu_global_snap), line:30, parent:work@pad_ddr2
     |vpiPort:
     \_port: (tclk), parent:ddr2_impctl_pullup
       |vpiName:tclk
       |vpiHighConn:
       \_ref_obj: (tck), line:188
         |vpiName:tck
         |vpiActual:
         \_logic_net: (tck), line:23, parent:work@pad_ddr2
     |vpiInstance:
     \_module: work@pad_ddr2 (work@pad_ddr2), file:<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v</a>, line:21
   |vpiModule:
   \_module: work@pad_ddr2::bw_iodll_code_adjust (ddr2_iodll_code_adjust), file:<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v</a>, line:195, parent:work@pad_ddr2
     |vpiDefName:work@pad_ddr2::bw_iodll_code_adjust
     |vpiName:ddr2_iodll_code_adjust
     |vpiFullName:work@pad_ddr2.ddr2_iodll_code_adjust
     |vpiPort:
     \_port: (bypass_data), parent:ddr2_iodll_code_adjust
       |vpiName:bypass_data
       |vpiHighConn:
       \_ref_obj: (ddr2_bypass_data), line:196
         |vpiName:ddr2_bypass_data
         |vpiActual:
         \_logic_net: (ddr2_bypass_data), line:21, parent:work@pad_ddr2
     |vpiPort:
     \_port: (ddr_clk_in), parent:ddr2_iodll_code_adjust
       |vpiName:ddr_clk_in
       |vpiHighConn:
       \_ref_obj: (rclk), line:197
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:143, parent:work@pad_ddr2
     |vpiPort:
     \_port: (delay_ctrl), parent:ddr2_iodll_code_adjust
       |vpiName:delay_ctrl
       |vpiHighConn:
       \_ref_obj: (ctu_ddr2_dll_delayctr), line:198
         |vpiName:ctu_ddr2_dll_delayctr
         |vpiActual:
         \_logic_net: (ctu_ddr2_dll_delayctr), line:25, parent:work@pad_ddr2
     |vpiPort:
     \_port: (io_dll_bypass_l), parent:ddr2_iodll_code_adjust
       |vpiName:io_dll_bypass_l
       |vpiHighConn:
       \_ref_obj: (ddr2_dll_bypass_l), line:199
         |vpiName:ddr2_dll_bypass_l
         |vpiActual:
         \_logic_net: (ddr2_dll_bypass_l), line:21, parent:work@pad_ddr2
     |vpiPort:
     \_port: (iodll_reset_l), parent:ddr2_iodll_code_adjust
       |vpiName:iodll_reset_l
       |vpiHighConn:
       \_ref_obj: (ctu_ddr2_iodll_rst_l), line:200
         |vpiName:ctu_ddr2_iodll_rst_l
         |vpiActual:
         \_logic_net: (ctu_ddr2_iodll_rst_l), line:31, parent:work@pad_ddr2
     |vpiPort:
     \_port: (s_controller_out), parent:ddr2_iodll_code_adjust
       |vpiName:s_controller_out
       |vpiHighConn:
       \_ref_obj: (ddr2_lpf_code_pre), line:201
         |vpiName:ddr2_lpf_code_pre
         |vpiActual:
         \_logic_net: (ddr2_lpf_code_pre), line:192, parent:work@pad_ddr2
           |vpiName:ddr2_lpf_code_pre
           |vpiFullName:work@pad_ddr2.ddr2_lpf_code_pre
           |vpiNetType:1
           |vpiRange:
           \_range: , line:192
             |vpiLeftRange:
             \_constant: , line:192
               |vpiConstType:7
               |vpiDecompile:4
               |vpiSize:32
               |INT:4
             |vpiRightRange:
             \_constant: , line:192
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (s_percent_ctrl_out), parent:ddr2_iodll_code_adjust
       |vpiName:s_percent_ctrl_out
       |vpiHighConn:
       \_ref_obj: (ddr2_lpf_code), line:202
         |vpiName:ddr2_lpf_code
         |vpiActual:
         \_logic_net: (ddr2_lpf_code), line:42, parent:work@pad_ddr2
     |vpiPort:
     \_port: (se), parent:ddr2_iodll_code_adjust
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (ddr_se_buf), line:203
         |vpiName:ddr_se_buf
         |vpiActual:
         \_logic_net: (ddr_se_buf), line:142, parent:work@pad_ddr2
     |vpiPort:
     \_port: (si), parent:ddr2_iodll_code_adjust
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (scan3_pre), line:204
         |vpiName:scan3_pre
         |vpiActual:
         \_logic_net: (scan3_pre), line:193, parent:work@pad_ddr2
           |vpiName:scan3_pre
           |vpiFullName:work@pad_ddr2.scan3_pre
           |vpiNetType:1
     |vpiPort:
     \_port: (so), parent:ddr2_iodll_code_adjust
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (scan3), line:205
         |vpiName:scan3
         |vpiActual:
         \_logic_net: (scan3), line:139, parent:work@pad_ddr2
           |vpiName:scan3
           |vpiFullName:work@pad_ddr2.scan3
           |vpiNetType:1
     |vpiInstance:
     \_module: work@pad_ddr2 (work@pad_ddr2), file:<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v</a>, line:21
   |vpiModule:
   \_module: work@pad_ddr2::bw_iodll (ddr2_master_dll), file:<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v</a>, line:207, parent:work@pad_ddr2
     |vpiDefName:work@pad_ddr2::bw_iodll
     |vpiName:ddr2_master_dll
     |vpiFullName:work@pad_ddr2.ddr2_master_dll
     |vpiPort:
     \_port: (ddr_testmode_l), parent:ddr2_master_dll
       |vpiName:ddr_testmode_l
       |vpiHighConn:
       \_ref_obj: (ddr_testmode_l), line:208
         |vpiName:ddr_testmode_l
         |vpiActual:
         \_logic_net: (ddr_testmode_l), line:25, parent:work@pad_ddr2
     |vpiPort:
     \_port: (bypass_data), parent:ddr2_master_dll
       |vpiName:bypass_data
       |vpiHighConn:
       \_operation: , line:209
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (ddr2_bypass_data), line:209
           |vpiName:ddr2_bypass_data
     |vpiPort:
     \_port: (lpf_out), parent:ddr2_master_dll
       |vpiName:lpf_out
       |vpiHighConn:
       \_ref_obj: (ddr2_lpf_code_pre), line:210
         |vpiName:ddr2_lpf_code_pre
         |vpiActual:
         \_logic_net: (ddr2_lpf_code_pre), line:192, parent:work@pad_ddr2
     |vpiPort:
     \_port: (delay_ctrl), parent:ddr2_master_dll
       |vpiName:delay_ctrl
       |vpiHighConn:
       \_operation: , line:211
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (ctu_ddr2_dll_delayctr), line:211
           |vpiName:ctu_ddr2_dll_delayctr
     |vpiPort:
     \_port: (so), parent:ddr2_master_dll
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (scan3_pre), line:212
         |vpiName:scan3_pre
         |vpiActual:
         \_logic_net: (scan3_pre), line:193, parent:work@pad_ddr2
     |vpiPort:
     \_port: (io_dll_bypass_l), parent:ddr2_master_dll
       |vpiName:io_dll_bypass_l
       |vpiHighConn:
       \_ref_obj: (ddr2_dll_bypass_l), line:213
         |vpiName:ddr2_dll_bypass_l
         |vpiActual:
         \_logic_net: (ddr2_dll_bypass_l), line:21, parent:work@pad_ddr2
     |vpiPort:
     \_port: (io_dll_reset_l), parent:ddr2_master_dll
       |vpiName:io_dll_reset_l
       |vpiHighConn:
       \_ref_obj: (ctu_ddr2_iodll_rst_l), line:214
         |vpiName:ctu_ddr2_iodll_rst_l
         |vpiActual:
         \_logic_net: (ctu_ddr2_iodll_rst_l), line:31, parent:work@pad_ddr2
     |vpiPort:
     \_port: (se), parent:ddr2_master_dll
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (ddr_se_buf), line:215
         |vpiName:ddr_se_buf
         |vpiActual:
         \_logic_net: (ddr_se_buf), line:142, parent:work@pad_ddr2
     |vpiPort:
     \_port: (si), parent:ddr2_master_dll
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (scan2), line:216
         |vpiName:scan2
         |vpiActual:
         \_logic_net: (scan2), line:138, parent:work@pad_ddr2
     |vpiPort:
     \_port: (ddr_clk_in), parent:ddr2_master_dll
       |vpiName:ddr_clk_in
       |vpiHighConn:
       \_ref_obj: (rclk), line:217
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:143, parent:work@pad_ddr2
     |vpiPort:
     \_port: (iodll_lock), parent:ddr2_master_dll
       |vpiName:iodll_lock
       |vpiHighConn:
       \_ref_obj: (ddr2_ctu_dll_lock), line:218
         |vpiName:ddr2_ctu_dll_lock
         |vpiActual:
         \_logic_net: (ddr2_ctu_dll_lock), line:36, parent:work@pad_ddr2
     |vpiPort:
     \_port: (overflow), parent:ddr2_master_dll
       |vpiName:overflow
       |vpiHighConn:
       \_ref_obj: (ddr2_ctu_dll_overflow), line:219
         |vpiName:ddr2_ctu_dll_overflow
         |vpiActual:
         \_logic_net: (ddr2_ctu_dll_overflow), line:28, parent:work@pad_ddr2
     |vpiPort:
     \_port: (strobe), parent:ddr2_master_dll
       |vpiName:strobe
       |vpiHighConn:
       \_ref_obj: (net0204), line:220
         |vpiName:net0204
         |vpiActual:
         \_logic_net: (net0204), line:131, parent:work@pad_ddr2
           |vpiName:net0204
           |vpiFullName:work@pad_ddr2.net0204
           |vpiNetType:1
     |vpiInstance:
     \_module: work@pad_ddr2 (work@pad_ddr2), file:<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v</a>, line:21
   |vpiModule:
   \_module: work@pad_ddr2::bw_clk_cl_ddr_ddr (pad_ddr2_header), file:<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v</a>, line:223, parent:work@pad_ddr2
     |vpiDefName:work@pad_ddr2::bw_clk_cl_ddr_ddr
     |vpiName:pad_ddr2_header
     |vpiFullName:work@pad_ddr2.pad_ddr2_header
     |vpiPort:
     \_port: (gclk), parent:pad_ddr2_header
       |vpiName:gclk
       |vpiHighConn:
       \_operation: , line:224
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (dram_gclk), line:224
           |vpiName:dram_gclk
     |vpiPort:
     \_port: (ddr_rclk), parent:pad_ddr2_header
       |vpiName:ddr_rclk
       |vpiHighConn:
       \_ref_obj: (rclk), line:225
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:143, parent:work@pad_ddr2
     |vpiPort:
     \_port: (so), parent:pad_ddr2_header
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (ddr_so_pre_latch), line:226
         |vpiName:ddr_so_pre_latch
     |vpiPort:
     \_port: (si), parent:pad_ddr2_header
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (scan3), line:227
         |vpiName:scan3
         |vpiActual:
         \_logic_net: (scan3), line:139, parent:work@pad_ddr2
     |vpiPort:
     \_port: (gdbginit_l), parent:pad_ddr2_header
       |vpiName:gdbginit_l
       |vpiHighConn:
       \_ref_obj: (dram_gdbginit_l), line:228
         |vpiName:dram_gdbginit_l
         |vpiActual:
         \_logic_net: (dram_gdbginit_l), line:30, parent:work@pad_ddr2
     |vpiPort:
     \_port: (grst_l), parent:pad_ddr2_header
       |vpiName:grst_l
       |vpiHighConn:
       \_ref_obj: (dram_grst_l), line:229
         |vpiName:dram_grst_l
         |vpiActual:
         \_logic_net: (dram_grst_l), line:29, parent:work@pad_ddr2
     |vpiPort:
     \_port: (cluster_grst_l), parent:pad_ddr2_header
       |vpiName:cluster_grst_l
       |vpiHighConn:
       \_ref_obj: (rst_l), line:230
         |vpiName:rst_l
         |vpiActual:
         \_logic_net: (rst_l), line:133, parent:work@pad_ddr2
     |vpiPort:
     \_port: (dbginit_l), parent:pad_ddr2_header
       |vpiName:dbginit_l
       |vpiHighConn:
       \_ref_obj: (net196), line:231
         |vpiName:net196
         |vpiActual:
         \_logic_net: (net196), line:132, parent:work@pad_ddr2
           |vpiName:net196
           |vpiFullName:work@pad_ddr2.net196
           |vpiNetType:1
     |vpiPort:
     \_port: (rclk), parent:pad_ddr2_header
       |vpiName:rclk
       |vpiHighConn:
       \_ref_obj: (rclk), line:232
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:143, parent:work@pad_ddr2
     |vpiPort:
     \_port: (se), parent:pad_ddr2_header
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (ddr_se_buf), line:233
         |vpiName:ddr_se_buf
         |vpiActual:
         \_logic_net: (ddr_se_buf), line:142, parent:work@pad_ddr2
     |vpiPort:
     \_port: (adbginit_l), parent:pad_ddr2_header
       |vpiName:adbginit_l
       |vpiHighConn:
       \_ref_obj: (dram_adbginit_l), line:234
         |vpiName:dram_adbginit_l
         |vpiActual:
         \_logic_net: (dram_adbginit_l), line:35, parent:work@pad_ddr2
     |vpiPort:
     \_port: (arst2_l), parent:pad_ddr2_header
       |vpiName:arst2_l
       |vpiHighConn:
       \_ref_obj: (arst2_l), line:235
         |vpiName:arst2_l
         |vpiActual:
         \_logic_net: (arst2_l), line:144, parent:work@pad_ddr2
           |vpiName:arst2_l
           |vpiFullName:work@pad_ddr2.arst2_l
           |vpiNetType:1
     |vpiPort:
     \_port: (arst_l), parent:pad_ddr2_header
       |vpiName:arst_l
       |vpiHighConn:
       \_ref_obj: (dram_arst_l), line:236
         |vpiName:dram_arst_l
         |vpiActual:
         \_logic_net: (dram_arst_l), line:29, parent:work@pad_ddr2
     |vpiPort:
     \_port: (cluster_cken), parent:pad_ddr2_header
       |vpiName:cluster_cken
       |vpiHighConn:
       \_ref_obj: (clk_ddr2_cken_buf), line:237
         |vpiName:clk_ddr2_cken_buf
         |vpiActual:
         \_logic_net: (clk_ddr2_cken_buf), line:140, parent:work@pad_ddr2
     |vpiInstance:
     \_module: work@pad_ddr2 (work@pad_ddr2), file:<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v</a>, line:21
   |vpiModule:
   \_module: work@pad_ddr2::bw_u1_buf_40x (I223), file:<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v</a>, line:238, parent:work@pad_ddr2
     |vpiDefName:work@pad_ddr2::bw_u1_buf_40x
     |vpiName:I223
     |vpiFullName:work@pad_ddr2.I223
     |vpiPort:
     \_port: (z), parent:I223
       |vpiName:z
       |vpiHighConn:
       \_ref_obj: (ddr_se_buf), line:239
         |vpiName:ddr_se_buf
         |vpiActual:
         \_logic_net: (ddr_se_buf), line:142, parent:work@pad_ddr2
     |vpiPort:
     \_port: (a), parent:I223
       |vpiName:a
       |vpiHighConn:
       \_ref_obj: (ddr_se), line:240
         |vpiName:ddr_se
         |vpiActual:
         \_logic_net: (ddr_se), line:34, parent:work@pad_ddr2
     |vpiInstance:
     \_module: work@pad_ddr2 (work@pad_ddr2), file:<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v</a>, line:21
   |vpiModule:
   \_module: work@pad_ddr2::ddr_ch (ddr2_ddr_ch), file:<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v</a>, line:241, parent:work@pad_ddr2
     |vpiDefName:work@pad_ddr2::ddr_ch
     |vpiName:ddr2_ddr_ch
     |vpiFullName:work@pad_ddr2.ddr2_ddr_ch
     |vpiPort:
     \_port: (arst_l_out), parent:ddr2_ddr_ch
       |vpiName:arst_l_out
       |vpiHighConn:
       \_ref_obj: (arst2_l), line:242
         |vpiName:arst2_l
         |vpiActual:
         \_logic_net: (arst2_l), line:144, parent:work@pad_ddr2
     |vpiPort:
     \_port: (afo), parent:ddr2_ddr_ch
       |vpiName:afo
       |vpiHighConn:
       \_operation: , line:243
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (afo), line:243
           |vpiName:afo
     |vpiPort:
     \_port: (serial_in), parent:ddr2_ddr_ch
       |vpiName:serial_in
       |vpiHighConn:
       \_operation: , line:244
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (serial_in), line:244
           |vpiName:serial_in
     |vpiPort:
     \_port: (afi), parent:ddr2_ddr_ch
       |vpiName:afi
       |vpiHighConn:
       \_operation: , line:245
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (afi), line:245
           |vpiName:afi
     |vpiPort:
     \_port: (serial_out), parent:ddr2_ddr_ch
       |vpiName:serial_out
       |vpiHighConn:
       \_operation: , line:246
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (serial_out), line:246
           |vpiName:serial_out
     |vpiPort:
     \_port: (dram_io_data_out), parent:ddr2_ddr_ch
       |vpiName:dram_io_data_out
       |vpiHighConn:
       \_operation: , line:247
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (dram2_io_data_out), line:247
           |vpiName:dram2_io_data_out
     |vpiPort:
     \_port: (spare_ddr_pin), parent:ddr2_ddr_ch
       |vpiName:spare_ddr_pin
       |vpiHighConn:
       \_operation: , line:248
         |vpiOpType:33
         |vpiOperand:
         \_bit_select: (spare_ddr2_pin), line:248
           |vpiName:spare_ddr2_pin
           |vpiIndex:
           \_constant: , line:248
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
         |vpiOperand:
         \_part_select: , line:248, parent:spare_ddr2_pad
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (spare_ddr2_pad)
           |vpiLeftRange:
           \_constant: , line:248
             |vpiConstType:7
             |vpiDecompile:6
             |vpiSize:32
             |INT:6
           |vpiRightRange:
           \_constant: , line:248
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
         |vpiOperand:
         \_part_select: , line:249, parent:spare_ddr2_pin
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (spare_ddr2_pin)
           |vpiLeftRange:
           \_constant: , line:249
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:249
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
     |vpiPort:
     \_port: (spare_ddr_data), parent:ddr2_ddr_ch
       |vpiName:spare_ddr_data
       |vpiHighConn:
       \_operation: , line:250
         |vpiOpType:33
         |vpiOperand:
         \_bit_select: (spare_ddr2_pindata), line:250
           |vpiName:spare_ddr2_pindata
           |vpiIndex:
           \_constant: , line:250
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
         |vpiOperand:
         \_part_select: , line:250, parent:spare_ddr2_paddata
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (spare_ddr2_paddata)
           |vpiLeftRange:
           \_constant: , line:250
             |vpiConstType:7
             |vpiDecompile:6
             |vpiSize:32
             |INT:6
           |vpiRightRange:
           \_constant: , line:250
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
         |vpiOperand:
         \_part_select: , line:251, parent:spare_ddr2_pindata
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (spare_ddr2_pindata)
           |vpiLeftRange:
           \_constant: , line:251
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:251
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
     |vpiPort:
     \_port: (dram_io_ptr_clk_inv), parent:ddr2_ddr_ch
       |vpiName:dram_io_ptr_clk_inv
       |vpiHighConn:
       \_operation: , line:252
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (dram2_io_ptr_clk_inv), line:252
           |vpiName:dram2_io_ptr_clk_inv
     |vpiPort:
     \_port: (io_dram_data_in), parent:ddr2_ddr_ch
       |vpiName:io_dram_data_in
       |vpiHighConn:
       \_operation: , line:253
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (io_dram2_data_in), line:253
           |vpiName:io_dram2_data_in
     |vpiPort:
     \_port: (io_dram_ecc_in), parent:ddr2_ddr_ch
       |vpiName:io_dram_ecc_in
       |vpiHighConn:
       \_operation: , line:254
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (io_dram2_ecc_in), line:254
           |vpiName:io_dram2_ecc_in
     |vpiPort:
     \_port: (dram_io_addr), parent:ddr2_ddr_ch
       |vpiName:dram_io_addr
       |vpiHighConn:
       \_operation: , line:255
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (dram2_io_addr), line:255
           |vpiName:dram2_io_addr
     |vpiPort:
     \_port: (dram_io_bank), parent:ddr2_ddr_ch
       |vpiName:dram_io_bank
       |vpiHighConn:
       \_operation: , line:256
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (dram2_io_bank), line:256
           |vpiName:dram2_io_bank
     |vpiPort:
     \_port: (dram_io_cs_l), parent:ddr2_ddr_ch
       |vpiName:dram_io_cs_l
       |vpiHighConn:
       \_operation: , line:257
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (dram2_io_cs_l), line:257
           |vpiName:dram2_io_cs_l
     |vpiPort:
     \_port: (dram_dq), parent:ddr2_ddr_ch
       |vpiName:dram_dq
       |vpiHighConn:
       \_operation: , line:258
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (dram2_dq), line:258
           |vpiName:dram2_dq
     |vpiPort:
     \_port: (dram_addr), parent:ddr2_ddr_ch
       |vpiName:dram_addr
       |vpiHighConn:
       \_operation: , line:259
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (dram2_addr), line:259
           |vpiName:dram2_addr
     |vpiPort:
     \_port: (dram_cb), parent:ddr2_ddr_ch
       |vpiName:dram_cb
       |vpiHighConn:
       \_operation: , line:260
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (dram2_cb), line:260
           |vpiName:dram2_cb
     |vpiPort:
     \_port: (dram_dqs), parent:ddr2_ddr_ch
       |vpiName:dram_dqs
       |vpiHighConn:
       \_operation: , line:261
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (dram2_dqs), line:261
           |vpiName:dram2_dqs
     |vpiPort:
     \_port: (dram_ba), parent:ddr2_ddr_ch
       |vpiName:dram_ba
       |vpiHighConn:
       \_operation: , line:262
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (dram2_ba), line:262
           |vpiName:dram2_ba
     |vpiPort:
     \_port: (dram_ck_n), parent:ddr2_ddr_ch
       |vpiName:dram_ck_n
       |vpiHighConn:
       \_operation: , line:263
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (dram2_ck_n), line:263
           |vpiName:dram2_ck_n
     |vpiPort:
     \_port: (dram_ck_p), parent:ddr2_ddr_ch
       |vpiName:dram_ck_p
       |vpiHighConn:
       \_operation: , line:264
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (dram2_ck_p), line:264
           |vpiName:dram2_ck_p
     |vpiPort:
     \_port: (dram_cs_l), parent:ddr2_ddr_ch
       |vpiName:dram_cs_l
       |vpiHighConn:
       \_operation: , line:265
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (dram2_cs_l), line:265
           |vpiName:dram2_cs_l
     |vpiPort:
     \_port: (lpf_code), parent:ddr2_ddr_ch
       |vpiName:lpf_code
       |vpiHighConn:
       \_ref_obj: (ddr2_lpf_code), line:266
         |vpiName:ddr2_lpf_code
         |vpiActual:
         \_logic_net: (ddr2_lpf_code), line:42, parent:work@pad_ddr2
     |vpiPort:
     \_port: (cbu), parent:ddr2_ddr_ch
       |vpiName:cbu
       |vpiHighConn:
       \_operation: , line:267
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (ddr2_ddr3_cbu), line:267
           |vpiName:ddr2_ddr3_cbu
     |vpiPort:
     \_port: (cbd), parent:ddr2_ddr_ch
       |vpiName:cbd
       |vpiHighConn:
       \_operation: , line:268
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (ddr2_ddr3_cbd), line:268
           |vpiName:ddr2_ddr3_cbd
     |vpiPort:
     \_port: (update_dr_in), parent:ddr2_ddr_ch
       |vpiName:update_dr_in
       |vpiHighConn:
       \_ref_obj: (bscan_update_dr_in), line:269
         |vpiName:bscan_update_dr_in
         |vpiActual:
         \_logic_net: (bscan_update_dr_in), line:37, parent:work@pad_ddr2
     |vpiPort:
     \_port: (mode_ctrl_in), parent:ddr2_ddr_ch
       |vpiName:mode_ctrl_in
       |vpiHighConn:
       \_ref_obj: (bscan_mode_ctl_in), line:270
         |vpiName:bscan_mode_ctl_in
         |vpiActual:
         \_logic_net: (bscan_mode_ctl_in), line:22, parent:work@pad_ddr2
     |vpiPort:
     \_port: (shift_dr_in), parent:ddr2_ddr_ch
       |vpiName:shift_dr_in
       |vpiHighConn:
       \_ref_obj: (bscan_shift_dr_in), line:271
         |vpiName:bscan_shift_dr_in
         |vpiActual:
         \_logic_net: (bscan_shift_dr_in), line:36, parent:work@pad_ddr2
     |vpiPort:
     \_port: (clock_dr_in), parent:ddr2_ddr_ch
       |vpiName:clock_dr_in
       |vpiHighConn:
       \_ref_obj: (bscan_clock_dr_in), line:272
         |vpiName:bscan_clock_dr_in
         |vpiActual:
         \_logic_net: (bscan_clock_dr_in), line:31, parent:work@pad_ddr2
     |vpiPort:
     \_port: (hiz_n_in), parent:ddr2_ddr_ch
       |vpiName:hiz_n_in
       |vpiHighConn:
       \_ref_obj: (bscan_hiz_l_in), line:273
         |vpiName:bscan_hiz_l_in
         |vpiActual:
         \_logic_net: (bscan_hiz_l_in), line:22, parent:work@pad_ddr2
     |vpiPort:
     \_port: (testmode_l), parent:ddr2_ddr_ch
       |vpiName:testmode_l
       |vpiHighConn:
       \_ref_obj: (ddr_testmode_l), line:274
         |vpiName:ddr_testmode_l
         |vpiActual:
         \_logic_net: (ddr_testmode_l), line:25, parent:work@pad_ddr2
     |vpiPort:
     \_port: (test_mode), parent:ddr2_ddr_ch
       |vpiName:test_mode
       |vpiHighConn:
       \_ref_obj: (test_mode), line:275
         |vpiName:test_mode
         |vpiActual:
         \_logic_net: (test_mode), line:31, parent:work@pad_ddr2
     |vpiPort:
     \_port: (bypass_enable_out), parent:ddr2_ddr_ch
       |vpiName:bypass_enable_out
       |vpiHighConn:
       \_ref_obj: (bypass_enable_out), line:276
         |vpiName:bypass_enable_out
         |vpiActual:
         \_logic_net: (bypass_enable_out), line:26, parent:work@pad_ddr2
     |vpiPort:
     \_port: (ps_select_out), parent:ddr2_ddr_ch
       |vpiName:ps_select_out
       |vpiHighConn:
       \_ref_obj: (ps_select_out), line:277
         |vpiName:ps_select_out
         |vpiActual:
         \_logic_net: (ps_select_out), line:27, parent:work@pad_ddr2
     |vpiPort:
     \_port: (rclk), parent:ddr2_ddr_ch
       |vpiName:rclk
       |vpiHighConn:
       \_ref_obj: (rclk), line:278
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:143, parent:work@pad_ddr2
     |vpiPort:
     \_port: (se), parent:ddr2_ddr_ch
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (ddr_se_buf), line:279
         |vpiName:ddr_se_buf
         |vpiActual:
         \_logic_net: (ddr_se_buf), line:142, parent:work@pad_ddr2
     |vpiPort:
     \_port: (pad_clk_so), parent:ddr2_ddr_ch
       |vpiName:pad_clk_so
       |vpiHighConn:
       \_ref_obj: (scan0), line:280
         |vpiName:scan0
         |vpiActual:
         \_logic_net: (scan0), line:136, parent:work@pad_ddr2
     |vpiPort:
     \_port: (pad_clk_si), parent:ddr2_ddr_ch
       |vpiName:pad_clk_si
       |vpiHighConn:
       \_ref_obj: (ddr_si), line:281
         |vpiName:ddr_si
         |vpiActual:
         \_logic_net: (ddr_si), line:23, parent:work@pad_ddr2
     |vpiPort:
     \_port: (bso), parent:ddr2_ddr_ch
       |vpiName:bso
       |vpiHighConn:
       \_ref_obj: (pad_ddr2_bso), line:282
         |vpiName:pad_ddr2_bso
         |vpiActual:
         \_logic_net: (pad_ddr2_bso), line:34, parent:work@pad_ddr2
     |vpiPort:
     \_port: (bsi), parent:ddr2_ddr_ch
       |vpiName:bsi
       |vpiHighConn:
       \_ref_obj: (pad_ddr2_bsi), line:283
         |vpiName:pad_ddr2_bsi
         |vpiActual:
         \_logic_net: (pad_ddr2_bsi), line:29, parent:work@pad_ddr2
     |vpiPort:
     \_port: (mode_ctrl_out), parent:ddr2_ddr_ch
       |vpiName:mode_ctrl_out
       |vpiHighConn:
       \_ref_obj: (bscan_mode_ctl_out), line:284
         |vpiName:bscan_mode_ctl_out
         |vpiActual:
         \_logic_net: (bscan_mode_ctl_out), line:29, parent:work@pad_ddr2
     |vpiPort:
     \_port: (update_dr_out), parent:ddr2_ddr_ch
       |vpiName:update_dr_out
       |vpiHighConn:
       \_ref_obj: (bscan_update_dr_out), line:285
         |vpiName:bscan_update_dr_out
         |vpiActual:
         \_logic_net: (bscan_update_dr_out), line:28, parent:work@pad_ddr2
     |vpiPort:
     \_port: (shift_dr_out), parent:ddr2_ddr_ch
       |vpiName:shift_dr_out
       |vpiHighConn:
       \_ref_obj: (bscan_shift_dr_out), line:286
         |vpiName:bscan_shift_dr_out
         |vpiActual:
         \_logic_net: (bscan_shift_dr_out), line:26, parent:work@pad_ddr2
     |vpiPort:
     \_port: (clock_dr_out), parent:ddr2_ddr_ch
       |vpiName:clock_dr_out
       |vpiHighConn:
       \_ref_obj: (bscan_clock_dr_out), line:287
         |vpiName:bscan_clock_dr_out
         |vpiActual:
         \_logic_net: (bscan_clock_dr_out), line:27, parent:work@pad_ddr2
     |vpiPort:
     \_port: (hiz_n_out), parent:ddr2_ddr_ch
       |vpiName:hiz_n_out
       |vpiHighConn:
       \_ref_obj: (bscan_hiz_l_out), line:288
         |vpiName:bscan_hiz_l_out
         |vpiActual:
         \_logic_net: (bscan_hiz_l_out), line:27, parent:work@pad_ddr2
     |vpiPort:
     \_port: (bypass_enable_in), parent:ddr2_ddr_ch
       |vpiName:bypass_enable_in
       |vpiHighConn:
       \_ref_obj: (bypass_enable), line:289
         |vpiName:bypass_enable
         |vpiActual:
         \_logic_net: (bypass_enable), line:26, parent:work@pad_ddr2
     |vpiPort:
     \_port: (ps_select_in), parent:ddr2_ddr_ch
       |vpiName:ps_select_in
       |vpiHighConn:
       \_ref_obj: (ps_select), line:290
         |vpiName:ps_select
         |vpiActual:
         \_logic_net: (ps_select), line:34, parent:work@pad_ddr2
     |vpiPort:
     \_port: (strobe), parent:ddr2_ddr_ch
       |vpiName:strobe
       |vpiHighConn:
       \_ref_obj: (net0204), line:291
         |vpiName:net0204
         |vpiActual:
         \_logic_net: (net0204), line:131, parent:work@pad_ddr2
     |vpiPort:
     \_port: (dram_io_clk_enable), parent:ddr2_ddr_ch
       |vpiName:dram_io_clk_enable
       |vpiHighConn:
       \_ref_obj: (dram2_io_clk_enable), line:292
         |vpiName:dram2_io_clk_enable
         |vpiActual:
         \_logic_net: (dram2_io_clk_enable), line:39, parent:work@pad_ddr2
     |vpiPort:
     \_port: (dram_io_cke), parent:ddr2_ddr_ch
       |vpiName:dram_io_cke
       |vpiHighConn:
       \_ref_obj: (dram2_io_cke), line:293
         |vpiName:dram2_io_cke
         |vpiActual:
         \_logic_net: (dram2_io_cke), line:41, parent:work@pad_ddr2
     |vpiPort:
     \_port: (dram_io_ras_l), parent:ddr2_ddr_ch
       |vpiName:dram_io_ras_l
       |vpiHighConn:
       \_ref_obj: (dram2_io_ras_l), line:294
         |vpiName:dram2_io_ras_l
         |vpiActual:
         \_logic_net: (dram2_io_ras_l), line:38, parent:work@pad_ddr2
     |vpiPort:
     \_port: (dram_io_write_en_l), parent:ddr2_ddr_ch
       |vpiName:dram_io_write_en_l
       |vpiHighConn:
       \_ref_obj: (dram2_io_write_en_l), line:295
         |vpiName:dram2_io_write_en_l
         |vpiActual:
         \_logic_net: (dram2_io_write_en_l), line:38, parent:work@pad_ddr2
     |vpiPort:
     \_port: (dram_io_cas_l), parent:ddr2_ddr_ch
       |vpiName:dram_io_cas_l
       |vpiHighConn:
       \_ref_obj: (dram2_io_cas_l), line:296
         |vpiName:dram2_io_cas_l
         |vpiActual:
         \_logic_net: (dram2_io_cas_l), line:38, parent:work@pad_ddr2
     |vpiPort:
     \_port: (dram_cke), parent:ddr2_ddr_ch
       |vpiName:dram_cke
       |vpiHighConn:
       \_ref_obj: (dram2_cke), line:297
         |vpiName:dram2_cke
         |vpiActual:
         \_logic_net: (dram2_cke), line:24, parent:work@pad_ddr2
     |vpiPort:
     \_port: (io_dram_data_valid), parent:ddr2_ddr_ch
       |vpiName:io_dram_data_valid
       |vpiHighConn:
       \_ref_obj: (io_dram2_data_valid), line:298
         |vpiName:io_dram2_data_valid
         |vpiActual:
         \_logic_net: (io_dram2_data_valid), line:39, parent:work@pad_ddr2
     |vpiPort:
     \_port: (dram_ras_l), parent:ddr2_ddr_ch
       |vpiName:dram_ras_l
       |vpiHighConn:
       \_ref_obj: (dram2_ras_l), line:299
         |vpiName:dram2_ras_l
         |vpiActual:
         \_logic_net: (dram2_ras_l), line:24, parent:work@pad_ddr2
     |vpiPort:
     \_port: (dram_we_l), parent:ddr2_ddr_ch
       |vpiName:dram_we_l
       |vpiHighConn:
       \_ref_obj: (dram2_we_l), line:300
         |vpiName:dram2_we_l
         |vpiActual:
         \_logic_net: (dram2_we_l), line:35, parent:work@pad_ddr2
     |vpiPort:
     \_port: (dram_cas_l), parent:ddr2_ddr_ch
       |vpiName:dram_cas_l
       |vpiHighConn:
       \_ref_obj: (dram2_cas_l), line:301
         |vpiName:dram2_cas_l
         |vpiActual:
         \_logic_net: (dram2_cas_l), line:24, parent:work@pad_ddr2
     |vpiPort:
     \_port: (burst_length_four), parent:ddr2_ddr_ch
       |vpiName:burst_length_four
       |vpiHighConn:
       \_ref_obj: (vdd), line:302
         |vpiName:vdd
         |vpiActual:
         \_logic_net: (vdd), line:126, parent:work@pad_ddr2
           |vpiName:vdd
           |vpiFullName:work@pad_ddr2.vdd
           |vpiNetType:10
     |vpiPort:
     \_port: (dram_io_pad_clk_inv), parent:ddr2_ddr_ch
       |vpiName:dram_io_pad_clk_inv
       |vpiHighConn:
       \_ref_obj: (dram2_io_pad_clk_inv), line:303
         |vpiName:dram2_io_pad_clk_inv
         |vpiActual:
         \_logic_net: (dram2_io_pad_clk_inv), line:42, parent:work@pad_ddr2
     |vpiPort:
     \_port: (dram_io_pad_enable), parent:ddr2_ddr_ch
       |vpiName:dram_io_pad_enable
       |vpiHighConn:
       \_ref_obj: (dram2_io_pad_enable), line:304
         |vpiName:dram2_io_pad_enable
         |vpiActual:
         \_logic_net: (dram2_io_pad_enable), line:37, parent:work@pad_ddr2
     |vpiPort:
     \_port: (dram_io_drive_enable), parent:ddr2_ddr_ch
       |vpiName:dram_io_drive_enable
       |vpiHighConn:
       \_ref_obj: (dram2_io_drive_enable), line:305
         |vpiName:dram2_io_drive_enable
         |vpiActual:
         \_logic_net: (dram2_io_drive_enable), line:37, parent:work@pad_ddr2
     |vpiPort:
     \_port: (rst_l), parent:ddr2_ddr_ch
       |vpiName:rst_l
       |vpiHighConn:
       \_ref_obj: (rst_l), line:306
         |vpiName:rst_l
         |vpiActual:
         \_logic_net: (rst_l), line:133, parent:work@pad_ddr2
     |vpiPort:
     \_port: (dram_arst_l), parent:ddr2_ddr_ch
       |vpiName:dram_arst_l
       |vpiHighConn:
       \_ref_obj: (dram_arst_l), line:307
         |vpiName:dram_arst_l
         |vpiActual:
         \_logic_net: (dram_arst_l), line:29, parent:work@pad_ddr2
     |vpiPort:
     \_port: (dram_io_channel_disabled), parent:ddr2_ddr_ch
       |vpiName:dram_io_channel_disabled
       |vpiHighConn:
       \_ref_obj: (dram2_io_channel_disabled), line:308
         |vpiName:dram2_io_channel_disabled
         |vpiActual:
         \_logic_net: (dram2_io_channel_disabled), line:40, parent:work@pad_ddr2
     |vpiPort:
     \_port: (dram_io_drive_data), parent:ddr2_ddr_ch
       |vpiName:dram_io_drive_data
       |vpiHighConn:
       \_ref_obj: (dram2_io_drive_data), line:309
         |vpiName:dram2_io_drive_data
         |vpiActual:
         \_logic_net: (dram2_io_drive_data), line:41, parent:work@pad_ddr2
     |vpiPort:
     \_port: (vdd_h), parent:ddr2_ddr_ch
       |vpiName:vdd_h
       |vpiHighConn:
       \_ref_obj: (vdd18), line:310
         |vpiName:vdd18
         |vpiActual:
         \_logic_net: (vdd18), line:28, parent:work@pad_ddr2
     |vpiInstance:
     \_module: work@pad_ddr2 (work@pad_ddr2), file:<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v</a>, line:21
   |vpiModule:
   \_module: work@pad_ddr2::bw_u1_buf_40x (I225), file:<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v</a>, line:311, parent:work@pad_ddr2
     |vpiDefName:work@pad_ddr2::bw_u1_buf_40x
     |vpiName:I225
     |vpiFullName:work@pad_ddr2.I225
     |vpiPort:
     \_port: (z), parent:I225
       |vpiName:z
       |vpiHighConn:
       \_ref_obj: (clk_ddr2_cken_buf), line:312
         |vpiName:clk_ddr2_cken_buf
         |vpiActual:
         \_logic_net: (clk_ddr2_cken_buf), line:140, parent:work@pad_ddr2
     |vpiPort:
     \_port: (a), parent:I225
       |vpiName:a
       |vpiHighConn:
       \_ref_obj: (clk_ddr2_cken), line:313
         |vpiName:clk_ddr2_cken
         |vpiActual:
         \_logic_net: (clk_ddr2_cken), line:21, parent:work@pad_ddr2
     |vpiInstance:
     \_module: work@pad_ddr2 (work@pad_ddr2), file:<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v</a>, line:21
   |vpiModule:
   \_module: work@pad_ddr2::bw_u1_scanl_2x (lockup_latch), file:<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v</a>, line:314, parent:work@pad_ddr2
     |vpiDefName:work@pad_ddr2::bw_u1_scanl_2x
     |vpiName:lockup_latch
     |vpiFullName:work@pad_ddr2.lockup_latch
     |vpiPort:
     \_port: (so), parent:lockup_latch
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (ddr_so), line:315
         |vpiName:ddr_so
         |vpiActual:
         \_logic_net: (ddr_so), line:33, parent:work@pad_ddr2
     |vpiPort:
     \_port: (sd), parent:lockup_latch
       |vpiName:sd
       |vpiHighConn:
       \_ref_obj: (ddr_so_pre_latch), line:316
         |vpiName:ddr_so_pre_latch
     |vpiPort:
     \_port: (ck), parent:lockup_latch
       |vpiName:ck
       |vpiHighConn:
       \_ref_obj: (rclk), line:317
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:143, parent:work@pad_ddr2
     |vpiInstance:
     \_module: work@pad_ddr2 (work@pad_ddr2), file:<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v</a>, line:21
   |vpiNet:
   \_logic_net: (vdd), line:126, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (vss), line:127, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (net227), line:129, parent:work@pad_ddr2
     |vpiName:net227
     |vpiFullName:work@pad_ddr2.net227
     |vpiNetType:1
     |vpiRange:
     \_range: , line:129
       |vpiLeftRange:
       \_constant: , line:129
         |vpiConstType:7
         |vpiDecompile:7
         |vpiSize:32
         |INT:7
       |vpiRightRange:
       \_constant: , line:129
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (net246), line:130, parent:work@pad_ddr2
     |vpiName:net246
     |vpiFullName:work@pad_ddr2.net246
     |vpiNetType:1
     |vpiRange:
     \_range: , line:130
       |vpiLeftRange:
       \_constant: , line:130
         |vpiConstType:7
         |vpiDecompile:7
         |vpiSize:32
         |INT:7
       |vpiRightRange:
       \_constant: , line:130
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (net0204), line:131, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (net196), line:132, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (rst_l), line:133, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (sscan0), line:134, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (net228), line:135, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (scan0), line:136, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (scan1), line:137, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (scan2), line:138, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (scan3), line:139, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (clk_ddr2_cken_buf), line:140, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (net247), line:141, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (ddr_se_buf), line:142, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (rclk), line:143, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (arst2_l), line:144, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (ddr2_lpf_code_pre), line:192, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (scan3_pre), line:193, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (ddr2_dll_bypass_l), line:21, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (ddr2_bypass_data), line:21, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (clk_ddr2_cken), line:21, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (spare_ddr2_pin), line:22, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (bscan_mode_ctl_in), line:22, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (spare_ddr2_pad), line:22, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (bscan_hiz_l_in), line:22, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (ddr_si), line:23, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (tck), line:23, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (pad_ddr2_sscan_out), line:23, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (dram2_io_bank), line:23, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (dram2_dq), line:23, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (dram2_cb), line:23, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (dram2_ba), line:24, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (dram2_cas_l), line:24, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (dram2_ras_l), line:24, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (dram2_cke), line:24, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (pad_ddr2_sscan_in), line:24, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (ddr_testmode_l), line:25, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (ctu_ddr2_dll_delayctr), line:25, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (dram2_io_cs_l), line:25, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (afo), line:25, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (bypass_enable), line:26, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (bypass_enable_out), line:26, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (bscan_shift_dr_out), line:26, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (bscan_clock_dr_out), line:27, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (bscan_hiz_l_out), line:27, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (ps_select_out), line:27, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (bscan_update_dr_out), line:28, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (serial_out), line:28, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (afi), line:28, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (vdd18), line:28, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (ddr2_ctu_dll_overflow), line:28, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (bscan_mode_ctl_out), line:29, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (pad_ddr2_bsi), line:29, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (dram_arst_l), line:29, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (dram_grst_l), line:29, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (dram_gclk), line:30, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (dram2_ck_p), line:30, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (ctu_global_snap), line:30, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (dram_gdbginit_l), line:30, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (ctu_ddr2_iodll_rst_l), line:31, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (test_mode), line:31, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (bscan_clock_dr_in), line:31, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (serial_in), line:31, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (dram2_io_ptr_clk_inv), line:32, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (ctu_io_sscan_update), line:32, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (ctu_io_sscan_se), line:32, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (spare_ddr2_paddata), line:33, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (dram23_p_ref_res), line:33, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (ddr2_ddr3_cbd), line:33, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (ddr_so), line:33, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (ps_select), line:34, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (dram23_n_ref_res), line:34, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (dram2_dqs), line:34, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (pad_ddr2_bso), line:34, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (ddr_se), line:34, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (dram2_addr), line:35, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (dram2_we_l), line:35, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (dram2_ck_n), line:35, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (dram_adbginit_l), line:35, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (ddr2_ddr3_cbu), line:36, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (bscan_shift_dr_in), line:36, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (ddr2_ctu_dll_lock), line:36, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (dram2_io_pad_enable), line:37, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (bscan_update_dr_in), line:37, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (dram2_io_drive_enable), line:37, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (dram2_io_write_en_l), line:38, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (dram2_io_cas_l), line:38, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (dram2_io_ras_l), line:38, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (dram2_io_clk_enable), line:39, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (io_dram2_data_valid), line:39, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (dram2_io_addr), line:39, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (io_dram2_data_in), line:40, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (dram2_io_channel_disabled), line:40, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (io_dram2_ecc_in), line:40, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (dram2_io_drive_data), line:41, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (dram2_io_data_out), line:41, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (dram2_io_cke), line:41, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (dram2_io_pad_clk_inv), line:42, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (dram2_cs_l), line:42, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (spare_ddr2_pindata), line:42, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (ddr2_lpf_code), line:42, parent:work@pad_ddr2
Object: \work_pad_ddr2 of type 3000
Object: \work_pad_ddr2 of type 32
Object: \ddr2_dll_bypass_l of type 44
Object: \ddr2_bypass_data of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clk_ddr2_cken of type 44
Object: \spare_ddr2_pin of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \bscan_mode_ctl_in of type 44
Object: \spare_ddr2_pad of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \bscan_hiz_l_in of type 44
Object: \ddr_si of type 44
Object: \tck of type 44
Object: \pad_ddr2_sscan_out of type 44
Object: \dram2_io_bank of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram2_dq of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram2_cb of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram2_ba of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram2_cas_l of type 44
Object: \dram2_ras_l of type 44
Object: \dram2_cke of type 44
Object: \pad_ddr2_sscan_in of type 44
Object: \ddr_testmode_l of type 44
Object: \ctu_ddr2_dll_delayctr of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram2_io_cs_l of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \afo of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \bypass_enable of type 44
Object: \bypass_enable_out of type 44
Object: \bscan_shift_dr_out of type 44
Object: \bscan_clock_dr_out of type 44
Object: \bscan_hiz_l_out of type 44
Object: \ps_select_out of type 44
Object: \bscan_update_dr_out of type 44
Object: \serial_out of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \afi of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \vdd18 of type 44
Object: \ddr2_ctu_dll_overflow of type 44
Object: \bscan_mode_ctl_out of type 44
Object: \pad_ddr2_bsi of type 44
Object: \dram_arst_l of type 44
Object: \dram_grst_l of type 44
Object: \dram_gclk of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram2_ck_p of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ctu_global_snap of type 44
Object: \dram_gdbginit_l of type 44
Object: \ctu_ddr2_iodll_rst_l of type 44
Object: \test_mode of type 44
Object: \bscan_clock_dr_in of type 44
Object: \serial_in of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram2_io_ptr_clk_inv of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ctu_io_sscan_update of type 44
Object: \ctu_io_sscan_se of type 44
Object: \spare_ddr2_paddata of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram23_p_ref_res of type 44
Object: \ddr2_ddr3_cbd of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ddr_so of type 44
Object: \ps_select of type 44
Object: \dram23_n_ref_res of type 44
Object: \dram2_dqs of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \pad_ddr2_bso of type 44
Object: \ddr_se of type 44
Object: \dram2_addr of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram2_we_l of type 44
Object: \dram2_ck_n of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram_adbginit_l of type 44
Object: \ddr2_ddr3_cbu of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \bscan_shift_dr_in of type 44
Object: \ddr2_ctu_dll_lock of type 44
Object: \dram2_io_pad_enable of type 44
Object: \bscan_update_dr_in of type 44
Object: \dram2_io_drive_enable of type 44
Object: \dram2_io_write_en_l of type 44
Object: \dram2_io_cas_l of type 44
Object: \dram2_io_ras_l of type 44
Object: \dram2_io_clk_enable of type 44
Object: \io_dram2_data_valid of type 44
Object: \dram2_io_addr of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \io_dram2_data_in of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram2_io_channel_disabled of type 44
Object: \io_dram2_ecc_in of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram2_io_drive_data of type 44
Object: \dram2_io_data_out of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram2_io_cke of type 44
Object: \dram2_io_pad_clk_inv of type 44
Object: \dram2_cs_l of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \spare_ddr2_pindata of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ddr2_lpf_code of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ddr2_impctl_pulldown of type 32
Object: \z of type 44
Object: \from_csr of type 44
Object: \to_csr of type 44
Object: \tclk of type 44
Object: \ctu_global_snap of type 44
Object: \ctu_io_sscan_in of type 44
Object: \ctu_io_sscan_se of type 44
Object: \ctu_io_sscan_update of type 44
Object: \ctu_io_sscan_out of type 44
Object: \rclk of type 44
Object: \deltabit of type 44
Object: \hard_reset_n of type 44
Object: \clk_dis_l of type 44
Object: \we_csr of type 44
Object: \si of type 44
Object: \se of type 44
Object: \vdd18 of type 44
Object: \pad of type 44
Object: \so of type 44
Object: \ddr2_impctl_pullup of type 32
Object: \z of type 44
Object: \from_csr of type 44
Object: \to_csr of type 44
Object: \rclk of type 44
Object: \so of type 44
Object: \deltabit of type 44
Object: \hard_reset_n of type 44
Object: \clk_dis_l of type 44
Object: \we_csr of type 44
Object: \si of type 44
Object: \se of type 44
Object: \ctu_io_sscan_se of type 44
Object: \vdd18 of type 44
Object: \ctu_io_sscan_in of type 44
Object: \ctu_io_sscan_out of type 44
Object: \ctu_io_sscan_update of type 44
Object: \pad of type 44
Object: \ctu_global_snap of type 44
Object: \tclk of type 44
Object: \ddr2_iodll_code_adjust of type 32
Object: \bypass_data of type 44
Object: \ddr_clk_in of type 44
Object: \delay_ctrl of type 44
Object: \io_dll_bypass_l of type 44
Object: \iodll_reset_l of type 44
Object: \s_controller_out of type 44
Object: \s_percent_ctrl_out of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \ddr2_master_dll of type 32
Object: \ddr_testmode_l of type 44
Object: \bypass_data of type 44
Object: \lpf_out of type 44
Object: \delay_ctrl of type 44
Object: \so of type 44
Object: \io_dll_bypass_l of type 44
Object: \io_dll_reset_l of type 44
Object: \se of type 44
Object: \si of type 44
Object: \ddr_clk_in of type 44
Object: \iodll_lock of type 44
Object: \overflow of type 44
Object: \strobe of type 44
Object: \pad_ddr2_header of type 32
Object: \gclk of type 44
Object: \ddr_rclk of type 44
Object: \so of type 44
Object: \si of type 44
Object: \gdbginit_l of type 44
Object: \grst_l of type 44
Object: \cluster_grst_l of type 44
Object: \dbginit_l of type 44
Object: \rclk of type 44
Object: \se of type 44
Object: \adbginit_l of type 44
Object: \arst2_l of type 44
Object: \arst_l of type 44
Object: \cluster_cken of type 44
Object: \I223 of type 32
Object: \z of type 44
Object: \a of type 44
Object: \ddr2_ddr_ch of type 32
Object: \arst_l_out of type 44
Object: \afo of type 44
Object: \serial_in of type 44
Object: \afi of type 44
Object: \serial_out of type 44
Object: \dram_io_data_out of type 44
Object: \spare_ddr_pin of type 44
Object: \spare_ddr_data of type 44
Object: \dram_io_ptr_clk_inv of type 44
Object: \io_dram_data_in of type 44
Object: \io_dram_ecc_in of type 44
Object: \dram_io_addr of type 44
Object: \dram_io_bank of type 44
Object: \dram_io_cs_l of type 44
Object: \dram_dq of type 44
Object: \dram_addr of type 44
Object: \dram_cb of type 44
Object: \dram_dqs of type 44
Object: \dram_ba of type 44
Object: \dram_ck_n of type 44
Object: \dram_ck_p of type 44
Object: \dram_cs_l of type 44
Object: \lpf_code of type 44
Object: \cbu of type 44
Object: \cbd of type 44
Object: \update_dr_in of type 44
Object: \mode_ctrl_in of type 44
Object: \shift_dr_in of type 44
Object: \clock_dr_in of type 44
Object: \hiz_n_in of type 44
Object: \testmode_l of type 44
Object: \test_mode of type 44
Object: \bypass_enable_out of type 44
Object: \ps_select_out of type 44
Object: \rclk of type 44
Object: \se of type 44
Object: \pad_clk_so of type 44
Object: \pad_clk_si of type 44
Object: \bso of type 44
Object: \bsi of type 44
Object: \mode_ctrl_out of type 44
Object: \update_dr_out of type 44
Object: \shift_dr_out of type 44
Object: \clock_dr_out of type 44
Object: \hiz_n_out of type 44
Object: \bypass_enable_in of type 44
Object: \ps_select_in of type 44
Object: \strobe of type 44
Object: \dram_io_clk_enable of type 44
Object: \dram_io_cke of type 44
Object: \dram_io_ras_l of type 44
Object: \dram_io_write_en_l of type 44
Object: \dram_io_cas_l of type 44
Object: \dram_cke of type 44
Object: \io_dram_data_valid of type 44
Object: \dram_ras_l of type 44
Object: \dram_we_l of type 44
Object: \dram_cas_l of type 44
Object: \burst_length_four of type 44
Object: \dram_io_pad_clk_inv of type 44
Object: \dram_io_pad_enable of type 44
Object: \dram_io_drive_enable of type 44
Object: \rst_l of type 44
Object: \dram_arst_l of type 44
Object: \dram_io_channel_disabled of type 44
Object: \dram_io_drive_data of type 44
Object: \vdd_h of type 44
Object: \I225 of type 32
Object: \z of type 44
Object: \a of type 44
Object: \lockup_latch of type 32
Object: \so of type 44
Object: \sd of type 44
Object: \ck of type 44
Object: \vdd of type 36
Object: \vss of type 36
Object: \net227 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \net246 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \net0204 of type 36
Object: \net196 of type 36
Object: \rst_l of type 36
Object: \sscan0 of type 36
Object: \net228 of type 36
Object: \scan0 of type 36
Object: \scan1 of type 36
Object: \scan2 of type 36
Object: \scan3 of type 36
Object: \clk_ddr2_cken_buf of type 36
Object: \net247 of type 36
Object: \ddr_se_buf of type 36
Object: \rclk of type 36
Object: \arst2_l of type 36
Object: \ddr2_lpf_code_pre of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \scan3_pre of type 36
Object: \ddr2_dll_bypass_l of type 36
Object: \ddr2_bypass_data of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clk_ddr2_cken of type 36
Object: \spare_ddr2_pin of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \bscan_mode_ctl_in of type 36
Object: \spare_ddr2_pad of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \bscan_hiz_l_in of type 36
Object: \ddr_si of type 36
Object: \tck of type 36
Object: \pad_ddr2_sscan_out of type 36
Object: \dram2_io_bank of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram2_dq of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram2_cb of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram2_ba of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram2_cas_l of type 36
Object: \dram2_ras_l of type 36
Object: \dram2_cke of type 36
Object: \pad_ddr2_sscan_in of type 36
Object: \ddr_testmode_l of type 36
Object: \ctu_ddr2_dll_delayctr of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram2_io_cs_l of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \afo of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \bypass_enable of type 36
Object: \bypass_enable_out of type 36
Object: \bscan_shift_dr_out of type 36
Object: \bscan_clock_dr_out of type 36
Object: \bscan_hiz_l_out of type 36
Object: \ps_select_out of type 36
Object: \bscan_update_dr_out of type 36
Object: \serial_out of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \afi of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \vdd18 of type 36
Object: \ddr2_ctu_dll_overflow of type 36
Object: \bscan_mode_ctl_out of type 36
Object: \pad_ddr2_bsi of type 36
Object: \dram_arst_l of type 36
Object: \dram_grst_l of type 36
Object: \dram_gclk of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram2_ck_p of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ctu_global_snap of type 36
Object: \dram_gdbginit_l of type 36
Object: \ctu_ddr2_iodll_rst_l of type 36
Object: \test_mode of type 36
Object: \bscan_clock_dr_in of type 36
Object: \serial_in of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram2_io_ptr_clk_inv of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ctu_io_sscan_update of type 36
Object: \ctu_io_sscan_se of type 36
Object: \spare_ddr2_paddata of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram23_p_ref_res of type 36
Object: \ddr2_ddr3_cbd of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ddr_so of type 36
Object: \ps_select of type 36
Object: \dram23_n_ref_res of type 36
Object: \dram2_dqs of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \pad_ddr2_bso of type 36
Object: \ddr_se of type 36
Object: \dram2_addr of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram2_we_l of type 36
Object: \dram2_ck_n of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram_adbginit_l of type 36
Object: \ddr2_ddr3_cbu of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \bscan_shift_dr_in of type 36
Object: \ddr2_ctu_dll_lock of type 36
Object: \dram2_io_pad_enable of type 36
Object: \bscan_update_dr_in of type 36
Object: \dram2_io_drive_enable of type 36
Object: \dram2_io_write_en_l of type 36
Object: \dram2_io_cas_l of type 36
Object: \dram2_io_ras_l of type 36
Object: \dram2_io_clk_enable of type 36
Object: \io_dram2_data_valid of type 36
Object: \dram2_io_addr of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \io_dram2_data_in of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram2_io_channel_disabled of type 36
Object: \io_dram2_ecc_in of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram2_io_drive_data of type 36
Object: \dram2_io_data_out of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram2_io_cke of type 36
Object: \dram2_io_pad_clk_inv of type 36
Object: \dram2_cs_l of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \spare_ddr2_pindata of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ddr2_lpf_code of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_pad_ddr2 of type 32
Object: \ddr2_dll_bypass_l of type 44
Object: \ddr2_bypass_data of type 44
Object: \clk_ddr2_cken of type 44
Object: \spare_ddr2_pin of type 44
Object: \bscan_mode_ctl_in of type 44
Object: \spare_ddr2_pad of type 44
Object: \bscan_hiz_l_in of type 44
Object: \ddr_si of type 44
Object: \tck of type 44
Object: \pad_ddr2_sscan_out of type 44
Object: \dram2_io_bank of type 44
Object: \dram2_dq of type 44
Object: \dram2_cb of type 44
Object: \dram2_ba of type 44
Object: \dram2_cas_l of type 44
Object: \dram2_ras_l of type 44
Object: \dram2_cke of type 44
Object: \pad_ddr2_sscan_in of type 44
Object: \ddr_testmode_l of type 44
Object: \ctu_ddr2_dll_delayctr of type 44
Object: \dram2_io_cs_l of type 44
Object: \afo of type 44
Object: \bypass_enable of type 44
Object: \bypass_enable_out of type 44
Object: \bscan_shift_dr_out of type 44
Object: \bscan_clock_dr_out of type 44
Object: \bscan_hiz_l_out of type 44
Object: \ps_select_out of type 44
Object: \bscan_update_dr_out of type 44
Object: \serial_out of type 44
Object: \afi of type 44
Object: \vdd18 of type 44
Object: \ddr2_ctu_dll_overflow of type 44
Object: \bscan_mode_ctl_out of type 44
Object: \pad_ddr2_bsi of type 44
Object: \dram_arst_l of type 44
Object: \dram_grst_l of type 44
Object: \dram_gclk of type 44
Object: \dram2_ck_p of type 44
Object: \ctu_global_snap of type 44
Object: \dram_gdbginit_l of type 44
Object: \ctu_ddr2_iodll_rst_l of type 44
Object: \test_mode of type 44
Object: \bscan_clock_dr_in of type 44
Object: \serial_in of type 44
Object: \dram2_io_ptr_clk_inv of type 44
Object: \ctu_io_sscan_update of type 44
Object: \ctu_io_sscan_se of type 44
Object: \spare_ddr2_paddata of type 44
Object: \dram23_p_ref_res of type 44
Object: \ddr2_ddr3_cbd of type 44
Object: \ddr_so of type 44
Object: \ps_select of type 44
Object: \dram23_n_ref_res of type 44
Object: \dram2_dqs of type 44
Object: \pad_ddr2_bso of type 44
Object: \ddr_se of type 44
Object: \dram2_addr of type 44
Object: \dram2_we_l of type 44
Object: \dram2_ck_n of type 44
Object: \dram_adbginit_l of type 44
Object: \ddr2_ddr3_cbu of type 44
Object: \bscan_shift_dr_in of type 44
Object: \ddr2_ctu_dll_lock of type 44
Object: \dram2_io_pad_enable of type 44
Object: \bscan_update_dr_in of type 44
Object: \dram2_io_drive_enable of type 44
Object: \dram2_io_write_en_l of type 44
Object: \dram2_io_cas_l of type 44
Object: \dram2_io_ras_l of type 44
Object: \dram2_io_clk_enable of type 44
Object: \io_dram2_data_valid of type 44
Object: \dram2_io_addr of type 44
Object: \io_dram2_data_in of type 44
Object: \dram2_io_channel_disabled of type 44
Object: \io_dram2_ecc_in of type 44
Object: \dram2_io_drive_data of type 44
Object: \dram2_io_data_out of type 44
Object: \dram2_io_cke of type 44
Object: \dram2_io_pad_clk_inv of type 44
Object: \dram2_cs_l of type 44
Object: \spare_ddr2_pindata of type 44
Object: \ddr2_lpf_code of type 44
Object: \vdd of type 36
Object: \vss of type 36
Object: \net227 of type 36
Object: \net246 of type 36
Object: \net0204 of type 36
Object: \net196 of type 36
Object: \rst_l of type 36
Object: \sscan0 of type 36
Object: \net228 of type 36
Object: \scan0 of type 36
Object: \scan1 of type 36
Object: \scan2 of type 36
Object: \scan3 of type 36
Object: \clk_ddr2_cken_buf of type 36
Object: \net247 of type 36
Object: \ddr_se_buf of type 36
Object: \rclk of type 36
Object: \arst2_l of type 36
Object: \ddr2_lpf_code_pre of type 36
Object: \scan3_pre of type 36
Object: \ddr2_dll_bypass_l of type 36
Object: \ddr2_bypass_data of type 36
Object: \clk_ddr2_cken of type 36
Object: \spare_ddr2_pin of type 36
Object: \bscan_mode_ctl_in of type 36
Object: \spare_ddr2_pad of type 36
Object: \bscan_hiz_l_in of type 36
Object: \ddr_si of type 36
Object: \tck of type 36
Object: \pad_ddr2_sscan_out of type 36
Object: \dram2_io_bank of type 36
Object: \dram2_dq of type 36
Object: \dram2_cb of type 36
Object: \dram2_ba of type 36
Object: \dram2_cas_l of type 36
Object: \dram2_ras_l of type 36
Object: \dram2_cke of type 36
Object: \pad_ddr2_sscan_in of type 36
Object: \ddr_testmode_l of type 36
Object: \ctu_ddr2_dll_delayctr of type 36
Object: \dram2_io_cs_l of type 36
Object: \afo of type 36
Object: \bypass_enable of type 36
Object: \bypass_enable_out of type 36
Object: \bscan_shift_dr_out of type 36
Object: \bscan_clock_dr_out of type 36
Object: \bscan_hiz_l_out of type 36
Object: \ps_select_out of type 36
Object: \bscan_update_dr_out of type 36
Object: \serial_out of type 36
Object: \afi of type 36
Object: \vdd18 of type 36
Object: \ddr2_ctu_dll_overflow of type 36
Object: \bscan_mode_ctl_out of type 36
Object: \pad_ddr2_bsi of type 36
Object: \dram_arst_l of type 36
Object: \dram_grst_l of type 36
Object: \dram_gclk of type 36
Object: \dram2_ck_p of type 36
Object: \ctu_global_snap of type 36
Object: \dram_gdbginit_l of type 36
Object: \ctu_ddr2_iodll_rst_l of type 36
Object: \test_mode of type 36
Object: \bscan_clock_dr_in of type 36
Object: \serial_in of type 36
Object: \dram2_io_ptr_clk_inv of type 36
Object: \ctu_io_sscan_update of type 36
Object: \ctu_io_sscan_se of type 36
Object: \spare_ddr2_paddata of type 36
Object: \dram23_p_ref_res of type 36
Object: \ddr2_ddr3_cbd of type 36
Object: \ddr_so of type 36
Object: \ps_select of type 36
Object: \dram23_n_ref_res of type 36
Object: \dram2_dqs of type 36
Object: \pad_ddr2_bso of type 36
Object: \ddr_se of type 36
Object: \dram2_addr of type 36
Object: \dram2_we_l of type 36
Object: \dram2_ck_n of type 36
Object: \dram_adbginit_l of type 36
Object: \ddr2_ddr3_cbu of type 36
Object: \bscan_shift_dr_in of type 36
Object: \ddr2_ctu_dll_lock of type 36
Object: \dram2_io_pad_enable of type 36
Object: \bscan_update_dr_in of type 36
Object: \dram2_io_drive_enable of type 36
Object: \dram2_io_write_en_l of type 36
Object: \dram2_io_cas_l of type 36
Object: \dram2_io_ras_l of type 36
Object: \dram2_io_clk_enable of type 36
Object: \io_dram2_data_valid of type 36
Object: \dram2_io_addr of type 36
Object: \io_dram2_data_in of type 36
Object: \dram2_io_channel_disabled of type 36
Object: \io_dram2_ecc_in of type 36
Object: \dram2_io_drive_data of type 36
Object: \dram2_io_data_out of type 36
Object: \dram2_io_cke of type 36
Object: \dram2_io_pad_clk_inv of type 36
Object: \dram2_cs_l of type 36
Object: \spare_ddr2_pindata of type 36
Object: \ddr2_lpf_code of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_pad_ddr2&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37e74e0] str=&#39;\work_pad_ddr2&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-21" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:21</a>.0-21.0&gt; [0x37e7720] str=&#39;\ddr2_dll_bypass_l&#39; input port=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-21" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:21</a>.0-21.0&gt; [0x37e7ae0] str=&#39;\ddr2_bypass_data&#39; input port=2
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-55" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:55</a>.0-55.0&gt; [0x37e7d00]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-55" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:55</a>.0-55.0&gt; [0x37e8220] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-55" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:55</a>.0-55.0&gt; [0x37e8400] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-21" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:21</a>.0-21.0&gt; [0x37e8060] str=&#39;\clk_ddr2_cken&#39; input port=3
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-22" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:22</a>.0-22.0&gt; [0x37e8600] str=&#39;\spare_ddr2_pin&#39; input output port=4
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-67" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:67</a>.0-67.0&gt; [0x37e8720]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-67" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:67</a>.0-67.0&gt; [0x37e8a60] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-67" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:67</a>.0-67.0&gt; [0x37e8c10] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-22" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:22</a>.0-22.0&gt; [0x37e88d0] str=&#39;\bscan_mode_ctl_in&#39; input port=5
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-22" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:22</a>.0-22.0&gt; [0x37e8e10] str=&#39;\spare_ddr2_pad&#39; input output port=6
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-68" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:68</a>.0-68.0&gt; [0x37e8fa0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-68" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:68</a>.0-68.0&gt; [0x37e92e0] bits=&#39;00000000000000000000000000000110&#39;(32) range=[31:0] int=6
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-68" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:68</a>.0-68.0&gt; [0x37e9490] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-22" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:22</a>.0-22.0&gt; [0x37e9150] str=&#39;\bscan_hiz_l_in&#39; input port=7
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-23" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:23</a>.0-23.0&gt; [0x37e9690] str=&#39;\ddr_si&#39; input port=8
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-23" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:23</a>.0-23.0&gt; [0x37e9800] str=&#39;\tck&#39; input port=9
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-23" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:23</a>.0-23.0&gt; [0x37e9a20] str=&#39;\pad_ddr2_sscan_out&#39; output reg port=10
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-23" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:23</a>.0-23.0&gt; [0x37e9b80] str=&#39;\dram2_io_bank&#39; input port=11
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-56" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:56</a>.0-56.0&gt; [0x37e9d20]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-56" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:56</a>.0-56.0&gt; [0x37ea060] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-56" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:56</a>.0-56.0&gt; [0x37ea210] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-23" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:23</a>.0-23.0&gt; [0x37e9ed0] str=&#39;\dram2_dq&#39; input output port=12
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-69" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:69</a>.0-69.0&gt; [0x37ea3c0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-69" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:69</a>.0-69.0&gt; [0x37ea6e0] bits=&#39;00000000000000000000000001111111&#39;(32) range=[31:0] int=127
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-69" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:69</a>.0-69.0&gt; [0x37ea890] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-23" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:23</a>.0-23.0&gt; [0x37ea550] str=&#39;\dram2_cb&#39; input output port=13
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-70" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:70</a>.0-70.0&gt; [0x37eaa40]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-70" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:70</a>.0-70.0&gt; [0x37ead60] bits=&#39;00000000000000000000000000001111&#39;(32) range=[31:0] int=15
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-70" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:70</a>.0-70.0&gt; [0x37eaf10] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-24" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:24</a>.0-24.0&gt; [0x37eabd0] str=&#39;\dram2_ba&#39; output reg port=14
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-44" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:44</a>.0-44.0&gt; [0x37eb0c0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-44" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:44</a>.0-44.0&gt; [0x37eb3e0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-44" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:44</a>.0-44.0&gt; [0x37eb590] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-24" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:24</a>.0-24.0&gt; [0x37eb250] str=&#39;\dram2_cas_l&#39; output reg port=15
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-24" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:24</a>.0-24.0&gt; [0x37eb790] str=&#39;\dram2_ras_l&#39; output reg port=16
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-24" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:24</a>.0-24.0&gt; [0x37eb900] str=&#39;\dram2_cke&#39; output reg port=17
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-24" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:24</a>.0-24.0&gt; [0x37ebba0] str=&#39;\pad_ddr2_sscan_in&#39; input port=18
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-25" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:25</a>.0-25.0&gt; [0x37ebcc0] str=&#39;\ddr_testmode_l&#39; input port=19
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-25" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:25</a>.0-25.0&gt; [0x37ebe70] str=&#39;\ctu_ddr2_dll_delayctr&#39; input port=20
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-57" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:57</a>.0-57.0&gt; [0x37ec010]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-57" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:57</a>.0-57.0&gt; [0x37ec350] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-57" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:57</a>.0-57.0&gt; [0x37ec500] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-25" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:25</a>.0-25.0&gt; [0x37ec1c0] str=&#39;\dram2_io_cs_l&#39; input port=21
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-58" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:58</a>.0-58.0&gt; [0x37ec6b0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-58" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:58</a>.0-58.0&gt; [0x37ec9d0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-58" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:58</a>.0-58.0&gt; [0x37ecb80] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-25" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:25</a>.0-25.0&gt; [0x37ec840] str=&#39;\afo&#39; input port=22
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-59" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:59</a>.0-59.0&gt; [0x37ecd30]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-59" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:59</a>.0-59.0&gt; [0x37ed050] bits=&#39;00000000000000000000000010001111&#39;(32) range=[31:0] int=143
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-59" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:59</a>.0-59.0&gt; [0x37ed200] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-26" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:26</a>.0-26.0&gt; [0x37ecec0] str=&#39;\bypass_enable&#39; input port=23
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-26" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:26</a>.0-26.0&gt; [0x37ed400] str=&#39;\bypass_enable_out&#39; output reg port=24
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-26" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:26</a>.0-26.0&gt; [0x37ed570] str=&#39;\bscan_shift_dr_out&#39; output reg port=25
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-27" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:27</a>.0-27.0&gt; [0x37ed700] str=&#39;\bscan_clock_dr_out&#39; output reg port=26
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-27" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:27</a>.0-27.0&gt; [0x37ed8b0] str=&#39;\bscan_hiz_l_out&#39; output reg port=27
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-27" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:27</a>.0-27.0&gt; [0x37eda60] str=&#39;\ps_select_out&#39; output reg port=28
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-28" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:28</a>.0-28.0&gt; [0x37edc10] str=&#39;\bscan_update_dr_out&#39; output reg port=29
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-28" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:28</a>.0-28.0&gt; [0x37eddc0] str=&#39;\serial_out&#39; output reg port=30
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-45" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:45</a>.0-45.0&gt; [0x37edf60]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-45" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:45</a>.0-45.0&gt; [0x37ee2a0] bits=&#39;00000000000000000000000010001111&#39;(32) range=[31:0] int=143
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-45" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:45</a>.0-45.0&gt; [0x37ee450] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-28" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:28</a>.0-28.0&gt; [0x37ee110] str=&#39;\afi&#39; output reg port=31
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-46" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:46</a>.0-46.0&gt; [0x37ee600]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-46" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:46</a>.0-46.0&gt; [0x37ee920] bits=&#39;00000000000000000000000010001111&#39;(32) range=[31:0] int=143
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-46" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:46</a>.0-46.0&gt; [0x37eead0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-28" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:28</a>.0-28.0&gt; [0x37ee790] str=&#39;\vdd18&#39; input port=32
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-28" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:28</a>.0-28.0&gt; [0x37eecd0] str=&#39;\ddr2_ctu_dll_overflow&#39; output reg port=33
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-29" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:29</a>.0-29.0&gt; [0x37ef050] str=&#39;\bscan_mode_ctl_out&#39; output reg port=34
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-29" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:29</a>.0-29.0&gt; [0x37ef170] str=&#39;\pad_ddr2_bsi&#39; input port=35
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-29" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:29</a>.0-29.0&gt; [0x37ef2e0] str=&#39;\dram_arst_l&#39; input port=36
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-29" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:29</a>.0-29.0&gt; [0x37ef490] str=&#39;\dram_grst_l&#39; input port=37
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-30" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:30</a>.0-30.0&gt; [0x37ef640] str=&#39;\dram_gclk&#39; input port=38
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-60" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:60</a>.0-60.0&gt; [0x37ef7e0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-60" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:60</a>.0-60.0&gt; [0x37efb20] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-60" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:60</a>.0-60.0&gt; [0x37efcd0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-30" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:30</a>.0-30.0&gt; [0x37ef990] str=&#39;\dram2_ck_p&#39; output reg port=39
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-47" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:47</a>.0-47.0&gt; [0x37efe80]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-47" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:47</a>.0-47.0&gt; [0x37f01a0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-47" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:47</a>.0-47.0&gt; [0x37f0350] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-30" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:30</a>.0-30.0&gt; [0x37f0010] str=&#39;\ctu_global_snap&#39; input port=40
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-30" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:30</a>.0-30.0&gt; [0x37f0550] str=&#39;\dram_gdbginit_l&#39; input port=41
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-31" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:31</a>.0-31.0&gt; [0x37f06c0] str=&#39;\ctu_ddr2_iodll_rst_l&#39; input port=42
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-31" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:31</a>.0-31.0&gt; [0x37f0850] str=&#39;\test_mode&#39; input port=43
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-31" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:31</a>.0-31.0&gt; [0x37f0a00] str=&#39;\bscan_clock_dr_in&#39; input port=44
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-31" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:31</a>.0-31.0&gt; [0x37f0bb0] str=&#39;\serial_in&#39; input port=45
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-61" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:61</a>.0-61.0&gt; [0x37f0d50]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-61" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:61</a>.0-61.0&gt; [0x37f1090] bits=&#39;00000000000000000000000010001111&#39;(32) range=[31:0] int=143
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-61" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:61</a>.0-61.0&gt; [0x37f1240] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-32" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:32</a>.0-32.0&gt; [0x37f0f00] str=&#39;\dram2_io_ptr_clk_inv&#39; input port=46
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-62" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:62</a>.0-62.0&gt; [0x37f13f0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-62" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:62</a>.0-62.0&gt; [0x37f1710] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-62" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:62</a>.0-62.0&gt; [0x37f18c0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-32" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:32</a>.0-32.0&gt; [0x37f1580] str=&#39;\ctu_io_sscan_update&#39; input port=47
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-32" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:32</a>.0-32.0&gt; [0x37f1ac0] str=&#39;\ctu_io_sscan_se&#39; input port=48
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-33" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:33</a>.0-33.0&gt; [0x37f1c30] str=&#39;\spare_ddr2_paddata&#39; input port=49
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-63" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:63</a>.0-63.0&gt; [0x37f1db0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-63" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:63</a>.0-63.0&gt; [0x37f20f0] bits=&#39;00000000000000000000000000000110&#39;(32) range=[31:0] int=6
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-63" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:63</a>.0-63.0&gt; [0x37f22a0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-33" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:33</a>.0-33.0&gt; [0x37f1f60] str=&#39;\dram23_p_ref_res&#39; input port=50
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-33" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:33</a>.0-33.0&gt; [0x37f24a0] str=&#39;\ddr2_ddr3_cbd&#39; output reg port=51
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-48" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:48</a>.0-48.0&gt; [0x37f25e0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-48" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:48</a>.0-48.0&gt; [0x37f2920] bits=&#39;00000000000000000000000000001000&#39;(32) range=[31:0] int=8
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-48" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:48</a>.0-48.0&gt; [0x37f2ad0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-33" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:33</a>.0-33.0&gt; [0x37f2790] str=&#39;\ddr_so&#39; output reg port=52
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-34" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:34</a>.0-34.0&gt; [0x37f2cd0] str=&#39;\ps_select&#39; input port=53
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-34" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:34</a>.0-34.0&gt; [0x37f2e40] str=&#39;\dram23_n_ref_res&#39; input port=54
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-34" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:34</a>.0-34.0&gt; [0x37f2fd0] str=&#39;\dram2_dqs&#39; input output port=55
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-71" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:71</a>.0-71.0&gt; [0x37f3170]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-71" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:71</a>.0-71.0&gt; [0x37f34b0] bits=&#39;00000000000000000000000000100011&#39;(32) range=[31:0] int=35
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-71" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:71</a>.0-71.0&gt; [0x37f3660] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-34" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:34</a>.0-34.0&gt; [0x37f3320] str=&#39;\pad_ddr2_bso&#39; output reg port=56
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-34" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:34</a>.0-34.0&gt; [0x37f3860] str=&#39;\ddr_se&#39; input port=57
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-35" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:35</a>.0-35.0&gt; [0x37f39d0] str=&#39;\dram2_addr&#39; output reg port=58
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-49" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:49</a>.0-49.0&gt; [0x37f3b50]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-49" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:49</a>.0-49.0&gt; [0x37f3e90] bits=&#39;00000000000000000000000000001110&#39;(32) range=[31:0] int=14
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-49" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:49</a>.0-49.0&gt; [0x37f4040] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-35" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:35</a>.0-35.0&gt; [0x37f3d00] str=&#39;\dram2_we_l&#39; output reg port=59
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-35" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:35</a>.0-35.0&gt; [0x37f4240] str=&#39;\dram2_ck_n&#39; output reg port=60
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-50" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:50</a>.0-50.0&gt; [0x37f4380]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-50" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:50</a>.0-50.0&gt; [0x37f46c0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-50" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:50</a>.0-50.0&gt; [0x37f4870] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-35" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:35</a>.0-35.0&gt; [0x37f4530] str=&#39;\dram_adbginit_l&#39; input port=61
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-36" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:36</a>.0-36.0&gt; [0x37f4a70] str=&#39;\ddr2_ddr3_cbu&#39; output reg port=62
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-51" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:51</a>.0-51.0&gt; [0x37f4bb0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-51" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:51</a>.0-51.0&gt; [0x37f4ef0] bits=&#39;00000000000000000000000000001000&#39;(32) range=[31:0] int=8
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-51" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:51</a>.0-51.0&gt; [0x37f50a0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-36" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:36</a>.0-36.0&gt; [0x37f4d60] str=&#39;\bscan_shift_dr_in&#39; input port=63
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-36" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:36</a>.0-36.0&gt; [0x37f52a0] str=&#39;\ddr2_ctu_dll_lock&#39; output reg port=64
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-37" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:37</a>.0-37.0&gt; [0x37f5410] str=&#39;\dram2_io_pad_enable&#39; input port=65
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-37" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:37</a>.0-37.0&gt; [0x37dbb10] str=&#39;\bscan_update_dr_in&#39; input port=66
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-37" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:37</a>.0-37.0&gt; [0x37eee40] str=&#39;\dram2_io_drive_enable&#39; input port=67
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-38" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:38</a>.0-38.0&gt; [0x37f5940] str=&#39;\dram2_io_write_en_l&#39; input port=68
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-38" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:38</a>.0-38.0&gt; [0x37f5a60] str=&#39;\dram2_io_cas_l&#39; input port=69
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-38" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:38</a>.0-38.0&gt; [0x37f5b80] str=&#39;\dram2_io_ras_l&#39; input port=70
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-39" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:39</a>.0-39.0&gt; [0x37f5ca0] str=&#39;\dram2_io_clk_enable&#39; input port=71
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-39" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:39</a>.0-39.0&gt; [0x37f5dc0] str=&#39;\io_dram2_data_valid&#39; output reg port=72
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-39" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:39</a>.0-39.0&gt; [0x37f5ee0] str=&#39;\dram2_io_addr&#39; input port=73
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-64" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:64</a>.0-64.0&gt; [0x37f6000]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-64" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:64</a>.0-64.0&gt; [0x37f6240] bits=&#39;00000000000000000000000000001110&#39;(32) range=[31:0] int=14
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-64" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:64</a>.0-64.0&gt; [0x37f6360] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-40" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:40</a>.0-40.0&gt; [0x37f6120] str=&#39;\io_dram2_data_in&#39; output reg port=74
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-52" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:52</a>.0-52.0&gt; [0x37f6480]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-52" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:52</a>.0-52.0&gt; [0x37f66c0] bits=&#39;00000000000000000000000011111111&#39;(32) range=[31:0] int=255
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-52" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:52</a>.0-52.0&gt; [0x37f67e0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-40" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:40</a>.0-40.0&gt; [0x37f65a0] str=&#39;\dram2_io_channel_disabled&#39; input port=75
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-40" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:40</a>.0-40.0&gt; [0x37f6900] str=&#39;\io_dram2_ecc_in&#39; output reg port=76
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-53" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:53</a>.0-53.0&gt; [0x37f6a20]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-53" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:53</a>.0-53.0&gt; [0x37f6c60] bits=&#39;00000000000000000000000000011111&#39;(32) range=[31:0] int=31
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-53" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:53</a>.0-53.0&gt; [0x37f6d80] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-41" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:41</a>.0-41.0&gt; [0x37f6b40] str=&#39;\dram2_io_drive_data&#39; input port=77
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-41" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:41</a>.0-41.0&gt; [0x37f6ea0] str=&#39;\dram2_io_data_out&#39; input port=78
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-65" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:65</a>.0-65.0&gt; [0x37f6fc0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-65" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:65</a>.0-65.0&gt; [0x37f7200] bits=&#39;00000000000000000000000100011111&#39;(32) range=[31:0] int=287
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-65" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:65</a>.0-65.0&gt; [0x37f7320] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-41" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:41</a>.0-41.0&gt; [0x37f70e0] str=&#39;\dram2_io_cke&#39; input port=79
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-42" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:42</a>.0-42.0&gt; [0x37f7440] str=&#39;\dram2_io_pad_clk_inv&#39; input port=80
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-42" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:42</a>.0-42.0&gt; [0x37f7560] str=&#39;\dram2_cs_l&#39; output reg port=81
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-54" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:54</a>.0-54.0&gt; [0x37f7680]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-54" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:54</a>.0-54.0&gt; [0x37f78c0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-54" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:54</a>.0-54.0&gt; [0x37f79e0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-42" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:42</a>.0-42.0&gt; [0x37f77a0] str=&#39;\spare_ddr2_pindata&#39; input port=82
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-66" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:66</a>.0-66.0&gt; [0x37f7b00]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-66" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:66</a>.0-66.0&gt; [0x37f7d40] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-66" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:66</a>.0-66.0&gt; [0x37f7e60] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-42" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:42</a>.0-42.0&gt; [0x37f7c20] str=&#39;\ddr2_lpf_code&#39; output reg port=83
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-43" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:43</a>.0-43.0&gt; [0x37f7f80]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-43" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:43</a>.0-43.0&gt; [0x37f81c0] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-43" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:43</a>.0-43.0&gt; [0x37f82e0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37f80a0] str=&#39;\ddr2_impctl_pulldown&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37f9b90] str=&#39;\work_pad_ddr2::bw_io_ddr_impctl_pulldown&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37f9cb0] str=&#39;\z&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37f9dd0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37f9ef0] str=&#39;\from_csr&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37fa010]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37fa130] str=&#39;\to_csr&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37fa250]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37fa370] str=&#39;\tclk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37fa490] str=&#39;\tck&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37fa6a0] str=&#39;\ctu_global_snap&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37fa7c0] str=&#39;\ctu_global_snap&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37fa9c0] str=&#39;\ctu_io_sscan_in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37faae0] str=&#39;\sscan0&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37face0] str=&#39;\ctu_io_sscan_se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37fae00] str=&#39;\ctu_io_sscan_se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37fb000] str=&#39;\ctu_io_sscan_update&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37fb120] str=&#39;\ctu_io_sscan_update&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37fb360] str=&#39;\ctu_io_sscan_out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37fb480] str=&#39;\pad_ddr2_sscan_out&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37fb680] str=&#39;\rclk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37fb7a0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37fb9a0] str=&#39;\deltabit&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37fbac0] str=&#39;\net247&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37fbcc0] str=&#39;\hard_reset_n&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37fbde0] str=&#39;\rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37fbfe0] str=&#39;\clk_dis_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37fc100] str=&#39;\clk_ddr2_cken_buf&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37fc300] str=&#39;\we_csr&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37fc420] str=&#39;\vss&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37fc620] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37fc740] str=&#39;\scan1&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37fc940] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37fca60] str=&#39;\ddr_se_buf&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37fcd00] str=&#39;\vdd18&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37fce20] str=&#39;\vdd18&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37fd000] str=&#39;\pad&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37fd120] str=&#39;\dram23_n_ref_res&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37fd320] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37fd440] str=&#39;\scan2&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x37fd620] str=&#39;\ddr2_impctl_pullup&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37feff0] str=&#39;\work_pad_ddr2::bw_io_ddr_impctl_pullup&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x37ff110] str=&#39;\z&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x37ff230]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x37ff350] str=&#39;\from_csr&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x37ff470]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x37ff590] str=&#39;\to_csr&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x37ff6b0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x37ff7d0] str=&#39;\rclk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x37ff8f0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x37ffa10] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x37ffb30] str=&#39;\scan1&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x37ffc50] str=&#39;\deltabit&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x37ffd70] str=&#39;\net228&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x37ffe90] str=&#39;\hard_reset_n&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x37fffb0] str=&#39;\rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x38000d0] str=&#39;\clk_dis_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x38001f0] str=&#39;\clk_ddr2_cken_buf&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x3800310] str=&#39;\we_csr&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x3800430] str=&#39;\vss&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x38005f0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x3800710] str=&#39;\scan0&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x38008d0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x38009f0] str=&#39;\ddr_se_buf&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x3800bb0] str=&#39;\ctu_io_sscan_se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x3800cd0] str=&#39;\ctu_io_sscan_se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x3800e90] str=&#39;\vdd18&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x3800fb0] str=&#39;\vdd18&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x3801170] str=&#39;\ctu_io_sscan_in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x3801290] str=&#39;\pad_ddr2_sscan_in&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x3801450] str=&#39;\ctu_io_sscan_out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x3801570] str=&#39;\sscan0&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x3801730] str=&#39;\ctu_io_sscan_update&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x3801850] str=&#39;\ctu_io_sscan_update&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x3801ad0] str=&#39;\pad&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x3801bf0] str=&#39;\dram23_p_ref_res&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x3801db0] str=&#39;\ctu_global_snap&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x3801ed0] str=&#39;\ctu_global_snap&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x3802090] str=&#39;\tclk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x38021b0] str=&#39;\tck&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x3802370] str=&#39;\ddr2_iodll_code_adjust&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3803220] str=&#39;\work_pad_ddr2::bw_iodll_code_adjust&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x3803340] str=&#39;\bypass_data&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x3803460] str=&#39;\ddr2_bypass_data&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x3803620] str=&#39;\ddr_clk_in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x3803740] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x3803900] str=&#39;\delay_ctrl&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x3803a20] str=&#39;\ctu_ddr2_dll_delayctr&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x3803be0] str=&#39;\io_dll_bypass_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x3803d00] str=&#39;\ddr2_dll_bypass_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x3803f10] str=&#39;\iodll_reset_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x3804030] str=&#39;\ctu_ddr2_iodll_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x38041f0] str=&#39;\s_controller_out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x3804310] str=&#39;\ddr2_lpf_code_pre&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x38044d0] str=&#39;\s_percent_ctrl_out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x38045f0] str=&#39;\ddr2_lpf_code&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x38047b0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x38048d0] str=&#39;\ddr_se_buf&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x3804ad0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x3804bf0] str=&#39;\scan3_pre&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x3804df0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x3804f10] str=&#39;\scan3&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x38050f0] str=&#39;\ddr2_master_dll&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x38063e0] str=&#39;\work_pad_ddr2::bw_iodll&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x3806500] str=&#39;\ddr_testmode_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x3806620] str=&#39;\ddr_testmode_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x3806820] str=&#39;\bypass_data&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x3806940]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x3806b20] str=&#39;\lpf_out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x3806c40] str=&#39;\ddr2_lpf_code_pre&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x3806e40] str=&#39;\delay_ctrl&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x3806f60]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x38071b0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x38072d0] str=&#39;\scan3_pre&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x38074d0] str=&#39;\io_dll_bypass_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x38075f0] str=&#39;\ddr2_dll_bypass_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x38077f0] str=&#39;\io_dll_reset_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x3807910] str=&#39;\ctu_ddr2_iodll_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x3807b10] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x3807c30] str=&#39;\ddr_se_buf&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x3807e70] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x3807f90] str=&#39;\scan2&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x3808190] str=&#39;\ddr_clk_in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x38082b0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x38084b0] str=&#39;\iodll_lock&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x38085d0] str=&#39;\ddr2_ctu_dll_lock&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x38087d0] str=&#39;\overflow&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x38088f0] str=&#39;\ddr2_ctu_dll_overflow&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x3808af0] str=&#39;\strobe&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x3808c10] str=&#39;\net0204&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x3808df0] str=&#39;\pad_ddr2_header&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380a160] str=&#39;\work_pad_ddr2::bw_clk_cl_ddr_ddr&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x380a280] str=&#39;\gclk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x380a3a0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x380a5a0] str=&#39;\ddr_rclk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x380a6c0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x380a8a0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x380a9c0] str=&#39;\ddr_so_pre_latch&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x380abc0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x380ace0] str=&#39;\scan3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x380af30] str=&#39;\gdbginit_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x380b050] str=&#39;\dram_gdbginit_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x380b250] str=&#39;\grst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x380b370] str=&#39;\dram_grst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x380b570] str=&#39;\cluster_grst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x380b690] str=&#39;\rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x380b890] str=&#39;\dbginit_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x380b9b0] str=&#39;\net196&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x380bbf0] str=&#39;\rclk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x380bd10] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x380bf10] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x380c030] str=&#39;\ddr_se_buf&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x380c230] str=&#39;\adbginit_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x380c350] str=&#39;\dram_adbginit_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x380c550] str=&#39;\arst2_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x380c670] str=&#39;\arst2_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x380c870] str=&#39;\arst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x380c990] str=&#39;\dram_arst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x380cb90] str=&#39;\cluster_cken&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x380ccb0] str=&#39;\clk_ddr2_cken_buf&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-238" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:238</a>.0-238.0&gt; [0x380ce90] str=&#39;\I223&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380d3e0] str=&#39;\work_pad_ddr2::bw_u1_buf_40x&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-238" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:238</a>.0-238.0&gt; [0x380d520] str=&#39;\z&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-238" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:238</a>.0-238.0&gt; [0x380d640] str=&#39;\ddr_se_buf&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-238" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:238</a>.0-238.0&gt; [0x380d840] str=&#39;\a&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-238" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:238</a>.0-238.0&gt; [0x380d960] str=&#39;\ddr_se&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x380db40] str=&#39;\ddr2_ddr_ch&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3812fe0] str=&#39;\work_pad_ddr2::ddr_ch&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3813100] str=&#39;\arst_l_out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3813220] str=&#39;\arst2_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3813340] str=&#39;\afo&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3813460]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3813580] str=&#39;\serial_in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x38136a0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x38137c0] str=&#39;\afi&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x38138e0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3813b30] str=&#39;\serial_out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3813c50]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3813e50] str=&#39;\dram_io_data_out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3813f70]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3814170] str=&#39;\spare_ddr_pin&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3814290]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3814490] str=&#39;\spare_ddr_data&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x38145b0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x38147f0] str=&#39;\dram_io_ptr_clk_inv&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3814910]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3814b10] str=&#39;\io_dram_data_in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3814c30]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3814e30] str=&#39;\io_dram_ecc_in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3814f50]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3815150] str=&#39;\dram_io_addr&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3815270]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3815470] str=&#39;\dram_io_bank&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3815590]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3815790] str=&#39;\dram_io_cs_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x38158b0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3815ab0] str=&#39;\dram_dq&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3815bd0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3815dd0] str=&#39;\dram_addr&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3815ef0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3816190] str=&#39;\dram_cb&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x38162b0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3816490] str=&#39;\dram_dqs&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x38165b0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x38167b0] str=&#39;\dram_ba&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x38168d0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3816ad0] str=&#39;\dram_ck_n&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3816bf0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3816df0] str=&#39;\dram_ck_p&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3816f10]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3817110] str=&#39;\dram_cs_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3817230]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3817430] str=&#39;\lpf_code&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3817550] str=&#39;\ddr2_lpf_code&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3817750] str=&#39;\cbu&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3817870]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3817a70] str=&#39;\cbd&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3817b90]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3817d90] str=&#39;\update_dr_in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3817eb0] str=&#39;\bscan_update_dr_in&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x38180b0] str=&#39;\mode_ctrl_in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x38181d0] str=&#39;\bscan_mode_ctl_in&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x38183d0] str=&#39;\shift_dr_in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x38184f0] str=&#39;\bscan_shift_dr_in&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x38186f0] str=&#39;\clock_dr_in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3818810] str=&#39;\bscan_clock_dr_in&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3818a10] str=&#39;\hiz_n_in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3818b30] str=&#39;\bscan_hiz_l_in&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3818d30] str=&#39;\testmode_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3818e50] str=&#39;\ddr_testmode_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3819050] str=&#39;\test_mode&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3819170] str=&#39;\test_mode&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3819510] str=&#39;\bypass_enable_out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3819630] str=&#39;\bypass_enable_out&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x38197a0] str=&#39;\ps_select_out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x38198c0] str=&#39;\ps_select_out&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3819ac0] str=&#39;\rclk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3819be0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3819de0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3819f00] str=&#39;\ddr_se_buf&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381a100] str=&#39;\pad_clk_so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381a220] str=&#39;\scan0&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381a420] str=&#39;\pad_clk_si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381a540] str=&#39;\ddr_si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381a740] str=&#39;\bso&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381a860] str=&#39;\pad_ddr2_bso&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381aa60] str=&#39;\bsi&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381ab80] str=&#39;\pad_ddr2_bsi&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381ad80] str=&#39;\mode_ctrl_out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381aea0] str=&#39;\bscan_mode_ctl_out&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381b0a0] str=&#39;\update_dr_out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381b1c0] str=&#39;\bscan_update_dr_out&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381b3c0] str=&#39;\shift_dr_out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381b4e0] str=&#39;\bscan_shift_dr_out&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381b6e0] str=&#39;\clock_dr_out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381b800] str=&#39;\bscan_clock_dr_out&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381ba00] str=&#39;\hiz_n_out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381bb20] str=&#39;\bscan_hiz_l_out&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381bd20] str=&#39;\bypass_enable_in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381be40] str=&#39;\bypass_enable&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381c040] str=&#39;\ps_select_in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381c160] str=&#39;\ps_select&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381c360] str=&#39;\strobe&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381c480] str=&#39;\net0204&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381c680] str=&#39;\dram_io_clk_enable&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381c7a0] str=&#39;\dram2_io_clk_enable&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381c9a0] str=&#39;\dram_io_cke&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381cac0] str=&#39;\dram2_io_cke&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381ccc0] str=&#39;\dram_io_ras_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381cde0] str=&#39;\dram2_io_ras_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381cfe0] str=&#39;\dram_io_write_en_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381d100] str=&#39;\dram2_io_write_en_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381d300] str=&#39;\dram_io_cas_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381d420] str=&#39;\dram2_io_cas_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381d620] str=&#39;\dram_cke&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381d740] str=&#39;\dram2_cke&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381d940] str=&#39;\io_dram_data_valid&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381da60] str=&#39;\io_dram2_data_valid&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381dc60] str=&#39;\dram_ras_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381dd80] str=&#39;\dram2_ras_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381df80] str=&#39;\dram_we_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381e0a0] str=&#39;\dram2_we_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381e2a0] str=&#39;\dram_cas_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381e3c0] str=&#39;\dram2_cas_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381e5c0] str=&#39;\burst_length_four&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381e6e0] str=&#39;\vdd&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381e8e0] str=&#39;\dram_io_pad_clk_inv&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381ea00] str=&#39;\dram2_io_pad_clk_inv&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381ec00] str=&#39;\dram_io_pad_enable&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381ed20] str=&#39;\dram2_io_pad_enable&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381ef20] str=&#39;\dram_io_drive_enable&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381f040] str=&#39;\dram2_io_drive_enable&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381f240] str=&#39;\rst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381f360] str=&#39;\rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381f560] str=&#39;\dram_arst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381f680] str=&#39;\dram_arst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3819300] str=&#39;\dram_io_channel_disabled&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381fc20] str=&#39;\dram2_io_channel_disabled&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381fd40] str=&#39;\dram_io_drive_data&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381fe60] str=&#39;\dram2_io_drive_data&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381ffd0] str=&#39;\vdd_h&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x38200f0] str=&#39;\vdd18&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-311" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:311</a>.0-311.0&gt; [0x3820260] str=&#39;\I225&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3820420] str=&#39;\work_pad_ddr2::bw_u1_buf_40x&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-311" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:311</a>.0-311.0&gt; [0x3820540] str=&#39;\z&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-311" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:311</a>.0-311.0&gt; [0x3820660] str=&#39;\clk_ddr2_cken_buf&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-311" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:311</a>.0-311.0&gt; [0x3820820] str=&#39;\a&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-311" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:311</a>.0-311.0&gt; [0x3820940] str=&#39;\clk_ddr2_cken&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-314" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:314</a>.0-314.0&gt; [0x3820b00] str=&#39;\lockup_latch&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x38210f0] str=&#39;\work_pad_ddr2::bw_u1_scanl_2x&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-314" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:314</a>.0-314.0&gt; [0x3821210] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-314" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:314</a>.0-314.0&gt; [0x3821330] str=&#39;\ddr_so&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-314" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:314</a>.0-314.0&gt; [0x38214f0] str=&#39;\sd&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-314" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:314</a>.0-314.0&gt; [0x3821610] str=&#39;\ddr_so_pre_latch&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-314" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:314</a>.0-314.0&gt; [0x38217d0] str=&#39;\ck&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-314" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:314</a>.0-314.0&gt; [0x38218f0] str=&#39;\rclk&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-126" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:126</a>.0-126.0&gt; [0x3821ab0] str=&#39;\vdd&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:127</a>.0-127.0&gt; [0x3821bd0] str=&#39;\vss&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-129" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:129</a>.0-129.0&gt; [0x3821d40] str=&#39;\net227&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-129" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:129</a>.0-129.0&gt; [0x3821e60]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-129" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:129</a>.0-129.0&gt; [0x3822140] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-129" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:129</a>.0-129.0&gt; [0x38223d0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-130" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:130</a>.0-130.0&gt; [0x38222b0] str=&#39;\net246&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-130" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:130</a>.0-130.0&gt; [0x38224f0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-130" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:130</a>.0-130.0&gt; [0x3822810] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-130" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:130</a>.0-130.0&gt; [0x38229c0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-131" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:131</a>.0-131.0&gt; [0x3822680] str=&#39;\net0204&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-132" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:132</a>.0-132.0&gt; [0x3822bc0] str=&#39;\net196&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-133" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:133</a>.0-133.0&gt; [0x3822d30] str=&#39;\rst_l&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-134" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:134</a>.0-134.0&gt; [0x3822ea0] str=&#39;\sscan0&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-135" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:135</a>.0-135.0&gt; [0x3823010] str=&#39;\net228&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-136" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:136</a>.0-136.0&gt; [0x3823180] str=&#39;\scan0&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-137" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:137</a>.0-137.0&gt; [0x38232f0] str=&#39;\scan1&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-138" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:138</a>.0-138.0&gt; [0x3823460] str=&#39;\scan2&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-139" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:139</a>.0-139.0&gt; [0x38235d0] str=&#39;\scan3&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-140" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:140</a>.0-140.0&gt; [0x3823740] str=&#39;\clk_ddr2_cken_buf&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-141" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:141</a>.0-141.0&gt; [0x38238b0] str=&#39;\net247&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-142" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:142</a>.0-142.0&gt; [0x3823a20] str=&#39;\ddr_se_buf&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-143" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:143</a>.0-143.0&gt; [0x3823b90] str=&#39;\rclk&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-144" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:144</a>.0-144.0&gt; [0x3823d00] str=&#39;\arst2_l&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-192" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:192</a>.0-192.0&gt; [0x3823e70] str=&#39;\ddr2_lpf_code_pre&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-192" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:192</a>.0-192.0&gt; [0x3823f90]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-192" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:192</a>.0-192.0&gt; [0x3824290] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-192" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:192</a>.0-192.0&gt; [0x3824440] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-193" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:193</a>.0-193.0&gt; [0x3824100] str=&#39;\scan3_pre&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37e74e0] str=&#39;\work_pad_ddr2&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-21" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:21</a>.0-21.0&gt; [0x37e7720] str=&#39;\ddr2_dll_bypass_l&#39; input basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-21" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:21</a>.0-21.0&gt; [0x37e7ae0] str=&#39;\ddr2_bypass_data&#39; input basic_prep port=2 range=[4:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-55" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:55</a>.0-55.0&gt; [0x37e7d00] basic_prep range=[4:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-55" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:55</a>.0-55.0&gt; [0x37e8220] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-55" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:55</a>.0-55.0&gt; [0x37e8400] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-21" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:21</a>.0-21.0&gt; [0x37e8060] str=&#39;\clk_ddr2_cken&#39; input basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-22" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:22</a>.0-22.0&gt; [0x37e8600] str=&#39;\spare_ddr2_pin&#39; input output basic_prep port=4 range=[2:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-67" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:67</a>.0-67.0&gt; [0x37e8720] basic_prep range=[2:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-67" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:67</a>.0-67.0&gt; [0x37e8a60] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-67" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:67</a>.0-67.0&gt; [0x37e8c10] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-22" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:22</a>.0-22.0&gt; [0x37e88d0] str=&#39;\bscan_mode_ctl_in&#39; input basic_prep port=5 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-22" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:22</a>.0-22.0&gt; [0x37e8e10] str=&#39;\spare_ddr2_pad&#39; input output basic_prep port=6 range=[6:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-68" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:68</a>.0-68.0&gt; [0x37e8fa0] basic_prep range=[6:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-68" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:68</a>.0-68.0&gt; [0x37e92e0] bits=&#39;00000000000000000000000000000110&#39;(32) basic_prep range=[31:0] int=6
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-68" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:68</a>.0-68.0&gt; [0x37e9490] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-22" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:22</a>.0-22.0&gt; [0x37e9150] str=&#39;\bscan_hiz_l_in&#39; input basic_prep port=7 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-23" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:23</a>.0-23.0&gt; [0x37e9690] str=&#39;\ddr_si&#39; input basic_prep port=8 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-23" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:23</a>.0-23.0&gt; [0x37e9800] str=&#39;\tck&#39; input basic_prep port=9 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-23" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:23</a>.0-23.0&gt; [0x37e9a20] str=&#39;\pad_ddr2_sscan_out&#39; output reg basic_prep port=10 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-23" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:23</a>.0-23.0&gt; [0x37e9b80] str=&#39;\dram2_io_bank&#39; input basic_prep port=11 range=[2:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-56" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:56</a>.0-56.0&gt; [0x37e9d20] basic_prep range=[2:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-56" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:56</a>.0-56.0&gt; [0x37ea060] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-56" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:56</a>.0-56.0&gt; [0x37ea210] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-23" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:23</a>.0-23.0&gt; [0x37e9ed0] str=&#39;\dram2_dq&#39; input output basic_prep port=12 range=[127:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-69" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:69</a>.0-69.0&gt; [0x37ea3c0] basic_prep range=[127:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-69" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:69</a>.0-69.0&gt; [0x37ea6e0] bits=&#39;00000000000000000000000001111111&#39;(32) basic_prep range=[31:0] int=127
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-69" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:69</a>.0-69.0&gt; [0x37ea890] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-23" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:23</a>.0-23.0&gt; [0x37ea550] str=&#39;\dram2_cb&#39; input output basic_prep port=13 range=[15:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-70" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:70</a>.0-70.0&gt; [0x37eaa40] basic_prep range=[15:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-70" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:70</a>.0-70.0&gt; [0x37ead60] bits=&#39;00000000000000000000000000001111&#39;(32) basic_prep range=[31:0] int=15
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-70" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:70</a>.0-70.0&gt; [0x37eaf10] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-24" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:24</a>.0-24.0&gt; [0x37eabd0] str=&#39;\dram2_ba&#39; output reg basic_prep port=14 range=[2:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-44" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:44</a>.0-44.0&gt; [0x37eb0c0] basic_prep range=[2:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-44" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:44</a>.0-44.0&gt; [0x37eb3e0] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-44" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:44</a>.0-44.0&gt; [0x37eb590] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-24" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:24</a>.0-24.0&gt; [0x37eb250] str=&#39;\dram2_cas_l&#39; output reg basic_prep port=15 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-24" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:24</a>.0-24.0&gt; [0x37eb790] str=&#39;\dram2_ras_l&#39; output reg basic_prep port=16 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-24" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:24</a>.0-24.0&gt; [0x37eb900] str=&#39;\dram2_cke&#39; output reg basic_prep port=17 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-24" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:24</a>.0-24.0&gt; [0x37ebba0] str=&#39;\pad_ddr2_sscan_in&#39; input basic_prep port=18 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-25" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:25</a>.0-25.0&gt; [0x37ebcc0] str=&#39;\ddr_testmode_l&#39; input basic_prep port=19 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-25" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:25</a>.0-25.0&gt; [0x37ebe70] str=&#39;\ctu_ddr2_dll_delayctr&#39; input basic_prep port=20 range=[2:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-57" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:57</a>.0-57.0&gt; [0x37ec010] basic_prep range=[2:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-57" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:57</a>.0-57.0&gt; [0x37ec350] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-57" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:57</a>.0-57.0&gt; [0x37ec500] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-25" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:25</a>.0-25.0&gt; [0x37ec1c0] str=&#39;\dram2_io_cs_l&#39; input basic_prep port=21 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-58" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:58</a>.0-58.0&gt; [0x37ec6b0] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-58" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:58</a>.0-58.0&gt; [0x37ec9d0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-58" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:58</a>.0-58.0&gt; [0x37ecb80] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-25" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:25</a>.0-25.0&gt; [0x37ec840] str=&#39;\afo&#39; input basic_prep port=22 range=[143:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-59" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:59</a>.0-59.0&gt; [0x37ecd30] basic_prep range=[143:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-59" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:59</a>.0-59.0&gt; [0x37ed050] bits=&#39;00000000000000000000000010001111&#39;(32) basic_prep range=[31:0] int=143
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-59" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:59</a>.0-59.0&gt; [0x37ed200] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-26" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:26</a>.0-26.0&gt; [0x37ecec0] str=&#39;\bypass_enable&#39; input basic_prep port=23 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-26" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:26</a>.0-26.0&gt; [0x37ed400] str=&#39;\bypass_enable_out&#39; output reg basic_prep port=24 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-26" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:26</a>.0-26.0&gt; [0x37ed570] str=&#39;\bscan_shift_dr_out&#39; output reg basic_prep port=25 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-27" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:27</a>.0-27.0&gt; [0x37ed700] str=&#39;\bscan_clock_dr_out&#39; output reg basic_prep port=26 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-27" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:27</a>.0-27.0&gt; [0x37ed8b0] str=&#39;\bscan_hiz_l_out&#39; output reg basic_prep port=27 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-27" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:27</a>.0-27.0&gt; [0x37eda60] str=&#39;\ps_select_out&#39; output reg basic_prep port=28 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-28" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:28</a>.0-28.0&gt; [0x37edc10] str=&#39;\bscan_update_dr_out&#39; output reg basic_prep port=29 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-28" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:28</a>.0-28.0&gt; [0x37eddc0] str=&#39;\serial_out&#39; output reg basic_prep port=30 range=[143:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-45" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:45</a>.0-45.0&gt; [0x37edf60] basic_prep range=[143:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-45" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:45</a>.0-45.0&gt; [0x37ee2a0] bits=&#39;00000000000000000000000010001111&#39;(32) basic_prep range=[31:0] int=143
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-45" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:45</a>.0-45.0&gt; [0x37ee450] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-28" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:28</a>.0-28.0&gt; [0x37ee110] str=&#39;\afi&#39; output reg basic_prep port=31 range=[143:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-46" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:46</a>.0-46.0&gt; [0x37ee600] basic_prep range=[143:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-46" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:46</a>.0-46.0&gt; [0x37ee920] bits=&#39;00000000000000000000000010001111&#39;(32) basic_prep range=[31:0] int=143
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-46" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:46</a>.0-46.0&gt; [0x37eead0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-28" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:28</a>.0-28.0&gt; [0x37ee790] str=&#39;\vdd18&#39; input basic_prep port=32 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-28" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:28</a>.0-28.0&gt; [0x37eecd0] str=&#39;\ddr2_ctu_dll_overflow&#39; output reg basic_prep port=33 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-29" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:29</a>.0-29.0&gt; [0x37ef050] str=&#39;\bscan_mode_ctl_out&#39; output reg basic_prep port=34 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-29" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:29</a>.0-29.0&gt; [0x37ef170] str=&#39;\pad_ddr2_bsi&#39; input basic_prep port=35 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-29" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:29</a>.0-29.0&gt; [0x37ef2e0] str=&#39;\dram_arst_l&#39; input basic_prep port=36 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-29" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:29</a>.0-29.0&gt; [0x37ef490] str=&#39;\dram_grst_l&#39; input basic_prep port=37 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-30" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:30</a>.0-30.0&gt; [0x37ef640] str=&#39;\dram_gclk&#39; input basic_prep port=38 range=[1:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-60" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:60</a>.0-60.0&gt; [0x37ef7e0] basic_prep range=[1:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-60" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:60</a>.0-60.0&gt; [0x37efb20] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-60" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:60</a>.0-60.0&gt; [0x37efcd0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-30" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:30</a>.0-30.0&gt; [0x37ef990] str=&#39;\dram2_ck_p&#39; output reg basic_prep port=39 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-47" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:47</a>.0-47.0&gt; [0x37efe80] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-47" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:47</a>.0-47.0&gt; [0x37f01a0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-47" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:47</a>.0-47.0&gt; [0x37f0350] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-30" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:30</a>.0-30.0&gt; [0x37f0010] str=&#39;\ctu_global_snap&#39; input basic_prep port=40 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-30" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:30</a>.0-30.0&gt; [0x37f0550] str=&#39;\dram_gdbginit_l&#39; input basic_prep port=41 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-31" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:31</a>.0-31.0&gt; [0x37f06c0] str=&#39;\ctu_ddr2_iodll_rst_l&#39; input basic_prep port=42 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-31" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:31</a>.0-31.0&gt; [0x37f0850] str=&#39;\test_mode&#39; input basic_prep port=43 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-31" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:31</a>.0-31.0&gt; [0x37f0a00] str=&#39;\bscan_clock_dr_in&#39; input basic_prep port=44 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-31" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:31</a>.0-31.0&gt; [0x37f0bb0] str=&#39;\serial_in&#39; input basic_prep port=45 range=[143:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-61" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:61</a>.0-61.0&gt; [0x37f0d50] basic_prep range=[143:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-61" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:61</a>.0-61.0&gt; [0x37f1090] bits=&#39;00000000000000000000000010001111&#39;(32) basic_prep range=[31:0] int=143
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-61" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:61</a>.0-61.0&gt; [0x37f1240] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-32" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:32</a>.0-32.0&gt; [0x37f0f00] str=&#39;\dram2_io_ptr_clk_inv&#39; input basic_prep port=46 range=[4:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-62" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:62</a>.0-62.0&gt; [0x37f13f0] basic_prep range=[4:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-62" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:62</a>.0-62.0&gt; [0x37f1710] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-62" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:62</a>.0-62.0&gt; [0x37f18c0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-32" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:32</a>.0-32.0&gt; [0x37f1580] str=&#39;\ctu_io_sscan_update&#39; input basic_prep port=47 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-32" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:32</a>.0-32.0&gt; [0x37f1ac0] str=&#39;\ctu_io_sscan_se&#39; input basic_prep port=48 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-33" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:33</a>.0-33.0&gt; [0x37f1c30] str=&#39;\spare_ddr2_paddata&#39; input basic_prep port=49 range=[6:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-63" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:63</a>.0-63.0&gt; [0x37f1db0] basic_prep range=[6:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-63" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:63</a>.0-63.0&gt; [0x37f20f0] bits=&#39;00000000000000000000000000000110&#39;(32) basic_prep range=[31:0] int=6
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-63" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:63</a>.0-63.0&gt; [0x37f22a0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-33" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:33</a>.0-33.0&gt; [0x37f1f60] str=&#39;\dram23_p_ref_res&#39; input basic_prep port=50 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-33" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:33</a>.0-33.0&gt; [0x37f24a0] str=&#39;\ddr2_ddr3_cbd&#39; output reg basic_prep port=51 range=[8:1]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-48" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:48</a>.0-48.0&gt; [0x37f25e0] basic_prep range=[8:1]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-48" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:48</a>.0-48.0&gt; [0x37f2920] bits=&#39;00000000000000000000000000001000&#39;(32) basic_prep range=[31:0] int=8
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-48" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:48</a>.0-48.0&gt; [0x37f2ad0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-33" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:33</a>.0-33.0&gt; [0x37f2790] str=&#39;\ddr_so&#39; output reg basic_prep port=52 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-34" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:34</a>.0-34.0&gt; [0x37f2cd0] str=&#39;\ps_select&#39; input basic_prep port=53 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-34" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:34</a>.0-34.0&gt; [0x37f2e40] str=&#39;\dram23_n_ref_res&#39; input basic_prep port=54 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-34" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:34</a>.0-34.0&gt; [0x37f2fd0] str=&#39;\dram2_dqs&#39; input output basic_prep port=55 range=[35:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-71" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:71</a>.0-71.0&gt; [0x37f3170] basic_prep range=[35:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-71" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:71</a>.0-71.0&gt; [0x37f34b0] bits=&#39;00000000000000000000000000100011&#39;(32) basic_prep range=[31:0] int=35
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-71" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:71</a>.0-71.0&gt; [0x37f3660] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-34" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:34</a>.0-34.0&gt; [0x37f3320] str=&#39;\pad_ddr2_bso&#39; output reg basic_prep port=56 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-34" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:34</a>.0-34.0&gt; [0x37f3860] str=&#39;\ddr_se&#39; input basic_prep port=57 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-35" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:35</a>.0-35.0&gt; [0x37f39d0] str=&#39;\dram2_addr&#39; output reg basic_prep port=58 range=[14:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-49" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:49</a>.0-49.0&gt; [0x37f3b50] basic_prep range=[14:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-49" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:49</a>.0-49.0&gt; [0x37f3e90] bits=&#39;00000000000000000000000000001110&#39;(32) basic_prep range=[31:0] int=14
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-49" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:49</a>.0-49.0&gt; [0x37f4040] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-35" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:35</a>.0-35.0&gt; [0x37f3d00] str=&#39;\dram2_we_l&#39; output reg basic_prep port=59 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-35" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:35</a>.0-35.0&gt; [0x37f4240] str=&#39;\dram2_ck_n&#39; output reg basic_prep port=60 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-50" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:50</a>.0-50.0&gt; [0x37f4380] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-50" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:50</a>.0-50.0&gt; [0x37f46c0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-50" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:50</a>.0-50.0&gt; [0x37f4870] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-35" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:35</a>.0-35.0&gt; [0x37f4530] str=&#39;\dram_adbginit_l&#39; input basic_prep port=61 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-36" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:36</a>.0-36.0&gt; [0x37f4a70] str=&#39;\ddr2_ddr3_cbu&#39; output reg basic_prep port=62 range=[8:1]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-51" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:51</a>.0-51.0&gt; [0x37f4bb0] basic_prep range=[8:1]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-51" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:51</a>.0-51.0&gt; [0x37f4ef0] bits=&#39;00000000000000000000000000001000&#39;(32) basic_prep range=[31:0] int=8
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-51" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:51</a>.0-51.0&gt; [0x37f50a0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-36" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:36</a>.0-36.0&gt; [0x37f4d60] str=&#39;\bscan_shift_dr_in&#39; input basic_prep port=63 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-36" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:36</a>.0-36.0&gt; [0x37f52a0] str=&#39;\ddr2_ctu_dll_lock&#39; output reg basic_prep port=64 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-37" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:37</a>.0-37.0&gt; [0x37f5410] str=&#39;\dram2_io_pad_enable&#39; input basic_prep port=65 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-37" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:37</a>.0-37.0&gt; [0x37dbb10] str=&#39;\bscan_update_dr_in&#39; input basic_prep port=66 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-37" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:37</a>.0-37.0&gt; [0x37eee40] str=&#39;\dram2_io_drive_enable&#39; input basic_prep port=67 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-38" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:38</a>.0-38.0&gt; [0x37f5940] str=&#39;\dram2_io_write_en_l&#39; input basic_prep port=68 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-38" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:38</a>.0-38.0&gt; [0x37f5a60] str=&#39;\dram2_io_cas_l&#39; input basic_prep port=69 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-38" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:38</a>.0-38.0&gt; [0x37f5b80] str=&#39;\dram2_io_ras_l&#39; input basic_prep port=70 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-39" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:39</a>.0-39.0&gt; [0x37f5ca0] str=&#39;\dram2_io_clk_enable&#39; input basic_prep port=71 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-39" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:39</a>.0-39.0&gt; [0x37f5dc0] str=&#39;\io_dram2_data_valid&#39; output reg basic_prep port=72 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-39" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:39</a>.0-39.0&gt; [0x37f5ee0] str=&#39;\dram2_io_addr&#39; input basic_prep port=73 range=[14:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-64" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:64</a>.0-64.0&gt; [0x37f6000] basic_prep range=[14:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-64" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:64</a>.0-64.0&gt; [0x37f6240] bits=&#39;00000000000000000000000000001110&#39;(32) basic_prep range=[31:0] int=14
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-64" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:64</a>.0-64.0&gt; [0x37f6360] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-40" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:40</a>.0-40.0&gt; [0x37f6120] str=&#39;\io_dram2_data_in&#39; output reg basic_prep port=74 range=[255:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-52" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:52</a>.0-52.0&gt; [0x37f6480] basic_prep range=[255:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-52" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:52</a>.0-52.0&gt; [0x37f66c0] bits=&#39;00000000000000000000000011111111&#39;(32) basic_prep range=[31:0] int=255
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-52" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:52</a>.0-52.0&gt; [0x37f67e0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-40" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:40</a>.0-40.0&gt; [0x37f65a0] str=&#39;\dram2_io_channel_disabled&#39; input basic_prep port=75 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-40" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:40</a>.0-40.0&gt; [0x37f6900] str=&#39;\io_dram2_ecc_in&#39; output reg basic_prep port=76 range=[31:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-53" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:53</a>.0-53.0&gt; [0x37f6a20] basic_prep range=[31:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-53" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:53</a>.0-53.0&gt; [0x37f6c60] bits=&#39;00000000000000000000000000011111&#39;(32) basic_prep range=[31:0] int=31
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-53" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:53</a>.0-53.0&gt; [0x37f6d80] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-41" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:41</a>.0-41.0&gt; [0x37f6b40] str=&#39;\dram2_io_drive_data&#39; input basic_prep port=77 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-41" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:41</a>.0-41.0&gt; [0x37f6ea0] str=&#39;\dram2_io_data_out&#39; input basic_prep port=78 range=[287:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-65" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:65</a>.0-65.0&gt; [0x37f6fc0] basic_prep range=[287:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-65" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:65</a>.0-65.0&gt; [0x37f7200] bits=&#39;00000000000000000000000100011111&#39;(32) basic_prep range=[31:0] int=287
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-65" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:65</a>.0-65.0&gt; [0x37f7320] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-41" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:41</a>.0-41.0&gt; [0x37f70e0] str=&#39;\dram2_io_cke&#39; input basic_prep port=79 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-42" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:42</a>.0-42.0&gt; [0x37f7440] str=&#39;\dram2_io_pad_clk_inv&#39; input basic_prep port=80 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-42" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:42</a>.0-42.0&gt; [0x37f7560] str=&#39;\dram2_cs_l&#39; output reg basic_prep port=81 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-54" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:54</a>.0-54.0&gt; [0x37f7680] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-54" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:54</a>.0-54.0&gt; [0x37f78c0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-54" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:54</a>.0-54.0&gt; [0x37f79e0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-42" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:42</a>.0-42.0&gt; [0x37f77a0] str=&#39;\spare_ddr2_pindata&#39; input basic_prep port=82 range=[2:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-66" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:66</a>.0-66.0&gt; [0x37f7b00] basic_prep range=[2:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-66" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:66</a>.0-66.0&gt; [0x37f7d40] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-66" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:66</a>.0-66.0&gt; [0x37f7e60] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-42" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:42</a>.0-42.0&gt; [0x37f7c20] str=&#39;\ddr2_lpf_code&#39; output reg basic_prep port=83 range=[4:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-43" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:43</a>.0-43.0&gt; [0x37f7f80] basic_prep range=[4:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-43" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:43</a>.0-43.0&gt; [0x37f81c0] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-43" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:43</a>.0-43.0&gt; [0x37f82e0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37f80a0] str=&#39;\ddr2_impctl_pulldown&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37f9b90] str=&#39;\work_pad_ddr2::bw_io_ddr_impctl_pulldown&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37f9cb0] str=&#39;\z&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37f9dd0 -&gt; 0x389d300] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37f9ef0] str=&#39;\from_csr&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37fa010 -&gt; 0x389d300] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37fa130] str=&#39;\to_csr&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37fa250 -&gt; 0x389d300] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37fa370] str=&#39;\tclk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37fa490 -&gt; 0x37e9800] str=&#39;\tck&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37fa6a0] str=&#39;\ctu_global_snap&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37fa7c0 -&gt; 0x37f0010] str=&#39;\ctu_global_snap&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37fa9c0] str=&#39;\ctu_io_sscan_in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37faae0 -&gt; 0x3822ea0] str=&#39;\sscan0&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37face0] str=&#39;\ctu_io_sscan_se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37fae00 -&gt; 0x37f1ac0] str=&#39;\ctu_io_sscan_se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37fb000] str=&#39;\ctu_io_sscan_update&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37fb120 -&gt; 0x37f1580] str=&#39;\ctu_io_sscan_update&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37fb360] str=&#39;\ctu_io_sscan_out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37fb480 -&gt; 0x37e9a20] str=&#39;\pad_ddr2_sscan_out&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37fb680] str=&#39;\rclk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37fb7a0 -&gt; 0x3823b90] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37fb9a0] str=&#39;\deltabit&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37fbac0 -&gt; 0x38238b0] str=&#39;\net247&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37fbcc0] str=&#39;\hard_reset_n&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37fbde0 -&gt; 0x3822d30] str=&#39;\rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37fbfe0] str=&#39;\clk_dis_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37fc100 -&gt; 0x3823740] str=&#39;\clk_ddr2_cken_buf&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37fc300] str=&#39;\we_csr&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37fc420 -&gt; 0x3821bd0] str=&#39;\vss&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37fc620] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37fc740 -&gt; 0x38232f0] str=&#39;\scan1&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37fc940] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37fca60 -&gt; 0x3823a20] str=&#39;\ddr_se_buf&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37fcd00] str=&#39;\vdd18&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37fce20 -&gt; 0x37ee790] str=&#39;\vdd18&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37fd000] str=&#39;\pad&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37fd120 -&gt; 0x37f2e40] str=&#39;\dram23_n_ref_res&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37fd320] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x37fd440 -&gt; 0x3823460] str=&#39;\scan2&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x37fd620] str=&#39;\ddr2_impctl_pullup&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37feff0] str=&#39;\work_pad_ddr2::bw_io_ddr_impctl_pullup&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x37ff110] str=&#39;\z&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x37ff230 -&gt; 0x389d300] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x37ff350] str=&#39;\from_csr&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x37ff470 -&gt; 0x389d300] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x37ff590] str=&#39;\to_csr&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x37ff6b0 -&gt; 0x389d300] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x37ff7d0] str=&#39;\rclk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x37ff8f0 -&gt; 0x3823b90] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x37ffa10] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x37ffb30 -&gt; 0x38232f0] str=&#39;\scan1&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x37ffc50] str=&#39;\deltabit&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x37ffd70 -&gt; 0x3823010] str=&#39;\net228&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x37ffe90] str=&#39;\hard_reset_n&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x37fffb0 -&gt; 0x3822d30] str=&#39;\rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x38000d0] str=&#39;\clk_dis_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x38001f0 -&gt; 0x3823740] str=&#39;\clk_ddr2_cken_buf&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x3800310] str=&#39;\we_csr&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x3800430 -&gt; 0x3821bd0] str=&#39;\vss&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x38005f0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x3800710 -&gt; 0x3823180] str=&#39;\scan0&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x38008d0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x38009f0 -&gt; 0x3823a20] str=&#39;\ddr_se_buf&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x3800bb0] str=&#39;\ctu_io_sscan_se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x3800cd0 -&gt; 0x37f1ac0] str=&#39;\ctu_io_sscan_se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x3800e90] str=&#39;\vdd18&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x3800fb0 -&gt; 0x37ee790] str=&#39;\vdd18&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x3801170] str=&#39;\ctu_io_sscan_in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x3801290 -&gt; 0x37ebba0] str=&#39;\pad_ddr2_sscan_in&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x3801450] str=&#39;\ctu_io_sscan_out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x3801570 -&gt; 0x3822ea0] str=&#39;\sscan0&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x3801730] str=&#39;\ctu_io_sscan_update&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x3801850 -&gt; 0x37f1580] str=&#39;\ctu_io_sscan_update&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x3801ad0] str=&#39;\pad&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x3801bf0 -&gt; 0x37f1f60] str=&#39;\dram23_p_ref_res&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x3801db0] str=&#39;\ctu_global_snap&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x3801ed0 -&gt; 0x37f0010] str=&#39;\ctu_global_snap&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x3802090] str=&#39;\tclk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x38021b0 -&gt; 0x37e9800] str=&#39;\tck&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x3802370] str=&#39;\ddr2_iodll_code_adjust&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3803220] str=&#39;\work_pad_ddr2::bw_iodll_code_adjust&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x3803340] str=&#39;\bypass_data&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x3803460 -&gt; 0x37e7ae0] str=&#39;\ddr2_bypass_data&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x3803620] str=&#39;\ddr_clk_in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x3803740 -&gt; 0x3823b90] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x3803900] str=&#39;\delay_ctrl&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x3803a20 -&gt; 0x37ebe70] str=&#39;\ctu_ddr2_dll_delayctr&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x3803be0] str=&#39;\io_dll_bypass_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x3803d00 -&gt; 0x37e7720] str=&#39;\ddr2_dll_bypass_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x3803f10] str=&#39;\iodll_reset_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x3804030 -&gt; 0x37f06c0] str=&#39;\ctu_ddr2_iodll_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x38041f0] str=&#39;\s_controller_out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x3804310 -&gt; 0x3823e70] str=&#39;\ddr2_lpf_code_pre&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x38044d0] str=&#39;\s_percent_ctrl_out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x38045f0 -&gt; 0x37f7c20] str=&#39;\ddr2_lpf_code&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x38047b0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x38048d0 -&gt; 0x3823a20] str=&#39;\ddr_se_buf&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x3804ad0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x3804bf0 -&gt; 0x3824100] str=&#39;\scan3_pre&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x3804df0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x3804f10 -&gt; 0x38235d0] str=&#39;\scan3&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x38050f0] str=&#39;\ddr2_master_dll&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x38063e0] str=&#39;\work_pad_ddr2::bw_iodll&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x3806500] str=&#39;\ddr_testmode_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x3806620 -&gt; 0x37ebcc0] str=&#39;\ddr_testmode_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x3806820] str=&#39;\bypass_data&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x3806940 -&gt; 0x389d300] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x3806b20] str=&#39;\lpf_out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x3806c40 -&gt; 0x3823e70] str=&#39;\ddr2_lpf_code_pre&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x3806e40] str=&#39;\delay_ctrl&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x3806f60 -&gt; 0x389d300] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x38071b0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x38072d0 -&gt; 0x3824100] str=&#39;\scan3_pre&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x38074d0] str=&#39;\io_dll_bypass_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x38075f0 -&gt; 0x37e7720] str=&#39;\ddr2_dll_bypass_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x38077f0] str=&#39;\io_dll_reset_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x3807910 -&gt; 0x37f06c0] str=&#39;\ctu_ddr2_iodll_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x3807b10] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x3807c30 -&gt; 0x3823a20] str=&#39;\ddr_se_buf&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x3807e70] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x3807f90 -&gt; 0x3823460] str=&#39;\scan2&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x3808190] str=&#39;\ddr_clk_in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x38082b0 -&gt; 0x3823b90] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x38084b0] str=&#39;\iodll_lock&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x38085d0 -&gt; 0x37f52a0] str=&#39;\ddr2_ctu_dll_lock&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x38087d0] str=&#39;\overflow&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x38088f0 -&gt; 0x37eecd0] str=&#39;\ddr2_ctu_dll_overflow&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x3808af0] str=&#39;\strobe&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x3808c10 -&gt; 0x3822680] str=&#39;\net0204&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x3808df0] str=&#39;\pad_ddr2_header&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380a160] str=&#39;\work_pad_ddr2::bw_clk_cl_ddr_ddr&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x380a280] str=&#39;\gclk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x380a3a0 -&gt; 0x389d300] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x380a5a0] str=&#39;\ddr_rclk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x380a6c0 -&gt; 0x3823b90] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x380a8a0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x380a9c0 -&gt; 0x389d420] str=&#39;\ddr_so_pre_latch&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x380abc0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x380ace0 -&gt; 0x38235d0] str=&#39;\scan3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x380af30] str=&#39;\gdbginit_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x380b050 -&gt; 0x37f0550] str=&#39;\dram_gdbginit_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x380b250] str=&#39;\grst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x380b370 -&gt; 0x37ef490] str=&#39;\dram_grst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x380b570] str=&#39;\cluster_grst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x380b690 -&gt; 0x3822d30] str=&#39;\rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x380b890] str=&#39;\dbginit_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x380b9b0 -&gt; 0x3822bc0] str=&#39;\net196&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x380bbf0] str=&#39;\rclk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x380bd10 -&gt; 0x3823b90] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x380bf10] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x380c030 -&gt; 0x3823a20] str=&#39;\ddr_se_buf&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x380c230] str=&#39;\adbginit_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x380c350 -&gt; 0x37f4530] str=&#39;\dram_adbginit_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x380c550] str=&#39;\arst2_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x380c670 -&gt; 0x3823d00] str=&#39;\arst2_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x380c870] str=&#39;\arst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x380c990 -&gt; 0x37ef2e0] str=&#39;\dram_arst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x380cb90] str=&#39;\cluster_cken&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x380ccb0 -&gt; 0x3823740] str=&#39;\clk_ddr2_cken_buf&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-238" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:238</a>.0-238.0&gt; [0x380ce90] str=&#39;\I223&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380d3e0] str=&#39;\work_pad_ddr2::bw_u1_buf_40x&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-238" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:238</a>.0-238.0&gt; [0x380d520] str=&#39;\z&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-238" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:238</a>.0-238.0&gt; [0x380d640 -&gt; 0x3823a20] str=&#39;\ddr_se_buf&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-238" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:238</a>.0-238.0&gt; [0x380d840] str=&#39;\a&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-238" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:238</a>.0-238.0&gt; [0x380d960 -&gt; 0x37f3860] str=&#39;\ddr_se&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x380db40] str=&#39;\ddr2_ddr_ch&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3812fe0] str=&#39;\work_pad_ddr2::ddr_ch&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3813100] str=&#39;\arst_l_out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3813220 -&gt; 0x3823d00] str=&#39;\arst2_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3813340] str=&#39;\afo&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3813460 -&gt; 0x389d300] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3813580] str=&#39;\serial_in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x38136a0 -&gt; 0x389d300] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x38137c0] str=&#39;\afi&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x38138e0 -&gt; 0x389d300] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3813b30] str=&#39;\serial_out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3813c50 -&gt; 0x389d300] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3813e50] str=&#39;\dram_io_data_out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3813f70 -&gt; 0x389d300] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3814170] str=&#39;\spare_ddr_pin&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3814290 -&gt; 0x389d300] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3814490] str=&#39;\spare_ddr_data&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x38145b0 -&gt; 0x389d300] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x38147f0] str=&#39;\dram_io_ptr_clk_inv&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3814910 -&gt; 0x389d300] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3814b10] str=&#39;\io_dram_data_in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3814c30 -&gt; 0x389d300] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3814e30] str=&#39;\io_dram_ecc_in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3814f50 -&gt; 0x389d300] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3815150] str=&#39;\dram_io_addr&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3815270 -&gt; 0x389d300] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3815470] str=&#39;\dram_io_bank&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3815590 -&gt; 0x389d300] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3815790] str=&#39;\dram_io_cs_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x38158b0 -&gt; 0x389d300] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3815ab0] str=&#39;\dram_dq&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3815bd0 -&gt; 0x389d300] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3815dd0] str=&#39;\dram_addr&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3815ef0 -&gt; 0x389d300] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3816190] str=&#39;\dram_cb&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x38162b0 -&gt; 0x389d300] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3816490] str=&#39;\dram_dqs&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x38165b0 -&gt; 0x389d300] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x38167b0] str=&#39;\dram_ba&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x38168d0 -&gt; 0x389d300] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3816ad0] str=&#39;\dram_ck_n&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3816bf0 -&gt; 0x389d300] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3816df0] str=&#39;\dram_ck_p&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3816f10 -&gt; 0x389d300] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3817110] str=&#39;\dram_cs_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3817230 -&gt; 0x389d300] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3817430] str=&#39;\lpf_code&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3817550 -&gt; 0x37f7c20] str=&#39;\ddr2_lpf_code&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3817750] str=&#39;\cbu&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3817870 -&gt; 0x389d300] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3817a70] str=&#39;\cbd&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3817b90 -&gt; 0x389d300] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3817d90] str=&#39;\update_dr_in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3817eb0 -&gt; 0x37dbb10] str=&#39;\bscan_update_dr_in&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x38180b0] str=&#39;\mode_ctrl_in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x38181d0 -&gt; 0x37e88d0] str=&#39;\bscan_mode_ctl_in&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x38183d0] str=&#39;\shift_dr_in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x38184f0 -&gt; 0x37f4d60] str=&#39;\bscan_shift_dr_in&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x38186f0] str=&#39;\clock_dr_in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3818810 -&gt; 0x37f0a00] str=&#39;\bscan_clock_dr_in&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3818a10] str=&#39;\hiz_n_in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3818b30 -&gt; 0x37e9150] str=&#39;\bscan_hiz_l_in&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3818d30] str=&#39;\testmode_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3818e50 -&gt; 0x37ebcc0] str=&#39;\ddr_testmode_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3819050] str=&#39;\test_mode&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3819170 -&gt; 0x37f0850] str=&#39;\test_mode&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3819510] str=&#39;\bypass_enable_out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3819630 -&gt; 0x37ed400] str=&#39;\bypass_enable_out&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x38197a0] str=&#39;\ps_select_out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x38198c0 -&gt; 0x37eda60] str=&#39;\ps_select_out&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3819ac0] str=&#39;\rclk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3819be0 -&gt; 0x3823b90] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3819de0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3819f00 -&gt; 0x3823a20] str=&#39;\ddr_se_buf&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381a100] str=&#39;\pad_clk_so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381a220 -&gt; 0x3823180] str=&#39;\scan0&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381a420] str=&#39;\pad_clk_si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381a540 -&gt; 0x37e9690] str=&#39;\ddr_si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381a740] str=&#39;\bso&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381a860 -&gt; 0x37f3320] str=&#39;\pad_ddr2_bso&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381aa60] str=&#39;\bsi&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381ab80 -&gt; 0x37ef170] str=&#39;\pad_ddr2_bsi&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381ad80] str=&#39;\mode_ctrl_out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381aea0 -&gt; 0x37ef050] str=&#39;\bscan_mode_ctl_out&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381b0a0] str=&#39;\update_dr_out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381b1c0 -&gt; 0x37edc10] str=&#39;\bscan_update_dr_out&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381b3c0] str=&#39;\shift_dr_out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381b4e0 -&gt; 0x37ed570] str=&#39;\bscan_shift_dr_out&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381b6e0] str=&#39;\clock_dr_out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381b800 -&gt; 0x37ed700] str=&#39;\bscan_clock_dr_out&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381ba00] str=&#39;\hiz_n_out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381bb20 -&gt; 0x37ed8b0] str=&#39;\bscan_hiz_l_out&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381bd20] str=&#39;\bypass_enable_in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381be40 -&gt; 0x37ecec0] str=&#39;\bypass_enable&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381c040] str=&#39;\ps_select_in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381c160 -&gt; 0x37f2cd0] str=&#39;\ps_select&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381c360] str=&#39;\strobe&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381c480 -&gt; 0x3822680] str=&#39;\net0204&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381c680] str=&#39;\dram_io_clk_enable&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381c7a0 -&gt; 0x37f5ca0] str=&#39;\dram2_io_clk_enable&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381c9a0] str=&#39;\dram_io_cke&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381cac0 -&gt; 0x37f70e0] str=&#39;\dram2_io_cke&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381ccc0] str=&#39;\dram_io_ras_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381cde0 -&gt; 0x37f5b80] str=&#39;\dram2_io_ras_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381cfe0] str=&#39;\dram_io_write_en_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381d100 -&gt; 0x37f5940] str=&#39;\dram2_io_write_en_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381d300] str=&#39;\dram_io_cas_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381d420 -&gt; 0x37f5a60] str=&#39;\dram2_io_cas_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381d620] str=&#39;\dram_cke&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381d740 -&gt; 0x37eb900] str=&#39;\dram2_cke&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381d940] str=&#39;\io_dram_data_valid&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381da60 -&gt; 0x37f5dc0] str=&#39;\io_dram2_data_valid&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381dc60] str=&#39;\dram_ras_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381dd80 -&gt; 0x37eb790] str=&#39;\dram2_ras_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381df80] str=&#39;\dram_we_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381e0a0 -&gt; 0x37f3d00] str=&#39;\dram2_we_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381e2a0] str=&#39;\dram_cas_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381e3c0 -&gt; 0x37eb250] str=&#39;\dram2_cas_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381e5c0] str=&#39;\burst_length_four&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381e6e0 -&gt; 0x3821ab0] str=&#39;\vdd&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381e8e0] str=&#39;\dram_io_pad_clk_inv&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381ea00 -&gt; 0x37f7440] str=&#39;\dram2_io_pad_clk_inv&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381ec00] str=&#39;\dram_io_pad_enable&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381ed20 -&gt; 0x37f5410] str=&#39;\dram2_io_pad_enable&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381ef20] str=&#39;\dram_io_drive_enable&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381f040 -&gt; 0x37eee40] str=&#39;\dram2_io_drive_enable&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381f240] str=&#39;\rst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381f360 -&gt; 0x3822d30] str=&#39;\rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381f560] str=&#39;\dram_arst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381f680 -&gt; 0x37ef2e0] str=&#39;\dram_arst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x3819300] str=&#39;\dram_io_channel_disabled&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381fc20 -&gt; 0x37f65a0] str=&#39;\dram2_io_channel_disabled&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381fd40] str=&#39;\dram_io_drive_data&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381fe60 -&gt; 0x37f6b40] str=&#39;\dram2_io_drive_data&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x381ffd0] str=&#39;\vdd_h&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x38200f0 -&gt; 0x37ee790] str=&#39;\vdd18&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-311" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:311</a>.0-311.0&gt; [0x3820260] str=&#39;\I225&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3820420] str=&#39;\work_pad_ddr2::bw_u1_buf_40x&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-311" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:311</a>.0-311.0&gt; [0x3820540] str=&#39;\z&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-311" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:311</a>.0-311.0&gt; [0x3820660 -&gt; 0x3823740] str=&#39;\clk_ddr2_cken_buf&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-311" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:311</a>.0-311.0&gt; [0x3820820] str=&#39;\a&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-311" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:311</a>.0-311.0&gt; [0x3820940 -&gt; 0x37e8060] str=&#39;\clk_ddr2_cken&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-314" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:314</a>.0-314.0&gt; [0x3820b00] str=&#39;\lockup_latch&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x38210f0] str=&#39;\work_pad_ddr2::bw_u1_scanl_2x&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-314" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:314</a>.0-314.0&gt; [0x3821210] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-314" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:314</a>.0-314.0&gt; [0x3821330 -&gt; 0x37f2790] str=&#39;\ddr_so&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-314" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:314</a>.0-314.0&gt; [0x38214f0] str=&#39;\sd&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-314" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:314</a>.0-314.0&gt; [0x3821610 -&gt; 0x389d420] str=&#39;\ddr_so_pre_latch&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-314" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:314</a>.0-314.0&gt; [0x38217d0] str=&#39;\ck&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-314" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:314</a>.0-314.0&gt; [0x38218f0 -&gt; 0x3823b90] str=&#39;\rclk&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-126" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:126</a>.0-126.0&gt; [0x3821ab0] str=&#39;\vdd&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:127</a>.0-127.0&gt; [0x3821bd0] str=&#39;\vss&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-129" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:129</a>.0-129.0&gt; [0x3821d40] str=&#39;\net227&#39; basic_prep range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-129" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:129</a>.0-129.0&gt; [0x3821e60] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-129" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:129</a>.0-129.0&gt; [0x3822140] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-129" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:129</a>.0-129.0&gt; [0x38223d0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-130" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:130</a>.0-130.0&gt; [0x38222b0] str=&#39;\net246&#39; basic_prep range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-130" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:130</a>.0-130.0&gt; [0x38224f0] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-130" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:130</a>.0-130.0&gt; [0x3822810] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-130" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:130</a>.0-130.0&gt; [0x38229c0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-131" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:131</a>.0-131.0&gt; [0x3822680] str=&#39;\net0204&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-132" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:132</a>.0-132.0&gt; [0x3822bc0] str=&#39;\net196&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-133" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:133</a>.0-133.0&gt; [0x3822d30] str=&#39;\rst_l&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-134" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:134</a>.0-134.0&gt; [0x3822ea0] str=&#39;\sscan0&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-135" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:135</a>.0-135.0&gt; [0x3823010] str=&#39;\net228&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-136" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:136</a>.0-136.0&gt; [0x3823180] str=&#39;\scan0&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-137" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:137</a>.0-137.0&gt; [0x38232f0] str=&#39;\scan1&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-138" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:138</a>.0-138.0&gt; [0x3823460] str=&#39;\scan2&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-139" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:139</a>.0-139.0&gt; [0x38235d0] str=&#39;\scan3&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-140" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:140</a>.0-140.0&gt; [0x3823740] str=&#39;\clk_ddr2_cken_buf&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-141" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:141</a>.0-141.0&gt; [0x38238b0] str=&#39;\net247&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-142" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:142</a>.0-142.0&gt; [0x3823a20] str=&#39;\ddr_se_buf&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-143" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:143</a>.0-143.0&gt; [0x3823b90] str=&#39;\rclk&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-144" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:144</a>.0-144.0&gt; [0x3823d00] str=&#39;\arst2_l&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-192" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:192</a>.0-192.0&gt; [0x3823e70] str=&#39;\ddr2_lpf_code_pre&#39; basic_prep range=[4:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-192" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:192</a>.0-192.0&gt; [0x3823f90] basic_prep range=[4:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-192" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:192</a>.0-192.0&gt; [0x3824290] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-192" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:192</a>.0-192.0&gt; [0x3824440] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-193" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:193</a>.0-193.0&gt; [0x3824100] str=&#39;\scan3_pre&#39; basic_prep range=[0:0]
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-0" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:0</a>.0-0.0&gt; [0x389d300] basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-0" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:0</a>.0-0.0&gt; [0x389d420] str=&#39;\ddr_so_pre_latch&#39; basic_prep
--- END OF AST DUMP ---
<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>: Warning: Identifier `&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>: Warning: Identifier `\ddr_so_pre_latch&#39; is implicitly declared.
Generating RTLIL representation for module `\work_pad_ddr2::bw_u1_scanl_2x&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3820c20] str=&#39;\work_pad_ddr2::bw_u1_scanl_2x&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3820d40] str=&#39;\so&#39; port=230
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3820e60] str=&#39;\sd&#39; port=231
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3820f80] str=&#39;\ck&#39; port=232
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3820c20] str=&#39;\work_pad_ddr2::bw_u1_scanl_2x&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3820d40] str=&#39;\so&#39; basic_prep port=230 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3820e60] str=&#39;\sd&#39; basic_prep port=231 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3820f80] str=&#39;\ck&#39; basic_prep port=232 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_pad_ddr2::bw_u1_buf_40x&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380cfb0] str=&#39;\work_pad_ddr2::bw_u1_buf_40x&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380d0d0] str=&#39;\z&#39; port=159
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380d210] str=&#39;\a&#39; port=160
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380cfb0] str=&#39;\work_pad_ddr2::bw_u1_buf_40x&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380d0d0] str=&#39;\z&#39; basic_prep port=159 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380d210] str=&#39;\a&#39; basic_prep port=160 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_pad_ddr2::ddr_ch&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380dc60] str=&#39;\work_pad_ddr2::ddr_ch&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380dd80] str=&#39;\arst_l_out&#39; port=161
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380dee0] str=&#39;\afo&#39; port=162
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380e020] str=&#39;\serial_in&#39; port=163
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380e140] str=&#39;\afi&#39; port=164
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380e260] str=&#39;\serial_out&#39; port=165
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380e380] str=&#39;\dram_io_data_out&#39; port=166
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380e4a0] str=&#39;\spare_ddr_pin&#39; port=167
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380e5c0] str=&#39;\spare_ddr_data&#39; port=168
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380e6e0] str=&#39;\dram_io_ptr_clk_inv&#39; port=169
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380e890] str=&#39;\io_dram_data_in&#39; port=170
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380e9b0] str=&#39;\io_dram_ecc_in&#39; port=171
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380ead0] str=&#39;\dram_io_addr&#39; port=172
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380ebf0] str=&#39;\dram_io_bank&#39; port=173
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380ed10] str=&#39;\dram_io_cs_l&#39; port=174
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380ee30] str=&#39;\dram_dq&#39; port=175
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380ef50] str=&#39;\dram_addr&#39; port=176
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380f070] str=&#39;\dram_cb&#39; port=177
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380f2a0] str=&#39;\dram_dqs&#39; port=178
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380f3c0] str=&#39;\dram_ba&#39; port=179
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380f4e0] str=&#39;\dram_ck_n&#39; port=180
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380f600] str=&#39;\dram_ck_p&#39; port=181
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380f720] str=&#39;\dram_cs_l&#39; port=182
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380f840] str=&#39;\lpf_code&#39; port=183
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380f960] str=&#39;\cbu&#39; port=184
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380fa80] str=&#39;\cbd&#39; port=185
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380fba0] str=&#39;\update_dr_in&#39; port=186
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380fcc0] str=&#39;\mode_ctrl_in&#39; port=187
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380fde0] str=&#39;\shift_dr_in&#39; port=188
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380ff00] str=&#39;\clock_dr_in&#39; port=189
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3810020] str=&#39;\hiz_n_in&#39; port=190
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3810140] str=&#39;\testmode_l&#39; port=191
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3810260] str=&#39;\test_mode&#39; port=192
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3810380] str=&#39;\bypass_enable_out&#39; port=193
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x38106b0] str=&#39;\ps_select_out&#39; port=194
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x38107d0] str=&#39;\rclk&#39; port=195
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x38108f0] str=&#39;\se&#39; port=196
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3810a10] str=&#39;\pad_clk_so&#39; port=197
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3810b30] str=&#39;\pad_clk_si&#39; port=198
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3810c50] str=&#39;\bso&#39; port=199
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3810d70] str=&#39;\bsi&#39; port=200
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3810e90] str=&#39;\mode_ctrl_out&#39; port=201
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3810fb0] str=&#39;\update_dr_out&#39; port=202
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x38110d0] str=&#39;\shift_dr_out&#39; port=203
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x38111f0] str=&#39;\clock_dr_out&#39; port=204
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3811310] str=&#39;\hiz_n_out&#39; port=205
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3811430] str=&#39;\bypass_enable_in&#39; port=206
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3811550] str=&#39;\ps_select_in&#39; port=207
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3811670] str=&#39;\strobe&#39; port=208
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3811790] str=&#39;\dram_io_clk_enable&#39; port=209
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x38118b0] str=&#39;\dram_io_cke&#39; port=210
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x38119d0] str=&#39;\dram_io_ras_l&#39; port=211
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3811af0] str=&#39;\dram_io_write_en_l&#39; port=212
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3811c10] str=&#39;\dram_io_cas_l&#39; port=213
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3811d30] str=&#39;\dram_cke&#39; port=214
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3811e50] str=&#39;\io_dram_data_valid&#39; port=215
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3811f70] str=&#39;\dram_ras_l&#39; port=216
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3812090] str=&#39;\dram_we_l&#39; port=217
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x38121b0] str=&#39;\dram_cas_l&#39; port=218
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x38122d0] str=&#39;\burst_length_four&#39; port=219
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x38123f0] str=&#39;\dram_io_pad_clk_inv&#39; port=220
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3812510] str=&#39;\dram_io_pad_enable&#39; port=221
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3812630] str=&#39;\dram_io_drive_enable&#39; port=222
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3812750] str=&#39;\rst_l&#39; port=223
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3812870] str=&#39;\dram_arst_l&#39; port=224
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3812990] str=&#39;\dram_io_channel_disabled&#39; port=225
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x38104a0] str=&#39;\dram_io_drive_data&#39; port=226
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3812ec0] str=&#39;\vdd_h&#39; port=227
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380dc60] str=&#39;\work_pad_ddr2::ddr_ch&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380dd80] str=&#39;\arst_l_out&#39; basic_prep port=161 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380dee0] str=&#39;\afo&#39; basic_prep port=162 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380e020] str=&#39;\serial_in&#39; basic_prep port=163 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380e140] str=&#39;\afi&#39; basic_prep port=164 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380e260] str=&#39;\serial_out&#39; basic_prep port=165 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380e380] str=&#39;\dram_io_data_out&#39; basic_prep port=166 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380e4a0] str=&#39;\spare_ddr_pin&#39; basic_prep port=167 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380e5c0] str=&#39;\spare_ddr_data&#39; basic_prep port=168 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380e6e0] str=&#39;\dram_io_ptr_clk_inv&#39; basic_prep port=169 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380e890] str=&#39;\io_dram_data_in&#39; basic_prep port=170 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380e9b0] str=&#39;\io_dram_ecc_in&#39; basic_prep port=171 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380ead0] str=&#39;\dram_io_addr&#39; basic_prep port=172 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380ebf0] str=&#39;\dram_io_bank&#39; basic_prep port=173 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380ed10] str=&#39;\dram_io_cs_l&#39; basic_prep port=174 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380ee30] str=&#39;\dram_dq&#39; basic_prep port=175 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380ef50] str=&#39;\dram_addr&#39; basic_prep port=176 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380f070] str=&#39;\dram_cb&#39; basic_prep port=177 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380f2a0] str=&#39;\dram_dqs&#39; basic_prep port=178 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380f3c0] str=&#39;\dram_ba&#39; basic_prep port=179 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380f4e0] str=&#39;\dram_ck_n&#39; basic_prep port=180 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380f600] str=&#39;\dram_ck_p&#39; basic_prep port=181 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380f720] str=&#39;\dram_cs_l&#39; basic_prep port=182 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380f840] str=&#39;\lpf_code&#39; basic_prep port=183 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380f960] str=&#39;\cbu&#39; basic_prep port=184 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380fa80] str=&#39;\cbd&#39; basic_prep port=185 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380fba0] str=&#39;\update_dr_in&#39; basic_prep port=186 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380fcc0] str=&#39;\mode_ctrl_in&#39; basic_prep port=187 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380fde0] str=&#39;\shift_dr_in&#39; basic_prep port=188 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380ff00] str=&#39;\clock_dr_in&#39; basic_prep port=189 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3810020] str=&#39;\hiz_n_in&#39; basic_prep port=190 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3810140] str=&#39;\testmode_l&#39; basic_prep port=191 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3810260] str=&#39;\test_mode&#39; basic_prep port=192 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3810380] str=&#39;\bypass_enable_out&#39; basic_prep port=193 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x38106b0] str=&#39;\ps_select_out&#39; basic_prep port=194 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x38107d0] str=&#39;\rclk&#39; basic_prep port=195 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x38108f0] str=&#39;\se&#39; basic_prep port=196 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3810a10] str=&#39;\pad_clk_so&#39; basic_prep port=197 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3810b30] str=&#39;\pad_clk_si&#39; basic_prep port=198 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3810c50] str=&#39;\bso&#39; basic_prep port=199 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3810d70] str=&#39;\bsi&#39; basic_prep port=200 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3810e90] str=&#39;\mode_ctrl_out&#39; basic_prep port=201 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3810fb0] str=&#39;\update_dr_out&#39; basic_prep port=202 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x38110d0] str=&#39;\shift_dr_out&#39; basic_prep port=203 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x38111f0] str=&#39;\clock_dr_out&#39; basic_prep port=204 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3811310] str=&#39;\hiz_n_out&#39; basic_prep port=205 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3811430] str=&#39;\bypass_enable_in&#39; basic_prep port=206 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3811550] str=&#39;\ps_select_in&#39; basic_prep port=207 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3811670] str=&#39;\strobe&#39; basic_prep port=208 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3811790] str=&#39;\dram_io_clk_enable&#39; basic_prep port=209 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x38118b0] str=&#39;\dram_io_cke&#39; basic_prep port=210 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x38119d0] str=&#39;\dram_io_ras_l&#39; basic_prep port=211 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3811af0] str=&#39;\dram_io_write_en_l&#39; basic_prep port=212 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3811c10] str=&#39;\dram_io_cas_l&#39; basic_prep port=213 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3811d30] str=&#39;\dram_cke&#39; basic_prep port=214 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3811e50] str=&#39;\io_dram_data_valid&#39; basic_prep port=215 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3811f70] str=&#39;\dram_ras_l&#39; basic_prep port=216 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3812090] str=&#39;\dram_we_l&#39; basic_prep port=217 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x38121b0] str=&#39;\dram_cas_l&#39; basic_prep port=218 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x38122d0] str=&#39;\burst_length_four&#39; basic_prep port=219 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x38123f0] str=&#39;\dram_io_pad_clk_inv&#39; basic_prep port=220 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3812510] str=&#39;\dram_io_pad_enable&#39; basic_prep port=221 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3812630] str=&#39;\dram_io_drive_enable&#39; basic_prep port=222 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3812750] str=&#39;\rst_l&#39; basic_prep port=223 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3812870] str=&#39;\dram_arst_l&#39; basic_prep port=224 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3812990] str=&#39;\dram_io_channel_disabled&#39; basic_prep port=225 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x38104a0] str=&#39;\dram_io_drive_data&#39; basic_prep port=226 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3812ec0] str=&#39;\vdd_h&#39; basic_prep port=227 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_pad_ddr2::bw_io_ddr_impctl_pullup&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37fd740] str=&#39;\work_pad_ddr2::bw_io_ddr_impctl_pullup&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37fd860] str=&#39;\z&#39; port=103
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37fd9a0] str=&#39;\from_csr&#39; port=104
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37fdae0] str=&#39;\to_csr&#39; port=105
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37fdc00] str=&#39;\rclk&#39; port=106
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37fdd20] str=&#39;\so&#39; port=107
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37fde90] str=&#39;\deltabit&#39; port=108
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37fdfb0] str=&#39;\hard_reset_n&#39; port=109
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37fe0d0] str=&#39;\clk_dis_l&#39; port=110
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37fe1f0] str=&#39;\we_csr&#39; port=111
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37fe3a0] str=&#39;\si&#39; port=112
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37fe4c0] str=&#39;\se&#39; port=113
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37fe5e0] str=&#39;\ctu_io_sscan_se&#39; port=114
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37fe700] str=&#39;\vdd18&#39; port=115
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37fe820] str=&#39;\ctu_io_sscan_in&#39; port=116
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37fe940] str=&#39;\ctu_io_sscan_out&#39; port=117
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37fea60] str=&#39;\ctu_io_sscan_update&#39; port=118
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37feb80] str=&#39;\pad&#39; port=119
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37fedb0] str=&#39;\ctu_global_snap&#39; port=120
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37feed0] str=&#39;\tclk&#39; port=121
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37fd740] str=&#39;\work_pad_ddr2::bw_io_ddr_impctl_pullup&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37fd860] str=&#39;\z&#39; basic_prep port=103 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37fd9a0] str=&#39;\from_csr&#39; basic_prep port=104 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37fdae0] str=&#39;\to_csr&#39; basic_prep port=105 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37fdc00] str=&#39;\rclk&#39; basic_prep port=106 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37fdd20] str=&#39;\so&#39; basic_prep port=107 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37fde90] str=&#39;\deltabit&#39; basic_prep port=108 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37fdfb0] str=&#39;\hard_reset_n&#39; basic_prep port=109 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37fe0d0] str=&#39;\clk_dis_l&#39; basic_prep port=110 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37fe1f0] str=&#39;\we_csr&#39; basic_prep port=111 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37fe3a0] str=&#39;\si&#39; basic_prep port=112 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37fe4c0] str=&#39;\se&#39; basic_prep port=113 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37fe5e0] str=&#39;\ctu_io_sscan_se&#39; basic_prep port=114 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37fe700] str=&#39;\vdd18&#39; basic_prep port=115 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37fe820] str=&#39;\ctu_io_sscan_in&#39; basic_prep port=116 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37fe940] str=&#39;\ctu_io_sscan_out&#39; basic_prep port=117 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37fea60] str=&#39;\ctu_io_sscan_update&#39; basic_prep port=118 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37feb80] str=&#39;\pad&#39; basic_prep port=119 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37fedb0] str=&#39;\ctu_global_snap&#39; basic_prep port=120 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37feed0] str=&#39;\tclk&#39; basic_prep port=121 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_pad_ddr2::bw_io_ddr_impctl_pulldown&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37f8400] str=&#39;\work_pad_ddr2::bw_io_ddr_impctl_pulldown&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37f8520] str=&#39;\z&#39; port=84
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37f8640] str=&#39;\from_csr&#39; port=85
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37f8760] str=&#39;\to_csr&#39; port=86
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37f8880] str=&#39;\tclk&#39; port=87
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37f89a0] str=&#39;\ctu_global_snap&#39; port=88
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37f8ac0] str=&#39;\ctu_io_sscan_in&#39; port=89
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37f8be0] str=&#39;\ctu_io_sscan_se&#39; port=90
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37f8d00] str=&#39;\ctu_io_sscan_update&#39; port=91
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37f8e20] str=&#39;\ctu_io_sscan_out&#39; port=92
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37f8f40] str=&#39;\rclk&#39; port=93
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37f9060] str=&#39;\deltabit&#39; port=94
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37f9180] str=&#39;\hard_reset_n&#39; port=95
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37f92a0] str=&#39;\clk_dis_l&#39; port=96
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37f93c0] str=&#39;\we_csr&#39; port=97
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37f94e0] str=&#39;\si&#39; port=98
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37f9600] str=&#39;\se&#39; port=99
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37f9720] str=&#39;\vdd18&#39; port=100
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37f9950] str=&#39;\pad&#39; port=101
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37f9a70] str=&#39;\so&#39; port=102
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37f8400] str=&#39;\work_pad_ddr2::bw_io_ddr_impctl_pulldown&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37f8520] str=&#39;\z&#39; basic_prep port=84 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37f8640] str=&#39;\from_csr&#39; basic_prep port=85 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37f8760] str=&#39;\to_csr&#39; basic_prep port=86 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37f8880] str=&#39;\tclk&#39; basic_prep port=87 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37f89a0] str=&#39;\ctu_global_snap&#39; basic_prep port=88 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37f8ac0] str=&#39;\ctu_io_sscan_in&#39; basic_prep port=89 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37f8be0] str=&#39;\ctu_io_sscan_se&#39; basic_prep port=90 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37f8d00] str=&#39;\ctu_io_sscan_update&#39; basic_prep port=91 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37f8e20] str=&#39;\ctu_io_sscan_out&#39; basic_prep port=92 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37f8f40] str=&#39;\rclk&#39; basic_prep port=93 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37f9060] str=&#39;\deltabit&#39; basic_prep port=94 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37f9180] str=&#39;\hard_reset_n&#39; basic_prep port=95 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37f92a0] str=&#39;\clk_dis_l&#39; basic_prep port=96 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37f93c0] str=&#39;\we_csr&#39; basic_prep port=97 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37f94e0] str=&#39;\si&#39; basic_prep port=98 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37f9600] str=&#39;\se&#39; basic_prep port=99 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37f9720] str=&#39;\vdd18&#39; basic_prep port=100 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37f9950] str=&#39;\pad&#39; basic_prep port=101 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37f9a70] str=&#39;\so&#39; basic_prep port=102 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_pad_ddr2::bw_iodll_code_adjust&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x38024e0] str=&#39;\work_pad_ddr2::bw_iodll_code_adjust&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3802600] str=&#39;\bypass_data&#39; port=122
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3802720] str=&#39;\ddr_clk_in&#39; port=123
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3802840] str=&#39;\delay_ctrl&#39; port=124
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3802960] str=&#39;\io_dll_bypass_l&#39; port=125
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3802a80] str=&#39;\iodll_reset_l&#39; port=126
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3802bf0] str=&#39;\s_controller_out&#39; port=127
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3802d10] str=&#39;\s_percent_ctrl_out&#39; port=128
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3802e30] str=&#39;\se&#39; port=129
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3802f50] str=&#39;\si&#39; port=130
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3803100] str=&#39;\so&#39; port=131
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x38024e0] str=&#39;\work_pad_ddr2::bw_iodll_code_adjust&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3802600] str=&#39;\bypass_data&#39; basic_prep port=122 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3802720] str=&#39;\ddr_clk_in&#39; basic_prep port=123 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3802840] str=&#39;\delay_ctrl&#39; basic_prep port=124 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3802960] str=&#39;\io_dll_bypass_l&#39; basic_prep port=125 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3802a80] str=&#39;\iodll_reset_l&#39; basic_prep port=126 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3802bf0] str=&#39;\s_controller_out&#39; basic_prep port=127 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3802d10] str=&#39;\s_percent_ctrl_out&#39; basic_prep port=128 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3802e30] str=&#39;\se&#39; basic_prep port=129 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3802f50] str=&#39;\si&#39; basic_prep port=130 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3803100] str=&#39;\so&#39; basic_prep port=131 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_pad_ddr2::bw_iodll&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3805210] str=&#39;\work_pad_ddr2::bw_iodll&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3805360] str=&#39;\ddr_testmode_l&#39; port=132
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3805510] str=&#39;\bypass_data&#39; port=133
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3805650] str=&#39;\lpf_out&#39; port=134
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3805770] str=&#39;\delay_ctrl&#39; port=135
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x38058c0] str=&#39;\so&#39; port=136
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x38059e0] str=&#39;\io_dll_bypass_l&#39; port=137
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3805b30] str=&#39;\io_dll_reset_l&#39; port=138
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3805c50] str=&#39;\se&#39; port=139
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3805d70] str=&#39;\si&#39; port=140
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3805f20] str=&#39;\ddr_clk_in&#39; port=141
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3806040] str=&#39;\iodll_lock&#39; port=142
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3806160] str=&#39;\overflow&#39; port=143
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3806280] str=&#39;\strobe&#39; port=144
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3805210] str=&#39;\work_pad_ddr2::bw_iodll&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3805360] str=&#39;\ddr_testmode_l&#39; basic_prep port=132 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3805510] str=&#39;\bypass_data&#39; basic_prep port=133 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3805650] str=&#39;\lpf_out&#39; basic_prep port=134 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3805770] str=&#39;\delay_ctrl&#39; basic_prep port=135 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x38058c0] str=&#39;\so&#39; basic_prep port=136 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x38059e0] str=&#39;\io_dll_bypass_l&#39; basic_prep port=137 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3805b30] str=&#39;\io_dll_reset_l&#39; basic_prep port=138 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3805c50] str=&#39;\se&#39; basic_prep port=139 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3805d70] str=&#39;\si&#39; basic_prep port=140 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3805f20] str=&#39;\ddr_clk_in&#39; basic_prep port=141 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3806040] str=&#39;\iodll_lock&#39; basic_prep port=142 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3806160] str=&#39;\overflow&#39; basic_prep port=143 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3806280] str=&#39;\strobe&#39; basic_prep port=144 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_pad_ddr2::bw_clk_cl_ddr_ddr&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3808f60] str=&#39;\work_pad_ddr2::bw_clk_cl_ddr_ddr&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3809080] str=&#39;\gclk&#39; port=145
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x38091c0] str=&#39;\ddr_rclk&#39; port=146
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3809300] str=&#39;\so&#39; port=147
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3809420] str=&#39;\si&#39; port=148
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3809540] str=&#39;\gdbginit_l&#39; port=149
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x38096b0] str=&#39;\grst_l&#39; port=150
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x38097d0] str=&#39;\cluster_grst_l&#39; port=151
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x38098f0] str=&#39;\dbginit_l&#39; port=152
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3809a10] str=&#39;\rclk&#39; port=153
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3809bc0] str=&#39;\se&#39; port=154
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3809ce0] str=&#39;\adbginit_l&#39; port=155
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3809e00] str=&#39;\arst2_l&#39; port=156
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3809f20] str=&#39;\arst_l&#39; port=157
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380a040] str=&#39;\cluster_cken&#39; port=158
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3808f60] str=&#39;\work_pad_ddr2::bw_clk_cl_ddr_ddr&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3809080] str=&#39;\gclk&#39; basic_prep port=145 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x38091c0] str=&#39;\ddr_rclk&#39; basic_prep port=146 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3809300] str=&#39;\so&#39; basic_prep port=147 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3809420] str=&#39;\si&#39; basic_prep port=148 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3809540] str=&#39;\gdbginit_l&#39; basic_prep port=149 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x38096b0] str=&#39;\grst_l&#39; basic_prep port=150 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x38097d0] str=&#39;\cluster_grst_l&#39; basic_prep port=151 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x38098f0] str=&#39;\dbginit_l&#39; basic_prep port=152 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3809a10] str=&#39;\rclk&#39; basic_prep port=153 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3809bc0] str=&#39;\se&#39; basic_prep port=154 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3809ce0] str=&#39;\adbginit_l&#39; basic_prep port=155 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3809e00] str=&#39;\arst2_l&#39; basic_prep port=156 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3809f20] str=&#39;\arst_l&#39; basic_prep port=157 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x380a040] str=&#39;\cluster_cken&#39; basic_prep port=158 range=[0:0]
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
ERROR: Module `work_pad_ddr2::bw_u1_scanl_2x&#39; referenced in module `work_pad_ddr2&#39; in cell `lockup_latch&#39; does not have a port named &#39;ck&#39;.

</pre>
</body>