

================================================================
== Vitis HLS Report for 'fxp_sqrt_top'
================================================================
* Date:           Fri Mar 28 08:50:42 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        fxp_sqrt_top
* Solution:       hls (Vivado IP Flow Target)
* Product family: aartix7
* Target device:  xa7a100t-csg324-1I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.843 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       16|       16|  0.160 us|  0.160 us|   17|   17|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.73>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%q_1_loc = alloca i64 1"   --->   Operation 4 'alloca' 'q_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_v_loc = alloca i64 1"   --->   Operation 5 'alloca' 'p_v_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%s_4_loc = alloca i64 1"   --->   Operation 6 'alloca' 's_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%in_val_read = read i12 @_ssdm_op_Read.ap_auto.i12P0A, i12 %in_val" [../fxp_sqrt.h:101->../fxp_sqrt_top.cpp:22]   --->   Operation 7 'read' 'in_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %in_val_read, i32 1, i32 11" [../fxp_sqrt.h:102->../fxp_sqrt_top.cpp:22]   --->   Operation 8 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i11 %lshr_ln" [../fxp_sqrt.h:102->../fxp_sqrt_top.cpp:22]   --->   Operation 9 'zext' 'zext_ln102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (2.12ns)   --->   "%add_ln102 = add i12 %zext_ln102, i12 1" [../fxp_sqrt.h:102->../fxp_sqrt_top.cpp:22]   --->   Operation 10 'add' 'add_ln102' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%s = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln102, i32 1, i32 11" [../fxp_sqrt.h:102->../fxp_sqrt_top.cpp:22]   --->   Operation 11 'partselect' 's' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (1.61ns)   --->   "%call_ln102 = call void @fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1, i11 %s, i13 %s_4_loc, i10 %p_v_loc, i11 %q_1_loc" [../fxp_sqrt.h:102->../fxp_sqrt_top.cpp:22]   --->   Operation 12 'call' 'call_ln102' <Predicate = true> <Delay = 1.61> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 6.23>
ST_2 : Operation 13 [1/2] (6.23ns)   --->   "%call_ln102 = call void @fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1, i11 %s, i13 %s_4_loc, i10 %p_v_loc, i11 %q_1_loc" [../fxp_sqrt.h:102->../fxp_sqrt_top.cpp:22]   --->   Operation 13 'call' 'call_ln102' <Predicate = true> <Delay = 6.23> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 3.26>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i10 0"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%spectopmodule_ln20 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [../fxp_sqrt_top.cpp:20]   --->   Operation 15 'spectopmodule' 'spectopmodule_ln20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i12 %in_val"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %in_val, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%s_4_loc_load = load i13 %s_4_loc"   --->   Operation 18 'load' 's_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%p_v_loc_load = load i10 %p_v_loc"   --->   Operation 19 'load' 'p_v_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%q_1_loc_load = load i11 %q_1_loc"   --->   Operation 20 'load' 'q_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (2.13ns)   --->   "%icmp_ln119 = icmp_sgt  i13 %s_4_loc_load, i13 0" [../fxp_sqrt.h:119->../fxp_sqrt_top.cpp:22]   --->   Operation 21 'icmp' 'icmp_ln119' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (2.12ns)   --->   "%add_ln120 = add i11 %q_1_loc_load, i11 1" [../fxp_sqrt.h:120->../fxp_sqrt_top.cpp:22]   --->   Operation 22 'add' 'add_ln120' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln120, i32 1, i32 10" [../fxp_sqrt.h:122->../fxp_sqrt_top.cpp:22]   --->   Operation 23 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.12ns)   --->   "%result = select i1 %icmp_ln119, i10 %tmp, i10 %p_v_loc_load" [../fxp_sqrt.h:119->../fxp_sqrt_top.cpp:22]   --->   Operation 24 'select' 'result' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln23 = ret i10 %result" [../fxp_sqrt_top.cpp:23]   --->   Operation 25 'ret' 'ret_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.000ns.

 <State 1>: 3.737ns
The critical path consists of the following:
	wire read operation ('in_val_read', ../fxp_sqrt.h:101->../fxp_sqrt_top.cpp:22) on port 'in_val' (../fxp_sqrt.h:101->../fxp_sqrt_top.cpp:22) [9]  (0.000 ns)
	'add' operation 12 bit ('add_ln102', ../fxp_sqrt.h:102->../fxp_sqrt_top.cpp:22) [12]  (2.127 ns)
	'call' operation 0 bit ('call_ln102', ../fxp_sqrt.h:102->../fxp_sqrt_top.cpp:22) to 'fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1' [14]  (1.610 ns)

 <State 2>: 6.233ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln102', ../fxp_sqrt.h:102->../fxp_sqrt_top.cpp:22) to 'fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1' [14]  (6.233 ns)

 <State 3>: 3.261ns
The critical path consists of the following:
	'load' operation 13 bit ('s_4_loc_load') on local variable 's_4_loc' [15]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln119', ../fxp_sqrt.h:119->../fxp_sqrt_top.cpp:22) [18]  (2.134 ns)
	'select' operation 10 bit ('result', ../fxp_sqrt.h:119->../fxp_sqrt_top.cpp:22) [21]  (1.127 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
