

================================================================
== Vitis HLS Report for 'decision_function_28'
================================================================
* Date:           Thu Jan 23 13:48:05 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        conifer_jettag
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.645 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  35.000 ns|  35.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read2130 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read21" [firmware/BDT.h:86]   --->   Operation 9 'read' 'p_read2130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read2029 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read20" [firmware/BDT.h:86]   --->   Operation 10 'read' 'p_read2029' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read19" [firmware/BDT.h:86]   --->   Operation 11 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_450 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read18" [firmware/BDT.h:86]   --->   Operation 12 'read' 'p_read_450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_451 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read17" [firmware/BDT.h:86]   --->   Operation 13 'read' 'p_read_451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_452 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read16" [firmware/BDT.h:86]   --->   Operation 14 'read' 'p_read_452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_453 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read15" [firmware/BDT.h:86]   --->   Operation 15 'read' 'p_read_453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read1423 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read14" [firmware/BDT.h:86]   --->   Operation 16 'read' 'p_read1423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read1322 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read13" [firmware/BDT.h:86]   --->   Operation 17 'read' 'p_read1322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read1221 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read12" [firmware/BDT.h:86]   --->   Operation 18 'read' 'p_read1221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read1120 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read11" [firmware/BDT.h:86]   --->   Operation 19 'read' 'p_read1120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read1019 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read10" [firmware/BDT.h:86]   --->   Operation 20 'read' 'p_read1019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read918 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read9" [firmware/BDT.h:86]   --->   Operation 21 'read' 'p_read918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read817 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read8" [firmware/BDT.h:86]   --->   Operation 22 'read' 'p_read817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read716 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read7" [firmware/BDT.h:86]   --->   Operation 23 'read' 'p_read716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read615 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read6" [firmware/BDT.h:86]   --->   Operation 24 'read' 'p_read615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read514 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read5" [firmware/BDT.h:86]   --->   Operation 25 'read' 'p_read514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read413 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read4" [firmware/BDT.h:86]   --->   Operation 26 'read' 'p_read413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read312 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read3" [firmware/BDT.h:86]   --->   Operation 27 'read' 'p_read312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read211 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read2" [firmware/BDT.h:86]   --->   Operation 28 'read' 'p_read211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read110 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read1" [firmware/BDT.h:86]   --->   Operation 29 'read' 'p_read110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (2.13ns)   --->   "%icmp_ln86 = icmp_slt  i18 %p_read_453, i18 9" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (2.13ns)   --->   "%icmp_ln86_745 = icmp_slt  i18 %p_read1322, i18 2504" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_745' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i15 @_ssdm_op_PartSelect.i15.i18.i32.i32, i18 %p_read_451, i32 3, i32 17" [firmware/BDT.h:86]   --->   Operation 32 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.94ns)   --->   "%icmp_ln86_1395 = icmp_slt  i15 %tmp_23, i15 1" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_1395' <Predicate = true> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.13ns)   --->   "%icmp_ln86_747 = icmp_slt  i18 %p_read_450, i18 242" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_747' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.13ns)   --->   "%icmp_ln86_748 = icmp_slt  i18 %p_read1120, i18 435" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_748' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.13ns)   --->   "%icmp_ln86_749 = icmp_slt  i18 %p_read1221, i18 10832" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_749' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.13ns)   --->   "%icmp_ln86_750 = icmp_slt  i18 %p_read1423, i18 35" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_750' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.13ns)   --->   "%icmp_ln86_751 = icmp_slt  i18 %p_read2130, i18 91892" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_751' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.13ns)   --->   "%icmp_ln86_752 = icmp_slt  i18 %p_read2029, i18 95021" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_752' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.13ns)   --->   "%icmp_ln86_753 = icmp_slt  i18 %p_read514, i18 1092" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_753' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.13ns)   --->   "%icmp_ln86_754 = icmp_slt  i18 %p_read2029, i18 221404" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_754' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.13ns)   --->   "%icmp_ln86_755 = icmp_slt  i18 %p_read2130, i18 14270" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_755' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.13ns)   --->   "%icmp_ln86_756 = icmp_slt  i18 %p_read110, i18 75236" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_756' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (2.13ns)   --->   "%icmp_ln86_757 = icmp_slt  i18 %p_read312, i18 92283" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_757' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (2.13ns)   --->   "%icmp_ln86_758 = icmp_slt  i18 %p_read, i18 96263" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_758' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (2.13ns)   --->   "%icmp_ln86_759 = icmp_slt  i18 %p_read_452, i18 85" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_759' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (2.13ns)   --->   "%icmp_ln86_760 = icmp_slt  i18 %p_read615, i18 392" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_760' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (2.13ns)   --->   "%icmp_ln86_761 = icmp_slt  i18 %p_read817, i18 9" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_761' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (2.13ns)   --->   "%icmp_ln86_762 = icmp_slt  i18 %p_read1019, i18 259" [firmware/BDT.h:86]   --->   Operation 49 'icmp' 'icmp_ln86_762' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (2.13ns)   --->   "%icmp_ln86_763 = icmp_slt  i18 %p_read211, i18 260834" [firmware/BDT.h:86]   --->   Operation 50 'icmp' 'icmp_ln86_763' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (2.13ns)   --->   "%icmp_ln86_764 = icmp_slt  i18 %p_read413, i18 11496" [firmware/BDT.h:86]   --->   Operation 51 'icmp' 'icmp_ln86_764' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (2.13ns)   --->   "%icmp_ln86_765 = icmp_slt  i18 %p_read918, i18 12" [firmware/BDT.h:86]   --->   Operation 52 'icmp' 'icmp_ln86_765' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (2.13ns)   --->   "%icmp_ln86_766 = icmp_slt  i18 %p_read716, i18 84" [firmware/BDT.h:86]   --->   Operation 53 'icmp' 'icmp_ln86_766' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (2.13ns)   --->   "%icmp_ln86_767 = icmp_slt  i18 %p_read110, i18 181017" [firmware/BDT.h:86]   --->   Operation 54 'icmp' 'icmp_ln86_767' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.97ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 55 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.93>
ST_2 : Operation 56 [1/1] (0.97ns)   --->   "%and_ln102 = and i1 %icmp_ln86_745, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 56 'and' 'and_ln102' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_358 = xor i1 %icmp_ln86_745, i1 1" [firmware/BDT.h:104]   --->   Operation 57 'xor' 'xor_ln104_358' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_358" [firmware/BDT.h:104]   --->   Operation 58 'and' 'and_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.97ns)   --->   "%and_ln102_716 = and i1 %icmp_ln86_1395, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 59 'and' 'and_ln102_716' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_146)   --->   "%xor_ln104_359 = xor i1 %icmp_ln86_1395, i1 1" [firmware/BDT.h:104]   --->   Operation 60 'xor' 'xor_ln104_359' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_146 = and i1 %xor_ln104_359, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 61 'and' 'and_ln104_146' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.97ns)   --->   "%and_ln102_717 = and i1 %icmp_ln86_747, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 62 'and' 'and_ln102_717' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_147)   --->   "%xor_ln104_360 = xor i1 %icmp_ln86_747, i1 1" [firmware/BDT.h:104]   --->   Operation 63 'xor' 'xor_ln104_360' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_147 = and i1 %and_ln102, i1 %xor_ln104_360" [firmware/BDT.h:104]   --->   Operation 64 'and' 'and_ln104_147' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.97ns)   --->   "%and_ln102_719 = and i1 %icmp_ln86_749, i1 %and_ln102_716" [firmware/BDT.h:102]   --->   Operation 65 'and' 'and_ln102_719' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_148)   --->   "%xor_ln104_361 = xor i1 %icmp_ln86_749, i1 1" [firmware/BDT.h:104]   --->   Operation 66 'xor' 'xor_ln104_361' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_148 = and i1 %and_ln102_716, i1 %xor_ln104_361" [firmware/BDT.h:104]   --->   Operation 67 'and' 'and_ln104_148' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.97ns)   --->   "%and_ln102_724 = and i1 %icmp_ln86_754, i1 %and_ln104_148" [firmware/BDT.h:102]   --->   Operation 68 'and' 'and_ln102_724' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_150)   --->   "%xor_ln104_366 = xor i1 %icmp_ln86_754, i1 1" [firmware/BDT.h:104]   --->   Operation 69 'xor' 'xor_ln104_366' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_150 = and i1 %and_ln104_148, i1 %xor_ln104_366" [firmware/BDT.h:104]   --->   Operation 70 'and' 'and_ln104_150' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.95>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_723)   --->   "%and_ln102_718 = and i1 %icmp_ln86_748, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 71 'and' 'and_ln102_718' <Predicate = (and_ln104)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.97ns)   --->   "%and_ln102_721 = and i1 %icmp_ln86_751, i1 %and_ln102_717" [firmware/BDT.h:102]   --->   Operation 72 'and' 'and_ln102_721' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.97ns)   --->   "%and_ln102_722 = and i1 %icmp_ln86_752, i1 %and_ln104_147" [firmware/BDT.h:102]   --->   Operation 73 'and' 'and_ln102_722' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_725)   --->   "%and_ln102_727 = and i1 %icmp_ln86_757, i1 %and_ln102_721" [firmware/BDT.h:102]   --->   Operation 74 'and' 'and_ln102_727' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_723)   --->   "%xor_ln117 = xor i1 %and_ln102_718, i1 1" [firmware/BDT.h:117]   --->   Operation 75 'xor' 'xor_ln117' <Predicate = (and_ln104)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_723)   --->   "%zext_ln117 = zext i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 76 'zext' 'zext_ln117' <Predicate = (and_ln104)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.97ns)   --->   "%or_ln117 = or i1 %and_ln104, i1 %and_ln104_150" [firmware/BDT.h:117]   --->   Operation 77 'or' 'or_ln117' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_723)   --->   "%select_ln117 = select i1 %and_ln104, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 78 'select' 'select_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_725)   --->   "%or_ln117_684 = or i1 %or_ln117, i1 %and_ln102_727" [firmware/BDT.h:117]   --->   Operation 79 'or' 'or_ln117_684' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117_723 = select i1 %or_ln117, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 80 'select' 'select_ln117_723' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_725)   --->   "%zext_ln117_81 = zext i2 %select_ln117_723" [firmware/BDT.h:117]   --->   Operation 81 'zext' 'zext_ln117_81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.97ns)   --->   "%or_ln117_685 = or i1 %or_ln117, i1 %and_ln102_721" [firmware/BDT.h:117]   --->   Operation 82 'or' 'or_ln117_685' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_725)   --->   "%select_ln117_724 = select i1 %or_ln117_684, i3 %zext_ln117_81, i3 4" [firmware/BDT.h:117]   --->   Operation 83 'select' 'select_ln117_724' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_725 = select i1 %or_ln117_685, i3 %select_ln117_724, i3 5" [firmware/BDT.h:117]   --->   Operation 84 'select' 'select_ln117_725' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.97ns)   --->   "%or_ln117_687 = or i1 %or_ln117, i1 %and_ln102_717" [firmware/BDT.h:117]   --->   Operation 85 'or' 'or_ln117_687' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.97ns)   --->   "%or_ln117_691 = or i1 %icmp_ln86, i1 %and_ln104_150" [firmware/BDT.h:117]   --->   Operation 86 'or' 'or_ln117_691' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.02>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_727)   --->   "%xor_ln104_363 = xor i1 %icmp_ln86_751, i1 1" [firmware/BDT.h:104]   --->   Operation 87 'xor' 'xor_ln104_363' <Predicate = (or_ln117_687 & or_ln117_691)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_731)   --->   "%xor_ln104_364 = xor i1 %icmp_ln86_752, i1 1" [firmware/BDT.h:104]   --->   Operation 88 'xor' 'xor_ln104_364' <Predicate = (or_ln117_691)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.97ns)   --->   "%and_ln102_723 = and i1 %icmp_ln86_753, i1 %and_ln102_719" [firmware/BDT.h:102]   --->   Operation 89 'and' 'and_ln102_723' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_727)   --->   "%and_ln102_738 = and i1 %icmp_ln86_758, i1 %xor_ln104_363" [firmware/BDT.h:102]   --->   Operation 90 'and' 'and_ln102_738' <Predicate = (or_ln117_687 & or_ln117_691)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_727)   --->   "%and_ln102_728 = and i1 %and_ln102_738, i1 %and_ln102_717" [firmware/BDT.h:102]   --->   Operation 91 'and' 'and_ln102_728' <Predicate = (or_ln117_687 & or_ln117_691)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_729)   --->   "%and_ln102_729 = and i1 %icmp_ln86_759, i1 %and_ln102_722" [firmware/BDT.h:102]   --->   Operation 92 'and' 'and_ln102_729' <Predicate = (or_ln117_691)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_731)   --->   "%and_ln102_739 = and i1 %icmp_ln86_760, i1 %xor_ln104_364" [firmware/BDT.h:102]   --->   Operation 93 'and' 'and_ln102_739' <Predicate = (or_ln117_691)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_731)   --->   "%and_ln102_730 = and i1 %and_ln102_739, i1 %and_ln104_147" [firmware/BDT.h:102]   --->   Operation 94 'and' 'and_ln102_730' <Predicate = (or_ln117_691)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_727)   --->   "%or_ln117_686 = or i1 %or_ln117_685, i1 %and_ln102_728" [firmware/BDT.h:117]   --->   Operation 95 'or' 'or_ln117_686' <Predicate = (or_ln117_687 & or_ln117_691)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_727)   --->   "%select_ln117_726 = select i1 %or_ln117_686, i3 %select_ln117_725, i3 6" [firmware/BDT.h:117]   --->   Operation 96 'select' 'select_ln117_726' <Predicate = (or_ln117_687 & or_ln117_691)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_729)   --->   "%or_ln117_688 = or i1 %or_ln117_687, i1 %and_ln102_729" [firmware/BDT.h:117]   --->   Operation 97 'or' 'or_ln117_688' <Predicate = (or_ln117_691)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_727 = select i1 %or_ln117_687, i3 %select_ln117_726, i3 7" [firmware/BDT.h:117]   --->   Operation 98 'select' 'select_ln117_727' <Predicate = (or_ln117_691)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_729)   --->   "%zext_ln117_82 = zext i3 %select_ln117_727" [firmware/BDT.h:117]   --->   Operation 99 'zext' 'zext_ln117_82' <Predicate = (or_ln117_691)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.97ns)   --->   "%or_ln117_689 = or i1 %or_ln117_687, i1 %and_ln102_722" [firmware/BDT.h:117]   --->   Operation 100 'or' 'or_ln117_689' <Predicate = (or_ln117_691)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_729)   --->   "%select_ln117_728 = select i1 %or_ln117_688, i4 %zext_ln117_82, i4 8" [firmware/BDT.h:117]   --->   Operation 101 'select' 'select_ln117_728' <Predicate = (or_ln117_691)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_731)   --->   "%or_ln117_690 = or i1 %or_ln117_689, i1 %and_ln102_730" [firmware/BDT.h:117]   --->   Operation 102 'or' 'or_ln117_690' <Predicate = (or_ln117_691)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_729 = select i1 %or_ln117_689, i4 %select_ln117_728, i4 9" [firmware/BDT.h:117]   --->   Operation 103 'select' 'select_ln117_729' <Predicate = (or_ln117_691)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_731)   --->   "%select_ln117_730 = select i1 %or_ln117_690, i4 %select_ln117_729, i4 10" [firmware/BDT.h:117]   --->   Operation 104 'select' 'select_ln117_730' <Predicate = (or_ln117_691)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_731 = select i1 %or_ln117_691, i4 %select_ln117_730, i4 11" [firmware/BDT.h:117]   --->   Operation 105 'select' 'select_ln117_731' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.97ns)   --->   "%or_ln117_693 = or i1 %or_ln117_691, i1 %and_ln102_723" [firmware/BDT.h:117]   --->   Operation 106 'or' 'or_ln117_693' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.26>
ST_5 : Operation 107 [1/1] (0.97ns)   --->   "%and_ln102_720 = and i1 %icmp_ln86_750, i1 %and_ln104_146" [firmware/BDT.h:102]   --->   Operation 107 'and' 'and_ln102_720' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_149)   --->   "%xor_ln104_362 = xor i1 %icmp_ln86_750, i1 1" [firmware/BDT.h:104]   --->   Operation 108 'xor' 'xor_ln104_362' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_149 = and i1 %and_ln104_146, i1 %xor_ln104_362" [firmware/BDT.h:104]   --->   Operation 109 'and' 'and_ln104_149' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_735)   --->   "%xor_ln104_365 = xor i1 %icmp_ln86_753, i1 1" [firmware/BDT.h:104]   --->   Operation 110 'xor' 'xor_ln104_365' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.97ns)   --->   "%and_ln102_725 = and i1 %icmp_ln86_755, i1 %and_ln102_720" [firmware/BDT.h:102]   --->   Operation 111 'and' 'and_ln102_725' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_733)   --->   "%and_ln102_731 = and i1 %icmp_ln86_761, i1 %and_ln102_723" [firmware/BDT.h:102]   --->   Operation 112 'and' 'and_ln102_731' <Predicate = (or_ln117_693)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_735)   --->   "%and_ln102_740 = and i1 %icmp_ln86_762, i1 %xor_ln104_365" [firmware/BDT.h:102]   --->   Operation 113 'and' 'and_ln102_740' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_735)   --->   "%and_ln102_732 = and i1 %and_ln102_740, i1 %and_ln102_719" [firmware/BDT.h:102]   --->   Operation 114 'and' 'and_ln102_732' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_737)   --->   "%and_ln102_733 = and i1 %icmp_ln86_763, i1 %and_ln102_724" [firmware/BDT.h:102]   --->   Operation 115 'and' 'and_ln102_733' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_733)   --->   "%or_ln117_692 = or i1 %or_ln117_691, i1 %and_ln102_731" [firmware/BDT.h:117]   --->   Operation 116 'or' 'or_ln117_692' <Predicate = (or_ln117_693)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_733)   --->   "%select_ln117_732 = select i1 %or_ln117_692, i4 %select_ln117_731, i4 12" [firmware/BDT.h:117]   --->   Operation 117 'select' 'select_ln117_732' <Predicate = (or_ln117_693)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_735)   --->   "%or_ln117_694 = or i1 %or_ln117_693, i1 %and_ln102_732" [firmware/BDT.h:117]   --->   Operation 118 'or' 'or_ln117_694' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_733 = select i1 %or_ln117_693, i4 %select_ln117_732, i4 13" [firmware/BDT.h:117]   --->   Operation 119 'select' 'select_ln117_733' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.97ns)   --->   "%or_ln117_695 = or i1 %or_ln117_691, i1 %and_ln102_719" [firmware/BDT.h:117]   --->   Operation 120 'or' 'or_ln117_695' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_735)   --->   "%select_ln117_734 = select i1 %or_ln117_694, i4 %select_ln117_733, i4 14" [firmware/BDT.h:117]   --->   Operation 121 'select' 'select_ln117_734' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_737)   --->   "%or_ln117_696 = or i1 %or_ln117_695, i1 %and_ln102_733" [firmware/BDT.h:117]   --->   Operation 122 'or' 'or_ln117_696' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_735 = select i1 %or_ln117_695, i4 %select_ln117_734, i4 15" [firmware/BDT.h:117]   --->   Operation 123 'select' 'select_ln117_735' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_737)   --->   "%zext_ln117_83 = zext i4 %select_ln117_735" [firmware/BDT.h:117]   --->   Operation 124 'zext' 'zext_ln117_83' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.97ns)   --->   "%or_ln117_697 = or i1 %or_ln117_695, i1 %and_ln102_724" [firmware/BDT.h:117]   --->   Operation 125 'or' 'or_ln117_697' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_737)   --->   "%select_ln117_736 = select i1 %or_ln117_696, i5 %zext_ln117_83, i5 16" [firmware/BDT.h:117]   --->   Operation 126 'select' 'select_ln117_736' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_737 = select i1 %or_ln117_697, i5 %select_ln117_736, i5 17" [firmware/BDT.h:117]   --->   Operation 127 'select' 'select_ln117_737' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.97ns)   --->   "%or_ln117_699 = or i1 %or_ln117_697, i1 %and_ln102_725" [firmware/BDT.h:117]   --->   Operation 128 'or' 'or_ln117_699' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.64>
ST_6 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_741)   --->   "%xor_ln104_367 = xor i1 %icmp_ln86_755, i1 1" [firmware/BDT.h:104]   --->   Operation 129 'xor' 'xor_ln104_367' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.97ns)   --->   "%and_ln102_726 = and i1 %icmp_ln86_756, i1 %and_ln104_149" [firmware/BDT.h:102]   --->   Operation 130 'and' 'and_ln102_726' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_739)   --->   "%and_ln102_734 = and i1 %icmp_ln86_764, i1 %and_ln102_725" [firmware/BDT.h:102]   --->   Operation 131 'and' 'and_ln102_734' <Predicate = (or_ln117_699)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_741)   --->   "%and_ln102_741 = and i1 %icmp_ln86_765, i1 %xor_ln104_367" [firmware/BDT.h:102]   --->   Operation 132 'and' 'and_ln102_741' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_741)   --->   "%and_ln102_735 = and i1 %and_ln102_741, i1 %and_ln102_720" [firmware/BDT.h:102]   --->   Operation 133 'and' 'and_ln102_735' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_743)   --->   "%and_ln102_736 = and i1 %icmp_ln86_766, i1 %and_ln102_726" [firmware/BDT.h:102]   --->   Operation 134 'and' 'and_ln102_736' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_739)   --->   "%or_ln117_698 = or i1 %or_ln117_697, i1 %and_ln102_734" [firmware/BDT.h:117]   --->   Operation 135 'or' 'or_ln117_698' <Predicate = (or_ln117_699)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_739)   --->   "%select_ln117_738 = select i1 %or_ln117_698, i5 %select_ln117_737, i5 18" [firmware/BDT.h:117]   --->   Operation 136 'select' 'select_ln117_738' <Predicate = (or_ln117_699)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_741)   --->   "%or_ln117_700 = or i1 %or_ln117_699, i1 %and_ln102_735" [firmware/BDT.h:117]   --->   Operation 137 'or' 'or_ln117_700' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_739 = select i1 %or_ln117_699, i5 %select_ln117_738, i5 19" [firmware/BDT.h:117]   --->   Operation 138 'select' 'select_ln117_739' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.97ns)   --->   "%or_ln117_701 = or i1 %or_ln117_697, i1 %and_ln102_720" [firmware/BDT.h:117]   --->   Operation 139 'or' 'or_ln117_701' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_741)   --->   "%select_ln117_740 = select i1 %or_ln117_700, i5 %select_ln117_739, i5 20" [firmware/BDT.h:117]   --->   Operation 140 'select' 'select_ln117_740' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_743)   --->   "%or_ln117_702 = or i1 %or_ln117_701, i1 %and_ln102_736" [firmware/BDT.h:117]   --->   Operation 141 'or' 'or_ln117_702' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_741 = select i1 %or_ln117_701, i5 %select_ln117_740, i5 21" [firmware/BDT.h:117]   --->   Operation 142 'select' 'select_ln117_741' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.97ns)   --->   "%or_ln117_703 = or i1 %or_ln117_701, i1 %and_ln102_726" [firmware/BDT.h:117]   --->   Operation 143 'or' 'or_ln117_703' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_743)   --->   "%select_ln117_742 = select i1 %or_ln117_702, i5 %select_ln117_741, i5 22" [firmware/BDT.h:117]   --->   Operation 144 'select' 'select_ln117_742' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_743 = select i1 %or_ln117_703, i5 %select_ln117_742, i5 23" [firmware/BDT.h:117]   --->   Operation 145 'select' 'select_ln117_743' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.20>
ST_7 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln104_368 = xor i1 %icmp_ln86_756, i1 1" [firmware/BDT.h:104]   --->   Operation 146 'xor' 'xor_ln104_368' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln102_742 = and i1 %icmp_ln86_767, i1 %xor_ln104_368" [firmware/BDT.h:102]   --->   Operation 147 'and' 'and_ln102_742' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln102_737 = and i1 %and_ln102_742, i1 %and_ln104_149" [firmware/BDT.h:102]   --->   Operation 148 'and' 'and_ln102_737' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%or_ln117_704 = or i1 %or_ln117_703, i1 %and_ln102_737" [firmware/BDT.h:117]   --->   Operation 149 'or' 'or_ln117_704' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%select_ln117_744 = select i1 %or_ln117_704, i5 %select_ln117_743, i5 24" [firmware/BDT.h:117]   --->   Operation 150 'select' 'select_ln117_744' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 151 [1/1] (3.20ns) (out node of the LUT)   --->   "%tmp = sparsemux i12 @_ssdm_op_SparseMux.ap_auto.25i12.i12.i5, i5 0, i12 1508, i5 1, i12 363, i5 2, i12 731, i5 3, i12 4014, i5 4, i12 3753, i5 5, i12 527, i5 6, i12 30, i5 7, i12 4094, i5 8, i12 230, i5 9, i12 279, i5 10, i12 3893, i5 11, i12 301, i5 12, i12 58, i5 13, i12 343, i5 14, i12 1111, i5 15, i12 252, i5 16, i12 3616, i5 17, i12 3936, i5 18, i12 811, i5 19, i12 4043, i5 20, i12 2802, i5 21, i12 4073, i5 22, i12 3703, i5 23, i12 451, i5 24, i12 3963, i12 0, i5 %select_ln117_744" [firmware/BDT.h:118]   --->   Operation 151 'sparsemux' 'tmp' <Predicate = true> <Delay = 3.20> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 0.97>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [firmware/BDT.h:86]   --->   Operation 152 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node agg_result_0)   --->   "%or_ln117_705 = or i1 %or_ln117_697, i1 %and_ln104_146" [firmware/BDT.h:117]   --->   Operation 153 'or' 'or_ln117_705' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 154 [1/1] (0.97ns) (out node of the LUT)   --->   "%agg_result_0 = select i1 %or_ln117_705, i12 %tmp, i12 0" [firmware/BDT.h:117]   --->   Operation 154 'select' 'agg_result_0' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i12 %agg_result_0" [firmware/BDT.h:122]   --->   Operation 155 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.114ns
The critical path consists of the following:
	wire read operation ('p_read_453', firmware/BDT.h:86) on port 'p_read15' (firmware/BDT.h:86) [29]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86', firmware/BDT.h:86) [44]  (2.136 ns)
	'xor' operation 1 bit ('xor_ln104', firmware/BDT.h:104) [69]  (0.978 ns)

 <State 2>: 2.934ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_716', firmware/BDT.h:102) [73]  (0.978 ns)
	'and' operation 1 bit ('and_ln104_148', firmware/BDT.h:104) [82]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_724', firmware/BDT.h:102) [92]  (0.978 ns)

 <State 3>: 2.951ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117', firmware/BDT.h:117) [117]  (0.978 ns)
	'select' operation 2 bit ('select_ln117_723', firmware/BDT.h:117) [120]  (0.993 ns)
	'select' operation 3 bit ('select_ln117_724', firmware/BDT.h:117) [123]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_725', firmware/BDT.h:117) [125]  (0.980 ns)

 <State 4>: 3.028ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_363', firmware/BDT.h:104) [87]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_738', firmware/BDT.h:102) [100]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_728', firmware/BDT.h:102) [101]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_686', firmware/BDT.h:117) [124]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_726', firmware/BDT.h:117) [127]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_727', firmware/BDT.h:117) [129]  (0.980 ns)
	'select' operation 4 bit ('select_ln117_728', firmware/BDT.h:117) [132]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_729', firmware/BDT.h:117) [134]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_730', firmware/BDT.h:117) [136]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_731', firmware/BDT.h:117) [138]  (1.024 ns)

 <State 5>: 3.263ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_731', firmware/BDT.h:102) [105]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_692', firmware/BDT.h:117) [137]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_732', firmware/BDT.h:117) [140]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_733', firmware/BDT.h:117) [142]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_734', firmware/BDT.h:117) [144]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_735', firmware/BDT.h:117) [146]  (1.024 ns)
	'select' operation 5 bit ('select_ln117_736', firmware/BDT.h:117) [149]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_737', firmware/BDT.h:117) [151]  (1.215 ns)

 <State 6>: 3.645ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_734', firmware/BDT.h:102) [109]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_698', firmware/BDT.h:117) [150]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_738', firmware/BDT.h:117) [153]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_739', firmware/BDT.h:117) [155]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_740', firmware/BDT.h:117) [157]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_741', firmware/BDT.h:117) [159]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_742', firmware/BDT.h:117) [161]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_743', firmware/BDT.h:117) [163]  (1.215 ns)

 <State 7>: 3.205ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_368', firmware/BDT.h:104) [98]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_742', firmware/BDT.h:102) [113]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_737', firmware/BDT.h:102) [114]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_704', firmware/BDT.h:117) [162]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_744', firmware/BDT.h:117) [165]  (0.000 ns)
	'sparsemux' operation 12 bit ('tmp', firmware/BDT.h:118) [166]  (3.205 ns)

 <State 8>: 0.978ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_705', firmware/BDT.h:117) [164]  (0.000 ns)
	'select' operation 12 bit ('agg_result_0', firmware/BDT.h:117) [167]  (0.978 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
