/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [9:0] _02_;
  wire celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire [6:0] celloutsig_0_17z;
  wire [16:0] celloutsig_0_1z;
  wire celloutsig_0_29z;
  wire [6:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [10:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [10:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [18:0] celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = celloutsig_1_6z ? celloutsig_1_1z[2] : celloutsig_1_7z;
  assign celloutsig_0_7z = celloutsig_0_2z[6] ? celloutsig_0_2z[3] : celloutsig_0_5z;
  assign celloutsig_0_30z = ~(celloutsig_0_17z[0] | _00_);
  assign celloutsig_1_6z = ~((celloutsig_1_0z[7] | celloutsig_1_3z) & celloutsig_1_4z[6]);
  assign celloutsig_1_18z = ~((celloutsig_1_9z[3] | celloutsig_1_17z[1]) & celloutsig_1_4z[11]);
  assign celloutsig_0_5z = ~((celloutsig_0_3z | _00_) & _01_);
  assign celloutsig_1_7z = in_data[104] | celloutsig_1_1z[0];
  assign celloutsig_0_6z = celloutsig_0_2z[5] | celloutsig_0_1z[14];
  assign celloutsig_0_9z = celloutsig_0_8z[10] | celloutsig_0_0z;
  assign celloutsig_0_29z = celloutsig_0_5z | celloutsig_0_2z[6];
  assign celloutsig_0_10z = { celloutsig_0_8z[3:1], celloutsig_0_6z, _00_, _02_[4:3], _01_, _02_[1], celloutsig_0_9z } + celloutsig_0_8z[9:0];
  reg [4:0] _14_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _14_ <= 5'h00;
    else _14_ <= { in_data[22:19], celloutsig_0_0z };
  assign { _00_, _02_[4:3], _01_, _02_[1] } = _14_;
  assign celloutsig_1_1z = in_data[150:145] / { 1'h1, in_data[189:185] };
  assign celloutsig_1_9z = { celloutsig_1_1z[4:1], celloutsig_1_7z, celloutsig_1_8z } / { 1'h1, celloutsig_1_1z[4:3], celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_7z };
  assign celloutsig_1_8z = { celloutsig_1_1z[4:2], celloutsig_1_7z } >= celloutsig_1_4z[10:7];
  assign celloutsig_0_3z = celloutsig_0_1z[6:4] >= celloutsig_0_1z[3:1];
  assign celloutsig_1_0z = - in_data[162:152];
  assign celloutsig_0_17z = - { celloutsig_0_10z[6:1], celloutsig_0_6z };
  assign celloutsig_0_0z = ~^ in_data[4:2];
  assign celloutsig_1_3z = ~^ celloutsig_1_2z[4:0];
  assign celloutsig_1_19z = ~^ { celloutsig_1_4z[8:3], celloutsig_1_3z };
  assign celloutsig_1_2z = celloutsig_1_0z[10:2] << { celloutsig_1_0z[2:0], celloutsig_1_1z };
  assign celloutsig_0_2z = { in_data[74:69], celloutsig_0_0z } << in_data[45:39];
  assign celloutsig_1_4z = { in_data[134:122], celloutsig_1_1z } >> { celloutsig_1_2z[8:7], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_17z = { celloutsig_1_4z[13:12], celloutsig_1_10z } >> celloutsig_1_2z[7:5];
  assign celloutsig_0_8z = { in_data[17:14], celloutsig_0_2z } >> { in_data[24], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_6z, _00_, _02_[4:3], _01_, _02_[1] };
  assign celloutsig_0_1z = { in_data[60:46], celloutsig_0_0z, celloutsig_0_0z } >> in_data[56:40];
  assign { _02_[9:5], _02_[2], _02_[0] } = { celloutsig_0_8z[3:1], celloutsig_0_6z, _00_, _01_, celloutsig_0_9z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
