Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Wed Oct 25 01:50:18 2023
| Host         : DESKTOP-H1FO6TR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ceng2010_hw1_q1_timing_summary_routed.rpt -pb ceng2010_hw1_q1_timing_summary_routed.pb -rpx ceng2010_hw1_q1_timing_summary_routed.rpx -warn_on_violation
| Design       : ceng2010_hw1_q1
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     110         
TIMING-20  Warning           Non-clocked latch               10          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (410)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (242)
5. checking no_input_delay (3)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (410)
--------------------------
 There are 66 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: combination_signal_reg[10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: combination_signal_reg[11]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: combination_signal_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: combination_signal_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: combination_signal_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: combination_signal_reg[15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: combination_signal_reg[16]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: combination_signal_reg[17]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: combination_signal_reg[18]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: combination_signal_reg[19]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: combination_signal_reg[20]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: combination_signal_reg[21]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: combination_signal_reg[22]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: combination_signal_reg[23]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: combination_signal_reg[24]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: combination_signal_reg[25]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: combination_signal_reg[26]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: combination_signal_reg[27]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: combination_signal_reg[28]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: combination_signal_reg[29]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: combination_signal_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: combination_signal_reg[30]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: combination_signal_reg[31]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: combination_signal_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: combination_signal_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: combination_signal_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: combination_signal_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: combination_signal_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: combination_signal_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: combination_signal_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u_clk1000Hz/pulse_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_clk5Hz/pulse_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (242)
--------------------------------------------------
 There are 242 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  252          inf        0.000                      0                  252           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           252 Endpoints
Min Delay           252 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            combination_signal_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.144ns  (logic 1.721ns (28.015%)  route 4.423ns (71.985%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=7, routed)           3.419     4.870    btnR_IBUF
    SLICE_X60Y19         LUT4 (Prop_lut4_I0_O)        0.124     4.994 f  combination_signal[31]_i_4/O
                         net (fo=30, routed)          1.004     5.998    combination_signal[31]_i_4_n_0
    SLICE_X60Y17         LUT2 (Prop_lut2_I1_O)        0.146     6.144 r  combination_signal[4]_i_1/O
                         net (fo=1, routed)           0.000     6.144    combination_signal[4]_i_1_n_0
    SLICE_X60Y17         FDRE                                         r  combination_signal_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            combination_signal_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.122ns  (logic 1.699ns (27.756%)  route 4.423ns (72.244%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=7, routed)           3.419     4.870    btnR_IBUF
    SLICE_X60Y19         LUT4 (Prop_lut4_I0_O)        0.124     4.994 f  combination_signal[31]_i_4/O
                         net (fo=30, routed)          1.004     5.998    combination_signal[31]_i_4_n_0
    SLICE_X60Y17         LUT2 (Prop_lut2_I1_O)        0.124     6.122 r  combination_signal[3]_i_1/O
                         net (fo=1, routed)           0.000     6.122    combination_signal[3]_i_1_n_0
    SLICE_X60Y17         FDRE                                         r  combination_signal_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            combination_signal_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.112ns  (logic 1.725ns (28.228%)  route 4.386ns (71.772%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=7, routed)           3.419     4.870    btnR_IBUF
    SLICE_X60Y19         LUT4 (Prop_lut4_I0_O)        0.124     4.994 f  combination_signal[31]_i_4/O
                         net (fo=30, routed)          0.967     5.962    combination_signal[31]_i_4_n_0
    SLICE_X59Y19         LUT2 (Prop_lut2_I1_O)        0.150     6.112 r  combination_signal[16]_i_1/O
                         net (fo=1, routed)           0.000     6.112    combination_signal[16]_i_1_n_0
    SLICE_X59Y19         FDRE                                         r  combination_signal_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            combination_signal_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.086ns  (logic 1.699ns (27.921%)  route 4.386ns (72.079%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=7, routed)           3.419     4.870    btnR_IBUF
    SLICE_X60Y19         LUT4 (Prop_lut4_I0_O)        0.124     4.994 f  combination_signal[31]_i_4/O
                         net (fo=30, routed)          0.967     5.962    combination_signal[31]_i_4_n_0
    SLICE_X59Y19         LUT2 (Prop_lut2_I1_O)        0.124     6.086 r  combination_signal[15]_i_1/O
                         net (fo=1, routed)           0.000     6.086    combination_signal[15]_i_1_n_0
    SLICE_X59Y19         FDRE                                         r  combination_signal_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            combination_signal_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.060ns  (logic 1.699ns (28.041%)  route 4.360ns (71.959%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=7, routed)           3.419     4.870    btnR_IBUF
    SLICE_X60Y19         LUT4 (Prop_lut4_I0_O)        0.124     4.994 f  combination_signal[31]_i_4/O
                         net (fo=30, routed)          0.941     5.936    combination_signal[31]_i_4_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I3_O)        0.124     6.060 r  combination_signal[2]_i_1/O
                         net (fo=1, routed)           0.000     6.060    combination_signal[2]_i_1_n_0
    SLICE_X60Y16         FDRE                                         r  combination_signal_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            combination_signal_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.056ns  (logic 1.699ns (28.058%)  route 4.357ns (71.942%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=7, routed)           3.419     4.870    btnR_IBUF
    SLICE_X60Y19         LUT4 (Prop_lut4_I0_O)        0.124     4.994 f  combination_signal[31]_i_4/O
                         net (fo=30, routed)          0.938     5.932    combination_signal[31]_i_4_n_0
    SLICE_X60Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.056 r  combination_signal[31]_i_2/O
                         net (fo=1, routed)           0.000     6.056    combination_signal[31]_i_2_n_0
    SLICE_X60Y23         FDRE                                         r  combination_signal_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            combination_signal_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.045ns  (logic 1.699ns (28.109%)  route 4.346ns (71.891%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=7, routed)           3.419     4.870    btnR_IBUF
    SLICE_X60Y19         LUT4 (Prop_lut4_I0_O)        0.124     4.994 f  combination_signal[31]_i_4/O
                         net (fo=30, routed)          0.927     5.921    combination_signal[31]_i_4_n_0
    SLICE_X60Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.045 r  combination_signal[29]_i_1/O
                         net (fo=1, routed)           0.000     6.045    combination_signal[29]_i_1_n_0
    SLICE_X60Y23         FDRE                                         r  combination_signal_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            combination_signal_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.037ns  (logic 1.691ns (28.014%)  route 4.346ns (71.986%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=7, routed)           3.419     4.870    btnR_IBUF
    SLICE_X60Y19         LUT4 (Prop_lut4_I0_O)        0.124     4.994 f  combination_signal[31]_i_4/O
                         net (fo=30, routed)          0.927     5.921    combination_signal[31]_i_4_n_0
    SLICE_X60Y23         LUT2 (Prop_lut2_I1_O)        0.116     6.037 r  combination_signal[30]_i_1/O
                         net (fo=1, routed)           0.000     6.037    combination_signal[30]_i_1_n_0
    SLICE_X60Y23         FDRE                                         r  combination_signal_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            combination_signal_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.016ns  (logic 1.728ns (28.723%)  route 4.288ns (71.277%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=7, routed)           3.419     4.870    btnR_IBUF
    SLICE_X60Y19         LUT4 (Prop_lut4_I0_O)        0.124     4.994 f  combination_signal[31]_i_4/O
                         net (fo=30, routed)          0.869     5.863    combination_signal[31]_i_4_n_0
    SLICE_X60Y17         LUT2 (Prop_lut2_I1_O)        0.153     6.016 r  combination_signal[8]_i_1/O
                         net (fo=1, routed)           0.000     6.016    combination_signal[8]_i_1_n_0
    SLICE_X60Y17         FDRE                                         r  combination_signal_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.998ns  (logic 4.101ns (68.378%)  route 1.897ns (31.622%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE                         0.000     0.000 r  an_reg[3]/C
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  an_reg[3]/Q
                         net (fo=1, routed)           1.897     2.316    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.682     5.998 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.998    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 digitC_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            seg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.203ns (74.513%)  route 0.069ns (25.487%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         LDCE                         0.000     0.000 r  digitC_reg[6]/G
    SLICE_X63Y18         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  digitC_reg[6]/Q
                         net (fo=2, routed)           0.069     0.227    digitC[6]
    SLICE_X62Y18         LUT6 (Prop_lut6_I5_O)        0.045     0.272 r  seg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.272    seg[6]_i_1_n_0
    SLICE_X62Y18         FDRE                                         r  seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digitD_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            seg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.203ns (66.204%)  route 0.104ns (33.796%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         LDCE                         0.000     0.000 r  digitD_reg[3]/G
    SLICE_X63Y18         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  digitD_reg[3]/Q
                         net (fo=2, routed)           0.104     0.262    digitD[3]
    SLICE_X65Y19         LUT6 (Prop_lut6_I1_O)        0.045     0.307 r  seg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.307    seg[2]_i_1_n_0
    SLICE_X65Y19         FDRE                                         r  seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digitA_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            seg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.203ns (61.317%)  route 0.128ns (38.683%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         LDCE                         0.000     0.000 r  digitA_reg[6]/G
    SLICE_X61Y18         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  digitA_reg[6]/Q
                         net (fo=2, routed)           0.128     0.286    digitA[6]
    SLICE_X62Y18         LUT6 (Prop_lut6_I0_O)        0.045     0.331 r  seg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.331    seg[5]_i_1_n_0
    SLICE_X62Y18         FDRE                                         r  seg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk5Hz/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_clk5Hz/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE                         0.000     0.000 r  u_clk5Hz/count_reg[0]/C
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  u_clk5Hz/count_reg[0]/Q
                         net (fo=3, routed)           0.167     0.308    u_clk5Hz/count_reg_n_0_[0]
    SLICE_X39Y41         LUT1 (Prop_lut1_I0_O)        0.042     0.350 r  u_clk5Hz/count[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.350    u_clk5Hz/count[0]_i_1__1_n_0
    SLICE_X39Y41         FDRE                                         r  u_clk5Hz/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk1000Hz/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_clk1000Hz/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDRE                         0.000     0.000 r  u_clk1000Hz/count_reg[0]/C
    SLICE_X65Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  u_clk1000Hz/count_reg[0]/Q
                         net (fo=3, routed)           0.168     0.309    u_clk1000Hz/count[0]
    SLICE_X65Y17         LUT1 (Prop_lut1_I0_O)        0.042     0.351 r  u_clk1000Hz/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.351    u_clk1000Hz/count[0]_i_1_n_0
    SLICE_X65Y17         FDRE                                         r  u_clk1000Hz/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk1000Hz/pulse_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_clk1000Hz/pulse_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE                         0.000     0.000 r  u_clk1000Hz/pulse_reg/C
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_clk1000Hz/pulse_reg/Q
                         net (fo=13, routed)          0.181     0.322    u_clk1000Hz/CLK
    SLICE_X65Y20         LUT5 (Prop_lut5_I4_O)        0.045     0.367 r  u_clk1000Hz/pulse_i_1/O
                         net (fo=1, routed)           0.000     0.367    u_clk1000Hz/pulse_i_1_n_0
    SLICE_X65Y20         FDRE                                         r  u_clk1000Hz/pulse_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.186ns (50.310%)  route 0.184ns (49.690%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE                         0.000     0.000 r  count_reg[0]/C
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[0]/Q
                         net (fo=11, routed)          0.184     0.325    count_reg_n_0_[0]
    SLICE_X65Y22         LUT2 (Prop_lut2_I0_O)        0.045     0.370 r  an[1]_i_1/O
                         net (fo=1, routed)           0.000     0.370    p_2_out[1]
    SLICE_X65Y22         FDRE                                         r  an_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk5Hz/pulse_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_clk5Hz/pulse_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE                         0.000     0.000 r  u_clk5Hz/pulse_reg/C
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_clk5Hz/pulse_reg/Q
                         net (fo=2, routed)           0.185     0.326    u_clk5Hz/clk5Hz
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045     0.371 r  u_clk5Hz/pulse_i_1__0/O
                         net (fo=1, routed)           0.000     0.371    u_clk5Hz/pulse_i_1__0_n_0
    SLICE_X36Y46         FDRE                                         r  u_clk5Hz/pulse_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.190ns (50.842%)  route 0.184ns (49.158%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE                         0.000     0.000 r  count_reg[0]/C
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[0]/Q
                         net (fo=11, routed)          0.184     0.325    count_reg_n_0_[0]
    SLICE_X65Y22         LUT2 (Prop_lut2_I1_O)        0.049     0.374 r  an[3]_i_1/O
                         net (fo=1, routed)           0.000     0.374    p_2_out[3]
    SLICE_X65Y22         FDRE                                         r  an_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.186ns (49.293%)  route 0.191ns (50.707%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE                         0.000     0.000 r  count_reg[1]/C
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[1]/Q
                         net (fo=9, routed)           0.191     0.332    count_reg_n_0_[1]
    SLICE_X65Y19         LUT2 (Prop_lut2_I1_O)        0.045     0.377 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.377    count1[1]
    SLICE_X65Y19         FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------





