Protel Design System Design Rule Check
PCB File : E:\Drone\Hardware\Altium Designer\UWB-Dev-Board\UWB-Anchor-DevBoard.PcbDoc
Date     : 3/28/2024
Time     : 2:52:33 PM

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.35mm) (InPolygon),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.127mm) (Max=2mm) (Preferred=0.15mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
   Violation between Hole Size Constraint: (4mm > 2.54mm) Pad Free-(70mm,47mm) on Multi-Layer Actual Hole Size = 4mm
   Violation between Hole Size Constraint: (4mm > 2.54mm) Pad Free-(70mm,5mm) on Multi-Layer Actual Hole Size = 4mm
   Violation between Hole Size Constraint: (2.8mm > 2.54mm) Pad LCD1.3-(29.8mm,13.5mm) on Multi-Layer Actual Hole Size = 2.8mm
   Violation between Hole Size Constraint: (2.8mm > 2.54mm) Pad LCD1.3-(29.8mm,38.5mm) on Multi-Layer Actual Hole Size = 2.8mm
   Violation between Hole Size Constraint: (2.8mm > 2.54mm) Pad LCD1.3-(53.8mm,13.5mm) on Multi-Layer Actual Hole Size = 2.8mm
   Violation between Hole Size Constraint: (2.8mm > 2.54mm) Pad LCD1.3-(53.8mm,38.5mm) on Multi-Layer Actual Hole Size = 2.8mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad U1.3-(19.17mm,3.6mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad U1.3-(9.17mm,3.6mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (2.8mm > 2.54mm) Pad XT1.1-1(4.3mm,47.3mm) on Multi-Layer Actual Hole Size = 2.8mm
   Violation between Hole Size Constraint: (2.8mm > 2.54mm) Pad XT1.1-2(9.3mm,47.3mm) on Multi-Layer Actual Hole Size = 2.8mm
Rule Violations :10

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.018mm < 0.254mm) Between Pad U1.2-1(41.65mm,21.875mm) on Top Layer And Pad U1.2-2(42.15mm,21.875mm) on Top Layer [Top Solder] Mask Sliver [0.018mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.018mm < 0.254mm) Between Pad U1.2-10(46.15mm,21.875mm) on Top Layer And Pad U1.2-11(46.65mm,21.875mm) on Top Layer [Top Solder] Mask Sliver [0.018mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.018mm < 0.254mm) Between Pad U1.2-10(46.15mm,21.875mm) on Top Layer And Pad U1.2-9(45.65mm,21.875mm) on Top Layer [Top Solder] Mask Sliver [0.018mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.018mm < 0.254mm) Between Pad U1.2-11(46.65mm,21.875mm) on Top Layer And Pad U1.2-12(47.15mm,21.875mm) on Top Layer [Top Solder] Mask Sliver [0.018mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.018mm < 0.254mm) Between Pad U1.2-13(48.625mm,23.35mm) on Top Layer And Pad U1.2-14(48.625mm,23.85mm) on Top Layer [Top Solder] Mask Sliver [0.018mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.018mm < 0.254mm) Between Pad U1.2-14(48.625mm,23.85mm) on Top Layer And Pad U1.2-15(48.625mm,24.35mm) on Top Layer [Top Solder] Mask Sliver [0.018mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.018mm < 0.254mm) Between Pad U1.2-15(48.625mm,24.35mm) on Top Layer And Pad U1.2-16(48.625mm,24.85mm) on Top Layer [Top Solder] Mask Sliver [0.018mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.018mm < 0.254mm) Between Pad U1.2-16(48.625mm,24.85mm) on Top Layer And Pad U1.2-17(48.625mm,25.35mm) on Top Layer [Top Solder] Mask Sliver [0.018mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.018mm < 0.254mm) Between Pad U1.2-17(48.625mm,25.35mm) on Top Layer And Pad U1.2-18(48.625mm,25.85mm) on Top Layer [Top Solder] Mask Sliver [0.018mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.018mm < 0.254mm) Between Pad U1.2-18(48.625mm,25.85mm) on Top Layer And Pad U1.2-19(48.625mm,26.35mm) on Top Layer [Top Solder] Mask Sliver [0.018mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.018mm < 0.254mm) Between Pad U1.2-19(48.625mm,26.35mm) on Top Layer And Pad U1.2-20(48.625mm,26.85mm) on Top Layer [Top Solder] Mask Sliver [0.018mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.018mm < 0.254mm) Between Pad U1.2-2(42.15mm,21.875mm) on Top Layer And Pad U1.2-3(42.65mm,21.875mm) on Top Layer [Top Solder] Mask Sliver [0.018mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.018mm < 0.254mm) Between Pad U1.2-20(48.625mm,26.85mm) on Top Layer And Pad U1.2-21(48.625mm,27.35mm) on Top Layer [Top Solder] Mask Sliver [0.018mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.018mm < 0.254mm) Between Pad U1.2-21(48.625mm,27.35mm) on Top Layer And Pad U1.2-22(48.625mm,27.85mm) on Top Layer [Top Solder] Mask Sliver [0.018mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.018mm < 0.254mm) Between Pad U1.2-22(48.625mm,27.85mm) on Top Layer And Pad U1.2-23(48.625mm,28.35mm) on Top Layer [Top Solder] Mask Sliver [0.018mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.018mm < 0.254mm) Between Pad U1.2-23(48.625mm,28.35mm) on Top Layer And Pad U1.2-24(48.625mm,28.85mm) on Top Layer [Top Solder] Mask Sliver [0.018mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.018mm < 0.254mm) Between Pad U1.2-25(47.15mm,30.325mm) on Top Layer And Pad U1.2-26(46.65mm,30.325mm) on Top Layer [Top Solder] Mask Sliver [0.018mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.018mm < 0.254mm) Between Pad U1.2-26(46.65mm,30.325mm) on Top Layer And Pad U1.2-27(46.15mm,30.325mm) on Top Layer [Top Solder] Mask Sliver [0.018mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.018mm < 0.254mm) Between Pad U1.2-27(46.15mm,30.325mm) on Top Layer And Pad U1.2-28(45.65mm,30.325mm) on Top Layer [Top Solder] Mask Sliver [0.018mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.018mm < 0.254mm) Between Pad U1.2-28(45.65mm,30.325mm) on Top Layer And Pad U1.2-29(45.15mm,30.325mm) on Top Layer [Top Solder] Mask Sliver [0.018mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.018mm < 0.254mm) Between Pad U1.2-29(45.15mm,30.325mm) on Top Layer And Pad U1.2-30(44.65mm,30.325mm) on Top Layer [Top Solder] Mask Sliver [0.018mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.018mm < 0.254mm) Between Pad U1.2-3(42.65mm,21.875mm) on Top Layer And Pad U1.2-4(43.15mm,21.875mm) on Top Layer [Top Solder] Mask Sliver [0.018mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.018mm < 0.254mm) Between Pad U1.2-30(44.65mm,30.325mm) on Top Layer And Pad U1.2-31(44.15mm,30.325mm) on Top Layer [Top Solder] Mask Sliver [0.018mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.018mm < 0.254mm) Between Pad U1.2-31(44.15mm,30.325mm) on Top Layer And Pad U1.2-32(43.65mm,30.325mm) on Top Layer [Top Solder] Mask Sliver [0.018mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.018mm < 0.254mm) Between Pad U1.2-32(43.65mm,30.325mm) on Top Layer And Pad U1.2-33(43.15mm,30.325mm) on Top Layer [Top Solder] Mask Sliver [0.018mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.018mm < 0.254mm) Between Pad U1.2-33(43.15mm,30.325mm) on Top Layer And Pad U1.2-34(42.65mm,30.325mm) on Top Layer [Top Solder] Mask Sliver [0.018mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.018mm < 0.254mm) Between Pad U1.2-34(42.65mm,30.325mm) on Top Layer And Pad U1.2-35(42.15mm,30.325mm) on Top Layer [Top Solder] Mask Sliver [0.018mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.018mm < 0.254mm) Between Pad U1.2-35(42.15mm,30.325mm) on Top Layer And Pad U1.2-36(41.65mm,30.325mm) on Top Layer [Top Solder] Mask Sliver [0.018mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.018mm < 0.254mm) Between Pad U1.2-37(40.175mm,28.85mm) on Top Layer And Pad U1.2-38(40.175mm,28.35mm) on Top Layer [Top Solder] Mask Sliver [0.018mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.018mm < 0.254mm) Between Pad U1.2-38(40.175mm,28.35mm) on Top Layer And Pad U1.2-39(40.175mm,27.85mm) on Top Layer [Top Solder] Mask Sliver [0.018mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.018mm < 0.254mm) Between Pad U1.2-39(40.175mm,27.85mm) on Top Layer And Pad U1.2-40(40.175mm,27.35mm) on Top Layer [Top Solder] Mask Sliver [0.018mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.018mm < 0.254mm) Between Pad U1.2-4(43.15mm,21.875mm) on Top Layer And Pad U1.2-5(43.65mm,21.875mm) on Top Layer [Top Solder] Mask Sliver [0.018mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.018mm < 0.254mm) Between Pad U1.2-40(40.175mm,27.35mm) on Top Layer And Pad U1.2-41(40.175mm,26.85mm) on Top Layer [Top Solder] Mask Sliver [0.018mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.018mm < 0.254mm) Between Pad U1.2-41(40.175mm,26.85mm) on Top Layer And Pad U1.2-42(40.175mm,26.35mm) on Top Layer [Top Solder] Mask Sliver [0.018mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.018mm < 0.254mm) Between Pad U1.2-42(40.175mm,26.35mm) on Top Layer And Pad U1.2-43(40.175mm,25.85mm) on Top Layer [Top Solder] Mask Sliver [0.018mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.018mm < 0.254mm) Between Pad U1.2-43(40.175mm,25.85mm) on Top Layer And Pad U1.2-44(40.175mm,25.35mm) on Top Layer [Top Solder] Mask Sliver [0.018mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.018mm < 0.254mm) Between Pad U1.2-44(40.175mm,25.35mm) on Top Layer And Pad U1.2-45(40.175mm,24.85mm) on Top Layer [Top Solder] Mask Sliver [0.018mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.018mm < 0.254mm) Between Pad U1.2-45(40.175mm,24.85mm) on Top Layer And Pad U1.2-46(40.175mm,24.35mm) on Top Layer [Top Solder] Mask Sliver [0.018mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.018mm < 0.254mm) Between Pad U1.2-46(40.175mm,24.35mm) on Top Layer And Pad U1.2-47(40.175mm,23.85mm) on Top Layer [Top Solder] Mask Sliver [0.018mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.018mm < 0.254mm) Between Pad U1.2-47(40.175mm,23.85mm) on Top Layer And Pad U1.2-48(40.175mm,23.35mm) on Top Layer [Top Solder] Mask Sliver [0.018mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.018mm < 0.254mm) Between Pad U1.2-5(43.65mm,21.875mm) on Top Layer And Pad U1.2-6(44.15mm,21.875mm) on Top Layer [Top Solder] Mask Sliver [0.018mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.018mm < 0.254mm) Between Pad U1.2-6(44.15mm,21.875mm) on Top Layer And Pad U1.2-7(44.65mm,21.875mm) on Top Layer [Top Solder] Mask Sliver [0.018mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.018mm < 0.254mm) Between Pad U1.2-7(44.65mm,21.875mm) on Top Layer And Pad U1.2-8(45.15mm,21.875mm) on Top Layer [Top Solder] Mask Sliver [0.018mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.018mm < 0.254mm) Between Pad U1.2-8(45.15mm,21.875mm) on Top Layer And Pad U1.2-9(45.65mm,21.875mm) on Top Layer [Top Solder] Mask Sliver [0.018mm]
Rule Violations :44

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (23.3mm,37.7mm) on Top Overlay And Pad EEE2.1-1(23.3mm,35.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (23.3mm,37.7mm) on Top Overlay And Pad EEE2.1-1(23.3mm,35.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (23.3mm,37.7mm) on Top Overlay And Pad EEE2.1-2(23.3mm,40mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (23.3mm,37.7mm) on Top Overlay And Pad EEE2.1-2(23.3mm,40mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Arc (4.2mm,39.9mm) on Top Overlay And Pad EEE1.1-1(4.2mm,37.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Arc (4.2mm,39.9mm) on Top Overlay And Pad EEE1.1-1(4.2mm,37.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Arc (4.2mm,39.9mm) on Top Overlay And Pad EEE1.1-2(4.2mm,42.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Arc (4.2mm,39.9mm) on Top Overlay And Pad EEE1.1-2(4.2mm,42.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1.1-1(5mm,28.6mm) on Bottom Layer And Track (2.675mm,27.85mm)(5.725mm,27.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1.1-1(5mm,28.6mm) on Bottom Layer And Track (2.675mm,29.35mm)(5.725mm,29.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1.1-1(5mm,28.6mm) on Bottom Layer And Track (5.725mm,27.85mm)(5.725mm,29.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1.1-2(3.4mm,28.6mm) on Bottom Layer And Track (2.675mm,27.85mm)(2.675mm,29.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1.1-2(3.4mm,28.6mm) on Bottom Layer And Track (2.675mm,27.85mm)(5.725mm,27.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1.1-2(3.4mm,28.6mm) on Bottom Layer And Track (2.675mm,29.35mm)(5.725mm,29.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1.2-1(4.8mm,16.6mm) on Bottom Layer And Track (2.475mm,15.85mm)(5.525mm,15.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1.2-1(4.8mm,16.6mm) on Bottom Layer And Track (2.475mm,17.35mm)(5.525mm,17.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1.2-1(4.8mm,16.6mm) on Bottom Layer And Track (5.525mm,15.85mm)(5.525mm,17.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1.2-2(3.2mm,16.6mm) on Bottom Layer And Track (2.475mm,15.85mm)(2.475mm,17.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1.2-2(3.2mm,16.6mm) on Bottom Layer And Track (2.475mm,15.85mm)(5.525mm,15.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1.2-2(3.2mm,16.6mm) on Bottom Layer And Track (2.475mm,17.35mm)(5.525mm,17.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1.3-1(61.2mm,22.2mm) on Top Layer And Track (60.475mm,21.45mm)(60.475mm,22.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1.3-1(61.2mm,22.2mm) on Top Layer And Track (60.475mm,21.45mm)(63.525mm,21.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1.3-1(61.2mm,22.2mm) on Top Layer And Track (60.475mm,22.95mm)(63.525mm,22.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1.3-2(62.8mm,22.2mm) on Top Layer And Track (60.475mm,21.45mm)(63.525mm,21.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1.3-2(62.8mm,22.2mm) on Top Layer And Track (60.475mm,22.95mm)(63.525mm,22.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1.3-2(62.8mm,22.2mm) on Top Layer And Track (63.525mm,21.45mm)(63.525mm,22.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2.1-1(4.9mm,33.4mm) on Bottom Layer And Track (2.575mm,32.65mm)(5.625mm,32.65mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2.1-1(4.9mm,33.4mm) on Bottom Layer And Track (2.575mm,34.15mm)(5.625mm,34.15mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2.1-1(4.9mm,33.4mm) on Bottom Layer And Track (5.625mm,32.65mm)(5.625mm,34.15mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2.1-2(3.3mm,33.4mm) on Bottom Layer And Track (2.575mm,32.65mm)(2.575mm,34.15mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2.1-2(3.3mm,33.4mm) on Bottom Layer And Track (2.575mm,32.65mm)(5.625mm,32.65mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2.1-2(3.3mm,33.4mm) on Bottom Layer And Track (2.575mm,34.15mm)(5.625mm,34.15mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2.2-1(45.1mm,15.2mm) on Top Layer And Track (44.35mm,14.475mm)(44.35mm,17.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2.2-1(45.1mm,15.2mm) on Top Layer And Track (44.35mm,14.475mm)(45.85mm,14.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2.2-1(45.1mm,15.2mm) on Top Layer And Track (45.85mm,14.475mm)(45.85mm,17.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2.2-2(45.1mm,16.8mm) on Top Layer And Track (44.35mm,14.475mm)(44.35mm,17.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2.2-2(45.1mm,16.8mm) on Top Layer And Track (44.35mm,17.525mm)(45.85mm,17.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2.2-2(45.1mm,16.8mm) on Top Layer And Track (45.85mm,14.475mm)(45.85mm,17.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2.3-1(61.2mm,19mm) on Top Layer And Track (60.475mm,18.25mm)(60.475mm,19.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2.3-1(61.2mm,19mm) on Top Layer And Track (60.475mm,18.25mm)(63.525mm,18.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2.3-1(61.2mm,19mm) on Top Layer And Track (60.475mm,19.75mm)(63.525mm,19.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2.3-2(62.8mm,19mm) on Top Layer And Track (60.475mm,18.25mm)(63.525mm,18.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2.3-2(62.8mm,19mm) on Top Layer And Track (60.475mm,19.75mm)(63.525mm,19.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2.3-2(62.8mm,19mm) on Top Layer And Track (63.525mm,18.25mm)(63.525mm,19.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C3.1-1(13.8mm,20mm) on Bottom Layer And Track (11.475mm,19.25mm)(14.525mm,19.25mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C3.1-1(13.8mm,20mm) on Bottom Layer And Track (11.475mm,20.75mm)(14.525mm,20.75mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C3.1-1(13.8mm,20mm) on Bottom Layer And Track (14.525mm,19.25mm)(14.525mm,20.75mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C3.1-2(12.2mm,20mm) on Bottom Layer And Track (11.475mm,19.25mm)(11.475mm,20.75mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C3.1-2(12.2mm,20mm) on Bottom Layer And Track (11.475mm,19.25mm)(14.525mm,19.25mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C3.1-2(12.2mm,20mm) on Bottom Layer And Track (11.475mm,20.75mm)(14.525mm,20.75mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C3.2-1(42.3mm,15.2mm) on Top Layer And Track (41.55mm,14.475mm)(41.55mm,17.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C3.2-1(42.3mm,15.2mm) on Top Layer And Track (41.55mm,14.475mm)(43.05mm,14.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C3.2-1(42.3mm,15.2mm) on Top Layer And Track (43.05mm,14.475mm)(43.05mm,17.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C3.2-2(42.3mm,16.8mm) on Top Layer And Track (41.55mm,14.475mm)(41.55mm,17.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C3.2-2(42.3mm,16.8mm) on Top Layer And Track (41.55mm,17.525mm)(43.05mm,17.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C3.2-2(42.3mm,16.8mm) on Top Layer And Track (43.05mm,14.475mm)(43.05mm,17.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C4.1-1(24mm,29.6mm) on Bottom Layer And Track (23.25mm,28.875mm)(23.25mm,31.925mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C4.1-1(24mm,29.6mm) on Bottom Layer And Track (23.25mm,28.875mm)(24.75mm,28.875mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C4.1-1(24mm,29.6mm) on Bottom Layer And Track (24.75mm,28.875mm)(24.75mm,31.925mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C4.1-2(24mm,31.2mm) on Bottom Layer And Track (23.25mm,28.875mm)(23.25mm,31.925mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C4.1-2(24mm,31.2mm) on Bottom Layer And Track (23.25mm,31.925mm)(24.75mm,31.925mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C4.1-2(24mm,31.2mm) on Bottom Layer And Track (24.75mm,28.875mm)(24.75mm,31.925mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C4.2-1(4.9mm,23.3mm) on Bottom Layer And Track (2.575mm,22.55mm)(5.625mm,22.55mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C4.2-1(4.9mm,23.3mm) on Bottom Layer And Track (2.575mm,24.05mm)(5.625mm,24.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C4.2-1(4.9mm,23.3mm) on Bottom Layer And Track (5.625mm,22.55mm)(5.625mm,24.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C4.2-2(3.3mm,23.3mm) on Bottom Layer And Track (2.575mm,22.55mm)(2.575mm,24.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C4.2-2(3.3mm,23.3mm) on Bottom Layer And Track (2.575mm,22.55mm)(5.625mm,22.55mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C4.2-2(3.3mm,23.3mm) on Bottom Layer And Track (2.575mm,24.05mm)(5.625mm,24.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C5.2-1(43.3mm,35.9mm) on Top Layer And Track (42.55mm,35.175mm)(42.55mm,38.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C5.2-1(43.3mm,35.9mm) on Top Layer And Track (42.55mm,35.175mm)(44.05mm,35.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C5.2-1(43.3mm,35.9mm) on Top Layer And Track (44.05mm,35.175mm)(44.05mm,38.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C5.2-2(43.3mm,37.5mm) on Top Layer And Track (42.55mm,35.175mm)(42.55mm,38.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C5.2-2(43.3mm,37.5mm) on Top Layer And Track (42.55mm,38.225mm)(44.05mm,38.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C5.2-2(43.3mm,37.5mm) on Top Layer And Track (44.05mm,35.175mm)(44.05mm,38.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C6.2-1(46.2mm,35.9mm) on Top Layer And Track (45.45mm,35.175mm)(45.45mm,38.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C6.2-1(46.2mm,35.9mm) on Top Layer And Track (45.45mm,35.175mm)(46.95mm,35.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C6.2-1(46.2mm,35.9mm) on Top Layer And Track (46.95mm,35.175mm)(46.95mm,38.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C6.2-2(46.2mm,37.5mm) on Top Layer And Track (45.45mm,35.175mm)(45.45mm,38.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C6.2-2(46.2mm,37.5mm) on Top Layer And Track (45.45mm,38.225mm)(46.95mm,38.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C6.2-2(46.2mm,37.5mm) on Top Layer And Track (46.95mm,35.175mm)(46.95mm,38.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C7.2-1(49.2mm,35.9mm) on Top Layer And Track (48.45mm,35.175mm)(48.45mm,38.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C7.2-1(49.2mm,35.9mm) on Top Layer And Track (48.45mm,35.175mm)(49.95mm,35.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C7.2-1(49.2mm,35.9mm) on Top Layer And Track (49.95mm,35.175mm)(49.95mm,38.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C7.2-2(49.2mm,37.5mm) on Top Layer And Track (48.45mm,35.175mm)(48.45mm,38.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C7.2-2(49.2mm,37.5mm) on Top Layer And Track (48.45mm,38.225mm)(49.95mm,38.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C7.2-2(49.2mm,37.5mm) on Top Layer And Track (49.95mm,35.175mm)(49.95mm,38.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C8.2-1(51.7mm,31.1mm) on Top Layer And Track (50.95mm,30.375mm)(50.95mm,33.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C8.2-1(51.7mm,31.1mm) on Top Layer And Track (50.95mm,30.375mm)(52.45mm,30.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C8.2-1(51.7mm,31.1mm) on Top Layer And Track (52.45mm,30.375mm)(52.45mm,33.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C8.2-2(51.7mm,32.7mm) on Top Layer And Track (50.95mm,30.375mm)(50.95mm,33.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C8.2-2(51.7mm,32.7mm) on Top Layer And Track (50.95mm,33.425mm)(52.45mm,33.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C8.2-2(51.7mm,32.7mm) on Top Layer And Track (52.45mm,30.375mm)(52.45mm,33.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad D1.1-1(4.2mm,33.2mm) on Top Layer And Track (2.2mm,27.3mm)(2.2mm,34.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad D1.1-1(4.2mm,33.2mm) on Top Layer And Track (2.2mm,34.5mm)(6.2mm,34.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad D1.1-1(4.2mm,33.2mm) on Top Layer And Track (6.2mm,27.3mm)(6.2mm,34.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D1.1-1(4.2mm,33.2mm) on Top Layer And Track (6.2mm,34.2mm)(6.2mm,34.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad D1.1-2(4.2mm,28.6mm) on Top Layer And Track (2.2mm,27.3mm)(2.2mm,34.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad D1.1-2(4.2mm,28.6mm) on Top Layer And Track (2.2mm,27.3mm)(6.2mm,27.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad D1.1-2(4.2mm,28.6mm) on Top Layer And Track (6.2mm,27.3mm)(6.2mm,34.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad D1.2-1(67.6mm,9.55mm) on Top Layer And Track (66.62mm,8.8mm)(66.62mm,12.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D1.2-1(67.6mm,9.55mm) on Top Layer And Track (66.62mm,8.8mm)(68.58mm,8.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad D1.2-1(67.6mm,9.55mm) on Top Layer And Track (68.58mm,8.8mm)(68.58mm,12.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D1.2-2(67.6mm,11.45mm) on Top Layer And Track (66.62mm,12.2mm)(68.58mm,12.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad D1.2-2(67.6mm,11.45mm) on Top Layer And Track (66.62mm,8.8mm)(66.62mm,12.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad D1.2-2(67.6mm,11.45mm) on Top Layer And Track (68.58mm,8.8mm)(68.58mm,12.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad D1.3-1(65.7mm,42.65mm) on Top Layer And Track (64.72mm,40mm)(64.72mm,43.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D1.3-1(65.7mm,42.65mm) on Top Layer And Track (64.72mm,43.4mm)(66.68mm,43.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad D1.3-1(65.7mm,42.65mm) on Top Layer And Track (66.68mm,40mm)(66.68mm,43.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad D1.3-2(65.7mm,40.75mm) on Top Layer And Track (64.72mm,40mm)(64.72mm,43.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D1.3-2(65.7mm,40.75mm) on Top Layer And Track (64.72mm,40mm)(66.68mm,40mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad D1.3-2(65.7mm,40.75mm) on Top Layer And Track (66.68mm,40mm)(66.68mm,43.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad D2.1-1(3.05mm,10.5mm) on Top Layer And Track (2.3mm,11.48mm)(5.7mm,11.48mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D2.1-1(3.05mm,10.5mm) on Top Layer And Track (2.3mm,9.52mm)(2.3mm,11.48mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad D2.1-1(3.05mm,10.5mm) on Top Layer And Track (2.3mm,9.52mm)(5.7mm,9.52mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad D2.1-2(4.95mm,10.5mm) on Top Layer And Track (2.3mm,11.48mm)(5.7mm,11.48mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad D2.1-2(4.95mm,10.5mm) on Top Layer And Track (2.3mm,9.52mm)(5.7mm,9.52mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D2.1-2(4.95mm,10.5mm) on Top Layer And Track (5.7mm,9.52mm)(5.7mm,11.48mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad D2.2-1(72.6mm,9.55mm) on Top Layer And Track (71.62mm,8.8mm)(71.62mm,12.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D2.2-1(72.6mm,9.55mm) on Top Layer And Track (71.62mm,8.8mm)(73.58mm,8.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad D2.2-1(72.6mm,9.55mm) on Top Layer And Track (73.58mm,8.8mm)(73.58mm,12.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D2.2-2(72.6mm,11.45mm) on Top Layer And Track (71.62mm,12.2mm)(73.58mm,12.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad D2.2-2(72.6mm,11.45mm) on Top Layer And Track (71.62mm,8.8mm)(71.62mm,12.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad D2.2-2(72.6mm,11.45mm) on Top Layer And Track (73.58mm,8.8mm)(73.58mm,12.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad D2.3-1(68.4mm,42.65mm) on Top Layer And Track (67.42mm,40mm)(67.42mm,43.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D2.3-1(68.4mm,42.65mm) on Top Layer And Track (67.42mm,43.4mm)(69.38mm,43.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad D2.3-1(68.4mm,42.65mm) on Top Layer And Track (69.38mm,40mm)(69.38mm,43.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad D2.3-2(68.4mm,40.75mm) on Top Layer And Track (67.42mm,40mm)(67.42mm,43.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D2.3-2(68.4mm,40.75mm) on Top Layer And Track (67.42mm,40mm)(69.38mm,40mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad D2.3-2(68.4mm,40.75mm) on Top Layer And Track (69.38mm,40mm)(69.38mm,43.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad D3.3-1(73.8mm,42.65mm) on Top Layer And Track (72.82mm,40mm)(72.82mm,43.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D3.3-1(73.8mm,42.65mm) on Top Layer And Track (72.82mm,43.4mm)(74.78mm,43.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad D3.3-1(73.8mm,42.65mm) on Top Layer And Track (74.78mm,40mm)(74.78mm,43.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad D3.3-2(73.8mm,40.75mm) on Top Layer And Track (72.82mm,40mm)(72.82mm,43.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D3.3-2(73.8mm,40.75mm) on Top Layer And Track (72.82mm,40mm)(74.78mm,40mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad D3.3-2(73.8mm,40.75mm) on Top Layer And Track (74.78mm,40mm)(74.78mm,43.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad D4.3-1(71.1mm,42.65mm) on Top Layer And Track (70.12mm,40mm)(70.12mm,43.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D4.3-1(71.1mm,42.65mm) on Top Layer And Track (70.12mm,43.4mm)(72.08mm,43.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad D4.3-1(71.1mm,42.65mm) on Top Layer And Track (72.08mm,40mm)(72.08mm,43.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad D4.3-2(71.1mm,40.75mm) on Top Layer And Track (70.12mm,40mm)(70.12mm,43.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D4.3-2(71.1mm,40.75mm) on Top Layer And Track (70.12mm,40mm)(72.08mm,40mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad D4.3-2(71.1mm,40.75mm) on Top Layer And Track (72.08mm,40mm)(72.08mm,43.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad EEE1.1-1(4.2mm,37.5mm) on Top Layer And Track (2mm,36.3mm)(3.4mm,36.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad EEE1.1-1(4.2mm,37.5mm) on Top Layer And Track (3.413mm,36.313mm)(3.413mm,36.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad EEE1.1-1(4.2mm,37.5mm) on Top Layer And Track (4.987mm,36.313mm)(4.987mm,36.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad EEE1.1-1(4.2mm,37.5mm) on Top Layer And Track (5mm,36.3mm)(6.4mm,36.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad EEE1.1-2(4.2mm,42.1mm) on Top Layer And Track (0.8mm,43.3mm)(3.4mm,43.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad EEE1.1-2(4.2mm,42.1mm) on Top Layer And Track (1.6mm,41.5mm)(3.4mm,41.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad EEE1.1-2(4.2mm,42.1mm) on Top Layer And Track (3.413mm,41.513mm)(3.413mm,42.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad EEE1.1-2(4.2mm,42.1mm) on Top Layer And Track (3.413mm,42.85mm)(3.413mm,43.287mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad EEE1.1-2(4.2mm,42.1mm) on Top Layer And Track (3.4mm,41.5mm)(3.413mm,41.513mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad EEE1.1-2(4.2mm,42.1mm) on Top Layer And Track (4.987mm,41.513mm)(4.987mm,42.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad EEE1.1-2(4.2mm,42.1mm) on Top Layer And Track (4.987mm,41.513mm)(5mm,41.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad EEE1.1-2(4.2mm,42.1mm) on Top Layer And Track (4.987mm,42.85mm)(4.987mm,43.287mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad EEE1.1-2(4.2mm,42.1mm) on Top Layer And Track (5mm,41.5mm)(6.8mm,41.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad EEE1.1-2(4.2mm,42.1mm) on Top Layer And Track (5mm,43.3mm)(7.6mm,43.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad EEE2.1-1(23.3mm,35.4mm) on Top Layer And Track (21.1mm,34.1mm)(22.5mm,34.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad EEE2.1-1(23.3mm,35.4mm) on Top Layer And Track (22.5mm,34.1mm)(22.5mm,34.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad EEE2.1-1(23.3mm,35.4mm) on Top Layer And Track (24.1mm,34.1mm)(24.1mm,34.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad EEE2.1-1(23.3mm,35.4mm) on Top Layer And Track (24.1mm,34.1mm)(25.5mm,34.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad EEE2.1-2(23.3mm,40mm) on Top Layer And Track (19.9mm,41.3mm)(22.5mm,41.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad EEE2.1-2(23.3mm,40mm) on Top Layer And Track (20.6mm,39.1mm)(22.5mm,39.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad EEE2.1-2(23.3mm,40mm) on Top Layer And Track (22.5mm,39.1mm)(22.5mm,40.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad EEE2.1-2(23.3mm,40mm) on Top Layer And Track (22.5mm,40.7mm)(22.5mm,41.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad EEE2.1-2(23.3mm,40mm) on Top Layer And Track (24.1mm,39.1mm)(24.1mm,40.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad EEE2.1-2(23.3mm,40mm) on Top Layer And Track (24.1mm,39.1mm)(26mm,39.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad EEE2.1-2(23.3mm,40mm) on Top Layer And Track (24.1mm,40.7mm)(24.1mm,41.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad EEE2.1-2(23.3mm,40mm) on Top Layer And Track (24.1mm,41.3mm)(26.7mm,41.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad F1.1-1(4.1mm,41.85mm) on Bottom Layer And Track (2.1mm,36mm)(2.1mm,43mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Pad F1.1-1(4.1mm,41.85mm) on Bottom Layer And Track (2.1mm,43mm)(2.1mm,43.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.231mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad F1.1-1(4.1mm,41.85mm) on Bottom Layer And Track (6.1mm,35.5mm)(6.1mm,43.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad F1.1-2(4.1mm,36.95mm) on Bottom Layer And Track (2.1mm,35.5mm)(2.1mm,36mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad F1.1-2(4.1mm,36.95mm) on Bottom Layer And Track (2.1mm,36mm)(2.1mm,43mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad F1.1-2(4.1mm,36.95mm) on Bottom Layer And Track (6.1mm,35.5mm)(6.1mm,43.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad H1.1-1(8.25mm,19.6mm) on Top Layer And Track (7.65mm,15mm)(7.65mm,17.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad H1.1-1(8.25mm,19.6mm) on Top Layer And Track (7.65mm,21.5mm)(7.65mm,24.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad H1.1-2(17.55mm,19.6mm) on Top Layer And Track (18.15mm,15.1mm)(18.15mm,17.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad H1.1-2(17.55mm,19.6mm) on Top Layer And Track (18.15mm,21.5mm)(18.15mm,24.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad IC1.1-1(21mm,31.8mm) on Top Layer And Track (22.15mm,26.24mm)(22.15mm,32.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad IC1.1-2(21mm,29.5mm) on Top Layer And Track (22.15mm,26.24mm)(22.15mm,32.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad IC1.1-3(21mm,27.2mm) on Top Layer And Track (22.15mm,26.24mm)(22.15mm,32.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad IC1.1-4(26.9mm,29.5mm) on Top Layer And Track (25.75mm,26.24mm)(25.75mm,32.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad IC1.3-1(32.97mm,25.9mm) on Top Layer And Track (28.525mm,24.757mm)(33.605mm,24.757mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad IC1.3-2(31.7mm,25.9mm) on Top Layer And Track (28.525mm,24.757mm)(33.605mm,24.757mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad IC1.3-3(30.43mm,25.9mm) on Top Layer And Track (28.525mm,24.757mm)(33.605mm,24.757mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad IC1.3-4(29.16mm,25.9mm) on Top Layer And Track (28.525mm,24.757mm)(33.605mm,24.757mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P1.3-1(44.33mm,44.1mm) on Multi-Layer And Track (30.615mm,42.9mm)(46.625mm,42.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P1.3-2(40.52mm,44.1mm) on Multi-Layer And Track (30.615mm,42.9mm)(46.625mm,42.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P1.3-3(36.71mm,44.1mm) on Multi-Layer And Track (30.615mm,42.9mm)(46.625mm,42.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P1.3-4(32.9mm,44.1mm) on Multi-Layer And Track (30.615mm,42.9mm)(46.625mm,42.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P2.3-1(60.75mm,6mm) on Bottom Layer And Track (61.4mm,6.9mm)(63mm,6.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P2.3-3(57.75mm,6mm) on Bottom Layer And Track (55.5mm,6.9mm)(57.1mm,6.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P2.3-4(55.7mm,2.3mm) on Bottom Layer And Track (55.5mm,0.4mm)(55.5mm,1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P2.3-4(55.7mm,2.3mm) on Bottom Layer And Track (55.5mm,3.6mm)(55.5mm,6.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad P2.3-4(62.8mm,2.3mm) on Bottom Layer And Track (63mm,0.4mm)(63mm,1.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P2.3-4(62.8mm,2.3mm) on Bottom Layer And Track (63mm,3.6mm)(63mm,6.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P3.2-1(39.3mm,6mm) on Bottom Layer And Track (39.95mm,6.9mm)(41.55mm,6.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P3.2-3(36.3mm,6mm) on Bottom Layer And Track (34.05mm,6.9mm)(35.65mm,6.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P3.2-4(34.25mm,2.3mm) on Bottom Layer And Track (34.05mm,0.4mm)(34.05mm,1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P3.2-4(34.25mm,2.3mm) on Bottom Layer And Track (34.05mm,3.6mm)(34.05mm,6.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad P3.2-4(41.35mm,2.3mm) on Bottom Layer And Track (41.55mm,0.4mm)(41.55mm,1.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P3.2-4(41.35mm,2.3mm) on Bottom Layer And Track (41.55mm,3.6mm)(41.55mm,6.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P3.3-1(49.95mm,6.1mm) on Bottom Layer And Track (50.6mm,7mm)(52.2mm,7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P3.3-3(46.95mm,6.1mm) on Bottom Layer And Track (44.7mm,7mm)(46.3mm,7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P3.3-4(44.9mm,2.4mm) on Bottom Layer And Track (44.7mm,0.5mm)(44.7mm,1.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P3.3-4(44.9mm,2.4mm) on Bottom Layer And Track (44.7mm,3.7mm)(44.7mm,7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad P3.3-4(52mm,2.4mm) on Bottom Layer And Track (52.2mm,0.5mm)(52.2mm,1.15mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P3.3-4(52mm,2.4mm) on Bottom Layer And Track (52.2mm,3.7mm)(52.2mm,7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P4.3-1(36.25mm,6mm) on Top Layer And Track (34mm,6.9mm)(35.6mm,6.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P4.3-3(39.25mm,6mm) on Top Layer And Track (39.9mm,6.9mm)(41.5mm,6.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad P4.3-4(34.2mm,2.3mm) on Top Layer And Track (34mm,0.4mm)(34mm,1.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P4.3-4(34.2mm,2.3mm) on Top Layer And Track (34mm,3.6mm)(34mm,6.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P4.3-4(41.3mm,2.3mm) on Top Layer And Track (41.5mm,0.4mm)(41.5mm,1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P4.3-4(41.3mm,2.3mm) on Top Layer And Track (41.5mm,3.6mm)(41.5mm,6.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P5.3-1(46.15mm,5.9mm) on Top Layer And Track (43.9mm,6.95mm)(45.5mm,6.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P5.3-4(50.65mm,5.9mm) on Top Layer And Track (51.3mm,6.95mm)(52.9mm,6.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad P5.3-5(44.1mm,2.2mm) on Top Layer And Track (43.9mm,0.45mm)(43.9mm,0.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad P5.3-5(44.1mm,2.2mm) on Top Layer And Track (43.9mm,3.45mm)(43.9mm,6.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad P5.3-5(52.7mm,2.2mm) on Top Layer And Track (52.9mm,0.45mm)(52.9mm,0.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad P5.3-5(52.7mm,2.2mm) on Top Layer And Track (52.9mm,3.45mm)(52.9mm,6.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P6.3-1(27.61mm,44.1mm) on Multi-Layer And Track (13.895mm,42.9mm)(29.905mm,42.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P6.3-2(23.8mm,44.1mm) on Multi-Layer And Track (13.895mm,42.9mm)(29.905mm,42.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P6.3-3(19.99mm,44.1mm) on Multi-Layer And Track (13.895mm,42.9mm)(29.905mm,42.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P6.3-4(16.18mm,44.1mm) on Multi-Layer And Track (13.895mm,42.9mm)(29.905mm,42.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P7.3-1(57.8mm,6mm) on Top Layer And Track (55.55mm,6.9mm)(57.15mm,6.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P7.3-3(60.8mm,6mm) on Top Layer And Track (61.45mm,6.9mm)(63.05mm,6.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad P7.3-4(55.75mm,2.3mm) on Top Layer And Track (55.55mm,0.4mm)(55.55mm,1.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P7.3-4(55.75mm,2.3mm) on Top Layer And Track (55.55mm,3.6mm)(55.55mm,6.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P7.3-4(62.85mm,2.3mm) on Top Layer And Track (63.05mm,0.4mm)(63.05mm,1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P7.3-4(62.85mm,2.3mm) on Top Layer And Track (63.05mm,3.6mm)(63.05mm,6.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P8.3-1(61.13mm,44.1mm) on Multi-Layer And Track (47.415mm,42.9mm)(63.425mm,42.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P8.3-2(57.32mm,44.1mm) on Multi-Layer And Track (47.415mm,42.9mm)(63.425mm,42.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P8.3-3(53.51mm,44.1mm) on Multi-Layer And Track (47.415mm,42.9mm)(63.425mm,42.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P8.3-4(49.7mm,44.1mm) on Multi-Layer And Track (47.415mm,42.9mm)(63.425mm,42.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad Q1.2-1(37.1mm,11.4mm) on Top Layer And Track (35.5mm,11.05mm)(36.7mm,11.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.254mm) Between Pad Q1.2-1(37.1mm,11.4mm) on Top Layer And Track (36.7mm,11.05mm)(36.7mm,13.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad Q1.2-2(37.1mm,13.3mm) on Top Layer And Track (35.5mm,13.65mm)(36.7mm,13.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.254mm) Between Pad Q1.2-2(37.1mm,13.3mm) on Top Layer And Track (36.7mm,11.05mm)(36.7mm,13.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.254mm) Between Pad Q1.2-3(35.1mm,12.35mm) on Top Layer And Track (35.5mm,11.05mm)(35.5mm,13.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1.1-1(4.7mm,5.1mm) on Top Layer And Track (2.525mm,4.425mm)(5.275mm,4.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1.1-1(4.7mm,5.1mm) on Top Layer And Track (2.525mm,5.775mm)(5.275mm,5.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1.1-1(4.7mm,5.1mm) on Top Layer And Track (5.275mm,4.425mm)(5.275mm,5.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1.1-2(3.1mm,5.1mm) on Top Layer And Track (2.525mm,4.425mm)(2.525mm,5.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1.1-2(3.1mm,5.1mm) on Top Layer And Track (2.525mm,4.425mm)(5.275mm,4.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1.1-2(3.1mm,5.1mm) on Top Layer And Track (2.525mm,5.775mm)(5.275mm,5.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1.2-1(47.7mm,16.8mm) on Top Layer And Track (47.025mm,14.625mm)(47.025mm,17.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1.2-1(47.7mm,16.8mm) on Top Layer And Track (47.025mm,17.375mm)(48.375mm,17.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1.2-1(47.7mm,16.8mm) on Top Layer And Track (48.375mm,14.625mm)(48.375mm,17.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1.2-2(47.7mm,15.2mm) on Top Layer And Track (47.025mm,14.625mm)(47.025mm,17.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1.2-2(47.7mm,15.2mm) on Top Layer And Track (47.025mm,14.625mm)(48.375mm,14.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1.2-2(47.7mm,15.2mm) on Top Layer And Track (48.375mm,14.625mm)(48.375mm,17.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1.3-1(28.6mm,17.2mm) on Top Layer And Track (28.025mm,16.525mm)(28.025mm,17.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1.3-1(28.6mm,17.2mm) on Top Layer And Track (28.025mm,16.525mm)(30.775mm,16.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1.3-1(28.6mm,17.2mm) on Top Layer And Track (28.025mm,17.875mm)(30.775mm,17.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1.3-2(30.2mm,17.2mm) on Top Layer And Track (28.025mm,16.525mm)(30.775mm,16.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1.3-2(30.2mm,17.2mm) on Top Layer And Track (28.025mm,17.875mm)(30.775mm,17.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1.3-2(30.2mm,17.2mm) on Top Layer And Track (30.775mm,16.525mm)(30.775mm,17.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10.3-1(35mm,26.9mm) on Top Layer And Track (34.425mm,26.225mm)(34.425mm,27.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10.3-1(35mm,26.9mm) on Top Layer And Track (34.425mm,26.225mm)(37.175mm,26.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10.3-1(35mm,26.9mm) on Top Layer And Track (34.425mm,27.575mm)(37.175mm,27.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10.3-2(36.6mm,26.9mm) on Top Layer And Track (34.425mm,26.225mm)(37.175mm,26.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10.3-2(36.6mm,26.9mm) on Top Layer And Track (34.425mm,27.575mm)(37.175mm,27.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10.3-2(36.6mm,26.9mm) on Top Layer And Track (37.175mm,26.225mm)(37.175mm,27.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R11.3-1(34.9mm,24.4mm) on Top Layer And Track (34.325mm,23.725mm)(34.325mm,25.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R11.3-1(34.9mm,24.4mm) on Top Layer And Track (34.325mm,23.725mm)(37.075mm,23.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R11.3-1(34.9mm,24.4mm) on Top Layer And Track (34.325mm,25.075mm)(37.075mm,25.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R11.3-2(36.5mm,24.4mm) on Top Layer And Track (34.325mm,23.725mm)(37.075mm,23.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R11.3-2(36.5mm,24.4mm) on Top Layer And Track (34.325mm,25.075mm)(37.075mm,25.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R11.3-2(36.5mm,24.4mm) on Top Layer And Track (37.075mm,23.725mm)(37.075mm,25.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12.3-1(51.7mm,23.4mm) on Top Layer And Track (51.025mm,22.825mm)(51.025mm,25.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12.3-1(51.7mm,23.4mm) on Top Layer And Track (51.025mm,22.825mm)(52.375mm,22.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12.3-1(51.7mm,23.4mm) on Top Layer And Track (52.375mm,22.825mm)(52.375mm,25.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12.3-2(51.7mm,25mm) on Top Layer And Track (51.025mm,22.825mm)(51.025mm,25.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12.3-2(51.7mm,25mm) on Top Layer And Track (51.025mm,25.575mm)(52.375mm,25.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12.3-2(51.7mm,25mm) on Top Layer And Track (52.375mm,22.825mm)(52.375mm,25.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13.3-1(61.1mm,30.5mm) on Top Layer And Track (60.525mm,29.825mm)(60.525mm,31.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13.3-1(61.1mm,30.5mm) on Top Layer And Track (60.525mm,29.825mm)(63.275mm,29.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13.3-1(61.1mm,30.5mm) on Top Layer And Track (60.525mm,31.175mm)(63.275mm,31.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13.3-2(62.7mm,30.5mm) on Top Layer And Track (60.525mm,29.825mm)(63.275mm,29.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13.3-2(62.7mm,30.5mm) on Top Layer And Track (60.525mm,31.175mm)(63.275mm,31.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13.3-2(62.7mm,30.5mm) on Top Layer And Track (63.275mm,29.825mm)(63.275mm,31.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14.3-1(61.1mm,33.1mm) on Top Layer And Track (60.525mm,32.425mm)(60.525mm,33.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14.3-1(61.1mm,33.1mm) on Top Layer And Track (60.525mm,32.425mm)(63.275mm,32.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14.3-1(61.1mm,33.1mm) on Top Layer And Track (60.525mm,33.775mm)(63.275mm,33.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14.3-2(62.7mm,33.1mm) on Top Layer And Track (60.525mm,32.425mm)(63.275mm,32.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14.3-2(62.7mm,33.1mm) on Top Layer And Track (60.525mm,33.775mm)(63.275mm,33.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14.3-2(62.7mm,33.1mm) on Top Layer And Track (63.275mm,32.425mm)(63.275mm,33.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R15.3-1(61.2mm,25.1mm) on Top Layer And Track (60.625mm,24.425mm)(60.625mm,25.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R15.3-1(61.2mm,25.1mm) on Top Layer And Track (60.625mm,24.425mm)(63.375mm,24.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R15.3-1(61.2mm,25.1mm) on Top Layer And Track (60.625mm,25.775mm)(63.375mm,25.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R15.3-2(62.8mm,25.1mm) on Top Layer And Track (60.625mm,24.425mm)(63.375mm,24.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R15.3-2(62.8mm,25.1mm) on Top Layer And Track (60.625mm,25.775mm)(63.375mm,25.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R15.3-2(62.8mm,25.1mm) on Top Layer And Track (63.375mm,24.425mm)(63.375mm,25.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R16.3-1(61.2mm,27.8mm) on Top Layer And Track (60.625mm,27.125mm)(60.625mm,28.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R16.3-1(61.2mm,27.8mm) on Top Layer And Track (60.625mm,27.125mm)(63.375mm,27.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R16.3-1(61.2mm,27.8mm) on Top Layer And Track (60.625mm,28.475mm)(63.375mm,28.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R16.3-2(62.8mm,27.8mm) on Top Layer And Track (60.625mm,27.125mm)(63.375mm,27.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R16.3-2(62.8mm,27.8mm) on Top Layer And Track (60.625mm,28.475mm)(63.375mm,28.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R16.3-2(62.8mm,27.8mm) on Top Layer And Track (63.375mm,27.125mm)(63.375mm,28.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2.1-1(3.1mm,7.6mm) on Top Layer And Track (2.525mm,6.925mm)(2.525mm,8.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2.1-1(3.1mm,7.6mm) on Top Layer And Track (2.525mm,6.925mm)(5.275mm,6.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2.1-1(3.1mm,7.6mm) on Top Layer And Track (2.525mm,8.275mm)(5.275mm,8.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2.1-2(4.7mm,7.6mm) on Top Layer And Track (2.525mm,6.925mm)(5.275mm,6.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2.1-2(4.7mm,7.6mm) on Top Layer And Track (2.525mm,8.275mm)(5.275mm,8.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2.1-2(4.7mm,7.6mm) on Top Layer And Track (5.275mm,6.925mm)(5.275mm,8.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2.2-1(51.7mm,28.5mm) on Top Layer And Track (51.025mm,26.325mm)(51.025mm,29.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2.2-1(51.7mm,28.5mm) on Top Layer And Track (51.025mm,29.075mm)(52.375mm,29.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2.2-1(51.7mm,28.5mm) on Top Layer And Track (52.375mm,26.325mm)(52.375mm,29.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2.2-2(51.7mm,26.9mm) on Top Layer And Track (51.025mm,26.325mm)(51.025mm,29.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2.2-2(51.7mm,26.9mm) on Top Layer And Track (51.025mm,26.325mm)(52.375mm,26.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2.2-2(51.7mm,26.9mm) on Top Layer And Track (52.375mm,26.325mm)(52.375mm,29.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2.3-1(37.4mm,35.9mm) on Top Layer And Track (36.725mm,35.325mm)(36.725mm,38.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2.3-1(37.4mm,35.9mm) on Top Layer And Track (36.725mm,35.325mm)(38.075mm,35.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2.3-1(37.4mm,35.9mm) on Top Layer And Track (38.075mm,35.325mm)(38.075mm,38.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2.3-2(37.4mm,37.5mm) on Top Layer And Track (36.725mm,35.325mm)(36.725mm,38.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2.3-2(37.4mm,37.5mm) on Top Layer And Track (36.725mm,38.075mm)(38.075mm,38.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2.3-2(37.4mm,37.5mm) on Top Layer And Track (38.075mm,35.325mm)(38.075mm,38.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3.1-1(3.1mm,2.7mm) on Top Layer And Track (2.525mm,2.025mm)(2.525mm,3.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3.1-1(3.1mm,2.7mm) on Top Layer And Track (2.525mm,2.025mm)(5.275mm,2.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3.1-1(3.1mm,2.7mm) on Top Layer And Track (2.525mm,3.375mm)(5.275mm,3.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3.1-2(4.7mm,2.7mm) on Top Layer And Track (2.525mm,2.025mm)(5.275mm,2.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3.1-2(4.7mm,2.7mm) on Top Layer And Track (2.525mm,3.375mm)(5.275mm,3.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3.1-2(4.7mm,2.7mm) on Top Layer And Track (5.275mm,2.025mm)(5.275mm,3.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3.2-1(51mm,17mm) on Top Layer And Track (50.325mm,16.425mm)(50.325mm,19.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3.2-1(51mm,17mm) on Top Layer And Track (50.325mm,16.425mm)(51.675mm,16.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3.2-1(51mm,17mm) on Top Layer And Track (51.675mm,16.425mm)(51.675mm,19.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3.2-2(51mm,18.6mm) on Top Layer And Track (50.325mm,16.425mm)(50.325mm,19.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3.2-2(51mm,18.6mm) on Top Layer And Track (50.325mm,19.175mm)(51.675mm,19.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3.2-2(51mm,18.6mm) on Top Layer And Track (51.675mm,16.425mm)(51.675mm,19.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3.3-1(40.2mm,36mm) on Top Layer And Track (39.525mm,35.425mm)(39.525mm,38.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3.3-1(40.2mm,36mm) on Top Layer And Track (39.525mm,35.425mm)(40.875mm,35.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3.3-1(40.2mm,36mm) on Top Layer And Track (40.875mm,35.425mm)(40.875mm,38.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3.3-2(40.2mm,37.6mm) on Top Layer And Track (39.525mm,35.425mm)(39.525mm,38.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3.3-2(40.2mm,37.6mm) on Top Layer And Track (39.525mm,38.175mm)(40.875mm,38.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3.3-2(40.2mm,37.6mm) on Top Layer And Track (40.875mm,35.425mm)(40.875mm,38.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4.2-1(34.9mm,21.1mm) on Top Layer And Track (34.325mm,20.425mm)(34.325mm,21.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4.2-1(34.9mm,21.1mm) on Top Layer And Track (34.325mm,20.425mm)(37.075mm,20.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4.2-1(34.9mm,21.1mm) on Top Layer And Track (34.325mm,21.775mm)(37.075mm,21.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4.2-2(36.5mm,21.1mm) on Top Layer And Track (34.325mm,20.425mm)(37.075mm,20.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4.2-2(36.5mm,21.1mm) on Top Layer And Track (34.325mm,21.775mm)(37.075mm,21.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4.2-2(36.5mm,21.1mm) on Top Layer And Track (37.075mm,20.425mm)(37.075mm,21.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4.3-1(38.3mm,17.4mm) on Top Layer And Track (37.625mm,15.225mm)(37.625mm,17.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4.3-1(38.3mm,17.4mm) on Top Layer And Track (37.625mm,17.975mm)(38.975mm,17.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4.3-1(38.3mm,17.4mm) on Top Layer And Track (38.975mm,15.225mm)(38.975mm,17.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4.3-2(38.3mm,15.8mm) on Top Layer And Track (37.625mm,15.225mm)(37.625mm,17.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4.3-2(38.3mm,15.8mm) on Top Layer And Track (37.625mm,15.225mm)(38.975mm,15.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4.3-2(38.3mm,15.8mm) on Top Layer And Track (38.975mm,15.225mm)(38.975mm,17.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R5.2-1(36.6mm,32.9mm) on Top Layer And Track (34.425mm,32.225mm)(37.175mm,32.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R5.2-1(36.6mm,32.9mm) on Top Layer And Track (34.425mm,33.575mm)(37.175mm,33.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R5.2-1(36.6mm,32.9mm) on Top Layer And Track (37.175mm,32.225mm)(37.175mm,33.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R5.2-2(35mm,32.9mm) on Top Layer And Track (34.425mm,32.225mm)(34.425mm,33.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R5.2-2(35mm,32.9mm) on Top Layer And Track (34.425mm,32.225mm)(37.175mm,32.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R5.2-2(35mm,32.9mm) on Top Layer And Track (34.425mm,33.575mm)(37.175mm,33.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R5.3-1(36.1mm,17.4mm) on Top Layer And Track (35.425mm,15.225mm)(35.425mm,17.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R5.3-1(36.1mm,17.4mm) on Top Layer And Track (35.425mm,17.975mm)(36.775mm,17.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R5.3-1(36.1mm,17.4mm) on Top Layer And Track (36.775mm,15.225mm)(36.775mm,17.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R5.3-2(36.1mm,15.8mm) on Top Layer And Track (35.425mm,15.225mm)(35.425mm,17.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R5.3-2(36.1mm,15.8mm) on Top Layer And Track (35.425mm,15.225mm)(36.775mm,15.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R5.3-2(36.1mm,15.8mm) on Top Layer And Track (36.775mm,15.225mm)(36.775mm,17.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6.2-1(64.9mm,11.3mm) on Top Layer And Track (64.225mm,11.875mm)(65.575mm,11.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6.2-1(64.9mm,11.3mm) on Top Layer And Track (64.225mm,9.125mm)(64.225mm,11.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6.2-1(64.9mm,11.3mm) on Top Layer And Track (65.575mm,9.125mm)(65.575mm,11.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6.2-2(64.9mm,9.7mm) on Top Layer And Track (64.225mm,9.125mm)(64.225mm,11.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6.2-2(64.9mm,9.7mm) on Top Layer And Track (64.225mm,9.125mm)(65.575mm,9.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6.2-2(64.9mm,9.7mm) on Top Layer And Track (65.575mm,9.125mm)(65.575mm,11.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6.3-1(33mm,30.8mm) on Top Layer And Track (32.325mm,28.625mm)(32.325mm,31.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6.3-1(33mm,30.8mm) on Top Layer And Track (32.325mm,31.375mm)(33.675mm,31.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6.3-1(33mm,30.8mm) on Top Layer And Track (33.675mm,28.625mm)(33.675mm,31.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6.3-2(33mm,29.2mm) on Top Layer And Track (32.325mm,28.625mm)(32.325mm,31.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6.3-2(33mm,29.2mm) on Top Layer And Track (32.325mm,28.625mm)(33.675mm,28.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6.3-2(33mm,29.2mm) on Top Layer And Track (33.675mm,28.625mm)(33.675mm,31.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7.2-1(70.2mm,11.3mm) on Top Layer And Track (69.525mm,11.875mm)(70.875mm,11.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7.2-1(70.2mm,11.3mm) on Top Layer And Track (69.525mm,9.125mm)(69.525mm,11.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7.2-1(70.2mm,11.3mm) on Top Layer And Track (70.875mm,9.125mm)(70.875mm,11.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7.2-2(70.2mm,9.7mm) on Top Layer And Track (69.525mm,9.125mm)(69.525mm,11.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7.2-2(70.2mm,9.7mm) on Top Layer And Track (69.525mm,9.125mm)(70.875mm,9.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7.2-2(70.2mm,9.7mm) on Top Layer And Track (70.875mm,9.125mm)(70.875mm,11.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7.3-1(31.2mm,30.8mm) on Top Layer And Track (30.525mm,28.625mm)(30.525mm,31.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7.3-1(31.2mm,30.8mm) on Top Layer And Track (30.525mm,31.375mm)(31.875mm,31.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7.3-1(31.2mm,30.8mm) on Top Layer And Track (31.875mm,28.625mm)(31.875mm,31.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7.3-2(31.2mm,29.2mm) on Top Layer And Track (30.525mm,28.625mm)(30.525mm,31.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7.3-2(31.2mm,29.2mm) on Top Layer And Track (30.525mm,28.625mm)(31.875mm,28.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7.3-2(31.2mm,29.2mm) on Top Layer And Track (31.875mm,28.625mm)(31.875mm,31.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8.3-1(29.4mm,30.8mm) on Top Layer And Track (28.725mm,28.625mm)(28.725mm,31.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8.3-1(29.4mm,30.8mm) on Top Layer And Track (28.725mm,31.375mm)(30.075mm,31.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8.3-1(29.4mm,30.8mm) on Top Layer And Track (30.075mm,28.625mm)(30.075mm,31.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8.3-2(29.4mm,29.2mm) on Top Layer And Track (28.725mm,28.625mm)(28.725mm,31.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8.3-2(29.4mm,29.2mm) on Top Layer And Track (28.725mm,28.625mm)(30.075mm,28.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8.3-2(29.4mm,29.2mm) on Top Layer And Track (30.075mm,28.625mm)(30.075mm,31.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9.3-1(35mm,29.8mm) on Top Layer And Track (34.425mm,29.125mm)(34.425mm,30.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9.3-1(35mm,29.8mm) on Top Layer And Track (34.425mm,29.125mm)(37.175mm,29.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9.3-1(35mm,29.8mm) on Top Layer And Track (34.425mm,30.475mm)(37.175mm,30.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9.3-2(36.6mm,29.8mm) on Top Layer And Track (34.425mm,29.125mm)(37.175mm,29.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9.3-2(36.6mm,29.8mm) on Top Layer And Track (34.425mm,30.475mm)(37.175mm,30.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9.3-2(36.6mm,29.8mm) on Top Layer And Track (37.175mm,29.125mm)(37.175mm,30.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad S1.2-1(2.85mm,14.3mm) on Top Layer And Track (2.375mm,15.1mm)(2.375mm,18.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad S1.2-1(2.85mm,14.3mm) on Top Layer And Track (3.475mm,14.3mm)(4.475mm,14.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad S1.2-2(5.1mm,14.3mm) on Top Layer And Track (3.475mm,14.3mm)(4.475mm,14.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad S1.2-2(5.1mm,14.3mm) on Top Layer And Track (5.575mm,15.1mm)(5.575mm,18.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad S1.2-3(5.1mm,18.9mm) on Top Layer And Track (3.475mm,18.9mm)(4.475mm,18.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad S1.2-3(5.1mm,18.9mm) on Top Layer And Track (5.575mm,15.1mm)(5.575mm,18.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad S1.2-4(2.85mm,18.9mm) on Top Layer And Track (2.375mm,15.1mm)(2.375mm,18.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad S1.2-4(2.85mm,18.9mm) on Top Layer And Track (3.475mm,18.9mm)(4.475mm,18.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad S2.2-1(2.975mm,21mm) on Top Layer And Track (2.5mm,21.8mm)(2.5mm,24.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad S2.2-1(2.975mm,21mm) on Top Layer And Track (3.6mm,21mm)(4.6mm,21mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad S2.2-2(5.225mm,21mm) on Top Layer And Track (3.6mm,21mm)(4.6mm,21mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad S2.2-2(5.225mm,21mm) on Top Layer And Track (5.7mm,21.8mm)(5.7mm,24.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad S2.2-3(5.225mm,25.6mm) on Top Layer And Track (3.6mm,25.6mm)(4.6mm,25.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad S2.2-3(5.225mm,25.6mm) on Top Layer And Track (5.7mm,21.8mm)(5.7mm,24.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad S2.2-4(2.975mm,25.6mm) on Top Layer And Track (2.5mm,21.8mm)(2.5mm,24.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad S2.2-4(2.975mm,25.6mm) on Top Layer And Track (3.6mm,25.6mm)(4.6mm,25.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad U1.1-1(10.3mm,27.363mm) on Top Layer And Track (10.7mm,28.7mm)(10.7mm,31.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad U1.1-1(10.3mm,27.363mm) on Top Layer And Track (9.9mm,28.7mm)(9.9mm,31.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad U1.1-2(12mm,27.363mm) on Top Layer And Track (11.6mm,28.7mm)(11.6mm,31.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad U1.1-2(12mm,27.363mm) on Top Layer And Track (12.4mm,28.7mm)(12.4mm,31.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad U1.1-3(13.705mm,27.363mm) on Top Layer And Track (13.3mm,28.7mm)(13.3mm,31.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad U1.1-3(13.705mm,27.363mm) on Top Layer And Track (14.1mm,28.7mm)(14.1mm,31.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad U1.1-4(15.4mm,27.363mm) on Top Layer And Track (15.8mm,28.7mm)(15.8mm,31.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad U1.1-4(15.4mm,27.363mm) on Top Layer And Track (15mm,28.7mm)(15mm,31.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad U1.1-5(17.1mm,27.363mm) on Top Layer And Track (16.7mm,28.7mm)(16.7mm,31.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad U1.1-5(17.1mm,27.363mm) on Top Layer And Track (17.5mm,28.7mm)(17.5mm,31.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U1.2-1(41.65mm,21.875mm) on Top Layer And Track (40.95mm,23.45mm)(41.75mm,22.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U1.2-1(41.65mm,21.875mm) on Top Layer And Track (41.75mm,22.65mm)(47.85mm,22.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U1.2-10(46.15mm,21.875mm) on Top Layer And Track (41.75mm,22.65mm)(47.85mm,22.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U1.2-11(46.65mm,21.875mm) on Top Layer And Track (41.75mm,22.65mm)(47.85mm,22.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U1.2-12(47.15mm,21.875mm) on Top Layer And Track (41.75mm,22.65mm)(47.85mm,22.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U1.2-13(48.625mm,23.35mm) on Top Layer And Track (47.85mm,22.65mm)(47.85mm,29.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U1.2-14(48.625mm,23.85mm) on Top Layer And Track (47.85mm,22.65mm)(47.85mm,29.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U1.2-15(48.625mm,24.35mm) on Top Layer And Track (47.85mm,22.65mm)(47.85mm,29.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U1.2-16(48.625mm,24.85mm) on Top Layer And Track (47.85mm,22.65mm)(47.85mm,29.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U1.2-17(48.625mm,25.35mm) on Top Layer And Track (47.85mm,22.65mm)(47.85mm,29.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U1.2-18(48.625mm,25.85mm) on Top Layer And Track (47.85mm,22.65mm)(47.85mm,29.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U1.2-19(48.625mm,26.35mm) on Top Layer And Track (47.85mm,22.65mm)(47.85mm,29.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad U1.2-2(42.15mm,21.875mm) on Top Layer And Track (40.95mm,23.45mm)(41.75mm,22.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U1.2-2(42.15mm,21.875mm) on Top Layer And Track (41.75mm,22.65mm)(47.85mm,22.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U1.2-20(48.625mm,26.85mm) on Top Layer And Track (47.85mm,22.65mm)(47.85mm,29.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U1.2-21(48.625mm,27.35mm) on Top Layer And Track (47.85mm,22.65mm)(47.85mm,29.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U1.2-22(48.625mm,27.85mm) on Top Layer And Track (47.85mm,22.65mm)(47.85mm,29.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U1.2-23(48.625mm,28.35mm) on Top Layer And Track (47.85mm,22.65mm)(47.85mm,29.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U1.2-24(48.625mm,28.85mm) on Top Layer And Track (47.85mm,22.65mm)(47.85mm,29.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U1.2-25(47.15mm,30.325mm) on Top Layer And Track (40.95mm,29.55mm)(47.85mm,29.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U1.2-26(46.65mm,30.325mm) on Top Layer And Track (40.95mm,29.55mm)(47.85mm,29.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U1.2-27(46.15mm,30.325mm) on Top Layer And Track (40.95mm,29.55mm)(47.85mm,29.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U1.2-28(45.65mm,30.325mm) on Top Layer And Track (40.95mm,29.55mm)(47.85mm,29.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U1.2-29(45.15mm,30.325mm) on Top Layer And Track (40.95mm,29.55mm)(47.85mm,29.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U1.2-3(42.65mm,21.875mm) on Top Layer And Track (41.75mm,22.65mm)(47.85mm,22.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U1.2-30(44.65mm,30.325mm) on Top Layer And Track (40.95mm,29.55mm)(47.85mm,29.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U1.2-31(44.15mm,30.325mm) on Top Layer And Track (40.95mm,29.55mm)(47.85mm,29.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U1.2-32(43.65mm,30.325mm) on Top Layer And Track (40.95mm,29.55mm)(47.85mm,29.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U1.2-33(43.15mm,30.325mm) on Top Layer And Track (40.95mm,29.55mm)(47.85mm,29.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U1.2-34(42.65mm,30.325mm) on Top Layer And Track (40.95mm,29.55mm)(47.85mm,29.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U1.2-35(42.15mm,30.325mm) on Top Layer And Track (40.95mm,29.55mm)(47.85mm,29.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U1.2-36(41.65mm,30.325mm) on Top Layer And Track (40.95mm,29.55mm)(47.85mm,29.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U1.2-37(40.175mm,28.85mm) on Top Layer And Track (40.95mm,23.45mm)(40.95mm,29.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U1.2-38(40.175mm,28.35mm) on Top Layer And Track (40.95mm,23.45mm)(40.95mm,29.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U1.2-39(40.175mm,27.85mm) on Top Layer And Track (40.95mm,23.45mm)(40.95mm,29.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U1.2-4(43.15mm,21.875mm) on Top Layer And Track (41.75mm,22.65mm)(47.85mm,22.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U1.2-40(40.175mm,27.35mm) on Top Layer And Track (40.95mm,23.45mm)(40.95mm,29.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U1.2-41(40.175mm,26.85mm) on Top Layer And Track (40.95mm,23.45mm)(40.95mm,29.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U1.2-42(40.175mm,26.35mm) on Top Layer And Track (40.95mm,23.45mm)(40.95mm,29.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U1.2-43(40.175mm,25.85mm) on Top Layer And Track (40.95mm,23.45mm)(40.95mm,29.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U1.2-44(40.175mm,25.35mm) on Top Layer And Track (40.95mm,23.45mm)(40.95mm,29.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U1.2-45(40.175mm,24.85mm) on Top Layer And Track (40.95mm,23.45mm)(40.95mm,29.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U1.2-46(40.175mm,24.35mm) on Top Layer And Track (40.95mm,23.45mm)(40.95mm,29.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U1.2-47(40.175mm,23.85mm) on Top Layer And Track (40.95mm,23.45mm)(40.95mm,29.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad U1.2-47(40.175mm,23.85mm) on Top Layer And Track (40.95mm,23.45mm)(41.75mm,22.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U1.2-48(40.175mm,23.35mm) on Top Layer And Track (40.95mm,23.45mm)(40.95mm,29.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U1.2-48(40.175mm,23.35mm) on Top Layer And Track (40.95mm,23.45mm)(41.75mm,22.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U1.2-5(43.65mm,21.875mm) on Top Layer And Track (41.75mm,22.65mm)(47.85mm,22.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U1.2-6(44.15mm,21.875mm) on Top Layer And Track (41.75mm,22.65mm)(47.85mm,22.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U1.2-7(44.65mm,21.875mm) on Top Layer And Track (41.75mm,22.65mm)(47.85mm,22.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U1.2-8(45.15mm,21.875mm) on Top Layer And Track (41.75mm,22.65mm)(47.85mm,22.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U1.2-9(45.65mm,21.875mm) on Top Layer And Track (41.75mm,22.65mm)(47.85mm,22.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
Rule Violations :472

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "UNMEI" (41.564mm,21.4mm) on Bottom Overlay And Track (41.3mm,21.4mm)(41.3mm,25.3mm) on Bottom Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.205mm < 0.254mm) Between Text "UNMEI" (41.564mm,21.4mm) on Bottom Overlay And Track (42.7mm,21.4mm)(42.7mm,25.3mm) on Bottom Overlay Silk Text to Silk Clearance [0.205mm]
Rule Violations :2

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 528
Waived Violations : 0
Time Elapsed        : 00:00:02