{"vcs1":{"timestamp_begin":1683065825.319495266, "rt":0.57, "ut":0.28, "st":0.13}}
{"vcselab":{"timestamp_begin":1683065825.951161037, "rt":0.42, "ut":0.22, "st":0.11}}
{"link":{"timestamp_begin":1683065826.433414650, "rt":0.24, "ut":0.09, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1683065824.955184017}
{"VCS_COMP_START_TIME": 1683065824.955184017}
{"VCS_COMP_END_TIME": 1683065826.752065827}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -debug TuringMachine_test.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 341008}}
{"stitch_vcselab": {"peak_mem": 238996}}
