#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Dec 11 01:39:45 2025
# Process ID: 30236
# Current directory: C:/snn_1206/snn_1206.runs/synth_1
# Command line: vivado.exe -log FMC_LCD_test_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source FMC_LCD_test_top.tcl
# Log file: C:/snn_1206/snn_1206.runs/synth_1/FMC_LCD_test_top.vds
# Journal file: C:/snn_1206/snn_1206.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source FMC_LCD_test_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/snn_1206/snn_ip/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top FMC_LCD_test_top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21796 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 845.832 ; gain = 234.266
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FMC_LCD_test_top' [C:/snn_1206/snn_1206.srcs/sources_1/imports/1.HDL_Design/FMC_LCD_test_top.v:25]
	Parameter IMG_HSIZE bound to: 1920 - type: integer 
	Parameter IMG_VSIZE bound to: 1080 - type: integer 
	Parameter CAM_BIT_WIDTH bound to: 10 - type: integer 
	Parameter LCD_IMG_HSIZE bound to: 800 - type: integer 
	Parameter LCD_IMG_VSIZE bound to: 480 - type: integer 
	Parameter LCD_BPP bound to: 16 - type: integer 
	Parameter LCD_Tvw bound to: 12'b000000001010 
	Parameter LCD_Tvbp bound to: 12'b000000010111 
	Parameter LCD_Tvfp bound to: 12'b000000010110 
	Parameter LCD_Tvdw bound to: 12'b000111100000 
	Parameter LCD_Thw bound to: 12'b000000010100 
	Parameter LCD_Thbp bound to: 12'b000000101110 
	Parameter LCD_Thfp bound to: 12'b000011010010 
	Parameter LCD_Thdw bound to: 12'b001100100000 
	Parameter LCD_BIT_WIDTH bound to: 24 - type: integer 
	Parameter M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter MAXIMUM_BURST_LEN bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter RST_ACTIVE_HIGH bound to: 1 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b0 
	Parameter INV_DEF_VAL bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1226]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (1#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (2#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
ERROR: [Synth 8-439] module 'CAM_mclk_GEN' not found [C:/snn_1206/snn_1206.srcs/sources_1/imports/1.HDL_Design/FMC_LCD_test_top.v:530]
ERROR: [Synth 8-6156] failed synthesizing module 'FMC_LCD_test_top' [C:/snn_1206/snn_1206.srcs/sources_1/imports/1.HDL_Design/FMC_LCD_test_top.v:25]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 921.203 ; gain = 309.637
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Thu Dec 11 01:40:17 2025...
