// Seed: 340839641
module module_0 (
    input uwire id_0
);
  uwire id_2, id_3, id_4;
  assign id_2 = 1;
  wire id_5;
  tri  id_6;
  assign module_1.type_7 = 0;
  if (id_2) parameter id_7 = -1 == id_4;
  if (1 + id_6) begin : LABEL_0
    assign id_4 = 1;
  end else parameter id_8 = -1'b0;
  wire id_9;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    input wor id_2,
    output wand id_3,
    input supply0 id_4,
    output wand id_5
);
  assign id_3.id_2 = id_1;
  xnor primCall (id_3, id_1, id_4, id_0);
  assign id_5 = ~1;
  assign id_5 = 1'b0;
  module_0 modCall_1 (id_2);
endmodule
