// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _matrixMul_HH_
#define _matrixMul_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "matrixMul_matrixMul_SNC_7.h"
#include "matrixMul_matrixMul_TRN_6.h"
#include "matrixMul_matrixMul_TRN_10_wrapper.h"
#include "matrixMul_Csub_block_block0.h"

namespace ap_rtl {

struct matrixMul : public sc_module {
    // Port declarations 41
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > C_req_din;
    sc_in< sc_logic > C_req_full_n;
    sc_out< sc_logic > C_req_write;
    sc_in< sc_logic > C_rsp_empty_n;
    sc_out< sc_logic > C_rsp_read;
    sc_out< sc_lv<32> > C_address;
    sc_in< sc_lv<32> > C_datain;
    sc_out< sc_lv<32> > C_dataout;
    sc_out< sc_lv<32> > C_size;
    sc_out< sc_logic > A_req_din;
    sc_in< sc_logic > A_req_full_n;
    sc_out< sc_logic > A_req_write;
    sc_in< sc_logic > A_rsp_empty_n;
    sc_out< sc_logic > A_rsp_read;
    sc_out< sc_lv<32> > A_address;
    sc_in< sc_lv<32> > A_datain;
    sc_out< sc_lv<32> > A_dataout;
    sc_out< sc_lv<32> > A_size;
    sc_out< sc_logic > B_req_din;
    sc_in< sc_logic > B_req_full_n;
    sc_out< sc_logic > B_req_write;
    sc_in< sc_logic > B_rsp_empty_n;
    sc_out< sc_logic > B_rsp_read;
    sc_out< sc_lv<32> > B_address;
    sc_in< sc_lv<32> > B_datain;
    sc_out< sc_lv<32> > B_dataout;
    sc_out< sc_lv<32> > B_size;
    sc_in< sc_lv<32> > wA;
    sc_in< sc_lv<32> > wB;
    sc_in< sc_lv<32> > gridDim_x;
    sc_in< sc_lv<32> > gridDim_y;
    sc_in< sc_lv<32> > gridDim_z;
    sc_in< sc_lv<32> > blockDim_x;
    sc_in< sc_lv<32> > blockDim_y;
    sc_in< sc_lv<32> > blockDim_z;


    // Module declarations
    matrixMul(sc_module_name name);
    SC_HAS_PROCESS(matrixMul);

    ~matrixMul();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    matrixMul_Csub_block_block0* Csub_block_block0_U;
    matrixMul_Csub_block_block0* As_U;
    matrixMul_Csub_block_block0* Bs_U;
    matrixMul_matrixMul_SNC_7* grp_matrixMul_matrixMul_SNC_7_fu_239;
    matrixMul_matrixMul_TRN_6* grp_matrixMul_matrixMul_TRN_6_fu_249;
    matrixMul_matrixMul_TRN_10_wrapper* grp_matrixMul_matrixMul_TRN_10_wrapper_fu_268;
    sc_signal< sc_lv<11> > ap_CS_fsm;
    sc_signal< sc_logic > ap_sig_cseq_ST_st1_fsm_0;
    sc_signal< bool > ap_sig_26;
    sc_signal< sc_lv<32> > bStep_block0_fu_280_p2;
    sc_signal< sc_lv<32> > bStep_block0_reg_477;
    sc_signal< sc_lv<32> > next_mul2_fu_286_p2;
    sc_signal< sc_lv<32> > next_mul2_reg_482;
    sc_signal< sc_logic > ap_sig_cseq_ST_st2_fsm_1;
    sc_signal< bool > ap_sig_106;
    sc_signal< sc_lv<32> > next_mul_fu_291_p2;
    sc_signal< sc_lv<32> > next_mul_reg_487;
    sc_signal< sc_lv<32> > blockIdx_loop_y_fu_301_p2;
    sc_signal< sc_lv<32> > blockIdx_loop_y_reg_495;
    sc_signal< sc_lv<32> > a_block0_2_fu_307_p2;
    sc_signal< sc_lv<32> > a_block0_2_reg_500;
    sc_signal< sc_lv<1> > tmp_s_fu_296_p2;
    sc_signal< sc_lv<32> > aEnd_block0_fu_319_p2;
    sc_signal< sc_lv<32> > aEnd_block0_reg_505;
    sc_signal< sc_lv<32> > tmp_17_fu_329_p2;
    sc_signal< sc_lv<32> > tmp_17_reg_513;
    sc_signal< sc_logic > ap_sig_cseq_ST_st3_fsm_2;
    sc_signal< bool > ap_sig_127;
    sc_signal< sc_lv<32> > b_block0_2_fu_335_p2;
    sc_signal< sc_lv<32> > b_block0_2_reg_518;
    sc_signal< sc_lv<1> > tmp_16_fu_324_p2;
    sc_signal< sc_lv<32> > threadIdx_z_fu_346_p2;
    sc_signal< sc_lv<32> > threadIdx_z_reg_526;
    sc_signal< sc_logic > ap_sig_cseq_ST_st4_fsm_3;
    sc_signal< bool > ap_sig_141;
    sc_signal< sc_lv<32> > tmp_23_i_fu_357_p2;
    sc_signal< sc_lv<32> > tmp_23_i_reg_534;
    sc_signal< sc_logic > ap_sig_cseq_ST_st5_fsm_4;
    sc_signal< bool > ap_sig_150;
    sc_signal< sc_lv<10> > tmp_34_cast_fu_367_p3;
    sc_signal< sc_lv<10> > tmp_34_cast_reg_539;
    sc_signal< sc_lv<1> > exitcond1_i_fu_352_p2;
    sc_signal< sc_lv<32> > threadIdx_x_fu_380_p2;
    sc_signal< sc_logic > ap_sig_cseq_ST_st6_fsm_5;
    sc_signal< bool > ap_sig_164;
    sc_signal< sc_lv<32> > a_block0_fu_405_p2;
    sc_signal< sc_lv<32> > a_block0_reg_555;
    sc_signal< sc_logic > ap_sig_cseq_ST_st7_fsm_6;
    sc_signal< bool > ap_sig_173;
    sc_signal< sc_lv<1> > tmp_18_fu_400_p2;
    sc_signal< sc_lv<32> > b_block0_fu_411_p2;
    sc_signal< sc_lv<32> > b_block0_reg_560;
    sc_signal< sc_lv<32> > c_block0_fu_422_p2;
    sc_signal< sc_lv<32> > c_block0_reg_565;
    sc_signal< sc_lv<8> > Csub_block_block0_address0;
    sc_signal< sc_logic > Csub_block_block0_ce0;
    sc_signal< sc_logic > Csub_block_block0_we0;
    sc_signal< sc_lv<32> > Csub_block_block0_d0;
    sc_signal< sc_lv<32> > Csub_block_block0_q0;
    sc_signal< sc_lv<8> > As_address0;
    sc_signal< sc_logic > As_ce0;
    sc_signal< sc_lv<32> > As_q0;
    sc_signal< sc_lv<8> > Bs_address0;
    sc_signal< sc_logic > Bs_ce0;
    sc_signal< sc_lv<32> > Bs_q0;
    sc_signal< sc_logic > grp_matrixMul_matrixMul_SNC_7_fu_239_ap_start;
    sc_signal< sc_logic > grp_matrixMul_matrixMul_SNC_7_fu_239_ap_done;
    sc_signal< sc_logic > grp_matrixMul_matrixMul_SNC_7_fu_239_ap_idle;
    sc_signal< sc_logic > grp_matrixMul_matrixMul_SNC_7_fu_239_ap_ready;
    sc_signal< sc_lv<8> > grp_matrixMul_matrixMul_SNC_7_fu_239_Csub_block_address0;
    sc_signal< sc_logic > grp_matrixMul_matrixMul_SNC_7_fu_239_Csub_block_ce0;
    sc_signal< sc_logic > grp_matrixMul_matrixMul_SNC_7_fu_239_Csub_block_we0;
    sc_signal< sc_lv<32> > grp_matrixMul_matrixMul_SNC_7_fu_239_Csub_block_d0;
    sc_signal< sc_lv<8> > grp_matrixMul_matrixMul_SNC_7_fu_239_As_address0;
    sc_signal< sc_logic > grp_matrixMul_matrixMul_SNC_7_fu_239_As_ce0;
    sc_signal< sc_lv<8> > grp_matrixMul_matrixMul_SNC_7_fu_239_Bs_address0;
    sc_signal< sc_logic > grp_matrixMul_matrixMul_SNC_7_fu_239_Bs_ce0;
    sc_signal< sc_logic > grp_matrixMul_matrixMul_TRN_6_fu_249_ap_start;
    sc_signal< sc_logic > grp_matrixMul_matrixMul_TRN_6_fu_249_ap_done;
    sc_signal< sc_logic > grp_matrixMul_matrixMul_TRN_6_fu_249_ap_idle;
    sc_signal< sc_logic > grp_matrixMul_matrixMul_TRN_6_fu_249_ap_ready;
    sc_signal< sc_lv<8> > grp_matrixMul_matrixMul_TRN_6_fu_249_As_address0;
    sc_signal< sc_logic > grp_matrixMul_matrixMul_TRN_6_fu_249_As_ce0;
    sc_signal< sc_logic > grp_matrixMul_matrixMul_TRN_6_fu_249_As_we0;
    sc_signal< sc_lv<32> > grp_matrixMul_matrixMul_TRN_6_fu_249_As_d0;
    sc_signal< sc_logic > grp_matrixMul_matrixMul_TRN_6_fu_249_A_req_din;
    sc_signal< sc_logic > grp_matrixMul_matrixMul_TRN_6_fu_249_A_req_write;
    sc_signal< sc_logic > grp_matrixMul_matrixMul_TRN_6_fu_249_A_rsp_read;
    sc_signal< sc_lv<32> > grp_matrixMul_matrixMul_TRN_6_fu_249_A_address;
    sc_signal< sc_lv<32> > grp_matrixMul_matrixMul_TRN_6_fu_249_A_dataout;
    sc_signal< sc_lv<32> > grp_matrixMul_matrixMul_TRN_6_fu_249_A_size;
    sc_signal< sc_lv<8> > grp_matrixMul_matrixMul_TRN_6_fu_249_Bs_address0;
    sc_signal< sc_logic > grp_matrixMul_matrixMul_TRN_6_fu_249_Bs_ce0;
    sc_signal< sc_logic > grp_matrixMul_matrixMul_TRN_6_fu_249_Bs_we0;
    sc_signal< sc_lv<32> > grp_matrixMul_matrixMul_TRN_6_fu_249_Bs_d0;
    sc_signal< sc_logic > grp_matrixMul_matrixMul_TRN_6_fu_249_B_req_din;
    sc_signal< sc_logic > grp_matrixMul_matrixMul_TRN_6_fu_249_B_req_write;
    sc_signal< sc_logic > grp_matrixMul_matrixMul_TRN_6_fu_249_B_rsp_read;
    sc_signal< sc_lv<32> > grp_matrixMul_matrixMul_TRN_6_fu_249_B_address;
    sc_signal< sc_lv<32> > grp_matrixMul_matrixMul_TRN_6_fu_249_B_dataout;
    sc_signal< sc_lv<32> > grp_matrixMul_matrixMul_TRN_6_fu_249_B_size;
    sc_signal< sc_logic > grp_matrixMul_matrixMul_TRN_10_wrapper_fu_268_ap_start;
    sc_signal< sc_logic > grp_matrixMul_matrixMul_TRN_10_wrapper_fu_268_ap_done;
    sc_signal< sc_logic > grp_matrixMul_matrixMul_TRN_10_wrapper_fu_268_ap_idle;
    sc_signal< sc_logic > grp_matrixMul_matrixMul_TRN_10_wrapper_fu_268_ap_ready;
    sc_signal< sc_logic > grp_matrixMul_matrixMul_TRN_10_wrapper_fu_268_C_req_din;
    sc_signal< sc_logic > grp_matrixMul_matrixMul_TRN_10_wrapper_fu_268_C_req_write;
    sc_signal< sc_logic > grp_matrixMul_matrixMul_TRN_10_wrapper_fu_268_C_rsp_read;
    sc_signal< sc_lv<32> > grp_matrixMul_matrixMul_TRN_10_wrapper_fu_268_C_address;
    sc_signal< sc_lv<32> > grp_matrixMul_matrixMul_TRN_10_wrapper_fu_268_C_dataout;
    sc_signal< sc_lv<32> > grp_matrixMul_matrixMul_TRN_10_wrapper_fu_268_C_size;
    sc_signal< sc_lv<8> > grp_matrixMul_matrixMul_TRN_10_wrapper_fu_268_Csub_block_block0_address0;
    sc_signal< sc_logic > grp_matrixMul_matrixMul_TRN_10_wrapper_fu_268_Csub_block_block0_ce0;
    sc_signal< sc_lv<32> > blockIdx_block0_y_reg_140;
    sc_signal< sc_lv<32> > phi_mul_reg_151;
    sc_signal< sc_lv<32> > phi_mul1_reg_162;
    sc_signal< sc_lv<32> > blockIdx_loop_x_reg_174;
    sc_signal< sc_logic > ap_sig_cseq_ST_st11_fsm_10;
    sc_signal< bool > ap_sig_309;
    sc_signal< sc_lv<32> > threadIdx_2_i_reg_186;
    sc_signal< sc_lv<32> > threadIdx_y_reg_197;
    sc_signal< sc_lv<1> > exitcond2_i_fu_341_p2;
    sc_signal< sc_lv<1> > exitcond_i_fu_375_p2;
    sc_signal< sc_lv<32> > threadIdx_i_reg_208;
    sc_signal< sc_lv<32> > a_block_reg_219;
    sc_signal< sc_logic > ap_sig_cseq_ST_st10_fsm_9;
    sc_signal< bool > ap_sig_337;
    sc_signal< sc_lv<32> > b_block_reg_229;
    sc_signal< sc_logic > ap_reg_grp_matrixMul_matrixMul_SNC_7_fu_239_ap_start;
    sc_signal< sc_logic > ap_sig_cseq_ST_st9_fsm_8;
    sc_signal< bool > ap_sig_353;
    sc_signal< sc_logic > ap_reg_grp_matrixMul_matrixMul_TRN_6_fu_249_ap_start;
    sc_signal< sc_logic > ap_sig_cseq_ST_st8_fsm_7;
    sc_signal< bool > ap_sig_362;
    sc_signal< sc_logic > ap_reg_grp_matrixMul_matrixMul_TRN_10_wrapper_fu_268_ap_start;
    sc_signal< sc_lv<64> > tmp_35_cast_fu_395_p1;
    sc_signal< sc_lv<32> > tmp1_fu_313_p2;
    sc_signal< sc_lv<6> > tmp_12_fu_363_p1;
    sc_signal< sc_lv<10> > tmp_13_fu_386_p1;
    sc_signal< sc_lv<10> > tmp_19_fu_390_p2;
    sc_signal< sc_lv<32> > tmp_fu_416_p2;
    sc_signal< sc_lv<11> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<11> ap_ST_st1_fsm_0;
    static const sc_lv<11> ap_ST_st2_fsm_1;
    static const sc_lv<11> ap_ST_st3_fsm_2;
    static const sc_lv<11> ap_ST_st4_fsm_3;
    static const sc_lv<11> ap_ST_st5_fsm_4;
    static const sc_lv<11> ap_ST_st6_fsm_5;
    static const sc_lv<11> ap_ST_st7_fsm_6;
    static const sc_lv<11> ap_ST_st8_fsm_7;
    static const sc_lv<11> ap_ST_st9_fsm_8;
    static const sc_lv<11> ap_ST_st10_fsm_9;
    static const sc_lv<11> ap_ST_st11_fsm_10;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_FFFFFFFF;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_10;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_A_address();
    void thread_A_dataout();
    void thread_A_req_din();
    void thread_A_req_write();
    void thread_A_rsp_read();
    void thread_A_size();
    void thread_As_address0();
    void thread_As_ce0();
    void thread_B_address();
    void thread_B_dataout();
    void thread_B_req_din();
    void thread_B_req_write();
    void thread_B_rsp_read();
    void thread_B_size();
    void thread_Bs_address0();
    void thread_Bs_ce0();
    void thread_C_address();
    void thread_C_dataout();
    void thread_C_req_din();
    void thread_C_req_write();
    void thread_C_rsp_read();
    void thread_C_size();
    void thread_Csub_block_block0_address0();
    void thread_Csub_block_block0_ce0();
    void thread_Csub_block_block0_d0();
    void thread_Csub_block_block0_we0();
    void thread_aEnd_block0_fu_319_p2();
    void thread_a_block0_2_fu_307_p2();
    void thread_a_block0_fu_405_p2();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sig_106();
    void thread_ap_sig_127();
    void thread_ap_sig_141();
    void thread_ap_sig_150();
    void thread_ap_sig_164();
    void thread_ap_sig_173();
    void thread_ap_sig_26();
    void thread_ap_sig_309();
    void thread_ap_sig_337();
    void thread_ap_sig_353();
    void thread_ap_sig_362();
    void thread_ap_sig_cseq_ST_st10_fsm_9();
    void thread_ap_sig_cseq_ST_st11_fsm_10();
    void thread_ap_sig_cseq_ST_st1_fsm_0();
    void thread_ap_sig_cseq_ST_st2_fsm_1();
    void thread_ap_sig_cseq_ST_st3_fsm_2();
    void thread_ap_sig_cseq_ST_st4_fsm_3();
    void thread_ap_sig_cseq_ST_st5_fsm_4();
    void thread_ap_sig_cseq_ST_st6_fsm_5();
    void thread_ap_sig_cseq_ST_st7_fsm_6();
    void thread_ap_sig_cseq_ST_st8_fsm_7();
    void thread_ap_sig_cseq_ST_st9_fsm_8();
    void thread_bStep_block0_fu_280_p2();
    void thread_b_block0_2_fu_335_p2();
    void thread_b_block0_fu_411_p2();
    void thread_blockIdx_loop_y_fu_301_p2();
    void thread_c_block0_fu_422_p2();
    void thread_exitcond1_i_fu_352_p2();
    void thread_exitcond2_i_fu_341_p2();
    void thread_exitcond_i_fu_375_p2();
    void thread_grp_matrixMul_matrixMul_SNC_7_fu_239_ap_start();
    void thread_grp_matrixMul_matrixMul_TRN_10_wrapper_fu_268_ap_start();
    void thread_grp_matrixMul_matrixMul_TRN_6_fu_249_ap_start();
    void thread_next_mul2_fu_286_p2();
    void thread_next_mul_fu_291_p2();
    void thread_threadIdx_x_fu_380_p2();
    void thread_threadIdx_z_fu_346_p2();
    void thread_tmp1_fu_313_p2();
    void thread_tmp_12_fu_363_p1();
    void thread_tmp_13_fu_386_p1();
    void thread_tmp_16_fu_324_p2();
    void thread_tmp_17_fu_329_p2();
    void thread_tmp_18_fu_400_p2();
    void thread_tmp_19_fu_390_p2();
    void thread_tmp_23_i_fu_357_p2();
    void thread_tmp_34_cast_fu_367_p3();
    void thread_tmp_35_cast_fu_395_p1();
    void thread_tmp_fu_416_p2();
    void thread_tmp_s_fu_296_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
