

================================================================
== Vitis HLS Report for 'store_tile_mm_Block_entry23_proc'
================================================================
* Date:           Tue Oct 21 03:22:06 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.007 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.00>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %phase, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 2 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (1.83ns)   --->   "%w0_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %w0" [src/srcnn.cpp:538]   --->   Operation 3 'read' 'w0_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 4 [1/1] (1.83ns)   --->   "%h0_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %h0" [src/srcnn.cpp:538]   --->   Operation 4 'read' 'h0_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 5 [1/1] (1.83ns)   --->   "%phase_read = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %phase" [src/srcnn.cpp:538]   --->   Operation 5 'read' 'phase_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 6 [1/1] (0.28ns)   --->   "%xor_ln538 = xor i1 %phase_read, i1 1" [src/srcnn.cpp:538]   --->   Operation 6 'xor' 'xor_ln538' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (0.77ns)   --->   "%add_ln532 = add i9 %w0_read, i9 16" [src/srcnn.cpp:532]   --->   Operation 7 'add' 'add_ln532' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.00ns) (grouped into LUT with out node select_ln532)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln532, i32 8" [src/srcnn.cpp:532]   --->   Operation 8 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns) (grouped into LUT with out node select_ln532)   --->   "%trunc_ln531 = trunc i9 %w0_read" [src/srcnn.cpp:531]   --->   Operation 9 'trunc' 'trunc_ln531' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into LUT with out node select_ln532)   --->   "%xor_ln532 = xor i8 %trunc_ln531, i8 255" [src/srcnn.cpp:532]   --->   Operation 10 'xor' 'xor_ln532' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln532 = select i1 %tmp, i8 %xor_ln532, i8 16" [src/srcnn.cpp:532]   --->   Operation 11 'select' 'select_ln532' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%out_tile_offset_cast_loc_i_i_0 = zext i1 %xor_ln538" [src/srcnn.cpp:538]   --->   Operation 12 'zext' 'out_tile_offset_cast_loc_i_i_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln333 = zext i9 %h0_read" [src/srcnn.cpp:333]   --->   Operation 13 'zext' 'zext_ln333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %w0_read, i2 0" [src/srcnn.cpp:333]   --->   Operation 14 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%shl_ln333_cast_loc_i_i_0 = zext i11 %shl_ln" [src/srcnn.cpp:333]   --->   Operation 15 'zext' 'shl_ln333_cast_loc_i_i_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln333_6 = zext i8 %select_ln532" [src/srcnn.cpp:333]   --->   Operation 16 'zext' 'zext_ln333_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%mrv = insertvalue i170 <undef>, i64 %out_tile_offset_cast_loc_i_i_0" [src/srcnn.cpp:538]   --->   Operation 17 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i170 %mrv, i10 %zext_ln333" [src/srcnn.cpp:538]   --->   Operation 18 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i170 %mrv_1, i64 %shl_ln333_cast_loc_i_i_0" [src/srcnn.cpp:538]   --->   Operation 19 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i170 %mrv_2, i32 %zext_ln333_6" [src/srcnn.cpp:538]   --->   Operation 20 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%ret_ln538 = ret i170 %mrv_3" [src/srcnn.cpp:538]   --->   Operation 21 'ret' 'ret_ln538' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ phase]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ h0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0              (specinterface ) [ 00]
w0_read                        (read          ) [ 00]
h0_read                        (read          ) [ 00]
phase_read                     (read          ) [ 00]
xor_ln538                      (xor           ) [ 00]
add_ln532                      (add           ) [ 00]
tmp                            (bitselect     ) [ 01]
trunc_ln531                    (trunc         ) [ 00]
xor_ln532                      (xor           ) [ 00]
select_ln532                   (select        ) [ 00]
out_tile_offset_cast_loc_i_i_0 (zext          ) [ 00]
zext_ln333                     (zext          ) [ 00]
shl_ln                         (bitconcatenate) [ 00]
shl_ln333_cast_loc_i_i_0       (zext          ) [ 00]
zext_ln333_6                   (zext          ) [ 00]
mrv                            (insertvalue   ) [ 00]
mrv_1                          (insertvalue   ) [ 00]
mrv_2                          (insertvalue   ) [ 00]
mrv_3                          (insertvalue   ) [ 00]
ret_ln538                      (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="phase">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phase"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="h0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="w0_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="9" slack="0"/>
<pin id="46" dir="0" index="1" bw="9" slack="0"/>
<pin id="47" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w0_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="h0_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="9" slack="0"/>
<pin id="52" dir="0" index="1" bw="9" slack="0"/>
<pin id="53" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="h0_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="phase_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="phase_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="xor_ln538_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln538/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="add_ln532_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="9" slack="0"/>
<pin id="70" dir="0" index="1" bw="6" slack="0"/>
<pin id="71" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln532/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="tmp_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="9" slack="0"/>
<pin id="77" dir="0" index="2" bw="5" slack="0"/>
<pin id="78" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="trunc_ln531_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="9" slack="0"/>
<pin id="84" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln531/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="xor_ln532_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln532/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="select_ln532_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="8" slack="0"/>
<pin id="95" dir="0" index="2" bw="6" slack="0"/>
<pin id="96" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln532/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="out_tile_offset_cast_loc_i_i_0_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="out_tile_offset_cast_loc_i_i_0/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="zext_ln333_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="9" slack="0"/>
<pin id="106" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln333/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="shl_ln_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="11" slack="0"/>
<pin id="110" dir="0" index="1" bw="9" slack="0"/>
<pin id="111" dir="0" index="2" bw="1" slack="0"/>
<pin id="112" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="shl_ln333_cast_loc_i_i_0_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="11" slack="0"/>
<pin id="118" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="shl_ln333_cast_loc_i_i_0/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="zext_ln333_6_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln333_6/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="mrv_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="170" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="170" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="mrv_1_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="170" slack="0"/>
<pin id="132" dir="0" index="1" bw="9" slack="0"/>
<pin id="133" dir="1" index="2" bw="170" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="mrv_2_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="170" slack="0"/>
<pin id="138" dir="0" index="1" bw="11" slack="0"/>
<pin id="139" dir="1" index="2" bw="170" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="mrv_3_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="170" slack="0"/>
<pin id="144" dir="0" index="1" bw="8" slack="0"/>
<pin id="145" dir="1" index="2" bw="170" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="48"><net_src comp="22" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="22" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="24" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="56" pin="2"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="26" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="44" pin="2"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="28" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="30" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="68" pin="2"/><net_sink comp="74" pin=1"/></net>

<net id="81"><net_src comp="32" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="85"><net_src comp="44" pin="2"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="82" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="34" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="74" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="86" pin="2"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="36" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="103"><net_src comp="62" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="50" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="113"><net_src comp="38" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="44" pin="2"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="40" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="119"><net_src comp="108" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="92" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="42" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="100" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="124" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="104" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="130" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="116" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="136" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="120" pin="1"/><net_sink comp="142" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: store_tile_mm_Block_entry23_proc : phase | {1 }
	Port: store_tile_mm_Block_entry23_proc : h0 | {1 }
	Port: store_tile_mm_Block_entry23_proc : w0 | {1 }
  - Chain level:
	State 1
		tmp : 1
		xor_ln532 : 1
		select_ln532 : 1
		shl_ln333_cast_loc_i_i_0 : 1
		zext_ln333_6 : 2
		mrv : 1
		mrv_1 : 2
		mrv_2 : 3
		mrv_3 : 4
		ret_ln538 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|
| Operation|            Functional Unit            |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|
|    add   |            add_ln532_fu_68            |    0    |    16   |
|----------|---------------------------------------|---------|---------|
|    xor   |            xor_ln538_fu_62            |    0    |    2    |
|          |            xor_ln532_fu_86            |    0    |    8    |
|----------|---------------------------------------|---------|---------|
|  select  |           select_ln532_fu_92          |    0    |    8    |
|----------|---------------------------------------|---------|---------|
|          |           w0_read_read_fu_44          |    0    |    0    |
|   read   |           h0_read_read_fu_50          |    0    |    0    |
|          |         phase_read_read_fu_56         |    0    |    0    |
|----------|---------------------------------------|---------|---------|
| bitselect|               tmp_fu_74               |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   trunc  |           trunc_ln531_fu_82           |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          | out_tile_offset_cast_loc_i_i_0_fu_100 |    0    |    0    |
|   zext   |           zext_ln333_fu_104           |    0    |    0    |
|          |    shl_ln333_cast_loc_i_i_0_fu_116    |    0    |    0    |
|          |          zext_ln333_6_fu_120          |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|bitconcatenate|             shl_ln_fu_108             |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |               mrv_fu_124              |    0    |    0    |
|insertvalue|              mrv_1_fu_130             |    0    |    0    |
|          |              mrv_2_fu_136             |    0    |    0    |
|          |              mrv_3_fu_142             |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   Total  |                                       |    0    |    34   |
|----------|---------------------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   34   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   34   |
+-----------+--------+--------+
