<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>SmartBert_Core_0</name><vendor/><library/><version/><fileSets/><hwModel><views/></hwModel><vendorExtension><componentID name="SmartBert_Core_0::work"/></vendorExtension><vendorExtension><state value="GENERATED"/></vendorExtension><vendorExtension><coreDefFile path="../component/work/SmartBert_Core_0/SmartBert_Core_0.cxf"/></vendorExtension><busInterfaces><busInterface><name>CLKS_FROM_TXPLL_0</name><busType library="busdef.clock" name="PF_TXPLL_XCVR_CLK" vendor="Actel" version="1.0"/><slave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>TX_PLL_LOCK_0</componentSignalName><busSignalName>LOCK</busSignalName></signal><signal><componentSignalName>TX_BIT_CLK_0</componentSignalName><busSignalName>BIT_CLK</busSignalName></signal><signal><componentSignalName>TX_PLL_REF_CLK_0</componentSignalName><busSignalName>REF_CLK_TO_LANE</busSignalName></signal></signalMap></busInterface><busInterface><name>PADs_IN</name><busType library="Internal" name="Group" vendor="Actel" version=""/><slave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>LANE0_RXD_P</componentSignalName><busSignalName>LANE0_RXD_P</busSignalName></signal><signal><componentSignalName>LANE0_RXD_N</componentSignalName><busSignalName>LANE0_RXD_N</busSignalName></signal></signalMap></busInterface><busInterface><name>PADs_OUT</name><busType library="Internal" name="Group" vendor="Actel" version=""/><slave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>LANE0_TXD_P</componentSignalName><busSignalName>LANE0_TXD_P</busSignalName></signal><signal><componentSignalName>LANE0_TXD_N</componentSignalName><busSignalName>LANE0_TXD_N</busSignalName></signal></signalMap></busInterface><busInterface><name>LANE0_XCVR</name><busType library="Internal" name="Group" vendor="Actel" version=""/><slave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>LANE0_CDR_REF_CLK_0</componentSignalName><busSignalName>LANE0_CDR_REF_CLK_0</busSignalName></signal></signalMap></busInterface></busInterfaces><model><signals><signal><name>LANE0_RXD_P</name><direction>in</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>LANE0_RXD_N</name><direction>in</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>LANE0_TXD_P</name><direction>out</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>LANE0_TXD_N</name><direction>out</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>SYS_RESET_N</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>LANE0_CDR_REF_CLK_0</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>TX_PLL_LOCK_0</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>TX_BIT_CLK_0</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>TX_PLL_REF_CLK_0</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal></signals></model></Component>