#	Computer Architecture



open-source instruction set architecture (ISA):
+ [MIPS Open](https://www.mips.com/mipsopen/) initiative
 	- https://www.mipsopen.com/



support for:
+ yottascale computing, yottaFLOPS, YFLOPS
+ zettascale computing, zettaFLOPS, ZFLOPS
+ exascale computing, exaFLOPS, EFLOPS
+ petascale computing, petaFLOPS, PFLOPS
+ terascale computing, teraFLOPS, TFLOPS
+ gigascale computing, gigaFLOPS, GFLOPS


Measure performance in terms of:
+ floating-point operations per clock cycle per core





Skill set for roles in computer architecture, from microarchitecture design (or, processor architecture design), performance analysis and workload characterizations of microarchitecture designs - in the context of design space exploration and benchmarking, and hardware/software co-design of (domain-specific) computer systems:
+ skill set:
	- hyperscale cloud and edge computing
+ skill set:
	- Be part of a team that owns equipment performance necessary to meet current and future manufacturing requirements.
	- RTL design from taking product specification to defining micro-architecture, block specification, and developing IP.
	- Hands-on work and drive various phases of RTL2GDS flow including with synthesis, logic equivalency, and timing constraint development
	- Interact with Place and Route, Static Timing Analysis to drive best implementation for floor planning, clock tree design, timing closure, and low power
	- Work with verification for coverage improvement and design debug
	- Knowledge of memory interface protocols, such as SPI and DDR
	- Bachelor’s or higher degree in Electrical or Computer Engineering or Computer Science required
	- Minimum 5 years’ experience in digital design or MS/PhD degree with relevant course work preferred.
	- Proficient in scripting languages, e.g. Tcl and Python
	- Strong communication skill and a team player
	- Unquestionable ethics – treats people with respect; keeps commitments; inspires the trust of others; works with integrity
	- Commitment to our core values of Leadership, Innovation, Communication, Persistence, Enthusiasm, and Respect
+ trace-driven development and execution-driven simulation model development
+ massively parallel computing systems
+ performance simulation engineering, use of industry-standard benchmarks, such as:
	- SPEC 2006
	- SPEC 2017
	- Coremark
	- CoreMark-Pro
+ skill set:
	- Implementations of the RISC-V vector (RVV) extensions
	- evaluate vector implementations:
		* RISC-V RVV, compare with vector benchmarks
		* SIMD
		* ARM NEON
		* PowerPC AltiVec
		* MIPS MSA
		* Intel MMX/SSE/AVX
		* implement software on VLIW/SIMD architectures, such as DSP processors, GPUs, SIMD
			+ SIMD instruction-level parallelism
			+ VLIW instruction-level parallelism
		* know about:
			+ Dhrystone
			+ CoreMark
			+ SPEC
				- SPECCPU2017
				- SPECjbb2015
			+ EEMBC
			+ MLPerf
			+ LMBench
			+ STREAM
			+ cloud workloads
				- Memcached
				- NGINX
				- MySQL
				- Redis
				- Cassandra
				- HBase
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
















#	VLSI Design, VLSI Verification, VLSI validation, and VLSI testing



##	Integrated Device Manufacturers (IDMs)



+ [From Wikipedia, list of integrated device manufacturers (IDMs)](https://en.wikipedia.org/wiki/Integrated_device_manufacturer)
+ [From Wikipedia, list of semiconductor IP core vendors](https://en.wikipedia.org/wiki/List_of_semiconductor_IP_core_vendors)
+ [From Wikipedia, list of the top semiconductor companies in terms of the most revenue](https://en.wikipedia.org/wiki/Semiconductor_industry)
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 














##	Skills for VLSI Design




+ in-chip monitoring, and in-chip monitoring IP, for advanced chip node designs
+ skill set for signal/power integrity analysis:
	- HyperLynx.
	- SPICE
	- ANSYS
	- channel modeling
	- PDN methodology development
	- simultaneous switching analysis
	- crosstalk reduction
	- EMI reduction and shielding
+ knowledge of memory interfaces, such as DDR and LPDDR
+ skill set:
	- Expertise in critical path modeling using different models (RC, C, Pi, ladder, distributive, etc.)
	- Fundamental know-how of bit cell and its characteristics (SNM, WM, Cell current, Standby current, data retention, etc.)
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.










##	Skills for VLSI Verification, VLSI validation, and VLSI testing




+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.


























##	Information for IC Design

+ [ECE 423/523 -- CMOS Integrated Circuits II](https://web.engr.oregonstate.edu/~moon/ece423/cadence/)
+ https://cdadic.oregonstate.edu/people/moon-un-ku
+ [Center for Design of Analog-Digital Integrated Circuits](https://cdadic.oregonstate.edu/overview)
+ https://web.engr.oregonstate.edu/~moon/ece323/
	- Grade courses by the effort that student's put into the class/course, and measure the effort in decibels.
+ http://www.stin.kobe-u.ac.jp/en/outline/member/Nagata_en.html



