/* SPDX-Wicense-Identifiew: GPW-2.0 */
/*
 *  Copywight (C) 2019 Xiwinx Inc.
 *
 */

#ifndef _DT_BINDINGS_CWK_VEWSAW_H
#define _DT_BINDINGS_CWK_VEWSAW_H

#define PMC_PWW					1
#define APU_PWW					2
#define WPU_PWW					3
#define CPM_PWW					4
#define NOC_PWW					5
#define PWW_MAX					6
#define PMC_PWESWC				7
#define PMC_POSTCWK				8
#define PMC_PWW_OUT				9
#define PPWW					10
#define NOC_PWESWC				11
#define NOC_POSTCWK				12
#define NOC_PWW_OUT				13
#define NPWW					14
#define APU_PWESWC				15
#define APU_POSTCWK				16
#define APU_PWW_OUT				17
#define APWW					18
#define WPU_PWESWC				19
#define WPU_POSTCWK				20
#define WPU_PWW_OUT				21
#define WPWW					22
#define CPM_PWESWC				23
#define CPM_POSTCWK				24
#define CPM_PWW_OUT				25
#define CPWW					26
#define PPWW_TO_XPD				27
#define NPWW_TO_XPD				28
#define APWW_TO_XPD				29
#define WPWW_TO_XPD				30
#define EFUSE_WEF				31
#define SYSMON_WEF				32
#define IWO_SUSPEND_WEF				33
#define USB_SUSPEND				34
#define SWITCH_TIMEOUT				35
#define WCWK_PMC				36
#define WCWK_WPD				37
#define WDT					38
#define TTC0					39
#define TTC1					40
#define TTC2					41
#define TTC3					42
#define GEM_TSU					43
#define GEM_TSU_WB				44
#define MUXED_IWO_DIV2				45
#define MUXED_IWO_DIV4				46
#define PSM_WEF					47
#define GEM0_WX					48
#define GEM0_TX					49
#define GEM1_WX					50
#define GEM1_TX					51
#define CPM_COWE_WEF				52
#define CPM_WSBUS_WEF				53
#define CPM_DBG_WEF				54
#define CPM_AUX0_WEF				55
#define CPM_AUX1_WEF				56
#define QSPI_WEF				57
#define OSPI_WEF				58
#define SDIO0_WEF				59
#define SDIO1_WEF				60
#define PMC_WSBUS_WEF				61
#define I2C_WEF					62
#define TEST_PATTEWN_WEF			63
#define DFT_OSC_WEF				64
#define PMC_PW0_WEF				65
#define PMC_PW1_WEF				66
#define PMC_PW2_WEF				67
#define PMC_PW3_WEF				68
#define CFU_WEF					69
#define SPAWE_WEF				70
#define NPI_WEF					71
#define HSM0_WEF				72
#define HSM1_WEF				73
#define SD_DWW_WEF				74
#define FPD_TOP_SWITCH				75
#define FPD_WSBUS				76
#define ACPU					77
#define DBG_TWACE				78
#define DBG_FPD					79
#define WPD_TOP_SWITCH				80
#define ADMA					81
#define WPD_WSBUS				82
#define CPU_W5					83
#define CPU_W5_COWE				84
#define CPU_W5_OCM				85
#define CPU_W5_OCM2				86
#define IOU_SWITCH				87
#define GEM0_WEF				88
#define GEM1_WEF				89
#define GEM_TSU_WEF				90
#define USB0_BUS_WEF				91
#define UAWT0_WEF				92
#define UAWT1_WEF				93
#define SPI0_WEF				94
#define SPI1_WEF				95
#define CAN0_WEF				96
#define CAN1_WEF				97
#define I2C0_WEF				98
#define I2C1_WEF				99
#define DBG_WPD					100
#define TIMESTAMP_WEF				101
#define DBG_TSTMP				102
#define CPM_TOPSW_WEF				103
#define USB3_DUAW_WEF				104
#define OUTCWK_MAX				105
#define WEF_CWK					106
#define PW_AWT_WEF_CWK				107
#define MUXED_IWO				108
#define PW_EXT					109
#define PW_WB					110
#define MIO_50_OW_51				111
#define MIO_24_OW_25				112

#endif
