# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.1.0 Build 162 10/23/2013 SJ Full Version
# Date created = 23:37:37  August 19, 2018
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		top_fpga_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE10F17C8
set_global_assignment -name TOP_LEVEL_ENTITY top_fpga
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 13.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "23:37:37  AUGUST 19, 2018"
set_global_assignment -name LAST_QUARTUS_VERSION 13.1
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_location_assignment PIN_M1 -to clk
set_location_assignment PIN_T12 -to rst_n
set_location_assignment PIN_E6 -to led[0]
set_location_assignment PIN_C6 -to led[1]
set_location_assignment PIN_E7 -to led[2]
set_location_assignment PIN_D8 -to led[3]
set_location_assignment PIN_B5 -to MDIO
set_location_assignment PIN_A4 -to MDC
set_location_assignment PIN_B4 -to txer
set_location_assignment PIN_A3 -to tx[7]
set_location_assignment PIN_B3 -to tx[6]
set_location_assignment PIN_A2 -to tx[5]
set_location_assignment PIN_C3 -to tx[4]
set_location_assignment PIN_D4 -to txclk
set_location_assignment PIN_D3 -to tx[3]
set_location_assignment PIN_E5 -to tx[2]
set_location_assignment PIN_F3 -to tx[1]
set_location_assignment PIN_F5 -to greset
set_location_assignment PIN_G5 -to tx[0]
set_location_assignment PIN_J6 -to txen
set_location_assignment PIN_L4 -to gtx_clk
set_location_assignment PIN_L6 -to rxer
set_location_assignment PIN_N3 -to rx[7]
set_location_assignment PIN_B1 -to rx[6]
set_location_assignment PIN_C2 -to rx[5]
set_location_assignment PIN_D1 -to rx[4]
set_location_assignment PIN_F2 -to rxclk
set_location_assignment PIN_F1 -to rx[3]
set_location_assignment PIN_G2 -to rx[2]
set_location_assignment PIN_G1 -to rx[1]
set_location_assignment PIN_J1 -to rx[0]
set_location_assignment PIN_J2 -to rxdv
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_global_assignment -name USE_CONFIGURATION_DEVICE OFF
set_global_assignment -name CRC_ERROR_OPEN_DRAIN OFF
set_global_assignment -name RESERVE_ALL_UNUSED_PINS_WEAK_PULLUP "AS INPUT TRI-STATED"
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_location_assignment PIN_N11 -to cam_data[7]
set_location_assignment PIN_N12 -to cam_data[6]
set_location_assignment PIN_N13 -to cam_data[5]
set_location_assignment PIN_P14 -to cam_data[4]
set_location_assignment PIN_N14 -to cam_data[3]
set_location_assignment PIN_M12 -to cam_data[2]
set_location_assignment PIN_L13 -to cam_data[1]
set_location_assignment PIN_L14 -to cam_data[0]
set_location_assignment PIN_T15 -to cam_vsync
set_location_assignment PIN_R16 -to cam_hsync
set_location_assignment PIN_R14 -to cam_pclk
set_location_assignment PIN_T14 -to cam_xclk
set_location_assignment PIN_L11 -to cam_pdown
set_location_assignment PIN_M11 -to cam_reset
set_location_assignment PIN_T13 -to cam_scl
set_location_assignment PIN_R13 -to cam_sda
set_global_assignment -name ENABLE_SIGNALTAP OFF
set_global_assignment -name USE_SIGNALTAP_FILE stp1.stp
set_global_assignment -name SDC_FILE SDC1.sdc
set_global_assignment -name VERILOG_FILE rtl/frame_counter.v
set_global_assignment -name VERILOG_FILE rtl/cmos1_fifo.v
set_global_assignment -name QIP_FILE rtl/cmos1_fifo.qip
set_global_assignment -name VERILOG_FILE rtl/alt_pll.v
set_global_assignment -name QIP_FILE rtl/alt_pll.qip
set_global_assignment -name VERILOG_FILE rtl/iic_com.v
set_global_assignment -name VERILOG_FILE rtl/camera_if.v
set_global_assignment -name VERILOG_FILE rtl/ram.v
set_global_assignment -name QIP_FILE rtl/ram.qip
set_global_assignment -name VERILOG_FILE rtl/udp.v
set_global_assignment -name VERILOG_FILE rtl/ipsend.v
set_global_assignment -name VERILOG_FILE rtl/iprecieve.v
set_global_assignment -name VERILOG_FILE rtl/crc.v
set_global_assignment -name VERILOG_FILE rtl/top_fpga.v
set_global_assignment -name CDF_FILE output_files/Chain1.cdf
set_global_assignment -name CDF_FILE output_files/Chain2.cdf
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top