/**
 * Created by TekuConcept on May 7, 2021
 */

#ifndef REGMAP_MISC_H
#define REGMAP_MISC_H

#define MISC_CTRL0  0x0000 /* MSIC function select register 0 */
#define MISC_CTRL1  0x0004 /* MSIC function select register 1 */
#define MISC_CTRL3  0x000C /* CPU control register 1 */
#define MISC_CTRL4  0x0010 /* RAM retention control register 0 */
#define MISC_CTRL6  0x0018 /* VICAP or VDP mode control register 1 */
#define MISC_CTRL8  0x0020 /* USB 2.0 control register 0 */
#define MISC_CTRL10 0x0028 /* DDR_CA control register 0 */
#define MISC_CTRL11 0x002C /* DDR_CA control register 1 */
#define MISC_CTRL12 0x0030 /* DDR_CA control register 2 */
#define MISC_CTRL14 0x0038 /* Bus priority control register 0 */
#define MISC_CTRL15 0x003C /* Bus priority control register 1 */
#define MISC_CTRL16 0x0040 /* Bus priority control register 2 */
#define MISC_CTRL17 0x0044 /* Bus priority control register 4 */
#define MISC_CTRL18 0x0048 /* Bus priority control register 5 */
#define MISC_CTRL19 0x004C /* Bus priority control register 6 */
#define MISC_CTRL20 0x0050 /* Bus priority control register 7 */
#define MISC_CTRL21 0x0054 /* Bus priority control register 8 */
#define MISC_CTRL22 0x0058 /* Bus priority control register 9 */
#define MISC_CTRL23 0x005C /* Bus priority control register 10 */
#define MISC_CTRL24 0x0060 /* Bus priority control register 11 */
#define MISC_CTRL25 0x0064 /* Bus priority control register 12 */
#define MISC_CTRL26 0x0068 /* Bus priority control register 13 */
#define MISC_CTRL27 0x006C /* Bus priority control register 14 */
#define MISC_CTRL28 0x0070 /* Bus priority control register 15 */
#define MISC_CTRL29 0x0074 /* Bus priority control register 16 */
#define MISC_CTRL30 0x0078 /* Bus priority control register 17 */
#define MISC_CTRL31 0x007C /* Bus priority control register 18 */
#define MISC_CTRL32 0x0080 /* MDDRC W QOS register 0 */
#define MISC_CTRL33 0x0084 /* MDDRC W QOS register 1 */
#define MISC_CTRL34 0x0088 /* MDDRC W QOS register 2 */
#define MISC_CTRL35 0x008C /* MDDRC W QOS register 3 */
#define MISC_CTRL36 0x0090 /* MDDRC R QOS register 0 */
#define MISC_CTRL37 0x0094 /* MDDRC R QOS register 1 */
#define MISC_CTRL38 0x0098 /* MDDRC R QOS register 2 */
#define MISC_CTRL39 0x009C /* MDDRC R QOS register 3 */
#define MISC_CTRL44 0x00B0 /* SVB control register */
#define MISC_CTRL45 0x00B4 /* T-Sensor control register */
#define MISC_CTRL46 0x00B8 /* T-Sensor status register */
#define MISC_CTRL47 0x00BC /* T-Sensor temperature record register 0 */
#define MISC_CTRL48 0x00C0 /* T-Sensor temperature record register 1 */
#define MISC_CTRL49 0x00C4 /* T-Sensor temperature record register 2 */
#define MISC_CTRL50 0x00C8 /* T-Sensor temperature record register 3 */
#define MISC_CTRL51 0x00CC /* Update mode clear register */
#define MISC_CTRL52 0x00D0 /* HPM control register 0 */
#define MISC_CTRL53 0x00D4 /* HPM control register 1 */
#define MISC_CTRL54 0x00D8 /* HPM status register 0 */
#define MISC_CTRL55 0x00DC /* HPM status register 1 */
#define MISC_CTRL56 0x00E0 /* SHPM control register */
#define MISC_CTRL57 0x0100 /* DDRC lock register */
#define MISC_CTRL58 0x0104 /* Secure access control register 0 */
#define MISC_CTRL59 0x0108 /* Secure access control register 1 */
#define MISC_CTRL60 0x010C /* Secure access control register 2 */
#define MISC_CTRL61 0x0110 /* Secure access control register 3 */
#define MISC_CTRL62 0x0114 /* Secure access control register 4 */
#define MISC_CTRL63 0x0118 /* Secure access control register 5 */

#endif
