{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1732295137367 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1732295137367 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "test EP4CE6E22A7 " "Selected device EP4CE6E22A7 for design \"test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1732295137445 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1732295137510 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1732295137511 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1732295138132 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1732295138240 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22A7 " "Device EP4CE10E22A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1732295138997 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C7 " "Device EP4CE10E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1732295138997 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22I7 " "Device EP4CE10E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1732295138997 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C7 " "Device EP4CE6E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1732295138997 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22I7 " "Device EP4CE6E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1732295138997 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C7 " "Device EP4CE15E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1732295138997 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22I7 " "Device EP4CE15E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1732295138997 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22A7 " "Device EP4CE22E22A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1732295138997 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C7 " "Device EP4CE22E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1732295138997 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22I7 " "Device EP4CE22E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1732295138997 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1732295138997 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 12112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1732295139195 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 12114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1732295139195 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 12116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1732295139195 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 12118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1732295139195 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 12120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1732295139195 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1732295139195 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1732295139283 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4736 4736 " "No exact pin location assignment(s) for 4736 pins of 4736 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1732295142944 ""}
{ "Error" "EFIOMGR_NOT_ENOUGH_IO_INPUT_PAD_LOCATIONS" "128 92 " "There are 128 IO input pads in the design, but only 92 IO input pad locations available on the device." {  } {  } 0 169281 "There are %1!d! IO input pads in the design, but only %2!d! IO input pad locations available on the device." 0 0 "Fitter" 0 -1 1732295142969 ""}
{ "Error" "EFIOMGR_NOT_ENOUGH_IO_OUTPUT_PAD_LOCATIONS" "4608 85 " "There are 4608 IO output pads in the design, but only 85 IO output pad locations available on the device." {  } {  } 0 169282 "There are %1!d! IO output pads in the design, but only %2!d! IO output pad locations available on the device." 0 0 "Fitter" 0 -1 1732295142969 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732295142971 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1732295146818 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "648 " "Following 648 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[23\]\[0\] GND " "Pin K_precomputed\[23\]\[0\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[23][0] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[23\]\[1\] GND " "Pin K_precomputed\[23\]\[1\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[23][1] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[23\]\[2\] GND " "Pin K_precomputed\[23\]\[2\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[23][2] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[23\]\[32\] GND " "Pin K_precomputed\[23\]\[32\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[23][32] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[23\]\[33\] GND " "Pin K_precomputed\[23\]\[33\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[23][33] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[23\]\[34\] GND " "Pin K_precomputed\[23\]\[34\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[23][34] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[23\]\[35\] GND " "Pin K_precomputed\[23\]\[35\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[23][35] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[23\]\[36\] GND " "Pin K_precomputed\[23\]\[36\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[23][36] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[23\]\[37\] GND " "Pin K_precomputed\[23\]\[37\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[23][37] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[23\]\[38\] GND " "Pin K_precomputed\[23\]\[38\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[23][38] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[23\]\[39\] GND " "Pin K_precomputed\[23\]\[39\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[23][39] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[23\]\[40\] GND " "Pin K_precomputed\[23\]\[40\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[23][40] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[23\]\[41\] GND " "Pin K_precomputed\[23\]\[41\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[23][41] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[23\]\[42\] GND " "Pin K_precomputed\[23\]\[42\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[23][42] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[23\]\[64\] GND " "Pin K_precomputed\[23\]\[64\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[23][64] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[23\]\[65\] GND " "Pin K_precomputed\[23\]\[65\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[23][65] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[23\]\[66\] GND " "Pin K_precomputed\[23\]\[66\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[23][66] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[23\]\[96\] GND " "Pin K_precomputed\[23\]\[96\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[23][96] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[23\]\[97\] GND " "Pin K_precomputed\[23\]\[97\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[23][97] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[23\]\[98\] GND " "Pin K_precomputed\[23\]\[98\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[23][98] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[23\]\[99\] GND " "Pin K_precomputed\[23\]\[99\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[23][99] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[23\]\[100\] GND " "Pin K_precomputed\[23\]\[100\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[23][100] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[23\]\[101\] GND " "Pin K_precomputed\[23\]\[101\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[23][101] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[23\]\[128\] GND " "Pin K_precomputed\[23\]\[128\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[23][128] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[23\]\[129\] GND " "Pin K_precomputed\[23\]\[129\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[23][129] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[23\]\[130\] GND " "Pin K_precomputed\[23\]\[130\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[23][130] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[23\]\[160\] GND " "Pin K_precomputed\[23\]\[160\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[23][160] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[22\]\[0\] GND " "Pin K_precomputed\[22\]\[0\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[22][0] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[22\]\[1\] GND " "Pin K_precomputed\[22\]\[1\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[22][1] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[22\]\[2\] GND " "Pin K_precomputed\[22\]\[2\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[22][2] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[22\]\[32\] GND " "Pin K_precomputed\[22\]\[32\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[22][32] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[22\]\[33\] GND " "Pin K_precomputed\[22\]\[33\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[22][33] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[22\]\[34\] GND " "Pin K_precomputed\[22\]\[34\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[22][34] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[22\]\[35\] GND " "Pin K_precomputed\[22\]\[35\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[22][35] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[22\]\[36\] GND " "Pin K_precomputed\[22\]\[36\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[22][36] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[22\]\[37\] GND " "Pin K_precomputed\[22\]\[37\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[22][37] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[22\]\[38\] GND " "Pin K_precomputed\[22\]\[38\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[22][38] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[22\]\[39\] GND " "Pin K_precomputed\[22\]\[39\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[22][39] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[22\]\[40\] GND " "Pin K_precomputed\[22\]\[40\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[22][40] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[22\]\[41\] GND " "Pin K_precomputed\[22\]\[41\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[22][41] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[22\]\[42\] GND " "Pin K_precomputed\[22\]\[42\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[22][42] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[22\]\[64\] GND " "Pin K_precomputed\[22\]\[64\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[22][64] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[22\]\[65\] GND " "Pin K_precomputed\[22\]\[65\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[22][65] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[22\]\[66\] GND " "Pin K_precomputed\[22\]\[66\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[22][66] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[22\]\[96\] GND " "Pin K_precomputed\[22\]\[96\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[22][96] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[22\]\[97\] GND " "Pin K_precomputed\[22\]\[97\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[22][97] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[22\]\[98\] GND " "Pin K_precomputed\[22\]\[98\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[22][98] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[22\]\[99\] GND " "Pin K_precomputed\[22\]\[99\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[22][99] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[22\]\[100\] GND " "Pin K_precomputed\[22\]\[100\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[22][100] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[22\]\[101\] GND " "Pin K_precomputed\[22\]\[101\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[22][101] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[22\]\[128\] GND " "Pin K_precomputed\[22\]\[128\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[22][128] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[22\]\[129\] GND " "Pin K_precomputed\[22\]\[129\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[22][129] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[22\]\[130\] GND " "Pin K_precomputed\[22\]\[130\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[22][130] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[22\]\[160\] GND " "Pin K_precomputed\[22\]\[160\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[22][160] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[21\]\[0\] GND " "Pin K_precomputed\[21\]\[0\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[21][0] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[21\]\[1\] GND " "Pin K_precomputed\[21\]\[1\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[21][1] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[21\]\[2\] GND " "Pin K_precomputed\[21\]\[2\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[21][2] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[21\]\[32\] GND " "Pin K_precomputed\[21\]\[32\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[21][32] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[21\]\[33\] GND " "Pin K_precomputed\[21\]\[33\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[21][33] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[21\]\[34\] GND " "Pin K_precomputed\[21\]\[34\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[21][34] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[21\]\[35\] GND " "Pin K_precomputed\[21\]\[35\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[21][35] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[21\]\[36\] GND " "Pin K_precomputed\[21\]\[36\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[21][36] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[21\]\[37\] GND " "Pin K_precomputed\[21\]\[37\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[21][37] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[21\]\[38\] GND " "Pin K_precomputed\[21\]\[38\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[21][38] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[21\]\[39\] GND " "Pin K_precomputed\[21\]\[39\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[21][39] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[21\]\[40\] GND " "Pin K_precomputed\[21\]\[40\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[21][40] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[21\]\[41\] GND " "Pin K_precomputed\[21\]\[41\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[21][41] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[21\]\[42\] GND " "Pin K_precomputed\[21\]\[42\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[21][42] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[21\]\[64\] GND " "Pin K_precomputed\[21\]\[64\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[21][64] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[21\]\[65\] GND " "Pin K_precomputed\[21\]\[65\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[21][65] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[21\]\[66\] GND " "Pin K_precomputed\[21\]\[66\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[21][66] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[21\]\[96\] GND " "Pin K_precomputed\[21\]\[96\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[21][96] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 512 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[21\]\[97\] GND " "Pin K_precomputed\[21\]\[97\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[21][97] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[21\]\[98\] GND " "Pin K_precomputed\[21\]\[98\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[21][98] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[21\]\[99\] GND " "Pin K_precomputed\[21\]\[99\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[21][99] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[21\]\[100\] GND " "Pin K_precomputed\[21\]\[100\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[21][100] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[21\]\[101\] GND " "Pin K_precomputed\[21\]\[101\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[21][101] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[21\]\[128\] GND " "Pin K_precomputed\[21\]\[128\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[21][128] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[21\]\[129\] GND " "Pin K_precomputed\[21\]\[129\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[21][129] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 545 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[21\]\[130\] GND " "Pin K_precomputed\[21\]\[130\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[21][130] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 546 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[21\]\[160\] GND " "Pin K_precomputed\[21\]\[160\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[21][160] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 576 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[20\]\[0\] GND " "Pin K_precomputed\[20\]\[0\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[20][0] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 609 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[20\]\[1\] GND " "Pin K_precomputed\[20\]\[1\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[20][1] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 610 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[20\]\[2\] GND " "Pin K_precomputed\[20\]\[2\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[20][2] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 611 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[20\]\[32\] GND " "Pin K_precomputed\[20\]\[32\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[20][32] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 641 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[20\]\[33\] GND " "Pin K_precomputed\[20\]\[33\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[20][33] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 642 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[20\]\[34\] GND " "Pin K_precomputed\[20\]\[34\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[20][34] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 643 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[20\]\[35\] GND " "Pin K_precomputed\[20\]\[35\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[20][35] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 644 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[20\]\[36\] GND " "Pin K_precomputed\[20\]\[36\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[20][36] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 645 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[20\]\[37\] GND " "Pin K_precomputed\[20\]\[37\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[20][37] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 646 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[20\]\[38\] GND " "Pin K_precomputed\[20\]\[38\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[20][38] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 647 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[20\]\[39\] GND " "Pin K_precomputed\[20\]\[39\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[20][39] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 648 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[20\]\[40\] GND " "Pin K_precomputed\[20\]\[40\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[20][40] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 649 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[20\]\[41\] GND " "Pin K_precomputed\[20\]\[41\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[20][41] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 650 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[20\]\[42\] GND " "Pin K_precomputed\[20\]\[42\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[20][42] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[20\]\[64\] GND " "Pin K_precomputed\[20\]\[64\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[20][64] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 673 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[20\]\[65\] GND " "Pin K_precomputed\[20\]\[65\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[20][65] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 674 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[20\]\[66\] GND " "Pin K_precomputed\[20\]\[66\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[20][66] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 675 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[20\]\[96\] GND " "Pin K_precomputed\[20\]\[96\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[20][96] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[20\]\[97\] GND " "Pin K_precomputed\[20\]\[97\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[20][97] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 706 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[20\]\[98\] GND " "Pin K_precomputed\[20\]\[98\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[20][98] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 707 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[20\]\[99\] GND " "Pin K_precomputed\[20\]\[99\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[20][99] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 708 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[20\]\[100\] GND " "Pin K_precomputed\[20\]\[100\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[20][100] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 709 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[20\]\[101\] GND " "Pin K_precomputed\[20\]\[101\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[20][101] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 710 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[20\]\[128\] GND " "Pin K_precomputed\[20\]\[128\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[20][128] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[20\]\[129\] GND " "Pin K_precomputed\[20\]\[129\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[20][129] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[20\]\[130\] GND " "Pin K_precomputed\[20\]\[130\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[20][130] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 739 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[20\]\[160\] GND " "Pin K_precomputed\[20\]\[160\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[20][160] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 769 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[19\]\[0\] GND " "Pin K_precomputed\[19\]\[0\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[19][0] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[19\]\[1\] GND " "Pin K_precomputed\[19\]\[1\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[19][1] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 803 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[19\]\[2\] GND " "Pin K_precomputed\[19\]\[2\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[19][2] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 804 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[19\]\[32\] GND " "Pin K_precomputed\[19\]\[32\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[19][32] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 834 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[19\]\[33\] GND " "Pin K_precomputed\[19\]\[33\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[19][33] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 835 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[19\]\[34\] GND " "Pin K_precomputed\[19\]\[34\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[19][34] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 836 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[19\]\[35\] GND " "Pin K_precomputed\[19\]\[35\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[19][35] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 837 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[19\]\[36\] GND " "Pin K_precomputed\[19\]\[36\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[19][36] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 838 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[19\]\[37\] GND " "Pin K_precomputed\[19\]\[37\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[19][37] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 839 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[19\]\[38\] GND " "Pin K_precomputed\[19\]\[38\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[19][38] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 840 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[19\]\[39\] GND " "Pin K_precomputed\[19\]\[39\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[19][39] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 841 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[19\]\[40\] GND " "Pin K_precomputed\[19\]\[40\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[19][40] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[19\]\[41\] GND " "Pin K_precomputed\[19\]\[41\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[19][41] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[19\]\[42\] GND " "Pin K_precomputed\[19\]\[42\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[19][42] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 844 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[19\]\[64\] GND " "Pin K_precomputed\[19\]\[64\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[19][64] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[19\]\[65\] GND " "Pin K_precomputed\[19\]\[65\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[19][65] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[19\]\[66\] GND " "Pin K_precomputed\[19\]\[66\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[19][66] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[19\]\[96\] GND " "Pin K_precomputed\[19\]\[96\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[19][96] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 898 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[19\]\[97\] GND " "Pin K_precomputed\[19\]\[97\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[19][97] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 899 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[19\]\[98\] GND " "Pin K_precomputed\[19\]\[98\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[19][98] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 900 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[19\]\[99\] GND " "Pin K_precomputed\[19\]\[99\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[19][99] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 901 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[19\]\[100\] GND " "Pin K_precomputed\[19\]\[100\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[19][100] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 902 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[19\]\[101\] GND " "Pin K_precomputed\[19\]\[101\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[19][101] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 903 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[19\]\[128\] GND " "Pin K_precomputed\[19\]\[128\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[19][128] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 930 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[19\]\[129\] GND " "Pin K_precomputed\[19\]\[129\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[19][129] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 931 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[19\]\[130\] GND " "Pin K_precomputed\[19\]\[130\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[19][130] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[19\]\[160\] GND " "Pin K_precomputed\[19\]\[160\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[19][160] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 962 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[18\]\[0\] GND " "Pin K_precomputed\[18\]\[0\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[18][0] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 995 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[18\]\[1\] GND " "Pin K_precomputed\[18\]\[1\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[18][1] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[18\]\[2\] GND " "Pin K_precomputed\[18\]\[2\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[18][2] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 997 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[18\]\[32\] GND " "Pin K_precomputed\[18\]\[32\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[18][32] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1027 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[18\]\[33\] GND " "Pin K_precomputed\[18\]\[33\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[18][33] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1028 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[18\]\[34\] GND " "Pin K_precomputed\[18\]\[34\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[18][34] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1029 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[18\]\[35\] GND " "Pin K_precomputed\[18\]\[35\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[18][35] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1030 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[18\]\[36\] GND " "Pin K_precomputed\[18\]\[36\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[18][36] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1031 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[18\]\[37\] GND " "Pin K_precomputed\[18\]\[37\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[18][37] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1032 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[18\]\[38\] GND " "Pin K_precomputed\[18\]\[38\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[18][38] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1033 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[18\]\[39\] GND " "Pin K_precomputed\[18\]\[39\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[18][39] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1034 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[18\]\[40\] GND " "Pin K_precomputed\[18\]\[40\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[18][40] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1035 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[18\]\[41\] GND " "Pin K_precomputed\[18\]\[41\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[18][41] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1036 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[18\]\[42\] GND " "Pin K_precomputed\[18\]\[42\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[18][42] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1037 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[18\]\[64\] GND " "Pin K_precomputed\[18\]\[64\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[18][64] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[18\]\[65\] GND " "Pin K_precomputed\[18\]\[65\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[18][65] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1060 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[18\]\[66\] GND " "Pin K_precomputed\[18\]\[66\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[18][66] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1061 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[18\]\[96\] GND " "Pin K_precomputed\[18\]\[96\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[18][96] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1091 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[18\]\[97\] GND " "Pin K_precomputed\[18\]\[97\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[18][97] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1092 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[18\]\[98\] GND " "Pin K_precomputed\[18\]\[98\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[18][98] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1093 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[18\]\[99\] GND " "Pin K_precomputed\[18\]\[99\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[18][99] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1094 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[18\]\[100\] GND " "Pin K_precomputed\[18\]\[100\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[18][100] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1095 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[18\]\[101\] GND " "Pin K_precomputed\[18\]\[101\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[18][101] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1096 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[18\]\[128\] GND " "Pin K_precomputed\[18\]\[128\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[18][128] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[18\]\[129\] GND " "Pin K_precomputed\[18\]\[129\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[18][129] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[18\]\[130\] GND " "Pin K_precomputed\[18\]\[130\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[18][130] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[18\]\[160\] GND " "Pin K_precomputed\[18\]\[160\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[18][160] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[17\]\[0\] GND " "Pin K_precomputed\[17\]\[0\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[17][0] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[17\]\[1\] GND " "Pin K_precomputed\[17\]\[1\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[17][1] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[17\]\[2\] GND " "Pin K_precomputed\[17\]\[2\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[17][2] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[17\]\[32\] GND " "Pin K_precomputed\[17\]\[32\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[17][32] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[17\]\[33\] GND " "Pin K_precomputed\[17\]\[33\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[17][33] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[17\]\[34\] GND " "Pin K_precomputed\[17\]\[34\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[17][34] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[17\]\[35\] GND " "Pin K_precomputed\[17\]\[35\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[17][35] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[17\]\[36\] GND " "Pin K_precomputed\[17\]\[36\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[17][36] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[17\]\[37\] GND " "Pin K_precomputed\[17\]\[37\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[17][37] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[17\]\[38\] GND " "Pin K_precomputed\[17\]\[38\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[17][38] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[17\]\[39\] GND " "Pin K_precomputed\[17\]\[39\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[17][39] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[17\]\[40\] GND " "Pin K_precomputed\[17\]\[40\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[17][40] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[17\]\[41\] GND " "Pin K_precomputed\[17\]\[41\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[17][41] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[17\]\[42\] GND " "Pin K_precomputed\[17\]\[42\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[17][42] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[17\]\[64\] GND " "Pin K_precomputed\[17\]\[64\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[17][64] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[17\]\[65\] GND " "Pin K_precomputed\[17\]\[65\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[17][65] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[17\]\[66\] GND " "Pin K_precomputed\[17\]\[66\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[17][66] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[17\]\[96\] GND " "Pin K_precomputed\[17\]\[96\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[17][96] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[17\]\[97\] GND " "Pin K_precomputed\[17\]\[97\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[17][97] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[17\]\[98\] GND " "Pin K_precomputed\[17\]\[98\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[17][98] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[17\]\[99\] GND " "Pin K_precomputed\[17\]\[99\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[17][99] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[17\]\[100\] GND " "Pin K_precomputed\[17\]\[100\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[17][100] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[17\]\[101\] GND " "Pin K_precomputed\[17\]\[101\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[17][101] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[17\]\[128\] GND " "Pin K_precomputed\[17\]\[128\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[17][128] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[17\]\[129\] GND " "Pin K_precomputed\[17\]\[129\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[17][129] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[17\]\[130\] GND " "Pin K_precomputed\[17\]\[130\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[17][130] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[17\]\[160\] GND " "Pin K_precomputed\[17\]\[160\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[17][160] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[16\]\[0\] GND " "Pin K_precomputed\[16\]\[0\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[16][0] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[16\]\[1\] GND " "Pin K_precomputed\[16\]\[1\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[16][1] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[16\]\[2\] GND " "Pin K_precomputed\[16\]\[2\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[16][2] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[16\]\[32\] GND " "Pin K_precomputed\[16\]\[32\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[16][32] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[16\]\[33\] GND " "Pin K_precomputed\[16\]\[33\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[16][33] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[16\]\[34\] GND " "Pin K_precomputed\[16\]\[34\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[16][34] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[16\]\[35\] GND " "Pin K_precomputed\[16\]\[35\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[16][35] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[16\]\[36\] GND " "Pin K_precomputed\[16\]\[36\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[16][36] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[16\]\[37\] GND " "Pin K_precomputed\[16\]\[37\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[16][37] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[16\]\[38\] GND " "Pin K_precomputed\[16\]\[38\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[16][38] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[16\]\[39\] GND " "Pin K_precomputed\[16\]\[39\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[16][39] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[16\]\[40\] GND " "Pin K_precomputed\[16\]\[40\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[16][40] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[16\]\[41\] GND " "Pin K_precomputed\[16\]\[41\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[16][41] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[16\]\[42\] GND " "Pin K_precomputed\[16\]\[42\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[16][42] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[16\]\[64\] GND " "Pin K_precomputed\[16\]\[64\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[16][64] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[16\]\[65\] GND " "Pin K_precomputed\[16\]\[65\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[16][65] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[16\]\[66\] GND " "Pin K_precomputed\[16\]\[66\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[16][66] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[16\]\[96\] GND " "Pin K_precomputed\[16\]\[96\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[16][96] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[16\]\[97\] GND " "Pin K_precomputed\[16\]\[97\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[16][97] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[16\]\[98\] GND " "Pin K_precomputed\[16\]\[98\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[16][98] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[16\]\[99\] GND " "Pin K_precomputed\[16\]\[99\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[16][99] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[16\]\[100\] GND " "Pin K_precomputed\[16\]\[100\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[16][100] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[16\]\[101\] GND " "Pin K_precomputed\[16\]\[101\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[16][101] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[16\]\[128\] GND " "Pin K_precomputed\[16\]\[128\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[16][128] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[16\]\[129\] GND " "Pin K_precomputed\[16\]\[129\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[16][129] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[16\]\[130\] GND " "Pin K_precomputed\[16\]\[130\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[16][130] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[16\]\[160\] GND " "Pin K_precomputed\[16\]\[160\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[16][160] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[15\]\[0\] GND " "Pin K_precomputed\[15\]\[0\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[15][0] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[15\]\[1\] GND " "Pin K_precomputed\[15\]\[1\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[15][1] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1575 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[15\]\[2\] GND " "Pin K_precomputed\[15\]\[2\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[15][2] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1576 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[15\]\[32\] GND " "Pin K_precomputed\[15\]\[32\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[15][32] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[15\]\[33\] GND " "Pin K_precomputed\[15\]\[33\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[15][33] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[15\]\[34\] GND " "Pin K_precomputed\[15\]\[34\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[15][34] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1608 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[15\]\[35\] GND " "Pin K_precomputed\[15\]\[35\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[15][35] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1609 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[15\]\[36\] GND " "Pin K_precomputed\[15\]\[36\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[15][36] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1610 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[15\]\[37\] GND " "Pin K_precomputed\[15\]\[37\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[15][37] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1611 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[15\]\[38\] GND " "Pin K_precomputed\[15\]\[38\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[15][38] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1612 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[15\]\[39\] GND " "Pin K_precomputed\[15\]\[39\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[15][39] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1613 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[15\]\[40\] GND " "Pin K_precomputed\[15\]\[40\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[15][40] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1614 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[15\]\[41\] GND " "Pin K_precomputed\[15\]\[41\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[15][41] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[15\]\[42\] GND " "Pin K_precomputed\[15\]\[42\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[15][42] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[15\]\[64\] GND " "Pin K_precomputed\[15\]\[64\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[15][64] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1638 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[15\]\[65\] GND " "Pin K_precomputed\[15\]\[65\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[15][65] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1639 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[15\]\[66\] GND " "Pin K_precomputed\[15\]\[66\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[15][66] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1640 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[15\]\[96\] GND " "Pin K_precomputed\[15\]\[96\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[15][96] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[15\]\[97\] GND " "Pin K_precomputed\[15\]\[97\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[15][97] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1671 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[15\]\[98\] GND " "Pin K_precomputed\[15\]\[98\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[15][98] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1672 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[15\]\[99\] GND " "Pin K_precomputed\[15\]\[99\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[15][99] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1673 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[15\]\[100\] GND " "Pin K_precomputed\[15\]\[100\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[15][100] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1674 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[15\]\[101\] GND " "Pin K_precomputed\[15\]\[101\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[15][101] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1675 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[15\]\[128\] GND " "Pin K_precomputed\[15\]\[128\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[15][128] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[15\]\[129\] GND " "Pin K_precomputed\[15\]\[129\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[15][129] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[15\]\[130\] GND " "Pin K_precomputed\[15\]\[130\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[15][130] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[15\]\[160\] GND " "Pin K_precomputed\[15\]\[160\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[15][160] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1734 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[14\]\[0\] GND " "Pin K_precomputed\[14\]\[0\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[14][0] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1767 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[14\]\[1\] GND " "Pin K_precomputed\[14\]\[1\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[14][1] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[14\]\[2\] GND " "Pin K_precomputed\[14\]\[2\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[14][2] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1769 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[14\]\[32\] GND " "Pin K_precomputed\[14\]\[32\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[14][32] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1799 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[14\]\[33\] GND " "Pin K_precomputed\[14\]\[33\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[14][33] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[14\]\[34\] GND " "Pin K_precomputed\[14\]\[34\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[14][34] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1801 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[14\]\[35\] GND " "Pin K_precomputed\[14\]\[35\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[14][35] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[14\]\[36\] GND " "Pin K_precomputed\[14\]\[36\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[14][36] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1803 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[14\]\[37\] GND " "Pin K_precomputed\[14\]\[37\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[14][37] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1804 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[14\]\[38\] GND " "Pin K_precomputed\[14\]\[38\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[14][38] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1805 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[14\]\[39\] GND " "Pin K_precomputed\[14\]\[39\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[14][39] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1806 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[14\]\[40\] GND " "Pin K_precomputed\[14\]\[40\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[14][40] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[14\]\[41\] GND " "Pin K_precomputed\[14\]\[41\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[14][41] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[14\]\[42\] GND " "Pin K_precomputed\[14\]\[42\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[14][42] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1809 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[14\]\[64\] GND " "Pin K_precomputed\[14\]\[64\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[14][64] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1831 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[14\]\[65\] GND " "Pin K_precomputed\[14\]\[65\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[14][65] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[14\]\[66\] GND " "Pin K_precomputed\[14\]\[66\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[14][66] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1833 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[14\]\[96\] GND " "Pin K_precomputed\[14\]\[96\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[14][96] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[14\]\[97\] GND " "Pin K_precomputed\[14\]\[97\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[14][97] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[14\]\[98\] GND " "Pin K_precomputed\[14\]\[98\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[14][98] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1865 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[14\]\[99\] GND " "Pin K_precomputed\[14\]\[99\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[14][99] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[14\]\[100\] GND " "Pin K_precomputed\[14\]\[100\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[14][100] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[14\]\[101\] GND " "Pin K_precomputed\[14\]\[101\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[14][101] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[14\]\[128\] GND " "Pin K_precomputed\[14\]\[128\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[14][128] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1895 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[14\]\[129\] GND " "Pin K_precomputed\[14\]\[129\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[14][129] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1896 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[14\]\[130\] GND " "Pin K_precomputed\[14\]\[130\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[14][130] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[14\]\[160\] GND " "Pin K_precomputed\[14\]\[160\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[14][160] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[13\]\[0\] GND " "Pin K_precomputed\[13\]\[0\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[13][0] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1960 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[13\]\[1\] GND " "Pin K_precomputed\[13\]\[1\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[13][1] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1961 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[13\]\[2\] GND " "Pin K_precomputed\[13\]\[2\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[13][2] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1962 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[13\]\[32\] GND " "Pin K_precomputed\[13\]\[32\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[13][32] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1992 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[13\]\[33\] GND " "Pin K_precomputed\[13\]\[33\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[13][33] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1993 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[13\]\[34\] GND " "Pin K_precomputed\[13\]\[34\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[13][34] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[13\]\[35\] GND " "Pin K_precomputed\[13\]\[35\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[13][35] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1995 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[13\]\[36\] GND " "Pin K_precomputed\[13\]\[36\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[13][36] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[13\]\[37\] GND " "Pin K_precomputed\[13\]\[37\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[13][37] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1997 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[13\]\[38\] GND " "Pin K_precomputed\[13\]\[38\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[13][38] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1998 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[13\]\[39\] GND " "Pin K_precomputed\[13\]\[39\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[13][39] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 1999 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[13\]\[40\] GND " "Pin K_precomputed\[13\]\[40\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[13][40] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2000 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[13\]\[41\] GND " "Pin K_precomputed\[13\]\[41\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[13][41] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2001 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[13\]\[42\] GND " "Pin K_precomputed\[13\]\[42\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[13][42] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2002 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[13\]\[64\] GND " "Pin K_precomputed\[13\]\[64\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[13][64] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2024 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[13\]\[65\] GND " "Pin K_precomputed\[13\]\[65\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[13][65] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2025 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[13\]\[66\] GND " "Pin K_precomputed\[13\]\[66\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[13][66] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2026 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[13\]\[96\] GND " "Pin K_precomputed\[13\]\[96\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[13][96] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2056 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[13\]\[97\] GND " "Pin K_precomputed\[13\]\[97\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[13][97] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[13\]\[98\] GND " "Pin K_precomputed\[13\]\[98\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[13][98] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2058 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[13\]\[99\] GND " "Pin K_precomputed\[13\]\[99\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[13][99] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[13\]\[100\] GND " "Pin K_precomputed\[13\]\[100\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[13][100] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2060 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[13\]\[101\] GND " "Pin K_precomputed\[13\]\[101\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[13][101] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2061 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[13\]\[128\] GND " "Pin K_precomputed\[13\]\[128\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[13][128] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2088 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[13\]\[129\] GND " "Pin K_precomputed\[13\]\[129\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[13][129] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2089 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[13\]\[130\] GND " "Pin K_precomputed\[13\]\[130\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[13][130] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2090 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[13\]\[160\] GND " "Pin K_precomputed\[13\]\[160\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[13][160] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[12\]\[0\] GND " "Pin K_precomputed\[12\]\[0\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[12][0] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[12\]\[1\] GND " "Pin K_precomputed\[12\]\[1\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[12][1] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[12\]\[2\] GND " "Pin K_precomputed\[12\]\[2\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[12][2] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[12\]\[32\] GND " "Pin K_precomputed\[12\]\[32\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[12][32] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[12\]\[33\] GND " "Pin K_precomputed\[12\]\[33\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[12][33] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[12\]\[34\] GND " "Pin K_precomputed\[12\]\[34\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[12][34] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[12\]\[35\] GND " "Pin K_precomputed\[12\]\[35\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[12][35] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[12\]\[36\] GND " "Pin K_precomputed\[12\]\[36\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[12][36] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[12\]\[37\] GND " "Pin K_precomputed\[12\]\[37\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[12][37] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[12\]\[38\] GND " "Pin K_precomputed\[12\]\[38\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[12][38] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[12\]\[39\] GND " "Pin K_precomputed\[12\]\[39\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[12][39] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[12\]\[40\] GND " "Pin K_precomputed\[12\]\[40\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[12][40] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[12\]\[41\] GND " "Pin K_precomputed\[12\]\[41\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[12][41] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[12\]\[42\] GND " "Pin K_precomputed\[12\]\[42\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[12][42] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[12\]\[64\] GND " "Pin K_precomputed\[12\]\[64\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[12][64] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[12\]\[65\] GND " "Pin K_precomputed\[12\]\[65\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[12][65] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[12\]\[66\] GND " "Pin K_precomputed\[12\]\[66\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[12][66] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[12\]\[96\] GND " "Pin K_precomputed\[12\]\[96\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[12][96] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[12\]\[97\] GND " "Pin K_precomputed\[12\]\[97\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[12][97] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[12\]\[98\] GND " "Pin K_precomputed\[12\]\[98\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[12][98] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[12\]\[99\] GND " "Pin K_precomputed\[12\]\[99\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[12][99] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[12\]\[100\] GND " "Pin K_precomputed\[12\]\[100\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[12][100] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[12\]\[101\] GND " "Pin K_precomputed\[12\]\[101\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[12][101] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[12\]\[128\] GND " "Pin K_precomputed\[12\]\[128\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[12][128] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[12\]\[129\] GND " "Pin K_precomputed\[12\]\[129\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[12][129] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[12\]\[130\] GND " "Pin K_precomputed\[12\]\[130\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[12][130] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[12\]\[160\] GND " "Pin K_precomputed\[12\]\[160\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[12][160] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[11\]\[0\] GND " "Pin K_precomputed\[11\]\[0\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[11][0] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[11\]\[1\] GND " "Pin K_precomputed\[11\]\[1\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[11][1] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[11\]\[2\] GND " "Pin K_precomputed\[11\]\[2\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[11][2] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[11\]\[32\] GND " "Pin K_precomputed\[11\]\[32\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[11][32] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[11\]\[33\] GND " "Pin K_precomputed\[11\]\[33\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[11][33] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[11\]\[34\] GND " "Pin K_precomputed\[11\]\[34\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[11][34] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[11\]\[35\] GND " "Pin K_precomputed\[11\]\[35\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[11][35] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[11\]\[36\] GND " "Pin K_precomputed\[11\]\[36\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[11][36] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[11\]\[37\] GND " "Pin K_precomputed\[11\]\[37\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[11][37] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[11\]\[38\] GND " "Pin K_precomputed\[11\]\[38\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[11][38] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[11\]\[39\] GND " "Pin K_precomputed\[11\]\[39\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[11][39] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[11\]\[40\] GND " "Pin K_precomputed\[11\]\[40\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[11][40] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[11\]\[41\] GND " "Pin K_precomputed\[11\]\[41\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[11][41] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[11\]\[42\] GND " "Pin K_precomputed\[11\]\[42\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[11][42] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[11\]\[64\] GND " "Pin K_precomputed\[11\]\[64\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[11][64] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[11\]\[65\] GND " "Pin K_precomputed\[11\]\[65\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[11][65] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[11\]\[66\] GND " "Pin K_precomputed\[11\]\[66\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[11][66] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[11\]\[96\] GND " "Pin K_precomputed\[11\]\[96\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[11][96] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[11\]\[97\] GND " "Pin K_precomputed\[11\]\[97\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[11][97] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[11\]\[98\] GND " "Pin K_precomputed\[11\]\[98\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[11][98] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[11\]\[99\] GND " "Pin K_precomputed\[11\]\[99\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[11][99] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[11\]\[100\] GND " "Pin K_precomputed\[11\]\[100\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[11][100] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[11\]\[101\] GND " "Pin K_precomputed\[11\]\[101\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[11][101] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[11\]\[128\] GND " "Pin K_precomputed\[11\]\[128\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[11][128] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[11\]\[129\] GND " "Pin K_precomputed\[11\]\[129\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[11][129] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[11\]\[130\] GND " "Pin K_precomputed\[11\]\[130\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[11][130] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[11\]\[160\] GND " "Pin K_precomputed\[11\]\[160\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[11][160] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[10\]\[0\] GND " "Pin K_precomputed\[10\]\[0\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[10][0] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2539 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[10\]\[1\] GND " "Pin K_precomputed\[10\]\[1\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[10][1] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2540 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[10\]\[2\] GND " "Pin K_precomputed\[10\]\[2\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[10][2] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[10\]\[32\] GND " "Pin K_precomputed\[10\]\[32\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[10][32] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2571 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[10\]\[33\] GND " "Pin K_precomputed\[10\]\[33\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[10][33] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2572 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[10\]\[34\] GND " "Pin K_precomputed\[10\]\[34\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[10][34] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2573 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[10\]\[35\] GND " "Pin K_precomputed\[10\]\[35\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[10][35] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[10\]\[36\] GND " "Pin K_precomputed\[10\]\[36\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[10][36] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2575 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[10\]\[37\] GND " "Pin K_precomputed\[10\]\[37\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[10][37] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2576 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[10\]\[38\] GND " "Pin K_precomputed\[10\]\[38\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[10][38] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[10\]\[39\] GND " "Pin K_precomputed\[10\]\[39\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[10][39] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2578 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[10\]\[40\] GND " "Pin K_precomputed\[10\]\[40\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[10][40] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[10\]\[41\] GND " "Pin K_precomputed\[10\]\[41\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[10][41] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[10\]\[42\] GND " "Pin K_precomputed\[10\]\[42\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[10][42] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[10\]\[64\] GND " "Pin K_precomputed\[10\]\[64\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[10][64] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[10\]\[65\] GND " "Pin K_precomputed\[10\]\[65\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[10][65] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[10\]\[66\] GND " "Pin K_precomputed\[10\]\[66\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[10][66] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[10\]\[96\] GND " "Pin K_precomputed\[10\]\[96\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[10][96] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[10\]\[97\] GND " "Pin K_precomputed\[10\]\[97\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[10][97] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[10\]\[98\] GND " "Pin K_precomputed\[10\]\[98\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[10][98] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2637 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[10\]\[99\] GND " "Pin K_precomputed\[10\]\[99\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[10][99] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2638 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[10\]\[100\] GND " "Pin K_precomputed\[10\]\[100\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[10][100] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2639 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[10\]\[101\] GND " "Pin K_precomputed\[10\]\[101\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[10][101] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2640 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[10\]\[128\] GND " "Pin K_precomputed\[10\]\[128\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[10][128] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[10\]\[129\] GND " "Pin K_precomputed\[10\]\[129\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[10][129] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2668 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[10\]\[130\] GND " "Pin K_precomputed\[10\]\[130\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[10][130] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2669 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[10\]\[160\] GND " "Pin K_precomputed\[10\]\[160\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[10][160] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2699 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[9\]\[0\] GND " "Pin K_precomputed\[9\]\[0\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[9][0] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2732 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[9\]\[1\] GND " "Pin K_precomputed\[9\]\[1\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[9][1] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2733 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[9\]\[2\] GND " "Pin K_precomputed\[9\]\[2\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[9][2] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2734 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[9\]\[32\] GND " "Pin K_precomputed\[9\]\[32\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[9][32] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[9\]\[33\] GND " "Pin K_precomputed\[9\]\[33\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[9][33] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2765 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[9\]\[34\] GND " "Pin K_precomputed\[9\]\[34\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[9][34] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[9\]\[35\] GND " "Pin K_precomputed\[9\]\[35\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[9][35] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2767 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[9\]\[36\] GND " "Pin K_precomputed\[9\]\[36\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[9][36] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[9\]\[37\] GND " "Pin K_precomputed\[9\]\[37\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[9][37] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2769 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[9\]\[38\] GND " "Pin K_precomputed\[9\]\[38\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[9][38] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2770 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[9\]\[39\] GND " "Pin K_precomputed\[9\]\[39\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[9][39] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2771 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[9\]\[40\] GND " "Pin K_precomputed\[9\]\[40\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[9][40] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[9\]\[41\] GND " "Pin K_precomputed\[9\]\[41\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[9][41] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[9\]\[42\] GND " "Pin K_precomputed\[9\]\[42\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[9][42] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2774 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[9\]\[64\] GND " "Pin K_precomputed\[9\]\[64\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[9][64] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2796 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[9\]\[65\] GND " "Pin K_precomputed\[9\]\[65\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[9][65] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2797 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[9\]\[66\] GND " "Pin K_precomputed\[9\]\[66\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[9][66] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2798 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[9\]\[96\] GND " "Pin K_precomputed\[9\]\[96\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[9][96] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2828 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[9\]\[97\] GND " "Pin K_precomputed\[9\]\[97\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[9][97] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2829 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[9\]\[98\] GND " "Pin K_precomputed\[9\]\[98\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[9][98] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2830 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[9\]\[99\] GND " "Pin K_precomputed\[9\]\[99\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[9][99] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2831 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[9\]\[100\] GND " "Pin K_precomputed\[9\]\[100\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[9][100] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[9\]\[101\] GND " "Pin K_precomputed\[9\]\[101\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[9][101] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2833 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[9\]\[128\] GND " "Pin K_precomputed\[9\]\[128\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[9][128] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2860 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[9\]\[129\] GND " "Pin K_precomputed\[9\]\[129\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[9][129] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2861 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[9\]\[130\] GND " "Pin K_precomputed\[9\]\[130\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[9][130] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[9\]\[160\] GND " "Pin K_precomputed\[9\]\[160\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[9][160] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2892 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[8\]\[0\] GND " "Pin K_precomputed\[8\]\[0\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[8][0] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[8\]\[1\] GND " "Pin K_precomputed\[8\]\[1\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[8][1] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2926 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[8\]\[2\] GND " "Pin K_precomputed\[8\]\[2\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[8][2] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[8\]\[32\] GND " "Pin K_precomputed\[8\]\[32\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[8][32] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[8\]\[33\] GND " "Pin K_precomputed\[8\]\[33\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[8][33] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2958 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[8\]\[34\] GND " "Pin K_precomputed\[8\]\[34\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[8][34] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2959 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[8\]\[35\] GND " "Pin K_precomputed\[8\]\[35\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[8][35] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2960 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[8\]\[36\] GND " "Pin K_precomputed\[8\]\[36\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[8][36] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2961 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[8\]\[37\] GND " "Pin K_precomputed\[8\]\[37\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[8][37] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2962 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[8\]\[38\] GND " "Pin K_precomputed\[8\]\[38\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[8][38] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2963 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[8\]\[39\] GND " "Pin K_precomputed\[8\]\[39\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[8][39] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2964 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[8\]\[40\] GND " "Pin K_precomputed\[8\]\[40\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[8][40] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2965 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[8\]\[41\] GND " "Pin K_precomputed\[8\]\[41\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[8][41] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2966 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[8\]\[42\] GND " "Pin K_precomputed\[8\]\[42\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[8][42] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[8\]\[64\] GND " "Pin K_precomputed\[8\]\[64\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[8][64] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2989 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[8\]\[65\] GND " "Pin K_precomputed\[8\]\[65\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[8][65] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[8\]\[66\] GND " "Pin K_precomputed\[8\]\[66\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[8][66] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 2991 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[8\]\[96\] GND " "Pin K_precomputed\[8\]\[96\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[8][96] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3021 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[8\]\[97\] GND " "Pin K_precomputed\[8\]\[97\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[8][97] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3022 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[8\]\[98\] GND " "Pin K_precomputed\[8\]\[98\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[8][98] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3023 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[8\]\[99\] GND " "Pin K_precomputed\[8\]\[99\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[8][99] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3024 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[8\]\[100\] GND " "Pin K_precomputed\[8\]\[100\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[8][100] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3025 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[8\]\[101\] GND " "Pin K_precomputed\[8\]\[101\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[8][101] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3026 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[8\]\[128\] GND " "Pin K_precomputed\[8\]\[128\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[8][128] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3053 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[8\]\[129\] GND " "Pin K_precomputed\[8\]\[129\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[8][129] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3054 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[8\]\[130\] GND " "Pin K_precomputed\[8\]\[130\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[8][130] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3055 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[8\]\[160\] GND " "Pin K_precomputed\[8\]\[160\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[8][160] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3085 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[7\]\[0\] GND " "Pin K_precomputed\[7\]\[0\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[7][0] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[7\]\[1\] GND " "Pin K_precomputed\[7\]\[1\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[7][1] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[7\]\[2\] GND " "Pin K_precomputed\[7\]\[2\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[7][2] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[7\]\[32\] GND " "Pin K_precomputed\[7\]\[32\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[7][32] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[7\]\[33\] GND " "Pin K_precomputed\[7\]\[33\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[7][33] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[7\]\[34\] GND " "Pin K_precomputed\[7\]\[34\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[7][34] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[7\]\[35\] GND " "Pin K_precomputed\[7\]\[35\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[7][35] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[7\]\[36\] GND " "Pin K_precomputed\[7\]\[36\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[7][36] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[7\]\[37\] GND " "Pin K_precomputed\[7\]\[37\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[7][37] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[7\]\[38\] GND " "Pin K_precomputed\[7\]\[38\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[7][38] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[7\]\[39\] GND " "Pin K_precomputed\[7\]\[39\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[7][39] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[7\]\[40\] GND " "Pin K_precomputed\[7\]\[40\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[7][40] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[7\]\[41\] GND " "Pin K_precomputed\[7\]\[41\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[7][41] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[7\]\[42\] GND " "Pin K_precomputed\[7\]\[42\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[7][42] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[7\]\[64\] GND " "Pin K_precomputed\[7\]\[64\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[7][64] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[7\]\[65\] GND " "Pin K_precomputed\[7\]\[65\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[7][65] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[7\]\[66\] GND " "Pin K_precomputed\[7\]\[66\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[7][66] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[7\]\[96\] GND " "Pin K_precomputed\[7\]\[96\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[7][96] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[7\]\[97\] GND " "Pin K_precomputed\[7\]\[97\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[7][97] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[7\]\[98\] GND " "Pin K_precomputed\[7\]\[98\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[7][98] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[7\]\[99\] GND " "Pin K_precomputed\[7\]\[99\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[7][99] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[7\]\[100\] GND " "Pin K_precomputed\[7\]\[100\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[7][100] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[7\]\[101\] GND " "Pin K_precomputed\[7\]\[101\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[7][101] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[7\]\[128\] GND " "Pin K_precomputed\[7\]\[128\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[7][128] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[7\]\[129\] GND " "Pin K_precomputed\[7\]\[129\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[7][129] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[7\]\[130\] GND " "Pin K_precomputed\[7\]\[130\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[7][130] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[7\]\[160\] GND " "Pin K_precomputed\[7\]\[160\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[7][160] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[6\]\[0\] GND " "Pin K_precomputed\[6\]\[0\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[6][0] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[6\]\[1\] GND " "Pin K_precomputed\[6\]\[1\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[6][1] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[6\]\[2\] GND " "Pin K_precomputed\[6\]\[2\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[6][2] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[6\]\[32\] GND " "Pin K_precomputed\[6\]\[32\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[6][32] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[6\]\[33\] GND " "Pin K_precomputed\[6\]\[33\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[6][33] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[6\]\[34\] GND " "Pin K_precomputed\[6\]\[34\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[6][34] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[6\]\[35\] GND " "Pin K_precomputed\[6\]\[35\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[6][35] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[6\]\[36\] GND " "Pin K_precomputed\[6\]\[36\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[6][36] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[6\]\[37\] GND " "Pin K_precomputed\[6\]\[37\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[6][37] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[6\]\[38\] GND " "Pin K_precomputed\[6\]\[38\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[6][38] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[6\]\[39\] GND " "Pin K_precomputed\[6\]\[39\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[6][39] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3350 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[6\]\[40\] GND " "Pin K_precomputed\[6\]\[40\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[6][40] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[6\]\[41\] GND " "Pin K_precomputed\[6\]\[41\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[6][41] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[6\]\[42\] GND " "Pin K_precomputed\[6\]\[42\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[6][42] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[6\]\[64\] GND " "Pin K_precomputed\[6\]\[64\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[6][64] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[6\]\[65\] GND " "Pin K_precomputed\[6\]\[65\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[6][65] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[6\]\[66\] GND " "Pin K_precomputed\[6\]\[66\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[6][66] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[6\]\[96\] GND " "Pin K_precomputed\[6\]\[96\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[6][96] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[6\]\[97\] GND " "Pin K_precomputed\[6\]\[97\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[6][97] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[6\]\[98\] GND " "Pin K_precomputed\[6\]\[98\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[6][98] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[6\]\[99\] GND " "Pin K_precomputed\[6\]\[99\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[6][99] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[6\]\[100\] GND " "Pin K_precomputed\[6\]\[100\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[6][100] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[6\]\[101\] GND " "Pin K_precomputed\[6\]\[101\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[6][101] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[6\]\[128\] GND " "Pin K_precomputed\[6\]\[128\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[6][128] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[6\]\[129\] GND " "Pin K_precomputed\[6\]\[129\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[6][129] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[6\]\[130\] GND " "Pin K_precomputed\[6\]\[130\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[6][130] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[6\]\[160\] GND " "Pin K_precomputed\[6\]\[160\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[6][160] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3471 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[5\]\[0\] GND " "Pin K_precomputed\[5\]\[0\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[5][0] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[5\]\[1\] GND " "Pin K_precomputed\[5\]\[1\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[5][1] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[5\]\[2\] GND " "Pin K_precomputed\[5\]\[2\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[5][2] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[5\]\[32\] GND " "Pin K_precomputed\[5\]\[32\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[5][32] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[5\]\[33\] GND " "Pin K_precomputed\[5\]\[33\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[5][33] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3537 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[5\]\[34\] GND " "Pin K_precomputed\[5\]\[34\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[5][34] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3538 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[5\]\[35\] GND " "Pin K_precomputed\[5\]\[35\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[5][35] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3539 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[5\]\[36\] GND " "Pin K_precomputed\[5\]\[36\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[5][36] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3540 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[5\]\[37\] GND " "Pin K_precomputed\[5\]\[37\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[5][37] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[5\]\[38\] GND " "Pin K_precomputed\[5\]\[38\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[5][38] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[5\]\[39\] GND " "Pin K_precomputed\[5\]\[39\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[5][39] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[5\]\[40\] GND " "Pin K_precomputed\[5\]\[40\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[5][40] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[5\]\[41\] GND " "Pin K_precomputed\[5\]\[41\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[5][41] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3545 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[5\]\[42\] GND " "Pin K_precomputed\[5\]\[42\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[5][42] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3546 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[5\]\[64\] GND " "Pin K_precomputed\[5\]\[64\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[5][64] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3568 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[5\]\[65\] GND " "Pin K_precomputed\[5\]\[65\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[5][65] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[5\]\[66\] GND " "Pin K_precomputed\[5\]\[66\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[5][66] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3570 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[5\]\[96\] GND " "Pin K_precomputed\[5\]\[96\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[5][96] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[5\]\[97\] GND " "Pin K_precomputed\[5\]\[97\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[5][97] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[5\]\[98\] GND " "Pin K_precomputed\[5\]\[98\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[5][98] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3602 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[5\]\[99\] GND " "Pin K_precomputed\[5\]\[99\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[5][99] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[5\]\[100\] GND " "Pin K_precomputed\[5\]\[100\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[5][100] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[5\]\[101\] GND " "Pin K_precomputed\[5\]\[101\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[5][101] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[5\]\[128\] GND " "Pin K_precomputed\[5\]\[128\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[5][128] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[5\]\[129\] GND " "Pin K_precomputed\[5\]\[129\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[5][129] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[5\]\[130\] GND " "Pin K_precomputed\[5\]\[130\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[5][130] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[5\]\[160\] GND " "Pin K_precomputed\[5\]\[160\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[5][160] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3664 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[4\]\[0\] GND " "Pin K_precomputed\[4\]\[0\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[4][0] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3697 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[4\]\[1\] GND " "Pin K_precomputed\[4\]\[1\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[4][1] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3698 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[4\]\[2\] GND " "Pin K_precomputed\[4\]\[2\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[4][2] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3699 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[4\]\[32\] GND " "Pin K_precomputed\[4\]\[32\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[4][32] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[4\]\[33\] GND " "Pin K_precomputed\[4\]\[33\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[4][33] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3730 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[4\]\[34\] GND " "Pin K_precomputed\[4\]\[34\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[4][34] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3731 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[4\]\[35\] GND " "Pin K_precomputed\[4\]\[35\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[4][35] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3732 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[4\]\[36\] GND " "Pin K_precomputed\[4\]\[36\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[4][36] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3733 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[4\]\[37\] GND " "Pin K_precomputed\[4\]\[37\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[4][37] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3734 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[4\]\[38\] GND " "Pin K_precomputed\[4\]\[38\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[4][38] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3735 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[4\]\[39\] GND " "Pin K_precomputed\[4\]\[39\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[4][39] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3736 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[4\]\[40\] GND " "Pin K_precomputed\[4\]\[40\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[4][40] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[4\]\[41\] GND " "Pin K_precomputed\[4\]\[41\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[4][41] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[4\]\[42\] GND " "Pin K_precomputed\[4\]\[42\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[4][42] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3739 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[4\]\[64\] GND " "Pin K_precomputed\[4\]\[64\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[4][64] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3761 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[4\]\[65\] GND " "Pin K_precomputed\[4\]\[65\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[4][65] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[4\]\[66\] GND " "Pin K_precomputed\[4\]\[66\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[4][66] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[4\]\[96\] GND " "Pin K_precomputed\[4\]\[96\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[4][96] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3793 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[4\]\[97\] GND " "Pin K_precomputed\[4\]\[97\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[4][97] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3794 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[4\]\[98\] GND " "Pin K_precomputed\[4\]\[98\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[4][98] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3795 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[4\]\[99\] GND " "Pin K_precomputed\[4\]\[99\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[4][99] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3796 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[4\]\[100\] GND " "Pin K_precomputed\[4\]\[100\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[4][100] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3797 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[4\]\[101\] GND " "Pin K_precomputed\[4\]\[101\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[4][101] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3798 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[4\]\[128\] GND " "Pin K_precomputed\[4\]\[128\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[4][128] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3825 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[4\]\[129\] GND " "Pin K_precomputed\[4\]\[129\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[4][129] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[4\]\[130\] GND " "Pin K_precomputed\[4\]\[130\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[4][130] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[4\]\[160\] GND " "Pin K_precomputed\[4\]\[160\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[4][160] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3857 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[3\]\[0\] GND " "Pin K_precomputed\[3\]\[0\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[3][0] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3890 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[3\]\[1\] GND " "Pin K_precomputed\[3\]\[1\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[3][1] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[3\]\[2\] GND " "Pin K_precomputed\[3\]\[2\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[3][2] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3892 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[3\]\[32\] GND " "Pin K_precomputed\[3\]\[32\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[3][32] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3922 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[3\]\[33\] GND " "Pin K_precomputed\[3\]\[33\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[3][33] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[3\]\[34\] GND " "Pin K_precomputed\[3\]\[34\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[3][34] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3924 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[3\]\[35\] GND " "Pin K_precomputed\[3\]\[35\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[3][35] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[3\]\[36\] GND " "Pin K_precomputed\[3\]\[36\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[3][36] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3926 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[3\]\[37\] GND " "Pin K_precomputed\[3\]\[37\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[3][37] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[3\]\[38\] GND " "Pin K_precomputed\[3\]\[38\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[3][38] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3928 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[3\]\[39\] GND " "Pin K_precomputed\[3\]\[39\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[3][39] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3929 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[3\]\[40\] GND " "Pin K_precomputed\[3\]\[40\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[3][40] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3930 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[3\]\[41\] GND " "Pin K_precomputed\[3\]\[41\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[3][41] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3931 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[3\]\[42\] GND " "Pin K_precomputed\[3\]\[42\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[3][42] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[3\]\[64\] GND " "Pin K_precomputed\[3\]\[64\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[3][64] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3954 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[3\]\[65\] GND " "Pin K_precomputed\[3\]\[65\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[3][65] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3955 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[3\]\[66\] GND " "Pin K_precomputed\[3\]\[66\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[3][66] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[3\]\[96\] GND " "Pin K_precomputed\[3\]\[96\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[3][96] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[3\]\[97\] GND " "Pin K_precomputed\[3\]\[97\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[3][97] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[3\]\[98\] GND " "Pin K_precomputed\[3\]\[98\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[3][98] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3988 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[3\]\[99\] GND " "Pin K_precomputed\[3\]\[99\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[3][99] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3989 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[3\]\[100\] GND " "Pin K_precomputed\[3\]\[100\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[3][100] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[3\]\[101\] GND " "Pin K_precomputed\[3\]\[101\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[3][101] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 3991 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[3\]\[128\] GND " "Pin K_precomputed\[3\]\[128\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[3][128] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4018 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[3\]\[129\] GND " "Pin K_precomputed\[3\]\[129\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[3][129] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4019 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[3\]\[130\] GND " "Pin K_precomputed\[3\]\[130\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[3][130] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4020 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[3\]\[160\] GND " "Pin K_precomputed\[3\]\[160\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[3][160] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4050 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[2\]\[0\] GND " "Pin K_precomputed\[2\]\[0\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[2][0] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4083 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[2\]\[1\] GND " "Pin K_precomputed\[2\]\[1\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[2][1] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4084 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[2\]\[2\] GND " "Pin K_precomputed\[2\]\[2\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[2][2] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4085 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[2\]\[32\] GND " "Pin K_precomputed\[2\]\[32\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[2][32] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[2\]\[33\] GND " "Pin K_precomputed\[2\]\[33\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[2][33] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[2\]\[34\] GND " "Pin K_precomputed\[2\]\[34\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[2][34] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[2\]\[35\] GND " "Pin K_precomputed\[2\]\[35\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[2][35] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[2\]\[36\] GND " "Pin K_precomputed\[2\]\[36\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[2][36] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[2\]\[37\] GND " "Pin K_precomputed\[2\]\[37\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[2][37] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[2\]\[38\] GND " "Pin K_precomputed\[2\]\[38\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[2][38] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[2\]\[39\] GND " "Pin K_precomputed\[2\]\[39\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[2][39] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[2\]\[40\] GND " "Pin K_precomputed\[2\]\[40\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[2][40] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[2\]\[41\] GND " "Pin K_precomputed\[2\]\[41\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[2][41] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[2\]\[42\] GND " "Pin K_precomputed\[2\]\[42\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[2][42] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[2\]\[64\] GND " "Pin K_precomputed\[2\]\[64\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[2][64] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[2\]\[65\] GND " "Pin K_precomputed\[2\]\[65\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[2][65] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[2\]\[66\] GND " "Pin K_precomputed\[2\]\[66\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[2][66] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[2\]\[96\] GND " "Pin K_precomputed\[2\]\[96\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[2][96] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[2\]\[97\] GND " "Pin K_precomputed\[2\]\[97\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[2][97] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[2\]\[98\] GND " "Pin K_precomputed\[2\]\[98\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[2][98] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[2\]\[99\] GND " "Pin K_precomputed\[2\]\[99\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[2][99] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[2\]\[100\] GND " "Pin K_precomputed\[2\]\[100\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[2][100] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[2\]\[101\] GND " "Pin K_precomputed\[2\]\[101\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[2][101] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[2\]\[128\] GND " "Pin K_precomputed\[2\]\[128\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[2][128] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[2\]\[129\] GND " "Pin K_precomputed\[2\]\[129\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[2][129] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[2\]\[130\] GND " "Pin K_precomputed\[2\]\[130\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[2][130] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[2\]\[160\] GND " "Pin K_precomputed\[2\]\[160\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[2][160] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[1\]\[0\] GND " "Pin K_precomputed\[1\]\[0\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[1][0] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[1\]\[1\] GND " "Pin K_precomputed\[1\]\[1\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[1][1] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[1\]\[2\] GND " "Pin K_precomputed\[1\]\[2\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[1][2] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[1\]\[32\] GND " "Pin K_precomputed\[1\]\[32\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[1][32] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[1\]\[33\] GND " "Pin K_precomputed\[1\]\[33\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[1][33] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[1\]\[34\] GND " "Pin K_precomputed\[1\]\[34\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[1][34] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[1\]\[35\] GND " "Pin K_precomputed\[1\]\[35\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[1][35] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[1\]\[36\] GND " "Pin K_precomputed\[1\]\[36\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[1][36] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[1\]\[37\] GND " "Pin K_precomputed\[1\]\[37\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[1][37] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[1\]\[38\] GND " "Pin K_precomputed\[1\]\[38\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[1][38] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[1\]\[39\] GND " "Pin K_precomputed\[1\]\[39\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[1][39] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[1\]\[40\] GND " "Pin K_precomputed\[1\]\[40\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[1][40] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[1\]\[41\] GND " "Pin K_precomputed\[1\]\[41\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[1][41] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[1\]\[42\] GND " "Pin K_precomputed\[1\]\[42\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[1][42] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[1\]\[64\] GND " "Pin K_precomputed\[1\]\[64\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[1][64] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[1\]\[65\] GND " "Pin K_precomputed\[1\]\[65\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[1][65] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[1\]\[66\] GND " "Pin K_precomputed\[1\]\[66\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[1][66] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[1\]\[96\] GND " "Pin K_precomputed\[1\]\[96\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[1][96] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[1\]\[97\] GND " "Pin K_precomputed\[1\]\[97\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[1][97] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[1\]\[98\] GND " "Pin K_precomputed\[1\]\[98\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[1][98] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[1\]\[99\] GND " "Pin K_precomputed\[1\]\[99\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[1][99] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[1\]\[100\] GND " "Pin K_precomputed\[1\]\[100\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[1][100] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[1\]\[101\] GND " "Pin K_precomputed\[1\]\[101\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[1][101] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[1\]\[128\] GND " "Pin K_precomputed\[1\]\[128\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[1][128] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[1\]\[129\] GND " "Pin K_precomputed\[1\]\[129\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[1][129] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[1\]\[130\] GND " "Pin K_precomputed\[1\]\[130\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[1][130] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4406 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[1\]\[160\] GND " "Pin K_precomputed\[1\]\[160\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[1][160] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[0\]\[0\] GND " "Pin K_precomputed\[0\]\[0\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[0][0] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[0\]\[1\] GND " "Pin K_precomputed\[0\]\[1\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[0][1] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[0\]\[2\] GND " "Pin K_precomputed\[0\]\[2\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[0][2] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4471 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[0\]\[32\] GND " "Pin K_precomputed\[0\]\[32\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[0][32] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[0\]\[33\] GND " "Pin K_precomputed\[0\]\[33\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[0][33] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[0\]\[34\] GND " "Pin K_precomputed\[0\]\[34\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[0][34] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[0\]\[35\] GND " "Pin K_precomputed\[0\]\[35\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[0][35] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[0\]\[36\] GND " "Pin K_precomputed\[0\]\[36\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[0][36] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[0\]\[37\] GND " "Pin K_precomputed\[0\]\[37\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[0][37] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[0\]\[38\] GND " "Pin K_precomputed\[0\]\[38\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[0][38] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[0\]\[39\] GND " "Pin K_precomputed\[0\]\[39\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[0][39] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[0\]\[40\] GND " "Pin K_precomputed\[0\]\[40\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[0][40] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[0\]\[41\] GND " "Pin K_precomputed\[0\]\[41\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[0][41] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[0\]\[42\] GND " "Pin K_precomputed\[0\]\[42\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[0][42] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[0\]\[64\] GND " "Pin K_precomputed\[0\]\[64\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[0][64] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[0\]\[65\] GND " "Pin K_precomputed\[0\]\[65\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[0][65] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[0\]\[66\] GND " "Pin K_precomputed\[0\]\[66\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[0][66] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4535 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[0\]\[96\] GND " "Pin K_precomputed\[0\]\[96\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[0][96] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4565 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[0\]\[97\] GND " "Pin K_precomputed\[0\]\[97\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[0][97] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4566 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[0\]\[98\] GND " "Pin K_precomputed\[0\]\[98\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[0][98] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4567 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[0\]\[99\] GND " "Pin K_precomputed\[0\]\[99\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[0][99] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4568 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[0\]\[100\] GND " "Pin K_precomputed\[0\]\[100\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[0][100] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[0\]\[101\] GND " "Pin K_precomputed\[0\]\[101\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[0][101] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4570 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[0\]\[128\] GND " "Pin K_precomputed\[0\]\[128\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[0][128] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[0\]\[129\] GND " "Pin K_precomputed\[0\]\[129\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[0][129] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[0\]\[130\] GND " "Pin K_precomputed\[0\]\[130\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[0][130] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_precomputed\[0\]\[160\] GND " "Pin K_precomputed\[0\]\[160\] has GND driving its datain port" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { K_precomputed[0][160] } } } { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/" { { 0 { 0 ""} 0 4629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1732295146831 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1732295146831 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 3 s 5 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 3 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4957 " "Peak virtual memory: 4957 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732295149475 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 23 00:05:49 2024 " "Processing ended: Sat Nov 23 00:05:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732295149475 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732295149475 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732295149475 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1732295149475 ""}
