{"sha": "bbe57e1e55ec6c97fce0f5e9e6ce1dacf4cc0d34", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YmJlNTdlMWU1NWVjNmM5N2ZjZTBmNWU5ZTZjZTFkYWNmNGNjMGQzNA==", "commit": {"author": {"name": "Carl Love", "email": "cel@us.ibm.com", "date": "2018-02-19T17:27:39Z"}, "committer": {"name": "Carl Love", "email": "carll@gcc.gnu.org", "date": "2018-02-19T17:27:39Z"}, "message": "rs6000-builtin.def: Change NEG macro expansions from BU_ALTIVEC_A to BU_P8V_AV_1 and...\n\ngcc/ChangeLog:\n\n2018-02-19  Carl Love  <cel@us.ibm.com>\n\n\t* config/rs6000/rs6000-builtin.def: Change NEG macro expansions from\n\tBU_ALTIVEC_A to BU_P8V_AV_1 and BU_ALTIVEC_OVERLOAD_1 to\n\tBU_P8V_OVERLOAD_1.\n\t* config/rs6000/rs6000-c.c: Change ALTIVEC_BUILTIN_VEC_NEG to\n\tP8V_BUILTIN_VEC_NEG.\n\ngcc/testsuite/ChangeLog:\n\n2018-02-19  Carl Love  <cel@us.ibm.com>\n\t* gcc.target/powerpc/fold-vec-neg-int.p7.c: Remove test file.\n\nFrom-SVN: r257812", "tree": {"sha": "611dc4e16e86340013aaa45f37e5547e5961d7c4", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/611dc4e16e86340013aaa45f37e5547e5961d7c4"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/bbe57e1e55ec6c97fce0f5e9e6ce1dacf4cc0d34", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/bbe57e1e55ec6c97fce0f5e9e6ce1dacf4cc0d34", "html_url": "https://github.com/Rust-GCC/gccrs/commit/bbe57e1e55ec6c97fce0f5e9e6ce1dacf4cc0d34", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/bbe57e1e55ec6c97fce0f5e9e6ce1dacf4cc0d34/comments", "author": {"login": "carlelove", "id": 86435705, "node_id": "MDQ6VXNlcjg2NDM1NzA1", "avatar_url": "https://avatars.githubusercontent.com/u/86435705?v=4", "gravatar_id": "", "url": "https://api.github.com/users/carlelove", "html_url": "https://github.com/carlelove", "followers_url": "https://api.github.com/users/carlelove/followers", "following_url": "https://api.github.com/users/carlelove/following{/other_user}", "gists_url": "https://api.github.com/users/carlelove/gists{/gist_id}", "starred_url": "https://api.github.com/users/carlelove/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/carlelove/subscriptions", "organizations_url": "https://api.github.com/users/carlelove/orgs", "repos_url": "https://api.github.com/users/carlelove/repos", "events_url": "https://api.github.com/users/carlelove/events{/privacy}", "received_events_url": "https://api.github.com/users/carlelove/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "e0479b58273c584932fa2097c7e98b95e15b96b4", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e0479b58273c584932fa2097c7e98b95e15b96b4", "html_url": "https://github.com/Rust-GCC/gccrs/commit/e0479b58273c584932fa2097c7e98b95e15b96b4"}], "stats": {"total": 57, "additions": 35, "deletions": 22}, "files": [{"sha": "6b5972278f38a9c9de1d95735b5b0a2fc04d1a2d", "filename": "gcc/ChangeLog", "status": "modified", "additions": 8, "deletions": 0, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/bbe57e1e55ec6c97fce0f5e9e6ce1dacf4cc0d34/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/bbe57e1e55ec6c97fce0f5e9e6ce1dacf4cc0d34/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=bbe57e1e55ec6c97fce0f5e9e6ce1dacf4cc0d34", "patch": "@@ -1,3 +1,11 @@\n+2018-02-19  Carl Love  <cel@us.ibm.com>\n+\n+\t* config/rs6000/rs6000-builtin.def: Change NEG macro expansions from\n+\tBU_ALTIVEC_A to BU_P8V_AV_1 and BU_ALTIVEC_OVERLOAD_1 to\n+\tBU_P8V_OVERLOAD_1.\n+\t* config/rs6000/rs6000-c.c: Change ALTIVEC_BUILTIN_VEC_NEG to\n+\tP8V_BUILTIN_VEC_NEG.\n+\n 2018-02-19  Sebastian Perta  <sebastian.perta@renesas.com>\n \n \t* config/rl78/rl78.md (movdf): New define expand."}, {"sha": "876b1d99ec7cda8bd86f8486cc782b50e78cdc4f", "filename": "gcc/config/rs6000/rs6000-builtin.def", "status": "modified", "additions": 10, "deletions": 9, "changes": 19, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/bbe57e1e55ec6c97fce0f5e9e6ce1dacf4cc0d34/gcc%2Fconfig%2Frs6000%2Frs6000-builtin.def", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/bbe57e1e55ec6c97fce0f5e9e6ce1dacf4cc0d34/gcc%2Fconfig%2Frs6000%2Frs6000-builtin.def", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Frs6000-builtin.def?ref=bbe57e1e55ec6c97fce0f5e9e6ce1dacf4cc0d34", "patch": "@@ -1162,14 +1162,6 @@ BU_ALTIVEC_A (NABS_V16QI,     \"nabs_v16qi\",\tCONST,\tnabsv16qi2)\n BU_ALTIVEC_A (NABS_V4SF,      \"nabs_v4sf\",\tCONST,\tvsx_nabsv4sf2)\n BU_ALTIVEC_A (NABS_V2DF,      \"nabs_v2df\",\tCONST,\tvsx_nabsv2df2)\n \n-/* Altivec NEG functions.  */\n-BU_ALTIVEC_A (NEG_V2DI,      \"neg_v2di\",\tCONST,\tnegv2di2)\n-BU_ALTIVEC_A (NEG_V4SI,      \"neg_v4si\",\tCONST,\tnegv4si2)\n-BU_ALTIVEC_A (NEG_V8HI,      \"neg_v8hi\",\tCONST,\tnegv8hi2)\n-BU_ALTIVEC_A (NEG_V16QI,     \"neg_v16qi\",\tCONST,\tnegv16qi2)\n-BU_ALTIVEC_A (NEG_V4SF,      \"neg_v4sf\",\tCONST,\tnegv4sf2)\n-BU_ALTIVEC_A (NEG_V2DF,      \"neg_v2df\",\tCONST,\tnegv2df2)\n-\n /* 1 argument Altivec builtin functions.  */\n BU_ALTIVEC_1 (VEXPTEFP,\t      \"vexptefp\",\tFP,\taltivec_vexptefp)\n BU_ALTIVEC_1 (VLOGEFP,\t      \"vlogefp\",\tFP,\taltivec_vlogefp)\n@@ -1469,7 +1461,6 @@ BU_ALTIVEC_OVERLOAD_1 (FLOOR,\t   \"floor\")\n BU_ALTIVEC_OVERLOAD_1 (LOGE,\t   \"loge\")\n BU_ALTIVEC_OVERLOAD_1 (MTVSCR,\t   \"mtvscr\")\n BU_ALTIVEC_OVERLOAD_1 (NEARBYINT,  \"nearbyint\")\n-BU_ALTIVEC_OVERLOAD_1 (NEG,\t   \"neg\")\n BU_ALTIVEC_OVERLOAD_1 (RE,\t   \"re\")\n BU_ALTIVEC_OVERLOAD_1 (RINT,       \"rint\")\n BU_ALTIVEC_OVERLOAD_1 (ROUND,\t   \"round\")\n@@ -1913,6 +1904,15 @@ BU_P8V_VSX_1 (REVB_V16QI,     \"revb_v16qi\",\tCONST,\trevb_v16qi)\n BU_P8V_VSX_1 (REVB_V2DF,      \"revb_v2df\",\tCONST,\trevb_v2df)\n BU_P8V_VSX_1 (REVB_V4SF,      \"revb_v4sf\",\tCONST,\trevb_v4sf)\n \n+/* Power 8 Altivec NEG functions.  */\n+BU_P8V_AV_1 (NEG_V2DI,      \"neg_v2di\",\tCONST,\tnegv2di2)\n+BU_P8V_AV_1 (NEG_V4SI,      \"neg_v4si\",\tCONST,\tnegv4si2)\n+BU_P8V_AV_1 (NEG_V8HI,      \"neg_v8hi\",\tCONST,\tnegv8hi2)\n+BU_P8V_AV_1 (NEG_V16QI,     \"neg_v16qi\",\tCONST,\tnegv16qi2)\n+BU_P8V_AV_1 (NEG_V4SF,      \"neg_v4sf\",\tCONST,\tnegv4sf2)\n+BU_P8V_AV_1 (NEG_V2DF,      \"neg_v2df\",\tCONST,\tnegv2df2)\n+\n+\n /* 2 argument VSX instructions added in ISA 2.07.  */\n BU_P8V_VSX_2 (FLOAT2_V2DF,        \"float2_v2df\",\tCONST,  float2_v2df)\n BU_P8V_VSX_2 (FLOAT2_V2DI,        \"float2_v2di\",\tCONST,  float2_v2di)\n@@ -2033,6 +2033,7 @@ BU_P8V_OVERLOAD_1 (VPOPCNTUW,\t\"vpopcntuw\")\n BU_P8V_OVERLOAD_1 (VPOPCNTUD,\t\"vpopcntud\")\n BU_P8V_OVERLOAD_1 (VGBBD,\t\"vgbbd\")\n BU_P8V_OVERLOAD_1 (REVB,\t\"revb\")\n+BU_P8V_OVERLOAD_1 (NEG, \t\"neg\")\n \n /* ISA 2.07 vector overloaded 2 argument functions.  */\n BU_P8V_OVERLOAD_2 (EQV,\t\t\"eqv\")"}, {"sha": "6e4a2697be3fdbdf8694a0ed0edb1b1243ea4363", "filename": "gcc/config/rs6000/rs6000-c.c", "status": "modified", "additions": 13, "deletions": 13, "changes": 26, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/bbe57e1e55ec6c97fce0f5e9e6ce1dacf4cc0d34/gcc%2Fconfig%2Frs6000%2Frs6000-c.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/bbe57e1e55ec6c97fce0f5e9e6ce1dacf4cc0d34/gcc%2Fconfig%2Frs6000%2Frs6000-c.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Frs6000-c.c?ref=bbe57e1e55ec6c97fce0f5e9e6ce1dacf4cc0d34", "patch": "@@ -2291,19 +2291,6 @@ const struct altivec_builtin_types altivec_overloaded_builtins[] = {\n   { ALTIVEC_BUILTIN_VEC_NEARBYINT, VSX_BUILTIN_XVRSPI,\n     RS6000_BTI_V4SF, RS6000_BTI_V4SF, 0, 0 },\n \n-  { ALTIVEC_BUILTIN_VEC_NEG, ALTIVEC_BUILTIN_NEG_V16QI,\n-    RS6000_BTI_V16QI, RS6000_BTI_V16QI, 0, 0 },\n-  { ALTIVEC_BUILTIN_VEC_NEG, ALTIVEC_BUILTIN_NEG_V8HI,\n-    RS6000_BTI_V8HI, RS6000_BTI_V8HI, 0, 0 },\n-  { ALTIVEC_BUILTIN_VEC_NEG, ALTIVEC_BUILTIN_NEG_V4SI,\n-    RS6000_BTI_V4SI, RS6000_BTI_V4SI, 0, 0 },\n-  { ALTIVEC_BUILTIN_VEC_NEG, ALTIVEC_BUILTIN_NEG_V2DI,\n-    RS6000_BTI_V2DI, RS6000_BTI_V2DI, 0, 0 },\n-  { ALTIVEC_BUILTIN_VEC_NEG, ALTIVEC_BUILTIN_NEG_V4SF,\n-    RS6000_BTI_V4SF, RS6000_BTI_V4SF, 0, 0 },\n-  { ALTIVEC_BUILTIN_VEC_NEG, ALTIVEC_BUILTIN_NEG_V2DF,\n-    RS6000_BTI_V2DF, RS6000_BTI_V2DF, 0, 0 },\n-\n   { ALTIVEC_BUILTIN_VEC_NOR, ALTIVEC_BUILTIN_VNOR,\n     RS6000_BTI_V4SF, RS6000_BTI_V4SF, RS6000_BTI_V4SF, 0 },\n   { ALTIVEC_BUILTIN_VEC_NOR, ALTIVEC_BUILTIN_VNOR,\n@@ -2429,6 +2416,19 @@ const struct altivec_builtin_types altivec_overloaded_builtins[] = {\n   { ALTIVEC_BUILTIN_VEC_PACK, P8V_BUILTIN_VPKUDUM,\n     RS6000_BTI_V4SF, RS6000_BTI_V2DF, RS6000_BTI_V2DF, 0 },\n \n+  { P8V_BUILTIN_VEC_NEG, P8V_BUILTIN_NEG_V16QI,\n+    RS6000_BTI_V16QI, RS6000_BTI_V16QI, 0, 0 },\n+  { P8V_BUILTIN_VEC_NEG, P8V_BUILTIN_NEG_V8HI,\n+    RS6000_BTI_V8HI, RS6000_BTI_V8HI, 0, 0 },\n+  { P8V_BUILTIN_VEC_NEG, P8V_BUILTIN_NEG_V4SI,\n+    RS6000_BTI_V4SI, RS6000_BTI_V4SI, 0, 0 },\n+  { P8V_BUILTIN_VEC_NEG, P8V_BUILTIN_NEG_V2DI,\n+    RS6000_BTI_V2DI, RS6000_BTI_V2DI, 0, 0 },\n+  { P8V_BUILTIN_VEC_NEG, P8V_BUILTIN_NEG_V4SF,\n+    RS6000_BTI_V4SF, RS6000_BTI_V4SF, 0, 0 },\n+  { P8V_BUILTIN_VEC_NEG, P8V_BUILTIN_NEG_V2DF,\n+    RS6000_BTI_V2DF, RS6000_BTI_V2DF, 0, 0 },\n+\n   { P9V_BUILTIN_VEC_CONVERT_4F32_8I16, P9V_BUILTIN_CONVERT_4F32_8I16,\n     RS6000_BTI_unsigned_V8HI, RS6000_BTI_V4SF, RS6000_BTI_V4SF, 0 },\n "}, {"sha": "6adc78e96016f49427571187ed2f3bc47391a02a", "filename": "gcc/testsuite/ChangeLog", "status": "modified", "additions": 4, "deletions": 0, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/bbe57e1e55ec6c97fce0f5e9e6ce1dacf4cc0d34/gcc%2Ftestsuite%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/bbe57e1e55ec6c97fce0f5e9e6ce1dacf4cc0d34/gcc%2Ftestsuite%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2FChangeLog?ref=bbe57e1e55ec6c97fce0f5e9e6ce1dacf4cc0d34", "patch": "@@ -1,3 +1,7 @@\n+2018-02-19  Carl Love  <cel@us.ibm.com>\n+\n+\t* gcc.target/powerpc/fold-vec-neg-int.p7.c: Remove test file.\n+\n 2018-01-16  Sebastian Peryt  <sebastian.peryt@intel.com>\n \n \tPR target/84460"}]}