<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="ERROR: [IMPL 213-28] Failed to generate IP." projectName="UserDMA" solutionName="solution1" date="2024-05-11T22:41:51.822+0800"/>
        <logs message="ERROR: '2405112241' is an invalid argument. Please specify an integer value.&#xD;&#xD;&#xA;    while executing&#xD;&#xD;&#xA;&quot;rdi::set_property core_revision 2405112241 {component component_1}&quot;&#xD;&#xD;&#xA;    invoked from within&#xD;&#xD;&#xA;&quot;set_property core_revision $Revision $core&quot;&#xD;&#xD;&#xA;    (file &quot;run_ippack.tcl&quot; line 1461)&#xD;" projectName="UserDMA" solutionName="solution1" date="2024-05-11T22:41:51.815+0800"/>
        <logs message="ERROR: [IMPL 213-28] Failed to generate IP." projectName="UserDMA" solutionName="solution1" date="2024-05-11T22:40:07.442+0800"/>
        <logs message="ERROR: '2405112239' is an invalid argument. Please specify an integer value.&#xD;&#xD;&#xA;    while executing&#xD;&#xD;&#xA;&quot;rdi::set_property core_revision 2405112239 {component component_1}&quot;&#xD;&#xD;&#xA;    invoked from within&#xD;&#xD;&#xA;&quot;set_property core_revision $Revision $core&quot;&#xD;&#xD;&#xA;    (file &quot;run_ippack.tcl&quot; line 1461)&#xD;" projectName="UserDMA" solutionName="solution1" date="2024-05-11T22:40:07.435+0800"/>
      </packageLog>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="UserDMA" solutionName="solution1" date="2024-05-11T22:35:41.812+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'm2s_len' is power-on initialization." projectName="UserDMA" solutionName="solution1" date="2024-05-11T22:35:41.508+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'first' is power-on initialization." projectName="UserDMA" solutionName="solution1" date="2024-05-11T22:35:41.492+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'Img_width_count' is power-on initialization." projectName="UserDMA" solutionName="solution1" date="2024-05-11T22:35:41.301+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'final_s2m_len_V' is power-on initialization." projectName="UserDMA" solutionName="solution1" date="2024-05-11T22:35:41.172+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'out_sts' is power-on initialization." projectName="UserDMA" solutionName="solution1" date="2024-05-11T22:35:41.163+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'in_len_V' is power-on initialization." projectName="UserDMA" solutionName="solution1" date="2024-05-11T22:35:40.912+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'width_count' is power-on initialization." projectName="UserDMA" solutionName="solution1" date="2024-05-11T22:35:40.788+0800" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'userdma/m2s_len' to 'userdma/m2s_len_r' to avoid the conflict with HDL keywords or other object names." projectName="UserDMA" solutionName="solution1" date="2024-05-11T22:35:39.064+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-1450] Process getinstream has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.&#xD;&#xA;Resolution: For help on HLS 200-1450 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1450.html" projectName="UserDMA" solutionName="solution1" date="2024-05-11T22:35:38.882+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_98_1' (UserDMA/userdma.cpp:99:18) in function 'paralleltostreamwithburst' either the parent loop or sub loop is do-while loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html" projectName="UserDMA" solutionName="solution1" date="2024-05-11T22:35:38.872+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_147_1' (UserDMA/userdma.cpp:140:17) in function 'sendoutstream' either the parent loop or sub loop is do-while loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html" projectName="UserDMA" solutionName="solution1" date="2024-05-11T22:35:38.744+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_20_1' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'streamtoparallelwithburst' either the parent loop or sub loop is do-while loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html" projectName="UserDMA" solutionName="solution1" date="2024-05-11T22:35:38.732+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-786] Detected dataflow-on-top in function  'userdma' (UserDMA/userdma.cpp:199:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).&#xD;&#xA;Resolution: For help on HLS 200-786 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-786.html" projectName="UserDMA" solutionName="solution1" date="2024-05-11T22:35:38.593+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file UserDMA/userdma.cpp&#xD;&#xA;Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-471.html" projectName="UserDMA" solutionName="solution1" date="2024-05-11T22:35:32.655+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (UserDMA/userdma.cpp:206:51)&#xD;&#xA;Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html" projectName="UserDMA" solutionName="solution1" date="2024-05-11T22:35:32.057+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (UserDMA/userdma.cpp:204:61)&#xD;&#xA;Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html" projectName="UserDMA" solutionName="solution1" date="2024-05-11T22:35:32.049+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (UserDMA/userdma.cpp:203:53)&#xD;&#xA;Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html" projectName="UserDMA" solutionName="solution1" date="2024-05-11T22:35:32.043+0800" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: Hls::stream 'hls::stream&lt;hls::axis&lt;ap_uint&lt;32>, 7ull, 0ull, 0ull>, 0>0' contains leftover data, which may result in RTL simulation hanging." projectName="UserDMA" solutionName="solution1" date="2024-05-11T22:37:18.912+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [C:/Users/leolo/Project/SOC/UserDMA/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:66]&#xD;&#xA;Completed static elaboration&#xD;&#xA;Starting simulation data flow analysis&#xD;&#xA;Completed simulation data flow analysis&#xD;&#xA;Time Resolution for simulation is 1ps&#xD;&#xA;Compiling package xil_defaultlib.$unit_dataflow_monitor_sv&#xD;&#xA;Compiling module xil_defaultlib.userdma_control_s_axi&#xD;&#xA;Compiling module xil_defaultlib.userdma_gmem0_m_axi_reg_slice(N=...&#xD;&#xA;Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(DATA_BI...&#xD;&#xA;Compiling module xil_defaultlib.userdma_gmem0_m_axi_buffer(DATA_...&#xD;&#xA;Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(DEPTH=1...&#xD;&#xA;Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(DATA_BI...&#xD;&#xA;Compiling module xil_defaultlib.userdma_gmem0_m_axi_write(NUM_WR...&#xD;&#xA;Compiling module xil_defaultlib.userdma_gmem0_m_axi_buffer(DATA_...&#xD;&#xA;Compiling module xil_defaultlib.userdma_gmem0_m_axi_reg_slice(N=...&#xD;&#xA;Compiling module xil_defaultlib.userdma_gmem0_m_axi_read(NUM_REA...&#xD;&#xA;Compiling module xil_defaultlib.userdma_gmem0_m_axi_throttle(ADD...&#xD;&#xA;Compiling module xil_defaultlib.userdma_gmem0_m_axi(NUM_READ_OUT...&#xD;&#xA;Compiling module xil_defaultlib.userdma_gmem1_m_axi_reg_slice(N=...&#xD;&#xA;Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(DATA_BI...&#xD;&#xA;Compiling module xil_defaultlib.userdma_gmem1_m_axi_buffer(DATA_...&#xD;&#xA;Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(DEPTH=1...&#xD;&#xA;Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(DATA_BI...&#xD;&#xA;Compiling module xil_defaultlib.userdma_gmem1_m_axi_write(NUM_WR...&#xD;&#xA;Compiling module xil_defaultlib.userdma_gmem1_m_axi_buffer(DATA_...&#xD;&#xA;Compiling module xil_defaultlib.userdma_gmem1_m_axi_reg_slice(N=...&#xD;&#xA;Compiling module xil_defaultlib.userdma_gmem1_m_axi_read(NUM_REA...&#xD;&#xA;Compiling module xil_defaultlib.userdma_gmem1_m_axi_throttle(ADD...&#xD;&#xA;Compiling module xil_defaultlib.userdma_gmem1_m_axi(NUM_READ_OUT...&#xD;&#xA;Compiling module xil_defaultlib.userdma_entry_proc&#xD;&#xA;Compiling module xil_defaultlib.userdma_flow_control_loop_pipe_s...&#xD;&#xA;Compiling module xil_defaultlib.userdma_getinstream_Pipeline_VIT...&#xD;&#xA;Compiling module xil_defaultlib.userdma_regslice_both&#xD;&#xA;Compiling module xil_defaultlib.userdma_regslice_both(DataWidth=...&#xD;&#xA;Compiling module xil_defaultlib.userdma_getinstream&#xD;&#xA;Compiling module xil_defaultlib.userdma_streamtoparallelwithburs...&#xD;&#xA;Compiling module xil_defaultlib.userdma_paralleltostreamwithburs...&#xD;&#xA;Compiling module xil_defaultlib.userdma_sendoutstream_Pipeline_V...&#xD;&#xA;Compiling module xil_defaultlib.userdma_sendoutstream&#xD;&#xA;Compiling module xil_defaultlib.userdma_fifo_w1_d3_S_shiftReg&#xD;&#xA;Compiling module xil_defaultlib.userdma_fifo_w1_d3_S&#xD;&#xA;Compiling module xil_defaultlib.userdma_fifo_w64_d3_S_shiftReg&#xD;&#xA;Compiling module xil_defaultlib.userdma_fifo_w64_d3_S&#xD;&#xA;Compiling module xil_defaultlib.userdma_fifo_w33_d1024_A_ram&#xD;&#xA;Compiling module xil_defaultlib.userdma_fifo_w33_d1024_A&#xD;&#xA;Compiling module xil_defaultlib.userdma_fifo_w32_d64_A_ram&#xD;&#xA;Compiling module xil_defaultlib.userdma_fifo_w32_d64_A&#xD;&#xA;Compiling module xil_defaultlib.userdma_fifo_w32_d2_S_shiftReg&#xD;&#xA;Compiling module xil_defaultlib.userdma_fifo_w32_d2_S&#xD;&#xA;Compiling module xil_defaultlib.userdma_fifo_w1_d2_S_shiftReg&#xD;&#xA;Compiling module xil_defaultlib.userdma_fifo_w1_d2_S&#xD;&#xA;Compiling module xil_defaultlib.userdma_fifo_w40_d1024_A_ram&#xD;&#xA;Compiling module xil_defaultlib.userdma_fifo_w40_d1024_A&#xD;&#xA;Compiling module xil_defaultlib.userdma_start_for_streamtoparall...&#xD;&#xA;Compiling module xil_defaultlib.userdma_start_for_sendoutstream_...&#xD;&#xA;Compiling module xil_defaultlib.userdma&#xD;&#xA;Compiling module xil_defaultlib.fifo(DEPTH=64,WIDTH=32)&#xD;&#xA;Compiling module xil_defaultlib.fifo(DEPTH=64,WIDTH=4)&#xD;&#xA;Compiling module xil_defaultlib.fifo(DEPTH=64,WIDTH=7)&#xD;&#xA;Compiling module xil_defaultlib.fifo(DEPTH=64,WIDTH=1)&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_inStreamTop&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_outStreamTop&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_master_gmem0&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_master_gmem1&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_slave_control&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_detector_1&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...&#xD;&#xA;Compiling module xil_defaultlib.df_fifo_intf&#xD;&#xA;Compiling module xil_defaultlib.df_process_intf&#xD;&#xA;Compiling module xil_defaultlib.nodf_module_intf&#xD;&#xA;Compiling module xil_defaultlib.pp_loop_intf(FSM_WIDTH=4)&#xD;&#xA;Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=5)&#xD;&#xA;Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)&#xD;&#xA;Compiling module xil_defaultlib.dataflow_monitor_1&#xD;&#xA;Compiling module xil_defaultlib.apatb_userdma_top&#xD;&#xA;Compiling module work.glbl&#xD;&#xA;Built simulation snapshot userdma&#xD;&#xA;&#xD;&#xA;****** xsim v2021.2 (64-bit)&#xD;&#xA;  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021&#xD;&#xA;  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021&#xD;&#xA;    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;&#xD;&#xA;source xsim.dir/userdma/xsim_script.tcl&#xD;&#xA;# xsim {userdma} -autoloadwcfg -tclbatch {userdma.tcl}&#xD;&#xA;Time resolution is 1 ps&#xD;&#xA;source userdma.tcl&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 2 [n/a] @ &quot;125000&quot;&#xD;&#xA;// RTL Simulation : 1 / 2 [n/a] @ &quot;3505000&quot;&#xD;&#xA;// RTL Simulation : 2 / 2 [n/a] @ &quot;4615000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 4675 ns : File &quot;C:/Users/leolo/Project/SOC/UserDMA/solution1/sim/verilog/userdma.autotb.v&quot; Line 782&#xD;&#xA;## quit" projectName="UserDMA" solutionName="solution1" date="2024-05-11T22:37:15.388+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [C:/Users/leolo/Project/SOC/UserDMA/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:58]" projectName="UserDMA" solutionName="solution1" date="2024-05-11T22:36:56.834+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [C:/Users/leolo/Project/SOC/UserDMA/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:40]" projectName="UserDMA" solutionName="solution1" date="2024-05-11T22:36:56.826+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [C:/Users/leolo/Project/SOC/UserDMA/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:31]" projectName="UserDMA" solutionName="solution1" date="2024-05-11T22:36:56.819+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [C:/Users/leolo/Project/SOC/UserDMA/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:27]" projectName="UserDMA" solutionName="solution1" date="2024-05-11T22:36:56.812+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [C:/Users/leolo/Project/SOC/UserDMA/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:26]" projectName="UserDMA" solutionName="solution1" date="2024-05-11T22:36:56.805+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [C:/Users/leolo/Project/SOC/UserDMA/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:32]" projectName="UserDMA" solutionName="solution1" date="2024-05-11T22:36:56.798+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3824] variable 'block_delay' must explicitly be declared as automatic or static [C:/Users/leolo/Project/SOC/UserDMA/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:42]" projectName="UserDMA" solutionName="solution1" date="2024-05-11T22:36:53.429+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-616] This design uses AXI slave interface in dataflow mode, which can result in simulation dead-lock and/or mismatching results (due to AXI slave FIFO sizing)." projectName="UserDMA" solutionName="solution1" date="2024-05-11T22:36:51.100+0800" type="Warning"/>
        <logs message="WARNING: Hls::stream 'hls::stream&lt;hls::axis&lt;ap_uint&lt;32>, 7ull, 0ull, 0ull>, 0>0' contains leftover data, which may result in RTL simulation hanging." projectName="UserDMA" solutionName="solution1" date="2024-05-11T22:36:50.395+0800" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
