<HTML>
  <HEAD> <title>interconnect_ip_long_endpoint.html</title>  </HEAD>
    <BODY text="#000000" bgcolor="#FFFFFF">
    <A NAME="TOP"></A>
    <table COLS=2 WIDTH="100%">
      <tr>
         <td><IMG SRC="synopsys_logo.gif" ALT="Synopsys"></td>
         <td><div align=right></div></td>
      </tr>
    </table>
  <div align=right><A HREF="index.html">Report Summary Page</A></div>
  <H1><CENTER>./initial/report/interconnect_ip_long_endpoint.html</CENTER></H1>
<H2><A NAME="Top Level Port Timing Summary">Top Level Port Timing Summary</A></H2>
<TABLE BORDER=0><TR><TD></TD><TD>
<H3>Input Ports</H3>
      <TABLE BORDER=1 CELLPADDING=1 CELLSPACING=1 WIDTH="90%">
	<TR>  <TD WIDTH="40%" ALIGN=center> <b> Port Group: Manually exported pins
 </b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Clock</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>External Input Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Slack (ps)</b> </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_56594">i_ssi_ssi_rst_n</A> </TD>
              <TD> (none) </TD>
              <TD ALIGN=right> 2876.33 </TD>
              <TD ALIGN=right> 16000.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_47378">i_apb_pclk_en</A> </TD>
              <TD> <A HREF="">REGIN</A> </TD>
              <TD ALIGN=right> 2040.00 </TD>
              <TD ALIGN=right> 3960.00 </TD>
              <TD ALIGN=right> 37.08 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_50535">i_i2c_ic_clk_in_a</A> </TD>
              <TD> <A HREF="">REGIN</A> </TD>
              <TD ALIGN=right> 3600.00 </TD>
              <TD ALIGN=right> 2400.00 </TD>
              <TD ALIGN=right> 3367.05 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_51932">i_i2c_ic_data_in_a</A> </TD>
              <TD> <A HREF="">REGIN</A> </TD>
              <TD ALIGN=right> 3600.00 </TD>
              <TD ALIGN=right> 2400.00 </TD>
              <TD ALIGN=right> 3367.05 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_55392">i_ssi_ss_in_n</A> </TD>
              <TD> <A HREF="">REGIN</A> </TD>
              <TD ALIGN=right> 4000.00 </TD>
              <TD ALIGN=right> 36000.00 </TD>
              <TD ALIGN=right> 3807.71 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_53358">i_ssi_rxd</A> </TD>
              <TD> <A HREF="">REGIN</A> </TD>
              <TD ALIGN=right> 6000.00 </TD>
              <TD ALIGN=right> 34000.00 </TD>
              <TD ALIGN=right> 4936.44 </TD>
        </TR>
</TABLE></TD></TR></TABLE><TABLE BORDER=0><TR><TD></TD><TD>
      <TABLE BORDER=1 CELLPADDING=1 CELLSPACING=1 WIDTH="90%">
	<TR>  <TD WIDTH="40%" ALIGN=center> <b> Port Group: Interface ex_i_ahb_AHB_Slave_RAM
 </b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Clock</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>External Input Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Slack (ps)</b> </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_41101">ex_i_ahb_AHB_Slave_RAM_hready_resp</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 956.65 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2043.35 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_45870">ex_i_ahb_AHB_Slave_RAM_hresp</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 533.62 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2466.38 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_39613">ex_i_ahb_AHB_Slave_RAM_hrdata</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 532.96 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2467.04 </TD>
        </TR>
</TABLE></TD></TR></TABLE><TABLE BORDER=0><TR><TD></TD><TD>
      <TABLE BORDER=1 CELLPADDING=1 CELLSPACING=1 WIDTH="90%">
	<TR>  <TD WIDTH="40%" ALIGN=center> <b> Port Group: Interface ex_i_ahb_AHB_Slave_PWM
 </b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Clock</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>External Input Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Slack (ps)</b> </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_34485">ex_i_ahb_AHB_Slave_PWM_hready_resp</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 1219.48 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 1780.52 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_31514">ex_i_ahb_AHB_Slave_PWM_hrdata</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 559.09 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2440.91 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_32999">ex_i_ahb_AHB_Slave_PWM_hresp</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 558.22 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2441.78 </TD>
        </TR>
</TABLE></TD></TR></TABLE><TABLE BORDER=0><TR><TD></TD><TD>
      <TABLE BORDER=1 CELLPADDING=1 CELLSPACING=1 WIDTH="90%">
	<TR>  <TD WIDTH="40%" ALIGN=center> <b> Port Group: Interface ex_i_ahb_AHB_Slave_PID
 </b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Clock</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>External Input Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Slack (ps)</b> </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_24903">ex_i_ahb_AHB_Slave_PID_hready_resp</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 1229.92 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 1770.08 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_23415">ex_i_ahb_AHB_Slave_PID_hrdata</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 568.87 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2431.13 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_29976">ex_i_ahb_AHB_Slave_PID_hresp</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 567.45 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2432.55 </TD>
        </TR>
</TABLE></TD></TR></TABLE><TABLE BORDER=0><TR><TD></TD><TD>
      <TABLE BORDER=1 CELLPADDING=1 CELLSPACING=1 WIDTH="90%">
	<TR>  <TD WIDTH="40%" ALIGN=center> <b> Port Group: Interface ex_i_ahb_AHB_MASTER_CORTEXM0
 </b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Clock</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>External Input Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Slack (ps)</b> </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_1971">ex_i_ahb_AHB_MASTER_CORTEXM0_haddr</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 1766.21 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 1233.79 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_19356">ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 289.43 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2710.57 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_17008">ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 274.92 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2725.08 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_12838">ex_i_ahb_AHB_MASTER_CORTEXM0_htrans</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 265.69 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2734.31 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_11658">ex_i_ahb_AHB_MASTER_CORTEXM0_hsize</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_10479">ex_i_ahb_AHB_MASTER_CORTEXM0_hprot</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_7959">ex_i_ahb_AHB_MASTER_CORTEXM0_hburst</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_9136">ex_i_ahb_AHB_MASTER_CORTEXM0_hlock</A> </TD>
              <TD> <A HREF="">REGIN</A> </TD>
              <TD ALIGN=right> 4800.00 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 4464.27 </TD>
        </TR>
</TABLE></TD></TR></TABLE><TABLE BORDER=0><TR><TD></TD><TD>
      <TABLE BORDER=1 CELLPADDING=1 CELLSPACING=1 WIDTH="90%">
	<TR>  <TD WIDTH="40%" ALIGN=center> <b> Port Group: Interface PRESETn
 </b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Clock</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>External Input Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Slack (ps)</b> </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_428">PRESETn_presetn</A> </TD>
              <TD> (none) </TD>
              <TD ALIGN=right> 21857.75 </TD>
              <TD ALIGN=right> 2400.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
        </TR>
</TABLE></TD></TR></TABLE>
<A HREF="#TOP"><div ALIGN=right>Top of report.</div></A>
<TABLE BORDER=0><TR><TD></TD><TD>
<H3>Output Ports</H3>
      <TABLE BORDER=1 CELLPADDING=1 CELLSPACING=1 WIDTH="90%">
	<TR>  <TD WIDTH="40%" ALIGN=center> <b> Port Group: Manually exported pins
 </b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Clock</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>External Output Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Slack (ps)</b> </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_132608">i_ssi_ssi_sleep</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -5400.00 </TD>
              <TD ALIGN=right> 375.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_129949">i_ssi_ssi_rxo_intr_n</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 374.73 </TD>
              <TD ALIGN=right> -4800.00 </TD>
              <TD ALIGN=right> 825.27 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_126117">i_ssi_ssi_mst_intr_n</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 371.06 </TD>
              <TD ALIGN=right> -4800.00 </TD>
              <TD ALIGN=right> 828.94 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_135107">i_ssi_ssi_txo_intr_n</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 368.95 </TD>
              <TD ALIGN=right> -4800.00 </TD>
              <TD ALIGN=right> 831.05 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_131277">i_ssi_ssi_rxu_intr_n</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 357.46 </TD>
              <TD ALIGN=right> -4800.00 </TD>
              <TD ALIGN=right> 842.54 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_133779">i_ssi_ssi_txe_intr_n</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 341.46 </TD>
              <TD ALIGN=right> -4800.00 </TD>
              <TD ALIGN=right> 858.54 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_128621">i_ssi_ssi_rxf_intr_n</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 338.94 </TD>
              <TD ALIGN=right> -4800.00 </TD>
              <TD ALIGN=right> 861.06 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_157169">i_i2c_ic_en</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 252.97 </TD>
              <TD ALIGN=right> -3600.00 </TD>
              <TD ALIGN=right> 2147.03 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_124780">i_ssi_ss_0_n</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 297.38 </TD>
              <TD ALIGN=right> -36000.00 </TD>
              <TD ALIGN=right> 3702.62 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_122446">i_ssi_txd</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 255.68 </TD>
              <TD ALIGN=right> -36000.00 </TD>
              <TD ALIGN=right> 3744.32 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_123606">i_ssi_sclk_out</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 242.50 </TD>
              <TD ALIGN=right> -36000.00 </TD>
              <TD ALIGN=right> 3757.50 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_127443">i_ssi_ssi_oe_n</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 226.92 </TD>
              <TD ALIGN=right> -36000.00 </TD>
              <TD ALIGN=right> 3773.08 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_151184">i_i2c_debug_wr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 308.89 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3891.11 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_155985">i_i2c_ic_data_oe</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 276.76 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3923.24 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_153583">i_i2c_ic_clk_oe</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 252.62 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3947.38 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_120061">i_i2c_ic_rx_over_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_142761">i_i2c_debug_master_act</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_149966">i_i2c_debug_slv_cstate</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_136447">i_i2c_debug_s_gen</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_116455">i_i2c_ic_rx_done_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_111656">i_i2c_ic_stop_det_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_114055">i_i2c_ic_tx_over_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_137984">i_i2c_debug_addr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_148758">i_i2c_debug_slave_act</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_139179">i_i2c_debug_addr_10bit</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_147563">i_i2c_ic_rd_req_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_154778">i_i2c_ic_current_src_en</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_117655">i_i2c_ic_start_det_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_115254">i_i2c_ic_tx_empty_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_146372">i_i2c_debug_rd</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_158353">i_i2c_ic_gen_call_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_143972">i_i2c_debug_mst_cstate</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_112857">i_i2c_ic_tx_abrt_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_140381">i_i2c_debug_data</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_152386">i_i2c_ic_activity_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_121259">i_i2c_ic_rx_full_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_118860">i_i2c_ic_rx_under_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_141568">i_i2c_debug_hs</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_145184">i_i2c_debug_p_gen</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
</TABLE></TD></TR></TABLE><TABLE BORDER=0><TR><TD></TD><TD>
      <TABLE BORDER=1 CELLPADDING=1 CELLSPACING=1 WIDTH="90%">
	<TR>  <TD WIDTH="40%" ALIGN=center> <b> Port Group: Interface ex_i_ahb_AHB_Slave_RAM
 </b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Clock</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>External Output Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Slack (ps)</b> </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_101862">ex_i_ahb_AHB_Slave_RAM_hready</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 1229.92 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 1770.08 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_104951">ex_i_ahb_AHB_Slave_RAM_hsel</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 1165.86 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 1834.14 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_97137">ex_i_ahb_AHB_Slave_RAM_haddr</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 297.41 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2702.59 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_110427">ex_i_ahb_AHB_Slave_RAM_hwrite</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 289.43 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2710.57 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_109248">ex_i_ahb_AHB_Slave_RAM_hwdata</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 274.92 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2725.08 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_108066">ex_i_ahb_AHB_Slave_RAM_htrans</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 265.69 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2734.31 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_100686">ex_i_ahb_AHB_Slave_RAM_hprot</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_98318">ex_i_ahb_AHB_Slave_RAM_hburst</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_106886">ex_i_ahb_AHB_Slave_RAM_hsize</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_99490">ex_i_ahb_AHB_Slave_RAM_hmastlock</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 311.48 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3888.52 </TD>
        </TR>
</TABLE></TD></TR></TABLE><TABLE BORDER=0><TR><TD></TD><TD>
      <TABLE BORDER=1 CELLPADDING=1 CELLSPACING=1 WIDTH="90%">
	<TR>  <TD WIDTH="40%" ALIGN=center> <b> Port Group: Interface ex_i_ahb_AHB_Slave_PWM
 </b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Clock</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>External Output Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Slack (ps)</b> </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_90115">ex_i_ahb_AHB_Slave_PWM_hsel</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 1766.21 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 1233.79 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_83487">ex_i_ahb_AHB_Slave_PWM_hready</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 1229.92 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 1770.08 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_95903">ex_i_ahb_AHB_Slave_PWM_haddr</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 297.41 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2702.59 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_88937">ex_i_ahb_AHB_Slave_PWM_hwrite</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 289.43 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2710.57 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_87758">ex_i_ahb_AHB_Slave_PWM_hwdata</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 274.92 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2725.08 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_86576">ex_i_ahb_AHB_Slave_PWM_htrans</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 265.69 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2734.31 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_92354">ex_i_ahb_AHB_Slave_PWM_hprot</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_82311">ex_i_ahb_AHB_Slave_PWM_hsize</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_94722">ex_i_ahb_AHB_Slave_PWM_hburst</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_93525">ex_i_ahb_AHB_Slave_PWM_hmastlock</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 311.48 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3888.52 </TD>
        </TR>
</TABLE></TD></TR></TABLE><TABLE BORDER=0><TR><TD></TD><TD>
      <TABLE BORDER=1 CELLPADDING=1 CELLSPACING=1 WIDTH="90%">
	<TR>  <TD WIDTH="40%" ALIGN=center> <b> Port Group: Interface ex_i_ahb_AHB_Slave_PID
 </b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Clock</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>External Output Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Slack (ps)</b> </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_75453">ex_i_ahb_AHB_Slave_PID_hsel</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 1756.00 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 1244.00 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_72364">ex_i_ahb_AHB_Slave_PID_hready</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 1229.92 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 1770.08 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_67639">ex_i_ahb_AHB_Slave_PID_haddr</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 297.41 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2702.59 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_81081">ex_i_ahb_AHB_Slave_PID_hwrite</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 289.43 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2710.57 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_79902">ex_i_ahb_AHB_Slave_PID_hwdata</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 274.92 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2725.08 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_78720">ex_i_ahb_AHB_Slave_PID_htrans</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 265.69 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2734.31 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_71188">ex_i_ahb_AHB_Slave_PID_hprot</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_77540">ex_i_ahb_AHB_Slave_PID_hsize</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_68820">ex_i_ahb_AHB_Slave_PID_hburst</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_69992">ex_i_ahb_AHB_Slave_PID_hmastlock</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 311.48 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3888.52 </TD>
        </TR>
</TABLE></TD></TR></TABLE><TABLE BORDER=0><TR><TD></TD><TD>
      <TABLE BORDER=1 CELLPADDING=1 CELLSPACING=1 WIDTH="90%">
	<TR>  <TD WIDTH="40%" ALIGN=center> <b> Port Group: Interface ex_i_ahb_AHB_MASTER_CORTEXM0
 </b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Clock</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>External Output Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Slack (ps)</b> </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_57972">ex_i_ahb_AHB_MASTER_CORTEXM0_hready</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 1229.92 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 1770.08 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_63862">ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 568.87 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2431.13 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_61066">ex_i_ahb_AHB_MASTER_CORTEXM0_hresp</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 567.45 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2432.55 </TD>
        </TR>
</TABLE></TD></TR></TABLE>
<A HREF="#TOP"><div ALIGN=right>Top of report.</div></A>
<TABLE BORDER=0><TR><TD></TD><TD>
</TABLE>
<PRE>
RPT_INFO:Input Ports  
RPT_INFO:Port Group Interface PRESETn
 
****************************************
<A NAME="interconnect_ip_218"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_428"></A>  Startpoint: PRESETn_presetn
              (input port clocked by PCLK_pclk)
  Endpoint: i_i2c_U_DW_apb_i2c_regfile/ic_ack_general_call_reg/s (internal pin)
  Path Group: (none)
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 2400.00    2400.00 r
  PRESETn_presetn (in)                                16343.16   18743.16 r
  PRESETn_presetn (net)                       844         0.00   18743.16 r
  i_i2c_U_DW_apb_i2c_regfile/presetn (i_i2c_DW_apb_i2c_regfile)     0.00 18743.16 r
  i_i2c_U_DW_apb_i2c_regfile/presetn (net)                0.00   18743.16 r
  i_i2c_U_DW_apb_i2c_regfile/U5/op (inv_1)             5514.59   24257.75 f
  i_i2c_U_DW_apb_i2c_regfile/n2 (net)          13         0.00   24257.75 f
  i_i2c_U_DW_apb_i2c_regfile/ic_ack_general_call_reg/s (drsp_1)     0.00 24257.75 f
  data arrival time                                              24257.75
  --------------------------------------------------------------------------

RPT_INFO:Port Group Interface ex_i_ahb_AHB_MASTER_CORTEXM0
 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_1738"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_1971"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[18]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_hsel
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[18] (in)           261.60    1461.60 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[18] (net)     6      0.00    1461.60 f
  U5997/op (nor4_1)                                     303.76    1765.36 r
  n5979 (net)                                   1         0.00    1765.36 r
  U6823/op (nand3_1)                                    146.29    1911.65 f
  n5982 (net)                                   1         0.00    1911.65 f
  U6824/op (nor3_1)                                     205.17    2116.82 r
  n6320 (net)                                   2         0.00    2116.82 r
  U6825/op (nand2_1)                                     98.19    2215.01 f
  n5983 (net)                                   1         0.00    2215.01 f
  U5631/op (nor4_1)                                     424.24    2639.25 r
  n10766 (net)                                  4         0.00    2639.25 r
  U12195/op (nand2_1)                                   128.54    2767.79 f
  n10767 (net)                                  1         0.00    2767.79 f
  U12196/op (nor2_1)                                    198.42    2966.21 r
  ex_i_ahb_AHB_Slave_PWM_hsel (net)             2         0.00    2966.21 r
  ex_i_ahb_AHB_Slave_PWM_hsel (out)                       0.00    2966.21 r
  data arrival time                                               2966.21
  --------------------------------------------------------------------------

<A NAME="interconnect_ip_3874"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[18]
              (input port clocked by HCLK_hclk)
  Endpoint: i_apb_U_DW_apb_ahbsif_paddr_reg_5_
            (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[18] (in)           261.60    1461.60 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[18] (net)     6      0.00    1461.60 f
  U5997/op (nor4_1)                                     303.76    1765.36 r
  n5979 (net)                                   1         0.00    1765.36 r
  U6823/op (nand3_1)                                    146.29    1911.65 f
  n5982 (net)                                   1         0.00    1911.65 f
  U6824/op (nor3_1)                                     205.17    2116.82 r
  n6320 (net)                                   2         0.00    2116.82 r
  U6825/op (nand2_1)                                     98.19    2215.01 f
  n5983 (net)                                   1         0.00    2215.01 f
  U5631/op (nor4_1)                                     424.24    2639.25 r
  n10766 (net)                                  4         0.00    2639.25 r
  U5630/op (nand3_1)                                    230.16    2869.41 f
  n10966 (net)                                  2         0.00    2869.41 f
  U5616/op (nor2_1)                                     436.94    3306.35 r
  n6003 (net)                                  10         0.00    3306.35 r
  U6839/op (nand2_1)                                    129.71    3436.06 f
  n5995 (net)                                   1         0.00    3436.06 f
  U6846/op (not_ab_or_c_or_d)                           148.42    3584.48 r
  n5997 (net)                                   1         0.00    3584.48 r
  U6850/op (ab_or_c_or_d)                               151.56    3736.04 r
  i_apb_U_DW_apb_ahbsif_nextstate[2] (net)      4         0.00    3736.04 r
  U6861/op (nand2_1)                                    122.85    3858.89 f
  n9070 (net)                                   3         0.00    3858.89 f
  U6862/op (nor2_1)                                     160.02    4018.91 r
  n6021 (net)                                   3         0.00    4018.91 r
  U6896/op (inv_1)                                       99.38    4118.29 f
  n10994 (net)                                  4         0.00    4118.29 f
  U6903/op (not_ab_or_c_or_d)                           488.43    4606.72 r
  n6424 (net)                                   9         0.00    4606.72 r
  U6904/op (buf_2)                                      243.53    4850.25 r
  n6519 (net)                                  18         0.00    4850.25 r
  U6905/op (nand2_1)                                    100.14    4950.39 f
  n6029 (net)                                   1         0.00    4950.39 f
  U6906/op (nand3_1)                                     70.21    5020.60 r
  n6032 (net)                                   1         0.00    5020.60 r
  U6907/op (inv_1)                                       38.26    5058.86 f
  n6033 (net)                                   1         0.00    5058.86 f
  U6908/op (nand2_1)                                     42.02    5100.88 r
  n4735 (net)                                   1         0.00    5100.88 r
  i_apb_U_DW_apb_ahbsif_paddr_reg_5_/ip (drp_1)           0.00    5100.88 r
  data arrival time                                               5100.88
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_7726"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_7959"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[2]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hburst[2]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[2] (in)           258.14    1458.14 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[2] (net)     3      0.00    1458.14 r
  ex_i_ahb_AHB_Slave_PID_hburst[2] (out)                  0.00    1458.14 r
  data arrival time                                               1458.14
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_8907"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_9136"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hlock
              (input port clocked by HCLK_hclk)
  Endpoint: i_ahb_U_arblite_hmastlock_reg
            (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hlock (in)                12.37    1212.37 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hlock (net)      1         0.00    1212.37 f
  U12533/op (mux2_1)                                    141.55    1353.92 f
  n4860 (net)                                   1         0.00    1353.92 f
  i_ahb_U_arblite_hmastlock_reg/ip (drp_1)                0.00    1353.92 f
  data arrival time                                               1353.92
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_10247"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_10479"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[3]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hprot[3]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[3] (in)            258.14    1458.14 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[3] (net)     3       0.00    1458.14 r
  ex_i_ahb_AHB_Slave_PID_hprot[3] (out)                   0.00    1458.14 r
  data arrival time                                               1458.14
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_11426"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_11658"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[2]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hsize[2]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[2] (in)            258.14    1458.14 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[2] (net)     3       0.00    1458.14 r
  ex_i_ahb_AHB_Slave_PID_hsize[2] (out)                   0.00    1458.14 r
  data arrival time                                               1458.14
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_12605"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_12838"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_htrans[1]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1] (in)           265.69    1465.69 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1] (net)     4      0.00    1465.69 r
  ex_i_ahb_AHB_Slave_PID_htrans[1] (out)                  0.00    1465.69 r
  data arrival time                                               1465.69
  --------------------------------------------------------------------------

<A NAME="interconnect_ip_13682"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1]
              (input port clocked by HCLK_hclk)
  Endpoint: i_apb_U_DW_apb_ahbsif_paddr_reg_5_
            (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1] (in)           265.69    1465.69 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1] (net)     4      0.00    1465.69 r
  U6837/op (inv_1)                                       75.43    1541.12 f
  n10763 (net)                                  2         0.00    1541.12 f
  U5616/op (nor2_1)                                     385.93    1927.05 r
  n6003 (net)                                  10         0.00    1927.05 r
  U6839/op (nand2_1)                                    129.71    2056.76 f
  n5995 (net)                                   1         0.00    2056.76 f
  U6846/op (not_ab_or_c_or_d)                           148.42    2205.18 r
  n5997 (net)                                   1         0.00    2205.18 r
  U6850/op (ab_or_c_or_d)                               151.56    2356.74 r
  i_apb_U_DW_apb_ahbsif_nextstate[2] (net)      4         0.00    2356.74 r
  U6861/op (nand2_1)                                    122.85    2479.59 f
  n9070 (net)                                   3         0.00    2479.59 f
  U6862/op (nor2_1)                                     160.02    2639.61 r
  n6021 (net)                                   3         0.00    2639.61 r
  U6896/op (inv_1)                                       99.38    2738.99 f
  n10994 (net)                                  4         0.00    2738.99 f
  U6903/op (not_ab_or_c_or_d)                           488.43    3227.42 r
  n6424 (net)                                   9         0.00    3227.42 r
  U6904/op (buf_2)                                      243.53    3470.95 r
  n6519 (net)                                  18         0.00    3470.95 r
  U6905/op (nand2_1)                                    100.14    3571.09 f
  n6029 (net)                                   1         0.00    3571.09 f
  U6906/op (nand3_1)                                     70.21    3641.30 r
  n6032 (net)                                   1         0.00    3641.30 r
  U6907/op (inv_1)                                       38.26    3679.56 f
  n6033 (net)                                   1         0.00    3679.56 f
  U6908/op (nand2_1)                                     42.02    3721.58 r
  n4735 (net)                                   1         0.00    3721.58 r
  i_apb_U_DW_apb_ahbsif_paddr_reg_5_/ip (drp_1)           0.00    3721.58 r
  data arrival time                                               3721.58
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_16774"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_17008"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[23]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hwdata[23]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[23] (in)          274.92    1474.92 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[23] (net)     5     0.00    1474.92 r
  ex_i_ahb_AHB_Slave_PID_hwdata[23] (out)                 0.00    1474.92 r
  data arrival time                                               1474.92
  --------------------------------------------------------------------------

<A NAME="interconnect_ip_17853"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[5]
              (input port clocked by HCLK_hclk)
  Endpoint: i_apb_U_DW_apb_ahbsif_pwdata_int_reg_5_
            (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[5] (in)           274.92    1474.92 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[5] (net)     5      0.00    1474.92 r
  U10310/op (nand2_1)                                   119.45    1594.37 f
  n9219 (net)                                   1         0.00    1594.37 f
  U10313/op (nand3_1)                                    77.75    1672.12 r
  n4791 (net)                                   1         0.00    1672.12 r
  i_apb_U_DW_apb_ahbsif_pwdata_int_reg_5_/ip (drp_1)      0.00    1672.12 r
  data arrival time                                               1672.12
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_19126"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_19356"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hwrite
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite (in)              289.43    1489.43 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite (net)     7         0.00    1489.43 r
  ex_i_ahb_AHB_Slave_PID_hwrite (out)                     0.00    1489.43 r
  data arrival time                                               1489.43
  --------------------------------------------------------------------------

<A NAME="interconnect_ip_20194"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite
              (input port clocked by HCLK_hclk)
  Endpoint: i_apb_U_DW_apb_ahbsif_paddr_reg_5_
            (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite (in)              289.43    1489.43 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite (net)     7         0.00    1489.43 r
  U6838/op (inv_1)                                       78.52    1567.95 f
  n5993 (net)                                   2         0.00    1567.95 f
  U6839/op (nand2_1)                                     59.23    1627.18 r
  n5995 (net)                                   1         0.00    1627.18 r
  U6846/op (not_ab_or_c_or_d)                           142.66    1769.84 f
  n5997 (net)                                   1         0.00    1769.84 f
  U6850/op (ab_or_c_or_d)                               228.77    1998.60 f
  i_apb_U_DW_apb_ahbsif_nextstate[2] (net)      4         0.00    1998.60 f
  U6861/op (nand2_1)                                    100.68    2099.28 r
  n9070 (net)                                   3         0.00    2099.28 r
  U6862/op (nor2_1)                                     140.03    2239.31 f
  n6021 (net)                                   3         0.00    2239.31 f
  U6896/op (inv_1)                                      102.88    2342.19 r
  n10994 (net)                                  4         0.00    2342.19 r
  U6903/op (not_ab_or_c_or_d)                           441.93    2784.12 f
  n6424 (net)                                   9         0.00    2784.12 f
  U6904/op (buf_2)                                      238.93    3023.04 f
  n6519 (net)                                  18         0.00    3023.04 f
  U6905/op (nand2_1)                                     79.12    3102.17 r
  n6029 (net)                                   1         0.00    3102.17 r
  U6906/op (nand3_1)                                    118.16    3220.33 f
  n6032 (net)                                   1         0.00    3220.33 f
  U6907/op (inv_1)                                       49.40    3269.72 r
  n6033 (net)                                   1         0.00    3269.72 r
  U6908/op (nand2_1)                                     61.15    3330.87 f
  n4735 (net)                                   1         0.00    3330.87 f
  i_apb_U_DW_apb_ahbsif_paddr_reg_5_/ip (drp_1)           0.00    3330.87 f
  data arrival time                                               3330.87
  --------------------------------------------------------------------------

RPT_INFO:Port Group Interface ex_i_ahb_AHB_Slave_PID
 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_23187"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_23415"></A>  Startpoint: ex_i_ahb_AHB_Slave_PID_hrdata[30]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[30]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_PID_hrdata[30] (in)                 11.33    1211.33 f
  ex_i_ahb_AHB_Slave_PID_hrdata[30] (net)       1         0.00    1211.33 f
  U7154/op (nand2_1)                                     50.89    1262.22 r
  n6220 (net)                                   1         0.00    1262.22 r
  U5712/op (nand4_1)                                    506.64    1768.87 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[30] (net)     1     0.00    1768.87 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[30] (out)           0.00    1768.87 f
  data arrival time                                               1768.87
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_24674"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_24903"></A>  Startpoint: ex_i_ahb_AHB_Slave_PID_hready_resp
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hready
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_PID_hready_resp (in)                11.33    1211.33 f
  ex_i_ahb_AHB_Slave_PID_hready_resp (net)      1         0.00    1211.33 f
  U6828/op (nand2_1)                                     53.88    1265.22 r
  n5989 (net)                                   1         0.00    1265.22 r
  U6833/op (and4_1)                                     267.09    1532.31 r
  n6491 (net)                                   2         0.00    1532.31 r
  U5634/op (nand2_1)                                    897.61    2429.92 f
  ex_i_ahb_AHB_Slave_RAM_hready (net)           6         0.00    2429.92 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hready (out)               0.00    2429.92 f
  data arrival time                                               2429.92
  --------------------------------------------------------------------------

<A NAME="interconnect_ip_26202"></A>  Startpoint: ex_i_ahb_AHB_Slave_PID_hready_resp
              (input port clocked by HCLK_hclk)
  Endpoint: i_apb_U_DW_apb_ahbsif_paddr_reg_5_
            (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_PID_hready_resp (in)                11.33    1211.33 f
  ex_i_ahb_AHB_Slave_PID_hready_resp (net)      1         0.00    1211.33 f
  U6828/op (nand2_1)                                     53.88    1265.22 r
  n5989 (net)                                   1         0.00    1265.22 r
  U6833/op (and4_1)                                     267.09    1532.31 r
  n6491 (net)                                   2         0.00    1532.31 r
  U5634/op (nand2_1)                                    897.61    2429.92 f
  ex_i_ahb_AHB_Slave_RAM_hready (net)           6         0.00    2429.92 f
  U5630/op (nand3_1)                                    212.55    2642.47 r
  n10966 (net)                                  2         0.00    2642.47 r
  U5616/op (nor2_1)                                     388.65    3031.12 f
  n6003 (net)                                  10         0.00    3031.12 f
  U6839/op (nand2_1)                                     87.38    3118.50 r
  n5995 (net)                                   1         0.00    3118.50 r
  U6846/op (not_ab_or_c_or_d)                           142.66    3261.16 f
  n5997 (net)                                   1         0.00    3261.16 f
  U6850/op (ab_or_c_or_d)                               228.77    3489.92 f
  i_apb_U_DW_apb_ahbsif_nextstate[2] (net)      4         0.00    3489.92 f
  U6861/op (nand2_1)                                    100.68    3590.60 r
  n9070 (net)                                   3         0.00    3590.60 r
  U6862/op (nor2_1)                                     140.03    3730.63 f
  n6021 (net)                                   3         0.00    3730.63 f
  U6896/op (inv_1)                                      102.88    3833.51 r
  n10994 (net)                                  4         0.00    3833.51 r
  U6903/op (not_ab_or_c_or_d)                           441.93    4275.44 f
  n6424 (net)                                   9         0.00    4275.44 f
  U6904/op (buf_2)                                      238.93    4514.37 f
  n6519 (net)                                  18         0.00    4514.37 f
  U6905/op (nand2_1)                                     79.12    4593.49 r
  n6029 (net)                                   1         0.00    4593.49 r
  U6906/op (nand3_1)                                    118.16    4711.65 f
  n6032 (net)                                   1         0.00    4711.65 f
  U6907/op (inv_1)                                       49.40    4761.04 r
  n6033 (net)                                   1         0.00    4761.04 r
  U6908/op (nand2_1)                                     61.15    4822.19 f
  n4735 (net)                                   1         0.00    4822.19 f
  i_apb_U_DW_apb_ahbsif_paddr_reg_5_/ip (drp_1)           0.00    4822.19 f
  data arrival time                                               4822.19
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_29750"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_29976"></A>  Startpoint: ex_i_ahb_AHB_Slave_PID_hresp[0]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_PID_hresp[0] (in)                   11.33    1211.33 f
  ex_i_ahb_AHB_Slave_PID_hresp[0] (net)         1         0.00    1211.33 f
  U7037/op (nand2_1)                                     50.03    1261.37 r
  n6108 (net)                                   1         0.00    1261.37 r
  U7040/op (nand4_1)                                    506.09    1767.45 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0] (net)     1       0.00    1767.45 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0] (out)             0.00    1767.45 f
  data arrival time                                               1767.45
  --------------------------------------------------------------------------

RPT_INFO:Port Group Interface ex_i_ahb_AHB_Slave_PWM
 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_31286"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_31514"></A>  Startpoint: ex_i_ahb_AHB_Slave_PWM_hrdata[25]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[25]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_PWM_hrdata[25] (in)                 11.33    1211.33 f
  ex_i_ahb_AHB_Slave_PWM_hrdata[25] (net)       1         0.00    1211.33 f
  U7119/op (nand2_1)                                     50.89    1262.22 r
  n6185 (net)                                   1         0.00    1262.22 r
  U5704/op (nand4_1)                                    496.87    1759.09 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[25] (net)     1     0.00    1759.09 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[25] (out)           0.00    1759.09 f
  data arrival time                                               1759.09
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_32773"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_32999"></A>  Startpoint: ex_i_ahb_AHB_Slave_PWM_hresp[0]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_PWM_hresp[0] (in)                   11.33    1211.33 f
  ex_i_ahb_AHB_Slave_PWM_hresp[0] (net)         1         0.00    1211.33 f
  U7038/op (nand2_1)                                     50.34    1261.68 r
  n6107 (net)                                   1         0.00    1261.68 r
  U7040/op (nand4_1)                                    496.54    1758.22 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0] (net)     1       0.00    1758.22 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0] (out)             0.00    1758.22 f
  data arrival time                                               1758.22
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_34256"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_34485"></A>  Startpoint: ex_i_ahb_AHB_Slave_PWM_hready_resp
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hready
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_PWM_hready_resp (in)                11.33    1211.33 f
  ex_i_ahb_AHB_Slave_PWM_hready_resp (net)      1         0.00    1211.33 f
  U6827/op (nand2_1)                                     52.92    1264.26 r
  n5990 (net)                                   1         0.00    1264.26 r
  U6833/op (and4_1)                                     257.62    1521.87 r
  n6491 (net)                                   2         0.00    1521.87 r
  U5634/op (nand2_1)                                    897.61    2419.48 f
  ex_i_ahb_AHB_Slave_RAM_hready (net)           6         0.00    2419.48 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hready (out)               0.00    2419.48 f
  data arrival time                                               2419.48
  --------------------------------------------------------------------------

<A NAME="interconnect_ip_35784"></A>  Startpoint: ex_i_ahb_AHB_Slave_PWM_hready_resp
              (input port clocked by HCLK_hclk)
  Endpoint: i_apb_U_DW_apb_ahbsif_paddr_reg_5_
            (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_PWM_hready_resp (in)                11.33    1211.33 f
  ex_i_ahb_AHB_Slave_PWM_hready_resp (net)      1         0.00    1211.33 f
  U6827/op (nand2_1)                                     52.92    1264.26 r
  n5990 (net)                                   1         0.00    1264.26 r
  U6833/op (and4_1)                                     257.62    1521.87 r
  n6491 (net)                                   2         0.00    1521.87 r
  U5634/op (nand2_1)                                    897.61    2419.48 f
  ex_i_ahb_AHB_Slave_RAM_hready (net)           6         0.00    2419.48 f
  U5630/op (nand3_1)                                    212.55    2632.03 r
  n10966 (net)                                  2         0.00    2632.03 r
  U5616/op (nor2_1)                                     388.65    3020.69 f
  n6003 (net)                                  10         0.00    3020.69 f
  U6839/op (nand2_1)                                     87.38    3108.06 r
  n5995 (net)                                   1         0.00    3108.06 r
  U6846/op (not_ab_or_c_or_d)                           142.66    3250.72 f
  n5997 (net)                                   1         0.00    3250.72 f
  U6850/op (ab_or_c_or_d)                               228.77    3479.49 f
  i_apb_U_DW_apb_ahbsif_nextstate[2] (net)      4         0.00    3479.49 f
  U6861/op (nand2_1)                                    100.68    3580.16 r
  n9070 (net)                                   3         0.00    3580.16 r
  U6862/op (nor2_1)                                     140.03    3720.19 f
  n6021 (net)                                   3         0.00    3720.19 f
  U6896/op (inv_1)                                      102.88    3823.07 r
  n10994 (net)                                  4         0.00    3823.07 r
  U6903/op (not_ab_or_c_or_d)                           441.93    4265.00 f
  n6424 (net)                                   9         0.00    4265.00 f
  U6904/op (buf_2)                                      238.93    4503.93 f
  n6519 (net)                                  18         0.00    4503.93 f
  U6905/op (nand2_1)                                     79.12    4583.05 r
  n6029 (net)                                   1         0.00    4583.05 r
  U6906/op (nand3_1)                                    118.16    4701.21 f
  n6032 (net)                                   1         0.00    4701.21 f
  U6907/op (inv_1)                                       49.40    4750.61 r
  n6033 (net)                                   1         0.00    4750.61 r
  U6908/op (nand2_1)                                     61.15    4811.75 f
  n4735 (net)                                   1         0.00    4811.75 f
  i_apb_U_DW_apb_ahbsif_paddr_reg_5_/ip (drp_1)           0.00    4811.75 f
  data arrival time                                               4811.75
  --------------------------------------------------------------------------

RPT_INFO:Port Group Interface ex_i_ahb_AHB_Slave_RAM
 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_39385"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_39613"></A>  Startpoint: ex_i_ahb_AHB_Slave_RAM_hrdata[31]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[31]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_RAM_hrdata[31] (in)                 11.33    1211.33 f
  ex_i_ahb_AHB_Slave_RAM_hrdata[31] (net)       1         0.00    1211.33 f
  U7043/op (nand2_1)                                     50.34    1261.68 r
  n6111 (net)                                   1         0.00    1261.68 r
  U5705/op (nand4_1)                                    471.28    1732.96 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[31] (net)     1     0.00    1732.96 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[31] (out)           0.00    1732.96 f
  data arrival time                                               1732.96
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_40872"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_41101"></A>  Startpoint: ex_i_ahb_AHB_Slave_RAM_hready_resp
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hready
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_RAM_hready_resp (in)                11.33    1211.33 f
  ex_i_ahb_AHB_Slave_RAM_hready_resp (net)      1         0.00    1211.33 f
  U6835/op (nand2_1)                                     50.49    1261.83 r
  n5991 (net)                                   1         0.00    1261.83 r
  U5634/op (nand2_1)                                    894.82    2156.65 f
  ex_i_ahb_AHB_Slave_RAM_hready (net)           6         0.00    2156.65 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hready (out)               0.00    2156.65 f
  data arrival time                                               2156.65
  --------------------------------------------------------------------------

<A NAME="interconnect_ip_42248"></A>  Startpoint: ex_i_ahb_AHB_Slave_RAM_hready_resp
              (input port clocked by HCLK_hclk)
  Endpoint: i_apb_U_DW_apb_ahbsif_paddr_reg_5_
            (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_RAM_hready_resp (in)                11.33    1211.33 f
  ex_i_ahb_AHB_Slave_RAM_hready_resp (net)      1         0.00    1211.33 f
  U6835/op (nand2_1)                                     50.49    1261.83 r
  n5991 (net)                                   1         0.00    1261.83 r
  U5634/op (nand2_1)                                    894.82    2156.65 f
  ex_i_ahb_AHB_Slave_RAM_hready (net)           6         0.00    2156.65 f
  U5630/op (nand3_1)                                    212.55    2369.20 r
  n10966 (net)                                  2         0.00    2369.20 r
  U5616/op (nor2_1)                                     388.65    2757.85 f
  n6003 (net)                                  10         0.00    2757.85 f
  U6839/op (nand2_1)                                     87.38    2845.23 r
  n5995 (net)                                   1         0.00    2845.23 r
  U6846/op (not_ab_or_c_or_d)                           142.66    2987.89 f
  n5997 (net)                                   1         0.00    2987.89 f
  U6850/op (ab_or_c_or_d)                               228.77    3216.66 f
  i_apb_U_DW_apb_ahbsif_nextstate[2] (net)      4         0.00    3216.66 f
  U6861/op (nand2_1)                                    100.68    3317.33 r
  n9070 (net)                                   3         0.00    3317.33 r
  U6862/op (nor2_1)                                     140.03    3457.36 f
  n6021 (net)                                   3         0.00    3457.36 f
  U6896/op (inv_1)                                      102.88    3560.24 r
  n10994 (net)                                  4         0.00    3560.24 r
  U6903/op (not_ab_or_c_or_d)                           441.93    4002.17 f
  n6424 (net)                                   9         0.00    4002.17 f
  U6904/op (buf_2)                                      238.93    4241.10 f
  n6519 (net)                                  18         0.00    4241.10 f
  U6905/op (nand2_1)                                     79.12    4320.22 r
  n6029 (net)                                   1         0.00    4320.22 r
  U6906/op (nand3_1)                                    118.16    4438.38 f
  n6032 (net)                                   1         0.00    4438.38 f
  U6907/op (inv_1)                                       49.40    4487.78 r
  n6033 (net)                                   1         0.00    4487.78 r
  U6908/op (nand2_1)                                     61.15    4548.92 f
  n4735 (net)                                   1         0.00    4548.92 f
  i_apb_U_DW_apb_ahbsif_paddr_reg_5_/ip (drp_1)           0.00    4548.92 f
  data arrival time                                               4548.92
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_45644"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_45870"></A>  Startpoint: ex_i_ahb_AHB_Slave_RAM_hresp[0]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_RAM_hresp[0] (in)                   11.33    1211.33 f
  ex_i_ahb_AHB_Slave_RAM_hresp[0] (net)         1         0.00    1211.33 f
  U7039/op (nand2_1)                                     50.89    1262.22 r
  n6106 (net)                                   1         0.00    1262.22 r
  U7040/op (nand4_1)                                    471.39    1733.62 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0] (net)     1       0.00    1733.62 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0] (out)             0.00    1733.62 f
  data arrival time                                               1733.62
  --------------------------------------------------------------------------

RPT_INFO:Port Group Manually exported pins
 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_47170"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_47378"></A>  Startpoint: i_apb_pclk_en
              (input port clocked by HCLK_hclk)
  Endpoint: i_apb_U_DW_apb_ahbsif_pwdata_int_reg_5_
            (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 3960.00    3960.00 r
  i_apb_pclk_en (in)                                     30.56    3990.56 r
  i_apb_pclk_en (net)                           3         0.00    3990.56 r
  U6820/op (buf_1)                                      140.53    4131.10 r
  n9071 (net)                                   4         0.00    4131.10 r
  U6868/op (mux2_1)                                     134.07    4265.17 r
  n6009 (net)                                   1         0.00    4265.17 r
  U6875/op (not_ab_or_c_or_d)                           135.95    4401.12 f
  n6010 (net)                                   1         0.00    4401.12 f
  U6876/op (not_ab_or_c_or_d)                           132.81    4533.93 r
  n6013 (net)                                   1         0.00    4533.93 r
  U6880/op (nand2_1)                                    170.46    4704.39 f
  i_apb_U_DW_apb_ahbsif_nextstate[0] (net)      5         0.00    4704.39 f
  U6881/op (inv_1)                                       60.76    4765.16 r
  n6014 (net)                                   1         0.00    4765.16 r
  U6883/op (nand3_1)                                    108.03    4873.19 f
  n6015 (net)                                   1         0.00    4873.19 f
  U6884/op (inv_1)                                       81.81    4954.99 r
  n11007 (net)                                  3         0.00    4954.99 r
  U6885/op (nand2_1)                                    115.21    5070.20 f
  n9111 (net)                                   3         0.00    5070.20 f
  U10168/op (nor2_1)                                     98.16    5168.36 r
  n9238 (net)                                   1         0.00    5168.36 r
  U5615/op (buf_1)                                      404.47    5572.83 r
  n5292 (net)                                  24         0.00    5572.83 r
  U10311/op (nand2_1)                                   132.01    5704.84 f
  n9218 (net)                                   1         0.00    5704.84 f
  U10313/op (nand3_1)                                    73.77    5778.61 r
  n4791 (net)                                   1         0.00    5778.61 r
  i_apb_U_DW_apb_ahbsif_pwdata_int_reg_5_/ip (drp_1)      0.00    5778.61 r
  data arrival time                                               5778.61
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_50323"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_50535"></A>  Startpoint: i_i2c_ic_clk_in_a
              (input port clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_U_DW_apb_i2c_rx_filter_U_scl_sync_U_SYNC_sample_meta_reg_0_
            (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 2400.00    2400.00 f
  i_i2c_ic_clk_in_a (in)                                 10.57    2410.57 f
  i_i2c_ic_clk_in_a (net)                       1         0.00    2410.57 f
  U7605/op (inv_1)                                       42.63    2453.20 r
  i_i2c_U_DW_apb_i2c_rx_filter_U_scl_sync_U_SYNC_N2 (net)     1     0.00  2453.20 r
  i_i2c_U_DW_apb_i2c_rx_filter_U_scl_sync_U_SYNC_sample_meta_reg_0_/ip (drp_1)     0.00  2453.20 r
  data arrival time                                               2453.20
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_51719"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_51932"></A>  Startpoint: i_i2c_ic_data_in_a
              (input port clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_U_DW_apb_i2c_rx_filter_U_sda_sync_U_SYNC_sample_meta_reg_0_
            (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 2400.00    2400.00 f
  i_i2c_ic_data_in_a (in)                                10.57    2410.57 f
  i_i2c_ic_data_in_a (net)                      1         0.00    2410.57 f
  U7692/op (inv_1)                                       42.63    2453.20 r
  i_i2c_U_DW_apb_i2c_rx_filter_U_sda_sync_U_SYNC_N2 (net)     1     0.00  2453.20 r
  i_i2c_U_DW_apb_i2c_rx_filter_U_sda_sync_U_SYNC_sample_meta_reg_0_/ip (drp_1)     0.00  2453.20 r
  data arrival time                                               2453.20
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_53116"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_53358"></A>  Startpoint: i_ssi_rxd (input port clocked by i_ssi_ssi_clk)
  Endpoint: i_ssi_U_sclkgen_sclk_out_reg
            (rising edge-triggered flip-flop clocked by i_ssi_ssi_clk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                34000.00   34000.00 f
  i_ssi_rxd (in)                                         33.08   34033.08 f
  i_ssi_rxd (net)                               3         0.00   34033.08 f
  U10650/op (nand2_1)                                    58.79   34091.87 r
  n9489 (net)                                   1         0.00   34091.87 r
  U10655/op (nand2_1)                                    87.38   34179.25 f
  n10592 (net)                                  2         0.00   34179.25 f
  U12024/op (nor2_1)                                    154.85   34334.10 r
  n10629 (net)                                  2         0.00   34334.10 r
  U12059/op (mux2_1)                                    190.42   34524.52 f
  n10641 (net)                                  1         0.00   34524.52 f
  U12063/op (not_ab_or_c_or_d)                          162.77   34687.28 r
  n10644 (net)                                  1         0.00   34687.28 r
  U12064/op (mux2_1)                                    195.09   34882.37 f
  n4254 (net)                                   1         0.00   34882.37 f
  i_ssi_U_sclkgen_sclk_out_reg/ip (drp_1)                 0.00   34882.37 f
  data arrival time                                              34882.37
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_55184"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_55392"></A>  Startpoint: i_ssi_ss_in_n
              (input port clocked by i_ssi_ssi_clk)
  Endpoint: i_ssi_U_mstfsm_U_ss_in_n_sync_sample_meta_reg_0_
            (rising edge-triggered flip-flop clocked by i_ssi_ssi_clk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                36000.00   36000.00 f
  i_ssi_ss_in_n (in)                                      9.57   36009.57 f
  i_ssi_ss_in_n (net)                           1         0.00   36009.57 f
  i_ssi_U_mstfsm_U_ss_in_n_sync_sample_meta_reg_0_/ip (drp_1)     0.00 36009.57 f
  data arrival time                                              36009.57
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_56384"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_56594"></A>  Startpoint: i_ssi_ssi_rst_n
              (input port clocked by i_ssi_ssi_clk)
  Endpoint: i_ssi_U_mstfsm_tx_load_en_reg/s (internal pin)
  Path Group: (none)
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                16000.00   16000.00 r
  i_ssi_ssi_rst_n (in)                                 2508.25   18508.25 r
  i_ssi_ssi_rst_n (net)                       129         0.00   18508.25 r
  U7573/op (inv_1)                                      368.07   18876.33 f
  n11572 (net)                                  2         0.00   18876.33 f
  i_ssi_U_mstfsm_tx_load_en_reg/s (drsp_1)                0.00   18876.33 f
  data arrival time                                              18876.33
  --------------------------------------------------------------------------

RPT_INFO:Output Ports  
RPT_INFO:Port Group Interface ex_i_ahb_AHB_MASTER_CORTEXM0
 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_57743"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_57972"></A>  Startpoint: ex_i_ahb_AHB_Slave_PID_hready_resp
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hready
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_PID_hready_resp (in)                11.33    1211.33 f
  ex_i_ahb_AHB_Slave_PID_hready_resp (net)      1         0.00    1211.33 f
  U6828/op (nand2_1)                                     53.88    1265.22 r
  n5989 (net)                                   1         0.00    1265.22 r
  U6833/op (and4_1)                                     267.09    1532.31 r
  n6491 (net)                                   2         0.00    1532.31 r
  U5634/op (nand2_1)                                    897.61    2429.92 f
  ex_i_ahb_AHB_Slave_RAM_hready (net)           6         0.00    2429.92 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hready (out)               0.00    2429.92 f
  data arrival time                                               2429.92
  --------------------------------------------------------------------------

<A NAME="interconnect_ip_59265"></A>  Startpoint: i_ahb_U_mux_hsel_prev_reg_4_
              (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hready
            (output port clocked by HCLK_hclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_ahb_U_mux_hsel_prev_reg_4_/ck (drp_1)                 0.00       0.00 r
  i_ahb_U_mux_hsel_prev_reg_4_/q (drp_1)                705.18     705.18 r
  i_ahb_U_mux_hsel_prev[4] (net)               40         0.00     705.18 r
  U5872/op (nor3_2)                                     888.93    1594.11 f
  n6267 (net)                                  32         0.00    1594.11 f
  U6830/op (nand2_1)                                    118.78    1712.89 r
  n5988 (net)                                   1         0.00    1712.89 r
  U6833/op (and4_1)                                     255.02    1967.91 r
  n6491 (net)                                   2         0.00    1967.91 r
  U5634/op (nand2_1)                                    897.61    2865.52 f
  ex_i_ahb_AHB_Slave_RAM_hready (net)           6         0.00    2865.52 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hready (out)               0.00    2865.52 f
  data arrival time                                               2865.52
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_60840"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_61066"></A>  Startpoint: ex_i_ahb_AHB_Slave_PID_hresp[0]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_PID_hresp[0] (in)                   11.33    1211.33 f
  ex_i_ahb_AHB_Slave_PID_hresp[0] (net)         1         0.00    1211.33 f
  U7037/op (nand2_1)                                     50.03    1261.37 r
  n6108 (net)                                   1         0.00    1261.37 r
  U7040/op (nand4_1)                                    506.09    1767.45 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0] (net)     1       0.00    1767.45 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0] (out)             0.00    1767.45 f
  data arrival time                                               1767.45
  --------------------------------------------------------------------------

<A NAME="interconnect_ip_62209"></A>  Startpoint: i_ahb_U_mux_hsel_prev_reg_4_
              (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0]
            (output port clocked by HCLK_hclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_ahb_U_mux_hsel_prev_reg_4_/ck (drp_1)                 0.00       0.00 r
  i_ahb_U_mux_hsel_prev_reg_4_/q (drp_1)                705.18     705.18 r
  i_ahb_U_mux_hsel_prev[4] (net)               40         0.00     705.18 r
  U5871/op (nor2_2)                                     662.06    1367.24 f
  n10759 (net)                                 35         0.00    1367.24 f
  U7038/op (nand2_1)                                    119.97    1487.21 r
  n6107 (net)                                   1         0.00    1487.21 r
  U7040/op (nand4_1)                                    496.54    1983.76 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0] (net)     1       0.00    1983.76 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0] (out)             0.00    1983.76 f
  data arrival time                                               1983.76
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_63634"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_63862"></A>  Startpoint: ex_i_ahb_AHB_Slave_PID_hrdata[30]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[30]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_PID_hrdata[30] (in)                 11.33    1211.33 f
  ex_i_ahb_AHB_Slave_PID_hrdata[30] (net)       1         0.00    1211.33 f
  U7154/op (nand2_1)                                     50.89    1262.22 r
  n6220 (net)                                   1         0.00    1262.22 r
  U5712/op (nand4_1)                                    506.64    1768.87 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[30] (net)     1     0.00    1768.87 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[30] (out)           0.00    1768.87 f
  data arrival time                                               1768.87
  --------------------------------------------------------------------------

<A NAME="interconnect_ip_65014"></A>  Startpoint: i_apb_U_DW_apb_ahbsif_paddr_reg_18_
              (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[30]
            (output port clocked by HCLK_hclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_apb_U_DW_apb_ahbsif_paddr_reg_18_/ck (drp_1)          0.00       0.00 r
  i_apb_U_DW_apb_ahbsif_paddr_reg_18_/q (drp_1)         214.04     214.04 f
  i_apb_paddr[18] (net)                         2         0.00     214.04 f
  U5994/op (nor4_1)                                     217.35     431.39 r
  n5461 (net)                                   1         0.00     431.39 r
  U6319/op (nand3_1)                                    159.24     590.62 f
  n5463 (net)                                   1         0.00     590.62 f
  U6320/op (nor4_2)                                     224.66     815.28 r
  n6273 (net)                                   2         0.00     815.28 r
  U6321/op (nand2_1)                                    132.77     948.05 f
  n6549 (net)                                   3         0.00     948.05 f
  U5610/op (inv_1)                                      699.14    1647.19 r
  n6265 (net)                                  22         0.00    1647.19 r
  U5998/op (buf_1)                                      392.00    2039.19 r
  n6259 (net)                                  10         0.00    2039.19 r
  U7150/op (mux2_1)                                     211.24    2250.44 f
  n6219 (net)                                   1         0.00    2250.44 f
  U7151/op (nand2_1)                                     47.11    2297.55 r
  n6223 (net)                                   1         0.00    2297.55 r
  U5712/op (nand4_1)                                    493.99    2791.54 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[30] (net)     1     0.00    2791.54 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[30] (out)           0.00    2791.54 f
  data arrival time                                               2791.54
  --------------------------------------------------------------------------

RPT_INFO:Port Group Interface ex_i_ahb_AHB_Slave_PID
 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_67406"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_67639"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[12]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_haddr[12]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[12] (in)           297.41    1497.41 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[12] (net)     8      0.00    1497.41 r
  ex_i_ahb_AHB_Slave_PID_haddr[12] (out)                  0.00    1497.41 r
  data arrival time                                               1497.41
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_68587"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_68820"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[2]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hburst[2]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[2] (in)           258.14    1458.14 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[2] (net)     3      0.00    1458.14 r
  ex_i_ahb_AHB_Slave_PID_hburst[2] (out)                  0.00    1458.14 r
  data arrival time                                               1458.14
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_69768"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_69992"></A>  Startpoint: i_ahb_U_arblite_hmastlock_reg
              (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hmastlock
            (output port clocked by HCLK_hclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_ahb_U_arblite_hmastlock_reg/ck (drp_1)                0.00       0.00 r
  i_ahb_U_arblite_hmastlock_reg/q (drp_1)               311.48     311.48 f
  ex_i_ahb_AHB_Slave_PID_hmastlock (net)        4         0.00     311.48 f
  ex_i_ahb_AHB_Slave_PID_hmastlock (out)                  0.00     311.48 f
  data arrival time                                                311.48
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_70956"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_71188"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[3]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hprot[3]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[3] (in)            258.14    1458.14 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[3] (net)     3       0.00    1458.14 r
  ex_i_ahb_AHB_Slave_PID_hprot[3] (out)                   0.00    1458.14 r
  data arrival time                                               1458.14
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_72135"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_72364"></A>  Startpoint: ex_i_ahb_AHB_Slave_PID_hready_resp
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hready
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_PID_hready_resp (in)                11.33    1211.33 f
  ex_i_ahb_AHB_Slave_PID_hready_resp (net)      1         0.00    1211.33 f
  U6828/op (nand2_1)                                     53.88    1265.22 r
  n5989 (net)                                   1         0.00    1265.22 r
  U6833/op (and4_1)                                     267.09    1532.31 r
  n6491 (net)                                   2         0.00    1532.31 r
  U5634/op (nand2_1)                                    897.61    2429.92 f
  ex_i_ahb_AHB_Slave_RAM_hready (net)           6         0.00    2429.92 f
  ex_i_ahb_AHB_Slave_PID_hready (out)                     0.00    2429.92 f
  data arrival time                                               2429.92
  --------------------------------------------------------------------------

<A NAME="interconnect_ip_73651"></A>  Startpoint: i_ahb_U_mux_hsel_prev_reg_4_
              (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hready
            (output port clocked by HCLK_hclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_ahb_U_mux_hsel_prev_reg_4_/ck (drp_1)                 0.00       0.00 r
  i_ahb_U_mux_hsel_prev_reg_4_/q (drp_1)                705.18     705.18 r
  i_ahb_U_mux_hsel_prev[4] (net)               40         0.00     705.18 r
  U5872/op (nor3_2)                                     888.93    1594.11 f
  n6267 (net)                                  32         0.00    1594.11 f
  U6830/op (nand2_1)                                    118.78    1712.89 r
  n5988 (net)                                   1         0.00    1712.89 r
  U6833/op (and4_1)                                     255.02    1967.91 r
  n6491 (net)                                   2         0.00    1967.91 r
  U5634/op (nand2_1)                                    897.61    2865.52 f
  ex_i_ahb_AHB_Slave_RAM_hready (net)           6         0.00    2865.52 f
  ex_i_ahb_AHB_Slave_PID_hready (out)                     0.00    2865.52 f
  data arrival time                                               2865.52
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_75220"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_75453"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[18]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hsel
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[18] (in)           261.60    1461.60 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[18] (net)     6      0.00    1461.60 f
  U5997/op (nor4_1)                                     303.76    1765.36 r
  n5979 (net)                                   1         0.00    1765.36 r
  U6823/op (nand3_1)                                    146.29    1911.65 f
  n5982 (net)                                   1         0.00    1911.65 f
  U6824/op (nor3_1)                                     205.17    2116.82 r
  n6320 (net)                                   2         0.00    2116.82 r
  U6825/op (nand2_1)                                     98.19    2215.01 f
  n5983 (net)                                   1         0.00    2215.01 f
  U5631/op (nor4_1)                                     424.24    2639.25 r
  n10766 (net)                                  4         0.00    2639.25 r
  U12194/op (and3_1)                                    316.75    2956.00 r
  ex_i_ahb_AHB_Slave_PID_hsel (net)             2         0.00    2956.00 r
  ex_i_ahb_AHB_Slave_PID_hsel (out)                       0.00    2956.00 r
  data arrival time                                               2956.00
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_77308"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_77540"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[2]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hsize[2]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[2] (in)            258.14    1458.14 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[2] (net)     3       0.00    1458.14 r
  ex_i_ahb_AHB_Slave_PID_hsize[2] (out)                   0.00    1458.14 r
  data arrival time                                               1458.14
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_78487"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_78720"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_htrans[1]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1] (in)           265.69    1465.69 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1] (net)     4      0.00    1465.69 r
  ex_i_ahb_AHB_Slave_PID_htrans[1] (out)                  0.00    1465.69 r
  data arrival time                                               1465.69
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_79668"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_79902"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[23]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hwdata[23]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[23] (in)          274.92    1474.92 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[23] (net)     5     0.00    1474.92 r
  ex_i_ahb_AHB_Slave_PID_hwdata[23] (out)                 0.00    1474.92 r
  data arrival time                                               1474.92
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_80851"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_81081"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hwrite
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite (in)              289.43    1489.43 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite (net)     7         0.00    1489.43 r
  ex_i_ahb_AHB_Slave_PID_hwrite (out)                     0.00    1489.43 r
  data arrival time                                               1489.43
  --------------------------------------------------------------------------

RPT_INFO:Port Group Interface ex_i_ahb_AHB_Slave_PWM
 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_82079"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_82311"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[2]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_hsize[2]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[2] (in)            258.14    1458.14 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[2] (net)     3       0.00    1458.14 r
  ex_i_ahb_AHB_Slave_PWM_hsize[2] (out)                   0.00    1458.14 r
  data arrival time                                               1458.14
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_83258"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_83487"></A>  Startpoint: ex_i_ahb_AHB_Slave_PID_hready_resp
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_hready
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_PID_hready_resp (in)                11.33    1211.33 f
  ex_i_ahb_AHB_Slave_PID_hready_resp (net)      1         0.00    1211.33 f
  U6828/op (nand2_1)                                     53.88    1265.22 r
  n5989 (net)                                   1         0.00    1265.22 r
  U6833/op (and4_1)                                     267.09    1532.31 r
  n6491 (net)                                   2         0.00    1532.31 r
  U5634/op (nand2_1)                                    897.61    2429.92 f
  ex_i_ahb_AHB_Slave_RAM_hready (net)           6         0.00    2429.92 f
  ex_i_ahb_AHB_Slave_PWM_hready (out)                     0.00    2429.92 f
  data arrival time                                               2429.92
  --------------------------------------------------------------------------

<A NAME="interconnect_ip_84774"></A>  Startpoint: i_ahb_U_mux_hsel_prev_reg_4_
              (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_hready
            (output port clocked by HCLK_hclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_ahb_U_mux_hsel_prev_reg_4_/ck (drp_1)                 0.00       0.00 r
  i_ahb_U_mux_hsel_prev_reg_4_/q (drp_1)                705.18     705.18 r
  i_ahb_U_mux_hsel_prev[4] (net)               40         0.00     705.18 r
  U5872/op (nor3_2)                                     888.93    1594.11 f
  n6267 (net)                                  32         0.00    1594.11 f
  U6830/op (nand2_1)                                    118.78    1712.89 r
  n5988 (net)                                   1         0.00    1712.89 r
  U6833/op (and4_1)                                     255.02    1967.91 r
  n6491 (net)                                   2         0.00    1967.91 r
  U5634/op (nand2_1)                                    897.61    2865.52 f
  ex_i_ahb_AHB_Slave_RAM_hready (net)           6         0.00    2865.52 f
  ex_i_ahb_AHB_Slave_PWM_hready (out)                     0.00    2865.52 f
  data arrival time                                               2865.52
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_86343"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_86576"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_htrans[1]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1] (in)           265.69    1465.69 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1] (net)     4      0.00    1465.69 r
  ex_i_ahb_AHB_Slave_PWM_htrans[1] (out)                  0.00    1465.69 r
  data arrival time                                               1465.69
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_87524"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_87758"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[23]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_hwdata[23]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[23] (in)          274.92    1474.92 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[23] (net)     5     0.00    1474.92 r
  ex_i_ahb_AHB_Slave_PWM_hwdata[23] (out)                 0.00    1474.92 r
  data arrival time                                               1474.92
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_88707"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_88937"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_hwrite
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite (in)              289.43    1489.43 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite (net)     7         0.00    1489.43 r
  ex_i_ahb_AHB_Slave_PWM_hwrite (out)                     0.00    1489.43 r
  data arrival time                                               1489.43
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_89882"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_90115"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[18]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_hsel
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[18] (in)           261.60    1461.60 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[18] (net)     6      0.00    1461.60 f
  U5997/op (nor4_1)                                     303.76    1765.36 r
  n5979 (net)                                   1         0.00    1765.36 r
  U6823/op (nand3_1)                                    146.29    1911.65 f
  n5982 (net)                                   1         0.00    1911.65 f
  U6824/op (nor3_1)                                     205.17    2116.82 r
  n6320 (net)                                   2         0.00    2116.82 r
  U6825/op (nand2_1)                                     98.19    2215.01 f
  n5983 (net)                                   1         0.00    2215.01 f
  U5631/op (nor4_1)                                     424.24    2639.25 r
  n10766 (net)                                  4         0.00    2639.25 r
  U12195/op (nand2_1)                                   128.54    2767.79 f
  n10767 (net)                                  1         0.00    2767.79 f
  U12196/op (nor2_1)                                    198.42    2966.21 r
  ex_i_ahb_AHB_Slave_PWM_hsel (net)             2         0.00    2966.21 r
  ex_i_ahb_AHB_Slave_PWM_hsel (out)                       0.00    2966.21 r
  data arrival time                                               2966.21
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_92122"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_92354"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[3]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_hprot[3]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[3] (in)            258.14    1458.14 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[3] (net)     3       0.00    1458.14 r
  ex_i_ahb_AHB_Slave_PWM_hprot[3] (out)                   0.00    1458.14 r
  data arrival time                                               1458.14
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_93301"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_93525"></A>  Startpoint: i_ahb_U_arblite_hmastlock_reg
              (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_hmastlock
            (output port clocked by HCLK_hclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_ahb_U_arblite_hmastlock_reg/ck (drp_1)                0.00       0.00 r
  i_ahb_U_arblite_hmastlock_reg/q (drp_1)               311.48     311.48 f
  ex_i_ahb_AHB_Slave_PID_hmastlock (net)        4         0.00     311.48 f
  ex_i_ahb_AHB_Slave_PWM_hmastlock (out)                  0.00     311.48 f
  data arrival time                                                311.48
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_94489"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_94722"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[2]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_hburst[2]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[2] (in)           258.14    1458.14 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[2] (net)     3      0.00    1458.14 r
  ex_i_ahb_AHB_Slave_PWM_hburst[2] (out)                  0.00    1458.14 r
  data arrival time                                               1458.14
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_95670"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_95903"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[12]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_haddr[12]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[12] (in)           297.41    1497.41 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[12] (net)     8      0.00    1497.41 r
  ex_i_ahb_AHB_Slave_PWM_haddr[12] (out)                  0.00    1497.41 r
  data arrival time                                               1497.41
  --------------------------------------------------------------------------

RPT_INFO:Port Group Interface ex_i_ahb_AHB_Slave_RAM
 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_96904"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_97137"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[12]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_RAM_haddr[12]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[12] (in)           297.41    1497.41 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[12] (net)     8      0.00    1497.41 r
  ex_i_ahb_AHB_Slave_RAM_haddr[12] (out)                  0.00    1497.41 r
  data arrival time                                               1497.41
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_98085"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_98318"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[2]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_RAM_hburst[2]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[2] (in)           258.14    1458.14 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[2] (net)     3      0.00    1458.14 r
  ex_i_ahb_AHB_Slave_RAM_hburst[2] (out)                  0.00    1458.14 r
  data arrival time                                               1458.14
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_99266"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_99490"></A>  Startpoint: i_ahb_U_arblite_hmastlock_reg
              (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_RAM_hmastlock
            (output port clocked by HCLK_hclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_ahb_U_arblite_hmastlock_reg/ck (drp_1)                0.00       0.00 r
  i_ahb_U_arblite_hmastlock_reg/q (drp_1)               311.48     311.48 f
  ex_i_ahb_AHB_Slave_PID_hmastlock (net)        4         0.00     311.48 f
  ex_i_ahb_AHB_Slave_RAM_hmastlock (out)                  0.00     311.48 f
  data arrival time                                                311.48
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_100454"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_100686"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[3]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_RAM_hprot[3]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[3] (in)            258.14    1458.14 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[3] (net)     3       0.00    1458.14 r
  ex_i_ahb_AHB_Slave_RAM_hprot[3] (out)                   0.00    1458.14 r
  data arrival time                                               1458.14
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_101633"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_101862"></A>  Startpoint: ex_i_ahb_AHB_Slave_PID_hready_resp
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_RAM_hready
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_PID_hready_resp (in)                11.33    1211.33 f
  ex_i_ahb_AHB_Slave_PID_hready_resp (net)      1         0.00    1211.33 f
  U6828/op (nand2_1)                                     53.88    1265.22 r
  n5989 (net)                                   1         0.00    1265.22 r
  U6833/op (and4_1)                                     267.09    1532.31 r
  n6491 (net)                                   2         0.00    1532.31 r
  U5634/op (nand2_1)                                    897.61    2429.92 f
  ex_i_ahb_AHB_Slave_RAM_hready (net)           6         0.00    2429.92 f
  ex_i_ahb_AHB_Slave_RAM_hready (out)                     0.00    2429.92 f
  data arrival time                                               2429.92
  --------------------------------------------------------------------------

<A NAME="interconnect_ip_103149"></A>  Startpoint: i_ahb_U_mux_hsel_prev_reg_4_
              (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_RAM_hready
            (output port clocked by HCLK_hclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_ahb_U_mux_hsel_prev_reg_4_/ck (drp_1)                 0.00       0.00 r
  i_ahb_U_mux_hsel_prev_reg_4_/q (drp_1)                705.18     705.18 r
  i_ahb_U_mux_hsel_prev[4] (net)               40         0.00     705.18 r
  U5872/op (nor3_2)                                     888.93    1594.11 f
  n6267 (net)                                  32         0.00    1594.11 f
  U6830/op (nand2_1)                                    118.78    1712.89 r
  n5988 (net)                                   1         0.00    1712.89 r
  U6833/op (and4_1)                                     255.02    1967.91 r
  n6491 (net)                                   2         0.00    1967.91 r
  U5634/op (nand2_1)                                    897.61    2865.52 f
  ex_i_ahb_AHB_Slave_RAM_hready (net)           6         0.00    2865.52 f
  ex_i_ahb_AHB_Slave_RAM_hready (out)                     0.00    2865.52 f
  data arrival time                                               2865.52
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_104718"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_104951"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[18]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_RAM_hsel
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[18] (in)           261.60    1461.60 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[18] (net)     6      0.00    1461.60 f
  U5997/op (nor4_1)                                     303.76    1765.36 r
  n5979 (net)                                   1         0.00    1765.36 r
  U6823/op (nand3_1)                                    146.29    1911.65 f
  n5982 (net)                                   1         0.00    1911.65 f
  U6824/op (nor3_1)                                     205.17    2116.82 r
  n6320 (net)                                   2         0.00    2116.82 r
  U7230/op (inv_1)                                       47.66    2164.48 f
  n6321 (net)                                   1         0.00    2164.48 f
  U7231/op (nor2_1)                                     201.38    2365.86 r
  ex_i_ahb_AHB_Slave_RAM_hsel (net)             3         0.00    2365.86 r
  ex_i_ahb_AHB_Slave_RAM_hsel (out)                       0.00    2365.86 r
  data arrival time                                               2365.86
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_106654"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_106886"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[2]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_RAM_hsize[2]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[2] (in)            258.14    1458.14 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[2] (net)     3       0.00    1458.14 r
  ex_i_ahb_AHB_Slave_RAM_hsize[2] (out)                   0.00    1458.14 r
  data arrival time                                               1458.14
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_107833"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_108066"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_RAM_htrans[1]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1] (in)           265.69    1465.69 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1] (net)     4      0.00    1465.69 r
  ex_i_ahb_AHB_Slave_RAM_htrans[1] (out)                  0.00    1465.69 r
  data arrival time                                               1465.69
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_109014"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_109248"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[23]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_RAM_hwdata[23]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[23] (in)          274.92    1474.92 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[23] (net)     5     0.00    1474.92 r
  ex_i_ahb_AHB_Slave_RAM_hwdata[23] (out)                 0.00    1474.92 r
  data arrival time                                               1474.92
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_110197"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_110427"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_RAM_hwrite
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite (in)              289.43    1489.43 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite (net)     7         0.00    1489.43 r
  ex_i_ahb_AHB_Slave_RAM_hwrite (out)                     0.00    1489.43 r
  data arrival time                                               1489.43
  --------------------------------------------------------------------------

RPT_INFO:Port Group Manually exported pins
 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_111415"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_111656"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_stop_det_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_stop_det_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_intctl_ic_stop_det_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_stop_det_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_stop_det_intr (net)                  1         0.00     224.51 f
  i_i2c_ic_stop_det_intr (out)                            0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_112617"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_112857"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_tx_abrt_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_tx_abrt_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_intctl_ic_tx_abrt_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_tx_abrt_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_tx_abrt_intr (net)                   1         0.00     224.51 f
  i_i2c_ic_tx_abrt_intr (out)                             0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_113815"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_114055"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_tx_over_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_tx_over_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_intctl_ic_tx_over_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_tx_over_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_tx_over_intr (net)                   1         0.00     224.51 f
  i_i2c_ic_tx_over_intr (out)                             0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_115013"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_115254"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_tx_empty_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_tx_empty_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_intctl_ic_tx_empty_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_tx_empty_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_tx_empty_intr (net)                  1         0.00     224.51 f
  i_i2c_ic_tx_empty_intr (out)                            0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_116215"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_116455"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_rx_done_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_rx_done_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_intctl_ic_rx_done_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_rx_done_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_rx_done_intr (net)                   1         0.00     224.51 f
  i_i2c_ic_rx_done_intr (out)                             0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_117413"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_117655"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_start_det_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_start_det_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_intctl_ic_start_det_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_start_det_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_start_det_intr (net)                 1         0.00     224.51 f
  i_i2c_ic_start_det_intr (out)                           0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_118619"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_118860"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_rx_under_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_rx_under_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_intctl_ic_rx_under_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_rx_under_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_rx_under_intr (net)                  1         0.00     224.51 f
  i_i2c_ic_rx_under_intr (out)                            0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_119821"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_120061"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_rx_over_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_rx_over_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_intctl_ic_rx_over_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_rx_over_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_rx_over_intr (net)                   1         0.00     224.51 f
  i_i2c_ic_rx_over_intr (out)                             0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_121019"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_121259"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_rx_full_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_rx_full_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_intctl_ic_rx_full_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_rx_full_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_rx_full_intr (net)                   1         0.00     224.51 f
  i_i2c_ic_rx_full_intr (out)                             0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_122217"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_122446"></A>  Startpoint: i_ssi_U_shift_U_tx_shifter_txd_reg
              (rising edge-triggered flip-flop clocked by i_ssi_ssi_clk)
  Endpoint: i_ssi_txd (output port clocked by i_ssi_ssi_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_ssi_U_shift_U_tx_shifter_txd_reg/ck (drp_1)           0.00       0.00 r
  i_ssi_U_shift_U_tx_shifter_txd_reg/q (drp_1)          255.68     255.68 f
  i_ssi_txd (net)                               3         0.00     255.68 f
  i_ssi_txd (out)                                         0.00     255.68 f
  data arrival time                                                255.68
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_123383"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_123606"></A>  Startpoint: i_ssi_U_sclkgen_sclk_out_reg
              (rising edge-triggered flip-flop clocked by i_ssi_ssi_clk)
  Endpoint: i_ssi_sclk_out
            (output port clocked by i_ssi_ssi_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_ssi_U_sclkgen_sclk_out_reg/ck (drp_1)                 0.00       0.00 r
  i_ssi_U_sclkgen_sclk_out_reg/q (drp_1)                242.50     242.50 f
  i_ssi_sclk_out (net)                          2         0.00     242.50 f
  i_ssi_sclk_out (out)                                    0.00     242.50 f
  data arrival time                                                242.50
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_124560"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_124780"></A>  Startpoint: i_ssi_U_shift_ss_n_reg_0_
              (rising edge-triggered flip-flop clocked by i_ssi_ssi_clk)
  Endpoint: i_ssi_ss_0_n
            (output port clocked by i_ssi_ssi_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_ssi_U_shift_ss_n_reg_0_/ck (drp_2)                    0.00       0.00 r
  i_ssi_U_shift_ss_n_reg_0_/q (drp_2)                   221.97     221.97 f
  n11525 (net)                                  1         0.00     221.97 f
  U6038/op (inv_1)                                       75.41     297.38 r
  i_ssi_ss_0_n (net)                            1         0.00     297.38 r
  i_ssi_ss_0_n (out)                                      0.00     297.38 r
  data arrival time                                                297.38
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_125884"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_126117"></A>  Startpoint: i_ssi_U_intctl_irisr_mst_collision_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_ssi_ssi_mst_intr_n
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_ssi_U_intctl_irisr_mst_collision_reg/ck (drp_1)       0.00       0.00 r
  i_ssi_U_intctl_irisr_mst_collision_reg/q (drp_1)      244.75     244.75 f
  i_ssi_risr[5] (net)                           4         0.00     244.75 f
  U10788/op (nand2_1)                                   126.30     371.06 r
  i_ssi_ssi_mst_intr_n (net)                    3         0.00     371.06 r
  i_ssi_ssi_mst_intr_n (out)                              0.00     371.06 r
  data arrival time                                                371.06
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_127221"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_127443"></A>  Startpoint: i_ssi_U_mstfsm_ssi_oe_n_reg
              (rising edge-triggered flip-flop clocked by i_ssi_ssi_clk)
  Endpoint: i_ssi_ssi_oe_n
            (output port clocked by i_ssi_ssi_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_ssi_U_mstfsm_ssi_oe_n_reg/ck (drsp_1)                 0.00       0.00 r
  i_ssi_U_mstfsm_ssi_oe_n_reg/q (drsp_1)                226.92     226.92 f
  i_ssi_ssi_oe_n (net)                          1         0.00     226.92 f
  i_ssi_ssi_oe_n (out)                                    0.00     226.92 f
  data arrival time                                                226.92
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_128397"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_128621"></A>  Startpoint: i_ssi_U_regfile_imr_ir_reg_4_
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_ssi_ssi_rxf_intr_n
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_ssi_U_regfile_imr_ir_reg_4_/ck (drsp_1)               0.00       0.00 r
  i_ssi_U_regfile_imr_ir_reg_4_/q (drsp_1)              234.62     234.62 f
  i_ssi_imr[4] (net)                            3         0.00     234.62 f
  U11942/op (nand2_1)                                   104.31     338.94 r
  i_ssi_ssi_rxf_intr_n (net)                    2         0.00     338.94 r
  i_ssi_ssi_rxf_intr_n (out)                              0.00     338.94 r
  data arrival time                                                338.94
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_129725"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_129949"></A>  Startpoint: i_ssi_U_regfile_imr_ir_reg_3_
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_ssi_ssi_rxo_intr_n
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_ssi_U_regfile_imr_ir_reg_3_/ck (drsp_1)               0.00       0.00 r
  i_ssi_U_regfile_imr_ir_reg_3_/q (drsp_1)              236.94     236.94 f
  i_ssi_imr[3] (net)                            3         0.00     236.94 f
  U11802/op (nand2_1)                                   137.79     374.73 r
  i_ssi_ssi_rxo_intr_n (net)                    4         0.00     374.73 r
  i_ssi_ssi_rxo_intr_n (out)                              0.00     374.73 r
  data arrival time                                                374.73
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_131053"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_131277"></A>  Startpoint: i_ssi_U_regfile_imr_ir_reg_2_
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_ssi_ssi_rxu_intr_n
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_ssi_U_regfile_imr_ir_reg_2_/ck (drsp_1)               0.00       0.00 r
  i_ssi_U_regfile_imr_ir_reg_2_/q (drsp_1)              236.94     236.94 f
  i_ssi_imr[2] (net)                            3         0.00     236.94 f
  U11778/op (nand2_1)                                   120.52     357.46 r
  i_ssi_ssi_rxu_intr_n (net)                    3         0.00     357.46 r
  i_ssi_ssi_rxu_intr_n (out)                              0.00     357.46 r
  data arrival time                                                357.46
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_132381"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_132608"></A>  Startpoint: i_ssi_U_regfile_ssi_sleep_ir_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_ssi_ssi_sleep
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_ssi_U_regfile_ssi_sleep_ir_reg/ck (drp_1)             0.00       0.00 r
  i_ssi_U_regfile_ssi_sleep_ir_reg/q (drp_1)            224.51     224.51 f
  i_ssi_ssi_sleep (net)                         1         0.00     224.51 f
  i_ssi_ssi_sleep (out)                                   0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_133555"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_133779"></A>  Startpoint: i_ssi_U_regfile_imr_ir_reg_0_
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_ssi_ssi_txe_intr_n
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_ssi_U_regfile_imr_ir_reg_0_/ck (drsp_1)               0.00       0.00 r
  i_ssi_U_regfile_imr_ir_reg_0_/q (drsp_1)              236.94     236.94 f
  i_ssi_imr[0] (net)                            3         0.00     236.94 f
  U11875/op (nand2_1)                                   104.52     341.46 r
  i_ssi_ssi_txe_intr_n (net)                    2         0.00     341.46 r
  i_ssi_ssi_txe_intr_n (out)                              0.00     341.46 r
  data arrival time                                                341.46
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_134883"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_135107"></A>  Startpoint: i_ssi_U_regfile_imr_ir_reg_1_
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_ssi_ssi_txo_intr_n
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_ssi_U_regfile_imr_ir_reg_1_/ck (drsp_1)               0.00       0.00 r
  i_ssi_U_regfile_imr_ir_reg_1_/q (drsp_1)              234.68     234.68 f
  i_ssi_imr[1] (net)                            3         0.00     234.68 f
  U11791/op (nand2_1)                                   134.27     368.95 r
  i_ssi_ssi_txo_intr_n (net)                    4         0.00     368.95 r
  i_ssi_ssi_txo_intr_n (out)                              0.00     368.95 r
  data arrival time                                                368.95
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_136211"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_136447"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_debug_s_gen_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_s_gen
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_toggle_debug_s_gen_reg/ck (drp_1)     0.00      0.00 r
  i_i2c_U_DW_apb_i2c_toggle_debug_s_gen_reg/q (drp_1)   224.51     224.51 f
  i_i2c_debug_s_gen (net)                       1         0.00     224.51 f
  i_i2c_debug_s_gen (out)                                 0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_137402"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top
No paths.

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_137749"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_137984"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_debug_addr_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_addr
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_toggle_debug_addr_reg/ck (drp_1)     0.00       0.00 r
  i_i2c_U_DW_apb_i2c_toggle_debug_addr_reg/q (drp_1)    224.51     224.51 f
  i_i2c_debug_addr (net)                        1         0.00     224.51 f
  i_i2c_debug_addr (out)                                  0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_138938"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_139179"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_debug_addr_10bit_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_addr_10bit
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_toggle_debug_addr_10bit_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_toggle_debug_addr_10bit_reg/q (drp_1)   224.51   224.51 f
  i_i2c_debug_addr_10bit (net)                  1         0.00     224.51 f
  i_i2c_debug_addr_10bit (out)                            0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_140146"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_140381"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_debug_data_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_data
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_toggle_debug_data_reg/ck (drp_1)     0.00       0.00 r
  i_i2c_U_DW_apb_i2c_toggle_debug_data_reg/q (drp_1)    224.51     224.51 f
  i_i2c_debug_data (net)                        1         0.00     224.51 f
  i_i2c_debug_data (out)                                  0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_141335"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_141568"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_debug_hs_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_hs
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_toggle_debug_hs_reg/ck (drp_1)       0.00       0.00 r
  i_i2c_U_DW_apb_i2c_toggle_debug_hs_reg/q (drp_1)      224.51     224.51 f
  i_i2c_debug_hs (net)                          1         0.00     224.51 f
  i_i2c_debug_hs (out)                                    0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_142520"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_142761"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_debug_master_act_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_master_act
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_toggle_debug_master_act_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_toggle_debug_master_act_reg/q (drp_1)   224.51   224.51 f
  i_i2c_debug_master_act (net)                  1         0.00     224.51 f
  i_i2c_debug_master_act (out)                            0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_143728"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_143972"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_debug_mst_cstate_reg_4_
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_mst_cstate[4]
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_toggle_debug_mst_cstate_reg_4_/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_toggle_debug_mst_cstate_reg_4_/q (drp_1)   224.51   224.51 f
  i_i2c_debug_mst_cstate[4] (net)               1         0.00     224.51 f
  i_i2c_debug_mst_cstate[4] (out)                         0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_144948"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_145184"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_debug_p_gen_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_p_gen
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_toggle_debug_p_gen_reg/ck (drp_1)     0.00      0.00 r
  i_i2c_U_DW_apb_i2c_toggle_debug_p_gen_reg/q (drp_1)   224.51     224.51 f
  i_i2c_debug_p_gen (net)                       1         0.00     224.51 f
  i_i2c_debug_p_gen (out)                                 0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_146139"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_146372"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_debug_rd_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_rd
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_toggle_debug_rd_reg/ck (drp_1)       0.00       0.00 r
  i_i2c_U_DW_apb_i2c_toggle_debug_rd_reg/q (drp_1)      224.51     224.51 f
  i_i2c_debug_rd (net)                          1         0.00     224.51 f
  i_i2c_debug_rd (out)                                    0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_147324"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_147563"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_rd_req_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_rd_req_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_intctl_ic_rd_req_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_rd_req_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_rd_req_intr (net)                    1         0.00     224.51 f
  i_i2c_ic_rd_req_intr (out)                              0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_148518"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_148758"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_debug_slave_act_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_slave_act
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_toggle_debug_slave_act_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_toggle_debug_slave_act_reg/q (drp_1)   224.51   224.51 f
  i_i2c_debug_slave_act (net)                   1         0.00     224.51 f
  i_i2c_debug_slave_act (out)                             0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_149722"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_149966"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_debug_slv_cstate_reg_3_
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_slv_cstate[3]
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_toggle_debug_slv_cstate_reg_3_/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_toggle_debug_slv_cstate_reg_3_/q (drp_1)   224.51   224.51 f
  i_i2c_debug_slv_cstate[3] (net)               1         0.00     224.51 f
  i_i2c_debug_slv_cstate[3] (out)                         0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_150942"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_151184"></A>  Startpoint: i_i2c_U_DW_apb_i2c_tx_shift_tx_data_capture_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_wr
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_tx_shift_tx_data_capture_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_tx_shift_tx_data_capture_reg/q (drp_1)   308.89   308.89 f
  i_i2c_debug_wr (net)                          7         0.00     308.89 f
  i_i2c_debug_wr (out)                                    0.00     308.89 f
  data arrival time                                                308.89
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_152145"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_152386"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_activity_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_activity_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_intctl_ic_activity_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_activity_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_activity_intr (net)                  1         0.00     224.51 f
  i_i2c_ic_activity_intr (out)                            0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_153347"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_153583"></A>  Startpoint: i_i2c_U_DW_apb_i2c_tx_shift_ic_clk_oe_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_ic_clk_oe
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_tx_shift_ic_clk_oe_reg/ck (drp_1)     0.00      0.00 r
  i_i2c_U_DW_apb_i2c_tx_shift_ic_clk_oe_reg/q (drp_1)   252.62     252.62 f
  i_i2c_ic_clk_oe (net)                         3         0.00     252.62 f
  i_i2c_ic_clk_oe (out)                                   0.00     252.62 f
  data arrival time                                                252.62
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_154536"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_154778"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_ic_current_src_en_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_ic_current_src_en
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_toggle_ic_current_src_en_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_toggle_ic_current_src_en_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_current_src_en (net)                 1         0.00     224.51 f
  i_i2c_ic_current_src_en (out)                           0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_155748"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_155985"></A>  Startpoint: i_i2c_U_DW_apb_i2c_tx_shift_ic_data_oe_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_ic_data_oe
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_tx_shift_ic_data_oe_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_tx_shift_ic_data_oe_reg/q (drp_1)   276.76    276.76 f
  i_i2c_ic_data_oe (net)                        4         0.00     276.76 f
  i_i2c_ic_data_oe (out)                                  0.00     276.76 f
  data arrival time                                                276.76
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_156939"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_157169"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_en_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_en
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_intctl_ic_en_reg/ck (drp_1)          0.00       0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_en_reg/q (drp_1)         252.97     252.97 f
  i_i2c_ic_en (net)                             3         0.00     252.97 f
  i_i2c_ic_en (out)                                       0.00     252.97 f
  data arrival time                                                252.97
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_158112"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_158353"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_gen_call_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_gen_call_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_intctl_ic_gen_call_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_gen_call_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_gen_call_intr (net)                  1         0.00     224.51 f
  i_i2c_ic_gen_call_intr (out)                            0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

1
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV>
</PRE>
<div align=right><A HREF="index.html">Report Summary Page</A></div>
    <table COLS=2 WIDTH="100%">
      <tr>
         <td><IMG SRC="synopsys_logo.gif" ALT="Synopsys"></td>
         <td><div align=right></div></td>
      </tr>
    </table>
</BODY>
</HTML>
