/* SPDX-License-Identifier: (GPL-2.0+ OR MIT) */
/*
 * Copyright (c) 2019 Amlogic, Inc. All rights reserved.
 */

#ifndef __VPP_REGISTER_H__
#define __VPP_REGISTER_H__

#define VPP_PROBE_CTRL    0x1a7b
#define VPP_PROBE_POS     0x1a7c
#define VPP_HI_COLOR      0x1a7d
#define VPP_PROBE_COLOR   0x1a7e
#define VPP_PROBE_COLOR1  0x1a7f

#define VPP_DUMMY_DATA 0x1d00
#define VPP_LINE_IN_LENGTH 0x1d01
#define VPP_PIC_IN_HEIGHT 0x1d02
#define VPP_SCALE_COEF_IDX 0x1d03
#define VPP_SCALE_COEF 0x1d04
#define VPP_VSC_REGION12_STARTP 0x1d05
#define VPP_VSC_REGION34_STARTP 0x1d06
#define VPP_VSC_REGION4_ENDP 0x1d07
#define VPP_VSC_START_PHASE_STEP 0x1d08
#define VPP_VSC_REGION0_PHASE_SLOPE 0x1d09
#define VPP_VSC_REGION1_PHASE_SLOPE 0x1d0a
#define VPP_VSC_REGION3_PHASE_SLOPE 0x1d0b
#define VPP_VSC_REGION4_PHASE_SLOPE 0x1d0c
#define VPP_VSC_PHASE_CTRL 0x1d0d
#define VPP_VSC_INI_PHASE 0x1d0e
#define VPP_HSC_REGION12_STARTP 0x1d10
#define VPP_HSC_REGION34_STARTP 0x1d11
#define VPP_HSC_REGION4_ENDP 0x1d12
#define VPP_HSC_START_PHASE_STEP 0x1d13
#define VPP_HSC_REGION0_PHASE_SLOPE 0x1d14
#define VPP_HSC_REGION1_PHASE_SLOPE 0x1d15
#define VPP_HSC_REGION3_PHASE_SLOPE 0x1d16
#define VPP_HSC_REGION4_PHASE_SLOPE 0x1d17
#define VPP_HSC_PHASE_CTRL 0x1d18
#define VPP_SC_MISC 0x1d19
#define VPP_PREBLEND_VD1_H_START_END 0x1d1a
#define VPP_PREBLEND_VD1_V_START_END 0x1d1b
#define VPP_POSTBLEND_VD1_H_START_END 0x1d1c
#define VPP_POSTBLEND_VD1_V_START_END 0x1d1d
#define VPP_BLEND_VD2_H_START_END 0x1d1e
#define VPP_BLEND_VD2_V_START_END 0x1d1f
#define VPP_PREBLEND_H_SIZE 0x1d20
#define VPP_POSTBLEND_H_SIZE 0x1d21
#define VPP_HOLD_LINES 0x1d22
#define VPP_BLEND_ONECOLOR_CTRL 0x1d23
#define VPP_PREBLEND_CURRENT_XY 0x1d24
#define VPP_POSTBLEND_CURRENT_XY 0x1d25
#define VPP_MISC 0x1d26
#define VPP_OFIFO_SIZE 0x1d27
#define VPP_FIFO_STATUS 0x1d28
#define VPP_SMOKE_CTRL 0x1d29
#define VPP_SMOKE1_VAL 0x1d2a
#define VPP_SMOKE2_VAL 0x1d2b
#define VPP_SMOKE3_VAL 0x1d2c
#define VPP_SMOKE1_H_START_END 0x1d2d
#define VPP_SMOKE1_V_START_END 0x1d2e
#define VPP_SMOKE2_H_START_END 0x1d2f
#define VPP_SMOKE2_V_START_END 0x1d30
#define VPP_SMOKE3_H_START_END 0x1d31
#define VPP_SMOKE3_V_START_END 0x1d32
#define VPP_SCO_FIFO_CTRL 0x1d33
#define VPP_HSC_PHASE_CTRL1 0x1d34
#define VPP_HSC_INI_PAT_CTRL 0x1d35
#define VPP_VADJ_CTRL 0x1d40
#define VPP_VADJ1_Y 0x1d41
#define VPP_VADJ1_MA_MB 0x1d42
#define VPP_VADJ1_MC_MD 0x1d43
#define VPP_VADJ2_Y 0x1d44
#define VPP_VADJ2_MA_MB 0x1d45
#define VPP_VADJ2_MC_MD 0x1d46
#define VPP_HSHARP_CTRL 0x1d50
#define VPP_HSHARP_LUMA_THRESH01 0x1d51
#define VPP_HSHARP_LUMA_THRESH23 0x1d52
#define VPP_HSHARP_CHROMA_THRESH01 0x1d53
#define VPP_HSHARP_CHROMA_THRESH23 0x1d54
#define VPP_HSHARP_LUMA_GAIN 0x1d55
#define VPP_HSHARP_CHROMA_GAIN 0x1d56
#define VPP_MATRIX_PROBE_COLOR 0x1d5c
#define VPP_MATRIX_PROBE_COLOR1			0x1dd7
#define VPP_MATRIX_HL_COLOR 0x1d5d
#define VPP_MATRIX_PROBE_POS 0x1d5e
#define VPP_MATRIX_CTRL 0x1d5f
#define VPP_MATRIX_COEF00_01 0x1d60
#define VPP_MATRIX_COEF02_10 0x1d61
#define VPP_MATRIX_COEF11_12 0x1d62
#define VPP_MATRIX_COEF20_21 0x1d63
#define VPP_MATRIX_COEF22 0x1d64
#define VPP_MATRIX_OFFSET0_1 0x1d65
#define VPP_MATRIX_OFFSET2 0x1d66
#define VPP_MATRIX_PRE_OFFSET0_1 0x1d67
#define VPP_MATRIX_PRE_OFFSET2 0x1d68
#define VPP_DUMMY_DATA1 0x1d69
#define VPP_GAINOFF_CTRL0 0x1d6a
#define VPP_GAINOFF_CTRL1 0x1d6b
#define VPP_GAINOFF_CTRL2 0x1d6c
#define VPP_GAINOFF_CTRL3 0x1d6d
#define VPP_GAINOFF_CTRL4 0x1d6e
#define VPP_CHROMA_ADDR_PORT 0x1d70
#define VPP_CHROMA_DATA_PORT 0x1d71
#define VPP_GCLK_CTRL0 0x1d72
#define VPP_GCLK_CTRL1 0x1d73
#define VPP_SC_GCLK_CTRL 0x1d74
#define VPP_MISC1 0x1d76
#define VPP_BLACKEXT_CTRL 0x1d80
#define VPP_DNLP_CTRL_00 0x1d81
#define VPP_DNLP_CTRL_01 0x1d82
#define VPP_DNLP_CTRL_02 0x1d83
#define VPP_DNLP_CTRL_03 0x1d84
#define VPP_DNLP_CTRL_04 0x1d85
#define VPP_DNLP_CTRL_05 0x1d86
#define VPP_DNLP_CTRL_06 0x1d87
#define VPP_DNLP_CTRL_07 0x1d88
#define VPP_DNLP_CTRL_08 0x1d89
#define VPP_DNLP_CTRL_09 0x1d8a
#define VPP_DNLP_CTRL_10 0x1d8b
#define VPP_DNLP_CTRL_11 0x1d8c
#define VPP_DNLP_CTRL_12 0x1d8d
#define VPP_DNLP_CTRL_13 0x1d8e
#define VPP_DNLP_CTRL_14 0x1d8f
#define VPP_DNLP_CTRL_15 0x1d90
#define VPP_SRSHARP0_CTRL 0x1d91
#define VPP_SRSHARP1_CTRL 0x1d92
#define VPP_PEAKING_NLP_1 0x1d93
#define VPP_PEAKING_NLP_2 0x1d94
#define VPP_PEAKING_NLP_3 0x1d95
#define VPP_PEAKING_NLP_4 0x1d96
#define VPP_PEAKING_NLP_5 0x1d97
#define VPP_SHARP_LIMIT 0x1d98
#define VPP_VLTI_CTRL 0x1d99
#define VPP_HLTI_CTRL 0x1d9a
#define VPP_CTI_CTRL 0x1d9b
#define VPP_BLUE_STRETCH_1 0x1d9c
#define VPP_BLUE_STRETCH_2 0x1d9d
#define VPP_BLUE_STRETCH_3 0x1d9e
#define VPP_CCORING_CTRL 0x1da0
#define VPP_VE_ENABLE_CTRL 0x1da1
#define VPP_VE_DEMO_LEFT_TOP_SCREEN_WIDTH 0x1da2
#define VPP_VE_DEMO_CENTER_BAR 0x1da3
#define VPP_VE_H_V_SIZE 0x1da4
#define VPP_PSR_H_V_SIZE 0x1da5
#define VPP_OUT_H_V_SIZE 0x1da5
#define VPP_VDO_MEAS_CTRL 0x1da8
#define VPP_VDO_MEAS_VS_COUNT_HI 0x1da9
#define VPP_VDO_MEAS_VS_COUNT_LO 0x1daa
#define VPP_INPUT_CTRL 0x1dab
#define VPP_CTI_CTRL2 0x1dac
#define VPP_PEAKING_SAT_THD1 0x1dad
#define VPP_PEAKING_SAT_THD2 0x1dae
#define VPP_PEAKING_SAT_THD3 0x1daf
#define VPP_PEAKING_SAT_THD4 0x1db0
#define VPP_PEAKING_SAT_THD5 0x1db1
#define VPP_PEAKING_SAT_THD6 0x1db2
#define VPP_PEAKING_SAT_THD7 0x1db3
#define VPP_PEAKING_SAT_THD8 0x1db4
#define VPP_PEAKING_SAT_THD9 0x1db5
#define VPP_PEAKING_GAIN_ADD1 0x1db6
#define VPP_PEAKING_GAIN_ADD2 0x1db7
#define VPP_PEAKING_DNLP 0x1db8
#define VPP_SHARP_DEMO_WIN_CTRL1 0x1db9
#define VPP_SHARP_DEMO_WIN_CTRL2 0x1dba
#define VPP_FRONT_HLTI_CTRL 0x1dbb
#define VPP_FRONT_CTI_CTRL 0x1dbc
#define VPP_FRONT_CTI_CTRL2 0x1dbd
#define VPP_OSD_VSC_PHASE_STEP 0x1dc0
#define VPP_OSD_VSC_INI_PHASE 0x1dc1
#define VPP_OSD_VSC_CTRL0 0x1dc2
#define VPP_OSD_HSC_PHASE_STEP 0x1dc3
#define VPP_OSD_HSC_INI_PHASE 0x1dc4
#define VPP_OSD_HSC_CTRL0 0x1dc5
#define VPP_OSD_HSC_INI_PAT_CTRL 0x1dc6
#define VPP_OSD_SC_DUMMY_DATA 0x1dc7
#define VPP_OSD_SC_CTRL0 0x1dc8
#define VPP_OSD_SCI_WH_M1 0x1dc9
#define VPP_OSD_SCO_H_START_END 0x1dca
#define VPP_OSD_SCO_V_START_END 0x1dcb
#define VPP_OSD_SCALE_COEF_IDX 0x1dcc
#define VPP_OSD_SCALE_COEF 0x1dcd
#define VPP_INT_LINE_NUM 0x1dce
#define VPP_XVYCC_MISC 0x1dcf

#define VPP_CLIP_MISC0 0x1dd9

#define VPP_MATRIX_CLIP 0x1dde
#define VPP_CLIP_MISC1 0x1dda
#define VPP_MATRIX_COEF13_14 0x1ddb
#define VPP_MATRIX_COEF23_24 0x1ddc
#define VPP_MATRIX_COEF15_25 0x1ddd
#define VPP_MATRIX_CLIP 0x1dde
#define VPP_XVYCC_MISC0 0x1ddf
#define VPP_XVYCC_MISC1 0x1de0
#define VPP_VD1_CLIP_MISC0 0x1de1
#define VPP_VD1_CLIP_MISC1 0x1de2
#define VPP_VD2_CLIP_MISC0 0x1de3
#define VPP_VD2_CLIP_MISC1 0x1de4

/*txlx new add*/
#define VPP_DAT_CONV_PARA0 0x1d94
#define VPP_DAT_CONV_PARA1 0x1d95

#define VD1_IF0_GEN_REG3 0x1aa7
#define VD2_IF0_GEN_REG3 0x1aa8

/*g12a new add reg*/
#define VD1_AFBCD0_MISC_CTRL 0x1a0a
#define VD2_AFBCD1_MISC_CTRL 0x1a0b
#define AMDV_PATH_CTRL 0x1a0c
#define WR_BACK_MISC_CTRL 0x1a0d

#define VD1_BLEND_SRC_CTRL 0x1dfb
#define VD2_BLEND_SRC_CTRL 0x1dfc
#define OSD1_BLEND_SRC_CTRL 0x1dfd
#define OSD2_BLEND_SRC_CTRL 0x1dfe

#define G12_VD1_IF0_GEN_REG3 0x3216
#define G12_VD2_IF0_GEN_REG3 0x3236

#define VPP2_MISC 0x1e26
#define VPP2_OFIFO_SIZE 0x1e27
#define VPP2_INT_LINE_NUM 0x1e20
#define VPP2_OFIFO_URG_CTRL 0x1e21

#define VIU_OSD1_BLK0_CFG_W0 0x1a1b
#define VIU_OSD1_MATRIX_CTRL 0x1a90
#define VIU_OSD1_MATRIX_COEF00_01 0x1a91
#define VIU_OSD1_MATRIX_COEF02_10 0x1a92
#define VIU_OSD1_MATRIX_COEF11_12 0x1a93
#define VIU_OSD1_MATRIX_COEF20_21 0x1a94
#define VIU_OSD1_MATRIX_COLMOD_COEF42 0x1a95
#define VIU_OSD1_MATRIX_OFFSET0_1 0x1a96
#define VIU_OSD1_MATRIX_OFFSET2 0x1a97
#define VIU_OSD1_MATRIX_PRE_OFFSET0_1 0x1a98
#define VIU_OSD1_MATRIX_PRE_OFFSET2 0x1a99
#define VIU_OSD1_MATRIX_COEF22_30 0x1a9d
#define VIU_OSD1_MATRIX_COEF31_32 0x1a9e
#define VIU_OSD1_MATRIX_COEF40_41 0x1a9f
#define VIU_OSD1_EOTF_CTL 0x1ad4
#define VIU_OSD1_EOTF_COEF00_01 0x1ad5
#define VIU_OSD1_EOTF_COEF02_10 0x1ad6
#define VIU_OSD1_EOTF_COEF11_12 0x1ad7
#define VIU_OSD1_EOTF_COEF20_21 0x1ad8
#define VIU_OSD1_EOTF_COEF22_RS 0x1ad9
#define VIU_OSD1_EOTF_LUT_ADDR_PORT 0x1ada
#define VIU_OSD1_EOTF_LUT_DATA_PORT 0x1adb
#define VIU_OSD1_OETF_CTL 0x1adc
#define VIU_OSD1_OETF_LUT_ADDR_PORT 0x1add
#define VIU_OSD1_OETF_LUT_DATA_PORT 0x1ade

#define VI_HIST_CTRL  0x2e00
#define VI_HIST_H_START_END  0x2e01
#define VI_HIST_V_START_END  0x2e02
#define VI_HIST_MAX_MIN  0x2e03
#define VI_HIST_SPL_VAL  0x2e04
#define VI_HIST_SPL_PIX_CNT  0x2e05
#define VI_HIST_CHROMA_SUM  0x2e06
#define VI_DNLP_HIST00  0x2e07
#define VI_DNLP_HIST01  0x2e08
#define VI_DNLP_HIST02  0x2e09
#define VI_DNLP_HIST03  0x2e0a
#define VI_DNLP_HIST04  0x2e0b
#define VI_DNLP_HIST05  0x2e0c
#define VI_DNLP_HIST06  0x2e0d
#define VI_DNLP_HIST07  0x2e0e
#define VI_DNLP_HIST08  0x2e0f
#define VI_DNLP_HIST09  0x2e10
#define VI_DNLP_HIST10  0x2e11
#define VI_DNLP_HIST11  0x2e12
#define VI_DNLP_HIST12  0x2e13
#define VI_DNLP_HIST13  0x2e14
#define VI_DNLP_HIST14  0x2e15
#define VI_DNLP_HIST15  0x2e16
#define VI_DNLP_HIST16  0x2e17
#define VI_DNLP_HIST17  0x2e18
#define VI_DNLP_HIST18  0x2e19
#define VI_DNLP_HIST19  0x2e1a
#define VI_DNLP_HIST20  0x2e1b
#define VI_DNLP_HIST21  0x2e1c
#define VI_DNLP_HIST22  0x2e1d
#define VI_DNLP_HIST23  0x2e1e
#define VI_DNLP_HIST24  0x2e1f
#define VI_DNLP_HIST25  0x2e20
#define VI_DNLP_HIST26  0x2e21
#define VI_DNLP_HIST27  0x2e22
#define VI_DNLP_HIST28  0x2e23
#define VI_DNLP_HIST29  0x2e24
#define VI_DNLP_HIST30  0x2e25
#define VI_DNLP_HIST31  0x2e26
#define VI_HIST_PIC_SIZE  0x2e28
#define VI_HIST_BLACK_WHITE_VALUE  0x2e29
#define VI_HIST_GCLK_CTRL  0x2e2a

#define VPP_IN_H_V_SIZE  0x1da6

/* 3D process */
#define VPU_VPU_3D_SYNC1			0x2738
#define VPU_VPU_3D_SYNC2			0x2739
#define VPU_VPU_PWM_V0				0x2730
#define VPU_VIU_VENC_MUX_CTRL       0x271a
#define VIU_MISC_CTRL0				0x1a06
#define VPU_VLOCK_CTRL				0x3000
#define VPU_VLOCK_MISC_CTRL			0x3001
#define VPU_VLOCK_LOOP0_ACCUM_LMT		0x3002
#define VPU_VLOCK_LOOP0_CTRL0			0x3003
#define VPU_VLOCK_LOOP1_CTRL0			0x3004
#define VPU_VLOCK_LOOP1_IMISSYNC_MAX	0x3005
#define VPU_VLOCK_LOOP1_IMISSYNC_MIN	0x3006
#define VPU_VLOCK_OVWRITE_ACCUM0		0x3007
#define VPU_VLOCK_OVWRITE_ACCUM1		0x3008
#define VPU_VLOCK_OUTPUT0_CAPT_LMT		0x3009
#define VPU_VLOCK_OUTPUT0_PLL_LMT		0x300a
#define VPU_VLOCK_OUTPUT1_CAPT_LMT		0x300b
#define VPU_VLOCK_OUTPUT1_PLL_LMT		0x300c
#define VPU_VLOCK_LOOP1_PHSDIF_TGT		0x300d
#define VPU_VLOCK_RO_LOOP0_ACCUM		0x300e
#define VPU_VLOCK_RO_LOOP1_ACCUM		0x300f
#define VPU_VLOCK_OROW_OCOL_MAX			0x3010
#define VPU_VLOCK_RO_VS_I_DIST			0x3011
#define VPU_VLOCK_RO_VS_O_DIST			0x3012
#define VPU_VLOCK_RO_LINE_PIX_ADJ		0x3013
#define VPU_VLOCK_RO_OUTPUT_00_01		0x3014
#define VPU_VLOCK_RO_OUTPUT_10_11		0x3015
#define VPU_VLOCK_MX4096			0x3016
#define VPU_VLOCK_STBDET_WIN0_WIN1		0x3017
#define VPU_VLOCK_STBDET_CLP			0x3018
#define VPU_VLOCK_STBDET_ABS_WIN0		0x3019
#define VPU_VLOCK_STBDET_ABS_WIN1		0x301a
#define VPU_VLOCK_STBDET_SGN_WIN0		0x301b
#define VPU_VLOCK_STBDET_SGN_WIN1		0x301c
#define VPU_VLOCK_ADJ_EN_SYNC_CTRL		0x301d
#define VPU_VLOCK_GCLK_EN			0x301e
#define VPU_VLOCK_LOOP1_ACCUM_LMT		0x301f
#define VPU_VLOCK_RO_M_INT_FRAC			0x3020
#define VPU_VLOCK_RO_PH_DIS			0x3021
#define VPU_VLOCK_RO_PH_ERR			0x3022
#define VPU_VLOCK_RO_LCK_TH			0x3023
#define VPU_VLOCK_RO_LCK_FRM			0x3024
#define VPU_VLOCK_WIN0_TH			0x3025
#define VPU_VLOCK_WIN0_RATIO			0x3026
#define VPU_VLOCK_WIN0_FILTER_CNTL		0x3027
#define VPU_VLOCK_WIN1_TH			0x3028
#define VPU_VLOCK_WIN1_RATIO			0x3029
#define VPU_VLOCK_WIN1_FILTER_CNTL		0x302a
#define VPU_VLOCK_LOCK_TH1			0x302b
#define VPU_VLOCK_LOOP0_ERR_LMT			0x302c
#define VPU_VLOCK_LOOP1_ERR_LMT			0x302d
#define VPU_VLOCK_ERR_CTRL0			0x302e

#define XVYCC_VD1_RGB_CTRST			0x3170
#define VPP_VD1_RGB_CTRST			0x3289

#define VIU_EOTF_CTL 0x31d0
#define VIU_EOTF_COEF00_01 0x31d1
#define VIU_EOTF_COEF02_10 0x31d2
#define VIU_EOTF_COEF11_12 0x31d3
#define VIU_EOTF_COEF20_21 0x31d4
#define VIU_EOTF_COEF22_RS 0x31d5
#define VIU_EOTF_LUT_ADDR_PORT  0x31d6
#define VIU_EOTF_LUT_DATA_PORT  0x31d7
#define VIU_EOTF_3X3_OFST_0     0x31d8
#define VIU_EOTF_3X3_OFST_1     0x31d9

/*TL1 SHARPNESS REG*/
#define SRSHARP0_SHARP_HVSIZE     0x5000
#define SRSHARP0_SHARP_HVBLANK_NUM     0x5001
#define SRSHARP0_NR_GAUSSIAN_MODE     0x5002
#define SRSHARP0_PK_CON_2CIRHPGAIN_TH_RATE     0x5005
#define SRSHARP0_PK_CON_2CIRHPGAIN_LIMIT     0x5006
#define SRSHARP0_PK_CON_2CIRBPGAIN_TH_RATE     0x5007
#define SRSHARP0_PK_CON_2CIRBPGAIN_LIMIT     0x5008
#define SRSHARP0_PK_CON_2DRTHPGAIN_TH_RATE     0x5009
#define SRSHARP0_PK_CON_2DRTHPGAIN_LIMIT     0x500a
#define SRSHARP0_PK_CON_2DRTBPGAIN_TH_RATE     0x500b
#define SRSHARP0_PK_CON_2DRTBPGAIN_LIMIT     0x500c
#define SRSHARP0_PK_CIRFB_LPF_MODE     0x500d
#define SRSHARP0_PK_DRTFB_LPF_MODE     0x500e
#define SRSHARP0_PK_CIRFB_HP_CORING     0x500f
#define SRSHARP0_PK_CIRFB_BP_CORING     0x5010
#define SRSHARP0_PK_DRTFB_HP_CORING     0x3e11
#define SRSHARP0_PK_DRTFB_BP_CORING     0x5012
#define SRSHARP0_PK_CIRFB_BLEND_GAIN     0x5013
#define SRSHARP0_NR_ALPY_SSD_GAIN_OFST     0x5014
#define SRSHARP0_NR_ALP0Y_ERR2CURV_TH_RATE     0x5015
#define SRSHARP0_NR_ALP0Y_ERR2CURV_LIMIT     0x5016
#define SRSHARP0_NR_ALP0C_ERR2CURV_TH_RATE     0x5017
#define SRSHARP0_NR_ALP0C_ERR2CURV_LIMIT     0x5018
#define SRSHARP0_NR_ALP0_MIN_MAX     0x5019
#define SRSHARP0_NR_ALP1_MIERR_CORING     0x501a
#define SRSHARP0_NR_ALP1_ERR2CURV_TH_RATE     0x501b
#define SRSHARP0_NR_ALP1_ERR2CURV_LIMIT     0x501c
#define SRSHARP0_NR_ALP1_MIN_MAX     0x501d
#define SRSHARP0_PK_ALP2_MIERR_CORING     0x501e
#define SRSHARP0_PK_ALP2_ERR2CURV_TH_RATE     0x501f
#define SRSHARP0_PK_ALP2_ERR2CURV_LIMIT     0x5020
#define SRSHARP0_PK_ALP2_MIN_MAX     0x5021
#define SRSHARP0_PK_FINALGAIN_HP_BP     0x5022
#define SRSHARP0_PK_OS_HORZ_CORE_GAIN     0x5023
#define SRSHARP0_PK_OS_VERT_CORE_GAIN     0x5024
#define SRSHARP0_PK_OS_ADPT_MISC     0x5025
#define SRSHARP0_PK_OS_STATIC     0x5026
#define SRSHARP0_PK_NR_ENABLE     0x5027
#define SRSHARP0_PK_DRT_SAD_MISC     0x5028
#define SRSHARP0_NR_TI_DNLP_BLEND     0x5029
#define SRSHARP0_TI_DIR_CORE_ALPHA     0x502a
#define SRSHARP0_CTI_DIR_ALPHA     0x502b
#define SRSHARP0_LTI_CTI_DF_GAIN     0x502c
#define SRSHARP0_LTI_CTI_DIR_AC_DBG     0x502d
#define SRSHARP0_HCTI_FLT_CLP_DC     0x502e
#define SRSHARP0_HCTI_BST_GAIN     0x502f
#define SRSHARP0_HCTI_BST_CORE     0x5030
#define SRSHARP0_HCTI_CON_2_GAIN_0     0x5031
#define SRSHARP0_HCTI_CON_2_GAIN_1     0x5032
#define SRSHARP0_HCTI_OS_MARGIN     0x5033
#define SRSHARP0_HLTI_FLT_CLP_DC     0x5034
#define SRSHARP0_HLTI_BST_GAIN     0x5035
#define SRSHARP0_HLTI_BST_CORE     0x5036
#define SRSHARP0_HLTI_CON_2_GAIN_0     0x5037
#define SRSHARP0_HLTI_CON_2_GAIN_1     0x5038
#define SRSHARP0_HLTI_OS_MARGIN     0x5039
#define SRSHARP0_VLTI_FLT_CON_CLP     0x503a
#define SRSHARP0_VLTI_BST_GAIN     0x503b
#define SRSHARP0_VLTI_BST_CORE     0x503c
#define SRSHARP0_VLTI_CON_2_GAIN_0     0x503d
#define SRSHARP0_VLTI_CON_2_GAIN_1     0x503e
#define SRSHARP0_VCTI_FLT_CON_CLP     0x503f
#define SRSHARP0_VCTI_BST_GAIN     0x5040
#define SRSHARP0_VCTI_BST_CORE     0x5041
#define SRSHARP0_VCTI_CON_2_GAIN_0     0x5042
#define SRSHARP0_VCTI_CON_2_GAIN_1     0x5043
#define SRSHARP0_SHARP_3DLIMIT     0x5044
#define SRSHARP0_DNLP_EN     0x5045
#define SRSHARP0_DEMO_CRTL     0x5056
#define SRSHARP0_SHARP_SR2_CTRL    0x5057
#define SRSHARP0_SHARP_SR2_YBIC_HCOEF0    0x5058
#define SRSHARP0_SHARP_SR2_YBIC_HCOEF1    0x5059
#define SRSHARP0_SHARP_SR2_CBIC_HCOEF0    0x505a
#define SRSHARP0_SHARP_SR2_CBIC_HCOEF1    0x505b
#define SRSHARP0_SHARP_SR2_YBIC_VCOEF0    0x505c
#define SRSHARP0_SHARP_SR2_YBIC_VCOEF1    0x505d
#define SRSHARP0_SHARP_SR2_CBIC_VCOEF0    0x505e
#define SRSHARP0_SHARP_SR2_CBIC_VCOEF1    0x505f
#define SRSHARP0_SHARP_SR2_MISC    0x5060
#define SRSHARP0_SR3_SAD_CTRL     0x5061
#define SRSHARP0_SR3_PK_CTRL0     0x5062
#define SRSHARP0_SR3_PK_CTRL1     0x5063
#define SRSHARP0_DEJ_CTRL     0x5064
#define SRSHARP0_DEJ_ALPHA     0x5065
#define SRSHARP0_SR3_DRTLPF_EN     0x5066
#define SRSHARP0_SR3_DRTLPF_ALPHA_0    0x5067
#define SRSHARP0_SR3_DRTLPF_ALPHA_1    0x5068
#define SRSHARP0_SR3_DRTLPF_ALPHA_2    0x5069
#define SRSHARP0_SR3_DRTLPF_ALPHA_OFST     0x506a
#define SRSHARP0_SR3_DERING_CTRL     0x506b
#define SRSHARP0_SR3_DERING_LUMA2PKGAIN_0TO3     0x506c
#define SRSHARP0_SR3_DERING_LUMA2PKGAIN_4TO6     0x506d
#define SRSHARP0_SR3_DERING_LUMA2PKOS_0TO3     0x506e
#define SRSHARP0_SR3_DERING_LUMA2PKOS_4TO6     0x506f
#define SRSHARP0_SR3_DERING_GAINVS_MADSAD     0x5070
#define SRSHARP0_SR3_DERING_GAINVS_VR2MAX     0x5071
#define SRSHARP0_SR3_DERING_PARAM0     0x5072
#define SRSHARP0_SR3_DRTLPF_THETA    0x5073
#define SRSHARP0_SATPRT_CTRL     0x5074
#define SRSHARP0_SATPRT_DIVM     0x5075
#define SRSHARP0_DB_FLT_CTRL                           0x5077
#define SRSHARP0_DB_FLT_RANDLUT     0x5079
#define SRSHARP0_DB_FLT_PXI_THRD     0x507a
#define SRSHARP0_DB_FLT_SEED_Y     0x507b
#define SRSHARP0_DB_FLT_SEED_U     0x507c
#define SRSHARP0_DB_FLT_SEED_V     0x507d
#define SRSHARP0_PKGAIN_VSLUMA_LUT_L     0x507e
#define SRSHARP0_PKGAIN_VSLUMA_LUT_H     0x507f
#define SRSHARP0_PKOSHT_VSLUMA_LUT_L     0x5080
#define SRSHARP0_PKOSHT_VSLUMA_LUT_H     0x5081
#define SRSHARP0_SATPRT_LMT_RGB1     0x5082
#define SRSHARP0_SATPRT_LMT_RGB2     0x5083
#define SRSHARP0_SHARP_GATE_CLK_CTRL_0     0x5084
#define SRSHARP0_SHARP_GATE_CLK_CTRL_1     0x5085
#define SRSHARP0_SHARP_GATE_CLK_CTRL_2     0x5086
#define SRSHARP0_SHARP_GATE_CLK_CTRL_3     0x5087
#define SRSHARP0_SHARP_DPS_CTRL     0x5088
#define SRSHARP0_DNLP_00     0x5090
#define SRSHARP0_DNLP_01     0x5091
#define SRSHARP0_DNLP_02     0x5092
#define SRSHARP0_DNLP_03     0x5093
#define SRSHARP0_DNLP_04     0x5094
#define SRSHARP0_DNLP_05     0x5095
#define SRSHARP0_DNLP_06     0x5096
#define SRSHARP0_DNLP_07     0x5097
#define SRSHARP0_DNLP_08     0x5098
#define SRSHARP0_DNLP_09     0x5099
#define SRSHARP0_DNLP_10     0x509a
#define SRSHARP0_DNLP_11     0x509b
#define SRSHARP0_DNLP_12     0x509c
#define SRSHARP0_DNLP_13     0x509d
#define SRSHARP0_DNLP_14     0x509e
#define SRSHARP0_DNLP_15     0x509f
#define SRSHARP0_DNLP_16     0x50a0
#define SRSHARP0_DNLP_17     0x50a1
#define SRSHARP0_DNLP_18    0x50a2
#define SRSHARP0_DNLP_19     0x50a3
#define SRSHARP0_DNLP_20     0x50a4
#define SRSHARP0_DNLP_21     0x50a5
#define SRSHARP0_DNLP_22     0x50a6
#define SRSHARP0_DNLP_23     0x50a7
#define SRSHARP0_DNLP_24     0x50a8
#define SRSHARP0_DNLP_25     0x50a9
#define SRSHARP0_DNLP_26     0x50aa
#define SRSHARP0_DNLP_27     0x50ab
#define SRSHARP0_DNLP_28     0x50ac
#define SRSHARP0_DNLP_29     0x50ad
#define SRSHARP0_DNLP_30     0x50ae
#define SRSHARP0_DNLP_31    0x50af
#define SRSHARP0_SHARP_SYNC_CTRL     0x50b0
#define SRSHARP0_NR_GAU_YH_COEF02     0x50b2
#define SRSHARP0_NR_GAU_YH_COEF34     0x50b3
#define SRSHARP0_NR_GAU_YV_COEF1     0x50b4
#define SRSHARP0_NR_GAU_CH_COEF02     0x50b5
#define SRSHARP0_NR_GAU_CH_COEF34     0x50b6
#define SRSHARP0_NR_GAU_CV_COEF1     0x50b7
#define SRSHARP0_DB_FLT_CTRL1     0x50b8
#define SRSHARP0_DB_FLT_LUMA_THRD     0x50b9
#define SRSHARP0_DB_FLT_CHRM_THRD     0x50ba
#define SRSHARP0_FMETER_CTRL     0x5089
#define SRSHARP0_FMETER_WIN_HOR     0x508a
#define SRSHARP0_FMETER_WIN_VER     0x508b
#define SRSHARP0_FMETER_CORING     0x508c
#define SRSHARP0_FMETER_RATIO_H     0x508d
#define SRSHARP0_FMETER_RATIO_V     0x508e
#define SRSHARP0_FMETER_RATIO_D     0x508f
#define SRSHARP0_RO_FMETER_HCNT_TYPE0    0x5046
#define SRSHARP0_RO_FMETER_HCNT_TYPE1    0x5047
#define SRSHARP0_RO_FMETER_HCNT_TYPE2    0x5048
#define SRSHARP0_RO_FMETER_HCNT_TYPE3    0x5049
#define SRSHARP0_RO_FMETER_VCNT_TYPE0    0x504a
#define SRSHARP0_RO_FMETER_VCNT_TYPE1    0x504b
#define SRSHARP0_RO_FMETER_VCNT_TYPE2    0x504c
#define SRSHARP0_RO_FMETER_VCNT_TYPE3    0x504d
#define SRSHARP0_RO_FMETER_PDCNT_TYPE0    0x504e
#define SRSHARP0_RO_FMETER_PDCNT_TYPE1    0x504f
#define SRSHARP0_RO_FMETER_PDCNT_TYPE2    0x5050
#define SRSHARP0_RO_FMETER_PDCNT_TYPE3    0x5051
#define SRSHARP0_RO_FMETER_NDCNT_TYPE0    0x5052
#define SRSHARP0_RO_FMETER_NDCNT_TYPE1    0x5053
#define SRSHARP0_RO_FMETER_NDCNT_TYPE2    0x5054
#define SRSHARP0_RO_FMETER_NDCNT_TYPE3    0x5055
#define SRSHARP0_SR7_DRTLPF_EN     0x5100
#define SRSHARP0_SR7_DRTLPF_BETA     0x5101
#define SRSHARP0_SR7_PKBLD_BETA     0x5102
#define SRSHARP0_SR7_XLTIBLD_BETA     0x5103
#define SRSHARP0_SR7_DRTLPF_EDGE0     0x5104
#define SRSHARP0_SR7_DRTLPF_EDGE1     0x5105
#define SRSHARP0_SR7_DRTLPF_SDCOR0     0x5106
#define SRSHARP0_SR7_DRTLPF_SDCOR1     0x5107
#define SRSHARP0_SR7_CTIGAIN_SDCOR0    0x5108
#define SRSHARP0_SR7_CTIGAIN_SDCOR1     0x5109
#define SRSHARP0_SR7_LTIGAIN_SDCOR0    0x510a
#define SRSHARP0_SR7_LTIGAIN_SDCOR1     0x510b
#define SRSHARP0_SR7_HLTIBPF_TAP0     0x510c
#define SRSHARP0_SR7_HLTIBPF_TAP1     0x510d
#define SRSHARP0_SR7_HCTIBPF_TAP0     0x510e
#define SRSHARP0_SR7_HCTIBPF_TAP1     0x510f
#define SRSHARP0_SR7_PKLONGBPF_HTAP0     0x5110
#define SRSHARP0_SR7_PKLONGBPF_HTAP1     0x5111
#define SRSHARP0_SR7_PKLONGHPF_HTAP0     0x5112
#define SRSHARP0_SR7_PKLONGHPF_HTAP1     0x5113
#define SRSHARP0_SR7_VLTIBPF_TAP0     0x5114
#define SRSHARP0_SR7_VLTIBPF_TAP1     0x5115
#define SRSHARP0_SR7_VCTIBPF_TAP0     0x5116
#define SRSHARP0_SR7_VCTIBPF_TAP1     0x5117
#define SRSHARP0_SR7_PKLONGBPF_VTAP0     0x5118
#define SRSHARP0_SR7_PKLONGBPF_VTAP1    0x5119
#define SRSHARP0_SR7_PKLONGHPF_VTAP0     0x511a
#define SRSHARP0_SR7_PKLONGHPF_VTAP1    0x511b
#define SRSHARP0_SR7_CIRBPLONG_ALP     0x511c
#define SRSHARP0_SR7_CIRHPLONG_ALP     0x511d
#define SRSHARP0_SR7_DRTBPLONG_ALP     0x511e
#define SRSHARP0_SR7_DRTHPLONG_ALP     0x511f
#define SRSHARP0_SR7_PKMINMAXCIR_BLD_LUT2D0     0x5120
#define SRSHARP0_SR7_PKMINMAXCIR_BLD_LUT2D1     0x5121
#define SRSHARP0_SR7_PKMINMAXCIR_BLD_LUT2D2     0x5122
#define SRSHARP0_SR7_PKMINMAXCIR_BLD_LUT2D3     0x5123
#define SRSHARP0_SR7_PKMINMAXCIR_BLD_LUT2D4     0x5124
#define SRSHARP0_SR7_PKMINMAXLPF_BLD_LUT2D0     0x5125
#define SRSHARP0_SR7_PKMINMAXLPF_BLD_LUT2D1     0x5126
#define SRSHARP0_SR7_PKMINMAXLPF_BLD_LUT2D2     0x5127
#define SRSHARP0_SR7_PKMINMAXLPF_BLD_LUT2D3     0x5128
#define SRSHARP0_SR7_PKMINMAXLPF_BLD_LUT2D4     0x5129
#define SRSHARP0_SR7_PKDRT_BLD_EN    0x512a
#define SRSHARP0_SR7_DRTDIF_TH     0x512b
#define SRSHARP0_SR7_TIBLD_PRT     0x512c
#define SRSHARP0_SR7_HTI_OPT_FORCE     0x512d
#define SRSHARP0_SR7_HVTI_FINALGAIN     0x512e
#define SRSHARP0_SR7_TIOS_SDRATIO     0x512f
#define SRSHARP0_SR7_XTI_SDFDEN    0x5130
#define SRSHARP0_SR7_FDSD_PARAM     0x5131
#define SRSHARP0_SR7_TI_BPF_EN     0x5132
#define SRSHARP0_SR7_PKLONG_PF_EN     0x5133
#define SRSHARP0_SR7_PKLONG_PF_GAIN     0x5134
#define SRSHARP0_SR7_PKMINMAX_BLD     0x5135
#define SRSHARP0_SR7_TI_CONMAXERR_GAIN     0x5136
#define SRSHARP0_SR7_CC_PK_ADJ     0x5137
#define SRSHARP0_SR7_CC_LUT0     0x5138
#define SRSHARP0_SR7_CC_LUT1     0x5139
#define SRSHARP0_SR7_CC_LUT2     0x513a
#define SRSHARP0_SR7_CC_LUT3     0x513b
#define SRSHARP0_SR7_CC_LUT4     0x513c
#define SRSHARP0_SR7_CC_LUT5     0x513d
#define SRSHARP0_SR7_GRAPHIC_CTRL     0x513e
#define SRSHARP0_SR7_GRAPHIC_THD_GAIN     0x513f
#define SRSHARP0_SR7_RO_GRAPHIC_FLT_CNT     0x5140
#define SRSHARP0_SR7_RO_GRAPHIC_DTL_CNT     0x5141
#define SRSHARP0_SR7_CLR_PRT_PARAM     0x5142
#define SRSHARP0_SR7_CLR_PRT_LC_GAIN    0x5143
#define SRSHARP0_SR7_CLR_PRT_LUT0    0x5144
#define SRSHARP0_SR7_CLR_PRT_LUT1    0x5145
#define SRSHARP0_SR7_CLR_PRT_LUT2    0x5146
#define SRSHARP0_SR7_CLR_PRT_LUT3    0x5147
#define SRSHARP0_SR7_CLR_PRT_LUT4    0x5148
#define SRSHARP0_SR7_CLR_PRT_LUT5    0x5149
#define SRSHARP0_SR7_CLR_PRT_LUT6    0x514a
#define SRSHARP0_SR7_CLR_PRT_LUT7    0x514b
#define SRSHARP0_SR7_CLR_PRT_LUT8    0x514c
#define SRSHARP0_SR7_CLR_PRT_LUT9    0x514d
#define SRSHARP0_SR7_CLR_PRT_LUT10    0x514e
#define SRSHARP0_SR7_CLR_PRT_LUT11    0x514f
#define SRSHARP0_SR7_CLR_PRT_LUT12    0x5150
#define SRSHARP0_SR7_CLR_PRT_LUT13    0x5151
#define SRSHARP0_SR7_CLR_PRT_LUT14    0x5152
#define SRSHARP0_SR7_CLR_PRT_LUT15    0x5153
#define SRSHARP0_SR7_CLR_PRT_LUT16    0x5154
#define SRSHARP0_SR7_CLR_PRT_LUT17    0x5155
#define SRSHARP0_SR7_CLR_PRT_LUT18    0x5156
#define SRSHARP0_SR7_CLR_PRT_LUT19    0x5157
#define SRSHARP0_SR7_CLR_PRT_LUT20    0x5158
#define SRSHARP0_SR7_CLR_PRT_LUT21    0x5159
#define SRSHARP0_SR7_CLR_PRT_LUT22    0x515a
#define SRSHARP0_SR7_CLR_PRT_LUT23    0x515b
#define SRSHARP0_SR7_CLR_PRT_LUT24    0x515c
#define SRSHARP0_SR7_CLR_PRT_LUT25    0x515d
#define SRSHARP0_SR7_CLR_PRT_LUT26    0x515e
#define SRSHARP0_SR7_CLR_PRT_LUT27    0x515f
#define SRSHARP0_SR7_CLR_PRT_LUT28    0x5160
#define SRSHARP0_SR7_CLR_PRT_LUT29    0x5161
#define SRSHARP0_SR7_CLR_PRT_LUT30    0x5162
#define SRSHARP0_SR7_CLR_PRT_LUT31    0x5163
#define SRSHARP1_SHARP_HVSIZE     0x5200
#define SRSHARP1_SHARP_HVBLANK_NUM     0x5201
#define SRSHARP1_NR_GAUSSIAN_MODE     0x5202
#define SRSHARP1_PK_CON_2CIRHPGAIN_TH_RATE     0x5205
#define SRSHARP1_PK_CON_2CIRHPGAIN_LIMIT     0x5206
#define SRSHARP1_PK_CON_2CIRBPGAIN_TH_RATE     0x5207
#define SRSHARP1_PK_CON_2CIRBPGAIN_LIMIT     0x5208
#define SRSHARP1_PK_CON_2DRTHPGAIN_TH_RATE     0x5209
#define SRSHARP1_PK_CON_2DRTHPGAIN_LIMIT     0x520a
#define SRSHARP1_PK_CON_2DRTBPGAIN_TH_RATE     0x520b
#define SRSHARP1_PK_CON_2DRTBPGAIN_LIMIT     0x520c
#define SRSHARP1_PK_CIRFB_LPF_MODE     0x520d
#define SRSHARP1_PK_DRTFB_LPF_MODE     0x520e
#define SRSHARP1_PK_CIRFB_HP_CORING     0x520f
#define SRSHARP1_PK_CIRFB_BP_CORING     0x5210
#define SRSHARP1_PK_DRTFB_HP_CORING     0x5211
#define SRSHARP1_PK_DRTFB_BP_CORING     0x5212
#define SRSHARP1_PK_CIRFB_BLEND_GAIN     0x5213
#define SRSHARP1_NR_ALPY_SSD_GAIN_OFST     0x5214
#define SRSHARP1_NR_ALP0Y_ERR2CURV_TH_RATE     0x5215
#define SRSHARP1_NR_ALP0Y_ERR2CURV_LIMIT     0x5216
#define SRSHARP1_NR_ALP0C_ERR2CURV_TH_RATE     0x5217
#define SRSHARP1_NR_ALP0C_ERR2CURV_LIMIT     0x5218
#define SRSHARP1_NR_ALP0_MIN_MAX     0x5219
#define SRSHARP1_NR_ALP1_MIERR_CORING     0x521a
#define SRSHARP1_NR_ALP1_ERR2CURV_TH_RATE     0x521b
#define SRSHARP1_NR_ALP1_ERR2CURV_LIMIT     0x521c
#define SRSHARP1_NR_ALP1_MIN_MAX     0x521d
#define SRSHARP1_PK_ALP2_MIERR_CORING     0x521e
#define SRSHARP1_PK_ALP2_ERR2CURV_TH_RATE     0x521f
#define SRSHARP1_PK_ALP2_ERR2CURV_LIMIT     0x5220
#define SRSHARP1_PK_ALP2_MIN_MAX     0x5221
#define SRSHARP1_PK_FINALGAIN_HP_BP     0x5222
#define SRSHARP1_PK_OS_HORZ_CORE_GAIN     0x5223
#define SRSHARP1_PK_OS_VERT_CORE_GAIN     0x5224
#define SRSHARP1_PK_OS_ADPT_MISC     0x5225
#define SRSHARP1_PK_OS_STATIC     0x5226
#define SRSHARP1_PK_NR_ENABLE     0x5227
#define SRSHARP1_PK_DRT_SAD_MISC     0x5228
#define SRSHARP1_NR_TI_DNLP_BLEND     0x5229
#define SRSHARP1_TI_DIR_CORE_ALPHA     0x522a
#define SRSHARP1_CTI_DIR_ALPHA     0x522b
#define SRSHARP1_LTI_CTI_DF_GAIN     0x522c
#define SRSHARP1_LTI_CTI_DIR_AC_DBG     0x522d
#define SRSHARP1_HCTI_FLT_CLP_DC     0x522e
#define SRSHARP1_HCTI_BST_GAIN     0x522f
#define SRSHARP1_HCTI_BST_CORE     0x5230
#define SRSHARP1_HCTI_CON_2_GAIN_0     0x5231
#define SRSHARP1_HCTI_CON_2_GAIN_1     0x5232
#define SRSHARP1_HCTI_OS_MARGIN     0x5233
#define SRSHARP1_HLTI_FLT_CLP_DC     0x5234
#define SRSHARP1_HLTI_BST_GAIN     0x5235
#define SRSHARP1_HLTI_BST_CORE     0x5236
#define SRSHARP1_HLTI_CON_2_GAIN_0     0x5237
#define SRSHARP1_HLTI_CON_2_GAIN_1     0x5238
#define SRSHARP1_HLTI_OS_MARGIN     0x5239
#define SRSHARP1_VLTI_FLT_CON_CLP     0x523a
#define SRSHARP1_VLTI_BST_GAIN     0x523b
#define SRSHARP1_VLTI_BST_CORE     0x523c
#define SRSHARP1_VLTI_CON_2_GAIN_0     0x523d
#define SRSHARP1_VLTI_CON_2_GAIN_1     0x523e
#define SRSHARP1_VCTI_FLT_CON_CLP     0x523f
#define SRSHARP1_VCTI_BST_GAIN     0x5240
#define SRSHARP1_VCTI_BST_CORE     0x5241
#define SRSHARP1_VCTI_CON_2_GAIN_0     0x5242
#define SRSHARP1_VCTI_CON_2_GAIN_1     0x5243
#define SRSHARP1_SHARP_3DLIMIT     0x5244
#define SRSHARP1_DNLP_EN     0x5245
#define SRSHARP1_DEMO_CRTL     0x5256
#define SRSHARP1_SHARP_SR2_CTRL    0x5257
#define SRSHARP1_SHARP_SR2_YBIC_HCOEF0    0x5258
#define SRSHARP1_SHARP_SR2_YBIC_HCOEF1    0x5259
#define SRSHARP1_SHARP_SR2_CBIC_HCOEF0    0x525a
#define SRSHARP1_SHARP_SR2_CBIC_HCOEF1    0x525b
#define SRSHARP1_SHARP_SR2_YBIC_VCOEF0    0x525c
#define SRSHARP1_SHARP_SR2_YBIC_VCOEF1    0x525d
#define SRSHARP1_SHARP_SR2_CBIC_VCOEF0    0x525e
#define SRSHARP1_SHARP_SR2_CBIC_VCOEF1    0x525f
#define SRSHARP1_SHARP_SR2_MISC    0x5260
#define SRSHARP1_SR3_SAD_CTRL     0x5261
#define SRSHARP1_SR3_PK_CTRL0     0x5262
#define SRSHARP1_SR3_PK_CTRL1     0x5263
#define SRSHARP1_DEJ_CTRL     0x5264
#define SRSHARP1_DEJ_ALPHA     0x5265
#define SRSHARP1_SR3_DRTLPF_EN     0x5266
#define SRSHARP1_SR3_DRTLPF_ALPHA_0    0x5267
#define SRSHARP1_SR3_DRTLPF_ALPHA_1    0x5268
#define SRSHARP1_SR3_DRTLPF_ALPHA_2    0x5269
#define SRSHARP1_SR3_DRTLPF_ALPHA_OFST     0x526a
#define SRSHARP1_SR3_DERING_CTRL     0x526b
#define SRSHARP1_SR3_DERING_LUMA2PKGAIN_0TO3     0x526c
#define SRSHARP1_SR3_DERING_LUMA2PKGAIN_4TO6     0x526d
#define SRSHARP1_SR3_DERING_LUMA2PKOS_0TO3     0x526e
#define SRSHARP1_SR3_DERING_LUMA2PKOS_4TO6     0x526f
#define SRSHARP1_SR3_DERING_GAINVS_MADSAD     0x5270
#define SRSHARP1_SR3_DERING_GAINVS_VR2MAX     0x5271
#define SRSHARP1_SR3_DERING_PARAM0     0x5272
#define SRSHARP1_SR3_DRTLPF_THETA    0x5273
#define SRSHARP1_SATPRT_CTRL     0x5274
#define SRSHARP1_SATPRT_DIVM     0x5275
#define SRSHARP1_DB_FLT_CTRL                           0x5277
#define SRSHARP1_DB_FLT_YC_THRD     0x5278
#define SRSHARP1_DB_FLT_RANDLUT     0x5279
#define SRSHARP1_DB_FLT_PXI_THRD     0x527a
#define SRSHARP1_DB_FLT_SEED_Y     0x527b
#define SRSHARP1_DB_FLT_SEED_U     0x527c
#define SRSHARP1_DB_FLT_SEED_V     0x527d
#define SRSHARP1_PKGAIN_VSLUMA_LUT_L     0x527e
#define SRSHARP1_PKGAIN_VSLUMA_LUT_H     0x527f
#define SRSHARP1_PKOSHT_VSLUMA_LUT_L     0x5280
#define SRSHARP1_PKOSHT_VSLUMA_LUT_H     0x5281
#define SRSHARP1_SATPRT_LMT_RGB1     0x5282
#define SRSHARP1_SATPRT_LMT_RGB2     0x5283
#define SRSHARP1_SHARP_GATE_CLK_CTRL_0     0x5284
#define SRSHARP1_SHARP_GATE_CLK_CTRL_1     0x5285
#define SRSHARP1_SHARP_GATE_CLK_CTRL_2     0x5286
#define SRSHARP1_SHARP_GATE_CLK_CTRL_3     0x5287
#define SRSHARP1_SHARP_DPS_CTRL     0x5288
#define SRSHARP1_DNLP_00     0x5290
#define SRSHARP1_DNLP_01     0x5291
#define SRSHARP1_DNLP_02     0x5292
#define SRSHARP1_DNLP_03     0x5293
#define SRSHARP1_DNLP_04     0x5294
#define SRSHARP1_DNLP_05     0x5295
#define SRSHARP1_DNLP_06     0x5296
#define SRSHARP1_DNLP_07     0x5297
#define SRSHARP1_DNLP_08     0x5298
#define SRSHARP1_DNLP_09     0x5299
#define SRSHARP1_DNLP_10     0x529a
#define SRSHARP1_DNLP_11     0x529b
#define SRSHARP1_DNLP_12     0x529c
#define SRSHARP1_DNLP_13     0x529d
#define SRSHARP1_DNLP_14     0x529e
#define SRSHARP1_DNLP_15     0x529f
#define SRSHARP1_DNLP_16     0x52a0
#define SRSHARP1_DNLP_17     0x52a1
#define SRSHARP1_DNLP_18    0x52a2
#define SRSHARP1_DNLP_19     0x52a3
#define SRSHARP1_DNLP_20     0x52a4
#define SRSHARP1_DNLP_21     0x52a5
#define SRSHARP1_DNLP_22     0x52a6
#define SRSHARP1_DNLP_23     0x52a7
#define SRSHARP1_DNLP_24     0x52a8
#define SRSHARP1_DNLP_25     0x52a9
#define SRSHARP1_DNLP_26     0x52aa
#define SRSHARP1_DNLP_27     0x52ab
#define SRSHARP1_DNLP_28     0x52ac
#define SRSHARP1_DNLP_29     0x52ad
#define SRSHARP1_DNLP_30     0x52ae
#define SRSHARP1_DNLP_31    0x52af
#define SRSHARP1_SHARP_SYNC_CTRL     0x52b0
#define SRSHARP1_LC_INPUT_MUX     0x52b1
#define SRSHARP1_NR_GAU_YH_COEF02     0x52b2
#define SRSHARP1_NR_GAU_YH_COEF34     0x52b3
#define SRSHARP1_NR_GAU_YV_COEF1     0x52b4
#define SRSHARP1_NR_GAU_CH_COEF02     0x52b5
#define SRSHARP1_NR_GAU_CH_COEF34     0x52b6
#define SRSHARP1_NR_GAU_CV_COEF1     0x52b7
#define SRSHARP1_DB_FLT_CTRL1     0x52b8
#define SRSHARP1_DB_FLT_LUMA_THRD     0x52b9
#define SRSHARP1_DB_FLT_CHRM_THRD     0x52ba
#define SRSHARP1_LC_TOP_CTRL     0x52c0
#define SRSHARP1_LC_HV_NUM     0x52c1
#define SRSHARP1_LC_SAT_LUT_0_1     0x52c2
#define SRSHARP1_LC_SAT_LUT_2_3     0x52c3
#define SRSHARP1_LC_SAT_LUT_4_5     0x52c4
#define SRSHARP1_LC_SAT_LUT_6_7     0x52c5
#define SRSHARP1_LC_SAT_LUT_8_9     0x52c6
#define SRSHARP1_LC_SAT_LUT_10_11     0x52c7
#define SRSHARP1_LC_SAT_LUT_12_13     0x52c8
#define SRSHARP1_LC_SAT_LUT_14_15     0x52c9
#define SRSHARP1_LC_SAT_LUT_16_17     0x52ca
#define SRSHARP1_LC_SAT_LUT_18_19     0x52cb
#define SRSHARP1_LC_SAT_LUT_20_21     0x52cc
#define SRSHARP1_LC_SAT_LUT_22_23     0x52cd
#define SRSHARP1_LC_SAT_LUT_24_25     0x52ce
#define SRSHARP1_LC_SAT_LUT_26_27     0x52cf
#define SRSHARP1_LC_SAT_LUT_28_29     0x52d0
#define SRSHARP1_LC_SAT_LUT_30_31     0x52d1
#define SRSHARP1_LC_SAT_LUT_32_33     0x52d2
#define SRSHARP1_LC_SAT_LUT_34_35     0x52d3
#define SRSHARP1_LC_SAT_LUT_36_37     0x52d4
#define SRSHARP1_LC_SAT_LUT_38_39     0x52d5
#define SRSHARP1_LC_SAT_LUT_40_41     0x52d6
#define SRSHARP1_LC_SAT_LUT_42_43     0x52d7
#define SRSHARP1_LC_SAT_LUT_44_45     0x52d8
#define SRSHARP1_LC_SAT_LUT_46_47     0x52d9
#define SRSHARP1_LC_SAT_LUT_48_49     0x52da
#define SRSHARP1_LC_SAT_LUT_50_51     0x52db
#define SRSHARP1_LC_SAT_LUT_52_53     0x52dc
#define SRSHARP1_LC_SAT_LUT_54_55     0x52dd
#define SRSHARP1_LC_SAT_LUT_56_57     0x52de
#define SRSHARP1_LC_SAT_LUT_58_59     0x52df
#define SRSHARP1_LC_SAT_LUT_60_61     0x52e0
#define SRSHARP1_LC_SAT_LUT_62     0x52e1
#define SRSHARP1_LC_CURVE_BLK_HIDX_0_1     0x52e2
#define SRSHARP1_LC_CURVE_BLK_HIDX_2_3     0x52e3
#define SRSHARP1_LC_CURVE_BLK_HIDX_4_5     0x52e4
#define SRSHARP1_LC_CURVE_BLK_HIDX_6_7     0x52e5
#define SRSHARP1_LC_CURVE_BLK_HIDX_8_9     0x52e6
#define SRSHARP1_LC_CURVE_BLK_HIDX_10_11     0x52e7
#define SRSHARP1_LC_CURVE_BLK_HIDX_12     0x52e8
#define SRSHARP1_LC_CURVE_BLK_VIDX_0_1     0x52e9
#define SRSHARP1_LC_CURVE_BLK_VIDX_2_3     0x52ea
#define SRSHARP1_LC_CURVE_BLK_VIDX_4_5     0x52eb
#define SRSHARP1_LC_CURVE_BLK_VIDX_6_7     0x52ec
#define SRSHARP1_LC_CURVE_BLK_HIDX_8     0x52ed
#define SRSHARP1_LC_YUV2RGB_MAT_0_1    0x52ee
#define SRSHARP1_LC_YUV2RGB_MAT_2_3    0x52ef
#define SRSHARP1_LC_YUV2RGB_MAT_4_5    0x52f0
#define SRSHARP1_LC_YUV2RGB_MAT_6_7    0x52f1
#define SRSHARP1_LC_YUV2RGB_MAT_8    0x52f2
#define SRSHARP1_LC_RGB2YUV_MAT_0_1    0x52f3
#define SRSHARP1_LC_RGB2YUV_MAT_2_3    0x52f4
#define SRSHARP1_LC_RGB2YUV_MAT_4_5    0x52f5
#define SRSHARP1_LC_RGB2YUV_MAT_6_7    0x52f6
#define SRSHARP1_LC_RGB2YUV_MAT_8    0x52f7
#define SRSHARP1_LC_YUV2RGB_OFST    0x52f8
#define SRSHARP1_LC_YUV2RGB_CLIP    0x52f9
#define SRSHARP1_LC_RGB2YUV_OFST    0x52fa
#define SRSHARP1_LC_RGB2YUV_CLIP    0x52fb
#define SRSHARP1_LC_MAP_RAM_CTRL    0x52fc
#define SRSHARP1_LC_MAP_RAM_ADDR    0x52fd
#define SRSHARP1_LC_MAP_RAM_DATA    0x52fe
#define SRSHARP1_FMETER_CTRL     0x5289
#define SRSHARP1_FMETER_WIN_HOR     0x528a
#define SRSHARP1_FMETER_WIN_VER     0x528b
#define SRSHARP1_FMETER_CORING     0x528c
#define SRSHARP1_FMETER_RATIO_H     0x528d
#define SRSHARP1_FMETER_RATIO_V     0x528e
#define SRSHARP1_FMETER_RATIO_D     0x528f
#define SRSHARP1_RO_FMETER_HCNT_TYPE0    0x5246
#define SRSHARP1_RO_FMETER_HCNT_TYPE1    0x5247
#define SRSHARP1_RO_FMETER_HCNT_TYPE2    0x5248
#define SRSHARP1_RO_FMETER_HCNT_TYPE3    0x5249
#define SRSHARP1_RO_FMETER_VCNT_TYPE0    0x524a
#define SRSHARP1_RO_FMETER_VCNT_TYPE1    0x524b
#define SRSHARP1_RO_FMETER_VCNT_TYPE2    0x524c
#define SRSHARP1_RO_FMETER_VCNT_TYPE3    0x524d
#define SRSHARP1_RO_FMETER_PDCNT_TYPE0    0x524e
#define SRSHARP1_RO_FMETER_PDCNT_TYPE1    0x524f
#define SRSHARP1_RO_FMETER_PDCNT_TYPE2    0x5250
#define SRSHARP1_RO_FMETER_PDCNT_TYPE3    0x5251
#define SRSHARP1_RO_FMETER_NDCNT_TYPE0    0x5252
#define SRSHARP1_RO_FMETER_NDCNT_TYPE1    0x5253
#define SRSHARP1_RO_FMETER_NDCNT_TYPE2    0x5254
#define SRSHARP1_RO_FMETER_NDCNT_TYPE3    0x5255
#define SRSHARP1_SR7_DRTLPF_EN     0x5300
#define SRSHARP1_SR7_DRTLPF_BETA     0x5301
#define SRSHARP1_SR7_PKBLD_BETA     0x5302
#define SRSHARP1_SR7_XLTIBLD_BETA     0x5303
#define SRSHARP1_SR7_DRTLPF_EDGE0     0x5304
#define SRSHARP1_SR7_DRTLPF_EDGE1     0x5305
#define SRSHARP1_SR7_DRTLPF_SDCOR0     0x5306
#define SRSHARP1_SR7_DRTLPF_SDCOR1     0x5307
#define SRSHARP1_SR7_CTIGAIN_SDCOR0    0x5308
#define SRSHARP1_SR7_CTIGAIN_SDCOR1     0x5309
#define SRSHARP1_SR7_LTIGAIN_SDCOR0    0x530a
#define SRSHARP1_SR7_LTIGAIN_SDCOR1     0x530b
#define SRSHARP1_SR7_HLTIBPF_TAP0     0x530c
#define SRSHARP1_SR7_HLTIBPF_TAP1     0x530d
#define SRSHARP1_SR7_HCTIBPF_TAP0     0x530e
#define SRSHARP1_SR7_HCTIBPF_TAP1     0x530f
#define SRSHARP1_SR7_PKLONGBPF_HTAP0     0x5310
#define SRSHARP1_SR7_PKLONGBPF_HTAP1     0x5311
#define SRSHARP1_SR7_PKLONGHPF_HTAP0     0x5312
#define SRSHARP1_SR7_PKLONGHPF_HTAP1     0x5313
#define SRSHARP1_SR7_VLTIBPF_TAP0     0x5314
#define SRSHARP1_SR7_VLTIBPF_TAP1     0x5315
#define SRSHARP1_SR7_VCTIBPF_TAP0     0x5316
#define SRSHARP1_SR7_VCTIBPF_TAP1     0x5317
#define SRSHARP1_SR7_PKLONGBPF_VTAP0     0x5318
#define SRSHARP1_SR7_PKLONGBPF_VTAP1    0x5319
#define SRSHARP1_SR7_PKLONGHPF_VTAP0     0x531a
#define SRSHARP1_SR7_PKLONGHPF_VTAP1    0x531b
#define SRSHARP1_SR7_CIRBPLONG_ALP     0x531c
#define SRSHARP1_SR7_CIRHPLONG_ALP     0x531d
#define SRSHARP1_SR7_DRTBPLONG_ALP     0x531e
#define SRSHARP1_SR7_DRTHPLONG_ALP     0x531f
#define SRSHARP1_SR7_PKMINMAXCIR_BLD_LUT2D0     0x5320
#define SRSHARP1_SR7_PKMINMAXCIR_BLD_LUT2D1     0x5321
#define SRSHARP1_SR7_PKMINMAXCIR_BLD_LUT2D2     0x5322
#define SRSHARP1_SR7_PKMINMAXCIR_BLD_LUT2D3     0x5323
#define SRSHARP1_SR7_PKMINMAXCIR_BLD_LUT2D4     0x5324
#define SRSHARP1_SR7_PKMINMAXLPF_BLD_LUT2D0     0x5325
#define SRSHARP1_SR7_PKMINMAXLPF_BLD_LUT2D1     0x5326
#define SRSHARP1_SR7_PKMINMAXLPF_BLD_LUT2D2     0x5327
#define SRSHARP1_SR7_PKMINMAXLPF_BLD_LUT2D3     0x5328
#define SRSHARP1_SR7_PKMINMAXLPF_BLD_LUT2D4     0x5329
#define SRSHARP1_SR7_PKDRT_BLD_EN    0x532a
#define SRSHARP1_SR7_DRTDIF_TH     0x532b
#define SRSHARP1_SR7_TIBLD_PRT     0x532c
#define SRSHARP1_SR7_HTI_OPT_FORCE     0x532d
#define SRSHARP1_SR7_HVTI_FINALGAIN     0x532e
#define SRSHARP1_SR7_TIOS_SDRATIO     0x532f
#define SRSHARP1_SR7_XTI_SDFDEN    0x5330
#define SRSHARP1_SR7_FDSD_PARAM     0x5331
#define SRSHARP1_SR7_TI_BPF_EN     0x5332
#define SRSHARP1_SR7_PKLONG_PF_EN     0x5333
#define SRSHARP1_SR7_PKLONG_PF_GAIN     0x5334
#define SRSHARP1_SR7_PKMINMAX_BLD     0x5335
#define SRSHARP1_SR7_TI_CONMAXERR_GAIN     0x5336
#define SRSHARP1_SR7_CC_PK_ADJ     0x5337
#define SRSHARP1_SR7_CC_LUT0     0x5338
#define SRSHARP1_SR7_CC_LUT1     0x5339
#define SRSHARP1_SR7_CC_LUT2     0x533a
#define SRSHARP1_SR7_CC_LUT3     0x533b
#define SRSHARP1_SR7_CC_LUT4     0x533c
#define SRSHARP1_SR7_CC_LUT5     0x533d
#define SRSHARP1_SR7_GRAPHIC_CTRL     0x533e
#define SRSHARP1_SR7_GRAPHIC_THD_GAIN     0x533f
#define SRSHARP1_SR7_RO_GRAPHIC_FLT_CNT     0x5340
#define SRSHARP1_SR7_RO_GRAPHIC_DTL_CNT     0x5341
#define SRSHARP1_SR7_CLR_PRT_PARAM     0x5342
#define SRSHARP1_SR7_CLR_PRT_LC_GAIN    0x5343
#define SRSHARP1_SR7_CLR_PRT_LUT0    0x5344
#define SRSHARP1_SR7_CLR_PRT_LUT1    0x5345
#define SRSHARP1_SR7_CLR_PRT_LUT2    0x5346
#define SRSHARP1_SR7_CLR_PRT_LUT3    0x5347
#define SRSHARP1_SR7_CLR_PRT_LUT4    0x5348
#define SRSHARP1_SR7_CLR_PRT_LUT5    0x5349
#define SRSHARP1_SR7_CLR_PRT_LUT6    0x534a
#define SRSHARP1_SR7_CLR_PRT_LUT7    0x534b
#define SRSHARP1_SR7_CLR_PRT_LUT8    0x534c
#define SRSHARP1_SR7_CLR_PRT_LUT9    0x534d
#define SRSHARP1_SR7_CLR_PRT_LUT10    0x534e
#define SRSHARP1_SR7_CLR_PRT_LUT11    0x534f
#define SRSHARP1_SR7_CLR_PRT_LUT12    0x5350
#define SRSHARP1_SR7_CLR_PRT_LUT13    0x5351
#define SRSHARP1_SR7_CLR_PRT_LUT14    0x5352
#define SRSHARP1_SR7_CLR_PRT_LUT15    0x5353
#define SRSHARP1_SR7_CLR_PRT_LUT16    0x5354
#define SRSHARP1_SR7_CLR_PRT_LUT17    0x5355
#define SRSHARP1_SR7_CLR_PRT_LUT18    0x5356
#define SRSHARP1_SR7_CLR_PRT_LUT19    0x5357
#define SRSHARP1_SR7_CLR_PRT_LUT20    0x5358
#define SRSHARP1_SR7_CLR_PRT_LUT21    0x5359
#define SRSHARP1_SR7_CLR_PRT_LUT22    0x535a
#define SRSHARP1_SR7_CLR_PRT_LUT23    0x535b
#define SRSHARP1_SR7_CLR_PRT_LUT24    0x535c
#define SRSHARP1_SR7_CLR_PRT_LUT25    0x535d
#define SRSHARP1_SR7_CLR_PRT_LUT26    0x535e
#define SRSHARP1_SR7_CLR_PRT_LUT27    0x535f
#define SRSHARP1_SR7_CLR_PRT_LUT28    0x5360
#define SRSHARP1_SR7_CLR_PRT_LUT29    0x5361
#define SRSHARP1_SR7_CLR_PRT_LUT30    0x5362
#define SRSHARP1_SR7_CLR_PRT_LUT31    0x5363

#define NN_ADP_CORING                         0x5392

/*ve dither*/
#define VPP_VE_DITHER_CTRL		0x3120

/* TL1 */
/*offset 0x1000*/
#define HHI_TCON_PLL_CNTL0                         0x20
#define HHI_TCON_PLL_CNTL1                         0x21
#define HHI_HDMI_PLL_VLOCK_CNTL                         0xd1

/* for pll bug */

#define HHI_HDMI_PLL_CNTL			    0xc8
#define HHI_HDMI_PLL_CNTL2			    0xc9
#define HHI_VID_LOCK_CLK_CNTL			0xf2
#define HHI_HDMI_PLL_CNTL6			    0xcd

/* for vlock enc mode adjust begin */
#define ENCL_VIDEO_MAX_LNCNT            0x1cbb
#define ENCL_VIDEO_MAX_PXCNT 0x1cb0
#define ENCL_MAX_LINE_SWITCH_POINT		0x1cc8
#define ENCL_VIDEO_MODE 0x1ca7
#define ENCL_VIDEO_MODE_ADV 0x1ca8

#define ENCP_VIDEO_MAX_LNCNT 0x1bae
#define ENCP_VIDEO_MAX_PXCNT 0x1b97
#define ENCP_VIDEO_MODE 0x1b8d
#define ENCP_MAX_LINE_SWITCH_POINT 0x1c0f

#define ENCT_VIDEO_MAX_LNCNT 0x1c7b
#define ENCT_VIDEO_MAX_PXCNT 0x1c70
#define ENCT_VIDEO_MODE 0x1c67
#define ENCT_MAX_LINE_SWITCH_POINT 0x1c88
/* for vlock enc mode adjust end */

#define VDIN_MEAS_VS_COUNT_LO 0x125c
/*for vlock*/
/*after GXL new add CNTL1,same with CNTL2 on G9TV/GXTVBB*/
#define HHI_HDMI_PLL_CNTL1			    0xc9
/*after GXL CNTL5[bit3] is same with CNTL6[bit20] on G9TV/GXTVBB*/
#define HHI_HDMI_PLL_CNTL5			    0xcd

/* #define VI_HIST_CTRL                             0x2e00 */
/* the total pixels = VDIN_HISTXX*(2^(VDIN_HIST_POW+3)) */
#define VI_HIST_POW_BIT                    5
#define VI_HIST_POW_WID                    3
/* Histgram range: 0: full picture, 1: histgram window*/
/* defined by VDIN_HIST_H_START_END & VDIN_HIST_V_START_END */
#define VI_HIST_WIN_EN_BIT                 1
#define VI_HIST_WIN_EN_WID                 1
/* Histgram readback: 0: disable, 1: enable */
#define VI_HIST_RD_EN_BIT                  0
#define VI_HIST_RD_EN_WID                  1

/* #define VDIN_HIST_H_START_END                   0x1231 */
#define VI_HIST_HSTART_BIT                 16
#define VI_HIST_HSTART_WID                 13
#define VI_HIST_HEND_BIT                   0
#define VI_HIST_HEND_WID                   13

/* #define VDIN_HIST_V_START_END                   0x1232 */
#define VI_HIST_VSTART_BIT                 16
#define VI_HIST_VSTART_WID                 13
#define VI_HIST_VEND_BIT                   0
#define VI_HIST_VEND_WID                   13

/* #define VDIN_HIST_MAX_MIN                       0x1233 */
#define VI_HIST_MAX_BIT                    8
#define VI_HIST_MAX_WID                    8
#define VI_HIST_MIN_BIT                    0
#define VI_HIST_MIN_WID                    8

/* #define VDIN_HIST_SPL_VAL                       0x1234 */
#define VI_HIST_LUMA_SUM_BIT               0
#define VI_HIST_LUMA_SUM_WID               32

 /* the total calculated pixels */
/* #define VDIN_HIST_SPL_PIX_CNT                   0x1235 */
#define VI_HIST_PIX_CNT_BIT                0
#define VI_HIST_PIX_CNT_WID                22

/* the total chroma value */
/* #define VDIN_HIST_CHROMA_SUM                    0x1236 */
#define VI_HIST_CHROMA_SUM_BIT             0
#define VI_HIST_CHROMA_SUM_WID             32

/* #define VDIN_DNLP_HIST00                        0x1237 */
#define VI_HIST_ON_BIN_01_BIT              16
#define VI_HIST_ON_BIN_01_WID              16
#define VI_HIST_ON_BIN_00_BIT              0
#define VI_HIST_ON_BIN_00_WID              16

/* #define VDIN_DNLP_HIST01                        0x1238 */
#define VI_HIST_ON_BIN_03_BIT              16
#define VI_HIST_ON_BIN_03_WID              16
#define VI_HIST_ON_BIN_02_BIT              0
#define VI_HIST_ON_BIN_02_WID              16

/* #define VDIN_DNLP_HIST02                        0x1239 */
#define VI_HIST_ON_BIN_05_BIT              16
#define VI_HIST_ON_BIN_05_WID              16
#define VI_HIST_ON_BIN_04_BIT              0
#define VI_HIST_ON_BIN_04_WID              16

/* #define VDIN_DNLP_HIST03                        0x123a */
#define VI_HIST_ON_BIN_07_BIT              16
#define VI_HIST_ON_BIN_07_WID              16
#define VI_HIST_ON_BIN_06_BIT              0
#define VI_HIST_ON_BIN_06_WID              16

/* #define VDIN_DNLP_HIST04                        0x123b */
#define VI_HIST_ON_BIN_09_BIT              16
#define VI_HIST_ON_BIN_09_WID              16
#define VI_HIST_ON_BIN_08_BIT              0
#define VI_HIST_ON_BIN_08_WID              16

/* #define VDIN_DNLP_HIST05                        0x123c */
#define VI_HIST_ON_BIN_11_BIT              16
#define VI_HIST_ON_BIN_11_WID              16
#define VI_HIST_ON_BIN_10_BIT              0
#define VI_HIST_ON_BIN_10_WID              16

/* #define VDIN_DNLP_HIST06                        0x123d */
#define VI_HIST_ON_BIN_13_BIT              16
#define VI_HIST_ON_BIN_13_WID              16
#define VI_HIST_ON_BIN_12_BIT              0
#define VI_HIST_ON_BIN_12_WID              16

/* #define VDIN_DNLP_HIST07                        0x123e */
#define VI_HIST_ON_BIN_15_BIT              16
#define VI_HIST_ON_BIN_15_WID              16
#define VI_HIST_ON_BIN_14_BIT              0
#define VI_HIST_ON_BIN_14_WID              16

/* #define VDIN_DNLP_HIST08                        0x123f */
#define VI_HIST_ON_BIN_17_BIT              16
#define VI_HIST_ON_BIN_17_WID              16
#define VI_HIST_ON_BIN_16_BIT              0
#define VI_HIST_ON_BIN_16_WID              16

/* #define VDIN_DNLP_HIST09                        0x1240 */
#define VI_HIST_ON_BIN_19_BIT              16
#define VI_HIST_ON_BIN_19_WID              16
#define VI_HIST_ON_BIN_18_BIT              0
#define VI_HIST_ON_BIN_18_WID              16

/* #define VDIN_DNLP_HIST10                        0x1241 */
#define VI_HIST_ON_BIN_21_BIT              16
#define VI_HIST_ON_BIN_21_WID              16
#define VI_HIST_ON_BIN_20_BIT              0
#define VI_HIST_ON_BIN_20_WID              16

/* #define VDIN_DNLP_HIST11                        0x1242 */
#define VI_HIST_ON_BIN_23_BIT              16
#define VI_HIST_ON_BIN_23_WID              16
#define VI_HIST_ON_BIN_22_BIT              0
#define VI_HIST_ON_BIN_22_WID              16

/* #define VDIN_DNLP_HIST12                        0x1243 */
#define VI_HIST_ON_BIN_25_BIT              16
#define VI_HIST_ON_BIN_25_WID              16
#define VI_HIST_ON_BIN_24_BIT              0
#define VI_HIST_ON_BIN_24_WID              16

/* #define VDIN_DNLP_HIST13                        0x1244 */
#define VI_HIST_ON_BIN_27_BIT              16
#define VI_HIST_ON_BIN_27_WID              16
#define VI_HIST_ON_BIN_26_BIT              0
#define VI_HIST_ON_BIN_26_WID              16

/* #define VDIN_DNLP_HIST14                        0x1245 */
#define VI_HIST_ON_BIN_29_BIT              16
#define VI_HIST_ON_BIN_29_WID              16
#define VI_HIST_ON_BIN_28_BIT              0
#define VI_HIST_ON_BIN_28_WID              16

/* #define VDIN_DNLP_HIST15                        0x1246 */
#define VI_HIST_ON_BIN_31_BIT              16
#define VI_HIST_ON_BIN_31_WID              16
#define VI_HIST_ON_BIN_30_BIT              0
#define VI_HIST_ON_BIN_30_WID              16

/* #define VDIN_DNLP_HIST16                        0x1247 */
#define VI_HIST_ON_BIN_33_BIT              16
#define VI_HIST_ON_BIN_33_WID              16
#define VI_HIST_ON_BIN_32_BIT              0
#define VI_HIST_ON_BIN_32_WID              16

/* #define VDIN_DNLP_HIST17                        0x1248 */
#define VI_HIST_ON_BIN_35_BIT              16
#define VI_HIST_ON_BIN_35_WID              16
#define VI_HIST_ON_BIN_34_BIT              0
#define VI_HIST_ON_BIN_34_WID              16

/* #define VDIN_DNLP_HIST18                        0x1249 */
#define VI_HIST_ON_BIN_37_BIT              16
#define VI_HIST_ON_BIN_37_WID              16
#define VI_HIST_ON_BIN_36_BIT              0
#define VI_HIST_ON_BIN_36_WID              16

/* #define VDIN_DNLP_HIST19                        0x124a */
#define VI_HIST_ON_BIN_39_BIT              16
#define VI_HIST_ON_BIN_39_WID              16
#define VI_HIST_ON_BIN_38_BIT              0
#define VI_HIST_ON_BIN_38_WID              16

/* #define VDIN_DNLP_HIST20                        0x124b */
#define VI_HIST_ON_BIN_41_BIT              16
#define VI_HIST_ON_BIN_41_WID              16
#define VI_HIST_ON_BIN_40_BIT              0
#define VI_HIST_ON_BIN_40_WID              16

/* #define VDIN_DNLP_HIST21                        0x124c */
#define VI_HIST_ON_BIN_43_BIT              16
#define VI_HIST_ON_BIN_43_WID              16
#define VI_HIST_ON_BIN_42_BIT              0
#define VI_HIST_ON_BIN_42_WID              16

/* #define VDIN_DNLP_HIST22                        0x124d */
#define VI_HIST_ON_BIN_45_BIT              16
#define VI_HIST_ON_BIN_45_WID              16
#define VI_HIST_ON_BIN_44_BIT              0
#define VI_HIST_ON_BIN_44_WID              16

/* #define VDIN_DNLP_HIST23                        0x124e */
#define VI_HIST_ON_BIN_47_BIT              16
#define VI_HIST_ON_BIN_47_WID              16
#define VI_HIST_ON_BIN_46_BIT              0
#define VI_HIST_ON_BIN_46_WID              16

/* #define VDIN_DNLP_HIST24                        0x124f */
#define VI_HIST_ON_BIN_49_BIT              16
#define VI_HIST_ON_BIN_49_WID              16
#define VI_HIST_ON_BIN_48_BIT              0
#define VI_HIST_ON_BIN_48_WID              16

/* #define VDIN_DNLP_HIST25                        0x1250 */
#define VI_HIST_ON_BIN_51_BIT              16
#define VI_HIST_ON_BIN_51_WID              16
#define VI_HIST_ON_BIN_50_BIT              0
#define VI_HIST_ON_BIN_50_WID              16

/* #define VDIN_DNLP_HIST26                        0x1251 */
#define VI_HIST_ON_BIN_53_BIT              16
#define VI_HIST_ON_BIN_53_WID              16
#define VI_HIST_ON_BIN_52_BIT              0
#define VI_HIST_ON_BIN_52_WID              16

/* #define VDIN_DNLP_HIST27                        0x1252 */
#define VI_HIST_ON_BIN_55_BIT              16
#define VI_HIST_ON_BIN_55_WID              16
#define VI_HIST_ON_BIN_54_BIT              0
#define VI_HIST_ON_BIN_54_WID              16

/* #define VDIN_DNLP_HIST28                        0x1253 */
#define VI_HIST_ON_BIN_57_BIT              16
#define VI_HIST_ON_BIN_57_WID              16
#define VI_HIST_ON_BIN_56_BIT              0
#define VI_HIST_ON_BIN_56_WID              16

/* #define VDIN_DNLP_HIST29                        0x1254 */
#define VI_HIST_ON_BIN_59_BIT              16
#define VI_HIST_ON_BIN_59_WID              16
#define VI_HIST_ON_BIN_58_BIT              0
#define VI_HIST_ON_BIN_58_WID              16

/* #define VDIN_DNLP_HIST30                        0x1255 */
#define VI_HIST_ON_BIN_61_BIT              16
#define VI_HIST_ON_BIN_61_WID              16
#define VI_HIST_ON_BIN_60_BIT              0
#define VI_HIST_ON_BIN_60_WID              16

/* #define VDIN_DNLP_HIST31                        0x1256 */
#define VI_HIST_ON_BIN_63_BIT              16
#define VI_HIST_ON_BIN_63_WID              16
#define VI_HIST_ON_BIN_62_BIT              0
#define VI_HIST_ON_BIN_62_WID              16

/* #define VDIN_HIST_PIC_SIZE                   0x2e28 */
#define VI_HIST_PIC_HEIGHT_BIT                 16
#define VI_HIST_PIC_HEIGHT_WID                 13
#define VI_HIST_PIC_WIDTH_BIT                   0
#define VI_HIST_PIC_WIDTH_WID                   13

/*G12A Matrix reg*/
#define VPP_VD1_MATRIX_COEF00_01	    0x3290
#define VPP_VD1_MATRIX_COEF02_10	    0x3291
#define VPP_VD1_MATRIX_COEF11_12	    0x3292
#define VPP_VD1_MATRIX_COEF20_21	    0x3293
#define VPP_VD1_MATRIX_COEF22	        0x3294
#define VPP_VD1_MATRIX_COEF13_14	    0x3295
#define VPP_VD1_MATRIX_COEF23_24	    0x3296
#define VPP_VD1_MATRIX_COEF15_25	    0x3297
#define VPP_VD1_MATRIX_CLIP	            0x3298
#define VPP_VD1_MATRIX_OFFSET0_1	    0x3299
#define VPP_VD1_MATRIX_OFFSET2	        0x329a
#define VPP_VD1_MATRIX_PRE_OFFSET0_1	0x329b
#define VPP_VD1_MATRIX_PRE_OFFSET2	    0x329c
#define VPP_VD1_MATRIX_EN_CTRL	        0x329d

#define VPP_POST_MATRIX_COEF00_01	    0x32b0
#define VPP_POST_MATRIX_COEF02_10	    0x32b1
#define VPP_POST_MATRIX_COEF11_12	    0x32b2
#define VPP_POST_MATRIX_COEF20_21	    0x32b3
#define VPP_POST_MATRIX_COEF22	        0x32b4
#define VPP_POST_MATRIX_COEF13_14	    0x32b5
#define VPP_POST_MATRIX_COEF23_24	    0x32b6
#define VPP_POST_MATRIX_COEF15_25	    0x32b7
#define VPP_POST_MATRIX_CLIP	        0x32b8
#define VPP_POST_MATRIX_OFFSET0_1	    0x32b9
#define VPP_POST_MATRIX_OFFSET2	        0x32ba
#define VPP_POST_MATRIX_PRE_OFFSET0_1	0x32bb
#define VPP_POST_MATRIX_PRE_OFFSET2	    0x32bc
#define VPP_POST_MATRIX_EN_CTRL	        0x32bd

#define VPP_POST_MATRIX_SAT				0x32c1

/* vpp post2 matrix */
#define VPP_POST2_MATRIX_COEF00_01	    0x39a0
#define VPP_POST2_MATRIX_COEF02_10	    0x39a1
#define VPP_POST2_MATRIX_COEF11_12	    0x39a2
#define VPP_POST2_MATRIX_COEF20_21	    0x39a3
#define VPP_POST2_MATRIX_COEF22	        0x39a4
#define VPP_POST2_MATRIX_COEF13_14	    0x39a5
#define VPP_POST2_MATRIX_COEF23_24	    0x39a6
#define VPP_POST2_MATRIX_COEF15_25	    0x39a7
#define VPP_POST2_MATRIX_CLIP	        0x39a8
#define VPP_POST2_MATRIX_OFFSET0_1	    0x39a9
#define VPP_POST2_MATRIX_OFFSET2	    0x39aa
#define VPP_POST2_MATRIX_PRE_OFFSET0_1	0x39ab
#define VPP_POST2_MATRIX_PRE_OFFSET2	0x39ac
#define VPP_POST2_MATRIX_EN_CTRL	    0x39ad

/* vpp1 post2 POST2_MATRIX */
#define VPP1_POST2_MATRIX_COEF00_01                      0x5990
#define VPP1_POST2_MATRIX_COEF02_10                      0x5991
#define VPP1_POST2_MATRIX_COEF11_12                      0x5992
#define VPP1_POST2_MATRIX_COEF20_21                      0x5993
#define VPP1_POST2_MATRIX_COEF22                         0x5994
#define VPP1_POST2_MATRIX_COEF13_14                      0x5995
#define VPP1_POST2_MATRIX_COEF23_24                      0x5996
#define VPP1_POST2_MATRIX_COEF15_25                      0x5997
#define VPP1_POST2_MATRIX_CLIP                           0x5998
#define VPP1_POST2_MATRIX_OFFSET0_1                      0x5999
#define VPP1_POST2_MATRIX_OFFSET2                        0x599a
#define VPP1_POST2_MATRIX_PRE_OFFSET0_1                  0x599b
#define VPP1_POST2_MATRIX_PRE_OFFSET2                    0x599c
#define VPP1_POST2_MATRIX_EN_CTRL                        0x599d

/* vpp2 post2 POST2_MATRIX */
#define VPP2_POST2_MATRIX_COEF00_01                      0x59d0
#define VPP2_POST2_MATRIX_COEF02_10                      0x59d1
#define VPP2_POST2_MATRIX_COEF11_12                      0x59d2
#define VPP2_POST2_MATRIX_COEF20_21                      0x59d3
#define VPP2_POST2_MATRIX_COEF22                         0x59d4
#define VPP2_POST2_MATRIX_COEF13_14                      0x59d5
#define VPP2_POST2_MATRIX_COEF23_24                      0x59d6
#define VPP2_POST2_MATRIX_COEF15_25                      0x59d7
#define VPP2_POST2_MATRIX_CLIP                           0x59d8
#define VPP2_POST2_MATRIX_OFFSET0_1                      0x59d9
#define VPP2_POST2_MATRIX_OFFSET2                        0x59da
#define VPP2_POST2_MATRIX_PRE_OFFSET0_1                  0x59db
#define VPP2_POST2_MATRIX_PRE_OFFSET2                    0x59dc
#define VPP2_POST2_MATRIX_EN_CTRL                        0x59dd

#define VPP_LUT3D_CTRL					0x39d0
#define VPP_LUT3D_CBUS2RAM_CTRL			0x39d1
#define VPP_LUT3D_RAM_ADDR				0x39d2
#define VPP_LUT3D_RAM_DATA				0x39d3
#define VPP_GAMMA_CTRL					0x39d4
#define VPP_GAMMA_BIN_ADDR				0x39d5
#define VPP_GAMMA_BIN_DATA				0x39d6

#define ENCL_VIDEO_EN		0x1ca0

/*TL1 VADJ1&VADJ2*/
#define VPP_VADJ1_MISC 0x3280
#define VPP_VADJ1_BLACK_VAL 0x3281
#define VPP_VADJ1_Y_2 0x3282
#define VPP_VADJ1_MA_MB_2 0x3283
#define VPP_VADJ1_MC_MD_2 0x3284

#define VPP_VADJ2_MISC 0x32a0
#define VPP_VADJ2_BLACK_VAL 0x32a1
#define VPP_VADJ2_Y_2 0x32a2
#define VPP_VADJ2_MA_MB_2 0x32a3
#define VPP_VADJ2_MC_MD_2 0x32a4

#define VPP_VD1_RGB_CTRST 0x3289
#define VPP_POST_RGB_CTRST 0x32a9

/*TL1 add cm hist reg*/
#define SAT_BYYB_NODE0		0x200
#define SAT_BYYB_NODE1		0x201
#define SAT_BYYB_NODE2		0x202
#define SAT_SRC_NODE		0x203
#define CM_ENH_SFT_MODE		0x204
#define FRM_SIZE			0x205
#define FITLER_CFG			0x206
#define CM_GLOBAL_GAIN		0x207
#define CM_ENH_CTL			0x208
#define ROI_X_SCOPE			0x209
#define ROI_Y_SCOPE			0x20a
#define POI_XY_DIR			0x20b
#define COI_Y_SCOPE			0x20c
#define COI_H_SCOPE			0x20d
#define COI_S_SCOPE			0x20e
#define IFO_MODE			0x20f
#define POI_RPL_MODE		0x210
#define DEMO_OWR_YHS		0x211
#define DEMO_POI_Y			0x212
#define DEMO_POI_H			0x213
#define DEMO_POI_S			0x214
#define LUMA_ADJ_LIMT		0x215
#define SAT_ADJ_LIMT		0x216
#define HUE_ADJ_LIMT		0x217
#define UVHS_OFST			0x218
#define HUE_CFG_PARA		0x219
#define DEMO_SPLT_CFG		0x21a
#define DEMO_SPLT_YHS		0x21b
#define XVYCC_YSCP_REG		0x21c
#define XVYCC_USCP_REG		0x21d
#define XVYCC_VSCP_REG		0x21e
#define LUMA_ADJ0_REG		0x21f
#define LUMA_ADJ1_REG		0x220
#define STA_WIN_XYXY0_REG	0x221
#define STA_WIN_XYXY1_REG	0x222
#define STA_CFG_REG			0x223
#define STA_SAT_HIST0_REG	0x224
#define STA_SAT_HIST1_REG	0x225
#define RO_CM_HUE_HIST_BIN0	0x226
#define RO_CM_HUE_HIST_BIN31	0x245
#define RO_CM_SAT_HIST_BIN0		0x246
#define RO_CM_SAT_HIST_BIN31	0x265
#define RO_CM_BLK_BIN		0x266
#define RO_CM_BRT_BIN		0x267

#define CM2_ENH_COEF0_H00	0x100
#define CM2_ENH_COEF1_H00	0x101
#define CM2_ENH_COEF2_H00	0x102
#define CM2_ENH_COEF3_H00	0x103
#define CM2_ENH_COEF4_H00	0x104

/*TL1 cm HIST reg end*/

#define LC_CURVE_CTRL     0x4000
#define LC_CURVE_HV_NUM     0x4001
#define LC_CURVE_LMT_RAT     0x4002
#define LC_CURVE_CONTRAST_LH     0x4003
#define LC_CURVE_CONTRAST__LMT_LH     0x4004
#define LC_CURVE_CONTRAST_SCL_LH     0x4005
#define LC_CURVE_CONTRAST_BVN_LH     0x4006
#define LC_CURVE_MISC0     0x4007
#define LC_CURVE_YPKBV_RAT     0x4008
#define LC_CURVE_YPKBV_SLP_LMT     0x4009
#define LC_CURVE_YMINVAL_LMT_0_1     0x400a
#define LC_CURVE_YMINVAL_LMT_2_3     0x400b
#define LC_CURVE_YMINVAL_LMT_4_5     0x400c
#define LC_CURVE_YMINVAL_LMT_6_7     0x400d
#define LC_CURVE_YMINVAL_LMT_8_9     0x400e
#define LC_CURVE_YMINVAL_LMT_10_11     0x400f
#define LC_CURVE_YPKBV_YMAXVAL_LMT_0_1     0x4010
#define LC_CURVE_YPKBV_YMAXVAL_LMT_2_3     0x4011
#define LC_CURVE_YPKBV_YMAXVAL_LMT_4_5     0x4012
#define LC_CURVE_YPKBV_YMAXVAL_LMT_6_7     0x4013
#define LC_CURVE_YPKBV_YMAXVAL_LMT_8_9     0x4014
#define LC_CURVE_YPKBV_YMAXVAL_LMT_10_11     0x4015
#define LC_CURVE_HISTVLD_THRD     0x4016
#define LC_CURVE_BB_MUTE_THRD     0x4017
#define LC_CURVE_INT_STATUS     0x4018
#define LC_CURVE_RAM_CTRL    0x4020
#define LC_CURVE_RAM_ADDR    0x4021
#define LC_CURVE_RAM_DATA    0x4022
#define LC_CURVE_YMINVAL_LMT_12_13     0x4040
#define LC_CURVE_YMINVAL_LMT_14_15     0x4041
#define LC_CURVE_YMAXVAL_LMT_0_1     0x4010
#define LC_CURVE_YMAXVAL_LMT_2_3     0x4011
#define LC_CURVE_YMAXVAL_LMT_4_5     0x4012
#define LC_CURVE_YMAXVAL_LMT_6_7     0x4013
#define LC_CURVE_YMAXVAL_LMT_8_9     0x4014
#define LC_CURVE_YMAXVAL_LMT_10_11     0x4015
#define LC_CURVE_YMAXVAL_LMT_12_13     0x4042
#define LC_CURVE_YMAXVAL_LMT_14_15     0x4043
#define LC_CURVE_YPKBV_LMT_0_1     0x4044
#define LC_CURVE_YPKBV_LMT_2_3     0x4045
#define LC_CURVE_YPKBV_LMT_4_5     0x4046
#define LC_CURVE_YPKBV_LMT_6_7     0x4047
#define LC_CURVE_YPKBV_LMT_8_9     0x4048
#define LC_CURVE_YPKBV_LMT_10_11     0x4049
#define LC_CURVE_YPKBV_LMT_12_13     0x404a
#define LC_CURVE_YPKBV_LMT_14_15     0x404b

#define LC_STTS_GCLK_CTRL0     0x4028
#define LC_STTS_CTRL0     0x4029
#define LC_STTS_WIDTHM1_HEIGHTM1     0x402a
#define LC_STTS_MATRIX_COEF00_01     0x402b
#define LC_STTS_MATRIX_COEF02_10     0x402c
#define LC_STTS_MATRIX_COEF11_12     0x402d
#define LC_STTS_MATRIX_COEF20_21     0x402e
#define LC_STTS_MATRIX_COEF22     0x402f
#define LC_STTS_MATRIX_OFFSET0_1     0x4030
#define LC_STTS_MATRIX_OFFSET2     0x4031
#define LC_STTS_MATRIX_PRE_OFFSET0_1     0x4032
#define LC_STTS_MATRIX_PRE_OFFSET2     0x4033
#define LC_STTS_MATRIX_HL_COLOR     0x4034
#define LC_STTS_MATRIX_PROBE_POS     0x4035
#define LC_STTS_MATRIX_PROBE_COLOR     0x4036
#define LC_STTS_HIST_REGION_IDX     0x4037
#define LC_STTS_HIST_SET_REGION     0x4038
#define LC_STTS_HIST_READ_REGION     0x4039
#define LC_STTS_HIST_START_RD_REGION     0x403a
#define LC_STTS_WHITE_INFO     0x403b
#define LC_STTS_BLACK_INFO     0x403c
/*LC register end*/

/*postblender yuv/maxrgb hist statistics*/
#define VPP_PST_STA_CTRL        0x1d3b
#define VPP_PST_STA_WIN_X       0x1d3c
#define VPP_PST_STA_WIN_Y       0x1d3d
#define VPP_PST_STA_RO_HIST     0x1d3e

/* ********************************************************************* */
/* ******** GAMMA REGISTERS ******** */
/* ********************************************************************* */
#define L_GAMMA_CNTL_PORT                            0x1400
   #define  GAMMA_VCOM_POL    7     /* RW */
   #define  GAMMA_RVS_OUT     6     /* RW */
   #define  ADR_RDY           5     /* Read Only */
   #define  WR_RDY            4     /* Read Only */
   #define  RD_RDY            3     /* Read Only */
   #define  GAMMA_TR          2     /* RW */
   #define  GAMMA_SET         1     /* RW */
   #define  GAMMA_EN          0     /* RW */
#define L_GAMMA_DATA_PORT                            0x1401
#define L_GAMMA_ADDR_PORT                            0x1402
   #define  H_RD              12
   #define  H_AUTO_INC        11
   #define  H_SEL_R           10
   #define  H_SEL_G           9
   #define  H_SEL_B           8
   #define  HADR_MSB          7            /* 7:0 */
   #define  HADR              0            /* 7:0 */

/*new gamma rw interface, implement from T7*/
#define LCD_GAMMA_CNTL_PORT0    0x14b4
#define L_GAMMA_VCOM_POL        7
#define L_GAMMA_RVS_OUT         6
#define L_GAMMA_TR              2
#define L_GAMMA_LATCH           1
#define L_GAMMA_EN              0
#define LCD_GAMMA_DATA_PORT0    0x14b5
#define LCD_GAMMA_ADDR_PORT0    0x14b6
#define L_H_AUTO_INC            8
/* 10bit */
#define L_GAMMA_R               20
#define L_GAMMA_G               10
#define L_GAMMA_B               0
/* ********************************************************************* */
/* ******** VIDEO ENHANCEMENT REGISTERS ******** */
/* ********************************************************************* */

/* #define VPP_BLACKEXT_CTRL             0x1d80 */
#define BEXT_START_BIT         24
#define BEXT_START_WID          8
#define BEXT_SLOPE1_BIT        16
#define BEXT_SLOPE1_WID         8
#define BEXT_MIDPT_BIT          8
#define BEXT_MIDPT_WID          8
#define BEXT_SLOPE2_BIT         0
#define BEXT_SLOPE2_WID         8

/* #define VPP_DNLP_CTRL_00              0x1d81 */
#define DNLP_GAMMA03_BIT       24
#define DNLP_GAMMA03_WID        8
#define DNLP_GAMMA02_BIT       16
#define DNLP_GAMMA02_WID        8
#define DNLP_GAMMA01_BIT        8
#define DNLP_GAMMA01_WID        8
#define DNLP_GAMMA00_BIT        0
#define DNLP_GAMMA00_WID        8

/* #define VPP_DNLP_CTRL_01              0x1d82 */
#define DNLP_GAMMA07_BIT       24
#define DNLP_GAMMA07_WID        8
#define DNLP_GAMMA06_BIT       16
#define DNLP_GAMMA06_WID        8
#define DNLP_GAMMA05_BIT        8
#define DNLP_GAMMA05_WID        8
#define DNLP_GAMMA04_BIT        0
#define DNLP_GAMMA04_WID        8

/* #define VPP_DNLP_CTRL_02              0x1d83 */
#define DNLP_GAMMA11_BIT       24
#define DNLP_GAMMA11_WID        8
#define DNLP_GAMMA10_BIT       16
#define DNLP_GAMMA10_WID        8
#define DNLP_GAMMA09_BIT        8
#define DNLP_GAMMA09_WID        8
#define DNLP_GAMMA08_BIT        0
#define DNLP_GAMMA08_WID        8

/* #define VPP_DNLP_CTRL_03              0x1d84 */
#define DNLP_GAMMA15_BIT       24
#define DNLP_GAMMA15_WID        8
#define DNLP_GAMMA14_BIT       16
#define DNLP_GAMMA14_WID        8
#define DNLP_GAMMA13_BIT        8
#define DNLP_GAMMA13_WID        8
#define DNLP_GAMMA12_BIT        0
#define DNLP_GAMMA12_WID        8

/* #define VPP_DNLP_CTRL_04              0x1d85 */
#define DNLP_GAMMA19_BIT       24
#define DNLP_GAMMA19_WID        8
#define DNLP_GAMMA18_BIT       16
#define DNLP_GAMMA18_WID        8
#define DNLP_GAMMA17_BIT        8
#define DNLP_GAMMA17_WID        8
#define DNLP_GAMMA16_BIT        0
#define DNLP_GAMMA16_WID        8

/* #define VPP_DNLP_CTRL_05              0x1d86 */
#define DNLP_GAMMA23_BIT       24
#define DNLP_GAMMA23_WID        8
#define DNLP_GAMMA22_BIT       16
#define DNLP_GAMMA22_WID        8
#define DNLP_GAMMA21_BIT        8
#define DNLP_GAMMA21_WID        8
#define DNLP_GAMMA20_BIT        0
#define DNLP_GAMMA20_WID        8

/* #define VPP_DNLP_CTRL_06              0x1d87 */
#define DNLP_GAMMA27_BIT       24
#define DNLP_GAMMA27_WID        8
#define DNLP_GAMMA26_BIT       16
#define DNLP_GAMMA26_WID        8
#define DNLP_GAMMA25_BIT        8
#define DNLP_GAMMA25_WID        8
#define DNLP_GAMMA24_BIT        0
#define DNLP_GAMMA24_WID        8

/* #define VPP_DNLP_CTRL_07              0x1d88 */
#define DNLP_GAMMA31_BIT       24
#define DNLP_GAMMA31_WID        8
#define DNLP_GAMMA30_BIT       16
#define DNLP_GAMMA30_WID        8
#define DNLP_GAMMA29_BIT        8
#define DNLP_GAMMA29_WID        8
#define DNLP_GAMMA28_BIT        0
#define DNLP_GAMMA28_WID        8

/* #define VPP_DNLP_CTRL_08              0x1d89 */
#define DNLP_GAMMA35_BIT       24
#define DNLP_GAMMA35_WID        8
#define DNLP_GAMMA34_BIT       16
#define DNLP_GAMMA34_WID        8
#define DNLP_GAMMA33_BIT        8
#define DNLP_GAMMA33_WID        8
#define DNLP_GAMMA32_BIT        0
#define DNLP_GAMMA32_WID        8

/* #define VPP_DNLP_CTRL_09              0x1d8a */
#define DNLP_GAMMA39_BIT       24
#define DNLP_GAMMA39_WID        8
#define DNLP_GAMMA38_BIT       16
#define DNLP_GAMMA38_WID        8
#define DNLP_GAMMA37_BIT        8
#define DNLP_GAMMA37_WID        8
#define DNLP_GAMMA36_BIT        0
#define DNLP_GAMMA36_WID        8

/* #define VPP_DNLP_CTRL_10              0x1d8b */
#define DNLP_GAMMA43_BIT       24
#define DNLP_GAMMA43_WID        8
#define DNLP_GAMMA42_BIT       16
#define DNLP_GAMMA42_WID        8
#define DNLP_GAMMA41_BIT        8
#define DNLP_GAMMA41_WID        8
#define DNLP_GAMMA40_BIT        0
#define DNLP_GAMMA40_WID        8

/* #define VPP_DNLP_CTRL_11              0x1d8c */
#define DNLP_GAMMA47_BIT       24
#define DNLP_GAMMA47_WID        8
#define DNLP_GAMMA46_BIT       16
#define DNLP_GAMMA46_WID        8
#define DNLP_GAMMA45_BIT        8
#define DNLP_GAMMA45_WID        8
#define DNLP_GAMMA44_BIT        0
#define DNLP_GAMMA44_WID        8

/* #define VPP_DNLP_CTRL_12              0x1d8d */
#define DNLP_GAMMA51_BIT       24
#define DNLP_GAMMA51_WID        8
#define DNLP_GAMMA50_BIT       16
#define DNLP_GAMMA50_WID        8
#define DNLP_GAMMA49_BIT        8
#define DNLP_GAMMA49_WID        8
#define DNLP_GAMMA48_BIT        0
#define DNLP_GAMMA48_WID        8

/* #define VPP_DNLP_CTRL_13              0x1d8e */
#define DNLP_GAMMA55_BIT       24
#define DNLP_GAMMA55_WID        8
#define DNLP_GAMMA54_BIT       16
#define DNLP_GAMMA54_WID        8
#define DNLP_GAMMA53_BIT        8
#define DNLP_GAMMA53_WID        8
#define DNLP_GAMMA52_BIT        0
#define DNLP_GAMMA52_WID        8

/* #define VPP_DNLP_CTRL_14              0x1d8f */
#define DNLP_GAMMA59_BIT       24
#define DNLP_GAMMA59_WID        8
#define DNLP_GAMMA58_BIT       16
#define DNLP_GAMMA58_WID        8
#define DNLP_GAMMA57_BIT        8
#define DNLP_GAMMA57_WID        8
#define DNLP_GAMMA56_BIT        0
#define DNLP_GAMMA56_WID        8

/* #define VPP_DNLP_CTRL_15              0x1d90 */
#define DNLP_GAMMA63_BIT       24
#define DNLP_GAMMA63_WID        8
#define DNLP_GAMMA62_BIT       16
#define DNLP_GAMMA62_WID        8
#define DNLP_GAMMA61_BIT        8
#define DNLP_GAMMA61_WID        8
#define DNLP_GAMMA60_BIT        0
#define DNLP_GAMMA60_WID        8

/* #define VPP_PEAKING_HGAIN             0x1d91 */
#define VLTI_STEP_BIT          28
#define VLTI_STEP_WID           1
#define VLTI_STEP2_BIT         27
#define VLTI_STEP2_WID          1
#define HLTI_STEP_BIT          25
#define HLTI_STEP_WID           2
#define PEAK_GAIN_H1_BIT       20
#define PEAK_GAIN_H1_WID        5
#define PEAK_GAIN_H2_BIT       15
#define PEAK_GAIN_H2_WID        5
#define PEAK_GAIN_H3_BIT       10
#define PEAK_GAIN_H3_WID        5
#define PEAK_GAIN_H4_BIT        5
#define PEAK_GAIN_H4_WID        5
#define PEAK_GAIN_H5_BIT        0
#define PEAK_GAIN_H5_WID        5

/* #define VPP_PEAKING_VGAIN             0x1d92 */
#define VCTI_BUF_EN_BIT        31
#define VCTI_BUF_EN_WID         1
#define VCTI_BUF_MODE_C5L_BIT  30
#define VCTI_BUF_MODE_C5L_WID   1
#define PEAK_GAIN_V1_BIT       25
#define PEAK_GAIN_V1_WID        5
#define PEAK_GAIN_V2_BIT       20
#define PEAK_GAIN_V2_WID        5
#define PEAK_GAIN_V3_BIT       15
#define PEAK_GAIN_V3_WID        5
#define PEAK_GAIN_V4_BIT       10
#define PEAK_GAIN_V4_WID        5
#define PEAK_GAIN_V5_BIT        5
#define PEAK_GAIN_V5_WID        5
#define PEAK_GAIN_V6_BIT        0
#define PEAK_GAIN_V6_WID        5

/* #define VPP_PEAKING_NLP_1             0x1d93 */
#define HPEAK_SLOPE1_BIT       26
#define HPEAK_SLOPE1_WID        6
#define HPEAK_SLOPE2_BIT       20
#define HPEAK_SLOPE2_WID        6
#define HPEAK_THR1_BIT         12
#define HPEAK_THR1_WID          8
#define VPEAK_SLOPE1_BIT        6
#define VPEAK_SLOPE1_WID        6
#define VPEAK_SLOPE2_BIT        0
#define VPEAK_SLOPE2_WID        6

/* #define VPP_PEAKING_NLP_2             0x1d94 */
#define HPEAK_THR2_BIT         24
#define HPEAK_THR2_WID          8
#define HPEAK_NLP_COR_THR_BIT  16
#define HPEAK_NLP_COR_THR_WID   8
#define HPEAK_NLP_GAIN_POS_BIT  8
#define HPEAK_NLP_GAIN_POS_WID  8
#define HPEAK_NLP_GAIN_NEG_BIT  0
#define HPEAK_NLP_GAIN_NEG_WID  8

/* #define VPP_PEAKING_NLP_3             0x1d95 */
#define VPEAK_THR1_BIT         24
#define VPEAK_THR1_WID          8
#define SPEAK_SLOPE1_BIT       18
#define SPEAK_SLOPE1_WID        6
#define SPEAK_SLOPE2_BIT       12
#define SPEAK_SLOPE2_WID        6
#define SPEAK_THR1_BIT          4
#define SPEAK_THR1_WID          8
#define PEAK_COR_GAIN_BIT       0
#define PEAK_COR_GAIN_WID       4

/* #define VPP_PEAKING_NLP_4             0x1d96 */
#define VPEAK_THR2_BIT         24
#define VPEAK_THR2_WID          8
#define VPEAK_NLP_COR_THR_BIT  16
#define VPEAK_NLP_COR_THR_WID   8
#define VPEAK_NLP_GAIN_POS_BIT  8
#define VPEAK_NLP_GAIN_POS_WID  8
#define VPEAK_NLP_GAIN_NEG_BIT  0
#define VPEAK_NLP_GAIN_NEG_WID  8

/* #define VPP_PEAKING_NLP_5             0x1d97 */
#define SPEAK_THR2_BIT         24
#define SPEAK_THR2_WID          8
#define SPEAK_NLP_COR_THR_BIT  16
#define SPEAK_NLP_COR_THR_WID   8
#define SPEAK_NLP_GAIN_POS_BIT  8
#define SPEAK_NLP_GAIN_POS_WID  8
#define SPEAK_NLP_GAIN_NEG_BIT  0
#define SPEAK_NLP_GAIN_NEG_WID  8

/* #define VPP_HSVS_LIMIT                0x1d98 */
#define PEAK_COR_THR_L_BIT     24
#define PEAK_COR_THR_L_WID      8
#define PEAK_COR_THR_H_BIT     16
#define PEAK_COR_THR_H_WID      8
#define VLIMIT_COEF_H_BIT      12
#define VLIMIT_COEF_H_WID       4
#define VLIMIT_COEF_L_BIT       8
#define VLIMIT_COEF_L_WID       4
#define HLIMIT_COEF_H_BIT       4
#define HLIMIT_COEF_H_WID       4
#define HLIMIT_COEF_L_BIT       0
#define HLIMIT_COEF_L_WID       4

/* #define VPP_VLTI_CTRL                 0x1d99 */
#define VLTI_GAIN_NEG_BIT      24
#define VLTI_GAIN_NEG_WID       8
#define VLTI_GAIN_POS_BIT      16
#define VLTI_GAIN_POS_WID       8
#define VLTI_THR_BIT            8
#define VLTI_THR_WID            8
#define VLTI_BLEND_FACTOR_BIT   0
#define VLTI_BLEND_FACTOR_WID   8

/* #define VPP_HLTI_CTRL                 0x1d9a */
#define HLTI_GAIN_NEG_BIT      24
#define HLTI_GAIN_NEG_WID       8
#define HLTI_GAIN_POS_BIT      16
#define HLTI_GAIN_POS_WID       8
#define HLTI_THR_BIT            8
#define HLTI_THR_WID            8
#define HLTI_BLEND_FACTOR_BIT   0
#define HLTI_BLEND_FACTOR_WID   8

/* #define VPP_CTI_CTRL                  0x1d9b */
#define CTI_C444TO422_EN_BIT   30
#define CTI_C444TO422_EN_WID    1
/* 2'b00: no filter, 2'b01: (1, 0, 1), */
/* 2'b10: (1, 2, 1), 2'b11: (1, 2, 2, 2, 1), */
#define VCTI_FILTER_BIT        28
#define VCTI_FILTER_WID         2
#define CTI_C422TO444_EN_BIT   27
#define CTI_C422TO444_EN_WID    1
#define HCTI_STEP2_BIT         24
#define HCTI_STEP2_WID          3
#define HCTI_STEP_BIT          21
#define HCTI_STEP_WID           3
#define CTI_BLEND_FACTOR_BIT   16
#define CTI_BLEND_FACTOR_WID    5
#define HCTI_MODE_MEDIAN_BIT   15
#define HCTI_MODE_MEDIAN_WID    1
#define HCTI_THR_BIT            8
#define HCTI_THR_WID            7
#define HCTI_GAIN_BIT           0
#define HCTI_GAIN_WID           8

/* #define VPP_BLUE_STRETCH_1            0x1d9c */
#define BENH_CB_INC_BIT        29
#define BENH_CB_INC_WID         1
#define BENH_CR_INC_BIT        28
#define BENH_CR_INC_WID         1
#define BENH_ERR_CRP_INV_H_BIT 27
#define BENH_ERR_CRP_INV_H_WID  1
#define BENH_ERR_CRN_INV_H_BIT 26
#define BENH_ERR_CRN_INV_H_WID  1
#define BENH_ERR_CBP_INV_H_BIT 25
#define BENH_ERR_CBP_INV_H_WID  1
#define BENH_ERR_CBN_INV_H_BIT 24
#define BENH_ERR_CBN_INV_H_WID  1
#define BENH_GAIN_CR_BIT       16
#define BENH_GAIN_CR_WID        8
#define BENH_GAIN_CB4CR_BIT     8
#define BENH_GAIN_CB4CR_WID     8
#define BENH_LUMA_H_BIT         0
#define BENH_LUMA_H_WID         8

/* #define VPP_BLUE_STRETCH_2            0x1d9d */
#define BENH_ERR_CRP_BIT       27
#define BENH_ERR_CRP_WID        5
#define BENH_ERR_CRP_INV_L_BIT 16
#define BENH_ERR_CRP_INV_L_WID 11
#define BENH_ERR_CRN_BIT       11
#define BENH_ERR_CRN_WID        5
#define BENH_ERR_CRN_INV_L_BIT  0
#define BENH_ERR_CRN_INV_L_WID 11

/* #define VPP_BLUE_STRETCH_3            0x1d9e */
#define BENH_ERR_CBP_BIT       27
#define BENH_ERR_CBP_WID        5
#define BENH_ERR_CBP_INV_L_BIT 16
#define BENH_ERR_CBP_INV_L_WID 11
#define BENH_ERR_CBN_BIT       11
#define BENH_ERR_CBN_WID        5
#define BENH_ERR_CBN_INV_L_BIT  0
#define BENH_ERR_CBN_INV_L_WID 11

/* #define VPP_CCORING_CTRL              0x1da0 */
#define CCOR_THR_BIT            8
#define CCOR_THR_WID            8
#define CCOR_SLOPE_BIT          0
#define CCOR_SLOPE_WID          4

/* #define VPP_VE_ENABLE_CTRL            0x1da1 */
#define DEMO_CCOR_BIT          20
#define DEMO_CCOR_WID           1
#define DEMO_BEXT_BIT          19
#define DEMO_BEXT_WID           1
#define DEMO_DNLP_BIT          18
#define DEMO_DNLP_WID           1
#define DEMO_HSVS_BIT          17
#define DEMO_HSVS_WID           1
#define DEMO_BENH_BIT          16
#define DEMO_BENH_WID           1

/* #if defined(CONFIG_ARCH_MESON2) */
/* #define VPP_VDO_MEAS_VS_COUNT_HI            0x1da9  //Read only */
/* every number of sync_span vsyncs, this counter add 1 */
#define VDO_IND_MEAS_CNT_N_BIT 16
#define VDO_IND_MEAS_CNT_N_WID  4
 /* high bit portion of counter */
#define VDO_MEAS_VS_CNT_HI_BIT  0
#define VDO_MEAS_VS_CNT_HI_WID 16
/* #endif */

/* #if defined(CONFIG_ARCH_MESON2) */
/* #define VPP_VDO_MEAS_VS_COUNT_LO            0x1daa  //Read only */
/* low bit portion of counter */
#define VDO_MEAS_VS_CNT_LO_BIT  0
#define VDO_MEAS_VS_CNT_LO_WID 32
/* #endif */
/* bit 15:8  peaking_factor */
/* bit 5     peaking_dnlp_demo_en */
/* bit 4     peaking_dnlp_en */
/* bit 3:0   peaking_filter_sel */
/* #define VPP_PEAKING_DNLP                            0x1db8 */
#define PEAKING_FACTOR_BIT          8
#define PEAKING_FACTOR_WID          8
#define PEAKING_DNLP_DEMO_EN_BIT    5
#define PEAKING_DNLP_DEMO_EN_WID    1
#define PEAKING_DNLP_EN_BIT         4
#define PEAKING_DNLP_EN_WID         1
#define PEAKING_FILTER_SEL_BIT      0
#define PEAKING_FILTER_SEL_WID      4

#define VPP_VE_H_V_SIZE             0x1da4

#endif

