AArch64 WW+FW+RR+cachesync+po+po
"CacheSyncdWW Iffe PodRW Rfe PodRR Fre"
Cycle=Rfe PodRR Fre CacheSyncdWW Iffe PodRW
Relax=Iffe
Safe=Rfe Fre PodRW PodRR CacheSyncdWW
Generator=diy7 (version 7.52+10(dev))
Com=Iff Rf Fr
Orig=CacheSyncdWW Iffe PodRW Rfe PodRR Fre
{
0:X0=0x1; 0:X1=x; 0:X2=0x14000001; 0:X3=P1:Lself04;
1:X1=0x1; 1:X2=y;
2:X1=y; 2:X3=x;
}
 P0          | P1          | P2          ;
 STR W0,[X1] | Lself04:    | LDR W0,[X1] ;
 DC CVAU,X3  | B L00       | LDR W2,[X3] ;
 DSB ISH     | MOV W0,#2   |             ;
 IC IVAU,X3  | B L01       |             ;
 DSB ISH     | L00:        |             ;
 STR W2,[X3] | MOV W0,#1   |             ;
             | L01:        |             ;
             | STR W1,[X2] |             ;
exists
(1:X0=0x2 /\ 2:X0=0x1 /\ 2:X2=0x0)
