<stg><name>pe</name>


<trans_list>

<trans id="81" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="25" op_0_bw="25" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="4" op_5_bw="1" op_6_bw="5" op_7_bw="5">
<![CDATA[
fpga_resource_hint.entry.1:50 %empty = read i25 @_ssdm_op_Read.axis.volatile.i8P0A.i1P0A.i1P0A.i4P0A.i1P0A.i5P0A.i5P0A, i8 %SLI_AXIS_V_data_V, i1 %SLI_AXIS_V_keep_V, i1 %SLI_AXIS_V_strb_V, i4 %SLI_AXIS_V_user_V, i1 %SLI_AXIS_V_last_V, i5 %SLI_AXIS_V_id_V, i5 %SLI_AXIS_V_dest_V

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="25">
<![CDATA[
fpga_resource_hint.entry.1:51 %aValue_mat_data = extractvalue i25 %empty

]]></Node>
<StgValue><ssdm name="aValue_mat_data"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="25" op_0_bw="25" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="4" op_5_bw="1" op_6_bw="5" op_7_bw="5">
<![CDATA[
fpga_resource_hint.entry.1:52 %empty_14 = read i25 @_ssdm_op_Read.axis.volatile.i8P0A.i1P0A.i1P0A.i4P0A.i1P0A.i5P0A.i5P0A, i8 %STW_AXIS_V_data_V, i1 %STW_AXIS_V_keep_V, i1 %STW_AXIS_V_strb_V, i4 %STW_AXIS_V_user_V, i1 %STW_AXIS_V_last_V, i5 %STW_AXIS_V_id_V, i5 %STW_AXIS_V_dest_V

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="25">
<![CDATA[
fpga_resource_hint.entry.1:53 %aValue_mat_data_1 = extractvalue i25 %empty_14

]]></Node>
<StgValue><ssdm name="aValue_mat_data_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="35" op_0_bw="35" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="4" op_5_bw="1" op_6_bw="5" op_7_bw="5">
<![CDATA[
fpga_resource_hint.entry.1:54 %empty_15 = read i35 @_ssdm_op_Read.axis.volatile.i16P0A.i2P0A.i2P0A.i4P0A.i1P0A.i5P0A.i5P0A, i16 %STA_AXIS_V_data_V, i2 %STA_AXIS_V_keep_V, i2 %STA_AXIS_V_strb_V, i4 %STA_AXIS_V_user_V, i1 %STA_AXIS_V_last_V, i5 %STA_AXIS_V_id_V, i5 %STA_AXIS_V_dest_V

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.1:57 %sext_ln69 = sext i8 %aValue_mat_data

]]></Node>
<StgValue><ssdm name="sext_ln69"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.1:58 %sext_ln69_1 = sext i8 %aValue_mat_data_1

]]></Node>
<StgValue><ssdm name="sext_ln69_1"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1:59 %prod_iw = mul i16 %sext_ln69_1, i16 %sext_ln69

]]></Node>
<StgValue><ssdm name="prod_iw"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1:60 %specfucore_ln40 = specfucore void @_ssdm_op_SpecFUCore, i16 %prod_iw, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln40"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="14" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="35">
<![CDATA[
fpga_resource_hint.entry.1:55 %aValue_res_data_1 = extractvalue i35 %empty_15

]]></Node>
<StgValue><ssdm name="aValue_res_data_1"/></StgValue>
</operation>

<operation id="15" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1:62 %res_ba = add i16 %aValue_res_data_1, i16 %prod_iw

]]></Node>
<StgValue><ssdm name="res_ba"/></StgValue>
</operation>

<operation id="16" st_id="3" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="4" op_5_bw="1" op_6_bw="5" op_7_bw="5" op_8_bw="8" op_9_bw="1" op_10_bw="1" op_11_bw="4" op_12_bw="1" op_13_bw="5" op_14_bw="5">
<![CDATA[
fpga_resource_hint.entry.1:63 %write_ln83 = write void @_ssdm_op_Write.axis.volatile.i8P0A.i1P0A.i1P0A.i4P0A.i1P0A.i5P0A.i5P0A, i8 %MRI_AXIS_V_data_V, i1 %MRI_AXIS_V_keep_V, i1 %MRI_AXIS_V_strb_V, i4 %MRI_AXIS_V_user_V, i1 %MRI_AXIS_V_last_V, i5 %MRI_AXIS_V_id_V, i5 %MRI_AXIS_V_dest_V, i8 %aValue_mat_data, i1 1, i1 1, i4 0, i1 0, i5 0, i5 0

]]></Node>
<StgValue><ssdm name="write_ln83"/></StgValue>
</operation>

<operation id="17" st_id="3" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="4" op_5_bw="1" op_6_bw="5" op_7_bw="5" op_8_bw="8" op_9_bw="1" op_10_bw="1" op_11_bw="4" op_12_bw="1" op_13_bw="5" op_14_bw="5">
<![CDATA[
fpga_resource_hint.entry.1:64 %write_ln98 = write void @_ssdm_op_Write.axis.volatile.i8P0A.i1P0A.i1P0A.i4P0A.i1P0A.i5P0A.i5P0A, i8 %MBW_AXIS_V_data_V, i1 %MBW_AXIS_V_keep_V, i1 %MBW_AXIS_V_strb_V, i4 %MBW_AXIS_V_user_V, i1 %MBW_AXIS_V_last_V, i5 %MBW_AXIS_V_id_V, i5 %MBW_AXIS_V_dest_V, i8 %aValue_mat_data_1, i1 1, i1 1, i4 0, i1 0, i5 0, i5 0

]]></Node>
<StgValue><ssdm name="write_ln98"/></StgValue>
</operation>

<operation id="18" st_id="3" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="4" op_5_bw="1" op_6_bw="5" op_7_bw="5" op_8_bw="16" op_9_bw="2" op_10_bw="2" op_11_bw="4" op_12_bw="1" op_13_bw="5" op_14_bw="5">
<![CDATA[
fpga_resource_hint.entry.1:65 %write_ln112 = write void @_ssdm_op_Write.axis.volatile.i16P0A.i2P0A.i2P0A.i4P0A.i1P0A.i5P0A.i5P0A, i16 %MBA_AXIS_V_data_V, i2 %MBA_AXIS_V_keep_V, i2 %MBA_AXIS_V_strb_V, i4 %MBA_AXIS_V_user_V, i1 %MBA_AXIS_V_last_V, i5 %MBA_AXIS_V_id_V, i5 %MBA_AXIS_V_dest_V, i16 %res_ba, i2 3, i2 3, i4 0, i1 0, i5 0, i5 0

]]></Node>
<StgValue><ssdm name="write_ln112"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="19" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1:0 %spectopmodule_ln11 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11

]]></Node>
<StgValue><ssdm name="spectopmodule_ln11"/></StgValue>
</operation>

<operation id="20" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="4" op_5_bw="1" op_6_bw="5" op_7_bw="5" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
fpga_resource_hint.entry.1:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %SLI_AXIS_V_data_V, i1 %SLI_AXIS_V_keep_V, i1 %SLI_AXIS_V_strb_V, i4 %SLI_AXIS_V_user_V, i1 %SLI_AXIS_V_last_V, i5 %SLI_AXIS_V_id_V, i5 %SLI_AXIS_V_dest_V, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.1:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %SLI_AXIS_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="22" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
fpga_resource_hint.entry.1:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %SLI_AXIS_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="23" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
fpga_resource_hint.entry.1:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %SLI_AXIS_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="24" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
fpga_resource_hint.entry.1:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %SLI_AXIS_V_user_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="25" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
fpga_resource_hint.entry.1:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %SLI_AXIS_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="26" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.1:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %SLI_AXIS_V_id_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.1:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %SLI_AXIS_V_dest_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="4" op_5_bw="1" op_6_bw="5" op_7_bw="5" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
fpga_resource_hint.entry.1:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %MRI_AXIS_V_data_V, i1 %MRI_AXIS_V_keep_V, i1 %MRI_AXIS_V_strb_V, i4 %MRI_AXIS_V_user_V, i1 %MRI_AXIS_V_last_V, i5 %MRI_AXIS_V_id_V, i5 %MRI_AXIS_V_dest_V, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.1:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %MRI_AXIS_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
fpga_resource_hint.entry.1:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %MRI_AXIS_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
fpga_resource_hint.entry.1:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %MRI_AXIS_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
fpga_resource_hint.entry.1:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %MRI_AXIS_V_user_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
fpga_resource_hint.entry.1:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %MRI_AXIS_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.1:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %MRI_AXIS_V_id_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.1:16 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %MRI_AXIS_V_dest_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="4" op_5_bw="1" op_6_bw="5" op_7_bw="5" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
fpga_resource_hint.entry.1:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %STW_AXIS_V_data_V, i1 %STW_AXIS_V_keep_V, i1 %STW_AXIS_V_strb_V, i4 %STW_AXIS_V_user_V, i1 %STW_AXIS_V_last_V, i5 %STW_AXIS_V_id_V, i5 %STW_AXIS_V_dest_V, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.1:18 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %STW_AXIS_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
fpga_resource_hint.entry.1:19 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %STW_AXIS_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
fpga_resource_hint.entry.1:20 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %STW_AXIS_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
fpga_resource_hint.entry.1:21 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %STW_AXIS_V_user_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
fpga_resource_hint.entry.1:22 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %STW_AXIS_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.1:23 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %STW_AXIS_V_id_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.1:24 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %STW_AXIS_V_dest_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="4" op_5_bw="1" op_6_bw="5" op_7_bw="5" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
fpga_resource_hint.entry.1:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %MBW_AXIS_V_data_V, i1 %MBW_AXIS_V_keep_V, i1 %MBW_AXIS_V_strb_V, i4 %MBW_AXIS_V_user_V, i1 %MBW_AXIS_V_last_V, i5 %MBW_AXIS_V_id_V, i5 %MBW_AXIS_V_dest_V, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.1:26 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %MBW_AXIS_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
fpga_resource_hint.entry.1:27 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %MBW_AXIS_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
fpga_resource_hint.entry.1:28 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %MBW_AXIS_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
fpga_resource_hint.entry.1:29 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %MBW_AXIS_V_user_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
fpga_resource_hint.entry.1:30 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %MBW_AXIS_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.1:31 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %MBW_AXIS_V_id_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.1:32 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %MBW_AXIS_V_dest_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="4" op_5_bw="1" op_6_bw="5" op_7_bw="5" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
fpga_resource_hint.entry.1:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %STA_AXIS_V_data_V, i2 %STA_AXIS_V_keep_V, i2 %STA_AXIS_V_strb_V, i4 %STA_AXIS_V_user_V, i1 %STA_AXIS_V_last_V, i5 %STA_AXIS_V_id_V, i5 %STA_AXIS_V_dest_V, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1:34 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %STA_AXIS_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
fpga_resource_hint.entry.1:35 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %STA_AXIS_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
fpga_resource_hint.entry.1:36 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %STA_AXIS_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
fpga_resource_hint.entry.1:37 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %STA_AXIS_V_user_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
fpga_resource_hint.entry.1:38 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %STA_AXIS_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.1:39 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %STA_AXIS_V_id_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.1:40 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %STA_AXIS_V_dest_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="4" op_5_bw="1" op_6_bw="5" op_7_bw="5" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
fpga_resource_hint.entry.1:41 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %MBA_AXIS_V_data_V, i2 %MBA_AXIS_V_keep_V, i2 %MBA_AXIS_V_strb_V, i4 %MBA_AXIS_V_user_V, i1 %MBA_AXIS_V_last_V, i5 %MBA_AXIS_V_id_V, i5 %MBA_AXIS_V_dest_V, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1:42 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %MBA_AXIS_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
fpga_resource_hint.entry.1:43 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %MBA_AXIS_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
fpga_resource_hint.entry.1:44 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %MBA_AXIS_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
fpga_resource_hint.entry.1:45 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %MBA_AXIS_V_user_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
fpga_resource_hint.entry.1:46 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %MBA_AXIS_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.1:47 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %MBA_AXIS_V_id_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.1:48 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %MBA_AXIS_V_dest_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
fpga_resource_hint.entry.1:49 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_4, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1:56 %rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty

]]></Node>
<StgValue><ssdm name="rbegin3"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1:61 %rend4 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin3

]]></Node>
<StgValue><ssdm name="rend4"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="4" op_5_bw="1" op_6_bw="5" op_7_bw="5" op_8_bw="8" op_9_bw="1" op_10_bw="1" op_11_bw="4" op_12_bw="1" op_13_bw="5" op_14_bw="5">
<![CDATA[
fpga_resource_hint.entry.1:63 %write_ln83 = write void @_ssdm_op_Write.axis.volatile.i8P0A.i1P0A.i1P0A.i4P0A.i1P0A.i5P0A.i5P0A, i8 %MRI_AXIS_V_data_V, i1 %MRI_AXIS_V_keep_V, i1 %MRI_AXIS_V_strb_V, i4 %MRI_AXIS_V_user_V, i1 %MRI_AXIS_V_last_V, i5 %MRI_AXIS_V_id_V, i5 %MRI_AXIS_V_dest_V, i8 %aValue_mat_data, i1 1, i1 1, i4 0, i1 0, i5 0, i5 0

]]></Node>
<StgValue><ssdm name="write_ln83"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="4" op_5_bw="1" op_6_bw="5" op_7_bw="5" op_8_bw="8" op_9_bw="1" op_10_bw="1" op_11_bw="4" op_12_bw="1" op_13_bw="5" op_14_bw="5">
<![CDATA[
fpga_resource_hint.entry.1:64 %write_ln98 = write void @_ssdm_op_Write.axis.volatile.i8P0A.i1P0A.i1P0A.i4P0A.i1P0A.i5P0A.i5P0A, i8 %MBW_AXIS_V_data_V, i1 %MBW_AXIS_V_keep_V, i1 %MBW_AXIS_V_strb_V, i4 %MBW_AXIS_V_user_V, i1 %MBW_AXIS_V_last_V, i5 %MBW_AXIS_V_id_V, i5 %MBW_AXIS_V_dest_V, i8 %aValue_mat_data_1, i1 1, i1 1, i4 0, i1 0, i5 0, i5 0

]]></Node>
<StgValue><ssdm name="write_ln98"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="4" op_5_bw="1" op_6_bw="5" op_7_bw="5" op_8_bw="16" op_9_bw="2" op_10_bw="2" op_11_bw="4" op_12_bw="1" op_13_bw="5" op_14_bw="5">
<![CDATA[
fpga_resource_hint.entry.1:65 %write_ln112 = write void @_ssdm_op_Write.axis.volatile.i16P0A.i2P0A.i2P0A.i4P0A.i1P0A.i5P0A.i5P0A, i16 %MBA_AXIS_V_data_V, i2 %MBA_AXIS_V_keep_V, i2 %MBA_AXIS_V_strb_V, i4 %MBA_AXIS_V_user_V, i1 %MBA_AXIS_V_last_V, i5 %MBA_AXIS_V_id_V, i5 %MBA_AXIS_V_dest_V, i16 %res_ba, i2 3, i2 3, i4 0, i1 0, i5 0, i5 0

]]></Node>
<StgValue><ssdm name="write_ln112"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="4" op_5_bw="1" op_6_bw="5" op_7_bw="5" op_8_bw="0">
<![CDATA[
fpga_resource_hint.entry.1:66 %specaxissidechannel_ln115 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i16 %MBA_AXIS_V_data_V, i2 %MBA_AXIS_V_keep_V, i2 %MBA_AXIS_V_strb_V, i4 %MBA_AXIS_V_user_V, i1 %MBA_AXIS_V_last_V, i5 %MBA_AXIS_V_id_V, i5 %MBA_AXIS_V_dest_V, void @empty_5

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln115"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="4" op_5_bw="1" op_6_bw="5" op_7_bw="5" op_8_bw="0">
<![CDATA[
fpga_resource_hint.entry.1:67 %specaxissidechannel_ln115 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i8 %MRI_AXIS_V_data_V, i1 %MRI_AXIS_V_keep_V, i1 %MRI_AXIS_V_strb_V, i4 %MRI_AXIS_V_user_V, i1 %MRI_AXIS_V_last_V, i5 %MRI_AXIS_V_id_V, i5 %MRI_AXIS_V_dest_V, void @empty_6

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln115"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="4" op_5_bw="1" op_6_bw="5" op_7_bw="5" op_8_bw="0">
<![CDATA[
fpga_resource_hint.entry.1:68 %specaxissidechannel_ln115 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i8 %MBW_AXIS_V_data_V, i1 %MBW_AXIS_V_keep_V, i1 %MBW_AXIS_V_strb_V, i4 %MBW_AXIS_V_user_V, i1 %MBW_AXIS_V_last_V, i5 %MBW_AXIS_V_id_V, i5 %MBW_AXIS_V_dest_V, void @empty_7

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln115"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="4" op_5_bw="1" op_6_bw="5" op_7_bw="5" op_8_bw="0">
<![CDATA[
fpga_resource_hint.entry.1:69 %specaxissidechannel_ln115 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i16 %STA_AXIS_V_data_V, i2 %STA_AXIS_V_keep_V, i2 %STA_AXIS_V_strb_V, i4 %STA_AXIS_V_user_V, i1 %STA_AXIS_V_last_V, i5 %STA_AXIS_V_id_V, i5 %STA_AXIS_V_dest_V, void @empty_8

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln115"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="4" op_5_bw="1" op_6_bw="5" op_7_bw="5" op_8_bw="0">
<![CDATA[
fpga_resource_hint.entry.1:70 %specaxissidechannel_ln115 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i8 %STW_AXIS_V_data_V, i1 %STW_AXIS_V_keep_V, i1 %STW_AXIS_V_strb_V, i4 %STW_AXIS_V_user_V, i1 %STW_AXIS_V_last_V, i5 %STW_AXIS_V_id_V, i5 %STW_AXIS_V_dest_V, void @empty_9

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln115"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="4" op_5_bw="1" op_6_bw="5" op_7_bw="5" op_8_bw="0">
<![CDATA[
fpga_resource_hint.entry.1:71 %specaxissidechannel_ln115 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i8 %SLI_AXIS_V_data_V, i1 %SLI_AXIS_V_keep_V, i1 %SLI_AXIS_V_strb_V, i4 %SLI_AXIS_V_user_V, i1 %SLI_AXIS_V_last_V, i5 %SLI_AXIS_V_id_V, i5 %SLI_AXIS_V_dest_V, void @empty_10

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln115"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0">
<![CDATA[
fpga_resource_hint.entry.1:72 %ret_ln115 = ret

]]></Node>
<StgValue><ssdm name="ret_ln115"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
