###############################################################
#  Generated by:      Cadence Innovus 21.12-s106_1
#  OS:                Linux x86_64(Host ID ip-10-16-10-154.rdius.us)
#  Generated on:      Wed May 14 01:32:46 2025
#  Design:            mcs4
#  Command:           report_ccopt_skew_groups -file outputs/reports/skew_groups.rpt
###############################################################

Skew Group Structure:
=====================

----------------------------------------------------------------------------------
Skew Group                     Sources    Constrained Sinks    Unconstrained Sinks
----------------------------------------------------------------------------------
20MHz_CLK/ConstraintMode_BC       1              657                    0
20MHz_CLK/ConstraintMode_WC       1              657                    0
----------------------------------------------------------------------------------

Skew Group Summary:
===================

---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner                Skew Group                     ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DelayCorner_WC:both.early    20MHz_CLK/ConstraintMode_BC        -        2.359     2.441     2.419        0.025       ignored                  -         0.082              -
                             20MHz_CLK/ConstraintMode_WC        -        2.359     2.441     2.419        0.025       ignored                  -         0.082              -
DelayCorner_WC:both.late     20MHz_CLK/ConstraintMode_BC    none         2.364     2.445     2.424        0.025       auto computed        0.105         0.081    100% {2.364, 2.445}
                             20MHz_CLK/ConstraintMode_WC    *2.500       2.364     2.445     2.424        0.025       auto computed        0.105         0.081    100% {2.364, 2.445}
DelayCorner_BC:both.early    20MHz_CLK/ConstraintMode_BC        -        5.216     5.238     5.228        0.005       ignored                  -         0.022              -
                             20MHz_CLK/ConstraintMode_WC        -        5.216     5.238     5.228        0.005       ignored                  -         0.022              -
DelayCorner_BC:both.late     20MHz_CLK/ConstraintMode_BC        -        5.220     5.241     5.231        0.005       ignored                  -         0.022              -
                             20MHz_CLK/ConstraintMode_WC        -        5.220     5.241     5.231        0.005       ignored                  -         0.022              -
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

------------------------------------------------------------------------------------------------
Timing Corner                Skew Group                     Min ID    PathID    Max ID    PathID
------------------------------------------------------------------------------------------------
DelayCorner_WC:both.early    20MHz_CLK/ConstraintMode_BC    2.359        1      2.441        2
-    min ram_0_ram2_ram_array_reg[12][3]/CK
-    max ram_0_ram3_ram_array_reg[14][2]/CK
                             20MHz_CLK/ConstraintMode_WC    2.359        9      2.441       10
-    min ram_0_ram2_ram_array_reg[12][3]/CK
-    max ram_0_ram3_ram_array_reg[14][2]/CK
DelayCorner_WC:both.late     20MHz_CLK/ConstraintMode_BC    2.364        3      2.445        4
-    min ram_0_ram2_ram_array_reg[12][3]/CK
-    max ram_0_ram3_ram_array_reg[14][2]/CK
                             20MHz_CLK/ConstraintMode_WC    2.364       11      2.445       12
-    min ram_0_ram2_ram_array_reg[12][3]/CK
-    max ram_0_ram3_ram_array_reg[14][2]/CK
DelayCorner_BC:both.early    20MHz_CLK/ConstraintMode_BC    5.216        5      5.238        6
-    min ram_0_ram2_ram_array_reg[12][3]/CK
-    max ram_0_ram3_ram_array_reg[14][2]/CK
                             20MHz_CLK/ConstraintMode_WC    5.216       13      5.238       14
-    min ram_0_ram2_ram_array_reg[12][3]/CK
-    max ram_0_ram3_ram_array_reg[14][2]/CK
DelayCorner_BC:both.late     20MHz_CLK/ConstraintMode_BC    5.220        7      5.241        8
-    min ram_0_ram2_ram_array_reg[12][3]/CK
-    max ram_0_ram2_ram_array_reg[14][2]/CK
                             20MHz_CLK/ConstraintMode_WC    5.220       15      5.241       16
-    min ram_0_ram2_ram_array_reg[12][3]/CK
-    max ram_0_ram2_ram_array_reg[14][2]/CK
------------------------------------------------------------------------------------------------

Timing for timing corner DelayCorner_WC:both.early, min clock_path:
===================================================================

PathID    : 1
Path type : skew group 20MHz_CLK/ConstraintMode_BC (path 1 of 1)
Start     : sysclk
End       : ram_0_ram2_ram_array_reg[12][3]/CK
Delay     : 2.359

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
sysclk
-     -          rise   -       1.250   0.004  0.014  (175.200,94.905)   -            7    
CTS_cdb_buf_00064/A
-     CLKBUFX2   rise   0.001   1.251   0.004  -      (119.565,119.565)   80.295   -       
CTS_cdb_buf_00064/Y
-     CLKBUFX2   rise   0.100   1.351   0.070  0.005  (119.210,120.035)    0.825      1    
CTS_cdb_buf_00065/A
-     CLKBUFX3   rise   0.000   1.351   0.070  -      (64.500,99.275)     75.470   -       
CTS_cdb_buf_00065/Y
-     CLKBUFX3   rise   0.117   1.468   0.061  0.007  (64.285,98.690)      0.800      1    
CTS_cdb_buf_00066/A
-     CLKBUFX2   rise   0.000   1.469   0.061  -      (119.565,152.515)  109.105   -       
CTS_cdb_buf_00066/Y
-     CLKBUFX2   rise   0.135   1.603   0.082  0.006  (119.210,152.045)    0.825      1    
CTS_cdb_buf_00067/A
-     CLKBUFX2   rise   0.000   1.604   0.082  -      (57.965,109.305)   103.985   -       
CTS_cdb_buf_00067/Y
-     CLKBUFX2   rise   0.140   1.744   0.073  0.005  (57.610,109.775)     0.825      1    
CTS_cdb_buf_00068/A
-     CLKBUFX2   rise   0.000   1.744   0.073  -      (82.765,170.865)    86.245   -       
CTS_cdb_buf_00068/Y
-     CLKBUFX2   rise   0.142   1.886   0.084  0.007  (82.410,171.335)     0.825      1    
CTS_cdb_buf_00069/A
-     CLKBUFX3   rise   0.000   1.886   0.084  -      (97.700,80.465)    106.160   -       
CTS_cdb_buf_00069/Y
-     CLKBUFX3   rise   0.125   2.011   0.062  0.007  (97.485,81.050)      0.800      1    
CTS_cdb_buf_00070/A
-     CLKBUFX2   rise   0.000   2.011   0.062  -      (75.965,170.865)   111.335   -       
CTS_cdb_buf_00070/Y
-     CLKBUFX2   rise   0.120   2.132   0.056  0.004  (75.610,171.335)     0.825      1    
CTS_cdb_buf_00071/A
-     CLKBUFX2   rise   0.000   2.132   0.056  -      (96.365,131.995)    60.095   -       
CTS_cdb_buf_00071/Y
-     CLKBUFX2   rise   0.108   2.240   0.039  0.002  (96.010,131.525)     0.825      1    
CTS_ccl_a_buf_00005/A
-     CLKBUFX20  rise   0.000   2.240   0.039  -      (102.100,131.765)    6.330   -       
CTS_ccl_a_buf_00005/Y
-     CLKBUFX20  rise   0.118   2.358   0.075  0.047  (101.610,131.565)    0.690     95    
ram_0_ram2_ram_array_reg[12][3]/CK
-     SDFFQX1    rise   0.001   2.359   0.075  -      (103.505,131.910)    2.240   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner DelayCorner_WC:both.early, max clock_path:
===================================================================

PathID    : 2
Path type : skew group 20MHz_CLK/ConstraintMode_BC (path 1 of 1)
Start     : sysclk
End       : ram_0_ram0_ram_array_reg[14][1]/CK
Delay     : 2.441

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
sysclk
-     -          rise   -       1.250   0.004  0.014  (175.200,94.905)   -            7    
CTS_cdb_buf_00072/A
-     CLKBUFX2   rise   0.000   1.250   0.004  -      (167.565,80.695)    21.845   -       
CTS_cdb_buf_00072/Y
-     CLKBUFX2   rise   0.095   1.345   0.059  0.004  (167.210,80.225)     0.825      1    
CTS_cdb_buf_00073/A
-     CLKBUFX2   rise   0.000   1.345   0.059  -      (149.765,126.405)   63.625   -       
CTS_cdb_buf_00073/Y
-     CLKBUFX2   rise   0.114   1.459   0.047  0.003  (149.410,126.875)    0.825      1    
CTS_cdb_buf_00074/A
-     CLKBUFX2   rise   0.000   1.459   0.047  -      (160.365,164.025)   48.105   -       
CTS_cdb_buf_00074/Y
-     CLKBUFX2   rise   0.107   1.566   0.045  0.003  (160.010,164.495)    0.825      1    
CTS_cdb_buf_00075/A
-     CLKBUFX2   rise   0.000   1.566   0.045  -      (115.165,166.195)   46.545   -       
CTS_cdb_buf_00075/Y
-     CLKBUFX2   rise   0.122   1.688   0.075  0.006  (114.810,165.725)    0.825      1    
CTS_cdb_buf_00076/A
-     CLKBUFX2   rise   0.000   1.689   0.075  -      (145.965,101.215)   95.665   -       
CTS_cdb_buf_00076/Y
-     CLKBUFX2   rise   0.138   1.826   0.075  0.006  (145.610,100.745)    0.825      1    
CTS_cdb_buf_00077/A
-     CLKBUFX2   rise   0.000   1.827   0.075  -      (124.765,170.865)   90.965   -       
CTS_cdb_buf_00077/Y
-     CLKBUFX2   rise   0.141   1.967   0.081  0.006  (124.410,171.335)    0.825      1    
CTS_cdb_buf_00078/A
-     CLKBUFX2   rise   0.000   1.968   0.081  -      (165.965,104.635)  108.255   -       
CTS_cdb_buf_00078/Y
-     CLKBUFX2   rise   0.139   2.107   0.072  0.005  (165.610,104.165)    0.825      1    
CTS_cdb_buf_00079/A
-     CLKBUFX2   rise   0.000   2.107   0.072  -      (137.165,160.605)   84.885   -       
CTS_cdb_buf_00079/Y
-     CLKBUFX2   rise   0.118   2.225   0.041  0.002  (136.810,161.075)    0.825      1    
CTS_cdb_buf_00113/A
-     CLKBUFX3   rise   0.000   2.225   0.041  -      (165.700,153.995)   35.970   -       
CTS_cdb_buf_00113/Y
-     CLKBUFX3   rise   0.089   2.314   0.036  0.003  (165.485,153.410)    0.800      1    
CTS_ccl_a_buf_00006/A
-     CLKBUFX20  rise   0.000   2.314   0.036  -      (159.300,136.895)   22.700   -       
CTS_ccl_a_buf_00006/Y
-     CLKBUFX20  rise   0.113   2.427   0.079  0.049  (158.810,137.095)    0.690     99    
ram_0_ram0_ram_array_reg[14][1]/CK
-     SDFFQX1    rise   0.014   2.441   0.082  -      (149.305,109.390)   37.210   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner DelayCorner_WC:both.late, min clock_path:
==================================================================

PathID    : 3
Path type : skew group 20MHz_CLK/ConstraintMode_BC (path 1 of 1)
Start     : sysclk
End       : ram_0_ram2_ram_array_reg[12][3]/CK
Delay     : 2.364

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
sysclk
-     -          rise   -       1.250   0.004  0.014  (175.200,94.905)   -            7    
CTS_cdb_buf_00064/A
-     CLKBUFX2   rise   0.001   1.251   0.004  -      (119.565,119.565)   80.295   -       
CTS_cdb_buf_00064/Y
-     CLKBUFX2   rise   0.100   1.351   0.070  0.005  (119.210,120.035)    0.825      1    
CTS_cdb_buf_00065/A
-     CLKBUFX3   rise   0.001   1.352   0.070  -      (64.500,99.275)     75.470   -       
CTS_cdb_buf_00065/Y
-     CLKBUFX3   rise   0.117   1.468   0.061  0.007  (64.285,98.690)      0.800      1    
CTS_cdb_buf_00066/A
-     CLKBUFX2   rise   0.001   1.469   0.061  -      (119.565,152.515)  109.105   -       
CTS_cdb_buf_00066/Y
-     CLKBUFX2   rise   0.135   1.604   0.082  0.006  (119.210,152.045)    0.825      1    
CTS_cdb_buf_00067/A
-     CLKBUFX2   rise   0.001   1.605   0.082  -      (57.965,109.305)   103.985   -       
CTS_cdb_buf_00067/Y
-     CLKBUFX2   rise   0.140   1.745   0.073  0.005  (57.610,109.775)     0.825      1    
CTS_cdb_buf_00068/A
-     CLKBUFX2   rise   0.001   1.745   0.073  -      (82.765,170.865)    86.245   -       
CTS_cdb_buf_00068/Y
-     CLKBUFX2   rise   0.142   1.887   0.084  0.007  (82.410,171.335)     0.825      1    
CTS_cdb_buf_00069/A
-     CLKBUFX3   rise   0.001   1.888   0.084  -      (97.700,80.465)    106.160   -       
CTS_cdb_buf_00069/Y
-     CLKBUFX3   rise   0.125   2.013   0.062  0.007  (97.485,81.050)      0.800      1    
CTS_cdb_buf_00070/A
-     CLKBUFX2   rise   0.001   2.014   0.062  -      (75.965,170.865)   111.335   -       
CTS_cdb_buf_00070/Y
-     CLKBUFX2   rise   0.121   2.135   0.056  0.004  (75.610,171.335)     0.825      1    
CTS_cdb_buf_00071/A
-     CLKBUFX2   rise   0.000   2.135   0.056  -      (96.365,131.995)    60.095   -       
CTS_cdb_buf_00071/Y
-     CLKBUFX2   rise   0.109   2.244   0.041  0.002  (96.010,131.525)     0.825      1    
CTS_ccl_a_buf_00005/A
-     CLKBUFX20  rise   0.000   2.244   0.041  -      (102.100,131.765)    6.330   -       
CTS_ccl_a_buf_00005/Y
-     CLKBUFX20  rise   0.120   2.364   0.076  0.047  (101.610,131.565)    0.690     95    
ram_0_ram2_ram_array_reg[12][3]/CK
-     SDFFQX1    rise   0.001   2.364   0.076  -      (103.505,131.910)    2.240   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner DelayCorner_WC:both.late, max clock_path:
==================================================================

PathID    : 4
Path type : skew group 20MHz_CLK/ConstraintMode_BC (path 1 of 1)
Start     : sysclk
End       : ram_0_ram0_ram_array_reg[14][1]/CK
Delay     : 2.445

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
sysclk
-     -          rise   -       1.250   0.004  0.014  (175.200,94.905)   -            7    
CTS_cdb_buf_00072/A
-     CLKBUFX2   rise   0.000   1.250   0.004  -      (167.565,80.695)    21.845   -       
CTS_cdb_buf_00072/Y
-     CLKBUFX2   rise   0.095   1.345   0.059  0.004  (167.210,80.225)     0.825      1    
CTS_cdb_buf_00073/A
-     CLKBUFX2   rise   0.000   1.345   0.059  -      (149.765,126.405)   63.625   -       
CTS_cdb_buf_00073/Y
-     CLKBUFX2   rise   0.114   1.459   0.047  0.003  (149.410,126.875)    0.825      1    
CTS_cdb_buf_00074/A
-     CLKBUFX2   rise   0.000   1.459   0.047  -      (160.365,164.025)   48.105   -       
CTS_cdb_buf_00074/Y
-     CLKBUFX2   rise   0.107   1.566   0.045  0.003  (160.010,164.495)    0.825      1    
CTS_cdb_buf_00075/A
-     CLKBUFX2   rise   0.000   1.566   0.045  -      (115.165,166.195)   46.545   -       
CTS_cdb_buf_00075/Y
-     CLKBUFX2   rise   0.122   1.689   0.075  0.006  (114.810,165.725)    0.825      1    
CTS_cdb_buf_00076/A
-     CLKBUFX2   rise   0.001   1.689   0.075  -      (145.965,101.215)   95.665   -       
CTS_cdb_buf_00076/Y
-     CLKBUFX2   rise   0.138   1.827   0.075  0.006  (145.610,100.745)    0.825      1    
CTS_cdb_buf_00077/A
-     CLKBUFX2   rise   0.001   1.828   0.075  -      (124.765,170.865)   90.965   -       
CTS_cdb_buf_00077/Y
-     CLKBUFX2   rise   0.141   1.969   0.081  0.006  (124.410,171.335)    0.825      1    
CTS_cdb_buf_00078/A
-     CLKBUFX2   rise   0.001   1.969   0.081  -      (165.965,104.635)  108.255   -       
CTS_cdb_buf_00078/Y
-     CLKBUFX2   rise   0.139   2.108   0.072  0.005  (165.610,104.165)    0.825      1    
CTS_cdb_buf_00079/A
-     CLKBUFX2   rise   0.001   2.109   0.072  -      (137.165,160.605)   84.885   -       
CTS_cdb_buf_00079/Y
-     CLKBUFX2   rise   0.118   2.227   0.041  0.002  (136.810,161.075)    0.825      1    
CTS_cdb_buf_00113/A
-     CLKBUFX3   rise   0.000   2.227   0.041  -      (165.700,153.995)   35.970   -       
CTS_cdb_buf_00113/Y
-     CLKBUFX3   rise   0.090   2.317   0.038  0.003  (165.485,153.410)    0.800      1    
CTS_ccl_a_buf_00006/A
-     CLKBUFX20  rise   0.000   2.317   0.038  -      (159.300,136.895)   22.700   -       
CTS_ccl_a_buf_00006/Y
-     CLKBUFX20  rise   0.115   2.431   0.080  0.049  (158.810,137.095)    0.690     99    
ram_0_ram0_ram_array_reg[14][1]/CK
-     SDFFQX1    rise   0.014   2.445   0.083  -      (149.305,109.390)   37.210   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner DelayCorner_BC:both.early, min clock_path:
===================================================================

PathID    : 5
Path type : skew group 20MHz_CLK/ConstraintMode_BC (path 1 of 1)
Start     : sysclk
End       : ram_0_ram2_ram_array_reg[12][3]/CK
Delay     : 5.216

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
sysclk
-     -          rise   -       5.000   0.004  0.015  (175.200,94.905)   -            7    
CTS_cdb_buf_00064/A
-     CLKBUFX2   rise   0.001   5.001   0.004  -      (119.565,119.565)   80.295   -       
CTS_cdb_buf_00064/Y
-     CLKBUFX2   rise   0.023   5.024   0.017  0.005  (119.210,120.035)    0.825      1    
CTS_cdb_buf_00065/A
-     CLKBUFX3   rise   0.000   5.024   0.017  -      (64.500,99.275)     75.470   -       
CTS_cdb_buf_00065/Y
-     CLKBUFX3   rise   0.022   5.046   0.016  0.007  (64.285,98.690)      0.800      1    
CTS_cdb_buf_00066/A
-     CLKBUFX2   rise   0.000   5.046   0.016  -      (119.565,152.515)  109.105   -       
CTS_cdb_buf_00066/Y
-     CLKBUFX2   rise   0.025   5.072   0.021  0.007  (119.210,152.045)    0.825      1    
CTS_cdb_buf_00067/A
-     CLKBUFX2   rise   0.000   5.072   0.021  -      (57.965,109.305)   103.985   -       
CTS_cdb_buf_00067/Y
-     CLKBUFX2   rise   0.024   5.097   0.018  0.006  (57.610,109.775)     0.825      1    
CTS_cdb_buf_00068/A
-     CLKBUFX2   rise   0.000   5.097   0.018  -      (82.765,170.865)    86.245   -       
CTS_cdb_buf_00068/Y
-     CLKBUFX2   rise   0.026   5.123   0.021  0.007  (82.410,171.335)     0.825      1    
CTS_cdb_buf_00069/A
-     CLKBUFX3   rise   0.000   5.123   0.021  -      (97.700,80.465)    106.160   -       
CTS_cdb_buf_00069/Y
-     CLKBUFX3   rise   0.023   5.146   0.016  0.007  (97.485,81.050)      0.800      1    
CTS_cdb_buf_00070/A
-     CLKBUFX2   rise   0.000   5.147   0.016  -      (75.965,170.865)   111.335   -       
CTS_cdb_buf_00070/Y
-     CLKBUFX2   rise   0.021   5.168   0.014  0.004  (75.610,171.335)     0.825      1    
CTS_cdb_buf_00071/A
-     CLKBUFX2   rise   0.000   5.168   0.014  -      (96.365,131.995)    60.095   -       
CTS_cdb_buf_00071/Y
-     CLKBUFX2   rise   0.019   5.188   0.010  0.003  (96.010,131.525)     0.825      1    
CTS_ccl_a_buf_00005/A
-     CLKBUFX20  rise   0.000   5.188   0.010  -      (102.100,131.765)    6.330   -       
CTS_ccl_a_buf_00005/Y
-     CLKBUFX20  rise   0.028   5.215   0.023  0.057  (101.610,131.565)    0.690     95    
ram_0_ram2_ram_array_reg[12][3]/CK
-     SDFFQX1    rise   0.001   5.216   0.024  -      (103.505,131.910)    2.240   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner DelayCorner_BC:both.early, max clock_path:
===================================================================

PathID    : 6
Path type : skew group 20MHz_CLK/ConstraintMode_BC (path 1 of 1)
Start     : sysclk
End       : ram_0_ram0_ram_array_reg[14][1]/CK
Delay     : 5.238

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
sysclk
-     -          rise   -       5.000   0.004  0.015  (175.200,94.905)   -            7    
CTS_cdb_buf_00072/A
-     CLKBUFX2   rise   0.000   5.000   0.004  -      (167.565,80.695)    21.845   -       
CTS_cdb_buf_00072/Y
-     CLKBUFX2   rise   0.021   5.021   0.015  0.004  (167.210,80.225)     0.825      1    
CTS_cdb_buf_00073/A
-     CLKBUFX2   rise   0.000   5.022   0.015  -      (149.765,126.405)   63.625   -       
CTS_cdb_buf_00073/Y
-     CLKBUFX2   rise   0.020   5.042   0.011  0.003  (149.410,126.875)    0.825      1    
CTS_cdb_buf_00074/A
-     CLKBUFX2   rise   0.000   5.042   0.011  -      (160.365,164.025)   48.105   -       
CTS_cdb_buf_00074/Y
-     CLKBUFX2   rise   0.019   5.061   0.011  0.003  (160.010,164.495)    0.825      1    
CTS_cdb_buf_00075/A
-     CLKBUFX2   rise   0.000   5.061   0.011  -      (115.165,166.195)   46.545   -       
CTS_cdb_buf_00075/Y
-     CLKBUFX2   rise   0.024   5.085   0.019  0.006  (114.810,165.725)    0.825      1    
CTS_cdb_buf_00076/A
-     CLKBUFX2   rise   0.000   5.085   0.019  -      (145.965,101.215)   95.665   -       
CTS_cdb_buf_00076/Y
-     CLKBUFX2   rise   0.025   5.110   0.019  0.006  (145.610,100.745)    0.825      1    
CTS_cdb_buf_00077/A
-     CLKBUFX2   rise   0.000   5.110   0.019  -      (124.765,170.865)   90.965   -       
CTS_cdb_buf_00077/Y
-     CLKBUFX2   rise   0.025   5.136   0.020  0.006  (124.410,171.335)    0.825      1    
CTS_cdb_buf_00078/A
-     CLKBUFX2   rise   0.000   5.136   0.020  -      (165.965,104.635)  108.255   -       
CTS_cdb_buf_00078/Y
-     CLKBUFX2   rise   0.024   5.160   0.018  0.006  (165.610,104.165)    0.825      1    
CTS_cdb_buf_00079/A
-     CLKBUFX2   rise   0.000   5.161   0.018  -      (137.165,160.605)   84.885   -       
CTS_cdb_buf_00079/Y
-     CLKBUFX2   rise   0.020   5.180   0.010  0.003  (136.810,161.075)    0.825      1    
CTS_cdb_buf_00113/A
-     CLKBUFX3   rise   0.000   5.180   0.010  -      (165.700,153.995)   35.970   -       
CTS_cdb_buf_00113/Y
-     CLKBUFX3   rise   0.018   5.198   0.009  0.004  (165.485,153.410)    0.800      1    
CTS_ccl_a_buf_00006/A
-     CLKBUFX20  rise   0.000   5.198   0.009  -      (159.300,136.895)   22.700   -       
CTS_ccl_a_buf_00006/Y
-     CLKBUFX20  rise   0.024   5.222   0.020  0.059  (158.810,137.095)    0.690     99    
ram_0_ram0_ram_array_reg[14][1]/CK
-     SDFFQX1    rise   0.016   5.238   0.035  -      (149.305,109.390)   37.210   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner DelayCorner_BC:both.late, min clock_path:
==================================================================

PathID    : 7
Path type : skew group 20MHz_CLK/ConstraintMode_BC (path 1 of 1)
Start     : sysclk
End       : ram_0_ram2_ram_array_reg[12][3]/CK
Delay     : 5.220

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
sysclk
-     -          rise   -       5.000   0.004  0.015  (175.200,94.905)   -            7    
CTS_cdb_buf_00064/A
-     CLKBUFX2   rise   0.001   5.001   0.004  -      (119.565,119.565)   80.295   -       
CTS_cdb_buf_00064/Y
-     CLKBUFX2   rise   0.023   5.024   0.018  0.005  (119.210,120.035)    0.825      1    
CTS_cdb_buf_00065/A
-     CLKBUFX3   rise   0.001   5.024   0.018  -      (64.500,99.275)     75.470   -       
CTS_cdb_buf_00065/Y
-     CLKBUFX3   rise   0.022   5.046   0.016  0.007  (64.285,98.690)      0.800      1    
CTS_cdb_buf_00066/A
-     CLKBUFX2   rise   0.001   5.047   0.016  -      (119.565,152.515)  109.105   -       
CTS_cdb_buf_00066/Y
-     CLKBUFX2   rise   0.025   5.073   0.021  0.007  (119.210,152.045)    0.825      1    
CTS_cdb_buf_00067/A
-     CLKBUFX2   rise   0.001   5.073   0.021  -      (57.965,109.305)   103.985   -       
CTS_cdb_buf_00067/Y
-     CLKBUFX2   rise   0.025   5.098   0.018  0.006  (57.610,109.775)     0.825      1    
CTS_cdb_buf_00068/A
-     CLKBUFX2   rise   0.001   5.098   0.018  -      (82.765,170.865)    86.245   -       
CTS_cdb_buf_00068/Y
-     CLKBUFX2   rise   0.026   5.124   0.021  0.007  (82.410,171.335)     0.825      1    
CTS_cdb_buf_00069/A
-     CLKBUFX3   rise   0.001   5.125   0.021  -      (97.700,80.465)    106.160   -       
CTS_cdb_buf_00069/Y
-     CLKBUFX3   rise   0.023   5.148   0.016  0.007  (97.485,81.050)      0.800      1    
CTS_cdb_buf_00070/A
-     CLKBUFX2   rise   0.001   5.149   0.016  -      (75.965,170.865)   111.335   -       
CTS_cdb_buf_00070/Y
-     CLKBUFX2   rise   0.021   5.171   0.014  0.004  (75.610,171.335)     0.825      1    
CTS_cdb_buf_00071/A
-     CLKBUFX2   rise   0.000   5.171   0.014  -      (96.365,131.995)    60.095   -       
CTS_cdb_buf_00071/Y
-     CLKBUFX2   rise   0.020   5.191   0.011  0.003  (96.010,131.525)     0.825      1    
CTS_ccl_a_buf_00005/A
-     CLKBUFX20  rise   0.000   5.191   0.011  -      (102.100,131.765)    6.330   -       
CTS_ccl_a_buf_00005/Y
-     CLKBUFX20  rise   0.028   5.219   0.024  0.057  (101.610,131.565)    0.690     95    
ram_0_ram2_ram_array_reg[12][3]/CK
-     SDFFQX1    rise   0.001   5.220   0.025  -      (103.505,131.910)    2.240   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner DelayCorner_BC:both.late, max clock_path:
==================================================================

PathID    : 8
Path type : skew group 20MHz_CLK/ConstraintMode_BC (path 1 of 1)
Start     : sysclk
End       : ram_0_ram0_ram_array_reg[14][2]/CK
Delay     : 5.241

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
sysclk
-     -          rise   -       5.000   0.004  0.015  (175.200,94.905)   -            7    
CTS_cdb_buf_00072/A
-     CLKBUFX2   rise   0.000   5.000   0.004  -      (167.565,80.695)    21.845   -       
CTS_cdb_buf_00072/Y
-     CLKBUFX2   rise   0.021   5.021   0.015  0.004  (167.210,80.225)     0.825      1    
CTS_cdb_buf_00073/A
-     CLKBUFX2   rise   0.000   5.022   0.015  -      (149.765,126.405)   63.625   -       
CTS_cdb_buf_00073/Y
-     CLKBUFX2   rise   0.020   5.042   0.011  0.003  (149.410,126.875)    0.825      1    
CTS_cdb_buf_00074/A
-     CLKBUFX2   rise   0.000   5.042   0.011  -      (160.365,164.025)   48.105   -       
CTS_cdb_buf_00074/Y
-     CLKBUFX2   rise   0.019   5.061   0.011  0.003  (160.010,164.495)    0.825      1    
CTS_cdb_buf_00075/A
-     CLKBUFX2   rise   0.000   5.062   0.011  -      (115.165,166.195)   46.545   -       
CTS_cdb_buf_00075/Y
-     CLKBUFX2   rise   0.024   5.085   0.019  0.006  (114.810,165.725)    0.825      1    
CTS_cdb_buf_00076/A
-     CLKBUFX2   rise   0.001   5.086   0.019  -      (145.965,101.215)   95.665   -       
CTS_cdb_buf_00076/Y
-     CLKBUFX2   rise   0.025   5.111   0.019  0.006  (145.610,100.745)    0.825      1    
CTS_cdb_buf_00077/A
-     CLKBUFX2   rise   0.001   5.111   0.019  -      (124.765,170.865)   90.965   -       
CTS_cdb_buf_00077/Y
-     CLKBUFX2   rise   0.025   5.137   0.020  0.006  (124.410,171.335)    0.825      1    
CTS_cdb_buf_00078/A
-     CLKBUFX2   rise   0.001   5.138   0.020  -      (165.965,104.635)  108.255   -       
CTS_cdb_buf_00078/Y
-     CLKBUFX2   rise   0.024   5.162   0.018  0.006  (165.610,104.165)    0.825      1    
CTS_cdb_buf_00079/A
-     CLKBUFX2   rise   0.001   5.163   0.018  -      (137.165,160.605)   84.885   -       
CTS_cdb_buf_00079/Y
-     CLKBUFX2   rise   0.020   5.182   0.010  0.003  (136.810,161.075)    0.825      1    
CTS_cdb_buf_00113/A
-     CLKBUFX3   rise   0.000   5.183   0.010  -      (165.700,153.995)   35.970   -       
CTS_cdb_buf_00113/Y
-     CLKBUFX3   rise   0.018   5.201   0.010  0.004  (165.485,153.410)    0.800      1    
CTS_ccl_a_buf_00006/A
-     CLKBUFX20  rise   0.000   5.201   0.010  -      (159.300,136.895)   22.700   -       
CTS_ccl_a_buf_00006/Y
-     CLKBUFX20  rise   0.024   5.225   0.020  0.059  (158.810,137.095)    0.690     99    
ram_0_ram0_ram_array_reg[14][2]/CK
-     SDFFQX1    rise   0.017   5.241   0.037  -      (141.905,112.810)   41.190   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner DelayCorner_WC:both.early, min clock_path:
===================================================================

PathID    : 9
Path type : skew group 20MHz_CLK/ConstraintMode_WC (path 1 of 1)
Start     : sysclk
End       : ram_0_ram2_ram_array_reg[12][3]/CK
Delay     : 2.359

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
sysclk
-     -          rise   -       1.250   0.004  0.014  (175.200,94.905)   -            7    
CTS_cdb_buf_00064/A
-     CLKBUFX2   rise   0.001   1.251   0.004  -      (119.565,119.565)   80.295   -       
CTS_cdb_buf_00064/Y
-     CLKBUFX2   rise   0.100   1.351   0.070  0.005  (119.210,120.035)    0.825      1    
CTS_cdb_buf_00065/A
-     CLKBUFX3   rise   0.000   1.351   0.070  -      (64.500,99.275)     75.470   -       
CTS_cdb_buf_00065/Y
-     CLKBUFX3   rise   0.117   1.468   0.061  0.007  (64.285,98.690)      0.800      1    
CTS_cdb_buf_00066/A
-     CLKBUFX2   rise   0.000   1.469   0.061  -      (119.565,152.515)  109.105   -       
CTS_cdb_buf_00066/Y
-     CLKBUFX2   rise   0.135   1.603   0.082  0.006  (119.210,152.045)    0.825      1    
CTS_cdb_buf_00067/A
-     CLKBUFX2   rise   0.000   1.604   0.082  -      (57.965,109.305)   103.985   -       
CTS_cdb_buf_00067/Y
-     CLKBUFX2   rise   0.140   1.744   0.073  0.005  (57.610,109.775)     0.825      1    
CTS_cdb_buf_00068/A
-     CLKBUFX2   rise   0.000   1.744   0.073  -      (82.765,170.865)    86.245   -       
CTS_cdb_buf_00068/Y
-     CLKBUFX2   rise   0.142   1.886   0.084  0.007  (82.410,171.335)     0.825      1    
CTS_cdb_buf_00069/A
-     CLKBUFX3   rise   0.000   1.886   0.084  -      (97.700,80.465)    106.160   -       
CTS_cdb_buf_00069/Y
-     CLKBUFX3   rise   0.125   2.011   0.062  0.007  (97.485,81.050)      0.800      1    
CTS_cdb_buf_00070/A
-     CLKBUFX2   rise   0.000   2.011   0.062  -      (75.965,170.865)   111.335   -       
CTS_cdb_buf_00070/Y
-     CLKBUFX2   rise   0.120   2.132   0.056  0.004  (75.610,171.335)     0.825      1    
CTS_cdb_buf_00071/A
-     CLKBUFX2   rise   0.000   2.132   0.056  -      (96.365,131.995)    60.095   -       
CTS_cdb_buf_00071/Y
-     CLKBUFX2   rise   0.108   2.240   0.039  0.002  (96.010,131.525)     0.825      1    
CTS_ccl_a_buf_00005/A
-     CLKBUFX20  rise   0.000   2.240   0.039  -      (102.100,131.765)    6.330   -       
CTS_ccl_a_buf_00005/Y
-     CLKBUFX20  rise   0.118   2.358   0.075  0.047  (101.610,131.565)    0.690     95    
ram_0_ram2_ram_array_reg[12][3]/CK
-     SDFFQX1    rise   0.001   2.359   0.075  -      (103.505,131.910)    2.240   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner DelayCorner_WC:both.early, max clock_path:
===================================================================

PathID    : 10
Path type : skew group 20MHz_CLK/ConstraintMode_WC (path 1 of 1)
Start     : sysclk
End       : ram_0_ram0_ram_array_reg[14][1]/CK
Delay     :  2.441

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
sysclk
-     -          rise   -       1.250   0.004  0.014  (175.200,94.905)   -            7    
CTS_cdb_buf_00072/A
-     CLKBUFX2   rise   0.000   1.250   0.004  -      (167.565,80.695)    21.845   -       
CTS_cdb_buf_00072/Y
-     CLKBUFX2   rise   0.095   1.345   0.059  0.004  (167.210,80.225)     0.825      1    
CTS_cdb_buf_00073/A
-     CLKBUFX2   rise   0.000   1.345   0.059  -      (149.765,126.405)   63.625   -       
CTS_cdb_buf_00073/Y
-     CLKBUFX2   rise   0.114   1.459   0.047  0.003  (149.410,126.875)    0.825      1    
CTS_cdb_buf_00074/A
-     CLKBUFX2   rise   0.000   1.459   0.047  -      (160.365,164.025)   48.105   -       
CTS_cdb_buf_00074/Y
-     CLKBUFX2   rise   0.107   1.566   0.045  0.003  (160.010,164.495)    0.825      1    
CTS_cdb_buf_00075/A
-     CLKBUFX2   rise   0.000   1.566   0.045  -      (115.165,166.195)   46.545   -       
CTS_cdb_buf_00075/Y
-     CLKBUFX2   rise   0.122   1.688   0.075  0.006  (114.810,165.725)    0.825      1    
CTS_cdb_buf_00076/A
-     CLKBUFX2   rise   0.000   1.689   0.075  -      (145.965,101.215)   95.665   -       
CTS_cdb_buf_00076/Y
-     CLKBUFX2   rise   0.138   1.826   0.075  0.006  (145.610,100.745)    0.825      1    
CTS_cdb_buf_00077/A
-     CLKBUFX2   rise   0.000   1.827   0.075  -      (124.765,170.865)   90.965   -       
CTS_cdb_buf_00077/Y
-     CLKBUFX2   rise   0.141   1.967   0.081  0.006  (124.410,171.335)    0.825      1    
CTS_cdb_buf_00078/A
-     CLKBUFX2   rise   0.000   1.968   0.081  -      (165.965,104.635)  108.255   -       
CTS_cdb_buf_00078/Y
-     CLKBUFX2   rise   0.139   2.107   0.072  0.005  (165.610,104.165)    0.825      1    
CTS_cdb_buf_00079/A
-     CLKBUFX2   rise   0.000   2.107   0.072  -      (137.165,160.605)   84.885   -       
CTS_cdb_buf_00079/Y
-     CLKBUFX2   rise   0.118   2.225   0.041  0.002  (136.810,161.075)    0.825      1    
CTS_cdb_buf_00113/A
-     CLKBUFX3   rise   0.000   2.225   0.041  -      (165.700,153.995)   35.970   -       
CTS_cdb_buf_00113/Y
-     CLKBUFX3   rise   0.089   2.314   0.036  0.003  (165.485,153.410)    0.800      1    
CTS_ccl_a_buf_00006/A
-     CLKBUFX20  rise   0.000   2.314   0.036  -      (159.300,136.895)   22.700   -       
CTS_ccl_a_buf_00006/Y
-     CLKBUFX20  rise   0.113   2.427   0.079  0.049  (158.810,137.095)    0.690     99    
ram_0_ram0_ram_array_reg[14][1]/CK
-     SDFFQX1    rise   0.014   2.441   0.082  -      (149.305,109.390)   37.210   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner DelayCorner_WC:both.late, min clock_path:
==================================================================

PathID    : 11
Path type : skew group 20MHz_CLK/ConstraintMode_WC (path 1 of 1)
Start     : sysclk
End       : ram_0_ram2_ram_array_reg[12][3]/CK
Delay     :  2.364

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
sysclk
-     -          rise   -       1.250   0.004  0.014  (175.200,94.905)   -            7    
CTS_cdb_buf_00064/A
-     CLKBUFX2   rise   0.001   1.251   0.004  -      (119.565,119.565)   80.295   -       
CTS_cdb_buf_00064/Y
-     CLKBUFX2   rise   0.100   1.351   0.070  0.005  (119.210,120.035)    0.825      1    
CTS_cdb_buf_00065/A
-     CLKBUFX3   rise   0.001   1.352   0.070  -      (64.500,99.275)     75.470   -       
CTS_cdb_buf_00065/Y
-     CLKBUFX3   rise   0.117   1.468   0.061  0.007  (64.285,98.690)      0.800      1    
CTS_cdb_buf_00066/A
-     CLKBUFX2   rise   0.001   1.469   0.061  -      (119.565,152.515)  109.105   -       
CTS_cdb_buf_00066/Y
-     CLKBUFX2   rise   0.135   1.604   0.082  0.006  (119.210,152.045)    0.825      1    
CTS_cdb_buf_00067/A
-     CLKBUFX2   rise   0.001   1.605   0.082  -      (57.965,109.305)   103.985   -       
CTS_cdb_buf_00067/Y
-     CLKBUFX2   rise   0.140   1.745   0.073  0.005  (57.610,109.775)     0.825      1    
CTS_cdb_buf_00068/A
-     CLKBUFX2   rise   0.001   1.745   0.073  -      (82.765,170.865)    86.245   -       
CTS_cdb_buf_00068/Y
-     CLKBUFX2   rise   0.142   1.887   0.084  0.007  (82.410,171.335)     0.825      1    
CTS_cdb_buf_00069/A
-     CLKBUFX3   rise   0.001   1.888   0.084  -      (97.700,80.465)    106.160   -       
CTS_cdb_buf_00069/Y
-     CLKBUFX3   rise   0.125   2.013   0.062  0.007  (97.485,81.050)      0.800      1    
CTS_cdb_buf_00070/A
-     CLKBUFX2   rise   0.001   2.014   0.062  -      (75.965,170.865)   111.335   -       
CTS_cdb_buf_00070/Y
-     CLKBUFX2   rise   0.121   2.135   0.056  0.004  (75.610,171.335)     0.825      1    
CTS_cdb_buf_00071/A
-     CLKBUFX2   rise   0.000   2.135   0.056  -      (96.365,131.995)    60.095   -       
CTS_cdb_buf_00071/Y
-     CLKBUFX2   rise   0.109   2.244   0.041  0.002  (96.010,131.525)     0.825      1    
CTS_ccl_a_buf_00005/A
-     CLKBUFX20  rise   0.000   2.244   0.041  -      (102.100,131.765)    6.330   -       
CTS_ccl_a_buf_00005/Y
-     CLKBUFX20  rise   0.120   2.364   0.076  0.047  (101.610,131.565)    0.690     95    
ram_0_ram2_ram_array_reg[12][3]/CK
-     SDFFQX1    rise   0.001   2.364   0.076  -      (103.505,131.910)    2.240   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner DelayCorner_WC:both.late, max clock_path:
==================================================================

PathID    : 12
Path type : skew group 20MHz_CLK/ConstraintMode_WC (path 1 of 1)
Start     : sysclk
End       : ram_0_ram0_ram_array_reg[14][1]/CK
Delay     :  2.445

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
sysclk
-     -          rise   -       1.250   0.004  0.014  (175.200,94.905)   -            7    
CTS_cdb_buf_00072/A
-     CLKBUFX2   rise   0.000   1.250   0.004  -      (167.565,80.695)    21.845   -       
CTS_cdb_buf_00072/Y
-     CLKBUFX2   rise   0.095   1.345   0.059  0.004  (167.210,80.225)     0.825      1    
CTS_cdb_buf_00073/A
-     CLKBUFX2   rise   0.000   1.345   0.059  -      (149.765,126.405)   63.625   -       
CTS_cdb_buf_00073/Y
-     CLKBUFX2   rise   0.114   1.459   0.047  0.003  (149.410,126.875)    0.825      1    
CTS_cdb_buf_00074/A
-     CLKBUFX2   rise   0.000   1.459   0.047  -      (160.365,164.025)   48.105   -       
CTS_cdb_buf_00074/Y
-     CLKBUFX2   rise   0.107   1.566   0.045  0.003  (160.010,164.495)    0.825      1    
CTS_cdb_buf_00075/A
-     CLKBUFX2   rise   0.000   1.566   0.045  -      (115.165,166.195)   46.545   -       
CTS_cdb_buf_00075/Y
-     CLKBUFX2   rise   0.122   1.689   0.075  0.006  (114.810,165.725)    0.825      1    
CTS_cdb_buf_00076/A
-     CLKBUFX2   rise   0.001   1.689   0.075  -      (145.965,101.215)   95.665   -       
CTS_cdb_buf_00076/Y
-     CLKBUFX2   rise   0.138   1.827   0.075  0.006  (145.610,100.745)    0.825      1    
CTS_cdb_buf_00077/A
-     CLKBUFX2   rise   0.001   1.828   0.075  -      (124.765,170.865)   90.965   -       
CTS_cdb_buf_00077/Y
-     CLKBUFX2   rise   0.141   1.969   0.081  0.006  (124.410,171.335)    0.825      1    
CTS_cdb_buf_00078/A
-     CLKBUFX2   rise   0.001   1.969   0.081  -      (165.965,104.635)  108.255   -       
CTS_cdb_buf_00078/Y
-     CLKBUFX2   rise   0.139   2.108   0.072  0.005  (165.610,104.165)    0.825      1    
CTS_cdb_buf_00079/A
-     CLKBUFX2   rise   0.001   2.109   0.072  -      (137.165,160.605)   84.885   -       
CTS_cdb_buf_00079/Y
-     CLKBUFX2   rise   0.118   2.227   0.041  0.002  (136.810,161.075)    0.825      1    
CTS_cdb_buf_00113/A
-     CLKBUFX3   rise   0.000   2.227   0.041  -      (165.700,153.995)   35.970   -       
CTS_cdb_buf_00113/Y
-     CLKBUFX3   rise   0.090   2.317   0.038  0.003  (165.485,153.410)    0.800      1    
CTS_ccl_a_buf_00006/A
-     CLKBUFX20  rise   0.000   2.317   0.038  -      (159.300,136.895)   22.700   -       
CTS_ccl_a_buf_00006/Y
-     CLKBUFX20  rise   0.115   2.431   0.080  0.049  (158.810,137.095)    0.690     99    
ram_0_ram0_ram_array_reg[14][1]/CK
-     SDFFQX1    rise   0.014   2.445   0.083  -      (149.305,109.390)   37.210   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner DelayCorner_BC:both.early, min clock_path:
===================================================================

PathID    : 13
Path type : skew group 20MHz_CLK/ConstraintMode_WC (path 1 of 1)
Start     : sysclk
End       : ram_0_ram2_ram_array_reg[12][3]/CK
Delay     :  5.216

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
sysclk
-     -          rise   -       5.000   0.004  0.015  (175.200,94.905)   -            7    
CTS_cdb_buf_00064/A
-     CLKBUFX2   rise   0.001   5.001   0.004  -      (119.565,119.565)   80.295   -       
CTS_cdb_buf_00064/Y
-     CLKBUFX2   rise   0.023   5.024   0.017  0.005  (119.210,120.035)    0.825      1    
CTS_cdb_buf_00065/A
-     CLKBUFX3   rise   0.000   5.024   0.017  -      (64.500,99.275)     75.470   -       
CTS_cdb_buf_00065/Y
-     CLKBUFX3   rise   0.022   5.046   0.016  0.007  (64.285,98.690)      0.800      1    
CTS_cdb_buf_00066/A
-     CLKBUFX2   rise   0.000   5.046   0.016  -      (119.565,152.515)  109.105   -       
CTS_cdb_buf_00066/Y
-     CLKBUFX2   rise   0.025   5.072   0.021  0.007  (119.210,152.045)    0.825      1    
CTS_cdb_buf_00067/A
-     CLKBUFX2   rise   0.000   5.072   0.021  -      (57.965,109.305)   103.985   -       
CTS_cdb_buf_00067/Y
-     CLKBUFX2   rise   0.024   5.097   0.018  0.006  (57.610,109.775)     0.825      1    
CTS_cdb_buf_00068/A
-     CLKBUFX2   rise   0.000   5.097   0.018  -      (82.765,170.865)    86.245   -       
CTS_cdb_buf_00068/Y
-     CLKBUFX2   rise   0.026   5.123   0.021  0.007  (82.410,171.335)     0.825      1    
CTS_cdb_buf_00069/A
-     CLKBUFX3   rise   0.000   5.123   0.021  -      (97.700,80.465)    106.160   -       
CTS_cdb_buf_00069/Y
-     CLKBUFX3   rise   0.023   5.146   0.016  0.007  (97.485,81.050)      0.800      1    
CTS_cdb_buf_00070/A
-     CLKBUFX2   rise   0.000   5.147   0.016  -      (75.965,170.865)   111.335   -       
CTS_cdb_buf_00070/Y
-     CLKBUFX2   rise   0.021   5.168   0.014  0.004  (75.610,171.335)     0.825      1    
CTS_cdb_buf_00071/A
-     CLKBUFX2   rise   0.000   5.168   0.014  -      (96.365,131.995)    60.095   -       
CTS_cdb_buf_00071/Y
-     CLKBUFX2   rise   0.019   5.188   0.010  0.003  (96.010,131.525)     0.825      1    
CTS_ccl_a_buf_00005/A
-     CLKBUFX20  rise   0.000   5.188   0.010  -      (102.100,131.765)    6.330   -       
CTS_ccl_a_buf_00005/Y
-     CLKBUFX20  rise   0.028   5.215   0.023  0.057  (101.610,131.565)    0.690     95    
ram_0_ram2_ram_array_reg[12][3]/CK
-     SDFFQX1    rise   0.001   5.216   0.024  -      (103.505,131.910)    2.240   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner DelayCorner_BC:both.early, max clock_path:
===================================================================

PathID    : 14
Path type : skew group 20MHz_CLK/ConstraintMode_WC (path 1 of 1)
Start     : sysclk
End       : ram_0_ram0_ram_array_reg[14][1]/CK
Delay     :  5.238

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
sysclk
-     -          rise   -       5.000   0.004  0.015  (175.200,94.905)   -            7    
CTS_cdb_buf_00072/A
-     CLKBUFX2   rise   0.000   5.000   0.004  -      (167.565,80.695)    21.845   -       
CTS_cdb_buf_00072/Y
-     CLKBUFX2   rise   0.021   5.021   0.015  0.004  (167.210,80.225)     0.825      1    
CTS_cdb_buf_00073/A
-     CLKBUFX2   rise   0.000   5.022   0.015  -      (149.765,126.405)   63.625   -       
CTS_cdb_buf_00073/Y
-     CLKBUFX2   rise   0.020   5.042   0.011  0.003  (149.410,126.875)    0.825      1    
CTS_cdb_buf_00074/A
-     CLKBUFX2   rise   0.000   5.042   0.011  -      (160.365,164.025)   48.105   -       
CTS_cdb_buf_00074/Y
-     CLKBUFX2   rise   0.019   5.061   0.011  0.003  (160.010,164.495)    0.825      1    
CTS_cdb_buf_00075/A
-     CLKBUFX2   rise   0.000   5.061   0.011  -      (115.165,166.195)   46.545   -       
CTS_cdb_buf_00075/Y
-     CLKBUFX2   rise   0.024   5.085   0.019  0.006  (114.810,165.725)    0.825      1    
CTS_cdb_buf_00076/A
-     CLKBUFX2   rise   0.000   5.085   0.019  -      (145.965,101.215)   95.665   -       
CTS_cdb_buf_00076/Y
-     CLKBUFX2   rise   0.025   5.110   0.019  0.006  (145.610,100.745)    0.825      1    
CTS_cdb_buf_00077/A
-     CLKBUFX2   rise   0.000   5.110   0.019  -      (124.765,170.865)   90.965   -       
CTS_cdb_buf_00077/Y
-     CLKBUFX2   rise   0.025   5.136   0.020  0.006  (124.410,171.335)    0.825      1    
CTS_cdb_buf_00078/A
-     CLKBUFX2   rise   0.000   5.136   0.020  -      (165.965,104.635)  108.255   -       
CTS_cdb_buf_00078/Y
-     CLKBUFX2   rise   0.024   5.160   0.018  0.006  (165.610,104.165)    0.825      1    
CTS_cdb_buf_00079/A
-     CLKBUFX2   rise   0.000   5.161   0.018  -      (137.165,160.605)   84.885   -       
CTS_cdb_buf_00079/Y
-     CLKBUFX2   rise   0.020   5.180   0.010  0.003  (136.810,161.075)    0.825      1    
CTS_cdb_buf_00113/A
-     CLKBUFX3   rise   0.000   5.180   0.010  -      (165.700,153.995)   35.970   -       
CTS_cdb_buf_00113/Y
-     CLKBUFX3   rise   0.018   5.198   0.009  0.004  (165.485,153.410)    0.800      1    
CTS_ccl_a_buf_00006/A
-     CLKBUFX20  rise   0.000   5.198   0.009  -      (159.300,136.895)   22.700   -       
CTS_ccl_a_buf_00006/Y
-     CLKBUFX20  rise   0.024   5.222   0.020  0.059  (158.810,137.095)    0.690     99    
ram_0_ram0_ram_array_reg[14][1]/CK
-     SDFFQX1    rise   0.016   5.238   0.035  -      (149.305,109.390)   37.210   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner DelayCorner_BC:both.late, min clock_path:
==================================================================

PathID    : 15
Path type : skew group 20MHz_CLK/ConstraintMode_WC (path 1 of 1)
Start     : sysclk
End       : ram_0_ram2_ram_array_reg[12][3]/CK
Delay     :  5.220

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
sysclk
-     -          rise   -       5.000   0.004  0.015  (175.200,94.905)   -            7    
CTS_cdb_buf_00064/A
-     CLKBUFX2   rise   0.001   5.001   0.004  -      (119.565,119.565)   80.295   -       
CTS_cdb_buf_00064/Y
-     CLKBUFX2   rise   0.023   5.024   0.018  0.005  (119.210,120.035)    0.825      1    
CTS_cdb_buf_00065/A
-     CLKBUFX3   rise   0.001   5.024   0.018  -      (64.500,99.275)     75.470   -       
CTS_cdb_buf_00065/Y
-     CLKBUFX3   rise   0.022   5.046   0.016  0.007  (64.285,98.690)      0.800      1    
CTS_cdb_buf_00066/A
-     CLKBUFX2   rise   0.001   5.047   0.016  -      (119.565,152.515)  109.105   -       
CTS_cdb_buf_00066/Y
-     CLKBUFX2   rise   0.025   5.073   0.021  0.007  (119.210,152.045)    0.825      1    
CTS_cdb_buf_00067/A
-     CLKBUFX2   rise   0.001   5.073   0.021  -      (57.965,109.305)   103.985   -       
CTS_cdb_buf_00067/Y
-     CLKBUFX2   rise   0.025   5.098   0.018  0.006  (57.610,109.775)     0.825      1    
CTS_cdb_buf_00068/A
-     CLKBUFX2   rise   0.001   5.098   0.018  -      (82.765,170.865)    86.245   -       
CTS_cdb_buf_00068/Y
-     CLKBUFX2   rise   0.026   5.124   0.021  0.007  (82.410,171.335)     0.825      1    
CTS_cdb_buf_00069/A
-     CLKBUFX3   rise   0.001   5.125   0.021  -      (97.700,80.465)    106.160   -       
CTS_cdb_buf_00069/Y
-     CLKBUFX3   rise   0.023   5.148   0.016  0.007  (97.485,81.050)      0.800      1    
CTS_cdb_buf_00070/A
-     CLKBUFX2   rise   0.001   5.149   0.016  -      (75.965,170.865)   111.335   -       
CTS_cdb_buf_00070/Y
-     CLKBUFX2   rise   0.021   5.171   0.014  0.004  (75.610,171.335)     0.825      1    
CTS_cdb_buf_00071/A
-     CLKBUFX2   rise   0.000   5.171   0.014  -      (96.365,131.995)    60.095   -       
CTS_cdb_buf_00071/Y
-     CLKBUFX2   rise   0.020   5.191   0.011  0.003  (96.010,131.525)     0.825      1    
CTS_ccl_a_buf_00005/A
-     CLKBUFX20  rise   0.000   5.191   0.011  -      (102.100,131.765)    6.330   -       
CTS_ccl_a_buf_00005/Y
-     CLKBUFX20  rise   0.028   5.219   0.024  0.057  (101.610,131.565)    0.690     95    
ram_0_ram2_ram_array_reg[12][3]/CK
-     SDFFQX1    rise   0.001   5.220   0.025  -      (103.505,131.910)    2.240   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner DelayCorner_BC:both.late, max clock_path:
==================================================================

PathID    : 16
Path type : skew group 20MHz_CLK/ConstraintMode_WC (path 1 of 1)
Start     : sysclk
End       : ram_0_ram0_ram_array_reg[14][2]/CK
Delay     :  5.241

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
sysclk
-     -          rise   -       5.000   0.004  0.015  (175.200,94.905)   -            7    
CTS_cdb_buf_00072/A
-     CLKBUFX2   rise   0.000   5.000   0.004  -      (167.565,80.695)    21.845   -       
CTS_cdb_buf_00072/Y
-     CLKBUFX2   rise   0.021   5.021   0.015  0.004  (167.210,80.225)     0.825      1    
CTS_cdb_buf_00073/A
-     CLKBUFX2   rise   0.000   5.022   0.015  -      (149.765,126.405)   63.625   -       
CTS_cdb_buf_00073/Y
-     CLKBUFX2   rise   0.020   5.042   0.011  0.003  (149.410,126.875)    0.825      1    
CTS_cdb_buf_00074/A
-     CLKBUFX2   rise   0.000   5.042   0.011  -      (160.365,164.025)   48.105   -       
CTS_cdb_buf_00074/Y
-     CLKBUFX2   rise   0.019   5.061   0.011  0.003  (160.010,164.495)    0.825      1    
CTS_cdb_buf_00075/A
-     CLKBUFX2   rise   0.000   5.062   0.011  -      (115.165,166.195)   46.545   -       
CTS_cdb_buf_00075/Y
-     CLKBUFX2   rise   0.024   5.085   0.019  0.006  (114.810,165.725)    0.825      1    
CTS_cdb_buf_00076/A
-     CLKBUFX2   rise   0.001   5.086   0.019  -      (145.965,101.215)   95.665   -       
CTS_cdb_buf_00076/Y
-     CLKBUFX2   rise   0.025   5.111   0.019  0.006  (145.610,100.745)    0.825      1    
CTS_cdb_buf_00077/A
-     CLKBUFX2   rise   0.001   5.111   0.019  -      (124.765,170.865)   90.965   -       
CTS_cdb_buf_00077/Y
-     CLKBUFX2   rise   0.025   5.137   0.020  0.006  (124.410,171.335)    0.825      1    
CTS_cdb_buf_00078/A
-     CLKBUFX2   rise   0.001   5.138   0.020  -      (165.965,104.635)  108.255   -       
CTS_cdb_buf_00078/Y
-     CLKBUFX2   rise   0.024   5.162   0.018  0.006  (165.610,104.165)    0.825      1    
CTS_cdb_buf_00079/A
-     CLKBUFX2   rise   0.001   5.163   0.018  -      (137.165,160.605)   84.885   -       
CTS_cdb_buf_00079/Y
-     CLKBUFX2   rise   0.020   5.182   0.010  0.003  (136.810,161.075)    0.825      1    
CTS_cdb_buf_00113/A
-     CLKBUFX3   rise   0.000   5.183   0.010  -      (165.700,153.995)   35.970   -       
CTS_cdb_buf_00113/Y
-     CLKBUFX3   rise   0.018   5.201   0.010  0.004  (165.485,153.410)    0.800      1    
CTS_ccl_a_buf_00006/A
-     CLKBUFX20  rise   0.000   5.201   0.010  -      (159.300,136.895)   22.700   -       
CTS_ccl_a_buf_00006/Y
-     CLKBUFX20  rise   0.024   5.225   0.020  0.059  (158.810,137.095)    0.690     99    
ram_0_ram0_ram_array_reg[14][2]/CK
-     SDFFQX1    rise   0.017   5.241   0.037  -      (141.905,112.810)   41.190   -       
-------------------------------------------------------------------------------------------------

