project new

options set Output/OutputVHDL true
options set Output/OutputVerilog true
options set Output/OutputSystemC true
#options set Input/SearchPath ../../src

