# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../PWM.srcs/sources_1/new/TopLevel.vhd" \
"../../../../PWM.srcs/sources_1/new/PWM.vhd" \
"../../../../PWM.srcs/sources_1/new/MUX.vhd" \
"../../../../../AES7-main/week_2/tb_top_level_PWM.vhd" \

# Do not sort compile order
nosort
