Vivado Simulator 2012.2
Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.
Running: C:/DesignSuit/14.2/ISE_DS/PlanAhead/bin/unwrapped/win64.o/xelab.exe --incremental --debug typical --O2 --relax --mt auto --include C:/Users/shane/Desktop/Practicum/Programming/Project/PermutationNetwork/PermutationNetwork.srcs/sources_1/new -L work -L unisims_ver -L unimacro_ver -L xilinxcorelib_ver -L secureip --snapshot PN_tb_behav --prj C:/Users/shane/Desktop/Practicum/Programming/Project/PermutationNetwork/PermutationNetwork.sim/sim_1/PN_tb.prj work.PN_tb work.glbl 
Multi-threading in on. Using 7 slave threads
Determining compilation order of HDL files
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/shane/Desktop/Practicum/Programming/Project/PermutationNetwork/PermutationNetwork.srcs/sources_1/new/SwitchUnit.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/shane/Desktop/Practicum/Programming/Project/PermutationNetwork/PermutationNetwork.srcs/sources_1/new/ParameterGenerator.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/shane/Desktop/Practicum/Programming/Project/PermutationNetwork/PermutationNetwork.srcs/sources_1/new/CtrlSignal4.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/shane/Desktop/Practicum/Programming/Project/PermutationNetwork/PermutationNetwork.srcs/sources_1/new/CtrlSignal8.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/shane/Desktop/Practicum/Programming/Project/PermutationNetwork/PermutationNetwork.srcs/sources_1/new/BenesNetwork4.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/shane/Desktop/Practicum/Programming/Project/PermutationNetwork/PermutationNetwork.srcs/sources_1/new/CtrlSignal16.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/shane/Desktop/Practicum/Programming/Project/PermutationNetwork/PermutationNetwork.srcs/sources_1/new/BenesNetwork8.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/shane/Desktop/Practicum/Programming/Project/PermutationNetwork/PermutationNetwork.srcs/sources_1/new/CtrlSignal32.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/shane/Desktop/Practicum/Programming/Project/PermutationNetwork/PermutationNetwork.srcs/sources_1/new/BenesNetwork16.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/shane/Desktop/Practicum/Programming/Project/PermutationNetwork/PermutationNetwork.srcs/sources_1/new/Network.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/shane/Desktop/Practicum/Programming/Project/PermutationNetwork/PermutationNetwork.srcs/sim_1/new/PN_tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/DesignSuit/14.2/ISE_DS/PlanAhead/data/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module CtrlSignal32
Compiling module ParameterGenerator(n=5)
Compiling module SwitchUnit
Compiling module CtrlSignal16
Compiling module ParameterGenerator(n=4)
Compiling module CtrlSignal8
Compiling module ParameterGenerator(n=3)
Compiling module CtrlSignal4
Compiling module ParameterGenerator(n=2)
Compiling module BenesNetwork4
Compiling module BenesNetwork8
Compiling module BenesNetwork16
Compiling module BenesNetwork32
Compiling module PN_tb
Compiling module glbl
Built simulation snapshot PN_tb_behav
