# Page 39

## Text from PDF

EFM8BB3 Data Sheet
Electrical Specifications












      - SCK is shown for CKPOL = 0. SCK is the opposite polarity for CKPOL = 1.

**Figure 4.5. SPI Slave Timing (CKPHA = 1)**

**4.2 Thermal Conditions**

**Table 4.20. Thermal Conditions**

|Parameter|Symbol|Test Condition|Min|Typ|Max|Unit|
|---|---|---|---|---|---|---|
|Thermal Resistance|θ<br>JA|QFN24-GI Packages|—|30|—|°C/W|
|Thermal Resistance|θ<br>JA|QFN24-AI Packages|—|TBD|—|°C/W|
|Thermal Resistance|θ<br>JA|QFN32-GI Packages|—|26|—|°C/W|
|Thermal Resistance|θ<br>JA|QFN32-AI Packages|—|TBD|—|°C/W|
|Thermal Resistance|θ<br>JA|QFP32 Packages|—|80|—|°C/W|
|Thermal Resistance|θ<br>JA|QSOP24 Packages|—|65|—|°C/W|
|Note:<br>1. Thermal resistance assumes a multi-layer PCB with any exposed pad soldered to a PCB pad.|Note:<br>1. Thermal resistance assumes a multi-layer PCB with any exposed pad soldered to a PCB pad.|Note:<br>1. Thermal resistance assumes a multi-layer PCB with any exposed pad soldered to a PCB pad.|Note:<br>1. Thermal resistance assumes a multi-layer PCB with any exposed pad soldered to a PCB pad.|Note:<br>1. Thermal resistance assumes a multi-layer PCB with any exposed pad soldered to a PCB pad.|Note:<br>1. Thermal resistance assumes a multi-layer PCB with any exposed pad soldered to a PCB pad.|Note:<br>1. Thermal resistance assumes a multi-layer PCB with any exposed pad soldered to a PCB pad.|



**silabs.com** | Building a more connected world. Rev. 1.5 | 39



## OCR Text

EFM8BB3 Data Sheet

Electrical Specifications

NSS

I|

‘SE

KL

re

SCK*

Il

<— cKH

{ L

_

MosI

KI

TI

Toon

eof >

Jf

> aa

MISO-

K

X

im

* SCK is shown for CKPOL = 0. SCK is the opposite polarity for CKPOL = 1.

Figure 4.5. SPI Slave Timing (CKPHA = 1)

4.2 Thermal Conditions

Table 4.20. Thermal Conditions

Parameter

Symbol

Test Condition

Min

Typ

Max

Unit

Thermal Resistance

30

“CW

ua

QFN24-GI Packages

QFN24-Al Packages

TBD

“CW

QFN32-Gl Packages

26

“CW

TBD

“CW

QFN32-Al Packages

QFP32 Packages

80

“CW

QSOP24 Packages

65

“CW

Note:

1. Thermal resistance assumes a multi-layer PCB with any exposed pad soldered to a PCB pad.

silabs.com | Building a more connected world.

Rev. 1.5 | 39

## Tables

EFM8BB3 Data Sheet
Electrical Specifications
NSS
I|
‘SE KL
re
SCK*
Il
<— cKH
{ L
_
MosI
KI
TI
Toon eof
>
Jf
>
aa
MISO-
K X im
* SCK is shown for CKPOL = 0. SCK is the opposite polarity for CKPOL = 1.
Figure 4.5. SPI Slave Timing (CKPHA = 1)
4.2 Thermal Conditions
Table 4.20. Thermal Conditions
Parameter Symbol Test Condition Min Typ Max Unit
Thermal Resistance 30 “CW ua QFN24-GI Packages
QFN24-Al Packages TBD “CW
QFN32-Gl Packages 26 “CW
TBD “CW QFN32-Al Packages
QFP32 Packages 80 “CW
QSOP24 Packages 65 “CW
Note:
1. Thermal resistance assumes a multi-layer PCB with any exposed pad soldered to a PCB pad.
silabs.com | Building a more connected world. Rev. 1.5 | 39


---

