{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 29 16:13:24 2024 " "Info: Processing started: Wed May 29 16:13:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Reg_behavior -c Reg_behavior --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Reg_behavior -c Reg_behavior --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Reg_behavior.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW4/register_VHDL/Reg_behavior.vhd" 6 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "my_register~198 reg_write_en clk 7.116 ns register " "Info: tsu for register \"my_register~198\" (data pin = \"reg_write_en\", clock pin = \"clk\") is 7.116 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.517 ns + Longest pin register " "Info: + Longest pin to register delay is 9.517 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns reg_write_en 1 PIN PIN_W9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_W9; Fanout = 2; PIN Node = 'reg_write_en'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_write_en } "NODE_NAME" } } { "Reg_behavior.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW4/register_VHDL/Reg_behavior.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.289 ns) + CELL(0.366 ns) 5.454 ns my_register~2118 2 COMB LCCOMB_X23_Y12_N4 16 " "Info: 2: + IC(4.289 ns) + CELL(0.366 ns) = 5.454 ns; Loc. = LCCOMB_X23_Y12_N4; Fanout = 16; COMB Node = 'my_register~2118'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.655 ns" { reg_write_en my_register~2118 } "NODE_NAME" } } { "Reg_behavior.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW4/register_VHDL/Reg_behavior.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.102 ns) + CELL(0.357 ns) 6.913 ns my_register~2119 3 COMB LCCOMB_X17_Y9_N14 32 " "Info: 3: + IC(1.102 ns) + CELL(0.357 ns) = 6.913 ns; Loc. = LCCOMB_X17_Y9_N14; Fanout = 32; COMB Node = 'my_register~2119'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.459 ns" { my_register~2118 my_register~2119 } "NODE_NAME" } } { "Reg_behavior.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW4/register_VHDL/Reg_behavior.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.858 ns) + CELL(0.746 ns) 9.517 ns my_register~198 4 REG LCFF_X26_Y13_N1 1 " "Info: 4: + IC(1.858 ns) + CELL(0.746 ns) = 9.517 ns; Loc. = LCFF_X26_Y13_N1; Fanout = 1; REG Node = 'my_register~198'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.604 ns" { my_register~2119 my_register~198 } "NODE_NAME" } } { "Reg_behavior.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW4/register_VHDL/Reg_behavior.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.268 ns ( 23.83 % ) " "Info: Total cell delay = 2.268 ns ( 23.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.249 ns ( 76.17 % ) " "Info: Total interconnect delay = 7.249 ns ( 76.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.517 ns" { reg_write_en my_register~2118 my_register~2119 my_register~198 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.517 ns" { reg_write_en {} reg_write_en~combout {} my_register~2118 {} my_register~2119 {} my_register~198 {} } { 0.000ns 0.000ns 4.289ns 1.102ns 1.858ns } { 0.000ns 0.799ns 0.366ns 0.357ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Reg_behavior.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW4/register_VHDL/Reg_behavior.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.491 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Reg_behavior.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW4/register_VHDL/Reg_behavior.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1024 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1024; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Reg_behavior.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW4/register_VHDL/Reg_behavior.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.618 ns) 2.491 ns my_register~198 3 REG LCFF_X26_Y13_N1 1 " "Info: 3: + IC(0.676 ns) + CELL(0.618 ns) = 2.491 ns; Loc. = LCFF_X26_Y13_N1; Fanout = 1; REG Node = 'my_register~198'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { clk~clkctrl my_register~198 } "NODE_NAME" } } { "Reg_behavior.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW4/register_VHDL/Reg_behavior.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.09 % ) " "Info: Total cell delay = 1.472 ns ( 59.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.019 ns ( 40.91 % ) " "Info: Total interconnect delay = 1.019 ns ( 40.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clk clk~clkctrl my_register~198 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clk {} clk~combout {} clk~clkctrl {} my_register~198 {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.517 ns" { reg_write_en my_register~2118 my_register~2119 my_register~198 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.517 ns" { reg_write_en {} reg_write_en~combout {} my_register~2118 {} my_register~2119 {} my_register~198 {} } { 0.000ns 0.000ns 4.289ns 1.102ns 1.858ns } { 0.000ns 0.799ns 0.366ns 0.357ns 0.746ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clk clk~clkctrl my_register~198 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clk {} clk~combout {} clk~clkctrl {} my_register~198 {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk read_data\[29\] my_register~131 10.472 ns register " "Info: tco from clock \"clk\" to destination pin \"read_data\[29\]\" through register \"my_register~131\" is 10.472 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.486 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.486 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Reg_behavior.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW4/register_VHDL/Reg_behavior.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1024 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1024; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Reg_behavior.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW4/register_VHDL/Reg_behavior.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.618 ns) 2.486 ns my_register~131 3 REG LCFF_X26_Y10_N17 1 " "Info: 3: + IC(0.671 ns) + CELL(0.618 ns) = 2.486 ns; Loc. = LCFF_X26_Y10_N17; Fanout = 1; REG Node = 'my_register~131'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { clk~clkctrl my_register~131 } "NODE_NAME" } } { "Reg_behavior.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW4/register_VHDL/Reg_behavior.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.21 % ) " "Info: Total cell delay = 1.472 ns ( 59.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.014 ns ( 40.79 % ) " "Info: Total interconnect delay = 1.014 ns ( 40.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clk clk~clkctrl my_register~131 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clk {} clk~combout {} clk~clkctrl {} my_register~131 {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Reg_behavior.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW4/register_VHDL/Reg_behavior.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.892 ns + Longest register pin " "Info: + Longest register to pin delay is 7.892 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns my_register~131 1 REG LCFF_X26_Y10_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y10_N17; Fanout = 1; REG Node = 'my_register~131'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { my_register~131 } "NODE_NAME" } } { "Reg_behavior.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW4/register_VHDL/Reg_behavior.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.803 ns) + CELL(0.272 ns) 1.075 ns my_register~2019 2 COMB LCCOMB_X29_Y11_N20 1 " "Info: 2: + IC(0.803 ns) + CELL(0.272 ns) = 1.075 ns; Loc. = LCCOMB_X29_Y11_N20; Fanout = 1; COMB Node = 'my_register~2019'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { my_register~131 my_register~2019 } "NODE_NAME" } } { "Reg_behavior.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW4/register_VHDL/Reg_behavior.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.259 ns) + CELL(0.357 ns) 2.691 ns my_register~2023 3 COMB LCCOMB_X17_Y10_N12 1 " "Info: 3: + IC(1.259 ns) + CELL(0.357 ns) = 2.691 ns; Loc. = LCCOMB_X17_Y10_N12; Fanout = 1; COMB Node = 'my_register~2023'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.616 ns" { my_register~2019 my_register~2023 } "NODE_NAME" } } { "Reg_behavior.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW4/register_VHDL/Reg_behavior.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.215 ns) + CELL(0.378 ns) 4.284 ns my_register~2051 4 COMB LCCOMB_X27_Y11_N28 1 " "Info: 4: + IC(1.215 ns) + CELL(0.378 ns) = 4.284 ns; Loc. = LCCOMB_X27_Y11_N28; Fanout = 1; COMB Node = 'my_register~2051'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { my_register~2023 my_register~2051 } "NODE_NAME" } } { "Reg_behavior.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW4/register_VHDL/Reg_behavior.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.562 ns) + CELL(2.046 ns) 7.892 ns read_data\[29\] 5 PIN PIN_C9 0 " "Info: 5: + IC(1.562 ns) + CELL(2.046 ns) = 7.892 ns; Loc. = PIN_C9; Fanout = 0; PIN Node = 'read_data\[29\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.608 ns" { my_register~2051 read_data[29] } "NODE_NAME" } } { "Reg_behavior.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW4/register_VHDL/Reg_behavior.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.053 ns ( 38.68 % ) " "Info: Total cell delay = 3.053 ns ( 38.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.839 ns ( 61.32 % ) " "Info: Total interconnect delay = 4.839 ns ( 61.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.892 ns" { my_register~131 my_register~2019 my_register~2023 my_register~2051 read_data[29] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.892 ns" { my_register~131 {} my_register~2019 {} my_register~2023 {} my_register~2051 {} read_data[29] {} } { 0.000ns 0.803ns 1.259ns 1.215ns 1.562ns } { 0.000ns 0.272ns 0.357ns 0.378ns 2.046ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clk clk~clkctrl my_register~131 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clk {} clk~combout {} clk~clkctrl {} my_register~131 {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.892 ns" { my_register~131 my_register~2019 my_register~2023 my_register~2051 read_data[29] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.892 ns" { my_register~131 {} my_register~2019 {} my_register~2023 {} my_register~2051 {} read_data[29] {} } { 0.000ns 0.803ns 1.259ns 1.215ns 1.562ns } { 0.000ns 0.272ns 0.357ns 0.378ns 2.046ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "read_adr\[2\] read_data\[29\] 13.773 ns Longest " "Info: Longest tpd from source pin \"read_adr\[2\]\" to destination pin \"read_data\[29\]\" is 13.773 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns read_adr\[2\] 1 PIN PIN_Y13 256 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_Y13; Fanout = 256; PIN Node = 'read_adr\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { read_adr[2] } "NODE_NAME" } } { "Reg_behavior.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW4/register_VHDL/Reg_behavior.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.762 ns) + CELL(0.357 ns) 6.956 ns my_register~2019 2 COMB LCCOMB_X29_Y11_N20 1 " "Info: 2: + IC(5.762 ns) + CELL(0.357 ns) = 6.956 ns; Loc. = LCCOMB_X29_Y11_N20; Fanout = 1; COMB Node = 'my_register~2019'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.119 ns" { read_adr[2] my_register~2019 } "NODE_NAME" } } { "Reg_behavior.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW4/register_VHDL/Reg_behavior.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.259 ns) + CELL(0.357 ns) 8.572 ns my_register~2023 3 COMB LCCOMB_X17_Y10_N12 1 " "Info: 3: + IC(1.259 ns) + CELL(0.357 ns) = 8.572 ns; Loc. = LCCOMB_X17_Y10_N12; Fanout = 1; COMB Node = 'my_register~2023'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.616 ns" { my_register~2019 my_register~2023 } "NODE_NAME" } } { "Reg_behavior.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW4/register_VHDL/Reg_behavior.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.215 ns) + CELL(0.378 ns) 10.165 ns my_register~2051 4 COMB LCCOMB_X27_Y11_N28 1 " "Info: 4: + IC(1.215 ns) + CELL(0.378 ns) = 10.165 ns; Loc. = LCCOMB_X27_Y11_N28; Fanout = 1; COMB Node = 'my_register~2051'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { my_register~2023 my_register~2051 } "NODE_NAME" } } { "Reg_behavior.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW4/register_VHDL/Reg_behavior.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.562 ns) + CELL(2.046 ns) 13.773 ns read_data\[29\] 5 PIN PIN_C9 0 " "Info: 5: + IC(1.562 ns) + CELL(2.046 ns) = 13.773 ns; Loc. = PIN_C9; Fanout = 0; PIN Node = 'read_data\[29\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.608 ns" { my_register~2051 read_data[29] } "NODE_NAME" } } { "Reg_behavior.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW4/register_VHDL/Reg_behavior.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.975 ns ( 28.86 % ) " "Info: Total cell delay = 3.975 ns ( 28.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.798 ns ( 71.14 % ) " "Info: Total interconnect delay = 9.798 ns ( 71.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.773 ns" { read_adr[2] my_register~2019 my_register~2023 my_register~2051 read_data[29] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.773 ns" { read_adr[2] {} read_adr[2]~combout {} my_register~2019 {} my_register~2023 {} my_register~2051 {} read_data[29] {} } { 0.000ns 0.000ns 5.762ns 1.259ns 1.215ns 1.562ns } { 0.000ns 0.837ns 0.357ns 0.357ns 0.378ns 2.046ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "my_register~72 write_data\[2\] clk 0.136 ns register " "Info: th for register \"my_register~72\" (data pin = \"write_data\[2\]\", clock pin = \"clk\") is 0.136 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.461 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.461 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Reg_behavior.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW4/register_VHDL/Reg_behavior.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1024 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1024; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Reg_behavior.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW4/register_VHDL/Reg_behavior.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.646 ns) + CELL(0.618 ns) 2.461 ns my_register~72 3 REG LCFF_X15_Y15_N9 1 " "Info: 3: + IC(0.646 ns) + CELL(0.618 ns) = 2.461 ns; Loc. = LCFF_X15_Y15_N9; Fanout = 1; REG Node = 'my_register~72'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { clk~clkctrl my_register~72 } "NODE_NAME" } } { "Reg_behavior.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW4/register_VHDL/Reg_behavior.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.81 % ) " "Info: Total cell delay = 1.472 ns ( 59.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.989 ns ( 40.19 % ) " "Info: Total interconnect delay = 0.989 ns ( 40.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { clk clk~clkctrl my_register~72 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { clk {} clk~combout {} clk~clkctrl {} my_register~72 {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "Reg_behavior.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW4/register_VHDL/Reg_behavior.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.474 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.474 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns write_data\[2\] 1 PIN PIN_M21 32 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 32; PIN Node = 'write_data\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { write_data[2] } "NODE_NAME" } } { "Reg_behavior.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW4/register_VHDL/Reg_behavior.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.301 ns) + CELL(0.309 ns) 2.474 ns my_register~72 2 REG LCFF_X15_Y15_N9 1 " "Info: 2: + IC(1.301 ns) + CELL(0.309 ns) = 2.474 ns; Loc. = LCFF_X15_Y15_N9; Fanout = 1; REG Node = 'my_register~72'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.610 ns" { write_data[2] my_register~72 } "NODE_NAME" } } { "Reg_behavior.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW4/register_VHDL/Reg_behavior.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.173 ns ( 47.41 % ) " "Info: Total cell delay = 1.173 ns ( 47.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.301 ns ( 52.59 % ) " "Info: Total interconnect delay = 1.301 ns ( 52.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { write_data[2] my_register~72 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { write_data[2] {} write_data[2]~combout {} my_register~72 {} } { 0.000ns 0.000ns 1.301ns } { 0.000ns 0.864ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { clk clk~clkctrl my_register~72 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { clk {} clk~combout {} clk~clkctrl {} my_register~72 {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { write_data[2] my_register~72 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { write_data[2] {} write_data[2]~combout {} my_register~72 {} } { 0.000ns 0.000ns 1.301ns } { 0.000ns 0.864ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 29 16:13:24 2024 " "Info: Processing ended: Wed May 29 16:13:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
