# Copyright (C) 1994-2020, Concept Engineering GmbH.
# All Rights Reserved.  Cmd=logfile.
# Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
# License cookie [G|T|S|B|*] for HR="Xilinx Inc."
# -----------------------------------------------------------------------------
# -----------------------------------------------------------------------------
property attrfontsize 8
property fillcolor1
#R #441133
property fillcolor5
#R #651b4d
property -colorscheme lightblue
property shadowstyle 1
property gatecellname 2
property showpinname 2
property boxminwidth 50
property boxminheight 40
#CMD bind stroke-1 -action {}
#CMD bind stroke-nw-1 -action callback -echo_type line -echo_text {Zoom fit}
#CMD bind stroke-nw-1 -action zoom_fit -echo_type line -echo_text {Zoom fit}
#CMD bind stroke-ne-1 -action zoom_out -echo_type line -echo_text {Zoom -%z}
#CMD bind stroke-se-1 -action zoom_in -echo_type rectangle -autoscroll -echo_text {Zoom area}
#CMD bind stroke-sw-1 -action zoom_in2 -echo_type line -echo_text {Zoom +%z}
module new gtmodule
#  * Current module is gtmodule 
load symbol QUAD_X0 v HIERBOX port a0 in port a1 in port a2 in port a3 in port QPLL0 in port QPLL1 in port RECCLK_clk0 out port RECCLK_clk1 out
load symbol QUAD_X1 v HIERBOX port a0 out port a1 out port a2 out port a3 out port QPLL0 out port QPLL1 out port RECCLK_clk0 in port RECCLK_clk1 in
load symbol CPLL_X0 syn BOX port A in port B out text CPLL -cc 25 0 12
load symbol CPLL_X1 syn BOX port A out port B in text CPLL -cc 25 0 12
load symbol QPLL0_X0 syn BOX port A in port B out text QPLL0 -cc 25 0 12
load symbol QPLL0_X1 syn BOX port A out port B in text QPLL0 -cc 25 0 12
load symbol QPLL1_X0 syn BOX port A in port B out text QPLL1 -cc 25 0 12
load symbol QPLL1_X1 syn BOX port A out port B in text QPLL1 -cc 25 0 12
load inst QuadX0Y7 QUAD_X0 v -pg 1 -y 1 -x 2000 -autohide -attr @cell QuadX0Y7 -attr @name {} -attr @fillcolor #d9d9d9
attribute {pin QuadX0Y7 QPLL0 } -attr @name {}
attribute {hierPin QuadX0Y7 QPLL0 } -attr @name {}
attribute {pin QuadX0Y7 QPLL1 } -attr @name {}
attribute {hierPin QuadX0Y7 QPLL1 } -attr @name {}
attribute {pin QuadX0Y7 a0 } -attr @name {}
attribute {hierPin QuadX0Y7 a0 } -attr @name {}
attribute {pin QuadX0Y7 a1 } -attr @name {}
attribute {hierPin QuadX0Y7 a1 } -attr @name {}
attribute {pin QuadX0Y7 a2 } -attr @name {}
attribute {hierPin QuadX0Y7 a2 } -attr @name {}
attribute {pin QuadX0Y7 a3 } -attr @name {}
attribute {hierPin QuadX0Y7 a3 } -attr @name {}
attribute {pin QuadX0Y7 RECCLK_clk0 } -attr @name {}
attribute {hierPin QuadX0Y7 RECCLK_clk0 } -attr @name {}
attribute {pin QuadX0Y7 RECCLK_clk1 } -attr @name {}
attribute {hierPin QuadX0Y7 RECCLK_clk1 } -attr @name {}
load inst cpll.X0Y31 CPLL_X0 syn -hier QuadX0Y7 -pg 1 -y 2 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y31 A} -attr @name {}
attribute {pin cpll.X0Y31 B} -attr @name {}
attribute {inst cpll.X0Y31} -attr @fillcolor #00868b
load symbol X0Y31 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y31 X0Y31 syn -hier QuadX0Y7 -pg 1 -y 2 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y31} -attr @fillcolor #7a7a7a
load inst cpll.X0Y30 CPLL_X0 syn -hier QuadX0Y7 -pg 1 -y 87 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y30 A} -attr @name {}
attribute {pin cpll.X0Y30 B} -attr @name {}
attribute {inst cpll.X0Y30} -attr @fillcolor #00868b
load symbol X0Y30 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y30 X0Y30 syn -hier QuadX0Y7 -pg 1 -y 87 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y30} -attr @fillcolor #7a7a7a
load inst QPLL0.QuadX0Y7 QPLL0_X0 syn -hier QuadX0Y7 -pg 1 -y 172 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL0.QuadX0Y7 A} -attr @name {}
attribute {pin QPLL0.QuadX0Y7 B} -attr @name {}
attribute {inst QPLL0.QuadX0Y7} -attr @fillcolor #00868b
load inst QPLL1.QuadX0Y7 QPLL1_X0 syn -hier QuadX0Y7 -pg 1 -y 257 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL1.QuadX0Y7 A} -attr @name {}
attribute {pin QPLL1.QuadX0Y7 B} -attr @name {}
attribute {inst QPLL1.QuadX0Y7} -attr @fillcolor #00868b
load inst cpll.X0Y29 CPLL_X0 syn -hier QuadX0Y7 -pg 1 -y 342 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y29 A} -attr @name {}
attribute {pin cpll.X0Y29 B} -attr @name {}
attribute {inst cpll.X0Y29} -attr @fillcolor #00868b
load symbol X0Y29 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y29 X0Y29 syn -hier QuadX0Y7 -pg 1 -y 342 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y29} -attr @fillcolor #7a7a7a
load inst cpll.X0Y28 CPLL_X0 syn -hier QuadX0Y7 -pg 1 -y 427 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y28 A} -attr @name {}
attribute {pin cpll.X0Y28 B} -attr @name {}
attribute {inst cpll.X0Y28} -attr @fillcolor #00868b
load symbol X0Y28 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y28 X0Y28 syn -hier QuadX0Y7 -pg 1 -y 427 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y28} -attr @fillcolor #7a7a7a
load port QuadX0Y7_clk0 in -pg 1 -y 141 -x 1 -attr @fillcolor #3a5fcd
load port QuadX0Y7_clk1 in -pg 1 -y 311 -x 1 -attr @fillcolor #3a5fcd
load inst QuadX0Y6 QUAD_X0 v -pg 1 -y 563 -x 2000 -autohide -attr @cell QuadX0Y6 -attr @name {} -attr @fillcolor #d9d9d9
attribute {pin QuadX0Y6 QPLL0 } -attr @name {}
attribute {hierPin QuadX0Y6 QPLL0 } -attr @name {}
attribute {pin QuadX0Y6 QPLL1 } -attr @name {}
attribute {hierPin QuadX0Y6 QPLL1 } -attr @name {}
attribute {pin QuadX0Y6 a0 } -attr @name {}
attribute {hierPin QuadX0Y6 a0 } -attr @name {}
attribute {pin QuadX0Y6 a1 } -attr @name {}
attribute {hierPin QuadX0Y6 a1 } -attr @name {}
attribute {pin QuadX0Y6 a2 } -attr @name {}
attribute {hierPin QuadX0Y6 a2 } -attr @name {}
attribute {pin QuadX0Y6 a3 } -attr @name {}
attribute {hierPin QuadX0Y6 a3 } -attr @name {}
attribute {pin QuadX0Y6 RECCLK_clk0 } -attr @name {}
attribute {hierPin QuadX0Y6 RECCLK_clk0 } -attr @name {}
attribute {pin QuadX0Y6 RECCLK_clk1 } -attr @name {}
attribute {hierPin QuadX0Y6 RECCLK_clk1 } -attr @name {}
load inst cpll.X0Y27 CPLL_X0 syn -hier QuadX0Y6 -pg 1 -y 564 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y27 A} -attr @name {}
attribute {pin cpll.X0Y27 B} -attr @name {}
attribute {inst cpll.X0Y27} -attr @fillcolor #00868b
load symbol X0Y27 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y27 X0Y27 syn -hier QuadX0Y6 -pg 1 -y 564 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y27} -attr @fillcolor #7a7a7a
load inst cpll.X0Y26 CPLL_X0 syn -hier QuadX0Y6 -pg 1 -y 649 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y26 A} -attr @name {}
attribute {pin cpll.X0Y26 B} -attr @name {}
attribute {inst cpll.X0Y26} -attr @fillcolor #00868b
load symbol X0Y26 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y26 X0Y26 syn -hier QuadX0Y6 -pg 1 -y 649 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y26} -attr @fillcolor #7a7a7a
load inst QPLL0.QuadX0Y6 QPLL0_X0 syn -hier QuadX0Y6 -pg 1 -y 734 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL0.QuadX0Y6 A} -attr @name {}
attribute {pin QPLL0.QuadX0Y6 B} -attr @name {}
attribute {inst QPLL0.QuadX0Y6} -attr @fillcolor #00868b
load inst QPLL1.QuadX0Y6 QPLL1_X0 syn -hier QuadX0Y6 -pg 1 -y 819 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL1.QuadX0Y6 A} -attr @name {}
attribute {pin QPLL1.QuadX0Y6 B} -attr @name {}
attribute {inst QPLL1.QuadX0Y6} -attr @fillcolor #00868b
load inst cpll.X0Y25 CPLL_X0 syn -hier QuadX0Y6 -pg 1 -y 904 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y25 A} -attr @name {}
attribute {pin cpll.X0Y25 B} -attr @name {}
attribute {inst cpll.X0Y25} -attr @fillcolor #00868b
load symbol X0Y25 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y25 X0Y25 syn -hier QuadX0Y6 -pg 1 -y 904 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y25} -attr @fillcolor #7a7a7a
load inst cpll.X0Y24 CPLL_X0 syn -hier QuadX0Y6 -pg 1 -y 989 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y24 A} -attr @name {}
attribute {pin cpll.X0Y24 B} -attr @name {}
attribute {inst cpll.X0Y24} -attr @fillcolor #00868b
load symbol X0Y24 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y24 X0Y24 syn -hier QuadX0Y6 -pg 1 -y 989 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y24} -attr @fillcolor #7a7a7a
load port QuadX0Y6_clk0 in -pg 1 -y 703 -x 1 -attr @fillcolor #3a5fcd
load port QuadX0Y6_clk1 in -pg 1 -y 873 -x 1 -attr @fillcolor #3a5fcd
load inst QuadX0Y5 QUAD_X0 v -pg 1 -y 1125 -x 2000 -autohide -attr @cell QuadX0Y5 -attr @name {} -attr @fillcolor #d9d9d9
attribute {pin QuadX0Y5 QPLL0 } -attr @name {}
attribute {hierPin QuadX0Y5 QPLL0 } -attr @name {}
attribute {pin QuadX0Y5 QPLL1 } -attr @name {}
attribute {hierPin QuadX0Y5 QPLL1 } -attr @name {}
attribute {pin QuadX0Y5 a0 } -attr @name {}
attribute {hierPin QuadX0Y5 a0 } -attr @name {}
attribute {pin QuadX0Y5 a1 } -attr @name {}
attribute {hierPin QuadX0Y5 a1 } -attr @name {}
attribute {pin QuadX0Y5 a2 } -attr @name {}
attribute {hierPin QuadX0Y5 a2 } -attr @name {}
attribute {pin QuadX0Y5 a3 } -attr @name {}
attribute {hierPin QuadX0Y5 a3 } -attr @name {}
attribute {pin QuadX0Y5 RECCLK_clk0 } -attr @name {}
attribute {hierPin QuadX0Y5 RECCLK_clk0 } -attr @name {}
attribute {pin QuadX0Y5 RECCLK_clk1 } -attr @name {}
attribute {hierPin QuadX0Y5 RECCLK_clk1 } -attr @name {}
load inst cpll.X0Y23 CPLL_X0 syn -hier QuadX0Y5 -pg 1 -y 1126 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y23 A} -attr @name {}
attribute {pin cpll.X0Y23 B} -attr @name {}
attribute {inst cpll.X0Y23} -attr @fillcolor #00868b
load symbol X0Y23 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y23 X0Y23 syn -hier QuadX0Y5 -pg 1 -y 1126 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y23} -attr @fillcolor #7a7a7a
load inst cpll.X0Y22 CPLL_X0 syn -hier QuadX0Y5 -pg 1 -y 1211 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y22 A} -attr @name {}
attribute {pin cpll.X0Y22 B} -attr @name {}
attribute {inst cpll.X0Y22} -attr @fillcolor #00868b
load symbol X0Y22 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y22 X0Y22 syn -hier QuadX0Y5 -pg 1 -y 1211 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y22} -attr @fillcolor #7a7a7a
load inst QPLL0.QuadX0Y5 QPLL0_X0 syn -hier QuadX0Y5 -pg 1 -y 1296 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL0.QuadX0Y5 A} -attr @name {}
attribute {pin QPLL0.QuadX0Y5 B} -attr @name {}
attribute {inst QPLL0.QuadX0Y5} -attr @fillcolor #00868b
load inst QPLL1.QuadX0Y5 QPLL1_X0 syn -hier QuadX0Y5 -pg 1 -y 1381 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL1.QuadX0Y5 A} -attr @name {}
attribute {pin QPLL1.QuadX0Y5 B} -attr @name {}
attribute {inst QPLL1.QuadX0Y5} -attr @fillcolor #00868b
load inst cpll.X0Y21 CPLL_X0 syn -hier QuadX0Y5 -pg 1 -y 1466 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y21 A} -attr @name {}
attribute {pin cpll.X0Y21 B} -attr @name {}
attribute {inst cpll.X0Y21} -attr @fillcolor #00868b
load symbol X0Y21 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y21 X0Y21 syn -hier QuadX0Y5 -pg 1 -y 1466 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y21} -attr @fillcolor #7a7a7a
load inst cpll.X0Y20 CPLL_X0 syn -hier QuadX0Y5 -pg 1 -y 1551 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y20 A} -attr @name {}
attribute {pin cpll.X0Y20 B} -attr @name {}
attribute {inst cpll.X0Y20} -attr @fillcolor #00868b
load symbol X0Y20 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y20 X0Y20 syn -hier QuadX0Y5 -pg 1 -y 1551 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y20} -attr @fillcolor #7a7a7a
load port QuadX0Y5_clk0 in -pg 1 -y 1265 -x 1 -attr @fillcolor #3a5fcd
load port QuadX0Y5_clk1 in -pg 1 -y 1435 -x 1 -attr @fillcolor #3a5fcd
load inst QuadX0Y4 QUAD_X0 v -pg 1 -y 1687 -x 2000 -autohide -attr @cell QuadX0Y4 -attr @name {} -attr @fillcolor #d9d9d9
attribute {pin QuadX0Y4 QPLL0 } -attr @name {}
attribute {hierPin QuadX0Y4 QPLL0 } -attr @name {}
attribute {pin QuadX0Y4 QPLL1 } -attr @name {}
attribute {hierPin QuadX0Y4 QPLL1 } -attr @name {}
attribute {pin QuadX0Y4 a0 } -attr @name {}
attribute {hierPin QuadX0Y4 a0 } -attr @name {}
attribute {pin QuadX0Y4 a1 } -attr @name {}
attribute {hierPin QuadX0Y4 a1 } -attr @name {}
attribute {pin QuadX0Y4 a2 } -attr @name {}
attribute {hierPin QuadX0Y4 a2 } -attr @name {}
attribute {pin QuadX0Y4 a3 } -attr @name {}
attribute {hierPin QuadX0Y4 a3 } -attr @name {}
attribute {pin QuadX0Y4 RECCLK_clk0 } -attr @name {}
attribute {hierPin QuadX0Y4 RECCLK_clk0 } -attr @name {}
attribute {pin QuadX0Y4 RECCLK_clk1 } -attr @name {}
attribute {hierPin QuadX0Y4 RECCLK_clk1 } -attr @name {}
load inst cpll.X0Y19 CPLL_X0 syn -hier QuadX0Y4 -pg 1 -y 1688 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y19 A} -attr @name {}
attribute {pin cpll.X0Y19 B} -attr @name {}
attribute {inst cpll.X0Y19} -attr @fillcolor #00868b
load symbol X0Y19 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y19 X0Y19 syn -hier QuadX0Y4 -pg 1 -y 1688 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y19} -attr @fillcolor #7a7a7a
load inst cpll.X0Y18 CPLL_X0 syn -hier QuadX0Y4 -pg 1 -y 1773 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y18 A} -attr @name {}
attribute {pin cpll.X0Y18 B} -attr @name {}
attribute {inst cpll.X0Y18} -attr @fillcolor #00868b
load symbol X0Y18 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y18 X0Y18 syn -hier QuadX0Y4 -pg 1 -y 1773 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y18} -attr @fillcolor #7a7a7a
load inst QPLL0.QuadX0Y4 QPLL0_X0 syn -hier QuadX0Y4 -pg 1 -y 1858 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL0.QuadX0Y4 A} -attr @name {}
attribute {pin QPLL0.QuadX0Y4 B} -attr @name {}
attribute {inst QPLL0.QuadX0Y4} -attr @fillcolor #00868b
load inst QPLL1.QuadX0Y4 QPLL1_X0 syn -hier QuadX0Y4 -pg 1 -y 1943 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL1.QuadX0Y4 A} -attr @name {}
attribute {pin QPLL1.QuadX0Y4 B} -attr @name {}
attribute {inst QPLL1.QuadX0Y4} -attr @fillcolor #00868b
load inst cpll.X0Y17 CPLL_X0 syn -hier QuadX0Y4 -pg 1 -y 2028 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y17 A} -attr @name {}
attribute {pin cpll.X0Y17 B} -attr @name {}
attribute {inst cpll.X0Y17} -attr @fillcolor #00868b
load symbol X0Y17 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y17 X0Y17 syn -hier QuadX0Y4 -pg 1 -y 2028 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y17} -attr @fillcolor #7a7a7a
load inst cpll.X0Y16 CPLL_X0 syn -hier QuadX0Y4 -pg 1 -y 2113 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y16 A} -attr @name {}
attribute {pin cpll.X0Y16 B} -attr @name {}
attribute {inst cpll.X0Y16} -attr @fillcolor #00868b
load symbol X0Y16 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y16 X0Y16 syn -hier QuadX0Y4 -pg 1 -y 2113 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y16} -attr @fillcolor #7a7a7a
load port QuadX0Y4_clk0 in -pg 1 -y 1827 -x 1 -attr @fillcolor #3a5fcd
load port QuadX0Y4_clk1 in -pg 1 -y 1997 -x 1 -attr @fillcolor #3a5fcd
load inst QuadX0Y3 QUAD_X0 v -pg 1 -y 2249 -x 2000 -autohide -attr @cell QuadX0Y3 -attr @name {} -attr @fillcolor #d9d9d9
attribute {pin QuadX0Y3 QPLL0 } -attr @name {}
attribute {hierPin QuadX0Y3 QPLL0 } -attr @name {}
attribute {pin QuadX0Y3 QPLL1 } -attr @name {}
attribute {hierPin QuadX0Y3 QPLL1 } -attr @name {}
attribute {pin QuadX0Y3 a0 } -attr @name {}
attribute {hierPin QuadX0Y3 a0 } -attr @name {}
attribute {pin QuadX0Y3 a1 } -attr @name {}
attribute {hierPin QuadX0Y3 a1 } -attr @name {}
attribute {pin QuadX0Y3 a2 } -attr @name {}
attribute {hierPin QuadX0Y3 a2 } -attr @name {}
attribute {pin QuadX0Y3 a3 } -attr @name {}
attribute {hierPin QuadX0Y3 a3 } -attr @name {}
attribute {pin QuadX0Y3 RECCLK_clk0 } -attr @name {}
attribute {hierPin QuadX0Y3 RECCLK_clk0 } -attr @name {}
attribute {pin QuadX0Y3 RECCLK_clk1 } -attr @name {}
attribute {hierPin QuadX0Y3 RECCLK_clk1 } -attr @name {}
load inst cpll.X0Y15 CPLL_X0 syn -hier QuadX0Y3 -pg 1 -y 2250 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y15 A} -attr @name {}
attribute {pin cpll.X0Y15 B} -attr @name {}
attribute {inst cpll.X0Y15} -attr @fillcolor #00868b
load symbol X0Y15 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y15 X0Y15 syn -hier QuadX0Y3 -pg 1 -y 2250 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y15} -attr @fillcolor #7a7a7a
load inst cpll.X0Y14 CPLL_X0 syn -hier QuadX0Y3 -pg 1 -y 2335 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y14 A} -attr @name {}
attribute {pin cpll.X0Y14 B} -attr @name {}
attribute {inst cpll.X0Y14} -attr @fillcolor #00868b
load symbol X0Y14 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y14 X0Y14 syn -hier QuadX0Y3 -pg 1 -y 2335 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y14} -attr @fillcolor #7a7a7a
load inst QPLL0.QuadX0Y3 QPLL0_X0 syn -hier QuadX0Y3 -pg 1 -y 2420 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL0.QuadX0Y3 A} -attr @name {}
attribute {pin QPLL0.QuadX0Y3 B} -attr @name {}
attribute {inst QPLL0.QuadX0Y3} -attr @fillcolor #00868b
load inst QPLL1.QuadX0Y3 QPLL1_X0 syn -hier QuadX0Y3 -pg 1 -y 2505 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL1.QuadX0Y3 A} -attr @name {}
attribute {pin QPLL1.QuadX0Y3 B} -attr @name {}
attribute {inst QPLL1.QuadX0Y3} -attr @fillcolor #00868b
load inst cpll.X0Y13 CPLL_X0 syn -hier QuadX0Y3 -pg 1 -y 2590 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y13 A} -attr @name {}
attribute {pin cpll.X0Y13 B} -attr @name {}
attribute {inst cpll.X0Y13} -attr @fillcolor #00868b
load symbol X0Y13 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y13 X0Y13 syn -hier QuadX0Y3 -pg 1 -y 2590 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y13} -attr @fillcolor #7a7a7a
load inst cpll.X0Y12 CPLL_X0 syn -hier QuadX0Y3 -pg 1 -y 2675 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y12 A} -attr @name {}
attribute {pin cpll.X0Y12 B} -attr @name {}
attribute {inst cpll.X0Y12} -attr @fillcolor #00868b
load symbol X0Y12 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y12 X0Y12 syn -hier QuadX0Y3 -pg 1 -y 2675 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y12} -attr @fillcolor #7a7a7a
load port QuadX0Y3_clk0 in -pg 1 -y 2389 -x 1 -attr @fillcolor #3a5fcd
load port QuadX0Y3_clk1 in -pg 1 -y 2559 -x 1 -attr @fillcolor #3a5fcd
load inst QuadX0Y2 QUAD_X0 v -pg 1 -y 2811 -x 2000 -autohide -attr @cell QuadX0Y2 -attr @name {} -attr @fillcolor #d9d9d9
attribute {pin QuadX0Y2 QPLL0 } -attr @name {}
attribute {hierPin QuadX0Y2 QPLL0 } -attr @name {}
attribute {pin QuadX0Y2 QPLL1 } -attr @name {}
attribute {hierPin QuadX0Y2 QPLL1 } -attr @name {}
attribute {pin QuadX0Y2 a0 } -attr @name {}
attribute {hierPin QuadX0Y2 a0 } -attr @name {}
attribute {pin QuadX0Y2 a1 } -attr @name {}
attribute {hierPin QuadX0Y2 a1 } -attr @name {}
attribute {pin QuadX0Y2 a2 } -attr @name {}
attribute {hierPin QuadX0Y2 a2 } -attr @name {}
attribute {pin QuadX0Y2 a3 } -attr @name {}
attribute {hierPin QuadX0Y2 a3 } -attr @name {}
attribute {pin QuadX0Y2 RECCLK_clk0 } -attr @name {}
attribute {hierPin QuadX0Y2 RECCLK_clk0 } -attr @name {}
attribute {pin QuadX0Y2 RECCLK_clk1 } -attr @name {}
attribute {hierPin QuadX0Y2 RECCLK_clk1 } -attr @name {}
load inst cpll.X0Y11 CPLL_X0 syn -hier QuadX0Y2 -pg 1 -y 2812 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y11 A} -attr @name {}
attribute {pin cpll.X0Y11 B} -attr @name {}
attribute {inst cpll.X0Y11} -attr @fillcolor #00868b
load symbol X0Y11 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y11 X0Y11 syn -hier QuadX0Y2 -pg 1 -y 2812 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y11} -attr @fillcolor #7a7a7a
load inst cpll.X0Y10 CPLL_X0 syn -hier QuadX0Y2 -pg 1 -y 2897 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y10 A} -attr @name {}
attribute {pin cpll.X0Y10 B} -attr @name {}
attribute {inst cpll.X0Y10} -attr @fillcolor #00868b
load symbol X0Y10 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y10 X0Y10 syn -hier QuadX0Y2 -pg 1 -y 2897 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y10} -attr @fillcolor #7a7a7a
load inst QPLL0.QuadX0Y2 QPLL0_X0 syn -hier QuadX0Y2 -pg 1 -y 2982 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL0.QuadX0Y2 A} -attr @name {}
attribute {pin QPLL0.QuadX0Y2 B} -attr @name {}
attribute {inst QPLL0.QuadX0Y2} -attr @fillcolor #00868b
load inst QPLL1.QuadX0Y2 QPLL1_X0 syn -hier QuadX0Y2 -pg 1 -y 3067 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL1.QuadX0Y2 A} -attr @name {}
attribute {pin QPLL1.QuadX0Y2 B} -attr @name {}
attribute {inst QPLL1.QuadX0Y2} -attr @fillcolor #00868b
load inst cpll.X0Y9 CPLL_X0 syn -hier QuadX0Y2 -pg 1 -y 3152 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y9 A} -attr @name {}
attribute {pin cpll.X0Y9 B} -attr @name {}
attribute {inst cpll.X0Y9} -attr @fillcolor #00868b
load symbol X0Y9 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y9 X0Y9 syn -hier QuadX0Y2 -pg 1 -y 3152 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y9} -attr @fillcolor #7a7a7a
load inst cpll.X0Y8 CPLL_X0 syn -hier QuadX0Y2 -pg 1 -y 3237 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y8 A} -attr @name {}
attribute {pin cpll.X0Y8 B} -attr @name {}
attribute {inst cpll.X0Y8} -attr @fillcolor #00868b
load symbol X0Y8 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y8 X0Y8 syn -hier QuadX0Y2 -pg 1 -y 3237 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y8} -attr @fillcolor #7a7a7a
load port QuadX0Y2_clk0 in -pg 1 -y 2951 -x 1 -attr @fillcolor #3a5fcd
load port QuadX0Y2_clk1 in -pg 1 -y 3121 -x 1 -attr @fillcolor #3a5fcd
load inst QuadX0Y1 QUAD_X0 v -pg 1 -y 3373 -x 2000 -autohide -attr @cell QuadX0Y1 -attr @name {} -attr @fillcolor #d9d9d9
attribute {pin QuadX0Y1 QPLL0 } -attr @name {}
attribute {hierPin QuadX0Y1 QPLL0 } -attr @name {}
attribute {pin QuadX0Y1 QPLL1 } -attr @name {}
attribute {hierPin QuadX0Y1 QPLL1 } -attr @name {}
attribute {pin QuadX0Y1 a0 } -attr @name {}
attribute {hierPin QuadX0Y1 a0 } -attr @name {}
attribute {pin QuadX0Y1 a1 } -attr @name {}
attribute {hierPin QuadX0Y1 a1 } -attr @name {}
attribute {pin QuadX0Y1 a2 } -attr @name {}
attribute {hierPin QuadX0Y1 a2 } -attr @name {}
attribute {pin QuadX0Y1 a3 } -attr @name {}
attribute {hierPin QuadX0Y1 a3 } -attr @name {}
attribute {pin QuadX0Y1 RECCLK_clk0 } -attr @name {}
attribute {hierPin QuadX0Y1 RECCLK_clk0 } -attr @name {}
attribute {pin QuadX0Y1 RECCLK_clk1 } -attr @name {}
attribute {hierPin QuadX0Y1 RECCLK_clk1 } -attr @name {}
load inst cpll.X0Y7 CPLL_X0 syn -hier QuadX0Y1 -pg 1 -y 3374 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y7 A} -attr @name {}
attribute {pin cpll.X0Y7 B} -attr @name {}
attribute {inst cpll.X0Y7} -attr @fillcolor #00868b
load symbol X0Y7 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y7 X0Y7 syn -hier QuadX0Y1 -pg 1 -y 3374 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y7} -attr @fillcolor #7a7a7a
load inst cpll.X0Y6 CPLL_X0 syn -hier QuadX0Y1 -pg 1 -y 3459 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y6 A} -attr @name {}
attribute {pin cpll.X0Y6 B} -attr @name {}
attribute {inst cpll.X0Y6} -attr @fillcolor #00868b
load symbol X0Y6 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y6 X0Y6 syn -hier QuadX0Y1 -pg 1 -y 3459 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y6} -attr @fillcolor #7a7a7a
load inst QPLL0.QuadX0Y1 QPLL0_X0 syn -hier QuadX0Y1 -pg 1 -y 3544 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL0.QuadX0Y1 A} -attr @name {}
attribute {pin QPLL0.QuadX0Y1 B} -attr @name {}
attribute {inst QPLL0.QuadX0Y1} -attr @fillcolor #00868b
load inst QPLL1.QuadX0Y1 QPLL1_X0 syn -hier QuadX0Y1 -pg 1 -y 3629 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL1.QuadX0Y1 A} -attr @name {}
attribute {pin QPLL1.QuadX0Y1 B} -attr @name {}
attribute {inst QPLL1.QuadX0Y1} -attr @fillcolor #00868b
load inst cpll.X0Y5 CPLL_X0 syn -hier QuadX0Y1 -pg 1 -y 3714 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y5 A} -attr @name {}
attribute {pin cpll.X0Y5 B} -attr @name {}
attribute {inst cpll.X0Y5} -attr @fillcolor #00868b
load symbol X0Y5 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y5 X0Y5 syn -hier QuadX0Y1 -pg 1 -y 3714 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y5} -attr @fillcolor #7a7a7a
load inst cpll.X0Y4 CPLL_X0 syn -hier QuadX0Y1 -pg 1 -y 3799 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y4 A} -attr @name {}
attribute {pin cpll.X0Y4 B} -attr @name {}
attribute {inst cpll.X0Y4} -attr @fillcolor #00868b
load symbol X0Y4 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y4 X0Y4 syn -hier QuadX0Y1 -pg 1 -y 3799 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y4} -attr @fillcolor #7a7a7a
load port QuadX0Y1_clk0 in -pg 1 -y 3513 -x 1 -attr @fillcolor #3a5fcd
load port QuadX0Y1_clk1 in -pg 1 -y 3683 -x 1 -attr @fillcolor #3a5fcd
load inst QuadX0Y0 QUAD_X0 v -pg 1 -y 3935 -x 2000 -autohide -attr @cell QuadX0Y0 -attr @name {} -attr @fillcolor #d9d9d9
attribute {pin QuadX0Y0 QPLL0 } -attr @name {}
attribute {hierPin QuadX0Y0 QPLL0 } -attr @name {}
attribute {pin QuadX0Y0 QPLL1 } -attr @name {}
attribute {hierPin QuadX0Y0 QPLL1 } -attr @name {}
attribute {pin QuadX0Y0 a0 } -attr @name {}
attribute {hierPin QuadX0Y0 a0 } -attr @name {}
attribute {pin QuadX0Y0 a1 } -attr @name {}
attribute {hierPin QuadX0Y0 a1 } -attr @name {}
attribute {pin QuadX0Y0 a2 } -attr @name {}
attribute {hierPin QuadX0Y0 a2 } -attr @name {}
attribute {pin QuadX0Y0 a3 } -attr @name {}
attribute {hierPin QuadX0Y0 a3 } -attr @name {}
attribute {pin QuadX0Y0 RECCLK_clk0 } -attr @name {}
attribute {hierPin QuadX0Y0 RECCLK_clk0 } -attr @name {}
attribute {pin QuadX0Y0 RECCLK_clk1 } -attr @name {}
attribute {hierPin QuadX0Y0 RECCLK_clk1 } -attr @name {}
load inst cpll.X0Y3 CPLL_X0 syn -hier QuadX0Y0 -pg 1 -y 3936 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y3 A} -attr @name {}
attribute {pin cpll.X0Y3 B} -attr @name {}
attribute {inst cpll.X0Y3} -attr @fillcolor #00868b
load symbol X0Y3 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y3 X0Y3 syn -hier QuadX0Y0 -pg 1 -y 3936 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y3} -attr @fillcolor #7a7a7a
load inst cpll.X0Y2 CPLL_X0 syn -hier QuadX0Y0 -pg 1 -y 4021 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y2 A} -attr @name {}
attribute {pin cpll.X0Y2 B} -attr @name {}
attribute {inst cpll.X0Y2} -attr @fillcolor #00868b
load symbol X0Y2 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y2 X0Y2 syn -hier QuadX0Y0 -pg 1 -y 4021 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y2} -attr @fillcolor #7a7a7a
load inst QPLL0.QuadX0Y0 QPLL0_X0 syn -hier QuadX0Y0 -pg 1 -y 4106 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL0.QuadX0Y0 A} -attr @name {}
attribute {pin QPLL0.QuadX0Y0 B} -attr @name {}
attribute {inst QPLL0.QuadX0Y0} -attr @fillcolor #00868b
load inst QPLL1.QuadX0Y0 QPLL1_X0 syn -hier QuadX0Y0 -pg 1 -y 4191 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL1.QuadX0Y0 A} -attr @name {}
attribute {pin QPLL1.QuadX0Y0 B} -attr @name {}
attribute {inst QPLL1.QuadX0Y0} -attr @fillcolor #00868b
load inst cpll.X0Y1 CPLL_X0 syn -hier QuadX0Y0 -pg 1 -y 4276 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y1 A} -attr @name {}
attribute {pin cpll.X0Y1 B} -attr @name {}
attribute {inst cpll.X0Y1} -attr @fillcolor #00868b
load symbol X0Y1 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y1 X0Y1 syn -hier QuadX0Y0 -pg 1 -y 4276 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y1} -attr @fillcolor #7a7a7a
load inst cpll.X0Y0 CPLL_X0 syn -hier QuadX0Y0 -pg 1 -y 4361 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y0 A} -attr @name {}
attribute {pin cpll.X0Y0 B} -attr @name {}
attribute {inst cpll.X0Y0} -attr @fillcolor #00868b
load symbol X0Y0 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y0 X0Y0 syn -hier QuadX0Y0 -pg 1 -y 4361 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y0} -attr @fillcolor #7a7a7a
load port QuadX0Y0_clk0 in -pg 1 -y 4075 -x 1 -attr @fillcolor #3a5fcd
load port QuadX0Y0_clk1 in -pg 1 -y 4245 -x 1 -attr @fillcolor #3a5fcd
attribute {inst GT.X0Y31} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y31} -attr @fillcolor #00868b
attribute {inst QPLL0.QuadX0Y7} -attr @fillcolor #00868b
attribute {inst QPLL1.QuadX0Y7} -attr @fillcolor #00868b
attribute {inst GT.X0Y30} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y30} -attr @fillcolor #00868b
attribute {inst GT.X0Y29} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y29} -attr @fillcolor #00868b
attribute {inst GT.X0Y28} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y28} -attr @fillcolor #00868b
attribute {inst GT.X0Y27} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y27} -attr @fillcolor #00868b
attribute {inst QPLL0.QuadX0Y6} -attr @fillcolor #00868b
attribute {inst QPLL1.QuadX0Y6} -attr @fillcolor #00868b
attribute {inst GT.X0Y26} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y26} -attr @fillcolor #00868b
attribute {inst GT.X0Y25} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y25} -attr @fillcolor #00868b
attribute {inst GT.X0Y24} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y24} -attr @fillcolor #00868b
attribute {inst GT.X0Y23} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y23} -attr @fillcolor #00868b
attribute {inst QPLL0.QuadX0Y5} -attr @fillcolor #00868b
attribute {inst QPLL1.QuadX0Y5} -attr @fillcolor #00868b
attribute {inst GT.X0Y22} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y22} -attr @fillcolor #00868b
attribute {inst GT.X0Y21} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y21} -attr @fillcolor #00868b
attribute {inst GT.X0Y20} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y20} -attr @fillcolor #00868b
attribute {inst GT.X0Y19} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y19} -attr @fillcolor #00868b
attribute {inst QPLL0.QuadX0Y4} -attr @fillcolor #00868b
attribute {inst QPLL1.QuadX0Y4} -attr @fillcolor #00868b
attribute {inst GT.X0Y18} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y18} -attr @fillcolor #00868b
attribute {inst GT.X0Y17} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y17} -attr @fillcolor #00868b
attribute {inst GT.X0Y16} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y16} -attr @fillcolor #00868b
attribute {inst GT.X0Y15} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y15} -attr @fillcolor #00868b
attribute {inst QPLL0.QuadX0Y3} -attr @fillcolor #00868b
attribute {inst QPLL1.QuadX0Y3} -attr @fillcolor #00868b
attribute {inst GT.X0Y14} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y14} -attr @fillcolor #00868b
attribute {inst GT.X0Y13} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y13} -attr @fillcolor #00868b
attribute {inst GT.X0Y12} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y12} -attr @fillcolor #00868b
attribute {inst GT.X0Y11} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y11} -attr @fillcolor #00868b
attribute {inst QPLL0.QuadX0Y2} -attr @fillcolor #00868b
attribute {inst QPLL1.QuadX0Y2} -attr @fillcolor #00868b
attribute {inst GT.X0Y10} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y10} -attr @fillcolor #00868b
attribute {inst GT.X0Y9} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y9} -attr @fillcolor #00868b
attribute {inst GT.X0Y8} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y8} -attr @fillcolor #00868b
attribute {inst GT.X0Y7} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y7} -attr @fillcolor #00868b
attribute {inst QPLL0.QuadX0Y1} -attr @fillcolor #00868b
attribute {inst QPLL1.QuadX0Y1} -attr @fillcolor #00868b
attribute {inst GT.X0Y6} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y6} -attr @fillcolor #00868b
attribute {inst GT.X0Y5} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y5} -attr @fillcolor #00868b
attribute {inst GT.X0Y4} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y4} -attr @fillcolor #00868b
attribute {inst GT.X0Y3} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y3} -attr @fillcolor #00868b
attribute {inst QPLL0.QuadX0Y0} -attr @fillcolor #00868b
attribute {inst QPLL1.QuadX0Y0} -attr @fillcolor #00868b
attribute {inst GT.X0Y2} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y2} -attr @fillcolor #00868b
attribute {inst GT.X0Y1} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y1} -attr @fillcolor #00868b
attribute {inst GT.X0Y0} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y0} -attr @fillcolor #00868b
increment -const
load net net.clk.QuadX0Y7_clk0 -port QuadX0Y7_clk0 -pin QuadX0Y7 QPLL0
load net net.quad.QPLL0.QuadX0Y7 -hierPin QuadX0Y7 QPLL0 -pin QPLL0.QuadX0Y7 A
load net net.chan.QPLL0.QuadX0Y7 -pin QPLL0.QuadX0Y7 B -pin GT.X0Y31 TX
attribute {inst QPLL0.QuadX0Y7} -attr @fillcolor #cccc00
attribute {inst GT.X0Y31} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y7 -pin QPLL0.QuadX0Y7 B -pin GT.X0Y30 TX
attribute {inst QPLL0.QuadX0Y7} -attr @fillcolor #cccc00
attribute {inst GT.X0Y30} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y7 -pin QPLL0.QuadX0Y7 B -pin GT.X0Y29 TX
attribute {inst QPLL0.QuadX0Y7} -attr @fillcolor #cccc00
attribute {inst GT.X0Y29} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y7 -pin QPLL0.QuadX0Y7 B -pin GT.X0Y28 TX
attribute {inst QPLL0.QuadX0Y7} -attr @fillcolor #cccc00
attribute {inst GT.X0Y28} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y7 -pin QPLL0.QuadX0Y7 B -pin GT.X0Y31 RX
attribute {inst QPLL0.QuadX0Y7} -attr @fillcolor #cccc00
attribute {inst GT.X0Y31} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y7 -pin QPLL0.QuadX0Y7 B -pin GT.X0Y30 RX
attribute {inst QPLL0.QuadX0Y7} -attr @fillcolor #cccc00
attribute {inst GT.X0Y30} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y7 -pin QPLL0.QuadX0Y7 B -pin GT.X0Y29 RX
attribute {inst QPLL0.QuadX0Y7} -attr @fillcolor #cccc00
attribute {inst GT.X0Y29} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y7 -pin QPLL0.QuadX0Y7 B -pin GT.X0Y28 RX
attribute {inst QPLL0.QuadX0Y7} -attr @fillcolor #cccc00
attribute {inst GT.X0Y28} -attr @fillcolor #cccc00
load net net.clk.QuadX0Y6_clk0 -port QuadX0Y6_clk0 -pin QuadX0Y6 QPLL0
load net net.quad.QPLL0.QuadX0Y6 -hierPin QuadX0Y6 QPLL0 -pin QPLL0.QuadX0Y6 A
load net net.chan.QPLL0.QuadX0Y6 -pin QPLL0.QuadX0Y6 B -pin GT.X0Y27 TX
attribute {inst QPLL0.QuadX0Y6} -attr @fillcolor #cccc00
attribute {inst GT.X0Y27} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y6 -pin QPLL0.QuadX0Y6 B -pin GT.X0Y26 TX
attribute {inst QPLL0.QuadX0Y6} -attr @fillcolor #cccc00
attribute {inst GT.X0Y26} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y6 -pin QPLL0.QuadX0Y6 B -pin GT.X0Y25 TX
attribute {inst QPLL0.QuadX0Y6} -attr @fillcolor #cccc00
attribute {inst GT.X0Y25} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y6 -pin QPLL0.QuadX0Y6 B -pin GT.X0Y24 TX
attribute {inst QPLL0.QuadX0Y6} -attr @fillcolor #cccc00
attribute {inst GT.X0Y24} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y6 -pin QPLL0.QuadX0Y6 B -pin GT.X0Y27 RX
attribute {inst QPLL0.QuadX0Y6} -attr @fillcolor #cccc00
attribute {inst GT.X0Y27} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y6 -pin QPLL0.QuadX0Y6 B -pin GT.X0Y26 RX
attribute {inst QPLL0.QuadX0Y6} -attr @fillcolor #cccc00
attribute {inst GT.X0Y26} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y6 -pin QPLL0.QuadX0Y6 B -pin GT.X0Y25 RX
attribute {inst QPLL0.QuadX0Y6} -attr @fillcolor #cccc00
attribute {inst GT.X0Y25} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y6 -pin QPLL0.QuadX0Y6 B -pin GT.X0Y24 RX
attribute {inst QPLL0.QuadX0Y6} -attr @fillcolor #cccc00
attribute {inst GT.X0Y24} -attr @fillcolor #cccc00
load net net.clk.QuadX0Y7_clk0 -port QuadX0Y7_clk0 -pin QuadX0Y5 QPLL0
load net net.quad.QPLL0.QuadX0Y5 -hierPin QuadX0Y5 QPLL0 -pin QPLL0.QuadX0Y5 A
load net net.chan.QPLL0.QuadX0Y5 -pin QPLL0.QuadX0Y5 B -pin GT.X0Y23 TX
attribute {inst QPLL0.QuadX0Y5} -attr @fillcolor #cccc00
attribute {inst GT.X0Y23} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y5 -pin QPLL0.QuadX0Y5 B -pin GT.X0Y22 TX
attribute {inst QPLL0.QuadX0Y5} -attr @fillcolor #cccc00
attribute {inst GT.X0Y22} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y5 -pin QPLL0.QuadX0Y5 B -pin GT.X0Y21 TX
attribute {inst QPLL0.QuadX0Y5} -attr @fillcolor #cccc00
attribute {inst GT.X0Y21} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y5 -pin QPLL0.QuadX0Y5 B -pin GT.X0Y20 TX
attribute {inst QPLL0.QuadX0Y5} -attr @fillcolor #cccc00
attribute {inst GT.X0Y20} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y5 -pin QPLL0.QuadX0Y5 B -pin GT.X0Y23 RX
attribute {inst QPLL0.QuadX0Y5} -attr @fillcolor #cccc00
attribute {inst GT.X0Y23} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y5 -pin QPLL0.QuadX0Y5 B -pin GT.X0Y22 RX
attribute {inst QPLL0.QuadX0Y5} -attr @fillcolor #cccc00
attribute {inst GT.X0Y22} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y5 -pin QPLL0.QuadX0Y5 B -pin GT.X0Y21 RX
attribute {inst QPLL0.QuadX0Y5} -attr @fillcolor #cccc00
attribute {inst GT.X0Y21} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y5 -pin QPLL0.QuadX0Y5 B -pin GT.X0Y20 RX
attribute {inst QPLL0.QuadX0Y5} -attr @fillcolor #cccc00
attribute {inst GT.X0Y20} -attr @fillcolor #cccc00
load net net.clk.QuadX0Y4_clk0 -port QuadX0Y4_clk0 -pin QuadX0Y4 QPLL0
load net net.quad.QPLL0.QuadX0Y4 -hierPin QuadX0Y4 QPLL0 -pin QPLL0.QuadX0Y4 A
load net net.chan.QPLL0.QuadX0Y4 -pin QPLL0.QuadX0Y4 B -pin GT.X0Y19 TX
attribute {inst QPLL0.QuadX0Y4} -attr @fillcolor #cccc00
attribute {inst GT.X0Y19} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y4 -pin QPLL0.QuadX0Y4 B -pin GT.X0Y18 TX
attribute {inst QPLL0.QuadX0Y4} -attr @fillcolor #cccc00
attribute {inst GT.X0Y18} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y4 -pin QPLL0.QuadX0Y4 B -pin GT.X0Y17 TX
attribute {inst QPLL0.QuadX0Y4} -attr @fillcolor #cccc00
attribute {inst GT.X0Y17} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y4 -pin QPLL0.QuadX0Y4 B -pin GT.X0Y16 TX
attribute {inst QPLL0.QuadX0Y4} -attr @fillcolor #cccc00
attribute {inst GT.X0Y16} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y4 -pin QPLL0.QuadX0Y4 B -pin GT.X0Y19 RX
attribute {inst QPLL0.QuadX0Y4} -attr @fillcolor #cccc00
attribute {inst GT.X0Y19} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y4 -pin QPLL0.QuadX0Y4 B -pin GT.X0Y18 RX
attribute {inst QPLL0.QuadX0Y4} -attr @fillcolor #cccc00
attribute {inst GT.X0Y18} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y4 -pin QPLL0.QuadX0Y4 B -pin GT.X0Y17 RX
attribute {inst QPLL0.QuadX0Y4} -attr @fillcolor #cccc00
attribute {inst GT.X0Y17} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y4 -pin QPLL0.QuadX0Y4 B -pin GT.X0Y16 RX
attribute {inst QPLL0.QuadX0Y4} -attr @fillcolor #cccc00
attribute {inst GT.X0Y16} -attr @fillcolor #cccc00
load net net.clk.QuadX0Y4_clk0 -port QuadX0Y4_clk0 -pin QuadX0Y3 QPLL0
load net net.quad.QPLL0.QuadX0Y3 -hierPin QuadX0Y3 QPLL0 -pin QPLL0.QuadX0Y3 A
load net net.chan.QPLL0.QuadX0Y3 -pin QPLL0.QuadX0Y3 B -pin GT.X0Y15 TX
attribute {inst QPLL0.QuadX0Y3} -attr @fillcolor #cccc00
attribute {inst GT.X0Y15} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y3 -pin QPLL0.QuadX0Y3 B -pin GT.X0Y14 TX
attribute {inst QPLL0.QuadX0Y3} -attr @fillcolor #cccc00
attribute {inst GT.X0Y14} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y3 -pin QPLL0.QuadX0Y3 B -pin GT.X0Y13 TX
attribute {inst QPLL0.QuadX0Y3} -attr @fillcolor #cccc00
attribute {inst GT.X0Y13} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y3 -pin QPLL0.QuadX0Y3 B -pin GT.X0Y12 TX
attribute {inst QPLL0.QuadX0Y3} -attr @fillcolor #cccc00
attribute {inst GT.X0Y12} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y3 -pin QPLL0.QuadX0Y3 B -pin GT.X0Y15 RX
attribute {inst QPLL0.QuadX0Y3} -attr @fillcolor #cccc00
attribute {inst GT.X0Y15} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y3 -pin QPLL0.QuadX0Y3 B -pin GT.X0Y14 RX
attribute {inst QPLL0.QuadX0Y3} -attr @fillcolor #cccc00
attribute {inst GT.X0Y14} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y3 -pin QPLL0.QuadX0Y3 B -pin GT.X0Y13 RX
attribute {inst QPLL0.QuadX0Y3} -attr @fillcolor #cccc00
attribute {inst GT.X0Y13} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y3 -pin QPLL0.QuadX0Y3 B -pin GT.X0Y12 RX
attribute {inst QPLL0.QuadX0Y3} -attr @fillcolor #cccc00
attribute {inst GT.X0Y12} -attr @fillcolor #cccc00
load net net.clk.QuadX0Y4_clk0 -port QuadX0Y4_clk0 -pin QuadX0Y2 QPLL0
load net net.quad.QPLL0.QuadX0Y2 -hierPin QuadX0Y2 QPLL0 -pin QPLL0.QuadX0Y2 A
load net net.chan.QPLL0.QuadX0Y2 -pin QPLL0.QuadX0Y2 B -pin GT.X0Y11 TX
attribute {inst QPLL0.QuadX0Y2} -attr @fillcolor #cccc00
attribute {inst GT.X0Y11} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y2 -pin QPLL0.QuadX0Y2 B -pin GT.X0Y10 TX
attribute {inst QPLL0.QuadX0Y2} -attr @fillcolor #cccc00
attribute {inst GT.X0Y10} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y2 -pin QPLL0.QuadX0Y2 B -pin GT.X0Y9 TX
attribute {inst QPLL0.QuadX0Y2} -attr @fillcolor #cccc00
attribute {inst GT.X0Y9} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y2 -pin QPLL0.QuadX0Y2 B -pin GT.X0Y8 TX
attribute {inst QPLL0.QuadX0Y2} -attr @fillcolor #cccc00
attribute {inst GT.X0Y8} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y2 -pin QPLL0.QuadX0Y2 B -pin GT.X0Y11 RX
attribute {inst QPLL0.QuadX0Y2} -attr @fillcolor #cccc00
attribute {inst GT.X0Y11} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y2 -pin QPLL0.QuadX0Y2 B -pin GT.X0Y10 RX
attribute {inst QPLL0.QuadX0Y2} -attr @fillcolor #cccc00
attribute {inst GT.X0Y10} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y2 -pin QPLL0.QuadX0Y2 B -pin GT.X0Y9 RX
attribute {inst QPLL0.QuadX0Y2} -attr @fillcolor #cccc00
attribute {inst GT.X0Y9} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y2 -pin QPLL0.QuadX0Y2 B -pin GT.X0Y8 RX
attribute {inst QPLL0.QuadX0Y2} -attr @fillcolor #cccc00
attribute {inst GT.X0Y8} -attr @fillcolor #cccc00
load net net.clk.QuadX0Y1_clk0 -port QuadX0Y1_clk0 -pin QuadX0Y1 QPLL0
load net net.quad.QPLL0.QuadX0Y1 -hierPin QuadX0Y1 QPLL0 -pin QPLL0.QuadX0Y1 A
load net net.chan.QPLL0.QuadX0Y1 -pin QPLL0.QuadX0Y1 B -pin GT.X0Y7 TX
attribute {inst QPLL0.QuadX0Y1} -attr @fillcolor #cccc00
attribute {inst GT.X0Y7} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y1 -pin QPLL0.QuadX0Y1 B -pin GT.X0Y6 TX
attribute {inst QPLL0.QuadX0Y1} -attr @fillcolor #cccc00
attribute {inst GT.X0Y6} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y1 -pin QPLL0.QuadX0Y1 B -pin GT.X0Y5 TX
attribute {inst QPLL0.QuadX0Y1} -attr @fillcolor #cccc00
attribute {inst GT.X0Y5} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y1 -pin QPLL0.QuadX0Y1 B -pin GT.X0Y4 TX
attribute {inst QPLL0.QuadX0Y1} -attr @fillcolor #cccc00
attribute {inst GT.X0Y4} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y1 -pin QPLL0.QuadX0Y1 B -pin GT.X0Y7 RX
attribute {inst QPLL0.QuadX0Y1} -attr @fillcolor #cccc00
attribute {inst GT.X0Y7} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y1 -pin QPLL0.QuadX0Y1 B -pin GT.X0Y6 RX
attribute {inst QPLL0.QuadX0Y1} -attr @fillcolor #cccc00
attribute {inst GT.X0Y6} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y1 -pin QPLL0.QuadX0Y1 B -pin GT.X0Y5 RX
attribute {inst QPLL0.QuadX0Y1} -attr @fillcolor #cccc00
attribute {inst GT.X0Y5} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y1 -pin QPLL0.QuadX0Y1 B -pin GT.X0Y4 RX
attribute {inst QPLL0.QuadX0Y1} -attr @fillcolor #cccc00
attribute {inst GT.X0Y4} -attr @fillcolor #cccc00
load net net.clk.QuadX0Y0_clk0 -port QuadX0Y0_clk0 -pin QuadX0Y0 QPLL0
load net net.quad.QPLL0.QuadX0Y0 -hierPin QuadX0Y0 QPLL0 -pin QPLL0.QuadX0Y0 A
load net net.chan.QPLL0.QuadX0Y0 -pin QPLL0.QuadX0Y0 B -pin GT.X0Y3 TX
attribute {inst QPLL0.QuadX0Y0} -attr @fillcolor #cccc00
attribute {inst GT.X0Y3} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y0 -pin QPLL0.QuadX0Y0 B -pin GT.X0Y2 TX
attribute {inst QPLL0.QuadX0Y0} -attr @fillcolor #cccc00
attribute {inst GT.X0Y2} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y0 -pin QPLL0.QuadX0Y0 B -pin GT.X0Y1 TX
attribute {inst QPLL0.QuadX0Y0} -attr @fillcolor #cccc00
attribute {inst GT.X0Y1} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y0 -pin QPLL0.QuadX0Y0 B -pin GT.X0Y0 TX
attribute {inst QPLL0.QuadX0Y0} -attr @fillcolor #cccc00
attribute {inst GT.X0Y0} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y0 -pin QPLL0.QuadX0Y0 B -pin GT.X0Y3 RX
attribute {inst QPLL0.QuadX0Y0} -attr @fillcolor #cccc00
attribute {inst GT.X0Y3} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y0 -pin QPLL0.QuadX0Y0 B -pin GT.X0Y2 RX
attribute {inst QPLL0.QuadX0Y0} -attr @fillcolor #cccc00
attribute {inst GT.X0Y2} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y0 -pin QPLL0.QuadX0Y0 B -pin GT.X0Y1 RX
attribute {inst QPLL0.QuadX0Y0} -attr @fillcolor #cccc00
attribute {inst GT.X0Y1} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y0 -pin QPLL0.QuadX0Y0 B -pin GT.X0Y0 RX
attribute {inst QPLL0.QuadX0Y0} -attr @fillcolor #cccc00
attribute {inst GT.X0Y0} -attr @fillcolor #cccc00
show
# Starting Split Pages                                                  124.94
# Split Pages 104 Comps, 21 Nets 0 NetBundles 0 CGraphics               124.94
# KwayPart started for 104 comps, 21 nets                               124.94
# Init done: 1 nodes (1 locked nodes), 0 edges                          124.94
# Startpart done: 1 parts                                               124.94
# KwayPart done                                                         124.94
# End of Split Pages: 1 pages                                           124.94
# End of Split Pages                                                    124.94
# Generating Regions for Page 1:  104 Comps,   21 Nets                  124.94
# Analyze                                                               124.94
# Levelize                                                              124.94
# End of LevelAssign mode=I, 3 Levels, 11 Comps, limit=30000            124.94
# Nets                                                                  124.94
# Place                                                                 124.94
# PlaceNets                                                             124.94
# SpaceY                                                                124.94
# Track                                                                 124.94
# SpaceX                                                                124.94
# Wire                                                                  124.94
# End of Wire: 2 nets, 2 ch, wire: 34-->34 (0 with wbits)               124.94
# End of doGenerate                                                     124.94
# Analyze                                                               124.94
# Levelize                                                              124.94
# End of LevelAssign mode=I, 3 Levels, 11 Comps, limit=30000            124.94
# Nets                                                                  124.94
# Place                                                                 124.94
# PlaceNets                                                             124.94
# SpaceY                                                                124.94
# Track                                                                 124.94
# SpaceX                                                                124.94
# Wire                                                                  124.94
# End of Wire: 2 nets, 2 ch, wire: 34-->34 (0 with wbits)               124.94
# End of doGenerate                                                     124.94
# Analyze                                                               124.94
# Levelize                                                              124.94
# End of LevelAssign mode=I, 3 Levels, 11 Comps, limit=30000            124.94
# Nets                                                                  124.94
# Place                                                                 124.94
# PlaceNets                                                             124.94
# SpaceY                                                                124.94
# Track                                                                 124.94
# SpaceX                                                                124.94
# Wire                                                                  124.94
# End of Wire: 2 nets, 2 ch, wire: 34-->34 (0 with wbits)               124.94
# End of doGenerate                                                     124.94
# Analyze                                                               124.94
# Levelize                                                              124.94
# End of LevelAssign mode=I, 3 Levels, 11 Comps, limit=30000            124.94
# Nets                                                                  124.94
# Place                                                                 124.94
# PlaceNets                                                             124.94
# SpaceY                                                                124.94
# Track                                                                 124.94
# SpaceX                                                                124.94
# Wire                                                                  124.94
# End of Wire: 2 nets, 2 ch, wire: 34-->34 (0 with wbits)               124.94
# End of doGenerate                                                     124.94
# Analyze                                                               124.94
# Levelize                                                              124.94
# End of LevelAssign mode=I, 3 Levels, 11 Comps, limit=30000            124.94
# Nets                                                                  124.94
# Place                                                                 124.94
# PlaceNets                                                             124.94
# SpaceY                                                                124.94
# Track                                                                 124.94
# SpaceX                                                                124.94
# Wire                                                                  124.94
# End of Wire: 2 nets, 2 ch, wire: 34-->34 (0 with wbits)               124.94
# End of doGenerate                                                     124.94
# Analyze                                                               124.94
# Levelize                                                              124.94
# End of LevelAssign mode=I, 3 Levels, 11 Comps, limit=30000            124.94
# Nets                                                                  124.94
# Place                                                                 124.94
# PlaceNets                                                             124.94
# SpaceY                                                                124.94
# Track                                                                 124.94
# SpaceX                                                                124.94
# Wire                                                                  124.94
# End of Wire: 2 nets, 2 ch, wire: 34-->34 (0 with wbits)               124.94
# End of doGenerate                                                     124.94
# Analyze                                                               124.94
# Levelize                                                              124.94
# End of LevelAssign mode=I, 3 Levels, 11 Comps, limit=30000            124.94
# Nets                                                                  124.94
# Place                                                                 124.94
# PlaceNets                                                             124.94
# SpaceY                                                                124.94
# Track                                                                 124.94
# SpaceX                                                                124.94
# Wire                                                                  124.94
# End of Wire: 2 nets, 2 ch, wire: 34-->34 (0 with wbits)               124.94
# End of doGenerate                                                     124.94
# Analyze                                                               124.94
# Levelize                                                              124.94
# End of LevelAssign mode=I, 3 Levels, 11 Comps, limit=30000            124.94
# Nets                                                                  124.94
# Place                                                                 124.94
# PlaceNets                                                             124.94
# SpaceY                                                                124.94
# Track                                                                 124.94
# SpaceX                                                                124.94
# Wire                                                                  124.94
# End of Wire: 2 nets, 2 ch, wire: 34-->34 (0 with wbits)               124.94
# End of doGenerate                                                     124.94
# Analyze                                                               124.94
# Levelize                                                              124.94
# End of LevelAssign mode=I, 2 Levels, 24 Comps, limit=30000            124.94
# Nets                                                                  124.94
# Place                                                                 124.94
# PlaceNets                                                             124.94
# SpaceY                                                                124.94
# Track                                                                 124.94
# SpaceX                                                                124.94
# Wire                                                                  124.94
# End of Wire: 5 nets, 5 ch, wire: 32-->32 (0 with wbits)               124.94
# End of doGenerate                                                     124.94
# End of Generating Regions for Page 1                                  124.94
scrollpos 64 1804
zoom -x 0 -y 0 0.6
scrollpos 48 1353
#R 0.6
#CMD scrollpos 0 0
scrollpos 0 0
selection -itemized {inst GT.X0Y0}
center_objects -itemized {inst GT.X0Y0}
scrollpos 144 2645
module new gtmodule
#  * Current module is gtmodule 
load symbol QUAD_X0 v HIERBOX port a0 in port a1 in port a2 in port a3 in port QPLL0 in port QPLL1 in port RECCLK_clk0 out port RECCLK_clk1 out
load symbol QUAD_X1 v HIERBOX port a0 out port a1 out port a2 out port a3 out port QPLL0 out port QPLL1 out port RECCLK_clk0 in port RECCLK_clk1 in
load symbol CPLL_X0 syn BOX port A in port B out text CPLL -cc 25 0 12
load symbol CPLL_X1 syn BOX port A out port B in text CPLL -cc 25 0 12
load symbol QPLL0_X0 syn BOX port A in port B out text QPLL0 -cc 25 0 12
load symbol QPLL0_X1 syn BOX port A out port B in text QPLL0 -cc 25 0 12
load symbol QPLL1_X0 syn BOX port A in port B out text QPLL1 -cc 25 0 12
load symbol QPLL1_X1 syn BOX port A out port B in text QPLL1 -cc 25 0 12
load inst QuadX0Y7 QUAD_X0 v -pg 1 -y 1 -x 2000 -autohide -attr @cell QuadX0Y7 -attr @name {} -attr @fillcolor #d9d9d9
attribute {pin QuadX0Y7 QPLL0 } -attr @name {}
attribute {hierPin QuadX0Y7 QPLL0 } -attr @name {}
attribute {pin QuadX0Y7 QPLL1 } -attr @name {}
attribute {hierPin QuadX0Y7 QPLL1 } -attr @name {}
attribute {pin QuadX0Y7 a0 } -attr @name {}
attribute {hierPin QuadX0Y7 a0 } -attr @name {}
attribute {pin QuadX0Y7 a1 } -attr @name {}
attribute {hierPin QuadX0Y7 a1 } -attr @name {}
attribute {pin QuadX0Y7 a2 } -attr @name {}
attribute {hierPin QuadX0Y7 a2 } -attr @name {}
attribute {pin QuadX0Y7 a3 } -attr @name {}
attribute {hierPin QuadX0Y7 a3 } -attr @name {}
attribute {pin QuadX0Y7 RECCLK_clk0 } -attr @name {}
attribute {hierPin QuadX0Y7 RECCLK_clk0 } -attr @name {}
attribute {pin QuadX0Y7 RECCLK_clk1 } -attr @name {}
attribute {hierPin QuadX0Y7 RECCLK_clk1 } -attr @name {}
load inst cpll.X0Y31 CPLL_X0 syn -hier QuadX0Y7 -pg 1 -y 2 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y31 A} -attr @name {}
attribute {pin cpll.X0Y31 B} -attr @name {}
attribute {inst cpll.X0Y31} -attr @fillcolor #00868b
load symbol X0Y31 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y31 X0Y31 syn -hier QuadX0Y7 -pg 1 -y 2 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y31} -attr @fillcolor #7a7a7a
load inst cpll.X0Y30 CPLL_X0 syn -hier QuadX0Y7 -pg 1 -y 87 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y30 A} -attr @name {}
attribute {pin cpll.X0Y30 B} -attr @name {}
attribute {inst cpll.X0Y30} -attr @fillcolor #00868b
load symbol X0Y30 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y30 X0Y30 syn -hier QuadX0Y7 -pg 1 -y 87 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y30} -attr @fillcolor #7a7a7a
load inst QPLL0.QuadX0Y7 QPLL0_X0 syn -hier QuadX0Y7 -pg 1 -y 172 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL0.QuadX0Y7 A} -attr @name {}
attribute {pin QPLL0.QuadX0Y7 B} -attr @name {}
attribute {inst QPLL0.QuadX0Y7} -attr @fillcolor #00868b
load inst QPLL1.QuadX0Y7 QPLL1_X0 syn -hier QuadX0Y7 -pg 1 -y 257 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL1.QuadX0Y7 A} -attr @name {}
attribute {pin QPLL1.QuadX0Y7 B} -attr @name {}
attribute {inst QPLL1.QuadX0Y7} -attr @fillcolor #00868b
load inst cpll.X0Y29 CPLL_X0 syn -hier QuadX0Y7 -pg 1 -y 342 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y29 A} -attr @name {}
attribute {pin cpll.X0Y29 B} -attr @name {}
attribute {inst cpll.X0Y29} -attr @fillcolor #00868b
load symbol X0Y29 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y29 X0Y29 syn -hier QuadX0Y7 -pg 1 -y 342 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y29} -attr @fillcolor #7a7a7a
load inst cpll.X0Y28 CPLL_X0 syn -hier QuadX0Y7 -pg 1 -y 427 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y28 A} -attr @name {}
attribute {pin cpll.X0Y28 B} -attr @name {}
attribute {inst cpll.X0Y28} -attr @fillcolor #00868b
load symbol X0Y28 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y28 X0Y28 syn -hier QuadX0Y7 -pg 1 -y 427 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y28} -attr @fillcolor #7a7a7a
load port QuadX0Y7_clk0 in -pg 1 -y 141 -x 1 -attr @fillcolor #3a5fcd
load port QuadX0Y7_clk1 in -pg 1 -y 311 -x 1 -attr @fillcolor #3a5fcd
load inst QuadX0Y6 QUAD_X0 v -pg 1 -y 563 -x 2000 -autohide -attr @cell QuadX0Y6 -attr @name {} -attr @fillcolor #d9d9d9
attribute {pin QuadX0Y6 QPLL0 } -attr @name {}
attribute {hierPin QuadX0Y6 QPLL0 } -attr @name {}
attribute {pin QuadX0Y6 QPLL1 } -attr @name {}
attribute {hierPin QuadX0Y6 QPLL1 } -attr @name {}
attribute {pin QuadX0Y6 a0 } -attr @name {}
attribute {hierPin QuadX0Y6 a0 } -attr @name {}
attribute {pin QuadX0Y6 a1 } -attr @name {}
attribute {hierPin QuadX0Y6 a1 } -attr @name {}
attribute {pin QuadX0Y6 a2 } -attr @name {}
attribute {hierPin QuadX0Y6 a2 } -attr @name {}
attribute {pin QuadX0Y6 a3 } -attr @name {}
attribute {hierPin QuadX0Y6 a3 } -attr @name {}
attribute {pin QuadX0Y6 RECCLK_clk0 } -attr @name {}
attribute {hierPin QuadX0Y6 RECCLK_clk0 } -attr @name {}
attribute {pin QuadX0Y6 RECCLK_clk1 } -attr @name {}
attribute {hierPin QuadX0Y6 RECCLK_clk1 } -attr @name {}
load inst cpll.X0Y27 CPLL_X0 syn -hier QuadX0Y6 -pg 1 -y 564 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y27 A} -attr @name {}
attribute {pin cpll.X0Y27 B} -attr @name {}
attribute {inst cpll.X0Y27} -attr @fillcolor #00868b
load symbol X0Y27 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y27 X0Y27 syn -hier QuadX0Y6 -pg 1 -y 564 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y27} -attr @fillcolor #7a7a7a
load inst cpll.X0Y26 CPLL_X0 syn -hier QuadX0Y6 -pg 1 -y 649 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y26 A} -attr @name {}
attribute {pin cpll.X0Y26 B} -attr @name {}
attribute {inst cpll.X0Y26} -attr @fillcolor #00868b
load symbol X0Y26 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y26 X0Y26 syn -hier QuadX0Y6 -pg 1 -y 649 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y26} -attr @fillcolor #7a7a7a
load inst QPLL0.QuadX0Y6 QPLL0_X0 syn -hier QuadX0Y6 -pg 1 -y 734 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL0.QuadX0Y6 A} -attr @name {}
attribute {pin QPLL0.QuadX0Y6 B} -attr @name {}
attribute {inst QPLL0.QuadX0Y6} -attr @fillcolor #00868b
load inst QPLL1.QuadX0Y6 QPLL1_X0 syn -hier QuadX0Y6 -pg 1 -y 819 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL1.QuadX0Y6 A} -attr @name {}
attribute {pin QPLL1.QuadX0Y6 B} -attr @name {}
attribute {inst QPLL1.QuadX0Y6} -attr @fillcolor #00868b
load inst cpll.X0Y25 CPLL_X0 syn -hier QuadX0Y6 -pg 1 -y 904 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y25 A} -attr @name {}
attribute {pin cpll.X0Y25 B} -attr @name {}
attribute {inst cpll.X0Y25} -attr @fillcolor #00868b
load symbol X0Y25 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y25 X0Y25 syn -hier QuadX0Y6 -pg 1 -y 904 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y25} -attr @fillcolor #7a7a7a
load inst cpll.X0Y24 CPLL_X0 syn -hier QuadX0Y6 -pg 1 -y 989 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y24 A} -attr @name {}
attribute {pin cpll.X0Y24 B} -attr @name {}
attribute {inst cpll.X0Y24} -attr @fillcolor #00868b
load symbol X0Y24 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y24 X0Y24 syn -hier QuadX0Y6 -pg 1 -y 989 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y24} -attr @fillcolor #7a7a7a
load port QuadX0Y6_clk0 in -pg 1 -y 703 -x 1 -attr @fillcolor #3a5fcd
load port QuadX0Y6_clk1 in -pg 1 -y 873 -x 1 -attr @fillcolor #3a5fcd
load inst QuadX0Y5 QUAD_X0 v -pg 1 -y 1125 -x 2000 -autohide -attr @cell QuadX0Y5 -attr @name {} -attr @fillcolor #d9d9d9
attribute {pin QuadX0Y5 QPLL0 } -attr @name {}
attribute {hierPin QuadX0Y5 QPLL0 } -attr @name {}
attribute {pin QuadX0Y5 QPLL1 } -attr @name {}
attribute {hierPin QuadX0Y5 QPLL1 } -attr @name {}
attribute {pin QuadX0Y5 a0 } -attr @name {}
attribute {hierPin QuadX0Y5 a0 } -attr @name {}
attribute {pin QuadX0Y5 a1 } -attr @name {}
attribute {hierPin QuadX0Y5 a1 } -attr @name {}
attribute {pin QuadX0Y5 a2 } -attr @name {}
attribute {hierPin QuadX0Y5 a2 } -attr @name {}
attribute {pin QuadX0Y5 a3 } -attr @name {}
attribute {hierPin QuadX0Y5 a3 } -attr @name {}
attribute {pin QuadX0Y5 RECCLK_clk0 } -attr @name {}
attribute {hierPin QuadX0Y5 RECCLK_clk0 } -attr @name {}
attribute {pin QuadX0Y5 RECCLK_clk1 } -attr @name {}
attribute {hierPin QuadX0Y5 RECCLK_clk1 } -attr @name {}
load inst cpll.X0Y23 CPLL_X0 syn -hier QuadX0Y5 -pg 1 -y 1126 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y23 A} -attr @name {}
attribute {pin cpll.X0Y23 B} -attr @name {}
attribute {inst cpll.X0Y23} -attr @fillcolor #00868b
load symbol X0Y23 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y23 X0Y23 syn -hier QuadX0Y5 -pg 1 -y 1126 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y23} -attr @fillcolor #7a7a7a
load inst cpll.X0Y22 CPLL_X0 syn -hier QuadX0Y5 -pg 1 -y 1211 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y22 A} -attr @name {}
attribute {pin cpll.X0Y22 B} -attr @name {}
attribute {inst cpll.X0Y22} -attr @fillcolor #00868b
load symbol X0Y22 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y22 X0Y22 syn -hier QuadX0Y5 -pg 1 -y 1211 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y22} -attr @fillcolor #7a7a7a
load inst QPLL0.QuadX0Y5 QPLL0_X0 syn -hier QuadX0Y5 -pg 1 -y 1296 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL0.QuadX0Y5 A} -attr @name {}
attribute {pin QPLL0.QuadX0Y5 B} -attr @name {}
attribute {inst QPLL0.QuadX0Y5} -attr @fillcolor #00868b
load inst QPLL1.QuadX0Y5 QPLL1_X0 syn -hier QuadX0Y5 -pg 1 -y 1381 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL1.QuadX0Y5 A} -attr @name {}
attribute {pin QPLL1.QuadX0Y5 B} -attr @name {}
attribute {inst QPLL1.QuadX0Y5} -attr @fillcolor #00868b
load inst cpll.X0Y21 CPLL_X0 syn -hier QuadX0Y5 -pg 1 -y 1466 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y21 A} -attr @name {}
attribute {pin cpll.X0Y21 B} -attr @name {}
attribute {inst cpll.X0Y21} -attr @fillcolor #00868b
load symbol X0Y21 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y21 X0Y21 syn -hier QuadX0Y5 -pg 1 -y 1466 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y21} -attr @fillcolor #7a7a7a
load inst cpll.X0Y20 CPLL_X0 syn -hier QuadX0Y5 -pg 1 -y 1551 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y20 A} -attr @name {}
attribute {pin cpll.X0Y20 B} -attr @name {}
attribute {inst cpll.X0Y20} -attr @fillcolor #00868b
load symbol X0Y20 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y20 X0Y20 syn -hier QuadX0Y5 -pg 1 -y 1551 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y20} -attr @fillcolor #7a7a7a
load port QuadX0Y5_clk0 in -pg 1 -y 1265 -x 1 -attr @fillcolor #3a5fcd
load port QuadX0Y5_clk1 in -pg 1 -y 1435 -x 1 -attr @fillcolor #3a5fcd
load inst QuadX0Y4 QUAD_X0 v -pg 1 -y 1687 -x 2000 -autohide -attr @cell QuadX0Y4 -attr @name {} -attr @fillcolor #d9d9d9
attribute {pin QuadX0Y4 QPLL0 } -attr @name {}
attribute {hierPin QuadX0Y4 QPLL0 } -attr @name {}
attribute {pin QuadX0Y4 QPLL1 } -attr @name {}
attribute {hierPin QuadX0Y4 QPLL1 } -attr @name {}
attribute {pin QuadX0Y4 a0 } -attr @name {}
attribute {hierPin QuadX0Y4 a0 } -attr @name {}
attribute {pin QuadX0Y4 a1 } -attr @name {}
attribute {hierPin QuadX0Y4 a1 } -attr @name {}
attribute {pin QuadX0Y4 a2 } -attr @name {}
attribute {hierPin QuadX0Y4 a2 } -attr @name {}
attribute {pin QuadX0Y4 a3 } -attr @name {}
attribute {hierPin QuadX0Y4 a3 } -attr @name {}
attribute {pin QuadX0Y4 RECCLK_clk0 } -attr @name {}
attribute {hierPin QuadX0Y4 RECCLK_clk0 } -attr @name {}
attribute {pin QuadX0Y4 RECCLK_clk1 } -attr @name {}
attribute {hierPin QuadX0Y4 RECCLK_clk1 } -attr @name {}
load inst cpll.X0Y19 CPLL_X0 syn -hier QuadX0Y4 -pg 1 -y 1688 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y19 A} -attr @name {}
attribute {pin cpll.X0Y19 B} -attr @name {}
attribute {inst cpll.X0Y19} -attr @fillcolor #00868b
load symbol X0Y19 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y19 X0Y19 syn -hier QuadX0Y4 -pg 1 -y 1688 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y19} -attr @fillcolor #7a7a7a
load inst cpll.X0Y18 CPLL_X0 syn -hier QuadX0Y4 -pg 1 -y 1773 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y18 A} -attr @name {}
attribute {pin cpll.X0Y18 B} -attr @name {}
attribute {inst cpll.X0Y18} -attr @fillcolor #00868b
load symbol X0Y18 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y18 X0Y18 syn -hier QuadX0Y4 -pg 1 -y 1773 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y18} -attr @fillcolor #7a7a7a
load inst QPLL0.QuadX0Y4 QPLL0_X0 syn -hier QuadX0Y4 -pg 1 -y 1858 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL0.QuadX0Y4 A} -attr @name {}
attribute {pin QPLL0.QuadX0Y4 B} -attr @name {}
attribute {inst QPLL0.QuadX0Y4} -attr @fillcolor #00868b
load inst QPLL1.QuadX0Y4 QPLL1_X0 syn -hier QuadX0Y4 -pg 1 -y 1943 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL1.QuadX0Y4 A} -attr @name {}
attribute {pin QPLL1.QuadX0Y4 B} -attr @name {}
attribute {inst QPLL1.QuadX0Y4} -attr @fillcolor #00868b
load inst cpll.X0Y17 CPLL_X0 syn -hier QuadX0Y4 -pg 1 -y 2028 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y17 A} -attr @name {}
attribute {pin cpll.X0Y17 B} -attr @name {}
attribute {inst cpll.X0Y17} -attr @fillcolor #00868b
load symbol X0Y17 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y17 X0Y17 syn -hier QuadX0Y4 -pg 1 -y 2028 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y17} -attr @fillcolor #7a7a7a
load inst cpll.X0Y16 CPLL_X0 syn -hier QuadX0Y4 -pg 1 -y 2113 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y16 A} -attr @name {}
attribute {pin cpll.X0Y16 B} -attr @name {}
attribute {inst cpll.X0Y16} -attr @fillcolor #00868b
load symbol X0Y16 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y16 X0Y16 syn -hier QuadX0Y4 -pg 1 -y 2113 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y16} -attr @fillcolor #7a7a7a
load port QuadX0Y4_clk0 in -pg 1 -y 1827 -x 1 -attr @fillcolor #3a5fcd
load port QuadX0Y4_clk1 in -pg 1 -y 1997 -x 1 -attr @fillcolor #3a5fcd
load inst QuadX0Y3 QUAD_X0 v -pg 1 -y 2249 -x 2000 -autohide -attr @cell QuadX0Y3 -attr @name {} -attr @fillcolor #d9d9d9
attribute {pin QuadX0Y3 QPLL0 } -attr @name {}
attribute {hierPin QuadX0Y3 QPLL0 } -attr @name {}
attribute {pin QuadX0Y3 QPLL1 } -attr @name {}
attribute {hierPin QuadX0Y3 QPLL1 } -attr @name {}
attribute {pin QuadX0Y3 a0 } -attr @name {}
attribute {hierPin QuadX0Y3 a0 } -attr @name {}
attribute {pin QuadX0Y3 a1 } -attr @name {}
attribute {hierPin QuadX0Y3 a1 } -attr @name {}
attribute {pin QuadX0Y3 a2 } -attr @name {}
attribute {hierPin QuadX0Y3 a2 } -attr @name {}
attribute {pin QuadX0Y3 a3 } -attr @name {}
attribute {hierPin QuadX0Y3 a3 } -attr @name {}
attribute {pin QuadX0Y3 RECCLK_clk0 } -attr @name {}
attribute {hierPin QuadX0Y3 RECCLK_clk0 } -attr @name {}
attribute {pin QuadX0Y3 RECCLK_clk1 } -attr @name {}
attribute {hierPin QuadX0Y3 RECCLK_clk1 } -attr @name {}
load inst cpll.X0Y15 CPLL_X0 syn -hier QuadX0Y3 -pg 1 -y 2250 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y15 A} -attr @name {}
attribute {pin cpll.X0Y15 B} -attr @name {}
attribute {inst cpll.X0Y15} -attr @fillcolor #00868b
load symbol X0Y15 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y15 X0Y15 syn -hier QuadX0Y3 -pg 1 -y 2250 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y15} -attr @fillcolor #7a7a7a
load inst cpll.X0Y14 CPLL_X0 syn -hier QuadX0Y3 -pg 1 -y 2335 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y14 A} -attr @name {}
attribute {pin cpll.X0Y14 B} -attr @name {}
attribute {inst cpll.X0Y14} -attr @fillcolor #00868b
load symbol X0Y14 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y14 X0Y14 syn -hier QuadX0Y3 -pg 1 -y 2335 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y14} -attr @fillcolor #7a7a7a
load inst QPLL0.QuadX0Y3 QPLL0_X0 syn -hier QuadX0Y3 -pg 1 -y 2420 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL0.QuadX0Y3 A} -attr @name {}
attribute {pin QPLL0.QuadX0Y3 B} -attr @name {}
attribute {inst QPLL0.QuadX0Y3} -attr @fillcolor #00868b
load inst QPLL1.QuadX0Y3 QPLL1_X0 syn -hier QuadX0Y3 -pg 1 -y 2505 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL1.QuadX0Y3 A} -attr @name {}
attribute {pin QPLL1.QuadX0Y3 B} -attr @name {}
attribute {inst QPLL1.QuadX0Y3} -attr @fillcolor #00868b
load inst cpll.X0Y13 CPLL_X0 syn -hier QuadX0Y3 -pg 1 -y 2590 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y13 A} -attr @name {}
attribute {pin cpll.X0Y13 B} -attr @name {}
attribute {inst cpll.X0Y13} -attr @fillcolor #00868b
load symbol X0Y13 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y13 X0Y13 syn -hier QuadX0Y3 -pg 1 -y 2590 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y13} -attr @fillcolor #7a7a7a
load inst cpll.X0Y12 CPLL_X0 syn -hier QuadX0Y3 -pg 1 -y 2675 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y12 A} -attr @name {}
attribute {pin cpll.X0Y12 B} -attr @name {}
attribute {inst cpll.X0Y12} -attr @fillcolor #00868b
load symbol X0Y12 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y12 X0Y12 syn -hier QuadX0Y3 -pg 1 -y 2675 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y12} -attr @fillcolor #7a7a7a
load port QuadX0Y3_clk0 in -pg 1 -y 2389 -x 1 -attr @fillcolor #3a5fcd
load port QuadX0Y3_clk1 in -pg 1 -y 2559 -x 1 -attr @fillcolor #3a5fcd
load inst QuadX0Y2 QUAD_X0 v -pg 1 -y 2811 -x 2000 -autohide -attr @cell QuadX0Y2 -attr @name {} -attr @fillcolor #d9d9d9
attribute {pin QuadX0Y2 QPLL0 } -attr @name {}
attribute {hierPin QuadX0Y2 QPLL0 } -attr @name {}
attribute {pin QuadX0Y2 QPLL1 } -attr @name {}
attribute {hierPin QuadX0Y2 QPLL1 } -attr @name {}
attribute {pin QuadX0Y2 a0 } -attr @name {}
attribute {hierPin QuadX0Y2 a0 } -attr @name {}
attribute {pin QuadX0Y2 a1 } -attr @name {}
attribute {hierPin QuadX0Y2 a1 } -attr @name {}
attribute {pin QuadX0Y2 a2 } -attr @name {}
attribute {hierPin QuadX0Y2 a2 } -attr @name {}
attribute {pin QuadX0Y2 a3 } -attr @name {}
attribute {hierPin QuadX0Y2 a3 } -attr @name {}
attribute {pin QuadX0Y2 RECCLK_clk0 } -attr @name {}
attribute {hierPin QuadX0Y2 RECCLK_clk0 } -attr @name {}
attribute {pin QuadX0Y2 RECCLK_clk1 } -attr @name {}
attribute {hierPin QuadX0Y2 RECCLK_clk1 } -attr @name {}
load inst cpll.X0Y11 CPLL_X0 syn -hier QuadX0Y2 -pg 1 -y 2812 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y11 A} -attr @name {}
attribute {pin cpll.X0Y11 B} -attr @name {}
attribute {inst cpll.X0Y11} -attr @fillcolor #00868b
load symbol X0Y11 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y11 X0Y11 syn -hier QuadX0Y2 -pg 1 -y 2812 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y11} -attr @fillcolor #7a7a7a
load inst cpll.X0Y10 CPLL_X0 syn -hier QuadX0Y2 -pg 1 -y 2897 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y10 A} -attr @name {}
attribute {pin cpll.X0Y10 B} -attr @name {}
attribute {inst cpll.X0Y10} -attr @fillcolor #00868b
load symbol X0Y10 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y10 X0Y10 syn -hier QuadX0Y2 -pg 1 -y 2897 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y10} -attr @fillcolor #7a7a7a
load inst QPLL0.QuadX0Y2 QPLL0_X0 syn -hier QuadX0Y2 -pg 1 -y 2982 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL0.QuadX0Y2 A} -attr @name {}
attribute {pin QPLL0.QuadX0Y2 B} -attr @name {}
attribute {inst QPLL0.QuadX0Y2} -attr @fillcolor #00868b
load inst QPLL1.QuadX0Y2 QPLL1_X0 syn -hier QuadX0Y2 -pg 1 -y 3067 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL1.QuadX0Y2 A} -attr @name {}
attribute {pin QPLL1.QuadX0Y2 B} -attr @name {}
attribute {inst QPLL1.QuadX0Y2} -attr @fillcolor #00868b
load inst cpll.X0Y9 CPLL_X0 syn -hier QuadX0Y2 -pg 1 -y 3152 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y9 A} -attr @name {}
attribute {pin cpll.X0Y9 B} -attr @name {}
attribute {inst cpll.X0Y9} -attr @fillcolor #00868b
load symbol X0Y9 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y9 X0Y9 syn -hier QuadX0Y2 -pg 1 -y 3152 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y9} -attr @fillcolor #7a7a7a
load inst cpll.X0Y8 CPLL_X0 syn -hier QuadX0Y2 -pg 1 -y 3237 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y8 A} -attr @name {}
attribute {pin cpll.X0Y8 B} -attr @name {}
attribute {inst cpll.X0Y8} -attr @fillcolor #00868b
load symbol X0Y8 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y8 X0Y8 syn -hier QuadX0Y2 -pg 1 -y 3237 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y8} -attr @fillcolor #7a7a7a
load port QuadX0Y2_clk0 in -pg 1 -y 2951 -x 1 -attr @fillcolor #3a5fcd
load port QuadX0Y2_clk1 in -pg 1 -y 3121 -x 1 -attr @fillcolor #3a5fcd
load inst QuadX0Y1 QUAD_X0 v -pg 1 -y 3373 -x 2000 -autohide -attr @cell QuadX0Y1 -attr @name {} -attr @fillcolor #d9d9d9
attribute {pin QuadX0Y1 QPLL0 } -attr @name {}
attribute {hierPin QuadX0Y1 QPLL0 } -attr @name {}
attribute {pin QuadX0Y1 QPLL1 } -attr @name {}
attribute {hierPin QuadX0Y1 QPLL1 } -attr @name {}
attribute {pin QuadX0Y1 a0 } -attr @name {}
attribute {hierPin QuadX0Y1 a0 } -attr @name {}
attribute {pin QuadX0Y1 a1 } -attr @name {}
attribute {hierPin QuadX0Y1 a1 } -attr @name {}
attribute {pin QuadX0Y1 a2 } -attr @name {}
attribute {hierPin QuadX0Y1 a2 } -attr @name {}
attribute {pin QuadX0Y1 a3 } -attr @name {}
attribute {hierPin QuadX0Y1 a3 } -attr @name {}
attribute {pin QuadX0Y1 RECCLK_clk0 } -attr @name {}
attribute {hierPin QuadX0Y1 RECCLK_clk0 } -attr @name {}
attribute {pin QuadX0Y1 RECCLK_clk1 } -attr @name {}
attribute {hierPin QuadX0Y1 RECCLK_clk1 } -attr @name {}
load inst cpll.X0Y7 CPLL_X0 syn -hier QuadX0Y1 -pg 1 -y 3374 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y7 A} -attr @name {}
attribute {pin cpll.X0Y7 B} -attr @name {}
attribute {inst cpll.X0Y7} -attr @fillcolor #00868b
load symbol X0Y7 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y7 X0Y7 syn -hier QuadX0Y1 -pg 1 -y 3374 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y7} -attr @fillcolor #7a7a7a
load inst cpll.X0Y6 CPLL_X0 syn -hier QuadX0Y1 -pg 1 -y 3459 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y6 A} -attr @name {}
attribute {pin cpll.X0Y6 B} -attr @name {}
attribute {inst cpll.X0Y6} -attr @fillcolor #00868b
load symbol X0Y6 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y6 X0Y6 syn -hier QuadX0Y1 -pg 1 -y 3459 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y6} -attr @fillcolor #7a7a7a
load inst QPLL0.QuadX0Y1 QPLL0_X0 syn -hier QuadX0Y1 -pg 1 -y 3544 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL0.QuadX0Y1 A} -attr @name {}
attribute {pin QPLL0.QuadX0Y1 B} -attr @name {}
attribute {inst QPLL0.QuadX0Y1} -attr @fillcolor #00868b
load inst QPLL1.QuadX0Y1 QPLL1_X0 syn -hier QuadX0Y1 -pg 1 -y 3629 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL1.QuadX0Y1 A} -attr @name {}
attribute {pin QPLL1.QuadX0Y1 B} -attr @name {}
attribute {inst QPLL1.QuadX0Y1} -attr @fillcolor #00868b
load inst cpll.X0Y5 CPLL_X0 syn -hier QuadX0Y1 -pg 1 -y 3714 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y5 A} -attr @name {}
attribute {pin cpll.X0Y5 B} -attr @name {}
attribute {inst cpll.X0Y5} -attr @fillcolor #00868b
load symbol X0Y5 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y5 X0Y5 syn -hier QuadX0Y1 -pg 1 -y 3714 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y5} -attr @fillcolor #7a7a7a
load inst cpll.X0Y4 CPLL_X0 syn -hier QuadX0Y1 -pg 1 -y 3799 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y4 A} -attr @name {}
attribute {pin cpll.X0Y4 B} -attr @name {}
attribute {inst cpll.X0Y4} -attr @fillcolor #00868b
load symbol X0Y4 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y4 X0Y4 syn -hier QuadX0Y1 -pg 1 -y 3799 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y4} -attr @fillcolor #7a7a7a
load port QuadX0Y1_clk0 in -pg 1 -y 3513 -x 1 -attr @fillcolor #3a5fcd
load port QuadX0Y1_clk1 in -pg 1 -y 3683 -x 1 -attr @fillcolor #3a5fcd
load inst QuadX0Y0 QUAD_X0 v -pg 1 -y 3935 -x 2000 -autohide -attr @cell QuadX0Y0 -attr @name {} -attr @fillcolor #d9d9d9
attribute {pin QuadX0Y0 QPLL0 } -attr @name {}
attribute {hierPin QuadX0Y0 QPLL0 } -attr @name {}
attribute {pin QuadX0Y0 QPLL1 } -attr @name {}
attribute {hierPin QuadX0Y0 QPLL1 } -attr @name {}
attribute {pin QuadX0Y0 a0 } -attr @name {}
attribute {hierPin QuadX0Y0 a0 } -attr @name {}
attribute {pin QuadX0Y0 a1 } -attr @name {}
attribute {hierPin QuadX0Y0 a1 } -attr @name {}
attribute {pin QuadX0Y0 a2 } -attr @name {}
attribute {hierPin QuadX0Y0 a2 } -attr @name {}
attribute {pin QuadX0Y0 a3 } -attr @name {}
attribute {hierPin QuadX0Y0 a3 } -attr @name {}
attribute {pin QuadX0Y0 RECCLK_clk0 } -attr @name {}
attribute {hierPin QuadX0Y0 RECCLK_clk0 } -attr @name {}
attribute {pin QuadX0Y0 RECCLK_clk1 } -attr @name {}
attribute {hierPin QuadX0Y0 RECCLK_clk1 } -attr @name {}
load inst cpll.X0Y3 CPLL_X0 syn -hier QuadX0Y0 -pg 1 -y 3936 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y3 A} -attr @name {}
attribute {pin cpll.X0Y3 B} -attr @name {}
attribute {inst cpll.X0Y3} -attr @fillcolor #00868b
load symbol X0Y3 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y3 X0Y3 syn -hier QuadX0Y0 -pg 1 -y 3936 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y3} -attr @fillcolor #7a7a7a
load inst cpll.X0Y2 CPLL_X0 syn -hier QuadX0Y0 -pg 1 -y 4021 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y2 A} -attr @name {}
attribute {pin cpll.X0Y2 B} -attr @name {}
attribute {inst cpll.X0Y2} -attr @fillcolor #00868b
load symbol X0Y2 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y2 X0Y2 syn -hier QuadX0Y0 -pg 1 -y 4021 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y2} -attr @fillcolor #7a7a7a
load inst QPLL0.QuadX0Y0 QPLL0_X0 syn -hier QuadX0Y0 -pg 1 -y 4106 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL0.QuadX0Y0 A} -attr @name {}
attribute {pin QPLL0.QuadX0Y0 B} -attr @name {}
attribute {inst QPLL0.QuadX0Y0} -attr @fillcolor #00868b
load inst QPLL1.QuadX0Y0 QPLL1_X0 syn -hier QuadX0Y0 -pg 1 -y 4191 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin QPLL1.QuadX0Y0 A} -attr @name {}
attribute {pin QPLL1.QuadX0Y0 B} -attr @name {}
attribute {inst QPLL1.QuadX0Y0} -attr @fillcolor #00868b
load inst cpll.X0Y1 CPLL_X0 syn -hier QuadX0Y0 -pg 1 -y 4276 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y1 A} -attr @name {}
attribute {pin cpll.X0Y1 B} -attr @name {}
attribute {inst cpll.X0Y1} -attr @fillcolor #00868b
load symbol X0Y1 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y1 X0Y1 syn -hier QuadX0Y0 -pg 1 -y 4276 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y1} -attr @fillcolor #7a7a7a
load inst cpll.X0Y0 CPLL_X0 syn -hier QuadX0Y0 -pg 1 -y 4361 -x 1 -autohide -attr @name {} -attr @cell {}
attribute {pin cpll.X0Y0 A} -attr @name {}
attribute {pin cpll.X0Y0 B} -attr @name {}
attribute {inst cpll.X0Y0} -attr @fillcolor #00868b
load symbol X0Y0 syn HIERGEN port TX in port RX in port RXRECCLK out
load inst GT.X0Y0 X0Y0 syn -hier QuadX0Y0 -pg 1 -y 4361 -x 2000 -autohide -attr @name {}
attribute {inst GT.X0Y0} -attr @fillcolor #7a7a7a
load port QuadX0Y0_clk0 in -pg 1 -y 4075 -x 1 -attr @fillcolor #3a5fcd
load port QuadX0Y0_clk1 in -pg 1 -y 4245 -x 1 -attr @fillcolor #3a5fcd
attribute {inst GT.X0Y31} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y31} -attr @fillcolor #00868b
attribute {inst QPLL0.QuadX0Y7} -attr @fillcolor #00868b
attribute {inst QPLL1.QuadX0Y7} -attr @fillcolor #00868b
attribute {inst GT.X0Y30} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y30} -attr @fillcolor #00868b
attribute {inst GT.X0Y29} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y29} -attr @fillcolor #00868b
attribute {inst GT.X0Y28} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y28} -attr @fillcolor #00868b
attribute {inst GT.X0Y27} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y27} -attr @fillcolor #00868b
attribute {inst QPLL0.QuadX0Y6} -attr @fillcolor #00868b
attribute {inst QPLL1.QuadX0Y6} -attr @fillcolor #00868b
attribute {inst GT.X0Y26} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y26} -attr @fillcolor #00868b
attribute {inst GT.X0Y25} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y25} -attr @fillcolor #00868b
attribute {inst GT.X0Y24} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y24} -attr @fillcolor #00868b
attribute {inst GT.X0Y23} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y23} -attr @fillcolor #00868b
attribute {inst QPLL0.QuadX0Y5} -attr @fillcolor #00868b
attribute {inst QPLL1.QuadX0Y5} -attr @fillcolor #00868b
attribute {inst GT.X0Y22} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y22} -attr @fillcolor #00868b
attribute {inst GT.X0Y21} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y21} -attr @fillcolor #00868b
attribute {inst GT.X0Y20} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y20} -attr @fillcolor #00868b
attribute {inst GT.X0Y19} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y19} -attr @fillcolor #00868b
attribute {inst QPLL0.QuadX0Y4} -attr @fillcolor #00868b
attribute {inst QPLL1.QuadX0Y4} -attr @fillcolor #00868b
attribute {inst GT.X0Y18} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y18} -attr @fillcolor #00868b
attribute {inst GT.X0Y17} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y17} -attr @fillcolor #00868b
attribute {inst GT.X0Y16} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y16} -attr @fillcolor #00868b
attribute {inst GT.X0Y15} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y15} -attr @fillcolor #00868b
attribute {inst QPLL0.QuadX0Y3} -attr @fillcolor #00868b
attribute {inst QPLL1.QuadX0Y3} -attr @fillcolor #00868b
attribute {inst GT.X0Y14} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y14} -attr @fillcolor #00868b
attribute {inst GT.X0Y13} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y13} -attr @fillcolor #00868b
attribute {inst GT.X0Y12} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y12} -attr @fillcolor #00868b
attribute {inst GT.X0Y11} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y11} -attr @fillcolor #00868b
attribute {inst QPLL0.QuadX0Y2} -attr @fillcolor #00868b
attribute {inst QPLL1.QuadX0Y2} -attr @fillcolor #00868b
attribute {inst GT.X0Y10} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y10} -attr @fillcolor #00868b
attribute {inst GT.X0Y9} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y9} -attr @fillcolor #00868b
attribute {inst GT.X0Y8} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y8} -attr @fillcolor #00868b
attribute {inst GT.X0Y7} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y7} -attr @fillcolor #00868b
attribute {inst QPLL0.QuadX0Y1} -attr @fillcolor #00868b
attribute {inst QPLL1.QuadX0Y1} -attr @fillcolor #00868b
attribute {inst GT.X0Y6} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y6} -attr @fillcolor #00868b
attribute {inst GT.X0Y5} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y5} -attr @fillcolor #00868b
attribute {inst GT.X0Y4} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y4} -attr @fillcolor #00868b
attribute {inst GT.X0Y3} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y3} -attr @fillcolor #00868b
attribute {inst QPLL0.QuadX0Y0} -attr @fillcolor #00868b
attribute {inst QPLL1.QuadX0Y0} -attr @fillcolor #00868b
attribute {inst GT.X0Y2} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y2} -attr @fillcolor #00868b
attribute {inst GT.X0Y1} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y1} -attr @fillcolor #00868b
attribute {inst GT.X0Y0} -attr @fillcolor #7a7a7a
attribute {inst cpll.X0Y0} -attr @fillcolor #00868b
increment -const
load net net.clk.QuadX0Y7_clk0 -port QuadX0Y7_clk0 -pin QuadX0Y7 QPLL0
load net net.quad.QPLL0.QuadX0Y7 -hierPin QuadX0Y7 QPLL0 -pin QPLL0.QuadX0Y7 A
load net net.chan.QPLL0.QuadX0Y7 -pin QPLL0.QuadX0Y7 B -pin GT.X0Y31 TX
attribute {inst QPLL0.QuadX0Y7} -attr @fillcolor #cccc00
attribute {inst GT.X0Y31} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y7 -pin QPLL0.QuadX0Y7 B -pin GT.X0Y30 TX
attribute {inst QPLL0.QuadX0Y7} -attr @fillcolor #cccc00
attribute {inst GT.X0Y30} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y7 -pin QPLL0.QuadX0Y7 B -pin GT.X0Y29 TX
attribute {inst QPLL0.QuadX0Y7} -attr @fillcolor #cccc00
attribute {inst GT.X0Y29} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y7 -pin QPLL0.QuadX0Y7 B -pin GT.X0Y28 TX
attribute {inst QPLL0.QuadX0Y7} -attr @fillcolor #cccc00
attribute {inst GT.X0Y28} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y7 -pin QPLL0.QuadX0Y7 B -pin GT.X0Y31 RX
attribute {inst QPLL0.QuadX0Y7} -attr @fillcolor #cccc00
attribute {inst GT.X0Y31} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y7 -pin QPLL0.QuadX0Y7 B -pin GT.X0Y30 RX
attribute {inst QPLL0.QuadX0Y7} -attr @fillcolor #cccc00
attribute {inst GT.X0Y30} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y7 -pin QPLL0.QuadX0Y7 B -pin GT.X0Y29 RX
attribute {inst QPLL0.QuadX0Y7} -attr @fillcolor #cccc00
attribute {inst GT.X0Y29} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y7 -pin QPLL0.QuadX0Y7 B -pin GT.X0Y28 RX
attribute {inst QPLL0.QuadX0Y7} -attr @fillcolor #cccc00
attribute {inst GT.X0Y28} -attr @fillcolor #cccc00
load net net.clk.QuadX0Y6_clk0 -port QuadX0Y6_clk0 -pin QuadX0Y6 QPLL0
load net net.quad.QPLL0.QuadX0Y6 -hierPin QuadX0Y6 QPLL0 -pin QPLL0.QuadX0Y6 A
load net net.chan.QPLL0.QuadX0Y6 -pin QPLL0.QuadX0Y6 B -pin GT.X0Y27 TX
attribute {inst QPLL0.QuadX0Y6} -attr @fillcolor #cccc00
attribute {inst GT.X0Y27} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y6 -pin QPLL0.QuadX0Y6 B -pin GT.X0Y26 TX
attribute {inst QPLL0.QuadX0Y6} -attr @fillcolor #cccc00
attribute {inst GT.X0Y26} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y6 -pin QPLL0.QuadX0Y6 B -pin GT.X0Y25 TX
attribute {inst QPLL0.QuadX0Y6} -attr @fillcolor #cccc00
attribute {inst GT.X0Y25} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y6 -pin QPLL0.QuadX0Y6 B -pin GT.X0Y24 TX
attribute {inst QPLL0.QuadX0Y6} -attr @fillcolor #cccc00
attribute {inst GT.X0Y24} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y6 -pin QPLL0.QuadX0Y6 B -pin GT.X0Y27 RX
attribute {inst QPLL0.QuadX0Y6} -attr @fillcolor #cccc00
attribute {inst GT.X0Y27} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y6 -pin QPLL0.QuadX0Y6 B -pin GT.X0Y26 RX
attribute {inst QPLL0.QuadX0Y6} -attr @fillcolor #cccc00
attribute {inst GT.X0Y26} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y6 -pin QPLL0.QuadX0Y6 B -pin GT.X0Y25 RX
attribute {inst QPLL0.QuadX0Y6} -attr @fillcolor #cccc00
attribute {inst GT.X0Y25} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y6 -pin QPLL0.QuadX0Y6 B -pin GT.X0Y24 RX
attribute {inst QPLL0.QuadX0Y6} -attr @fillcolor #cccc00
attribute {inst GT.X0Y24} -attr @fillcolor #cccc00
load net net.clk.QuadX0Y7_clk0 -port QuadX0Y7_clk0 -pin QuadX0Y5 QPLL0
load net net.quad.QPLL0.QuadX0Y5 -hierPin QuadX0Y5 QPLL0 -pin QPLL0.QuadX0Y5 A
load net net.chan.QPLL0.QuadX0Y5 -pin QPLL0.QuadX0Y5 B -pin GT.X0Y23 TX
attribute {inst QPLL0.QuadX0Y5} -attr @fillcolor #cccc00
attribute {inst GT.X0Y23} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y5 -pin QPLL0.QuadX0Y5 B -pin GT.X0Y22 TX
attribute {inst QPLL0.QuadX0Y5} -attr @fillcolor #cccc00
attribute {inst GT.X0Y22} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y5 -pin QPLL0.QuadX0Y5 B -pin GT.X0Y21 TX
attribute {inst QPLL0.QuadX0Y5} -attr @fillcolor #cccc00
attribute {inst GT.X0Y21} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y5 -pin QPLL0.QuadX0Y5 B -pin GT.X0Y20 TX
attribute {inst QPLL0.QuadX0Y5} -attr @fillcolor #cccc00
attribute {inst GT.X0Y20} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y5 -pin QPLL0.QuadX0Y5 B -pin GT.X0Y23 RX
attribute {inst QPLL0.QuadX0Y5} -attr @fillcolor #cccc00
attribute {inst GT.X0Y23} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y5 -pin QPLL0.QuadX0Y5 B -pin GT.X0Y22 RX
attribute {inst QPLL0.QuadX0Y5} -attr @fillcolor #cccc00
attribute {inst GT.X0Y22} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y5 -pin QPLL0.QuadX0Y5 B -pin GT.X0Y21 RX
attribute {inst QPLL0.QuadX0Y5} -attr @fillcolor #cccc00
attribute {inst GT.X0Y21} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y5 -pin QPLL0.QuadX0Y5 B -pin GT.X0Y20 RX
attribute {inst QPLL0.QuadX0Y5} -attr @fillcolor #cccc00
attribute {inst GT.X0Y20} -attr @fillcolor #cccc00
load net net.clk.QuadX0Y4_clk0 -port QuadX0Y4_clk0 -pin QuadX0Y4 QPLL0
load net net.quad.QPLL0.QuadX0Y4 -hierPin QuadX0Y4 QPLL0 -pin QPLL0.QuadX0Y4 A
load net net.chan.QPLL0.QuadX0Y4 -pin QPLL0.QuadX0Y4 B -pin GT.X0Y19 TX
attribute {inst QPLL0.QuadX0Y4} -attr @fillcolor #cccc00
attribute {inst GT.X0Y19} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y4 -pin QPLL0.QuadX0Y4 B -pin GT.X0Y18 TX
attribute {inst QPLL0.QuadX0Y4} -attr @fillcolor #cccc00
attribute {inst GT.X0Y18} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y4 -pin QPLL0.QuadX0Y4 B -pin GT.X0Y17 TX
attribute {inst QPLL0.QuadX0Y4} -attr @fillcolor #cccc00
attribute {inst GT.X0Y17} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y4 -pin QPLL0.QuadX0Y4 B -pin GT.X0Y16 TX
attribute {inst QPLL0.QuadX0Y4} -attr @fillcolor #cccc00
attribute {inst GT.X0Y16} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y4 -pin QPLL0.QuadX0Y4 B -pin GT.X0Y19 RX
attribute {inst QPLL0.QuadX0Y4} -attr @fillcolor #cccc00
attribute {inst GT.X0Y19} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y4 -pin QPLL0.QuadX0Y4 B -pin GT.X0Y18 RX
attribute {inst QPLL0.QuadX0Y4} -attr @fillcolor #cccc00
attribute {inst GT.X0Y18} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y4 -pin QPLL0.QuadX0Y4 B -pin GT.X0Y17 RX
attribute {inst QPLL0.QuadX0Y4} -attr @fillcolor #cccc00
attribute {inst GT.X0Y17} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y4 -pin QPLL0.QuadX0Y4 B -pin GT.X0Y16 RX
attribute {inst QPLL0.QuadX0Y4} -attr @fillcolor #cccc00
attribute {inst GT.X0Y16} -attr @fillcolor #cccc00
load net net.clk.QuadX0Y4_clk0 -port QuadX0Y4_clk0 -pin QuadX0Y3 QPLL0
load net net.quad.QPLL0.QuadX0Y3 -hierPin QuadX0Y3 QPLL0 -pin QPLL0.QuadX0Y3 A
load net net.chan.QPLL0.QuadX0Y3 -pin QPLL0.QuadX0Y3 B -pin GT.X0Y15 TX
attribute {inst QPLL0.QuadX0Y3} -attr @fillcolor #cccc00
attribute {inst GT.X0Y15} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y3 -pin QPLL0.QuadX0Y3 B -pin GT.X0Y14 TX
attribute {inst QPLL0.QuadX0Y3} -attr @fillcolor #cccc00
attribute {inst GT.X0Y14} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y3 -pin QPLL0.QuadX0Y3 B -pin GT.X0Y13 TX
attribute {inst QPLL0.QuadX0Y3} -attr @fillcolor #cccc00
attribute {inst GT.X0Y13} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y3 -pin QPLL0.QuadX0Y3 B -pin GT.X0Y12 TX
attribute {inst QPLL0.QuadX0Y3} -attr @fillcolor #cccc00
attribute {inst GT.X0Y12} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y3 -pin QPLL0.QuadX0Y3 B -pin GT.X0Y15 RX
attribute {inst QPLL0.QuadX0Y3} -attr @fillcolor #cccc00
attribute {inst GT.X0Y15} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y3 -pin QPLL0.QuadX0Y3 B -pin GT.X0Y14 RX
attribute {inst QPLL0.QuadX0Y3} -attr @fillcolor #cccc00
attribute {inst GT.X0Y14} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y3 -pin QPLL0.QuadX0Y3 B -pin GT.X0Y13 RX
attribute {inst QPLL0.QuadX0Y3} -attr @fillcolor #cccc00
attribute {inst GT.X0Y13} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y3 -pin QPLL0.QuadX0Y3 B -pin GT.X0Y12 RX
attribute {inst QPLL0.QuadX0Y3} -attr @fillcolor #cccc00
attribute {inst GT.X0Y12} -attr @fillcolor #cccc00
load net net.clk.QuadX0Y4_clk0 -port QuadX0Y4_clk0 -pin QuadX0Y2 QPLL0
load net net.quad.QPLL0.QuadX0Y2 -hierPin QuadX0Y2 QPLL0 -pin QPLL0.QuadX0Y2 A
load net net.chan.QPLL0.QuadX0Y2 -pin QPLL0.QuadX0Y2 B -pin GT.X0Y11 TX
attribute {inst QPLL0.QuadX0Y2} -attr @fillcolor #cccc00
attribute {inst GT.X0Y11} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y2 -pin QPLL0.QuadX0Y2 B -pin GT.X0Y10 TX
attribute {inst QPLL0.QuadX0Y2} -attr @fillcolor #cccc00
attribute {inst GT.X0Y10} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y2 -pin QPLL0.QuadX0Y2 B -pin GT.X0Y9 TX
attribute {inst QPLL0.QuadX0Y2} -attr @fillcolor #cccc00
attribute {inst GT.X0Y9} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y2 -pin QPLL0.QuadX0Y2 B -pin GT.X0Y8 TX
attribute {inst QPLL0.QuadX0Y2} -attr @fillcolor #cccc00
attribute {inst GT.X0Y8} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y2 -pin QPLL0.QuadX0Y2 B -pin GT.X0Y11 RX
attribute {inst QPLL0.QuadX0Y2} -attr @fillcolor #cccc00
attribute {inst GT.X0Y11} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y2 -pin QPLL0.QuadX0Y2 B -pin GT.X0Y10 RX
attribute {inst QPLL0.QuadX0Y2} -attr @fillcolor #cccc00
attribute {inst GT.X0Y10} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y2 -pin QPLL0.QuadX0Y2 B -pin GT.X0Y9 RX
attribute {inst QPLL0.QuadX0Y2} -attr @fillcolor #cccc00
attribute {inst GT.X0Y9} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y2 -pin QPLL0.QuadX0Y2 B -pin GT.X0Y8 RX
attribute {inst QPLL0.QuadX0Y2} -attr @fillcolor #cccc00
attribute {inst GT.X0Y8} -attr @fillcolor #cccc00
load net net.clk.QuadX0Y1_clk0 -port QuadX0Y1_clk0 -pin QuadX0Y1 QPLL0
load net net.quad.QPLL0.QuadX0Y1 -hierPin QuadX0Y1 QPLL0 -pin QPLL0.QuadX0Y1 A
load net net.chan.QPLL0.QuadX0Y1 -pin QPLL0.QuadX0Y1 B -pin GT.X0Y7 TX
attribute {inst QPLL0.QuadX0Y1} -attr @fillcolor #cccc00
attribute {inst GT.X0Y7} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y1 -pin QPLL0.QuadX0Y1 B -pin GT.X0Y6 TX
attribute {inst QPLL0.QuadX0Y1} -attr @fillcolor #cccc00
attribute {inst GT.X0Y6} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y1 -pin QPLL0.QuadX0Y1 B -pin GT.X0Y5 TX
attribute {inst QPLL0.QuadX0Y1} -attr @fillcolor #cccc00
attribute {inst GT.X0Y5} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y1 -pin QPLL0.QuadX0Y1 B -pin GT.X0Y4 TX
attribute {inst QPLL0.QuadX0Y1} -attr @fillcolor #cccc00
attribute {inst GT.X0Y4} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y1 -pin QPLL0.QuadX0Y1 B -pin GT.X0Y7 RX
attribute {inst QPLL0.QuadX0Y1} -attr @fillcolor #cccc00
attribute {inst GT.X0Y7} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y1 -pin QPLL0.QuadX0Y1 B -pin GT.X0Y6 RX
attribute {inst QPLL0.QuadX0Y1} -attr @fillcolor #cccc00
attribute {inst GT.X0Y6} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y1 -pin QPLL0.QuadX0Y1 B -pin GT.X0Y5 RX
attribute {inst QPLL0.QuadX0Y1} -attr @fillcolor #cccc00
attribute {inst GT.X0Y5} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y1 -pin QPLL0.QuadX0Y1 B -pin GT.X0Y4 RX
attribute {inst QPLL0.QuadX0Y1} -attr @fillcolor #cccc00
attribute {inst GT.X0Y4} -attr @fillcolor #cccc00
load net net.clk.QuadX0Y0_clk0 -port QuadX0Y0_clk0 -pin QuadX0Y0 QPLL0
load net net.quad.QPLL0.QuadX0Y0 -hierPin QuadX0Y0 QPLL0 -pin QPLL0.QuadX0Y0 A
load net net.chan.QPLL0.QuadX0Y0 -pin QPLL0.QuadX0Y0 B -pin GT.X0Y3 TX
attribute {inst QPLL0.QuadX0Y0} -attr @fillcolor #cccc00
attribute {inst GT.X0Y3} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y0 -pin QPLL0.QuadX0Y0 B -pin GT.X0Y2 TX
attribute {inst QPLL0.QuadX0Y0} -attr @fillcolor #cccc00
attribute {inst GT.X0Y2} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y0 -pin QPLL0.QuadX0Y0 B -pin GT.X0Y1 TX
attribute {inst QPLL0.QuadX0Y0} -attr @fillcolor #cccc00
attribute {inst GT.X0Y1} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y0 -pin QPLL0.QuadX0Y0 B -pin GT.X0Y0 TX
attribute {inst QPLL0.QuadX0Y0} -attr @fillcolor #cccc00
attribute {inst GT.X0Y0} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y0 -pin QPLL0.QuadX0Y0 B -pin GT.X0Y3 RX
attribute {inst QPLL0.QuadX0Y0} -attr @fillcolor #cccc00
attribute {inst GT.X0Y3} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y0 -pin QPLL0.QuadX0Y0 B -pin GT.X0Y2 RX
attribute {inst QPLL0.QuadX0Y0} -attr @fillcolor #cccc00
attribute {inst GT.X0Y2} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y0 -pin QPLL0.QuadX0Y0 B -pin GT.X0Y1 RX
attribute {inst QPLL0.QuadX0Y0} -attr @fillcolor #cccc00
attribute {inst GT.X0Y1} -attr @fillcolor #cccc00
load net net.chan.QPLL0.QuadX0Y0 -pin QPLL0.QuadX0Y0 B -pin GT.X0Y0 RX
attribute {inst QPLL0.QuadX0Y0} -attr @fillcolor #cccc00
attribute {inst GT.X0Y0} -attr @fillcolor #cccc00
show
# Starting Split Pages                                                  125.22
# Split Pages 104 Comps, 21 Nets 0 NetBundles 0 CGraphics               125.22
# KwayPart started for 104 comps, 21 nets                               125.22
# Init done: 1 nodes (1 locked nodes), 0 edges                          125.22
# Startpart done: 1 parts                                               125.22
# KwayPart done                                                         125.22
# End of Split Pages: 1 pages                                           125.22
# End of Split Pages                                                    125.22
# Generating Regions for Page 1:  104 Comps,   21 Nets                  125.22
# Analyze                                                               125.22
# Levelize                                                              125.22
# End of LevelAssign mode=I, 3 Levels, 11 Comps, limit=30000            125.22
# Nets                                                                  125.22
# Place                                                                 125.22
# PlaceNets                                                             125.22
# SpaceY                                                                125.22
# Track                                                                 125.22
# SpaceX                                                                125.22
# Wire                                                                  125.22
# End of Wire: 2 nets, 2 ch, wire: 34-->34 (0 with wbits)               125.22
# End of doGenerate                                                     125.22
# Analyze                                                               125.22
# Levelize                                                              125.22
# End of LevelAssign mode=I, 3 Levels, 11 Comps, limit=30000            125.22
# Nets                                                                  125.22
# Place                                                                 125.22
# PlaceNets                                                             125.22
# SpaceY                                                                125.22
# Track                                                                 125.22
# SpaceX                                                                125.22
# Wire                                                                  125.22
# End of Wire: 2 nets, 2 ch, wire: 34-->34 (0 with wbits)               125.22
# End of doGenerate                                                     125.22
# Analyze                                                               125.22
# Levelize                                                              125.22
# End of LevelAssign mode=I, 3 Levels, 11 Comps, limit=30000            125.22
# Nets                                                                  125.22
# Place                                                                 125.22
# PlaceNets                                                             125.22
# SpaceY                                                                125.22
# Track                                                                 125.22
# SpaceX                                                                125.22
# Wire                                                                  125.22
# End of Wire: 2 nets, 2 ch, wire: 34-->34 (0 with wbits)               125.22
# End of doGenerate                                                     125.22
# Analyze                                                               125.22
# Levelize                                                              125.22
# End of LevelAssign mode=I, 3 Levels, 11 Comps, limit=30000            125.22
# Nets                                                                  125.22
# Place                                                                 125.22
# PlaceNets                                                             125.22
# SpaceY                                                                125.22
# Track                                                                 125.22
# SpaceX                                                                125.22
# Wire                                                                  125.22
# End of Wire: 2 nets, 2 ch, wire: 34-->34 (0 with wbits)               125.22
# End of doGenerate                                                     125.22
# Analyze                                                               125.22
# Levelize                                                              125.22
# End of LevelAssign mode=I, 3 Levels, 11 Comps, limit=30000            125.22
# Nets                                                                  125.22
# Place                                                                 125.22
# PlaceNets                                                             125.22
# SpaceY                                                                125.22
# Track                                                                 125.22
# SpaceX                                                                125.22
# Wire                                                                  125.22
# End of Wire: 2 nets, 2 ch, wire: 34-->34 (0 with wbits)               125.22
# End of doGenerate                                                     125.22
# Analyze                                                               125.22
# Levelize                                                              125.22
# End of LevelAssign mode=I, 3 Levels, 11 Comps, limit=30000            125.22
# Nets                                                                  125.22
# Place                                                                 125.22
# PlaceNets                                                             125.22
# SpaceY                                                                125.22
# Track                                                                 125.22
# SpaceX                                                                125.22
# Wire                                                                  125.22
# End of Wire: 2 nets, 2 ch, wire: 34-->34 (0 with wbits)               125.22
# End of doGenerate                                                     125.22
# Analyze                                                               125.22
# Levelize                                                              125.22
# End of LevelAssign mode=I, 3 Levels, 11 Comps, limit=30000            125.22
# Nets                                                                  125.22
# Place                                                                 125.22
# PlaceNets                                                             125.22
# SpaceY                                                                125.22
# Track                                                                 125.22
# SpaceX                                                                125.22
# Wire                                                                  125.22
# End of Wire: 2 nets, 2 ch, wire: 34-->34 (0 with wbits)               125.22
# End of doGenerate                                                     125.22
# Analyze                                                               125.22
# Levelize                                                              125.22
# End of LevelAssign mode=I, 3 Levels, 11 Comps, limit=30000            125.22
# Nets                                                                  125.22
# Place                                                                 125.22
# PlaceNets                                                             125.22
# SpaceY                                                                125.22
# Track                                                                 125.22
# SpaceX                                                                125.22
# Wire                                                                  125.22
# End of Wire: 2 nets, 2 ch, wire: 34-->34 (0 with wbits)               125.22
# End of doGenerate                                                     125.22
# Analyze                                                               125.22
# Levelize                                                              125.22
# End of LevelAssign mode=I, 2 Levels, 24 Comps, limit=30000            125.22
# Nets                                                                  125.22
# Place                                                                 125.22
# PlaceNets                                                             125.22
# SpaceY                                                                125.22
# Track                                                                 125.22
# SpaceX                                                                125.22
# Wire                                                                  125.22
# End of Wire: 5 nets, 5 ch, wire: 32-->32 (0 with wbits)               125.22
# End of doGenerate                                                     125.22
# End of Generating Regions for Page 1                                  125.22
scrollpos -140 1473
zoom -x 0 -y 0 0.6
scrollpos -105 1105
#R 0.6
#CMD scrollpos 0 0
scrollpos 0 0
selection -itemized {inst GT.X0Y0}
center_objects -itemized {inst GT.X0Y0}
scrollpos -56 2314
scrollpos -56 2314
