/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [21:0] _00_;
  wire [7:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  reg [10:0] celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire [17:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [7:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [6:0] celloutsig_0_24z;
  wire [10:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [2:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  reg [14:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_33z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [2:0] celloutsig_0_3z;
  wire [13:0] celloutsig_0_41z;
  wire [5:0] celloutsig_0_46z;
  wire [13:0] celloutsig_0_4z;
  wire celloutsig_0_51z;
  reg [21:0] celloutsig_0_54z;
  wire [9:0] celloutsig_0_57z;
  wire [12:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_74z;
  wire [8:0] celloutsig_0_75z;
  wire [8:0] celloutsig_0_7z;
  wire [15:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [22:0] celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire [2:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_51z = celloutsig_0_14z[6] ? celloutsig_0_46z[4] : celloutsig_0_33z;
  assign celloutsig_1_7z = celloutsig_1_5z[4] ? celloutsig_1_1z[1] : celloutsig_1_4z;
  assign celloutsig_0_9z = celloutsig_0_5z[8] ? celloutsig_0_8z[1] : celloutsig_0_0z[1];
  assign celloutsig_0_15z = !(celloutsig_0_8z[15] ? celloutsig_0_9z : celloutsig_0_2z[9]);
  assign celloutsig_1_17z = ~in_data[186];
  assign celloutsig_0_18z = ~celloutsig_0_14z[17];
  assign celloutsig_0_74z = celloutsig_0_27z[2] | ~(celloutsig_0_51z);
  assign celloutsig_1_0z = in_data[97] | ~(in_data[158]);
  assign celloutsig_1_4z = in_data[174] | ~(celloutsig_1_0z);
  assign celloutsig_1_9z = celloutsig_1_1z[5] | ~(celloutsig_1_1z[1]);
  assign celloutsig_1_12z = celloutsig_1_0z | ~(in_data[166]);
  assign celloutsig_1_19z = celloutsig_1_7z | ~(celloutsig_1_12z);
  assign celloutsig_0_22z = celloutsig_0_0z[5] | ~(celloutsig_0_19z[2]);
  assign celloutsig_1_5z = celloutsig_1_1z + { celloutsig_1_1z[5:1], celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_1_11z = in_data[165:162] + { celloutsig_1_5z[5:4], celloutsig_1_9z, celloutsig_1_0z };
  assign celloutsig_0_24z = { celloutsig_0_13z[7:3], celloutsig_0_22z, celloutsig_0_22z } + { celloutsig_0_7z[8:4], celloutsig_0_18z, celloutsig_0_17z };
  always_ff @(posedge clkin_data[128], negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 22'h000000;
    else _00_ <= { in_data[168:163], celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_0z };
  assign celloutsig_0_0z = in_data[16:9] & in_data[57:50];
  assign celloutsig_0_4z = { in_data[24:14], celloutsig_0_3z } & { celloutsig_0_0z[5:0], celloutsig_0_1z };
  assign celloutsig_0_7z = celloutsig_0_2z[8:0] & { celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_14z = { celloutsig_0_8z[8], celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_3z } & { celloutsig_0_4z[9:4], celloutsig_0_10z, celloutsig_0_7z };
  assign celloutsig_0_28z = celloutsig_0_2z[14:8] == { celloutsig_0_16z[5:0], celloutsig_0_15z };
  assign celloutsig_0_37z = celloutsig_0_2z[4:1] === { celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_28z, celloutsig_0_9z };
  assign celloutsig_0_30z = { celloutsig_0_0z[2:1], celloutsig_0_10z, celloutsig_0_23z, celloutsig_0_28z } >= { celloutsig_0_16z[4:3], celloutsig_0_21z };
  assign celloutsig_0_6z = { in_data[94:79], celloutsig_0_1z } <= { in_data[24:4], celloutsig_0_3z };
  assign celloutsig_0_17z = { celloutsig_0_3z[1:0], celloutsig_0_3z } && { celloutsig_0_2z[12:9], celloutsig_0_15z };
  assign celloutsig_0_36z = celloutsig_0_17z & ~(celloutsig_0_28z);
  assign celloutsig_0_26z = celloutsig_0_14z[13] & ~(celloutsig_0_19z[0]);
  assign celloutsig_1_16z = _00_[20:18] % { 1'h1, celloutsig_1_5z[1], celloutsig_1_9z };
  assign celloutsig_0_27z = celloutsig_0_13z[8:6] % { 1'h1, celloutsig_0_19z[3:2] };
  assign celloutsig_1_1z = in_data[148:142] * in_data[129:123];
  assign celloutsig_0_8z = { celloutsig_0_1z[5:3], celloutsig_0_5z } * { celloutsig_0_4z[7:1], celloutsig_0_7z };
  assign celloutsig_1_10z = { in_data[133:112], celloutsig_1_3z } * { in_data[140:119], celloutsig_1_3z };
  assign celloutsig_0_10z = celloutsig_0_1z[3] ? celloutsig_0_5z[5:3] : { in_data[63:62], celloutsig_0_9z };
  assign celloutsig_0_21z = celloutsig_0_0z[3] ? { celloutsig_0_0z[5:4], 1'h1, celloutsig_0_0z[2:1] } : celloutsig_0_16z[4:0];
  assign celloutsig_0_5z = ~ celloutsig_0_2z[14:2];
  assign celloutsig_1_2z = ~ { in_data[125:118], celloutsig_1_0z };
  assign celloutsig_0_13z = ~ { celloutsig_0_7z[3], celloutsig_0_0z };
  assign celloutsig_0_3z = celloutsig_0_0z[6:4] | celloutsig_0_0z[6:4];
  assign celloutsig_0_41z = { celloutsig_0_14z[12:10], celloutsig_0_25z } | { celloutsig_0_25z, celloutsig_0_36z, celloutsig_0_37z, celloutsig_0_6z };
  assign celloutsig_1_18z = { celloutsig_1_5z[4], celloutsig_1_0z, celloutsig_1_15z, celloutsig_1_3z } | { celloutsig_1_16z, celloutsig_1_17z };
  assign celloutsig_0_33z = ~^ { celloutsig_0_4z[12:8], celloutsig_0_26z };
  assign celloutsig_1_15z = ~^ celloutsig_1_10z[21:17];
  assign celloutsig_0_23z = ~^ { celloutsig_0_21z[2:0], celloutsig_0_14z };
  assign celloutsig_0_16z = celloutsig_0_7z[8:1] >> celloutsig_0_8z[14:7];
  assign celloutsig_0_1z = in_data[22:15] >>> celloutsig_0_0z;
  assign celloutsig_0_25z = { celloutsig_0_1z[1:0], celloutsig_0_6z, celloutsig_0_16z } >>> celloutsig_0_8z[13:3];
  assign celloutsig_0_46z = celloutsig_0_25z[5:0] ~^ { celloutsig_0_24z[6:5], celloutsig_0_17z, celloutsig_0_30z, celloutsig_0_37z, celloutsig_0_9z };
  assign celloutsig_0_57z = { celloutsig_0_41z[8:0], celloutsig_0_15z } ~^ celloutsig_0_25z[10:1];
  assign celloutsig_0_75z = celloutsig_0_54z[20:12] ~^ celloutsig_0_57z[9:1];
  assign celloutsig_0_19z = celloutsig_0_12z[5:0] ~^ celloutsig_0_12z[7:2];
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_54z = 22'h000000;
    else if (!clkin_data[0]) celloutsig_0_54z = in_data[44:23];
  always_latch
    if (!clkin_data[32]) celloutsig_0_12z = 11'h000;
    else if (!clkin_data[0]) celloutsig_0_12z = { celloutsig_0_3z[0], celloutsig_0_7z, celloutsig_0_6z };
  always_latch
    if (clkin_data[32]) celloutsig_0_2z = 15'h0000;
    else if (!clkin_data[0]) celloutsig_0_2z = { celloutsig_0_0z[6:0], celloutsig_0_1z };
  assign celloutsig_1_3z = ~((celloutsig_1_2z[3] & in_data[163]) | (celloutsig_1_0z & celloutsig_1_0z));
  assign { out_data[131:128], out_data[96], out_data[32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_74z, celloutsig_0_75z };
endmodule
