AMDGPU_GPU_PAGE_SIZE,VAR_0
BUF_SWAP_32BIT,VAR_1
CP_RB0_CNTL__RB_RPTR_WR_ENA_MASK,VAR_2
WREG32,FUNC_0
amdgpu_ring_test_helper,FUNC_1
gfx_v6_0_cp_gfx_start,FUNC_2
lower_32_bits,FUNC_3
mdelay,FUNC_4
mmCP_DEBUG,VAR_3
mmCP_RB0_BASE,VAR_4
mmCP_RB0_CNTL,VAR_5
mmCP_RB0_RPTR_ADDR,VAR_6
mmCP_RB0_RPTR_ADDR_HI,VAR_7
mmCP_RB0_WPTR,VAR_8
mmCP_RB_WPTR_DELAY,VAR_9
mmCP_SEM_INCOMPLETE_TIMER_CNTL,VAR_10
mmCP_SEM_WAIT_TIMER,VAR_11
mmSCRATCH_ADDR,VAR_12
mmSCRATCH_UMSK,VAR_13
order_base_2,FUNC_5
upper_32_bits,FUNC_6
gfx_v6_0_cp_gfx_resume,FUNC_7
adev,VAR_14
ring,VAR_15
tmp,VAR_16
rb_bufsz,VAR_17
r,VAR_18
rptr_addr,VAR_19
