"amdgpu: failed to get ib (%d).\n"	,	L_12
"ring test on %d succeeded in %d usecs\n"	,	L_10
smu_load	,	V_36
upper_32_bits	,	F_27
golden_settings_fiji_a10	,	V_7
sdma_v3_0_soft_reset	,	F_100
sdma_v3_0_trap_irq_funcs	,	V_218
dev	,	V_27
reset_work	,	V_211
SDMA_OP_SRBM_WRITE	,	V_173
ARRAY_SIZE	,	F_3
"tonga"	,	L_2
SDMA0_GFX_RB_CNTL	,	V_101
ring_obj	,	V_180
mmSDMA0_STATUS_REG	,	V_191
buffer_funcs	,	V_225
wb_offset	,	V_116
SDMA_OP_COPY	,	V_162
amdgpu_ring_lock	,	F_61
amdgpu_vm_map_gart	,	F_76
mmSDMA0_F32_CNTL	,	V_112
adev	,	V_2
sdma_offsets	,	V_54
sdma_v3_0_ring_emit_ib	,	F_23
IB_ENABLE	,	V_105
golden_settings_tonga_a11	,	V_10
SRBM_STATUS2__SDMA_BUSY_MASK	,	V_188
WDOORBELL32	,	F_17
SDMA_PKT_TRAP_INT_CONTEXT_INT_CONTEXT	,	F_37
amdgpu_ring_init	,	F_88
RREG32	,	F_15
amdgpu_interrupt_state	,	V_200
seq	,	V_81
order_base_2	,	F_49
SDMA_OP_TRAP	,	V_86
HALT	,	V_114
doorbell_index	,	V_55
amd_powergating_state	,	V_213
incr	,	V_164
f	,	V_153
real_vram_size	,	V_139
SDMA0_REGISTER_OFFSET	,	V_193
i	,	V_17
j	,	V_118
mmSDMA0_GFX_RB_RPTR_ADDR_LO	,	V_130
r	,	V_119
AMDGPU_FENCE_OWNER_UNDEFINED	,	V_157
sdma_v3_0_load_microcode	,	F_53
"amdgpu: dma failed to lock ring %d (%d).\n"	,	L_9
mmGPU_HDP_FLUSH_DONE	,	V_78
vm_pte_funcs	,	V_228
num_types	,	V_216
amdgpu_firmware_info	,	V_18
is_pte_ring	,	V_231
ucode_id	,	V_39
amdgpu_ring_fini	,	F_90
ib_cntl	,	V_95
sdma_v3_0_print_status	,	F_98
info	,	V_19
sdma_v3_0_resume	,	F_94
count	,	V_56
"amdgpu/%s_sdma1.bin"	,	L_6
sdma_v3_0_ring_insert_nop	,	F_19
sdma_v3_0_emit_fill_buffer	,	F_112
DRM_ERROR	,	F_62
smumgr_funcs	,	V_146
sdma_v3_0_ring_get_wptr	,	F_14
sdma_v3_0_buffer_funcs	,	V_226
SDMA_PKT_POLL_REGMEM_DW5_INTERVAL	,	F_35
sdma_v3_0_vm_pte_funcs	,	V_229
mmSDMA0_GFX_RB_RPTR	,	V_128
sig	,	V_90
fw	,	V_26
le32_to_cpu	,	F_9
AMDGPU_RING_TYPE_SDMA	,	V_185
SDMA0_CNTL	,	V_110
"  SDMA%d_GFX_RB_RPTR=0x%08X\n"	,	L_27
SDMA0_F32_CNTL	,	V_113
IB_SWAP_ENABLE	,	V_138
sdma_v3_0_early_init	,	F_81
mmSDMA0_GFX_RB_RPTR_ADDR_HI	,	V_129
fiji_mgcg_cgcg_init	,	V_5
mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR	,	V_174
DRM_DEBUG	,	F_5
fw_name	,	V_15
rptr	,	V_46
SRBM_STATUS2__SDMA1_BUSY_MASK	,	V_189
sdma_v3_0_set_ring_funcs	,	F_82
vm_id	,	V_171
sdma_v3_0_ctx_switch_enable	,	F_43
RPTR_WRITEBACK_ENABLE	,	V_131
mmSRBM_STATUS2	,	V_187
tmp	,	V_150
ib	,	V_60
id	,	V_65
fence_wait	,	F_71
SDMA_SUBOP_WRITE_LINEAR	,	V_68
SDMA_PKT_NOP_HEADER_OP	,	F_69
index	,	V_149
handle	,	V_177
amdgpu_irq_add_id	,	F_87
"  SDMA%d_GFX_RB_CNTL=0x%08X\n"	,	L_26
DRM_INFO	,	F_66
"  SDMA%d_GFX_IB_CNTL=0x%08X\n"	,	L_25
ring_size	,	V_124
AMDGPU_PTE_SYSTEM	,	V_167
"  SRBM_STATUS2=0x%08X\n"	,	L_20
SRBM_SOFT_RESET__SOFT_RESET_SDMA1_MASK	,	V_196
sdma_v3_0_sw_init	,	F_86
sdma_v3_0_vm_copy_pte	,	F_74
ALIGN	,	F_10
amdgpu_iv_entry	,	V_206
sdma_v3_0_suspend	,	F_93
amd_clockgating_state	,	V_212
smu	,	V_145
SDMA_PKT_INDIRECT_HEADER_VMID	,	F_29
ucode_feature_version	,	V_33
mmSDMA0_GFX_DOORBELL	,	V_134
err	,	V_16
common_firmware_header	,	V_20
cz_mgcg_cgcg_init	,	V_12
mmSDMA0_GFX_IB_CNTL	,	V_103
AMDGPU_IRQ_STATE_DISABLE	,	V_203
length_dw	,	V_72
mmSDMA0_GFX_RB_BASE_HI	,	V_133
"amdgpu: fence wait failed (%d).\n"	,	L_13
ucode	,	V_37
mmSDMA0_GFX_RB_BASE	,	V_132
ndw	,	V_166
AMDGPU_SDMA_IRQ_LAST	,	V_217
amdgpu_sched_ib_submit_kernel_helper	,	F_70
amdgpu_ring	,	V_44
"amdgpu: ring %d test failed (0x%08X)\n"	,	L_11
SDMA_OP_SEM	,	V_91
"amdgpu: ib test failed (0x%08X)\n"	,	L_15
u32	,	V_6
CHIP_FIJI	,	V_4
mc	,	V_98
pad_count	,	V_170
"Failed to load sdma firmware!\n"	,	L_16
me	,	V_52
use_doorbell	,	V_50
SDMA0	,	V_75
amdgpu_wb_get	,	F_58
SDMA1	,	V_76
SDMA0_GFX_DOORBELL	,	V_135
queue_id	,	V_209
sdma_v3_0_illegal_inst_irq_funcs	,	V_219
sdma_v3_0_sw_fini	,	F_89
sdma_v3_0_start	,	F_56
amdgpu_program_register_sequence	,	F_2
amdgpu_ib	,	V_59
cz_golden_settings_a11	,	V_13
"carrizo"	,	L_4
amdgpu_ring_lockup_update	,	F_109
AMDGPU_DOORBELL_sDMA_ENGINE0	,	V_181
sdma_v3_0_enable	,	F_44
entry	,	V_207
sdma_v3_0_ring_emit_fence	,	F_36
buffer_funcs_ring	,	V_97
header	,	V_21
"(%d) failed to allocate wb slot\n"	,	L_8
amdgpu_semaphore	,	V_87
AMDGPU_DOORBELL_sDMA_ENGINE1	,	V_182
sdma_v3_0_set_trap_irq_state	,	F_101
amdgpu_wb_free	,	F_63
"SRBM_SOFT_RESET=0x%08X\n"	,	L_37
"  SDMA%d_GFX_DOORBELL=0x%08X\n"	,	L_33
amdgpu_ttm_set_active_vram_size	,	F_41
"  SDMA%d_GFX_RB_RPTR_ADDR_HI=0x%08X\n"	,	L_29
emit_wait	,	V_89
visible_vram_size	,	V_99
request_firmware	,	F_7
SDMA_PKT_HEADER_SUB_OP	,	F_25
mmVM_CONTEXT8_PAGE_TABLE_BASE_ADDR	,	V_175
sdma_firmware_header_v1_0	,	V_22
amdgpu_get_sdma_instance	,	F_20
sdma_v3_0_set_clockgating_state	,	F_106
src	,	V_160
SRBM_SOFT_RESET__SOFT_RESET_SDMA_MASK	,	V_194
sdma_v3_0_ring_set_wptr	,	F_16
tonga_mgcg_cgcg_init	,	V_9
amdgpu_ucode_validate	,	F_8
srbm_mutex	,	V_120
u64	,	T_2
pe	,	V_159
bytes	,	V_161
sdma_v3_0_vm_pad_ib	,	F_78
sdma_v3_0_set_powergating_state	,	F_107
fw_version	,	V_30
fence	,	V_152
amdgpu_fence_process	,	F_103
AMDGPU_FENCE_FLAG_64BIT	,	V_84
mman	,	V_96
SDMA_PKT_SRBM_WRITE_HEADER_BYTE_EN	,	F_80
ring	,	V_45
mmSDMA0_UCODE_DATA	,	V_144
byte_count	,	V_222
RB_SWAP_ENABLE	,	V_126
doorbell	,	V_117
SDMA_OP_NOP	,	V_156
amdgpu_ring_unlock_commit	,	F_64
state	,	V_201
sdma_v3_0_gfx_resume	,	F_45
src_data	,	V_223
mmSDMA0_CNTL	,	V_109
mmSDMA0_SEM_WAIT_FAIL_TIMER_CNTL	,	V_123
vmid	,	V_61
asic_type	,	V_3
srbm_soft_reset	,	V_192
SDMA_MAX_INSTANCE	,	V_24
"amdgpu/%s_sdma.bin"	,	L_5
AMDGPU_IRQ_STATE_ENABLE	,	V_205
semaphore	,	V_88
"Illegal instruction in SDMA command stream\n"	,	L_39
mmVM_INVALIDATE_REQUEST	,	V_176
SDMA_PKT_HEADER_OP	,	F_24
dst_offset	,	V_221
mutex_unlock	,	F_48
BUG	,	F_6
sdma_v3_0_wait_for_idle	,	F_96
OFFSET	,	V_136
SDMA_OP_GEN_PTEPDE	,	V_169
burst_nop	,	V_34
sdma_v3_0_ring_test_ib	,	F_67
sdma_v3_0_is_idle	,	F_95
u8	,	T_5
uint32_t	,	T_1
DRM_UDELAY	,	F_65
fw_data	,	V_140
chip_name	,	V_14
mutex_lock	,	F_46
sdma_v3_0_ring_test_ring	,	F_57
ring_id	,	V_210
"sdma0"	,	L_17
ucode_version	,	V_31
sdma_v3_0_ring_is_lockup	,	F_108
SDMA_PKT_POLL_REGMEM_DW5_RETRY_COUNT	,	F_34
SDMA_OP_FENCE	,	V_85
source	,	V_199
amdgpu_ring_test_lockup	,	F_110
f32_cntl	,	V_108
mmSDMA0_GFX_RB_WPTR	,	V_53
sdma_v3_0_ring_emit_hdp_flush	,	F_30
fw_size	,	V_40
mmSDMA0_GFX_VIRTUAL_ADDR	,	V_121
"  SDMA%d_F32_CNTL=0x%08X\n"	,	L_22
amdgpu_ucode_print_sdma_hdr	,	F_54
write64bit	,	V_83
SDMA_OP_INDIRECT	,	V_70
mmSDMA0_UCODE_ADDR	,	V_143
ETIMEDOUT	,	V_190
vi_srbm_select	,	F_47
fence_put	,	F_72
vm	,	V_62
name	,	V_183
ids	,	V_63
idx	,	V_64
SDMA_OP_WRITE	,	V_67
WREG32	,	F_18
SDMA_PKT_POLL_REGMEM_HEADER_FUNC	,	F_33
gpu_addr	,	V_71
printk	,	F_11
wb	,	V_47
sdma_v3_0_process_illegal_inst_irq	,	F_104
nop	,	V_58
sdma_v3_0_ring_emit_semaphore	,	F_38
dev_err	,	F_59
sdma_v3_0_set_irq_funcs	,	F_85
sdma_v3_0_gfx_stop	,	F_40
sdma_v3_0_process_trap_irq	,	F_102
sdma_v3_0_init_golden_registers	,	F_1
cpu_to_le32	,	F_60
vm_pte_funcs_ring	,	V_230
"  SDMA%d_GFX_APE1_CNTL=0x%08X\n"	,	L_36
SDMA_PKT_WRITE_UNTILED_DW_3_COUNT	,	F_28
"  SDMA%d_STATUS_REG=0x%08X\n"	,	L_21
CHIP_CARRIZO	,	V_11
amdgpu_ring_write	,	F_21
mmSDMA0_GFX_APE1_CNTL	,	V_122
amdgpu_ib_get	,	F_68
mmGPU_HDP_FLUSH_REQ	,	V_79
release_firmware	,	F_12
sdma_v3_0_ring_get_rptr	,	F_13
sdma_v3_0_emit_copy_buffer	,	F_111
ptr	,	V_155
__BIG_ENDIAN	,	F_50
__le32	,	T_3
sdma_trap_irq	,	V_178
"IH: SDMA trap\n"	,	L_38
hdr	,	V_23
next_rptr_gpu_addr	,	V_69
SDMA1_REGISTER_OFFSET	,	V_195
amdgpu_sdma	,	V_57
uint64_t	,	T_4
dev_info	,	F_99
AMDGPU_PTE_VALID	,	V_168
sdma_v3_0_vm_set_pte_pde	,	F_77
enable	,	V_107
CHIP_TONGA	,	V_8
wptr	,	V_49
sdma_v3_0_rlc_stop	,	F_42
TRAP_ENABLE	,	V_204
sdma_v3_0_hw_init	,	F_91
"  SDMA%d_CNTL=0x%08X\n"	,	L_23
PAGE_SIZE	,	V_42
SDMA_SUBOP_COPY_LINEAR	,	V_163
feature_version	,	V_32
rptr_offs	,	V_48
usec_timeout	,	V_151
err1	,	V_158
err0	,	V_154
"  VM %d:\n"	,	L_34
flags	,	V_82
out	,	V_28
amdgpu_ring_test_ring	,	F_51
"  SDMA%d_GFX_RB_BASE_HI=0x%08X\n"	,	L_32
ucode_array_offset_bytes	,	V_142
SDMA0_GFX_IB_CNTL	,	V_104
firmware	,	V_35
SDMA_PKT_POLL_REGMEM_HEADER_HDP_FLUSH	,	F_32
"  SDMA%d_GFX_RB_WPTR=0x%08X\n"	,	L_28
SDMA_OP_CONST_FILL	,	V_224
rb_bufsz	,	V_115
SDMA_PKT_NOP_HEADER_COUNT	,	F_22
RB_SIZE	,	V_125
EINVAL	,	V_141
vm_manager	,	V_227
"ib test on ring %d succeeded in %u usecs\n"	,	L_14
"VI SDMA registers\n"	,	L_19
"  SDMA%d_GFX_RB_BASE=0x%08X\n"	,	L_31
udelay	,	F_97
sdma_v3_0_rlc_resume	,	F_52
AMDGPU_SDMA_IRQ_TRAP1	,	V_186
src_offset	,	V_220
"\n"	,	L_1
SDMA_PKT_SEMAPHORE_HEADER_SIGNAL	,	F_39
AMDGPU_SDMA_IRQ_TRAP0	,	V_184
data	,	V_29
next_rptr	,	V_66
le32_to_cpup	,	F_55
AMDGPU_UCODE_ID_SDMA0	,	V_38
sdma_v3_0_hw_fini	,	F_92
sdma_v3_0_vm_write_pte	,	F_75
sdma	,	V_25
lower_32_bits	,	F_26
wptr_offs	,	V_51
AUTO_CTXSW_ENABLE	,	V_111
AMDGPU_UCODE_ID_SDMA1	,	V_148
"  SDMA%d_GFX_VIRTUAL_ADDR=0x%08X\n"	,	L_35
pd_addr	,	V_172
"sdma1"	,	L_18
REG_SET_FIELD	,	F_31
mmSDMA0_GFX_RB_CNTL	,	V_100
sdma_v3_0_ring_funcs	,	V_215
GPU_HDP_FLUSH_DONE	,	V_74
sdma0	,	V_92
ENABLE	,	V_137
sdma1	,	V_93
"  SDMA%d_GFX_RB_RPTR_ADDR_LO=0x%08X\n"	,	L_30
sdma_v3_0_ring_emit_vm_flush	,	F_79
instance_id	,	V_208
RPTR_WRITEBACK_SWAP_ENABLE	,	V_127
schedule_work	,	F_105
amdgpu_ib_free	,	F_73
sdma_v3_0_set_buffer_funcs	,	F_83
"sdma_v3_0: Failed to load firmware \"%s\"\n"	,	L_7
amdgpu_irq_src	,	V_198
SDMA_OP_POLL_REGMEM	,	V_77
ref_and_mask	,	V_73
mmSRBM_SOFT_RESET	,	V_197
sdma_v3_0_init_microcode	,	F_4
ready	,	V_106
sdma_cntl	,	V_202
addr	,	V_80
value	,	V_165
amdgpu_device	,	V_1
check_fw_load_finish	,	V_147
RB_ENABLE	,	V_102
"  SDMA%d_SEM_WAIT_FAIL_TIMER_CNTL=0x%08X\n"	,	L_24
ucode_size_bytes	,	V_41
"fiji"	,	L_3
sdma_v3_0_set_vm_pte_funcs	,	F_84
KERN_ERR	,	V_43
rb_cntl	,	V_94
sdma_illegal_inst_irq	,	V_179
funcs	,	V_214
