Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinxVivado2021/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 057c7fc5b38643588a18582e0ae730ca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestComb_ckt_func_synth xil_defaultlib.TestComb_ckt -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111000")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.combCkt [combckt_default]
Compiling architecture behavioral of entity xil_defaultlib.testcomb_ckt
Built simulation snapshot TestComb_ckt_func_synth
