/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* Rows */
#define Rows__0__DM__MASK 0x07u
#define Rows__0__DM__SHIFT 0u
#define Rows__0__DR CYREG_PRT0_DR
#define Rows__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define Rows__0__HSIOM_MASK 0x0000000Fu
#define Rows__0__HSIOM_SHIFT 0u
#define Rows__0__INTCFG CYREG_PRT0_INTCFG
#define Rows__0__INTSTAT CYREG_PRT0_INTSTAT
#define Rows__0__MASK 0x01u
#define Rows__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Rows__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Rows__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Rows__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Rows__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Rows__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Rows__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Rows__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Rows__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Rows__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Rows__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Rows__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Rows__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Rows__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Rows__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Rows__0__PC CYREG_PRT0_PC
#define Rows__0__PC2 CYREG_PRT0_PC2
#define Rows__0__PORT 0u
#define Rows__0__PS CYREG_PRT0_PS
#define Rows__0__SHIFT 0u
#define Rows__1__DM__MASK 0x38u
#define Rows__1__DM__SHIFT 3u
#define Rows__1__DR CYREG_PRT0_DR
#define Rows__1__HSIOM CYREG_HSIOM_PORT_SEL0
#define Rows__1__HSIOM_MASK 0x000000F0u
#define Rows__1__HSIOM_SHIFT 4u
#define Rows__1__INTCFG CYREG_PRT0_INTCFG
#define Rows__1__INTSTAT CYREG_PRT0_INTSTAT
#define Rows__1__MASK 0x02u
#define Rows__1__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Rows__1__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Rows__1__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Rows__1__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Rows__1__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Rows__1__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Rows__1__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Rows__1__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Rows__1__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Rows__1__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Rows__1__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Rows__1__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Rows__1__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Rows__1__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Rows__1__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Rows__1__PC CYREG_PRT0_PC
#define Rows__1__PC2 CYREG_PRT0_PC2
#define Rows__1__PORT 0u
#define Rows__1__PS CYREG_PRT0_PS
#define Rows__1__SHIFT 1u
#define Rows__2__DM__MASK 0x1C0u
#define Rows__2__DM__SHIFT 6u
#define Rows__2__DR CYREG_PRT0_DR
#define Rows__2__HSIOM CYREG_HSIOM_PORT_SEL0
#define Rows__2__HSIOM_MASK 0x00000F00u
#define Rows__2__HSIOM_SHIFT 8u
#define Rows__2__INTCFG CYREG_PRT0_INTCFG
#define Rows__2__INTSTAT CYREG_PRT0_INTSTAT
#define Rows__2__MASK 0x04u
#define Rows__2__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Rows__2__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Rows__2__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Rows__2__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Rows__2__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Rows__2__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Rows__2__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Rows__2__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Rows__2__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Rows__2__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Rows__2__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Rows__2__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Rows__2__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Rows__2__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Rows__2__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Rows__2__PC CYREG_PRT0_PC
#define Rows__2__PC2 CYREG_PRT0_PC2
#define Rows__2__PORT 0u
#define Rows__2__PS CYREG_PRT0_PS
#define Rows__2__SHIFT 2u
#define Rows__3__DM__MASK 0xE00u
#define Rows__3__DM__SHIFT 9u
#define Rows__3__DR CYREG_PRT0_DR
#define Rows__3__HSIOM CYREG_HSIOM_PORT_SEL0
#define Rows__3__HSIOM_MASK 0x0000F000u
#define Rows__3__HSIOM_SHIFT 12u
#define Rows__3__INTCFG CYREG_PRT0_INTCFG
#define Rows__3__INTSTAT CYREG_PRT0_INTSTAT
#define Rows__3__MASK 0x08u
#define Rows__3__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Rows__3__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Rows__3__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Rows__3__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Rows__3__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Rows__3__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Rows__3__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Rows__3__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Rows__3__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Rows__3__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Rows__3__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Rows__3__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Rows__3__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Rows__3__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Rows__3__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Rows__3__PC CYREG_PRT0_PC
#define Rows__3__PC2 CYREG_PRT0_PC2
#define Rows__3__PORT 0u
#define Rows__3__PS CYREG_PRT0_PS
#define Rows__3__SHIFT 3u
#define Rows__DR CYREG_PRT0_DR
#define Rows__INTCFG CYREG_PRT0_INTCFG
#define Rows__INTSTAT CYREG_PRT0_INTSTAT
#define Rows__MASK 0x0Fu
#define Rows__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Rows__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Rows__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Rows__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Rows__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Rows__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Rows__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Rows__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Rows__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Rows__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Rows__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Rows__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Rows__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Rows__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Rows__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Rows__PC CYREG_PRT0_PC
#define Rows__PC2 CYREG_PRT0_PC2
#define Rows__PORT 0u
#define Rows__PS CYREG_PRT0_PS
#define Rows__SHIFT 0u
#define Rows__SNAP CYREG_PRT0_INTSTAT

/* Columns */
#define Columns__0__DM__MASK 0x7000u
#define Columns__0__DM__SHIFT 12u
#define Columns__0__DR CYREG_PRT2_DR
#define Columns__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Columns__0__HSIOM_MASK 0x000F0000u
#define Columns__0__HSIOM_SHIFT 16u
#define Columns__0__INTCFG CYREG_PRT2_INTCFG
#define Columns__0__INTSTAT CYREG_PRT2_INTSTAT
#define Columns__0__MASK 0x10u
#define Columns__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Columns__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Columns__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Columns__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Columns__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Columns__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Columns__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Columns__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Columns__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Columns__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Columns__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Columns__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Columns__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Columns__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Columns__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Columns__0__PC CYREG_PRT2_PC
#define Columns__0__PC2 CYREG_PRT2_PC2
#define Columns__0__PORT 2u
#define Columns__0__PS CYREG_PRT2_PS
#define Columns__0__SHIFT 4u
#define Columns__1__DM__MASK 0x38000u
#define Columns__1__DM__SHIFT 15u
#define Columns__1__DR CYREG_PRT2_DR
#define Columns__1__HSIOM CYREG_HSIOM_PORT_SEL2
#define Columns__1__HSIOM_MASK 0x00F00000u
#define Columns__1__HSIOM_SHIFT 20u
#define Columns__1__INTCFG CYREG_PRT2_INTCFG
#define Columns__1__INTSTAT CYREG_PRT2_INTSTAT
#define Columns__1__MASK 0x20u
#define Columns__1__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Columns__1__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Columns__1__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Columns__1__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Columns__1__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Columns__1__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Columns__1__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Columns__1__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Columns__1__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Columns__1__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Columns__1__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Columns__1__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Columns__1__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Columns__1__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Columns__1__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Columns__1__PC CYREG_PRT2_PC
#define Columns__1__PC2 CYREG_PRT2_PC2
#define Columns__1__PORT 2u
#define Columns__1__PS CYREG_PRT2_PS
#define Columns__1__SHIFT 5u
#define Columns__2__DM__MASK 0x1C0000u
#define Columns__2__DM__SHIFT 18u
#define Columns__2__DR CYREG_PRT2_DR
#define Columns__2__HSIOM CYREG_HSIOM_PORT_SEL2
#define Columns__2__HSIOM_MASK 0x0F000000u
#define Columns__2__HSIOM_SHIFT 24u
#define Columns__2__INTCFG CYREG_PRT2_INTCFG
#define Columns__2__INTSTAT CYREG_PRT2_INTSTAT
#define Columns__2__MASK 0x40u
#define Columns__2__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Columns__2__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Columns__2__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Columns__2__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Columns__2__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Columns__2__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Columns__2__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Columns__2__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Columns__2__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Columns__2__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Columns__2__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Columns__2__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Columns__2__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Columns__2__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Columns__2__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Columns__2__PC CYREG_PRT2_PC
#define Columns__2__PC2 CYREG_PRT2_PC2
#define Columns__2__PORT 2u
#define Columns__2__PS CYREG_PRT2_PS
#define Columns__2__SHIFT 6u
#define Columns__3__DM__MASK 0xE00000u
#define Columns__3__DM__SHIFT 21u
#define Columns__3__DR CYREG_PRT2_DR
#define Columns__3__HSIOM CYREG_HSIOM_PORT_SEL2
#define Columns__3__HSIOM_MASK 0xF0000000u
#define Columns__3__HSIOM_SHIFT 28u
#define Columns__3__INTCFG CYREG_PRT2_INTCFG
#define Columns__3__INTSTAT CYREG_PRT2_INTSTAT
#define Columns__3__MASK 0x80u
#define Columns__3__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Columns__3__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Columns__3__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Columns__3__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Columns__3__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Columns__3__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Columns__3__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Columns__3__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Columns__3__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Columns__3__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Columns__3__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Columns__3__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Columns__3__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Columns__3__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Columns__3__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Columns__3__PC CYREG_PRT2_PC
#define Columns__3__PC2 CYREG_PRT2_PC2
#define Columns__3__PORT 2u
#define Columns__3__PS CYREG_PRT2_PS
#define Columns__3__SHIFT 7u
#define Columns__DR CYREG_PRT2_DR
#define Columns__INTCFG CYREG_PRT2_INTCFG
#define Columns__INTSTAT CYREG_PRT2_INTSTAT
#define Columns__MASK 0xF0u
#define Columns__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Columns__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Columns__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Columns__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Columns__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Columns__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Columns__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Columns__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Columns__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Columns__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Columns__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Columns__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Columns__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Columns__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Columns__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Columns__PC CYREG_PRT2_PC
#define Columns__PC2 CYREG_PRT2_PC2
#define Columns__PORT 2u
#define Columns__PS CYREG_PRT2_PS
#define Columns__SHIFT 4u
#define Columns__SNAP CYREG_PRT2_INTSTAT

/* isr_rows */
#define isr_rows__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_rows__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_rows__INTC_MASK 0x01u
#define isr_rows__INTC_NUMBER 0u
#define isr_rows__INTC_PRIOR_MASK 0xC0u
#define isr_rows__INTC_PRIOR_NUM 3u
#define isr_rows__INTC_PRIOR_REG CYREG_CM0_IPR0
#define isr_rows__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_rows__INTC_SET_PD_REG CYREG_CM0_ISPR

/* isr_columns */
#define isr_columns__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_columns__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_columns__INTC_MASK 0x04u
#define isr_columns__INTC_NUMBER 2u
#define isr_columns__INTC_PRIOR_MASK 0xC00000u
#define isr_columns__INTC_PRIOR_NUM 3u
#define isr_columns__INTC_PRIOR_REG CYREG_CM0_IPR0
#define isr_columns__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_columns__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Notification */
#define Notification__0__DM__MASK 0x1C0000u
#define Notification__0__DM__SHIFT 18u
#define Notification__0__DR CYREG_PRT3_DR
#define Notification__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Notification__0__HSIOM_MASK 0x0F000000u
#define Notification__0__HSIOM_SHIFT 24u
#define Notification__0__INTCFG CYREG_PRT3_INTCFG
#define Notification__0__INTSTAT CYREG_PRT3_INTSTAT
#define Notification__0__MASK 0x40u
#define Notification__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Notification__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Notification__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Notification__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Notification__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Notification__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Notification__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Notification__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Notification__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Notification__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Notification__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Notification__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Notification__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Notification__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Notification__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Notification__0__PC CYREG_PRT3_PC
#define Notification__0__PC2 CYREG_PRT3_PC2
#define Notification__0__PORT 3u
#define Notification__0__PS CYREG_PRT3_PS
#define Notification__0__SHIFT 6u
#define Notification__DR CYREG_PRT3_DR
#define Notification__INTCFG CYREG_PRT3_INTCFG
#define Notification__INTSTAT CYREG_PRT3_INTSTAT
#define Notification__MASK 0x40u
#define Notification__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Notification__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Notification__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Notification__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Notification__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Notification__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Notification__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Notification__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Notification__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Notification__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Notification__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Notification__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Notification__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Notification__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Notification__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Notification__PC CYREG_PRT3_PC
#define Notification__PC2 CYREG_PRT3_PC2
#define Notification__PORT 3u
#define Notification__PS CYREG_PRT3_PS
#define Notification__SHIFT 6u

/* Miscellaneous */
#define CY_PROJECT_NAME "CE210558_GPIO_Interrupt"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_BANDGAP_VOLTAGE 1.024
#define CYDEV_BCLK__HFCLK__HZ 24000000U
#define CYDEV_BCLK__HFCLK__KHZ 24000U
#define CYDEV_BCLK__HFCLK__MHZ 24U
#define CYDEV_BCLK__SYSCLK__HZ 24000000U
#define CYDEV_BCLK__SYSCLK__KHZ 24000U
#define CYDEV_BCLK__SYSCLK__MHZ 24U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x04C81193u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4A
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 1u
#define CYDEV_DFT_SELECT_CLK1 2u
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0400
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_WDT_GENERATE_ISR 0u
#define CYIPBLOCK_M0S8_CTBM_VERSION 0
#define CYIPBLOCK_m0s8cpuss_VERSION 0
#define CYIPBLOCK_m0s8csd_VERSION 0
#define CYIPBLOCK_m0s8gpio2_VERSION 0
#define CYIPBLOCK_m0s8hsiom4a_VERSION 0
#define CYIPBLOCK_m0s8lcd_VERSION 0
#define CYIPBLOCK_m0s8lpcomp_VERSION 0
#define CYIPBLOCK_m0s8pclk_VERSION 0
#define CYIPBLOCK_m0s8sar_VERSION 0
#define CYIPBLOCK_m0s8scb_VERSION 0
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 0
#define CYIPBLOCK_m0s8udbif_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 2
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
