{"vcs1":{"timestamp_begin":1735214444.928663929, "rt":3.12, "ut":1.80, "st":0.51}}
{"vcselab":{"timestamp_begin":1735214448.145976321, "rt":1.15, "ut":0.45, "st":0.09}}
{"link":{"timestamp_begin":1735214449.397242935, "rt":0.54, "ut":0.32, "st":0.45}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1735214444.025875137}
{"VCS_COMP_START_TIME": 1735214444.025875137}
{"VCS_COMP_END_TIME": 1735214456.045248537}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src +define+PERF +define+GATE +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 365772}}
{"stitch_vcselab": {"peak_mem": 242504}}
