// Seed: 1742443674
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = 1 < id_3;
endmodule
module module_1 (
    output wand id_0,
    input  wand id_1,
    input  tri0 id_2,
    input  tri1 id_3,
    input  wand id_4,
    input  tri0 id_5,
    input  tri0 id_6,
    input  tri  id_7
);
  assign id_0 = 1;
  wire id_9 = 1;
  wire id_10;
  module_0(
      id_10, id_10, id_10, id_9
  );
  initial id_0 = 1'b0;
endmodule
