Analysis & Elaboration report for Dual_core_microcontroller
Sat Dec  2 21:47:36 2023
Quartus Prime Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Analysis & Elaboration Messages
  6. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                 ;
+-------------------------------+------------------------------------------------+
; Analysis & Elaboration Status ; Failed - Sat Dec  2 21:47:36 2023              ;
; Quartus Prime Version         ; 22.1std.1 Build 917 02/14/2023 SC Lite Edition ;
; Revision Name                 ; Dual_core_microcontroller                      ;
; Top-level Entity Name         ; Dual_core_microcontroller                      ;
; Family                        ; Cyclone V                                      ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                      ;
; Total registers               ; N/A until Partition Merge                      ;
; Total pins                    ; N/A until Partition Merge                      ;
; Total virtual pins            ; N/A until Partition Merge                      ;
; Total block memory bits       ; N/A until Partition Merge                      ;
; Total PLLs                    ; N/A until Partition Merge                      ;
; Total DLLs                    ; N/A until Partition Merge                      ;
+-------------------------------+------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                                         ;
+---------------------------------------------------------------------------------+---------------------------+---------------------------+
; Option                                                                          ; Setting                   ; Default Value             ;
+---------------------------------------------------------------------------------+---------------------------+---------------------------+
; Device                                                                          ; 5CSXFC6D6F31C6            ;                           ;
; Top-level entity name                                                           ; Dual_core_microcontroller ; Dual_core_microcontroller ;
; Family name                                                                     ; Cyclone V                 ; Cyclone V                 ;
; Use smart compilation                                                           ; Off                       ; Off                       ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                        ; On                        ;
; Enable compact report table                                                     ; Off                       ; Off                       ;
; Restructure Multiplexers                                                        ; Auto                      ; Auto                      ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                       ; Off                       ;
; Create Debugging Nodes for IP Cores                                             ; Off                       ; Off                       ;
; Preserve fewer node names                                                       ; On                        ; On                        ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable                    ; Enable                    ;
; Verilog Version                                                                 ; Verilog_2001              ; Verilog_2001              ;
; VHDL Version                                                                    ; VHDL_1993                 ; VHDL_1993                 ;
; State Machine Processing                                                        ; Auto                      ; Auto                      ;
; Safe State Machine                                                              ; Off                       ; Off                       ;
; Extract Verilog State Machines                                                  ; On                        ; On                        ;
; Extract VHDL State Machines                                                     ; On                        ; On                        ;
; Ignore Verilog initial constructs                                               ; Off                       ; Off                       ;
; Iteration limit for constant Verilog loops                                      ; 5000                      ; 5000                      ;
; Iteration limit for non-constant Verilog loops                                  ; 250                       ; 250                       ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                        ; On                        ;
; Infer RAMs from Raw Logic                                                       ; On                        ; On                        ;
; Parallel Synthesis                                                              ; On                        ; On                        ;
; DSP Block Balancing                                                             ; Auto                      ; Auto                      ;
; NOT Gate Push-Back                                                              ; On                        ; On                        ;
; Power-Up Don't Care                                                             ; On                        ; On                        ;
; Remove Redundant Logic Cells                                                    ; Off                       ; Off                       ;
; Remove Duplicate Registers                                                      ; On                        ; On                        ;
; Ignore CARRY Buffers                                                            ; Off                       ; Off                       ;
; Ignore CASCADE Buffers                                                          ; Off                       ; Off                       ;
; Ignore GLOBAL Buffers                                                           ; Off                       ; Off                       ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                       ; Off                       ;
; Ignore LCELL Buffers                                                            ; Off                       ; Off                       ;
; Ignore SOFT Buffers                                                             ; On                        ; On                        ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                       ; Off                       ;
; Optimization Technique                                                          ; Balanced                  ; Balanced                  ;
; Carry Chain Length                                                              ; 70                        ; 70                        ;
; Auto Carry Chains                                                               ; On                        ; On                        ;
; Auto Open-Drain Pins                                                            ; On                        ; On                        ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                       ; Off                       ;
; Auto ROM Replacement                                                            ; On                        ; On                        ;
; Auto RAM Replacement                                                            ; On                        ; On                        ;
; Auto DSP Block Replacement                                                      ; On                        ; On                        ;
; Auto Shift Register Replacement                                                 ; Auto                      ; Auto                      ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                      ; Auto                      ;
; Auto Clock Enable Replacement                                                   ; On                        ; On                        ;
; Strict RAM Replacement                                                          ; Off                       ; Off                       ;
; Allow Synchronous Control Signals                                               ; On                        ; On                        ;
; Force Use of Synchronous Clear Signals                                          ; Off                       ; Off                       ;
; Auto Resource Sharing                                                           ; Off                       ; Off                       ;
; Allow Any RAM Size For Recognition                                              ; Off                       ; Off                       ;
; Allow Any ROM Size For Recognition                                              ; Off                       ; Off                       ;
; Allow Any Shift Register Size For Recognition                                   ; Off                       ; Off                       ;
; Use LogicLock Constraints during Resource Balancing                             ; On                        ; On                        ;
; Ignore translate_off and synthesis_off directives                               ; Off                       ; Off                       ;
; Timing-Driven Synthesis                                                         ; On                        ; On                        ;
; Report Parameter Settings                                                       ; On                        ; On                        ;
; Report Source Assignments                                                       ; On                        ; On                        ;
; Report Connectivity Checks                                                      ; On                        ; On                        ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                       ; Off                       ;
; Synchronization Register Chain Length                                           ; 3                         ; 3                         ;
; Power Optimization During Synthesis                                             ; Normal compilation        ; Normal compilation        ;
; HDL message level                                                               ; Level2                    ; Level2                    ;
; Suppress Register Optimization Related Messages                                 ; Off                       ; Off                       ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                      ; 5000                      ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                      ; 5000                      ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                       ; 100                       ;
; Clock MUX Protection                                                            ; On                        ; On                        ;
; Auto Gated Clock Conversion                                                     ; Off                       ; Off                       ;
; Block Design Naming                                                             ; Auto                      ; Auto                      ;
; SDC constraint protection                                                       ; Off                       ; Off                       ;
; Synthesis Effort                                                                ; Auto                      ; Auto                      ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                        ; On                        ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                       ; Off                       ;
; Analysis & Synthesis Message Level                                              ; Medium                    ; Medium                    ;
; Disable Register Merging Across Hierarchies                                     ; Auto                      ; Auto                      ;
; Resource Aware Inference For Block RAM                                          ; On                        ; On                        ;
; Automatic Parallel Synthesis                                                    ; On                        ; On                        ;
; Partial Reconfiguration Bitstream ID                                            ; Off                       ; Off                       ;
+---------------------------------------------------------------------------------+---------------------------+---------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition
    Info: Processing started: Sat Dec  2 21:47:29 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Dual_core_microcontroller -c Dual_core_microcontroller --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Error (10170): Verilog HDL syntax error at uart_peripheral.sv(115) near text: ")";  expecting ".", or an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: L:/Projects/Dual_core_Microcontroller/RTL/uart_peripheral.sv Line: 115
Error (10170): Verilog HDL syntax error at uart_peripheral.sv(135) near text: ")";  expecting ".", or an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: L:/Projects/Dual_core_Microcontroller/RTL/uart_peripheral.sv Line: 135
Error (10112): Ignored design unit "uart_peripheral" at uart_peripheral.sv(2) due to previous errors File: L:/Projects/Dual_core_Microcontroller/RTL/uart_peripheral.sv Line: 2
Info (12021): Found 0 design units, including 0 entities, in source file /projects/dual_core_microcontroller/rtl/uart_peripheral.sv
Error (10170): Verilog HDL syntax error at TX_controller.v(89) near text: "begin";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: L:/Projects/Dual_core_Microcontroller/RTL/TX_controller.v Line: 89
Error (10149): Verilog HDL Declaration error at TX_controller.v(94): identifier "DATA_WIDTH_OPTION_2ENC" is already declared in the present scope File: L:/Projects/Dual_core_Microcontroller/RTL/TX_controller.v Line: 94
Error (10149): Verilog HDL Declaration error at TX_controller.v(97): identifier "DATA_WIDTH_OPTION_3ENC" is already declared in the present scope File: L:/Projects/Dual_core_Microcontroller/RTL/TX_controller.v Line: 97
Error (10149): Verilog HDL Declaration error at TX_controller.v(100): identifier "DATA_WIDTH_OPTION_4ENC" is already declared in the present scope File: L:/Projects/Dual_core_Microcontroller/RTL/TX_controller.v Line: 100
Error (10149): Verilog HDL Declaration error at TX_controller.v(109): identifier "PARITY_ODD_ENCODE" is already declared in the present scope File: L:/Projects/Dual_core_Microcontroller/RTL/TX_controller.v Line: 109
Error (10149): Verilog HDL Declaration error at TX_controller.v(112): identifier "PARITY_EVEN_ENCODE" is already declared in the present scope File: L:/Projects/Dual_core_Microcontroller/RTL/TX_controller.v Line: 112
Error (10149): Verilog HDL Declaration error at TX_controller.v(124): identifier "STOP_BIT_2BIT" is already declared in the present scope File: L:/Projects/Dual_core_Microcontroller/RTL/TX_controller.v Line: 124
Error (10170): Verilog HDL syntax error at TX_controller.v(143) near text: "begin";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: L:/Projects/Dual_core_Microcontroller/RTL/TX_controller.v Line: 143
Error (10149): Verilog HDL Declaration error at TX_controller.v(157): identifier "TRANS_STATE" is already declared in the present scope File: L:/Projects/Dual_core_Microcontroller/RTL/TX_controller.v Line: 157
Error (10170): Verilog HDL syntax error at TX_controller.v(181) near text: "begin";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: L:/Projects/Dual_core_Microcontroller/RTL/TX_controller.v Line: 181
Error (10149): Verilog HDL Declaration error at TX_controller.v(194): identifier "START_BIT_STATE" is already declared in the present scope File: L:/Projects/Dual_core_Microcontroller/RTL/TX_controller.v Line: 194
Error (10149): Verilog HDL Declaration error at TX_controller.v(199): identifier "DATA_STATE" is already declared in the present scope File: L:/Projects/Dual_core_Microcontroller/RTL/TX_controller.v Line: 199
Error (10149): Verilog HDL Declaration error at TX_controller.v(216): identifier "PARITY_STATE" is already declared in the present scope File: L:/Projects/Dual_core_Microcontroller/RTL/TX_controller.v Line: 216
Error (10149): Verilog HDL Declaration error at TX_controller.v(220): identifier "STOP_STATE" is already declared in the present scope File: L:/Projects/Dual_core_Microcontroller/RTL/TX_controller.v Line: 220
Error (10112): Ignored design unit "TX_controller" at TX_controller.v(8) due to previous errors File: L:/Projects/Dual_core_Microcontroller/RTL/TX_controller.v Line: 8
Info (12021): Found 0 design units, including 0 entities, in source file /projects/dual_core_microcontroller/rtl/tx_controller.v
Info (12021): Found 1 design units, including 1 entities, in source file /projects/dual_core_microcontroller/rtl/timing_uart_peripheral_file.sv
    Info (12023): Found entity 1: timing_uart_peripheral_file File: L:/Projects/Dual_core_Microcontroller/RTL/timing_uart_peripheral_file.sv Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /projects/dual_core_microcontroller/rtl/timer_int_handler.sv
    Info (12023): Found entity 1: timer_INT_handler File: L:/Projects/Dual_core_Microcontroller/RTL/timer_INT_handler.sv Line: 2
Error (10170): Verilog HDL syntax error at Sync_primitive.v(79) near text: "begin";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: L:/Projects/Dual_core_Microcontroller/RTL/Sync_primitive.v Line: 79
Error (10149): Verilog HDL Declaration error at Sync_primitive.v(94): identifier "ACCESS_STATE" is already declared in the present scope File: L:/Projects/Dual_core_Microcontroller/RTL/Sync_primitive.v Line: 94
Error (10149): Verilog HDL Declaration error at Sync_primitive.v(99): identifier "P1_WR_STATE" is already declared in the present scope File: L:/Projects/Dual_core_Microcontroller/RTL/Sync_primitive.v Line: 99
Error (10149): Verilog HDL Declaration error at Sync_primitive.v(105): identifier "P2_WR_STATE" is already declared in the present scope File: L:/Projects/Dual_core_Microcontroller/RTL/Sync_primitive.v Line: 105
Error (10112): Ignored design unit "pram_consistency" at Sync_primitive.v(2) due to previous errors File: L:/Projects/Dual_core_Microcontroller/RTL/Sync_primitive.v Line: 2
Info (12021): Found 0 design units, including 0 entities, in source file /projects/dual_core_microcontroller/rtl/sync_primitive.v
Info (12021): Found 1 design units, including 1 entities, in source file /projects/dual_core_microcontroller/rtl/sync_lifo.sv
    Info (12023): Found entity 1: sync_lifo File: L:/Projects/Dual_core_Microcontroller/RTL/sync_lifo.sv Line: 1
Error (10170): Verilog HDL syntax error at sync_fifo.sv(27) near text: "localparam";  expecting an identifier ("localparam" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: L:/Projects/Dual_core_Microcontroller/RTL/sync_fifo.sv Line: 27
Info (12021): Found 0 design units, including 0 entities, in source file /projects/dual_core_microcontroller/rtl/sync_fifo.sv
Error (10170): Verilog HDL syntax error at RX_controller.v(99) near text: "begin";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: L:/Projects/Dual_core_Microcontroller/RTL/RX_controller.v Line: 99
Error (10149): Verilog HDL Declaration error at RX_controller.v(104): identifier "DATA_WIDTH_OPTION_2ENC" is already declared in the present scope File: L:/Projects/Dual_core_Microcontroller/RTL/RX_controller.v Line: 104
Error (10149): Verilog HDL Declaration error at RX_controller.v(107): identifier "DATA_WIDTH_OPTION_3ENC" is already declared in the present scope File: L:/Projects/Dual_core_Microcontroller/RTL/RX_controller.v Line: 107
Error (10149): Verilog HDL Declaration error at RX_controller.v(110): identifier "DATA_WIDTH_OPTION_4ENC" is already declared in the present scope File: L:/Projects/Dual_core_Microcontroller/RTL/RX_controller.v Line: 110
Error (10149): Verilog HDL Declaration error at RX_controller.v(119): identifier "PARITY_ODD_ENCODE" is already declared in the present scope File: L:/Projects/Dual_core_Microcontroller/RTL/RX_controller.v Line: 119
Error (10149): Verilog HDL Declaration error at RX_controller.v(122): identifier "PARITY_EVEN_ENCODE" is already declared in the present scope File: L:/Projects/Dual_core_Microcontroller/RTL/RX_controller.v Line: 122
Error (10149): Verilog HDL Declaration error at RX_controller.v(134): identifier "STOP_BIT_2BIT" is already declared in the present scope File: L:/Projects/Dual_core_Microcontroller/RTL/RX_controller.v Line: 134
Error (10170): Verilog HDL syntax error at RX_controller.v(143) near text: "begin";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: L:/Projects/Dual_core_Microcontroller/RTL/RX_controller.v Line: 143
Error (10149): Verilog HDL Declaration error at RX_controller.v(153): identifier "RECV_STATE" is already declared in the present scope File: L:/Projects/Dual_core_Microcontroller/RTL/RX_controller.v Line: 153
Error (10170): Verilog HDL syntax error at RX_controller.v(177) near text: "begin";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: L:/Projects/Dual_core_Microcontroller/RTL/RX_controller.v Line: 177
Error (10149): Verilog HDL Declaration error at RX_controller.v(190): identifier "START_BIT_STATE" is already declared in the present scope File: L:/Projects/Dual_core_Microcontroller/RTL/RX_controller.v Line: 190
Error (10170): Verilog HDL syntax error at RX_controller.v(192) near text: "=";  expecting ".", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: L:/Projects/Dual_core_Microcontroller/RTL/RX_controller.v Line: 192
Error (10149): Verilog HDL Declaration error at RX_controller.v(195): identifier "DATA_STATE" is already declared in the present scope File: L:/Projects/Dual_core_Microcontroller/RTL/RX_controller.v Line: 195
Error (10170): Verilog HDL syntax error at RX_controller.v(208) near text: "=";  expecting ".", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: L:/Projects/Dual_core_Microcontroller/RTL/RX_controller.v Line: 208
Error (10149): Verilog HDL Declaration error at RX_controller.v(212): identifier "PARITY_STATE" is already declared in the present scope File: L:/Projects/Dual_core_Microcontroller/RTL/RX_controller.v Line: 212
Error (10149): Verilog HDL Declaration error at RX_controller.v(216): identifier "STOP_STATE" is already declared in the present scope File: L:/Projects/Dual_core_Microcontroller/RTL/RX_controller.v Line: 216
Error (10112): Ignored design unit "RX_controller" at RX_controller.v(2) due to previous errors File: L:/Projects/Dual_core_Microcontroller/RTL/RX_controller.v Line: 2
Info (12021): Found 0 design units, including 0 entities, in source file /projects/dual_core_microcontroller/rtl/rx_controller.v
Error (10170): Verilog HDL syntax error at registers_management.sv(55) near text: "for";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: L:/Projects/Dual_core_Microcontroller/RTL/registers_management.sv Line: 55
Error (10149): Verilog HDL Declaration error at registers_management.sv(58): identifier "i" is already declared in the present scope File: L:/Projects/Dual_core_Microcontroller/RTL/registers_management.sv Line: 58
Error (10170): Verilog HDL syntax error at registers_management.sv(62) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: L:/Projects/Dual_core_Microcontroller/RTL/registers_management.sv Line: 62
Error (10170): Verilog HDL syntax error at registers_management.sv(66) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: L:/Projects/Dual_core_Microcontroller/RTL/registers_management.sv Line: 66
Error (10112): Ignored design unit "Registers_management" at registers_management.sv(1) due to previous errors File: L:/Projects/Dual_core_Microcontroller/RTL/registers_management.sv Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file /projects/dual_core_microcontroller/rtl/registers_management.sv
Info (12021): Found 1 design units, including 1 entities, in source file /projects/dual_core_microcontroller/rtl/real_time.v
    Info (12023): Found entity 1: real_time File: L:/Projects/Dual_core_Microcontroller/RTL/real_time.v Line: 23
Error (10644): Verilog HDL error at ram_pm.sv(130): this block requires a name File: L:/Projects/Dual_core_Microcontroller/RTL/ram_pm.sv Line: 130
Error (10170): Verilog HDL syntax error at ram_pm.sv(151) near text: "for";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: L:/Projects/Dual_core_Microcontroller/RTL/ram_pm.sv Line: 151
Error (10149): Verilog HDL Declaration error at ram_pm.sv(153): identifier "registers" is already declared in the present scope File: L:/Projects/Dual_core_Microcontroller/RTL/ram_pm.sv Line: 153
Error (10170): Verilog HDL syntax error at ram_pm.sv(153) near text: "}";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: L:/Projects/Dual_core_Microcontroller/RTL/ram_pm.sv Line: 153
Error (10170): Verilog HDL syntax error at ram_pm.sv(157) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: L:/Projects/Dual_core_Microcontroller/RTL/ram_pm.sv Line: 157
Error (10170): Verilog HDL syntax error at ram_pm.sv(235) near text: "for";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: L:/Projects/Dual_core_Microcontroller/RTL/ram_pm.sv Line: 235
Error (10149): Verilog HDL Declaration error at ram_pm.sv(247): identifier "element_i" is already declared in the present scope File: L:/Projects/Dual_core_Microcontroller/RTL/ram_pm.sv Line: 247
Error (10170): Verilog HDL syntax error at ram_pm.sv(254) near text: "for";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: L:/Projects/Dual_core_Microcontroller/RTL/ram_pm.sv Line: 254
Error (10149): Verilog HDL Declaration error at ram_pm.sv(254): identifier "element_i" is already declared in the present scope File: L:/Projects/Dual_core_Microcontroller/RTL/ram_pm.sv Line: 254
Error (10149): Verilog HDL Declaration error at ram_pm.sv(292): identifier "element_i" is already declared in the present scope File: L:/Projects/Dual_core_Microcontroller/RTL/ram_pm.sv Line: 292
Error (10170): Verilog HDL syntax error at ram_pm.sv(298) near text: ")";  expecting ".", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: L:/Projects/Dual_core_Microcontroller/RTL/ram_pm.sv Line: 298
Error (10170): Verilog HDL syntax error at ram_pm.sv(312) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: L:/Projects/Dual_core_Microcontroller/RTL/ram_pm.sv Line: 312
Error (10112): Ignored design unit "ram_pm" at ram_pm.sv(4) due to previous errors File: L:/Projects/Dual_core_Microcontroller/RTL/ram_pm.sv Line: 4
Info (12021): Found 0 design units, including 0 entities, in source file /projects/dual_core_microcontroller/rtl/ram_pm.sv
Error (10644): Verilog HDL error at ram.sv(133): this block requires a name File: L:/Projects/Dual_core_Microcontroller/RTL/ram.sv Line: 133
Error (10170): Verilog HDL syntax error at ram.sv(150) near text: "for";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: L:/Projects/Dual_core_Microcontroller/RTL/ram.sv Line: 150
Error (10149): Verilog HDL Declaration error at ram.sv(151): identifier "registers" is already declared in the present scope File: L:/Projects/Dual_core_Microcontroller/RTL/ram.sv Line: 151
Error (10170): Verilog HDL syntax error at ram.sv(151) near text: "}";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: L:/Projects/Dual_core_Microcontroller/RTL/ram.sv Line: 151
Error (10149): Verilog HDL Declaration error at ram.sv(155): identifier "registers" is already declared in the present scope File: L:/Projects/Dual_core_Microcontroller/RTL/ram.sv Line: 155
Error (10170): Verilog HDL syntax error at ram.sv(155) near text: "}";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: L:/Projects/Dual_core_Microcontroller/RTL/ram.sv Line: 155
Error (10170): Verilog HDL syntax error at ram.sv(198) near text: "if";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: L:/Projects/Dual_core_Microcontroller/RTL/ram.sv Line: 198
Error (10170): Verilog HDL syntax error at ram.sv(202) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: L:/Projects/Dual_core_Microcontroller/RTL/ram.sv Line: 202
Error (10170): Verilog HDL syntax error at ram.sv(241) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: L:/Projects/Dual_core_Microcontroller/RTL/ram.sv Line: 241
Error (10170): Verilog HDL syntax error at ram.sv(309) near text: "for";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: L:/Projects/Dual_core_Microcontroller/RTL/ram.sv Line: 309
Error (10149): Verilog HDL Declaration error at ram.sv(321): identifier "element_i" is already declared in the present scope File: L:/Projects/Dual_core_Microcontroller/RTL/ram.sv Line: 321
Error (10170): Verilog HDL syntax error at ram.sv(328) near text: "for";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: L:/Projects/Dual_core_Microcontroller/RTL/ram.sv Line: 328
Error (10149): Verilog HDL Declaration error at ram.sv(328): identifier "element_i" is already declared in the present scope File: L:/Projects/Dual_core_Microcontroller/RTL/ram.sv Line: 328
Error (10149): Verilog HDL Declaration error at ram.sv(366): identifier "element_i" is already declared in the present scope File: L:/Projects/Dual_core_Microcontroller/RTL/ram.sv Line: 366
Error (10170): Verilog HDL syntax error at ram.sv(372) near text: ")";  expecting ".", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: L:/Projects/Dual_core_Microcontroller/RTL/ram.sv Line: 372
Error (10170): Verilog HDL syntax error at ram.sv(386) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: L:/Projects/Dual_core_Microcontroller/RTL/ram.sv Line: 386
Error (10112): Ignored design unit "ram" at ram.sv(6) due to previous errors File: L:/Projects/Dual_core_Microcontroller/RTL/ram.sv Line: 6
Info (12021): Found 0 design units, including 0 entities, in source file /projects/dual_core_microcontroller/rtl/ram.sv
Error (10839): Verilog HDL error at configuration.vh(3): declaring global objects is a SystemVerilog feature File: L:/Projects/Dual_core_Microcontroller/RTL/configuration.vh Line: 3
Error (10839): Verilog HDL error at configuration.vh(4): declaring global objects is a SystemVerilog feature File: L:/Projects/Dual_core_Microcontroller/RTL/configuration.vh Line: 4
Error (10839): Verilog HDL error at configuration.vh(5): declaring global objects is a SystemVerilog feature File: L:/Projects/Dual_core_Microcontroller/RTL/configuration.vh Line: 5
Error (10839): Verilog HDL error at configuration.vh(6): declaring global objects is a SystemVerilog feature File: L:/Projects/Dual_core_Microcontroller/RTL/configuration.vh Line: 6
Error (10839): Verilog HDL error at configuration.vh(7): declaring global objects is a SystemVerilog feature File: L:/Projects/Dual_core_Microcontroller/RTL/configuration.vh Line: 7
Error (10839): Verilog HDL error at configuration.vh(8): declaring global objects is a SystemVerilog feature File: L:/Projects/Dual_core_Microcontroller/RTL/configuration.vh Line: 8
Error (10839): Verilog HDL error at configuration.vh(9): declaring global objects is a SystemVerilog feature File: L:/Projects/Dual_core_Microcontroller/RTL/configuration.vh Line: 9
Error (10839): Verilog HDL error at configuration.vh(10): declaring global objects is a SystemVerilog feature File: L:/Projects/Dual_core_Microcontroller/RTL/configuration.vh Line: 10
Error (10839): Verilog HDL error at configuration.vh(11): declaring global objects is a SystemVerilog feature File: L:/Projects/Dual_core_Microcontroller/RTL/configuration.vh Line: 11
Error (10839): Verilog HDL error at configuration.vh(12): declaring global objects is a SystemVerilog feature File: L:/Projects/Dual_core_Microcontroller/RTL/configuration.vh Line: 12
Error (10839): Verilog HDL error at configuration.vh(13): declaring global objects is a SystemVerilog feature File: L:/Projects/Dual_core_Microcontroller/RTL/configuration.vh Line: 13
Error (10839): Verilog HDL error at configuration.vh(14): declaring global objects is a SystemVerilog feature File: L:/Projects/Dual_core_Microcontroller/RTL/configuration.vh Line: 14
Error (10839): Verilog HDL error at configuration.vh(15): declaring global objects is a SystemVerilog feature File: L:/Projects/Dual_core_Microcontroller/RTL/configuration.vh Line: 15
Error (10839): Verilog HDL error at configuration.vh(16): declaring global objects is a SystemVerilog feature File: L:/Projects/Dual_core_Microcontroller/RTL/configuration.vh Line: 16
Error (10170): Verilog HDL syntax error at Processor.v(333) near text: "begin";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: L:/Projects/Dual_core_Microcontroller/RTL/Processor.v Line: 333
Error (10170): Verilog HDL syntax error at Processor.v(339) near text: "=";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: L:/Projects/Dual_core_Microcontroller/RTL/Processor.v Line: 339
Error (10170): Verilog HDL syntax error at Processor.v(348) near text: "begin";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: L:/Projects/Dual_core_Microcontroller/RTL/Processor.v Line: 348
Error (10759): Verilog HDL error at Processor.v(351): object data_bus_rd declared in a list of port declarations cannot be redeclared within the module body File: L:/Projects/Dual_core_Microcontroller/RTL/Processor.v Line: 351
Error (10170): Verilog HDL syntax error at Processor.v(351) near text: "}";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: L:/Projects/Dual_core_Microcontroller/RTL/Processor.v Line: 351
Info (12021): Found 0 design units, including 0 entities, in source file /projects/dual_core_microcontroller/rtl/processor.v
Error (10170): Verilog HDL syntax error at Multi_processor_manager.v(304) near text: "begin";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: L:/Projects/Dual_core_Microcontroller/RTL/Multi_processor_manager.v Line: 304
Error (10170): Verilog HDL syntax error at Multi_processor_manager.v(309) near text: "<";  expecting ".", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: L:/Projects/Dual_core_Microcontroller/RTL/Multi_processor_manager.v Line: 309
Error (10170): Verilog HDL syntax error at Multi_processor_manager.v(314) near text: "==";  expecting ".", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: L:/Projects/Dual_core_Microcontroller/RTL/Multi_processor_manager.v Line: 314
Error (10170): Verilog HDL syntax error at Multi_processor_manager.v(318) near text: "==";  expecting ".", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: L:/Projects/Dual_core_Microcontroller/RTL/Multi_processor_manager.v Line: 318
Error (10170): Verilog HDL syntax error at Multi_processor_manager.v(371) near text: "begin";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: L:/Projects/Dual_core_Microcontroller/RTL/Multi_processor_manager.v Line: 371
Error (10149): Verilog HDL Declaration error at Multi_processor_manager.v(380): identifier "CHANNEL_ID_DMEM" is already declared in the present scope File: L:/Projects/Dual_core_Microcontroller/RTL/Multi_processor_manager.v Line: 380
Error (10149): Verilog HDL Declaration error at Multi_processor_manager.v(385): identifier "CHANNEL_ID_GPIO" is already declared in the present scope File: L:/Projects/Dual_core_Microcontroller/RTL/Multi_processor_manager.v Line: 385
Error (10149): Verilog HDL Declaration error at Multi_processor_manager.v(390): identifier "CHANNEL_ID_UART1" is already declared in the present scope File: L:/Projects/Dual_core_Microcontroller/RTL/Multi_processor_manager.v Line: 390
Error (10149): Verilog HDL Declaration error at Multi_processor_manager.v(437): identifier "I_TYPE_ENCODE" is already declared in the present scope File: L:/Projects/Dual_core_Microcontroller/RTL/Multi_processor_manager.v Line: 437
Error (10149): Verilog HDL Declaration error at Multi_processor_manager.v(454): identifier "LUI_TYPE_ENCODE" is already declared in the present scope File: L:/Projects/Dual_core_Microcontroller/RTL/Multi_processor_manager.v Line: 454
Error (10149): Verilog HDL Declaration error at Multi_processor_manager.v(471): identifier "LOAD_ENCODE" is already declared in the present scope File: L:/Projects/Dual_core_Microcontroller/RTL/Multi_processor_manager.v Line: 471
Error (10149): Verilog HDL Declaration error at Multi_processor_manager.v(488): identifier "STORE_ENCODE" is already declared in the present scope File: L:/Projects/Dual_core_Microcontroller/RTL/Multi_processor_manager.v Line: 488
Error (10149): Verilog HDL Declaration error at Multi_processor_manager.v(503): identifier "B_TYPE_ENCODE" is already declared in the present scope File: L:/Projects/Dual_core_Microcontroller/RTL/Multi_processor_manager.v Line: 503
Error (10149): Verilog HDL Declaration error at Multi_processor_manager.v(524): identifier "BNE_ENCODE" is already declared in the present scope File: L:/Projects/Dual_core_Microcontroller/RTL/Multi_processor_manager.v Line: 524
Error (10149): Verilog HDL Declaration error at Multi_processor_manager.v(534): identifier "BLT_ENCODE" is already declared in the present scope File: L:/Projects/Dual_core_Microcontroller/RTL/Multi_processor_manager.v Line: 534
Error (10149): Verilog HDL Declaration error at Multi_processor_manager.v(544): identifier "BGE_ENCODE" is already declared in the present scope File: L:/Projects/Dual_core_Microcontroller/RTL/Multi_processor_manager.v Line: 544
Error (10149): Verilog HDL Declaration error at Multi_processor_manager.v(560): identifier "J_TYPE_ENCODE" is already declared in the present scope File: L:/Projects/Dual_core_Microcontroller/RTL/Multi_processor_manager.v Line: 560
Error (10149): Verilog HDL Declaration error at Multi_processor_manager.v(574): identifier "JAL_TYPE_ENCODE" is already declared in the present scope File: L:/Projects/Dual_core_Microcontroller/RTL/Multi_processor_manager.v Line: 574
Error (10149): Verilog HDL Declaration error at Multi_processor_manager.v(588): identifier "JALR_TYPE_ENCODE" is already declared in the present scope File: L:/Projects/Dual_core_Microcontroller/RTL/Multi_processor_manager.v Line: 588
Info (12021): Found 0 design units, including 0 entities, in source file /projects/dual_core_microcontroller/rtl/multi_processor_manager.v
Info (12021): Found 1 design units, including 1 entities, in source file /projects/dual_core_microcontroller/rtl/interrupt_control.sv
    Info (12023): Found entity 1: Interrupt_controller File: L:/Projects/Dual_core_Microcontroller/RTL/interrupt_control.sv Line: 1
Error (10170): Verilog HDL syntax error at GPIO_module.sv(6) near text: "localparam";  expecting an identifier ("localparam" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: L:/Projects/Dual_core_Microcontroller/RTL/GPIO_module.sv Line: 6
Info (12021): Found 0 design units, including 0 entities, in source file /projects/dual_core_microcontroller/rtl/gpio_module.sv
Info (12021): Found 1 design units, including 1 entities, in source file /projects/dual_core_microcontroller/rtl/external_int_handler.sv
    Info (12023): Found entity 1: external_INT_handler File: L:/Projects/Dual_core_Microcontroller/RTL/external_INT_handler.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /projects/dual_core_microcontroller/rtl/edgedet.v
    Info (12023): Found entity 1: edgedet File: L:/Projects/Dual_core_Microcontroller/RTL/edgedet.v Line: 1
Error (10170): Verilog HDL syntax error at Dual_core_mcu.v(740) near text: ")";  expecting ".", or an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: L:/Projects/Dual_core_Microcontroller/RTL/Dual_core_mcu.v Line: 740
Error (10170): Verilog HDL syntax error at Dual_core_mcu.v(881) near text: "genvar";  expecting an identifier ("genvar" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: L:/Projects/Dual_core_Microcontroller/RTL/Dual_core_mcu.v Line: 881
Error (10170): Verilog HDL syntax error at Dual_core_mcu.v(882) near text: "genvar";  expecting an identifier ("genvar" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: L:/Projects/Dual_core_Microcontroller/RTL/Dual_core_mcu.v Line: 882
Error (10644): Verilog HDL error at Dual_core_mcu.v(896): this block requires a name File: L:/Projects/Dual_core_Microcontroller/RTL/Dual_core_mcu.v Line: 896
Error (10644): Verilog HDL error at Dual_core_mcu.v(897): this block requires a name File: L:/Projects/Dual_core_Microcontroller/RTL/Dual_core_mcu.v Line: 897
Error (10170): Verilog HDL syntax error at Dual_core_mcu.v(922) near text: ")";  expecting ".", or an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: L:/Projects/Dual_core_Microcontroller/RTL/Dual_core_mcu.v Line: 922
Error (10112): Ignored design unit "Dual_core_mcu" at Dual_core_mcu.v(9) due to previous errors File: L:/Projects/Dual_core_Microcontroller/RTL/Dual_core_mcu.v Line: 9
Info (12021): Found 0 design units, including 0 entities, in source file /projects/dual_core_microcontroller/rtl/dual_core_mcu.v
Error (10170): Verilog HDL syntax error at baudrate_generator.sv(98) near text: "if";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: L:/Projects/Dual_core_Microcontroller/RTL/baudrate_generator.sv Line: 98
Error (10149): Verilog HDL Declaration error at baudrate_generator.sv(140): identifier "counter_div_load" is already declared in the present scope File: L:/Projects/Dual_core_Microcontroller/RTL/baudrate_generator.sv Line: 140
Error (10170): Verilog HDL syntax error at baudrate_generator.sv(140) near text: "}";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: L:/Projects/Dual_core_Microcontroller/RTL/baudrate_generator.sv Line: 140
Error (10112): Ignored design unit "baudrate_generator" at baudrate_generator.sv(15) due to previous errors File: L:/Projects/Dual_core_Microcontroller/RTL/baudrate_generator.sv Line: 15
Info (12021): Found 0 design units, including 0 entities, in source file /projects/dual_core_microcontroller/rtl/baudrate_generator.sv
Error (10170): Verilog HDL syntax error at Atfox_exTensible_Interface.sv(310) near text: "genvar";  expecting an identifier ("genvar" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: L:/Projects/Dual_core_Microcontroller/RTL/Atfox_exTensible_Interface.sv Line: 310
Error (10644): Verilog HDL error at Atfox_exTensible_Interface.sv(313): this block requires a name File: L:/Projects/Dual_core_Microcontroller/RTL/Atfox_exTensible_Interface.sv Line: 313
Error (10170): Verilog HDL syntax error at Atfox_exTensible_Interface.sv(313) near text: "genvar";  expecting an identifier ("genvar" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: L:/Projects/Dual_core_Microcontroller/RTL/Atfox_exTensible_Interface.sv Line: 313
Error (10644): Verilog HDL error at Atfox_exTensible_Interface.sv(331): this block requires a name File: L:/Projects/Dual_core_Microcontroller/RTL/Atfox_exTensible_Interface.sv Line: 331
Error (10170): Verilog HDL syntax error at Atfox_exTensible_Interface.sv(331) near text: "genvar";  expecting an identifier ("genvar" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: L:/Projects/Dual_core_Microcontroller/RTL/Atfox_exTensible_Interface.sv Line: 331
Error (10644): Verilog HDL error at Atfox_exTensible_Interface.sv(374): this block requires a name File: L:/Projects/Dual_core_Microcontroller/RTL/Atfox_exTensible_Interface.sv Line: 374
Error (10170): Verilog HDL syntax error at Atfox_exTensible_Interface.sv(388) near text: ";";  expecting "end". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: L:/Projects/Dual_core_Microcontroller/RTL/Atfox_exTensible_Interface.sv Line: 388
Error (10170): Verilog HDL syntax error at Atfox_exTensible_Interface.sv(475) near text: "genvar";  expecting an identifier ("genvar" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: L:/Projects/Dual_core_Microcontroller/RTL/Atfox_exTensible_Interface.sv Line: 475
Error (10644): Verilog HDL error at Atfox_exTensible_Interface.sv(487): this block requires a name File: L:/Projects/Dual_core_Microcontroller/RTL/Atfox_exTensible_Interface.sv Line: 487
Error (10112): Ignored design unit "Atfox_exTensible_Interface" at Atfox_exTensible_Interface.sv(33) due to previous errors File: L:/Projects/Dual_core_Microcontroller/RTL/Atfox_exTensible_Interface.sv Line: 33
Info (12021): Found 0 design units, including 0 entities, in source file /projects/dual_core_microcontroller/rtl/atfox_extensible_interface.sv
Info (12021): Found 1 design units, including 1 entities, in source file /projects/dual_core_microcontroller/rtl/alu.sv
    Info (12023): Found entity 1: alu File: L:/Projects/Dual_core_Microcontroller/RTL/alu.sv Line: 4
Error (10170): Verilog HDL syntax error at Dual_core_microcontroller.sv(739) near text: ")";  expecting ".", or an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: L:/Projects/Dual_core_Microcontroller/QuartusProject/Dual_core_microcontroller.sv Line: 739
Error (10170): Verilog HDL syntax error at Dual_core_microcontroller.sv(880) near text: "genvar";  expecting an identifier ("genvar" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: L:/Projects/Dual_core_Microcontroller/QuartusProject/Dual_core_microcontroller.sv Line: 880
Error (10170): Verilog HDL syntax error at Dual_core_microcontroller.sv(881) near text: "genvar";  expecting an identifier ("genvar" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: L:/Projects/Dual_core_Microcontroller/QuartusProject/Dual_core_microcontroller.sv Line: 881
Error (10644): Verilog HDL error at Dual_core_microcontroller.sv(895): this block requires a name File: L:/Projects/Dual_core_Microcontroller/QuartusProject/Dual_core_microcontroller.sv Line: 895
Error (10644): Verilog HDL error at Dual_core_microcontroller.sv(896): this block requires a name File: L:/Projects/Dual_core_Microcontroller/QuartusProject/Dual_core_microcontroller.sv Line: 896
Error (10170): Verilog HDL syntax error at Dual_core_microcontroller.sv(921) near text: ")";  expecting ".", or an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: L:/Projects/Dual_core_Microcontroller/QuartusProject/Dual_core_microcontroller.sv Line: 921
Error (10112): Ignored design unit "Dual_core_mcu" at Dual_core_microcontroller.sv(8) due to previous errors File: L:/Projects/Dual_core_Microcontroller/QuartusProject/Dual_core_microcontroller.sv Line: 8
Info (12021): Found 0 design units, including 0 entities, in source file dual_core_microcontroller.sv
Info (144001): Generated suppressed messages file L:/Projects/Dual_core_Microcontroller/QuartusProject/output_files/Dual_core_microcontroller.map.smsg
Error: Quartus Prime Analysis & Elaboration was unsuccessful. 143 errors, 1 warning
    Error: Peak virtual memory: 4782 megabytes
    Error: Processing ended: Sat Dec  2 21:47:36 2023
    Error: Elapsed time: 00:00:07
    Error: Total CPU time (on all processors): 00:00:05


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in L:/Projects/Dual_core_Microcontroller/QuartusProject/output_files/Dual_core_microcontroller.map.smsg.


