Module-level comment: 
// This module implements a System-on-Chip (SoC) interface, managing AXI communications,
// memory controls, and various I/O protocols. It integrates FPGA interfaces and HPS I/O
// through two sub-modules, handling data transfer between different system components.
// The module supports configurable data widths and includes error checking for parameter
// accuracy, ensuring robust SoC functionality across multiple hardware interfaces.