Circuit: * C:\2_WorkDir\LT_SPICE\GitRepository\LTspice\Self_built\LTspice\Wurth_Elektronik_Capacitor_Rev18b\Examples\Wurth_Elektronik\WE-CBF.asc

.step idc=0
.step idc=0.5
.step idc=1
.step idc=1.5
.step idc=2
.step idc=2.5
.step idc=3

Date: Wed Apr 24 17:25:30 2019
Total elapsed time: 0.094 seconds.

tnom = 27
temp = 27
method = trap
totiter = 0
traniter = 0
tranpoints = 0
accept = 0
rejected = 0
matrix size = 2
fillins = 0
solver = Normal

