#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Wed Jul 08 19:26:05 2020
# Process ID: 3116
# Log file: D:/Documents/Desktop/MIPS/Lab4/planAhead_run_1/planAhead.log
# Journal file: D:/Documents/Desktop/MIPS/Lab4/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -1285 day(s)
INFO: [Device 21-36] Loading parts and site information from D:/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/Documents/Desktop/MIPS/Lab4/pa.fromNetlist.tcl
# create_project -name lab4 -dir "D:/Documents/Desktop/MIPS/Lab4/planAhead_run_1" -part xc7k160tffg676-2L
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/Documents/Desktop/MIPS/Lab4/TOP_single_CPU.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/Documents/Desktop/MIPS/Lab4} {ipcore_dir} }
# add_files [list {ipcore_dir/DataMemory.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/InstructionMemory.ncf}] -fileset [get_property constrset [current_run]]
# set_property target_constrs_file "TOP_single_CPU.ucf" [current_fileset -constrset]
Adding file 'D:/Documents/Desktop/MIPS/Lab4/TOP_single_CPU.ucf' to fileset 'constrs_1'
# add_files [list {TOP_single_CPU.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc7k160tffg676-2L
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design TOP_single_CPU.ngc ...
WARNING:NetListWriters:298 - No output is written to TOP_single_CPU.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file TOP_single_CPU.edif ...
ngc2edif: Total memory usage is 4327116 kilobytes

Parsing EDIF File [./planAhead_run_1/lab4.data/cache/TOP_single_CPU_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/lab4.data/cache/TOP_single_CPU_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design DataMemory.ngc ...
WARNING:NetListWriters:298 - No output is written to DataMemory.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file DataMemory.edif ...
ngc2edif: Total memory usage is 4314828 kilobytes

Reading core file 'D:/Documents/Desktop/MIPS/Lab4/ipcore_dir/DataMemory.ngc' for (cell view 'DataMemory', library 'TOP_single_CPU_lib', file 'TOP_single_CPU.ngc')
Parsing EDIF File [./planAhead_run_1/lab4.data/cache/DataMemory_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/lab4.data/cache/DataMemory_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design InstructionMemory.ngc ...
WARNING:NetListWriters:298 - No output is written to InstructionMemory.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file InstructionMemory.edif ...
ngc2edif: Total memory usage is 4314828 kilobytes

Reading core file 'D:/Documents/Desktop/MIPS/Lab4/ipcore_dir/InstructionMemory.ngc' for (cell view 'InstructionMemory', library 'TOP_single_CPU_lib', file 'TOP_single_CPU.ngc')
Parsing EDIF File [./planAhead_run_1/lab4.data/cache/InstructionMemory_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/lab4.data/cache/InstructionMemory_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 1180 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'TOP_single_CPU' is not ideal for floorplanning, since the cellview 'TOP_single_CPU' defined in file 'TOP_single_CPU.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
Loading clock regions from D:/14.7/ISE_DS/PlanAhead/data\parts/xilinx/kintex7/kintex7/xc7k160t/ClockRegion.xml
Loading clock buffers from D:/14.7/ISE_DS/PlanAhead/data\parts/xilinx/kintex7/kintex7/xc7k160t/ClockBuffers.xml
Loading clock placement rules from D:/14.7/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from D:/14.7/ISE_DS/PlanAhead/data\parts/xilinx/kintex7/PinFunctions.xml...
Loading package from D:/14.7/ISE_DS/PlanAhead/data\parts/xilinx/kintex7/kintex7/xc7k160t/ffg676/Package.xml
Loading io standards from D:/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from D:/14.7/ISE_DS/PlanAhead/data\parts/xilinx/kintex7/ConfigModes.xml
Loading list of drcs for the architecture : D:/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/kintex7/drc.xml
Parsing UCF File [D:/Documents/Desktop/MIPS/Lab4/ipcore_dir/DataMemory.ncf]
Finished Parsing UCF File [D:/Documents/Desktop/MIPS/Lab4/ipcore_dir/DataMemory.ncf]
Parsing UCF File [D:/Documents/Desktop/MIPS/Lab4/ipcore_dir/InstructionMemory.ncf]
Finished Parsing UCF File [D:/Documents/Desktop/MIPS/Lab4/ipcore_dir/InstructionMemory.ncf]
Parsing UCF File [D:/Documents/Desktop/MIPS/Lab4/TOP_single_CPU.ucf]
Finished Parsing UCF File [D:/Documents/Desktop/MIPS/Lab4/TOP_single_CPU.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1178 instances were transformed.
  AND2 => LUT2: 57 instances
  AND3 => LUT3: 11 instances
  AND4 => LUT4: 9 instances
  BUFGP => BUFGP (IBUF, BUFG): 1 instances
  FD => FDCE: 36 instances
  FDC => FDCE: 16 instances
  FDE => FDCE: 992 instances
  FDR => FDRE: 32 instances
  OR2 => LUT2: 7 instances
  OR3 => LUT3: 3 instances
  OR4 => LUT4: 14 instances

Phase 0 | Netlist Checksum: f0098893
link_design: Time (s): elapsed = 00:00:16 . Memory (MB): peak = 841.727 ; gain = 351.371
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
 (See D:/Documents/Desktop/MIPS/Lab4\planAhead_pid3116.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed Jul 08 19:45:40 2020...
INFO: [Common 17-83] Releasing license: PlanAhead
