<!-- Compiled by morty-0.9.0 / 2025-10-16 11:52:33.499884706 +00:00 -->

<html>
<link rel="stylesheet" type="text/css" href="static/rustdoc.css">
<link rel="stylesheet" type="text/css" href="static/light.css">
<link rel="stylesheet" type="text/css" href="static/svdoc.css">
<body>
<section id="main" class="content"><h1 class="fqn">Module <a class="module">axi_lite_mailbox_intf</a></h1>
<div class="docblock">
</div>
<h2 id="parameters" class="section-header"><a href="#parameters">Parameters</a></h2>
<h3 id="parameter.MAILBOX_DEPTH" class="impl"><code class="in-band"><a href="#parameter.MAILBOX_DEPTH">MAILBOX_DEPTH</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
</div><h3 id="parameter.IRQ_EDGE_TRIG" class="impl"><code class="in-band"><a href="#parameter.IRQ_EDGE_TRIG">IRQ_EDGE_TRIG</a><span class="type-annotation">: bit unsigned</span></code></h3><div class="docblock">
</div><h3 id="parameter.IRQ_ACT_HIGH" class="impl"><code class="in-band"><a href="#parameter.IRQ_ACT_HIGH">IRQ_ACT_HIGH</a><span class="type-annotation">: bit unsigned</span></code></h3><div class="docblock">
</div><h3 id="parameter.AXI_ADDR_WIDTH" class="impl"><code class="in-band"><a href="#parameter.AXI_ADDR_WIDTH">AXI_ADDR_WIDTH</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
</div><h3 id="parameter.AXI_DATA_WIDTH" class="impl"><code class="in-band"><a href="#parameter.AXI_DATA_WIDTH">AXI_DATA_WIDTH</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
</div><h3 id="parameter.addr_t" class="impl"><code class="in-band"><a href="#parameter.addr_t">addr_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
</div><h2 id="ports" class="section-header"><a href="#ports">Ports</a></h2>
<h3 id="port.clk_i" class="impl"><code class="in-band"><a href="#port.clk_i">clk_i</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
</div><h3 id="port.rst_ni" class="impl"><code class="in-band"><a href="#port.rst_ni">rst_ni</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
</div><h3 id="port.test_i" class="impl"><code class="in-band"><a href="#port.test_i">test_i</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
</div><h3 id="port.slv" class="impl"><code class="in-band"><a href="#port.slv">slv</a><span class="type-annotation">: AXI_LITE.Slave</span></code></h3><div class="docblock">
</div><h3 id="port.irq_o" class="impl"><code class="in-band"><a href="#port.irq_o">irq_o</a><span class="type-annotation">: output logic   [1:0]</span></code></h3><div class="docblock">
</div><h3 id="port.base_addr_i" class="impl"><code class="in-band"><a href="#port.base_addr_i">base_addr_i</a><span class="type-annotation">: input  addr_t  [1:0]</span></code></h3><div class="docblock">
</div><h2 id="types" class="section-header"><a href="#types">Types<a></h2>
<table>
<tr><td><a class="type" href="type.data_t.html">data_t</a></td><td></td></tr><tr><td><a class="type" href="type.strb_t.html">strb_t</a></td><td></td></tr><tr><td><a class="type" href="type.aw_chan_lite_t.html">aw_chan_lite_t</a></td><td></td></tr><tr><td><a class="type" href="type.w_chan_lite_t.html">w_chan_lite_t</a></td><td></td></tr><tr><td><a class="type" href="type.b_chan_lite_t.html">b_chan_lite_t</a></td><td></td></tr><tr><td><a class="type" href="type.ar_chan_lite_t.html">ar_chan_lite_t</a></td><td></td></tr><tr><td><a class="type" href="type.r_chan_lite_t.html">r_chan_lite_t</a></td><td></td></tr><tr><td><a class="type" href="type.req_lite_t.html">req_lite_t</a></td><td></td></tr><tr><td><a class="type" href="type.resp_lite_t.html">resp_lite_t</a></td><td></td></tr></table>
</section>
</body>
</html>
