/* Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3) */

(* top =  1  *)
(* src = "dut.sv:2.1-27.10" *)
module counter(clk, rst_n, enable, count, overflow);
  (* src = "dut.sv:5.18-5.21" *)
  input clk;
  wire clk;
  (* src = "dut.sv:8.30-8.35" *)
  output [7:0] count;
  wire [7:0] count;
  (* src = "dut.sv:7.18-7.24" *)
  input enable;
  wire enable;
  (* src = "dut.sv:9.18-9.26" *)
  output overflow;
  wire overflow;
  (* src = "dut.sv:6.18-6.23" *)
  input rst_n;
  wire rst_n;
  assign count = 8'hxx;
  assign overflow = 1'h0;
endmodule
