<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1262" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1262{left:710px;bottom:68px;letter-spacing:0.11px;}
#t2_1262{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1262{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_1262{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_1262{left:69px;bottom:1086px;letter-spacing:0.13px;}
#t6_1262{left:69px;bottom:1062px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t7_1262{left:69px;bottom:1045px;letter-spacing:-0.15px;word-spacing:-0.54px;}
#t8_1262{left:69px;bottom:1028px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t9_1262{left:69px;bottom:1011px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#ta_1262{left:69px;bottom:987px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tb_1262{left:69px;bottom:970px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tc_1262{left:69px;bottom:953px;letter-spacing:-0.13px;word-spacing:-1.19px;}
#td_1262{left:69px;bottom:936px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#te_1262{left:69px;bottom:912px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tf_1262{left:69px;bottom:895px;letter-spacing:-0.14px;word-spacing:-1.28px;}
#tg_1262{left:69px;bottom:878px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#th_1262{left:69px;bottom:862px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ti_1262{left:69px;bottom:845px;letter-spacing:-0.25px;word-spacing:-0.38px;}
#tj_1262{left:69px;bottom:820px;letter-spacing:-0.14px;word-spacing:-0.67px;}
#tk_1262{left:69px;bottom:804px;letter-spacing:-0.14px;word-spacing:-0.64px;}
#tl_1262{left:69px;bottom:787px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tm_1262{left:69px;bottom:770px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tn_1262{left:69px;bottom:745px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#to_1262{left:69px;bottom:729px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tp_1262{left:69px;bottom:689px;letter-spacing:0.13px;word-spacing:-0.07px;}
#tq_1262{left:69px;bottom:664px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tr_1262{left:69px;bottom:648px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#ts_1262{left:69px;bottom:631px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tt_1262{left:69px;bottom:591px;letter-spacing:0.13px;}
#tu_1262{left:69px;bottom:567px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#tv_1262{left:69px;bottom:548px;letter-spacing:-0.12px;}
#tw_1262{left:69px;bottom:530px;letter-spacing:-0.12px;}
#tx_1262{left:90px;bottom:512px;letter-spacing:-0.1px;}
#ty_1262{left:172px;bottom:512px;letter-spacing:-0.13px;word-spacing:-0.03px;}
#tz_1262{left:90px;bottom:493px;letter-spacing:-0.09px;word-spacing:-0.01px;}
#t10_1262{left:172px;bottom:493px;letter-spacing:-0.13px;word-spacing:-0.02px;}
#t11_1262{left:90px;bottom:475px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t12_1262{left:172px;bottom:475px;letter-spacing:-0.13px;word-spacing:-0.02px;}
#t13_1262{left:90px;bottom:457px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t14_1262{left:172px;bottom:457px;letter-spacing:-0.13px;word-spacing:-0.02px;}
#t15_1262{left:69px;bottom:438px;letter-spacing:-0.13px;}
#t16_1262{left:69px;bottom:420px;letter-spacing:-0.12px;}
#t17_1262{left:90px;bottom:402px;letter-spacing:-0.14px;}
#t18_1262{left:90px;bottom:383px;letter-spacing:-0.14px;}
#t19_1262{left:69px;bottom:365px;letter-spacing:-0.11px;}
#t1a_1262{left:69px;bottom:328px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1b_1262{left:69px;bottom:310px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1c_1262{left:188px;bottom:309px;}
#t1d_1262{left:200px;bottom:310px;letter-spacing:-0.16px;}
#t1e_1262{left:90px;bottom:292px;letter-spacing:-0.09px;}
#t1f_1262{left:117px;bottom:273px;letter-spacing:-0.12px;word-spacing:-0.05px;}
#t1g_1262{left:117px;bottom:255px;letter-spacing:-0.11px;word-spacing:-0.05px;}
#t1h_1262{left:203px;bottom:254px;}
#t1i_1262{left:214px;bottom:255px;letter-spacing:-0.1px;}
#t1j_1262{left:230px;bottom:255px;}
#t1k_1262{left:241px;bottom:255px;letter-spacing:-0.12px;}
#t1l_1262{left:117px;bottom:237px;letter-spacing:-0.12px;word-spacing:-0.05px;}
#t1m_1262{left:117px;bottom:218px;letter-spacing:-0.13px;word-spacing:-0.02px;}
#t1n_1262{left:90px;bottom:200px;letter-spacing:-0.11px;}
#t1o_1262{left:69px;bottom:182px;letter-spacing:-0.13px;}
#t1p_1262{left:69px;bottom:163px;letter-spacing:-0.13px;}
#t1q_1262{left:90px;bottom:145px;letter-spacing:-0.13px;}
#t1r_1262{left:90px;bottom:127px;letter-spacing:-0.12px;}
#t1s_1262{left:69px;bottom:108px;letter-spacing:-0.11px;}

.s1_1262{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_1262{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_1262{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_1262{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s5_1262{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s6_1262{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s7_1262{font-size:15px;font-family:Symbol_5kh;color:#000;}
.s8_1262{font-size:14px;font-family:Symbol_5kh;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1262" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Symbol_5kh;
	src: url("fonts/Symbol_5kh.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1262Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1262" style="-webkit-user-select: none;"><object width="935" height="1210" data="1262/1262.svg" type="image/svg+xml" id="pdf1262" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1262" class="t s1_1262">RCL/RCR/ROL/ROR—Rotate </span>
<span id="t2_1262" class="t s2_1262">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_1262" class="t s1_1262">4-528 </span><span id="t4_1262" class="t s1_1262">Vol. 2B </span>
<span id="t5_1262" class="t s3_1262">Description </span>
<span id="t6_1262" class="t s4_1262">Shifts (rotates) the bits of the first operand (destination operand) the number of bit positions specified in the </span>
<span id="t7_1262" class="t s4_1262">second operand (count operand) and stores the result in the destination operand. The destination operand can be </span>
<span id="t8_1262" class="t s4_1262">a register or a memory location; the count operand is an unsigned integer that can be an immediate or a value in </span>
<span id="t9_1262" class="t s4_1262">the CL register. The count is masked to 5 bits (or 6 bits if in 64-bit mode and REX.W = 1). </span>
<span id="ta_1262" class="t s4_1262">The rotate left (ROL) and rotate through carry left (RCL) instructions shift all the bits toward more-significant bit </span>
<span id="tb_1262" class="t s4_1262">positions, except for the most-significant bit, which is rotated to the least-significant bit location. The rotate right </span>
<span id="tc_1262" class="t s4_1262">(ROR) and rotate through carry right (RCR) instructions shift all the bits toward less significant bit positions, except </span>
<span id="td_1262" class="t s4_1262">for the least-significant bit, which is rotated to the most-significant bit location. </span>
<span id="te_1262" class="t s4_1262">The RCL and RCR instructions include the CF flag in the rotation. The RCL instruction shifts the CF flag into the </span>
<span id="tf_1262" class="t s4_1262">least-significant bit and shifts the most-significant bit into the CF flag. The RCR instruction shifts the CF flag into the </span>
<span id="tg_1262" class="t s4_1262">most-significant bit and shifts the least-significant bit into the CF flag. For the ROL and ROR instructions, the orig- </span>
<span id="th_1262" class="t s4_1262">inal value of the CF flag is not a part of the result, but the CF flag receives a copy of the bit that was shifted from </span>
<span id="ti_1262" class="t s4_1262">one end to the other. </span>
<span id="tj_1262" class="t s4_1262">The OF flag is defined only for the 1-bit rotates; it is undefined in all other cases (except RCL and RCR instructions </span>
<span id="tk_1262" class="t s4_1262">only: a zero-bit rotate does nothing, that is affects no flags). For left rotates, the OF flag is set to the exclusive OR </span>
<span id="tl_1262" class="t s4_1262">of the CF bit (after the rotate) and the most-significant bit of the result. For right rotates, the OF flag is set to the </span>
<span id="tm_1262" class="t s4_1262">exclusive OR of the two most-significant bits of the result. </span>
<span id="tn_1262" class="t s4_1262">In 64-bit mode, using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Use of </span>
<span id="to_1262" class="t s4_1262">REX.W promotes the first operand to 64 bits and causes the count operand to become a 6-bit counter. </span>
<span id="tp_1262" class="t s3_1262">IA-32 Architecture Compatibility </span>
<span id="tq_1262" class="t s4_1262">The 8086 does not mask the rotation count. However, all other IA-32 processors (starting with the Intel 286 </span>
<span id="tr_1262" class="t s4_1262">processor) do mask the rotation count to 5 bits, resulting in a maximum count of 31. This masking is done in all </span>
<span id="ts_1262" class="t s4_1262">operating modes (including the virtual-8086 mode) to reduce the maximum execution time of the instructions. </span>
<span id="tt_1262" class="t s3_1262">Operation </span>
<span id="tu_1262" class="t s5_1262">(* RCL and RCR Instructions *) </span>
<span id="tv_1262" class="t s6_1262">SIZE := OperandSize; </span>
<span id="tw_1262" class="t s6_1262">CASE (determine count) OF </span>
<span id="tx_1262" class="t s6_1262">SIZE := 8: </span><span id="ty_1262" class="t s6_1262">tempCOUNT := (COUNT AND 1FH) MOD 9; </span>
<span id="tz_1262" class="t s6_1262">SIZE := 16: </span><span id="t10_1262" class="t s6_1262">tempCOUNT := (COUNT AND 1FH) MOD 17; </span>
<span id="t11_1262" class="t s6_1262">SIZE := 32: </span><span id="t12_1262" class="t s6_1262">tempCOUNT := COUNT AND 1FH; </span>
<span id="t13_1262" class="t s6_1262">SIZE := 64: </span><span id="t14_1262" class="t s6_1262">tempCOUNT := COUNT AND 3FH; </span>
<span id="t15_1262" class="t s6_1262">ESAC; </span>
<span id="t16_1262" class="t s6_1262">IF OperandSize = 64 </span>
<span id="t17_1262" class="t s6_1262">THEN COUNTMASK = 3FH; </span>
<span id="t18_1262" class="t s6_1262">ELSE COUNTMASK = 1FH; </span>
<span id="t19_1262" class="t s6_1262">FI; </span>
<span id="t1a_1262" class="t s5_1262">(* RCL Instruction Operation *) </span>
<span id="t1b_1262" class="t s6_1262">WHILE (tempCOUNT </span><span id="t1c_1262" class="t s7_1262">≠ </span><span id="t1d_1262" class="t s6_1262">0) </span>
<span id="t1e_1262" class="t s6_1262">DO </span>
<span id="t1f_1262" class="t s6_1262">tempCF := MSB(DEST); </span>
<span id="t1g_1262" class="t s6_1262">DEST := (DEST </span><span id="t1h_1262" class="t s7_1262">∗ </span><span id="t1i_1262" class="t s6_1262">2) </span><span id="t1j_1262" class="t s8_1262">+ </span><span id="t1k_1262" class="t s6_1262">CF; </span>
<span id="t1l_1262" class="t s6_1262">CF := tempCF; </span>
<span id="t1m_1262" class="t s6_1262">tempCOUNT := tempCOUNT – 1; </span>
<span id="t1n_1262" class="t s6_1262">OD; </span>
<span id="t1o_1262" class="t s6_1262">ELIHW; </span>
<span id="t1p_1262" class="t s6_1262">IF (COUNT &amp; COUNTMASK) = 1 </span>
<span id="t1q_1262" class="t s6_1262">THEN OF := MSB(DEST) XOR CF; </span>
<span id="t1r_1262" class="t s6_1262">ELSE OF is undefined; </span>
<span id="t1s_1262" class="t s6_1262">FI; </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
