-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/amc_model_w16a16_4x2/amc_cnn_16w16a_4x2_src_SinglePortRAM_generic_block7.vhd
-- Created: 2024-11-04 16:44:08
-- 
-- Generated by MATLAB 9.8 and HDL Coder 3.16
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: amc_cnn_16w16a_4x2_src_SinglePortRAM_generic_block7
-- Source Path: amc_model_w16a16_4x2/DUT HDL/Dense Layer 2/Dense Layer 2/Weight Storage 6/SinglePortRAM_generic
-- Hierarchy Level: 4
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY amc_cnn_16w16a_4x2_src_SinglePortRAM_generic_block7 IS
  GENERIC( AddrWidth                      : integer := 1;
           DataWidth                      : integer := 1
           );
  PORT( clk                               :   IN    std_logic;
        enb                               :   IN    std_logic;
        din                               :   IN    std_logic_vector(DataWidth - 1 DOWNTO 0);  -- generic width
        addr                              :   IN    std_logic_vector(AddrWidth - 1 DOWNTO 0);  -- generic width
        we                                :   IN    std_logic;  -- ufix1
        dout                              :   OUT   std_logic_vector(DataWidth - 1 DOWNTO 0)  -- generic width
        );
END amc_cnn_16w16a_4x2_src_SinglePortRAM_generic_block7;


ARCHITECTURE rtl OF amc_cnn_16w16a_4x2_src_SinglePortRAM_generic_block7 IS

  -- Local Type Definitions
  TYPE ram_type IS ARRAY (2**AddrWidth - 1 DOWNTO 0) of std_logic_vector(DataWidth - 1 DOWNTO 0);

  -- Signals
  SIGNAL ram                              : ram_type := (X"26ff", X"068f", X"ffc7", X"f9ad", X"03ef", X"fda3", X"f244", X"0402", X"f683", X"d80d", X"2318", X"eecb", X"d7a6", X"1ef7",
                                                        X"ee17", X"ffd2", X"dbe6", X"1941", X"26ce", X"ddb4", X"005f", X"198e", X"fd26", X"2475", X"0181", X"ffd2", X"0673", X"ff40",
                                                        X"f914", X"019e", X"00fe", X"fc58", X"fd99", X"0079", X"09ff", X"ec52", X"fe9d", X"e31a", X"0b2c", X"017f", X"17cc", X"fbd7",
                                                        X"0414", X"1ad5", X"f262", X"e338", X"febc", X"f3a7", X"f790", X"ffd8", X"e6e8", X"0032", X"eb57", X"d39b", X"1ac2", X"02e3",
                                                        X"0a40", X"00b1", X"25bf", X"ed6a", X"0dec", X"2a23", X"f9e5", X"f8ba", X"fccd", X"0dc3", X"0139", X"04fc", X"22f1", X"ed53",
                                                        X"17b9", X"da33", X"fb3f", X"d838", X"f665", X"fef2", X"f010", X"e3dc", X"1ea9", X"05b3", X"00a7", X"1f1c", X"ee8d", X"fe67",
                                                        X"f3a2", X"edd0", X"fec3", X"e7bd", X"0c09", X"fc4a", X"f7ab", X"2bc9", X"d364", X"f9b5", X"19ee", X"003c", X"ff3c", X"1b4a",
                                                        X"e934", X"14f7", X"235e", X"fb48", X"03ec", X"ee28", X"2511", X"fd8b", X"2292", X"00fa", X"1a8c", X"20ce", X"f990", X"0eaf",
                                                        X"e946", X"e5c0", X"25e8", X"2231", X"e051", X"1034", X"f118", X"fe7f", X"254a", X"018d", X"fd8c", X"ebe3", X"242f", X"0d4a",
                                                        X"fd02", X"fbb1");
  SIGNAL data_int                         : std_logic_vector(DataWidth - 1 DOWNTO 0) := X"fbb1";
  SIGNAL addr_unsigned                    : unsigned(AddrWidth - 1 DOWNTO 0);  -- generic width

BEGIN
  addr_unsigned <= unsigned(addr);

  SinglePortRAM_generic_process: PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF enb = '1' THEN
        IF we = '1' THEN
          ram(to_integer(addr_unsigned)) <= din;
          data_int <= din;
        ELSE
          data_int <= ram(to_integer(addr_unsigned));
        END IF;
      END IF;
    END IF;
  END PROCESS SinglePortRAM_generic_process;

  dout <= data_int;

END rtl;

