
turret_servo_mss_design_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000a2d8  20000000  20000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  2000a2d8  2000a2d8  000122d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         00000528  2000a2e0  2000a2e0  000122e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000218  2000a808  2000a808  00012808  2**2
                  ALLOC
  4 .stack        00003000  2000aa20  2000aa20  00012808  2**0
                  ALLOC
  5 .comment      00000183  00000000  00000000  00012808  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000530  00000000  00000000  0001298b  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 00000a3c  00000000  00000000  00012ebb  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0000830d  00000000  00000000  000138f7  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00000ecf  00000000  00000000  0001bc04  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   0000334b  00000000  00000000  0001cad3  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00001d3c  00000000  00000000  0001fe20  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00002a68  00000000  00000000  00021b5c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00001cfd  00000000  00000000  000245c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 00035593  00000000  00000000  000262c1  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  0005b854  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 00000500  00000000  00000000  0005b879  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

20000000 <__text_start>:
20000000:	20010000 	.word	0x20010000
20000004:	20000299 	.word	0x20000299
20000008:	20000309 	.word	0x20000309
2000000c:	2000030b 	.word	0x2000030b
20000010:	2000030d 	.word	0x2000030d
20000014:	2000030f 	.word	0x2000030f
20000018:	20000311 	.word	0x20000311
	...
2000002c:	20000313 	.word	0x20000313
20000030:	20000315 	.word	0x20000315
20000034:	00000000 	.word	0x00000000
20000038:	20000317 	.word	0x20000317
2000003c:	20000319 	.word	0x20000319
20000040:	2000031b 	.word	0x2000031b
20000044:	2000031d 	.word	0x2000031d
20000048:	2000031f 	.word	0x2000031f
2000004c:	20000321 	.word	0x20000321
20000050:	20000323 	.word	0x20000323
20000054:	20000325 	.word	0x20000325
20000058:	20000327 	.word	0x20000327
2000005c:	20000329 	.word	0x20000329
20000060:	2000032b 	.word	0x2000032b
20000064:	2000032d 	.word	0x2000032d
20000068:	20001ff5 	.word	0x20001ff5
2000006c:	20002021 	.word	0x20002021
20000070:	20002cad 	.word	0x20002cad
20000074:	20002cd9 	.word	0x20002cd9
20000078:	20000337 	.word	0x20000337
2000007c:	20000339 	.word	0x20000339
20000080:	2000033b 	.word	0x2000033b
20000084:	2000033d 	.word	0x2000033d
20000088:	2000033f 	.word	0x2000033f
2000008c:	20000341 	.word	0x20000341
20000090:	200007c1 	.word	0x200007c1
20000094:	20000805 	.word	0x20000805
20000098:	20000347 	.word	0x20000347
2000009c:	20000349 	.word	0x20000349
200000a0:	2000034b 	.word	0x2000034b
	...
200000bc:	2000034d 	.word	0x2000034d
200000c0:	20000825 	.word	0x20000825
200000c4:	20000351 	.word	0x20000351
200000c8:	20000353 	.word	0x20000353
200000cc:	20000355 	.word	0x20000355
200000d0:	20000357 	.word	0x20000357
200000d4:	20000359 	.word	0x20000359
200000d8:	2000035b 	.word	0x2000035b
200000dc:	2000035d 	.word	0x2000035d
200000e0:	2000035f 	.word	0x2000035f
200000e4:	20000361 	.word	0x20000361
200000e8:	20000363 	.word	0x20000363
200000ec:	20000365 	.word	0x20000365
200000f0:	20000367 	.word	0x20000367
200000f4:	20000369 	.word	0x20000369
200000f8:	2000036b 	.word	0x2000036b
200000fc:	2000036d 	.word	0x2000036d
20000100:	2000036f 	.word	0x2000036f
20000104:	20000371 	.word	0x20000371
20000108:	20000373 	.word	0x20000373
2000010c:	20000375 	.word	0x20000375
20000110:	20000377 	.word	0x20000377
20000114:	20000379 	.word	0x20000379
20000118:	2000037b 	.word	0x2000037b
2000011c:	2000037d 	.word	0x2000037d
20000120:	2000037f 	.word	0x2000037f
20000124:	20000381 	.word	0x20000381
20000128:	20000383 	.word	0x20000383
2000012c:	20000385 	.word	0x20000385
20000130:	20000387 	.word	0x20000387
20000134:	20000389 	.word	0x20000389
20000138:	2000038b 	.word	0x2000038b
2000013c:	2000038d 	.word	0x2000038d
20000140:	2000038f 	.word	0x2000038f
20000144:	20000391 	.word	0x20000391
20000148:	20000393 	.word	0x20000393
2000014c:	20000395 	.word	0x20000395
20000150:	20000397 	.word	0x20000397
20000154:	20000399 	.word	0x20000399
20000158:	2000039b 	.word	0x2000039b
2000015c:	2000039d 	.word	0x2000039d
20000160:	2000039f 	.word	0x2000039f
20000164:	200003a1 	.word	0x200003a1
20000168:	200003a3 	.word	0x200003a3
2000016c:	200003a5 	.word	0x200003a5
20000170:	200003a7 	.word	0x200003a7
20000174:	200003a9 	.word	0x200003a9
20000178:	200003ab 	.word	0x200003ab
2000017c:	200003ad 	.word	0x200003ad
20000180:	200003af 	.word	0x200003af
20000184:	200003b1 	.word	0x200003b1
20000188:	200003b3 	.word	0x200003b3
2000018c:	200003b5 	.word	0x200003b5
20000190:	200003b7 	.word	0x200003b7
20000194:	200003b9 	.word	0x200003b9
20000198:	200003bb 	.word	0x200003bb
2000019c:	200003bd 	.word	0x200003bd
200001a0:	200003bf 	.word	0x200003bf
200001a4:	200003c1 	.word	0x200003c1
200001a8:	200003c3 	.word	0x200003c3
200001ac:	200003c5 	.word	0x200003c5
200001b0:	200003c7 	.word	0x200003c7
200001b4:	200003c9 	.word	0x200003c9
200001b8:	200003cb 	.word	0x200003cb
200001bc:	200003cd 	.word	0x200003cd
200001c0:	200003cf 	.word	0x200003cf
200001c4:	200003d1 	.word	0x200003d1
200001c8:	200003d3 	.word	0x200003d3
200001cc:	200003d5 	.word	0x200003d5
200001d0:	200003d7 	.word	0x200003d7
200001d4:	200003d9 	.word	0x200003d9
200001d8:	200003db 	.word	0x200003db
200001dc:	200003dd 	.word	0x200003dd
200001e0:	200003df 	.word	0x200003df
200001e4:	200003e1 	.word	0x200003e1
200001e8:	200003e3 	.word	0x200003e3
200001ec:	200003e5 	.word	0x200003e5
200001f0:	200003e7 	.word	0x200003e7
200001f4:	200003e9 	.word	0x200003e9
200001f8:	200003eb 	.word	0x200003eb
200001fc:	200003ed 	.word	0x200003ed
20000200:	200003ef 	.word	0x200003ef
20000204:	200003f1 	.word	0x200003f1
20000208:	200003f3 	.word	0x200003f3
2000020c:	200003f5 	.word	0x200003f5
20000210:	200003f7 	.word	0x200003f7
20000214:	200003f9 	.word	0x200003f9
20000218:	200003fb 	.word	0x200003fb
2000021c:	200003fd 	.word	0x200003fd
20000220:	200003ff 	.word	0x200003ff
20000224:	20000401 	.word	0x20000401
20000228:	20000403 	.word	0x20000403
2000022c:	20000405 	.word	0x20000405
20000230:	20000407 	.word	0x20000407
20000234:	20000409 	.word	0x20000409
20000238:	2000040b 	.word	0x2000040b
2000023c:	2000040d 	.word	0x2000040d
20000240:	2000040f 	.word	0x2000040f
20000244:	20000411 	.word	0x20000411
20000248:	20000413 	.word	0x20000413
2000024c:	20000415 	.word	0x20000415
20000250:	20000417 	.word	0x20000417
20000254:	20000419 	.word	0x20000419
20000258:	2000041b 	.word	0x2000041b
2000025c:	2000041d 	.word	0x2000041d
20000260:	2000041f 	.word	0x2000041f
20000264:	20000421 	.word	0x20000421
20000268:	20000423 	.word	0x20000423
2000026c:	20000425 	.word	0x20000425
20000270:	20000427 	.word	0x20000427
20000274:	20000429 	.word	0x20000429
20000278:	2000042b 	.word	0x2000042b
2000027c:	2000042d 	.word	0x2000042d
20000280:	2000042f 	.word	0x2000042f
20000284:	20000431 	.word	0x20000431
20000288:	20000433 	.word	0x20000433
2000028c:	20000435 	.word	0x20000435
20000290:	20000437 	.word	0x20000437
20000294:	20000439 	.word	0x20000439

20000298 <Reset_Handler>:
20000298:	4868      	ldr	r0, [pc, #416]	; (2000043c <ACE_PPE_Flag31_IRQHandler+0x4>)
2000029a:	4780      	blx	r0
2000029c:	4868      	ldr	r0, [pc, #416]	; (20000440 <ACE_PPE_Flag31_IRQHandler+0x8>)
2000029e:	2800      	cmp	r0, #0
200002a0:	d10b      	bne.n	200002ba <copy_data>
200002a2:	4868      	ldr	r0, [pc, #416]	; (20000444 <ACE_PPE_Flag31_IRQHandler+0xc>)
200002a4:	4968      	ldr	r1, [pc, #416]	; (20000448 <ACE_PPE_Flag31_IRQHandler+0x10>)
200002a6:	4a69      	ldr	r2, [pc, #420]	; (2000044c <ACE_PPE_Flag31_IRQHandler+0x14>)
200002a8:	4288      	cmp	r0, r1
200002aa:	d006      	beq.n	200002ba <copy_data>

200002ac <copy_code_loop>:
200002ac:	4291      	cmp	r1, r2
200002ae:	bf1c      	itt	ne
200002b0:	f850 3b04 	ldrne.w	r3, [r0], #4
200002b4:	f841 3b04 	strne.w	r3, [r1], #4
200002b8:	d1f8      	bne.n	200002ac <copy_code_loop>

200002ba <copy_data>:
200002ba:	4865      	ldr	r0, [pc, #404]	; (20000450 <ACE_PPE_Flag31_IRQHandler+0x18>)
200002bc:	4965      	ldr	r1, [pc, #404]	; (20000454 <ACE_PPE_Flag31_IRQHandler+0x1c>)
200002be:	4a66      	ldr	r2, [pc, #408]	; (20000458 <ACE_PPE_Flag31_IRQHandler+0x20>)
200002c0:	4288      	cmp	r0, r1
200002c2:	d006      	beq.n	200002d2 <clear_bss>

200002c4 <copy_data_loop>:
200002c4:	4291      	cmp	r1, r2
200002c6:	bf1c      	itt	ne
200002c8:	f850 3b04 	ldrne.w	r3, [r0], #4
200002cc:	f841 3b04 	strne.w	r3, [r1], #4
200002d0:	d1f8      	bne.n	200002c4 <copy_data_loop>

200002d2 <clear_bss>:
200002d2:	4862      	ldr	r0, [pc, #392]	; (2000045c <ACE_PPE_Flag31_IRQHandler+0x24>)
200002d4:	4962      	ldr	r1, [pc, #392]	; (20000460 <ACE_PPE_Flag31_IRQHandler+0x28>)
200002d6:	4a63      	ldr	r2, [pc, #396]	; (20000464 <ACE_PPE_Flag31_IRQHandler+0x2c>)

200002d8 <clear_bss_loop>:
200002d8:	4291      	cmp	r1, r2
200002da:	bf18      	it	ne
200002dc:	f841 0b04 	strne.w	r0, [r1], #4
200002e0:	d1fa      	bne.n	200002d8 <clear_bss_loop>
	...

200002f0 <call_glob_ctor>:
200002f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 20000468 <ACE_PPE_Flag31_IRQHandler+0x30>
200002f4:	f20f 0e03 	addw	lr, pc, #3
200002f8:	4700      	bx	r0

200002fa <branch_to_main>:
200002fa:	f04f 0000 	mov.w	r0, #0
200002fe:	f04f 0100 	mov.w	r1, #0
20000302:	f8df f168 	ldr.w	pc, [pc, #360]	; 2000046c <ACE_PPE_Flag31_IRQHandler+0x34>

20000306 <ExitLoop>:
20000306:	e7fe      	b.n	20000306 <ExitLoop>

20000308 <NMI_Handler>:
20000308:	e7fe      	b.n	20000308 <NMI_Handler>

2000030a <HardFault_Handler>:
2000030a:	e7fe      	b.n	2000030a <HardFault_Handler>

2000030c <MemManage_Handler>:
2000030c:	e7fe      	b.n	2000030c <MemManage_Handler>

2000030e <BusFault_Handler>:
2000030e:	e7fe      	b.n	2000030e <BusFault_Handler>

20000310 <UsageFault_Handler>:
20000310:	e7fe      	b.n	20000310 <UsageFault_Handler>

20000312 <SVC_Handler>:
20000312:	e7fe      	b.n	20000312 <SVC_Handler>

20000314 <DebugMon_Handler>:
20000314:	e7fe      	b.n	20000314 <DebugMon_Handler>

20000316 <PendSV_Handler>:
20000316:	e7fe      	b.n	20000316 <PendSV_Handler>

20000318 <SysTick_Handler>:
20000318:	e7fe      	b.n	20000318 <SysTick_Handler>

2000031a <WdogWakeup_IRQHandler>:
2000031a:	e7fe      	b.n	2000031a <WdogWakeup_IRQHandler>

2000031c <BrownOut_1_5V_IRQHandler>:
2000031c:	e7fe      	b.n	2000031c <BrownOut_1_5V_IRQHandler>

2000031e <BrownOut_3_3V_IRQHandler>:
2000031e:	e7fe      	b.n	2000031e <BrownOut_3_3V_IRQHandler>

20000320 <RTC_Match_IRQHandler>:
20000320:	e7fe      	b.n	20000320 <RTC_Match_IRQHandler>

20000322 <RTCIF_Pub_IRQHandler>:
20000322:	e7fe      	b.n	20000322 <RTCIF_Pub_IRQHandler>

20000324 <EthernetMAC_IRQHandler>:
20000324:	e7fe      	b.n	20000324 <EthernetMAC_IRQHandler>

20000326 <IAP_IRQHandler>:
20000326:	e7fe      	b.n	20000326 <IAP_IRQHandler>

20000328 <ENVM0_IRQHandler>:
20000328:	e7fe      	b.n	20000328 <ENVM0_IRQHandler>

2000032a <ENVM1_IRQHandler>:
2000032a:	e7fe      	b.n	2000032a <ENVM1_IRQHandler>

2000032c <DMA_IRQHandler>:
2000032c:	e7fe      	b.n	2000032c <DMA_IRQHandler>
2000032e:	e7fe      	b.n	2000032e <DMA_IRQHandler+0x2>
20000330:	e7fe      	b.n	20000330 <DMA_IRQHandler+0x4>
20000332:	e7fe      	b.n	20000332 <DMA_IRQHandler+0x6>
20000334:	e7fe      	b.n	20000334 <DMA_IRQHandler+0x8>

20000336 <I2C0_IRQHandler>:
20000336:	e7fe      	b.n	20000336 <I2C0_IRQHandler>

20000338 <I2C0_SMBAlert_IRQHandler>:
20000338:	e7fe      	b.n	20000338 <I2C0_SMBAlert_IRQHandler>

2000033a <I2C0_SMBus_IRQHandler>:
2000033a:	e7fe      	b.n	2000033a <I2C0_SMBus_IRQHandler>

2000033c <I2C1_IRQHandler>:
2000033c:	e7fe      	b.n	2000033c <I2C1_IRQHandler>

2000033e <I2C1_SMBAlert_IRQHandler>:
2000033e:	e7fe      	b.n	2000033e <I2C1_SMBAlert_IRQHandler>

20000340 <I2C1_SMBus_IRQHandler>:
20000340:	e7fe      	b.n	20000340 <I2C1_SMBus_IRQHandler>
20000342:	e7fe      	b.n	20000342 <I2C1_SMBus_IRQHandler+0x2>
20000344:	e7fe      	b.n	20000344 <I2C1_SMBus_IRQHandler+0x4>

20000346 <PLL_Lock_IRQHandler>:
20000346:	e7fe      	b.n	20000346 <PLL_Lock_IRQHandler>

20000348 <PLL_LockLost_IRQHandler>:
20000348:	e7fe      	b.n	20000348 <PLL_LockLost_IRQHandler>

2000034a <CommError_IRQHandler>:
2000034a:	e7fe      	b.n	2000034a <CommError_IRQHandler>

2000034c <Fabric_IRQHandler>:
2000034c:	e7fe      	b.n	2000034c <Fabric_IRQHandler>
2000034e:	e7fe      	b.n	2000034e <Fabric_IRQHandler+0x2>

20000350 <GPIO1_IRQHandler>:
20000350:	e7fe      	b.n	20000350 <GPIO1_IRQHandler>

20000352 <GPIO2_IRQHandler>:
20000352:	e7fe      	b.n	20000352 <GPIO2_IRQHandler>

20000354 <GPIO3_IRQHandler>:
20000354:	e7fe      	b.n	20000354 <GPIO3_IRQHandler>

20000356 <GPIO4_IRQHandler>:
20000356:	e7fe      	b.n	20000356 <GPIO4_IRQHandler>

20000358 <GPIO5_IRQHandler>:
20000358:	e7fe      	b.n	20000358 <GPIO5_IRQHandler>

2000035a <GPIO6_IRQHandler>:
2000035a:	e7fe      	b.n	2000035a <GPIO6_IRQHandler>

2000035c <GPIO7_IRQHandler>:
2000035c:	e7fe      	b.n	2000035c <GPIO7_IRQHandler>

2000035e <GPIO8_IRQHandler>:
2000035e:	e7fe      	b.n	2000035e <GPIO8_IRQHandler>

20000360 <GPIO9_IRQHandler>:
20000360:	e7fe      	b.n	20000360 <GPIO9_IRQHandler>

20000362 <GPIO10_IRQHandler>:
20000362:	e7fe      	b.n	20000362 <GPIO10_IRQHandler>

20000364 <GPIO11_IRQHandler>:
20000364:	e7fe      	b.n	20000364 <GPIO11_IRQHandler>

20000366 <GPIO12_IRQHandler>:
20000366:	e7fe      	b.n	20000366 <GPIO12_IRQHandler>

20000368 <GPIO13_IRQHandler>:
20000368:	e7fe      	b.n	20000368 <GPIO13_IRQHandler>

2000036a <GPIO14_IRQHandler>:
2000036a:	e7fe      	b.n	2000036a <GPIO14_IRQHandler>

2000036c <GPIO15_IRQHandler>:
2000036c:	e7fe      	b.n	2000036c <GPIO15_IRQHandler>

2000036e <GPIO16_IRQHandler>:
2000036e:	e7fe      	b.n	2000036e <GPIO16_IRQHandler>

20000370 <GPIO17_IRQHandler>:
20000370:	e7fe      	b.n	20000370 <GPIO17_IRQHandler>

20000372 <GPIO18_IRQHandler>:
20000372:	e7fe      	b.n	20000372 <GPIO18_IRQHandler>

20000374 <GPIO19_IRQHandler>:
20000374:	e7fe      	b.n	20000374 <GPIO19_IRQHandler>

20000376 <GPIO20_IRQHandler>:
20000376:	e7fe      	b.n	20000376 <GPIO20_IRQHandler>

20000378 <GPIO21_IRQHandler>:
20000378:	e7fe      	b.n	20000378 <GPIO21_IRQHandler>

2000037a <GPIO22_IRQHandler>:
2000037a:	e7fe      	b.n	2000037a <GPIO22_IRQHandler>

2000037c <GPIO23_IRQHandler>:
2000037c:	e7fe      	b.n	2000037c <GPIO23_IRQHandler>

2000037e <GPIO24_IRQHandler>:
2000037e:	e7fe      	b.n	2000037e <GPIO24_IRQHandler>

20000380 <GPIO25_IRQHandler>:
20000380:	e7fe      	b.n	20000380 <GPIO25_IRQHandler>

20000382 <GPIO26_IRQHandler>:
20000382:	e7fe      	b.n	20000382 <GPIO26_IRQHandler>

20000384 <GPIO27_IRQHandler>:
20000384:	e7fe      	b.n	20000384 <GPIO27_IRQHandler>

20000386 <GPIO28_IRQHandler>:
20000386:	e7fe      	b.n	20000386 <GPIO28_IRQHandler>

20000388 <GPIO29_IRQHandler>:
20000388:	e7fe      	b.n	20000388 <GPIO29_IRQHandler>

2000038a <GPIO30_IRQHandler>:
2000038a:	e7fe      	b.n	2000038a <GPIO30_IRQHandler>

2000038c <GPIO31_IRQHandler>:
2000038c:	e7fe      	b.n	2000038c <GPIO31_IRQHandler>

2000038e <ACE_PC0_Flag0_IRQHandler>:
2000038e:	e7fe      	b.n	2000038e <ACE_PC0_Flag0_IRQHandler>

20000390 <ACE_PC0_Flag1_IRQHandler>:
20000390:	e7fe      	b.n	20000390 <ACE_PC0_Flag1_IRQHandler>

20000392 <ACE_PC0_Flag2_IRQHandler>:
20000392:	e7fe      	b.n	20000392 <ACE_PC0_Flag2_IRQHandler>

20000394 <ACE_PC0_Flag3_IRQHandler>:
20000394:	e7fe      	b.n	20000394 <ACE_PC0_Flag3_IRQHandler>

20000396 <ACE_PC1_Flag0_IRQHandler>:
20000396:	e7fe      	b.n	20000396 <ACE_PC1_Flag0_IRQHandler>

20000398 <ACE_PC1_Flag1_IRQHandler>:
20000398:	e7fe      	b.n	20000398 <ACE_PC1_Flag1_IRQHandler>

2000039a <ACE_PC1_Flag2_IRQHandler>:
2000039a:	e7fe      	b.n	2000039a <ACE_PC1_Flag2_IRQHandler>

2000039c <ACE_PC1_Flag3_IRQHandler>:
2000039c:	e7fe      	b.n	2000039c <ACE_PC1_Flag3_IRQHandler>

2000039e <ACE_PC2_Flag0_IRQHandler>:
2000039e:	e7fe      	b.n	2000039e <ACE_PC2_Flag0_IRQHandler>

200003a0 <ACE_PC2_Flag1_IRQHandler>:
200003a0:	e7fe      	b.n	200003a0 <ACE_PC2_Flag1_IRQHandler>

200003a2 <ACE_PC2_Flag2_IRQHandler>:
200003a2:	e7fe      	b.n	200003a2 <ACE_PC2_Flag2_IRQHandler>

200003a4 <ACE_PC2_Flag3_IRQHandler>:
200003a4:	e7fe      	b.n	200003a4 <ACE_PC2_Flag3_IRQHandler>

200003a6 <ACE_ADC0_DataValid_IRQHandler>:
200003a6:	e7fe      	b.n	200003a6 <ACE_ADC0_DataValid_IRQHandler>

200003a8 <ACE_ADC1_DataValid_IRQHandler>:
200003a8:	e7fe      	b.n	200003a8 <ACE_ADC1_DataValid_IRQHandler>

200003aa <ACE_ADC2_DataValid_IRQHandler>:
200003aa:	e7fe      	b.n	200003aa <ACE_ADC2_DataValid_IRQHandler>

200003ac <ACE_ADC0_CalDone_IRQHandler>:
200003ac:	e7fe      	b.n	200003ac <ACE_ADC0_CalDone_IRQHandler>

200003ae <ACE_ADC1_CalDone_IRQHandler>:
200003ae:	e7fe      	b.n	200003ae <ACE_ADC1_CalDone_IRQHandler>

200003b0 <ACE_ADC2_CalDone_IRQHandler>:
200003b0:	e7fe      	b.n	200003b0 <ACE_ADC2_CalDone_IRQHandler>

200003b2 <ACE_ADC0_CalStart_IRQHandler>:
200003b2:	e7fe      	b.n	200003b2 <ACE_ADC0_CalStart_IRQHandler>

200003b4 <ACE_ADC1_CalStart_IRQHandler>:
200003b4:	e7fe      	b.n	200003b4 <ACE_ADC1_CalStart_IRQHandler>

200003b6 <ACE_ADC2_CalStart_IRQHandler>:
200003b6:	e7fe      	b.n	200003b6 <ACE_ADC2_CalStart_IRQHandler>

200003b8 <ACE_Comp0_Fall_IRQHandler>:
200003b8:	e7fe      	b.n	200003b8 <ACE_Comp0_Fall_IRQHandler>

200003ba <ACE_Comp1_Fall_IRQHandler>:
200003ba:	e7fe      	b.n	200003ba <ACE_Comp1_Fall_IRQHandler>

200003bc <ACE_Comp2_Fall_IRQHandler>:
200003bc:	e7fe      	b.n	200003bc <ACE_Comp2_Fall_IRQHandler>

200003be <ACE_Comp3_Fall_IRQHandler>:
200003be:	e7fe      	b.n	200003be <ACE_Comp3_Fall_IRQHandler>

200003c0 <ACE_Comp4_Fall_IRQHandler>:
200003c0:	e7fe      	b.n	200003c0 <ACE_Comp4_Fall_IRQHandler>

200003c2 <ACE_Comp5_Fall_IRQHandler>:
200003c2:	e7fe      	b.n	200003c2 <ACE_Comp5_Fall_IRQHandler>

200003c4 <ACE_Comp6_Fall_IRQHandler>:
200003c4:	e7fe      	b.n	200003c4 <ACE_Comp6_Fall_IRQHandler>

200003c6 <ACE_Comp7_Fall_IRQHandler>:
200003c6:	e7fe      	b.n	200003c6 <ACE_Comp7_Fall_IRQHandler>

200003c8 <ACE_Comp8_Fall_IRQHandler>:
200003c8:	e7fe      	b.n	200003c8 <ACE_Comp8_Fall_IRQHandler>

200003ca <ACE_Comp9_Fall_IRQHandler>:
200003ca:	e7fe      	b.n	200003ca <ACE_Comp9_Fall_IRQHandler>

200003cc <ACE_Comp10_Fall_IRQHandler>:
200003cc:	e7fe      	b.n	200003cc <ACE_Comp10_Fall_IRQHandler>

200003ce <ACE_Comp11_Fall_IRQHandler>:
200003ce:	e7fe      	b.n	200003ce <ACE_Comp11_Fall_IRQHandler>

200003d0 <ACE_Comp0_Rise_IRQHandler>:
200003d0:	e7fe      	b.n	200003d0 <ACE_Comp0_Rise_IRQHandler>

200003d2 <ACE_Comp1_Rise_IRQHandler>:
200003d2:	e7fe      	b.n	200003d2 <ACE_Comp1_Rise_IRQHandler>

200003d4 <ACE_Comp2_Rise_IRQHandler>:
200003d4:	e7fe      	b.n	200003d4 <ACE_Comp2_Rise_IRQHandler>

200003d6 <ACE_Comp3_Rise_IRQHandler>:
200003d6:	e7fe      	b.n	200003d6 <ACE_Comp3_Rise_IRQHandler>

200003d8 <ACE_Comp4_Rise_IRQHandler>:
200003d8:	e7fe      	b.n	200003d8 <ACE_Comp4_Rise_IRQHandler>

200003da <ACE_Comp5_Rise_IRQHandler>:
200003da:	e7fe      	b.n	200003da <ACE_Comp5_Rise_IRQHandler>

200003dc <ACE_Comp6_Rise_IRQHandler>:
200003dc:	e7fe      	b.n	200003dc <ACE_Comp6_Rise_IRQHandler>

200003de <ACE_Comp7_Rise_IRQHandler>:
200003de:	e7fe      	b.n	200003de <ACE_Comp7_Rise_IRQHandler>

200003e0 <ACE_Comp8_Rise_IRQHandler>:
200003e0:	e7fe      	b.n	200003e0 <ACE_Comp8_Rise_IRQHandler>

200003e2 <ACE_Comp9_Rise_IRQHandler>:
200003e2:	e7fe      	b.n	200003e2 <ACE_Comp9_Rise_IRQHandler>

200003e4 <ACE_Comp10_Rise_IRQHandler>:
200003e4:	e7fe      	b.n	200003e4 <ACE_Comp10_Rise_IRQHandler>

200003e6 <ACE_Comp11_Rise_IRQHandler>:
200003e6:	e7fe      	b.n	200003e6 <ACE_Comp11_Rise_IRQHandler>

200003e8 <ACE_ADC0_FifoFull_IRQHandler>:
200003e8:	e7fe      	b.n	200003e8 <ACE_ADC0_FifoFull_IRQHandler>

200003ea <ACE_ADC0_FifoAFull_IRQHandler>:
200003ea:	e7fe      	b.n	200003ea <ACE_ADC0_FifoAFull_IRQHandler>

200003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
200003ec:	e7fe      	b.n	200003ec <ACE_ADC0_FifoEmpty_IRQHandler>

200003ee <ACE_ADC1_FifoFull_IRQHandler>:
200003ee:	e7fe      	b.n	200003ee <ACE_ADC1_FifoFull_IRQHandler>

200003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
200003f0:	e7fe      	b.n	200003f0 <ACE_ADC1_FifoAFull_IRQHandler>

200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
200003f2:	e7fe      	b.n	200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>

200003f4 <ACE_ADC2_FifoFull_IRQHandler>:
200003f4:	e7fe      	b.n	200003f4 <ACE_ADC2_FifoFull_IRQHandler>

200003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
200003f6:	e7fe      	b.n	200003f6 <ACE_ADC2_FifoAFull_IRQHandler>

200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
200003f8:	e7fe      	b.n	200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>

200003fa <ACE_PPE_Flag0_IRQHandler>:
200003fa:	e7fe      	b.n	200003fa <ACE_PPE_Flag0_IRQHandler>

200003fc <ACE_PPE_Flag1_IRQHandler>:
200003fc:	e7fe      	b.n	200003fc <ACE_PPE_Flag1_IRQHandler>

200003fe <ACE_PPE_Flag2_IRQHandler>:
200003fe:	e7fe      	b.n	200003fe <ACE_PPE_Flag2_IRQHandler>

20000400 <ACE_PPE_Flag3_IRQHandler>:
20000400:	e7fe      	b.n	20000400 <ACE_PPE_Flag3_IRQHandler>

20000402 <ACE_PPE_Flag4_IRQHandler>:
20000402:	e7fe      	b.n	20000402 <ACE_PPE_Flag4_IRQHandler>

20000404 <ACE_PPE_Flag5_IRQHandler>:
20000404:	e7fe      	b.n	20000404 <ACE_PPE_Flag5_IRQHandler>

20000406 <ACE_PPE_Flag6_IRQHandler>:
20000406:	e7fe      	b.n	20000406 <ACE_PPE_Flag6_IRQHandler>

20000408 <ACE_PPE_Flag7_IRQHandler>:
20000408:	e7fe      	b.n	20000408 <ACE_PPE_Flag7_IRQHandler>

2000040a <ACE_PPE_Flag8_IRQHandler>:
2000040a:	e7fe      	b.n	2000040a <ACE_PPE_Flag8_IRQHandler>

2000040c <ACE_PPE_Flag9_IRQHandler>:
2000040c:	e7fe      	b.n	2000040c <ACE_PPE_Flag9_IRQHandler>

2000040e <ACE_PPE_Flag10_IRQHandler>:
2000040e:	e7fe      	b.n	2000040e <ACE_PPE_Flag10_IRQHandler>

20000410 <ACE_PPE_Flag11_IRQHandler>:
20000410:	e7fe      	b.n	20000410 <ACE_PPE_Flag11_IRQHandler>

20000412 <ACE_PPE_Flag12_IRQHandler>:
20000412:	e7fe      	b.n	20000412 <ACE_PPE_Flag12_IRQHandler>

20000414 <ACE_PPE_Flag13_IRQHandler>:
20000414:	e7fe      	b.n	20000414 <ACE_PPE_Flag13_IRQHandler>

20000416 <ACE_PPE_Flag14_IRQHandler>:
20000416:	e7fe      	b.n	20000416 <ACE_PPE_Flag14_IRQHandler>

20000418 <ACE_PPE_Flag15_IRQHandler>:
20000418:	e7fe      	b.n	20000418 <ACE_PPE_Flag15_IRQHandler>

2000041a <ACE_PPE_Flag16_IRQHandler>:
2000041a:	e7fe      	b.n	2000041a <ACE_PPE_Flag16_IRQHandler>

2000041c <ACE_PPE_Flag17_IRQHandler>:
2000041c:	e7fe      	b.n	2000041c <ACE_PPE_Flag17_IRQHandler>

2000041e <ACE_PPE_Flag18_IRQHandler>:
2000041e:	e7fe      	b.n	2000041e <ACE_PPE_Flag18_IRQHandler>

20000420 <ACE_PPE_Flag19_IRQHandler>:
20000420:	e7fe      	b.n	20000420 <ACE_PPE_Flag19_IRQHandler>

20000422 <ACE_PPE_Flag20_IRQHandler>:
20000422:	e7fe      	b.n	20000422 <ACE_PPE_Flag20_IRQHandler>

20000424 <ACE_PPE_Flag21_IRQHandler>:
20000424:	e7fe      	b.n	20000424 <ACE_PPE_Flag21_IRQHandler>

20000426 <ACE_PPE_Flag22_IRQHandler>:
20000426:	e7fe      	b.n	20000426 <ACE_PPE_Flag22_IRQHandler>

20000428 <ACE_PPE_Flag23_IRQHandler>:
20000428:	e7fe      	b.n	20000428 <ACE_PPE_Flag23_IRQHandler>

2000042a <ACE_PPE_Flag24_IRQHandler>:
2000042a:	e7fe      	b.n	2000042a <ACE_PPE_Flag24_IRQHandler>

2000042c <ACE_PPE_Flag25_IRQHandler>:
2000042c:	e7fe      	b.n	2000042c <ACE_PPE_Flag25_IRQHandler>

2000042e <ACE_PPE_Flag26_IRQHandler>:
2000042e:	e7fe      	b.n	2000042e <ACE_PPE_Flag26_IRQHandler>

20000430 <ACE_PPE_Flag27_IRQHandler>:
20000430:	e7fe      	b.n	20000430 <ACE_PPE_Flag27_IRQHandler>

20000432 <ACE_PPE_Flag28_IRQHandler>:
20000432:	e7fe      	b.n	20000432 <ACE_PPE_Flag28_IRQHandler>

20000434 <ACE_PPE_Flag29_IRQHandler>:
20000434:	e7fe      	b.n	20000434 <ACE_PPE_Flag29_IRQHandler>

20000436 <ACE_PPE_Flag30_IRQHandler>:
20000436:	e7fe      	b.n	20000436 <ACE_PPE_Flag30_IRQHandler>

20000438 <ACE_PPE_Flag31_IRQHandler>:
20000438:	e7fe      	b.n	20000438 <ACE_PPE_Flag31_IRQHandler>
2000043a:	0000      	.short	0x0000
2000043c:	20003825 	.word	0x20003825
20000440:	00000000 	.word	0x00000000
20000444:	20000000 	.word	0x20000000
20000448:	20000000 	.word	0x20000000
2000044c:	2000a2e0 	.word	0x2000a2e0
20000450:	2000a2e0 	.word	0x2000a2e0
20000454:	2000a2e0 	.word	0x2000a2e0
20000458:	2000a808 	.word	0x2000a808
2000045c:	00000000 	.word	0x00000000
20000460:	2000a808 	.word	0x2000a808
20000464:	2000aa20 	.word	0x2000aa20
20000468:	20003b21 	.word	0x20003b21
2000046c:	200008f9 	.word	0x200008f9

20000470 <__do_global_dtors_aux>:
20000470:	f64a 0308 	movw	r3, #43016	; 0xa808
20000474:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000478:	781a      	ldrb	r2, [r3, #0]
2000047a:	b90a      	cbnz	r2, 20000480 <__do_global_dtors_aux+0x10>
2000047c:	2001      	movs	r0, #1
2000047e:	7018      	strb	r0, [r3, #0]
20000480:	4770      	bx	lr
20000482:	bf00      	nop

20000484 <frame_dummy>:
20000484:	f24a 20e0 	movw	r0, #41696	; 0xa2e0
20000488:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000048c:	b508      	push	{r3, lr}
2000048e:	6803      	ldr	r3, [r0, #0]
20000490:	b12b      	cbz	r3, 2000049e <frame_dummy+0x1a>
20000492:	f240 0300 	movw	r3, #0
20000496:	f2c0 0300 	movt	r3, #0
2000049a:	b103      	cbz	r3, 2000049e <frame_dummy+0x1a>
2000049c:	4798      	blx	r3
2000049e:	bd08      	pop	{r3, pc}

200004a0 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
200004a0:	b480      	push	{r7}
200004a2:	b083      	sub	sp, #12
200004a4:	af00      	add	r7, sp, #0
200004a6:	4603      	mov	r3, r0
200004a8:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200004aa:	f24e 1300 	movw	r3, #57600	; 0xe100
200004ae:	f2ce 0300 	movt	r3, #57344	; 0xe000
200004b2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200004b6:	ea4f 1252 	mov.w	r2, r2, lsr #5
200004ba:	88f9      	ldrh	r1, [r7, #6]
200004bc:	f001 011f 	and.w	r1, r1, #31
200004c0:	f04f 0001 	mov.w	r0, #1
200004c4:	fa00 f101 	lsl.w	r1, r0, r1
200004c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200004cc:	f107 070c 	add.w	r7, r7, #12
200004d0:	46bd      	mov	sp, r7
200004d2:	bc80      	pop	{r7}
200004d4:	4770      	bx	lr
200004d6:	bf00      	nop

200004d8 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
200004d8:	b480      	push	{r7}
200004da:	b083      	sub	sp, #12
200004dc:	af00      	add	r7, sp, #0
200004de:	4603      	mov	r3, r0
200004e0:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
200004e2:	f24e 1300 	movw	r3, #57600	; 0xe100
200004e6:	f2ce 0300 	movt	r3, #57344	; 0xe000
200004ea:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200004ee:	ea4f 1252 	mov.w	r2, r2, lsr #5
200004f2:	88f9      	ldrh	r1, [r7, #6]
200004f4:	f001 011f 	and.w	r1, r1, #31
200004f8:	f04f 0001 	mov.w	r0, #1
200004fc:	fa00 f101 	lsl.w	r1, r0, r1
20000500:	f102 0220 	add.w	r2, r2, #32
20000504:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000508:	f107 070c 	add.w	r7, r7, #12
2000050c:	46bd      	mov	sp, r7
2000050e:	bc80      	pop	{r7}
20000510:	4770      	bx	lr
20000512:	bf00      	nop

20000514 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20000514:	b480      	push	{r7}
20000516:	b083      	sub	sp, #12
20000518:	af00      	add	r7, sp, #0
2000051a:	4603      	mov	r3, r0
2000051c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000051e:	f24e 1300 	movw	r3, #57600	; 0xe100
20000522:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000526:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
2000052a:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000052e:	88f9      	ldrh	r1, [r7, #6]
20000530:	f001 011f 	and.w	r1, r1, #31
20000534:	f04f 0001 	mov.w	r0, #1
20000538:	fa00 f101 	lsl.w	r1, r0, r1
2000053c:	f102 0260 	add.w	r2, r2, #96	; 0x60
20000540:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000544:	f107 070c 	add.w	r7, r7, #12
20000548:	46bd      	mov	sp, r7
2000054a:	bc80      	pop	{r7}
2000054c:	4770      	bx	lr
2000054e:	bf00      	nop

20000550 <MSS_TIM1_init>:
    one-shot mode. Allowed values for this parameter are:
        - MSS_TIMER_PERIODIC_MODE
        - MSS_TIMER_ONE_SHOT_MODE
 */
static __INLINE void MSS_TIM1_init( mss_timer_mode_t mode )
{
20000550:	b580      	push	{r7, lr}
20000552:	b082      	sub	sp, #8
20000554:	af00      	add	r7, sp, #0
20000556:	4603      	mov	r3, r0
20000558:	71fb      	strb	r3, [r7, #7]
    NVIC_DisableIRQ( Timer1_IRQn );             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
2000055a:	f04f 0014 	mov.w	r0, #20
2000055e:	f7ff ffbb 	bl	200004d8 <NVIC_DisableIRQ>
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
20000562:	f242 0300 	movw	r3, #8192	; 0x2000
20000566:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000056a:	f242 0200 	movw	r2, #8192	; 0x2000
2000056e:	f2ce 0204 	movt	r2, #57348	; 0xe004
20000572:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000574:	f022 0240 	bic.w	r2, r2, #64	; 0x40
20000578:	631a      	str	r2, [r3, #48]	; 0x30
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
2000057a:	f245 0300 	movw	r3, #20480	; 0x5000
2000057e:	f2c4 0300 	movt	r3, #16384	; 0x4000
20000582:	f04f 0200 	mov.w	r2, #0
20000586:	655a      	str	r2, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM1ENABLE = 0U;             /* disable timer */
20000588:	f240 0300 	movw	r3, #0
2000058c:	f2c4 230a 	movt	r3, #16906	; 0x420a
20000590:	f04f 0200 	mov.w	r2, #0
20000594:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    TIMER_BITBAND->TIM1INTEN = 0U;              /* disable interrupt */
20000598:	f240 0300 	movw	r3, #0
2000059c:	f2c4 230a 	movt	r3, #16906	; 0x420a
200005a0:	f04f 0200 	mov.w	r2, #0
200005a4:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    TIMER_BITBAND->TIM1MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
200005a8:	f240 0300 	movw	r3, #0
200005ac:	f2c4 230a 	movt	r3, #16906	; 0x420a
200005b0:	79fa      	ldrb	r2, [r7, #7]
200005b2:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    
    TIMER->TIM1_RIS = 1U;                       /* clear timer 1 interrupt */
200005b6:	f245 0300 	movw	r3, #20480	; 0x5000
200005ba:	f2c4 0300 	movt	r3, #16384	; 0x4000
200005be:	f04f 0201 	mov.w	r2, #1
200005c2:	611a      	str	r2, [r3, #16]
    NVIC_ClearPendingIRQ( Timer1_IRQn );        /* clear timer 1 interrupt within NVIC */
200005c4:	f04f 0014 	mov.w	r0, #20
200005c8:	f7ff ffa4 	bl	20000514 <NVIC_ClearPendingIRQ>
}
200005cc:	f107 0708 	add.w	r7, r7, #8
200005d0:	46bd      	mov	sp, r7
200005d2:	bd80      	pop	{r7, pc}

200005d4 <MSS_TIM1_start>:
  MSS_TIM1_load_immediate() or MSS_TIM1_load_background() functions. 
  Note: The MSS_TIM1_start() function is also used to resume the down-counter
        if previously stopped using MSS_TIM1_stop() function.
 */
static __INLINE void MSS_TIM1_start( void )
{
200005d4:	b480      	push	{r7}
200005d6:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1ENABLE = 1U;    /* enable timer */
200005d8:	f240 0300 	movw	r3, #0
200005dc:	f2c4 230a 	movt	r3, #16906	; 0x420a
200005e0:	f04f 0201 	mov.w	r2, #1
200005e4:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
200005e8:	46bd      	mov	sp, r7
200005ea:	bc80      	pop	{r7}
200005ec:	4770      	bx	lr
200005ee:	bf00      	nop

200005f0 <MSS_TIM1_stop>:
/*-------------------------------------------------------------------------*//**
  The MSS_TIM1_stop() function disables Timer 1 and stops its down-counter
  decrementing.
 */
static __INLINE void MSS_TIM1_stop( void )
{
200005f0:	b480      	push	{r7}
200005f2:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1ENABLE = 0U;    /* disable timer */
200005f4:	f240 0300 	movw	r3, #0
200005f8:	f2c4 230a 	movt	r3, #16906	; 0x420a
200005fc:	f04f 0200 	mov.w	r2, #0
20000600:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
20000604:	46bd      	mov	sp, r7
20000606:	bc80      	pop	{r7}
20000608:	4770      	bx	lr
2000060a:	bf00      	nop

2000060c <MSS_TIM1_load_immediate>:
  @param load_value
    The load_value parameter specifies the value from which the Timer 1 
    down-counter will start decrementing.
 */
static __INLINE void MSS_TIM1_load_immediate( uint32_t load_value )
{
2000060c:	b480      	push	{r7}
2000060e:	b083      	sub	sp, #12
20000610:	af00      	add	r7, sp, #0
20000612:	6078      	str	r0, [r7, #4]
    TIMER->TIM1_LOADVAL = load_value;
20000614:	f245 0300 	movw	r3, #20480	; 0x5000
20000618:	f2c4 0300 	movt	r3, #16384	; 0x4000
2000061c:	687a      	ldr	r2, [r7, #4]
2000061e:	605a      	str	r2, [r3, #4]
}
20000620:	f107 070c 	add.w	r7, r7, #12
20000624:	46bd      	mov	sp, r7
20000626:	bc80      	pop	{r7}
20000628:	4770      	bx	lr
2000062a:	bf00      	nop

2000062c <MSS_TIM1_enable_irq>:
  weak linkage, in the SmartFusion CMSIS-PAL. You must provide your own
  implementation of the Timer1_IRQHandler() function, that will override the
  default implementation, to suit your application.
 */
static __INLINE void MSS_TIM1_enable_irq( void )
{
2000062c:	b580      	push	{r7, lr}
2000062e:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1INTEN = 1U;
20000630:	f240 0300 	movw	r3, #0
20000634:	f2c4 230a 	movt	r3, #16906	; 0x420a
20000638:	f04f 0201 	mov.w	r2, #1
2000063c:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    NVIC_EnableIRQ( Timer1_IRQn );
20000640:	f04f 0014 	mov.w	r0, #20
20000644:	f7ff ff2c 	bl	200004a0 <NVIC_EnableIRQ>
}
20000648:	bd80      	pop	{r7, pc}
2000064a:	bf00      	nop

2000064c <MSS_TIM1_disable_irq>:
  The MSS_TIM1_disable_irq() function is used to disable interrupt generation
  for Timer 1. This function also disables the interrupt in the Cortex-M3
  interrupt controller.
 */
static __INLINE void MSS_TIM1_disable_irq( void )
{
2000064c:	b580      	push	{r7, lr}
2000064e:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1INTEN = 0U;
20000650:	f240 0300 	movw	r3, #0
20000654:	f2c4 230a 	movt	r3, #16906	; 0x420a
20000658:	f04f 0200 	mov.w	r2, #0
2000065c:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    NVIC_DisableIRQ( Timer1_IRQn );
20000660:	f04f 0014 	mov.w	r0, #20
20000664:	f7ff ff38 	bl	200004d8 <NVIC_DisableIRQ>
}
20000668:	bd80      	pop	{r7, pc}
2000066a:	bf00      	nop

2000066c <MSS_TIM1_clear_irq>:
  implementation of the Timer1_IRQHandler() Timer 1 interrupt service routine
  (ISR) in order to prevent the same interrupt event retriggering a call to the
  ISR.
 */
static __INLINE void MSS_TIM1_clear_irq( void )
{
2000066c:	b480      	push	{r7}
2000066e:	af00      	add	r7, sp, #0
    TIMER->TIM1_RIS = 1U;
20000670:	f245 0300 	movw	r3, #20480	; 0x5000
20000674:	f2c4 0300 	movt	r3, #16384	; 0x4000
20000678:	f04f 0201 	mov.w	r2, #1
2000067c:	611a      	str	r2, [r3, #16]
    /*
      To ensure all the previous instructions are completed, data barrier 
      instruction is used. The “dsb” data barriers instruction completes,
      only after all the previous instruction are completed. 
     */
    __ASM volatile ("dsb");
2000067e:	f3bf 8f4f 	dsb	sy
}
20000682:	46bd      	mov	sp, r7
20000684:	bc80      	pop	{r7}
20000686:	4770      	bx	lr

20000688 <MSS_TIM2_init>:
    one-shot mode. Allowed values for this parameter are:
        - MSS_TIMER_PERIODIC_MODE
        - MSS_TIMER_ONE_SHOT_MODE 
 */
static __INLINE void MSS_TIM2_init( mss_timer_mode_t mode )
{
20000688:	b580      	push	{r7, lr}
2000068a:	b082      	sub	sp, #8
2000068c:	af00      	add	r7, sp, #0
2000068e:	4603      	mov	r3, r0
20000690:	71fb      	strb	r3, [r7, #7]
    NVIC_DisableIRQ( Timer2_IRQn );             /* Disable timer 2 irq in the Cortex-M3 NVIC */  
20000692:	f04f 0015 	mov.w	r0, #21
20000696:	f7ff ff1f 	bl	200004d8 <NVIC_DisableIRQ>
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
2000069a:	f242 0300 	movw	r3, #8192	; 0x2000
2000069e:	f2ce 0304 	movt	r3, #57348	; 0xe004
200006a2:	f242 0200 	movw	r2, #8192	; 0x2000
200006a6:	f2ce 0204 	movt	r2, #57348	; 0xe004
200006aa:	6b12      	ldr	r2, [r2, #48]	; 0x30
200006ac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
200006b0:	631a      	str	r2, [r3, #48]	; 0x30
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
200006b2:	f245 0300 	movw	r3, #20480	; 0x5000
200006b6:	f2c4 0300 	movt	r3, #16384	; 0x4000
200006ba:	f04f 0200 	mov.w	r2, #0
200006be:	655a      	str	r2, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM2ENABLE = 0U;             /* disable timer */
200006c0:	f240 0300 	movw	r3, #0
200006c4:	f2c4 230a 	movt	r3, #16906	; 0x420a
200006c8:	f04f 0200 	mov.w	r2, #0
200006cc:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
    TIMER_BITBAND->TIM2INTEN = 0U;              /* disable interrupt */
200006d0:	f240 0300 	movw	r3, #0
200006d4:	f2c4 230a 	movt	r3, #16906	; 0x420a
200006d8:	f04f 0200 	mov.w	r2, #0
200006dc:	f8c3 2488 	str.w	r2, [r3, #1160]	; 0x488
    TIMER_BITBAND->TIM2MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
200006e0:	f240 0300 	movw	r3, #0
200006e4:	f2c4 230a 	movt	r3, #16906	; 0x420a
200006e8:	79fa      	ldrb	r2, [r7, #7]
200006ea:	f8c3 2484 	str.w	r2, [r3, #1156]	; 0x484
    
    TIMER->TIM2_RIS = 1U;                       /* clear timer 2 interrupt */
200006ee:	f245 0300 	movw	r3, #20480	; 0x5000
200006f2:	f2c4 0300 	movt	r3, #16384	; 0x4000
200006f6:	f04f 0201 	mov.w	r2, #1
200006fa:	629a      	str	r2, [r3, #40]	; 0x28
    NVIC_ClearPendingIRQ( Timer2_IRQn );        /* clear timer 2 interrupt within NVIC */
200006fc:	f04f 0015 	mov.w	r0, #21
20000700:	f7ff ff08 	bl	20000514 <NVIC_ClearPendingIRQ>
}
20000704:	f107 0708 	add.w	r7, r7, #8
20000708:	46bd      	mov	sp, r7
2000070a:	bd80      	pop	{r7, pc}

2000070c <MSS_TIM2_start>:
  MSS_TIM2_load_immediate() or MSS_TIM2_load_background() functions. 
  Note: The MSS_TIM2_start() function is also used to resume the down-counter
        if previously stopped using the MSS_TIM2_stop() function.
 */
static __INLINE void MSS_TIM2_start( void )
{
2000070c:	b480      	push	{r7}
2000070e:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM2ENABLE = 1U;    /* enable timer */
20000710:	f240 0300 	movw	r3, #0
20000714:	f2c4 230a 	movt	r3, #16906	; 0x420a
20000718:	f04f 0201 	mov.w	r2, #1
2000071c:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
}
20000720:	46bd      	mov	sp, r7
20000722:	bc80      	pop	{r7}
20000724:	4770      	bx	lr
20000726:	bf00      	nop

20000728 <MSS_TIM2_stop>:
/*-------------------------------------------------------------------------*//**
  The MSS_TIM2_stop() function disables Timer 2 and stops its down-counter
  decrementing.
 */
static __INLINE void MSS_TIM2_stop( void )
{
20000728:	b480      	push	{r7}
2000072a:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM2ENABLE = 0U;    /* disable timer */
2000072c:	f240 0300 	movw	r3, #0
20000730:	f2c4 230a 	movt	r3, #16906	; 0x420a
20000734:	f04f 0200 	mov.w	r2, #0
20000738:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
}
2000073c:	46bd      	mov	sp, r7
2000073e:	bc80      	pop	{r7}
20000740:	4770      	bx	lr
20000742:	bf00      	nop

20000744 <MSS_TIM2_load_immediate>:
  @param load_value
    The load_value parameter specifies the value from which the Timer 2
    down-counter will start decrementing. 
 */
static __INLINE void MSS_TIM2_load_immediate(uint32_t load_value)
{
20000744:	b480      	push	{r7}
20000746:	b083      	sub	sp, #12
20000748:	af00      	add	r7, sp, #0
2000074a:	6078      	str	r0, [r7, #4]
    TIMER->TIM2_LOADVAL = load_value;
2000074c:	f245 0300 	movw	r3, #20480	; 0x5000
20000750:	f2c4 0300 	movt	r3, #16384	; 0x4000
20000754:	687a      	ldr	r2, [r7, #4]
20000756:	61da      	str	r2, [r3, #28]
}
20000758:	f107 070c 	add.w	r7, r7, #12
2000075c:	46bd      	mov	sp, r7
2000075e:	bc80      	pop	{r7}
20000760:	4770      	bx	lr
20000762:	bf00      	nop

20000764 <MSS_TIM2_enable_irq>:
  linkage, in the SmartFusion CMSIS-PAL. You must provide your own implementation
  of the Timer2_IRQHandler() function, that will override the default
  implementation, to suit your application.
 */
static __INLINE void MSS_TIM2_enable_irq(void)
{
20000764:	b580      	push	{r7, lr}
20000766:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM2INTEN = 1U;
20000768:	f240 0300 	movw	r3, #0
2000076c:	f2c4 230a 	movt	r3, #16906	; 0x420a
20000770:	f04f 0201 	mov.w	r2, #1
20000774:	f8c3 2488 	str.w	r2, [r3, #1160]	; 0x488
    NVIC_EnableIRQ( Timer2_IRQn );
20000778:	f04f 0015 	mov.w	r0, #21
2000077c:	f7ff fe90 	bl	200004a0 <NVIC_EnableIRQ>
}
20000780:	bd80      	pop	{r7, pc}
20000782:	bf00      	nop

20000784 <MSS_TIM2_disable_irq>:
  The MSS_TIM2_disable_irq() function is used to disable interrupt generation
  for Timer 2. This function also disables the interrupt in the Cortex-M3
  interrupt controller.
 */
static __INLINE void MSS_TIM2_disable_irq(void)
{
20000784:	b580      	push	{r7, lr}
20000786:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM2INTEN = 0U;
20000788:	f240 0300 	movw	r3, #0
2000078c:	f2c4 230a 	movt	r3, #16906	; 0x420a
20000790:	f04f 0200 	mov.w	r2, #0
20000794:	f8c3 2488 	str.w	r2, [r3, #1160]	; 0x488
    NVIC_DisableIRQ(Timer2_IRQn);
20000798:	f04f 0015 	mov.w	r0, #21
2000079c:	f7ff fe9c 	bl	200004d8 <NVIC_DisableIRQ>
}
200007a0:	bd80      	pop	{r7, pc}
200007a2:	bf00      	nop

200007a4 <MSS_TIM2_clear_irq>:
  implementation of the Timer2_IRQHandler() Timer 2 interrupt service routine
  (ISR) in order to prevent the same interrupt event re-triggering a call to the
  ISR.
 */
static __INLINE void MSS_TIM2_clear_irq(void)
{
200007a4:	b480      	push	{r7}
200007a6:	af00      	add	r7, sp, #0
    TIMER->TIM2_RIS = 1U;
200007a8:	f245 0300 	movw	r3, #20480	; 0x5000
200007ac:	f2c4 0300 	movt	r3, #16384	; 0x4000
200007b0:	f04f 0201 	mov.w	r2, #1
200007b4:	629a      	str	r2, [r3, #40]	; 0x28
    /*
      To ensure all the previous instructions are completed, data barrier 
      instruction is used. The “dsb” data barriers instruction completes,
      only after all the previous instruction are completed. 
     */
    __ASM volatile ("dsb");
200007b6:	f3bf 8f4f 	dsb	sy
}
200007ba:	46bd      	mov	sp, r7
200007bc:	bc80      	pop	{r7}
200007be:	4770      	bx	lr

200007c0 <Timer1_IRQHandler>:
    	can_hit = 1;
    }
    NVIC_ClearPendingIRQ( Fabric_IRQn );
} */

void Timer1_IRQHandler( void ){
200007c0:	b580      	push	{r7, lr}
200007c2:	af00      	add	r7, sp, #0

	can_hit = 1;
200007c4:	f24a 23e4 	movw	r3, #41700	; 0xa2e4
200007c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007cc:	f04f 0201 	mov.w	r2, #1
200007d0:	601a      	str	r2, [r3, #0]
	MSS_TIM1_clear_irq();
200007d2:	f7ff ff4b 	bl	2000066c <MSS_TIM1_clear_irq>
	MSS_TIM1_stop();
200007d6:	f7ff ff0b 	bl	200005f0 <MSS_TIM1_stop>
	MSS_TIM1_disable_irq();
200007da:	f7ff ff37 	bl	2000064c <MSS_TIM1_disable_irq>
	if (myTank.health < DAMAGED_THRESH){ // When at DAMAGED_THRESH, reset running light to yellow
200007de:	f64a 03b0 	movw	r3, #43184	; 0xa8b0
200007e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007e6:	681a      	ldr	r2, [r3, #0]
200007e8:	f649 7318 	movw	r3, #40728	; 0x9f18
200007ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007f0:	681b      	ldr	r3, [r3, #0]
200007f2:	429a      	cmp	r2, r3
200007f4:	d202      	bcs.n	200007fc <Timer1_IRQHandler+0x3c>
		yellowLED();
200007f6:	f000 fe1f 	bl	20001438 <yellowLED>
200007fa:	e001      	b.n	20000800 <Timer1_IRQHandler+0x40>
	} else {
		greenLED();
200007fc:	f000 fcdc 	bl	200011b8 <greenLED>
	}

	//MSS_TIM1_load_immediate(root->time);
	//MSS_TIM1_start();
}
20000800:	bd80      	pop	{r7, pc}
20000802:	bf00      	nop

20000804 <Timer2_IRQHandler>:

void Timer2_IRQHandler( void ){
20000804:	b580      	push	{r7, lr}
20000806:	af00      	add	r7, sp, #0
	sound_done = 1;
20000808:	f24a 23e8 	movw	r3, #41704	; 0xa2e8
2000080c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000810:	f04f 0201 	mov.w	r2, #1
20000814:	601a      	str	r2, [r3, #0]
	MSS_TIM2_clear_irq();
20000816:	f7ff ffc5 	bl	200007a4 <MSS_TIM2_clear_irq>
	MSS_TIM2_stop();
2000081a:	f7ff ff85 	bl	20000728 <MSS_TIM2_stop>
	MSS_TIM2_disable_irq();
2000081e:	f7ff ffb1 	bl	20000784 <MSS_TIM2_disable_irq>
}
20000822:	bd80      	pop	{r7, pc}

20000824 <GPIO0_IRQHandler>:


__attribute__ ((interrupt)) void GPIO0_IRQHandler( void )
{
20000824:	4668      	mov	r0, sp
20000826:	f020 0107 	bic.w	r1, r0, #7
2000082a:	468d      	mov	sp, r1
2000082c:	b581      	push	{r0, r7, lr}
2000082e:	b083      	sub	sp, #12
20000830:	af00      	add	r7, sp, #0
	if (can_hit){
20000832:	f24a 23e4 	movw	r3, #41700	; 0xa2e4
20000836:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000083a:	681b      	ldr	r3, [r3, #0]
2000083c:	2b00      	cmp	r3, #0
2000083e:	d049      	beq.n	200008d4 <GPIO0_IRQHandler+0xb0>
		//volatile uint32_t * hitsAddr = (volatile uint32_t *)(HITS_ADDR);
		//hits = *hitsAddr;
		//hits++;
		//*hitsAddr = hits;
		//UART_init(&g_uart, COREUARTAPB0_BASE_ADDR, BAUD_VALUE_9600, (DATA_8_BITS | NO_PARITY));
		uint8_t tx_buff[2] = "q\n";
20000840:	f640 2371 	movw	r3, #2673	; 0xa71
20000844:	80bb      	strh	r3, [r7, #4]
		UART_send(&g_uart,(const uint8_t *)&tx_buff,sizeof(tx_buff));	// play hit sound
20000846:	f107 0304 	add.w	r3, r7, #4
2000084a:	f64a 009c 	movw	r0, #43164	; 0xa89c
2000084e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000852:	4619      	mov	r1, r3
20000854:	f04f 0202 	mov.w	r2, #2
20000858:	f002 fc74 	bl	20003144 <UART_send>

		delay(1000000);
2000085c:	f244 2040 	movw	r0, #16960	; 0x4240
20000860:	f2c0 000f 	movt	r0, #15
20000864:	f000 ff32 	bl	200016cc <delay>
		getHit();
20000868:	f000 ff58 	bl	2000171c <getHit>
		redLED(); //START LED
2000086c:	f000 fd3e 	bl	200012ec <redLED>
		uint8_t tx_buff2[3] = "#1\n";
20000870:	f649 721c 	movw	r2, #40732	; 0x9f1c
20000874:	f2c2 0200 	movt	r2, #8192	; 0x2000
20000878:	463b      	mov	r3, r7
2000087a:	6812      	ldr	r2, [r2, #0]
2000087c:	4611      	mov	r1, r2
2000087e:	8019      	strh	r1, [r3, #0]
20000880:	f103 0302 	add.w	r3, r3, #2
20000884:	ea4f 4212 	mov.w	r2, r2, lsr #16
20000888:	701a      	strb	r2, [r3, #0]
		UART_send(&g_uart,(const uint8_t *)&tx_buff2,sizeof(tx_buff2));	// play hit sound
2000088a:	463b      	mov	r3, r7
2000088c:	f64a 009c 	movw	r0, #43164	; 0xa89c
20000890:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000894:	4619      	mov	r1, r3
20000896:	f04f 0203 	mov.w	r2, #3
2000089a:	f002 fc53 	bl	20003144 <UART_send>

		// MSS timer start
		MSS_TIM1_init(1); // one shot
2000089e:	f04f 0001 	mov.w	r0, #1
200008a2:	f7ff fe55 	bl	20000550 <MSS_TIM1_init>
		MSS_TIM1_load_immediate(300000000); // 3 seconds
200008a6:	f24a 3000 	movw	r0, #41728	; 0xa300
200008aa:	f2c1 10e1 	movt	r0, #4577	; 0x11e1
200008ae:	f7ff fead 	bl	2000060c <MSS_TIM1_load_immediate>
		MSS_TIM1_start();
200008b2:	f7ff fe8f 	bl	200005d4 <MSS_TIM1_start>
		MSS_TIM1_enable_irq();
200008b6:	f7ff feb9 	bl	2000062c <MSS_TIM1_enable_irq>
		can_hit = 0; // Prevent from going in additional times
200008ba:	f24a 23e4 	movw	r3, #41700	; 0xa2e4
200008be:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008c2:	f04f 0200 	mov.w	r2, #0
200008c6:	601a      	str	r2, [r3, #0]
		//NVIC_DisableIRQ(Fabric_IRQn); // Add interrupts to disable timer for certain period of time later
		delay(1000000);
200008c8:	f244 2040 	movw	r0, #16960	; 0x4240
200008cc:	f2c0 000f 	movt	r0, #15
200008d0:	f000 fefc 	bl	200016cc <delay>
	}
	MSS_GPIO_clear_irq(MSS_GPIO_0);
200008d4:	f04f 0000 	mov.w	r0, #0
200008d8:	f002 fabe 	bl	20002e58 <MSS_GPIO_clear_irq>
	MSS_GPIO_set_output(MSS_GPIO_0, 0);
200008dc:	f04f 0000 	mov.w	r0, #0
200008e0:	f04f 0100 	mov.w	r1, #0
200008e4:	f002 fa66 	bl	20002db4 <MSS_GPIO_set_output>
}
200008e8:	f107 070c 	add.w	r7, r7, #12
200008ec:	46bd      	mov	sp, r7
200008ee:	e8bd 4081 	ldmia.w	sp!, {r0, r7, lr}
200008f2:	4685      	mov	sp, r0
200008f4:	4770      	bx	lr
200008f6:	bf00      	nop

200008f8 <main>:

int main()
{
200008f8:	b580      	push	{r7, lr}
200008fa:	b094      	sub	sp, #80	; 0x50
200008fc:	af02      	add	r7, sp, #8
	volatile uint32_t * rlAddr = (volatile uint32_t *)(0x40050010); // Right/Left Servo
200008fe:	f240 0310 	movw	r3, #16
20000902:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000906:	60fb      	str	r3, [r7, #12]
	volatile uint32_t * udAddr = (volatile uint32_t *)(0x40050014); // Up/Down Servo
20000908:	f240 0314 	movw	r3, #20
2000090c:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000910:	613b      	str	r3, [r7, #16]
	volatile uint32_t * freqAddr = (volatile uint32_t *)(0x40050020); // Frequency of IR
20000912:	f240 0320 	movw	r3, #32
20000916:	f2c4 0305 	movt	r3, #16389	; 0x4005
2000091a:	617b      	str	r3, [r7, #20]
	volatile uint32_t * hitsAddr = (volatile uint32_t *)(0x40050024); // hits IR
2000091c:	f240 0324 	movw	r3, #36	; 0x24
20000920:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000924:	61bb      	str	r3, [r7, #24]
	volatile uint32_t * motorAddr = (volatile uint32_t *) 0x40050034; // motor
20000926:	f240 0334 	movw	r3, #52	; 0x34
2000092a:	f2c4 0305 	movt	r3, #16389	; 0x4005
2000092e:	61fb      	str	r3, [r7, #28]
	volatile uint32_t * pulsewidthAddr = (volatile uint32_t *) 0x40050038; // pulse width motor
20000930:	f240 0338 	movw	r3, #56	; 0x38
20000934:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000938:	623b      	str	r3, [r7, #32]

	uint32_t joyVals = 0; // values from joysticks
2000093a:	f04f 0300 	mov.w	r3, #0
2000093e:	627b      	str	r3, [r7, #36]	; 0x24
	*hitsAddr = 0;
20000940:	69bb      	ldr	r3, [r7, #24]
20000942:	f04f 0200 	mov.w	r2, #0
20000946:	601a      	str	r2, [r3, #0]

	UART_init(&g_uart, COREUARTAPB0_BASE_ADDR, BAUD_VALUE_9600, (DATA_8_BITS | NO_PARITY)); // endable sound board UART
20000948:	f64a 009c 	movw	r0, #43164	; 0xa89c
2000094c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000950:	f240 1100 	movw	r1, #256	; 0x100
20000954:	f2c4 0105 	movt	r1, #16389	; 0x4005
20000958:	f240 228a 	movw	r2, #650	; 0x28a
2000095c:	f04f 0301 	mov.w	r3, #1
20000960:	f002 faa2 	bl	20002ea8 <UART_init>

	// SPI for LED
    greenLED(); //Initialize to greenLED
20000964:	f000 fc28 	bl	200011b8 <greenLED>
	// end SPI LED


	NVIC_EnableIRQ(Fabric_IRQn);
20000968:	f04f 001f 	mov.w	r0, #31
2000096c:	f7ff fd98 	bl	200004a0 <NVIC_EnableIRQ>
	MSS_GPIO_config(MSS_GPIO_0, MSS_GPIO_IRQ_EDGE_POSITIVE);
20000970:	f04f 0000 	mov.w	r0, #0
20000974:	f04f 0140 	mov.w	r1, #64	; 0x40
20000978:	f002 f9fe 	bl	20002d78 <MSS_GPIO_config>
	MSS_GPIO_enable_irq(MSS_GPIO_0);
2000097c:	f04f 0000 	mov.w	r0, #0
20000980:	f002 fa38 	bl	20002df4 <MSS_GPIO_enable_irq>

	//NVIC_EnableIRQ(GPIO0_IRQn);

	uint32_t udPos = 900000; // Start at 90 deg. (middle position)
20000984:	f64b 33a0 	movw	r3, #48032	; 0xbba0
20000988:	f2c0 030d 	movt	r3, #13
2000098c:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t rlPos = 900000;
2000098e:	f64b 33a0 	movw	r3, #48032	; 0xbba0
20000992:	f2c0 030d 	movt	r3, #13
20000996:	62fb      	str	r3, [r7, #44]	; 0x2c

	// Initialize servo positions
	*udAddr = udPos;
20000998:	693b      	ldr	r3, [r7, #16]
2000099a:	6aba      	ldr	r2, [r7, #40]	; 0x28
2000099c:	601a      	str	r2, [r3, #0]
	*rlAddr = rlPos;
2000099e:	68fb      	ldr	r3, [r7, #12]
200009a0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
200009a2:	601a      	str	r2, [r3, #0]

	//Setup SPI stuff
	setupSPI();
200009a4:	f000 fa82 	bl	20000eac <setupSPI>


	// Initialize UART for xBees
	MSS_UART_init(&g_mss_uart1, MSS_UART_57600_BAUD,
200009a8:	f64a 00c0 	movw	r0, #43200	; 0xa8c0
200009ac:	f2c2 0000 	movt	r0, #8192	; 0x2000
200009b0:	f44f 4161 	mov.w	r1, #57600	; 0xe100
200009b4:	f04f 0203 	mov.w	r2, #3
200009b8:	f000 ffd4 	bl	20001964 <MSS_UART_init>
			 MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT );


	MSS_UART_set_rx_handler( &g_mss_uart1,uart1_rx_handler,
200009bc:	f64a 00c0 	movw	r0, #43200	; 0xa8c0
200009c0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200009c4:	f241 516d 	movw	r1, #5485	; 0x156d
200009c8:	f2c2 0100 	movt	r1, #8192	; 0x2000
200009cc:	f04f 0280 	mov.w	r2, #128	; 0x80
200009d0:	f001 fabc 	bl	20001f4c <MSS_UART_set_rx_handler>
			MSS_UART_FIFO_EIGHT_BYTES );


	//Initialize Tank
	myTank.health = MAX_HEALTH;
200009d4:	f64a 03b0 	movw	r3, #43184	; 0xa8b0
200009d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200009dc:	f04f 0264 	mov.w	r2, #100	; 0x64
200009e0:	601a      	str	r2, [r3, #0]
	myTank.damagePerHit = 5;
200009e2:	f64a 03b0 	movw	r3, #43184	; 0xa8b0
200009e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200009ea:	f04f 0205 	mov.w	r2, #5
200009ee:	609a      	str	r2, [r3, #8]
	myTank.aimingSpeed = 10000;
200009f0:	f64a 03b0 	movw	r3, #43184	; 0xa8b0
200009f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200009f8:	f242 7210 	movw	r2, #10000	; 0x2710
200009fc:	605a      	str	r2, [r3, #4]
	myTank.drivingSpeed = 90000;
200009fe:	f64a 03b0 	movw	r3, #43184	; 0xa8b0
20000a02:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a06:	f645 7290 	movw	r2, #24464	; 0x5f90
20000a0a:	f2c0 0201 	movt	r2, #1
20000a0e:	60da      	str	r2, [r3, #12]
	printf("Yeet");
20000a10:	f649 7020 	movw	r0, #40736	; 0x9f20
20000a14:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000a18:	f003 f914 	bl	20003c44 <printf>


	//Full Polling: put in while 1 loop
	while(1) {
		
		master_tx_buffer[0] = 0x80;
20000a1c:	f64a 03a4 	movw	r3, #43172	; 0xa8a4
20000a20:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a24:	f06f 027f 	mvn.w	r2, #127	; 0x7f
20000a28:	701a      	strb	r2, [r3, #0]
		master_tx_buffer[1] = 0x42;
20000a2a:	f64a 03a4 	movw	r3, #43172	; 0xa8a4
20000a2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a32:	f04f 0242 	mov.w	r2, #66	; 0x42
20000a36:	705a      	strb	r2, [r3, #1]
		master_tx_buffer[2] = 0x00;
20000a38:	f64a 03a4 	movw	r3, #43172	; 0xa8a4
20000a3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a40:	f04f 0200 	mov.w	r2, #0
20000a44:	709a      	strb	r2, [r3, #2]
		master_tx_buffer[3] = 0x00;
20000a46:	f64a 03a4 	movw	r3, #43172	; 0xa8a4
20000a4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a4e:	f04f 0200 	mov.w	r2, #0
20000a52:	70da      	strb	r2, [r3, #3]
		master_tx_buffer[4] = 0x00;
20000a54:	f64a 03a4 	movw	r3, #43172	; 0xa8a4
20000a58:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a5c:	f04f 0200 	mov.w	r2, #0
20000a60:	711a      	strb	r2, [r3, #4]
		master_tx_buffer[5] = 0x00;
20000a62:	f64a 03a4 	movw	r3, #43172	; 0xa8a4
20000a66:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a6a:	f04f 0200 	mov.w	r2, #0
20000a6e:	715a      	strb	r2, [r3, #5]
		master_tx_buffer[6] = 0x00;
20000a70:	f64a 03a4 	movw	r3, #43172	; 0xa8a4
20000a74:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a78:	f04f 0200 	mov.w	r2, #0
20000a7c:	719a      	strb	r2, [r3, #6]
		master_tx_buffer[7] = 0x00;
20000a7e:	f64a 03a4 	movw	r3, #43172	; 0xa8a4
20000a82:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a86:	f04f 0200 	mov.w	r2, #0
20000a8a:	71da      	strb	r2, [r3, #7]
		master_tx_buffer[8] = 0x00;
20000a8c:	f64a 03a4 	movw	r3, #43172	; 0xa8a4
20000a90:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a94:	f04f 0200 	mov.w	r2, #0
20000a98:	721a      	strb	r2, [r3, #8]

		MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20000a9a:	f64a 1010 	movw	r0, #43280	; 0xa910
20000a9e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000aa2:	f04f 0100 	mov.w	r1, #0
20000aa6:	f001 fd03 	bl	200024b0 <MSS_SPI_set_slave_select>
		MSS_SPI_transfer_block
20000aaa:	f04f 0306 	mov.w	r3, #6
20000aae:	9300      	str	r3, [sp, #0]
20000ab0:	f64a 1010 	movw	r0, #43280	; 0xa910
20000ab4:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000ab8:	f64a 01a4 	movw	r1, #43172	; 0xa8a4
20000abc:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000ac0:	f04f 0203 	mov.w	r2, #3
20000ac4:	f64a 0390 	movw	r3, #43152	; 0xa890
20000ac8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000acc:	f001 fdbc 	bl	20002648 <MSS_SPI_transfer_block>
			3, 	//3 bytes of command
			&master_rx_buffer,
			6 	//6 bytes of command
		);

		MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20000ad0:	f64a 1010 	movw	r0, #43280	; 0xa910
20000ad4:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000ad8:	f04f 0100 	mov.w	r1, #0
20000adc:	f001 fd6c 	bl	200025b8 <MSS_SPI_clear_slave_select>

		int up = (master_rx_buffer[1] & (1 << 4)) != 0;
20000ae0:	f64a 0390 	movw	r3, #43152	; 0xa890
20000ae4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ae8:	785b      	ldrb	r3, [r3, #1]
20000aea:	f003 0310 	and.w	r3, r3, #16
20000aee:	2b00      	cmp	r3, #0
20000af0:	bf0c      	ite	eq
20000af2:	2300      	moveq	r3, #0
20000af4:	2301      	movne	r3, #1
20000af6:	633b      	str	r3, [r7, #48]	; 0x30
		int down = (master_rx_buffer[1] & (1 << 6)) != 0;
20000af8:	f64a 0390 	movw	r3, #43152	; 0xa890
20000afc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b00:	785b      	ldrb	r3, [r3, #1]
20000b02:	f003 0340 	and.w	r3, r3, #64	; 0x40
20000b06:	2b00      	cmp	r3, #0
20000b08:	bf0c      	ite	eq
20000b0a:	2300      	moveq	r3, #0
20000b0c:	2301      	movne	r3, #1
20000b0e:	637b      	str	r3, [r7, #52]	; 0x34
		int left = (master_rx_buffer[1] & (1 << 5)) != 0;
20000b10:	f64a 0390 	movw	r3, #43152	; 0xa890
20000b14:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b18:	785b      	ldrb	r3, [r3, #1]
20000b1a:	f003 0320 	and.w	r3, r3, #32
20000b1e:	2b00      	cmp	r3, #0
20000b20:	bf0c      	ite	eq
20000b22:	2300      	moveq	r3, #0
20000b24:	2301      	movne	r3, #1
20000b26:	63bb      	str	r3, [r7, #56]	; 0x38
		int right = (master_rx_buffer[1] & (1 << 7)) != 0;
20000b28:	f64a 0390 	movw	r3, #43152	; 0xa890
20000b2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b30:	785b      	ldrb	r3, [r3, #1]
20000b32:	b25b      	sxtb	r3, r3
20000b34:	ea4f 73d3 	mov.w	r3, r3, lsr #31
20000b38:	63fb      	str	r3, [r7, #60]	; 0x3c
		int fire = (master_rx_buffer[1] & (1 << 1)) != 0;
20000b3a:	f64a 0390 	movw	r3, #43152	; 0xa890
20000b3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b42:	785b      	ldrb	r3, [r3, #1]
20000b44:	f003 0302 	and.w	r3, r3, #2
20000b48:	2b00      	cmp	r3, #0
20000b4a:	bf0c      	ite	eq
20000b4c:	2300      	moveq	r3, #0
20000b4e:	2301      	movne	r3, #1
20000b50:	643b      	str	r3, [r7, #64]	; 0x40


		//UP/DOWN (turret)
		if (up == 0 && down) { //UP
20000b52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
20000b54:	2b00      	cmp	r3, #0
20000b56:	d12e      	bne.n	20000bb6 <main+0x2be>
20000b58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
20000b5a:	2b00      	cmp	r3, #0
20000b5c:	d02b      	beq.n	20000bb6 <main+0x2be>
			if (udPos >= 1000000){ // At max, stay
20000b5e:	6aba      	ldr	r2, [r7, #40]	; 0x28
20000b60:	f244 233f 	movw	r3, #16959	; 0x423f
20000b64:	f2c0 030f 	movt	r3, #15
20000b68:	429a      	cmp	r2, r3
20000b6a:	d904      	bls.n	20000b76 <main+0x27e>
				*udAddr = 1000000 / 1000;
20000b6c:	693b      	ldr	r3, [r7, #16]
20000b6e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
20000b72:	601a      	str	r2, [r3, #0]
		int right = (master_rx_buffer[1] & (1 << 7)) != 0;
		int fire = (master_rx_buffer[1] & (1 << 1)) != 0;


		//UP/DOWN (turret)
		if (up == 0 && down) { //UP
20000b74:	e051      	b.n	20000c1a <main+0x322>
			if (udPos >= 1000000){ // At max, stay
				*udAddr = 1000000 / 1000;
			} 
			else {
				udPos += myTank.aimingSpeed;
20000b76:	f64a 03b0 	movw	r3, #43184	; 0xa8b0
20000b7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b7e:	685b      	ldr	r3, [r3, #4]
20000b80:	6aba      	ldr	r2, [r7, #40]	; 0x28
20000b82:	4413      	add	r3, r2
20000b84:	62bb      	str	r3, [r7, #40]	; 0x28
				if (udPos > 1000000)
20000b86:	6aba      	ldr	r2, [r7, #40]	; 0x28
20000b88:	f244 2340 	movw	r3, #16960	; 0x4240
20000b8c:	f2c0 030f 	movt	r3, #15
20000b90:	429a      	cmp	r2, r3
20000b92:	d904      	bls.n	20000b9e <main+0x2a6>
					udPos = 1000000;
20000b94:	f244 2340 	movw	r3, #16960	; 0x4240
20000b98:	f2c0 030f 	movt	r3, #15
20000b9c:	62bb      	str	r3, [r7, #40]	; 0x28
				*udAddr = udPos / 1000; // Divide by 1000 for smoother turning
20000b9e:	6aba      	ldr	r2, [r7, #40]	; 0x28
20000ba0:	f644 53d3 	movw	r3, #19923	; 0x4dd3
20000ba4:	f2c1 0362 	movt	r3, #4194	; 0x1062
20000ba8:	fba3 1302 	umull	r1, r3, r3, r2
20000bac:	ea4f 1293 	mov.w	r2, r3, lsr #6
20000bb0:	693b      	ldr	r3, [r7, #16]
20000bb2:	601a      	str	r2, [r3, #0]
		int right = (master_rx_buffer[1] & (1 << 7)) != 0;
		int fire = (master_rx_buffer[1] & (1 << 1)) != 0;


		//UP/DOWN (turret)
		if (up == 0 && down) { //UP
20000bb4:	e031      	b.n	20000c1a <main+0x322>
					udPos = 1000000;
				*udAddr = udPos / 1000; // Divide by 1000 for smoother turning
			}
			//LED += 1;
		} 
		else if (down == 0 && up) { // down
20000bb6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
20000bb8:	2b00      	cmp	r3, #0
20000bba:	d12e      	bne.n	20000c1a <main+0x322>
20000bbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
20000bbe:	2b00      	cmp	r3, #0
20000bc0:	d02b      	beq.n	20000c1a <main+0x322>
			if (udPos <= 800000){ // At min, stay
20000bc2:	6aba      	ldr	r2, [r7, #40]	; 0x28
20000bc4:	f243 5300 	movw	r3, #13568	; 0x3500
20000bc8:	f2c0 030c 	movt	r3, #12
20000bcc:	429a      	cmp	r2, r3
20000bce:	d804      	bhi.n	20000bda <main+0x2e2>
				*udAddr = 800000 / 1000;
20000bd0:	693b      	ldr	r3, [r7, #16]
20000bd2:	f44f 7248 	mov.w	r2, #800	; 0x320
20000bd6:	601a      	str	r2, [r3, #0]
20000bd8:	e01f      	b.n	20000c1a <main+0x322>
			} 
			else {
				udPos -= myTank.aimingSpeed;
20000bda:	f64a 03b0 	movw	r3, #43184	; 0xa8b0
20000bde:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000be2:	685b      	ldr	r3, [r3, #4]
20000be4:	6aba      	ldr	r2, [r7, #40]	; 0x28
20000be6:	ebc3 0302 	rsb	r3, r3, r2
20000bea:	62bb      	str	r3, [r7, #40]	; 0x28
				if (udPos < 800000)
20000bec:	6aba      	ldr	r2, [r7, #40]	; 0x28
20000bee:	f243 43ff 	movw	r3, #13567	; 0x34ff
20000bf2:	f2c0 030c 	movt	r3, #12
20000bf6:	429a      	cmp	r2, r3
20000bf8:	d804      	bhi.n	20000c04 <main+0x30c>
					udPos = 800000;
20000bfa:	f243 5300 	movw	r3, #13568	; 0x3500
20000bfe:	f2c0 030c 	movt	r3, #12
20000c02:	62bb      	str	r3, [r7, #40]	; 0x28
				*udAddr = udPos / 1000;
20000c04:	6aba      	ldr	r2, [r7, #40]	; 0x28
20000c06:	f644 53d3 	movw	r3, #19923	; 0x4dd3
20000c0a:	f2c1 0362 	movt	r3, #4194	; 0x1062
20000c0e:	fba3 1302 	umull	r1, r3, r3, r2
20000c12:	ea4f 1293 	mov.w	r2, r3, lsr #6
20000c16:	693b      	ldr	r3, [r7, #16]
20000c18:	601a      	str	r2, [r3, #0]
			}
		}
		// LEFT/RIGHT (turret)
		if (left == 0 && right) { //LEFT
20000c1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
20000c1c:	2b00      	cmp	r3, #0
20000c1e:	d11f      	bne.n	20000c60 <main+0x368>
20000c20:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
20000c22:	2b00      	cmp	r3, #0
20000c24:	d01c      	beq.n	20000c60 <main+0x368>
			if (rlPos <= 0){ // At min, stay
20000c26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
20000c28:	2b00      	cmp	r3, #0
20000c2a:	d104      	bne.n	20000c36 <main+0x33e>
				*rlAddr = 0;
20000c2c:	68fb      	ldr	r3, [r7, #12]
20000c2e:	f04f 0200 	mov.w	r2, #0
20000c32:	601a      	str	r2, [r3, #0]
					udPos = 800000;
				*udAddr = udPos / 1000;
			}
		}
		// LEFT/RIGHT (turret)
		if (left == 0 && right) { //LEFT
20000c34:	e045      	b.n	20000cc2 <main+0x3ca>
			if (rlPos <= 0){ // At min, stay
				*rlAddr = 0;
			} 
			else {
				rlPos -= myTank.aimingSpeed;
20000c36:	f64a 03b0 	movw	r3, #43184	; 0xa8b0
20000c3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c3e:	685b      	ldr	r3, [r3, #4]
20000c40:	6afa      	ldr	r2, [r7, #44]	; 0x2c
20000c42:	ebc3 0302 	rsb	r3, r3, r2
20000c46:	62fb      	str	r3, [r7, #44]	; 0x2c
				if (rlPos < 0)
					rlPos = 0;
				*rlAddr = rlPos / 1000;
20000c48:	6afa      	ldr	r2, [r7, #44]	; 0x2c
20000c4a:	f644 53d3 	movw	r3, #19923	; 0x4dd3
20000c4e:	f2c1 0362 	movt	r3, #4194	; 0x1062
20000c52:	fba3 1302 	umull	r1, r3, r3, r2
20000c56:	ea4f 1293 	mov.w	r2, r3, lsr #6
20000c5a:	68fb      	ldr	r3, [r7, #12]
20000c5c:	601a      	str	r2, [r3, #0]
					udPos = 800000;
				*udAddr = udPos / 1000;
			}
		}
		// LEFT/RIGHT (turret)
		if (left == 0 && right) { //LEFT
20000c5e:	e030      	b.n	20000cc2 <main+0x3ca>
				if (rlPos < 0)
					rlPos = 0;
				*rlAddr = rlPos / 1000;
			}
		} 
		else if (right == 0 && left) { //RIGHT
20000c60:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
20000c62:	2b00      	cmp	r3, #0
20000c64:	d12d      	bne.n	20000cc2 <main+0x3ca>
20000c66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
20000c68:	2b00      	cmp	r3, #0
20000c6a:	d02a      	beq.n	20000cc2 <main+0x3ca>
			if (rlPos >= 1800000){ // At max, stay
20000c6c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
20000c6e:	f247 733f 	movw	r3, #30527	; 0x773f
20000c72:	f2c0 031b 	movt	r3, #27
20000c76:	429a      	cmp	r2, r3
20000c78:	d904      	bls.n	20000c84 <main+0x38c>
				*rlAddr = 1800000 / 1000;
20000c7a:	68fb      	ldr	r3, [r7, #12]
20000c7c:	f44f 62e1 	mov.w	r2, #1800	; 0x708
20000c80:	601a      	str	r2, [r3, #0]
20000c82:	e01e      	b.n	20000cc2 <main+0x3ca>
			} 
			else {
				rlPos += myTank.aimingSpeed;
20000c84:	f64a 03b0 	movw	r3, #43184	; 0xa8b0
20000c88:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c8c:	685b      	ldr	r3, [r3, #4]
20000c8e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
20000c90:	4413      	add	r3, r2
20000c92:	62fb      	str	r3, [r7, #44]	; 0x2c
				if (rlPos > 1800000)
20000c94:	6afa      	ldr	r2, [r7, #44]	; 0x2c
20000c96:	f247 7340 	movw	r3, #30528	; 0x7740
20000c9a:	f2c0 031b 	movt	r3, #27
20000c9e:	429a      	cmp	r2, r3
20000ca0:	d904      	bls.n	20000cac <main+0x3b4>
					rlPos = 1800000;
20000ca2:	f247 7340 	movw	r3, #30528	; 0x7740
20000ca6:	f2c0 031b 	movt	r3, #27
20000caa:	62fb      	str	r3, [r7, #44]	; 0x2c
				*rlAddr = rlPos / 1000; // Divide by 1000 for smoother turning
20000cac:	6afa      	ldr	r2, [r7, #44]	; 0x2c
20000cae:	f644 53d3 	movw	r3, #19923	; 0x4dd3
20000cb2:	f2c1 0362 	movt	r3, #4194	; 0x1062
20000cb6:	fba3 1302 	umull	r1, r3, r3, r2
20000cba:	ea4f 1293 	mov.w	r2, r3, lsr #6
20000cbe:	68fb      	ldr	r3, [r7, #12]
20000cc0:	601a      	str	r2, [r3, #0]
			}
		}

		// Shoot
		if (fire == 0){
20000cc2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
20000cc4:	2b00      	cmp	r3, #0
20000cc6:	d153      	bne.n	20000d70 <main+0x478>
			*freqAddr = 56;
20000cc8:	697b      	ldr	r3, [r7, #20]
20000cca:	f04f 0238 	mov.w	r2, #56	; 0x38
20000cce:	601a      	str	r2, [r3, #0]
			if (sound_done) {
20000cd0:	f24a 23e8 	movw	r3, #41704	; 0xa2e8
20000cd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000cd8:	681b      	ldr	r3, [r3, #0]
20000cda:	2b00      	cmp	r3, #0
20000cdc:	d04d      	beq.n	20000d7a <main+0x482>
				uint8_t tx_buff0[2] = "q\n";
20000cde:	f640 2371 	movw	r3, #2673	; 0xa71
20000ce2:	813b      	strh	r3, [r7, #8]
				UART_send(&g_uart,(const uint8_t *)&tx_buff0,sizeof(tx_buff0));	// play hit sound
20000ce4:	f107 0308 	add.w	r3, r7, #8
20000ce8:	f64a 009c 	movw	r0, #43164	; 0xa89c
20000cec:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000cf0:	4619      	mov	r1, r3
20000cf2:	f04f 0202 	mov.w	r2, #2
20000cf6:	f002 fa25 	bl	20003144 <UART_send>

				delay(1000000);
20000cfa:	f244 2040 	movw	r0, #16960	; 0x4240
20000cfe:	f2c0 000f 	movt	r0, #15
20000d02:	f000 fce3 	bl	200016cc <delay>

				uint8_t tx_buff[3] = "#0\n";
20000d06:	f649 7228 	movw	r2, #40744	; 0x9f28
20000d0a:	f2c2 0200 	movt	r2, #8192	; 0x2000
20000d0e:	f107 0304 	add.w	r3, r7, #4
20000d12:	6812      	ldr	r2, [r2, #0]
20000d14:	4611      	mov	r1, r2
20000d16:	8019      	strh	r1, [r3, #0]
20000d18:	f103 0302 	add.w	r3, r3, #2
20000d1c:	ea4f 4212 	mov.w	r2, r2, lsr #16
20000d20:	701a      	strb	r2, [r3, #0]
				UART_send(&g_uart,(const uint8_t *)&tx_buff,sizeof(tx_buff));
20000d22:	f107 0304 	add.w	r3, r7, #4
20000d26:	f64a 009c 	movw	r0, #43164	; 0xa89c
20000d2a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000d2e:	4619      	mov	r1, r3
20000d30:	f04f 0203 	mov.w	r2, #3
20000d34:	f002 fa06 	bl	20003144 <UART_send>

				delay(1000000);
20000d38:	f244 2040 	movw	r0, #16960	; 0x4240
20000d3c:	f2c0 000f 	movt	r0, #15
20000d40:	f000 fcc4 	bl	200016cc <delay>

				MSS_TIM2_init(1); // one shot
20000d44:	f04f 0001 	mov.w	r0, #1
20000d48:	f7ff fc9e 	bl	20000688 <MSS_TIM2_init>
				MSS_TIM2_load_immediate(10000000); // .1 seconds
20000d4c:	f249 6080 	movw	r0, #38528	; 0x9680
20000d50:	f2c0 0098 	movt	r0, #152	; 0x98
20000d54:	f7ff fcf6 	bl	20000744 <MSS_TIM2_load_immediate>
				MSS_TIM2_start();
20000d58:	f7ff fcd8 	bl	2000070c <MSS_TIM2_start>
				MSS_TIM2_enable_irq();
20000d5c:	f7ff fd02 	bl	20000764 <MSS_TIM2_enable_irq>
				sound_done = 0;
20000d60:	f24a 23e8 	movw	r3, #41704	; 0xa2e8
20000d64:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d68:	f04f 0200 	mov.w	r2, #0
20000d6c:	601a      	str	r2, [r3, #0]
20000d6e:	e005      	b.n	20000d7c <main+0x484>
			}

		} else {
			*freqAddr = 0; // Set back to 0 when done or not shooting
20000d70:	697b      	ldr	r3, [r7, #20]
20000d72:	f04f 0200 	mov.w	r2, #0
20000d76:	601a      	str	r2, [r3, #0]
20000d78:	e000      	b.n	20000d7c <main+0x484>

				MSS_TIM2_init(1); // one shot
				MSS_TIM2_load_immediate(10000000); // .1 seconds
				MSS_TIM2_start();
				MSS_TIM2_enable_irq();
				sound_done = 0;
20000d7a:	bf00      	nop

		} else {
			*freqAddr = 0; // Set back to 0 when done or not shooting
		}

		int8_t right_y = master_rx_buffer[3];	// down = -1, center = -2, up = 0
20000d7c:	f64a 0390 	movw	r3, #43152	; 0xa890
20000d80:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d84:	78db      	ldrb	r3, [r3, #3]
20000d86:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
		int8_t left_y = master_rx_buffer[5];
20000d8a:	f64a 0390 	movw	r3, #43152	; 0xa890
20000d8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d92:	795b      	ldrb	r3, [r3, #5]
20000d94:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47


		if((right_y == 0) && (left_y == 0)){ // robot go forward both sides
20000d98:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
20000d9c:	2b00      	cmp	r3, #0
20000d9e:	d107      	bne.n	20000db0 <main+0x4b8>
20000da0:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
20000da4:	2b00      	cmp	r3, #0
20000da6:	d103      	bne.n	20000db0 <main+0x4b8>
			joyVals = 0b1010;
20000da8:	f04f 030a 	mov.w	r3, #10
20000dac:	627b      	str	r3, [r7, #36]	; 0x24

		int8_t right_y = master_rx_buffer[3];	// down = -1, center = -2, up = 0
		int8_t left_y = master_rx_buffer[5];


		if((right_y == 0) && (left_y == 0)){ // robot go forward both sides
20000dae:	e06a      	b.n	20000e86 <main+0x58e>
			joyVals = 0b1010;
		}
		else if((right_y == 0) && (left_y == -2)){ // robot go forward right, left stopped
20000db0:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
20000db4:	2b00      	cmp	r3, #0
20000db6:	d108      	bne.n	20000dca <main+0x4d2>
20000db8:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
20000dbc:	f113 0f02 	cmn.w	r3, #2
20000dc0:	d103      	bne.n	20000dca <main+0x4d2>
			joyVals = 0b1011;
20000dc2:	f04f 030b 	mov.w	r3, #11
20000dc6:	627b      	str	r3, [r7, #36]	; 0x24


		if((right_y == 0) && (left_y == 0)){ // robot go forward both sides
			joyVals = 0b1010;
		}
		else if((right_y == 0) && (left_y == -2)){ // robot go forward right, left stopped
20000dc8:	e05d      	b.n	20000e86 <main+0x58e>
			joyVals = 0b1011;
		}
		else if((right_y == 0) && (left_y == -1)){ // robot go forward right, left backwards
20000dca:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
20000dce:	2b00      	cmp	r3, #0
20000dd0:	d108      	bne.n	20000de4 <main+0x4ec>
20000dd2:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
20000dd6:	f1b3 3fff 	cmp.w	r3, #4294967295
20000dda:	d103      	bne.n	20000de4 <main+0x4ec>
			joyVals = 0b1001;
20000ddc:	f04f 0309 	mov.w	r3, #9
20000de0:	627b      	str	r3, [r7, #36]	; 0x24
			joyVals = 0b1010;
		}
		else if((right_y == 0) && (left_y == -2)){ // robot go forward right, left stopped
			joyVals = 0b1011;
		}
		else if((right_y == 0) && (left_y == -1)){ // robot go forward right, left backwards
20000de2:	e050      	b.n	20000e86 <main+0x58e>
			joyVals = 0b1001;
		}
		else if((right_y == -1) && (left_y == 0)){ // robot go backward right, left forward
20000de4:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
20000de8:	f1b3 3fff 	cmp.w	r3, #4294967295
20000dec:	d107      	bne.n	20000dfe <main+0x506>
20000dee:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
20000df2:	2b00      	cmp	r3, #0
20000df4:	d103      	bne.n	20000dfe <main+0x506>
			joyVals = 0b0110;
20000df6:	f04f 0306 	mov.w	r3, #6
20000dfa:	627b      	str	r3, [r7, #36]	; 0x24
			joyVals = 0b1011;
		}
		else if((right_y == 0) && (left_y == -1)){ // robot go forward right, left backwards
			joyVals = 0b1001;
		}
		else if((right_y == -1) && (left_y == 0)){ // robot go backward right, left forward
20000dfc:	e043      	b.n	20000e86 <main+0x58e>
			joyVals = 0b0110;
		}
		else if((right_y == -1) && (left_y == -1)){ // robot go backward both sides
20000dfe:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
20000e02:	f1b3 3fff 	cmp.w	r3, #4294967295
20000e06:	d108      	bne.n	20000e1a <main+0x522>
20000e08:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
20000e0c:	f1b3 3fff 	cmp.w	r3, #4294967295
20000e10:	d103      	bne.n	20000e1a <main+0x522>
			joyVals = 0b0101;
20000e12:	f04f 0305 	mov.w	r3, #5
20000e16:	627b      	str	r3, [r7, #36]	; 0x24
			joyVals = 0b1001;
		}
		else if((right_y == -1) && (left_y == 0)){ // robot go backward right, left forward
			joyVals = 0b0110;
		}
		else if((right_y == -1) && (left_y == -1)){ // robot go backward both sides
20000e18:	e035      	b.n	20000e86 <main+0x58e>
			joyVals = 0b0101;

		}
		else if((right_y == -1) && (left_y == -2)){ // robot go backward right, left stopped
20000e1a:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
20000e1e:	f1b3 3fff 	cmp.w	r3, #4294967295
20000e22:	d108      	bne.n	20000e36 <main+0x53e>
20000e24:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
20000e28:	f113 0f02 	cmn.w	r3, #2
20000e2c:	d103      	bne.n	20000e36 <main+0x53e>
			joyVals = 0b0111;
20000e2e:	f04f 0307 	mov.w	r3, #7
20000e32:	627b      	str	r3, [r7, #36]	; 0x24
		}
		else if((right_y == -1) && (left_y == -1)){ // robot go backward both sides
			joyVals = 0b0101;

		}
		else if((right_y == -1) && (left_y == -2)){ // robot go backward right, left stopped
20000e34:	e027      	b.n	20000e86 <main+0x58e>
			joyVals = 0b0111;
		}
		else if((right_y == -2) && (left_y == 0)){ // robot stopped right, forward left
20000e36:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
20000e3a:	f113 0f02 	cmn.w	r3, #2
20000e3e:	d107      	bne.n	20000e50 <main+0x558>
20000e40:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
20000e44:	2b00      	cmp	r3, #0
20000e46:	d103      	bne.n	20000e50 <main+0x558>
			joyVals = 0b1110;
20000e48:	f04f 030e 	mov.w	r3, #14
20000e4c:	627b      	str	r3, [r7, #36]	; 0x24

		}
		else if((right_y == -1) && (left_y == -2)){ // robot go backward right, left stopped
			joyVals = 0b0111;
		}
		else if((right_y == -2) && (left_y == 0)){ // robot stopped right, forward left
20000e4e:	e01a      	b.n	20000e86 <main+0x58e>
			joyVals = 0b1110;
		}
		else if((right_y == -2) && (left_y == -1)){ // robot go stopped right, backward left
20000e50:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
20000e54:	f113 0f02 	cmn.w	r3, #2
20000e58:	d108      	bne.n	20000e6c <main+0x574>
20000e5a:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
20000e5e:	f1b3 3fff 	cmp.w	r3, #4294967295
20000e62:	d103      	bne.n	20000e6c <main+0x574>
			joyVals = 0b1101;
20000e64:	f04f 030d 	mov.w	r3, #13
20000e68:	627b      	str	r3, [r7, #36]	; 0x24
			joyVals = 0b0111;
		}
		else if((right_y == -2) && (left_y == 0)){ // robot stopped right, forward left
			joyVals = 0b1110;
		}
		else if((right_y == -2) && (left_y == -1)){ // robot go stopped right, backward left
20000e6a:	e00c      	b.n	20000e86 <main+0x58e>
			joyVals = 0b1101;
		}
		else if((right_y == -2) && (left_y == -2)){ //robot fullstop
20000e6c:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
20000e70:	f113 0f02 	cmn.w	r3, #2
20000e74:	d107      	bne.n	20000e86 <main+0x58e>
20000e76:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
20000e7a:	f113 0f02 	cmn.w	r3, #2
20000e7e:	d102      	bne.n	20000e86 <main+0x58e>
			joyVals = 0b1111;
20000e80:	f04f 030f 	mov.w	r3, #15
20000e84:	627b      	str	r3, [r7, #36]	; 0x24
		}
		*motorAddr = joyVals;
20000e86:	69fb      	ldr	r3, [r7, #28]
20000e88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
20000e8a:	601a      	str	r2, [r3, #0]

		changeSpeed(pulsewidthAddr, myTank.drivingSpeed); //change this number to fix pwm of motors
20000e8c:	f64a 03b0 	movw	r3, #43184	; 0xa8b0
20000e90:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e94:	68db      	ldr	r3, [r3, #12]
20000e96:	6a38      	ldr	r0, [r7, #32]
20000e98:	4619      	mov	r1, r3
20000e9a:	f000 f97f 	bl	2000119c <changeSpeed>
		delay(100000);
20000e9e:	f248 60a0 	movw	r0, #34464	; 0x86a0
20000ea2:	f2c0 0001 	movt	r0, #1
20000ea6:	f000 fc11 	bl	200016cc <delay>
	}
20000eaa:	e5b7      	b.n	20000a1c <main+0x124>

20000eac <setupSPI>:

	return 0;
}

void setupSPI(void) {
20000eac:	b580      	push	{r7, lr}
20000eae:	b084      	sub	sp, #16
20000eb0:	af02      	add	r7, sp, #8
	//Initial short polling for refresh and initiation
	master_tx_buffer[0] = 0x80;
20000eb2:	f64a 03a4 	movw	r3, #43172	; 0xa8a4
20000eb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000eba:	f06f 027f 	mvn.w	r2, #127	; 0x7f
20000ebe:	701a      	strb	r2, [r3, #0]
	master_tx_buffer[1] = 0x42;
20000ec0:	f64a 03a4 	movw	r3, #43172	; 0xa8a4
20000ec4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ec8:	f04f 0242 	mov.w	r2, #66	; 0x42
20000ecc:	705a      	strb	r2, [r3, #1]
	master_tx_buffer[2] = 0x00;
20000ece:	f64a 03a4 	movw	r3, #43172	; 0xa8a4
20000ed2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ed6:	f04f 0200 	mov.w	r2, #0
20000eda:	709a      	strb	r2, [r3, #2]
	master_tx_buffer[3] = 0xFF;
20000edc:	f64a 03a4 	movw	r3, #43172	; 0xa8a4
20000ee0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ee4:	f04f 32ff 	mov.w	r2, #4294967295
20000ee8:	70da      	strb	r2, [r3, #3]
	master_tx_buffer[4] = 0xFF;
20000eea:	f64a 03a4 	movw	r3, #43172	; 0xa8a4
20000eee:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ef2:	f04f 32ff 	mov.w	r2, #4294967295
20000ef6:	711a      	strb	r2, [r3, #4]

	MSS_SPI_init(&g_mss_spi1);
20000ef8:	f64a 1010 	movw	r0, #43280	; 0xa910
20000efc:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000f00:	f001 f8fc 	bl	200020fc <MSS_SPI_init>
	MSS_SPI_configure_master_mode
20000f04:	f04f 0308 	mov.w	r3, #8
20000f08:	9300      	str	r3, [sp, #0]
20000f0a:	f64a 1010 	movw	r0, #43280	; 0xa910
20000f0e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000f12:	f04f 0100 	mov.w	r1, #0
20000f16:	f04f 7240 	mov.w	r2, #50331648	; 0x3000000
20000f1a:	f04f 0307 	mov.w	r3, #7
20000f1e:	f001 fa37 	bl	20002390 <MSS_SPI_configure_master_mode>
		MSS_SPI_MODE3,
		MSS_SPI_PCLK_DIV_256,
		MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE
	);

	MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20000f22:	f64a 1010 	movw	r0, #43280	; 0xa910
20000f26:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000f2a:	f04f 0100 	mov.w	r1, #0
20000f2e:	f001 fabf 	bl	200024b0 <MSS_SPI_set_slave_select>
	int i = 3;
20000f32:	f04f 0303 	mov.w	r3, #3
20000f36:	607b      	str	r3, [r7, #4]
	while(i) {
20000f38:	e016      	b.n	20000f68 <setupSPI+0xbc>
		MSS_SPI_transfer_block
20000f3a:	f04f 0305 	mov.w	r3, #5
20000f3e:	9300      	str	r3, [sp, #0]
20000f40:	f64a 1010 	movw	r0, #43280	; 0xa910
20000f44:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000f48:	f64a 01a4 	movw	r1, #43172	; 0xa8a4
20000f4c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000f50:	f04f 0205 	mov.w	r2, #5
20000f54:	f64a 0390 	movw	r3, #43152	; 0xa890
20000f58:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f5c:	f001 fb74 	bl	20002648 <MSS_SPI_transfer_block>
			&master_tx_buffer,
			5, 	//5 bytes of command
			&master_rx_buffer,
			5	//5 bytes of data
		);
		--i;
20000f60:	687b      	ldr	r3, [r7, #4]
20000f62:	f103 33ff 	add.w	r3, r3, #4294967295
20000f66:	607b      	str	r3, [r7, #4]
		MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE
	);

	MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
	int i = 3;
	while(i) {
20000f68:	687b      	ldr	r3, [r7, #4]
20000f6a:	2b00      	cmp	r3, #0
20000f6c:	d1e5      	bne.n	20000f3a <setupSPI+0x8e>
			&master_rx_buffer,
			5	//5 bytes of data
		);
		--i;
	}
	MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20000f6e:	f64a 1010 	movw	r0, #43280	; 0xa910
20000f72:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000f76:	f04f 0100 	mov.w	r1, #0
20000f7a:	f001 fb1d 	bl	200025b8 <MSS_SPI_clear_slave_select>


	//Enter Config Mode
	master_tx_buffer[0] = 0x80;
20000f7e:	f64a 03a4 	movw	r3, #43172	; 0xa8a4
20000f82:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f86:	f06f 027f 	mvn.w	r2, #127	; 0x7f
20000f8a:	701a      	strb	r2, [r3, #0]
	master_tx_buffer[1] = 0xc2;
20000f8c:	f64a 03a4 	movw	r3, #43172	; 0xa8a4
20000f90:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f94:	f06f 023d 	mvn.w	r2, #61	; 0x3d
20000f98:	705a      	strb	r2, [r3, #1]
	master_tx_buffer[2] = 0x00;
20000f9a:	f64a 03a4 	movw	r3, #43172	; 0xa8a4
20000f9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fa2:	f04f 0200 	mov.w	r2, #0
20000fa6:	709a      	strb	r2, [r3, #2]
	master_tx_buffer[3] = 0x80;
20000fa8:	f64a 03a4 	movw	r3, #43172	; 0xa8a4
20000fac:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fb0:	f06f 027f 	mvn.w	r2, #127	; 0x7f
20000fb4:	70da      	strb	r2, [r3, #3]
	master_tx_buffer[4] = 0x00;
20000fb6:	f64a 03a4 	movw	r3, #43172	; 0xa8a4
20000fba:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fbe:	f04f 0200 	mov.w	r2, #0
20000fc2:	711a      	strb	r2, [r3, #4]
	
	MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20000fc4:	f64a 1010 	movw	r0, #43280	; 0xa910
20000fc8:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000fcc:	f04f 0100 	mov.w	r1, #0
20000fd0:	f001 fa6e 	bl	200024b0 <MSS_SPI_set_slave_select>
	MSS_SPI_transfer_block
20000fd4:	f04f 0305 	mov.w	r3, #5
20000fd8:	9300      	str	r3, [sp, #0]
20000fda:	f64a 1010 	movw	r0, #43280	; 0xa910
20000fde:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000fe2:	f64a 01a4 	movw	r1, #43172	; 0xa8a4
20000fe6:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000fea:	f04f 0205 	mov.w	r2, #5
20000fee:	f64a 0390 	movw	r3, #43152	; 0xa890
20000ff2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ff6:	f001 fb27 	bl	20002648 <MSS_SPI_transfer_block>
		&master_tx_buffer,
		5, 	//5 bytes of command
		&master_rx_buffer,
		5	//5 bytes of data
	);
	MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20000ffa:	f64a 1010 	movw	r0, #43280	; 0xa910
20000ffe:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001002:	f04f 0100 	mov.w	r1, #0
20001006:	f001 fad7 	bl	200025b8 <MSS_SPI_clear_slave_select>

	//Select Mode: Digital or Analog
	master_tx_buffer[0] = 0x80;
2000100a:	f64a 03a4 	movw	r3, #43172	; 0xa8a4
2000100e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001012:	f06f 027f 	mvn.w	r2, #127	; 0x7f
20001016:	701a      	strb	r2, [r3, #0]
	master_tx_buffer[1] = 0x22;
20001018:	f64a 03a4 	movw	r3, #43172	; 0xa8a4
2000101c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001020:	f04f 0222 	mov.w	r2, #34	; 0x22
20001024:	705a      	strb	r2, [r3, #1]
	master_tx_buffer[2] = 0x00;
20001026:	f64a 03a4 	movw	r3, #43172	; 0xa8a4
2000102a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000102e:	f04f 0200 	mov.w	r2, #0
20001032:	709a      	strb	r2, [r3, #2]
	master_tx_buffer[3] = 0x80; //0x01 = analog, 0x00 = digital
20001034:	f64a 03a4 	movw	r3, #43172	; 0xa8a4
20001038:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000103c:	f06f 027f 	mvn.w	r2, #127	; 0x7f
20001040:	70da      	strb	r2, [r3, #3]
	master_tx_buffer[4] = 0xc0; //0x03 = lock mode
20001042:	f64a 03a4 	movw	r3, #43172	; 0xa8a4
20001046:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000104a:	f06f 023f 	mvn.w	r2, #63	; 0x3f
2000104e:	711a      	strb	r2, [r3, #4]
	master_tx_buffer[5] = 0x00;
20001050:	f64a 03a4 	movw	r3, #43172	; 0xa8a4
20001054:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001058:	f04f 0200 	mov.w	r2, #0
2000105c:	715a      	strb	r2, [r3, #5]
	master_tx_buffer[6] = 0x00;
2000105e:	f64a 03a4 	movw	r3, #43172	; 0xa8a4
20001062:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001066:	f04f 0200 	mov.w	r2, #0
2000106a:	719a      	strb	r2, [r3, #6]
	master_tx_buffer[7] = 0x00;
2000106c:	f64a 03a4 	movw	r3, #43172	; 0xa8a4
20001070:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001074:	f04f 0200 	mov.w	r2, #0
20001078:	71da      	strb	r2, [r3, #7]
	master_tx_buffer[8] = 0x00;
2000107a:	f64a 03a4 	movw	r3, #43172	; 0xa8a4
2000107e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001082:	f04f 0200 	mov.w	r2, #0
20001086:	721a      	strb	r2, [r3, #8]

	MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20001088:	f64a 1010 	movw	r0, #43280	; 0xa910
2000108c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001090:	f04f 0100 	mov.w	r1, #0
20001094:	f001 fa0c 	bl	200024b0 <MSS_SPI_set_slave_select>
	MSS_SPI_transfer_block
20001098:	f04f 0309 	mov.w	r3, #9
2000109c:	9300      	str	r3, [sp, #0]
2000109e:	f64a 1010 	movw	r0, #43280	; 0xa910
200010a2:	f2c2 0000 	movt	r0, #8192	; 0x2000
200010a6:	f64a 01a4 	movw	r1, #43172	; 0xa8a4
200010aa:	f2c2 0100 	movt	r1, #8192	; 0x2000
200010ae:	f04f 0209 	mov.w	r2, #9
200010b2:	f64a 0390 	movw	r3, #43152	; 0xa890
200010b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010ba:	f001 fac5 	bl	20002648 <MSS_SPI_transfer_block>
		&master_tx_buffer,
		9,	//9 bytes of command
		&master_rx_buffer,
		9 	//9 bytes of data
	);
	MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
200010be:	f64a 1010 	movw	r0, #43280	; 0xa910
200010c2:	f2c2 0000 	movt	r0, #8192	; 0x2000
200010c6:	f04f 0100 	mov.w	r1, #0
200010ca:	f001 fa75 	bl	200025b8 <MSS_SPI_clear_slave_select>

	//Exit Config
	master_tx_buffer[0] = 0x80;
200010ce:	f64a 03a4 	movw	r3, #43172	; 0xa8a4
200010d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010d6:	f06f 027f 	mvn.w	r2, #127	; 0x7f
200010da:	701a      	strb	r2, [r3, #0]
	master_tx_buffer[1] = 0xc2;
200010dc:	f64a 03a4 	movw	r3, #43172	; 0xa8a4
200010e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010e4:	f06f 023d 	mvn.w	r2, #61	; 0x3d
200010e8:	705a      	strb	r2, [r3, #1]
	master_tx_buffer[2] = 0x00;
200010ea:	f64a 03a4 	movw	r3, #43172	; 0xa8a4
200010ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010f2:	f04f 0200 	mov.w	r2, #0
200010f6:	709a      	strb	r2, [r3, #2]
	master_tx_buffer[3] = 0x00;
200010f8:	f64a 03a4 	movw	r3, #43172	; 0xa8a4
200010fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001100:	f04f 0200 	mov.w	r2, #0
20001104:	70da      	strb	r2, [r3, #3]
	master_tx_buffer[4] = 0x5A;
20001106:	f64a 03a4 	movw	r3, #43172	; 0xa8a4
2000110a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000110e:	f04f 025a 	mov.w	r2, #90	; 0x5a
20001112:	711a      	strb	r2, [r3, #4]
	master_tx_buffer[5] = 0x5A;
20001114:	f64a 03a4 	movw	r3, #43172	; 0xa8a4
20001118:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000111c:	f04f 025a 	mov.w	r2, #90	; 0x5a
20001120:	715a      	strb	r2, [r3, #5]
	master_tx_buffer[6] = 0x5A;
20001122:	f64a 03a4 	movw	r3, #43172	; 0xa8a4
20001126:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000112a:	f04f 025a 	mov.w	r2, #90	; 0x5a
2000112e:	719a      	strb	r2, [r3, #6]
	master_tx_buffer[7] = 0x5A;
20001130:	f64a 03a4 	movw	r3, #43172	; 0xa8a4
20001134:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001138:	f04f 025a 	mov.w	r2, #90	; 0x5a
2000113c:	71da      	strb	r2, [r3, #7]
	master_tx_buffer[8] = 0x5A;
2000113e:	f64a 03a4 	movw	r3, #43172	; 0xa8a4
20001142:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001146:	f04f 025a 	mov.w	r2, #90	; 0x5a
2000114a:	721a      	strb	r2, [r3, #8]

	MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
2000114c:	f64a 1010 	movw	r0, #43280	; 0xa910
20001150:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001154:	f04f 0100 	mov.w	r1, #0
20001158:	f001 f9aa 	bl	200024b0 <MSS_SPI_set_slave_select>
	MSS_SPI_transfer_block
2000115c:	f04f 0309 	mov.w	r3, #9
20001160:	9300      	str	r3, [sp, #0]
20001162:	f64a 1010 	movw	r0, #43280	; 0xa910
20001166:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000116a:	f64a 01a4 	movw	r1, #43172	; 0xa8a4
2000116e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001172:	f04f 0209 	mov.w	r2, #9
20001176:	f64a 0390 	movw	r3, #43152	; 0xa890
2000117a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000117e:	f001 fa63 	bl	20002648 <MSS_SPI_transfer_block>
		&master_tx_buffer,
		9, 	//9 bytes of command
		&master_rx_buffer,
		9 	//9 bytes of data
	);
	MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20001182:	f64a 1010 	movw	r0, #43280	; 0xa910
20001186:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000118a:	f04f 0100 	mov.w	r1, #0
2000118e:	f001 fa13 	bl	200025b8 <MSS_SPI_clear_slave_select>

}
20001192:	f107 0708 	add.w	r7, r7, #8
20001196:	46bd      	mov	sp, r7
20001198:	bd80      	pop	{r7, pc}
2000119a:	bf00      	nop

2000119c <changeSpeed>:
void changeSpeed( volatile uint32_t* speedPtr, int speed ){
2000119c:	b480      	push	{r7}
2000119e:	b083      	sub	sp, #12
200011a0:	af00      	add	r7, sp, #0
200011a2:	6078      	str	r0, [r7, #4]
200011a4:	6039      	str	r1, [r7, #0]

	*speedPtr = speed;
200011a6:	683a      	ldr	r2, [r7, #0]
200011a8:	687b      	ldr	r3, [r7, #4]
200011aa:	601a      	str	r2, [r3, #0]

	return;
}
200011ac:	f107 070c 	add.w	r7, r7, #12
200011b0:	46bd      	mov	sp, r7
200011b2:	bc80      	pop	{r7}
200011b4:	4770      	bx	lr
200011b6:	bf00      	nop

200011b8 <greenLED>:

void greenLED(void) {
200011b8:	b580      	push	{r7, lr}
200011ba:	b082      	sub	sp, #8
200011bc:	af00      	add	r7, sp, #0
	uint32_t master_tx_frame_led = start;
200011be:	f04f 0300 	mov.w	r3, #0
200011c2:	607b      	str	r3, [r7, #4]
	SPI_init(&g_spi_led, CORESPI0_BASE_ADDR, 1);
200011c4:	f64a 0048 	movw	r0, #43080	; 0xa848
200011c8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200011cc:	f240 2100 	movw	r1, #512	; 0x200
200011d0:	f2c4 0105 	movt	r1, #16389	; 0x4005
200011d4:	f04f 0201 	mov.w	r2, #1
200011d8:	f002 f862 	bl	200032a0 <SPI_init>
	SPI_configure_master_mode(&g_spi_led);
200011dc:	f64a 0048 	movw	r0, #43080	; 0xa848
200011e0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200011e4:	f002 f92a 	bl	2000343c <SPI_configure_master_mode>
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
200011e8:	f64a 0048 	movw	r0, #43080	; 0xa848
200011ec:	f2c2 0000 	movt	r0, #8192	; 0x2000
200011f0:	f04f 0100 	mov.w	r1, #0
200011f4:	f002 f97a 	bl	200034ec <SPI_set_slave_select>
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
200011f8:	f64a 0048 	movw	r0, #43080	; 0xa848
200011fc:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001200:	6879      	ldr	r1, [r7, #4]
20001202:	f002 fa7f 	bl	20003704 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
20001206:	f64a 0048 	movw	r0, #43080	; 0xa848
2000120a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000120e:	f04f 0100 	mov.w	r1, #0
20001212:	f002 f9ef 	bl	200035f4 <SPI_clear_slave_select>

	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
20001216:	f64a 0048 	movw	r0, #43080	; 0xa848
2000121a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000121e:	f04f 0100 	mov.w	r1, #0
20001222:	f002 f963 	bl	200034ec <SPI_set_slave_select>
	master_tx_frame_led = G;
20001226:	f04f 33ff 	mov.w	r3, #4294967295
2000122a:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
2000122c:	f64a 0048 	movw	r0, #43080	; 0xa848
20001230:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001234:	6879      	ldr	r1, [r7, #4]
20001236:	f002 fa65 	bl	20003704 <SPI_transfer_frame>
	master_tx_frame_led = G;
2000123a:	f04f 33ff 	mov.w	r3, #4294967295
2000123e:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
20001240:	f64a 0048 	movw	r0, #43080	; 0xa848
20001244:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001248:	6879      	ldr	r1, [r7, #4]
2000124a:	f002 fa5b 	bl	20003704 <SPI_transfer_frame>
	master_tx_frame_led = G;
2000124e:	f04f 33ff 	mov.w	r3, #4294967295
20001252:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
20001254:	f64a 0048 	movw	r0, #43080	; 0xa848
20001258:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000125c:	6879      	ldr	r1, [r7, #4]
2000125e:	f002 fa51 	bl	20003704 <SPI_transfer_frame>
	master_tx_frame_led = G;
20001262:	f04f 33ff 	mov.w	r3, #4294967295
20001266:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
20001268:	f64a 0048 	movw	r0, #43080	; 0xa848
2000126c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001270:	6879      	ldr	r1, [r7, #4]
20001272:	f002 fa47 	bl	20003704 <SPI_transfer_frame>
	master_tx_frame_led = G;
20001276:	f04f 33ff 	mov.w	r3, #4294967295
2000127a:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
2000127c:	f64a 0048 	movw	r0, #43080	; 0xa848
20001280:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001284:	6879      	ldr	r1, [r7, #4]
20001286:	f002 fa3d 	bl	20003704 <SPI_transfer_frame>
	master_tx_frame_led = G;
2000128a:	f04f 33ff 	mov.w	r3, #4294967295
2000128e:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
20001290:	f64a 0048 	movw	r0, #43080	; 0xa848
20001294:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001298:	6879      	ldr	r1, [r7, #4]
2000129a:	f002 fa33 	bl	20003704 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
2000129e:	f64a 0048 	movw	r0, #43080	; 0xa848
200012a2:	f2c2 0000 	movt	r0, #8192	; 0x2000
200012a6:	f04f 0100 	mov.w	r1, #0
200012aa:	f002 f9a3 	bl	200035f4 <SPI_clear_slave_select>

	master_tx_frame_led = end;
200012ae:	f04f 3311 	mov.w	r3, #286331153	; 0x11111111
200012b2:	607b      	str	r3, [r7, #4]
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
200012b4:	f64a 0048 	movw	r0, #43080	; 0xa848
200012b8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200012bc:	f04f 0100 	mov.w	r1, #0
200012c0:	f002 f914 	bl	200034ec <SPI_set_slave_select>
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
200012c4:	f64a 0048 	movw	r0, #43080	; 0xa848
200012c8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200012cc:	6879      	ldr	r1, [r7, #4]
200012ce:	f002 fa19 	bl	20003704 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
200012d2:	f64a 0048 	movw	r0, #43080	; 0xa848
200012d6:	f2c2 0000 	movt	r0, #8192	; 0x2000
200012da:	f04f 0100 	mov.w	r1, #0
200012de:	f002 f989 	bl	200035f4 <SPI_clear_slave_select>
}
200012e2:	f107 0708 	add.w	r7, r7, #8
200012e6:	46bd      	mov	sp, r7
200012e8:	bd80      	pop	{r7, pc}
200012ea:	bf00      	nop

200012ec <redLED>:

void redLED(void) {
200012ec:	b580      	push	{r7, lr}
200012ee:	b082      	sub	sp, #8
200012f0:	af00      	add	r7, sp, #0
	uint32_t master_tx_frame_led = start;
200012f2:	f04f 0300 	mov.w	r3, #0
200012f6:	607b      	str	r3, [r7, #4]
	SPI_init(&g_spi_led, CORESPI0_BASE_ADDR, 1);
200012f8:	f64a 0048 	movw	r0, #43080	; 0xa848
200012fc:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001300:	f240 2100 	movw	r1, #512	; 0x200
20001304:	f2c4 0105 	movt	r1, #16389	; 0x4005
20001308:	f04f 0201 	mov.w	r2, #1
2000130c:	f001 ffc8 	bl	200032a0 <SPI_init>
	SPI_configure_master_mode(&g_spi_led);
20001310:	f64a 0048 	movw	r0, #43080	; 0xa848
20001314:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001318:	f002 f890 	bl	2000343c <SPI_configure_master_mode>
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
2000131c:	f64a 0048 	movw	r0, #43080	; 0xa848
20001320:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001324:	f04f 0100 	mov.w	r1, #0
20001328:	f002 f8e0 	bl	200034ec <SPI_set_slave_select>
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
2000132c:	f64a 0048 	movw	r0, #43080	; 0xa848
20001330:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001334:	6879      	ldr	r1, [r7, #4]
20001336:	f002 f9e5 	bl	20003704 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
2000133a:	f64a 0048 	movw	r0, #43080	; 0xa848
2000133e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001342:	f04f 0100 	mov.w	r1, #0
20001346:	f002 f955 	bl	200035f4 <SPI_clear_slave_select>

	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
2000134a:	f64a 0048 	movw	r0, #43080	; 0xa848
2000134e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001352:	f04f 0100 	mov.w	r1, #0
20001356:	f002 f8c9 	bl	200034ec <SPI_set_slave_select>
	master_tx_frame_led = R;
2000135a:	f240 03ff 	movw	r3, #255	; 0xff
2000135e:	f6cf 7300 	movt	r3, #65280	; 0xff00
20001362:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
20001364:	f64a 0048 	movw	r0, #43080	; 0xa848
20001368:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000136c:	6879      	ldr	r1, [r7, #4]
2000136e:	f002 f9c9 	bl	20003704 <SPI_transfer_frame>
	master_tx_frame_led = R;
20001372:	f240 03ff 	movw	r3, #255	; 0xff
20001376:	f6cf 7300 	movt	r3, #65280	; 0xff00
2000137a:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
2000137c:	f64a 0048 	movw	r0, #43080	; 0xa848
20001380:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001384:	6879      	ldr	r1, [r7, #4]
20001386:	f002 f9bd 	bl	20003704 <SPI_transfer_frame>
	master_tx_frame_led = R;
2000138a:	f240 03ff 	movw	r3, #255	; 0xff
2000138e:	f6cf 7300 	movt	r3, #65280	; 0xff00
20001392:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
20001394:	f64a 0048 	movw	r0, #43080	; 0xa848
20001398:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000139c:	6879      	ldr	r1, [r7, #4]
2000139e:	f002 f9b1 	bl	20003704 <SPI_transfer_frame>
	master_tx_frame_led = R;
200013a2:	f240 03ff 	movw	r3, #255	; 0xff
200013a6:	f6cf 7300 	movt	r3, #65280	; 0xff00
200013aa:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
200013ac:	f64a 0048 	movw	r0, #43080	; 0xa848
200013b0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200013b4:	6879      	ldr	r1, [r7, #4]
200013b6:	f002 f9a5 	bl	20003704 <SPI_transfer_frame>
	master_tx_frame_led = R;
200013ba:	f240 03ff 	movw	r3, #255	; 0xff
200013be:	f6cf 7300 	movt	r3, #65280	; 0xff00
200013c2:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
200013c4:	f64a 0048 	movw	r0, #43080	; 0xa848
200013c8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200013cc:	6879      	ldr	r1, [r7, #4]
200013ce:	f002 f999 	bl	20003704 <SPI_transfer_frame>
	master_tx_frame_led = R;
200013d2:	f240 03ff 	movw	r3, #255	; 0xff
200013d6:	f6cf 7300 	movt	r3, #65280	; 0xff00
200013da:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
200013dc:	f64a 0048 	movw	r0, #43080	; 0xa848
200013e0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200013e4:	6879      	ldr	r1, [r7, #4]
200013e6:	f002 f98d 	bl	20003704 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
200013ea:	f64a 0048 	movw	r0, #43080	; 0xa848
200013ee:	f2c2 0000 	movt	r0, #8192	; 0x2000
200013f2:	f04f 0100 	mov.w	r1, #0
200013f6:	f002 f8fd 	bl	200035f4 <SPI_clear_slave_select>

	master_tx_frame_led = end;
200013fa:	f04f 3311 	mov.w	r3, #286331153	; 0x11111111
200013fe:	607b      	str	r3, [r7, #4]
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
20001400:	f64a 0048 	movw	r0, #43080	; 0xa848
20001404:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001408:	f04f 0100 	mov.w	r1, #0
2000140c:	f002 f86e 	bl	200034ec <SPI_set_slave_select>
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
20001410:	f64a 0048 	movw	r0, #43080	; 0xa848
20001414:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001418:	6879      	ldr	r1, [r7, #4]
2000141a:	f002 f973 	bl	20003704 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
2000141e:	f64a 0048 	movw	r0, #43080	; 0xa848
20001422:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001426:	f04f 0100 	mov.w	r1, #0
2000142a:	f002 f8e3 	bl	200035f4 <SPI_clear_slave_select>
}
2000142e:	f107 0708 	add.w	r7, r7, #8
20001432:	46bd      	mov	sp, r7
20001434:	bd80      	pop	{r7, pc}
20001436:	bf00      	nop

20001438 <yellowLED>:
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
}

void yellowLED(void) {
20001438:	b580      	push	{r7, lr}
2000143a:	b082      	sub	sp, #8
2000143c:	af00      	add	r7, sp, #0
	uint32_t master_tx_frame_led = start;
2000143e:	f04f 0300 	mov.w	r3, #0
20001442:	607b      	str	r3, [r7, #4]
	SPI_init(&g_spi_led, CORESPI0_BASE_ADDR, 1);
20001444:	f64a 0048 	movw	r0, #43080	; 0xa848
20001448:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000144c:	f240 2100 	movw	r1, #512	; 0x200
20001450:	f2c4 0105 	movt	r1, #16389	; 0x4005
20001454:	f04f 0201 	mov.w	r2, #1
20001458:	f001 ff22 	bl	200032a0 <SPI_init>
	SPI_configure_master_mode(&g_spi_led);
2000145c:	f64a 0048 	movw	r0, #43080	; 0xa848
20001460:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001464:	f001 ffea 	bl	2000343c <SPI_configure_master_mode>
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
20001468:	f64a 0048 	movw	r0, #43080	; 0xa848
2000146c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001470:	f04f 0100 	mov.w	r1, #0
20001474:	f002 f83a 	bl	200034ec <SPI_set_slave_select>
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
20001478:	f64a 0048 	movw	r0, #43080	; 0xa848
2000147c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001480:	6879      	ldr	r1, [r7, #4]
20001482:	f002 f93f 	bl	20003704 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
20001486:	f64a 0048 	movw	r0, #43080	; 0xa848
2000148a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000148e:	f04f 0100 	mov.w	r1, #0
20001492:	f002 f8af 	bl	200035f4 <SPI_clear_slave_select>

	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
20001496:	f64a 0048 	movw	r0, #43080	; 0xa848
2000149a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000149e:	f04f 0100 	mov.w	r1, #0
200014a2:	f002 f823 	bl	200034ec <SPI_set_slave_select>
	master_tx_frame_led = Y;
200014a6:	f46f 437f 	mvn.w	r3, #65280	; 0xff00
200014aa:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
200014ac:	f64a 0048 	movw	r0, #43080	; 0xa848
200014b0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200014b4:	6879      	ldr	r1, [r7, #4]
200014b6:	f002 f925 	bl	20003704 <SPI_transfer_frame>
	master_tx_frame_led = Y;
200014ba:	f46f 437f 	mvn.w	r3, #65280	; 0xff00
200014be:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
200014c0:	f64a 0048 	movw	r0, #43080	; 0xa848
200014c4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200014c8:	6879      	ldr	r1, [r7, #4]
200014ca:	f002 f91b 	bl	20003704 <SPI_transfer_frame>
	master_tx_frame_led = Y;
200014ce:	f46f 437f 	mvn.w	r3, #65280	; 0xff00
200014d2:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
200014d4:	f64a 0048 	movw	r0, #43080	; 0xa848
200014d8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200014dc:	6879      	ldr	r1, [r7, #4]
200014de:	f002 f911 	bl	20003704 <SPI_transfer_frame>
	master_tx_frame_led = Y;
200014e2:	f46f 437f 	mvn.w	r3, #65280	; 0xff00
200014e6:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
200014e8:	f64a 0048 	movw	r0, #43080	; 0xa848
200014ec:	f2c2 0000 	movt	r0, #8192	; 0x2000
200014f0:	6879      	ldr	r1, [r7, #4]
200014f2:	f002 f907 	bl	20003704 <SPI_transfer_frame>
	master_tx_frame_led = Y;
200014f6:	f46f 437f 	mvn.w	r3, #65280	; 0xff00
200014fa:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
200014fc:	f64a 0048 	movw	r0, #43080	; 0xa848
20001500:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001504:	6879      	ldr	r1, [r7, #4]
20001506:	f002 f8fd 	bl	20003704 <SPI_transfer_frame>
	master_tx_frame_led = Y;
2000150a:	f46f 437f 	mvn.w	r3, #65280	; 0xff00
2000150e:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
20001510:	f64a 0048 	movw	r0, #43080	; 0xa848
20001514:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001518:	6879      	ldr	r1, [r7, #4]
2000151a:	f002 f8f3 	bl	20003704 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
2000151e:	f64a 0048 	movw	r0, #43080	; 0xa848
20001522:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001526:	f04f 0100 	mov.w	r1, #0
2000152a:	f002 f863 	bl	200035f4 <SPI_clear_slave_select>

	master_tx_frame_led = end;
2000152e:	f04f 3311 	mov.w	r3, #286331153	; 0x11111111
20001532:	607b      	str	r3, [r7, #4]
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
20001534:	f64a 0048 	movw	r0, #43080	; 0xa848
20001538:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000153c:	f04f 0100 	mov.w	r1, #0
20001540:	f001 ffd4 	bl	200034ec <SPI_set_slave_select>
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
20001544:	f64a 0048 	movw	r0, #43080	; 0xa848
20001548:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000154c:	6879      	ldr	r1, [r7, #4]
2000154e:	f002 f8d9 	bl	20003704 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
20001552:	f64a 0048 	movw	r0, #43080	; 0xa848
20001556:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000155a:	f04f 0100 	mov.w	r1, #0
2000155e:	f002 f849 	bl	200035f4 <SPI_clear_slave_select>
}
20001562:	f107 0708 	add.w	r7, r7, #8
20001566:	46bd      	mov	sp, r7
20001568:	bd80      	pop	{r7, pc}
2000156a:	bf00      	nop

2000156c <uart1_rx_handler>:
}



//UART interrupt handler for xBee module
void uart1_rx_handler( mss_uart_instance_t * this_uart) {
2000156c:	b580      	push	{r7, lr}
2000156e:	b088      	sub	sp, #32
20001570:	af00      	add	r7, sp, #0
20001572:	6078      	str	r0, [r7, #4]
	uint8_t receive[16] = { };
20001574:	f107 0308 	add.w	r3, r7, #8
20001578:	f04f 0200 	mov.w	r2, #0
2000157c:	601a      	str	r2, [r3, #0]
2000157e:	f103 0304 	add.w	r3, r3, #4
20001582:	f04f 0200 	mov.w	r2, #0
20001586:	601a      	str	r2, [r3, #0]
20001588:	f103 0304 	add.w	r3, r3, #4
2000158c:	f04f 0200 	mov.w	r2, #0
20001590:	601a      	str	r2, [r3, #0]
20001592:	f103 0304 	add.w	r3, r3, #4
20001596:	f04f 0200 	mov.w	r2, #0
2000159a:	601a      	str	r2, [r3, #0]
2000159c:	f103 0304 	add.w	r3, r3, #4
	int rx_size =  MSS_UART_get_rx(this_uart, receive, sizeof(receive));
200015a0:	f107 0308 	add.w	r3, r7, #8
200015a4:	6878      	ldr	r0, [r7, #4]
200015a6:	4619      	mov	r1, r3
200015a8:	f04f 0210 	mov.w	r2, #16
200015ac:	f000 fb4e 	bl	20001c4c <MSS_UART_get_rx>
200015b0:	4603      	mov	r3, r0
200015b2:	61bb      	str	r3, [r7, #24]
	myTank.aimingSpeed = 10000;
200015b4:	f64a 03b0 	movw	r3, #43184	; 0xa8b0
200015b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200015bc:	f242 7210 	movw	r2, #10000	; 0x2710
200015c0:	605a      	str	r2, [r3, #4]
	myTank.damagePerHit = 5;
200015c2:	f64a 03b0 	movw	r3, #43184	; 0xa8b0
200015c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200015ca:	f04f 0205 	mov.w	r2, #5
200015ce:	609a      	str	r2, [r3, #8]
	myTank.drivingSpeed = 90000;
200015d0:	f64a 03b0 	movw	r3, #43184	; 0xa8b0
200015d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200015d8:	f645 7290 	movw	r2, #24464	; 0x5f90
200015dc:	f2c0 0201 	movt	r2, #1
200015e0:	60da      	str	r2, [r3, #12]
	int type =  receive[4];
200015e2:	7b3b      	ldrb	r3, [r7, #12]
200015e4:	61fb      	str	r3, [r7, #28]
	if (type == 3){
200015e6:	69fb      	ldr	r3, [r7, #28]
200015e8:	2b03      	cmp	r3, #3
200015ea:	d10d      	bne.n	20001608 <uart1_rx_handler+0x9c>
		printf("1\r\n");
200015ec:	f649 702c 	movw	r0, #40748	; 0x9f2c
200015f0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200015f4:	f002 fb94 	bl	20003d20 <puts>
		//Extra Health
		myTank.damagePerHit = 3;
200015f8:	f64a 03b0 	movw	r3, #43184	; 0xa8b0
200015fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001600:	f04f 0203 	mov.w	r2, #3
20001604:	609a      	str	r2, [r3, #8]
20001606:	e022      	b.n	2000164e <uart1_rx_handler+0xe2>
	}
	else if (type == 2) {
20001608:	69fb      	ldr	r3, [r7, #28]
2000160a:	2b02      	cmp	r3, #2
2000160c:	d10d      	bne.n	2000162a <uart1_rx_handler+0xbe>
		printf("2\r\n");
2000160e:	f649 7030 	movw	r0, #40752	; 0x9f30
20001612:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001616:	f002 fb83 	bl	20003d20 <puts>
		// Aiming speed increase
		myTank.aimingSpeed = 12000;
2000161a:	f64a 03b0 	movw	r3, #43184	; 0xa8b0
2000161e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001622:	f642 62e0 	movw	r2, #12000	; 0x2ee0
20001626:	605a      	str	r2, [r3, #4]
20001628:	e011      	b.n	2000164e <uart1_rx_handler+0xe2>

	}
	else if (type == 1) {
2000162a:	69fb      	ldr	r3, [r7, #28]
2000162c:	2b01      	cmp	r3, #1
2000162e:	d10e      	bne.n	2000164e <uart1_rx_handler+0xe2>
		printf("3\r\n");
20001630:	f649 7034 	movw	r0, #40756	; 0x9f34
20001634:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001638:	f002 fb72 	bl	20003d20 <puts>
		//driving speed increase
		myTank.drivingSpeed = 100000;
2000163c:	f64a 03b0 	movw	r3, #43184	; 0xa8b0
20001640:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001644:	f248 62a0 	movw	r2, #34464	; 0x86a0
20001648:	f2c0 0201 	movt	r2, #1
2000164c:	60da      	str	r2, [r3, #12]
	}
	reset();
2000164e:	f000 f857 	bl	20001700 <reset>

}
20001652:	f107 0720 	add.w	r7, r7, #32
20001656:	46bd      	mov	sp, r7
20001658:	bd80      	pop	{r7, pc}
2000165a:	bf00      	nop

2000165c <printToXBee>:
void printToXBee() {
2000165c:	b580      	push	{r7, lr}
2000165e:	b084      	sub	sp, #16
20001660:	af00      	add	r7, sp, #0
	 uint8_t health_msg[10] = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
20001662:	f04f 0300 	mov.w	r3, #0
20001666:	713b      	strb	r3, [r7, #4]
20001668:	f04f 0300 	mov.w	r3, #0
2000166c:	717b      	strb	r3, [r7, #5]
2000166e:	f04f 0300 	mov.w	r3, #0
20001672:	71bb      	strb	r3, [r7, #6]
20001674:	f04f 0300 	mov.w	r3, #0
20001678:	71fb      	strb	r3, [r7, #7]
2000167a:	f04f 0300 	mov.w	r3, #0
2000167e:	723b      	strb	r3, [r7, #8]
20001680:	f04f 0300 	mov.w	r3, #0
20001684:	727b      	strb	r3, [r7, #9]
20001686:	f04f 0300 	mov.w	r3, #0
2000168a:	72bb      	strb	r3, [r7, #10]
2000168c:	f04f 0300 	mov.w	r3, #0
20001690:	72fb      	strb	r3, [r7, #11]
20001692:	f04f 0300 	mov.w	r3, #0
20001696:	733b      	strb	r3, [r7, #12]
20001698:	f04f 0300 	mov.w	r3, #0
2000169c:	737b      	strb	r3, [r7, #13]
	 health_msg[4] = myTank.health;
2000169e:	f64a 03b0 	movw	r3, #43184	; 0xa8b0
200016a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200016a6:	681b      	ldr	r3, [r3, #0]
200016a8:	b2db      	uxtb	r3, r3
200016aa:	723b      	strb	r3, [r7, #8]
	 MSS_UART_polled_tx(&g_mss_uart1, health_msg, sizeof(health_msg) );
200016ac:	f107 0304 	add.w	r3, r7, #4
200016b0:	f64a 00c0 	movw	r0, #43200	; 0xa8c0
200016b4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200016b8:	4619      	mov	r1, r3
200016ba:	f04f 020a 	mov.w	r2, #10
200016be:	f000 fa53 	bl	20001b68 <MSS_UART_polled_tx>
}
200016c2:	f107 0710 	add.w	r7, r7, #16
200016c6:	46bd      	mov	sp, r7
200016c8:	bd80      	pop	{r7, pc}
200016ca:	bf00      	nop

200016cc <delay>:

//Delay function for delaying stuff
void delay(int time) {
200016cc:	b480      	push	{r7}
200016ce:	b085      	sub	sp, #20
200016d0:	af00      	add	r7, sp, #0
200016d2:	6078      	str	r0, [r7, #4]

	volatile int dC; //delayCounter
	int temp = 0;
200016d4:	f04f 0300 	mov.w	r3, #0
200016d8:	60fb      	str	r3, [r7, #12]

	for ( dC = 0; dC < time; dC++ ){
200016da:	f04f 0300 	mov.w	r3, #0
200016de:	60bb      	str	r3, [r7, #8]
200016e0:	e005      	b.n	200016ee <delay+0x22>
		temp = dC;
200016e2:	68bb      	ldr	r3, [r7, #8]
200016e4:	60fb      	str	r3, [r7, #12]
void delay(int time) {

	volatile int dC; //delayCounter
	int temp = 0;

	for ( dC = 0; dC < time; dC++ ){
200016e6:	68bb      	ldr	r3, [r7, #8]
200016e8:	f103 0301 	add.w	r3, r3, #1
200016ec:	60bb      	str	r3, [r7, #8]
200016ee:	68ba      	ldr	r2, [r7, #8]
200016f0:	687b      	ldr	r3, [r7, #4]
200016f2:	429a      	cmp	r2, r3
200016f4:	dbf5      	blt.n	200016e2 <delay+0x16>
		temp = dC;
	}
}
200016f6:	f107 0714 	add.w	r7, r7, #20
200016fa:	46bd      	mov	sp, r7
200016fc:	bc80      	pop	{r7}
200016fe:	4770      	bx	lr

20001700 <reset>:

void reset() {
20001700:	b580      	push	{r7, lr}
20001702:	af00      	add	r7, sp, #0
	myTank.health = MAX_HEALTH;
20001704:	f64a 03b0 	movw	r3, #43184	; 0xa8b0
20001708:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000170c:	f04f 0264 	mov.w	r2, #100	; 0x64
20001710:	601a      	str	r2, [r3, #0]
	greenLED();
20001712:	f7ff fd51 	bl	200011b8 <greenLED>
	printToXBee();
20001716:	f7ff ffa1 	bl	2000165c <printToXBee>

}
2000171a:	bd80      	pop	{r7, pc}

2000171c <getHit>:
void getHit( ) {
2000171c:	b580      	push	{r7, lr}
2000171e:	af00      	add	r7, sp, #0

    if (myTank.health <= 0) {
20001720:	f64a 03b0 	movw	r3, #43184	; 0xa8b0
20001724:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001728:	681b      	ldr	r3, [r3, #0]
2000172a:	2b00      	cmp	r3, #0
2000172c:	d107      	bne.n	2000173e <getHit+0x22>
    	myTank.drivingSpeed = 0;
2000172e:	f64a 03b0 	movw	r3, #43184	; 0xa8b0
20001732:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001736:	f04f 0200 	mov.w	r2, #0
2000173a:	60da      	str	r2, [r3, #12]
    	return;
2000173c:	e012      	b.n	20001764 <getHit+0x48>
    }

    myTank.health = myTank.health - myTank.damagePerHit;
2000173e:	f64a 03b0 	movw	r3, #43184	; 0xa8b0
20001742:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001746:	681a      	ldr	r2, [r3, #0]
20001748:	f64a 03b0 	movw	r3, #43184	; 0xa8b0
2000174c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001750:	689b      	ldr	r3, [r3, #8]
20001752:	ebc3 0202 	rsb	r2, r3, r2
20001756:	f64a 03b0 	movw	r3, #43184	; 0xa8b0
2000175a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000175e:	601a      	str	r2, [r3, #0]
	printToXBee();
20001760:	f7ff ff7c 	bl	2000165c <printToXBee>
}
20001764:	bd80      	pop	{r7, pc}
20001766:	bf00      	nop

20001768 <_close>:

/*==============================================================================
 * Close a file.
 */
int _close(int file)
{
20001768:	b480      	push	{r7}
2000176a:	b083      	sub	sp, #12
2000176c:	af00      	add	r7, sp, #0
2000176e:	6078      	str	r0, [r7, #4]
    return -1;
20001770:	f04f 33ff 	mov.w	r3, #4294967295
}
20001774:	4618      	mov	r0, r3
20001776:	f107 070c 	add.w	r7, r7, #12
2000177a:	46bd      	mov	sp, r7
2000177c:	bc80      	pop	{r7}
2000177e:	4770      	bx	lr

20001780 <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
20001780:	b480      	push	{r7}
20001782:	b083      	sub	sp, #12
20001784:	af00      	add	r7, sp, #0
20001786:	6078      	str	r0, [r7, #4]
20001788:	e7fe      	b.n	20001788 <_exit+0x8>
2000178a:	bf00      	nop

2000178c <_fstat>:

/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
2000178c:	b480      	push	{r7}
2000178e:	b083      	sub	sp, #12
20001790:	af00      	add	r7, sp, #0
20001792:	6078      	str	r0, [r7, #4]
20001794:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
20001796:	683b      	ldr	r3, [r7, #0]
20001798:	f44f 5200 	mov.w	r2, #8192	; 0x2000
2000179c:	605a      	str	r2, [r3, #4]
    return 0;
2000179e:	f04f 0300 	mov.w	r3, #0
}
200017a2:	4618      	mov	r0, r3
200017a4:	f107 070c 	add.w	r7, r7, #12
200017a8:	46bd      	mov	sp, r7
200017aa:	bc80      	pop	{r7}
200017ac:	4770      	bx	lr
200017ae:	bf00      	nop

200017b0 <_isatty>:

/*==============================================================================
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
200017b0:	b480      	push	{r7}
200017b2:	b083      	sub	sp, #12
200017b4:	af00      	add	r7, sp, #0
200017b6:	6078      	str	r0, [r7, #4]
    return 1;
200017b8:	f04f 0301 	mov.w	r3, #1
}
200017bc:	4618      	mov	r0, r3
200017be:	f107 070c 	add.w	r7, r7, #12
200017c2:	46bd      	mov	sp, r7
200017c4:	bc80      	pop	{r7}
200017c6:	4770      	bx	lr

200017c8 <_lseek>:

/*==============================================================================
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
200017c8:	b480      	push	{r7}
200017ca:	b085      	sub	sp, #20
200017cc:	af00      	add	r7, sp, #0
200017ce:	60f8      	str	r0, [r7, #12]
200017d0:	60b9      	str	r1, [r7, #8]
200017d2:	607a      	str	r2, [r7, #4]
    return 0;
200017d4:	f04f 0300 	mov.w	r3, #0
}
200017d8:	4618      	mov	r0, r3
200017da:	f107 0714 	add.w	r7, r7, #20
200017de:	46bd      	mov	sp, r7
200017e0:	bc80      	pop	{r7}
200017e2:	4770      	bx	lr

200017e4 <_read>:

/*==============================================================================
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
200017e4:	b480      	push	{r7}
200017e6:	b085      	sub	sp, #20
200017e8:	af00      	add	r7, sp, #0
200017ea:	60f8      	str	r0, [r7, #12]
200017ec:	60b9      	str	r1, [r7, #8]
200017ee:	607a      	str	r2, [r7, #4]
    return 0;
200017f0:	f04f 0300 	mov.w	r3, #0
}
200017f4:	4618      	mov	r0, r3
200017f6:	f107 0714 	add.w	r7, r7, #20
200017fa:	46bd      	mov	sp, r7
200017fc:	bc80      	pop	{r7}
200017fe:	4770      	bx	lr

20001800 <_write_r>:
 * all files, including stdout—so if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
20001800:	b580      	push	{r7, lr}
20001802:	b084      	sub	sp, #16
20001804:	af00      	add	r7, sp, #0
20001806:	60f8      	str	r0, [r7, #12]
20001808:	60b9      	str	r1, [r7, #8]
2000180a:	607a      	str	r2, [r7, #4]
2000180c:	603b      	str	r3, [r7, #0]
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
2000180e:	f64a 030c 	movw	r3, #43020	; 0xa80c
20001812:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001816:	681b      	ldr	r3, [r3, #0]
20001818:	2b00      	cmp	r3, #0
2000181a:	d110      	bne.n	2000183e <_write_r+0x3e>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
2000181c:	f64a 00e8 	movw	r0, #43240	; 0xa8e8
20001820:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001824:	f44f 4161 	mov.w	r1, #57600	; 0xe100
20001828:	f04f 0203 	mov.w	r2, #3
2000182c:	f000 f89a 	bl	20001964 <MSS_UART_init>
        g_stdio_uart_init_done = 1;
20001830:	f64a 030c 	movw	r3, #43020	; 0xa80c
20001834:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001838:	f04f 0201 	mov.w	r2, #1
2000183c:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
2000183e:	683b      	ldr	r3, [r7, #0]
20001840:	f64a 00e8 	movw	r0, #43240	; 0xa8e8
20001844:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001848:	6879      	ldr	r1, [r7, #4]
2000184a:	461a      	mov	r2, r3
2000184c:	f000 f98c 	bl	20001b68 <MSS_UART_polled_tx>
    
    return len;
20001850:	683b      	ldr	r3, [r7, #0]
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
20001852:	4618      	mov	r0, r3
20001854:	f107 0710 	add.w	r7, r7, #16
20001858:	46bd      	mov	sp, r7
2000185a:	bd80      	pop	{r7, pc}

2000185c <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
2000185c:	b580      	push	{r7, lr}
2000185e:	b084      	sub	sp, #16
20001860:	af00      	add	r7, sp, #0
20001862:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
20001864:	f64a 0310 	movw	r3, #43024	; 0xa810
20001868:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000186c:	681b      	ldr	r3, [r3, #0]
2000186e:	2b00      	cmp	r3, #0
20001870:	d108      	bne.n	20001884 <_sbrk+0x28>
    {
      heap_end = &_end;
20001872:	f64a 0310 	movw	r3, #43024	; 0xa810
20001876:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000187a:	f64a 2220 	movw	r2, #43552	; 0xaa20
2000187e:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001882:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
20001884:	f64a 0310 	movw	r3, #43024	; 0xa810
20001888:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000188c:	681b      	ldr	r3, [r3, #0]
2000188e:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
20001890:	f3ef 8308 	mrs	r3, MSP
20001894:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
20001896:	f64a 0310 	movw	r3, #43024	; 0xa810
2000189a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000189e:	681a      	ldr	r2, [r3, #0]
200018a0:	687b      	ldr	r3, [r7, #4]
200018a2:	441a      	add	r2, r3
200018a4:	68fb      	ldr	r3, [r7, #12]
200018a6:	429a      	cmp	r2, r3
200018a8:	d90f      	bls.n	200018ca <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
200018aa:	f04f 0000 	mov.w	r0, #0
200018ae:	f04f 0101 	mov.w	r1, #1
200018b2:	f649 7238 	movw	r2, #40760	; 0x9f38
200018b6:	f2c2 0200 	movt	r2, #8192	; 0x2000
200018ba:	f04f 0319 	mov.w	r3, #25
200018be:	f7ff ff9f 	bl	20001800 <_write_r>
      _exit (1);
200018c2:	f04f 0001 	mov.w	r0, #1
200018c6:	f7ff ff5b 	bl	20001780 <_exit>
    }
  
    heap_end += incr;
200018ca:	f64a 0310 	movw	r3, #43024	; 0xa810
200018ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
200018d2:	681a      	ldr	r2, [r3, #0]
200018d4:	687b      	ldr	r3, [r7, #4]
200018d6:	441a      	add	r2, r3
200018d8:	f64a 0310 	movw	r3, #43024	; 0xa810
200018dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200018e0:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
200018e2:	68bb      	ldr	r3, [r7, #8]
}
200018e4:	4618      	mov	r0, r3
200018e6:	f107 0710 	add.w	r7, r7, #16
200018ea:	46bd      	mov	sp, r7
200018ec:	bd80      	pop	{r7, pc}
200018ee:	bf00      	nop

200018f0 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
200018f0:	b480      	push	{r7}
200018f2:	b083      	sub	sp, #12
200018f4:	af00      	add	r7, sp, #0
200018f6:	4603      	mov	r3, r0
200018f8:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200018fa:	f24e 1300 	movw	r3, #57600	; 0xe100
200018fe:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001902:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20001906:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000190a:	88f9      	ldrh	r1, [r7, #6]
2000190c:	f001 011f 	and.w	r1, r1, #31
20001910:	f04f 0001 	mov.w	r0, #1
20001914:	fa00 f101 	lsl.w	r1, r0, r1
20001918:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
2000191c:	f107 070c 	add.w	r7, r7, #12
20001920:	46bd      	mov	sp, r7
20001922:	bc80      	pop	{r7}
20001924:	4770      	bx	lr
20001926:	bf00      	nop

20001928 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20001928:	b480      	push	{r7}
2000192a:	b083      	sub	sp, #12
2000192c:	af00      	add	r7, sp, #0
2000192e:	4603      	mov	r3, r0
20001930:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001932:	f24e 1300 	movw	r3, #57600	; 0xe100
20001936:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000193a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
2000193e:	ea4f 1252 	mov.w	r2, r2, lsr #5
20001942:	88f9      	ldrh	r1, [r7, #6]
20001944:	f001 011f 	and.w	r1, r1, #31
20001948:	f04f 0001 	mov.w	r0, #1
2000194c:	fa00 f101 	lsl.w	r1, r0, r1
20001950:	f102 0260 	add.w	r2, r2, #96	; 0x60
20001954:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20001958:	f107 070c 	add.w	r7, r7, #12
2000195c:	46bd      	mov	sp, r7
2000195e:	bc80      	pop	{r7}
20001960:	4770      	bx	lr
20001962:	bf00      	nop

20001964 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
20001964:	b580      	push	{r7, lr}
20001966:	b088      	sub	sp, #32
20001968:	af00      	add	r7, sp, #0
2000196a:	60f8      	str	r0, [r7, #12]
2000196c:	60b9      	str	r1, [r7, #8]
2000196e:	4613      	mov	r3, r2
20001970:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
20001972:	f04f 0301 	mov.w	r3, #1
20001976:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
20001978:	f04f 0300 	mov.w	r3, #0
2000197c:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
2000197e:	68fa      	ldr	r2, [r7, #12]
20001980:	f64a 03e8 	movw	r3, #43240	; 0xa8e8
20001984:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001988:	429a      	cmp	r2, r3
2000198a:	d007      	beq.n	2000199c <MSS_UART_init+0x38>
2000198c:	68fa      	ldr	r2, [r7, #12]
2000198e:	f64a 03c0 	movw	r3, #43200	; 0xa8c0
20001992:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001996:	429a      	cmp	r2, r3
20001998:	d000      	beq.n	2000199c <MSS_UART_init+0x38>
2000199a:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
2000199c:	68bb      	ldr	r3, [r7, #8]
2000199e:	2b00      	cmp	r3, #0
200019a0:	d100      	bne.n	200019a4 <MSS_UART_init+0x40>
200019a2:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
200019a4:	f001 ff44 	bl	20003830 <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
200019a8:	68fa      	ldr	r2, [r7, #12]
200019aa:	f64a 03e8 	movw	r3, #43240	; 0xa8e8
200019ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
200019b2:	429a      	cmp	r2, r3
200019b4:	d12e      	bne.n	20001a14 <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
200019b6:	68fb      	ldr	r3, [r7, #12]
200019b8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
200019bc:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
200019be:	68fb      	ldr	r3, [r7, #12]
200019c0:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
200019c4:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
200019c6:	68fb      	ldr	r3, [r7, #12]
200019c8:	f04f 020a 	mov.w	r2, #10
200019cc:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
200019ce:	f24a 23f4 	movw	r3, #41716	; 0xa2f4
200019d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200019d6:	681b      	ldr	r3, [r3, #0]
200019d8:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
200019da:	f242 0300 	movw	r3, #8192	; 0x2000
200019de:	f2ce 0304 	movt	r3, #57348	; 0xe004
200019e2:	f242 0200 	movw	r2, #8192	; 0x2000
200019e6:	f2ce 0204 	movt	r2, #57348	; 0xe004
200019ea:	6b12      	ldr	r2, [r2, #48]	; 0x30
200019ec:	f042 0280 	orr.w	r2, r2, #128	; 0x80
200019f0:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
200019f2:	f04f 000a 	mov.w	r0, #10
200019f6:	f7ff ff97 	bl	20001928 <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
200019fa:	f242 0300 	movw	r3, #8192	; 0x2000
200019fe:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001a02:	f242 0200 	movw	r2, #8192	; 0x2000
20001a06:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001a0a:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001a0c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
20001a10:	631a      	str	r2, [r3, #48]	; 0x30
20001a12:	e031      	b.n	20001a78 <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
20001a14:	68fa      	ldr	r2, [r7, #12]
20001a16:	f240 0300 	movw	r3, #0
20001a1a:	f2c4 0301 	movt	r3, #16385	; 0x4001
20001a1e:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
20001a20:	68fa      	ldr	r2, [r7, #12]
20001a22:	f240 0300 	movw	r3, #0
20001a26:	f2c4 2320 	movt	r3, #16928	; 0x4220
20001a2a:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
20001a2c:	68fb      	ldr	r3, [r7, #12]
20001a2e:	f04f 020b 	mov.w	r2, #11
20001a32:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
20001a34:	f24a 23f8 	movw	r3, #41720	; 0xa2f8
20001a38:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a3c:	681b      	ldr	r3, [r3, #0]
20001a3e:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
20001a40:	f242 0300 	movw	r3, #8192	; 0x2000
20001a44:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001a48:	f242 0200 	movw	r2, #8192	; 0x2000
20001a4c:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001a50:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001a52:	f442 7280 	orr.w	r2, r2, #256	; 0x100
20001a56:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
20001a58:	f04f 000b 	mov.w	r0, #11
20001a5c:	f7ff ff64 	bl	20001928 <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
20001a60:	f242 0300 	movw	r3, #8192	; 0x2000
20001a64:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001a68:	f242 0200 	movw	r2, #8192	; 0x2000
20001a6c:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001a70:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001a72:	f422 7280 	bic.w	r2, r2, #256	; 0x100
20001a76:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
20001a78:	68fb      	ldr	r3, [r7, #12]
20001a7a:	681b      	ldr	r3, [r3, #0]
20001a7c:	f04f 0200 	mov.w	r2, #0
20001a80:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
20001a82:	68bb      	ldr	r3, [r7, #8]
20001a84:	2b00      	cmp	r3, #0
20001a86:	d021      	beq.n	20001acc <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
20001a88:	69ba      	ldr	r2, [r7, #24]
20001a8a:	68bb      	ldr	r3, [r7, #8]
20001a8c:	fbb2 f3f3 	udiv	r3, r2, r3
20001a90:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
20001a92:	69fb      	ldr	r3, [r7, #28]
20001a94:	f003 0308 	and.w	r3, r3, #8
20001a98:	2b00      	cmp	r3, #0
20001a9a:	d006      	beq.n	20001aaa <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
20001a9c:	69fb      	ldr	r3, [r7, #28]
20001a9e:	ea4f 1313 	mov.w	r3, r3, lsr #4
20001aa2:	f103 0301 	add.w	r3, r3, #1
20001aa6:	61fb      	str	r3, [r7, #28]
20001aa8:	e003      	b.n	20001ab2 <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
20001aaa:	69fb      	ldr	r3, [r7, #28]
20001aac:	ea4f 1313 	mov.w	r3, r3, lsr #4
20001ab0:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
20001ab2:	69fa      	ldr	r2, [r7, #28]
20001ab4:	f64f 73ff 	movw	r3, #65535	; 0xffff
20001ab8:	429a      	cmp	r2, r3
20001aba:	d900      	bls.n	20001abe <MSS_UART_init+0x15a>
20001abc:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
20001abe:	69fa      	ldr	r2, [r7, #28]
20001ac0:	f64f 73ff 	movw	r3, #65535	; 0xffff
20001ac4:	429a      	cmp	r2, r3
20001ac6:	d801      	bhi.n	20001acc <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
20001ac8:	69fb      	ldr	r3, [r7, #28]
20001aca:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
20001acc:	68fb      	ldr	r3, [r7, #12]
20001ace:	685b      	ldr	r3, [r3, #4]
20001ad0:	f04f 0201 	mov.w	r2, #1
20001ad4:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
20001ad8:	68fb      	ldr	r3, [r7, #12]
20001ada:	681b      	ldr	r3, [r3, #0]
20001adc:	8afa      	ldrh	r2, [r7, #22]
20001ade:	ea4f 2212 	mov.w	r2, r2, lsr #8
20001ae2:	b292      	uxth	r2, r2
20001ae4:	b2d2      	uxtb	r2, r2
20001ae6:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
20001ae8:	68fb      	ldr	r3, [r7, #12]
20001aea:	681b      	ldr	r3, [r3, #0]
20001aec:	8afa      	ldrh	r2, [r7, #22]
20001aee:	b2d2      	uxtb	r2, r2
20001af0:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
20001af2:	68fb      	ldr	r3, [r7, #12]
20001af4:	685b      	ldr	r3, [r3, #4]
20001af6:	f04f 0200 	mov.w	r2, #0
20001afa:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
20001afe:	68fb      	ldr	r3, [r7, #12]
20001b00:	681b      	ldr	r3, [r3, #0]
20001b02:	79fa      	ldrb	r2, [r7, #7]
20001b04:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
20001b06:	68fb      	ldr	r3, [r7, #12]
20001b08:	681b      	ldr	r3, [r3, #0]
20001b0a:	f04f 020e 	mov.w	r2, #14
20001b0e:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
20001b10:	68fb      	ldr	r3, [r7, #12]
20001b12:	685b      	ldr	r3, [r3, #4]
20001b14:	f04f 0200 	mov.w	r2, #0
20001b18:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
20001b1c:	68fb      	ldr	r3, [r7, #12]
20001b1e:	f04f 0200 	mov.w	r2, #0
20001b22:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
20001b24:	68fb      	ldr	r3, [r7, #12]
20001b26:	f04f 0200 	mov.w	r2, #0
20001b2a:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
20001b2c:	68fb      	ldr	r3, [r7, #12]
20001b2e:	f04f 0200 	mov.w	r2, #0
20001b32:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
20001b34:	68fb      	ldr	r3, [r7, #12]
20001b36:	f04f 0200 	mov.w	r2, #0
20001b3a:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
20001b3c:	68fa      	ldr	r2, [r7, #12]
20001b3e:	f641 6345 	movw	r3, #7749	; 0x1e45
20001b42:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b46:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
20001b48:	68fb      	ldr	r3, [r7, #12]
20001b4a:	f04f 0200 	mov.w	r2, #0
20001b4e:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
20001b50:	68fb      	ldr	r3, [r7, #12]
20001b52:	f04f 0200 	mov.w	r2, #0
20001b56:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
20001b58:	68fb      	ldr	r3, [r7, #12]
20001b5a:	f04f 0200 	mov.w	r2, #0
20001b5e:	729a      	strb	r2, [r3, #10]
}
20001b60:	f107 0720 	add.w	r7, r7, #32
20001b64:	46bd      	mov	sp, r7
20001b66:	bd80      	pop	{r7, pc}

20001b68 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
20001b68:	b480      	push	{r7}
20001b6a:	b089      	sub	sp, #36	; 0x24
20001b6c:	af00      	add	r7, sp, #0
20001b6e:	60f8      	str	r0, [r7, #12]
20001b70:	60b9      	str	r1, [r7, #8]
20001b72:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
20001b74:	f04f 0300 	mov.w	r3, #0
20001b78:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001b7a:	68fa      	ldr	r2, [r7, #12]
20001b7c:	f64a 03e8 	movw	r3, #43240	; 0xa8e8
20001b80:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b84:	429a      	cmp	r2, r3
20001b86:	d007      	beq.n	20001b98 <MSS_UART_polled_tx+0x30>
20001b88:	68fa      	ldr	r2, [r7, #12]
20001b8a:	f64a 03c0 	movw	r3, #43200	; 0xa8c0
20001b8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b92:	429a      	cmp	r2, r3
20001b94:	d000      	beq.n	20001b98 <MSS_UART_polled_tx+0x30>
20001b96:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
20001b98:	68bb      	ldr	r3, [r7, #8]
20001b9a:	2b00      	cmp	r3, #0
20001b9c:	d100      	bne.n	20001ba0 <MSS_UART_polled_tx+0x38>
20001b9e:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
20001ba0:	687b      	ldr	r3, [r7, #4]
20001ba2:	2b00      	cmp	r3, #0
20001ba4:	d100      	bne.n	20001ba8 <MSS_UART_polled_tx+0x40>
20001ba6:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001ba8:	68fa      	ldr	r2, [r7, #12]
20001baa:	f64a 03e8 	movw	r3, #43240	; 0xa8e8
20001bae:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001bb2:	429a      	cmp	r2, r3
20001bb4:	d006      	beq.n	20001bc4 <MSS_UART_polled_tx+0x5c>
20001bb6:	68fa      	ldr	r2, [r7, #12]
20001bb8:	f64a 03c0 	movw	r3, #43200	; 0xa8c0
20001bbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001bc0:	429a      	cmp	r2, r3
20001bc2:	d13d      	bne.n	20001c40 <MSS_UART_polled_tx+0xd8>
20001bc4:	68bb      	ldr	r3, [r7, #8]
20001bc6:	2b00      	cmp	r3, #0
20001bc8:	d03a      	beq.n	20001c40 <MSS_UART_polled_tx+0xd8>
20001bca:	687b      	ldr	r3, [r7, #4]
20001bcc:	2b00      	cmp	r3, #0
20001bce:	d037      	beq.n	20001c40 <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
20001bd0:	68fb      	ldr	r3, [r7, #12]
20001bd2:	681b      	ldr	r3, [r3, #0]
20001bd4:	7d1b      	ldrb	r3, [r3, #20]
20001bd6:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
20001bd8:	68fb      	ldr	r3, [r7, #12]
20001bda:	7a9a      	ldrb	r2, [r3, #10]
20001bdc:	7efb      	ldrb	r3, [r7, #27]
20001bde:	ea42 0303 	orr.w	r3, r2, r3
20001be2:	b2da      	uxtb	r2, r3
20001be4:	68fb      	ldr	r3, [r7, #12]
20001be6:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
20001be8:	7efb      	ldrb	r3, [r7, #27]
20001bea:	f003 0320 	and.w	r3, r3, #32
20001bee:	2b00      	cmp	r3, #0
20001bf0:	d023      	beq.n	20001c3a <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
20001bf2:	f04f 0310 	mov.w	r3, #16
20001bf6:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
20001bf8:	687b      	ldr	r3, [r7, #4]
20001bfa:	2b0f      	cmp	r3, #15
20001bfc:	d801      	bhi.n	20001c02 <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
20001bfe:	687b      	ldr	r3, [r7, #4]
20001c00:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20001c02:	f04f 0300 	mov.w	r3, #0
20001c06:	617b      	str	r3, [r7, #20]
20001c08:	e00e      	b.n	20001c28 <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
20001c0a:	68fb      	ldr	r3, [r7, #12]
20001c0c:	681b      	ldr	r3, [r3, #0]
20001c0e:	68b9      	ldr	r1, [r7, #8]
20001c10:	693a      	ldr	r2, [r7, #16]
20001c12:	440a      	add	r2, r1
20001c14:	7812      	ldrb	r2, [r2, #0]
20001c16:	701a      	strb	r2, [r3, #0]
20001c18:	693b      	ldr	r3, [r7, #16]
20001c1a:	f103 0301 	add.w	r3, r3, #1
20001c1e:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20001c20:	697b      	ldr	r3, [r7, #20]
20001c22:	f103 0301 	add.w	r3, r3, #1
20001c26:	617b      	str	r3, [r7, #20]
20001c28:	697a      	ldr	r2, [r7, #20]
20001c2a:	69fb      	ldr	r3, [r7, #28]
20001c2c:	429a      	cmp	r2, r3
20001c2e:	d3ec      	bcc.n	20001c0a <MSS_UART_polled_tx+0xa2>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
20001c30:	687a      	ldr	r2, [r7, #4]
20001c32:	697b      	ldr	r3, [r7, #20]
20001c34:	ebc3 0302 	rsb	r3, r3, r2
20001c38:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
20001c3a:	687b      	ldr	r3, [r7, #4]
20001c3c:	2b00      	cmp	r3, #0
20001c3e:	d1c7      	bne.n	20001bd0 <MSS_UART_polled_tx+0x68>
    }
}
20001c40:	f107 0724 	add.w	r7, r7, #36	; 0x24
20001c44:	46bd      	mov	sp, r7
20001c46:	bc80      	pop	{r7}
20001c48:	4770      	bx	lr
20001c4a:	bf00      	nop

20001c4c <MSS_UART_get_rx>:
(
    mss_uart_instance_t * this_uart,
    uint8_t * rx_buff,
    size_t buff_size
)
{
20001c4c:	b480      	push	{r7}
20001c4e:	b087      	sub	sp, #28
20001c50:	af00      	add	r7, sp, #0
20001c52:	60f8      	str	r0, [r7, #12]
20001c54:	60b9      	str	r1, [r7, #8]
20001c56:	607a      	str	r2, [r7, #4]
    size_t rx_size = 0U;
20001c58:	f04f 0300 	mov.w	r3, #0
20001c5c:	613b      	str	r3, [r7, #16]
    uint8_t status = 0U;
20001c5e:	f04f 0300 	mov.w	r3, #0
20001c62:	75fb      	strb	r3, [r7, #23]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001c64:	68fa      	ldr	r2, [r7, #12]
20001c66:	f64a 03e8 	movw	r3, #43240	; 0xa8e8
20001c6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c6e:	429a      	cmp	r2, r3
20001c70:	d007      	beq.n	20001c82 <MSS_UART_get_rx+0x36>
20001c72:	68fa      	ldr	r2, [r7, #12]
20001c74:	f64a 03c0 	movw	r3, #43200	; 0xa8c0
20001c78:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c7c:	429a      	cmp	r2, r3
20001c7e:	d000      	beq.n	20001c82 <MSS_UART_get_rx+0x36>
20001c80:	be00      	bkpt	0x0000
    ASSERT( rx_buff != ((uint8_t *)0) );
20001c82:	68bb      	ldr	r3, [r7, #8]
20001c84:	2b00      	cmp	r3, #0
20001c86:	d100      	bne.n	20001c8a <MSS_UART_get_rx+0x3e>
20001c88:	be00      	bkpt	0x0000
    ASSERT( buff_size > 0U );
20001c8a:	687b      	ldr	r3, [r7, #4]
20001c8c:	2b00      	cmp	r3, #0
20001c8e:	d100      	bne.n	20001c92 <MSS_UART_get_rx+0x46>
20001c90:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001c92:	68fa      	ldr	r2, [r7, #12]
20001c94:	f64a 03e8 	movw	r3, #43240	; 0xa8e8
20001c98:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c9c:	429a      	cmp	r2, r3
20001c9e:	d006      	beq.n	20001cae <MSS_UART_get_rx+0x62>
20001ca0:	68fa      	ldr	r2, [r7, #12]
20001ca2:	f64a 03c0 	movw	r3, #43200	; 0xa8c0
20001ca6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001caa:	429a      	cmp	r2, r3
20001cac:	d134      	bne.n	20001d18 <MSS_UART_get_rx+0xcc>
20001cae:	68bb      	ldr	r3, [r7, #8]
20001cb0:	2b00      	cmp	r3, #0
20001cb2:	d031      	beq.n	20001d18 <MSS_UART_get_rx+0xcc>
20001cb4:	687b      	ldr	r3, [r7, #4]
20001cb6:	2b00      	cmp	r3, #0
20001cb8:	d02e      	beq.n	20001d18 <MSS_UART_get_rx+0xcc>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
20001cba:	68fb      	ldr	r3, [r7, #12]
20001cbc:	681b      	ldr	r3, [r3, #0]
20001cbe:	7d1b      	ldrb	r3, [r3, #20]
20001cc0:	75fb      	strb	r3, [r7, #23]
        this_uart->status |= status;
20001cc2:	68fb      	ldr	r3, [r7, #12]
20001cc4:	7a9a      	ldrb	r2, [r3, #10]
20001cc6:	7dfb      	ldrb	r3, [r7, #23]
20001cc8:	ea42 0303 	orr.w	r3, r2, r3
20001ccc:	b2da      	uxtb	r2, r3
20001cce:	68fb      	ldr	r3, [r7, #12]
20001cd0:	729a      	strb	r2, [r3, #10]

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
20001cd2:	e017      	b.n	20001d04 <MSS_UART_get_rx+0xb8>
               ( rx_size < buff_size ) )
        {
            rx_buff[rx_size] = this_uart->hw_reg->RBR;
20001cd4:	68ba      	ldr	r2, [r7, #8]
20001cd6:	693b      	ldr	r3, [r7, #16]
20001cd8:	4413      	add	r3, r2
20001cda:	68fa      	ldr	r2, [r7, #12]
20001cdc:	6812      	ldr	r2, [r2, #0]
20001cde:	7812      	ldrb	r2, [r2, #0]
20001ce0:	b2d2      	uxtb	r2, r2
20001ce2:	701a      	strb	r2, [r3, #0]
            ++rx_size;
20001ce4:	693b      	ldr	r3, [r7, #16]
20001ce6:	f103 0301 	add.w	r3, r3, #1
20001cea:	613b      	str	r3, [r7, #16]
            status = this_uart->hw_reg->LSR;
20001cec:	68fb      	ldr	r3, [r7, #12]
20001cee:	681b      	ldr	r3, [r3, #0]
20001cf0:	7d1b      	ldrb	r3, [r3, #20]
20001cf2:	75fb      	strb	r3, [r7, #23]
            this_uart->status |= status;
20001cf4:	68fb      	ldr	r3, [r7, #12]
20001cf6:	7a9a      	ldrb	r2, [r3, #10]
20001cf8:	7dfb      	ldrb	r3, [r7, #23]
20001cfa:	ea42 0303 	orr.w	r3, r2, r3
20001cfe:	b2da      	uxtb	r2, r3
20001d00:	68fb      	ldr	r3, [r7, #12]
20001d02:	729a      	strb	r2, [r3, #10]
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
20001d04:	7dfb      	ldrb	r3, [r7, #23]
20001d06:	f003 0301 	and.w	r3, r3, #1
20001d0a:	b2db      	uxtb	r3, r3
20001d0c:	2b00      	cmp	r3, #0
20001d0e:	d003      	beq.n	20001d18 <MSS_UART_get_rx+0xcc>
20001d10:	693a      	ldr	r2, [r7, #16]
20001d12:	687b      	ldr	r3, [r7, #4]
20001d14:	429a      	cmp	r2, r3
20001d16:	d3dd      	bcc.n	20001cd4 <MSS_UART_get_rx+0x88>
            ++rx_size;
            status = this_uart->hw_reg->LSR;
            this_uart->status |= status;
        }
    }
    return rx_size;
20001d18:	693b      	ldr	r3, [r7, #16]
}
20001d1a:	4618      	mov	r0, r3
20001d1c:	f107 071c 	add.w	r7, r7, #28
20001d20:	46bd      	mov	sp, r7
20001d22:	bc80      	pop	{r7}
20001d24:	4770      	bx	lr
20001d26:	bf00      	nop

20001d28 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
20001d28:	b580      	push	{r7, lr}
20001d2a:	b084      	sub	sp, #16
20001d2c:	af00      	add	r7, sp, #0
20001d2e:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001d30:	687a      	ldr	r2, [r7, #4]
20001d32:	f64a 03e8 	movw	r3, #43240	; 0xa8e8
20001d36:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d3a:	429a      	cmp	r2, r3
20001d3c:	d007      	beq.n	20001d4e <MSS_UART_isr+0x26>
20001d3e:	687a      	ldr	r2, [r7, #4]
20001d40:	f64a 03c0 	movw	r3, #43200	; 0xa8c0
20001d44:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d48:	429a      	cmp	r2, r3
20001d4a:	d000      	beq.n	20001d4e <MSS_UART_isr+0x26>
20001d4c:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
20001d4e:	687a      	ldr	r2, [r7, #4]
20001d50:	f64a 03e8 	movw	r3, #43240	; 0xa8e8
20001d54:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d58:	429a      	cmp	r2, r3
20001d5a:	d006      	beq.n	20001d6a <MSS_UART_isr+0x42>
20001d5c:	687a      	ldr	r2, [r7, #4]
20001d5e:	f64a 03c0 	movw	r3, #43200	; 0xa8c0
20001d62:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d66:	429a      	cmp	r2, r3
20001d68:	d167      	bne.n	20001e3a <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
20001d6a:	687b      	ldr	r3, [r7, #4]
20001d6c:	681b      	ldr	r3, [r3, #0]
20001d6e:	7a1b      	ldrb	r3, [r3, #8]
20001d70:	b2db      	uxtb	r3, r3
20001d72:	f003 030f 	and.w	r3, r3, #15
20001d76:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
20001d78:	7bfb      	ldrb	r3, [r7, #15]
20001d7a:	2b0c      	cmp	r3, #12
20001d7c:	d854      	bhi.n	20001e28 <MSS_UART_isr+0x100>
20001d7e:	a201      	add	r2, pc, #4	; (adr r2, 20001d84 <MSS_UART_isr+0x5c>)
20001d80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20001d84:	20001db9 	.word	0x20001db9
20001d88:	20001e29 	.word	0x20001e29
20001d8c:	20001dd5 	.word	0x20001dd5
20001d90:	20001e29 	.word	0x20001e29
20001d94:	20001df1 	.word	0x20001df1
20001d98:	20001e29 	.word	0x20001e29
20001d9c:	20001e0d 	.word	0x20001e0d
20001da0:	20001e29 	.word	0x20001e29
20001da4:	20001e29 	.word	0x20001e29
20001da8:	20001e29 	.word	0x20001e29
20001dac:	20001e29 	.word	0x20001e29
20001db0:	20001e29 	.word	0x20001e29
20001db4:	20001df1 	.word	0x20001df1
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
20001db8:	687b      	ldr	r3, [r7, #4]
20001dba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20001dbc:	2b00      	cmp	r3, #0
20001dbe:	d100      	bne.n	20001dc2 <MSS_UART_isr+0x9a>
20001dc0:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
20001dc2:	687b      	ldr	r3, [r7, #4]
20001dc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20001dc6:	2b00      	cmp	r3, #0
20001dc8:	d030      	beq.n	20001e2c <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
20001dca:	687b      	ldr	r3, [r7, #4]
20001dcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20001dce:	6878      	ldr	r0, [r7, #4]
20001dd0:	4798      	blx	r3
                }
            }
            break;
20001dd2:	e032      	b.n	20001e3a <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
20001dd4:	687b      	ldr	r3, [r7, #4]
20001dd6:	6a1b      	ldr	r3, [r3, #32]
20001dd8:	2b00      	cmp	r3, #0
20001dda:	d100      	bne.n	20001dde <MSS_UART_isr+0xb6>
20001ddc:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
20001dde:	687b      	ldr	r3, [r7, #4]
20001de0:	6a1b      	ldr	r3, [r3, #32]
20001de2:	2b00      	cmp	r3, #0
20001de4:	d024      	beq.n	20001e30 <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
20001de6:	687b      	ldr	r3, [r7, #4]
20001de8:	6a1b      	ldr	r3, [r3, #32]
20001dea:	6878      	ldr	r0, [r7, #4]
20001dec:	4798      	blx	r3
                }
            }
            break;
20001dee:	e024      	b.n	20001e3a <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
20001df0:	687b      	ldr	r3, [r7, #4]
20001df2:	69db      	ldr	r3, [r3, #28]
20001df4:	2b00      	cmp	r3, #0
20001df6:	d100      	bne.n	20001dfa <MSS_UART_isr+0xd2>
20001df8:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
20001dfa:	687b      	ldr	r3, [r7, #4]
20001dfc:	69db      	ldr	r3, [r3, #28]
20001dfe:	2b00      	cmp	r3, #0
20001e00:	d018      	beq.n	20001e34 <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
20001e02:	687b      	ldr	r3, [r7, #4]
20001e04:	69db      	ldr	r3, [r3, #28]
20001e06:	6878      	ldr	r0, [r7, #4]
20001e08:	4798      	blx	r3
                }
            }
            break;
20001e0a:	e016      	b.n	20001e3a <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
20001e0c:	687b      	ldr	r3, [r7, #4]
20001e0e:	699b      	ldr	r3, [r3, #24]
20001e10:	2b00      	cmp	r3, #0
20001e12:	d100      	bne.n	20001e16 <MSS_UART_isr+0xee>
20001e14:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
20001e16:	687b      	ldr	r3, [r7, #4]
20001e18:	699b      	ldr	r3, [r3, #24]
20001e1a:	2b00      	cmp	r3, #0
20001e1c:	d00c      	beq.n	20001e38 <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
20001e1e:	687b      	ldr	r3, [r7, #4]
20001e20:	699b      	ldr	r3, [r3, #24]
20001e22:	6878      	ldr	r0, [r7, #4]
20001e24:	4798      	blx	r3
                }
            }
            break;
20001e26:	e008      	b.n	20001e3a <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
20001e28:	be00      	bkpt	0x0000
20001e2a:	e006      	b.n	20001e3a <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
20001e2c:	bf00      	nop
20001e2e:	e004      	b.n	20001e3a <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
20001e30:	bf00      	nop
20001e32:	e002      	b.n	20001e3a <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
20001e34:	bf00      	nop
20001e36:	e000      	b.n	20001e3a <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
20001e38:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
20001e3a:	f107 0710 	add.w	r7, r7, #16
20001e3e:	46bd      	mov	sp, r7
20001e40:	bd80      	pop	{r7, pc}
20001e42:	bf00      	nop

20001e44 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
20001e44:	b480      	push	{r7}
20001e46:	b087      	sub	sp, #28
20001e48:	af00      	add	r7, sp, #0
20001e4a:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001e4c:	687a      	ldr	r2, [r7, #4]
20001e4e:	f64a 03e8 	movw	r3, #43240	; 0xa8e8
20001e52:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e56:	429a      	cmp	r2, r3
20001e58:	d007      	beq.n	20001e6a <default_tx_handler+0x26>
20001e5a:	687a      	ldr	r2, [r7, #4]
20001e5c:	f64a 03c0 	movw	r3, #43200	; 0xa8c0
20001e60:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e64:	429a      	cmp	r2, r3
20001e66:	d000      	beq.n	20001e6a <default_tx_handler+0x26>
20001e68:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
20001e6a:	687b      	ldr	r3, [r7, #4]
20001e6c:	68db      	ldr	r3, [r3, #12]
20001e6e:	2b00      	cmp	r3, #0
20001e70:	d100      	bne.n	20001e74 <default_tx_handler+0x30>
20001e72:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
20001e74:	687b      	ldr	r3, [r7, #4]
20001e76:	691b      	ldr	r3, [r3, #16]
20001e78:	2b00      	cmp	r3, #0
20001e7a:	d100      	bne.n	20001e7e <default_tx_handler+0x3a>
20001e7c:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001e7e:	687a      	ldr	r2, [r7, #4]
20001e80:	f64a 03e8 	movw	r3, #43240	; 0xa8e8
20001e84:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e88:	429a      	cmp	r2, r3
20001e8a:	d006      	beq.n	20001e9a <default_tx_handler+0x56>
20001e8c:	687a      	ldr	r2, [r7, #4]
20001e8e:	f64a 03c0 	movw	r3, #43200	; 0xa8c0
20001e92:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e96:	429a      	cmp	r2, r3
20001e98:	d152      	bne.n	20001f40 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
20001e9a:	687b      	ldr	r3, [r7, #4]
20001e9c:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001e9e:	2b00      	cmp	r3, #0
20001ea0:	d04e      	beq.n	20001f40 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
20001ea2:	687b      	ldr	r3, [r7, #4]
20001ea4:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001ea6:	2b00      	cmp	r3, #0
20001ea8:	d04a      	beq.n	20001f40 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
20001eaa:	687b      	ldr	r3, [r7, #4]
20001eac:	681b      	ldr	r3, [r3, #0]
20001eae:	7d1b      	ldrb	r3, [r3, #20]
20001eb0:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
20001eb2:	687b      	ldr	r3, [r7, #4]
20001eb4:	7a9a      	ldrb	r2, [r3, #10]
20001eb6:	7afb      	ldrb	r3, [r7, #11]
20001eb8:	ea42 0303 	orr.w	r3, r2, r3
20001ebc:	b2da      	uxtb	r2, r3
20001ebe:	687b      	ldr	r3, [r7, #4]
20001ec0:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
20001ec2:	7afb      	ldrb	r3, [r7, #11]
20001ec4:	f003 0320 	and.w	r3, r3, #32
20001ec8:	2b00      	cmp	r3, #0
20001eca:	d029      	beq.n	20001f20 <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
20001ecc:	f04f 0310 	mov.w	r3, #16
20001ed0:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
20001ed2:	687b      	ldr	r3, [r7, #4]
20001ed4:	691a      	ldr	r2, [r3, #16]
20001ed6:	687b      	ldr	r3, [r7, #4]
20001ed8:	695b      	ldr	r3, [r3, #20]
20001eda:	ebc3 0302 	rsb	r3, r3, r2
20001ede:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
20001ee0:	697b      	ldr	r3, [r7, #20]
20001ee2:	2b0f      	cmp	r3, #15
20001ee4:	d801      	bhi.n	20001eea <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
20001ee6:	697b      	ldr	r3, [r7, #20]
20001ee8:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
20001eea:	f04f 0300 	mov.w	r3, #0
20001eee:	60fb      	str	r3, [r7, #12]
20001ef0:	e012      	b.n	20001f18 <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
20001ef2:	687b      	ldr	r3, [r7, #4]
20001ef4:	681b      	ldr	r3, [r3, #0]
20001ef6:	687a      	ldr	r2, [r7, #4]
20001ef8:	68d1      	ldr	r1, [r2, #12]
20001efa:	687a      	ldr	r2, [r7, #4]
20001efc:	6952      	ldr	r2, [r2, #20]
20001efe:	440a      	add	r2, r1
20001f00:	7812      	ldrb	r2, [r2, #0]
20001f02:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
20001f04:	687b      	ldr	r3, [r7, #4]
20001f06:	695b      	ldr	r3, [r3, #20]
20001f08:	f103 0201 	add.w	r2, r3, #1
20001f0c:	687b      	ldr	r3, [r7, #4]
20001f0e:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
20001f10:	68fb      	ldr	r3, [r7, #12]
20001f12:	f103 0301 	add.w	r3, r3, #1
20001f16:	60fb      	str	r3, [r7, #12]
20001f18:	68fa      	ldr	r2, [r7, #12]
20001f1a:	693b      	ldr	r3, [r7, #16]
20001f1c:	429a      	cmp	r2, r3
20001f1e:	d3e8      	bcc.n	20001ef2 <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
20001f20:	687b      	ldr	r3, [r7, #4]
20001f22:	695a      	ldr	r2, [r3, #20]
20001f24:	687b      	ldr	r3, [r7, #4]
20001f26:	691b      	ldr	r3, [r3, #16]
20001f28:	429a      	cmp	r2, r3
20001f2a:	d109      	bne.n	20001f40 <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
20001f2c:	687b      	ldr	r3, [r7, #4]
20001f2e:	f04f 0200 	mov.w	r2, #0
20001f32:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
20001f34:	687b      	ldr	r3, [r7, #4]
20001f36:	685b      	ldr	r3, [r3, #4]
20001f38:	f04f 0200 	mov.w	r2, #0
20001f3c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
20001f40:	f107 071c 	add.w	r7, r7, #28
20001f44:	46bd      	mov	sp, r7
20001f46:	bc80      	pop	{r7}
20001f48:	4770      	bx	lr
20001f4a:	bf00      	nop

20001f4c <MSS_UART_set_rx_handler>:
(
    mss_uart_instance_t *       this_uart,
    mss_uart_irq_handler_t      handler,
    mss_uart_rx_trig_level_t    trigger_level
)
{
20001f4c:	b580      	push	{r7, lr}
20001f4e:	b084      	sub	sp, #16
20001f50:	af00      	add	r7, sp, #0
20001f52:	60f8      	str	r0, [r7, #12]
20001f54:	60b9      	str	r1, [r7, #8]
20001f56:	4613      	mov	r3, r2
20001f58:	71fb      	strb	r3, [r7, #7]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001f5a:	68fa      	ldr	r2, [r7, #12]
20001f5c:	f64a 03e8 	movw	r3, #43240	; 0xa8e8
20001f60:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001f64:	429a      	cmp	r2, r3
20001f66:	d007      	beq.n	20001f78 <MSS_UART_set_rx_handler+0x2c>
20001f68:	68fa      	ldr	r2, [r7, #12]
20001f6a:	f64a 03c0 	movw	r3, #43200	; 0xa8c0
20001f6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001f72:	429a      	cmp	r2, r3
20001f74:	d000      	beq.n	20001f78 <MSS_UART_set_rx_handler+0x2c>
20001f76:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
20001f78:	68bb      	ldr	r3, [r7, #8]
20001f7a:	2b00      	cmp	r3, #0
20001f7c:	d100      	bne.n	20001f80 <MSS_UART_set_rx_handler+0x34>
20001f7e:	be00      	bkpt	0x0000
    ASSERT( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL );
20001f80:	79fb      	ldrb	r3, [r7, #7]
20001f82:	2bc0      	cmp	r3, #192	; 0xc0
20001f84:	d900      	bls.n	20001f88 <MSS_UART_set_rx_handler+0x3c>
20001f86:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001f88:	68fa      	ldr	r2, [r7, #12]
20001f8a:	f64a 03e8 	movw	r3, #43240	; 0xa8e8
20001f8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001f92:	429a      	cmp	r2, r3
20001f94:	d006      	beq.n	20001fa4 <MSS_UART_set_rx_handler+0x58>
20001f96:	68fa      	ldr	r2, [r7, #12]
20001f98:	f64a 03c0 	movw	r3, #43200	; 0xa8c0
20001f9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001fa0:	429a      	cmp	r2, r3
20001fa2:	d123      	bne.n	20001fec <MSS_UART_set_rx_handler+0xa0>
20001fa4:	68bb      	ldr	r3, [r7, #8]
20001fa6:	2b00      	cmp	r3, #0
20001fa8:	d020      	beq.n	20001fec <MSS_UART_set_rx_handler+0xa0>
20001faa:	79fb      	ldrb	r3, [r7, #7]
20001fac:	2bc0      	cmp	r3, #192	; 0xc0
20001fae:	d81d      	bhi.n	20001fec <MSS_UART_set_rx_handler+0xa0>
        ( handler != INVALID_IRQ_HANDLER) &&
        ( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL) )
    {
        this_uart->rx_handler = handler;
20001fb0:	68fb      	ldr	r3, [r7, #12]
20001fb2:	68ba      	ldr	r2, [r7, #8]
20001fb4:	61da      	str	r2, [r3, #28]

        /* Set the receive interrupt trigger level. */
        /* Clear RX FIFO; Enable TXRDY and RXRDY for PDMA */
        this_uart->hw_reg->FCR = (uint8_t)(FCR_TRIG_LEVEL_MASK & (uint8_t)trigger_level) |
20001fb6:	68fb      	ldr	r3, [r7, #12]
20001fb8:	681a      	ldr	r2, [r3, #0]
20001fba:	79fb      	ldrb	r3, [r7, #7]
20001fbc:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
20001fc0:	f043 030a 	orr.w	r3, r3, #10
20001fc4:	b2db      	uxtb	r3, r3
20001fc6:	7213      	strb	r3, [r2, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_ENABLE_TXRDY_RXRDY_MASK;

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
20001fc8:	68fb      	ldr	r3, [r7, #12]
20001fca:	891b      	ldrh	r3, [r3, #8]
20001fcc:	b21b      	sxth	r3, r3
20001fce:	4618      	mov	r0, r3
20001fd0:	f7ff fcaa 	bl	20001928 <NVIC_ClearPendingIRQ>

        /* Enable receive interrupt. */
        this_uart->hw_reg_bit->IER_ERBFI = 1U;
20001fd4:	68fb      	ldr	r3, [r7, #12]
20001fd6:	685b      	ldr	r3, [r3, #4]
20001fd8:	f04f 0201 	mov.w	r2, #1
20001fdc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
20001fe0:	68fb      	ldr	r3, [r7, #12]
20001fe2:	891b      	ldrh	r3, [r3, #8]
20001fe4:	b21b      	sxth	r3, r3
20001fe6:	4618      	mov	r0, r3
20001fe8:	f7ff fc82 	bl	200018f0 <NVIC_EnableIRQ>
    }
}
20001fec:	f107 0710 	add.w	r7, r7, #16
20001ff0:	46bd      	mov	sp, r7
20001ff2:	bd80      	pop	{r7, pc}

20001ff4 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
20001ff4:	4668      	mov	r0, sp
20001ff6:	f020 0107 	bic.w	r1, r0, #7
20001ffa:	468d      	mov	sp, r1
20001ffc:	b589      	push	{r0, r3, r7, lr}
20001ffe:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
20002000:	f64a 00e8 	movw	r0, #43240	; 0xa8e8
20002004:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002008:	f7ff fe8e 	bl	20001d28 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
2000200c:	f04f 000a 	mov.w	r0, #10
20002010:	f7ff fc8a 	bl	20001928 <NVIC_ClearPendingIRQ>
}
20002014:	46bd      	mov	sp, r7
20002016:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000201a:	4685      	mov	sp, r0
2000201c:	4770      	bx	lr
2000201e:	bf00      	nop

20002020 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
20002020:	4668      	mov	r0, sp
20002022:	f020 0107 	bic.w	r1, r0, #7
20002026:	468d      	mov	sp, r1
20002028:	b589      	push	{r0, r3, r7, lr}
2000202a:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
2000202c:	f64a 00c0 	movw	r0, #43200	; 0xa8c0
20002030:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002034:	f7ff fe78 	bl	20001d28 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
20002038:	f04f 000b 	mov.w	r0, #11
2000203c:	f7ff fc74 	bl	20001928 <NVIC_ClearPendingIRQ>
}
20002040:	46bd      	mov	sp, r7
20002042:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002046:	4685      	mov	sp, r0
20002048:	4770      	bx	lr
2000204a:	bf00      	nop

2000204c <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
2000204c:	b480      	push	{r7}
2000204e:	b083      	sub	sp, #12
20002050:	af00      	add	r7, sp, #0
20002052:	4603      	mov	r3, r0
20002054:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20002056:	f24e 1300 	movw	r3, #57600	; 0xe100
2000205a:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000205e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20002062:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002066:	88f9      	ldrh	r1, [r7, #6]
20002068:	f001 011f 	and.w	r1, r1, #31
2000206c:	f04f 0001 	mov.w	r0, #1
20002070:	fa00 f101 	lsl.w	r1, r0, r1
20002074:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20002078:	f107 070c 	add.w	r7, r7, #12
2000207c:	46bd      	mov	sp, r7
2000207e:	bc80      	pop	{r7}
20002080:	4770      	bx	lr
20002082:	bf00      	nop

20002084 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
20002084:	b480      	push	{r7}
20002086:	b083      	sub	sp, #12
20002088:	af00      	add	r7, sp, #0
2000208a:	4603      	mov	r3, r0
2000208c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
2000208e:	f24e 1300 	movw	r3, #57600	; 0xe100
20002092:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002096:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
2000209a:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000209e:	88f9      	ldrh	r1, [r7, #6]
200020a0:	f001 011f 	and.w	r1, r1, #31
200020a4:	f04f 0001 	mov.w	r0, #1
200020a8:	fa00 f101 	lsl.w	r1, r0, r1
200020ac:	f102 0220 	add.w	r2, r2, #32
200020b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200020b4:	f107 070c 	add.w	r7, r7, #12
200020b8:	46bd      	mov	sp, r7
200020ba:	bc80      	pop	{r7}
200020bc:	4770      	bx	lr
200020be:	bf00      	nop

200020c0 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
200020c0:	b480      	push	{r7}
200020c2:	b083      	sub	sp, #12
200020c4:	af00      	add	r7, sp, #0
200020c6:	4603      	mov	r3, r0
200020c8:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200020ca:	f24e 1300 	movw	r3, #57600	; 0xe100
200020ce:	f2ce 0300 	movt	r3, #57344	; 0xe000
200020d2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200020d6:	ea4f 1252 	mov.w	r2, r2, lsr #5
200020da:	88f9      	ldrh	r1, [r7, #6]
200020dc:	f001 011f 	and.w	r1, r1, #31
200020e0:	f04f 0001 	mov.w	r0, #1
200020e4:	fa00 f101 	lsl.w	r1, r0, r1
200020e8:	f102 0260 	add.w	r2, r2, #96	; 0x60
200020ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200020f0:	f107 070c 	add.w	r7, r7, #12
200020f4:	46bd      	mov	sp, r7
200020f6:	bc80      	pop	{r7}
200020f8:	4770      	bx	lr
200020fa:	bf00      	nop

200020fc <MSS_SPI_init>:
 */
void MSS_SPI_init
(
    mss_spi_instance_t * this_spi
)
{
200020fc:	b580      	push	{r7, lr}
200020fe:	b084      	sub	sp, #16
20002100:	af00      	add	r7, sp, #0
20002102:	6078      	str	r0, [r7, #4]
    uint16_t slave;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20002104:	687a      	ldr	r2, [r7, #4]
20002106:	f64a 1394 	movw	r3, #43412	; 0xa994
2000210a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000210e:	429a      	cmp	r2, r3
20002110:	d007      	beq.n	20002122 <MSS_SPI_init+0x26>
20002112:	687a      	ldr	r2, [r7, #4]
20002114:	f64a 1310 	movw	r3, #43280	; 0xa910
20002118:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000211c:	429a      	cmp	r2, r3
2000211e:	d000      	beq.n	20002122 <MSS_SPI_init+0x26>
20002120:	be00      	bkpt	0x0000
     * Initialize SPI driver instance data. Relies on the majority
     * of data requiring 0 for initial state so we just need to fill
     * with 0s and finish off with a small number of non zero values.
     */
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20002122:	687b      	ldr	r3, [r7, #4]
20002124:	889b      	ldrh	r3, [r3, #4]
20002126:	b21b      	sxth	r3, r3
20002128:	4618      	mov	r0, r3
2000212a:	f7ff ffab 	bl	20002084 <NVIC_DisableIRQ>

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
2000212e:	6878      	ldr	r0, [r7, #4]
20002130:	f04f 0100 	mov.w	r1, #0
20002134:	f04f 0284 	mov.w	r2, #132	; 0x84
20002138:	f001 fd1a 	bl	20003b70 <memset>
    
    this_spi->cmd_done = 1u;
2000213c:	687b      	ldr	r3, [r7, #4]
2000213e:	f04f 0201 	mov.w	r2, #1
20002142:	625a      	str	r2, [r3, #36]	; 0x24

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
20002144:	f04f 0300 	mov.w	r3, #0
20002148:	81fb      	strh	r3, [r7, #14]
2000214a:	e00d      	b.n	20002168 <MSS_SPI_init+0x6c>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
2000214c:	89fb      	ldrh	r3, [r7, #14]
2000214e:	687a      	ldr	r2, [r7, #4]
20002150:	f103 0306 	add.w	r3, r3, #6
20002154:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002158:	4413      	add	r3, r2
2000215a:	f04f 32ff 	mov.w	r2, #4294967295
2000215e:	605a      	str	r2, [r3, #4]

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
    
    this_spi->cmd_done = 1u;

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
20002160:	89fb      	ldrh	r3, [r7, #14]
20002162:	f103 0301 	add.w	r3, r3, #1
20002166:	81fb      	strh	r3, [r7, #14]
20002168:	89fb      	ldrh	r3, [r7, #14]
2000216a:	2b07      	cmp	r3, #7
2000216c:	d9ee      	bls.n	2000214c <MSS_SPI_init+0x50>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
    }

    if(this_spi == &g_mss_spi0)
2000216e:	687a      	ldr	r2, [r7, #4]
20002170:	f64a 1394 	movw	r3, #43412	; 0xa994
20002174:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002178:	429a      	cmp	r2, r3
2000217a:	d126      	bne.n	200021ca <MSS_SPI_init+0xce>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
2000217c:	687a      	ldr	r2, [r7, #4]
2000217e:	f241 0300 	movw	r3, #4096	; 0x1000
20002182:	f2c4 0300 	movt	r3, #16384	; 0x4000
20002186:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
20002188:	687b      	ldr	r3, [r7, #4]
2000218a:	f04f 020c 	mov.w	r2, #12
2000218e:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
20002190:	f242 0300 	movw	r3, #8192	; 0x2000
20002194:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002198:	f242 0200 	movw	r2, #8192	; 0x2000
2000219c:	f2ce 0204 	movt	r2, #57348	; 0xe004
200021a0:	6b12      	ldr	r2, [r2, #48]	; 0x30
200021a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
200021a6:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
200021a8:	f04f 000c 	mov.w	r0, #12
200021ac:	f7ff ff88 	bl	200020c0 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
200021b0:	f242 0300 	movw	r3, #8192	; 0x2000
200021b4:	f2ce 0304 	movt	r3, #57348	; 0xe004
200021b8:	f242 0200 	movw	r2, #8192	; 0x2000
200021bc:	f2ce 0204 	movt	r2, #57348	; 0xe004
200021c0:	6b12      	ldr	r2, [r2, #48]	; 0x30
200021c2:	f422 7200 	bic.w	r2, r2, #512	; 0x200
200021c6:	631a      	str	r2, [r3, #48]	; 0x30
200021c8:	e025      	b.n	20002216 <MSS_SPI_init+0x11a>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
200021ca:	687a      	ldr	r2, [r7, #4]
200021cc:	f241 0300 	movw	r3, #4096	; 0x1000
200021d0:	f2c4 0301 	movt	r3, #16385	; 0x4001
200021d4:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
200021d6:	687b      	ldr	r3, [r7, #4]
200021d8:	f04f 020d 	mov.w	r2, #13
200021dc:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
200021de:	f242 0300 	movw	r3, #8192	; 0x2000
200021e2:	f2ce 0304 	movt	r3, #57348	; 0xe004
200021e6:	f242 0200 	movw	r2, #8192	; 0x2000
200021ea:	f2ce 0204 	movt	r2, #57348	; 0xe004
200021ee:	6b12      	ldr	r2, [r2, #48]	; 0x30
200021f0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
200021f4:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
200021f6:	f04f 000d 	mov.w	r0, #13
200021fa:	f7ff ff61 	bl	200020c0 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
200021fe:	f242 0300 	movw	r3, #8192	; 0x2000
20002202:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002206:	f242 0200 	movw	r2, #8192	; 0x2000
2000220a:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000220e:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002210:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
20002214:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* De-assert reset bit. */
    this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20002216:	687b      	ldr	r3, [r7, #4]
20002218:	681b      	ldr	r3, [r3, #0]
2000221a:	687a      	ldr	r2, [r7, #4]
2000221c:	6812      	ldr	r2, [r2, #0]
2000221e:	6812      	ldr	r2, [r2, #0]
20002220:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
20002224:	601a      	str	r2, [r3, #0]
}
20002226:	f107 0710 	add.w	r7, r7, #16
2000222a:	46bd      	mov	sp, r7
2000222c:	bd80      	pop	{r7, pc}
2000222e:	bf00      	nop

20002230 <recover_from_rx_overflow>:
 */
static void recover_from_rx_overflow
(
    mss_spi_instance_t * this_spi
)
{
20002230:	b580      	push	{r7, lr}
20002232:	b08a      	sub	sp, #40	; 0x28
20002234:	af00      	add	r7, sp, #0
20002236:	6078      	str	r0, [r7, #4]
    uint32_t slave_select;
    
    /*
     * Read current SPI hardware block configuration.
     */
    control_reg = this_spi->hw_reg->CONTROL;
20002238:	687b      	ldr	r3, [r7, #4]
2000223a:	681b      	ldr	r3, [r3, #0]
2000223c:	681b      	ldr	r3, [r3, #0]
2000223e:	60fb      	str	r3, [r7, #12]
    clk_gen = this_spi->hw_reg->CLK_GEN;
20002240:	687b      	ldr	r3, [r7, #4]
20002242:	681b      	ldr	r3, [r3, #0]
20002244:	699b      	ldr	r3, [r3, #24]
20002246:	613b      	str	r3, [r7, #16]
    frame_size = this_spi->hw_reg->TXRXDF_SIZE;
20002248:	687b      	ldr	r3, [r7, #4]
2000224a:	681b      	ldr	r3, [r3, #0]
2000224c:	685b      	ldr	r3, [r3, #4]
2000224e:	617b      	str	r3, [r7, #20]
    control2 = this_spi->hw_reg->CONTROL2;
20002250:	687b      	ldr	r3, [r7, #4]
20002252:	681b      	ldr	r3, [r3, #0]
20002254:	6a9b      	ldr	r3, [r3, #40]	; 0x28
20002256:	61bb      	str	r3, [r7, #24]
    packet_size = this_spi->hw_reg->PKTSIZE;
20002258:	687b      	ldr	r3, [r7, #4]
2000225a:	681b      	ldr	r3, [r3, #0]
2000225c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
2000225e:	61fb      	str	r3, [r7, #28]
    cmd_size = this_spi->hw_reg->CMDSIZE;
20002260:	687b      	ldr	r3, [r7, #4]
20002262:	681b      	ldr	r3, [r3, #0]
20002264:	6b5b      	ldr	r3, [r3, #52]	; 0x34
20002266:	623b      	str	r3, [r7, #32]
    slave_select = this_spi->hw_reg->SLAVE_SELECT;
20002268:	687b      	ldr	r3, [r7, #4]
2000226a:	681b      	ldr	r3, [r3, #0]
2000226c:	69db      	ldr	r3, [r3, #28]
2000226e:	627b      	str	r3, [r7, #36]	; 0x24
     
    /*
     * Reset the SPI hardware block.
     */
    if(this_spi == &g_mss_spi0)
20002270:	687a      	ldr	r2, [r7, #4]
20002272:	f64a 1394 	movw	r3, #43412	; 0xa994
20002276:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000227a:	429a      	cmp	r2, r3
2000227c:	d12e      	bne.n	200022dc <recover_from_rx_overflow+0xac>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
2000227e:	687a      	ldr	r2, [r7, #4]
20002280:	f241 0300 	movw	r3, #4096	; 0x1000
20002284:	f2c4 0300 	movt	r3, #16384	; 0x4000
20002288:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
2000228a:	687b      	ldr	r3, [r7, #4]
2000228c:	f04f 020c 	mov.w	r2, #12
20002290:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
20002292:	f242 0300 	movw	r3, #8192	; 0x2000
20002296:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000229a:	f242 0200 	movw	r2, #8192	; 0x2000
2000229e:	f2ce 0204 	movt	r2, #57348	; 0xe004
200022a2:	6b12      	ldr	r2, [r2, #48]	; 0x30
200022a4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
200022a8:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
200022aa:	f04f 000c 	mov.w	r0, #12
200022ae:	f7ff ff07 	bl	200020c0 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
200022b2:	f242 0300 	movw	r3, #8192	; 0x2000
200022b6:	f2ce 0304 	movt	r3, #57348	; 0xe004
200022ba:	f242 0200 	movw	r2, #8192	; 0x2000
200022be:	f2ce 0204 	movt	r2, #57348	; 0xe004
200022c2:	6b12      	ldr	r2, [r2, #48]	; 0x30
200022c4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
200022c8:	631a      	str	r2, [r3, #48]	; 0x30

        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
200022ca:	687b      	ldr	r3, [r7, #4]
200022cc:	681b      	ldr	r3, [r3, #0]
200022ce:	687a      	ldr	r2, [r7, #4]
200022d0:	6812      	ldr	r2, [r2, #0]
200022d2:	6812      	ldr	r2, [r2, #0]
200022d4:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
200022d8:	601a      	str	r2, [r3, #0]
200022da:	e02d      	b.n	20002338 <recover_from_rx_overflow+0x108>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
200022dc:	687a      	ldr	r2, [r7, #4]
200022de:	f241 0300 	movw	r3, #4096	; 0x1000
200022e2:	f2c4 0301 	movt	r3, #16385	; 0x4001
200022e6:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
200022e8:	687b      	ldr	r3, [r7, #4]
200022ea:	f04f 020d 	mov.w	r2, #13
200022ee:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
200022f0:	f242 0300 	movw	r3, #8192	; 0x2000
200022f4:	f2ce 0304 	movt	r3, #57348	; 0xe004
200022f8:	f242 0200 	movw	r2, #8192	; 0x2000
200022fc:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002300:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002302:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
20002306:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
20002308:	f04f 000d 	mov.w	r0, #13
2000230c:	f7ff fed8 	bl	200020c0 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
20002310:	f242 0300 	movw	r3, #8192	; 0x2000
20002314:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002318:	f242 0200 	movw	r2, #8192	; 0x2000
2000231c:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002320:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002322:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
20002326:	631a      	str	r2, [r3, #48]	; 0x30
        
        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20002328:	687b      	ldr	r3, [r7, #4]
2000232a:	681b      	ldr	r3, [r3, #0]
2000232c:	687a      	ldr	r2, [r7, #4]
2000232e:	6812      	ldr	r2, [r2, #0]
20002330:	6812      	ldr	r2, [r2, #0]
20002332:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
20002336:	601a      	str	r2, [r3, #0]
    }
    
    /*
     * Restore SPI hardware block configuration.
     */
    control_reg &= ~(uint32_t)CTRL_ENABLE_MASK;
20002338:	68fb      	ldr	r3, [r7, #12]
2000233a:	f023 0301 	bic.w	r3, r3, #1
2000233e:	60fb      	str	r3, [r7, #12]
    this_spi->hw_reg->CONTROL = control_reg;
20002340:	687b      	ldr	r3, [r7, #4]
20002342:	681b      	ldr	r3, [r3, #0]
20002344:	68fa      	ldr	r2, [r7, #12]
20002346:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CLK_GEN = clk_gen;
20002348:	687b      	ldr	r3, [r7, #4]
2000234a:	681b      	ldr	r3, [r3, #0]
2000234c:	693a      	ldr	r2, [r7, #16]
2000234e:	619a      	str	r2, [r3, #24]
    this_spi->hw_reg->TXRXDF_SIZE = frame_size;
20002350:	687b      	ldr	r3, [r7, #4]
20002352:	681b      	ldr	r3, [r3, #0]
20002354:	697a      	ldr	r2, [r7, #20]
20002356:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20002358:	687b      	ldr	r3, [r7, #4]
2000235a:	681b      	ldr	r3, [r3, #0]
2000235c:	687a      	ldr	r2, [r7, #4]
2000235e:	6812      	ldr	r2, [r2, #0]
20002360:	6812      	ldr	r2, [r2, #0]
20002362:	f042 0201 	orr.w	r2, r2, #1
20002366:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL2 = control2;
20002368:	687b      	ldr	r3, [r7, #4]
2000236a:	681b      	ldr	r3, [r3, #0]
2000236c:	69ba      	ldr	r2, [r7, #24]
2000236e:	629a      	str	r2, [r3, #40]	; 0x28
    this_spi->hw_reg->PKTSIZE = packet_size;
20002370:	687b      	ldr	r3, [r7, #4]
20002372:	681b      	ldr	r3, [r3, #0]
20002374:	69fa      	ldr	r2, [r7, #28]
20002376:	631a      	str	r2, [r3, #48]	; 0x30
    this_spi->hw_reg->CMDSIZE = cmd_size;
20002378:	687b      	ldr	r3, [r7, #4]
2000237a:	681b      	ldr	r3, [r3, #0]
2000237c:	6a3a      	ldr	r2, [r7, #32]
2000237e:	635a      	str	r2, [r3, #52]	; 0x34
    this_spi->hw_reg->SLAVE_SELECT = slave_select;
20002380:	687b      	ldr	r3, [r7, #4]
20002382:	681b      	ldr	r3, [r3, #0]
20002384:	6a7a      	ldr	r2, [r7, #36]	; 0x24
20002386:	61da      	str	r2, [r3, #28]
}
20002388:	f107 0728 	add.w	r7, r7, #40	; 0x28
2000238c:	46bd      	mov	sp, r7
2000238e:	bd80      	pop	{r7, pc}

20002390 <MSS_SPI_configure_master_mode>:
    mss_spi_slave_t         slave,
    mss_spi_protocol_mode_t protocol_mode,
    mss_spi_pclk_div_t      clk_rate,
    uint8_t                 frame_bit_length
)
{
20002390:	b580      	push	{r7, lr}
20002392:	b084      	sub	sp, #16
20002394:	af00      	add	r7, sp, #0
20002396:	60f8      	str	r0, [r7, #12]
20002398:	607a      	str	r2, [r7, #4]
2000239a:	460a      	mov	r2, r1
2000239c:	72fa      	strb	r2, [r7, #11]
2000239e:	70fb      	strb	r3, [r7, #3]
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
200023a0:	68fa      	ldr	r2, [r7, #12]
200023a2:	f64a 1394 	movw	r3, #43412	; 0xa994
200023a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200023aa:	429a      	cmp	r2, r3
200023ac:	d007      	beq.n	200023be <MSS_SPI_configure_master_mode+0x2e>
200023ae:	68fa      	ldr	r2, [r7, #12]
200023b0:	f64a 1310 	movw	r3, #43280	; 0xa910
200023b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200023b8:	429a      	cmp	r2, r3
200023ba:	d000      	beq.n	200023be <MSS_SPI_configure_master_mode+0x2e>
200023bc:	be00      	bkpt	0x0000
    ASSERT(slave < MSS_SPI_MAX_NB_OF_SLAVES);
200023be:	7afb      	ldrb	r3, [r7, #11]
200023c0:	2b07      	cmp	r3, #7
200023c2:	d900      	bls.n	200023c6 <MSS_SPI_configure_master_mode+0x36>
200023c4:	be00      	bkpt	0x0000
    ASSERT(frame_bit_length <= MAX_FRAME_LENGTH);
200023c6:	7e3b      	ldrb	r3, [r7, #24]
200023c8:	2b20      	cmp	r3, #32
200023ca:	d900      	bls.n	200023ce <MSS_SPI_configure_master_mode+0x3e>
200023cc:	be00      	bkpt	0x0000
    
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
200023ce:	68fb      	ldr	r3, [r7, #12]
200023d0:	889b      	ldrh	r3, [r3, #4]
200023d2:	b21b      	sxth	r3, r3
200023d4:	4618      	mov	r0, r3
200023d6:	f7ff fe55 	bl	20002084 <NVIC_DisableIRQ>

    /* Reset slave transfer mode to unknown to wipe slate clean */
    this_spi->slave_xfer_mode = MSS_SPI_SLAVE_XFER_NONE;
200023da:	68fb      	ldr	r3, [r7, #12]
200023dc:	f04f 0200 	mov.w	r2, #0
200023e0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set the mode. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
200023e4:	68fb      	ldr	r3, [r7, #12]
200023e6:	681b      	ldr	r3, [r3, #0]
200023e8:	68fa      	ldr	r2, [r7, #12]
200023ea:	6812      	ldr	r2, [r2, #0]
200023ec:	6812      	ldr	r2, [r2, #0]
200023ee:	f022 0201 	bic.w	r2, r2, #1
200023f2:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_MASTER_MASK;
200023f4:	68fb      	ldr	r3, [r7, #12]
200023f6:	681b      	ldr	r3, [r3, #0]
200023f8:	68fa      	ldr	r2, [r7, #12]
200023fa:	6812      	ldr	r2, [r2, #0]
200023fc:	6812      	ldr	r2, [r2, #0]
200023fe:	f042 0202 	orr.w	r2, r2, #2
20002402:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20002404:	68fb      	ldr	r3, [r7, #12]
20002406:	681b      	ldr	r3, [r3, #0]
20002408:	68fa      	ldr	r2, [r7, #12]
2000240a:	6812      	ldr	r2, [r2, #0]
2000240c:	6812      	ldr	r2, [r2, #0]
2000240e:	f042 0201 	orr.w	r2, r2, #1
20002412:	601a      	str	r2, [r3, #0]
    /*
     * Keep track of the required register configuration for this slave. These
     * values will be used by the MSS_SPI_set_slave_select() function to configure
     * the master to match the slave being selected.
     */
    if(slave < MSS_SPI_MAX_NB_OF_SLAVES)     
20002414:	7afb      	ldrb	r3, [r7, #11]
20002416:	2b07      	cmp	r3, #7
20002418:	d83f      	bhi.n	2000249a <MSS_SPI_configure_master_mode+0x10a>
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
2000241a:	687b      	ldr	r3, [r7, #4]
2000241c:	2b00      	cmp	r3, #0
2000241e:	d00b      	beq.n	20002438 <MSS_SPI_configure_master_mode+0xa8>
20002420:	687b      	ldr	r3, [r7, #4]
20002422:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
20002426:	d007      	beq.n	20002438 <MSS_SPI_configure_master_mode+0xa8>
20002428:	687b      	ldr	r3, [r7, #4]
2000242a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
2000242e:	d003      	beq.n	20002438 <MSS_SPI_configure_master_mode+0xa8>
20002430:	687b      	ldr	r3, [r7, #4]
20002432:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
20002436:	d10f      	bne.n	20002458 <MSS_SPI_configure_master_mode+0xc8>
           (MSS_SPI_MODE2 == protocol_mode) || (MSS_SPI_MODE3 == protocol_mode))
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK | SPS_MASK |
20002438:	7afa      	ldrb	r2, [r7, #11]
2000243a:	6879      	ldr	r1, [r7, #4]
2000243c:	f240 1302 	movw	r3, #258	; 0x102
20002440:	f2c2 4300 	movt	r3, #9216	; 0x2400
20002444:	ea41 0303 	orr.w	r3, r1, r3
20002448:	68f9      	ldr	r1, [r7, #12]
2000244a:	f102 0206 	add.w	r2, r2, #6
2000244e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20002452:	440a      	add	r2, r1
20002454:	6053      	str	r3, [r2, #4]
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
20002456:	e00e      	b.n	20002476 <MSS_SPI_configure_master_mode+0xe6>
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        else
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK |
20002458:	7afa      	ldrb	r2, [r7, #11]
2000245a:	6879      	ldr	r1, [r7, #4]
2000245c:	f240 1302 	movw	r3, #258	; 0x102
20002460:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002464:	ea41 0303 	orr.w	r3, r1, r3
20002468:	68f9      	ldr	r1, [r7, #12]
2000246a:	f102 0206 	add.w	r2, r2, #6
2000246e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20002472:	440a      	add	r2, r1
20002474:	6053      	str	r3, [r2, #4]
                                                   BIGFIFO_MASK |
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        
        this_spi->slaves_cfg[slave].txrxdf_size_reg = frame_bit_length;
20002476:	7afb      	ldrb	r3, [r7, #11]
20002478:	68fa      	ldr	r2, [r7, #12]
2000247a:	f103 0306 	add.w	r3, r3, #6
2000247e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002482:	4413      	add	r3, r2
20002484:	7e3a      	ldrb	r2, [r7, #24]
20002486:	721a      	strb	r2, [r3, #8]
        this_spi->slaves_cfg[slave].clk_gen = (uint8_t)clk_rate;
20002488:	7afb      	ldrb	r3, [r7, #11]
2000248a:	68fa      	ldr	r2, [r7, #12]
2000248c:	f103 0306 	add.w	r3, r3, #6
20002490:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002494:	4413      	add	r3, r2
20002496:	78fa      	ldrb	r2, [r7, #3]
20002498:	725a      	strb	r2, [r3, #9]
    }
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
2000249a:	68fb      	ldr	r3, [r7, #12]
2000249c:	889b      	ldrh	r3, [r3, #4]
2000249e:	b21b      	sxth	r3, r3
200024a0:	4618      	mov	r0, r3
200024a2:	f7ff fdd3 	bl	2000204c <NVIC_EnableIRQ>
}
200024a6:	f107 0710 	add.w	r7, r7, #16
200024aa:	46bd      	mov	sp, r7
200024ac:	bd80      	pop	{r7, pc}
200024ae:	bf00      	nop

200024b0 <MSS_SPI_set_slave_select>:
void MSS_SPI_set_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
200024b0:	b580      	push	{r7, lr}
200024b2:	b084      	sub	sp, #16
200024b4:	af00      	add	r7, sp, #0
200024b6:	6078      	str	r0, [r7, #4]
200024b8:	460b      	mov	r3, r1
200024ba:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
200024bc:	687a      	ldr	r2, [r7, #4]
200024be:	f64a 1394 	movw	r3, #43412	; 0xa994
200024c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200024c6:	429a      	cmp	r2, r3
200024c8:	d007      	beq.n	200024da <MSS_SPI_set_slave_select+0x2a>
200024ca:	687a      	ldr	r2, [r7, #4]
200024cc:	f64a 1310 	movw	r3, #43280	; 0xa910
200024d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200024d4:	429a      	cmp	r2, r3
200024d6:	d000      	beq.n	200024da <MSS_SPI_set_slave_select+0x2a>
200024d8:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
200024da:	687b      	ldr	r3, [r7, #4]
200024dc:	681b      	ldr	r3, [r3, #0]
200024de:	681b      	ldr	r3, [r3, #0]
200024e0:	f003 0302 	and.w	r3, r3, #2
200024e4:	2b00      	cmp	r3, #0
200024e6:	d100      	bne.n	200024ea <MSS_SPI_set_slave_select+0x3a>
200024e8:	be00      	bkpt	0x0000
    
    ASSERT(this_spi->slaves_cfg[slave].ctrl_reg != NOT_CONFIGURED);
200024ea:	78fb      	ldrb	r3, [r7, #3]
200024ec:	687a      	ldr	r2, [r7, #4]
200024ee:	f103 0306 	add.w	r3, r3, #6
200024f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
200024f6:	4413      	add	r3, r2
200024f8:	685b      	ldr	r3, [r3, #4]
200024fa:	f1b3 3fff 	cmp.w	r3, #4294967295
200024fe:	d100      	bne.n	20002502 <MSS_SPI_set_slave_select+0x52>
20002500:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20002502:	687b      	ldr	r3, [r7, #4]
20002504:	889b      	ldrh	r3, [r3, #4]
20002506:	b21b      	sxth	r3, r3
20002508:	4618      	mov	r0, r3
2000250a:	f7ff fdbb 	bl	20002084 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
2000250e:	687b      	ldr	r3, [r7, #4]
20002510:	681b      	ldr	r3, [r3, #0]
20002512:	689b      	ldr	r3, [r3, #8]
20002514:	f003 0304 	and.w	r3, r3, #4
20002518:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
2000251a:	68fb      	ldr	r3, [r7, #12]
2000251c:	2b00      	cmp	r3, #0
2000251e:	d002      	beq.n	20002526 <MSS_SPI_set_slave_select+0x76>
    {
         recover_from_rx_overflow(this_spi);
20002520:	6878      	ldr	r0, [r7, #4]
20002522:	f7ff fe85 	bl	20002230 <recover_from_rx_overflow>
    }
    
    /* Set the clock rate. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
20002526:	687b      	ldr	r3, [r7, #4]
20002528:	681b      	ldr	r3, [r3, #0]
2000252a:	687a      	ldr	r2, [r7, #4]
2000252c:	6812      	ldr	r2, [r2, #0]
2000252e:	6812      	ldr	r2, [r2, #0]
20002530:	f022 0201 	bic.w	r2, r2, #1
20002534:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = this_spi->slaves_cfg[slave].ctrl_reg;
20002536:	687b      	ldr	r3, [r7, #4]
20002538:	681a      	ldr	r2, [r3, #0]
2000253a:	78fb      	ldrb	r3, [r7, #3]
2000253c:	6879      	ldr	r1, [r7, #4]
2000253e:	f103 0306 	add.w	r3, r3, #6
20002542:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002546:	440b      	add	r3, r1
20002548:	685b      	ldr	r3, [r3, #4]
2000254a:	6013      	str	r3, [r2, #0]
    this_spi->hw_reg->CLK_GEN = this_spi->slaves_cfg[slave].clk_gen;
2000254c:	687b      	ldr	r3, [r7, #4]
2000254e:	681a      	ldr	r2, [r3, #0]
20002550:	78fb      	ldrb	r3, [r7, #3]
20002552:	6879      	ldr	r1, [r7, #4]
20002554:	f103 0306 	add.w	r3, r3, #6
20002558:	ea4f 03c3 	mov.w	r3, r3, lsl #3
2000255c:	440b      	add	r3, r1
2000255e:	7a5b      	ldrb	r3, [r3, #9]
20002560:	6193      	str	r3, [r2, #24]
    this_spi->hw_reg->TXRXDF_SIZE = this_spi->slaves_cfg[slave].txrxdf_size_reg;
20002562:	687b      	ldr	r3, [r7, #4]
20002564:	681a      	ldr	r2, [r3, #0]
20002566:	78fb      	ldrb	r3, [r7, #3]
20002568:	6879      	ldr	r1, [r7, #4]
2000256a:	f103 0306 	add.w	r3, r3, #6
2000256e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002572:	440b      	add	r3, r1
20002574:	7a1b      	ldrb	r3, [r3, #8]
20002576:	6053      	str	r3, [r2, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20002578:	687b      	ldr	r3, [r7, #4]
2000257a:	681b      	ldr	r3, [r3, #0]
2000257c:	687a      	ldr	r2, [r7, #4]
2000257e:	6812      	ldr	r2, [r2, #0]
20002580:	6812      	ldr	r2, [r2, #0]
20002582:	f042 0201 	orr.w	r2, r2, #1
20002586:	601a      	str	r2, [r3, #0]
    
    /* Set slave select */
    this_spi->hw_reg->SLAVE_SELECT |= ((uint32_t)1 << (uint32_t)slave);
20002588:	687b      	ldr	r3, [r7, #4]
2000258a:	681b      	ldr	r3, [r3, #0]
2000258c:	687a      	ldr	r2, [r7, #4]
2000258e:	6812      	ldr	r2, [r2, #0]
20002590:	69d1      	ldr	r1, [r2, #28]
20002592:	78fa      	ldrb	r2, [r7, #3]
20002594:	f04f 0001 	mov.w	r0, #1
20002598:	fa00 f202 	lsl.w	r2, r0, r2
2000259c:	ea41 0202 	orr.w	r2, r1, r2
200025a0:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
200025a2:	687b      	ldr	r3, [r7, #4]
200025a4:	889b      	ldrh	r3, [r3, #4]
200025a6:	b21b      	sxth	r3, r3
200025a8:	4618      	mov	r0, r3
200025aa:	f7ff fd4f 	bl	2000204c <NVIC_EnableIRQ>
}
200025ae:	f107 0710 	add.w	r7, r7, #16
200025b2:	46bd      	mov	sp, r7
200025b4:	bd80      	pop	{r7, pc}
200025b6:	bf00      	nop

200025b8 <MSS_SPI_clear_slave_select>:
void MSS_SPI_clear_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
200025b8:	b580      	push	{r7, lr}
200025ba:	b084      	sub	sp, #16
200025bc:	af00      	add	r7, sp, #0
200025be:	6078      	str	r0, [r7, #4]
200025c0:	460b      	mov	r3, r1
200025c2:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
200025c4:	687a      	ldr	r2, [r7, #4]
200025c6:	f64a 1394 	movw	r3, #43412	; 0xa994
200025ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
200025ce:	429a      	cmp	r2, r3
200025d0:	d007      	beq.n	200025e2 <MSS_SPI_clear_slave_select+0x2a>
200025d2:	687a      	ldr	r2, [r7, #4]
200025d4:	f64a 1310 	movw	r3, #43280	; 0xa910
200025d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200025dc:	429a      	cmp	r2, r3
200025de:	d000      	beq.n	200025e2 <MSS_SPI_clear_slave_select+0x2a>
200025e0:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
200025e2:	687b      	ldr	r3, [r7, #4]
200025e4:	681b      	ldr	r3, [r3, #0]
200025e6:	681b      	ldr	r3, [r3, #0]
200025e8:	f003 0302 	and.w	r3, r3, #2
200025ec:	2b00      	cmp	r3, #0
200025ee:	d100      	bne.n	200025f2 <MSS_SPI_clear_slave_select+0x3a>
200025f0:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
200025f2:	687b      	ldr	r3, [r7, #4]
200025f4:	889b      	ldrh	r3, [r3, #4]
200025f6:	b21b      	sxth	r3, r3
200025f8:	4618      	mov	r0, r3
200025fa:	f7ff fd43 	bl	20002084 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
200025fe:	687b      	ldr	r3, [r7, #4]
20002600:	681b      	ldr	r3, [r3, #0]
20002602:	689b      	ldr	r3, [r3, #8]
20002604:	f003 0304 	and.w	r3, r3, #4
20002608:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
2000260a:	68fb      	ldr	r3, [r7, #12]
2000260c:	2b00      	cmp	r3, #0
2000260e:	d002      	beq.n	20002616 <MSS_SPI_clear_slave_select+0x5e>
    {
         recover_from_rx_overflow(this_spi);
20002610:	6878      	ldr	r0, [r7, #4]
20002612:	f7ff fe0d 	bl	20002230 <recover_from_rx_overflow>
    }
    
    this_spi->hw_reg->SLAVE_SELECT &= ~((uint32_t)1 << (uint32_t)slave);
20002616:	687b      	ldr	r3, [r7, #4]
20002618:	681b      	ldr	r3, [r3, #0]
2000261a:	687a      	ldr	r2, [r7, #4]
2000261c:	6812      	ldr	r2, [r2, #0]
2000261e:	69d1      	ldr	r1, [r2, #28]
20002620:	78fa      	ldrb	r2, [r7, #3]
20002622:	f04f 0001 	mov.w	r0, #1
20002626:	fa00 f202 	lsl.w	r2, r0, r2
2000262a:	ea6f 0202 	mvn.w	r2, r2
2000262e:	ea01 0202 	and.w	r2, r1, r2
20002632:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
20002634:	687b      	ldr	r3, [r7, #4]
20002636:	889b      	ldrh	r3, [r3, #4]
20002638:	b21b      	sxth	r3, r3
2000263a:	4618      	mov	r0, r3
2000263c:	f7ff fd06 	bl	2000204c <NVIC_EnableIRQ>
}
20002640:	f107 0710 	add.w	r7, r7, #16
20002644:	46bd      	mov	sp, r7
20002646:	bd80      	pop	{r7, pc}

20002648 <MSS_SPI_transfer_block>:
    const uint8_t * cmd_buffer,
    uint16_t cmd_byte_size,
    uint8_t * rd_buffer,
    uint16_t rd_byte_size
)
{
20002648:	b580      	push	{r7, lr}
2000264a:	b08e      	sub	sp, #56	; 0x38
2000264c:	af00      	add	r7, sp, #0
2000264e:	60f8      	str	r0, [r7, #12]
20002650:	60b9      	str	r1, [r7, #8]
20002652:	603b      	str	r3, [r7, #0]
20002654:	4613      	mov	r3, r2
20002656:	80fb      	strh	r3, [r7, #6]
    uint16_t transfer_idx = 0u;
20002658:	f04f 0300 	mov.w	r3, #0
2000265c:	837b      	strh	r3, [r7, #26]
    uint16_t tx_idx;
    uint16_t rx_idx;
    uint32_t frame_count;
    volatile uint32_t rx_raw;
    uint16_t transit = 0u;
2000265e:	f04f 0300 	mov.w	r3, #0
20002662:	84fb      	strh	r3, [r7, #38]	; 0x26
    uint32_t rx_overflow;
    uint32_t rx_fifo_empty;
    
    uint16_t transfer_size;     /* Total number of bytes transfered. */
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20002664:	68fa      	ldr	r2, [r7, #12]
20002666:	f64a 1394 	movw	r3, #43412	; 0xa994
2000266a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000266e:	429a      	cmp	r2, r3
20002670:	d007      	beq.n	20002682 <MSS_SPI_transfer_block+0x3a>
20002672:	68fa      	ldr	r2, [r7, #12]
20002674:	f64a 1310 	movw	r3, #43280	; 0xa910
20002678:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000267c:	429a      	cmp	r2, r3
2000267e:	d000      	beq.n	20002682 <MSS_SPI_transfer_block+0x3a>
20002680:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
20002682:	68fb      	ldr	r3, [r7, #12]
20002684:	681b      	ldr	r3, [r3, #0]
20002686:	681b      	ldr	r3, [r3, #0]
20002688:	f003 0302 	and.w	r3, r3, #2
2000268c:	2b00      	cmp	r3, #0
2000268e:	d100      	bne.n	20002692 <MSS_SPI_transfer_block+0x4a>
20002690:	be00      	bkpt	0x0000
    
    /* Compute number of bytes to transfer. */
    transfer_size = cmd_byte_size + rd_byte_size;
20002692:	88fa      	ldrh	r2, [r7, #6]
20002694:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
20002698:	4413      	add	r3, r2
2000269a:	86fb      	strh	r3, [r7, #54]	; 0x36
    
    /* Adjust to 1 byte transfer to cater for DMA transfers. */
    if(0u == transfer_size)
2000269c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
2000269e:	2b00      	cmp	r3, #0
200026a0:	d103      	bne.n	200026aa <MSS_SPI_transfer_block+0x62>
    {
        frame_count = 1u;
200026a2:	f04f 0301 	mov.w	r3, #1
200026a6:	623b      	str	r3, [r7, #32]
200026a8:	e001      	b.n	200026ae <MSS_SPI_transfer_block+0x66>
    }
    else
    {
        frame_count = transfer_size;
200026aa:	8efb      	ldrh	r3, [r7, #54]	; 0x36
200026ac:	623b      	str	r3, [r7, #32]
    }

    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
200026ae:	68fb      	ldr	r3, [r7, #12]
200026b0:	681b      	ldr	r3, [r3, #0]
200026b2:	68fa      	ldr	r2, [r7, #12]
200026b4:	6812      	ldr	r2, [r2, #0]
200026b6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
200026b8:	f042 020c 	orr.w	r2, r2, #12
200026bc:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
200026be:	68fb      	ldr	r3, [r7, #12]
200026c0:	681b      	ldr	r3, [r3, #0]
200026c2:	689b      	ldr	r3, [r3, #8]
200026c4:	f003 0304 	and.w	r3, r3, #4
200026c8:	62fb      	str	r3, [r7, #44]	; 0x2c
    if(rx_overflow)
200026ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
200026cc:	2b00      	cmp	r3, #0
200026ce:	d002      	beq.n	200026d6 <MSS_SPI_transfer_block+0x8e>
    {
         recover_from_rx_overflow(this_spi);
200026d0:	68f8      	ldr	r0, [r7, #12]
200026d2:	f7ff fdad 	bl	20002230 <recover_from_rx_overflow>
    }
    
    /* Set frame size to 8 bits and the frame count to the transfer size. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
200026d6:	68fb      	ldr	r3, [r7, #12]
200026d8:	681b      	ldr	r3, [r3, #0]
200026da:	68fa      	ldr	r2, [r7, #12]
200026dc:	6812      	ldr	r2, [r2, #0]
200026de:	6812      	ldr	r2, [r2, #0]
200026e0:	f022 0201 	bic.w	r2, r2, #1
200026e4:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK) | ( (frame_count << TXRXDFCOUNT_SHIFT) & TXRXDFCOUNT_MASK);
200026e6:	68fb      	ldr	r3, [r7, #12]
200026e8:	6819      	ldr	r1, [r3, #0]
200026ea:	68fb      	ldr	r3, [r7, #12]
200026ec:	681b      	ldr	r3, [r3, #0]
200026ee:	681b      	ldr	r3, [r3, #0]
200026f0:	f240 02ff 	movw	r2, #255	; 0xff
200026f4:	f6cf 7200 	movt	r2, #65280	; 0xff00
200026f8:	ea03 0202 	and.w	r2, r3, r2
200026fc:	6a3b      	ldr	r3, [r7, #32]
200026fe:	ea4f 2003 	mov.w	r0, r3, lsl #8
20002702:	f64f 7300 	movw	r3, #65280	; 0xff00
20002706:	f2c0 03ff 	movt	r3, #255	; 0xff
2000270a:	ea00 0303 	and.w	r3, r0, r3
2000270e:	ea42 0303 	orr.w	r3, r2, r3
20002712:	600b      	str	r3, [r1, #0]
    this_spi->hw_reg->TXRXDF_SIZE = MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE;
20002714:	68fb      	ldr	r3, [r7, #12]
20002716:	681b      	ldr	r3, [r3, #0]
20002718:	f04f 0208 	mov.w	r2, #8
2000271c:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
2000271e:	68fb      	ldr	r3, [r7, #12]
20002720:	681b      	ldr	r3, [r3, #0]
20002722:	68fa      	ldr	r2, [r7, #12]
20002724:	6812      	ldr	r2, [r2, #0]
20002726:	6812      	ldr	r2, [r2, #0]
20002728:	f042 0201 	orr.w	r2, r2, #1
2000272c:	601a      	str	r2, [r3, #0]

    /* Flush the receive FIFO. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
2000272e:	68fb      	ldr	r3, [r7, #12]
20002730:	681b      	ldr	r3, [r3, #0]
20002732:	689b      	ldr	r3, [r3, #8]
20002734:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002738:	633b      	str	r3, [r7, #48]	; 0x30
    while(0u == rx_fifo_empty)
2000273a:	e009      	b.n	20002750 <MSS_SPI_transfer_block+0x108>
    {
        rx_raw = this_spi->hw_reg->RX_DATA;
2000273c:	68fb      	ldr	r3, [r7, #12]
2000273e:	681b      	ldr	r3, [r3, #0]
20002740:	691b      	ldr	r3, [r3, #16]
20002742:	617b      	str	r3, [r7, #20]
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
20002744:	68fb      	ldr	r3, [r7, #12]
20002746:	681b      	ldr	r3, [r3, #0]
20002748:	689b      	ldr	r3, [r3, #8]
2000274a:	f003 0340 	and.w	r3, r3, #64	; 0x40
2000274e:	633b      	str	r3, [r7, #48]	; 0x30
    this_spi->hw_reg->TXRXDF_SIZE = MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE;
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;

    /* Flush the receive FIFO. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    while(0u == rx_fifo_empty)
20002750:	6b3b      	ldr	r3, [r7, #48]	; 0x30
20002752:	2b00      	cmp	r3, #0
20002754:	d0f2      	beq.n	2000273c <MSS_SPI_transfer_block+0xf4>
    {
        rx_raw = this_spi->hw_reg->RX_DATA;
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    }
    
    tx_idx = 0u;
20002756:	f04f 0300 	mov.w	r3, #0
2000275a:	83bb      	strh	r3, [r7, #28]
    rx_idx = 0u;
2000275c:	f04f 0300 	mov.w	r3, #0
20002760:	83fb      	strh	r3, [r7, #30]
    if(tx_idx < cmd_byte_size)
20002762:	8bba      	ldrh	r2, [r7, #28]
20002764:	88fb      	ldrh	r3, [r7, #6]
20002766:	429a      	cmp	r2, r3
20002768:	d20f      	bcs.n	2000278a <MSS_SPI_transfer_block+0x142>
    {
        this_spi->hw_reg->TX_DATA = cmd_buffer[tx_idx];
2000276a:	68fb      	ldr	r3, [r7, #12]
2000276c:	681b      	ldr	r3, [r3, #0]
2000276e:	8bb9      	ldrh	r1, [r7, #28]
20002770:	68ba      	ldr	r2, [r7, #8]
20002772:	440a      	add	r2, r1
20002774:	7812      	ldrb	r2, [r2, #0]
20002776:	615a      	str	r2, [r3, #20]
        ++tx_idx;
20002778:	8bbb      	ldrh	r3, [r7, #28]
2000277a:	f103 0301 	add.w	r3, r3, #1
2000277e:	83bb      	strh	r3, [r7, #28]
        ++transit;
20002780:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
20002782:	f103 0301 	add.w	r3, r3, #1
20002786:	84fb      	strh	r3, [r7, #38]	; 0x26
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
20002788:	e06a      	b.n	20002860 <MSS_SPI_transfer_block+0x218>
        ++tx_idx;
        ++transit;
    }
    else
    {
        if(tx_idx < transfer_size)
2000278a:	8bba      	ldrh	r2, [r7, #28]
2000278c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
2000278e:	429a      	cmp	r2, r3
20002790:	d266      	bcs.n	20002860 <MSS_SPI_transfer_block+0x218>
        {
            this_spi->hw_reg->TX_DATA = 0x00u;
20002792:	68fb      	ldr	r3, [r7, #12]
20002794:	681b      	ldr	r3, [r3, #0]
20002796:	f04f 0200 	mov.w	r2, #0
2000279a:	615a      	str	r2, [r3, #20]
            ++tx_idx;
2000279c:	8bbb      	ldrh	r3, [r7, #28]
2000279e:	f103 0301 	add.w	r3, r3, #1
200027a2:	83bb      	strh	r3, [r7, #28]
            ++transit;
200027a4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
200027a6:	f103 0301 	add.w	r3, r3, #1
200027aa:	84fb      	strh	r3, [r7, #38]	; 0x26
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
200027ac:	e058      	b.n	20002860 <MSS_SPI_transfer_block+0x218>
    {
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
200027ae:	68fb      	ldr	r3, [r7, #12]
200027b0:	681b      	ldr	r3, [r3, #0]
200027b2:	689b      	ldr	r3, [r3, #8]
200027b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
200027b8:	633b      	str	r3, [r7, #48]	; 0x30
        if(0u == rx_fifo_empty)
200027ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
200027bc:	2b00      	cmp	r3, #0
200027be:	d11e      	bne.n	200027fe <MSS_SPI_transfer_block+0x1b6>
        {
            /* Process received byte. */
            rx_raw = this_spi->hw_reg->RX_DATA;
200027c0:	68fb      	ldr	r3, [r7, #12]
200027c2:	681b      	ldr	r3, [r3, #0]
200027c4:	691b      	ldr	r3, [r3, #16]
200027c6:	617b      	str	r3, [r7, #20]
            if(transfer_idx >= cmd_byte_size)
200027c8:	8b7a      	ldrh	r2, [r7, #26]
200027ca:	88fb      	ldrh	r3, [r7, #6]
200027cc:	429a      	cmp	r2, r3
200027ce:	d30e      	bcc.n	200027ee <MSS_SPI_transfer_block+0x1a6>
            {
                if(rx_idx < rd_byte_size)
200027d0:	8bfa      	ldrh	r2, [r7, #30]
200027d2:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
200027d6:	429a      	cmp	r2, r3
200027d8:	d205      	bcs.n	200027e6 <MSS_SPI_transfer_block+0x19e>
                {
                    rd_buffer[rx_idx] = (uint8_t)rx_raw;   
200027da:	8bfa      	ldrh	r2, [r7, #30]
200027dc:	683b      	ldr	r3, [r7, #0]
200027de:	4413      	add	r3, r2
200027e0:	697a      	ldr	r2, [r7, #20]
200027e2:	b2d2      	uxtb	r2, r2
200027e4:	701a      	strb	r2, [r3, #0]
                }
                ++rx_idx;
200027e6:	8bfb      	ldrh	r3, [r7, #30]
200027e8:	f103 0301 	add.w	r3, r3, #1
200027ec:	83fb      	strh	r3, [r7, #30]
            }
            ++transfer_idx;
200027ee:	8b7b      	ldrh	r3, [r7, #26]
200027f0:	f103 0301 	add.w	r3, r3, #1
200027f4:	837b      	strh	r3, [r7, #26]
            --transit;
200027f6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
200027f8:	f103 33ff 	add.w	r3, r3, #4294967295
200027fc:	84fb      	strh	r3, [r7, #38]	; 0x26
        }

        tx_fifo_full = this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK;
200027fe:	68fb      	ldr	r3, [r7, #12]
20002800:	681b      	ldr	r3, [r3, #0]
20002802:	689b      	ldr	r3, [r3, #8]
20002804:	f403 7380 	and.w	r3, r3, #256	; 0x100
20002808:	62bb      	str	r3, [r7, #40]	; 0x28
        if(0u == tx_fifo_full)
2000280a:	6abb      	ldr	r3, [r7, #40]	; 0x28
2000280c:	2b00      	cmp	r3, #0
2000280e:	d127      	bne.n	20002860 <MSS_SPI_transfer_block+0x218>
        {
            if(transit < RX_FIFO_SIZE)
20002810:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
20002812:	2b03      	cmp	r3, #3
20002814:	d824      	bhi.n	20002860 <MSS_SPI_transfer_block+0x218>
            {
                /* Send another byte. */
                if(tx_idx < cmd_byte_size)
20002816:	8bba      	ldrh	r2, [r7, #28]
20002818:	88fb      	ldrh	r3, [r7, #6]
2000281a:	429a      	cmp	r2, r3
2000281c:	d20f      	bcs.n	2000283e <MSS_SPI_transfer_block+0x1f6>
                {
                    this_spi->hw_reg->TX_DATA = cmd_buffer[tx_idx];
2000281e:	68fb      	ldr	r3, [r7, #12]
20002820:	681b      	ldr	r3, [r3, #0]
20002822:	8bb9      	ldrh	r1, [r7, #28]
20002824:	68ba      	ldr	r2, [r7, #8]
20002826:	440a      	add	r2, r1
20002828:	7812      	ldrb	r2, [r2, #0]
2000282a:	615a      	str	r2, [r3, #20]
                    ++tx_idx;
2000282c:	8bbb      	ldrh	r3, [r7, #28]
2000282e:	f103 0301 	add.w	r3, r3, #1
20002832:	83bb      	strh	r3, [r7, #28]
                    ++transit;
20002834:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
20002836:	f103 0301 	add.w	r3, r3, #1
2000283a:	84fb      	strh	r3, [r7, #38]	; 0x26
2000283c:	e010      	b.n	20002860 <MSS_SPI_transfer_block+0x218>
                }
                else
                {
                    if(tx_idx < transfer_size)
2000283e:	8bba      	ldrh	r2, [r7, #28]
20002840:	8efb      	ldrh	r3, [r7, #54]	; 0x36
20002842:	429a      	cmp	r2, r3
20002844:	d20c      	bcs.n	20002860 <MSS_SPI_transfer_block+0x218>
                    {
                        this_spi->hw_reg->TX_DATA = 0x00u;
20002846:	68fb      	ldr	r3, [r7, #12]
20002848:	681b      	ldr	r3, [r3, #0]
2000284a:	f04f 0200 	mov.w	r2, #0
2000284e:	615a      	str	r2, [r3, #20]
                        ++tx_idx;
20002850:	8bbb      	ldrh	r3, [r7, #28]
20002852:	f103 0301 	add.w	r3, r3, #1
20002856:	83bb      	strh	r3, [r7, #28]
                        ++transit;
20002858:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
2000285a:	f103 0301 	add.w	r3, r3, #1
2000285e:	84fb      	strh	r3, [r7, #38]	; 0x26
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
20002860:	8b7a      	ldrh	r2, [r7, #26]
20002862:	8efb      	ldrh	r3, [r7, #54]	; 0x36
20002864:	429a      	cmp	r2, r3
20002866:	d3a2      	bcc.n	200027ae <MSS_SPI_transfer_block+0x166>
                    }
                }
            }
        }
    }
}
20002868:	f107 0738 	add.w	r7, r7, #56	; 0x38
2000286c:	46bd      	mov	sp, r7
2000286e:	bd80      	pop	{r7, pc}

20002870 <fill_slave_tx_fifo>:
 */
static void fill_slave_tx_fifo
(
    mss_spi_instance_t * this_spi
)
{
20002870:	b480      	push	{r7}
20002872:	b085      	sub	sp, #20
20002874:	af00      	add	r7, sp, #0
20002876:	6078      	str	r0, [r7, #4]
    uint32_t guard = 0u;
20002878:	f04f 0300 	mov.w	r3, #0
2000287c:	60fb      	str	r3, [r7, #12]

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
2000287e:	e00e      	b.n	2000289e <fill_slave_tx_fifo+0x2e>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
    {
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
20002880:	687b      	ldr	r3, [r7, #4]
20002882:	681b      	ldr	r3, [r3, #0]
20002884:	687a      	ldr	r2, [r7, #4]
20002886:	6891      	ldr	r1, [r2, #8]
20002888:	687a      	ldr	r2, [r7, #4]
2000288a:	6912      	ldr	r2, [r2, #16]
2000288c:	440a      	add	r2, r1
2000288e:	7812      	ldrb	r2, [r2, #0]
20002890:	615a      	str	r2, [r3, #20]
        ++this_spi->slave_tx_idx;
20002892:	687b      	ldr	r3, [r7, #4]
20002894:	691b      	ldr	r3, [r3, #16]
20002896:	f103 0201 	add.w	r2, r3, #1
2000289a:	687b      	ldr	r3, [r7, #4]
2000289c:	611a      	str	r2, [r3, #16]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
2000289e:	687b      	ldr	r3, [r7, #4]
200028a0:	681b      	ldr	r3, [r3, #0]
200028a2:	689b      	ldr	r3, [r3, #8]
200028a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
200028a8:	2b00      	cmp	r3, #0
200028aa:	d105      	bne.n	200028b8 <fill_slave_tx_fifo+0x48>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
200028ac:	687b      	ldr	r3, [r7, #4]
200028ae:	691a      	ldr	r2, [r3, #16]
200028b0:	687b      	ldr	r3, [r7, #4]
200028b2:	68db      	ldr	r3, [r3, #12]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
200028b4:	429a      	cmp	r2, r3
200028b6:	d3e3      	bcc.n	20002880 <fill_slave_tx_fifo+0x10>
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
200028b8:	687b      	ldr	r3, [r7, #4]
200028ba:	691a      	ldr	r2, [r3, #16]
200028bc:	687b      	ldr	r3, [r7, #4]
200028be:	68db      	ldr	r3, [r3, #12]
200028c0:	429a      	cmp	r2, r3
200028c2:	d31c      	bcc.n	200028fe <fill_slave_tx_fifo+0x8e>
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
200028c4:	e00e      	b.n	200028e4 <fill_slave_tx_fifo+0x74>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
        {
            /* Sending from command response buffer */
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
200028c6:	687b      	ldr	r3, [r7, #4]
200028c8:	681b      	ldr	r3, [r3, #0]
200028ca:	687a      	ldr	r2, [r7, #4]
200028cc:	6951      	ldr	r1, [r2, #20]
200028ce:	687a      	ldr	r2, [r7, #4]
200028d0:	69d2      	ldr	r2, [r2, #28]
200028d2:	440a      	add	r2, r1
200028d4:	7812      	ldrb	r2, [r2, #0]
200028d6:	615a      	str	r2, [r3, #20]
            ++this_spi->resp_buff_tx_idx;
200028d8:	687b      	ldr	r3, [r7, #4]
200028da:	69db      	ldr	r3, [r3, #28]
200028dc:	f103 0201 	add.w	r2, r3, #1
200028e0:	687b      	ldr	r3, [r7, #4]
200028e2:	61da      	str	r2, [r3, #28]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
200028e4:	687b      	ldr	r3, [r7, #4]
200028e6:	681b      	ldr	r3, [r3, #0]
200028e8:	689b      	ldr	r3, [r3, #8]
200028ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
200028ee:	2b00      	cmp	r3, #0
200028f0:	d105      	bne.n	200028fe <fill_slave_tx_fifo+0x8e>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
200028f2:	687b      	ldr	r3, [r7, #4]
200028f4:	69da      	ldr	r2, [r3, #28]
200028f6:	687b      	ldr	r3, [r7, #4]
200028f8:	699b      	ldr	r3, [r3, #24]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
200028fa:	429a      	cmp	r2, r3
200028fc:	d3e3      	bcc.n	200028c6 <fill_slave_tx_fifo+0x56>
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
200028fe:	687b      	ldr	r3, [r7, #4]
20002900:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20002902:	2b00      	cmp	r3, #0
20002904:	d01f      	beq.n	20002946 <fill_slave_tx_fifo+0xd6>
20002906:	687b      	ldr	r3, [r7, #4]
20002908:	691a      	ldr	r2, [r3, #16]
2000290a:	687b      	ldr	r3, [r7, #4]
2000290c:	68db      	ldr	r3, [r3, #12]
2000290e:	429a      	cmp	r2, r3
20002910:	d319      	bcc.n	20002946 <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
20002912:	687b      	ldr	r3, [r7, #4]
20002914:	69da      	ldr	r2, [r3, #28]
20002916:	687b      	ldr	r3, [r7, #4]
20002918:	699b      	ldr	r3, [r3, #24]
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
2000291a:	429a      	cmp	r2, r3
2000291c:	d313      	bcc.n	20002946 <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
2000291e:	e008      	b.n	20002932 <fill_slave_tx_fifo+0xc2>
              (guard < BIG_FIFO_SIZE))
        {
            /* Nothing left so pad with 0s for consistency */
            this_spi->hw_reg->TX_DATA = 0x00u;
20002920:	687b      	ldr	r3, [r7, #4]
20002922:	681b      	ldr	r3, [r3, #0]
20002924:	f04f 0200 	mov.w	r2, #0
20002928:	615a      	str	r2, [r3, #20]
             * We use the guard count to cover the unlikely event that we are
             * never seeing the TX FIFO full because the data is being pulled
             * out as fast as we can stuff it in. In this event we never spend
             * more than a full FIFOs worth of time spinning here.
             */
            guard++;
2000292a:	68fb      	ldr	r3, [r7, #12]
2000292c:	f103 0301 	add.w	r3, r3, #1
20002930:	60fb      	str	r3, [r7, #12]
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20002932:	687b      	ldr	r3, [r7, #4]
20002934:	681b      	ldr	r3, [r3, #0]
20002936:	689b      	ldr	r3, [r3, #8]
20002938:	f403 7380 	and.w	r3, r3, #256	; 0x100
2000293c:	2b00      	cmp	r3, #0
2000293e:	d102      	bne.n	20002946 <fill_slave_tx_fifo+0xd6>
20002940:	68fb      	ldr	r3, [r7, #12]
20002942:	2b1f      	cmp	r3, #31
20002944:	d9ec      	bls.n	20002920 <fill_slave_tx_fifo+0xb0>
             */
            guard++;
        }
    }

}
20002946:	f107 0714 	add.w	r7, r7, #20
2000294a:	46bd      	mov	sp, r7
2000294c:	bc80      	pop	{r7}
2000294e:	4770      	bx	lr

20002950 <read_slave_rx_fifo>:
 */
static void read_slave_rx_fifo
(
    mss_spi_instance_t * this_spi
)
{
20002950:	b580      	push	{r7, lr}
20002952:	b084      	sub	sp, #16
20002954:	af00      	add	r7, sp, #0
20002956:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
20002958:	687b      	ldr	r3, [r7, #4]
2000295a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
2000295e:	2b02      	cmp	r3, #2
20002960:	d115      	bne.n	2000298e <read_slave_rx_fifo+0x3e>
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20002962:	e00c      	b.n	2000297e <read_slave_rx_fifo+0x2e>
        {
            /* Single frame handling mode. */
            rx_frame = this_spi->hw_reg->RX_DATA;
20002964:	687b      	ldr	r3, [r7, #4]
20002966:	681b      	ldr	r3, [r3, #0]
20002968:	691b      	ldr	r3, [r3, #16]
2000296a:	60fb      	str	r3, [r7, #12]
            if(0u != this_spi->frame_rx_handler)
2000296c:	687b      	ldr	r3, [r7, #4]
2000296e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20002970:	2b00      	cmp	r3, #0
20002972:	d004      	beq.n	2000297e <read_slave_rx_fifo+0x2e>
            {
                this_spi->frame_rx_handler( rx_frame );
20002974:	687b      	ldr	r3, [r7, #4]
20002976:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20002978:	68fa      	ldr	r2, [r7, #12]
2000297a:	4610      	mov	r0, r2
2000297c:	4798      	blx	r3
{
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
2000297e:	687b      	ldr	r3, [r7, #4]
20002980:	681b      	ldr	r3, [r3, #0]
20002982:	689b      	ldr	r3, [r3, #8]
20002984:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002988:	2b00      	cmp	r3, #0
2000298a:	d0eb      	beq.n	20002964 <read_slave_rx_fifo+0x14>
2000298c:	e032      	b.n	200029f4 <read_slave_rx_fifo+0xa4>
            {
                this_spi->frame_rx_handler( rx_frame );
            }
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
2000298e:	687b      	ldr	r3, [r7, #4]
20002990:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002994:	2b01      	cmp	r3, #1
20002996:	d125      	bne.n	200029e4 <read_slave_rx_fifo+0x94>
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
20002998:	e017      	b.n	200029ca <read_slave_rx_fifo+0x7a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
2000299a:	687b      	ldr	r3, [r7, #4]
2000299c:	681b      	ldr	r3, [r3, #0]
2000299e:	691b      	ldr	r3, [r3, #16]
200029a0:	60fb      	str	r3, [r7, #12]
            if(this_spi->slave_rx_idx < this_spi->slave_rx_size)
200029a2:	687b      	ldr	r3, [r7, #4]
200029a4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
200029a6:	687b      	ldr	r3, [r7, #4]
200029a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
200029aa:	429a      	cmp	r2, r3
200029ac:	d207      	bcs.n	200029be <read_slave_rx_fifo+0x6e>
            {
                this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
200029ae:	687b      	ldr	r3, [r7, #4]
200029b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
200029b2:	687b      	ldr	r3, [r7, #4]
200029b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
200029b6:	4413      	add	r3, r2
200029b8:	68fa      	ldr	r2, [r7, #12]
200029ba:	b2d2      	uxtb	r2, r2
200029bc:	701a      	strb	r2, [r3, #0]
            }

            ++this_spi->slave_rx_idx;
200029be:	687b      	ldr	r3, [r7, #4]
200029c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
200029c2:	f103 0201 	add.w	r2, r3, #1
200029c6:	687b      	ldr	r3, [r7, #4]
200029c8:	631a      	str	r2, [r3, #48]	; 0x30
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
200029ca:	687b      	ldr	r3, [r7, #4]
200029cc:	681b      	ldr	r3, [r3, #0]
200029ce:	689b      	ldr	r3, [r3, #8]
200029d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
200029d4:	2b00      	cmp	r3, #0
200029d6:	d0e0      	beq.n	2000299a <read_slave_rx_fifo+0x4a>
200029d8:	e00c      	b.n	200029f4 <read_slave_rx_fifo+0xa4>
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
200029da:	687b      	ldr	r3, [r7, #4]
200029dc:	681b      	ldr	r3, [r3, #0]
200029de:	691b      	ldr	r3, [r3, #16]
200029e0:	60fb      	str	r3, [r7, #12]
200029e2:	e000      	b.n	200029e6 <read_slave_rx_fifo+0x96>
        }
    }
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
200029e4:	bf00      	nop
200029e6:	687b      	ldr	r3, [r7, #4]
200029e8:	681b      	ldr	r3, [r3, #0]
200029ea:	689b      	ldr	r3, [r3, #8]
200029ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
200029f0:	2b00      	cmp	r3, #0
200029f2:	d0f2      	beq.n	200029da <read_slave_rx_fifo+0x8a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
        }
    }
}
200029f4:	f107 0710 	add.w	r7, r7, #16
200029f8:	46bd      	mov	sp, r7
200029fa:	bd80      	pop	{r7, pc}

200029fc <mss_spi_isr>:
 */
static void mss_spi_isr
(
    mss_spi_instance_t * this_spi
)
{    
200029fc:	b580      	push	{r7, lr}
200029fe:	b086      	sub	sp, #24
20002a00:	af00      	add	r7, sp, #0
20002a02:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    __I  uint32_t *this_mis = &this_spi->hw_reg->MIS;
20002a04:	687b      	ldr	r3, [r7, #4]
20002a06:	681b      	ldr	r3, [r3, #0]
20002a08:	f103 0320 	add.w	r3, r3, #32
20002a0c:	613b      	str	r3, [r7, #16]

    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20002a0e:	687a      	ldr	r2, [r7, #4]
20002a10:	f64a 1394 	movw	r3, #43412	; 0xa994
20002a14:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002a18:	429a      	cmp	r2, r3
20002a1a:	d007      	beq.n	20002a2c <mss_spi_isr+0x30>
20002a1c:	687a      	ldr	r2, [r7, #4]
20002a1e:	f64a 1310 	movw	r3, #43280	; 0xa910
20002a22:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002a26:	429a      	cmp	r2, r3
20002a28:	d000      	beq.n	20002a2c <mss_spi_isr+0x30>
20002a2a:	be00      	bkpt	0x0000
  
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
20002a2c:	693b      	ldr	r3, [r7, #16]
20002a2e:	681b      	ldr	r3, [r3, #0]
20002a30:	f003 0302 	and.w	r3, r3, #2
20002a34:	2b00      	cmp	r3, #0
20002a36:	d052      	beq.n	20002ade <mss_spi_isr+0xe2>
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
20002a38:	687b      	ldr	r3, [r7, #4]
20002a3a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002a3e:	2b02      	cmp	r3, #2
20002a40:	d115      	bne.n	20002a6e <mss_spi_isr+0x72>
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20002a42:	e00c      	b.n	20002a5e <mss_spi_isr+0x62>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
20002a44:	687b      	ldr	r3, [r7, #4]
20002a46:	681b      	ldr	r3, [r3, #0]
20002a48:	691b      	ldr	r3, [r3, #16]
20002a4a:	60fb      	str	r3, [r7, #12]
                if(0u != this_spi->frame_rx_handler)
20002a4c:	687b      	ldr	r3, [r7, #4]
20002a4e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20002a50:	2b00      	cmp	r3, #0
20002a52:	d004      	beq.n	20002a5e <mss_spi_isr+0x62>
                {
                    this_spi->frame_rx_handler( rx_frame );
20002a54:	687b      	ldr	r3, [r7, #4]
20002a56:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20002a58:	68fa      	ldr	r2, [r7, #12]
20002a5a:	4610      	mov	r0, r2
20002a5c:	4798      	blx	r3
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20002a5e:	687b      	ldr	r3, [r7, #4]
20002a60:	681b      	ldr	r3, [r3, #0]
20002a62:	689b      	ldr	r3, [r3, #8]
20002a64:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002a68:	2b00      	cmp	r3, #0
20002a6a:	d0eb      	beq.n	20002a44 <mss_spi_isr+0x48>
20002a6c:	e032      	b.n	20002ad4 <mss_spi_isr+0xd8>
                {
                    this_spi->frame_rx_handler( rx_frame );
                }
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
20002a6e:	687b      	ldr	r3, [r7, #4]
20002a70:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002a74:	2b01      	cmp	r3, #1
20002a76:	d125      	bne.n	20002ac4 <mss_spi_isr+0xc8>
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
20002a78:	e017      	b.n	20002aaa <mss_spi_isr+0xae>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;                /* Read from FIFO irrespective */
20002a7a:	687b      	ldr	r3, [r7, #4]
20002a7c:	681b      	ldr	r3, [r3, #0]
20002a7e:	691b      	ldr	r3, [r3, #16]
20002a80:	60fb      	str	r3, [r7, #12]
                if(this_spi->slave_rx_idx < this_spi->slave_rx_size) /* Write to array if required */
20002a82:	687b      	ldr	r3, [r7, #4]
20002a84:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20002a86:	687b      	ldr	r3, [r7, #4]
20002a88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
20002a8a:	429a      	cmp	r2, r3
20002a8c:	d207      	bcs.n	20002a9e <mss_spi_isr+0xa2>
                {
                    this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
20002a8e:	687b      	ldr	r3, [r7, #4]
20002a90:	6a9a      	ldr	r2, [r3, #40]	; 0x28
20002a92:	687b      	ldr	r3, [r7, #4]
20002a94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20002a96:	4413      	add	r3, r2
20002a98:	68fa      	ldr	r2, [r7, #12]
20002a9a:	b2d2      	uxtb	r2, r2
20002a9c:	701a      	strb	r2, [r3, #0]
                }

                ++this_spi->slave_rx_idx;            
20002a9e:	687b      	ldr	r3, [r7, #4]
20002aa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20002aa2:	f103 0201 	add.w	r2, r3, #1
20002aa6:	687b      	ldr	r3, [r7, #4]
20002aa8:	631a      	str	r2, [r3, #48]	; 0x30
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
20002aaa:	687b      	ldr	r3, [r7, #4]
20002aac:	681b      	ldr	r3, [r3, #0]
20002aae:	689b      	ldr	r3, [r3, #8]
20002ab0:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002ab4:	2b00      	cmp	r3, #0
20002ab6:	d0e0      	beq.n	20002a7a <mss_spi_isr+0x7e>
20002ab8:	e00c      	b.n	20002ad4 <mss_spi_isr+0xd8>
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
20002aba:	687b      	ldr	r3, [r7, #4]
20002abc:	681b      	ldr	r3, [r3, #0]
20002abe:	691b      	ldr	r3, [r3, #16]
20002ac0:	60fb      	str	r3, [r7, #12]
20002ac2:	e000      	b.n	20002ac6 <mss_spi_isr+0xca>
            }
        }
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20002ac4:	bf00      	nop
20002ac6:	687b      	ldr	r3, [r7, #4]
20002ac8:	681b      	ldr	r3, [r3, #0]
20002aca:	689b      	ldr	r3, [r3, #8]
20002acc:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002ad0:	2b00      	cmp	r3, #0
20002ad2:	d0f2      	beq.n	20002aba <mss_spi_isr+0xbe>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
            }
        }

        this_spi->hw_reg->INT_CLEAR = RXDONE_IRQ_MASK;
20002ad4:	687b      	ldr	r3, [r7, #4]
20002ad6:	681b      	ldr	r3, [r3, #0]
20002ad8:	f04f 0202 	mov.w	r2, #2
20002adc:	60da      	str	r2, [r3, #12]
    }

   /* Handle transmit. */
    if(0u != (*this_mis & TXDONE_IRQ_MASK))
20002ade:	693b      	ldr	r3, [r7, #16]
20002ae0:	681b      	ldr	r3, [r3, #0]
20002ae2:	f003 0301 	and.w	r3, r3, #1
20002ae6:	b2db      	uxtb	r3, r3
20002ae8:	2b00      	cmp	r3, #0
20002aea:	d012      	beq.n	20002b12 <mss_spi_isr+0x116>
    {
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
20002aec:	687b      	ldr	r3, [r7, #4]
20002aee:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002af2:	2b02      	cmp	r3, #2
20002af4:	d105      	bne.n	20002b02 <mss_spi_isr+0x106>
        {
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
20002af6:	687b      	ldr	r3, [r7, #4]
20002af8:	681b      	ldr	r3, [r3, #0]
20002afa:	687a      	ldr	r2, [r7, #4]
20002afc:	6f92      	ldr	r2, [r2, #120]	; 0x78
20002afe:	615a      	str	r2, [r3, #20]
20002b00:	e002      	b.n	20002b08 <mss_spi_isr+0x10c>
        }
        else /* Must be block mode so load FIFO to the max */
        {
            fill_slave_tx_fifo(this_spi);
20002b02:	6878      	ldr	r0, [r7, #4]
20002b04:	f7ff feb4 	bl	20002870 <fill_slave_tx_fifo>
        }

        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
20002b08:	687b      	ldr	r3, [r7, #4]
20002b0a:	681b      	ldr	r3, [r3, #0]
20002b0c:	f04f 0201 	mov.w	r2, #1
20002b10:	60da      	str	r2, [r3, #12]
    }
    
    /* Handle command interrupt. */
    if(0u != (*this_mis & CMD_IRQ_MASK))
20002b12:	693b      	ldr	r3, [r7, #16]
20002b14:	681b      	ldr	r3, [r3, #0]
20002b16:	f003 0310 	and.w	r3, r3, #16
20002b1a:	2b00      	cmp	r3, #0
20002b1c:	d023      	beq.n	20002b66 <mss_spi_isr+0x16a>
    {
        read_slave_rx_fifo(this_spi);
20002b1e:	6878      	ldr	r0, [r7, #4]
20002b20:	f7ff ff16 	bl	20002950 <read_slave_rx_fifo>
        
        /*
         * Call the command handler if one exists.
         */
        if(0u != this_spi->cmd_handler)
20002b24:	687b      	ldr	r3, [r7, #4]
20002b26:	6a1b      	ldr	r3, [r3, #32]
20002b28:	2b00      	cmp	r3, #0
20002b2a:	d00b      	beq.n	20002b44 <mss_spi_isr+0x148>
        {
            (*this_spi->cmd_handler)(this_spi->slave_rx_buffer, this_spi->slave_rx_idx);
20002b2c:	687b      	ldr	r3, [r7, #4]
20002b2e:	6a1b      	ldr	r3, [r3, #32]
20002b30:	687a      	ldr	r2, [r7, #4]
20002b32:	6a91      	ldr	r1, [r2, #40]	; 0x28
20002b34:	687a      	ldr	r2, [r7, #4]
20002b36:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002b38:	4608      	mov	r0, r1
20002b3a:	4611      	mov	r1, r2
20002b3c:	4798      	blx	r3
            fill_slave_tx_fifo(this_spi);
20002b3e:	6878      	ldr	r0, [r7, #4]
20002b40:	f7ff fe96 	bl	20002870 <fill_slave_tx_fifo>
        }
        /* Set cmd_done to indicate it is now safe to 0 fill TX FIFO */
        this_spi->cmd_done = 1u;
20002b44:	687b      	ldr	r3, [r7, #4]
20002b46:	f04f 0201 	mov.w	r2, #1
20002b4a:	625a      	str	r2, [r3, #36]	; 0x24
        /* Disable command interrupt until slave select becomes de-asserted to avoid retriggering. */
        this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_CMD_IRQ_MASK;
20002b4c:	687b      	ldr	r3, [r7, #4]
20002b4e:	681b      	ldr	r3, [r3, #0]
20002b50:	687a      	ldr	r2, [r7, #4]
20002b52:	6812      	ldr	r2, [r2, #0]
20002b54:	6a92      	ldr	r2, [r2, #40]	; 0x28
20002b56:	f022 0210 	bic.w	r2, r2, #16
20002b5a:	629a      	str	r2, [r3, #40]	; 0x28
        this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
20002b5c:	687b      	ldr	r3, [r7, #4]
20002b5e:	681b      	ldr	r3, [r3, #0]
20002b60:	f04f 0210 	mov.w	r2, #16
20002b64:	60da      	str	r2, [r3, #12]
    }

    if(0u != (*this_mis & RXOVFLOW_IRQ_MASK))
20002b66:	693b      	ldr	r3, [r7, #16]
20002b68:	681b      	ldr	r3, [r3, #0]
20002b6a:	f003 0304 	and.w	r3, r3, #4
20002b6e:	2b00      	cmp	r3, #0
20002b70:	d00f      	beq.n	20002b92 <mss_spi_isr+0x196>
    {
        /*
         * Receive overflow, not a lot we can do for this. Reset the receive
         *  FIFO, clear the interrupt and hope it doesn't happen again...
         */
        this_spi->hw_reg->COMMAND |= RX_FIFO_RESET_MASK;
20002b72:	687b      	ldr	r3, [r7, #4]
20002b74:	681b      	ldr	r3, [r3, #0]
20002b76:	687a      	ldr	r2, [r7, #4]
20002b78:	6812      	ldr	r2, [r2, #0]
20002b7a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20002b7c:	f042 0204 	orr.w	r2, r2, #4
20002b80:	62da      	str	r2, [r3, #44]	; 0x2c
        recover_from_rx_overflow(this_spi);
20002b82:	6878      	ldr	r0, [r7, #4]
20002b84:	f7ff fb54 	bl	20002230 <recover_from_rx_overflow>
        this_spi->hw_reg->INT_CLEAR = RXOVFLOW_IRQ_MASK;
20002b88:	687b      	ldr	r3, [r7, #4]
20002b8a:	681b      	ldr	r3, [r3, #0]
20002b8c:	f04f 0204 	mov.w	r2, #4
20002b90:	60da      	str	r2, [r3, #12]
     * slave TX FIFO data setup (if there is one).
     * In block mode this will probably not be very successful as we will
     * be out of synch with the master but the reset on SSEND will hopefully
     * take care of that for the next transfer.
     */
    if(0u != (*this_mis & TXURUN_IRQ_MASK))
20002b92:	693b      	ldr	r3, [r7, #16]
20002b94:	681b      	ldr	r3, [r3, #0]
20002b96:	f003 0308 	and.w	r3, r3, #8
20002b9a:	2b00      	cmp	r3, #0
20002b9c:	d031      	beq.n	20002c02 <mss_spi_isr+0x206>
    {
        this_spi->hw_reg->COMMAND |= TX_FIFO_RESET_MASK;
20002b9e:	687b      	ldr	r3, [r7, #4]
20002ba0:	681b      	ldr	r3, [r3, #0]
20002ba2:	687a      	ldr	r2, [r7, #4]
20002ba4:	6812      	ldr	r2, [r2, #0]
20002ba6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20002ba8:	f042 0208 	orr.w	r2, r2, #8
20002bac:	62da      	str	r2, [r3, #44]	; 0x2c
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
20002bae:	687b      	ldr	r3, [r7, #4]
20002bb0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002bb4:	2b02      	cmp	r3, #2
20002bb6:	d113      	bne.n	20002be0 <mss_spi_isr+0x1e4>
        {
            this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
20002bb8:	687b      	ldr	r3, [r7, #4]
20002bba:	681a      	ldr	r2, [r3, #0]
20002bbc:	687b      	ldr	r3, [r7, #4]
20002bbe:	681b      	ldr	r3, [r3, #0]
20002bc0:	6819      	ldr	r1, [r3, #0]
20002bc2:	f240 03ff 	movw	r3, #255	; 0xff
20002bc6:	f6cf 7300 	movt	r3, #65280	; 0xff00
20002bca:	ea01 0303 	and.w	r3, r1, r3
20002bce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
20002bd2:	6013      	str	r3, [r2, #0]
                                        | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
20002bd4:	687b      	ldr	r3, [r7, #4]
20002bd6:	681b      	ldr	r3, [r3, #0]
20002bd8:	687a      	ldr	r2, [r7, #4]
20002bda:	6f92      	ldr	r2, [r2, #120]	; 0x78
20002bdc:	615a      	str	r2, [r3, #20]
20002bde:	e00b      	b.n	20002bf8 <mss_spi_isr+0x1fc>
        }
        else if( MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode )
20002be0:	687b      	ldr	r3, [r7, #4]
20002be2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002be6:	2b01      	cmp	r3, #1
20002be8:	d106      	bne.n	20002bf8 <mss_spi_isr+0x1fc>
        {
            /* Block mode so reload FIFO to the max */
            this_spi->slave_tx_idx = 0u;
20002bea:	687b      	ldr	r3, [r7, #4]
20002bec:	f04f 0200 	mov.w	r2, #0
20002bf0:	611a      	str	r2, [r3, #16]
            fill_slave_tx_fifo(this_spi);
20002bf2:	6878      	ldr	r0, [r7, #4]
20002bf4:	f7ff fe3c 	bl	20002870 <fill_slave_tx_fifo>
        else
        {
            /* Not frame or block mode? Can't do anything here... */
        }

        this_spi->hw_reg->INT_CLEAR = TXURUN_IRQ_MASK;
20002bf8:	687b      	ldr	r3, [r7, #4]
20002bfa:	681b      	ldr	r3, [r3, #0]
20002bfc:	f04f 0208 	mov.w	r2, #8
20002c00:	60da      	str	r2, [r3, #12]
    /*
     * Handle slave select becoming de-asserted. Only enables if
     * we are operating in block mode, in frame mode we do everything
     * in the receive and transmit interrupt handlers.
     */
    if(0u != (*this_mis & SSEND_IRQ_MASK))
20002c02:	693b      	ldr	r3, [r7, #16]
20002c04:	681b      	ldr	r3, [r3, #0]
20002c06:	f003 0320 	and.w	r3, r3, #32
20002c0a:	2b00      	cmp	r3, #0
20002c0c:	d049      	beq.n	20002ca2 <mss_spi_isr+0x2a6>
    {
        uint32_t rx_size;
        
        read_slave_rx_fifo(this_spi);
20002c0e:	6878      	ldr	r0, [r7, #4]
20002c10:	f7ff fe9e 	bl	20002950 <read_slave_rx_fifo>
        rx_size = this_spi->slave_rx_idx;
20002c14:	687b      	ldr	r3, [r7, #4]
20002c16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20002c18:	617b      	str	r3, [r7, #20]
        /*
         * Re-enable command interrupt if required and clear all the response
         * buffer state in readiness for next response. This must be done
         * before reloading the TX FIFO.
         */
        if(0u != this_spi->cmd_handler)
20002c1a:	687b      	ldr	r3, [r7, #4]
20002c1c:	6a1b      	ldr	r3, [r3, #32]
20002c1e:	2b00      	cmp	r3, #0
20002c20:	d01c      	beq.n	20002c5c <mss_spi_isr+0x260>
        {
            this_spi->cmd_done = 0u;
20002c22:	687b      	ldr	r3, [r7, #4]
20002c24:	f04f 0200 	mov.w	r2, #0
20002c28:	625a      	str	r2, [r3, #36]	; 0x24
            this_spi->resp_tx_buffer = 0u;
20002c2a:	687b      	ldr	r3, [r7, #4]
20002c2c:	f04f 0200 	mov.w	r2, #0
20002c30:	615a      	str	r2, [r3, #20]
            this_spi->resp_buff_size = 0u;
20002c32:	687b      	ldr	r3, [r7, #4]
20002c34:	f04f 0200 	mov.w	r2, #0
20002c38:	619a      	str	r2, [r3, #24]
            this_spi->resp_buff_tx_idx = 0u;
20002c3a:	687b      	ldr	r3, [r7, #4]
20002c3c:	f04f 0200 	mov.w	r2, #0
20002c40:	61da      	str	r2, [r3, #28]
            this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
20002c42:	687b      	ldr	r3, [r7, #4]
20002c44:	681b      	ldr	r3, [r3, #0]
20002c46:	f04f 0210 	mov.w	r2, #16
20002c4a:	60da      	str	r2, [r3, #12]
            this_spi->hw_reg->CONTROL2 |= C2_ENABLE_CMD_IRQ_MASK;
20002c4c:	687b      	ldr	r3, [r7, #4]
20002c4e:	681b      	ldr	r3, [r3, #0]
20002c50:	687a      	ldr	r2, [r7, #4]
20002c52:	6812      	ldr	r2, [r2, #0]
20002c54:	6a92      	ldr	r2, [r2, #40]	; 0x28
20002c56:	f042 0210 	orr.w	r2, r2, #16
20002c5a:	629a      	str	r2, [r3, #40]	; 0x28
        /* 
         * Reset the transmit index to 0 to restart transmit at the start of the
         * transmit buffer in the next transaction. This also requires flushing
         * the Tx FIFO and refilling it with the start of Tx data buffer.
         */
        this_spi->slave_tx_idx = 0u;
20002c5c:	687b      	ldr	r3, [r7, #4]
20002c5e:	f04f 0200 	mov.w	r2, #0
20002c62:	611a      	str	r2, [r3, #16]
        this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
20002c64:	687b      	ldr	r3, [r7, #4]
20002c66:	681b      	ldr	r3, [r3, #0]
20002c68:	687a      	ldr	r2, [r7, #4]
20002c6a:	6812      	ldr	r2, [r2, #0]
20002c6c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20002c6e:	f042 020c 	orr.w	r2, r2, #12
20002c72:	62da      	str	r2, [r3, #44]	; 0x2c
        fill_slave_tx_fifo(this_spi);
20002c74:	6878      	ldr	r0, [r7, #4]
20002c76:	f7ff fdfb 	bl	20002870 <fill_slave_tx_fifo>
        
        /* Prepare to receive next packet. */
        this_spi->slave_rx_idx = 0u;
20002c7a:	687b      	ldr	r3, [r7, #4]
20002c7c:	f04f 0200 	mov.w	r2, #0
20002c80:	631a      	str	r2, [r3, #48]	; 0x30
        /*
         * Call the receive handler if one exists.
         */
        if(0u != this_spi->block_rx_handler)
20002c82:	687b      	ldr	r3, [r7, #4]
20002c84:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
20002c86:	2b00      	cmp	r3, #0
20002c88:	d006      	beq.n	20002c98 <mss_spi_isr+0x29c>
        {
            (*this_spi->block_rx_handler)(this_spi->slave_rx_buffer, rx_size);
20002c8a:	687b      	ldr	r3, [r7, #4]
20002c8c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
20002c8e:	687a      	ldr	r2, [r7, #4]
20002c90:	6a92      	ldr	r2, [r2, #40]	; 0x28
20002c92:	4610      	mov	r0, r2
20002c94:	6979      	ldr	r1, [r7, #20]
20002c96:	4798      	blx	r3
        }
        
        this_spi->hw_reg->INT_CLEAR = SSEND_IRQ_MASK;
20002c98:	687b      	ldr	r3, [r7, #4]
20002c9a:	681b      	ldr	r3, [r3, #0]
20002c9c:	f04f 0220 	mov.w	r2, #32
20002ca0:	60da      	str	r2, [r3, #12]
    }
}
20002ca2:	f107 0718 	add.w	r7, r7, #24
20002ca6:	46bd      	mov	sp, r7
20002ca8:	bd80      	pop	{r7, pc}
20002caa:	bf00      	nop

20002cac <SPI0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI0_IRQHandler(void)
#else
void SPI0_IRQHandler( void )
#endif
{
20002cac:	4668      	mov	r0, sp
20002cae:	f020 0107 	bic.w	r1, r0, #7
20002cb2:	468d      	mov	sp, r1
20002cb4:	b589      	push	{r0, r3, r7, lr}
20002cb6:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi0);
20002cb8:	f64a 1094 	movw	r0, #43412	; 0xa994
20002cbc:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002cc0:	f7ff fe9c 	bl	200029fc <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI0_IRQn);
20002cc4:	f04f 000c 	mov.w	r0, #12
20002cc8:	f7ff f9fa 	bl	200020c0 <NVIC_ClearPendingIRQ>
}
20002ccc:	46bd      	mov	sp, r7
20002cce:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002cd2:	4685      	mov	sp, r0
20002cd4:	4770      	bx	lr
20002cd6:	bf00      	nop

20002cd8 <SPI1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI1_IRQHandler(void)
#else
void SPI1_IRQHandler(void)
#endif
{
20002cd8:	4668      	mov	r0, sp
20002cda:	f020 0107 	bic.w	r1, r0, #7
20002cde:	468d      	mov	sp, r1
20002ce0:	b589      	push	{r0, r3, r7, lr}
20002ce2:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi1);
20002ce4:	f64a 1010 	movw	r0, #43280	; 0xa910
20002ce8:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002cec:	f7ff fe86 	bl	200029fc <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI1_IRQn);
20002cf0:	f04f 000d 	mov.w	r0, #13
20002cf4:	f7ff f9e4 	bl	200020c0 <NVIC_ClearPendingIRQ>
}
20002cf8:	46bd      	mov	sp, r7
20002cfa:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002cfe:	4685      	mov	sp, r0
20002d00:	4770      	bx	lr
20002d02:	bf00      	nop

20002d04 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
20002d04:	b480      	push	{r7}
20002d06:	b083      	sub	sp, #12
20002d08:	af00      	add	r7, sp, #0
20002d0a:	4603      	mov	r3, r0
20002d0c:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20002d0e:	f24e 1300 	movw	r3, #57600	; 0xe100
20002d12:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002d16:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20002d1a:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002d1e:	88f9      	ldrh	r1, [r7, #6]
20002d20:	f001 011f 	and.w	r1, r1, #31
20002d24:	f04f 0001 	mov.w	r0, #1
20002d28:	fa00 f101 	lsl.w	r1, r0, r1
20002d2c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20002d30:	f107 070c 	add.w	r7, r7, #12
20002d34:	46bd      	mov	sp, r7
20002d36:	bc80      	pop	{r7}
20002d38:	4770      	bx	lr
20002d3a:	bf00      	nop

20002d3c <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20002d3c:	b480      	push	{r7}
20002d3e:	b083      	sub	sp, #12
20002d40:	af00      	add	r7, sp, #0
20002d42:	4603      	mov	r3, r0
20002d44:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20002d46:	f24e 1300 	movw	r3, #57600	; 0xe100
20002d4a:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002d4e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20002d52:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002d56:	88f9      	ldrh	r1, [r7, #6]
20002d58:	f001 011f 	and.w	r1, r1, #31
20002d5c:	f04f 0001 	mov.w	r0, #1
20002d60:	fa00 f101 	lsl.w	r1, r0, r1
20002d64:	f102 0260 	add.w	r2, r2, #96	; 0x60
20002d68:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20002d6c:	f107 070c 	add.w	r7, r7, #12
20002d70:	46bd      	mov	sp, r7
20002d72:	bc80      	pop	{r7}
20002d74:	4770      	bx	lr
20002d76:	bf00      	nop

20002d78 <MSS_GPIO_config>:
void MSS_GPIO_config
(
    mss_gpio_id_t port_id,
    uint32_t config
)
{
20002d78:	b480      	push	{r7}
20002d7a:	b085      	sub	sp, #20
20002d7c:	af00      	add	r7, sp, #0
20002d7e:	4603      	mov	r3, r0
20002d80:	6039      	str	r1, [r7, #0]
20002d82:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
20002d84:	79fb      	ldrb	r3, [r7, #7]
20002d86:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
20002d88:	68fb      	ldr	r3, [r7, #12]
20002d8a:	2b1f      	cmp	r3, #31
20002d8c:	d900      	bls.n	20002d90 <MSS_GPIO_config+0x18>
20002d8e:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
20002d90:	68fb      	ldr	r3, [r7, #12]
20002d92:	2b1f      	cmp	r3, #31
20002d94:	d808      	bhi.n	20002da8 <MSS_GPIO_config+0x30>
    {
        *(g_config_reg_lut[gpio_idx]) = config;
20002d96:	68fa      	ldr	r2, [r7, #12]
20002d98:	f649 7354 	movw	r3, #40788	; 0x9f54
20002d9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002da0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
20002da4:	683a      	ldr	r2, [r7, #0]
20002da6:	601a      	str	r2, [r3, #0]
    }
}
20002da8:	f107 0714 	add.w	r7, r7, #20
20002dac:	46bd      	mov	sp, r7
20002dae:	bc80      	pop	{r7}
20002db0:	4770      	bx	lr
20002db2:	bf00      	nop

20002db4 <MSS_GPIO_set_output>:
void MSS_GPIO_set_output
(
    mss_gpio_id_t       port_id,
    uint8_t             value
)
{
20002db4:	b480      	push	{r7}
20002db6:	b085      	sub	sp, #20
20002db8:	af00      	add	r7, sp, #0
20002dba:	4602      	mov	r2, r0
20002dbc:	460b      	mov	r3, r1
20002dbe:	71fa      	strb	r2, [r7, #7]
20002dc0:	71bb      	strb	r3, [r7, #6]
    uint32_t gpio_idx = (uint32_t)port_id;
20002dc2:	79fb      	ldrb	r3, [r7, #7]
20002dc4:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
20002dc6:	68fb      	ldr	r3, [r7, #12]
20002dc8:	2b1f      	cmp	r3, #31
20002dca:	d900      	bls.n	20002dce <MSS_GPIO_set_output+0x1a>
20002dcc:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
20002dce:	68fb      	ldr	r3, [r7, #12]
20002dd0:	2b1f      	cmp	r3, #31
20002dd2:	d809      	bhi.n	20002de8 <MSS_GPIO_set_output+0x34>
    {
        GPIO_BITBAND->GPIO_OUT[gpio_idx] = (uint32_t)value;
20002dd4:	f240 0300 	movw	r3, #0
20002dd8:	f2c4 2326 	movt	r3, #16934	; 0x4226
20002ddc:	68fa      	ldr	r2, [r7, #12]
20002dde:	79b9      	ldrb	r1, [r7, #6]
20002de0:	f502 6288 	add.w	r2, r2, #1088	; 0x440
20002de4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
}
20002de8:	f107 0714 	add.w	r7, r7, #20
20002dec:	46bd      	mov	sp, r7
20002dee:	bc80      	pop	{r7}
20002df0:	4770      	bx	lr
20002df2:	bf00      	nop

20002df4 <MSS_GPIO_enable_irq>:
 */
void MSS_GPIO_enable_irq
(
    mss_gpio_id_t port_id
)
{
20002df4:	b580      	push	{r7, lr}
20002df6:	b084      	sub	sp, #16
20002df8:	af00      	add	r7, sp, #0
20002dfa:	4603      	mov	r3, r0
20002dfc:	71fb      	strb	r3, [r7, #7]
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
20002dfe:	79fb      	ldrb	r3, [r7, #7]
20002e00:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
20002e02:	68fb      	ldr	r3, [r7, #12]
20002e04:	2b1f      	cmp	r3, #31
20002e06:	d900      	bls.n	20002e0a <MSS_GPIO_enable_irq+0x16>
20002e08:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
20002e0a:	68fb      	ldr	r3, [r7, #12]
20002e0c:	2b1f      	cmp	r3, #31
20002e0e:	d81e      	bhi.n	20002e4e <MSS_GPIO_enable_irq+0x5a>
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
20002e10:	68fa      	ldr	r2, [r7, #12]
20002e12:	f649 7354 	movw	r3, #40788	; 0x9f54
20002e16:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002e1a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
20002e1e:	681b      	ldr	r3, [r3, #0]
20002e20:	60bb      	str	r3, [r7, #8]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value | GPIO_INT_ENABLE_MASK);
20002e22:	68fa      	ldr	r2, [r7, #12]
20002e24:	f649 7354 	movw	r3, #40788	; 0x9f54
20002e28:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002e2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
20002e30:	68ba      	ldr	r2, [r7, #8]
20002e32:	f042 0208 	orr.w	r2, r2, #8
20002e36:	601a      	str	r2, [r3, #0]
        NVIC_EnableIRQ( g_gpio_irqn_lut[gpio_idx] );
20002e38:	68fa      	ldr	r2, [r7, #12]
20002e3a:	f649 73d4 	movw	r3, #40916	; 0x9fd4
20002e3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002e42:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
20002e46:	b21b      	sxth	r3, r3
20002e48:	4618      	mov	r0, r3
20002e4a:	f7ff ff5b 	bl	20002d04 <NVIC_EnableIRQ>
    }
}
20002e4e:	f107 0710 	add.w	r7, r7, #16
20002e52:	46bd      	mov	sp, r7
20002e54:	bd80      	pop	{r7, pc}
20002e56:	bf00      	nop

20002e58 <MSS_GPIO_clear_irq>:
 */
void MSS_GPIO_clear_irq
(
    mss_gpio_id_t port_id
)
{
20002e58:	b580      	push	{r7, lr}
20002e5a:	b084      	sub	sp, #16
20002e5c:	af00      	add	r7, sp, #0
20002e5e:	4603      	mov	r3, r0
20002e60:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
20002e62:	79fb      	ldrb	r3, [r7, #7]
20002e64:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
20002e66:	68fb      	ldr	r3, [r7, #12]
20002e68:	2b1f      	cmp	r3, #31
20002e6a:	d900      	bls.n	20002e6e <MSS_GPIO_clear_irq+0x16>
20002e6c:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
20002e6e:	68fb      	ldr	r3, [r7, #12]
20002e70:	2b1f      	cmp	r3, #31
20002e72:	d815      	bhi.n	20002ea0 <MSS_GPIO_clear_irq+0x48>
    {
        GPIO->GPIO_IRQ = ((uint32_t)1) << gpio_idx;
20002e74:	f243 0300 	movw	r3, #12288	; 0x3000
20002e78:	f2c4 0301 	movt	r3, #16385	; 0x4001
20002e7c:	68fa      	ldr	r2, [r7, #12]
20002e7e:	f04f 0101 	mov.w	r1, #1
20002e82:	fa01 f202 	lsl.w	r2, r1, r2
20002e86:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[gpio_idx] );
20002e8a:	68fa      	ldr	r2, [r7, #12]
20002e8c:	f649 73d4 	movw	r3, #40916	; 0x9fd4
20002e90:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002e94:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
20002e98:	b21b      	sxth	r3, r3
20002e9a:	4618      	mov	r0, r3
20002e9c:	f7ff ff4e 	bl	20002d3c <NVIC_ClearPendingIRQ>
    }
}
20002ea0:	f107 0710 	add.w	r7, r7, #16
20002ea4:	46bd      	mov	sp, r7
20002ea6:	bd80      	pop	{r7, pc}

20002ea8 <UART_init>:
    UART_instance_t * this_uart,
    addr_t base_addr,
    uint16_t baud_value,
    uint8_t line_config
)
{
20002ea8:	b580      	push	{r7, lr}
20002eaa:	b090      	sub	sp, #64	; 0x40
20002eac:	af00      	add	r7, sp, #0
20002eae:	60f8      	str	r0, [r7, #12]
20002eb0:	60b9      	str	r1, [r7, #8]
20002eb2:	80fa      	strh	r2, [r7, #6]
20002eb4:	717b      	strb	r3, [r7, #5]
    uint8_t rx_full;
    
    HAL_ASSERT( this_uart != NULL_INSTANCE )
20002eb6:	68fb      	ldr	r3, [r7, #12]
20002eb8:	2b00      	cmp	r3, #0
20002eba:	d123      	bne.n	20002f04 <UART_init+0x5c>
20002ebc:	f24a 0314 	movw	r3, #40980	; 0xa014
20002ec0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002ec4:	f107 0c14 	add.w	ip, r7, #20
20002ec8:	469e      	mov	lr, r3
20002eca:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
20002ece:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
20002ed2:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
20002ed6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
20002eda:	e89e 0003 	ldmia.w	lr, {r0, r1}
20002ede:	f8cc 0000 	str.w	r0, [ip]
20002ee2:	f10c 0c04 	add.w	ip, ip, #4
20002ee6:	f8ac 1000 	strh.w	r1, [ip]
20002eea:	f10c 0c02 	add.w	ip, ip, #2
20002eee:	ea4f 4311 	mov.w	r3, r1, lsr #16
20002ef2:	f88c 3000 	strb.w	r3, [ip]
20002ef6:	f107 0314 	add.w	r3, r7, #20
20002efa:	4618      	mov	r0, r3
20002efc:	f04f 0130 	mov.w	r1, #48	; 0x30
20002f00:	f000 fdb2 	bl	20003a68 <HAL_assert_fail>
    HAL_ASSERT( line_config <= MAX_LINE_CONFIG )
20002f04:	797b      	ldrb	r3, [r7, #5]
20002f06:	2b07      	cmp	r3, #7
20002f08:	d923      	bls.n	20002f52 <UART_init+0xaa>
20002f0a:	f24a 0314 	movw	r3, #40980	; 0xa014
20002f0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002f12:	f107 0c14 	add.w	ip, r7, #20
20002f16:	469e      	mov	lr, r3
20002f18:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
20002f1c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
20002f20:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
20002f24:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
20002f28:	e89e 0003 	ldmia.w	lr, {r0, r1}
20002f2c:	f8cc 0000 	str.w	r0, [ip]
20002f30:	f10c 0c04 	add.w	ip, ip, #4
20002f34:	f8ac 1000 	strh.w	r1, [ip]
20002f38:	f10c 0c02 	add.w	ip, ip, #2
20002f3c:	ea4f 4311 	mov.w	r3, r1, lsr #16
20002f40:	f88c 3000 	strb.w	r3, [ip]
20002f44:	f107 0314 	add.w	r3, r7, #20
20002f48:	4618      	mov	r0, r3
20002f4a:	f04f 0131 	mov.w	r1, #49	; 0x31
20002f4e:	f000 fd8b 	bl	20003a68 <HAL_assert_fail>
    HAL_ASSERT( baud_value <= MAX_BAUD_VALUE )
20002f52:	88fa      	ldrh	r2, [r7, #6]
20002f54:	f641 73ff 	movw	r3, #8191	; 0x1fff
20002f58:	429a      	cmp	r2, r3
20002f5a:	d923      	bls.n	20002fa4 <UART_init+0xfc>
20002f5c:	f24a 0314 	movw	r3, #40980	; 0xa014
20002f60:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002f64:	f107 0c14 	add.w	ip, r7, #20
20002f68:	469e      	mov	lr, r3
20002f6a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
20002f6e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
20002f72:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
20002f76:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
20002f7a:	e89e 0003 	ldmia.w	lr, {r0, r1}
20002f7e:	f8cc 0000 	str.w	r0, [ip]
20002f82:	f10c 0c04 	add.w	ip, ip, #4
20002f86:	f8ac 1000 	strh.w	r1, [ip]
20002f8a:	f10c 0c02 	add.w	ip, ip, #2
20002f8e:	ea4f 4311 	mov.w	r3, r1, lsr #16
20002f92:	f88c 3000 	strb.w	r3, [ip]
20002f96:	f107 0314 	add.w	r3, r7, #20
20002f9a:	4618      	mov	r0, r3
20002f9c:	f04f 0132 	mov.w	r1, #50	; 0x32
20002fa0:	f000 fd62 	bl	20003a68 <HAL_assert_fail>

    if( ( this_uart != NULL_INSTANCE ) &&
20002fa4:	68fb      	ldr	r3, [r7, #12]
20002fa6:	2b00      	cmp	r3, #0
20002fa8:	f000 80c7 	beq.w	2000313a <UART_init+0x292>
20002fac:	797b      	ldrb	r3, [r7, #5]
20002fae:	2b07      	cmp	r3, #7
20002fb0:	f200 80c3 	bhi.w	2000313a <UART_init+0x292>
20002fb4:	88fa      	ldrh	r2, [r7, #6]
20002fb6:	f641 73ff 	movw	r3, #8191	; 0x1fff
20002fba:	429a      	cmp	r2, r3
20002fbc:	f200 80bd 	bhi.w	2000313a <UART_init+0x292>
        ( baud_value <= MAX_BAUD_VALUE ) )
    {
        /*
         * Store lower 8-bits of baud value in CTRL1.
         */
        HAL_set_8bit_reg( base_addr, CTRL1, (uint_fast8_t)(baud_value &
20002fc0:	68bb      	ldr	r3, [r7, #8]
20002fc2:	f103 0208 	add.w	r2, r3, #8
20002fc6:	88fb      	ldrh	r3, [r7, #6]
20002fc8:	f003 03ff 	and.w	r3, r3, #255	; 0xff
20002fcc:	4610      	mov	r0, r2
20002fce:	4619      	mov	r1, r3
20002fd0:	f000 fd8e 	bl	20003af0 <HW_set_8bit_reg>
    
        /*
         * Extract higher 5-bits of baud value and store in higher 5-bits 
         * of CTRL2, along with line configuration in lower 3 three bits.
         */
        HAL_set_8bit_reg( base_addr, CTRL2, (uint_fast8_t)line_config | 
20002fd4:	68bb      	ldr	r3, [r7, #8]
20002fd6:	f103 020c 	add.w	r2, r3, #12
20002fda:	7979      	ldrb	r1, [r7, #5]
                                           (uint_fast8_t)((baud_value &
                                   BAUDVALUE_MSB) >> BAUDVALUE_SHIFT ) );
20002fdc:	88fb      	ldrh	r3, [r7, #6]
20002fde:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
20002fe2:	ea4f 1363 	mov.w	r3, r3, asr #5
    
        /*
         * Extract higher 5-bits of baud value and store in higher 5-bits 
         * of CTRL2, along with line configuration in lower 3 three bits.
         */
        HAL_set_8bit_reg( base_addr, CTRL2, (uint_fast8_t)line_config | 
20002fe6:	ea41 0303 	orr.w	r3, r1, r3
20002fea:	4610      	mov	r0, r2
20002fec:	4619      	mov	r1, r3
20002fee:	f000 fd7f 	bl	20003af0 <HW_set_8bit_reg>
                                           (uint_fast8_t)((baud_value &
                                   BAUDVALUE_MSB) >> BAUDVALUE_SHIFT ) );
    
        this_uart->base_address = base_addr;
20002ff2:	68fb      	ldr	r3, [r7, #12]
20002ff4:	68ba      	ldr	r2, [r7, #8]
20002ff6:	601a      	str	r2, [r3, #0]
#ifndef NDEBUG
        {
            uint8_t  config;
            uint8_t  temp;
            uint16_t baud_val;
            baud_val = HAL_get_8bit_reg( this_uart->base_address, CTRL1 );
20002ff8:	68fb      	ldr	r3, [r7, #12]
20002ffa:	681b      	ldr	r3, [r3, #0]
20002ffc:	f103 0308 	add.w	r3, r3, #8
20003000:	4618      	mov	r0, r3
20003002:	f000 fd77 	bl	20003af4 <HW_get_8bit_reg>
20003006:	4603      	mov	r3, r0
20003008:	87fb      	strh	r3, [r7, #62]	; 0x3e
            config =  HAL_get_8bit_reg( this_uart->base_address, CTRL2 );
2000300a:	68fb      	ldr	r3, [r7, #12]
2000300c:	681b      	ldr	r3, [r3, #0]
2000300e:	f103 030c 	add.w	r3, r3, #12
20003012:	4618      	mov	r0, r3
20003014:	f000 fd6e 	bl	20003af4 <HW_get_8bit_reg>
20003018:	4603      	mov	r3, r0
2000301a:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
            /*
             * To resolve operator precedence between & and <<
             */
            temp =  ( config  &  (uint8_t)(CTRL2_BAUDVALUE_MASK ) );
2000301e:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
20003022:	f023 0307 	bic.w	r3, r3, #7
20003026:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
            baud_val |= (uint16_t)( (uint16_t)(temp) << BAUDVALUE_SHIFT );
2000302a:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
2000302e:	ea4f 1343 	mov.w	r3, r3, lsl #5
20003032:	b29a      	uxth	r2, r3
20003034:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
20003036:	ea42 0303 	orr.w	r3, r2, r3
2000303a:	87fb      	strh	r3, [r7, #62]	; 0x3e
            config &= (uint8_t)(~CTRL2_BAUDVALUE_MASK);
2000303c:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
20003040:	f003 0307 	and.w	r3, r3, #7
20003044:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
            HAL_ASSERT( baud_val == baud_value );
20003048:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
2000304a:	88fb      	ldrh	r3, [r7, #6]
2000304c:	429a      	cmp	r2, r3
2000304e:	d023      	beq.n	20003098 <UART_init+0x1f0>
20003050:	f24a 0314 	movw	r3, #40980	; 0xa014
20003054:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003058:	f107 0c14 	add.w	ip, r7, #20
2000305c:	469e      	mov	lr, r3
2000305e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
20003062:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
20003066:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
2000306a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
2000306e:	e89e 0003 	ldmia.w	lr, {r0, r1}
20003072:	f8cc 0000 	str.w	r0, [ip]
20003076:	f10c 0c04 	add.w	ip, ip, #4
2000307a:	f8ac 1000 	strh.w	r1, [ip]
2000307e:	f10c 0c02 	add.w	ip, ip, #2
20003082:	ea4f 4311 	mov.w	r3, r1, lsr #16
20003086:	f88c 3000 	strb.w	r3, [ip]
2000308a:	f107 0314 	add.w	r3, r7, #20
2000308e:	4618      	mov	r0, r3
20003090:	f04f 0154 	mov.w	r1, #84	; 0x54
20003094:	f000 fce8 	bl	20003a68 <HAL_assert_fail>
            HAL_ASSERT( config == line_config );
20003098:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
2000309c:	797b      	ldrb	r3, [r7, #5]
2000309e:	429a      	cmp	r2, r3
200030a0:	d023      	beq.n	200030ea <UART_init+0x242>
200030a2:	f24a 0314 	movw	r3, #40980	; 0xa014
200030a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200030aa:	f107 0c14 	add.w	ip, r7, #20
200030ae:	469e      	mov	lr, r3
200030b0:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
200030b4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
200030b8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
200030bc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
200030c0:	e89e 0003 	ldmia.w	lr, {r0, r1}
200030c4:	f8cc 0000 	str.w	r0, [ip]
200030c8:	f10c 0c04 	add.w	ip, ip, #4
200030cc:	f8ac 1000 	strh.w	r1, [ip]
200030d0:	f10c 0c02 	add.w	ip, ip, #2
200030d4:	ea4f 4311 	mov.w	r3, r1, lsr #16
200030d8:	f88c 3000 	strb.w	r3, [ip]
200030dc:	f107 0314 	add.w	r3, r7, #20
200030e0:	4618      	mov	r0, r3
200030e2:	f04f 0155 	mov.w	r1, #85	; 0x55
200030e6:	f000 fcbf 	bl	20003a68 <HAL_assert_fail>
        
        /*
         * Flush the receive FIFO of data that may have been received before the
         * driver was initialized.
         */
        rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
200030ea:	68fb      	ldr	r3, [r7, #12]
200030ec:	681b      	ldr	r3, [r3, #0]
200030ee:	f103 0310 	add.w	r3, r3, #16
200030f2:	4618      	mov	r0, r3
200030f4:	f000 fcfe 	bl	20003af4 <HW_get_8bit_reg>
200030f8:	4603      	mov	r3, r0
200030fa:	f003 0302 	and.w	r3, r3, #2
200030fe:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
                                                    STATUS_RXFULL_MASK;
        while ( rx_full )
20003102:	e012      	b.n	2000312a <UART_init+0x282>
        {
            HAL_get_8bit_reg( this_uart->base_address, RXDATA );
20003104:	68fb      	ldr	r3, [r7, #12]
20003106:	681b      	ldr	r3, [r3, #0]
20003108:	f103 0304 	add.w	r3, r3, #4
2000310c:	4618      	mov	r0, r3
2000310e:	f000 fcf1 	bl	20003af4 <HW_get_8bit_reg>
            rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
20003112:	68fb      	ldr	r3, [r7, #12]
20003114:	681b      	ldr	r3, [r3, #0]
20003116:	f103 0310 	add.w	r3, r3, #16
2000311a:	4618      	mov	r0, r3
2000311c:	f000 fcea 	bl	20003af4 <HW_get_8bit_reg>
20003120:	4603      	mov	r3, r0
20003122:	f003 0302 	and.w	r3, r3, #2
20003126:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
         * Flush the receive FIFO of data that may have been received before the
         * driver was initialized.
         */
        rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
                                                    STATUS_RXFULL_MASK;
        while ( rx_full )
2000312a:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
2000312e:	2b00      	cmp	r3, #0
20003130:	d1e8      	bne.n	20003104 <UART_init+0x25c>
        }

        /*
         * Clear status of the UART instance.
         */
        this_uart->status = (uint8_t)0;
20003132:	68fb      	ldr	r3, [r7, #12]
20003134:	f04f 0200 	mov.w	r2, #0
20003138:	711a      	strb	r2, [r3, #4]
    }
}
2000313a:	f107 0740 	add.w	r7, r7, #64	; 0x40
2000313e:	46bd      	mov	sp, r7
20003140:	bd80      	pop	{r7, pc}
20003142:	bf00      	nop

20003144 <UART_send>:
(
    UART_instance_t * this_uart,
    const uint8_t * tx_buffer,
    size_t tx_size
)
{
20003144:	b580      	push	{r7, lr}
20003146:	b090      	sub	sp, #64	; 0x40
20003148:	af00      	add	r7, sp, #0
2000314a:	60f8      	str	r0, [r7, #12]
2000314c:	60b9      	str	r1, [r7, #8]
2000314e:	607a      	str	r2, [r7, #4]
    size_t char_idx;
    uint8_t tx_ready;

    HAL_ASSERT( this_uart != NULL_INSTANCE )
20003150:	68fb      	ldr	r3, [r7, #12]
20003152:	2b00      	cmp	r3, #0
20003154:	d123      	bne.n	2000319e <UART_send+0x5a>
20003156:	f24a 0314 	movw	r3, #40980	; 0xa014
2000315a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000315e:	f107 0c10 	add.w	ip, r7, #16
20003162:	469e      	mov	lr, r3
20003164:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
20003168:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
2000316c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
20003170:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
20003174:	e89e 0003 	ldmia.w	lr, {r0, r1}
20003178:	f8cc 0000 	str.w	r0, [ip]
2000317c:	f10c 0c04 	add.w	ip, ip, #4
20003180:	f8ac 1000 	strh.w	r1, [ip]
20003184:	f10c 0c02 	add.w	ip, ip, #2
20003188:	ea4f 4311 	mov.w	r3, r1, lsr #16
2000318c:	f88c 3000 	strb.w	r3, [ip]
20003190:	f107 0310 	add.w	r3, r7, #16
20003194:	4618      	mov	r0, r3
20003196:	f04f 017c 	mov.w	r1, #124	; 0x7c
2000319a:	f000 fc65 	bl	20003a68 <HAL_assert_fail>
    HAL_ASSERT( tx_buffer != NULL_BUFFER )
2000319e:	68bb      	ldr	r3, [r7, #8]
200031a0:	2b00      	cmp	r3, #0
200031a2:	d123      	bne.n	200031ec <UART_send+0xa8>
200031a4:	f24a 0314 	movw	r3, #40980	; 0xa014
200031a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200031ac:	f107 0c10 	add.w	ip, r7, #16
200031b0:	469e      	mov	lr, r3
200031b2:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
200031b6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
200031ba:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
200031be:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
200031c2:	e89e 0003 	ldmia.w	lr, {r0, r1}
200031c6:	f8cc 0000 	str.w	r0, [ip]
200031ca:	f10c 0c04 	add.w	ip, ip, #4
200031ce:	f8ac 1000 	strh.w	r1, [ip]
200031d2:	f10c 0c02 	add.w	ip, ip, #2
200031d6:	ea4f 4311 	mov.w	r3, r1, lsr #16
200031da:	f88c 3000 	strb.w	r3, [ip]
200031de:	f107 0310 	add.w	r3, r7, #16
200031e2:	4618      	mov	r0, r3
200031e4:	f04f 017d 	mov.w	r1, #125	; 0x7d
200031e8:	f000 fc3e 	bl	20003a68 <HAL_assert_fail>
    HAL_ASSERT( tx_size > 0 )
200031ec:	687b      	ldr	r3, [r7, #4]
200031ee:	2b00      	cmp	r3, #0
200031f0:	d123      	bne.n	2000323a <UART_send+0xf6>
200031f2:	f24a 0314 	movw	r3, #40980	; 0xa014
200031f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200031fa:	f107 0c10 	add.w	ip, r7, #16
200031fe:	469e      	mov	lr, r3
20003200:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
20003204:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
20003208:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
2000320c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
20003210:	e89e 0003 	ldmia.w	lr, {r0, r1}
20003214:	f8cc 0000 	str.w	r0, [ip]
20003218:	f10c 0c04 	add.w	ip, ip, #4
2000321c:	f8ac 1000 	strh.w	r1, [ip]
20003220:	f10c 0c02 	add.w	ip, ip, #2
20003224:	ea4f 4311 	mov.w	r3, r1, lsr #16
20003228:	f88c 3000 	strb.w	r3, [ip]
2000322c:	f107 0310 	add.w	r3, r7, #16
20003230:	4618      	mov	r0, r3
20003232:	f04f 017e 	mov.w	r1, #126	; 0x7e
20003236:	f000 fc17 	bl	20003a68 <HAL_assert_fail>
      
    if( (this_uart != NULL_INSTANCE) &&
2000323a:	68fb      	ldr	r3, [r7, #12]
2000323c:	2b00      	cmp	r3, #0
2000323e:	d02b      	beq.n	20003298 <UART_send+0x154>
20003240:	68bb      	ldr	r3, [r7, #8]
20003242:	2b00      	cmp	r3, #0
20003244:	d028      	beq.n	20003298 <UART_send+0x154>
20003246:	687b      	ldr	r3, [r7, #4]
20003248:	2b00      	cmp	r3, #0
2000324a:	d025      	beq.n	20003298 <UART_send+0x154>
        (tx_buffer != NULL_BUFFER)   &&
        (tx_size > (size_t)0) )
    {
        for ( char_idx = (size_t)0; char_idx < tx_size; char_idx++ )
2000324c:	f04f 0300 	mov.w	r3, #0
20003250:	63bb      	str	r3, [r7, #56]	; 0x38
20003252:	e01d      	b.n	20003290 <UART_send+0x14c>
        {
            /* Wait for UART to become ready to transmit. */
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
20003254:	68fb      	ldr	r3, [r7, #12]
20003256:	681b      	ldr	r3, [r3, #0]
20003258:	f103 0310 	add.w	r3, r3, #16
2000325c:	4618      	mov	r0, r3
2000325e:	f000 fc49 	bl	20003af4 <HW_get_8bit_reg>
20003262:	4603      	mov	r3, r0
20003264:	f003 0301 	and.w	r3, r3, #1
20003268:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
                                                              STATUS_TXRDY_MASK;
            } while ( !tx_ready );
2000326c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
20003270:	2b00      	cmp	r3, #0
20003272:	d0ef      	beq.n	20003254 <UART_send+0x110>
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
20003274:	68fb      	ldr	r3, [r7, #12]
20003276:	681a      	ldr	r2, [r3, #0]
                              (uint_fast8_t)tx_buffer[char_idx] );
20003278:	68b9      	ldr	r1, [r7, #8]
2000327a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
2000327c:	440b      	add	r3, r1
2000327e:	781b      	ldrb	r3, [r3, #0]
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
                                                              STATUS_TXRDY_MASK;
            } while ( !tx_ready );
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
20003280:	4610      	mov	r0, r2
20003282:	4619      	mov	r1, r3
20003284:	f000 fc34 	bl	20003af0 <HW_set_8bit_reg>
      
    if( (this_uart != NULL_INSTANCE) &&
        (tx_buffer != NULL_BUFFER)   &&
        (tx_size > (size_t)0) )
    {
        for ( char_idx = (size_t)0; char_idx < tx_size; char_idx++ )
20003288:	6bbb      	ldr	r3, [r7, #56]	; 0x38
2000328a:	f103 0301 	add.w	r3, r3, #1
2000328e:	63bb      	str	r3, [r7, #56]	; 0x38
20003290:	6bba      	ldr	r2, [r7, #56]	; 0x38
20003292:	687b      	ldr	r3, [r7, #4]
20003294:	429a      	cmp	r2, r3
20003296:	d3dd      	bcc.n	20003254 <UART_send+0x110>
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
                              (uint_fast8_t)tx_buffer[char_idx] );
        }
    }
}
20003298:	f107 0740 	add.w	r7, r7, #64	; 0x40
2000329c:	46bd      	mov	sp, r7
2000329e:	bd80      	pop	{r7, pc}

200032a0 <SPI_init>:
(
    spi_instance_t * this_spi,
    addr_t base_addr,
    uint16_t fifo_depth
)
{
200032a0:	b580      	push	{r7, lr}
200032a2:	b0a4      	sub	sp, #144	; 0x90
200032a4:	af00      	add	r7, sp, #0
200032a6:	60f8      	str	r0, [r7, #12]
200032a8:	60b9      	str	r1, [r7, #8]
200032aa:	4613      	mov	r3, r2
200032ac:	80fb      	strh	r3, [r7, #6]
    HAL_ASSERT( NULL_INSTANCE != this_spi );
200032ae:	68fb      	ldr	r3, [r7, #12]
200032b0:	2b00      	cmp	r3, #0
200032b2:	d117      	bne.n	200032e4 <SPI_init+0x44>
200032b4:	f24a 033c 	movw	r3, #41020	; 0xa03c
200032b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200032bc:	f107 0c70 	add.w	ip, r7, #112	; 0x70
200032c0:	469e      	mov	lr, r3
200032c2:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
200032c6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
200032ca:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
200032ce:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
200032d2:	f8ac 3000 	strh.w	r3, [ip]
200032d6:	f107 0370 	add.w	r3, r7, #112	; 0x70
200032da:	4618      	mov	r0, r3
200032dc:	f04f 0143 	mov.w	r1, #67	; 0x43
200032e0:	f000 fbc2 	bl	20003a68 <HAL_assert_fail>
    HAL_ASSERT( NULL_ADDR != base_addr );
200032e4:	68bb      	ldr	r3, [r7, #8]
200032e6:	2b00      	cmp	r3, #0
200032e8:	d117      	bne.n	2000331a <SPI_init+0x7a>
200032ea:	f24a 033c 	movw	r3, #41020	; 0xa03c
200032ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
200032f2:	f107 0c50 	add.w	ip, r7, #80	; 0x50
200032f6:	469e      	mov	lr, r3
200032f8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
200032fc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
20003300:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
20003304:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
20003308:	f8ac 3000 	strh.w	r3, [ip]
2000330c:	f107 0350 	add.w	r3, r7, #80	; 0x50
20003310:	4618      	mov	r0, r3
20003312:	f04f 0144 	mov.w	r1, #68	; 0x44
20003316:	f000 fba7 	bl	20003a68 <HAL_assert_fail>
    HAL_ASSERT( SPI_MAX_FIFO_DEPTH  >= fifo_depth );
2000331a:	88fb      	ldrh	r3, [r7, #6]
2000331c:	2b20      	cmp	r3, #32
2000331e:	d917      	bls.n	20003350 <SPI_init+0xb0>
20003320:	f24a 033c 	movw	r3, #41020	; 0xa03c
20003324:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003328:	f107 0c30 	add.w	ip, r7, #48	; 0x30
2000332c:	469e      	mov	lr, r3
2000332e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
20003332:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
20003336:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
2000333a:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
2000333e:	f8ac 3000 	strh.w	r3, [ip]
20003342:	f107 0330 	add.w	r3, r7, #48	; 0x30
20003346:	4618      	mov	r0, r3
20003348:	f04f 0145 	mov.w	r1, #69	; 0x45
2000334c:	f000 fb8c 	bl	20003a68 <HAL_assert_fail>
    HAL_ASSERT( SPI_MIN_FIFO_DEPTH  <= fifo_depth );
20003350:	88fb      	ldrh	r3, [r7, #6]
20003352:	2b00      	cmp	r3, #0
20003354:	d117      	bne.n	20003386 <SPI_init+0xe6>
20003356:	f24a 033c 	movw	r3, #41020	; 0xa03c
2000335a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000335e:	f107 0c10 	add.w	ip, r7, #16
20003362:	469e      	mov	lr, r3
20003364:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
20003368:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
2000336c:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
20003370:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
20003374:	f8ac 3000 	strh.w	r3, [ip]
20003378:	f107 0310 	add.w	r3, r7, #16
2000337c:	4618      	mov	r0, r3
2000337e:	f04f 0146 	mov.w	r1, #70	; 0x46
20003382:	f000 fb71 	bl	20003a68 <HAL_assert_fail>

    if( ( NULL_INSTANCE != this_spi ) && ( base_addr != NULL_ADDR ) )
20003386:	68fb      	ldr	r3, [r7, #12]
20003388:	2b00      	cmp	r3, #0
2000338a:	d052      	beq.n	20003432 <SPI_init+0x192>
2000338c:	68bb      	ldr	r3, [r7, #8]
2000338e:	2b00      	cmp	r3, #0
20003390:	d04f      	beq.n	20003432 <SPI_init+0x192>
         * Relies on the fact that byte filling with 0x00 will equate
         * to 0 for any non byte sized items too.
         */

        /* First fill struct with 0s */
        memset( this_spi, 0, sizeof(spi_instance_t) );
20003392:	68f8      	ldr	r0, [r7, #12]
20003394:	f04f 0100 	mov.w	r1, #0
20003398:	f04f 0248 	mov.w	r2, #72	; 0x48
2000339c:	f000 fbe8 	bl	20003b70 <memset>

        /* Configure CoreSPI instance attributes */
        this_spi->base_addr = (addr_t)base_addr;
200033a0:	68fb      	ldr	r3, [r7, #12]
200033a2:	68ba      	ldr	r2, [r7, #8]
200033a4:	601a      	str	r2, [r3, #0]

        /* Store FIFO depth or fall back to minimum if out of range */
        if( ( SPI_MAX_FIFO_DEPTH  >= fifo_depth ) && ( SPI_MIN_FIFO_DEPTH  <= fifo_depth ) )
200033a6:	88fb      	ldrh	r3, [r7, #6]
200033a8:	2b20      	cmp	r3, #32
200033aa:	d807      	bhi.n	200033bc <SPI_init+0x11c>
200033ac:	88fb      	ldrh	r3, [r7, #6]
200033ae:	2b00      	cmp	r3, #0
200033b0:	d004      	beq.n	200033bc <SPI_init+0x11c>
        {
            this_spi->fifo_depth = fifo_depth;
200033b2:	68fb      	ldr	r3, [r7, #12]
200033b4:	88fa      	ldrh	r2, [r7, #6]
200033b6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

        /* Configure CoreSPI instance attributes */
        this_spi->base_addr = (addr_t)base_addr;

        /* Store FIFO depth or fall back to minimum if out of range */
        if( ( SPI_MAX_FIFO_DEPTH  >= fifo_depth ) && ( SPI_MIN_FIFO_DEPTH  <= fifo_depth ) )
200033ba:	e004      	b.n	200033c6 <SPI_init+0x126>
        {
            this_spi->fifo_depth = fifo_depth;
        }
        else
        {
            this_spi->fifo_depth = SPI_MIN_FIFO_DEPTH;
200033bc:	68fb      	ldr	r3, [r7, #12]
200033be:	f04f 0201 	mov.w	r2, #1
200033c2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
        }
        /* Make sure the CoreSPI is disabled while we configure it */
        HAL_set_8bit_reg_field( this_spi->base_addr, CTRL1_ENABLE, DISABLE );
200033c6:	68fb      	ldr	r3, [r7, #12]
200033c8:	681b      	ldr	r3, [r3, #0]
200033ca:	4618      	mov	r0, r3
200033cc:	f04f 0100 	mov.w	r1, #0
200033d0:	f04f 0201 	mov.w	r2, #1
200033d4:	f04f 0300 	mov.w	r3, #0
200033d8:	f000 fb8e 	bl	20003af8 <HW_set_8bit_reg_field>

        /* Ensure all slaves are deselected */
        HAL_set_8bit_reg( this_spi->base_addr, SSEL, 0u );
200033dc:	68fb      	ldr	r3, [r7, #12]
200033de:	681b      	ldr	r3, [r3, #0]
200033e0:	f103 0324 	add.w	r3, r3, #36	; 0x24
200033e4:	4618      	mov	r0, r3
200033e6:	f04f 0100 	mov.w	r1, #0
200033ea:	f000 fb81 	bl	20003af0 <HW_set_8bit_reg>

        /* Flush the receive and transmit FIFOs*/
        HAL_set_8bit_reg( this_spi->base_addr, CMD, CMD_TXFIFORST_MASK | CMD_RXFIFORST_MASK );
200033ee:	68fb      	ldr	r3, [r7, #12]
200033f0:	681b      	ldr	r3, [r3, #0]
200033f2:	f103 031c 	add.w	r3, r3, #28
200033f6:	4618      	mov	r0, r3
200033f8:	f04f 0103 	mov.w	r1, #3
200033fc:	f000 fb78 	bl	20003af0 <HW_set_8bit_reg>

        /* Clear all interrupts */
        HAL_set_8bit_reg( this_spi->base_addr, INTCLR, SPI_ALL_INTS );
20003400:	68fb      	ldr	r3, [r7, #12]
20003402:	681b      	ldr	r3, [r3, #0]
20003404:	f103 0304 	add.w	r3, r3, #4
20003408:	4618      	mov	r0, r3
2000340a:	f04f 01ff 	mov.w	r1, #255	; 0xff
2000340e:	f000 fb6f 	bl	20003af0 <HW_set_8bit_reg>

        /* Ensure RXAVAIL, TXRFM, SSEND and CMDINT are disabled */
        HAL_set_8bit_reg( this_spi->base_addr, CTRL2, 0u );
20003412:	68fb      	ldr	r3, [r7, #12]
20003414:	681b      	ldr	r3, [r3, #0]
20003416:	f103 0318 	add.w	r3, r3, #24
2000341a:	4618      	mov	r0, r3
2000341c:	f04f 0100 	mov.w	r1, #0
20003420:	f000 fb66 	bl	20003af0 <HW_set_8bit_reg>
        /*
         * Enable the CoreSPI in the reset default of master mode
         * with TXUNDERRUN, RXOVFLOW and TXDONE interrupts disabled.
         * The driver does not currently use interrupts in master mode.
         */
        HAL_set_8bit_reg( this_spi->base_addr, CTRL1,  ENABLE | CTRL1_MASTER_MASK );
20003424:	68fb      	ldr	r3, [r7, #12]
20003426:	681b      	ldr	r3, [r3, #0]
20003428:	4618      	mov	r0, r3
2000342a:	f04f 0103 	mov.w	r1, #3
2000342e:	f000 fb5f 	bl	20003af0 <HW_set_8bit_reg>
    }
}
20003432:	f107 0790 	add.w	r7, r7, #144	; 0x90
20003436:	46bd      	mov	sp, r7
20003438:	bd80      	pop	{r7, pc}
2000343a:	bf00      	nop

2000343c <SPI_configure_master_mode>:
 */
void SPI_configure_master_mode
(
    spi_instance_t * this_spi
)
{
2000343c:	b580      	push	{r7, lr}
2000343e:	b08a      	sub	sp, #40	; 0x28
20003440:	af00      	add	r7, sp, #0
20003442:	6078      	str	r0, [r7, #4]
    HAL_ASSERT( NULL_INSTANCE != this_spi );
20003444:	687b      	ldr	r3, [r7, #4]
20003446:	2b00      	cmp	r3, #0
20003448:	d117      	bne.n	2000347a <SPI_configure_master_mode+0x3e>
2000344a:	f24a 033c 	movw	r3, #41020	; 0xa03c
2000344e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003452:	f107 0c08 	add.w	ip, r7, #8
20003456:	469e      	mov	lr, r3
20003458:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
2000345c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
20003460:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
20003464:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
20003468:	f8ac 3000 	strh.w	r3, [ip]
2000346c:	f107 0308 	add.w	r3, r7, #8
20003470:	4618      	mov	r0, r3
20003472:	f04f 01a4 	mov.w	r1, #164	; 0xa4
20003476:	f000 faf7 	bl	20003a68 <HAL_assert_fail>
    
    if( NULL_INSTANCE != this_spi )
2000347a:	687b      	ldr	r3, [r7, #4]
2000347c:	2b00      	cmp	r3, #0
2000347e:	d031      	beq.n	200034e4 <SPI_configure_master_mode+0xa8>
    {
        /* Disable the CoreSPI for a little while, while we configure the CoreSPI */
        HAL_set_8bit_reg_field(this_spi->base_addr, CTRL1_ENABLE, DISABLE);
20003480:	687b      	ldr	r3, [r7, #4]
20003482:	681b      	ldr	r3, [r3, #0]
20003484:	4618      	mov	r0, r3
20003486:	f04f 0100 	mov.w	r1, #0
2000348a:	f04f 0201 	mov.w	r2, #1
2000348e:	f04f 0300 	mov.w	r3, #0
20003492:	f000 fb31 	bl	20003af8 <HW_set_8bit_reg_field>

        /* Reset slave transfer mode to unknown in case it has been set previously */
        this_spi->slave_xfer_mode = SPI_SLAVE_XFER_NONE;
20003496:	687b      	ldr	r3, [r7, #4]
20003498:	f04f 0200 	mov.w	r2, #0
2000349c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

        /* Flush the receive and transmit FIFOs*/
        HAL_set_8bit_reg( this_spi->base_addr, CMD, CMD_TXFIFORST_MASK | CMD_RXFIFORST_MASK );
200034a0:	687b      	ldr	r3, [r7, #4]
200034a2:	681b      	ldr	r3, [r3, #0]
200034a4:	f103 031c 	add.w	r3, r3, #28
200034a8:	4618      	mov	r0, r3
200034aa:	f04f 0103 	mov.w	r1, #3
200034ae:	f000 fb1f 	bl	20003af0 <HW_set_8bit_reg>

        /* Clear all interrupts */
        HAL_set_8bit_reg( this_spi->base_addr, INTCLR, SPI_ALL_INTS );
200034b2:	687b      	ldr	r3, [r7, #4]
200034b4:	681b      	ldr	r3, [r3, #0]
200034b6:	f103 0304 	add.w	r3, r3, #4
200034ba:	4618      	mov	r0, r3
200034bc:	f04f 01ff 	mov.w	r1, #255	; 0xff
200034c0:	f000 fb16 	bl	20003af0 <HW_set_8bit_reg>

        /* Ensure RXAVAIL, TXRFM, SSEND and CMDINT are disabled */
        HAL_set_8bit_reg( this_spi->base_addr, CTRL2, 0u );
200034c4:	687b      	ldr	r3, [r7, #4]
200034c6:	681b      	ldr	r3, [r3, #0]
200034c8:	f103 0318 	add.w	r3, r3, #24
200034cc:	4618      	mov	r0, r3
200034ce:	f04f 0100 	mov.w	r1, #0
200034d2:	f000 fb0d 	bl	20003af0 <HW_set_8bit_reg>

        /* Enable the CoreSPI in master mode with TXUNDERRUN, RXOVFLOW and TXDONE interrupts disabled */
        HAL_set_8bit_reg( this_spi->base_addr, CTRL1, ENABLE | CTRL1_MASTER_MASK );
200034d6:	687b      	ldr	r3, [r7, #4]
200034d8:	681b      	ldr	r3, [r3, #0]
200034da:	4618      	mov	r0, r3
200034dc:	f04f 0103 	mov.w	r1, #3
200034e0:	f000 fb06 	bl	20003af0 <HW_set_8bit_reg>
    }
}
200034e4:	f107 0728 	add.w	r7, r7, #40	; 0x28
200034e8:	46bd      	mov	sp, r7
200034ea:	bd80      	pop	{r7, pc}

200034ec <SPI_set_slave_select>:
void SPI_set_slave_select
(
    spi_instance_t * this_spi,
    spi_slave_t slave
)
{
200034ec:	b580      	push	{r7, lr}
200034ee:	b092      	sub	sp, #72	; 0x48
200034f0:	af00      	add	r7, sp, #0
200034f2:	6078      	str	r0, [r7, #4]
200034f4:	460b      	mov	r3, r1
200034f6:	70fb      	strb	r3, [r7, #3]
    spi_slave_t temp = (spi_slave_t)(0x00u) ;
200034f8:	f04f 0300 	mov.w	r3, #0
200034fc:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    HAL_ASSERT( NULL_INSTANCE != this_spi );
20003500:	687b      	ldr	r3, [r7, #4]
20003502:	2b00      	cmp	r3, #0
20003504:	d117      	bne.n	20003536 <SPI_set_slave_select+0x4a>
20003506:	f24a 033c 	movw	r3, #41020	; 0xa03c
2000350a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000350e:	f107 0c28 	add.w	ip, r7, #40	; 0x28
20003512:	469e      	mov	lr, r3
20003514:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
20003518:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
2000351c:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
20003520:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
20003524:	f8ac 3000 	strh.w	r3, [ip]
20003528:	f107 0328 	add.w	r3, r7, #40	; 0x28
2000352c:	4618      	mov	r0, r3
2000352e:	f04f 01c8 	mov.w	r1, #200	; 0xc8
20003532:	f000 fa99 	bl	20003a68 <HAL_assert_fail>
    HAL_ASSERT( SPI_MAX_NB_OF_SLAVES > slave );
20003536:	78fb      	ldrb	r3, [r7, #3]
20003538:	2b07      	cmp	r3, #7
2000353a:	d917      	bls.n	2000356c <SPI_set_slave_select+0x80>
2000353c:	f24a 033c 	movw	r3, #41020	; 0xa03c
20003540:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003544:	f107 0c08 	add.w	ip, r7, #8
20003548:	469e      	mov	lr, r3
2000354a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
2000354e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
20003552:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
20003556:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
2000355a:	f8ac 3000 	strh.w	r3, [ip]
2000355e:	f107 0308 	add.w	r3, r7, #8
20003562:	4618      	mov	r0, r3
20003564:	f04f 01c9 	mov.w	r1, #201	; 0xc9
20003568:	f000 fa7e 	bl	20003a68 <HAL_assert_fail>
    
    if( ( NULL_INSTANCE != this_spi ) && ( SPI_MAX_NB_OF_SLAVES > slave ) )
2000356c:	687b      	ldr	r3, [r7, #4]
2000356e:	2b00      	cmp	r3, #0
20003570:	d03c      	beq.n	200035ec <SPI_set_slave_select+0x100>
20003572:	78fb      	ldrb	r3, [r7, #3]
20003574:	2b07      	cmp	r3, #7
20003576:	d839      	bhi.n	200035ec <SPI_set_slave_select+0x100>
    {
        /* This function is only intended to be used with an SPI master */
        if( DISABLE != HAL_get_8bit_reg_field(this_spi->base_addr, CTRL1_MASTER ) )
20003578:	687b      	ldr	r3, [r7, #4]
2000357a:	681b      	ldr	r3, [r3, #0]
2000357c:	4618      	mov	r0, r3
2000357e:	f04f 0101 	mov.w	r1, #1
20003582:	f04f 0202 	mov.w	r2, #2
20003586:	f000 fac5 	bl	20003b14 <HW_get_8bit_reg_field>
2000358a:	4603      	mov	r3, r0
2000358c:	2b00      	cmp	r3, #0
2000358e:	d02d      	beq.n	200035ec <SPI_set_slave_select+0x100>
        {
            /* Recover from receiver overflow because of previous slave */
            if( ENABLE == HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXOVFLOW ) )
20003590:	687b      	ldr	r3, [r7, #4]
20003592:	681b      	ldr	r3, [r3, #0]
20003594:	f103 0320 	add.w	r3, r3, #32
20003598:	4618      	mov	r0, r3
2000359a:	f04f 0104 	mov.w	r1, #4
2000359e:	f04f 0210 	mov.w	r2, #16
200035a2:	f000 fab7 	bl	20003b14 <HW_get_8bit_reg_field>
200035a6:	4603      	mov	r3, r0
200035a8:	2b01      	cmp	r3, #1
200035aa:	d102      	bne.n	200035b2 <SPI_set_slave_select+0xc6>
            {
                 recover_from_rx_overflow( this_spi );
200035ac:	6878      	ldr	r0, [r7, #4]
200035ae:	f000 f909 	bl	200037c4 <recover_from_rx_overflow>
            }
            /* Set the correct slave select bit */
            temp = (spi_slave_t)( HAL_get_8bit_reg( this_spi->base_addr, SSEL ) | ((uint32_t)1u << (uint32_t)slave) );
200035b2:	687b      	ldr	r3, [r7, #4]
200035b4:	681b      	ldr	r3, [r3, #0]
200035b6:	f103 0324 	add.w	r3, r3, #36	; 0x24
200035ba:	4618      	mov	r0, r3
200035bc:	f000 fa9a 	bl	20003af4 <HW_get_8bit_reg>
200035c0:	4603      	mov	r3, r0
200035c2:	461a      	mov	r2, r3
200035c4:	78fb      	ldrb	r3, [r7, #3]
200035c6:	f04f 0101 	mov.w	r1, #1
200035ca:	fa01 f303 	lsl.w	r3, r1, r3
200035ce:	b2db      	uxtb	r3, r3
200035d0:	ea42 0303 	orr.w	r3, r2, r3
200035d4:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            HAL_set_8bit_reg( this_spi->base_addr, SSEL, (uint_fast8_t)temp );
200035d8:	687b      	ldr	r3, [r7, #4]
200035da:	681b      	ldr	r3, [r3, #0]
200035dc:	f103 0224 	add.w	r2, r3, #36	; 0x24
200035e0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
200035e4:	4610      	mov	r0, r2
200035e6:	4619      	mov	r1, r3
200035e8:	f000 fa82 	bl	20003af0 <HW_set_8bit_reg>
        }
    }
}
200035ec:	f107 0748 	add.w	r7, r7, #72	; 0x48
200035f0:	46bd      	mov	sp, r7
200035f2:	bd80      	pop	{r7, pc}

200035f4 <SPI_clear_slave_select>:
void SPI_clear_slave_select
(
    spi_instance_t * this_spi,
    spi_slave_t slave
)
{
200035f4:	b580      	push	{r7, lr}
200035f6:	b092      	sub	sp, #72	; 0x48
200035f8:	af00      	add	r7, sp, #0
200035fa:	6078      	str	r0, [r7, #4]
200035fc:	460b      	mov	r3, r1
200035fe:	70fb      	strb	r3, [r7, #3]
    spi_slave_t temp = (spi_slave_t) (0x00u) ;
20003600:	f04f 0300 	mov.w	r3, #0
20003604:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    HAL_ASSERT( NULL_INSTANCE != this_spi );
20003608:	687b      	ldr	r3, [r7, #4]
2000360a:	2b00      	cmp	r3, #0
2000360c:	d117      	bne.n	2000363e <SPI_clear_slave_select+0x4a>
2000360e:	f24a 033c 	movw	r3, #41020	; 0xa03c
20003612:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003616:	f107 0c28 	add.w	ip, r7, #40	; 0x28
2000361a:	469e      	mov	lr, r3
2000361c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
20003620:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
20003624:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
20003628:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
2000362c:	f8ac 3000 	strh.w	r3, [ip]
20003630:	f107 0328 	add.w	r3, r7, #40	; 0x28
20003634:	4618      	mov	r0, r3
20003636:	f04f 01e8 	mov.w	r1, #232	; 0xe8
2000363a:	f000 fa15 	bl	20003a68 <HAL_assert_fail>
    HAL_ASSERT( SPI_MAX_NB_OF_SLAVES > slave );
2000363e:	78fb      	ldrb	r3, [r7, #3]
20003640:	2b07      	cmp	r3, #7
20003642:	d917      	bls.n	20003674 <SPI_clear_slave_select+0x80>
20003644:	f24a 033c 	movw	r3, #41020	; 0xa03c
20003648:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000364c:	f107 0c08 	add.w	ip, r7, #8
20003650:	469e      	mov	lr, r3
20003652:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
20003656:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
2000365a:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
2000365e:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
20003662:	f8ac 3000 	strh.w	r3, [ip]
20003666:	f107 0308 	add.w	r3, r7, #8
2000366a:	4618      	mov	r0, r3
2000366c:	f04f 01e9 	mov.w	r1, #233	; 0xe9
20003670:	f000 f9fa 	bl	20003a68 <HAL_assert_fail>
    
    if( ( NULL_INSTANCE != this_spi ) && ( SPI_MAX_NB_OF_SLAVES > slave ) )
20003674:	687b      	ldr	r3, [r7, #4]
20003676:	2b00      	cmp	r3, #0
20003678:	d03f      	beq.n	200036fa <SPI_clear_slave_select+0x106>
2000367a:	78fb      	ldrb	r3, [r7, #3]
2000367c:	2b07      	cmp	r3, #7
2000367e:	d83c      	bhi.n	200036fa <SPI_clear_slave_select+0x106>
    {
        /* This function is only intended to be used with an SPI master. */
        if( DISABLE != HAL_get_8bit_reg_field(this_spi->base_addr, CTRL1_MASTER ) )
20003680:	687b      	ldr	r3, [r7, #4]
20003682:	681b      	ldr	r3, [r3, #0]
20003684:	4618      	mov	r0, r3
20003686:	f04f 0101 	mov.w	r1, #1
2000368a:	f04f 0202 	mov.w	r2, #2
2000368e:	f000 fa41 	bl	20003b14 <HW_get_8bit_reg_field>
20003692:	4603      	mov	r3, r0
20003694:	2b00      	cmp	r3, #0
20003696:	d030      	beq.n	200036fa <SPI_clear_slave_select+0x106>
        {
            /* Recover from receiver overflow because of previous slave */
            if( ENABLE == HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXOVFLOW) )
20003698:	687b      	ldr	r3, [r7, #4]
2000369a:	681b      	ldr	r3, [r3, #0]
2000369c:	f103 0320 	add.w	r3, r3, #32
200036a0:	4618      	mov	r0, r3
200036a2:	f04f 0104 	mov.w	r1, #4
200036a6:	f04f 0210 	mov.w	r2, #16
200036aa:	f000 fa33 	bl	20003b14 <HW_get_8bit_reg_field>
200036ae:	4603      	mov	r3, r0
200036b0:	2b01      	cmp	r3, #1
200036b2:	d102      	bne.n	200036ba <SPI_clear_slave_select+0xc6>
            {
                 recover_from_rx_overflow( this_spi );
200036b4:	6878      	ldr	r0, [r7, #4]
200036b6:	f000 f885 	bl	200037c4 <recover_from_rx_overflow>
            }
            /* Clear the correct slave select bit */
            temp = (spi_slave_t)( HAL_get_8bit_reg( this_spi->base_addr, SSEL ) & ~((uint32_t)1u << (uint32_t)slave) );
200036ba:	687b      	ldr	r3, [r7, #4]
200036bc:	681b      	ldr	r3, [r3, #0]
200036be:	f103 0324 	add.w	r3, r3, #36	; 0x24
200036c2:	4618      	mov	r0, r3
200036c4:	f000 fa16 	bl	20003af4 <HW_get_8bit_reg>
200036c8:	4603      	mov	r3, r0
200036ca:	461a      	mov	r2, r3
200036cc:	78fb      	ldrb	r3, [r7, #3]
200036ce:	f04f 0101 	mov.w	r1, #1
200036d2:	fa01 f303 	lsl.w	r3, r1, r3
200036d6:	b2db      	uxtb	r3, r3
200036d8:	ea6f 0303 	mvn.w	r3, r3
200036dc:	b2db      	uxtb	r3, r3
200036de:	ea02 0303 	and.w	r3, r2, r3
200036e2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            HAL_set_8bit_reg( this_spi->base_addr, SSEL, (uint_fast8_t)temp ) ;
200036e6:	687b      	ldr	r3, [r7, #4]
200036e8:	681b      	ldr	r3, [r3, #0]
200036ea:	f103 0224 	add.w	r2, r3, #36	; 0x24
200036ee:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
200036f2:	4610      	mov	r0, r2
200036f4:	4619      	mov	r1, r3
200036f6:	f000 f9fb 	bl	20003af0 <HW_set_8bit_reg>
        }
    }
}
200036fa:	f107 0748 	add.w	r7, r7, #72	; 0x48
200036fe:	46bd      	mov	sp, r7
20003700:	bd80      	pop	{r7, pc}
20003702:	bf00      	nop

20003704 <SPI_transfer_frame>:
uint32_t SPI_transfer_frame
(
    spi_instance_t * this_spi,
    uint32_t tx_bits
)
{
20003704:	b580      	push	{r7, lr}
20003706:	b08c      	sub	sp, #48	; 0x30
20003708:	af00      	add	r7, sp, #0
2000370a:	6078      	str	r0, [r7, #4]
2000370c:	6039      	str	r1, [r7, #0]
    volatile uint32_t rx_data = 0u; /* Ensure consistent return value if in slave mode */
2000370e:	f04f 0300 	mov.w	r3, #0
20003712:	62fb      	str	r3, [r7, #44]	; 0x2c

    HAL_ASSERT( NULL_INSTANCE != this_spi );
20003714:	687b      	ldr	r3, [r7, #4]
20003716:	2b00      	cmp	r3, #0
20003718:	d117      	bne.n	2000374a <SPI_transfer_frame+0x46>
2000371a:	f24a 033c 	movw	r3, #41020	; 0xa03c
2000371e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003722:	f107 0c0c 	add.w	ip, r7, #12
20003726:	469e      	mov	lr, r3
20003728:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
2000372c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
20003730:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
20003734:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
20003738:	f8ac 3000 	strh.w	r3, [ip]
2000373c:	f107 030c 	add.w	r3, r7, #12
20003740:	4618      	mov	r0, r3
20003742:	f44f 7184 	mov.w	r1, #264	; 0x108
20003746:	f000 f98f 	bl	20003a68 <HAL_assert_fail>

    if( NULL_INSTANCE != this_spi )
2000374a:	687b      	ldr	r3, [r7, #4]
2000374c:	2b00      	cmp	r3, #0
2000374e:	d033      	beq.n	200037b8 <SPI_transfer_frame+0xb4>
    {
        /* This function is only intended to be used with an SPI master. */
        if( DISABLE != HAL_get_8bit_reg_field(this_spi->base_addr, CTRL1_MASTER ) )
20003750:	687b      	ldr	r3, [r7, #4]
20003752:	681b      	ldr	r3, [r3, #0]
20003754:	4618      	mov	r0, r3
20003756:	f04f 0101 	mov.w	r1, #1
2000375a:	f04f 0202 	mov.w	r2, #2
2000375e:	f000 f9d9 	bl	20003b14 <HW_get_8bit_reg_field>
20003762:	4603      	mov	r3, r0
20003764:	2b00      	cmp	r3, #0
20003766:	d027      	beq.n	200037b8 <SPI_transfer_frame+0xb4>
        {
            /* Flush the receive and transmit FIFOs by resetting both */
            HAL_set_8bit_reg(this_spi->base_addr, CMD, CMD_TXFIFORST_MASK | CMD_RXFIFORST_MASK);
20003768:	687b      	ldr	r3, [r7, #4]
2000376a:	681b      	ldr	r3, [r3, #0]
2000376c:	f103 031c 	add.w	r3, r3, #28
20003770:	4618      	mov	r0, r3
20003772:	f04f 0103 	mov.w	r1, #3
20003776:	f000 f9bb 	bl	20003af0 <HW_set_8bit_reg>

            /* Send frame. */
            HAL_set_32bit_reg( this_spi->base_addr, TXLAST, tx_bits );
2000377a:	687b      	ldr	r3, [r7, #4]
2000377c:	681b      	ldr	r3, [r3, #0]
2000377e:	f103 0328 	add.w	r3, r3, #40	; 0x28
20003782:	4618      	mov	r0, r3
20003784:	6839      	ldr	r1, [r7, #0]
20003786:	f000 f983 	bl	20003a90 <HW_set_32bit_reg>

            /* Wait for frame Tx to complete. */
            while ( ENABLE != HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_DONE ) )
2000378a:	687b      	ldr	r3, [r7, #4]
2000378c:	681b      	ldr	r3, [r3, #0]
2000378e:	f103 0320 	add.w	r3, r3, #32
20003792:	4618      	mov	r0, r3
20003794:	f04f 0101 	mov.w	r1, #1
20003798:	f04f 0202 	mov.w	r2, #2
2000379c:	f000 f9ba 	bl	20003b14 <HW_get_8bit_reg_field>
200037a0:	4603      	mov	r3, r0
200037a2:	2b01      	cmp	r3, #1
200037a4:	d1f1      	bne.n	2000378a <SPI_transfer_frame+0x86>
            {
                ;
            }

            /* Read received frame. */
            rx_data = HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
200037a6:	687b      	ldr	r3, [r7, #4]
200037a8:	681b      	ldr	r3, [r3, #0]
200037aa:	f103 0308 	add.w	r3, r3, #8
200037ae:	4618      	mov	r0, r3
200037b0:	f000 f970 	bl	20003a94 <HW_get_32bit_reg>
200037b4:	4603      	mov	r3, r0
200037b6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
    }

    /* Finally, return the frame we received from the slave or 0 */
    return( rx_data );
200037b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
200037ba:	4618      	mov	r0, r3
200037bc:	f107 0730 	add.w	r7, r7, #48	; 0x30
200037c0:	46bd      	mov	sp, r7
200037c2:	bd80      	pop	{r7, pc}

200037c4 <recover_from_rx_overflow>:
 */
static void recover_from_rx_overflow
(
    const spi_instance_t * this_spi
)
{
200037c4:	b580      	push	{r7, lr}
200037c6:	b082      	sub	sp, #8
200037c8:	af00      	add	r7, sp, #0
200037ca:	6078      	str	r0, [r7, #4]
    /* Disable CoreSPI */
    HAL_set_8bit_reg_field( this_spi->base_addr, CTRL1_ENABLE, DISABLE );
200037cc:	687b      	ldr	r3, [r7, #4]
200037ce:	681b      	ldr	r3, [r3, #0]
200037d0:	4618      	mov	r0, r3
200037d2:	f04f 0100 	mov.w	r1, #0
200037d6:	f04f 0201 	mov.w	r2, #1
200037da:	f04f 0300 	mov.w	r3, #0
200037de:	f000 f98b 	bl	20003af8 <HW_set_8bit_reg_field>

    /* Reset TX and RX FIFOs */
    HAL_set_8bit_reg( this_spi->base_addr, CMD, CMD_TXFIFORST_MASK | CMD_RXFIFORST_MASK );
200037e2:	687b      	ldr	r3, [r7, #4]
200037e4:	681b      	ldr	r3, [r3, #0]
200037e6:	f103 031c 	add.w	r3, r3, #28
200037ea:	4618      	mov	r0, r3
200037ec:	f04f 0103 	mov.w	r1, #3
200037f0:	f000 f97e 	bl	20003af0 <HW_set_8bit_reg>

    /* Clear all interrupts */
    HAL_set_8bit_reg( this_spi->base_addr, INTCLR, SPI_ALL_INTS );
200037f4:	687b      	ldr	r3, [r7, #4]
200037f6:	681b      	ldr	r3, [r3, #0]
200037f8:	f103 0304 	add.w	r3, r3, #4
200037fc:	4618      	mov	r0, r3
200037fe:	f04f 01ff 	mov.w	r1, #255	; 0xff
20003802:	f000 f975 	bl	20003af0 <HW_set_8bit_reg>

    /* Enable CoreSPI */
    HAL_set_8bit_reg_field( this_spi->base_addr, CTRL1_ENABLE, ENABLE );
20003806:	687b      	ldr	r3, [r7, #4]
20003808:	681b      	ldr	r3, [r3, #0]
2000380a:	4618      	mov	r0, r3
2000380c:	f04f 0100 	mov.w	r1, #0
20003810:	f04f 0201 	mov.w	r2, #1
20003814:	f04f 0301 	mov.w	r3, #1
20003818:	f000 f96e 	bl	20003af8 <HW_set_8bit_reg_field>
}
2000381c:	f107 0708 	add.w	r7, r7, #8
20003820:	46bd      	mov	sp, r7
20003822:	bd80      	pop	{r7, pc}

20003824 <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
20003824:	b480      	push	{r7}
20003826:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
20003828:	46bd      	mov	sp, r7
2000382a:	bc80      	pop	{r7}
2000382c:	4770      	bx	lr
2000382e:	bf00      	nop

20003830 <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
20003830:	b580      	push	{r7, lr}
20003832:	b08a      	sub	sp, #40	; 0x28
20003834:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
20003836:	f24a 035c 	movw	r3, #41052	; 0xa05c
2000383a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000383e:	46bc      	mov	ip, r7
20003840:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
20003842:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
20003846:	f242 0300 	movw	r3, #8192	; 0x2000
2000384a:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000384e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20003850:	ea4f 0393 	mov.w	r3, r3, lsr #2
20003854:	f003 0303 	and.w	r3, r3, #3
20003858:	ea4f 0383 	mov.w	r3, r3, lsl #2
2000385c:	f107 0228 	add.w	r2, r7, #40	; 0x28
20003860:	4413      	add	r3, r2
20003862:	f853 3c28 	ldr.w	r3, [r3, #-40]
20003866:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
20003868:	f242 0300 	movw	r3, #8192	; 0x2000
2000386c:	f2ce 0304 	movt	r3, #57348	; 0xe004
20003870:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20003872:	ea4f 1313 	mov.w	r3, r3, lsr #4
20003876:	f003 0303 	and.w	r3, r3, #3
2000387a:	ea4f 0383 	mov.w	r3, r3, lsl #2
2000387e:	f107 0228 	add.w	r2, r7, #40	; 0x28
20003882:	4413      	add	r3, r2
20003884:	f853 3c28 	ldr.w	r3, [r3, #-40]
20003888:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
2000388a:	f242 0300 	movw	r3, #8192	; 0x2000
2000388e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20003892:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20003894:	ea4f 1393 	mov.w	r3, r3, lsr #6
20003898:	f003 0303 	and.w	r3, r3, #3
2000389c:	ea4f 0383 	mov.w	r3, r3, lsl #2
200038a0:	f107 0228 	add.w	r2, r7, #40	; 0x28
200038a4:	4413      	add	r3, r2
200038a6:	f853 3c28 	ldr.w	r3, [r3, #-40]
200038aa:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
200038ac:	f242 0300 	movw	r3, #8192	; 0x2000
200038b0:	f2ce 0304 	movt	r3, #57348	; 0xe004
200038b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
200038b6:	ea4f 2313 	mov.w	r3, r3, lsr #8
200038ba:	f003 031f 	and.w	r3, r3, #31
200038be:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
200038c0:	f242 0300 	movw	r3, #8192	; 0x2000
200038c4:	f2ce 0304 	movt	r3, #57348	; 0xe004
200038c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
200038ca:	ea4f 3353 	mov.w	r3, r3, lsr #13
200038ce:	f003 0301 	and.w	r3, r3, #1
200038d2:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
200038d4:	6a3b      	ldr	r3, [r7, #32]
200038d6:	f103 0301 	add.w	r3, r3, #1
200038da:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
200038dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
200038de:	2b00      	cmp	r3, #0
200038e0:	d003      	beq.n	200038ea <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
200038e2:	69fb      	ldr	r3, [r7, #28]
200038e4:	ea4f 0343 	mov.w	r3, r3, lsl #1
200038e8:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
200038ea:	f000 f849 	bl	20003980 <GetSystemClock>
200038ee:	4602      	mov	r2, r0
200038f0:	f24a 23f0 	movw	r3, #41712	; 0xa2f0
200038f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200038f8:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
200038fa:	f24a 23f0 	movw	r3, #41712	; 0xa2f0
200038fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003902:	681a      	ldr	r2, [r3, #0]
20003904:	693b      	ldr	r3, [r7, #16]
20003906:	fbb2 f2f3 	udiv	r2, r2, r3
2000390a:	f24a 23f4 	movw	r3, #41716	; 0xa2f4
2000390e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003912:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
20003914:	f24a 23f0 	movw	r3, #41712	; 0xa2f0
20003918:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000391c:	681a      	ldr	r2, [r3, #0]
2000391e:	697b      	ldr	r3, [r7, #20]
20003920:	fbb2 f2f3 	udiv	r2, r2, r3
20003924:	f24a 23f8 	movw	r3, #41720	; 0xa2f8
20003928:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000392c:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
2000392e:	f24a 23f0 	movw	r3, #41712	; 0xa2f0
20003932:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003936:	681a      	ldr	r2, [r3, #0]
20003938:	69bb      	ldr	r3, [r7, #24]
2000393a:	fbb2 f2f3 	udiv	r2, r2, r3
2000393e:	f24a 23fc 	movw	r3, #41724	; 0xa2fc
20003942:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003946:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
20003948:	f24a 23f0 	movw	r3, #41712	; 0xa2f0
2000394c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003950:	681a      	ldr	r2, [r3, #0]
20003952:	69fb      	ldr	r3, [r7, #28]
20003954:	fbb2 f2f3 	udiv	r2, r2, r3
20003958:	f24a 3300 	movw	r3, #41728	; 0xa300
2000395c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003960:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
20003962:	f24a 23f0 	movw	r3, #41712	; 0xa2f0
20003966:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000396a:	681a      	ldr	r2, [r3, #0]
2000396c:	f24a 23ec 	movw	r3, #41708	; 0xa2ec
20003970:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003974:	601a      	str	r2, [r3, #0]
}
20003976:	f107 0728 	add.w	r7, r7, #40	; 0x28
2000397a:	46bd      	mov	sp, r7
2000397c:	bd80      	pop	{r7, pc}
2000397e:	bf00      	nop

20003980 <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
20003980:	b480      	push	{r7}
20003982:	b08b      	sub	sp, #44	; 0x2c
20003984:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
20003986:	f04f 0300 	mov.w	r3, #0
2000398a:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
2000398c:	f640 031c 	movw	r3, #2076	; 0x81c
20003990:	f2c6 0308 	movt	r3, #24584	; 0x6008
20003994:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
20003996:	f240 2330 	movw	r3, #560	; 0x230
2000399a:	f2c6 0308 	movt	r3, #24584	; 0x6008
2000399e:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
200039a0:	68fb      	ldr	r3, [r7, #12]
200039a2:	681b      	ldr	r3, [r3, #0]
200039a4:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
200039a8:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
200039aa:	693a      	ldr	r2, [r7, #16]
200039ac:	f241 13cf 	movw	r3, #4559	; 0x11cf
200039b0:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
200039b4:	429a      	cmp	r2, r3
200039b6:	d108      	bne.n	200039ca <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
200039b8:	f64e 732c 	movw	r3, #61228	; 0xef2c
200039bc:	f2c6 0301 	movt	r3, #24577	; 0x6001
200039c0:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
200039c2:	697b      	ldr	r3, [r7, #20]
200039c4:	681b      	ldr	r3, [r3, #0]
200039c6:	607b      	str	r3, [r7, #4]
200039c8:	e03d      	b.n	20003a46 <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
200039ca:	68bb      	ldr	r3, [r7, #8]
200039cc:	681a      	ldr	r2, [r3, #0]
200039ce:	f244 3341 	movw	r3, #17217	; 0x4341
200039d2:	f6c4 4354 	movt	r3, #19540	; 0x4c54
200039d6:	429a      	cmp	r2, r3
200039d8:	d135      	bne.n	20003a46 <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
200039da:	f640 0340 	movw	r3, #2112	; 0x840
200039de:	f2c6 0308 	movt	r3, #24584	; 0x6008
200039e2:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
200039e4:	69bb      	ldr	r3, [r7, #24]
200039e6:	681b      	ldr	r3, [r3, #0]
200039e8:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
200039ea:	69fb      	ldr	r3, [r7, #28]
200039ec:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
200039f0:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
200039f2:	69fa      	ldr	r2, [r7, #28]
200039f4:	f240 3300 	movw	r3, #768	; 0x300
200039f8:	f2c0 0301 	movt	r3, #1
200039fc:	429a      	cmp	r2, r3
200039fe:	d922      	bls.n	20003a46 <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
20003a00:	69fa      	ldr	r2, [r7, #28]
20003a02:	f64f 73ff 	movw	r3, #65535	; 0xffff
20003a06:	f2c0 0301 	movt	r3, #1
20003a0a:	429a      	cmp	r2, r3
20003a0c:	d808      	bhi.n	20003a20 <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
20003a0e:	f241 632c 	movw	r3, #5676	; 0x162c
20003a12:	f2c6 0308 	movt	r3, #24584	; 0x6008
20003a16:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
20003a18:	6a3b      	ldr	r3, [r7, #32]
20003a1a:	681b      	ldr	r3, [r3, #0]
20003a1c:	607b      	str	r3, [r7, #4]
20003a1e:	e012      	b.n	20003a46 <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
20003a20:	69fa      	ldr	r2, [r7, #28]
20003a22:	f64f 73ff 	movw	r3, #65535	; 0xffff
20003a26:	f2c0 0302 	movt	r3, #2
20003a2a:	429a      	cmp	r2, r3
20003a2c:	d808      	bhi.n	20003a40 <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
20003a2e:	f641 63ac 	movw	r3, #7852	; 0x1eac
20003a32:	f2c6 0308 	movt	r3, #24584	; 0x6008
20003a36:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
20003a38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
20003a3a:	681b      	ldr	r3, [r3, #0]
20003a3c:	607b      	str	r3, [r7, #4]
20003a3e:	e002      	b.n	20003a46 <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
20003a40:	f04f 0300 	mov.w	r3, #0
20003a44:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
20003a46:	687b      	ldr	r3, [r7, #4]
20003a48:	2b00      	cmp	r3, #0
20003a4a:	d105      	bne.n	20003a58 <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
20003a4c:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
20003a4e:	f647 0340 	movw	r3, #30784	; 0x7840
20003a52:	f2c0 137d 	movt	r3, #381	; 0x17d
20003a56:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
20003a58:	687b      	ldr	r3, [r7, #4]
}
20003a5a:	4618      	mov	r0, r3
20003a5c:	f107 072c 	add.w	r7, r7, #44	; 0x2c
20003a60:	46bd      	mov	sp, r7
20003a62:	bc80      	pop	{r7}
20003a64:	4770      	bx	lr
20003a66:	bf00      	nop

20003a68 <HAL_assert_fail>:
void HAL_assert_fail
(
    const uint8_t * file_name,
    uint32_t line_no
)
{
20003a68:	b480      	push	{r7}
20003a6a:	b087      	sub	sp, #28
20003a6c:	af00      	add	r7, sp, #0
20003a6e:	6078      	str	r0, [r7, #4]
20003a70:	6039      	str	r1, [r7, #0]
    while(1)
    {
        volatile const uint8_t * assert_file = file_name;
20003a72:	687b      	ldr	r3, [r7, #4]
20003a74:	617b      	str	r3, [r7, #20]
        volatile uint32_t assert_line = line_no;
20003a76:	683b      	ldr	r3, [r7, #0]
20003a78:	613b      	str	r3, [r7, #16]
        volatile char dummy;
		volatile uint32_t i_dummy;
		
		/* following lines to avoid compiler warnings: */
        dummy = *assert_file;
20003a7a:	697b      	ldr	r3, [r7, #20]
20003a7c:	781b      	ldrb	r3, [r3, #0]
20003a7e:	b2db      	uxtb	r3, r3
20003a80:	73fb      	strb	r3, [r7, #15]
		i_dummy = assert_line;
20003a82:	693b      	ldr	r3, [r7, #16]
20003a84:	60bb      	str	r3, [r7, #8]
		i_dummy++;
20003a86:	68bb      	ldr	r3, [r7, #8]
20003a88:	f103 0301 	add.w	r3, r3, #1
20003a8c:	60bb      	str	r3, [r7, #8]
    }
20003a8e:	e7f0      	b.n	20003a72 <HAL_assert_fail+0xa>

20003a90 <HW_set_32bit_reg>:
20003a90:	6001      	str	r1, [r0, #0]
20003a92:	4770      	bx	lr

20003a94 <HW_get_32bit_reg>:
20003a94:	6800      	ldr	r0, [r0, #0]
20003a96:	4770      	bx	lr

20003a98 <HW_set_32bit_reg_field>:
20003a98:	b50e      	push	{r1, r2, r3, lr}
20003a9a:	fa03 f301 	lsl.w	r3, r3, r1
20003a9e:	ea03 0302 	and.w	r3, r3, r2
20003aa2:	6801      	ldr	r1, [r0, #0]
20003aa4:	ea6f 0202 	mvn.w	r2, r2
20003aa8:	ea01 0102 	and.w	r1, r1, r2
20003aac:	ea41 0103 	orr.w	r1, r1, r3
20003ab0:	6001      	str	r1, [r0, #0]
20003ab2:	bd0e      	pop	{r1, r2, r3, pc}

20003ab4 <HW_get_32bit_reg_field>:
20003ab4:	6800      	ldr	r0, [r0, #0]
20003ab6:	ea00 0002 	and.w	r0, r0, r2
20003aba:	fa20 f001 	lsr.w	r0, r0, r1
20003abe:	4770      	bx	lr

20003ac0 <HW_set_16bit_reg>:
20003ac0:	8001      	strh	r1, [r0, #0]
20003ac2:	4770      	bx	lr

20003ac4 <HW_get_16bit_reg>:
20003ac4:	8800      	ldrh	r0, [r0, #0]
20003ac6:	4770      	bx	lr

20003ac8 <HW_set_16bit_reg_field>:
20003ac8:	b50e      	push	{r1, r2, r3, lr}
20003aca:	fa03 f301 	lsl.w	r3, r3, r1
20003ace:	ea03 0302 	and.w	r3, r3, r2
20003ad2:	8801      	ldrh	r1, [r0, #0]
20003ad4:	ea6f 0202 	mvn.w	r2, r2
20003ad8:	ea01 0102 	and.w	r1, r1, r2
20003adc:	ea41 0103 	orr.w	r1, r1, r3
20003ae0:	8001      	strh	r1, [r0, #0]
20003ae2:	bd0e      	pop	{r1, r2, r3, pc}

20003ae4 <HW_get_16bit_reg_field>:
20003ae4:	8800      	ldrh	r0, [r0, #0]
20003ae6:	ea00 0002 	and.w	r0, r0, r2
20003aea:	fa20 f001 	lsr.w	r0, r0, r1
20003aee:	4770      	bx	lr

20003af0 <HW_set_8bit_reg>:
20003af0:	7001      	strb	r1, [r0, #0]
20003af2:	4770      	bx	lr

20003af4 <HW_get_8bit_reg>:
20003af4:	7800      	ldrb	r0, [r0, #0]
20003af6:	4770      	bx	lr

20003af8 <HW_set_8bit_reg_field>:
20003af8:	b50e      	push	{r1, r2, r3, lr}
20003afa:	fa03 f301 	lsl.w	r3, r3, r1
20003afe:	ea03 0302 	and.w	r3, r3, r2
20003b02:	7801      	ldrb	r1, [r0, #0]
20003b04:	ea6f 0202 	mvn.w	r2, r2
20003b08:	ea01 0102 	and.w	r1, r1, r2
20003b0c:	ea41 0103 	orr.w	r1, r1, r3
20003b10:	7001      	strb	r1, [r0, #0]
20003b12:	bd0e      	pop	{r1, r2, r3, pc}

20003b14 <HW_get_8bit_reg_field>:
20003b14:	7800      	ldrb	r0, [r0, #0]
20003b16:	ea00 0002 	and.w	r0, r0, r2
20003b1a:	fa20 f001 	lsr.w	r0, r0, r1
20003b1e:	4770      	bx	lr

20003b20 <__libc_init_array>:
20003b20:	b570      	push	{r4, r5, r6, lr}
20003b22:	f24a 26d0 	movw	r6, #41680	; 0xa2d0
20003b26:	f24a 25d0 	movw	r5, #41680	; 0xa2d0
20003b2a:	f2c2 0600 	movt	r6, #8192	; 0x2000
20003b2e:	f2c2 0500 	movt	r5, #8192	; 0x2000
20003b32:	1b76      	subs	r6, r6, r5
20003b34:	10b6      	asrs	r6, r6, #2
20003b36:	d006      	beq.n	20003b46 <__libc_init_array+0x26>
20003b38:	2400      	movs	r4, #0
20003b3a:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20003b3e:	3401      	adds	r4, #1
20003b40:	4798      	blx	r3
20003b42:	42a6      	cmp	r6, r4
20003b44:	d8f9      	bhi.n	20003b3a <__libc_init_array+0x1a>
20003b46:	f24a 25d0 	movw	r5, #41680	; 0xa2d0
20003b4a:	f24a 26d4 	movw	r6, #41684	; 0xa2d4
20003b4e:	f2c2 0500 	movt	r5, #8192	; 0x2000
20003b52:	f2c2 0600 	movt	r6, #8192	; 0x2000
20003b56:	1b76      	subs	r6, r6, r5
20003b58:	f006 fbae 	bl	2000a2b8 <_init>
20003b5c:	10b6      	asrs	r6, r6, #2
20003b5e:	d006      	beq.n	20003b6e <__libc_init_array+0x4e>
20003b60:	2400      	movs	r4, #0
20003b62:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20003b66:	3401      	adds	r4, #1
20003b68:	4798      	blx	r3
20003b6a:	42a6      	cmp	r6, r4
20003b6c:	d8f9      	bhi.n	20003b62 <__libc_init_array+0x42>
20003b6e:	bd70      	pop	{r4, r5, r6, pc}

20003b70 <memset>:
20003b70:	2a03      	cmp	r2, #3
20003b72:	b2c9      	uxtb	r1, r1
20003b74:	b430      	push	{r4, r5}
20003b76:	d807      	bhi.n	20003b88 <memset+0x18>
20003b78:	b122      	cbz	r2, 20003b84 <memset+0x14>
20003b7a:	2300      	movs	r3, #0
20003b7c:	54c1      	strb	r1, [r0, r3]
20003b7e:	3301      	adds	r3, #1
20003b80:	4293      	cmp	r3, r2
20003b82:	d1fb      	bne.n	20003b7c <memset+0xc>
20003b84:	bc30      	pop	{r4, r5}
20003b86:	4770      	bx	lr
20003b88:	eb00 0c02 	add.w	ip, r0, r2
20003b8c:	4603      	mov	r3, r0
20003b8e:	e001      	b.n	20003b94 <memset+0x24>
20003b90:	f803 1c01 	strb.w	r1, [r3, #-1]
20003b94:	f003 0403 	and.w	r4, r3, #3
20003b98:	461a      	mov	r2, r3
20003b9a:	3301      	adds	r3, #1
20003b9c:	2c00      	cmp	r4, #0
20003b9e:	d1f7      	bne.n	20003b90 <memset+0x20>
20003ba0:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
20003ba4:	ebc2 040c 	rsb	r4, r2, ip
20003ba8:	fb03 f301 	mul.w	r3, r3, r1
20003bac:	e01f      	b.n	20003bee <memset+0x7e>
20003bae:	f842 3c40 	str.w	r3, [r2, #-64]
20003bb2:	f842 3c3c 	str.w	r3, [r2, #-60]
20003bb6:	f842 3c38 	str.w	r3, [r2, #-56]
20003bba:	f842 3c34 	str.w	r3, [r2, #-52]
20003bbe:	f842 3c30 	str.w	r3, [r2, #-48]
20003bc2:	f842 3c2c 	str.w	r3, [r2, #-44]
20003bc6:	f842 3c28 	str.w	r3, [r2, #-40]
20003bca:	f842 3c24 	str.w	r3, [r2, #-36]
20003bce:	f842 3c20 	str.w	r3, [r2, #-32]
20003bd2:	f842 3c1c 	str.w	r3, [r2, #-28]
20003bd6:	f842 3c18 	str.w	r3, [r2, #-24]
20003bda:	f842 3c14 	str.w	r3, [r2, #-20]
20003bde:	f842 3c10 	str.w	r3, [r2, #-16]
20003be2:	f842 3c0c 	str.w	r3, [r2, #-12]
20003be6:	f842 3c08 	str.w	r3, [r2, #-8]
20003bea:	f842 3c04 	str.w	r3, [r2, #-4]
20003bee:	4615      	mov	r5, r2
20003bf0:	3240      	adds	r2, #64	; 0x40
20003bf2:	2c3f      	cmp	r4, #63	; 0x3f
20003bf4:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
20003bf8:	dcd9      	bgt.n	20003bae <memset+0x3e>
20003bfa:	462a      	mov	r2, r5
20003bfc:	ebc5 040c 	rsb	r4, r5, ip
20003c00:	e007      	b.n	20003c12 <memset+0xa2>
20003c02:	f842 3c10 	str.w	r3, [r2, #-16]
20003c06:	f842 3c0c 	str.w	r3, [r2, #-12]
20003c0a:	f842 3c08 	str.w	r3, [r2, #-8]
20003c0e:	f842 3c04 	str.w	r3, [r2, #-4]
20003c12:	4615      	mov	r5, r2
20003c14:	3210      	adds	r2, #16
20003c16:	2c0f      	cmp	r4, #15
20003c18:	f1a4 0410 	sub.w	r4, r4, #16
20003c1c:	dcf1      	bgt.n	20003c02 <memset+0x92>
20003c1e:	462a      	mov	r2, r5
20003c20:	ebc5 050c 	rsb	r5, r5, ip
20003c24:	e001      	b.n	20003c2a <memset+0xba>
20003c26:	f842 3c04 	str.w	r3, [r2, #-4]
20003c2a:	4614      	mov	r4, r2
20003c2c:	3204      	adds	r2, #4
20003c2e:	2d03      	cmp	r5, #3
20003c30:	f1a5 0504 	sub.w	r5, r5, #4
20003c34:	dcf7      	bgt.n	20003c26 <memset+0xb6>
20003c36:	e001      	b.n	20003c3c <memset+0xcc>
20003c38:	f804 1b01 	strb.w	r1, [r4], #1
20003c3c:	4564      	cmp	r4, ip
20003c3e:	d3fb      	bcc.n	20003c38 <memset+0xc8>
20003c40:	e7a0      	b.n	20003b84 <memset+0x14>
20003c42:	bf00      	nop

20003c44 <printf>:
20003c44:	b40f      	push	{r0, r1, r2, r3}
20003c46:	f24a 3304 	movw	r3, #41732	; 0xa304
20003c4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003c4e:	b510      	push	{r4, lr}
20003c50:	681c      	ldr	r4, [r3, #0]
20003c52:	b082      	sub	sp, #8
20003c54:	b124      	cbz	r4, 20003c60 <printf+0x1c>
20003c56:	69a3      	ldr	r3, [r4, #24]
20003c58:	b913      	cbnz	r3, 20003c60 <printf+0x1c>
20003c5a:	4620      	mov	r0, r4
20003c5c:	f002 ff08 	bl	20006a70 <__sinit>
20003c60:	4620      	mov	r0, r4
20003c62:	ac05      	add	r4, sp, #20
20003c64:	9a04      	ldr	r2, [sp, #16]
20003c66:	4623      	mov	r3, r4
20003c68:	6881      	ldr	r1, [r0, #8]
20003c6a:	9401      	str	r4, [sp, #4]
20003c6c:	f000 f89e 	bl	20003dac <_vfprintf_r>
20003c70:	b002      	add	sp, #8
20003c72:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20003c76:	b004      	add	sp, #16
20003c78:	4770      	bx	lr
20003c7a:	bf00      	nop

20003c7c <_printf_r>:
20003c7c:	b40e      	push	{r1, r2, r3}
20003c7e:	b510      	push	{r4, lr}
20003c80:	4604      	mov	r4, r0
20003c82:	b083      	sub	sp, #12
20003c84:	b118      	cbz	r0, 20003c8e <_printf_r+0x12>
20003c86:	6983      	ldr	r3, [r0, #24]
20003c88:	b90b      	cbnz	r3, 20003c8e <_printf_r+0x12>
20003c8a:	f002 fef1 	bl	20006a70 <__sinit>
20003c8e:	4620      	mov	r0, r4
20003c90:	ac06      	add	r4, sp, #24
20003c92:	9a05      	ldr	r2, [sp, #20]
20003c94:	4623      	mov	r3, r4
20003c96:	6881      	ldr	r1, [r0, #8]
20003c98:	9401      	str	r4, [sp, #4]
20003c9a:	f000 f887 	bl	20003dac <_vfprintf_r>
20003c9e:	b003      	add	sp, #12
20003ca0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20003ca4:	b003      	add	sp, #12
20003ca6:	4770      	bx	lr

20003ca8 <_puts_r>:
20003ca8:	b530      	push	{r4, r5, lr}
20003caa:	4604      	mov	r4, r0
20003cac:	b089      	sub	sp, #36	; 0x24
20003cae:	4608      	mov	r0, r1
20003cb0:	460d      	mov	r5, r1
20003cb2:	f000 f83d 	bl	20003d30 <strlen>
20003cb6:	f24a 0374 	movw	r3, #41076	; 0xa074
20003cba:	9501      	str	r5, [sp, #4]
20003cbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003cc0:	9303      	str	r3, [sp, #12]
20003cc2:	9002      	str	r0, [sp, #8]
20003cc4:	1c43      	adds	r3, r0, #1
20003cc6:	9307      	str	r3, [sp, #28]
20003cc8:	2301      	movs	r3, #1
20003cca:	9304      	str	r3, [sp, #16]
20003ccc:	ab01      	add	r3, sp, #4
20003cce:	9305      	str	r3, [sp, #20]
20003cd0:	2302      	movs	r3, #2
20003cd2:	9306      	str	r3, [sp, #24]
20003cd4:	b10c      	cbz	r4, 20003cda <_puts_r+0x32>
20003cd6:	69a3      	ldr	r3, [r4, #24]
20003cd8:	b1eb      	cbz	r3, 20003d16 <_puts_r+0x6e>
20003cda:	f24a 3304 	movw	r3, #41732	; 0xa304
20003cde:	4620      	mov	r0, r4
20003ce0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003ce4:	681b      	ldr	r3, [r3, #0]
20003ce6:	689b      	ldr	r3, [r3, #8]
20003ce8:	899a      	ldrh	r2, [r3, #12]
20003cea:	f412 5f00 	tst.w	r2, #8192	; 0x2000
20003cee:	bf01      	itttt	eq
20003cf0:	f442 5200 	orreq.w	r2, r2, #8192	; 0x2000
20003cf4:	819a      	strheq	r2, [r3, #12]
20003cf6:	6e59      	ldreq	r1, [r3, #100]	; 0x64
20003cf8:	f421 5200 	biceq.w	r2, r1, #8192	; 0x2000
20003cfc:	68a1      	ldr	r1, [r4, #8]
20003cfe:	bf08      	it	eq
20003d00:	665a      	streq	r2, [r3, #100]	; 0x64
20003d02:	aa05      	add	r2, sp, #20
20003d04:	f003 f818 	bl	20006d38 <__sfvwrite_r>
20003d08:	2800      	cmp	r0, #0
20003d0a:	bf14      	ite	ne
20003d0c:	f04f 30ff 	movne.w	r0, #4294967295
20003d10:	200a      	moveq	r0, #10
20003d12:	b009      	add	sp, #36	; 0x24
20003d14:	bd30      	pop	{r4, r5, pc}
20003d16:	4620      	mov	r0, r4
20003d18:	f002 feaa 	bl	20006a70 <__sinit>
20003d1c:	e7dd      	b.n	20003cda <_puts_r+0x32>
20003d1e:	bf00      	nop

20003d20 <puts>:
20003d20:	f24a 3304 	movw	r3, #41732	; 0xa304
20003d24:	4601      	mov	r1, r0
20003d26:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003d2a:	6818      	ldr	r0, [r3, #0]
20003d2c:	e7bc      	b.n	20003ca8 <_puts_r>
20003d2e:	bf00      	nop

20003d30 <strlen>:
20003d30:	f020 0103 	bic.w	r1, r0, #3
20003d34:	f010 0003 	ands.w	r0, r0, #3
20003d38:	f1c0 0000 	rsb	r0, r0, #0
20003d3c:	f851 3b04 	ldr.w	r3, [r1], #4
20003d40:	f100 0c04 	add.w	ip, r0, #4
20003d44:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
20003d48:	f06f 0200 	mvn.w	r2, #0
20003d4c:	bf1c      	itt	ne
20003d4e:	fa22 f20c 	lsrne.w	r2, r2, ip
20003d52:	4313      	orrne	r3, r2
20003d54:	f04f 0c01 	mov.w	ip, #1
20003d58:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
20003d5c:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
20003d60:	eba3 020c 	sub.w	r2, r3, ip
20003d64:	ea22 0203 	bic.w	r2, r2, r3
20003d68:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
20003d6c:	bf04      	itt	eq
20003d6e:	f851 3b04 	ldreq.w	r3, [r1], #4
20003d72:	3004      	addeq	r0, #4
20003d74:	d0f4      	beq.n	20003d60 <strlen+0x30>
20003d76:	f013 0fff 	tst.w	r3, #255	; 0xff
20003d7a:	bf1f      	itttt	ne
20003d7c:	3001      	addne	r0, #1
20003d7e:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
20003d82:	3001      	addne	r0, #1
20003d84:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
20003d88:	bf18      	it	ne
20003d8a:	3001      	addne	r0, #1
20003d8c:	4770      	bx	lr
20003d8e:	bf00      	nop

20003d90 <__sprint_r>:
20003d90:	6893      	ldr	r3, [r2, #8]
20003d92:	b510      	push	{r4, lr}
20003d94:	4614      	mov	r4, r2
20003d96:	b913      	cbnz	r3, 20003d9e <__sprint_r+0xe>
20003d98:	6053      	str	r3, [r2, #4]
20003d9a:	4618      	mov	r0, r3
20003d9c:	bd10      	pop	{r4, pc}
20003d9e:	f002 ffcb 	bl	20006d38 <__sfvwrite_r>
20003da2:	2300      	movs	r3, #0
20003da4:	6063      	str	r3, [r4, #4]
20003da6:	60a3      	str	r3, [r4, #8]
20003da8:	bd10      	pop	{r4, pc}
20003daa:	bf00      	nop

20003dac <_vfprintf_r>:
20003dac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20003db0:	f5ad 6dae 	sub.w	sp, sp, #1392	; 0x570
20003db4:	b083      	sub	sp, #12
20003db6:	460e      	mov	r6, r1
20003db8:	4615      	mov	r5, r2
20003dba:	469a      	mov	sl, r3
20003dbc:	4681      	mov	r9, r0
20003dbe:	f003 f9ab 	bl	20007118 <_localeconv_r>
20003dc2:	6800      	ldr	r0, [r0, #0]
20003dc4:	901d      	str	r0, [sp, #116]	; 0x74
20003dc6:	f1b9 0f00 	cmp.w	r9, #0
20003dca:	d004      	beq.n	20003dd6 <_vfprintf_r+0x2a>
20003dcc:	f8d9 3018 	ldr.w	r3, [r9, #24]
20003dd0:	2b00      	cmp	r3, #0
20003dd2:	f000 815a 	beq.w	2000408a <_vfprintf_r+0x2de>
20003dd6:	f24a 03ec 	movw	r3, #41196	; 0xa0ec
20003dda:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003dde:	429e      	cmp	r6, r3
20003de0:	bf08      	it	eq
20003de2:	f8d9 6004 	ldreq.w	r6, [r9, #4]
20003de6:	d010      	beq.n	20003e0a <_vfprintf_r+0x5e>
20003de8:	f24a 130c 	movw	r3, #41228	; 0xa10c
20003dec:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003df0:	429e      	cmp	r6, r3
20003df2:	bf08      	it	eq
20003df4:	f8d9 6008 	ldreq.w	r6, [r9, #8]
20003df8:	d007      	beq.n	20003e0a <_vfprintf_r+0x5e>
20003dfa:	f24a 132c 	movw	r3, #41260	; 0xa12c
20003dfe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003e02:	429e      	cmp	r6, r3
20003e04:	bf08      	it	eq
20003e06:	f8d9 600c 	ldreq.w	r6, [r9, #12]
20003e0a:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
20003e0e:	fa1f f38c 	uxth.w	r3, ip
20003e12:	f413 5f00 	tst.w	r3, #8192	; 0x2000
20003e16:	d109      	bne.n	20003e2c <_vfprintf_r+0x80>
20003e18:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
20003e1c:	6e72      	ldr	r2, [r6, #100]	; 0x64
20003e1e:	f8a6 c00c 	strh.w	ip, [r6, #12]
20003e22:	fa1f f38c 	uxth.w	r3, ip
20003e26:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
20003e2a:	6672      	str	r2, [r6, #100]	; 0x64
20003e2c:	f013 0f08 	tst.w	r3, #8
20003e30:	f001 8301 	beq.w	20005436 <_vfprintf_r+0x168a>
20003e34:	6932      	ldr	r2, [r6, #16]
20003e36:	2a00      	cmp	r2, #0
20003e38:	f001 82fd 	beq.w	20005436 <_vfprintf_r+0x168a>
20003e3c:	f003 031a 	and.w	r3, r3, #26
20003e40:	2b0a      	cmp	r3, #10
20003e42:	f000 80e0 	beq.w	20004006 <_vfprintf_r+0x25a>
20003e46:	2200      	movs	r2, #0
20003e48:	9212      	str	r2, [sp, #72]	; 0x48
20003e4a:	921a      	str	r2, [sp, #104]	; 0x68
20003e4c:	2300      	movs	r3, #0
20003e4e:	921c      	str	r2, [sp, #112]	; 0x70
20003e50:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003e54:	9211      	str	r2, [sp, #68]	; 0x44
20003e56:	3404      	adds	r4, #4
20003e58:	9219      	str	r2, [sp, #100]	; 0x64
20003e5a:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
20003e5e:	931b      	str	r3, [sp, #108]	; 0x6c
20003e60:	3204      	adds	r2, #4
20003e62:	f50d 6390 	add.w	r3, sp, #1152	; 0x480
20003e66:	3228      	adds	r2, #40	; 0x28
20003e68:	3303      	adds	r3, #3
20003e6a:	9218      	str	r2, [sp, #96]	; 0x60
20003e6c:	9307      	str	r3, [sp, #28]
20003e6e:	2300      	movs	r3, #0
20003e70:	f8cd 454c 	str.w	r4, [sp, #1356]	; 0x54c
20003e74:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003e78:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20003e7c:	782b      	ldrb	r3, [r5, #0]
20003e7e:	1e1a      	subs	r2, r3, #0
20003e80:	bf18      	it	ne
20003e82:	2201      	movne	r2, #1
20003e84:	2b25      	cmp	r3, #37	; 0x25
20003e86:	bf0c      	ite	eq
20003e88:	2200      	moveq	r2, #0
20003e8a:	f002 0201 	andne.w	r2, r2, #1
20003e8e:	b332      	cbz	r2, 20003ede <_vfprintf_r+0x132>
20003e90:	462f      	mov	r7, r5
20003e92:	f817 3f01 	ldrb.w	r3, [r7, #1]!
20003e96:	1e1a      	subs	r2, r3, #0
20003e98:	bf18      	it	ne
20003e9a:	2201      	movne	r2, #1
20003e9c:	2b25      	cmp	r3, #37	; 0x25
20003e9e:	bf0c      	ite	eq
20003ea0:	2200      	moveq	r2, #0
20003ea2:	f002 0201 	andne.w	r2, r2, #1
20003ea6:	2a00      	cmp	r2, #0
20003ea8:	d1f3      	bne.n	20003e92 <_vfprintf_r+0xe6>
20003eaa:	ebb7 0805 	subs.w	r8, r7, r5
20003eae:	bf08      	it	eq
20003eb0:	463d      	moveq	r5, r7
20003eb2:	d014      	beq.n	20003ede <_vfprintf_r+0x132>
20003eb4:	f8c4 8004 	str.w	r8, [r4, #4]
20003eb8:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003ebc:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003ec0:	3301      	adds	r3, #1
20003ec2:	6025      	str	r5, [r4, #0]
20003ec4:	2b07      	cmp	r3, #7
20003ec6:	4442      	add	r2, r8
20003ec8:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003ecc:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003ed0:	dc78      	bgt.n	20003fc4 <_vfprintf_r+0x218>
20003ed2:	3408      	adds	r4, #8
20003ed4:	9811      	ldr	r0, [sp, #68]	; 0x44
20003ed6:	463d      	mov	r5, r7
20003ed8:	4440      	add	r0, r8
20003eda:	9011      	str	r0, [sp, #68]	; 0x44
20003edc:	783b      	ldrb	r3, [r7, #0]
20003ede:	2b00      	cmp	r3, #0
20003ee0:	d07c      	beq.n	20003fdc <_vfprintf_r+0x230>
20003ee2:	1c6b      	adds	r3, r5, #1
20003ee4:	f04f 37ff 	mov.w	r7, #4294967295
20003ee8:	202b      	movs	r0, #43	; 0x2b
20003eea:	f04f 0c20 	mov.w	ip, #32
20003eee:	2100      	movs	r1, #0
20003ef0:	f04f 0200 	mov.w	r2, #0
20003ef4:	910f      	str	r1, [sp, #60]	; 0x3c
20003ef6:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
20003efa:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
20003efe:	786a      	ldrb	r2, [r5, #1]
20003f00:	910a      	str	r1, [sp, #40]	; 0x28
20003f02:	1c5d      	adds	r5, r3, #1
20003f04:	f1a2 0320 	sub.w	r3, r2, #32
20003f08:	2b58      	cmp	r3, #88	; 0x58
20003f0a:	f200 8286 	bhi.w	2000441a <_vfprintf_r+0x66e>
20003f0e:	e8df f013 	tbh	[pc, r3, lsl #1]
20003f12:	0298      	.short	0x0298
20003f14:	02840284 	.word	0x02840284
20003f18:	028402a4 	.word	0x028402a4
20003f1c:	02840284 	.word	0x02840284
20003f20:	02840284 	.word	0x02840284
20003f24:	02ad0284 	.word	0x02ad0284
20003f28:	028402ba 	.word	0x028402ba
20003f2c:	02ca02c1 	.word	0x02ca02c1
20003f30:	02e70284 	.word	0x02e70284
20003f34:	02f002f0 	.word	0x02f002f0
20003f38:	02f002f0 	.word	0x02f002f0
20003f3c:	02f002f0 	.word	0x02f002f0
20003f40:	02f002f0 	.word	0x02f002f0
20003f44:	028402f0 	.word	0x028402f0
20003f48:	02840284 	.word	0x02840284
20003f4c:	02840284 	.word	0x02840284
20003f50:	02840284 	.word	0x02840284
20003f54:	02840284 	.word	0x02840284
20003f58:	03040284 	.word	0x03040284
20003f5c:	02840326 	.word	0x02840326
20003f60:	02840326 	.word	0x02840326
20003f64:	02840284 	.word	0x02840284
20003f68:	036a0284 	.word	0x036a0284
20003f6c:	02840284 	.word	0x02840284
20003f70:	02840481 	.word	0x02840481
20003f74:	02840284 	.word	0x02840284
20003f78:	02840284 	.word	0x02840284
20003f7c:	02840414 	.word	0x02840414
20003f80:	042f0284 	.word	0x042f0284
20003f84:	02840284 	.word	0x02840284
20003f88:	02840284 	.word	0x02840284
20003f8c:	02840284 	.word	0x02840284
20003f90:	02840284 	.word	0x02840284
20003f94:	02840284 	.word	0x02840284
20003f98:	0465044f 	.word	0x0465044f
20003f9c:	03260326 	.word	0x03260326
20003fa0:	03730326 	.word	0x03730326
20003fa4:	02840465 	.word	0x02840465
20003fa8:	03790284 	.word	0x03790284
20003fac:	03850284 	.word	0x03850284
20003fb0:	03ad0396 	.word	0x03ad0396
20003fb4:	0284040a 	.word	0x0284040a
20003fb8:	028403cc 	.word	0x028403cc
20003fbc:	028403f4 	.word	0x028403f4
20003fc0:	00c00284 	.word	0x00c00284
20003fc4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003fc8:	4648      	mov	r0, r9
20003fca:	4631      	mov	r1, r6
20003fcc:	320c      	adds	r2, #12
20003fce:	f7ff fedf 	bl	20003d90 <__sprint_r>
20003fd2:	b958      	cbnz	r0, 20003fec <_vfprintf_r+0x240>
20003fd4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003fd8:	3404      	adds	r4, #4
20003fda:	e77b      	b.n	20003ed4 <_vfprintf_r+0x128>
20003fdc:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20003fe0:	2b00      	cmp	r3, #0
20003fe2:	f041 8192 	bne.w	2000530a <_vfprintf_r+0x155e>
20003fe6:	2300      	movs	r3, #0
20003fe8:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003fec:	89b3      	ldrh	r3, [r6, #12]
20003fee:	f013 0f40 	tst.w	r3, #64	; 0x40
20003ff2:	d002      	beq.n	20003ffa <_vfprintf_r+0x24e>
20003ff4:	f04f 30ff 	mov.w	r0, #4294967295
20003ff8:	9011      	str	r0, [sp, #68]	; 0x44
20003ffa:	9811      	ldr	r0, [sp, #68]	; 0x44
20003ffc:	b05f      	add	sp, #380	; 0x17c
20003ffe:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
20004002:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20004006:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
2000400a:	2b00      	cmp	r3, #0
2000400c:	f6ff af1b 	blt.w	20003e46 <_vfprintf_r+0x9a>
20004010:	6a37      	ldr	r7, [r6, #32]
20004012:	f02c 0c02 	bic.w	ip, ip, #2
20004016:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
2000401a:	f50d 648e 	add.w	r4, sp, #1136	; 0x470
2000401e:	f8ad c488 	strh.w	ip, [sp, #1160]	; 0x488
20004022:	340c      	adds	r4, #12
20004024:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
20004028:	462a      	mov	r2, r5
2000402a:	4653      	mov	r3, sl
2000402c:	4648      	mov	r0, r9
2000402e:	4621      	mov	r1, r4
20004030:	ad1f      	add	r5, sp, #124	; 0x7c
20004032:	f8cd 749c 	str.w	r7, [sp, #1180]	; 0x49c
20004036:	2700      	movs	r7, #0
20004038:	f8cd 548c 	str.w	r5, [sp, #1164]	; 0x48c
2000403c:	f8cd 547c 	str.w	r5, [sp, #1148]	; 0x47c
20004040:	f44f 6580 	mov.w	r5, #1024	; 0x400
20004044:	f8cd e4a4 	str.w	lr, [sp, #1188]	; 0x4a4
20004048:	f8ad c48a 	strh.w	ip, [sp, #1162]	; 0x48a
2000404c:	f8cd 5490 	str.w	r5, [sp, #1168]	; 0x490
20004050:	f8cd 7494 	str.w	r7, [sp, #1172]	; 0x494
20004054:	f8cd 5484 	str.w	r5, [sp, #1156]	; 0x484
20004058:	f7ff fea8 	bl	20003dac <_vfprintf_r>
2000405c:	2800      	cmp	r0, #0
2000405e:	9011      	str	r0, [sp, #68]	; 0x44
20004060:	db09      	blt.n	20004076 <_vfprintf_r+0x2ca>
20004062:	4621      	mov	r1, r4
20004064:	4648      	mov	r0, r9
20004066:	f002 fb93 	bl	20006790 <_fflush_r>
2000406a:	9911      	ldr	r1, [sp, #68]	; 0x44
2000406c:	42b8      	cmp	r0, r7
2000406e:	bf18      	it	ne
20004070:	f04f 31ff 	movne.w	r1, #4294967295
20004074:	9111      	str	r1, [sp, #68]	; 0x44
20004076:	f8bd 3488 	ldrh.w	r3, [sp, #1160]	; 0x488
2000407a:	f013 0f40 	tst.w	r3, #64	; 0x40
2000407e:	d0bc      	beq.n	20003ffa <_vfprintf_r+0x24e>
20004080:	89b3      	ldrh	r3, [r6, #12]
20004082:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20004086:	81b3      	strh	r3, [r6, #12]
20004088:	e7b7      	b.n	20003ffa <_vfprintf_r+0x24e>
2000408a:	4648      	mov	r0, r9
2000408c:	f002 fcf0 	bl	20006a70 <__sinit>
20004090:	e6a1      	b.n	20003dd6 <_vfprintf_r+0x2a>
20004092:	980a      	ldr	r0, [sp, #40]	; 0x28
20004094:	f24a 0cbc 	movw	ip, #41148	; 0xa0bc
20004098:	f2c2 0c00 	movt	ip, #8192	; 0x2000
2000409c:	9216      	str	r2, [sp, #88]	; 0x58
2000409e:	f010 0f20 	tst.w	r0, #32
200040a2:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
200040a6:	f000 836e 	beq.w	20004786 <_vfprintf_r+0x9da>
200040aa:	990b      	ldr	r1, [sp, #44]	; 0x2c
200040ac:	1dcb      	adds	r3, r1, #7
200040ae:	f023 0307 	bic.w	r3, r3, #7
200040b2:	f103 0208 	add.w	r2, r3, #8
200040b6:	920b      	str	r2, [sp, #44]	; 0x2c
200040b8:	e9d3 ab00 	ldrd	sl, fp, [r3]
200040bc:	ea5a 020b 	orrs.w	r2, sl, fp
200040c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200040c2:	bf0c      	ite	eq
200040c4:	2200      	moveq	r2, #0
200040c6:	2201      	movne	r2, #1
200040c8:	4213      	tst	r3, r2
200040ca:	f040 866b 	bne.w	20004da4 <_vfprintf_r+0xff8>
200040ce:	2302      	movs	r3, #2
200040d0:	f04f 0100 	mov.w	r1, #0
200040d4:	f88d 1577 	strb.w	r1, [sp, #1399]	; 0x577
200040d8:	2f00      	cmp	r7, #0
200040da:	bfa2      	ittt	ge
200040dc:	f8dd c028 	ldrge.w	ip, [sp, #40]	; 0x28
200040e0:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
200040e4:	f8cd c028 	strge.w	ip, [sp, #40]	; 0x28
200040e8:	2f00      	cmp	r7, #0
200040ea:	bf18      	it	ne
200040ec:	f042 0201 	orrne.w	r2, r2, #1
200040f0:	2a00      	cmp	r2, #0
200040f2:	f000 841e 	beq.w	20004932 <_vfprintf_r+0xb86>
200040f6:	2b01      	cmp	r3, #1
200040f8:	f000 85de 	beq.w	20004cb8 <_vfprintf_r+0xf0c>
200040fc:	2b02      	cmp	r3, #2
200040fe:	f000 85c1 	beq.w	20004c84 <_vfprintf_r+0xed8>
20004102:	9918      	ldr	r1, [sp, #96]	; 0x60
20004104:	9113      	str	r1, [sp, #76]	; 0x4c
20004106:	ea4f 08da 	mov.w	r8, sl, lsr #3
2000410a:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
2000410e:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
20004112:	f00a 0007 	and.w	r0, sl, #7
20004116:	46e3      	mov	fp, ip
20004118:	46c2      	mov	sl, r8
2000411a:	3030      	adds	r0, #48	; 0x30
2000411c:	ea5a 020b 	orrs.w	r2, sl, fp
20004120:	f801 0d01 	strb.w	r0, [r1, #-1]!
20004124:	d1ef      	bne.n	20004106 <_vfprintf_r+0x35a>
20004126:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
2000412a:	9113      	str	r1, [sp, #76]	; 0x4c
2000412c:	f01c 0f01 	tst.w	ip, #1
20004130:	f040 868c 	bne.w	20004e4c <_vfprintf_r+0x10a0>
20004134:	9818      	ldr	r0, [sp, #96]	; 0x60
20004136:	1a40      	subs	r0, r0, r1
20004138:	9010      	str	r0, [sp, #64]	; 0x40
2000413a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
2000413e:	9a10      	ldr	r2, [sp, #64]	; 0x40
20004140:	9717      	str	r7, [sp, #92]	; 0x5c
20004142:	42ba      	cmp	r2, r7
20004144:	bfb8      	it	lt
20004146:	463a      	movlt	r2, r7
20004148:	920c      	str	r2, [sp, #48]	; 0x30
2000414a:	b113      	cbz	r3, 20004152 <_vfprintf_r+0x3a6>
2000414c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
2000414e:	3201      	adds	r2, #1
20004150:	920c      	str	r2, [sp, #48]	; 0x30
20004152:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004154:	980a      	ldr	r0, [sp, #40]	; 0x28
20004156:	f013 0302 	ands.w	r3, r3, #2
2000415a:	9315      	str	r3, [sp, #84]	; 0x54
2000415c:	bf1e      	ittt	ne
2000415e:	f8dd c030 	ldrne.w	ip, [sp, #48]	; 0x30
20004162:	f10c 0c02 	addne.w	ip, ip, #2
20004166:	f8cd c030 	strne.w	ip, [sp, #48]	; 0x30
2000416a:	f010 0084 	ands.w	r0, r0, #132	; 0x84
2000416e:	9014      	str	r0, [sp, #80]	; 0x50
20004170:	d14d      	bne.n	2000420e <_vfprintf_r+0x462>
20004172:	990f      	ldr	r1, [sp, #60]	; 0x3c
20004174:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20004176:	1a8f      	subs	r7, r1, r2
20004178:	2f00      	cmp	r7, #0
2000417a:	dd48      	ble.n	2000420e <_vfprintf_r+0x462>
2000417c:	2f10      	cmp	r7, #16
2000417e:	f24a 0878 	movw	r8, #41080	; 0xa078
20004182:	bfd8      	it	le
20004184:	f2c2 0800 	movtle	r8, #8192	; 0x2000
20004188:	dd30      	ble.n	200041ec <_vfprintf_r+0x440>
2000418a:	f2c2 0800 	movt	r8, #8192	; 0x2000
2000418e:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20004192:	4643      	mov	r3, r8
20004194:	f04f 0a10 	mov.w	sl, #16
20004198:	46a8      	mov	r8, r5
2000419a:	f10b 0b0c 	add.w	fp, fp, #12
2000419e:	461d      	mov	r5, r3
200041a0:	e002      	b.n	200041a8 <_vfprintf_r+0x3fc>
200041a2:	3f10      	subs	r7, #16
200041a4:	2f10      	cmp	r7, #16
200041a6:	dd1e      	ble.n	200041e6 <_vfprintf_r+0x43a>
200041a8:	f8c4 a004 	str.w	sl, [r4, #4]
200041ac:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200041b0:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200041b4:	3301      	adds	r3, #1
200041b6:	6025      	str	r5, [r4, #0]
200041b8:	3210      	adds	r2, #16
200041ba:	2b07      	cmp	r3, #7
200041bc:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200041c0:	f104 0408 	add.w	r4, r4, #8
200041c4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200041c8:	ddeb      	ble.n	200041a2 <_vfprintf_r+0x3f6>
200041ca:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200041ce:	4648      	mov	r0, r9
200041d0:	4631      	mov	r1, r6
200041d2:	465a      	mov	r2, fp
200041d4:	3404      	adds	r4, #4
200041d6:	f7ff fddb 	bl	20003d90 <__sprint_r>
200041da:	2800      	cmp	r0, #0
200041dc:	f47f af06 	bne.w	20003fec <_vfprintf_r+0x240>
200041e0:	3f10      	subs	r7, #16
200041e2:	2f10      	cmp	r7, #16
200041e4:	dce0      	bgt.n	200041a8 <_vfprintf_r+0x3fc>
200041e6:	462b      	mov	r3, r5
200041e8:	4645      	mov	r5, r8
200041ea:	4698      	mov	r8, r3
200041ec:	6067      	str	r7, [r4, #4]
200041ee:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200041f2:	f8c4 8000 	str.w	r8, [r4]
200041f6:	1c5a      	adds	r2, r3, #1
200041f8:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
200041fc:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004200:	19db      	adds	r3, r3, r7
20004202:	2a07      	cmp	r2, #7
20004204:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20004208:	f300 858a 	bgt.w	20004d20 <_vfprintf_r+0xf74>
2000420c:	3408      	adds	r4, #8
2000420e:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20004212:	b19b      	cbz	r3, 2000423c <_vfprintf_r+0x490>
20004214:	2301      	movs	r3, #1
20004216:	6063      	str	r3, [r4, #4]
20004218:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000421c:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
20004220:	3207      	adds	r2, #7
20004222:	6022      	str	r2, [r4, #0]
20004224:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004228:	3301      	adds	r3, #1
2000422a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000422e:	3201      	adds	r2, #1
20004230:	2b07      	cmp	r3, #7
20004232:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004236:	f300 84b6 	bgt.w	20004ba6 <_vfprintf_r+0xdfa>
2000423a:	3408      	adds	r4, #8
2000423c:	9b15      	ldr	r3, [sp, #84]	; 0x54
2000423e:	b19b      	cbz	r3, 20004268 <_vfprintf_r+0x4bc>
20004240:	2302      	movs	r3, #2
20004242:	6063      	str	r3, [r4, #4]
20004244:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004248:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
2000424c:	3204      	adds	r2, #4
2000424e:	6022      	str	r2, [r4, #0]
20004250:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004254:	3301      	adds	r3, #1
20004256:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000425a:	3202      	adds	r2, #2
2000425c:	2b07      	cmp	r3, #7
2000425e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004262:	f300 84af 	bgt.w	20004bc4 <_vfprintf_r+0xe18>
20004266:	3408      	adds	r4, #8
20004268:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
2000426c:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
20004270:	f000 8376 	beq.w	20004960 <_vfprintf_r+0xbb4>
20004274:	9b17      	ldr	r3, [sp, #92]	; 0x5c
20004276:	9a10      	ldr	r2, [sp, #64]	; 0x40
20004278:	1a9f      	subs	r7, r3, r2
2000427a:	2f00      	cmp	r7, #0
2000427c:	dd43      	ble.n	20004306 <_vfprintf_r+0x55a>
2000427e:	2f10      	cmp	r7, #16
20004280:	f8df 8b8c 	ldr.w	r8, [pc, #2956]	; 20004e10 <_vfprintf_r+0x1064>
20004284:	dd2e      	ble.n	200042e4 <_vfprintf_r+0x538>
20004286:	4643      	mov	r3, r8
20004288:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
2000428c:	46a8      	mov	r8, r5
2000428e:	f04f 0a10 	mov.w	sl, #16
20004292:	f10b 0b0c 	add.w	fp, fp, #12
20004296:	461d      	mov	r5, r3
20004298:	e002      	b.n	200042a0 <_vfprintf_r+0x4f4>
2000429a:	3f10      	subs	r7, #16
2000429c:	2f10      	cmp	r7, #16
2000429e:	dd1e      	ble.n	200042de <_vfprintf_r+0x532>
200042a0:	f8c4 a004 	str.w	sl, [r4, #4]
200042a4:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200042a8:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200042ac:	3301      	adds	r3, #1
200042ae:	6025      	str	r5, [r4, #0]
200042b0:	3210      	adds	r2, #16
200042b2:	2b07      	cmp	r3, #7
200042b4:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200042b8:	f104 0408 	add.w	r4, r4, #8
200042bc:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200042c0:	ddeb      	ble.n	2000429a <_vfprintf_r+0x4ee>
200042c2:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200042c6:	4648      	mov	r0, r9
200042c8:	4631      	mov	r1, r6
200042ca:	465a      	mov	r2, fp
200042cc:	3404      	adds	r4, #4
200042ce:	f7ff fd5f 	bl	20003d90 <__sprint_r>
200042d2:	2800      	cmp	r0, #0
200042d4:	f47f ae8a 	bne.w	20003fec <_vfprintf_r+0x240>
200042d8:	3f10      	subs	r7, #16
200042da:	2f10      	cmp	r7, #16
200042dc:	dce0      	bgt.n	200042a0 <_vfprintf_r+0x4f4>
200042de:	462b      	mov	r3, r5
200042e0:	4645      	mov	r5, r8
200042e2:	4698      	mov	r8, r3
200042e4:	6067      	str	r7, [r4, #4]
200042e6:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200042ea:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200042ee:	3301      	adds	r3, #1
200042f0:	f8c4 8000 	str.w	r8, [r4]
200042f4:	19d2      	adds	r2, r2, r7
200042f6:	2b07      	cmp	r3, #7
200042f8:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200042fc:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004300:	f300 8442 	bgt.w	20004b88 <_vfprintf_r+0xddc>
20004304:	3408      	adds	r4, #8
20004306:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
2000430a:	f41c 7f80 	tst.w	ip, #256	; 0x100
2000430e:	f040 829d 	bne.w	2000484c <_vfprintf_r+0xaa0>
20004312:	9810      	ldr	r0, [sp, #64]	; 0x40
20004314:	9913      	ldr	r1, [sp, #76]	; 0x4c
20004316:	6060      	str	r0, [r4, #4]
20004318:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000431c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004320:	3301      	adds	r3, #1
20004322:	6021      	str	r1, [r4, #0]
20004324:	1812      	adds	r2, r2, r0
20004326:	2b07      	cmp	r3, #7
20004328:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000432c:	bfd8      	it	le
2000432e:	f104 0308 	addle.w	r3, r4, #8
20004332:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004336:	f300 839b 	bgt.w	20004a70 <_vfprintf_r+0xcc4>
2000433a:	990a      	ldr	r1, [sp, #40]	; 0x28
2000433c:	f011 0f04 	tst.w	r1, #4
20004340:	d055      	beq.n	200043ee <_vfprintf_r+0x642>
20004342:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20004344:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
20004348:	ebcc 0702 	rsb	r7, ip, r2
2000434c:	2f00      	cmp	r7, #0
2000434e:	dd4e      	ble.n	200043ee <_vfprintf_r+0x642>
20004350:	2f10      	cmp	r7, #16
20004352:	f24a 0878 	movw	r8, #41080	; 0xa078
20004356:	bfd8      	it	le
20004358:	f2c2 0800 	movtle	r8, #8192	; 0x2000
2000435c:	dd2e      	ble.n	200043bc <_vfprintf_r+0x610>
2000435e:	f2c2 0800 	movt	r8, #8192	; 0x2000
20004362:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20004366:	4642      	mov	r2, r8
20004368:	2410      	movs	r4, #16
2000436a:	46a8      	mov	r8, r5
2000436c:	f10a 0a0c 	add.w	sl, sl, #12
20004370:	4615      	mov	r5, r2
20004372:	e002      	b.n	2000437a <_vfprintf_r+0x5ce>
20004374:	3f10      	subs	r7, #16
20004376:	2f10      	cmp	r7, #16
20004378:	dd1d      	ble.n	200043b6 <_vfprintf_r+0x60a>
2000437a:	605c      	str	r4, [r3, #4]
2000437c:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004380:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004384:	3201      	adds	r2, #1
20004386:	601d      	str	r5, [r3, #0]
20004388:	3110      	adds	r1, #16
2000438a:	2a07      	cmp	r2, #7
2000438c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004390:	f103 0308 	add.w	r3, r3, #8
20004394:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004398:	ddec      	ble.n	20004374 <_vfprintf_r+0x5c8>
2000439a:	4648      	mov	r0, r9
2000439c:	4631      	mov	r1, r6
2000439e:	4652      	mov	r2, sl
200043a0:	f7ff fcf6 	bl	20003d90 <__sprint_r>
200043a4:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200043a8:	3304      	adds	r3, #4
200043aa:	2800      	cmp	r0, #0
200043ac:	f47f ae1e 	bne.w	20003fec <_vfprintf_r+0x240>
200043b0:	3f10      	subs	r7, #16
200043b2:	2f10      	cmp	r7, #16
200043b4:	dce1      	bgt.n	2000437a <_vfprintf_r+0x5ce>
200043b6:	462a      	mov	r2, r5
200043b8:	4645      	mov	r5, r8
200043ba:	4690      	mov	r8, r2
200043bc:	605f      	str	r7, [r3, #4]
200043be:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200043c2:	f8c3 8000 	str.w	r8, [r3]
200043c6:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
200043ca:	3201      	adds	r2, #1
200043cc:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200043d0:	18fb      	adds	r3, r7, r3
200043d2:	2a07      	cmp	r2, #7
200043d4:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200043d8:	dd0b      	ble.n	200043f2 <_vfprintf_r+0x646>
200043da:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200043de:	4648      	mov	r0, r9
200043e0:	4631      	mov	r1, r6
200043e2:	320c      	adds	r2, #12
200043e4:	f7ff fcd4 	bl	20003d90 <__sprint_r>
200043e8:	2800      	cmp	r0, #0
200043ea:	f47f adff 	bne.w	20003fec <_vfprintf_r+0x240>
200043ee:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
200043f2:	9811      	ldr	r0, [sp, #68]	; 0x44
200043f4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
200043f6:	990f      	ldr	r1, [sp, #60]	; 0x3c
200043f8:	428a      	cmp	r2, r1
200043fa:	bfac      	ite	ge
200043fc:	1880      	addge	r0, r0, r2
200043fe:	1840      	addlt	r0, r0, r1
20004400:	9011      	str	r0, [sp, #68]	; 0x44
20004402:	2b00      	cmp	r3, #0
20004404:	f040 8342 	bne.w	20004a8c <_vfprintf_r+0xce0>
20004408:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
2000440c:	2300      	movs	r3, #0
2000440e:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
20004412:	3404      	adds	r4, #4
20004414:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004418:	e530      	b.n	20003e7c <_vfprintf_r+0xd0>
2000441a:	9216      	str	r2, [sp, #88]	; 0x58
2000441c:	2a00      	cmp	r2, #0
2000441e:	f43f addd 	beq.w	20003fdc <_vfprintf_r+0x230>
20004422:	f50d 60a4 	add.w	r0, sp, #1312	; 0x520
20004426:	2301      	movs	r3, #1
20004428:	f04f 0c00 	mov.w	ip, #0
2000442c:	3004      	adds	r0, #4
2000442e:	930c      	str	r3, [sp, #48]	; 0x30
20004430:	f88d 2524 	strb.w	r2, [sp, #1316]	; 0x524
20004434:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
20004438:	9013      	str	r0, [sp, #76]	; 0x4c
2000443a:	9310      	str	r3, [sp, #64]	; 0x40
2000443c:	2100      	movs	r1, #0
2000443e:	9117      	str	r1, [sp, #92]	; 0x5c
20004440:	e687      	b.n	20004152 <_vfprintf_r+0x3a6>
20004442:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20004446:	2b00      	cmp	r3, #0
20004448:	f040 852b 	bne.w	20004ea2 <_vfprintf_r+0x10f6>
2000444c:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000444e:	462b      	mov	r3, r5
20004450:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
20004454:	782a      	ldrb	r2, [r5, #0]
20004456:	910b      	str	r1, [sp, #44]	; 0x2c
20004458:	e553      	b.n	20003f02 <_vfprintf_r+0x156>
2000445a:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000445c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000445e:	f043 0301 	orr.w	r3, r3, #1
20004462:	930a      	str	r3, [sp, #40]	; 0x28
20004464:	462b      	mov	r3, r5
20004466:	782a      	ldrb	r2, [r5, #0]
20004468:	910b      	str	r1, [sp, #44]	; 0x2c
2000446a:	e54a      	b.n	20003f02 <_vfprintf_r+0x156>
2000446c:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000446e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20004470:	6809      	ldr	r1, [r1, #0]
20004472:	910f      	str	r1, [sp, #60]	; 0x3c
20004474:	1d11      	adds	r1, r2, #4
20004476:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
20004478:	2b00      	cmp	r3, #0
2000447a:	f2c0 8780 	blt.w	2000537e <_vfprintf_r+0x15d2>
2000447e:	782a      	ldrb	r2, [r5, #0]
20004480:	462b      	mov	r3, r5
20004482:	910b      	str	r1, [sp, #44]	; 0x2c
20004484:	e53d      	b.n	20003f02 <_vfprintf_r+0x156>
20004486:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004488:	462b      	mov	r3, r5
2000448a:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
2000448e:	782a      	ldrb	r2, [r5, #0]
20004490:	910b      	str	r1, [sp, #44]	; 0x2c
20004492:	e536      	b.n	20003f02 <_vfprintf_r+0x156>
20004494:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004496:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004498:	f043 0304 	orr.w	r3, r3, #4
2000449c:	930a      	str	r3, [sp, #40]	; 0x28
2000449e:	462b      	mov	r3, r5
200044a0:	782a      	ldrb	r2, [r5, #0]
200044a2:	910b      	str	r1, [sp, #44]	; 0x2c
200044a4:	e52d      	b.n	20003f02 <_vfprintf_r+0x156>
200044a6:	462b      	mov	r3, r5
200044a8:	f813 2b01 	ldrb.w	r2, [r3], #1
200044ac:	2a2a      	cmp	r2, #42	; 0x2a
200044ae:	f001 80cd 	beq.w	2000564c <_vfprintf_r+0x18a0>
200044b2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
200044b6:	2909      	cmp	r1, #9
200044b8:	f201 8037 	bhi.w	2000552a <_vfprintf_r+0x177e>
200044bc:	3502      	adds	r5, #2
200044be:	2700      	movs	r7, #0
200044c0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
200044c4:	eb07 0787 	add.w	r7, r7, r7, lsl #2
200044c8:	462b      	mov	r3, r5
200044ca:	3501      	adds	r5, #1
200044cc:	eb01 0747 	add.w	r7, r1, r7, lsl #1
200044d0:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
200044d4:	2909      	cmp	r1, #9
200044d6:	d9f3      	bls.n	200044c0 <_vfprintf_r+0x714>
200044d8:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
200044dc:	461d      	mov	r5, r3
200044de:	e511      	b.n	20003f04 <_vfprintf_r+0x158>
200044e0:	990b      	ldr	r1, [sp, #44]	; 0x2c
200044e2:	462b      	mov	r3, r5
200044e4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200044e6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
200044ea:	920a      	str	r2, [sp, #40]	; 0x28
200044ec:	782a      	ldrb	r2, [r5, #0]
200044ee:	910b      	str	r1, [sp, #44]	; 0x2c
200044f0:	e507      	b.n	20003f02 <_vfprintf_r+0x156>
200044f2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
200044f6:	f04f 0800 	mov.w	r8, #0
200044fa:	462b      	mov	r3, r5
200044fc:	eb08 0888 	add.w	r8, r8, r8, lsl #2
20004500:	f813 2b01 	ldrb.w	r2, [r3], #1
20004504:	eb01 0848 	add.w	r8, r1, r8, lsl #1
20004508:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
2000450c:	461d      	mov	r5, r3
2000450e:	2909      	cmp	r1, #9
20004510:	d9f3      	bls.n	200044fa <_vfprintf_r+0x74e>
20004512:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
20004516:	461d      	mov	r5, r3
20004518:	e4f4      	b.n	20003f04 <_vfprintf_r+0x158>
2000451a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000451c:	9216      	str	r2, [sp, #88]	; 0x58
2000451e:	f043 0310 	orr.w	r3, r3, #16
20004522:	930a      	str	r3, [sp, #40]	; 0x28
20004524:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004528:	f01c 0f20 	tst.w	ip, #32
2000452c:	f000 815d 	beq.w	200047ea <_vfprintf_r+0xa3e>
20004530:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004532:	1dc3      	adds	r3, r0, #7
20004534:	f023 0307 	bic.w	r3, r3, #7
20004538:	f103 0108 	add.w	r1, r3, #8
2000453c:	910b      	str	r1, [sp, #44]	; 0x2c
2000453e:	e9d3 ab00 	ldrd	sl, fp, [r3]
20004542:	f1ba 0f00 	cmp.w	sl, #0
20004546:	f17b 0200 	sbcs.w	r2, fp, #0
2000454a:	f2c0 849b 	blt.w	20004e84 <_vfprintf_r+0x10d8>
2000454e:	ea5a 030b 	orrs.w	r3, sl, fp
20004552:	f04f 0301 	mov.w	r3, #1
20004556:	bf0c      	ite	eq
20004558:	2200      	moveq	r2, #0
2000455a:	2201      	movne	r2, #1
2000455c:	e5bc      	b.n	200040d8 <_vfprintf_r+0x32c>
2000455e:	980a      	ldr	r0, [sp, #40]	; 0x28
20004560:	9216      	str	r2, [sp, #88]	; 0x58
20004562:	f010 0f08 	tst.w	r0, #8
20004566:	f000 84ed 	beq.w	20004f44 <_vfprintf_r+0x1198>
2000456a:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000456c:	1dcb      	adds	r3, r1, #7
2000456e:	f023 0307 	bic.w	r3, r3, #7
20004572:	f103 0208 	add.w	r2, r3, #8
20004576:	920b      	str	r2, [sp, #44]	; 0x2c
20004578:	f8d3 8004 	ldr.w	r8, [r3, #4]
2000457c:	f8d3 a000 	ldr.w	sl, [r3]
20004580:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
20004584:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
20004588:	4650      	mov	r0, sl
2000458a:	4641      	mov	r1, r8
2000458c:	f004 f930 	bl	200087f0 <__isinfd>
20004590:	4683      	mov	fp, r0
20004592:	2800      	cmp	r0, #0
20004594:	f000 8599 	beq.w	200050ca <_vfprintf_r+0x131e>
20004598:	4650      	mov	r0, sl
2000459a:	2200      	movs	r2, #0
2000459c:	2300      	movs	r3, #0
2000459e:	4641      	mov	r1, r8
200045a0:	f005 f8f6 	bl	20009790 <__aeabi_dcmplt>
200045a4:	2800      	cmp	r0, #0
200045a6:	f040 850b 	bne.w	20004fc0 <_vfprintf_r+0x1214>
200045aa:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200045ae:	f24a 01b0 	movw	r1, #41136	; 0xa0b0
200045b2:	f24a 02ac 	movw	r2, #41132	; 0xa0ac
200045b6:	9816      	ldr	r0, [sp, #88]	; 0x58
200045b8:	f2c2 0100 	movt	r1, #8192	; 0x2000
200045bc:	f2c2 0200 	movt	r2, #8192	; 0x2000
200045c0:	f04f 0c03 	mov.w	ip, #3
200045c4:	2847      	cmp	r0, #71	; 0x47
200045c6:	bfd8      	it	le
200045c8:	4611      	movle	r1, r2
200045ca:	9113      	str	r1, [sp, #76]	; 0x4c
200045cc:	990a      	ldr	r1, [sp, #40]	; 0x28
200045ce:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
200045d2:	f021 0180 	bic.w	r1, r1, #128	; 0x80
200045d6:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
200045da:	910a      	str	r1, [sp, #40]	; 0x28
200045dc:	f04f 0c00 	mov.w	ip, #0
200045e0:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
200045e4:	e5b1      	b.n	2000414a <_vfprintf_r+0x39e>
200045e6:	990b      	ldr	r1, [sp, #44]	; 0x2c
200045e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200045ea:	f043 0308 	orr.w	r3, r3, #8
200045ee:	930a      	str	r3, [sp, #40]	; 0x28
200045f0:	462b      	mov	r3, r5
200045f2:	782a      	ldrb	r2, [r5, #0]
200045f4:	910b      	str	r1, [sp, #44]	; 0x2c
200045f6:	e484      	b.n	20003f02 <_vfprintf_r+0x156>
200045f8:	990a      	ldr	r1, [sp, #40]	; 0x28
200045fa:	f041 0140 	orr.w	r1, r1, #64	; 0x40
200045fe:	910a      	str	r1, [sp, #40]	; 0x28
20004600:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004602:	e73c      	b.n	2000447e <_vfprintf_r+0x6d2>
20004604:	782a      	ldrb	r2, [r5, #0]
20004606:	2a6c      	cmp	r2, #108	; 0x6c
20004608:	f000 8555 	beq.w	200050b6 <_vfprintf_r+0x130a>
2000460c:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000460e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004610:	910b      	str	r1, [sp, #44]	; 0x2c
20004612:	f043 0310 	orr.w	r3, r3, #16
20004616:	930a      	str	r3, [sp, #40]	; 0x28
20004618:	462b      	mov	r3, r5
2000461a:	e472      	b.n	20003f02 <_vfprintf_r+0x156>
2000461c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000461e:	f012 0f20 	tst.w	r2, #32
20004622:	f000 8482 	beq.w	20004f2a <_vfprintf_r+0x117e>
20004626:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004628:	9a11      	ldr	r2, [sp, #68]	; 0x44
2000462a:	6803      	ldr	r3, [r0, #0]
2000462c:	4610      	mov	r0, r2
2000462e:	ea4f 71e0 	mov.w	r1, r0, asr #31
20004632:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20004634:	e9c3 0100 	strd	r0, r1, [r3]
20004638:	f102 0a04 	add.w	sl, r2, #4
2000463c:	e41e      	b.n	20003e7c <_vfprintf_r+0xd0>
2000463e:	9216      	str	r2, [sp, #88]	; 0x58
20004640:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20004642:	f012 0320 	ands.w	r3, r2, #32
20004646:	f000 80ef 	beq.w	20004828 <_vfprintf_r+0xa7c>
2000464a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
2000464c:	1dda      	adds	r2, r3, #7
2000464e:	2300      	movs	r3, #0
20004650:	f022 0207 	bic.w	r2, r2, #7
20004654:	f102 0c08 	add.w	ip, r2, #8
20004658:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
2000465c:	e9d2 ab00 	ldrd	sl, fp, [r2]
20004660:	ea5a 000b 	orrs.w	r0, sl, fp
20004664:	bf0c      	ite	eq
20004666:	2200      	moveq	r2, #0
20004668:	2201      	movne	r2, #1
2000466a:	e531      	b.n	200040d0 <_vfprintf_r+0x324>
2000466c:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000466e:	2178      	movs	r1, #120	; 0x78
20004670:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004674:	9116      	str	r1, [sp, #88]	; 0x58
20004676:	6803      	ldr	r3, [r0, #0]
20004678:	f24a 00bc 	movw	r0, #41148	; 0xa0bc
2000467c:	f88d 1575 	strb.w	r1, [sp, #1397]	; 0x575
20004680:	2130      	movs	r1, #48	; 0x30
20004682:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
20004686:	f04c 0c02 	orr.w	ip, ip, #2
2000468a:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000468c:	1e1a      	subs	r2, r3, #0
2000468e:	bf18      	it	ne
20004690:	2201      	movne	r2, #1
20004692:	f2c2 0000 	movt	r0, #8192	; 0x2000
20004696:	469a      	mov	sl, r3
20004698:	f04f 0b00 	mov.w	fp, #0
2000469c:	3104      	adds	r1, #4
2000469e:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
200046a2:	9019      	str	r0, [sp, #100]	; 0x64
200046a4:	2302      	movs	r3, #2
200046a6:	910b      	str	r1, [sp, #44]	; 0x2c
200046a8:	e512      	b.n	200040d0 <_vfprintf_r+0x324>
200046aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
200046ac:	9216      	str	r2, [sp, #88]	; 0x58
200046ae:	f04f 0200 	mov.w	r2, #0
200046b2:	1d18      	adds	r0, r3, #4
200046b4:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
200046b8:	681b      	ldr	r3, [r3, #0]
200046ba:	900b      	str	r0, [sp, #44]	; 0x2c
200046bc:	9313      	str	r3, [sp, #76]	; 0x4c
200046be:	2b00      	cmp	r3, #0
200046c0:	f000 86c6 	beq.w	20005450 <_vfprintf_r+0x16a4>
200046c4:	2f00      	cmp	r7, #0
200046c6:	9813      	ldr	r0, [sp, #76]	; 0x4c
200046c8:	f2c0 868f 	blt.w	200053ea <_vfprintf_r+0x163e>
200046cc:	2100      	movs	r1, #0
200046ce:	463a      	mov	r2, r7
200046d0:	f003 f8a6 	bl	20007820 <memchr>
200046d4:	4603      	mov	r3, r0
200046d6:	2800      	cmp	r0, #0
200046d8:	f000 86f5 	beq.w	200054c6 <_vfprintf_r+0x171a>
200046dc:	9813      	ldr	r0, [sp, #76]	; 0x4c
200046de:	1a1b      	subs	r3, r3, r0
200046e0:	9310      	str	r3, [sp, #64]	; 0x40
200046e2:	42bb      	cmp	r3, r7
200046e4:	f340 85be 	ble.w	20005264 <_vfprintf_r+0x14b8>
200046e8:	9710      	str	r7, [sp, #64]	; 0x40
200046ea:	2100      	movs	r1, #0
200046ec:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
200046f0:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200046f4:	970c      	str	r7, [sp, #48]	; 0x30
200046f6:	9117      	str	r1, [sp, #92]	; 0x5c
200046f8:	e527      	b.n	2000414a <_vfprintf_r+0x39e>
200046fa:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200046fe:	9216      	str	r2, [sp, #88]	; 0x58
20004700:	f01c 0f20 	tst.w	ip, #32
20004704:	d023      	beq.n	2000474e <_vfprintf_r+0x9a2>
20004706:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004708:	2301      	movs	r3, #1
2000470a:	1dc2      	adds	r2, r0, #7
2000470c:	f022 0207 	bic.w	r2, r2, #7
20004710:	f102 0108 	add.w	r1, r2, #8
20004714:	910b      	str	r1, [sp, #44]	; 0x2c
20004716:	e9d2 ab00 	ldrd	sl, fp, [r2]
2000471a:	ea5a 020b 	orrs.w	r2, sl, fp
2000471e:	bf0c      	ite	eq
20004720:	2200      	moveq	r2, #0
20004722:	2201      	movne	r2, #1
20004724:	e4d4      	b.n	200040d0 <_vfprintf_r+0x324>
20004726:	990a      	ldr	r1, [sp, #40]	; 0x28
20004728:	462b      	mov	r3, r5
2000472a:	f041 0120 	orr.w	r1, r1, #32
2000472e:	910a      	str	r1, [sp, #40]	; 0x28
20004730:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004732:	782a      	ldrb	r2, [r5, #0]
20004734:	910b      	str	r1, [sp, #44]	; 0x2c
20004736:	f7ff bbe4 	b.w	20003f02 <_vfprintf_r+0x156>
2000473a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000473c:	9216      	str	r2, [sp, #88]	; 0x58
2000473e:	f043 0310 	orr.w	r3, r3, #16
20004742:	930a      	str	r3, [sp, #40]	; 0x28
20004744:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004748:	f01c 0f20 	tst.w	ip, #32
2000474c:	d1db      	bne.n	20004706 <_vfprintf_r+0x95a>
2000474e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004750:	f013 0f10 	tst.w	r3, #16
20004754:	f000 83d5 	beq.w	20004f02 <_vfprintf_r+0x1156>
20004758:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000475a:	2301      	movs	r3, #1
2000475c:	1d02      	adds	r2, r0, #4
2000475e:	920b      	str	r2, [sp, #44]	; 0x2c
20004760:	6801      	ldr	r1, [r0, #0]
20004762:	1e0a      	subs	r2, r1, #0
20004764:	bf18      	it	ne
20004766:	2201      	movne	r2, #1
20004768:	468a      	mov	sl, r1
2000476a:	f04f 0b00 	mov.w	fp, #0
2000476e:	e4af      	b.n	200040d0 <_vfprintf_r+0x324>
20004770:	980a      	ldr	r0, [sp, #40]	; 0x28
20004772:	9216      	str	r2, [sp, #88]	; 0x58
20004774:	f24a 0298 	movw	r2, #41112	; 0xa098
20004778:	f010 0f20 	tst.w	r0, #32
2000477c:	f2c2 0200 	movt	r2, #8192	; 0x2000
20004780:	9219      	str	r2, [sp, #100]	; 0x64
20004782:	f47f ac92 	bne.w	200040aa <_vfprintf_r+0x2fe>
20004786:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004788:	f013 0f10 	tst.w	r3, #16
2000478c:	f040 831a 	bne.w	20004dc4 <_vfprintf_r+0x1018>
20004790:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20004792:	f012 0f40 	tst.w	r2, #64	; 0x40
20004796:	f000 8315 	beq.w	20004dc4 <_vfprintf_r+0x1018>
2000479a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
2000479c:	f103 0c04 	add.w	ip, r3, #4
200047a0:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
200047a4:	f8b3 a000 	ldrh.w	sl, [r3]
200047a8:	46d2      	mov	sl, sl
200047aa:	f04f 0b00 	mov.w	fp, #0
200047ae:	e485      	b.n	200040bc <_vfprintf_r+0x310>
200047b0:	9216      	str	r2, [sp, #88]	; 0x58
200047b2:	f50d 61a4 	add.w	r1, sp, #1312	; 0x520
200047b6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200047b8:	f04f 0c01 	mov.w	ip, #1
200047bc:	f04f 0000 	mov.w	r0, #0
200047c0:	3104      	adds	r1, #4
200047c2:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
200047c6:	6813      	ldr	r3, [r2, #0]
200047c8:	3204      	adds	r2, #4
200047ca:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
200047ce:	920b      	str	r2, [sp, #44]	; 0x2c
200047d0:	9113      	str	r1, [sp, #76]	; 0x4c
200047d2:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
200047d6:	f88d 3524 	strb.w	r3, [sp, #1316]	; 0x524
200047da:	e62f      	b.n	2000443c <_vfprintf_r+0x690>
200047dc:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200047e0:	9216      	str	r2, [sp, #88]	; 0x58
200047e2:	f01c 0f20 	tst.w	ip, #32
200047e6:	f47f aea3 	bne.w	20004530 <_vfprintf_r+0x784>
200047ea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200047ec:	f012 0f10 	tst.w	r2, #16
200047f0:	f040 82f1 	bne.w	20004dd6 <_vfprintf_r+0x102a>
200047f4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200047f6:	f012 0f40 	tst.w	r2, #64	; 0x40
200047fa:	f000 82ec 	beq.w	20004dd6 <_vfprintf_r+0x102a>
200047fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20004800:	f103 0c04 	add.w	ip, r3, #4
20004804:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20004808:	f9b3 a000 	ldrsh.w	sl, [r3]
2000480c:	46d2      	mov	sl, sl
2000480e:	ea4f 7bea 	mov.w	fp, sl, asr #31
20004812:	e696      	b.n	20004542 <_vfprintf_r+0x796>
20004814:	990a      	ldr	r1, [sp, #40]	; 0x28
20004816:	9216      	str	r2, [sp, #88]	; 0x58
20004818:	f041 0110 	orr.w	r1, r1, #16
2000481c:	910a      	str	r1, [sp, #40]	; 0x28
2000481e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20004820:	f012 0320 	ands.w	r3, r2, #32
20004824:	f47f af11 	bne.w	2000464a <_vfprintf_r+0x89e>
20004828:	990a      	ldr	r1, [sp, #40]	; 0x28
2000482a:	f011 0210 	ands.w	r2, r1, #16
2000482e:	f000 8354 	beq.w	20004eda <_vfprintf_r+0x112e>
20004832:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20004834:	f102 0c04 	add.w	ip, r2, #4
20004838:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
2000483c:	6811      	ldr	r1, [r2, #0]
2000483e:	1e0a      	subs	r2, r1, #0
20004840:	bf18      	it	ne
20004842:	2201      	movne	r2, #1
20004844:	468a      	mov	sl, r1
20004846:	f04f 0b00 	mov.w	fp, #0
2000484a:	e441      	b.n	200040d0 <_vfprintf_r+0x324>
2000484c:	9a16      	ldr	r2, [sp, #88]	; 0x58
2000484e:	2a65      	cmp	r2, #101	; 0x65
20004850:	f340 8128 	ble.w	20004aa4 <_vfprintf_r+0xcf8>
20004854:	9812      	ldr	r0, [sp, #72]	; 0x48
20004856:	2200      	movs	r2, #0
20004858:	2300      	movs	r3, #0
2000485a:	991b      	ldr	r1, [sp, #108]	; 0x6c
2000485c:	f004 ff8e 	bl	2000977c <__aeabi_dcmpeq>
20004860:	2800      	cmp	r0, #0
20004862:	f000 81be 	beq.w	20004be2 <_vfprintf_r+0xe36>
20004866:	2301      	movs	r3, #1
20004868:	6063      	str	r3, [r4, #4]
2000486a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000486e:	f24a 03d8 	movw	r3, #41176	; 0xa0d8
20004872:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004876:	6023      	str	r3, [r4, #0]
20004878:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
2000487c:	3201      	adds	r2, #1
2000487e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004882:	3301      	adds	r3, #1
20004884:	2a07      	cmp	r2, #7
20004886:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
2000488a:	bfd8      	it	le
2000488c:	f104 0308 	addle.w	r3, r4, #8
20004890:	f300 839b 	bgt.w	20004fca <_vfprintf_r+0x121e>
20004894:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20004898:	981a      	ldr	r0, [sp, #104]	; 0x68
2000489a:	4282      	cmp	r2, r0
2000489c:	db04      	blt.n	200048a8 <_vfprintf_r+0xafc>
2000489e:	990a      	ldr	r1, [sp, #40]	; 0x28
200048a0:	f011 0f01 	tst.w	r1, #1
200048a4:	f43f ad49 	beq.w	2000433a <_vfprintf_r+0x58e>
200048a8:	2201      	movs	r2, #1
200048aa:	605a      	str	r2, [r3, #4]
200048ac:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200048b0:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200048b4:	3201      	adds	r2, #1
200048b6:	981d      	ldr	r0, [sp, #116]	; 0x74
200048b8:	3101      	adds	r1, #1
200048ba:	2a07      	cmp	r2, #7
200048bc:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200048c0:	6018      	str	r0, [r3, #0]
200048c2:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200048c6:	f300 855f 	bgt.w	20005388 <_vfprintf_r+0x15dc>
200048ca:	3308      	adds	r3, #8
200048cc:	991a      	ldr	r1, [sp, #104]	; 0x68
200048ce:	1e4f      	subs	r7, r1, #1
200048d0:	2f00      	cmp	r7, #0
200048d2:	f77f ad32 	ble.w	2000433a <_vfprintf_r+0x58e>
200048d6:	2f10      	cmp	r7, #16
200048d8:	f8df 8534 	ldr.w	r8, [pc, #1332]	; 20004e10 <_vfprintf_r+0x1064>
200048dc:	f340 82ea 	ble.w	20004eb4 <_vfprintf_r+0x1108>
200048e0:	4642      	mov	r2, r8
200048e2:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
200048e6:	46a8      	mov	r8, r5
200048e8:	2410      	movs	r4, #16
200048ea:	f10a 0a0c 	add.w	sl, sl, #12
200048ee:	4615      	mov	r5, r2
200048f0:	e003      	b.n	200048fa <_vfprintf_r+0xb4e>
200048f2:	3f10      	subs	r7, #16
200048f4:	2f10      	cmp	r7, #16
200048f6:	f340 82da 	ble.w	20004eae <_vfprintf_r+0x1102>
200048fa:	605c      	str	r4, [r3, #4]
200048fc:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004900:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004904:	3201      	adds	r2, #1
20004906:	601d      	str	r5, [r3, #0]
20004908:	3110      	adds	r1, #16
2000490a:	2a07      	cmp	r2, #7
2000490c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004910:	f103 0308 	add.w	r3, r3, #8
20004914:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004918:	ddeb      	ble.n	200048f2 <_vfprintf_r+0xb46>
2000491a:	4648      	mov	r0, r9
2000491c:	4631      	mov	r1, r6
2000491e:	4652      	mov	r2, sl
20004920:	f7ff fa36 	bl	20003d90 <__sprint_r>
20004924:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004928:	3304      	adds	r3, #4
2000492a:	2800      	cmp	r0, #0
2000492c:	d0e1      	beq.n	200048f2 <_vfprintf_r+0xb46>
2000492e:	f7ff bb5d 	b.w	20003fec <_vfprintf_r+0x240>
20004932:	b97b      	cbnz	r3, 20004954 <_vfprintf_r+0xba8>
20004934:	990a      	ldr	r1, [sp, #40]	; 0x28
20004936:	f011 0f01 	tst.w	r1, #1
2000493a:	d00b      	beq.n	20004954 <_vfprintf_r+0xba8>
2000493c:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
20004940:	2330      	movs	r3, #48	; 0x30
20004942:	3204      	adds	r2, #4
20004944:	f88d 354b 	strb.w	r3, [sp, #1355]	; 0x54b
20004948:	3227      	adds	r2, #39	; 0x27
2000494a:	2301      	movs	r3, #1
2000494c:	9213      	str	r2, [sp, #76]	; 0x4c
2000494e:	9310      	str	r3, [sp, #64]	; 0x40
20004950:	f7ff bbf3 	b.w	2000413a <_vfprintf_r+0x38e>
20004954:	9818      	ldr	r0, [sp, #96]	; 0x60
20004956:	2100      	movs	r1, #0
20004958:	9110      	str	r1, [sp, #64]	; 0x40
2000495a:	9013      	str	r0, [sp, #76]	; 0x4c
2000495c:	f7ff bbed 	b.w	2000413a <_vfprintf_r+0x38e>
20004960:	980f      	ldr	r0, [sp, #60]	; 0x3c
20004962:	990c      	ldr	r1, [sp, #48]	; 0x30
20004964:	1a47      	subs	r7, r0, r1
20004966:	2f00      	cmp	r7, #0
20004968:	f77f ac84 	ble.w	20004274 <_vfprintf_r+0x4c8>
2000496c:	2f10      	cmp	r7, #16
2000496e:	f8df 84a0 	ldr.w	r8, [pc, #1184]	; 20004e10 <_vfprintf_r+0x1064>
20004972:	dd2e      	ble.n	200049d2 <_vfprintf_r+0xc26>
20004974:	4643      	mov	r3, r8
20004976:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
2000497a:	46a8      	mov	r8, r5
2000497c:	f04f 0a10 	mov.w	sl, #16
20004980:	f10b 0b0c 	add.w	fp, fp, #12
20004984:	461d      	mov	r5, r3
20004986:	e002      	b.n	2000498e <_vfprintf_r+0xbe2>
20004988:	3f10      	subs	r7, #16
2000498a:	2f10      	cmp	r7, #16
2000498c:	dd1e      	ble.n	200049cc <_vfprintf_r+0xc20>
2000498e:	f8c4 a004 	str.w	sl, [r4, #4]
20004992:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004996:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000499a:	3301      	adds	r3, #1
2000499c:	6025      	str	r5, [r4, #0]
2000499e:	3210      	adds	r2, #16
200049a0:	2b07      	cmp	r3, #7
200049a2:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200049a6:	f104 0408 	add.w	r4, r4, #8
200049aa:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200049ae:	ddeb      	ble.n	20004988 <_vfprintf_r+0xbdc>
200049b0:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200049b4:	4648      	mov	r0, r9
200049b6:	4631      	mov	r1, r6
200049b8:	465a      	mov	r2, fp
200049ba:	3404      	adds	r4, #4
200049bc:	f7ff f9e8 	bl	20003d90 <__sprint_r>
200049c0:	2800      	cmp	r0, #0
200049c2:	f47f ab13 	bne.w	20003fec <_vfprintf_r+0x240>
200049c6:	3f10      	subs	r7, #16
200049c8:	2f10      	cmp	r7, #16
200049ca:	dce0      	bgt.n	2000498e <_vfprintf_r+0xbe2>
200049cc:	462b      	mov	r3, r5
200049ce:	4645      	mov	r5, r8
200049d0:	4698      	mov	r8, r3
200049d2:	6067      	str	r7, [r4, #4]
200049d4:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200049d8:	f8c4 8000 	str.w	r8, [r4]
200049dc:	1c5a      	adds	r2, r3, #1
200049de:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
200049e2:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200049e6:	19db      	adds	r3, r3, r7
200049e8:	2a07      	cmp	r2, #7
200049ea:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200049ee:	f300 823a 	bgt.w	20004e66 <_vfprintf_r+0x10ba>
200049f2:	3408      	adds	r4, #8
200049f4:	e43e      	b.n	20004274 <_vfprintf_r+0x4c8>
200049f6:	9913      	ldr	r1, [sp, #76]	; 0x4c
200049f8:	6063      	str	r3, [r4, #4]
200049fa:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200049fe:	6021      	str	r1, [r4, #0]
20004a00:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004a04:	3201      	adds	r2, #1
20004a06:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004a0a:	18cb      	adds	r3, r1, r3
20004a0c:	2a07      	cmp	r2, #7
20004a0e:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20004a12:	f300 8549 	bgt.w	200054a8 <_vfprintf_r+0x16fc>
20004a16:	3408      	adds	r4, #8
20004a18:	9a1d      	ldr	r2, [sp, #116]	; 0x74
20004a1a:	2301      	movs	r3, #1
20004a1c:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
20004a20:	6063      	str	r3, [r4, #4]
20004a22:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004a26:	6022      	str	r2, [r4, #0]
20004a28:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004a2c:	3301      	adds	r3, #1
20004a2e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004a32:	3201      	adds	r2, #1
20004a34:	2b07      	cmp	r3, #7
20004a36:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004a3a:	bfd8      	it	le
20004a3c:	f104 0308 	addle.w	r3, r4, #8
20004a40:	f300 8523 	bgt.w	2000548a <_vfprintf_r+0x16de>
20004a44:	9813      	ldr	r0, [sp, #76]	; 0x4c
20004a46:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20004a4a:	19c7      	adds	r7, r0, r7
20004a4c:	981a      	ldr	r0, [sp, #104]	; 0x68
20004a4e:	601f      	str	r7, [r3, #0]
20004a50:	1a81      	subs	r1, r0, r2
20004a52:	6059      	str	r1, [r3, #4]
20004a54:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004a58:	1a8a      	subs	r2, r1, r2
20004a5a:	f8dd 1550 	ldr.w	r1, [sp, #1360]	; 0x550
20004a5e:	1812      	adds	r2, r2, r0
20004a60:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004a64:	3101      	adds	r1, #1
20004a66:	f8cd 1550 	str.w	r1, [sp, #1360]	; 0x550
20004a6a:	2907      	cmp	r1, #7
20004a6c:	f340 8232 	ble.w	20004ed4 <_vfprintf_r+0x1128>
20004a70:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004a74:	4648      	mov	r0, r9
20004a76:	4631      	mov	r1, r6
20004a78:	320c      	adds	r2, #12
20004a7a:	f7ff f989 	bl	20003d90 <__sprint_r>
20004a7e:	2800      	cmp	r0, #0
20004a80:	f47f aab4 	bne.w	20003fec <_vfprintf_r+0x240>
20004a84:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004a88:	3304      	adds	r3, #4
20004a8a:	e456      	b.n	2000433a <_vfprintf_r+0x58e>
20004a8c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004a90:	4648      	mov	r0, r9
20004a92:	4631      	mov	r1, r6
20004a94:	320c      	adds	r2, #12
20004a96:	f7ff f97b 	bl	20003d90 <__sprint_r>
20004a9a:	2800      	cmp	r0, #0
20004a9c:	f43f acb4 	beq.w	20004408 <_vfprintf_r+0x65c>
20004aa0:	f7ff baa4 	b.w	20003fec <_vfprintf_r+0x240>
20004aa4:	991a      	ldr	r1, [sp, #104]	; 0x68
20004aa6:	2901      	cmp	r1, #1
20004aa8:	dd4c      	ble.n	20004b44 <_vfprintf_r+0xd98>
20004aaa:	2301      	movs	r3, #1
20004aac:	6063      	str	r3, [r4, #4]
20004aae:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004ab2:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004ab6:	3301      	adds	r3, #1
20004ab8:	9813      	ldr	r0, [sp, #76]	; 0x4c
20004aba:	3201      	adds	r2, #1
20004abc:	2b07      	cmp	r3, #7
20004abe:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004ac2:	6020      	str	r0, [r4, #0]
20004ac4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004ac8:	f300 81b2 	bgt.w	20004e30 <_vfprintf_r+0x1084>
20004acc:	3408      	adds	r4, #8
20004ace:	2301      	movs	r3, #1
20004ad0:	6063      	str	r3, [r4, #4]
20004ad2:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004ad6:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004ada:	3301      	adds	r3, #1
20004adc:	991d      	ldr	r1, [sp, #116]	; 0x74
20004ade:	3201      	adds	r2, #1
20004ae0:	2b07      	cmp	r3, #7
20004ae2:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004ae6:	6021      	str	r1, [r4, #0]
20004ae8:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004aec:	f300 8192 	bgt.w	20004e14 <_vfprintf_r+0x1068>
20004af0:	3408      	adds	r4, #8
20004af2:	9812      	ldr	r0, [sp, #72]	; 0x48
20004af4:	2200      	movs	r2, #0
20004af6:	2300      	movs	r3, #0
20004af8:	991b      	ldr	r1, [sp, #108]	; 0x6c
20004afa:	f004 fe3f 	bl	2000977c <__aeabi_dcmpeq>
20004afe:	2800      	cmp	r0, #0
20004b00:	f040 811d 	bne.w	20004d3e <_vfprintf_r+0xf92>
20004b04:	9b1a      	ldr	r3, [sp, #104]	; 0x68
20004b06:	9813      	ldr	r0, [sp, #76]	; 0x4c
20004b08:	1e5a      	subs	r2, r3, #1
20004b0a:	6062      	str	r2, [r4, #4]
20004b0c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004b10:	1c41      	adds	r1, r0, #1
20004b12:	6021      	str	r1, [r4, #0]
20004b14:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004b18:	3301      	adds	r3, #1
20004b1a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004b1e:	188a      	adds	r2, r1, r2
20004b20:	2b07      	cmp	r3, #7
20004b22:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004b26:	dc21      	bgt.n	20004b6c <_vfprintf_r+0xdc0>
20004b28:	3408      	adds	r4, #8
20004b2a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
20004b2c:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
20004b30:	981c      	ldr	r0, [sp, #112]	; 0x70
20004b32:	6022      	str	r2, [r4, #0]
20004b34:	6063      	str	r3, [r4, #4]
20004b36:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004b3a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004b3e:	3301      	adds	r3, #1
20004b40:	f7ff bbf0 	b.w	20004324 <_vfprintf_r+0x578>
20004b44:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20004b46:	f012 0f01 	tst.w	r2, #1
20004b4a:	d1ae      	bne.n	20004aaa <_vfprintf_r+0xcfe>
20004b4c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
20004b4e:	2301      	movs	r3, #1
20004b50:	6063      	str	r3, [r4, #4]
20004b52:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004b56:	6022      	str	r2, [r4, #0]
20004b58:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004b5c:	3301      	adds	r3, #1
20004b5e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004b62:	3201      	adds	r2, #1
20004b64:	2b07      	cmp	r3, #7
20004b66:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004b6a:	dddd      	ble.n	20004b28 <_vfprintf_r+0xd7c>
20004b6c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004b70:	4648      	mov	r0, r9
20004b72:	4631      	mov	r1, r6
20004b74:	320c      	adds	r2, #12
20004b76:	f7ff f90b 	bl	20003d90 <__sprint_r>
20004b7a:	2800      	cmp	r0, #0
20004b7c:	f47f aa36 	bne.w	20003fec <_vfprintf_r+0x240>
20004b80:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004b84:	3404      	adds	r4, #4
20004b86:	e7d0      	b.n	20004b2a <_vfprintf_r+0xd7e>
20004b88:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004b8c:	4648      	mov	r0, r9
20004b8e:	4631      	mov	r1, r6
20004b90:	320c      	adds	r2, #12
20004b92:	f7ff f8fd 	bl	20003d90 <__sprint_r>
20004b96:	2800      	cmp	r0, #0
20004b98:	f47f aa28 	bne.w	20003fec <_vfprintf_r+0x240>
20004b9c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004ba0:	3404      	adds	r4, #4
20004ba2:	f7ff bbb0 	b.w	20004306 <_vfprintf_r+0x55a>
20004ba6:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004baa:	4648      	mov	r0, r9
20004bac:	4631      	mov	r1, r6
20004bae:	320c      	adds	r2, #12
20004bb0:	f7ff f8ee 	bl	20003d90 <__sprint_r>
20004bb4:	2800      	cmp	r0, #0
20004bb6:	f47f aa19 	bne.w	20003fec <_vfprintf_r+0x240>
20004bba:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004bbe:	3404      	adds	r4, #4
20004bc0:	f7ff bb3c 	b.w	2000423c <_vfprintf_r+0x490>
20004bc4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004bc8:	4648      	mov	r0, r9
20004bca:	4631      	mov	r1, r6
20004bcc:	320c      	adds	r2, #12
20004bce:	f7ff f8df 	bl	20003d90 <__sprint_r>
20004bd2:	2800      	cmp	r0, #0
20004bd4:	f47f aa0a 	bne.w	20003fec <_vfprintf_r+0x240>
20004bd8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004bdc:	3404      	adds	r4, #4
20004bde:	f7ff bb43 	b.w	20004268 <_vfprintf_r+0x4bc>
20004be2:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
20004be6:	2b00      	cmp	r3, #0
20004be8:	f340 81fd 	ble.w	20004fe6 <_vfprintf_r+0x123a>
20004bec:	991a      	ldr	r1, [sp, #104]	; 0x68
20004bee:	428b      	cmp	r3, r1
20004bf0:	f6ff af01 	blt.w	200049f6 <_vfprintf_r+0xc4a>
20004bf4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
20004bf6:	6061      	str	r1, [r4, #4]
20004bf8:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004bfc:	6022      	str	r2, [r4, #0]
20004bfe:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004c02:	3301      	adds	r3, #1
20004c04:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004c08:	1852      	adds	r2, r2, r1
20004c0a:	2b07      	cmp	r3, #7
20004c0c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004c10:	bfd8      	it	le
20004c12:	f104 0308 	addle.w	r3, r4, #8
20004c16:	f300 8429 	bgt.w	2000546c <_vfprintf_r+0x16c0>
20004c1a:	f8dd 4570 	ldr.w	r4, [sp, #1392]	; 0x570
20004c1e:	981a      	ldr	r0, [sp, #104]	; 0x68
20004c20:	1a24      	subs	r4, r4, r0
20004c22:	2c00      	cmp	r4, #0
20004c24:	f340 81b3 	ble.w	20004f8e <_vfprintf_r+0x11e2>
20004c28:	2c10      	cmp	r4, #16
20004c2a:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 20004e10 <_vfprintf_r+0x1064>
20004c2e:	f340 819d 	ble.w	20004f6c <_vfprintf_r+0x11c0>
20004c32:	4642      	mov	r2, r8
20004c34:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20004c38:	46a8      	mov	r8, r5
20004c3a:	2710      	movs	r7, #16
20004c3c:	f10a 0a0c 	add.w	sl, sl, #12
20004c40:	4615      	mov	r5, r2
20004c42:	e003      	b.n	20004c4c <_vfprintf_r+0xea0>
20004c44:	3c10      	subs	r4, #16
20004c46:	2c10      	cmp	r4, #16
20004c48:	f340 818d 	ble.w	20004f66 <_vfprintf_r+0x11ba>
20004c4c:	605f      	str	r7, [r3, #4]
20004c4e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004c52:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004c56:	3201      	adds	r2, #1
20004c58:	601d      	str	r5, [r3, #0]
20004c5a:	3110      	adds	r1, #16
20004c5c:	2a07      	cmp	r2, #7
20004c5e:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004c62:	f103 0308 	add.w	r3, r3, #8
20004c66:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004c6a:	ddeb      	ble.n	20004c44 <_vfprintf_r+0xe98>
20004c6c:	4648      	mov	r0, r9
20004c6e:	4631      	mov	r1, r6
20004c70:	4652      	mov	r2, sl
20004c72:	f7ff f88d 	bl	20003d90 <__sprint_r>
20004c76:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004c7a:	3304      	adds	r3, #4
20004c7c:	2800      	cmp	r0, #0
20004c7e:	d0e1      	beq.n	20004c44 <_vfprintf_r+0xe98>
20004c80:	f7ff b9b4 	b.w	20003fec <_vfprintf_r+0x240>
20004c84:	9a18      	ldr	r2, [sp, #96]	; 0x60
20004c86:	9819      	ldr	r0, [sp, #100]	; 0x64
20004c88:	4613      	mov	r3, r2
20004c8a:	9213      	str	r2, [sp, #76]	; 0x4c
20004c8c:	f00a 020f 	and.w	r2, sl, #15
20004c90:	ea4f 111a 	mov.w	r1, sl, lsr #4
20004c94:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
20004c98:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
20004c9c:	5c82      	ldrb	r2, [r0, r2]
20004c9e:	468a      	mov	sl, r1
20004ca0:	46e3      	mov	fp, ip
20004ca2:	ea5a 0c0b 	orrs.w	ip, sl, fp
20004ca6:	f803 2d01 	strb.w	r2, [r3, #-1]!
20004caa:	d1ef      	bne.n	20004c8c <_vfprintf_r+0xee0>
20004cac:	9818      	ldr	r0, [sp, #96]	; 0x60
20004cae:	9313      	str	r3, [sp, #76]	; 0x4c
20004cb0:	1ac0      	subs	r0, r0, r3
20004cb2:	9010      	str	r0, [sp, #64]	; 0x40
20004cb4:	f7ff ba41 	b.w	2000413a <_vfprintf_r+0x38e>
20004cb8:	2209      	movs	r2, #9
20004cba:	2300      	movs	r3, #0
20004cbc:	4552      	cmp	r2, sl
20004cbe:	eb73 000b 	sbcs.w	r0, r3, fp
20004cc2:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
20004cc6:	d21f      	bcs.n	20004d08 <_vfprintf_r+0xf5c>
20004cc8:	4623      	mov	r3, r4
20004cca:	4644      	mov	r4, r8
20004ccc:	46b8      	mov	r8, r7
20004cce:	461f      	mov	r7, r3
20004cd0:	4650      	mov	r0, sl
20004cd2:	4659      	mov	r1, fp
20004cd4:	220a      	movs	r2, #10
20004cd6:	2300      	movs	r3, #0
20004cd8:	f004 fdaa 	bl	20009830 <__aeabi_uldivmod>
20004cdc:	2300      	movs	r3, #0
20004cde:	4650      	mov	r0, sl
20004ce0:	4659      	mov	r1, fp
20004ce2:	f102 0c30 	add.w	ip, r2, #48	; 0x30
20004ce6:	220a      	movs	r2, #10
20004ce8:	f804 cd01 	strb.w	ip, [r4, #-1]!
20004cec:	f004 fda0 	bl	20009830 <__aeabi_uldivmod>
20004cf0:	2209      	movs	r2, #9
20004cf2:	2300      	movs	r3, #0
20004cf4:	4682      	mov	sl, r0
20004cf6:	468b      	mov	fp, r1
20004cf8:	4552      	cmp	r2, sl
20004cfa:	eb73 030b 	sbcs.w	r3, r3, fp
20004cfe:	d3e7      	bcc.n	20004cd0 <_vfprintf_r+0xf24>
20004d00:	463b      	mov	r3, r7
20004d02:	4647      	mov	r7, r8
20004d04:	46a0      	mov	r8, r4
20004d06:	461c      	mov	r4, r3
20004d08:	f108 30ff 	add.w	r0, r8, #4294967295
20004d0c:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
20004d10:	9013      	str	r0, [sp, #76]	; 0x4c
20004d12:	f808 ac01 	strb.w	sl, [r8, #-1]
20004d16:	9918      	ldr	r1, [sp, #96]	; 0x60
20004d18:	1a09      	subs	r1, r1, r0
20004d1a:	9110      	str	r1, [sp, #64]	; 0x40
20004d1c:	f7ff ba0d 	b.w	2000413a <_vfprintf_r+0x38e>
20004d20:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004d24:	4648      	mov	r0, r9
20004d26:	4631      	mov	r1, r6
20004d28:	320c      	adds	r2, #12
20004d2a:	f7ff f831 	bl	20003d90 <__sprint_r>
20004d2e:	2800      	cmp	r0, #0
20004d30:	f47f a95c 	bne.w	20003fec <_vfprintf_r+0x240>
20004d34:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004d38:	3404      	adds	r4, #4
20004d3a:	f7ff ba68 	b.w	2000420e <_vfprintf_r+0x462>
20004d3e:	991a      	ldr	r1, [sp, #104]	; 0x68
20004d40:	1e4f      	subs	r7, r1, #1
20004d42:	2f00      	cmp	r7, #0
20004d44:	f77f aef1 	ble.w	20004b2a <_vfprintf_r+0xd7e>
20004d48:	2f10      	cmp	r7, #16
20004d4a:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 20004e10 <_vfprintf_r+0x1064>
20004d4e:	dd4e      	ble.n	20004dee <_vfprintf_r+0x1042>
20004d50:	4643      	mov	r3, r8
20004d52:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20004d56:	46a8      	mov	r8, r5
20004d58:	f04f 0a10 	mov.w	sl, #16
20004d5c:	f10b 0b0c 	add.w	fp, fp, #12
20004d60:	461d      	mov	r5, r3
20004d62:	e002      	b.n	20004d6a <_vfprintf_r+0xfbe>
20004d64:	3f10      	subs	r7, #16
20004d66:	2f10      	cmp	r7, #16
20004d68:	dd3e      	ble.n	20004de8 <_vfprintf_r+0x103c>
20004d6a:	f8c4 a004 	str.w	sl, [r4, #4]
20004d6e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004d72:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004d76:	3301      	adds	r3, #1
20004d78:	6025      	str	r5, [r4, #0]
20004d7a:	3210      	adds	r2, #16
20004d7c:	2b07      	cmp	r3, #7
20004d7e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004d82:	f104 0408 	add.w	r4, r4, #8
20004d86:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004d8a:	ddeb      	ble.n	20004d64 <_vfprintf_r+0xfb8>
20004d8c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004d90:	4648      	mov	r0, r9
20004d92:	4631      	mov	r1, r6
20004d94:	465a      	mov	r2, fp
20004d96:	3404      	adds	r4, #4
20004d98:	f7fe fffa 	bl	20003d90 <__sprint_r>
20004d9c:	2800      	cmp	r0, #0
20004d9e:	d0e1      	beq.n	20004d64 <_vfprintf_r+0xfb8>
20004da0:	f7ff b924 	b.w	20003fec <_vfprintf_r+0x240>
20004da4:	9816      	ldr	r0, [sp, #88]	; 0x58
20004da6:	2130      	movs	r1, #48	; 0x30
20004da8:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004dac:	2201      	movs	r2, #1
20004dae:	2302      	movs	r3, #2
20004db0:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
20004db4:	f04c 0c02 	orr.w	ip, ip, #2
20004db8:	f88d 0575 	strb.w	r0, [sp, #1397]	; 0x575
20004dbc:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
20004dc0:	f7ff b986 	b.w	200040d0 <_vfprintf_r+0x324>
20004dc4:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004dc6:	1d01      	adds	r1, r0, #4
20004dc8:	6803      	ldr	r3, [r0, #0]
20004dca:	910b      	str	r1, [sp, #44]	; 0x2c
20004dcc:	469a      	mov	sl, r3
20004dce:	f04f 0b00 	mov.w	fp, #0
20004dd2:	f7ff b973 	b.w	200040bc <_vfprintf_r+0x310>
20004dd6:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004dd8:	1d01      	adds	r1, r0, #4
20004dda:	6803      	ldr	r3, [r0, #0]
20004ddc:	910b      	str	r1, [sp, #44]	; 0x2c
20004dde:	469a      	mov	sl, r3
20004de0:	ea4f 7bea 	mov.w	fp, sl, asr #31
20004de4:	f7ff bbad 	b.w	20004542 <_vfprintf_r+0x796>
20004de8:	462b      	mov	r3, r5
20004dea:	4645      	mov	r5, r8
20004dec:	4698      	mov	r8, r3
20004dee:	6067      	str	r7, [r4, #4]
20004df0:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004df4:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004df8:	3301      	adds	r3, #1
20004dfa:	f8c4 8000 	str.w	r8, [r4]
20004dfe:	19d2      	adds	r2, r2, r7
20004e00:	2b07      	cmp	r3, #7
20004e02:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004e06:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004e0a:	f77f ae8d 	ble.w	20004b28 <_vfprintf_r+0xd7c>
20004e0e:	e6ad      	b.n	20004b6c <_vfprintf_r+0xdc0>
20004e10:	2000a088 	.word	0x2000a088
20004e14:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004e18:	4648      	mov	r0, r9
20004e1a:	4631      	mov	r1, r6
20004e1c:	320c      	adds	r2, #12
20004e1e:	f7fe ffb7 	bl	20003d90 <__sprint_r>
20004e22:	2800      	cmp	r0, #0
20004e24:	f47f a8e2 	bne.w	20003fec <_vfprintf_r+0x240>
20004e28:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004e2c:	3404      	adds	r4, #4
20004e2e:	e660      	b.n	20004af2 <_vfprintf_r+0xd46>
20004e30:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004e34:	4648      	mov	r0, r9
20004e36:	4631      	mov	r1, r6
20004e38:	320c      	adds	r2, #12
20004e3a:	f7fe ffa9 	bl	20003d90 <__sprint_r>
20004e3e:	2800      	cmp	r0, #0
20004e40:	f47f a8d4 	bne.w	20003fec <_vfprintf_r+0x240>
20004e44:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004e48:	3404      	adds	r4, #4
20004e4a:	e640      	b.n	20004ace <_vfprintf_r+0xd22>
20004e4c:	2830      	cmp	r0, #48	; 0x30
20004e4e:	f000 82ec 	beq.w	2000542a <_vfprintf_r+0x167e>
20004e52:	9813      	ldr	r0, [sp, #76]	; 0x4c
20004e54:	2330      	movs	r3, #48	; 0x30
20004e56:	f800 3d01 	strb.w	r3, [r0, #-1]!
20004e5a:	9918      	ldr	r1, [sp, #96]	; 0x60
20004e5c:	9013      	str	r0, [sp, #76]	; 0x4c
20004e5e:	1a09      	subs	r1, r1, r0
20004e60:	9110      	str	r1, [sp, #64]	; 0x40
20004e62:	f7ff b96a 	b.w	2000413a <_vfprintf_r+0x38e>
20004e66:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004e6a:	4648      	mov	r0, r9
20004e6c:	4631      	mov	r1, r6
20004e6e:	320c      	adds	r2, #12
20004e70:	f7fe ff8e 	bl	20003d90 <__sprint_r>
20004e74:	2800      	cmp	r0, #0
20004e76:	f47f a8b9 	bne.w	20003fec <_vfprintf_r+0x240>
20004e7a:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004e7e:	3404      	adds	r4, #4
20004e80:	f7ff b9f8 	b.w	20004274 <_vfprintf_r+0x4c8>
20004e84:	f1da 0a00 	rsbs	sl, sl, #0
20004e88:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
20004e8c:	232d      	movs	r3, #45	; 0x2d
20004e8e:	ea5a 0c0b 	orrs.w	ip, sl, fp
20004e92:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20004e96:	bf0c      	ite	eq
20004e98:	2200      	moveq	r2, #0
20004e9a:	2201      	movne	r2, #1
20004e9c:	2301      	movs	r3, #1
20004e9e:	f7ff b91b 	b.w	200040d8 <_vfprintf_r+0x32c>
20004ea2:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004ea4:	462b      	mov	r3, r5
20004ea6:	782a      	ldrb	r2, [r5, #0]
20004ea8:	910b      	str	r1, [sp, #44]	; 0x2c
20004eaa:	f7ff b82a 	b.w	20003f02 <_vfprintf_r+0x156>
20004eae:	462a      	mov	r2, r5
20004eb0:	4645      	mov	r5, r8
20004eb2:	4690      	mov	r8, r2
20004eb4:	605f      	str	r7, [r3, #4]
20004eb6:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004eba:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004ebe:	3201      	adds	r2, #1
20004ec0:	f8c3 8000 	str.w	r8, [r3]
20004ec4:	19c9      	adds	r1, r1, r7
20004ec6:	2a07      	cmp	r2, #7
20004ec8:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004ecc:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004ed0:	f73f adce 	bgt.w	20004a70 <_vfprintf_r+0xcc4>
20004ed4:	3308      	adds	r3, #8
20004ed6:	f7ff ba30 	b.w	2000433a <_vfprintf_r+0x58e>
20004eda:	980a      	ldr	r0, [sp, #40]	; 0x28
20004edc:	f010 0340 	ands.w	r3, r0, #64	; 0x40
20004ee0:	f000 81ed 	beq.w	200052be <_vfprintf_r+0x1512>
20004ee4:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004ee6:	4613      	mov	r3, r2
20004ee8:	1d0a      	adds	r2, r1, #4
20004eea:	920b      	str	r2, [sp, #44]	; 0x2c
20004eec:	f8b1 a000 	ldrh.w	sl, [r1]
20004ef0:	f1ba 0200 	subs.w	r2, sl, #0
20004ef4:	bf18      	it	ne
20004ef6:	2201      	movne	r2, #1
20004ef8:	46d2      	mov	sl, sl
20004efa:	f04f 0b00 	mov.w	fp, #0
20004efe:	f7ff b8e7 	b.w	200040d0 <_vfprintf_r+0x324>
20004f02:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004f04:	f013 0f40 	tst.w	r3, #64	; 0x40
20004f08:	f000 81cc 	beq.w	200052a4 <_vfprintf_r+0x14f8>
20004f0c:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004f0e:	2301      	movs	r3, #1
20004f10:	1d01      	adds	r1, r0, #4
20004f12:	910b      	str	r1, [sp, #44]	; 0x2c
20004f14:	f8b0 a000 	ldrh.w	sl, [r0]
20004f18:	f1ba 0200 	subs.w	r2, sl, #0
20004f1c:	bf18      	it	ne
20004f1e:	2201      	movne	r2, #1
20004f20:	46d2      	mov	sl, sl
20004f22:	f04f 0b00 	mov.w	fp, #0
20004f26:	f7ff b8d3 	b.w	200040d0 <_vfprintf_r+0x324>
20004f2a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004f2c:	f013 0f10 	tst.w	r3, #16
20004f30:	f000 81a4 	beq.w	2000527c <_vfprintf_r+0x14d0>
20004f34:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004f36:	9911      	ldr	r1, [sp, #68]	; 0x44
20004f38:	f100 0a04 	add.w	sl, r0, #4
20004f3c:	6803      	ldr	r3, [r0, #0]
20004f3e:	6019      	str	r1, [r3, #0]
20004f40:	f7fe bf9c 	b.w	20003e7c <_vfprintf_r+0xd0>
20004f44:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004f46:	1dc3      	adds	r3, r0, #7
20004f48:	f023 0307 	bic.w	r3, r3, #7
20004f4c:	f103 0108 	add.w	r1, r3, #8
20004f50:	910b      	str	r1, [sp, #44]	; 0x2c
20004f52:	f8d3 8004 	ldr.w	r8, [r3, #4]
20004f56:	f8d3 a000 	ldr.w	sl, [r3]
20004f5a:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
20004f5e:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
20004f62:	f7ff bb11 	b.w	20004588 <_vfprintf_r+0x7dc>
20004f66:	462a      	mov	r2, r5
20004f68:	4645      	mov	r5, r8
20004f6a:	4690      	mov	r8, r2
20004f6c:	605c      	str	r4, [r3, #4]
20004f6e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004f72:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004f76:	3201      	adds	r2, #1
20004f78:	f8c3 8000 	str.w	r8, [r3]
20004f7c:	1909      	adds	r1, r1, r4
20004f7e:	2a07      	cmp	r2, #7
20004f80:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004f84:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004f88:	f300 82ea 	bgt.w	20005560 <_vfprintf_r+0x17b4>
20004f8c:	3308      	adds	r3, #8
20004f8e:	990a      	ldr	r1, [sp, #40]	; 0x28
20004f90:	f011 0f01 	tst.w	r1, #1
20004f94:	f43f a9d1 	beq.w	2000433a <_vfprintf_r+0x58e>
20004f98:	2201      	movs	r2, #1
20004f9a:	605a      	str	r2, [r3, #4]
20004f9c:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004fa0:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004fa4:	3201      	adds	r2, #1
20004fa6:	981d      	ldr	r0, [sp, #116]	; 0x74
20004fa8:	3101      	adds	r1, #1
20004faa:	2a07      	cmp	r2, #7
20004fac:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004fb0:	6018      	str	r0, [r3, #0]
20004fb2:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004fb6:	f73f ad5b 	bgt.w	20004a70 <_vfprintf_r+0xcc4>
20004fba:	3308      	adds	r3, #8
20004fbc:	f7ff b9bd 	b.w	2000433a <_vfprintf_r+0x58e>
20004fc0:	232d      	movs	r3, #45	; 0x2d
20004fc2:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20004fc6:	f7ff baf2 	b.w	200045ae <_vfprintf_r+0x802>
20004fca:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004fce:	4648      	mov	r0, r9
20004fd0:	4631      	mov	r1, r6
20004fd2:	320c      	adds	r2, #12
20004fd4:	f7fe fedc 	bl	20003d90 <__sprint_r>
20004fd8:	2800      	cmp	r0, #0
20004fda:	f47f a807 	bne.w	20003fec <_vfprintf_r+0x240>
20004fde:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004fe2:	3304      	adds	r3, #4
20004fe4:	e456      	b.n	20004894 <_vfprintf_r+0xae8>
20004fe6:	2301      	movs	r3, #1
20004fe8:	6063      	str	r3, [r4, #4]
20004fea:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004fee:	f24a 03d8 	movw	r3, #41176	; 0xa0d8
20004ff2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004ff6:	6023      	str	r3, [r4, #0]
20004ff8:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20004ffc:	3201      	adds	r2, #1
20004ffe:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005002:	3301      	adds	r3, #1
20005004:	2a07      	cmp	r2, #7
20005006:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
2000500a:	bfd8      	it	le
2000500c:	f104 0308 	addle.w	r3, r4, #8
20005010:	f300 8187 	bgt.w	20005322 <_vfprintf_r+0x1576>
20005014:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20005018:	b93a      	cbnz	r2, 2000502a <_vfprintf_r+0x127e>
2000501a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
2000501c:	b92a      	cbnz	r2, 2000502a <_vfprintf_r+0x127e>
2000501e:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20005022:	f01c 0f01 	tst.w	ip, #1
20005026:	f43f a988 	beq.w	2000433a <_vfprintf_r+0x58e>
2000502a:	2201      	movs	r2, #1
2000502c:	605a      	str	r2, [r3, #4]
2000502e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005032:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005036:	3201      	adds	r2, #1
20005038:	981d      	ldr	r0, [sp, #116]	; 0x74
2000503a:	3101      	adds	r1, #1
2000503c:	2a07      	cmp	r2, #7
2000503e:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005042:	6018      	str	r0, [r3, #0]
20005044:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005048:	f300 8179 	bgt.w	2000533e <_vfprintf_r+0x1592>
2000504c:	3308      	adds	r3, #8
2000504e:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
20005052:	427f      	negs	r7, r7
20005054:	2f00      	cmp	r7, #0
20005056:	f340 81b3 	ble.w	200053c0 <_vfprintf_r+0x1614>
2000505a:	2f10      	cmp	r7, #16
2000505c:	f8df 8650 	ldr.w	r8, [pc, #1616]	; 200056b0 <_vfprintf_r+0x1904>
20005060:	f340 81d2 	ble.w	20005408 <_vfprintf_r+0x165c>
20005064:	4642      	mov	r2, r8
20005066:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
2000506a:	46a8      	mov	r8, r5
2000506c:	2410      	movs	r4, #16
2000506e:	f10a 0a0c 	add.w	sl, sl, #12
20005072:	4615      	mov	r5, r2
20005074:	e003      	b.n	2000507e <_vfprintf_r+0x12d2>
20005076:	3f10      	subs	r7, #16
20005078:	2f10      	cmp	r7, #16
2000507a:	f340 81c2 	ble.w	20005402 <_vfprintf_r+0x1656>
2000507e:	605c      	str	r4, [r3, #4]
20005080:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005084:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005088:	3201      	adds	r2, #1
2000508a:	601d      	str	r5, [r3, #0]
2000508c:	3110      	adds	r1, #16
2000508e:	2a07      	cmp	r2, #7
20005090:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005094:	f103 0308 	add.w	r3, r3, #8
20005098:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000509c:	ddeb      	ble.n	20005076 <_vfprintf_r+0x12ca>
2000509e:	4648      	mov	r0, r9
200050a0:	4631      	mov	r1, r6
200050a2:	4652      	mov	r2, sl
200050a4:	f7fe fe74 	bl	20003d90 <__sprint_r>
200050a8:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200050ac:	3304      	adds	r3, #4
200050ae:	2800      	cmp	r0, #0
200050b0:	d0e1      	beq.n	20005076 <_vfprintf_r+0x12ca>
200050b2:	f7fe bf9b 	b.w	20003fec <_vfprintf_r+0x240>
200050b6:	990b      	ldr	r1, [sp, #44]	; 0x2c
200050b8:	1c6b      	adds	r3, r5, #1
200050ba:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200050bc:	f042 0220 	orr.w	r2, r2, #32
200050c0:	920a      	str	r2, [sp, #40]	; 0x28
200050c2:	786a      	ldrb	r2, [r5, #1]
200050c4:	910b      	str	r1, [sp, #44]	; 0x2c
200050c6:	f7fe bf1c 	b.w	20003f02 <_vfprintf_r+0x156>
200050ca:	4650      	mov	r0, sl
200050cc:	4641      	mov	r1, r8
200050ce:	f003 fba1 	bl	20008814 <__isnand>
200050d2:	2800      	cmp	r0, #0
200050d4:	f040 80ff 	bne.w	200052d6 <_vfprintf_r+0x152a>
200050d8:	f1b7 3fff 	cmp.w	r7, #4294967295
200050dc:	f000 8251 	beq.w	20005582 <_vfprintf_r+0x17d6>
200050e0:	9816      	ldr	r0, [sp, #88]	; 0x58
200050e2:	2867      	cmp	r0, #103	; 0x67
200050e4:	bf14      	ite	ne
200050e6:	2300      	movne	r3, #0
200050e8:	2301      	moveq	r3, #1
200050ea:	2847      	cmp	r0, #71	; 0x47
200050ec:	bf08      	it	eq
200050ee:	f043 0301 	orreq.w	r3, r3, #1
200050f2:	b113      	cbz	r3, 200050fa <_vfprintf_r+0x134e>
200050f4:	2f00      	cmp	r7, #0
200050f6:	bf08      	it	eq
200050f8:	2701      	moveq	r7, #1
200050fa:	f50d 60ab 	add.w	r0, sp, #1368	; 0x558
200050fe:	4643      	mov	r3, r8
20005100:	4652      	mov	r2, sl
20005102:	990a      	ldr	r1, [sp, #40]	; 0x28
20005104:	e9c0 2300 	strd	r2, r3, [r0]
20005108:	f8dd 355c 	ldr.w	r3, [sp, #1372]	; 0x55c
2000510c:	f441 7180 	orr.w	r1, r1, #256	; 0x100
20005110:	910a      	str	r1, [sp, #40]	; 0x28
20005112:	2b00      	cmp	r3, #0
20005114:	f2c0 8264 	blt.w	200055e0 <_vfprintf_r+0x1834>
20005118:	2100      	movs	r1, #0
2000511a:	9117      	str	r1, [sp, #92]	; 0x5c
2000511c:	9816      	ldr	r0, [sp, #88]	; 0x58
2000511e:	2866      	cmp	r0, #102	; 0x66
20005120:	bf14      	ite	ne
20005122:	2300      	movne	r3, #0
20005124:	2301      	moveq	r3, #1
20005126:	2846      	cmp	r0, #70	; 0x46
20005128:	bf08      	it	eq
2000512a:	f043 0301 	orreq.w	r3, r3, #1
2000512e:	9310      	str	r3, [sp, #64]	; 0x40
20005130:	2b00      	cmp	r3, #0
20005132:	f000 81d1 	beq.w	200054d8 <_vfprintf_r+0x172c>
20005136:	46bc      	mov	ip, r7
20005138:	2303      	movs	r3, #3
2000513a:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
2000513e:	f50d 61ae 	add.w	r1, sp, #1392	; 0x570
20005142:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
20005146:	4648      	mov	r0, r9
20005148:	9300      	str	r3, [sp, #0]
2000514a:	9102      	str	r1, [sp, #8]
2000514c:	f50d 61ac 	add.w	r1, sp, #1376	; 0x560
20005150:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20005154:	310c      	adds	r1, #12
20005156:	f8cd c004 	str.w	ip, [sp, #4]
2000515a:	9103      	str	r1, [sp, #12]
2000515c:	f50d 61ad 	add.w	r1, sp, #1384	; 0x568
20005160:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
20005164:	9104      	str	r1, [sp, #16]
20005166:	f000 fbc7 	bl	200058f8 <_dtoa_r>
2000516a:	9a16      	ldr	r2, [sp, #88]	; 0x58
2000516c:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
20005170:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
20005174:	bf18      	it	ne
20005176:	2301      	movne	r3, #1
20005178:	2a47      	cmp	r2, #71	; 0x47
2000517a:	bf0c      	ite	eq
2000517c:	2300      	moveq	r3, #0
2000517e:	f003 0301 	andne.w	r3, r3, #1
20005182:	9013      	str	r0, [sp, #76]	; 0x4c
20005184:	b933      	cbnz	r3, 20005194 <_vfprintf_r+0x13e8>
20005186:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005188:	f013 0f01 	tst.w	r3, #1
2000518c:	bf08      	it	eq
2000518e:	f8dd b568 	ldreq.w	fp, [sp, #1384]	; 0x568
20005192:	d016      	beq.n	200051c2 <_vfprintf_r+0x1416>
20005194:	9813      	ldr	r0, [sp, #76]	; 0x4c
20005196:	9910      	ldr	r1, [sp, #64]	; 0x40
20005198:	eb00 0b0c 	add.w	fp, r0, ip
2000519c:	b131      	cbz	r1, 200051ac <_vfprintf_r+0x1400>
2000519e:	7803      	ldrb	r3, [r0, #0]
200051a0:	2b30      	cmp	r3, #48	; 0x30
200051a2:	f000 80da 	beq.w	2000535a <_vfprintf_r+0x15ae>
200051a6:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
200051aa:	449b      	add	fp, r3
200051ac:	4650      	mov	r0, sl
200051ae:	2200      	movs	r2, #0
200051b0:	2300      	movs	r3, #0
200051b2:	4641      	mov	r1, r8
200051b4:	f004 fae2 	bl	2000977c <__aeabi_dcmpeq>
200051b8:	2800      	cmp	r0, #0
200051ba:	f000 81c2 	beq.w	20005542 <_vfprintf_r+0x1796>
200051be:	f8cd b568 	str.w	fp, [sp, #1384]	; 0x568
200051c2:	9a16      	ldr	r2, [sp, #88]	; 0x58
200051c4:	9813      	ldr	r0, [sp, #76]	; 0x4c
200051c6:	2a67      	cmp	r2, #103	; 0x67
200051c8:	bf14      	ite	ne
200051ca:	2300      	movne	r3, #0
200051cc:	2301      	moveq	r3, #1
200051ce:	2a47      	cmp	r2, #71	; 0x47
200051d0:	bf08      	it	eq
200051d2:	f043 0301 	orreq.w	r3, r3, #1
200051d6:	ebc0 000b 	rsb	r0, r0, fp
200051da:	901a      	str	r0, [sp, #104]	; 0x68
200051dc:	2b00      	cmp	r3, #0
200051de:	f000 818a 	beq.w	200054f6 <_vfprintf_r+0x174a>
200051e2:	f8dd 1570 	ldr.w	r1, [sp, #1392]	; 0x570
200051e6:	f111 0f03 	cmn.w	r1, #3
200051ea:	9110      	str	r1, [sp, #64]	; 0x40
200051ec:	db02      	blt.n	200051f4 <_vfprintf_r+0x1448>
200051ee:	428f      	cmp	r7, r1
200051f0:	f280 818c 	bge.w	2000550c <_vfprintf_r+0x1760>
200051f4:	9a16      	ldr	r2, [sp, #88]	; 0x58
200051f6:	3a02      	subs	r2, #2
200051f8:	9216      	str	r2, [sp, #88]	; 0x58
200051fa:	9910      	ldr	r1, [sp, #64]	; 0x40
200051fc:	9a16      	ldr	r2, [sp, #88]	; 0x58
200051fe:	1e4b      	subs	r3, r1, #1
20005200:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
20005204:	2b00      	cmp	r3, #0
20005206:	f88d 2560 	strb.w	r2, [sp, #1376]	; 0x560
2000520a:	f2c0 8234 	blt.w	20005676 <_vfprintf_r+0x18ca>
2000520e:	222b      	movs	r2, #43	; 0x2b
20005210:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
20005214:	2b09      	cmp	r3, #9
20005216:	f300 81b6 	bgt.w	20005586 <_vfprintf_r+0x17da>
2000521a:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
2000521e:	3330      	adds	r3, #48	; 0x30
20005220:	3204      	adds	r2, #4
20005222:	f88d 3563 	strb.w	r3, [sp, #1379]	; 0x563
20005226:	2330      	movs	r3, #48	; 0x30
20005228:	f88d 3562 	strb.w	r3, [sp, #1378]	; 0x562
2000522c:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
20005230:	981a      	ldr	r0, [sp, #104]	; 0x68
20005232:	991a      	ldr	r1, [sp, #104]	; 0x68
20005234:	1ad3      	subs	r3, r2, r3
20005236:	1818      	adds	r0, r3, r0
20005238:	931c      	str	r3, [sp, #112]	; 0x70
2000523a:	2901      	cmp	r1, #1
2000523c:	9010      	str	r0, [sp, #64]	; 0x40
2000523e:	f340 8210 	ble.w	20005662 <_vfprintf_r+0x18b6>
20005242:	9810      	ldr	r0, [sp, #64]	; 0x40
20005244:	3001      	adds	r0, #1
20005246:	9010      	str	r0, [sp, #64]	; 0x40
20005248:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
2000524c:	910c      	str	r1, [sp, #48]	; 0x30
2000524e:	9817      	ldr	r0, [sp, #92]	; 0x5c
20005250:	2800      	cmp	r0, #0
20005252:	f000 816e 	beq.w	20005532 <_vfprintf_r+0x1786>
20005256:	232d      	movs	r3, #45	; 0x2d
20005258:	2100      	movs	r1, #0
2000525a:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
2000525e:	9117      	str	r1, [sp, #92]	; 0x5c
20005260:	f7fe bf74 	b.w	2000414c <_vfprintf_r+0x3a0>
20005264:	9a10      	ldr	r2, [sp, #64]	; 0x40
20005266:	f04f 0c00 	mov.w	ip, #0
2000526a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
2000526e:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
20005272:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
20005276:	920c      	str	r2, [sp, #48]	; 0x30
20005278:	f7fe bf67 	b.w	2000414a <_vfprintf_r+0x39e>
2000527c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000527e:	f012 0f40 	tst.w	r2, #64	; 0x40
20005282:	bf17      	itett	ne
20005284:	980b      	ldrne	r0, [sp, #44]	; 0x2c
20005286:	9a0b      	ldreq	r2, [sp, #44]	; 0x2c
20005288:	9911      	ldrne	r1, [sp, #68]	; 0x44
2000528a:	f100 0a04 	addne.w	sl, r0, #4
2000528e:	bf11      	iteee	ne
20005290:	6803      	ldrne	r3, [r0, #0]
20005292:	f102 0a04 	addeq.w	sl, r2, #4
20005296:	6813      	ldreq	r3, [r2, #0]
20005298:	9811      	ldreq	r0, [sp, #68]	; 0x44
2000529a:	bf14      	ite	ne
2000529c:	8019      	strhne	r1, [r3, #0]
2000529e:	6018      	streq	r0, [r3, #0]
200052a0:	f7fe bdec 	b.w	20003e7c <_vfprintf_r+0xd0>
200052a4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200052a6:	1d13      	adds	r3, r2, #4
200052a8:	930b      	str	r3, [sp, #44]	; 0x2c
200052aa:	6811      	ldr	r1, [r2, #0]
200052ac:	2301      	movs	r3, #1
200052ae:	1e0a      	subs	r2, r1, #0
200052b0:	bf18      	it	ne
200052b2:	2201      	movne	r2, #1
200052b4:	468a      	mov	sl, r1
200052b6:	f04f 0b00 	mov.w	fp, #0
200052ba:	f7fe bf09 	b.w	200040d0 <_vfprintf_r+0x324>
200052be:	980b      	ldr	r0, [sp, #44]	; 0x2c
200052c0:	1d02      	adds	r2, r0, #4
200052c2:	920b      	str	r2, [sp, #44]	; 0x2c
200052c4:	6801      	ldr	r1, [r0, #0]
200052c6:	1e0a      	subs	r2, r1, #0
200052c8:	bf18      	it	ne
200052ca:	2201      	movne	r2, #1
200052cc:	468a      	mov	sl, r1
200052ce:	f04f 0b00 	mov.w	fp, #0
200052d2:	f7fe befd 	b.w	200040d0 <_vfprintf_r+0x324>
200052d6:	f24a 02b8 	movw	r2, #41144	; 0xa0b8
200052da:	f24a 03b4 	movw	r3, #41140	; 0xa0b4
200052de:	9916      	ldr	r1, [sp, #88]	; 0x58
200052e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200052e4:	f2c2 0200 	movt	r2, #8192	; 0x2000
200052e8:	2003      	movs	r0, #3
200052ea:	2947      	cmp	r1, #71	; 0x47
200052ec:	bfd8      	it	le
200052ee:	461a      	movle	r2, r3
200052f0:	9213      	str	r2, [sp, #76]	; 0x4c
200052f2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200052f4:	900c      	str	r0, [sp, #48]	; 0x30
200052f6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
200052fa:	f8cd b05c 	str.w	fp, [sp, #92]	; 0x5c
200052fe:	920a      	str	r2, [sp, #40]	; 0x28
20005300:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20005304:	9010      	str	r0, [sp, #64]	; 0x40
20005306:	f7fe bf20 	b.w	2000414a <_vfprintf_r+0x39e>
2000530a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000530e:	4648      	mov	r0, r9
20005310:	4631      	mov	r1, r6
20005312:	320c      	adds	r2, #12
20005314:	f7fe fd3c 	bl	20003d90 <__sprint_r>
20005318:	2800      	cmp	r0, #0
2000531a:	f47e ae67 	bne.w	20003fec <_vfprintf_r+0x240>
2000531e:	f7fe be62 	b.w	20003fe6 <_vfprintf_r+0x23a>
20005322:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005326:	4648      	mov	r0, r9
20005328:	4631      	mov	r1, r6
2000532a:	320c      	adds	r2, #12
2000532c:	f7fe fd30 	bl	20003d90 <__sprint_r>
20005330:	2800      	cmp	r0, #0
20005332:	f47e ae5b 	bne.w	20003fec <_vfprintf_r+0x240>
20005336:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
2000533a:	3304      	adds	r3, #4
2000533c:	e66a      	b.n	20005014 <_vfprintf_r+0x1268>
2000533e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005342:	4648      	mov	r0, r9
20005344:	4631      	mov	r1, r6
20005346:	320c      	adds	r2, #12
20005348:	f7fe fd22 	bl	20003d90 <__sprint_r>
2000534c:	2800      	cmp	r0, #0
2000534e:	f47e ae4d 	bne.w	20003fec <_vfprintf_r+0x240>
20005352:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005356:	3304      	adds	r3, #4
20005358:	e679      	b.n	2000504e <_vfprintf_r+0x12a2>
2000535a:	4650      	mov	r0, sl
2000535c:	2200      	movs	r2, #0
2000535e:	2300      	movs	r3, #0
20005360:	4641      	mov	r1, r8
20005362:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
20005366:	f004 fa09 	bl	2000977c <__aeabi_dcmpeq>
2000536a:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
2000536e:	2800      	cmp	r0, #0
20005370:	f47f af19 	bne.w	200051a6 <_vfprintf_r+0x13fa>
20005374:	f1cc 0301 	rsb	r3, ip, #1
20005378:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
2000537c:	e715      	b.n	200051aa <_vfprintf_r+0x13fe>
2000537e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20005380:	4252      	negs	r2, r2
20005382:	920f      	str	r2, [sp, #60]	; 0x3c
20005384:	f7ff b887 	b.w	20004496 <_vfprintf_r+0x6ea>
20005388:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000538c:	4648      	mov	r0, r9
2000538e:	4631      	mov	r1, r6
20005390:	320c      	adds	r2, #12
20005392:	f7fe fcfd 	bl	20003d90 <__sprint_r>
20005396:	2800      	cmp	r0, #0
20005398:	f47e ae28 	bne.w	20003fec <_vfprintf_r+0x240>
2000539c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200053a0:	3304      	adds	r3, #4
200053a2:	f7ff ba93 	b.w	200048cc <_vfprintf_r+0xb20>
200053a6:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200053aa:	4648      	mov	r0, r9
200053ac:	4631      	mov	r1, r6
200053ae:	320c      	adds	r2, #12
200053b0:	f7fe fcee 	bl	20003d90 <__sprint_r>
200053b4:	2800      	cmp	r0, #0
200053b6:	f47e ae19 	bne.w	20003fec <_vfprintf_r+0x240>
200053ba:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200053be:	3304      	adds	r3, #4
200053c0:	991a      	ldr	r1, [sp, #104]	; 0x68
200053c2:	9813      	ldr	r0, [sp, #76]	; 0x4c
200053c4:	6059      	str	r1, [r3, #4]
200053c6:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200053ca:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200053ce:	6018      	str	r0, [r3, #0]
200053d0:	3201      	adds	r2, #1
200053d2:	981a      	ldr	r0, [sp, #104]	; 0x68
200053d4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200053d8:	1809      	adds	r1, r1, r0
200053da:	2a07      	cmp	r2, #7
200053dc:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200053e0:	f73f ab46 	bgt.w	20004a70 <_vfprintf_r+0xcc4>
200053e4:	3308      	adds	r3, #8
200053e6:	f7fe bfa8 	b.w	2000433a <_vfprintf_r+0x58e>
200053ea:	2100      	movs	r1, #0
200053ec:	9117      	str	r1, [sp, #92]	; 0x5c
200053ee:	f7fe fc9f 	bl	20003d30 <strlen>
200053f2:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200053f6:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
200053fa:	9010      	str	r0, [sp, #64]	; 0x40
200053fc:	920c      	str	r2, [sp, #48]	; 0x30
200053fe:	f7fe bea4 	b.w	2000414a <_vfprintf_r+0x39e>
20005402:	462a      	mov	r2, r5
20005404:	4645      	mov	r5, r8
20005406:	4690      	mov	r8, r2
20005408:	605f      	str	r7, [r3, #4]
2000540a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000540e:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005412:	3201      	adds	r2, #1
20005414:	f8c3 8000 	str.w	r8, [r3]
20005418:	19c9      	adds	r1, r1, r7
2000541a:	2a07      	cmp	r2, #7
2000541c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005420:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005424:	dcbf      	bgt.n	200053a6 <_vfprintf_r+0x15fa>
20005426:	3308      	adds	r3, #8
20005428:	e7ca      	b.n	200053c0 <_vfprintf_r+0x1614>
2000542a:	9a18      	ldr	r2, [sp, #96]	; 0x60
2000542c:	9913      	ldr	r1, [sp, #76]	; 0x4c
2000542e:	1a51      	subs	r1, r2, r1
20005430:	9110      	str	r1, [sp, #64]	; 0x40
20005432:	f7fe be82 	b.w	2000413a <_vfprintf_r+0x38e>
20005436:	4648      	mov	r0, r9
20005438:	4631      	mov	r1, r6
2000543a:	f000 f949 	bl	200056d0 <__swsetup_r>
2000543e:	2800      	cmp	r0, #0
20005440:	f47e add8 	bne.w	20003ff4 <_vfprintf_r+0x248>
20005444:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
20005448:	fa1f f38c 	uxth.w	r3, ip
2000544c:	f7fe bcf6 	b.w	20003e3c <_vfprintf_r+0x90>
20005450:	2f06      	cmp	r7, #6
20005452:	bf28      	it	cs
20005454:	2706      	movcs	r7, #6
20005456:	f24a 01d0 	movw	r1, #41168	; 0xa0d0
2000545a:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000545e:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
20005462:	9710      	str	r7, [sp, #64]	; 0x40
20005464:	9113      	str	r1, [sp, #76]	; 0x4c
20005466:	920c      	str	r2, [sp, #48]	; 0x30
20005468:	f7fe bfe8 	b.w	2000443c <_vfprintf_r+0x690>
2000546c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005470:	4648      	mov	r0, r9
20005472:	4631      	mov	r1, r6
20005474:	320c      	adds	r2, #12
20005476:	f7fe fc8b 	bl	20003d90 <__sprint_r>
2000547a:	2800      	cmp	r0, #0
2000547c:	f47e adb6 	bne.w	20003fec <_vfprintf_r+0x240>
20005480:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005484:	3304      	adds	r3, #4
20005486:	f7ff bbc8 	b.w	20004c1a <_vfprintf_r+0xe6e>
2000548a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000548e:	4648      	mov	r0, r9
20005490:	4631      	mov	r1, r6
20005492:	320c      	adds	r2, #12
20005494:	f7fe fc7c 	bl	20003d90 <__sprint_r>
20005498:	2800      	cmp	r0, #0
2000549a:	f47e ada7 	bne.w	20003fec <_vfprintf_r+0x240>
2000549e:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200054a2:	3304      	adds	r3, #4
200054a4:	f7ff bace 	b.w	20004a44 <_vfprintf_r+0xc98>
200054a8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200054ac:	4648      	mov	r0, r9
200054ae:	4631      	mov	r1, r6
200054b0:	320c      	adds	r2, #12
200054b2:	f7fe fc6d 	bl	20003d90 <__sprint_r>
200054b6:	2800      	cmp	r0, #0
200054b8:	f47e ad98 	bne.w	20003fec <_vfprintf_r+0x240>
200054bc:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200054c0:	3404      	adds	r4, #4
200054c2:	f7ff baa9 	b.w	20004a18 <_vfprintf_r+0xc6c>
200054c6:	9710      	str	r7, [sp, #64]	; 0x40
200054c8:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
200054cc:	9017      	str	r0, [sp, #92]	; 0x5c
200054ce:	970c      	str	r7, [sp, #48]	; 0x30
200054d0:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200054d4:	f7fe be39 	b.w	2000414a <_vfprintf_r+0x39e>
200054d8:	9916      	ldr	r1, [sp, #88]	; 0x58
200054da:	2965      	cmp	r1, #101	; 0x65
200054dc:	bf14      	ite	ne
200054de:	2300      	movne	r3, #0
200054e0:	2301      	moveq	r3, #1
200054e2:	2945      	cmp	r1, #69	; 0x45
200054e4:	bf08      	it	eq
200054e6:	f043 0301 	orreq.w	r3, r3, #1
200054ea:	2b00      	cmp	r3, #0
200054ec:	d046      	beq.n	2000557c <_vfprintf_r+0x17d0>
200054ee:	f107 0c01 	add.w	ip, r7, #1
200054f2:	2302      	movs	r3, #2
200054f4:	e621      	b.n	2000513a <_vfprintf_r+0x138e>
200054f6:	9b16      	ldr	r3, [sp, #88]	; 0x58
200054f8:	2b65      	cmp	r3, #101	; 0x65
200054fa:	dd76      	ble.n	200055ea <_vfprintf_r+0x183e>
200054fc:	9a16      	ldr	r2, [sp, #88]	; 0x58
200054fe:	2a66      	cmp	r2, #102	; 0x66
20005500:	bf1c      	itt	ne
20005502:	f8dd 3570 	ldrne.w	r3, [sp, #1392]	; 0x570
20005506:	9310      	strne	r3, [sp, #64]	; 0x40
20005508:	f000 8083 	beq.w	20005612 <_vfprintf_r+0x1866>
2000550c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
2000550e:	9810      	ldr	r0, [sp, #64]	; 0x40
20005510:	4283      	cmp	r3, r0
20005512:	dc6e      	bgt.n	200055f2 <_vfprintf_r+0x1846>
20005514:	990a      	ldr	r1, [sp, #40]	; 0x28
20005516:	f011 0f01 	tst.w	r1, #1
2000551a:	f040 808e 	bne.w	2000563a <_vfprintf_r+0x188e>
2000551e:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20005522:	2367      	movs	r3, #103	; 0x67
20005524:	920c      	str	r2, [sp, #48]	; 0x30
20005526:	9316      	str	r3, [sp, #88]	; 0x58
20005528:	e691      	b.n	2000524e <_vfprintf_r+0x14a2>
2000552a:	2700      	movs	r7, #0
2000552c:	461d      	mov	r5, r3
2000552e:	f7fe bce9 	b.w	20003f04 <_vfprintf_r+0x158>
20005532:	9910      	ldr	r1, [sp, #64]	; 0x40
20005534:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20005538:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
2000553c:	910c      	str	r1, [sp, #48]	; 0x30
2000553e:	f7fe be04 	b.w	2000414a <_vfprintf_r+0x39e>
20005542:	f8dd 3568 	ldr.w	r3, [sp, #1384]	; 0x568
20005546:	459b      	cmp	fp, r3
20005548:	bf98      	it	ls
2000554a:	469b      	movls	fp, r3
2000554c:	f67f ae39 	bls.w	200051c2 <_vfprintf_r+0x1416>
20005550:	2230      	movs	r2, #48	; 0x30
20005552:	f803 2b01 	strb.w	r2, [r3], #1
20005556:	459b      	cmp	fp, r3
20005558:	f8cd 3568 	str.w	r3, [sp, #1384]	; 0x568
2000555c:	d8f9      	bhi.n	20005552 <_vfprintf_r+0x17a6>
2000555e:	e630      	b.n	200051c2 <_vfprintf_r+0x1416>
20005560:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005564:	4648      	mov	r0, r9
20005566:	4631      	mov	r1, r6
20005568:	320c      	adds	r2, #12
2000556a:	f7fe fc11 	bl	20003d90 <__sprint_r>
2000556e:	2800      	cmp	r0, #0
20005570:	f47e ad3c 	bne.w	20003fec <_vfprintf_r+0x240>
20005574:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005578:	3304      	adds	r3, #4
2000557a:	e508      	b.n	20004f8e <_vfprintf_r+0x11e2>
2000557c:	46bc      	mov	ip, r7
2000557e:	3302      	adds	r3, #2
20005580:	e5db      	b.n	2000513a <_vfprintf_r+0x138e>
20005582:	3707      	adds	r7, #7
20005584:	e5b9      	b.n	200050fa <_vfprintf_r+0x134e>
20005586:	f246 6c67 	movw	ip, #26215	; 0x6667
2000558a:	f50d 6190 	add.w	r1, sp, #1152	; 0x480
2000558e:	3103      	adds	r1, #3
20005590:	f2c6 6c66 	movt	ip, #26214	; 0x6666
20005594:	fb8c 2003 	smull	r2, r0, ip, r3
20005598:	17da      	asrs	r2, r3, #31
2000559a:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
2000559e:	eb02 0082 	add.w	r0, r2, r2, lsl #2
200055a2:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
200055a6:	4613      	mov	r3, r2
200055a8:	3030      	adds	r0, #48	; 0x30
200055aa:	2a09      	cmp	r2, #9
200055ac:	f801 0d01 	strb.w	r0, [r1, #-1]!
200055b0:	dcf0      	bgt.n	20005594 <_vfprintf_r+0x17e8>
200055b2:	3330      	adds	r3, #48	; 0x30
200055b4:	1e48      	subs	r0, r1, #1
200055b6:	b2da      	uxtb	r2, r3
200055b8:	f801 2c01 	strb.w	r2, [r1, #-1]
200055bc:	9b07      	ldr	r3, [sp, #28]
200055be:	4283      	cmp	r3, r0
200055c0:	d96a      	bls.n	20005698 <_vfprintf_r+0x18ec>
200055c2:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
200055c6:	3303      	adds	r3, #3
200055c8:	e001      	b.n	200055ce <_vfprintf_r+0x1822>
200055ca:	f811 2b01 	ldrb.w	r2, [r1], #1
200055ce:	f803 2c01 	strb.w	r2, [r3, #-1]
200055d2:	461a      	mov	r2, r3
200055d4:	f8dd c01c 	ldr.w	ip, [sp, #28]
200055d8:	3301      	adds	r3, #1
200055da:	458c      	cmp	ip, r1
200055dc:	d8f5      	bhi.n	200055ca <_vfprintf_r+0x181e>
200055de:	e625      	b.n	2000522c <_vfprintf_r+0x1480>
200055e0:	222d      	movs	r2, #45	; 0x2d
200055e2:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
200055e6:	9217      	str	r2, [sp, #92]	; 0x5c
200055e8:	e598      	b.n	2000511c <_vfprintf_r+0x1370>
200055ea:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
200055ee:	9010      	str	r0, [sp, #64]	; 0x40
200055f0:	e603      	b.n	200051fa <_vfprintf_r+0x144e>
200055f2:	9b10      	ldr	r3, [sp, #64]	; 0x40
200055f4:	991a      	ldr	r1, [sp, #104]	; 0x68
200055f6:	2b00      	cmp	r3, #0
200055f8:	bfda      	itte	le
200055fa:	9810      	ldrle	r0, [sp, #64]	; 0x40
200055fc:	f1c0 0302 	rsble	r3, r0, #2
20005600:	2301      	movgt	r3, #1
20005602:	185b      	adds	r3, r3, r1
20005604:	2267      	movs	r2, #103	; 0x67
20005606:	9310      	str	r3, [sp, #64]	; 0x40
20005608:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
2000560c:	9216      	str	r2, [sp, #88]	; 0x58
2000560e:	930c      	str	r3, [sp, #48]	; 0x30
20005610:	e61d      	b.n	2000524e <_vfprintf_r+0x14a2>
20005612:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
20005616:	2800      	cmp	r0, #0
20005618:	9010      	str	r0, [sp, #64]	; 0x40
2000561a:	dd31      	ble.n	20005680 <_vfprintf_r+0x18d4>
2000561c:	b91f      	cbnz	r7, 20005626 <_vfprintf_r+0x187a>
2000561e:	990a      	ldr	r1, [sp, #40]	; 0x28
20005620:	f011 0f01 	tst.w	r1, #1
20005624:	d00e      	beq.n	20005644 <_vfprintf_r+0x1898>
20005626:	9810      	ldr	r0, [sp, #64]	; 0x40
20005628:	2166      	movs	r1, #102	; 0x66
2000562a:	9116      	str	r1, [sp, #88]	; 0x58
2000562c:	1c43      	adds	r3, r0, #1
2000562e:	19db      	adds	r3, r3, r7
20005630:	9310      	str	r3, [sp, #64]	; 0x40
20005632:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
20005636:	920c      	str	r2, [sp, #48]	; 0x30
20005638:	e609      	b.n	2000524e <_vfprintf_r+0x14a2>
2000563a:	9810      	ldr	r0, [sp, #64]	; 0x40
2000563c:	2167      	movs	r1, #103	; 0x67
2000563e:	9116      	str	r1, [sp, #88]	; 0x58
20005640:	3001      	adds	r0, #1
20005642:	9010      	str	r0, [sp, #64]	; 0x40
20005644:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20005648:	920c      	str	r2, [sp, #48]	; 0x30
2000564a:	e600      	b.n	2000524e <_vfprintf_r+0x14a2>
2000564c:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000564e:	781a      	ldrb	r2, [r3, #0]
20005650:	680f      	ldr	r7, [r1, #0]
20005652:	3104      	adds	r1, #4
20005654:	910b      	str	r1, [sp, #44]	; 0x2c
20005656:	2f00      	cmp	r7, #0
20005658:	bfb8      	it	lt
2000565a:	f04f 37ff 	movlt.w	r7, #4294967295
2000565e:	f7fe bc50 	b.w	20003f02 <_vfprintf_r+0x156>
20005662:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005664:	f012 0f01 	tst.w	r2, #1
20005668:	bf04      	itt	eq
2000566a:	ea20 73e0 	biceq.w	r3, r0, r0, asr #31
2000566e:	930c      	streq	r3, [sp, #48]	; 0x30
20005670:	f43f aded 	beq.w	2000524e <_vfprintf_r+0x14a2>
20005674:	e5e5      	b.n	20005242 <_vfprintf_r+0x1496>
20005676:	222d      	movs	r2, #45	; 0x2d
20005678:	425b      	negs	r3, r3
2000567a:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
2000567e:	e5c9      	b.n	20005214 <_vfprintf_r+0x1468>
20005680:	b977      	cbnz	r7, 200056a0 <_vfprintf_r+0x18f4>
20005682:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005684:	f013 0f01 	tst.w	r3, #1
20005688:	d10a      	bne.n	200056a0 <_vfprintf_r+0x18f4>
2000568a:	f04f 0c01 	mov.w	ip, #1
2000568e:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
20005692:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
20005696:	e5da      	b.n	2000524e <_vfprintf_r+0x14a2>
20005698:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
2000569c:	3202      	adds	r2, #2
2000569e:	e5c5      	b.n	2000522c <_vfprintf_r+0x1480>
200056a0:	3702      	adds	r7, #2
200056a2:	2166      	movs	r1, #102	; 0x66
200056a4:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
200056a8:	9710      	str	r7, [sp, #64]	; 0x40
200056aa:	9116      	str	r1, [sp, #88]	; 0x58
200056ac:	920c      	str	r2, [sp, #48]	; 0x30
200056ae:	e5ce      	b.n	2000524e <_vfprintf_r+0x14a2>
200056b0:	2000a088 	.word	0x2000a088

200056b4 <vfprintf>:
200056b4:	b410      	push	{r4}
200056b6:	f24a 3404 	movw	r4, #41732	; 0xa304
200056ba:	f2c2 0400 	movt	r4, #8192	; 0x2000
200056be:	468c      	mov	ip, r1
200056c0:	4613      	mov	r3, r2
200056c2:	4601      	mov	r1, r0
200056c4:	4662      	mov	r2, ip
200056c6:	6820      	ldr	r0, [r4, #0]
200056c8:	bc10      	pop	{r4}
200056ca:	f7fe bb6f 	b.w	20003dac <_vfprintf_r>
200056ce:	bf00      	nop

200056d0 <__swsetup_r>:
200056d0:	b570      	push	{r4, r5, r6, lr}
200056d2:	f24a 3504 	movw	r5, #41732	; 0xa304
200056d6:	f2c2 0500 	movt	r5, #8192	; 0x2000
200056da:	4606      	mov	r6, r0
200056dc:	460c      	mov	r4, r1
200056de:	6828      	ldr	r0, [r5, #0]
200056e0:	b110      	cbz	r0, 200056e8 <__swsetup_r+0x18>
200056e2:	6983      	ldr	r3, [r0, #24]
200056e4:	2b00      	cmp	r3, #0
200056e6:	d036      	beq.n	20005756 <__swsetup_r+0x86>
200056e8:	f24a 03ec 	movw	r3, #41196	; 0xa0ec
200056ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
200056f0:	429c      	cmp	r4, r3
200056f2:	d038      	beq.n	20005766 <__swsetup_r+0x96>
200056f4:	f24a 130c 	movw	r3, #41228	; 0xa10c
200056f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200056fc:	429c      	cmp	r4, r3
200056fe:	d041      	beq.n	20005784 <__swsetup_r+0xb4>
20005700:	f24a 132c 	movw	r3, #41260	; 0xa12c
20005704:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005708:	429c      	cmp	r4, r3
2000570a:	bf04      	itt	eq
2000570c:	682b      	ldreq	r3, [r5, #0]
2000570e:	68dc      	ldreq	r4, [r3, #12]
20005710:	89a2      	ldrh	r2, [r4, #12]
20005712:	4611      	mov	r1, r2
20005714:	b293      	uxth	r3, r2
20005716:	f013 0f08 	tst.w	r3, #8
2000571a:	4618      	mov	r0, r3
2000571c:	bf18      	it	ne
2000571e:	6922      	ldrne	r2, [r4, #16]
20005720:	d033      	beq.n	2000578a <__swsetup_r+0xba>
20005722:	b31a      	cbz	r2, 2000576c <__swsetup_r+0x9c>
20005724:	f013 0101 	ands.w	r1, r3, #1
20005728:	d007      	beq.n	2000573a <__swsetup_r+0x6a>
2000572a:	6963      	ldr	r3, [r4, #20]
2000572c:	2100      	movs	r1, #0
2000572e:	60a1      	str	r1, [r4, #8]
20005730:	425b      	negs	r3, r3
20005732:	61a3      	str	r3, [r4, #24]
20005734:	b142      	cbz	r2, 20005748 <__swsetup_r+0x78>
20005736:	2000      	movs	r0, #0
20005738:	bd70      	pop	{r4, r5, r6, pc}
2000573a:	f013 0f02 	tst.w	r3, #2
2000573e:	bf08      	it	eq
20005740:	6961      	ldreq	r1, [r4, #20]
20005742:	60a1      	str	r1, [r4, #8]
20005744:	2a00      	cmp	r2, #0
20005746:	d1f6      	bne.n	20005736 <__swsetup_r+0x66>
20005748:	89a3      	ldrh	r3, [r4, #12]
2000574a:	f013 0f80 	tst.w	r3, #128	; 0x80
2000574e:	d0f2      	beq.n	20005736 <__swsetup_r+0x66>
20005750:	f04f 30ff 	mov.w	r0, #4294967295
20005754:	bd70      	pop	{r4, r5, r6, pc}
20005756:	f001 f98b 	bl	20006a70 <__sinit>
2000575a:	f24a 03ec 	movw	r3, #41196	; 0xa0ec
2000575e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005762:	429c      	cmp	r4, r3
20005764:	d1c6      	bne.n	200056f4 <__swsetup_r+0x24>
20005766:	682b      	ldr	r3, [r5, #0]
20005768:	685c      	ldr	r4, [r3, #4]
2000576a:	e7d1      	b.n	20005710 <__swsetup_r+0x40>
2000576c:	f403 7120 	and.w	r1, r3, #640	; 0x280
20005770:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
20005774:	d0d6      	beq.n	20005724 <__swsetup_r+0x54>
20005776:	4630      	mov	r0, r6
20005778:	4621      	mov	r1, r4
2000577a:	f001 fd01 	bl	20007180 <__smakebuf_r>
2000577e:	89a3      	ldrh	r3, [r4, #12]
20005780:	6922      	ldr	r2, [r4, #16]
20005782:	e7cf      	b.n	20005724 <__swsetup_r+0x54>
20005784:	682b      	ldr	r3, [r5, #0]
20005786:	689c      	ldr	r4, [r3, #8]
20005788:	e7c2      	b.n	20005710 <__swsetup_r+0x40>
2000578a:	f013 0f10 	tst.w	r3, #16
2000578e:	d0df      	beq.n	20005750 <__swsetup_r+0x80>
20005790:	f013 0f04 	tst.w	r3, #4
20005794:	bf08      	it	eq
20005796:	6922      	ldreq	r2, [r4, #16]
20005798:	d017      	beq.n	200057ca <__swsetup_r+0xfa>
2000579a:	6b61      	ldr	r1, [r4, #52]	; 0x34
2000579c:	b151      	cbz	r1, 200057b4 <__swsetup_r+0xe4>
2000579e:	f104 0344 	add.w	r3, r4, #68	; 0x44
200057a2:	4299      	cmp	r1, r3
200057a4:	d003      	beq.n	200057ae <__swsetup_r+0xde>
200057a6:	4630      	mov	r0, r6
200057a8:	f001 f9e6 	bl	20006b78 <_free_r>
200057ac:	89a2      	ldrh	r2, [r4, #12]
200057ae:	b290      	uxth	r0, r2
200057b0:	2300      	movs	r3, #0
200057b2:	6363      	str	r3, [r4, #52]	; 0x34
200057b4:	6922      	ldr	r2, [r4, #16]
200057b6:	f64f 71db 	movw	r1, #65499	; 0xffdb
200057ba:	f2c0 0100 	movt	r1, #0
200057be:	2300      	movs	r3, #0
200057c0:	ea00 0101 	and.w	r1, r0, r1
200057c4:	6063      	str	r3, [r4, #4]
200057c6:	81a1      	strh	r1, [r4, #12]
200057c8:	6022      	str	r2, [r4, #0]
200057ca:	f041 0308 	orr.w	r3, r1, #8
200057ce:	81a3      	strh	r3, [r4, #12]
200057d0:	b29b      	uxth	r3, r3
200057d2:	e7a6      	b.n	20005722 <__swsetup_r+0x52>
200057d4:	0000      	lsls	r0, r0, #0
	...

200057d8 <quorem>:
200057d8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
200057dc:	6903      	ldr	r3, [r0, #16]
200057de:	690e      	ldr	r6, [r1, #16]
200057e0:	4682      	mov	sl, r0
200057e2:	4689      	mov	r9, r1
200057e4:	429e      	cmp	r6, r3
200057e6:	f300 8083 	bgt.w	200058f0 <quorem+0x118>
200057ea:	1cf2      	adds	r2, r6, #3
200057ec:	f101 0514 	add.w	r5, r1, #20
200057f0:	f100 0414 	add.w	r4, r0, #20
200057f4:	3e01      	subs	r6, #1
200057f6:	0092      	lsls	r2, r2, #2
200057f8:	188b      	adds	r3, r1, r2
200057fa:	1812      	adds	r2, r2, r0
200057fc:	f103 0804 	add.w	r8, r3, #4
20005800:	6859      	ldr	r1, [r3, #4]
20005802:	6850      	ldr	r0, [r2, #4]
20005804:	3101      	adds	r1, #1
20005806:	f003 fa5b 	bl	20008cc0 <__aeabi_uidiv>
2000580a:	4607      	mov	r7, r0
2000580c:	2800      	cmp	r0, #0
2000580e:	d039      	beq.n	20005884 <quorem+0xac>
20005810:	2300      	movs	r3, #0
20005812:	469c      	mov	ip, r3
20005814:	461a      	mov	r2, r3
20005816:	58e9      	ldr	r1, [r5, r3]
20005818:	58e0      	ldr	r0, [r4, r3]
2000581a:	fa1f fe81 	uxth.w	lr, r1
2000581e:	ea4f 4b11 	mov.w	fp, r1, lsr #16
20005822:	b281      	uxth	r1, r0
20005824:	fb0e ce07 	mla	lr, lr, r7, ip
20005828:	1851      	adds	r1, r2, r1
2000582a:	fb0b fc07 	mul.w	ip, fp, r7
2000582e:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
20005832:	fa1f fe8e 	uxth.w	lr, lr
20005836:	ebce 0101 	rsb	r1, lr, r1
2000583a:	fa1f f28c 	uxth.w	r2, ip
2000583e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
20005842:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
20005846:	fa1f fe81 	uxth.w	lr, r1
2000584a:	eb02 4221 	add.w	r2, r2, r1, asr #16
2000584e:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
20005852:	50e1      	str	r1, [r4, r3]
20005854:	3304      	adds	r3, #4
20005856:	1412      	asrs	r2, r2, #16
20005858:	1959      	adds	r1, r3, r5
2000585a:	4588      	cmp	r8, r1
2000585c:	d2db      	bcs.n	20005816 <quorem+0x3e>
2000585e:	1d32      	adds	r2, r6, #4
20005860:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
20005864:	6859      	ldr	r1, [r3, #4]
20005866:	b969      	cbnz	r1, 20005884 <quorem+0xac>
20005868:	429c      	cmp	r4, r3
2000586a:	d209      	bcs.n	20005880 <quorem+0xa8>
2000586c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
20005870:	b112      	cbz	r2, 20005878 <quorem+0xa0>
20005872:	e005      	b.n	20005880 <quorem+0xa8>
20005874:	681a      	ldr	r2, [r3, #0]
20005876:	b91a      	cbnz	r2, 20005880 <quorem+0xa8>
20005878:	3b04      	subs	r3, #4
2000587a:	3e01      	subs	r6, #1
2000587c:	429c      	cmp	r4, r3
2000587e:	d3f9      	bcc.n	20005874 <quorem+0x9c>
20005880:	f8ca 6010 	str.w	r6, [sl, #16]
20005884:	4649      	mov	r1, r9
20005886:	4650      	mov	r0, sl
20005888:	f002 f97e 	bl	20007b88 <__mcmp>
2000588c:	2800      	cmp	r0, #0
2000588e:	db2c      	blt.n	200058ea <quorem+0x112>
20005890:	2300      	movs	r3, #0
20005892:	3701      	adds	r7, #1
20005894:	469c      	mov	ip, r3
20005896:	58ea      	ldr	r2, [r5, r3]
20005898:	58e0      	ldr	r0, [r4, r3]
2000589a:	b291      	uxth	r1, r2
2000589c:	0c12      	lsrs	r2, r2, #16
2000589e:	fa1f f980 	uxth.w	r9, r0
200058a2:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
200058a6:	ebc1 0109 	rsb	r1, r1, r9
200058aa:	4461      	add	r1, ip
200058ac:	eb02 4221 	add.w	r2, r2, r1, asr #16
200058b0:	b289      	uxth	r1, r1
200058b2:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
200058b6:	50e1      	str	r1, [r4, r3]
200058b8:	3304      	adds	r3, #4
200058ba:	ea4f 4c22 	mov.w	ip, r2, asr #16
200058be:	195a      	adds	r2, r3, r5
200058c0:	4590      	cmp	r8, r2
200058c2:	d2e8      	bcs.n	20005896 <quorem+0xbe>
200058c4:	1d32      	adds	r2, r6, #4
200058c6:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
200058ca:	6859      	ldr	r1, [r3, #4]
200058cc:	b969      	cbnz	r1, 200058ea <quorem+0x112>
200058ce:	429c      	cmp	r4, r3
200058d0:	d209      	bcs.n	200058e6 <quorem+0x10e>
200058d2:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
200058d6:	b112      	cbz	r2, 200058de <quorem+0x106>
200058d8:	e005      	b.n	200058e6 <quorem+0x10e>
200058da:	681a      	ldr	r2, [r3, #0]
200058dc:	b91a      	cbnz	r2, 200058e6 <quorem+0x10e>
200058de:	3b04      	subs	r3, #4
200058e0:	3e01      	subs	r6, #1
200058e2:	429c      	cmp	r4, r3
200058e4:	d3f9      	bcc.n	200058da <quorem+0x102>
200058e6:	f8ca 6010 	str.w	r6, [sl, #16]
200058ea:	4638      	mov	r0, r7
200058ec:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
200058f0:	2000      	movs	r0, #0
200058f2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
200058f6:	bf00      	nop

200058f8 <_dtoa_r>:
200058f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200058fc:	6a46      	ldr	r6, [r0, #36]	; 0x24
200058fe:	b0a1      	sub	sp, #132	; 0x84
20005900:	4604      	mov	r4, r0
20005902:	4690      	mov	r8, r2
20005904:	4699      	mov	r9, r3
20005906:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
20005908:	2e00      	cmp	r6, #0
2000590a:	f000 8423 	beq.w	20006154 <_dtoa_r+0x85c>
2000590e:	6832      	ldr	r2, [r6, #0]
20005910:	b182      	cbz	r2, 20005934 <_dtoa_r+0x3c>
20005912:	6a61      	ldr	r1, [r4, #36]	; 0x24
20005914:	f04f 0c01 	mov.w	ip, #1
20005918:	6876      	ldr	r6, [r6, #4]
2000591a:	4620      	mov	r0, r4
2000591c:	680b      	ldr	r3, [r1, #0]
2000591e:	6056      	str	r6, [r2, #4]
20005920:	684a      	ldr	r2, [r1, #4]
20005922:	4619      	mov	r1, r3
20005924:	fa0c f202 	lsl.w	r2, ip, r2
20005928:	609a      	str	r2, [r3, #8]
2000592a:	f002 fa67 	bl	20007dfc <_Bfree>
2000592e:	6a63      	ldr	r3, [r4, #36]	; 0x24
20005930:	2200      	movs	r2, #0
20005932:	601a      	str	r2, [r3, #0]
20005934:	f1b9 0600 	subs.w	r6, r9, #0
20005938:	db38      	blt.n	200059ac <_dtoa_r+0xb4>
2000593a:	2300      	movs	r3, #0
2000593c:	602b      	str	r3, [r5, #0]
2000593e:	f240 0300 	movw	r3, #0
20005942:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20005946:	461a      	mov	r2, r3
20005948:	ea06 0303 	and.w	r3, r6, r3
2000594c:	4293      	cmp	r3, r2
2000594e:	d017      	beq.n	20005980 <_dtoa_r+0x88>
20005950:	2200      	movs	r2, #0
20005952:	2300      	movs	r3, #0
20005954:	4640      	mov	r0, r8
20005956:	4649      	mov	r1, r9
20005958:	e9cd 8906 	strd	r8, r9, [sp, #24]
2000595c:	f003 ff0e 	bl	2000977c <__aeabi_dcmpeq>
20005960:	2800      	cmp	r0, #0
20005962:	d029      	beq.n	200059b8 <_dtoa_r+0xc0>
20005964:	982c      	ldr	r0, [sp, #176]	; 0xb0
20005966:	2301      	movs	r3, #1
20005968:	992e      	ldr	r1, [sp, #184]	; 0xb8
2000596a:	6003      	str	r3, [r0, #0]
2000596c:	2900      	cmp	r1, #0
2000596e:	f000 80d0 	beq.w	20005b12 <_dtoa_r+0x21a>
20005972:	4b79      	ldr	r3, [pc, #484]	; (20005b58 <_dtoa_r+0x260>)
20005974:	1e58      	subs	r0, r3, #1
20005976:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
20005978:	6013      	str	r3, [r2, #0]
2000597a:	b021      	add	sp, #132	; 0x84
2000597c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20005980:	982c      	ldr	r0, [sp, #176]	; 0xb0
20005982:	f242 730f 	movw	r3, #9999	; 0x270f
20005986:	6003      	str	r3, [r0, #0]
20005988:	f1b8 0f00 	cmp.w	r8, #0
2000598c:	f000 8095 	beq.w	20005aba <_dtoa_r+0x1c2>
20005990:	f24a 00e8 	movw	r0, #41192	; 0xa0e8
20005994:	f2c2 0000 	movt	r0, #8192	; 0x2000
20005998:	992e      	ldr	r1, [sp, #184]	; 0xb8
2000599a:	2900      	cmp	r1, #0
2000599c:	d0ed      	beq.n	2000597a <_dtoa_r+0x82>
2000599e:	78c2      	ldrb	r2, [r0, #3]
200059a0:	1cc3      	adds	r3, r0, #3
200059a2:	2a00      	cmp	r2, #0
200059a4:	d0e7      	beq.n	20005976 <_dtoa_r+0x7e>
200059a6:	f100 0308 	add.w	r3, r0, #8
200059aa:	e7e4      	b.n	20005976 <_dtoa_r+0x7e>
200059ac:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
200059b0:	2301      	movs	r3, #1
200059b2:	46b1      	mov	r9, r6
200059b4:	602b      	str	r3, [r5, #0]
200059b6:	e7c2      	b.n	2000593e <_dtoa_r+0x46>
200059b8:	4620      	mov	r0, r4
200059ba:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
200059be:	a91e      	add	r1, sp, #120	; 0x78
200059c0:	9100      	str	r1, [sp, #0]
200059c2:	a91f      	add	r1, sp, #124	; 0x7c
200059c4:	9101      	str	r1, [sp, #4]
200059c6:	f002 fa6b 	bl	20007ea0 <__d2b>
200059ca:	f3c6 550a 	ubfx	r5, r6, #20, #11
200059ce:	4683      	mov	fp, r0
200059d0:	2d00      	cmp	r5, #0
200059d2:	d07e      	beq.n	20005ad2 <_dtoa_r+0x1da>
200059d4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
200059d8:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
200059dc:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
200059de:	3d07      	subs	r5, #7
200059e0:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
200059e4:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
200059e8:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
200059ec:	2300      	movs	r3, #0
200059ee:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
200059f2:	9319      	str	r3, [sp, #100]	; 0x64
200059f4:	f240 0300 	movw	r3, #0
200059f8:	2200      	movs	r2, #0
200059fa:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
200059fe:	f003 faa1 	bl	20008f44 <__aeabi_dsub>
20005a02:	a34f      	add	r3, pc, #316	; (adr r3, 20005b40 <_dtoa_r+0x248>)
20005a04:	e9d3 2300 	ldrd	r2, r3, [r3]
20005a08:	f003 fc50 	bl	200092ac <__aeabi_dmul>
20005a0c:	a34e      	add	r3, pc, #312	; (adr r3, 20005b48 <_dtoa_r+0x250>)
20005a0e:	e9d3 2300 	ldrd	r2, r3, [r3]
20005a12:	f003 fa99 	bl	20008f48 <__adddf3>
20005a16:	e9cd 0108 	strd	r0, r1, [sp, #32]
20005a1a:	4628      	mov	r0, r5
20005a1c:	f003 fbe0 	bl	200091e0 <__aeabi_i2d>
20005a20:	a34b      	add	r3, pc, #300	; (adr r3, 20005b50 <_dtoa_r+0x258>)
20005a22:	e9d3 2300 	ldrd	r2, r3, [r3]
20005a26:	f003 fc41 	bl	200092ac <__aeabi_dmul>
20005a2a:	4602      	mov	r2, r0
20005a2c:	460b      	mov	r3, r1
20005a2e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
20005a32:	f003 fa89 	bl	20008f48 <__adddf3>
20005a36:	e9cd 0108 	strd	r0, r1, [sp, #32]
20005a3a:	f003 fed1 	bl	200097e0 <__aeabi_d2iz>
20005a3e:	2200      	movs	r2, #0
20005a40:	2300      	movs	r3, #0
20005a42:	4606      	mov	r6, r0
20005a44:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
20005a48:	f003 fea2 	bl	20009790 <__aeabi_dcmplt>
20005a4c:	b140      	cbz	r0, 20005a60 <_dtoa_r+0x168>
20005a4e:	4630      	mov	r0, r6
20005a50:	f003 fbc6 	bl	200091e0 <__aeabi_i2d>
20005a54:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
20005a58:	f003 fe90 	bl	2000977c <__aeabi_dcmpeq>
20005a5c:	b900      	cbnz	r0, 20005a60 <_dtoa_r+0x168>
20005a5e:	3e01      	subs	r6, #1
20005a60:	2e16      	cmp	r6, #22
20005a62:	d95b      	bls.n	20005b1c <_dtoa_r+0x224>
20005a64:	2301      	movs	r3, #1
20005a66:	9318      	str	r3, [sp, #96]	; 0x60
20005a68:	3f01      	subs	r7, #1
20005a6a:	ebb7 0a05 	subs.w	sl, r7, r5
20005a6e:	bf42      	ittt	mi
20005a70:	f1ca 0a00 	rsbmi	sl, sl, #0
20005a74:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
20005a78:	f04f 0a00 	movmi.w	sl, #0
20005a7c:	d401      	bmi.n	20005a82 <_dtoa_r+0x18a>
20005a7e:	2200      	movs	r2, #0
20005a80:	920f      	str	r2, [sp, #60]	; 0x3c
20005a82:	2e00      	cmp	r6, #0
20005a84:	f2c0 8371 	blt.w	2000616a <_dtoa_r+0x872>
20005a88:	44b2      	add	sl, r6
20005a8a:	2300      	movs	r3, #0
20005a8c:	9617      	str	r6, [sp, #92]	; 0x5c
20005a8e:	9315      	str	r3, [sp, #84]	; 0x54
20005a90:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
20005a92:	2b09      	cmp	r3, #9
20005a94:	d862      	bhi.n	20005b5c <_dtoa_r+0x264>
20005a96:	2b05      	cmp	r3, #5
20005a98:	f340 8677 	ble.w	2000678a <_dtoa_r+0xe92>
20005a9c:	982a      	ldr	r0, [sp, #168]	; 0xa8
20005a9e:	2700      	movs	r7, #0
20005aa0:	3804      	subs	r0, #4
20005aa2:	902a      	str	r0, [sp, #168]	; 0xa8
20005aa4:	992a      	ldr	r1, [sp, #168]	; 0xa8
20005aa6:	1e8b      	subs	r3, r1, #2
20005aa8:	2b03      	cmp	r3, #3
20005aaa:	f200 83dd 	bhi.w	20006268 <_dtoa_r+0x970>
20005aae:	e8df f013 	tbh	[pc, r3, lsl #1]
20005ab2:	03a5      	.short	0x03a5
20005ab4:	03d503d8 	.word	0x03d503d8
20005ab8:	03c4      	.short	0x03c4
20005aba:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
20005abe:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
20005ac2:	2e00      	cmp	r6, #0
20005ac4:	f47f af64 	bne.w	20005990 <_dtoa_r+0x98>
20005ac8:	f24a 00dc 	movw	r0, #41180	; 0xa0dc
20005acc:	f2c2 0000 	movt	r0, #8192	; 0x2000
20005ad0:	e762      	b.n	20005998 <_dtoa_r+0xa0>
20005ad2:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
20005ad4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
20005ad6:	18fb      	adds	r3, r7, r3
20005ad8:	f503 6386 	add.w	r3, r3, #1072	; 0x430
20005adc:	1c9d      	adds	r5, r3, #2
20005ade:	2d20      	cmp	r5, #32
20005ae0:	bfdc      	itt	le
20005ae2:	f1c5 0020 	rsble	r0, r5, #32
20005ae6:	fa08 f000 	lslle.w	r0, r8, r0
20005aea:	dd08      	ble.n	20005afe <_dtoa_r+0x206>
20005aec:	3b1e      	subs	r3, #30
20005aee:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
20005af2:	fa16 f202 	lsls.w	r2, r6, r2
20005af6:	fa28 f303 	lsr.w	r3, r8, r3
20005afa:	ea42 0003 	orr.w	r0, r2, r3
20005afe:	f003 fb5f 	bl	200091c0 <__aeabi_ui2d>
20005b02:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
20005b06:	2201      	movs	r2, #1
20005b08:	3d03      	subs	r5, #3
20005b0a:	9219      	str	r2, [sp, #100]	; 0x64
20005b0c:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
20005b10:	e770      	b.n	200059f4 <_dtoa_r+0xfc>
20005b12:	f24a 00d8 	movw	r0, #41176	; 0xa0d8
20005b16:	f2c2 0000 	movt	r0, #8192	; 0x2000
20005b1a:	e72e      	b.n	2000597a <_dtoa_r+0x82>
20005b1c:	f24a 1390 	movw	r3, #41360	; 0xa190
20005b20:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20005b24:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005b28:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
20005b2c:	e9d3 2300 	ldrd	r2, r3, [r3]
20005b30:	f003 fe2e 	bl	20009790 <__aeabi_dcmplt>
20005b34:	2800      	cmp	r0, #0
20005b36:	f040 8320 	bne.w	2000617a <_dtoa_r+0x882>
20005b3a:	9018      	str	r0, [sp, #96]	; 0x60
20005b3c:	e794      	b.n	20005a68 <_dtoa_r+0x170>
20005b3e:	bf00      	nop
20005b40:	636f4361 	.word	0x636f4361
20005b44:	3fd287a7 	.word	0x3fd287a7
20005b48:	8b60c8b3 	.word	0x8b60c8b3
20005b4c:	3fc68a28 	.word	0x3fc68a28
20005b50:	509f79fb 	.word	0x509f79fb
20005b54:	3fd34413 	.word	0x3fd34413
20005b58:	2000a0d9 	.word	0x2000a0d9
20005b5c:	2300      	movs	r3, #0
20005b5e:	f04f 30ff 	mov.w	r0, #4294967295
20005b62:	461f      	mov	r7, r3
20005b64:	2101      	movs	r1, #1
20005b66:	932a      	str	r3, [sp, #168]	; 0xa8
20005b68:	9011      	str	r0, [sp, #68]	; 0x44
20005b6a:	9116      	str	r1, [sp, #88]	; 0x58
20005b6c:	9008      	str	r0, [sp, #32]
20005b6e:	932b      	str	r3, [sp, #172]	; 0xac
20005b70:	6a65      	ldr	r5, [r4, #36]	; 0x24
20005b72:	2300      	movs	r3, #0
20005b74:	606b      	str	r3, [r5, #4]
20005b76:	4620      	mov	r0, r4
20005b78:	6869      	ldr	r1, [r5, #4]
20005b7a:	f002 f95b 	bl	20007e34 <_Balloc>
20005b7e:	6a63      	ldr	r3, [r4, #36]	; 0x24
20005b80:	6028      	str	r0, [r5, #0]
20005b82:	681b      	ldr	r3, [r3, #0]
20005b84:	9310      	str	r3, [sp, #64]	; 0x40
20005b86:	2f00      	cmp	r7, #0
20005b88:	f000 815b 	beq.w	20005e42 <_dtoa_r+0x54a>
20005b8c:	2e00      	cmp	r6, #0
20005b8e:	f340 842a 	ble.w	200063e6 <_dtoa_r+0xaee>
20005b92:	f24a 1390 	movw	r3, #41360	; 0xa190
20005b96:	f006 020f 	and.w	r2, r6, #15
20005b9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005b9e:	1135      	asrs	r5, r6, #4
20005ba0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
20005ba4:	f015 0f10 	tst.w	r5, #16
20005ba8:	e9d3 0100 	ldrd	r0, r1, [r3]
20005bac:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005bb0:	f000 82e7 	beq.w	20006182 <_dtoa_r+0x88a>
20005bb4:	f24a 2368 	movw	r3, #41576	; 0xa268
20005bb8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20005bbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005bc0:	f005 050f 	and.w	r5, r5, #15
20005bc4:	f04f 0803 	mov.w	r8, #3
20005bc8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
20005bcc:	f003 fc98 	bl	20009500 <__aeabi_ddiv>
20005bd0:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
20005bd4:	b1bd      	cbz	r5, 20005c06 <_dtoa_r+0x30e>
20005bd6:	f24a 2768 	movw	r7, #41576	; 0xa268
20005bda:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20005bde:	f2c2 0700 	movt	r7, #8192	; 0x2000
20005be2:	f015 0f01 	tst.w	r5, #1
20005be6:	4610      	mov	r0, r2
20005be8:	4619      	mov	r1, r3
20005bea:	d007      	beq.n	20005bfc <_dtoa_r+0x304>
20005bec:	e9d7 2300 	ldrd	r2, r3, [r7]
20005bf0:	f108 0801 	add.w	r8, r8, #1
20005bf4:	f003 fb5a 	bl	200092ac <__aeabi_dmul>
20005bf8:	4602      	mov	r2, r0
20005bfa:	460b      	mov	r3, r1
20005bfc:	3708      	adds	r7, #8
20005bfe:	106d      	asrs	r5, r5, #1
20005c00:	d1ef      	bne.n	20005be2 <_dtoa_r+0x2ea>
20005c02:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
20005c06:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20005c0a:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
20005c0e:	f003 fc77 	bl	20009500 <__aeabi_ddiv>
20005c12:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005c16:	9918      	ldr	r1, [sp, #96]	; 0x60
20005c18:	2900      	cmp	r1, #0
20005c1a:	f000 80de 	beq.w	20005dda <_dtoa_r+0x4e2>
20005c1e:	f240 0300 	movw	r3, #0
20005c22:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005c26:	2200      	movs	r2, #0
20005c28:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
20005c2c:	f04f 0500 	mov.w	r5, #0
20005c30:	f003 fdae 	bl	20009790 <__aeabi_dcmplt>
20005c34:	b108      	cbz	r0, 20005c3a <_dtoa_r+0x342>
20005c36:	f04f 0501 	mov.w	r5, #1
20005c3a:	9a08      	ldr	r2, [sp, #32]
20005c3c:	2a00      	cmp	r2, #0
20005c3e:	bfd4      	ite	le
20005c40:	2500      	movle	r5, #0
20005c42:	f005 0501 	andgt.w	r5, r5, #1
20005c46:	2d00      	cmp	r5, #0
20005c48:	f000 80c7 	beq.w	20005dda <_dtoa_r+0x4e2>
20005c4c:	9b11      	ldr	r3, [sp, #68]	; 0x44
20005c4e:	2b00      	cmp	r3, #0
20005c50:	f340 80f5 	ble.w	20005e3e <_dtoa_r+0x546>
20005c54:	f240 0300 	movw	r3, #0
20005c58:	2200      	movs	r2, #0
20005c5a:	f2c4 0324 	movt	r3, #16420	; 0x4024
20005c5e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005c62:	f003 fb23 	bl	200092ac <__aeabi_dmul>
20005c66:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005c6a:	f108 0001 	add.w	r0, r8, #1
20005c6e:	1e71      	subs	r1, r6, #1
20005c70:	9112      	str	r1, [sp, #72]	; 0x48
20005c72:	f003 fab5 	bl	200091e0 <__aeabi_i2d>
20005c76:	4602      	mov	r2, r0
20005c78:	460b      	mov	r3, r1
20005c7a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005c7e:	f003 fb15 	bl	200092ac <__aeabi_dmul>
20005c82:	f240 0300 	movw	r3, #0
20005c86:	2200      	movs	r2, #0
20005c88:	f2c4 031c 	movt	r3, #16412	; 0x401c
20005c8c:	f003 f95c 	bl	20008f48 <__adddf3>
20005c90:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
20005c94:	4680      	mov	r8, r0
20005c96:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
20005c9a:	9b16      	ldr	r3, [sp, #88]	; 0x58
20005c9c:	2b00      	cmp	r3, #0
20005c9e:	f000 83ad 	beq.w	200063fc <_dtoa_r+0xb04>
20005ca2:	f24a 1390 	movw	r3, #41360	; 0xa190
20005ca6:	f240 0100 	movw	r1, #0
20005caa:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005cae:	2000      	movs	r0, #0
20005cb0:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
20005cb4:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
20005cb8:	f8cd c00c 	str.w	ip, [sp, #12]
20005cbc:	e953 2302 	ldrd	r2, r3, [r3, #-8]
20005cc0:	f003 fc1e 	bl	20009500 <__aeabi_ddiv>
20005cc4:	4642      	mov	r2, r8
20005cc6:	464b      	mov	r3, r9
20005cc8:	9d10      	ldr	r5, [sp, #64]	; 0x40
20005cca:	f003 f93b 	bl	20008f44 <__aeabi_dsub>
20005cce:	4680      	mov	r8, r0
20005cd0:	4689      	mov	r9, r1
20005cd2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005cd6:	f003 fd83 	bl	200097e0 <__aeabi_d2iz>
20005cda:	4607      	mov	r7, r0
20005cdc:	f003 fa80 	bl	200091e0 <__aeabi_i2d>
20005ce0:	4602      	mov	r2, r0
20005ce2:	460b      	mov	r3, r1
20005ce4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005ce8:	f003 f92c 	bl	20008f44 <__aeabi_dsub>
20005cec:	f107 0330 	add.w	r3, r7, #48	; 0x30
20005cf0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005cf4:	4640      	mov	r0, r8
20005cf6:	f805 3b01 	strb.w	r3, [r5], #1
20005cfa:	4649      	mov	r1, r9
20005cfc:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20005d00:	f003 fd64 	bl	200097cc <__aeabi_dcmpgt>
20005d04:	2800      	cmp	r0, #0
20005d06:	f040 8213 	bne.w	20006130 <_dtoa_r+0x838>
20005d0a:	f240 0100 	movw	r1, #0
20005d0e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20005d12:	2000      	movs	r0, #0
20005d14:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20005d18:	f003 f914 	bl	20008f44 <__aeabi_dsub>
20005d1c:	4602      	mov	r2, r0
20005d1e:	460b      	mov	r3, r1
20005d20:	4640      	mov	r0, r8
20005d22:	4649      	mov	r1, r9
20005d24:	f003 fd52 	bl	200097cc <__aeabi_dcmpgt>
20005d28:	f8dd c00c 	ldr.w	ip, [sp, #12]
20005d2c:	2800      	cmp	r0, #0
20005d2e:	f040 83e7 	bne.w	20006500 <_dtoa_r+0xc08>
20005d32:	f1bc 0f01 	cmp.w	ip, #1
20005d36:	f340 8082 	ble.w	20005e3e <_dtoa_r+0x546>
20005d3a:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
20005d3e:	2701      	movs	r7, #1
20005d40:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
20005d44:	961d      	str	r6, [sp, #116]	; 0x74
20005d46:	4666      	mov	r6, ip
20005d48:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
20005d4c:	940c      	str	r4, [sp, #48]	; 0x30
20005d4e:	e010      	b.n	20005d72 <_dtoa_r+0x47a>
20005d50:	f240 0100 	movw	r1, #0
20005d54:	2000      	movs	r0, #0
20005d56:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20005d5a:	f003 f8f3 	bl	20008f44 <__aeabi_dsub>
20005d5e:	4642      	mov	r2, r8
20005d60:	464b      	mov	r3, r9
20005d62:	f003 fd15 	bl	20009790 <__aeabi_dcmplt>
20005d66:	2800      	cmp	r0, #0
20005d68:	f040 83c7 	bne.w	200064fa <_dtoa_r+0xc02>
20005d6c:	42b7      	cmp	r7, r6
20005d6e:	f280 848b 	bge.w	20006688 <_dtoa_r+0xd90>
20005d72:	f240 0300 	movw	r3, #0
20005d76:	4640      	mov	r0, r8
20005d78:	4649      	mov	r1, r9
20005d7a:	2200      	movs	r2, #0
20005d7c:	f2c4 0324 	movt	r3, #16420	; 0x4024
20005d80:	3501      	adds	r5, #1
20005d82:	f003 fa93 	bl	200092ac <__aeabi_dmul>
20005d86:	f240 0300 	movw	r3, #0
20005d8a:	2200      	movs	r2, #0
20005d8c:	f2c4 0324 	movt	r3, #16420	; 0x4024
20005d90:	4680      	mov	r8, r0
20005d92:	4689      	mov	r9, r1
20005d94:	4650      	mov	r0, sl
20005d96:	4659      	mov	r1, fp
20005d98:	f003 fa88 	bl	200092ac <__aeabi_dmul>
20005d9c:	468b      	mov	fp, r1
20005d9e:	4682      	mov	sl, r0
20005da0:	f003 fd1e 	bl	200097e0 <__aeabi_d2iz>
20005da4:	4604      	mov	r4, r0
20005da6:	f003 fa1b 	bl	200091e0 <__aeabi_i2d>
20005daa:	3430      	adds	r4, #48	; 0x30
20005dac:	4602      	mov	r2, r0
20005dae:	460b      	mov	r3, r1
20005db0:	4650      	mov	r0, sl
20005db2:	4659      	mov	r1, fp
20005db4:	f003 f8c6 	bl	20008f44 <__aeabi_dsub>
20005db8:	9a10      	ldr	r2, [sp, #64]	; 0x40
20005dba:	464b      	mov	r3, r9
20005dbc:	55d4      	strb	r4, [r2, r7]
20005dbe:	4642      	mov	r2, r8
20005dc0:	3701      	adds	r7, #1
20005dc2:	4682      	mov	sl, r0
20005dc4:	468b      	mov	fp, r1
20005dc6:	f003 fce3 	bl	20009790 <__aeabi_dcmplt>
20005dca:	4652      	mov	r2, sl
20005dcc:	465b      	mov	r3, fp
20005dce:	2800      	cmp	r0, #0
20005dd0:	d0be      	beq.n	20005d50 <_dtoa_r+0x458>
20005dd2:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20005dd6:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20005dd8:	e1aa      	b.n	20006130 <_dtoa_r+0x838>
20005dda:	4640      	mov	r0, r8
20005ddc:	f003 fa00 	bl	200091e0 <__aeabi_i2d>
20005de0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20005de4:	f003 fa62 	bl	200092ac <__aeabi_dmul>
20005de8:	f240 0300 	movw	r3, #0
20005dec:	2200      	movs	r2, #0
20005dee:	f2c4 031c 	movt	r3, #16412	; 0x401c
20005df2:	f003 f8a9 	bl	20008f48 <__adddf3>
20005df6:	9a08      	ldr	r2, [sp, #32]
20005df8:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
20005dfc:	4680      	mov	r8, r0
20005dfe:	46a9      	mov	r9, r5
20005e00:	2a00      	cmp	r2, #0
20005e02:	f040 82ec 	bne.w	200063de <_dtoa_r+0xae6>
20005e06:	f240 0300 	movw	r3, #0
20005e0a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005e0e:	2200      	movs	r2, #0
20005e10:	f2c4 0314 	movt	r3, #16404	; 0x4014
20005e14:	f003 f896 	bl	20008f44 <__aeabi_dsub>
20005e18:	4642      	mov	r2, r8
20005e1a:	462b      	mov	r3, r5
20005e1c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005e20:	f003 fcd4 	bl	200097cc <__aeabi_dcmpgt>
20005e24:	2800      	cmp	r0, #0
20005e26:	f040 824a 	bne.w	200062be <_dtoa_r+0x9c6>
20005e2a:	4642      	mov	r2, r8
20005e2c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005e30:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
20005e34:	f003 fcac 	bl	20009790 <__aeabi_dcmplt>
20005e38:	2800      	cmp	r0, #0
20005e3a:	f040 81d5 	bne.w	200061e8 <_dtoa_r+0x8f0>
20005e3e:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
20005e42:	9b1e      	ldr	r3, [sp, #120]	; 0x78
20005e44:	ea6f 0703 	mvn.w	r7, r3
20005e48:	ea4f 77d7 	mov.w	r7, r7, lsr #31
20005e4c:	2e0e      	cmp	r6, #14
20005e4e:	bfcc      	ite	gt
20005e50:	2700      	movgt	r7, #0
20005e52:	f007 0701 	andle.w	r7, r7, #1
20005e56:	2f00      	cmp	r7, #0
20005e58:	f000 80b7 	beq.w	20005fca <_dtoa_r+0x6d2>
20005e5c:	982b      	ldr	r0, [sp, #172]	; 0xac
20005e5e:	f24a 1390 	movw	r3, #41360	; 0xa190
20005e62:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005e66:	9908      	ldr	r1, [sp, #32]
20005e68:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
20005e6c:	0fc2      	lsrs	r2, r0, #31
20005e6e:	2900      	cmp	r1, #0
20005e70:	bfcc      	ite	gt
20005e72:	2200      	movgt	r2, #0
20005e74:	f002 0201 	andle.w	r2, r2, #1
20005e78:	e9d3 0100 	ldrd	r0, r1, [r3]
20005e7c:	e9cd 0104 	strd	r0, r1, [sp, #16]
20005e80:	2a00      	cmp	r2, #0
20005e82:	f040 81a0 	bne.w	200061c6 <_dtoa_r+0x8ce>
20005e86:	4602      	mov	r2, r0
20005e88:	460b      	mov	r3, r1
20005e8a:	4640      	mov	r0, r8
20005e8c:	4649      	mov	r1, r9
20005e8e:	f003 fb37 	bl	20009500 <__aeabi_ddiv>
20005e92:	9d10      	ldr	r5, [sp, #64]	; 0x40
20005e94:	f003 fca4 	bl	200097e0 <__aeabi_d2iz>
20005e98:	4682      	mov	sl, r0
20005e9a:	f003 f9a1 	bl	200091e0 <__aeabi_i2d>
20005e9e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20005ea2:	f003 fa03 	bl	200092ac <__aeabi_dmul>
20005ea6:	4602      	mov	r2, r0
20005ea8:	460b      	mov	r3, r1
20005eaa:	4640      	mov	r0, r8
20005eac:	4649      	mov	r1, r9
20005eae:	f003 f849 	bl	20008f44 <__aeabi_dsub>
20005eb2:	f10a 0330 	add.w	r3, sl, #48	; 0x30
20005eb6:	f805 3b01 	strb.w	r3, [r5], #1
20005eba:	9a08      	ldr	r2, [sp, #32]
20005ebc:	2a01      	cmp	r2, #1
20005ebe:	4680      	mov	r8, r0
20005ec0:	4689      	mov	r9, r1
20005ec2:	d052      	beq.n	20005f6a <_dtoa_r+0x672>
20005ec4:	f240 0300 	movw	r3, #0
20005ec8:	2200      	movs	r2, #0
20005eca:	f2c4 0324 	movt	r3, #16420	; 0x4024
20005ece:	f003 f9ed 	bl	200092ac <__aeabi_dmul>
20005ed2:	2200      	movs	r2, #0
20005ed4:	2300      	movs	r3, #0
20005ed6:	e9cd 0106 	strd	r0, r1, [sp, #24]
20005eda:	f003 fc4f 	bl	2000977c <__aeabi_dcmpeq>
20005ede:	2800      	cmp	r0, #0
20005ee0:	f040 81eb 	bne.w	200062ba <_dtoa_r+0x9c2>
20005ee4:	9810      	ldr	r0, [sp, #64]	; 0x40
20005ee6:	f04f 0801 	mov.w	r8, #1
20005eea:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
20005eee:	46a3      	mov	fp, r4
20005ef0:	1c87      	adds	r7, r0, #2
20005ef2:	960f      	str	r6, [sp, #60]	; 0x3c
20005ef4:	f8dd 9020 	ldr.w	r9, [sp, #32]
20005ef8:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
20005efc:	e00a      	b.n	20005f14 <_dtoa_r+0x61c>
20005efe:	f003 f9d5 	bl	200092ac <__aeabi_dmul>
20005f02:	2200      	movs	r2, #0
20005f04:	2300      	movs	r3, #0
20005f06:	4604      	mov	r4, r0
20005f08:	460d      	mov	r5, r1
20005f0a:	f003 fc37 	bl	2000977c <__aeabi_dcmpeq>
20005f0e:	2800      	cmp	r0, #0
20005f10:	f040 81ce 	bne.w	200062b0 <_dtoa_r+0x9b8>
20005f14:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20005f18:	4620      	mov	r0, r4
20005f1a:	4629      	mov	r1, r5
20005f1c:	f108 0801 	add.w	r8, r8, #1
20005f20:	f003 faee 	bl	20009500 <__aeabi_ddiv>
20005f24:	463e      	mov	r6, r7
20005f26:	f003 fc5b 	bl	200097e0 <__aeabi_d2iz>
20005f2a:	4682      	mov	sl, r0
20005f2c:	f003 f958 	bl	200091e0 <__aeabi_i2d>
20005f30:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20005f34:	f003 f9ba 	bl	200092ac <__aeabi_dmul>
20005f38:	4602      	mov	r2, r0
20005f3a:	460b      	mov	r3, r1
20005f3c:	4620      	mov	r0, r4
20005f3e:	4629      	mov	r1, r5
20005f40:	f003 f800 	bl	20008f44 <__aeabi_dsub>
20005f44:	2200      	movs	r2, #0
20005f46:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
20005f4a:	f807 cc01 	strb.w	ip, [r7, #-1]
20005f4e:	3701      	adds	r7, #1
20005f50:	45c1      	cmp	r9, r8
20005f52:	f240 0300 	movw	r3, #0
20005f56:	f2c4 0324 	movt	r3, #16420	; 0x4024
20005f5a:	d1d0      	bne.n	20005efe <_dtoa_r+0x606>
20005f5c:	4635      	mov	r5, r6
20005f5e:	465c      	mov	r4, fp
20005f60:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
20005f62:	4680      	mov	r8, r0
20005f64:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
20005f68:	4689      	mov	r9, r1
20005f6a:	4642      	mov	r2, r8
20005f6c:	464b      	mov	r3, r9
20005f6e:	4640      	mov	r0, r8
20005f70:	4649      	mov	r1, r9
20005f72:	f002 ffe9 	bl	20008f48 <__adddf3>
20005f76:	4680      	mov	r8, r0
20005f78:	4689      	mov	r9, r1
20005f7a:	4642      	mov	r2, r8
20005f7c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20005f80:	464b      	mov	r3, r9
20005f82:	f003 fc05 	bl	20009790 <__aeabi_dcmplt>
20005f86:	b960      	cbnz	r0, 20005fa2 <_dtoa_r+0x6aa>
20005f88:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20005f8c:	4642      	mov	r2, r8
20005f8e:	464b      	mov	r3, r9
20005f90:	f003 fbf4 	bl	2000977c <__aeabi_dcmpeq>
20005f94:	2800      	cmp	r0, #0
20005f96:	f000 8190 	beq.w	200062ba <_dtoa_r+0x9c2>
20005f9a:	f01a 0f01 	tst.w	sl, #1
20005f9e:	f000 818c 	beq.w	200062ba <_dtoa_r+0x9c2>
20005fa2:	9910      	ldr	r1, [sp, #64]	; 0x40
20005fa4:	e000      	b.n	20005fa8 <_dtoa_r+0x6b0>
20005fa6:	461d      	mov	r5, r3
20005fa8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20005fac:	1e6b      	subs	r3, r5, #1
20005fae:	2a39      	cmp	r2, #57	; 0x39
20005fb0:	f040 8367 	bne.w	20006682 <_dtoa_r+0xd8a>
20005fb4:	428b      	cmp	r3, r1
20005fb6:	d1f6      	bne.n	20005fa6 <_dtoa_r+0x6ae>
20005fb8:	9910      	ldr	r1, [sp, #64]	; 0x40
20005fba:	2330      	movs	r3, #48	; 0x30
20005fbc:	3601      	adds	r6, #1
20005fbe:	2231      	movs	r2, #49	; 0x31
20005fc0:	700b      	strb	r3, [r1, #0]
20005fc2:	9b10      	ldr	r3, [sp, #64]	; 0x40
20005fc4:	701a      	strb	r2, [r3, #0]
20005fc6:	9612      	str	r6, [sp, #72]	; 0x48
20005fc8:	e0b2      	b.n	20006130 <_dtoa_r+0x838>
20005fca:	9a16      	ldr	r2, [sp, #88]	; 0x58
20005fcc:	2a00      	cmp	r2, #0
20005fce:	f040 80df 	bne.w	20006190 <_dtoa_r+0x898>
20005fd2:	9f15      	ldr	r7, [sp, #84]	; 0x54
20005fd4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20005fd6:	920c      	str	r2, [sp, #48]	; 0x30
20005fd8:	2d00      	cmp	r5, #0
20005fda:	bfd4      	ite	le
20005fdc:	2300      	movle	r3, #0
20005fde:	2301      	movgt	r3, #1
20005fe0:	f1ba 0f00 	cmp.w	sl, #0
20005fe4:	bfd4      	ite	le
20005fe6:	2300      	movle	r3, #0
20005fe8:	f003 0301 	andgt.w	r3, r3, #1
20005fec:	b14b      	cbz	r3, 20006002 <_dtoa_r+0x70a>
20005fee:	45aa      	cmp	sl, r5
20005ff0:	bfb4      	ite	lt
20005ff2:	4653      	movlt	r3, sl
20005ff4:	462b      	movge	r3, r5
20005ff6:	980f      	ldr	r0, [sp, #60]	; 0x3c
20005ff8:	ebc3 0a0a 	rsb	sl, r3, sl
20005ffc:	1aed      	subs	r5, r5, r3
20005ffe:	1ac0      	subs	r0, r0, r3
20006000:	900f      	str	r0, [sp, #60]	; 0x3c
20006002:	9915      	ldr	r1, [sp, #84]	; 0x54
20006004:	2900      	cmp	r1, #0
20006006:	dd1c      	ble.n	20006042 <_dtoa_r+0x74a>
20006008:	9a16      	ldr	r2, [sp, #88]	; 0x58
2000600a:	2a00      	cmp	r2, #0
2000600c:	f000 82e9 	beq.w	200065e2 <_dtoa_r+0xcea>
20006010:	2f00      	cmp	r7, #0
20006012:	dd12      	ble.n	2000603a <_dtoa_r+0x742>
20006014:	990c      	ldr	r1, [sp, #48]	; 0x30
20006016:	463a      	mov	r2, r7
20006018:	4620      	mov	r0, r4
2000601a:	f002 f96b 	bl	200082f4 <__pow5mult>
2000601e:	465a      	mov	r2, fp
20006020:	900c      	str	r0, [sp, #48]	; 0x30
20006022:	4620      	mov	r0, r4
20006024:	990c      	ldr	r1, [sp, #48]	; 0x30
20006026:	f002 f87d 	bl	20008124 <__multiply>
2000602a:	4659      	mov	r1, fp
2000602c:	4603      	mov	r3, r0
2000602e:	4620      	mov	r0, r4
20006030:	9303      	str	r3, [sp, #12]
20006032:	f001 fee3 	bl	20007dfc <_Bfree>
20006036:	9b03      	ldr	r3, [sp, #12]
20006038:	469b      	mov	fp, r3
2000603a:	9b15      	ldr	r3, [sp, #84]	; 0x54
2000603c:	1bda      	subs	r2, r3, r7
2000603e:	f040 8311 	bne.w	20006664 <_dtoa_r+0xd6c>
20006042:	2101      	movs	r1, #1
20006044:	4620      	mov	r0, r4
20006046:	f002 f907 	bl	20008258 <__i2b>
2000604a:	9006      	str	r0, [sp, #24]
2000604c:	9817      	ldr	r0, [sp, #92]	; 0x5c
2000604e:	2800      	cmp	r0, #0
20006050:	dd05      	ble.n	2000605e <_dtoa_r+0x766>
20006052:	9906      	ldr	r1, [sp, #24]
20006054:	4620      	mov	r0, r4
20006056:	9a17      	ldr	r2, [sp, #92]	; 0x5c
20006058:	f002 f94c 	bl	200082f4 <__pow5mult>
2000605c:	9006      	str	r0, [sp, #24]
2000605e:	992a      	ldr	r1, [sp, #168]	; 0xa8
20006060:	2901      	cmp	r1, #1
20006062:	f340 810a 	ble.w	2000627a <_dtoa_r+0x982>
20006066:	2700      	movs	r7, #0
20006068:	9b17      	ldr	r3, [sp, #92]	; 0x5c
2000606a:	2b00      	cmp	r3, #0
2000606c:	f040 8261 	bne.w	20006532 <_dtoa_r+0xc3a>
20006070:	2301      	movs	r3, #1
20006072:	4453      	add	r3, sl
20006074:	f013 031f 	ands.w	r3, r3, #31
20006078:	f040 812a 	bne.w	200062d0 <_dtoa_r+0x9d8>
2000607c:	231c      	movs	r3, #28
2000607e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20006080:	449a      	add	sl, r3
20006082:	18ed      	adds	r5, r5, r3
20006084:	18d2      	adds	r2, r2, r3
20006086:	920f      	str	r2, [sp, #60]	; 0x3c
20006088:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
2000608a:	2b00      	cmp	r3, #0
2000608c:	dd05      	ble.n	2000609a <_dtoa_r+0x7a2>
2000608e:	4659      	mov	r1, fp
20006090:	461a      	mov	r2, r3
20006092:	4620      	mov	r0, r4
20006094:	f001 ffe8 	bl	20008068 <__lshift>
20006098:	4683      	mov	fp, r0
2000609a:	f1ba 0f00 	cmp.w	sl, #0
2000609e:	dd05      	ble.n	200060ac <_dtoa_r+0x7b4>
200060a0:	9906      	ldr	r1, [sp, #24]
200060a2:	4652      	mov	r2, sl
200060a4:	4620      	mov	r0, r4
200060a6:	f001 ffdf 	bl	20008068 <__lshift>
200060aa:	9006      	str	r0, [sp, #24]
200060ac:	9818      	ldr	r0, [sp, #96]	; 0x60
200060ae:	2800      	cmp	r0, #0
200060b0:	f040 8229 	bne.w	20006506 <_dtoa_r+0xc0e>
200060b4:	982a      	ldr	r0, [sp, #168]	; 0xa8
200060b6:	9908      	ldr	r1, [sp, #32]
200060b8:	2802      	cmp	r0, #2
200060ba:	bfd4      	ite	le
200060bc:	2300      	movle	r3, #0
200060be:	2301      	movgt	r3, #1
200060c0:	2900      	cmp	r1, #0
200060c2:	bfcc      	ite	gt
200060c4:	2300      	movgt	r3, #0
200060c6:	f003 0301 	andle.w	r3, r3, #1
200060ca:	2b00      	cmp	r3, #0
200060cc:	f000 810c 	beq.w	200062e8 <_dtoa_r+0x9f0>
200060d0:	2900      	cmp	r1, #0
200060d2:	f040 808c 	bne.w	200061ee <_dtoa_r+0x8f6>
200060d6:	2205      	movs	r2, #5
200060d8:	9906      	ldr	r1, [sp, #24]
200060da:	9b08      	ldr	r3, [sp, #32]
200060dc:	4620      	mov	r0, r4
200060de:	f002 f8c5 	bl	2000826c <__multadd>
200060e2:	9006      	str	r0, [sp, #24]
200060e4:	4658      	mov	r0, fp
200060e6:	9906      	ldr	r1, [sp, #24]
200060e8:	f001 fd4e 	bl	20007b88 <__mcmp>
200060ec:	2800      	cmp	r0, #0
200060ee:	dd7e      	ble.n	200061ee <_dtoa_r+0x8f6>
200060f0:	9d10      	ldr	r5, [sp, #64]	; 0x40
200060f2:	3601      	adds	r6, #1
200060f4:	2700      	movs	r7, #0
200060f6:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
200060fa:	2331      	movs	r3, #49	; 0x31
200060fc:	f805 3b01 	strb.w	r3, [r5], #1
20006100:	9906      	ldr	r1, [sp, #24]
20006102:	4620      	mov	r0, r4
20006104:	f001 fe7a 	bl	20007dfc <_Bfree>
20006108:	f1ba 0f00 	cmp.w	sl, #0
2000610c:	f000 80d5 	beq.w	200062ba <_dtoa_r+0x9c2>
20006110:	1e3b      	subs	r3, r7, #0
20006112:	bf18      	it	ne
20006114:	2301      	movne	r3, #1
20006116:	4557      	cmp	r7, sl
20006118:	bf0c      	ite	eq
2000611a:	2300      	moveq	r3, #0
2000611c:	f003 0301 	andne.w	r3, r3, #1
20006120:	2b00      	cmp	r3, #0
20006122:	f040 80d0 	bne.w	200062c6 <_dtoa_r+0x9ce>
20006126:	4651      	mov	r1, sl
20006128:	4620      	mov	r0, r4
2000612a:	f001 fe67 	bl	20007dfc <_Bfree>
2000612e:	9612      	str	r6, [sp, #72]	; 0x48
20006130:	4620      	mov	r0, r4
20006132:	4659      	mov	r1, fp
20006134:	f001 fe62 	bl	20007dfc <_Bfree>
20006138:	9a12      	ldr	r2, [sp, #72]	; 0x48
2000613a:	1c53      	adds	r3, r2, #1
2000613c:	2200      	movs	r2, #0
2000613e:	702a      	strb	r2, [r5, #0]
20006140:	982c      	ldr	r0, [sp, #176]	; 0xb0
20006142:	992e      	ldr	r1, [sp, #184]	; 0xb8
20006144:	6003      	str	r3, [r0, #0]
20006146:	2900      	cmp	r1, #0
20006148:	f000 81d4 	beq.w	200064f4 <_dtoa_r+0xbfc>
2000614c:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
2000614e:	9810      	ldr	r0, [sp, #64]	; 0x40
20006150:	6015      	str	r5, [r2, #0]
20006152:	e412      	b.n	2000597a <_dtoa_r+0x82>
20006154:	2010      	movs	r0, #16
20006156:	f001 f889 	bl	2000726c <malloc>
2000615a:	60c6      	str	r6, [r0, #12]
2000615c:	6046      	str	r6, [r0, #4]
2000615e:	6086      	str	r6, [r0, #8]
20006160:	6006      	str	r6, [r0, #0]
20006162:	4606      	mov	r6, r0
20006164:	6260      	str	r0, [r4, #36]	; 0x24
20006166:	f7ff bbd2 	b.w	2000590e <_dtoa_r+0x16>
2000616a:	980f      	ldr	r0, [sp, #60]	; 0x3c
2000616c:	4271      	negs	r1, r6
2000616e:	2200      	movs	r2, #0
20006170:	9115      	str	r1, [sp, #84]	; 0x54
20006172:	1b80      	subs	r0, r0, r6
20006174:	9217      	str	r2, [sp, #92]	; 0x5c
20006176:	900f      	str	r0, [sp, #60]	; 0x3c
20006178:	e48a      	b.n	20005a90 <_dtoa_r+0x198>
2000617a:	2100      	movs	r1, #0
2000617c:	3e01      	subs	r6, #1
2000617e:	9118      	str	r1, [sp, #96]	; 0x60
20006180:	e472      	b.n	20005a68 <_dtoa_r+0x170>
20006182:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
20006186:	f04f 0802 	mov.w	r8, #2
2000618a:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
2000618e:	e521      	b.n	20005bd4 <_dtoa_r+0x2dc>
20006190:	982a      	ldr	r0, [sp, #168]	; 0xa8
20006192:	2801      	cmp	r0, #1
20006194:	f340 826c 	ble.w	20006670 <_dtoa_r+0xd78>
20006198:	9a08      	ldr	r2, [sp, #32]
2000619a:	9815      	ldr	r0, [sp, #84]	; 0x54
2000619c:	1e53      	subs	r3, r2, #1
2000619e:	4298      	cmp	r0, r3
200061a0:	f2c0 8258 	blt.w	20006654 <_dtoa_r+0xd5c>
200061a4:	1ac7      	subs	r7, r0, r3
200061a6:	9b08      	ldr	r3, [sp, #32]
200061a8:	2b00      	cmp	r3, #0
200061aa:	bfa8      	it	ge
200061ac:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
200061ae:	f2c0 8273 	blt.w	20006698 <_dtoa_r+0xda0>
200061b2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
200061b4:	4620      	mov	r0, r4
200061b6:	2101      	movs	r1, #1
200061b8:	449a      	add	sl, r3
200061ba:	18d2      	adds	r2, r2, r3
200061bc:	920f      	str	r2, [sp, #60]	; 0x3c
200061be:	f002 f84b 	bl	20008258 <__i2b>
200061c2:	900c      	str	r0, [sp, #48]	; 0x30
200061c4:	e708      	b.n	20005fd8 <_dtoa_r+0x6e0>
200061c6:	9b08      	ldr	r3, [sp, #32]
200061c8:	b973      	cbnz	r3, 200061e8 <_dtoa_r+0x8f0>
200061ca:	f240 0300 	movw	r3, #0
200061ce:	2200      	movs	r2, #0
200061d0:	f2c4 0314 	movt	r3, #16404	; 0x4014
200061d4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
200061d8:	f003 f868 	bl	200092ac <__aeabi_dmul>
200061dc:	4642      	mov	r2, r8
200061de:	464b      	mov	r3, r9
200061e0:	f003 faea 	bl	200097b8 <__aeabi_dcmpge>
200061e4:	2800      	cmp	r0, #0
200061e6:	d06a      	beq.n	200062be <_dtoa_r+0x9c6>
200061e8:	2200      	movs	r2, #0
200061ea:	9206      	str	r2, [sp, #24]
200061ec:	920c      	str	r2, [sp, #48]	; 0x30
200061ee:	9b2b      	ldr	r3, [sp, #172]	; 0xac
200061f0:	2700      	movs	r7, #0
200061f2:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
200061f6:	43de      	mvns	r6, r3
200061f8:	9d10      	ldr	r5, [sp, #64]	; 0x40
200061fa:	e781      	b.n	20006100 <_dtoa_r+0x808>
200061fc:	2100      	movs	r1, #0
200061fe:	9116      	str	r1, [sp, #88]	; 0x58
20006200:	982b      	ldr	r0, [sp, #172]	; 0xac
20006202:	2800      	cmp	r0, #0
20006204:	f340 819f 	ble.w	20006546 <_dtoa_r+0xc4e>
20006208:	982b      	ldr	r0, [sp, #172]	; 0xac
2000620a:	4601      	mov	r1, r0
2000620c:	9011      	str	r0, [sp, #68]	; 0x44
2000620e:	9008      	str	r0, [sp, #32]
20006210:	6a65      	ldr	r5, [r4, #36]	; 0x24
20006212:	2200      	movs	r2, #0
20006214:	2917      	cmp	r1, #23
20006216:	606a      	str	r2, [r5, #4]
20006218:	f240 82ab 	bls.w	20006772 <_dtoa_r+0xe7a>
2000621c:	2304      	movs	r3, #4
2000621e:	005b      	lsls	r3, r3, #1
20006220:	3201      	adds	r2, #1
20006222:	f103 0014 	add.w	r0, r3, #20
20006226:	4288      	cmp	r0, r1
20006228:	d9f9      	bls.n	2000621e <_dtoa_r+0x926>
2000622a:	9b08      	ldr	r3, [sp, #32]
2000622c:	606a      	str	r2, [r5, #4]
2000622e:	2b0e      	cmp	r3, #14
20006230:	bf8c      	ite	hi
20006232:	2700      	movhi	r7, #0
20006234:	f007 0701 	andls.w	r7, r7, #1
20006238:	e49d      	b.n	20005b76 <_dtoa_r+0x27e>
2000623a:	2201      	movs	r2, #1
2000623c:	9216      	str	r2, [sp, #88]	; 0x58
2000623e:	9b2b      	ldr	r3, [sp, #172]	; 0xac
20006240:	18f3      	adds	r3, r6, r3
20006242:	9311      	str	r3, [sp, #68]	; 0x44
20006244:	1c59      	adds	r1, r3, #1
20006246:	2900      	cmp	r1, #0
20006248:	bfc8      	it	gt
2000624a:	9108      	strgt	r1, [sp, #32]
2000624c:	dce0      	bgt.n	20006210 <_dtoa_r+0x918>
2000624e:	290e      	cmp	r1, #14
20006250:	bf8c      	ite	hi
20006252:	2700      	movhi	r7, #0
20006254:	f007 0701 	andls.w	r7, r7, #1
20006258:	9108      	str	r1, [sp, #32]
2000625a:	e489      	b.n	20005b70 <_dtoa_r+0x278>
2000625c:	2301      	movs	r3, #1
2000625e:	9316      	str	r3, [sp, #88]	; 0x58
20006260:	e7ce      	b.n	20006200 <_dtoa_r+0x908>
20006262:	2200      	movs	r2, #0
20006264:	9216      	str	r2, [sp, #88]	; 0x58
20006266:	e7ea      	b.n	2000623e <_dtoa_r+0x946>
20006268:	f04f 33ff 	mov.w	r3, #4294967295
2000626c:	2700      	movs	r7, #0
2000626e:	2001      	movs	r0, #1
20006270:	9311      	str	r3, [sp, #68]	; 0x44
20006272:	9016      	str	r0, [sp, #88]	; 0x58
20006274:	9308      	str	r3, [sp, #32]
20006276:	972b      	str	r7, [sp, #172]	; 0xac
20006278:	e47a      	b.n	20005b70 <_dtoa_r+0x278>
2000627a:	f1b8 0f00 	cmp.w	r8, #0
2000627e:	f47f aef2 	bne.w	20006066 <_dtoa_r+0x76e>
20006282:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
20006286:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
2000628a:	2b00      	cmp	r3, #0
2000628c:	f47f aeeb 	bne.w	20006066 <_dtoa_r+0x76e>
20006290:	f240 0300 	movw	r3, #0
20006294:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20006298:	ea09 0303 	and.w	r3, r9, r3
2000629c:	2b00      	cmp	r3, #0
2000629e:	f43f aee2 	beq.w	20006066 <_dtoa_r+0x76e>
200062a2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
200062a4:	f10a 0a01 	add.w	sl, sl, #1
200062a8:	2701      	movs	r7, #1
200062aa:	3201      	adds	r2, #1
200062ac:	920f      	str	r2, [sp, #60]	; 0x3c
200062ae:	e6db      	b.n	20006068 <_dtoa_r+0x770>
200062b0:	4635      	mov	r5, r6
200062b2:	465c      	mov	r4, fp
200062b4:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
200062b6:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
200062ba:	9612      	str	r6, [sp, #72]	; 0x48
200062bc:	e738      	b.n	20006130 <_dtoa_r+0x838>
200062be:	2000      	movs	r0, #0
200062c0:	9006      	str	r0, [sp, #24]
200062c2:	900c      	str	r0, [sp, #48]	; 0x30
200062c4:	e714      	b.n	200060f0 <_dtoa_r+0x7f8>
200062c6:	4639      	mov	r1, r7
200062c8:	4620      	mov	r0, r4
200062ca:	f001 fd97 	bl	20007dfc <_Bfree>
200062ce:	e72a      	b.n	20006126 <_dtoa_r+0x82e>
200062d0:	f1c3 0320 	rsb	r3, r3, #32
200062d4:	2b04      	cmp	r3, #4
200062d6:	f340 8254 	ble.w	20006782 <_dtoa_r+0xe8a>
200062da:	990f      	ldr	r1, [sp, #60]	; 0x3c
200062dc:	3b04      	subs	r3, #4
200062de:	449a      	add	sl, r3
200062e0:	18ed      	adds	r5, r5, r3
200062e2:	18c9      	adds	r1, r1, r3
200062e4:	910f      	str	r1, [sp, #60]	; 0x3c
200062e6:	e6cf      	b.n	20006088 <_dtoa_r+0x790>
200062e8:	9916      	ldr	r1, [sp, #88]	; 0x58
200062ea:	2900      	cmp	r1, #0
200062ec:	f000 8131 	beq.w	20006552 <_dtoa_r+0xc5a>
200062f0:	2d00      	cmp	r5, #0
200062f2:	dd05      	ble.n	20006300 <_dtoa_r+0xa08>
200062f4:	990c      	ldr	r1, [sp, #48]	; 0x30
200062f6:	462a      	mov	r2, r5
200062f8:	4620      	mov	r0, r4
200062fa:	f001 feb5 	bl	20008068 <__lshift>
200062fe:	900c      	str	r0, [sp, #48]	; 0x30
20006300:	2f00      	cmp	r7, #0
20006302:	f040 81ea 	bne.w	200066da <_dtoa_r+0xde2>
20006306:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
2000630a:	9d10      	ldr	r5, [sp, #64]	; 0x40
2000630c:	2301      	movs	r3, #1
2000630e:	f008 0001 	and.w	r0, r8, #1
20006312:	9f0c      	ldr	r7, [sp, #48]	; 0x30
20006314:	9011      	str	r0, [sp, #68]	; 0x44
20006316:	950f      	str	r5, [sp, #60]	; 0x3c
20006318:	461d      	mov	r5, r3
2000631a:	960c      	str	r6, [sp, #48]	; 0x30
2000631c:	9906      	ldr	r1, [sp, #24]
2000631e:	4658      	mov	r0, fp
20006320:	f7ff fa5a 	bl	200057d8 <quorem>
20006324:	4639      	mov	r1, r7
20006326:	3030      	adds	r0, #48	; 0x30
20006328:	900b      	str	r0, [sp, #44]	; 0x2c
2000632a:	4658      	mov	r0, fp
2000632c:	f001 fc2c 	bl	20007b88 <__mcmp>
20006330:	9906      	ldr	r1, [sp, #24]
20006332:	4652      	mov	r2, sl
20006334:	4606      	mov	r6, r0
20006336:	4620      	mov	r0, r4
20006338:	f001 fe1a 	bl	20007f70 <__mdiff>
2000633c:	68c3      	ldr	r3, [r0, #12]
2000633e:	4680      	mov	r8, r0
20006340:	2b00      	cmp	r3, #0
20006342:	d03d      	beq.n	200063c0 <_dtoa_r+0xac8>
20006344:	f04f 0901 	mov.w	r9, #1
20006348:	4641      	mov	r1, r8
2000634a:	4620      	mov	r0, r4
2000634c:	f001 fd56 	bl	20007dfc <_Bfree>
20006350:	992a      	ldr	r1, [sp, #168]	; 0xa8
20006352:	ea59 0101 	orrs.w	r1, r9, r1
20006356:	d103      	bne.n	20006360 <_dtoa_r+0xa68>
20006358:	9a11      	ldr	r2, [sp, #68]	; 0x44
2000635a:	2a00      	cmp	r2, #0
2000635c:	f000 81eb 	beq.w	20006736 <_dtoa_r+0xe3e>
20006360:	2e00      	cmp	r6, #0
20006362:	f2c0 819e 	blt.w	200066a2 <_dtoa_r+0xdaa>
20006366:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
20006368:	4332      	orrs	r2, r6
2000636a:	d103      	bne.n	20006374 <_dtoa_r+0xa7c>
2000636c:	9b11      	ldr	r3, [sp, #68]	; 0x44
2000636e:	2b00      	cmp	r3, #0
20006370:	f000 8197 	beq.w	200066a2 <_dtoa_r+0xdaa>
20006374:	f1b9 0f00 	cmp.w	r9, #0
20006378:	f300 81ce 	bgt.w	20006718 <_dtoa_r+0xe20>
2000637c:	990f      	ldr	r1, [sp, #60]	; 0x3c
2000637e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20006380:	f801 2b01 	strb.w	r2, [r1], #1
20006384:	9b08      	ldr	r3, [sp, #32]
20006386:	910f      	str	r1, [sp, #60]	; 0x3c
20006388:	429d      	cmp	r5, r3
2000638a:	f000 81c2 	beq.w	20006712 <_dtoa_r+0xe1a>
2000638e:	4659      	mov	r1, fp
20006390:	220a      	movs	r2, #10
20006392:	2300      	movs	r3, #0
20006394:	4620      	mov	r0, r4
20006396:	f001 ff69 	bl	2000826c <__multadd>
2000639a:	4557      	cmp	r7, sl
2000639c:	4639      	mov	r1, r7
2000639e:	4683      	mov	fp, r0
200063a0:	d014      	beq.n	200063cc <_dtoa_r+0xad4>
200063a2:	220a      	movs	r2, #10
200063a4:	2300      	movs	r3, #0
200063a6:	4620      	mov	r0, r4
200063a8:	3501      	adds	r5, #1
200063aa:	f001 ff5f 	bl	2000826c <__multadd>
200063ae:	4651      	mov	r1, sl
200063b0:	220a      	movs	r2, #10
200063b2:	2300      	movs	r3, #0
200063b4:	4607      	mov	r7, r0
200063b6:	4620      	mov	r0, r4
200063b8:	f001 ff58 	bl	2000826c <__multadd>
200063bc:	4682      	mov	sl, r0
200063be:	e7ad      	b.n	2000631c <_dtoa_r+0xa24>
200063c0:	4658      	mov	r0, fp
200063c2:	4641      	mov	r1, r8
200063c4:	f001 fbe0 	bl	20007b88 <__mcmp>
200063c8:	4681      	mov	r9, r0
200063ca:	e7bd      	b.n	20006348 <_dtoa_r+0xa50>
200063cc:	4620      	mov	r0, r4
200063ce:	220a      	movs	r2, #10
200063d0:	2300      	movs	r3, #0
200063d2:	3501      	adds	r5, #1
200063d4:	f001 ff4a 	bl	2000826c <__multadd>
200063d8:	4607      	mov	r7, r0
200063da:	4682      	mov	sl, r0
200063dc:	e79e      	b.n	2000631c <_dtoa_r+0xa24>
200063de:	9612      	str	r6, [sp, #72]	; 0x48
200063e0:	f8dd c020 	ldr.w	ip, [sp, #32]
200063e4:	e459      	b.n	20005c9a <_dtoa_r+0x3a2>
200063e6:	4275      	negs	r5, r6
200063e8:	2d00      	cmp	r5, #0
200063ea:	f040 8101 	bne.w	200065f0 <_dtoa_r+0xcf8>
200063ee:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
200063f2:	f04f 0802 	mov.w	r8, #2
200063f6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200063fa:	e40c      	b.n	20005c16 <_dtoa_r+0x31e>
200063fc:	f24a 1190 	movw	r1, #41360	; 0xa190
20006400:	4642      	mov	r2, r8
20006402:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006406:	464b      	mov	r3, r9
20006408:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
2000640c:	f8cd c00c 	str.w	ip, [sp, #12]
20006410:	9d10      	ldr	r5, [sp, #64]	; 0x40
20006412:	e951 0102 	ldrd	r0, r1, [r1, #-8]
20006416:	f002 ff49 	bl	200092ac <__aeabi_dmul>
2000641a:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
2000641e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006422:	f003 f9dd 	bl	200097e0 <__aeabi_d2iz>
20006426:	4607      	mov	r7, r0
20006428:	f002 feda 	bl	200091e0 <__aeabi_i2d>
2000642c:	460b      	mov	r3, r1
2000642e:	4602      	mov	r2, r0
20006430:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006434:	f002 fd86 	bl	20008f44 <__aeabi_dsub>
20006438:	f107 0330 	add.w	r3, r7, #48	; 0x30
2000643c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006440:	f805 3b01 	strb.w	r3, [r5], #1
20006444:	f8dd c00c 	ldr.w	ip, [sp, #12]
20006448:	f1bc 0f01 	cmp.w	ip, #1
2000644c:	d029      	beq.n	200064a2 <_dtoa_r+0xbaa>
2000644e:	46d1      	mov	r9, sl
20006450:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006454:	46b2      	mov	sl, r6
20006456:	9e10      	ldr	r6, [sp, #64]	; 0x40
20006458:	951c      	str	r5, [sp, #112]	; 0x70
2000645a:	2701      	movs	r7, #1
2000645c:	4665      	mov	r5, ip
2000645e:	46a0      	mov	r8, r4
20006460:	f240 0300 	movw	r3, #0
20006464:	2200      	movs	r2, #0
20006466:	f2c4 0324 	movt	r3, #16420	; 0x4024
2000646a:	f002 ff1f 	bl	200092ac <__aeabi_dmul>
2000646e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006472:	f003 f9b5 	bl	200097e0 <__aeabi_d2iz>
20006476:	4604      	mov	r4, r0
20006478:	f002 feb2 	bl	200091e0 <__aeabi_i2d>
2000647c:	3430      	adds	r4, #48	; 0x30
2000647e:	4602      	mov	r2, r0
20006480:	460b      	mov	r3, r1
20006482:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006486:	f002 fd5d 	bl	20008f44 <__aeabi_dsub>
2000648a:	55f4      	strb	r4, [r6, r7]
2000648c:	3701      	adds	r7, #1
2000648e:	42af      	cmp	r7, r5
20006490:	d1e6      	bne.n	20006460 <_dtoa_r+0xb68>
20006492:	9d1c      	ldr	r5, [sp, #112]	; 0x70
20006494:	3f01      	subs	r7, #1
20006496:	4656      	mov	r6, sl
20006498:	4644      	mov	r4, r8
2000649a:	46ca      	mov	sl, r9
2000649c:	19ed      	adds	r5, r5, r7
2000649e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200064a2:	f240 0300 	movw	r3, #0
200064a6:	2200      	movs	r2, #0
200064a8:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
200064ac:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
200064b0:	f002 fd4a 	bl	20008f48 <__adddf3>
200064b4:	4602      	mov	r2, r0
200064b6:	460b      	mov	r3, r1
200064b8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200064bc:	f003 f986 	bl	200097cc <__aeabi_dcmpgt>
200064c0:	b9f0      	cbnz	r0, 20006500 <_dtoa_r+0xc08>
200064c2:	f240 0100 	movw	r1, #0
200064c6:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
200064ca:	2000      	movs	r0, #0
200064cc:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
200064d0:	f002 fd38 	bl	20008f44 <__aeabi_dsub>
200064d4:	4602      	mov	r2, r0
200064d6:	460b      	mov	r3, r1
200064d8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200064dc:	f003 f958 	bl	20009790 <__aeabi_dcmplt>
200064e0:	2800      	cmp	r0, #0
200064e2:	f43f acac 	beq.w	20005e3e <_dtoa_r+0x546>
200064e6:	462b      	mov	r3, r5
200064e8:	461d      	mov	r5, r3
200064ea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
200064ee:	2a30      	cmp	r2, #48	; 0x30
200064f0:	d0fa      	beq.n	200064e8 <_dtoa_r+0xbf0>
200064f2:	e61d      	b.n	20006130 <_dtoa_r+0x838>
200064f4:	9810      	ldr	r0, [sp, #64]	; 0x40
200064f6:	f7ff ba40 	b.w	2000597a <_dtoa_r+0x82>
200064fa:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
200064fe:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20006500:	9e12      	ldr	r6, [sp, #72]	; 0x48
20006502:	9910      	ldr	r1, [sp, #64]	; 0x40
20006504:	e550      	b.n	20005fa8 <_dtoa_r+0x6b0>
20006506:	4658      	mov	r0, fp
20006508:	9906      	ldr	r1, [sp, #24]
2000650a:	f001 fb3d 	bl	20007b88 <__mcmp>
2000650e:	2800      	cmp	r0, #0
20006510:	f6bf add0 	bge.w	200060b4 <_dtoa_r+0x7bc>
20006514:	4659      	mov	r1, fp
20006516:	4620      	mov	r0, r4
20006518:	220a      	movs	r2, #10
2000651a:	2300      	movs	r3, #0
2000651c:	f001 fea6 	bl	2000826c <__multadd>
20006520:	9916      	ldr	r1, [sp, #88]	; 0x58
20006522:	3e01      	subs	r6, #1
20006524:	4683      	mov	fp, r0
20006526:	2900      	cmp	r1, #0
20006528:	f040 8119 	bne.w	2000675e <_dtoa_r+0xe66>
2000652c:	9a11      	ldr	r2, [sp, #68]	; 0x44
2000652e:	9208      	str	r2, [sp, #32]
20006530:	e5c0      	b.n	200060b4 <_dtoa_r+0x7bc>
20006532:	9806      	ldr	r0, [sp, #24]
20006534:	6903      	ldr	r3, [r0, #16]
20006536:	eb00 0383 	add.w	r3, r0, r3, lsl #2
2000653a:	6918      	ldr	r0, [r3, #16]
2000653c:	f001 fad2 	bl	20007ae4 <__hi0bits>
20006540:	f1c0 0320 	rsb	r3, r0, #32
20006544:	e595      	b.n	20006072 <_dtoa_r+0x77a>
20006546:	2101      	movs	r1, #1
20006548:	9111      	str	r1, [sp, #68]	; 0x44
2000654a:	9108      	str	r1, [sp, #32]
2000654c:	912b      	str	r1, [sp, #172]	; 0xac
2000654e:	f7ff bb0f 	b.w	20005b70 <_dtoa_r+0x278>
20006552:	9d10      	ldr	r5, [sp, #64]	; 0x40
20006554:	46b1      	mov	r9, r6
20006556:	9f16      	ldr	r7, [sp, #88]	; 0x58
20006558:	46aa      	mov	sl, r5
2000655a:	f8dd 8018 	ldr.w	r8, [sp, #24]
2000655e:	9e08      	ldr	r6, [sp, #32]
20006560:	e002      	b.n	20006568 <_dtoa_r+0xc70>
20006562:	f001 fe83 	bl	2000826c <__multadd>
20006566:	4683      	mov	fp, r0
20006568:	4641      	mov	r1, r8
2000656a:	4658      	mov	r0, fp
2000656c:	f7ff f934 	bl	200057d8 <quorem>
20006570:	3501      	adds	r5, #1
20006572:	220a      	movs	r2, #10
20006574:	2300      	movs	r3, #0
20006576:	4659      	mov	r1, fp
20006578:	f100 0c30 	add.w	ip, r0, #48	; 0x30
2000657c:	f80a c007 	strb.w	ip, [sl, r7]
20006580:	3701      	adds	r7, #1
20006582:	4620      	mov	r0, r4
20006584:	42be      	cmp	r6, r7
20006586:	dcec      	bgt.n	20006562 <_dtoa_r+0xc6a>
20006588:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
2000658c:	464e      	mov	r6, r9
2000658e:	2700      	movs	r7, #0
20006590:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20006594:	4659      	mov	r1, fp
20006596:	2201      	movs	r2, #1
20006598:	4620      	mov	r0, r4
2000659a:	f001 fd65 	bl	20008068 <__lshift>
2000659e:	9906      	ldr	r1, [sp, #24]
200065a0:	4683      	mov	fp, r0
200065a2:	f001 faf1 	bl	20007b88 <__mcmp>
200065a6:	2800      	cmp	r0, #0
200065a8:	dd0f      	ble.n	200065ca <_dtoa_r+0xcd2>
200065aa:	9910      	ldr	r1, [sp, #64]	; 0x40
200065ac:	e000      	b.n	200065b0 <_dtoa_r+0xcb8>
200065ae:	461d      	mov	r5, r3
200065b0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
200065b4:	1e6b      	subs	r3, r5, #1
200065b6:	2a39      	cmp	r2, #57	; 0x39
200065b8:	f040 808c 	bne.w	200066d4 <_dtoa_r+0xddc>
200065bc:	428b      	cmp	r3, r1
200065be:	d1f6      	bne.n	200065ae <_dtoa_r+0xcb6>
200065c0:	9910      	ldr	r1, [sp, #64]	; 0x40
200065c2:	2331      	movs	r3, #49	; 0x31
200065c4:	3601      	adds	r6, #1
200065c6:	700b      	strb	r3, [r1, #0]
200065c8:	e59a      	b.n	20006100 <_dtoa_r+0x808>
200065ca:	d103      	bne.n	200065d4 <_dtoa_r+0xcdc>
200065cc:	980b      	ldr	r0, [sp, #44]	; 0x2c
200065ce:	f010 0f01 	tst.w	r0, #1
200065d2:	d1ea      	bne.n	200065aa <_dtoa_r+0xcb2>
200065d4:	462b      	mov	r3, r5
200065d6:	461d      	mov	r5, r3
200065d8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
200065dc:	2a30      	cmp	r2, #48	; 0x30
200065de:	d0fa      	beq.n	200065d6 <_dtoa_r+0xcde>
200065e0:	e58e      	b.n	20006100 <_dtoa_r+0x808>
200065e2:	4659      	mov	r1, fp
200065e4:	9a15      	ldr	r2, [sp, #84]	; 0x54
200065e6:	4620      	mov	r0, r4
200065e8:	f001 fe84 	bl	200082f4 <__pow5mult>
200065ec:	4683      	mov	fp, r0
200065ee:	e528      	b.n	20006042 <_dtoa_r+0x74a>
200065f0:	f005 030f 	and.w	r3, r5, #15
200065f4:	f24a 1290 	movw	r2, #41360	; 0xa190
200065f8:	f2c2 0200 	movt	r2, #8192	; 0x2000
200065fc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20006600:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
20006604:	e9d3 2300 	ldrd	r2, r3, [r3]
20006608:	f002 fe50 	bl	200092ac <__aeabi_dmul>
2000660c:	112d      	asrs	r5, r5, #4
2000660e:	bf08      	it	eq
20006610:	f04f 0802 	moveq.w	r8, #2
20006614:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006618:	f43f aafd 	beq.w	20005c16 <_dtoa_r+0x31e>
2000661c:	f24a 2768 	movw	r7, #41576	; 0xa268
20006620:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20006624:	f04f 0802 	mov.w	r8, #2
20006628:	f2c2 0700 	movt	r7, #8192	; 0x2000
2000662c:	f015 0f01 	tst.w	r5, #1
20006630:	4610      	mov	r0, r2
20006632:	4619      	mov	r1, r3
20006634:	d007      	beq.n	20006646 <_dtoa_r+0xd4e>
20006636:	e9d7 2300 	ldrd	r2, r3, [r7]
2000663a:	f108 0801 	add.w	r8, r8, #1
2000663e:	f002 fe35 	bl	200092ac <__aeabi_dmul>
20006642:	4602      	mov	r2, r0
20006644:	460b      	mov	r3, r1
20006646:	3708      	adds	r7, #8
20006648:	106d      	asrs	r5, r5, #1
2000664a:	d1ef      	bne.n	2000662c <_dtoa_r+0xd34>
2000664c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
20006650:	f7ff bae1 	b.w	20005c16 <_dtoa_r+0x31e>
20006654:	9915      	ldr	r1, [sp, #84]	; 0x54
20006656:	9a17      	ldr	r2, [sp, #92]	; 0x5c
20006658:	1a5b      	subs	r3, r3, r1
2000665a:	18c9      	adds	r1, r1, r3
2000665c:	18d2      	adds	r2, r2, r3
2000665e:	9115      	str	r1, [sp, #84]	; 0x54
20006660:	9217      	str	r2, [sp, #92]	; 0x5c
20006662:	e5a0      	b.n	200061a6 <_dtoa_r+0x8ae>
20006664:	4659      	mov	r1, fp
20006666:	4620      	mov	r0, r4
20006668:	f001 fe44 	bl	200082f4 <__pow5mult>
2000666c:	4683      	mov	fp, r0
2000666e:	e4e8      	b.n	20006042 <_dtoa_r+0x74a>
20006670:	9919      	ldr	r1, [sp, #100]	; 0x64
20006672:	2900      	cmp	r1, #0
20006674:	d047      	beq.n	20006706 <_dtoa_r+0xe0e>
20006676:	f503 6386 	add.w	r3, r3, #1072	; 0x430
2000667a:	9f15      	ldr	r7, [sp, #84]	; 0x54
2000667c:	3303      	adds	r3, #3
2000667e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20006680:	e597      	b.n	200061b2 <_dtoa_r+0x8ba>
20006682:	3201      	adds	r2, #1
20006684:	b2d2      	uxtb	r2, r2
20006686:	e49d      	b.n	20005fc4 <_dtoa_r+0x6cc>
20006688:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
2000668c:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
20006690:	9e1d      	ldr	r6, [sp, #116]	; 0x74
20006692:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20006694:	f7ff bbd3 	b.w	20005e3e <_dtoa_r+0x546>
20006698:	990f      	ldr	r1, [sp, #60]	; 0x3c
2000669a:	2300      	movs	r3, #0
2000669c:	9808      	ldr	r0, [sp, #32]
2000669e:	1a0d      	subs	r5, r1, r0
200066a0:	e587      	b.n	200061b2 <_dtoa_r+0x8ba>
200066a2:	f1b9 0f00 	cmp.w	r9, #0
200066a6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200066a8:	9e0c      	ldr	r6, [sp, #48]	; 0x30
200066aa:	dd0f      	ble.n	200066cc <_dtoa_r+0xdd4>
200066ac:	4659      	mov	r1, fp
200066ae:	2201      	movs	r2, #1
200066b0:	4620      	mov	r0, r4
200066b2:	f001 fcd9 	bl	20008068 <__lshift>
200066b6:	9906      	ldr	r1, [sp, #24]
200066b8:	4683      	mov	fp, r0
200066ba:	f001 fa65 	bl	20007b88 <__mcmp>
200066be:	2800      	cmp	r0, #0
200066c0:	dd47      	ble.n	20006752 <_dtoa_r+0xe5a>
200066c2:	990b      	ldr	r1, [sp, #44]	; 0x2c
200066c4:	2939      	cmp	r1, #57	; 0x39
200066c6:	d031      	beq.n	2000672c <_dtoa_r+0xe34>
200066c8:	3101      	adds	r1, #1
200066ca:	910b      	str	r1, [sp, #44]	; 0x2c
200066cc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200066ce:	f805 2b01 	strb.w	r2, [r5], #1
200066d2:	e515      	b.n	20006100 <_dtoa_r+0x808>
200066d4:	3201      	adds	r2, #1
200066d6:	701a      	strb	r2, [r3, #0]
200066d8:	e512      	b.n	20006100 <_dtoa_r+0x808>
200066da:	9a0c      	ldr	r2, [sp, #48]	; 0x30
200066dc:	4620      	mov	r0, r4
200066de:	6851      	ldr	r1, [r2, #4]
200066e0:	f001 fba8 	bl	20007e34 <_Balloc>
200066e4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
200066e6:	f103 010c 	add.w	r1, r3, #12
200066ea:	691a      	ldr	r2, [r3, #16]
200066ec:	3202      	adds	r2, #2
200066ee:	0092      	lsls	r2, r2, #2
200066f0:	4605      	mov	r5, r0
200066f2:	300c      	adds	r0, #12
200066f4:	f001 f8ce 	bl	20007894 <memcpy>
200066f8:	4620      	mov	r0, r4
200066fa:	4629      	mov	r1, r5
200066fc:	2201      	movs	r2, #1
200066fe:	f001 fcb3 	bl	20008068 <__lshift>
20006702:	4682      	mov	sl, r0
20006704:	e601      	b.n	2000630a <_dtoa_r+0xa12>
20006706:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
20006708:	9f15      	ldr	r7, [sp, #84]	; 0x54
2000670a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
2000670c:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
20006710:	e54f      	b.n	200061b2 <_dtoa_r+0x8ba>
20006712:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20006714:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20006716:	e73d      	b.n	20006594 <_dtoa_r+0xc9c>
20006718:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
2000671a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
2000671c:	2b39      	cmp	r3, #57	; 0x39
2000671e:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20006720:	d004      	beq.n	2000672c <_dtoa_r+0xe34>
20006722:	980b      	ldr	r0, [sp, #44]	; 0x2c
20006724:	1c43      	adds	r3, r0, #1
20006726:	f805 3b01 	strb.w	r3, [r5], #1
2000672a:	e4e9      	b.n	20006100 <_dtoa_r+0x808>
2000672c:	2339      	movs	r3, #57	; 0x39
2000672e:	f805 3b01 	strb.w	r3, [r5], #1
20006732:	9910      	ldr	r1, [sp, #64]	; 0x40
20006734:	e73c      	b.n	200065b0 <_dtoa_r+0xcb8>
20006736:	980b      	ldr	r0, [sp, #44]	; 0x2c
20006738:	4633      	mov	r3, r6
2000673a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
2000673c:	2839      	cmp	r0, #57	; 0x39
2000673e:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20006740:	d0f4      	beq.n	2000672c <_dtoa_r+0xe34>
20006742:	2b00      	cmp	r3, #0
20006744:	dd01      	ble.n	2000674a <_dtoa_r+0xe52>
20006746:	3001      	adds	r0, #1
20006748:	900b      	str	r0, [sp, #44]	; 0x2c
2000674a:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000674c:	f805 1b01 	strb.w	r1, [r5], #1
20006750:	e4d6      	b.n	20006100 <_dtoa_r+0x808>
20006752:	d1bb      	bne.n	200066cc <_dtoa_r+0xdd4>
20006754:	980b      	ldr	r0, [sp, #44]	; 0x2c
20006756:	f010 0f01 	tst.w	r0, #1
2000675a:	d0b7      	beq.n	200066cc <_dtoa_r+0xdd4>
2000675c:	e7b1      	b.n	200066c2 <_dtoa_r+0xdca>
2000675e:	2300      	movs	r3, #0
20006760:	990c      	ldr	r1, [sp, #48]	; 0x30
20006762:	4620      	mov	r0, r4
20006764:	220a      	movs	r2, #10
20006766:	f001 fd81 	bl	2000826c <__multadd>
2000676a:	9b11      	ldr	r3, [sp, #68]	; 0x44
2000676c:	9308      	str	r3, [sp, #32]
2000676e:	900c      	str	r0, [sp, #48]	; 0x30
20006770:	e4a0      	b.n	200060b4 <_dtoa_r+0x7bc>
20006772:	9908      	ldr	r1, [sp, #32]
20006774:	290e      	cmp	r1, #14
20006776:	bf8c      	ite	hi
20006778:	2700      	movhi	r7, #0
2000677a:	f007 0701 	andls.w	r7, r7, #1
2000677e:	f7ff b9fa 	b.w	20005b76 <_dtoa_r+0x27e>
20006782:	f43f ac81 	beq.w	20006088 <_dtoa_r+0x790>
20006786:	331c      	adds	r3, #28
20006788:	e479      	b.n	2000607e <_dtoa_r+0x786>
2000678a:	2701      	movs	r7, #1
2000678c:	f7ff b98a 	b.w	20005aa4 <_dtoa_r+0x1ac>

20006790 <_fflush_r>:
20006790:	690b      	ldr	r3, [r1, #16]
20006792:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20006796:	460c      	mov	r4, r1
20006798:	4680      	mov	r8, r0
2000679a:	2b00      	cmp	r3, #0
2000679c:	d071      	beq.n	20006882 <_fflush_r+0xf2>
2000679e:	b110      	cbz	r0, 200067a6 <_fflush_r+0x16>
200067a0:	6983      	ldr	r3, [r0, #24]
200067a2:	2b00      	cmp	r3, #0
200067a4:	d078      	beq.n	20006898 <_fflush_r+0x108>
200067a6:	f24a 03ec 	movw	r3, #41196	; 0xa0ec
200067aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200067ae:	429c      	cmp	r4, r3
200067b0:	bf08      	it	eq
200067b2:	f8d8 4004 	ldreq.w	r4, [r8, #4]
200067b6:	d010      	beq.n	200067da <_fflush_r+0x4a>
200067b8:	f24a 130c 	movw	r3, #41228	; 0xa10c
200067bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200067c0:	429c      	cmp	r4, r3
200067c2:	bf08      	it	eq
200067c4:	f8d8 4008 	ldreq.w	r4, [r8, #8]
200067c8:	d007      	beq.n	200067da <_fflush_r+0x4a>
200067ca:	f24a 132c 	movw	r3, #41260	; 0xa12c
200067ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
200067d2:	429c      	cmp	r4, r3
200067d4:	bf08      	it	eq
200067d6:	f8d8 400c 	ldreq.w	r4, [r8, #12]
200067da:	89a3      	ldrh	r3, [r4, #12]
200067dc:	b21a      	sxth	r2, r3
200067de:	f012 0f08 	tst.w	r2, #8
200067e2:	d135      	bne.n	20006850 <_fflush_r+0xc0>
200067e4:	6862      	ldr	r2, [r4, #4]
200067e6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
200067ea:	81a3      	strh	r3, [r4, #12]
200067ec:	2a00      	cmp	r2, #0
200067ee:	dd5e      	ble.n	200068ae <_fflush_r+0x11e>
200067f0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
200067f2:	2e00      	cmp	r6, #0
200067f4:	d045      	beq.n	20006882 <_fflush_r+0xf2>
200067f6:	b29b      	uxth	r3, r3
200067f8:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
200067fc:	bf18      	it	ne
200067fe:	6d65      	ldrne	r5, [r4, #84]	; 0x54
20006800:	d059      	beq.n	200068b6 <_fflush_r+0x126>
20006802:	f013 0f04 	tst.w	r3, #4
20006806:	d14a      	bne.n	2000689e <_fflush_r+0x10e>
20006808:	2300      	movs	r3, #0
2000680a:	4640      	mov	r0, r8
2000680c:	6a21      	ldr	r1, [r4, #32]
2000680e:	462a      	mov	r2, r5
20006810:	47b0      	blx	r6
20006812:	4285      	cmp	r5, r0
20006814:	d138      	bne.n	20006888 <_fflush_r+0xf8>
20006816:	89a1      	ldrh	r1, [r4, #12]
20006818:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
2000681c:	6922      	ldr	r2, [r4, #16]
2000681e:	f2c0 0300 	movt	r3, #0
20006822:	ea01 0303 	and.w	r3, r1, r3
20006826:	2100      	movs	r1, #0
20006828:	6061      	str	r1, [r4, #4]
2000682a:	f413 5f80 	tst.w	r3, #4096	; 0x1000
2000682e:	6b61      	ldr	r1, [r4, #52]	; 0x34
20006830:	81a3      	strh	r3, [r4, #12]
20006832:	6022      	str	r2, [r4, #0]
20006834:	bf18      	it	ne
20006836:	6565      	strne	r5, [r4, #84]	; 0x54
20006838:	b319      	cbz	r1, 20006882 <_fflush_r+0xf2>
2000683a:	f104 0344 	add.w	r3, r4, #68	; 0x44
2000683e:	4299      	cmp	r1, r3
20006840:	d002      	beq.n	20006848 <_fflush_r+0xb8>
20006842:	4640      	mov	r0, r8
20006844:	f000 f998 	bl	20006b78 <_free_r>
20006848:	2000      	movs	r0, #0
2000684a:	6360      	str	r0, [r4, #52]	; 0x34
2000684c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20006850:	6926      	ldr	r6, [r4, #16]
20006852:	b1b6      	cbz	r6, 20006882 <_fflush_r+0xf2>
20006854:	6825      	ldr	r5, [r4, #0]
20006856:	6026      	str	r6, [r4, #0]
20006858:	1bad      	subs	r5, r5, r6
2000685a:	f012 0f03 	tst.w	r2, #3
2000685e:	bf0c      	ite	eq
20006860:	6963      	ldreq	r3, [r4, #20]
20006862:	2300      	movne	r3, #0
20006864:	60a3      	str	r3, [r4, #8]
20006866:	e00a      	b.n	2000687e <_fflush_r+0xee>
20006868:	4632      	mov	r2, r6
2000686a:	462b      	mov	r3, r5
2000686c:	6aa7      	ldr	r7, [r4, #40]	; 0x28
2000686e:	4640      	mov	r0, r8
20006870:	6a21      	ldr	r1, [r4, #32]
20006872:	47b8      	blx	r7
20006874:	2800      	cmp	r0, #0
20006876:	ebc0 0505 	rsb	r5, r0, r5
2000687a:	4406      	add	r6, r0
2000687c:	dd04      	ble.n	20006888 <_fflush_r+0xf8>
2000687e:	2d00      	cmp	r5, #0
20006880:	dcf2      	bgt.n	20006868 <_fflush_r+0xd8>
20006882:	2000      	movs	r0, #0
20006884:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20006888:	89a3      	ldrh	r3, [r4, #12]
2000688a:	f04f 30ff 	mov.w	r0, #4294967295
2000688e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20006892:	81a3      	strh	r3, [r4, #12]
20006894:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20006898:	f000 f8ea 	bl	20006a70 <__sinit>
2000689c:	e783      	b.n	200067a6 <_fflush_r+0x16>
2000689e:	6862      	ldr	r2, [r4, #4]
200068a0:	6b63      	ldr	r3, [r4, #52]	; 0x34
200068a2:	1aad      	subs	r5, r5, r2
200068a4:	2b00      	cmp	r3, #0
200068a6:	d0af      	beq.n	20006808 <_fflush_r+0x78>
200068a8:	6c23      	ldr	r3, [r4, #64]	; 0x40
200068aa:	1aed      	subs	r5, r5, r3
200068ac:	e7ac      	b.n	20006808 <_fflush_r+0x78>
200068ae:	6c22      	ldr	r2, [r4, #64]	; 0x40
200068b0:	2a00      	cmp	r2, #0
200068b2:	dc9d      	bgt.n	200067f0 <_fflush_r+0x60>
200068b4:	e7e5      	b.n	20006882 <_fflush_r+0xf2>
200068b6:	2301      	movs	r3, #1
200068b8:	4640      	mov	r0, r8
200068ba:	6a21      	ldr	r1, [r4, #32]
200068bc:	47b0      	blx	r6
200068be:	f1b0 3fff 	cmp.w	r0, #4294967295
200068c2:	4605      	mov	r5, r0
200068c4:	d002      	beq.n	200068cc <_fflush_r+0x13c>
200068c6:	89a3      	ldrh	r3, [r4, #12]
200068c8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
200068ca:	e79a      	b.n	20006802 <_fflush_r+0x72>
200068cc:	f8d8 3000 	ldr.w	r3, [r8]
200068d0:	2b1d      	cmp	r3, #29
200068d2:	d0d6      	beq.n	20006882 <_fflush_r+0xf2>
200068d4:	89a3      	ldrh	r3, [r4, #12]
200068d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
200068da:	81a3      	strh	r3, [r4, #12]
200068dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

200068e0 <fflush>:
200068e0:	4601      	mov	r1, r0
200068e2:	b128      	cbz	r0, 200068f0 <fflush+0x10>
200068e4:	f24a 3304 	movw	r3, #41732	; 0xa304
200068e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200068ec:	6818      	ldr	r0, [r3, #0]
200068ee:	e74f      	b.n	20006790 <_fflush_r>
200068f0:	f24a 036c 	movw	r3, #41068	; 0xa06c
200068f4:	f246 7191 	movw	r1, #26513	; 0x6791
200068f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200068fc:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006900:	6818      	ldr	r0, [r3, #0]
20006902:	f000 bbb3 	b.w	2000706c <_fwalk_reent>
20006906:	bf00      	nop

20006908 <__sfp_lock_acquire>:
20006908:	4770      	bx	lr
2000690a:	bf00      	nop

2000690c <__sfp_lock_release>:
2000690c:	4770      	bx	lr
2000690e:	bf00      	nop

20006910 <__sinit_lock_acquire>:
20006910:	4770      	bx	lr
20006912:	bf00      	nop

20006914 <__sinit_lock_release>:
20006914:	4770      	bx	lr
20006916:	bf00      	nop

20006918 <__fp_lock>:
20006918:	2000      	movs	r0, #0
2000691a:	4770      	bx	lr

2000691c <__fp_unlock>:
2000691c:	2000      	movs	r0, #0
2000691e:	4770      	bx	lr

20006920 <__fp_unlock_all>:
20006920:	f24a 3304 	movw	r3, #41732	; 0xa304
20006924:	f646 111d 	movw	r1, #26909	; 0x691d
20006928:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000692c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006930:	6818      	ldr	r0, [r3, #0]
20006932:	f000 bbc5 	b.w	200070c0 <_fwalk>
20006936:	bf00      	nop

20006938 <__fp_lock_all>:
20006938:	f24a 3304 	movw	r3, #41732	; 0xa304
2000693c:	f646 1119 	movw	r1, #26905	; 0x6919
20006940:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006944:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006948:	6818      	ldr	r0, [r3, #0]
2000694a:	f000 bbb9 	b.w	200070c0 <_fwalk>
2000694e:	bf00      	nop

20006950 <_cleanup_r>:
20006950:	f648 4105 	movw	r1, #35845	; 0x8c05
20006954:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006958:	f000 bbb2 	b.w	200070c0 <_fwalk>

2000695c <_cleanup>:
2000695c:	f24a 036c 	movw	r3, #41068	; 0xa06c
20006960:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006964:	6818      	ldr	r0, [r3, #0]
20006966:	e7f3      	b.n	20006950 <_cleanup_r>

20006968 <std>:
20006968:	b510      	push	{r4, lr}
2000696a:	4604      	mov	r4, r0
2000696c:	2300      	movs	r3, #0
2000696e:	305c      	adds	r0, #92	; 0x5c
20006970:	81a1      	strh	r1, [r4, #12]
20006972:	4619      	mov	r1, r3
20006974:	81e2      	strh	r2, [r4, #14]
20006976:	2208      	movs	r2, #8
20006978:	6023      	str	r3, [r4, #0]
2000697a:	6063      	str	r3, [r4, #4]
2000697c:	60a3      	str	r3, [r4, #8]
2000697e:	6663      	str	r3, [r4, #100]	; 0x64
20006980:	6123      	str	r3, [r4, #16]
20006982:	6163      	str	r3, [r4, #20]
20006984:	61a3      	str	r3, [r4, #24]
20006986:	f7fd f8f3 	bl	20003b70 <memset>
2000698a:	f648 00c5 	movw	r0, #35013	; 0x88c5
2000698e:	f648 0189 	movw	r1, #34953	; 0x8889
20006992:	f648 0261 	movw	r2, #34913	; 0x8861
20006996:	f648 0359 	movw	r3, #34905	; 0x8859
2000699a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000699e:	f2c2 0100 	movt	r1, #8192	; 0x2000
200069a2:	f2c2 0200 	movt	r2, #8192	; 0x2000
200069a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200069aa:	6260      	str	r0, [r4, #36]	; 0x24
200069ac:	62a1      	str	r1, [r4, #40]	; 0x28
200069ae:	62e2      	str	r2, [r4, #44]	; 0x2c
200069b0:	6323      	str	r3, [r4, #48]	; 0x30
200069b2:	6224      	str	r4, [r4, #32]
200069b4:	bd10      	pop	{r4, pc}
200069b6:	bf00      	nop

200069b8 <__sfmoreglue>:
200069b8:	b570      	push	{r4, r5, r6, lr}
200069ba:	2568      	movs	r5, #104	; 0x68
200069bc:	460e      	mov	r6, r1
200069be:	fb05 f501 	mul.w	r5, r5, r1
200069c2:	f105 010c 	add.w	r1, r5, #12
200069c6:	f000 fc59 	bl	2000727c <_malloc_r>
200069ca:	4604      	mov	r4, r0
200069cc:	b148      	cbz	r0, 200069e2 <__sfmoreglue+0x2a>
200069ce:	f100 030c 	add.w	r3, r0, #12
200069d2:	2100      	movs	r1, #0
200069d4:	6046      	str	r6, [r0, #4]
200069d6:	462a      	mov	r2, r5
200069d8:	4618      	mov	r0, r3
200069da:	6021      	str	r1, [r4, #0]
200069dc:	60a3      	str	r3, [r4, #8]
200069de:	f7fd f8c7 	bl	20003b70 <memset>
200069e2:	4620      	mov	r0, r4
200069e4:	bd70      	pop	{r4, r5, r6, pc}
200069e6:	bf00      	nop

200069e8 <__sfp>:
200069e8:	f24a 036c 	movw	r3, #41068	; 0xa06c
200069ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
200069f0:	b570      	push	{r4, r5, r6, lr}
200069f2:	681d      	ldr	r5, [r3, #0]
200069f4:	4606      	mov	r6, r0
200069f6:	69ab      	ldr	r3, [r5, #24]
200069f8:	2b00      	cmp	r3, #0
200069fa:	d02a      	beq.n	20006a52 <__sfp+0x6a>
200069fc:	35d8      	adds	r5, #216	; 0xd8
200069fe:	686b      	ldr	r3, [r5, #4]
20006a00:	68ac      	ldr	r4, [r5, #8]
20006a02:	3b01      	subs	r3, #1
20006a04:	d503      	bpl.n	20006a0e <__sfp+0x26>
20006a06:	e020      	b.n	20006a4a <__sfp+0x62>
20006a08:	3468      	adds	r4, #104	; 0x68
20006a0a:	3b01      	subs	r3, #1
20006a0c:	d41d      	bmi.n	20006a4a <__sfp+0x62>
20006a0e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
20006a12:	2a00      	cmp	r2, #0
20006a14:	d1f8      	bne.n	20006a08 <__sfp+0x20>
20006a16:	2500      	movs	r5, #0
20006a18:	f04f 33ff 	mov.w	r3, #4294967295
20006a1c:	6665      	str	r5, [r4, #100]	; 0x64
20006a1e:	f104 005c 	add.w	r0, r4, #92	; 0x5c
20006a22:	81e3      	strh	r3, [r4, #14]
20006a24:	4629      	mov	r1, r5
20006a26:	f04f 0301 	mov.w	r3, #1
20006a2a:	6025      	str	r5, [r4, #0]
20006a2c:	81a3      	strh	r3, [r4, #12]
20006a2e:	2208      	movs	r2, #8
20006a30:	60a5      	str	r5, [r4, #8]
20006a32:	6065      	str	r5, [r4, #4]
20006a34:	6125      	str	r5, [r4, #16]
20006a36:	6165      	str	r5, [r4, #20]
20006a38:	61a5      	str	r5, [r4, #24]
20006a3a:	f7fd f899 	bl	20003b70 <memset>
20006a3e:	64e5      	str	r5, [r4, #76]	; 0x4c
20006a40:	6365      	str	r5, [r4, #52]	; 0x34
20006a42:	63a5      	str	r5, [r4, #56]	; 0x38
20006a44:	64a5      	str	r5, [r4, #72]	; 0x48
20006a46:	4620      	mov	r0, r4
20006a48:	bd70      	pop	{r4, r5, r6, pc}
20006a4a:	6828      	ldr	r0, [r5, #0]
20006a4c:	b128      	cbz	r0, 20006a5a <__sfp+0x72>
20006a4e:	4605      	mov	r5, r0
20006a50:	e7d5      	b.n	200069fe <__sfp+0x16>
20006a52:	4628      	mov	r0, r5
20006a54:	f000 f80c 	bl	20006a70 <__sinit>
20006a58:	e7d0      	b.n	200069fc <__sfp+0x14>
20006a5a:	4630      	mov	r0, r6
20006a5c:	2104      	movs	r1, #4
20006a5e:	f7ff ffab 	bl	200069b8 <__sfmoreglue>
20006a62:	6028      	str	r0, [r5, #0]
20006a64:	2800      	cmp	r0, #0
20006a66:	d1f2      	bne.n	20006a4e <__sfp+0x66>
20006a68:	230c      	movs	r3, #12
20006a6a:	4604      	mov	r4, r0
20006a6c:	6033      	str	r3, [r6, #0]
20006a6e:	e7ea      	b.n	20006a46 <__sfp+0x5e>

20006a70 <__sinit>:
20006a70:	b570      	push	{r4, r5, r6, lr}
20006a72:	6986      	ldr	r6, [r0, #24]
20006a74:	4604      	mov	r4, r0
20006a76:	b106      	cbz	r6, 20006a7a <__sinit+0xa>
20006a78:	bd70      	pop	{r4, r5, r6, pc}
20006a7a:	f646 1351 	movw	r3, #26961	; 0x6951
20006a7e:	2501      	movs	r5, #1
20006a80:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006a84:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
20006a88:	6283      	str	r3, [r0, #40]	; 0x28
20006a8a:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
20006a8e:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
20006a92:	6185      	str	r5, [r0, #24]
20006a94:	f7ff ffa8 	bl	200069e8 <__sfp>
20006a98:	6060      	str	r0, [r4, #4]
20006a9a:	4620      	mov	r0, r4
20006a9c:	f7ff ffa4 	bl	200069e8 <__sfp>
20006aa0:	60a0      	str	r0, [r4, #8]
20006aa2:	4620      	mov	r0, r4
20006aa4:	f7ff ffa0 	bl	200069e8 <__sfp>
20006aa8:	4632      	mov	r2, r6
20006aaa:	2104      	movs	r1, #4
20006aac:	4623      	mov	r3, r4
20006aae:	60e0      	str	r0, [r4, #12]
20006ab0:	6860      	ldr	r0, [r4, #4]
20006ab2:	f7ff ff59 	bl	20006968 <std>
20006ab6:	462a      	mov	r2, r5
20006ab8:	68a0      	ldr	r0, [r4, #8]
20006aba:	2109      	movs	r1, #9
20006abc:	4623      	mov	r3, r4
20006abe:	f7ff ff53 	bl	20006968 <std>
20006ac2:	4623      	mov	r3, r4
20006ac4:	68e0      	ldr	r0, [r4, #12]
20006ac6:	2112      	movs	r1, #18
20006ac8:	2202      	movs	r2, #2
20006aca:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
20006ace:	e74b      	b.n	20006968 <std>

20006ad0 <_malloc_trim_r>:
20006ad0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20006ad2:	f24a 34f8 	movw	r4, #41976	; 0xa3f8
20006ad6:	f2c2 0400 	movt	r4, #8192	; 0x2000
20006ada:	460f      	mov	r7, r1
20006adc:	4605      	mov	r5, r0
20006ade:	f000 fffd 	bl	20007adc <__malloc_lock>
20006ae2:	68a3      	ldr	r3, [r4, #8]
20006ae4:	685e      	ldr	r6, [r3, #4]
20006ae6:	f026 0603 	bic.w	r6, r6, #3
20006aea:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
20006aee:	330f      	adds	r3, #15
20006af0:	1bdf      	subs	r7, r3, r7
20006af2:	0b3f      	lsrs	r7, r7, #12
20006af4:	3f01      	subs	r7, #1
20006af6:	033f      	lsls	r7, r7, #12
20006af8:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
20006afc:	db07      	blt.n	20006b0e <_malloc_trim_r+0x3e>
20006afe:	2100      	movs	r1, #0
20006b00:	4628      	mov	r0, r5
20006b02:	f001 fe95 	bl	20008830 <_sbrk_r>
20006b06:	68a3      	ldr	r3, [r4, #8]
20006b08:	18f3      	adds	r3, r6, r3
20006b0a:	4283      	cmp	r3, r0
20006b0c:	d004      	beq.n	20006b18 <_malloc_trim_r+0x48>
20006b0e:	4628      	mov	r0, r5
20006b10:	f000 ffe6 	bl	20007ae0 <__malloc_unlock>
20006b14:	2000      	movs	r0, #0
20006b16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20006b18:	4279      	negs	r1, r7
20006b1a:	4628      	mov	r0, r5
20006b1c:	f001 fe88 	bl	20008830 <_sbrk_r>
20006b20:	f1b0 3fff 	cmp.w	r0, #4294967295
20006b24:	d010      	beq.n	20006b48 <_malloc_trim_r+0x78>
20006b26:	68a2      	ldr	r2, [r4, #8]
20006b28:	f64a 0318 	movw	r3, #43032	; 0xa818
20006b2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006b30:	1bf6      	subs	r6, r6, r7
20006b32:	f046 0601 	orr.w	r6, r6, #1
20006b36:	4628      	mov	r0, r5
20006b38:	6056      	str	r6, [r2, #4]
20006b3a:	681a      	ldr	r2, [r3, #0]
20006b3c:	1bd7      	subs	r7, r2, r7
20006b3e:	601f      	str	r7, [r3, #0]
20006b40:	f000 ffce 	bl	20007ae0 <__malloc_unlock>
20006b44:	2001      	movs	r0, #1
20006b46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20006b48:	2100      	movs	r1, #0
20006b4a:	4628      	mov	r0, r5
20006b4c:	f001 fe70 	bl	20008830 <_sbrk_r>
20006b50:	68a3      	ldr	r3, [r4, #8]
20006b52:	1ac2      	subs	r2, r0, r3
20006b54:	2a0f      	cmp	r2, #15
20006b56:	ddda      	ble.n	20006b0e <_malloc_trim_r+0x3e>
20006b58:	f64a 0400 	movw	r4, #43008	; 0xa800
20006b5c:	f64a 0118 	movw	r1, #43032	; 0xa818
20006b60:	f2c2 0400 	movt	r4, #8192	; 0x2000
20006b64:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006b68:	f042 0201 	orr.w	r2, r2, #1
20006b6c:	6824      	ldr	r4, [r4, #0]
20006b6e:	1b00      	subs	r0, r0, r4
20006b70:	6008      	str	r0, [r1, #0]
20006b72:	605a      	str	r2, [r3, #4]
20006b74:	e7cb      	b.n	20006b0e <_malloc_trim_r+0x3e>
20006b76:	bf00      	nop

20006b78 <_free_r>:
20006b78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20006b7c:	4605      	mov	r5, r0
20006b7e:	460c      	mov	r4, r1
20006b80:	2900      	cmp	r1, #0
20006b82:	f000 8088 	beq.w	20006c96 <_free_r+0x11e>
20006b86:	f000 ffa9 	bl	20007adc <__malloc_lock>
20006b8a:	f1a4 0208 	sub.w	r2, r4, #8
20006b8e:	f24a 30f8 	movw	r0, #41976	; 0xa3f8
20006b92:	6856      	ldr	r6, [r2, #4]
20006b94:	f2c2 0000 	movt	r0, #8192	; 0x2000
20006b98:	f026 0301 	bic.w	r3, r6, #1
20006b9c:	f8d0 c008 	ldr.w	ip, [r0, #8]
20006ba0:	18d1      	adds	r1, r2, r3
20006ba2:	458c      	cmp	ip, r1
20006ba4:	684f      	ldr	r7, [r1, #4]
20006ba6:	f027 0703 	bic.w	r7, r7, #3
20006baa:	f000 8095 	beq.w	20006cd8 <_free_r+0x160>
20006bae:	f016 0601 	ands.w	r6, r6, #1
20006bb2:	604f      	str	r7, [r1, #4]
20006bb4:	d05f      	beq.n	20006c76 <_free_r+0xfe>
20006bb6:	2600      	movs	r6, #0
20006bb8:	19cc      	adds	r4, r1, r7
20006bba:	6864      	ldr	r4, [r4, #4]
20006bbc:	f014 0f01 	tst.w	r4, #1
20006bc0:	d106      	bne.n	20006bd0 <_free_r+0x58>
20006bc2:	19db      	adds	r3, r3, r7
20006bc4:	2e00      	cmp	r6, #0
20006bc6:	d07a      	beq.n	20006cbe <_free_r+0x146>
20006bc8:	688c      	ldr	r4, [r1, #8]
20006bca:	68c9      	ldr	r1, [r1, #12]
20006bcc:	608c      	str	r4, [r1, #8]
20006bce:	60e1      	str	r1, [r4, #12]
20006bd0:	f043 0101 	orr.w	r1, r3, #1
20006bd4:	50d3      	str	r3, [r2, r3]
20006bd6:	6051      	str	r1, [r2, #4]
20006bd8:	2e00      	cmp	r6, #0
20006bda:	d147      	bne.n	20006c6c <_free_r+0xf4>
20006bdc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
20006be0:	d35b      	bcc.n	20006c9a <_free_r+0x122>
20006be2:	0a59      	lsrs	r1, r3, #9
20006be4:	2904      	cmp	r1, #4
20006be6:	bf9e      	ittt	ls
20006be8:	ea4f 1c93 	movls.w	ip, r3, lsr #6
20006bec:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
20006bf0:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20006bf4:	d928      	bls.n	20006c48 <_free_r+0xd0>
20006bf6:	2914      	cmp	r1, #20
20006bf8:	bf9c      	itt	ls
20006bfa:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
20006bfe:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20006c02:	d921      	bls.n	20006c48 <_free_r+0xd0>
20006c04:	2954      	cmp	r1, #84	; 0x54
20006c06:	bf9e      	ittt	ls
20006c08:	ea4f 3c13 	movls.w	ip, r3, lsr #12
20006c0c:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
20006c10:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20006c14:	d918      	bls.n	20006c48 <_free_r+0xd0>
20006c16:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
20006c1a:	bf9e      	ittt	ls
20006c1c:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
20006c20:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
20006c24:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20006c28:	d90e      	bls.n	20006c48 <_free_r+0xd0>
20006c2a:	f240 5c54 	movw	ip, #1364	; 0x554
20006c2e:	4561      	cmp	r1, ip
20006c30:	bf95      	itete	ls
20006c32:	ea4f 4c93 	movls.w	ip, r3, lsr #18
20006c36:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
20006c3a:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
20006c3e:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
20006c42:	bf98      	it	ls
20006c44:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20006c48:	1904      	adds	r4, r0, r4
20006c4a:	68a1      	ldr	r1, [r4, #8]
20006c4c:	42a1      	cmp	r1, r4
20006c4e:	d103      	bne.n	20006c58 <_free_r+0xe0>
20006c50:	e064      	b.n	20006d1c <_free_r+0x1a4>
20006c52:	6889      	ldr	r1, [r1, #8]
20006c54:	428c      	cmp	r4, r1
20006c56:	d004      	beq.n	20006c62 <_free_r+0xea>
20006c58:	6848      	ldr	r0, [r1, #4]
20006c5a:	f020 0003 	bic.w	r0, r0, #3
20006c5e:	4283      	cmp	r3, r0
20006c60:	d3f7      	bcc.n	20006c52 <_free_r+0xda>
20006c62:	68cb      	ldr	r3, [r1, #12]
20006c64:	60d3      	str	r3, [r2, #12]
20006c66:	6091      	str	r1, [r2, #8]
20006c68:	60ca      	str	r2, [r1, #12]
20006c6a:	609a      	str	r2, [r3, #8]
20006c6c:	4628      	mov	r0, r5
20006c6e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
20006c72:	f000 bf35 	b.w	20007ae0 <__malloc_unlock>
20006c76:	f854 4c08 	ldr.w	r4, [r4, #-8]
20006c7a:	f100 0c08 	add.w	ip, r0, #8
20006c7e:	1b12      	subs	r2, r2, r4
20006c80:	191b      	adds	r3, r3, r4
20006c82:	6894      	ldr	r4, [r2, #8]
20006c84:	4564      	cmp	r4, ip
20006c86:	d047      	beq.n	20006d18 <_free_r+0x1a0>
20006c88:	f8d2 c00c 	ldr.w	ip, [r2, #12]
20006c8c:	f8cc 4008 	str.w	r4, [ip, #8]
20006c90:	f8c4 c00c 	str.w	ip, [r4, #12]
20006c94:	e790      	b.n	20006bb8 <_free_r+0x40>
20006c96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20006c9a:	08db      	lsrs	r3, r3, #3
20006c9c:	f04f 0c01 	mov.w	ip, #1
20006ca0:	6846      	ldr	r6, [r0, #4]
20006ca2:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
20006ca6:	109b      	asrs	r3, r3, #2
20006ca8:	fa0c f303 	lsl.w	r3, ip, r3
20006cac:	60d1      	str	r1, [r2, #12]
20006cae:	688c      	ldr	r4, [r1, #8]
20006cb0:	ea46 0303 	orr.w	r3, r6, r3
20006cb4:	6043      	str	r3, [r0, #4]
20006cb6:	6094      	str	r4, [r2, #8]
20006cb8:	60e2      	str	r2, [r4, #12]
20006cba:	608a      	str	r2, [r1, #8]
20006cbc:	e7d6      	b.n	20006c6c <_free_r+0xf4>
20006cbe:	688c      	ldr	r4, [r1, #8]
20006cc0:	4f1c      	ldr	r7, [pc, #112]	; (20006d34 <_free_r+0x1bc>)
20006cc2:	42bc      	cmp	r4, r7
20006cc4:	d181      	bne.n	20006bca <_free_r+0x52>
20006cc6:	50d3      	str	r3, [r2, r3]
20006cc8:	f043 0301 	orr.w	r3, r3, #1
20006ccc:	60e2      	str	r2, [r4, #12]
20006cce:	60a2      	str	r2, [r4, #8]
20006cd0:	6053      	str	r3, [r2, #4]
20006cd2:	6094      	str	r4, [r2, #8]
20006cd4:	60d4      	str	r4, [r2, #12]
20006cd6:	e7c9      	b.n	20006c6c <_free_r+0xf4>
20006cd8:	18fb      	adds	r3, r7, r3
20006cda:	f016 0f01 	tst.w	r6, #1
20006cde:	d107      	bne.n	20006cf0 <_free_r+0x178>
20006ce0:	f854 1c08 	ldr.w	r1, [r4, #-8]
20006ce4:	1a52      	subs	r2, r2, r1
20006ce6:	185b      	adds	r3, r3, r1
20006ce8:	68d4      	ldr	r4, [r2, #12]
20006cea:	6891      	ldr	r1, [r2, #8]
20006cec:	60a1      	str	r1, [r4, #8]
20006cee:	60cc      	str	r4, [r1, #12]
20006cf0:	f64a 0104 	movw	r1, #43012	; 0xa804
20006cf4:	6082      	str	r2, [r0, #8]
20006cf6:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006cfa:	f043 0001 	orr.w	r0, r3, #1
20006cfe:	6050      	str	r0, [r2, #4]
20006d00:	680a      	ldr	r2, [r1, #0]
20006d02:	4293      	cmp	r3, r2
20006d04:	d3b2      	bcc.n	20006c6c <_free_r+0xf4>
20006d06:	f64a 0314 	movw	r3, #43028	; 0xa814
20006d0a:	4628      	mov	r0, r5
20006d0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006d10:	6819      	ldr	r1, [r3, #0]
20006d12:	f7ff fedd 	bl	20006ad0 <_malloc_trim_r>
20006d16:	e7a9      	b.n	20006c6c <_free_r+0xf4>
20006d18:	2601      	movs	r6, #1
20006d1a:	e74d      	b.n	20006bb8 <_free_r+0x40>
20006d1c:	2601      	movs	r6, #1
20006d1e:	6844      	ldr	r4, [r0, #4]
20006d20:	ea4f 0cac 	mov.w	ip, ip, asr #2
20006d24:	460b      	mov	r3, r1
20006d26:	fa06 fc0c 	lsl.w	ip, r6, ip
20006d2a:	ea44 040c 	orr.w	r4, r4, ip
20006d2e:	6044      	str	r4, [r0, #4]
20006d30:	e798      	b.n	20006c64 <_free_r+0xec>
20006d32:	bf00      	nop
20006d34:	2000a400 	.word	0x2000a400

20006d38 <__sfvwrite_r>:
20006d38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20006d3c:	6893      	ldr	r3, [r2, #8]
20006d3e:	b085      	sub	sp, #20
20006d40:	4690      	mov	r8, r2
20006d42:	460c      	mov	r4, r1
20006d44:	9003      	str	r0, [sp, #12]
20006d46:	2b00      	cmp	r3, #0
20006d48:	d064      	beq.n	20006e14 <__sfvwrite_r+0xdc>
20006d4a:	8988      	ldrh	r0, [r1, #12]
20006d4c:	fa1f fa80 	uxth.w	sl, r0
20006d50:	f01a 0f08 	tst.w	sl, #8
20006d54:	f000 80a0 	beq.w	20006e98 <__sfvwrite_r+0x160>
20006d58:	690b      	ldr	r3, [r1, #16]
20006d5a:	2b00      	cmp	r3, #0
20006d5c:	f000 809c 	beq.w	20006e98 <__sfvwrite_r+0x160>
20006d60:	f01a 0b02 	ands.w	fp, sl, #2
20006d64:	f8d8 5000 	ldr.w	r5, [r8]
20006d68:	bf1c      	itt	ne
20006d6a:	f04f 0a00 	movne.w	sl, #0
20006d6e:	4657      	movne	r7, sl
20006d70:	d136      	bne.n	20006de0 <__sfvwrite_r+0xa8>
20006d72:	f01a 0a01 	ands.w	sl, sl, #1
20006d76:	bf1d      	ittte	ne
20006d78:	46dc      	movne	ip, fp
20006d7a:	46d9      	movne	r9, fp
20006d7c:	465f      	movne	r7, fp
20006d7e:	4656      	moveq	r6, sl
20006d80:	d152      	bne.n	20006e28 <__sfvwrite_r+0xf0>
20006d82:	b326      	cbz	r6, 20006dce <__sfvwrite_r+0x96>
20006d84:	b280      	uxth	r0, r0
20006d86:	68a7      	ldr	r7, [r4, #8]
20006d88:	f410 7f00 	tst.w	r0, #512	; 0x200
20006d8c:	f000 808f 	beq.w	20006eae <__sfvwrite_r+0x176>
20006d90:	42be      	cmp	r6, r7
20006d92:	46bb      	mov	fp, r7
20006d94:	f080 80a7 	bcs.w	20006ee6 <__sfvwrite_r+0x1ae>
20006d98:	6820      	ldr	r0, [r4, #0]
20006d9a:	4637      	mov	r7, r6
20006d9c:	46b3      	mov	fp, r6
20006d9e:	465a      	mov	r2, fp
20006da0:	4651      	mov	r1, sl
20006da2:	f000 fe3f 	bl	20007a24 <memmove>
20006da6:	68a2      	ldr	r2, [r4, #8]
20006da8:	6823      	ldr	r3, [r4, #0]
20006daa:	46b1      	mov	r9, r6
20006dac:	1bd7      	subs	r7, r2, r7
20006dae:	60a7      	str	r7, [r4, #8]
20006db0:	4637      	mov	r7, r6
20006db2:	445b      	add	r3, fp
20006db4:	6023      	str	r3, [r4, #0]
20006db6:	f8d8 3008 	ldr.w	r3, [r8, #8]
20006dba:	ebc9 0606 	rsb	r6, r9, r6
20006dbe:	44ca      	add	sl, r9
20006dc0:	1bdf      	subs	r7, r3, r7
20006dc2:	f8c8 7008 	str.w	r7, [r8, #8]
20006dc6:	b32f      	cbz	r7, 20006e14 <__sfvwrite_r+0xdc>
20006dc8:	89a0      	ldrh	r0, [r4, #12]
20006dca:	2e00      	cmp	r6, #0
20006dcc:	d1da      	bne.n	20006d84 <__sfvwrite_r+0x4c>
20006dce:	f8d5 a000 	ldr.w	sl, [r5]
20006dd2:	686e      	ldr	r6, [r5, #4]
20006dd4:	3508      	adds	r5, #8
20006dd6:	e7d4      	b.n	20006d82 <__sfvwrite_r+0x4a>
20006dd8:	f8d5 a000 	ldr.w	sl, [r5]
20006ddc:	686f      	ldr	r7, [r5, #4]
20006dde:	3508      	adds	r5, #8
20006de0:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
20006de4:	bf34      	ite	cc
20006de6:	463b      	movcc	r3, r7
20006de8:	f44f 6380 	movcs.w	r3, #1024	; 0x400
20006dec:	4652      	mov	r2, sl
20006dee:	9803      	ldr	r0, [sp, #12]
20006df0:	2f00      	cmp	r7, #0
20006df2:	d0f1      	beq.n	20006dd8 <__sfvwrite_r+0xa0>
20006df4:	6aa6      	ldr	r6, [r4, #40]	; 0x28
20006df6:	6a21      	ldr	r1, [r4, #32]
20006df8:	47b0      	blx	r6
20006dfa:	2800      	cmp	r0, #0
20006dfc:	4482      	add	sl, r0
20006dfe:	ebc0 0707 	rsb	r7, r0, r7
20006e02:	f340 80ec 	ble.w	20006fde <__sfvwrite_r+0x2a6>
20006e06:	f8d8 3008 	ldr.w	r3, [r8, #8]
20006e0a:	1a18      	subs	r0, r3, r0
20006e0c:	f8c8 0008 	str.w	r0, [r8, #8]
20006e10:	2800      	cmp	r0, #0
20006e12:	d1e5      	bne.n	20006de0 <__sfvwrite_r+0xa8>
20006e14:	2000      	movs	r0, #0
20006e16:	b005      	add	sp, #20
20006e18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20006e1c:	f8d5 9000 	ldr.w	r9, [r5]
20006e20:	f04f 0c00 	mov.w	ip, #0
20006e24:	686f      	ldr	r7, [r5, #4]
20006e26:	3508      	adds	r5, #8
20006e28:	2f00      	cmp	r7, #0
20006e2a:	d0f7      	beq.n	20006e1c <__sfvwrite_r+0xe4>
20006e2c:	f1bc 0f00 	cmp.w	ip, #0
20006e30:	f000 80b5 	beq.w	20006f9e <__sfvwrite_r+0x266>
20006e34:	6963      	ldr	r3, [r4, #20]
20006e36:	45bb      	cmp	fp, r7
20006e38:	bf34      	ite	cc
20006e3a:	46da      	movcc	sl, fp
20006e3c:	46ba      	movcs	sl, r7
20006e3e:	68a6      	ldr	r6, [r4, #8]
20006e40:	6820      	ldr	r0, [r4, #0]
20006e42:	6922      	ldr	r2, [r4, #16]
20006e44:	199e      	adds	r6, r3, r6
20006e46:	4290      	cmp	r0, r2
20006e48:	bf94      	ite	ls
20006e4a:	2200      	movls	r2, #0
20006e4c:	2201      	movhi	r2, #1
20006e4e:	45b2      	cmp	sl, r6
20006e50:	bfd4      	ite	le
20006e52:	2200      	movle	r2, #0
20006e54:	f002 0201 	andgt.w	r2, r2, #1
20006e58:	2a00      	cmp	r2, #0
20006e5a:	f040 80ae 	bne.w	20006fba <__sfvwrite_r+0x282>
20006e5e:	459a      	cmp	sl, r3
20006e60:	f2c0 8082 	blt.w	20006f68 <__sfvwrite_r+0x230>
20006e64:	6aa6      	ldr	r6, [r4, #40]	; 0x28
20006e66:	464a      	mov	r2, r9
20006e68:	f8cd c004 	str.w	ip, [sp, #4]
20006e6c:	9803      	ldr	r0, [sp, #12]
20006e6e:	6a21      	ldr	r1, [r4, #32]
20006e70:	47b0      	blx	r6
20006e72:	f8dd c004 	ldr.w	ip, [sp, #4]
20006e76:	1e06      	subs	r6, r0, #0
20006e78:	f340 80b1 	ble.w	20006fde <__sfvwrite_r+0x2a6>
20006e7c:	ebbb 0b06 	subs.w	fp, fp, r6
20006e80:	f000 8086 	beq.w	20006f90 <__sfvwrite_r+0x258>
20006e84:	f8d8 3008 	ldr.w	r3, [r8, #8]
20006e88:	44b1      	add	r9, r6
20006e8a:	1bbf      	subs	r7, r7, r6
20006e8c:	1b9e      	subs	r6, r3, r6
20006e8e:	f8c8 6008 	str.w	r6, [r8, #8]
20006e92:	2e00      	cmp	r6, #0
20006e94:	d1c8      	bne.n	20006e28 <__sfvwrite_r+0xf0>
20006e96:	e7bd      	b.n	20006e14 <__sfvwrite_r+0xdc>
20006e98:	9803      	ldr	r0, [sp, #12]
20006e9a:	4621      	mov	r1, r4
20006e9c:	f7fe fc18 	bl	200056d0 <__swsetup_r>
20006ea0:	2800      	cmp	r0, #0
20006ea2:	f040 80d4 	bne.w	2000704e <__sfvwrite_r+0x316>
20006ea6:	89a0      	ldrh	r0, [r4, #12]
20006ea8:	fa1f fa80 	uxth.w	sl, r0
20006eac:	e758      	b.n	20006d60 <__sfvwrite_r+0x28>
20006eae:	6820      	ldr	r0, [r4, #0]
20006eb0:	46b9      	mov	r9, r7
20006eb2:	6923      	ldr	r3, [r4, #16]
20006eb4:	4298      	cmp	r0, r3
20006eb6:	bf94      	ite	ls
20006eb8:	2300      	movls	r3, #0
20006eba:	2301      	movhi	r3, #1
20006ebc:	42b7      	cmp	r7, r6
20006ebe:	bf2c      	ite	cs
20006ec0:	2300      	movcs	r3, #0
20006ec2:	f003 0301 	andcc.w	r3, r3, #1
20006ec6:	2b00      	cmp	r3, #0
20006ec8:	f040 809d 	bne.w	20007006 <__sfvwrite_r+0x2ce>
20006ecc:	6963      	ldr	r3, [r4, #20]
20006ece:	429e      	cmp	r6, r3
20006ed0:	f0c0 808c 	bcc.w	20006fec <__sfvwrite_r+0x2b4>
20006ed4:	6aa7      	ldr	r7, [r4, #40]	; 0x28
20006ed6:	4652      	mov	r2, sl
20006ed8:	9803      	ldr	r0, [sp, #12]
20006eda:	6a21      	ldr	r1, [r4, #32]
20006edc:	47b8      	blx	r7
20006ede:	1e07      	subs	r7, r0, #0
20006ee0:	dd7d      	ble.n	20006fde <__sfvwrite_r+0x2a6>
20006ee2:	46b9      	mov	r9, r7
20006ee4:	e767      	b.n	20006db6 <__sfvwrite_r+0x7e>
20006ee6:	f410 6f90 	tst.w	r0, #1152	; 0x480
20006eea:	bf08      	it	eq
20006eec:	6820      	ldreq	r0, [r4, #0]
20006eee:	f43f af56 	beq.w	20006d9e <__sfvwrite_r+0x66>
20006ef2:	6962      	ldr	r2, [r4, #20]
20006ef4:	6921      	ldr	r1, [r4, #16]
20006ef6:	6823      	ldr	r3, [r4, #0]
20006ef8:	eb02 0942 	add.w	r9, r2, r2, lsl #1
20006efc:	1a5b      	subs	r3, r3, r1
20006efe:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
20006f02:	f103 0c01 	add.w	ip, r3, #1
20006f06:	44b4      	add	ip, r6
20006f08:	ea4f 0969 	mov.w	r9, r9, asr #1
20006f0c:	45e1      	cmp	r9, ip
20006f0e:	464a      	mov	r2, r9
20006f10:	bf3c      	itt	cc
20006f12:	46e1      	movcc	r9, ip
20006f14:	464a      	movcc	r2, r9
20006f16:	f410 6f80 	tst.w	r0, #1024	; 0x400
20006f1a:	f000 8083 	beq.w	20007024 <__sfvwrite_r+0x2ec>
20006f1e:	4611      	mov	r1, r2
20006f20:	9803      	ldr	r0, [sp, #12]
20006f22:	9302      	str	r3, [sp, #8]
20006f24:	f000 f9aa 	bl	2000727c <_malloc_r>
20006f28:	9b02      	ldr	r3, [sp, #8]
20006f2a:	2800      	cmp	r0, #0
20006f2c:	f000 8099 	beq.w	20007062 <__sfvwrite_r+0x32a>
20006f30:	461a      	mov	r2, r3
20006f32:	6921      	ldr	r1, [r4, #16]
20006f34:	9302      	str	r3, [sp, #8]
20006f36:	9001      	str	r0, [sp, #4]
20006f38:	f000 fcac 	bl	20007894 <memcpy>
20006f3c:	89a2      	ldrh	r2, [r4, #12]
20006f3e:	9b02      	ldr	r3, [sp, #8]
20006f40:	f8dd c004 	ldr.w	ip, [sp, #4]
20006f44:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
20006f48:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20006f4c:	81a2      	strh	r2, [r4, #12]
20006f4e:	ebc3 0209 	rsb	r2, r3, r9
20006f52:	eb0c 0003 	add.w	r0, ip, r3
20006f56:	4637      	mov	r7, r6
20006f58:	46b3      	mov	fp, r6
20006f5a:	60a2      	str	r2, [r4, #8]
20006f5c:	f8c4 c010 	str.w	ip, [r4, #16]
20006f60:	6020      	str	r0, [r4, #0]
20006f62:	f8c4 9014 	str.w	r9, [r4, #20]
20006f66:	e71a      	b.n	20006d9e <__sfvwrite_r+0x66>
20006f68:	4652      	mov	r2, sl
20006f6a:	4649      	mov	r1, r9
20006f6c:	4656      	mov	r6, sl
20006f6e:	f8cd c004 	str.w	ip, [sp, #4]
20006f72:	f000 fd57 	bl	20007a24 <memmove>
20006f76:	68a2      	ldr	r2, [r4, #8]
20006f78:	6823      	ldr	r3, [r4, #0]
20006f7a:	ebbb 0b06 	subs.w	fp, fp, r6
20006f7e:	ebca 0202 	rsb	r2, sl, r2
20006f82:	f8dd c004 	ldr.w	ip, [sp, #4]
20006f86:	4453      	add	r3, sl
20006f88:	60a2      	str	r2, [r4, #8]
20006f8a:	6023      	str	r3, [r4, #0]
20006f8c:	f47f af7a 	bne.w	20006e84 <__sfvwrite_r+0x14c>
20006f90:	9803      	ldr	r0, [sp, #12]
20006f92:	4621      	mov	r1, r4
20006f94:	f7ff fbfc 	bl	20006790 <_fflush_r>
20006f98:	bb08      	cbnz	r0, 20006fde <__sfvwrite_r+0x2a6>
20006f9a:	46dc      	mov	ip, fp
20006f9c:	e772      	b.n	20006e84 <__sfvwrite_r+0x14c>
20006f9e:	4648      	mov	r0, r9
20006fa0:	210a      	movs	r1, #10
20006fa2:	463a      	mov	r2, r7
20006fa4:	f000 fc3c 	bl	20007820 <memchr>
20006fa8:	2800      	cmp	r0, #0
20006faa:	d04b      	beq.n	20007044 <__sfvwrite_r+0x30c>
20006fac:	f100 0b01 	add.w	fp, r0, #1
20006fb0:	f04f 0c01 	mov.w	ip, #1
20006fb4:	ebc9 0b0b 	rsb	fp, r9, fp
20006fb8:	e73c      	b.n	20006e34 <__sfvwrite_r+0xfc>
20006fba:	4649      	mov	r1, r9
20006fbc:	4632      	mov	r2, r6
20006fbe:	f8cd c004 	str.w	ip, [sp, #4]
20006fc2:	f000 fd2f 	bl	20007a24 <memmove>
20006fc6:	6823      	ldr	r3, [r4, #0]
20006fc8:	4621      	mov	r1, r4
20006fca:	9803      	ldr	r0, [sp, #12]
20006fcc:	199b      	adds	r3, r3, r6
20006fce:	6023      	str	r3, [r4, #0]
20006fd0:	f7ff fbde 	bl	20006790 <_fflush_r>
20006fd4:	f8dd c004 	ldr.w	ip, [sp, #4]
20006fd8:	2800      	cmp	r0, #0
20006fda:	f43f af4f 	beq.w	20006e7c <__sfvwrite_r+0x144>
20006fde:	89a3      	ldrh	r3, [r4, #12]
20006fe0:	f04f 30ff 	mov.w	r0, #4294967295
20006fe4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20006fe8:	81a3      	strh	r3, [r4, #12]
20006fea:	e714      	b.n	20006e16 <__sfvwrite_r+0xde>
20006fec:	4632      	mov	r2, r6
20006fee:	4651      	mov	r1, sl
20006ff0:	f000 fd18 	bl	20007a24 <memmove>
20006ff4:	68a2      	ldr	r2, [r4, #8]
20006ff6:	6823      	ldr	r3, [r4, #0]
20006ff8:	4637      	mov	r7, r6
20006ffa:	1b92      	subs	r2, r2, r6
20006ffc:	46b1      	mov	r9, r6
20006ffe:	199b      	adds	r3, r3, r6
20007000:	60a2      	str	r2, [r4, #8]
20007002:	6023      	str	r3, [r4, #0]
20007004:	e6d7      	b.n	20006db6 <__sfvwrite_r+0x7e>
20007006:	4651      	mov	r1, sl
20007008:	463a      	mov	r2, r7
2000700a:	f000 fd0b 	bl	20007a24 <memmove>
2000700e:	6823      	ldr	r3, [r4, #0]
20007010:	9803      	ldr	r0, [sp, #12]
20007012:	4621      	mov	r1, r4
20007014:	19db      	adds	r3, r3, r7
20007016:	6023      	str	r3, [r4, #0]
20007018:	f7ff fbba 	bl	20006790 <_fflush_r>
2000701c:	2800      	cmp	r0, #0
2000701e:	f43f aeca 	beq.w	20006db6 <__sfvwrite_r+0x7e>
20007022:	e7dc      	b.n	20006fde <__sfvwrite_r+0x2a6>
20007024:	9803      	ldr	r0, [sp, #12]
20007026:	9302      	str	r3, [sp, #8]
20007028:	f001 fa08 	bl	2000843c <_realloc_r>
2000702c:	9b02      	ldr	r3, [sp, #8]
2000702e:	4684      	mov	ip, r0
20007030:	2800      	cmp	r0, #0
20007032:	d18c      	bne.n	20006f4e <__sfvwrite_r+0x216>
20007034:	6921      	ldr	r1, [r4, #16]
20007036:	9803      	ldr	r0, [sp, #12]
20007038:	f7ff fd9e 	bl	20006b78 <_free_r>
2000703c:	9903      	ldr	r1, [sp, #12]
2000703e:	230c      	movs	r3, #12
20007040:	600b      	str	r3, [r1, #0]
20007042:	e7cc      	b.n	20006fde <__sfvwrite_r+0x2a6>
20007044:	f107 0b01 	add.w	fp, r7, #1
20007048:	f04f 0c01 	mov.w	ip, #1
2000704c:	e6f2      	b.n	20006e34 <__sfvwrite_r+0xfc>
2000704e:	9903      	ldr	r1, [sp, #12]
20007050:	2209      	movs	r2, #9
20007052:	89a3      	ldrh	r3, [r4, #12]
20007054:	f04f 30ff 	mov.w	r0, #4294967295
20007058:	f043 0340 	orr.w	r3, r3, #64	; 0x40
2000705c:	600a      	str	r2, [r1, #0]
2000705e:	81a3      	strh	r3, [r4, #12]
20007060:	e6d9      	b.n	20006e16 <__sfvwrite_r+0xde>
20007062:	9a03      	ldr	r2, [sp, #12]
20007064:	230c      	movs	r3, #12
20007066:	6013      	str	r3, [r2, #0]
20007068:	e7b9      	b.n	20006fde <__sfvwrite_r+0x2a6>
2000706a:	bf00      	nop

2000706c <_fwalk_reent>:
2000706c:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20007070:	4607      	mov	r7, r0
20007072:	468a      	mov	sl, r1
20007074:	f7ff fc48 	bl	20006908 <__sfp_lock_acquire>
20007078:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
2000707c:	bf08      	it	eq
2000707e:	46b0      	moveq	r8, r6
20007080:	d018      	beq.n	200070b4 <_fwalk_reent+0x48>
20007082:	f04f 0800 	mov.w	r8, #0
20007086:	6875      	ldr	r5, [r6, #4]
20007088:	68b4      	ldr	r4, [r6, #8]
2000708a:	3d01      	subs	r5, #1
2000708c:	d40f      	bmi.n	200070ae <_fwalk_reent+0x42>
2000708e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
20007092:	b14b      	cbz	r3, 200070a8 <_fwalk_reent+0x3c>
20007094:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20007098:	4621      	mov	r1, r4
2000709a:	4638      	mov	r0, r7
2000709c:	f1b3 3fff 	cmp.w	r3, #4294967295
200070a0:	d002      	beq.n	200070a8 <_fwalk_reent+0x3c>
200070a2:	47d0      	blx	sl
200070a4:	ea48 0800 	orr.w	r8, r8, r0
200070a8:	3468      	adds	r4, #104	; 0x68
200070aa:	3d01      	subs	r5, #1
200070ac:	d5ef      	bpl.n	2000708e <_fwalk_reent+0x22>
200070ae:	6836      	ldr	r6, [r6, #0]
200070b0:	2e00      	cmp	r6, #0
200070b2:	d1e8      	bne.n	20007086 <_fwalk_reent+0x1a>
200070b4:	f7ff fc2a 	bl	2000690c <__sfp_lock_release>
200070b8:	4640      	mov	r0, r8
200070ba:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
200070be:	bf00      	nop

200070c0 <_fwalk>:
200070c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
200070c4:	4606      	mov	r6, r0
200070c6:	4688      	mov	r8, r1
200070c8:	f7ff fc1e 	bl	20006908 <__sfp_lock_acquire>
200070cc:	36d8      	adds	r6, #216	; 0xd8
200070ce:	bf08      	it	eq
200070d0:	4637      	moveq	r7, r6
200070d2:	d015      	beq.n	20007100 <_fwalk+0x40>
200070d4:	2700      	movs	r7, #0
200070d6:	6875      	ldr	r5, [r6, #4]
200070d8:	68b4      	ldr	r4, [r6, #8]
200070da:	3d01      	subs	r5, #1
200070dc:	d40d      	bmi.n	200070fa <_fwalk+0x3a>
200070de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
200070e2:	b13b      	cbz	r3, 200070f4 <_fwalk+0x34>
200070e4:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
200070e8:	4620      	mov	r0, r4
200070ea:	f1b3 3fff 	cmp.w	r3, #4294967295
200070ee:	d001      	beq.n	200070f4 <_fwalk+0x34>
200070f0:	47c0      	blx	r8
200070f2:	4307      	orrs	r7, r0
200070f4:	3468      	adds	r4, #104	; 0x68
200070f6:	3d01      	subs	r5, #1
200070f8:	d5f1      	bpl.n	200070de <_fwalk+0x1e>
200070fa:	6836      	ldr	r6, [r6, #0]
200070fc:	2e00      	cmp	r6, #0
200070fe:	d1ea      	bne.n	200070d6 <_fwalk+0x16>
20007100:	f7ff fc04 	bl	2000690c <__sfp_lock_release>
20007104:	4638      	mov	r0, r7
20007106:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
2000710a:	bf00      	nop

2000710c <__locale_charset>:
2000710c:	f24a 134c 	movw	r3, #41292	; 0xa14c
20007110:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007114:	6818      	ldr	r0, [r3, #0]
20007116:	4770      	bx	lr

20007118 <_localeconv_r>:
20007118:	4800      	ldr	r0, [pc, #0]	; (2000711c <_localeconv_r+0x4>)
2000711a:	4770      	bx	lr
2000711c:	2000a150 	.word	0x2000a150

20007120 <localeconv>:
20007120:	4800      	ldr	r0, [pc, #0]	; (20007124 <localeconv+0x4>)
20007122:	4770      	bx	lr
20007124:	2000a150 	.word	0x2000a150

20007128 <_setlocale_r>:
20007128:	b570      	push	{r4, r5, r6, lr}
2000712a:	4605      	mov	r5, r0
2000712c:	460e      	mov	r6, r1
2000712e:	4614      	mov	r4, r2
20007130:	b172      	cbz	r2, 20007150 <_setlocale_r+0x28>
20007132:	f24a 0170 	movw	r1, #41072	; 0xa070
20007136:	4610      	mov	r0, r2
20007138:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000713c:	f001 fbd4 	bl	200088e8 <strcmp>
20007140:	b958      	cbnz	r0, 2000715a <_setlocale_r+0x32>
20007142:	f24a 0070 	movw	r0, #41072	; 0xa070
20007146:	622c      	str	r4, [r5, #32]
20007148:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000714c:	61ee      	str	r6, [r5, #28]
2000714e:	bd70      	pop	{r4, r5, r6, pc}
20007150:	f24a 0070 	movw	r0, #41072	; 0xa070
20007154:	f2c2 0000 	movt	r0, #8192	; 0x2000
20007158:	bd70      	pop	{r4, r5, r6, pc}
2000715a:	f24a 01a8 	movw	r1, #41128	; 0xa0a8
2000715e:	4620      	mov	r0, r4
20007160:	f2c2 0100 	movt	r1, #8192	; 0x2000
20007164:	f001 fbc0 	bl	200088e8 <strcmp>
20007168:	2800      	cmp	r0, #0
2000716a:	d0ea      	beq.n	20007142 <_setlocale_r+0x1a>
2000716c:	2000      	movs	r0, #0
2000716e:	bd70      	pop	{r4, r5, r6, pc}

20007170 <setlocale>:
20007170:	f24a 3304 	movw	r3, #41732	; 0xa304
20007174:	460a      	mov	r2, r1
20007176:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000717a:	4601      	mov	r1, r0
2000717c:	6818      	ldr	r0, [r3, #0]
2000717e:	e7d3      	b.n	20007128 <_setlocale_r>

20007180 <__smakebuf_r>:
20007180:	898b      	ldrh	r3, [r1, #12]
20007182:	b5f0      	push	{r4, r5, r6, r7, lr}
20007184:	460c      	mov	r4, r1
20007186:	b29a      	uxth	r2, r3
20007188:	b091      	sub	sp, #68	; 0x44
2000718a:	f012 0f02 	tst.w	r2, #2
2000718e:	4605      	mov	r5, r0
20007190:	d141      	bne.n	20007216 <__smakebuf_r+0x96>
20007192:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20007196:	2900      	cmp	r1, #0
20007198:	db18      	blt.n	200071cc <__smakebuf_r+0x4c>
2000719a:	aa01      	add	r2, sp, #4
2000719c:	f001 fd3a 	bl	20008c14 <_fstat_r>
200071a0:	2800      	cmp	r0, #0
200071a2:	db11      	blt.n	200071c8 <__smakebuf_r+0x48>
200071a4:	9b02      	ldr	r3, [sp, #8]
200071a6:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
200071aa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
200071ae:	bf14      	ite	ne
200071b0:	2700      	movne	r7, #0
200071b2:	2701      	moveq	r7, #1
200071b4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
200071b8:	d040      	beq.n	2000723c <__smakebuf_r+0xbc>
200071ba:	89a3      	ldrh	r3, [r4, #12]
200071bc:	f44f 6680 	mov.w	r6, #1024	; 0x400
200071c0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
200071c4:	81a3      	strh	r3, [r4, #12]
200071c6:	e00b      	b.n	200071e0 <__smakebuf_r+0x60>
200071c8:	89a3      	ldrh	r3, [r4, #12]
200071ca:	b29a      	uxth	r2, r3
200071cc:	f012 0f80 	tst.w	r2, #128	; 0x80
200071d0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
200071d4:	bf0c      	ite	eq
200071d6:	f44f 6680 	moveq.w	r6, #1024	; 0x400
200071da:	2640      	movne	r6, #64	; 0x40
200071dc:	2700      	movs	r7, #0
200071de:	81a3      	strh	r3, [r4, #12]
200071e0:	4628      	mov	r0, r5
200071e2:	4631      	mov	r1, r6
200071e4:	f000 f84a 	bl	2000727c <_malloc_r>
200071e8:	b170      	cbz	r0, 20007208 <__smakebuf_r+0x88>
200071ea:	89a1      	ldrh	r1, [r4, #12]
200071ec:	f646 1251 	movw	r2, #26961	; 0x6951
200071f0:	f2c2 0200 	movt	r2, #8192	; 0x2000
200071f4:	6120      	str	r0, [r4, #16]
200071f6:	f041 0180 	orr.w	r1, r1, #128	; 0x80
200071fa:	6166      	str	r6, [r4, #20]
200071fc:	62aa      	str	r2, [r5, #40]	; 0x28
200071fe:	81a1      	strh	r1, [r4, #12]
20007200:	6020      	str	r0, [r4, #0]
20007202:	b97f      	cbnz	r7, 20007224 <__smakebuf_r+0xa4>
20007204:	b011      	add	sp, #68	; 0x44
20007206:	bdf0      	pop	{r4, r5, r6, r7, pc}
20007208:	89a3      	ldrh	r3, [r4, #12]
2000720a:	f413 7f00 	tst.w	r3, #512	; 0x200
2000720e:	d1f9      	bne.n	20007204 <__smakebuf_r+0x84>
20007210:	f043 0302 	orr.w	r3, r3, #2
20007214:	81a3      	strh	r3, [r4, #12]
20007216:	f104 0347 	add.w	r3, r4, #71	; 0x47
2000721a:	6123      	str	r3, [r4, #16]
2000721c:	6023      	str	r3, [r4, #0]
2000721e:	2301      	movs	r3, #1
20007220:	6163      	str	r3, [r4, #20]
20007222:	e7ef      	b.n	20007204 <__smakebuf_r+0x84>
20007224:	4628      	mov	r0, r5
20007226:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
2000722a:	f001 fd09 	bl	20008c40 <_isatty_r>
2000722e:	2800      	cmp	r0, #0
20007230:	d0e8      	beq.n	20007204 <__smakebuf_r+0x84>
20007232:	89a3      	ldrh	r3, [r4, #12]
20007234:	f043 0301 	orr.w	r3, r3, #1
20007238:	81a3      	strh	r3, [r4, #12]
2000723a:	e7e3      	b.n	20007204 <__smakebuf_r+0x84>
2000723c:	f648 0361 	movw	r3, #34913	; 0x8861
20007240:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
20007242:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007246:	429a      	cmp	r2, r3
20007248:	d1b7      	bne.n	200071ba <__smakebuf_r+0x3a>
2000724a:	89a2      	ldrh	r2, [r4, #12]
2000724c:	f44f 6380 	mov.w	r3, #1024	; 0x400
20007250:	461e      	mov	r6, r3
20007252:	6523      	str	r3, [r4, #80]	; 0x50
20007254:	ea42 0303 	orr.w	r3, r2, r3
20007258:	81a3      	strh	r3, [r4, #12]
2000725a:	e7c1      	b.n	200071e0 <__smakebuf_r+0x60>

2000725c <free>:
2000725c:	f24a 3304 	movw	r3, #41732	; 0xa304
20007260:	4601      	mov	r1, r0
20007262:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007266:	6818      	ldr	r0, [r3, #0]
20007268:	f7ff bc86 	b.w	20006b78 <_free_r>

2000726c <malloc>:
2000726c:	f24a 3304 	movw	r3, #41732	; 0xa304
20007270:	4601      	mov	r1, r0
20007272:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007276:	6818      	ldr	r0, [r3, #0]
20007278:	f000 b800 	b.w	2000727c <_malloc_r>

2000727c <_malloc_r>:
2000727c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20007280:	f101 040b 	add.w	r4, r1, #11
20007284:	2c16      	cmp	r4, #22
20007286:	b083      	sub	sp, #12
20007288:	4606      	mov	r6, r0
2000728a:	d82f      	bhi.n	200072ec <_malloc_r+0x70>
2000728c:	2300      	movs	r3, #0
2000728e:	2410      	movs	r4, #16
20007290:	428c      	cmp	r4, r1
20007292:	bf2c      	ite	cs
20007294:	4619      	movcs	r1, r3
20007296:	f043 0101 	orrcc.w	r1, r3, #1
2000729a:	2900      	cmp	r1, #0
2000729c:	d130      	bne.n	20007300 <_malloc_r+0x84>
2000729e:	4630      	mov	r0, r6
200072a0:	f000 fc1c 	bl	20007adc <__malloc_lock>
200072a4:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
200072a8:	d22e      	bcs.n	20007308 <_malloc_r+0x8c>
200072aa:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
200072ae:	f24a 35f8 	movw	r5, #41976	; 0xa3f8
200072b2:	f2c2 0500 	movt	r5, #8192	; 0x2000
200072b6:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
200072ba:	68d3      	ldr	r3, [r2, #12]
200072bc:	4293      	cmp	r3, r2
200072be:	f000 8206 	beq.w	200076ce <_malloc_r+0x452>
200072c2:	685a      	ldr	r2, [r3, #4]
200072c4:	f103 0508 	add.w	r5, r3, #8
200072c8:	68d9      	ldr	r1, [r3, #12]
200072ca:	4630      	mov	r0, r6
200072cc:	f022 0c03 	bic.w	ip, r2, #3
200072d0:	689a      	ldr	r2, [r3, #8]
200072d2:	4463      	add	r3, ip
200072d4:	685c      	ldr	r4, [r3, #4]
200072d6:	608a      	str	r2, [r1, #8]
200072d8:	f044 0401 	orr.w	r4, r4, #1
200072dc:	60d1      	str	r1, [r2, #12]
200072de:	605c      	str	r4, [r3, #4]
200072e0:	f000 fbfe 	bl	20007ae0 <__malloc_unlock>
200072e4:	4628      	mov	r0, r5
200072e6:	b003      	add	sp, #12
200072e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200072ec:	f024 0407 	bic.w	r4, r4, #7
200072f0:	0fe3      	lsrs	r3, r4, #31
200072f2:	428c      	cmp	r4, r1
200072f4:	bf2c      	ite	cs
200072f6:	4619      	movcs	r1, r3
200072f8:	f043 0101 	orrcc.w	r1, r3, #1
200072fc:	2900      	cmp	r1, #0
200072fe:	d0ce      	beq.n	2000729e <_malloc_r+0x22>
20007300:	230c      	movs	r3, #12
20007302:	2500      	movs	r5, #0
20007304:	6033      	str	r3, [r6, #0]
20007306:	e7ed      	b.n	200072e4 <_malloc_r+0x68>
20007308:	ea5f 2e54 	movs.w	lr, r4, lsr #9
2000730c:	bf04      	itt	eq
2000730e:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
20007312:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
20007316:	f040 8090 	bne.w	2000743a <_malloc_r+0x1be>
2000731a:	f24a 35f8 	movw	r5, #41976	; 0xa3f8
2000731e:	f2c2 0500 	movt	r5, #8192	; 0x2000
20007322:	1828      	adds	r0, r5, r0
20007324:	68c3      	ldr	r3, [r0, #12]
20007326:	4298      	cmp	r0, r3
20007328:	d106      	bne.n	20007338 <_malloc_r+0xbc>
2000732a:	e00d      	b.n	20007348 <_malloc_r+0xcc>
2000732c:	2a00      	cmp	r2, #0
2000732e:	f280 816f 	bge.w	20007610 <_malloc_r+0x394>
20007332:	68db      	ldr	r3, [r3, #12]
20007334:	4298      	cmp	r0, r3
20007336:	d007      	beq.n	20007348 <_malloc_r+0xcc>
20007338:	6859      	ldr	r1, [r3, #4]
2000733a:	f021 0103 	bic.w	r1, r1, #3
2000733e:	1b0a      	subs	r2, r1, r4
20007340:	2a0f      	cmp	r2, #15
20007342:	ddf3      	ble.n	2000732c <_malloc_r+0xb0>
20007344:	f10e 3eff 	add.w	lr, lr, #4294967295
20007348:	f10e 0e01 	add.w	lr, lr, #1
2000734c:	f24a 37f8 	movw	r7, #41976	; 0xa3f8
20007350:	f2c2 0700 	movt	r7, #8192	; 0x2000
20007354:	f107 0108 	add.w	r1, r7, #8
20007358:	688b      	ldr	r3, [r1, #8]
2000735a:	4299      	cmp	r1, r3
2000735c:	bf08      	it	eq
2000735e:	687a      	ldreq	r2, [r7, #4]
20007360:	d026      	beq.n	200073b0 <_malloc_r+0x134>
20007362:	685a      	ldr	r2, [r3, #4]
20007364:	f022 0c03 	bic.w	ip, r2, #3
20007368:	ebc4 020c 	rsb	r2, r4, ip
2000736c:	2a0f      	cmp	r2, #15
2000736e:	f300 8194 	bgt.w	2000769a <_malloc_r+0x41e>
20007372:	2a00      	cmp	r2, #0
20007374:	60c9      	str	r1, [r1, #12]
20007376:	6089      	str	r1, [r1, #8]
20007378:	f280 8099 	bge.w	200074ae <_malloc_r+0x232>
2000737c:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
20007380:	f080 8165 	bcs.w	2000764e <_malloc_r+0x3d2>
20007384:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
20007388:	f04f 0a01 	mov.w	sl, #1
2000738c:	687a      	ldr	r2, [r7, #4]
2000738e:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
20007392:	ea4f 0cac 	mov.w	ip, ip, asr #2
20007396:	fa0a fc0c 	lsl.w	ip, sl, ip
2000739a:	60d8      	str	r0, [r3, #12]
2000739c:	f8d0 8008 	ldr.w	r8, [r0, #8]
200073a0:	ea4c 0202 	orr.w	r2, ip, r2
200073a4:	607a      	str	r2, [r7, #4]
200073a6:	f8c3 8008 	str.w	r8, [r3, #8]
200073aa:	f8c8 300c 	str.w	r3, [r8, #12]
200073ae:	6083      	str	r3, [r0, #8]
200073b0:	f04f 0c01 	mov.w	ip, #1
200073b4:	ea4f 03ae 	mov.w	r3, lr, asr #2
200073b8:	fa0c fc03 	lsl.w	ip, ip, r3
200073bc:	4594      	cmp	ip, r2
200073be:	f200 8082 	bhi.w	200074c6 <_malloc_r+0x24a>
200073c2:	ea12 0f0c 	tst.w	r2, ip
200073c6:	d108      	bne.n	200073da <_malloc_r+0x15e>
200073c8:	f02e 0e03 	bic.w	lr, lr, #3
200073cc:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
200073d0:	f10e 0e04 	add.w	lr, lr, #4
200073d4:	ea12 0f0c 	tst.w	r2, ip
200073d8:	d0f8      	beq.n	200073cc <_malloc_r+0x150>
200073da:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
200073de:	46f2      	mov	sl, lr
200073e0:	46c8      	mov	r8, r9
200073e2:	f8d8 300c 	ldr.w	r3, [r8, #12]
200073e6:	4598      	cmp	r8, r3
200073e8:	d107      	bne.n	200073fa <_malloc_r+0x17e>
200073ea:	e168      	b.n	200076be <_malloc_r+0x442>
200073ec:	2a00      	cmp	r2, #0
200073ee:	f280 8178 	bge.w	200076e2 <_malloc_r+0x466>
200073f2:	68db      	ldr	r3, [r3, #12]
200073f4:	4598      	cmp	r8, r3
200073f6:	f000 8162 	beq.w	200076be <_malloc_r+0x442>
200073fa:	6858      	ldr	r0, [r3, #4]
200073fc:	f020 0003 	bic.w	r0, r0, #3
20007400:	1b02      	subs	r2, r0, r4
20007402:	2a0f      	cmp	r2, #15
20007404:	ddf2      	ble.n	200073ec <_malloc_r+0x170>
20007406:	461d      	mov	r5, r3
20007408:	191f      	adds	r7, r3, r4
2000740a:	f8d3 c00c 	ldr.w	ip, [r3, #12]
2000740e:	f044 0e01 	orr.w	lr, r4, #1
20007412:	f855 4f08 	ldr.w	r4, [r5, #8]!
20007416:	4630      	mov	r0, r6
20007418:	50ba      	str	r2, [r7, r2]
2000741a:	f042 0201 	orr.w	r2, r2, #1
2000741e:	f8c3 e004 	str.w	lr, [r3, #4]
20007422:	f8cc 4008 	str.w	r4, [ip, #8]
20007426:	f8c4 c00c 	str.w	ip, [r4, #12]
2000742a:	608f      	str	r7, [r1, #8]
2000742c:	60cf      	str	r7, [r1, #12]
2000742e:	607a      	str	r2, [r7, #4]
20007430:	60b9      	str	r1, [r7, #8]
20007432:	60f9      	str	r1, [r7, #12]
20007434:	f000 fb54 	bl	20007ae0 <__malloc_unlock>
20007438:	e754      	b.n	200072e4 <_malloc_r+0x68>
2000743a:	f1be 0f04 	cmp.w	lr, #4
2000743e:	bf9e      	ittt	ls
20007440:	ea4f 1e94 	movls.w	lr, r4, lsr #6
20007444:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
20007448:	ea4f 00ce 	movls.w	r0, lr, lsl #3
2000744c:	f67f af65 	bls.w	2000731a <_malloc_r+0x9e>
20007450:	f1be 0f14 	cmp.w	lr, #20
20007454:	bf9c      	itt	ls
20007456:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
2000745a:	ea4f 00ce 	movls.w	r0, lr, lsl #3
2000745e:	f67f af5c 	bls.w	2000731a <_malloc_r+0x9e>
20007462:	f1be 0f54 	cmp.w	lr, #84	; 0x54
20007466:	bf9e      	ittt	ls
20007468:	ea4f 3e14 	movls.w	lr, r4, lsr #12
2000746c:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
20007470:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20007474:	f67f af51 	bls.w	2000731a <_malloc_r+0x9e>
20007478:	f5be 7faa 	cmp.w	lr, #340	; 0x154
2000747c:	bf9e      	ittt	ls
2000747e:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
20007482:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
20007486:	ea4f 00ce 	movls.w	r0, lr, lsl #3
2000748a:	f67f af46 	bls.w	2000731a <_malloc_r+0x9e>
2000748e:	f240 5354 	movw	r3, #1364	; 0x554
20007492:	459e      	cmp	lr, r3
20007494:	bf95      	itete	ls
20007496:	ea4f 4e94 	movls.w	lr, r4, lsr #18
2000749a:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
2000749e:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
200074a2:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
200074a6:	bf98      	it	ls
200074a8:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200074ac:	e735      	b.n	2000731a <_malloc_r+0x9e>
200074ae:	eb03 020c 	add.w	r2, r3, ip
200074b2:	f103 0508 	add.w	r5, r3, #8
200074b6:	4630      	mov	r0, r6
200074b8:	6853      	ldr	r3, [r2, #4]
200074ba:	f043 0301 	orr.w	r3, r3, #1
200074be:	6053      	str	r3, [r2, #4]
200074c0:	f000 fb0e 	bl	20007ae0 <__malloc_unlock>
200074c4:	e70e      	b.n	200072e4 <_malloc_r+0x68>
200074c6:	f8d7 8008 	ldr.w	r8, [r7, #8]
200074ca:	f8d8 3004 	ldr.w	r3, [r8, #4]
200074ce:	f023 0903 	bic.w	r9, r3, #3
200074d2:	ebc4 0209 	rsb	r2, r4, r9
200074d6:	454c      	cmp	r4, r9
200074d8:	bf94      	ite	ls
200074da:	2300      	movls	r3, #0
200074dc:	2301      	movhi	r3, #1
200074de:	2a0f      	cmp	r2, #15
200074e0:	bfd8      	it	le
200074e2:	f043 0301 	orrle.w	r3, r3, #1
200074e6:	2b00      	cmp	r3, #0
200074e8:	f000 80a1 	beq.w	2000762e <_malloc_r+0x3b2>
200074ec:	f64a 0b14 	movw	fp, #43028	; 0xa814
200074f0:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
200074f4:	f2c2 0b00 	movt	fp, #8192	; 0x2000
200074f8:	f8db 3000 	ldr.w	r3, [fp]
200074fc:	3310      	adds	r3, #16
200074fe:	191b      	adds	r3, r3, r4
20007500:	f1b2 3fff 	cmp.w	r2, #4294967295
20007504:	d006      	beq.n	20007514 <_malloc_r+0x298>
20007506:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
2000750a:	331f      	adds	r3, #31
2000750c:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
20007510:	f023 031f 	bic.w	r3, r3, #31
20007514:	4619      	mov	r1, r3
20007516:	4630      	mov	r0, r6
20007518:	9301      	str	r3, [sp, #4]
2000751a:	f001 f989 	bl	20008830 <_sbrk_r>
2000751e:	9b01      	ldr	r3, [sp, #4]
20007520:	f1b0 3fff 	cmp.w	r0, #4294967295
20007524:	4682      	mov	sl, r0
20007526:	f000 80f4 	beq.w	20007712 <_malloc_r+0x496>
2000752a:	eb08 0109 	add.w	r1, r8, r9
2000752e:	4281      	cmp	r1, r0
20007530:	f200 80ec 	bhi.w	2000770c <_malloc_r+0x490>
20007534:	f8db 2004 	ldr.w	r2, [fp, #4]
20007538:	189a      	adds	r2, r3, r2
2000753a:	4551      	cmp	r1, sl
2000753c:	f8cb 2004 	str.w	r2, [fp, #4]
20007540:	f000 8145 	beq.w	200077ce <_malloc_r+0x552>
20007544:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
20007548:	f24a 30f8 	movw	r0, #41976	; 0xa3f8
2000754c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20007550:	f1b5 3fff 	cmp.w	r5, #4294967295
20007554:	bf08      	it	eq
20007556:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
2000755a:	d003      	beq.n	20007564 <_malloc_r+0x2e8>
2000755c:	4452      	add	r2, sl
2000755e:	1a51      	subs	r1, r2, r1
20007560:	f8cb 1004 	str.w	r1, [fp, #4]
20007564:	f01a 0507 	ands.w	r5, sl, #7
20007568:	4630      	mov	r0, r6
2000756a:	bf17      	itett	ne
2000756c:	f1c5 0508 	rsbne	r5, r5, #8
20007570:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
20007574:	44aa      	addne	sl, r5
20007576:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
2000757a:	4453      	add	r3, sl
2000757c:	051b      	lsls	r3, r3, #20
2000757e:	0d1b      	lsrs	r3, r3, #20
20007580:	1aed      	subs	r5, r5, r3
20007582:	4629      	mov	r1, r5
20007584:	f001 f954 	bl	20008830 <_sbrk_r>
20007588:	f1b0 3fff 	cmp.w	r0, #4294967295
2000758c:	f000 812c 	beq.w	200077e8 <_malloc_r+0x56c>
20007590:	ebca 0100 	rsb	r1, sl, r0
20007594:	1949      	adds	r1, r1, r5
20007596:	f041 0101 	orr.w	r1, r1, #1
2000759a:	f8db 2004 	ldr.w	r2, [fp, #4]
2000759e:	f64a 0314 	movw	r3, #43028	; 0xa814
200075a2:	f8c7 a008 	str.w	sl, [r7, #8]
200075a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200075aa:	18aa      	adds	r2, r5, r2
200075ac:	45b8      	cmp	r8, r7
200075ae:	f8cb 2004 	str.w	r2, [fp, #4]
200075b2:	f8ca 1004 	str.w	r1, [sl, #4]
200075b6:	d017      	beq.n	200075e8 <_malloc_r+0x36c>
200075b8:	f1b9 0f0f 	cmp.w	r9, #15
200075bc:	f240 80df 	bls.w	2000777e <_malloc_r+0x502>
200075c0:	f1a9 010c 	sub.w	r1, r9, #12
200075c4:	2505      	movs	r5, #5
200075c6:	f021 0107 	bic.w	r1, r1, #7
200075ca:	eb08 0001 	add.w	r0, r8, r1
200075ce:	290f      	cmp	r1, #15
200075d0:	6085      	str	r5, [r0, #8]
200075d2:	6045      	str	r5, [r0, #4]
200075d4:	f8d8 0004 	ldr.w	r0, [r8, #4]
200075d8:	f000 0001 	and.w	r0, r0, #1
200075dc:	ea41 0000 	orr.w	r0, r1, r0
200075e0:	f8c8 0004 	str.w	r0, [r8, #4]
200075e4:	f200 80ac 	bhi.w	20007740 <_malloc_r+0x4c4>
200075e8:	46d0      	mov	r8, sl
200075ea:	f64a 0314 	movw	r3, #43028	; 0xa814
200075ee:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
200075f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200075f6:	428a      	cmp	r2, r1
200075f8:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
200075fc:	bf88      	it	hi
200075fe:	62da      	strhi	r2, [r3, #44]	; 0x2c
20007600:	f64a 0314 	movw	r3, #43028	; 0xa814
20007604:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007608:	428a      	cmp	r2, r1
2000760a:	bf88      	it	hi
2000760c:	631a      	strhi	r2, [r3, #48]	; 0x30
2000760e:	e082      	b.n	20007716 <_malloc_r+0x49a>
20007610:	185c      	adds	r4, r3, r1
20007612:	689a      	ldr	r2, [r3, #8]
20007614:	68d9      	ldr	r1, [r3, #12]
20007616:	4630      	mov	r0, r6
20007618:	6866      	ldr	r6, [r4, #4]
2000761a:	f103 0508 	add.w	r5, r3, #8
2000761e:	608a      	str	r2, [r1, #8]
20007620:	f046 0301 	orr.w	r3, r6, #1
20007624:	60d1      	str	r1, [r2, #12]
20007626:	6063      	str	r3, [r4, #4]
20007628:	f000 fa5a 	bl	20007ae0 <__malloc_unlock>
2000762c:	e65a      	b.n	200072e4 <_malloc_r+0x68>
2000762e:	eb08 0304 	add.w	r3, r8, r4
20007632:	f042 0201 	orr.w	r2, r2, #1
20007636:	f044 0401 	orr.w	r4, r4, #1
2000763a:	4630      	mov	r0, r6
2000763c:	f8c8 4004 	str.w	r4, [r8, #4]
20007640:	f108 0508 	add.w	r5, r8, #8
20007644:	605a      	str	r2, [r3, #4]
20007646:	60bb      	str	r3, [r7, #8]
20007648:	f000 fa4a 	bl	20007ae0 <__malloc_unlock>
2000764c:	e64a      	b.n	200072e4 <_malloc_r+0x68>
2000764e:	ea4f 225c 	mov.w	r2, ip, lsr #9
20007652:	2a04      	cmp	r2, #4
20007654:	d954      	bls.n	20007700 <_malloc_r+0x484>
20007656:	2a14      	cmp	r2, #20
20007658:	f200 8089 	bhi.w	2000776e <_malloc_r+0x4f2>
2000765c:	325b      	adds	r2, #91	; 0x5b
2000765e:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20007662:	44a8      	add	r8, r5
20007664:	f24a 37f8 	movw	r7, #41976	; 0xa3f8
20007668:	f2c2 0700 	movt	r7, #8192	; 0x2000
2000766c:	f8d8 0008 	ldr.w	r0, [r8, #8]
20007670:	4540      	cmp	r0, r8
20007672:	d103      	bne.n	2000767c <_malloc_r+0x400>
20007674:	e06f      	b.n	20007756 <_malloc_r+0x4da>
20007676:	6880      	ldr	r0, [r0, #8]
20007678:	4580      	cmp	r8, r0
2000767a:	d004      	beq.n	20007686 <_malloc_r+0x40a>
2000767c:	6842      	ldr	r2, [r0, #4]
2000767e:	f022 0203 	bic.w	r2, r2, #3
20007682:	4594      	cmp	ip, r2
20007684:	d3f7      	bcc.n	20007676 <_malloc_r+0x3fa>
20007686:	f8d0 c00c 	ldr.w	ip, [r0, #12]
2000768a:	f8c3 c00c 	str.w	ip, [r3, #12]
2000768e:	6098      	str	r0, [r3, #8]
20007690:	687a      	ldr	r2, [r7, #4]
20007692:	60c3      	str	r3, [r0, #12]
20007694:	f8cc 3008 	str.w	r3, [ip, #8]
20007698:	e68a      	b.n	200073b0 <_malloc_r+0x134>
2000769a:	191f      	adds	r7, r3, r4
2000769c:	4630      	mov	r0, r6
2000769e:	f044 0401 	orr.w	r4, r4, #1
200076a2:	60cf      	str	r7, [r1, #12]
200076a4:	605c      	str	r4, [r3, #4]
200076a6:	f103 0508 	add.w	r5, r3, #8
200076aa:	50ba      	str	r2, [r7, r2]
200076ac:	f042 0201 	orr.w	r2, r2, #1
200076b0:	608f      	str	r7, [r1, #8]
200076b2:	607a      	str	r2, [r7, #4]
200076b4:	60b9      	str	r1, [r7, #8]
200076b6:	60f9      	str	r1, [r7, #12]
200076b8:	f000 fa12 	bl	20007ae0 <__malloc_unlock>
200076bc:	e612      	b.n	200072e4 <_malloc_r+0x68>
200076be:	f10a 0a01 	add.w	sl, sl, #1
200076c2:	f01a 0f03 	tst.w	sl, #3
200076c6:	d05f      	beq.n	20007788 <_malloc_r+0x50c>
200076c8:	f103 0808 	add.w	r8, r3, #8
200076cc:	e689      	b.n	200073e2 <_malloc_r+0x166>
200076ce:	f103 0208 	add.w	r2, r3, #8
200076d2:	68d3      	ldr	r3, [r2, #12]
200076d4:	429a      	cmp	r2, r3
200076d6:	bf08      	it	eq
200076d8:	f10e 0e02 	addeq.w	lr, lr, #2
200076dc:	f43f ae36 	beq.w	2000734c <_malloc_r+0xd0>
200076e0:	e5ef      	b.n	200072c2 <_malloc_r+0x46>
200076e2:	461d      	mov	r5, r3
200076e4:	1819      	adds	r1, r3, r0
200076e6:	68da      	ldr	r2, [r3, #12]
200076e8:	4630      	mov	r0, r6
200076ea:	f855 3f08 	ldr.w	r3, [r5, #8]!
200076ee:	684c      	ldr	r4, [r1, #4]
200076f0:	6093      	str	r3, [r2, #8]
200076f2:	f044 0401 	orr.w	r4, r4, #1
200076f6:	60da      	str	r2, [r3, #12]
200076f8:	604c      	str	r4, [r1, #4]
200076fa:	f000 f9f1 	bl	20007ae0 <__malloc_unlock>
200076fe:	e5f1      	b.n	200072e4 <_malloc_r+0x68>
20007700:	ea4f 129c 	mov.w	r2, ip, lsr #6
20007704:	3238      	adds	r2, #56	; 0x38
20007706:	ea4f 08c2 	mov.w	r8, r2, lsl #3
2000770a:	e7aa      	b.n	20007662 <_malloc_r+0x3e6>
2000770c:	45b8      	cmp	r8, r7
2000770e:	f43f af11 	beq.w	20007534 <_malloc_r+0x2b8>
20007712:	f8d7 8008 	ldr.w	r8, [r7, #8]
20007716:	f8d8 2004 	ldr.w	r2, [r8, #4]
2000771a:	f022 0203 	bic.w	r2, r2, #3
2000771e:	4294      	cmp	r4, r2
20007720:	bf94      	ite	ls
20007722:	2300      	movls	r3, #0
20007724:	2301      	movhi	r3, #1
20007726:	1b12      	subs	r2, r2, r4
20007728:	2a0f      	cmp	r2, #15
2000772a:	bfd8      	it	le
2000772c:	f043 0301 	orrle.w	r3, r3, #1
20007730:	2b00      	cmp	r3, #0
20007732:	f43f af7c 	beq.w	2000762e <_malloc_r+0x3b2>
20007736:	4630      	mov	r0, r6
20007738:	2500      	movs	r5, #0
2000773a:	f000 f9d1 	bl	20007ae0 <__malloc_unlock>
2000773e:	e5d1      	b.n	200072e4 <_malloc_r+0x68>
20007740:	f108 0108 	add.w	r1, r8, #8
20007744:	4630      	mov	r0, r6
20007746:	9301      	str	r3, [sp, #4]
20007748:	f7ff fa16 	bl	20006b78 <_free_r>
2000774c:	9b01      	ldr	r3, [sp, #4]
2000774e:	f8d7 8008 	ldr.w	r8, [r7, #8]
20007752:	685a      	ldr	r2, [r3, #4]
20007754:	e749      	b.n	200075ea <_malloc_r+0x36e>
20007756:	f04f 0a01 	mov.w	sl, #1
2000775a:	f8d7 8004 	ldr.w	r8, [r7, #4]
2000775e:	1092      	asrs	r2, r2, #2
20007760:	4684      	mov	ip, r0
20007762:	fa0a f202 	lsl.w	r2, sl, r2
20007766:	ea48 0202 	orr.w	r2, r8, r2
2000776a:	607a      	str	r2, [r7, #4]
2000776c:	e78d      	b.n	2000768a <_malloc_r+0x40e>
2000776e:	2a54      	cmp	r2, #84	; 0x54
20007770:	d824      	bhi.n	200077bc <_malloc_r+0x540>
20007772:	ea4f 321c 	mov.w	r2, ip, lsr #12
20007776:	326e      	adds	r2, #110	; 0x6e
20007778:	ea4f 08c2 	mov.w	r8, r2, lsl #3
2000777c:	e771      	b.n	20007662 <_malloc_r+0x3e6>
2000777e:	2301      	movs	r3, #1
20007780:	46d0      	mov	r8, sl
20007782:	f8ca 3004 	str.w	r3, [sl, #4]
20007786:	e7c6      	b.n	20007716 <_malloc_r+0x49a>
20007788:	464a      	mov	r2, r9
2000778a:	f01e 0f03 	tst.w	lr, #3
2000778e:	4613      	mov	r3, r2
20007790:	f10e 3eff 	add.w	lr, lr, #4294967295
20007794:	d033      	beq.n	200077fe <_malloc_r+0x582>
20007796:	f853 2908 	ldr.w	r2, [r3], #-8
2000779a:	429a      	cmp	r2, r3
2000779c:	d0f5      	beq.n	2000778a <_malloc_r+0x50e>
2000779e:	687b      	ldr	r3, [r7, #4]
200077a0:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
200077a4:	459c      	cmp	ip, r3
200077a6:	f63f ae8e 	bhi.w	200074c6 <_malloc_r+0x24a>
200077aa:	f1bc 0f00 	cmp.w	ip, #0
200077ae:	f43f ae8a 	beq.w	200074c6 <_malloc_r+0x24a>
200077b2:	ea1c 0f03 	tst.w	ip, r3
200077b6:	d027      	beq.n	20007808 <_malloc_r+0x58c>
200077b8:	46d6      	mov	lr, sl
200077ba:	e60e      	b.n	200073da <_malloc_r+0x15e>
200077bc:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
200077c0:	d815      	bhi.n	200077ee <_malloc_r+0x572>
200077c2:	ea4f 32dc 	mov.w	r2, ip, lsr #15
200077c6:	3277      	adds	r2, #119	; 0x77
200077c8:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200077cc:	e749      	b.n	20007662 <_malloc_r+0x3e6>
200077ce:	0508      	lsls	r0, r1, #20
200077d0:	0d00      	lsrs	r0, r0, #20
200077d2:	2800      	cmp	r0, #0
200077d4:	f47f aeb6 	bne.w	20007544 <_malloc_r+0x2c8>
200077d8:	f8d7 8008 	ldr.w	r8, [r7, #8]
200077dc:	444b      	add	r3, r9
200077de:	f043 0301 	orr.w	r3, r3, #1
200077e2:	f8c8 3004 	str.w	r3, [r8, #4]
200077e6:	e700      	b.n	200075ea <_malloc_r+0x36e>
200077e8:	2101      	movs	r1, #1
200077ea:	2500      	movs	r5, #0
200077ec:	e6d5      	b.n	2000759a <_malloc_r+0x31e>
200077ee:	f240 5054 	movw	r0, #1364	; 0x554
200077f2:	4282      	cmp	r2, r0
200077f4:	d90d      	bls.n	20007812 <_malloc_r+0x596>
200077f6:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
200077fa:	227e      	movs	r2, #126	; 0x7e
200077fc:	e731      	b.n	20007662 <_malloc_r+0x3e6>
200077fe:	687b      	ldr	r3, [r7, #4]
20007800:	ea23 030c 	bic.w	r3, r3, ip
20007804:	607b      	str	r3, [r7, #4]
20007806:	e7cb      	b.n	200077a0 <_malloc_r+0x524>
20007808:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
2000780c:	f10a 0a04 	add.w	sl, sl, #4
20007810:	e7cf      	b.n	200077b2 <_malloc_r+0x536>
20007812:	ea4f 429c 	mov.w	r2, ip, lsr #18
20007816:	327c      	adds	r2, #124	; 0x7c
20007818:	ea4f 08c2 	mov.w	r8, r2, lsl #3
2000781c:	e721      	b.n	20007662 <_malloc_r+0x3e6>
2000781e:	bf00      	nop

20007820 <memchr>:
20007820:	f010 0f03 	tst.w	r0, #3
20007824:	b2c9      	uxtb	r1, r1
20007826:	b410      	push	{r4}
20007828:	d010      	beq.n	2000784c <memchr+0x2c>
2000782a:	2a00      	cmp	r2, #0
2000782c:	d02f      	beq.n	2000788e <memchr+0x6e>
2000782e:	7803      	ldrb	r3, [r0, #0]
20007830:	428b      	cmp	r3, r1
20007832:	d02a      	beq.n	2000788a <memchr+0x6a>
20007834:	3a01      	subs	r2, #1
20007836:	e005      	b.n	20007844 <memchr+0x24>
20007838:	2a00      	cmp	r2, #0
2000783a:	d028      	beq.n	2000788e <memchr+0x6e>
2000783c:	7803      	ldrb	r3, [r0, #0]
2000783e:	3a01      	subs	r2, #1
20007840:	428b      	cmp	r3, r1
20007842:	d022      	beq.n	2000788a <memchr+0x6a>
20007844:	3001      	adds	r0, #1
20007846:	f010 0f03 	tst.w	r0, #3
2000784a:	d1f5      	bne.n	20007838 <memchr+0x18>
2000784c:	2a03      	cmp	r2, #3
2000784e:	d911      	bls.n	20007874 <memchr+0x54>
20007850:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
20007854:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
20007858:	6803      	ldr	r3, [r0, #0]
2000785a:	ea84 0303 	eor.w	r3, r4, r3
2000785e:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
20007862:	ea2c 0303 	bic.w	r3, ip, r3
20007866:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
2000786a:	d103      	bne.n	20007874 <memchr+0x54>
2000786c:	3a04      	subs	r2, #4
2000786e:	3004      	adds	r0, #4
20007870:	2a03      	cmp	r2, #3
20007872:	d8f1      	bhi.n	20007858 <memchr+0x38>
20007874:	b15a      	cbz	r2, 2000788e <memchr+0x6e>
20007876:	7803      	ldrb	r3, [r0, #0]
20007878:	428b      	cmp	r3, r1
2000787a:	d006      	beq.n	2000788a <memchr+0x6a>
2000787c:	3a01      	subs	r2, #1
2000787e:	b132      	cbz	r2, 2000788e <memchr+0x6e>
20007880:	f810 3f01 	ldrb.w	r3, [r0, #1]!
20007884:	3a01      	subs	r2, #1
20007886:	428b      	cmp	r3, r1
20007888:	d1f9      	bne.n	2000787e <memchr+0x5e>
2000788a:	bc10      	pop	{r4}
2000788c:	4770      	bx	lr
2000788e:	2000      	movs	r0, #0
20007890:	e7fb      	b.n	2000788a <memchr+0x6a>
20007892:	bf00      	nop

20007894 <memcpy>:
20007894:	2a03      	cmp	r2, #3
20007896:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
2000789a:	d80b      	bhi.n	200078b4 <memcpy+0x20>
2000789c:	b13a      	cbz	r2, 200078ae <memcpy+0x1a>
2000789e:	2300      	movs	r3, #0
200078a0:	f811 c003 	ldrb.w	ip, [r1, r3]
200078a4:	f800 c003 	strb.w	ip, [r0, r3]
200078a8:	3301      	adds	r3, #1
200078aa:	4293      	cmp	r3, r2
200078ac:	d1f8      	bne.n	200078a0 <memcpy+0xc>
200078ae:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
200078b2:	4770      	bx	lr
200078b4:	1882      	adds	r2, r0, r2
200078b6:	460c      	mov	r4, r1
200078b8:	4603      	mov	r3, r0
200078ba:	e003      	b.n	200078c4 <memcpy+0x30>
200078bc:	f814 1c01 	ldrb.w	r1, [r4, #-1]
200078c0:	f803 1c01 	strb.w	r1, [r3, #-1]
200078c4:	f003 0603 	and.w	r6, r3, #3
200078c8:	4619      	mov	r1, r3
200078ca:	46a4      	mov	ip, r4
200078cc:	3301      	adds	r3, #1
200078ce:	3401      	adds	r4, #1
200078d0:	2e00      	cmp	r6, #0
200078d2:	d1f3      	bne.n	200078bc <memcpy+0x28>
200078d4:	f01c 0403 	ands.w	r4, ip, #3
200078d8:	4663      	mov	r3, ip
200078da:	bf08      	it	eq
200078dc:	ebc1 0c02 	rsbeq	ip, r1, r2
200078e0:	d068      	beq.n	200079b4 <memcpy+0x120>
200078e2:	4265      	negs	r5, r4
200078e4:	f1c4 0a04 	rsb	sl, r4, #4
200078e8:	eb0c 0705 	add.w	r7, ip, r5
200078ec:	4633      	mov	r3, r6
200078ee:	ea4f 0aca 	mov.w	sl, sl, lsl #3
200078f2:	f85c 6005 	ldr.w	r6, [ip, r5]
200078f6:	ea4f 08c4 	mov.w	r8, r4, lsl #3
200078fa:	1a55      	subs	r5, r2, r1
200078fc:	e008      	b.n	20007910 <memcpy+0x7c>
200078fe:	f857 4f04 	ldr.w	r4, [r7, #4]!
20007902:	4626      	mov	r6, r4
20007904:	fa04 f40a 	lsl.w	r4, r4, sl
20007908:	ea49 0404 	orr.w	r4, r9, r4
2000790c:	50cc      	str	r4, [r1, r3]
2000790e:	3304      	adds	r3, #4
20007910:	185c      	adds	r4, r3, r1
20007912:	2d03      	cmp	r5, #3
20007914:	fa26 f908 	lsr.w	r9, r6, r8
20007918:	f1a5 0504 	sub.w	r5, r5, #4
2000791c:	eb0c 0603 	add.w	r6, ip, r3
20007920:	dced      	bgt.n	200078fe <memcpy+0x6a>
20007922:	2300      	movs	r3, #0
20007924:	e002      	b.n	2000792c <memcpy+0x98>
20007926:	5cf1      	ldrb	r1, [r6, r3]
20007928:	54e1      	strb	r1, [r4, r3]
2000792a:	3301      	adds	r3, #1
2000792c:	1919      	adds	r1, r3, r4
2000792e:	4291      	cmp	r1, r2
20007930:	d3f9      	bcc.n	20007926 <memcpy+0x92>
20007932:	e7bc      	b.n	200078ae <memcpy+0x1a>
20007934:	f853 4c40 	ldr.w	r4, [r3, #-64]
20007938:	f841 4c40 	str.w	r4, [r1, #-64]
2000793c:	f853 4c3c 	ldr.w	r4, [r3, #-60]
20007940:	f841 4c3c 	str.w	r4, [r1, #-60]
20007944:	f853 4c38 	ldr.w	r4, [r3, #-56]
20007948:	f841 4c38 	str.w	r4, [r1, #-56]
2000794c:	f853 4c34 	ldr.w	r4, [r3, #-52]
20007950:	f841 4c34 	str.w	r4, [r1, #-52]
20007954:	f853 4c30 	ldr.w	r4, [r3, #-48]
20007958:	f841 4c30 	str.w	r4, [r1, #-48]
2000795c:	f853 4c2c 	ldr.w	r4, [r3, #-44]
20007960:	f841 4c2c 	str.w	r4, [r1, #-44]
20007964:	f853 4c28 	ldr.w	r4, [r3, #-40]
20007968:	f841 4c28 	str.w	r4, [r1, #-40]
2000796c:	f853 4c24 	ldr.w	r4, [r3, #-36]
20007970:	f841 4c24 	str.w	r4, [r1, #-36]
20007974:	f853 4c20 	ldr.w	r4, [r3, #-32]
20007978:	f841 4c20 	str.w	r4, [r1, #-32]
2000797c:	f853 4c1c 	ldr.w	r4, [r3, #-28]
20007980:	f841 4c1c 	str.w	r4, [r1, #-28]
20007984:	f853 4c18 	ldr.w	r4, [r3, #-24]
20007988:	f841 4c18 	str.w	r4, [r1, #-24]
2000798c:	f853 4c14 	ldr.w	r4, [r3, #-20]
20007990:	f841 4c14 	str.w	r4, [r1, #-20]
20007994:	f853 4c10 	ldr.w	r4, [r3, #-16]
20007998:	f841 4c10 	str.w	r4, [r1, #-16]
2000799c:	f853 4c0c 	ldr.w	r4, [r3, #-12]
200079a0:	f841 4c0c 	str.w	r4, [r1, #-12]
200079a4:	f853 4c08 	ldr.w	r4, [r3, #-8]
200079a8:	f841 4c08 	str.w	r4, [r1, #-8]
200079ac:	f853 4c04 	ldr.w	r4, [r3, #-4]
200079b0:	f841 4c04 	str.w	r4, [r1, #-4]
200079b4:	461c      	mov	r4, r3
200079b6:	460d      	mov	r5, r1
200079b8:	3340      	adds	r3, #64	; 0x40
200079ba:	3140      	adds	r1, #64	; 0x40
200079bc:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
200079c0:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
200079c4:	dcb6      	bgt.n	20007934 <memcpy+0xa0>
200079c6:	4621      	mov	r1, r4
200079c8:	462b      	mov	r3, r5
200079ca:	1b54      	subs	r4, r2, r5
200079cc:	e00f      	b.n	200079ee <memcpy+0x15a>
200079ce:	f851 5c10 	ldr.w	r5, [r1, #-16]
200079d2:	f843 5c10 	str.w	r5, [r3, #-16]
200079d6:	f851 5c0c 	ldr.w	r5, [r1, #-12]
200079da:	f843 5c0c 	str.w	r5, [r3, #-12]
200079de:	f851 5c08 	ldr.w	r5, [r1, #-8]
200079e2:	f843 5c08 	str.w	r5, [r3, #-8]
200079e6:	f851 5c04 	ldr.w	r5, [r1, #-4]
200079ea:	f843 5c04 	str.w	r5, [r3, #-4]
200079ee:	2c0f      	cmp	r4, #15
200079f0:	460d      	mov	r5, r1
200079f2:	469c      	mov	ip, r3
200079f4:	f101 0110 	add.w	r1, r1, #16
200079f8:	f103 0310 	add.w	r3, r3, #16
200079fc:	f1a4 0410 	sub.w	r4, r4, #16
20007a00:	dce5      	bgt.n	200079ce <memcpy+0x13a>
20007a02:	ebcc 0102 	rsb	r1, ip, r2
20007a06:	2300      	movs	r3, #0
20007a08:	e003      	b.n	20007a12 <memcpy+0x17e>
20007a0a:	58ec      	ldr	r4, [r5, r3]
20007a0c:	f84c 4003 	str.w	r4, [ip, r3]
20007a10:	3304      	adds	r3, #4
20007a12:	195e      	adds	r6, r3, r5
20007a14:	2903      	cmp	r1, #3
20007a16:	eb03 040c 	add.w	r4, r3, ip
20007a1a:	f1a1 0104 	sub.w	r1, r1, #4
20007a1e:	dcf4      	bgt.n	20007a0a <memcpy+0x176>
20007a20:	e77f      	b.n	20007922 <memcpy+0x8e>
20007a22:	bf00      	nop

20007a24 <memmove>:
20007a24:	4288      	cmp	r0, r1
20007a26:	468c      	mov	ip, r1
20007a28:	b470      	push	{r4, r5, r6}
20007a2a:	4605      	mov	r5, r0
20007a2c:	4614      	mov	r4, r2
20007a2e:	d90e      	bls.n	20007a4e <memmove+0x2a>
20007a30:	188b      	adds	r3, r1, r2
20007a32:	4298      	cmp	r0, r3
20007a34:	d20b      	bcs.n	20007a4e <memmove+0x2a>
20007a36:	b142      	cbz	r2, 20007a4a <memmove+0x26>
20007a38:	ebc2 0c03 	rsb	ip, r2, r3
20007a3c:	4601      	mov	r1, r0
20007a3e:	1e53      	subs	r3, r2, #1
20007a40:	f81c 2003 	ldrb.w	r2, [ip, r3]
20007a44:	54ca      	strb	r2, [r1, r3]
20007a46:	3b01      	subs	r3, #1
20007a48:	d2fa      	bcs.n	20007a40 <memmove+0x1c>
20007a4a:	bc70      	pop	{r4, r5, r6}
20007a4c:	4770      	bx	lr
20007a4e:	2a0f      	cmp	r2, #15
20007a50:	d809      	bhi.n	20007a66 <memmove+0x42>
20007a52:	2c00      	cmp	r4, #0
20007a54:	d0f9      	beq.n	20007a4a <memmove+0x26>
20007a56:	2300      	movs	r3, #0
20007a58:	f81c 2003 	ldrb.w	r2, [ip, r3]
20007a5c:	54ea      	strb	r2, [r5, r3]
20007a5e:	3301      	adds	r3, #1
20007a60:	42a3      	cmp	r3, r4
20007a62:	d1f9      	bne.n	20007a58 <memmove+0x34>
20007a64:	e7f1      	b.n	20007a4a <memmove+0x26>
20007a66:	ea41 0300 	orr.w	r3, r1, r0
20007a6a:	f013 0f03 	tst.w	r3, #3
20007a6e:	d1f0      	bne.n	20007a52 <memmove+0x2e>
20007a70:	4694      	mov	ip, r2
20007a72:	460c      	mov	r4, r1
20007a74:	4603      	mov	r3, r0
20007a76:	6825      	ldr	r5, [r4, #0]
20007a78:	f1ac 0c10 	sub.w	ip, ip, #16
20007a7c:	601d      	str	r5, [r3, #0]
20007a7e:	6865      	ldr	r5, [r4, #4]
20007a80:	605d      	str	r5, [r3, #4]
20007a82:	68a5      	ldr	r5, [r4, #8]
20007a84:	609d      	str	r5, [r3, #8]
20007a86:	68e5      	ldr	r5, [r4, #12]
20007a88:	3410      	adds	r4, #16
20007a8a:	60dd      	str	r5, [r3, #12]
20007a8c:	3310      	adds	r3, #16
20007a8e:	f1bc 0f0f 	cmp.w	ip, #15
20007a92:	d8f0      	bhi.n	20007a76 <memmove+0x52>
20007a94:	3a10      	subs	r2, #16
20007a96:	ea4f 1c12 	mov.w	ip, r2, lsr #4
20007a9a:	f10c 0501 	add.w	r5, ip, #1
20007a9e:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
20007aa2:	012d      	lsls	r5, r5, #4
20007aa4:	eb02 160c 	add.w	r6, r2, ip, lsl #4
20007aa8:	eb01 0c05 	add.w	ip, r1, r5
20007aac:	1945      	adds	r5, r0, r5
20007aae:	2e03      	cmp	r6, #3
20007ab0:	4634      	mov	r4, r6
20007ab2:	d9ce      	bls.n	20007a52 <memmove+0x2e>
20007ab4:	2300      	movs	r3, #0
20007ab6:	f85c 2003 	ldr.w	r2, [ip, r3]
20007aba:	50ea      	str	r2, [r5, r3]
20007abc:	3304      	adds	r3, #4
20007abe:	1af2      	subs	r2, r6, r3
20007ac0:	2a03      	cmp	r2, #3
20007ac2:	d8f8      	bhi.n	20007ab6 <memmove+0x92>
20007ac4:	3e04      	subs	r6, #4
20007ac6:	08b3      	lsrs	r3, r6, #2
20007ac8:	1c5a      	adds	r2, r3, #1
20007aca:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
20007ace:	0092      	lsls	r2, r2, #2
20007ad0:	4494      	add	ip, r2
20007ad2:	eb06 0483 	add.w	r4, r6, r3, lsl #2
20007ad6:	18ad      	adds	r5, r5, r2
20007ad8:	e7bb      	b.n	20007a52 <memmove+0x2e>
20007ada:	bf00      	nop

20007adc <__malloc_lock>:
20007adc:	4770      	bx	lr
20007ade:	bf00      	nop

20007ae0 <__malloc_unlock>:
20007ae0:	4770      	bx	lr
20007ae2:	bf00      	nop

20007ae4 <__hi0bits>:
20007ae4:	0c02      	lsrs	r2, r0, #16
20007ae6:	4603      	mov	r3, r0
20007ae8:	0412      	lsls	r2, r2, #16
20007aea:	b1b2      	cbz	r2, 20007b1a <__hi0bits+0x36>
20007aec:	2000      	movs	r0, #0
20007aee:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
20007af2:	d101      	bne.n	20007af8 <__hi0bits+0x14>
20007af4:	3008      	adds	r0, #8
20007af6:	021b      	lsls	r3, r3, #8
20007af8:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
20007afc:	d101      	bne.n	20007b02 <__hi0bits+0x1e>
20007afe:	3004      	adds	r0, #4
20007b00:	011b      	lsls	r3, r3, #4
20007b02:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
20007b06:	d101      	bne.n	20007b0c <__hi0bits+0x28>
20007b08:	3002      	adds	r0, #2
20007b0a:	009b      	lsls	r3, r3, #2
20007b0c:	2b00      	cmp	r3, #0
20007b0e:	db03      	blt.n	20007b18 <__hi0bits+0x34>
20007b10:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
20007b14:	d004      	beq.n	20007b20 <__hi0bits+0x3c>
20007b16:	3001      	adds	r0, #1
20007b18:	4770      	bx	lr
20007b1a:	0403      	lsls	r3, r0, #16
20007b1c:	2010      	movs	r0, #16
20007b1e:	e7e6      	b.n	20007aee <__hi0bits+0xa>
20007b20:	2020      	movs	r0, #32
20007b22:	4770      	bx	lr

20007b24 <__lo0bits>:
20007b24:	6803      	ldr	r3, [r0, #0]
20007b26:	4602      	mov	r2, r0
20007b28:	f013 0007 	ands.w	r0, r3, #7
20007b2c:	d009      	beq.n	20007b42 <__lo0bits+0x1e>
20007b2e:	f013 0f01 	tst.w	r3, #1
20007b32:	d121      	bne.n	20007b78 <__lo0bits+0x54>
20007b34:	f013 0f02 	tst.w	r3, #2
20007b38:	d122      	bne.n	20007b80 <__lo0bits+0x5c>
20007b3a:	089b      	lsrs	r3, r3, #2
20007b3c:	2002      	movs	r0, #2
20007b3e:	6013      	str	r3, [r2, #0]
20007b40:	4770      	bx	lr
20007b42:	b299      	uxth	r1, r3
20007b44:	b909      	cbnz	r1, 20007b4a <__lo0bits+0x26>
20007b46:	0c1b      	lsrs	r3, r3, #16
20007b48:	2010      	movs	r0, #16
20007b4a:	f013 0fff 	tst.w	r3, #255	; 0xff
20007b4e:	d101      	bne.n	20007b54 <__lo0bits+0x30>
20007b50:	3008      	adds	r0, #8
20007b52:	0a1b      	lsrs	r3, r3, #8
20007b54:	f013 0f0f 	tst.w	r3, #15
20007b58:	d101      	bne.n	20007b5e <__lo0bits+0x3a>
20007b5a:	3004      	adds	r0, #4
20007b5c:	091b      	lsrs	r3, r3, #4
20007b5e:	f013 0f03 	tst.w	r3, #3
20007b62:	d101      	bne.n	20007b68 <__lo0bits+0x44>
20007b64:	3002      	adds	r0, #2
20007b66:	089b      	lsrs	r3, r3, #2
20007b68:	f013 0f01 	tst.w	r3, #1
20007b6c:	d102      	bne.n	20007b74 <__lo0bits+0x50>
20007b6e:	085b      	lsrs	r3, r3, #1
20007b70:	d004      	beq.n	20007b7c <__lo0bits+0x58>
20007b72:	3001      	adds	r0, #1
20007b74:	6013      	str	r3, [r2, #0]
20007b76:	4770      	bx	lr
20007b78:	2000      	movs	r0, #0
20007b7a:	4770      	bx	lr
20007b7c:	2020      	movs	r0, #32
20007b7e:	4770      	bx	lr
20007b80:	085b      	lsrs	r3, r3, #1
20007b82:	2001      	movs	r0, #1
20007b84:	6013      	str	r3, [r2, #0]
20007b86:	4770      	bx	lr

20007b88 <__mcmp>:
20007b88:	4603      	mov	r3, r0
20007b8a:	690a      	ldr	r2, [r1, #16]
20007b8c:	6900      	ldr	r0, [r0, #16]
20007b8e:	b410      	push	{r4}
20007b90:	1a80      	subs	r0, r0, r2
20007b92:	d111      	bne.n	20007bb8 <__mcmp+0x30>
20007b94:	3204      	adds	r2, #4
20007b96:	f103 0c14 	add.w	ip, r3, #20
20007b9a:	0092      	lsls	r2, r2, #2
20007b9c:	189b      	adds	r3, r3, r2
20007b9e:	1889      	adds	r1, r1, r2
20007ba0:	3104      	adds	r1, #4
20007ba2:	3304      	adds	r3, #4
20007ba4:	f853 4c04 	ldr.w	r4, [r3, #-4]
20007ba8:	3b04      	subs	r3, #4
20007baa:	f851 2c04 	ldr.w	r2, [r1, #-4]
20007bae:	3904      	subs	r1, #4
20007bb0:	4294      	cmp	r4, r2
20007bb2:	d103      	bne.n	20007bbc <__mcmp+0x34>
20007bb4:	459c      	cmp	ip, r3
20007bb6:	d3f5      	bcc.n	20007ba4 <__mcmp+0x1c>
20007bb8:	bc10      	pop	{r4}
20007bba:	4770      	bx	lr
20007bbc:	bf38      	it	cc
20007bbe:	f04f 30ff 	movcc.w	r0, #4294967295
20007bc2:	d3f9      	bcc.n	20007bb8 <__mcmp+0x30>
20007bc4:	2001      	movs	r0, #1
20007bc6:	e7f7      	b.n	20007bb8 <__mcmp+0x30>

20007bc8 <__ulp>:
20007bc8:	f240 0300 	movw	r3, #0
20007bcc:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20007bd0:	ea01 0303 	and.w	r3, r1, r3
20007bd4:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
20007bd8:	2b00      	cmp	r3, #0
20007bda:	dd02      	ble.n	20007be2 <__ulp+0x1a>
20007bdc:	4619      	mov	r1, r3
20007bde:	2000      	movs	r0, #0
20007be0:	4770      	bx	lr
20007be2:	425b      	negs	r3, r3
20007be4:	151b      	asrs	r3, r3, #20
20007be6:	2b13      	cmp	r3, #19
20007be8:	dd0e      	ble.n	20007c08 <__ulp+0x40>
20007bea:	3b14      	subs	r3, #20
20007bec:	2b1e      	cmp	r3, #30
20007bee:	dd03      	ble.n	20007bf8 <__ulp+0x30>
20007bf0:	2301      	movs	r3, #1
20007bf2:	2100      	movs	r1, #0
20007bf4:	4618      	mov	r0, r3
20007bf6:	4770      	bx	lr
20007bf8:	2201      	movs	r2, #1
20007bfa:	f1c3 031f 	rsb	r3, r3, #31
20007bfe:	2100      	movs	r1, #0
20007c00:	fa12 f303 	lsls.w	r3, r2, r3
20007c04:	4618      	mov	r0, r3
20007c06:	4770      	bx	lr
20007c08:	f44f 2200 	mov.w	r2, #524288	; 0x80000
20007c0c:	2000      	movs	r0, #0
20007c0e:	fa52 f103 	asrs.w	r1, r2, r3
20007c12:	4770      	bx	lr

20007c14 <__b2d>:
20007c14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20007c18:	6904      	ldr	r4, [r0, #16]
20007c1a:	f100 0614 	add.w	r6, r0, #20
20007c1e:	460f      	mov	r7, r1
20007c20:	3404      	adds	r4, #4
20007c22:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
20007c26:	eb00 0484 	add.w	r4, r0, r4, lsl #2
20007c2a:	46a0      	mov	r8, r4
20007c2c:	4628      	mov	r0, r5
20007c2e:	f7ff ff59 	bl	20007ae4 <__hi0bits>
20007c32:	280a      	cmp	r0, #10
20007c34:	f1c0 0320 	rsb	r3, r0, #32
20007c38:	603b      	str	r3, [r7, #0]
20007c3a:	dc14      	bgt.n	20007c66 <__b2d+0x52>
20007c3c:	42a6      	cmp	r6, r4
20007c3e:	f1c0 030b 	rsb	r3, r0, #11
20007c42:	d237      	bcs.n	20007cb4 <__b2d+0xa0>
20007c44:	f854 1c04 	ldr.w	r1, [r4, #-4]
20007c48:	40d9      	lsrs	r1, r3
20007c4a:	fa25 fc03 	lsr.w	ip, r5, r3
20007c4e:	3015      	adds	r0, #21
20007c50:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
20007c54:	4085      	lsls	r5, r0
20007c56:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
20007c5a:	ea41 0205 	orr.w	r2, r1, r5
20007c5e:	4610      	mov	r0, r2
20007c60:	4619      	mov	r1, r3
20007c62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20007c66:	42a6      	cmp	r6, r4
20007c68:	d320      	bcc.n	20007cac <__b2d+0x98>
20007c6a:	2100      	movs	r1, #0
20007c6c:	380b      	subs	r0, #11
20007c6e:	bf02      	ittt	eq
20007c70:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
20007c74:	460a      	moveq	r2, r1
20007c76:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
20007c7a:	d0f0      	beq.n	20007c5e <__b2d+0x4a>
20007c7c:	42b4      	cmp	r4, r6
20007c7e:	f1c0 0320 	rsb	r3, r0, #32
20007c82:	d919      	bls.n	20007cb8 <__b2d+0xa4>
20007c84:	f854 4c04 	ldr.w	r4, [r4, #-4]
20007c88:	40dc      	lsrs	r4, r3
20007c8a:	4085      	lsls	r5, r0
20007c8c:	fa21 fc03 	lsr.w	ip, r1, r3
20007c90:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
20007c94:	fa11 f000 	lsls.w	r0, r1, r0
20007c98:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
20007c9c:	ea44 0200 	orr.w	r2, r4, r0
20007ca0:	ea45 030c 	orr.w	r3, r5, ip
20007ca4:	4610      	mov	r0, r2
20007ca6:	4619      	mov	r1, r3
20007ca8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20007cac:	f854 1c04 	ldr.w	r1, [r4, #-4]
20007cb0:	3c04      	subs	r4, #4
20007cb2:	e7db      	b.n	20007c6c <__b2d+0x58>
20007cb4:	2100      	movs	r1, #0
20007cb6:	e7c8      	b.n	20007c4a <__b2d+0x36>
20007cb8:	2400      	movs	r4, #0
20007cba:	e7e6      	b.n	20007c8a <__b2d+0x76>

20007cbc <__ratio>:
20007cbc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
20007cc0:	b083      	sub	sp, #12
20007cc2:	460e      	mov	r6, r1
20007cc4:	a901      	add	r1, sp, #4
20007cc6:	4607      	mov	r7, r0
20007cc8:	f7ff ffa4 	bl	20007c14 <__b2d>
20007ccc:	460d      	mov	r5, r1
20007cce:	4604      	mov	r4, r0
20007cd0:	4669      	mov	r1, sp
20007cd2:	4630      	mov	r0, r6
20007cd4:	f7ff ff9e 	bl	20007c14 <__b2d>
20007cd8:	f8dd c004 	ldr.w	ip, [sp, #4]
20007cdc:	46a9      	mov	r9, r5
20007cde:	46a0      	mov	r8, r4
20007ce0:	460b      	mov	r3, r1
20007ce2:	4602      	mov	r2, r0
20007ce4:	6931      	ldr	r1, [r6, #16]
20007ce6:	4616      	mov	r6, r2
20007ce8:	6938      	ldr	r0, [r7, #16]
20007cea:	461f      	mov	r7, r3
20007cec:	1a40      	subs	r0, r0, r1
20007cee:	9900      	ldr	r1, [sp, #0]
20007cf0:	ebc1 010c 	rsb	r1, r1, ip
20007cf4:	eb01 1140 	add.w	r1, r1, r0, lsl #5
20007cf8:	2900      	cmp	r1, #0
20007cfa:	bfc9      	itett	gt
20007cfc:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
20007d00:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
20007d04:	4624      	movgt	r4, r4
20007d06:	464d      	movgt	r5, r9
20007d08:	bfdc      	itt	le
20007d0a:	4612      	movle	r2, r2
20007d0c:	463b      	movle	r3, r7
20007d0e:	4620      	mov	r0, r4
20007d10:	4629      	mov	r1, r5
20007d12:	f001 fbf5 	bl	20009500 <__aeabi_ddiv>
20007d16:	b003      	add	sp, #12
20007d18:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

20007d1c <_mprec_log10>:
20007d1c:	2817      	cmp	r0, #23
20007d1e:	b510      	push	{r4, lr}
20007d20:	4604      	mov	r4, r0
20007d22:	dd0e      	ble.n	20007d42 <_mprec_log10+0x26>
20007d24:	f240 0100 	movw	r1, #0
20007d28:	2000      	movs	r0, #0
20007d2a:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20007d2e:	f240 0300 	movw	r3, #0
20007d32:	2200      	movs	r2, #0
20007d34:	f2c4 0324 	movt	r3, #16420	; 0x4024
20007d38:	f001 fab8 	bl	200092ac <__aeabi_dmul>
20007d3c:	3c01      	subs	r4, #1
20007d3e:	d1f6      	bne.n	20007d2e <_mprec_log10+0x12>
20007d40:	bd10      	pop	{r4, pc}
20007d42:	f24a 1390 	movw	r3, #41360	; 0xa190
20007d46:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007d4a:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
20007d4e:	e9d3 0100 	ldrd	r0, r1, [r3]
20007d52:	bd10      	pop	{r4, pc}

20007d54 <__copybits>:
20007d54:	6913      	ldr	r3, [r2, #16]
20007d56:	3901      	subs	r1, #1
20007d58:	f102 0c14 	add.w	ip, r2, #20
20007d5c:	b410      	push	{r4}
20007d5e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
20007d62:	114c      	asrs	r4, r1, #5
20007d64:	3214      	adds	r2, #20
20007d66:	3401      	adds	r4, #1
20007d68:	4594      	cmp	ip, r2
20007d6a:	eb00 0484 	add.w	r4, r0, r4, lsl #2
20007d6e:	d20f      	bcs.n	20007d90 <__copybits+0x3c>
20007d70:	2300      	movs	r3, #0
20007d72:	f85c 1003 	ldr.w	r1, [ip, r3]
20007d76:	50c1      	str	r1, [r0, r3]
20007d78:	3304      	adds	r3, #4
20007d7a:	eb03 010c 	add.w	r1, r3, ip
20007d7e:	428a      	cmp	r2, r1
20007d80:	d8f7      	bhi.n	20007d72 <__copybits+0x1e>
20007d82:	ea6f 0c0c 	mvn.w	ip, ip
20007d86:	4462      	add	r2, ip
20007d88:	f022 0203 	bic.w	r2, r2, #3
20007d8c:	3204      	adds	r2, #4
20007d8e:	1880      	adds	r0, r0, r2
20007d90:	4284      	cmp	r4, r0
20007d92:	d904      	bls.n	20007d9e <__copybits+0x4a>
20007d94:	2300      	movs	r3, #0
20007d96:	f840 3b04 	str.w	r3, [r0], #4
20007d9a:	4284      	cmp	r4, r0
20007d9c:	d8fb      	bhi.n	20007d96 <__copybits+0x42>
20007d9e:	bc10      	pop	{r4}
20007da0:	4770      	bx	lr
20007da2:	bf00      	nop

20007da4 <__any_on>:
20007da4:	6902      	ldr	r2, [r0, #16]
20007da6:	114b      	asrs	r3, r1, #5
20007da8:	429a      	cmp	r2, r3
20007daa:	db10      	blt.n	20007dce <__any_on+0x2a>
20007dac:	dd0e      	ble.n	20007dcc <__any_on+0x28>
20007dae:	f011 011f 	ands.w	r1, r1, #31
20007db2:	d00b      	beq.n	20007dcc <__any_on+0x28>
20007db4:	461a      	mov	r2, r3
20007db6:	eb00 0383 	add.w	r3, r0, r3, lsl #2
20007dba:	695b      	ldr	r3, [r3, #20]
20007dbc:	fa23 fc01 	lsr.w	ip, r3, r1
20007dc0:	fa0c f101 	lsl.w	r1, ip, r1
20007dc4:	4299      	cmp	r1, r3
20007dc6:	d002      	beq.n	20007dce <__any_on+0x2a>
20007dc8:	2001      	movs	r0, #1
20007dca:	4770      	bx	lr
20007dcc:	461a      	mov	r2, r3
20007dce:	3204      	adds	r2, #4
20007dd0:	f100 0114 	add.w	r1, r0, #20
20007dd4:	eb00 0382 	add.w	r3, r0, r2, lsl #2
20007dd8:	f103 0c04 	add.w	ip, r3, #4
20007ddc:	4561      	cmp	r1, ip
20007dde:	d20b      	bcs.n	20007df8 <__any_on+0x54>
20007de0:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
20007de4:	2a00      	cmp	r2, #0
20007de6:	d1ef      	bne.n	20007dc8 <__any_on+0x24>
20007de8:	4299      	cmp	r1, r3
20007dea:	d205      	bcs.n	20007df8 <__any_on+0x54>
20007dec:	f853 2d04 	ldr.w	r2, [r3, #-4]!
20007df0:	2a00      	cmp	r2, #0
20007df2:	d1e9      	bne.n	20007dc8 <__any_on+0x24>
20007df4:	4299      	cmp	r1, r3
20007df6:	d3f9      	bcc.n	20007dec <__any_on+0x48>
20007df8:	2000      	movs	r0, #0
20007dfa:	4770      	bx	lr

20007dfc <_Bfree>:
20007dfc:	b530      	push	{r4, r5, lr}
20007dfe:	6a45      	ldr	r5, [r0, #36]	; 0x24
20007e00:	b083      	sub	sp, #12
20007e02:	4604      	mov	r4, r0
20007e04:	b155      	cbz	r5, 20007e1c <_Bfree+0x20>
20007e06:	b139      	cbz	r1, 20007e18 <_Bfree+0x1c>
20007e08:	6a63      	ldr	r3, [r4, #36]	; 0x24
20007e0a:	684a      	ldr	r2, [r1, #4]
20007e0c:	68db      	ldr	r3, [r3, #12]
20007e0e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
20007e12:	6008      	str	r0, [r1, #0]
20007e14:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
20007e18:	b003      	add	sp, #12
20007e1a:	bd30      	pop	{r4, r5, pc}
20007e1c:	2010      	movs	r0, #16
20007e1e:	9101      	str	r1, [sp, #4]
20007e20:	f7ff fa24 	bl	2000726c <malloc>
20007e24:	9901      	ldr	r1, [sp, #4]
20007e26:	6260      	str	r0, [r4, #36]	; 0x24
20007e28:	60c5      	str	r5, [r0, #12]
20007e2a:	6045      	str	r5, [r0, #4]
20007e2c:	6085      	str	r5, [r0, #8]
20007e2e:	6005      	str	r5, [r0, #0]
20007e30:	e7e9      	b.n	20007e06 <_Bfree+0xa>
20007e32:	bf00      	nop

20007e34 <_Balloc>:
20007e34:	b570      	push	{r4, r5, r6, lr}
20007e36:	6a44      	ldr	r4, [r0, #36]	; 0x24
20007e38:	4606      	mov	r6, r0
20007e3a:	460d      	mov	r5, r1
20007e3c:	b164      	cbz	r4, 20007e58 <_Balloc+0x24>
20007e3e:	68e2      	ldr	r2, [r4, #12]
20007e40:	b1a2      	cbz	r2, 20007e6c <_Balloc+0x38>
20007e42:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
20007e46:	b1eb      	cbz	r3, 20007e84 <_Balloc+0x50>
20007e48:	6819      	ldr	r1, [r3, #0]
20007e4a:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
20007e4e:	2200      	movs	r2, #0
20007e50:	60da      	str	r2, [r3, #12]
20007e52:	611a      	str	r2, [r3, #16]
20007e54:	4618      	mov	r0, r3
20007e56:	bd70      	pop	{r4, r5, r6, pc}
20007e58:	2010      	movs	r0, #16
20007e5a:	f7ff fa07 	bl	2000726c <malloc>
20007e5e:	2300      	movs	r3, #0
20007e60:	4604      	mov	r4, r0
20007e62:	6270      	str	r0, [r6, #36]	; 0x24
20007e64:	60c3      	str	r3, [r0, #12]
20007e66:	6043      	str	r3, [r0, #4]
20007e68:	6083      	str	r3, [r0, #8]
20007e6a:	6003      	str	r3, [r0, #0]
20007e6c:	2210      	movs	r2, #16
20007e6e:	4630      	mov	r0, r6
20007e70:	2104      	movs	r1, #4
20007e72:	f000 fe27 	bl	20008ac4 <_calloc_r>
20007e76:	6a73      	ldr	r3, [r6, #36]	; 0x24
20007e78:	60e0      	str	r0, [r4, #12]
20007e7a:	68da      	ldr	r2, [r3, #12]
20007e7c:	2a00      	cmp	r2, #0
20007e7e:	d1e0      	bne.n	20007e42 <_Balloc+0xe>
20007e80:	4613      	mov	r3, r2
20007e82:	e7e7      	b.n	20007e54 <_Balloc+0x20>
20007e84:	2401      	movs	r4, #1
20007e86:	4630      	mov	r0, r6
20007e88:	4621      	mov	r1, r4
20007e8a:	40ac      	lsls	r4, r5
20007e8c:	1d62      	adds	r2, r4, #5
20007e8e:	0092      	lsls	r2, r2, #2
20007e90:	f000 fe18 	bl	20008ac4 <_calloc_r>
20007e94:	4603      	mov	r3, r0
20007e96:	2800      	cmp	r0, #0
20007e98:	d0dc      	beq.n	20007e54 <_Balloc+0x20>
20007e9a:	6045      	str	r5, [r0, #4]
20007e9c:	6084      	str	r4, [r0, #8]
20007e9e:	e7d6      	b.n	20007e4e <_Balloc+0x1a>

20007ea0 <__d2b>:
20007ea0:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
20007ea4:	b083      	sub	sp, #12
20007ea6:	2101      	movs	r1, #1
20007ea8:	461d      	mov	r5, r3
20007eaa:	4614      	mov	r4, r2
20007eac:	9f0a      	ldr	r7, [sp, #40]	; 0x28
20007eae:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
20007eb0:	f7ff ffc0 	bl	20007e34 <_Balloc>
20007eb4:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
20007eb8:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
20007ebc:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20007ec0:	4615      	mov	r5, r2
20007ec2:	ea5f 5a12 	movs.w	sl, r2, lsr #20
20007ec6:	9300      	str	r3, [sp, #0]
20007ec8:	bf1c      	itt	ne
20007eca:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
20007ece:	9300      	strne	r3, [sp, #0]
20007ed0:	4680      	mov	r8, r0
20007ed2:	2c00      	cmp	r4, #0
20007ed4:	d023      	beq.n	20007f1e <__d2b+0x7e>
20007ed6:	a802      	add	r0, sp, #8
20007ed8:	f840 4d04 	str.w	r4, [r0, #-4]!
20007edc:	f7ff fe22 	bl	20007b24 <__lo0bits>
20007ee0:	4603      	mov	r3, r0
20007ee2:	2800      	cmp	r0, #0
20007ee4:	d137      	bne.n	20007f56 <__d2b+0xb6>
20007ee6:	9901      	ldr	r1, [sp, #4]
20007ee8:	9a00      	ldr	r2, [sp, #0]
20007eea:	f8c8 1014 	str.w	r1, [r8, #20]
20007eee:	2a00      	cmp	r2, #0
20007ef0:	bf14      	ite	ne
20007ef2:	2402      	movne	r4, #2
20007ef4:	2401      	moveq	r4, #1
20007ef6:	f8c8 2018 	str.w	r2, [r8, #24]
20007efa:	f8c8 4010 	str.w	r4, [r8, #16]
20007efe:	f1ba 0f00 	cmp.w	sl, #0
20007f02:	d01b      	beq.n	20007f3c <__d2b+0x9c>
20007f04:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
20007f08:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
20007f0c:	f1aa 0a03 	sub.w	sl, sl, #3
20007f10:	4453      	add	r3, sl
20007f12:	603b      	str	r3, [r7, #0]
20007f14:	6032      	str	r2, [r6, #0]
20007f16:	4640      	mov	r0, r8
20007f18:	b003      	add	sp, #12
20007f1a:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
20007f1e:	4668      	mov	r0, sp
20007f20:	f7ff fe00 	bl	20007b24 <__lo0bits>
20007f24:	2301      	movs	r3, #1
20007f26:	461c      	mov	r4, r3
20007f28:	f8c8 3010 	str.w	r3, [r8, #16]
20007f2c:	9b00      	ldr	r3, [sp, #0]
20007f2e:	f8c8 3014 	str.w	r3, [r8, #20]
20007f32:	f100 0320 	add.w	r3, r0, #32
20007f36:	f1ba 0f00 	cmp.w	sl, #0
20007f3a:	d1e3      	bne.n	20007f04 <__d2b+0x64>
20007f3c:	eb08 0284 	add.w	r2, r8, r4, lsl #2
20007f40:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
20007f44:	3b02      	subs	r3, #2
20007f46:	603b      	str	r3, [r7, #0]
20007f48:	6910      	ldr	r0, [r2, #16]
20007f4a:	f7ff fdcb 	bl	20007ae4 <__hi0bits>
20007f4e:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
20007f52:	6030      	str	r0, [r6, #0]
20007f54:	e7df      	b.n	20007f16 <__d2b+0x76>
20007f56:	9a00      	ldr	r2, [sp, #0]
20007f58:	f1c0 0120 	rsb	r1, r0, #32
20007f5c:	fa12 f101 	lsls.w	r1, r2, r1
20007f60:	40c2      	lsrs	r2, r0
20007f62:	9801      	ldr	r0, [sp, #4]
20007f64:	4301      	orrs	r1, r0
20007f66:	f8c8 1014 	str.w	r1, [r8, #20]
20007f6a:	9200      	str	r2, [sp, #0]
20007f6c:	e7bf      	b.n	20007eee <__d2b+0x4e>
20007f6e:	bf00      	nop

20007f70 <__mdiff>:
20007f70:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
20007f74:	6913      	ldr	r3, [r2, #16]
20007f76:	690f      	ldr	r7, [r1, #16]
20007f78:	460c      	mov	r4, r1
20007f7a:	4615      	mov	r5, r2
20007f7c:	1aff      	subs	r7, r7, r3
20007f7e:	2f00      	cmp	r7, #0
20007f80:	d04f      	beq.n	20008022 <__mdiff+0xb2>
20007f82:	db6a      	blt.n	2000805a <__mdiff+0xea>
20007f84:	2700      	movs	r7, #0
20007f86:	f101 0614 	add.w	r6, r1, #20
20007f8a:	6861      	ldr	r1, [r4, #4]
20007f8c:	f7ff ff52 	bl	20007e34 <_Balloc>
20007f90:	f8d5 8010 	ldr.w	r8, [r5, #16]
20007f94:	f8d4 c010 	ldr.w	ip, [r4, #16]
20007f98:	f105 0114 	add.w	r1, r5, #20
20007f9c:	2200      	movs	r2, #0
20007f9e:	eb05 0588 	add.w	r5, r5, r8, lsl #2
20007fa2:	eb04 048c 	add.w	r4, r4, ip, lsl #2
20007fa6:	f105 0814 	add.w	r8, r5, #20
20007faa:	3414      	adds	r4, #20
20007fac:	f100 0314 	add.w	r3, r0, #20
20007fb0:	60c7      	str	r7, [r0, #12]
20007fb2:	f851 7b04 	ldr.w	r7, [r1], #4
20007fb6:	f856 5b04 	ldr.w	r5, [r6], #4
20007fba:	46bb      	mov	fp, r7
20007fbc:	fa1f fa87 	uxth.w	sl, r7
20007fc0:	0c3f      	lsrs	r7, r7, #16
20007fc2:	fa1f f985 	uxth.w	r9, r5
20007fc6:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
20007fca:	ebca 0a09 	rsb	sl, sl, r9
20007fce:	4452      	add	r2, sl
20007fd0:	eb07 4722 	add.w	r7, r7, r2, asr #16
20007fd4:	b292      	uxth	r2, r2
20007fd6:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
20007fda:	f843 2b04 	str.w	r2, [r3], #4
20007fde:	143a      	asrs	r2, r7, #16
20007fe0:	4588      	cmp	r8, r1
20007fe2:	d8e6      	bhi.n	20007fb2 <__mdiff+0x42>
20007fe4:	42a6      	cmp	r6, r4
20007fe6:	d20e      	bcs.n	20008006 <__mdiff+0x96>
20007fe8:	f856 1b04 	ldr.w	r1, [r6], #4
20007fec:	b28d      	uxth	r5, r1
20007fee:	0c09      	lsrs	r1, r1, #16
20007ff0:	1952      	adds	r2, r2, r5
20007ff2:	eb01 4122 	add.w	r1, r1, r2, asr #16
20007ff6:	b292      	uxth	r2, r2
20007ff8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
20007ffc:	f843 2b04 	str.w	r2, [r3], #4
20008000:	140a      	asrs	r2, r1, #16
20008002:	42b4      	cmp	r4, r6
20008004:	d8f0      	bhi.n	20007fe8 <__mdiff+0x78>
20008006:	f853 2c04 	ldr.w	r2, [r3, #-4]
2000800a:	b932      	cbnz	r2, 2000801a <__mdiff+0xaa>
2000800c:	f853 2c08 	ldr.w	r2, [r3, #-8]
20008010:	f10c 3cff 	add.w	ip, ip, #4294967295
20008014:	3b04      	subs	r3, #4
20008016:	2a00      	cmp	r2, #0
20008018:	d0f8      	beq.n	2000800c <__mdiff+0x9c>
2000801a:	f8c0 c010 	str.w	ip, [r0, #16]
2000801e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20008022:	3304      	adds	r3, #4
20008024:	f101 0614 	add.w	r6, r1, #20
20008028:	009b      	lsls	r3, r3, #2
2000802a:	18d2      	adds	r2, r2, r3
2000802c:	18cb      	adds	r3, r1, r3
2000802e:	3304      	adds	r3, #4
20008030:	3204      	adds	r2, #4
20008032:	f853 cc04 	ldr.w	ip, [r3, #-4]
20008036:	3b04      	subs	r3, #4
20008038:	f852 1c04 	ldr.w	r1, [r2, #-4]
2000803c:	3a04      	subs	r2, #4
2000803e:	458c      	cmp	ip, r1
20008040:	d10a      	bne.n	20008058 <__mdiff+0xe8>
20008042:	429e      	cmp	r6, r3
20008044:	d3f5      	bcc.n	20008032 <__mdiff+0xc2>
20008046:	2100      	movs	r1, #0
20008048:	f7ff fef4 	bl	20007e34 <_Balloc>
2000804c:	2301      	movs	r3, #1
2000804e:	6103      	str	r3, [r0, #16]
20008050:	2300      	movs	r3, #0
20008052:	6143      	str	r3, [r0, #20]
20008054:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20008058:	d297      	bcs.n	20007f8a <__mdiff+0x1a>
2000805a:	4623      	mov	r3, r4
2000805c:	462c      	mov	r4, r5
2000805e:	2701      	movs	r7, #1
20008060:	461d      	mov	r5, r3
20008062:	f104 0614 	add.w	r6, r4, #20
20008066:	e790      	b.n	20007f8a <__mdiff+0x1a>

20008068 <__lshift>:
20008068:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
2000806c:	690d      	ldr	r5, [r1, #16]
2000806e:	688b      	ldr	r3, [r1, #8]
20008070:	1156      	asrs	r6, r2, #5
20008072:	3501      	adds	r5, #1
20008074:	460c      	mov	r4, r1
20008076:	19ad      	adds	r5, r5, r6
20008078:	4690      	mov	r8, r2
2000807a:	429d      	cmp	r5, r3
2000807c:	4682      	mov	sl, r0
2000807e:	6849      	ldr	r1, [r1, #4]
20008080:	dd03      	ble.n	2000808a <__lshift+0x22>
20008082:	005b      	lsls	r3, r3, #1
20008084:	3101      	adds	r1, #1
20008086:	429d      	cmp	r5, r3
20008088:	dcfb      	bgt.n	20008082 <__lshift+0x1a>
2000808a:	4650      	mov	r0, sl
2000808c:	f7ff fed2 	bl	20007e34 <_Balloc>
20008090:	2e00      	cmp	r6, #0
20008092:	4607      	mov	r7, r0
20008094:	f100 0214 	add.w	r2, r0, #20
20008098:	dd0a      	ble.n	200080b0 <__lshift+0x48>
2000809a:	2300      	movs	r3, #0
2000809c:	4619      	mov	r1, r3
2000809e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
200080a2:	3301      	adds	r3, #1
200080a4:	42b3      	cmp	r3, r6
200080a6:	d1fa      	bne.n	2000809e <__lshift+0x36>
200080a8:	eb07 0383 	add.w	r3, r7, r3, lsl #2
200080ac:	f103 0214 	add.w	r2, r3, #20
200080b0:	6920      	ldr	r0, [r4, #16]
200080b2:	f104 0314 	add.w	r3, r4, #20
200080b6:	eb04 0080 	add.w	r0, r4, r0, lsl #2
200080ba:	3014      	adds	r0, #20
200080bc:	f018 081f 	ands.w	r8, r8, #31
200080c0:	d01b      	beq.n	200080fa <__lshift+0x92>
200080c2:	f1c8 0e20 	rsb	lr, r8, #32
200080c6:	2100      	movs	r1, #0
200080c8:	681e      	ldr	r6, [r3, #0]
200080ca:	fa06 fc08 	lsl.w	ip, r6, r8
200080ce:	ea41 010c 	orr.w	r1, r1, ip
200080d2:	f842 1b04 	str.w	r1, [r2], #4
200080d6:	f853 1b04 	ldr.w	r1, [r3], #4
200080da:	4298      	cmp	r0, r3
200080dc:	fa21 f10e 	lsr.w	r1, r1, lr
200080e0:	d8f2      	bhi.n	200080c8 <__lshift+0x60>
200080e2:	6011      	str	r1, [r2, #0]
200080e4:	b101      	cbz	r1, 200080e8 <__lshift+0x80>
200080e6:	3501      	adds	r5, #1
200080e8:	4650      	mov	r0, sl
200080ea:	3d01      	subs	r5, #1
200080ec:	4621      	mov	r1, r4
200080ee:	613d      	str	r5, [r7, #16]
200080f0:	f7ff fe84 	bl	20007dfc <_Bfree>
200080f4:	4638      	mov	r0, r7
200080f6:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
200080fa:	f853 1008 	ldr.w	r1, [r3, r8]
200080fe:	f842 1008 	str.w	r1, [r2, r8]
20008102:	f108 0804 	add.w	r8, r8, #4
20008106:	eb08 0103 	add.w	r1, r8, r3
2000810a:	4288      	cmp	r0, r1
2000810c:	d9ec      	bls.n	200080e8 <__lshift+0x80>
2000810e:	f853 1008 	ldr.w	r1, [r3, r8]
20008112:	f842 1008 	str.w	r1, [r2, r8]
20008116:	f108 0804 	add.w	r8, r8, #4
2000811a:	eb08 0103 	add.w	r1, r8, r3
2000811e:	4288      	cmp	r0, r1
20008120:	d8eb      	bhi.n	200080fa <__lshift+0x92>
20008122:	e7e1      	b.n	200080e8 <__lshift+0x80>

20008124 <__multiply>:
20008124:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20008128:	f8d1 8010 	ldr.w	r8, [r1, #16]
2000812c:	6917      	ldr	r7, [r2, #16]
2000812e:	460d      	mov	r5, r1
20008130:	4616      	mov	r6, r2
20008132:	b087      	sub	sp, #28
20008134:	45b8      	cmp	r8, r7
20008136:	bfb5      	itete	lt
20008138:	4615      	movlt	r5, r2
2000813a:	463b      	movge	r3, r7
2000813c:	460b      	movlt	r3, r1
2000813e:	4647      	movge	r7, r8
20008140:	bfb4      	ite	lt
20008142:	461e      	movlt	r6, r3
20008144:	4698      	movge	r8, r3
20008146:	68ab      	ldr	r3, [r5, #8]
20008148:	eb08 0407 	add.w	r4, r8, r7
2000814c:	6869      	ldr	r1, [r5, #4]
2000814e:	429c      	cmp	r4, r3
20008150:	bfc8      	it	gt
20008152:	3101      	addgt	r1, #1
20008154:	f7ff fe6e 	bl	20007e34 <_Balloc>
20008158:	eb00 0384 	add.w	r3, r0, r4, lsl #2
2000815c:	f100 0b14 	add.w	fp, r0, #20
20008160:	3314      	adds	r3, #20
20008162:	9003      	str	r0, [sp, #12]
20008164:	459b      	cmp	fp, r3
20008166:	9304      	str	r3, [sp, #16]
20008168:	d206      	bcs.n	20008178 <__multiply+0x54>
2000816a:	9904      	ldr	r1, [sp, #16]
2000816c:	465b      	mov	r3, fp
2000816e:	2200      	movs	r2, #0
20008170:	f843 2b04 	str.w	r2, [r3], #4
20008174:	4299      	cmp	r1, r3
20008176:	d8fb      	bhi.n	20008170 <__multiply+0x4c>
20008178:	eb06 0888 	add.w	r8, r6, r8, lsl #2
2000817c:	f106 0914 	add.w	r9, r6, #20
20008180:	f108 0814 	add.w	r8, r8, #20
20008184:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
20008188:	3514      	adds	r5, #20
2000818a:	45c1      	cmp	r9, r8
2000818c:	f8cd 8004 	str.w	r8, [sp, #4]
20008190:	f10c 0c14 	add.w	ip, ip, #20
20008194:	9502      	str	r5, [sp, #8]
20008196:	d24b      	bcs.n	20008230 <__multiply+0x10c>
20008198:	f04f 0a00 	mov.w	sl, #0
2000819c:	9405      	str	r4, [sp, #20]
2000819e:	f859 400a 	ldr.w	r4, [r9, sl]
200081a2:	eb0a 080b 	add.w	r8, sl, fp
200081a6:	b2a0      	uxth	r0, r4
200081a8:	b1d8      	cbz	r0, 200081e2 <__multiply+0xbe>
200081aa:	9a02      	ldr	r2, [sp, #8]
200081ac:	4643      	mov	r3, r8
200081ae:	2400      	movs	r4, #0
200081b0:	f852 5b04 	ldr.w	r5, [r2], #4
200081b4:	6819      	ldr	r1, [r3, #0]
200081b6:	b2af      	uxth	r7, r5
200081b8:	0c2d      	lsrs	r5, r5, #16
200081ba:	b28e      	uxth	r6, r1
200081bc:	0c09      	lsrs	r1, r1, #16
200081be:	fb00 6607 	mla	r6, r0, r7, r6
200081c2:	fb00 1105 	mla	r1, r0, r5, r1
200081c6:	1936      	adds	r6, r6, r4
200081c8:	eb01 4116 	add.w	r1, r1, r6, lsr #16
200081cc:	b2b6      	uxth	r6, r6
200081ce:	0c0c      	lsrs	r4, r1, #16
200081d0:	4594      	cmp	ip, r2
200081d2:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
200081d6:	f843 6b04 	str.w	r6, [r3], #4
200081da:	d8e9      	bhi.n	200081b0 <__multiply+0x8c>
200081dc:	601c      	str	r4, [r3, #0]
200081de:	f859 400a 	ldr.w	r4, [r9, sl]
200081e2:	0c24      	lsrs	r4, r4, #16
200081e4:	d01c      	beq.n	20008220 <__multiply+0xfc>
200081e6:	f85b 200a 	ldr.w	r2, [fp, sl]
200081ea:	4641      	mov	r1, r8
200081ec:	9b02      	ldr	r3, [sp, #8]
200081ee:	2500      	movs	r5, #0
200081f0:	4610      	mov	r0, r2
200081f2:	881e      	ldrh	r6, [r3, #0]
200081f4:	b297      	uxth	r7, r2
200081f6:	fb06 5504 	mla	r5, r6, r4, r5
200081fa:	eb05 4510 	add.w	r5, r5, r0, lsr #16
200081fe:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
20008202:	600f      	str	r7, [r1, #0]
20008204:	f851 0f04 	ldr.w	r0, [r1, #4]!
20008208:	f853 2b04 	ldr.w	r2, [r3], #4
2000820c:	b286      	uxth	r6, r0
2000820e:	0c12      	lsrs	r2, r2, #16
20008210:	fb02 6204 	mla	r2, r2, r4, r6
20008214:	eb02 4215 	add.w	r2, r2, r5, lsr #16
20008218:	0c15      	lsrs	r5, r2, #16
2000821a:	459c      	cmp	ip, r3
2000821c:	d8e9      	bhi.n	200081f2 <__multiply+0xce>
2000821e:	600a      	str	r2, [r1, #0]
20008220:	f10a 0a04 	add.w	sl, sl, #4
20008224:	9a01      	ldr	r2, [sp, #4]
20008226:	eb0a 0309 	add.w	r3, sl, r9
2000822a:	429a      	cmp	r2, r3
2000822c:	d8b7      	bhi.n	2000819e <__multiply+0x7a>
2000822e:	9c05      	ldr	r4, [sp, #20]
20008230:	2c00      	cmp	r4, #0
20008232:	dd0b      	ble.n	2000824c <__multiply+0x128>
20008234:	9a04      	ldr	r2, [sp, #16]
20008236:	f852 3c04 	ldr.w	r3, [r2, #-4]
2000823a:	b93b      	cbnz	r3, 2000824c <__multiply+0x128>
2000823c:	4613      	mov	r3, r2
2000823e:	e003      	b.n	20008248 <__multiply+0x124>
20008240:	f853 2c08 	ldr.w	r2, [r3, #-8]
20008244:	3b04      	subs	r3, #4
20008246:	b90a      	cbnz	r2, 2000824c <__multiply+0x128>
20008248:	3c01      	subs	r4, #1
2000824a:	d1f9      	bne.n	20008240 <__multiply+0x11c>
2000824c:	9b03      	ldr	r3, [sp, #12]
2000824e:	4618      	mov	r0, r3
20008250:	611c      	str	r4, [r3, #16]
20008252:	b007      	add	sp, #28
20008254:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

20008258 <__i2b>:
20008258:	b510      	push	{r4, lr}
2000825a:	460c      	mov	r4, r1
2000825c:	2101      	movs	r1, #1
2000825e:	f7ff fde9 	bl	20007e34 <_Balloc>
20008262:	2201      	movs	r2, #1
20008264:	6144      	str	r4, [r0, #20]
20008266:	6102      	str	r2, [r0, #16]
20008268:	bd10      	pop	{r4, pc}
2000826a:	bf00      	nop

2000826c <__multadd>:
2000826c:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
20008270:	460d      	mov	r5, r1
20008272:	2100      	movs	r1, #0
20008274:	4606      	mov	r6, r0
20008276:	692c      	ldr	r4, [r5, #16]
20008278:	b083      	sub	sp, #12
2000827a:	f105 0814 	add.w	r8, r5, #20
2000827e:	4608      	mov	r0, r1
20008280:	f858 7001 	ldr.w	r7, [r8, r1]
20008284:	3001      	adds	r0, #1
20008286:	fa1f fa87 	uxth.w	sl, r7
2000828a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
2000828e:	fb0a 3302 	mla	r3, sl, r2, r3
20008292:	fb0c fc02 	mul.w	ip, ip, r2
20008296:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
2000829a:	b29b      	uxth	r3, r3
2000829c:	eb03 430c 	add.w	r3, r3, ip, lsl #16
200082a0:	f848 3001 	str.w	r3, [r8, r1]
200082a4:	3104      	adds	r1, #4
200082a6:	4284      	cmp	r4, r0
200082a8:	ea4f 431c 	mov.w	r3, ip, lsr #16
200082ac:	dce8      	bgt.n	20008280 <__multadd+0x14>
200082ae:	b13b      	cbz	r3, 200082c0 <__multadd+0x54>
200082b0:	68aa      	ldr	r2, [r5, #8]
200082b2:	4294      	cmp	r4, r2
200082b4:	da08      	bge.n	200082c8 <__multadd+0x5c>
200082b6:	eb05 0284 	add.w	r2, r5, r4, lsl #2
200082ba:	3401      	adds	r4, #1
200082bc:	612c      	str	r4, [r5, #16]
200082be:	6153      	str	r3, [r2, #20]
200082c0:	4628      	mov	r0, r5
200082c2:	b003      	add	sp, #12
200082c4:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
200082c8:	6869      	ldr	r1, [r5, #4]
200082ca:	4630      	mov	r0, r6
200082cc:	9301      	str	r3, [sp, #4]
200082ce:	3101      	adds	r1, #1
200082d0:	f7ff fdb0 	bl	20007e34 <_Balloc>
200082d4:	692a      	ldr	r2, [r5, #16]
200082d6:	f105 010c 	add.w	r1, r5, #12
200082da:	3202      	adds	r2, #2
200082dc:	0092      	lsls	r2, r2, #2
200082de:	4607      	mov	r7, r0
200082e0:	300c      	adds	r0, #12
200082e2:	f7ff fad7 	bl	20007894 <memcpy>
200082e6:	4629      	mov	r1, r5
200082e8:	4630      	mov	r0, r6
200082ea:	463d      	mov	r5, r7
200082ec:	f7ff fd86 	bl	20007dfc <_Bfree>
200082f0:	9b01      	ldr	r3, [sp, #4]
200082f2:	e7e0      	b.n	200082b6 <__multadd+0x4a>

200082f4 <__pow5mult>:
200082f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
200082f8:	4615      	mov	r5, r2
200082fa:	f012 0203 	ands.w	r2, r2, #3
200082fe:	4604      	mov	r4, r0
20008300:	4688      	mov	r8, r1
20008302:	d12c      	bne.n	2000835e <__pow5mult+0x6a>
20008304:	10ad      	asrs	r5, r5, #2
20008306:	d01e      	beq.n	20008346 <__pow5mult+0x52>
20008308:	6a66      	ldr	r6, [r4, #36]	; 0x24
2000830a:	2e00      	cmp	r6, #0
2000830c:	d034      	beq.n	20008378 <__pow5mult+0x84>
2000830e:	68b7      	ldr	r7, [r6, #8]
20008310:	2f00      	cmp	r7, #0
20008312:	d03b      	beq.n	2000838c <__pow5mult+0x98>
20008314:	f015 0f01 	tst.w	r5, #1
20008318:	d108      	bne.n	2000832c <__pow5mult+0x38>
2000831a:	106d      	asrs	r5, r5, #1
2000831c:	d013      	beq.n	20008346 <__pow5mult+0x52>
2000831e:	683e      	ldr	r6, [r7, #0]
20008320:	b1a6      	cbz	r6, 2000834c <__pow5mult+0x58>
20008322:	4630      	mov	r0, r6
20008324:	4607      	mov	r7, r0
20008326:	f015 0f01 	tst.w	r5, #1
2000832a:	d0f6      	beq.n	2000831a <__pow5mult+0x26>
2000832c:	4641      	mov	r1, r8
2000832e:	463a      	mov	r2, r7
20008330:	4620      	mov	r0, r4
20008332:	f7ff fef7 	bl	20008124 <__multiply>
20008336:	4641      	mov	r1, r8
20008338:	4606      	mov	r6, r0
2000833a:	4620      	mov	r0, r4
2000833c:	f7ff fd5e 	bl	20007dfc <_Bfree>
20008340:	106d      	asrs	r5, r5, #1
20008342:	46b0      	mov	r8, r6
20008344:	d1eb      	bne.n	2000831e <__pow5mult+0x2a>
20008346:	4640      	mov	r0, r8
20008348:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
2000834c:	4639      	mov	r1, r7
2000834e:	463a      	mov	r2, r7
20008350:	4620      	mov	r0, r4
20008352:	f7ff fee7 	bl	20008124 <__multiply>
20008356:	6038      	str	r0, [r7, #0]
20008358:	4607      	mov	r7, r0
2000835a:	6006      	str	r6, [r0, #0]
2000835c:	e7e3      	b.n	20008326 <__pow5mult+0x32>
2000835e:	f24a 1c90 	movw	ip, #41360	; 0xa190
20008362:	2300      	movs	r3, #0
20008364:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20008368:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
2000836c:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
20008370:	f7ff ff7c 	bl	2000826c <__multadd>
20008374:	4680      	mov	r8, r0
20008376:	e7c5      	b.n	20008304 <__pow5mult+0x10>
20008378:	2010      	movs	r0, #16
2000837a:	f7fe ff77 	bl	2000726c <malloc>
2000837e:	2300      	movs	r3, #0
20008380:	4606      	mov	r6, r0
20008382:	6260      	str	r0, [r4, #36]	; 0x24
20008384:	60c3      	str	r3, [r0, #12]
20008386:	6043      	str	r3, [r0, #4]
20008388:	6083      	str	r3, [r0, #8]
2000838a:	6003      	str	r3, [r0, #0]
2000838c:	4620      	mov	r0, r4
2000838e:	f240 2171 	movw	r1, #625	; 0x271
20008392:	f7ff ff61 	bl	20008258 <__i2b>
20008396:	2300      	movs	r3, #0
20008398:	60b0      	str	r0, [r6, #8]
2000839a:	4607      	mov	r7, r0
2000839c:	6003      	str	r3, [r0, #0]
2000839e:	e7b9      	b.n	20008314 <__pow5mult+0x20>

200083a0 <__s2b>:
200083a0:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
200083a4:	461e      	mov	r6, r3
200083a6:	f648 6339 	movw	r3, #36409	; 0x8e39
200083aa:	f106 0c08 	add.w	ip, r6, #8
200083ae:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
200083b2:	4688      	mov	r8, r1
200083b4:	4605      	mov	r5, r0
200083b6:	4617      	mov	r7, r2
200083b8:	fb83 130c 	smull	r1, r3, r3, ip
200083bc:	ea4f 7cec 	mov.w	ip, ip, asr #31
200083c0:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
200083c4:	f1bc 0f01 	cmp.w	ip, #1
200083c8:	dd35      	ble.n	20008436 <__s2b+0x96>
200083ca:	2100      	movs	r1, #0
200083cc:	2201      	movs	r2, #1
200083ce:	0052      	lsls	r2, r2, #1
200083d0:	3101      	adds	r1, #1
200083d2:	4594      	cmp	ip, r2
200083d4:	dcfb      	bgt.n	200083ce <__s2b+0x2e>
200083d6:	4628      	mov	r0, r5
200083d8:	f7ff fd2c 	bl	20007e34 <_Balloc>
200083dc:	9b08      	ldr	r3, [sp, #32]
200083de:	6143      	str	r3, [r0, #20]
200083e0:	2301      	movs	r3, #1
200083e2:	2f09      	cmp	r7, #9
200083e4:	6103      	str	r3, [r0, #16]
200083e6:	dd22      	ble.n	2000842e <__s2b+0x8e>
200083e8:	f108 0a09 	add.w	sl, r8, #9
200083ec:	2409      	movs	r4, #9
200083ee:	f818 3004 	ldrb.w	r3, [r8, r4]
200083f2:	4601      	mov	r1, r0
200083f4:	220a      	movs	r2, #10
200083f6:	3401      	adds	r4, #1
200083f8:	3b30      	subs	r3, #48	; 0x30
200083fa:	4628      	mov	r0, r5
200083fc:	f7ff ff36 	bl	2000826c <__multadd>
20008400:	42a7      	cmp	r7, r4
20008402:	dcf4      	bgt.n	200083ee <__s2b+0x4e>
20008404:	eb0a 0807 	add.w	r8, sl, r7
20008408:	f1a8 0808 	sub.w	r8, r8, #8
2000840c:	42be      	cmp	r6, r7
2000840e:	dd0c      	ble.n	2000842a <__s2b+0x8a>
20008410:	2400      	movs	r4, #0
20008412:	f818 3004 	ldrb.w	r3, [r8, r4]
20008416:	4601      	mov	r1, r0
20008418:	3401      	adds	r4, #1
2000841a:	220a      	movs	r2, #10
2000841c:	3b30      	subs	r3, #48	; 0x30
2000841e:	4628      	mov	r0, r5
20008420:	f7ff ff24 	bl	2000826c <__multadd>
20008424:	19e3      	adds	r3, r4, r7
20008426:	429e      	cmp	r6, r3
20008428:	dcf3      	bgt.n	20008412 <__s2b+0x72>
2000842a:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
2000842e:	f108 080a 	add.w	r8, r8, #10
20008432:	2709      	movs	r7, #9
20008434:	e7ea      	b.n	2000840c <__s2b+0x6c>
20008436:	2100      	movs	r1, #0
20008438:	e7cd      	b.n	200083d6 <__s2b+0x36>
2000843a:	bf00      	nop

2000843c <_realloc_r>:
2000843c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20008440:	4691      	mov	r9, r2
20008442:	b083      	sub	sp, #12
20008444:	4607      	mov	r7, r0
20008446:	460e      	mov	r6, r1
20008448:	2900      	cmp	r1, #0
2000844a:	f000 813a 	beq.w	200086c2 <_realloc_r+0x286>
2000844e:	f1a1 0808 	sub.w	r8, r1, #8
20008452:	f109 040b 	add.w	r4, r9, #11
20008456:	f7ff fb41 	bl	20007adc <__malloc_lock>
2000845a:	2c16      	cmp	r4, #22
2000845c:	f8d8 1004 	ldr.w	r1, [r8, #4]
20008460:	460b      	mov	r3, r1
20008462:	f200 80a0 	bhi.w	200085a6 <_realloc_r+0x16a>
20008466:	2210      	movs	r2, #16
20008468:	2500      	movs	r5, #0
2000846a:	4614      	mov	r4, r2
2000846c:	454c      	cmp	r4, r9
2000846e:	bf38      	it	cc
20008470:	f045 0501 	orrcc.w	r5, r5, #1
20008474:	2d00      	cmp	r5, #0
20008476:	f040 812a 	bne.w	200086ce <_realloc_r+0x292>
2000847a:	f021 0a03 	bic.w	sl, r1, #3
2000847e:	4592      	cmp	sl, r2
20008480:	bfa2      	ittt	ge
20008482:	4640      	movge	r0, r8
20008484:	4655      	movge	r5, sl
20008486:	f108 0808 	addge.w	r8, r8, #8
2000848a:	da75      	bge.n	20008578 <_realloc_r+0x13c>
2000848c:	f24a 33f8 	movw	r3, #41976	; 0xa3f8
20008490:	eb08 000a 	add.w	r0, r8, sl
20008494:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008498:	f8d3 e008 	ldr.w	lr, [r3, #8]
2000849c:	4586      	cmp	lr, r0
2000849e:	f000 811a 	beq.w	200086d6 <_realloc_r+0x29a>
200084a2:	f8d0 c004 	ldr.w	ip, [r0, #4]
200084a6:	f02c 0b01 	bic.w	fp, ip, #1
200084aa:	4483      	add	fp, r0
200084ac:	f8db b004 	ldr.w	fp, [fp, #4]
200084b0:	f01b 0f01 	tst.w	fp, #1
200084b4:	d07c      	beq.n	200085b0 <_realloc_r+0x174>
200084b6:	46ac      	mov	ip, r5
200084b8:	4628      	mov	r0, r5
200084ba:	f011 0f01 	tst.w	r1, #1
200084be:	f040 809b 	bne.w	200085f8 <_realloc_r+0x1bc>
200084c2:	f856 1c08 	ldr.w	r1, [r6, #-8]
200084c6:	ebc1 0b08 	rsb	fp, r1, r8
200084ca:	f8db 5004 	ldr.w	r5, [fp, #4]
200084ce:	f025 0503 	bic.w	r5, r5, #3
200084d2:	2800      	cmp	r0, #0
200084d4:	f000 80dd 	beq.w	20008692 <_realloc_r+0x256>
200084d8:	4570      	cmp	r0, lr
200084da:	f000 811f 	beq.w	2000871c <_realloc_r+0x2e0>
200084de:	eb05 030a 	add.w	r3, r5, sl
200084e2:	eb0c 0503 	add.w	r5, ip, r3
200084e6:	4295      	cmp	r5, r2
200084e8:	bfb8      	it	lt
200084ea:	461d      	movlt	r5, r3
200084ec:	f2c0 80d2 	blt.w	20008694 <_realloc_r+0x258>
200084f0:	6881      	ldr	r1, [r0, #8]
200084f2:	465b      	mov	r3, fp
200084f4:	68c0      	ldr	r0, [r0, #12]
200084f6:	f1aa 0204 	sub.w	r2, sl, #4
200084fa:	2a24      	cmp	r2, #36	; 0x24
200084fc:	6081      	str	r1, [r0, #8]
200084fe:	60c8      	str	r0, [r1, #12]
20008500:	f853 1f08 	ldr.w	r1, [r3, #8]!
20008504:	f8db 000c 	ldr.w	r0, [fp, #12]
20008508:	6081      	str	r1, [r0, #8]
2000850a:	60c8      	str	r0, [r1, #12]
2000850c:	f200 80d0 	bhi.w	200086b0 <_realloc_r+0x274>
20008510:	2a13      	cmp	r2, #19
20008512:	469c      	mov	ip, r3
20008514:	d921      	bls.n	2000855a <_realloc_r+0x11e>
20008516:	4631      	mov	r1, r6
20008518:	f10b 0c10 	add.w	ip, fp, #16
2000851c:	f851 0b04 	ldr.w	r0, [r1], #4
20008520:	f8cb 0008 	str.w	r0, [fp, #8]
20008524:	6870      	ldr	r0, [r6, #4]
20008526:	1d0e      	adds	r6, r1, #4
20008528:	2a1b      	cmp	r2, #27
2000852a:	f8cb 000c 	str.w	r0, [fp, #12]
2000852e:	d914      	bls.n	2000855a <_realloc_r+0x11e>
20008530:	6848      	ldr	r0, [r1, #4]
20008532:	1d31      	adds	r1, r6, #4
20008534:	f10b 0c18 	add.w	ip, fp, #24
20008538:	f8cb 0010 	str.w	r0, [fp, #16]
2000853c:	6870      	ldr	r0, [r6, #4]
2000853e:	1d0e      	adds	r6, r1, #4
20008540:	2a24      	cmp	r2, #36	; 0x24
20008542:	f8cb 0014 	str.w	r0, [fp, #20]
20008546:	d108      	bne.n	2000855a <_realloc_r+0x11e>
20008548:	684a      	ldr	r2, [r1, #4]
2000854a:	f10b 0c20 	add.w	ip, fp, #32
2000854e:	f8cb 2018 	str.w	r2, [fp, #24]
20008552:	6872      	ldr	r2, [r6, #4]
20008554:	3608      	adds	r6, #8
20008556:	f8cb 201c 	str.w	r2, [fp, #28]
2000855a:	4631      	mov	r1, r6
2000855c:	4698      	mov	r8, r3
2000855e:	4662      	mov	r2, ip
20008560:	4658      	mov	r0, fp
20008562:	f851 3b04 	ldr.w	r3, [r1], #4
20008566:	f842 3b04 	str.w	r3, [r2], #4
2000856a:	6873      	ldr	r3, [r6, #4]
2000856c:	f8cc 3004 	str.w	r3, [ip, #4]
20008570:	684b      	ldr	r3, [r1, #4]
20008572:	6053      	str	r3, [r2, #4]
20008574:	f8db 3004 	ldr.w	r3, [fp, #4]
20008578:	ebc4 0c05 	rsb	ip, r4, r5
2000857c:	f1bc 0f0f 	cmp.w	ip, #15
20008580:	d826      	bhi.n	200085d0 <_realloc_r+0x194>
20008582:	1942      	adds	r2, r0, r5
20008584:	f003 0301 	and.w	r3, r3, #1
20008588:	ea43 0505 	orr.w	r5, r3, r5
2000858c:	6045      	str	r5, [r0, #4]
2000858e:	6853      	ldr	r3, [r2, #4]
20008590:	f043 0301 	orr.w	r3, r3, #1
20008594:	6053      	str	r3, [r2, #4]
20008596:	4638      	mov	r0, r7
20008598:	4645      	mov	r5, r8
2000859a:	f7ff faa1 	bl	20007ae0 <__malloc_unlock>
2000859e:	4628      	mov	r0, r5
200085a0:	b003      	add	sp, #12
200085a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200085a6:	f024 0407 	bic.w	r4, r4, #7
200085aa:	4622      	mov	r2, r4
200085ac:	0fe5      	lsrs	r5, r4, #31
200085ae:	e75d      	b.n	2000846c <_realloc_r+0x30>
200085b0:	f02c 0c03 	bic.w	ip, ip, #3
200085b4:	eb0c 050a 	add.w	r5, ip, sl
200085b8:	4295      	cmp	r5, r2
200085ba:	f6ff af7e 	blt.w	200084ba <_realloc_r+0x7e>
200085be:	6882      	ldr	r2, [r0, #8]
200085c0:	460b      	mov	r3, r1
200085c2:	68c1      	ldr	r1, [r0, #12]
200085c4:	4640      	mov	r0, r8
200085c6:	f108 0808 	add.w	r8, r8, #8
200085ca:	608a      	str	r2, [r1, #8]
200085cc:	60d1      	str	r1, [r2, #12]
200085ce:	e7d3      	b.n	20008578 <_realloc_r+0x13c>
200085d0:	1901      	adds	r1, r0, r4
200085d2:	f003 0301 	and.w	r3, r3, #1
200085d6:	eb01 020c 	add.w	r2, r1, ip
200085da:	ea43 0404 	orr.w	r4, r3, r4
200085de:	f04c 0301 	orr.w	r3, ip, #1
200085e2:	6044      	str	r4, [r0, #4]
200085e4:	604b      	str	r3, [r1, #4]
200085e6:	4638      	mov	r0, r7
200085e8:	6853      	ldr	r3, [r2, #4]
200085ea:	3108      	adds	r1, #8
200085ec:	f043 0301 	orr.w	r3, r3, #1
200085f0:	6053      	str	r3, [r2, #4]
200085f2:	f7fe fac1 	bl	20006b78 <_free_r>
200085f6:	e7ce      	b.n	20008596 <_realloc_r+0x15a>
200085f8:	4649      	mov	r1, r9
200085fa:	4638      	mov	r0, r7
200085fc:	f7fe fe3e 	bl	2000727c <_malloc_r>
20008600:	4605      	mov	r5, r0
20008602:	2800      	cmp	r0, #0
20008604:	d041      	beq.n	2000868a <_realloc_r+0x24e>
20008606:	f8d8 3004 	ldr.w	r3, [r8, #4]
2000860a:	f1a0 0208 	sub.w	r2, r0, #8
2000860e:	f023 0101 	bic.w	r1, r3, #1
20008612:	4441      	add	r1, r8
20008614:	428a      	cmp	r2, r1
20008616:	f000 80d7 	beq.w	200087c8 <_realloc_r+0x38c>
2000861a:	f1aa 0204 	sub.w	r2, sl, #4
2000861e:	4631      	mov	r1, r6
20008620:	2a24      	cmp	r2, #36	; 0x24
20008622:	d878      	bhi.n	20008716 <_realloc_r+0x2da>
20008624:	2a13      	cmp	r2, #19
20008626:	4603      	mov	r3, r0
20008628:	d921      	bls.n	2000866e <_realloc_r+0x232>
2000862a:	4634      	mov	r4, r6
2000862c:	f854 3b04 	ldr.w	r3, [r4], #4
20008630:	1d21      	adds	r1, r4, #4
20008632:	f840 3b04 	str.w	r3, [r0], #4
20008636:	1d03      	adds	r3, r0, #4
20008638:	f8d6 c004 	ldr.w	ip, [r6, #4]
2000863c:	2a1b      	cmp	r2, #27
2000863e:	f8c5 c004 	str.w	ip, [r5, #4]
20008642:	d914      	bls.n	2000866e <_realloc_r+0x232>
20008644:	f8d4 e004 	ldr.w	lr, [r4, #4]
20008648:	1d1c      	adds	r4, r3, #4
2000864a:	f101 0c04 	add.w	ip, r1, #4
2000864e:	f8c0 e004 	str.w	lr, [r0, #4]
20008652:	6848      	ldr	r0, [r1, #4]
20008654:	f10c 0104 	add.w	r1, ip, #4
20008658:	6058      	str	r0, [r3, #4]
2000865a:	1d23      	adds	r3, r4, #4
2000865c:	2a24      	cmp	r2, #36	; 0x24
2000865e:	d106      	bne.n	2000866e <_realloc_r+0x232>
20008660:	f8dc 2004 	ldr.w	r2, [ip, #4]
20008664:	6062      	str	r2, [r4, #4]
20008666:	684a      	ldr	r2, [r1, #4]
20008668:	3108      	adds	r1, #8
2000866a:	605a      	str	r2, [r3, #4]
2000866c:	3308      	adds	r3, #8
2000866e:	4608      	mov	r0, r1
20008670:	461a      	mov	r2, r3
20008672:	f850 4b04 	ldr.w	r4, [r0], #4
20008676:	f842 4b04 	str.w	r4, [r2], #4
2000867a:	6849      	ldr	r1, [r1, #4]
2000867c:	6059      	str	r1, [r3, #4]
2000867e:	6843      	ldr	r3, [r0, #4]
20008680:	6053      	str	r3, [r2, #4]
20008682:	4631      	mov	r1, r6
20008684:	4638      	mov	r0, r7
20008686:	f7fe fa77 	bl	20006b78 <_free_r>
2000868a:	4638      	mov	r0, r7
2000868c:	f7ff fa28 	bl	20007ae0 <__malloc_unlock>
20008690:	e785      	b.n	2000859e <_realloc_r+0x162>
20008692:	4455      	add	r5, sl
20008694:	4295      	cmp	r5, r2
20008696:	dbaf      	blt.n	200085f8 <_realloc_r+0x1bc>
20008698:	465b      	mov	r3, fp
2000869a:	f8db 000c 	ldr.w	r0, [fp, #12]
2000869e:	f1aa 0204 	sub.w	r2, sl, #4
200086a2:	f853 1f08 	ldr.w	r1, [r3, #8]!
200086a6:	2a24      	cmp	r2, #36	; 0x24
200086a8:	6081      	str	r1, [r0, #8]
200086aa:	60c8      	str	r0, [r1, #12]
200086ac:	f67f af30 	bls.w	20008510 <_realloc_r+0xd4>
200086b0:	4618      	mov	r0, r3
200086b2:	4631      	mov	r1, r6
200086b4:	4698      	mov	r8, r3
200086b6:	f7ff f9b5 	bl	20007a24 <memmove>
200086ba:	4658      	mov	r0, fp
200086bc:	f8db 3004 	ldr.w	r3, [fp, #4]
200086c0:	e75a      	b.n	20008578 <_realloc_r+0x13c>
200086c2:	4611      	mov	r1, r2
200086c4:	b003      	add	sp, #12
200086c6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200086ca:	f7fe bdd7 	b.w	2000727c <_malloc_r>
200086ce:	230c      	movs	r3, #12
200086d0:	2500      	movs	r5, #0
200086d2:	603b      	str	r3, [r7, #0]
200086d4:	e763      	b.n	2000859e <_realloc_r+0x162>
200086d6:	f8de 5004 	ldr.w	r5, [lr, #4]
200086da:	f104 0b10 	add.w	fp, r4, #16
200086de:	f025 0c03 	bic.w	ip, r5, #3
200086e2:	eb0c 000a 	add.w	r0, ip, sl
200086e6:	4558      	cmp	r0, fp
200086e8:	bfb8      	it	lt
200086ea:	4670      	movlt	r0, lr
200086ec:	f6ff aee5 	blt.w	200084ba <_realloc_r+0x7e>
200086f0:	eb08 0204 	add.w	r2, r8, r4
200086f4:	1b01      	subs	r1, r0, r4
200086f6:	f041 0101 	orr.w	r1, r1, #1
200086fa:	609a      	str	r2, [r3, #8]
200086fc:	6051      	str	r1, [r2, #4]
200086fe:	4638      	mov	r0, r7
20008700:	f8d8 1004 	ldr.w	r1, [r8, #4]
20008704:	4635      	mov	r5, r6
20008706:	f001 0301 	and.w	r3, r1, #1
2000870a:	431c      	orrs	r4, r3
2000870c:	f8c8 4004 	str.w	r4, [r8, #4]
20008710:	f7ff f9e6 	bl	20007ae0 <__malloc_unlock>
20008714:	e743      	b.n	2000859e <_realloc_r+0x162>
20008716:	f7ff f985 	bl	20007a24 <memmove>
2000871a:	e7b2      	b.n	20008682 <_realloc_r+0x246>
2000871c:	4455      	add	r5, sl
2000871e:	f104 0110 	add.w	r1, r4, #16
20008722:	44ac      	add	ip, r5
20008724:	458c      	cmp	ip, r1
20008726:	dbb5      	blt.n	20008694 <_realloc_r+0x258>
20008728:	465d      	mov	r5, fp
2000872a:	f8db 000c 	ldr.w	r0, [fp, #12]
2000872e:	f1aa 0204 	sub.w	r2, sl, #4
20008732:	f855 1f08 	ldr.w	r1, [r5, #8]!
20008736:	2a24      	cmp	r2, #36	; 0x24
20008738:	6081      	str	r1, [r0, #8]
2000873a:	60c8      	str	r0, [r1, #12]
2000873c:	d84c      	bhi.n	200087d8 <_realloc_r+0x39c>
2000873e:	2a13      	cmp	r2, #19
20008740:	4628      	mov	r0, r5
20008742:	d924      	bls.n	2000878e <_realloc_r+0x352>
20008744:	4631      	mov	r1, r6
20008746:	f10b 0010 	add.w	r0, fp, #16
2000874a:	f851 eb04 	ldr.w	lr, [r1], #4
2000874e:	f8cb e008 	str.w	lr, [fp, #8]
20008752:	f8d6 e004 	ldr.w	lr, [r6, #4]
20008756:	1d0e      	adds	r6, r1, #4
20008758:	2a1b      	cmp	r2, #27
2000875a:	f8cb e00c 	str.w	lr, [fp, #12]
2000875e:	d916      	bls.n	2000878e <_realloc_r+0x352>
20008760:	f8d1 e004 	ldr.w	lr, [r1, #4]
20008764:	1d31      	adds	r1, r6, #4
20008766:	f10b 0018 	add.w	r0, fp, #24
2000876a:	f8cb e010 	str.w	lr, [fp, #16]
2000876e:	f8d6 e004 	ldr.w	lr, [r6, #4]
20008772:	1d0e      	adds	r6, r1, #4
20008774:	2a24      	cmp	r2, #36	; 0x24
20008776:	f8cb e014 	str.w	lr, [fp, #20]
2000877a:	d108      	bne.n	2000878e <_realloc_r+0x352>
2000877c:	684a      	ldr	r2, [r1, #4]
2000877e:	f10b 0020 	add.w	r0, fp, #32
20008782:	f8cb 2018 	str.w	r2, [fp, #24]
20008786:	6872      	ldr	r2, [r6, #4]
20008788:	3608      	adds	r6, #8
2000878a:	f8cb 201c 	str.w	r2, [fp, #28]
2000878e:	4631      	mov	r1, r6
20008790:	4602      	mov	r2, r0
20008792:	f851 eb04 	ldr.w	lr, [r1], #4
20008796:	f842 eb04 	str.w	lr, [r2], #4
2000879a:	6876      	ldr	r6, [r6, #4]
2000879c:	6046      	str	r6, [r0, #4]
2000879e:	6849      	ldr	r1, [r1, #4]
200087a0:	6051      	str	r1, [r2, #4]
200087a2:	eb0b 0204 	add.w	r2, fp, r4
200087a6:	ebc4 010c 	rsb	r1, r4, ip
200087aa:	f041 0101 	orr.w	r1, r1, #1
200087ae:	609a      	str	r2, [r3, #8]
200087b0:	6051      	str	r1, [r2, #4]
200087b2:	4638      	mov	r0, r7
200087b4:	f8db 1004 	ldr.w	r1, [fp, #4]
200087b8:	f001 0301 	and.w	r3, r1, #1
200087bc:	431c      	orrs	r4, r3
200087be:	f8cb 4004 	str.w	r4, [fp, #4]
200087c2:	f7ff f98d 	bl	20007ae0 <__malloc_unlock>
200087c6:	e6ea      	b.n	2000859e <_realloc_r+0x162>
200087c8:	6855      	ldr	r5, [r2, #4]
200087ca:	4640      	mov	r0, r8
200087cc:	f108 0808 	add.w	r8, r8, #8
200087d0:	f025 0503 	bic.w	r5, r5, #3
200087d4:	4455      	add	r5, sl
200087d6:	e6cf      	b.n	20008578 <_realloc_r+0x13c>
200087d8:	4631      	mov	r1, r6
200087da:	4628      	mov	r0, r5
200087dc:	9300      	str	r3, [sp, #0]
200087de:	f8cd c004 	str.w	ip, [sp, #4]
200087e2:	f7ff f91f 	bl	20007a24 <memmove>
200087e6:	f8dd c004 	ldr.w	ip, [sp, #4]
200087ea:	9b00      	ldr	r3, [sp, #0]
200087ec:	e7d9      	b.n	200087a2 <_realloc_r+0x366>
200087ee:	bf00      	nop

200087f0 <__isinfd>:
200087f0:	4602      	mov	r2, r0
200087f2:	4240      	negs	r0, r0
200087f4:	ea40 0302 	orr.w	r3, r0, r2
200087f8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
200087fc:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
20008800:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
20008804:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
20008808:	4258      	negs	r0, r3
2000880a:	ea40 0303 	orr.w	r3, r0, r3
2000880e:	17d8      	asrs	r0, r3, #31
20008810:	3001      	adds	r0, #1
20008812:	4770      	bx	lr

20008814 <__isnand>:
20008814:	4602      	mov	r2, r0
20008816:	4240      	negs	r0, r0
20008818:	4310      	orrs	r0, r2
2000881a:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
2000881e:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
20008822:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
20008826:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
2000882a:	0fc0      	lsrs	r0, r0, #31
2000882c:	4770      	bx	lr
2000882e:	bf00      	nop

20008830 <_sbrk_r>:
20008830:	b538      	push	{r3, r4, r5, lr}
20008832:	f64a 2418 	movw	r4, #43544	; 0xaa18
20008836:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000883a:	4605      	mov	r5, r0
2000883c:	4608      	mov	r0, r1
2000883e:	2300      	movs	r3, #0
20008840:	6023      	str	r3, [r4, #0]
20008842:	f7f9 f80b 	bl	2000185c <_sbrk>
20008846:	f1b0 3fff 	cmp.w	r0, #4294967295
2000884a:	d000      	beq.n	2000884e <_sbrk_r+0x1e>
2000884c:	bd38      	pop	{r3, r4, r5, pc}
2000884e:	6823      	ldr	r3, [r4, #0]
20008850:	2b00      	cmp	r3, #0
20008852:	d0fb      	beq.n	2000884c <_sbrk_r+0x1c>
20008854:	602b      	str	r3, [r5, #0]
20008856:	bd38      	pop	{r3, r4, r5, pc}

20008858 <__sclose>:
20008858:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
2000885c:	f000 b960 	b.w	20008b20 <_close_r>

20008860 <__sseek>:
20008860:	b510      	push	{r4, lr}
20008862:	460c      	mov	r4, r1
20008864:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20008868:	f000 f9fe 	bl	20008c68 <_lseek_r>
2000886c:	89a3      	ldrh	r3, [r4, #12]
2000886e:	f1b0 3fff 	cmp.w	r0, #4294967295
20008872:	bf15      	itete	ne
20008874:	6560      	strne	r0, [r4, #84]	; 0x54
20008876:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
2000887a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
2000887e:	81a3      	strheq	r3, [r4, #12]
20008880:	bf18      	it	ne
20008882:	81a3      	strhne	r3, [r4, #12]
20008884:	bd10      	pop	{r4, pc}
20008886:	bf00      	nop

20008888 <__swrite>:
20008888:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
2000888c:	461d      	mov	r5, r3
2000888e:	898b      	ldrh	r3, [r1, #12]
20008890:	460c      	mov	r4, r1
20008892:	4616      	mov	r6, r2
20008894:	4607      	mov	r7, r0
20008896:	f413 7f80 	tst.w	r3, #256	; 0x100
2000889a:	d006      	beq.n	200088aa <__swrite+0x22>
2000889c:	2302      	movs	r3, #2
2000889e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
200088a2:	2200      	movs	r2, #0
200088a4:	f000 f9e0 	bl	20008c68 <_lseek_r>
200088a8:	89a3      	ldrh	r3, [r4, #12]
200088aa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
200088ae:	4638      	mov	r0, r7
200088b0:	81a3      	strh	r3, [r4, #12]
200088b2:	4632      	mov	r2, r6
200088b4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
200088b8:	462b      	mov	r3, r5
200088ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
200088be:	f7f8 bf9f 	b.w	20001800 <_write_r>
200088c2:	bf00      	nop

200088c4 <__sread>:
200088c4:	b510      	push	{r4, lr}
200088c6:	460c      	mov	r4, r1
200088c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
200088cc:	f000 f9e2 	bl	20008c94 <_read_r>
200088d0:	2800      	cmp	r0, #0
200088d2:	db03      	blt.n	200088dc <__sread+0x18>
200088d4:	6d63      	ldr	r3, [r4, #84]	; 0x54
200088d6:	181b      	adds	r3, r3, r0
200088d8:	6563      	str	r3, [r4, #84]	; 0x54
200088da:	bd10      	pop	{r4, pc}
200088dc:	89a3      	ldrh	r3, [r4, #12]
200088de:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
200088e2:	81a3      	strh	r3, [r4, #12]
200088e4:	bd10      	pop	{r4, pc}
200088e6:	bf00      	nop

200088e8 <strcmp>:
200088e8:	ea80 0201 	eor.w	r2, r0, r1
200088ec:	f012 0f03 	tst.w	r2, #3
200088f0:	d13a      	bne.n	20008968 <strcmp_unaligned>
200088f2:	f010 0203 	ands.w	r2, r0, #3
200088f6:	f020 0003 	bic.w	r0, r0, #3
200088fa:	f021 0103 	bic.w	r1, r1, #3
200088fe:	f850 cb04 	ldr.w	ip, [r0], #4
20008902:	bf08      	it	eq
20008904:	f851 3b04 	ldreq.w	r3, [r1], #4
20008908:	d00d      	beq.n	20008926 <strcmp+0x3e>
2000890a:	f082 0203 	eor.w	r2, r2, #3
2000890e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20008912:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
20008916:	fa23 f202 	lsr.w	r2, r3, r2
2000891a:	f851 3b04 	ldr.w	r3, [r1], #4
2000891e:	ea4c 0c02 	orr.w	ip, ip, r2
20008922:	ea43 0302 	orr.w	r3, r3, r2
20008926:	bf00      	nop
20008928:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
2000892c:	459c      	cmp	ip, r3
2000892e:	bf01      	itttt	eq
20008930:	ea22 020c 	biceq.w	r2, r2, ip
20008934:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
20008938:	f850 cb04 	ldreq.w	ip, [r0], #4
2000893c:	f851 3b04 	ldreq.w	r3, [r1], #4
20008940:	d0f2      	beq.n	20008928 <strcmp+0x40>
20008942:	ea4f 600c 	mov.w	r0, ip, lsl #24
20008946:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
2000894a:	2801      	cmp	r0, #1
2000894c:	bf28      	it	cs
2000894e:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
20008952:	bf08      	it	eq
20008954:	0a1b      	lsreq	r3, r3, #8
20008956:	d0f4      	beq.n	20008942 <strcmp+0x5a>
20008958:	f003 03ff 	and.w	r3, r3, #255	; 0xff
2000895c:	ea4f 6010 	mov.w	r0, r0, lsr #24
20008960:	eba0 0003 	sub.w	r0, r0, r3
20008964:	4770      	bx	lr
20008966:	bf00      	nop

20008968 <strcmp_unaligned>:
20008968:	f010 0f03 	tst.w	r0, #3
2000896c:	d00a      	beq.n	20008984 <strcmp_unaligned+0x1c>
2000896e:	f810 2b01 	ldrb.w	r2, [r0], #1
20008972:	f811 3b01 	ldrb.w	r3, [r1], #1
20008976:	2a01      	cmp	r2, #1
20008978:	bf28      	it	cs
2000897a:	429a      	cmpcs	r2, r3
2000897c:	d0f4      	beq.n	20008968 <strcmp_unaligned>
2000897e:	eba2 0003 	sub.w	r0, r2, r3
20008982:	4770      	bx	lr
20008984:	f84d 5d04 	str.w	r5, [sp, #-4]!
20008988:	f84d 4d04 	str.w	r4, [sp, #-4]!
2000898c:	f04f 0201 	mov.w	r2, #1
20008990:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
20008994:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
20008998:	f001 0c03 	and.w	ip, r1, #3
2000899c:	f021 0103 	bic.w	r1, r1, #3
200089a0:	f850 4b04 	ldr.w	r4, [r0], #4
200089a4:	f851 5b04 	ldr.w	r5, [r1], #4
200089a8:	f1bc 0f02 	cmp.w	ip, #2
200089ac:	d026      	beq.n	200089fc <strcmp_unaligned+0x94>
200089ae:	d84b      	bhi.n	20008a48 <strcmp_unaligned+0xe0>
200089b0:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
200089b4:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
200089b8:	eba4 0302 	sub.w	r3, r4, r2
200089bc:	ea23 0304 	bic.w	r3, r3, r4
200089c0:	d10d      	bne.n	200089de <strcmp_unaligned+0x76>
200089c2:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
200089c6:	bf08      	it	eq
200089c8:	f851 5b04 	ldreq.w	r5, [r1], #4
200089cc:	d10a      	bne.n	200089e4 <strcmp_unaligned+0x7c>
200089ce:	ea8c 0c04 	eor.w	ip, ip, r4
200089d2:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
200089d6:	d10c      	bne.n	200089f2 <strcmp_unaligned+0x8a>
200089d8:	f850 4b04 	ldr.w	r4, [r0], #4
200089dc:	e7e8      	b.n	200089b0 <strcmp_unaligned+0x48>
200089de:	ea4f 2515 	mov.w	r5, r5, lsr #8
200089e2:	e05c      	b.n	20008a9e <strcmp_unaligned+0x136>
200089e4:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
200089e8:	d152      	bne.n	20008a90 <strcmp_unaligned+0x128>
200089ea:	780d      	ldrb	r5, [r1, #0]
200089ec:	ea4f 6c14 	mov.w	ip, r4, lsr #24
200089f0:	e055      	b.n	20008a9e <strcmp_unaligned+0x136>
200089f2:	ea4f 6c14 	mov.w	ip, r4, lsr #24
200089f6:	f005 05ff 	and.w	r5, r5, #255	; 0xff
200089fa:	e050      	b.n	20008a9e <strcmp_unaligned+0x136>
200089fc:	ea4f 4c04 	mov.w	ip, r4, lsl #16
20008a00:	eba4 0302 	sub.w	r3, r4, r2
20008a04:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
20008a08:	ea23 0304 	bic.w	r3, r3, r4
20008a0c:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
20008a10:	d117      	bne.n	20008a42 <strcmp_unaligned+0xda>
20008a12:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
20008a16:	bf08      	it	eq
20008a18:	f851 5b04 	ldreq.w	r5, [r1], #4
20008a1c:	d107      	bne.n	20008a2e <strcmp_unaligned+0xc6>
20008a1e:	ea8c 0c04 	eor.w	ip, ip, r4
20008a22:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
20008a26:	d108      	bne.n	20008a3a <strcmp_unaligned+0xd2>
20008a28:	f850 4b04 	ldr.w	r4, [r0], #4
20008a2c:	e7e6      	b.n	200089fc <strcmp_unaligned+0x94>
20008a2e:	041b      	lsls	r3, r3, #16
20008a30:	d12e      	bne.n	20008a90 <strcmp_unaligned+0x128>
20008a32:	880d      	ldrh	r5, [r1, #0]
20008a34:	ea4f 4c14 	mov.w	ip, r4, lsr #16
20008a38:	e031      	b.n	20008a9e <strcmp_unaligned+0x136>
20008a3a:	ea4f 4505 	mov.w	r5, r5, lsl #16
20008a3e:	ea4f 4c14 	mov.w	ip, r4, lsr #16
20008a42:	ea4f 4515 	mov.w	r5, r5, lsr #16
20008a46:	e02a      	b.n	20008a9e <strcmp_unaligned+0x136>
20008a48:	f004 0cff 	and.w	ip, r4, #255	; 0xff
20008a4c:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
20008a50:	eba4 0302 	sub.w	r3, r4, r2
20008a54:	ea23 0304 	bic.w	r3, r3, r4
20008a58:	d10d      	bne.n	20008a76 <strcmp_unaligned+0x10e>
20008a5a:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
20008a5e:	bf08      	it	eq
20008a60:	f851 5b04 	ldreq.w	r5, [r1], #4
20008a64:	d10a      	bne.n	20008a7c <strcmp_unaligned+0x114>
20008a66:	ea8c 0c04 	eor.w	ip, ip, r4
20008a6a:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
20008a6e:	d10a      	bne.n	20008a86 <strcmp_unaligned+0x11e>
20008a70:	f850 4b04 	ldr.w	r4, [r0], #4
20008a74:	e7e8      	b.n	20008a48 <strcmp_unaligned+0xe0>
20008a76:	ea4f 6515 	mov.w	r5, r5, lsr #24
20008a7a:	e010      	b.n	20008a9e <strcmp_unaligned+0x136>
20008a7c:	f014 0fff 	tst.w	r4, #255	; 0xff
20008a80:	d006      	beq.n	20008a90 <strcmp_unaligned+0x128>
20008a82:	f851 5b04 	ldr.w	r5, [r1], #4
20008a86:	ea4f 2c14 	mov.w	ip, r4, lsr #8
20008a8a:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
20008a8e:	e006      	b.n	20008a9e <strcmp_unaligned+0x136>
20008a90:	f04f 0000 	mov.w	r0, #0
20008a94:	f85d 4b04 	ldr.w	r4, [sp], #4
20008a98:	f85d 5b04 	ldr.w	r5, [sp], #4
20008a9c:	4770      	bx	lr
20008a9e:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
20008aa2:	f005 00ff 	and.w	r0, r5, #255	; 0xff
20008aa6:	2801      	cmp	r0, #1
20008aa8:	bf28      	it	cs
20008aaa:	4290      	cmpcs	r0, r2
20008aac:	bf04      	itt	eq
20008aae:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
20008ab2:	0a2d      	lsreq	r5, r5, #8
20008ab4:	d0f3      	beq.n	20008a9e <strcmp_unaligned+0x136>
20008ab6:	eba2 0000 	sub.w	r0, r2, r0
20008aba:	f85d 4b04 	ldr.w	r4, [sp], #4
20008abe:	f85d 5b04 	ldr.w	r5, [sp], #4
20008ac2:	4770      	bx	lr

20008ac4 <_calloc_r>:
20008ac4:	b538      	push	{r3, r4, r5, lr}
20008ac6:	fb01 f102 	mul.w	r1, r1, r2
20008aca:	f7fe fbd7 	bl	2000727c <_malloc_r>
20008ace:	4604      	mov	r4, r0
20008ad0:	b1f8      	cbz	r0, 20008b12 <_calloc_r+0x4e>
20008ad2:	f850 2c04 	ldr.w	r2, [r0, #-4]
20008ad6:	f022 0203 	bic.w	r2, r2, #3
20008ada:	3a04      	subs	r2, #4
20008adc:	2a24      	cmp	r2, #36	; 0x24
20008ade:	d81a      	bhi.n	20008b16 <_calloc_r+0x52>
20008ae0:	2a13      	cmp	r2, #19
20008ae2:	4603      	mov	r3, r0
20008ae4:	d90f      	bls.n	20008b06 <_calloc_r+0x42>
20008ae6:	2100      	movs	r1, #0
20008ae8:	f840 1b04 	str.w	r1, [r0], #4
20008aec:	1d03      	adds	r3, r0, #4
20008aee:	2a1b      	cmp	r2, #27
20008af0:	6061      	str	r1, [r4, #4]
20008af2:	d908      	bls.n	20008b06 <_calloc_r+0x42>
20008af4:	1d1d      	adds	r5, r3, #4
20008af6:	6041      	str	r1, [r0, #4]
20008af8:	6059      	str	r1, [r3, #4]
20008afa:	1d2b      	adds	r3, r5, #4
20008afc:	2a24      	cmp	r2, #36	; 0x24
20008afe:	bf02      	ittt	eq
20008b00:	6069      	streq	r1, [r5, #4]
20008b02:	6059      	streq	r1, [r3, #4]
20008b04:	3308      	addeq	r3, #8
20008b06:	461a      	mov	r2, r3
20008b08:	2100      	movs	r1, #0
20008b0a:	f842 1b04 	str.w	r1, [r2], #4
20008b0e:	6059      	str	r1, [r3, #4]
20008b10:	6051      	str	r1, [r2, #4]
20008b12:	4620      	mov	r0, r4
20008b14:	bd38      	pop	{r3, r4, r5, pc}
20008b16:	2100      	movs	r1, #0
20008b18:	f7fb f82a 	bl	20003b70 <memset>
20008b1c:	4620      	mov	r0, r4
20008b1e:	bd38      	pop	{r3, r4, r5, pc}

20008b20 <_close_r>:
20008b20:	b538      	push	{r3, r4, r5, lr}
20008b22:	f64a 2418 	movw	r4, #43544	; 0xaa18
20008b26:	f2c2 0400 	movt	r4, #8192	; 0x2000
20008b2a:	4605      	mov	r5, r0
20008b2c:	4608      	mov	r0, r1
20008b2e:	2300      	movs	r3, #0
20008b30:	6023      	str	r3, [r4, #0]
20008b32:	f7f8 fe19 	bl	20001768 <_close>
20008b36:	f1b0 3fff 	cmp.w	r0, #4294967295
20008b3a:	d000      	beq.n	20008b3e <_close_r+0x1e>
20008b3c:	bd38      	pop	{r3, r4, r5, pc}
20008b3e:	6823      	ldr	r3, [r4, #0]
20008b40:	2b00      	cmp	r3, #0
20008b42:	d0fb      	beq.n	20008b3c <_close_r+0x1c>
20008b44:	602b      	str	r3, [r5, #0]
20008b46:	bd38      	pop	{r3, r4, r5, pc}

20008b48 <_fclose_r>:
20008b48:	b570      	push	{r4, r5, r6, lr}
20008b4a:	4605      	mov	r5, r0
20008b4c:	460c      	mov	r4, r1
20008b4e:	2900      	cmp	r1, #0
20008b50:	d04b      	beq.n	20008bea <_fclose_r+0xa2>
20008b52:	f7fd fed9 	bl	20006908 <__sfp_lock_acquire>
20008b56:	b115      	cbz	r5, 20008b5e <_fclose_r+0x16>
20008b58:	69ab      	ldr	r3, [r5, #24]
20008b5a:	2b00      	cmp	r3, #0
20008b5c:	d048      	beq.n	20008bf0 <_fclose_r+0xa8>
20008b5e:	f24a 03ec 	movw	r3, #41196	; 0xa0ec
20008b62:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008b66:	429c      	cmp	r4, r3
20008b68:	bf08      	it	eq
20008b6a:	686c      	ldreq	r4, [r5, #4]
20008b6c:	d00e      	beq.n	20008b8c <_fclose_r+0x44>
20008b6e:	f24a 130c 	movw	r3, #41228	; 0xa10c
20008b72:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008b76:	429c      	cmp	r4, r3
20008b78:	bf08      	it	eq
20008b7a:	68ac      	ldreq	r4, [r5, #8]
20008b7c:	d006      	beq.n	20008b8c <_fclose_r+0x44>
20008b7e:	f24a 132c 	movw	r3, #41260	; 0xa12c
20008b82:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008b86:	429c      	cmp	r4, r3
20008b88:	bf08      	it	eq
20008b8a:	68ec      	ldreq	r4, [r5, #12]
20008b8c:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
20008b90:	b33e      	cbz	r6, 20008be2 <_fclose_r+0x9a>
20008b92:	4628      	mov	r0, r5
20008b94:	4621      	mov	r1, r4
20008b96:	f7fd fdfb 	bl	20006790 <_fflush_r>
20008b9a:	6b23      	ldr	r3, [r4, #48]	; 0x30
20008b9c:	4606      	mov	r6, r0
20008b9e:	b13b      	cbz	r3, 20008bb0 <_fclose_r+0x68>
20008ba0:	4628      	mov	r0, r5
20008ba2:	6a21      	ldr	r1, [r4, #32]
20008ba4:	4798      	blx	r3
20008ba6:	ea36 0620 	bics.w	r6, r6, r0, asr #32
20008baa:	bf28      	it	cs
20008bac:	f04f 36ff 	movcs.w	r6, #4294967295
20008bb0:	89a3      	ldrh	r3, [r4, #12]
20008bb2:	f013 0f80 	tst.w	r3, #128	; 0x80
20008bb6:	d11f      	bne.n	20008bf8 <_fclose_r+0xb0>
20008bb8:	6b61      	ldr	r1, [r4, #52]	; 0x34
20008bba:	b141      	cbz	r1, 20008bce <_fclose_r+0x86>
20008bbc:	f104 0344 	add.w	r3, r4, #68	; 0x44
20008bc0:	4299      	cmp	r1, r3
20008bc2:	d002      	beq.n	20008bca <_fclose_r+0x82>
20008bc4:	4628      	mov	r0, r5
20008bc6:	f7fd ffd7 	bl	20006b78 <_free_r>
20008bca:	2300      	movs	r3, #0
20008bcc:	6363      	str	r3, [r4, #52]	; 0x34
20008bce:	6ca1      	ldr	r1, [r4, #72]	; 0x48
20008bd0:	b121      	cbz	r1, 20008bdc <_fclose_r+0x94>
20008bd2:	4628      	mov	r0, r5
20008bd4:	f7fd ffd0 	bl	20006b78 <_free_r>
20008bd8:	2300      	movs	r3, #0
20008bda:	64a3      	str	r3, [r4, #72]	; 0x48
20008bdc:	f04f 0300 	mov.w	r3, #0
20008be0:	81a3      	strh	r3, [r4, #12]
20008be2:	f7fd fe93 	bl	2000690c <__sfp_lock_release>
20008be6:	4630      	mov	r0, r6
20008be8:	bd70      	pop	{r4, r5, r6, pc}
20008bea:	460e      	mov	r6, r1
20008bec:	4630      	mov	r0, r6
20008bee:	bd70      	pop	{r4, r5, r6, pc}
20008bf0:	4628      	mov	r0, r5
20008bf2:	f7fd ff3d 	bl	20006a70 <__sinit>
20008bf6:	e7b2      	b.n	20008b5e <_fclose_r+0x16>
20008bf8:	4628      	mov	r0, r5
20008bfa:	6921      	ldr	r1, [r4, #16]
20008bfc:	f7fd ffbc 	bl	20006b78 <_free_r>
20008c00:	e7da      	b.n	20008bb8 <_fclose_r+0x70>
20008c02:	bf00      	nop

20008c04 <fclose>:
20008c04:	f24a 3304 	movw	r3, #41732	; 0xa304
20008c08:	4601      	mov	r1, r0
20008c0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008c0e:	6818      	ldr	r0, [r3, #0]
20008c10:	e79a      	b.n	20008b48 <_fclose_r>
20008c12:	bf00      	nop

20008c14 <_fstat_r>:
20008c14:	b538      	push	{r3, r4, r5, lr}
20008c16:	f64a 2418 	movw	r4, #43544	; 0xaa18
20008c1a:	f2c2 0400 	movt	r4, #8192	; 0x2000
20008c1e:	4605      	mov	r5, r0
20008c20:	4608      	mov	r0, r1
20008c22:	4611      	mov	r1, r2
20008c24:	2300      	movs	r3, #0
20008c26:	6023      	str	r3, [r4, #0]
20008c28:	f7f8 fdb0 	bl	2000178c <_fstat>
20008c2c:	f1b0 3fff 	cmp.w	r0, #4294967295
20008c30:	d000      	beq.n	20008c34 <_fstat_r+0x20>
20008c32:	bd38      	pop	{r3, r4, r5, pc}
20008c34:	6823      	ldr	r3, [r4, #0]
20008c36:	2b00      	cmp	r3, #0
20008c38:	d0fb      	beq.n	20008c32 <_fstat_r+0x1e>
20008c3a:	602b      	str	r3, [r5, #0]
20008c3c:	bd38      	pop	{r3, r4, r5, pc}
20008c3e:	bf00      	nop

20008c40 <_isatty_r>:
20008c40:	b538      	push	{r3, r4, r5, lr}
20008c42:	f64a 2418 	movw	r4, #43544	; 0xaa18
20008c46:	f2c2 0400 	movt	r4, #8192	; 0x2000
20008c4a:	4605      	mov	r5, r0
20008c4c:	4608      	mov	r0, r1
20008c4e:	2300      	movs	r3, #0
20008c50:	6023      	str	r3, [r4, #0]
20008c52:	f7f8 fdad 	bl	200017b0 <_isatty>
20008c56:	f1b0 3fff 	cmp.w	r0, #4294967295
20008c5a:	d000      	beq.n	20008c5e <_isatty_r+0x1e>
20008c5c:	bd38      	pop	{r3, r4, r5, pc}
20008c5e:	6823      	ldr	r3, [r4, #0]
20008c60:	2b00      	cmp	r3, #0
20008c62:	d0fb      	beq.n	20008c5c <_isatty_r+0x1c>
20008c64:	602b      	str	r3, [r5, #0]
20008c66:	bd38      	pop	{r3, r4, r5, pc}

20008c68 <_lseek_r>:
20008c68:	b538      	push	{r3, r4, r5, lr}
20008c6a:	f64a 2418 	movw	r4, #43544	; 0xaa18
20008c6e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20008c72:	4605      	mov	r5, r0
20008c74:	4608      	mov	r0, r1
20008c76:	4611      	mov	r1, r2
20008c78:	461a      	mov	r2, r3
20008c7a:	2300      	movs	r3, #0
20008c7c:	6023      	str	r3, [r4, #0]
20008c7e:	f7f8 fda3 	bl	200017c8 <_lseek>
20008c82:	f1b0 3fff 	cmp.w	r0, #4294967295
20008c86:	d000      	beq.n	20008c8a <_lseek_r+0x22>
20008c88:	bd38      	pop	{r3, r4, r5, pc}
20008c8a:	6823      	ldr	r3, [r4, #0]
20008c8c:	2b00      	cmp	r3, #0
20008c8e:	d0fb      	beq.n	20008c88 <_lseek_r+0x20>
20008c90:	602b      	str	r3, [r5, #0]
20008c92:	bd38      	pop	{r3, r4, r5, pc}

20008c94 <_read_r>:
20008c94:	b538      	push	{r3, r4, r5, lr}
20008c96:	f64a 2418 	movw	r4, #43544	; 0xaa18
20008c9a:	f2c2 0400 	movt	r4, #8192	; 0x2000
20008c9e:	4605      	mov	r5, r0
20008ca0:	4608      	mov	r0, r1
20008ca2:	4611      	mov	r1, r2
20008ca4:	461a      	mov	r2, r3
20008ca6:	2300      	movs	r3, #0
20008ca8:	6023      	str	r3, [r4, #0]
20008caa:	f7f8 fd9b 	bl	200017e4 <_read>
20008cae:	f1b0 3fff 	cmp.w	r0, #4294967295
20008cb2:	d000      	beq.n	20008cb6 <_read_r+0x22>
20008cb4:	bd38      	pop	{r3, r4, r5, pc}
20008cb6:	6823      	ldr	r3, [r4, #0]
20008cb8:	2b00      	cmp	r3, #0
20008cba:	d0fb      	beq.n	20008cb4 <_read_r+0x20>
20008cbc:	602b      	str	r3, [r5, #0]
20008cbe:	bd38      	pop	{r3, r4, r5, pc}

20008cc0 <__aeabi_uidiv>:
20008cc0:	1e4a      	subs	r2, r1, #1
20008cc2:	bf08      	it	eq
20008cc4:	4770      	bxeq	lr
20008cc6:	f0c0 8124 	bcc.w	20008f12 <__aeabi_uidiv+0x252>
20008cca:	4288      	cmp	r0, r1
20008ccc:	f240 8116 	bls.w	20008efc <__aeabi_uidiv+0x23c>
20008cd0:	4211      	tst	r1, r2
20008cd2:	f000 8117 	beq.w	20008f04 <__aeabi_uidiv+0x244>
20008cd6:	fab0 f380 	clz	r3, r0
20008cda:	fab1 f281 	clz	r2, r1
20008cde:	eba2 0303 	sub.w	r3, r2, r3
20008ce2:	f1c3 031f 	rsb	r3, r3, #31
20008ce6:	a204      	add	r2, pc, #16	; (adr r2, 20008cf8 <__aeabi_uidiv+0x38>)
20008ce8:	eb02 1303 	add.w	r3, r2, r3, lsl #4
20008cec:	f04f 0200 	mov.w	r2, #0
20008cf0:	469f      	mov	pc, r3
20008cf2:	bf00      	nop
20008cf4:	f3af 8000 	nop.w
20008cf8:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
20008cfc:	bf00      	nop
20008cfe:	eb42 0202 	adc.w	r2, r2, r2
20008d02:	bf28      	it	cs
20008d04:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
20008d08:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
20008d0c:	bf00      	nop
20008d0e:	eb42 0202 	adc.w	r2, r2, r2
20008d12:	bf28      	it	cs
20008d14:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
20008d18:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
20008d1c:	bf00      	nop
20008d1e:	eb42 0202 	adc.w	r2, r2, r2
20008d22:	bf28      	it	cs
20008d24:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
20008d28:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
20008d2c:	bf00      	nop
20008d2e:	eb42 0202 	adc.w	r2, r2, r2
20008d32:	bf28      	it	cs
20008d34:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
20008d38:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
20008d3c:	bf00      	nop
20008d3e:	eb42 0202 	adc.w	r2, r2, r2
20008d42:	bf28      	it	cs
20008d44:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
20008d48:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
20008d4c:	bf00      	nop
20008d4e:	eb42 0202 	adc.w	r2, r2, r2
20008d52:	bf28      	it	cs
20008d54:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
20008d58:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
20008d5c:	bf00      	nop
20008d5e:	eb42 0202 	adc.w	r2, r2, r2
20008d62:	bf28      	it	cs
20008d64:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
20008d68:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
20008d6c:	bf00      	nop
20008d6e:	eb42 0202 	adc.w	r2, r2, r2
20008d72:	bf28      	it	cs
20008d74:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
20008d78:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
20008d7c:	bf00      	nop
20008d7e:	eb42 0202 	adc.w	r2, r2, r2
20008d82:	bf28      	it	cs
20008d84:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
20008d88:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
20008d8c:	bf00      	nop
20008d8e:	eb42 0202 	adc.w	r2, r2, r2
20008d92:	bf28      	it	cs
20008d94:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
20008d98:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
20008d9c:	bf00      	nop
20008d9e:	eb42 0202 	adc.w	r2, r2, r2
20008da2:	bf28      	it	cs
20008da4:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
20008da8:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
20008dac:	bf00      	nop
20008dae:	eb42 0202 	adc.w	r2, r2, r2
20008db2:	bf28      	it	cs
20008db4:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
20008db8:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
20008dbc:	bf00      	nop
20008dbe:	eb42 0202 	adc.w	r2, r2, r2
20008dc2:	bf28      	it	cs
20008dc4:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
20008dc8:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
20008dcc:	bf00      	nop
20008dce:	eb42 0202 	adc.w	r2, r2, r2
20008dd2:	bf28      	it	cs
20008dd4:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
20008dd8:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
20008ddc:	bf00      	nop
20008dde:	eb42 0202 	adc.w	r2, r2, r2
20008de2:	bf28      	it	cs
20008de4:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
20008de8:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
20008dec:	bf00      	nop
20008dee:	eb42 0202 	adc.w	r2, r2, r2
20008df2:	bf28      	it	cs
20008df4:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
20008df8:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
20008dfc:	bf00      	nop
20008dfe:	eb42 0202 	adc.w	r2, r2, r2
20008e02:	bf28      	it	cs
20008e04:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
20008e08:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
20008e0c:	bf00      	nop
20008e0e:	eb42 0202 	adc.w	r2, r2, r2
20008e12:	bf28      	it	cs
20008e14:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
20008e18:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
20008e1c:	bf00      	nop
20008e1e:	eb42 0202 	adc.w	r2, r2, r2
20008e22:	bf28      	it	cs
20008e24:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
20008e28:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
20008e2c:	bf00      	nop
20008e2e:	eb42 0202 	adc.w	r2, r2, r2
20008e32:	bf28      	it	cs
20008e34:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
20008e38:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
20008e3c:	bf00      	nop
20008e3e:	eb42 0202 	adc.w	r2, r2, r2
20008e42:	bf28      	it	cs
20008e44:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
20008e48:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
20008e4c:	bf00      	nop
20008e4e:	eb42 0202 	adc.w	r2, r2, r2
20008e52:	bf28      	it	cs
20008e54:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
20008e58:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
20008e5c:	bf00      	nop
20008e5e:	eb42 0202 	adc.w	r2, r2, r2
20008e62:	bf28      	it	cs
20008e64:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
20008e68:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
20008e6c:	bf00      	nop
20008e6e:	eb42 0202 	adc.w	r2, r2, r2
20008e72:	bf28      	it	cs
20008e74:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
20008e78:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
20008e7c:	bf00      	nop
20008e7e:	eb42 0202 	adc.w	r2, r2, r2
20008e82:	bf28      	it	cs
20008e84:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
20008e88:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
20008e8c:	bf00      	nop
20008e8e:	eb42 0202 	adc.w	r2, r2, r2
20008e92:	bf28      	it	cs
20008e94:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
20008e98:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
20008e9c:	bf00      	nop
20008e9e:	eb42 0202 	adc.w	r2, r2, r2
20008ea2:	bf28      	it	cs
20008ea4:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
20008ea8:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
20008eac:	bf00      	nop
20008eae:	eb42 0202 	adc.w	r2, r2, r2
20008eb2:	bf28      	it	cs
20008eb4:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
20008eb8:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
20008ebc:	bf00      	nop
20008ebe:	eb42 0202 	adc.w	r2, r2, r2
20008ec2:	bf28      	it	cs
20008ec4:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
20008ec8:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
20008ecc:	bf00      	nop
20008ece:	eb42 0202 	adc.w	r2, r2, r2
20008ed2:	bf28      	it	cs
20008ed4:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
20008ed8:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
20008edc:	bf00      	nop
20008ede:	eb42 0202 	adc.w	r2, r2, r2
20008ee2:	bf28      	it	cs
20008ee4:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
20008ee8:	ebb0 0f01 	cmp.w	r0, r1
20008eec:	bf00      	nop
20008eee:	eb42 0202 	adc.w	r2, r2, r2
20008ef2:	bf28      	it	cs
20008ef4:	eba0 0001 	subcs.w	r0, r0, r1
20008ef8:	4610      	mov	r0, r2
20008efa:	4770      	bx	lr
20008efc:	bf0c      	ite	eq
20008efe:	2001      	moveq	r0, #1
20008f00:	2000      	movne	r0, #0
20008f02:	4770      	bx	lr
20008f04:	fab1 f281 	clz	r2, r1
20008f08:	f1c2 021f 	rsb	r2, r2, #31
20008f0c:	fa20 f002 	lsr.w	r0, r0, r2
20008f10:	4770      	bx	lr
20008f12:	b108      	cbz	r0, 20008f18 <__aeabi_uidiv+0x258>
20008f14:	f04f 30ff 	mov.w	r0, #4294967295
20008f18:	f000 b80e 	b.w	20008f38 <__aeabi_idiv0>

20008f1c <__aeabi_uidivmod>:
20008f1c:	2900      	cmp	r1, #0
20008f1e:	d0f8      	beq.n	20008f12 <__aeabi_uidiv+0x252>
20008f20:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
20008f24:	f7ff fecc 	bl	20008cc0 <__aeabi_uidiv>
20008f28:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
20008f2c:	fb02 f300 	mul.w	r3, r2, r0
20008f30:	eba1 0103 	sub.w	r1, r1, r3
20008f34:	4770      	bx	lr
20008f36:	bf00      	nop

20008f38 <__aeabi_idiv0>:
20008f38:	4770      	bx	lr
20008f3a:	bf00      	nop

20008f3c <__aeabi_drsub>:
20008f3c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
20008f40:	e002      	b.n	20008f48 <__adddf3>
20008f42:	bf00      	nop

20008f44 <__aeabi_dsub>:
20008f44:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

20008f48 <__adddf3>:
20008f48:	b530      	push	{r4, r5, lr}
20008f4a:	ea4f 0441 	mov.w	r4, r1, lsl #1
20008f4e:	ea4f 0543 	mov.w	r5, r3, lsl #1
20008f52:	ea94 0f05 	teq	r4, r5
20008f56:	bf08      	it	eq
20008f58:	ea90 0f02 	teqeq	r0, r2
20008f5c:	bf1f      	itttt	ne
20008f5e:	ea54 0c00 	orrsne.w	ip, r4, r0
20008f62:	ea55 0c02 	orrsne.w	ip, r5, r2
20008f66:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
20008f6a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
20008f6e:	f000 80e2 	beq.w	20009136 <__adddf3+0x1ee>
20008f72:	ea4f 5454 	mov.w	r4, r4, lsr #21
20008f76:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
20008f7a:	bfb8      	it	lt
20008f7c:	426d      	neglt	r5, r5
20008f7e:	dd0c      	ble.n	20008f9a <__adddf3+0x52>
20008f80:	442c      	add	r4, r5
20008f82:	ea80 0202 	eor.w	r2, r0, r2
20008f86:	ea81 0303 	eor.w	r3, r1, r3
20008f8a:	ea82 0000 	eor.w	r0, r2, r0
20008f8e:	ea83 0101 	eor.w	r1, r3, r1
20008f92:	ea80 0202 	eor.w	r2, r0, r2
20008f96:	ea81 0303 	eor.w	r3, r1, r3
20008f9a:	2d36      	cmp	r5, #54	; 0x36
20008f9c:	bf88      	it	hi
20008f9e:	bd30      	pophi	{r4, r5, pc}
20008fa0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
20008fa4:	ea4f 3101 	mov.w	r1, r1, lsl #12
20008fa8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
20008fac:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
20008fb0:	d002      	beq.n	20008fb8 <__adddf3+0x70>
20008fb2:	4240      	negs	r0, r0
20008fb4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20008fb8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
20008fbc:	ea4f 3303 	mov.w	r3, r3, lsl #12
20008fc0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
20008fc4:	d002      	beq.n	20008fcc <__adddf3+0x84>
20008fc6:	4252      	negs	r2, r2
20008fc8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
20008fcc:	ea94 0f05 	teq	r4, r5
20008fd0:	f000 80a7 	beq.w	20009122 <__adddf3+0x1da>
20008fd4:	f1a4 0401 	sub.w	r4, r4, #1
20008fd8:	f1d5 0e20 	rsbs	lr, r5, #32
20008fdc:	db0d      	blt.n	20008ffa <__adddf3+0xb2>
20008fde:	fa02 fc0e 	lsl.w	ip, r2, lr
20008fe2:	fa22 f205 	lsr.w	r2, r2, r5
20008fe6:	1880      	adds	r0, r0, r2
20008fe8:	f141 0100 	adc.w	r1, r1, #0
20008fec:	fa03 f20e 	lsl.w	r2, r3, lr
20008ff0:	1880      	adds	r0, r0, r2
20008ff2:	fa43 f305 	asr.w	r3, r3, r5
20008ff6:	4159      	adcs	r1, r3
20008ff8:	e00e      	b.n	20009018 <__adddf3+0xd0>
20008ffa:	f1a5 0520 	sub.w	r5, r5, #32
20008ffe:	f10e 0e20 	add.w	lr, lr, #32
20009002:	2a01      	cmp	r2, #1
20009004:	fa03 fc0e 	lsl.w	ip, r3, lr
20009008:	bf28      	it	cs
2000900a:	f04c 0c02 	orrcs.w	ip, ip, #2
2000900e:	fa43 f305 	asr.w	r3, r3, r5
20009012:	18c0      	adds	r0, r0, r3
20009014:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
20009018:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
2000901c:	d507      	bpl.n	2000902e <__adddf3+0xe6>
2000901e:	f04f 0e00 	mov.w	lr, #0
20009022:	f1dc 0c00 	rsbs	ip, ip, #0
20009026:	eb7e 0000 	sbcs.w	r0, lr, r0
2000902a:	eb6e 0101 	sbc.w	r1, lr, r1
2000902e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
20009032:	d31b      	bcc.n	2000906c <__adddf3+0x124>
20009034:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
20009038:	d30c      	bcc.n	20009054 <__adddf3+0x10c>
2000903a:	0849      	lsrs	r1, r1, #1
2000903c:	ea5f 0030 	movs.w	r0, r0, rrx
20009040:	ea4f 0c3c 	mov.w	ip, ip, rrx
20009044:	f104 0401 	add.w	r4, r4, #1
20009048:	ea4f 5244 	mov.w	r2, r4, lsl #21
2000904c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
20009050:	f080 809a 	bcs.w	20009188 <__adddf3+0x240>
20009054:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
20009058:	bf08      	it	eq
2000905a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
2000905e:	f150 0000 	adcs.w	r0, r0, #0
20009062:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20009066:	ea41 0105 	orr.w	r1, r1, r5
2000906a:	bd30      	pop	{r4, r5, pc}
2000906c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
20009070:	4140      	adcs	r0, r0
20009072:	eb41 0101 	adc.w	r1, r1, r1
20009076:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
2000907a:	f1a4 0401 	sub.w	r4, r4, #1
2000907e:	d1e9      	bne.n	20009054 <__adddf3+0x10c>
20009080:	f091 0f00 	teq	r1, #0
20009084:	bf04      	itt	eq
20009086:	4601      	moveq	r1, r0
20009088:	2000      	moveq	r0, #0
2000908a:	fab1 f381 	clz	r3, r1
2000908e:	bf08      	it	eq
20009090:	3320      	addeq	r3, #32
20009092:	f1a3 030b 	sub.w	r3, r3, #11
20009096:	f1b3 0220 	subs.w	r2, r3, #32
2000909a:	da0c      	bge.n	200090b6 <__adddf3+0x16e>
2000909c:	320c      	adds	r2, #12
2000909e:	dd08      	ble.n	200090b2 <__adddf3+0x16a>
200090a0:	f102 0c14 	add.w	ip, r2, #20
200090a4:	f1c2 020c 	rsb	r2, r2, #12
200090a8:	fa01 f00c 	lsl.w	r0, r1, ip
200090ac:	fa21 f102 	lsr.w	r1, r1, r2
200090b0:	e00c      	b.n	200090cc <__adddf3+0x184>
200090b2:	f102 0214 	add.w	r2, r2, #20
200090b6:	bfd8      	it	le
200090b8:	f1c2 0c20 	rsble	ip, r2, #32
200090bc:	fa01 f102 	lsl.w	r1, r1, r2
200090c0:	fa20 fc0c 	lsr.w	ip, r0, ip
200090c4:	bfdc      	itt	le
200090c6:	ea41 010c 	orrle.w	r1, r1, ip
200090ca:	4090      	lslle	r0, r2
200090cc:	1ae4      	subs	r4, r4, r3
200090ce:	bfa2      	ittt	ge
200090d0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
200090d4:	4329      	orrge	r1, r5
200090d6:	bd30      	popge	{r4, r5, pc}
200090d8:	ea6f 0404 	mvn.w	r4, r4
200090dc:	3c1f      	subs	r4, #31
200090de:	da1c      	bge.n	2000911a <__adddf3+0x1d2>
200090e0:	340c      	adds	r4, #12
200090e2:	dc0e      	bgt.n	20009102 <__adddf3+0x1ba>
200090e4:	f104 0414 	add.w	r4, r4, #20
200090e8:	f1c4 0220 	rsb	r2, r4, #32
200090ec:	fa20 f004 	lsr.w	r0, r0, r4
200090f0:	fa01 f302 	lsl.w	r3, r1, r2
200090f4:	ea40 0003 	orr.w	r0, r0, r3
200090f8:	fa21 f304 	lsr.w	r3, r1, r4
200090fc:	ea45 0103 	orr.w	r1, r5, r3
20009100:	bd30      	pop	{r4, r5, pc}
20009102:	f1c4 040c 	rsb	r4, r4, #12
20009106:	f1c4 0220 	rsb	r2, r4, #32
2000910a:	fa20 f002 	lsr.w	r0, r0, r2
2000910e:	fa01 f304 	lsl.w	r3, r1, r4
20009112:	ea40 0003 	orr.w	r0, r0, r3
20009116:	4629      	mov	r1, r5
20009118:	bd30      	pop	{r4, r5, pc}
2000911a:	fa21 f004 	lsr.w	r0, r1, r4
2000911e:	4629      	mov	r1, r5
20009120:	bd30      	pop	{r4, r5, pc}
20009122:	f094 0f00 	teq	r4, #0
20009126:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
2000912a:	bf06      	itte	eq
2000912c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
20009130:	3401      	addeq	r4, #1
20009132:	3d01      	subne	r5, #1
20009134:	e74e      	b.n	20008fd4 <__adddf3+0x8c>
20009136:	ea7f 5c64 	mvns.w	ip, r4, asr #21
2000913a:	bf18      	it	ne
2000913c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
20009140:	d029      	beq.n	20009196 <__adddf3+0x24e>
20009142:	ea94 0f05 	teq	r4, r5
20009146:	bf08      	it	eq
20009148:	ea90 0f02 	teqeq	r0, r2
2000914c:	d005      	beq.n	2000915a <__adddf3+0x212>
2000914e:	ea54 0c00 	orrs.w	ip, r4, r0
20009152:	bf04      	itt	eq
20009154:	4619      	moveq	r1, r3
20009156:	4610      	moveq	r0, r2
20009158:	bd30      	pop	{r4, r5, pc}
2000915a:	ea91 0f03 	teq	r1, r3
2000915e:	bf1e      	ittt	ne
20009160:	2100      	movne	r1, #0
20009162:	2000      	movne	r0, #0
20009164:	bd30      	popne	{r4, r5, pc}
20009166:	ea5f 5c54 	movs.w	ip, r4, lsr #21
2000916a:	d105      	bne.n	20009178 <__adddf3+0x230>
2000916c:	0040      	lsls	r0, r0, #1
2000916e:	4149      	adcs	r1, r1
20009170:	bf28      	it	cs
20009172:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
20009176:	bd30      	pop	{r4, r5, pc}
20009178:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
2000917c:	bf3c      	itt	cc
2000917e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
20009182:	bd30      	popcc	{r4, r5, pc}
20009184:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20009188:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
2000918c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
20009190:	f04f 0000 	mov.w	r0, #0
20009194:	bd30      	pop	{r4, r5, pc}
20009196:	ea7f 5c64 	mvns.w	ip, r4, asr #21
2000919a:	bf1a      	itte	ne
2000919c:	4619      	movne	r1, r3
2000919e:	4610      	movne	r0, r2
200091a0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
200091a4:	bf1c      	itt	ne
200091a6:	460b      	movne	r3, r1
200091a8:	4602      	movne	r2, r0
200091aa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
200091ae:	bf06      	itte	eq
200091b0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
200091b4:	ea91 0f03 	teqeq	r1, r3
200091b8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
200091bc:	bd30      	pop	{r4, r5, pc}
200091be:	bf00      	nop

200091c0 <__aeabi_ui2d>:
200091c0:	f090 0f00 	teq	r0, #0
200091c4:	bf04      	itt	eq
200091c6:	2100      	moveq	r1, #0
200091c8:	4770      	bxeq	lr
200091ca:	b530      	push	{r4, r5, lr}
200091cc:	f44f 6480 	mov.w	r4, #1024	; 0x400
200091d0:	f104 0432 	add.w	r4, r4, #50	; 0x32
200091d4:	f04f 0500 	mov.w	r5, #0
200091d8:	f04f 0100 	mov.w	r1, #0
200091dc:	e750      	b.n	20009080 <__adddf3+0x138>
200091de:	bf00      	nop

200091e0 <__aeabi_i2d>:
200091e0:	f090 0f00 	teq	r0, #0
200091e4:	bf04      	itt	eq
200091e6:	2100      	moveq	r1, #0
200091e8:	4770      	bxeq	lr
200091ea:	b530      	push	{r4, r5, lr}
200091ec:	f44f 6480 	mov.w	r4, #1024	; 0x400
200091f0:	f104 0432 	add.w	r4, r4, #50	; 0x32
200091f4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
200091f8:	bf48      	it	mi
200091fa:	4240      	negmi	r0, r0
200091fc:	f04f 0100 	mov.w	r1, #0
20009200:	e73e      	b.n	20009080 <__adddf3+0x138>
20009202:	bf00      	nop

20009204 <__aeabi_f2d>:
20009204:	0042      	lsls	r2, r0, #1
20009206:	ea4f 01e2 	mov.w	r1, r2, asr #3
2000920a:	ea4f 0131 	mov.w	r1, r1, rrx
2000920e:	ea4f 7002 	mov.w	r0, r2, lsl #28
20009212:	bf1f      	itttt	ne
20009214:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
20009218:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
2000921c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
20009220:	4770      	bxne	lr
20009222:	f092 0f00 	teq	r2, #0
20009226:	bf14      	ite	ne
20009228:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
2000922c:	4770      	bxeq	lr
2000922e:	b530      	push	{r4, r5, lr}
20009230:	f44f 7460 	mov.w	r4, #896	; 0x380
20009234:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20009238:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
2000923c:	e720      	b.n	20009080 <__adddf3+0x138>
2000923e:	bf00      	nop

20009240 <__aeabi_ul2d>:
20009240:	ea50 0201 	orrs.w	r2, r0, r1
20009244:	bf08      	it	eq
20009246:	4770      	bxeq	lr
20009248:	b530      	push	{r4, r5, lr}
2000924a:	f04f 0500 	mov.w	r5, #0
2000924e:	e00a      	b.n	20009266 <__aeabi_l2d+0x16>

20009250 <__aeabi_l2d>:
20009250:	ea50 0201 	orrs.w	r2, r0, r1
20009254:	bf08      	it	eq
20009256:	4770      	bxeq	lr
20009258:	b530      	push	{r4, r5, lr}
2000925a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
2000925e:	d502      	bpl.n	20009266 <__aeabi_l2d+0x16>
20009260:	4240      	negs	r0, r0
20009262:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20009266:	f44f 6480 	mov.w	r4, #1024	; 0x400
2000926a:	f104 0432 	add.w	r4, r4, #50	; 0x32
2000926e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
20009272:	f43f aedc 	beq.w	2000902e <__adddf3+0xe6>
20009276:	f04f 0203 	mov.w	r2, #3
2000927a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
2000927e:	bf18      	it	ne
20009280:	3203      	addne	r2, #3
20009282:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
20009286:	bf18      	it	ne
20009288:	3203      	addne	r2, #3
2000928a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
2000928e:	f1c2 0320 	rsb	r3, r2, #32
20009292:	fa00 fc03 	lsl.w	ip, r0, r3
20009296:	fa20 f002 	lsr.w	r0, r0, r2
2000929a:	fa01 fe03 	lsl.w	lr, r1, r3
2000929e:	ea40 000e 	orr.w	r0, r0, lr
200092a2:	fa21 f102 	lsr.w	r1, r1, r2
200092a6:	4414      	add	r4, r2
200092a8:	e6c1      	b.n	2000902e <__adddf3+0xe6>
200092aa:	bf00      	nop

200092ac <__aeabi_dmul>:
200092ac:	b570      	push	{r4, r5, r6, lr}
200092ae:	f04f 0cff 	mov.w	ip, #255	; 0xff
200092b2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
200092b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
200092ba:	bf1d      	ittte	ne
200092bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
200092c0:	ea94 0f0c 	teqne	r4, ip
200092c4:	ea95 0f0c 	teqne	r5, ip
200092c8:	f000 f8de 	bleq	20009488 <__aeabi_dmul+0x1dc>
200092cc:	442c      	add	r4, r5
200092ce:	ea81 0603 	eor.w	r6, r1, r3
200092d2:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
200092d6:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
200092da:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
200092de:	bf18      	it	ne
200092e0:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
200092e4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
200092e8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
200092ec:	d038      	beq.n	20009360 <__aeabi_dmul+0xb4>
200092ee:	fba0 ce02 	umull	ip, lr, r0, r2
200092f2:	f04f 0500 	mov.w	r5, #0
200092f6:	fbe1 e502 	umlal	lr, r5, r1, r2
200092fa:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
200092fe:	fbe0 e503 	umlal	lr, r5, r0, r3
20009302:	f04f 0600 	mov.w	r6, #0
20009306:	fbe1 5603 	umlal	r5, r6, r1, r3
2000930a:	f09c 0f00 	teq	ip, #0
2000930e:	bf18      	it	ne
20009310:	f04e 0e01 	orrne.w	lr, lr, #1
20009314:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
20009318:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
2000931c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
20009320:	d204      	bcs.n	2000932c <__aeabi_dmul+0x80>
20009322:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
20009326:	416d      	adcs	r5, r5
20009328:	eb46 0606 	adc.w	r6, r6, r6
2000932c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
20009330:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
20009334:	ea4f 20c5 	mov.w	r0, r5, lsl #11
20009338:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
2000933c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
20009340:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
20009344:	bf88      	it	hi
20009346:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
2000934a:	d81e      	bhi.n	2000938a <__aeabi_dmul+0xde>
2000934c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
20009350:	bf08      	it	eq
20009352:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
20009356:	f150 0000 	adcs.w	r0, r0, #0
2000935a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
2000935e:	bd70      	pop	{r4, r5, r6, pc}
20009360:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
20009364:	ea46 0101 	orr.w	r1, r6, r1
20009368:	ea40 0002 	orr.w	r0, r0, r2
2000936c:	ea81 0103 	eor.w	r1, r1, r3
20009370:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
20009374:	bfc2      	ittt	gt
20009376:	ebd4 050c 	rsbsgt	r5, r4, ip
2000937a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
2000937e:	bd70      	popgt	{r4, r5, r6, pc}
20009380:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20009384:	f04f 0e00 	mov.w	lr, #0
20009388:	3c01      	subs	r4, #1
2000938a:	f300 80ab 	bgt.w	200094e4 <__aeabi_dmul+0x238>
2000938e:	f114 0f36 	cmn.w	r4, #54	; 0x36
20009392:	bfde      	ittt	le
20009394:	2000      	movle	r0, #0
20009396:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
2000939a:	bd70      	pople	{r4, r5, r6, pc}
2000939c:	f1c4 0400 	rsb	r4, r4, #0
200093a0:	3c20      	subs	r4, #32
200093a2:	da35      	bge.n	20009410 <__aeabi_dmul+0x164>
200093a4:	340c      	adds	r4, #12
200093a6:	dc1b      	bgt.n	200093e0 <__aeabi_dmul+0x134>
200093a8:	f104 0414 	add.w	r4, r4, #20
200093ac:	f1c4 0520 	rsb	r5, r4, #32
200093b0:	fa00 f305 	lsl.w	r3, r0, r5
200093b4:	fa20 f004 	lsr.w	r0, r0, r4
200093b8:	fa01 f205 	lsl.w	r2, r1, r5
200093bc:	ea40 0002 	orr.w	r0, r0, r2
200093c0:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
200093c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
200093c8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
200093cc:	fa21 f604 	lsr.w	r6, r1, r4
200093d0:	eb42 0106 	adc.w	r1, r2, r6
200093d4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
200093d8:	bf08      	it	eq
200093da:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
200093de:	bd70      	pop	{r4, r5, r6, pc}
200093e0:	f1c4 040c 	rsb	r4, r4, #12
200093e4:	f1c4 0520 	rsb	r5, r4, #32
200093e8:	fa00 f304 	lsl.w	r3, r0, r4
200093ec:	fa20 f005 	lsr.w	r0, r0, r5
200093f0:	fa01 f204 	lsl.w	r2, r1, r4
200093f4:	ea40 0002 	orr.w	r0, r0, r2
200093f8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
200093fc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
20009400:	f141 0100 	adc.w	r1, r1, #0
20009404:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20009408:	bf08      	it	eq
2000940a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
2000940e:	bd70      	pop	{r4, r5, r6, pc}
20009410:	f1c4 0520 	rsb	r5, r4, #32
20009414:	fa00 f205 	lsl.w	r2, r0, r5
20009418:	ea4e 0e02 	orr.w	lr, lr, r2
2000941c:	fa20 f304 	lsr.w	r3, r0, r4
20009420:	fa01 f205 	lsl.w	r2, r1, r5
20009424:	ea43 0302 	orr.w	r3, r3, r2
20009428:	fa21 f004 	lsr.w	r0, r1, r4
2000942c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20009430:	fa21 f204 	lsr.w	r2, r1, r4
20009434:	ea20 0002 	bic.w	r0, r0, r2
20009438:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
2000943c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20009440:	bf08      	it	eq
20009442:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
20009446:	bd70      	pop	{r4, r5, r6, pc}
20009448:	f094 0f00 	teq	r4, #0
2000944c:	d10f      	bne.n	2000946e <__aeabi_dmul+0x1c2>
2000944e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
20009452:	0040      	lsls	r0, r0, #1
20009454:	eb41 0101 	adc.w	r1, r1, r1
20009458:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
2000945c:	bf08      	it	eq
2000945e:	3c01      	subeq	r4, #1
20009460:	d0f7      	beq.n	20009452 <__aeabi_dmul+0x1a6>
20009462:	ea41 0106 	orr.w	r1, r1, r6
20009466:	f095 0f00 	teq	r5, #0
2000946a:	bf18      	it	ne
2000946c:	4770      	bxne	lr
2000946e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
20009472:	0052      	lsls	r2, r2, #1
20009474:	eb43 0303 	adc.w	r3, r3, r3
20009478:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
2000947c:	bf08      	it	eq
2000947e:	3d01      	subeq	r5, #1
20009480:	d0f7      	beq.n	20009472 <__aeabi_dmul+0x1c6>
20009482:	ea43 0306 	orr.w	r3, r3, r6
20009486:	4770      	bx	lr
20009488:	ea94 0f0c 	teq	r4, ip
2000948c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
20009490:	bf18      	it	ne
20009492:	ea95 0f0c 	teqne	r5, ip
20009496:	d00c      	beq.n	200094b2 <__aeabi_dmul+0x206>
20009498:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
2000949c:	bf18      	it	ne
2000949e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
200094a2:	d1d1      	bne.n	20009448 <__aeabi_dmul+0x19c>
200094a4:	ea81 0103 	eor.w	r1, r1, r3
200094a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
200094ac:	f04f 0000 	mov.w	r0, #0
200094b0:	bd70      	pop	{r4, r5, r6, pc}
200094b2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
200094b6:	bf06      	itte	eq
200094b8:	4610      	moveq	r0, r2
200094ba:	4619      	moveq	r1, r3
200094bc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
200094c0:	d019      	beq.n	200094f6 <__aeabi_dmul+0x24a>
200094c2:	ea94 0f0c 	teq	r4, ip
200094c6:	d102      	bne.n	200094ce <__aeabi_dmul+0x222>
200094c8:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
200094cc:	d113      	bne.n	200094f6 <__aeabi_dmul+0x24a>
200094ce:	ea95 0f0c 	teq	r5, ip
200094d2:	d105      	bne.n	200094e0 <__aeabi_dmul+0x234>
200094d4:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
200094d8:	bf1c      	itt	ne
200094da:	4610      	movne	r0, r2
200094dc:	4619      	movne	r1, r3
200094de:	d10a      	bne.n	200094f6 <__aeabi_dmul+0x24a>
200094e0:	ea81 0103 	eor.w	r1, r1, r3
200094e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
200094e8:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
200094ec:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
200094f0:	f04f 0000 	mov.w	r0, #0
200094f4:	bd70      	pop	{r4, r5, r6, pc}
200094f6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
200094fa:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
200094fe:	bd70      	pop	{r4, r5, r6, pc}

20009500 <__aeabi_ddiv>:
20009500:	b570      	push	{r4, r5, r6, lr}
20009502:	f04f 0cff 	mov.w	ip, #255	; 0xff
20009506:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
2000950a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
2000950e:	bf1d      	ittte	ne
20009510:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
20009514:	ea94 0f0c 	teqne	r4, ip
20009518:	ea95 0f0c 	teqne	r5, ip
2000951c:	f000 f8a7 	bleq	2000966e <__aeabi_ddiv+0x16e>
20009520:	eba4 0405 	sub.w	r4, r4, r5
20009524:	ea81 0e03 	eor.w	lr, r1, r3
20009528:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
2000952c:	ea4f 3101 	mov.w	r1, r1, lsl #12
20009530:	f000 8088 	beq.w	20009644 <__aeabi_ddiv+0x144>
20009534:	ea4f 3303 	mov.w	r3, r3, lsl #12
20009538:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
2000953c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
20009540:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
20009544:	ea4f 2202 	mov.w	r2, r2, lsl #8
20009548:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
2000954c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
20009550:	ea4f 2600 	mov.w	r6, r0, lsl #8
20009554:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
20009558:	429d      	cmp	r5, r3
2000955a:	bf08      	it	eq
2000955c:	4296      	cmpeq	r6, r2
2000955e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
20009562:	f504 7440 	add.w	r4, r4, #768	; 0x300
20009566:	d202      	bcs.n	2000956e <__aeabi_ddiv+0x6e>
20009568:	085b      	lsrs	r3, r3, #1
2000956a:	ea4f 0232 	mov.w	r2, r2, rrx
2000956e:	1ab6      	subs	r6, r6, r2
20009570:	eb65 0503 	sbc.w	r5, r5, r3
20009574:	085b      	lsrs	r3, r3, #1
20009576:	ea4f 0232 	mov.w	r2, r2, rrx
2000957a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
2000957e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
20009582:	ebb6 0e02 	subs.w	lr, r6, r2
20009586:	eb75 0e03 	sbcs.w	lr, r5, r3
2000958a:	bf22      	ittt	cs
2000958c:	1ab6      	subcs	r6, r6, r2
2000958e:	4675      	movcs	r5, lr
20009590:	ea40 000c 	orrcs.w	r0, r0, ip
20009594:	085b      	lsrs	r3, r3, #1
20009596:	ea4f 0232 	mov.w	r2, r2, rrx
2000959a:	ebb6 0e02 	subs.w	lr, r6, r2
2000959e:	eb75 0e03 	sbcs.w	lr, r5, r3
200095a2:	bf22      	ittt	cs
200095a4:	1ab6      	subcs	r6, r6, r2
200095a6:	4675      	movcs	r5, lr
200095a8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
200095ac:	085b      	lsrs	r3, r3, #1
200095ae:	ea4f 0232 	mov.w	r2, r2, rrx
200095b2:	ebb6 0e02 	subs.w	lr, r6, r2
200095b6:	eb75 0e03 	sbcs.w	lr, r5, r3
200095ba:	bf22      	ittt	cs
200095bc:	1ab6      	subcs	r6, r6, r2
200095be:	4675      	movcs	r5, lr
200095c0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
200095c4:	085b      	lsrs	r3, r3, #1
200095c6:	ea4f 0232 	mov.w	r2, r2, rrx
200095ca:	ebb6 0e02 	subs.w	lr, r6, r2
200095ce:	eb75 0e03 	sbcs.w	lr, r5, r3
200095d2:	bf22      	ittt	cs
200095d4:	1ab6      	subcs	r6, r6, r2
200095d6:	4675      	movcs	r5, lr
200095d8:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
200095dc:	ea55 0e06 	orrs.w	lr, r5, r6
200095e0:	d018      	beq.n	20009614 <__aeabi_ddiv+0x114>
200095e2:	ea4f 1505 	mov.w	r5, r5, lsl #4
200095e6:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
200095ea:	ea4f 1606 	mov.w	r6, r6, lsl #4
200095ee:	ea4f 03c3 	mov.w	r3, r3, lsl #3
200095f2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
200095f6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
200095fa:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
200095fe:	d1c0      	bne.n	20009582 <__aeabi_ddiv+0x82>
20009600:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20009604:	d10b      	bne.n	2000961e <__aeabi_ddiv+0x11e>
20009606:	ea41 0100 	orr.w	r1, r1, r0
2000960a:	f04f 0000 	mov.w	r0, #0
2000960e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
20009612:	e7b6      	b.n	20009582 <__aeabi_ddiv+0x82>
20009614:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20009618:	bf04      	itt	eq
2000961a:	4301      	orreq	r1, r0
2000961c:	2000      	moveq	r0, #0
2000961e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
20009622:	bf88      	it	hi
20009624:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
20009628:	f63f aeaf 	bhi.w	2000938a <__aeabi_dmul+0xde>
2000962c:	ebb5 0c03 	subs.w	ip, r5, r3
20009630:	bf04      	itt	eq
20009632:	ebb6 0c02 	subseq.w	ip, r6, r2
20009636:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
2000963a:	f150 0000 	adcs.w	r0, r0, #0
2000963e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20009642:	bd70      	pop	{r4, r5, r6, pc}
20009644:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
20009648:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
2000964c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
20009650:	bfc2      	ittt	gt
20009652:	ebd4 050c 	rsbsgt	r5, r4, ip
20009656:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
2000965a:	bd70      	popgt	{r4, r5, r6, pc}
2000965c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20009660:	f04f 0e00 	mov.w	lr, #0
20009664:	3c01      	subs	r4, #1
20009666:	e690      	b.n	2000938a <__aeabi_dmul+0xde>
20009668:	ea45 0e06 	orr.w	lr, r5, r6
2000966c:	e68d      	b.n	2000938a <__aeabi_dmul+0xde>
2000966e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
20009672:	ea94 0f0c 	teq	r4, ip
20009676:	bf08      	it	eq
20009678:	ea95 0f0c 	teqeq	r5, ip
2000967c:	f43f af3b 	beq.w	200094f6 <__aeabi_dmul+0x24a>
20009680:	ea94 0f0c 	teq	r4, ip
20009684:	d10a      	bne.n	2000969c <__aeabi_ddiv+0x19c>
20009686:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
2000968a:	f47f af34 	bne.w	200094f6 <__aeabi_dmul+0x24a>
2000968e:	ea95 0f0c 	teq	r5, ip
20009692:	f47f af25 	bne.w	200094e0 <__aeabi_dmul+0x234>
20009696:	4610      	mov	r0, r2
20009698:	4619      	mov	r1, r3
2000969a:	e72c      	b.n	200094f6 <__aeabi_dmul+0x24a>
2000969c:	ea95 0f0c 	teq	r5, ip
200096a0:	d106      	bne.n	200096b0 <__aeabi_ddiv+0x1b0>
200096a2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
200096a6:	f43f aefd 	beq.w	200094a4 <__aeabi_dmul+0x1f8>
200096aa:	4610      	mov	r0, r2
200096ac:	4619      	mov	r1, r3
200096ae:	e722      	b.n	200094f6 <__aeabi_dmul+0x24a>
200096b0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
200096b4:	bf18      	it	ne
200096b6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
200096ba:	f47f aec5 	bne.w	20009448 <__aeabi_dmul+0x19c>
200096be:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
200096c2:	f47f af0d 	bne.w	200094e0 <__aeabi_dmul+0x234>
200096c6:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
200096ca:	f47f aeeb 	bne.w	200094a4 <__aeabi_dmul+0x1f8>
200096ce:	e712      	b.n	200094f6 <__aeabi_dmul+0x24a>

200096d0 <__gedf2>:
200096d0:	f04f 3cff 	mov.w	ip, #4294967295
200096d4:	e006      	b.n	200096e4 <__cmpdf2+0x4>
200096d6:	bf00      	nop

200096d8 <__ledf2>:
200096d8:	f04f 0c01 	mov.w	ip, #1
200096dc:	e002      	b.n	200096e4 <__cmpdf2+0x4>
200096de:	bf00      	nop

200096e0 <__cmpdf2>:
200096e0:	f04f 0c01 	mov.w	ip, #1
200096e4:	f84d cd04 	str.w	ip, [sp, #-4]!
200096e8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
200096ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
200096f0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
200096f4:	bf18      	it	ne
200096f6:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
200096fa:	d01b      	beq.n	20009734 <__cmpdf2+0x54>
200096fc:	b001      	add	sp, #4
200096fe:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
20009702:	bf0c      	ite	eq
20009704:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
20009708:	ea91 0f03 	teqne	r1, r3
2000970c:	bf02      	ittt	eq
2000970e:	ea90 0f02 	teqeq	r0, r2
20009712:	2000      	moveq	r0, #0
20009714:	4770      	bxeq	lr
20009716:	f110 0f00 	cmn.w	r0, #0
2000971a:	ea91 0f03 	teq	r1, r3
2000971e:	bf58      	it	pl
20009720:	4299      	cmppl	r1, r3
20009722:	bf08      	it	eq
20009724:	4290      	cmpeq	r0, r2
20009726:	bf2c      	ite	cs
20009728:	17d8      	asrcs	r0, r3, #31
2000972a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
2000972e:	f040 0001 	orr.w	r0, r0, #1
20009732:	4770      	bx	lr
20009734:	ea4f 0c41 	mov.w	ip, r1, lsl #1
20009738:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
2000973c:	d102      	bne.n	20009744 <__cmpdf2+0x64>
2000973e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
20009742:	d107      	bne.n	20009754 <__cmpdf2+0x74>
20009744:	ea4f 0c43 	mov.w	ip, r3, lsl #1
20009748:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
2000974c:	d1d6      	bne.n	200096fc <__cmpdf2+0x1c>
2000974e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
20009752:	d0d3      	beq.n	200096fc <__cmpdf2+0x1c>
20009754:	f85d 0b04 	ldr.w	r0, [sp], #4
20009758:	4770      	bx	lr
2000975a:	bf00      	nop

2000975c <__aeabi_cdrcmple>:
2000975c:	4684      	mov	ip, r0
2000975e:	4610      	mov	r0, r2
20009760:	4662      	mov	r2, ip
20009762:	468c      	mov	ip, r1
20009764:	4619      	mov	r1, r3
20009766:	4663      	mov	r3, ip
20009768:	e000      	b.n	2000976c <__aeabi_cdcmpeq>
2000976a:	bf00      	nop

2000976c <__aeabi_cdcmpeq>:
2000976c:	b501      	push	{r0, lr}
2000976e:	f7ff ffb7 	bl	200096e0 <__cmpdf2>
20009772:	2800      	cmp	r0, #0
20009774:	bf48      	it	mi
20009776:	f110 0f00 	cmnmi.w	r0, #0
2000977a:	bd01      	pop	{r0, pc}

2000977c <__aeabi_dcmpeq>:
2000977c:	f84d ed08 	str.w	lr, [sp, #-8]!
20009780:	f7ff fff4 	bl	2000976c <__aeabi_cdcmpeq>
20009784:	bf0c      	ite	eq
20009786:	2001      	moveq	r0, #1
20009788:	2000      	movne	r0, #0
2000978a:	f85d fb08 	ldr.w	pc, [sp], #8
2000978e:	bf00      	nop

20009790 <__aeabi_dcmplt>:
20009790:	f84d ed08 	str.w	lr, [sp, #-8]!
20009794:	f7ff ffea 	bl	2000976c <__aeabi_cdcmpeq>
20009798:	bf34      	ite	cc
2000979a:	2001      	movcc	r0, #1
2000979c:	2000      	movcs	r0, #0
2000979e:	f85d fb08 	ldr.w	pc, [sp], #8
200097a2:	bf00      	nop

200097a4 <__aeabi_dcmple>:
200097a4:	f84d ed08 	str.w	lr, [sp, #-8]!
200097a8:	f7ff ffe0 	bl	2000976c <__aeabi_cdcmpeq>
200097ac:	bf94      	ite	ls
200097ae:	2001      	movls	r0, #1
200097b0:	2000      	movhi	r0, #0
200097b2:	f85d fb08 	ldr.w	pc, [sp], #8
200097b6:	bf00      	nop

200097b8 <__aeabi_dcmpge>:
200097b8:	f84d ed08 	str.w	lr, [sp, #-8]!
200097bc:	f7ff ffce 	bl	2000975c <__aeabi_cdrcmple>
200097c0:	bf94      	ite	ls
200097c2:	2001      	movls	r0, #1
200097c4:	2000      	movhi	r0, #0
200097c6:	f85d fb08 	ldr.w	pc, [sp], #8
200097ca:	bf00      	nop

200097cc <__aeabi_dcmpgt>:
200097cc:	f84d ed08 	str.w	lr, [sp, #-8]!
200097d0:	f7ff ffc4 	bl	2000975c <__aeabi_cdrcmple>
200097d4:	bf34      	ite	cc
200097d6:	2001      	movcc	r0, #1
200097d8:	2000      	movcs	r0, #0
200097da:	f85d fb08 	ldr.w	pc, [sp], #8
200097de:	bf00      	nop

200097e0 <__aeabi_d2iz>:
200097e0:	ea4f 0241 	mov.w	r2, r1, lsl #1
200097e4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
200097e8:	d215      	bcs.n	20009816 <__aeabi_d2iz+0x36>
200097ea:	d511      	bpl.n	20009810 <__aeabi_d2iz+0x30>
200097ec:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
200097f0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
200097f4:	d912      	bls.n	2000981c <__aeabi_d2iz+0x3c>
200097f6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
200097fa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
200097fe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
20009802:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
20009806:	fa23 f002 	lsr.w	r0, r3, r2
2000980a:	bf18      	it	ne
2000980c:	4240      	negne	r0, r0
2000980e:	4770      	bx	lr
20009810:	f04f 0000 	mov.w	r0, #0
20009814:	4770      	bx	lr
20009816:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
2000981a:	d105      	bne.n	20009828 <__aeabi_d2iz+0x48>
2000981c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
20009820:	bf08      	it	eq
20009822:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
20009826:	4770      	bx	lr
20009828:	f04f 0000 	mov.w	r0, #0
2000982c:	4770      	bx	lr
2000982e:	bf00      	nop

20009830 <__aeabi_uldivmod>:
20009830:	b94b      	cbnz	r3, 20009846 <__aeabi_uldivmod+0x16>
20009832:	b942      	cbnz	r2, 20009846 <__aeabi_uldivmod+0x16>
20009834:	2900      	cmp	r1, #0
20009836:	bf08      	it	eq
20009838:	2800      	cmpeq	r0, #0
2000983a:	d002      	beq.n	20009842 <__aeabi_uldivmod+0x12>
2000983c:	f04f 31ff 	mov.w	r1, #4294967295
20009840:	4608      	mov	r0, r1
20009842:	f7ff bb79 	b.w	20008f38 <__aeabi_idiv0>
20009846:	b082      	sub	sp, #8
20009848:	46ec      	mov	ip, sp
2000984a:	e92d 5000 	stmdb	sp!, {ip, lr}
2000984e:	f000 f805 	bl	2000985c <__gnu_uldivmod_helper>
20009852:	f8dd e004 	ldr.w	lr, [sp, #4]
20009856:	b002      	add	sp, #8
20009858:	bc0c      	pop	{r2, r3}
2000985a:	4770      	bx	lr

2000985c <__gnu_uldivmod_helper>:
2000985c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000985e:	4614      	mov	r4, r2
20009860:	461d      	mov	r5, r3
20009862:	4606      	mov	r6, r0
20009864:	460f      	mov	r7, r1
20009866:	f000 f9d7 	bl	20009c18 <__udivdi3>
2000986a:	fb00 f505 	mul.w	r5, r0, r5
2000986e:	fba0 2304 	umull	r2, r3, r0, r4
20009872:	fb04 5401 	mla	r4, r4, r1, r5
20009876:	18e3      	adds	r3, r4, r3
20009878:	1ab6      	subs	r6, r6, r2
2000987a:	eb67 0703 	sbc.w	r7, r7, r3
2000987e:	9b06      	ldr	r3, [sp, #24]
20009880:	e9c3 6700 	strd	r6, r7, [r3]
20009884:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20009886:	bf00      	nop

20009888 <__gnu_ldivmod_helper>:
20009888:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000988a:	4614      	mov	r4, r2
2000988c:	461d      	mov	r5, r3
2000988e:	4606      	mov	r6, r0
20009890:	460f      	mov	r7, r1
20009892:	f000 f80f 	bl	200098b4 <__divdi3>
20009896:	fb00 f505 	mul.w	r5, r0, r5
2000989a:	fba0 2304 	umull	r2, r3, r0, r4
2000989e:	fb04 5401 	mla	r4, r4, r1, r5
200098a2:	18e3      	adds	r3, r4, r3
200098a4:	1ab6      	subs	r6, r6, r2
200098a6:	eb67 0703 	sbc.w	r7, r7, r3
200098aa:	9b06      	ldr	r3, [sp, #24]
200098ac:	e9c3 6700 	strd	r6, r7, [r3]
200098b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
200098b2:	bf00      	nop

200098b4 <__divdi3>:
200098b4:	2900      	cmp	r1, #0
200098b6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200098ba:	b085      	sub	sp, #20
200098bc:	f2c0 80c8 	blt.w	20009a50 <__divdi3+0x19c>
200098c0:	2600      	movs	r6, #0
200098c2:	2b00      	cmp	r3, #0
200098c4:	f2c0 80bf 	blt.w	20009a46 <__divdi3+0x192>
200098c8:	4689      	mov	r9, r1
200098ca:	4614      	mov	r4, r2
200098cc:	4605      	mov	r5, r0
200098ce:	469b      	mov	fp, r3
200098d0:	2b00      	cmp	r3, #0
200098d2:	d14a      	bne.n	2000996a <__divdi3+0xb6>
200098d4:	428a      	cmp	r2, r1
200098d6:	d957      	bls.n	20009988 <__divdi3+0xd4>
200098d8:	fab2 f382 	clz	r3, r2
200098dc:	b153      	cbz	r3, 200098f4 <__divdi3+0x40>
200098de:	f1c3 0020 	rsb	r0, r3, #32
200098e2:	fa01 f903 	lsl.w	r9, r1, r3
200098e6:	fa25 f800 	lsr.w	r8, r5, r0
200098ea:	fa12 f403 	lsls.w	r4, r2, r3
200098ee:	409d      	lsls	r5, r3
200098f0:	ea48 0909 	orr.w	r9, r8, r9
200098f4:	0c27      	lsrs	r7, r4, #16
200098f6:	4648      	mov	r0, r9
200098f8:	4639      	mov	r1, r7
200098fa:	fa1f fb84 	uxth.w	fp, r4
200098fe:	f7ff f9df 	bl	20008cc0 <__aeabi_uidiv>
20009902:	4639      	mov	r1, r7
20009904:	4682      	mov	sl, r0
20009906:	4648      	mov	r0, r9
20009908:	f7ff fb08 	bl	20008f1c <__aeabi_uidivmod>
2000990c:	0c2a      	lsrs	r2, r5, #16
2000990e:	fb0b f30a 	mul.w	r3, fp, sl
20009912:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
20009916:	454b      	cmp	r3, r9
20009918:	d909      	bls.n	2000992e <__divdi3+0x7a>
2000991a:	eb19 0904 	adds.w	r9, r9, r4
2000991e:	f10a 3aff 	add.w	sl, sl, #4294967295
20009922:	d204      	bcs.n	2000992e <__divdi3+0x7a>
20009924:	454b      	cmp	r3, r9
20009926:	bf84      	itt	hi
20009928:	f10a 3aff 	addhi.w	sl, sl, #4294967295
2000992c:	44a1      	addhi	r9, r4
2000992e:	ebc3 0909 	rsb	r9, r3, r9
20009932:	4639      	mov	r1, r7
20009934:	4648      	mov	r0, r9
20009936:	b2ad      	uxth	r5, r5
20009938:	f7ff f9c2 	bl	20008cc0 <__aeabi_uidiv>
2000993c:	4639      	mov	r1, r7
2000993e:	4680      	mov	r8, r0
20009940:	4648      	mov	r0, r9
20009942:	f7ff faeb 	bl	20008f1c <__aeabi_uidivmod>
20009946:	fb0b fb08 	mul.w	fp, fp, r8
2000994a:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
2000994e:	45ab      	cmp	fp, r5
20009950:	d907      	bls.n	20009962 <__divdi3+0xae>
20009952:	192d      	adds	r5, r5, r4
20009954:	f108 38ff 	add.w	r8, r8, #4294967295
20009958:	d203      	bcs.n	20009962 <__divdi3+0xae>
2000995a:	45ab      	cmp	fp, r5
2000995c:	bf88      	it	hi
2000995e:	f108 38ff 	addhi.w	r8, r8, #4294967295
20009962:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
20009966:	2700      	movs	r7, #0
20009968:	e003      	b.n	20009972 <__divdi3+0xbe>
2000996a:	428b      	cmp	r3, r1
2000996c:	d957      	bls.n	20009a1e <__divdi3+0x16a>
2000996e:	2700      	movs	r7, #0
20009970:	46b8      	mov	r8, r7
20009972:	4642      	mov	r2, r8
20009974:	463b      	mov	r3, r7
20009976:	b116      	cbz	r6, 2000997e <__divdi3+0xca>
20009978:	4252      	negs	r2, r2
2000997a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
2000997e:	4619      	mov	r1, r3
20009980:	4610      	mov	r0, r2
20009982:	b005      	add	sp, #20
20009984:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20009988:	b922      	cbnz	r2, 20009994 <__divdi3+0xe0>
2000998a:	4611      	mov	r1, r2
2000998c:	2001      	movs	r0, #1
2000998e:	f7ff f997 	bl	20008cc0 <__aeabi_uidiv>
20009992:	4604      	mov	r4, r0
20009994:	fab4 f884 	clz	r8, r4
20009998:	f1b8 0f00 	cmp.w	r8, #0
2000999c:	d15e      	bne.n	20009a5c <__divdi3+0x1a8>
2000999e:	ebc4 0809 	rsb	r8, r4, r9
200099a2:	0c27      	lsrs	r7, r4, #16
200099a4:	fa1f f984 	uxth.w	r9, r4
200099a8:	2101      	movs	r1, #1
200099aa:	9102      	str	r1, [sp, #8]
200099ac:	4639      	mov	r1, r7
200099ae:	4640      	mov	r0, r8
200099b0:	f7ff f986 	bl	20008cc0 <__aeabi_uidiv>
200099b4:	4639      	mov	r1, r7
200099b6:	4682      	mov	sl, r0
200099b8:	4640      	mov	r0, r8
200099ba:	f7ff faaf 	bl	20008f1c <__aeabi_uidivmod>
200099be:	ea4f 4815 	mov.w	r8, r5, lsr #16
200099c2:	fb09 f30a 	mul.w	r3, r9, sl
200099c6:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
200099ca:	455b      	cmp	r3, fp
200099cc:	d909      	bls.n	200099e2 <__divdi3+0x12e>
200099ce:	eb1b 0b04 	adds.w	fp, fp, r4
200099d2:	f10a 3aff 	add.w	sl, sl, #4294967295
200099d6:	d204      	bcs.n	200099e2 <__divdi3+0x12e>
200099d8:	455b      	cmp	r3, fp
200099da:	bf84      	itt	hi
200099dc:	f10a 3aff 	addhi.w	sl, sl, #4294967295
200099e0:	44a3      	addhi	fp, r4
200099e2:	ebc3 0b0b 	rsb	fp, r3, fp
200099e6:	4639      	mov	r1, r7
200099e8:	4658      	mov	r0, fp
200099ea:	b2ad      	uxth	r5, r5
200099ec:	f7ff f968 	bl	20008cc0 <__aeabi_uidiv>
200099f0:	4639      	mov	r1, r7
200099f2:	4680      	mov	r8, r0
200099f4:	4658      	mov	r0, fp
200099f6:	f7ff fa91 	bl	20008f1c <__aeabi_uidivmod>
200099fa:	fb09 f908 	mul.w	r9, r9, r8
200099fe:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
20009a02:	45a9      	cmp	r9, r5
20009a04:	d907      	bls.n	20009a16 <__divdi3+0x162>
20009a06:	192d      	adds	r5, r5, r4
20009a08:	f108 38ff 	add.w	r8, r8, #4294967295
20009a0c:	d203      	bcs.n	20009a16 <__divdi3+0x162>
20009a0e:	45a9      	cmp	r9, r5
20009a10:	bf88      	it	hi
20009a12:	f108 38ff 	addhi.w	r8, r8, #4294967295
20009a16:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
20009a1a:	9f02      	ldr	r7, [sp, #8]
20009a1c:	e7a9      	b.n	20009972 <__divdi3+0xbe>
20009a1e:	fab3 f783 	clz	r7, r3
20009a22:	2f00      	cmp	r7, #0
20009a24:	d168      	bne.n	20009af8 <__divdi3+0x244>
20009a26:	428b      	cmp	r3, r1
20009a28:	bf2c      	ite	cs
20009a2a:	f04f 0900 	movcs.w	r9, #0
20009a2e:	f04f 0901 	movcc.w	r9, #1
20009a32:	4282      	cmp	r2, r0
20009a34:	bf8c      	ite	hi
20009a36:	464c      	movhi	r4, r9
20009a38:	f049 0401 	orrls.w	r4, r9, #1
20009a3c:	2c00      	cmp	r4, #0
20009a3e:	d096      	beq.n	2000996e <__divdi3+0xba>
20009a40:	f04f 0801 	mov.w	r8, #1
20009a44:	e795      	b.n	20009972 <__divdi3+0xbe>
20009a46:	4252      	negs	r2, r2
20009a48:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
20009a4c:	43f6      	mvns	r6, r6
20009a4e:	e73b      	b.n	200098c8 <__divdi3+0x14>
20009a50:	4240      	negs	r0, r0
20009a52:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20009a56:	f04f 36ff 	mov.w	r6, #4294967295
20009a5a:	e732      	b.n	200098c2 <__divdi3+0xe>
20009a5c:	fa04 f408 	lsl.w	r4, r4, r8
20009a60:	f1c8 0720 	rsb	r7, r8, #32
20009a64:	fa35 f307 	lsrs.w	r3, r5, r7
20009a68:	fa29 fa07 	lsr.w	sl, r9, r7
20009a6c:	0c27      	lsrs	r7, r4, #16
20009a6e:	fa09 fb08 	lsl.w	fp, r9, r8
20009a72:	4639      	mov	r1, r7
20009a74:	4650      	mov	r0, sl
20009a76:	ea43 020b 	orr.w	r2, r3, fp
20009a7a:	9202      	str	r2, [sp, #8]
20009a7c:	f7ff f920 	bl	20008cc0 <__aeabi_uidiv>
20009a80:	4639      	mov	r1, r7
20009a82:	fa1f f984 	uxth.w	r9, r4
20009a86:	4683      	mov	fp, r0
20009a88:	4650      	mov	r0, sl
20009a8a:	f7ff fa47 	bl	20008f1c <__aeabi_uidivmod>
20009a8e:	9802      	ldr	r0, [sp, #8]
20009a90:	fb09 f20b 	mul.w	r2, r9, fp
20009a94:	0c03      	lsrs	r3, r0, #16
20009a96:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
20009a9a:	429a      	cmp	r2, r3
20009a9c:	d904      	bls.n	20009aa8 <__divdi3+0x1f4>
20009a9e:	191b      	adds	r3, r3, r4
20009aa0:	f10b 3bff 	add.w	fp, fp, #4294967295
20009aa4:	f0c0 80b1 	bcc.w	20009c0a <__divdi3+0x356>
20009aa8:	1a9b      	subs	r3, r3, r2
20009aaa:	4639      	mov	r1, r7
20009aac:	4618      	mov	r0, r3
20009aae:	9301      	str	r3, [sp, #4]
20009ab0:	f7ff f906 	bl	20008cc0 <__aeabi_uidiv>
20009ab4:	9901      	ldr	r1, [sp, #4]
20009ab6:	4682      	mov	sl, r0
20009ab8:	4608      	mov	r0, r1
20009aba:	4639      	mov	r1, r7
20009abc:	f7ff fa2e 	bl	20008f1c <__aeabi_uidivmod>
20009ac0:	f8dd c008 	ldr.w	ip, [sp, #8]
20009ac4:	fb09 f30a 	mul.w	r3, r9, sl
20009ac8:	fa1f f08c 	uxth.w	r0, ip
20009acc:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
20009ad0:	4293      	cmp	r3, r2
20009ad2:	d908      	bls.n	20009ae6 <__divdi3+0x232>
20009ad4:	1912      	adds	r2, r2, r4
20009ad6:	f10a 3aff 	add.w	sl, sl, #4294967295
20009ada:	d204      	bcs.n	20009ae6 <__divdi3+0x232>
20009adc:	4293      	cmp	r3, r2
20009ade:	bf84      	itt	hi
20009ae0:	f10a 3aff 	addhi.w	sl, sl, #4294967295
20009ae4:	1912      	addhi	r2, r2, r4
20009ae6:	fa05 f508 	lsl.w	r5, r5, r8
20009aea:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
20009aee:	ebc3 0802 	rsb	r8, r3, r2
20009af2:	f8cd e008 	str.w	lr, [sp, #8]
20009af6:	e759      	b.n	200099ac <__divdi3+0xf8>
20009af8:	f1c7 0020 	rsb	r0, r7, #32
20009afc:	fa03 fa07 	lsl.w	sl, r3, r7
20009b00:	40c2      	lsrs	r2, r0
20009b02:	fa35 f300 	lsrs.w	r3, r5, r0
20009b06:	ea42 0b0a 	orr.w	fp, r2, sl
20009b0a:	fa21 f800 	lsr.w	r8, r1, r0
20009b0e:	fa01 f907 	lsl.w	r9, r1, r7
20009b12:	4640      	mov	r0, r8
20009b14:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
20009b18:	ea43 0109 	orr.w	r1, r3, r9
20009b1c:	9102      	str	r1, [sp, #8]
20009b1e:	4651      	mov	r1, sl
20009b20:	fa1f f28b 	uxth.w	r2, fp
20009b24:	9203      	str	r2, [sp, #12]
20009b26:	f7ff f8cb 	bl	20008cc0 <__aeabi_uidiv>
20009b2a:	4651      	mov	r1, sl
20009b2c:	4681      	mov	r9, r0
20009b2e:	4640      	mov	r0, r8
20009b30:	f7ff f9f4 	bl	20008f1c <__aeabi_uidivmod>
20009b34:	9b03      	ldr	r3, [sp, #12]
20009b36:	f8dd c008 	ldr.w	ip, [sp, #8]
20009b3a:	fb03 f209 	mul.w	r2, r3, r9
20009b3e:	ea4f 401c 	mov.w	r0, ip, lsr #16
20009b42:	fa14 f307 	lsls.w	r3, r4, r7
20009b46:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
20009b4a:	42a2      	cmp	r2, r4
20009b4c:	d904      	bls.n	20009b58 <__divdi3+0x2a4>
20009b4e:	eb14 040b 	adds.w	r4, r4, fp
20009b52:	f109 39ff 	add.w	r9, r9, #4294967295
20009b56:	d352      	bcc.n	20009bfe <__divdi3+0x34a>
20009b58:	1aa4      	subs	r4, r4, r2
20009b5a:	4651      	mov	r1, sl
20009b5c:	4620      	mov	r0, r4
20009b5e:	9301      	str	r3, [sp, #4]
20009b60:	f7ff f8ae 	bl	20008cc0 <__aeabi_uidiv>
20009b64:	4651      	mov	r1, sl
20009b66:	4680      	mov	r8, r0
20009b68:	4620      	mov	r0, r4
20009b6a:	f7ff f9d7 	bl	20008f1c <__aeabi_uidivmod>
20009b6e:	9803      	ldr	r0, [sp, #12]
20009b70:	f8dd c008 	ldr.w	ip, [sp, #8]
20009b74:	fb00 f208 	mul.w	r2, r0, r8
20009b78:	fa1f f38c 	uxth.w	r3, ip
20009b7c:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
20009b80:	9b01      	ldr	r3, [sp, #4]
20009b82:	4282      	cmp	r2, r0
20009b84:	d904      	bls.n	20009b90 <__divdi3+0x2dc>
20009b86:	eb10 000b 	adds.w	r0, r0, fp
20009b8a:	f108 38ff 	add.w	r8, r8, #4294967295
20009b8e:	d330      	bcc.n	20009bf2 <__divdi3+0x33e>
20009b90:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
20009b94:	fa1f fc83 	uxth.w	ip, r3
20009b98:	0c1b      	lsrs	r3, r3, #16
20009b9a:	1a80      	subs	r0, r0, r2
20009b9c:	fa1f fe88 	uxth.w	lr, r8
20009ba0:	ea4f 4a18 	mov.w	sl, r8, lsr #16
20009ba4:	fb0c f90e 	mul.w	r9, ip, lr
20009ba8:	fb0c fc0a 	mul.w	ip, ip, sl
20009bac:	fb03 c10e 	mla	r1, r3, lr, ip
20009bb0:	fb03 f20a 	mul.w	r2, r3, sl
20009bb4:	eb01 4119 	add.w	r1, r1, r9, lsr #16
20009bb8:	458c      	cmp	ip, r1
20009bba:	bf88      	it	hi
20009bbc:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
20009bc0:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
20009bc4:	4570      	cmp	r0, lr
20009bc6:	d310      	bcc.n	20009bea <__divdi3+0x336>
20009bc8:	fa1f f989 	uxth.w	r9, r9
20009bcc:	fa05 f707 	lsl.w	r7, r5, r7
20009bd0:	eb09 4001 	add.w	r0, r9, r1, lsl #16
20009bd4:	bf14      	ite	ne
20009bd6:	2200      	movne	r2, #0
20009bd8:	2201      	moveq	r2, #1
20009bda:	4287      	cmp	r7, r0
20009bdc:	bf2c      	ite	cs
20009bde:	2700      	movcs	r7, #0
20009be0:	f002 0701 	andcc.w	r7, r2, #1
20009be4:	2f00      	cmp	r7, #0
20009be6:	f43f aec4 	beq.w	20009972 <__divdi3+0xbe>
20009bea:	f108 38ff 	add.w	r8, r8, #4294967295
20009bee:	2700      	movs	r7, #0
20009bf0:	e6bf      	b.n	20009972 <__divdi3+0xbe>
20009bf2:	4282      	cmp	r2, r0
20009bf4:	bf84      	itt	hi
20009bf6:	4458      	addhi	r0, fp
20009bf8:	f108 38ff 	addhi.w	r8, r8, #4294967295
20009bfc:	e7c8      	b.n	20009b90 <__divdi3+0x2dc>
20009bfe:	42a2      	cmp	r2, r4
20009c00:	bf84      	itt	hi
20009c02:	f109 39ff 	addhi.w	r9, r9, #4294967295
20009c06:	445c      	addhi	r4, fp
20009c08:	e7a6      	b.n	20009b58 <__divdi3+0x2a4>
20009c0a:	429a      	cmp	r2, r3
20009c0c:	bf84      	itt	hi
20009c0e:	f10b 3bff 	addhi.w	fp, fp, #4294967295
20009c12:	191b      	addhi	r3, r3, r4
20009c14:	e748      	b.n	20009aa8 <__divdi3+0x1f4>
20009c16:	bf00      	nop

20009c18 <__udivdi3>:
20009c18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20009c1c:	460c      	mov	r4, r1
20009c1e:	b083      	sub	sp, #12
20009c20:	4680      	mov	r8, r0
20009c22:	4616      	mov	r6, r2
20009c24:	4689      	mov	r9, r1
20009c26:	461f      	mov	r7, r3
20009c28:	4615      	mov	r5, r2
20009c2a:	468a      	mov	sl, r1
20009c2c:	2b00      	cmp	r3, #0
20009c2e:	d14b      	bne.n	20009cc8 <__udivdi3+0xb0>
20009c30:	428a      	cmp	r2, r1
20009c32:	d95c      	bls.n	20009cee <__udivdi3+0xd6>
20009c34:	fab2 f382 	clz	r3, r2
20009c38:	b15b      	cbz	r3, 20009c52 <__udivdi3+0x3a>
20009c3a:	f1c3 0020 	rsb	r0, r3, #32
20009c3e:	fa01 fa03 	lsl.w	sl, r1, r3
20009c42:	fa28 f200 	lsr.w	r2, r8, r0
20009c46:	fa16 f503 	lsls.w	r5, r6, r3
20009c4a:	fa08 f803 	lsl.w	r8, r8, r3
20009c4e:	ea42 0a0a 	orr.w	sl, r2, sl
20009c52:	0c2e      	lsrs	r6, r5, #16
20009c54:	4650      	mov	r0, sl
20009c56:	4631      	mov	r1, r6
20009c58:	b2af      	uxth	r7, r5
20009c5a:	f7ff f831 	bl	20008cc0 <__aeabi_uidiv>
20009c5e:	4631      	mov	r1, r6
20009c60:	ea4f 4418 	mov.w	r4, r8, lsr #16
20009c64:	4681      	mov	r9, r0
20009c66:	4650      	mov	r0, sl
20009c68:	f7ff f958 	bl	20008f1c <__aeabi_uidivmod>
20009c6c:	fb07 f309 	mul.w	r3, r7, r9
20009c70:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
20009c74:	4553      	cmp	r3, sl
20009c76:	d909      	bls.n	20009c8c <__udivdi3+0x74>
20009c78:	eb1a 0a05 	adds.w	sl, sl, r5
20009c7c:	f109 39ff 	add.w	r9, r9, #4294967295
20009c80:	d204      	bcs.n	20009c8c <__udivdi3+0x74>
20009c82:	4553      	cmp	r3, sl
20009c84:	bf84      	itt	hi
20009c86:	f109 39ff 	addhi.w	r9, r9, #4294967295
20009c8a:	44aa      	addhi	sl, r5
20009c8c:	ebc3 0a0a 	rsb	sl, r3, sl
20009c90:	4631      	mov	r1, r6
20009c92:	4650      	mov	r0, sl
20009c94:	fa1f f888 	uxth.w	r8, r8
20009c98:	f7ff f812 	bl	20008cc0 <__aeabi_uidiv>
20009c9c:	4631      	mov	r1, r6
20009c9e:	4604      	mov	r4, r0
20009ca0:	4650      	mov	r0, sl
20009ca2:	f7ff f93b 	bl	20008f1c <__aeabi_uidivmod>
20009ca6:	fb07 f704 	mul.w	r7, r7, r4
20009caa:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
20009cae:	4547      	cmp	r7, r8
20009cb0:	d906      	bls.n	20009cc0 <__udivdi3+0xa8>
20009cb2:	3c01      	subs	r4, #1
20009cb4:	eb18 0805 	adds.w	r8, r8, r5
20009cb8:	d202      	bcs.n	20009cc0 <__udivdi3+0xa8>
20009cba:	4547      	cmp	r7, r8
20009cbc:	bf88      	it	hi
20009cbe:	3c01      	subhi	r4, #1
20009cc0:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
20009cc4:	2600      	movs	r6, #0
20009cc6:	e05c      	b.n	20009d82 <__udivdi3+0x16a>
20009cc8:	428b      	cmp	r3, r1
20009cca:	d858      	bhi.n	20009d7e <__udivdi3+0x166>
20009ccc:	fab3 f683 	clz	r6, r3
20009cd0:	2e00      	cmp	r6, #0
20009cd2:	d15b      	bne.n	20009d8c <__udivdi3+0x174>
20009cd4:	428b      	cmp	r3, r1
20009cd6:	bf2c      	ite	cs
20009cd8:	2200      	movcs	r2, #0
20009cda:	2201      	movcc	r2, #1
20009cdc:	4285      	cmp	r5, r0
20009cde:	bf8c      	ite	hi
20009ce0:	4615      	movhi	r5, r2
20009ce2:	f042 0501 	orrls.w	r5, r2, #1
20009ce6:	2d00      	cmp	r5, #0
20009ce8:	d049      	beq.n	20009d7e <__udivdi3+0x166>
20009cea:	2401      	movs	r4, #1
20009cec:	e049      	b.n	20009d82 <__udivdi3+0x16a>
20009cee:	b922      	cbnz	r2, 20009cfa <__udivdi3+0xe2>
20009cf0:	4611      	mov	r1, r2
20009cf2:	2001      	movs	r0, #1
20009cf4:	f7fe ffe4 	bl	20008cc0 <__aeabi_uidiv>
20009cf8:	4605      	mov	r5, r0
20009cfa:	fab5 f685 	clz	r6, r5
20009cfe:	2e00      	cmp	r6, #0
20009d00:	f040 80ba 	bne.w	20009e78 <__udivdi3+0x260>
20009d04:	1b64      	subs	r4, r4, r5
20009d06:	0c2f      	lsrs	r7, r5, #16
20009d08:	fa1f fa85 	uxth.w	sl, r5
20009d0c:	2601      	movs	r6, #1
20009d0e:	4639      	mov	r1, r7
20009d10:	4620      	mov	r0, r4
20009d12:	f7fe ffd5 	bl	20008cc0 <__aeabi_uidiv>
20009d16:	4639      	mov	r1, r7
20009d18:	ea4f 4b18 	mov.w	fp, r8, lsr #16
20009d1c:	4681      	mov	r9, r0
20009d1e:	4620      	mov	r0, r4
20009d20:	f7ff f8fc 	bl	20008f1c <__aeabi_uidivmod>
20009d24:	fb0a f309 	mul.w	r3, sl, r9
20009d28:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
20009d2c:	455b      	cmp	r3, fp
20009d2e:	d909      	bls.n	20009d44 <__udivdi3+0x12c>
20009d30:	eb1b 0b05 	adds.w	fp, fp, r5
20009d34:	f109 39ff 	add.w	r9, r9, #4294967295
20009d38:	d204      	bcs.n	20009d44 <__udivdi3+0x12c>
20009d3a:	455b      	cmp	r3, fp
20009d3c:	bf84      	itt	hi
20009d3e:	f109 39ff 	addhi.w	r9, r9, #4294967295
20009d42:	44ab      	addhi	fp, r5
20009d44:	ebc3 0b0b 	rsb	fp, r3, fp
20009d48:	4639      	mov	r1, r7
20009d4a:	4658      	mov	r0, fp
20009d4c:	fa1f f888 	uxth.w	r8, r8
20009d50:	f7fe ffb6 	bl	20008cc0 <__aeabi_uidiv>
20009d54:	4639      	mov	r1, r7
20009d56:	4604      	mov	r4, r0
20009d58:	4658      	mov	r0, fp
20009d5a:	f7ff f8df 	bl	20008f1c <__aeabi_uidivmod>
20009d5e:	fb0a fa04 	mul.w	sl, sl, r4
20009d62:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
20009d66:	45c2      	cmp	sl, r8
20009d68:	d906      	bls.n	20009d78 <__udivdi3+0x160>
20009d6a:	3c01      	subs	r4, #1
20009d6c:	eb18 0805 	adds.w	r8, r8, r5
20009d70:	d202      	bcs.n	20009d78 <__udivdi3+0x160>
20009d72:	45c2      	cmp	sl, r8
20009d74:	bf88      	it	hi
20009d76:	3c01      	subhi	r4, #1
20009d78:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
20009d7c:	e001      	b.n	20009d82 <__udivdi3+0x16a>
20009d7e:	2600      	movs	r6, #0
20009d80:	4634      	mov	r4, r6
20009d82:	4631      	mov	r1, r6
20009d84:	4620      	mov	r0, r4
20009d86:	b003      	add	sp, #12
20009d88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20009d8c:	f1c6 0020 	rsb	r0, r6, #32
20009d90:	40b3      	lsls	r3, r6
20009d92:	fa32 f700 	lsrs.w	r7, r2, r0
20009d96:	fa21 fb00 	lsr.w	fp, r1, r0
20009d9a:	431f      	orrs	r7, r3
20009d9c:	fa14 f206 	lsls.w	r2, r4, r6
20009da0:	fa28 f100 	lsr.w	r1, r8, r0
20009da4:	4658      	mov	r0, fp
20009da6:	ea4f 4a17 	mov.w	sl, r7, lsr #16
20009daa:	4311      	orrs	r1, r2
20009dac:	9100      	str	r1, [sp, #0]
20009dae:	4651      	mov	r1, sl
20009db0:	b2bb      	uxth	r3, r7
20009db2:	9301      	str	r3, [sp, #4]
20009db4:	f7fe ff84 	bl	20008cc0 <__aeabi_uidiv>
20009db8:	4651      	mov	r1, sl
20009dba:	40b5      	lsls	r5, r6
20009dbc:	4681      	mov	r9, r0
20009dbe:	4658      	mov	r0, fp
20009dc0:	f7ff f8ac 	bl	20008f1c <__aeabi_uidivmod>
20009dc4:	9c01      	ldr	r4, [sp, #4]
20009dc6:	9800      	ldr	r0, [sp, #0]
20009dc8:	fb04 f309 	mul.w	r3, r4, r9
20009dcc:	ea4f 4c10 	mov.w	ip, r0, lsr #16
20009dd0:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
20009dd4:	455b      	cmp	r3, fp
20009dd6:	d905      	bls.n	20009de4 <__udivdi3+0x1cc>
20009dd8:	eb1b 0b07 	adds.w	fp, fp, r7
20009ddc:	f109 39ff 	add.w	r9, r9, #4294967295
20009de0:	f0c0 808e 	bcc.w	20009f00 <__udivdi3+0x2e8>
20009de4:	ebc3 0b0b 	rsb	fp, r3, fp
20009de8:	4651      	mov	r1, sl
20009dea:	4658      	mov	r0, fp
20009dec:	f7fe ff68 	bl	20008cc0 <__aeabi_uidiv>
20009df0:	4651      	mov	r1, sl
20009df2:	4604      	mov	r4, r0
20009df4:	4658      	mov	r0, fp
20009df6:	f7ff f891 	bl	20008f1c <__aeabi_uidivmod>
20009dfa:	9801      	ldr	r0, [sp, #4]
20009dfc:	9a00      	ldr	r2, [sp, #0]
20009dfe:	fb00 f304 	mul.w	r3, r0, r4
20009e02:	fa1f fc82 	uxth.w	ip, r2
20009e06:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
20009e0a:	4293      	cmp	r3, r2
20009e0c:	d906      	bls.n	20009e1c <__udivdi3+0x204>
20009e0e:	3c01      	subs	r4, #1
20009e10:	19d2      	adds	r2, r2, r7
20009e12:	d203      	bcs.n	20009e1c <__udivdi3+0x204>
20009e14:	4293      	cmp	r3, r2
20009e16:	d901      	bls.n	20009e1c <__udivdi3+0x204>
20009e18:	19d2      	adds	r2, r2, r7
20009e1a:	3c01      	subs	r4, #1
20009e1c:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
20009e20:	b2a8      	uxth	r0, r5
20009e22:	1ad2      	subs	r2, r2, r3
20009e24:	0c2d      	lsrs	r5, r5, #16
20009e26:	fa1f fc84 	uxth.w	ip, r4
20009e2a:	0c23      	lsrs	r3, r4, #16
20009e2c:	fb00 f70c 	mul.w	r7, r0, ip
20009e30:	fb00 fe03 	mul.w	lr, r0, r3
20009e34:	fb05 e10c 	mla	r1, r5, ip, lr
20009e38:	fb05 f503 	mul.w	r5, r5, r3
20009e3c:	eb01 4117 	add.w	r1, r1, r7, lsr #16
20009e40:	458e      	cmp	lr, r1
20009e42:	bf88      	it	hi
20009e44:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
20009e48:	eb05 4511 	add.w	r5, r5, r1, lsr #16
20009e4c:	42aa      	cmp	r2, r5
20009e4e:	d310      	bcc.n	20009e72 <__udivdi3+0x25a>
20009e50:	b2bf      	uxth	r7, r7
20009e52:	fa08 f606 	lsl.w	r6, r8, r6
20009e56:	eb07 4201 	add.w	r2, r7, r1, lsl #16
20009e5a:	bf14      	ite	ne
20009e5c:	f04f 0e00 	movne.w	lr, #0
20009e60:	f04f 0e01 	moveq.w	lr, #1
20009e64:	4296      	cmp	r6, r2
20009e66:	bf2c      	ite	cs
20009e68:	2600      	movcs	r6, #0
20009e6a:	f00e 0601 	andcc.w	r6, lr, #1
20009e6e:	2e00      	cmp	r6, #0
20009e70:	d087      	beq.n	20009d82 <__udivdi3+0x16a>
20009e72:	3c01      	subs	r4, #1
20009e74:	2600      	movs	r6, #0
20009e76:	e784      	b.n	20009d82 <__udivdi3+0x16a>
20009e78:	40b5      	lsls	r5, r6
20009e7a:	f1c6 0120 	rsb	r1, r6, #32
20009e7e:	fa24 f901 	lsr.w	r9, r4, r1
20009e82:	fa28 f201 	lsr.w	r2, r8, r1
20009e86:	0c2f      	lsrs	r7, r5, #16
20009e88:	40b4      	lsls	r4, r6
20009e8a:	4639      	mov	r1, r7
20009e8c:	4648      	mov	r0, r9
20009e8e:	4322      	orrs	r2, r4
20009e90:	9200      	str	r2, [sp, #0]
20009e92:	f7fe ff15 	bl	20008cc0 <__aeabi_uidiv>
20009e96:	4639      	mov	r1, r7
20009e98:	fa1f fa85 	uxth.w	sl, r5
20009e9c:	4683      	mov	fp, r0
20009e9e:	4648      	mov	r0, r9
20009ea0:	f7ff f83c 	bl	20008f1c <__aeabi_uidivmod>
20009ea4:	9b00      	ldr	r3, [sp, #0]
20009ea6:	0c1a      	lsrs	r2, r3, #16
20009ea8:	fb0a f30b 	mul.w	r3, sl, fp
20009eac:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
20009eb0:	42a3      	cmp	r3, r4
20009eb2:	d903      	bls.n	20009ebc <__udivdi3+0x2a4>
20009eb4:	1964      	adds	r4, r4, r5
20009eb6:	f10b 3bff 	add.w	fp, fp, #4294967295
20009eba:	d327      	bcc.n	20009f0c <__udivdi3+0x2f4>
20009ebc:	1ae4      	subs	r4, r4, r3
20009ebe:	4639      	mov	r1, r7
20009ec0:	4620      	mov	r0, r4
20009ec2:	f7fe fefd 	bl	20008cc0 <__aeabi_uidiv>
20009ec6:	4639      	mov	r1, r7
20009ec8:	4681      	mov	r9, r0
20009eca:	4620      	mov	r0, r4
20009ecc:	f7ff f826 	bl	20008f1c <__aeabi_uidivmod>
20009ed0:	9800      	ldr	r0, [sp, #0]
20009ed2:	fb0a f309 	mul.w	r3, sl, r9
20009ed6:	fa1f fc80 	uxth.w	ip, r0
20009eda:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
20009ede:	42a3      	cmp	r3, r4
20009ee0:	d908      	bls.n	20009ef4 <__udivdi3+0x2dc>
20009ee2:	1964      	adds	r4, r4, r5
20009ee4:	f109 39ff 	add.w	r9, r9, #4294967295
20009ee8:	d204      	bcs.n	20009ef4 <__udivdi3+0x2dc>
20009eea:	42a3      	cmp	r3, r4
20009eec:	bf84      	itt	hi
20009eee:	f109 39ff 	addhi.w	r9, r9, #4294967295
20009ef2:	1964      	addhi	r4, r4, r5
20009ef4:	fa08 f806 	lsl.w	r8, r8, r6
20009ef8:	1ae4      	subs	r4, r4, r3
20009efa:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
20009efe:	e706      	b.n	20009d0e <__udivdi3+0xf6>
20009f00:	455b      	cmp	r3, fp
20009f02:	bf84      	itt	hi
20009f04:	f109 39ff 	addhi.w	r9, r9, #4294967295
20009f08:	44bb      	addhi	fp, r7
20009f0a:	e76b      	b.n	20009de4 <__udivdi3+0x1cc>
20009f0c:	42a3      	cmp	r3, r4
20009f0e:	bf84      	itt	hi
20009f10:	f10b 3bff 	addhi.w	fp, fp, #4294967295
20009f14:	1964      	addhi	r4, r4, r5
20009f16:	e7d1      	b.n	20009ebc <__udivdi3+0x2a4>

20009f18 <DAMAGED_THRESH>:
20009f18:	0023 0000 3123 000a 6559 7465 0000 0000     #...#1..Yeet....
20009f28:	3023 000a 0d31 0000 0d32 0000 0d33 0000     #0..1...2...3...
20009f38:	6548 7061 6120 646e 7320 6174 6b63 6320     Heap and stack c
20009f48:	6c6f 696c 6973 6e6f 000a 0000               ollision....

20009f54 <g_config_reg_lut>:
20009f54:	3000 4001 3004 4001 3008 4001 300c 4001     .0.@.0.@.0.@.0.@
20009f64:	3010 4001 3014 4001 3018 4001 301c 4001     .0.@.0.@.0.@.0.@
20009f74:	3020 4001 3024 4001 3028 4001 302c 4001      0.@$0.@(0.@,0.@
20009f84:	3030 4001 3034 4001 3038 4001 303c 4001     00.@40.@80.@<0.@
20009f94:	3040 4001 3044 4001 3048 4001 304c 4001     @0.@D0.@H0.@L0.@
20009fa4:	3050 4001 3054 4001 3058 4001 305c 4001     P0.@T0.@X0.@\0.@
20009fb4:	3060 4001 3064 4001 3068 4001 306c 4001     `0.@d0.@h0.@l0.@
20009fc4:	3070 4001 3074 4001 3078 4001 307c 4001     p0.@t0.@x0.@|0.@

20009fd4 <g_gpio_irqn_lut>:
20009fd4:	0020 0021 0022 0023 0024 0025 0026 0027      .!.".#.$.%.&.'.
20009fe4:	0028 0029 002a 002b 002c 002d 002e 002f     (.).*.+.,.-.../.
20009ff4:	0030 0031 0032 0033 0034 0035 0036 0037     0.1.2.3.4.5.6.7.
2000a004:	0038 0039 003a 003b 003c 003d 003e 003f     8.9.:.;.<.=.>.?.
2000a014:	2e2e 642f 6972 6576 7372 432f 726f 5565     ../drivers/CoreU
2000a024:	5241 6154 6270 632f 726f 5f65 6175 7472     ARTapb/core_uart
2000a034:	615f 6270 632e 0000 2e2e 642f 6972 6576     _apb.c..../drive
2000a044:	7372 432f 726f 5365 4950 632f 726f 5f65     rs/CoreSPI/core_
2000a054:	7073 2e69 0063 0000                         spi.c...

2000a05c <C.18.2576>:
2000a05c:	0001 0000 0002 0000 0004 0000 0001 0000     ................

2000a06c <_global_impure_ptr>:
2000a06c:	a308 2000 0043 0000 000a 0000               ... C.......

2000a078 <blanks.3577>:
2000a078:	2020 2020 2020 2020 2020 2020 2020 2020                     

2000a088 <zeroes.3578>:
2000a088:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
2000a098:	3130 3332 3534 3736 3938 4241 4443 4645     0123456789ABCDEF
2000a0a8:	0000 0000 4e49 0046 6e69 0066 414e 004e     ....INF.inf.NAN.
2000a0b8:	616e 006e 3130 3332 3534 3736 3938 6261     nan.0123456789ab
2000a0c8:	6463 6665 0000 0000 6e28 6c75 296c 0000     cdef....(null)..
2000a0d8:	0030 0000 6e49 6966 696e 7974 0000 0000     0...Infinity....
2000a0e8:	614e 004e                                   NaN.

2000a0ec <__sf_fake_stdin>:
	...

2000a10c <__sf_fake_stdout>:
	...

2000a12c <__sf_fake_stderr>:
	...

2000a14c <charset>:
2000a14c:	a184 2000                                   ... 

2000a150 <lconv>:
2000a150:	a180 2000 a0a8 2000 a0a8 2000 a0a8 2000     ... ... ... ... 
2000a160:	a0a8 2000 a0a8 2000 a0a8 2000 a0a8 2000     ... ... ... ... 
2000a170:	a0a8 2000 a0a8 2000 ffff ffff ffff ffff     ... ... ........
2000a180:	002e 0000 5349 2d4f 3838 3935 312d 0000     ....ISO-8859-1..

2000a190 <__mprec_tens>:
2000a190:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
2000a1a0:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
2000a1b0:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
2000a1c0:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
2000a1d0:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
2000a1e0:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
2000a1f0:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
2000a200:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
2000a210:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
2000a220:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
2000a230:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
2000a240:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
2000a250:	9db4 79d9 7843 44ea                         ...yCx.D

2000a258 <p05.2463>:
2000a258:	0005 0000 0019 0000 007d 0000 0000 0000     ........}.......

2000a268 <__mprec_bigtens>:
2000a268:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
2000a278:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
2000a288:	bf3c 7f73 4fdd 7515                         <.s..O.u

2000a290 <__mprec_tinytens>:
2000a290:	89bc 97d8 d2b2 3c9c a733 d5a8 f623 3949     .......<3...#.I9
2000a2a0:	a73d 44f4 0ffd 32a5 979d cf8c ba08 255b     =..D...2......[%
2000a2b0:	6f43 64ac 0628 0ac8                         Co.d(...

2000a2b8 <_init>:
2000a2b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000a2ba:	bf00      	nop
2000a2bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
2000a2be:	bc08      	pop	{r3}
2000a2c0:	469e      	mov	lr, r3
2000a2c2:	4770      	bx	lr

2000a2c4 <_fini>:
2000a2c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000a2c6:	bf00      	nop
2000a2c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
2000a2ca:	bc08      	pop	{r3}
2000a2cc:	469e      	mov	lr, r3
2000a2ce:	4770      	bx	lr

2000a2d0 <__frame_dummy_init_array_entry>:
2000a2d0:	0485 2000                                   ... 

2000a2d4 <__do_global_dtors_aux_fini_array_entry>:
2000a2d4:	0471 2000                                   q.. 
