Start time: 13:44:55 on Sep 09,2025
qverilog dl.v 
-- Compiling module dl
-- Compiling module dl_tb

Top level modules:
	dl_tb
# vsim -lib work work.dl_tb -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.dl_tb(fast)
# run -all
# clk=0 rst=1 din=0 q=x qbar=x Time=0
# clk=1 rst=1 din=1 q=1 qbar=0 Time=5
# clk=0 rst=1 din=1 q=1 qbar=0 Time=10
# clk=1 rst=1 din=1 q=1 qbar=0 Time=15
# clk=0 rst=1 din=1 q=1 qbar=0 Time=20
# clk=1 rst=1 din=1 q=1 qbar=0 Time=25
# clk=0 rst=1 din=1 q=1 qbar=0 Time=30
# clk=1 rst=1 din=1 q=1 qbar=0 Time=35
# clk=0 rst=1 din=1 q=1 qbar=0 Time=40
# clk=1 rst=1 din=1 q=1 qbar=0 Time=45
# clk=0 rst=1 din=1 q=1 qbar=0 Time=50
# clk=1 rst=1 din=1 q=1 qbar=0 Time=55
# clk=0 rst=1 din=1 q=1 qbar=0 Time=60
# clk=1 rst=1 din=1 q=1 qbar=0 Time=65
# clk=0 rst=1 din=1 q=1 qbar=0 Time=70
# clk=1 rst=1 din=1 q=1 qbar=0 Time=75
# clk=0 rst=1 din=1 q=1 qbar=0 Time=80
# clk=1 rst=1 din=1 q=1 qbar=0 Time=85
# clk=0 rst=1 din=1 q=1 qbar=0 Time=90
# clk=1 rst=1 din=1 q=1 qbar=0 Time=95
# ** Note: $stop    : dl.v(52)
#    Time: 100 ns  Iteration: 0  Instance: /dl_tb
# Break at dl.v line 52
# Stopped at dl.v line 52
#  quit -f
# End time: 13:44:57 on Sep 09,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
