// Seed: 3650444793
module module_0;
  assign id_1 = id_1;
  wire id_3, id_4;
  assign id_1 = id_2[-1'b0 :-1'b0];
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  id_3(
      .id_0(id_1), .id_1(1), .id_2(-1), .id_3(id_4), .id_4(1), .id_5(id_1)
  );
  module_0 modCall_1 ();
  id_5(
      1'b0
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  parameter id_6 = -1;
  assign id_2 = id_6;
  module_0 modCall_1 ();
  wire id_7;
  wire id_8;
endmodule
