INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/squid/OneDrive/Documents/Vivado/2023/UARTFirstProject/UARTFirstProject.srcs/sources_1/new/readClk_Rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'readClk_Rx'
