{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 31 17:02:29 2013 " "Info: Processing started: Thu Oct 31 17:02:29 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off pulse_picker -c pulse_picker " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off pulse_picker -c pulse_picker" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "PD_clk " "Info: Assuming node \"PD_clk\" is an undefined clock" {  } { { "pulse_picker.gdf" "" { Schematic "F:/dual FBlaser driver 单片机程序/CPLD/pulse_picker.gdf" { { 88 144 312 104 "PD_clk" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "PD_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "PD_clk register pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0\|dffs\[3\] register pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0\|dffs\[4\] 217.39 MHz 4.6 ns Internal " "Info: Clock \"PD_clk\" has Internal fmax of 217.39 MHz between source register \"pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0\|dffs\[3\]\" and destination register \"pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0\|dffs\[4\]\" (period= 4.6 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.600 ns + Longest register register " "Info: + Longest register to register delay is 2.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0\|dffs\[3\] 1 REG LC20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC20; Fanout = 5; REG Node = 'pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0\|dffs\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[3] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 300 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.500 ns) 2.600 ns pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0\|dffs\[4\] 2 REG LC18 5 " "Info: 2: + IC(1.100 ns) + CELL(1.500 ns) = 2.600 ns; Loc. = LC18; Fanout = 5; REG Node = 'pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0\|dffs\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[3] pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[4] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 300 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns ( 57.69 % ) " "Info: Total cell delay = 1.500 ns ( 57.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.100 ns ( 42.31 % ) " "Info: Total interconnect delay = 1.100 ns ( 42.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[3] pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.600 ns" { pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[3] {} pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[4] {} } { 0.000ns 1.100ns } { 0.000ns 1.500ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PD_clk destination 2.900 ns + Shortest register " "Info: + Shortest clock path from clock \"PD_clk\" to destination register is 2.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 0.600 ns PD_clk 1 CLK PIN_33 20 " "Info: 1: + IC(0.000 ns) + CELL(0.600 ns) = 0.600 ns; Loc. = PIN_33; Fanout = 20; CLK Node = 'PD_clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PD_clk } "NODE_NAME" } } { "pulse_picker.gdf" "" { Schematic "F:/dual FBlaser driver 单片机程序/CPLD/pulse_picker.gdf" { { 88 144 312 104 "PD_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.200 ns) 2.900 ns pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0\|dffs\[4\] 2 REG LC18 5 " "Info: 2: + IC(1.100 ns) + CELL(1.200 ns) = 2.900 ns; Loc. = LC18; Fanout = 5; REG Node = 'pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0\|dffs\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { PD_clk pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[4] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 300 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.800 ns ( 62.07 % ) " "Info: Total cell delay = 1.800 ns ( 62.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.100 ns ( 37.93 % ) " "Info: Total interconnect delay = 1.100 ns ( 37.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { PD_clk pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { PD_clk {} PD_clk~out {} pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[4] {} } { 0.000ns 0.000ns 1.100ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PD_clk source 2.900 ns - Longest register " "Info: - Longest clock path from clock \"PD_clk\" to source register is 2.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 0.600 ns PD_clk 1 CLK PIN_33 20 " "Info: 1: + IC(0.000 ns) + CELL(0.600 ns) = 0.600 ns; Loc. = PIN_33; Fanout = 20; CLK Node = 'PD_clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PD_clk } "NODE_NAME" } } { "pulse_picker.gdf" "" { Schematic "F:/dual FBlaser driver 单片机程序/CPLD/pulse_picker.gdf" { { 88 144 312 104 "PD_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.200 ns) 2.900 ns pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0\|dffs\[3\] 2 REG LC20 5 " "Info: 2: + IC(1.100 ns) + CELL(1.200 ns) = 2.900 ns; Loc. = LC20; Fanout = 5; REG Node = 'pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0\|dffs\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { PD_clk pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[3] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 300 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.800 ns ( 62.07 % ) " "Info: Total cell delay = 1.800 ns ( 62.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.100 ns ( 37.93 % ) " "Info: Total interconnect delay = 1.100 ns ( 37.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { PD_clk pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { PD_clk {} PD_clk~out {} pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[3] {} } { 0.000ns 0.000ns 1.100ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { PD_clk pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { PD_clk {} PD_clk~out {} pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[4] {} } { 0.000ns 0.000ns 1.100ns } { 0.000ns 0.600ns 1.200ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { PD_clk pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { PD_clk {} PD_clk~out {} pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[3] {} } { 0.000ns 0.000ns 1.100ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns + " "Info: + Micro clock to output delay of source is 0.700 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 300 12 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.300 ns + " "Info: + Micro setup delay of destination is 1.300 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 300 12 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[3] pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.600 ns" { pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[3] {} pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[4] {} } { 0.000ns 1.100ns } { 0.000ns 1.500ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { PD_clk pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { PD_clk {} PD_clk~out {} pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[4] {} } { 0.000ns 0.000ns 1.100ns } { 0.000ns 0.600ns 1.200ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { PD_clk pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { PD_clk {} PD_clk~out {} pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[3] {} } { 0.000ns 0.000ns 1.100ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "PD_clk AA pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0\|dffs\[4\] 7.600 ns register " "Info: tco from clock \"PD_clk\" to destination pin \"AA\" through register \"pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0\|dffs\[4\]\" is 7.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PD_clk source 2.900 ns + Longest register " "Info: + Longest clock path from clock \"PD_clk\" to source register is 2.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 0.600 ns PD_clk 1 CLK PIN_33 20 " "Info: 1: + IC(0.000 ns) + CELL(0.600 ns) = 0.600 ns; Loc. = PIN_33; Fanout = 20; CLK Node = 'PD_clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PD_clk } "NODE_NAME" } } { "pulse_picker.gdf" "" { Schematic "F:/dual FBlaser driver 单片机程序/CPLD/pulse_picker.gdf" { { 88 144 312 104 "PD_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.200 ns) 2.900 ns pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0\|dffs\[4\] 2 REG LC18 5 " "Info: 2: + IC(1.100 ns) + CELL(1.200 ns) = 2.900 ns; Loc. = LC18; Fanout = 5; REG Node = 'pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0\|dffs\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { PD_clk pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[4] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 300 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.800 ns ( 62.07 % ) " "Info: Total cell delay = 1.800 ns ( 62.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.100 ns ( 37.93 % ) " "Info: Total interconnect delay = 1.100 ns ( 37.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { PD_clk pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { PD_clk {} PD_clk~out {} pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[4] {} } { 0.000ns 0.000ns 1.100ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns + " "Info: + Micro clock to output delay of source is 0.700 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 300 12 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.000 ns + Longest register pin " "Info: + Longest register to pin delay is 4.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0\|dffs\[4\] 1 REG LC18 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC18; Fanout = 5; REG Node = 'pulse_picker_nondelay:64\|lpm_counter:tmp2_rtl_0\|dffs\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[4] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 300 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(2.100 ns) 3.200 ns pulse_picker_nondelay:64\|LessThan0~5 2 COMB LC11 1 " "Info: 2: + IC(1.100 ns) + CELL(2.100 ns) = 3.200 ns; Loc. = LC11; Fanout = 1; COMB Node = 'pulse_picker_nondelay:64\|LessThan0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[4] pulse_picker_nondelay:64|LessThan0~5 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1509 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 4.000 ns AA 3 PIN PIN_44 0 " "Info: 3: + IC(0.000 ns) + CELL(0.800 ns) = 4.000 ns; Loc. = PIN_44; Fanout = 0; PIN Node = 'AA'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { pulse_picker_nondelay:64|LessThan0~5 AA } "NODE_NAME" } } { "pulse_picker.gdf" "" { Schematic "F:/dual FBlaser driver 单片机程序/CPLD/pulse_picker.gdf" { { 152 688 864 168 "AA" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 72.50 % ) " "Info: Total cell delay = 2.900 ns ( 72.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.100 ns ( 27.50 % ) " "Info: Total interconnect delay = 1.100 ns ( 27.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[4] pulse_picker_nondelay:64|LessThan0~5 AA } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.000 ns" { pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[4] {} pulse_picker_nondelay:64|LessThan0~5 {} AA {} } { 0.000ns 1.100ns 0.000ns } { 0.000ns 2.100ns 0.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { PD_clk pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { PD_clk {} PD_clk~out {} pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[4] {} } { 0.000ns 0.000ns 1.100ns } { 0.000ns 0.600ns 1.200ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[4] pulse_picker_nondelay:64|LessThan0~5 AA } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.000 ns" { pulse_picker_nondelay:64|lpm_counter:tmp2_rtl_0|dffs[4] {} pulse_picker_nondelay:64|LessThan0~5 {} AA {} } { 0.000ns 1.100ns 0.000ns } { 0.000ns 2.100ns 0.800ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "clk out 4.500 ns Longest " "Info: Longest tpd from source pin \"clk\" to destination pin \"out\" is 4.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 0.600 ns clk 1 PIN PIN_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.600 ns) = 0.600 ns; Loc. = PIN_6; Fanout = 1; PIN Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "pulse_picker.gdf" "" { Schematic "F:/dual FBlaser driver 单片机程序/CPLD/pulse_picker.gdf" { { 336 88 256 352 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(2.100 ns) 3.700 ns clk~1 2 COMB LC64 1 " "Info: 2: + IC(1.000 ns) + CELL(2.100 ns) = 3.700 ns; Loc. = LC64; Fanout = 1; COMB Node = 'clk~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { clk clk~1 } "NODE_NAME" } } { "pulse_picker.gdf" "" { Schematic "F:/dual FBlaser driver 单片机程序/CPLD/pulse_picker.gdf" { { 336 88 256 352 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 4.500 ns out 3 PIN PIN_35 0 " "Info: 3: + IC(0.000 ns) + CELL(0.800 ns) = 4.500 ns; Loc. = PIN_35; Fanout = 0; PIN Node = 'out'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { clk~1 out } "NODE_NAME" } } { "pulse_picker.gdf" "" { Schematic "F:/dual FBlaser driver 单片机程序/CPLD/pulse_picker.gdf" { { 336 720 896 352 "out" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.500 ns ( 77.78 % ) " "Info: Total cell delay = 3.500 ns ( 77.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 22.22 % ) " "Info: Total interconnect delay = 1.000 ns ( 22.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { clk clk~1 out } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.500 ns" { clk {} clk~out {} clk~1 {} out {} } { 0.000ns 0.000ns 1.000ns 0.000ns } { 0.000ns 0.600ns 2.100ns 0.800ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "130 " "Info: Peak virtual memory: 130 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 31 17:02:29 2013 " "Info: Processing ended: Thu Oct 31 17:02:29 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
