// Seed: 3075868891
module module_0;
endmodule
module module_1 #(
    parameter id_1 = 32'd12
);
  logic [-1 : (  1  )] _id_1;
  ;
  reg [-1 : id_1] id_2, id_3, id_4;
  initial begin : LABEL_0
    id_2 = -1;
  end
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_10 = 32'd93
) (
    output wand id_0,
    output uwire id_1,
    output uwire id_2,
    input tri1 id_3,
    input tri id_4,
    input tri1 id_5,
    input tri0 id_6,
    input tri id_7,
    input wor id_8,
    output supply1 id_9
    , id_23,
    input supply1 _id_10,
    input wire id_11
    , id_24,
    input tri1 id_12,
    output tri0 id_13,
    output supply0 id_14,
    input wand id_15,
    input supply0 id_16,
    input tri id_17,
    input wand id_18,
    input tri1 id_19,
    output wor id_20,
    input wor id_21
);
  wire [-1 : 1  *  id_10] id_25;
  tranif0 ('b0 - id_7, -1);
  module_0 modCall_1 ();
endmodule
