module top  (y, clk, wire0, wire1, wire2, wire3, wire4);
  output wire [(32'h2aa):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'h9):(1'h0)] wire0;
  input wire [(4'hb):(1'h0)] wire1;
  input wire [(4'he):(1'h0)] wire2;
  input wire signed [(4'hd):(1'h0)] wire3;
  input wire signed [(5'h10):(1'h0)] wire4;
  wire [(3'h6):(1'h0)] wire87;
  wire signed [(4'hf):(1'h0)] wire86;
  wire [(5'h14):(1'h0)] wire5;
  wire [(4'hd):(1'h0)] wire6;
  wire signed [(3'h6):(1'h0)] wire7;
  wire signed [(5'h15):(1'h0)] wire8;
  wire [(3'h7):(1'h0)] wire9;
  wire [(2'h2):(1'h0)] wire10;
  wire signed [(5'h13):(1'h0)] wire11;
  wire signed [(2'h3):(1'h0)] wire12;
  wire signed [(2'h2):(1'h0)] wire13;
  wire signed [(3'h6):(1'h0)] wire21;
  wire [(3'h7):(1'h0)] wire22;
  wire [(4'ha):(1'h0)] wire23;
  wire [(4'h9):(1'h0)] wire42;
  wire [(3'h5):(1'h0)] wire84;
  reg [(3'h4):(1'h0)] reg110 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg109 = (1'h0);
  reg [(5'h10):(1'h0)] reg108 = (1'h0);
  reg [(5'h11):(1'h0)] reg107 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg106 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg105 = (1'h0);
  reg [(3'h7):(1'h0)] reg104 = (1'h0);
  reg [(3'h7):(1'h0)] reg103 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg102 = (1'h0);
  reg signed [(4'he):(1'h0)] reg101 = (1'h0);
  reg [(4'hc):(1'h0)] reg100 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg99 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg98 = (1'h0);
  reg [(5'h14):(1'h0)] reg97 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg96 = (1'h0);
  reg [(3'h6):(1'h0)] reg95 = (1'h0);
  reg [(4'h8):(1'h0)] reg94 = (1'h0);
  reg signed [(4'he):(1'h0)] reg93 = (1'h0);
  reg [(5'h15):(1'h0)] reg92 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg91 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg90 = (1'h0);
  reg [(4'hc):(1'h0)] reg89 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg88 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg41 = (1'h0);
  reg [(5'h14):(1'h0)] reg40 = (1'h0);
  reg [(2'h3):(1'h0)] reg39 = (1'h0);
  reg [(4'hb):(1'h0)] reg38 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg37 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg36 = (1'h0);
  reg [(3'h7):(1'h0)] reg35 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg34 = (1'h0);
  reg [(5'h11):(1'h0)] reg33 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg32 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg31 = (1'h0);
  reg [(4'hc):(1'h0)] reg30 = (1'h0);
  reg [(5'h13):(1'h0)] reg29 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg28 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg27 = (1'h0);
  reg [(4'hd):(1'h0)] reg26 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg25 = (1'h0);
  reg [(2'h3):(1'h0)] reg24 = (1'h0);
  reg [(4'h9):(1'h0)] reg20 = (1'h0);
  reg [(5'h12):(1'h0)] reg19 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg18 = (1'h0);
  reg signed [(4'he):(1'h0)] reg17 = (1'h0);
  reg [(5'h15):(1'h0)] reg16 = (1'h0);
  reg [(4'ha):(1'h0)] reg15 = (1'h0);
  reg [(5'h11):(1'h0)] reg14 = (1'h0);
  assign y = {wire87,
                 wire86,
                 wire5,
                 wire6,
                 wire7,
                 wire8,
                 wire9,
                 wire10,
                 wire11,
                 wire12,
                 wire13,
                 wire21,
                 wire22,
                 wire23,
                 wire42,
                 wire84,
                 reg110,
                 reg109,
                 reg108,
                 reg107,
                 reg106,
                 reg105,
                 reg104,
                 reg103,
                 reg102,
                 reg101,
                 reg100,
                 reg99,
                 reg98,
                 reg97,
                 reg96,
                 reg95,
                 reg94,
                 reg93,
                 reg92,
                 reg91,
                 reg90,
                 reg89,
                 reg88,
                 reg41,
                 reg40,
                 reg39,
                 reg38,
                 reg37,
                 reg36,
                 reg35,
                 reg34,
                 reg33,
                 reg32,
                 reg31,
                 reg30,
                 reg29,
                 reg28,
                 reg27,
                 reg26,
                 reg25,
                 reg24,
                 reg20,
                 reg19,
                 reg18,
                 reg17,
                 reg16,
                 reg15,
                 reg14,
                 (1'h0)};
  assign wire5 = $signed(($signed(((wire1 ?
                         wire2 : wire4) & wire0[(2'h2):(1'h0)])) ?
                     wire4[(4'he):(3'h5)] : {wire0[(2'h2):(2'h2)]}));
  assign wire6 = ($signed(wire2) ?
                     $signed(wire0) : ($unsigned((-{wire1, (8'hb0)})) || {wire1,
                         $signed($unsigned(wire0))}));
  assign wire7 = $unsigned(wire5);
  assign wire8 = ((wire1[(3'h5):(1'h1)] ?
                     (!wire0) : ($signed((wire7 ^~ wire5)) ?
                         wire5 : (~&$signed(wire6)))) >> $signed((!((~^(8'ha4)) ?
                     wire4[(4'hf):(2'h3)] : $unsigned((8'h9d))))));
  assign wire9 = (+wire5);
  assign wire10 = $unsigned($signed({(wire7 ^ $unsigned(wire6))}));
  assign wire11 = {((~|(wire6[(3'h5):(3'h4)] ?
                              (wire0 ? wire7 : (8'hae)) : $signed((8'ha3)))) ?
                          $signed($unsigned((~&wire7))) : (!wire2[(4'h9):(4'h8)])),
                      ($signed((wire6[(4'ha):(1'h0)] != ((8'ha2) ?
                          wire7 : wire2))) <= (~(^(-wire1))))};
  assign wire12 = wire9;
  assign wire13 = wire12;
  always
    @(posedge clk) begin
      if (($signed($signed(((~^wire1) == (~|wire6)))) > (8'h9d)))
        begin
          reg14 <= {wire8, (!$unsigned($signed(wire5)))};
          reg15 <= $unsigned($unsigned($unsigned({wire0[(3'h4):(2'h3)],
              $unsigned(wire4)})));
          if ((wire7[(3'h4):(2'h2)] ?
              (($signed($unsigned(reg14)) ?
                  {(8'haa), wire12[(1'h1):(1'h1)]} : ((wire10 ?
                          wire6 : (7'h41)) ?
                      (wire1 ?
                          reg15 : reg14) : (~|wire5))) & $signed(((!wire2) ?
                  (wire6 ?
                      (8'hb5) : wire1) : $signed(wire0)))) : (wire5[(5'h11):(2'h3)] ?
                  (($signed(reg14) ^ (wire1 + wire9)) >> (|wire12)) : wire3[(3'h6):(2'h2)])))
            begin
              reg16 <= $unsigned((+wire7));
              reg17 <= wire11[(5'h10):(4'hb)];
            end
          else
            begin
              reg16 <= wire11[(5'h13):(5'h10)];
            end
        end
      else
        begin
          if ((reg17[(2'h3):(1'h0)] ~^ wire11[(4'ha):(3'h7)]))
            begin
              reg14 <= $unsigned(wire3[(2'h2):(1'h0)]);
            end
          else
            begin
              reg14 <= {((-(wire13 ?
                      $signed((8'hbd)) : (reg14 >> reg14))) * (-wire7[(1'h1):(1'h1)])),
                  reg17};
            end
        end
      reg18 <= wire12;
      reg19 <= (({wire2[(3'h7):(2'h2)]} == $unsigned($signed((wire7 ?
              reg14 : (8'ha1))))) ?
          (7'h41) : $unsigned(((((8'ha8) | reg16) ?
              $signed(wire5) : $unsigned(wire5)) >= wire9[(3'h7):(1'h1)])));
      reg20 <= (!((^{wire10[(1'h1):(1'h0)]}) ?
          $signed((!$unsigned(wire7))) : $unsigned(({wire13} ?
              $unsigned(reg15) : wire10))));
    end
  assign wire21 = wire10;
  assign wire22 = {(reg16[(3'h4):(3'h4)] ~^ {{wire8}})};
  assign wire23 = wire9;
  always
    @(posedge clk) begin
      if ($unsigned({$unsigned($signed(wire7[(1'h0):(1'h0)])), (7'h43)}))
        begin
          reg24 <= reg19[(3'h7):(3'h6)];
          if (((8'haf) >>> $unsigned(((^~wire13[(2'h2):(1'h0)]) > (~(&reg19))))))
            begin
              reg25 <= wire10[(2'h2):(1'h0)];
              reg26 <= ($signed(((|wire23[(2'h3):(1'h0)]) ?
                      reg17 : ($signed(wire4) && reg20[(2'h2):(2'h2)]))) ?
                  (!$signed(wire23[(4'h8):(3'h6)])) : reg20[(1'h0):(1'h0)]);
              reg27 <= wire13;
            end
          else
            begin
              reg25 <= (~($signed((8'hb5)) ?
                  ($unsigned(reg25) >>> ((+(8'hbe)) << reg24)) : (!wire4[(4'he):(1'h0)])));
              reg26 <= reg16;
              reg27 <= $signed($unsigned($signed((^~(wire0 + wire1)))));
              reg28 <= (~&$unsigned($unsigned(reg16)));
            end
          reg29 <= {reg15, {{wire6, (&(~&wire13))}}};
          reg30 <= (wire7 ?
              ($unsigned({(reg14 ? wire4 : (8'h9f))}) && (reg20 ?
                  $signed(wire12) : wire4[(3'h5):(2'h3)])) : {($unsigned($unsigned(wire23)) ~^ $unsigned(reg20))});
        end
      else
        begin
          reg24 <= reg28[(1'h1):(1'h0)];
          if ($unsigned(reg28))
            begin
              reg25 <= reg16[(5'h10):(4'hc)];
            end
          else
            begin
              reg25 <= $unsigned((((|$signed(wire3)) ?
                  $unsigned((~^wire5)) : (+(reg17 | wire1))) | $unsigned($signed(reg18[(3'h4):(2'h2)]))));
            end
          reg26 <= (~|(8'hbe));
          reg27 <= ((|$unsigned((-$unsigned((8'h9f))))) || wire0[(3'h6):(1'h1)]);
          if (reg16)
            begin
              reg28 <= ($signed(((((8'h9c) <= wire1) * wire7[(3'h6):(3'h6)]) * $signed((wire7 ?
                  reg16 : reg26)))) >>> $signed(reg25[(2'h3):(2'h3)]));
              reg29 <= $signed(($unsigned((wire4 ?
                  (reg29 && wire5) : (~|wire9))) ~^ (~&$signed((8'hb5)))));
            end
          else
            begin
              reg28 <= {(-wire6[(4'hd):(1'h0)])};
            end
        end
      reg31 <= $signed($unsigned({wire7}));
    end
  always
    @(posedge clk) begin
      reg32 <= $signed((&{wire5[(3'h4):(1'h0)], {{wire6, reg31}, wire5}}));
      if (($signed(($unsigned({reg15}) <<< wire22[(1'h0):(1'h0)])) > ((wire7[(3'h4):(1'h0)] ?
              (~reg20) : ({wire0} | (reg25 >>> wire4))) ?
          {(!reg31)} : (($signed(wire4) ? $unsigned(reg31) : (reg28 >= reg25)) ?
              $unsigned($signed(wire3)) : ((wire23 ?
                  (8'haa) : reg25) ~^ wire23[(4'h8):(1'h1)])))))
        begin
          reg33 <= (wire1[(4'hb):(4'h9)] ?
              {{$signed((wire0 ^~ reg32))}} : (~^wire8[(3'h4):(1'h1)]));
          reg34 <= (~reg18);
          reg35 <= reg30[(3'h7):(3'h5)];
          reg36 <= (8'ha8);
          reg37 <= {((|wire13) ? (8'haf) : $unsigned((~&$unsigned((8'hbb)))))};
        end
      else
        begin
          if ($signed(wire12[(2'h2):(2'h2)]))
            begin
              reg33 <= (~|$unsigned($signed($unsigned($signed(wire0)))));
              reg34 <= (($unsigned(reg30[(1'h0):(1'h0)]) >>> (($signed((8'hba)) ?
                      $signed((8'ha4)) : (~^wire6)) ?
                  ($signed(reg16) == (7'h44)) : reg28)) < {reg20,
                  ($unsigned(wire10[(2'h2):(1'h1)]) ?
                      (~|reg16[(3'h4):(1'h0)]) : reg36)});
              reg35 <= $signed($signed(reg24[(2'h2):(2'h2)]));
              reg36 <= wire11[(5'h13):(5'h13)];
              reg37 <= (~(((reg24[(1'h1):(1'h0)] && reg30[(4'h9):(4'h9)]) - ((wire11 ?
                      wire1 : wire22) | reg37[(2'h2):(2'h2)])) ?
                  reg27[(1'h1):(1'h0)] : (($unsigned(wire10) ?
                          (wire13 ? reg18 : wire0) : $unsigned(wire3)) ?
                      (!(reg33 >= wire22)) : $signed({reg16, reg36}))));
            end
          else
            begin
              reg33 <= ((~|(reg29 ?
                  ((reg19 == wire3) ?
                      (reg30 == reg35) : $unsigned(reg30)) : (^~((8'h9f) & reg18)))) | (~^$unsigned($signed((wire21 ?
                  wire13 : reg31)))));
              reg34 <= (($unsigned((&reg27[(3'h6):(2'h2)])) ?
                      reg24 : {$unsigned({(7'h44)}), reg29[(3'h4):(3'h4)]}) ?
                  $unsigned({$unsigned($signed((8'hbc))),
                      {(reg14 ? wire12 : wire3)}}) : (8'ha3));
              reg35 <= reg17;
              reg36 <= (!$signed((((^wire3) == (reg15 ?
                  reg14 : reg34)) << ({(8'ha2)} - $unsigned((8'hba))))));
            end
          reg38 <= (|wire7);
          reg39 <= (($unsigned(({wire0} ~^ (reg28 ? wire4 : wire21))) ?
                  ($signed($unsigned(wire21)) >= wire6) : reg31) ?
              wire21[(1'h0):(1'h0)] : wire11[(3'h5):(2'h3)]);
        end
    end
  always
    @(posedge clk) begin
      reg40 <= $signed($signed($signed({reg33, (wire4 ? wire3 : (8'hb9))})));
      reg41 <= (($signed($signed(reg33[(5'h11):(5'h11)])) >> ($unsigned(reg17[(4'ha):(1'h1)]) - (wire2 ^ reg28[(1'h1):(1'h0)]))) ?
          $signed((~|$signed($unsigned((8'h9e))))) : reg27);
    end
  assign wire42 = ($unsigned((reg20 <<< $unsigned(wire1[(3'h7):(1'h1)]))) ?
                      (^$unsigned(((8'hb0) - $unsigned(reg20)))) : (reg40 ?
                          (((wire21 ? reg30 : wire3) ~^ wire2[(3'h5):(1'h0)]) ?
                              (wire13[(1'h0):(1'h0)] ?
                                  (~&reg35) : (reg16 * (8'hac))) : wire1) : ($unsigned(reg41) | $signed($signed(wire22)))));
  module43 #() modinst85 (wire84, clk, reg14, reg20, wire1, wire8, wire3);
  assign wire86 = ((!$signed({(+reg35),
                      reg31[(4'h9):(4'h8)]})) ~^ reg24[(2'h3):(2'h3)]);
  assign wire87 = $unsigned(reg28[(2'h2):(2'h2)]);
  always
    @(posedge clk) begin
      reg88 <= ($unsigned($unsigned($unsigned((wire23 ? reg24 : wire9)))) ?
          ((^wire5[(5'h12):(3'h7)]) & ($unsigned(wire23) >>> $unsigned((wire12 ?
              wire8 : reg26)))) : reg14[(3'h7):(2'h2)]);
      if ($signed(((reg33 - ({reg35} & $unsigned(reg32))) ?
          {(8'ha8), (~(+wire22))} : $unsigned(((+reg31) ?
              $unsigned(reg36) : $unsigned(reg18))))))
        begin
          if (reg16[(5'h11):(3'h4)])
            begin
              reg89 <= (-reg88);
            end
          else
            begin
              reg89 <= (8'h9c);
              reg90 <= (+(|(reg25 ?
                  wire12[(1'h0):(1'h0)] : ((wire6 ?
                      reg16 : wire87) & (|reg15)))));
              reg91 <= ((~^$signed($signed((reg25 ?
                  reg15 : reg34)))) <<< $signed($unsigned((|$unsigned(wire9)))));
            end
          reg92 <= reg18;
          reg93 <= $signed((~&(^(&$unsigned(wire86)))));
          reg94 <= (&(~&((wire4 ?
              $unsigned(reg41) : {wire13, reg89}) - (wire4[(4'ha):(1'h1)] ?
              ((8'haa) ? wire3 : reg39) : (reg28 ? wire13 : reg91)))));
          if ($unsigned(($signed(wire2[(1'h1):(1'h1)]) ?
              ((&((8'hbe) <= wire86)) <<< {reg16}) : (~^reg19[(4'h9):(1'h0)]))))
            begin
              reg95 <= $unsigned(((((|reg14) ?
                          reg93[(3'h4):(3'h4)] : (reg91 ? reg39 : (7'h43))) ?
                      (&reg89[(1'h1):(1'h0)]) : $signed({reg24, wire11})) ?
                  $signed({(~|wire42),
                      (reg31 ? reg16 : reg20)}) : reg38[(2'h3):(2'h3)]));
              reg96 <= (~($signed($unsigned($unsigned(wire4))) ?
                  $unsigned((+{reg41})) : (-{{wire87, (8'ha0)}})));
              reg97 <= wire1[(4'hb):(2'h2)];
              reg98 <= reg41[(3'h7):(3'h4)];
              reg99 <= (8'hac);
            end
          else
            begin
              reg95 <= reg17[(3'h6):(2'h2)];
              reg96 <= {{(({wire22} ?
                          reg91[(3'h7):(1'h0)] : (&wire21)) >> {wire3,
                          wire22})}};
              reg97 <= reg28[(2'h3):(2'h2)];
            end
        end
      else
        begin
          reg89 <= (((wire1 ^ reg41) - ($unsigned($signed(wire2)) && (-$unsigned(reg94)))) ?
              $signed((&$unsigned($signed(reg93)))) : {{(|$unsigned(wire3)),
                      $unsigned((^~wire84))}});
          if ({$signed($unsigned(((wire22 ?
                  reg14 : reg30) + reg36[(4'hd):(2'h3)])))})
            begin
              reg90 <= reg88;
              reg91 <= $unsigned((8'hb5));
              reg92 <= $unsigned(reg29[(5'h10):(4'hf)]);
              reg93 <= (reg88 >= {wire5[(1'h1):(1'h0)]});
            end
          else
            begin
              reg90 <= (~|{$unsigned($signed($unsigned(reg35)))});
              reg91 <= {(~$signed((+wire11))),
                  (wire2 && {$unsigned((reg92 ? wire21 : (8'hb7)))})};
              reg92 <= (reg19[(4'hf):(4'ha)] ?
                  (|$unsigned(reg92)) : ($signed((wire87 == $unsigned(reg40))) ?
                      $signed(((reg34 ?
                          reg94 : reg29) >= (-wire6))) : $unsigned($signed($unsigned(reg91)))));
            end
        end
      reg100 <= ((8'hac) ?
          $unsigned(reg15) : ($unsigned((wire86 ?
              (!wire2) : $signed((7'h42)))) <<< $unsigned(wire12[(1'h0):(1'h0)])));
      if ((|(wire84[(3'h4):(1'h0)] ^ reg14)))
        begin
          reg101 <= {reg93[(3'h6):(3'h5)]};
          reg102 <= reg40[(5'h13):(4'hd)];
          reg103 <= reg88[(2'h2):(2'h2)];
          reg104 <= wire9;
          if (((^~$signed({reg96, (^(8'hbc))})) != (~|(~|{(reg92 ?
                  (8'hb7) : wire2),
              (reg94 ? reg29 : wire86)}))))
            begin
              reg105 <= $unsigned($unsigned((reg104 ?
                  wire21 : (|(reg18 | reg32)))));
            end
          else
            begin
              reg105 <= {$signed(($unsigned((reg20 ^ reg37)) == wire87[(1'h1):(1'h1)])),
                  reg91[(2'h3):(1'h1)]};
            end
        end
      else
        begin
          reg101 <= $signed(reg30[(4'ha):(4'h8)]);
        end
      reg106 <= wire42;
    end
  always
    @(posedge clk) begin
      reg107 <= reg96[(1'h0):(1'h0)];
      reg108 <= reg94;
      reg109 <= wire2[(4'h9):(3'h4)];
      reg110 <= {(~&(8'hbf))};
    end
endmodule

module module43  (y, clk, wire48, wire47, wire46, wire45, wire44);
  output wire [(32'h1c1):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(5'h11):(1'h0)] wire48;
  input wire signed [(4'h9):(1'h0)] wire47;
  input wire [(3'h7):(1'h0)] wire46;
  input wire signed [(5'h15):(1'h0)] wire45;
  input wire [(4'hd):(1'h0)] wire44;
  wire [(4'hc):(1'h0)] wire83;
  wire signed [(5'h13):(1'h0)] wire71;
  wire signed [(2'h2):(1'h0)] wire70;
  wire signed [(4'h8):(1'h0)] wire69;
  wire signed [(4'hc):(1'h0)] wire68;
  wire [(5'h15):(1'h0)] wire67;
  wire signed [(5'h12):(1'h0)] wire66;
  wire [(5'h12):(1'h0)] wire63;
  wire [(3'h4):(1'h0)] wire62;
  wire [(5'h15):(1'h0)] wire61;
  wire signed [(4'ha):(1'h0)] wire60;
  wire [(5'h10):(1'h0)] wire59;
  wire [(3'h6):(1'h0)] wire58;
  wire [(3'h7):(1'h0)] wire51;
  wire signed [(4'hc):(1'h0)] wire50;
  wire signed [(3'h5):(1'h0)] wire49;
  reg signed [(5'h13):(1'h0)] reg82 = (1'h0);
  reg [(4'ha):(1'h0)] reg81 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg80 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg79 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg78 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg77 = (1'h0);
  reg [(4'hb):(1'h0)] reg76 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg75 = (1'h0);
  reg [(4'h9):(1'h0)] reg74 = (1'h0);
  reg [(5'h14):(1'h0)] reg73 = (1'h0);
  reg [(5'h15):(1'h0)] reg72 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg65 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg64 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg57 = (1'h0);
  reg signed [(4'he):(1'h0)] reg56 = (1'h0);
  reg [(5'h10):(1'h0)] reg55 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg54 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg53 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg52 = (1'h0);
  assign y = {wire83,
                 wire71,
                 wire70,
                 wire69,
                 wire68,
                 wire67,
                 wire66,
                 wire63,
                 wire62,
                 wire61,
                 wire60,
                 wire59,
                 wire58,
                 wire51,
                 wire50,
                 wire49,
                 reg82,
                 reg81,
                 reg80,
                 reg79,
                 reg78,
                 reg77,
                 reg76,
                 reg75,
                 reg74,
                 reg73,
                 reg72,
                 reg65,
                 reg64,
                 reg57,
                 reg56,
                 reg55,
                 reg54,
                 reg53,
                 reg52,
                 (1'h0)};
  assign wire49 = $unsigned((&$signed(wire45[(4'hc):(3'h4)])));
  assign wire50 = $unsigned($signed($unsigned((wire49 ?
                      $unsigned(wire44) : wire47))));
  assign wire51 = ((~^((wire44 ? (~^wire49) : wire49) >> (&(~|wire45)))) ?
                      wire44[(3'h6):(1'h0)] : (wire49 ? (8'hb8) : wire48));
  always
    @(posedge clk) begin
      if ((~{$unsigned((^((8'hb2) ? wire51 : wire49))),
          ({$signed(wire50)} ~^ (~|$signed(wire50)))}))
        begin
          reg52 <= $unsigned($signed((^~wire45)));
          if (wire51)
            begin
              reg53 <= $unsigned({(~|(~&(wire50 ? wire46 : wire47))),
                  (!wire44[(4'ha):(4'h8)])});
              reg54 <= $signed((~&wire49));
              reg55 <= $unsigned(((wire51 ? (8'haa) : {{(7'h43)}, reg54}) ?
                  wire44[(3'h7):(3'h4)] : {wire48[(5'h10):(4'hd)], (8'hae)}));
              reg56 <= (wire46[(2'h3):(2'h3)] ?
                  (^wire49[(1'h0):(1'h0)]) : (-(reg52[(3'h6):(1'h1)] ^~ ((wire50 <<< wire50) ?
                      wire46[(2'h2):(1'h1)] : (^~reg54)))));
            end
          else
            begin
              reg53 <= ((({wire49} ?
                          $unsigned((wire47 ?
                              wire51 : reg56)) : (-$signed(wire50))) ?
                      (reg55[(1'h1):(1'h0)] ?
                          $unsigned(reg56[(3'h4):(2'h3)]) : reg53[(4'ha):(1'h1)]) : (~&{(~&(8'ha1)),
                          (wire51 - wire50)})) ?
                  wire45[(5'h13):(1'h1)] : wire47);
              reg54 <= wire51[(2'h3):(1'h1)];
              reg55 <= $signed(($signed(($unsigned(reg54) | wire51[(3'h4):(3'h4)])) ?
                  (wire47[(4'h8):(3'h5)] & reg53[(4'hd):(4'hb)]) : (&$signed(reg56[(4'ha):(3'h6)]))));
              reg56 <= ((8'hb5) ?
                  {($signed((reg55 || wire45)) + $signed(wire49)),
                      wire50} : $unsigned($unsigned({(-reg53), (8'ha5)})));
            end
        end
      else
        begin
          reg52 <= $signed($unsigned(reg56));
          reg53 <= {(~|wire49)};
          reg54 <= (~(~({(-reg54)} != $signed(reg56))));
        end
      reg57 <= $signed((~$signed(reg56[(4'h9):(3'h5)])));
    end
  assign wire58 = (8'h9d);
  assign wire59 = reg56;
  assign wire60 = $unsigned($unsigned(($unsigned(wire50[(2'h3):(2'h3)]) ^~ $unsigned($signed(wire58)))));
  assign wire61 = ({$unsigned((!reg54[(2'h3):(1'h1)]))} ^ (!wire60[(4'h9):(4'h8)]));
  assign wire62 = (~&$unsigned(wire50));
  assign wire63 = wire45;
  always
    @(posedge clk) begin
      reg64 <= ($signed({$signed((reg53 * wire59)),
          {(wire47 ~^ reg53), wire50}}) | (|((~^$unsigned((8'h9d))) ?
          ((wire63 - reg57) & (wire51 + wire44)) : (8'ha9))));
    end
  always
    @(posedge clk) begin
      reg65 <= $unsigned((wire59[(5'h10):(3'h5)] >= wire51[(3'h7):(1'h1)]));
    end
  assign wire66 = ((($signed($signed(wire61)) | $signed((reg57 ~^ reg54))) ^ $unsigned(((reg57 && wire44) ^ $signed((8'hb5))))) >> (~^{wire49[(3'h5):(3'h5)],
                      ({wire44, wire61} >= (wire58 ? reg55 : wire59))}));
  assign wire67 = (-wire46);
  assign wire68 = (^wire47);
  assign wire69 = (~{(-$unsigned((reg53 ^ wire49)))});
  assign wire70 = (8'hb5);
  assign wire71 = $unsigned(({(~^((8'ha3) ?
                          wire60 : wire66))} > wire45[(5'h15):(5'h12)]));
  always
    @(posedge clk) begin
      reg72 <= reg64[(4'h9):(4'h9)];
      reg73 <= (-(($unsigned(wire45[(4'hb):(3'h7)]) < ($unsigned((8'ha9)) ?
          wire71 : reg57)) ~^ wire71));
      reg74 <= (~({reg54, (+wire47[(4'h8):(2'h2)])} ?
          (wire45[(2'h3):(1'h1)] ? wire48 : wire66[(4'hd):(4'hd)]) : reg73));
      if (wire51[(3'h6):(3'h4)])
        begin
          reg75 <= wire69[(4'h8):(2'h2)];
          if ($signed($unsigned((($signed(wire45) ? {reg53} : (&wire45)) ?
              (wire50 ?
                  $unsigned(wire70) : $signed(wire69)) : (~$signed(wire68))))))
            begin
              reg76 <= wire47[(3'h5):(2'h3)];
              reg77 <= wire58;
            end
          else
            begin
              reg76 <= wire45[(4'h9):(3'h5)];
              reg77 <= $unsigned(((wire47 ?
                      $unsigned(reg64[(3'h5):(2'h3)]) : (&$signed((8'hb5)))) ?
                  $signed(wire68) : (wire51 <<< (~&$signed(wire62)))));
              reg78 <= wire49[(1'h0):(1'h0)];
            end
          reg79 <= reg54;
          reg80 <= wire63;
          reg81 <= {$unsigned($unsigned((^~$unsigned(reg57)))),
              $unsigned(((~&(^~wire48)) ?
                  reg76[(3'h6):(2'h2)] : {(-wire70), reg52[(2'h3):(1'h0)]}))};
        end
      else
        begin
          reg75 <= $signed($unsigned((({reg81,
              (8'had)} ~^ reg54[(3'h4):(2'h2)]) & {(~^reg55), wire51})));
          reg76 <= wire69;
          if (reg56)
            begin
              reg77 <= ({(wire50 ?
                      $signed(((8'hbb) >> reg77)) : wire44)} || (reg52 ?
                  (8'ha0) : wire59[(3'h5):(1'h0)]));
            end
          else
            begin
              reg77 <= ($unsigned((|reg77)) >>> reg78[(4'hd):(4'h8)]);
            end
          reg78 <= (wire45[(3'h5):(2'h2)] ^~ ((~^($signed(reg52) * (wire51 && wire46))) && $signed($unsigned($signed(wire48)))));
        end
      reg82 <= $unsigned((reg54 ?
          wire60[(3'h7):(2'h2)] : wire71[(3'h6):(3'h5)]));
    end
  assign wire83 = (~^(^~(8'h9f)));
endmodule
