<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>gem5: dev/pcireg.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.6.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <img id="MSearchSelect" src="search/search.png"
             onmouseover="return searchBox.OnSearchSelectShow()"
             onmouseout="return searchBox.OnSearchSelectHide()"
             alt=""/>
        <input type="text" id="MSearchField" value="Search" accesskey="S"
             onfocus="searchBox.OnSearchFieldFocus(true)" 
             onblur="searchBox.OnSearchFieldFocus(false)" 
             onkeyup="searchBox.OnSearchFieldChange(event)"/>
        <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>dev/pcireg.h File Reference</h1><code>#include &lt;sys/types.h&gt;</code><br/>
<code>#include &quot;<a class="el" href="bitfield_8hh_source.html">base/bitfield.hh</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="bitunion_8hh_source.html">base/bitunion.hh</a>&quot;</code><br/>

<p><a href="pcireg_8h_source.html">Go to the source code of this file.</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Classes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">union &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionPCIConfig.html">PCIConfig</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionPMCAP.html">PMCAP</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Defines the Power Management capability register and all its associated bitfields for a PCIe device.  <a href="unionPMCAP.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionMSICAP.html">MSICAP</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Defines the MSI Capability register and its associated bitfields for the a PCI/PCIe device.  <a href="unionMSICAP.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">union &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionMSIXCAP.html">MSIXCAP</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">union &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionMSIXTable.html">MSIXTable</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structMSIXPbaEntry.html">MSIXPbaEntry</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPXCAP.html">PXCAP</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Defines the PCI Express capability register and its associated bitfields for a PCIe device.  <a href="structPXCAP.html#_details">More...</a><br/></td></tr>
<tr><td colspan="2"><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#ae01a383ed97f2fef624e91dadb388637">PCI_VENDOR_ID</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#ad26cd5a9786b77d9fb9ae23cd2d7eae5">PCI_DEVICE_ID</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#ace199ecb77d8e32d759ac065c22304b3">PCI_COMMAND</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#a250f9aa7637e1c67edc266e2d36adf49">PCI_STATUS</a>&nbsp;&nbsp;&nbsp;0x06</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#ad929de128f7af09f5859000ee3cff800">PCI_REVISION_ID</a>&nbsp;&nbsp;&nbsp;0x08</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#aeceb83f22ca5473d93fb37286277a025">PCI_CLASS_CODE</a>&nbsp;&nbsp;&nbsp;0x09</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#ac9318b91036f245b883c26723ef684cc">PCI_SUB_CLASS_CODE</a>&nbsp;&nbsp;&nbsp;0x0A</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#a42e0df2aedc08b732c75f823fcd85227">PCI_BASE_CLASS_CODE</a>&nbsp;&nbsp;&nbsp;0x0B</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#ab0714901b1972ad6700d98d11d683f04">PCI_CACHE_LINE_SIZE</a>&nbsp;&nbsp;&nbsp;0x0C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#ae2cade69be1011c19d4918689e988e2d">PCI_LATENCY_TIMER</a>&nbsp;&nbsp;&nbsp;0x0D</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#a19e39e2931bb71460a3b5e1e30206d7b">PCI_HEADER_TYPE</a>&nbsp;&nbsp;&nbsp;0x0E</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#a7e90cb70f5d4911a8126fe93cdac2147">PCI_BIST</a>&nbsp;&nbsp;&nbsp;0x0F</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#a184279369796cf3813da355aff656541">PCI_CMD_BME</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#a19eeefdf3c3100d9ab29182cbbcba083">PCI_CMD_MSE</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#a5ef611f182e4d3e653e8de20c1e5cece">PCI_CMD_IOSE</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#a39932ff1c345dd901bb659674bd48047">PCI0_BASE_ADDR0</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#a64d335caa87a13112f58188eccfba11a">PCI0_BASE_ADDR1</a>&nbsp;&nbsp;&nbsp;0x14</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#a6716bb8855d6b1ff25b62cc87027162c">PCI0_BASE_ADDR2</a>&nbsp;&nbsp;&nbsp;0x18</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#a7c204d80c7bc7a50e5c94bd2f38e0f4d">PCI0_BASE_ADDR3</a>&nbsp;&nbsp;&nbsp;0x1C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#a304bb66dc75ec4c103bb9da0f49ea407">PCI0_BASE_ADDR4</a>&nbsp;&nbsp;&nbsp;0x20</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#a47002e96fe34d8b3682b4234b3f26c1a">PCI0_BASE_ADDR5</a>&nbsp;&nbsp;&nbsp;0x24</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#a3f233600f6bb6493b76898665d1701c9">PCI0_CIS</a>&nbsp;&nbsp;&nbsp;0x28</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#a8333b3eaf5d9613dd8bb9167f52b6c84">PCI0_SUB_VENDOR_ID</a>&nbsp;&nbsp;&nbsp;0x2C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#a185c9ea6643dcb3e5e8c786377c52d34">PCI0_SUB_SYSTEM_ID</a>&nbsp;&nbsp;&nbsp;0x2E</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#a4a70c485d282aee33ff0bcf87a8db2ea">PCI0_ROM_BASE_ADDR</a>&nbsp;&nbsp;&nbsp;0x30</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#a301b4097be4675151b3e433dc0b5e1fe">PCI0_CAP_PTR</a>&nbsp;&nbsp;&nbsp;0x34</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#a1bc84b06208bc0ae98469ea26240877a">PCI0_RESERVED</a>&nbsp;&nbsp;&nbsp;0x35</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#a2c5172494eed3f80066b8a9e201cace9">PCI0_INTERRUPT_LINE</a>&nbsp;&nbsp;&nbsp;0x3C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#a0a00cf17c993aec6cdab188080f84692">PCI0_INTERRUPT_PIN</a>&nbsp;&nbsp;&nbsp;0x3D</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#a1a5f87fba6c816f9dfaf67394355652c">PCI0_MINIMUM_GRANT</a>&nbsp;&nbsp;&nbsp;0x3E</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#a33ccf25ec6904c85fcb774db09bb0f56">PCI0_MAXIMUM_LATENCY</a>&nbsp;&nbsp;&nbsp;0x3F</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#a92394c8afe033718f5d2e126d300842a">PCI1_BASE_ADDR0</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#a0c67b146b1701e298f86e41f57abb01c">PCI1_BASE_ADDR1</a>&nbsp;&nbsp;&nbsp;0x14</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#a05bc4e6ac67ba912c140ded70498ee73">PCI1_PRI_BUS_NUM</a>&nbsp;&nbsp;&nbsp;0x18</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#a17dbd8cf2d59fe60f24d08cb22f7fde1">PCI1_SEC_BUS_NUM</a>&nbsp;&nbsp;&nbsp;0x19</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#a43d361802be3f6b1700e3004d527d236">PCI1_SUB_BUS_NUM</a>&nbsp;&nbsp;&nbsp;0x1A</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#a47e52e48ceb02749e182547beef59a0e">PCI1_SEC_LAT_TIMER</a>&nbsp;&nbsp;&nbsp;0x1B</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#a5496bbaa713db54ffc76f05cf3b721eb">PCI1_IO_BASE</a>&nbsp;&nbsp;&nbsp;0x1C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#a5153cc566c02c576df37f34bb61f9e84">PCI1_IO_LIMIT</a>&nbsp;&nbsp;&nbsp;0x1D</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#adfd064b106440e1b6a7d58fc744c596c">PCI1_SECONDARY_STATUS</a>&nbsp;&nbsp;&nbsp;0x1E</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#a911e017ff100d8cbf9c2f8c59c3be314">PCI1_MEM_BASE</a>&nbsp;&nbsp;&nbsp;0x20</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#aeedf506b1f233f880db89cf010fe4ff8">PCI1_MEM_LIMIT</a>&nbsp;&nbsp;&nbsp;0x22</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#a0cedd0cba44a5bf7af0bf7acefb8a182">PCI1_PRF_MEM_BASE</a>&nbsp;&nbsp;&nbsp;0x24</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#accb94f315870af3ad26db80f72196997">PCI1_PRF_MEM_LIMIT</a>&nbsp;&nbsp;&nbsp;0x26</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#a982537207402b86bb50108d982900a00">PCI1_PRF_BASE_UPPER</a>&nbsp;&nbsp;&nbsp;0x28</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#acda80f3e11c8ecbed899ffbca5af1009">PCI1_PRF_LIMIT_UPPER</a>&nbsp;&nbsp;&nbsp;0x2C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#ad01262a1ae68f308944b41ee72fceeae">PCI1_IO_BASE_UPPER</a>&nbsp;&nbsp;&nbsp;0x30</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#a06879e1286d1cbd68082321dc689c340">PCI1_IO_LIMIT_UPPER</a>&nbsp;&nbsp;&nbsp;0x32</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#a0e999bbf2e65e147ee48aaac9cf3b976">PCI1_RESERVED</a>&nbsp;&nbsp;&nbsp;0x34</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#a17b83a1762a8b2ee3c159a526ff06ac5">PCI1_ROM_BASE_ADDR</a>&nbsp;&nbsp;&nbsp;0x38</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#ab359a5b06ca41c532a783bb95d64be8d">PCI1_INTR_LINE</a>&nbsp;&nbsp;&nbsp;0x3C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#a12c885ed6286a28461f0b69866fb8646">PCI1_INTR_PIN</a>&nbsp;&nbsp;&nbsp;0x3D</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#a5f69308658a9b3d38c05e464d0ae6a5f">PCI1_BRIDGE_CTRL</a>&nbsp;&nbsp;&nbsp;0x3E</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#abb02d00821657dc348f9c78eab5f1995">PCI_DEVICE_SPECIFIC</a>&nbsp;&nbsp;&nbsp;0x40</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#add6c868d54860748ec4f1ecd9b53fb90">PCI_CONFIG_SIZE</a>&nbsp;&nbsp;&nbsp;0xFF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#a728f983d09f433a164b7f40c4752cd48">PCI_VENDOR_DEC</a>&nbsp;&nbsp;&nbsp;0x1011</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#ae705fa509aaf829de2f69dc025d291a4">PCI_VENDOR_NCR</a>&nbsp;&nbsp;&nbsp;0x101A</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#abf4983b8f392643000e711557749c30d">PCI_VENDOR_QLOGIC</a>&nbsp;&nbsp;&nbsp;0x1077</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#aaa39309c1b2d09fdeab9598c16d2a3af">PCI_VENDOR_SIMOS</a>&nbsp;&nbsp;&nbsp;0x1291</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#af3e1c0496e511a15fc573b362f8a051c">PCI_PRODUCT_DEC_PZA</a>&nbsp;&nbsp;&nbsp;0x0008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#a271cb5a19565f86694462c1ada818103">PCI_PRODUCT_NCR_810</a>&nbsp;&nbsp;&nbsp;0x0001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#a977ba3b4b0f8bfecdb3e2b2cfe8a23e2">PCI_PRODUCT_QLOGIC_ISP1020</a>&nbsp;&nbsp;&nbsp;0x1020</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#aa07a101f340d4ed038f25f15cdcfd7f8">PCI_PRODUCT_SIMOS_SIMOS</a>&nbsp;&nbsp;&nbsp;0x1291</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#a0dbc15986b61ebc87dd0b46f56441ba9">PCI_PRODUCT_SIMOS_ETHER</a>&nbsp;&nbsp;&nbsp;0x1292</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#a9426b7be8feed35cad0096f345be46bb">PMCAP_ID</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PCIe capability list offsets internal to the entry.  <a href="#a9426b7be8feed35cad0096f345be46bb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#ab9b0608199979c9d79ce3592b0cb283a">PMCAP_PC</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#a24ca111bfbea1b8dbfa12984bc3d1c58">PMCAP_PMCS</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#a9bbcc7ac4cda9653a3fb9397bcfaf163">PMCAP_SIZE</a>&nbsp;&nbsp;&nbsp;0x06</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#a049ad8161a8633f28e560638c6814b6c">MSICAP_ID</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#acc9aac103c9ec046fe8f462c858f83e8">MSICAP_MC</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#a8870176b7d35791d81e319a3b2d49100">MSICAP_MA</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#a2134a252ec6d23e7a001c6ec8be0e48c">MSICAP_MUA</a>&nbsp;&nbsp;&nbsp;0x08</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#a4e1cf8ff2123c4b8fd8d1bbc400a43a8">MSICAP_MD</a>&nbsp;&nbsp;&nbsp;0x0C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#abd41abd990ab5d9dfa2ed8d2711c5187">MSICAP_MMASK</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#aa177834eb753b29b125ed937be017b32">MSICAP_MPEND</a>&nbsp;&nbsp;&nbsp;0x14</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#a36ebd2e0822cf59629e5177da0af5bd7">MSICAP_SIZE</a>&nbsp;&nbsp;&nbsp;0x18</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#ad9e87a7e7adb1d25556729a82ac4ab0b">MSIXCAP_ID</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#aa3c48bd17632b394022479bd54c6af7c">MSIXCAP_MXC</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#aef7ab42350c82b7eaa0fee0910acc80d">MSIXCAP_MTAB</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#a8a5dec2941bc249b8cc7cfbfb585deb5">MSIXCAP_MPBA</a>&nbsp;&nbsp;&nbsp;0x08</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#a5495aa4216d53607cf7a4d0196b3ea81">MSIXCAP_SIZE</a>&nbsp;&nbsp;&nbsp;0x0C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#a0f5b1fcf31f05ce9dc20f0ad18687e57">PXCAP_ID</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#a19af7dd082c983acabf0bad9310ed86b">PXCAP_PXCAP</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#a0a4852b01daeaa3b054479096c02b451">PXCAP_PXDCAP</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#a1edde76c9d581a0bb0fd76d003a01690">PXCAP_PXDC</a>&nbsp;&nbsp;&nbsp;0x08</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#ac8440bf64d29dd9d798ab8692712dfe6">PXCAP_PXDS</a>&nbsp;&nbsp;&nbsp;0x0A</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#a226535093fe2098216216a4382f4deb5">PXCAP_PXLCAP</a>&nbsp;&nbsp;&nbsp;0x0C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#a5a4c906689e67154ba361fe16305782f">PXCAP_PXLC</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#ab50453e2d1f8c488ad26a6b4d6c16e61">PXCAP_PXLS</a>&nbsp;&nbsp;&nbsp;0x12</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#adba7afc36365d18b15fc3cd87473f3ce">PXCAP_PXDCAP2</a>&nbsp;&nbsp;&nbsp;0x24</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#ae4efb399b1d86d96fc26f4b671642a36">PXCAP_PXDC2</a>&nbsp;&nbsp;&nbsp;0x28</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#aec570453eed6fb3f06dde328107593b2">PXCAP_SIZE</a>&nbsp;&nbsp;&nbsp;0x30</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcireg_8h.html#a6efa12ed6b6e8399ae2e01ce3b12bca4">MSIXVECS_PER_PBA</a>&nbsp;&nbsp;&nbsp;64</td></tr>
</table>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="a049ad8161a8633f28e560638c6814b6c"></a><!-- doxytag: member="pcireg.h::MSICAP_ID" ref="a049ad8161a8633f28e560638c6814b6c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSICAP_ID&nbsp;&nbsp;&nbsp;0x00</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00177">177</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8870176b7d35791d81e319a3b2d49100"></a><!-- doxytag: member="pcireg.h::MSICAP_MA" ref="a8870176b7d35791d81e319a3b2d49100" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSICAP_MA&nbsp;&nbsp;&nbsp;0x04</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00179">179</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
<a class="anchor" id="acc9aac103c9ec046fe8f462c858f83e8"></a><!-- doxytag: member="pcireg.h::MSICAP_MC" ref="acc9aac103c9ec046fe8f462c858f83e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSICAP_MC&nbsp;&nbsp;&nbsp;0x02</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00178">178</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4e1cf8ff2123c4b8fd8d1bbc400a43a8"></a><!-- doxytag: member="pcireg.h::MSICAP_MD" ref="a4e1cf8ff2123c4b8fd8d1bbc400a43a8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSICAP_MD&nbsp;&nbsp;&nbsp;0x0C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00181">181</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
<a class="anchor" id="abd41abd990ab5d9dfa2ed8d2711c5187"></a><!-- doxytag: member="pcireg.h::MSICAP_MMASK" ref="abd41abd990ab5d9dfa2ed8d2711c5187" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSICAP_MMASK&nbsp;&nbsp;&nbsp;0x10</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00182">182</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa177834eb753b29b125ed937be017b32"></a><!-- doxytag: member="pcireg.h::MSICAP_MPEND" ref="aa177834eb753b29b125ed937be017b32" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSICAP_MPEND&nbsp;&nbsp;&nbsp;0x14</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00183">183</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2134a252ec6d23e7a001c6ec8be0e48c"></a><!-- doxytag: member="pcireg.h::MSICAP_MUA" ref="a2134a252ec6d23e7a001c6ec8be0e48c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSICAP_MUA&nbsp;&nbsp;&nbsp;0x08</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00180">180</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
<a class="anchor" id="a36ebd2e0822cf59629e5177da0af5bd7"></a><!-- doxytag: member="pcireg.h::MSICAP_SIZE" ref="a36ebd2e0822cf59629e5177da0af5bd7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSICAP_SIZE&nbsp;&nbsp;&nbsp;0x18</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00184">184</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad9e87a7e7adb1d25556729a82ac4ab0b"></a><!-- doxytag: member="pcireg.h::MSIXCAP_ID" ref="ad9e87a7e7adb1d25556729a82ac4ab0b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSIXCAP_ID&nbsp;&nbsp;&nbsp;0x00</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00186">186</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8a5dec2941bc249b8cc7cfbfb585deb5"></a><!-- doxytag: member="pcireg.h::MSIXCAP_MPBA" ref="a8a5dec2941bc249b8cc7cfbfb585deb5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSIXCAP_MPBA&nbsp;&nbsp;&nbsp;0x08</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00189">189</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
<a class="anchor" id="aef7ab42350c82b7eaa0fee0910acc80d"></a><!-- doxytag: member="pcireg.h::MSIXCAP_MTAB" ref="aef7ab42350c82b7eaa0fee0910acc80d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSIXCAP_MTAB&nbsp;&nbsp;&nbsp;0x04</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00188">188</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa3c48bd17632b394022479bd54c6af7c"></a><!-- doxytag: member="pcireg.h::MSIXCAP_MXC" ref="aa3c48bd17632b394022479bd54c6af7c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSIXCAP_MXC&nbsp;&nbsp;&nbsp;0x02</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00187">187</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5495aa4216d53607cf7a4d0196b3ea81"></a><!-- doxytag: member="pcireg.h::MSIXCAP_SIZE" ref="a5495aa4216d53607cf7a4d0196b3ea81" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSIXCAP_SIZE&nbsp;&nbsp;&nbsp;0x0C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00190">190</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6efa12ed6b6e8399ae2e01ce3b12bca4"></a><!-- doxytag: member="pcireg.h::MSIXVECS_PER_PBA" ref="a6efa12ed6b6e8399ae2e01ce3b12bca4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSIXVECS_PER_PBA&nbsp;&nbsp;&nbsp;64</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00298">298</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

<p>Referenced by <a class="el" href="pcidev_8cc_source.html#l00097">PciDevice::PciDevice()</a>, and <a class="el" href="pcidev_8cc_source.html#l00476">PciDevice::serialize()</a>.</p>

</div>
</div>
<a class="anchor" id="a39932ff1c345dd901bb659674bd48047"></a><!-- doxytag: member="pcireg.h::PCI0_BASE_ADDR0" ref="a39932ff1c345dd901bb659674bd48047" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCI0_BASE_ADDR0&nbsp;&nbsp;&nbsp;0x10</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00109">109</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

<p>Referenced by <a class="el" href="pcidev_8cc_source.html#l00339">PciDevice::writeConfig()</a>, and <a class="el" href="ide__ctrl_8cc_source.html#l00250">IdeController::writeConfig()</a>.</p>

</div>
</div>
<a class="anchor" id="a64d335caa87a13112f58188eccfba11a"></a><!-- doxytag: member="pcireg.h::PCI0_BASE_ADDR1" ref="a64d335caa87a13112f58188eccfba11a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCI0_BASE_ADDR1&nbsp;&nbsp;&nbsp;0x14</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00110">110</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

<p>Referenced by <a class="el" href="pcidev_8cc_source.html#l00339">PciDevice::writeConfig()</a>, and <a class="el" href="ide__ctrl_8cc_source.html#l00250">IdeController::writeConfig()</a>.</p>

</div>
</div>
<a class="anchor" id="a6716bb8855d6b1ff25b62cc87027162c"></a><!-- doxytag: member="pcireg.h::PCI0_BASE_ADDR2" ref="a6716bb8855d6b1ff25b62cc87027162c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCI0_BASE_ADDR2&nbsp;&nbsp;&nbsp;0x18</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00111">111</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

<p>Referenced by <a class="el" href="pcidev_8cc_source.html#l00339">PciDevice::writeConfig()</a>, and <a class="el" href="ide__ctrl_8cc_source.html#l00250">IdeController::writeConfig()</a>.</p>

</div>
</div>
<a class="anchor" id="a7c204d80c7bc7a50e5c94bd2f38e0f4d"></a><!-- doxytag: member="pcireg.h::PCI0_BASE_ADDR3" ref="a7c204d80c7bc7a50e5c94bd2f38e0f4d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCI0_BASE_ADDR3&nbsp;&nbsp;&nbsp;0x1C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00112">112</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

<p>Referenced by <a class="el" href="pcidev_8cc_source.html#l00339">PciDevice::writeConfig()</a>, and <a class="el" href="ide__ctrl_8cc_source.html#l00250">IdeController::writeConfig()</a>.</p>

</div>
</div>
<a class="anchor" id="a304bb66dc75ec4c103bb9da0f49ea407"></a><!-- doxytag: member="pcireg.h::PCI0_BASE_ADDR4" ref="a304bb66dc75ec4c103bb9da0f49ea407" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCI0_BASE_ADDR4&nbsp;&nbsp;&nbsp;0x20</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00113">113</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

<p>Referenced by <a class="el" href="pcidev_8cc_source.html#l00339">PciDevice::writeConfig()</a>, and <a class="el" href="ide__ctrl_8cc_source.html#l00250">IdeController::writeConfig()</a>.</p>

</div>
</div>
<a class="anchor" id="a47002e96fe34d8b3682b4234b3f26c1a"></a><!-- doxytag: member="pcireg.h::PCI0_BASE_ADDR5" ref="a47002e96fe34d8b3682b4234b3f26c1a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCI0_BASE_ADDR5&nbsp;&nbsp;&nbsp;0x24</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00114">114</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

<p>Referenced by <a class="el" href="pcidev_8cc_source.html#l00339">PciDevice::writeConfig()</a>.</p>

</div>
</div>
<a class="anchor" id="a301b4097be4675151b3e433dc0b5e1fe"></a><!-- doxytag: member="pcireg.h::PCI0_CAP_PTR" ref="a301b4097be4675151b3e433dc0b5e1fe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCI0_CAP_PTR&nbsp;&nbsp;&nbsp;0x34</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00119">119</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3f233600f6bb6493b76898665d1701c9"></a><!-- doxytag: member="pcireg.h::PCI0_CIS" ref="a3f233600f6bb6493b76898665d1701c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCI0_CIS&nbsp;&nbsp;&nbsp;0x28</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00115">115</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2c5172494eed3f80066b8a9e201cace9"></a><!-- doxytag: member="pcireg.h::PCI0_INTERRUPT_LINE" ref="a2c5172494eed3f80066b8a9e201cace9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCI0_INTERRUPT_LINE&nbsp;&nbsp;&nbsp;0x3C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00121">121</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

<p>Referenced by <a class="el" href="pcidev_8cc_source.html#l00339">PciDevice::writeConfig()</a>.</p>

</div>
</div>
<a class="anchor" id="a0a00cf17c993aec6cdab188080f84692"></a><!-- doxytag: member="pcireg.h::PCI0_INTERRUPT_PIN" ref="a0a00cf17c993aec6cdab188080f84692" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCI0_INTERRUPT_PIN&nbsp;&nbsp;&nbsp;0x3D</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00122">122</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

<p>Referenced by <a class="el" href="pcidev_8cc_source.html#l00339">PciDevice::writeConfig()</a>.</p>

</div>
</div>
<a class="anchor" id="a33ccf25ec6904c85fcb774db09bb0f56"></a><!-- doxytag: member="pcireg.h::PCI0_MAXIMUM_LATENCY" ref="a33ccf25ec6904c85fcb774db09bb0f56" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCI0_MAXIMUM_LATENCY&nbsp;&nbsp;&nbsp;0x3F</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00124">124</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

<p>Referenced by <a class="el" href="pcidev_8cc_source.html#l00339">PciDevice::writeConfig()</a>.</p>

</div>
</div>
<a class="anchor" id="a1a5f87fba6c816f9dfaf67394355652c"></a><!-- doxytag: member="pcireg.h::PCI0_MINIMUM_GRANT" ref="a1a5f87fba6c816f9dfaf67394355652c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCI0_MINIMUM_GRANT&nbsp;&nbsp;&nbsp;0x3E</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00123">123</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

<p>Referenced by <a class="el" href="pcidev_8cc_source.html#l00339">PciDevice::writeConfig()</a>.</p>

</div>
</div>
<a class="anchor" id="a1bc84b06208bc0ae98469ea26240877a"></a><!-- doxytag: member="pcireg.h::PCI0_RESERVED" ref="a1bc84b06208bc0ae98469ea26240877a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCI0_RESERVED&nbsp;&nbsp;&nbsp;0x35</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00120">120</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4a70c485d282aee33ff0bcf87a8db2ea"></a><!-- doxytag: member="pcireg.h::PCI0_ROM_BASE_ADDR" ref="a4a70c485d282aee33ff0bcf87a8db2ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCI0_ROM_BASE_ADDR&nbsp;&nbsp;&nbsp;0x30</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00118">118</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

<p>Referenced by <a class="el" href="pcidev_8cc_source.html#l00339">PciDevice::writeConfig()</a>.</p>

</div>
</div>
<a class="anchor" id="a185c9ea6643dcb3e5e8c786377c52d34"></a><!-- doxytag: member="pcireg.h::PCI0_SUB_SYSTEM_ID" ref="a185c9ea6643dcb3e5e8c786377c52d34" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCI0_SUB_SYSTEM_ID&nbsp;&nbsp;&nbsp;0x2E</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00117">117</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8333b3eaf5d9613dd8bb9167f52b6c84"></a><!-- doxytag: member="pcireg.h::PCI0_SUB_VENDOR_ID" ref="a8333b3eaf5d9613dd8bb9167f52b6c84" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCI0_SUB_VENDOR_ID&nbsp;&nbsp;&nbsp;0x2C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00116">116</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
<a class="anchor" id="a92394c8afe033718f5d2e126d300842a"></a><!-- doxytag: member="pcireg.h::PCI1_BASE_ADDR0" ref="a92394c8afe033718f5d2e126d300842a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCI1_BASE_ADDR0&nbsp;&nbsp;&nbsp;0x10</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00127">127</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0c67b146b1701e298f86e41f57abb01c"></a><!-- doxytag: member="pcireg.h::PCI1_BASE_ADDR1" ref="a0c67b146b1701e298f86e41f57abb01c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCI1_BASE_ADDR1&nbsp;&nbsp;&nbsp;0x14</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00128">128</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5f69308658a9b3d38c05e464d0ae6a5f"></a><!-- doxytag: member="pcireg.h::PCI1_BRIDGE_CTRL" ref="a5f69308658a9b3d38c05e464d0ae6a5f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCI1_BRIDGE_CTRL&nbsp;&nbsp;&nbsp;0x3E</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00148">148</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab359a5b06ca41c532a783bb95d64be8d"></a><!-- doxytag: member="pcireg.h::PCI1_INTR_LINE" ref="ab359a5b06ca41c532a783bb95d64be8d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCI1_INTR_LINE&nbsp;&nbsp;&nbsp;0x3C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00146">146</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
<a class="anchor" id="a12c885ed6286a28461f0b69866fb8646"></a><!-- doxytag: member="pcireg.h::PCI1_INTR_PIN" ref="a12c885ed6286a28461f0b69866fb8646" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCI1_INTR_PIN&nbsp;&nbsp;&nbsp;0x3D</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00147">147</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5496bbaa713db54ffc76f05cf3b721eb"></a><!-- doxytag: member="pcireg.h::PCI1_IO_BASE" ref="a5496bbaa713db54ffc76f05cf3b721eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCI1_IO_BASE&nbsp;&nbsp;&nbsp;0x1C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00133">133</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad01262a1ae68f308944b41ee72fceeae"></a><!-- doxytag: member="pcireg.h::PCI1_IO_BASE_UPPER" ref="ad01262a1ae68f308944b41ee72fceeae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCI1_IO_BASE_UPPER&nbsp;&nbsp;&nbsp;0x30</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00142">142</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5153cc566c02c576df37f34bb61f9e84"></a><!-- doxytag: member="pcireg.h::PCI1_IO_LIMIT" ref="a5153cc566c02c576df37f34bb61f9e84" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCI1_IO_LIMIT&nbsp;&nbsp;&nbsp;0x1D</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00134">134</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
<a class="anchor" id="a06879e1286d1cbd68082321dc689c340"></a><!-- doxytag: member="pcireg.h::PCI1_IO_LIMIT_UPPER" ref="a06879e1286d1cbd68082321dc689c340" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCI1_IO_LIMIT_UPPER&nbsp;&nbsp;&nbsp;0x32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00143">143</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
<a class="anchor" id="a911e017ff100d8cbf9c2f8c59c3be314"></a><!-- doxytag: member="pcireg.h::PCI1_MEM_BASE" ref="a911e017ff100d8cbf9c2f8c59c3be314" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCI1_MEM_BASE&nbsp;&nbsp;&nbsp;0x20</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00136">136</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
<a class="anchor" id="aeedf506b1f233f880db89cf010fe4ff8"></a><!-- doxytag: member="pcireg.h::PCI1_MEM_LIMIT" ref="aeedf506b1f233f880db89cf010fe4ff8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCI1_MEM_LIMIT&nbsp;&nbsp;&nbsp;0x22</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00137">137</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
<a class="anchor" id="a982537207402b86bb50108d982900a00"></a><!-- doxytag: member="pcireg.h::PCI1_PRF_BASE_UPPER" ref="a982537207402b86bb50108d982900a00" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCI1_PRF_BASE_UPPER&nbsp;&nbsp;&nbsp;0x28</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00140">140</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
<a class="anchor" id="acda80f3e11c8ecbed899ffbca5af1009"></a><!-- doxytag: member="pcireg.h::PCI1_PRF_LIMIT_UPPER" ref="acda80f3e11c8ecbed899ffbca5af1009" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCI1_PRF_LIMIT_UPPER&nbsp;&nbsp;&nbsp;0x2C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00141">141</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0cedd0cba44a5bf7af0bf7acefb8a182"></a><!-- doxytag: member="pcireg.h::PCI1_PRF_MEM_BASE" ref="a0cedd0cba44a5bf7af0bf7acefb8a182" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCI1_PRF_MEM_BASE&nbsp;&nbsp;&nbsp;0x24</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00138">138</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
<a class="anchor" id="accb94f315870af3ad26db80f72196997"></a><!-- doxytag: member="pcireg.h::PCI1_PRF_MEM_LIMIT" ref="accb94f315870af3ad26db80f72196997" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCI1_PRF_MEM_LIMIT&nbsp;&nbsp;&nbsp;0x26</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00139">139</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
<a class="anchor" id="a05bc4e6ac67ba912c140ded70498ee73"></a><!-- doxytag: member="pcireg.h::PCI1_PRI_BUS_NUM" ref="a05bc4e6ac67ba912c140ded70498ee73" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCI1_PRI_BUS_NUM&nbsp;&nbsp;&nbsp;0x18</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00129">129</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0e999bbf2e65e147ee48aaac9cf3b976"></a><!-- doxytag: member="pcireg.h::PCI1_RESERVED" ref="a0e999bbf2e65e147ee48aaac9cf3b976" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCI1_RESERVED&nbsp;&nbsp;&nbsp;0x34</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00144">144</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
<a class="anchor" id="a17b83a1762a8b2ee3c159a526ff06ac5"></a><!-- doxytag: member="pcireg.h::PCI1_ROM_BASE_ADDR" ref="a17b83a1762a8b2ee3c159a526ff06ac5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCI1_ROM_BASE_ADDR&nbsp;&nbsp;&nbsp;0x38</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00145">145</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
<a class="anchor" id="a17dbd8cf2d59fe60f24d08cb22f7fde1"></a><!-- doxytag: member="pcireg.h::PCI1_SEC_BUS_NUM" ref="a17dbd8cf2d59fe60f24d08cb22f7fde1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCI1_SEC_BUS_NUM&nbsp;&nbsp;&nbsp;0x19</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00130">130</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
<a class="anchor" id="a47e52e48ceb02749e182547beef59a0e"></a><!-- doxytag: member="pcireg.h::PCI1_SEC_LAT_TIMER" ref="a47e52e48ceb02749e182547beef59a0e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCI1_SEC_LAT_TIMER&nbsp;&nbsp;&nbsp;0x1B</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00132">132</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
<a class="anchor" id="adfd064b106440e1b6a7d58fc744c596c"></a><!-- doxytag: member="pcireg.h::PCI1_SECONDARY_STATUS" ref="adfd064b106440e1b6a7d58fc744c596c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCI1_SECONDARY_STATUS&nbsp;&nbsp;&nbsp;0x1E</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00135">135</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
<a class="anchor" id="a43d361802be3f6b1700e3004d527d236"></a><!-- doxytag: member="pcireg.h::PCI1_SUB_BUS_NUM" ref="a43d361802be3f6b1700e3004d527d236" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCI1_SUB_BUS_NUM&nbsp;&nbsp;&nbsp;0x1A</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00131">131</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
<a class="anchor" id="a42e0df2aedc08b732c75f823fcd85227"></a><!-- doxytag: member="pcireg.h::PCI_BASE_CLASS_CODE" ref="a42e0df2aedc08b732c75f823fcd85227" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCI_BASE_CLASS_CODE&nbsp;&nbsp;&nbsp;0x0B</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00097">97</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7e90cb70f5d4911a8126fe93cdac2147"></a><!-- doxytag: member="pcireg.h::PCI_BIST" ref="a7e90cb70f5d4911a8126fe93cdac2147" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCI_BIST&nbsp;&nbsp;&nbsp;0x0F</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00101">101</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab0714901b1972ad6700d98d11d683f04"></a><!-- doxytag: member="pcireg.h::PCI_CACHE_LINE_SIZE" ref="ab0714901b1972ad6700d98d11d683f04" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCI_CACHE_LINE_SIZE&nbsp;&nbsp;&nbsp;0x0C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00098">98</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

<p>Referenced by <a class="el" href="pcidev_8cc_source.html#l00339">PciDevice::writeConfig()</a>.</p>

</div>
</div>
<a class="anchor" id="aeceb83f22ca5473d93fb37286277a025"></a><!-- doxytag: member="pcireg.h::PCI_CLASS_CODE" ref="aeceb83f22ca5473d93fb37286277a025" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCI_CLASS_CODE&nbsp;&nbsp;&nbsp;0x09</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00095">95</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

<p>Referenced by <a class="el" href="pcidev_8cc_source.html#l00339">PciDevice::writeConfig()</a>.</p>

</div>
</div>
<a class="anchor" id="a184279369796cf3813da355aff656541"></a><!-- doxytag: member="pcireg.h::PCI_CMD_BME" ref="a184279369796cf3813da355aff656541" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCI_CMD_BME&nbsp;&nbsp;&nbsp;0x04</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00104">104</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

<p>Referenced by <a class="el" href="ide__ctrl_8cc_source.html#l00094">IdeController::IdeController()</a>, and <a class="el" href="ide__ctrl_8cc_source.html#l00250">IdeController::writeConfig()</a>.</p>

</div>
</div>
<a class="anchor" id="a5ef611f182e4d3e653e8de20c1e5cece"></a><!-- doxytag: member="pcireg.h::PCI_CMD_IOSE" ref="a5ef611f182e4d3e653e8de20c1e5cece" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCI_CMD_IOSE&nbsp;&nbsp;&nbsp;0x01</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00106">106</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

<p>Referenced by <a class="el" href="ide__ctrl_8cc_source.html#l00094">IdeController::IdeController()</a>, <a class="el" href="ns__gige_8cc_source.html#l00146">NSGigE::writeConfig()</a>, and <a class="el" href="ide__ctrl_8cc_source.html#l00250">IdeController::writeConfig()</a>.</p>

</div>
</div>
<a class="anchor" id="a19eeefdf3c3100d9ab29182cbbcba083"></a><!-- doxytag: member="pcireg.h::PCI_CMD_MSE" ref="a19eeefdf3c3100d9ab29182cbbcba083" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCI_CMD_MSE&nbsp;&nbsp;&nbsp;0x02</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00105">105</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

<p>Referenced by <a class="el" href="sinic_8cc_source.html#l00218">Sinic::Device::read()</a>, and <a class="el" href="sinic_8cc_source.html#l00303">Sinic::Device::write()</a>.</p>

</div>
</div>
<a class="anchor" id="ace199ecb77d8e32d759ac065c22304b3"></a><!-- doxytag: member="pcireg.h::PCI_COMMAND" ref="ace199ecb77d8e32d759ac065c22304b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCI_COMMAND&nbsp;&nbsp;&nbsp;0x04</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00092">92</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

<p>Referenced by <a class="el" href="pcidev_8cc_source.html#l00339">PciDevice::writeConfig()</a>, <a class="el" href="ns__gige_8cc_source.html#l00146">NSGigE::writeConfig()</a>, and <a class="el" href="ide__ctrl_8cc_source.html#l00250">IdeController::writeConfig()</a>.</p>

</div>
</div>
<a class="anchor" id="add6c868d54860748ec4f1ecd9b53fb90"></a><!-- doxytag: member="pcireg.h::PCI_CONFIG_SIZE" ref="add6c868d54860748ec4f1ecd9b53fb90" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCI_CONFIG_SIZE&nbsp;&nbsp;&nbsp;0xFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00152">152</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

<p>Referenced by <a class="el" href="pcidev_8cc_source.html#l00088">PciDevice::PciConfigPort::getAddrRanges()</a>, <a class="el" href="pcidev_8cc_source.html#l00271">PciDevice::readConfig()</a>, <a class="el" href="ide__ctrl_8cc_source.html#l00168">IdeController::readConfig()</a>, <a class="el" href="pcidev_8cc_source.html#l00078">PciDevice::PciConfigPort::recvAtomic()</a>, <a class="el" href="pcidev_8cc_source.html#l00339">PciDevice::writeConfig()</a>, <a class="el" href="ns__gige_8cc_source.html#l00146">NSGigE::writeConfig()</a>, <a class="el" href="ide__ctrl_8cc_source.html#l00250">IdeController::writeConfig()</a>, and <a class="el" href="i8254xGBe_8cc_source.html#l00151">IGbE::writeConfig()</a>.</p>

</div>
</div>
<a class="anchor" id="ad26cd5a9786b77d9fb9ae23cd2d7eae5"></a><!-- doxytag: member="pcireg.h::PCI_DEVICE_ID" ref="ad26cd5a9786b77d9fb9ae23cd2d7eae5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCI_DEVICE_ID&nbsp;&nbsp;&nbsp;0x02</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00091">91</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
<a class="anchor" id="abb02d00821657dc348f9c78eab5f1995"></a><!-- doxytag: member="pcireg.h::PCI_DEVICE_SPECIFIC" ref="abb02d00821657dc348f9c78eab5f1995" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCI_DEVICE_SPECIFIC&nbsp;&nbsp;&nbsp;0x40</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00151">151</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

<p>Referenced by <a class="el" href="pcidev_8cc_source.html#l00271">PciDevice::readConfig()</a>, <a class="el" href="ide__ctrl_8cc_source.html#l00168">IdeController::readConfig()</a>, <a class="el" href="pcidev_8cc_source.html#l00339">PciDevice::writeConfig()</a>, <a class="el" href="ns__gige_8cc_source.html#l00146">NSGigE::writeConfig()</a>, <a class="el" href="ide__ctrl_8cc_source.html#l00250">IdeController::writeConfig()</a>, and <a class="el" href="i8254xGBe_8cc_source.html#l00151">IGbE::writeConfig()</a>.</p>

</div>
</div>
<a class="anchor" id="a19e39e2931bb71460a3b5e1e30206d7b"></a><!-- doxytag: member="pcireg.h::PCI_HEADER_TYPE" ref="a19e39e2931bb71460a3b5e1e30206d7b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCI_HEADER_TYPE&nbsp;&nbsp;&nbsp;0x0E</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00100">100</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae2cade69be1011c19d4918689e988e2d"></a><!-- doxytag: member="pcireg.h::PCI_LATENCY_TIMER" ref="ae2cade69be1011c19d4918689e988e2d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCI_LATENCY_TIMER&nbsp;&nbsp;&nbsp;0x0D</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00099">99</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

<p>Referenced by <a class="el" href="pcidev_8cc_source.html#l00339">PciDevice::writeConfig()</a>.</p>

</div>
</div>
<a class="anchor" id="af3e1c0496e511a15fc573b362f8a051c"></a><!-- doxytag: member="pcireg.h::PCI_PRODUCT_DEC_PZA" ref="af3e1c0496e511a15fc573b362f8a051c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCI_PRODUCT_DEC_PZA&nbsp;&nbsp;&nbsp;0x0008</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00161">161</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
<a class="anchor" id="a271cb5a19565f86694462c1ada818103"></a><!-- doxytag: member="pcireg.h::PCI_PRODUCT_NCR_810" ref="a271cb5a19565f86694462c1ada818103" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCI_PRODUCT_NCR_810&nbsp;&nbsp;&nbsp;0x0001</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00162">162</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
<a class="anchor" id="a977ba3b4b0f8bfecdb3e2b2cfe8a23e2"></a><!-- doxytag: member="pcireg.h::PCI_PRODUCT_QLOGIC_ISP1020" ref="a977ba3b4b0f8bfecdb3e2b2cfe8a23e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCI_PRODUCT_QLOGIC_ISP1020&nbsp;&nbsp;&nbsp;0x1020</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00163">163</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0dbc15986b61ebc87dd0b46f56441ba9"></a><!-- doxytag: member="pcireg.h::PCI_PRODUCT_SIMOS_ETHER" ref="a0dbc15986b61ebc87dd0b46f56441ba9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCI_PRODUCT_SIMOS_ETHER&nbsp;&nbsp;&nbsp;0x1292</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00165">165</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa07a101f340d4ed038f25f15cdcfd7f8"></a><!-- doxytag: member="pcireg.h::PCI_PRODUCT_SIMOS_SIMOS" ref="aa07a101f340d4ed038f25f15cdcfd7f8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCI_PRODUCT_SIMOS_SIMOS&nbsp;&nbsp;&nbsp;0x1291</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00164">164</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad929de128f7af09f5859000ee3cff800"></a><!-- doxytag: member="pcireg.h::PCI_REVISION_ID" ref="ad929de128f7af09f5859000ee3cff800" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCI_REVISION_ID&nbsp;&nbsp;&nbsp;0x08</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00094">94</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

<p>Referenced by <a class="el" href="pcidev_8cc_source.html#l00339">PciDevice::writeConfig()</a>.</p>

</div>
</div>
<a class="anchor" id="a250f9aa7637e1c67edc266e2d36adf49"></a><!-- doxytag: member="pcireg.h::PCI_STATUS" ref="a250f9aa7637e1c67edc266e2d36adf49" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCI_STATUS&nbsp;&nbsp;&nbsp;0x06</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00093">93</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

<p>Referenced by <a class="el" href="pcidev_8cc_source.html#l00339">PciDevice::writeConfig()</a>.</p>

</div>
</div>
<a class="anchor" id="ac9318b91036f245b883c26723ef684cc"></a><!-- doxytag: member="pcireg.h::PCI_SUB_CLASS_CODE" ref="ac9318b91036f245b883c26723ef684cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCI_SUB_CLASS_CODE&nbsp;&nbsp;&nbsp;0x0A</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00096">96</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
<a class="anchor" id="a728f983d09f433a164b7f40c4752cd48"></a><!-- doxytag: member="pcireg.h::PCI_VENDOR_DEC" ref="a728f983d09f433a164b7f40c4752cd48" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCI_VENDOR_DEC&nbsp;&nbsp;&nbsp;0x1011</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00155">155</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae01a383ed97f2fef624e91dadb388637"></a><!-- doxytag: member="pcireg.h::PCI_VENDOR_ID" ref="ae01a383ed97f2fef624e91dadb388637" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCI_VENDOR_ID&nbsp;&nbsp;&nbsp;0x00</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00090">90</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae705fa509aaf829de2f69dc025d291a4"></a><!-- doxytag: member="pcireg.h::PCI_VENDOR_NCR" ref="ae705fa509aaf829de2f69dc025d291a4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCI_VENDOR_NCR&nbsp;&nbsp;&nbsp;0x101A</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00156">156</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
<a class="anchor" id="abf4983b8f392643000e711557749c30d"></a><!-- doxytag: member="pcireg.h::PCI_VENDOR_QLOGIC" ref="abf4983b8f392643000e711557749c30d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCI_VENDOR_QLOGIC&nbsp;&nbsp;&nbsp;0x1077</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00157">157</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
<a class="anchor" id="aaa39309c1b2d09fdeab9598c16d2a3af"></a><!-- doxytag: member="pcireg.h::PCI_VENDOR_SIMOS" ref="aaa39309c1b2d09fdeab9598c16d2a3af" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCI_VENDOR_SIMOS&nbsp;&nbsp;&nbsp;0x1291</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00158">158</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9426b7be8feed35cad0096f345be46bb"></a><!-- doxytag: member="pcireg.h::PMCAP_ID" ref="a9426b7be8feed35cad0096f345be46bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMCAP_ID&nbsp;&nbsp;&nbsp;0x00</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PCIe capability list offsets internal to the entry. </p>
<p>Actual offsets in the PCI config space are defined in the python files setting up the system. </p>

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00172">172</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab9b0608199979c9d79ce3592b0cb283a"></a><!-- doxytag: member="pcireg.h::PMCAP_PC" ref="ab9b0608199979c9d79ce3592b0cb283a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMCAP_PC&nbsp;&nbsp;&nbsp;0x02</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00173">173</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
<a class="anchor" id="a24ca111bfbea1b8dbfa12984bc3d1c58"></a><!-- doxytag: member="pcireg.h::PMCAP_PMCS" ref="a24ca111bfbea1b8dbfa12984bc3d1c58" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMCAP_PMCS&nbsp;&nbsp;&nbsp;0x04</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00174">174</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9bbcc7ac4cda9653a3fb9397bcfaf163"></a><!-- doxytag: member="pcireg.h::PMCAP_SIZE" ref="a9bbcc7ac4cda9653a3fb9397bcfaf163" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMCAP_SIZE&nbsp;&nbsp;&nbsp;0x06</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00175">175</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0f5b1fcf31f05ce9dc20f0ad18687e57"></a><!-- doxytag: member="pcireg.h::PXCAP_ID" ref="a0f5b1fcf31f05ce9dc20f0ad18687e57" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PXCAP_ID&nbsp;&nbsp;&nbsp;0x00</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00192">192</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
<a class="anchor" id="a19af7dd082c983acabf0bad9310ed86b"></a><!-- doxytag: member="pcireg.h::PXCAP_PXCAP" ref="a19af7dd082c983acabf0bad9310ed86b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PXCAP_PXCAP&nbsp;&nbsp;&nbsp;0x02</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00193">193</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1edde76c9d581a0bb0fd76d003a01690"></a><!-- doxytag: member="pcireg.h::PXCAP_PXDC" ref="a1edde76c9d581a0bb0fd76d003a01690" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PXCAP_PXDC&nbsp;&nbsp;&nbsp;0x08</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00195">195</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae4efb399b1d86d96fc26f4b671642a36"></a><!-- doxytag: member="pcireg.h::PXCAP_PXDC2" ref="ae4efb399b1d86d96fc26f4b671642a36" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PXCAP_PXDC2&nbsp;&nbsp;&nbsp;0x28</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00201">201</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0a4852b01daeaa3b054479096c02b451"></a><!-- doxytag: member="pcireg.h::PXCAP_PXDCAP" ref="a0a4852b01daeaa3b054479096c02b451" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PXCAP_PXDCAP&nbsp;&nbsp;&nbsp;0x04</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00194">194</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
<a class="anchor" id="adba7afc36365d18b15fc3cd87473f3ce"></a><!-- doxytag: member="pcireg.h::PXCAP_PXDCAP2" ref="adba7afc36365d18b15fc3cd87473f3ce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PXCAP_PXDCAP2&nbsp;&nbsp;&nbsp;0x24</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00200">200</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac8440bf64d29dd9d798ab8692712dfe6"></a><!-- doxytag: member="pcireg.h::PXCAP_PXDS" ref="ac8440bf64d29dd9d798ab8692712dfe6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PXCAP_PXDS&nbsp;&nbsp;&nbsp;0x0A</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00196">196</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5a4c906689e67154ba361fe16305782f"></a><!-- doxytag: member="pcireg.h::PXCAP_PXLC" ref="a5a4c906689e67154ba361fe16305782f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PXCAP_PXLC&nbsp;&nbsp;&nbsp;0x10</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00198">198</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
<a class="anchor" id="a226535093fe2098216216a4382f4deb5"></a><!-- doxytag: member="pcireg.h::PXCAP_PXLCAP" ref="a226535093fe2098216216a4382f4deb5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PXCAP_PXLCAP&nbsp;&nbsp;&nbsp;0x0C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00197">197</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab50453e2d1f8c488ad26a6b4d6c16e61"></a><!-- doxytag: member="pcireg.h::PXCAP_PXLS" ref="ab50453e2d1f8c488ad26a6b4d6c16e61" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PXCAP_PXLS&nbsp;&nbsp;&nbsp;0x12</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00199">199</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
<a class="anchor" id="aec570453eed6fb3f06dde328107593b2"></a><!-- doxytag: member="pcireg.h::PXCAP_SIZE" ref="aec570453eed6fb3f06dde328107593b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PXCAP_SIZE&nbsp;&nbsp;&nbsp;0x30</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pcireg_8h_source.html#l00202">202</a> of file <a class="el" href="pcireg_8h_source.html">pcireg.h</a>.</p>

</div>
</div>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&nbsp;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1"><address style="align: right;"><small>
Generated on Mon Dec 7 02:33:14 2015 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.6.1</small></address>

</body>
</html>
