`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2023/09/01 15:10:07
// Design Name: 
// Module Name: IMEM
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////
// `define DATA_FILE_PATH "E:\\Xlinx_project\\lab_1\\lab_1.data\\base_data_data"
`define DATA_FILE_PATH "C:/Users/caixuegang/Desktop/¼ÆËã»úÌåÏµ½á¹¹ÊµÑé/lab_1/lab_1.data/additional_data_data1"
// `define DATA_FILE_PATH "E:\\Xlinx_project\\lab_1\\lab_1.data\\additional_data_data2"



module DMEM(
    input         clk      ,//æ—¶é’Ÿä¿¡å·
    input  [7:0]  dmem_addr ,//é€‰å®šå­˜å‚¨åœ°å€
    input  [31:0] dmem_wdata,//è¾“å…¥çš„æ•°æ?
    input         dmem_wen  ,//å†™ä½¿èƒ?
    output [31:0] dmem_rdata//è¯»å‡ºçš„æŒ‡ä»?
);
    parameter ADDR = 8 ;//åœ°å€å®½åº¦
    parameter NUMB = 1<<ADDR;//å¯„å­˜å™¨ä¸ªæ•?
    parameter SIZE = 32;//å¯„å­˜å™¨æ•°æ®ä½å®?
    wire [7:0] addr;

    assign addr = (dmem_addr % 4 == 0)? dmem_addr >> 2 : 8'b0;
    reg [SIZE-1:0] DMEM [0:NUMB-1];//å­˜å‚¨å™¨å †

    integer i = 0;
    initial begin//åˆå§‹åŒ–å¯„å­˜å™¨
    $readmemh(`DATA_FILE_PATH , DMEM);
    end

    always @(posedge clk) begin
        if(dmem_wen) DMEM[addr] <= dmem_wdata;//å¦‚æœå†™ä½¿èƒ½æ‰“å¼?å°±èƒ½å¾?é‡Œé¢å†™æ•°æ?
    end

    assign dmem_rdata = DMEM[addr];

    
endmodule
