{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 27 11:17:20 2010 " "Info: Processing started: Wed Oct 27 11:17:20 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Lab5 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Lab2/Lab2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Lab2/Lab2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2 " "Info: Found entity 1: Lab2" {  } { { "../Lab2/Lab2.bdf" "" { Schematic "S:/CpE214/Lab2/Lab2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Lab4/i8051.edf 5 5 " "Info: Found 5 design units, including 5 entities, in source file ../Lab4/i8051.edf" { { "Info" "ISGN_ENTITY_NAME" "1 i8051 " "Info: Found entity 1: i8051" {  } { { "../Lab4/i8051.edf" "" { Text "S:/CpE214/Lab4/i8051.edf" 55145 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 I8051_ALU " "Info: Found entity 2: I8051_ALU" {  } { { "../Lab4/i8051.edf" "" { Text "S:/CpE214/Lab4/i8051.edf" 72 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "3 I8051_CTR " "Info: Found entity 3: I8051_CTR" {  } { { "../Lab4/i8051.edf" "" { Text "S:/CpE214/Lab4/i8051.edf" 34705 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "4 I8051_DEC " "Info: Found entity 4: I8051_DEC" {  } { { "../Lab4/i8051.edf" "" { Text "S:/CpE214/Lab4/i8051.edf" 5624 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "5 I8051_RAM " "Info: Found entity 5: I8051_RAM" {  } { { "../Lab4/i8051.edf" "" { Text "S:/CpE214/Lab4/i8051.edf" 9100 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Lab4/i8051_lib.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file ../Lab4/i8051_lib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I8051_LIB " "Info: Found design unit 1: I8051_LIB" {  } { { "../Lab4/i8051_lib.vhd" "" { Text "S:/CpE214/Lab4/i8051_lib.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i8051_rom.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file i8051_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I8051_ROM-BHV " "Info: Found design unit 1: I8051_ROM-BHV" {  } { { "i8051_rom.vhd" "" { Text "S:/CpE214/Lab5/i8051_rom.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 I8051_ROM " "Info: Found entity 1: I8051_ROM" {  } { { "i8051_rom.vhd" "" { Text "S:/CpE214/Lab5/i8051_rom.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Lab4/address_decoder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Lab4/address_decoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 address_decoder " "Info: Found entity 1: address_decoder" {  } { { "../Lab4/address_decoder.bdf" "" { Schematic "S:/CpE214/Lab4/address_decoder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_inout.edf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ram_inout.edf" { { "Info" "ISGN_ENTITY_NAME" "1 ram_inout " "Info: Found entity 1: ram_inout" {  } { { "ram_inout.edf" "" { Text "S:/CpE214/Lab5/ram_inout.edf" 48 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Lab4/Lab4_Top.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Lab4/Lab4_Top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4_Top " "Info: Found entity 1: Lab4_Top" {  } { { "../Lab4/Lab4_Top.bdf" "" { Schematic "S:/CpE214/Lab4/Lab4_Top.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab5_Top.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Lab5_Top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5_Top " "Info: Found entity 1: Lab5_Top" {  } { { "Lab5_Top.bdf" "" { Schematic "S:/CpE214/Lab5/Lab5_Top.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab5_Top " "Info: Elaborating entity \"Lab5_Top\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab2 Lab2:inst4 " "Info: Elaborating entity \"Lab2\" for hierarchy \"Lab2:inst4\"" {  } { { "Lab5_Top.bdf" "inst4" { Schematic "S:/CpE214/Lab5/Lab5_Top.bdf" { { 208 784 960 304 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i8051 i8051:inst " "Info: Elaborating entity \"i8051\" for hierarchy \"i8051:inst\"" {  } { { "Lab5_Top.bdf" "inst" { Schematic "S:/CpE214/Lab5/Lab5_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I8051_ALU i8051:inst\|I8051_ALU:U_ALU " "Info: Elaborating entity \"I8051_ALU\" for hierarchy \"i8051:inst\|I8051_ALU:U_ALU\"" {  } { { "../Lab4/i8051.edf" "U_ALU" { Text "S:/CpE214/Lab4/i8051.edf" 55167 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I8051_CTR i8051:inst\|I8051_CTR:U_CTR " "Info: Elaborating entity \"I8051_CTR\" for hierarchy \"i8051:inst\|I8051_CTR:U_CTR\"" {  } { { "../Lab4/i8051.edf" "U_CTR" { Text "S:/CpE214/Lab4/i8051.edf" 55170 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I8051_DEC i8051:inst\|I8051_DEC:U_DEC " "Info: Elaborating entity \"I8051_DEC\" for hierarchy \"i8051:inst\|I8051_DEC:U_DEC\"" {  } { { "../Lab4/i8051.edf" "U_DEC" { Text "S:/CpE214/Lab4/i8051.edf" 55168 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I8051_RAM i8051:inst\|I8051_RAM:U_RAM " "Info: Elaborating entity \"I8051_RAM\" for hierarchy \"i8051:inst\|I8051_RAM:U_RAM\"" {  } { { "../Lab4/i8051.edf" "U_RAM" { Text "S:/CpE214/Lab4/i8051.edf" 55169 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_inout ram_inout:inst2 " "Info: Elaborating entity \"ram_inout\" for hierarchy \"ram_inout:inst2\"" {  } { { "Lab5_Top.bdf" "inst2" { Schematic "S:/CpE214/Lab5/Lab5_Top.bdf" { { 480 280 472 608 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I8051_ROM I8051_ROM:inst1 " "Info: Elaborating entity \"I8051_ROM\" for hierarchy \"I8051_ROM:inst1\"" {  } { { "Lab5_Top.bdf" "inst1" { Schematic "S:/CpE214/Lab5/Lab5_Top.bdf" { { 64 600 752 192 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_ALTSYNCRAM_ROM_INFERRED" "I8051_ROM:inst1\|Mux3~263 " "Info: Inferred altsyncram megafunction from the following design logic: \"I8051_ROM:inst1\|Mux3~263\"" { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Info: Parameter OPERATION_MODE set to ROM" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Info: Parameter WIDTH_A set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Info: Parameter WIDTHAD_A set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Info: Parameter NUMWORDS_A set to 256" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Info: Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE Lab5_Top0.rtl.mif " "Info: Parameter INIT_FILE set to Lab5_Top0.rtl.mif" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0}  } { { "i8051_rom.vhd" "Mux3~263" { Text "S:/CpE214/Lab5/i8051_rom.vhd" 281 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "I8051_ROM:inst1\|altsyncram:Mux3_rtl_0 " "Info: Elaborated megafunction instantiation \"I8051_ROM:inst1\|altsyncram:Mux3_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "I8051_ROM:inst1\|altsyncram:Mux3_rtl_0 " "Info: Instantiated megafunction \"I8051_ROM:inst1\|altsyncram:Mux3_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Info: Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Info: Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Info: Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Info: Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Info: Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE Lab5_Top0.rtl.mif " "Info: Parameter \"INIT_FILE\" = \"Lab5_Top0.rtl.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dnu.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_dnu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dnu " "Info: Found entity 1: altsyncram_dnu" {  } { { "db/altsyncram_dnu.tdf" "" { Text "S:/CpE214/Lab5/db/altsyncram_dnu.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Error" "ESCL_SCL_IO_WYSIWYG_MISSING_PAD_IO" "ram_inout:inst2\|OE_ibuf " "Error: WYSIWYG I/O primitive \"ram_inout:inst2\|OE_ibuf\" has missing or unconnected padio input port" {  } { { "ram_inout.edf" "" { Text "S:/CpE214/Lab5/ram_inout.edf" 106 16 0 } } { "Lab5_Top.bdf" "" { Schematic "S:/CpE214/Lab5/Lab5_Top.bdf" { { 480 280 472 608 "inst2" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" has missing or unconnected padio input port" 0 0 "" 0 0}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Error: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 27 11:17:30 2010 " "Error: Processing ended: Wed Oct 27 11:17:30 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Error: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Error: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
