# Traffic-Light-Controller
This is a Verilog HDL based traffic light controller. The repository contains the main module and the testbench module written in Verilog HDL. 
A 4 way traffic intersection is considered and it's traffic light is converted to a mealy state machine. 
Using behavioural modelling and non-blocking assignments, the state machine is described in Verilog. 
