
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/final_Fpga_project/fpga_project/pa.fromHdl.tcl
# create_project -name fpga_project -dir "D:/final_Fpga_project/fpga_project/planAhead_run_1" -part xc5vlx110tff1136-2
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "DataPath.ucf" [current_fileset -constrset]
Adding file 'D:/final_Fpga_project/fpga_project/DataPath.ucf' to fileset 'constrs_1'
# add_files [list {ipcore_dir/Ind_Data.ngc}]
# set hdlfile [add_files [list {../SequenceCounter_Section.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ipcore_dir/Ind_Data.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../Decoder_Section.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../Register_Section.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../Opcode_Section.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../Memory_Section.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../FilipFlop_Section.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../Control_Section.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../call_Section.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../ALU_Section.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../DataPath_Section.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top DataPath $srcset
# add_files [list {DataPath.ucf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/Ind_Data.ncf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc5vlx110tff1136-2
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "D:/final_Fpga_project/SequenceCounter_Section.v" into library work
Analyzing Verilog file "D:/final_Fpga_project/fpga_project/ipcore_dir/Ind_Data.v" into library work
Analyzing Verilog file "D:/final_Fpga_project/Decoder_Section.v" into library work
Analyzing Verilog file "D:/final_Fpga_project/Register_Section.v" into library work
Analyzing Verilog file "D:/final_Fpga_project/Opcode_Section.v" into library work
Analyzing Verilog file "D:/final_Fpga_project/Memory_Section.v" into library work
Analyzing Verilog file "D:/final_Fpga_project/FilipFlop_Section.v" into library work
Analyzing Verilog file "D:/final_Fpga_project/Control_Section.v" into library work
Analyzing Verilog file "D:/final_Fpga_project/call_Section.v" into library work
Analyzing Verilog file "D:/final_Fpga_project/ALU_Section.v" into library work
Analyzing Verilog file "D:/final_Fpga_project/DataPath_Section.v" into library work
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design Ind_Data.ngc ...
WARNING:NetListWriters:298 - No output is written to Ind_Data.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file Ind_Data.edif ...
ngc2edif: Total memory usage is 4310820 kilobytes

Reading core file 'D:/final_Fpga_project/fpga_project/ipcore_dir/Ind_Data.ngc' for (cell view 'Ind_Data', library 'work', file 'Ind_Data.v')
Parsing EDIF File [./.Xil/PlanAhead-7456-Hussein/ngc2edif/Ind_Data.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-7456-Hussein/ngc2edif/Ind_Data.edif]
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/virtex5/virtex5lx/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/virtex5/virtex5lx/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/virtex5/virtex5lx/hd_int_macros.edn]
INFO: [Device 21-21] Reading bus macro file C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/virtex5/pr_bus_macros.xml
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/virtex5/virtex5lxt/xc5vlx110t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/virtex5/virtex5lxt/xc5vlx110t/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/virtex5/virtex5lxt/xc5vlx110t/ff1136/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/virtex5/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/virtex5/virtex5lxt/xc5vlx110t/ff1136/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/virtex5/drc.xml
Parsing UCF File [D:/final_Fpga_project/fpga_project/DataPath.ucf]
Finished Parsing UCF File [D:/final_Fpga_project/fpga_project/DataPath.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: d73e8a11
open_rtl_design: Time (s): elapsed = 00:00:09 . Memory (MB): peak = 786.664 ; gain = 284.719
update_compile_order -fileset sim_1
startgroup
set_property package_pin A3 [get_ports clk]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Tue Jun 27 10:43:07 2023...
INFO: [Common 17-83] Releasing license: PlanAhead
