{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1654398712406 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1654398712407 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 05 06:11:52 2022 " "Processing started: Sun Jun 05 06:11:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1654398712407 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1654398712407 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FIBO_DATAPATH -c FIBO_DATAPATH " "Command: quartus_map --read_settings_files=on --write_settings_files=off FIBO_DATAPATH -c FIBO_DATAPATH" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1654398712407 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1654398712866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/logic labs/lab 6/verilog/alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /logic labs/lab 6/verilog/alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../ALU/ALU.v" "" { Text "E:/Logic Labs/Lab 6/Verilog/ALU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654398712928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654398712928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/logic labs/lab 6/verilog/d_flip_flop/d_flip_flop.v 1 1 " "Found 1 design units, including 1 entities, in source file /logic labs/lab 6/verilog/d_flip_flop/d_flip_flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_Flip_Flop " "Found entity 1: D_Flip_Flop" {  } { { "../D_Flip_Flop/D_Flip_Flop.v" "" { Text "E:/Logic Labs/Lab 6/Verilog/D_Flip_Flop/D_Flip_Flop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654398712933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654398712933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/logic labs/lab 6/verilog/four_bit_4_to_1_mux/four_bit_4_to_1_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /logic labs/lab 6/verilog/four_bit_4_to_1_mux/four_bit_4_to_1_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Four_Bit_4_To_1_Mux " "Found entity 1: Four_Bit_4_To_1_Mux" {  } { { "../Four_Bit_4_To_1_Mux/Four_Bit_4_To_1_Mux.v" "" { Text "E:/Logic Labs/Lab 6/Verilog/Four_Bit_4_To_1_Mux/Four_Bit_4_To_1_Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654398712939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654398712939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/logic labs/lab 6/verilog/four_bit_2_to_1_mux/four_bit_2_to_1_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /logic labs/lab 6/verilog/four_bit_2_to_1_mux/four_bit_2_to_1_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Four_Bit_2_To_1_Mux " "Found entity 1: Four_Bit_2_To_1_Mux" {  } { { "../Four_Bit_2_To_1_Mux/Four_Bit_2_To_1_Mux.v" "" { Text "E:/Logic Labs/Lab 6/Verilog/Four_Bit_2_To_1_Mux/Four_Bit_2_To_1_Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654398712945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654398712945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/logic labs/lab 6/verilog/decoder/decoder_2_to_4.v 1 1 " "Found 1 design units, including 1 entities, in source file /logic labs/lab 6/verilog/decoder/decoder_2_to_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_2_To_4 " "Found entity 1: Decoder_2_To_4" {  } { { "../Decoder/Decoder_2_To_4.v" "" { Text "E:/Logic Labs/Lab 6/Verilog/Decoder/Decoder_2_To_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654398712950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654398712950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fibo_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file fibo_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIBO_DATAPATH " "Found entity 1: FIBO_DATAPATH" {  } { { "FIBO_DATAPATH.v" "" { Text "E:/Logic Labs/Lab 6/Verilog/FIBO_DATAPATH/FIBO_DATAPATH.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654398712957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654398712957 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FIBO_DATAPATH " "Elaborating entity \"FIBO_DATAPATH\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1654398712988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_2_To_4 Decoder_2_To_4:D1 " "Elaborating entity \"Decoder_2_To_4\" for hierarchy \"Decoder_2_To_4:D1\"" {  } { { "FIBO_DATAPATH.v" "D1" { Text "E:/Logic Labs/Lab 6/Verilog/FIBO_DATAPATH/FIBO_DATAPATH.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654398713130 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Output Decoder_2_To_4.v(10) " "Verilog HDL Always Construct warning at Decoder_2_To_4.v(10): inferring latch(es) for variable \"Output\", which holds its previous value in one or more paths through the always construct" {  } { { "../Decoder/Decoder_2_To_4.v" "" { Text "E:/Logic Labs/Lab 6/Verilog/Decoder/Decoder_2_To_4.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1654398713131 "|FIBO_DATAPATH|Decoder_2_To_4:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[0\] Decoder_2_To_4.v(15) " "Inferred latch for \"Output\[0\]\" at Decoder_2_To_4.v(15)" {  } { { "../Decoder/Decoder_2_To_4.v" "" { Text "E:/Logic Labs/Lab 6/Verilog/Decoder/Decoder_2_To_4.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654398713131 "|FIBO_DATAPATH|Decoder_2_To_4:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[1\] Decoder_2_To_4.v(15) " "Inferred latch for \"Output\[1\]\" at Decoder_2_To_4.v(15)" {  } { { "../Decoder/Decoder_2_To_4.v" "" { Text "E:/Logic Labs/Lab 6/Verilog/Decoder/Decoder_2_To_4.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654398713131 "|FIBO_DATAPATH|Decoder_2_To_4:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[2\] Decoder_2_To_4.v(15) " "Inferred latch for \"Output\[2\]\" at Decoder_2_To_4.v(15)" {  } { { "../Decoder/Decoder_2_To_4.v" "" { Text "E:/Logic Labs/Lab 6/Verilog/Decoder/Decoder_2_To_4.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654398713131 "|FIBO_DATAPATH|Decoder_2_To_4:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[3\] Decoder_2_To_4.v(15) " "Inferred latch for \"Output\[3\]\" at Decoder_2_To_4.v(15)" {  } { { "../Decoder/Decoder_2_To_4.v" "" { Text "E:/Logic Labs/Lab 6/Verilog/Decoder/Decoder_2_To_4.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654398713131 "|FIBO_DATAPATH|Decoder_2_To_4:D1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Four_Bit_2_To_1_Mux Four_Bit_2_To_1_Mux:M0 " "Elaborating entity \"Four_Bit_2_To_1_Mux\" for hierarchy \"Four_Bit_2_To_1_Mux:M0\"" {  } { { "FIBO_DATAPATH.v" "M0" { Text "E:/Logic Labs/Lab 6/Verilog/FIBO_DATAPATH/FIBO_DATAPATH.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654398713133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_Flip_Flop D_Flip_Flop:F1 " "Elaborating entity \"D_Flip_Flop\" for hierarchy \"D_Flip_Flop:F1\"" {  } { { "FIBO_DATAPATH.v" "F1" { Text "E:/Logic Labs/Lab 6/Verilog/FIBO_DATAPATH/FIBO_DATAPATH.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654398713140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Four_Bit_4_To_1_Mux Four_Bit_4_To_1_Mux:M01 " "Elaborating entity \"Four_Bit_4_To_1_Mux\" for hierarchy \"Four_Bit_4_To_1_Mux:M01\"" {  } { { "FIBO_DATAPATH.v" "M01" { Text "E:/Logic Labs/Lab 6/Verilog/FIBO_DATAPATH/FIBO_DATAPATH.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654398713145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:AL1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:AL1\"" {  } { { "FIBO_DATAPATH.v" "AL1" { Text "E:/Logic Labs/Lab 6/Verilog/FIBO_DATAPATH/FIBO_DATAPATH.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654398713148 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ALU.v(17) " "Verilog HDL assignment warning at ALU.v(17): truncated value with size 32 to match size of target (4)" {  } { { "../ALU/ALU.v" "" { Text "E:/Logic Labs/Lab 6/Verilog/ALU/ALU.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654398713148 "|FIBO_DATAPATH|ALU:AL1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ALU.v(20) " "Verilog HDL assignment warning at ALU.v(20): truncated value with size 32 to match size of target (4)" {  } { { "../ALU/ALU.v" "" { Text "E:/Logic Labs/Lab 6/Verilog/ALU/ALU.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654398713148 "|FIBO_DATAPATH|ALU:AL1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out ALU.v(11) " "Verilog HDL Always Construct warning at ALU.v(11): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "../ALU/ALU.v" "" { Text "E:/Logic Labs/Lab 6/Verilog/ALU/ALU.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1654398713149 "|FIBO_DATAPATH|ALU:AL1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] ALU.v(16) " "Inferred latch for \"out\[0\]\" at ALU.v(16)" {  } { { "../ALU/ALU.v" "" { Text "E:/Logic Labs/Lab 6/Verilog/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654398713149 "|FIBO_DATAPATH|ALU:AL1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] ALU.v(16) " "Inferred latch for \"out\[1\]\" at ALU.v(16)" {  } { { "../ALU/ALU.v" "" { Text "E:/Logic Labs/Lab 6/Verilog/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654398713149 "|FIBO_DATAPATH|ALU:AL1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] ALU.v(16) " "Inferred latch for \"out\[2\]\" at ALU.v(16)" {  } { { "../ALU/ALU.v" "" { Text "E:/Logic Labs/Lab 6/Verilog/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654398713149 "|FIBO_DATAPATH|ALU:AL1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] ALU.v(16) " "Inferred latch for \"out\[3\]\" at ALU.v(16)" {  } { { "../ALU/ALU.v" "" { Text "E:/Logic Labs/Lab 6/Verilog/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654398713149 "|FIBO_DATAPATH|ALU:AL1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1654398713710 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ALU:AL1\|out\[2\] ALU:AL1\|out\[3\] " "Duplicate LATCH primitive \"ALU:AL1\|out\[2\]\" merged with LATCH primitive \"ALU:AL1\|out\[3\]\"" {  } { { "../ALU/ALU.v" "" { Text "E:/Logic Labs/Lab 6/Verilog/ALU/ALU.v" 16 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654398713853 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ALU:AL1\|out\[1\] ALU:AL1\|out\[3\] " "Duplicate LATCH primitive \"ALU:AL1\|out\[1\]\" merged with LATCH primitive \"ALU:AL1\|out\[3\]\"" {  } { { "../ALU/ALU.v" "" { Text "E:/Logic Labs/Lab 6/Verilog/ALU/ALU.v" 16 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654398713853 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1654398713853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:AL1\|out\[3\] " "Latch ALU:AL1\|out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal alu_opcode\[0\]" {  } { { "FIBO_DATAPATH.v" "" { Text "E:/Logic Labs/Lab 6/Verilog/FIBO_DATAPATH/FIBO_DATAPATH.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654398713854 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR alu_opcode\[2\] " "Ports ENA and CLR on the latch are fed by the same signal alu_opcode\[2\]" {  } { { "FIBO_DATAPATH.v" "" { Text "E:/Logic Labs/Lab 6/Verilog/FIBO_DATAPATH/FIBO_DATAPATH.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654398713854 ""}  } { { "../ALU/ALU.v" "" { Text "E:/Logic Labs/Lab 6/Verilog/ALU/ALU.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654398713854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:AL1\|out\[0\] " "Latch ALU:AL1\|out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_opcode\[1\]" {  } { { "FIBO_DATAPATH.v" "" { Text "E:/Logic Labs/Lab 6/Verilog/FIBO_DATAPATH/FIBO_DATAPATH.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654398713854 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE alu_opcode\[2\] " "Ports ENA and PRE on the latch are fed by the same signal alu_opcode\[2\]" {  } { { "FIBO_DATAPATH.v" "" { Text "E:/Logic Labs/Lab 6/Verilog/FIBO_DATAPATH/FIBO_DATAPATH.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654398713854 ""}  } { { "../ALU/ALU.v" "" { Text "E:/Logic Labs/Lab 6/Verilog/ALU/ALU.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654398713854 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1654398713947 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1654398714730 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654398714730 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wrt_addr\[0\] " "No output dependent on input pin \"wrt_addr\[0\]\"" {  } { { "FIBO_DATAPATH.v" "" { Text "E:/Logic Labs/Lab 6/Verilog/FIBO_DATAPATH/FIBO_DATAPATH.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654398714853 "|FIBO_DATAPATH|wrt_addr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wrt_addr\[1\] " "No output dependent on input pin \"wrt_addr\[1\]\"" {  } { { "FIBO_DATAPATH.v" "" { Text "E:/Logic Labs/Lab 6/Verilog/FIBO_DATAPATH/FIBO_DATAPATH.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654398714853 "|FIBO_DATAPATH|wrt_addr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wrt_en " "No output dependent on input pin \"wrt_en\"" {  } { { "FIBO_DATAPATH.v" "" { Text "E:/Logic Labs/Lab 6/Verilog/FIBO_DATAPATH/FIBO_DATAPATH.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654398714853 "|FIBO_DATAPATH|wrt_en"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "load_data " "No output dependent on input pin \"load_data\"" {  } { { "FIBO_DATAPATH.v" "" { Text "E:/Logic Labs/Lab 6/Verilog/FIBO_DATAPATH/FIBO_DATAPATH.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654398714853 "|FIBO_DATAPATH|load_data"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_addr1\[0\] " "No output dependent on input pin \"rd_addr1\[0\]\"" {  } { { "FIBO_DATAPATH.v" "" { Text "E:/Logic Labs/Lab 6/Verilog/FIBO_DATAPATH/FIBO_DATAPATH.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654398714853 "|FIBO_DATAPATH|rd_addr1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_addr1\[1\] " "No output dependent on input pin \"rd_addr1\[1\]\"" {  } { { "FIBO_DATAPATH.v" "" { Text "E:/Logic Labs/Lab 6/Verilog/FIBO_DATAPATH/FIBO_DATAPATH.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654398714853 "|FIBO_DATAPATH|rd_addr1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_addr2\[0\] " "No output dependent on input pin \"rd_addr2\[0\]\"" {  } { { "FIBO_DATAPATH.v" "" { Text "E:/Logic Labs/Lab 6/Verilog/FIBO_DATAPATH/FIBO_DATAPATH.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654398714853 "|FIBO_DATAPATH|rd_addr2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_addr2\[1\] " "No output dependent on input pin \"rd_addr2\[1\]\"" {  } { { "FIBO_DATAPATH.v" "" { Text "E:/Logic Labs/Lab 6/Verilog/FIBO_DATAPATH/FIBO_DATAPATH.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654398714853 "|FIBO_DATAPATH|rd_addr2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "count\[0\] " "No output dependent on input pin \"count\[0\]\"" {  } { { "FIBO_DATAPATH.v" "" { Text "E:/Logic Labs/Lab 6/Verilog/FIBO_DATAPATH/FIBO_DATAPATH.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654398714853 "|FIBO_DATAPATH|count[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "count\[1\] " "No output dependent on input pin \"count\[1\]\"" {  } { { "FIBO_DATAPATH.v" "" { Text "E:/Logic Labs/Lab 6/Verilog/FIBO_DATAPATH/FIBO_DATAPATH.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654398714853 "|FIBO_DATAPATH|count[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "count\[2\] " "No output dependent on input pin \"count\[2\]\"" {  } { { "FIBO_DATAPATH.v" "" { Text "E:/Logic Labs/Lab 6/Verilog/FIBO_DATAPATH/FIBO_DATAPATH.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654398714853 "|FIBO_DATAPATH|count[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "count\[3\] " "No output dependent on input pin \"count\[3\]\"" {  } { { "FIBO_DATAPATH.v" "" { Text "E:/Logic Labs/Lab 6/Verilog/FIBO_DATAPATH/FIBO_DATAPATH.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654398714853 "|FIBO_DATAPATH|count[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1654398714853 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32 " "Implemented 32 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1654398714854 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1654398714854 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11 " "Implemented 11 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1654398714854 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1654398714854 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4644 " "Peak virtual memory: 4644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1654398714922 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 05 06:11:54 2022 " "Processing ended: Sun Jun 05 06:11:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1654398714922 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1654398714922 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1654398714922 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1654398714922 ""}
