<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8">
<link rel="stylesheet" type="text/css" href="mkdown.css" />
<title>I3C DDR eXtension</title></head>
<body class="markdown-body">
<h1>I3C DDR eXtension</h1>
<h2>Information</h2>
<p><strong>Type:</strong>  I3C DDR eXtension <br />
<strong>Vendor:</strong>  GOWIN Semiconductor</p>
<h2>Summary</h2>
<p>Gowin IPCore MIPI I3C Controller IP is compliant with the latest I3C specification and delivers high bandwidth and configurability for integration of multiple sensors into mobile, automotive and IoT system-on-chips (SoCs). The support for in-band interrupts within the 2-wire interface provides significantly lower pin count, simplifying board design and reducing power and cost. The standard-based synchronous SRAM bus connects the IP to the rest of the SoC while the bus is connected to the register interface and internal cache FIFO, offering easy IP integration. This version supports DDR mode based on SDR.</p>
<h2>Reference</h2>
<ul>
<li><a href="http://www.gowinsemi.com.cn/enrollment_view.aspx?TypeId=67&amp;Id=480&amp;FId=t27:67:27#IP">Reference documents(CN)</a> - IP reference designs and user guide</li>
<li><a href="https://www.gowinsemi.com/en/support/ip_detail/21/">Reference documents(EN)</a> - IP reference designs and user guide</li>
</ul>
</body>
</html>
