
---------- Begin Simulation Statistics ----------
final_tick                                67094751500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 380452                       # Simulator instruction rate (inst/s)
host_mem_usage                                 668512                       # Number of bytes of host memory used
host_op_rate                                   416333                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   262.85                       # Real time elapsed on the host
host_tick_rate                              255262931                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109431274                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.067095                       # Number of seconds simulated
sim_ticks                                 67094751500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109431274                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.341895                       # CPI: cycles per instruction
system.cpu.discardedOps                        376790                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        15883618                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.745215                       # IPC: instructions per cycle
system.cpu.numCycles                        134189503                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955000     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568364      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241336      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154628      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120668      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44543      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166417      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20645994     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534324     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431274                       # Class of committed instruction
system.cpu.tickCycles                       118305885                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6806                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         46696                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1481                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1129232                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          317                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2259828                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            317                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20271443                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16208791                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             53340                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8737115                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8735742                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.984285                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050563                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                312                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          434024                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             300037                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           133987                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1046                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35587234                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35587234                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35590526                       # number of overall hits
system.cpu.dcache.overall_hits::total        35590526                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        98864                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          98864                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        98933                       # number of overall misses
system.cpu.dcache.overall_misses::total         98933                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4848054000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4848054000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4848054000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4848054000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35686098                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35686098                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35689459                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35689459                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002770                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002770                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002772                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002772                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 49037.607218                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49037.607218                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 49003.406346                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49003.406346                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        60314                       # number of writebacks
system.cpu.dcache.writebacks::total             60314                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        26258                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        26258                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        26258                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        26258                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        72606                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        72606                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        72670                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        72670                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3612285000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3612285000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3613915000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3613915000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002035                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002035                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002036                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002036                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 49751.880010                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 49751.880010                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 49730.494014                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49730.494014                       # average overall mshr miss latency
system.cpu.dcache.replacements                  71661                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21395827                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21395827                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        36012                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         36012                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    538551500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    538551500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21431839                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21431839                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001680                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001680                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 14954.778963                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14954.778963                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         6492                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6492                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        29520                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        29520                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    408902000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    408902000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001377                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001377                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13851.693767                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13851.693767                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14191407                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14191407                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        62852                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        62852                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4309502500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4309502500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14254259                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14254259                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004409                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004409                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68565.876981                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68565.876981                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        19766                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        19766                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        43086                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        43086                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3203383000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3203383000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003023                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003023                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 74348.581906                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74348.581906                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3292                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3292                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           69                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           69                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.020530                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.020530                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           64                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           64                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1630000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1630000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.019042                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.019042                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 25468.750000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 25468.750000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89079                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89079                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           15                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           15                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       419000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       419000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89094                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89094                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000168                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000168                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 27933.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 27933.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data           15                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       404000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       404000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000168                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000168                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 26933.333333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26933.333333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  67094751500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1020.376234                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35841370                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             72685                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            493.105455                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1020.376234                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996461                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996461                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          407                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          569                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          35940318                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         35940318                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67094751500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  67094751500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  67094751500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            48976172                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17062123                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9719603                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     26844589                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         26844589                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     26844589                       # number of overall hits
system.cpu.icache.overall_hits::total        26844589                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1057915                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1057915                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1057915                       # number of overall misses
system.cpu.icache.overall_misses::total       1057915                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  13787394500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  13787394500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  13787394500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  13787394500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     27902504                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     27902504                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     27902504                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     27902504                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.037915                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.037915                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.037915                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.037915                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13032.610843                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13032.610843                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13032.610843                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13032.610843                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1057567                       # number of writebacks
system.cpu.icache.writebacks::total           1057567                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      1057915                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1057915                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1057915                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1057915                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  12729479500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  12729479500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  12729479500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  12729479500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.037915                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.037915                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.037915                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.037915                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12032.610843                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12032.610843                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12032.610843                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12032.610843                       # average overall mshr miss latency
system.cpu.icache.replacements                1057567                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     26844589                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        26844589                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1057915                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1057915                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  13787394500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  13787394500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     27902504                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     27902504                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.037915                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.037915                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13032.610843                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13032.610843                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1057915                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1057915                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  12729479500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  12729479500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.037915                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.037915                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12032.610843                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12032.610843                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  67094751500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           347.867733                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            27902504                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1057915                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             26.374996                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   347.867733                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.679429                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.679429                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          348                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          333                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.679688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          28960419                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         28960419                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67094751500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  67094751500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  67094751500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  67094751500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000001                       # Number of Instructions committed
system.cpu.thread0.numOps                   109431274                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              1057394                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                33310                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1090704                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             1057394                       # number of overall hits
system.l2.overall_hits::.cpu.data               33310                       # number of overall hits
system.l2.overall_hits::total                 1090704                       # number of overall hits
system.l2.demand_misses::.cpu.inst                521                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              39375                       # number of demand (read+write) misses
system.l2.demand_misses::total                  39896                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               521                       # number of overall misses
system.l2.overall_misses::.cpu.data             39375                       # number of overall misses
system.l2.overall_misses::total                 39896                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     39676000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3136050500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3175726500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     39676000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3136050500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3175726500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          1057915                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            72685                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1130600                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         1057915                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           72685                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1130600                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000492                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.541721                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.035287                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000492                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.541721                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.035287                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76153.550864                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79645.726984                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79600.122819                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76153.550864                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79645.726984                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79600.122819                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                6594                       # number of writebacks
system.l2.writebacks::total                      6594                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           520                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         39370                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             39890                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          520                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        39370                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            39890                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     34411500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2742025000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2776436500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     34411500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2742025000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2776436500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000492                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.541652                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.035282                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000492                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.541652                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.035282                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66175.961538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69647.574295                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69602.318877                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66175.961538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69647.574295                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69602.318877                       # average overall mshr miss latency
system.l2.replacements                           7123                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        60314                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            60314                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        60314                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        60314                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1057511                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1057511                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1057511                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1057511                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              4276                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4276                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38810                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38810                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3085760500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3085760500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         43086                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             43086                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.900757                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.900757                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79509.417676                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79509.417676                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38810                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38810                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2697660500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2697660500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.900757                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.900757                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69509.417676                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69509.417676                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        1057394                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1057394                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          521                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              521                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     39676000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     39676000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      1057915                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1057915                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000492                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000492                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76153.550864                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76153.550864                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          520                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          520                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     34411500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     34411500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000492                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000492                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66175.961538                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66175.961538                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         29034                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             29034                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          565                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             565                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     50290000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     50290000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        29599                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         29599                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.019088                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.019088                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 89008.849558                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89008.849558                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          560                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          560                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     44364500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     44364500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.018920                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.018920                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79222.321429                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79222.321429                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  67094751500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 26295.509767                       # Cycle average of tags in use
system.l2.tags.total_refs                     2258341                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     39891                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     56.612795                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.328730                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       362.300658                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     25932.880379                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.011057                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.791409                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.802475                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          352                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3226                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        29158                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  36173443                       # Number of tag accesses
system.l2.tags.data_accesses                 36173443                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67094751500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      6594.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       520.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     39367.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008999072500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          365                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          365                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              103571                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6226                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       39890                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6594                       # Number of write requests accepted
system.mem_ctrls.readBursts                     39890                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6594                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      3                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       9.15                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 39890                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6594                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   39682                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          365                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     109.276712                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.265989                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1670.156901                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          364     99.73%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.27%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           365                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          365                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.021918                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.021343                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.146616                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              357     97.81%     97.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                8      2.19%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           365                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2552960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               422016                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     38.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      6.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   67092027000                       # Total gap between requests
system.mem_ctrls.avgGap                    1443335.92                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        33280                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2519488                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       420992                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 496014.952823843516                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 37551193.553492784500                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 6274589.153221620247                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          520                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        39370                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         6594                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     13125250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1126586500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 594662959000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25240.87                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28615.35                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  90182432.36                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        33280                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2519680                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2552960                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        33280                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        33280                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       422016                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       422016                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          520                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        39370                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          39890                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         6594                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          6594                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       496015                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     37554055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         38050070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       496015                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       496015                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      6289851                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         6289851                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      6289851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       496015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     37554055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        44339921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                39887                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                6578                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2523                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2493                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2488                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2598                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2447                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2383                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2458                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2473                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2474                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2507                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2498                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2512                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2504                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2489                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2520                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2520                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          449                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          412                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          427                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          479                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          368                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          335                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          410                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          406                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          409                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          406                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          410                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          401                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          406                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          417                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          398                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          445                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               391830500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             199435000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1139711750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9823.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28573.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               28898                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               5403                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            72.45                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           82.14                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        12164                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   244.472213                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   189.997196                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   208.498604                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1341     11.02%     11.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         7810     64.21%     75.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          948      7.79%     83.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          392      3.22%     86.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          608      5.00%     91.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          203      1.67%     92.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          543      4.46%     97.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          166      1.36%     98.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          153      1.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        12164                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2552768                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             420992                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               38.047209                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                6.274589                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.35                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               73.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  67094751500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        44353680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        23574540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      141821820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      17152920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 5296352880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  14196925020                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  13809079680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   33529260540                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   499.730006                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  35773552250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2240420000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  29080779250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        42497280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        22587840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      142971360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      17184240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 5296352880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  13895766090                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  14062687200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   33480046890                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   498.996511                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  36434769500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2240420000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  28419562000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  67094751500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1080                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         6594                       # Transaction distribution
system.membus.trans_dist::CleanEvict              212                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38810                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38810                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1080                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        86586                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  86586                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2974976                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2974976                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             39890                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   39890    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               39890                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  67094751500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            81593000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          212108000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           1087514                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        66908                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1057567                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           11876                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            43086                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           43086                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1057915                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        29599                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      3173397                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       217031                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               3390428                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    135390848                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      8511936                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              143902784                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            7123                       # Total snoops (count)
system.tol2bus.snoopTraffic                    422016                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1137723                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001584                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.039766                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1135921     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1802      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1137723                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  67094751500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2247795000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1586873498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         109040474                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
