// Seed: 2815769510
module module_0 #(
    parameter id_3 = 32'd63,
    parameter id_4 = 32'd26
) (
    input id_2,
    input _id_3,
    output _id_4,
    output logic id_5,
    output id_6,
    output logic id_7,
    input reg id_8,
    input logic id_9,
    output reg id_10
);
  type_17(
      id_3 & id_5, id_7, 1 === {1, 1'b0, {id_5}, 1}
  );
  logic id_11 = id_5;
  always @(id_8 or posedge id_10[1==id_3 : id_4]) begin
    id_6 <= id_8;
  end
endmodule
