# FPGA_sample_codes
1. Visit https://downtothecircuits.com for more information
2. These sample codes are written in VHDL/Verilog.
3. It is paired with the simulation codes written in both languages

## Full Adders:
- **top module:** full_adder_vhdl.vhd / full_adder_verilog.v
- **simulation:** full_adder_vhdl_sim.vhd / full_adder_verilog_sim.v
- **for more information:** https://downtothecircuits.com/?p=480

## Ripple Carry Adders:
- **top module:** four_bit_adder_vhdl.vhd / four_bit_adder_verilog.v
- **simulation:** four_bit_adder_vhdl_sim.vhd / four_bit_adder_verilog_sim.v
- **for more information:** https://downtothecircuits.com/?p=1629

## Carry Lookahead Adders:
- **top module:** four_bit_CLA_adder_vhdl.vhd / four_bit_CLA_adder_verilog.v
- **instantiated module:** CLA_full_adder_vhdl.vhd / CLA_full_adder_verilog.v
- **simulation:** four_bit_CLA_adder_vhdl_sim.vhd / four_bit_CLA_adder_verilog_sim.v
- **for more information:** https://downtothecircuits.com/?p=1723

## Clock Dividers:
- **top module:** clock_divide_vhdl.vhd / clock_divide_verilog
- **simulation:** clock_vidide_vhdl_sim.vhd / clock_divide_verilog_sim
- **for more information**: https://downtothecircuits.com/?p=542

## Moore Finite State Machine:
- **top module:** fsm_moore_vhdl.vhd / fsm_moore_verilog.v
- **simulation:** fsm_moore_vhdl_sim.vhd / fsm_moore_verilog_sim.v
- **for more information:** https://downtothecircuits.com/?p=1683

## Mealy Finite State Machine:
- **top module:** fsm_mealy_vhdl.vhd / fsm_mealy_verilog.v
- **simulation:** fsm_mealy_vhdl_sim.vhd / fsm_mealy_verilog_sim.v
- **for more information:** https://downtothecircuits.com/?p=2624

## Gray Code Counter:
- **top module:** gray_counter_vhdl.vhd / gray_counter_verilog.v
- **simulation:** gray_counter_vhdl_sim.vhd / gray_counter_verilog_sim.v
- **for more information:** https://downtothecircuits.com/?p=2171


