{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1620122896105 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1620122896105 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 04 14:38:13 2021 " "Processing started: Tue May 04 14:38:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1620122896105 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1620122896105 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off frequency_regulator -c frequency_regulator " "Command: quartus_eda --read_settings_files=off --write_settings_files=off frequency_regulator -c frequency_regulator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1620122896105 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "frequency_regulator_6_1200mv_85c_slow.vo C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/frequency regulator/simulation/modelsim/ simulation " "Generated file frequency_regulator_6_1200mv_85c_slow.vo in folder \"C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/frequency regulator/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1620122896818 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "frequency_regulator_6_1200mv_0c_slow.vo C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/frequency regulator/simulation/modelsim/ simulation " "Generated file frequency_regulator_6_1200mv_0c_slow.vo in folder \"C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/frequency regulator/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1620122896856 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "frequency_regulator_min_1200mv_0c_fast.vo C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/frequency regulator/simulation/modelsim/ simulation " "Generated file frequency_regulator_min_1200mv_0c_fast.vo in folder \"C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/frequency regulator/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1620122896902 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "frequency_regulator.vo C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/frequency regulator/simulation/modelsim/ simulation " "Generated file frequency_regulator.vo in folder \"C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/frequency regulator/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1620122896945 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "frequency_regulator_6_1200mv_85c_v_slow.sdo C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/frequency regulator/simulation/modelsim/ simulation " "Generated file frequency_regulator_6_1200mv_85c_v_slow.sdo in folder \"C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/frequency regulator/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1620122896988 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "frequency_regulator_6_1200mv_0c_v_slow.sdo C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/frequency regulator/simulation/modelsim/ simulation " "Generated file frequency_regulator_6_1200mv_0c_v_slow.sdo in folder \"C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/frequency regulator/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1620122897029 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "frequency_regulator_min_1200mv_0c_v_fast.sdo C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/frequency regulator/simulation/modelsim/ simulation " "Generated file frequency_regulator_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/frequency regulator/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1620122897074 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "frequency_regulator_v.sdo C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/frequency regulator/simulation/modelsim/ simulation " "Generated file frequency_regulator_v.sdo in folder \"C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/frequency regulator/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1620122897116 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4512 " "Peak virtual memory: 4512 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1620122897188 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 04 14:38:17 2021 " "Processing ended: Tue May 04 14:38:17 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1620122897188 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1620122897188 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1620122897188 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1620122897188 ""}
