### Circuit diagrams schematics and their verilog code:
- Flip-Flops
- Latches
- Mux/Demux
- Counters:
    - sync n-bit counter
        - up counter
        - down counter
    - asnyc n-bit counter
        - up counter
        - down counter
- clock dividers
- Adders 
- Multipliers
- Comparators
- Shift register with state machine
- Universal/Bidirectional sync/async counter

### Important points from:
- https://studthdegde-my.sharepoint.com/personal/matthias_kraeh_stud_th-deg_de/_layouts/15/Doc.aspx?sourcedoc={27fdf77d-109c-418a-a93d-b48c4d8632df}&action=edit&wd=target%28FPGA%20Studies.one%7Ca7708d76-d6c6-40f6-9bf5-dcf60fdd83a5%2F02%20Exam%20information%7C358c6a46-77b5-444d-9f3f-6384732c948e%2F%29&wdorigin=NavigationUrl
- General FSM circuit design
- Moore machine implementation of the rising edge
detector
- Mealy machine implementation of the rising edge
detector