Learning how to write SystemVerilog design
