{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1676364999287 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676364999288 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 14 12:56:39 2023 " "Processing started: Tue Feb 14 12:56:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676364999288 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676364999288 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard -c DE10_Standard " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard -c DE10_Standard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676364999288 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1676364999713 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1676364999713 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "de10_standard.v(974) " "Verilog HDL information at de10_standard.v(974): always construct contains both blocking and non-blocking assignments" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 974 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1676365006633 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de10_standard.v 4 4 " "Using design file de10_standard.v, which is not specified as a design file for the current project, but contains definitions for 4 design units and 4 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard " "Found entity 1: DE10_Standard" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676365006634 ""} { "Info" "ISGN_ENTITY_NAME" "2 Binary_To_7Segment " "Found entity 2: Binary_To_7Segment" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 956 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676365006634 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_rx " "Found entity 3: uart_rx" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 1023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676365006634 ""} { "Info" "ISGN_ENTITY_NAME" "4 uart_tx " "Found entity 4: uart_tx" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 1172 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676365006634 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1676365006634 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx de10_standard.v(1031) " "Verilog HDL Parameter Declaration warning at de10_standard.v(1031): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 1031 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1676365006635 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx de10_standard.v(1032) " "Verilog HDL Parameter Declaration warning at de10_standard.v(1032): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 1032 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1676365006636 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx de10_standard.v(1033) " "Verilog HDL Parameter Declaration warning at de10_standard.v(1033): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 1033 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1676365006636 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx de10_standard.v(1034) " "Verilog HDL Parameter Declaration warning at de10_standard.v(1034): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 1034 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1676365006636 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx de10_standard.v(1035) " "Verilog HDL Parameter Declaration warning at de10_standard.v(1035): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 1035 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1676365006636 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx de10_standard.v(1183) " "Verilog HDL Parameter Declaration warning at de10_standard.v(1183): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 1183 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1676365006637 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx de10_standard.v(1184) " "Verilog HDL Parameter Declaration warning at de10_standard.v(1184): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 1184 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1676365006637 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx de10_standard.v(1185) " "Verilog HDL Parameter Declaration warning at de10_standard.v(1185): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 1185 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1676365006637 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx de10_standard.v(1186) " "Verilog HDL Parameter Declaration warning at de10_standard.v(1186): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 1186 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1676365006637 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx de10_standard.v(1187) " "Verilog HDL Parameter Declaration warning at de10_standard.v(1187): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 1187 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1676365006637 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_Standard " "Elaborating entity \"DE10_Standard\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1676365006643 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_wr de10_standard.v(53) " "Verilog HDL or VHDL warning at de10_standard.v(53): object \"mem_wr\" assigned a value but never read" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676365006644 "|DE10_Standard"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "first_val_receive de10_standard.v(54) " "Verilog HDL or VHDL warning at de10_standard.v(54): object \"first_val_receive\" assigned a value but never read" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676365006644 "|DE10_Standard"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Allpixel_receive_complete de10_standard.v(66) " "Verilog HDL or VHDL warning at de10_standard.v(66): object \"Allpixel_receive_complete\" assigned a value but never read" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676365006658 "|DE10_Standard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 de10_standard.v(124) " "Verilog HDL assignment warning at de10_standard.v(124): truncated value with size 32 to match size of target (8)" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676365006661 "|DE10_Standard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 de10_standard.v(137) " "Verilog HDL assignment warning at de10_standard.v(137): truncated value with size 32 to match size of target (10)" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676365006684 "|DE10_Standard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 de10_standard.v(174) " "Verilog HDL assignment warning at de10_standard.v(174): truncated value with size 32 to match size of target (8)" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676365006767 "|DE10_Standard"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..2\] de10_standard.v(21) " "Output port \"LEDR\[9..2\]\" at de10_standard.v(21) has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1676365006983 "|DE10_Standard"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[0\] de10_standard.v(21) " "Output port \"LEDR\[0\]\" at de10_standard.v(21) has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1676365006984 "|DE10_Standard"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Binary_To_7Segment Binary_To_7Segment:seg1 " "Elaborating entity \"Binary_To_7Segment\" for hierarchy \"Binary_To_7Segment:seg1\"" {  } { { "de10_standard.v" "seg1" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676365007502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:R3 " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:R3\"" {  } { { "de10_standard.v" "R3" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676365007508 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 de10_standard.v(1088) " "Verilog HDL assignment warning at de10_standard.v(1088): truncated value with size 32 to match size of target (8)" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 1088 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676365007510 "|DE10_Standard|uart_rx:R3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 de10_standard.v(1099) " "Verilog HDL assignment warning at de10_standard.v(1099): truncated value with size 32 to match size of target (8)" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 1099 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676365007510 "|DE10_Standard|uart_rx:R3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 de10_standard.v(1110) " "Verilog HDL assignment warning at de10_standard.v(1110): truncated value with size 32 to match size of target (3)" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 1110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676365007510 "|DE10_Standard|uart_rx:R3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 de10_standard.v(1128) " "Verilog HDL assignment warning at de10_standard.v(1128): truncated value with size 32 to match size of target (8)" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 1128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676365007510 "|DE10_Standard|uart_rx:R3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:T1 " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:T1\"" {  } { { "de10_standard.v" "T1" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676365007518 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 de10_standard.v(1226) " "Verilog HDL assignment warning at de10_standard.v(1226): truncated value with size 32 to match size of target (8)" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 1226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676365007521 "|DE10_Standard|uart_tx:T1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 de10_standard.v(1244) " "Verilog HDL assignment warning at de10_standard.v(1244): truncated value with size 32 to match size of target (8)" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 1244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676365007521 "|DE10_Standard|uart_tx:T1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 de10_standard.v(1254) " "Verilog HDL assignment warning at de10_standard.v(1254): truncated value with size 32 to match size of target (3)" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 1254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676365007522 "|DE10_Standard|uart_tx:T1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 de10_standard.v(1274) " "Verilog HDL assignment warning at de10_standard.v(1274): truncated value with size 32 to match size of target (8)" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 1274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676365007522 "|DE10_Standard|uart_tx:T1"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "pixels " "RAM logic \"pixels\" is uninferred due to asynchronous read logic" {  } { { "de10_standard.v" "pixels" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 56 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1676365008589 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1676365008589 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO\[1\]\" and its non-tri-state driver." {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 33 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 3 1676365020609 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 3 1676365020609 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1676365020610 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 3 1676365020610 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1676365020845 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1676365020845 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1676365020845 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1676365020845 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1676365020845 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1676365020845 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1676365020845 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1676365020845 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1676365020845 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1676365020845 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1676365020845 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1676365020845 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1676365020845 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1676365020845 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1676365020845 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1676365020845 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1676365020845 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1676365020845 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1676365020845 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1676365020845 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1676365020845 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1676365020845 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1676365020845 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1676365020845 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1676365020845 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1676365020845 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1676365020845 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1676365020845 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1676365020845 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1676365020845 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1676365020845 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1676365020845 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1676365020845 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1676365020845 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 3 1676365020845 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[1\]~synth " "Node \"GPIO\[1\]~synth\"" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1676365031871 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1676365031871 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676365031872 "|DE10_Standard|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676365031872 "|DE10_Standard|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676365031872 "|DE10_Standard|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676365031872 "|DE10_Standard|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676365031872 "|DE10_Standard|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676365031872 "|DE10_Standard|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676365031872 "|DE10_Standard|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676365031872 "|DE10_Standard|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676365031872 "|DE10_Standard|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1676365031872 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1676365032757 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "138 " "138 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1676365039909 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/DE10_Standard.map.smsg " "Generated suppressed messages file C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/DE10_Standard.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676365040593 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1676365041408 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676365041408 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676365043095 "|DE10_Standard|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676365043095 "|DE10_Standard|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676365043095 "|DE10_Standard|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676365043095 "|DE10_Standard|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676365043095 "|DE10_Standard|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676365043095 "|DE10_Standard|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676365043095 "|DE10_Standard|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676365043095 "|DE10_Standard|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676365043095 "|DE10_Standard|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676365043095 "|DE10_Standard|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676365043095 "|DE10_Standard|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676365043095 "|DE10_Standard|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676365043095 "|DE10_Standard|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676365043095 "|DE10_Standard|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1676365043095 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "45584 " "Implemented 45584 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1676365043165 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1676365043165 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "36 " "Implemented 36 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1676365043165 ""} { "Info" "ICUT_CUT_TM_LCELLS" "45478 " "Implemented 45478 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1676365043165 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1676365043165 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 94 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 94 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5079 " "Peak virtual memory: 5079 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676365043200 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 14 12:57:23 2023 " "Processing ended: Tue Feb 14 12:57:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676365043200 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676365043200 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676365043200 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1676365043200 ""}
