Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date             : Thu Sep  4 14:08:41 2025
| Host             : uxsrv005 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command          : report_power -file LDPC_encoder_power_routed.rpt -pb LDPC_encoder_power_summary_routed.pb -rpx LDPC_encoder_power_routed.rpx
| Design           : LDPC_encoder
| Device           : xczu28dr-ffvg1517-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.316        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.229        |
| Device Static (W)        | 1.087        |
| Effective TJA (C/W)      | 0.8          |
| Max Ambient (C)          | 98.9         |
| Junction Temperature (C) | 26.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.027 |        3 |       --- |             --- |
| CLB Logic                |     0.019 |     6335 |       --- |             --- |
|   LUT as Logic           |     0.013 |     2295 |    425280 |            0.54 |
|   LUT as Distributed RAM |     0.003 |      128 |    213600 |            0.06 |
|   LUT as Shift Register  |     0.002 |       64 |    213600 |            0.03 |
|   Register               |     0.001 |     2800 |    850560 |            0.33 |
|   CARRY8                 |    <0.001 |       40 |     53160 |            0.08 |
|   Others                 |     0.000 |      237 |       --- |             --- |
| Signals                  |     0.021 |     5287 |       --- |             --- |
| Block RAM                |     0.072 |       62 |      1080 |            5.74 |
| I/O                      |     0.043 |      174 |       347 |           50.14 |
| FE                       |     0.046 |        4 |         8 |           50.00 |
| Static Power             |     1.087 |          |           |                 |
| Total                    |     1.316 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint          |       0.850 |     0.438 |       0.162 |      0.277 |       NA    | Unspecified | NA         |
| Vccint_io       |       0.850 |     0.071 |       0.001 |      0.070 |       NA    | Unspecified | NA         |
| Vccbram         |       0.850 |     0.008 |       0.004 |      0.004 |       NA    | Unspecified | NA         |
| Vccaux          |       1.800 |     0.281 |       0.000 |      0.281 |       NA    | Unspecified | NA         |
| Vccaux_io       |       1.800 |     0.079 |       0.022 |      0.058 |       NA    | Unspecified | NA         |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18          |       1.800 |     0.002 |       0.002 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| VCC_PSINTFP     |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTLP     |       0.850 |     0.005 |       0.000 |      0.005 |       NA    | Unspecified | NA         |
| VPS_MGTRAVCC    |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTFP_DDR |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSPLL       |       1.200 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VPS_MGTRAVTT    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSDDR_504  |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSDDR_PLL   |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO0_500  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO1_501  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO2_502  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO3_503  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCCINT_AMS      |       0.850 |     0.010 |       0.000 |      0.010 |       NA    | Unspecified | NA         |
| DACAVCC         |       0.925 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| DACAVCCAUX      |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| DACAVTT         |       2.500 |     0.005 |       0.000 |      0.005 |       NA    | Unspecified | NA         |
| ADCAVCC         |       0.925 |     0.010 |       0.000 |      0.010 |       NA    | Unspecified | NA         |
| ADCAVCCAUX      |       1.800 |     0.050 |       0.000 |      0.050 |       NA    | Unspecified | NA         |
| VCCSDFEC        |       0.850 |     0.080 |       0.054 |      0.027 |       NA    | Unspecified | NA         |
| MGTYAVcc        |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYAVtt        |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYVccaux      |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |             5.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------+-----------+
| Name                              | Power (W) |
+-----------------------------------+-----------+
| LDPC_encoder                      |     0.229 |
|   Input_controller_inst           |     0.007 |
|   LDPC_core0                      |     0.029 |
|     inst                          |     0.029 |
|       STD_OTHER_G.STD_OTHER_I     |     0.024 |
|   LDPC_core1                      |     0.030 |
|     inst                          |     0.030 |
|       STD_OTHER_G.STD_OTHER_I     |     0.024 |
|   LDPC_core2                      |     0.030 |
|     inst                          |     0.030 |
|       STD_OTHER_G.STD_OTHER_I     |     0.024 |
|   LDPC_core3                      |     0.030 |
|     inst                          |     0.030 |
|       STD_OTHER_G.STD_OTHER_I     |     0.024 |
|   Output_FIFO_inst[0].output_fifo |     0.009 |
|     inst                          |     0.009 |
|       gen_fifo.xpm_fifo_axis_inst |     0.009 |
|   Output_FIFO_inst[1].output_fifo |     0.009 |
|     inst                          |     0.009 |
|       gen_fifo.xpm_fifo_axis_inst |     0.009 |
|   Output_FIFO_inst[2].output_fifo |     0.009 |
|     inst                          |     0.009 |
|       gen_fifo.xpm_fifo_axis_inst |     0.009 |
|   Output_FIFO_inst[3].output_fifo |     0.009 |
|     inst                          |     0.009 |
|       gen_fifo.xpm_fifo_axis_inst |     0.009 |
|   input_fifo_0                    |     0.006 |
|     inst                          |     0.006 |
|       gen_fifo.xpm_fifo_axis_inst |     0.006 |
|   input_fifo_1                    |     0.006 |
|     inst                          |     0.006 |
|       gen_fifo.xpm_fifo_axis_inst |     0.006 |
|   input_fifo_2                    |     0.006 |
|     inst                          |     0.006 |
|       gen_fifo.xpm_fifo_axis_inst |     0.006 |
|   input_fifo_3                    |     0.006 |
|     inst                          |     0.006 |
|       gen_fifo.xpm_fifo_axis_inst |     0.006 |
+-----------------------------------+-----------+


