============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.13 - v14.10-s027_1
  Generated on:           Sep 30 2019  06:00:27 pm
  Module:                 credit_card_payment_fsm
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

     Pin           Type      Fanout Load Slew Delay Arrival   
                                    (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------
(clock clk)       launch                                  0 R 
state_reg[0]/CK                             0             0 R 
state_reg[0]/Q    DFFHQX1         4  1.0   37  +204     204 F 
g3075/AN                                         +0     204   
g3075/Y           NAND2BX1        3  1.0   90  +113     318 F 
g3051/C                                          +0     318   
g3051/Y           NOR3X1          2  0.8  108  +111     429 R 
g3044/A                                          +0     429   
g3044/Y           NAND2X1         4  1.4  114  +139     568 F 
g3038/A                                          +0     568   
g3038/Y           NOR2X1          3  1.0   75  +114     682 R 
g3031/A                                          +0     682   
g3031/Y           NAND2X1         2  0.6   72   +97     780 F 
g3022/AN                                         +0     780   
g3022/Y           NAND3BXL        4  1.1  244  +234    1014 F 
g3007/B                                          +0    1014   
g3007/Y           NOR2X1          2  0.6   77  +167    1181 R 
g3006/A                                          +0    1181   
g3006/Y           INVX1           2  0.7   40   +65    1246 F 
g3097/B0                                         +0    1246   
g3097/Y           OAI2BB1X1       2  0.8   38   +46    1293 R 
g2995/A                                          +0    1293   
g2995/Y           INVX1           1  0.4   25   +38    1331 F 
g2991/B0                                         +0    1331   
g2991/Y           OAI211X1        1  0.2   70   +34    1365 R 
g2983/B                                          +0    1365   
g2983/Y           OR2XL           1  0.3   23   +80    1445 R 
state_reg[9]/D    DFFHQX1                        +0    1445   
state_reg[9]/CK   setup                     0  +116    1561 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)       capture                            100000 R 
--------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :   98439ps 
Start-point  : state_reg[0]/CK
End-point    : state_reg[9]/D
