# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../verilog_code/full_adder.v" \

sv xil_defaultlib  \
"../../../../../verilog_code/half_adder.sv" \
"../../../../../verilog_code/full_adder_test.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
