
DAQ_DaughterBoards.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d274  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001c8  0800d454  0800d454  0000e454  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d61c  0800d61c  0000f058  2**0
                  CONTENTS
  4 .ARM          00000008  0800d61c  0800d61c  0000e61c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d624  0800d624  0000f058  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d624  0800d624  0000e624  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d628  0800d628  0000e628  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000058  20000000  0800d62c  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0001101c  20000058  0800d684  0000f058  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20011074  0800d684  0000f074  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f058  2**0
                  CONTENTS, READONLY
 12 .debug_info   000392d9  00000000  00000000  0000f088  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00008d7c  00000000  00000000  00048361  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002be8  00000000  00000000  000510e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000020af  00000000  00000000  00053cc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00033f21  00000000  00000000  00055d77  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00041e46  00000000  00000000  00089c98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0012a755  00000000  00000000  000cbade  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001f6233  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000adb4  00000000  00000000  001f6278  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000fd  00000000  00000000  0020102c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000058 	.word	0x20000058
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800d43c 	.word	0x0800d43c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000005c 	.word	0x2000005c
 800021c:	0800d43c 	.word	0x0800d43c

08000220 <_tx_initialize_low_level>:
    .thumb_func
_tx_initialize_low_level:
@
@    /* Disable interrupts during ThreadX initialization.  */
@
    CPSID   i
 8000220:	b672      	cpsid	i
    STR     r1, [r0]                                @ Setup first unused memory pointer
#endif
@
@    /* Setup Vector Table Offset Register.  */
@
    MOV     r0, #0xE000E000                         @ Build address of NVIC registers
 8000222:	f04f 20e0 	mov.w	r0, #3758153728	@ 0xe000e000
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 8000226:	4919      	ldr	r1, [pc, #100]	@ (800028c <__tx_DBGHandler+0x4>)
    STR     r1, [r0, #0xD08]                        @ Set vector table address
 8000228:	f8c0 1d08 	str.w	r1, [r0, #3336]	@ 0xd08
@
@    /* Set system stack pointer from vector value.  */
@
    LDR     r0, =_tx_thread_system_stack_ptr        @ Build address of system stack pointer
 800022c:	4818      	ldr	r0, [pc, #96]	@ (8000290 <__tx_DBGHandler+0x8>)
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 800022e:	4917      	ldr	r1, [pc, #92]	@ (800028c <__tx_DBGHandler+0x4>)
    LDR     r1, [r1]                                @ Pickup reset stack pointer
 8000230:	6809      	ldr	r1, [r1, #0]
    STR     r1, [r0]                                @ Save system stack pointer
 8000232:	6001      	str	r1, [r0, #0]
@
@    /* Enable the cycle count register.  */
@
    LDR     r0, =0xE0001000                         @ Build address of DWT register
 8000234:	4817      	ldr	r0, [pc, #92]	@ (8000294 <__tx_DBGHandler+0xc>)
    LDR     r1, [r0]                                @ Pickup the current value
 8000236:	6801      	ldr	r1, [r0, #0]
    ORR     r1, r1, #1                              @ Set the CYCCNTENA bit
 8000238:	f041 0101 	orr.w	r1, r1, #1
    STR     r1, [r0]                                @ Enable the cycle count register
 800023c:	6001      	str	r1, [r0, #0]
@
@    /* Configure SysTick for 100Hz clock, or 16384 cycles if no reference.  */
@
    MOV     r0, #0xE000E000                         @ Build address of NVIC registers
 800023e:	f04f 20e0 	mov.w	r0, #3758153728	@ 0xe000e000
    LDR     r1, =SYSTICK_CYCLES
 8000242:	4915      	ldr	r1, [pc, #84]	@ (8000298 <__tx_DBGHandler+0x10>)
    STR     r1, [r0, #0x14]                         @ Setup SysTick Reload Value
 8000244:	6141      	str	r1, [r0, #20]
    MOV     r1, #0x7                                @ Build SysTick Control Enable Value
 8000246:	f04f 0107 	mov.w	r1, #7
    STR     r1, [r0, #0x10]                         @ Setup SysTick Control
 800024a:	6101      	str	r1, [r0, #16]
@
@    /* Configure handler priorities.  */
@
    LDR     r1, =0x00000000                         @ Rsrv, UsgF, BusF, MemM
 800024c:	f04f 0100 	mov.w	r1, #0
    STR     r1, [r0, #0xD18]                        @ Setup System Handlers 4-7 Priority Registers
 8000250:	f8c0 1d18 	str.w	r1, [r0, #3352]	@ 0xd18

    LDR     r1, =0xFF000000                         @ SVCl, Rsrv, Rsrv, Rsrv
 8000254:	f04f 417f 	mov.w	r1, #4278190080	@ 0xff000000
    STR     r1, [r0, #0xD1C]                        @ Setup System Handlers 8-11 Priority Registers
 8000258:	f8c0 1d1c 	str.w	r1, [r0, #3356]	@ 0xd1c
                                                    @ Note: SVC must be lowest priority, which is 0xFF

    LDR     r1, =0x40FF0000                         @ SysT, PnSV, Rsrv, DbgM
 800025c:	490f      	ldr	r1, [pc, #60]	@ (800029c <__tx_DBGHandler+0x14>)
    STR     r1, [r0, #0xD20]                        @ Setup System Handlers 12-15 Priority Registers
 800025e:	f8c0 1d20 	str.w	r1, [r0, #3360]	@ 0xd20
                                                    @ Note: PnSV must be lowest priority, which is 0xFF
@
@    /* Return to caller.  */
@
    BX      lr
 8000262:	4770      	bx	lr

08000264 <__tx_BadHandler>:
@/* Define shells for each of the unused vectors.  */
@
    .global  __tx_BadHandler
    .thumb_func
__tx_BadHandler:
    B       __tx_BadHandler
 8000264:	f7ff bffe 	b.w	8000264 <__tx_BadHandler>

08000268 <__tx_HardfaultHandler>:
@ /* added to catch the hardfault */

    .global  __tx_HardfaultHandler
    .thumb_func
__tx_HardfaultHandler:
    B       __tx_HardfaultHandler
 8000268:	f7ff bffe 	b.w	8000268 <__tx_HardfaultHandler>

0800026c <__tx_SVCallHandler>:
@ /* added to catch the SVC */

    .global  __tx_SVCallHandler
    .thumb_func
__tx_SVCallHandler:
    B       __tx_SVCallHandler
 800026c:	f7ff bffe 	b.w	800026c <__tx_SVCallHandler>

08000270 <__tx_IntHandler>:
    .global  __tx_IntHandler
    .thumb_func
__tx_IntHandler:
@ VOID InterruptHandler (VOID)
@ {
    PUSH    {r0, lr}
 8000270:	b501      	push	{r0, lr}
@    /* BL <your C Function>.... */

#ifdef TX_EXECUTION_PROFILE_ENABLE
    BL      _tx_execution_isr_exit              @ Call the ISR exit function
#endif
    POP     {r0, lr}
 8000272:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      LR
 8000276:	4770      	bx	lr

08000278 <SysTick_Handler>:
    .thumb_func
SysTick_Handler:
@ VOID TimerInterruptHandler (VOID)
@ {
@
    PUSH    {r0, lr}
 8000278:	b501      	push	{r0, lr}
#ifdef TX_EXECUTION_PROFILE_ENABLE
    BL      _tx_execution_isr_enter             @ Call the ISR enter function
#endif
    BL      _tx_timer_interrupt
 800027a:	f000 f891 	bl	80003a0 <_tx_timer_interrupt>
#ifdef TX_EXECUTION_PROFILE_ENABLE
    BL      _tx_execution_isr_exit              @ Call the ISR exit function
#endif
    POP     {r0, lr}
 800027e:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      LR
 8000282:	4770      	bx	lr

08000284 <__tx_NMIHandler>:

@ /* NMI, DBG handlers */
    .global  __tx_NMIHandler
    .thumb_func
__tx_NMIHandler:
    B       __tx_NMIHandler
 8000284:	f7ff bffe 	b.w	8000284 <__tx_NMIHandler>

08000288 <__tx_DBGHandler>:

    .global  __tx_DBGHandler
    .thumb_func
__tx_DBGHandler:
    B       __tx_DBGHandler
 8000288:	f7ff bffe 	b.w	8000288 <__tx_DBGHandler>
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 800028c:	08000000 	.word	0x08000000
    LDR     r0, =_tx_thread_system_stack_ptr        @ Build address of system stack pointer
 8000290:	20010a68 	.word	0x20010a68
    LDR     r0, =0xE0001000                         @ Build address of DWT register
 8000294:	e0001000 	.word	0xe0001000
    LDR     r1, =SYSTICK_CYCLES
 8000298:	000270ff 	.word	0x000270ff
    LDR     r1, =0x40FF0000                         @ SysT, PnSV, Rsrv, DbgM
 800029c:	40ff0000 	.word	0x40ff0000

080002a0 <_tx_thread_schedule>:
       from the first schedule request. Subsequent scheduling occurs
       from the PendSV handling routine below. */

    /* Clear the preempt-disable flag to enable rescheduling after initialization on Cortex-M targets.  */

    MOV     r0, #0                                  // Build value for TX_FALSE
 80002a0:	f04f 0000 	mov.w	r0, #0
    LDR     r2, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 80002a4:	4a2a      	ldr	r2, [pc, #168]	@ (8000350 <tx_thread_fpu_disable+0x2>)
    STR     r0, [r2, #0]                            // Clear preempt disable flag
 80002a6:	6010      	str	r0, [r2, #0]

    /* Clear CONTROL.FPCA bit so VFP registers aren't unnecessarily stacked.  */

#ifdef __ARM_FP
    MRS     r0, CONTROL                             // Pickup current CONTROL register
 80002a8:	f3ef 8014 	mrs	r0, CONTROL
    BIC     r0, r0, #4                              // Clear the FPCA bit
 80002ac:	f020 0004 	bic.w	r0, r0, #4
    MSR     CONTROL, r0                             // Setup new CONTROL register
 80002b0:	f380 8814 	msr	CONTROL, r0
#endif

    /* Enable interrupts */
    CPSIE   i
 80002b4:	b662      	cpsie	i

    /* Enter the scheduler for the first time.  */

    MOV     r0, #0x10000000                         // Load PENDSVSET bit
 80002b6:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
    MOV     r1, #0xE000E000                         // Load NVIC base
 80002ba:	f04f 21e0 	mov.w	r1, #3758153728	@ 0xe000e000
    STR     r0, [r1, #0xD04]                        // Set PENDSVBIT in ICSR
 80002be:	f8c1 0d04 	str.w	r0, [r1, #3332]	@ 0xd04
    DSB                                             // Complete all memory accesses
 80002c2:	f3bf 8f4f 	dsb	sy
    ISB                                             // Flush pipeline
 80002c6:	f3bf 8f6f 	isb	sy

080002ca <__tx_wait_here>:

    /* Wait here for the PendSV to take place.  */

__tx_wait_here:
    B       __tx_wait_here                          // Wait for the PendSV to happen
 80002ca:	e7fe      	b.n	80002ca <__tx_wait_here>

080002cc <PendSV_Handler>:
#else
    CPSIE   i                                       // Enable interrupts
#endif  /* TX_PORT_USE_BASEPRI */
#endif  /* EXECUTION PROFILE */

    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 80002cc:	4821      	ldr	r0, [pc, #132]	@ (8000354 <tx_thread_fpu_disable+0x6>)
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 80002ce:	4a22      	ldr	r2, [pc, #136]	@ (8000358 <tx_thread_fpu_disable+0xa>)
    MOV     r3, #0                                  // Build NULL value
 80002d0:	f04f 0300 	mov.w	r3, #0
    LDR     r1, [r0]                                // Pickup current thread pointer
 80002d4:	6801      	ldr	r1, [r0, #0]

    /* Determine if there is a current thread to finish preserving.  */

    CBZ     r1, __tx_ts_new                         // If NULL, skip preservation
 80002d6:	b191      	cbz	r1, 80002fe <__tx_ts_new>

    /* Recover PSP and preserve current thread context.  */

    STR     r3, [r0]                                // Set _tx_thread_current_ptr to NULL
 80002d8:	6003      	str	r3, [r0, #0]
    MRS     r12, PSP                                // Pickup PSP pointer (thread's stack pointer)
 80002da:	f3ef 8c09 	mrs	ip, PSP
    STMDB   r12!, {r4-r11}                          // Save its remaining registers
 80002de:	e92c 0ff0 	stmdb	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
#ifdef __ARM_FP
    TST     LR, #0x10                               // Determine if the VFP extended frame is present
 80002e2:	f01e 0f10 	tst.w	lr, #16
    BNE     _skip_vfp_save
 80002e6:	d101      	bne.n	80002ec <_skip_vfp_save>
    VSTMDB  r12!,{s16-s31}                          // Yes, save additional VFP registers
 80002e8:	ed2c 8a10 	vstmdb	ip!, {s16-s31}

080002ec <_skip_vfp_save>:
_skip_vfp_save:
#endif
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 80002ec:	4c1b      	ldr	r4, [pc, #108]	@ (800035c <tx_thread_fpu_disable+0xe>)
    STMDB   r12!, {LR}                              // Save LR on the stack
 80002ee:	f84c ed04 	str.w	lr, [ip, #-4]!

    /* Determine if time-slice is active. If it isn't, skip time handling processing.  */

    LDR     r5, [r4]                                // Pickup current time-slice
 80002f2:	6825      	ldr	r5, [r4, #0]
    STR     r12, [r1, #8]                           // Save the thread stack pointer
 80002f4:	f8c1 c008 	str.w	ip, [r1, #8]
    CBZ     r5, __tx_ts_new                         // If not active, skip processing
 80002f8:	b10d      	cbz	r5, 80002fe <__tx_ts_new>

    /* Time-slice is active, save the current thread's time-slice and clear the global time-slice variable.  */

    STR     r5, [r1, #24]                           // Save current time-slice
 80002fa:	618d      	str	r5, [r1, #24]

    /* Clear the global time-slice.  */

    STR     r3, [r4]                                // Clear time-slice
 80002fc:	6023      	str	r3, [r4, #0]

080002fe <__tx_ts_new>:

#ifdef TX_PORT_USE_BASEPRI
    LDR     r1, =TX_PORT_BASEPRI                    // Mask interrupt priorities =< TX_PORT_BASEPRI
    MSR     BASEPRI, r1
#else
    CPSID   i                                       // Disable interrupts
 80002fe:	b672      	cpsid	i
#endif
    LDR     r1, [r2]                                // Is there another thread ready to execute?
 8000300:	6811      	ldr	r1, [r2, #0]
    CBZ     r1, __tx_ts_wait                        // No, skip to the wait processing
 8000302:	b1b1      	cbz	r1, 8000332 <__tx_ts_wait>

    /* Yes, another thread is ready for else, make the current thread the new thread.  */

    STR     r1, [r0]                                // Setup the current thread pointer to the new thread
 8000304:	6001      	str	r1, [r0, #0]
#ifdef TX_PORT_USE_BASEPRI
    MOV     r4, #0                                  // Disable BASEPRI masking (enable interrupts)
    MSR     BASEPRI, r4
#else
    CPSIE   i                                       // Enable interrupts
 8000306:	b662      	cpsie	i

08000308 <__tx_ts_restore>:
#endif

    /* Increment the thread run count.  */

__tx_ts_restore:
    LDR     r7, [r1, #4]                            // Pickup the current thread run count
 8000308:	684f      	ldr	r7, [r1, #4]
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 800030a:	4c14      	ldr	r4, [pc, #80]	@ (800035c <tx_thread_fpu_disable+0xe>)
    LDR     r5, [r1, #24]                           // Pickup thread's current time-slice
 800030c:	698d      	ldr	r5, [r1, #24]
    ADD     r7, r7, #1                              // Increment the thread run count
 800030e:	f107 0701 	add.w	r7, r7, #1
    STR     r7, [r1, #4]                            // Store the new run count
 8000312:	604f      	str	r7, [r1, #4]

    /* Setup global time-slice with thread's current time-slice.  */

    STR     r5, [r4]                                // Setup global time-slice
 8000314:	6025      	str	r5, [r4, #0]
    POP     {r0, r1}                                // Recover r0 and r1
#endif

    /* Restore the thread context and PSP.  */

    LDR     r12, [r1, #8]                           // Pickup thread's stack pointer
 8000316:	f8d1 c008 	ldr.w	ip, [r1, #8]
    LDMIA   r12!, {LR}                              // Pickup LR
 800031a:	f85c eb04 	ldr.w	lr, [ip], #4
#ifdef __ARM_FP
    TST     LR, #0x10                               // Determine if the VFP extended frame is present
 800031e:	f01e 0f10 	tst.w	lr, #16
    BNE     _skip_vfp_restore                       // If not, skip VFP restore
 8000322:	d101      	bne.n	8000328 <_skip_vfp_restore>
    VLDMIA  r12!, {s16-s31}                         // Yes, restore additional VFP registers
 8000324:	ecbc 8a10 	vldmia	ip!, {s16-s31}

08000328 <_skip_vfp_restore>:
_skip_vfp_restore:
#endif
    LDMIA   r12!, {r4-r11}                          // Recover thread's registers
 8000328:	e8bc 0ff0 	ldmia.w	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
    MSR     PSP, r12                                // Setup the thread's stack pointer
 800032c:	f38c 8809 	msr	PSP, ip

    /* Return to thread.  */

    BX      lr                                      // Return to thread!
 8000330:	4770      	bx	lr

08000332 <__tx_ts_wait>:
__tx_ts_wait:
#ifdef TX_PORT_USE_BASEPRI
    LDR     r1, =TX_PORT_BASEPRI                    // Mask interrupt priorities =< TX_PORT_BASEPRI
    MSR     BASEPRI, r1
#else
    CPSID   i                                       // Disable interrupts
 8000332:	b672      	cpsid	i
#endif
    LDR     r1, [r2]                                // Pickup the next thread to execute pointer
 8000334:	6811      	ldr	r1, [r2, #0]
    STR     r1, [r0]                                // Store it in the current pointer
 8000336:	6001      	str	r1, [r0, #0]
    CBNZ    r1, __tx_ts_ready                       // If non-NULL, a new thread is ready!
 8000338:	b909      	cbnz	r1, 800033e <__tx_ts_ready>

#ifdef TX_PORT_USE_BASEPRI
    MOV     r4, #0                                  // Disable BASEPRI masking (enable interrupts)
    MSR     BASEPRI, r4
#else
    CPSIE   i                                       // Enable interrupts
 800033a:	b662      	cpsie	i
#endif
    B       __tx_ts_wait                            // Loop to continue waiting
 800033c:	e7f9      	b.n	8000332 <__tx_ts_wait>

0800033e <__tx_ts_ready>:

    /* At this point, we have a new thread ready to go. Clear any newly pended PendSV - since we are
       already in the handler!  */

__tx_ts_ready:
    MOV     r7, #0x08000000                         // Build clear PendSV value
 800033e:	f04f 6700 	mov.w	r7, #134217728	@ 0x8000000
    MOV     r8, #0xE000E000                         // Build base NVIC address
 8000342:	f04f 28e0 	mov.w	r8, #3758153728	@ 0xe000e000
    STR     r7, [r8, #0xD04]                        // Clear any PendSV
 8000346:	f8c8 7d04 	str.w	r7, [r8, #3332]	@ 0xd04
    /* Re-enable interrupts and restore new thread.  */
#ifdef TX_PORT_USE_BASEPRI
    MOV     r4, #0                                  // Disable BASEPRI masking (enable interrupts)
    MSR     BASEPRI, r4
#else
    CPSIE   i                                       // Enable interrupts
 800034a:	b662      	cpsie	i
#endif
    B       __tx_ts_restore                         // Restore the thread
 800034c:	e7dc      	b.n	8000308 <__tx_ts_restore>

0800034e <tx_thread_fpu_disable>:
tx_thread_fpu_disable:

    /* Automatic VPF logic is supported, this function is present only for
       backward compatibility purposes and therefore simply returns.  */

    BX      LR                                      // Return to caller
 800034e:	4770      	bx	lr
    LDR     r2, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000350:	20010b04 	.word	0x20010b04
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 8000354:	20010a6c 	.word	0x20010a6c
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 8000358:	20010a70 	.word	0x20010a70
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 800035c:	20011070 	.word	0x20011070

08000360 <_tx_thread_stack_build>:
                       pc          Initial value for pc
                       xPSR        Initial value for xPSR

    Stack Bottom: (higher memory address)  */

    LDR     r2, [r0, #16]                           // Pickup end of stack area
 8000360:	6902      	ldr	r2, [r0, #16]
    BIC     r2, r2, #0x7                            // Align frame for 8-byte alignment
 8000362:	f022 0207 	bic.w	r2, r2, #7
    SUB     r2, r2, #68                             // Subtract frame size
 8000366:	f1a2 0244 	sub.w	r2, r2, #68	@ 0x44
    LDR     r3, =0xFFFFFFFD                         // Build initial LR value
 800036a:	f06f 0302 	mvn.w	r3, #2
    STR     r3, [r2, #0]                            // Save on the stack
 800036e:	6013      	str	r3, [r2, #0]

    /* Actually build the stack frame.  */

    MOV     r3, #0                                  // Build initial register value
 8000370:	f04f 0300 	mov.w	r3, #0
    STR     r3, [r2, #4]                            // Store initial r4
 8000374:	6053      	str	r3, [r2, #4]
    STR     r3, [r2, #8]                            // Store initial r5
 8000376:	6093      	str	r3, [r2, #8]
    STR     r3, [r2, #12]                           // Store initial r6
 8000378:	60d3      	str	r3, [r2, #12]
    STR     r3, [r2, #16]                           // Store initial r7
 800037a:	6113      	str	r3, [r2, #16]
    STR     r3, [r2, #20]                           // Store initial r8
 800037c:	6153      	str	r3, [r2, #20]
    STR     r3, [r2, #24]                           // Store initial r9
 800037e:	6193      	str	r3, [r2, #24]
    STR     r3, [r2, #28]                           // Store initial r10
 8000380:	61d3      	str	r3, [r2, #28]
    STR     r3, [r2, #32]                           // Store initial r11
 8000382:	6213      	str	r3, [r2, #32]

    /* Hardware stack follows.  */

    STR     r3, [r2, #36]                           // Store initial r0
 8000384:	6253      	str	r3, [r2, #36]	@ 0x24
    STR     r3, [r2, #40]                           // Store initial r1
 8000386:	6293      	str	r3, [r2, #40]	@ 0x28
    STR     r3, [r2, #44]                           // Store initial r2
 8000388:	62d3      	str	r3, [r2, #44]	@ 0x2c
    STR     r3, [r2, #48]                           // Store initial r3
 800038a:	6313      	str	r3, [r2, #48]	@ 0x30
    STR     r3, [r2, #52]                           // Store initial r12
 800038c:	6353      	str	r3, [r2, #52]	@ 0x34
    MOV     r3, #0xFFFFFFFF                         // Poison EXC_RETURN value
 800038e:	f04f 33ff 	mov.w	r3, #4294967295
    STR     r3, [r2, #56]                           // Store initial lr
 8000392:	6393      	str	r3, [r2, #56]	@ 0x38
    STR     r1, [r2, #60]                           // Store initial pc
 8000394:	63d1      	str	r1, [r2, #60]	@ 0x3c
    MOV     r3, #0x01000000                         // Only T-bit need be set
 8000396:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
    STR     r3, [r2, #64]                           // Store initial xPSR
 800039a:	6413      	str	r3, [r2, #64]	@ 0x40

    /* Setup stack pointer.  */
    // thread_ptr -> tx_thread_stack_ptr =  r2;

    STR     r2, [r0, #8]                            // Save stack pointer in thread's
 800039c:	6082      	str	r2, [r0, #8]
                                                    //   control block
    BX      lr                                      // Return to caller
 800039e:	4770      	bx	lr

080003a0 <_tx_timer_interrupt>:
       for use.  */

    /* Increment the system clock.  */
    // _tx_timer_system_clock++;

    LDR     r1, =_tx_timer_system_clock             // Pickup address of system clock
 80003a0:	4922      	ldr	r1, [pc, #136]	@ (800042c <__tx_timer_nothing_expired+0x6>)
    LDR     r0, [r1, #0]                            // Pickup system clock
 80003a2:	6808      	ldr	r0, [r1, #0]
    ADD     r0, r0, #1                              // Increment system clock
 80003a4:	f100 0001 	add.w	r0, r0, #1
    STR     r0, [r1, #0]                            // Store new system clock
 80003a8:	6008      	str	r0, [r1, #0]

    /* Test for time-slice expiration.  */
    // if (_tx_timer_time_slice)
    // {

    LDR     r3, =_tx_timer_time_slice               // Pickup address of time-slice
 80003aa:	4b21      	ldr	r3, [pc, #132]	@ (8000430 <__tx_timer_nothing_expired+0xa>)
    LDR     r2, [r3, #0]                            // Pickup time-slice
 80003ac:	681a      	ldr	r2, [r3, #0]
    CBZ     r2, __tx_timer_no_time_slice            // Is it non-active?
 80003ae:	b13a      	cbz	r2, 80003c0 <__tx_timer_no_time_slice>
                                                    // Yes, skip time-slice processing

       /* Decrement the time_slice.  */
       // _tx_timer_time_slice--;

    SUB     r2, r2, #1                              // Decrement the time-slice
 80003b0:	f1a2 0201 	sub.w	r2, r2, #1
    STR     r2, [r3, #0]                            // Store new time-slice value
 80003b4:	601a      	str	r2, [r3, #0]

       /* Check for expiration.  */
       // if (__tx_timer_time_slice == 0)

    CBNZ    r2, __tx_timer_no_time_slice            // Has it expired?
 80003b6:	b91a      	cbnz	r2, 80003c0 <__tx_timer_no_time_slice>
                                                    // No, skip expiration processing

       /* Set the time-slice expired flag.  */
       // _tx_timer_expired_time_slice =  TX_TRUE;

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup address of expired flag
 80003b8:	4b1e      	ldr	r3, [pc, #120]	@ (8000434 <__tx_timer_nothing_expired+0xe>)
    MOV     r0, #1                                  // Build expired value
 80003ba:	f04f 0001 	mov.w	r0, #1
    STR     r0, [r3, #0]                            // Set time-slice expiration flag
 80003be:	6018      	str	r0, [r3, #0]

080003c0 <__tx_timer_no_time_slice>:

    /* Test for timer expiration.  */
    // if (*_tx_timer_current_ptr)
    // {

    LDR     r1, =_tx_timer_current_ptr              // Pickup current timer pointer address
 80003c0:	491d      	ldr	r1, [pc, #116]	@ (8000438 <__tx_timer_nothing_expired+0x12>)
    LDR     r0, [r1, #0]                            // Pickup current timer
 80003c2:	6808      	ldr	r0, [r1, #0]
    LDR     r2, [r0, #0]                            // Pickup timer list entry
 80003c4:	6802      	ldr	r2, [r0, #0]
    CBZ     r2, __tx_timer_no_timer                 // Is there anything in the list?
 80003c6:	b122      	cbz	r2, 80003d2 <__tx_timer_no_timer>
                                                    // No, just increment the timer

        /* Set expiration flag.  */
        // _tx_timer_expired =  TX_TRUE;

    LDR     r3, =_tx_timer_expired                  // Pickup expiration flag address
 80003c8:	4b1c      	ldr	r3, [pc, #112]	@ (800043c <__tx_timer_nothing_expired+0x16>)
    MOV     r2, #1                                  // Build expired value
 80003ca:	f04f 0201 	mov.w	r2, #1
    STR     r2, [r3, #0]                            // Set expired flag
 80003ce:	601a      	str	r2, [r3, #0]
    B       __tx_timer_done                         // Finished timer processing
 80003d0:	e008      	b.n	80003e4 <__tx_timer_done>

080003d2 <__tx_timer_no_timer>:
__tx_timer_no_timer:

        /* No timer expired, increment the timer pointer.  */
        // _tx_timer_current_ptr++;

    ADD     r0, r0, #4                              // Move to next timer
 80003d2:	f100 0004 	add.w	r0, r0, #4

        /* Check for wrap-around.  */
        // if (_tx_timer_current_ptr == _tx_timer_list_end)

    LDR     r3, =_tx_timer_list_end                 // Pickup addr of timer list end
 80003d6:	4b1a      	ldr	r3, [pc, #104]	@ (8000440 <__tx_timer_nothing_expired+0x1a>)
    LDR     r2, [r3, #0]                            // Pickup list end
 80003d8:	681a      	ldr	r2, [r3, #0]
    CMP     r0, r2                                  // Are we at list end?
 80003da:	4290      	cmp	r0, r2
    BNE     __tx_timer_skip_wrap                    // No, skip wrap-around logic
 80003dc:	d101      	bne.n	80003e2 <__tx_timer_skip_wrap>

            /* Wrap to beginning of list.  */
            // _tx_timer_current_ptr =  _tx_timer_list_start;

    LDR     r3, =_tx_timer_list_start               // Pickup addr of timer list start
 80003de:	4b19      	ldr	r3, [pc, #100]	@ (8000444 <__tx_timer_nothing_expired+0x1e>)
    LDR     r0, [r3, #0]                            // Set current pointer to list start
 80003e0:	6818      	ldr	r0, [r3, #0]

080003e2 <__tx_timer_skip_wrap>:

__tx_timer_skip_wrap:

    STR     r0, [r1, #0]                            // Store new current timer pointer
 80003e2:	6008      	str	r0, [r1, #0]

080003e4 <__tx_timer_done>:

    /* See if anything has expired.  */
    // if ((_tx_timer_expired_time_slice) || (_tx_timer_expired))
    // {

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup addr of expired flag
 80003e4:	4b13      	ldr	r3, [pc, #76]	@ (8000434 <__tx_timer_nothing_expired+0xe>)
    LDR     r2, [r3, #0]                            // Pickup time-slice expired flag
 80003e6:	681a      	ldr	r2, [r3, #0]
    CBNZ    r2, __tx_something_expired              // Did a time-slice expire?
 80003e8:	b912      	cbnz	r2, 80003f0 <__tx_something_expired>
                                                    // If non-zero, time-slice expired
    LDR     r1, =_tx_timer_expired                  // Pickup addr of other expired flag
 80003ea:	4914      	ldr	r1, [pc, #80]	@ (800043c <__tx_timer_nothing_expired+0x16>)
    LDR     r0, [r1, #0]                            // Pickup timer expired flag
 80003ec:	6808      	ldr	r0, [r1, #0]
    CBZ     r0, __tx_timer_nothing_expired          // Did a timer expire?
 80003ee:	b1d0      	cbz	r0, 8000426 <__tx_timer_nothing_expired>

080003f0 <__tx_something_expired>:
                                                    // No, nothing expired

__tx_something_expired:

    STMDB   sp!, {r0, lr}                           // Save the lr register on the stack
 80003f0:	e92d 4001 	stmdb	sp!, {r0, lr}

    /* Did a timer expire?  */
    // if (_tx_timer_expired)
    // {

    LDR     r1, =_tx_timer_expired                  // Pickup addr of expired flag
 80003f4:	4911      	ldr	r1, [pc, #68]	@ (800043c <__tx_timer_nothing_expired+0x16>)
    LDR     r0, [r1, #0]                            // Pickup timer expired flag
 80003f6:	6808      	ldr	r0, [r1, #0]
    CBZ     r0, __tx_timer_dont_activate            // Check for timer expiration
 80003f8:	b108      	cbz	r0, 80003fe <__tx_timer_dont_activate>
                                                    // If not set, skip timer activation

        /* Process timer expiration.  */
        // _tx_timer_expiration_process();

    BL      _tx_timer_expiration_process            // Call the timer expiration handling routine
 80003fa:	f00c f9a3 	bl	800c744 <_tx_timer_expiration_process>

080003fe <__tx_timer_dont_activate>:

    /* Did time slice expire?  */
    // if (_tx_timer_expired_time_slice)
    // {

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup addr of time-slice expired
 80003fe:	4b0d      	ldr	r3, [pc, #52]	@ (8000434 <__tx_timer_nothing_expired+0xe>)
    LDR     r2, [r3, #0]                            // Pickup the actual flag
 8000400:	681a      	ldr	r2, [r3, #0]
    CBZ     r2, __tx_timer_not_ts_expiration        // See if the flag is set
 8000402:	b172      	cbz	r2, 8000422 <__tx_timer_not_ts_expiration>
                                                    // No, skip time-slice processing

        /* Time slice interrupted thread.  */
        // _tx_thread_time_slice();

    BL      _tx_thread_time_slice                   // Call time-slice processing
 8000404:	f00b ffb0 	bl	800c368 <_tx_thread_time_slice>
    LDR     r0, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000408:	480f      	ldr	r0, [pc, #60]	@ (8000448 <__tx_timer_nothing_expired+0x22>)
    LDR     r1, [r0]                                // Is the preempt disable flag set?
 800040a:	6801      	ldr	r1, [r0, #0]
    CBNZ    r1, __tx_timer_skip_time_slice          // Yes, skip the PendSV logic
 800040c:	b949      	cbnz	r1, 8000422 <__tx_timer_not_ts_expiration>
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 800040e:	480f      	ldr	r0, [pc, #60]	@ (800044c <__tx_timer_nothing_expired+0x26>)
    LDR     r1, [r0]                                // Pickup the current thread pointer
 8000410:	6801      	ldr	r1, [r0, #0]
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 8000412:	4a0f      	ldr	r2, [pc, #60]	@ (8000450 <__tx_timer_nothing_expired+0x2a>)
    LDR     r3, [r2]                                // Pickup the execute thread pointer
 8000414:	6813      	ldr	r3, [r2, #0]
    LDR     r0, =0xE000ED04                         // Build address of control register
 8000416:	480f      	ldr	r0, [pc, #60]	@ (8000454 <__tx_timer_nothing_expired+0x2e>)
    LDR     r2, =0x10000000                         // Build value for PendSV bit
 8000418:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
    CMP     r1, r3                                  // Are they the same?
 800041c:	4299      	cmp	r1, r3
    BEQ     __tx_timer_skip_time_slice              // If the same, there was no time-slice performed
 800041e:	d000      	beq.n	8000422 <__tx_timer_not_ts_expiration>
    STR     r2, [r0]                                // Not the same, issue the PendSV for preemption
 8000420:	6002      	str	r2, [r0, #0]

08000422 <__tx_timer_not_ts_expiration>:

    // }

__tx_timer_not_ts_expiration:

    LDMIA   sp!, {r0, lr}                           // Recover lr register (r0 is just there for
 8000422:	e8bd 4001 	ldmia.w	sp!, {r0, lr}

08000426 <__tx_timer_nothing_expired>:

    // }

__tx_timer_nothing_expired:

    DSB                                             // Complete all memory access
 8000426:	f3bf 8f4f 	dsb	sy
    BX      lr                                      // Return to caller
 800042a:	4770      	bx	lr
    LDR     r1, =_tx_timer_system_clock             // Pickup address of system clock
 800042c:	20010b10 	.word	0x20010b10
    LDR     r3, =_tx_timer_time_slice               // Pickup address of time-slice
 8000430:	20011070 	.word	0x20011070
    LDR     r3, =_tx_timer_expired_time_slice       // Pickup address of expired flag
 8000434:	20010b14 	.word	0x20010b14
    LDR     r1, =_tx_timer_current_ptr              // Pickup current timer pointer address
 8000438:	20010ba0 	.word	0x20010ba0
    LDR     r3, =_tx_timer_expired                  // Pickup expiration flag address
 800043c:	20010ba4 	.word	0x20010ba4
    LDR     r3, =_tx_timer_list_end                 // Pickup addr of timer list end
 8000440:	20010b9c 	.word	0x20010b9c
    LDR     r3, =_tx_timer_list_start               // Pickup addr of timer list start
 8000444:	20010b98 	.word	0x20010b98
    LDR     r0, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000448:	20010b04 	.word	0x20010b04
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 800044c:	20010a6c 	.word	0x20010a6c
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 8000450:	20010a70 	.word	0x20010a70
    LDR     r0, =0xE000ED04                         // Build address of control register
 8000454:	e000ed04 	.word	0xe000ed04

08000458 <__aeabi_uldivmod>:
 8000458:	b953      	cbnz	r3, 8000470 <__aeabi_uldivmod+0x18>
 800045a:	b94a      	cbnz	r2, 8000470 <__aeabi_uldivmod+0x18>
 800045c:	2900      	cmp	r1, #0
 800045e:	bf08      	it	eq
 8000460:	2800      	cmpeq	r0, #0
 8000462:	bf1c      	itt	ne
 8000464:	f04f 31ff 	movne.w	r1, #4294967295
 8000468:	f04f 30ff 	movne.w	r0, #4294967295
 800046c:	f000 b96a 	b.w	8000744 <__aeabi_idiv0>
 8000470:	f1ad 0c08 	sub.w	ip, sp, #8
 8000474:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000478:	f000 f806 	bl	8000488 <__udivmoddi4>
 800047c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000480:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000484:	b004      	add	sp, #16
 8000486:	4770      	bx	lr

08000488 <__udivmoddi4>:
 8000488:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800048c:	9d08      	ldr	r5, [sp, #32]
 800048e:	460c      	mov	r4, r1
 8000490:	2b00      	cmp	r3, #0
 8000492:	d14e      	bne.n	8000532 <__udivmoddi4+0xaa>
 8000494:	4694      	mov	ip, r2
 8000496:	458c      	cmp	ip, r1
 8000498:	4686      	mov	lr, r0
 800049a:	fab2 f282 	clz	r2, r2
 800049e:	d962      	bls.n	8000566 <__udivmoddi4+0xde>
 80004a0:	b14a      	cbz	r2, 80004b6 <__udivmoddi4+0x2e>
 80004a2:	f1c2 0320 	rsb	r3, r2, #32
 80004a6:	4091      	lsls	r1, r2
 80004a8:	fa20 f303 	lsr.w	r3, r0, r3
 80004ac:	fa0c fc02 	lsl.w	ip, ip, r2
 80004b0:	4319      	orrs	r1, r3
 80004b2:	fa00 fe02 	lsl.w	lr, r0, r2
 80004b6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004ba:	fa1f f68c 	uxth.w	r6, ip
 80004be:	fbb1 f4f7 	udiv	r4, r1, r7
 80004c2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80004c6:	fb07 1114 	mls	r1, r7, r4, r1
 80004ca:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004ce:	fb04 f106 	mul.w	r1, r4, r6
 80004d2:	4299      	cmp	r1, r3
 80004d4:	d90a      	bls.n	80004ec <__udivmoddi4+0x64>
 80004d6:	eb1c 0303 	adds.w	r3, ip, r3
 80004da:	f104 30ff 	add.w	r0, r4, #4294967295
 80004de:	f080 8112 	bcs.w	8000706 <__udivmoddi4+0x27e>
 80004e2:	4299      	cmp	r1, r3
 80004e4:	f240 810f 	bls.w	8000706 <__udivmoddi4+0x27e>
 80004e8:	3c02      	subs	r4, #2
 80004ea:	4463      	add	r3, ip
 80004ec:	1a59      	subs	r1, r3, r1
 80004ee:	fa1f f38e 	uxth.w	r3, lr
 80004f2:	fbb1 f0f7 	udiv	r0, r1, r7
 80004f6:	fb07 1110 	mls	r1, r7, r0, r1
 80004fa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004fe:	fb00 f606 	mul.w	r6, r0, r6
 8000502:	429e      	cmp	r6, r3
 8000504:	d90a      	bls.n	800051c <__udivmoddi4+0x94>
 8000506:	eb1c 0303 	adds.w	r3, ip, r3
 800050a:	f100 31ff 	add.w	r1, r0, #4294967295
 800050e:	f080 80fc 	bcs.w	800070a <__udivmoddi4+0x282>
 8000512:	429e      	cmp	r6, r3
 8000514:	f240 80f9 	bls.w	800070a <__udivmoddi4+0x282>
 8000518:	4463      	add	r3, ip
 800051a:	3802      	subs	r0, #2
 800051c:	1b9b      	subs	r3, r3, r6
 800051e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000522:	2100      	movs	r1, #0
 8000524:	b11d      	cbz	r5, 800052e <__udivmoddi4+0xa6>
 8000526:	40d3      	lsrs	r3, r2
 8000528:	2200      	movs	r2, #0
 800052a:	e9c5 3200 	strd	r3, r2, [r5]
 800052e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000532:	428b      	cmp	r3, r1
 8000534:	d905      	bls.n	8000542 <__udivmoddi4+0xba>
 8000536:	b10d      	cbz	r5, 800053c <__udivmoddi4+0xb4>
 8000538:	e9c5 0100 	strd	r0, r1, [r5]
 800053c:	2100      	movs	r1, #0
 800053e:	4608      	mov	r0, r1
 8000540:	e7f5      	b.n	800052e <__udivmoddi4+0xa6>
 8000542:	fab3 f183 	clz	r1, r3
 8000546:	2900      	cmp	r1, #0
 8000548:	d146      	bne.n	80005d8 <__udivmoddi4+0x150>
 800054a:	42a3      	cmp	r3, r4
 800054c:	d302      	bcc.n	8000554 <__udivmoddi4+0xcc>
 800054e:	4290      	cmp	r0, r2
 8000550:	f0c0 80f0 	bcc.w	8000734 <__udivmoddi4+0x2ac>
 8000554:	1a86      	subs	r6, r0, r2
 8000556:	eb64 0303 	sbc.w	r3, r4, r3
 800055a:	2001      	movs	r0, #1
 800055c:	2d00      	cmp	r5, #0
 800055e:	d0e6      	beq.n	800052e <__udivmoddi4+0xa6>
 8000560:	e9c5 6300 	strd	r6, r3, [r5]
 8000564:	e7e3      	b.n	800052e <__udivmoddi4+0xa6>
 8000566:	2a00      	cmp	r2, #0
 8000568:	f040 8090 	bne.w	800068c <__udivmoddi4+0x204>
 800056c:	eba1 040c 	sub.w	r4, r1, ip
 8000570:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000574:	fa1f f78c 	uxth.w	r7, ip
 8000578:	2101      	movs	r1, #1
 800057a:	fbb4 f6f8 	udiv	r6, r4, r8
 800057e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000582:	fb08 4416 	mls	r4, r8, r6, r4
 8000586:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800058a:	fb07 f006 	mul.w	r0, r7, r6
 800058e:	4298      	cmp	r0, r3
 8000590:	d908      	bls.n	80005a4 <__udivmoddi4+0x11c>
 8000592:	eb1c 0303 	adds.w	r3, ip, r3
 8000596:	f106 34ff 	add.w	r4, r6, #4294967295
 800059a:	d202      	bcs.n	80005a2 <__udivmoddi4+0x11a>
 800059c:	4298      	cmp	r0, r3
 800059e:	f200 80cd 	bhi.w	800073c <__udivmoddi4+0x2b4>
 80005a2:	4626      	mov	r6, r4
 80005a4:	1a1c      	subs	r4, r3, r0
 80005a6:	fa1f f38e 	uxth.w	r3, lr
 80005aa:	fbb4 f0f8 	udiv	r0, r4, r8
 80005ae:	fb08 4410 	mls	r4, r8, r0, r4
 80005b2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80005b6:	fb00 f707 	mul.w	r7, r0, r7
 80005ba:	429f      	cmp	r7, r3
 80005bc:	d908      	bls.n	80005d0 <__udivmoddi4+0x148>
 80005be:	eb1c 0303 	adds.w	r3, ip, r3
 80005c2:	f100 34ff 	add.w	r4, r0, #4294967295
 80005c6:	d202      	bcs.n	80005ce <__udivmoddi4+0x146>
 80005c8:	429f      	cmp	r7, r3
 80005ca:	f200 80b0 	bhi.w	800072e <__udivmoddi4+0x2a6>
 80005ce:	4620      	mov	r0, r4
 80005d0:	1bdb      	subs	r3, r3, r7
 80005d2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80005d6:	e7a5      	b.n	8000524 <__udivmoddi4+0x9c>
 80005d8:	f1c1 0620 	rsb	r6, r1, #32
 80005dc:	408b      	lsls	r3, r1
 80005de:	fa22 f706 	lsr.w	r7, r2, r6
 80005e2:	431f      	orrs	r7, r3
 80005e4:	fa20 fc06 	lsr.w	ip, r0, r6
 80005e8:	fa04 f301 	lsl.w	r3, r4, r1
 80005ec:	ea43 030c 	orr.w	r3, r3, ip
 80005f0:	40f4      	lsrs	r4, r6
 80005f2:	fa00 f801 	lsl.w	r8, r0, r1
 80005f6:	0c38      	lsrs	r0, r7, #16
 80005f8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80005fc:	fbb4 fef0 	udiv	lr, r4, r0
 8000600:	fa1f fc87 	uxth.w	ip, r7
 8000604:	fb00 441e 	mls	r4, r0, lr, r4
 8000608:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800060c:	fb0e f90c 	mul.w	r9, lr, ip
 8000610:	45a1      	cmp	r9, r4
 8000612:	fa02 f201 	lsl.w	r2, r2, r1
 8000616:	d90a      	bls.n	800062e <__udivmoddi4+0x1a6>
 8000618:	193c      	adds	r4, r7, r4
 800061a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800061e:	f080 8084 	bcs.w	800072a <__udivmoddi4+0x2a2>
 8000622:	45a1      	cmp	r9, r4
 8000624:	f240 8081 	bls.w	800072a <__udivmoddi4+0x2a2>
 8000628:	f1ae 0e02 	sub.w	lr, lr, #2
 800062c:	443c      	add	r4, r7
 800062e:	eba4 0409 	sub.w	r4, r4, r9
 8000632:	fa1f f983 	uxth.w	r9, r3
 8000636:	fbb4 f3f0 	udiv	r3, r4, r0
 800063a:	fb00 4413 	mls	r4, r0, r3, r4
 800063e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000642:	fb03 fc0c 	mul.w	ip, r3, ip
 8000646:	45a4      	cmp	ip, r4
 8000648:	d907      	bls.n	800065a <__udivmoddi4+0x1d2>
 800064a:	193c      	adds	r4, r7, r4
 800064c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000650:	d267      	bcs.n	8000722 <__udivmoddi4+0x29a>
 8000652:	45a4      	cmp	ip, r4
 8000654:	d965      	bls.n	8000722 <__udivmoddi4+0x29a>
 8000656:	3b02      	subs	r3, #2
 8000658:	443c      	add	r4, r7
 800065a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800065e:	fba0 9302 	umull	r9, r3, r0, r2
 8000662:	eba4 040c 	sub.w	r4, r4, ip
 8000666:	429c      	cmp	r4, r3
 8000668:	46ce      	mov	lr, r9
 800066a:	469c      	mov	ip, r3
 800066c:	d351      	bcc.n	8000712 <__udivmoddi4+0x28a>
 800066e:	d04e      	beq.n	800070e <__udivmoddi4+0x286>
 8000670:	b155      	cbz	r5, 8000688 <__udivmoddi4+0x200>
 8000672:	ebb8 030e 	subs.w	r3, r8, lr
 8000676:	eb64 040c 	sbc.w	r4, r4, ip
 800067a:	fa04 f606 	lsl.w	r6, r4, r6
 800067e:	40cb      	lsrs	r3, r1
 8000680:	431e      	orrs	r6, r3
 8000682:	40cc      	lsrs	r4, r1
 8000684:	e9c5 6400 	strd	r6, r4, [r5]
 8000688:	2100      	movs	r1, #0
 800068a:	e750      	b.n	800052e <__udivmoddi4+0xa6>
 800068c:	f1c2 0320 	rsb	r3, r2, #32
 8000690:	fa20 f103 	lsr.w	r1, r0, r3
 8000694:	fa0c fc02 	lsl.w	ip, ip, r2
 8000698:	fa24 f303 	lsr.w	r3, r4, r3
 800069c:	4094      	lsls	r4, r2
 800069e:	430c      	orrs	r4, r1
 80006a0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80006a4:	fa00 fe02 	lsl.w	lr, r0, r2
 80006a8:	fa1f f78c 	uxth.w	r7, ip
 80006ac:	fbb3 f0f8 	udiv	r0, r3, r8
 80006b0:	fb08 3110 	mls	r1, r8, r0, r3
 80006b4:	0c23      	lsrs	r3, r4, #16
 80006b6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80006ba:	fb00 f107 	mul.w	r1, r0, r7
 80006be:	4299      	cmp	r1, r3
 80006c0:	d908      	bls.n	80006d4 <__udivmoddi4+0x24c>
 80006c2:	eb1c 0303 	adds.w	r3, ip, r3
 80006c6:	f100 36ff 	add.w	r6, r0, #4294967295
 80006ca:	d22c      	bcs.n	8000726 <__udivmoddi4+0x29e>
 80006cc:	4299      	cmp	r1, r3
 80006ce:	d92a      	bls.n	8000726 <__udivmoddi4+0x29e>
 80006d0:	3802      	subs	r0, #2
 80006d2:	4463      	add	r3, ip
 80006d4:	1a5b      	subs	r3, r3, r1
 80006d6:	b2a4      	uxth	r4, r4
 80006d8:	fbb3 f1f8 	udiv	r1, r3, r8
 80006dc:	fb08 3311 	mls	r3, r8, r1, r3
 80006e0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80006e4:	fb01 f307 	mul.w	r3, r1, r7
 80006e8:	42a3      	cmp	r3, r4
 80006ea:	d908      	bls.n	80006fe <__udivmoddi4+0x276>
 80006ec:	eb1c 0404 	adds.w	r4, ip, r4
 80006f0:	f101 36ff 	add.w	r6, r1, #4294967295
 80006f4:	d213      	bcs.n	800071e <__udivmoddi4+0x296>
 80006f6:	42a3      	cmp	r3, r4
 80006f8:	d911      	bls.n	800071e <__udivmoddi4+0x296>
 80006fa:	3902      	subs	r1, #2
 80006fc:	4464      	add	r4, ip
 80006fe:	1ae4      	subs	r4, r4, r3
 8000700:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000704:	e739      	b.n	800057a <__udivmoddi4+0xf2>
 8000706:	4604      	mov	r4, r0
 8000708:	e6f0      	b.n	80004ec <__udivmoddi4+0x64>
 800070a:	4608      	mov	r0, r1
 800070c:	e706      	b.n	800051c <__udivmoddi4+0x94>
 800070e:	45c8      	cmp	r8, r9
 8000710:	d2ae      	bcs.n	8000670 <__udivmoddi4+0x1e8>
 8000712:	ebb9 0e02 	subs.w	lr, r9, r2
 8000716:	eb63 0c07 	sbc.w	ip, r3, r7
 800071a:	3801      	subs	r0, #1
 800071c:	e7a8      	b.n	8000670 <__udivmoddi4+0x1e8>
 800071e:	4631      	mov	r1, r6
 8000720:	e7ed      	b.n	80006fe <__udivmoddi4+0x276>
 8000722:	4603      	mov	r3, r0
 8000724:	e799      	b.n	800065a <__udivmoddi4+0x1d2>
 8000726:	4630      	mov	r0, r6
 8000728:	e7d4      	b.n	80006d4 <__udivmoddi4+0x24c>
 800072a:	46d6      	mov	lr, sl
 800072c:	e77f      	b.n	800062e <__udivmoddi4+0x1a6>
 800072e:	4463      	add	r3, ip
 8000730:	3802      	subs	r0, #2
 8000732:	e74d      	b.n	80005d0 <__udivmoddi4+0x148>
 8000734:	4606      	mov	r6, r0
 8000736:	4623      	mov	r3, r4
 8000738:	4608      	mov	r0, r1
 800073a:	e70f      	b.n	800055c <__udivmoddi4+0xd4>
 800073c:	3e02      	subs	r6, #2
 800073e:	4463      	add	r3, ip
 8000740:	e730      	b.n	80005a4 <__udivmoddi4+0x11c>
 8000742:	bf00      	nop

08000744 <__aeabi_idiv0>:
 8000744:	4770      	bx	lr
 8000746:	bf00      	nop

08000748 <tx_application_define>:
  * @brief  Define the initial system.
  * @param  first_unused_memory : Pointer to the first unused memory
  * @retval None
  */
VOID tx_application_define(VOID *first_unused_memory)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	b086      	sub	sp, #24
 800074c:	af02      	add	r7, sp, #8
 800074e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN  tx_application_define_1*/

  /* USER CODE END  tx_application_define_1 */
#if (USE_STATIC_ALLOCATION == 1)
  UINT status = TX_SUCCESS;
 8000750:	2300      	movs	r3, #0
 8000752:	60fb      	str	r3, [r7, #12]
  VOID *memory_ptr;

  if (tx_byte_pool_create(&tx_app_byte_pool, "Tx App memory pool", tx_byte_pool_buffer, TX_APP_MEM_POOL_SIZE) != TX_SUCCESS)
 8000754:	2334      	movs	r3, #52	@ 0x34
 8000756:	9300      	str	r3, [sp, #0]
 8000758:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800075c:	4a0d      	ldr	r2, [pc, #52]	@ (8000794 <tx_application_define+0x4c>)
 800075e:	490e      	ldr	r1, [pc, #56]	@ (8000798 <tx_application_define+0x50>)
 8000760:	480e      	ldr	r0, [pc, #56]	@ (800079c <tx_application_define+0x54>)
 8000762:	f00c fa99 	bl	800cc98 <_txe_byte_pool_create>
 8000766:	4603      	mov	r3, r0
 8000768:	2b00      	cmp	r3, #0
 800076a:	d10e      	bne.n	800078a <tx_application_define+0x42>
  {
    /* USER CODE BEGIN TX_Byte_Pool_Success */

    /* USER CODE END TX_Byte_Pool_Success */

    memory_ptr = (VOID *)&tx_app_byte_pool;
 800076c:	4b0b      	ldr	r3, [pc, #44]	@ (800079c <tx_application_define+0x54>)
 800076e:	60bb      	str	r3, [r7, #8]
    status = App_ThreadX_Init(memory_ptr);
 8000770:	68b8      	ldr	r0, [r7, #8]
 8000772:	f000 fa4d 	bl	8000c10 <App_ThreadX_Init>
 8000776:	60f8      	str	r0, [r7, #12]
    if (status != TX_SUCCESS)
 8000778:	68fb      	ldr	r3, [r7, #12]
 800077a:	2b00      	cmp	r3, #0
 800077c:	d001      	beq.n	8000782 <tx_application_define+0x3a>
    {
      /* USER CODE BEGIN  App_ThreadX_Init_Error */
      while(1)
 800077e:	bf00      	nop
 8000780:	e7fd      	b.n	800077e <tx_application_define+0x36>
      }
      /* USER CODE END  App_ThreadX_Init_Error */
    }

    /* USER CODE BEGIN  App_ThreadX_Init_Success */
    status = ThreadX_Init(memory_ptr);
 8000782:	68b8      	ldr	r0, [r7, #8]
 8000784:	f001 fb76 	bl	8001e74 <ThreadX_Init>
 8000788:	60f8      	str	r0, [r7, #12]
  /* USER CODE BEGIN DYNAMIC_MEM_ALLOC */
  (void)first_unused_memory;
  /* USER CODE END DYNAMIC_MEM_ALLOC */
#endif

}
 800078a:	bf00      	nop
 800078c:	3710      	adds	r7, #16
 800078e:	46bd      	mov	sp, r7
 8000790:	bd80      	pop	{r7, pc}
 8000792:	bf00      	nop
 8000794:	20000074 	.word	0x20000074
 8000798:	0800d454 	.word	0x0800d454
 800079c:	20010074 	.word	0x20010074

080007a0 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc4;
DMA_HandleTypeDef hdma_adc4;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b08c      	sub	sp, #48	@ 0x30
 80007a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80007a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007aa:	2200      	movs	r2, #0
 80007ac:	601a      	str	r2, [r3, #0]
 80007ae:	605a      	str	r2, [r3, #4]
 80007b0:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80007b2:	1d3b      	adds	r3, r7, #4
 80007b4:	2220      	movs	r2, #32
 80007b6:	2100      	movs	r1, #0
 80007b8:	4618      	mov	r0, r3
 80007ba:	f00c fe13 	bl	800d3e4 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80007be:	4b32      	ldr	r3, [pc, #200]	@ (8000888 <MX_ADC1_Init+0xe8>)
 80007c0:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80007c4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80007c6:	4b30      	ldr	r3, [pc, #192]	@ (8000888 <MX_ADC1_Init+0xe8>)
 80007c8:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80007cc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80007ce:	4b2e      	ldr	r3, [pc, #184]	@ (8000888 <MX_ADC1_Init+0xe8>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80007d4:	4b2c      	ldr	r3, [pc, #176]	@ (8000888 <MX_ADC1_Init+0xe8>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80007da:	4b2b      	ldr	r3, [pc, #172]	@ (8000888 <MX_ADC1_Init+0xe8>)
 80007dc:	2200      	movs	r2, #0
 80007de:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80007e0:	4b29      	ldr	r3, [pc, #164]	@ (8000888 <MX_ADC1_Init+0xe8>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80007e6:	4b28      	ldr	r3, [pc, #160]	@ (8000888 <MX_ADC1_Init+0xe8>)
 80007e8:	2204      	movs	r2, #4
 80007ea:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80007ec:	4b26      	ldr	r3, [pc, #152]	@ (8000888 <MX_ADC1_Init+0xe8>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80007f2:	4b25      	ldr	r3, [pc, #148]	@ (8000888 <MX_ADC1_Init+0xe8>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 80007f8:	4b23      	ldr	r3, [pc, #140]	@ (8000888 <MX_ADC1_Init+0xe8>)
 80007fa:	2201      	movs	r2, #1
 80007fc:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80007fe:	4b22      	ldr	r3, [pc, #136]	@ (8000888 <MX_ADC1_Init+0xe8>)
 8000800:	2200      	movs	r2, #0
 8000802:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000806:	4b20      	ldr	r3, [pc, #128]	@ (8000888 <MX_ADC1_Init+0xe8>)
 8000808:	2200      	movs	r2, #0
 800080a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800080c:	4b1e      	ldr	r3, [pc, #120]	@ (8000888 <MX_ADC1_Init+0xe8>)
 800080e:	2200      	movs	r2, #0
 8000810:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000812:	4b1d      	ldr	r3, [pc, #116]	@ (8000888 <MX_ADC1_Init+0xe8>)
 8000814:	2200      	movs	r2, #0
 8000816:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800081a:	4b1b      	ldr	r3, [pc, #108]	@ (8000888 <MX_ADC1_Init+0xe8>)
 800081c:	2200      	movs	r2, #0
 800081e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000820:	4b19      	ldr	r3, [pc, #100]	@ (8000888 <MX_ADC1_Init+0xe8>)
 8000822:	2200      	movs	r2, #0
 8000824:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000828:	4817      	ldr	r0, [pc, #92]	@ (8000888 <MX_ADC1_Init+0xe8>)
 800082a:	f002 fd93 	bl	8003354 <HAL_ADC_Init>
 800082e:	4603      	mov	r3, r0
 8000830:	2b00      	cmp	r3, #0
 8000832:	d001      	beq.n	8000838 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000834:	f000 fdea 	bl	800140c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000838:	2300      	movs	r3, #0
 800083a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800083c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000840:	4619      	mov	r1, r3
 8000842:	4811      	ldr	r0, [pc, #68]	@ (8000888 <MX_ADC1_Init+0xe8>)
 8000844:	f004 f856 	bl	80048f4 <HAL_ADCEx_MultiModeConfigChannel>
 8000848:	4603      	mov	r3, r0
 800084a:	2b00      	cmp	r3, #0
 800084c:	d001      	beq.n	8000852 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 800084e:	f000 fddd 	bl	800140c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000852:	4b0e      	ldr	r3, [pc, #56]	@ (800088c <MX_ADC1_Init+0xec>)
 8000854:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000856:	2306      	movs	r3, #6
 8000858:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800085a:	2300      	movs	r3, #0
 800085c:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800085e:	237f      	movs	r3, #127	@ 0x7f
 8000860:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000862:	2304      	movs	r3, #4
 8000864:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000866:	2300      	movs	r3, #0
 8000868:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800086a:	1d3b      	adds	r3, r7, #4
 800086c:	4619      	mov	r1, r3
 800086e:	4806      	ldr	r0, [pc, #24]	@ (8000888 <MX_ADC1_Init+0xe8>)
 8000870:	f003 fa7e 	bl	8003d70 <HAL_ADC_ConfigChannel>
 8000874:	4603      	mov	r3, r0
 8000876:	2b00      	cmp	r3, #0
 8000878:	d001      	beq.n	800087e <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 800087a:	f000 fdc7 	bl	800140c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800087e:	bf00      	nop
 8000880:	3730      	adds	r7, #48	@ 0x30
 8000882:	46bd      	mov	sp, r7
 8000884:	bd80      	pop	{r7, pc}
 8000886:	bf00      	nop
 8000888:	200100a8 	.word	0x200100a8
 800088c:	10c00010 	.word	0x10c00010

08000890 <MX_ADC4_Init>:
/* ADC4 init function */
void MX_ADC4_Init(void)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	b088      	sub	sp, #32
 8000894:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC4_Init 0 */

  /* USER CODE END ADC4_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000896:	463b      	mov	r3, r7
 8000898:	2220      	movs	r2, #32
 800089a:	2100      	movs	r1, #0
 800089c:	4618      	mov	r0, r3
 800089e:	f00c fda1 	bl	800d3e4 <memset>

  /* USER CODE END ADC4_Init 1 */

  /** Common config
  */
  hadc4.Instance = ADC4;
 80008a2:	4b5e      	ldr	r3, [pc, #376]	@ (8000a1c <MX_ADC4_Init+0x18c>)
 80008a4:	4a5e      	ldr	r2, [pc, #376]	@ (8000a20 <MX_ADC4_Init+0x190>)
 80008a6:	601a      	str	r2, [r3, #0]
  hadc4.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80008a8:	4b5c      	ldr	r3, [pc, #368]	@ (8000a1c <MX_ADC4_Init+0x18c>)
 80008aa:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80008ae:	605a      	str	r2, [r3, #4]
  hadc4.Init.Resolution = ADC_RESOLUTION_12B;
 80008b0:	4b5a      	ldr	r3, [pc, #360]	@ (8000a1c <MX_ADC4_Init+0x18c>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	609a      	str	r2, [r3, #8]
  hadc4.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80008b6:	4b59      	ldr	r3, [pc, #356]	@ (8000a1c <MX_ADC4_Init+0x18c>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	60da      	str	r2, [r3, #12]
  hadc4.Init.GainCompensation = 0;
 80008bc:	4b57      	ldr	r3, [pc, #348]	@ (8000a1c <MX_ADC4_Init+0x18c>)
 80008be:	2200      	movs	r2, #0
 80008c0:	611a      	str	r2, [r3, #16]
  hadc4.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80008c2:	4b56      	ldr	r3, [pc, #344]	@ (8000a1c <MX_ADC4_Init+0x18c>)
 80008c4:	2201      	movs	r2, #1
 80008c6:	615a      	str	r2, [r3, #20]
  hadc4.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80008c8:	4b54      	ldr	r3, [pc, #336]	@ (8000a1c <MX_ADC4_Init+0x18c>)
 80008ca:	2208      	movs	r2, #8
 80008cc:	619a      	str	r2, [r3, #24]
  hadc4.Init.LowPowerAutoWait = DISABLE;
 80008ce:	4b53      	ldr	r3, [pc, #332]	@ (8000a1c <MX_ADC4_Init+0x18c>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	771a      	strb	r2, [r3, #28]
  hadc4.Init.ContinuousConvMode = ENABLE;
 80008d4:	4b51      	ldr	r3, [pc, #324]	@ (8000a1c <MX_ADC4_Init+0x18c>)
 80008d6:	2201      	movs	r2, #1
 80008d8:	775a      	strb	r2, [r3, #29]
  hadc4.Init.NbrOfConversion = 8;
 80008da:	4b50      	ldr	r3, [pc, #320]	@ (8000a1c <MX_ADC4_Init+0x18c>)
 80008dc:	2208      	movs	r2, #8
 80008de:	621a      	str	r2, [r3, #32]
  hadc4.Init.DiscontinuousConvMode = DISABLE;
 80008e0:	4b4e      	ldr	r3, [pc, #312]	@ (8000a1c <MX_ADC4_Init+0x18c>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc4.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80008e8:	4b4c      	ldr	r3, [pc, #304]	@ (8000a1c <MX_ADC4_Init+0x18c>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc4.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80008ee:	4b4b      	ldr	r3, [pc, #300]	@ (8000a1c <MX_ADC4_Init+0x18c>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc4.Init.DMAContinuousRequests = DISABLE;
 80008f4:	4b49      	ldr	r3, [pc, #292]	@ (8000a1c <MX_ADC4_Init+0x18c>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc4.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80008fc:	4b47      	ldr	r3, [pc, #284]	@ (8000a1c <MX_ADC4_Init+0x18c>)
 80008fe:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000902:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc4.Init.OversamplingMode = DISABLE;
 8000904:	4b45      	ldr	r3, [pc, #276]	@ (8000a1c <MX_ADC4_Init+0x18c>)
 8000906:	2200      	movs	r2, #0
 8000908:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc4) != HAL_OK)
 800090c:	4843      	ldr	r0, [pc, #268]	@ (8000a1c <MX_ADC4_Init+0x18c>)
 800090e:	f002 fd21 	bl	8003354 <HAL_ADC_Init>
 8000912:	4603      	mov	r3, r0
 8000914:	2b00      	cmp	r3, #0
 8000916:	d001      	beq.n	800091c <MX_ADC4_Init+0x8c>
  {
    Error_Handler();
 8000918:	f000 fd78 	bl	800140c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 800091c:	4b41      	ldr	r3, [pc, #260]	@ (8000a24 <MX_ADC4_Init+0x194>)
 800091e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000920:	2306      	movs	r3, #6
 8000922:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000924:	2300      	movs	r3, #0
 8000926:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000928:	237f      	movs	r3, #127	@ 0x7f
 800092a:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800092c:	2304      	movs	r3, #4
 800092e:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000930:	2300      	movs	r3, #0
 8000932:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 8000934:	463b      	mov	r3, r7
 8000936:	4619      	mov	r1, r3
 8000938:	4838      	ldr	r0, [pc, #224]	@ (8000a1c <MX_ADC4_Init+0x18c>)
 800093a:	f003 fa19 	bl	8003d70 <HAL_ADC_ConfigChannel>
 800093e:	4603      	mov	r3, r0
 8000940:	2b00      	cmp	r3, #0
 8000942:	d001      	beq.n	8000948 <MX_ADC4_Init+0xb8>
  {
    Error_Handler();
 8000944:	f000 fd62 	bl	800140c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000948:	4b37      	ldr	r3, [pc, #220]	@ (8000a28 <MX_ADC4_Init+0x198>)
 800094a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800094c:	230c      	movs	r3, #12
 800094e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 8000950:	463b      	mov	r3, r7
 8000952:	4619      	mov	r1, r3
 8000954:	4831      	ldr	r0, [pc, #196]	@ (8000a1c <MX_ADC4_Init+0x18c>)
 8000956:	f003 fa0b 	bl	8003d70 <HAL_ADC_ConfigChannel>
 800095a:	4603      	mov	r3, r0
 800095c:	2b00      	cmp	r3, #0
 800095e:	d001      	beq.n	8000964 <MX_ADC4_Init+0xd4>
  {
    Error_Handler();
 8000960:	f000 fd54 	bl	800140c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000964:	4b31      	ldr	r3, [pc, #196]	@ (8000a2c <MX_ADC4_Init+0x19c>)
 8000966:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000968:	2312      	movs	r3, #18
 800096a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 800096c:	463b      	mov	r3, r7
 800096e:	4619      	mov	r1, r3
 8000970:	482a      	ldr	r0, [pc, #168]	@ (8000a1c <MX_ADC4_Init+0x18c>)
 8000972:	f003 f9fd 	bl	8003d70 <HAL_ADC_ConfigChannel>
 8000976:	4603      	mov	r3, r0
 8000978:	2b00      	cmp	r3, #0
 800097a:	d001      	beq.n	8000980 <MX_ADC4_Init+0xf0>
  {
    Error_Handler();
 800097c:	f000 fd46 	bl	800140c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000980:	4b2b      	ldr	r3, [pc, #172]	@ (8000a30 <MX_ADC4_Init+0x1a0>)
 8000982:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000984:	2318      	movs	r3, #24
 8000986:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 8000988:	463b      	mov	r3, r7
 800098a:	4619      	mov	r1, r3
 800098c:	4823      	ldr	r0, [pc, #140]	@ (8000a1c <MX_ADC4_Init+0x18c>)
 800098e:	f003 f9ef 	bl	8003d70 <HAL_ADC_ConfigChannel>
 8000992:	4603      	mov	r3, r0
 8000994:	2b00      	cmp	r3, #0
 8000996:	d001      	beq.n	800099c <MX_ADC4_Init+0x10c>
  {
    Error_Handler();
 8000998:	f000 fd38 	bl	800140c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_13;
 800099c:	4b25      	ldr	r3, [pc, #148]	@ (8000a34 <MX_ADC4_Init+0x1a4>)
 800099e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 80009a0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80009a4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 80009a6:	463b      	mov	r3, r7
 80009a8:	4619      	mov	r1, r3
 80009aa:	481c      	ldr	r0, [pc, #112]	@ (8000a1c <MX_ADC4_Init+0x18c>)
 80009ac:	f003 f9e0 	bl	8003d70 <HAL_ADC_ConfigChannel>
 80009b0:	4603      	mov	r3, r0
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d001      	beq.n	80009ba <MX_ADC4_Init+0x12a>
  {
    Error_Handler();
 80009b6:	f000 fd29 	bl	800140c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80009ba:	4b1f      	ldr	r3, [pc, #124]	@ (8000a38 <MX_ADC4_Init+0x1a8>)
 80009bc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 80009be:	f44f 7383 	mov.w	r3, #262	@ 0x106
 80009c2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 80009c4:	463b      	mov	r3, r7
 80009c6:	4619      	mov	r1, r3
 80009c8:	4814      	ldr	r0, [pc, #80]	@ (8000a1c <MX_ADC4_Init+0x18c>)
 80009ca:	f003 f9d1 	bl	8003d70 <HAL_ADC_ConfigChannel>
 80009ce:	4603      	mov	r3, r0
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d001      	beq.n	80009d8 <MX_ADC4_Init+0x148>
  {
    Error_Handler();
 80009d4:	f000 fd1a 	bl	800140c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80009d8:	4b18      	ldr	r3, [pc, #96]	@ (8000a3c <MX_ADC4_Init+0x1ac>)
 80009da:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 80009dc:	f44f 7386 	mov.w	r3, #268	@ 0x10c
 80009e0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 80009e2:	463b      	mov	r3, r7
 80009e4:	4619      	mov	r1, r3
 80009e6:	480d      	ldr	r0, [pc, #52]	@ (8000a1c <MX_ADC4_Init+0x18c>)
 80009e8:	f003 f9c2 	bl	8003d70 <HAL_ADC_ConfigChannel>
 80009ec:	4603      	mov	r3, r0
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d001      	beq.n	80009f6 <MX_ADC4_Init+0x166>
  {
    Error_Handler();
 80009f2:	f000 fd0b 	bl	800140c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80009f6:	4b12      	ldr	r3, [pc, #72]	@ (8000a40 <MX_ADC4_Init+0x1b0>)
 80009f8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_8;
 80009fa:	f44f 7389 	mov.w	r3, #274	@ 0x112
 80009fe:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 8000a00:	463b      	mov	r3, r7
 8000a02:	4619      	mov	r1, r3
 8000a04:	4805      	ldr	r0, [pc, #20]	@ (8000a1c <MX_ADC4_Init+0x18c>)
 8000a06:	f003 f9b3 	bl	8003d70 <HAL_ADC_ConfigChannel>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d001      	beq.n	8000a14 <MX_ADC4_Init+0x184>
  {
    Error_Handler();
 8000a10:	f000 fcfc 	bl	800140c <Error_Handler>
  }
  /* USER CODE BEGIN ADC4_Init 2 */

  /* USER CODE END ADC4_Init 2 */

}
 8000a14:	bf00      	nop
 8000a16:	3720      	adds	r7, #32
 8000a18:	46bd      	mov	sp, r7
 8000a1a:	bd80      	pop	{r7, pc}
 8000a1c:	20010114 	.word	0x20010114
 8000a20:	50000500 	.word	0x50000500
 8000a24:	14f00020 	.word	0x14f00020
 8000a28:	32601000 	.word	0x32601000
 8000a2c:	2a000400 	.word	0x2a000400
 8000a30:	2e300800 	.word	0x2e300800
 8000a34:	36902000 	.word	0x36902000
 8000a38:	1d500080 	.word	0x1d500080
 8000a3c:	21800100 	.word	0x21800100
 8000a40:	25b00200 	.word	0x25b00200

08000a44 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b0a2      	sub	sp, #136	@ 0x88
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a4c:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8000a50:	2200      	movs	r2, #0
 8000a52:	601a      	str	r2, [r3, #0]
 8000a54:	605a      	str	r2, [r3, #4]
 8000a56:	609a      	str	r2, [r3, #8]
 8000a58:	60da      	str	r2, [r3, #12]
 8000a5a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a5c:	f107 0320 	add.w	r3, r7, #32
 8000a60:	2254      	movs	r2, #84	@ 0x54
 8000a62:	2100      	movs	r1, #0
 8000a64:	4618      	mov	r0, r3
 8000a66:	f00c fcbd 	bl	800d3e4 <memset>
  if(adcHandle->Instance==ADC1)
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	681b      	ldr	r3, [r3, #0]
 8000a6e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000a72:	d135      	bne.n	8000ae0 <HAL_ADC_MspInit+0x9c>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000a74:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000a78:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8000a7a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8000a7e:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a80:	f107 0320 	add.w	r3, r7, #32
 8000a84:	4618      	mov	r0, r3
 8000a86:	f008 f8e9 	bl	8008c5c <HAL_RCCEx_PeriphCLKConfig>
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d001      	beq.n	8000a94 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8000a90:	f000 fcbc 	bl	800140c <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000a94:	4b58      	ldr	r3, [pc, #352]	@ (8000bf8 <HAL_ADC_MspInit+0x1b4>)
 8000a96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a98:	4a57      	ldr	r2, [pc, #348]	@ (8000bf8 <HAL_ADC_MspInit+0x1b4>)
 8000a9a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000a9e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000aa0:	4b55      	ldr	r3, [pc, #340]	@ (8000bf8 <HAL_ADC_MspInit+0x1b4>)
 8000aa2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000aa4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000aa8:	61fb      	str	r3, [r7, #28]
 8000aaa:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aac:	4b52      	ldr	r3, [pc, #328]	@ (8000bf8 <HAL_ADC_MspInit+0x1b4>)
 8000aae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ab0:	4a51      	ldr	r2, [pc, #324]	@ (8000bf8 <HAL_ADC_MspInit+0x1b4>)
 8000ab2:	f043 0301 	orr.w	r3, r3, #1
 8000ab6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ab8:	4b4f      	ldr	r3, [pc, #316]	@ (8000bf8 <HAL_ADC_MspInit+0x1b4>)
 8000aba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000abc:	f003 0301 	and.w	r3, r3, #1
 8000ac0:	61bb      	str	r3, [r7, #24]
 8000ac2:	69bb      	ldr	r3, [r7, #24]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = FIRMWARECHECK_Pin;
 8000ac4:	2308      	movs	r3, #8
 8000ac6:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ac8:	2303      	movs	r3, #3
 8000aca:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000acc:	2300      	movs	r3, #0
 8000ace:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(FIRMWARECHECK_GPIO_Port, &GPIO_InitStruct);
 8000ad0:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8000ad4:	4619      	mov	r1, r3
 8000ad6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ada:	f005 f915 	bl	8005d08 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(ADC4_IRQn);
  /* USER CODE BEGIN ADC4_MspInit 1 */

  /* USER CODE END ADC4_MspInit 1 */
  }
}
 8000ade:	e086      	b.n	8000bee <HAL_ADC_MspInit+0x1aa>
  else if(adcHandle->Instance==ADC4)
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	4a45      	ldr	r2, [pc, #276]	@ (8000bfc <HAL_ADC_MspInit+0x1b8>)
 8000ae6:	4293      	cmp	r3, r2
 8000ae8:	f040 8081 	bne.w	8000bee <HAL_ADC_MspInit+0x1aa>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 8000aec:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000af0:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 8000af2:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8000af6:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000af8:	f107 0320 	add.w	r3, r7, #32
 8000afc:	4618      	mov	r0, r3
 8000afe:	f008 f8ad 	bl	8008c5c <HAL_RCCEx_PeriphCLKConfig>
 8000b02:	4603      	mov	r3, r0
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d001      	beq.n	8000b0c <HAL_ADC_MspInit+0xc8>
      Error_Handler();
 8000b08:	f000 fc80 	bl	800140c <Error_Handler>
    __HAL_RCC_ADC345_CLK_ENABLE();
 8000b0c:	4b3a      	ldr	r3, [pc, #232]	@ (8000bf8 <HAL_ADC_MspInit+0x1b4>)
 8000b0e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b10:	4a39      	ldr	r2, [pc, #228]	@ (8000bf8 <HAL_ADC_MspInit+0x1b4>)
 8000b12:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b16:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b18:	4b37      	ldr	r3, [pc, #220]	@ (8000bf8 <HAL_ADC_MspInit+0x1b4>)
 8000b1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b1c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000b20:	617b      	str	r3, [r7, #20]
 8000b22:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b24:	4b34      	ldr	r3, [pc, #208]	@ (8000bf8 <HAL_ADC_MspInit+0x1b4>)
 8000b26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b28:	4a33      	ldr	r2, [pc, #204]	@ (8000bf8 <HAL_ADC_MspInit+0x1b4>)
 8000b2a:	f043 0302 	orr.w	r3, r3, #2
 8000b2e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b30:	4b31      	ldr	r3, [pc, #196]	@ (8000bf8 <HAL_ADC_MspInit+0x1b4>)
 8000b32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b34:	f003 0302 	and.w	r3, r3, #2
 8000b38:	613b      	str	r3, [r7, #16]
 8000b3a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b3c:	4b2e      	ldr	r3, [pc, #184]	@ (8000bf8 <HAL_ADC_MspInit+0x1b4>)
 8000b3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b40:	4a2d      	ldr	r2, [pc, #180]	@ (8000bf8 <HAL_ADC_MspInit+0x1b4>)
 8000b42:	f043 0308 	orr.w	r3, r3, #8
 8000b46:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b48:	4b2b      	ldr	r3, [pc, #172]	@ (8000bf8 <HAL_ADC_MspInit+0x1b4>)
 8000b4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b4c:	f003 0308 	and.w	r3, r3, #8
 8000b50:	60fb      	str	r3, [r7, #12]
 8000b52:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ANALOG_1_Pin;
 8000b54:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000b58:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b5a:	2303      	movs	r3, #3
 8000b5c:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b5e:	2300      	movs	r3, #0
 8000b60:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(ANALOG_1_GPIO_Port, &GPIO_InitStruct);
 8000b62:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8000b66:	4619      	mov	r1, r3
 8000b68:	4825      	ldr	r0, [pc, #148]	@ (8000c00 <HAL_ADC_MspInit+0x1bc>)
 8000b6a:	f005 f8cd 	bl	8005d08 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ANALOG_2_Pin|ANALOG_5_Pin|ANALOG_6_Pin|ANALOG_7_Pin
 8000b6e:	f44f 43fe 	mov.w	r3, #32512	@ 0x7f00
 8000b72:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b74:	2303      	movs	r3, #3
 8000b76:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000b7c:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8000b80:	4619      	mov	r1, r3
 8000b82:	4820      	ldr	r0, [pc, #128]	@ (8000c04 <HAL_ADC_MspInit+0x1c0>)
 8000b84:	f005 f8c0 	bl	8005d08 <HAL_GPIO_Init>
    hdma_adc4.Instance = DMA1_Channel3;
 8000b88:	4b1f      	ldr	r3, [pc, #124]	@ (8000c08 <HAL_ADC_MspInit+0x1c4>)
 8000b8a:	4a20      	ldr	r2, [pc, #128]	@ (8000c0c <HAL_ADC_MspInit+0x1c8>)
 8000b8c:	601a      	str	r2, [r3, #0]
    hdma_adc4.Init.Request = DMA_REQUEST_ADC4;
 8000b8e:	4b1e      	ldr	r3, [pc, #120]	@ (8000c08 <HAL_ADC_MspInit+0x1c4>)
 8000b90:	2226      	movs	r2, #38	@ 0x26
 8000b92:	605a      	str	r2, [r3, #4]
    hdma_adc4.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000b94:	4b1c      	ldr	r3, [pc, #112]	@ (8000c08 <HAL_ADC_MspInit+0x1c4>)
 8000b96:	2200      	movs	r2, #0
 8000b98:	609a      	str	r2, [r3, #8]
    hdma_adc4.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b9a:	4b1b      	ldr	r3, [pc, #108]	@ (8000c08 <HAL_ADC_MspInit+0x1c4>)
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	60da      	str	r2, [r3, #12]
    hdma_adc4.Init.MemInc = DMA_MINC_ENABLE;
 8000ba0:	4b19      	ldr	r3, [pc, #100]	@ (8000c08 <HAL_ADC_MspInit+0x1c4>)
 8000ba2:	2280      	movs	r2, #128	@ 0x80
 8000ba4:	611a      	str	r2, [r3, #16]
    hdma_adc4.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000ba6:	4b18      	ldr	r3, [pc, #96]	@ (8000c08 <HAL_ADC_MspInit+0x1c4>)
 8000ba8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000bac:	615a      	str	r2, [r3, #20]
    hdma_adc4.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000bae:	4b16      	ldr	r3, [pc, #88]	@ (8000c08 <HAL_ADC_MspInit+0x1c4>)
 8000bb0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000bb4:	619a      	str	r2, [r3, #24]
    hdma_adc4.Init.Mode = DMA_CIRCULAR;
 8000bb6:	4b14      	ldr	r3, [pc, #80]	@ (8000c08 <HAL_ADC_MspInit+0x1c4>)
 8000bb8:	2220      	movs	r2, #32
 8000bba:	61da      	str	r2, [r3, #28]
    hdma_adc4.Init.Priority = DMA_PRIORITY_LOW;
 8000bbc:	4b12      	ldr	r3, [pc, #72]	@ (8000c08 <HAL_ADC_MspInit+0x1c4>)
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc4) != HAL_OK)
 8000bc2:	4811      	ldr	r0, [pc, #68]	@ (8000c08 <HAL_ADC_MspInit+0x1c4>)
 8000bc4:	f004 f970 	bl	8004ea8 <HAL_DMA_Init>
 8000bc8:	4603      	mov	r3, r0
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d001      	beq.n	8000bd2 <HAL_ADC_MspInit+0x18e>
      Error_Handler();
 8000bce:	f000 fc1d 	bl	800140c <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc4);
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	4a0c      	ldr	r2, [pc, #48]	@ (8000c08 <HAL_ADC_MspInit+0x1c4>)
 8000bd6:	655a      	str	r2, [r3, #84]	@ 0x54
 8000bd8:	4a0b      	ldr	r2, [pc, #44]	@ (8000c08 <HAL_ADC_MspInit+0x1c4>)
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(ADC4_IRQn, 0, 0);
 8000bde:	2200      	movs	r2, #0
 8000be0:	2100      	movs	r1, #0
 8000be2:	203d      	movs	r0, #61	@ 0x3d
 8000be4:	f004 f846 	bl	8004c74 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC4_IRQn);
 8000be8:	203d      	movs	r0, #61	@ 0x3d
 8000bea:	f004 f85d 	bl	8004ca8 <HAL_NVIC_EnableIRQ>
}
 8000bee:	bf00      	nop
 8000bf0:	3788      	adds	r7, #136	@ 0x88
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bd80      	pop	{r7, pc}
 8000bf6:	bf00      	nop
 8000bf8:	40021000 	.word	0x40021000
 8000bfc:	50000500 	.word	0x50000500
 8000c00:	48000400 	.word	0x48000400
 8000c04:	48000c00 	.word	0x48000c00
 8000c08:	20010180 	.word	0x20010180
 8000c0c:	40020030 	.word	0x40020030

08000c10 <App_ThreadX_Init>:
  * @brief  Application ThreadX Initialization.
  * @param memory_ptr: memory pointer
  * @retval int
  */
UINT App_ThreadX_Init(VOID *memory_ptr)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b084      	sub	sp, #16
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
  UINT ret = TX_SUCCESS;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN App_ThreadX_MEM_POOL */

  /* USER CODE END App_ThreadX_MEM_POOL */

  /* USER CODE BEGIN App_ThreadX_Init */
  ret = ThreadX_Init(memory_ptr);
 8000c1c:	6878      	ldr	r0, [r7, #4]
 8000c1e:	f001 f929 	bl	8001e74 <ThreadX_Init>
 8000c22:	60f8      	str	r0, [r7, #12]
  /* USER CODE END App_ThreadX_Init */

  return ret;
 8000c24:	68fb      	ldr	r3, [r7, #12]
}
 8000c26:	4618      	mov	r0, r3
 8000c28:	3710      	adds	r7, #16
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	bd80      	pop	{r7, pc}

08000c2e <MX_ThreadX_Init>:
  * @brief  Function that implements the kernel's initialization.
  * @param  None
  * @retval None
  */
void MX_ThreadX_Init(void)
{
 8000c2e:	b580      	push	{r7, lr}
 8000c30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN  Before_Kernel_Start */

  /* USER CODE END  Before_Kernel_Start */

  tx_kernel_enter();
 8000c32:	f00a fd67 	bl	800b704 <_tx_initialize_kernel_enter>

  /* USER CODE BEGIN  Kernel_Start_Error */

  /* USER CODE END  Kernel_Start_Error */
}
 8000c36:	bf00      	nop
 8000c38:	bd80      	pop	{r7, pc}
	...

08000c3c <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000c40:	4b0d      	ldr	r3, [pc, #52]	@ (8000c78 <MX_CRC_Init+0x3c>)
 8000c42:	4a0e      	ldr	r2, [pc, #56]	@ (8000c7c <MX_CRC_Init+0x40>)
 8000c44:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8000c46:	4b0c      	ldr	r3, [pc, #48]	@ (8000c78 <MX_CRC_Init+0x3c>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8000c4c:	4b0a      	ldr	r3, [pc, #40]	@ (8000c78 <MX_CRC_Init+0x3c>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8000c52:	4b09      	ldr	r3, [pc, #36]	@ (8000c78 <MX_CRC_Init+0x3c>)
 8000c54:	2200      	movs	r2, #0
 8000c56:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8000c58:	4b07      	ldr	r3, [pc, #28]	@ (8000c78 <MX_CRC_Init+0x3c>)
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8000c5e:	4b06      	ldr	r3, [pc, #24]	@ (8000c78 <MX_CRC_Init+0x3c>)
 8000c60:	2201      	movs	r2, #1
 8000c62:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000c64:	4804      	ldr	r0, [pc, #16]	@ (8000c78 <MX_CRC_Init+0x3c>)
 8000c66:	f004 f82d 	bl	8004cc4 <HAL_CRC_Init>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d001      	beq.n	8000c74 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8000c70:	f000 fbcc 	bl	800140c <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000c74:	bf00      	nop
 8000c76:	bd80      	pop	{r7, pc}
 8000c78:	200101e0 	.word	0x200101e0
 8000c7c:	40023000 	.word	0x40023000

08000c80 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 8000c80:	b480      	push	{r7}
 8000c82:	b085      	sub	sp, #20
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	4a0a      	ldr	r2, [pc, #40]	@ (8000cb8 <HAL_CRC_MspInit+0x38>)
 8000c8e:	4293      	cmp	r3, r2
 8000c90:	d10b      	bne.n	8000caa <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000c92:	4b0a      	ldr	r3, [pc, #40]	@ (8000cbc <HAL_CRC_MspInit+0x3c>)
 8000c94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000c96:	4a09      	ldr	r2, [pc, #36]	@ (8000cbc <HAL_CRC_MspInit+0x3c>)
 8000c98:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000c9c:	6493      	str	r3, [r2, #72]	@ 0x48
 8000c9e:	4b07      	ldr	r3, [pc, #28]	@ (8000cbc <HAL_CRC_MspInit+0x3c>)
 8000ca0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000ca2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000ca6:	60fb      	str	r3, [r7, #12]
 8000ca8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 8000caa:	bf00      	nop
 8000cac:	3714      	adds	r7, #20
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop
 8000cb8:	40023000 	.word	0x40023000
 8000cbc:	40021000 	.word	0x40021000

08000cc0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b082      	sub	sp, #8
 8000cc4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000cc6:	4b16      	ldr	r3, [pc, #88]	@ (8000d20 <MX_DMA_Init+0x60>)
 8000cc8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000cca:	4a15      	ldr	r2, [pc, #84]	@ (8000d20 <MX_DMA_Init+0x60>)
 8000ccc:	f043 0304 	orr.w	r3, r3, #4
 8000cd0:	6493      	str	r3, [r2, #72]	@ 0x48
 8000cd2:	4b13      	ldr	r3, [pc, #76]	@ (8000d20 <MX_DMA_Init+0x60>)
 8000cd4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000cd6:	f003 0304 	and.w	r3, r3, #4
 8000cda:	607b      	str	r3, [r7, #4]
 8000cdc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000cde:	4b10      	ldr	r3, [pc, #64]	@ (8000d20 <MX_DMA_Init+0x60>)
 8000ce0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000ce2:	4a0f      	ldr	r2, [pc, #60]	@ (8000d20 <MX_DMA_Init+0x60>)
 8000ce4:	f043 0301 	orr.w	r3, r3, #1
 8000ce8:	6493      	str	r3, [r2, #72]	@ 0x48
 8000cea:	4b0d      	ldr	r3, [pc, #52]	@ (8000d20 <MX_DMA_Init+0x60>)
 8000cec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000cee:	f003 0301 	and.w	r3, r3, #1
 8000cf2:	603b      	str	r3, [r7, #0]
 8000cf4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	2100      	movs	r1, #0
 8000cfa:	200d      	movs	r0, #13
 8000cfc:	f003 ffba 	bl	8004c74 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000d00:	200d      	movs	r0, #13
 8000d02:	f003 ffd1 	bl	8004ca8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8000d06:	2200      	movs	r2, #0
 8000d08:	2100      	movs	r1, #0
 8000d0a:	200e      	movs	r0, #14
 8000d0c:	f003 ffb2 	bl	8004c74 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8000d10:	200e      	movs	r0, #14
 8000d12:	f003 ffc9 	bl	8004ca8 <HAL_NVIC_EnableIRQ>

}
 8000d16:	bf00      	nop
 8000d18:	3708      	adds	r7, #8
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	bf00      	nop
 8000d20:	40021000 	.word	0x40021000

08000d24 <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000d28:	4b20      	ldr	r3, [pc, #128]	@ (8000dac <MX_FDCAN1_Init+0x88>)
 8000d2a:	4a21      	ldr	r2, [pc, #132]	@ (8000db0 <MX_FDCAN1_Init+0x8c>)
 8000d2c:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8000d2e:	4b1f      	ldr	r3, [pc, #124]	@ (8000dac <MX_FDCAN1_Init+0x88>)
 8000d30:	2200      	movs	r2, #0
 8000d32:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_FD_BRS;
 8000d34:	4b1d      	ldr	r3, [pc, #116]	@ (8000dac <MX_FDCAN1_Init+0x88>)
 8000d36:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000d3a:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000d3c:	4b1b      	ldr	r3, [pc, #108]	@ (8000dac <MX_FDCAN1_Init+0x88>)
 8000d3e:	2200      	movs	r2, #0
 8000d40:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000d42:	4b1a      	ldr	r3, [pc, #104]	@ (8000dac <MX_FDCAN1_Init+0x88>)
 8000d44:	2200      	movs	r2, #0
 8000d46:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000d48:	4b18      	ldr	r3, [pc, #96]	@ (8000dac <MX_FDCAN1_Init+0x88>)
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000d4e:	4b17      	ldr	r3, [pc, #92]	@ (8000dac <MX_FDCAN1_Init+0x88>)
 8000d50:	2200      	movs	r2, #0
 8000d52:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 2;
 8000d54:	4b15      	ldr	r3, [pc, #84]	@ (8000dac <MX_FDCAN1_Init+0x88>)
 8000d56:	2202      	movs	r2, #2
 8000d58:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 2;
 8000d5a:	4b14      	ldr	r3, [pc, #80]	@ (8000dac <MX_FDCAN1_Init+0x88>)
 8000d5c:	2202      	movs	r2, #2
 8000d5e:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 31;
 8000d60:	4b12      	ldr	r3, [pc, #72]	@ (8000dac <MX_FDCAN1_Init+0x88>)
 8000d62:	221f      	movs	r2, #31
 8000d64:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 8;
 8000d66:	4b11      	ldr	r3, [pc, #68]	@ (8000dac <MX_FDCAN1_Init+0x88>)
 8000d68:	2208      	movs	r2, #8
 8000d6a:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 2;
 8000d6c:	4b0f      	ldr	r3, [pc, #60]	@ (8000dac <MX_FDCAN1_Init+0x88>)
 8000d6e:	2202      	movs	r2, #2
 8000d70:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 2;
 8000d72:	4b0e      	ldr	r3, [pc, #56]	@ (8000dac <MX_FDCAN1_Init+0x88>)
 8000d74:	2202      	movs	r2, #2
 8000d76:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 5;
 8000d78:	4b0c      	ldr	r3, [pc, #48]	@ (8000dac <MX_FDCAN1_Init+0x88>)
 8000d7a:	2205      	movs	r2, #5
 8000d7c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 2;
 8000d7e:	4b0b      	ldr	r3, [pc, #44]	@ (8000dac <MX_FDCAN1_Init+0x88>)
 8000d80:	2202      	movs	r2, #2
 8000d82:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 8000d84:	4b09      	ldr	r3, [pc, #36]	@ (8000dac <MX_FDCAN1_Init+0x88>)
 8000d86:	2200      	movs	r2, #0
 8000d88:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000d8a:	4b08      	ldr	r3, [pc, #32]	@ (8000dac <MX_FDCAN1_Init+0x88>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000d90:	4b06      	ldr	r3, [pc, #24]	@ (8000dac <MX_FDCAN1_Init+0x88>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000d96:	4805      	ldr	r0, [pc, #20]	@ (8000dac <MX_FDCAN1_Init+0x88>)
 8000d98:	f004 fb6e 	bl	8005478 <HAL_FDCAN_Init>
 8000d9c:	4603      	mov	r3, r0
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d001      	beq.n	8000da6 <MX_FDCAN1_Init+0x82>
  {
    Error_Handler();
 8000da2:	f000 fb33 	bl	800140c <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8000da6:	bf00      	nop
 8000da8:	bd80      	pop	{r7, pc}
 8000daa:	bf00      	nop
 8000dac:	20010204 	.word	0x20010204
 8000db0:	40006400 	.word	0x40006400

08000db4 <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b09e      	sub	sp, #120	@ 0x78
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dbc:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	601a      	str	r2, [r3, #0]
 8000dc4:	605a      	str	r2, [r3, #4]
 8000dc6:	609a      	str	r2, [r3, #8]
 8000dc8:	60da      	str	r2, [r3, #12]
 8000dca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000dcc:	f107 0310 	add.w	r3, r7, #16
 8000dd0:	2254      	movs	r2, #84	@ 0x54
 8000dd2:	2100      	movs	r1, #0
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	f00c fb05 	bl	800d3e4 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	4a28      	ldr	r2, [pc, #160]	@ (8000e80 <HAL_FDCAN_MspInit+0xcc>)
 8000de0:	4293      	cmp	r3, r2
 8000de2:	d149      	bne.n	8000e78 <HAL_FDCAN_MspInit+0xc4>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000de4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000de8:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8000dea:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000dee:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000df0:	f107 0310 	add.w	r3, r7, #16
 8000df4:	4618      	mov	r0, r3
 8000df6:	f007 ff31 	bl	8008c5c <HAL_RCCEx_PeriphCLKConfig>
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d001      	beq.n	8000e04 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8000e00:	f000 fb04 	bl	800140c <Error_Handler>
    }

    /* FDCAN1 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8000e04:	4b1f      	ldr	r3, [pc, #124]	@ (8000e84 <HAL_FDCAN_MspInit+0xd0>)
 8000e06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e08:	4a1e      	ldr	r2, [pc, #120]	@ (8000e84 <HAL_FDCAN_MspInit+0xd0>)
 8000e0a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000e0e:	6593      	str	r3, [r2, #88]	@ 0x58
 8000e10:	4b1c      	ldr	r3, [pc, #112]	@ (8000e84 <HAL_FDCAN_MspInit+0xd0>)
 8000e12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e14:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000e18:	60fb      	str	r3, [r7, #12]
 8000e1a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e1c:	4b19      	ldr	r3, [pc, #100]	@ (8000e84 <HAL_FDCAN_MspInit+0xd0>)
 8000e1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e20:	4a18      	ldr	r2, [pc, #96]	@ (8000e84 <HAL_FDCAN_MspInit+0xd0>)
 8000e22:	f043 0301 	orr.w	r3, r3, #1
 8000e26:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e28:	4b16      	ldr	r3, [pc, #88]	@ (8000e84 <HAL_FDCAN_MspInit+0xd0>)
 8000e2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e2c:	f003 0301 	and.w	r3, r3, #1
 8000e30:	60bb      	str	r3, [r7, #8]
 8000e32:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000e34:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000e38:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e3a:	2302      	movs	r3, #2
 8000e3c:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e42:	2300      	movs	r3, #0
 8000e44:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000e46:	2309      	movs	r3, #9
 8000e48:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e4a:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000e4e:	4619      	mov	r1, r3
 8000e50:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e54:	f004 ff58 	bl	8005d08 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 8000e58:	2200      	movs	r2, #0
 8000e5a:	2100      	movs	r1, #0
 8000e5c:	2015      	movs	r0, #21
 8000e5e:	f003 ff09 	bl	8004c74 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8000e62:	2015      	movs	r0, #21
 8000e64:	f003 ff20 	bl	8004ca8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN1_IT1_IRQn, 0, 0);
 8000e68:	2200      	movs	r2, #0
 8000e6a:	2100      	movs	r1, #0
 8000e6c:	2016      	movs	r0, #22
 8000e6e:	f003 ff01 	bl	8004c74 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
 8000e72:	2016      	movs	r0, #22
 8000e74:	f003 ff18 	bl	8004ca8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 8000e78:	bf00      	nop
 8000e7a:	3778      	adds	r7, #120	@ 0x78
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	bd80      	pop	{r7, pc}
 8000e80:	40006400 	.word	0x40006400
 8000e84:	40021000 	.word	0x40021000

08000e88 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b08c      	sub	sp, #48	@ 0x30
 8000e8c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e8e:	f107 031c 	add.w	r3, r7, #28
 8000e92:	2200      	movs	r2, #0
 8000e94:	601a      	str	r2, [r3, #0]
 8000e96:	605a      	str	r2, [r3, #4]
 8000e98:	609a      	str	r2, [r3, #8]
 8000e9a:	60da      	str	r2, [r3, #12]
 8000e9c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000e9e:	4b71      	ldr	r3, [pc, #452]	@ (8001064 <MX_GPIO_Init+0x1dc>)
 8000ea0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ea2:	4a70      	ldr	r2, [pc, #448]	@ (8001064 <MX_GPIO_Init+0x1dc>)
 8000ea4:	f043 0320 	orr.w	r3, r3, #32
 8000ea8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000eaa:	4b6e      	ldr	r3, [pc, #440]	@ (8001064 <MX_GPIO_Init+0x1dc>)
 8000eac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000eae:	f003 0320 	and.w	r3, r3, #32
 8000eb2:	61bb      	str	r3, [r7, #24]
 8000eb4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000eb6:	4b6b      	ldr	r3, [pc, #428]	@ (8001064 <MX_GPIO_Init+0x1dc>)
 8000eb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000eba:	4a6a      	ldr	r2, [pc, #424]	@ (8001064 <MX_GPIO_Init+0x1dc>)
 8000ebc:	f043 0304 	orr.w	r3, r3, #4
 8000ec0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ec2:	4b68      	ldr	r3, [pc, #416]	@ (8001064 <MX_GPIO_Init+0x1dc>)
 8000ec4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ec6:	f003 0304 	and.w	r3, r3, #4
 8000eca:	617b      	str	r3, [r7, #20]
 8000ecc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ece:	4b65      	ldr	r3, [pc, #404]	@ (8001064 <MX_GPIO_Init+0x1dc>)
 8000ed0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ed2:	4a64      	ldr	r2, [pc, #400]	@ (8001064 <MX_GPIO_Init+0x1dc>)
 8000ed4:	f043 0301 	orr.w	r3, r3, #1
 8000ed8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000eda:	4b62      	ldr	r3, [pc, #392]	@ (8001064 <MX_GPIO_Init+0x1dc>)
 8000edc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ede:	f003 0301 	and.w	r3, r3, #1
 8000ee2:	613b      	str	r3, [r7, #16]
 8000ee4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ee6:	4b5f      	ldr	r3, [pc, #380]	@ (8001064 <MX_GPIO_Init+0x1dc>)
 8000ee8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000eea:	4a5e      	ldr	r2, [pc, #376]	@ (8001064 <MX_GPIO_Init+0x1dc>)
 8000eec:	f043 0302 	orr.w	r3, r3, #2
 8000ef0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ef2:	4b5c      	ldr	r3, [pc, #368]	@ (8001064 <MX_GPIO_Init+0x1dc>)
 8000ef4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ef6:	f003 0302 	and.w	r3, r3, #2
 8000efa:	60fb      	str	r3, [r7, #12]
 8000efc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000efe:	4b59      	ldr	r3, [pc, #356]	@ (8001064 <MX_GPIO_Init+0x1dc>)
 8000f00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f02:	4a58      	ldr	r2, [pc, #352]	@ (8001064 <MX_GPIO_Init+0x1dc>)
 8000f04:	f043 0310 	orr.w	r3, r3, #16
 8000f08:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f0a:	4b56      	ldr	r3, [pc, #344]	@ (8001064 <MX_GPIO_Init+0x1dc>)
 8000f0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f0e:	f003 0310 	and.w	r3, r3, #16
 8000f12:	60bb      	str	r3, [r7, #8]
 8000f14:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f16:	4b53      	ldr	r3, [pc, #332]	@ (8001064 <MX_GPIO_Init+0x1dc>)
 8000f18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f1a:	4a52      	ldr	r2, [pc, #328]	@ (8001064 <MX_GPIO_Init+0x1dc>)
 8000f1c:	f043 0308 	orr.w	r3, r3, #8
 8000f20:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f22:	4b50      	ldr	r3, [pc, #320]	@ (8001064 <MX_GPIO_Init+0x1dc>)
 8000f24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f26:	f003 0308 	and.w	r3, r3, #8
 8000f2a:	607b      	str	r3, [r7, #4]
 8000f2c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, STARTSYNC_1_Pin|CS1_Pin|ANALOGSWITCH_8_Pin|ANALOGSWITCH_2_Pin
 8000f2e:	2200      	movs	r2, #0
 8000f30:	f641 7130 	movw	r1, #7984	@ 0x1f30
 8000f34:	484c      	ldr	r0, [pc, #304]	@ (8001068 <MX_GPIO_Init+0x1e0>)
 8000f36:	f005 f869 	bl	800600c <HAL_GPIO_WritePin>
                          |ERROR_LED_Pin|CAN_LED_Pin|STATUS_LED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RESET1_Pin|ANALOGSWITCH_6_Pin|ANALOGSWITCH_7_Pin, GPIO_PIN_RESET);
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	f246 0102 	movw	r1, #24578	@ 0x6002
 8000f40:	484a      	ldr	r0, [pc, #296]	@ (800106c <MX_GPIO_Init+0x1e4>)
 8000f42:	f005 f863 	bl	800600c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, STARTSYNC_2_Pin|CS2_Pin|RESET2_Pin, GPIO_PIN_RESET);
 8000f46:	2200      	movs	r2, #0
 8000f48:	f44f 61b0 	mov.w	r1, #1408	@ 0x580
 8000f4c:	4848      	ldr	r0, [pc, #288]	@ (8001070 <MX_GPIO_Init+0x1e8>)
 8000f4e:	f005 f85d 	bl	800600c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ANALOGSWITCH_5_GPIO_Port, ANALOGSWITCH_5_Pin, GPIO_PIN_RESET);
 8000f52:	2200      	movs	r2, #0
 8000f54:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000f58:	4846      	ldr	r0, [pc, #280]	@ (8001074 <MX_GPIO_Init+0x1ec>)
 8000f5a:	f005 f857 	bl	800600c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ANALOGSWITCH_3_Pin|ANALOGSWITCH_1_Pin|ANALOGSWITCH_4_Pin, GPIO_PIN_RESET);
 8000f5e:	2200      	movs	r2, #0
 8000f60:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8000f64:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f68:	f005 f850 	bl	800600c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin
                           PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = STARTSYNC_1_Pin|CS1_Pin|ANALOGSWITCH_8_Pin|ANALOGSWITCH_2_Pin
 8000f6c:	f641 7330 	movw	r3, #7984	@ 0x1f30
 8000f70:	61fb      	str	r3, [r7, #28]
                          |ERROR_LED_Pin|CAN_LED_Pin|STATUS_LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f72:	2301      	movs	r3, #1
 8000f74:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f76:	2300      	movs	r3, #0
 8000f78:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f7e:	f107 031c 	add.w	r3, r7, #28
 8000f82:	4619      	mov	r1, r3
 8000f84:	4838      	ldr	r0, [pc, #224]	@ (8001068 <MX_GPIO_Init+0x1e0>)
 8000f86:	f004 febf 	bl	8005d08 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DRDY1_Pin;
 8000f8a:	2301      	movs	r3, #1
 8000f8c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f8e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000f92:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f94:	2300      	movs	r3, #0
 8000f96:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DRDY1_GPIO_Port, &GPIO_InitStruct);
 8000f98:	f107 031c 	add.w	r3, r7, #28
 8000f9c:	4619      	mov	r1, r3
 8000f9e:	4833      	ldr	r0, [pc, #204]	@ (800106c <MX_GPIO_Init+0x1e4>)
 8000fa0:	f004 feb2 	bl	8005d08 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = RESET1_Pin|ANALOGSWITCH_6_Pin|ANALOGSWITCH_7_Pin;
 8000fa4:	f246 0302 	movw	r3, #24578	@ 0x6002
 8000fa8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000faa:	2301      	movs	r3, #1
 8000fac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fb6:	f107 031c 	add.w	r3, r7, #28
 8000fba:	4619      	mov	r1, r3
 8000fbc:	482b      	ldr	r0, [pc, #172]	@ (800106c <MX_GPIO_Init+0x1e4>)
 8000fbe:	f004 fea3 	bl	8005d08 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = STARTSYNC_2_Pin|CS2_Pin|RESET2_Pin;
 8000fc2:	f44f 63b0 	mov.w	r3, #1408	@ 0x580
 8000fc6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fc8:	2301      	movs	r3, #1
 8000fca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000fd4:	f107 031c 	add.w	r3, r7, #28
 8000fd8:	4619      	mov	r1, r3
 8000fda:	4825      	ldr	r0, [pc, #148]	@ (8001070 <MX_GPIO_Init+0x1e8>)
 8000fdc:	f004 fe94 	bl	8005d08 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DRDY2_Pin;
 8000fe0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000fe4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000fe6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000fea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fec:	2300      	movs	r3, #0
 8000fee:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DRDY2_GPIO_Port, &GPIO_InitStruct);
 8000ff0:	f107 031c 	add.w	r3, r7, #28
 8000ff4:	4619      	mov	r1, r3
 8000ff6:	481e      	ldr	r0, [pc, #120]	@ (8001070 <MX_GPIO_Init+0x1e8>)
 8000ff8:	f004 fe86 	bl	8005d08 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ANALOGSWITCH_5_Pin;
 8000ffc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001000:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001002:	2301      	movs	r3, #1
 8001004:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001006:	2300      	movs	r3, #0
 8001008:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800100a:	2300      	movs	r3, #0
 800100c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(ANALOGSWITCH_5_GPIO_Port, &GPIO_InitStruct);
 800100e:	f107 031c 	add.w	r3, r7, #28
 8001012:	4619      	mov	r1, r3
 8001014:	4817      	ldr	r0, [pc, #92]	@ (8001074 <MX_GPIO_Init+0x1ec>)
 8001016:	f004 fe77 	bl	8005d08 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = ANALOGSWITCH_3_Pin|ANALOGSWITCH_1_Pin|ANALOGSWITCH_4_Pin;
 800101a:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 800101e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001020:	2301      	movs	r3, #1
 8001022:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001024:	2300      	movs	r3, #0
 8001026:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001028:	2300      	movs	r3, #0
 800102a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800102c:	f107 031c 	add.w	r3, r7, #28
 8001030:	4619      	mov	r1, r3
 8001032:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001036:	f004 fe67 	bl	8005d08 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 800103a:	2200      	movs	r2, #0
 800103c:	2100      	movs	r1, #0
 800103e:	2006      	movs	r0, #6
 8001040:	f003 fe18 	bl	8004c74 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001044:	2006      	movs	r0, #6
 8001046:	f003 fe2f 	bl	8004ca8 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800104a:	2200      	movs	r2, #0
 800104c:	2100      	movs	r1, #0
 800104e:	2017      	movs	r0, #23
 8001050:	f003 fe10 	bl	8004c74 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001054:	2017      	movs	r0, #23
 8001056:	f003 fe27 	bl	8004ca8 <HAL_NVIC_EnableIRQ>

}
 800105a:	bf00      	nop
 800105c:	3730      	adds	r7, #48	@ 0x30
 800105e:	46bd      	mov	sp, r7
 8001060:	bd80      	pop	{r7, pc}
 8001062:	bf00      	nop
 8001064:	40021000 	.word	0x40021000
 8001068:	48000800 	.word	0x48000800
 800106c:	48000400 	.word	0x48000400
 8001070:	48001000 	.word	0x48001000
 8001074:	48000c00 	.word	0x48000c00

08001078 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c4;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800107c:	4b1b      	ldr	r3, [pc, #108]	@ (80010ec <MX_I2C1_Init+0x74>)
 800107e:	4a1c      	ldr	r2, [pc, #112]	@ (80010f0 <MX_I2C1_Init+0x78>)
 8001080:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x30909DEC;
 8001082:	4b1a      	ldr	r3, [pc, #104]	@ (80010ec <MX_I2C1_Init+0x74>)
 8001084:	4a1b      	ldr	r2, [pc, #108]	@ (80010f4 <MX_I2C1_Init+0x7c>)
 8001086:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001088:	4b18      	ldr	r3, [pc, #96]	@ (80010ec <MX_I2C1_Init+0x74>)
 800108a:	2200      	movs	r2, #0
 800108c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800108e:	4b17      	ldr	r3, [pc, #92]	@ (80010ec <MX_I2C1_Init+0x74>)
 8001090:	2201      	movs	r2, #1
 8001092:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001094:	4b15      	ldr	r3, [pc, #84]	@ (80010ec <MX_I2C1_Init+0x74>)
 8001096:	2200      	movs	r2, #0
 8001098:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800109a:	4b14      	ldr	r3, [pc, #80]	@ (80010ec <MX_I2C1_Init+0x74>)
 800109c:	2200      	movs	r2, #0
 800109e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80010a0:	4b12      	ldr	r3, [pc, #72]	@ (80010ec <MX_I2C1_Init+0x74>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80010a6:	4b11      	ldr	r3, [pc, #68]	@ (80010ec <MX_I2C1_Init+0x74>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80010ac:	4b0f      	ldr	r3, [pc, #60]	@ (80010ec <MX_I2C1_Init+0x74>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80010b2:	480e      	ldr	r0, [pc, #56]	@ (80010ec <MX_I2C1_Init+0x74>)
 80010b4:	f004 fff4 	bl	80060a0 <HAL_I2C_Init>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d001      	beq.n	80010c2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80010be:	f000 f9a5 	bl	800140c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80010c2:	2100      	movs	r1, #0
 80010c4:	4809      	ldr	r0, [pc, #36]	@ (80010ec <MX_I2C1_Init+0x74>)
 80010c6:	f006 ff1d 	bl	8007f04 <HAL_I2CEx_ConfigAnalogFilter>
 80010ca:	4603      	mov	r3, r0
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d001      	beq.n	80010d4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80010d0:	f000 f99c 	bl	800140c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80010d4:	2100      	movs	r1, #0
 80010d6:	4805      	ldr	r0, [pc, #20]	@ (80010ec <MX_I2C1_Init+0x74>)
 80010d8:	f006 ff5f 	bl	8007f9a <HAL_I2CEx_ConfigDigitalFilter>
 80010dc:	4603      	mov	r3, r0
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d001      	beq.n	80010e6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80010e2:	f000 f993 	bl	800140c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80010e6:	bf00      	nop
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	20010268 	.word	0x20010268
 80010f0:	40005400 	.word	0x40005400
 80010f4:	30909dec 	.word	0x30909dec

080010f8 <MX_I2C4_Init>:
/* I2C4 init function */
void MX_I2C4_Init(void)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C4_Init 0 */

  /* USER CODE BEGIN I2C4_Init 1 */
//    hi2c4.XferCount
  /* USER CODE END I2C4_Init 1 */
  hi2c4.Instance = I2C4;
 80010fc:	4b1b      	ldr	r3, [pc, #108]	@ (800116c <MX_I2C4_Init+0x74>)
 80010fe:	4a1c      	ldr	r2, [pc, #112]	@ (8001170 <MX_I2C4_Init+0x78>)
 8001100:	601a      	str	r2, [r3, #0]
  hi2c4.Init.Timing = 0x00F07BFF;
 8001102:	4b1a      	ldr	r3, [pc, #104]	@ (800116c <MX_I2C4_Init+0x74>)
 8001104:	4a1b      	ldr	r2, [pc, #108]	@ (8001174 <MX_I2C4_Init+0x7c>)
 8001106:	605a      	str	r2, [r3, #4]
  hi2c4.Init.OwnAddress1 = 0;
 8001108:	4b18      	ldr	r3, [pc, #96]	@ (800116c <MX_I2C4_Init+0x74>)
 800110a:	2200      	movs	r2, #0
 800110c:	609a      	str	r2, [r3, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800110e:	4b17      	ldr	r3, [pc, #92]	@ (800116c <MX_I2C4_Init+0x74>)
 8001110:	2201      	movs	r2, #1
 8001112:	60da      	str	r2, [r3, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001114:	4b15      	ldr	r3, [pc, #84]	@ (800116c <MX_I2C4_Init+0x74>)
 8001116:	2200      	movs	r2, #0
 8001118:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 800111a:	4b14      	ldr	r3, [pc, #80]	@ (800116c <MX_I2C4_Init+0x74>)
 800111c:	2200      	movs	r2, #0
 800111e:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001120:	4b12      	ldr	r3, [pc, #72]	@ (800116c <MX_I2C4_Init+0x74>)
 8001122:	2200      	movs	r2, #0
 8001124:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001126:	4b11      	ldr	r3, [pc, #68]	@ (800116c <MX_I2C4_Init+0x74>)
 8001128:	2200      	movs	r2, #0
 800112a:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800112c:	4b0f      	ldr	r3, [pc, #60]	@ (800116c <MX_I2C4_Init+0x74>)
 800112e:	2200      	movs	r2, #0
 8001130:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 8001132:	480e      	ldr	r0, [pc, #56]	@ (800116c <MX_I2C4_Init+0x74>)
 8001134:	f004 ffb4 	bl	80060a0 <HAL_I2C_Init>
 8001138:	4603      	mov	r3, r0
 800113a:	2b00      	cmp	r3, #0
 800113c:	d001      	beq.n	8001142 <MX_I2C4_Init+0x4a>
  {
    Error_Handler();
 800113e:	f000 f965 	bl	800140c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001142:	2100      	movs	r1, #0
 8001144:	4809      	ldr	r0, [pc, #36]	@ (800116c <MX_I2C4_Init+0x74>)
 8001146:	f006 fedd 	bl	8007f04 <HAL_I2CEx_ConfigAnalogFilter>
 800114a:	4603      	mov	r3, r0
 800114c:	2b00      	cmp	r3, #0
 800114e:	d001      	beq.n	8001154 <MX_I2C4_Init+0x5c>
  {
    Error_Handler();
 8001150:	f000 f95c 	bl	800140c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 8001154:	2100      	movs	r1, #0
 8001156:	4805      	ldr	r0, [pc, #20]	@ (800116c <MX_I2C4_Init+0x74>)
 8001158:	f006 ff1f 	bl	8007f9a <HAL_I2CEx_ConfigDigitalFilter>
 800115c:	4603      	mov	r3, r0
 800115e:	2b00      	cmp	r3, #0
 8001160:	d001      	beq.n	8001166 <MX_I2C4_Init+0x6e>
  {
    Error_Handler();
 8001162:	f000 f953 	bl	800140c <Error_Handler>
  }
  /* USER CODE BEGIN I2C4_Init 2 */

  /* USER CODE END I2C4_Init 2 */

}
 8001166:	bf00      	nop
 8001168:	bd80      	pop	{r7, pc}
 800116a:	bf00      	nop
 800116c:	200102bc 	.word	0x200102bc
 8001170:	40008400 	.word	0x40008400
 8001174:	00f07bff 	.word	0x00f07bff

08001178 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b0a2      	sub	sp, #136	@ 0x88
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001180:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001184:	2200      	movs	r2, #0
 8001186:	601a      	str	r2, [r3, #0]
 8001188:	605a      	str	r2, [r3, #4]
 800118a:	609a      	str	r2, [r3, #8]
 800118c:	60da      	str	r2, [r3, #12]
 800118e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001190:	f107 0320 	add.w	r3, r7, #32
 8001194:	2254      	movs	r2, #84	@ 0x54
 8001196:	2100      	movs	r1, #0
 8001198:	4618      	mov	r0, r3
 800119a:	f00c f923 	bl	800d3e4 <memset>
  if(i2cHandle->Instance==I2C1)
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	4a57      	ldr	r2, [pc, #348]	@ (8001300 <HAL_I2C_MspInit+0x188>)
 80011a4:	4293      	cmp	r3, r2
 80011a6:	d158      	bne.n	800125a <HAL_I2C_MspInit+0xe2>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80011a8:	2340      	movs	r3, #64	@ 0x40
 80011aa:	623b      	str	r3, [r7, #32]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80011ac:	2300      	movs	r3, #0
 80011ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011b0:	f107 0320 	add.w	r3, r7, #32
 80011b4:	4618      	mov	r0, r3
 80011b6:	f007 fd51 	bl	8008c5c <HAL_RCCEx_PeriphCLKConfig>
 80011ba:	4603      	mov	r3, r0
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d001      	beq.n	80011c4 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80011c0:	f000 f924 	bl	800140c <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011c4:	4b4f      	ldr	r3, [pc, #316]	@ (8001304 <HAL_I2C_MspInit+0x18c>)
 80011c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011c8:	4a4e      	ldr	r2, [pc, #312]	@ (8001304 <HAL_I2C_MspInit+0x18c>)
 80011ca:	f043 0301 	orr.w	r3, r3, #1
 80011ce:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011d0:	4b4c      	ldr	r3, [pc, #304]	@ (8001304 <HAL_I2C_MspInit+0x18c>)
 80011d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011d4:	f003 0301 	and.w	r3, r3, #1
 80011d8:	61fb      	str	r3, [r7, #28]
 80011da:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011dc:	4b49      	ldr	r3, [pc, #292]	@ (8001304 <HAL_I2C_MspInit+0x18c>)
 80011de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011e0:	4a48      	ldr	r2, [pc, #288]	@ (8001304 <HAL_I2C_MspInit+0x18c>)
 80011e2:	f043 0302 	orr.w	r3, r3, #2
 80011e6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011e8:	4b46      	ldr	r3, [pc, #280]	@ (8001304 <HAL_I2C_MspInit+0x18c>)
 80011ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011ec:	f003 0302 	and.w	r3, r3, #2
 80011f0:	61bb      	str	r3, [r7, #24]
 80011f2:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80011f4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80011f8:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80011fa:	2312      	movs	r3, #18
 80011fc:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011fe:	2300      	movs	r3, #0
 8001200:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001202:	2300      	movs	r3, #0
 8001204:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001208:	2304      	movs	r3, #4
 800120a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800120e:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001212:	4619      	mov	r1, r3
 8001214:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001218:	f004 fd76 	bl	8005d08 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800121c:	2380      	movs	r3, #128	@ 0x80
 800121e:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001220:	2312      	movs	r3, #18
 8001222:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001224:	2300      	movs	r3, #0
 8001226:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001228:	2300      	movs	r3, #0
 800122a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800122e:	2304      	movs	r3, #4
 8001230:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001234:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001238:	4619      	mov	r1, r3
 800123a:	4833      	ldr	r0, [pc, #204]	@ (8001308 <HAL_I2C_MspInit+0x190>)
 800123c:	f004 fd64 	bl	8005d08 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001240:	4b30      	ldr	r3, [pc, #192]	@ (8001304 <HAL_I2C_MspInit+0x18c>)
 8001242:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001244:	4a2f      	ldr	r2, [pc, #188]	@ (8001304 <HAL_I2C_MspInit+0x18c>)
 8001246:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800124a:	6593      	str	r3, [r2, #88]	@ 0x58
 800124c:	4b2d      	ldr	r3, [pc, #180]	@ (8001304 <HAL_I2C_MspInit+0x18c>)
 800124e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001250:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001254:	617b      	str	r3, [r7, #20]
 8001256:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(I2C4_ER_IRQn);
  /* USER CODE BEGIN I2C4_MspInit 1 */

  /* USER CODE END I2C4_MspInit 1 */
  }
}
 8001258:	e04d      	b.n	80012f6 <HAL_I2C_MspInit+0x17e>
  else if(i2cHandle->Instance==I2C4)
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	4a2b      	ldr	r2, [pc, #172]	@ (800130c <HAL_I2C_MspInit+0x194>)
 8001260:	4293      	cmp	r3, r2
 8001262:	d148      	bne.n	80012f6 <HAL_I2C_MspInit+0x17e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 8001264:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001268:	623b      	str	r3, [r7, #32]
    PeriphClkInit.I2c4ClockSelection = RCC_I2C4CLKSOURCE_PCLK1;
 800126a:	2300      	movs	r3, #0
 800126c:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800126e:	f107 0320 	add.w	r3, r7, #32
 8001272:	4618      	mov	r0, r3
 8001274:	f007 fcf2 	bl	8008c5c <HAL_RCCEx_PeriphCLKConfig>
 8001278:	4603      	mov	r3, r0
 800127a:	2b00      	cmp	r3, #0
 800127c:	d001      	beq.n	8001282 <HAL_I2C_MspInit+0x10a>
      Error_Handler();
 800127e:	f000 f8c5 	bl	800140c <Error_Handler>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001282:	4b20      	ldr	r3, [pc, #128]	@ (8001304 <HAL_I2C_MspInit+0x18c>)
 8001284:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001286:	4a1f      	ldr	r2, [pc, #124]	@ (8001304 <HAL_I2C_MspInit+0x18c>)
 8001288:	f043 0304 	orr.w	r3, r3, #4
 800128c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800128e:	4b1d      	ldr	r3, [pc, #116]	@ (8001304 <HAL_I2C_MspInit+0x18c>)
 8001290:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001292:	f003 0304 	and.w	r3, r3, #4
 8001296:	613b      	str	r3, [r7, #16]
 8001298:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800129a:	23c0      	movs	r3, #192	@ 0xc0
 800129c:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800129e:	2312      	movs	r3, #18
 80012a0:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a2:	2300      	movs	r3, #0
 80012a4:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012a6:	2303      	movs	r3, #3
 80012a8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF8_I2C4;
 80012ac:	2308      	movs	r3, #8
 80012ae:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012b2:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80012b6:	4619      	mov	r1, r3
 80012b8:	4815      	ldr	r0, [pc, #84]	@ (8001310 <HAL_I2C_MspInit+0x198>)
 80012ba:	f004 fd25 	bl	8005d08 <HAL_GPIO_Init>
    __HAL_RCC_I2C4_CLK_ENABLE();
 80012be:	4b11      	ldr	r3, [pc, #68]	@ (8001304 <HAL_I2C_MspInit+0x18c>)
 80012c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80012c2:	4a10      	ldr	r2, [pc, #64]	@ (8001304 <HAL_I2C_MspInit+0x18c>)
 80012c4:	f043 0302 	orr.w	r3, r3, #2
 80012c8:	65d3      	str	r3, [r2, #92]	@ 0x5c
 80012ca:	4b0e      	ldr	r3, [pc, #56]	@ (8001304 <HAL_I2C_MspInit+0x18c>)
 80012cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80012ce:	f003 0302 	and.w	r3, r3, #2
 80012d2:	60fb      	str	r3, [r7, #12]
 80012d4:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(I2C4_EV_IRQn, 0, 0);
 80012d6:	2200      	movs	r2, #0
 80012d8:	2100      	movs	r1, #0
 80012da:	2052      	movs	r0, #82	@ 0x52
 80012dc:	f003 fcca 	bl	8004c74 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C4_EV_IRQn);
 80012e0:	2052      	movs	r0, #82	@ 0x52
 80012e2:	f003 fce1 	bl	8004ca8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C4_ER_IRQn, 0, 0);
 80012e6:	2200      	movs	r2, #0
 80012e8:	2100      	movs	r1, #0
 80012ea:	2053      	movs	r0, #83	@ 0x53
 80012ec:	f003 fcc2 	bl	8004c74 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C4_ER_IRQn);
 80012f0:	2053      	movs	r0, #83	@ 0x53
 80012f2:	f003 fcd9 	bl	8004ca8 <HAL_NVIC_EnableIRQ>
}
 80012f6:	bf00      	nop
 80012f8:	3788      	adds	r7, #136	@ 0x88
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}
 80012fe:	bf00      	nop
 8001300:	40005400 	.word	0x40005400
 8001304:	40021000 	.word	0x40021000
 8001308:	48000400 	.word	0x48000400
 800130c:	40008400 	.word	0x40008400
 8001310:	48000800 	.word	0x48000800

08001314 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001318:	f001 fd81 	bl	8002e1e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800131c:	f000 f81a 	bl	8001354 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001320:	f7ff fdb2 	bl	8000e88 <MX_GPIO_Init>
  MX_DMA_Init();
 8001324:	f7ff fccc 	bl	8000cc0 <MX_DMA_Init>
  MX_FDCAN1_Init();
 8001328:	f7ff fcfc 	bl	8000d24 <MX_FDCAN1_Init>
  MX_TIM2_Init();
 800132c:	f000 fa60 	bl	80017f0 <MX_TIM2_Init>
  MX_CRC_Init();
 8001330:	f7ff fc84 	bl	8000c3c <MX_CRC_Init>
  MX_ADC4_Init();
 8001334:	f7ff faac 	bl	8000890 <MX_ADC4_Init>
  MX_SPI4_Init();
 8001338:	f000 f86e 	bl	8001418 <MX_SPI4_Init>
  MX_ADC1_Init();
 800133c:	f7ff fa30 	bl	80007a0 <MX_ADC1_Init>
  MX_I2C1_Init();
 8001340:	f7ff fe9a 	bl	8001078 <MX_I2C1_Init>
  MX_I2C4_Init();
 8001344:	f7ff fed8 	bl	80010f8 <MX_I2C4_Init>
  MX_LPUART1_UART_Init();
 8001348:	f000 fb10 	bl	800196c <MX_LPUART1_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  MX_ThreadX_Init();
 800134c:	f7ff fc6f 	bl	8000c2e <MX_ThreadX_Init>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001350:	bf00      	nop
 8001352:	e7fd      	b.n	8001350 <main+0x3c>

08001354 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b094      	sub	sp, #80	@ 0x50
 8001358:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800135a:	f107 0318 	add.w	r3, r7, #24
 800135e:	2238      	movs	r2, #56	@ 0x38
 8001360:	2100      	movs	r1, #0
 8001362:	4618      	mov	r0, r3
 8001364:	f00c f83e 	bl	800d3e4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001368:	1d3b      	adds	r3, r7, #4
 800136a:	2200      	movs	r2, #0
 800136c:	601a      	str	r2, [r3, #0]
 800136e:	605a      	str	r2, [r3, #4]
 8001370:	609a      	str	r2, [r3, #8]
 8001372:	60da      	str	r2, [r3, #12]
 8001374:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001376:	2000      	movs	r0, #0
 8001378:	f006 fe5c 	bl	8008034 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800137c:	2301      	movs	r3, #1
 800137e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001380:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001384:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001386:	2302      	movs	r3, #2
 8001388:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800138a:	2303      	movs	r3, #3
 800138c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 800138e:	2306      	movs	r3, #6
 8001390:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 80;
 8001392:	2350      	movs	r3, #80	@ 0x50
 8001394:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001396:	2302      	movs	r3, #2
 8001398:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 800139a:	2304      	movs	r3, #4
 800139c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800139e:	2302      	movs	r3, #2
 80013a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013a2:	f107 0318 	add.w	r3, r7, #24
 80013a6:	4618      	mov	r0, r3
 80013a8:	f006 fef8 	bl	800819c <HAL_RCC_OscConfig>
 80013ac:	4603      	mov	r3, r0
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d001      	beq.n	80013b6 <SystemClock_Config+0x62>
  {
    Error_Handler();
 80013b2:	f000 f82b 	bl	800140c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013b6:	230f      	movs	r3, #15
 80013b8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013ba:	2303      	movs	r3, #3
 80013bc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013be:	2300      	movs	r3, #0
 80013c0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80013c2:	2300      	movs	r3, #0
 80013c4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013c6:	2300      	movs	r3, #0
 80013c8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80013ca:	1d3b      	adds	r3, r7, #4
 80013cc:	2104      	movs	r1, #4
 80013ce:	4618      	mov	r0, r3
 80013d0:	f007 f9f6 	bl	80087c0 <HAL_RCC_ClockConfig>
 80013d4:	4603      	mov	r3, r0
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d001      	beq.n	80013de <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80013da:	f000 f817 	bl	800140c <Error_Handler>
  }
}
 80013de:	bf00      	nop
 80013e0:	3750      	adds	r7, #80	@ 0x50
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bd80      	pop	{r7, pc}
	...

080013e8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b082      	sub	sp, #8
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	4a04      	ldr	r2, [pc, #16]	@ (8001408 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80013f6:	4293      	cmp	r3, r2
 80013f8:	d101      	bne.n	80013fe <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80013fa:	f001 fd29 	bl	8002e50 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80013fe:	bf00      	nop
 8001400:	3708      	adds	r7, #8
 8001402:	46bd      	mov	sp, r7
 8001404:	bd80      	pop	{r7, pc}
 8001406:	bf00      	nop
 8001408:	40001000 	.word	0x40001000

0800140c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800140c:	b480      	push	{r7}
 800140e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001410:	b672      	cpsid	i
}
 8001412:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001414:	bf00      	nop
 8001416:	e7fd      	b.n	8001414 <Error_Handler+0x8>

08001418 <MX_SPI4_Init>:
SPI_HandleTypeDef hspi4;
DMA_HandleTypeDef hdma_spi4_rx;

/* SPI4 init function */
void MX_SPI4_Init(void)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 800141c:	4b1b      	ldr	r3, [pc, #108]	@ (800148c <MX_SPI4_Init+0x74>)
 800141e:	4a1c      	ldr	r2, [pc, #112]	@ (8001490 <MX_SPI4_Init+0x78>)
 8001420:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8001422:	4b1a      	ldr	r3, [pc, #104]	@ (800148c <MX_SPI4_Init+0x74>)
 8001424:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001428:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 800142a:	4b18      	ldr	r3, [pc, #96]	@ (800148c <MX_SPI4_Init+0x74>)
 800142c:	2200      	movs	r2, #0
 800142e:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8001430:	4b16      	ldr	r3, [pc, #88]	@ (800148c <MX_SPI4_Init+0x74>)
 8001432:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001436:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001438:	4b14      	ldr	r3, [pc, #80]	@ (800148c <MX_SPI4_Init+0x74>)
 800143a:	2200      	movs	r2, #0
 800143c:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_2EDGE;
 800143e:	4b13      	ldr	r3, [pc, #76]	@ (800148c <MX_SPI4_Init+0x74>)
 8001440:	2201      	movs	r2, #1
 8001442:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8001444:	4b11      	ldr	r3, [pc, #68]	@ (800148c <MX_SPI4_Init+0x74>)
 8001446:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800144a:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800144c:	4b0f      	ldr	r3, [pc, #60]	@ (800148c <MX_SPI4_Init+0x74>)
 800144e:	2220      	movs	r2, #32
 8001450:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001452:	4b0e      	ldr	r3, [pc, #56]	@ (800148c <MX_SPI4_Init+0x74>)
 8001454:	2200      	movs	r2, #0
 8001456:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8001458:	4b0c      	ldr	r3, [pc, #48]	@ (800148c <MX_SPI4_Init+0x74>)
 800145a:	2200      	movs	r2, #0
 800145c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800145e:	4b0b      	ldr	r3, [pc, #44]	@ (800148c <MX_SPI4_Init+0x74>)
 8001460:	2200      	movs	r2, #0
 8001462:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 7;
 8001464:	4b09      	ldr	r3, [pc, #36]	@ (800148c <MX_SPI4_Init+0x74>)
 8001466:	2207      	movs	r2, #7
 8001468:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi4.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800146a:	4b08      	ldr	r3, [pc, #32]	@ (800148c <MX_SPI4_Init+0x74>)
 800146c:	2200      	movs	r2, #0
 800146e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001470:	4b06      	ldr	r3, [pc, #24]	@ (800148c <MX_SPI4_Init+0x74>)
 8001472:	2200      	movs	r2, #0
 8001474:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8001476:	4805      	ldr	r0, [pc, #20]	@ (800148c <MX_SPI4_Init+0x74>)
 8001478:	f007 fe3e 	bl	80090f8 <HAL_SPI_Init>
 800147c:	4603      	mov	r3, r0
 800147e:	2b00      	cmp	r3, #0
 8001480:	d001      	beq.n	8001486 <MX_SPI4_Init+0x6e>
  {
    Error_Handler();
 8001482:	f7ff ffc3 	bl	800140c <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8001486:	bf00      	nop
 8001488:	bd80      	pop	{r7, pc}
 800148a:	bf00      	nop
 800148c:	20010310 	.word	0x20010310
 8001490:	40013c00 	.word	0x40013c00

08001494 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b08a      	sub	sp, #40	@ 0x28
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800149c:	f107 0314 	add.w	r3, r7, #20
 80014a0:	2200      	movs	r2, #0
 80014a2:	601a      	str	r2, [r3, #0]
 80014a4:	605a      	str	r2, [r3, #4]
 80014a6:	609a      	str	r2, [r3, #8]
 80014a8:	60da      	str	r2, [r3, #12]
 80014aa:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI4)
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	4a30      	ldr	r2, [pc, #192]	@ (8001574 <HAL_SPI_MspInit+0xe0>)
 80014b2:	4293      	cmp	r3, r2
 80014b4:	d159      	bne.n	800156a <HAL_SPI_MspInit+0xd6>
  {
  /* USER CODE BEGIN SPI4_MspInit 0 */

  /* USER CODE END SPI4_MspInit 0 */
    /* SPI4 clock enable */
    __HAL_RCC_SPI4_CLK_ENABLE();
 80014b6:	4b30      	ldr	r3, [pc, #192]	@ (8001578 <HAL_SPI_MspInit+0xe4>)
 80014b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014ba:	4a2f      	ldr	r2, [pc, #188]	@ (8001578 <HAL_SPI_MspInit+0xe4>)
 80014bc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80014c0:	6613      	str	r3, [r2, #96]	@ 0x60
 80014c2:	4b2d      	ldr	r3, [pc, #180]	@ (8001578 <HAL_SPI_MspInit+0xe4>)
 80014c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014c6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80014ca:	613b      	str	r3, [r7, #16]
 80014cc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80014ce:	4b2a      	ldr	r3, [pc, #168]	@ (8001578 <HAL_SPI_MspInit+0xe4>)
 80014d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014d2:	4a29      	ldr	r2, [pc, #164]	@ (8001578 <HAL_SPI_MspInit+0xe4>)
 80014d4:	f043 0310 	orr.w	r3, r3, #16
 80014d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014da:	4b27      	ldr	r3, [pc, #156]	@ (8001578 <HAL_SPI_MspInit+0xe4>)
 80014dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014de:	f003 0310 	and.w	r3, r3, #16
 80014e2:	60fb      	str	r3, [r7, #12]
 80014e4:	68fb      	ldr	r3, [r7, #12]
    /**SPI4 GPIO Configuration
    PE12     ------> SPI4_SCK
    PE13     ------> SPI4_MISO
    PE14     ------> SPI4_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 80014e6:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 80014ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014ec:	2302      	movs	r3, #2
 80014ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f0:	2300      	movs	r3, #0
 80014f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014f4:	2300      	movs	r3, #0
 80014f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 80014f8:	2305      	movs	r3, #5
 80014fa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80014fc:	f107 0314 	add.w	r3, r7, #20
 8001500:	4619      	mov	r1, r3
 8001502:	481e      	ldr	r0, [pc, #120]	@ (800157c <HAL_SPI_MspInit+0xe8>)
 8001504:	f004 fc00 	bl	8005d08 <HAL_GPIO_Init>

    /* SPI4 DMA Init */
    /* SPI4_RX Init */
    hdma_spi4_rx.Instance = DMA1_Channel4;
 8001508:	4b1d      	ldr	r3, [pc, #116]	@ (8001580 <HAL_SPI_MspInit+0xec>)
 800150a:	4a1e      	ldr	r2, [pc, #120]	@ (8001584 <HAL_SPI_MspInit+0xf0>)
 800150c:	601a      	str	r2, [r3, #0]
    hdma_spi4_rx.Init.Request = DMA_REQUEST_SPI4_RX;
 800150e:	4b1c      	ldr	r3, [pc, #112]	@ (8001580 <HAL_SPI_MspInit+0xec>)
 8001510:	226a      	movs	r2, #106	@ 0x6a
 8001512:	605a      	str	r2, [r3, #4]
    hdma_spi4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001514:	4b1a      	ldr	r3, [pc, #104]	@ (8001580 <HAL_SPI_MspInit+0xec>)
 8001516:	2200      	movs	r2, #0
 8001518:	609a      	str	r2, [r3, #8]
    hdma_spi4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800151a:	4b19      	ldr	r3, [pc, #100]	@ (8001580 <HAL_SPI_MspInit+0xec>)
 800151c:	2200      	movs	r2, #0
 800151e:	60da      	str	r2, [r3, #12]
    hdma_spi4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001520:	4b17      	ldr	r3, [pc, #92]	@ (8001580 <HAL_SPI_MspInit+0xec>)
 8001522:	2280      	movs	r2, #128	@ 0x80
 8001524:	611a      	str	r2, [r3, #16]
    hdma_spi4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001526:	4b16      	ldr	r3, [pc, #88]	@ (8001580 <HAL_SPI_MspInit+0xec>)
 8001528:	2200      	movs	r2, #0
 800152a:	615a      	str	r2, [r3, #20]
    hdma_spi4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800152c:	4b14      	ldr	r3, [pc, #80]	@ (8001580 <HAL_SPI_MspInit+0xec>)
 800152e:	2200      	movs	r2, #0
 8001530:	619a      	str	r2, [r3, #24]
    hdma_spi4_rx.Init.Mode = DMA_NORMAL;
 8001532:	4b13      	ldr	r3, [pc, #76]	@ (8001580 <HAL_SPI_MspInit+0xec>)
 8001534:	2200      	movs	r2, #0
 8001536:	61da      	str	r2, [r3, #28]
    hdma_spi4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001538:	4b11      	ldr	r3, [pc, #68]	@ (8001580 <HAL_SPI_MspInit+0xec>)
 800153a:	2200      	movs	r2, #0
 800153c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi4_rx) != HAL_OK)
 800153e:	4810      	ldr	r0, [pc, #64]	@ (8001580 <HAL_SPI_MspInit+0xec>)
 8001540:	f003 fcb2 	bl	8004ea8 <HAL_DMA_Init>
 8001544:	4603      	mov	r3, r0
 8001546:	2b00      	cmp	r3, #0
 8001548:	d001      	beq.n	800154e <HAL_SPI_MspInit+0xba>
    {
      Error_Handler();
 800154a:	f7ff ff5f 	bl	800140c <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi4_rx);
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	4a0b      	ldr	r2, [pc, #44]	@ (8001580 <HAL_SPI_MspInit+0xec>)
 8001552:	659a      	str	r2, [r3, #88]	@ 0x58
 8001554:	4a0a      	ldr	r2, [pc, #40]	@ (8001580 <HAL_SPI_MspInit+0xec>)
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI4 interrupt Init */
    HAL_NVIC_SetPriority(SPI4_IRQn, 0, 0);
 800155a:	2200      	movs	r2, #0
 800155c:	2100      	movs	r1, #0
 800155e:	2054      	movs	r0, #84	@ 0x54
 8001560:	f003 fb88 	bl	8004c74 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI4_IRQn);
 8001564:	2054      	movs	r0, #84	@ 0x54
 8001566:	f003 fb9f 	bl	8004ca8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 800156a:	bf00      	nop
 800156c:	3728      	adds	r7, #40	@ 0x28
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}
 8001572:	bf00      	nop
 8001574:	40013c00 	.word	0x40013c00
 8001578:	40021000 	.word	0x40021000
 800157c:	48001000 	.word	0x48001000
 8001580:	20010374 	.word	0x20010374
 8001584:	40020044 	.word	0x40020044

08001588 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b082      	sub	sp, #8
 800158c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800158e:	4b11      	ldr	r3, [pc, #68]	@ (80015d4 <HAL_MspInit+0x4c>)
 8001590:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001592:	4a10      	ldr	r2, [pc, #64]	@ (80015d4 <HAL_MspInit+0x4c>)
 8001594:	f043 0301 	orr.w	r3, r3, #1
 8001598:	6613      	str	r3, [r2, #96]	@ 0x60
 800159a:	4b0e      	ldr	r3, [pc, #56]	@ (80015d4 <HAL_MspInit+0x4c>)
 800159c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800159e:	f003 0301 	and.w	r3, r3, #1
 80015a2:	607b      	str	r3, [r7, #4]
 80015a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015a6:	4b0b      	ldr	r3, [pc, #44]	@ (80015d4 <HAL_MspInit+0x4c>)
 80015a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015aa:	4a0a      	ldr	r2, [pc, #40]	@ (80015d4 <HAL_MspInit+0x4c>)
 80015ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015b0:	6593      	str	r3, [r2, #88]	@ 0x58
 80015b2:	4b08      	ldr	r3, [pc, #32]	@ (80015d4 <HAL_MspInit+0x4c>)
 80015b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015ba:	603b      	str	r3, [r7, #0]
 80015bc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the Internal Voltage Reference buffer
  */
  HAL_SYSCFG_DisableVREFBUF();
 80015be:	f001 fc79 	bl	8002eb4 <HAL_SYSCFG_DisableVREFBUF>

  /** Configure the internal voltage reference buffer high impedance mode
  */
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE);
 80015c2:	2002      	movs	r0, #2
 80015c4:	f001 fc62 	bl	8002e8c <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80015c8:	f006 fdd8 	bl	800817c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015cc:	bf00      	nop
 80015ce:	3708      	adds	r7, #8
 80015d0:	46bd      	mov	sp, r7
 80015d2:	bd80      	pop	{r7, pc}
 80015d4:	40021000 	.word	0x40021000

080015d8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b08c      	sub	sp, #48	@ 0x30
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80015e0:	2300      	movs	r3, #0
 80015e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 80015e4:	2300      	movs	r3, #0
 80015e6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80015e8:	4b2c      	ldr	r3, [pc, #176]	@ (800169c <HAL_InitTick+0xc4>)
 80015ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015ec:	4a2b      	ldr	r2, [pc, #172]	@ (800169c <HAL_InitTick+0xc4>)
 80015ee:	f043 0310 	orr.w	r3, r3, #16
 80015f2:	6593      	str	r3, [r2, #88]	@ 0x58
 80015f4:	4b29      	ldr	r3, [pc, #164]	@ (800169c <HAL_InitTick+0xc4>)
 80015f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015f8:	f003 0310 	and.w	r3, r3, #16
 80015fc:	60bb      	str	r3, [r7, #8]
 80015fe:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001600:	f107 020c 	add.w	r2, r7, #12
 8001604:	f107 0310 	add.w	r3, r7, #16
 8001608:	4611      	mov	r1, r2
 800160a:	4618      	mov	r0, r3
 800160c:	f007 faae 	bl	8008b6c <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001610:	f007 fa80 	bl	8008b14 <HAL_RCC_GetPCLK1Freq>
 8001614:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001616:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001618:	4a21      	ldr	r2, [pc, #132]	@ (80016a0 <HAL_InitTick+0xc8>)
 800161a:	fba2 2303 	umull	r2, r3, r2, r3
 800161e:	0c9b      	lsrs	r3, r3, #18
 8001620:	3b01      	subs	r3, #1
 8001622:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001624:	4b1f      	ldr	r3, [pc, #124]	@ (80016a4 <HAL_InitTick+0xcc>)
 8001626:	4a20      	ldr	r2, [pc, #128]	@ (80016a8 <HAL_InitTick+0xd0>)
 8001628:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800162a:	4b1e      	ldr	r3, [pc, #120]	@ (80016a4 <HAL_InitTick+0xcc>)
 800162c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001630:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001632:	4a1c      	ldr	r2, [pc, #112]	@ (80016a4 <HAL_InitTick+0xcc>)
 8001634:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001636:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001638:	4b1a      	ldr	r3, [pc, #104]	@ (80016a4 <HAL_InitTick+0xcc>)
 800163a:	2200      	movs	r2, #0
 800163c:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800163e:	4b19      	ldr	r3, [pc, #100]	@ (80016a4 <HAL_InitTick+0xcc>)
 8001640:	2200      	movs	r2, #0
 8001642:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 8001644:	4817      	ldr	r0, [pc, #92]	@ (80016a4 <HAL_InitTick+0xcc>)
 8001646:	f007 ff16 	bl	8009476 <HAL_TIM_Base_Init>
 800164a:	4603      	mov	r3, r0
 800164c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001650:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001654:	2b00      	cmp	r3, #0
 8001656:	d11b      	bne.n	8001690 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001658:	4812      	ldr	r0, [pc, #72]	@ (80016a4 <HAL_InitTick+0xcc>)
 800165a:	f007 ff6d 	bl	8009538 <HAL_TIM_Base_Start_IT>
 800165e:	4603      	mov	r3, r0
 8001660:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001664:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001668:	2b00      	cmp	r3, #0
 800166a:	d111      	bne.n	8001690 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800166c:	2036      	movs	r0, #54	@ 0x36
 800166e:	f003 fb1b 	bl	8004ca8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	2b0f      	cmp	r3, #15
 8001676:	d808      	bhi.n	800168a <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001678:	2200      	movs	r2, #0
 800167a:	6879      	ldr	r1, [r7, #4]
 800167c:	2036      	movs	r0, #54	@ 0x36
 800167e:	f003 faf9 	bl	8004c74 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001682:	4a0a      	ldr	r2, [pc, #40]	@ (80016ac <HAL_InitTick+0xd4>)
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	6013      	str	r3, [r2, #0]
 8001688:	e002      	b.n	8001690 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 800168a:	2301      	movs	r3, #1
 800168c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001690:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001694:	4618      	mov	r0, r3
 8001696:	3730      	adds	r7, #48	@ 0x30
 8001698:	46bd      	mov	sp, r7
 800169a:	bd80      	pop	{r7, pc}
 800169c:	40021000 	.word	0x40021000
 80016a0:	431bde83 	.word	0x431bde83
 80016a4:	200103d4 	.word	0x200103d4
 80016a8:	40001000 	.word	0x40001000
 80016ac:	2000004c 	.word	0x2000004c

080016b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016b0:	b480      	push	{r7}
 80016b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80016b4:	bf00      	nop
 80016b6:	e7fd      	b.n	80016b4 <NMI_Handler+0x4>

080016b8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016b8:	b480      	push	{r7}
 80016ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016bc:	bf00      	nop
 80016be:	e7fd      	b.n	80016bc <HardFault_Handler+0x4>

080016c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016c0:	b480      	push	{r7}
 80016c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016c4:	bf00      	nop
 80016c6:	e7fd      	b.n	80016c4 <MemManage_Handler+0x4>

080016c8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016c8:	b480      	push	{r7}
 80016ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016cc:	bf00      	nop
 80016ce:	e7fd      	b.n	80016cc <BusFault_Handler+0x4>

080016d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016d0:	b480      	push	{r7}
 80016d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016d4:	bf00      	nop
 80016d6:	e7fd      	b.n	80016d4 <UsageFault_Handler+0x4>

080016d8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016d8:	b480      	push	{r7}
 80016da:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016dc:	bf00      	nop
 80016de:	46bd      	mov	sp, r7
 80016e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e4:	4770      	bx	lr

080016e6 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80016e6:	b580      	push	{r7, lr}
 80016e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DRDY1_Pin);
 80016ea:	2001      	movs	r0, #1
 80016ec:	f004 fcc0 	bl	8006070 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80016f0:	bf00      	nop
 80016f2:	bd80      	pop	{r7, pc}

080016f4 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc4);
 80016f8:	4802      	ldr	r0, [pc, #8]	@ (8001704 <DMA1_Channel3_IRQHandler+0x10>)
 80016fa:	f003 fd5f 	bl	80051bc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80016fe:	bf00      	nop
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	20010180 	.word	0x20010180

08001708 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi4_rx);
 800170c:	4802      	ldr	r0, [pc, #8]	@ (8001718 <DMA1_Channel4_IRQHandler+0x10>)
 800170e:	f003 fd55 	bl	80051bc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8001712:	bf00      	nop
 8001714:	bd80      	pop	{r7, pc}
 8001716:	bf00      	nop
 8001718:	20010374 	.word	0x20010374

0800171c <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8001720:	4802      	ldr	r0, [pc, #8]	@ (800172c <FDCAN1_IT0_IRQHandler+0x10>)
 8001722:	f004 f86f 	bl	8005804 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8001726:	bf00      	nop
 8001728:	bd80      	pop	{r7, pc}
 800172a:	bf00      	nop
 800172c:	20010204 	.word	0x20010204

08001730 <FDCAN1_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 1.
  */
void FDCAN1_IT1_IRQHandler(void)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 0 */

  /* USER CODE END FDCAN1_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8001734:	4802      	ldr	r0, [pc, #8]	@ (8001740 <FDCAN1_IT1_IRQHandler+0x10>)
 8001736:	f004 f865 	bl	8005804 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 1 */

  /* USER CODE END FDCAN1_IT1_IRQn 1 */
}
 800173a:	bf00      	nop
 800173c:	bd80      	pop	{r7, pc}
 800173e:	bf00      	nop
 8001740:	20010204 	.word	0x20010204

08001744 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DRDY2_Pin);
 8001748:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800174c:	f004 fc90 	bl	8006070 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001750:	bf00      	nop
 8001752:	bd80      	pop	{r7, pc}

08001754 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001758:	4802      	ldr	r0, [pc, #8]	@ (8001764 <TIM2_IRQHandler+0x10>)
 800175a:	f008 f90d 	bl	8009978 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800175e:	bf00      	nop
 8001760:	bd80      	pop	{r7, pc}
 8001762:	bf00      	nop
 8001764:	20010420 	.word	0x20010420

08001768 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800176c:	4802      	ldr	r0, [pc, #8]	@ (8001778 <TIM6_DAC_IRQHandler+0x10>)
 800176e:	f008 f903 	bl	8009978 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001772:	bf00      	nop
 8001774:	bd80      	pop	{r7, pc}
 8001776:	bf00      	nop
 8001778:	200103d4 	.word	0x200103d4

0800177c <ADC4_IRQHandler>:

/**
  * @brief This function handles ADC4 global interrupt.
  */
void ADC4_IRQHandler(void)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC4_IRQn 0 */

  /* USER CODE END ADC4_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc4);
 8001780:	4802      	ldr	r0, [pc, #8]	@ (800178c <ADC4_IRQHandler+0x10>)
 8001782:	f002 f877 	bl	8003874 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC4_IRQn 1 */

  /* USER CODE END ADC4_IRQn 1 */
}
 8001786:	bf00      	nop
 8001788:	bd80      	pop	{r7, pc}
 800178a:	bf00      	nop
 800178c:	20010114 	.word	0x20010114

08001790 <I2C4_EV_IRQHandler>:

/**
  * @brief This function handles I2C4 event interrupt / I2C4 wake-up interrupt through EXTI line 42.
  */
void I2C4_EV_IRQHandler(void)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C4_EV_IRQn 0 */

  /* USER CODE END I2C4_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c4);
 8001794:	4802      	ldr	r0, [pc, #8]	@ (80017a0 <I2C4_EV_IRQHandler+0x10>)
 8001796:	f004 fec7 	bl	8006528 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C4_EV_IRQn 1 */

  /* USER CODE END I2C4_EV_IRQn 1 */
}
 800179a:	bf00      	nop
 800179c:	bd80      	pop	{r7, pc}
 800179e:	bf00      	nop
 80017a0:	200102bc 	.word	0x200102bc

080017a4 <I2C4_ER_IRQHandler>:

/**
  * @brief This function handles I2C4 error interrupt.
  */
void I2C4_ER_IRQHandler(void)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C4_ER_IRQn 0 */

  /* USER CODE END I2C4_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c4);
 80017a8:	4802      	ldr	r0, [pc, #8]	@ (80017b4 <I2C4_ER_IRQHandler+0x10>)
 80017aa:	f004 fed7 	bl	800655c <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C4_ER_IRQn 1 */

  /* USER CODE END I2C4_ER_IRQn 1 */
}
 80017ae:	bf00      	nop
 80017b0:	bd80      	pop	{r7, pc}
 80017b2:	bf00      	nop
 80017b4:	200102bc 	.word	0x200102bc

080017b8 <SPI4_IRQHandler>:

/**
  * @brief This function handles SPI4 global interrupt.
  */
void SPI4_IRQHandler(void)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI4_IRQn 0 */

  /* USER CODE END SPI4_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi4);
 80017bc:	4802      	ldr	r0, [pc, #8]	@ (80017c8 <SPI4_IRQHandler+0x10>)
 80017be:	f007 fd47 	bl	8009250 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI4_IRQn 1 */

  /* USER CODE END SPI4_IRQn 1 */
}
 80017c2:	bf00      	nop
 80017c4:	bd80      	pop	{r7, pc}
 80017c6:	bf00      	nop
 80017c8:	20010310 	.word	0x20010310

080017cc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80017cc:	b480      	push	{r7}
 80017ce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80017d0:	4b06      	ldr	r3, [pc, #24]	@ (80017ec <SystemInit+0x20>)
 80017d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80017d6:	4a05      	ldr	r2, [pc, #20]	@ (80017ec <SystemInit+0x20>)
 80017d8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80017dc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80017e0:	bf00      	nop
 80017e2:	46bd      	mov	sp, r7
 80017e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e8:	4770      	bx	lr
 80017ea:	bf00      	nop
 80017ec:	e000ed00 	.word	0xe000ed00

080017f0 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b088      	sub	sp, #32
 80017f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017f6:	f107 0314 	add.w	r3, r7, #20
 80017fa:	2200      	movs	r2, #0
 80017fc:	601a      	str	r2, [r3, #0]
 80017fe:	605a      	str	r2, [r3, #4]
 8001800:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001802:	1d3b      	adds	r3, r7, #4
 8001804:	2200      	movs	r2, #0
 8001806:	601a      	str	r2, [r3, #0]
 8001808:	605a      	str	r2, [r3, #4]
 800180a:	609a      	str	r2, [r3, #8]
 800180c:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800180e:	4b31      	ldr	r3, [pc, #196]	@ (80018d4 <MX_TIM2_Init+0xe4>)
 8001810:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001814:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001816:	4b2f      	ldr	r3, [pc, #188]	@ (80018d4 <MX_TIM2_Init+0xe4>)
 8001818:	2200      	movs	r2, #0
 800181a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800181c:	4b2d      	ldr	r3, [pc, #180]	@ (80018d4 <MX_TIM2_Init+0xe4>)
 800181e:	2200      	movs	r2, #0
 8001820:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001822:	4b2c      	ldr	r3, [pc, #176]	@ (80018d4 <MX_TIM2_Init+0xe4>)
 8001824:	f04f 32ff 	mov.w	r2, #4294967295
 8001828:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800182a:	4b2a      	ldr	r3, [pc, #168]	@ (80018d4 <MX_TIM2_Init+0xe4>)
 800182c:	2200      	movs	r2, #0
 800182e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001830:	4b28      	ldr	r3, [pc, #160]	@ (80018d4 <MX_TIM2_Init+0xe4>)
 8001832:	2200      	movs	r2, #0
 8001834:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8001836:	4827      	ldr	r0, [pc, #156]	@ (80018d4 <MX_TIM2_Init+0xe4>)
 8001838:	f007 fef6 	bl	8009628 <HAL_TIM_IC_Init>
 800183c:	4603      	mov	r3, r0
 800183e:	2b00      	cmp	r3, #0
 8001840:	d001      	beq.n	8001846 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001842:	f7ff fde3 	bl	800140c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001846:	2300      	movs	r3, #0
 8001848:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800184a:	2300      	movs	r3, #0
 800184c:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800184e:	f107 0314 	add.w	r3, r7, #20
 8001852:	4619      	mov	r1, r3
 8001854:	481f      	ldr	r0, [pc, #124]	@ (80018d4 <MX_TIM2_Init+0xe4>)
 8001856:	f008 fce1 	bl	800a21c <HAL_TIMEx_MasterConfigSynchronization>
 800185a:	4603      	mov	r3, r0
 800185c:	2b00      	cmp	r3, #0
 800185e:	d001      	beq.n	8001864 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8001860:	f7ff fdd4 	bl	800140c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001864:	2300      	movs	r3, #0
 8001866:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001868:	2301      	movs	r3, #1
 800186a:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800186c:	2300      	movs	r3, #0
 800186e:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8001870:	2300      	movs	r3, #0
 8001872:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001874:	1d3b      	adds	r3, r7, #4
 8001876:	2200      	movs	r2, #0
 8001878:	4619      	mov	r1, r3
 800187a:	4816      	ldr	r0, [pc, #88]	@ (80018d4 <MX_TIM2_Init+0xe4>)
 800187c:	f008 f9cb 	bl	8009c16 <HAL_TIM_IC_ConfigChannel>
 8001880:	4603      	mov	r3, r0
 8001882:	2b00      	cmp	r3, #0
 8001884:	d001      	beq.n	800188a <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001886:	f7ff fdc1 	bl	800140c <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 800188a:	1d3b      	adds	r3, r7, #4
 800188c:	2204      	movs	r2, #4
 800188e:	4619      	mov	r1, r3
 8001890:	4810      	ldr	r0, [pc, #64]	@ (80018d4 <MX_TIM2_Init+0xe4>)
 8001892:	f008 f9c0 	bl	8009c16 <HAL_TIM_IC_ConfigChannel>
 8001896:	4603      	mov	r3, r0
 8001898:	2b00      	cmp	r3, #0
 800189a:	d001      	beq.n	80018a0 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 800189c:	f7ff fdb6 	bl	800140c <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 80018a0:	1d3b      	adds	r3, r7, #4
 80018a2:	2208      	movs	r2, #8
 80018a4:	4619      	mov	r1, r3
 80018a6:	480b      	ldr	r0, [pc, #44]	@ (80018d4 <MX_TIM2_Init+0xe4>)
 80018a8:	f008 f9b5 	bl	8009c16 <HAL_TIM_IC_ConfigChannel>
 80018ac:	4603      	mov	r3, r0
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d001      	beq.n	80018b6 <MX_TIM2_Init+0xc6>
  {
    Error_Handler();
 80018b2:	f7ff fdab 	bl	800140c <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 80018b6:	1d3b      	adds	r3, r7, #4
 80018b8:	220c      	movs	r2, #12
 80018ba:	4619      	mov	r1, r3
 80018bc:	4805      	ldr	r0, [pc, #20]	@ (80018d4 <MX_TIM2_Init+0xe4>)
 80018be:	f008 f9aa 	bl	8009c16 <HAL_TIM_IC_ConfigChannel>
 80018c2:	4603      	mov	r3, r0
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d001      	beq.n	80018cc <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 80018c8:	f7ff fda0 	bl	800140c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80018cc:	bf00      	nop
 80018ce:	3720      	adds	r7, #32
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bd80      	pop	{r7, pc}
 80018d4:	20010420 	.word	0x20010420

080018d8 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b08a      	sub	sp, #40	@ 0x28
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018e0:	f107 0314 	add.w	r3, r7, #20
 80018e4:	2200      	movs	r2, #0
 80018e6:	601a      	str	r2, [r3, #0]
 80018e8:	605a      	str	r2, [r3, #4]
 80018ea:	609a      	str	r2, [r3, #8]
 80018ec:	60da      	str	r2, [r3, #12]
 80018ee:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM2)
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80018f8:	d12f      	bne.n	800195a <HAL_TIM_IC_MspInit+0x82>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80018fa:	4b1a      	ldr	r3, [pc, #104]	@ (8001964 <HAL_TIM_IC_MspInit+0x8c>)
 80018fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018fe:	4a19      	ldr	r2, [pc, #100]	@ (8001964 <HAL_TIM_IC_MspInit+0x8c>)
 8001900:	f043 0301 	orr.w	r3, r3, #1
 8001904:	6593      	str	r3, [r2, #88]	@ 0x58
 8001906:	4b17      	ldr	r3, [pc, #92]	@ (8001964 <HAL_TIM_IC_MspInit+0x8c>)
 8001908:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800190a:	f003 0301 	and.w	r3, r3, #1
 800190e:	613b      	str	r3, [r7, #16]
 8001910:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001912:	4b14      	ldr	r3, [pc, #80]	@ (8001964 <HAL_TIM_IC_MspInit+0x8c>)
 8001914:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001916:	4a13      	ldr	r2, [pc, #76]	@ (8001964 <HAL_TIM_IC_MspInit+0x8c>)
 8001918:	f043 0308 	orr.w	r3, r3, #8
 800191c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800191e:	4b11      	ldr	r3, [pc, #68]	@ (8001964 <HAL_TIM_IC_MspInit+0x8c>)
 8001920:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001922:	f003 0308 	and.w	r3, r3, #8
 8001926:	60fb      	str	r3, [r7, #12]
 8001928:	68fb      	ldr	r3, [r7, #12]
    PD3     ------> TIM2_CH1
    PD4     ------> TIM2_CH2
    PD6     ------> TIM2_CH4
    PD7     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = FREQUENCY_3_Pin|FREQUENCY_2_Pin|FREQUENCY_1_Pin|FREQUENCY_4_Pin;
 800192a:	23d8      	movs	r3, #216	@ 0xd8
 800192c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800192e:	2302      	movs	r3, #2
 8001930:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001932:	2302      	movs	r3, #2
 8001934:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001936:	2300      	movs	r3, #0
 8001938:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 800193a:	2302      	movs	r3, #2
 800193c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800193e:	f107 0314 	add.w	r3, r7, #20
 8001942:	4619      	mov	r1, r3
 8001944:	4808      	ldr	r0, [pc, #32]	@ (8001968 <HAL_TIM_IC_MspInit+0x90>)
 8001946:	f004 f9df 	bl	8005d08 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800194a:	2200      	movs	r2, #0
 800194c:	2100      	movs	r1, #0
 800194e:	201c      	movs	r0, #28
 8001950:	f003 f990 	bl	8004c74 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001954:	201c      	movs	r0, #28
 8001956:	f003 f9a7 	bl	8004ca8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800195a:	bf00      	nop
 800195c:	3728      	adds	r7, #40	@ 0x28
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}
 8001962:	bf00      	nop
 8001964:	40021000 	.word	0x40021000
 8001968:	48000c00 	.word	0x48000c00

0800196c <MX_LPUART1_UART_Init>:
UART_HandleTypeDef hlpuart1;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001970:	4b20      	ldr	r3, [pc, #128]	@ (80019f4 <MX_LPUART1_UART_Init+0x88>)
 8001972:	4a21      	ldr	r2, [pc, #132]	@ (80019f8 <MX_LPUART1_UART_Init+0x8c>)
 8001974:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 209700;
 8001976:	4b1f      	ldr	r3, [pc, #124]	@ (80019f4 <MX_LPUART1_UART_Init+0x88>)
 8001978:	4a20      	ldr	r2, [pc, #128]	@ (80019fc <MX_LPUART1_UART_Init+0x90>)
 800197a:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800197c:	4b1d      	ldr	r3, [pc, #116]	@ (80019f4 <MX_LPUART1_UART_Init+0x88>)
 800197e:	2200      	movs	r2, #0
 8001980:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001982:	4b1c      	ldr	r3, [pc, #112]	@ (80019f4 <MX_LPUART1_UART_Init+0x88>)
 8001984:	2200      	movs	r2, #0
 8001986:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8001988:	4b1a      	ldr	r3, [pc, #104]	@ (80019f4 <MX_LPUART1_UART_Init+0x88>)
 800198a:	2200      	movs	r2, #0
 800198c:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800198e:	4b19      	ldr	r3, [pc, #100]	@ (80019f4 <MX_LPUART1_UART_Init+0x88>)
 8001990:	220c      	movs	r2, #12
 8001992:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001994:	4b17      	ldr	r3, [pc, #92]	@ (80019f4 <MX_LPUART1_UART_Init+0x88>)
 8001996:	2200      	movs	r2, #0
 8001998:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800199a:	4b16      	ldr	r3, [pc, #88]	@ (80019f4 <MX_LPUART1_UART_Init+0x88>)
 800199c:	2200      	movs	r2, #0
 800199e:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80019a0:	4b14      	ldr	r3, [pc, #80]	@ (80019f4 <MX_LPUART1_UART_Init+0x88>)
 80019a2:	2200      	movs	r2, #0
 80019a4:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80019a6:	4b13      	ldr	r3, [pc, #76]	@ (80019f4 <MX_LPUART1_UART_Init+0x88>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80019ac:	4811      	ldr	r0, [pc, #68]	@ (80019f4 <MX_LPUART1_UART_Init+0x88>)
 80019ae:	f008 fd11 	bl	800a3d4 <HAL_UART_Init>
 80019b2:	4603      	mov	r3, r0
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d001      	beq.n	80019bc <MX_LPUART1_UART_Init+0x50>
  {
    Error_Handler();
 80019b8:	f7ff fd28 	bl	800140c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80019bc:	2100      	movs	r1, #0
 80019be:	480d      	ldr	r0, [pc, #52]	@ (80019f4 <MX_LPUART1_UART_Init+0x88>)
 80019c0:	f009 faac 	bl	800af1c <HAL_UARTEx_SetTxFifoThreshold>
 80019c4:	4603      	mov	r3, r0
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d001      	beq.n	80019ce <MX_LPUART1_UART_Init+0x62>
  {
    Error_Handler();
 80019ca:	f7ff fd1f 	bl	800140c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80019ce:	2100      	movs	r1, #0
 80019d0:	4808      	ldr	r0, [pc, #32]	@ (80019f4 <MX_LPUART1_UART_Init+0x88>)
 80019d2:	f009 fae1 	bl	800af98 <HAL_UARTEx_SetRxFifoThreshold>
 80019d6:	4603      	mov	r3, r0
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d001      	beq.n	80019e0 <MX_LPUART1_UART_Init+0x74>
  {
    Error_Handler();
 80019dc:	f7ff fd16 	bl	800140c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80019e0:	4804      	ldr	r0, [pc, #16]	@ (80019f4 <MX_LPUART1_UART_Init+0x88>)
 80019e2:	f009 fa62 	bl	800aeaa <HAL_UARTEx_DisableFifoMode>
 80019e6:	4603      	mov	r3, r0
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d001      	beq.n	80019f0 <MX_LPUART1_UART_Init+0x84>
  {
    Error_Handler();
 80019ec:	f7ff fd0e 	bl	800140c <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80019f0:	bf00      	nop
 80019f2:	bd80      	pop	{r7, pc}
 80019f4:	2001046c 	.word	0x2001046c
 80019f8:	40008000 	.word	0x40008000
 80019fc:	00033324 	.word	0x00033324

08001a00 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b09e      	sub	sp, #120	@ 0x78
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a08:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	601a      	str	r2, [r3, #0]
 8001a10:	605a      	str	r2, [r3, #4]
 8001a12:	609a      	str	r2, [r3, #8]
 8001a14:	60da      	str	r2, [r3, #12]
 8001a16:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a18:	f107 0310 	add.w	r3, r7, #16
 8001a1c:	2254      	movs	r2, #84	@ 0x54
 8001a1e:	2100      	movs	r1, #0
 8001a20:	4618      	mov	r0, r3
 8001a22:	f00b fcdf 	bl	800d3e4 <memset>
  if(uartHandle->Instance==LPUART1)
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	4a1e      	ldr	r2, [pc, #120]	@ (8001aa4 <HAL_UART_MspInit+0xa4>)
 8001a2c:	4293      	cmp	r3, r2
 8001a2e:	d135      	bne.n	8001a9c <HAL_UART_MspInit+0x9c>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001a30:	2320      	movs	r3, #32
 8001a32:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001a34:	2300      	movs	r3, #0
 8001a36:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a38:	f107 0310 	add.w	r3, r7, #16
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	f007 f90d 	bl	8008c5c <HAL_RCCEx_PeriphCLKConfig>
 8001a42:	4603      	mov	r3, r0
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d001      	beq.n	8001a4c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001a48:	f7ff fce0 	bl	800140c <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001a4c:	4b16      	ldr	r3, [pc, #88]	@ (8001aa8 <HAL_UART_MspInit+0xa8>)
 8001a4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a50:	4a15      	ldr	r2, [pc, #84]	@ (8001aa8 <HAL_UART_MspInit+0xa8>)
 8001a52:	f043 0301 	orr.w	r3, r3, #1
 8001a56:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8001a58:	4b13      	ldr	r3, [pc, #76]	@ (8001aa8 <HAL_UART_MspInit+0xa8>)
 8001a5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a5c:	f003 0301 	and.w	r3, r3, #1
 8001a60:	60fb      	str	r3, [r7, #12]
 8001a62:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a64:	4b10      	ldr	r3, [pc, #64]	@ (8001aa8 <HAL_UART_MspInit+0xa8>)
 8001a66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a68:	4a0f      	ldr	r2, [pc, #60]	@ (8001aa8 <HAL_UART_MspInit+0xa8>)
 8001a6a:	f043 0304 	orr.w	r3, r3, #4
 8001a6e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a70:	4b0d      	ldr	r3, [pc, #52]	@ (8001aa8 <HAL_UART_MspInit+0xa8>)
 8001a72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a74:	f003 0304 	and.w	r3, r3, #4
 8001a78:	60bb      	str	r3, [r7, #8]
 8001a7a:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PC0     ------> LPUART1_RX
    PC1     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001a7c:	2303      	movs	r3, #3
 8001a7e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a80:	2302      	movs	r3, #2
 8001a82:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a84:	2300      	movs	r3, #0
 8001a86:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8001a8c:	2308      	movs	r3, #8
 8001a8e:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a90:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001a94:	4619      	mov	r1, r3
 8001a96:	4805      	ldr	r0, [pc, #20]	@ (8001aac <HAL_UART_MspInit+0xac>)
 8001a98:	f004 f936 	bl	8005d08 <HAL_GPIO_Init>

  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 8001a9c:	bf00      	nop
 8001a9e:	3778      	adds	r7, #120	@ 0x78
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	bd80      	pop	{r7, pc}
 8001aa4:	40008000 	.word	0x40008000
 8001aa8:	40021000 	.word	0x40021000
 8001aac:	48000800 	.word	0x48000800

08001ab0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001ab0:	480d      	ldr	r0, [pc, #52]	@ (8001ae8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001ab2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001ab4:	f7ff fe8a 	bl	80017cc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ab8:	480c      	ldr	r0, [pc, #48]	@ (8001aec <LoopForever+0x6>)
  ldr r1, =_edata
 8001aba:	490d      	ldr	r1, [pc, #52]	@ (8001af0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001abc:	4a0d      	ldr	r2, [pc, #52]	@ (8001af4 <LoopForever+0xe>)
  movs r3, #0
 8001abe:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001ac0:	e002      	b.n	8001ac8 <LoopCopyDataInit>

08001ac2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ac2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ac4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ac6:	3304      	adds	r3, #4

08001ac8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ac8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001aca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001acc:	d3f9      	bcc.n	8001ac2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ace:	4a0a      	ldr	r2, [pc, #40]	@ (8001af8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001ad0:	4c0a      	ldr	r4, [pc, #40]	@ (8001afc <LoopForever+0x16>)
  movs r3, #0
 8001ad2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ad4:	e001      	b.n	8001ada <LoopFillZerobss>

08001ad6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ad6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ad8:	3204      	adds	r2, #4

08001ada <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ada:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001adc:	d3fb      	bcc.n	8001ad6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001ade:	f00b fc89 	bl	800d3f4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001ae2:	f7ff fc17 	bl	8001314 <main>

08001ae6 <LoopForever>:

LoopForever:
    b LoopForever
 8001ae6:	e7fe      	b.n	8001ae6 <LoopForever>
  ldr   r0, =_estack
 8001ae8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001aec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001af0:	20000058 	.word	0x20000058
  ldr r2, =_sidata
 8001af4:	0800d62c 	.word	0x0800d62c
  ldr r2, =_sbss
 8001af8:	20000058 	.word	0x20000058
  ldr r4, =_ebss
 8001afc:	20011074 	.word	0x20011074

08001b00 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001b00:	e7fe      	b.n	8001b00 <ADC1_2_IRQHandler>
	...

08001b04 <HAL_ADC_ConvCpltCallback>:
	analogSwitch8
};

void HAL_ADC_ConvCpltCallback(
    ADC_HandleTypeDef* hadc
){
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b082      	sub	sp, #8
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
    tx_semaphore_put(&semaphoreAnalog);
 8001b0c:	4803      	ldr	r0, [pc, #12]	@ (8001b1c <HAL_ADC_ConvCpltCallback+0x18>)
 8001b0e:	f00b fa3b 	bl	800cf88 <_txe_semaphore_put>
}
 8001b12:	bf00      	nop
 8001b14:	3708      	adds	r7, #8
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}
 8001b1a:	bf00      	nop
 8001b1c:	20010888 	.word	0x20010888

08001b20 <setAnalogSwitches>:

uint8_t setAnalogSwitches(
	const uint8_t switchSettings[NUM_ADC_CHANNELS]
){
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b084      	sub	sp, #16
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
	uint8_t retval = UCR_OK;
 8001b28:	2300      	movs	r3, #0
 8001b2a:	72fb      	strb	r3, [r7, #11]

	for(int i = 0; i < NUM_ADC_CHANNELS; i ++){
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	60fb      	str	r3, [r7, #12]
 8001b30:	e017      	b.n	8001b62 <setAnalogSwitches+0x42>
		if(switchSettings[i]){
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	687a      	ldr	r2, [r7, #4]
 8001b36:	4413      	add	r3, r2
 8001b38:	781b      	ldrb	r3, [r3, #0]
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d007      	beq.n	8001b4e <setAnalogSwitches+0x2e>
			set12VSensor(&analogSwitches[i]);
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	00db      	lsls	r3, r3, #3
 8001b42:	4a0c      	ldr	r2, [pc, #48]	@ (8001b74 <setAnalogSwitches+0x54>)
 8001b44:	4413      	add	r3, r2
 8001b46:	4618      	mov	r0, r3
 8001b48:	f000 f816 	bl	8001b78 <set12VSensor>
 8001b4c:	e006      	b.n	8001b5c <setAnalogSwitches+0x3c>
		}else{
			set5VSensor(&analogSwitches[i]);
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	00db      	lsls	r3, r3, #3
 8001b52:	4a08      	ldr	r2, [pc, #32]	@ (8001b74 <setAnalogSwitches+0x54>)
 8001b54:	4413      	add	r3, r2
 8001b56:	4618      	mov	r0, r3
 8001b58:	f000 f826 	bl	8001ba8 <set5VSensor>
	for(int i = 0; i < NUM_ADC_CHANNELS; i ++){
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	3301      	adds	r3, #1
 8001b60:	60fb      	str	r3, [r7, #12]
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	2b07      	cmp	r3, #7
 8001b66:	d9e4      	bls.n	8001b32 <setAnalogSwitches+0x12>
		}
	}
	return retval;
 8001b68:	7afb      	ldrb	r3, [r7, #11]
}
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	3710      	adds	r7, #16
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bd80      	pop	{r7, pc}
 8001b72:	bf00      	nop
 8001b74:	20000004 	.word	0x20000004

08001b78 <set12VSensor>:

uint8_t set12VSensor(
	gpio_control_t *self
){
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b084      	sub	sp, #16
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
	uint8_t retval = UCR_OK;
 8001b80:	2300      	movs	r3, #0
 8001b82:	73fb      	strb	r3, [r7, #15]
	if(NULL == self){
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d101      	bne.n	8001b8e <set12VSensor+0x16>
		retval = UCR_NPTR;
 8001b8a:	2302      	movs	r3, #2
 8001b8c:	73fb      	strb	r3, [r7, #15]
	}
	HAL_GPIO_WritePin(self->port, self->pin, SET_12V);
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	6818      	ldr	r0, [r3, #0]
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	889b      	ldrh	r3, [r3, #4]
 8001b96:	2201      	movs	r2, #1
 8001b98:	4619      	mov	r1, r3
 8001b9a:	f004 fa37 	bl	800600c <HAL_GPIO_WritePin>
	return retval;
 8001b9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	3710      	adds	r7, #16
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	bd80      	pop	{r7, pc}

08001ba8 <set5VSensor>:

uint8_t set5VSensor(
	gpio_control_t *self
){
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b084      	sub	sp, #16
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
	uint8_t retval = UCR_OK;
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	73fb      	strb	r3, [r7, #15]
	if(NULL == self){
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d101      	bne.n	8001bbe <set5VSensor+0x16>
		retval = UCR_NPTR;
 8001bba:	2302      	movs	r3, #2
 8001bbc:	73fb      	strb	r3, [r7, #15]
	}
	HAL_GPIO_WritePin(self->port, self->pin, SET_5V);
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	6818      	ldr	r0, [r3, #0]
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	889b      	ldrh	r3, [r3, #4]
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	4619      	mov	r1, r3
 8001bca:	f004 fa1f 	bl	800600c <HAL_GPIO_WritePin>
	return retval;
 8001bce:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	3710      	adds	r7, #16
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	bd80      	pop	{r7, pc}

08001bd8 <AeroInit>:
        DATA_MSB_ADDRESS,
        DATA_CSB_ADDRESS,
        DATA_LSB_ADDRESS
};

uint8_t AeroInit(void){
 8001bd8:	b480      	push	{r7}
 8001bda:	b083      	sub	sp, #12
 8001bdc:	af00      	add	r7, sp, #0
    uint8_t retVal = UCR_OK;
 8001bde:	2300      	movs	r3, #0
 8001be0:	70fb      	strb	r3, [r7, #3]
    for(int i = 0; i < NUM_AERO_SENSORS; i ++){
 8001be2:	2300      	movs	r3, #0
 8001be4:	607b      	str	r3, [r7, #4]
 8001be6:	e00a      	b.n	8001bfe <AeroInit+0x26>
        AeroSensors[i].sensorNumber = i;
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	b2d9      	uxtb	r1, r3
 8001bec:	4a09      	ldr	r2, [pc, #36]	@ (8001c14 <AeroInit+0x3c>)
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	00db      	lsls	r3, r3, #3
 8001bf2:	4413      	add	r3, r2
 8001bf4:	460a      	mov	r2, r1
 8001bf6:	719a      	strb	r2, [r3, #6]
    for(int i = 0; i < NUM_AERO_SENSORS; i ++){
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	3301      	adds	r3, #1
 8001bfc:	607b      	str	r3, [r7, #4]
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	2b02      	cmp	r3, #2
 8001c02:	d9f1      	bls.n	8001be8 <AeroInit+0x10>
    }
    return retVal;
 8001c04:	78fb      	ldrb	r3, [r7, #3]
}
 8001c06:	4618      	mov	r0, r3
 8001c08:	370c      	adds	r7, #12
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c10:	4770      	bx	lr
 8001c12:	bf00      	nop
 8001c14:	20010500 	.word	0x20010500

08001c18 <SetChannel>:

uint8_t SetChannel(
    uint8_t sensor
){
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b084      	sub	sp, #16
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	4603      	mov	r3, r0
 8001c20:	71fb      	strb	r3, [r7, #7]
    uint8_t retVal = UCR_OK;
 8001c22:	2300      	movs	r3, #0
 8001c24:	73fb      	strb	r3, [r7, #15]
    if(sensor > NUM_AERO_SENSORS){
 8001c26:	79fb      	ldrb	r3, [r7, #7]
 8001c28:	2b03      	cmp	r3, #3
 8001c2a:	d903      	bls.n	8001c34 <SetChannel+0x1c>
        retVal = UCR_NOT_OK;
 8001c2c:	2301      	movs	r3, #1
 8001c2e:	73fb      	strb	r3, [r7, #15]
        return retVal;
 8001c30:	7bfb      	ldrb	r3, [r7, #15]
 8001c32:	e01b      	b.n	8001c6c <SetChannel+0x54>
    }
    uint8_t data = 1 << (sensor);
 8001c34:	79fb      	ldrb	r3, [r7, #7]
 8001c36:	2201      	movs	r2, #1
 8001c38:	fa02 f303 	lsl.w	r3, r2, r3
 8001c3c:	b2db      	uxtb	r3, r3
 8001c3e:	73bb      	strb	r3, [r7, #14]
    if(HAL_OK != HAL_I2C_Master_Transmit_IT(&hi2c4, SWITCH_ADDRESS, &data, ONE_BYTE)){
 8001c40:	f107 020e 	add.w	r2, r7, #14
 8001c44:	2301      	movs	r3, #1
 8001c46:	21e0      	movs	r1, #224	@ 0xe0
 8001c48:	480a      	ldr	r0, [pc, #40]	@ (8001c74 <SetChannel+0x5c>)
 8001c4a:	f004 fac5 	bl	80061d8 <HAL_I2C_Master_Transmit_IT>
 8001c4e:	4603      	mov	r3, r0
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d001      	beq.n	8001c58 <SetChannel+0x40>
        return UCR_NOT_OK;
 8001c54:	2301      	movs	r3, #1
 8001c56:	e009      	b.n	8001c6c <SetChannel+0x54>
    }
    if(TX_NO_INSTANCE != tx_semaphore_get(&semaphoreAero, 10)){
 8001c58:	210a      	movs	r1, #10
 8001c5a:	4807      	ldr	r0, [pc, #28]	@ (8001c78 <SetChannel+0x60>)
 8001c5c:	f00b f952 	bl	800cf04 <_txe_semaphore_get>
 8001c60:	4603      	mov	r3, r0
 8001c62:	2b0d      	cmp	r3, #13
 8001c64:	d001      	beq.n	8001c6a <SetChannel+0x52>
        return UCR_NOT_OK;
 8001c66:	2301      	movs	r3, #1
 8001c68:	e000      	b.n	8001c6c <SetChannel+0x54>
    }
    return retVal;
 8001c6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	3710      	adds	r7, #16
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bd80      	pop	{r7, pc}
 8001c74:	200102bc 	.word	0x200102bc
 8001c78:	200108a4 	.word	0x200108a4

08001c7c <StartSensorReading>:

uint8_t StartSensorReading(
    aeroSensor_t* sensor
){
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b086      	sub	sp, #24
 8001c80:	af02      	add	r7, sp, #8
 8001c82:	6078      	str	r0, [r7, #4]
    uint8_t retVal = UCR_OK;
 8001c84:	2300      	movs	r3, #0
 8001c86:	73fb      	strb	r3, [r7, #15]
    if(UCR_OK != SetChannel(sensor->sensorNumber)){
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	799b      	ldrb	r3, [r3, #6]
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	f7ff ffc3 	bl	8001c18 <SetChannel>
 8001c92:	4603      	mov	r3, r0
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d003      	beq.n	8001ca0 <StartSensorReading+0x24>
        retVal = UCR_NOT_OK;
 8001c98:	2301      	movs	r3, #1
 8001c9a:	73fb      	strb	r3, [r7, #15]
        return retVal;
 8001c9c:	7bfb      	ldrb	r3, [r7, #15]
 8001c9e:	e01b      	b.n	8001cd8 <StartSensorReading+0x5c>
    }
    uint8_t data = START_SENSOR;
 8001ca0:	230a      	movs	r3, #10
 8001ca2:	73bb      	strb	r3, [r7, #14]
    if(HAL_OK != HAL_I2C_Mem_Write_IT(&hi2c4, SENSOR_ADDRESS, CMD_ADDRESS, ONE_BYTE, &data, 1)){
 8001ca4:	2301      	movs	r3, #1
 8001ca6:	9301      	str	r3, [sp, #4]
 8001ca8:	f107 030e 	add.w	r3, r7, #14
 8001cac:	9300      	str	r3, [sp, #0]
 8001cae:	2301      	movs	r3, #1
 8001cb0:	2230      	movs	r2, #48	@ 0x30
 8001cb2:	21da      	movs	r1, #218	@ 0xda
 8001cb4:	480a      	ldr	r0, [pc, #40]	@ (8001ce0 <StartSensorReading+0x64>)
 8001cb6:	f004 fb27 	bl	8006308 <HAL_I2C_Mem_Write_IT>
 8001cba:	4603      	mov	r3, r0
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d001      	beq.n	8001cc4 <StartSensorReading+0x48>
        return UCR_NOT_OK;
 8001cc0:	2301      	movs	r3, #1
 8001cc2:	e009      	b.n	8001cd8 <StartSensorReading+0x5c>
    }
    if(TX_NO_INSTANCE != tx_semaphore_get(&semaphoreAero, 10)){
 8001cc4:	210a      	movs	r1, #10
 8001cc6:	4807      	ldr	r0, [pc, #28]	@ (8001ce4 <StartSensorReading+0x68>)
 8001cc8:	f00b f91c 	bl	800cf04 <_txe_semaphore_get>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	2b0d      	cmp	r3, #13
 8001cd0:	d001      	beq.n	8001cd6 <StartSensorReading+0x5a>
        return UCR_NOT_OK;
 8001cd2:	2301      	movs	r3, #1
 8001cd4:	e000      	b.n	8001cd8 <StartSensorReading+0x5c>
    }
    return retVal;
 8001cd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cd8:	4618      	mov	r0, r3
 8001cda:	3710      	adds	r7, #16
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	bd80      	pop	{r7, pc}
 8001ce0:	200102bc 	.word	0x200102bc
 8001ce4:	200108a4 	.word	0x200108a4

08001ce8 <ReadData>:

uint8_t ReadData(
    aeroSensor_t* sensor
){
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b08a      	sub	sp, #40	@ 0x28
 8001cec:	af02      	add	r7, sp, #8
 8001cee:	6078      	str	r0, [r7, #4]
    uint8_t retVal = UCR_OK;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	74fb      	strb	r3, [r7, #19]
    if(UCR_OK != SetChannel(sensor->sensorNumber)){
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	799b      	ldrb	r3, [r3, #6]
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	f7ff ff8d 	bl	8001c18 <SetChannel>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d003      	beq.n	8001d0c <ReadData+0x24>
        retVal = UCR_NOT_OK;
 8001d04:	2301      	movs	r3, #1
 8001d06:	74fb      	strb	r3, [r7, #19]
        return retVal;
 8001d08:	7cfb      	ldrb	r3, [r7, #19]
 8001d0a:	e071      	b.n	8001df0 <ReadData+0x108>
    }
    int32_t pressureReading;
    int16_t temperatureReading;
    uint8_t pressureData[3];
    uint8_t temperatureData[2];
    for(int i = 0; i < NUM_AERO_SENSORS; i ++){
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	617b      	str	r3, [r7, #20]
 8001d10:	e021      	b.n	8001d56 <ReadData+0x6e>
        if(HAL_OK != HAL_I2C_Mem_Read_IT(&hi2c4, SENSOR_ADDRESS, pressureAddresses[i], ONE_BYTE, &pressureData[i], ONE_BYTE)){
 8001d12:	4a39      	ldr	r2, [pc, #228]	@ (8001df8 <ReadData+0x110>)
 8001d14:	697b      	ldr	r3, [r7, #20]
 8001d16:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8001d1a:	f107 0210 	add.w	r2, r7, #16
 8001d1e:	697b      	ldr	r3, [r7, #20]
 8001d20:	4413      	add	r3, r2
 8001d22:	2201      	movs	r2, #1
 8001d24:	9201      	str	r2, [sp, #4]
 8001d26:	9300      	str	r3, [sp, #0]
 8001d28:	2301      	movs	r3, #1
 8001d2a:	460a      	mov	r2, r1
 8001d2c:	21da      	movs	r1, #218	@ 0xda
 8001d2e:	4833      	ldr	r0, [pc, #204]	@ (8001dfc <ReadData+0x114>)
 8001d30:	f004 fb74 	bl	800641c <HAL_I2C_Mem_Read_IT>
 8001d34:	4603      	mov	r3, r0
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d001      	beq.n	8001d3e <ReadData+0x56>
            return UCR_NOT_OK;
 8001d3a:	2301      	movs	r3, #1
 8001d3c:	e058      	b.n	8001df0 <ReadData+0x108>
        }
        if(TX_NO_INSTANCE != tx_semaphore_get(&semaphoreAero, 10)){
 8001d3e:	210a      	movs	r1, #10
 8001d40:	482f      	ldr	r0, [pc, #188]	@ (8001e00 <ReadData+0x118>)
 8001d42:	f00b f8df 	bl	800cf04 <_txe_semaphore_get>
 8001d46:	4603      	mov	r3, r0
 8001d48:	2b0d      	cmp	r3, #13
 8001d4a:	d001      	beq.n	8001d50 <ReadData+0x68>
            return UCR_NOT_OK;
 8001d4c:	2301      	movs	r3, #1
 8001d4e:	e04f      	b.n	8001df0 <ReadData+0x108>
    for(int i = 0; i < NUM_AERO_SENSORS; i ++){
 8001d50:	697b      	ldr	r3, [r7, #20]
 8001d52:	3301      	adds	r3, #1
 8001d54:	617b      	str	r3, [r7, #20]
 8001d56:	697b      	ldr	r3, [r7, #20]
 8001d58:	2b02      	cmp	r3, #2
 8001d5a:	d9da      	bls.n	8001d12 <ReadData+0x2a>
        }
    }

    pressureReading = (pressureData[0] << TWO_BYTE_OFFSET) + (pressureData[1] << ONE_BYTE_OFFSET) + pressureData[2];
 8001d5c:	7c3b      	ldrb	r3, [r7, #16]
 8001d5e:	041a      	lsls	r2, r3, #16
 8001d60:	7c7b      	ldrb	r3, [r7, #17]
 8001d62:	021b      	lsls	r3, r3, #8
 8001d64:	4413      	add	r3, r2
 8001d66:	7cba      	ldrb	r2, [r7, #18]
 8001d68:	4413      	add	r3, r2
 8001d6a:	61fb      	str	r3, [r7, #28]
    if(pressureReading >> PRESSURE_MSB_OFFSET){
 8001d6c:	69fb      	ldr	r3, [r7, #28]
 8001d6e:	15db      	asrs	r3, r3, #23
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d003      	beq.n	8001d7c <ReadData+0x94>
        pressureReading = pressureReading - 16777216;
 8001d74:	69fb      	ldr	r3, [r7, #28]
 8001d76:	f103 437f 	add.w	r3, r3, #4278190080	@ 0xff000000
 8001d7a:	61fb      	str	r3, [r7, #28]
    }
    sensor->pressure = pressureReading;
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	69fa      	ldr	r2, [r7, #28]
 8001d80:	601a      	str	r2, [r3, #0]

    HAL_I2C_Mem_Read_IT(&hi2c4, SENSOR_ADDRESS, TEMP_MSB_ADDRESS, ONE_BYTE, &temperatureData[0], ONE_BYTE);
 8001d82:	2301      	movs	r3, #1
 8001d84:	9301      	str	r3, [sp, #4]
 8001d86:	f107 030c 	add.w	r3, r7, #12
 8001d8a:	9300      	str	r3, [sp, #0]
 8001d8c:	2301      	movs	r3, #1
 8001d8e:	2209      	movs	r2, #9
 8001d90:	21da      	movs	r1, #218	@ 0xda
 8001d92:	481a      	ldr	r0, [pc, #104]	@ (8001dfc <ReadData+0x114>)
 8001d94:	f004 fb42 	bl	800641c <HAL_I2C_Mem_Read_IT>
    if(TX_NO_INSTANCE != tx_semaphore_get(&semaphoreAero, 10)){
 8001d98:	210a      	movs	r1, #10
 8001d9a:	4819      	ldr	r0, [pc, #100]	@ (8001e00 <ReadData+0x118>)
 8001d9c:	f00b f8b2 	bl	800cf04 <_txe_semaphore_get>
 8001da0:	4603      	mov	r3, r0
 8001da2:	2b0d      	cmp	r3, #13
 8001da4:	d001      	beq.n	8001daa <ReadData+0xc2>
        return UCR_NOT_OK;
 8001da6:	2301      	movs	r3, #1
 8001da8:	e022      	b.n	8001df0 <ReadData+0x108>
    }
    HAL_I2C_Mem_Read_IT(&hi2c4, SENSOR_ADDRESS, TEMP_LSB_ADDRESS, ONE_BYTE, &temperatureData[1], ONE_BYTE);
 8001daa:	2301      	movs	r3, #1
 8001dac:	9301      	str	r3, [sp, #4]
 8001dae:	f107 030c 	add.w	r3, r7, #12
 8001db2:	3301      	adds	r3, #1
 8001db4:	9300      	str	r3, [sp, #0]
 8001db6:	2301      	movs	r3, #1
 8001db8:	220a      	movs	r2, #10
 8001dba:	21da      	movs	r1, #218	@ 0xda
 8001dbc:	480f      	ldr	r0, [pc, #60]	@ (8001dfc <ReadData+0x114>)
 8001dbe:	f004 fb2d 	bl	800641c <HAL_I2C_Mem_Read_IT>
    if(TX_NO_INSTANCE != tx_semaphore_get(&semaphoreAero, 10)){
 8001dc2:	210a      	movs	r1, #10
 8001dc4:	480e      	ldr	r0, [pc, #56]	@ (8001e00 <ReadData+0x118>)
 8001dc6:	f00b f89d 	bl	800cf04 <_txe_semaphore_get>
 8001dca:	4603      	mov	r3, r0
 8001dcc:	2b0d      	cmp	r3, #13
 8001dce:	d001      	beq.n	8001dd4 <ReadData+0xec>
        return UCR_NOT_OK;
 8001dd0:	2301      	movs	r3, #1
 8001dd2:	e00d      	b.n	8001df0 <ReadData+0x108>
    }
    temperatureReading = (temperatureData[0] << ONE_BYTE_OFFSET) + temperatureData[1];
 8001dd4:	7b3b      	ldrb	r3, [r7, #12]
 8001dd6:	021b      	lsls	r3, r3, #8
 8001dd8:	b29b      	uxth	r3, r3
 8001dda:	7b7a      	ldrb	r2, [r7, #13]
 8001ddc:	4413      	add	r3, r2
 8001dde:	b29b      	uxth	r3, r3
 8001de0:	837b      	strh	r3, [r7, #26]
    if(temperatureReading >> TEMPERATURE_MSB_OFFSET){
 8001de2:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001de6:	2b00      	cmp	r3, #0
        temperatureReading = temperatureReading - 65536;
    }
    sensor->temperature = temperatureReading;
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	8b7a      	ldrh	r2, [r7, #26]
 8001dec:	809a      	strh	r2, [r3, #4]

    return retVal;
 8001dee:	7cfb      	ldrb	r3, [r7, #19]
}
 8001df0:	4618      	mov	r0, r3
 8001df2:	3720      	adds	r7, #32
 8001df4:	46bd      	mov	sp, r7
 8001df6:	bd80      	pop	{r7, pc}
 8001df8:	20000044 	.word	0x20000044
 8001dfc:	200102bc 	.word	0x200102bc
 8001e00:	200108a4 	.word	0x200108a4

08001e04 <HAL_I2C_MasterTxCpltCallback>:

void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c){
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b082      	sub	sp, #8
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
//    tx_semaphore_ceiling_put(&semaphoreAero, 1);
    tx_semaphore_put(&semaphoreAero);
 8001e0c:	4803      	ldr	r0, [pc, #12]	@ (8001e1c <HAL_I2C_MasterTxCpltCallback+0x18>)
 8001e0e:	f00b f8bb 	bl	800cf88 <_txe_semaphore_put>
}
 8001e12:	bf00      	nop
 8001e14:	3708      	adds	r7, #8
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bd80      	pop	{r7, pc}
 8001e1a:	bf00      	nop
 8001e1c:	200108a4 	.word	0x200108a4

08001e20 <HAL_I2C_MasterRxCpltCallback>:

void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c){
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b082      	sub	sp, #8
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
//    tx_semaphore_ceiling_put(&semaphoreAero, 1);
    tx_semaphore_put(&semaphoreAero);
 8001e28:	4803      	ldr	r0, [pc, #12]	@ (8001e38 <HAL_I2C_MasterRxCpltCallback+0x18>)
 8001e2a:	f00b f8ad 	bl	800cf88 <_txe_semaphore_put>
}
 8001e2e:	bf00      	nop
 8001e30:	3708      	adds	r7, #8
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}
 8001e36:	bf00      	nop
 8001e38:	200108a4 	.word	0x200108a4

08001e3c <HAL_I2C_MemRxCpltCallback>:

void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c){
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b082      	sub	sp, #8
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
//    tx_semaphore_ceiling_put(&semaphoreAero, 1);
    tx_semaphore_put(&semaphoreAero);
 8001e44:	4803      	ldr	r0, [pc, #12]	@ (8001e54 <HAL_I2C_MemRxCpltCallback+0x18>)
 8001e46:	f00b f89f 	bl	800cf88 <_txe_semaphore_put>
}
 8001e4a:	bf00      	nop
 8001e4c:	3708      	adds	r7, #8
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	bd80      	pop	{r7, pc}
 8001e52:	bf00      	nop
 8001e54:	200108a4 	.word	0x200108a4

08001e58 <HAL_I2C_MemTxCpltCallback>:

void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c){
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b082      	sub	sp, #8
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
//    tx_semaphore_ceiling_put(&semaphoreAero, 1);
    tx_semaphore_put(&semaphoreAero);
 8001e60:	4803      	ldr	r0, [pc, #12]	@ (8001e70 <HAL_I2C_MemTxCpltCallback+0x18>)
 8001e62:	f00b f891 	bl	800cf88 <_txe_semaphore_put>
}
 8001e66:	bf00      	nop
 8001e68:	3708      	adds	r7, #8
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bd80      	pop	{r7, pc}
 8001e6e:	bf00      	nop
 8001e70:	200108a4 	.word	0x200108a4

08001e74 <ThreadX_Init>:
};


UINT ThreadX_Init(
        VOID *memory_ptr
){
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b08e      	sub	sp, #56	@ 0x38
 8001e78:	af08      	add	r7, sp, #32
 8001e7a:	6078      	str	r0, [r7, #4]
    UINT ret = TX_SUCCESS;
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	617b      	str	r3, [r7, #20]

	TX_BYTE_POOL *bytePool = (TX_BYTE_POOL*)memory_ptr;
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	613b      	str	r3, [r7, #16]
	CHAR *pointer;

	if(tx_byte_allocate(bytePool, (VOID**) &pointer, TX_APP_STACK_SIZE, TX_NO_WAIT) != TX_SUCCESS){
 8001e84:	f107 010c 	add.w	r1, r7, #12
 8001e88:	2300      	movs	r3, #0
 8001e8a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001e8e:	6938      	ldr	r0, [r7, #16]
 8001e90:	f00a fe8e 	bl	800cbb0 <_txe_byte_allocate>
 8001e94:	4603      	mov	r3, r0
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d001      	beq.n	8001e9e <ThreadX_Init+0x2a>
	    return TX_POOL_ERROR;
 8001e9a:	2302      	movs	r3, #2
 8001e9c:	e0da      	b.n	8002054 <ThreadX_Init+0x1e0>
	}

	if(tx_thread_create(&txMainThread, "txMainThread", txMainThreadEntry, 0, pointer,
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	22b0      	movs	r2, #176	@ 0xb0
 8001ea2:	9206      	str	r2, [sp, #24]
 8001ea4:	2201      	movs	r2, #1
 8001ea6:	9205      	str	r2, [sp, #20]
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	9204      	str	r2, [sp, #16]
 8001eac:	220a      	movs	r2, #10
 8001eae:	9203      	str	r2, [sp, #12]
 8001eb0:	220a      	movs	r2, #10
 8001eb2:	9202      	str	r2, [sp, #8]
 8001eb4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001eb8:	9201      	str	r2, [sp, #4]
 8001eba:	9300      	str	r3, [sp, #0]
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	4a67      	ldr	r2, [pc, #412]	@ (800205c <ThreadX_Init+0x1e8>)
 8001ec0:	4967      	ldr	r1, [pc, #412]	@ (8002060 <ThreadX_Init+0x1ec>)
 8001ec2:	4868      	ldr	r0, [pc, #416]	@ (8002064 <ThreadX_Init+0x1f0>)
 8001ec4:	f00b f87e 	bl	800cfc4 <_txe_thread_create>
 8001ec8:	4603      	mov	r3, r0
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d001      	beq.n	8001ed2 <ThreadX_Init+0x5e>
						 TX_APP_STACK_SIZE, TX_APP_THREAD_PRIO, TX_APP_THREAD_PREEMPTION_THRESHOLD,
						 TX_APP_THREAD_TIME_SLICE, TX_APP_THREAD_AUTO_START) != TX_SUCCESS
    ){
	    return TX_THREAD_ERROR;
 8001ece:	230e      	movs	r3, #14
 8001ed0:	e0c0      	b.n	8002054 <ThreadX_Init+0x1e0>
	}

	if(tx_byte_allocate(bytePool, (VOID**) &pointer, TX_APP_STACK_SIZE, TX_NO_WAIT) != TX_SUCCESS){
 8001ed2:	f107 010c 	add.w	r1, r7, #12
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001edc:	6938      	ldr	r0, [r7, #16]
 8001ede:	f00a fe67 	bl	800cbb0 <_txe_byte_allocate>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d001      	beq.n	8001eec <ThreadX_Init+0x78>
	    return TX_POOL_ERROR;
 8001ee8:	2302      	movs	r3, #2
 8001eea:	e0b3      	b.n	8002054 <ThreadX_Init+0x1e0>
    }

	if(tx_thread_create(&txAnalogThread, "txAnalogThread", txAnalogThreadEntry, 0, pointer,
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	22b0      	movs	r2, #176	@ 0xb0
 8001ef0:	9206      	str	r2, [sp, #24]
 8001ef2:	2201      	movs	r2, #1
 8001ef4:	9205      	str	r2, [sp, #20]
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	9204      	str	r2, [sp, #16]
 8001efa:	220a      	movs	r2, #10
 8001efc:	9203      	str	r2, [sp, #12]
 8001efe:	220b      	movs	r2, #11
 8001f00:	9202      	str	r2, [sp, #8]
 8001f02:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001f06:	9201      	str	r2, [sp, #4]
 8001f08:	9300      	str	r3, [sp, #0]
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	4a56      	ldr	r2, [pc, #344]	@ (8002068 <ThreadX_Init+0x1f4>)
 8001f0e:	4957      	ldr	r1, [pc, #348]	@ (800206c <ThreadX_Init+0x1f8>)
 8001f10:	4857      	ldr	r0, [pc, #348]	@ (8002070 <ThreadX_Init+0x1fc>)
 8001f12:	f00b f857 	bl	800cfc4 <_txe_thread_create>
 8001f16:	4603      	mov	r3, r0
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d001      	beq.n	8001f20 <ThreadX_Init+0xac>
						 TX_APP_STACK_SIZE, TX_ANALOG_PRIO, TX_APP_THREAD_PREEMPTION_THRESHOLD,
						 TX_APP_THREAD_TIME_SLICE, TX_APP_THREAD_AUTO_START) != TX_SUCCESS
    ){
	    return TX_THREAD_ERROR;
 8001f1c:	230e      	movs	r3, #14
 8001f1e:	e099      	b.n	8002054 <ThreadX_Init+0x1e0>
	}

    if(tx_byte_allocate(bytePool, (VOID**) &pointer, TX_APP_STACK_SIZE, TX_NO_WAIT) != TX_SUCCESS){
 8001f20:	f107 010c 	add.w	r1, r7, #12
 8001f24:	2300      	movs	r3, #0
 8001f26:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001f2a:	6938      	ldr	r0, [r7, #16]
 8001f2c:	f00a fe40 	bl	800cbb0 <_txe_byte_allocate>
 8001f30:	4603      	mov	r3, r0
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d001      	beq.n	8001f3a <ThreadX_Init+0xc6>
        return TX_POOL_ERROR;
 8001f36:	2302      	movs	r3, #2
 8001f38:	e08c      	b.n	8002054 <ThreadX_Init+0x1e0>
    }

	if(tx_thread_create(&txAeroThread, "txAeroThread", txAeroThreadEntry, 0, pointer,
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	22b0      	movs	r2, #176	@ 0xb0
 8001f3e:	9206      	str	r2, [sp, #24]
 8001f40:	2201      	movs	r2, #1
 8001f42:	9205      	str	r2, [sp, #20]
 8001f44:	2200      	movs	r2, #0
 8001f46:	9204      	str	r2, [sp, #16]
 8001f48:	220a      	movs	r2, #10
 8001f4a:	9203      	str	r2, [sp, #12]
 8001f4c:	220c      	movs	r2, #12
 8001f4e:	9202      	str	r2, [sp, #8]
 8001f50:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001f54:	9201      	str	r2, [sp, #4]
 8001f56:	9300      	str	r3, [sp, #0]
 8001f58:	2300      	movs	r3, #0
 8001f5a:	4a46      	ldr	r2, [pc, #280]	@ (8002074 <ThreadX_Init+0x200>)
 8001f5c:	4946      	ldr	r1, [pc, #280]	@ (8002078 <ThreadX_Init+0x204>)
 8001f5e:	4847      	ldr	r0, [pc, #284]	@ (800207c <ThreadX_Init+0x208>)
 8001f60:	f00b f830 	bl	800cfc4 <_txe_thread_create>
 8001f64:	4603      	mov	r3, r0
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d001      	beq.n	8001f6e <ThreadX_Init+0xfa>
					   TX_APP_STACK_SIZE, 12, TX_APP_THREAD_PREEMPTION_THRESHOLD,
					   TX_APP_THREAD_TIME_SLICE, TX_APP_THREAD_AUTO_START) != TX_SUCCESS
    ){
		return TX_THREAD_ERROR;
 8001f6a:	230e      	movs	r3, #14
 8001f6c:	e072      	b.n	8002054 <ThreadX_Init+0x1e0>
	}

    if(tx_byte_allocate(bytePool, (VOID**) &pointer, TX_APP_STACK_SIZE, TX_NO_WAIT) != TX_SUCCESS){
 8001f6e:	f107 010c 	add.w	r1, r7, #12
 8001f72:	2300      	movs	r3, #0
 8001f74:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001f78:	6938      	ldr	r0, [r7, #16]
 8001f7a:	f00a fe19 	bl	800cbb0 <_txe_byte_allocate>
 8001f7e:	4603      	mov	r3, r0
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d001      	beq.n	8001f88 <ThreadX_Init+0x114>
        return TX_POOL_ERROR;
 8001f84:	2302      	movs	r3, #2
 8001f86:	e065      	b.n	8002054 <ThreadX_Init+0x1e0>
    }

	if(tx_thread_create(&txCAN500HzThread, "txCAN500Hz", txCAN500HzThreadEntry, 0, pointer,
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	22b0      	movs	r2, #176	@ 0xb0
 8001f8c:	9206      	str	r2, [sp, #24]
 8001f8e:	2201      	movs	r2, #1
 8001f90:	9205      	str	r2, [sp, #20]
 8001f92:	2200      	movs	r2, #0
 8001f94:	9204      	str	r2, [sp, #16]
 8001f96:	220a      	movs	r2, #10
 8001f98:	9203      	str	r2, [sp, #12]
 8001f9a:	220d      	movs	r2, #13
 8001f9c:	9202      	str	r2, [sp, #8]
 8001f9e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001fa2:	9201      	str	r2, [sp, #4]
 8001fa4:	9300      	str	r3, [sp, #0]
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	4a35      	ldr	r2, [pc, #212]	@ (8002080 <ThreadX_Init+0x20c>)
 8001faa:	4936      	ldr	r1, [pc, #216]	@ (8002084 <ThreadX_Init+0x210>)
 8001fac:	4836      	ldr	r0, [pc, #216]	@ (8002088 <ThreadX_Init+0x214>)
 8001fae:	f00b f809 	bl	800cfc4 <_txe_thread_create>
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d001      	beq.n	8001fbc <ThreadX_Init+0x148>
					   TX_APP_STACK_SIZE, 13, TX_APP_THREAD_PREEMPTION_THRESHOLD,
					   TX_APP_THREAD_TIME_SLICE, TX_APP_THREAD_AUTO_START) != TX_SUCCESS
    ){
		return TX_THREAD_ERROR;
 8001fb8:	230e      	movs	r3, #14
 8001fba:	e04b      	b.n	8002054 <ThreadX_Init+0x1e0>
	}

    if(tx_byte_allocate(bytePool, (VOID**) &pointer, TX_APP_STACK_SIZE, TX_NO_WAIT) != TX_SUCCESS){
 8001fbc:	f107 010c 	add.w	r1, r7, #12
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001fc6:	6938      	ldr	r0, [r7, #16]
 8001fc8:	f00a fdf2 	bl	800cbb0 <_txe_byte_allocate>
 8001fcc:	4603      	mov	r3, r0
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d001      	beq.n	8001fd6 <ThreadX_Init+0x162>
        return TX_POOL_ERROR;
 8001fd2:	2302      	movs	r3, #2
 8001fd4:	e03e      	b.n	8002054 <ThreadX_Init+0x1e0>
    }

	if(tx_thread_create(&txCAN100HzThread, "txCAN100Hz", txCAN100HzThreadEntry, 0, pointer,
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	22b0      	movs	r2, #176	@ 0xb0
 8001fda:	9206      	str	r2, [sp, #24]
 8001fdc:	2201      	movs	r2, #1
 8001fde:	9205      	str	r2, [sp, #20]
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	9204      	str	r2, [sp, #16]
 8001fe4:	220a      	movs	r2, #10
 8001fe6:	9203      	str	r2, [sp, #12]
 8001fe8:	220e      	movs	r2, #14
 8001fea:	9202      	str	r2, [sp, #8]
 8001fec:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001ff0:	9201      	str	r2, [sp, #4]
 8001ff2:	9300      	str	r3, [sp, #0]
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	4a25      	ldr	r2, [pc, #148]	@ (800208c <ThreadX_Init+0x218>)
 8001ff8:	4925      	ldr	r1, [pc, #148]	@ (8002090 <ThreadX_Init+0x21c>)
 8001ffa:	4826      	ldr	r0, [pc, #152]	@ (8002094 <ThreadX_Init+0x220>)
 8001ffc:	f00a ffe2 	bl	800cfc4 <_txe_thread_create>
 8002000:	4603      	mov	r3, r0
 8002002:	2b00      	cmp	r3, #0
 8002004:	d001      	beq.n	800200a <ThreadX_Init+0x196>
					   TX_APP_STACK_SIZE, 14, TX_APP_THREAD_PREEMPTION_THRESHOLD,
					   TX_APP_THREAD_TIME_SLICE, TX_APP_THREAD_AUTO_START) != TX_SUCCESS
    ){
		return TX_THREAD_ERROR;
 8002006:	230e      	movs	r3, #14
 8002008:	e024      	b.n	8002054 <ThreadX_Init+0x1e0>
//                       TX_APP_THREAD_TIME_SLICE, TX_APP_THREAD_AUTO_START) != TX_SUCCESS
//    ){
//        return TX_THREAD_ERROR;
//    }

	tx_semaphore_create(&semaphoreAnalog, "semaphoreAnalog", 0);
 800200a:	231c      	movs	r3, #28
 800200c:	2200      	movs	r2, #0
 800200e:	4922      	ldr	r1, [pc, #136]	@ (8002098 <ThreadX_Init+0x224>)
 8002010:	4822      	ldr	r0, [pc, #136]	@ (800209c <ThreadX_Init+0x228>)
 8002012:	f00a fee1 	bl	800cdd8 <_txe_semaphore_create>
	tx_semaphore_create(&semaphoreAero, "semaphoreAero", 0);
 8002016:	231c      	movs	r3, #28
 8002018:	2200      	movs	r2, #0
 800201a:	4921      	ldr	r1, [pc, #132]	@ (80020a0 <ThreadX_Init+0x22c>)
 800201c:	4821      	ldr	r0, [pc, #132]	@ (80020a4 <ThreadX_Init+0x230>)
 800201e:	f00a fedb 	bl	800cdd8 <_txe_semaphore_create>
	tx_semaphore_create(&semaphoreFrequency, "semaphoreFrequency", 1);
 8002022:	231c      	movs	r3, #28
 8002024:	2201      	movs	r2, #1
 8002026:	4920      	ldr	r1, [pc, #128]	@ (80020a8 <ThreadX_Init+0x234>)
 8002028:	4820      	ldr	r0, [pc, #128]	@ (80020ac <ThreadX_Init+0x238>)
 800202a:	f00a fed5 	bl	800cdd8 <_txe_semaphore_create>
	tx_semaphore_create(&semaphoreExADC1, "semaphoreExADC1", 0);
 800202e:	231c      	movs	r3, #28
 8002030:	2200      	movs	r2, #0
 8002032:	491f      	ldr	r1, [pc, #124]	@ (80020b0 <ThreadX_Init+0x23c>)
 8002034:	481f      	ldr	r0, [pc, #124]	@ (80020b4 <ThreadX_Init+0x240>)
 8002036:	f00a fecf 	bl	800cdd8 <_txe_semaphore_create>
	tx_semaphore_create(&semaphoreExADC2, "semaphoreExADC2", 0);
 800203a:	231c      	movs	r3, #28
 800203c:	2200      	movs	r2, #0
 800203e:	491e      	ldr	r1, [pc, #120]	@ (80020b8 <ThreadX_Init+0x244>)
 8002040:	481e      	ldr	r0, [pc, #120]	@ (80020bc <ThreadX_Init+0x248>)
 8002042:	f00a fec9 	bl	800cdd8 <_txe_semaphore_create>
	tx_semaphore_create(&semaphoreSPI, "semaphoreSPI", 0);
 8002046:	231c      	movs	r3, #28
 8002048:	2200      	movs	r2, #0
 800204a:	491d      	ldr	r1, [pc, #116]	@ (80020c0 <ThreadX_Init+0x24c>)
 800204c:	481d      	ldr	r0, [pc, #116]	@ (80020c4 <ThreadX_Init+0x250>)
 800204e:	f00a fec3 	bl	800cdd8 <_txe_semaphore_create>
    

	return ret;
 8002052:	697b      	ldr	r3, [r7, #20]
}
 8002054:	4618      	mov	r0, r3
 8002056:	3718      	adds	r7, #24
 8002058:	46bd      	mov	sp, r7
 800205a:	bd80      	pop	{r7, pc}
 800205c:	080020c9 	.word	0x080020c9
 8002060:	0800d468 	.word	0x0800d468
 8002064:	20010518 	.word	0x20010518
 8002068:	08002119 	.word	0x08002119
 800206c:	0800d478 	.word	0x0800d478
 8002070:	200105c8 	.word	0x200105c8
 8002074:	080021c1 	.word	0x080021c1
 8002078:	0800d488 	.word	0x0800d488
 800207c:	20010678 	.word	0x20010678
 8002080:	0800228d 	.word	0x0800228d
 8002084:	0800d498 	.word	0x0800d498
 8002088:	20010728 	.word	0x20010728
 800208c:	080022a1 	.word	0x080022a1
 8002090:	0800d4a4 	.word	0x0800d4a4
 8002094:	200107d8 	.word	0x200107d8
 8002098:	0800d4b0 	.word	0x0800d4b0
 800209c:	20010888 	.word	0x20010888
 80020a0:	0800d4c0 	.word	0x0800d4c0
 80020a4:	200108a4 	.word	0x200108a4
 80020a8:	0800d4d0 	.word	0x0800d4d0
 80020ac:	200108c0 	.word	0x200108c0
 80020b0:	0800d4e4 	.word	0x0800d4e4
 80020b4:	200108dc 	.word	0x200108dc
 80020b8:	0800d4f4 	.word	0x0800d4f4
 80020bc:	200108f8 	.word	0x200108f8
 80020c0:	0800d504 	.word	0x0800d504
 80020c4:	20010914 	.word	0x20010914

080020c8 <txMainThreadEntry>:


void txMainThreadEntry(
    ULONG threadInput
){
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b082      	sub	sp, #8
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
    HAL_FDCAN_Start(&hfdcan1);
 80020d0:	480e      	ldr	r0, [pc, #56]	@ (800210c <txMainThreadEntry+0x44>)
 80020d2:	f003 fb2b 	bl	800572c <HAL_FDCAN_Start>
    HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 80020d6:	2100      	movs	r1, #0
 80020d8:	480d      	ldr	r0, [pc, #52]	@ (8002110 <txMainThreadEntry+0x48>)
 80020da:	f007 fafd 	bl	80096d8 <HAL_TIM_IC_Start_IT>
    HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_2);
 80020de:	2104      	movs	r1, #4
 80020e0:	480b      	ldr	r0, [pc, #44]	@ (8002110 <txMainThreadEntry+0x48>)
 80020e2:	f007 faf9 	bl	80096d8 <HAL_TIM_IC_Start_IT>
    HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_3);
 80020e6:	2108      	movs	r1, #8
 80020e8:	4809      	ldr	r0, [pc, #36]	@ (8002110 <txMainThreadEntry+0x48>)
 80020ea:	f007 faf5 	bl	80096d8 <HAL_TIM_IC_Start_IT>
    HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_4);
 80020ee:	210c      	movs	r1, #12
 80020f0:	4807      	ldr	r0, [pc, #28]	@ (8002110 <txMainThreadEntry+0x48>)
 80020f2:	f007 faf1 	bl	80096d8 <HAL_TIM_IC_Start_IT>


	while(1){
	    HAL_GPIO_TogglePin(STATUS_LED_GPIO_Port, STATUS_LED_Pin);
 80020f6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80020fa:	4806      	ldr	r0, [pc, #24]	@ (8002114 <txMainThreadEntry+0x4c>)
 80020fc:	f003 ff9e 	bl	800603c <HAL_GPIO_TogglePin>

	    tx_thread_sleep(1000);
 8002100:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002104:	f009 fe5e 	bl	800bdc4 <_tx_thread_sleep>
	    HAL_GPIO_TogglePin(STATUS_LED_GPIO_Port, STATUS_LED_Pin);
 8002108:	bf00      	nop
 800210a:	e7f4      	b.n	80020f6 <txMainThreadEntry+0x2e>
 800210c:	20010204 	.word	0x20010204
 8002110:	20010420 	.word	0x20010420
 8002114:	48000800 	.word	0x48000800

08002118 <txAnalogThreadEntry>:
	}
}

void txAnalogThreadEntry(ULONG threadInput){
 8002118:	b5b0      	push	{r4, r5, r7, lr}
 800211a:	b09c      	sub	sp, #112	@ 0x70
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
    uint8_t analogRxData[ANALOG_DATA_LENGTH];
    uint32_t adcValues[NUM_ADC_CHANNELS];
    setAnalogSwitches(analogSwitchStates);
 8002120:	4822      	ldr	r0, [pc, #136]	@ (80021ac <txAnalogThreadEntry+0x94>)
 8002122:	f7ff fcfd 	bl	8001b20 <setAnalogSwitches>

    FDCAN_TxHeaderTypeDef analogHeader = {
 8002126:	4b22      	ldr	r3, [pc, #136]	@ (80021b0 <txAnalogThreadEntry+0x98>)
 8002128:	f107 041c 	add.w	r4, r7, #28
 800212c:	461d      	mov	r5, r3
 800212e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002130:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002132:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002134:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002136:	682b      	ldr	r3, [r5, #0]
 8002138:	6023      	str	r3, [r4, #0]
            .FDFormat = FDCAN_FD_CAN,
            .TxEventFifoControl = FDCAN_NO_TX_EVENTS,
            .MessageMarker = 0
    };
    while(1){
        HAL_ADC_Start_DMA(&hadc4, adcValues, NUM_ADC_CHANNELS);
 800213a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800213e:	2208      	movs	r2, #8
 8002140:	4619      	mov	r1, r3
 8002142:	481c      	ldr	r0, [pc, #112]	@ (80021b4 <txAnalogThreadEntry+0x9c>)
 8002144:	f001 fac2 	bl	80036cc <HAL_ADC_Start_DMA>
        tx_semaphore_get(&semaphoreAnalog, TX_WAIT_FOREVER);
 8002148:	f04f 31ff 	mov.w	r1, #4294967295
 800214c:	481a      	ldr	r0, [pc, #104]	@ (80021b8 <txAnalogThreadEntry+0xa0>)
 800214e:	f00a fed9 	bl	800cf04 <_txe_semaphore_get>
        struct analogData_t analogStruct = {
            .analog1 = adcValues[0],
 8002152:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
        struct analogData_t analogStruct = {
 8002154:	b29b      	uxth	r3, r3
 8002156:	81bb      	strh	r3, [r7, #12]
            .analog2 = adcValues[1],
 8002158:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
        struct analogData_t analogStruct = {
 800215a:	b29b      	uxth	r3, r3
 800215c:	81fb      	strh	r3, [r7, #14]
            .analog3 = adcValues[2],
 800215e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
        struct analogData_t analogStruct = {
 8002160:	b29b      	uxth	r3, r3
 8002162:	823b      	strh	r3, [r7, #16]
            .analog4 = adcValues[3],
 8002164:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
        struct analogData_t analogStruct = {
 8002166:	b29b      	uxth	r3, r3
 8002168:	827b      	strh	r3, [r7, #18]
            .analog5 = adcValues[4],
 800216a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
        struct analogData_t analogStruct = {
 800216c:	b29b      	uxth	r3, r3
 800216e:	82bb      	strh	r3, [r7, #20]
            .analog6 = adcValues[5],
 8002170:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
        struct analogData_t analogStruct = {
 8002172:	b29b      	uxth	r3, r3
 8002174:	82fb      	strh	r3, [r7, #22]
            .analog7 = adcValues[6],
 8002176:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
        struct analogData_t analogStruct = {
 8002178:	b29b      	uxth	r3, r3
 800217a:	833b      	strh	r3, [r7, #24]
            .analog8 = adcValues[7]
 800217c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
        struct analogData_t analogStruct = {
 800217e:	b29b      	uxth	r3, r3
 8002180:	837b      	strh	r3, [r7, #26]
        };
        analogPack(analogRxData, &analogStruct, ANALOG_DATA_LENGTH);
 8002182:	f107 010c 	add.w	r1, r7, #12
 8002186:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 800218a:	2210      	movs	r2, #16
 800218c:	4618      	mov	r0, r3
 800218e:	f000 faef 	bl	8002770 <ucr_01_front_analog_pack>
        HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &analogHeader, analogRxData);
 8002192:	f107 0260 	add.w	r2, r7, #96	@ 0x60
 8002196:	f107 031c 	add.w	r3, r7, #28
 800219a:	4619      	mov	r1, r3
 800219c:	4807      	ldr	r0, [pc, #28]	@ (80021bc <txAnalogThreadEntry+0xa4>)
 800219e:	f003 faed 	bl	800577c <HAL_FDCAN_AddMessageToTxFifoQ>
        tx_thread_sleep(1);
 80021a2:	2001      	movs	r0, #1
 80021a4:	f009 fe0e 	bl	800bdc4 <_tx_thread_sleep>
    while(1){
 80021a8:	bf00      	nop
 80021aa:	e7c6      	b.n	800213a <txAnalogThreadEntry+0x22>
 80021ac:	0800d5dc 	.word	0x0800d5dc
 80021b0:	0800d514 	.word	0x0800d514
 80021b4:	20010114 	.word	0x20010114
 80021b8:	20010888 	.word	0x20010888
 80021bc:	20010204 	.word	0x20010204

080021c0 <txAeroThreadEntry>:
    }
}

void txAeroThreadEntry(
   ULONG threadInput
){
 80021c0:	b5b0      	push	{r4, r5, r7, lr}
 80021c2:	b096      	sub	sp, #88	@ 0x58
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
    if(UCR_OK != AeroInit()){
 80021c8:	f7ff fd06 	bl	8001bd8 <AeroInit>

    }
    struct aero_t aeroData;
    uint8_t transmitData[AERO_DATA_LENGTH];
    FDCAN_TxHeaderTypeDef aeroHeader = {
 80021cc:	4b2c      	ldr	r3, [pc, #176]	@ (8002280 <txAeroThreadEntry+0xc0>)
 80021ce:	f107 0408 	add.w	r4, r7, #8
 80021d2:	461d      	mov	r5, r3
 80021d4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80021d6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80021d8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80021da:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80021dc:	682b      	ldr	r3, [r5, #0]
 80021de:	6023      	str	r3, [r4, #0]
        .TxEventFifoControl = FDCAN_NO_TX_EVENTS,
        .MessageMarker = 0
    };

    while(1){
        for(int i = 0; i < NUM_AERO_SENSORS; i ++){
 80021e0:	2300      	movs	r3, #0
 80021e2:	657b      	str	r3, [r7, #84]	@ 0x54
 80021e4:	e009      	b.n	80021fa <txAeroThreadEntry+0x3a>
            StartSensorReading(&AeroSensors[i]);
 80021e6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80021e8:	00db      	lsls	r3, r3, #3
 80021ea:	4a26      	ldr	r2, [pc, #152]	@ (8002284 <txAeroThreadEntry+0xc4>)
 80021ec:	4413      	add	r3, r2
 80021ee:	4618      	mov	r0, r3
 80021f0:	f7ff fd44 	bl	8001c7c <StartSensorReading>
        for(int i = 0; i < NUM_AERO_SENSORS; i ++){
 80021f4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80021f6:	3301      	adds	r3, #1
 80021f8:	657b      	str	r3, [r7, #84]	@ 0x54
 80021fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80021fc:	2b02      	cmp	r3, #2
 80021fe:	d9f2      	bls.n	80021e6 <txAeroThreadEntry+0x26>
        }
        tx_thread_sleep(20);
 8002200:	2014      	movs	r0, #20
 8002202:	f009 fddf 	bl	800bdc4 <_tx_thread_sleep>

        for(int i = 0; i < NUM_AERO_SENSORS; i ++){
 8002206:	2300      	movs	r3, #0
 8002208:	653b      	str	r3, [r7, #80]	@ 0x50
 800220a:	e009      	b.n	8002220 <txAeroThreadEntry+0x60>
            ReadData(&AeroSensors[i]);
 800220c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800220e:	00db      	lsls	r3, r3, #3
 8002210:	4a1c      	ldr	r2, [pc, #112]	@ (8002284 <txAeroThreadEntry+0xc4>)
 8002212:	4413      	add	r3, r2
 8002214:	4618      	mov	r0, r3
 8002216:	f7ff fd67 	bl	8001ce8 <ReadData>
        for(int i = 0; i < NUM_AERO_SENSORS; i ++){
 800221a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800221c:	3301      	adds	r3, #1
 800221e:	653b      	str	r3, [r7, #80]	@ 0x50
 8002220:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002222:	2b02      	cmp	r3, #2
 8002224:	d9f2      	bls.n	800220c <txAeroThreadEntry+0x4c>
        }
        aeroData.pressure1 = AeroSensors[0].pressure;
 8002226:	4b17      	ldr	r3, [pc, #92]	@ (8002284 <txAeroThreadEntry+0xc4>)
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        aeroData.pressure2 = AeroSensors[1].pressure;
 800222c:	4b15      	ldr	r3, [pc, #84]	@ (8002284 <txAeroThreadEntry+0xc4>)
 800222e:	689b      	ldr	r3, [r3, #8]
 8002230:	643b      	str	r3, [r7, #64]	@ 0x40
        aeroData.pressure3 = AeroSensors[2].pressure;
 8002232:	4b14      	ldr	r3, [pc, #80]	@ (8002284 <txAeroThreadEntry+0xc4>)
 8002234:	691b      	ldr	r3, [r3, #16]
 8002236:	647b      	str	r3, [r7, #68]	@ 0x44

        aeroData.temperature1 = AeroSensors[0].temperature;
 8002238:	4b12      	ldr	r3, [pc, #72]	@ (8002284 <txAeroThreadEntry+0xc4>)
 800223a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800223e:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
        aeroData.temperature2 = AeroSensors[1].temperature;
 8002242:	4b10      	ldr	r3, [pc, #64]	@ (8002284 <txAeroThreadEntry+0xc4>)
 8002244:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8002248:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
        aeroData.temperature3 = AeroSensors[2].temperature;
 800224c:	4b0d      	ldr	r3, [pc, #52]	@ (8002284 <txAeroThreadEntry+0xc4>)
 800224e:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8002252:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
        aeroPack(transmitData, &aeroData, AERO_DATA_LENGTH);
 8002256:	f107 013c 	add.w	r1, r7, #60	@ 0x3c
 800225a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800225e:	2210      	movs	r2, #16
 8002260:	4618      	mov	r0, r3
 8002262:	f000 fba9 	bl	80029b8 <ucr_01_front_aero_pack>
        tx_thread_sleep(80);
 8002266:	2050      	movs	r0, #80	@ 0x50
 8002268:	f009 fdac 	bl	800bdc4 <_tx_thread_sleep>
        HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &aeroHeader, transmitData);
 800226c:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8002270:	f107 0308 	add.w	r3, r7, #8
 8002274:	4619      	mov	r1, r3
 8002276:	4804      	ldr	r0, [pc, #16]	@ (8002288 <txAeroThreadEntry+0xc8>)
 8002278:	f003 fa80 	bl	800577c <HAL_FDCAN_AddMessageToTxFifoQ>
        for(int i = 0; i < NUM_AERO_SENSORS; i ++){
 800227c:	e7b0      	b.n	80021e0 <txAeroThreadEntry+0x20>
 800227e:	bf00      	nop
 8002280:	0800d538 	.word	0x0800d538
 8002284:	20010500 	.word	0x20010500
 8002288:	20010204 	.word	0x20010204

0800228c <txCAN500HzThreadEntry>:
    }
}

void txCAN500HzThreadEntry(ULONG threadInput){
 800228c:	b580      	push	{r7, lr}
 800228e:	b082      	sub	sp, #8
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]

    while(1){
    	tx_thread_sleep(1000);
 8002294:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002298:	f009 fd94 	bl	800bdc4 <_tx_thread_sleep>
 800229c:	e7fa      	b.n	8002294 <txCAN500HzThreadEntry+0x8>
	...

080022a0 <txCAN100HzThreadEntry>:
    }
}

void txCAN100HzThreadEntry(
    ULONG threadInput
){
 80022a0:	b5b0      	push	{r4, r5, r7, lr}
 80022a2:	b09a      	sub	sp, #104	@ 0x68
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
    if(UCR_OK != FrequencyInit()){
 80022a8:	f000 f87a 	bl	80023a0 <FrequencyInit>

    }
	uint8_t preScalar = htim2.Init.Prescaler + 1;
 80022ac:	4b36      	ldr	r3, [pc, #216]	@ (8002388 <txCAN100HzThreadEntry+0xe8>)
 80022ae:	685b      	ldr	r3, [r3, #4]
 80022b0:	b2db      	uxtb	r3, r3
 80022b2:	3301      	adds	r3, #1
 80022b4:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
    float refClock = TIMCLOCK/(preScalar);
 80022b8:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 80022bc:	4a33      	ldr	r2, [pc, #204]	@ (800238c <txCAN100HzThreadEntry+0xec>)
 80022be:	fb92 f3f3 	sdiv	r3, r2, r3
 80022c2:	ee07 3a90 	vmov	s15, r3
 80022c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80022ca:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
	float frequency[NUM_FREQUENCY_CHANNELS];
	uint8_t frequencyData[FREQUENCY_DATA_LENGTH];
	FDCAN_TxHeaderTypeDef frequencyHeader = {
 80022ce:	4b30      	ldr	r3, [pc, #192]	@ (8002390 <txCAN100HzThreadEntry+0xf0>)
 80022d0:	f107 0418 	add.w	r4, r7, #24
 80022d4:	461d      	mov	r5, r3
 80022d6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80022d8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80022da:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80022dc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80022de:	682b      	ldr	r3, [r5, #0]
 80022e0:	6023      	str	r3, [r4, #0]
	        .MessageMarker = 0
	};

    while(1){
        // Acquire the semaphore
    	tx_semaphore_get(&semaphoreFrequency, TX_WAIT_FOREVER);
 80022e2:	f04f 31ff 	mov.w	r1, #4294967295
 80022e6:	482b      	ldr	r0, [pc, #172]	@ (8002394 <txCAN100HzThreadEntry+0xf4>)
 80022e8:	f00a fe0c 	bl	800cf04 <_txe_semaphore_get>
    	// Convert the data to frequency and encode it
    	for(int i = 0; i < 4; i ++){
 80022ec:	2300      	movs	r3, #0
 80022ee:	667b      	str	r3, [r7, #100]	@ 0x64
 80022f0:	e028      	b.n	8002344 <txCAN100HzThreadEntry+0xa4>
    	    if(!ChannelData[i].difference){
 80022f2:	4a29      	ldr	r2, [pc, #164]	@ (8002398 <txCAN100HzThreadEntry+0xf8>)
 80022f4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80022f6:	019b      	lsls	r3, r3, #6
 80022f8:	4413      	add	r3, r2
 80022fa:	333c      	adds	r3, #60	@ 0x3c
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d108      	bne.n	8002314 <txCAN100HzThreadEntry+0x74>
    	        frequency[i] = 0;
 8002302:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002304:	009b      	lsls	r3, r3, #2
 8002306:	3368      	adds	r3, #104	@ 0x68
 8002308:	443b      	add	r3, r7
 800230a:	3b1c      	subs	r3, #28
 800230c:	f04f 0200 	mov.w	r2, #0
 8002310:	601a      	str	r2, [r3, #0]
 8002312:	e014      	b.n	800233e <txCAN100HzThreadEntry+0x9e>
    	    }else{
    	        frequency[i] = refClock / ChannelData[i].difference;
 8002314:	4a20      	ldr	r2, [pc, #128]	@ (8002398 <txCAN100HzThreadEntry+0xf8>)
 8002316:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002318:	019b      	lsls	r3, r3, #6
 800231a:	4413      	add	r3, r2
 800231c:	333c      	adds	r3, #60	@ 0x3c
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	ee07 3a90 	vmov	s15, r3
 8002324:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002328:	edd7 6a17 	vldr	s13, [r7, #92]	@ 0x5c
 800232c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002330:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002332:	009b      	lsls	r3, r3, #2
 8002334:	3368      	adds	r3, #104	@ 0x68
 8002336:	443b      	add	r3, r7
 8002338:	3b1c      	subs	r3, #28
 800233a:	edc3 7a00 	vstr	s15, [r3]
    	for(int i = 0; i < 4; i ++){
 800233e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002340:	3301      	adds	r3, #1
 8002342:	667b      	str	r3, [r7, #100]	@ 0x64
 8002344:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002346:	2b03      	cmp	r3, #3
 8002348:	ddd3      	ble.n	80022f2 <txCAN100HzThreadEntry+0x52>
    	    }
    	}
    	struct frequencyData_t frequencyStruct = {
    	        .freq1 = frequency[0],
 800234a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    	struct frequencyData_t frequencyStruct = {
 800234c:	60bb      	str	r3, [r7, #8]
    	        .freq2 = frequency[1],
 800234e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
    	struct frequencyData_t frequencyStruct = {
 8002350:	60fb      	str	r3, [r7, #12]
    	        .freq3 = frequency[2],
 8002352:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
    	struct frequencyData_t frequencyStruct = {
 8002354:	613b      	str	r3, [r7, #16]
    	        .freq4 = frequency[3]
 8002356:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
    	struct frequencyData_t frequencyStruct = {
 8002358:	617b      	str	r3, [r7, #20]
    	};
    	frequencyPack(frequencyData, &frequencyStruct, FREQUENCY_DATA_LENGTH);
 800235a:	f107 0108 	add.w	r1, r7, #8
 800235e:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8002362:	2210      	movs	r2, #16
 8002364:	4618      	mov	r0, r3
 8002366:	f000 fc37 	bl	8002bd8 <ucr_01_front_frequency_pack>
    	tx_semaphore_put(&semaphoreFrequency);
 800236a:	480a      	ldr	r0, [pc, #40]	@ (8002394 <txCAN100HzThreadEntry+0xf4>)
 800236c:	f00a fe0c 	bl	800cf88 <_txe_semaphore_put>
    	HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &frequencyHeader, frequencyData);
 8002370:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 8002374:	f107 0318 	add.w	r3, r7, #24
 8002378:	4619      	mov	r1, r3
 800237a:	4808      	ldr	r0, [pc, #32]	@ (800239c <txCAN100HzThreadEntry+0xfc>)
 800237c:	f003 f9fe 	bl	800577c <HAL_FDCAN_AddMessageToTxFifoQ>

        tx_thread_sleep(10);
 8002380:	200a      	movs	r0, #10
 8002382:	f009 fd1f 	bl	800bdc4 <_tx_thread_sleep>
    while(1){
 8002386:	e7ac      	b.n	80022e2 <txCAN100HzThreadEntry+0x42>
 8002388:	20010420 	.word	0x20010420
 800238c:	0a21fe80 	.word	0x0a21fe80
 8002390:	0800d55c 	.word	0x0800d55c
 8002394:	200108c0 	.word	0x200108c0
 8002398:	20010930 	.word	0x20010930
 800239c:	20010204 	.word	0x20010204

080023a0 <FrequencyInit>:
static uint8_t CalculateFrequency(
        frequency_t* channel,
        TIM_HandleTypeDef* htim
);

uint8_t FrequencyInit(void){
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b086      	sub	sp, #24
 80023a4:	af04      	add	r7, sp, #16
    uint8_t retVal = UCR_OK;
 80023a6:	2300      	movs	r3, #0
 80023a8:	70fb      	strb	r3, [r7, #3]
    for(int i = 0; i < NUM_FREQUENCY_CHANNELS; i ++){
 80023aa:	2300      	movs	r3, #0
 80023ac:	607b      	str	r3, [r7, #4]
 80023ae:	e016      	b.n	80023de <FrequencyInit+0x3e>
        ChannelData[i].firstValue = 0;
 80023b0:	4a35      	ldr	r2, [pc, #212]	@ (8002488 <FrequencyInit+0xe8>)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	019b      	lsls	r3, r3, #6
 80023b6:	4413      	add	r3, r2
 80023b8:	2200      	movs	r2, #0
 80023ba:	601a      	str	r2, [r3, #0]
        ChannelData[i].secondValue = 0;
 80023bc:	4a32      	ldr	r2, [pc, #200]	@ (8002488 <FrequencyInit+0xe8>)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	019b      	lsls	r3, r3, #6
 80023c2:	4413      	add	r3, r2
 80023c4:	3304      	adds	r3, #4
 80023c6:	2200      	movs	r2, #0
 80023c8:	601a      	str	r2, [r3, #0]
        ChannelData[i].isFirstCapture = false;
 80023ca:	4a2f      	ldr	r2, [pc, #188]	@ (8002488 <FrequencyInit+0xe8>)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	019b      	lsls	r3, r3, #6
 80023d0:	4413      	add	r3, r2
 80023d2:	3308      	adds	r3, #8
 80023d4:	2200      	movs	r2, #0
 80023d6:	701a      	strb	r2, [r3, #0]
    for(int i = 0; i < NUM_FREQUENCY_CHANNELS; i ++){
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	3301      	adds	r3, #1
 80023dc:	607b      	str	r3, [r7, #4]
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	2b03      	cmp	r3, #3
 80023e2:	d9e5      	bls.n	80023b0 <FrequencyInit+0x10>
//        ChannelData[i].zeroReset = true;
    }
    ChannelData[0].halChannel = TIM_CHANNEL_1;
 80023e4:	4b28      	ldr	r3, [pc, #160]	@ (8002488 <FrequencyInit+0xe8>)
 80023e6:	2200      	movs	r2, #0
 80023e8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    ChannelData[1].halChannel = TIM_CHANNEL_2;
 80023ec:	4b26      	ldr	r3, [pc, #152]	@ (8002488 <FrequencyInit+0xe8>)
 80023ee:	2204      	movs	r2, #4
 80023f0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
    ChannelData[2].halChannel = TIM_CHANNEL_3;
 80023f4:	4b24      	ldr	r3, [pc, #144]	@ (8002488 <FrequencyInit+0xe8>)
 80023f6:	2208      	movs	r2, #8
 80023f8:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
    ChannelData[3].halChannel = TIM_CHANNEL_4;
 80023fc:	4b22      	ldr	r3, [pc, #136]	@ (8002488 <FrequencyInit+0xe8>)
 80023fe:	220c      	movs	r2, #12
 8002400:	f883 20f8 	strb.w	r2, [r3, #248]	@ 0xf8

    tx_timer_create(&ChannelData[0].resetTimer, "resetTimer1", 
 8002404:	232c      	movs	r3, #44	@ 0x2c
 8002406:	9303      	str	r3, [sp, #12]
 8002408:	2300      	movs	r3, #0
 800240a:	9302      	str	r3, [sp, #8]
 800240c:	2300      	movs	r3, #0
 800240e:	9301      	str	r3, [sp, #4]
 8002410:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002414:	9300      	str	r3, [sp, #0]
 8002416:	2300      	movs	r3, #0
 8002418:	4a1c      	ldr	r2, [pc, #112]	@ (800248c <FrequencyInit+0xec>)
 800241a:	491d      	ldr	r1, [pc, #116]	@ (8002490 <FrequencyInit+0xf0>)
 800241c:	481d      	ldr	r0, [pc, #116]	@ (8002494 <FrequencyInit+0xf4>)
 800241e:	f00a ff17 	bl	800d250 <_txe_timer_create>
        timerExpirationFrequency, 0, FREQUENCY_RESET_TIME, 0, TX_NO_ACTIVATE);
    tx_timer_create(&ChannelData[1].resetTimer, "resetTimer2", 
 8002422:	232c      	movs	r3, #44	@ 0x2c
 8002424:	9303      	str	r3, [sp, #12]
 8002426:	2300      	movs	r3, #0
 8002428:	9302      	str	r3, [sp, #8]
 800242a:	2300      	movs	r3, #0
 800242c:	9301      	str	r3, [sp, #4]
 800242e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002432:	9300      	str	r3, [sp, #0]
 8002434:	2301      	movs	r3, #1
 8002436:	4a15      	ldr	r2, [pc, #84]	@ (800248c <FrequencyInit+0xec>)
 8002438:	4917      	ldr	r1, [pc, #92]	@ (8002498 <FrequencyInit+0xf8>)
 800243a:	4818      	ldr	r0, [pc, #96]	@ (800249c <FrequencyInit+0xfc>)
 800243c:	f00a ff08 	bl	800d250 <_txe_timer_create>
        timerExpirationFrequency, 1, FREQUENCY_RESET_TIME, 0, TX_NO_ACTIVATE);
    tx_timer_create(&ChannelData[2].resetTimer, "resetTimer3", 
 8002440:	232c      	movs	r3, #44	@ 0x2c
 8002442:	9303      	str	r3, [sp, #12]
 8002444:	2300      	movs	r3, #0
 8002446:	9302      	str	r3, [sp, #8]
 8002448:	2300      	movs	r3, #0
 800244a:	9301      	str	r3, [sp, #4]
 800244c:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002450:	9300      	str	r3, [sp, #0]
 8002452:	2302      	movs	r3, #2
 8002454:	4a0d      	ldr	r2, [pc, #52]	@ (800248c <FrequencyInit+0xec>)
 8002456:	4912      	ldr	r1, [pc, #72]	@ (80024a0 <FrequencyInit+0x100>)
 8002458:	4812      	ldr	r0, [pc, #72]	@ (80024a4 <FrequencyInit+0x104>)
 800245a:	f00a fef9 	bl	800d250 <_txe_timer_create>
        timerExpirationFrequency, 2, FREQUENCY_RESET_TIME, 0, TX_NO_ACTIVATE);
    tx_timer_create(&ChannelData[3].resetTimer, "resetTimer4", 
 800245e:	232c      	movs	r3, #44	@ 0x2c
 8002460:	9303      	str	r3, [sp, #12]
 8002462:	2300      	movs	r3, #0
 8002464:	9302      	str	r3, [sp, #8]
 8002466:	2300      	movs	r3, #0
 8002468:	9301      	str	r3, [sp, #4]
 800246a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800246e:	9300      	str	r3, [sp, #0]
 8002470:	2303      	movs	r3, #3
 8002472:	4a06      	ldr	r2, [pc, #24]	@ (800248c <FrequencyInit+0xec>)
 8002474:	490c      	ldr	r1, [pc, #48]	@ (80024a8 <FrequencyInit+0x108>)
 8002476:	480d      	ldr	r0, [pc, #52]	@ (80024ac <FrequencyInit+0x10c>)
 8002478:	f00a feea 	bl	800d250 <_txe_timer_create>
        timerExpirationFrequency, 3, FREQUENCY_RESET_TIME, 0, TX_NO_ACTIVATE);
    return retVal;
 800247c:	78fb      	ldrb	r3, [r7, #3]
}
 800247e:	4618      	mov	r0, r3
 8002480:	3708      	adds	r7, #8
 8002482:	46bd      	mov	sp, r7
 8002484:	bd80      	pop	{r7, pc}
 8002486:	bf00      	nop
 8002488:	20010930 	.word	0x20010930
 800248c:	08002611 	.word	0x08002611
 8002490:	0800d580 	.word	0x0800d580
 8002494:	2001093c 	.word	0x2001093c
 8002498:	0800d58c 	.word	0x0800d58c
 800249c:	2001097c 	.word	0x2001097c
 80024a0:	0800d598 	.word	0x0800d598
 80024a4:	200109bc 	.word	0x200109bc
 80024a8:	0800d5a4 	.word	0x0800d5a4
 80024ac:	200109fc 	.word	0x200109fc

080024b0 <HAL_TIM_IC_CaptureCallback>:
  * @param htim: Timer handle
  * @retval void
  */
void HAL_TIM_IC_CaptureCallback(
    TIM_HandleTypeDef* htim
){
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b084      	sub	sp, #16
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
    uint8_t channel = 0;
 80024b8:	2300      	movs	r3, #0
 80024ba:	73fb      	strb	r3, [r7, #15]
    switch (htim->Channel){
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	7f1b      	ldrb	r3, [r3, #28]
 80024c0:	3b01      	subs	r3, #1
 80024c2:	2b07      	cmp	r3, #7
 80024c4:	d827      	bhi.n	8002516 <HAL_TIM_IC_CaptureCallback+0x66>
 80024c6:	a201      	add	r2, pc, #4	@ (adr r2, 80024cc <HAL_TIM_IC_CaptureCallback+0x1c>)
 80024c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024cc:	080024ed 	.word	0x080024ed
 80024d0:	080024f3 	.word	0x080024f3
 80024d4:	08002517 	.word	0x08002517
 80024d8:	080024f9 	.word	0x080024f9
 80024dc:	08002517 	.word	0x08002517
 80024e0:	08002517 	.word	0x08002517
 80024e4:	08002517 	.word	0x08002517
 80024e8:	080024ff 	.word	0x080024ff
        case HAL_TIM_ACTIVE_CHANNEL_1:
            channel = 0;
 80024ec:	2300      	movs	r3, #0
 80024ee:	73fb      	strb	r3, [r7, #15]
            break;
 80024f0:	e008      	b.n	8002504 <HAL_TIM_IC_CaptureCallback+0x54>
        case HAL_TIM_ACTIVE_CHANNEL_2:
            channel = 1;
 80024f2:	2301      	movs	r3, #1
 80024f4:	73fb      	strb	r3, [r7, #15]
            break;
 80024f6:	e005      	b.n	8002504 <HAL_TIM_IC_CaptureCallback+0x54>
        case HAL_TIM_ACTIVE_CHANNEL_3:
            channel = 2;
 80024f8:	2302      	movs	r3, #2
 80024fa:	73fb      	strb	r3, [r7, #15]
            break;
 80024fc:	e002      	b.n	8002504 <HAL_TIM_IC_CaptureCallback+0x54>
        case HAL_TIM_ACTIVE_CHANNEL_4:
            channel = 3;
 80024fe:	2303      	movs	r3, #3
 8002500:	73fb      	strb	r3, [r7, #15]
            break;
 8002502:	bf00      	nop
        default:
            return;
    }
    CalculateFrequency(&ChannelData[channel], htim);
 8002504:	7bfb      	ldrb	r3, [r7, #15]
 8002506:	019b      	lsls	r3, r3, #6
 8002508:	4a05      	ldr	r2, [pc, #20]	@ (8002520 <HAL_TIM_IC_CaptureCallback+0x70>)
 800250a:	4413      	add	r3, r2
 800250c:	6879      	ldr	r1, [r7, #4]
 800250e:	4618      	mov	r0, r3
 8002510:	f000 f808 	bl	8002524 <CalculateFrequency>
 8002514:	e000      	b.n	8002518 <HAL_TIM_IC_CaptureCallback+0x68>
            return;
 8002516:	bf00      	nop
}
 8002518:	3710      	adds	r7, #16
 800251a:	46bd      	mov	sp, r7
 800251c:	bd80      	pop	{r7, pc}
 800251e:	bf00      	nop
 8002520:	20010930 	.word	0x20010930

08002524 <CalculateFrequency>:

static uint8_t CalculateFrequency(
    frequency_t* channel,
    TIM_HandleTypeDef* htim
){
 8002524:	b580      	push	{r7, lr}
 8002526:	b084      	sub	sp, #16
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
 800252c:	6039      	str	r1, [r7, #0]
    uint8_t retVal = UCR_OK;
 800252e:	2300      	movs	r3, #0
 8002530:	73fb      	strb	r3, [r7, #15]
    // Check if first rising edge to begin capture
    if(TX_SUCCESS != tx_semaphore_get(&semaphoreFrequency, TX_NO_WAIT)){
 8002532:	2100      	movs	r1, #0
 8002534:	4835      	ldr	r0, [pc, #212]	@ (800260c <CalculateFrequency+0xe8>)
 8002536:	f00a fce5 	bl	800cf04 <_txe_semaphore_get>
 800253a:	4603      	mov	r3, r0
 800253c:	2b00      	cmp	r3, #0
 800253e:	d003      	beq.n	8002548 <CalculateFrequency+0x24>
        retVal = UCR_NOT_OK;
 8002540:	2301      	movs	r3, #1
 8002542:	73fb      	strb	r3, [r7, #15]
        return retVal;
 8002544:	7bfb      	ldrb	r3, [r7, #15]
 8002546:	e05c      	b.n	8002602 <CalculateFrequency+0xde>
    }

    if(!channel->isFirstCapture){
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	7a1b      	ldrb	r3, [r3, #8]
 800254c:	f083 0301 	eor.w	r3, r3, #1
 8002550:	b2db      	uxtb	r3, r3
 8002552:	2b00      	cmp	r3, #0
 8002554:	d012      	beq.n	800257c <CalculateFrequency+0x58>
        if(TX_SUCCESS != tx_timer_activate(&channel->resetTimer)){
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	330c      	adds	r3, #12
 800255a:	4618      	mov	r0, r3
 800255c:	f00a fe24 	bl	800d1a8 <_txe_timer_activate>
                   // ADD error handler stuff here;
        }
        channel->firstValue = HAL_TIM_ReadCapturedValue(htim, channel->halChannel);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002566:	4619      	mov	r1, r3
 8002568:	6838      	ldr	r0, [r7, #0]
 800256a:	f007 fbf1 	bl	8009d50 <HAL_TIM_ReadCapturedValue>
 800256e:	4602      	mov	r2, r0
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	601a      	str	r2, [r3, #0]
        // Set flag to indicate next value will be second rising edge
        channel->isFirstCapture = true;
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	2201      	movs	r2, #1
 8002578:	721a      	strb	r2, [r3, #8]
 800257a:	e036      	b.n	80025ea <CalculateFrequency+0xc6>
    }else{
        // Stop the reset timer
        if(TX_SUCCESS != tx_timer_deactivate(&channel->resetTimer)){
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	330c      	adds	r3, #12
 8002580:	4618      	mov	r0, r3
 8002582:	f00a ff11 	bl	800d3a8 <_txe_timer_deactivate>
            // ADD error handler stuff here;
        }
        channel->secondValue = HAL_TIM_ReadCapturedValue(htim, channel->halChannel);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800258c:	4619      	mov	r1, r3
 800258e:	6838      	ldr	r0, [r7, #0]
 8002590:	f007 fbde 	bl	8009d50 <HAL_TIM_ReadCapturedValue>
 8002594:	4602      	mov	r2, r0
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	605a      	str	r2, [r3, #4]
        // Check if the first capture was before the second
        if(channel->secondValue > channel->firstValue){
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	685a      	ldr	r2, [r3, #4]
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	429a      	cmp	r2, r3
 80025a4:	d907      	bls.n	80025b6 <CalculateFrequency+0x92>
            // Calculate the difference
            channel->difference = channel->secondValue - channel->firstValue;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	685a      	ldr	r2, [r3, #4]
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	1ad2      	subs	r2, r2, r3
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80025b4:	e010      	b.n	80025d8 <CalculateFrequency+0xb4>
        } else if (channel->secondValue < channel->firstValue){
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	685a      	ldr	r2, [r3, #4]
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	429a      	cmp	r2, r3
 80025c0:	d20a      	bcs.n	80025d8 <CalculateFrequency+0xb4>
            channel->difference = ((htim->Init.Period - channel->firstValue) + channel->secondValue) + 1;
 80025c2:	683b      	ldr	r3, [r7, #0]
 80025c4:	68da      	ldr	r2, [r3, #12]
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	1ad2      	subs	r2, r2, r3
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	685b      	ldr	r3, [r3, #4]
 80025d0:	4413      	add	r3, r2
 80025d2:	1c5a      	adds	r2, r3, #1
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        // Reset the first capture state
        channel->firstValue = channel->secondValue;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	685a      	ldr	r2, [r3, #4]
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	601a      	str	r2, [r3, #0]
        if(TX_SUCCESS != tx_timer_activate(&channel->resetTimer)){
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	330c      	adds	r3, #12
 80025e4:	4618      	mov	r0, r3
 80025e6:	f00a fddf 	bl	800d1a8 <_txe_timer_activate>
                   // ADD error handler stuff here;
        }
    }
    // Release the semaphore
    if(TX_SUCCESS != tx_semaphore_put(&semaphoreFrequency)){
 80025ea:	4808      	ldr	r0, [pc, #32]	@ (800260c <CalculateFrequency+0xe8>)
 80025ec:	f00a fccc 	bl	800cf88 <_txe_semaphore_put>
        // ADD error handler stuff here;
    }
    // Reset the timer;
    if(TX_SUCCESS != tx_timer_change(&channel->resetTimer, FREQUENCY_RESET_TIME, 0)){
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	330c      	adds	r3, #12
 80025f4:	2200      	movs	r2, #0
 80025f6:	f241 3188 	movw	r1, #5000	@ 0x1388
 80025fa:	4618      	mov	r0, r3
 80025fc:	f00a fdf2 	bl	800d1e4 <_txe_timer_change>
        // ADD error handler stuff here;
    }
    return retVal;
 8002600:	7bfb      	ldrb	r3, [r7, #15]
}
 8002602:	4618      	mov	r0, r3
 8002604:	3710      	adds	r7, #16
 8002606:	46bd      	mov	sp, r7
 8002608:	bd80      	pop	{r7, pc}
 800260a:	bf00      	nop
 800260c:	200108c0 	.word	0x200108c0

08002610 <timerExpirationFrequency>:
  * @param channel: the number of the timer
  * @retval void
  */
void timerExpirationFrequency(
    ULONG channel
){
 8002610:	b580      	push	{r7, lr}
 8002612:	b082      	sub	sp, #8
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
    // Attempt to acquire the semaphore
    if(TX_SUCCESS != tx_semaphore_get(&semaphoreFrequency, TX_NO_WAIT)){
 8002618:	2100      	movs	r1, #0
 800261a:	4818      	ldr	r0, [pc, #96]	@ (800267c <timerExpirationFrequency+0x6c>)
 800261c:	f00a fc72 	bl	800cf04 <_txe_semaphore_get>
 8002620:	4603      	mov	r3, r0
 8002622:	2b00      	cmp	r3, #0
 8002624:	d126      	bne.n	8002674 <timerExpirationFrequency+0x64>
        return;
    }
    // Set the first capture and difference to zero
    ChannelData[channel].isFirstCapture = false;
 8002626:	4a16      	ldr	r2, [pc, #88]	@ (8002680 <timerExpirationFrequency+0x70>)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	019b      	lsls	r3, r3, #6
 800262c:	4413      	add	r3, r2
 800262e:	3308      	adds	r3, #8
 8002630:	2200      	movs	r2, #0
 8002632:	701a      	strb	r2, [r3, #0]
    ChannelData[channel].difference = 0;
 8002634:	4a12      	ldr	r2, [pc, #72]	@ (8002680 <timerExpirationFrequency+0x70>)
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	019b      	lsls	r3, r3, #6
 800263a:	4413      	add	r3, r2
 800263c:	333c      	adds	r3, #60	@ 0x3c
 800263e:	2200      	movs	r2, #0
 8002640:	601a      	str	r2, [r3, #0]
    // Reset the timer
    tx_timer_deactivate(&ChannelData[channel].resetTimer);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	019b      	lsls	r3, r3, #6
 8002646:	3308      	adds	r3, #8
 8002648:	4a0d      	ldr	r2, [pc, #52]	@ (8002680 <timerExpirationFrequency+0x70>)
 800264a:	4413      	add	r3, r2
 800264c:	3304      	adds	r3, #4
 800264e:	4618      	mov	r0, r3
 8002650:	f00a feaa 	bl	800d3a8 <_txe_timer_deactivate>
    tx_timer_change(&ChannelData[channel].resetTimer, FREQUENCY_RESET_TIME, 0);
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	019b      	lsls	r3, r3, #6
 8002658:	3308      	adds	r3, #8
 800265a:	4a09      	ldr	r2, [pc, #36]	@ (8002680 <timerExpirationFrequency+0x70>)
 800265c:	4413      	add	r3, r2
 800265e:	3304      	adds	r3, #4
 8002660:	2200      	movs	r2, #0
 8002662:	f241 3188 	movw	r1, #5000	@ 0x1388
 8002666:	4618      	mov	r0, r3
 8002668:	f00a fdbc 	bl	800d1e4 <_txe_timer_change>
    // Release the semaphore
    tx_semaphore_put(&semaphoreFrequency);
 800266c:	4803      	ldr	r0, [pc, #12]	@ (800267c <timerExpirationFrequency+0x6c>)
 800266e:	f00a fc8b 	bl	800cf88 <_txe_semaphore_put>
    return;
 8002672:	e000      	b.n	8002676 <timerExpirationFrequency+0x66>
        return;
 8002674:	bf00      	nop
}
 8002676:	3708      	adds	r7, #8
 8002678:	46bd      	mov	sp, r7
 800267a:	bd80      	pop	{r7, pc}
 800267c:	200108c0 	.word	0x200108c0
 8002680:	20010930 	.word	0x20010930

08002684 <HAL_GPIO_EXTI_Callback>:
#include "exti.h"
#include "stdint.h"
#include "main.h"
#include "threadx.h"

void HAL_GPIO_EXTI_Callback(uint16_t pin){
 8002684:	b580      	push	{r7, lr}
 8002686:	b082      	sub	sp, #8
 8002688:	af00      	add	r7, sp, #0
 800268a:	4603      	mov	r3, r0
 800268c:	80fb      	strh	r3, [r7, #6]
    if(pin == DRDY1_Pin){
 800268e:	88fb      	ldrh	r3, [r7, #6]
 8002690:	2b01      	cmp	r3, #1
 8002692:	d103      	bne.n	800269c <HAL_GPIO_EXTI_Callback+0x18>
        tx_semaphore_put(&semaphoreExADC1);
 8002694:	4807      	ldr	r0, [pc, #28]	@ (80026b4 <HAL_GPIO_EXTI_Callback+0x30>)
 8002696:	f00a fc77 	bl	800cf88 <_txe_semaphore_put>
    }else if(pin == DRDY2_Pin){
        tx_semaphore_put(&semaphoreExADC2);
    }
}
 800269a:	e006      	b.n	80026aa <HAL_GPIO_EXTI_Callback+0x26>
    }else if(pin == DRDY2_Pin){
 800269c:	88fb      	ldrh	r3, [r7, #6]
 800269e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80026a2:	d102      	bne.n	80026aa <HAL_GPIO_EXTI_Callback+0x26>
        tx_semaphore_put(&semaphoreExADC2);
 80026a4:	4804      	ldr	r0, [pc, #16]	@ (80026b8 <HAL_GPIO_EXTI_Callback+0x34>)
 80026a6:	f00a fc6f 	bl	800cf88 <_txe_semaphore_put>
}
 80026aa:	bf00      	nop
 80026ac:	3708      	adds	r7, #8
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd80      	pop	{r7, pc}
 80026b2:	bf00      	nop
 80026b4:	200108dc 	.word	0x200108dc
 80026b8:	200108f8 	.word	0x200108f8

080026bc <pack_left_shift_u16>:

static inline uint8_t pack_left_shift_u16(
    uint16_t value,
    uint8_t shift,
    uint8_t mask)
{
 80026bc:	b480      	push	{r7}
 80026be:	b083      	sub	sp, #12
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	4603      	mov	r3, r0
 80026c4:	80fb      	strh	r3, [r7, #6]
 80026c6:	460b      	mov	r3, r1
 80026c8:	717b      	strb	r3, [r7, #5]
 80026ca:	4613      	mov	r3, r2
 80026cc:	713b      	strb	r3, [r7, #4]
    return (uint8_t)((uint8_t)(value << shift) & mask);
 80026ce:	88fa      	ldrh	r2, [r7, #6]
 80026d0:	797b      	ldrb	r3, [r7, #5]
 80026d2:	fa02 f303 	lsl.w	r3, r2, r3
 80026d6:	b2da      	uxtb	r2, r3
 80026d8:	793b      	ldrb	r3, [r7, #4]
 80026da:	4013      	ands	r3, r2
 80026dc:	b2db      	uxtb	r3, r3
}
 80026de:	4618      	mov	r0, r3
 80026e0:	370c      	adds	r7, #12
 80026e2:	46bd      	mov	sp, r7
 80026e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e8:	4770      	bx	lr

080026ea <pack_left_shift_u32>:

static inline uint8_t pack_left_shift_u32(
    uint32_t value,
    uint8_t shift,
    uint8_t mask)
{
 80026ea:	b480      	push	{r7}
 80026ec:	b083      	sub	sp, #12
 80026ee:	af00      	add	r7, sp, #0
 80026f0:	6078      	str	r0, [r7, #4]
 80026f2:	460b      	mov	r3, r1
 80026f4:	70fb      	strb	r3, [r7, #3]
 80026f6:	4613      	mov	r3, r2
 80026f8:	70bb      	strb	r3, [r7, #2]
    return (uint8_t)((uint8_t)(value << shift) & mask);
 80026fa:	78fb      	ldrb	r3, [r7, #3]
 80026fc:	687a      	ldr	r2, [r7, #4]
 80026fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002702:	b2da      	uxtb	r2, r3
 8002704:	78bb      	ldrb	r3, [r7, #2]
 8002706:	4013      	ands	r3, r2
 8002708:	b2db      	uxtb	r3, r3
}
 800270a:	4618      	mov	r0, r3
 800270c:	370c      	adds	r7, #12
 800270e:	46bd      	mov	sp, r7
 8002710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002714:	4770      	bx	lr

08002716 <pack_right_shift_u16>:

static inline uint8_t pack_right_shift_u16(
    uint16_t value,
    uint8_t shift,
    uint8_t mask)
{
 8002716:	b480      	push	{r7}
 8002718:	b083      	sub	sp, #12
 800271a:	af00      	add	r7, sp, #0
 800271c:	4603      	mov	r3, r0
 800271e:	80fb      	strh	r3, [r7, #6]
 8002720:	460b      	mov	r3, r1
 8002722:	717b      	strb	r3, [r7, #5]
 8002724:	4613      	mov	r3, r2
 8002726:	713b      	strb	r3, [r7, #4]
    return (uint8_t)((uint8_t)(value >> shift) & mask);
 8002728:	88fa      	ldrh	r2, [r7, #6]
 800272a:	797b      	ldrb	r3, [r7, #5]
 800272c:	fa42 f303 	asr.w	r3, r2, r3
 8002730:	b2da      	uxtb	r2, r3
 8002732:	793b      	ldrb	r3, [r7, #4]
 8002734:	4013      	ands	r3, r2
 8002736:	b2db      	uxtb	r3, r3
}
 8002738:	4618      	mov	r0, r3
 800273a:	370c      	adds	r7, #12
 800273c:	46bd      	mov	sp, r7
 800273e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002742:	4770      	bx	lr

08002744 <pack_right_shift_u32>:

static inline uint8_t pack_right_shift_u32(
    uint32_t value,
    uint8_t shift,
    uint8_t mask)
{
 8002744:	b480      	push	{r7}
 8002746:	b083      	sub	sp, #12
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
 800274c:	460b      	mov	r3, r1
 800274e:	70fb      	strb	r3, [r7, #3]
 8002750:	4613      	mov	r3, r2
 8002752:	70bb      	strb	r3, [r7, #2]
    return (uint8_t)((uint8_t)(value >> shift) & mask);
 8002754:	78fb      	ldrb	r3, [r7, #3]
 8002756:	687a      	ldr	r2, [r7, #4]
 8002758:	fa22 f303 	lsr.w	r3, r2, r3
 800275c:	b2da      	uxtb	r2, r3
 800275e:	78bb      	ldrb	r3, [r7, #2]
 8002760:	4013      	ands	r3, r2
 8002762:	b2db      	uxtb	r3, r3
}
 8002764:	4618      	mov	r0, r3
 8002766:	370c      	adds	r7, #12
 8002768:	46bd      	mov	sp, r7
 800276a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276e:	4770      	bx	lr

08002770 <ucr_01_front_analog_pack>:

int ucr_01_front_analog_pack(
    uint8_t *dst_p,
    const struct ucr_01_front_analog_t *src_p,
    size_t size)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b084      	sub	sp, #16
 8002774:	af00      	add	r7, sp, #0
 8002776:	60f8      	str	r0, [r7, #12]
 8002778:	60b9      	str	r1, [r7, #8]
 800277a:	607a      	str	r2, [r7, #4]
    if (size < 16u) {
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2b0f      	cmp	r3, #15
 8002780:	d802      	bhi.n	8002788 <ucr_01_front_analog_pack+0x18>
        return (-EINVAL);
 8002782:	f06f 0315 	mvn.w	r3, #21
 8002786:	e113      	b.n	80029b0 <ucr_01_front_analog_pack+0x240>
    }

    memset(&dst_p[0], 0, 16);
 8002788:	2210      	movs	r2, #16
 800278a:	2100      	movs	r1, #0
 800278c:	68f8      	ldr	r0, [r7, #12]
 800278e:	f00a fe29 	bl	800d3e4 <memset>

    dst_p[0] |= pack_left_shift_u16(src_p->analog1, 0u, 0xffu);
 8002792:	68bb      	ldr	r3, [r7, #8]
 8002794:	881b      	ldrh	r3, [r3, #0]
 8002796:	22ff      	movs	r2, #255	@ 0xff
 8002798:	2100      	movs	r1, #0
 800279a:	4618      	mov	r0, r3
 800279c:	f7ff ff8e 	bl	80026bc <pack_left_shift_u16>
 80027a0:	4603      	mov	r3, r0
 80027a2:	461a      	mov	r2, r3
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	781b      	ldrb	r3, [r3, #0]
 80027a8:	4313      	orrs	r3, r2
 80027aa:	b2da      	uxtb	r2, r3
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	701a      	strb	r2, [r3, #0]
    dst_p[1] |= pack_right_shift_u16(src_p->analog1, 8u, 0xffu);
 80027b0:	68bb      	ldr	r3, [r7, #8]
 80027b2:	881b      	ldrh	r3, [r3, #0]
 80027b4:	22ff      	movs	r2, #255	@ 0xff
 80027b6:	2108      	movs	r1, #8
 80027b8:	4618      	mov	r0, r3
 80027ba:	f7ff ffac 	bl	8002716 <pack_right_shift_u16>
 80027be:	4603      	mov	r3, r0
 80027c0:	4619      	mov	r1, r3
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	3301      	adds	r3, #1
 80027c6:	781a      	ldrb	r2, [r3, #0]
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	3301      	adds	r3, #1
 80027cc:	430a      	orrs	r2, r1
 80027ce:	b2d2      	uxtb	r2, r2
 80027d0:	701a      	strb	r2, [r3, #0]
    dst_p[2] |= pack_left_shift_u16(src_p->analog2, 0u, 0xffu);
 80027d2:	68bb      	ldr	r3, [r7, #8]
 80027d4:	885b      	ldrh	r3, [r3, #2]
 80027d6:	22ff      	movs	r2, #255	@ 0xff
 80027d8:	2100      	movs	r1, #0
 80027da:	4618      	mov	r0, r3
 80027dc:	f7ff ff6e 	bl	80026bc <pack_left_shift_u16>
 80027e0:	4603      	mov	r3, r0
 80027e2:	4619      	mov	r1, r3
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	3302      	adds	r3, #2
 80027e8:	781a      	ldrb	r2, [r3, #0]
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	3302      	adds	r3, #2
 80027ee:	430a      	orrs	r2, r1
 80027f0:	b2d2      	uxtb	r2, r2
 80027f2:	701a      	strb	r2, [r3, #0]
    dst_p[3] |= pack_right_shift_u16(src_p->analog2, 8u, 0xffu);
 80027f4:	68bb      	ldr	r3, [r7, #8]
 80027f6:	885b      	ldrh	r3, [r3, #2]
 80027f8:	22ff      	movs	r2, #255	@ 0xff
 80027fa:	2108      	movs	r1, #8
 80027fc:	4618      	mov	r0, r3
 80027fe:	f7ff ff8a 	bl	8002716 <pack_right_shift_u16>
 8002802:	4603      	mov	r3, r0
 8002804:	4619      	mov	r1, r3
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	3303      	adds	r3, #3
 800280a:	781a      	ldrb	r2, [r3, #0]
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	3303      	adds	r3, #3
 8002810:	430a      	orrs	r2, r1
 8002812:	b2d2      	uxtb	r2, r2
 8002814:	701a      	strb	r2, [r3, #0]
    dst_p[4] |= pack_left_shift_u16(src_p->analog3, 0u, 0xffu);
 8002816:	68bb      	ldr	r3, [r7, #8]
 8002818:	889b      	ldrh	r3, [r3, #4]
 800281a:	22ff      	movs	r2, #255	@ 0xff
 800281c:	2100      	movs	r1, #0
 800281e:	4618      	mov	r0, r3
 8002820:	f7ff ff4c 	bl	80026bc <pack_left_shift_u16>
 8002824:	4603      	mov	r3, r0
 8002826:	4619      	mov	r1, r3
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	3304      	adds	r3, #4
 800282c:	781a      	ldrb	r2, [r3, #0]
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	3304      	adds	r3, #4
 8002832:	430a      	orrs	r2, r1
 8002834:	b2d2      	uxtb	r2, r2
 8002836:	701a      	strb	r2, [r3, #0]
    dst_p[5] |= pack_right_shift_u16(src_p->analog3, 8u, 0xffu);
 8002838:	68bb      	ldr	r3, [r7, #8]
 800283a:	889b      	ldrh	r3, [r3, #4]
 800283c:	22ff      	movs	r2, #255	@ 0xff
 800283e:	2108      	movs	r1, #8
 8002840:	4618      	mov	r0, r3
 8002842:	f7ff ff68 	bl	8002716 <pack_right_shift_u16>
 8002846:	4603      	mov	r3, r0
 8002848:	4619      	mov	r1, r3
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	3305      	adds	r3, #5
 800284e:	781a      	ldrb	r2, [r3, #0]
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	3305      	adds	r3, #5
 8002854:	430a      	orrs	r2, r1
 8002856:	b2d2      	uxtb	r2, r2
 8002858:	701a      	strb	r2, [r3, #0]
    dst_p[6] |= pack_left_shift_u16(src_p->analog4, 0u, 0xffu);
 800285a:	68bb      	ldr	r3, [r7, #8]
 800285c:	88db      	ldrh	r3, [r3, #6]
 800285e:	22ff      	movs	r2, #255	@ 0xff
 8002860:	2100      	movs	r1, #0
 8002862:	4618      	mov	r0, r3
 8002864:	f7ff ff2a 	bl	80026bc <pack_left_shift_u16>
 8002868:	4603      	mov	r3, r0
 800286a:	4619      	mov	r1, r3
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	3306      	adds	r3, #6
 8002870:	781a      	ldrb	r2, [r3, #0]
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	3306      	adds	r3, #6
 8002876:	430a      	orrs	r2, r1
 8002878:	b2d2      	uxtb	r2, r2
 800287a:	701a      	strb	r2, [r3, #0]
    dst_p[7] |= pack_right_shift_u16(src_p->analog4, 8u, 0xffu);
 800287c:	68bb      	ldr	r3, [r7, #8]
 800287e:	88db      	ldrh	r3, [r3, #6]
 8002880:	22ff      	movs	r2, #255	@ 0xff
 8002882:	2108      	movs	r1, #8
 8002884:	4618      	mov	r0, r3
 8002886:	f7ff ff46 	bl	8002716 <pack_right_shift_u16>
 800288a:	4603      	mov	r3, r0
 800288c:	4619      	mov	r1, r3
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	3307      	adds	r3, #7
 8002892:	781a      	ldrb	r2, [r3, #0]
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	3307      	adds	r3, #7
 8002898:	430a      	orrs	r2, r1
 800289a:	b2d2      	uxtb	r2, r2
 800289c:	701a      	strb	r2, [r3, #0]
    dst_p[8] |= pack_left_shift_u16(src_p->analog5, 0u, 0xffu);
 800289e:	68bb      	ldr	r3, [r7, #8]
 80028a0:	891b      	ldrh	r3, [r3, #8]
 80028a2:	22ff      	movs	r2, #255	@ 0xff
 80028a4:	2100      	movs	r1, #0
 80028a6:	4618      	mov	r0, r3
 80028a8:	f7ff ff08 	bl	80026bc <pack_left_shift_u16>
 80028ac:	4603      	mov	r3, r0
 80028ae:	4619      	mov	r1, r3
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	3308      	adds	r3, #8
 80028b4:	781a      	ldrb	r2, [r3, #0]
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	3308      	adds	r3, #8
 80028ba:	430a      	orrs	r2, r1
 80028bc:	b2d2      	uxtb	r2, r2
 80028be:	701a      	strb	r2, [r3, #0]
    dst_p[9] |= pack_right_shift_u16(src_p->analog5, 8u, 0xffu);
 80028c0:	68bb      	ldr	r3, [r7, #8]
 80028c2:	891b      	ldrh	r3, [r3, #8]
 80028c4:	22ff      	movs	r2, #255	@ 0xff
 80028c6:	2108      	movs	r1, #8
 80028c8:	4618      	mov	r0, r3
 80028ca:	f7ff ff24 	bl	8002716 <pack_right_shift_u16>
 80028ce:	4603      	mov	r3, r0
 80028d0:	4619      	mov	r1, r3
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	3309      	adds	r3, #9
 80028d6:	781a      	ldrb	r2, [r3, #0]
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	3309      	adds	r3, #9
 80028dc:	430a      	orrs	r2, r1
 80028de:	b2d2      	uxtb	r2, r2
 80028e0:	701a      	strb	r2, [r3, #0]
    dst_p[10] |= pack_left_shift_u16(src_p->analog6, 0u, 0xffu);
 80028e2:	68bb      	ldr	r3, [r7, #8]
 80028e4:	895b      	ldrh	r3, [r3, #10]
 80028e6:	22ff      	movs	r2, #255	@ 0xff
 80028e8:	2100      	movs	r1, #0
 80028ea:	4618      	mov	r0, r3
 80028ec:	f7ff fee6 	bl	80026bc <pack_left_shift_u16>
 80028f0:	4603      	mov	r3, r0
 80028f2:	4619      	mov	r1, r3
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	330a      	adds	r3, #10
 80028f8:	781a      	ldrb	r2, [r3, #0]
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	330a      	adds	r3, #10
 80028fe:	430a      	orrs	r2, r1
 8002900:	b2d2      	uxtb	r2, r2
 8002902:	701a      	strb	r2, [r3, #0]
    dst_p[11] |= pack_right_shift_u16(src_p->analog6, 8u, 0xffu);
 8002904:	68bb      	ldr	r3, [r7, #8]
 8002906:	895b      	ldrh	r3, [r3, #10]
 8002908:	22ff      	movs	r2, #255	@ 0xff
 800290a:	2108      	movs	r1, #8
 800290c:	4618      	mov	r0, r3
 800290e:	f7ff ff02 	bl	8002716 <pack_right_shift_u16>
 8002912:	4603      	mov	r3, r0
 8002914:	4619      	mov	r1, r3
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	330b      	adds	r3, #11
 800291a:	781a      	ldrb	r2, [r3, #0]
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	330b      	adds	r3, #11
 8002920:	430a      	orrs	r2, r1
 8002922:	b2d2      	uxtb	r2, r2
 8002924:	701a      	strb	r2, [r3, #0]
    dst_p[12] |= pack_left_shift_u16(src_p->analog7, 0u, 0xffu);
 8002926:	68bb      	ldr	r3, [r7, #8]
 8002928:	899b      	ldrh	r3, [r3, #12]
 800292a:	22ff      	movs	r2, #255	@ 0xff
 800292c:	2100      	movs	r1, #0
 800292e:	4618      	mov	r0, r3
 8002930:	f7ff fec4 	bl	80026bc <pack_left_shift_u16>
 8002934:	4603      	mov	r3, r0
 8002936:	4619      	mov	r1, r3
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	330c      	adds	r3, #12
 800293c:	781a      	ldrb	r2, [r3, #0]
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	330c      	adds	r3, #12
 8002942:	430a      	orrs	r2, r1
 8002944:	b2d2      	uxtb	r2, r2
 8002946:	701a      	strb	r2, [r3, #0]
    dst_p[13] |= pack_right_shift_u16(src_p->analog7, 8u, 0xffu);
 8002948:	68bb      	ldr	r3, [r7, #8]
 800294a:	899b      	ldrh	r3, [r3, #12]
 800294c:	22ff      	movs	r2, #255	@ 0xff
 800294e:	2108      	movs	r1, #8
 8002950:	4618      	mov	r0, r3
 8002952:	f7ff fee0 	bl	8002716 <pack_right_shift_u16>
 8002956:	4603      	mov	r3, r0
 8002958:	4619      	mov	r1, r3
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	330d      	adds	r3, #13
 800295e:	781a      	ldrb	r2, [r3, #0]
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	330d      	adds	r3, #13
 8002964:	430a      	orrs	r2, r1
 8002966:	b2d2      	uxtb	r2, r2
 8002968:	701a      	strb	r2, [r3, #0]
    dst_p[14] |= pack_left_shift_u16(src_p->analog8, 0u, 0xffu);
 800296a:	68bb      	ldr	r3, [r7, #8]
 800296c:	89db      	ldrh	r3, [r3, #14]
 800296e:	22ff      	movs	r2, #255	@ 0xff
 8002970:	2100      	movs	r1, #0
 8002972:	4618      	mov	r0, r3
 8002974:	f7ff fea2 	bl	80026bc <pack_left_shift_u16>
 8002978:	4603      	mov	r3, r0
 800297a:	4619      	mov	r1, r3
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	330e      	adds	r3, #14
 8002980:	781a      	ldrb	r2, [r3, #0]
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	330e      	adds	r3, #14
 8002986:	430a      	orrs	r2, r1
 8002988:	b2d2      	uxtb	r2, r2
 800298a:	701a      	strb	r2, [r3, #0]
    dst_p[15] |= pack_right_shift_u16(src_p->analog8, 8u, 0xffu);
 800298c:	68bb      	ldr	r3, [r7, #8]
 800298e:	89db      	ldrh	r3, [r3, #14]
 8002990:	22ff      	movs	r2, #255	@ 0xff
 8002992:	2108      	movs	r1, #8
 8002994:	4618      	mov	r0, r3
 8002996:	f7ff febe 	bl	8002716 <pack_right_shift_u16>
 800299a:	4603      	mov	r3, r0
 800299c:	4619      	mov	r1, r3
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	330f      	adds	r3, #15
 80029a2:	781a      	ldrb	r2, [r3, #0]
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	330f      	adds	r3, #15
 80029a8:	430a      	orrs	r2, r1
 80029aa:	b2d2      	uxtb	r2, r2
 80029ac:	701a      	strb	r2, [r3, #0]

    return (16);
 80029ae:	2310      	movs	r3, #16
}
 80029b0:	4618      	mov	r0, r3
 80029b2:	3710      	adds	r7, #16
 80029b4:	46bd      	mov	sp, r7
 80029b6:	bd80      	pop	{r7, pc}

080029b8 <ucr_01_front_aero_pack>:

int ucr_01_front_aero_pack(
    uint8_t *dst_p,
    const struct ucr_01_front_aero_t *src_p,
    size_t size)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b08a      	sub	sp, #40	@ 0x28
 80029bc:	af00      	add	r7, sp, #0
 80029be:	60f8      	str	r0, [r7, #12]
 80029c0:	60b9      	str	r1, [r7, #8]
 80029c2:	607a      	str	r2, [r7, #4]
    uint16_t temperature3;
    uint32_t pressure1;
    uint32_t pressure2;
    uint32_t pressure3;

    if (size < 16u) {
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2b0f      	cmp	r3, #15
 80029c8:	d802      	bhi.n	80029d0 <ucr_01_front_aero_pack+0x18>
        return (-EINVAL);
 80029ca:	f06f 0315 	mvn.w	r3, #21
 80029ce:	e0ff      	b.n	8002bd0 <ucr_01_front_aero_pack+0x218>
    }

    memset(&dst_p[0], 0, 16);
 80029d0:	2210      	movs	r2, #16
 80029d2:	2100      	movs	r1, #0
 80029d4:	68f8      	ldr	r0, [r7, #12]
 80029d6:	f00a fd05 	bl	800d3e4 <memset>

    pressure1 = (uint32_t)src_p->pressure1;
 80029da:	68bb      	ldr	r3, [r7, #8]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	627b      	str	r3, [r7, #36]	@ 0x24
    dst_p[0] |= pack_left_shift_u32(pressure1, 0u, 0xffu);
 80029e0:	22ff      	movs	r2, #255	@ 0xff
 80029e2:	2100      	movs	r1, #0
 80029e4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80029e6:	f7ff fe80 	bl	80026ea <pack_left_shift_u32>
 80029ea:	4603      	mov	r3, r0
 80029ec:	461a      	mov	r2, r3
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	781b      	ldrb	r3, [r3, #0]
 80029f2:	4313      	orrs	r3, r2
 80029f4:	b2da      	uxtb	r2, r3
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	701a      	strb	r2, [r3, #0]
    dst_p[1] |= pack_right_shift_u32(pressure1, 8u, 0xffu);
 80029fa:	22ff      	movs	r2, #255	@ 0xff
 80029fc:	2108      	movs	r1, #8
 80029fe:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002a00:	f7ff fea0 	bl	8002744 <pack_right_shift_u32>
 8002a04:	4603      	mov	r3, r0
 8002a06:	4619      	mov	r1, r3
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	3301      	adds	r3, #1
 8002a0c:	781a      	ldrb	r2, [r3, #0]
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	3301      	adds	r3, #1
 8002a12:	430a      	orrs	r2, r1
 8002a14:	b2d2      	uxtb	r2, r2
 8002a16:	701a      	strb	r2, [r3, #0]
    dst_p[2] |= pack_right_shift_u32(pressure1, 16u, 0xffu);
 8002a18:	22ff      	movs	r2, #255	@ 0xff
 8002a1a:	2110      	movs	r1, #16
 8002a1c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002a1e:	f7ff fe91 	bl	8002744 <pack_right_shift_u32>
 8002a22:	4603      	mov	r3, r0
 8002a24:	4619      	mov	r1, r3
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	3302      	adds	r3, #2
 8002a2a:	781a      	ldrb	r2, [r3, #0]
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	3302      	adds	r3, #2
 8002a30:	430a      	orrs	r2, r1
 8002a32:	b2d2      	uxtb	r2, r2
 8002a34:	701a      	strb	r2, [r3, #0]
    pressure2 = (uint32_t)src_p->pressure2;
 8002a36:	68bb      	ldr	r3, [r7, #8]
 8002a38:	685b      	ldr	r3, [r3, #4]
 8002a3a:	623b      	str	r3, [r7, #32]
    dst_p[3] |= pack_left_shift_u32(pressure2, 0u, 0xffu);
 8002a3c:	22ff      	movs	r2, #255	@ 0xff
 8002a3e:	2100      	movs	r1, #0
 8002a40:	6a38      	ldr	r0, [r7, #32]
 8002a42:	f7ff fe52 	bl	80026ea <pack_left_shift_u32>
 8002a46:	4603      	mov	r3, r0
 8002a48:	4619      	mov	r1, r3
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	3303      	adds	r3, #3
 8002a4e:	781a      	ldrb	r2, [r3, #0]
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	3303      	adds	r3, #3
 8002a54:	430a      	orrs	r2, r1
 8002a56:	b2d2      	uxtb	r2, r2
 8002a58:	701a      	strb	r2, [r3, #0]
    dst_p[4] |= pack_right_shift_u32(pressure2, 8u, 0xffu);
 8002a5a:	22ff      	movs	r2, #255	@ 0xff
 8002a5c:	2108      	movs	r1, #8
 8002a5e:	6a38      	ldr	r0, [r7, #32]
 8002a60:	f7ff fe70 	bl	8002744 <pack_right_shift_u32>
 8002a64:	4603      	mov	r3, r0
 8002a66:	4619      	mov	r1, r3
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	3304      	adds	r3, #4
 8002a6c:	781a      	ldrb	r2, [r3, #0]
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	3304      	adds	r3, #4
 8002a72:	430a      	orrs	r2, r1
 8002a74:	b2d2      	uxtb	r2, r2
 8002a76:	701a      	strb	r2, [r3, #0]
    dst_p[5] |= pack_right_shift_u32(pressure2, 16u, 0xffu);
 8002a78:	22ff      	movs	r2, #255	@ 0xff
 8002a7a:	2110      	movs	r1, #16
 8002a7c:	6a38      	ldr	r0, [r7, #32]
 8002a7e:	f7ff fe61 	bl	8002744 <pack_right_shift_u32>
 8002a82:	4603      	mov	r3, r0
 8002a84:	4619      	mov	r1, r3
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	3305      	adds	r3, #5
 8002a8a:	781a      	ldrb	r2, [r3, #0]
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	3305      	adds	r3, #5
 8002a90:	430a      	orrs	r2, r1
 8002a92:	b2d2      	uxtb	r2, r2
 8002a94:	701a      	strb	r2, [r3, #0]
    pressure3 = (uint32_t)src_p->pressure3;
 8002a96:	68bb      	ldr	r3, [r7, #8]
 8002a98:	689b      	ldr	r3, [r3, #8]
 8002a9a:	61fb      	str	r3, [r7, #28]
    dst_p[6] |= pack_left_shift_u32(pressure3, 0u, 0xffu);
 8002a9c:	22ff      	movs	r2, #255	@ 0xff
 8002a9e:	2100      	movs	r1, #0
 8002aa0:	69f8      	ldr	r0, [r7, #28]
 8002aa2:	f7ff fe22 	bl	80026ea <pack_left_shift_u32>
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	4619      	mov	r1, r3
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	3306      	adds	r3, #6
 8002aae:	781a      	ldrb	r2, [r3, #0]
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	3306      	adds	r3, #6
 8002ab4:	430a      	orrs	r2, r1
 8002ab6:	b2d2      	uxtb	r2, r2
 8002ab8:	701a      	strb	r2, [r3, #0]
    dst_p[7] |= pack_right_shift_u32(pressure3, 8u, 0xffu);
 8002aba:	22ff      	movs	r2, #255	@ 0xff
 8002abc:	2108      	movs	r1, #8
 8002abe:	69f8      	ldr	r0, [r7, #28]
 8002ac0:	f7ff fe40 	bl	8002744 <pack_right_shift_u32>
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	4619      	mov	r1, r3
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	3307      	adds	r3, #7
 8002acc:	781a      	ldrb	r2, [r3, #0]
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	3307      	adds	r3, #7
 8002ad2:	430a      	orrs	r2, r1
 8002ad4:	b2d2      	uxtb	r2, r2
 8002ad6:	701a      	strb	r2, [r3, #0]
    dst_p[8] |= pack_right_shift_u32(pressure3, 16u, 0xffu);
 8002ad8:	22ff      	movs	r2, #255	@ 0xff
 8002ada:	2110      	movs	r1, #16
 8002adc:	69f8      	ldr	r0, [r7, #28]
 8002ade:	f7ff fe31 	bl	8002744 <pack_right_shift_u32>
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	4619      	mov	r1, r3
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	3308      	adds	r3, #8
 8002aea:	781a      	ldrb	r2, [r3, #0]
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	3308      	adds	r3, #8
 8002af0:	430a      	orrs	r2, r1
 8002af2:	b2d2      	uxtb	r2, r2
 8002af4:	701a      	strb	r2, [r3, #0]
    temperature1 = (uint16_t)src_p->temperature1;
 8002af6:	68bb      	ldr	r3, [r7, #8]
 8002af8:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8002afc:	837b      	strh	r3, [r7, #26]
    dst_p[9] |= pack_left_shift_u16(temperature1, 0u, 0xffu);
 8002afe:	8b7b      	ldrh	r3, [r7, #26]
 8002b00:	22ff      	movs	r2, #255	@ 0xff
 8002b02:	2100      	movs	r1, #0
 8002b04:	4618      	mov	r0, r3
 8002b06:	f7ff fdd9 	bl	80026bc <pack_left_shift_u16>
 8002b0a:	4603      	mov	r3, r0
 8002b0c:	4619      	mov	r1, r3
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	3309      	adds	r3, #9
 8002b12:	781a      	ldrb	r2, [r3, #0]
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	3309      	adds	r3, #9
 8002b18:	430a      	orrs	r2, r1
 8002b1a:	b2d2      	uxtb	r2, r2
 8002b1c:	701a      	strb	r2, [r3, #0]
    dst_p[10] |= pack_right_shift_u16(temperature1, 8u, 0xffu);
 8002b1e:	8b7b      	ldrh	r3, [r7, #26]
 8002b20:	22ff      	movs	r2, #255	@ 0xff
 8002b22:	2108      	movs	r1, #8
 8002b24:	4618      	mov	r0, r3
 8002b26:	f7ff fdf6 	bl	8002716 <pack_right_shift_u16>
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	4619      	mov	r1, r3
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	330a      	adds	r3, #10
 8002b32:	781a      	ldrb	r2, [r3, #0]
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	330a      	adds	r3, #10
 8002b38:	430a      	orrs	r2, r1
 8002b3a:	b2d2      	uxtb	r2, r2
 8002b3c:	701a      	strb	r2, [r3, #0]
    temperature2 = (uint16_t)src_p->temperature2;
 8002b3e:	68bb      	ldr	r3, [r7, #8]
 8002b40:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8002b44:	833b      	strh	r3, [r7, #24]
    dst_p[11] |= pack_left_shift_u16(temperature2, 0u, 0xffu);
 8002b46:	8b3b      	ldrh	r3, [r7, #24]
 8002b48:	22ff      	movs	r2, #255	@ 0xff
 8002b4a:	2100      	movs	r1, #0
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	f7ff fdb5 	bl	80026bc <pack_left_shift_u16>
 8002b52:	4603      	mov	r3, r0
 8002b54:	4619      	mov	r1, r3
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	330b      	adds	r3, #11
 8002b5a:	781a      	ldrb	r2, [r3, #0]
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	330b      	adds	r3, #11
 8002b60:	430a      	orrs	r2, r1
 8002b62:	b2d2      	uxtb	r2, r2
 8002b64:	701a      	strb	r2, [r3, #0]
    dst_p[12] |= pack_right_shift_u16(temperature2, 8u, 0xffu);
 8002b66:	8b3b      	ldrh	r3, [r7, #24]
 8002b68:	22ff      	movs	r2, #255	@ 0xff
 8002b6a:	2108      	movs	r1, #8
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	f7ff fdd2 	bl	8002716 <pack_right_shift_u16>
 8002b72:	4603      	mov	r3, r0
 8002b74:	4619      	mov	r1, r3
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	330c      	adds	r3, #12
 8002b7a:	781a      	ldrb	r2, [r3, #0]
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	330c      	adds	r3, #12
 8002b80:	430a      	orrs	r2, r1
 8002b82:	b2d2      	uxtb	r2, r2
 8002b84:	701a      	strb	r2, [r3, #0]
    temperature3 = (uint16_t)src_p->temperature3;
 8002b86:	68bb      	ldr	r3, [r7, #8]
 8002b88:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8002b8c:	82fb      	strh	r3, [r7, #22]
    dst_p[13] |= pack_left_shift_u16(temperature3, 0u, 0xffu);
 8002b8e:	8afb      	ldrh	r3, [r7, #22]
 8002b90:	22ff      	movs	r2, #255	@ 0xff
 8002b92:	2100      	movs	r1, #0
 8002b94:	4618      	mov	r0, r3
 8002b96:	f7ff fd91 	bl	80026bc <pack_left_shift_u16>
 8002b9a:	4603      	mov	r3, r0
 8002b9c:	4619      	mov	r1, r3
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	330d      	adds	r3, #13
 8002ba2:	781a      	ldrb	r2, [r3, #0]
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	330d      	adds	r3, #13
 8002ba8:	430a      	orrs	r2, r1
 8002baa:	b2d2      	uxtb	r2, r2
 8002bac:	701a      	strb	r2, [r3, #0]
    dst_p[14] |= pack_right_shift_u16(temperature3, 8u, 0xffu);
 8002bae:	8afb      	ldrh	r3, [r7, #22]
 8002bb0:	22ff      	movs	r2, #255	@ 0xff
 8002bb2:	2108      	movs	r1, #8
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	f7ff fdae 	bl	8002716 <pack_right_shift_u16>
 8002bba:	4603      	mov	r3, r0
 8002bbc:	4619      	mov	r1, r3
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	330e      	adds	r3, #14
 8002bc2:	781a      	ldrb	r2, [r3, #0]
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	330e      	adds	r3, #14
 8002bc8:	430a      	orrs	r2, r1
 8002bca:	b2d2      	uxtb	r2, r2
 8002bcc:	701a      	strb	r2, [r3, #0]

    return (16);
 8002bce:	2310      	movs	r3, #16
}
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	3728      	adds	r7, #40	@ 0x28
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	bd80      	pop	{r7, pc}

08002bd8 <ucr_01_front_frequency_pack>:

int ucr_01_front_frequency_pack(
    uint8_t *dst_p,
    const struct ucr_01_front_frequency_t *src_p,
    size_t size)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b088      	sub	sp, #32
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	60f8      	str	r0, [r7, #12]
 8002be0:	60b9      	str	r1, [r7, #8]
 8002be2:	607a      	str	r2, [r7, #4]
    uint32_t freq1;
    uint32_t freq2;
    uint32_t freq3;
    uint32_t freq4;

    if (size < 16u) {
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	2b0f      	cmp	r3, #15
 8002be8:	d802      	bhi.n	8002bf0 <ucr_01_front_frequency_pack+0x18>
        return (-EINVAL);
 8002bea:	f06f 0315 	mvn.w	r3, #21
 8002bee:	e112      	b.n	8002e16 <ucr_01_front_frequency_pack+0x23e>
    }

    memset(&dst_p[0], 0, 16);
 8002bf0:	2210      	movs	r2, #16
 8002bf2:	2100      	movs	r1, #0
 8002bf4:	68f8      	ldr	r0, [r7, #12]
 8002bf6:	f00a fbf5 	bl	800d3e4 <memset>

    memcpy(&freq1, &src_p->freq1, sizeof(freq1));
 8002bfa:	68bb      	ldr	r3, [r7, #8]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	61fb      	str	r3, [r7, #28]
    dst_p[0] |= pack_left_shift_u32(freq1, 0u, 0xffu);
 8002c00:	69fb      	ldr	r3, [r7, #28]
 8002c02:	22ff      	movs	r2, #255	@ 0xff
 8002c04:	2100      	movs	r1, #0
 8002c06:	4618      	mov	r0, r3
 8002c08:	f7ff fd6f 	bl	80026ea <pack_left_shift_u32>
 8002c0c:	4603      	mov	r3, r0
 8002c0e:	461a      	mov	r2, r3
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	781b      	ldrb	r3, [r3, #0]
 8002c14:	4313      	orrs	r3, r2
 8002c16:	b2da      	uxtb	r2, r3
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	701a      	strb	r2, [r3, #0]
    dst_p[1] |= pack_right_shift_u32(freq1, 8u, 0xffu);
 8002c1c:	69fb      	ldr	r3, [r7, #28]
 8002c1e:	22ff      	movs	r2, #255	@ 0xff
 8002c20:	2108      	movs	r1, #8
 8002c22:	4618      	mov	r0, r3
 8002c24:	f7ff fd8e 	bl	8002744 <pack_right_shift_u32>
 8002c28:	4603      	mov	r3, r0
 8002c2a:	4619      	mov	r1, r3
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	3301      	adds	r3, #1
 8002c30:	781a      	ldrb	r2, [r3, #0]
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	3301      	adds	r3, #1
 8002c36:	430a      	orrs	r2, r1
 8002c38:	b2d2      	uxtb	r2, r2
 8002c3a:	701a      	strb	r2, [r3, #0]
    dst_p[2] |= pack_right_shift_u32(freq1, 16u, 0xffu);
 8002c3c:	69fb      	ldr	r3, [r7, #28]
 8002c3e:	22ff      	movs	r2, #255	@ 0xff
 8002c40:	2110      	movs	r1, #16
 8002c42:	4618      	mov	r0, r3
 8002c44:	f7ff fd7e 	bl	8002744 <pack_right_shift_u32>
 8002c48:	4603      	mov	r3, r0
 8002c4a:	4619      	mov	r1, r3
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	3302      	adds	r3, #2
 8002c50:	781a      	ldrb	r2, [r3, #0]
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	3302      	adds	r3, #2
 8002c56:	430a      	orrs	r2, r1
 8002c58:	b2d2      	uxtb	r2, r2
 8002c5a:	701a      	strb	r2, [r3, #0]
    dst_p[3] |= pack_right_shift_u32(freq1, 24u, 0xffu);
 8002c5c:	69fb      	ldr	r3, [r7, #28]
 8002c5e:	22ff      	movs	r2, #255	@ 0xff
 8002c60:	2118      	movs	r1, #24
 8002c62:	4618      	mov	r0, r3
 8002c64:	f7ff fd6e 	bl	8002744 <pack_right_shift_u32>
 8002c68:	4603      	mov	r3, r0
 8002c6a:	4619      	mov	r1, r3
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	3303      	adds	r3, #3
 8002c70:	781a      	ldrb	r2, [r3, #0]
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	3303      	adds	r3, #3
 8002c76:	430a      	orrs	r2, r1
 8002c78:	b2d2      	uxtb	r2, r2
 8002c7a:	701a      	strb	r2, [r3, #0]
    memcpy(&freq2, &src_p->freq2, sizeof(freq2));
 8002c7c:	68bb      	ldr	r3, [r7, #8]
 8002c7e:	3304      	adds	r3, #4
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	61bb      	str	r3, [r7, #24]
    dst_p[4] |= pack_left_shift_u32(freq2, 0u, 0xffu);
 8002c84:	69bb      	ldr	r3, [r7, #24]
 8002c86:	22ff      	movs	r2, #255	@ 0xff
 8002c88:	2100      	movs	r1, #0
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	f7ff fd2d 	bl	80026ea <pack_left_shift_u32>
 8002c90:	4603      	mov	r3, r0
 8002c92:	4619      	mov	r1, r3
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	3304      	adds	r3, #4
 8002c98:	781a      	ldrb	r2, [r3, #0]
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	3304      	adds	r3, #4
 8002c9e:	430a      	orrs	r2, r1
 8002ca0:	b2d2      	uxtb	r2, r2
 8002ca2:	701a      	strb	r2, [r3, #0]
    dst_p[5] |= pack_right_shift_u32(freq2, 8u, 0xffu);
 8002ca4:	69bb      	ldr	r3, [r7, #24]
 8002ca6:	22ff      	movs	r2, #255	@ 0xff
 8002ca8:	2108      	movs	r1, #8
 8002caa:	4618      	mov	r0, r3
 8002cac:	f7ff fd4a 	bl	8002744 <pack_right_shift_u32>
 8002cb0:	4603      	mov	r3, r0
 8002cb2:	4619      	mov	r1, r3
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	3305      	adds	r3, #5
 8002cb8:	781a      	ldrb	r2, [r3, #0]
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	3305      	adds	r3, #5
 8002cbe:	430a      	orrs	r2, r1
 8002cc0:	b2d2      	uxtb	r2, r2
 8002cc2:	701a      	strb	r2, [r3, #0]
    dst_p[6] |= pack_right_shift_u32(freq2, 16u, 0xffu);
 8002cc4:	69bb      	ldr	r3, [r7, #24]
 8002cc6:	22ff      	movs	r2, #255	@ 0xff
 8002cc8:	2110      	movs	r1, #16
 8002cca:	4618      	mov	r0, r3
 8002ccc:	f7ff fd3a 	bl	8002744 <pack_right_shift_u32>
 8002cd0:	4603      	mov	r3, r0
 8002cd2:	4619      	mov	r1, r3
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	3306      	adds	r3, #6
 8002cd8:	781a      	ldrb	r2, [r3, #0]
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	3306      	adds	r3, #6
 8002cde:	430a      	orrs	r2, r1
 8002ce0:	b2d2      	uxtb	r2, r2
 8002ce2:	701a      	strb	r2, [r3, #0]
    dst_p[7] |= pack_right_shift_u32(freq2, 24u, 0xffu);
 8002ce4:	69bb      	ldr	r3, [r7, #24]
 8002ce6:	22ff      	movs	r2, #255	@ 0xff
 8002ce8:	2118      	movs	r1, #24
 8002cea:	4618      	mov	r0, r3
 8002cec:	f7ff fd2a 	bl	8002744 <pack_right_shift_u32>
 8002cf0:	4603      	mov	r3, r0
 8002cf2:	4619      	mov	r1, r3
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	3307      	adds	r3, #7
 8002cf8:	781a      	ldrb	r2, [r3, #0]
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	3307      	adds	r3, #7
 8002cfe:	430a      	orrs	r2, r1
 8002d00:	b2d2      	uxtb	r2, r2
 8002d02:	701a      	strb	r2, [r3, #0]
    memcpy(&freq3, &src_p->freq3, sizeof(freq3));
 8002d04:	68bb      	ldr	r3, [r7, #8]
 8002d06:	3308      	adds	r3, #8
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	617b      	str	r3, [r7, #20]
    dst_p[8] |= pack_left_shift_u32(freq3, 0u, 0xffu);
 8002d0c:	697b      	ldr	r3, [r7, #20]
 8002d0e:	22ff      	movs	r2, #255	@ 0xff
 8002d10:	2100      	movs	r1, #0
 8002d12:	4618      	mov	r0, r3
 8002d14:	f7ff fce9 	bl	80026ea <pack_left_shift_u32>
 8002d18:	4603      	mov	r3, r0
 8002d1a:	4619      	mov	r1, r3
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	3308      	adds	r3, #8
 8002d20:	781a      	ldrb	r2, [r3, #0]
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	3308      	adds	r3, #8
 8002d26:	430a      	orrs	r2, r1
 8002d28:	b2d2      	uxtb	r2, r2
 8002d2a:	701a      	strb	r2, [r3, #0]
    dst_p[9] |= pack_right_shift_u32(freq3, 8u, 0xffu);
 8002d2c:	697b      	ldr	r3, [r7, #20]
 8002d2e:	22ff      	movs	r2, #255	@ 0xff
 8002d30:	2108      	movs	r1, #8
 8002d32:	4618      	mov	r0, r3
 8002d34:	f7ff fd06 	bl	8002744 <pack_right_shift_u32>
 8002d38:	4603      	mov	r3, r0
 8002d3a:	4619      	mov	r1, r3
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	3309      	adds	r3, #9
 8002d40:	781a      	ldrb	r2, [r3, #0]
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	3309      	adds	r3, #9
 8002d46:	430a      	orrs	r2, r1
 8002d48:	b2d2      	uxtb	r2, r2
 8002d4a:	701a      	strb	r2, [r3, #0]
    dst_p[10] |= pack_right_shift_u32(freq3, 16u, 0xffu);
 8002d4c:	697b      	ldr	r3, [r7, #20]
 8002d4e:	22ff      	movs	r2, #255	@ 0xff
 8002d50:	2110      	movs	r1, #16
 8002d52:	4618      	mov	r0, r3
 8002d54:	f7ff fcf6 	bl	8002744 <pack_right_shift_u32>
 8002d58:	4603      	mov	r3, r0
 8002d5a:	4619      	mov	r1, r3
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	330a      	adds	r3, #10
 8002d60:	781a      	ldrb	r2, [r3, #0]
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	330a      	adds	r3, #10
 8002d66:	430a      	orrs	r2, r1
 8002d68:	b2d2      	uxtb	r2, r2
 8002d6a:	701a      	strb	r2, [r3, #0]
    dst_p[11] |= pack_right_shift_u32(freq3, 24u, 0xffu);
 8002d6c:	697b      	ldr	r3, [r7, #20]
 8002d6e:	22ff      	movs	r2, #255	@ 0xff
 8002d70:	2118      	movs	r1, #24
 8002d72:	4618      	mov	r0, r3
 8002d74:	f7ff fce6 	bl	8002744 <pack_right_shift_u32>
 8002d78:	4603      	mov	r3, r0
 8002d7a:	4619      	mov	r1, r3
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	330b      	adds	r3, #11
 8002d80:	781a      	ldrb	r2, [r3, #0]
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	330b      	adds	r3, #11
 8002d86:	430a      	orrs	r2, r1
 8002d88:	b2d2      	uxtb	r2, r2
 8002d8a:	701a      	strb	r2, [r3, #0]
    memcpy(&freq4, &src_p->freq4, sizeof(freq4));
 8002d8c:	68bb      	ldr	r3, [r7, #8]
 8002d8e:	330c      	adds	r3, #12
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	613b      	str	r3, [r7, #16]
    dst_p[12] |= pack_left_shift_u32(freq4, 0u, 0xffu);
 8002d94:	693b      	ldr	r3, [r7, #16]
 8002d96:	22ff      	movs	r2, #255	@ 0xff
 8002d98:	2100      	movs	r1, #0
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	f7ff fca5 	bl	80026ea <pack_left_shift_u32>
 8002da0:	4603      	mov	r3, r0
 8002da2:	4619      	mov	r1, r3
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	330c      	adds	r3, #12
 8002da8:	781a      	ldrb	r2, [r3, #0]
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	330c      	adds	r3, #12
 8002dae:	430a      	orrs	r2, r1
 8002db0:	b2d2      	uxtb	r2, r2
 8002db2:	701a      	strb	r2, [r3, #0]
    dst_p[13] |= pack_right_shift_u32(freq4, 8u, 0xffu);
 8002db4:	693b      	ldr	r3, [r7, #16]
 8002db6:	22ff      	movs	r2, #255	@ 0xff
 8002db8:	2108      	movs	r1, #8
 8002dba:	4618      	mov	r0, r3
 8002dbc:	f7ff fcc2 	bl	8002744 <pack_right_shift_u32>
 8002dc0:	4603      	mov	r3, r0
 8002dc2:	4619      	mov	r1, r3
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	330d      	adds	r3, #13
 8002dc8:	781a      	ldrb	r2, [r3, #0]
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	330d      	adds	r3, #13
 8002dce:	430a      	orrs	r2, r1
 8002dd0:	b2d2      	uxtb	r2, r2
 8002dd2:	701a      	strb	r2, [r3, #0]
    dst_p[14] |= pack_right_shift_u32(freq4, 16u, 0xffu);
 8002dd4:	693b      	ldr	r3, [r7, #16]
 8002dd6:	22ff      	movs	r2, #255	@ 0xff
 8002dd8:	2110      	movs	r1, #16
 8002dda:	4618      	mov	r0, r3
 8002ddc:	f7ff fcb2 	bl	8002744 <pack_right_shift_u32>
 8002de0:	4603      	mov	r3, r0
 8002de2:	4619      	mov	r1, r3
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	330e      	adds	r3, #14
 8002de8:	781a      	ldrb	r2, [r3, #0]
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	330e      	adds	r3, #14
 8002dee:	430a      	orrs	r2, r1
 8002df0:	b2d2      	uxtb	r2, r2
 8002df2:	701a      	strb	r2, [r3, #0]
    dst_p[15] |= pack_right_shift_u32(freq4, 24u, 0xffu);
 8002df4:	693b      	ldr	r3, [r7, #16]
 8002df6:	22ff      	movs	r2, #255	@ 0xff
 8002df8:	2118      	movs	r1, #24
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	f7ff fca2 	bl	8002744 <pack_right_shift_u32>
 8002e00:	4603      	mov	r3, r0
 8002e02:	4619      	mov	r1, r3
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	330f      	adds	r3, #15
 8002e08:	781a      	ldrb	r2, [r3, #0]
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	330f      	adds	r3, #15
 8002e0e:	430a      	orrs	r2, r1
 8002e10:	b2d2      	uxtb	r2, r2
 8002e12:	701a      	strb	r2, [r3, #0]

    return (16);
 8002e14:	2310      	movs	r3, #16
}
 8002e16:	4618      	mov	r0, r3
 8002e18:	3720      	adds	r7, #32
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	bd80      	pop	{r7, pc}

08002e1e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e1e:	b580      	push	{r7, lr}
 8002e20:	b082      	sub	sp, #8
 8002e22:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002e24:	2300      	movs	r3, #0
 8002e26:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e28:	2003      	movs	r0, #3
 8002e2a:	f001 ff18 	bl	8004c5e <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002e2e:	200f      	movs	r0, #15
 8002e30:	f7fe fbd2 	bl	80015d8 <HAL_InitTick>
 8002e34:	4603      	mov	r3, r0
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d002      	beq.n	8002e40 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002e3a:	2301      	movs	r3, #1
 8002e3c:	71fb      	strb	r3, [r7, #7]
 8002e3e:	e001      	b.n	8002e44 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002e40:	f7fe fba2 	bl	8001588 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002e44:	79fb      	ldrb	r3, [r7, #7]

}
 8002e46:	4618      	mov	r0, r3
 8002e48:	3708      	adds	r7, #8
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	bd80      	pop	{r7, pc}
	...

08002e50 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e50:	b480      	push	{r7}
 8002e52:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002e54:	4b05      	ldr	r3, [pc, #20]	@ (8002e6c <HAL_IncTick+0x1c>)
 8002e56:	681a      	ldr	r2, [r3, #0]
 8002e58:	4b05      	ldr	r3, [pc, #20]	@ (8002e70 <HAL_IncTick+0x20>)
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	4413      	add	r3, r2
 8002e5e:	4a03      	ldr	r2, [pc, #12]	@ (8002e6c <HAL_IncTick+0x1c>)
 8002e60:	6013      	str	r3, [r2, #0]
}
 8002e62:	bf00      	nop
 8002e64:	46bd      	mov	sp, r7
 8002e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6a:	4770      	bx	lr
 8002e6c:	20010a30 	.word	0x20010a30
 8002e70:	20000050 	.word	0x20000050

08002e74 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e74:	b480      	push	{r7}
 8002e76:	af00      	add	r7, sp, #0
  return uwTick;
 8002e78:	4b03      	ldr	r3, [pc, #12]	@ (8002e88 <HAL_GetTick+0x14>)
 8002e7a:	681b      	ldr	r3, [r3, #0]
}
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e84:	4770      	bx	lr
 8002e86:	bf00      	nop
 8002e88:	20010a30 	.word	0x20010a30

08002e8c <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>:
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE: VREF+ pin is internally connect to VREFINT output.
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE: VREF+ pin is high impedance.
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode)
{
 8002e8c:	b480      	push	{r7}
 8002e8e:	b083      	sub	sp, #12
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(Mode));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode);
 8002e94:	4b06      	ldr	r3, [pc, #24]	@ (8002eb0 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f023 0202 	bic.w	r2, r3, #2
 8002e9c:	4904      	ldr	r1, [pc, #16]	@ (8002eb0 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	4313      	orrs	r3, r2
 8002ea2:	600b      	str	r3, [r1, #0]
}
 8002ea4:	bf00      	nop
 8002ea6:	370c      	adds	r7, #12
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eae:	4770      	bx	lr
 8002eb0:	40010030 	.word	0x40010030

08002eb4 <HAL_SYSCFG_DisableVREFBUF>:
  * @brief  Disable the Internal Voltage Reference buffer (VREFBUF).
  *
  * @retval None
  */
void HAL_SYSCFG_DisableVREFBUF(void)
{
 8002eb4:	b480      	push	{r7}
 8002eb6:	af00      	add	r7, sp, #0
  CLEAR_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 8002eb8:	4b05      	ldr	r3, [pc, #20]	@ (8002ed0 <HAL_SYSCFG_DisableVREFBUF+0x1c>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	4a04      	ldr	r2, [pc, #16]	@ (8002ed0 <HAL_SYSCFG_DisableVREFBUF+0x1c>)
 8002ebe:	f023 0301 	bic.w	r3, r3, #1
 8002ec2:	6013      	str	r3, [r2, #0]
}
 8002ec4:	bf00      	nop
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ecc:	4770      	bx	lr
 8002ece:	bf00      	nop
 8002ed0:	40010030 	.word	0x40010030

08002ed4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002ed4:	b480      	push	{r7}
 8002ed6:	b083      	sub	sp, #12
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
 8002edc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	689b      	ldr	r3, [r3, #8]
 8002ee2:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002ee6:	683b      	ldr	r3, [r7, #0]
 8002ee8:	431a      	orrs	r2, r3
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	609a      	str	r2, [r3, #8]
}
 8002eee:	bf00      	nop
 8002ef0:	370c      	adds	r7, #12
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef8:	4770      	bx	lr

08002efa <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002efa:	b480      	push	{r7}
 8002efc:	b083      	sub	sp, #12
 8002efe:	af00      	add	r7, sp, #0
 8002f00:	6078      	str	r0, [r7, #4]
 8002f02:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	689b      	ldr	r3, [r3, #8]
 8002f08:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	431a      	orrs	r2, r3
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	609a      	str	r2, [r3, #8]
}
 8002f14:	bf00      	nop
 8002f16:	370c      	adds	r7, #12
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1e:	4770      	bx	lr

08002f20 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002f20:	b480      	push	{r7}
 8002f22:	b083      	sub	sp, #12
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	689b      	ldr	r3, [r3, #8]
 8002f2c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002f30:	4618      	mov	r0, r3
 8002f32:	370c      	adds	r7, #12
 8002f34:	46bd      	mov	sp, r7
 8002f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3a:	4770      	bx	lr

08002f3c <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002f3c:	b480      	push	{r7}
 8002f3e:	b087      	sub	sp, #28
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	60f8      	str	r0, [r7, #12]
 8002f44:	60b9      	str	r1, [r7, #8]
 8002f46:	607a      	str	r2, [r7, #4]
 8002f48:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	3360      	adds	r3, #96	@ 0x60
 8002f4e:	461a      	mov	r2, r3
 8002f50:	68bb      	ldr	r3, [r7, #8]
 8002f52:	009b      	lsls	r3, r3, #2
 8002f54:	4413      	add	r3, r2
 8002f56:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002f58:	697b      	ldr	r3, [r7, #20]
 8002f5a:	681a      	ldr	r2, [r3, #0]
 8002f5c:	4b08      	ldr	r3, [pc, #32]	@ (8002f80 <LL_ADC_SetOffset+0x44>)
 8002f5e:	4013      	ands	r3, r2
 8002f60:	687a      	ldr	r2, [r7, #4]
 8002f62:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8002f66:	683a      	ldr	r2, [r7, #0]
 8002f68:	430a      	orrs	r2, r1
 8002f6a:	4313      	orrs	r3, r2
 8002f6c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002f70:	697b      	ldr	r3, [r7, #20]
 8002f72:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002f74:	bf00      	nop
 8002f76:	371c      	adds	r7, #28
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7e:	4770      	bx	lr
 8002f80:	03fff000 	.word	0x03fff000

08002f84 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002f84:	b480      	push	{r7}
 8002f86:	b085      	sub	sp, #20
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
 8002f8c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	3360      	adds	r3, #96	@ 0x60
 8002f92:	461a      	mov	r2, r3
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	009b      	lsls	r3, r3, #2
 8002f98:	4413      	add	r3, r2
 8002f9a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002fa4:	4618      	mov	r0, r3
 8002fa6:	3714      	adds	r7, #20
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fae:	4770      	bx	lr

08002fb0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002fb0:	b480      	push	{r7}
 8002fb2:	b087      	sub	sp, #28
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	60f8      	str	r0, [r7, #12]
 8002fb8:	60b9      	str	r1, [r7, #8]
 8002fba:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	3360      	adds	r3, #96	@ 0x60
 8002fc0:	461a      	mov	r2, r3
 8002fc2:	68bb      	ldr	r3, [r7, #8]
 8002fc4:	009b      	lsls	r3, r3, #2
 8002fc6:	4413      	add	r3, r2
 8002fc8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002fca:	697b      	ldr	r3, [r7, #20]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	431a      	orrs	r2, r3
 8002fd6:	697b      	ldr	r3, [r7, #20]
 8002fd8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002fda:	bf00      	nop
 8002fdc:	371c      	adds	r7, #28
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe4:	4770      	bx	lr

08002fe6 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8002fe6:	b480      	push	{r7}
 8002fe8:	b087      	sub	sp, #28
 8002fea:	af00      	add	r7, sp, #0
 8002fec:	60f8      	str	r0, [r7, #12]
 8002fee:	60b9      	str	r1, [r7, #8]
 8002ff0:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	3360      	adds	r3, #96	@ 0x60
 8002ff6:	461a      	mov	r2, r3
 8002ff8:	68bb      	ldr	r3, [r7, #8]
 8002ffa:	009b      	lsls	r3, r3, #2
 8002ffc:	4413      	add	r3, r2
 8002ffe:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003000:	697b      	ldr	r3, [r7, #20]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	431a      	orrs	r2, r3
 800300c:	697b      	ldr	r3, [r7, #20]
 800300e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8003010:	bf00      	nop
 8003012:	371c      	adds	r7, #28
 8003014:	46bd      	mov	sp, r7
 8003016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301a:	4770      	bx	lr

0800301c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 800301c:	b480      	push	{r7}
 800301e:	b087      	sub	sp, #28
 8003020:	af00      	add	r7, sp, #0
 8003022:	60f8      	str	r0, [r7, #12]
 8003024:	60b9      	str	r1, [r7, #8]
 8003026:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	3360      	adds	r3, #96	@ 0x60
 800302c:	461a      	mov	r2, r3
 800302e:	68bb      	ldr	r3, [r7, #8]
 8003030:	009b      	lsls	r3, r3, #2
 8003032:	4413      	add	r3, r2
 8003034:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003036:	697b      	ldr	r3, [r7, #20]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	431a      	orrs	r2, r3
 8003042:	697b      	ldr	r3, [r7, #20]
 8003044:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8003046:	bf00      	nop
 8003048:	371c      	adds	r7, #28
 800304a:	46bd      	mov	sp, r7
 800304c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003050:	4770      	bx	lr

08003052 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8003052:	b480      	push	{r7}
 8003054:	b083      	sub	sp, #12
 8003056:	af00      	add	r7, sp, #0
 8003058:	6078      	str	r0, [r7, #4]
 800305a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	695b      	ldr	r3, [r3, #20]
 8003060:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003064:	683b      	ldr	r3, [r7, #0]
 8003066:	431a      	orrs	r2, r3
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	615a      	str	r2, [r3, #20]
}
 800306c:	bf00      	nop
 800306e:	370c      	adds	r7, #12
 8003070:	46bd      	mov	sp, r7
 8003072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003076:	4770      	bx	lr

08003078 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8003078:	b480      	push	{r7}
 800307a:	b083      	sub	sp, #12
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	68db      	ldr	r3, [r3, #12]
 8003084:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003088:	2b00      	cmp	r3, #0
 800308a:	d101      	bne.n	8003090 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800308c:	2301      	movs	r3, #1
 800308e:	e000      	b.n	8003092 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003090:	2300      	movs	r3, #0
}
 8003092:	4618      	mov	r0, r3
 8003094:	370c      	adds	r7, #12
 8003096:	46bd      	mov	sp, r7
 8003098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309c:	4770      	bx	lr

0800309e <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800309e:	b480      	push	{r7}
 80030a0:	b087      	sub	sp, #28
 80030a2:	af00      	add	r7, sp, #0
 80030a4:	60f8      	str	r0, [r7, #12]
 80030a6:	60b9      	str	r1, [r7, #8]
 80030a8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	3330      	adds	r3, #48	@ 0x30
 80030ae:	461a      	mov	r2, r3
 80030b0:	68bb      	ldr	r3, [r7, #8]
 80030b2:	0a1b      	lsrs	r3, r3, #8
 80030b4:	009b      	lsls	r3, r3, #2
 80030b6:	f003 030c 	and.w	r3, r3, #12
 80030ba:	4413      	add	r3, r2
 80030bc:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80030be:	697b      	ldr	r3, [r7, #20]
 80030c0:	681a      	ldr	r2, [r3, #0]
 80030c2:	68bb      	ldr	r3, [r7, #8]
 80030c4:	f003 031f 	and.w	r3, r3, #31
 80030c8:	211f      	movs	r1, #31
 80030ca:	fa01 f303 	lsl.w	r3, r1, r3
 80030ce:	43db      	mvns	r3, r3
 80030d0:	401a      	ands	r2, r3
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	0e9b      	lsrs	r3, r3, #26
 80030d6:	f003 011f 	and.w	r1, r3, #31
 80030da:	68bb      	ldr	r3, [r7, #8]
 80030dc:	f003 031f 	and.w	r3, r3, #31
 80030e0:	fa01 f303 	lsl.w	r3, r1, r3
 80030e4:	431a      	orrs	r2, r3
 80030e6:	697b      	ldr	r3, [r7, #20]
 80030e8:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80030ea:	bf00      	nop
 80030ec:	371c      	adds	r7, #28
 80030ee:	46bd      	mov	sp, r7
 80030f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f4:	4770      	bx	lr

080030f6 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80030f6:	b480      	push	{r7}
 80030f8:	b083      	sub	sp, #12
 80030fa:	af00      	add	r7, sp, #0
 80030fc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003102:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8003106:	2b00      	cmp	r3, #0
 8003108:	d101      	bne.n	800310e <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 800310a:	2301      	movs	r3, #1
 800310c:	e000      	b.n	8003110 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 800310e:	2300      	movs	r3, #0
}
 8003110:	4618      	mov	r0, r3
 8003112:	370c      	adds	r7, #12
 8003114:	46bd      	mov	sp, r7
 8003116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311a:	4770      	bx	lr

0800311c <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800311c:	b480      	push	{r7}
 800311e:	b087      	sub	sp, #28
 8003120:	af00      	add	r7, sp, #0
 8003122:	60f8      	str	r0, [r7, #12]
 8003124:	60b9      	str	r1, [r7, #8]
 8003126:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	3314      	adds	r3, #20
 800312c:	461a      	mov	r2, r3
 800312e:	68bb      	ldr	r3, [r7, #8]
 8003130:	0e5b      	lsrs	r3, r3, #25
 8003132:	009b      	lsls	r3, r3, #2
 8003134:	f003 0304 	and.w	r3, r3, #4
 8003138:	4413      	add	r3, r2
 800313a:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800313c:	697b      	ldr	r3, [r7, #20]
 800313e:	681a      	ldr	r2, [r3, #0]
 8003140:	68bb      	ldr	r3, [r7, #8]
 8003142:	0d1b      	lsrs	r3, r3, #20
 8003144:	f003 031f 	and.w	r3, r3, #31
 8003148:	2107      	movs	r1, #7
 800314a:	fa01 f303 	lsl.w	r3, r1, r3
 800314e:	43db      	mvns	r3, r3
 8003150:	401a      	ands	r2, r3
 8003152:	68bb      	ldr	r3, [r7, #8]
 8003154:	0d1b      	lsrs	r3, r3, #20
 8003156:	f003 031f 	and.w	r3, r3, #31
 800315a:	6879      	ldr	r1, [r7, #4]
 800315c:	fa01 f303 	lsl.w	r3, r1, r3
 8003160:	431a      	orrs	r2, r3
 8003162:	697b      	ldr	r3, [r7, #20]
 8003164:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003166:	bf00      	nop
 8003168:	371c      	adds	r7, #28
 800316a:	46bd      	mov	sp, r7
 800316c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003170:	4770      	bx	lr
	...

08003174 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003174:	b480      	push	{r7}
 8003176:	b085      	sub	sp, #20
 8003178:	af00      	add	r7, sp, #0
 800317a:	60f8      	str	r0, [r7, #12]
 800317c:	60b9      	str	r1, [r7, #8]
 800317e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8003186:	68bb      	ldr	r3, [r7, #8]
 8003188:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800318c:	43db      	mvns	r3, r3
 800318e:	401a      	ands	r2, r3
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	f003 0318 	and.w	r3, r3, #24
 8003196:	4908      	ldr	r1, [pc, #32]	@ (80031b8 <LL_ADC_SetChannelSingleDiff+0x44>)
 8003198:	40d9      	lsrs	r1, r3
 800319a:	68bb      	ldr	r3, [r7, #8]
 800319c:	400b      	ands	r3, r1
 800319e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031a2:	431a      	orrs	r2, r3
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80031aa:	bf00      	nop
 80031ac:	3714      	adds	r7, #20
 80031ae:	46bd      	mov	sp, r7
 80031b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b4:	4770      	bx	lr
 80031b6:	bf00      	nop
 80031b8:	0007ffff 	.word	0x0007ffff

080031bc <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80031bc:	b480      	push	{r7}
 80031be:	b083      	sub	sp, #12
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	689b      	ldr	r3, [r3, #8]
 80031c8:	f003 031f 	and.w	r3, r3, #31
}
 80031cc:	4618      	mov	r0, r3
 80031ce:	370c      	adds	r7, #12
 80031d0:	46bd      	mov	sp, r7
 80031d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d6:	4770      	bx	lr

080031d8 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80031d8:	b480      	push	{r7}
 80031da:	b083      	sub	sp, #12
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	689b      	ldr	r3, [r3, #8]
 80031e4:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 80031e8:	4618      	mov	r0, r3
 80031ea:	370c      	adds	r7, #12
 80031ec:	46bd      	mov	sp, r7
 80031ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f2:	4770      	bx	lr

080031f4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80031f4:	b480      	push	{r7}
 80031f6:	b083      	sub	sp, #12
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	689b      	ldr	r3, [r3, #8]
 8003200:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8003204:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003208:	687a      	ldr	r2, [r7, #4]
 800320a:	6093      	str	r3, [r2, #8]
}
 800320c:	bf00      	nop
 800320e:	370c      	adds	r7, #12
 8003210:	46bd      	mov	sp, r7
 8003212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003216:	4770      	bx	lr

08003218 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8003218:	b480      	push	{r7}
 800321a:	b083      	sub	sp, #12
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	689b      	ldr	r3, [r3, #8]
 8003224:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003228:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800322c:	d101      	bne.n	8003232 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800322e:	2301      	movs	r3, #1
 8003230:	e000      	b.n	8003234 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003232:	2300      	movs	r3, #0
}
 8003234:	4618      	mov	r0, r3
 8003236:	370c      	adds	r7, #12
 8003238:	46bd      	mov	sp, r7
 800323a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323e:	4770      	bx	lr

08003240 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003240:	b480      	push	{r7}
 8003242:	b083      	sub	sp, #12
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	689b      	ldr	r3, [r3, #8]
 800324c:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8003250:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003254:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800325c:	bf00      	nop
 800325e:	370c      	adds	r7, #12
 8003260:	46bd      	mov	sp, r7
 8003262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003266:	4770      	bx	lr

08003268 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8003268:	b480      	push	{r7}
 800326a:	b083      	sub	sp, #12
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	689b      	ldr	r3, [r3, #8]
 8003274:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003278:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800327c:	d101      	bne.n	8003282 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800327e:	2301      	movs	r3, #1
 8003280:	e000      	b.n	8003284 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003282:	2300      	movs	r3, #0
}
 8003284:	4618      	mov	r0, r3
 8003286:	370c      	adds	r7, #12
 8003288:	46bd      	mov	sp, r7
 800328a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328e:	4770      	bx	lr

08003290 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003290:	b480      	push	{r7}
 8003292:	b083      	sub	sp, #12
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	689b      	ldr	r3, [r3, #8]
 800329c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80032a0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80032a4:	f043 0201 	orr.w	r2, r3, #1
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80032ac:	bf00      	nop
 80032ae:	370c      	adds	r7, #12
 80032b0:	46bd      	mov	sp, r7
 80032b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b6:	4770      	bx	lr

080032b8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80032b8:	b480      	push	{r7}
 80032ba:	b083      	sub	sp, #12
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	689b      	ldr	r3, [r3, #8]
 80032c4:	f003 0301 	and.w	r3, r3, #1
 80032c8:	2b01      	cmp	r3, #1
 80032ca:	d101      	bne.n	80032d0 <LL_ADC_IsEnabled+0x18>
 80032cc:	2301      	movs	r3, #1
 80032ce:	e000      	b.n	80032d2 <LL_ADC_IsEnabled+0x1a>
 80032d0:	2300      	movs	r3, #0
}
 80032d2:	4618      	mov	r0, r3
 80032d4:	370c      	adds	r7, #12
 80032d6:	46bd      	mov	sp, r7
 80032d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032dc:	4770      	bx	lr

080032de <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80032de:	b480      	push	{r7}
 80032e0:	b083      	sub	sp, #12
 80032e2:	af00      	add	r7, sp, #0
 80032e4:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	689b      	ldr	r3, [r3, #8]
 80032ea:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80032ee:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80032f2:	f043 0204 	orr.w	r2, r3, #4
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80032fa:	bf00      	nop
 80032fc:	370c      	adds	r7, #12
 80032fe:	46bd      	mov	sp, r7
 8003300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003304:	4770      	bx	lr

08003306 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003306:	b480      	push	{r7}
 8003308:	b083      	sub	sp, #12
 800330a:	af00      	add	r7, sp, #0
 800330c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	689b      	ldr	r3, [r3, #8]
 8003312:	f003 0304 	and.w	r3, r3, #4
 8003316:	2b04      	cmp	r3, #4
 8003318:	d101      	bne.n	800331e <LL_ADC_REG_IsConversionOngoing+0x18>
 800331a:	2301      	movs	r3, #1
 800331c:	e000      	b.n	8003320 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800331e:	2300      	movs	r3, #0
}
 8003320:	4618      	mov	r0, r3
 8003322:	370c      	adds	r7, #12
 8003324:	46bd      	mov	sp, r7
 8003326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332a:	4770      	bx	lr

0800332c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800332c:	b480      	push	{r7}
 800332e:	b083      	sub	sp, #12
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	689b      	ldr	r3, [r3, #8]
 8003338:	f003 0308 	and.w	r3, r3, #8
 800333c:	2b08      	cmp	r3, #8
 800333e:	d101      	bne.n	8003344 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003340:	2301      	movs	r3, #1
 8003342:	e000      	b.n	8003346 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003344:	2300      	movs	r3, #0
}
 8003346:	4618      	mov	r0, r3
 8003348:	370c      	adds	r7, #12
 800334a:	46bd      	mov	sp, r7
 800334c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003350:	4770      	bx	lr
	...

08003354 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003354:	b590      	push	{r4, r7, lr}
 8003356:	b089      	sub	sp, #36	@ 0x24
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800335c:	2300      	movs	r3, #0
 800335e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8003360:	2300      	movs	r3, #0
 8003362:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2b00      	cmp	r3, #0
 8003368:	d101      	bne.n	800336e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800336a:	2301      	movs	r3, #1
 800336c:	e1a9      	b.n	80036c2 <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	695b      	ldr	r3, [r3, #20]
 8003372:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003378:	2b00      	cmp	r3, #0
 800337a:	d109      	bne.n	8003390 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800337c:	6878      	ldr	r0, [r7, #4]
 800337e:	f7fd fb61 	bl	8000a44 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	2200      	movs	r2, #0
 8003386:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2200      	movs	r2, #0
 800338c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	4618      	mov	r0, r3
 8003396:	f7ff ff3f 	bl	8003218 <LL_ADC_IsDeepPowerDownEnabled>
 800339a:	4603      	mov	r3, r0
 800339c:	2b00      	cmp	r3, #0
 800339e:	d004      	beq.n	80033aa <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	4618      	mov	r0, r3
 80033a6:	f7ff ff25 	bl	80031f4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	4618      	mov	r0, r3
 80033b0:	f7ff ff5a 	bl	8003268 <LL_ADC_IsInternalRegulatorEnabled>
 80033b4:	4603      	mov	r3, r0
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d115      	bne.n	80033e6 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	4618      	mov	r0, r3
 80033c0:	f7ff ff3e 	bl	8003240 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80033c4:	4b9c      	ldr	r3, [pc, #624]	@ (8003638 <HAL_ADC_Init+0x2e4>)
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	099b      	lsrs	r3, r3, #6
 80033ca:	4a9c      	ldr	r2, [pc, #624]	@ (800363c <HAL_ADC_Init+0x2e8>)
 80033cc:	fba2 2303 	umull	r2, r3, r2, r3
 80033d0:	099b      	lsrs	r3, r3, #6
 80033d2:	3301      	adds	r3, #1
 80033d4:	005b      	lsls	r3, r3, #1
 80033d6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80033d8:	e002      	b.n	80033e0 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	3b01      	subs	r3, #1
 80033de:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d1f9      	bne.n	80033da <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	4618      	mov	r0, r3
 80033ec:	f7ff ff3c 	bl	8003268 <LL_ADC_IsInternalRegulatorEnabled>
 80033f0:	4603      	mov	r3, r0
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d10d      	bne.n	8003412 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033fa:	f043 0210 	orr.w	r2, r3, #16
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003406:	f043 0201 	orr.w	r2, r3, #1
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800340e:	2301      	movs	r3, #1
 8003410:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	4618      	mov	r0, r3
 8003418:	f7ff ff75 	bl	8003306 <LL_ADC_REG_IsConversionOngoing>
 800341c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003422:	f003 0310 	and.w	r3, r3, #16
 8003426:	2b00      	cmp	r3, #0
 8003428:	f040 8142 	bne.w	80036b0 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 800342c:	697b      	ldr	r3, [r7, #20]
 800342e:	2b00      	cmp	r3, #0
 8003430:	f040 813e 	bne.w	80036b0 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003438:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800343c:	f043 0202 	orr.w	r2, r3, #2
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4618      	mov	r0, r3
 800344a:	f7ff ff35 	bl	80032b8 <LL_ADC_IsEnabled>
 800344e:	4603      	mov	r3, r0
 8003450:	2b00      	cmp	r3, #0
 8003452:	d141      	bne.n	80034d8 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800345c:	d004      	beq.n	8003468 <HAL_ADC_Init+0x114>
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	4a77      	ldr	r2, [pc, #476]	@ (8003640 <HAL_ADC_Init+0x2ec>)
 8003464:	4293      	cmp	r3, r2
 8003466:	d10f      	bne.n	8003488 <HAL_ADC_Init+0x134>
 8003468:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800346c:	f7ff ff24 	bl	80032b8 <LL_ADC_IsEnabled>
 8003470:	4604      	mov	r4, r0
 8003472:	4873      	ldr	r0, [pc, #460]	@ (8003640 <HAL_ADC_Init+0x2ec>)
 8003474:	f7ff ff20 	bl	80032b8 <LL_ADC_IsEnabled>
 8003478:	4603      	mov	r3, r0
 800347a:	4323      	orrs	r3, r4
 800347c:	2b00      	cmp	r3, #0
 800347e:	bf0c      	ite	eq
 8003480:	2301      	moveq	r3, #1
 8003482:	2300      	movne	r3, #0
 8003484:	b2db      	uxtb	r3, r3
 8003486:	e012      	b.n	80034ae <HAL_ADC_Init+0x15a>
 8003488:	486e      	ldr	r0, [pc, #440]	@ (8003644 <HAL_ADC_Init+0x2f0>)
 800348a:	f7ff ff15 	bl	80032b8 <LL_ADC_IsEnabled>
 800348e:	4604      	mov	r4, r0
 8003490:	486d      	ldr	r0, [pc, #436]	@ (8003648 <HAL_ADC_Init+0x2f4>)
 8003492:	f7ff ff11 	bl	80032b8 <LL_ADC_IsEnabled>
 8003496:	4603      	mov	r3, r0
 8003498:	431c      	orrs	r4, r3
 800349a:	486c      	ldr	r0, [pc, #432]	@ (800364c <HAL_ADC_Init+0x2f8>)
 800349c:	f7ff ff0c 	bl	80032b8 <LL_ADC_IsEnabled>
 80034a0:	4603      	mov	r3, r0
 80034a2:	4323      	orrs	r3, r4
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	bf0c      	ite	eq
 80034a8:	2301      	moveq	r3, #1
 80034aa:	2300      	movne	r3, #0
 80034ac:	b2db      	uxtb	r3, r3
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d012      	beq.n	80034d8 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80034ba:	d004      	beq.n	80034c6 <HAL_ADC_Init+0x172>
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	4a5f      	ldr	r2, [pc, #380]	@ (8003640 <HAL_ADC_Init+0x2ec>)
 80034c2:	4293      	cmp	r3, r2
 80034c4:	d101      	bne.n	80034ca <HAL_ADC_Init+0x176>
 80034c6:	4a62      	ldr	r2, [pc, #392]	@ (8003650 <HAL_ADC_Init+0x2fc>)
 80034c8:	e000      	b.n	80034cc <HAL_ADC_Init+0x178>
 80034ca:	4a62      	ldr	r2, [pc, #392]	@ (8003654 <HAL_ADC_Init+0x300>)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	685b      	ldr	r3, [r3, #4]
 80034d0:	4619      	mov	r1, r3
 80034d2:	4610      	mov	r0, r2
 80034d4:	f7ff fcfe 	bl	8002ed4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	7f5b      	ldrb	r3, [r3, #29]
 80034dc:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80034e2:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80034e8:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80034ee:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80034f6:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80034f8:	4313      	orrs	r3, r2
 80034fa:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003502:	2b01      	cmp	r3, #1
 8003504:	d106      	bne.n	8003514 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800350a:	3b01      	subs	r3, #1
 800350c:	045b      	lsls	r3, r3, #17
 800350e:	69ba      	ldr	r2, [r7, #24]
 8003510:	4313      	orrs	r3, r2
 8003512:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003518:	2b00      	cmp	r3, #0
 800351a:	d009      	beq.n	8003530 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003520:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003528:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800352a:	69ba      	ldr	r2, [r7, #24]
 800352c:	4313      	orrs	r3, r2
 800352e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	68da      	ldr	r2, [r3, #12]
 8003536:	4b48      	ldr	r3, [pc, #288]	@ (8003658 <HAL_ADC_Init+0x304>)
 8003538:	4013      	ands	r3, r2
 800353a:	687a      	ldr	r2, [r7, #4]
 800353c:	6812      	ldr	r2, [r2, #0]
 800353e:	69b9      	ldr	r1, [r7, #24]
 8003540:	430b      	orrs	r3, r1
 8003542:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	691b      	ldr	r3, [r3, #16]
 800354a:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	430a      	orrs	r2, r1
 8003558:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	4618      	mov	r0, r3
 8003560:	f7ff fee4 	bl	800332c <LL_ADC_INJ_IsConversionOngoing>
 8003564:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003566:	697b      	ldr	r3, [r7, #20]
 8003568:	2b00      	cmp	r3, #0
 800356a:	d17f      	bne.n	800366c <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800356c:	693b      	ldr	r3, [r7, #16]
 800356e:	2b00      	cmp	r3, #0
 8003570:	d17c      	bne.n	800366c <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003576:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800357e:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003580:	4313      	orrs	r3, r2
 8003582:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	68db      	ldr	r3, [r3, #12]
 800358a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800358e:	f023 0302 	bic.w	r3, r3, #2
 8003592:	687a      	ldr	r2, [r7, #4]
 8003594:	6812      	ldr	r2, [r2, #0]
 8003596:	69b9      	ldr	r1, [r7, #24]
 8003598:	430b      	orrs	r3, r1
 800359a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	691b      	ldr	r3, [r3, #16]
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d017      	beq.n	80035d4 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	691a      	ldr	r2, [r3, #16]
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80035b2:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80035bc:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80035c0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80035c4:	687a      	ldr	r2, [r7, #4]
 80035c6:	6911      	ldr	r1, [r2, #16]
 80035c8:	687a      	ldr	r2, [r7, #4]
 80035ca:	6812      	ldr	r2, [r2, #0]
 80035cc:	430b      	orrs	r3, r1
 80035ce:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 80035d2:	e013      	b.n	80035fc <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	691a      	ldr	r2, [r3, #16]
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80035e2:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80035ec:	687a      	ldr	r2, [r7, #4]
 80035ee:	6812      	ldr	r2, [r2, #0]
 80035f0:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80035f4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80035f8:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003602:	2b01      	cmp	r3, #1
 8003604:	d12a      	bne.n	800365c <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	691b      	ldr	r3, [r3, #16]
 800360c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8003610:	f023 0304 	bic.w	r3, r3, #4
 8003614:	687a      	ldr	r2, [r7, #4]
 8003616:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8003618:	687a      	ldr	r2, [r7, #4]
 800361a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800361c:	4311      	orrs	r1, r2
 800361e:	687a      	ldr	r2, [r7, #4]
 8003620:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8003622:	4311      	orrs	r1, r2
 8003624:	687a      	ldr	r2, [r7, #4]
 8003626:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003628:	430a      	orrs	r2, r1
 800362a:	431a      	orrs	r2, r3
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f042 0201 	orr.w	r2, r2, #1
 8003634:	611a      	str	r2, [r3, #16]
 8003636:	e019      	b.n	800366c <HAL_ADC_Init+0x318>
 8003638:	20000000 	.word	0x20000000
 800363c:	053e2d63 	.word	0x053e2d63
 8003640:	50000100 	.word	0x50000100
 8003644:	50000400 	.word	0x50000400
 8003648:	50000500 	.word	0x50000500
 800364c:	50000600 	.word	0x50000600
 8003650:	50000300 	.word	0x50000300
 8003654:	50000700 	.word	0x50000700
 8003658:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	691a      	ldr	r2, [r3, #16]
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f022 0201 	bic.w	r2, r2, #1
 800366a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	695b      	ldr	r3, [r3, #20]
 8003670:	2b01      	cmp	r3, #1
 8003672:	d10c      	bne.n	800368e <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800367a:	f023 010f 	bic.w	r1, r3, #15
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6a1b      	ldr	r3, [r3, #32]
 8003682:	1e5a      	subs	r2, r3, #1
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	430a      	orrs	r2, r1
 800368a:	631a      	str	r2, [r3, #48]	@ 0x30
 800368c:	e007      	b.n	800369e <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f022 020f 	bic.w	r2, r2, #15
 800369c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036a2:	f023 0303 	bic.w	r3, r3, #3
 80036a6:	f043 0201 	orr.w	r2, r3, #1
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	65da      	str	r2, [r3, #92]	@ 0x5c
 80036ae:	e007      	b.n	80036c0 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036b4:	f043 0210 	orr.w	r2, r3, #16
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80036bc:	2301      	movs	r3, #1
 80036be:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80036c0:	7ffb      	ldrb	r3, [r7, #31]
}
 80036c2:	4618      	mov	r0, r3
 80036c4:	3724      	adds	r7, #36	@ 0x24
 80036c6:	46bd      	mov	sp, r7
 80036c8:	bd90      	pop	{r4, r7, pc}
 80036ca:	bf00      	nop

080036cc <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80036cc:	b580      	push	{r7, lr}
 80036ce:	b086      	sub	sp, #24
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	60f8      	str	r0, [r7, #12]
 80036d4:	60b9      	str	r1, [r7, #8]
 80036d6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80036e0:	d004      	beq.n	80036ec <HAL_ADC_Start_DMA+0x20>
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	4a5a      	ldr	r2, [pc, #360]	@ (8003850 <HAL_ADC_Start_DMA+0x184>)
 80036e8:	4293      	cmp	r3, r2
 80036ea:	d101      	bne.n	80036f0 <HAL_ADC_Start_DMA+0x24>
 80036ec:	4b59      	ldr	r3, [pc, #356]	@ (8003854 <HAL_ADC_Start_DMA+0x188>)
 80036ee:	e000      	b.n	80036f2 <HAL_ADC_Start_DMA+0x26>
 80036f0:	4b59      	ldr	r3, [pc, #356]	@ (8003858 <HAL_ADC_Start_DMA+0x18c>)
 80036f2:	4618      	mov	r0, r3
 80036f4:	f7ff fd62 	bl	80031bc <LL_ADC_GetMultimode>
 80036f8:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	4618      	mov	r0, r3
 8003700:	f7ff fe01 	bl	8003306 <LL_ADC_REG_IsConversionOngoing>
 8003704:	4603      	mov	r3, r0
 8003706:	2b00      	cmp	r3, #0
 8003708:	f040 809b 	bne.w	8003842 <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003712:	2b01      	cmp	r3, #1
 8003714:	d101      	bne.n	800371a <HAL_ADC_Start_DMA+0x4e>
 8003716:	2302      	movs	r3, #2
 8003718:	e096      	b.n	8003848 <HAL_ADC_Start_DMA+0x17c>
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	2201      	movs	r2, #1
 800371e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	4a4d      	ldr	r2, [pc, #308]	@ (800385c <HAL_ADC_Start_DMA+0x190>)
 8003728:	4293      	cmp	r3, r2
 800372a:	d008      	beq.n	800373e <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800372c:	693b      	ldr	r3, [r7, #16]
 800372e:	2b00      	cmp	r3, #0
 8003730:	d005      	beq.n	800373e <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003732:	693b      	ldr	r3, [r7, #16]
 8003734:	2b05      	cmp	r3, #5
 8003736:	d002      	beq.n	800373e <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003738:	693b      	ldr	r3, [r7, #16]
 800373a:	2b09      	cmp	r3, #9
 800373c:	d17a      	bne.n	8003834 <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800373e:	68f8      	ldr	r0, [r7, #12]
 8003740:	f000 ff56 	bl	80045f0 <ADC_Enable>
 8003744:	4603      	mov	r3, r0
 8003746:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8003748:	7dfb      	ldrb	r3, [r7, #23]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d16d      	bne.n	800382a <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003752:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003756:	f023 0301 	bic.w	r3, r3, #1
 800375a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	4a3a      	ldr	r2, [pc, #232]	@ (8003850 <HAL_ADC_Start_DMA+0x184>)
 8003768:	4293      	cmp	r3, r2
 800376a:	d009      	beq.n	8003780 <HAL_ADC_Start_DMA+0xb4>
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	4a3b      	ldr	r2, [pc, #236]	@ (8003860 <HAL_ADC_Start_DMA+0x194>)
 8003772:	4293      	cmp	r3, r2
 8003774:	d002      	beq.n	800377c <HAL_ADC_Start_DMA+0xb0>
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	e003      	b.n	8003784 <HAL_ADC_Start_DMA+0xb8>
 800377c:	4b39      	ldr	r3, [pc, #228]	@ (8003864 <HAL_ADC_Start_DMA+0x198>)
 800377e:	e001      	b.n	8003784 <HAL_ADC_Start_DMA+0xb8>
 8003780:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003784:	68fa      	ldr	r2, [r7, #12]
 8003786:	6812      	ldr	r2, [r2, #0]
 8003788:	4293      	cmp	r3, r2
 800378a:	d002      	beq.n	8003792 <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800378c:	693b      	ldr	r3, [r7, #16]
 800378e:	2b00      	cmp	r3, #0
 8003790:	d105      	bne.n	800379e <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003796:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037a2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d006      	beq.n	80037b8 <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80037ae:	f023 0206 	bic.w	r2, r3, #6
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	661a      	str	r2, [r3, #96]	@ 0x60
 80037b6:	e002      	b.n	80037be <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	2200      	movs	r2, #0
 80037bc:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037c2:	4a29      	ldr	r2, [pc, #164]	@ (8003868 <HAL_ADC_Start_DMA+0x19c>)
 80037c4:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037ca:	4a28      	ldr	r2, [pc, #160]	@ (800386c <HAL_ADC_Start_DMA+0x1a0>)
 80037cc:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037d2:	4a27      	ldr	r2, [pc, #156]	@ (8003870 <HAL_ADC_Start_DMA+0x1a4>)
 80037d4:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	221c      	movs	r2, #28
 80037dc:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	2200      	movs	r2, #0
 80037e2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	685a      	ldr	r2, [r3, #4]
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f042 0210 	orr.w	r2, r2, #16
 80037f4:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	68da      	ldr	r2, [r3, #12]
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f042 0201 	orr.w	r2, r2, #1
 8003804:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	3340      	adds	r3, #64	@ 0x40
 8003810:	4619      	mov	r1, r3
 8003812:	68ba      	ldr	r2, [r7, #8]
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	f001 fbef 	bl	8004ff8 <HAL_DMA_Start_IT>
 800381a:	4603      	mov	r3, r0
 800381c:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	4618      	mov	r0, r3
 8003824:	f7ff fd5b 	bl	80032de <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8003828:	e00d      	b.n	8003846 <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	2200      	movs	r2, #0
 800382e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 8003832:	e008      	b.n	8003846 <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8003834:	2301      	movs	r3, #1
 8003836:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	2200      	movs	r2, #0
 800383c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8003840:	e001      	b.n	8003846 <HAL_ADC_Start_DMA+0x17a>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003842:	2302      	movs	r3, #2
 8003844:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8003846:	7dfb      	ldrb	r3, [r7, #23]
}
 8003848:	4618      	mov	r0, r3
 800384a:	3718      	adds	r7, #24
 800384c:	46bd      	mov	sp, r7
 800384e:	bd80      	pop	{r7, pc}
 8003850:	50000100 	.word	0x50000100
 8003854:	50000300 	.word	0x50000300
 8003858:	50000700 	.word	0x50000700
 800385c:	50000600 	.word	0x50000600
 8003860:	50000500 	.word	0x50000500
 8003864:	50000400 	.word	0x50000400
 8003868:	0800471d 	.word	0x0800471d
 800386c:	080047f5 	.word	0x080047f5
 8003870:	08004811 	.word	0x08004811

08003874 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8003874:	b580      	push	{r7, lr}
 8003876:	b08a      	sub	sp, #40	@ 0x28
 8003878:	af00      	add	r7, sp, #0
 800387a:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 800387c:	2300      	movs	r3, #0
 800387e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	685b      	ldr	r3, [r3, #4]
 800388e:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003898:	d004      	beq.n	80038a4 <HAL_ADC_IRQHandler+0x30>
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	4a8e      	ldr	r2, [pc, #568]	@ (8003ad8 <HAL_ADC_IRQHandler+0x264>)
 80038a0:	4293      	cmp	r3, r2
 80038a2:	d101      	bne.n	80038a8 <HAL_ADC_IRQHandler+0x34>
 80038a4:	4b8d      	ldr	r3, [pc, #564]	@ (8003adc <HAL_ADC_IRQHandler+0x268>)
 80038a6:	e000      	b.n	80038aa <HAL_ADC_IRQHandler+0x36>
 80038a8:	4b8d      	ldr	r3, [pc, #564]	@ (8003ae0 <HAL_ADC_IRQHandler+0x26c>)
 80038aa:	4618      	mov	r0, r3
 80038ac:	f7ff fc86 	bl	80031bc <LL_ADC_GetMultimode>
 80038b0:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 80038b2:	69fb      	ldr	r3, [r7, #28]
 80038b4:	f003 0302 	and.w	r3, r3, #2
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d017      	beq.n	80038ec <HAL_ADC_IRQHandler+0x78>
 80038bc:	69bb      	ldr	r3, [r7, #24]
 80038be:	f003 0302 	and.w	r3, r3, #2
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d012      	beq.n	80038ec <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038ca:	f003 0310 	and.w	r3, r3, #16
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d105      	bne.n	80038de <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038d6:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80038de:	6878      	ldr	r0, [r7, #4]
 80038e0:	f000 fffe 	bl	80048e0 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	2202      	movs	r2, #2
 80038ea:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80038ec:	69fb      	ldr	r3, [r7, #28]
 80038ee:	f003 0304 	and.w	r3, r3, #4
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d004      	beq.n	8003900 <HAL_ADC_IRQHandler+0x8c>
 80038f6:	69bb      	ldr	r3, [r7, #24]
 80038f8:	f003 0304 	and.w	r3, r3, #4
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d10b      	bne.n	8003918 <HAL_ADC_IRQHandler+0xa4>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003900:	69fb      	ldr	r3, [r7, #28]
 8003902:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003906:	2b00      	cmp	r3, #0
 8003908:	f000 8094 	beq.w	8003a34 <HAL_ADC_IRQHandler+0x1c0>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800390c:	69bb      	ldr	r3, [r7, #24]
 800390e:	f003 0308 	and.w	r3, r3, #8
 8003912:	2b00      	cmp	r3, #0
 8003914:	f000 808e 	beq.w	8003a34 <HAL_ADC_IRQHandler+0x1c0>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800391c:	f003 0310 	and.w	r3, r3, #16
 8003920:	2b00      	cmp	r3, #0
 8003922:	d105      	bne.n	8003930 <HAL_ADC_IRQHandler+0xbc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003928:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	4618      	mov	r0, r3
 8003936:	f7ff fb9f 	bl	8003078 <LL_ADC_REG_IsTriggerSourceSWStart>
 800393a:	4603      	mov	r3, r0
 800393c:	2b00      	cmp	r3, #0
 800393e:	d072      	beq.n	8003a26 <HAL_ADC_IRQHandler+0x1b2>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	4a64      	ldr	r2, [pc, #400]	@ (8003ad8 <HAL_ADC_IRQHandler+0x264>)
 8003946:	4293      	cmp	r3, r2
 8003948:	d009      	beq.n	800395e <HAL_ADC_IRQHandler+0xea>
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	4a65      	ldr	r2, [pc, #404]	@ (8003ae4 <HAL_ADC_IRQHandler+0x270>)
 8003950:	4293      	cmp	r3, r2
 8003952:	d002      	beq.n	800395a <HAL_ADC_IRQHandler+0xe6>
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	e003      	b.n	8003962 <HAL_ADC_IRQHandler+0xee>
 800395a:	4b63      	ldr	r3, [pc, #396]	@ (8003ae8 <HAL_ADC_IRQHandler+0x274>)
 800395c:	e001      	b.n	8003962 <HAL_ADC_IRQHandler+0xee>
 800395e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003962:	687a      	ldr	r2, [r7, #4]
 8003964:	6812      	ldr	r2, [r2, #0]
 8003966:	4293      	cmp	r3, r2
 8003968:	d008      	beq.n	800397c <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800396a:	697b      	ldr	r3, [r7, #20]
 800396c:	2b00      	cmp	r3, #0
 800396e:	d005      	beq.n	800397c <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003970:	697b      	ldr	r3, [r7, #20]
 8003972:	2b05      	cmp	r3, #5
 8003974:	d002      	beq.n	800397c <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003976:	697b      	ldr	r3, [r7, #20]
 8003978:	2b09      	cmp	r3, #9
 800397a:	d104      	bne.n	8003986 <HAL_ADC_IRQHandler+0x112>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	68db      	ldr	r3, [r3, #12]
 8003982:	623b      	str	r3, [r7, #32]
 8003984:	e014      	b.n	80039b0 <HAL_ADC_IRQHandler+0x13c>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	4a53      	ldr	r2, [pc, #332]	@ (8003ad8 <HAL_ADC_IRQHandler+0x264>)
 800398c:	4293      	cmp	r3, r2
 800398e:	d009      	beq.n	80039a4 <HAL_ADC_IRQHandler+0x130>
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	4a53      	ldr	r2, [pc, #332]	@ (8003ae4 <HAL_ADC_IRQHandler+0x270>)
 8003996:	4293      	cmp	r3, r2
 8003998:	d002      	beq.n	80039a0 <HAL_ADC_IRQHandler+0x12c>
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	e003      	b.n	80039a8 <HAL_ADC_IRQHandler+0x134>
 80039a0:	4b51      	ldr	r3, [pc, #324]	@ (8003ae8 <HAL_ADC_IRQHandler+0x274>)
 80039a2:	e001      	b.n	80039a8 <HAL_ADC_IRQHandler+0x134>
 80039a4:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80039a8:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80039aa:	693b      	ldr	r3, [r7, #16]
 80039ac:	68db      	ldr	r3, [r3, #12]
 80039ae:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 80039b0:	6a3b      	ldr	r3, [r7, #32]
 80039b2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d135      	bne.n	8003a26 <HAL_ADC_IRQHandler+0x1b2>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f003 0308 	and.w	r3, r3, #8
 80039c4:	2b08      	cmp	r3, #8
 80039c6:	d12e      	bne.n	8003a26 <HAL_ADC_IRQHandler+0x1b2>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	4618      	mov	r0, r3
 80039ce:	f7ff fc9a 	bl	8003306 <LL_ADC_REG_IsConversionOngoing>
 80039d2:	4603      	mov	r3, r0
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d11a      	bne.n	8003a0e <HAL_ADC_IRQHandler+0x19a>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	685a      	ldr	r2, [r3, #4]
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f022 020c 	bic.w	r2, r2, #12
 80039e6:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039ec:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	65da      	str	r2, [r3, #92]	@ 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039f8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d112      	bne.n	8003a26 <HAL_ADC_IRQHandler+0x1b2>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a04:	f043 0201 	orr.w	r2, r3, #1
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003a0c:	e00b      	b.n	8003a26 <HAL_ADC_IRQHandler+0x1b2>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a12:	f043 0210 	orr.w	r2, r3, #16
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	65da      	str	r2, [r3, #92]	@ 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a1e:	f043 0201 	orr.w	r2, r3, #1
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	661a      	str	r2, [r3, #96]	@ 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003a26:	6878      	ldr	r0, [r7, #4]
 8003a28:	f7fe f86c 	bl	8001b04 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	220c      	movs	r2, #12
 8003a32:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003a34:	69fb      	ldr	r3, [r7, #28]
 8003a36:	f003 0320 	and.w	r3, r3, #32
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d004      	beq.n	8003a48 <HAL_ADC_IRQHandler+0x1d4>
 8003a3e:	69bb      	ldr	r3, [r7, #24]
 8003a40:	f003 0320 	and.w	r3, r3, #32
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d10b      	bne.n	8003a60 <HAL_ADC_IRQHandler+0x1ec>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003a48:	69fb      	ldr	r3, [r7, #28]
 8003a4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	f000 80b3 	beq.w	8003bba <HAL_ADC_IRQHandler+0x346>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003a54:	69bb      	ldr	r3, [r7, #24]
 8003a56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	f000 80ad 	beq.w	8003bba <HAL_ADC_IRQHandler+0x346>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a64:	f003 0310 	and.w	r3, r3, #16
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d105      	bne.n	8003a78 <HAL_ADC_IRQHandler+0x204>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a70:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	f7ff fb3a 	bl	80030f6 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8003a82:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	4618      	mov	r0, r3
 8003a8a:	f7ff faf5 	bl	8003078 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003a8e:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	4a10      	ldr	r2, [pc, #64]	@ (8003ad8 <HAL_ADC_IRQHandler+0x264>)
 8003a96:	4293      	cmp	r3, r2
 8003a98:	d009      	beq.n	8003aae <HAL_ADC_IRQHandler+0x23a>
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	4a11      	ldr	r2, [pc, #68]	@ (8003ae4 <HAL_ADC_IRQHandler+0x270>)
 8003aa0:	4293      	cmp	r3, r2
 8003aa2:	d002      	beq.n	8003aaa <HAL_ADC_IRQHandler+0x236>
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	e003      	b.n	8003ab2 <HAL_ADC_IRQHandler+0x23e>
 8003aaa:	4b0f      	ldr	r3, [pc, #60]	@ (8003ae8 <HAL_ADC_IRQHandler+0x274>)
 8003aac:	e001      	b.n	8003ab2 <HAL_ADC_IRQHandler+0x23e>
 8003aae:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003ab2:	687a      	ldr	r2, [r7, #4]
 8003ab4:	6812      	ldr	r2, [r2, #0]
 8003ab6:	4293      	cmp	r3, r2
 8003ab8:	d008      	beq.n	8003acc <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003aba:	697b      	ldr	r3, [r7, #20]
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d005      	beq.n	8003acc <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8003ac0:	697b      	ldr	r3, [r7, #20]
 8003ac2:	2b06      	cmp	r3, #6
 8003ac4:	d002      	beq.n	8003acc <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8003ac6:	697b      	ldr	r3, [r7, #20]
 8003ac8:	2b07      	cmp	r3, #7
 8003aca:	d10f      	bne.n	8003aec <HAL_ADC_IRQHandler+0x278>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	68db      	ldr	r3, [r3, #12]
 8003ad2:	623b      	str	r3, [r7, #32]
 8003ad4:	e01f      	b.n	8003b16 <HAL_ADC_IRQHandler+0x2a2>
 8003ad6:	bf00      	nop
 8003ad8:	50000100 	.word	0x50000100
 8003adc:	50000300 	.word	0x50000300
 8003ae0:	50000700 	.word	0x50000700
 8003ae4:	50000500 	.word	0x50000500
 8003ae8:	50000400 	.word	0x50000400
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	4a8b      	ldr	r2, [pc, #556]	@ (8003d20 <HAL_ADC_IRQHandler+0x4ac>)
 8003af2:	4293      	cmp	r3, r2
 8003af4:	d009      	beq.n	8003b0a <HAL_ADC_IRQHandler+0x296>
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	4a8a      	ldr	r2, [pc, #552]	@ (8003d24 <HAL_ADC_IRQHandler+0x4b0>)
 8003afc:	4293      	cmp	r3, r2
 8003afe:	d002      	beq.n	8003b06 <HAL_ADC_IRQHandler+0x292>
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	e003      	b.n	8003b0e <HAL_ADC_IRQHandler+0x29a>
 8003b06:	4b88      	ldr	r3, [pc, #544]	@ (8003d28 <HAL_ADC_IRQHandler+0x4b4>)
 8003b08:	e001      	b.n	8003b0e <HAL_ADC_IRQHandler+0x29a>
 8003b0a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003b0e:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003b10:	693b      	ldr	r3, [r7, #16]
 8003b12:	68db      	ldr	r3, [r3, #12]
 8003b14:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d047      	beq.n	8003bac <HAL_ADC_IRQHandler+0x338>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8003b1c:	6a3b      	ldr	r3, [r7, #32]
 8003b1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d007      	beq.n	8003b36 <HAL_ADC_IRQHandler+0x2c2>
 8003b26:	68bb      	ldr	r3, [r7, #8]
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d03f      	beq.n	8003bac <HAL_ADC_IRQHandler+0x338>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8003b2c:	6a3b      	ldr	r3, [r7, #32]
 8003b2e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d13a      	bne.n	8003bac <HAL_ADC_IRQHandler+0x338>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b40:	2b40      	cmp	r3, #64	@ 0x40
 8003b42:	d133      	bne.n	8003bac <HAL_ADC_IRQHandler+0x338>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8003b44:	6a3b      	ldr	r3, [r7, #32]
 8003b46:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d12e      	bne.n	8003bac <HAL_ADC_IRQHandler+0x338>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	4618      	mov	r0, r3
 8003b54:	f7ff fbea 	bl	800332c <LL_ADC_INJ_IsConversionOngoing>
 8003b58:	4603      	mov	r3, r0
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d11a      	bne.n	8003b94 <HAL_ADC_IRQHandler+0x320>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	685a      	ldr	r2, [r3, #4]
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003b6c:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b72:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	65da      	str	r2, [r3, #92]	@ 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d112      	bne.n	8003bac <HAL_ADC_IRQHandler+0x338>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b8a:	f043 0201 	orr.w	r2, r3, #1
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003b92:	e00b      	b.n	8003bac <HAL_ADC_IRQHandler+0x338>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b98:	f043 0210 	orr.w	r2, r3, #16
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	65da      	str	r2, [r3, #92]	@ 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ba4:	f043 0201 	orr.w	r2, r3, #1
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	661a      	str	r2, [r3, #96]	@ 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003bac:	6878      	ldr	r0, [r7, #4]
 8003bae:	f000 fe6f 	bl	8004890 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	2260      	movs	r2, #96	@ 0x60
 8003bb8:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8003bba:	69fb      	ldr	r3, [r7, #28]
 8003bbc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d011      	beq.n	8003be8 <HAL_ADC_IRQHandler+0x374>
 8003bc4:	69bb      	ldr	r3, [r7, #24]
 8003bc6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d00c      	beq.n	8003be8 <HAL_ADC_IRQHandler+0x374>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bd2:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003bda:	6878      	ldr	r0, [r7, #4]
 8003bdc:	f000 f8b4 	bl	8003d48 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	2280      	movs	r2, #128	@ 0x80
 8003be6:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8003be8:	69fb      	ldr	r3, [r7, #28]
 8003bea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d012      	beq.n	8003c18 <HAL_ADC_IRQHandler+0x3a4>
 8003bf2:	69bb      	ldr	r3, [r7, #24]
 8003bf4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d00d      	beq.n	8003c18 <HAL_ADC_IRQHandler+0x3a4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c00:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8003c08:	6878      	ldr	r0, [r7, #4]
 8003c0a:	f000 fe55 	bl	80048b8 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003c16:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8003c18:	69fb      	ldr	r3, [r7, #28]
 8003c1a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d012      	beq.n	8003c48 <HAL_ADC_IRQHandler+0x3d4>
 8003c22:	69bb      	ldr	r3, [r7, #24]
 8003c24:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d00d      	beq.n	8003c48 <HAL_ADC_IRQHandler+0x3d4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c30:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8003c38:	6878      	ldr	r0, [r7, #4]
 8003c3a:	f000 fe47 	bl	80048cc <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003c46:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8003c48:	69fb      	ldr	r3, [r7, #28]
 8003c4a:	f003 0310 	and.w	r3, r3, #16
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d043      	beq.n	8003cda <HAL_ADC_IRQHandler+0x466>
 8003c52:	69bb      	ldr	r3, [r7, #24]
 8003c54:	f003 0310 	and.w	r3, r3, #16
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d03e      	beq.n	8003cda <HAL_ADC_IRQHandler+0x466>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d102      	bne.n	8003c6a <HAL_ADC_IRQHandler+0x3f6>
    {
      overrun_error = 1UL;
 8003c64:	2301      	movs	r3, #1
 8003c66:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c68:	e021      	b.n	8003cae <HAL_ADC_IRQHandler+0x43a>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8003c6a:	697b      	ldr	r3, [r7, #20]
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d015      	beq.n	8003c9c <HAL_ADC_IRQHandler+0x428>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003c78:	d004      	beq.n	8003c84 <HAL_ADC_IRQHandler+0x410>
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	4a28      	ldr	r2, [pc, #160]	@ (8003d20 <HAL_ADC_IRQHandler+0x4ac>)
 8003c80:	4293      	cmp	r3, r2
 8003c82:	d101      	bne.n	8003c88 <HAL_ADC_IRQHandler+0x414>
 8003c84:	4b29      	ldr	r3, [pc, #164]	@ (8003d2c <HAL_ADC_IRQHandler+0x4b8>)
 8003c86:	e000      	b.n	8003c8a <HAL_ADC_IRQHandler+0x416>
 8003c88:	4b29      	ldr	r3, [pc, #164]	@ (8003d30 <HAL_ADC_IRQHandler+0x4bc>)
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	f7ff faa4 	bl	80031d8 <LL_ADC_GetMultiDMATransfer>
 8003c90:	4603      	mov	r3, r0
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d00b      	beq.n	8003cae <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 8003c96:	2301      	movs	r3, #1
 8003c98:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c9a:	e008      	b.n	8003cae <HAL_ADC_IRQHandler+0x43a>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	68db      	ldr	r3, [r3, #12]
 8003ca2:	f003 0301 	and.w	r3, r3, #1
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d001      	beq.n	8003cae <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 8003caa:	2301      	movs	r3, #1
 8003cac:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8003cae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cb0:	2b01      	cmp	r3, #1
 8003cb2:	d10e      	bne.n	8003cd2 <HAL_ADC_IRQHandler+0x45e>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cb8:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003cc4:	f043 0202 	orr.w	r2, r3, #2
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	661a      	str	r2, [r3, #96]	@ 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003ccc:	6878      	ldr	r0, [r7, #4]
 8003cce:	f000 f845 	bl	8003d5c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	2210      	movs	r2, #16
 8003cd8:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8003cda:	69fb      	ldr	r3, [r7, #28]
 8003cdc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d018      	beq.n	8003d16 <HAL_ADC_IRQHandler+0x4a2>
 8003ce4:	69bb      	ldr	r3, [r7, #24]
 8003ce6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d013      	beq.n	8003d16 <HAL_ADC_IRQHandler+0x4a2>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cf2:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003cfe:	f043 0208 	orr.w	r2, r3, #8
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003d0e:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8003d10:	6878      	ldr	r0, [r7, #4]
 8003d12:	f000 fdc7 	bl	80048a4 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8003d16:	bf00      	nop
 8003d18:	3728      	adds	r7, #40	@ 0x28
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	bd80      	pop	{r7, pc}
 8003d1e:	bf00      	nop
 8003d20:	50000100 	.word	0x50000100
 8003d24:	50000500 	.word	0x50000500
 8003d28:	50000400 	.word	0x50000400
 8003d2c:	50000300 	.word	0x50000300
 8003d30:	50000700 	.word	0x50000700

08003d34 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003d34:	b480      	push	{r7}
 8003d36:	b083      	sub	sp, #12
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003d3c:	bf00      	nop
 8003d3e:	370c      	adds	r7, #12
 8003d40:	46bd      	mov	sp, r7
 8003d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d46:	4770      	bx	lr

08003d48 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8003d48:	b480      	push	{r7}
 8003d4a:	b083      	sub	sp, #12
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8003d50:	bf00      	nop
 8003d52:	370c      	adds	r7, #12
 8003d54:	46bd      	mov	sp, r7
 8003d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d5a:	4770      	bx	lr

08003d5c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003d5c:	b480      	push	{r7}
 8003d5e:	b083      	sub	sp, #12
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003d64:	bf00      	nop
 8003d66:	370c      	adds	r7, #12
 8003d68:	46bd      	mov	sp, r7
 8003d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6e:	4770      	bx	lr

08003d70 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b0b6      	sub	sp, #216	@ 0xd8
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
 8003d78:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003d7a:	2300      	movs	r3, #0
 8003d7c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003d80:	2300      	movs	r3, #0
 8003d82:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003d8a:	2b01      	cmp	r3, #1
 8003d8c:	d102      	bne.n	8003d94 <HAL_ADC_ConfigChannel+0x24>
 8003d8e:	2302      	movs	r3, #2
 8003d90:	f000 bc13 	b.w	80045ba <HAL_ADC_ConfigChannel+0x84a>
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2201      	movs	r2, #1
 8003d98:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	4618      	mov	r0, r3
 8003da2:	f7ff fab0 	bl	8003306 <LL_ADC_REG_IsConversionOngoing>
 8003da6:	4603      	mov	r3, r0
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	f040 83f3 	bne.w	8004594 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6818      	ldr	r0, [r3, #0]
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	6859      	ldr	r1, [r3, #4]
 8003db6:	683b      	ldr	r3, [r7, #0]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	461a      	mov	r2, r3
 8003dbc:	f7ff f96f 	bl	800309e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	f7ff fa9e 	bl	8003306 <LL_ADC_REG_IsConversionOngoing>
 8003dca:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	f7ff faaa 	bl	800332c <LL_ADC_INJ_IsConversionOngoing>
 8003dd8:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003ddc:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	f040 81d9 	bne.w	8004198 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003de6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	f040 81d4 	bne.w	8004198 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003df0:	683b      	ldr	r3, [r7, #0]
 8003df2:	689b      	ldr	r3, [r3, #8]
 8003df4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003df8:	d10f      	bne.n	8003e1a <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6818      	ldr	r0, [r3, #0]
 8003dfe:	683b      	ldr	r3, [r7, #0]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	2200      	movs	r2, #0
 8003e04:	4619      	mov	r1, r3
 8003e06:	f7ff f989 	bl	800311c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8003e12:	4618      	mov	r0, r3
 8003e14:	f7ff f91d 	bl	8003052 <LL_ADC_SetSamplingTimeCommonConfig>
 8003e18:	e00e      	b.n	8003e38 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	6818      	ldr	r0, [r3, #0]
 8003e1e:	683b      	ldr	r3, [r7, #0]
 8003e20:	6819      	ldr	r1, [r3, #0]
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	689b      	ldr	r3, [r3, #8]
 8003e26:	461a      	mov	r2, r3
 8003e28:	f7ff f978 	bl	800311c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	2100      	movs	r1, #0
 8003e32:	4618      	mov	r0, r3
 8003e34:	f7ff f90d 	bl	8003052 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8003e38:	683b      	ldr	r3, [r7, #0]
 8003e3a:	695a      	ldr	r2, [r3, #20]
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	68db      	ldr	r3, [r3, #12]
 8003e42:	08db      	lsrs	r3, r3, #3
 8003e44:	f003 0303 	and.w	r3, r3, #3
 8003e48:	005b      	lsls	r3, r3, #1
 8003e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e4e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003e52:	683b      	ldr	r3, [r7, #0]
 8003e54:	691b      	ldr	r3, [r3, #16]
 8003e56:	2b04      	cmp	r3, #4
 8003e58:	d022      	beq.n	8003ea0 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	6818      	ldr	r0, [r3, #0]
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	6919      	ldr	r1, [r3, #16]
 8003e62:	683b      	ldr	r3, [r7, #0]
 8003e64:	681a      	ldr	r2, [r3, #0]
 8003e66:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003e6a:	f7ff f867 	bl	8002f3c <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6818      	ldr	r0, [r3, #0]
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	6919      	ldr	r1, [r3, #16]
 8003e76:	683b      	ldr	r3, [r7, #0]
 8003e78:	699b      	ldr	r3, [r3, #24]
 8003e7a:	461a      	mov	r2, r3
 8003e7c:	f7ff f8b3 	bl	8002fe6 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	6818      	ldr	r0, [r3, #0]
 8003e84:	683b      	ldr	r3, [r7, #0]
 8003e86:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8003e88:	683b      	ldr	r3, [r7, #0]
 8003e8a:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003e8c:	2b01      	cmp	r3, #1
 8003e8e:	d102      	bne.n	8003e96 <HAL_ADC_ConfigChannel+0x126>
 8003e90:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003e94:	e000      	b.n	8003e98 <HAL_ADC_ConfigChannel+0x128>
 8003e96:	2300      	movs	r3, #0
 8003e98:	461a      	mov	r2, r3
 8003e9a:	f7ff f8bf 	bl	800301c <LL_ADC_SetOffsetSaturation>
 8003e9e:	e17b      	b.n	8004198 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	2100      	movs	r1, #0
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	f7ff f86c 	bl	8002f84 <LL_ADC_GetOffsetChannel>
 8003eac:	4603      	mov	r3, r0
 8003eae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d10a      	bne.n	8003ecc <HAL_ADC_ConfigChannel+0x15c>
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	2100      	movs	r1, #0
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	f7ff f861 	bl	8002f84 <LL_ADC_GetOffsetChannel>
 8003ec2:	4603      	mov	r3, r0
 8003ec4:	0e9b      	lsrs	r3, r3, #26
 8003ec6:	f003 021f 	and.w	r2, r3, #31
 8003eca:	e01e      	b.n	8003f0a <HAL_ADC_ConfigChannel+0x19a>
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	2100      	movs	r1, #0
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	f7ff f856 	bl	8002f84 <LL_ADC_GetOffsetChannel>
 8003ed8:	4603      	mov	r3, r0
 8003eda:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ede:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003ee2:	fa93 f3a3 	rbit	r3, r3
 8003ee6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003eea:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003eee:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003ef2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d101      	bne.n	8003efe <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8003efa:	2320      	movs	r3, #32
 8003efc:	e004      	b.n	8003f08 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8003efe:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003f02:	fab3 f383 	clz	r3, r3
 8003f06:	b2db      	uxtb	r3, r3
 8003f08:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003f0a:	683b      	ldr	r3, [r7, #0]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d105      	bne.n	8003f22 <HAL_ADC_ConfigChannel+0x1b2>
 8003f16:	683b      	ldr	r3, [r7, #0]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	0e9b      	lsrs	r3, r3, #26
 8003f1c:	f003 031f 	and.w	r3, r3, #31
 8003f20:	e018      	b.n	8003f54 <HAL_ADC_ConfigChannel+0x1e4>
 8003f22:	683b      	ldr	r3, [r7, #0]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f2a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003f2e:	fa93 f3a3 	rbit	r3, r3
 8003f32:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8003f36:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003f3a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8003f3e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d101      	bne.n	8003f4a <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8003f46:	2320      	movs	r3, #32
 8003f48:	e004      	b.n	8003f54 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8003f4a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003f4e:	fab3 f383 	clz	r3, r3
 8003f52:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003f54:	429a      	cmp	r2, r3
 8003f56:	d106      	bne.n	8003f66 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	2100      	movs	r1, #0
 8003f60:	4618      	mov	r0, r3
 8003f62:	f7ff f825 	bl	8002fb0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	2101      	movs	r1, #1
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	f7ff f809 	bl	8002f84 <LL_ADC_GetOffsetChannel>
 8003f72:	4603      	mov	r3, r0
 8003f74:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d10a      	bne.n	8003f92 <HAL_ADC_ConfigChannel+0x222>
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	2101      	movs	r1, #1
 8003f82:	4618      	mov	r0, r3
 8003f84:	f7fe fffe 	bl	8002f84 <LL_ADC_GetOffsetChannel>
 8003f88:	4603      	mov	r3, r0
 8003f8a:	0e9b      	lsrs	r3, r3, #26
 8003f8c:	f003 021f 	and.w	r2, r3, #31
 8003f90:	e01e      	b.n	8003fd0 <HAL_ADC_ConfigChannel+0x260>
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	2101      	movs	r1, #1
 8003f98:	4618      	mov	r0, r3
 8003f9a:	f7fe fff3 	bl	8002f84 <LL_ADC_GetOffsetChannel>
 8003f9e:	4603      	mov	r3, r0
 8003fa0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fa4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003fa8:	fa93 f3a3 	rbit	r3, r3
 8003fac:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8003fb0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003fb4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8003fb8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d101      	bne.n	8003fc4 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8003fc0:	2320      	movs	r3, #32
 8003fc2:	e004      	b.n	8003fce <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8003fc4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003fc8:	fab3 f383 	clz	r3, r3
 8003fcc:	b2db      	uxtb	r3, r3
 8003fce:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003fd0:	683b      	ldr	r3, [r7, #0]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d105      	bne.n	8003fe8 <HAL_ADC_ConfigChannel+0x278>
 8003fdc:	683b      	ldr	r3, [r7, #0]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	0e9b      	lsrs	r3, r3, #26
 8003fe2:	f003 031f 	and.w	r3, r3, #31
 8003fe6:	e018      	b.n	800401a <HAL_ADC_ConfigChannel+0x2aa>
 8003fe8:	683b      	ldr	r3, [r7, #0]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ff0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003ff4:	fa93 f3a3 	rbit	r3, r3
 8003ff8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8003ffc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004000:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8004004:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004008:	2b00      	cmp	r3, #0
 800400a:	d101      	bne.n	8004010 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 800400c:	2320      	movs	r3, #32
 800400e:	e004      	b.n	800401a <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8004010:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004014:	fab3 f383 	clz	r3, r3
 8004018:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800401a:	429a      	cmp	r2, r3
 800401c:	d106      	bne.n	800402c <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	2200      	movs	r2, #0
 8004024:	2101      	movs	r1, #1
 8004026:	4618      	mov	r0, r3
 8004028:	f7fe ffc2 	bl	8002fb0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	2102      	movs	r1, #2
 8004032:	4618      	mov	r0, r3
 8004034:	f7fe ffa6 	bl	8002f84 <LL_ADC_GetOffsetChannel>
 8004038:	4603      	mov	r3, r0
 800403a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800403e:	2b00      	cmp	r3, #0
 8004040:	d10a      	bne.n	8004058 <HAL_ADC_ConfigChannel+0x2e8>
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	2102      	movs	r1, #2
 8004048:	4618      	mov	r0, r3
 800404a:	f7fe ff9b 	bl	8002f84 <LL_ADC_GetOffsetChannel>
 800404e:	4603      	mov	r3, r0
 8004050:	0e9b      	lsrs	r3, r3, #26
 8004052:	f003 021f 	and.w	r2, r3, #31
 8004056:	e01e      	b.n	8004096 <HAL_ADC_ConfigChannel+0x326>
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	2102      	movs	r1, #2
 800405e:	4618      	mov	r0, r3
 8004060:	f7fe ff90 	bl	8002f84 <LL_ADC_GetOffsetChannel>
 8004064:	4603      	mov	r3, r0
 8004066:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800406a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800406e:	fa93 f3a3 	rbit	r3, r3
 8004072:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8004076:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800407a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 800407e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004082:	2b00      	cmp	r3, #0
 8004084:	d101      	bne.n	800408a <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8004086:	2320      	movs	r3, #32
 8004088:	e004      	b.n	8004094 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 800408a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800408e:	fab3 f383 	clz	r3, r3
 8004092:	b2db      	uxtb	r3, r3
 8004094:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004096:	683b      	ldr	r3, [r7, #0]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d105      	bne.n	80040ae <HAL_ADC_ConfigChannel+0x33e>
 80040a2:	683b      	ldr	r3, [r7, #0]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	0e9b      	lsrs	r3, r3, #26
 80040a8:	f003 031f 	and.w	r3, r3, #31
 80040ac:	e016      	b.n	80040dc <HAL_ADC_ConfigChannel+0x36c>
 80040ae:	683b      	ldr	r3, [r7, #0]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040b6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80040ba:	fa93 f3a3 	rbit	r3, r3
 80040be:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 80040c0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80040c2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 80040c6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d101      	bne.n	80040d2 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 80040ce:	2320      	movs	r3, #32
 80040d0:	e004      	b.n	80040dc <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 80040d2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80040d6:	fab3 f383 	clz	r3, r3
 80040da:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80040dc:	429a      	cmp	r2, r3
 80040de:	d106      	bne.n	80040ee <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	2200      	movs	r2, #0
 80040e6:	2102      	movs	r1, #2
 80040e8:	4618      	mov	r0, r3
 80040ea:	f7fe ff61 	bl	8002fb0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	2103      	movs	r1, #3
 80040f4:	4618      	mov	r0, r3
 80040f6:	f7fe ff45 	bl	8002f84 <LL_ADC_GetOffsetChannel>
 80040fa:	4603      	mov	r3, r0
 80040fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004100:	2b00      	cmp	r3, #0
 8004102:	d10a      	bne.n	800411a <HAL_ADC_ConfigChannel+0x3aa>
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	2103      	movs	r1, #3
 800410a:	4618      	mov	r0, r3
 800410c:	f7fe ff3a 	bl	8002f84 <LL_ADC_GetOffsetChannel>
 8004110:	4603      	mov	r3, r0
 8004112:	0e9b      	lsrs	r3, r3, #26
 8004114:	f003 021f 	and.w	r2, r3, #31
 8004118:	e017      	b.n	800414a <HAL_ADC_ConfigChannel+0x3da>
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	2103      	movs	r1, #3
 8004120:	4618      	mov	r0, r3
 8004122:	f7fe ff2f 	bl	8002f84 <LL_ADC_GetOffsetChannel>
 8004126:	4603      	mov	r3, r0
 8004128:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800412a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800412c:	fa93 f3a3 	rbit	r3, r3
 8004130:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8004132:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004134:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8004136:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004138:	2b00      	cmp	r3, #0
 800413a:	d101      	bne.n	8004140 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 800413c:	2320      	movs	r3, #32
 800413e:	e003      	b.n	8004148 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8004140:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004142:	fab3 f383 	clz	r3, r3
 8004146:	b2db      	uxtb	r3, r3
 8004148:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800414a:	683b      	ldr	r3, [r7, #0]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004152:	2b00      	cmp	r3, #0
 8004154:	d105      	bne.n	8004162 <HAL_ADC_ConfigChannel+0x3f2>
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	0e9b      	lsrs	r3, r3, #26
 800415c:	f003 031f 	and.w	r3, r3, #31
 8004160:	e011      	b.n	8004186 <HAL_ADC_ConfigChannel+0x416>
 8004162:	683b      	ldr	r3, [r7, #0]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004168:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800416a:	fa93 f3a3 	rbit	r3, r3
 800416e:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8004170:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004172:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8004174:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004176:	2b00      	cmp	r3, #0
 8004178:	d101      	bne.n	800417e <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 800417a:	2320      	movs	r3, #32
 800417c:	e003      	b.n	8004186 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 800417e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004180:	fab3 f383 	clz	r3, r3
 8004184:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004186:	429a      	cmp	r2, r3
 8004188:	d106      	bne.n	8004198 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	2200      	movs	r2, #0
 8004190:	2103      	movs	r1, #3
 8004192:	4618      	mov	r0, r3
 8004194:	f7fe ff0c 	bl	8002fb0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	4618      	mov	r0, r3
 800419e:	f7ff f88b 	bl	80032b8 <LL_ADC_IsEnabled>
 80041a2:	4603      	mov	r3, r0
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	f040 813d 	bne.w	8004424 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6818      	ldr	r0, [r3, #0]
 80041ae:	683b      	ldr	r3, [r7, #0]
 80041b0:	6819      	ldr	r1, [r3, #0]
 80041b2:	683b      	ldr	r3, [r7, #0]
 80041b4:	68db      	ldr	r3, [r3, #12]
 80041b6:	461a      	mov	r2, r3
 80041b8:	f7fe ffdc 	bl	8003174 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80041bc:	683b      	ldr	r3, [r7, #0]
 80041be:	68db      	ldr	r3, [r3, #12]
 80041c0:	4aa2      	ldr	r2, [pc, #648]	@ (800444c <HAL_ADC_ConfigChannel+0x6dc>)
 80041c2:	4293      	cmp	r3, r2
 80041c4:	f040 812e 	bne.w	8004424 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80041cc:	683b      	ldr	r3, [r7, #0]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d10b      	bne.n	80041f0 <HAL_ADC_ConfigChannel+0x480>
 80041d8:	683b      	ldr	r3, [r7, #0]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	0e9b      	lsrs	r3, r3, #26
 80041de:	3301      	adds	r3, #1
 80041e0:	f003 031f 	and.w	r3, r3, #31
 80041e4:	2b09      	cmp	r3, #9
 80041e6:	bf94      	ite	ls
 80041e8:	2301      	movls	r3, #1
 80041ea:	2300      	movhi	r3, #0
 80041ec:	b2db      	uxtb	r3, r3
 80041ee:	e019      	b.n	8004224 <HAL_ADC_ConfigChannel+0x4b4>
 80041f0:	683b      	ldr	r3, [r7, #0]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041f6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80041f8:	fa93 f3a3 	rbit	r3, r3
 80041fc:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80041fe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004200:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8004202:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004204:	2b00      	cmp	r3, #0
 8004206:	d101      	bne.n	800420c <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8004208:	2320      	movs	r3, #32
 800420a:	e003      	b.n	8004214 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 800420c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800420e:	fab3 f383 	clz	r3, r3
 8004212:	b2db      	uxtb	r3, r3
 8004214:	3301      	adds	r3, #1
 8004216:	f003 031f 	and.w	r3, r3, #31
 800421a:	2b09      	cmp	r3, #9
 800421c:	bf94      	ite	ls
 800421e:	2301      	movls	r3, #1
 8004220:	2300      	movhi	r3, #0
 8004222:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004224:	2b00      	cmp	r3, #0
 8004226:	d079      	beq.n	800431c <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004230:	2b00      	cmp	r3, #0
 8004232:	d107      	bne.n	8004244 <HAL_ADC_ConfigChannel+0x4d4>
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	0e9b      	lsrs	r3, r3, #26
 800423a:	3301      	adds	r3, #1
 800423c:	069b      	lsls	r3, r3, #26
 800423e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004242:	e015      	b.n	8004270 <HAL_ADC_ConfigChannel+0x500>
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800424a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800424c:	fa93 f3a3 	rbit	r3, r3
 8004250:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8004252:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004254:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8004256:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004258:	2b00      	cmp	r3, #0
 800425a:	d101      	bne.n	8004260 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 800425c:	2320      	movs	r3, #32
 800425e:	e003      	b.n	8004268 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8004260:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004262:	fab3 f383 	clz	r3, r3
 8004266:	b2db      	uxtb	r3, r3
 8004268:	3301      	adds	r3, #1
 800426a:	069b      	lsls	r3, r3, #26
 800426c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004270:	683b      	ldr	r3, [r7, #0]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004278:	2b00      	cmp	r3, #0
 800427a:	d109      	bne.n	8004290 <HAL_ADC_ConfigChannel+0x520>
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	0e9b      	lsrs	r3, r3, #26
 8004282:	3301      	adds	r3, #1
 8004284:	f003 031f 	and.w	r3, r3, #31
 8004288:	2101      	movs	r1, #1
 800428a:	fa01 f303 	lsl.w	r3, r1, r3
 800428e:	e017      	b.n	80042c0 <HAL_ADC_ConfigChannel+0x550>
 8004290:	683b      	ldr	r3, [r7, #0]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004296:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004298:	fa93 f3a3 	rbit	r3, r3
 800429c:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 800429e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80042a0:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80042a2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d101      	bne.n	80042ac <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 80042a8:	2320      	movs	r3, #32
 80042aa:	e003      	b.n	80042b4 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 80042ac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80042ae:	fab3 f383 	clz	r3, r3
 80042b2:	b2db      	uxtb	r3, r3
 80042b4:	3301      	adds	r3, #1
 80042b6:	f003 031f 	and.w	r3, r3, #31
 80042ba:	2101      	movs	r1, #1
 80042bc:	fa01 f303 	lsl.w	r3, r1, r3
 80042c0:	ea42 0103 	orr.w	r1, r2, r3
 80042c4:	683b      	ldr	r3, [r7, #0]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d10a      	bne.n	80042e6 <HAL_ADC_ConfigChannel+0x576>
 80042d0:	683b      	ldr	r3, [r7, #0]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	0e9b      	lsrs	r3, r3, #26
 80042d6:	3301      	adds	r3, #1
 80042d8:	f003 021f 	and.w	r2, r3, #31
 80042dc:	4613      	mov	r3, r2
 80042de:	005b      	lsls	r3, r3, #1
 80042e0:	4413      	add	r3, r2
 80042e2:	051b      	lsls	r3, r3, #20
 80042e4:	e018      	b.n	8004318 <HAL_ADC_ConfigChannel+0x5a8>
 80042e6:	683b      	ldr	r3, [r7, #0]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042ee:	fa93 f3a3 	rbit	r3, r3
 80042f2:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80042f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80042f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80042f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d101      	bne.n	8004302 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 80042fe:	2320      	movs	r3, #32
 8004300:	e003      	b.n	800430a <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8004302:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004304:	fab3 f383 	clz	r3, r3
 8004308:	b2db      	uxtb	r3, r3
 800430a:	3301      	adds	r3, #1
 800430c:	f003 021f 	and.w	r2, r3, #31
 8004310:	4613      	mov	r3, r2
 8004312:	005b      	lsls	r3, r3, #1
 8004314:	4413      	add	r3, r2
 8004316:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004318:	430b      	orrs	r3, r1
 800431a:	e07e      	b.n	800441a <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004324:	2b00      	cmp	r3, #0
 8004326:	d107      	bne.n	8004338 <HAL_ADC_ConfigChannel+0x5c8>
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	0e9b      	lsrs	r3, r3, #26
 800432e:	3301      	adds	r3, #1
 8004330:	069b      	lsls	r3, r3, #26
 8004332:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004336:	e015      	b.n	8004364 <HAL_ADC_ConfigChannel+0x5f4>
 8004338:	683b      	ldr	r3, [r7, #0]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800433e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004340:	fa93 f3a3 	rbit	r3, r3
 8004344:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8004346:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004348:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 800434a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800434c:	2b00      	cmp	r3, #0
 800434e:	d101      	bne.n	8004354 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8004350:	2320      	movs	r3, #32
 8004352:	e003      	b.n	800435c <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8004354:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004356:	fab3 f383 	clz	r3, r3
 800435a:	b2db      	uxtb	r3, r3
 800435c:	3301      	adds	r3, #1
 800435e:	069b      	lsls	r3, r3, #26
 8004360:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004364:	683b      	ldr	r3, [r7, #0]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800436c:	2b00      	cmp	r3, #0
 800436e:	d109      	bne.n	8004384 <HAL_ADC_ConfigChannel+0x614>
 8004370:	683b      	ldr	r3, [r7, #0]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	0e9b      	lsrs	r3, r3, #26
 8004376:	3301      	adds	r3, #1
 8004378:	f003 031f 	and.w	r3, r3, #31
 800437c:	2101      	movs	r1, #1
 800437e:	fa01 f303 	lsl.w	r3, r1, r3
 8004382:	e017      	b.n	80043b4 <HAL_ADC_ConfigChannel+0x644>
 8004384:	683b      	ldr	r3, [r7, #0]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800438a:	6a3b      	ldr	r3, [r7, #32]
 800438c:	fa93 f3a3 	rbit	r3, r3
 8004390:	61fb      	str	r3, [r7, #28]
  return result;
 8004392:	69fb      	ldr	r3, [r7, #28]
 8004394:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8004396:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004398:	2b00      	cmp	r3, #0
 800439a:	d101      	bne.n	80043a0 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 800439c:	2320      	movs	r3, #32
 800439e:	e003      	b.n	80043a8 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 80043a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043a2:	fab3 f383 	clz	r3, r3
 80043a6:	b2db      	uxtb	r3, r3
 80043a8:	3301      	adds	r3, #1
 80043aa:	f003 031f 	and.w	r3, r3, #31
 80043ae:	2101      	movs	r1, #1
 80043b0:	fa01 f303 	lsl.w	r3, r1, r3
 80043b4:	ea42 0103 	orr.w	r1, r2, r3
 80043b8:	683b      	ldr	r3, [r7, #0]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d10d      	bne.n	80043e0 <HAL_ADC_ConfigChannel+0x670>
 80043c4:	683b      	ldr	r3, [r7, #0]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	0e9b      	lsrs	r3, r3, #26
 80043ca:	3301      	adds	r3, #1
 80043cc:	f003 021f 	and.w	r2, r3, #31
 80043d0:	4613      	mov	r3, r2
 80043d2:	005b      	lsls	r3, r3, #1
 80043d4:	4413      	add	r3, r2
 80043d6:	3b1e      	subs	r3, #30
 80043d8:	051b      	lsls	r3, r3, #20
 80043da:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80043de:	e01b      	b.n	8004418 <HAL_ADC_ConfigChannel+0x6a8>
 80043e0:	683b      	ldr	r3, [r7, #0]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043e6:	697b      	ldr	r3, [r7, #20]
 80043e8:	fa93 f3a3 	rbit	r3, r3
 80043ec:	613b      	str	r3, [r7, #16]
  return result;
 80043ee:	693b      	ldr	r3, [r7, #16]
 80043f0:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80043f2:	69bb      	ldr	r3, [r7, #24]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d101      	bne.n	80043fc <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 80043f8:	2320      	movs	r3, #32
 80043fa:	e003      	b.n	8004404 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 80043fc:	69bb      	ldr	r3, [r7, #24]
 80043fe:	fab3 f383 	clz	r3, r3
 8004402:	b2db      	uxtb	r3, r3
 8004404:	3301      	adds	r3, #1
 8004406:	f003 021f 	and.w	r2, r3, #31
 800440a:	4613      	mov	r3, r2
 800440c:	005b      	lsls	r3, r3, #1
 800440e:	4413      	add	r3, r2
 8004410:	3b1e      	subs	r3, #30
 8004412:	051b      	lsls	r3, r3, #20
 8004414:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004418:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800441a:	683a      	ldr	r2, [r7, #0]
 800441c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800441e:	4619      	mov	r1, r3
 8004420:	f7fe fe7c 	bl	800311c <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004424:	683b      	ldr	r3, [r7, #0]
 8004426:	681a      	ldr	r2, [r3, #0]
 8004428:	4b09      	ldr	r3, [pc, #36]	@ (8004450 <HAL_ADC_ConfigChannel+0x6e0>)
 800442a:	4013      	ands	r3, r2
 800442c:	2b00      	cmp	r3, #0
 800442e:	f000 80be 	beq.w	80045ae <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800443a:	d004      	beq.n	8004446 <HAL_ADC_ConfigChannel+0x6d6>
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	4a04      	ldr	r2, [pc, #16]	@ (8004454 <HAL_ADC_ConfigChannel+0x6e4>)
 8004442:	4293      	cmp	r3, r2
 8004444:	d10a      	bne.n	800445c <HAL_ADC_ConfigChannel+0x6ec>
 8004446:	4b04      	ldr	r3, [pc, #16]	@ (8004458 <HAL_ADC_ConfigChannel+0x6e8>)
 8004448:	e009      	b.n	800445e <HAL_ADC_ConfigChannel+0x6ee>
 800444a:	bf00      	nop
 800444c:	407f0000 	.word	0x407f0000
 8004450:	80080000 	.word	0x80080000
 8004454:	50000100 	.word	0x50000100
 8004458:	50000300 	.word	0x50000300
 800445c:	4b59      	ldr	r3, [pc, #356]	@ (80045c4 <HAL_ADC_ConfigChannel+0x854>)
 800445e:	4618      	mov	r0, r3
 8004460:	f7fe fd5e 	bl	8002f20 <LL_ADC_GetCommonPathInternalCh>
 8004464:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8004468:	683b      	ldr	r3, [r7, #0]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	4a56      	ldr	r2, [pc, #344]	@ (80045c8 <HAL_ADC_ConfigChannel+0x858>)
 800446e:	4293      	cmp	r3, r2
 8004470:	d004      	beq.n	800447c <HAL_ADC_ConfigChannel+0x70c>
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	4a55      	ldr	r2, [pc, #340]	@ (80045cc <HAL_ADC_ConfigChannel+0x85c>)
 8004478:	4293      	cmp	r3, r2
 800447a:	d13a      	bne.n	80044f2 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800447c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004480:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004484:	2b00      	cmp	r3, #0
 8004486:	d134      	bne.n	80044f2 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004490:	d005      	beq.n	800449e <HAL_ADC_ConfigChannel+0x72e>
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	4a4e      	ldr	r2, [pc, #312]	@ (80045d0 <HAL_ADC_ConfigChannel+0x860>)
 8004498:	4293      	cmp	r3, r2
 800449a:	f040 8085 	bne.w	80045a8 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80044a6:	d004      	beq.n	80044b2 <HAL_ADC_ConfigChannel+0x742>
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	4a49      	ldr	r2, [pc, #292]	@ (80045d4 <HAL_ADC_ConfigChannel+0x864>)
 80044ae:	4293      	cmp	r3, r2
 80044b0:	d101      	bne.n	80044b6 <HAL_ADC_ConfigChannel+0x746>
 80044b2:	4a49      	ldr	r2, [pc, #292]	@ (80045d8 <HAL_ADC_ConfigChannel+0x868>)
 80044b4:	e000      	b.n	80044b8 <HAL_ADC_ConfigChannel+0x748>
 80044b6:	4a43      	ldr	r2, [pc, #268]	@ (80045c4 <HAL_ADC_ConfigChannel+0x854>)
 80044b8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80044bc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80044c0:	4619      	mov	r1, r3
 80044c2:	4610      	mov	r0, r2
 80044c4:	f7fe fd19 	bl	8002efa <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80044c8:	4b44      	ldr	r3, [pc, #272]	@ (80045dc <HAL_ADC_ConfigChannel+0x86c>)
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	099b      	lsrs	r3, r3, #6
 80044ce:	4a44      	ldr	r2, [pc, #272]	@ (80045e0 <HAL_ADC_ConfigChannel+0x870>)
 80044d0:	fba2 2303 	umull	r2, r3, r2, r3
 80044d4:	099b      	lsrs	r3, r3, #6
 80044d6:	1c5a      	adds	r2, r3, #1
 80044d8:	4613      	mov	r3, r2
 80044da:	005b      	lsls	r3, r3, #1
 80044dc:	4413      	add	r3, r2
 80044de:	009b      	lsls	r3, r3, #2
 80044e0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80044e2:	e002      	b.n	80044ea <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	3b01      	subs	r3, #1
 80044e8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d1f9      	bne.n	80044e4 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80044f0:	e05a      	b.n	80045a8 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	4a3b      	ldr	r2, [pc, #236]	@ (80045e4 <HAL_ADC_ConfigChannel+0x874>)
 80044f8:	4293      	cmp	r3, r2
 80044fa:	d125      	bne.n	8004548 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80044fc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004500:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004504:	2b00      	cmp	r3, #0
 8004506:	d11f      	bne.n	8004548 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	4a31      	ldr	r2, [pc, #196]	@ (80045d4 <HAL_ADC_ConfigChannel+0x864>)
 800450e:	4293      	cmp	r3, r2
 8004510:	d104      	bne.n	800451c <HAL_ADC_ConfigChannel+0x7ac>
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	4a34      	ldr	r2, [pc, #208]	@ (80045e8 <HAL_ADC_ConfigChannel+0x878>)
 8004518:	4293      	cmp	r3, r2
 800451a:	d047      	beq.n	80045ac <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004524:	d004      	beq.n	8004530 <HAL_ADC_ConfigChannel+0x7c0>
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	4a2a      	ldr	r2, [pc, #168]	@ (80045d4 <HAL_ADC_ConfigChannel+0x864>)
 800452c:	4293      	cmp	r3, r2
 800452e:	d101      	bne.n	8004534 <HAL_ADC_ConfigChannel+0x7c4>
 8004530:	4a29      	ldr	r2, [pc, #164]	@ (80045d8 <HAL_ADC_ConfigChannel+0x868>)
 8004532:	e000      	b.n	8004536 <HAL_ADC_ConfigChannel+0x7c6>
 8004534:	4a23      	ldr	r2, [pc, #140]	@ (80045c4 <HAL_ADC_ConfigChannel+0x854>)
 8004536:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800453a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800453e:	4619      	mov	r1, r3
 8004540:	4610      	mov	r0, r2
 8004542:	f7fe fcda 	bl	8002efa <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004546:	e031      	b.n	80045ac <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8004548:	683b      	ldr	r3, [r7, #0]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	4a27      	ldr	r2, [pc, #156]	@ (80045ec <HAL_ADC_ConfigChannel+0x87c>)
 800454e:	4293      	cmp	r3, r2
 8004550:	d12d      	bne.n	80045ae <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004552:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004556:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800455a:	2b00      	cmp	r3, #0
 800455c:	d127      	bne.n	80045ae <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	4a1c      	ldr	r2, [pc, #112]	@ (80045d4 <HAL_ADC_ConfigChannel+0x864>)
 8004564:	4293      	cmp	r3, r2
 8004566:	d022      	beq.n	80045ae <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004570:	d004      	beq.n	800457c <HAL_ADC_ConfigChannel+0x80c>
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	4a17      	ldr	r2, [pc, #92]	@ (80045d4 <HAL_ADC_ConfigChannel+0x864>)
 8004578:	4293      	cmp	r3, r2
 800457a:	d101      	bne.n	8004580 <HAL_ADC_ConfigChannel+0x810>
 800457c:	4a16      	ldr	r2, [pc, #88]	@ (80045d8 <HAL_ADC_ConfigChannel+0x868>)
 800457e:	e000      	b.n	8004582 <HAL_ADC_ConfigChannel+0x812>
 8004580:	4a10      	ldr	r2, [pc, #64]	@ (80045c4 <HAL_ADC_ConfigChannel+0x854>)
 8004582:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004586:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800458a:	4619      	mov	r1, r3
 800458c:	4610      	mov	r0, r2
 800458e:	f7fe fcb4 	bl	8002efa <LL_ADC_SetCommonPathInternalCh>
 8004592:	e00c      	b.n	80045ae <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004598:	f043 0220 	orr.w	r2, r3, #32
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80045a0:	2301      	movs	r3, #1
 80045a2:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 80045a6:	e002      	b.n	80045ae <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80045a8:	bf00      	nop
 80045aa:	e000      	b.n	80045ae <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80045ac:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	2200      	movs	r2, #0
 80045b2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80045b6:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80045ba:	4618      	mov	r0, r3
 80045bc:	37d8      	adds	r7, #216	@ 0xd8
 80045be:	46bd      	mov	sp, r7
 80045c0:	bd80      	pop	{r7, pc}
 80045c2:	bf00      	nop
 80045c4:	50000700 	.word	0x50000700
 80045c8:	c3210000 	.word	0xc3210000
 80045cc:	90c00010 	.word	0x90c00010
 80045d0:	50000600 	.word	0x50000600
 80045d4:	50000100 	.word	0x50000100
 80045d8:	50000300 	.word	0x50000300
 80045dc:	20000000 	.word	0x20000000
 80045e0:	053e2d63 	.word	0x053e2d63
 80045e4:	c7520000 	.word	0xc7520000
 80045e8:	50000500 	.word	0x50000500
 80045ec:	cb840000 	.word	0xcb840000

080045f0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80045f0:	b580      	push	{r7, lr}
 80045f2:	b084      	sub	sp, #16
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80045f8:	2300      	movs	r3, #0
 80045fa:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	4618      	mov	r0, r3
 8004602:	f7fe fe59 	bl	80032b8 <LL_ADC_IsEnabled>
 8004606:	4603      	mov	r3, r0
 8004608:	2b00      	cmp	r3, #0
 800460a:	d176      	bne.n	80046fa <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	689a      	ldr	r2, [r3, #8]
 8004612:	4b3c      	ldr	r3, [pc, #240]	@ (8004704 <ADC_Enable+0x114>)
 8004614:	4013      	ands	r3, r2
 8004616:	2b00      	cmp	r3, #0
 8004618:	d00d      	beq.n	8004636 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800461e:	f043 0210 	orr.w	r2, r3, #16
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800462a:	f043 0201 	orr.w	r2, r3, #1
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8004632:	2301      	movs	r3, #1
 8004634:	e062      	b.n	80046fc <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	4618      	mov	r0, r3
 800463c:	f7fe fe28 	bl	8003290 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004648:	d004      	beq.n	8004654 <ADC_Enable+0x64>
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	4a2e      	ldr	r2, [pc, #184]	@ (8004708 <ADC_Enable+0x118>)
 8004650:	4293      	cmp	r3, r2
 8004652:	d101      	bne.n	8004658 <ADC_Enable+0x68>
 8004654:	4b2d      	ldr	r3, [pc, #180]	@ (800470c <ADC_Enable+0x11c>)
 8004656:	e000      	b.n	800465a <ADC_Enable+0x6a>
 8004658:	4b2d      	ldr	r3, [pc, #180]	@ (8004710 <ADC_Enable+0x120>)
 800465a:	4618      	mov	r0, r3
 800465c:	f7fe fc60 	bl	8002f20 <LL_ADC_GetCommonPathInternalCh>
 8004660:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8004662:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8004666:	2b00      	cmp	r3, #0
 8004668:	d013      	beq.n	8004692 <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800466a:	4b2a      	ldr	r3, [pc, #168]	@ (8004714 <ADC_Enable+0x124>)
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	099b      	lsrs	r3, r3, #6
 8004670:	4a29      	ldr	r2, [pc, #164]	@ (8004718 <ADC_Enable+0x128>)
 8004672:	fba2 2303 	umull	r2, r3, r2, r3
 8004676:	099b      	lsrs	r3, r3, #6
 8004678:	1c5a      	adds	r2, r3, #1
 800467a:	4613      	mov	r3, r2
 800467c:	005b      	lsls	r3, r3, #1
 800467e:	4413      	add	r3, r2
 8004680:	009b      	lsls	r3, r3, #2
 8004682:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004684:	e002      	b.n	800468c <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 8004686:	68bb      	ldr	r3, [r7, #8]
 8004688:	3b01      	subs	r3, #1
 800468a:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800468c:	68bb      	ldr	r3, [r7, #8]
 800468e:	2b00      	cmp	r3, #0
 8004690:	d1f9      	bne.n	8004686 <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004692:	f7fe fbef 	bl	8002e74 <HAL_GetTick>
 8004696:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004698:	e028      	b.n	80046ec <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	4618      	mov	r0, r3
 80046a0:	f7fe fe0a 	bl	80032b8 <LL_ADC_IsEnabled>
 80046a4:	4603      	mov	r3, r0
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d104      	bne.n	80046b4 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	4618      	mov	r0, r3
 80046b0:	f7fe fdee 	bl	8003290 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80046b4:	f7fe fbde 	bl	8002e74 <HAL_GetTick>
 80046b8:	4602      	mov	r2, r0
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	1ad3      	subs	r3, r2, r3
 80046be:	2b02      	cmp	r3, #2
 80046c0:	d914      	bls.n	80046ec <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f003 0301 	and.w	r3, r3, #1
 80046cc:	2b01      	cmp	r3, #1
 80046ce:	d00d      	beq.n	80046ec <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046d4:	f043 0210 	orr.w	r2, r3, #16
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80046e0:	f043 0201 	orr.w	r2, r3, #1
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80046e8:	2301      	movs	r3, #1
 80046ea:	e007      	b.n	80046fc <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f003 0301 	and.w	r3, r3, #1
 80046f6:	2b01      	cmp	r3, #1
 80046f8:	d1cf      	bne.n	800469a <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80046fa:	2300      	movs	r3, #0
}
 80046fc:	4618      	mov	r0, r3
 80046fe:	3710      	adds	r7, #16
 8004700:	46bd      	mov	sp, r7
 8004702:	bd80      	pop	{r7, pc}
 8004704:	8000003f 	.word	0x8000003f
 8004708:	50000100 	.word	0x50000100
 800470c:	50000300 	.word	0x50000300
 8004710:	50000700 	.word	0x50000700
 8004714:	20000000 	.word	0x20000000
 8004718:	053e2d63 	.word	0x053e2d63

0800471c <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800471c:	b580      	push	{r7, lr}
 800471e:	b084      	sub	sp, #16
 8004720:	af00      	add	r7, sp, #0
 8004722:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004728:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800472e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004732:	2b00      	cmp	r3, #0
 8004734:	d14b      	bne.n	80047ce <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800473a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f003 0308 	and.w	r3, r3, #8
 800474c:	2b00      	cmp	r3, #0
 800474e:	d021      	beq.n	8004794 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	4618      	mov	r0, r3
 8004756:	f7fe fc8f 	bl	8003078 <LL_ADC_REG_IsTriggerSourceSWStart>
 800475a:	4603      	mov	r3, r0
 800475c:	2b00      	cmp	r3, #0
 800475e:	d032      	beq.n	80047c6 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	68db      	ldr	r3, [r3, #12]
 8004766:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800476a:	2b00      	cmp	r3, #0
 800476c:	d12b      	bne.n	80047c6 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004772:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800477e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004782:	2b00      	cmp	r3, #0
 8004784:	d11f      	bne.n	80047c6 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800478a:	f043 0201 	orr.w	r2, r3, #1
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004792:	e018      	b.n	80047c6 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	68db      	ldr	r3, [r3, #12]
 800479a:	f003 0302 	and.w	r3, r3, #2
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d111      	bne.n	80047c6 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047a6:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047b2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d105      	bne.n	80047c6 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047be:	f043 0201 	orr.w	r2, r3, #1
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80047c6:	68f8      	ldr	r0, [r7, #12]
 80047c8:	f7fd f99c 	bl	8001b04 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80047cc:	e00e      	b.n	80047ec <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047d2:	f003 0310 	and.w	r3, r3, #16
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d003      	beq.n	80047e2 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80047da:	68f8      	ldr	r0, [r7, #12]
 80047dc:	f7ff fabe 	bl	8003d5c <HAL_ADC_ErrorCallback>
}
 80047e0:	e004      	b.n	80047ec <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047e8:	6878      	ldr	r0, [r7, #4]
 80047ea:	4798      	blx	r3
}
 80047ec:	bf00      	nop
 80047ee:	3710      	adds	r7, #16
 80047f0:	46bd      	mov	sp, r7
 80047f2:	bd80      	pop	{r7, pc}

080047f4 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b084      	sub	sp, #16
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004800:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004802:	68f8      	ldr	r0, [r7, #12]
 8004804:	f7ff fa96 	bl	8003d34 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004808:	bf00      	nop
 800480a:	3710      	adds	r7, #16
 800480c:	46bd      	mov	sp, r7
 800480e:	bd80      	pop	{r7, pc}

08004810 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8004810:	b580      	push	{r7, lr}
 8004812:	b084      	sub	sp, #16
 8004814:	af00      	add	r7, sp, #0
 8004816:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800481c:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004822:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800482e:	f043 0204 	orr.w	r2, r3, #4
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004836:	68f8      	ldr	r0, [r7, #12]
 8004838:	f7ff fa90 	bl	8003d5c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800483c:	bf00      	nop
 800483e:	3710      	adds	r7, #16
 8004840:	46bd      	mov	sp, r7
 8004842:	bd80      	pop	{r7, pc}

08004844 <LL_ADC_IsEnabled>:
{
 8004844:	b480      	push	{r7}
 8004846:	b083      	sub	sp, #12
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	689b      	ldr	r3, [r3, #8]
 8004850:	f003 0301 	and.w	r3, r3, #1
 8004854:	2b01      	cmp	r3, #1
 8004856:	d101      	bne.n	800485c <LL_ADC_IsEnabled+0x18>
 8004858:	2301      	movs	r3, #1
 800485a:	e000      	b.n	800485e <LL_ADC_IsEnabled+0x1a>
 800485c:	2300      	movs	r3, #0
}
 800485e:	4618      	mov	r0, r3
 8004860:	370c      	adds	r7, #12
 8004862:	46bd      	mov	sp, r7
 8004864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004868:	4770      	bx	lr

0800486a <LL_ADC_REG_IsConversionOngoing>:
{
 800486a:	b480      	push	{r7}
 800486c:	b083      	sub	sp, #12
 800486e:	af00      	add	r7, sp, #0
 8004870:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	689b      	ldr	r3, [r3, #8]
 8004876:	f003 0304 	and.w	r3, r3, #4
 800487a:	2b04      	cmp	r3, #4
 800487c:	d101      	bne.n	8004882 <LL_ADC_REG_IsConversionOngoing+0x18>
 800487e:	2301      	movs	r3, #1
 8004880:	e000      	b.n	8004884 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004882:	2300      	movs	r3, #0
}
 8004884:	4618      	mov	r0, r3
 8004886:	370c      	adds	r7, #12
 8004888:	46bd      	mov	sp, r7
 800488a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800488e:	4770      	bx	lr

08004890 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004890:	b480      	push	{r7}
 8004892:	b083      	sub	sp, #12
 8004894:	af00      	add	r7, sp, #0
 8004896:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8004898:	bf00      	nop
 800489a:	370c      	adds	r7, #12
 800489c:	46bd      	mov	sp, r7
 800489e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a2:	4770      	bx	lr

080048a4 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 80048a4:	b480      	push	{r7}
 80048a6:	b083      	sub	sp, #12
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 80048ac:	bf00      	nop
 80048ae:	370c      	adds	r7, #12
 80048b0:	46bd      	mov	sp, r7
 80048b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b6:	4770      	bx	lr

080048b8 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 80048b8:	b480      	push	{r7}
 80048ba:	b083      	sub	sp, #12
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 80048c0:	bf00      	nop
 80048c2:	370c      	adds	r7, #12
 80048c4:	46bd      	mov	sp, r7
 80048c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ca:	4770      	bx	lr

080048cc <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 80048cc:	b480      	push	{r7}
 80048ce:	b083      	sub	sp, #12
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 80048d4:	bf00      	nop
 80048d6:	370c      	adds	r7, #12
 80048d8:	46bd      	mov	sp, r7
 80048da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048de:	4770      	bx	lr

080048e0 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 80048e0:	b480      	push	{r7}
 80048e2:	b083      	sub	sp, #12
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 80048e8:	bf00      	nop
 80048ea:	370c      	adds	r7, #12
 80048ec:	46bd      	mov	sp, r7
 80048ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f2:	4770      	bx	lr

080048f4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80048f4:	b590      	push	{r4, r7, lr}
 80048f6:	b0a1      	sub	sp, #132	@ 0x84
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	6078      	str	r0, [r7, #4]
 80048fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80048fe:	2300      	movs	r3, #0
 8004900:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800490a:	2b01      	cmp	r3, #1
 800490c:	d101      	bne.n	8004912 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800490e:	2302      	movs	r3, #2
 8004910:	e0e7      	b.n	8004ae2 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	2201      	movs	r2, #1
 8004916:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800491a:	2300      	movs	r3, #0
 800491c:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800491e:	2300      	movs	r3, #0
 8004920:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800492a:	d102      	bne.n	8004932 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800492c:	4b6f      	ldr	r3, [pc, #444]	@ (8004aec <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800492e:	60bb      	str	r3, [r7, #8]
 8004930:	e009      	b.n	8004946 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	4a6e      	ldr	r2, [pc, #440]	@ (8004af0 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8004938:	4293      	cmp	r3, r2
 800493a:	d102      	bne.n	8004942 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 800493c:	4b6d      	ldr	r3, [pc, #436]	@ (8004af4 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800493e:	60bb      	str	r3, [r7, #8]
 8004940:	e001      	b.n	8004946 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8004942:	2300      	movs	r3, #0
 8004944:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8004946:	68bb      	ldr	r3, [r7, #8]
 8004948:	2b00      	cmp	r3, #0
 800494a:	d10b      	bne.n	8004964 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004950:	f043 0220 	orr.w	r2, r3, #32
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2200      	movs	r2, #0
 800495c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8004960:	2301      	movs	r3, #1
 8004962:	e0be      	b.n	8004ae2 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8004964:	68bb      	ldr	r3, [r7, #8]
 8004966:	4618      	mov	r0, r3
 8004968:	f7ff ff7f 	bl	800486a <LL_ADC_REG_IsConversionOngoing>
 800496c:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	4618      	mov	r0, r3
 8004974:	f7ff ff79 	bl	800486a <LL_ADC_REG_IsConversionOngoing>
 8004978:	4603      	mov	r3, r0
 800497a:	2b00      	cmp	r3, #0
 800497c:	f040 80a0 	bne.w	8004ac0 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8004980:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004982:	2b00      	cmp	r3, #0
 8004984:	f040 809c 	bne.w	8004ac0 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004990:	d004      	beq.n	800499c <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	4a55      	ldr	r2, [pc, #340]	@ (8004aec <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004998:	4293      	cmp	r3, r2
 800499a:	d101      	bne.n	80049a0 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 800499c:	4b56      	ldr	r3, [pc, #344]	@ (8004af8 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 800499e:	e000      	b.n	80049a2 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80049a0:	4b56      	ldr	r3, [pc, #344]	@ (8004afc <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 80049a2:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80049a4:	683b      	ldr	r3, [r7, #0]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d04b      	beq.n	8004a44 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80049ac:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80049ae:	689b      	ldr	r3, [r3, #8]
 80049b0:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80049b4:	683b      	ldr	r3, [r7, #0]
 80049b6:	6859      	ldr	r1, [r3, #4]
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80049be:	035b      	lsls	r3, r3, #13
 80049c0:	430b      	orrs	r3, r1
 80049c2:	431a      	orrs	r2, r3
 80049c4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80049c6:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80049d0:	d004      	beq.n	80049dc <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	4a45      	ldr	r2, [pc, #276]	@ (8004aec <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80049d8:	4293      	cmp	r3, r2
 80049da:	d10f      	bne.n	80049fc <HAL_ADCEx_MultiModeConfigChannel+0x108>
 80049dc:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80049e0:	f7ff ff30 	bl	8004844 <LL_ADC_IsEnabled>
 80049e4:	4604      	mov	r4, r0
 80049e6:	4841      	ldr	r0, [pc, #260]	@ (8004aec <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80049e8:	f7ff ff2c 	bl	8004844 <LL_ADC_IsEnabled>
 80049ec:	4603      	mov	r3, r0
 80049ee:	4323      	orrs	r3, r4
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	bf0c      	ite	eq
 80049f4:	2301      	moveq	r3, #1
 80049f6:	2300      	movne	r3, #0
 80049f8:	b2db      	uxtb	r3, r3
 80049fa:	e012      	b.n	8004a22 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 80049fc:	483c      	ldr	r0, [pc, #240]	@ (8004af0 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80049fe:	f7ff ff21 	bl	8004844 <LL_ADC_IsEnabled>
 8004a02:	4604      	mov	r4, r0
 8004a04:	483b      	ldr	r0, [pc, #236]	@ (8004af4 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8004a06:	f7ff ff1d 	bl	8004844 <LL_ADC_IsEnabled>
 8004a0a:	4603      	mov	r3, r0
 8004a0c:	431c      	orrs	r4, r3
 8004a0e:	483c      	ldr	r0, [pc, #240]	@ (8004b00 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8004a10:	f7ff ff18 	bl	8004844 <LL_ADC_IsEnabled>
 8004a14:	4603      	mov	r3, r0
 8004a16:	4323      	orrs	r3, r4
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	bf0c      	ite	eq
 8004a1c:	2301      	moveq	r3, #1
 8004a1e:	2300      	movne	r3, #0
 8004a20:	b2db      	uxtb	r3, r3
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d056      	beq.n	8004ad4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8004a26:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004a28:	689b      	ldr	r3, [r3, #8]
 8004a2a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8004a2e:	f023 030f 	bic.w	r3, r3, #15
 8004a32:	683a      	ldr	r2, [r7, #0]
 8004a34:	6811      	ldr	r1, [r2, #0]
 8004a36:	683a      	ldr	r2, [r7, #0]
 8004a38:	6892      	ldr	r2, [r2, #8]
 8004a3a:	430a      	orrs	r2, r1
 8004a3c:	431a      	orrs	r2, r3
 8004a3e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004a40:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004a42:	e047      	b.n	8004ad4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8004a44:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004a46:	689b      	ldr	r3, [r3, #8]
 8004a48:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004a4c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004a4e:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004a58:	d004      	beq.n	8004a64 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	4a23      	ldr	r2, [pc, #140]	@ (8004aec <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004a60:	4293      	cmp	r3, r2
 8004a62:	d10f      	bne.n	8004a84 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8004a64:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004a68:	f7ff feec 	bl	8004844 <LL_ADC_IsEnabled>
 8004a6c:	4604      	mov	r4, r0
 8004a6e:	481f      	ldr	r0, [pc, #124]	@ (8004aec <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004a70:	f7ff fee8 	bl	8004844 <LL_ADC_IsEnabled>
 8004a74:	4603      	mov	r3, r0
 8004a76:	4323      	orrs	r3, r4
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	bf0c      	ite	eq
 8004a7c:	2301      	moveq	r3, #1
 8004a7e:	2300      	movne	r3, #0
 8004a80:	b2db      	uxtb	r3, r3
 8004a82:	e012      	b.n	8004aaa <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8004a84:	481a      	ldr	r0, [pc, #104]	@ (8004af0 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8004a86:	f7ff fedd 	bl	8004844 <LL_ADC_IsEnabled>
 8004a8a:	4604      	mov	r4, r0
 8004a8c:	4819      	ldr	r0, [pc, #100]	@ (8004af4 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8004a8e:	f7ff fed9 	bl	8004844 <LL_ADC_IsEnabled>
 8004a92:	4603      	mov	r3, r0
 8004a94:	431c      	orrs	r4, r3
 8004a96:	481a      	ldr	r0, [pc, #104]	@ (8004b00 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8004a98:	f7ff fed4 	bl	8004844 <LL_ADC_IsEnabled>
 8004a9c:	4603      	mov	r3, r0
 8004a9e:	4323      	orrs	r3, r4
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	bf0c      	ite	eq
 8004aa4:	2301      	moveq	r3, #1
 8004aa6:	2300      	movne	r3, #0
 8004aa8:	b2db      	uxtb	r3, r3
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d012      	beq.n	8004ad4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004aae:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004ab0:	689b      	ldr	r3, [r3, #8]
 8004ab2:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8004ab6:	f023 030f 	bic.w	r3, r3, #15
 8004aba:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8004abc:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004abe:	e009      	b.n	8004ad4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ac4:	f043 0220 	orr.w	r2, r3, #32
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004acc:	2301      	movs	r3, #1
 8004ace:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8004ad2:	e000      	b.n	8004ad6 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004ad4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	2200      	movs	r2, #0
 8004ada:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8004ade:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8004ae2:	4618      	mov	r0, r3
 8004ae4:	3784      	adds	r7, #132	@ 0x84
 8004ae6:	46bd      	mov	sp, r7
 8004ae8:	bd90      	pop	{r4, r7, pc}
 8004aea:	bf00      	nop
 8004aec:	50000100 	.word	0x50000100
 8004af0:	50000400 	.word	0x50000400
 8004af4:	50000500 	.word	0x50000500
 8004af8:	50000300 	.word	0x50000300
 8004afc:	50000700 	.word	0x50000700
 8004b00:	50000600 	.word	0x50000600

08004b04 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004b04:	b480      	push	{r7}
 8004b06:	b085      	sub	sp, #20
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	f003 0307 	and.w	r3, r3, #7
 8004b12:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004b14:	4b0c      	ldr	r3, [pc, #48]	@ (8004b48 <__NVIC_SetPriorityGrouping+0x44>)
 8004b16:	68db      	ldr	r3, [r3, #12]
 8004b18:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004b1a:	68ba      	ldr	r2, [r7, #8]
 8004b1c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004b20:	4013      	ands	r3, r2
 8004b22:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004b28:	68bb      	ldr	r3, [r7, #8]
 8004b2a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004b2c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004b30:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004b34:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004b36:	4a04      	ldr	r2, [pc, #16]	@ (8004b48 <__NVIC_SetPriorityGrouping+0x44>)
 8004b38:	68bb      	ldr	r3, [r7, #8]
 8004b3a:	60d3      	str	r3, [r2, #12]
}
 8004b3c:	bf00      	nop
 8004b3e:	3714      	adds	r7, #20
 8004b40:	46bd      	mov	sp, r7
 8004b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b46:	4770      	bx	lr
 8004b48:	e000ed00 	.word	0xe000ed00

08004b4c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004b4c:	b480      	push	{r7}
 8004b4e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004b50:	4b04      	ldr	r3, [pc, #16]	@ (8004b64 <__NVIC_GetPriorityGrouping+0x18>)
 8004b52:	68db      	ldr	r3, [r3, #12]
 8004b54:	0a1b      	lsrs	r3, r3, #8
 8004b56:	f003 0307 	and.w	r3, r3, #7
}
 8004b5a:	4618      	mov	r0, r3
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b62:	4770      	bx	lr
 8004b64:	e000ed00 	.word	0xe000ed00

08004b68 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004b68:	b480      	push	{r7}
 8004b6a:	b083      	sub	sp, #12
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	4603      	mov	r3, r0
 8004b70:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004b72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	db0b      	blt.n	8004b92 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004b7a:	79fb      	ldrb	r3, [r7, #7]
 8004b7c:	f003 021f 	and.w	r2, r3, #31
 8004b80:	4907      	ldr	r1, [pc, #28]	@ (8004ba0 <__NVIC_EnableIRQ+0x38>)
 8004b82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b86:	095b      	lsrs	r3, r3, #5
 8004b88:	2001      	movs	r0, #1
 8004b8a:	fa00 f202 	lsl.w	r2, r0, r2
 8004b8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004b92:	bf00      	nop
 8004b94:	370c      	adds	r7, #12
 8004b96:	46bd      	mov	sp, r7
 8004b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b9c:	4770      	bx	lr
 8004b9e:	bf00      	nop
 8004ba0:	e000e100 	.word	0xe000e100

08004ba4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004ba4:	b480      	push	{r7}
 8004ba6:	b083      	sub	sp, #12
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	4603      	mov	r3, r0
 8004bac:	6039      	str	r1, [r7, #0]
 8004bae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004bb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	db0a      	blt.n	8004bce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004bb8:	683b      	ldr	r3, [r7, #0]
 8004bba:	b2da      	uxtb	r2, r3
 8004bbc:	490c      	ldr	r1, [pc, #48]	@ (8004bf0 <__NVIC_SetPriority+0x4c>)
 8004bbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004bc2:	0112      	lsls	r2, r2, #4
 8004bc4:	b2d2      	uxtb	r2, r2
 8004bc6:	440b      	add	r3, r1
 8004bc8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004bcc:	e00a      	b.n	8004be4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004bce:	683b      	ldr	r3, [r7, #0]
 8004bd0:	b2da      	uxtb	r2, r3
 8004bd2:	4908      	ldr	r1, [pc, #32]	@ (8004bf4 <__NVIC_SetPriority+0x50>)
 8004bd4:	79fb      	ldrb	r3, [r7, #7]
 8004bd6:	f003 030f 	and.w	r3, r3, #15
 8004bda:	3b04      	subs	r3, #4
 8004bdc:	0112      	lsls	r2, r2, #4
 8004bde:	b2d2      	uxtb	r2, r2
 8004be0:	440b      	add	r3, r1
 8004be2:	761a      	strb	r2, [r3, #24]
}
 8004be4:	bf00      	nop
 8004be6:	370c      	adds	r7, #12
 8004be8:	46bd      	mov	sp, r7
 8004bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bee:	4770      	bx	lr
 8004bf0:	e000e100 	.word	0xe000e100
 8004bf4:	e000ed00 	.word	0xe000ed00

08004bf8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004bf8:	b480      	push	{r7}
 8004bfa:	b089      	sub	sp, #36	@ 0x24
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	60f8      	str	r0, [r7, #12]
 8004c00:	60b9      	str	r1, [r7, #8]
 8004c02:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	f003 0307 	and.w	r3, r3, #7
 8004c0a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004c0c:	69fb      	ldr	r3, [r7, #28]
 8004c0e:	f1c3 0307 	rsb	r3, r3, #7
 8004c12:	2b04      	cmp	r3, #4
 8004c14:	bf28      	it	cs
 8004c16:	2304      	movcs	r3, #4
 8004c18:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004c1a:	69fb      	ldr	r3, [r7, #28]
 8004c1c:	3304      	adds	r3, #4
 8004c1e:	2b06      	cmp	r3, #6
 8004c20:	d902      	bls.n	8004c28 <NVIC_EncodePriority+0x30>
 8004c22:	69fb      	ldr	r3, [r7, #28]
 8004c24:	3b03      	subs	r3, #3
 8004c26:	e000      	b.n	8004c2a <NVIC_EncodePriority+0x32>
 8004c28:	2300      	movs	r3, #0
 8004c2a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004c2c:	f04f 32ff 	mov.w	r2, #4294967295
 8004c30:	69bb      	ldr	r3, [r7, #24]
 8004c32:	fa02 f303 	lsl.w	r3, r2, r3
 8004c36:	43da      	mvns	r2, r3
 8004c38:	68bb      	ldr	r3, [r7, #8]
 8004c3a:	401a      	ands	r2, r3
 8004c3c:	697b      	ldr	r3, [r7, #20]
 8004c3e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004c40:	f04f 31ff 	mov.w	r1, #4294967295
 8004c44:	697b      	ldr	r3, [r7, #20]
 8004c46:	fa01 f303 	lsl.w	r3, r1, r3
 8004c4a:	43d9      	mvns	r1, r3
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004c50:	4313      	orrs	r3, r2
         );
}
 8004c52:	4618      	mov	r0, r3
 8004c54:	3724      	adds	r7, #36	@ 0x24
 8004c56:	46bd      	mov	sp, r7
 8004c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5c:	4770      	bx	lr

08004c5e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004c5e:	b580      	push	{r7, lr}
 8004c60:	b082      	sub	sp, #8
 8004c62:	af00      	add	r7, sp, #0
 8004c64:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004c66:	6878      	ldr	r0, [r7, #4]
 8004c68:	f7ff ff4c 	bl	8004b04 <__NVIC_SetPriorityGrouping>
}
 8004c6c:	bf00      	nop
 8004c6e:	3708      	adds	r7, #8
 8004c70:	46bd      	mov	sp, r7
 8004c72:	bd80      	pop	{r7, pc}

08004c74 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004c74:	b580      	push	{r7, lr}
 8004c76:	b086      	sub	sp, #24
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	4603      	mov	r3, r0
 8004c7c:	60b9      	str	r1, [r7, #8]
 8004c7e:	607a      	str	r2, [r7, #4]
 8004c80:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004c82:	f7ff ff63 	bl	8004b4c <__NVIC_GetPriorityGrouping>
 8004c86:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004c88:	687a      	ldr	r2, [r7, #4]
 8004c8a:	68b9      	ldr	r1, [r7, #8]
 8004c8c:	6978      	ldr	r0, [r7, #20]
 8004c8e:	f7ff ffb3 	bl	8004bf8 <NVIC_EncodePriority>
 8004c92:	4602      	mov	r2, r0
 8004c94:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004c98:	4611      	mov	r1, r2
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	f7ff ff82 	bl	8004ba4 <__NVIC_SetPriority>
}
 8004ca0:	bf00      	nop
 8004ca2:	3718      	adds	r7, #24
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	bd80      	pop	{r7, pc}

08004ca8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b082      	sub	sp, #8
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	4603      	mov	r3, r0
 8004cb0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004cb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004cb6:	4618      	mov	r0, r3
 8004cb8:	f7ff ff56 	bl	8004b68 <__NVIC_EnableIRQ>
}
 8004cbc:	bf00      	nop
 8004cbe:	3708      	adds	r7, #8
 8004cc0:	46bd      	mov	sp, r7
 8004cc2:	bd80      	pop	{r7, pc}

08004cc4 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	b082      	sub	sp, #8
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d101      	bne.n	8004cd6 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8004cd2:	2301      	movs	r3, #1
 8004cd4:	e054      	b.n	8004d80 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	7f5b      	ldrb	r3, [r3, #29]
 8004cda:	b2db      	uxtb	r3, r3
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d105      	bne.n	8004cec <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8004ce6:	6878      	ldr	r0, [r7, #4]
 8004ce8:	f7fb ffca 	bl	8000c80 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2202      	movs	r2, #2
 8004cf0:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	791b      	ldrb	r3, [r3, #4]
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d10c      	bne.n	8004d14 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	4a22      	ldr	r2, [pc, #136]	@ (8004d88 <HAL_CRC_Init+0xc4>)
 8004d00:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	689a      	ldr	r2, [r3, #8]
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f022 0218 	bic.w	r2, r2, #24
 8004d10:	609a      	str	r2, [r3, #8]
 8004d12:	e00c      	b.n	8004d2e <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	6899      	ldr	r1, [r3, #8]
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	68db      	ldr	r3, [r3, #12]
 8004d1c:	461a      	mov	r2, r3
 8004d1e:	6878      	ldr	r0, [r7, #4]
 8004d20:	f000 f834 	bl	8004d8c <HAL_CRCEx_Polynomial_Set>
 8004d24:	4603      	mov	r3, r0
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d001      	beq.n	8004d2e <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8004d2a:	2301      	movs	r3, #1
 8004d2c:	e028      	b.n	8004d80 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	795b      	ldrb	r3, [r3, #5]
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d105      	bne.n	8004d42 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f04f 32ff 	mov.w	r2, #4294967295
 8004d3e:	611a      	str	r2, [r3, #16]
 8004d40:	e004      	b.n	8004d4c <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	687a      	ldr	r2, [r7, #4]
 8004d48:	6912      	ldr	r2, [r2, #16]
 8004d4a:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	689b      	ldr	r3, [r3, #8]
 8004d52:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	695a      	ldr	r2, [r3, #20]
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	430a      	orrs	r2, r1
 8004d60:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	689b      	ldr	r3, [r3, #8]
 8004d68:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	699a      	ldr	r2, [r3, #24]
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	430a      	orrs	r2, r1
 8004d76:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2201      	movs	r2, #1
 8004d7c:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8004d7e:	2300      	movs	r3, #0
}
 8004d80:	4618      	mov	r0, r3
 8004d82:	3708      	adds	r7, #8
 8004d84:	46bd      	mov	sp, r7
 8004d86:	bd80      	pop	{r7, pc}
 8004d88:	04c11db7 	.word	0x04c11db7

08004d8c <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8004d8c:	b480      	push	{r7}
 8004d8e:	b087      	sub	sp, #28
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	60f8      	str	r0, [r7, #12]
 8004d94:	60b9      	str	r1, [r7, #8]
 8004d96:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d98:	2300      	movs	r3, #0
 8004d9a:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8004d9c:	231f      	movs	r3, #31
 8004d9e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8004da0:	68bb      	ldr	r3, [r7, #8]
 8004da2:	f003 0301 	and.w	r3, r3, #1
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d102      	bne.n	8004db0 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 8004daa:	2301      	movs	r3, #1
 8004dac:	75fb      	strb	r3, [r7, #23]
 8004dae:	e063      	b.n	8004e78 <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8004db0:	bf00      	nop
 8004db2:	693b      	ldr	r3, [r7, #16]
 8004db4:	1e5a      	subs	r2, r3, #1
 8004db6:	613a      	str	r2, [r7, #16]
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d009      	beq.n	8004dd0 <HAL_CRCEx_Polynomial_Set+0x44>
 8004dbc:	693b      	ldr	r3, [r7, #16]
 8004dbe:	f003 031f 	and.w	r3, r3, #31
 8004dc2:	68ba      	ldr	r2, [r7, #8]
 8004dc4:	fa22 f303 	lsr.w	r3, r2, r3
 8004dc8:	f003 0301 	and.w	r3, r3, #1
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d0f0      	beq.n	8004db2 <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2b18      	cmp	r3, #24
 8004dd4:	d846      	bhi.n	8004e64 <HAL_CRCEx_Polynomial_Set+0xd8>
 8004dd6:	a201      	add	r2, pc, #4	@ (adr r2, 8004ddc <HAL_CRCEx_Polynomial_Set+0x50>)
 8004dd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ddc:	08004e6b 	.word	0x08004e6b
 8004de0:	08004e65 	.word	0x08004e65
 8004de4:	08004e65 	.word	0x08004e65
 8004de8:	08004e65 	.word	0x08004e65
 8004dec:	08004e65 	.word	0x08004e65
 8004df0:	08004e65 	.word	0x08004e65
 8004df4:	08004e65 	.word	0x08004e65
 8004df8:	08004e65 	.word	0x08004e65
 8004dfc:	08004e59 	.word	0x08004e59
 8004e00:	08004e65 	.word	0x08004e65
 8004e04:	08004e65 	.word	0x08004e65
 8004e08:	08004e65 	.word	0x08004e65
 8004e0c:	08004e65 	.word	0x08004e65
 8004e10:	08004e65 	.word	0x08004e65
 8004e14:	08004e65 	.word	0x08004e65
 8004e18:	08004e65 	.word	0x08004e65
 8004e1c:	08004e4d 	.word	0x08004e4d
 8004e20:	08004e65 	.word	0x08004e65
 8004e24:	08004e65 	.word	0x08004e65
 8004e28:	08004e65 	.word	0x08004e65
 8004e2c:	08004e65 	.word	0x08004e65
 8004e30:	08004e65 	.word	0x08004e65
 8004e34:	08004e65 	.word	0x08004e65
 8004e38:	08004e65 	.word	0x08004e65
 8004e3c:	08004e41 	.word	0x08004e41
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 8004e40:	693b      	ldr	r3, [r7, #16]
 8004e42:	2b06      	cmp	r3, #6
 8004e44:	d913      	bls.n	8004e6e <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 8004e46:	2301      	movs	r3, #1
 8004e48:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8004e4a:	e010      	b.n	8004e6e <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 8004e4c:	693b      	ldr	r3, [r7, #16]
 8004e4e:	2b07      	cmp	r3, #7
 8004e50:	d90f      	bls.n	8004e72 <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 8004e52:	2301      	movs	r3, #1
 8004e54:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8004e56:	e00c      	b.n	8004e72 <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 8004e58:	693b      	ldr	r3, [r7, #16]
 8004e5a:	2b0f      	cmp	r3, #15
 8004e5c:	d90b      	bls.n	8004e76 <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 8004e5e:	2301      	movs	r3, #1
 8004e60:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8004e62:	e008      	b.n	8004e76 <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 8004e64:	2301      	movs	r3, #1
 8004e66:	75fb      	strb	r3, [r7, #23]
        break;
 8004e68:	e006      	b.n	8004e78 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8004e6a:	bf00      	nop
 8004e6c:	e004      	b.n	8004e78 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8004e6e:	bf00      	nop
 8004e70:	e002      	b.n	8004e78 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8004e72:	bf00      	nop
 8004e74:	e000      	b.n	8004e78 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8004e76:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 8004e78:	7dfb      	ldrb	r3, [r7, #23]
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d10d      	bne.n	8004e9a <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	68ba      	ldr	r2, [r7, #8]
 8004e84:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	689b      	ldr	r3, [r3, #8]
 8004e8c:	f023 0118 	bic.w	r1, r3, #24
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	687a      	ldr	r2, [r7, #4]
 8004e96:	430a      	orrs	r2, r1
 8004e98:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8004e9a:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e9c:	4618      	mov	r0, r3
 8004e9e:	371c      	adds	r7, #28
 8004ea0:	46bd      	mov	sp, r7
 8004ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea6:	4770      	bx	lr

08004ea8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	b084      	sub	sp, #16
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d101      	bne.n	8004eba <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004eb6:	2301      	movs	r3, #1
 8004eb8:	e08d      	b.n	8004fd6 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	461a      	mov	r2, r3
 8004ec0:	4b47      	ldr	r3, [pc, #284]	@ (8004fe0 <HAL_DMA_Init+0x138>)
 8004ec2:	429a      	cmp	r2, r3
 8004ec4:	d80f      	bhi.n	8004ee6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	461a      	mov	r2, r3
 8004ecc:	4b45      	ldr	r3, [pc, #276]	@ (8004fe4 <HAL_DMA_Init+0x13c>)
 8004ece:	4413      	add	r3, r2
 8004ed0:	4a45      	ldr	r2, [pc, #276]	@ (8004fe8 <HAL_DMA_Init+0x140>)
 8004ed2:	fba2 2303 	umull	r2, r3, r2, r3
 8004ed6:	091b      	lsrs	r3, r3, #4
 8004ed8:	009a      	lsls	r2, r3, #2
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	4a42      	ldr	r2, [pc, #264]	@ (8004fec <HAL_DMA_Init+0x144>)
 8004ee2:	641a      	str	r2, [r3, #64]	@ 0x40
 8004ee4:	e00e      	b.n	8004f04 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	461a      	mov	r2, r3
 8004eec:	4b40      	ldr	r3, [pc, #256]	@ (8004ff0 <HAL_DMA_Init+0x148>)
 8004eee:	4413      	add	r3, r2
 8004ef0:	4a3d      	ldr	r2, [pc, #244]	@ (8004fe8 <HAL_DMA_Init+0x140>)
 8004ef2:	fba2 2303 	umull	r2, r3, r2, r3
 8004ef6:	091b      	lsrs	r3, r3, #4
 8004ef8:	009a      	lsls	r2, r3, #2
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	4a3c      	ldr	r2, [pc, #240]	@ (8004ff4 <HAL_DMA_Init+0x14c>)
 8004f02:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2202      	movs	r2, #2
 8004f08:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8004f1a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f1e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004f28:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	691b      	ldr	r3, [r3, #16]
 8004f2e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004f34:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	699b      	ldr	r3, [r3, #24]
 8004f3a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004f40:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6a1b      	ldr	r3, [r3, #32]
 8004f46:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004f48:	68fa      	ldr	r2, [r7, #12]
 8004f4a:	4313      	orrs	r3, r2
 8004f4c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	68fa      	ldr	r2, [r7, #12]
 8004f54:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004f56:	6878      	ldr	r0, [r7, #4]
 8004f58:	f000 fa2c 	bl	80053b4 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	689b      	ldr	r3, [r3, #8]
 8004f60:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004f64:	d102      	bne.n	8004f6c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	2200      	movs	r2, #0
 8004f6a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	685a      	ldr	r2, [r3, #4]
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004f74:	b2d2      	uxtb	r2, r2
 8004f76:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004f7c:	687a      	ldr	r2, [r7, #4]
 8004f7e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004f80:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	685b      	ldr	r3, [r3, #4]
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d010      	beq.n	8004fac <HAL_DMA_Init+0x104>
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	685b      	ldr	r3, [r3, #4]
 8004f8e:	2b04      	cmp	r3, #4
 8004f90:	d80c      	bhi.n	8004fac <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004f92:	6878      	ldr	r0, [r7, #4]
 8004f94:	f000 fa4c 	bl	8005430 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fa4:	687a      	ldr	r2, [r7, #4]
 8004fa6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004fa8:	605a      	str	r2, [r3, #4]
 8004faa:	e008      	b.n	8004fbe <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2200      	movs	r2, #0
 8004fb0:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	2200      	movs	r2, #0
 8004fb6:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	2200      	movs	r2, #0
 8004fbc:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	2200      	movs	r2, #0
 8004fc2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2201      	movs	r2, #1
 8004fc8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2200      	movs	r2, #0
 8004fd0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004fd4:	2300      	movs	r3, #0
}
 8004fd6:	4618      	mov	r0, r3
 8004fd8:	3710      	adds	r7, #16
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	bd80      	pop	{r7, pc}
 8004fde:	bf00      	nop
 8004fe0:	40020407 	.word	0x40020407
 8004fe4:	bffdfff8 	.word	0xbffdfff8
 8004fe8:	cccccccd 	.word	0xcccccccd
 8004fec:	40020000 	.word	0x40020000
 8004ff0:	bffdfbf8 	.word	0xbffdfbf8
 8004ff4:	40020400 	.word	0x40020400

08004ff8 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b086      	sub	sp, #24
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	60f8      	str	r0, [r7, #12]
 8005000:	60b9      	str	r1, [r7, #8]
 8005002:	607a      	str	r2, [r7, #4]
 8005004:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005006:	2300      	movs	r3, #0
 8005008:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005010:	2b01      	cmp	r3, #1
 8005012:	d101      	bne.n	8005018 <HAL_DMA_Start_IT+0x20>
 8005014:	2302      	movs	r3, #2
 8005016:	e066      	b.n	80050e6 <HAL_DMA_Start_IT+0xee>
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	2201      	movs	r2, #1
 800501c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005026:	b2db      	uxtb	r3, r3
 8005028:	2b01      	cmp	r3, #1
 800502a:	d155      	bne.n	80050d8 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	2202      	movs	r2, #2
 8005030:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	2200      	movs	r2, #0
 8005038:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	681a      	ldr	r2, [r3, #0]
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f022 0201 	bic.w	r2, r2, #1
 8005048:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800504a:	683b      	ldr	r3, [r7, #0]
 800504c:	687a      	ldr	r2, [r7, #4]
 800504e:	68b9      	ldr	r1, [r7, #8]
 8005050:	68f8      	ldr	r0, [r7, #12]
 8005052:	f000 f970 	bl	8005336 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800505a:	2b00      	cmp	r3, #0
 800505c:	d008      	beq.n	8005070 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	681a      	ldr	r2, [r3, #0]
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f042 020e 	orr.w	r2, r2, #14
 800506c:	601a      	str	r2, [r3, #0]
 800506e:	e00f      	b.n	8005090 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	681a      	ldr	r2, [r3, #0]
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f022 0204 	bic.w	r2, r2, #4
 800507e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	681a      	ldr	r2, [r3, #0]
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f042 020a 	orr.w	r2, r2, #10
 800508e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800509a:	2b00      	cmp	r3, #0
 800509c:	d007      	beq.n	80050ae <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80050a2:	681a      	ldr	r2, [r3, #0]
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80050a8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80050ac:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d007      	beq.n	80050c6 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050ba:	681a      	ldr	r2, [r3, #0]
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050c0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80050c4:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	681a      	ldr	r2, [r3, #0]
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f042 0201 	orr.w	r2, r2, #1
 80050d4:	601a      	str	r2, [r3, #0]
 80050d6:	e005      	b.n	80050e4 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	2200      	movs	r2, #0
 80050dc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80050e0:	2302      	movs	r3, #2
 80050e2:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80050e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80050e6:	4618      	mov	r0, r3
 80050e8:	3718      	adds	r7, #24
 80050ea:	46bd      	mov	sp, r7
 80050ec:	bd80      	pop	{r7, pc}

080050ee <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80050ee:	b580      	push	{r7, lr}
 80050f0:	b084      	sub	sp, #16
 80050f2:	af00      	add	r7, sp, #0
 80050f4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80050f6:	2300      	movs	r3, #0
 80050f8:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005100:	b2db      	uxtb	r3, r3
 8005102:	2b02      	cmp	r3, #2
 8005104:	d00d      	beq.n	8005122 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	2204      	movs	r2, #4
 800510a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2201      	movs	r2, #1
 8005110:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2200      	movs	r2, #0
 8005118:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 800511c:	2301      	movs	r3, #1
 800511e:	73fb      	strb	r3, [r7, #15]
 8005120:	e047      	b.n	80051b2 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	681a      	ldr	r2, [r3, #0]
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f022 020e 	bic.w	r2, r2, #14
 8005130:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	681a      	ldr	r2, [r3, #0]
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f022 0201 	bic.w	r2, r2, #1
 8005140:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005146:	681a      	ldr	r2, [r3, #0]
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800514c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005150:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005156:	f003 021f 	and.w	r2, r3, #31
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800515e:	2101      	movs	r1, #1
 8005160:	fa01 f202 	lsl.w	r2, r1, r2
 8005164:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800516a:	687a      	ldr	r2, [r7, #4]
 800516c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800516e:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005174:	2b00      	cmp	r3, #0
 8005176:	d00c      	beq.n	8005192 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800517c:	681a      	ldr	r2, [r3, #0]
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005182:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005186:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800518c:	687a      	ldr	r2, [r7, #4]
 800518e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005190:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	2201      	movs	r2, #1
 8005196:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	2200      	movs	r2, #0
 800519e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d003      	beq.n	80051b2 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051ae:	6878      	ldr	r0, [r7, #4]
 80051b0:	4798      	blx	r3
    }
  }
  return status;
 80051b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80051b4:	4618      	mov	r0, r3
 80051b6:	3710      	adds	r7, #16
 80051b8:	46bd      	mov	sp, r7
 80051ba:	bd80      	pop	{r7, pc}

080051bc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80051bc:	b580      	push	{r7, lr}
 80051be:	b084      	sub	sp, #16
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051d8:	f003 031f 	and.w	r3, r3, #31
 80051dc:	2204      	movs	r2, #4
 80051de:	409a      	lsls	r2, r3
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	4013      	ands	r3, r2
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d026      	beq.n	8005236 <HAL_DMA_IRQHandler+0x7a>
 80051e8:	68bb      	ldr	r3, [r7, #8]
 80051ea:	f003 0304 	and.w	r3, r3, #4
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d021      	beq.n	8005236 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f003 0320 	and.w	r3, r3, #32
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d107      	bne.n	8005210 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	681a      	ldr	r2, [r3, #0]
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f022 0204 	bic.w	r2, r2, #4
 800520e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005214:	f003 021f 	and.w	r2, r3, #31
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800521c:	2104      	movs	r1, #4
 800521e:	fa01 f202 	lsl.w	r2, r1, r2
 8005222:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005228:	2b00      	cmp	r3, #0
 800522a:	d071      	beq.n	8005310 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005230:	6878      	ldr	r0, [r7, #4]
 8005232:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8005234:	e06c      	b.n	8005310 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800523a:	f003 031f 	and.w	r3, r3, #31
 800523e:	2202      	movs	r2, #2
 8005240:	409a      	lsls	r2, r3
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	4013      	ands	r3, r2
 8005246:	2b00      	cmp	r3, #0
 8005248:	d02e      	beq.n	80052a8 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800524a:	68bb      	ldr	r3, [r7, #8]
 800524c:	f003 0302 	and.w	r3, r3, #2
 8005250:	2b00      	cmp	r3, #0
 8005252:	d029      	beq.n	80052a8 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	f003 0320 	and.w	r3, r3, #32
 800525e:	2b00      	cmp	r3, #0
 8005260:	d10b      	bne.n	800527a <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	681a      	ldr	r2, [r3, #0]
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	f022 020a 	bic.w	r2, r2, #10
 8005270:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	2201      	movs	r2, #1
 8005276:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800527e:	f003 021f 	and.w	r2, r3, #31
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005286:	2102      	movs	r1, #2
 8005288:	fa01 f202 	lsl.w	r2, r1, r2
 800528c:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	2200      	movs	r2, #0
 8005292:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800529a:	2b00      	cmp	r3, #0
 800529c:	d038      	beq.n	8005310 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052a2:	6878      	ldr	r0, [r7, #4]
 80052a4:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80052a6:	e033      	b.n	8005310 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052ac:	f003 031f 	and.w	r3, r3, #31
 80052b0:	2208      	movs	r2, #8
 80052b2:	409a      	lsls	r2, r3
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	4013      	ands	r3, r2
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d02a      	beq.n	8005312 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80052bc:	68bb      	ldr	r3, [r7, #8]
 80052be:	f003 0308 	and.w	r3, r3, #8
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d025      	beq.n	8005312 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	681a      	ldr	r2, [r3, #0]
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	f022 020e 	bic.w	r2, r2, #14
 80052d4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052da:	f003 021f 	and.w	r2, r3, #31
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052e2:	2101      	movs	r1, #1
 80052e4:	fa01 f202 	lsl.w	r2, r1, r2
 80052e8:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	2201      	movs	r2, #1
 80052ee:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2201      	movs	r2, #1
 80052f4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2200      	movs	r2, #0
 80052fc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005304:	2b00      	cmp	r3, #0
 8005306:	d004      	beq.n	8005312 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800530c:	6878      	ldr	r0, [r7, #4]
 800530e:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005310:	bf00      	nop
 8005312:	bf00      	nop
}
 8005314:	3710      	adds	r7, #16
 8005316:	46bd      	mov	sp, r7
 8005318:	bd80      	pop	{r7, pc}

0800531a <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800531a:	b480      	push	{r7}
 800531c:	b083      	sub	sp, #12
 800531e:	af00      	add	r7, sp, #0
 8005320:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005328:	b2db      	uxtb	r3, r3
}
 800532a:	4618      	mov	r0, r3
 800532c:	370c      	adds	r7, #12
 800532e:	46bd      	mov	sp, r7
 8005330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005334:	4770      	bx	lr

08005336 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005336:	b480      	push	{r7}
 8005338:	b085      	sub	sp, #20
 800533a:	af00      	add	r7, sp, #0
 800533c:	60f8      	str	r0, [r7, #12]
 800533e:	60b9      	str	r1, [r7, #8]
 8005340:	607a      	str	r2, [r7, #4]
 8005342:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005348:	68fa      	ldr	r2, [r7, #12]
 800534a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800534c:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005352:	2b00      	cmp	r3, #0
 8005354:	d004      	beq.n	8005360 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800535a:	68fa      	ldr	r2, [r7, #12]
 800535c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800535e:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005364:	f003 021f 	and.w	r2, r3, #31
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800536c:	2101      	movs	r1, #1
 800536e:	fa01 f202 	lsl.w	r2, r1, r2
 8005372:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	683a      	ldr	r2, [r7, #0]
 800537a:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	689b      	ldr	r3, [r3, #8]
 8005380:	2b10      	cmp	r3, #16
 8005382:	d108      	bne.n	8005396 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	687a      	ldr	r2, [r7, #4]
 800538a:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	68ba      	ldr	r2, [r7, #8]
 8005392:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005394:	e007      	b.n	80053a6 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	68ba      	ldr	r2, [r7, #8]
 800539c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	687a      	ldr	r2, [r7, #4]
 80053a4:	60da      	str	r2, [r3, #12]
}
 80053a6:	bf00      	nop
 80053a8:	3714      	adds	r7, #20
 80053aa:	46bd      	mov	sp, r7
 80053ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b0:	4770      	bx	lr
	...

080053b4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80053b4:	b480      	push	{r7}
 80053b6:	b087      	sub	sp, #28
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	461a      	mov	r2, r3
 80053c2:	4b16      	ldr	r3, [pc, #88]	@ (800541c <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 80053c4:	429a      	cmp	r2, r3
 80053c6:	d802      	bhi.n	80053ce <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80053c8:	4b15      	ldr	r3, [pc, #84]	@ (8005420 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80053ca:	617b      	str	r3, [r7, #20]
 80053cc:	e001      	b.n	80053d2 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 80053ce:	4b15      	ldr	r3, [pc, #84]	@ (8005424 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80053d0:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80053d2:	697b      	ldr	r3, [r7, #20]
 80053d4:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	b2db      	uxtb	r3, r3
 80053dc:	3b08      	subs	r3, #8
 80053de:	4a12      	ldr	r2, [pc, #72]	@ (8005428 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80053e0:	fba2 2303 	umull	r2, r3, r2, r3
 80053e4:	091b      	lsrs	r3, r3, #4
 80053e6:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053ec:	089b      	lsrs	r3, r3, #2
 80053ee:	009a      	lsls	r2, r3, #2
 80053f0:	693b      	ldr	r3, [r7, #16]
 80053f2:	4413      	add	r3, r2
 80053f4:	461a      	mov	r2, r3
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	4a0b      	ldr	r2, [pc, #44]	@ (800542c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80053fe:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	f003 031f 	and.w	r3, r3, #31
 8005406:	2201      	movs	r2, #1
 8005408:	409a      	lsls	r2, r3
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800540e:	bf00      	nop
 8005410:	371c      	adds	r7, #28
 8005412:	46bd      	mov	sp, r7
 8005414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005418:	4770      	bx	lr
 800541a:	bf00      	nop
 800541c:	40020407 	.word	0x40020407
 8005420:	40020800 	.word	0x40020800
 8005424:	40020820 	.word	0x40020820
 8005428:	cccccccd 	.word	0xcccccccd
 800542c:	40020880 	.word	0x40020880

08005430 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005430:	b480      	push	{r7}
 8005432:	b085      	sub	sp, #20
 8005434:	af00      	add	r7, sp, #0
 8005436:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	685b      	ldr	r3, [r3, #4]
 800543c:	b2db      	uxtb	r3, r3
 800543e:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005440:	68fa      	ldr	r2, [r7, #12]
 8005442:	4b0b      	ldr	r3, [pc, #44]	@ (8005470 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8005444:	4413      	add	r3, r2
 8005446:	009b      	lsls	r3, r3, #2
 8005448:	461a      	mov	r2, r3
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	4a08      	ldr	r2, [pc, #32]	@ (8005474 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8005452:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	3b01      	subs	r3, #1
 8005458:	f003 031f 	and.w	r3, r3, #31
 800545c:	2201      	movs	r2, #1
 800545e:	409a      	lsls	r2, r3
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8005464:	bf00      	nop
 8005466:	3714      	adds	r7, #20
 8005468:	46bd      	mov	sp, r7
 800546a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800546e:	4770      	bx	lr
 8005470:	1000823f 	.word	0x1000823f
 8005474:	40020940 	.word	0x40020940

08005478 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8005478:	b580      	push	{r7, lr}
 800547a:	b084      	sub	sp, #16
 800547c:	af00      	add	r7, sp, #0
 800547e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2b00      	cmp	r3, #0
 8005484:	d101      	bne.n	800548a <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8005486:	2301      	movs	r3, #1
 8005488:	e147      	b.n	800571a <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005490:	b2db      	uxtb	r3, r3
 8005492:	2b00      	cmp	r3, #0
 8005494:	d106      	bne.n	80054a4 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	2200      	movs	r2, #0
 800549a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800549e:	6878      	ldr	r0, [r7, #4]
 80054a0:	f7fb fc88 	bl	8000db4 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	699a      	ldr	r2, [r3, #24]
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	f022 0210 	bic.w	r2, r2, #16
 80054b2:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80054b4:	f7fd fcde 	bl	8002e74 <HAL_GetTick>
 80054b8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80054ba:	e012      	b.n	80054e2 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80054bc:	f7fd fcda 	bl	8002e74 <HAL_GetTick>
 80054c0:	4602      	mov	r2, r0
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	1ad3      	subs	r3, r2, r3
 80054c6:	2b0a      	cmp	r3, #10
 80054c8:	d90b      	bls.n	80054e2 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80054ce:	f043 0201 	orr.w	r2, r3, #1
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	2203      	movs	r2, #3
 80054da:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80054de:	2301      	movs	r3, #1
 80054e0:	e11b      	b.n	800571a <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	699b      	ldr	r3, [r3, #24]
 80054e8:	f003 0308 	and.w	r3, r3, #8
 80054ec:	2b08      	cmp	r3, #8
 80054ee:	d0e5      	beq.n	80054bc <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	699a      	ldr	r2, [r3, #24]
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f042 0201 	orr.w	r2, r2, #1
 80054fe:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005500:	f7fd fcb8 	bl	8002e74 <HAL_GetTick>
 8005504:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8005506:	e012      	b.n	800552e <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8005508:	f7fd fcb4 	bl	8002e74 <HAL_GetTick>
 800550c:	4602      	mov	r2, r0
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	1ad3      	subs	r3, r2, r3
 8005512:	2b0a      	cmp	r3, #10
 8005514:	d90b      	bls.n	800552e <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800551a:	f043 0201 	orr.w	r2, r3, #1
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	2203      	movs	r2, #3
 8005526:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800552a:	2301      	movs	r3, #1
 800552c:	e0f5      	b.n	800571a <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	699b      	ldr	r3, [r3, #24]
 8005534:	f003 0301 	and.w	r3, r3, #1
 8005538:	2b00      	cmp	r3, #0
 800553a:	d0e5      	beq.n	8005508 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	699a      	ldr	r2, [r3, #24]
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f042 0202 	orr.w	r2, r2, #2
 800554a:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	4a74      	ldr	r2, [pc, #464]	@ (8005724 <HAL_FDCAN_Init+0x2ac>)
 8005552:	4293      	cmp	r3, r2
 8005554:	d103      	bne.n	800555e <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8005556:	4a74      	ldr	r2, [pc, #464]	@ (8005728 <HAL_FDCAN_Init+0x2b0>)
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	685b      	ldr	r3, [r3, #4]
 800555c:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	7c1b      	ldrb	r3, [r3, #16]
 8005562:	2b01      	cmp	r3, #1
 8005564:	d108      	bne.n	8005578 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	699a      	ldr	r2, [r3, #24]
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005574:	619a      	str	r2, [r3, #24]
 8005576:	e007      	b.n	8005588 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	699a      	ldr	r2, [r3, #24]
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005586:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	7c5b      	ldrb	r3, [r3, #17]
 800558c:	2b01      	cmp	r3, #1
 800558e:	d108      	bne.n	80055a2 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	699a      	ldr	r2, [r3, #24]
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800559e:	619a      	str	r2, [r3, #24]
 80055a0:	e007      	b.n	80055b2 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	699a      	ldr	r2, [r3, #24]
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80055b0:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	7c9b      	ldrb	r3, [r3, #18]
 80055b6:	2b01      	cmp	r3, #1
 80055b8:	d108      	bne.n	80055cc <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	699a      	ldr	r2, [r3, #24]
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80055c8:	619a      	str	r2, [r3, #24]
 80055ca:	e007      	b.n	80055dc <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	699a      	ldr	r2, [r3, #24]
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80055da:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	699b      	ldr	r3, [r3, #24]
 80055e2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	689a      	ldr	r2, [r3, #8]
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	430a      	orrs	r2, r1
 80055f0:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	699a      	ldr	r2, [r3, #24]
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8005600:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	691a      	ldr	r2, [r3, #16]
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	f022 0210 	bic.w	r2, r2, #16
 8005610:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	68db      	ldr	r3, [r3, #12]
 8005616:	2b01      	cmp	r3, #1
 8005618:	d108      	bne.n	800562c <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	699a      	ldr	r2, [r3, #24]
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	f042 0204 	orr.w	r2, r2, #4
 8005628:	619a      	str	r2, [r3, #24]
 800562a:	e02c      	b.n	8005686 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	68db      	ldr	r3, [r3, #12]
 8005630:	2b00      	cmp	r3, #0
 8005632:	d028      	beq.n	8005686 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	68db      	ldr	r3, [r3, #12]
 8005638:	2b02      	cmp	r3, #2
 800563a:	d01c      	beq.n	8005676 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	699a      	ldr	r2, [r3, #24]
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800564a:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	691a      	ldr	r2, [r3, #16]
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f042 0210 	orr.w	r2, r2, #16
 800565a:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	68db      	ldr	r3, [r3, #12]
 8005660:	2b03      	cmp	r3, #3
 8005662:	d110      	bne.n	8005686 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	699a      	ldr	r2, [r3, #24]
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	f042 0220 	orr.w	r2, r2, #32
 8005672:	619a      	str	r2, [r3, #24]
 8005674:	e007      	b.n	8005686 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	699a      	ldr	r2, [r3, #24]
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f042 0220 	orr.w	r2, r2, #32
 8005684:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	699b      	ldr	r3, [r3, #24]
 800568a:	3b01      	subs	r3, #1
 800568c:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	69db      	ldr	r3, [r3, #28]
 8005692:	3b01      	subs	r3, #1
 8005694:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005696:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	6a1b      	ldr	r3, [r3, #32]
 800569c:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800569e:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	695b      	ldr	r3, [r3, #20]
 80056a6:	3b01      	subs	r3, #1
 80056a8:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80056ae:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80056b0:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	689b      	ldr	r3, [r3, #8]
 80056b6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80056ba:	d115      	bne.n	80056e8 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056c0:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056c6:	3b01      	subs	r3, #1
 80056c8:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80056ca:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056d0:	3b01      	subs	r3, #1
 80056d2:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80056d4:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056dc:	3b01      	subs	r3, #1
 80056de:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80056e4:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80056e6:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	430a      	orrs	r2, r1
 80056fa:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80056fe:	6878      	ldr	r0, [r7, #4]
 8005700:	f000 fa1a 	bl	8005b38 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2200      	movs	r2, #0
 8005708:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	2200      	movs	r2, #0
 800570e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2201      	movs	r2, #1
 8005714:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 8005718:	2300      	movs	r3, #0
}
 800571a:	4618      	mov	r0, r3
 800571c:	3710      	adds	r7, #16
 800571e:	46bd      	mov	sp, r7
 8005720:	bd80      	pop	{r7, pc}
 8005722:	bf00      	nop
 8005724:	40006400 	.word	0x40006400
 8005728:	40006500 	.word	0x40006500

0800572c <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 800572c:	b480      	push	{r7}
 800572e:	b083      	sub	sp, #12
 8005730:	af00      	add	r7, sp, #0
 8005732:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800573a:	b2db      	uxtb	r3, r3
 800573c:	2b01      	cmp	r3, #1
 800573e:	d110      	bne.n	8005762 <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2202      	movs	r2, #2
 8005744:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	699a      	ldr	r2, [r3, #24]
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f022 0201 	bic.w	r2, r2, #1
 8005756:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2200      	movs	r2, #0
 800575c:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 800575e:	2300      	movs	r3, #0
 8005760:	e006      	b.n	8005770 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005766:	f043 0204 	orr.w	r2, r3, #4
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800576e:	2301      	movs	r3, #1
  }
}
 8005770:	4618      	mov	r0, r3
 8005772:	370c      	adds	r7, #12
 8005774:	46bd      	mov	sp, r7
 8005776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577a:	4770      	bx	lr

0800577c <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 800577c:	b580      	push	{r7, lr}
 800577e:	b086      	sub	sp, #24
 8005780:	af00      	add	r7, sp, #0
 8005782:	60f8      	str	r0, [r7, #12]
 8005784:	60b9      	str	r1, [r7, #8]
 8005786:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800578e:	b2db      	uxtb	r3, r3
 8005790:	2b02      	cmp	r3, #2
 8005792:	d12c      	bne.n	80057ee <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800579c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d007      	beq.n	80057b4 <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80057a8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 80057b0:	2301      	movs	r3, #1
 80057b2:	e023      	b.n	80057fc <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80057bc:	0c1b      	lsrs	r3, r3, #16
 80057be:	f003 0303 	and.w	r3, r3, #3
 80057c2:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 80057c4:	697b      	ldr	r3, [r7, #20]
 80057c6:	687a      	ldr	r2, [r7, #4]
 80057c8:	68b9      	ldr	r1, [r7, #8]
 80057ca:	68f8      	ldr	r0, [r7, #12]
 80057cc:	f000 fa20 	bl	8005c10 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	2101      	movs	r1, #1
 80057d6:	697a      	ldr	r2, [r7, #20]
 80057d8:	fa01 f202 	lsl.w	r2, r1, r2
 80057dc:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 80057e0:	2201      	movs	r2, #1
 80057e2:	697b      	ldr	r3, [r7, #20]
 80057e4:	409a      	lsls	r2, r3
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return HAL_OK;
 80057ea:	2300      	movs	r3, #0
 80057ec:	e006      	b.n	80057fc <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80057f2:	f043 0208 	orr.w	r2, r3, #8
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 80057fa:	2301      	movs	r3, #1
  }
}
 80057fc:	4618      	mov	r0, r3
 80057fe:	3718      	adds	r7, #24
 8005800:	46bd      	mov	sp, r7
 8005802:	bd80      	pop	{r7, pc}

08005804 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8005804:	b580      	push	{r7, lr}
 8005806:	b08c      	sub	sp, #48	@ 0x30
 8005808:	af00      	add	r7, sp, #0
 800580a:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005812:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8005816:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800581e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005820:	4013      	ands	r3, r2
 8005822:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800582a:	f003 0307 	and.w	r3, r3, #7
 800582e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005836:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005838:	4013      	ands	r3, r2
 800583a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005842:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005846:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800584e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005850:	4013      	ands	r3, r2
 8005852:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800585a:	f403 0371 	and.w	r3, r3, #15794176	@ 0xf10000
 800585e:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005866:	6a3a      	ldr	r2, [r7, #32]
 8005868:	4013      	ands	r3, r2
 800586a:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005872:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8005876:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800587e:	69fa      	ldr	r2, [r7, #28]
 8005880:	4013      	ands	r3, r2
 8005882:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800588a:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005892:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8005894:	697b      	ldr	r3, [r7, #20]
 8005896:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800589a:	2b00      	cmp	r3, #0
 800589c:	d00b      	beq.n	80058b6 <HAL_FDCAN_IRQHandler+0xb2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 800589e:	69bb      	ldr	r3, [r7, #24]
 80058a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d006      	beq.n	80058b6 <HAL_FDCAN_IRQHandler+0xb2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	2240      	movs	r2, #64	@ 0x40
 80058ae:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 80058b0:	6878      	ldr	r0, [r7, #4]
 80058b2:	f000 f921 	bl	8005af8 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 80058b6:	697b      	ldr	r3, [r7, #20]
 80058b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d019      	beq.n	80058f4 <HAL_FDCAN_IRQHandler+0xf0>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 80058c0:	69bb      	ldr	r3, [r7, #24]
 80058c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d014      	beq.n	80058f4 <HAL_FDCAN_IRQHandler+0xf0>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80058d2:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80058dc:	693a      	ldr	r2, [r7, #16]
 80058de:	4013      	ands	r3, r2
 80058e0:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80058ea:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 80058ec:	6939      	ldr	r1, [r7, #16]
 80058ee:	6878      	ldr	r0, [r7, #4]
 80058f0:	f000 f8e3 	bl	8005aba <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 80058f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d007      	beq.n	800590a <HAL_FDCAN_IRQHandler+0x106>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005900:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8005902:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005904:	6878      	ldr	r0, [r7, #4]
 8005906:	f000 f8a2 	bl	8005a4e <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 800590a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800590c:	2b00      	cmp	r3, #0
 800590e:	d007      	beq.n	8005920 <HAL_FDCAN_IRQHandler+0x11c>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005916:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8005918:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800591a:	6878      	ldr	r0, [r7, #4]
 800591c:	f000 f8a2 	bl	8005a64 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8005920:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005922:	2b00      	cmp	r3, #0
 8005924:	d007      	beq.n	8005936 <HAL_FDCAN_IRQHandler+0x132>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800592c:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 800592e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005930:	6878      	ldr	r0, [r7, #4]
 8005932:	f000 f8a2 	bl	8005a7a <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8005936:	697b      	ldr	r3, [r7, #20]
 8005938:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800593c:	2b00      	cmp	r3, #0
 800593e:	d00c      	beq.n	800595a <HAL_FDCAN_IRQHandler+0x156>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8005940:	69bb      	ldr	r3, [r7, #24]
 8005942:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005946:	2b00      	cmp	r3, #0
 8005948:	d007      	beq.n	800595a <HAL_FDCAN_IRQHandler+0x156>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005952:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8005954:	6878      	ldr	r0, [r7, #4]
 8005956:	f000 f89b 	bl	8005a90 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 800595a:	697b      	ldr	r3, [r7, #20]
 800595c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005960:	2b00      	cmp	r3, #0
 8005962:	d018      	beq.n	8005996 <HAL_FDCAN_IRQHandler+0x192>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 8005964:	69bb      	ldr	r3, [r7, #24]
 8005966:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800596a:	2b00      	cmp	r3, #0
 800596c:	d013      	beq.n	8005996 <HAL_FDCAN_IRQHandler+0x192>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8005976:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005980:	68fa      	ldr	r2, [r7, #12]
 8005982:	4013      	ands	r3, r2
 8005984:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	2280      	movs	r2, #128	@ 0x80
 800598c:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 800598e:	68f9      	ldr	r1, [r7, #12]
 8005990:	6878      	ldr	r0, [r7, #4]
 8005992:	f000 f887 	bl	8005aa4 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8005996:	697b      	ldr	r3, [r7, #20]
 8005998:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800599c:	2b00      	cmp	r3, #0
 800599e:	d00c      	beq.n	80059ba <HAL_FDCAN_IRQHandler+0x1b6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 80059a0:	69bb      	ldr	r3, [r7, #24]
 80059a2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d007      	beq.n	80059ba <HAL_FDCAN_IRQHandler+0x1b6>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80059b2:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 80059b4:	6878      	ldr	r0, [r7, #4]
 80059b6:	f000 f88b 	bl	8005ad0 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 80059ba:	697b      	ldr	r3, [r7, #20]
 80059bc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d00c      	beq.n	80059de <HAL_FDCAN_IRQHandler+0x1da>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 80059c4:	69bb      	ldr	r3, [r7, #24]
 80059c6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d007      	beq.n	80059de <HAL_FDCAN_IRQHandler+0x1da>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80059d6:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 80059d8:	6878      	ldr	r0, [r7, #4]
 80059da:	f000 f883 	bl	8005ae4 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 80059de:	697b      	ldr	r3, [r7, #20]
 80059e0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d00f      	beq.n	8005a08 <HAL_FDCAN_IRQHandler+0x204>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 80059e8:	69bb      	ldr	r3, [r7, #24]
 80059ea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d00a      	beq.n	8005a08 <HAL_FDCAN_IRQHandler+0x204>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80059fa:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a00:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8005a08:	69fb      	ldr	r3, [r7, #28]
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d007      	beq.n	8005a1e <HAL_FDCAN_IRQHandler+0x21a>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	69fa      	ldr	r2, [r7, #28]
 8005a14:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8005a16:	69f9      	ldr	r1, [r7, #28]
 8005a18:	6878      	ldr	r0, [r7, #4]
 8005a1a:	f000 f881 	bl	8005b20 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8005a1e:	6a3b      	ldr	r3, [r7, #32]
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d009      	beq.n	8005a38 <HAL_FDCAN_IRQHandler+0x234>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	6a3a      	ldr	r2, [r7, #32]
 8005a2a:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005a30:	6a3b      	ldr	r3, [r7, #32]
 8005a32:	431a      	orrs	r2, r3
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d002      	beq.n	8005a46 <HAL_FDCAN_IRQHandler+0x242>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8005a40:	6878      	ldr	r0, [r7, #4]
 8005a42:	f000 f863 	bl	8005b0c <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8005a46:	bf00      	nop
 8005a48:	3730      	adds	r7, #48	@ 0x30
 8005a4a:	46bd      	mov	sp, r7
 8005a4c:	bd80      	pop	{r7, pc}

08005a4e <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8005a4e:	b480      	push	{r7}
 8005a50:	b083      	sub	sp, #12
 8005a52:	af00      	add	r7, sp, #0
 8005a54:	6078      	str	r0, [r7, #4]
 8005a56:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8005a58:	bf00      	nop
 8005a5a:	370c      	adds	r7, #12
 8005a5c:	46bd      	mov	sp, r7
 8005a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a62:	4770      	bx	lr

08005a64 <HAL_FDCAN_RxFifo0Callback>:
  * @param  RxFifo0ITs indicates which Rx FIFO 0 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo0_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8005a64:	b480      	push	{r7}
 8005a66:	b083      	sub	sp, #12
 8005a68:	af00      	add	r7, sp, #0
 8005a6a:	6078      	str	r0, [r7, #4]
 8005a6c:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo0ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo0Callback could be implemented in the user file
   */
}
 8005a6e:	bf00      	nop
 8005a70:	370c      	adds	r7, #12
 8005a72:	46bd      	mov	sp, r7
 8005a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a78:	4770      	bx	lr

08005a7a <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8005a7a:	b480      	push	{r7}
 8005a7c:	b083      	sub	sp, #12
 8005a7e:	af00      	add	r7, sp, #0
 8005a80:	6078      	str	r0, [r7, #4]
 8005a82:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8005a84:	bf00      	nop
 8005a86:	370c      	adds	r7, #12
 8005a88:	46bd      	mov	sp, r7
 8005a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8e:	4770      	bx	lr

08005a90 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005a90:	b480      	push	{r7}
 8005a92:	b083      	sub	sp, #12
 8005a94:	af00      	add	r7, sp, #0
 8005a96:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8005a98:	bf00      	nop
 8005a9a:	370c      	adds	r7, #12
 8005a9c:	46bd      	mov	sp, r7
 8005a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa2:	4770      	bx	lr

08005aa4 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8005aa4:	b480      	push	{r7}
 8005aa6:	b083      	sub	sp, #12
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	6078      	str	r0, [r7, #4]
 8005aac:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8005aae:	bf00      	nop
 8005ab0:	370c      	adds	r7, #12
 8005ab2:	46bd      	mov	sp, r7
 8005ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab8:	4770      	bx	lr

08005aba <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8005aba:	b480      	push	{r7}
 8005abc:	b083      	sub	sp, #12
 8005abe:	af00      	add	r7, sp, #0
 8005ac0:	6078      	str	r0, [r7, #4]
 8005ac2:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8005ac4:	bf00      	nop
 8005ac6:	370c      	adds	r7, #12
 8005ac8:	46bd      	mov	sp, r7
 8005aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ace:	4770      	bx	lr

08005ad0 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005ad0:	b480      	push	{r7}
 8005ad2:	b083      	sub	sp, #12
 8005ad4:	af00      	add	r7, sp, #0
 8005ad6:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8005ad8:	bf00      	nop
 8005ada:	370c      	adds	r7, #12
 8005adc:	46bd      	mov	sp, r7
 8005ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae2:	4770      	bx	lr

08005ae4 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005ae4:	b480      	push	{r7}
 8005ae6:	b083      	sub	sp, #12
 8005ae8:	af00      	add	r7, sp, #0
 8005aea:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8005aec:	bf00      	nop
 8005aee:	370c      	adds	r7, #12
 8005af0:	46bd      	mov	sp, r7
 8005af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af6:	4770      	bx	lr

08005af8 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005af8:	b480      	push	{r7}
 8005afa:	b083      	sub	sp, #12
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8005b00:	bf00      	nop
 8005b02:	370c      	adds	r7, #12
 8005b04:	46bd      	mov	sp, r7
 8005b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b0a:	4770      	bx	lr

08005b0c <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005b0c:	b480      	push	{r7}
 8005b0e:	b083      	sub	sp, #12
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8005b14:	bf00      	nop
 8005b16:	370c      	adds	r7, #12
 8005b18:	46bd      	mov	sp, r7
 8005b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1e:	4770      	bx	lr

08005b20 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8005b20:	b480      	push	{r7}
 8005b22:	b083      	sub	sp, #12
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	6078      	str	r0, [r7, #4]
 8005b28:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8005b2a:	bf00      	nop
 8005b2c:	370c      	adds	r7, #12
 8005b2e:	46bd      	mov	sp, r7
 8005b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b34:	4770      	bx	lr
	...

08005b38 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8005b38:	b480      	push	{r7}
 8005b3a:	b085      	sub	sp, #20
 8005b3c:	af00      	add	r7, sp, #0
 8005b3e:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8005b40:	4b30      	ldr	r3, [pc, #192]	@ (8005c04 <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 8005b42:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	4a2f      	ldr	r2, [pc, #188]	@ (8005c08 <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 8005b4a:	4293      	cmp	r3, r2
 8005b4c:	d103      	bne.n	8005b56 <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 8005b4e:	68bb      	ldr	r3, [r7, #8]
 8005b50:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8005b54:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	4a2c      	ldr	r2, [pc, #176]	@ (8005c0c <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 8005b5c:	4293      	cmp	r3, r2
 8005b5e:	d103      	bne.n	8005b68 <FDCAN_CalcultateRamBlockAddresses+0x30>
  {
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
 8005b60:	68bb      	ldr	r3, [r7, #8]
 8005b62:	f503 63d4 	add.w	r3, r3, #1696	@ 0x6a0
 8005b66:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	68ba      	ldr	r2, [r7, #8]
 8005b6c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b76:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b7e:	041a      	lsls	r2, r3, #16
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	430a      	orrs	r2, r1
 8005b86:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8005b8a:	68bb      	ldr	r3, [r7, #8]
 8005b8c:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b9c:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ba4:	061a      	lsls	r2, r3, #24
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	430a      	orrs	r2, r1
 8005bac:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8005bb0:	68bb      	ldr	r3, [r7, #8]
 8005bb2:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8005bba:	68bb      	ldr	r3, [r7, #8]
 8005bbc:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8005bc4:	68bb      	ldr	r3, [r7, #8]
 8005bc6:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8005bce:	68bb      	ldr	r3, [r7, #8]
 8005bd0:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8005bd8:	68bb      	ldr	r3, [r7, #8]
 8005bda:	60fb      	str	r3, [r7, #12]
 8005bdc:	e005      	b.n	8005bea <FDCAN_CalcultateRamBlockAddresses+0xb2>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	2200      	movs	r2, #0
 8005be2:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	3304      	adds	r3, #4
 8005be8:	60fb      	str	r3, [r7, #12]
 8005bea:	68bb      	ldr	r3, [r7, #8]
 8005bec:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8005bf0:	68fa      	ldr	r2, [r7, #12]
 8005bf2:	429a      	cmp	r2, r3
 8005bf4:	d3f3      	bcc.n	8005bde <FDCAN_CalcultateRamBlockAddresses+0xa6>
  }
}
 8005bf6:	bf00      	nop
 8005bf8:	bf00      	nop
 8005bfa:	3714      	adds	r7, #20
 8005bfc:	46bd      	mov	sp, r7
 8005bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c02:	4770      	bx	lr
 8005c04:	4000a400 	.word	0x4000a400
 8005c08:	40006800 	.word	0x40006800
 8005c0c:	40006c00 	.word	0x40006c00

08005c10 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8005c10:	b480      	push	{r7}
 8005c12:	b089      	sub	sp, #36	@ 0x24
 8005c14:	af00      	add	r7, sp, #0
 8005c16:	60f8      	str	r0, [r7, #12]
 8005c18:	60b9      	str	r1, [r7, #8]
 8005c1a:	607a      	str	r2, [r7, #4]
 8005c1c:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8005c1e:	68bb      	ldr	r3, [r7, #8]
 8005c20:	685b      	ldr	r3, [r3, #4]
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d10a      	bne.n	8005c3c <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005c26:	68bb      	ldr	r3, [r7, #8]
 8005c28:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8005c2a:	68bb      	ldr	r3, [r7, #8]
 8005c2c:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8005c2e:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8005c30:	68bb      	ldr	r3, [r7, #8]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005c36:	4313      	orrs	r3, r2
 8005c38:	61fb      	str	r3, [r7, #28]
 8005c3a:	e00a      	b.n	8005c52 <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005c3c:	68bb      	ldr	r3, [r7, #8]
 8005c3e:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8005c40:	68bb      	ldr	r3, [r7, #8]
 8005c42:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8005c44:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8005c46:	68bb      	ldr	r3, [r7, #8]
 8005c48:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8005c4a:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005c4c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005c50:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8005c52:	68bb      	ldr	r3, [r7, #8]
 8005c54:	6a1b      	ldr	r3, [r3, #32]
 8005c56:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8005c58:	68bb      	ldr	r3, [r7, #8]
 8005c5a:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8005c5c:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8005c5e:	68bb      	ldr	r3, [r7, #8]
 8005c60:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8005c62:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8005c64:	68bb      	ldr	r3, [r7, #8]
 8005c66:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8005c68:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 8005c6a:	68bb      	ldr	r3, [r7, #8]
 8005c6c:	68db      	ldr	r3, [r3, #12]
 8005c6e:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8005c70:	4313      	orrs	r3, r2
 8005c72:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005c78:	683a      	ldr	r2, [r7, #0]
 8005c7a:	4613      	mov	r3, r2
 8005c7c:	00db      	lsls	r3, r3, #3
 8005c7e:	4413      	add	r3, r2
 8005c80:	00db      	lsls	r3, r3, #3
 8005c82:	440b      	add	r3, r1
 8005c84:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8005c86:	69bb      	ldr	r3, [r7, #24]
 8005c88:	69fa      	ldr	r2, [r7, #28]
 8005c8a:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8005c8c:	69bb      	ldr	r3, [r7, #24]
 8005c8e:	3304      	adds	r3, #4
 8005c90:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8005c92:	69bb      	ldr	r3, [r7, #24]
 8005c94:	693a      	ldr	r2, [r7, #16]
 8005c96:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8005c98:	69bb      	ldr	r3, [r7, #24]
 8005c9a:	3304      	adds	r3, #4
 8005c9c:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8005c9e:	2300      	movs	r3, #0
 8005ca0:	617b      	str	r3, [r7, #20]
 8005ca2:	e020      	b.n	8005ce6 <FDCAN_CopyMessageToRAM+0xd6>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8005ca4:	697b      	ldr	r3, [r7, #20]
 8005ca6:	3303      	adds	r3, #3
 8005ca8:	687a      	ldr	r2, [r7, #4]
 8005caa:	4413      	add	r3, r2
 8005cac:	781b      	ldrb	r3, [r3, #0]
 8005cae:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8005cb0:	697b      	ldr	r3, [r7, #20]
 8005cb2:	3302      	adds	r3, #2
 8005cb4:	6879      	ldr	r1, [r7, #4]
 8005cb6:	440b      	add	r3, r1
 8005cb8:	781b      	ldrb	r3, [r3, #0]
 8005cba:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8005cbc:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8005cbe:	697b      	ldr	r3, [r7, #20]
 8005cc0:	3301      	adds	r3, #1
 8005cc2:	6879      	ldr	r1, [r7, #4]
 8005cc4:	440b      	add	r3, r1
 8005cc6:	781b      	ldrb	r3, [r3, #0]
 8005cc8:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8005cca:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8005ccc:	6879      	ldr	r1, [r7, #4]
 8005cce:	697a      	ldr	r2, [r7, #20]
 8005cd0:	440a      	add	r2, r1
 8005cd2:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8005cd4:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8005cd6:	69bb      	ldr	r3, [r7, #24]
 8005cd8:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8005cda:	69bb      	ldr	r3, [r7, #24]
 8005cdc:	3304      	adds	r3, #4
 8005cde:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8005ce0:	697b      	ldr	r3, [r7, #20]
 8005ce2:	3304      	adds	r3, #4
 8005ce4:	617b      	str	r3, [r7, #20]
 8005ce6:	68bb      	ldr	r3, [r7, #8]
 8005ce8:	68db      	ldr	r3, [r3, #12]
 8005cea:	4a06      	ldr	r2, [pc, #24]	@ (8005d04 <FDCAN_CopyMessageToRAM+0xf4>)
 8005cec:	5cd3      	ldrb	r3, [r2, r3]
 8005cee:	461a      	mov	r2, r3
 8005cf0:	697b      	ldr	r3, [r7, #20]
 8005cf2:	4293      	cmp	r3, r2
 8005cf4:	d3d6      	bcc.n	8005ca4 <FDCAN_CopyMessageToRAM+0x94>
  }
}
 8005cf6:	bf00      	nop
 8005cf8:	bf00      	nop
 8005cfa:	3724      	adds	r7, #36	@ 0x24
 8005cfc:	46bd      	mov	sp, r7
 8005cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d02:	4770      	bx	lr
 8005d04:	0800d5e4 	.word	0x0800d5e4

08005d08 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005d08:	b480      	push	{r7}
 8005d0a:	b087      	sub	sp, #28
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	6078      	str	r0, [r7, #4]
 8005d10:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005d12:	2300      	movs	r3, #0
 8005d14:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005d16:	e15a      	b.n	8005fce <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005d18:	683b      	ldr	r3, [r7, #0]
 8005d1a:	681a      	ldr	r2, [r3, #0]
 8005d1c:	2101      	movs	r1, #1
 8005d1e:	697b      	ldr	r3, [r7, #20]
 8005d20:	fa01 f303 	lsl.w	r3, r1, r3
 8005d24:	4013      	ands	r3, r2
 8005d26:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	f000 814c 	beq.w	8005fc8 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005d30:	683b      	ldr	r3, [r7, #0]
 8005d32:	685b      	ldr	r3, [r3, #4]
 8005d34:	f003 0303 	and.w	r3, r3, #3
 8005d38:	2b01      	cmp	r3, #1
 8005d3a:	d005      	beq.n	8005d48 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005d3c:	683b      	ldr	r3, [r7, #0]
 8005d3e:	685b      	ldr	r3, [r3, #4]
 8005d40:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005d44:	2b02      	cmp	r3, #2
 8005d46:	d130      	bne.n	8005daa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	689b      	ldr	r3, [r3, #8]
 8005d4c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005d4e:	697b      	ldr	r3, [r7, #20]
 8005d50:	005b      	lsls	r3, r3, #1
 8005d52:	2203      	movs	r2, #3
 8005d54:	fa02 f303 	lsl.w	r3, r2, r3
 8005d58:	43db      	mvns	r3, r3
 8005d5a:	693a      	ldr	r2, [r7, #16]
 8005d5c:	4013      	ands	r3, r2
 8005d5e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005d60:	683b      	ldr	r3, [r7, #0]
 8005d62:	68da      	ldr	r2, [r3, #12]
 8005d64:	697b      	ldr	r3, [r7, #20]
 8005d66:	005b      	lsls	r3, r3, #1
 8005d68:	fa02 f303 	lsl.w	r3, r2, r3
 8005d6c:	693a      	ldr	r2, [r7, #16]
 8005d6e:	4313      	orrs	r3, r2
 8005d70:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	693a      	ldr	r2, [r7, #16]
 8005d76:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	685b      	ldr	r3, [r3, #4]
 8005d7c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005d7e:	2201      	movs	r2, #1
 8005d80:	697b      	ldr	r3, [r7, #20]
 8005d82:	fa02 f303 	lsl.w	r3, r2, r3
 8005d86:	43db      	mvns	r3, r3
 8005d88:	693a      	ldr	r2, [r7, #16]
 8005d8a:	4013      	ands	r3, r2
 8005d8c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005d8e:	683b      	ldr	r3, [r7, #0]
 8005d90:	685b      	ldr	r3, [r3, #4]
 8005d92:	091b      	lsrs	r3, r3, #4
 8005d94:	f003 0201 	and.w	r2, r3, #1
 8005d98:	697b      	ldr	r3, [r7, #20]
 8005d9a:	fa02 f303 	lsl.w	r3, r2, r3
 8005d9e:	693a      	ldr	r2, [r7, #16]
 8005da0:	4313      	orrs	r3, r2
 8005da2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	693a      	ldr	r2, [r7, #16]
 8005da8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005daa:	683b      	ldr	r3, [r7, #0]
 8005dac:	685b      	ldr	r3, [r3, #4]
 8005dae:	f003 0303 	and.w	r3, r3, #3
 8005db2:	2b03      	cmp	r3, #3
 8005db4:	d017      	beq.n	8005de6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	68db      	ldr	r3, [r3, #12]
 8005dba:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005dbc:	697b      	ldr	r3, [r7, #20]
 8005dbe:	005b      	lsls	r3, r3, #1
 8005dc0:	2203      	movs	r2, #3
 8005dc2:	fa02 f303 	lsl.w	r3, r2, r3
 8005dc6:	43db      	mvns	r3, r3
 8005dc8:	693a      	ldr	r2, [r7, #16]
 8005dca:	4013      	ands	r3, r2
 8005dcc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005dce:	683b      	ldr	r3, [r7, #0]
 8005dd0:	689a      	ldr	r2, [r3, #8]
 8005dd2:	697b      	ldr	r3, [r7, #20]
 8005dd4:	005b      	lsls	r3, r3, #1
 8005dd6:	fa02 f303 	lsl.w	r3, r2, r3
 8005dda:	693a      	ldr	r2, [r7, #16]
 8005ddc:	4313      	orrs	r3, r2
 8005dde:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	693a      	ldr	r2, [r7, #16]
 8005de4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005de6:	683b      	ldr	r3, [r7, #0]
 8005de8:	685b      	ldr	r3, [r3, #4]
 8005dea:	f003 0303 	and.w	r3, r3, #3
 8005dee:	2b02      	cmp	r3, #2
 8005df0:	d123      	bne.n	8005e3a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005df2:	697b      	ldr	r3, [r7, #20]
 8005df4:	08da      	lsrs	r2, r3, #3
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	3208      	adds	r2, #8
 8005dfa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005dfe:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005e00:	697b      	ldr	r3, [r7, #20]
 8005e02:	f003 0307 	and.w	r3, r3, #7
 8005e06:	009b      	lsls	r3, r3, #2
 8005e08:	220f      	movs	r2, #15
 8005e0a:	fa02 f303 	lsl.w	r3, r2, r3
 8005e0e:	43db      	mvns	r3, r3
 8005e10:	693a      	ldr	r2, [r7, #16]
 8005e12:	4013      	ands	r3, r2
 8005e14:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005e16:	683b      	ldr	r3, [r7, #0]
 8005e18:	691a      	ldr	r2, [r3, #16]
 8005e1a:	697b      	ldr	r3, [r7, #20]
 8005e1c:	f003 0307 	and.w	r3, r3, #7
 8005e20:	009b      	lsls	r3, r3, #2
 8005e22:	fa02 f303 	lsl.w	r3, r2, r3
 8005e26:	693a      	ldr	r2, [r7, #16]
 8005e28:	4313      	orrs	r3, r2
 8005e2a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8005e2c:	697b      	ldr	r3, [r7, #20]
 8005e2e:	08da      	lsrs	r2, r3, #3
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	3208      	adds	r2, #8
 8005e34:	6939      	ldr	r1, [r7, #16]
 8005e36:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005e40:	697b      	ldr	r3, [r7, #20]
 8005e42:	005b      	lsls	r3, r3, #1
 8005e44:	2203      	movs	r2, #3
 8005e46:	fa02 f303 	lsl.w	r3, r2, r3
 8005e4a:	43db      	mvns	r3, r3
 8005e4c:	693a      	ldr	r2, [r7, #16]
 8005e4e:	4013      	ands	r3, r2
 8005e50:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005e52:	683b      	ldr	r3, [r7, #0]
 8005e54:	685b      	ldr	r3, [r3, #4]
 8005e56:	f003 0203 	and.w	r2, r3, #3
 8005e5a:	697b      	ldr	r3, [r7, #20]
 8005e5c:	005b      	lsls	r3, r3, #1
 8005e5e:	fa02 f303 	lsl.w	r3, r2, r3
 8005e62:	693a      	ldr	r2, [r7, #16]
 8005e64:	4313      	orrs	r3, r2
 8005e66:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	693a      	ldr	r2, [r7, #16]
 8005e6c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005e6e:	683b      	ldr	r3, [r7, #0]
 8005e70:	685b      	ldr	r3, [r3, #4]
 8005e72:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	f000 80a6 	beq.w	8005fc8 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005e7c:	4b5b      	ldr	r3, [pc, #364]	@ (8005fec <HAL_GPIO_Init+0x2e4>)
 8005e7e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e80:	4a5a      	ldr	r2, [pc, #360]	@ (8005fec <HAL_GPIO_Init+0x2e4>)
 8005e82:	f043 0301 	orr.w	r3, r3, #1
 8005e86:	6613      	str	r3, [r2, #96]	@ 0x60
 8005e88:	4b58      	ldr	r3, [pc, #352]	@ (8005fec <HAL_GPIO_Init+0x2e4>)
 8005e8a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e8c:	f003 0301 	and.w	r3, r3, #1
 8005e90:	60bb      	str	r3, [r7, #8]
 8005e92:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005e94:	4a56      	ldr	r2, [pc, #344]	@ (8005ff0 <HAL_GPIO_Init+0x2e8>)
 8005e96:	697b      	ldr	r3, [r7, #20]
 8005e98:	089b      	lsrs	r3, r3, #2
 8005e9a:	3302      	adds	r3, #2
 8005e9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005ea0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005ea2:	697b      	ldr	r3, [r7, #20]
 8005ea4:	f003 0303 	and.w	r3, r3, #3
 8005ea8:	009b      	lsls	r3, r3, #2
 8005eaa:	220f      	movs	r2, #15
 8005eac:	fa02 f303 	lsl.w	r3, r2, r3
 8005eb0:	43db      	mvns	r3, r3
 8005eb2:	693a      	ldr	r2, [r7, #16]
 8005eb4:	4013      	ands	r3, r2
 8005eb6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8005ebe:	d01f      	beq.n	8005f00 <HAL_GPIO_Init+0x1f8>
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	4a4c      	ldr	r2, [pc, #304]	@ (8005ff4 <HAL_GPIO_Init+0x2ec>)
 8005ec4:	4293      	cmp	r3, r2
 8005ec6:	d019      	beq.n	8005efc <HAL_GPIO_Init+0x1f4>
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	4a4b      	ldr	r2, [pc, #300]	@ (8005ff8 <HAL_GPIO_Init+0x2f0>)
 8005ecc:	4293      	cmp	r3, r2
 8005ece:	d013      	beq.n	8005ef8 <HAL_GPIO_Init+0x1f0>
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	4a4a      	ldr	r2, [pc, #296]	@ (8005ffc <HAL_GPIO_Init+0x2f4>)
 8005ed4:	4293      	cmp	r3, r2
 8005ed6:	d00d      	beq.n	8005ef4 <HAL_GPIO_Init+0x1ec>
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	4a49      	ldr	r2, [pc, #292]	@ (8006000 <HAL_GPIO_Init+0x2f8>)
 8005edc:	4293      	cmp	r3, r2
 8005ede:	d007      	beq.n	8005ef0 <HAL_GPIO_Init+0x1e8>
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	4a48      	ldr	r2, [pc, #288]	@ (8006004 <HAL_GPIO_Init+0x2fc>)
 8005ee4:	4293      	cmp	r3, r2
 8005ee6:	d101      	bne.n	8005eec <HAL_GPIO_Init+0x1e4>
 8005ee8:	2305      	movs	r3, #5
 8005eea:	e00a      	b.n	8005f02 <HAL_GPIO_Init+0x1fa>
 8005eec:	2306      	movs	r3, #6
 8005eee:	e008      	b.n	8005f02 <HAL_GPIO_Init+0x1fa>
 8005ef0:	2304      	movs	r3, #4
 8005ef2:	e006      	b.n	8005f02 <HAL_GPIO_Init+0x1fa>
 8005ef4:	2303      	movs	r3, #3
 8005ef6:	e004      	b.n	8005f02 <HAL_GPIO_Init+0x1fa>
 8005ef8:	2302      	movs	r3, #2
 8005efa:	e002      	b.n	8005f02 <HAL_GPIO_Init+0x1fa>
 8005efc:	2301      	movs	r3, #1
 8005efe:	e000      	b.n	8005f02 <HAL_GPIO_Init+0x1fa>
 8005f00:	2300      	movs	r3, #0
 8005f02:	697a      	ldr	r2, [r7, #20]
 8005f04:	f002 0203 	and.w	r2, r2, #3
 8005f08:	0092      	lsls	r2, r2, #2
 8005f0a:	4093      	lsls	r3, r2
 8005f0c:	693a      	ldr	r2, [r7, #16]
 8005f0e:	4313      	orrs	r3, r2
 8005f10:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005f12:	4937      	ldr	r1, [pc, #220]	@ (8005ff0 <HAL_GPIO_Init+0x2e8>)
 8005f14:	697b      	ldr	r3, [r7, #20]
 8005f16:	089b      	lsrs	r3, r3, #2
 8005f18:	3302      	adds	r3, #2
 8005f1a:	693a      	ldr	r2, [r7, #16]
 8005f1c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005f20:	4b39      	ldr	r3, [pc, #228]	@ (8006008 <HAL_GPIO_Init+0x300>)
 8005f22:	689b      	ldr	r3, [r3, #8]
 8005f24:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	43db      	mvns	r3, r3
 8005f2a:	693a      	ldr	r2, [r7, #16]
 8005f2c:	4013      	ands	r3, r2
 8005f2e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005f30:	683b      	ldr	r3, [r7, #0]
 8005f32:	685b      	ldr	r3, [r3, #4]
 8005f34:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d003      	beq.n	8005f44 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8005f3c:	693a      	ldr	r2, [r7, #16]
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	4313      	orrs	r3, r2
 8005f42:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005f44:	4a30      	ldr	r2, [pc, #192]	@ (8006008 <HAL_GPIO_Init+0x300>)
 8005f46:	693b      	ldr	r3, [r7, #16]
 8005f48:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005f4a:	4b2f      	ldr	r3, [pc, #188]	@ (8006008 <HAL_GPIO_Init+0x300>)
 8005f4c:	68db      	ldr	r3, [r3, #12]
 8005f4e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	43db      	mvns	r3, r3
 8005f54:	693a      	ldr	r2, [r7, #16]
 8005f56:	4013      	ands	r3, r2
 8005f58:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005f5a:	683b      	ldr	r3, [r7, #0]
 8005f5c:	685b      	ldr	r3, [r3, #4]
 8005f5e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d003      	beq.n	8005f6e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8005f66:	693a      	ldr	r2, [r7, #16]
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	4313      	orrs	r3, r2
 8005f6c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005f6e:	4a26      	ldr	r2, [pc, #152]	@ (8006008 <HAL_GPIO_Init+0x300>)
 8005f70:	693b      	ldr	r3, [r7, #16]
 8005f72:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8005f74:	4b24      	ldr	r3, [pc, #144]	@ (8006008 <HAL_GPIO_Init+0x300>)
 8005f76:	685b      	ldr	r3, [r3, #4]
 8005f78:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	43db      	mvns	r3, r3
 8005f7e:	693a      	ldr	r2, [r7, #16]
 8005f80:	4013      	ands	r3, r2
 8005f82:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005f84:	683b      	ldr	r3, [r7, #0]
 8005f86:	685b      	ldr	r3, [r3, #4]
 8005f88:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d003      	beq.n	8005f98 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8005f90:	693a      	ldr	r2, [r7, #16]
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	4313      	orrs	r3, r2
 8005f96:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005f98:	4a1b      	ldr	r2, [pc, #108]	@ (8006008 <HAL_GPIO_Init+0x300>)
 8005f9a:	693b      	ldr	r3, [r7, #16]
 8005f9c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8005f9e:	4b1a      	ldr	r3, [pc, #104]	@ (8006008 <HAL_GPIO_Init+0x300>)
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	43db      	mvns	r3, r3
 8005fa8:	693a      	ldr	r2, [r7, #16]
 8005faa:	4013      	ands	r3, r2
 8005fac:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005fae:	683b      	ldr	r3, [r7, #0]
 8005fb0:	685b      	ldr	r3, [r3, #4]
 8005fb2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d003      	beq.n	8005fc2 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8005fba:	693a      	ldr	r2, [r7, #16]
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	4313      	orrs	r3, r2
 8005fc0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005fc2:	4a11      	ldr	r2, [pc, #68]	@ (8006008 <HAL_GPIO_Init+0x300>)
 8005fc4:	693b      	ldr	r3, [r7, #16]
 8005fc6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8005fc8:	697b      	ldr	r3, [r7, #20]
 8005fca:	3301      	adds	r3, #1
 8005fcc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005fce:	683b      	ldr	r3, [r7, #0]
 8005fd0:	681a      	ldr	r2, [r3, #0]
 8005fd2:	697b      	ldr	r3, [r7, #20]
 8005fd4:	fa22 f303 	lsr.w	r3, r2, r3
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	f47f ae9d 	bne.w	8005d18 <HAL_GPIO_Init+0x10>
  }
}
 8005fde:	bf00      	nop
 8005fe0:	bf00      	nop
 8005fe2:	371c      	adds	r7, #28
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fea:	4770      	bx	lr
 8005fec:	40021000 	.word	0x40021000
 8005ff0:	40010000 	.word	0x40010000
 8005ff4:	48000400 	.word	0x48000400
 8005ff8:	48000800 	.word	0x48000800
 8005ffc:	48000c00 	.word	0x48000c00
 8006000:	48001000 	.word	0x48001000
 8006004:	48001400 	.word	0x48001400
 8006008:	40010400 	.word	0x40010400

0800600c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800600c:	b480      	push	{r7}
 800600e:	b083      	sub	sp, #12
 8006010:	af00      	add	r7, sp, #0
 8006012:	6078      	str	r0, [r7, #4]
 8006014:	460b      	mov	r3, r1
 8006016:	807b      	strh	r3, [r7, #2]
 8006018:	4613      	mov	r3, r2
 800601a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800601c:	787b      	ldrb	r3, [r7, #1]
 800601e:	2b00      	cmp	r3, #0
 8006020:	d003      	beq.n	800602a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006022:	887a      	ldrh	r2, [r7, #2]
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006028:	e002      	b.n	8006030 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800602a:	887a      	ldrh	r2, [r7, #2]
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8006030:	bf00      	nop
 8006032:	370c      	adds	r7, #12
 8006034:	46bd      	mov	sp, r7
 8006036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800603a:	4770      	bx	lr

0800603c <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800603c:	b480      	push	{r7}
 800603e:	b085      	sub	sp, #20
 8006040:	af00      	add	r7, sp, #0
 8006042:	6078      	str	r0, [r7, #4]
 8006044:	460b      	mov	r3, r1
 8006046:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	695b      	ldr	r3, [r3, #20]
 800604c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800604e:	887a      	ldrh	r2, [r7, #2]
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	4013      	ands	r3, r2
 8006054:	041a      	lsls	r2, r3, #16
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	43d9      	mvns	r1, r3
 800605a:	887b      	ldrh	r3, [r7, #2]
 800605c:	400b      	ands	r3, r1
 800605e:	431a      	orrs	r2, r3
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	619a      	str	r2, [r3, #24]
}
 8006064:	bf00      	nop
 8006066:	3714      	adds	r7, #20
 8006068:	46bd      	mov	sp, r7
 800606a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606e:	4770      	bx	lr

08006070 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006070:	b580      	push	{r7, lr}
 8006072:	b082      	sub	sp, #8
 8006074:	af00      	add	r7, sp, #0
 8006076:	4603      	mov	r3, r0
 8006078:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800607a:	4b08      	ldr	r3, [pc, #32]	@ (800609c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800607c:	695a      	ldr	r2, [r3, #20]
 800607e:	88fb      	ldrh	r3, [r7, #6]
 8006080:	4013      	ands	r3, r2
 8006082:	2b00      	cmp	r3, #0
 8006084:	d006      	beq.n	8006094 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006086:	4a05      	ldr	r2, [pc, #20]	@ (800609c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006088:	88fb      	ldrh	r3, [r7, #6]
 800608a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800608c:	88fb      	ldrh	r3, [r7, #6]
 800608e:	4618      	mov	r0, r3
 8006090:	f7fc faf8 	bl	8002684 <HAL_GPIO_EXTI_Callback>
  }
}
 8006094:	bf00      	nop
 8006096:	3708      	adds	r7, #8
 8006098:	46bd      	mov	sp, r7
 800609a:	bd80      	pop	{r7, pc}
 800609c:	40010400 	.word	0x40010400

080060a0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80060a0:	b580      	push	{r7, lr}
 80060a2:	b082      	sub	sp, #8
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d101      	bne.n	80060b2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80060ae:	2301      	movs	r3, #1
 80060b0:	e08d      	b.n	80061ce <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80060b8:	b2db      	uxtb	r3, r3
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d106      	bne.n	80060cc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	2200      	movs	r2, #0
 80060c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80060c6:	6878      	ldr	r0, [r7, #4]
 80060c8:	f7fb f856 	bl	8001178 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	2224      	movs	r2, #36	@ 0x24
 80060d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	681a      	ldr	r2, [r3, #0]
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	f022 0201 	bic.w	r2, r2, #1
 80060e2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	685a      	ldr	r2, [r3, #4]
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80060f0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	689a      	ldr	r2, [r3, #8]
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006100:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	68db      	ldr	r3, [r3, #12]
 8006106:	2b01      	cmp	r3, #1
 8006108:	d107      	bne.n	800611a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	689a      	ldr	r2, [r3, #8]
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006116:	609a      	str	r2, [r3, #8]
 8006118:	e006      	b.n	8006128 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	689a      	ldr	r2, [r3, #8]
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8006126:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	68db      	ldr	r3, [r3, #12]
 800612c:	2b02      	cmp	r3, #2
 800612e:	d108      	bne.n	8006142 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	685a      	ldr	r2, [r3, #4]
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800613e:	605a      	str	r2, [r3, #4]
 8006140:	e007      	b.n	8006152 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	685a      	ldr	r2, [r3, #4]
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006150:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	685b      	ldr	r3, [r3, #4]
 8006158:	687a      	ldr	r2, [r7, #4]
 800615a:	6812      	ldr	r2, [r2, #0]
 800615c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8006160:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006164:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	68da      	ldr	r2, [r3, #12]
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006174:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	691a      	ldr	r2, [r3, #16]
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	695b      	ldr	r3, [r3, #20]
 800617e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	699b      	ldr	r3, [r3, #24]
 8006186:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	430a      	orrs	r2, r1
 800618e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	69d9      	ldr	r1, [r3, #28]
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	6a1a      	ldr	r2, [r3, #32]
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	430a      	orrs	r2, r1
 800619e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	681a      	ldr	r2, [r3, #0]
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	f042 0201 	orr.w	r2, r2, #1
 80061ae:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	2200      	movs	r2, #0
 80061b4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	2220      	movs	r2, #32
 80061ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	2200      	movs	r2, #0
 80061c2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	2200      	movs	r2, #0
 80061c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80061cc:	2300      	movs	r3, #0
}
 80061ce:	4618      	mov	r0, r3
 80061d0:	3708      	adds	r7, #8
 80061d2:	46bd      	mov	sp, r7
 80061d4:	bd80      	pop	{r7, pc}
	...

080061d8 <HAL_I2C_Master_Transmit_IT>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                             uint16_t Size)
{
 80061d8:	b580      	push	{r7, lr}
 80061da:	b088      	sub	sp, #32
 80061dc:	af02      	add	r7, sp, #8
 80061de:	60f8      	str	r0, [r7, #12]
 80061e0:	607a      	str	r2, [r7, #4]
 80061e2:	461a      	mov	r2, r3
 80061e4:	460b      	mov	r3, r1
 80061e6:	817b      	strh	r3, [r7, #10]
 80061e8:	4613      	mov	r3, r2
 80061ea:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80061f2:	b2db      	uxtb	r3, r3
 80061f4:	2b20      	cmp	r3, #32
 80061f6:	d17c      	bne.n	80062f2 <HAL_I2C_Master_Transmit_IT+0x11a>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	699b      	ldr	r3, [r3, #24]
 80061fe:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006202:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006206:	d101      	bne.n	800620c <HAL_I2C_Master_Transmit_IT+0x34>
    {
      return HAL_BUSY;
 8006208:	2302      	movs	r3, #2
 800620a:	e073      	b.n	80062f4 <HAL_I2C_Master_Transmit_IT+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006212:	2b01      	cmp	r3, #1
 8006214:	d101      	bne.n	800621a <HAL_I2C_Master_Transmit_IT+0x42>
 8006216:	2302      	movs	r3, #2
 8006218:	e06c      	b.n	80062f4 <HAL_I2C_Master_Transmit_IT+0x11c>
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	2201      	movs	r2, #1
 800621e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	2221      	movs	r2, #33	@ 0x21
 8006226:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	2210      	movs	r2, #16
 800622e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	2200      	movs	r2, #0
 8006236:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	687a      	ldr	r2, [r7, #4]
 800623c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	893a      	ldrh	r2, [r7, #8]
 8006242:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	4a2d      	ldr	r2, [pc, #180]	@ (80062fc <HAL_I2C_Master_Transmit_IT+0x124>)
 8006248:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_IT;
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	4a2c      	ldr	r2, [pc, #176]	@ (8006300 <HAL_I2C_Master_Transmit_IT+0x128>)
 800624e:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006254:	b29b      	uxth	r3, r3
 8006256:	2bff      	cmp	r3, #255	@ 0xff
 8006258:	d906      	bls.n	8006268 <HAL_I2C_Master_Transmit_IT+0x90>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	22ff      	movs	r2, #255	@ 0xff
 800625e:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8006260:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006264:	617b      	str	r3, [r7, #20]
 8006266:	e007      	b.n	8006278 <HAL_I2C_Master_Transmit_IT+0xa0>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800626c:	b29a      	uxth	r2, r3
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8006272:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006276:	617b      	str	r3, [r7, #20]
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferSize > 0U)
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800627c:	2b00      	cmp	r3, #0
 800627e:	d024      	beq.n	80062ca <HAL_I2C_Master_Transmit_IT+0xf2>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006284:	781a      	ldrb	r2, [r3, #0]
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006290:	1c5a      	adds	r2, r3, #1
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800629a:	b29b      	uxth	r3, r3
 800629c:	3b01      	subs	r3, #1
 800629e:	b29a      	uxth	r2, r3
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062a8:	3b01      	subs	r3, #1
 80062aa:	b29a      	uxth	r2, r3
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	851a      	strh	r2, [r3, #40]	@ 0x28

      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062b4:	b2db      	uxtb	r3, r3
 80062b6:	3301      	adds	r3, #1
 80062b8:	b2da      	uxtb	r2, r3
 80062ba:	8979      	ldrh	r1, [r7, #10]
 80062bc:	4b11      	ldr	r3, [pc, #68]	@ (8006304 <HAL_I2C_Master_Transmit_IT+0x12c>)
 80062be:	9300      	str	r3, [sp, #0]
 80062c0:	697b      	ldr	r3, [r7, #20]
 80062c2:	68f8      	ldr	r0, [r7, #12]
 80062c4:	f001 fd0a 	bl	8007cdc <I2C_TransferConfig>
 80062c8:	e009      	b.n	80062de <HAL_I2C_Master_Transmit_IT+0x106>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062ce:	b2da      	uxtb	r2, r3
 80062d0:	8979      	ldrh	r1, [r7, #10]
 80062d2:	4b0c      	ldr	r3, [pc, #48]	@ (8006304 <HAL_I2C_Master_Transmit_IT+0x12c>)
 80062d4:	9300      	str	r3, [sp, #0]
 80062d6:	697b      	ldr	r3, [r7, #20]
 80062d8:	68f8      	ldr	r0, [r7, #12]
 80062da:	f001 fcff 	bl	8007cdc <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	2200      	movs	r2, #0
 80062e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Enable ERR, TC, STOP, NACK, TXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 80062e6:	2101      	movs	r1, #1
 80062e8:	68f8      	ldr	r0, [r7, #12]
 80062ea:	f001 fd29 	bl	8007d40 <I2C_Enable_IRQ>

    return HAL_OK;
 80062ee:	2300      	movs	r3, #0
 80062f0:	e000      	b.n	80062f4 <HAL_I2C_Master_Transmit_IT+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80062f2:	2302      	movs	r3, #2
  }
}
 80062f4:	4618      	mov	r0, r3
 80062f6:	3718      	adds	r7, #24
 80062f8:	46bd      	mov	sp, r7
 80062fa:	bd80      	pop	{r7, pc}
 80062fc:	ffff0000 	.word	0xffff0000
 8006300:	08006693 	.word	0x08006693
 8006304:	80002000 	.word	0x80002000

08006308 <HAL_I2C_Mem_Write_IT>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                       uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8006308:	b580      	push	{r7, lr}
 800630a:	b086      	sub	sp, #24
 800630c:	af02      	add	r7, sp, #8
 800630e:	60f8      	str	r0, [r7, #12]
 8006310:	4608      	mov	r0, r1
 8006312:	4611      	mov	r1, r2
 8006314:	461a      	mov	r2, r3
 8006316:	4603      	mov	r3, r0
 8006318:	817b      	strh	r3, [r7, #10]
 800631a:	460b      	mov	r3, r1
 800631c:	813b      	strh	r3, [r7, #8]
 800631e:	4613      	mov	r3, r2
 8006320:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006328:	b2db      	uxtb	r3, r3
 800632a:	2b20      	cmp	r3, #32
 800632c:	d16a      	bne.n	8006404 <HAL_I2C_Mem_Write_IT+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 800632e:	69bb      	ldr	r3, [r7, #24]
 8006330:	2b00      	cmp	r3, #0
 8006332:	d002      	beq.n	800633a <HAL_I2C_Mem_Write_IT+0x32>
 8006334:	8bbb      	ldrh	r3, [r7, #28]
 8006336:	2b00      	cmp	r3, #0
 8006338:	d105      	bne.n	8006346 <HAL_I2C_Mem_Write_IT+0x3e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006340:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8006342:	2301      	movs	r3, #1
 8006344:	e05f      	b.n	8006406 <HAL_I2C_Mem_Write_IT+0xfe>
    }

    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	699b      	ldr	r3, [r3, #24]
 800634c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006350:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006354:	d101      	bne.n	800635a <HAL_I2C_Mem_Write_IT+0x52>
    {
      return HAL_BUSY;
 8006356:	2302      	movs	r3, #2
 8006358:	e055      	b.n	8006406 <HAL_I2C_Mem_Write_IT+0xfe>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006360:	2b01      	cmp	r3, #1
 8006362:	d101      	bne.n	8006368 <HAL_I2C_Mem_Write_IT+0x60>
 8006364:	2302      	movs	r3, #2
 8006366:	e04e      	b.n	8006406 <HAL_I2C_Mem_Write_IT+0xfe>
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	2201      	movs	r2, #1
 800636c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	2221      	movs	r2, #33	@ 0x21
 8006374:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	2240      	movs	r2, #64	@ 0x40
 800637c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	2200      	movs	r2, #0
 8006384:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->XferSize    = 0U;
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	2200      	movs	r2, #0
 800638a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->pBuffPtr    = pData;
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	69ba      	ldr	r2, [r7, #24]
 8006390:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	8bba      	ldrh	r2, [r7, #28]
 8006396:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	4a1d      	ldr	r2, [pc, #116]	@ (8006410 <HAL_I2C_Mem_Write_IT+0x108>)
 800639c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Mem_ISR_IT;
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	4a1c      	ldr	r2, [pc, #112]	@ (8006414 <HAL_I2C_Mem_Write_IT+0x10c>)
 80063a2:	635a      	str	r2, [r3, #52]	@ 0x34
    hi2c->Devaddress  = DevAddress;
 80063a4:	897a      	ldrh	r2, [r7, #10]
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* If Memory address size is 8Bit */
    if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80063aa:	88fb      	ldrh	r3, [r7, #6]
 80063ac:	2b01      	cmp	r3, #1
 80063ae:	d109      	bne.n	80063c4 <HAL_I2C_Mem_Write_IT+0xbc>
    {
      /* Prefetch Memory Address */
      hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80063b0:	893b      	ldrh	r3, [r7, #8]
 80063b2:	b2da      	uxtb	r2, r3
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Reset Memaddress content */
      hi2c->Memaddress = 0xFFFFFFFFU;
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	f04f 32ff 	mov.w	r2, #4294967295
 80063c0:	651a      	str	r2, [r3, #80]	@ 0x50
 80063c2:	e00b      	b.n	80063dc <HAL_I2C_Mem_Write_IT+0xd4>
    }
    /* If Memory address size is 16Bit */
    else
    {
      /* Prefetch Memory Address (MSB part, LSB will be manage through interrupt) */
      hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80063c4:	893b      	ldrh	r3, [r7, #8]
 80063c6:	0a1b      	lsrs	r3, r3, #8
 80063c8:	b29b      	uxth	r3, r3
 80063ca:	b2da      	uxtb	r2, r3
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Prepare Memaddress buffer for LSB part */
      hi2c->Memaddress = I2C_MEM_ADD_LSB(MemAddress);
 80063d2:	893b      	ldrh	r3, [r7, #8]
 80063d4:	b2db      	uxtb	r3, r3
 80063d6:	461a      	mov	r2, r3
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    /* Send Slave Address and Memory Address */
    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80063dc:	88fb      	ldrh	r3, [r7, #6]
 80063de:	b2da      	uxtb	r2, r3
 80063e0:	8979      	ldrh	r1, [r7, #10]
 80063e2:	4b0d      	ldr	r3, [pc, #52]	@ (8006418 <HAL_I2C_Mem_Write_IT+0x110>)
 80063e4:	9300      	str	r3, [sp, #0]
 80063e6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80063ea:	68f8      	ldr	r0, [r7, #12]
 80063ec:	f001 fc76 	bl	8007cdc <I2C_TransferConfig>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	2200      	movs	r2, #0
 80063f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Enable ERR, TC, STOP, NACK, TXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 80063f8:	2101      	movs	r1, #1
 80063fa:	68f8      	ldr	r0, [r7, #12]
 80063fc:	f001 fca0 	bl	8007d40 <I2C_Enable_IRQ>

    return HAL_OK;
 8006400:	2300      	movs	r3, #0
 8006402:	e000      	b.n	8006406 <HAL_I2C_Mem_Write_IT+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8006404:	2302      	movs	r3, #2
  }
}
 8006406:	4618      	mov	r0, r3
 8006408:	3710      	adds	r7, #16
 800640a:	46bd      	mov	sp, r7
 800640c:	bd80      	pop	{r7, pc}
 800640e:	bf00      	nop
 8006410:	ffff0000 	.word	0xffff0000
 8006414:	080068e1 	.word	0x080068e1
 8006418:	80002000 	.word	0x80002000

0800641c <HAL_I2C_Mem_Read_IT>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                      uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 800641c:	b580      	push	{r7, lr}
 800641e:	b086      	sub	sp, #24
 8006420:	af02      	add	r7, sp, #8
 8006422:	60f8      	str	r0, [r7, #12]
 8006424:	4608      	mov	r0, r1
 8006426:	4611      	mov	r1, r2
 8006428:	461a      	mov	r2, r3
 800642a:	4603      	mov	r3, r0
 800642c:	817b      	strh	r3, [r7, #10]
 800642e:	460b      	mov	r3, r1
 8006430:	813b      	strh	r3, [r7, #8]
 8006432:	4613      	mov	r3, r2
 8006434:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800643c:	b2db      	uxtb	r3, r3
 800643e:	2b20      	cmp	r3, #32
 8006440:	d166      	bne.n	8006510 <HAL_I2C_Mem_Read_IT+0xf4>
  {
    if ((pData == NULL) || (Size == 0U))
 8006442:	69bb      	ldr	r3, [r7, #24]
 8006444:	2b00      	cmp	r3, #0
 8006446:	d002      	beq.n	800644e <HAL_I2C_Mem_Read_IT+0x32>
 8006448:	8bbb      	ldrh	r3, [r7, #28]
 800644a:	2b00      	cmp	r3, #0
 800644c:	d105      	bne.n	800645a <HAL_I2C_Mem_Read_IT+0x3e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006454:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8006456:	2301      	movs	r3, #1
 8006458:	e05b      	b.n	8006512 <HAL_I2C_Mem_Read_IT+0xf6>
    }

    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	699b      	ldr	r3, [r3, #24]
 8006460:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006464:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006468:	d101      	bne.n	800646e <HAL_I2C_Mem_Read_IT+0x52>
    {
      return HAL_BUSY;
 800646a:	2302      	movs	r3, #2
 800646c:	e051      	b.n	8006512 <HAL_I2C_Mem_Read_IT+0xf6>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006474:	2b01      	cmp	r3, #1
 8006476:	d101      	bne.n	800647c <HAL_I2C_Mem_Read_IT+0x60>
 8006478:	2302      	movs	r3, #2
 800647a:	e04a      	b.n	8006512 <HAL_I2C_Mem_Read_IT+0xf6>
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	2201      	movs	r2, #1
 8006480:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	2222      	movs	r2, #34	@ 0x22
 8006488:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	2240      	movs	r2, #64	@ 0x40
 8006490:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	2200      	movs	r2, #0
 8006498:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	69ba      	ldr	r2, [r7, #24]
 800649e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	8bba      	ldrh	r2, [r7, #28]
 80064a4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	4a1c      	ldr	r2, [pc, #112]	@ (800651c <HAL_I2C_Mem_Read_IT+0x100>)
 80064aa:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Mem_ISR_IT;
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	4a1c      	ldr	r2, [pc, #112]	@ (8006520 <HAL_I2C_Mem_Read_IT+0x104>)
 80064b0:	635a      	str	r2, [r3, #52]	@ 0x34
    hi2c->Devaddress  = DevAddress;
 80064b2:	897a      	ldrh	r2, [r7, #10]
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* If Memory address size is 8Bit */
    if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80064b8:	88fb      	ldrh	r3, [r7, #6]
 80064ba:	2b01      	cmp	r3, #1
 80064bc:	d109      	bne.n	80064d2 <HAL_I2C_Mem_Read_IT+0xb6>
    {
      /* Prefetch Memory Address */
      hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80064be:	893b      	ldrh	r3, [r7, #8]
 80064c0:	b2da      	uxtb	r2, r3
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Reset Memaddress content */
      hi2c->Memaddress = 0xFFFFFFFFU;
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	f04f 32ff 	mov.w	r2, #4294967295
 80064ce:	651a      	str	r2, [r3, #80]	@ 0x50
 80064d0:	e00b      	b.n	80064ea <HAL_I2C_Mem_Read_IT+0xce>
    }
    /* If Memory address size is 16Bit */
    else
    {
      /* Prefetch Memory Address (MSB part, LSB will be manage through interrupt) */
      hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80064d2:	893b      	ldrh	r3, [r7, #8]
 80064d4:	0a1b      	lsrs	r3, r3, #8
 80064d6:	b29b      	uxth	r3, r3
 80064d8:	b2da      	uxtb	r2, r3
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Prepare Memaddress buffer for LSB part */
      hi2c->Memaddress = I2C_MEM_ADD_LSB(MemAddress);
 80064e0:	893b      	ldrh	r3, [r7, #8]
 80064e2:	b2db      	uxtb	r3, r3
 80064e4:	461a      	mov	r2, r3
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    /* Send Slave Address and Memory Address */
    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80064ea:	88fb      	ldrh	r3, [r7, #6]
 80064ec:	b2da      	uxtb	r2, r3
 80064ee:	8979      	ldrh	r1, [r7, #10]
 80064f0:	4b0c      	ldr	r3, [pc, #48]	@ (8006524 <HAL_I2C_Mem_Read_IT+0x108>)
 80064f2:	9300      	str	r3, [sp, #0]
 80064f4:	2300      	movs	r3, #0
 80064f6:	68f8      	ldr	r0, [r7, #12]
 80064f8:	f001 fbf0 	bl	8007cdc <I2C_TransferConfig>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	2200      	movs	r2, #0
 8006500:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Enable ERR, TC, STOP, NACK, TXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8006504:	2101      	movs	r1, #1
 8006506:	68f8      	ldr	r0, [r7, #12]
 8006508:	f001 fc1a 	bl	8007d40 <I2C_Enable_IRQ>

    return HAL_OK;
 800650c:	2300      	movs	r3, #0
 800650e:	e000      	b.n	8006512 <HAL_I2C_Mem_Read_IT+0xf6>
  }
  else
  {
    return HAL_BUSY;
 8006510:	2302      	movs	r3, #2
  }
}
 8006512:	4618      	mov	r0, r3
 8006514:	3710      	adds	r7, #16
 8006516:	46bd      	mov	sp, r7
 8006518:	bd80      	pop	{r7, pc}
 800651a:	bf00      	nop
 800651c:	ffff0000 	.word	0xffff0000
 8006520:	080068e1 	.word	0x080068e1
 8006524:	80002000 	.word	0x80002000

08006528 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8006528:	b580      	push	{r7, lr}
 800652a:	b084      	sub	sp, #16
 800652c:	af00      	add	r7, sp, #0
 800652e:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	699b      	ldr	r3, [r3, #24]
 8006536:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006544:	2b00      	cmp	r3, #0
 8006546:	d005      	beq.n	8006554 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800654c:	68ba      	ldr	r2, [r7, #8]
 800654e:	68f9      	ldr	r1, [r7, #12]
 8006550:	6878      	ldr	r0, [r7, #4]
 8006552:	4798      	blx	r3
  }
}
 8006554:	bf00      	nop
 8006556:	3710      	adds	r7, #16
 8006558:	46bd      	mov	sp, r7
 800655a:	bd80      	pop	{r7, pc}

0800655c <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800655c:	b580      	push	{r7, lr}
 800655e:	b086      	sub	sp, #24
 8006560:	af00      	add	r7, sp, #0
 8006562:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	699b      	ldr	r3, [r3, #24]
 800656a:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8006574:	697b      	ldr	r3, [r7, #20]
 8006576:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800657a:	2b00      	cmp	r3, #0
 800657c:	d00f      	beq.n	800659e <HAL_I2C_ER_IRQHandler+0x42>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800657e:	693b      	ldr	r3, [r7, #16]
 8006580:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8006584:	2b00      	cmp	r3, #0
 8006586:	d00a      	beq.n	800659e <HAL_I2C_ER_IRQHandler+0x42>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800658c:	f043 0201 	orr.w	r2, r3, #1
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800659c:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800659e:	697b      	ldr	r3, [r7, #20]
 80065a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d00f      	beq.n	80065c8 <HAL_I2C_ER_IRQHandler+0x6c>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80065a8:	693b      	ldr	r3, [r7, #16]
 80065aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d00a      	beq.n	80065c8 <HAL_I2C_ER_IRQHandler+0x6c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065b6:	f043 0208 	orr.w	r2, r3, #8
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80065c6:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80065c8:	697b      	ldr	r3, [r7, #20]
 80065ca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d00f      	beq.n	80065f2 <HAL_I2C_ER_IRQHandler+0x96>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80065d2:	693b      	ldr	r3, [r7, #16]
 80065d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d00a      	beq.n	80065f2 <HAL_I2C_ER_IRQHandler+0x96>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065e0:	f043 0202 	orr.w	r2, r3, #2
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80065f0:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065f6:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	f003 030b 	and.w	r3, r3, #11
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d003      	beq.n	800660a <HAL_I2C_ER_IRQHandler+0xae>
  {
    I2C_ITError(hi2c, tmperror);
 8006602:	68f9      	ldr	r1, [r7, #12]
 8006604:	6878      	ldr	r0, [r7, #4]
 8006606:	f001 fa0f 	bl	8007a28 <I2C_ITError>
  }
}
 800660a:	bf00      	nop
 800660c:	3718      	adds	r7, #24
 800660e:	46bd      	mov	sp, r7
 8006610:	bd80      	pop	{r7, pc}

08006612 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006612:	b480      	push	{r7}
 8006614:	b083      	sub	sp, #12
 8006616:	af00      	add	r7, sp, #0
 8006618:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800661a:	bf00      	nop
 800661c:	370c      	adds	r7, #12
 800661e:	46bd      	mov	sp, r7
 8006620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006624:	4770      	bx	lr

08006626 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006626:	b480      	push	{r7}
 8006628:	b083      	sub	sp, #12
 800662a:	af00      	add	r7, sp, #0
 800662c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800662e:	bf00      	nop
 8006630:	370c      	adds	r7, #12
 8006632:	46bd      	mov	sp, r7
 8006634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006638:	4770      	bx	lr

0800663a <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800663a:	b480      	push	{r7}
 800663c:	b083      	sub	sp, #12
 800663e:	af00      	add	r7, sp, #0
 8006640:	6078      	str	r0, [r7, #4]
 8006642:	460b      	mov	r3, r1
 8006644:	70fb      	strb	r3, [r7, #3]
 8006646:	4613      	mov	r3, r2
 8006648:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800664a:	bf00      	nop
 800664c:	370c      	adds	r7, #12
 800664e:	46bd      	mov	sp, r7
 8006650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006654:	4770      	bx	lr

08006656 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006656:	b480      	push	{r7}
 8006658:	b083      	sub	sp, #12
 800665a:	af00      	add	r7, sp, #0
 800665c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 800665e:	bf00      	nop
 8006660:	370c      	adds	r7, #12
 8006662:	46bd      	mov	sp, r7
 8006664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006668:	4770      	bx	lr

0800666a <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800666a:	b480      	push	{r7}
 800666c:	b083      	sub	sp, #12
 800666e:	af00      	add	r7, sp, #0
 8006670:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8006672:	bf00      	nop
 8006674:	370c      	adds	r7, #12
 8006676:	46bd      	mov	sp, r7
 8006678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667c:	4770      	bx	lr

0800667e <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800667e:	b480      	push	{r7}
 8006680:	b083      	sub	sp, #12
 8006682:	af00      	add	r7, sp, #0
 8006684:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8006686:	bf00      	nop
 8006688:	370c      	adds	r7, #12
 800668a:	46bd      	mov	sp, r7
 800668c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006690:	4770      	bx	lr

08006692 <I2C_Master_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8006692:	b580      	push	{r7, lr}
 8006694:	b088      	sub	sp, #32
 8006696:	af02      	add	r7, sp, #8
 8006698:	60f8      	str	r0, [r7, #12]
 800669a:	60b9      	str	r1, [r7, #8]
 800669c:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 800669e:	68bb      	ldr	r3, [r7, #8]
 80066a0:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80066a8:	2b01      	cmp	r3, #1
 80066aa:	d101      	bne.n	80066b0 <I2C_Master_ISR_IT+0x1e>
 80066ac:	2302      	movs	r3, #2
 80066ae:	e113      	b.n	80068d8 <I2C_Master_ISR_IT+0x246>
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	2201      	movs	r2, #1
 80066b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80066b8:	697b      	ldr	r3, [r7, #20]
 80066ba:	f003 0310 	and.w	r3, r3, #16
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d012      	beq.n	80066e8 <I2C_Master_ISR_IT+0x56>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d00d      	beq.n	80066e8 <I2C_Master_ISR_IT+0x56>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	2210      	movs	r2, #16
 80066d2:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066d8:	f043 0204 	orr.w	r2, r3, #4
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80066e0:	68f8      	ldr	r0, [r7, #12]
 80066e2:	f001 fab8 	bl	8007c56 <I2C_Flush_TXDR>
 80066e6:	e0e4      	b.n	80068b2 <I2C_Master_ISR_IT+0x220>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80066e8:	697b      	ldr	r3, [r7, #20]
 80066ea:	f003 0304 	and.w	r3, r3, #4
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d022      	beq.n	8006738 <I2C_Master_ISR_IT+0xa6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d01d      	beq.n	8006738 <I2C_Master_ISR_IT+0xa6>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 80066fc:	697b      	ldr	r3, [r7, #20]
 80066fe:	f023 0304 	bic.w	r3, r3, #4
 8006702:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800670e:	b2d2      	uxtb	r2, r2
 8006710:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006716:	1c5a      	adds	r2, r3, #1
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	625a      	str	r2, [r3, #36]	@ 0x24

    hi2c->XferSize--;
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006720:	3b01      	subs	r3, #1
 8006722:	b29a      	uxth	r2, r3
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferCount--;
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800672c:	b29b      	uxth	r3, r3
 800672e:	3b01      	subs	r3, #1
 8006730:	b29a      	uxth	r2, r3
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006736:	e0bc      	b.n	80068b2 <I2C_Master_ISR_IT+0x220>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 8006738:	697b      	ldr	r3, [r7, #20]
 800673a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800673e:	2b00      	cmp	r3, #0
 8006740:	d128      	bne.n	8006794 <I2C_Master_ISR_IT+0x102>
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8006742:	697b      	ldr	r3, [r7, #20]
 8006744:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 8006748:	2b00      	cmp	r3, #0
 800674a:	d023      	beq.n	8006794 <I2C_Master_ISR_IT+0x102>
            (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET)))
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	f003 0302 	and.w	r3, r3, #2
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8006752:	2b00      	cmp	r3, #0
 8006754:	d01e      	beq.n	8006794 <I2C_Master_ISR_IT+0x102>
  {
    /* Write data to TXDR */
    if (hi2c->XferCount != 0U)
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800675a:	b29b      	uxth	r3, r3
 800675c:	2b00      	cmp	r3, #0
 800675e:	f000 80a8 	beq.w	80068b2 <I2C_Master_ISR_IT+0x220>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006766:	781a      	ldrb	r2, [r3, #0]
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006772:	1c5a      	adds	r2, r3, #1
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800677c:	3b01      	subs	r3, #1
 800677e:	b29a      	uxth	r2, r3
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006788:	b29b      	uxth	r3, r3
 800678a:	3b01      	subs	r3, #1
 800678c:	b29a      	uxth	r2, r3
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->XferCount != 0U)
 8006792:	e08e      	b.n	80068b2 <I2C_Master_ISR_IT+0x220>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8006794:	697b      	ldr	r3, [r7, #20]
 8006796:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800679a:	2b00      	cmp	r3, #0
 800679c:	d05c      	beq.n	8006858 <I2C_Master_ISR_IT+0x1c6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d057      	beq.n	8006858 <I2C_Master_ISR_IT+0x1c6>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80067ac:	b29b      	uxth	r3, r3
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d040      	beq.n	8006834 <I2C_Master_ISR_IT+0x1a2>
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d13c      	bne.n	8006834 <I2C_Master_ISR_IT+0x1a2>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	685b      	ldr	r3, [r3, #4]
 80067c0:	b29b      	uxth	r3, r3
 80067c2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80067c6:	827b      	strh	r3, [r7, #18]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80067cc:	b29b      	uxth	r3, r3
 80067ce:	2bff      	cmp	r3, #255	@ 0xff
 80067d0:	d90e      	bls.n	80067f0 <I2C_Master_ISR_IT+0x15e>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	22ff      	movs	r2, #255	@ 0xff
 80067d6:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80067dc:	b2da      	uxtb	r2, r3
 80067de:	8a79      	ldrh	r1, [r7, #18]
 80067e0:	2300      	movs	r3, #0
 80067e2:	9300      	str	r3, [sp, #0]
 80067e4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80067e8:	68f8      	ldr	r0, [r7, #12]
 80067ea:	f001 fa77 	bl	8007cdc <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80067ee:	e032      	b.n	8006856 <I2C_Master_ISR_IT+0x1c4>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80067f4:	b29a      	uxth	r2, r3
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067fe:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006802:	d00b      	beq.n	800681c <I2C_Master_ISR_IT+0x18a>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006808:	b2da      	uxtb	r2, r3
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 800680e:	8a79      	ldrh	r1, [r7, #18]
 8006810:	2000      	movs	r0, #0
 8006812:	9000      	str	r0, [sp, #0]
 8006814:	68f8      	ldr	r0, [r7, #12]
 8006816:	f001 fa61 	bl	8007cdc <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800681a:	e01c      	b.n	8006856 <I2C_Master_ISR_IT+0x1c4>
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006820:	b2da      	uxtb	r2, r3
 8006822:	8a79      	ldrh	r1, [r7, #18]
 8006824:	2300      	movs	r3, #0
 8006826:	9300      	str	r3, [sp, #0]
 8006828:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800682c:	68f8      	ldr	r0, [r7, #12]
 800682e:	f001 fa55 	bl	8007cdc <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006832:	e010      	b.n	8006856 <I2C_Master_ISR_IT+0x1c4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	685b      	ldr	r3, [r3, #4]
 800683a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800683e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006842:	d003      	beq.n	800684c <I2C_Master_ISR_IT+0x1ba>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8006844:	68f8      	ldr	r0, [r7, #12]
 8006846:	f000 fdd6 	bl	80073f6 <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800684a:	e032      	b.n	80068b2 <I2C_Master_ISR_IT+0x220>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800684c:	2140      	movs	r1, #64	@ 0x40
 800684e:	68f8      	ldr	r0, [r7, #12]
 8006850:	f001 f8ea 	bl	8007a28 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006854:	e02d      	b.n	80068b2 <I2C_Master_ISR_IT+0x220>
 8006856:	e02c      	b.n	80068b2 <I2C_Master_ISR_IT+0x220>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8006858:	697b      	ldr	r3, [r7, #20]
 800685a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800685e:	2b00      	cmp	r3, #0
 8006860:	d027      	beq.n	80068b2 <I2C_Master_ISR_IT+0x220>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8006868:	2b00      	cmp	r3, #0
 800686a:	d022      	beq.n	80068b2 <I2C_Master_ISR_IT+0x220>
  {
    if (hi2c->XferCount == 0U)
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006870:	b29b      	uxth	r3, r3
 8006872:	2b00      	cmp	r3, #0
 8006874:	d119      	bne.n	80068aa <I2C_Master_ISR_IT+0x218>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	685b      	ldr	r3, [r3, #4]
 800687c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006880:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006884:	d015      	beq.n	80068b2 <I2C_Master_ISR_IT+0x220>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800688a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800688e:	d108      	bne.n	80068a2 <I2C_Master_ISR_IT+0x210>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	685a      	ldr	r2, [r3, #4]
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800689e:	605a      	str	r2, [r3, #4]
 80068a0:	e007      	b.n	80068b2 <I2C_Master_ISR_IT+0x220>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 80068a2:	68f8      	ldr	r0, [r7, #12]
 80068a4:	f000 fda7 	bl	80073f6 <I2C_ITMasterSeqCplt>
 80068a8:	e003      	b.n	80068b2 <I2C_Master_ISR_IT+0x220>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80068aa:	2140      	movs	r1, #64	@ 0x40
 80068ac:	68f8      	ldr	r0, [r7, #12]
 80068ae:	f001 f8bb 	bl	8007a28 <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80068b2:	697b      	ldr	r3, [r7, #20]
 80068b4:	f003 0320 	and.w	r3, r3, #32
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d008      	beq.n	80068ce <I2C_Master_ISR_IT+0x23c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d003      	beq.n	80068ce <I2C_Master_ISR_IT+0x23c>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 80068c6:	6979      	ldr	r1, [r7, #20]
 80068c8:	68f8      	ldr	r0, [r7, #12]
 80068ca:	f000 fe2d 	bl	8007528 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	2200      	movs	r2, #0
 80068d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80068d6:	2300      	movs	r3, #0
}
 80068d8:	4618      	mov	r0, r3
 80068da:	3718      	adds	r7, #24
 80068dc:	46bd      	mov	sp, r7
 80068de:	bd80      	pop	{r7, pc}

080068e0 <I2C_Mem_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                        uint32_t ITSources)
{
 80068e0:	b580      	push	{r7, lr}
 80068e2:	b088      	sub	sp, #32
 80068e4:	af02      	add	r7, sp, #8
 80068e6:	60f8      	str	r0, [r7, #12]
 80068e8:	60b9      	str	r1, [r7, #8]
 80068ea:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 80068ec:	4b8d      	ldr	r3, [pc, #564]	@ (8006b24 <I2C_Mem_ISR_IT+0x244>)
 80068ee:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 80068f0:	68bb      	ldr	r3, [r7, #8]
 80068f2:	613b      	str	r3, [r7, #16]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80068fa:	2b01      	cmp	r3, #1
 80068fc:	d101      	bne.n	8006902 <I2C_Mem_ISR_IT+0x22>
 80068fe:	2302      	movs	r3, #2
 8006900:	e10c      	b.n	8006b1c <I2C_Mem_ISR_IT+0x23c>
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	2201      	movs	r2, #1
 8006906:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800690a:	693b      	ldr	r3, [r7, #16]
 800690c:	f003 0310 	and.w	r3, r3, #16
 8006910:	2b00      	cmp	r3, #0
 8006912:	d012      	beq.n	800693a <I2C_Mem_ISR_IT+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800691a:	2b00      	cmp	r3, #0
 800691c:	d00d      	beq.n	800693a <I2C_Mem_ISR_IT+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	2210      	movs	r2, #16
 8006924:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800692a:	f043 0204 	orr.w	r2, r3, #4
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006932:	68f8      	ldr	r0, [r7, #12]
 8006934:	f001 f98f 	bl	8007c56 <I2C_Flush_TXDR>
 8006938:	e0dd      	b.n	8006af6 <I2C_Mem_ISR_IT+0x216>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800693a:	693b      	ldr	r3, [r7, #16]
 800693c:	f003 0304 	and.w	r3, r3, #4
 8006940:	2b00      	cmp	r3, #0
 8006942:	d022      	beq.n	800698a <I2C_Mem_ISR_IT+0xaa>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800694a:	2b00      	cmp	r3, #0
 800694c:	d01d      	beq.n	800698a <I2C_Mem_ISR_IT+0xaa>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800694e:	693b      	ldr	r3, [r7, #16]
 8006950:	f023 0304 	bic.w	r3, r3, #4
 8006954:	613b      	str	r3, [r7, #16]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006960:	b2d2      	uxtb	r2, r2
 8006962:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006968:	1c5a      	adds	r2, r3, #1
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	625a      	str	r2, [r3, #36]	@ 0x24

    hi2c->XferSize--;
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006972:	3b01      	subs	r3, #1
 8006974:	b29a      	uxth	r2, r3
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferCount--;
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800697e:	b29b      	uxth	r3, r3
 8006980:	3b01      	subs	r3, #1
 8006982:	b29a      	uxth	r2, r3
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006988:	e0b5      	b.n	8006af6 <I2C_Mem_ISR_IT+0x216>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800698a:	693b      	ldr	r3, [r7, #16]
 800698c:	f003 0302 	and.w	r3, r3, #2
 8006990:	2b00      	cmp	r3, #0
 8006992:	d02c      	beq.n	80069ee <I2C_Mem_ISR_IT+0x10e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800699a:	2b00      	cmp	r3, #0
 800699c:	d027      	beq.n	80069ee <I2C_Mem_ISR_IT+0x10e>
  {
    if (hi2c->Memaddress == 0xFFFFFFFFU)
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80069a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069a6:	d118      	bne.n	80069da <I2C_Mem_ISR_IT+0xfa>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069ac:	781a      	ldrb	r2, [r3, #0]
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069b8:	1c5a      	adds	r2, r3, #1
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80069c2:	3b01      	subs	r3, #1
 80069c4:	b29a      	uxth	r2, r3
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80069ce:	b29b      	uxth	r3, r3
 80069d0:	3b01      	subs	r3, #1
 80069d2:	b29a      	uxth	r2, r3
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->Memaddress == 0xFFFFFFFFU)
 80069d8:	e08d      	b.n	8006af6 <I2C_Mem_ISR_IT+0x216>
    }
    else
    {
      /* Write LSB part of Memory Address */
      hi2c->Instance->TXDR = hi2c->Memaddress;
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	68fa      	ldr	r2, [r7, #12]
 80069e0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80069e2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Reset Memaddress content */
      hi2c->Memaddress = 0xFFFFFFFFU;
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	f04f 32ff 	mov.w	r2, #4294967295
 80069ea:	651a      	str	r2, [r3, #80]	@ 0x50
    if (hi2c->Memaddress == 0xFFFFFFFFU)
 80069ec:	e083      	b.n	8006af6 <I2C_Mem_ISR_IT+0x216>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 80069ee:	693b      	ldr	r3, [r7, #16]
 80069f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d03c      	beq.n	8006a72 <I2C_Mem_ISR_IT+0x192>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d037      	beq.n	8006a72 <I2C_Mem_ISR_IT+0x192>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a06:	b29b      	uxth	r3, r3
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d02c      	beq.n	8006a66 <I2C_Mem_ISR_IT+0x186>
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d128      	bne.n	8006a66 <I2C_Mem_ISR_IT+0x186>
    {
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a18:	b29b      	uxth	r3, r3
 8006a1a:	2bff      	cmp	r3, #255	@ 0xff
 8006a1c:	d910      	bls.n	8006a40 <I2C_Mem_ISR_IT+0x160>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	22ff      	movs	r2, #255	@ 0xff
 8006a22:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006a28:	b299      	uxth	r1, r3
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006a2e:	b2da      	uxtb	r2, r3
 8006a30:	2300      	movs	r3, #0
 8006a32:	9300      	str	r3, [sp, #0]
 8006a34:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006a38:	68f8      	ldr	r0, [r7, #12]
 8006a3a:	f001 f94f 	bl	8007cdc <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006a3e:	e017      	b.n	8006a70 <I2C_Mem_ISR_IT+0x190>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a44:	b29a      	uxth	r2, r3
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006a4e:	b299      	uxth	r1, r3
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006a54:	b2da      	uxtb	r2, r3
 8006a56:	2300      	movs	r3, #0
 8006a58:	9300      	str	r3, [sp, #0]
 8006a5a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006a5e:	68f8      	ldr	r0, [r7, #12]
 8006a60:	f001 f93c 	bl	8007cdc <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006a64:	e004      	b.n	8006a70 <I2C_Mem_ISR_IT+0x190>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8006a66:	2140      	movs	r1, #64	@ 0x40
 8006a68:	68f8      	ldr	r0, [r7, #12]
 8006a6a:	f000 ffdd 	bl	8007a28 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006a6e:	e042      	b.n	8006af6 <I2C_Mem_ISR_IT+0x216>
 8006a70:	e041      	b.n	8006af6 <I2C_Mem_ISR_IT+0x216>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8006a72:	693b      	ldr	r3, [r7, #16]
 8006a74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d03c      	beq.n	8006af6 <I2C_Mem_ISR_IT+0x216>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d037      	beq.n	8006af6 <I2C_Mem_ISR_IT+0x216>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8006a86:	2101      	movs	r1, #1
 8006a88:	68f8      	ldr	r0, [r7, #12]
 8006a8a:	f001 f9dd 	bl	8007e48 <I2C_Disable_IRQ>

    /* Enable ERR, TC, STOP, NACK and RXI interrupts */
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 8006a8e:	2102      	movs	r1, #2
 8006a90:	68f8      	ldr	r0, [r7, #12]
 8006a92:	f001 f955 	bl	8007d40 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006a9c:	b2db      	uxtb	r3, r3
 8006a9e:	2b22      	cmp	r3, #34	@ 0x22
 8006aa0:	d101      	bne.n	8006aa6 <I2C_Mem_ISR_IT+0x1c6>
    {
      direction = I2C_GENERATE_START_READ;
 8006aa2:	4b21      	ldr	r3, [pc, #132]	@ (8006b28 <I2C_Mem_ISR_IT+0x248>)
 8006aa4:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006aaa:	b29b      	uxth	r3, r3
 8006aac:	2bff      	cmp	r3, #255	@ 0xff
 8006aae:	d910      	bls.n	8006ad2 <I2C_Mem_ISR_IT+0x1f2>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	22ff      	movs	r2, #255	@ 0xff
 8006ab4:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006aba:	b299      	uxth	r1, r3
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ac0:	b2da      	uxtb	r2, r3
 8006ac2:	697b      	ldr	r3, [r7, #20]
 8006ac4:	9300      	str	r3, [sp, #0]
 8006ac6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006aca:	68f8      	ldr	r0, [r7, #12]
 8006acc:	f001 f906 	bl	8007cdc <I2C_TransferConfig>
 8006ad0:	e011      	b.n	8006af6 <I2C_Mem_ISR_IT+0x216>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ad6:	b29a      	uxth	r2, r3
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006ae0:	b299      	uxth	r1, r3
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ae6:	b2da      	uxtb	r2, r3
 8006ae8:	697b      	ldr	r3, [r7, #20]
 8006aea:	9300      	str	r3, [sp, #0]
 8006aec:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006af0:	68f8      	ldr	r0, [r7, #12]
 8006af2:	f001 f8f3 	bl	8007cdc <I2C_TransferConfig>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8006af6:	693b      	ldr	r3, [r7, #16]
 8006af8:	f003 0320 	and.w	r3, r3, #32
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d008      	beq.n	8006b12 <I2C_Mem_ISR_IT+0x232>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d003      	beq.n	8006b12 <I2C_Mem_ISR_IT+0x232>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 8006b0a:	6939      	ldr	r1, [r7, #16]
 8006b0c:	68f8      	ldr	r0, [r7, #12]
 8006b0e:	f000 fd0b 	bl	8007528 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	2200      	movs	r2, #0
 8006b16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8006b1a:	2300      	movs	r3, #0
}
 8006b1c:	4618      	mov	r0, r3
 8006b1e:	3718      	adds	r7, #24
 8006b20:	46bd      	mov	sp, r7
 8006b22:	bd80      	pop	{r7, pc}
 8006b24:	80002000 	.word	0x80002000
 8006b28:	80002400 	.word	0x80002400

08006b2c <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8006b2c:	b580      	push	{r7, lr}
 8006b2e:	b086      	sub	sp, #24
 8006b30:	af00      	add	r7, sp, #0
 8006b32:	60f8      	str	r0, [r7, #12]
 8006b34:	60b9      	str	r1, [r7, #8]
 8006b36:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b3c:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8006b3e:	68bb      	ldr	r3, [r7, #8]
 8006b40:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006b48:	2b01      	cmp	r3, #1
 8006b4a:	d101      	bne.n	8006b50 <I2C_Slave_ISR_IT+0x24>
 8006b4c:	2302      	movs	r3, #2
 8006b4e:	e0e2      	b.n	8006d16 <I2C_Slave_ISR_IT+0x1ea>
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	2201      	movs	r2, #1
 8006b54:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8006b58:	693b      	ldr	r3, [r7, #16]
 8006b5a:	f003 0320 	and.w	r3, r3, #32
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d009      	beq.n	8006b76 <I2C_Slave_ISR_IT+0x4a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d004      	beq.n	8006b76 <I2C_Slave_ISR_IT+0x4a>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8006b6c:	6939      	ldr	r1, [r7, #16]
 8006b6e:	68f8      	ldr	r0, [r7, #12]
 8006b70:	f000 fda2 	bl	80076b8 <I2C_ITSlaveCplt>
 8006b74:	e0ca      	b.n	8006d0c <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8006b76:	693b      	ldr	r3, [r7, #16]
 8006b78:	f003 0310 	and.w	r3, r3, #16
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d04b      	beq.n	8006c18 <I2C_Slave_ISR_IT+0xec>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	f003 0310 	and.w	r3, r3, #16
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d046      	beq.n	8006c18 <I2C_Slave_ISR_IT+0xec>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b8e:	b29b      	uxth	r3, r3
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d128      	bne.n	8006be6 <I2C_Slave_ISR_IT+0xba>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006b9a:	b2db      	uxtb	r3, r3
 8006b9c:	2b28      	cmp	r3, #40	@ 0x28
 8006b9e:	d108      	bne.n	8006bb2 <I2C_Slave_ISR_IT+0x86>
 8006ba0:	697b      	ldr	r3, [r7, #20]
 8006ba2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006ba6:	d104      	bne.n	8006bb2 <I2C_Slave_ISR_IT+0x86>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8006ba8:	6939      	ldr	r1, [r7, #16]
 8006baa:	68f8      	ldr	r0, [r7, #12]
 8006bac:	f000 fee8 	bl	8007980 <I2C_ITListenCplt>
 8006bb0:	e031      	b.n	8006c16 <I2C_Slave_ISR_IT+0xea>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006bb8:	b2db      	uxtb	r3, r3
 8006bba:	2b29      	cmp	r3, #41	@ 0x29
 8006bbc:	d10e      	bne.n	8006bdc <I2C_Slave_ISR_IT+0xb0>
 8006bbe:	697b      	ldr	r3, [r7, #20]
 8006bc0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006bc4:	d00a      	beq.n	8006bdc <I2C_Slave_ISR_IT+0xb0>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	2210      	movs	r2, #16
 8006bcc:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8006bce:	68f8      	ldr	r0, [r7, #12]
 8006bd0:	f001 f841 	bl	8007c56 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8006bd4:	68f8      	ldr	r0, [r7, #12]
 8006bd6:	f000 fc4b 	bl	8007470 <I2C_ITSlaveSeqCplt>
 8006bda:	e01c      	b.n	8006c16 <I2C_Slave_ISR_IT+0xea>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	2210      	movs	r2, #16
 8006be2:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8006be4:	e08f      	b.n	8006d06 <I2C_Slave_ISR_IT+0x1da>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	2210      	movs	r2, #16
 8006bec:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006bf2:	f043 0204 	orr.w	r2, r3, #4
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8006bfa:	697b      	ldr	r3, [r7, #20]
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d003      	beq.n	8006c08 <I2C_Slave_ISR_IT+0xdc>
 8006c00:	697b      	ldr	r3, [r7, #20]
 8006c02:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006c06:	d17e      	bne.n	8006d06 <I2C_Slave_ISR_IT+0x1da>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c0c:	4619      	mov	r1, r3
 8006c0e:	68f8      	ldr	r0, [r7, #12]
 8006c10:	f000 ff0a 	bl	8007a28 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8006c14:	e077      	b.n	8006d06 <I2C_Slave_ISR_IT+0x1da>
 8006c16:	e076      	b.n	8006d06 <I2C_Slave_ISR_IT+0x1da>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8006c18:	693b      	ldr	r3, [r7, #16]
 8006c1a:	f003 0304 	and.w	r3, r3, #4
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d02f      	beq.n	8006c82 <I2C_Slave_ISR_IT+0x156>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d02a      	beq.n	8006c82 <I2C_Slave_ISR_IT+0x156>
  {
    if (hi2c->XferCount > 0U)
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c30:	b29b      	uxth	r3, r3
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d018      	beq.n	8006c68 <I2C_Slave_ISR_IT+0x13c>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c40:	b2d2      	uxtb	r2, r2
 8006c42:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c48:	1c5a      	adds	r2, r3, #1
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006c52:	3b01      	subs	r3, #1
 8006c54:	b29a      	uxth	r2, r3
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c5e:	b29b      	uxth	r3, r3
 8006c60:	3b01      	subs	r3, #1
 8006c62:	b29a      	uxth	r2, r3
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c6c:	b29b      	uxth	r3, r3
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d14b      	bne.n	8006d0a <I2C_Slave_ISR_IT+0x1de>
 8006c72:	697b      	ldr	r3, [r7, #20]
 8006c74:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006c78:	d047      	beq.n	8006d0a <I2C_Slave_ISR_IT+0x1de>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8006c7a:	68f8      	ldr	r0, [r7, #12]
 8006c7c:	f000 fbf8 	bl	8007470 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8006c80:	e043      	b.n	8006d0a <I2C_Slave_ISR_IT+0x1de>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8006c82:	693b      	ldr	r3, [r7, #16]
 8006c84:	f003 0308 	and.w	r3, r3, #8
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d009      	beq.n	8006ca0 <I2C_Slave_ISR_IT+0x174>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d004      	beq.n	8006ca0 <I2C_Slave_ISR_IT+0x174>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8006c96:	6939      	ldr	r1, [r7, #16]
 8006c98:	68f8      	ldr	r0, [r7, #12]
 8006c9a:	f000 fb28 	bl	80072ee <I2C_ITAddrCplt>
 8006c9e:	e035      	b.n	8006d0c <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8006ca0:	693b      	ldr	r3, [r7, #16]
 8006ca2:	f003 0302 	and.w	r3, r3, #2
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d030      	beq.n	8006d0c <I2C_Slave_ISR_IT+0x1e0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d02b      	beq.n	8006d0c <I2C_Slave_ISR_IT+0x1e0>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006cb8:	b29b      	uxth	r3, r3
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d018      	beq.n	8006cf0 <I2C_Slave_ISR_IT+0x1c4>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cc2:	781a      	ldrb	r2, [r3, #0]
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cce:	1c5a      	adds	r2, r3, #1
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006cd8:	b29b      	uxth	r3, r3
 8006cda:	3b01      	subs	r3, #1
 8006cdc:	b29a      	uxth	r2, r3
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ce6:	3b01      	subs	r3, #1
 8006ce8:	b29a      	uxth	r2, r3
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	851a      	strh	r2, [r3, #40]	@ 0x28
 8006cee:	e00d      	b.n	8006d0c <I2C_Slave_ISR_IT+0x1e0>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8006cf0:	697b      	ldr	r3, [r7, #20]
 8006cf2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006cf6:	d002      	beq.n	8006cfe <I2C_Slave_ISR_IT+0x1d2>
 8006cf8:	697b      	ldr	r3, [r7, #20]
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d106      	bne.n	8006d0c <I2C_Slave_ISR_IT+0x1e0>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8006cfe:	68f8      	ldr	r0, [r7, #12]
 8006d00:	f000 fbb6 	bl	8007470 <I2C_ITSlaveSeqCplt>
 8006d04:	e002      	b.n	8006d0c <I2C_Slave_ISR_IT+0x1e0>
    if (hi2c->XferCount == 0U)
 8006d06:	bf00      	nop
 8006d08:	e000      	b.n	8006d0c <I2C_Slave_ISR_IT+0x1e0>
    if ((hi2c->XferCount == 0U) && \
 8006d0a:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	2200      	movs	r2, #0
 8006d10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8006d14:	2300      	movs	r3, #0
}
 8006d16:	4618      	mov	r0, r3
 8006d18:	3718      	adds	r7, #24
 8006d1a:	46bd      	mov	sp, r7
 8006d1c:	bd80      	pop	{r7, pc}

08006d1e <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 8006d1e:	b580      	push	{r7, lr}
 8006d20:	b088      	sub	sp, #32
 8006d22:	af02      	add	r7, sp, #8
 8006d24:	60f8      	str	r0, [r7, #12]
 8006d26:	60b9      	str	r1, [r7, #8]
 8006d28:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006d30:	2b01      	cmp	r3, #1
 8006d32:	d101      	bne.n	8006d38 <I2C_Master_ISR_DMA+0x1a>
 8006d34:	2302      	movs	r3, #2
 8006d36:	e0d9      	b.n	8006eec <I2C_Master_ISR_DMA+0x1ce>
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	2201      	movs	r2, #1
 8006d3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8006d40:	68bb      	ldr	r3, [r7, #8]
 8006d42:	f003 0310 	and.w	r3, r3, #16
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d016      	beq.n	8006d78 <I2C_Master_ISR_DMA+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d011      	beq.n	8006d78 <I2C_Master_ISR_DMA+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	2210      	movs	r2, #16
 8006d5a:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d60:	f043 0204 	orr.w	r2, r3, #4
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8006d68:	2120      	movs	r1, #32
 8006d6a:	68f8      	ldr	r0, [r7, #12]
 8006d6c:	f000 ffe8 	bl	8007d40 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006d70:	68f8      	ldr	r0, [r7, #12]
 8006d72:	f000 ff70 	bl	8007c56 <I2C_Flush_TXDR>
 8006d76:	e0b4      	b.n	8006ee2 <I2C_Master_ISR_DMA+0x1c4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8006d78:	68bb      	ldr	r3, [r7, #8]
 8006d7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d071      	beq.n	8006e66 <I2C_Master_ISR_DMA+0x148>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d06c      	beq.n	8006e66 <I2C_Master_ISR_DMA+0x148>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	681a      	ldr	r2, [r3, #0]
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006d9a:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006da0:	b29b      	uxth	r3, r3
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d04e      	beq.n	8006e44 <I2C_Master_ISR_DMA+0x126>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	685b      	ldr	r3, [r3, #4]
 8006dac:	b29b      	uxth	r3, r3
 8006dae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006db2:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006db8:	b29b      	uxth	r3, r3
 8006dba:	2bff      	cmp	r3, #255	@ 0xff
 8006dbc:	d906      	bls.n	8006dcc <I2C_Master_ISR_DMA+0xae>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	22ff      	movs	r2, #255	@ 0xff
 8006dc2:	851a      	strh	r2, [r3, #40]	@ 0x28
        xfermode = I2C_RELOAD_MODE;
 8006dc4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006dc8:	617b      	str	r3, [r7, #20]
 8006dca:	e010      	b.n	8006dee <I2C_Master_ISR_DMA+0xd0>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006dd0:	b29a      	uxth	r2, r3
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006dda:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006dde:	d003      	beq.n	8006de8 <I2C_Master_ISR_DMA+0xca>
        {
          xfermode = hi2c->XferOptions;
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006de4:	617b      	str	r3, [r7, #20]
 8006de6:	e002      	b.n	8006dee <I2C_Master_ISR_DMA+0xd0>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8006de8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006dec:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006df2:	b2da      	uxtb	r2, r3
 8006df4:	8a79      	ldrh	r1, [r7, #18]
 8006df6:	2300      	movs	r3, #0
 8006df8:	9300      	str	r3, [sp, #0]
 8006dfa:	697b      	ldr	r3, [r7, #20]
 8006dfc:	68f8      	ldr	r0, [r7, #12]
 8006dfe:	f000 ff6d 	bl	8007cdc <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006e06:	b29a      	uxth	r2, r3
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006e0c:	1ad3      	subs	r3, r2, r3
 8006e0e:	b29a      	uxth	r2, r3
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006e1a:	b2db      	uxtb	r3, r3
 8006e1c:	2b22      	cmp	r3, #34	@ 0x22
 8006e1e:	d108      	bne.n	8006e32 <I2C_Master_ISR_DMA+0x114>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	681a      	ldr	r2, [r3, #0]
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006e2e:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8006e30:	e057      	b.n	8006ee2 <I2C_Master_ISR_DMA+0x1c4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	681a      	ldr	r2, [r3, #0]
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006e40:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8006e42:	e04e      	b.n	8006ee2 <I2C_Master_ISR_DMA+0x1c4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	685b      	ldr	r3, [r3, #4]
 8006e4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006e4e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006e52:	d003      	beq.n	8006e5c <I2C_Master_ISR_DMA+0x13e>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8006e54:	68f8      	ldr	r0, [r7, #12]
 8006e56:	f000 face 	bl	80073f6 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8006e5a:	e042      	b.n	8006ee2 <I2C_Master_ISR_DMA+0x1c4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8006e5c:	2140      	movs	r1, #64	@ 0x40
 8006e5e:	68f8      	ldr	r0, [r7, #12]
 8006e60:	f000 fde2 	bl	8007a28 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8006e64:	e03d      	b.n	8006ee2 <I2C_Master_ISR_DMA+0x1c4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8006e66:	68bb      	ldr	r3, [r7, #8]
 8006e68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d028      	beq.n	8006ec2 <I2C_Master_ISR_DMA+0x1a4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d023      	beq.n	8006ec2 <I2C_Master_ISR_DMA+0x1a4>
  {
    if (hi2c->XferCount == 0U)
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006e7e:	b29b      	uxth	r3, r3
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d119      	bne.n	8006eb8 <I2C_Master_ISR_DMA+0x19a>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	685b      	ldr	r3, [r3, #4]
 8006e8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006e8e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006e92:	d025      	beq.n	8006ee0 <I2C_Master_ISR_DMA+0x1c2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e98:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006e9c:	d108      	bne.n	8006eb0 <I2C_Master_ISR_DMA+0x192>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	685a      	ldr	r2, [r3, #4]
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006eac:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8006eae:	e017      	b.n	8006ee0 <I2C_Master_ISR_DMA+0x1c2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8006eb0:	68f8      	ldr	r0, [r7, #12]
 8006eb2:	f000 faa0 	bl	80073f6 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8006eb6:	e013      	b.n	8006ee0 <I2C_Master_ISR_DMA+0x1c2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8006eb8:	2140      	movs	r1, #64	@ 0x40
 8006eba:	68f8      	ldr	r0, [r7, #12]
 8006ebc:	f000 fdb4 	bl	8007a28 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8006ec0:	e00e      	b.n	8006ee0 <I2C_Master_ISR_DMA+0x1c2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8006ec2:	68bb      	ldr	r3, [r7, #8]
 8006ec4:	f003 0320 	and.w	r3, r3, #32
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d00a      	beq.n	8006ee2 <I2C_Master_ISR_DMA+0x1c4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	f003 0320 	and.w	r3, r3, #32
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d005      	beq.n	8006ee2 <I2C_Master_ISR_DMA+0x1c4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8006ed6:	68b9      	ldr	r1, [r7, #8]
 8006ed8:	68f8      	ldr	r0, [r7, #12]
 8006eda:	f000 fb25 	bl	8007528 <I2C_ITMasterCplt>
 8006ede:	e000      	b.n	8006ee2 <I2C_Master_ISR_DMA+0x1c4>
    if (hi2c->XferCount == 0U)
 8006ee0:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	2200      	movs	r2, #0
 8006ee6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8006eea:	2300      	movs	r3, #0
}
 8006eec:	4618      	mov	r0, r3
 8006eee:	3718      	adds	r7, #24
 8006ef0:	46bd      	mov	sp, r7
 8006ef2:	bd80      	pop	{r7, pc}

08006ef4 <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 8006ef4:	b580      	push	{r7, lr}
 8006ef6:	b088      	sub	sp, #32
 8006ef8:	af02      	add	r7, sp, #8
 8006efa:	60f8      	str	r0, [r7, #12]
 8006efc:	60b9      	str	r1, [r7, #8]
 8006efe:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 8006f00:	4b8d      	ldr	r3, [pc, #564]	@ (8007138 <I2C_Mem_ISR_DMA+0x244>)
 8006f02:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006f0a:	2b01      	cmp	r3, #1
 8006f0c:	d101      	bne.n	8006f12 <I2C_Mem_ISR_DMA+0x1e>
 8006f0e:	2302      	movs	r3, #2
 8006f10:	e10e      	b.n	8007130 <I2C_Mem_ISR_DMA+0x23c>
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	2201      	movs	r2, #1
 8006f16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8006f1a:	68bb      	ldr	r3, [r7, #8]
 8006f1c:	f003 0310 	and.w	r3, r3, #16
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d016      	beq.n	8006f52 <I2C_Mem_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d011      	beq.n	8006f52 <I2C_Mem_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	2210      	movs	r2, #16
 8006f34:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f3a:	f043 0204 	orr.w	r2, r3, #4
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8006f42:	2120      	movs	r1, #32
 8006f44:	68f8      	ldr	r0, [r7, #12]
 8006f46:	f000 fefb 	bl	8007d40 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006f4a:	68f8      	ldr	r0, [r7, #12]
 8006f4c:	f000 fe83 	bl	8007c56 <I2C_Flush_TXDR>
 8006f50:	e0e9      	b.n	8007126 <I2C_Mem_ISR_DMA+0x232>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8006f52:	68bb      	ldr	r3, [r7, #8]
 8006f54:	f003 0302 	and.w	r3, r3, #2
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d00e      	beq.n	8006f7a <I2C_Mem_ISR_DMA+0x86>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d009      	beq.n	8006f7a <I2C_Mem_ISR_DMA+0x86>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	68fa      	ldr	r2, [r7, #12]
 8006f6c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006f6e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	f04f 32ff 	mov.w	r2, #4294967295
 8006f76:	651a      	str	r2, [r3, #80]	@ 0x50
 8006f78:	e0d5      	b.n	8007126 <I2C_Mem_ISR_DMA+0x232>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8006f7a:	68bb      	ldr	r3, [r7, #8]
 8006f7c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d05f      	beq.n	8007044 <I2C_Mem_ISR_DMA+0x150>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d05a      	beq.n	8007044 <I2C_Mem_ISR_DMA+0x150>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8006f8e:	2101      	movs	r1, #1
 8006f90:	68f8      	ldr	r0, [r7, #12]
 8006f92:	f000 ff59 	bl	8007e48 <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8006f96:	2110      	movs	r1, #16
 8006f98:	68f8      	ldr	r0, [r7, #12]
 8006f9a:	f000 fed1 	bl	8007d40 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006fa2:	b29b      	uxth	r3, r3
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d048      	beq.n	800703a <I2C_Mem_ISR_DMA+0x146>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006fac:	b29b      	uxth	r3, r3
 8006fae:	2bff      	cmp	r3, #255	@ 0xff
 8006fb0:	d910      	bls.n	8006fd4 <I2C_Mem_ISR_DMA+0xe0>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	22ff      	movs	r2, #255	@ 0xff
 8006fb6:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006fbc:	b299      	uxth	r1, r3
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006fc2:	b2da      	uxtb	r2, r3
 8006fc4:	2300      	movs	r3, #0
 8006fc6:	9300      	str	r3, [sp, #0]
 8006fc8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006fcc:	68f8      	ldr	r0, [r7, #12]
 8006fce:	f000 fe85 	bl	8007cdc <I2C_TransferConfig>
 8006fd2:	e011      	b.n	8006ff8 <I2C_Mem_ISR_DMA+0x104>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006fd8:	b29a      	uxth	r2, r3
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006fe2:	b299      	uxth	r1, r3
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006fe8:	b2da      	uxtb	r2, r3
 8006fea:	2300      	movs	r3, #0
 8006fec:	9300      	str	r3, [sp, #0]
 8006fee:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006ff2:	68f8      	ldr	r0, [r7, #12]
 8006ff4:	f000 fe72 	bl	8007cdc <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ffc:	b29a      	uxth	r2, r3
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007002:	1ad3      	subs	r3, r2, r3
 8007004:	b29a      	uxth	r2, r3
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007010:	b2db      	uxtb	r3, r3
 8007012:	2b22      	cmp	r3, #34	@ 0x22
 8007014:	d108      	bne.n	8007028 <I2C_Mem_ISR_DMA+0x134>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	681a      	ldr	r2, [r3, #0]
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007024:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8007026:	e07e      	b.n	8007126 <I2C_Mem_ISR_DMA+0x232>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	681a      	ldr	r2, [r3, #0]
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007036:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8007038:	e075      	b.n	8007126 <I2C_Mem_ISR_DMA+0x232>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800703a:	2140      	movs	r1, #64	@ 0x40
 800703c:	68f8      	ldr	r0, [r7, #12]
 800703e:	f000 fcf3 	bl	8007a28 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8007042:	e070      	b.n	8007126 <I2C_Mem_ISR_DMA+0x232>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8007044:	68bb      	ldr	r3, [r7, #8]
 8007046:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800704a:	2b00      	cmp	r3, #0
 800704c:	d05d      	beq.n	800710a <I2C_Mem_ISR_DMA+0x216>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8007054:	2b00      	cmp	r3, #0
 8007056:	d058      	beq.n	800710a <I2C_Mem_ISR_DMA+0x216>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8007058:	2101      	movs	r1, #1
 800705a:	68f8      	ldr	r0, [r7, #12]
 800705c:	f000 fef4 	bl	8007e48 <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8007060:	2110      	movs	r1, #16
 8007062:	68f8      	ldr	r0, [r7, #12]
 8007064:	f000 fe6c 	bl	8007d40 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800706e:	b2db      	uxtb	r3, r3
 8007070:	2b22      	cmp	r3, #34	@ 0x22
 8007072:	d101      	bne.n	8007078 <I2C_Mem_ISR_DMA+0x184>
    {
      direction = I2C_GENERATE_START_READ;
 8007074:	4b31      	ldr	r3, [pc, #196]	@ (800713c <I2C_Mem_ISR_DMA+0x248>)
 8007076:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800707c:	b29b      	uxth	r3, r3
 800707e:	2bff      	cmp	r3, #255	@ 0xff
 8007080:	d910      	bls.n	80070a4 <I2C_Mem_ISR_DMA+0x1b0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	22ff      	movs	r2, #255	@ 0xff
 8007086:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800708c:	b299      	uxth	r1, r3
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007092:	b2da      	uxtb	r2, r3
 8007094:	697b      	ldr	r3, [r7, #20]
 8007096:	9300      	str	r3, [sp, #0]
 8007098:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800709c:	68f8      	ldr	r0, [r7, #12]
 800709e:	f000 fe1d 	bl	8007cdc <I2C_TransferConfig>
 80070a2:	e011      	b.n	80070c8 <I2C_Mem_ISR_DMA+0x1d4>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80070a8:	b29a      	uxth	r2, r3
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80070b2:	b299      	uxth	r1, r3
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80070b8:	b2da      	uxtb	r2, r3
 80070ba:	697b      	ldr	r3, [r7, #20]
 80070bc:	9300      	str	r3, [sp, #0]
 80070be:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80070c2:	68f8      	ldr	r0, [r7, #12]
 80070c4:	f000 fe0a 	bl	8007cdc <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80070cc:	b29a      	uxth	r2, r3
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80070d2:	1ad3      	subs	r3, r2, r3
 80070d4:	b29a      	uxth	r2, r3
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80070e0:	b2db      	uxtb	r3, r3
 80070e2:	2b22      	cmp	r3, #34	@ 0x22
 80070e4:	d108      	bne.n	80070f8 <I2C_Mem_ISR_DMA+0x204>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	681a      	ldr	r2, [r3, #0]
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80070f4:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80070f6:	e016      	b.n	8007126 <I2C_Mem_ISR_DMA+0x232>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	681a      	ldr	r2, [r3, #0]
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007106:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007108:	e00d      	b.n	8007126 <I2C_Mem_ISR_DMA+0x232>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800710a:	68bb      	ldr	r3, [r7, #8]
 800710c:	f003 0320 	and.w	r3, r3, #32
 8007110:	2b00      	cmp	r3, #0
 8007112:	d008      	beq.n	8007126 <I2C_Mem_ISR_DMA+0x232>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	f003 0320 	and.w	r3, r3, #32
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800711a:	2b00      	cmp	r3, #0
 800711c:	d003      	beq.n	8007126 <I2C_Mem_ISR_DMA+0x232>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 800711e:	68b9      	ldr	r1, [r7, #8]
 8007120:	68f8      	ldr	r0, [r7, #12]
 8007122:	f000 fa01 	bl	8007528 <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	2200      	movs	r2, #0
 800712a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800712e:	2300      	movs	r3, #0
}
 8007130:	4618      	mov	r0, r3
 8007132:	3718      	adds	r7, #24
 8007134:	46bd      	mov	sp, r7
 8007136:	bd80      	pop	{r7, pc}
 8007138:	80002000 	.word	0x80002000
 800713c:	80002400 	.word	0x80002400

08007140 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8007140:	b580      	push	{r7, lr}
 8007142:	b088      	sub	sp, #32
 8007144:	af00      	add	r7, sp, #0
 8007146:	60f8      	str	r0, [r7, #12]
 8007148:	60b9      	str	r1, [r7, #8]
 800714a:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007150:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8007152:	2300      	movs	r3, #0
 8007154:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800715c:	2b01      	cmp	r3, #1
 800715e:	d101      	bne.n	8007164 <I2C_Slave_ISR_DMA+0x24>
 8007160:	2302      	movs	r3, #2
 8007162:	e0c0      	b.n	80072e6 <I2C_Slave_ISR_DMA+0x1a6>
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	2201      	movs	r2, #1
 8007168:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800716c:	68bb      	ldr	r3, [r7, #8]
 800716e:	f003 0320 	and.w	r3, r3, #32
 8007172:	2b00      	cmp	r3, #0
 8007174:	d009      	beq.n	800718a <I2C_Slave_ISR_DMA+0x4a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800717c:	2b00      	cmp	r3, #0
 800717e:	d004      	beq.n	800718a <I2C_Slave_ISR_DMA+0x4a>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8007180:	68b9      	ldr	r1, [r7, #8]
 8007182:	68f8      	ldr	r0, [r7, #12]
 8007184:	f000 fa98 	bl	80076b8 <I2C_ITSlaveCplt>
 8007188:	e0a8      	b.n	80072dc <I2C_Slave_ISR_DMA+0x19c>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800718a:	68bb      	ldr	r3, [r7, #8]
 800718c:	f003 0310 	and.w	r3, r3, #16
 8007190:	2b00      	cmp	r3, #0
 8007192:	f000 8095 	beq.w	80072c0 <I2C_Slave_ISR_DMA+0x180>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	f003 0310 	and.w	r3, r3, #16
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800719c:	2b00      	cmp	r3, #0
 800719e:	f000 808f 	beq.w	80072c0 <I2C_Slave_ISR_DMA+0x180>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d104      	bne.n	80071b6 <I2C_Slave_ISR_DMA+0x76>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d07d      	beq.n	80072b2 <I2C_Slave_ISR_DMA+0x172>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d00c      	beq.n	80071d8 <I2C_Slave_ISR_DMA+0x98>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d007      	beq.n	80071d8 <I2C_Slave_ISR_DMA+0x98>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	685b      	ldr	r3, [r3, #4]
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d101      	bne.n	80071d8 <I2C_Slave_ISR_DMA+0x98>
          {
            treatdmanack = 1U;
 80071d4:	2301      	movs	r3, #1
 80071d6:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d00c      	beq.n	80071fa <I2C_Slave_ISR_DMA+0xba>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d007      	beq.n	80071fa <I2C_Slave_ISR_DMA+0xba>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	685b      	ldr	r3, [r3, #4]
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d101      	bne.n	80071fa <I2C_Slave_ISR_DMA+0xba>
          {
            treatdmanack = 1U;
 80071f6:	2301      	movs	r3, #1
 80071f8:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 80071fa:	69fb      	ldr	r3, [r7, #28]
 80071fc:	2b01      	cmp	r3, #1
 80071fe:	d128      	bne.n	8007252 <I2C_Slave_ISR_DMA+0x112>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007206:	b2db      	uxtb	r3, r3
 8007208:	2b28      	cmp	r3, #40	@ 0x28
 800720a:	d108      	bne.n	800721e <I2C_Slave_ISR_DMA+0xde>
 800720c:	69bb      	ldr	r3, [r7, #24]
 800720e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007212:	d104      	bne.n	800721e <I2C_Slave_ISR_DMA+0xde>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8007214:	68b9      	ldr	r1, [r7, #8]
 8007216:	68f8      	ldr	r0, [r7, #12]
 8007218:	f000 fbb2 	bl	8007980 <I2C_ITListenCplt>
 800721c:	e048      	b.n	80072b0 <I2C_Slave_ISR_DMA+0x170>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007224:	b2db      	uxtb	r3, r3
 8007226:	2b29      	cmp	r3, #41	@ 0x29
 8007228:	d10e      	bne.n	8007248 <I2C_Slave_ISR_DMA+0x108>
 800722a:	69bb      	ldr	r3, [r7, #24]
 800722c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8007230:	d00a      	beq.n	8007248 <I2C_Slave_ISR_DMA+0x108>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	2210      	movs	r2, #16
 8007238:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 800723a:	68f8      	ldr	r0, [r7, #12]
 800723c:	f000 fd0b 	bl	8007c56 <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8007240:	68f8      	ldr	r0, [r7, #12]
 8007242:	f000 f915 	bl	8007470 <I2C_ITSlaveSeqCplt>
 8007246:	e033      	b.n	80072b0 <I2C_Slave_ISR_DMA+0x170>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	2210      	movs	r2, #16
 800724e:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8007250:	e034      	b.n	80072bc <I2C_Slave_ISR_DMA+0x17c>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	2210      	movs	r2, #16
 8007258:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800725e:	f043 0204 	orr.w	r2, r3, #4
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800726c:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800726e:	69bb      	ldr	r3, [r7, #24]
 8007270:	2b00      	cmp	r3, #0
 8007272:	d003      	beq.n	800727c <I2C_Slave_ISR_DMA+0x13c>
 8007274:	69bb      	ldr	r3, [r7, #24]
 8007276:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800727a:	d11f      	bne.n	80072bc <I2C_Slave_ISR_DMA+0x17c>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800727c:	7dfb      	ldrb	r3, [r7, #23]
 800727e:	2b21      	cmp	r3, #33	@ 0x21
 8007280:	d002      	beq.n	8007288 <I2C_Slave_ISR_DMA+0x148>
 8007282:	7dfb      	ldrb	r3, [r7, #23]
 8007284:	2b29      	cmp	r3, #41	@ 0x29
 8007286:	d103      	bne.n	8007290 <I2C_Slave_ISR_DMA+0x150>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	2221      	movs	r2, #33	@ 0x21
 800728c:	631a      	str	r2, [r3, #48]	@ 0x30
 800728e:	e008      	b.n	80072a2 <I2C_Slave_ISR_DMA+0x162>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8007290:	7dfb      	ldrb	r3, [r7, #23]
 8007292:	2b22      	cmp	r3, #34	@ 0x22
 8007294:	d002      	beq.n	800729c <I2C_Slave_ISR_DMA+0x15c>
 8007296:	7dfb      	ldrb	r3, [r7, #23]
 8007298:	2b2a      	cmp	r3, #42	@ 0x2a
 800729a:	d102      	bne.n	80072a2 <I2C_Slave_ISR_DMA+0x162>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	2222      	movs	r2, #34	@ 0x22
 80072a0:	631a      	str	r2, [r3, #48]	@ 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80072a6:	4619      	mov	r1, r3
 80072a8:	68f8      	ldr	r0, [r7, #12]
 80072aa:	f000 fbbd 	bl	8007a28 <I2C_ITError>
      if (treatdmanack == 1U)
 80072ae:	e005      	b.n	80072bc <I2C_Slave_ISR_DMA+0x17c>
 80072b0:	e004      	b.n	80072bc <I2C_Slave_ISR_DMA+0x17c>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	2210      	movs	r2, #16
 80072b8:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80072ba:	e00f      	b.n	80072dc <I2C_Slave_ISR_DMA+0x19c>
      if (treatdmanack == 1U)
 80072bc:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80072be:	e00d      	b.n	80072dc <I2C_Slave_ISR_DMA+0x19c>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 80072c0:	68bb      	ldr	r3, [r7, #8]
 80072c2:	f003 0308 	and.w	r3, r3, #8
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d008      	beq.n	80072dc <I2C_Slave_ISR_DMA+0x19c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d003      	beq.n	80072dc <I2C_Slave_ISR_DMA+0x19c>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 80072d4:	68b9      	ldr	r1, [r7, #8]
 80072d6:	68f8      	ldr	r0, [r7, #12]
 80072d8:	f000 f809 	bl	80072ee <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	2200      	movs	r2, #0
 80072e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80072e4:	2300      	movs	r3, #0
}
 80072e6:	4618      	mov	r0, r3
 80072e8:	3720      	adds	r7, #32
 80072ea:	46bd      	mov	sp, r7
 80072ec:	bd80      	pop	{r7, pc}

080072ee <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80072ee:	b580      	push	{r7, lr}
 80072f0:	b084      	sub	sp, #16
 80072f2:	af00      	add	r7, sp, #0
 80072f4:	6078      	str	r0, [r7, #4]
 80072f6:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80072fe:	b2db      	uxtb	r3, r3
 8007300:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8007304:	2b28      	cmp	r3, #40	@ 0x28
 8007306:	d16a      	bne.n	80073de <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	699b      	ldr	r3, [r3, #24]
 800730e:	0c1b      	lsrs	r3, r3, #16
 8007310:	b2db      	uxtb	r3, r3
 8007312:	f003 0301 	and.w	r3, r3, #1
 8007316:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	699b      	ldr	r3, [r3, #24]
 800731e:	0c1b      	lsrs	r3, r3, #16
 8007320:	b29b      	uxth	r3, r3
 8007322:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8007326:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	689b      	ldr	r3, [r3, #8]
 800732e:	b29b      	uxth	r3, r3
 8007330:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007334:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	68db      	ldr	r3, [r3, #12]
 800733c:	b29b      	uxth	r3, r3
 800733e:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8007342:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	68db      	ldr	r3, [r3, #12]
 8007348:	2b02      	cmp	r3, #2
 800734a:	d138      	bne.n	80073be <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 800734c:	897b      	ldrh	r3, [r7, #10]
 800734e:	09db      	lsrs	r3, r3, #7
 8007350:	b29a      	uxth	r2, r3
 8007352:	89bb      	ldrh	r3, [r7, #12]
 8007354:	4053      	eors	r3, r2
 8007356:	b29b      	uxth	r3, r3
 8007358:	f003 0306 	and.w	r3, r3, #6
 800735c:	2b00      	cmp	r3, #0
 800735e:	d11c      	bne.n	800739a <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8007360:	897b      	ldrh	r3, [r7, #10]
 8007362:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007368:	1c5a      	adds	r2, r3, #1
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007372:	2b02      	cmp	r3, #2
 8007374:	d13b      	bne.n	80073ee <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	2200      	movs	r2, #0
 800737a:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	2208      	movs	r2, #8
 8007382:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	2200      	movs	r2, #0
 8007388:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800738c:	89ba      	ldrh	r2, [r7, #12]
 800738e:	7bfb      	ldrb	r3, [r7, #15]
 8007390:	4619      	mov	r1, r3
 8007392:	6878      	ldr	r0, [r7, #4]
 8007394:	f7ff f951 	bl	800663a <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8007398:	e029      	b.n	80073ee <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 800739a:	893b      	ldrh	r3, [r7, #8]
 800739c:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800739e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80073a2:	6878      	ldr	r0, [r7, #4]
 80073a4:	f000 fd50 	bl	8007e48 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	2200      	movs	r2, #0
 80073ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80073b0:	89ba      	ldrh	r2, [r7, #12]
 80073b2:	7bfb      	ldrb	r3, [r7, #15]
 80073b4:	4619      	mov	r1, r3
 80073b6:	6878      	ldr	r0, [r7, #4]
 80073b8:	f7ff f93f 	bl	800663a <HAL_I2C_AddrCallback>
}
 80073bc:	e017      	b.n	80073ee <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80073be:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80073c2:	6878      	ldr	r0, [r7, #4]
 80073c4:	f000 fd40 	bl	8007e48 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	2200      	movs	r2, #0
 80073cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80073d0:	89ba      	ldrh	r2, [r7, #12]
 80073d2:	7bfb      	ldrb	r3, [r7, #15]
 80073d4:	4619      	mov	r1, r3
 80073d6:	6878      	ldr	r0, [r7, #4]
 80073d8:	f7ff f92f 	bl	800663a <HAL_I2C_AddrCallback>
}
 80073dc:	e007      	b.n	80073ee <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	2208      	movs	r2, #8
 80073e4:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	2200      	movs	r2, #0
 80073ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 80073ee:	bf00      	nop
 80073f0:	3710      	adds	r7, #16
 80073f2:	46bd      	mov	sp, r7
 80073f4:	bd80      	pop	{r7, pc}

080073f6 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 80073f6:	b580      	push	{r7, lr}
 80073f8:	b082      	sub	sp, #8
 80073fa:	af00      	add	r7, sp, #0
 80073fc:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	2200      	movs	r2, #0
 8007402:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800740c:	b2db      	uxtb	r3, r3
 800740e:	2b21      	cmp	r3, #33	@ 0x21
 8007410:	d115      	bne.n	800743e <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	2220      	movs	r2, #32
 8007416:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	2211      	movs	r2, #17
 800741e:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	2200      	movs	r2, #0
 8007424:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8007426:	2101      	movs	r1, #1
 8007428:	6878      	ldr	r0, [r7, #4]
 800742a:	f000 fd0d 	bl	8007e48 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	2200      	movs	r2, #0
 8007432:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8007436:	6878      	ldr	r0, [r7, #4]
 8007438:	f7fa fce4 	bl	8001e04 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800743c:	e014      	b.n	8007468 <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	2220      	movs	r2, #32
 8007442:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	2212      	movs	r2, #18
 800744a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	2200      	movs	r2, #0
 8007450:	635a      	str	r2, [r3, #52]	@ 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8007452:	2102      	movs	r1, #2
 8007454:	6878      	ldr	r0, [r7, #4]
 8007456:	f000 fcf7 	bl	8007e48 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	2200      	movs	r2, #0
 800745e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8007462:	6878      	ldr	r0, [r7, #4]
 8007464:	f7fa fcdc 	bl	8001e20 <HAL_I2C_MasterRxCpltCallback>
}
 8007468:	bf00      	nop
 800746a:	3708      	adds	r7, #8
 800746c:	46bd      	mov	sp, r7
 800746e:	bd80      	pop	{r7, pc}

08007470 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8007470:	b580      	push	{r7, lr}
 8007472:	b084      	sub	sp, #16
 8007474:	af00      	add	r7, sp, #0
 8007476:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	2200      	movs	r2, #0
 8007484:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800748e:	2b00      	cmp	r3, #0
 8007490:	d008      	beq.n	80074a4 <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	681a      	ldr	r2, [r3, #0]
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80074a0:	601a      	str	r2, [r3, #0]
 80074a2:	e00c      	b.n	80074be <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d007      	beq.n	80074be <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	681a      	ldr	r2, [r3, #0]
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80074bc:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80074c4:	b2db      	uxtb	r3, r3
 80074c6:	2b29      	cmp	r3, #41	@ 0x29
 80074c8:	d112      	bne.n	80074f0 <I2C_ITSlaveSeqCplt+0x80>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	2228      	movs	r2, #40	@ 0x28
 80074ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	2221      	movs	r2, #33	@ 0x21
 80074d6:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80074d8:	2101      	movs	r1, #1
 80074da:	6878      	ldr	r0, [r7, #4]
 80074dc:	f000 fcb4 	bl	8007e48 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	2200      	movs	r2, #0
 80074e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80074e8:	6878      	ldr	r0, [r7, #4]
 80074ea:	f7ff f892 	bl	8006612 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 80074ee:	e017      	b.n	8007520 <I2C_ITSlaveSeqCplt+0xb0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80074f6:	b2db      	uxtb	r3, r3
 80074f8:	2b2a      	cmp	r3, #42	@ 0x2a
 80074fa:	d111      	bne.n	8007520 <I2C_ITSlaveSeqCplt+0xb0>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	2228      	movs	r2, #40	@ 0x28
 8007500:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	2222      	movs	r2, #34	@ 0x22
 8007508:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800750a:	2102      	movs	r1, #2
 800750c:	6878      	ldr	r0, [r7, #4]
 800750e:	f000 fc9b 	bl	8007e48 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	2200      	movs	r2, #0
 8007516:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800751a:	6878      	ldr	r0, [r7, #4]
 800751c:	f7ff f883 	bl	8006626 <HAL_I2C_SlaveRxCpltCallback>
}
 8007520:	bf00      	nop
 8007522:	3710      	adds	r7, #16
 8007524:	46bd      	mov	sp, r7
 8007526:	bd80      	pop	{r7, pc}

08007528 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8007528:	b580      	push	{r7, lr}
 800752a:	b086      	sub	sp, #24
 800752c:	af00      	add	r7, sp, #0
 800752e:	6078      	str	r0, [r7, #4]
 8007530:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8007532:	683b      	ldr	r3, [r7, #0]
 8007534:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	2220      	movs	r2, #32
 800753c:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007544:	b2db      	uxtb	r3, r3
 8007546:	2b21      	cmp	r3, #33	@ 0x21
 8007548:	d107      	bne.n	800755a <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800754a:	2101      	movs	r1, #1
 800754c:	6878      	ldr	r0, [r7, #4]
 800754e:	f000 fc7b 	bl	8007e48 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	2211      	movs	r2, #17
 8007556:	631a      	str	r2, [r3, #48]	@ 0x30
 8007558:	e00c      	b.n	8007574 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007560:	b2db      	uxtb	r3, r3
 8007562:	2b22      	cmp	r3, #34	@ 0x22
 8007564:	d106      	bne.n	8007574 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8007566:	2102      	movs	r1, #2
 8007568:	6878      	ldr	r0, [r7, #4]
 800756a:	f000 fc6d 	bl	8007e48 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	2212      	movs	r2, #18
 8007572:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	6859      	ldr	r1, [r3, #4]
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681a      	ldr	r2, [r3, #0]
 800757e:	4b4c      	ldr	r3, [pc, #304]	@ (80076b0 <I2C_ITMasterCplt+0x188>)
 8007580:	400b      	ands	r3, r1
 8007582:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	2200      	movs	r2, #0
 8007588:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	4a49      	ldr	r2, [pc, #292]	@ (80076b4 <I2C_ITMasterCplt+0x18c>)
 800758e:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8007590:	697b      	ldr	r3, [r7, #20]
 8007592:	f003 0310 	and.w	r3, r3, #16
 8007596:	2b00      	cmp	r3, #0
 8007598:	d009      	beq.n	80075ae <I2C_ITMasterCplt+0x86>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	2210      	movs	r2, #16
 80075a0:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80075a6:	f043 0204 	orr.w	r2, r3, #4
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80075b4:	b2db      	uxtb	r3, r3
 80075b6:	2b60      	cmp	r3, #96	@ 0x60
 80075b8:	d10a      	bne.n	80075d0 <I2C_ITMasterCplt+0xa8>
 80075ba:	697b      	ldr	r3, [r7, #20]
 80075bc:	f003 0304 	and.w	r3, r3, #4
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d005      	beq.n	80075d0 <I2C_ITMasterCplt+0xa8>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075ca:	b2db      	uxtb	r3, r3
 80075cc:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 80075ce:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80075d0:	6878      	ldr	r0, [r7, #4]
 80075d2:	f000 fb40 	bl	8007c56 <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80075da:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80075e2:	b2db      	uxtb	r3, r3
 80075e4:	2b60      	cmp	r3, #96	@ 0x60
 80075e6:	d002      	beq.n	80075ee <I2C_ITMasterCplt+0xc6>
 80075e8:	693b      	ldr	r3, [r7, #16]
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d006      	beq.n	80075fc <I2C_ITMasterCplt+0xd4>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80075f2:	4619      	mov	r1, r3
 80075f4:	6878      	ldr	r0, [r7, #4]
 80075f6:	f000 fa17 	bl	8007a28 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 80075fa:	e054      	b.n	80076a6 <I2C_ITMasterCplt+0x17e>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007602:	b2db      	uxtb	r3, r3
 8007604:	2b21      	cmp	r3, #33	@ 0x21
 8007606:	d124      	bne.n	8007652 <I2C_ITMasterCplt+0x12a>
    hi2c->State = HAL_I2C_STATE_READY;
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	2220      	movs	r2, #32
 800760c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	2200      	movs	r2, #0
 8007614:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800761c:	b2db      	uxtb	r3, r3
 800761e:	2b40      	cmp	r3, #64	@ 0x40
 8007620:	d10b      	bne.n	800763a <I2C_ITMasterCplt+0x112>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	2200      	movs	r2, #0
 8007626:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	2200      	movs	r2, #0
 800762e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 8007632:	6878      	ldr	r0, [r7, #4]
 8007634:	f7fa fc10 	bl	8001e58 <HAL_I2C_MemTxCpltCallback>
}
 8007638:	e035      	b.n	80076a6 <I2C_ITMasterCplt+0x17e>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	2200      	movs	r2, #0
 800763e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	2200      	movs	r2, #0
 8007646:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800764a:	6878      	ldr	r0, [r7, #4]
 800764c:	f7fa fbda 	bl	8001e04 <HAL_I2C_MasterTxCpltCallback>
}
 8007650:	e029      	b.n	80076a6 <I2C_ITMasterCplt+0x17e>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007658:	b2db      	uxtb	r3, r3
 800765a:	2b22      	cmp	r3, #34	@ 0x22
 800765c:	d123      	bne.n	80076a6 <I2C_ITMasterCplt+0x17e>
    hi2c->State = HAL_I2C_STATE_READY;
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	2220      	movs	r2, #32
 8007662:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	2200      	movs	r2, #0
 800766a:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007672:	b2db      	uxtb	r3, r3
 8007674:	2b40      	cmp	r3, #64	@ 0x40
 8007676:	d10b      	bne.n	8007690 <I2C_ITMasterCplt+0x168>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	2200      	movs	r2, #0
 800767c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	2200      	movs	r2, #0
 8007684:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 8007688:	6878      	ldr	r0, [r7, #4]
 800768a:	f7fa fbd7 	bl	8001e3c <HAL_I2C_MemRxCpltCallback>
}
 800768e:	e00a      	b.n	80076a6 <I2C_ITMasterCplt+0x17e>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	2200      	movs	r2, #0
 8007694:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	2200      	movs	r2, #0
 800769c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80076a0:	6878      	ldr	r0, [r7, #4]
 80076a2:	f7fa fbbd 	bl	8001e20 <HAL_I2C_MasterRxCpltCallback>
}
 80076a6:	bf00      	nop
 80076a8:	3718      	adds	r7, #24
 80076aa:	46bd      	mov	sp, r7
 80076ac:	bd80      	pop	{r7, pc}
 80076ae:	bf00      	nop
 80076b0:	fe00e800 	.word	0xfe00e800
 80076b4:	ffff0000 	.word	0xffff0000

080076b8 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80076b8:	b580      	push	{r7, lr}
 80076ba:	b086      	sub	sp, #24
 80076bc:	af00      	add	r7, sp, #0
 80076be:	6078      	str	r0, [r7, #4]
 80076c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 80076ca:	683b      	ldr	r3, [r7, #0]
 80076cc:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076d2:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80076da:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	2220      	movs	r2, #32
 80076e2:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80076e4:	7afb      	ldrb	r3, [r7, #11]
 80076e6:	2b21      	cmp	r3, #33	@ 0x21
 80076e8:	d002      	beq.n	80076f0 <I2C_ITSlaveCplt+0x38>
 80076ea:	7afb      	ldrb	r3, [r7, #11]
 80076ec:	2b29      	cmp	r3, #41	@ 0x29
 80076ee:	d108      	bne.n	8007702 <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 80076f0:	f248 0101 	movw	r1, #32769	@ 0x8001
 80076f4:	6878      	ldr	r0, [r7, #4]
 80076f6:	f000 fba7 	bl	8007e48 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	2221      	movs	r2, #33	@ 0x21
 80076fe:	631a      	str	r2, [r3, #48]	@ 0x30
 8007700:	e019      	b.n	8007736 <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8007702:	7afb      	ldrb	r3, [r7, #11]
 8007704:	2b22      	cmp	r3, #34	@ 0x22
 8007706:	d002      	beq.n	800770e <I2C_ITSlaveCplt+0x56>
 8007708:	7afb      	ldrb	r3, [r7, #11]
 800770a:	2b2a      	cmp	r3, #42	@ 0x2a
 800770c:	d108      	bne.n	8007720 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 800770e:	f248 0102 	movw	r1, #32770	@ 0x8002
 8007712:	6878      	ldr	r0, [r7, #4]
 8007714:	f000 fb98 	bl	8007e48 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	2222      	movs	r2, #34	@ 0x22
 800771c:	631a      	str	r2, [r3, #48]	@ 0x30
 800771e:	e00a      	b.n	8007736 <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8007720:	7afb      	ldrb	r3, [r7, #11]
 8007722:	2b28      	cmp	r3, #40	@ 0x28
 8007724:	d107      	bne.n	8007736 <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8007726:	f248 0103 	movw	r1, #32771	@ 0x8003
 800772a:	6878      	ldr	r0, [r7, #4]
 800772c:	f000 fb8c 	bl	8007e48 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	2200      	movs	r2, #0
 8007734:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	685a      	ldr	r2, [r3, #4]
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007744:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	6859      	ldr	r1, [r3, #4]
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681a      	ldr	r2, [r3, #0]
 8007750:	4b89      	ldr	r3, [pc, #548]	@ (8007978 <I2C_ITSlaveCplt+0x2c0>)
 8007752:	400b      	ands	r3, r1
 8007754:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8007756:	6878      	ldr	r0, [r7, #4]
 8007758:	f000 fa7d 	bl	8007c56 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800775c:	693b      	ldr	r3, [r7, #16]
 800775e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007762:	2b00      	cmp	r3, #0
 8007764:	d013      	beq.n	800778e <I2C_ITSlaveCplt+0xd6>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	681a      	ldr	r2, [r3, #0]
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007774:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800777a:	2b00      	cmp	r3, #0
 800777c:	d01f      	beq.n	80077be <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	685b      	ldr	r3, [r3, #4]
 8007786:	b29a      	uxth	r2, r3
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800778c:	e017      	b.n	80077be <I2C_ITSlaveCplt+0x106>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800778e:	693b      	ldr	r3, [r7, #16]
 8007790:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007794:	2b00      	cmp	r3, #0
 8007796:	d012      	beq.n	80077be <I2C_ITSlaveCplt+0x106>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	681a      	ldr	r2, [r3, #0]
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80077a6:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d006      	beq.n	80077be <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	685b      	ldr	r3, [r3, #4]
 80077b8:	b29a      	uxth	r2, r3
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 80077be:	697b      	ldr	r3, [r7, #20]
 80077c0:	f003 0304 	and.w	r3, r3, #4
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d020      	beq.n	800780a <I2C_ITSlaveCplt+0x152>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 80077c8:	697b      	ldr	r3, [r7, #20]
 80077ca:	f023 0304 	bic.w	r3, r3, #4
 80077ce:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077da:	b2d2      	uxtb	r2, r2
 80077dc:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077e2:	1c5a      	adds	r2, r3, #1
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d00c      	beq.n	800780a <I2C_ITSlaveCplt+0x152>
    {
      hi2c->XferSize--;
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80077f4:	3b01      	subs	r3, #1
 80077f6:	b29a      	uxth	r2, r3
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007800:	b29b      	uxth	r3, r3
 8007802:	3b01      	subs	r3, #1
 8007804:	b29a      	uxth	r2, r3
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800780e:	b29b      	uxth	r3, r3
 8007810:	2b00      	cmp	r3, #0
 8007812:	d005      	beq.n	8007820 <I2C_ITSlaveCplt+0x168>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007818:	f043 0204 	orr.w	r2, r3, #4
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8007820:	697b      	ldr	r3, [r7, #20]
 8007822:	f003 0310 	and.w	r3, r3, #16
 8007826:	2b00      	cmp	r3, #0
 8007828:	d049      	beq.n	80078be <I2C_ITSlaveCplt+0x206>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 800782a:	693b      	ldr	r3, [r7, #16]
 800782c:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8007830:	2b00      	cmp	r3, #0
 8007832:	d044      	beq.n	80078be <I2C_ITSlaveCplt+0x206>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007838:	b29b      	uxth	r3, r3
 800783a:	2b00      	cmp	r3, #0
 800783c:	d128      	bne.n	8007890 <I2C_ITSlaveCplt+0x1d8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007844:	b2db      	uxtb	r3, r3
 8007846:	2b28      	cmp	r3, #40	@ 0x28
 8007848:	d108      	bne.n	800785c <I2C_ITSlaveCplt+0x1a4>
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007850:	d104      	bne.n	800785c <I2C_ITSlaveCplt+0x1a4>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8007852:	6979      	ldr	r1, [r7, #20]
 8007854:	6878      	ldr	r0, [r7, #4]
 8007856:	f000 f893 	bl	8007980 <I2C_ITListenCplt>
 800785a:	e030      	b.n	80078be <I2C_ITSlaveCplt+0x206>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007862:	b2db      	uxtb	r3, r3
 8007864:	2b29      	cmp	r3, #41	@ 0x29
 8007866:	d10e      	bne.n	8007886 <I2C_ITSlaveCplt+0x1ce>
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800786e:	d00a      	beq.n	8007886 <I2C_ITSlaveCplt+0x1ce>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	2210      	movs	r2, #16
 8007876:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8007878:	6878      	ldr	r0, [r7, #4]
 800787a:	f000 f9ec 	bl	8007c56 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800787e:	6878      	ldr	r0, [r7, #4]
 8007880:	f7ff fdf6 	bl	8007470 <I2C_ITSlaveSeqCplt>
 8007884:	e01b      	b.n	80078be <I2C_ITSlaveCplt+0x206>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	2210      	movs	r2, #16
 800788c:	61da      	str	r2, [r3, #28]
 800788e:	e016      	b.n	80078be <I2C_ITSlaveCplt+0x206>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	2210      	movs	r2, #16
 8007896:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800789c:	f043 0204 	orr.w	r2, r3, #4
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d003      	beq.n	80078b2 <I2C_ITSlaveCplt+0x1fa>
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80078b0:	d105      	bne.n	80078be <I2C_ITSlaveCplt+0x206>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80078b6:	4619      	mov	r1, r3
 80078b8:	6878      	ldr	r0, [r7, #4]
 80078ba:	f000 f8b5 	bl	8007a28 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	2200      	movs	r2, #0
 80078c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	2200      	movs	r2, #0
 80078ca:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d010      	beq.n	80078f6 <I2C_ITSlaveCplt+0x23e>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80078d8:	4619      	mov	r1, r3
 80078da:	6878      	ldr	r0, [r7, #4]
 80078dc:	f000 f8a4 	bl	8007a28 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80078e6:	b2db      	uxtb	r3, r3
 80078e8:	2b28      	cmp	r3, #40	@ 0x28
 80078ea:	d141      	bne.n	8007970 <I2C_ITSlaveCplt+0x2b8>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 80078ec:	6979      	ldr	r1, [r7, #20]
 80078ee:	6878      	ldr	r0, [r7, #4]
 80078f0:	f000 f846 	bl	8007980 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80078f4:	e03c      	b.n	8007970 <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078fa:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80078fe:	d014      	beq.n	800792a <I2C_ITSlaveCplt+0x272>
    I2C_ITSlaveSeqCplt(hi2c);
 8007900:	6878      	ldr	r0, [r7, #4]
 8007902:	f7ff fdb5 	bl	8007470 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	4a1c      	ldr	r2, [pc, #112]	@ (800797c <I2C_ITSlaveCplt+0x2c4>)
 800790a:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	2220      	movs	r2, #32
 8007910:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	2200      	movs	r2, #0
 8007918:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	2200      	movs	r2, #0
 800791e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8007922:	6878      	ldr	r0, [r7, #4]
 8007924:	f7fe fe97 	bl	8006656 <HAL_I2C_ListenCpltCallback>
}
 8007928:	e022      	b.n	8007970 <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007930:	b2db      	uxtb	r3, r3
 8007932:	2b22      	cmp	r3, #34	@ 0x22
 8007934:	d10e      	bne.n	8007954 <I2C_ITSlaveCplt+0x29c>
    hi2c->State = HAL_I2C_STATE_READY;
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	2220      	movs	r2, #32
 800793a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	2200      	movs	r2, #0
 8007942:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	2200      	movs	r2, #0
 8007948:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800794c:	6878      	ldr	r0, [r7, #4]
 800794e:	f7fe fe6a 	bl	8006626 <HAL_I2C_SlaveRxCpltCallback>
}
 8007952:	e00d      	b.n	8007970 <I2C_ITSlaveCplt+0x2b8>
    hi2c->State = HAL_I2C_STATE_READY;
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	2220      	movs	r2, #32
 8007958:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	2200      	movs	r2, #0
 8007960:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	2200      	movs	r2, #0
 8007966:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800796a:	6878      	ldr	r0, [r7, #4]
 800796c:	f7fe fe51 	bl	8006612 <HAL_I2C_SlaveTxCpltCallback>
}
 8007970:	bf00      	nop
 8007972:	3718      	adds	r7, #24
 8007974:	46bd      	mov	sp, r7
 8007976:	bd80      	pop	{r7, pc}
 8007978:	fe00e800 	.word	0xfe00e800
 800797c:	ffff0000 	.word	0xffff0000

08007980 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8007980:	b580      	push	{r7, lr}
 8007982:	b082      	sub	sp, #8
 8007984:	af00      	add	r7, sp, #0
 8007986:	6078      	str	r0, [r7, #4]
 8007988:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	4a25      	ldr	r2, [pc, #148]	@ (8007a24 <I2C_ITListenCplt+0xa4>)
 800798e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	2200      	movs	r2, #0
 8007994:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	2220      	movs	r2, #32
 800799a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	2200      	movs	r2, #0
 80079a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	2200      	movs	r2, #0
 80079aa:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 80079ac:	683b      	ldr	r3, [r7, #0]
 80079ae:	f003 0304 	and.w	r3, r3, #4
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d022      	beq.n	80079fc <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079c0:	b2d2      	uxtb	r2, r2
 80079c2:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079c8:	1c5a      	adds	r2, r3, #1
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d012      	beq.n	80079fc <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80079da:	3b01      	subs	r3, #1
 80079dc:	b29a      	uxth	r2, r3
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80079e6:	b29b      	uxth	r3, r3
 80079e8:	3b01      	subs	r3, #1
 80079ea:	b29a      	uxth	r2, r3
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80079f4:	f043 0204 	orr.w	r2, r3, #4
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80079fc:	f248 0103 	movw	r1, #32771	@ 0x8003
 8007a00:	6878      	ldr	r0, [r7, #4]
 8007a02:	f000 fa21 	bl	8007e48 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	2210      	movs	r2, #16
 8007a0c:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	2200      	movs	r2, #0
 8007a12:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8007a16:	6878      	ldr	r0, [r7, #4]
 8007a18:	f7fe fe1d 	bl	8006656 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8007a1c:	bf00      	nop
 8007a1e:	3708      	adds	r7, #8
 8007a20:	46bd      	mov	sp, r7
 8007a22:	bd80      	pop	{r7, pc}
 8007a24:	ffff0000 	.word	0xffff0000

08007a28 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8007a28:	b580      	push	{r7, lr}
 8007a2a:	b084      	sub	sp, #16
 8007a2c:	af00      	add	r7, sp, #0
 8007a2e:	6078      	str	r0, [r7, #4]
 8007a30:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007a38:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	2200      	movs	r2, #0
 8007a3e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	4a6d      	ldr	r2, [pc, #436]	@ (8007bfc <I2C_ITError+0x1d4>)
 8007a46:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	2200      	movs	r2, #0
 8007a4c:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007a52:	683b      	ldr	r3, [r7, #0]
 8007a54:	431a      	orrs	r2, r3
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8007a5a:	7bfb      	ldrb	r3, [r7, #15]
 8007a5c:	2b28      	cmp	r3, #40	@ 0x28
 8007a5e:	d005      	beq.n	8007a6c <I2C_ITError+0x44>
 8007a60:	7bfb      	ldrb	r3, [r7, #15]
 8007a62:	2b29      	cmp	r3, #41	@ 0x29
 8007a64:	d002      	beq.n	8007a6c <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8007a66:	7bfb      	ldrb	r3, [r7, #15]
 8007a68:	2b2a      	cmp	r3, #42	@ 0x2a
 8007a6a:	d10b      	bne.n	8007a84 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8007a6c:	2103      	movs	r1, #3
 8007a6e:	6878      	ldr	r0, [r7, #4]
 8007a70:	f000 f9ea 	bl	8007e48 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	2228      	movs	r2, #40	@ 0x28
 8007a78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	4a60      	ldr	r2, [pc, #384]	@ (8007c00 <I2C_ITError+0x1d8>)
 8007a80:	635a      	str	r2, [r3, #52]	@ 0x34
 8007a82:	e030      	b.n	8007ae6 <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8007a84:	f248 0103 	movw	r1, #32771	@ 0x8003
 8007a88:	6878      	ldr	r0, [r7, #4]
 8007a8a:	f000 f9dd 	bl	8007e48 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8007a8e:	6878      	ldr	r0, [r7, #4]
 8007a90:	f000 f8e1 	bl	8007c56 <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007a9a:	b2db      	uxtb	r3, r3
 8007a9c:	2b60      	cmp	r3, #96	@ 0x60
 8007a9e:	d01f      	beq.n	8007ae0 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	2220      	movs	r2, #32
 8007aa4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	699b      	ldr	r3, [r3, #24]
 8007aae:	f003 0320 	and.w	r3, r3, #32
 8007ab2:	2b20      	cmp	r3, #32
 8007ab4:	d114      	bne.n	8007ae0 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	699b      	ldr	r3, [r3, #24]
 8007abc:	f003 0310 	and.w	r3, r3, #16
 8007ac0:	2b10      	cmp	r3, #16
 8007ac2:	d109      	bne.n	8007ad8 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	2210      	movs	r2, #16
 8007aca:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007ad0:	f043 0204 	orr.w	r2, r3, #4
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	2220      	movs	r2, #32
 8007ade:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	2200      	movs	r2, #0
 8007ae4:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007aea:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d039      	beq.n	8007b68 <I2C_ITError+0x140>
 8007af4:	68bb      	ldr	r3, [r7, #8]
 8007af6:	2b11      	cmp	r3, #17
 8007af8:	d002      	beq.n	8007b00 <I2C_ITError+0xd8>
 8007afa:	68bb      	ldr	r3, [r7, #8]
 8007afc:	2b21      	cmp	r3, #33	@ 0x21
 8007afe:	d133      	bne.n	8007b68 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007b0a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007b0e:	d107      	bne.n	8007b20 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	681a      	ldr	r2, [r3, #0]
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007b1e:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b24:	4618      	mov	r0, r3
 8007b26:	f7fd fbf8 	bl	800531a <HAL_DMA_GetState>
 8007b2a:	4603      	mov	r3, r0
 8007b2c:	2b01      	cmp	r3, #1
 8007b2e:	d017      	beq.n	8007b60 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b34:	4a33      	ldr	r2, [pc, #204]	@ (8007c04 <I2C_ITError+0x1dc>)
 8007b36:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	2200      	movs	r2, #0
 8007b3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b44:	4618      	mov	r0, r3
 8007b46:	f7fd fad2 	bl	80050ee <HAL_DMA_Abort_IT>
 8007b4a:	4603      	mov	r3, r0
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d04d      	beq.n	8007bec <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b56:	687a      	ldr	r2, [r7, #4]
 8007b58:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8007b5a:	4610      	mov	r0, r2
 8007b5c:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007b5e:	e045      	b.n	8007bec <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8007b60:	6878      	ldr	r0, [r7, #4]
 8007b62:	f000 f851 	bl	8007c08 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007b66:	e041      	b.n	8007bec <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d039      	beq.n	8007be4 <I2C_ITError+0x1bc>
 8007b70:	68bb      	ldr	r3, [r7, #8]
 8007b72:	2b12      	cmp	r3, #18
 8007b74:	d002      	beq.n	8007b7c <I2C_ITError+0x154>
 8007b76:	68bb      	ldr	r3, [r7, #8]
 8007b78:	2b22      	cmp	r3, #34	@ 0x22
 8007b7a:	d133      	bne.n	8007be4 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007b86:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007b8a:	d107      	bne.n	8007b9c <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	681a      	ldr	r2, [r3, #0]
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007b9a:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ba0:	4618      	mov	r0, r3
 8007ba2:	f7fd fbba 	bl	800531a <HAL_DMA_GetState>
 8007ba6:	4603      	mov	r3, r0
 8007ba8:	2b01      	cmp	r3, #1
 8007baa:	d017      	beq.n	8007bdc <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007bb0:	4a14      	ldr	r2, [pc, #80]	@ (8007c04 <I2C_ITError+0x1dc>)
 8007bb2:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	2200      	movs	r2, #0
 8007bb8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007bc0:	4618      	mov	r0, r3
 8007bc2:	f7fd fa94 	bl	80050ee <HAL_DMA_Abort_IT>
 8007bc6:	4603      	mov	r3, r0
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d011      	beq.n	8007bf0 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007bd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007bd2:	687a      	ldr	r2, [r7, #4]
 8007bd4:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8007bd6:	4610      	mov	r0, r2
 8007bd8:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007bda:	e009      	b.n	8007bf0 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8007bdc:	6878      	ldr	r0, [r7, #4]
 8007bde:	f000 f813 	bl	8007c08 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007be2:	e005      	b.n	8007bf0 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8007be4:	6878      	ldr	r0, [r7, #4]
 8007be6:	f000 f80f 	bl	8007c08 <I2C_TreatErrorCallback>
  }
}
 8007bea:	e002      	b.n	8007bf2 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007bec:	bf00      	nop
 8007bee:	e000      	b.n	8007bf2 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007bf0:	bf00      	nop
}
 8007bf2:	bf00      	nop
 8007bf4:	3710      	adds	r7, #16
 8007bf6:	46bd      	mov	sp, r7
 8007bf8:	bd80      	pop	{r7, pc}
 8007bfa:	bf00      	nop
 8007bfc:	ffff0000 	.word	0xffff0000
 8007c00:	08006b2d 	.word	0x08006b2d
 8007c04:	08007c9f 	.word	0x08007c9f

08007c08 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8007c08:	b580      	push	{r7, lr}
 8007c0a:	b082      	sub	sp, #8
 8007c0c:	af00      	add	r7, sp, #0
 8007c0e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007c16:	b2db      	uxtb	r3, r3
 8007c18:	2b60      	cmp	r3, #96	@ 0x60
 8007c1a:	d10e      	bne.n	8007c3a <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	2220      	movs	r2, #32
 8007c20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	2200      	movs	r2, #0
 8007c28:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	2200      	movs	r2, #0
 8007c2e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8007c32:	6878      	ldr	r0, [r7, #4]
 8007c34:	f7fe fd23 	bl	800667e <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007c38:	e009      	b.n	8007c4e <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	2200      	movs	r2, #0
 8007c3e:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	2200      	movs	r2, #0
 8007c44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8007c48:	6878      	ldr	r0, [r7, #4]
 8007c4a:	f7fe fd0e 	bl	800666a <HAL_I2C_ErrorCallback>
}
 8007c4e:	bf00      	nop
 8007c50:	3708      	adds	r7, #8
 8007c52:	46bd      	mov	sp, r7
 8007c54:	bd80      	pop	{r7, pc}

08007c56 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8007c56:	b480      	push	{r7}
 8007c58:	b083      	sub	sp, #12
 8007c5a:	af00      	add	r7, sp, #0
 8007c5c:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	699b      	ldr	r3, [r3, #24]
 8007c64:	f003 0302 	and.w	r3, r3, #2
 8007c68:	2b02      	cmp	r3, #2
 8007c6a:	d103      	bne.n	8007c74 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	2200      	movs	r2, #0
 8007c72:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	699b      	ldr	r3, [r3, #24]
 8007c7a:	f003 0301 	and.w	r3, r3, #1
 8007c7e:	2b01      	cmp	r3, #1
 8007c80:	d007      	beq.n	8007c92 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	699a      	ldr	r2, [r3, #24]
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	f042 0201 	orr.w	r2, r2, #1
 8007c90:	619a      	str	r2, [r3, #24]
  }
}
 8007c92:	bf00      	nop
 8007c94:	370c      	adds	r7, #12
 8007c96:	46bd      	mov	sp, r7
 8007c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c9c:	4770      	bx	lr

08007c9e <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8007c9e:	b580      	push	{r7, lr}
 8007ca0:	b084      	sub	sp, #16
 8007ca2:	af00      	add	r7, sp, #0
 8007ca4:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007caa:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d003      	beq.n	8007cbc <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cb8:	2200      	movs	r2, #0
 8007cba:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d003      	beq.n	8007ccc <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007cc8:	2200      	movs	r2, #0
 8007cca:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8007ccc:	68f8      	ldr	r0, [r7, #12]
 8007cce:	f7ff ff9b 	bl	8007c08 <I2C_TreatErrorCallback>
}
 8007cd2:	bf00      	nop
 8007cd4:	3710      	adds	r7, #16
 8007cd6:	46bd      	mov	sp, r7
 8007cd8:	bd80      	pop	{r7, pc}
	...

08007cdc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8007cdc:	b480      	push	{r7}
 8007cde:	b087      	sub	sp, #28
 8007ce0:	af00      	add	r7, sp, #0
 8007ce2:	60f8      	str	r0, [r7, #12]
 8007ce4:	607b      	str	r3, [r7, #4]
 8007ce6:	460b      	mov	r3, r1
 8007ce8:	817b      	strh	r3, [r7, #10]
 8007cea:	4613      	mov	r3, r2
 8007cec:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007cee:	897b      	ldrh	r3, [r7, #10]
 8007cf0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007cf4:	7a7b      	ldrb	r3, [r7, #9]
 8007cf6:	041b      	lsls	r3, r3, #16
 8007cf8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007cfc:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007d02:	6a3b      	ldr	r3, [r7, #32]
 8007d04:	4313      	orrs	r3, r2
 8007d06:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007d0a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	685a      	ldr	r2, [r3, #4]
 8007d12:	6a3b      	ldr	r3, [r7, #32]
 8007d14:	0d5b      	lsrs	r3, r3, #21
 8007d16:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8007d1a:	4b08      	ldr	r3, [pc, #32]	@ (8007d3c <I2C_TransferConfig+0x60>)
 8007d1c:	430b      	orrs	r3, r1
 8007d1e:	43db      	mvns	r3, r3
 8007d20:	ea02 0103 	and.w	r1, r2, r3
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	697a      	ldr	r2, [r7, #20]
 8007d2a:	430a      	orrs	r2, r1
 8007d2c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8007d2e:	bf00      	nop
 8007d30:	371c      	adds	r7, #28
 8007d32:	46bd      	mov	sp, r7
 8007d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d38:	4770      	bx	lr
 8007d3a:	bf00      	nop
 8007d3c:	03ff63ff 	.word	0x03ff63ff

08007d40 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8007d40:	b480      	push	{r7}
 8007d42:	b085      	sub	sp, #20
 8007d44:	af00      	add	r7, sp, #0
 8007d46:	6078      	str	r0, [r7, #4]
 8007d48:	460b      	mov	r3, r1
 8007d4a:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8007d4c:	2300      	movs	r3, #0
 8007d4e:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007d54:	4a39      	ldr	r2, [pc, #228]	@ (8007e3c <I2C_Enable_IRQ+0xfc>)
 8007d56:	4293      	cmp	r3, r2
 8007d58:	d032      	beq.n	8007dc0 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8007d5e:	4a38      	ldr	r2, [pc, #224]	@ (8007e40 <I2C_Enable_IRQ+0x100>)
 8007d60:	4293      	cmp	r3, r2
 8007d62:	d02d      	beq.n	8007dc0 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8007d68:	4a36      	ldr	r2, [pc, #216]	@ (8007e44 <I2C_Enable_IRQ+0x104>)
 8007d6a:	4293      	cmp	r3, r2
 8007d6c:	d028      	beq.n	8007dc0 <I2C_Enable_IRQ+0x80>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8007d6e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	da03      	bge.n	8007d7e <I2C_Enable_IRQ+0x3e>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8007d7c:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8007d7e:	887b      	ldrh	r3, [r7, #2]
 8007d80:	f003 0301 	and.w	r3, r3, #1
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d003      	beq.n	8007d90 <I2C_Enable_IRQ+0x50>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 8007d8e:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8007d90:	887b      	ldrh	r3, [r7, #2]
 8007d92:	f003 0302 	and.w	r3, r3, #2
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d003      	beq.n	8007da2 <I2C_Enable_IRQ+0x62>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 8007da0:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8007da2:	887b      	ldrh	r3, [r7, #2]
 8007da4:	2b10      	cmp	r3, #16
 8007da6:	d103      	bne.n	8007db0 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8007dae:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8007db0:	887b      	ldrh	r3, [r7, #2]
 8007db2:	2b20      	cmp	r3, #32
 8007db4:	d133      	bne.n	8007e1e <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	f043 0320 	orr.w	r3, r3, #32
 8007dbc:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8007dbe:	e02e      	b.n	8007e1e <I2C_Enable_IRQ+0xde>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8007dc0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	da03      	bge.n	8007dd0 <I2C_Enable_IRQ+0x90>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8007dce:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8007dd0:	887b      	ldrh	r3, [r7, #2]
 8007dd2:	f003 0301 	and.w	r3, r3, #1
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d003      	beq.n	8007de2 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 8007de0:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8007de2:	887b      	ldrh	r3, [r7, #2]
 8007de4:	f003 0302 	and.w	r3, r3, #2
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d003      	beq.n	8007df4 <I2C_Enable_IRQ+0xb4>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 8007df2:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8007df4:	887b      	ldrh	r3, [r7, #2]
 8007df6:	2b10      	cmp	r3, #16
 8007df8:	d103      	bne.n	8007e02 <I2C_Enable_IRQ+0xc2>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8007e00:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8007e02:	887b      	ldrh	r3, [r7, #2]
 8007e04:	2b20      	cmp	r3, #32
 8007e06:	d103      	bne.n	8007e10 <I2C_Enable_IRQ+0xd0>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8007e0e:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8007e10:	887b      	ldrh	r3, [r7, #2]
 8007e12:	2b40      	cmp	r3, #64	@ 0x40
 8007e14:	d103      	bne.n	8007e1e <I2C_Enable_IRQ+0xde>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007e1c:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	6819      	ldr	r1, [r3, #0]
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	68fa      	ldr	r2, [r7, #12]
 8007e2a:	430a      	orrs	r2, r1
 8007e2c:	601a      	str	r2, [r3, #0]
}
 8007e2e:	bf00      	nop
 8007e30:	3714      	adds	r7, #20
 8007e32:	46bd      	mov	sp, r7
 8007e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e38:	4770      	bx	lr
 8007e3a:	bf00      	nop
 8007e3c:	08006d1f 	.word	0x08006d1f
 8007e40:	08007141 	.word	0x08007141
 8007e44:	08006ef5 	.word	0x08006ef5

08007e48 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8007e48:	b480      	push	{r7}
 8007e4a:	b085      	sub	sp, #20
 8007e4c:	af00      	add	r7, sp, #0
 8007e4e:	6078      	str	r0, [r7, #4]
 8007e50:	460b      	mov	r3, r1
 8007e52:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8007e54:	2300      	movs	r3, #0
 8007e56:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8007e58:	887b      	ldrh	r3, [r7, #2]
 8007e5a:	f003 0301 	and.w	r3, r3, #1
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d00f      	beq.n	8007e82 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 8007e68:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007e70:	b2db      	uxtb	r3, r3
 8007e72:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8007e76:	2b28      	cmp	r3, #40	@ 0x28
 8007e78:	d003      	beq.n	8007e82 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8007e80:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8007e82:	887b      	ldrh	r3, [r7, #2]
 8007e84:	f003 0302 	and.w	r3, r3, #2
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	d00f      	beq.n	8007eac <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 8007e92:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007e9a:	b2db      	uxtb	r3, r3
 8007e9c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8007ea0:	2b28      	cmp	r3, #40	@ 0x28
 8007ea2:	d003      	beq.n	8007eac <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8007eaa:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8007eac:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	da03      	bge.n	8007ebc <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8007eba:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8007ebc:	887b      	ldrh	r3, [r7, #2]
 8007ebe:	2b10      	cmp	r3, #16
 8007ec0:	d103      	bne.n	8007eca <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8007ec8:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8007eca:	887b      	ldrh	r3, [r7, #2]
 8007ecc:	2b20      	cmp	r3, #32
 8007ece:	d103      	bne.n	8007ed8 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	f043 0320 	orr.w	r3, r3, #32
 8007ed6:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8007ed8:	887b      	ldrh	r3, [r7, #2]
 8007eda:	2b40      	cmp	r3, #64	@ 0x40
 8007edc:	d103      	bne.n	8007ee6 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007ee4:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	6819      	ldr	r1, [r3, #0]
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	43da      	mvns	r2, r3
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	400a      	ands	r2, r1
 8007ef6:	601a      	str	r2, [r3, #0]
}
 8007ef8:	bf00      	nop
 8007efa:	3714      	adds	r7, #20
 8007efc:	46bd      	mov	sp, r7
 8007efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f02:	4770      	bx	lr

08007f04 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007f04:	b480      	push	{r7}
 8007f06:	b083      	sub	sp, #12
 8007f08:	af00      	add	r7, sp, #0
 8007f0a:	6078      	str	r0, [r7, #4]
 8007f0c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007f14:	b2db      	uxtb	r3, r3
 8007f16:	2b20      	cmp	r3, #32
 8007f18:	d138      	bne.n	8007f8c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007f20:	2b01      	cmp	r3, #1
 8007f22:	d101      	bne.n	8007f28 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8007f24:	2302      	movs	r3, #2
 8007f26:	e032      	b.n	8007f8e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	2201      	movs	r2, #1
 8007f2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	2224      	movs	r2, #36	@ 0x24
 8007f34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	681a      	ldr	r2, [r3, #0]
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	f022 0201 	bic.w	r2, r2, #1
 8007f46:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	681a      	ldr	r2, [r3, #0]
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007f56:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	6819      	ldr	r1, [r3, #0]
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	683a      	ldr	r2, [r7, #0]
 8007f64:	430a      	orrs	r2, r1
 8007f66:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	681a      	ldr	r2, [r3, #0]
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	f042 0201 	orr.w	r2, r2, #1
 8007f76:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	2220      	movs	r2, #32
 8007f7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	2200      	movs	r2, #0
 8007f84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007f88:	2300      	movs	r3, #0
 8007f8a:	e000      	b.n	8007f8e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007f8c:	2302      	movs	r3, #2
  }
}
 8007f8e:	4618      	mov	r0, r3
 8007f90:	370c      	adds	r7, #12
 8007f92:	46bd      	mov	sp, r7
 8007f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f98:	4770      	bx	lr

08007f9a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8007f9a:	b480      	push	{r7}
 8007f9c:	b085      	sub	sp, #20
 8007f9e:	af00      	add	r7, sp, #0
 8007fa0:	6078      	str	r0, [r7, #4]
 8007fa2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007faa:	b2db      	uxtb	r3, r3
 8007fac:	2b20      	cmp	r3, #32
 8007fae:	d139      	bne.n	8008024 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007fb6:	2b01      	cmp	r3, #1
 8007fb8:	d101      	bne.n	8007fbe <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8007fba:	2302      	movs	r3, #2
 8007fbc:	e033      	b.n	8008026 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	2201      	movs	r2, #1
 8007fc2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	2224      	movs	r2, #36	@ 0x24
 8007fca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	681a      	ldr	r2, [r3, #0]
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	f022 0201 	bic.w	r2, r2, #1
 8007fdc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8007fec:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8007fee:	683b      	ldr	r3, [r7, #0]
 8007ff0:	021b      	lsls	r3, r3, #8
 8007ff2:	68fa      	ldr	r2, [r7, #12]
 8007ff4:	4313      	orrs	r3, r2
 8007ff6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	68fa      	ldr	r2, [r7, #12]
 8007ffe:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	681a      	ldr	r2, [r3, #0]
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	f042 0201 	orr.w	r2, r2, #1
 800800e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	2220      	movs	r2, #32
 8008014:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	2200      	movs	r2, #0
 800801c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008020:	2300      	movs	r3, #0
 8008022:	e000      	b.n	8008026 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8008024:	2302      	movs	r3, #2
  }
}
 8008026:	4618      	mov	r0, r3
 8008028:	3714      	adds	r7, #20
 800802a:	46bd      	mov	sp, r7
 800802c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008030:	4770      	bx	lr
	...

08008034 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8008034:	b480      	push	{r7}
 8008036:	b085      	sub	sp, #20
 8008038:	af00      	add	r7, sp, #0
 800803a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	2b00      	cmp	r3, #0
 8008040:	d141      	bne.n	80080c6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8008042:	4b4b      	ldr	r3, [pc, #300]	@ (8008170 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800804a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800804e:	d131      	bne.n	80080b4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008050:	4b47      	ldr	r3, [pc, #284]	@ (8008170 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008052:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008056:	4a46      	ldr	r2, [pc, #280]	@ (8008170 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008058:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800805c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8008060:	4b43      	ldr	r3, [pc, #268]	@ (8008170 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8008068:	4a41      	ldr	r2, [pc, #260]	@ (8008170 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800806a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800806e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008070:	4b40      	ldr	r3, [pc, #256]	@ (8008174 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	2232      	movs	r2, #50	@ 0x32
 8008076:	fb02 f303 	mul.w	r3, r2, r3
 800807a:	4a3f      	ldr	r2, [pc, #252]	@ (8008178 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800807c:	fba2 2303 	umull	r2, r3, r2, r3
 8008080:	0c9b      	lsrs	r3, r3, #18
 8008082:	3301      	adds	r3, #1
 8008084:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008086:	e002      	b.n	800808e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	3b01      	subs	r3, #1
 800808c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800808e:	4b38      	ldr	r3, [pc, #224]	@ (8008170 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008090:	695b      	ldr	r3, [r3, #20]
 8008092:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008096:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800809a:	d102      	bne.n	80080a2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d1f2      	bne.n	8008088 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80080a2:	4b33      	ldr	r3, [pc, #204]	@ (8008170 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80080a4:	695b      	ldr	r3, [r3, #20]
 80080a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80080aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80080ae:	d158      	bne.n	8008162 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80080b0:	2303      	movs	r3, #3
 80080b2:	e057      	b.n	8008164 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80080b4:	4b2e      	ldr	r3, [pc, #184]	@ (8008170 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80080b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80080ba:	4a2d      	ldr	r2, [pc, #180]	@ (8008170 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80080bc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80080c0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80080c4:	e04d      	b.n	8008162 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80080cc:	d141      	bne.n	8008152 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80080ce:	4b28      	ldr	r3, [pc, #160]	@ (8008170 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80080d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80080da:	d131      	bne.n	8008140 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80080dc:	4b24      	ldr	r3, [pc, #144]	@ (8008170 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80080de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80080e2:	4a23      	ldr	r2, [pc, #140]	@ (8008170 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80080e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80080e8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80080ec:	4b20      	ldr	r3, [pc, #128]	@ (8008170 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80080f4:	4a1e      	ldr	r2, [pc, #120]	@ (8008170 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80080f6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80080fa:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80080fc:	4b1d      	ldr	r3, [pc, #116]	@ (8008174 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	2232      	movs	r2, #50	@ 0x32
 8008102:	fb02 f303 	mul.w	r3, r2, r3
 8008106:	4a1c      	ldr	r2, [pc, #112]	@ (8008178 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8008108:	fba2 2303 	umull	r2, r3, r2, r3
 800810c:	0c9b      	lsrs	r3, r3, #18
 800810e:	3301      	adds	r3, #1
 8008110:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008112:	e002      	b.n	800811a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	3b01      	subs	r3, #1
 8008118:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800811a:	4b15      	ldr	r3, [pc, #84]	@ (8008170 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800811c:	695b      	ldr	r3, [r3, #20]
 800811e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008122:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008126:	d102      	bne.n	800812e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	2b00      	cmp	r3, #0
 800812c:	d1f2      	bne.n	8008114 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800812e:	4b10      	ldr	r3, [pc, #64]	@ (8008170 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008130:	695b      	ldr	r3, [r3, #20]
 8008132:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008136:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800813a:	d112      	bne.n	8008162 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800813c:	2303      	movs	r3, #3
 800813e:	e011      	b.n	8008164 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008140:	4b0b      	ldr	r3, [pc, #44]	@ (8008170 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008142:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008146:	4a0a      	ldr	r2, [pc, #40]	@ (8008170 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008148:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800814c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8008150:	e007      	b.n	8008162 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8008152:	4b07      	ldr	r3, [pc, #28]	@ (8008170 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800815a:	4a05      	ldr	r2, [pc, #20]	@ (8008170 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800815c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8008160:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8008162:	2300      	movs	r3, #0
}
 8008164:	4618      	mov	r0, r3
 8008166:	3714      	adds	r7, #20
 8008168:	46bd      	mov	sp, r7
 800816a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800816e:	4770      	bx	lr
 8008170:	40007000 	.word	0x40007000
 8008174:	20000000 	.word	0x20000000
 8008178:	431bde83 	.word	0x431bde83

0800817c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800817c:	b480      	push	{r7}
 800817e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8008180:	4b05      	ldr	r3, [pc, #20]	@ (8008198 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8008182:	689b      	ldr	r3, [r3, #8]
 8008184:	4a04      	ldr	r2, [pc, #16]	@ (8008198 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8008186:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800818a:	6093      	str	r3, [r2, #8]
}
 800818c:	bf00      	nop
 800818e:	46bd      	mov	sp, r7
 8008190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008194:	4770      	bx	lr
 8008196:	bf00      	nop
 8008198:	40007000 	.word	0x40007000

0800819c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800819c:	b580      	push	{r7, lr}
 800819e:	b088      	sub	sp, #32
 80081a0:	af00      	add	r7, sp, #0
 80081a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d101      	bne.n	80081ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80081aa:	2301      	movs	r3, #1
 80081ac:	e2fe      	b.n	80087ac <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	f003 0301 	and.w	r3, r3, #1
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d075      	beq.n	80082a6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80081ba:	4b97      	ldr	r3, [pc, #604]	@ (8008418 <HAL_RCC_OscConfig+0x27c>)
 80081bc:	689b      	ldr	r3, [r3, #8]
 80081be:	f003 030c 	and.w	r3, r3, #12
 80081c2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80081c4:	4b94      	ldr	r3, [pc, #592]	@ (8008418 <HAL_RCC_OscConfig+0x27c>)
 80081c6:	68db      	ldr	r3, [r3, #12]
 80081c8:	f003 0303 	and.w	r3, r3, #3
 80081cc:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80081ce:	69bb      	ldr	r3, [r7, #24]
 80081d0:	2b0c      	cmp	r3, #12
 80081d2:	d102      	bne.n	80081da <HAL_RCC_OscConfig+0x3e>
 80081d4:	697b      	ldr	r3, [r7, #20]
 80081d6:	2b03      	cmp	r3, #3
 80081d8:	d002      	beq.n	80081e0 <HAL_RCC_OscConfig+0x44>
 80081da:	69bb      	ldr	r3, [r7, #24]
 80081dc:	2b08      	cmp	r3, #8
 80081de:	d10b      	bne.n	80081f8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80081e0:	4b8d      	ldr	r3, [pc, #564]	@ (8008418 <HAL_RCC_OscConfig+0x27c>)
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d05b      	beq.n	80082a4 <HAL_RCC_OscConfig+0x108>
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	685b      	ldr	r3, [r3, #4]
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d157      	bne.n	80082a4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80081f4:	2301      	movs	r3, #1
 80081f6:	e2d9      	b.n	80087ac <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	685b      	ldr	r3, [r3, #4]
 80081fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008200:	d106      	bne.n	8008210 <HAL_RCC_OscConfig+0x74>
 8008202:	4b85      	ldr	r3, [pc, #532]	@ (8008418 <HAL_RCC_OscConfig+0x27c>)
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	4a84      	ldr	r2, [pc, #528]	@ (8008418 <HAL_RCC_OscConfig+0x27c>)
 8008208:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800820c:	6013      	str	r3, [r2, #0]
 800820e:	e01d      	b.n	800824c <HAL_RCC_OscConfig+0xb0>
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	685b      	ldr	r3, [r3, #4]
 8008214:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008218:	d10c      	bne.n	8008234 <HAL_RCC_OscConfig+0x98>
 800821a:	4b7f      	ldr	r3, [pc, #508]	@ (8008418 <HAL_RCC_OscConfig+0x27c>)
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	4a7e      	ldr	r2, [pc, #504]	@ (8008418 <HAL_RCC_OscConfig+0x27c>)
 8008220:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008224:	6013      	str	r3, [r2, #0]
 8008226:	4b7c      	ldr	r3, [pc, #496]	@ (8008418 <HAL_RCC_OscConfig+0x27c>)
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	4a7b      	ldr	r2, [pc, #492]	@ (8008418 <HAL_RCC_OscConfig+0x27c>)
 800822c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008230:	6013      	str	r3, [r2, #0]
 8008232:	e00b      	b.n	800824c <HAL_RCC_OscConfig+0xb0>
 8008234:	4b78      	ldr	r3, [pc, #480]	@ (8008418 <HAL_RCC_OscConfig+0x27c>)
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	4a77      	ldr	r2, [pc, #476]	@ (8008418 <HAL_RCC_OscConfig+0x27c>)
 800823a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800823e:	6013      	str	r3, [r2, #0]
 8008240:	4b75      	ldr	r3, [pc, #468]	@ (8008418 <HAL_RCC_OscConfig+0x27c>)
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	4a74      	ldr	r2, [pc, #464]	@ (8008418 <HAL_RCC_OscConfig+0x27c>)
 8008246:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800824a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	685b      	ldr	r3, [r3, #4]
 8008250:	2b00      	cmp	r3, #0
 8008252:	d013      	beq.n	800827c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008254:	f7fa fe0e 	bl	8002e74 <HAL_GetTick>
 8008258:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800825a:	e008      	b.n	800826e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800825c:	f7fa fe0a 	bl	8002e74 <HAL_GetTick>
 8008260:	4602      	mov	r2, r0
 8008262:	693b      	ldr	r3, [r7, #16]
 8008264:	1ad3      	subs	r3, r2, r3
 8008266:	2b64      	cmp	r3, #100	@ 0x64
 8008268:	d901      	bls.n	800826e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800826a:	2303      	movs	r3, #3
 800826c:	e29e      	b.n	80087ac <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800826e:	4b6a      	ldr	r3, [pc, #424]	@ (8008418 <HAL_RCC_OscConfig+0x27c>)
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008276:	2b00      	cmp	r3, #0
 8008278:	d0f0      	beq.n	800825c <HAL_RCC_OscConfig+0xc0>
 800827a:	e014      	b.n	80082a6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800827c:	f7fa fdfa 	bl	8002e74 <HAL_GetTick>
 8008280:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008282:	e008      	b.n	8008296 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008284:	f7fa fdf6 	bl	8002e74 <HAL_GetTick>
 8008288:	4602      	mov	r2, r0
 800828a:	693b      	ldr	r3, [r7, #16]
 800828c:	1ad3      	subs	r3, r2, r3
 800828e:	2b64      	cmp	r3, #100	@ 0x64
 8008290:	d901      	bls.n	8008296 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008292:	2303      	movs	r3, #3
 8008294:	e28a      	b.n	80087ac <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008296:	4b60      	ldr	r3, [pc, #384]	@ (8008418 <HAL_RCC_OscConfig+0x27c>)
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d1f0      	bne.n	8008284 <HAL_RCC_OscConfig+0xe8>
 80082a2:	e000      	b.n	80082a6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80082a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	f003 0302 	and.w	r3, r3, #2
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d075      	beq.n	800839e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80082b2:	4b59      	ldr	r3, [pc, #356]	@ (8008418 <HAL_RCC_OscConfig+0x27c>)
 80082b4:	689b      	ldr	r3, [r3, #8]
 80082b6:	f003 030c 	and.w	r3, r3, #12
 80082ba:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80082bc:	4b56      	ldr	r3, [pc, #344]	@ (8008418 <HAL_RCC_OscConfig+0x27c>)
 80082be:	68db      	ldr	r3, [r3, #12]
 80082c0:	f003 0303 	and.w	r3, r3, #3
 80082c4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80082c6:	69bb      	ldr	r3, [r7, #24]
 80082c8:	2b0c      	cmp	r3, #12
 80082ca:	d102      	bne.n	80082d2 <HAL_RCC_OscConfig+0x136>
 80082cc:	697b      	ldr	r3, [r7, #20]
 80082ce:	2b02      	cmp	r3, #2
 80082d0:	d002      	beq.n	80082d8 <HAL_RCC_OscConfig+0x13c>
 80082d2:	69bb      	ldr	r3, [r7, #24]
 80082d4:	2b04      	cmp	r3, #4
 80082d6:	d11f      	bne.n	8008318 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80082d8:	4b4f      	ldr	r3, [pc, #316]	@ (8008418 <HAL_RCC_OscConfig+0x27c>)
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d005      	beq.n	80082f0 <HAL_RCC_OscConfig+0x154>
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	68db      	ldr	r3, [r3, #12]
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d101      	bne.n	80082f0 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80082ec:	2301      	movs	r3, #1
 80082ee:	e25d      	b.n	80087ac <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80082f0:	4b49      	ldr	r3, [pc, #292]	@ (8008418 <HAL_RCC_OscConfig+0x27c>)
 80082f2:	685b      	ldr	r3, [r3, #4]
 80082f4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	691b      	ldr	r3, [r3, #16]
 80082fc:	061b      	lsls	r3, r3, #24
 80082fe:	4946      	ldr	r1, [pc, #280]	@ (8008418 <HAL_RCC_OscConfig+0x27c>)
 8008300:	4313      	orrs	r3, r2
 8008302:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8008304:	4b45      	ldr	r3, [pc, #276]	@ (800841c <HAL_RCC_OscConfig+0x280>)
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	4618      	mov	r0, r3
 800830a:	f7f9 f965 	bl	80015d8 <HAL_InitTick>
 800830e:	4603      	mov	r3, r0
 8008310:	2b00      	cmp	r3, #0
 8008312:	d043      	beq.n	800839c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8008314:	2301      	movs	r3, #1
 8008316:	e249      	b.n	80087ac <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	68db      	ldr	r3, [r3, #12]
 800831c:	2b00      	cmp	r3, #0
 800831e:	d023      	beq.n	8008368 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008320:	4b3d      	ldr	r3, [pc, #244]	@ (8008418 <HAL_RCC_OscConfig+0x27c>)
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	4a3c      	ldr	r2, [pc, #240]	@ (8008418 <HAL_RCC_OscConfig+0x27c>)
 8008326:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800832a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800832c:	f7fa fda2 	bl	8002e74 <HAL_GetTick>
 8008330:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008332:	e008      	b.n	8008346 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008334:	f7fa fd9e 	bl	8002e74 <HAL_GetTick>
 8008338:	4602      	mov	r2, r0
 800833a:	693b      	ldr	r3, [r7, #16]
 800833c:	1ad3      	subs	r3, r2, r3
 800833e:	2b02      	cmp	r3, #2
 8008340:	d901      	bls.n	8008346 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8008342:	2303      	movs	r3, #3
 8008344:	e232      	b.n	80087ac <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008346:	4b34      	ldr	r3, [pc, #208]	@ (8008418 <HAL_RCC_OscConfig+0x27c>)
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800834e:	2b00      	cmp	r3, #0
 8008350:	d0f0      	beq.n	8008334 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008352:	4b31      	ldr	r3, [pc, #196]	@ (8008418 <HAL_RCC_OscConfig+0x27c>)
 8008354:	685b      	ldr	r3, [r3, #4]
 8008356:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	691b      	ldr	r3, [r3, #16]
 800835e:	061b      	lsls	r3, r3, #24
 8008360:	492d      	ldr	r1, [pc, #180]	@ (8008418 <HAL_RCC_OscConfig+0x27c>)
 8008362:	4313      	orrs	r3, r2
 8008364:	604b      	str	r3, [r1, #4]
 8008366:	e01a      	b.n	800839e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008368:	4b2b      	ldr	r3, [pc, #172]	@ (8008418 <HAL_RCC_OscConfig+0x27c>)
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	4a2a      	ldr	r2, [pc, #168]	@ (8008418 <HAL_RCC_OscConfig+0x27c>)
 800836e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008372:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008374:	f7fa fd7e 	bl	8002e74 <HAL_GetTick>
 8008378:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800837a:	e008      	b.n	800838e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800837c:	f7fa fd7a 	bl	8002e74 <HAL_GetTick>
 8008380:	4602      	mov	r2, r0
 8008382:	693b      	ldr	r3, [r7, #16]
 8008384:	1ad3      	subs	r3, r2, r3
 8008386:	2b02      	cmp	r3, #2
 8008388:	d901      	bls.n	800838e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800838a:	2303      	movs	r3, #3
 800838c:	e20e      	b.n	80087ac <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800838e:	4b22      	ldr	r3, [pc, #136]	@ (8008418 <HAL_RCC_OscConfig+0x27c>)
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008396:	2b00      	cmp	r3, #0
 8008398:	d1f0      	bne.n	800837c <HAL_RCC_OscConfig+0x1e0>
 800839a:	e000      	b.n	800839e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800839c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	f003 0308 	and.w	r3, r3, #8
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d041      	beq.n	800842e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	695b      	ldr	r3, [r3, #20]
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d01c      	beq.n	80083ec <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80083b2:	4b19      	ldr	r3, [pc, #100]	@ (8008418 <HAL_RCC_OscConfig+0x27c>)
 80083b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80083b8:	4a17      	ldr	r2, [pc, #92]	@ (8008418 <HAL_RCC_OscConfig+0x27c>)
 80083ba:	f043 0301 	orr.w	r3, r3, #1
 80083be:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80083c2:	f7fa fd57 	bl	8002e74 <HAL_GetTick>
 80083c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80083c8:	e008      	b.n	80083dc <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80083ca:	f7fa fd53 	bl	8002e74 <HAL_GetTick>
 80083ce:	4602      	mov	r2, r0
 80083d0:	693b      	ldr	r3, [r7, #16]
 80083d2:	1ad3      	subs	r3, r2, r3
 80083d4:	2b02      	cmp	r3, #2
 80083d6:	d901      	bls.n	80083dc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80083d8:	2303      	movs	r3, #3
 80083da:	e1e7      	b.n	80087ac <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80083dc:	4b0e      	ldr	r3, [pc, #56]	@ (8008418 <HAL_RCC_OscConfig+0x27c>)
 80083de:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80083e2:	f003 0302 	and.w	r3, r3, #2
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d0ef      	beq.n	80083ca <HAL_RCC_OscConfig+0x22e>
 80083ea:	e020      	b.n	800842e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80083ec:	4b0a      	ldr	r3, [pc, #40]	@ (8008418 <HAL_RCC_OscConfig+0x27c>)
 80083ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80083f2:	4a09      	ldr	r2, [pc, #36]	@ (8008418 <HAL_RCC_OscConfig+0x27c>)
 80083f4:	f023 0301 	bic.w	r3, r3, #1
 80083f8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80083fc:	f7fa fd3a 	bl	8002e74 <HAL_GetTick>
 8008400:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008402:	e00d      	b.n	8008420 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008404:	f7fa fd36 	bl	8002e74 <HAL_GetTick>
 8008408:	4602      	mov	r2, r0
 800840a:	693b      	ldr	r3, [r7, #16]
 800840c:	1ad3      	subs	r3, r2, r3
 800840e:	2b02      	cmp	r3, #2
 8008410:	d906      	bls.n	8008420 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8008412:	2303      	movs	r3, #3
 8008414:	e1ca      	b.n	80087ac <HAL_RCC_OscConfig+0x610>
 8008416:	bf00      	nop
 8008418:	40021000 	.word	0x40021000
 800841c:	2000004c 	.word	0x2000004c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008420:	4b8c      	ldr	r3, [pc, #560]	@ (8008654 <HAL_RCC_OscConfig+0x4b8>)
 8008422:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008426:	f003 0302 	and.w	r3, r3, #2
 800842a:	2b00      	cmp	r3, #0
 800842c:	d1ea      	bne.n	8008404 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	f003 0304 	and.w	r3, r3, #4
 8008436:	2b00      	cmp	r3, #0
 8008438:	f000 80a6 	beq.w	8008588 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800843c:	2300      	movs	r3, #0
 800843e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8008440:	4b84      	ldr	r3, [pc, #528]	@ (8008654 <HAL_RCC_OscConfig+0x4b8>)
 8008442:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008444:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008448:	2b00      	cmp	r3, #0
 800844a:	d101      	bne.n	8008450 <HAL_RCC_OscConfig+0x2b4>
 800844c:	2301      	movs	r3, #1
 800844e:	e000      	b.n	8008452 <HAL_RCC_OscConfig+0x2b6>
 8008450:	2300      	movs	r3, #0
 8008452:	2b00      	cmp	r3, #0
 8008454:	d00d      	beq.n	8008472 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008456:	4b7f      	ldr	r3, [pc, #508]	@ (8008654 <HAL_RCC_OscConfig+0x4b8>)
 8008458:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800845a:	4a7e      	ldr	r2, [pc, #504]	@ (8008654 <HAL_RCC_OscConfig+0x4b8>)
 800845c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008460:	6593      	str	r3, [r2, #88]	@ 0x58
 8008462:	4b7c      	ldr	r3, [pc, #496]	@ (8008654 <HAL_RCC_OscConfig+0x4b8>)
 8008464:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008466:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800846a:	60fb      	str	r3, [r7, #12]
 800846c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800846e:	2301      	movs	r3, #1
 8008470:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008472:	4b79      	ldr	r3, [pc, #484]	@ (8008658 <HAL_RCC_OscConfig+0x4bc>)
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800847a:	2b00      	cmp	r3, #0
 800847c:	d118      	bne.n	80084b0 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800847e:	4b76      	ldr	r3, [pc, #472]	@ (8008658 <HAL_RCC_OscConfig+0x4bc>)
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	4a75      	ldr	r2, [pc, #468]	@ (8008658 <HAL_RCC_OscConfig+0x4bc>)
 8008484:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008488:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800848a:	f7fa fcf3 	bl	8002e74 <HAL_GetTick>
 800848e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008490:	e008      	b.n	80084a4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008492:	f7fa fcef 	bl	8002e74 <HAL_GetTick>
 8008496:	4602      	mov	r2, r0
 8008498:	693b      	ldr	r3, [r7, #16]
 800849a:	1ad3      	subs	r3, r2, r3
 800849c:	2b02      	cmp	r3, #2
 800849e:	d901      	bls.n	80084a4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80084a0:	2303      	movs	r3, #3
 80084a2:	e183      	b.n	80087ac <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80084a4:	4b6c      	ldr	r3, [pc, #432]	@ (8008658 <HAL_RCC_OscConfig+0x4bc>)
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d0f0      	beq.n	8008492 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	689b      	ldr	r3, [r3, #8]
 80084b4:	2b01      	cmp	r3, #1
 80084b6:	d108      	bne.n	80084ca <HAL_RCC_OscConfig+0x32e>
 80084b8:	4b66      	ldr	r3, [pc, #408]	@ (8008654 <HAL_RCC_OscConfig+0x4b8>)
 80084ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80084be:	4a65      	ldr	r2, [pc, #404]	@ (8008654 <HAL_RCC_OscConfig+0x4b8>)
 80084c0:	f043 0301 	orr.w	r3, r3, #1
 80084c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80084c8:	e024      	b.n	8008514 <HAL_RCC_OscConfig+0x378>
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	689b      	ldr	r3, [r3, #8]
 80084ce:	2b05      	cmp	r3, #5
 80084d0:	d110      	bne.n	80084f4 <HAL_RCC_OscConfig+0x358>
 80084d2:	4b60      	ldr	r3, [pc, #384]	@ (8008654 <HAL_RCC_OscConfig+0x4b8>)
 80084d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80084d8:	4a5e      	ldr	r2, [pc, #376]	@ (8008654 <HAL_RCC_OscConfig+0x4b8>)
 80084da:	f043 0304 	orr.w	r3, r3, #4
 80084de:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80084e2:	4b5c      	ldr	r3, [pc, #368]	@ (8008654 <HAL_RCC_OscConfig+0x4b8>)
 80084e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80084e8:	4a5a      	ldr	r2, [pc, #360]	@ (8008654 <HAL_RCC_OscConfig+0x4b8>)
 80084ea:	f043 0301 	orr.w	r3, r3, #1
 80084ee:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80084f2:	e00f      	b.n	8008514 <HAL_RCC_OscConfig+0x378>
 80084f4:	4b57      	ldr	r3, [pc, #348]	@ (8008654 <HAL_RCC_OscConfig+0x4b8>)
 80084f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80084fa:	4a56      	ldr	r2, [pc, #344]	@ (8008654 <HAL_RCC_OscConfig+0x4b8>)
 80084fc:	f023 0301 	bic.w	r3, r3, #1
 8008500:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8008504:	4b53      	ldr	r3, [pc, #332]	@ (8008654 <HAL_RCC_OscConfig+0x4b8>)
 8008506:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800850a:	4a52      	ldr	r2, [pc, #328]	@ (8008654 <HAL_RCC_OscConfig+0x4b8>)
 800850c:	f023 0304 	bic.w	r3, r3, #4
 8008510:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	689b      	ldr	r3, [r3, #8]
 8008518:	2b00      	cmp	r3, #0
 800851a:	d016      	beq.n	800854a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800851c:	f7fa fcaa 	bl	8002e74 <HAL_GetTick>
 8008520:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008522:	e00a      	b.n	800853a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008524:	f7fa fca6 	bl	8002e74 <HAL_GetTick>
 8008528:	4602      	mov	r2, r0
 800852a:	693b      	ldr	r3, [r7, #16]
 800852c:	1ad3      	subs	r3, r2, r3
 800852e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008532:	4293      	cmp	r3, r2
 8008534:	d901      	bls.n	800853a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8008536:	2303      	movs	r3, #3
 8008538:	e138      	b.n	80087ac <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800853a:	4b46      	ldr	r3, [pc, #280]	@ (8008654 <HAL_RCC_OscConfig+0x4b8>)
 800853c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008540:	f003 0302 	and.w	r3, r3, #2
 8008544:	2b00      	cmp	r3, #0
 8008546:	d0ed      	beq.n	8008524 <HAL_RCC_OscConfig+0x388>
 8008548:	e015      	b.n	8008576 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800854a:	f7fa fc93 	bl	8002e74 <HAL_GetTick>
 800854e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008550:	e00a      	b.n	8008568 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008552:	f7fa fc8f 	bl	8002e74 <HAL_GetTick>
 8008556:	4602      	mov	r2, r0
 8008558:	693b      	ldr	r3, [r7, #16]
 800855a:	1ad3      	subs	r3, r2, r3
 800855c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008560:	4293      	cmp	r3, r2
 8008562:	d901      	bls.n	8008568 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8008564:	2303      	movs	r3, #3
 8008566:	e121      	b.n	80087ac <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008568:	4b3a      	ldr	r3, [pc, #232]	@ (8008654 <HAL_RCC_OscConfig+0x4b8>)
 800856a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800856e:	f003 0302 	and.w	r3, r3, #2
 8008572:	2b00      	cmp	r3, #0
 8008574:	d1ed      	bne.n	8008552 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8008576:	7ffb      	ldrb	r3, [r7, #31]
 8008578:	2b01      	cmp	r3, #1
 800857a:	d105      	bne.n	8008588 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800857c:	4b35      	ldr	r3, [pc, #212]	@ (8008654 <HAL_RCC_OscConfig+0x4b8>)
 800857e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008580:	4a34      	ldr	r2, [pc, #208]	@ (8008654 <HAL_RCC_OscConfig+0x4b8>)
 8008582:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008586:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	f003 0320 	and.w	r3, r3, #32
 8008590:	2b00      	cmp	r3, #0
 8008592:	d03c      	beq.n	800860e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	699b      	ldr	r3, [r3, #24]
 8008598:	2b00      	cmp	r3, #0
 800859a:	d01c      	beq.n	80085d6 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800859c:	4b2d      	ldr	r3, [pc, #180]	@ (8008654 <HAL_RCC_OscConfig+0x4b8>)
 800859e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80085a2:	4a2c      	ldr	r2, [pc, #176]	@ (8008654 <HAL_RCC_OscConfig+0x4b8>)
 80085a4:	f043 0301 	orr.w	r3, r3, #1
 80085a8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80085ac:	f7fa fc62 	bl	8002e74 <HAL_GetTick>
 80085b0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80085b2:	e008      	b.n	80085c6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80085b4:	f7fa fc5e 	bl	8002e74 <HAL_GetTick>
 80085b8:	4602      	mov	r2, r0
 80085ba:	693b      	ldr	r3, [r7, #16]
 80085bc:	1ad3      	subs	r3, r2, r3
 80085be:	2b02      	cmp	r3, #2
 80085c0:	d901      	bls.n	80085c6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80085c2:	2303      	movs	r3, #3
 80085c4:	e0f2      	b.n	80087ac <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80085c6:	4b23      	ldr	r3, [pc, #140]	@ (8008654 <HAL_RCC_OscConfig+0x4b8>)
 80085c8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80085cc:	f003 0302 	and.w	r3, r3, #2
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d0ef      	beq.n	80085b4 <HAL_RCC_OscConfig+0x418>
 80085d4:	e01b      	b.n	800860e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80085d6:	4b1f      	ldr	r3, [pc, #124]	@ (8008654 <HAL_RCC_OscConfig+0x4b8>)
 80085d8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80085dc:	4a1d      	ldr	r2, [pc, #116]	@ (8008654 <HAL_RCC_OscConfig+0x4b8>)
 80085de:	f023 0301 	bic.w	r3, r3, #1
 80085e2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80085e6:	f7fa fc45 	bl	8002e74 <HAL_GetTick>
 80085ea:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80085ec:	e008      	b.n	8008600 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80085ee:	f7fa fc41 	bl	8002e74 <HAL_GetTick>
 80085f2:	4602      	mov	r2, r0
 80085f4:	693b      	ldr	r3, [r7, #16]
 80085f6:	1ad3      	subs	r3, r2, r3
 80085f8:	2b02      	cmp	r3, #2
 80085fa:	d901      	bls.n	8008600 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80085fc:	2303      	movs	r3, #3
 80085fe:	e0d5      	b.n	80087ac <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8008600:	4b14      	ldr	r3, [pc, #80]	@ (8008654 <HAL_RCC_OscConfig+0x4b8>)
 8008602:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008606:	f003 0302 	and.w	r3, r3, #2
 800860a:	2b00      	cmp	r3, #0
 800860c:	d1ef      	bne.n	80085ee <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	69db      	ldr	r3, [r3, #28]
 8008612:	2b00      	cmp	r3, #0
 8008614:	f000 80c9 	beq.w	80087aa <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008618:	4b0e      	ldr	r3, [pc, #56]	@ (8008654 <HAL_RCC_OscConfig+0x4b8>)
 800861a:	689b      	ldr	r3, [r3, #8]
 800861c:	f003 030c 	and.w	r3, r3, #12
 8008620:	2b0c      	cmp	r3, #12
 8008622:	f000 8083 	beq.w	800872c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	69db      	ldr	r3, [r3, #28]
 800862a:	2b02      	cmp	r3, #2
 800862c:	d15e      	bne.n	80086ec <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800862e:	4b09      	ldr	r3, [pc, #36]	@ (8008654 <HAL_RCC_OscConfig+0x4b8>)
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	4a08      	ldr	r2, [pc, #32]	@ (8008654 <HAL_RCC_OscConfig+0x4b8>)
 8008634:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008638:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800863a:	f7fa fc1b 	bl	8002e74 <HAL_GetTick>
 800863e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008640:	e00c      	b.n	800865c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008642:	f7fa fc17 	bl	8002e74 <HAL_GetTick>
 8008646:	4602      	mov	r2, r0
 8008648:	693b      	ldr	r3, [r7, #16]
 800864a:	1ad3      	subs	r3, r2, r3
 800864c:	2b02      	cmp	r3, #2
 800864e:	d905      	bls.n	800865c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8008650:	2303      	movs	r3, #3
 8008652:	e0ab      	b.n	80087ac <HAL_RCC_OscConfig+0x610>
 8008654:	40021000 	.word	0x40021000
 8008658:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800865c:	4b55      	ldr	r3, [pc, #340]	@ (80087b4 <HAL_RCC_OscConfig+0x618>)
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008664:	2b00      	cmp	r3, #0
 8008666:	d1ec      	bne.n	8008642 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008668:	4b52      	ldr	r3, [pc, #328]	@ (80087b4 <HAL_RCC_OscConfig+0x618>)
 800866a:	68da      	ldr	r2, [r3, #12]
 800866c:	4b52      	ldr	r3, [pc, #328]	@ (80087b8 <HAL_RCC_OscConfig+0x61c>)
 800866e:	4013      	ands	r3, r2
 8008670:	687a      	ldr	r2, [r7, #4]
 8008672:	6a11      	ldr	r1, [r2, #32]
 8008674:	687a      	ldr	r2, [r7, #4]
 8008676:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8008678:	3a01      	subs	r2, #1
 800867a:	0112      	lsls	r2, r2, #4
 800867c:	4311      	orrs	r1, r2
 800867e:	687a      	ldr	r2, [r7, #4]
 8008680:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8008682:	0212      	lsls	r2, r2, #8
 8008684:	4311      	orrs	r1, r2
 8008686:	687a      	ldr	r2, [r7, #4]
 8008688:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800868a:	0852      	lsrs	r2, r2, #1
 800868c:	3a01      	subs	r2, #1
 800868e:	0552      	lsls	r2, r2, #21
 8008690:	4311      	orrs	r1, r2
 8008692:	687a      	ldr	r2, [r7, #4]
 8008694:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8008696:	0852      	lsrs	r2, r2, #1
 8008698:	3a01      	subs	r2, #1
 800869a:	0652      	lsls	r2, r2, #25
 800869c:	4311      	orrs	r1, r2
 800869e:	687a      	ldr	r2, [r7, #4]
 80086a0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80086a2:	06d2      	lsls	r2, r2, #27
 80086a4:	430a      	orrs	r2, r1
 80086a6:	4943      	ldr	r1, [pc, #268]	@ (80087b4 <HAL_RCC_OscConfig+0x618>)
 80086a8:	4313      	orrs	r3, r2
 80086aa:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80086ac:	4b41      	ldr	r3, [pc, #260]	@ (80087b4 <HAL_RCC_OscConfig+0x618>)
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	4a40      	ldr	r2, [pc, #256]	@ (80087b4 <HAL_RCC_OscConfig+0x618>)
 80086b2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80086b6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80086b8:	4b3e      	ldr	r3, [pc, #248]	@ (80087b4 <HAL_RCC_OscConfig+0x618>)
 80086ba:	68db      	ldr	r3, [r3, #12]
 80086bc:	4a3d      	ldr	r2, [pc, #244]	@ (80087b4 <HAL_RCC_OscConfig+0x618>)
 80086be:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80086c2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80086c4:	f7fa fbd6 	bl	8002e74 <HAL_GetTick>
 80086c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80086ca:	e008      	b.n	80086de <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80086cc:	f7fa fbd2 	bl	8002e74 <HAL_GetTick>
 80086d0:	4602      	mov	r2, r0
 80086d2:	693b      	ldr	r3, [r7, #16]
 80086d4:	1ad3      	subs	r3, r2, r3
 80086d6:	2b02      	cmp	r3, #2
 80086d8:	d901      	bls.n	80086de <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80086da:	2303      	movs	r3, #3
 80086dc:	e066      	b.n	80087ac <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80086de:	4b35      	ldr	r3, [pc, #212]	@ (80087b4 <HAL_RCC_OscConfig+0x618>)
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d0f0      	beq.n	80086cc <HAL_RCC_OscConfig+0x530>
 80086ea:	e05e      	b.n	80087aa <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80086ec:	4b31      	ldr	r3, [pc, #196]	@ (80087b4 <HAL_RCC_OscConfig+0x618>)
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	4a30      	ldr	r2, [pc, #192]	@ (80087b4 <HAL_RCC_OscConfig+0x618>)
 80086f2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80086f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80086f8:	f7fa fbbc 	bl	8002e74 <HAL_GetTick>
 80086fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80086fe:	e008      	b.n	8008712 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008700:	f7fa fbb8 	bl	8002e74 <HAL_GetTick>
 8008704:	4602      	mov	r2, r0
 8008706:	693b      	ldr	r3, [r7, #16]
 8008708:	1ad3      	subs	r3, r2, r3
 800870a:	2b02      	cmp	r3, #2
 800870c:	d901      	bls.n	8008712 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800870e:	2303      	movs	r3, #3
 8008710:	e04c      	b.n	80087ac <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008712:	4b28      	ldr	r3, [pc, #160]	@ (80087b4 <HAL_RCC_OscConfig+0x618>)
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800871a:	2b00      	cmp	r3, #0
 800871c:	d1f0      	bne.n	8008700 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800871e:	4b25      	ldr	r3, [pc, #148]	@ (80087b4 <HAL_RCC_OscConfig+0x618>)
 8008720:	68da      	ldr	r2, [r3, #12]
 8008722:	4924      	ldr	r1, [pc, #144]	@ (80087b4 <HAL_RCC_OscConfig+0x618>)
 8008724:	4b25      	ldr	r3, [pc, #148]	@ (80087bc <HAL_RCC_OscConfig+0x620>)
 8008726:	4013      	ands	r3, r2
 8008728:	60cb      	str	r3, [r1, #12]
 800872a:	e03e      	b.n	80087aa <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	69db      	ldr	r3, [r3, #28]
 8008730:	2b01      	cmp	r3, #1
 8008732:	d101      	bne.n	8008738 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8008734:	2301      	movs	r3, #1
 8008736:	e039      	b.n	80087ac <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8008738:	4b1e      	ldr	r3, [pc, #120]	@ (80087b4 <HAL_RCC_OscConfig+0x618>)
 800873a:	68db      	ldr	r3, [r3, #12]
 800873c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800873e:	697b      	ldr	r3, [r7, #20]
 8008740:	f003 0203 	and.w	r2, r3, #3
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	6a1b      	ldr	r3, [r3, #32]
 8008748:	429a      	cmp	r2, r3
 800874a:	d12c      	bne.n	80087a6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800874c:	697b      	ldr	r3, [r7, #20]
 800874e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008756:	3b01      	subs	r3, #1
 8008758:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800875a:	429a      	cmp	r2, r3
 800875c:	d123      	bne.n	80087a6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800875e:	697b      	ldr	r3, [r7, #20]
 8008760:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008768:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800876a:	429a      	cmp	r2, r3
 800876c:	d11b      	bne.n	80087a6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800876e:	697b      	ldr	r3, [r7, #20]
 8008770:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008778:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800877a:	429a      	cmp	r2, r3
 800877c:	d113      	bne.n	80087a6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800877e:	697b      	ldr	r3, [r7, #20]
 8008780:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008788:	085b      	lsrs	r3, r3, #1
 800878a:	3b01      	subs	r3, #1
 800878c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800878e:	429a      	cmp	r2, r3
 8008790:	d109      	bne.n	80087a6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8008792:	697b      	ldr	r3, [r7, #20]
 8008794:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800879c:	085b      	lsrs	r3, r3, #1
 800879e:	3b01      	subs	r3, #1
 80087a0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80087a2:	429a      	cmp	r2, r3
 80087a4:	d001      	beq.n	80087aa <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80087a6:	2301      	movs	r3, #1
 80087a8:	e000      	b.n	80087ac <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80087aa:	2300      	movs	r3, #0
}
 80087ac:	4618      	mov	r0, r3
 80087ae:	3720      	adds	r7, #32
 80087b0:	46bd      	mov	sp, r7
 80087b2:	bd80      	pop	{r7, pc}
 80087b4:	40021000 	.word	0x40021000
 80087b8:	019f800c 	.word	0x019f800c
 80087bc:	feeefffc 	.word	0xfeeefffc

080087c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80087c0:	b580      	push	{r7, lr}
 80087c2:	b086      	sub	sp, #24
 80087c4:	af00      	add	r7, sp, #0
 80087c6:	6078      	str	r0, [r7, #4]
 80087c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80087ca:	2300      	movs	r3, #0
 80087cc:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d101      	bne.n	80087d8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80087d4:	2301      	movs	r3, #1
 80087d6:	e11e      	b.n	8008a16 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80087d8:	4b91      	ldr	r3, [pc, #580]	@ (8008a20 <HAL_RCC_ClockConfig+0x260>)
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	f003 030f 	and.w	r3, r3, #15
 80087e0:	683a      	ldr	r2, [r7, #0]
 80087e2:	429a      	cmp	r2, r3
 80087e4:	d910      	bls.n	8008808 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80087e6:	4b8e      	ldr	r3, [pc, #568]	@ (8008a20 <HAL_RCC_ClockConfig+0x260>)
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	f023 020f 	bic.w	r2, r3, #15
 80087ee:	498c      	ldr	r1, [pc, #560]	@ (8008a20 <HAL_RCC_ClockConfig+0x260>)
 80087f0:	683b      	ldr	r3, [r7, #0]
 80087f2:	4313      	orrs	r3, r2
 80087f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80087f6:	4b8a      	ldr	r3, [pc, #552]	@ (8008a20 <HAL_RCC_ClockConfig+0x260>)
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	f003 030f 	and.w	r3, r3, #15
 80087fe:	683a      	ldr	r2, [r7, #0]
 8008800:	429a      	cmp	r2, r3
 8008802:	d001      	beq.n	8008808 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8008804:	2301      	movs	r3, #1
 8008806:	e106      	b.n	8008a16 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	f003 0301 	and.w	r3, r3, #1
 8008810:	2b00      	cmp	r3, #0
 8008812:	d073      	beq.n	80088fc <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	685b      	ldr	r3, [r3, #4]
 8008818:	2b03      	cmp	r3, #3
 800881a:	d129      	bne.n	8008870 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800881c:	4b81      	ldr	r3, [pc, #516]	@ (8008a24 <HAL_RCC_ClockConfig+0x264>)
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008824:	2b00      	cmp	r3, #0
 8008826:	d101      	bne.n	800882c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8008828:	2301      	movs	r3, #1
 800882a:	e0f4      	b.n	8008a16 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800882c:	f000 f9d0 	bl	8008bd0 <RCC_GetSysClockFreqFromPLLSource>
 8008830:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8008832:	693b      	ldr	r3, [r7, #16]
 8008834:	4a7c      	ldr	r2, [pc, #496]	@ (8008a28 <HAL_RCC_ClockConfig+0x268>)
 8008836:	4293      	cmp	r3, r2
 8008838:	d93f      	bls.n	80088ba <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800883a:	4b7a      	ldr	r3, [pc, #488]	@ (8008a24 <HAL_RCC_ClockConfig+0x264>)
 800883c:	689b      	ldr	r3, [r3, #8]
 800883e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008842:	2b00      	cmp	r3, #0
 8008844:	d009      	beq.n	800885a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800884e:	2b00      	cmp	r3, #0
 8008850:	d033      	beq.n	80088ba <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8008856:	2b00      	cmp	r3, #0
 8008858:	d12f      	bne.n	80088ba <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800885a:	4b72      	ldr	r3, [pc, #456]	@ (8008a24 <HAL_RCC_ClockConfig+0x264>)
 800885c:	689b      	ldr	r3, [r3, #8]
 800885e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008862:	4a70      	ldr	r2, [pc, #448]	@ (8008a24 <HAL_RCC_ClockConfig+0x264>)
 8008864:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008868:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800886a:	2380      	movs	r3, #128	@ 0x80
 800886c:	617b      	str	r3, [r7, #20]
 800886e:	e024      	b.n	80088ba <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	685b      	ldr	r3, [r3, #4]
 8008874:	2b02      	cmp	r3, #2
 8008876:	d107      	bne.n	8008888 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008878:	4b6a      	ldr	r3, [pc, #424]	@ (8008a24 <HAL_RCC_ClockConfig+0x264>)
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008880:	2b00      	cmp	r3, #0
 8008882:	d109      	bne.n	8008898 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8008884:	2301      	movs	r3, #1
 8008886:	e0c6      	b.n	8008a16 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008888:	4b66      	ldr	r3, [pc, #408]	@ (8008a24 <HAL_RCC_ClockConfig+0x264>)
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008890:	2b00      	cmp	r3, #0
 8008892:	d101      	bne.n	8008898 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8008894:	2301      	movs	r3, #1
 8008896:	e0be      	b.n	8008a16 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8008898:	f000 f8ce 	bl	8008a38 <HAL_RCC_GetSysClockFreq>
 800889c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800889e:	693b      	ldr	r3, [r7, #16]
 80088a0:	4a61      	ldr	r2, [pc, #388]	@ (8008a28 <HAL_RCC_ClockConfig+0x268>)
 80088a2:	4293      	cmp	r3, r2
 80088a4:	d909      	bls.n	80088ba <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80088a6:	4b5f      	ldr	r3, [pc, #380]	@ (8008a24 <HAL_RCC_ClockConfig+0x264>)
 80088a8:	689b      	ldr	r3, [r3, #8]
 80088aa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80088ae:	4a5d      	ldr	r2, [pc, #372]	@ (8008a24 <HAL_RCC_ClockConfig+0x264>)
 80088b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80088b4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80088b6:	2380      	movs	r3, #128	@ 0x80
 80088b8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80088ba:	4b5a      	ldr	r3, [pc, #360]	@ (8008a24 <HAL_RCC_ClockConfig+0x264>)
 80088bc:	689b      	ldr	r3, [r3, #8]
 80088be:	f023 0203 	bic.w	r2, r3, #3
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	685b      	ldr	r3, [r3, #4]
 80088c6:	4957      	ldr	r1, [pc, #348]	@ (8008a24 <HAL_RCC_ClockConfig+0x264>)
 80088c8:	4313      	orrs	r3, r2
 80088ca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80088cc:	f7fa fad2 	bl	8002e74 <HAL_GetTick>
 80088d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80088d2:	e00a      	b.n	80088ea <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80088d4:	f7fa face 	bl	8002e74 <HAL_GetTick>
 80088d8:	4602      	mov	r2, r0
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	1ad3      	subs	r3, r2, r3
 80088de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80088e2:	4293      	cmp	r3, r2
 80088e4:	d901      	bls.n	80088ea <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80088e6:	2303      	movs	r3, #3
 80088e8:	e095      	b.n	8008a16 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80088ea:	4b4e      	ldr	r3, [pc, #312]	@ (8008a24 <HAL_RCC_ClockConfig+0x264>)
 80088ec:	689b      	ldr	r3, [r3, #8]
 80088ee:	f003 020c 	and.w	r2, r3, #12
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	685b      	ldr	r3, [r3, #4]
 80088f6:	009b      	lsls	r3, r3, #2
 80088f8:	429a      	cmp	r2, r3
 80088fa:	d1eb      	bne.n	80088d4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	f003 0302 	and.w	r3, r3, #2
 8008904:	2b00      	cmp	r3, #0
 8008906:	d023      	beq.n	8008950 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	f003 0304 	and.w	r3, r3, #4
 8008910:	2b00      	cmp	r3, #0
 8008912:	d005      	beq.n	8008920 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008914:	4b43      	ldr	r3, [pc, #268]	@ (8008a24 <HAL_RCC_ClockConfig+0x264>)
 8008916:	689b      	ldr	r3, [r3, #8]
 8008918:	4a42      	ldr	r2, [pc, #264]	@ (8008a24 <HAL_RCC_ClockConfig+0x264>)
 800891a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800891e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	f003 0308 	and.w	r3, r3, #8
 8008928:	2b00      	cmp	r3, #0
 800892a:	d007      	beq.n	800893c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800892c:	4b3d      	ldr	r3, [pc, #244]	@ (8008a24 <HAL_RCC_ClockConfig+0x264>)
 800892e:	689b      	ldr	r3, [r3, #8]
 8008930:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8008934:	4a3b      	ldr	r2, [pc, #236]	@ (8008a24 <HAL_RCC_ClockConfig+0x264>)
 8008936:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800893a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800893c:	4b39      	ldr	r3, [pc, #228]	@ (8008a24 <HAL_RCC_ClockConfig+0x264>)
 800893e:	689b      	ldr	r3, [r3, #8]
 8008940:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	689b      	ldr	r3, [r3, #8]
 8008948:	4936      	ldr	r1, [pc, #216]	@ (8008a24 <HAL_RCC_ClockConfig+0x264>)
 800894a:	4313      	orrs	r3, r2
 800894c:	608b      	str	r3, [r1, #8]
 800894e:	e008      	b.n	8008962 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8008950:	697b      	ldr	r3, [r7, #20]
 8008952:	2b80      	cmp	r3, #128	@ 0x80
 8008954:	d105      	bne.n	8008962 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8008956:	4b33      	ldr	r3, [pc, #204]	@ (8008a24 <HAL_RCC_ClockConfig+0x264>)
 8008958:	689b      	ldr	r3, [r3, #8]
 800895a:	4a32      	ldr	r2, [pc, #200]	@ (8008a24 <HAL_RCC_ClockConfig+0x264>)
 800895c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008960:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008962:	4b2f      	ldr	r3, [pc, #188]	@ (8008a20 <HAL_RCC_ClockConfig+0x260>)
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	f003 030f 	and.w	r3, r3, #15
 800896a:	683a      	ldr	r2, [r7, #0]
 800896c:	429a      	cmp	r2, r3
 800896e:	d21d      	bcs.n	80089ac <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008970:	4b2b      	ldr	r3, [pc, #172]	@ (8008a20 <HAL_RCC_ClockConfig+0x260>)
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	f023 020f 	bic.w	r2, r3, #15
 8008978:	4929      	ldr	r1, [pc, #164]	@ (8008a20 <HAL_RCC_ClockConfig+0x260>)
 800897a:	683b      	ldr	r3, [r7, #0]
 800897c:	4313      	orrs	r3, r2
 800897e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8008980:	f7fa fa78 	bl	8002e74 <HAL_GetTick>
 8008984:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008986:	e00a      	b.n	800899e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008988:	f7fa fa74 	bl	8002e74 <HAL_GetTick>
 800898c:	4602      	mov	r2, r0
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	1ad3      	subs	r3, r2, r3
 8008992:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008996:	4293      	cmp	r3, r2
 8008998:	d901      	bls.n	800899e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800899a:	2303      	movs	r3, #3
 800899c:	e03b      	b.n	8008a16 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800899e:	4b20      	ldr	r3, [pc, #128]	@ (8008a20 <HAL_RCC_ClockConfig+0x260>)
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	f003 030f 	and.w	r3, r3, #15
 80089a6:	683a      	ldr	r2, [r7, #0]
 80089a8:	429a      	cmp	r2, r3
 80089aa:	d1ed      	bne.n	8008988 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	f003 0304 	and.w	r3, r3, #4
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d008      	beq.n	80089ca <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80089b8:	4b1a      	ldr	r3, [pc, #104]	@ (8008a24 <HAL_RCC_ClockConfig+0x264>)
 80089ba:	689b      	ldr	r3, [r3, #8]
 80089bc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	68db      	ldr	r3, [r3, #12]
 80089c4:	4917      	ldr	r1, [pc, #92]	@ (8008a24 <HAL_RCC_ClockConfig+0x264>)
 80089c6:	4313      	orrs	r3, r2
 80089c8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	f003 0308 	and.w	r3, r3, #8
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d009      	beq.n	80089ea <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80089d6:	4b13      	ldr	r3, [pc, #76]	@ (8008a24 <HAL_RCC_ClockConfig+0x264>)
 80089d8:	689b      	ldr	r3, [r3, #8]
 80089da:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	691b      	ldr	r3, [r3, #16]
 80089e2:	00db      	lsls	r3, r3, #3
 80089e4:	490f      	ldr	r1, [pc, #60]	@ (8008a24 <HAL_RCC_ClockConfig+0x264>)
 80089e6:	4313      	orrs	r3, r2
 80089e8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80089ea:	f000 f825 	bl	8008a38 <HAL_RCC_GetSysClockFreq>
 80089ee:	4602      	mov	r2, r0
 80089f0:	4b0c      	ldr	r3, [pc, #48]	@ (8008a24 <HAL_RCC_ClockConfig+0x264>)
 80089f2:	689b      	ldr	r3, [r3, #8]
 80089f4:	091b      	lsrs	r3, r3, #4
 80089f6:	f003 030f 	and.w	r3, r3, #15
 80089fa:	490c      	ldr	r1, [pc, #48]	@ (8008a2c <HAL_RCC_ClockConfig+0x26c>)
 80089fc:	5ccb      	ldrb	r3, [r1, r3]
 80089fe:	f003 031f 	and.w	r3, r3, #31
 8008a02:	fa22 f303 	lsr.w	r3, r2, r3
 8008a06:	4a0a      	ldr	r2, [pc, #40]	@ (8008a30 <HAL_RCC_ClockConfig+0x270>)
 8008a08:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8008a0a:	4b0a      	ldr	r3, [pc, #40]	@ (8008a34 <HAL_RCC_ClockConfig+0x274>)
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	4618      	mov	r0, r3
 8008a10:	f7f8 fde2 	bl	80015d8 <HAL_InitTick>
 8008a14:	4603      	mov	r3, r0
}
 8008a16:	4618      	mov	r0, r3
 8008a18:	3718      	adds	r7, #24
 8008a1a:	46bd      	mov	sp, r7
 8008a1c:	bd80      	pop	{r7, pc}
 8008a1e:	bf00      	nop
 8008a20:	40022000 	.word	0x40022000
 8008a24:	40021000 	.word	0x40021000
 8008a28:	04c4b400 	.word	0x04c4b400
 8008a2c:	0800d5c4 	.word	0x0800d5c4
 8008a30:	20000000 	.word	0x20000000
 8008a34:	2000004c 	.word	0x2000004c

08008a38 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008a38:	b480      	push	{r7}
 8008a3a:	b087      	sub	sp, #28
 8008a3c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8008a3e:	4b2c      	ldr	r3, [pc, #176]	@ (8008af0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008a40:	689b      	ldr	r3, [r3, #8]
 8008a42:	f003 030c 	and.w	r3, r3, #12
 8008a46:	2b04      	cmp	r3, #4
 8008a48:	d102      	bne.n	8008a50 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8008a4a:	4b2a      	ldr	r3, [pc, #168]	@ (8008af4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8008a4c:	613b      	str	r3, [r7, #16]
 8008a4e:	e047      	b.n	8008ae0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8008a50:	4b27      	ldr	r3, [pc, #156]	@ (8008af0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008a52:	689b      	ldr	r3, [r3, #8]
 8008a54:	f003 030c 	and.w	r3, r3, #12
 8008a58:	2b08      	cmp	r3, #8
 8008a5a:	d102      	bne.n	8008a62 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8008a5c:	4b26      	ldr	r3, [pc, #152]	@ (8008af8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8008a5e:	613b      	str	r3, [r7, #16]
 8008a60:	e03e      	b.n	8008ae0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8008a62:	4b23      	ldr	r3, [pc, #140]	@ (8008af0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008a64:	689b      	ldr	r3, [r3, #8]
 8008a66:	f003 030c 	and.w	r3, r3, #12
 8008a6a:	2b0c      	cmp	r3, #12
 8008a6c:	d136      	bne.n	8008adc <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8008a6e:	4b20      	ldr	r3, [pc, #128]	@ (8008af0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008a70:	68db      	ldr	r3, [r3, #12]
 8008a72:	f003 0303 	and.w	r3, r3, #3
 8008a76:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008a78:	4b1d      	ldr	r3, [pc, #116]	@ (8008af0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008a7a:	68db      	ldr	r3, [r3, #12]
 8008a7c:	091b      	lsrs	r3, r3, #4
 8008a7e:	f003 030f 	and.w	r3, r3, #15
 8008a82:	3301      	adds	r3, #1
 8008a84:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	2b03      	cmp	r3, #3
 8008a8a:	d10c      	bne.n	8008aa6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008a8c:	4a1a      	ldr	r2, [pc, #104]	@ (8008af8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8008a8e:	68bb      	ldr	r3, [r7, #8]
 8008a90:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a94:	4a16      	ldr	r2, [pc, #88]	@ (8008af0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008a96:	68d2      	ldr	r2, [r2, #12]
 8008a98:	0a12      	lsrs	r2, r2, #8
 8008a9a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008a9e:	fb02 f303 	mul.w	r3, r2, r3
 8008aa2:	617b      	str	r3, [r7, #20]
      break;
 8008aa4:	e00c      	b.n	8008ac0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008aa6:	4a13      	ldr	r2, [pc, #76]	@ (8008af4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8008aa8:	68bb      	ldr	r3, [r7, #8]
 8008aaa:	fbb2 f3f3 	udiv	r3, r2, r3
 8008aae:	4a10      	ldr	r2, [pc, #64]	@ (8008af0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008ab0:	68d2      	ldr	r2, [r2, #12]
 8008ab2:	0a12      	lsrs	r2, r2, #8
 8008ab4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008ab8:	fb02 f303 	mul.w	r3, r2, r3
 8008abc:	617b      	str	r3, [r7, #20]
      break;
 8008abe:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008ac0:	4b0b      	ldr	r3, [pc, #44]	@ (8008af0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008ac2:	68db      	ldr	r3, [r3, #12]
 8008ac4:	0e5b      	lsrs	r3, r3, #25
 8008ac6:	f003 0303 	and.w	r3, r3, #3
 8008aca:	3301      	adds	r3, #1
 8008acc:	005b      	lsls	r3, r3, #1
 8008ace:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8008ad0:	697a      	ldr	r2, [r7, #20]
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ad8:	613b      	str	r3, [r7, #16]
 8008ada:	e001      	b.n	8008ae0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8008adc:	2300      	movs	r3, #0
 8008ade:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8008ae0:	693b      	ldr	r3, [r7, #16]
}
 8008ae2:	4618      	mov	r0, r3
 8008ae4:	371c      	adds	r7, #28
 8008ae6:	46bd      	mov	sp, r7
 8008ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aec:	4770      	bx	lr
 8008aee:	bf00      	nop
 8008af0:	40021000 	.word	0x40021000
 8008af4:	00f42400 	.word	0x00f42400
 8008af8:	016e3600 	.word	0x016e3600

08008afc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008afc:	b480      	push	{r7}
 8008afe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008b00:	4b03      	ldr	r3, [pc, #12]	@ (8008b10 <HAL_RCC_GetHCLKFreq+0x14>)
 8008b02:	681b      	ldr	r3, [r3, #0]
}
 8008b04:	4618      	mov	r0, r3
 8008b06:	46bd      	mov	sp, r7
 8008b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b0c:	4770      	bx	lr
 8008b0e:	bf00      	nop
 8008b10:	20000000 	.word	0x20000000

08008b14 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008b14:	b580      	push	{r7, lr}
 8008b16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8008b18:	f7ff fff0 	bl	8008afc <HAL_RCC_GetHCLKFreq>
 8008b1c:	4602      	mov	r2, r0
 8008b1e:	4b06      	ldr	r3, [pc, #24]	@ (8008b38 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008b20:	689b      	ldr	r3, [r3, #8]
 8008b22:	0a1b      	lsrs	r3, r3, #8
 8008b24:	f003 0307 	and.w	r3, r3, #7
 8008b28:	4904      	ldr	r1, [pc, #16]	@ (8008b3c <HAL_RCC_GetPCLK1Freq+0x28>)
 8008b2a:	5ccb      	ldrb	r3, [r1, r3]
 8008b2c:	f003 031f 	and.w	r3, r3, #31
 8008b30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008b34:	4618      	mov	r0, r3
 8008b36:	bd80      	pop	{r7, pc}
 8008b38:	40021000 	.word	0x40021000
 8008b3c:	0800d5d4 	.word	0x0800d5d4

08008b40 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008b40:	b580      	push	{r7, lr}
 8008b42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8008b44:	f7ff ffda 	bl	8008afc <HAL_RCC_GetHCLKFreq>
 8008b48:	4602      	mov	r2, r0
 8008b4a:	4b06      	ldr	r3, [pc, #24]	@ (8008b64 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008b4c:	689b      	ldr	r3, [r3, #8]
 8008b4e:	0adb      	lsrs	r3, r3, #11
 8008b50:	f003 0307 	and.w	r3, r3, #7
 8008b54:	4904      	ldr	r1, [pc, #16]	@ (8008b68 <HAL_RCC_GetPCLK2Freq+0x28>)
 8008b56:	5ccb      	ldrb	r3, [r1, r3]
 8008b58:	f003 031f 	and.w	r3, r3, #31
 8008b5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008b60:	4618      	mov	r0, r3
 8008b62:	bd80      	pop	{r7, pc}
 8008b64:	40021000 	.word	0x40021000
 8008b68:	0800d5d4 	.word	0x0800d5d4

08008b6c <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8008b6c:	b480      	push	{r7}
 8008b6e:	b083      	sub	sp, #12
 8008b70:	af00      	add	r7, sp, #0
 8008b72:	6078      	str	r0, [r7, #4]
 8008b74:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	220f      	movs	r2, #15
 8008b7a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8008b7c:	4b12      	ldr	r3, [pc, #72]	@ (8008bc8 <HAL_RCC_GetClockConfig+0x5c>)
 8008b7e:	689b      	ldr	r3, [r3, #8]
 8008b80:	f003 0203 	and.w	r2, r3, #3
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8008b88:	4b0f      	ldr	r3, [pc, #60]	@ (8008bc8 <HAL_RCC_GetClockConfig+0x5c>)
 8008b8a:	689b      	ldr	r3, [r3, #8]
 8008b8c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8008b94:	4b0c      	ldr	r3, [pc, #48]	@ (8008bc8 <HAL_RCC_GetClockConfig+0x5c>)
 8008b96:	689b      	ldr	r3, [r3, #8]
 8008b98:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8008ba0:	4b09      	ldr	r3, [pc, #36]	@ (8008bc8 <HAL_RCC_GetClockConfig+0x5c>)
 8008ba2:	689b      	ldr	r3, [r3, #8]
 8008ba4:	08db      	lsrs	r3, r3, #3
 8008ba6:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8008bae:	4b07      	ldr	r3, [pc, #28]	@ (8008bcc <HAL_RCC_GetClockConfig+0x60>)
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	f003 020f 	and.w	r2, r3, #15
 8008bb6:	683b      	ldr	r3, [r7, #0]
 8008bb8:	601a      	str	r2, [r3, #0]
}
 8008bba:	bf00      	nop
 8008bbc:	370c      	adds	r7, #12
 8008bbe:	46bd      	mov	sp, r7
 8008bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bc4:	4770      	bx	lr
 8008bc6:	bf00      	nop
 8008bc8:	40021000 	.word	0x40021000
 8008bcc:	40022000 	.word	0x40022000

08008bd0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8008bd0:	b480      	push	{r7}
 8008bd2:	b087      	sub	sp, #28
 8008bd4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8008bd6:	4b1e      	ldr	r3, [pc, #120]	@ (8008c50 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008bd8:	68db      	ldr	r3, [r3, #12]
 8008bda:	f003 0303 	and.w	r3, r3, #3
 8008bde:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008be0:	4b1b      	ldr	r3, [pc, #108]	@ (8008c50 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008be2:	68db      	ldr	r3, [r3, #12]
 8008be4:	091b      	lsrs	r3, r3, #4
 8008be6:	f003 030f 	and.w	r3, r3, #15
 8008bea:	3301      	adds	r3, #1
 8008bec:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8008bee:	693b      	ldr	r3, [r7, #16]
 8008bf0:	2b03      	cmp	r3, #3
 8008bf2:	d10c      	bne.n	8008c0e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008bf4:	4a17      	ldr	r2, [pc, #92]	@ (8008c54 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	fbb2 f3f3 	udiv	r3, r2, r3
 8008bfc:	4a14      	ldr	r2, [pc, #80]	@ (8008c50 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008bfe:	68d2      	ldr	r2, [r2, #12]
 8008c00:	0a12      	lsrs	r2, r2, #8
 8008c02:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008c06:	fb02 f303 	mul.w	r3, r2, r3
 8008c0a:	617b      	str	r3, [r7, #20]
    break;
 8008c0c:	e00c      	b.n	8008c28 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008c0e:	4a12      	ldr	r2, [pc, #72]	@ (8008c58 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	fbb2 f3f3 	udiv	r3, r2, r3
 8008c16:	4a0e      	ldr	r2, [pc, #56]	@ (8008c50 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008c18:	68d2      	ldr	r2, [r2, #12]
 8008c1a:	0a12      	lsrs	r2, r2, #8
 8008c1c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008c20:	fb02 f303 	mul.w	r3, r2, r3
 8008c24:	617b      	str	r3, [r7, #20]
    break;
 8008c26:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008c28:	4b09      	ldr	r3, [pc, #36]	@ (8008c50 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008c2a:	68db      	ldr	r3, [r3, #12]
 8008c2c:	0e5b      	lsrs	r3, r3, #25
 8008c2e:	f003 0303 	and.w	r3, r3, #3
 8008c32:	3301      	adds	r3, #1
 8008c34:	005b      	lsls	r3, r3, #1
 8008c36:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8008c38:	697a      	ldr	r2, [r7, #20]
 8008c3a:	68bb      	ldr	r3, [r7, #8]
 8008c3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008c40:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8008c42:	687b      	ldr	r3, [r7, #4]
}
 8008c44:	4618      	mov	r0, r3
 8008c46:	371c      	adds	r7, #28
 8008c48:	46bd      	mov	sp, r7
 8008c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c4e:	4770      	bx	lr
 8008c50:	40021000 	.word	0x40021000
 8008c54:	016e3600 	.word	0x016e3600
 8008c58:	00f42400 	.word	0x00f42400

08008c5c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008c5c:	b580      	push	{r7, lr}
 8008c5e:	b086      	sub	sp, #24
 8008c60:	af00      	add	r7, sp, #0
 8008c62:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008c64:	2300      	movs	r3, #0
 8008c66:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008c68:	2300      	movs	r3, #0
 8008c6a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	f000 8098 	beq.w	8008daa <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008c7a:	2300      	movs	r3, #0
 8008c7c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008c7e:	4b43      	ldr	r3, [pc, #268]	@ (8008d8c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008c80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008c82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d10d      	bne.n	8008ca6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008c8a:	4b40      	ldr	r3, [pc, #256]	@ (8008d8c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008c8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008c8e:	4a3f      	ldr	r2, [pc, #252]	@ (8008d8c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008c90:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008c94:	6593      	str	r3, [r2, #88]	@ 0x58
 8008c96:	4b3d      	ldr	r3, [pc, #244]	@ (8008d8c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008c98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008c9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008c9e:	60bb      	str	r3, [r7, #8]
 8008ca0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008ca2:	2301      	movs	r3, #1
 8008ca4:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008ca6:	4b3a      	ldr	r3, [pc, #232]	@ (8008d90 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	4a39      	ldr	r2, [pc, #228]	@ (8008d90 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8008cac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008cb0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008cb2:	f7fa f8df 	bl	8002e74 <HAL_GetTick>
 8008cb6:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008cb8:	e009      	b.n	8008cce <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008cba:	f7fa f8db 	bl	8002e74 <HAL_GetTick>
 8008cbe:	4602      	mov	r2, r0
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	1ad3      	subs	r3, r2, r3
 8008cc4:	2b02      	cmp	r3, #2
 8008cc6:	d902      	bls.n	8008cce <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8008cc8:	2303      	movs	r3, #3
 8008cca:	74fb      	strb	r3, [r7, #19]
        break;
 8008ccc:	e005      	b.n	8008cda <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008cce:	4b30      	ldr	r3, [pc, #192]	@ (8008d90 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d0ef      	beq.n	8008cba <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8008cda:	7cfb      	ldrb	r3, [r7, #19]
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	d159      	bne.n	8008d94 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8008ce0:	4b2a      	ldr	r3, [pc, #168]	@ (8008d8c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008ce2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008ce6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008cea:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8008cec:	697b      	ldr	r3, [r7, #20]
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d01e      	beq.n	8008d30 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008cf6:	697a      	ldr	r2, [r7, #20]
 8008cf8:	429a      	cmp	r2, r3
 8008cfa:	d019      	beq.n	8008d30 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8008cfc:	4b23      	ldr	r3, [pc, #140]	@ (8008d8c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008cfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008d02:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008d06:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8008d08:	4b20      	ldr	r3, [pc, #128]	@ (8008d8c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008d0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008d0e:	4a1f      	ldr	r2, [pc, #124]	@ (8008d8c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008d10:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008d14:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008d18:	4b1c      	ldr	r3, [pc, #112]	@ (8008d8c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008d1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008d1e:	4a1b      	ldr	r2, [pc, #108]	@ (8008d8c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008d20:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008d24:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8008d28:	4a18      	ldr	r2, [pc, #96]	@ (8008d8c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008d2a:	697b      	ldr	r3, [r7, #20]
 8008d2c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8008d30:	697b      	ldr	r3, [r7, #20]
 8008d32:	f003 0301 	and.w	r3, r3, #1
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d016      	beq.n	8008d68 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008d3a:	f7fa f89b 	bl	8002e74 <HAL_GetTick>
 8008d3e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008d40:	e00b      	b.n	8008d5a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008d42:	f7fa f897 	bl	8002e74 <HAL_GetTick>
 8008d46:	4602      	mov	r2, r0
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	1ad3      	subs	r3, r2, r3
 8008d4c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008d50:	4293      	cmp	r3, r2
 8008d52:	d902      	bls.n	8008d5a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8008d54:	2303      	movs	r3, #3
 8008d56:	74fb      	strb	r3, [r7, #19]
            break;
 8008d58:	e006      	b.n	8008d68 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008d5a:	4b0c      	ldr	r3, [pc, #48]	@ (8008d8c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008d5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008d60:	f003 0302 	and.w	r3, r3, #2
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d0ec      	beq.n	8008d42 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8008d68:	7cfb      	ldrb	r3, [r7, #19]
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d10b      	bne.n	8008d86 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008d6e:	4b07      	ldr	r3, [pc, #28]	@ (8008d8c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008d70:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008d74:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008d7c:	4903      	ldr	r1, [pc, #12]	@ (8008d8c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008d7e:	4313      	orrs	r3, r2
 8008d80:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8008d84:	e008      	b.n	8008d98 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8008d86:	7cfb      	ldrb	r3, [r7, #19]
 8008d88:	74bb      	strb	r3, [r7, #18]
 8008d8a:	e005      	b.n	8008d98 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8008d8c:	40021000 	.word	0x40021000
 8008d90:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008d94:	7cfb      	ldrb	r3, [r7, #19]
 8008d96:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008d98:	7c7b      	ldrb	r3, [r7, #17]
 8008d9a:	2b01      	cmp	r3, #1
 8008d9c:	d105      	bne.n	8008daa <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008d9e:	4ba7      	ldr	r3, [pc, #668]	@ (800903c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008da0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008da2:	4aa6      	ldr	r2, [pc, #664]	@ (800903c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008da4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008da8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	f003 0301 	and.w	r3, r3, #1
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d00a      	beq.n	8008dcc <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8008db6:	4ba1      	ldr	r3, [pc, #644]	@ (800903c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008db8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008dbc:	f023 0203 	bic.w	r2, r3, #3
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	685b      	ldr	r3, [r3, #4]
 8008dc4:	499d      	ldr	r1, [pc, #628]	@ (800903c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008dc6:	4313      	orrs	r3, r2
 8008dc8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	f003 0302 	and.w	r3, r3, #2
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d00a      	beq.n	8008dee <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8008dd8:	4b98      	ldr	r3, [pc, #608]	@ (800903c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008dda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008dde:	f023 020c 	bic.w	r2, r3, #12
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	689b      	ldr	r3, [r3, #8]
 8008de6:	4995      	ldr	r1, [pc, #596]	@ (800903c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008de8:	4313      	orrs	r3, r2
 8008dea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	f003 0304 	and.w	r3, r3, #4
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d00a      	beq.n	8008e10 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8008dfa:	4b90      	ldr	r3, [pc, #576]	@ (800903c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008dfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008e00:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	68db      	ldr	r3, [r3, #12]
 8008e08:	498c      	ldr	r1, [pc, #560]	@ (800903c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008e0a:	4313      	orrs	r3, r2
 8008e0c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	f003 0308 	and.w	r3, r3, #8
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	d00a      	beq.n	8008e32 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8008e1c:	4b87      	ldr	r3, [pc, #540]	@ (800903c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008e1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008e22:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	691b      	ldr	r3, [r3, #16]
 8008e2a:	4984      	ldr	r1, [pc, #528]	@ (800903c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008e2c:	4313      	orrs	r3, r2
 8008e2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	f003 0310 	and.w	r3, r3, #16
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d00a      	beq.n	8008e54 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8008e3e:	4b7f      	ldr	r3, [pc, #508]	@ (800903c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008e40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008e44:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	695b      	ldr	r3, [r3, #20]
 8008e4c:	497b      	ldr	r1, [pc, #492]	@ (800903c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008e4e:	4313      	orrs	r3, r2
 8008e50:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	f003 0320 	and.w	r3, r3, #32
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	d00a      	beq.n	8008e76 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008e60:	4b76      	ldr	r3, [pc, #472]	@ (800903c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008e62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008e66:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	699b      	ldr	r3, [r3, #24]
 8008e6e:	4973      	ldr	r1, [pc, #460]	@ (800903c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008e70:	4313      	orrs	r3, r2
 8008e72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	d00a      	beq.n	8008e98 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008e82:	4b6e      	ldr	r3, [pc, #440]	@ (800903c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008e84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008e88:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	69db      	ldr	r3, [r3, #28]
 8008e90:	496a      	ldr	r1, [pc, #424]	@ (800903c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008e92:	4313      	orrs	r3, r2
 8008e94:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d00a      	beq.n	8008eba <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8008ea4:	4b65      	ldr	r3, [pc, #404]	@ (800903c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008ea6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008eaa:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	6a1b      	ldr	r3, [r3, #32]
 8008eb2:	4962      	ldr	r1, [pc, #392]	@ (800903c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008eb4:	4313      	orrs	r3, r2
 8008eb6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d00a      	beq.n	8008edc <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8008ec6:	4b5d      	ldr	r3, [pc, #372]	@ (800903c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008ec8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008ecc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ed4:	4959      	ldr	r1, [pc, #356]	@ (800903c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008ed6:	4313      	orrs	r3, r2
 8008ed8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	d00a      	beq.n	8008efe <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8008ee8:	4b54      	ldr	r3, [pc, #336]	@ (800903c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008eea:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008eee:	f023 0203 	bic.w	r2, r3, #3
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ef6:	4951      	ldr	r1, [pc, #324]	@ (800903c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008ef8:	4313      	orrs	r3, r2
 8008efa:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d00a      	beq.n	8008f20 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008f0a:	4b4c      	ldr	r3, [pc, #304]	@ (800903c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008f0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008f10:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f18:	4948      	ldr	r1, [pc, #288]	@ (800903c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008f1a:	4313      	orrs	r3, r2
 8008f1c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d015      	beq.n	8008f58 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008f2c:	4b43      	ldr	r3, [pc, #268]	@ (800903c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008f2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008f32:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f3a:	4940      	ldr	r1, [pc, #256]	@ (800903c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008f3c:	4313      	orrs	r3, r2
 8008f3e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f46:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008f4a:	d105      	bne.n	8008f58 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008f4c:	4b3b      	ldr	r3, [pc, #236]	@ (800903c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008f4e:	68db      	ldr	r3, [r3, #12]
 8008f50:	4a3a      	ldr	r2, [pc, #232]	@ (800903c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008f52:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008f56:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d015      	beq.n	8008f90 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8008f64:	4b35      	ldr	r3, [pc, #212]	@ (800903c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008f66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008f6a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008f72:	4932      	ldr	r1, [pc, #200]	@ (800903c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008f74:	4313      	orrs	r3, r2
 8008f76:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008f7e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008f82:	d105      	bne.n	8008f90 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008f84:	4b2d      	ldr	r3, [pc, #180]	@ (800903c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008f86:	68db      	ldr	r3, [r3, #12]
 8008f88:	4a2c      	ldr	r2, [pc, #176]	@ (800903c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008f8a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008f8e:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	d015      	beq.n	8008fc8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8008f9c:	4b27      	ldr	r3, [pc, #156]	@ (800903c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008f9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008fa2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008faa:	4924      	ldr	r1, [pc, #144]	@ (800903c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008fac:	4313      	orrs	r3, r2
 8008fae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fb6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008fba:	d105      	bne.n	8008fc8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008fbc:	4b1f      	ldr	r3, [pc, #124]	@ (800903c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008fbe:	68db      	ldr	r3, [r3, #12]
 8008fc0:	4a1e      	ldr	r2, [pc, #120]	@ (800903c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008fc2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008fc6:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d015      	beq.n	8009000 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008fd4:	4b19      	ldr	r3, [pc, #100]	@ (800903c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008fd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008fda:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008fe2:	4916      	ldr	r1, [pc, #88]	@ (800903c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008fe4:	4313      	orrs	r3, r2
 8008fe6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008fee:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008ff2:	d105      	bne.n	8009000 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008ff4:	4b11      	ldr	r3, [pc, #68]	@ (800903c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008ff6:	68db      	ldr	r3, [r3, #12]
 8008ff8:	4a10      	ldr	r2, [pc, #64]	@ (800903c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008ffa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008ffe:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009008:	2b00      	cmp	r3, #0
 800900a:	d019      	beq.n	8009040 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800900c:	4b0b      	ldr	r3, [pc, #44]	@ (800903c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800900e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009012:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800901a:	4908      	ldr	r1, [pc, #32]	@ (800903c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800901c:	4313      	orrs	r3, r2
 800901e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009026:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800902a:	d109      	bne.n	8009040 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800902c:	4b03      	ldr	r3, [pc, #12]	@ (800903c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800902e:	68db      	ldr	r3, [r3, #12]
 8009030:	4a02      	ldr	r2, [pc, #8]	@ (800903c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009032:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009036:	60d3      	str	r3, [r2, #12]
 8009038:	e002      	b.n	8009040 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800903a:	bf00      	nop
 800903c:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009048:	2b00      	cmp	r3, #0
 800904a:	d015      	beq.n	8009078 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800904c:	4b29      	ldr	r3, [pc, #164]	@ (80090f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800904e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009052:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800905a:	4926      	ldr	r1, [pc, #152]	@ (80090f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800905c:	4313      	orrs	r3, r2
 800905e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009066:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800906a:	d105      	bne.n	8009078 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800906c:	4b21      	ldr	r3, [pc, #132]	@ (80090f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800906e:	68db      	ldr	r3, [r3, #12]
 8009070:	4a20      	ldr	r2, [pc, #128]	@ (80090f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009072:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009076:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009080:	2b00      	cmp	r3, #0
 8009082:	d015      	beq.n	80090b0 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8009084:	4b1b      	ldr	r3, [pc, #108]	@ (80090f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009086:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800908a:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009092:	4918      	ldr	r1, [pc, #96]	@ (80090f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009094:	4313      	orrs	r3, r2
 8009096:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800909e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80090a2:	d105      	bne.n	80090b0 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80090a4:	4b13      	ldr	r3, [pc, #76]	@ (80090f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80090a6:	68db      	ldr	r3, [r3, #12]
 80090a8:	4a12      	ldr	r2, [pc, #72]	@ (80090f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80090aa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80090ae:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	d015      	beq.n	80090e8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80090bc:	4b0d      	ldr	r3, [pc, #52]	@ (80090f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80090be:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80090c2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80090ca:	490a      	ldr	r1, [pc, #40]	@ (80090f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80090cc:	4313      	orrs	r3, r2
 80090ce:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80090d6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80090da:	d105      	bne.n	80090e8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80090dc:	4b05      	ldr	r3, [pc, #20]	@ (80090f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80090de:	68db      	ldr	r3, [r3, #12]
 80090e0:	4a04      	ldr	r2, [pc, #16]	@ (80090f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80090e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80090e6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80090e8:	7cbb      	ldrb	r3, [r7, #18]
}
 80090ea:	4618      	mov	r0, r3
 80090ec:	3718      	adds	r7, #24
 80090ee:	46bd      	mov	sp, r7
 80090f0:	bd80      	pop	{r7, pc}
 80090f2:	bf00      	nop
 80090f4:	40021000 	.word	0x40021000

080090f8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80090f8:	b580      	push	{r7, lr}
 80090fa:	b084      	sub	sp, #16
 80090fc:	af00      	add	r7, sp, #0
 80090fe:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	2b00      	cmp	r3, #0
 8009104:	d101      	bne.n	800910a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009106:	2301      	movs	r3, #1
 8009108:	e09d      	b.n	8009246 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800910e:	2b00      	cmp	r3, #0
 8009110:	d108      	bne.n	8009124 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	685b      	ldr	r3, [r3, #4]
 8009116:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800911a:	d009      	beq.n	8009130 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	2200      	movs	r2, #0
 8009120:	61da      	str	r2, [r3, #28]
 8009122:	e005      	b.n	8009130 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	2200      	movs	r2, #0
 8009128:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	2200      	movs	r2, #0
 800912e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	2200      	movs	r2, #0
 8009134:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800913c:	b2db      	uxtb	r3, r3
 800913e:	2b00      	cmp	r3, #0
 8009140:	d106      	bne.n	8009150 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	2200      	movs	r2, #0
 8009146:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800914a:	6878      	ldr	r0, [r7, #4]
 800914c:	f7f8 f9a2 	bl	8001494 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	2202      	movs	r2, #2
 8009154:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	681a      	ldr	r2, [r3, #0]
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009166:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	68db      	ldr	r3, [r3, #12]
 800916c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009170:	d902      	bls.n	8009178 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8009172:	2300      	movs	r3, #0
 8009174:	60fb      	str	r3, [r7, #12]
 8009176:	e002      	b.n	800917e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8009178:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800917c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	68db      	ldr	r3, [r3, #12]
 8009182:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8009186:	d007      	beq.n	8009198 <HAL_SPI_Init+0xa0>
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	68db      	ldr	r3, [r3, #12]
 800918c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009190:	d002      	beq.n	8009198 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	2200      	movs	r2, #0
 8009196:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	685b      	ldr	r3, [r3, #4]
 800919c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	689b      	ldr	r3, [r3, #8]
 80091a4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80091a8:	431a      	orrs	r2, r3
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	691b      	ldr	r3, [r3, #16]
 80091ae:	f003 0302 	and.w	r3, r3, #2
 80091b2:	431a      	orrs	r2, r3
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	695b      	ldr	r3, [r3, #20]
 80091b8:	f003 0301 	and.w	r3, r3, #1
 80091bc:	431a      	orrs	r2, r3
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	699b      	ldr	r3, [r3, #24]
 80091c2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80091c6:	431a      	orrs	r2, r3
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	69db      	ldr	r3, [r3, #28]
 80091cc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80091d0:	431a      	orrs	r2, r3
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	6a1b      	ldr	r3, [r3, #32]
 80091d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80091da:	ea42 0103 	orr.w	r1, r2, r3
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80091e2:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	430a      	orrs	r2, r1
 80091ec:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	699b      	ldr	r3, [r3, #24]
 80091f2:	0c1b      	lsrs	r3, r3, #16
 80091f4:	f003 0204 	and.w	r2, r3, #4
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091fc:	f003 0310 	and.w	r3, r3, #16
 8009200:	431a      	orrs	r2, r3
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009206:	f003 0308 	and.w	r3, r3, #8
 800920a:	431a      	orrs	r2, r3
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	68db      	ldr	r3, [r3, #12]
 8009210:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8009214:	ea42 0103 	orr.w	r1, r2, r3
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	430a      	orrs	r2, r1
 8009224:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	69da      	ldr	r2, [r3, #28]
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009234:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	2200      	movs	r2, #0
 800923a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	2201      	movs	r2, #1
 8009240:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8009244:	2300      	movs	r3, #0
}
 8009246:	4618      	mov	r0, r3
 8009248:	3710      	adds	r7, #16
 800924a:	46bd      	mov	sp, r7
 800924c:	bd80      	pop	{r7, pc}
	...

08009250 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8009250:	b580      	push	{r7, lr}
 8009252:	b088      	sub	sp, #32
 8009254:	af00      	add	r7, sp, #0
 8009256:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	685b      	ldr	r3, [r3, #4]
 800925e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	689b      	ldr	r3, [r3, #8]
 8009266:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8009268:	69bb      	ldr	r3, [r7, #24]
 800926a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800926e:	2b00      	cmp	r3, #0
 8009270:	d10e      	bne.n	8009290 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8009272:	69bb      	ldr	r3, [r7, #24]
 8009274:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8009278:	2b00      	cmp	r3, #0
 800927a:	d009      	beq.n	8009290 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800927c:	69fb      	ldr	r3, [r7, #28]
 800927e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009282:	2b00      	cmp	r3, #0
 8009284:	d004      	beq.n	8009290 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800928a:	6878      	ldr	r0, [r7, #4]
 800928c:	4798      	blx	r3
    return;
 800928e:	e0ce      	b.n	800942e <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8009290:	69bb      	ldr	r3, [r7, #24]
 8009292:	f003 0302 	and.w	r3, r3, #2
 8009296:	2b00      	cmp	r3, #0
 8009298:	d009      	beq.n	80092ae <HAL_SPI_IRQHandler+0x5e>
 800929a:	69fb      	ldr	r3, [r7, #28]
 800929c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d004      	beq.n	80092ae <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80092a8:	6878      	ldr	r0, [r7, #4]
 80092aa:	4798      	blx	r3
    return;
 80092ac:	e0bf      	b.n	800942e <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80092ae:	69bb      	ldr	r3, [r7, #24]
 80092b0:	f003 0320 	and.w	r3, r3, #32
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d10a      	bne.n	80092ce <HAL_SPI_IRQHandler+0x7e>
 80092b8:	69bb      	ldr	r3, [r7, #24]
 80092ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d105      	bne.n	80092ce <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80092c2:	69bb      	ldr	r3, [r7, #24]
 80092c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	f000 80b0 	beq.w	800942e <HAL_SPI_IRQHandler+0x1de>
 80092ce:	69fb      	ldr	r3, [r7, #28]
 80092d0:	f003 0320 	and.w	r3, r3, #32
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	f000 80aa 	beq.w	800942e <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80092da:	69bb      	ldr	r3, [r7, #24]
 80092dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d023      	beq.n	800932c <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80092ea:	b2db      	uxtb	r3, r3
 80092ec:	2b03      	cmp	r3, #3
 80092ee:	d011      	beq.n	8009314 <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80092f4:	f043 0204 	orr.w	r2, r3, #4
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80092fc:	2300      	movs	r3, #0
 80092fe:	617b      	str	r3, [r7, #20]
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	68db      	ldr	r3, [r3, #12]
 8009306:	617b      	str	r3, [r7, #20]
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	689b      	ldr	r3, [r3, #8]
 800930e:	617b      	str	r3, [r7, #20]
 8009310:	697b      	ldr	r3, [r7, #20]
 8009312:	e00b      	b.n	800932c <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009314:	2300      	movs	r3, #0
 8009316:	613b      	str	r3, [r7, #16]
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	68db      	ldr	r3, [r3, #12]
 800931e:	613b      	str	r3, [r7, #16]
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	689b      	ldr	r3, [r3, #8]
 8009326:	613b      	str	r3, [r7, #16]
 8009328:	693b      	ldr	r3, [r7, #16]
        return;
 800932a:	e080      	b.n	800942e <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800932c:	69bb      	ldr	r3, [r7, #24]
 800932e:	f003 0320 	and.w	r3, r3, #32
 8009332:	2b00      	cmp	r3, #0
 8009334:	d014      	beq.n	8009360 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800933a:	f043 0201 	orr.w	r2, r3, #1
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8009342:	2300      	movs	r3, #0
 8009344:	60fb      	str	r3, [r7, #12]
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	689b      	ldr	r3, [r3, #8]
 800934c:	60fb      	str	r3, [r7, #12]
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	681a      	ldr	r2, [r3, #0]
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800935c:	601a      	str	r2, [r3, #0]
 800935e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8009360:	69bb      	ldr	r3, [r7, #24]
 8009362:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009366:	2b00      	cmp	r3, #0
 8009368:	d00c      	beq.n	8009384 <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800936e:	f043 0208 	orr.w	r2, r3, #8
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8009376:	2300      	movs	r3, #0
 8009378:	60bb      	str	r3, [r7, #8]
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	689b      	ldr	r3, [r3, #8]
 8009380:	60bb      	str	r3, [r7, #8]
 8009382:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009388:	2b00      	cmp	r3, #0
 800938a:	d04f      	beq.n	800942c <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	685a      	ldr	r2, [r3, #4]
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800939a:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	2201      	movs	r2, #1
 80093a0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80093a4:	69fb      	ldr	r3, [r7, #28]
 80093a6:	f003 0302 	and.w	r3, r3, #2
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	d104      	bne.n	80093b8 <HAL_SPI_IRQHandler+0x168>
 80093ae:	69fb      	ldr	r3, [r7, #28]
 80093b0:	f003 0301 	and.w	r3, r3, #1
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	d034      	beq.n	8009422 <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	685a      	ldr	r2, [r3, #4]
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	f022 0203 	bic.w	r2, r2, #3
 80093c6:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	d011      	beq.n	80093f4 <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80093d4:	4a17      	ldr	r2, [pc, #92]	@ (8009434 <HAL_SPI_IRQHandler+0x1e4>)
 80093d6:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80093dc:	4618      	mov	r0, r3
 80093de:	f7fb fe86 	bl	80050ee <HAL_DMA_Abort_IT>
 80093e2:	4603      	mov	r3, r0
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d005      	beq.n	80093f4 <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80093ec:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	d016      	beq.n	800942a <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009400:	4a0c      	ldr	r2, [pc, #48]	@ (8009434 <HAL_SPI_IRQHandler+0x1e4>)
 8009402:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009408:	4618      	mov	r0, r3
 800940a:	f7fb fe70 	bl	80050ee <HAL_DMA_Abort_IT>
 800940e:	4603      	mov	r3, r0
 8009410:	2b00      	cmp	r3, #0
 8009412:	d00a      	beq.n	800942a <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009418:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8009420:	e003      	b.n	800942a <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8009422:	6878      	ldr	r0, [r7, #4]
 8009424:	f000 f808 	bl	8009438 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8009428:	e000      	b.n	800942c <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 800942a:	bf00      	nop
    return;
 800942c:	bf00      	nop
  }
}
 800942e:	3720      	adds	r7, #32
 8009430:	46bd      	mov	sp, r7
 8009432:	bd80      	pop	{r7, pc}
 8009434:	0800944d 	.word	0x0800944d

08009438 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8009438:	b480      	push	{r7}
 800943a:	b083      	sub	sp, #12
 800943c:	af00      	add	r7, sp, #0
 800943e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8009440:	bf00      	nop
 8009442:	370c      	adds	r7, #12
 8009444:	46bd      	mov	sp, r7
 8009446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800944a:	4770      	bx	lr

0800944c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800944c:	b580      	push	{r7, lr}
 800944e:	b084      	sub	sp, #16
 8009450:	af00      	add	r7, sp, #0
 8009452:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009458:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	2200      	movs	r2, #0
 800945e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	2200      	movs	r2, #0
 8009466:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8009468:	68f8      	ldr	r0, [r7, #12]
 800946a:	f7ff ffe5 	bl	8009438 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800946e:	bf00      	nop
 8009470:	3710      	adds	r7, #16
 8009472:	46bd      	mov	sp, r7
 8009474:	bd80      	pop	{r7, pc}

08009476 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009476:	b580      	push	{r7, lr}
 8009478:	b082      	sub	sp, #8
 800947a:	af00      	add	r7, sp, #0
 800947c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	2b00      	cmp	r3, #0
 8009482:	d101      	bne.n	8009488 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009484:	2301      	movs	r3, #1
 8009486:	e049      	b.n	800951c <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800948e:	b2db      	uxtb	r3, r3
 8009490:	2b00      	cmp	r3, #0
 8009492:	d106      	bne.n	80094a2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	2200      	movs	r2, #0
 8009498:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800949c:	6878      	ldr	r0, [r7, #4]
 800949e:	f000 f841 	bl	8009524 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	2202      	movs	r2, #2
 80094a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	681a      	ldr	r2, [r3, #0]
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	3304      	adds	r3, #4
 80094b2:	4619      	mov	r1, r3
 80094b4:	4610      	mov	r0, r2
 80094b6:	f000 fcad 	bl	8009e14 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	2201      	movs	r2, #1
 80094be:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	2201      	movs	r2, #1
 80094c6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	2201      	movs	r2, #1
 80094ce:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	2201      	movs	r2, #1
 80094d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	2201      	movs	r2, #1
 80094de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	2201      	movs	r2, #1
 80094e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	2201      	movs	r2, #1
 80094ee:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	2201      	movs	r2, #1
 80094f6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	2201      	movs	r2, #1
 80094fe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	2201      	movs	r2, #1
 8009506:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	2201      	movs	r2, #1
 800950e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	2201      	movs	r2, #1
 8009516:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800951a:	2300      	movs	r3, #0
}
 800951c:	4618      	mov	r0, r3
 800951e:	3708      	adds	r7, #8
 8009520:	46bd      	mov	sp, r7
 8009522:	bd80      	pop	{r7, pc}

08009524 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8009524:	b480      	push	{r7}
 8009526:	b083      	sub	sp, #12
 8009528:	af00      	add	r7, sp, #0
 800952a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800952c:	bf00      	nop
 800952e:	370c      	adds	r7, #12
 8009530:	46bd      	mov	sp, r7
 8009532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009536:	4770      	bx	lr

08009538 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009538:	b480      	push	{r7}
 800953a:	b085      	sub	sp, #20
 800953c:	af00      	add	r7, sp, #0
 800953e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009546:	b2db      	uxtb	r3, r3
 8009548:	2b01      	cmp	r3, #1
 800954a:	d001      	beq.n	8009550 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800954c:	2301      	movs	r3, #1
 800954e:	e054      	b.n	80095fa <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	2202      	movs	r2, #2
 8009554:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	68da      	ldr	r2, [r3, #12]
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	f042 0201 	orr.w	r2, r2, #1
 8009566:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	4a26      	ldr	r2, [pc, #152]	@ (8009608 <HAL_TIM_Base_Start_IT+0xd0>)
 800956e:	4293      	cmp	r3, r2
 8009570:	d022      	beq.n	80095b8 <HAL_TIM_Base_Start_IT+0x80>
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800957a:	d01d      	beq.n	80095b8 <HAL_TIM_Base_Start_IT+0x80>
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	4a22      	ldr	r2, [pc, #136]	@ (800960c <HAL_TIM_Base_Start_IT+0xd4>)
 8009582:	4293      	cmp	r3, r2
 8009584:	d018      	beq.n	80095b8 <HAL_TIM_Base_Start_IT+0x80>
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	4a21      	ldr	r2, [pc, #132]	@ (8009610 <HAL_TIM_Base_Start_IT+0xd8>)
 800958c:	4293      	cmp	r3, r2
 800958e:	d013      	beq.n	80095b8 <HAL_TIM_Base_Start_IT+0x80>
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	4a1f      	ldr	r2, [pc, #124]	@ (8009614 <HAL_TIM_Base_Start_IT+0xdc>)
 8009596:	4293      	cmp	r3, r2
 8009598:	d00e      	beq.n	80095b8 <HAL_TIM_Base_Start_IT+0x80>
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	4a1e      	ldr	r2, [pc, #120]	@ (8009618 <HAL_TIM_Base_Start_IT+0xe0>)
 80095a0:	4293      	cmp	r3, r2
 80095a2:	d009      	beq.n	80095b8 <HAL_TIM_Base_Start_IT+0x80>
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	4a1c      	ldr	r2, [pc, #112]	@ (800961c <HAL_TIM_Base_Start_IT+0xe4>)
 80095aa:	4293      	cmp	r3, r2
 80095ac:	d004      	beq.n	80095b8 <HAL_TIM_Base_Start_IT+0x80>
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	4a1b      	ldr	r2, [pc, #108]	@ (8009620 <HAL_TIM_Base_Start_IT+0xe8>)
 80095b4:	4293      	cmp	r3, r2
 80095b6:	d115      	bne.n	80095e4 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	689a      	ldr	r2, [r3, #8]
 80095be:	4b19      	ldr	r3, [pc, #100]	@ (8009624 <HAL_TIM_Base_Start_IT+0xec>)
 80095c0:	4013      	ands	r3, r2
 80095c2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	2b06      	cmp	r3, #6
 80095c8:	d015      	beq.n	80095f6 <HAL_TIM_Base_Start_IT+0xbe>
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80095d0:	d011      	beq.n	80095f6 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	681a      	ldr	r2, [r3, #0]
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	f042 0201 	orr.w	r2, r2, #1
 80095e0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80095e2:	e008      	b.n	80095f6 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	681a      	ldr	r2, [r3, #0]
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	f042 0201 	orr.w	r2, r2, #1
 80095f2:	601a      	str	r2, [r3, #0]
 80095f4:	e000      	b.n	80095f8 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80095f6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80095f8:	2300      	movs	r3, #0
}
 80095fa:	4618      	mov	r0, r3
 80095fc:	3714      	adds	r7, #20
 80095fe:	46bd      	mov	sp, r7
 8009600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009604:	4770      	bx	lr
 8009606:	bf00      	nop
 8009608:	40012c00 	.word	0x40012c00
 800960c:	40000400 	.word	0x40000400
 8009610:	40000800 	.word	0x40000800
 8009614:	40000c00 	.word	0x40000c00
 8009618:	40013400 	.word	0x40013400
 800961c:	40014000 	.word	0x40014000
 8009620:	40015000 	.word	0x40015000
 8009624:	00010007 	.word	0x00010007

08009628 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8009628:	b580      	push	{r7, lr}
 800962a:	b082      	sub	sp, #8
 800962c:	af00      	add	r7, sp, #0
 800962e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	2b00      	cmp	r3, #0
 8009634:	d101      	bne.n	800963a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8009636:	2301      	movs	r3, #1
 8009638:	e049      	b.n	80096ce <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009640:	b2db      	uxtb	r3, r3
 8009642:	2b00      	cmp	r3, #0
 8009644:	d106      	bne.n	8009654 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	2200      	movs	r2, #0
 800964a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800964e:	6878      	ldr	r0, [r7, #4]
 8009650:	f7f8 f942 	bl	80018d8 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	2202      	movs	r2, #2
 8009658:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	681a      	ldr	r2, [r3, #0]
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	3304      	adds	r3, #4
 8009664:	4619      	mov	r1, r3
 8009666:	4610      	mov	r0, r2
 8009668:	f000 fbd4 	bl	8009e14 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	2201      	movs	r2, #1
 8009670:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	2201      	movs	r2, #1
 8009678:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	2201      	movs	r2, #1
 8009680:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	2201      	movs	r2, #1
 8009688:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	2201      	movs	r2, #1
 8009690:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	2201      	movs	r2, #1
 8009698:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	2201      	movs	r2, #1
 80096a0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	2201      	movs	r2, #1
 80096a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	2201      	movs	r2, #1
 80096b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	2201      	movs	r2, #1
 80096b8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	2201      	movs	r2, #1
 80096c0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	2201      	movs	r2, #1
 80096c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80096cc:	2300      	movs	r3, #0
}
 80096ce:	4618      	mov	r0, r3
 80096d0:	3708      	adds	r7, #8
 80096d2:	46bd      	mov	sp, r7
 80096d4:	bd80      	pop	{r7, pc}
	...

080096d8 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80096d8:	b580      	push	{r7, lr}
 80096da:	b084      	sub	sp, #16
 80096dc:	af00      	add	r7, sp, #0
 80096de:	6078      	str	r0, [r7, #4]
 80096e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80096e2:	2300      	movs	r3, #0
 80096e4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80096e6:	683b      	ldr	r3, [r7, #0]
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d104      	bne.n	80096f6 <HAL_TIM_IC_Start_IT+0x1e>
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80096f2:	b2db      	uxtb	r3, r3
 80096f4:	e023      	b.n	800973e <HAL_TIM_IC_Start_IT+0x66>
 80096f6:	683b      	ldr	r3, [r7, #0]
 80096f8:	2b04      	cmp	r3, #4
 80096fa:	d104      	bne.n	8009706 <HAL_TIM_IC_Start_IT+0x2e>
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8009702:	b2db      	uxtb	r3, r3
 8009704:	e01b      	b.n	800973e <HAL_TIM_IC_Start_IT+0x66>
 8009706:	683b      	ldr	r3, [r7, #0]
 8009708:	2b08      	cmp	r3, #8
 800970a:	d104      	bne.n	8009716 <HAL_TIM_IC_Start_IT+0x3e>
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009712:	b2db      	uxtb	r3, r3
 8009714:	e013      	b.n	800973e <HAL_TIM_IC_Start_IT+0x66>
 8009716:	683b      	ldr	r3, [r7, #0]
 8009718:	2b0c      	cmp	r3, #12
 800971a:	d104      	bne.n	8009726 <HAL_TIM_IC_Start_IT+0x4e>
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009722:	b2db      	uxtb	r3, r3
 8009724:	e00b      	b.n	800973e <HAL_TIM_IC_Start_IT+0x66>
 8009726:	683b      	ldr	r3, [r7, #0]
 8009728:	2b10      	cmp	r3, #16
 800972a:	d104      	bne.n	8009736 <HAL_TIM_IC_Start_IT+0x5e>
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009732:	b2db      	uxtb	r3, r3
 8009734:	e003      	b.n	800973e <HAL_TIM_IC_Start_IT+0x66>
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800973c:	b2db      	uxtb	r3, r3
 800973e:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8009740:	683b      	ldr	r3, [r7, #0]
 8009742:	2b00      	cmp	r3, #0
 8009744:	d104      	bne.n	8009750 <HAL_TIM_IC_Start_IT+0x78>
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800974c:	b2db      	uxtb	r3, r3
 800974e:	e013      	b.n	8009778 <HAL_TIM_IC_Start_IT+0xa0>
 8009750:	683b      	ldr	r3, [r7, #0]
 8009752:	2b04      	cmp	r3, #4
 8009754:	d104      	bne.n	8009760 <HAL_TIM_IC_Start_IT+0x88>
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800975c:	b2db      	uxtb	r3, r3
 800975e:	e00b      	b.n	8009778 <HAL_TIM_IC_Start_IT+0xa0>
 8009760:	683b      	ldr	r3, [r7, #0]
 8009762:	2b08      	cmp	r3, #8
 8009764:	d104      	bne.n	8009770 <HAL_TIM_IC_Start_IT+0x98>
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800976c:	b2db      	uxtb	r3, r3
 800976e:	e003      	b.n	8009778 <HAL_TIM_IC_Start_IT+0xa0>
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8009776:	b2db      	uxtb	r3, r3
 8009778:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800977a:	7bbb      	ldrb	r3, [r7, #14]
 800977c:	2b01      	cmp	r3, #1
 800977e:	d102      	bne.n	8009786 <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8009780:	7b7b      	ldrb	r3, [r7, #13]
 8009782:	2b01      	cmp	r3, #1
 8009784:	d001      	beq.n	800978a <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 8009786:	2301      	movs	r3, #1
 8009788:	e0e2      	b.n	8009950 <HAL_TIM_IC_Start_IT+0x278>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800978a:	683b      	ldr	r3, [r7, #0]
 800978c:	2b00      	cmp	r3, #0
 800978e:	d104      	bne.n	800979a <HAL_TIM_IC_Start_IT+0xc2>
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	2202      	movs	r2, #2
 8009794:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009798:	e023      	b.n	80097e2 <HAL_TIM_IC_Start_IT+0x10a>
 800979a:	683b      	ldr	r3, [r7, #0]
 800979c:	2b04      	cmp	r3, #4
 800979e:	d104      	bne.n	80097aa <HAL_TIM_IC_Start_IT+0xd2>
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	2202      	movs	r2, #2
 80097a4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80097a8:	e01b      	b.n	80097e2 <HAL_TIM_IC_Start_IT+0x10a>
 80097aa:	683b      	ldr	r3, [r7, #0]
 80097ac:	2b08      	cmp	r3, #8
 80097ae:	d104      	bne.n	80097ba <HAL_TIM_IC_Start_IT+0xe2>
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	2202      	movs	r2, #2
 80097b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80097b8:	e013      	b.n	80097e2 <HAL_TIM_IC_Start_IT+0x10a>
 80097ba:	683b      	ldr	r3, [r7, #0]
 80097bc:	2b0c      	cmp	r3, #12
 80097be:	d104      	bne.n	80097ca <HAL_TIM_IC_Start_IT+0xf2>
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	2202      	movs	r2, #2
 80097c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80097c8:	e00b      	b.n	80097e2 <HAL_TIM_IC_Start_IT+0x10a>
 80097ca:	683b      	ldr	r3, [r7, #0]
 80097cc:	2b10      	cmp	r3, #16
 80097ce:	d104      	bne.n	80097da <HAL_TIM_IC_Start_IT+0x102>
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	2202      	movs	r2, #2
 80097d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80097d8:	e003      	b.n	80097e2 <HAL_TIM_IC_Start_IT+0x10a>
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	2202      	movs	r2, #2
 80097de:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80097e2:	683b      	ldr	r3, [r7, #0]
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	d104      	bne.n	80097f2 <HAL_TIM_IC_Start_IT+0x11a>
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	2202      	movs	r2, #2
 80097ec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80097f0:	e013      	b.n	800981a <HAL_TIM_IC_Start_IT+0x142>
 80097f2:	683b      	ldr	r3, [r7, #0]
 80097f4:	2b04      	cmp	r3, #4
 80097f6:	d104      	bne.n	8009802 <HAL_TIM_IC_Start_IT+0x12a>
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	2202      	movs	r2, #2
 80097fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009800:	e00b      	b.n	800981a <HAL_TIM_IC_Start_IT+0x142>
 8009802:	683b      	ldr	r3, [r7, #0]
 8009804:	2b08      	cmp	r3, #8
 8009806:	d104      	bne.n	8009812 <HAL_TIM_IC_Start_IT+0x13a>
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	2202      	movs	r2, #2
 800980c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009810:	e003      	b.n	800981a <HAL_TIM_IC_Start_IT+0x142>
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	2202      	movs	r2, #2
 8009816:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  switch (Channel)
 800981a:	683b      	ldr	r3, [r7, #0]
 800981c:	2b0c      	cmp	r3, #12
 800981e:	d841      	bhi.n	80098a4 <HAL_TIM_IC_Start_IT+0x1cc>
 8009820:	a201      	add	r2, pc, #4	@ (adr r2, 8009828 <HAL_TIM_IC_Start_IT+0x150>)
 8009822:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009826:	bf00      	nop
 8009828:	0800985d 	.word	0x0800985d
 800982c:	080098a5 	.word	0x080098a5
 8009830:	080098a5 	.word	0x080098a5
 8009834:	080098a5 	.word	0x080098a5
 8009838:	0800986f 	.word	0x0800986f
 800983c:	080098a5 	.word	0x080098a5
 8009840:	080098a5 	.word	0x080098a5
 8009844:	080098a5 	.word	0x080098a5
 8009848:	08009881 	.word	0x08009881
 800984c:	080098a5 	.word	0x080098a5
 8009850:	080098a5 	.word	0x080098a5
 8009854:	080098a5 	.word	0x080098a5
 8009858:	08009893 	.word	0x08009893
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	68da      	ldr	r2, [r3, #12]
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	f042 0202 	orr.w	r2, r2, #2
 800986a:	60da      	str	r2, [r3, #12]
      break;
 800986c:	e01d      	b.n	80098aa <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	68da      	ldr	r2, [r3, #12]
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	f042 0204 	orr.w	r2, r2, #4
 800987c:	60da      	str	r2, [r3, #12]
      break;
 800987e:	e014      	b.n	80098aa <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	68da      	ldr	r2, [r3, #12]
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	f042 0208 	orr.w	r2, r2, #8
 800988e:	60da      	str	r2, [r3, #12]
      break;
 8009890:	e00b      	b.n	80098aa <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	68da      	ldr	r2, [r3, #12]
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	f042 0210 	orr.w	r2, r2, #16
 80098a0:	60da      	str	r2, [r3, #12]
      break;
 80098a2:	e002      	b.n	80098aa <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 80098a4:	2301      	movs	r3, #1
 80098a6:	73fb      	strb	r3, [r7, #15]
      break;
 80098a8:	bf00      	nop
  }

  if (status == HAL_OK)
 80098aa:	7bfb      	ldrb	r3, [r7, #15]
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	d14e      	bne.n	800994e <HAL_TIM_IC_Start_IT+0x276>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	2201      	movs	r2, #1
 80098b6:	6839      	ldr	r1, [r7, #0]
 80098b8:	4618      	mov	r0, r3
 80098ba:	f000 fc89 	bl	800a1d0 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	4a25      	ldr	r2, [pc, #148]	@ (8009958 <HAL_TIM_IC_Start_IT+0x280>)
 80098c4:	4293      	cmp	r3, r2
 80098c6:	d022      	beq.n	800990e <HAL_TIM_IC_Start_IT+0x236>
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80098d0:	d01d      	beq.n	800990e <HAL_TIM_IC_Start_IT+0x236>
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	4a21      	ldr	r2, [pc, #132]	@ (800995c <HAL_TIM_IC_Start_IT+0x284>)
 80098d8:	4293      	cmp	r3, r2
 80098da:	d018      	beq.n	800990e <HAL_TIM_IC_Start_IT+0x236>
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	4a1f      	ldr	r2, [pc, #124]	@ (8009960 <HAL_TIM_IC_Start_IT+0x288>)
 80098e2:	4293      	cmp	r3, r2
 80098e4:	d013      	beq.n	800990e <HAL_TIM_IC_Start_IT+0x236>
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	4a1e      	ldr	r2, [pc, #120]	@ (8009964 <HAL_TIM_IC_Start_IT+0x28c>)
 80098ec:	4293      	cmp	r3, r2
 80098ee:	d00e      	beq.n	800990e <HAL_TIM_IC_Start_IT+0x236>
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	4a1c      	ldr	r2, [pc, #112]	@ (8009968 <HAL_TIM_IC_Start_IT+0x290>)
 80098f6:	4293      	cmp	r3, r2
 80098f8:	d009      	beq.n	800990e <HAL_TIM_IC_Start_IT+0x236>
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	4a1b      	ldr	r2, [pc, #108]	@ (800996c <HAL_TIM_IC_Start_IT+0x294>)
 8009900:	4293      	cmp	r3, r2
 8009902:	d004      	beq.n	800990e <HAL_TIM_IC_Start_IT+0x236>
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	4a19      	ldr	r2, [pc, #100]	@ (8009970 <HAL_TIM_IC_Start_IT+0x298>)
 800990a:	4293      	cmp	r3, r2
 800990c:	d115      	bne.n	800993a <HAL_TIM_IC_Start_IT+0x262>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	689a      	ldr	r2, [r3, #8]
 8009914:	4b17      	ldr	r3, [pc, #92]	@ (8009974 <HAL_TIM_IC_Start_IT+0x29c>)
 8009916:	4013      	ands	r3, r2
 8009918:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800991a:	68bb      	ldr	r3, [r7, #8]
 800991c:	2b06      	cmp	r3, #6
 800991e:	d015      	beq.n	800994c <HAL_TIM_IC_Start_IT+0x274>
 8009920:	68bb      	ldr	r3, [r7, #8]
 8009922:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009926:	d011      	beq.n	800994c <HAL_TIM_IC_Start_IT+0x274>
      {
        __HAL_TIM_ENABLE(htim);
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	681a      	ldr	r2, [r3, #0]
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	f042 0201 	orr.w	r2, r2, #1
 8009936:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009938:	e008      	b.n	800994c <HAL_TIM_IC_Start_IT+0x274>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	681b      	ldr	r3, [r3, #0]
 800993e:	681a      	ldr	r2, [r3, #0]
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	f042 0201 	orr.w	r2, r2, #1
 8009948:	601a      	str	r2, [r3, #0]
 800994a:	e000      	b.n	800994e <HAL_TIM_IC_Start_IT+0x276>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800994c:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800994e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009950:	4618      	mov	r0, r3
 8009952:	3710      	adds	r7, #16
 8009954:	46bd      	mov	sp, r7
 8009956:	bd80      	pop	{r7, pc}
 8009958:	40012c00 	.word	0x40012c00
 800995c:	40000400 	.word	0x40000400
 8009960:	40000800 	.word	0x40000800
 8009964:	40000c00 	.word	0x40000c00
 8009968:	40013400 	.word	0x40013400
 800996c:	40014000 	.word	0x40014000
 8009970:	40015000 	.word	0x40015000
 8009974:	00010007 	.word	0x00010007

08009978 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009978:	b580      	push	{r7, lr}
 800997a:	b084      	sub	sp, #16
 800997c:	af00      	add	r7, sp, #0
 800997e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	68db      	ldr	r3, [r3, #12]
 8009986:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	691b      	ldr	r3, [r3, #16]
 800998e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8009990:	68bb      	ldr	r3, [r7, #8]
 8009992:	f003 0302 	and.w	r3, r3, #2
 8009996:	2b00      	cmp	r3, #0
 8009998:	d020      	beq.n	80099dc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800999a:	68fb      	ldr	r3, [r7, #12]
 800999c:	f003 0302 	and.w	r3, r3, #2
 80099a0:	2b00      	cmp	r3, #0
 80099a2:	d01b      	beq.n	80099dc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	f06f 0202 	mvn.w	r2, #2
 80099ac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	2201      	movs	r2, #1
 80099b2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	699b      	ldr	r3, [r3, #24]
 80099ba:	f003 0303 	and.w	r3, r3, #3
 80099be:	2b00      	cmp	r3, #0
 80099c0:	d003      	beq.n	80099ca <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80099c2:	6878      	ldr	r0, [r7, #4]
 80099c4:	f7f8 fd74 	bl	80024b0 <HAL_TIM_IC_CaptureCallback>
 80099c8:	e005      	b.n	80099d6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80099ca:	6878      	ldr	r0, [r7, #4]
 80099cc:	f000 fa04 	bl	8009dd8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80099d0:	6878      	ldr	r0, [r7, #4]
 80099d2:	f000 fa0b 	bl	8009dec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	2200      	movs	r2, #0
 80099da:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80099dc:	68bb      	ldr	r3, [r7, #8]
 80099de:	f003 0304 	and.w	r3, r3, #4
 80099e2:	2b00      	cmp	r3, #0
 80099e4:	d020      	beq.n	8009a28 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	f003 0304 	and.w	r3, r3, #4
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	d01b      	beq.n	8009a28 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	f06f 0204 	mvn.w	r2, #4
 80099f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	2202      	movs	r2, #2
 80099fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	699b      	ldr	r3, [r3, #24]
 8009a06:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d003      	beq.n	8009a16 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009a0e:	6878      	ldr	r0, [r7, #4]
 8009a10:	f7f8 fd4e 	bl	80024b0 <HAL_TIM_IC_CaptureCallback>
 8009a14:	e005      	b.n	8009a22 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009a16:	6878      	ldr	r0, [r7, #4]
 8009a18:	f000 f9de 	bl	8009dd8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009a1c:	6878      	ldr	r0, [r7, #4]
 8009a1e:	f000 f9e5 	bl	8009dec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	2200      	movs	r2, #0
 8009a26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8009a28:	68bb      	ldr	r3, [r7, #8]
 8009a2a:	f003 0308 	and.w	r3, r3, #8
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d020      	beq.n	8009a74 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8009a32:	68fb      	ldr	r3, [r7, #12]
 8009a34:	f003 0308 	and.w	r3, r3, #8
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	d01b      	beq.n	8009a74 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	f06f 0208 	mvn.w	r2, #8
 8009a44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	2204      	movs	r2, #4
 8009a4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	69db      	ldr	r3, [r3, #28]
 8009a52:	f003 0303 	and.w	r3, r3, #3
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d003      	beq.n	8009a62 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009a5a:	6878      	ldr	r0, [r7, #4]
 8009a5c:	f7f8 fd28 	bl	80024b0 <HAL_TIM_IC_CaptureCallback>
 8009a60:	e005      	b.n	8009a6e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009a62:	6878      	ldr	r0, [r7, #4]
 8009a64:	f000 f9b8 	bl	8009dd8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009a68:	6878      	ldr	r0, [r7, #4]
 8009a6a:	f000 f9bf 	bl	8009dec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	2200      	movs	r2, #0
 8009a72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8009a74:	68bb      	ldr	r3, [r7, #8]
 8009a76:	f003 0310 	and.w	r3, r3, #16
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d020      	beq.n	8009ac0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	f003 0310 	and.w	r3, r3, #16
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	d01b      	beq.n	8009ac0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	f06f 0210 	mvn.w	r2, #16
 8009a90:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	2208      	movs	r2, #8
 8009a96:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	69db      	ldr	r3, [r3, #28]
 8009a9e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d003      	beq.n	8009aae <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009aa6:	6878      	ldr	r0, [r7, #4]
 8009aa8:	f7f8 fd02 	bl	80024b0 <HAL_TIM_IC_CaptureCallback>
 8009aac:	e005      	b.n	8009aba <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009aae:	6878      	ldr	r0, [r7, #4]
 8009ab0:	f000 f992 	bl	8009dd8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009ab4:	6878      	ldr	r0, [r7, #4]
 8009ab6:	f000 f999 	bl	8009dec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	2200      	movs	r2, #0
 8009abe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8009ac0:	68bb      	ldr	r3, [r7, #8]
 8009ac2:	f003 0301 	and.w	r3, r3, #1
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d00c      	beq.n	8009ae4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8009aca:	68fb      	ldr	r3, [r7, #12]
 8009acc:	f003 0301 	and.w	r3, r3, #1
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	d007      	beq.n	8009ae4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	f06f 0201 	mvn.w	r2, #1
 8009adc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009ade:	6878      	ldr	r0, [r7, #4]
 8009ae0:	f7f7 fc82 	bl	80013e8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8009ae4:	68bb      	ldr	r3, [r7, #8]
 8009ae6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	d104      	bne.n	8009af8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8009aee:	68bb      	ldr	r3, [r7, #8]
 8009af0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	d00c      	beq.n	8009b12 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009af8:	68fb      	ldr	r3, [r7, #12]
 8009afa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009afe:	2b00      	cmp	r3, #0
 8009b00:	d007      	beq.n	8009b12 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8009b0a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009b0c:	6878      	ldr	r0, [r7, #4]
 8009b0e:	f000 fc25 	bl	800a35c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8009b12:	68bb      	ldr	r3, [r7, #8]
 8009b14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	d00c      	beq.n	8009b36 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	d007      	beq.n	8009b36 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8009b2e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8009b30:	6878      	ldr	r0, [r7, #4]
 8009b32:	f000 fc1d 	bl	800a370 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8009b36:	68bb      	ldr	r3, [r7, #8]
 8009b38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	d00c      	beq.n	8009b5a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8009b40:	68fb      	ldr	r3, [r7, #12]
 8009b42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d007      	beq.n	8009b5a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8009b52:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009b54:	6878      	ldr	r0, [r7, #4]
 8009b56:	f000 f953 	bl	8009e00 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8009b5a:	68bb      	ldr	r3, [r7, #8]
 8009b5c:	f003 0320 	and.w	r3, r3, #32
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	d00c      	beq.n	8009b7e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	f003 0320 	and.w	r3, r3, #32
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d007      	beq.n	8009b7e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	f06f 0220 	mvn.w	r2, #32
 8009b76:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009b78:	6878      	ldr	r0, [r7, #4]
 8009b7a:	f000 fbe5 	bl	800a348 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8009b7e:	68bb      	ldr	r3, [r7, #8]
 8009b80:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	d00c      	beq.n	8009ba2 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8009b88:	68fb      	ldr	r3, [r7, #12]
 8009b8a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d007      	beq.n	8009ba2 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8009b9a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8009b9c:	6878      	ldr	r0, [r7, #4]
 8009b9e:	f000 fbf1 	bl	800a384 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8009ba2:	68bb      	ldr	r3, [r7, #8]
 8009ba4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	d00c      	beq.n	8009bc6 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009bb2:	2b00      	cmp	r3, #0
 8009bb4:	d007      	beq.n	8009bc6 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8009bbe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8009bc0:	6878      	ldr	r0, [r7, #4]
 8009bc2:	f000 fbe9 	bl	800a398 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8009bc6:	68bb      	ldr	r3, [r7, #8]
 8009bc8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009bcc:	2b00      	cmp	r3, #0
 8009bce:	d00c      	beq.n	8009bea <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d007      	beq.n	8009bea <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8009be2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8009be4:	6878      	ldr	r0, [r7, #4]
 8009be6:	f000 fbe1 	bl	800a3ac <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8009bea:	68bb      	ldr	r3, [r7, #8]
 8009bec:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009bf0:	2b00      	cmp	r3, #0
 8009bf2:	d00c      	beq.n	8009c0e <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d007      	beq.n	8009c0e <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8009c06:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8009c08:	6878      	ldr	r0, [r7, #4]
 8009c0a:	f000 fbd9 	bl	800a3c0 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009c0e:	bf00      	nop
 8009c10:	3710      	adds	r7, #16
 8009c12:	46bd      	mov	sp, r7
 8009c14:	bd80      	pop	{r7, pc}

08009c16 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8009c16:	b580      	push	{r7, lr}
 8009c18:	b086      	sub	sp, #24
 8009c1a:	af00      	add	r7, sp, #0
 8009c1c:	60f8      	str	r0, [r7, #12]
 8009c1e:	60b9      	str	r1, [r7, #8]
 8009c20:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009c22:	2300      	movs	r3, #0
 8009c24:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009c2c:	2b01      	cmp	r3, #1
 8009c2e:	d101      	bne.n	8009c34 <HAL_TIM_IC_ConfigChannel+0x1e>
 8009c30:	2302      	movs	r3, #2
 8009c32:	e088      	b.n	8009d46 <HAL_TIM_IC_ConfigChannel+0x130>
 8009c34:	68fb      	ldr	r3, [r7, #12]
 8009c36:	2201      	movs	r2, #1
 8009c38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	2b00      	cmp	r3, #0
 8009c40:	d11b      	bne.n	8009c7a <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8009c46:	68bb      	ldr	r3, [r7, #8]
 8009c48:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8009c4a:	68bb      	ldr	r3, [r7, #8]
 8009c4c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8009c4e:	68bb      	ldr	r3, [r7, #8]
 8009c50:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8009c52:	f000 f993 	bl	8009f7c <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8009c56:	68fb      	ldr	r3, [r7, #12]
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	699a      	ldr	r2, [r3, #24]
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	f022 020c 	bic.w	r2, r2, #12
 8009c64:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8009c66:	68fb      	ldr	r3, [r7, #12]
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	6999      	ldr	r1, [r3, #24]
 8009c6c:	68bb      	ldr	r3, [r7, #8]
 8009c6e:	689a      	ldr	r2, [r3, #8]
 8009c70:	68fb      	ldr	r3, [r7, #12]
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	430a      	orrs	r2, r1
 8009c76:	619a      	str	r2, [r3, #24]
 8009c78:	e060      	b.n	8009d3c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	2b04      	cmp	r3, #4
 8009c7e:	d11c      	bne.n	8009cba <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8009c84:	68bb      	ldr	r3, [r7, #8]
 8009c86:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8009c88:	68bb      	ldr	r3, [r7, #8]
 8009c8a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8009c8c:	68bb      	ldr	r3, [r7, #8]
 8009c8e:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8009c90:	f000 f9e8 	bl	800a064 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	699a      	ldr	r2, [r3, #24]
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8009ca2:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	6999      	ldr	r1, [r3, #24]
 8009caa:	68bb      	ldr	r3, [r7, #8]
 8009cac:	689b      	ldr	r3, [r3, #8]
 8009cae:	021a      	lsls	r2, r3, #8
 8009cb0:	68fb      	ldr	r3, [r7, #12]
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	430a      	orrs	r2, r1
 8009cb6:	619a      	str	r2, [r3, #24]
 8009cb8:	e040      	b.n	8009d3c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	2b08      	cmp	r3, #8
 8009cbe:	d11b      	bne.n	8009cf8 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8009cc0:	68fb      	ldr	r3, [r7, #12]
 8009cc2:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8009cc4:	68bb      	ldr	r3, [r7, #8]
 8009cc6:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8009cc8:	68bb      	ldr	r3, [r7, #8]
 8009cca:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8009ccc:	68bb      	ldr	r3, [r7, #8]
 8009cce:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8009cd0:	f000 fa05 	bl	800a0de <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	69da      	ldr	r2, [r3, #28]
 8009cda:	68fb      	ldr	r3, [r7, #12]
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	f022 020c 	bic.w	r2, r2, #12
 8009ce2:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	681b      	ldr	r3, [r3, #0]
 8009ce8:	69d9      	ldr	r1, [r3, #28]
 8009cea:	68bb      	ldr	r3, [r7, #8]
 8009cec:	689a      	ldr	r2, [r3, #8]
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	430a      	orrs	r2, r1
 8009cf4:	61da      	str	r2, [r3, #28]
 8009cf6:	e021      	b.n	8009d3c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	2b0c      	cmp	r3, #12
 8009cfc:	d11c      	bne.n	8009d38 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8009d02:	68bb      	ldr	r3, [r7, #8]
 8009d04:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8009d06:	68bb      	ldr	r3, [r7, #8]
 8009d08:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8009d0a:	68bb      	ldr	r3, [r7, #8]
 8009d0c:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8009d0e:	f000 fa22 	bl	800a156 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8009d12:	68fb      	ldr	r3, [r7, #12]
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	69da      	ldr	r2, [r3, #28]
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8009d20:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8009d22:	68fb      	ldr	r3, [r7, #12]
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	69d9      	ldr	r1, [r3, #28]
 8009d28:	68bb      	ldr	r3, [r7, #8]
 8009d2a:	689b      	ldr	r3, [r3, #8]
 8009d2c:	021a      	lsls	r2, r3, #8
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	430a      	orrs	r2, r1
 8009d34:	61da      	str	r2, [r3, #28]
 8009d36:	e001      	b.n	8009d3c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8009d38:	2301      	movs	r3, #1
 8009d3a:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	2200      	movs	r2, #0
 8009d40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009d44:	7dfb      	ldrb	r3, [r7, #23]
}
 8009d46:	4618      	mov	r0, r3
 8009d48:	3718      	adds	r7, #24
 8009d4a:	46bd      	mov	sp, r7
 8009d4c:	bd80      	pop	{r7, pc}
	...

08009d50 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009d50:	b480      	push	{r7}
 8009d52:	b085      	sub	sp, #20
 8009d54:	af00      	add	r7, sp, #0
 8009d56:	6078      	str	r0, [r7, #4]
 8009d58:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8009d5a:	2300      	movs	r3, #0
 8009d5c:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8009d5e:	683b      	ldr	r3, [r7, #0]
 8009d60:	2b0c      	cmp	r3, #12
 8009d62:	d831      	bhi.n	8009dc8 <HAL_TIM_ReadCapturedValue+0x78>
 8009d64:	a201      	add	r2, pc, #4	@ (adr r2, 8009d6c <HAL_TIM_ReadCapturedValue+0x1c>)
 8009d66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d6a:	bf00      	nop
 8009d6c:	08009da1 	.word	0x08009da1
 8009d70:	08009dc9 	.word	0x08009dc9
 8009d74:	08009dc9 	.word	0x08009dc9
 8009d78:	08009dc9 	.word	0x08009dc9
 8009d7c:	08009dab 	.word	0x08009dab
 8009d80:	08009dc9 	.word	0x08009dc9
 8009d84:	08009dc9 	.word	0x08009dc9
 8009d88:	08009dc9 	.word	0x08009dc9
 8009d8c:	08009db5 	.word	0x08009db5
 8009d90:	08009dc9 	.word	0x08009dc9
 8009d94:	08009dc9 	.word	0x08009dc9
 8009d98:	08009dc9 	.word	0x08009dc9
 8009d9c:	08009dbf 	.word	0x08009dbf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009da6:	60fb      	str	r3, [r7, #12]

      break;
 8009da8:	e00f      	b.n	8009dca <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009db0:	60fb      	str	r3, [r7, #12]

      break;
 8009db2:	e00a      	b.n	8009dca <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009dba:	60fb      	str	r3, [r7, #12]

      break;
 8009dbc:	e005      	b.n	8009dca <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009dc4:	60fb      	str	r3, [r7, #12]

      break;
 8009dc6:	e000      	b.n	8009dca <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8009dc8:	bf00      	nop
  }

  return tmpreg;
 8009dca:	68fb      	ldr	r3, [r7, #12]
}
 8009dcc:	4618      	mov	r0, r3
 8009dce:	3714      	adds	r7, #20
 8009dd0:	46bd      	mov	sp, r7
 8009dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dd6:	4770      	bx	lr

08009dd8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009dd8:	b480      	push	{r7}
 8009dda:	b083      	sub	sp, #12
 8009ddc:	af00      	add	r7, sp, #0
 8009dde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009de0:	bf00      	nop
 8009de2:	370c      	adds	r7, #12
 8009de4:	46bd      	mov	sp, r7
 8009de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dea:	4770      	bx	lr

08009dec <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009dec:	b480      	push	{r7}
 8009dee:	b083      	sub	sp, #12
 8009df0:	af00      	add	r7, sp, #0
 8009df2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009df4:	bf00      	nop
 8009df6:	370c      	adds	r7, #12
 8009df8:	46bd      	mov	sp, r7
 8009dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dfe:	4770      	bx	lr

08009e00 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009e00:	b480      	push	{r7}
 8009e02:	b083      	sub	sp, #12
 8009e04:	af00      	add	r7, sp, #0
 8009e06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009e08:	bf00      	nop
 8009e0a:	370c      	adds	r7, #12
 8009e0c:	46bd      	mov	sp, r7
 8009e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e12:	4770      	bx	lr

08009e14 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009e14:	b480      	push	{r7}
 8009e16:	b085      	sub	sp, #20
 8009e18:	af00      	add	r7, sp, #0
 8009e1a:	6078      	str	r0, [r7, #4]
 8009e1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	681b      	ldr	r3, [r3, #0]
 8009e22:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	4a4c      	ldr	r2, [pc, #304]	@ (8009f58 <TIM_Base_SetConfig+0x144>)
 8009e28:	4293      	cmp	r3, r2
 8009e2a:	d017      	beq.n	8009e5c <TIM_Base_SetConfig+0x48>
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009e32:	d013      	beq.n	8009e5c <TIM_Base_SetConfig+0x48>
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	4a49      	ldr	r2, [pc, #292]	@ (8009f5c <TIM_Base_SetConfig+0x148>)
 8009e38:	4293      	cmp	r3, r2
 8009e3a:	d00f      	beq.n	8009e5c <TIM_Base_SetConfig+0x48>
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	4a48      	ldr	r2, [pc, #288]	@ (8009f60 <TIM_Base_SetConfig+0x14c>)
 8009e40:	4293      	cmp	r3, r2
 8009e42:	d00b      	beq.n	8009e5c <TIM_Base_SetConfig+0x48>
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	4a47      	ldr	r2, [pc, #284]	@ (8009f64 <TIM_Base_SetConfig+0x150>)
 8009e48:	4293      	cmp	r3, r2
 8009e4a:	d007      	beq.n	8009e5c <TIM_Base_SetConfig+0x48>
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	4a46      	ldr	r2, [pc, #280]	@ (8009f68 <TIM_Base_SetConfig+0x154>)
 8009e50:	4293      	cmp	r3, r2
 8009e52:	d003      	beq.n	8009e5c <TIM_Base_SetConfig+0x48>
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	4a45      	ldr	r2, [pc, #276]	@ (8009f6c <TIM_Base_SetConfig+0x158>)
 8009e58:	4293      	cmp	r3, r2
 8009e5a:	d108      	bne.n	8009e6e <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009e5c:	68fb      	ldr	r3, [r7, #12]
 8009e5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009e62:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009e64:	683b      	ldr	r3, [r7, #0]
 8009e66:	685b      	ldr	r3, [r3, #4]
 8009e68:	68fa      	ldr	r2, [r7, #12]
 8009e6a:	4313      	orrs	r3, r2
 8009e6c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	4a39      	ldr	r2, [pc, #228]	@ (8009f58 <TIM_Base_SetConfig+0x144>)
 8009e72:	4293      	cmp	r3, r2
 8009e74:	d023      	beq.n	8009ebe <TIM_Base_SetConfig+0xaa>
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009e7c:	d01f      	beq.n	8009ebe <TIM_Base_SetConfig+0xaa>
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	4a36      	ldr	r2, [pc, #216]	@ (8009f5c <TIM_Base_SetConfig+0x148>)
 8009e82:	4293      	cmp	r3, r2
 8009e84:	d01b      	beq.n	8009ebe <TIM_Base_SetConfig+0xaa>
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	4a35      	ldr	r2, [pc, #212]	@ (8009f60 <TIM_Base_SetConfig+0x14c>)
 8009e8a:	4293      	cmp	r3, r2
 8009e8c:	d017      	beq.n	8009ebe <TIM_Base_SetConfig+0xaa>
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	4a34      	ldr	r2, [pc, #208]	@ (8009f64 <TIM_Base_SetConfig+0x150>)
 8009e92:	4293      	cmp	r3, r2
 8009e94:	d013      	beq.n	8009ebe <TIM_Base_SetConfig+0xaa>
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	4a33      	ldr	r2, [pc, #204]	@ (8009f68 <TIM_Base_SetConfig+0x154>)
 8009e9a:	4293      	cmp	r3, r2
 8009e9c:	d00f      	beq.n	8009ebe <TIM_Base_SetConfig+0xaa>
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	4a33      	ldr	r2, [pc, #204]	@ (8009f70 <TIM_Base_SetConfig+0x15c>)
 8009ea2:	4293      	cmp	r3, r2
 8009ea4:	d00b      	beq.n	8009ebe <TIM_Base_SetConfig+0xaa>
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	4a32      	ldr	r2, [pc, #200]	@ (8009f74 <TIM_Base_SetConfig+0x160>)
 8009eaa:	4293      	cmp	r3, r2
 8009eac:	d007      	beq.n	8009ebe <TIM_Base_SetConfig+0xaa>
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	4a31      	ldr	r2, [pc, #196]	@ (8009f78 <TIM_Base_SetConfig+0x164>)
 8009eb2:	4293      	cmp	r3, r2
 8009eb4:	d003      	beq.n	8009ebe <TIM_Base_SetConfig+0xaa>
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	4a2c      	ldr	r2, [pc, #176]	@ (8009f6c <TIM_Base_SetConfig+0x158>)
 8009eba:	4293      	cmp	r3, r2
 8009ebc:	d108      	bne.n	8009ed0 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009ebe:	68fb      	ldr	r3, [r7, #12]
 8009ec0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009ec4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009ec6:	683b      	ldr	r3, [r7, #0]
 8009ec8:	68db      	ldr	r3, [r3, #12]
 8009eca:	68fa      	ldr	r2, [r7, #12]
 8009ecc:	4313      	orrs	r3, r2
 8009ece:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009ed0:	68fb      	ldr	r3, [r7, #12]
 8009ed2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009ed6:	683b      	ldr	r3, [r7, #0]
 8009ed8:	695b      	ldr	r3, [r3, #20]
 8009eda:	4313      	orrs	r3, r2
 8009edc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	68fa      	ldr	r2, [r7, #12]
 8009ee2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009ee4:	683b      	ldr	r3, [r7, #0]
 8009ee6:	689a      	ldr	r2, [r3, #8]
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009eec:	683b      	ldr	r3, [r7, #0]
 8009eee:	681a      	ldr	r2, [r3, #0]
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	4a18      	ldr	r2, [pc, #96]	@ (8009f58 <TIM_Base_SetConfig+0x144>)
 8009ef8:	4293      	cmp	r3, r2
 8009efa:	d013      	beq.n	8009f24 <TIM_Base_SetConfig+0x110>
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	4a1a      	ldr	r2, [pc, #104]	@ (8009f68 <TIM_Base_SetConfig+0x154>)
 8009f00:	4293      	cmp	r3, r2
 8009f02:	d00f      	beq.n	8009f24 <TIM_Base_SetConfig+0x110>
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	4a1a      	ldr	r2, [pc, #104]	@ (8009f70 <TIM_Base_SetConfig+0x15c>)
 8009f08:	4293      	cmp	r3, r2
 8009f0a:	d00b      	beq.n	8009f24 <TIM_Base_SetConfig+0x110>
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	4a19      	ldr	r2, [pc, #100]	@ (8009f74 <TIM_Base_SetConfig+0x160>)
 8009f10:	4293      	cmp	r3, r2
 8009f12:	d007      	beq.n	8009f24 <TIM_Base_SetConfig+0x110>
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	4a18      	ldr	r2, [pc, #96]	@ (8009f78 <TIM_Base_SetConfig+0x164>)
 8009f18:	4293      	cmp	r3, r2
 8009f1a:	d003      	beq.n	8009f24 <TIM_Base_SetConfig+0x110>
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	4a13      	ldr	r2, [pc, #76]	@ (8009f6c <TIM_Base_SetConfig+0x158>)
 8009f20:	4293      	cmp	r3, r2
 8009f22:	d103      	bne.n	8009f2c <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009f24:	683b      	ldr	r3, [r7, #0]
 8009f26:	691a      	ldr	r2, [r3, #16]
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	2201      	movs	r2, #1
 8009f30:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	691b      	ldr	r3, [r3, #16]
 8009f36:	f003 0301 	and.w	r3, r3, #1
 8009f3a:	2b01      	cmp	r3, #1
 8009f3c:	d105      	bne.n	8009f4a <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	691b      	ldr	r3, [r3, #16]
 8009f42:	f023 0201 	bic.w	r2, r3, #1
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	611a      	str	r2, [r3, #16]
  }
}
 8009f4a:	bf00      	nop
 8009f4c:	3714      	adds	r7, #20
 8009f4e:	46bd      	mov	sp, r7
 8009f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f54:	4770      	bx	lr
 8009f56:	bf00      	nop
 8009f58:	40012c00 	.word	0x40012c00
 8009f5c:	40000400 	.word	0x40000400
 8009f60:	40000800 	.word	0x40000800
 8009f64:	40000c00 	.word	0x40000c00
 8009f68:	40013400 	.word	0x40013400
 8009f6c:	40015000 	.word	0x40015000
 8009f70:	40014000 	.word	0x40014000
 8009f74:	40014400 	.word	0x40014400
 8009f78:	40014800 	.word	0x40014800

08009f7c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8009f7c:	b480      	push	{r7}
 8009f7e:	b087      	sub	sp, #28
 8009f80:	af00      	add	r7, sp, #0
 8009f82:	60f8      	str	r0, [r7, #12]
 8009f84:	60b9      	str	r1, [r7, #8]
 8009f86:	607a      	str	r2, [r7, #4]
 8009f88:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	6a1b      	ldr	r3, [r3, #32]
 8009f8e:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	6a1b      	ldr	r3, [r3, #32]
 8009f94:	f023 0201 	bic.w	r2, r3, #1
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009f9c:	68fb      	ldr	r3, [r7, #12]
 8009f9e:	699b      	ldr	r3, [r3, #24]
 8009fa0:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	4a28      	ldr	r2, [pc, #160]	@ (800a048 <TIM_TI1_SetConfig+0xcc>)
 8009fa6:	4293      	cmp	r3, r2
 8009fa8:	d01b      	beq.n	8009fe2 <TIM_TI1_SetConfig+0x66>
 8009faa:	68fb      	ldr	r3, [r7, #12]
 8009fac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009fb0:	d017      	beq.n	8009fe2 <TIM_TI1_SetConfig+0x66>
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	4a25      	ldr	r2, [pc, #148]	@ (800a04c <TIM_TI1_SetConfig+0xd0>)
 8009fb6:	4293      	cmp	r3, r2
 8009fb8:	d013      	beq.n	8009fe2 <TIM_TI1_SetConfig+0x66>
 8009fba:	68fb      	ldr	r3, [r7, #12]
 8009fbc:	4a24      	ldr	r2, [pc, #144]	@ (800a050 <TIM_TI1_SetConfig+0xd4>)
 8009fbe:	4293      	cmp	r3, r2
 8009fc0:	d00f      	beq.n	8009fe2 <TIM_TI1_SetConfig+0x66>
 8009fc2:	68fb      	ldr	r3, [r7, #12]
 8009fc4:	4a23      	ldr	r2, [pc, #140]	@ (800a054 <TIM_TI1_SetConfig+0xd8>)
 8009fc6:	4293      	cmp	r3, r2
 8009fc8:	d00b      	beq.n	8009fe2 <TIM_TI1_SetConfig+0x66>
 8009fca:	68fb      	ldr	r3, [r7, #12]
 8009fcc:	4a22      	ldr	r2, [pc, #136]	@ (800a058 <TIM_TI1_SetConfig+0xdc>)
 8009fce:	4293      	cmp	r3, r2
 8009fd0:	d007      	beq.n	8009fe2 <TIM_TI1_SetConfig+0x66>
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	4a21      	ldr	r2, [pc, #132]	@ (800a05c <TIM_TI1_SetConfig+0xe0>)
 8009fd6:	4293      	cmp	r3, r2
 8009fd8:	d003      	beq.n	8009fe2 <TIM_TI1_SetConfig+0x66>
 8009fda:	68fb      	ldr	r3, [r7, #12]
 8009fdc:	4a20      	ldr	r2, [pc, #128]	@ (800a060 <TIM_TI1_SetConfig+0xe4>)
 8009fde:	4293      	cmp	r3, r2
 8009fe0:	d101      	bne.n	8009fe6 <TIM_TI1_SetConfig+0x6a>
 8009fe2:	2301      	movs	r3, #1
 8009fe4:	e000      	b.n	8009fe8 <TIM_TI1_SetConfig+0x6c>
 8009fe6:	2300      	movs	r3, #0
 8009fe8:	2b00      	cmp	r3, #0
 8009fea:	d008      	beq.n	8009ffe <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8009fec:	697b      	ldr	r3, [r7, #20]
 8009fee:	f023 0303 	bic.w	r3, r3, #3
 8009ff2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8009ff4:	697a      	ldr	r2, [r7, #20]
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	4313      	orrs	r3, r2
 8009ffa:	617b      	str	r3, [r7, #20]
 8009ffc:	e003      	b.n	800a006 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8009ffe:	697b      	ldr	r3, [r7, #20]
 800a000:	f043 0301 	orr.w	r3, r3, #1
 800a004:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a006:	697b      	ldr	r3, [r7, #20]
 800a008:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a00c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800a00e:	683b      	ldr	r3, [r7, #0]
 800a010:	011b      	lsls	r3, r3, #4
 800a012:	b2db      	uxtb	r3, r3
 800a014:	697a      	ldr	r2, [r7, #20]
 800a016:	4313      	orrs	r3, r2
 800a018:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a01a:	693b      	ldr	r3, [r7, #16]
 800a01c:	f023 030a 	bic.w	r3, r3, #10
 800a020:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800a022:	68bb      	ldr	r3, [r7, #8]
 800a024:	f003 030a 	and.w	r3, r3, #10
 800a028:	693a      	ldr	r2, [r7, #16]
 800a02a:	4313      	orrs	r3, r2
 800a02c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	697a      	ldr	r2, [r7, #20]
 800a032:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	693a      	ldr	r2, [r7, #16]
 800a038:	621a      	str	r2, [r3, #32]
}
 800a03a:	bf00      	nop
 800a03c:	371c      	adds	r7, #28
 800a03e:	46bd      	mov	sp, r7
 800a040:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a044:	4770      	bx	lr
 800a046:	bf00      	nop
 800a048:	40012c00 	.word	0x40012c00
 800a04c:	40000400 	.word	0x40000400
 800a050:	40000800 	.word	0x40000800
 800a054:	40000c00 	.word	0x40000c00
 800a058:	40013400 	.word	0x40013400
 800a05c:	40014000 	.word	0x40014000
 800a060:	40015000 	.word	0x40015000

0800a064 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800a064:	b480      	push	{r7}
 800a066:	b087      	sub	sp, #28
 800a068:	af00      	add	r7, sp, #0
 800a06a:	60f8      	str	r0, [r7, #12]
 800a06c:	60b9      	str	r1, [r7, #8]
 800a06e:	607a      	str	r2, [r7, #4]
 800a070:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800a072:	68fb      	ldr	r3, [r7, #12]
 800a074:	6a1b      	ldr	r3, [r3, #32]
 800a076:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a078:	68fb      	ldr	r3, [r7, #12]
 800a07a:	6a1b      	ldr	r3, [r3, #32]
 800a07c:	f023 0210 	bic.w	r2, r3, #16
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	699b      	ldr	r3, [r3, #24]
 800a088:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800a08a:	693b      	ldr	r3, [r7, #16]
 800a08c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a090:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	021b      	lsls	r3, r3, #8
 800a096:	693a      	ldr	r2, [r7, #16]
 800a098:	4313      	orrs	r3, r2
 800a09a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a09c:	693b      	ldr	r3, [r7, #16]
 800a09e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800a0a2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800a0a4:	683b      	ldr	r3, [r7, #0]
 800a0a6:	031b      	lsls	r3, r3, #12
 800a0a8:	b29b      	uxth	r3, r3
 800a0aa:	693a      	ldr	r2, [r7, #16]
 800a0ac:	4313      	orrs	r3, r2
 800a0ae:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a0b0:	697b      	ldr	r3, [r7, #20]
 800a0b2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800a0b6:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800a0b8:	68bb      	ldr	r3, [r7, #8]
 800a0ba:	011b      	lsls	r3, r3, #4
 800a0bc:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800a0c0:	697a      	ldr	r2, [r7, #20]
 800a0c2:	4313      	orrs	r3, r2
 800a0c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a0c6:	68fb      	ldr	r3, [r7, #12]
 800a0c8:	693a      	ldr	r2, [r7, #16]
 800a0ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	697a      	ldr	r2, [r7, #20]
 800a0d0:	621a      	str	r2, [r3, #32]
}
 800a0d2:	bf00      	nop
 800a0d4:	371c      	adds	r7, #28
 800a0d6:	46bd      	mov	sp, r7
 800a0d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0dc:	4770      	bx	lr

0800a0de <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800a0de:	b480      	push	{r7}
 800a0e0:	b087      	sub	sp, #28
 800a0e2:	af00      	add	r7, sp, #0
 800a0e4:	60f8      	str	r0, [r7, #12]
 800a0e6:	60b9      	str	r1, [r7, #8]
 800a0e8:	607a      	str	r2, [r7, #4]
 800a0ea:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	6a1b      	ldr	r3, [r3, #32]
 800a0f0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	6a1b      	ldr	r3, [r3, #32]
 800a0f6:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800a0fa:	68fb      	ldr	r3, [r7, #12]
 800a0fc:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800a0fe:	68fb      	ldr	r3, [r7, #12]
 800a100:	69db      	ldr	r3, [r3, #28]
 800a102:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800a104:	693b      	ldr	r3, [r7, #16]
 800a106:	f023 0303 	bic.w	r3, r3, #3
 800a10a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800a10c:	693a      	ldr	r2, [r7, #16]
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	4313      	orrs	r3, r2
 800a112:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800a114:	693b      	ldr	r3, [r7, #16]
 800a116:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a11a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800a11c:	683b      	ldr	r3, [r7, #0]
 800a11e:	011b      	lsls	r3, r3, #4
 800a120:	b2db      	uxtb	r3, r3
 800a122:	693a      	ldr	r2, [r7, #16]
 800a124:	4313      	orrs	r3, r2
 800a126:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800a128:	697b      	ldr	r3, [r7, #20]
 800a12a:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 800a12e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800a130:	68bb      	ldr	r3, [r7, #8]
 800a132:	021b      	lsls	r3, r3, #8
 800a134:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 800a138:	697a      	ldr	r2, [r7, #20]
 800a13a:	4313      	orrs	r3, r2
 800a13c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800a13e:	68fb      	ldr	r3, [r7, #12]
 800a140:	693a      	ldr	r2, [r7, #16]
 800a142:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800a144:	68fb      	ldr	r3, [r7, #12]
 800a146:	697a      	ldr	r2, [r7, #20]
 800a148:	621a      	str	r2, [r3, #32]
}
 800a14a:	bf00      	nop
 800a14c:	371c      	adds	r7, #28
 800a14e:	46bd      	mov	sp, r7
 800a150:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a154:	4770      	bx	lr

0800a156 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800a156:	b480      	push	{r7}
 800a158:	b087      	sub	sp, #28
 800a15a:	af00      	add	r7, sp, #0
 800a15c:	60f8      	str	r0, [r7, #12]
 800a15e:	60b9      	str	r1, [r7, #8]
 800a160:	607a      	str	r2, [r7, #4]
 800a162:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800a164:	68fb      	ldr	r3, [r7, #12]
 800a166:	6a1b      	ldr	r3, [r3, #32]
 800a168:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a16a:	68fb      	ldr	r3, [r7, #12]
 800a16c:	6a1b      	ldr	r3, [r3, #32]
 800a16e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a172:	68fb      	ldr	r3, [r7, #12]
 800a174:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800a176:	68fb      	ldr	r3, [r7, #12]
 800a178:	69db      	ldr	r3, [r3, #28]
 800a17a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800a17c:	693b      	ldr	r3, [r7, #16]
 800a17e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a182:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	021b      	lsls	r3, r3, #8
 800a188:	693a      	ldr	r2, [r7, #16]
 800a18a:	4313      	orrs	r3, r2
 800a18c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800a18e:	693b      	ldr	r3, [r7, #16]
 800a190:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800a194:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800a196:	683b      	ldr	r3, [r7, #0]
 800a198:	031b      	lsls	r3, r3, #12
 800a19a:	b29b      	uxth	r3, r3
 800a19c:	693a      	ldr	r2, [r7, #16]
 800a19e:	4313      	orrs	r3, r2
 800a1a0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800a1a2:	697b      	ldr	r3, [r7, #20]
 800a1a4:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800a1a8:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800a1aa:	68bb      	ldr	r3, [r7, #8]
 800a1ac:	031b      	lsls	r3, r3, #12
 800a1ae:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 800a1b2:	697a      	ldr	r2, [r7, #20]
 800a1b4:	4313      	orrs	r3, r2
 800a1b6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800a1b8:	68fb      	ldr	r3, [r7, #12]
 800a1ba:	693a      	ldr	r2, [r7, #16]
 800a1bc:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800a1be:	68fb      	ldr	r3, [r7, #12]
 800a1c0:	697a      	ldr	r2, [r7, #20]
 800a1c2:	621a      	str	r2, [r3, #32]
}
 800a1c4:	bf00      	nop
 800a1c6:	371c      	adds	r7, #28
 800a1c8:	46bd      	mov	sp, r7
 800a1ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ce:	4770      	bx	lr

0800a1d0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a1d0:	b480      	push	{r7}
 800a1d2:	b087      	sub	sp, #28
 800a1d4:	af00      	add	r7, sp, #0
 800a1d6:	60f8      	str	r0, [r7, #12]
 800a1d8:	60b9      	str	r1, [r7, #8]
 800a1da:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a1dc:	68bb      	ldr	r3, [r7, #8]
 800a1de:	f003 031f 	and.w	r3, r3, #31
 800a1e2:	2201      	movs	r2, #1
 800a1e4:	fa02 f303 	lsl.w	r3, r2, r3
 800a1e8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a1ea:	68fb      	ldr	r3, [r7, #12]
 800a1ec:	6a1a      	ldr	r2, [r3, #32]
 800a1ee:	697b      	ldr	r3, [r7, #20]
 800a1f0:	43db      	mvns	r3, r3
 800a1f2:	401a      	ands	r2, r3
 800a1f4:	68fb      	ldr	r3, [r7, #12]
 800a1f6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a1f8:	68fb      	ldr	r3, [r7, #12]
 800a1fa:	6a1a      	ldr	r2, [r3, #32]
 800a1fc:	68bb      	ldr	r3, [r7, #8]
 800a1fe:	f003 031f 	and.w	r3, r3, #31
 800a202:	6879      	ldr	r1, [r7, #4]
 800a204:	fa01 f303 	lsl.w	r3, r1, r3
 800a208:	431a      	orrs	r2, r3
 800a20a:	68fb      	ldr	r3, [r7, #12]
 800a20c:	621a      	str	r2, [r3, #32]
}
 800a20e:	bf00      	nop
 800a210:	371c      	adds	r7, #28
 800a212:	46bd      	mov	sp, r7
 800a214:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a218:	4770      	bx	lr
	...

0800a21c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a21c:	b480      	push	{r7}
 800a21e:	b085      	sub	sp, #20
 800a220:	af00      	add	r7, sp, #0
 800a222:	6078      	str	r0, [r7, #4]
 800a224:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a22c:	2b01      	cmp	r3, #1
 800a22e:	d101      	bne.n	800a234 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a230:	2302      	movs	r3, #2
 800a232:	e074      	b.n	800a31e <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	2201      	movs	r2, #1
 800a238:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	2202      	movs	r2, #2
 800a240:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	681b      	ldr	r3, [r3, #0]
 800a248:	685b      	ldr	r3, [r3, #4]
 800a24a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	689b      	ldr	r3, [r3, #8]
 800a252:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	4a34      	ldr	r2, [pc, #208]	@ (800a32c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800a25a:	4293      	cmp	r3, r2
 800a25c:	d009      	beq.n	800a272 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	4a33      	ldr	r2, [pc, #204]	@ (800a330 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800a264:	4293      	cmp	r3, r2
 800a266:	d004      	beq.n	800a272 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	4a31      	ldr	r2, [pc, #196]	@ (800a334 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800a26e:	4293      	cmp	r3, r2
 800a270:	d108      	bne.n	800a284 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a272:	68fb      	ldr	r3, [r7, #12]
 800a274:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800a278:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a27a:	683b      	ldr	r3, [r7, #0]
 800a27c:	685b      	ldr	r3, [r3, #4]
 800a27e:	68fa      	ldr	r2, [r7, #12]
 800a280:	4313      	orrs	r3, r2
 800a282:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a284:	68fb      	ldr	r3, [r7, #12]
 800a286:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800a28a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a28e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a290:	683b      	ldr	r3, [r7, #0]
 800a292:	681b      	ldr	r3, [r3, #0]
 800a294:	68fa      	ldr	r2, [r7, #12]
 800a296:	4313      	orrs	r3, r2
 800a298:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	681b      	ldr	r3, [r3, #0]
 800a29e:	68fa      	ldr	r2, [r7, #12]
 800a2a0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	4a21      	ldr	r2, [pc, #132]	@ (800a32c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800a2a8:	4293      	cmp	r3, r2
 800a2aa:	d022      	beq.n	800a2f2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a2b4:	d01d      	beq.n	800a2f2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	681b      	ldr	r3, [r3, #0]
 800a2ba:	4a1f      	ldr	r2, [pc, #124]	@ (800a338 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800a2bc:	4293      	cmp	r3, r2
 800a2be:	d018      	beq.n	800a2f2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	4a1d      	ldr	r2, [pc, #116]	@ (800a33c <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800a2c6:	4293      	cmp	r3, r2
 800a2c8:	d013      	beq.n	800a2f2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	681b      	ldr	r3, [r3, #0]
 800a2ce:	4a1c      	ldr	r2, [pc, #112]	@ (800a340 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800a2d0:	4293      	cmp	r3, r2
 800a2d2:	d00e      	beq.n	800a2f2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	681b      	ldr	r3, [r3, #0]
 800a2d8:	4a15      	ldr	r2, [pc, #84]	@ (800a330 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800a2da:	4293      	cmp	r3, r2
 800a2dc:	d009      	beq.n	800a2f2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	4a18      	ldr	r2, [pc, #96]	@ (800a344 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800a2e4:	4293      	cmp	r3, r2
 800a2e6:	d004      	beq.n	800a2f2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	4a11      	ldr	r2, [pc, #68]	@ (800a334 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800a2ee:	4293      	cmp	r3, r2
 800a2f0:	d10c      	bne.n	800a30c <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a2f2:	68bb      	ldr	r3, [r7, #8]
 800a2f4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a2f8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a2fa:	683b      	ldr	r3, [r7, #0]
 800a2fc:	689b      	ldr	r3, [r3, #8]
 800a2fe:	68ba      	ldr	r2, [r7, #8]
 800a300:	4313      	orrs	r3, r2
 800a302:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	68ba      	ldr	r2, [r7, #8]
 800a30a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	2201      	movs	r2, #1
 800a310:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	2200      	movs	r2, #0
 800a318:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a31c:	2300      	movs	r3, #0
}
 800a31e:	4618      	mov	r0, r3
 800a320:	3714      	adds	r7, #20
 800a322:	46bd      	mov	sp, r7
 800a324:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a328:	4770      	bx	lr
 800a32a:	bf00      	nop
 800a32c:	40012c00 	.word	0x40012c00
 800a330:	40013400 	.word	0x40013400
 800a334:	40015000 	.word	0x40015000
 800a338:	40000400 	.word	0x40000400
 800a33c:	40000800 	.word	0x40000800
 800a340:	40000c00 	.word	0x40000c00
 800a344:	40014000 	.word	0x40014000

0800a348 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a348:	b480      	push	{r7}
 800a34a:	b083      	sub	sp, #12
 800a34c:	af00      	add	r7, sp, #0
 800a34e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a350:	bf00      	nop
 800a352:	370c      	adds	r7, #12
 800a354:	46bd      	mov	sp, r7
 800a356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a35a:	4770      	bx	lr

0800a35c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a35c:	b480      	push	{r7}
 800a35e:	b083      	sub	sp, #12
 800a360:	af00      	add	r7, sp, #0
 800a362:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a364:	bf00      	nop
 800a366:	370c      	adds	r7, #12
 800a368:	46bd      	mov	sp, r7
 800a36a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a36e:	4770      	bx	lr

0800a370 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800a370:	b480      	push	{r7}
 800a372:	b083      	sub	sp, #12
 800a374:	af00      	add	r7, sp, #0
 800a376:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800a378:	bf00      	nop
 800a37a:	370c      	adds	r7, #12
 800a37c:	46bd      	mov	sp, r7
 800a37e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a382:	4770      	bx	lr

0800a384 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800a384:	b480      	push	{r7}
 800a386:	b083      	sub	sp, #12
 800a388:	af00      	add	r7, sp, #0
 800a38a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800a38c:	bf00      	nop
 800a38e:	370c      	adds	r7, #12
 800a390:	46bd      	mov	sp, r7
 800a392:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a396:	4770      	bx	lr

0800a398 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800a398:	b480      	push	{r7}
 800a39a:	b083      	sub	sp, #12
 800a39c:	af00      	add	r7, sp, #0
 800a39e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800a3a0:	bf00      	nop
 800a3a2:	370c      	adds	r7, #12
 800a3a4:	46bd      	mov	sp, r7
 800a3a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3aa:	4770      	bx	lr

0800a3ac <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800a3ac:	b480      	push	{r7}
 800a3ae:	b083      	sub	sp, #12
 800a3b0:	af00      	add	r7, sp, #0
 800a3b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800a3b4:	bf00      	nop
 800a3b6:	370c      	adds	r7, #12
 800a3b8:	46bd      	mov	sp, r7
 800a3ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3be:	4770      	bx	lr

0800a3c0 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800a3c0:	b480      	push	{r7}
 800a3c2:	b083      	sub	sp, #12
 800a3c4:	af00      	add	r7, sp, #0
 800a3c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800a3c8:	bf00      	nop
 800a3ca:	370c      	adds	r7, #12
 800a3cc:	46bd      	mov	sp, r7
 800a3ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3d2:	4770      	bx	lr

0800a3d4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a3d4:	b580      	push	{r7, lr}
 800a3d6:	b082      	sub	sp, #8
 800a3d8:	af00      	add	r7, sp, #0
 800a3da:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	2b00      	cmp	r3, #0
 800a3e0:	d101      	bne.n	800a3e6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a3e2:	2301      	movs	r3, #1
 800a3e4:	e042      	b.n	800a46c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a3ec:	2b00      	cmp	r3, #0
 800a3ee:	d106      	bne.n	800a3fe <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	2200      	movs	r2, #0
 800a3f4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a3f8:	6878      	ldr	r0, [r7, #4]
 800a3fa:	f7f7 fb01 	bl	8001a00 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	2224      	movs	r2, #36	@ 0x24
 800a402:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	681a      	ldr	r2, [r3, #0]
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	f022 0201 	bic.w	r2, r2, #1
 800a414:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a41a:	2b00      	cmp	r3, #0
 800a41c:	d002      	beq.n	800a424 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800a41e:	6878      	ldr	r0, [r7, #4]
 800a420:	f000 fb24 	bl	800aa6c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a424:	6878      	ldr	r0, [r7, #4]
 800a426:	f000 f825 	bl	800a474 <UART_SetConfig>
 800a42a:	4603      	mov	r3, r0
 800a42c:	2b01      	cmp	r3, #1
 800a42e:	d101      	bne.n	800a434 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800a430:	2301      	movs	r3, #1
 800a432:	e01b      	b.n	800a46c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	685a      	ldr	r2, [r3, #4]
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	681b      	ldr	r3, [r3, #0]
 800a43e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a442:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	681b      	ldr	r3, [r3, #0]
 800a448:	689a      	ldr	r2, [r3, #8]
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a452:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	681b      	ldr	r3, [r3, #0]
 800a458:	681a      	ldr	r2, [r3, #0]
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	681b      	ldr	r3, [r3, #0]
 800a45e:	f042 0201 	orr.w	r2, r2, #1
 800a462:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a464:	6878      	ldr	r0, [r7, #4]
 800a466:	f000 fba3 	bl	800abb0 <UART_CheckIdleState>
 800a46a:	4603      	mov	r3, r0
}
 800a46c:	4618      	mov	r0, r3
 800a46e:	3708      	adds	r7, #8
 800a470:	46bd      	mov	sp, r7
 800a472:	bd80      	pop	{r7, pc}

0800a474 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a474:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a478:	b08c      	sub	sp, #48	@ 0x30
 800a47a:	af00      	add	r7, sp, #0
 800a47c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a47e:	2300      	movs	r3, #0
 800a480:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a484:	697b      	ldr	r3, [r7, #20]
 800a486:	689a      	ldr	r2, [r3, #8]
 800a488:	697b      	ldr	r3, [r7, #20]
 800a48a:	691b      	ldr	r3, [r3, #16]
 800a48c:	431a      	orrs	r2, r3
 800a48e:	697b      	ldr	r3, [r7, #20]
 800a490:	695b      	ldr	r3, [r3, #20]
 800a492:	431a      	orrs	r2, r3
 800a494:	697b      	ldr	r3, [r7, #20]
 800a496:	69db      	ldr	r3, [r3, #28]
 800a498:	4313      	orrs	r3, r2
 800a49a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a49c:	697b      	ldr	r3, [r7, #20]
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	681a      	ldr	r2, [r3, #0]
 800a4a2:	4baa      	ldr	r3, [pc, #680]	@ (800a74c <UART_SetConfig+0x2d8>)
 800a4a4:	4013      	ands	r3, r2
 800a4a6:	697a      	ldr	r2, [r7, #20]
 800a4a8:	6812      	ldr	r2, [r2, #0]
 800a4aa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a4ac:	430b      	orrs	r3, r1
 800a4ae:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a4b0:	697b      	ldr	r3, [r7, #20]
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	685b      	ldr	r3, [r3, #4]
 800a4b6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a4ba:	697b      	ldr	r3, [r7, #20]
 800a4bc:	68da      	ldr	r2, [r3, #12]
 800a4be:	697b      	ldr	r3, [r7, #20]
 800a4c0:	681b      	ldr	r3, [r3, #0]
 800a4c2:	430a      	orrs	r2, r1
 800a4c4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a4c6:	697b      	ldr	r3, [r7, #20]
 800a4c8:	699b      	ldr	r3, [r3, #24]
 800a4ca:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a4cc:	697b      	ldr	r3, [r7, #20]
 800a4ce:	681b      	ldr	r3, [r3, #0]
 800a4d0:	4a9f      	ldr	r2, [pc, #636]	@ (800a750 <UART_SetConfig+0x2dc>)
 800a4d2:	4293      	cmp	r3, r2
 800a4d4:	d004      	beq.n	800a4e0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a4d6:	697b      	ldr	r3, [r7, #20]
 800a4d8:	6a1b      	ldr	r3, [r3, #32]
 800a4da:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a4dc:	4313      	orrs	r3, r2
 800a4de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a4e0:	697b      	ldr	r3, [r7, #20]
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	689b      	ldr	r3, [r3, #8]
 800a4e6:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800a4ea:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800a4ee:	697a      	ldr	r2, [r7, #20]
 800a4f0:	6812      	ldr	r2, [r2, #0]
 800a4f2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a4f4:	430b      	orrs	r3, r1
 800a4f6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a4f8:	697b      	ldr	r3, [r7, #20]
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4fe:	f023 010f 	bic.w	r1, r3, #15
 800a502:	697b      	ldr	r3, [r7, #20]
 800a504:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a506:	697b      	ldr	r3, [r7, #20]
 800a508:	681b      	ldr	r3, [r3, #0]
 800a50a:	430a      	orrs	r2, r1
 800a50c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a50e:	697b      	ldr	r3, [r7, #20]
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	4a90      	ldr	r2, [pc, #576]	@ (800a754 <UART_SetConfig+0x2e0>)
 800a514:	4293      	cmp	r3, r2
 800a516:	d125      	bne.n	800a564 <UART_SetConfig+0xf0>
 800a518:	4b8f      	ldr	r3, [pc, #572]	@ (800a758 <UART_SetConfig+0x2e4>)
 800a51a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a51e:	f003 0303 	and.w	r3, r3, #3
 800a522:	2b03      	cmp	r3, #3
 800a524:	d81a      	bhi.n	800a55c <UART_SetConfig+0xe8>
 800a526:	a201      	add	r2, pc, #4	@ (adr r2, 800a52c <UART_SetConfig+0xb8>)
 800a528:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a52c:	0800a53d 	.word	0x0800a53d
 800a530:	0800a54d 	.word	0x0800a54d
 800a534:	0800a545 	.word	0x0800a545
 800a538:	0800a555 	.word	0x0800a555
 800a53c:	2301      	movs	r3, #1
 800a53e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a542:	e116      	b.n	800a772 <UART_SetConfig+0x2fe>
 800a544:	2302      	movs	r3, #2
 800a546:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a54a:	e112      	b.n	800a772 <UART_SetConfig+0x2fe>
 800a54c:	2304      	movs	r3, #4
 800a54e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a552:	e10e      	b.n	800a772 <UART_SetConfig+0x2fe>
 800a554:	2308      	movs	r3, #8
 800a556:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a55a:	e10a      	b.n	800a772 <UART_SetConfig+0x2fe>
 800a55c:	2310      	movs	r3, #16
 800a55e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a562:	e106      	b.n	800a772 <UART_SetConfig+0x2fe>
 800a564:	697b      	ldr	r3, [r7, #20]
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	4a7c      	ldr	r2, [pc, #496]	@ (800a75c <UART_SetConfig+0x2e8>)
 800a56a:	4293      	cmp	r3, r2
 800a56c:	d138      	bne.n	800a5e0 <UART_SetConfig+0x16c>
 800a56e:	4b7a      	ldr	r3, [pc, #488]	@ (800a758 <UART_SetConfig+0x2e4>)
 800a570:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a574:	f003 030c 	and.w	r3, r3, #12
 800a578:	2b0c      	cmp	r3, #12
 800a57a:	d82d      	bhi.n	800a5d8 <UART_SetConfig+0x164>
 800a57c:	a201      	add	r2, pc, #4	@ (adr r2, 800a584 <UART_SetConfig+0x110>)
 800a57e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a582:	bf00      	nop
 800a584:	0800a5b9 	.word	0x0800a5b9
 800a588:	0800a5d9 	.word	0x0800a5d9
 800a58c:	0800a5d9 	.word	0x0800a5d9
 800a590:	0800a5d9 	.word	0x0800a5d9
 800a594:	0800a5c9 	.word	0x0800a5c9
 800a598:	0800a5d9 	.word	0x0800a5d9
 800a59c:	0800a5d9 	.word	0x0800a5d9
 800a5a0:	0800a5d9 	.word	0x0800a5d9
 800a5a4:	0800a5c1 	.word	0x0800a5c1
 800a5a8:	0800a5d9 	.word	0x0800a5d9
 800a5ac:	0800a5d9 	.word	0x0800a5d9
 800a5b0:	0800a5d9 	.word	0x0800a5d9
 800a5b4:	0800a5d1 	.word	0x0800a5d1
 800a5b8:	2300      	movs	r3, #0
 800a5ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a5be:	e0d8      	b.n	800a772 <UART_SetConfig+0x2fe>
 800a5c0:	2302      	movs	r3, #2
 800a5c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a5c6:	e0d4      	b.n	800a772 <UART_SetConfig+0x2fe>
 800a5c8:	2304      	movs	r3, #4
 800a5ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a5ce:	e0d0      	b.n	800a772 <UART_SetConfig+0x2fe>
 800a5d0:	2308      	movs	r3, #8
 800a5d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a5d6:	e0cc      	b.n	800a772 <UART_SetConfig+0x2fe>
 800a5d8:	2310      	movs	r3, #16
 800a5da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a5de:	e0c8      	b.n	800a772 <UART_SetConfig+0x2fe>
 800a5e0:	697b      	ldr	r3, [r7, #20]
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	4a5e      	ldr	r2, [pc, #376]	@ (800a760 <UART_SetConfig+0x2ec>)
 800a5e6:	4293      	cmp	r3, r2
 800a5e8:	d125      	bne.n	800a636 <UART_SetConfig+0x1c2>
 800a5ea:	4b5b      	ldr	r3, [pc, #364]	@ (800a758 <UART_SetConfig+0x2e4>)
 800a5ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a5f0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800a5f4:	2b30      	cmp	r3, #48	@ 0x30
 800a5f6:	d016      	beq.n	800a626 <UART_SetConfig+0x1b2>
 800a5f8:	2b30      	cmp	r3, #48	@ 0x30
 800a5fa:	d818      	bhi.n	800a62e <UART_SetConfig+0x1ba>
 800a5fc:	2b20      	cmp	r3, #32
 800a5fe:	d00a      	beq.n	800a616 <UART_SetConfig+0x1a2>
 800a600:	2b20      	cmp	r3, #32
 800a602:	d814      	bhi.n	800a62e <UART_SetConfig+0x1ba>
 800a604:	2b00      	cmp	r3, #0
 800a606:	d002      	beq.n	800a60e <UART_SetConfig+0x19a>
 800a608:	2b10      	cmp	r3, #16
 800a60a:	d008      	beq.n	800a61e <UART_SetConfig+0x1aa>
 800a60c:	e00f      	b.n	800a62e <UART_SetConfig+0x1ba>
 800a60e:	2300      	movs	r3, #0
 800a610:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a614:	e0ad      	b.n	800a772 <UART_SetConfig+0x2fe>
 800a616:	2302      	movs	r3, #2
 800a618:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a61c:	e0a9      	b.n	800a772 <UART_SetConfig+0x2fe>
 800a61e:	2304      	movs	r3, #4
 800a620:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a624:	e0a5      	b.n	800a772 <UART_SetConfig+0x2fe>
 800a626:	2308      	movs	r3, #8
 800a628:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a62c:	e0a1      	b.n	800a772 <UART_SetConfig+0x2fe>
 800a62e:	2310      	movs	r3, #16
 800a630:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a634:	e09d      	b.n	800a772 <UART_SetConfig+0x2fe>
 800a636:	697b      	ldr	r3, [r7, #20]
 800a638:	681b      	ldr	r3, [r3, #0]
 800a63a:	4a4a      	ldr	r2, [pc, #296]	@ (800a764 <UART_SetConfig+0x2f0>)
 800a63c:	4293      	cmp	r3, r2
 800a63e:	d125      	bne.n	800a68c <UART_SetConfig+0x218>
 800a640:	4b45      	ldr	r3, [pc, #276]	@ (800a758 <UART_SetConfig+0x2e4>)
 800a642:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a646:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800a64a:	2bc0      	cmp	r3, #192	@ 0xc0
 800a64c:	d016      	beq.n	800a67c <UART_SetConfig+0x208>
 800a64e:	2bc0      	cmp	r3, #192	@ 0xc0
 800a650:	d818      	bhi.n	800a684 <UART_SetConfig+0x210>
 800a652:	2b80      	cmp	r3, #128	@ 0x80
 800a654:	d00a      	beq.n	800a66c <UART_SetConfig+0x1f8>
 800a656:	2b80      	cmp	r3, #128	@ 0x80
 800a658:	d814      	bhi.n	800a684 <UART_SetConfig+0x210>
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	d002      	beq.n	800a664 <UART_SetConfig+0x1f0>
 800a65e:	2b40      	cmp	r3, #64	@ 0x40
 800a660:	d008      	beq.n	800a674 <UART_SetConfig+0x200>
 800a662:	e00f      	b.n	800a684 <UART_SetConfig+0x210>
 800a664:	2300      	movs	r3, #0
 800a666:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a66a:	e082      	b.n	800a772 <UART_SetConfig+0x2fe>
 800a66c:	2302      	movs	r3, #2
 800a66e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a672:	e07e      	b.n	800a772 <UART_SetConfig+0x2fe>
 800a674:	2304      	movs	r3, #4
 800a676:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a67a:	e07a      	b.n	800a772 <UART_SetConfig+0x2fe>
 800a67c:	2308      	movs	r3, #8
 800a67e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a682:	e076      	b.n	800a772 <UART_SetConfig+0x2fe>
 800a684:	2310      	movs	r3, #16
 800a686:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a68a:	e072      	b.n	800a772 <UART_SetConfig+0x2fe>
 800a68c:	697b      	ldr	r3, [r7, #20]
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	4a35      	ldr	r2, [pc, #212]	@ (800a768 <UART_SetConfig+0x2f4>)
 800a692:	4293      	cmp	r3, r2
 800a694:	d12a      	bne.n	800a6ec <UART_SetConfig+0x278>
 800a696:	4b30      	ldr	r3, [pc, #192]	@ (800a758 <UART_SetConfig+0x2e4>)
 800a698:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a69c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a6a0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a6a4:	d01a      	beq.n	800a6dc <UART_SetConfig+0x268>
 800a6a6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a6aa:	d81b      	bhi.n	800a6e4 <UART_SetConfig+0x270>
 800a6ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a6b0:	d00c      	beq.n	800a6cc <UART_SetConfig+0x258>
 800a6b2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a6b6:	d815      	bhi.n	800a6e4 <UART_SetConfig+0x270>
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	d003      	beq.n	800a6c4 <UART_SetConfig+0x250>
 800a6bc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a6c0:	d008      	beq.n	800a6d4 <UART_SetConfig+0x260>
 800a6c2:	e00f      	b.n	800a6e4 <UART_SetConfig+0x270>
 800a6c4:	2300      	movs	r3, #0
 800a6c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a6ca:	e052      	b.n	800a772 <UART_SetConfig+0x2fe>
 800a6cc:	2302      	movs	r3, #2
 800a6ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a6d2:	e04e      	b.n	800a772 <UART_SetConfig+0x2fe>
 800a6d4:	2304      	movs	r3, #4
 800a6d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a6da:	e04a      	b.n	800a772 <UART_SetConfig+0x2fe>
 800a6dc:	2308      	movs	r3, #8
 800a6de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a6e2:	e046      	b.n	800a772 <UART_SetConfig+0x2fe>
 800a6e4:	2310      	movs	r3, #16
 800a6e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a6ea:	e042      	b.n	800a772 <UART_SetConfig+0x2fe>
 800a6ec:	697b      	ldr	r3, [r7, #20]
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	4a17      	ldr	r2, [pc, #92]	@ (800a750 <UART_SetConfig+0x2dc>)
 800a6f2:	4293      	cmp	r3, r2
 800a6f4:	d13a      	bne.n	800a76c <UART_SetConfig+0x2f8>
 800a6f6:	4b18      	ldr	r3, [pc, #96]	@ (800a758 <UART_SetConfig+0x2e4>)
 800a6f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a6fc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800a700:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a704:	d01a      	beq.n	800a73c <UART_SetConfig+0x2c8>
 800a706:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a70a:	d81b      	bhi.n	800a744 <UART_SetConfig+0x2d0>
 800a70c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a710:	d00c      	beq.n	800a72c <UART_SetConfig+0x2b8>
 800a712:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a716:	d815      	bhi.n	800a744 <UART_SetConfig+0x2d0>
 800a718:	2b00      	cmp	r3, #0
 800a71a:	d003      	beq.n	800a724 <UART_SetConfig+0x2b0>
 800a71c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a720:	d008      	beq.n	800a734 <UART_SetConfig+0x2c0>
 800a722:	e00f      	b.n	800a744 <UART_SetConfig+0x2d0>
 800a724:	2300      	movs	r3, #0
 800a726:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a72a:	e022      	b.n	800a772 <UART_SetConfig+0x2fe>
 800a72c:	2302      	movs	r3, #2
 800a72e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a732:	e01e      	b.n	800a772 <UART_SetConfig+0x2fe>
 800a734:	2304      	movs	r3, #4
 800a736:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a73a:	e01a      	b.n	800a772 <UART_SetConfig+0x2fe>
 800a73c:	2308      	movs	r3, #8
 800a73e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a742:	e016      	b.n	800a772 <UART_SetConfig+0x2fe>
 800a744:	2310      	movs	r3, #16
 800a746:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a74a:	e012      	b.n	800a772 <UART_SetConfig+0x2fe>
 800a74c:	cfff69f3 	.word	0xcfff69f3
 800a750:	40008000 	.word	0x40008000
 800a754:	40013800 	.word	0x40013800
 800a758:	40021000 	.word	0x40021000
 800a75c:	40004400 	.word	0x40004400
 800a760:	40004800 	.word	0x40004800
 800a764:	40004c00 	.word	0x40004c00
 800a768:	40005000 	.word	0x40005000
 800a76c:	2310      	movs	r3, #16
 800a76e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a772:	697b      	ldr	r3, [r7, #20]
 800a774:	681b      	ldr	r3, [r3, #0]
 800a776:	4aae      	ldr	r2, [pc, #696]	@ (800aa30 <UART_SetConfig+0x5bc>)
 800a778:	4293      	cmp	r3, r2
 800a77a:	f040 8097 	bne.w	800a8ac <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a77e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a782:	2b08      	cmp	r3, #8
 800a784:	d823      	bhi.n	800a7ce <UART_SetConfig+0x35a>
 800a786:	a201      	add	r2, pc, #4	@ (adr r2, 800a78c <UART_SetConfig+0x318>)
 800a788:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a78c:	0800a7b1 	.word	0x0800a7b1
 800a790:	0800a7cf 	.word	0x0800a7cf
 800a794:	0800a7b9 	.word	0x0800a7b9
 800a798:	0800a7cf 	.word	0x0800a7cf
 800a79c:	0800a7bf 	.word	0x0800a7bf
 800a7a0:	0800a7cf 	.word	0x0800a7cf
 800a7a4:	0800a7cf 	.word	0x0800a7cf
 800a7a8:	0800a7cf 	.word	0x0800a7cf
 800a7ac:	0800a7c7 	.word	0x0800a7c7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a7b0:	f7fe f9b0 	bl	8008b14 <HAL_RCC_GetPCLK1Freq>
 800a7b4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a7b6:	e010      	b.n	800a7da <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a7b8:	4b9e      	ldr	r3, [pc, #632]	@ (800aa34 <UART_SetConfig+0x5c0>)
 800a7ba:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a7bc:	e00d      	b.n	800a7da <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a7be:	f7fe f93b 	bl	8008a38 <HAL_RCC_GetSysClockFreq>
 800a7c2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a7c4:	e009      	b.n	800a7da <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a7c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a7ca:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a7cc:	e005      	b.n	800a7da <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800a7ce:	2300      	movs	r3, #0
 800a7d0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a7d2:	2301      	movs	r3, #1
 800a7d4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a7d8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a7da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	f000 8130 	beq.w	800aa42 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a7e2:	697b      	ldr	r3, [r7, #20]
 800a7e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a7e6:	4a94      	ldr	r2, [pc, #592]	@ (800aa38 <UART_SetConfig+0x5c4>)
 800a7e8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a7ec:	461a      	mov	r2, r3
 800a7ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7f0:	fbb3 f3f2 	udiv	r3, r3, r2
 800a7f4:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a7f6:	697b      	ldr	r3, [r7, #20]
 800a7f8:	685a      	ldr	r2, [r3, #4]
 800a7fa:	4613      	mov	r3, r2
 800a7fc:	005b      	lsls	r3, r3, #1
 800a7fe:	4413      	add	r3, r2
 800a800:	69ba      	ldr	r2, [r7, #24]
 800a802:	429a      	cmp	r2, r3
 800a804:	d305      	bcc.n	800a812 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a806:	697b      	ldr	r3, [r7, #20]
 800a808:	685b      	ldr	r3, [r3, #4]
 800a80a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a80c:	69ba      	ldr	r2, [r7, #24]
 800a80e:	429a      	cmp	r2, r3
 800a810:	d903      	bls.n	800a81a <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800a812:	2301      	movs	r3, #1
 800a814:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a818:	e113      	b.n	800aa42 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a81a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a81c:	2200      	movs	r2, #0
 800a81e:	60bb      	str	r3, [r7, #8]
 800a820:	60fa      	str	r2, [r7, #12]
 800a822:	697b      	ldr	r3, [r7, #20]
 800a824:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a826:	4a84      	ldr	r2, [pc, #528]	@ (800aa38 <UART_SetConfig+0x5c4>)
 800a828:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a82c:	b29b      	uxth	r3, r3
 800a82e:	2200      	movs	r2, #0
 800a830:	603b      	str	r3, [r7, #0]
 800a832:	607a      	str	r2, [r7, #4]
 800a834:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a838:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a83c:	f7f5 fe0c 	bl	8000458 <__aeabi_uldivmod>
 800a840:	4602      	mov	r2, r0
 800a842:	460b      	mov	r3, r1
 800a844:	4610      	mov	r0, r2
 800a846:	4619      	mov	r1, r3
 800a848:	f04f 0200 	mov.w	r2, #0
 800a84c:	f04f 0300 	mov.w	r3, #0
 800a850:	020b      	lsls	r3, r1, #8
 800a852:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a856:	0202      	lsls	r2, r0, #8
 800a858:	6979      	ldr	r1, [r7, #20]
 800a85a:	6849      	ldr	r1, [r1, #4]
 800a85c:	0849      	lsrs	r1, r1, #1
 800a85e:	2000      	movs	r0, #0
 800a860:	460c      	mov	r4, r1
 800a862:	4605      	mov	r5, r0
 800a864:	eb12 0804 	adds.w	r8, r2, r4
 800a868:	eb43 0905 	adc.w	r9, r3, r5
 800a86c:	697b      	ldr	r3, [r7, #20]
 800a86e:	685b      	ldr	r3, [r3, #4]
 800a870:	2200      	movs	r2, #0
 800a872:	469a      	mov	sl, r3
 800a874:	4693      	mov	fp, r2
 800a876:	4652      	mov	r2, sl
 800a878:	465b      	mov	r3, fp
 800a87a:	4640      	mov	r0, r8
 800a87c:	4649      	mov	r1, r9
 800a87e:	f7f5 fdeb 	bl	8000458 <__aeabi_uldivmod>
 800a882:	4602      	mov	r2, r0
 800a884:	460b      	mov	r3, r1
 800a886:	4613      	mov	r3, r2
 800a888:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a88a:	6a3b      	ldr	r3, [r7, #32]
 800a88c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a890:	d308      	bcc.n	800a8a4 <UART_SetConfig+0x430>
 800a892:	6a3b      	ldr	r3, [r7, #32]
 800a894:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a898:	d204      	bcs.n	800a8a4 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800a89a:	697b      	ldr	r3, [r7, #20]
 800a89c:	681b      	ldr	r3, [r3, #0]
 800a89e:	6a3a      	ldr	r2, [r7, #32]
 800a8a0:	60da      	str	r2, [r3, #12]
 800a8a2:	e0ce      	b.n	800aa42 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800a8a4:	2301      	movs	r3, #1
 800a8a6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a8aa:	e0ca      	b.n	800aa42 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a8ac:	697b      	ldr	r3, [r7, #20]
 800a8ae:	69db      	ldr	r3, [r3, #28]
 800a8b0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a8b4:	d166      	bne.n	800a984 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800a8b6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a8ba:	2b08      	cmp	r3, #8
 800a8bc:	d827      	bhi.n	800a90e <UART_SetConfig+0x49a>
 800a8be:	a201      	add	r2, pc, #4	@ (adr r2, 800a8c4 <UART_SetConfig+0x450>)
 800a8c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a8c4:	0800a8e9 	.word	0x0800a8e9
 800a8c8:	0800a8f1 	.word	0x0800a8f1
 800a8cc:	0800a8f9 	.word	0x0800a8f9
 800a8d0:	0800a90f 	.word	0x0800a90f
 800a8d4:	0800a8ff 	.word	0x0800a8ff
 800a8d8:	0800a90f 	.word	0x0800a90f
 800a8dc:	0800a90f 	.word	0x0800a90f
 800a8e0:	0800a90f 	.word	0x0800a90f
 800a8e4:	0800a907 	.word	0x0800a907
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a8e8:	f7fe f914 	bl	8008b14 <HAL_RCC_GetPCLK1Freq>
 800a8ec:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a8ee:	e014      	b.n	800a91a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a8f0:	f7fe f926 	bl	8008b40 <HAL_RCC_GetPCLK2Freq>
 800a8f4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a8f6:	e010      	b.n	800a91a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a8f8:	4b4e      	ldr	r3, [pc, #312]	@ (800aa34 <UART_SetConfig+0x5c0>)
 800a8fa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a8fc:	e00d      	b.n	800a91a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a8fe:	f7fe f89b 	bl	8008a38 <HAL_RCC_GetSysClockFreq>
 800a902:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a904:	e009      	b.n	800a91a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a906:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a90a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a90c:	e005      	b.n	800a91a <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800a90e:	2300      	movs	r3, #0
 800a910:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a912:	2301      	movs	r3, #1
 800a914:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a918:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a91a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a91c:	2b00      	cmp	r3, #0
 800a91e:	f000 8090 	beq.w	800aa42 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a922:	697b      	ldr	r3, [r7, #20]
 800a924:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a926:	4a44      	ldr	r2, [pc, #272]	@ (800aa38 <UART_SetConfig+0x5c4>)
 800a928:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a92c:	461a      	mov	r2, r3
 800a92e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a930:	fbb3 f3f2 	udiv	r3, r3, r2
 800a934:	005a      	lsls	r2, r3, #1
 800a936:	697b      	ldr	r3, [r7, #20]
 800a938:	685b      	ldr	r3, [r3, #4]
 800a93a:	085b      	lsrs	r3, r3, #1
 800a93c:	441a      	add	r2, r3
 800a93e:	697b      	ldr	r3, [r7, #20]
 800a940:	685b      	ldr	r3, [r3, #4]
 800a942:	fbb2 f3f3 	udiv	r3, r2, r3
 800a946:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a948:	6a3b      	ldr	r3, [r7, #32]
 800a94a:	2b0f      	cmp	r3, #15
 800a94c:	d916      	bls.n	800a97c <UART_SetConfig+0x508>
 800a94e:	6a3b      	ldr	r3, [r7, #32]
 800a950:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a954:	d212      	bcs.n	800a97c <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a956:	6a3b      	ldr	r3, [r7, #32]
 800a958:	b29b      	uxth	r3, r3
 800a95a:	f023 030f 	bic.w	r3, r3, #15
 800a95e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a960:	6a3b      	ldr	r3, [r7, #32]
 800a962:	085b      	lsrs	r3, r3, #1
 800a964:	b29b      	uxth	r3, r3
 800a966:	f003 0307 	and.w	r3, r3, #7
 800a96a:	b29a      	uxth	r2, r3
 800a96c:	8bfb      	ldrh	r3, [r7, #30]
 800a96e:	4313      	orrs	r3, r2
 800a970:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800a972:	697b      	ldr	r3, [r7, #20]
 800a974:	681b      	ldr	r3, [r3, #0]
 800a976:	8bfa      	ldrh	r2, [r7, #30]
 800a978:	60da      	str	r2, [r3, #12]
 800a97a:	e062      	b.n	800aa42 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800a97c:	2301      	movs	r3, #1
 800a97e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a982:	e05e      	b.n	800aa42 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a984:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a988:	2b08      	cmp	r3, #8
 800a98a:	d828      	bhi.n	800a9de <UART_SetConfig+0x56a>
 800a98c:	a201      	add	r2, pc, #4	@ (adr r2, 800a994 <UART_SetConfig+0x520>)
 800a98e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a992:	bf00      	nop
 800a994:	0800a9b9 	.word	0x0800a9b9
 800a998:	0800a9c1 	.word	0x0800a9c1
 800a99c:	0800a9c9 	.word	0x0800a9c9
 800a9a0:	0800a9df 	.word	0x0800a9df
 800a9a4:	0800a9cf 	.word	0x0800a9cf
 800a9a8:	0800a9df 	.word	0x0800a9df
 800a9ac:	0800a9df 	.word	0x0800a9df
 800a9b0:	0800a9df 	.word	0x0800a9df
 800a9b4:	0800a9d7 	.word	0x0800a9d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a9b8:	f7fe f8ac 	bl	8008b14 <HAL_RCC_GetPCLK1Freq>
 800a9bc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a9be:	e014      	b.n	800a9ea <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a9c0:	f7fe f8be 	bl	8008b40 <HAL_RCC_GetPCLK2Freq>
 800a9c4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a9c6:	e010      	b.n	800a9ea <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a9c8:	4b1a      	ldr	r3, [pc, #104]	@ (800aa34 <UART_SetConfig+0x5c0>)
 800a9ca:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a9cc:	e00d      	b.n	800a9ea <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a9ce:	f7fe f833 	bl	8008a38 <HAL_RCC_GetSysClockFreq>
 800a9d2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a9d4:	e009      	b.n	800a9ea <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a9d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a9da:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a9dc:	e005      	b.n	800a9ea <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800a9de:	2300      	movs	r3, #0
 800a9e0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a9e2:	2301      	movs	r3, #1
 800a9e4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a9e8:	bf00      	nop
    }

    if (pclk != 0U)
 800a9ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9ec:	2b00      	cmp	r3, #0
 800a9ee:	d028      	beq.n	800aa42 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a9f0:	697b      	ldr	r3, [r7, #20]
 800a9f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a9f4:	4a10      	ldr	r2, [pc, #64]	@ (800aa38 <UART_SetConfig+0x5c4>)
 800a9f6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a9fa:	461a      	mov	r2, r3
 800a9fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9fe:	fbb3 f2f2 	udiv	r2, r3, r2
 800aa02:	697b      	ldr	r3, [r7, #20]
 800aa04:	685b      	ldr	r3, [r3, #4]
 800aa06:	085b      	lsrs	r3, r3, #1
 800aa08:	441a      	add	r2, r3
 800aa0a:	697b      	ldr	r3, [r7, #20]
 800aa0c:	685b      	ldr	r3, [r3, #4]
 800aa0e:	fbb2 f3f3 	udiv	r3, r2, r3
 800aa12:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800aa14:	6a3b      	ldr	r3, [r7, #32]
 800aa16:	2b0f      	cmp	r3, #15
 800aa18:	d910      	bls.n	800aa3c <UART_SetConfig+0x5c8>
 800aa1a:	6a3b      	ldr	r3, [r7, #32]
 800aa1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800aa20:	d20c      	bcs.n	800aa3c <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800aa22:	6a3b      	ldr	r3, [r7, #32]
 800aa24:	b29a      	uxth	r2, r3
 800aa26:	697b      	ldr	r3, [r7, #20]
 800aa28:	681b      	ldr	r3, [r3, #0]
 800aa2a:	60da      	str	r2, [r3, #12]
 800aa2c:	e009      	b.n	800aa42 <UART_SetConfig+0x5ce>
 800aa2e:	bf00      	nop
 800aa30:	40008000 	.word	0x40008000
 800aa34:	00f42400 	.word	0x00f42400
 800aa38:	0800d5f4 	.word	0x0800d5f4
      }
      else
      {
        ret = HAL_ERROR;
 800aa3c:	2301      	movs	r3, #1
 800aa3e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800aa42:	697b      	ldr	r3, [r7, #20]
 800aa44:	2201      	movs	r2, #1
 800aa46:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800aa4a:	697b      	ldr	r3, [r7, #20]
 800aa4c:	2201      	movs	r2, #1
 800aa4e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800aa52:	697b      	ldr	r3, [r7, #20]
 800aa54:	2200      	movs	r2, #0
 800aa56:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800aa58:	697b      	ldr	r3, [r7, #20]
 800aa5a:	2200      	movs	r2, #0
 800aa5c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800aa5e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800aa62:	4618      	mov	r0, r3
 800aa64:	3730      	adds	r7, #48	@ 0x30
 800aa66:	46bd      	mov	sp, r7
 800aa68:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800aa6c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800aa6c:	b480      	push	{r7}
 800aa6e:	b083      	sub	sp, #12
 800aa70:	af00      	add	r7, sp, #0
 800aa72:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aa78:	f003 0308 	and.w	r3, r3, #8
 800aa7c:	2b00      	cmp	r3, #0
 800aa7e:	d00a      	beq.n	800aa96 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	685b      	ldr	r3, [r3, #4]
 800aa86:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	430a      	orrs	r2, r1
 800aa94:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aa9a:	f003 0301 	and.w	r3, r3, #1
 800aa9e:	2b00      	cmp	r3, #0
 800aaa0:	d00a      	beq.n	800aab8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	681b      	ldr	r3, [r3, #0]
 800aaa6:	685b      	ldr	r3, [r3, #4]
 800aaa8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	681b      	ldr	r3, [r3, #0]
 800aab4:	430a      	orrs	r2, r1
 800aab6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aabc:	f003 0302 	and.w	r3, r3, #2
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	d00a      	beq.n	800aada <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	681b      	ldr	r3, [r3, #0]
 800aac8:	685b      	ldr	r3, [r3, #4]
 800aaca:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	681b      	ldr	r3, [r3, #0]
 800aad6:	430a      	orrs	r2, r1
 800aad8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aade:	f003 0304 	and.w	r3, r3, #4
 800aae2:	2b00      	cmp	r3, #0
 800aae4:	d00a      	beq.n	800aafc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	685b      	ldr	r3, [r3, #4]
 800aaec:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	681b      	ldr	r3, [r3, #0]
 800aaf8:	430a      	orrs	r2, r1
 800aafa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab00:	f003 0310 	and.w	r3, r3, #16
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	d00a      	beq.n	800ab1e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	689b      	ldr	r3, [r3, #8]
 800ab0e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	681b      	ldr	r3, [r3, #0]
 800ab1a:	430a      	orrs	r2, r1
 800ab1c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab22:	f003 0320 	and.w	r3, r3, #32
 800ab26:	2b00      	cmp	r3, #0
 800ab28:	d00a      	beq.n	800ab40 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	681b      	ldr	r3, [r3, #0]
 800ab2e:	689b      	ldr	r3, [r3, #8]
 800ab30:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	681b      	ldr	r3, [r3, #0]
 800ab3c:	430a      	orrs	r2, r1
 800ab3e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ab48:	2b00      	cmp	r3, #0
 800ab4a:	d01a      	beq.n	800ab82 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	685b      	ldr	r3, [r3, #4]
 800ab52:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	681b      	ldr	r3, [r3, #0]
 800ab5e:	430a      	orrs	r2, r1
 800ab60:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ab66:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ab6a:	d10a      	bne.n	800ab82 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	685b      	ldr	r3, [r3, #4]
 800ab72:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	430a      	orrs	r2, r1
 800ab80:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ab8a:	2b00      	cmp	r3, #0
 800ab8c:	d00a      	beq.n	800aba4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	681b      	ldr	r3, [r3, #0]
 800ab92:	685b      	ldr	r3, [r3, #4]
 800ab94:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	430a      	orrs	r2, r1
 800aba2:	605a      	str	r2, [r3, #4]
  }
}
 800aba4:	bf00      	nop
 800aba6:	370c      	adds	r7, #12
 800aba8:	46bd      	mov	sp, r7
 800abaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abae:	4770      	bx	lr

0800abb0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800abb0:	b580      	push	{r7, lr}
 800abb2:	b098      	sub	sp, #96	@ 0x60
 800abb4:	af02      	add	r7, sp, #8
 800abb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	2200      	movs	r2, #0
 800abbc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800abc0:	f7f8 f958 	bl	8002e74 <HAL_GetTick>
 800abc4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	681b      	ldr	r3, [r3, #0]
 800abca:	681b      	ldr	r3, [r3, #0]
 800abcc:	f003 0308 	and.w	r3, r3, #8
 800abd0:	2b08      	cmp	r3, #8
 800abd2:	d12f      	bne.n	800ac34 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800abd4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800abd8:	9300      	str	r3, [sp, #0]
 800abda:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800abdc:	2200      	movs	r2, #0
 800abde:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800abe2:	6878      	ldr	r0, [r7, #4]
 800abe4:	f000 f88e 	bl	800ad04 <UART_WaitOnFlagUntilTimeout>
 800abe8:	4603      	mov	r3, r0
 800abea:	2b00      	cmp	r3, #0
 800abec:	d022      	beq.n	800ac34 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	681b      	ldr	r3, [r3, #0]
 800abf2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abf4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800abf6:	e853 3f00 	ldrex	r3, [r3]
 800abfa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800abfc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800abfe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ac02:	653b      	str	r3, [r7, #80]	@ 0x50
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	681b      	ldr	r3, [r3, #0]
 800ac08:	461a      	mov	r2, r3
 800ac0a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ac0c:	647b      	str	r3, [r7, #68]	@ 0x44
 800ac0e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac10:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ac12:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ac14:	e841 2300 	strex	r3, r2, [r1]
 800ac18:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ac1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ac1c:	2b00      	cmp	r3, #0
 800ac1e:	d1e6      	bne.n	800abee <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	2220      	movs	r2, #32
 800ac24:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	2200      	movs	r2, #0
 800ac2c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ac30:	2303      	movs	r3, #3
 800ac32:	e063      	b.n	800acfc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	681b      	ldr	r3, [r3, #0]
 800ac38:	681b      	ldr	r3, [r3, #0]
 800ac3a:	f003 0304 	and.w	r3, r3, #4
 800ac3e:	2b04      	cmp	r3, #4
 800ac40:	d149      	bne.n	800acd6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ac42:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800ac46:	9300      	str	r3, [sp, #0]
 800ac48:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ac4a:	2200      	movs	r2, #0
 800ac4c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800ac50:	6878      	ldr	r0, [r7, #4]
 800ac52:	f000 f857 	bl	800ad04 <UART_WaitOnFlagUntilTimeout>
 800ac56:	4603      	mov	r3, r0
 800ac58:	2b00      	cmp	r3, #0
 800ac5a:	d03c      	beq.n	800acd6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	681b      	ldr	r3, [r3, #0]
 800ac60:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac64:	e853 3f00 	ldrex	r3, [r3]
 800ac68:	623b      	str	r3, [r7, #32]
   return(result);
 800ac6a:	6a3b      	ldr	r3, [r7, #32]
 800ac6c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ac70:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	681b      	ldr	r3, [r3, #0]
 800ac76:	461a      	mov	r2, r3
 800ac78:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ac7a:	633b      	str	r3, [r7, #48]	@ 0x30
 800ac7c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac7e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ac80:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ac82:	e841 2300 	strex	r3, r2, [r1]
 800ac86:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ac88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	d1e6      	bne.n	800ac5c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	681b      	ldr	r3, [r3, #0]
 800ac92:	3308      	adds	r3, #8
 800ac94:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac96:	693b      	ldr	r3, [r7, #16]
 800ac98:	e853 3f00 	ldrex	r3, [r3]
 800ac9c:	60fb      	str	r3, [r7, #12]
   return(result);
 800ac9e:	68fb      	ldr	r3, [r7, #12]
 800aca0:	f023 0301 	bic.w	r3, r3, #1
 800aca4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	681b      	ldr	r3, [r3, #0]
 800acaa:	3308      	adds	r3, #8
 800acac:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800acae:	61fa      	str	r2, [r7, #28]
 800acb0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800acb2:	69b9      	ldr	r1, [r7, #24]
 800acb4:	69fa      	ldr	r2, [r7, #28]
 800acb6:	e841 2300 	strex	r3, r2, [r1]
 800acba:	617b      	str	r3, [r7, #20]
   return(result);
 800acbc:	697b      	ldr	r3, [r7, #20]
 800acbe:	2b00      	cmp	r3, #0
 800acc0:	d1e5      	bne.n	800ac8e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	2220      	movs	r2, #32
 800acc6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	2200      	movs	r2, #0
 800acce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800acd2:	2303      	movs	r3, #3
 800acd4:	e012      	b.n	800acfc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	2220      	movs	r2, #32
 800acda:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	2220      	movs	r2, #32
 800ace2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	2200      	movs	r2, #0
 800acea:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	2200      	movs	r2, #0
 800acf0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	2200      	movs	r2, #0
 800acf6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800acfa:	2300      	movs	r3, #0
}
 800acfc:	4618      	mov	r0, r3
 800acfe:	3758      	adds	r7, #88	@ 0x58
 800ad00:	46bd      	mov	sp, r7
 800ad02:	bd80      	pop	{r7, pc}

0800ad04 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800ad04:	b580      	push	{r7, lr}
 800ad06:	b084      	sub	sp, #16
 800ad08:	af00      	add	r7, sp, #0
 800ad0a:	60f8      	str	r0, [r7, #12]
 800ad0c:	60b9      	str	r1, [r7, #8]
 800ad0e:	603b      	str	r3, [r7, #0]
 800ad10:	4613      	mov	r3, r2
 800ad12:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ad14:	e04f      	b.n	800adb6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ad16:	69bb      	ldr	r3, [r7, #24]
 800ad18:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad1c:	d04b      	beq.n	800adb6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ad1e:	f7f8 f8a9 	bl	8002e74 <HAL_GetTick>
 800ad22:	4602      	mov	r2, r0
 800ad24:	683b      	ldr	r3, [r7, #0]
 800ad26:	1ad3      	subs	r3, r2, r3
 800ad28:	69ba      	ldr	r2, [r7, #24]
 800ad2a:	429a      	cmp	r2, r3
 800ad2c:	d302      	bcc.n	800ad34 <UART_WaitOnFlagUntilTimeout+0x30>
 800ad2e:	69bb      	ldr	r3, [r7, #24]
 800ad30:	2b00      	cmp	r3, #0
 800ad32:	d101      	bne.n	800ad38 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800ad34:	2303      	movs	r3, #3
 800ad36:	e04e      	b.n	800add6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800ad38:	68fb      	ldr	r3, [r7, #12]
 800ad3a:	681b      	ldr	r3, [r3, #0]
 800ad3c:	681b      	ldr	r3, [r3, #0]
 800ad3e:	f003 0304 	and.w	r3, r3, #4
 800ad42:	2b00      	cmp	r3, #0
 800ad44:	d037      	beq.n	800adb6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800ad46:	68bb      	ldr	r3, [r7, #8]
 800ad48:	2b80      	cmp	r3, #128	@ 0x80
 800ad4a:	d034      	beq.n	800adb6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800ad4c:	68bb      	ldr	r3, [r7, #8]
 800ad4e:	2b40      	cmp	r3, #64	@ 0x40
 800ad50:	d031      	beq.n	800adb6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800ad52:	68fb      	ldr	r3, [r7, #12]
 800ad54:	681b      	ldr	r3, [r3, #0]
 800ad56:	69db      	ldr	r3, [r3, #28]
 800ad58:	f003 0308 	and.w	r3, r3, #8
 800ad5c:	2b08      	cmp	r3, #8
 800ad5e:	d110      	bne.n	800ad82 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ad60:	68fb      	ldr	r3, [r7, #12]
 800ad62:	681b      	ldr	r3, [r3, #0]
 800ad64:	2208      	movs	r2, #8
 800ad66:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800ad68:	68f8      	ldr	r0, [r7, #12]
 800ad6a:	f000 f838 	bl	800adde <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800ad6e:	68fb      	ldr	r3, [r7, #12]
 800ad70:	2208      	movs	r2, #8
 800ad72:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ad76:	68fb      	ldr	r3, [r7, #12]
 800ad78:	2200      	movs	r2, #0
 800ad7a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800ad7e:	2301      	movs	r3, #1
 800ad80:	e029      	b.n	800add6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800ad82:	68fb      	ldr	r3, [r7, #12]
 800ad84:	681b      	ldr	r3, [r3, #0]
 800ad86:	69db      	ldr	r3, [r3, #28]
 800ad88:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ad8c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ad90:	d111      	bne.n	800adb6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ad92:	68fb      	ldr	r3, [r7, #12]
 800ad94:	681b      	ldr	r3, [r3, #0]
 800ad96:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800ad9a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800ad9c:	68f8      	ldr	r0, [r7, #12]
 800ad9e:	f000 f81e 	bl	800adde <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800ada2:	68fb      	ldr	r3, [r7, #12]
 800ada4:	2220      	movs	r2, #32
 800ada6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800adaa:	68fb      	ldr	r3, [r7, #12]
 800adac:	2200      	movs	r2, #0
 800adae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800adb2:	2303      	movs	r3, #3
 800adb4:	e00f      	b.n	800add6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800adb6:	68fb      	ldr	r3, [r7, #12]
 800adb8:	681b      	ldr	r3, [r3, #0]
 800adba:	69da      	ldr	r2, [r3, #28]
 800adbc:	68bb      	ldr	r3, [r7, #8]
 800adbe:	4013      	ands	r3, r2
 800adc0:	68ba      	ldr	r2, [r7, #8]
 800adc2:	429a      	cmp	r2, r3
 800adc4:	bf0c      	ite	eq
 800adc6:	2301      	moveq	r3, #1
 800adc8:	2300      	movne	r3, #0
 800adca:	b2db      	uxtb	r3, r3
 800adcc:	461a      	mov	r2, r3
 800adce:	79fb      	ldrb	r3, [r7, #7]
 800add0:	429a      	cmp	r2, r3
 800add2:	d0a0      	beq.n	800ad16 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800add4:	2300      	movs	r3, #0
}
 800add6:	4618      	mov	r0, r3
 800add8:	3710      	adds	r7, #16
 800adda:	46bd      	mov	sp, r7
 800addc:	bd80      	pop	{r7, pc}

0800adde <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800adde:	b480      	push	{r7}
 800ade0:	b095      	sub	sp, #84	@ 0x54
 800ade2:	af00      	add	r7, sp, #0
 800ade4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	681b      	ldr	r3, [r3, #0]
 800adea:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800adec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800adee:	e853 3f00 	ldrex	r3, [r3]
 800adf2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800adf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800adf6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800adfa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	681b      	ldr	r3, [r3, #0]
 800ae00:	461a      	mov	r2, r3
 800ae02:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ae04:	643b      	str	r3, [r7, #64]	@ 0x40
 800ae06:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae08:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ae0a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ae0c:	e841 2300 	strex	r3, r2, [r1]
 800ae10:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ae12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae14:	2b00      	cmp	r3, #0
 800ae16:	d1e6      	bne.n	800ade6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	681b      	ldr	r3, [r3, #0]
 800ae1c:	3308      	adds	r3, #8
 800ae1e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae20:	6a3b      	ldr	r3, [r7, #32]
 800ae22:	e853 3f00 	ldrex	r3, [r3]
 800ae26:	61fb      	str	r3, [r7, #28]
   return(result);
 800ae28:	69fb      	ldr	r3, [r7, #28]
 800ae2a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ae2e:	f023 0301 	bic.w	r3, r3, #1
 800ae32:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	681b      	ldr	r3, [r3, #0]
 800ae38:	3308      	adds	r3, #8
 800ae3a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ae3c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800ae3e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae40:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ae42:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ae44:	e841 2300 	strex	r3, r2, [r1]
 800ae48:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ae4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae4c:	2b00      	cmp	r3, #0
 800ae4e:	d1e3      	bne.n	800ae18 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ae54:	2b01      	cmp	r3, #1
 800ae56:	d118      	bne.n	800ae8a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	681b      	ldr	r3, [r3, #0]
 800ae5c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae5e:	68fb      	ldr	r3, [r7, #12]
 800ae60:	e853 3f00 	ldrex	r3, [r3]
 800ae64:	60bb      	str	r3, [r7, #8]
   return(result);
 800ae66:	68bb      	ldr	r3, [r7, #8]
 800ae68:	f023 0310 	bic.w	r3, r3, #16
 800ae6c:	647b      	str	r3, [r7, #68]	@ 0x44
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	681b      	ldr	r3, [r3, #0]
 800ae72:	461a      	mov	r2, r3
 800ae74:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ae76:	61bb      	str	r3, [r7, #24]
 800ae78:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae7a:	6979      	ldr	r1, [r7, #20]
 800ae7c:	69ba      	ldr	r2, [r7, #24]
 800ae7e:	e841 2300 	strex	r3, r2, [r1]
 800ae82:	613b      	str	r3, [r7, #16]
   return(result);
 800ae84:	693b      	ldr	r3, [r7, #16]
 800ae86:	2b00      	cmp	r3, #0
 800ae88:	d1e6      	bne.n	800ae58 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	2220      	movs	r2, #32
 800ae8e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	2200      	movs	r2, #0
 800ae96:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	2200      	movs	r2, #0
 800ae9c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800ae9e:	bf00      	nop
 800aea0:	3754      	adds	r7, #84	@ 0x54
 800aea2:	46bd      	mov	sp, r7
 800aea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aea8:	4770      	bx	lr

0800aeaa <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800aeaa:	b480      	push	{r7}
 800aeac:	b085      	sub	sp, #20
 800aeae:	af00      	add	r7, sp, #0
 800aeb0:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800aeb8:	2b01      	cmp	r3, #1
 800aeba:	d101      	bne.n	800aec0 <HAL_UARTEx_DisableFifoMode+0x16>
 800aebc:	2302      	movs	r3, #2
 800aebe:	e027      	b.n	800af10 <HAL_UARTEx_DisableFifoMode+0x66>
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	2201      	movs	r2, #1
 800aec4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	2224      	movs	r2, #36	@ 0x24
 800aecc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	681b      	ldr	r3, [r3, #0]
 800aed4:	681b      	ldr	r3, [r3, #0]
 800aed6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	681b      	ldr	r3, [r3, #0]
 800aedc:	681a      	ldr	r2, [r3, #0]
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	681b      	ldr	r3, [r3, #0]
 800aee2:	f022 0201 	bic.w	r2, r2, #1
 800aee6:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800aee8:	68fb      	ldr	r3, [r7, #12]
 800aeea:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800aeee:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	2200      	movs	r2, #0
 800aef4:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	681b      	ldr	r3, [r3, #0]
 800aefa:	68fa      	ldr	r2, [r7, #12]
 800aefc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	2220      	movs	r2, #32
 800af02:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	2200      	movs	r2, #0
 800af0a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800af0e:	2300      	movs	r3, #0
}
 800af10:	4618      	mov	r0, r3
 800af12:	3714      	adds	r7, #20
 800af14:	46bd      	mov	sp, r7
 800af16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af1a:	4770      	bx	lr

0800af1c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800af1c:	b580      	push	{r7, lr}
 800af1e:	b084      	sub	sp, #16
 800af20:	af00      	add	r7, sp, #0
 800af22:	6078      	str	r0, [r7, #4]
 800af24:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800af2c:	2b01      	cmp	r3, #1
 800af2e:	d101      	bne.n	800af34 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800af30:	2302      	movs	r3, #2
 800af32:	e02d      	b.n	800af90 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	2201      	movs	r2, #1
 800af38:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	2224      	movs	r2, #36	@ 0x24
 800af40:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	681b      	ldr	r3, [r3, #0]
 800af48:	681b      	ldr	r3, [r3, #0]
 800af4a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	681b      	ldr	r3, [r3, #0]
 800af50:	681a      	ldr	r2, [r3, #0]
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	681b      	ldr	r3, [r3, #0]
 800af56:	f022 0201 	bic.w	r2, r2, #1
 800af5a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	681b      	ldr	r3, [r3, #0]
 800af60:	689b      	ldr	r3, [r3, #8]
 800af62:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	681b      	ldr	r3, [r3, #0]
 800af6a:	683a      	ldr	r2, [r7, #0]
 800af6c:	430a      	orrs	r2, r1
 800af6e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800af70:	6878      	ldr	r0, [r7, #4]
 800af72:	f000 f84f 	bl	800b014 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800af76:	687b      	ldr	r3, [r7, #4]
 800af78:	681b      	ldr	r3, [r3, #0]
 800af7a:	68fa      	ldr	r2, [r7, #12]
 800af7c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	2220      	movs	r2, #32
 800af82:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	2200      	movs	r2, #0
 800af8a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800af8e:	2300      	movs	r3, #0
}
 800af90:	4618      	mov	r0, r3
 800af92:	3710      	adds	r7, #16
 800af94:	46bd      	mov	sp, r7
 800af96:	bd80      	pop	{r7, pc}

0800af98 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800af98:	b580      	push	{r7, lr}
 800af9a:	b084      	sub	sp, #16
 800af9c:	af00      	add	r7, sp, #0
 800af9e:	6078      	str	r0, [r7, #4]
 800afa0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800afa8:	2b01      	cmp	r3, #1
 800afaa:	d101      	bne.n	800afb0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800afac:	2302      	movs	r3, #2
 800afae:	e02d      	b.n	800b00c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	2201      	movs	r2, #1
 800afb4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	2224      	movs	r2, #36	@ 0x24
 800afbc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	681b      	ldr	r3, [r3, #0]
 800afc4:	681b      	ldr	r3, [r3, #0]
 800afc6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	681b      	ldr	r3, [r3, #0]
 800afcc:	681a      	ldr	r2, [r3, #0]
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	f022 0201 	bic.w	r2, r2, #1
 800afd6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	681b      	ldr	r3, [r3, #0]
 800afdc:	689b      	ldr	r3, [r3, #8]
 800afde:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	681b      	ldr	r3, [r3, #0]
 800afe6:	683a      	ldr	r2, [r7, #0]
 800afe8:	430a      	orrs	r2, r1
 800afea:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800afec:	6878      	ldr	r0, [r7, #4]
 800afee:	f000 f811 	bl	800b014 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	681b      	ldr	r3, [r3, #0]
 800aff6:	68fa      	ldr	r2, [r7, #12]
 800aff8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	2220      	movs	r2, #32
 800affe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	2200      	movs	r2, #0
 800b006:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b00a:	2300      	movs	r3, #0
}
 800b00c:	4618      	mov	r0, r3
 800b00e:	3710      	adds	r7, #16
 800b010:	46bd      	mov	sp, r7
 800b012:	bd80      	pop	{r7, pc}

0800b014 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800b014:	b480      	push	{r7}
 800b016:	b085      	sub	sp, #20
 800b018:	af00      	add	r7, sp, #0
 800b01a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b020:	2b00      	cmp	r3, #0
 800b022:	d108      	bne.n	800b036 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	2201      	movs	r2, #1
 800b028:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	2201      	movs	r2, #1
 800b030:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800b034:	e031      	b.n	800b09a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800b036:	2308      	movs	r3, #8
 800b038:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800b03a:	2308      	movs	r3, #8
 800b03c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	681b      	ldr	r3, [r3, #0]
 800b042:	689b      	ldr	r3, [r3, #8]
 800b044:	0e5b      	lsrs	r3, r3, #25
 800b046:	b2db      	uxtb	r3, r3
 800b048:	f003 0307 	and.w	r3, r3, #7
 800b04c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	681b      	ldr	r3, [r3, #0]
 800b052:	689b      	ldr	r3, [r3, #8]
 800b054:	0f5b      	lsrs	r3, r3, #29
 800b056:	b2db      	uxtb	r3, r3
 800b058:	f003 0307 	and.w	r3, r3, #7
 800b05c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b05e:	7bbb      	ldrb	r3, [r7, #14]
 800b060:	7b3a      	ldrb	r2, [r7, #12]
 800b062:	4911      	ldr	r1, [pc, #68]	@ (800b0a8 <UARTEx_SetNbDataToProcess+0x94>)
 800b064:	5c8a      	ldrb	r2, [r1, r2]
 800b066:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800b06a:	7b3a      	ldrb	r2, [r7, #12]
 800b06c:	490f      	ldr	r1, [pc, #60]	@ (800b0ac <UARTEx_SetNbDataToProcess+0x98>)
 800b06e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b070:	fb93 f3f2 	sdiv	r3, r3, r2
 800b074:	b29a      	uxth	r2, r3
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b07c:	7bfb      	ldrb	r3, [r7, #15]
 800b07e:	7b7a      	ldrb	r2, [r7, #13]
 800b080:	4909      	ldr	r1, [pc, #36]	@ (800b0a8 <UARTEx_SetNbDataToProcess+0x94>)
 800b082:	5c8a      	ldrb	r2, [r1, r2]
 800b084:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800b088:	7b7a      	ldrb	r2, [r7, #13]
 800b08a:	4908      	ldr	r1, [pc, #32]	@ (800b0ac <UARTEx_SetNbDataToProcess+0x98>)
 800b08c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b08e:	fb93 f3f2 	sdiv	r3, r3, r2
 800b092:	b29a      	uxth	r2, r3
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800b09a:	bf00      	nop
 800b09c:	3714      	adds	r7, #20
 800b09e:	46bd      	mov	sp, r7
 800b0a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0a4:	4770      	bx	lr
 800b0a6:	bf00      	nop
 800b0a8:	0800d60c 	.word	0x0800d60c
 800b0ac:	0800d614 	.word	0x0800d614

0800b0b0 <_tx_byte_allocate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_allocate(TX_BYTE_POOL *pool_ptr, VOID **memory_ptr, ULONG memory_size,  ULONG wait_option)
{
 800b0b0:	b580      	push	{r7, lr}
 800b0b2:	b096      	sub	sp, #88	@ 0x58
 800b0b4:	af00      	add	r7, sp, #0
 800b0b6:	60f8      	str	r0, [r7, #12]
 800b0b8:	60b9      	str	r1, [r7, #8]
 800b0ba:	607a      	str	r2, [r7, #4]
 800b0bc:	603b      	str	r3, [r7, #0]
#endif


    /* Round the memory size up to the next size that is evenly divisible by
       an ALIGN_TYPE (this is typically a 32-bit ULONG).  This guarantees proper alignment.  */
    memory_size = (((memory_size + (sizeof(ALIGN_TYPE)))-((ALIGN_TYPE) 1))/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	3303      	adds	r3, #3
 800b0c2:	f023 0303 	bic.w	r3, r3, #3
 800b0c6:	607b      	str	r3, [r7, #4]
{
unsigned int posture;
#ifdef TX_PORT_USE_BASEPRI
    __asm__ volatile ("MRS  %0, BASEPRI ": "=r" (posture));
#else
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b0c8:	f3ef 8310 	mrs	r3, PRIMASK
 800b0cc:	637b      	str	r3, [r7, #52]	@ 0x34
#endif
    return(posture);
 800b0ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34

__attribute__( ( always_inline ) ) static inline unsigned int __disable_interrupts(void)
{
unsigned int int_posture;

    int_posture = __get_interrupt_posture();
 800b0d0:	633b      	str	r3, [r7, #48]	@ 0x30

#ifdef TX_PORT_USE_BASEPRI
    __set_basepri_value(TX_PORT_BASEPRI);
#else
    __asm__ volatile ("CPSID i" : : : "memory");
 800b0d2:	b672      	cpsid	i
#endif
    return(int_posture);
 800b0d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

    /* Disable interrupts.  */
    TX_DISABLE
 800b0d6:	657b      	str	r3, [r7, #84]	@ 0x54

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800b0d8:	4b55      	ldr	r3, [pc, #340]	@ (800b230 <_tx_byte_allocate+0x180>)
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	64bb      	str	r3, [r7, #72]	@ 0x48
    lower_tbu =  *((ULONG *) (log_entry_ptr + TX_EL_EVENT_TIME_LOWER_OFFSET));
    upper_tbu =  *((ULONG *) (log_entry_ptr + TX_EL_EVENT_TIME_UPPER_OFFSET));
#endif

    /* Set the search finished flag to false.  */
    finished =  TX_FALSE;
 800b0de:	2300      	movs	r3, #0
 800b0e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
    /* Loop to handle cases where the owner of the pool changed.  */
    do
    {

        /* Indicate that this thread is the current owner.  */
        pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 800b0e2:	68fb      	ldr	r3, [r7, #12]
 800b0e4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b0e6:	621a      	str	r2, [r3, #32]
 800b0e8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b0ea:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b0ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0ee:	f383 8810 	msr	PRIMASK, r3
}
 800b0f2:	bf00      	nop
        /* Restore interrupts.  */
        TX_RESTORE

        /* At this point, the executing thread owns the pool and can perform a search
           for free memory.  */
        work_ptr =  _tx_byte_pool_search(pool_ptr, memory_size);
 800b0f4:	6879      	ldr	r1, [r7, #4]
 800b0f6:	68f8      	ldr	r0, [r7, #12]
 800b0f8:	f000 f9b2 	bl	800b460 <_tx_byte_pool_search>
 800b0fc:	6478      	str	r0, [r7, #68]	@ 0x44
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b0fe:	f3ef 8310 	mrs	r3, PRIMASK
 800b102:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800b104:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800b106:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800b108:	b672      	cpsid	i
    return(int_posture);
 800b10a:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Optional processing extension.  */
        TX_BYTE_ALLOCATE_EXTENSION

        /* Lockout interrupts.  */
        TX_DISABLE
 800b10c:	657b      	str	r3, [r7, #84]	@ 0x54

        /* Determine if we are finished.  */
        if (work_ptr != TX_NULL)
 800b10e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b110:	2b00      	cmp	r3, #0
 800b112:	d002      	beq.n	800b11a <_tx_byte_allocate+0x6a>
        {

            /* Yes, we have found a block the search is finished.  */
            finished =  TX_TRUE;
 800b114:	2301      	movs	r3, #1
 800b116:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b118:	e006      	b.n	800b128 <_tx_byte_allocate+0x78>
        }
        else
        {

            /* No block was found, does this thread still own the pool?  */
            if (pool_ptr -> tx_byte_pool_owner == thread_ptr)
 800b11a:	68fb      	ldr	r3, [r7, #12]
 800b11c:	6a1b      	ldr	r3, [r3, #32]
 800b11e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b120:	429a      	cmp	r2, r3
 800b122:	d101      	bne.n	800b128 <_tx_byte_allocate+0x78>
            {

                /* Yes, then we have looked through the entire pool and haven't found the memory.  */
                finished =  TX_TRUE;
 800b124:	2301      	movs	r3, #1
 800b126:	64fb      	str	r3, [r7, #76]	@ 0x4c
            }
        }

    } while (finished == TX_FALSE);
 800b128:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b12a:	2b00      	cmp	r3, #0
 800b12c:	d0d9      	beq.n	800b0e2 <_tx_byte_allocate+0x32>

    /* Copy the pointer into the return destination.  */
    *memory_ptr =  (VOID *) work_ptr;
 800b12e:	68bb      	ldr	r3, [r7, #8]
 800b130:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b132:	601a      	str	r2, [r3, #0]

    /* Determine if memory was found.  */
    if (work_ptr != TX_NULL)
 800b134:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b136:	2b00      	cmp	r3, #0
 800b138:	d008      	beq.n	800b14c <_tx_byte_allocate+0x9c>
 800b13a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b13c:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b13e:	6a3b      	ldr	r3, [r7, #32]
 800b140:	f383 8810 	msr	PRIMASK, r3
}
 800b144:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Set the status to success.  */
        status =  TX_SUCCESS;
 800b146:	2300      	movs	r3, #0
 800b148:	653b      	str	r3, [r7, #80]	@ 0x50
 800b14a:	e06c      	b.n	800b226 <_tx_byte_allocate+0x176>
    {

        /* No memory of sufficient size was found...  */

        /* Determine if the request specifies suspension.  */
        if (wait_option != TX_NO_WAIT)
 800b14c:	683b      	ldr	r3, [r7, #0]
 800b14e:	2b00      	cmp	r3, #0
 800b150:	d061      	beq.n	800b216 <_tx_byte_allocate+0x166>
        {

            /* Determine if the preempt disable flag is non-zero.  */
            if (_tx_thread_preempt_disable != ((UINT) 0))
 800b152:	4b38      	ldr	r3, [pc, #224]	@ (800b234 <_tx_byte_allocate+0x184>)
 800b154:	681b      	ldr	r3, [r3, #0]
 800b156:	2b00      	cmp	r3, #0
 800b158:	d007      	beq.n	800b16a <_tx_byte_allocate+0xba>
            {

                /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
                status =  TX_NO_MEMORY;
 800b15a:	2310      	movs	r3, #16
 800b15c:	653b      	str	r3, [r7, #80]	@ 0x50
 800b15e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b160:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b162:	69fb      	ldr	r3, [r7, #28]
 800b164:	f383 8810 	msr	PRIMASK, r3
}
 800b168:	e05d      	b.n	800b226 <_tx_byte_allocate+0x176>
                /* Increment the number of suspensions on this pool.  */
                pool_ptr -> tx_byte_pool_performance_suspension_count++;
#endif

                /* Setup cleanup routine pointer.  */
                thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_byte_pool_cleanup);
 800b16a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b16c:	4a32      	ldr	r2, [pc, #200]	@ (800b238 <_tx_byte_allocate+0x188>)
 800b16e:	669a      	str	r2, [r3, #104]	@ 0x68

                /* Setup cleanup information, i.e. this pool control
                   block.  */
                thread_ptr -> tx_thread_suspend_control_block =  (VOID *) pool_ptr;
 800b170:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b172:	68fa      	ldr	r2, [r7, #12]
 800b174:	66da      	str	r2, [r3, #108]	@ 0x6c

                /* Save the return memory pointer address as well.  */
                thread_ptr -> tx_thread_additional_suspend_info =  (VOID *) memory_ptr;
 800b176:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b178:	68ba      	ldr	r2, [r7, #8]
 800b17a:	67da      	str	r2, [r3, #124]	@ 0x7c

                /* Save the byte size requested.  */
                thread_ptr -> tx_thread_suspend_info =  memory_size;
 800b17c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b17e:	687a      	ldr	r2, [r7, #4]
 800b180:	679a      	str	r2, [r3, #120]	@ 0x78

#ifndef TX_NOT_INTERRUPTABLE

                /* Increment the suspension sequence number, which is used to identify
                   this suspension event.  */
                thread_ptr -> tx_thread_suspension_sequence++;
 800b182:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b184:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800b188:	1c5a      	adds	r2, r3, #1
 800b18a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b18c:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
#endif

                /* Pickup the number of suspended threads.  */
                suspended_count =  pool_ptr -> tx_byte_pool_suspended_count;
 800b190:	68fb      	ldr	r3, [r7, #12]
 800b192:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b194:	643b      	str	r3, [r7, #64]	@ 0x40

                /* Increment the suspension count.  */
                (pool_ptr -> tx_byte_pool_suspended_count)++;
 800b196:	68fb      	ldr	r3, [r7, #12]
 800b198:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b19a:	1c5a      	adds	r2, r3, #1
 800b19c:	68fb      	ldr	r3, [r7, #12]
 800b19e:	629a      	str	r2, [r3, #40]	@ 0x28

                /* Setup suspension list.  */
                if (suspended_count == TX_NO_SUSPENSIONS)
 800b1a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b1a2:	2b00      	cmp	r3, #0
 800b1a4:	d109      	bne.n	800b1ba <_tx_byte_allocate+0x10a>
                {

                    /* No other threads are suspended.  Setup the head pointer and
                       just setup this threads pointers to itself.  */
                    pool_ptr -> tx_byte_pool_suspension_list =      thread_ptr;
 800b1a6:	68fb      	ldr	r3, [r7, #12]
 800b1a8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b1aa:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 800b1ac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b1ae:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b1b0:	671a      	str	r2, [r3, #112]	@ 0x70
                    thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 800b1b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b1b4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b1b6:	675a      	str	r2, [r3, #116]	@ 0x74
 800b1b8:	e011      	b.n	800b1de <_tx_byte_allocate+0x12e>
                }
                else
                {

                    /* This list is not NULL, add current thread to the end. */
                    next_thread =                                   pool_ptr -> tx_byte_pool_suspension_list;
 800b1ba:	68fb      	ldr	r3, [r7, #12]
 800b1bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b1be:	63fb      	str	r3, [r7, #60]	@ 0x3c
                    thread_ptr -> tx_thread_suspended_next =        next_thread;
 800b1c0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b1c2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800b1c4:	671a      	str	r2, [r3, #112]	@ 0x70
                    previous_thread =                               next_thread -> tx_thread_suspended_previous;
 800b1c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b1c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b1ca:	63bb      	str	r3, [r7, #56]	@ 0x38
                    thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 800b1cc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b1ce:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b1d0:	675a      	str	r2, [r3, #116]	@ 0x74
                    previous_thread -> tx_thread_suspended_next =   thread_ptr;
 800b1d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1d4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b1d6:	671a      	str	r2, [r3, #112]	@ 0x70
                    next_thread -> tx_thread_suspended_previous =   thread_ptr;
 800b1d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b1da:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b1dc:	675a      	str	r2, [r3, #116]	@ 0x74
                }

                /* Set the state to suspended.  */
                thread_ptr -> tx_thread_state =       TX_BYTE_MEMORY;
 800b1de:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b1e0:	2209      	movs	r2, #9
 800b1e2:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag.  */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800b1e4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b1e6:	2201      	movs	r2, #1
 800b1e8:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Setup the timeout period.  */
                thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 800b1ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b1ec:	683a      	ldr	r2, [r7, #0]
 800b1ee:	64da      	str	r2, [r3, #76]	@ 0x4c

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 800b1f0:	4b10      	ldr	r3, [pc, #64]	@ (800b234 <_tx_byte_allocate+0x184>)
 800b1f2:	681b      	ldr	r3, [r3, #0]
 800b1f4:	3301      	adds	r3, #1
 800b1f6:	4a0f      	ldr	r2, [pc, #60]	@ (800b234 <_tx_byte_allocate+0x184>)
 800b1f8:	6013      	str	r3, [r2, #0]
 800b1fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b1fc:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b1fe:	69bb      	ldr	r3, [r7, #24]
 800b200:	f383 8810 	msr	PRIMASK, r3
}
 800b204:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 800b206:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 800b208:	f000 ff96 	bl	800c138 <_tx_thread_system_suspend>
                    *((ULONG *) (log_entry_ptr + TX_EL_EVENT_INFO_4_OFFSET)) =  (ULONG) *memory_ptr;
                }
#endif

                /* Return the completion status.  */
                status =  thread_ptr -> tx_thread_suspend_status;
 800b20c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b20e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b212:	653b      	str	r3, [r7, #80]	@ 0x50
 800b214:	e007      	b.n	800b226 <_tx_byte_allocate+0x176>
 800b216:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b218:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b21a:	697b      	ldr	r3, [r7, #20]
 800b21c:	f383 8810 	msr	PRIMASK, r3
}
 800b220:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Immediate return, return error completion.  */
            status =  TX_NO_MEMORY;
 800b222:	2310      	movs	r3, #16
 800b224:	653b      	str	r3, [r7, #80]	@ 0x50
        }
    }

    /* Return completion status.  */
    return(status);
 800b226:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
}
 800b228:	4618      	mov	r0, r3
 800b22a:	3758      	adds	r7, #88	@ 0x58
 800b22c:	46bd      	mov	sp, r7
 800b22e:	bd80      	pop	{r7, pc}
 800b230:	20010a6c 	.word	0x20010a6c
 800b234:	20010b04 	.word	0x20010b04
 800b238:	0800b23d 	.word	0x0800b23d

0800b23c <_tx_byte_pool_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_byte_pool_cleanup(TX_THREAD *thread_ptr, ULONG suspension_sequence)
{
 800b23c:	b580      	push	{r7, lr}
 800b23e:	b08e      	sub	sp, #56	@ 0x38
 800b240:	af00      	add	r7, sp, #0
 800b242:	6078      	str	r0, [r7, #4]
 800b244:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b246:	f3ef 8310 	mrs	r3, PRIMASK
 800b24a:	623b      	str	r3, [r7, #32]
    return(posture);
 800b24c:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800b24e:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800b250:	b672      	cpsid	i
    return(int_posture);
 800b252:	69fb      	ldr	r3, [r7, #28]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the byte pool.  */
    TX_DISABLE
 800b254:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_byte_pool_cleanup))
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b25a:	4a33      	ldr	r2, [pc, #204]	@ (800b328 <_tx_byte_pool_cleanup+0xec>)
 800b25c:	4293      	cmp	r3, r2
 800b25e:	d158      	bne.n	800b312 <_tx_byte_pool_cleanup+0xd6>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800b266:	683a      	ldr	r2, [r7, #0]
 800b268:	429a      	cmp	r2, r3
 800b26a:	d152      	bne.n	800b312 <_tx_byte_pool_cleanup+0xd6>
        {

            /* Setup pointer to byte pool control block.  */
            pool_ptr =  TX_VOID_TO_BYTE_POOL_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b270:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for a NULL byte pool pointer.  */
            if (pool_ptr != TX_NULL)
 800b272:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b274:	2b00      	cmp	r3, #0
 800b276:	d04c      	beq.n	800b312 <_tx_byte_pool_cleanup+0xd6>
            {

                /* Check for valid pool ID.  */
                if (pool_ptr -> tx_byte_pool_id == TX_BYTE_POOL_ID)
 800b278:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b27a:	681b      	ldr	r3, [r3, #0]
 800b27c:	4a2b      	ldr	r2, [pc, #172]	@ (800b32c <_tx_byte_pool_cleanup+0xf0>)
 800b27e:	4293      	cmp	r3, r2
 800b280:	d147      	bne.n	800b312 <_tx_byte_pool_cleanup+0xd6>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (pool_ptr -> tx_byte_pool_suspended_count != TX_NO_SUSPENSIONS)
 800b282:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b284:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b286:	2b00      	cmp	r3, #0
 800b288:	d043      	beq.n	800b312 <_tx_byte_pool_cleanup+0xd6>
                        /* Setup pointer to byte pool control block.  */
                        pool_ptr =  TX_VOID_TO_BYTE_POOL_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
#endif

                        /* Thread suspended for memory... Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	2200      	movs	r2, #0
 800b28e:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Decrement the suspension count.  */
                        pool_ptr -> tx_byte_pool_suspended_count--;
 800b290:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b292:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b294:	1e5a      	subs	r2, r3, #1
 800b296:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b298:	629a      	str	r2, [r3, #40]	@ 0x28

                        /* Pickup the suspended count.  */
                        suspended_count =  pool_ptr -> tx_byte_pool_suspended_count;
 800b29a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b29c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b29e:	62fb      	str	r3, [r7, #44]	@ 0x2c

                        /* Remove the suspended thread from the list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 800b2a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b2a2:	2b00      	cmp	r3, #0
 800b2a4:	d103      	bne.n	800b2ae <_tx_byte_pool_cleanup+0x72>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            pool_ptr -> tx_byte_pool_suspension_list =  TX_NULL;
 800b2a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2a8:	2200      	movs	r2, #0
 800b2aa:	625a      	str	r2, [r3, #36]	@ 0x24
 800b2ac:	e013      	b.n	800b2d6 <_tx_byte_pool_cleanup+0x9a>
                        {

                            /* At least one more thread is on the same suspension list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                   thread_ptr -> tx_thread_suspended_next;
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b2b2:	62bb      	str	r3, [r7, #40]	@ 0x28
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b2b8:	627b      	str	r3, [r7, #36]	@ 0x24
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 800b2ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b2be:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 800b2c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b2c2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b2c4:	671a      	str	r2, [r3, #112]	@ 0x70

                            /* Determine if we need to update the head pointer.  */
                            if (pool_ptr -> tx_byte_pool_suspension_list == thread_ptr)
 800b2c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b2ca:	687a      	ldr	r2, [r7, #4]
 800b2cc:	429a      	cmp	r2, r3
 800b2ce:	d102      	bne.n	800b2d6 <_tx_byte_pool_cleanup+0x9a>
                            {

                                /* Update the list head pointer.  */
                                pool_ptr -> tx_byte_pool_suspension_list =      next_thread;
 800b2d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2d2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b2d4:	625a      	str	r2, [r3, #36]	@ 0x24
                            }
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_BYTE_MEMORY)
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b2da:	2b09      	cmp	r3, #9
 800b2dc:	d119      	bne.n	800b312 <_tx_byte_pool_cleanup+0xd6>
                            /* Increment the number of timeouts on this byte pool.  */
                            pool_ptr -> tx_byte_pool_performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_NO_MEMORY;
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	2210      	movs	r2, #16
 800b2e2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 800b2e6:	4b12      	ldr	r3, [pc, #72]	@ (800b330 <_tx_byte_pool_cleanup+0xf4>)
 800b2e8:	681b      	ldr	r3, [r3, #0]
 800b2ea:	3301      	adds	r3, #1
 800b2ec:	4a10      	ldr	r2, [pc, #64]	@ (800b330 <_tx_byte_pool_cleanup+0xf4>)
 800b2ee:	6013      	str	r3, [r2, #0]
 800b2f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b2f2:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b2f4:	693b      	ldr	r3, [r7, #16]
 800b2f6:	f383 8810 	msr	PRIMASK, r3
}
 800b2fa:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Resume the thread!  */
                            _tx_thread_system_resume(thread_ptr);
 800b2fc:	6878      	ldr	r0, [r7, #4]
 800b2fe:	f000 fe1b 	bl	800bf38 <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b302:	f3ef 8310 	mrs	r3, PRIMASK
 800b306:	61bb      	str	r3, [r7, #24]
    return(posture);
 800b308:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800b30a:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800b30c:	b672      	cpsid	i
    return(int_posture);
 800b30e:	697b      	ldr	r3, [r7, #20]

                            /* Disable interrupts.  */
                            TX_DISABLE
 800b310:	637b      	str	r3, [r7, #52]	@ 0x34
 800b312:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b314:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b316:	68fb      	ldr	r3, [r7, #12]
 800b318:	f383 8810 	msr	PRIMASK, r3
}
 800b31c:	bf00      	nop
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 800b31e:	bf00      	nop
 800b320:	3738      	adds	r7, #56	@ 0x38
 800b322:	46bd      	mov	sp, r7
 800b324:	bd80      	pop	{r7, pc}
 800b326:	bf00      	nop
 800b328:	0800b23d 	.word	0x0800b23d
 800b32c:	42595445 	.word	0x42595445
 800b330:	20010b04 	.word	0x20010b04

0800b334 <_tx_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size)
{
 800b334:	b580      	push	{r7, lr}
 800b336:	b08e      	sub	sp, #56	@ 0x38
 800b338:	af00      	add	r7, sp, #0
 800b33a:	60f8      	str	r0, [r7, #12]
 800b33c:	60b9      	str	r1, [r7, #8]
 800b33e:	607a      	str	r2, [r7, #4]
 800b340:	603b      	str	r3, [r7, #0]
TX_BYTE_POOL        *previous_pool;
ALIGN_TYPE          *free_ptr;


    /* Initialize the byte pool control block to all zeros.  */
    TX_MEMSET(pool_ptr, 0, (sizeof(TX_BYTE_POOL)));
 800b342:	2234      	movs	r2, #52	@ 0x34
 800b344:	2100      	movs	r1, #0
 800b346:	68f8      	ldr	r0, [r7, #12]
 800b348:	f002 f84c 	bl	800d3e4 <memset>

    /* Round the pool size down to something that is evenly divisible by
       an ULONG.  */
    pool_size =   (pool_size/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 800b34c:	683b      	ldr	r3, [r7, #0]
 800b34e:	f023 0303 	bic.w	r3, r3, #3
 800b352:	603b      	str	r3, [r7, #0]

    /* Setup the basic byte pool fields.  */
    pool_ptr -> tx_byte_pool_name =              name_ptr;
 800b354:	68fb      	ldr	r3, [r7, #12]
 800b356:	68ba      	ldr	r2, [r7, #8]
 800b358:	605a      	str	r2, [r3, #4]

    /* Save the start and size of the pool.  */
    pool_ptr -> tx_byte_pool_start =   TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800b35a:	68fb      	ldr	r3, [r7, #12]
 800b35c:	687a      	ldr	r2, [r7, #4]
 800b35e:	619a      	str	r2, [r3, #24]
    pool_ptr -> tx_byte_pool_size =    pool_size;
 800b360:	68fb      	ldr	r3, [r7, #12]
 800b362:	683a      	ldr	r2, [r7, #0]
 800b364:	61da      	str	r2, [r3, #28]

    /* Setup memory list to the beginning as well as the search pointer.  */
    pool_ptr -> tx_byte_pool_list =    TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800b366:	68fb      	ldr	r3, [r7, #12]
 800b368:	687a      	ldr	r2, [r7, #4]
 800b36a:	611a      	str	r2, [r3, #16]
    pool_ptr -> tx_byte_pool_search =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800b36c:	68fb      	ldr	r3, [r7, #12]
 800b36e:	687a      	ldr	r2, [r7, #4]
 800b370:	615a      	str	r2, [r3, #20]

    /* Initially, the pool will have two blocks.  One large block at the
       beginning that is available and a small allocated block at the end
       of the pool that is there just for the algorithm.  Be sure to count
       the available block's header in the available bytes count.  */
    pool_ptr -> tx_byte_pool_available =   pool_size - ((sizeof(VOID *)) + (sizeof(ALIGN_TYPE)));
 800b372:	683b      	ldr	r3, [r7, #0]
 800b374:	f1a3 0208 	sub.w	r2, r3, #8
 800b378:	68fb      	ldr	r3, [r7, #12]
 800b37a:	609a      	str	r2, [r3, #8]
    pool_ptr -> tx_byte_pool_fragments =   ((UINT) 2);
 800b37c:	68fb      	ldr	r3, [r7, #12]
 800b37e:	2202      	movs	r2, #2
 800b380:	60da      	str	r2, [r3, #12]
    /* Each block contains a "next" pointer that points to the next block in the pool followed by a ALIGN_TYPE
       field that contains either the constant TX_BYTE_BLOCK_FREE (if the block is free) or a pointer to the
       owning pool (if the block is allocated).  */

    /* Calculate the end of the pool's memory area.  */
    block_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	637b      	str	r3, [r7, #52]	@ 0x34
    block_ptr =  TX_UCHAR_POINTER_ADD(block_ptr, pool_size);
 800b386:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b388:	683b      	ldr	r3, [r7, #0]
 800b38a:	4413      	add	r3, r2
 800b38c:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Backup the end of the pool pointer and build the pre-allocated block.  */
    block_ptr =  TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(ALIGN_TYPE)));
 800b38e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b390:	3b04      	subs	r3, #4
 800b392:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Cast the pool pointer into a ULONG.  */
    temp_ptr =             TX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 800b394:	68fb      	ldr	r3, [r7, #12]
 800b396:	633b      	str	r3, [r7, #48]	@ 0x30
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 800b398:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b39a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  temp_ptr;
 800b39c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b39e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b3a0:	601a      	str	r2, [r3, #0]

    block_ptr =            TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(UCHAR *)));
 800b3a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b3a4:	3b04      	subs	r3, #4
 800b3a6:	637b      	str	r3, [r7, #52]	@ 0x34
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 800b3a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b3aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800b3ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b3ae:	687a      	ldr	r2, [r7, #4]
 800b3b0:	601a      	str	r2, [r3, #0]

    /* Now setup the large available block in the pool.  */
    temp_ptr =             TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	633b      	str	r3, [r7, #48]	@ 0x30
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(temp_ptr);
 800b3b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  block_ptr;
 800b3ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b3bc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b3be:	601a      	str	r2, [r3, #0]
    block_ptr =            TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	637b      	str	r3, [r7, #52]	@ 0x34
    block_ptr =            TX_UCHAR_POINTER_ADD(block_ptr, (sizeof(UCHAR *)));
 800b3c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b3c6:	3304      	adds	r3, #4
 800b3c8:	637b      	str	r3, [r7, #52]	@ 0x34
    free_ptr =             TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(block_ptr);
 800b3ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b3cc:	62bb      	str	r3, [r7, #40]	@ 0x28
    *free_ptr =            TX_BYTE_BLOCK_FREE;
 800b3ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b3d0:	4a1f      	ldr	r2, [pc, #124]	@ (800b450 <_tx_byte_pool_create+0x11c>)
 800b3d2:	601a      	str	r2, [r3, #0]

    /* Clear the owner id.  */
    pool_ptr -> tx_byte_pool_owner =  TX_NULL;
 800b3d4:	68fb      	ldr	r3, [r7, #12]
 800b3d6:	2200      	movs	r2, #0
 800b3d8:	621a      	str	r2, [r3, #32]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b3da:	f3ef 8310 	mrs	r3, PRIMASK
 800b3de:	61bb      	str	r3, [r7, #24]
    return(posture);
 800b3e0:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800b3e2:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800b3e4:	b672      	cpsid	i
    return(int_posture);
 800b3e6:	697b      	ldr	r3, [r7, #20]

    /* Disable interrupts to place the byte pool on the created list.  */
    TX_DISABLE
 800b3e8:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the byte pool ID to make it valid.  */
    pool_ptr -> tx_byte_pool_id =  TX_BYTE_POOL_ID;
 800b3ea:	68fb      	ldr	r3, [r7, #12]
 800b3ec:	4a19      	ldr	r2, [pc, #100]	@ (800b454 <_tx_byte_pool_create+0x120>)
 800b3ee:	601a      	str	r2, [r3, #0]

    /* Place the byte pool on the list of created byte pools.  First,
       check for an empty list.  */
    if (_tx_byte_pool_created_count == TX_EMPTY)
 800b3f0:	4b19      	ldr	r3, [pc, #100]	@ (800b458 <_tx_byte_pool_create+0x124>)
 800b3f2:	681b      	ldr	r3, [r3, #0]
 800b3f4:	2b00      	cmp	r3, #0
 800b3f6:	d109      	bne.n	800b40c <_tx_byte_pool_create+0xd8>
    {

        /* The created byte pool list is empty.  Add byte pool to empty list.  */
        _tx_byte_pool_created_ptr =                  pool_ptr;
 800b3f8:	4a18      	ldr	r2, [pc, #96]	@ (800b45c <_tx_byte_pool_create+0x128>)
 800b3fa:	68fb      	ldr	r3, [r7, #12]
 800b3fc:	6013      	str	r3, [r2, #0]
        pool_ptr -> tx_byte_pool_created_next =      pool_ptr;
 800b3fe:	68fb      	ldr	r3, [r7, #12]
 800b400:	68fa      	ldr	r2, [r7, #12]
 800b402:	62da      	str	r2, [r3, #44]	@ 0x2c
        pool_ptr -> tx_byte_pool_created_previous =  pool_ptr;
 800b404:	68fb      	ldr	r3, [r7, #12]
 800b406:	68fa      	ldr	r2, [r7, #12]
 800b408:	631a      	str	r2, [r3, #48]	@ 0x30
 800b40a:	e011      	b.n	800b430 <_tx_byte_pool_create+0xfc>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_pool =      _tx_byte_pool_created_ptr;
 800b40c:	4b13      	ldr	r3, [pc, #76]	@ (800b45c <_tx_byte_pool_create+0x128>)
 800b40e:	681b      	ldr	r3, [r3, #0]
 800b410:	623b      	str	r3, [r7, #32]
        previous_pool =  next_pool -> tx_byte_pool_created_previous;
 800b412:	6a3b      	ldr	r3, [r7, #32]
 800b414:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b416:	61fb      	str	r3, [r7, #28]

        /* Place the new byte pool in the list.  */
        next_pool -> tx_byte_pool_created_previous =  pool_ptr;
 800b418:	6a3b      	ldr	r3, [r7, #32]
 800b41a:	68fa      	ldr	r2, [r7, #12]
 800b41c:	631a      	str	r2, [r3, #48]	@ 0x30
        previous_pool -> tx_byte_pool_created_next =  pool_ptr;
 800b41e:	69fb      	ldr	r3, [r7, #28]
 800b420:	68fa      	ldr	r2, [r7, #12]
 800b422:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Setup this byte pool's created links.  */
        pool_ptr -> tx_byte_pool_created_previous =  previous_pool;
 800b424:	68fb      	ldr	r3, [r7, #12]
 800b426:	69fa      	ldr	r2, [r7, #28]
 800b428:	631a      	str	r2, [r3, #48]	@ 0x30
        pool_ptr -> tx_byte_pool_created_next =      next_pool;
 800b42a:	68fb      	ldr	r3, [r7, #12]
 800b42c:	6a3a      	ldr	r2, [r7, #32]
 800b42e:	62da      	str	r2, [r3, #44]	@ 0x2c
    }

    /* Increment the number of created byte pools.  */
    _tx_byte_pool_created_count++;
 800b430:	4b09      	ldr	r3, [pc, #36]	@ (800b458 <_tx_byte_pool_create+0x124>)
 800b432:	681b      	ldr	r3, [r3, #0]
 800b434:	3301      	adds	r3, #1
 800b436:	4a08      	ldr	r2, [pc, #32]	@ (800b458 <_tx_byte_pool_create+0x124>)
 800b438:	6013      	str	r3, [r2, #0]
 800b43a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b43c:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b43e:	693b      	ldr	r3, [r7, #16]
 800b440:	f383 8810 	msr	PRIMASK, r3
}
 800b444:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 800b446:	2300      	movs	r3, #0
}
 800b448:	4618      	mov	r0, r3
 800b44a:	3738      	adds	r7, #56	@ 0x38
 800b44c:	46bd      	mov	sp, r7
 800b44e:	bd80      	pop	{r7, pc}
 800b450:	ffffeeee 	.word	0xffffeeee
 800b454:	42595445 	.word	0x42595445
 800b458:	20010a60 	.word	0x20010a60
 800b45c:	20010a5c 	.word	0x20010a5c

0800b460 <_tx_byte_pool_search>:
/*                                            calculation,                */
/*                                            resulting in version 6.1.7  */
/*                                                                        */
/**************************************************************************/
UCHAR  *_tx_byte_pool_search(TX_BYTE_POOL *pool_ptr, ULONG memory_size)
{
 800b460:	b480      	push	{r7}
 800b462:	b097      	sub	sp, #92	@ 0x5c
 800b464:	af00      	add	r7, sp, #0
 800b466:	6078      	str	r0, [r7, #4]
 800b468:	6039      	str	r1, [r7, #0]
UCHAR           *next_ptr;
UCHAR           **this_block_link_ptr;
UCHAR           **next_block_link_ptr;
ULONG           available_bytes;
UINT            examine_blocks;
UINT            first_free_block_found =  TX_FALSE;
 800b46a:	2300      	movs	r3, #0
 800b46c:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b46e:	f3ef 8310 	mrs	r3, PRIMASK
 800b472:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 800b474:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    int_posture = __get_interrupt_posture();
 800b476:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 800b478:	b672      	cpsid	i
    return(int_posture);
 800b47a:	6a3b      	ldr	r3, [r7, #32]
UCHAR           *work_ptr;
ULONG           total_theoretical_available;


    /* Disable interrupts.  */
    TX_DISABLE
 800b47c:	657b      	str	r3, [r7, #84]	@ 0x54

    /* First, determine if there are enough bytes in the pool.  */
    /* Theoretical bytes available = free bytes + ((fragments-2) * overhead of each block) */
    total_theoretical_available = pool_ptr -> tx_byte_pool_available + ((pool_ptr -> tx_byte_pool_fragments - 2) * ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE))));
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	689a      	ldr	r2, [r3, #8]
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	68db      	ldr	r3, [r3, #12]
 800b486:	3b02      	subs	r3, #2
 800b488:	00db      	lsls	r3, r3, #3
 800b48a:	4413      	add	r3, r2
 800b48c:	643b      	str	r3, [r7, #64]	@ 0x40
    if (memory_size >= total_theoretical_available)
 800b48e:	683a      	ldr	r2, [r7, #0]
 800b490:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b492:	429a      	cmp	r2, r3
 800b494:	d308      	bcc.n	800b4a8 <_tx_byte_pool_search+0x48>
 800b496:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b498:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b49a:	69fb      	ldr	r3, [r7, #28]
 800b49c:	f383 8810 	msr	PRIMASK, r3
}
 800b4a0:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Not enough memory, return a NULL pointer.  */
        current_ptr =  TX_NULL;
 800b4a2:	2300      	movs	r3, #0
 800b4a4:	653b      	str	r3, [r7, #80]	@ 0x50
 800b4a6:	e0dd      	b.n	800b664 <_tx_byte_pool_search+0x204>
    }
    else
    {

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 800b4a8:	4b72      	ldr	r3, [pc, #456]	@ (800b674 <_tx_byte_pool_search+0x214>)
 800b4aa:	681b      	ldr	r3, [r3, #0]
 800b4ac:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Setup ownership of the byte pool.  */
        pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800b4b2:	621a      	str	r2, [r3, #32]

        /* Walk through the memory pool in search for a large enough block.  */
        current_ptr =      pool_ptr -> tx_byte_pool_search;
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	695b      	ldr	r3, [r3, #20]
 800b4b8:	653b      	str	r3, [r7, #80]	@ 0x50
        examine_blocks =   pool_ptr -> tx_byte_pool_fragments + ((UINT) 1);
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	68db      	ldr	r3, [r3, #12]
 800b4be:	3301      	adds	r3, #1
 800b4c0:	64bb      	str	r3, [r7, #72]	@ 0x48
        available_bytes =  ((ULONG) 0);
 800b4c2:	2300      	movs	r3, #0
 800b4c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
            /* Increment the number of fragments searched on this pool.  */
            pool_ptr -> tx_byte_pool_performance_search_count++;
#endif

            /* Check to see if this block is free.  */
            work_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (sizeof(UCHAR *)));
 800b4c6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b4c8:	3304      	adds	r3, #4
 800b4ca:	63bb      	str	r3, [r7, #56]	@ 0x38
            free_ptr =  TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 800b4cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b4ce:	637b      	str	r3, [r7, #52]	@ 0x34
            if ((*free_ptr) == TX_BYTE_BLOCK_FREE)
 800b4d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b4d2:	681b      	ldr	r3, [r3, #0]
 800b4d4:	4a68      	ldr	r2, [pc, #416]	@ (800b678 <_tx_byte_pool_search+0x218>)
 800b4d6:	4293      	cmp	r3, r2
 800b4d8:	d143      	bne.n	800b562 <_tx_byte_pool_search+0x102>
            {

                /* Determine if this is the first free block.  */
                if (first_free_block_found == TX_FALSE)
 800b4da:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b4dc:	2b00      	cmp	r3, #0
 800b4de:	d104      	bne.n	800b4ea <_tx_byte_pool_search+0x8a>
                {
                    /* This is the first free block.  */
                    pool_ptr->tx_byte_pool_search =  current_ptr;
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800b4e4:	615a      	str	r2, [r3, #20]

                    /* Set the flag to indicate we have found the first free
                       block.  */
                    first_free_block_found =  TX_TRUE;
 800b4e6:	2301      	movs	r3, #1
 800b4e8:	647b      	str	r3, [r7, #68]	@ 0x44
                }

                /* Block is free, see if it is large enough.  */

                /* Pickup the next block's pointer.  */
                this_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 800b4ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b4ec:	633b      	str	r3, [r7, #48]	@ 0x30
                next_ptr =             *this_block_link_ptr;
 800b4ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4f0:	681b      	ldr	r3, [r3, #0]
 800b4f2:	62fb      	str	r3, [r7, #44]	@ 0x2c

                /* Calculate the number of bytes available in this block.  */
                available_bytes =   TX_UCHAR_POINTER_DIF(next_ptr, current_ptr);
 800b4f4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b4f6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b4f8:	1ad3      	subs	r3, r2, r3
 800b4fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
                available_bytes =   available_bytes - ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)));
 800b4fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b4fe:	3b08      	subs	r3, #8
 800b500:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* If this is large enough, we are done because our first-fit algorithm
                   has been satisfied!  */
                if (available_bytes >= memory_size)
 800b502:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b504:	683b      	ldr	r3, [r7, #0]
 800b506:	429a      	cmp	r2, r3
 800b508:	d257      	bcs.n	800b5ba <_tx_byte_pool_search+0x15a>
                }
                else
                {

                    /* Clear the available bytes variable.  */
                    available_bytes =  ((ULONG) 0);
 800b50a:	2300      	movs	r3, #0
 800b50c:	64fb      	str	r3, [r7, #76]	@ 0x4c

                    /* Not enough memory, check to see if the neighbor is
                       free and can be merged.  */
                    work_ptr =  TX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
 800b50e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b510:	3304      	adds	r3, #4
 800b512:	63bb      	str	r3, [r7, #56]	@ 0x38
                    free_ptr =  TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 800b514:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b516:	637b      	str	r3, [r7, #52]	@ 0x34
                    if ((*free_ptr) == TX_BYTE_BLOCK_FREE)
 800b518:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b51a:	681b      	ldr	r3, [r3, #0]
 800b51c:	4a56      	ldr	r2, [pc, #344]	@ (800b678 <_tx_byte_pool_search+0x218>)
 800b51e:	4293      	cmp	r3, r2
 800b520:	d113      	bne.n	800b54a <_tx_byte_pool_search+0xea>
                    {

                        /* Yes, neighbor block can be merged!  This is quickly accomplished
                           by updating the current block with the next blocks pointer.  */
                        next_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 800b522:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b524:	62bb      	str	r3, [r7, #40]	@ 0x28
                        *this_block_link_ptr =  *next_block_link_ptr;
 800b526:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b528:	681a      	ldr	r2, [r3, #0]
 800b52a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b52c:	601a      	str	r2, [r3, #0]

                        /* Reduce the fragment total.  We don't need to increase the bytes
                           available because all free headers are also included in the available
                           count.  */
                        pool_ptr -> tx_byte_pool_fragments--;
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	68db      	ldr	r3, [r3, #12]
 800b532:	1e5a      	subs	r2, r3, #1
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	60da      	str	r2, [r3, #12]
                        /* Increment the number of blocks merged on this pool.  */
                        pool_ptr -> tx_byte_pool_performance_merge_count++;
#endif

                        /* See if the search pointer is affected.  */
                        if (pool_ptr -> tx_byte_pool_search ==  next_ptr)
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	695b      	ldr	r3, [r3, #20]
 800b53c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b53e:	429a      	cmp	r2, r3
 800b540:	d114      	bne.n	800b56c <_tx_byte_pool_search+0x10c>
                        {
                            /* Yes, update the search pointer.   */
                            pool_ptr -> tx_byte_pool_search =  current_ptr;
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800b546:	615a      	str	r2, [r3, #20]
 800b548:	e010      	b.n	800b56c <_tx_byte_pool_search+0x10c>
                        }
                    }
                    else
                    {
                        /* Neighbor is not free so we can skip over it!  */
                        next_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 800b54a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b54c:	62bb      	str	r3, [r7, #40]	@ 0x28
                        current_ptr =  *next_block_link_ptr;
 800b54e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b550:	681b      	ldr	r3, [r3, #0]
 800b552:	653b      	str	r3, [r7, #80]	@ 0x50

                        /* Decrement the examined block count to account for this one.  */
                        if (examine_blocks != ((UINT) 0))
 800b554:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b556:	2b00      	cmp	r3, #0
 800b558:	d008      	beq.n	800b56c <_tx_byte_pool_search+0x10c>
                        {
                            examine_blocks--;
 800b55a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b55c:	3b01      	subs	r3, #1
 800b55e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b560:	e004      	b.n	800b56c <_tx_byte_pool_search+0x10c>
            }
            else
            {

                /* Block is not free, move to next block.  */
                this_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 800b562:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b564:	633b      	str	r3, [r7, #48]	@ 0x30
                current_ptr =  *this_block_link_ptr;
 800b566:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b568:	681b      	ldr	r3, [r3, #0]
 800b56a:	653b      	str	r3, [r7, #80]	@ 0x50
            }

            /* Another block has been searched... decrement counter.  */
            if (examine_blocks != ((UINT) 0))
 800b56c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b56e:	2b00      	cmp	r3, #0
 800b570:	d002      	beq.n	800b578 <_tx_byte_pool_search+0x118>
            {

                examine_blocks--;
 800b572:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b574:	3b01      	subs	r3, #1
 800b576:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b578:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b57a:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b57c:	693b      	ldr	r3, [r7, #16]
 800b57e:	f383 8810 	msr	PRIMASK, r3
}
 800b582:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b584:	f3ef 8310 	mrs	r3, PRIMASK
 800b588:	61bb      	str	r3, [r7, #24]
    return(posture);
 800b58a:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800b58c:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800b58e:	b672      	cpsid	i
    return(int_posture);
 800b590:	697b      	ldr	r3, [r7, #20]

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts.  */
            TX_DISABLE
 800b592:	657b      	str	r3, [r7, #84]	@ 0x54

            /* Determine if anything has changed in terms of pool ownership.  */
            if (pool_ptr -> tx_byte_pool_owner != thread_ptr)
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	6a1b      	ldr	r3, [r3, #32]
 800b598:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800b59a:	429a      	cmp	r2, r3
 800b59c:	d009      	beq.n	800b5b2 <_tx_byte_pool_search+0x152>
            {

                /* Pool changed ownership in the brief period interrupts were
                   enabled.  Reset the search.  */
                current_ptr =      pool_ptr -> tx_byte_pool_search;
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	695b      	ldr	r3, [r3, #20]
 800b5a2:	653b      	str	r3, [r7, #80]	@ 0x50
                examine_blocks =   pool_ptr -> tx_byte_pool_fragments + ((UINT) 1);
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	68db      	ldr	r3, [r3, #12]
 800b5a8:	3301      	adds	r3, #1
 800b5aa:	64bb      	str	r3, [r7, #72]	@ 0x48

                /* Setup our ownership again.  */
                pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800b5b0:	621a      	str	r2, [r3, #32]
            }
        } while(examine_blocks != ((UINT) 0));
 800b5b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b5b4:	2b00      	cmp	r3, #0
 800b5b6:	d186      	bne.n	800b4c6 <_tx_byte_pool_search+0x66>
 800b5b8:	e000      	b.n	800b5bc <_tx_byte_pool_search+0x15c>
                    break;
 800b5ba:	bf00      	nop

        /* Determine if a block was found.  If so, determine if it needs to be
           split.  */
        if (available_bytes != ((ULONG) 0))
 800b5bc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b5be:	2b00      	cmp	r3, #0
 800b5c0:	d048      	beq.n	800b654 <_tx_byte_pool_search+0x1f4>
        {

            /* Determine if we need to split this block.  */
            if ((available_bytes - memory_size) >= ((ULONG) TX_BYTE_BLOCK_MIN))
 800b5c2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b5c4:	683b      	ldr	r3, [r7, #0]
 800b5c6:	1ad3      	subs	r3, r2, r3
 800b5c8:	2b13      	cmp	r3, #19
 800b5ca:	d91e      	bls.n	800b60a <_tx_byte_pool_search+0x1aa>
            {

                /* Split the block.  */
                next_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (memory_size + ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)))));
 800b5cc:	683b      	ldr	r3, [r7, #0]
 800b5ce:	3308      	adds	r3, #8
 800b5d0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800b5d2:	4413      	add	r3, r2
 800b5d4:	62fb      	str	r3, [r7, #44]	@ 0x2c

                /* Setup the new free block.  */
                next_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 800b5d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b5d8:	62bb      	str	r3, [r7, #40]	@ 0x28
                this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 800b5da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b5dc:	633b      	str	r3, [r7, #48]	@ 0x30
                *next_block_link_ptr =  *this_block_link_ptr;
 800b5de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b5e0:	681a      	ldr	r2, [r3, #0]
 800b5e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5e4:	601a      	str	r2, [r3, #0]
                work_ptr =              TX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
 800b5e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b5e8:	3304      	adds	r3, #4
 800b5ea:	63bb      	str	r3, [r7, #56]	@ 0x38
                free_ptr =              TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 800b5ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b5ee:	637b      	str	r3, [r7, #52]	@ 0x34
                *free_ptr =             TX_BYTE_BLOCK_FREE;
 800b5f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b5f2:	4a21      	ldr	r2, [pc, #132]	@ (800b678 <_tx_byte_pool_search+0x218>)
 800b5f4:	601a      	str	r2, [r3, #0]

                /* Increase the total fragment counter.  */
                pool_ptr -> tx_byte_pool_fragments++;
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	68db      	ldr	r3, [r3, #12]
 800b5fa:	1c5a      	adds	r2, r3, #1
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	60da      	str	r2, [r3, #12]

                /* Update the current pointer to point at the newly created block.  */
                *this_block_link_ptr =  next_ptr;
 800b600:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b602:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b604:	601a      	str	r2, [r3, #0]

                /* Set available equal to memory size for subsequent calculation.  */
                available_bytes =  memory_size;
 800b606:	683b      	ldr	r3, [r7, #0]
 800b608:	64fb      	str	r3, [r7, #76]	@ 0x4c
                pool_ptr -> tx_byte_pool_performance_split_count++;
#endif
            }

            /* In any case, mark the current block as allocated.  */
            work_ptr =              TX_UCHAR_POINTER_ADD(current_ptr, (sizeof(UCHAR *)));
 800b60a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b60c:	3304      	adds	r3, #4
 800b60e:	63bb      	str	r3, [r7, #56]	@ 0x38
            this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(work_ptr);
 800b610:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b612:	633b      	str	r3, [r7, #48]	@ 0x30
            *this_block_link_ptr =  TX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 800b614:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b616:	687a      	ldr	r2, [r7, #4]
 800b618:	601a      	str	r2, [r3, #0]

            /* Reduce the number of available bytes in the pool.  */
            pool_ptr -> tx_byte_pool_available =  (pool_ptr -> tx_byte_pool_available - available_bytes) - ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)));
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	689a      	ldr	r2, [r3, #8]
 800b61e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b620:	1ad3      	subs	r3, r2, r3
 800b622:	f1a3 0208 	sub.w	r2, r3, #8
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	609a      	str	r2, [r3, #8]

            /* Determine if the search pointer needs to be updated. This is only done
               if the search pointer matches the block to be returned.  */
            if (current_ptr == pool_ptr -> tx_byte_pool_search)
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	695b      	ldr	r3, [r3, #20]
 800b62e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800b630:	429a      	cmp	r2, r3
 800b632:	d105      	bne.n	800b640 <_tx_byte_pool_search+0x1e0>
            {

                /* Yes, update the search pointer to the next block.  */
                this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 800b634:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b636:	633b      	str	r3, [r7, #48]	@ 0x30
                pool_ptr -> tx_byte_pool_search =  *this_block_link_ptr;
 800b638:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b63a:	681a      	ldr	r2, [r3, #0]
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	615a      	str	r2, [r3, #20]
 800b640:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b642:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b644:	68fb      	ldr	r3, [r7, #12]
 800b646:	f383 8810 	msr	PRIMASK, r3
}
 800b64a:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Adjust the pointer for the application.  */
            current_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)))));
 800b64c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b64e:	3308      	adds	r3, #8
 800b650:	653b      	str	r3, [r7, #80]	@ 0x50
 800b652:	e007      	b.n	800b664 <_tx_byte_pool_search+0x204>
 800b654:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b656:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b658:	68bb      	ldr	r3, [r7, #8]
 800b65a:	f383 8810 	msr	PRIMASK, r3
}
 800b65e:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Set current pointer to NULL to indicate nothing was found.  */
            current_ptr =  TX_NULL;
 800b660:	2300      	movs	r3, #0
 800b662:	653b      	str	r3, [r7, #80]	@ 0x50
        }
    }

    /* Return the search pointer.  */
    return(current_ptr);
 800b664:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
}
 800b666:	4618      	mov	r0, r3
 800b668:	375c      	adds	r7, #92	@ 0x5c
 800b66a:	46bd      	mov	sp, r7
 800b66c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b670:	4770      	bx	lr
 800b672:	bf00      	nop
 800b674:	20010a6c 	.word	0x20010a6c
 800b678:	ffffeeee 	.word	0xffffeeee

0800b67c <_tx_initialize_high_level>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID    _tx_initialize_high_level(VOID)
{
 800b67c:	b580      	push	{r7, lr}
 800b67e:	af00      	add	r7, sp, #0

    /* Initialize the event log, if enabled.  */
    TX_EL_INITIALIZE

    /* Call the thread control initialization function.  */
    _tx_thread_initialize();
 800b680:	f000 fb18 	bl	800bcb4 <_tx_thread_initialize>

#ifndef TX_NO_TIMER

    /* Call the timer control initialization function.  */
    _tx_timer_initialize();
 800b684:	f001 f880 	bl	800c788 <_tx_timer_initialize>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Call the semaphore initialization function.  */
    _tx_semaphore_initialize();
 800b688:	4b12      	ldr	r3, [pc, #72]	@ (800b6d4 <_tx_initialize_high_level+0x58>)
 800b68a:	2200      	movs	r2, #0
 800b68c:	601a      	str	r2, [r3, #0]
 800b68e:	4b12      	ldr	r3, [pc, #72]	@ (800b6d8 <_tx_initialize_high_level+0x5c>)
 800b690:	2200      	movs	r2, #0
 800b692:	601a      	str	r2, [r3, #0]

    /* Call the queue initialization function.  */
    _tx_queue_initialize();
 800b694:	4b11      	ldr	r3, [pc, #68]	@ (800b6dc <_tx_initialize_high_level+0x60>)
 800b696:	2200      	movs	r2, #0
 800b698:	601a      	str	r2, [r3, #0]
 800b69a:	4b11      	ldr	r3, [pc, #68]	@ (800b6e0 <_tx_initialize_high_level+0x64>)
 800b69c:	2200      	movs	r2, #0
 800b69e:	601a      	str	r2, [r3, #0]

    /* Call the event flag initialization function.  */
    _tx_event_flags_initialize();
 800b6a0:	4b10      	ldr	r3, [pc, #64]	@ (800b6e4 <_tx_initialize_high_level+0x68>)
 800b6a2:	2200      	movs	r2, #0
 800b6a4:	601a      	str	r2, [r3, #0]
 800b6a6:	4b10      	ldr	r3, [pc, #64]	@ (800b6e8 <_tx_initialize_high_level+0x6c>)
 800b6a8:	2200      	movs	r2, #0
 800b6aa:	601a      	str	r2, [r3, #0]

    /* Call the block pool initialization function.  */
    _tx_block_pool_initialize();
 800b6ac:	4b0f      	ldr	r3, [pc, #60]	@ (800b6ec <_tx_initialize_high_level+0x70>)
 800b6ae:	2200      	movs	r2, #0
 800b6b0:	601a      	str	r2, [r3, #0]
 800b6b2:	4b0f      	ldr	r3, [pc, #60]	@ (800b6f0 <_tx_initialize_high_level+0x74>)
 800b6b4:	2200      	movs	r2, #0
 800b6b6:	601a      	str	r2, [r3, #0]

    /* Call the byte pool initialization function.  */
    _tx_byte_pool_initialize();
 800b6b8:	4b0e      	ldr	r3, [pc, #56]	@ (800b6f4 <_tx_initialize_high_level+0x78>)
 800b6ba:	2200      	movs	r2, #0
 800b6bc:	601a      	str	r2, [r3, #0]
 800b6be:	4b0e      	ldr	r3, [pc, #56]	@ (800b6f8 <_tx_initialize_high_level+0x7c>)
 800b6c0:	2200      	movs	r2, #0
 800b6c2:	601a      	str	r2, [r3, #0]

    /* Call the mutex initialization function.  */
    _tx_mutex_initialize();
 800b6c4:	4b0d      	ldr	r3, [pc, #52]	@ (800b6fc <_tx_initialize_high_level+0x80>)
 800b6c6:	2200      	movs	r2, #0
 800b6c8:	601a      	str	r2, [r3, #0]
 800b6ca:	4b0d      	ldr	r3, [pc, #52]	@ (800b700 <_tx_initialize_high_level+0x84>)
 800b6cc:	2200      	movs	r2, #0
 800b6ce:	601a      	str	r2, [r3, #0]
#endif
}
 800b6d0:	bf00      	nop
 800b6d2:	bd80      	pop	{r7, pc}
 800b6d4:	20010a34 	.word	0x20010a34
 800b6d8:	20010a38 	.word	0x20010a38
 800b6dc:	20010a3c 	.word	0x20010a3c
 800b6e0:	20010a40 	.word	0x20010a40
 800b6e4:	20010a44 	.word	0x20010a44
 800b6e8:	20010a48 	.word	0x20010a48
 800b6ec:	20010a54 	.word	0x20010a54
 800b6f0:	20010a58 	.word	0x20010a58
 800b6f4:	20010a5c 	.word	0x20010a5c
 800b6f8:	20010a60 	.word	0x20010a60
 800b6fc:	20010a4c 	.word	0x20010a4c
 800b700:	20010a50 	.word	0x20010a50

0800b704 <_tx_initialize_kernel_enter>:
/*                                            added EPK initialization,   */
/*                                            resulting in version 6.1.11 */
/*                                                                        */
/**************************************************************************/
VOID  _tx_initialize_kernel_enter(VOID)
{
 800b704:	b580      	push	{r7, lr}
 800b706:	af00      	add	r7, sp, #0

    /* Determine if the compiler has pre-initialized ThreadX.  */
    if (_tx_thread_system_state != TX_INITIALIZE_ALMOST_DONE)
 800b708:	4b10      	ldr	r3, [pc, #64]	@ (800b74c <_tx_initialize_kernel_enter+0x48>)
 800b70a:	681b      	ldr	r3, [r3, #0]
 800b70c:	f113 3f0f 	cmn.w	r3, #252645135	@ 0xf0f0f0f
 800b710:	d00c      	beq.n	800b72c <_tx_initialize_kernel_enter+0x28>
        /* No, the initialization still needs to take place.  */

        /* Ensure that the system state variable is set to indicate
           initialization is in progress.  Note that this variable is
           later used to represent interrupt nesting.  */
        _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 800b712:	4b0e      	ldr	r3, [pc, #56]	@ (800b74c <_tx_initialize_kernel_enter+0x48>)
 800b714:	f04f 32f0 	mov.w	r2, #4042322160	@ 0xf0f0f0f0
 800b718:	601a      	str	r2, [r3, #0]
        /* Call any port specific preprocessing.  */
        TX_PORT_SPECIFIC_PRE_INITIALIZATION

        /* Invoke the low-level initialization to handle all processor specific
           initialization issues.  */
        _tx_initialize_low_level();
 800b71a:	f7f4 fd81 	bl	8000220 <_tx_initialize_low_level>

        /* Invoke the high-level initialization to exercise all of the
           ThreadX components and the application's initialization
           function.  */
        _tx_initialize_high_level();
 800b71e:	f7ff ffad 	bl	800b67c <_tx_initialize_high_level>

        /* Call any port specific post-processing.  */
        TX_PORT_SPECIFIC_POST_INITIALIZATION
 800b722:	4b0b      	ldr	r3, [pc, #44]	@ (800b750 <_tx_initialize_kernel_enter+0x4c>)
 800b724:	681b      	ldr	r3, [r3, #0]
 800b726:	3301      	adds	r3, #1
 800b728:	4a09      	ldr	r2, [pc, #36]	@ (800b750 <_tx_initialize_kernel_enter+0x4c>)
 800b72a:	6013      	str	r3, [r2, #0]
    TX_INITIALIZE_KERNEL_ENTER_EXTENSION

    /* Ensure that the system state variable is set to indicate
       initialization is in progress.  Note that this variable is
       later used to represent interrupt nesting.  */
    _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 800b72c:	4b07      	ldr	r3, [pc, #28]	@ (800b74c <_tx_initialize_kernel_enter+0x48>)
 800b72e:	f04f 32f0 	mov.w	r2, #4042322160	@ 0xf0f0f0f0
 800b732:	601a      	str	r2, [r3, #0]

    /* Call the application provided initialization function.  Pass the
       first available memory address to it.  */
    tx_application_define(_tx_initialize_unused_memory);
 800b734:	4b07      	ldr	r3, [pc, #28]	@ (800b754 <_tx_initialize_kernel_enter+0x50>)
 800b736:	681b      	ldr	r3, [r3, #0]
 800b738:	4618      	mov	r0, r3
 800b73a:	f7f5 f805 	bl	8000748 <tx_application_define>

    /* Set the system state in preparation for entering the thread
       scheduler.  */
    _tx_thread_system_state =  TX_INITIALIZE_IS_FINISHED;
 800b73e:	4b03      	ldr	r3, [pc, #12]	@ (800b74c <_tx_initialize_kernel_enter+0x48>)
 800b740:	2200      	movs	r2, #0
 800b742:	601a      	str	r2, [r3, #0]
    /* Initialize Execution Profile Kit.  */
    _tx_execution_initialize();
#endif

    /* Enter the scheduling loop to start executing threads!  */
    _tx_thread_schedule();
 800b744:	f7f4 fdac 	bl	80002a0 <_tx_thread_schedule>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 800b748:	bf00      	nop
 800b74a:	bd80      	pop	{r7, pc}
 800b74c:	20000054 	.word	0x20000054
 800b750:	20010b04 	.word	0x20010b04
 800b754:	20010a64 	.word	0x20010a64

0800b758 <_tx_semaphore_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_semaphore_cleanup(TX_THREAD *thread_ptr, ULONG suspension_sequence)
{
 800b758:	b580      	push	{r7, lr}
 800b75a:	b08e      	sub	sp, #56	@ 0x38
 800b75c:	af00      	add	r7, sp, #0
 800b75e:	6078      	str	r0, [r7, #4]
 800b760:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b762:	f3ef 8310 	mrs	r3, PRIMASK
 800b766:	623b      	str	r3, [r7, #32]
    return(posture);
 800b768:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800b76a:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800b76c:	b672      	cpsid	i
    return(int_posture);
 800b76e:	69fb      	ldr	r3, [r7, #28]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the semaphore.  */
    TX_DISABLE
 800b770:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_semaphore_cleanup))
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b776:	4a33      	ldr	r2, [pc, #204]	@ (800b844 <_tx_semaphore_cleanup+0xec>)
 800b778:	4293      	cmp	r3, r2
 800b77a:	d158      	bne.n	800b82e <_tx_semaphore_cleanup+0xd6>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800b782:	683a      	ldr	r2, [r7, #0]
 800b784:	429a      	cmp	r2, r3
 800b786:	d152      	bne.n	800b82e <_tx_semaphore_cleanup+0xd6>
        {

            /* Setup pointer to semaphore control block.  */
            semaphore_ptr =  TX_VOID_TO_SEMAPHORE_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b78c:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for a NULL semaphore pointer.  */
            if (semaphore_ptr != TX_NULL)
 800b78e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b790:	2b00      	cmp	r3, #0
 800b792:	d04c      	beq.n	800b82e <_tx_semaphore_cleanup+0xd6>
            {

                /* Check for a valid semaphore ID.  */
                if (semaphore_ptr -> tx_semaphore_id == TX_SEMAPHORE_ID)
 800b794:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b796:	681b      	ldr	r3, [r3, #0]
 800b798:	4a2b      	ldr	r2, [pc, #172]	@ (800b848 <_tx_semaphore_cleanup+0xf0>)
 800b79a:	4293      	cmp	r3, r2
 800b79c:	d147      	bne.n	800b82e <_tx_semaphore_cleanup+0xd6>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (semaphore_ptr -> tx_semaphore_suspended_count != TX_NO_SUSPENSIONS)
 800b79e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b7a0:	691b      	ldr	r3, [r3, #16]
 800b7a2:	2b00      	cmp	r3, #0
 800b7a4:	d043      	beq.n	800b82e <_tx_semaphore_cleanup+0xd6>
#endif

                        /* Yes, we still have thread suspension!  */

                        /* Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	2200      	movs	r2, #0
 800b7aa:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Decrement the suspended count.  */
                        semaphore_ptr -> tx_semaphore_suspended_count--;
 800b7ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b7ae:	691b      	ldr	r3, [r3, #16]
 800b7b0:	1e5a      	subs	r2, r3, #1
 800b7b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b7b4:	611a      	str	r2, [r3, #16]

                        /* Pickup the suspended count.  */
                        suspended_count =  semaphore_ptr -> tx_semaphore_suspended_count;
 800b7b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b7b8:	691b      	ldr	r3, [r3, #16]
 800b7ba:	62fb      	str	r3, [r7, #44]	@ 0x2c

                        /* Remove the suspended thread from the list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 800b7bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b7be:	2b00      	cmp	r3, #0
 800b7c0:	d103      	bne.n	800b7ca <_tx_semaphore_cleanup+0x72>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            semaphore_ptr -> tx_semaphore_suspension_list =  TX_NULL;
 800b7c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b7c4:	2200      	movs	r2, #0
 800b7c6:	60da      	str	r2, [r3, #12]
 800b7c8:	e013      	b.n	800b7f2 <_tx_semaphore_cleanup+0x9a>
                        {

                            /* At least one more thread is on the same suspension list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                   thread_ptr -> tx_thread_suspended_next;
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b7ce:	62bb      	str	r3, [r7, #40]	@ 0x28
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b7d4:	627b      	str	r3, [r7, #36]	@ 0x24
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 800b7d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b7d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b7da:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 800b7dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7de:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b7e0:	671a      	str	r2, [r3, #112]	@ 0x70

                            /* Determine if we need to update the head pointer.  */
                            if (semaphore_ptr -> tx_semaphore_suspension_list == thread_ptr)
 800b7e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b7e4:	68db      	ldr	r3, [r3, #12]
 800b7e6:	687a      	ldr	r2, [r7, #4]
 800b7e8:	429a      	cmp	r2, r3
 800b7ea:	d102      	bne.n	800b7f2 <_tx_semaphore_cleanup+0x9a>
                            {

                                /* Update the list head pointer.  */
                                semaphore_ptr -> tx_semaphore_suspension_list =   next_thread;
 800b7ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b7ee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b7f0:	60da      	str	r2, [r3, #12]
                            }
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_SEMAPHORE_SUSP)
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b7f6:	2b06      	cmp	r3, #6
 800b7f8:	d119      	bne.n	800b82e <_tx_semaphore_cleanup+0xd6>
                            /* Increment the number of timeouts on this semaphore.  */
                            semaphore_ptr -> tx_semaphore_performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_NO_INSTANCE;
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	220d      	movs	r2, #13
 800b7fe:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 800b802:	4b12      	ldr	r3, [pc, #72]	@ (800b84c <_tx_semaphore_cleanup+0xf4>)
 800b804:	681b      	ldr	r3, [r3, #0]
 800b806:	3301      	adds	r3, #1
 800b808:	4a10      	ldr	r2, [pc, #64]	@ (800b84c <_tx_semaphore_cleanup+0xf4>)
 800b80a:	6013      	str	r3, [r2, #0]
 800b80c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b80e:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b810:	693b      	ldr	r3, [r7, #16]
 800b812:	f383 8810 	msr	PRIMASK, r3
}
 800b816:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Resume the thread!  */
                            _tx_thread_system_resume(thread_ptr);
 800b818:	6878      	ldr	r0, [r7, #4]
 800b81a:	f000 fb8d 	bl	800bf38 <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b81e:	f3ef 8310 	mrs	r3, PRIMASK
 800b822:	61bb      	str	r3, [r7, #24]
    return(posture);
 800b824:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800b826:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800b828:	b672      	cpsid	i
    return(int_posture);
 800b82a:	697b      	ldr	r3, [r7, #20]

                            /* Disable interrupts.  */
                            TX_DISABLE
 800b82c:	637b      	str	r3, [r7, #52]	@ 0x34
 800b82e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b830:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b832:	68fb      	ldr	r3, [r7, #12]
 800b834:	f383 8810 	msr	PRIMASK, r3
}
 800b838:	bf00      	nop
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 800b83a:	bf00      	nop
 800b83c:	3738      	adds	r7, #56	@ 0x38
 800b83e:	46bd      	mov	sp, r7
 800b840:	bd80      	pop	{r7, pc}
 800b842:	bf00      	nop
 800b844:	0800b759 	.word	0x0800b759
 800b848:	53454d41 	.word	0x53454d41
 800b84c:	20010b04 	.word	0x20010b04

0800b850 <_tx_semaphore_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_semaphore_create(TX_SEMAPHORE *semaphore_ptr, CHAR *name_ptr, ULONG initial_count)
{
 800b850:	b580      	push	{r7, lr}
 800b852:	b08a      	sub	sp, #40	@ 0x28
 800b854:	af00      	add	r7, sp, #0
 800b856:	60f8      	str	r0, [r7, #12]
 800b858:	60b9      	str	r1, [r7, #8]
 800b85a:	607a      	str	r2, [r7, #4]
TX_SEMAPHORE    *next_semaphore;
TX_SEMAPHORE    *previous_semaphore;


    /* Initialize semaphore control block to all zeros.  */
    TX_MEMSET(semaphore_ptr, 0, (sizeof(TX_SEMAPHORE)));
 800b85c:	221c      	movs	r2, #28
 800b85e:	2100      	movs	r1, #0
 800b860:	68f8      	ldr	r0, [r7, #12]
 800b862:	f001 fdbf 	bl	800d3e4 <memset>

    /* Setup the basic semaphore fields.  */
    semaphore_ptr -> tx_semaphore_name =             name_ptr;
 800b866:	68fb      	ldr	r3, [r7, #12]
 800b868:	68ba      	ldr	r2, [r7, #8]
 800b86a:	605a      	str	r2, [r3, #4]
    semaphore_ptr -> tx_semaphore_count =            initial_count;
 800b86c:	68fb      	ldr	r3, [r7, #12]
 800b86e:	687a      	ldr	r2, [r7, #4]
 800b870:	609a      	str	r2, [r3, #8]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b872:	f3ef 8310 	mrs	r3, PRIMASK
 800b876:	61bb      	str	r3, [r7, #24]
    return(posture);
 800b878:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800b87a:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800b87c:	b672      	cpsid	i
    return(int_posture);
 800b87e:	697b      	ldr	r3, [r7, #20]

    /* Disable interrupts to place the semaphore on the created list.  */
    TX_DISABLE
 800b880:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the semaphore ID to make it valid.  */
    semaphore_ptr -> tx_semaphore_id =  TX_SEMAPHORE_ID;
 800b882:	68fb      	ldr	r3, [r7, #12]
 800b884:	4a18      	ldr	r2, [pc, #96]	@ (800b8e8 <_tx_semaphore_create+0x98>)
 800b886:	601a      	str	r2, [r3, #0]

    /* Place the semaphore on the list of created semaphores.  First,
       check for an empty list.  */
    if (_tx_semaphore_created_count == TX_EMPTY)
 800b888:	4b18      	ldr	r3, [pc, #96]	@ (800b8ec <_tx_semaphore_create+0x9c>)
 800b88a:	681b      	ldr	r3, [r3, #0]
 800b88c:	2b00      	cmp	r3, #0
 800b88e:	d109      	bne.n	800b8a4 <_tx_semaphore_create+0x54>
    {

        /* The created semaphore list is empty.  Add semaphore to empty list.  */
        _tx_semaphore_created_ptr =                       semaphore_ptr;
 800b890:	4a17      	ldr	r2, [pc, #92]	@ (800b8f0 <_tx_semaphore_create+0xa0>)
 800b892:	68fb      	ldr	r3, [r7, #12]
 800b894:	6013      	str	r3, [r2, #0]
        semaphore_ptr -> tx_semaphore_created_next =      semaphore_ptr;
 800b896:	68fb      	ldr	r3, [r7, #12]
 800b898:	68fa      	ldr	r2, [r7, #12]
 800b89a:	615a      	str	r2, [r3, #20]
        semaphore_ptr -> tx_semaphore_created_previous =  semaphore_ptr;
 800b89c:	68fb      	ldr	r3, [r7, #12]
 800b89e:	68fa      	ldr	r2, [r7, #12]
 800b8a0:	619a      	str	r2, [r3, #24]
 800b8a2:	e011      	b.n	800b8c8 <_tx_semaphore_create+0x78>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_semaphore =      _tx_semaphore_created_ptr;
 800b8a4:	4b12      	ldr	r3, [pc, #72]	@ (800b8f0 <_tx_semaphore_create+0xa0>)
 800b8a6:	681b      	ldr	r3, [r3, #0]
 800b8a8:	623b      	str	r3, [r7, #32]
        previous_semaphore =  next_semaphore -> tx_semaphore_created_previous;
 800b8aa:	6a3b      	ldr	r3, [r7, #32]
 800b8ac:	699b      	ldr	r3, [r3, #24]
 800b8ae:	61fb      	str	r3, [r7, #28]

        /* Place the new semaphore in the list.  */
        next_semaphore -> tx_semaphore_created_previous =  semaphore_ptr;
 800b8b0:	6a3b      	ldr	r3, [r7, #32]
 800b8b2:	68fa      	ldr	r2, [r7, #12]
 800b8b4:	619a      	str	r2, [r3, #24]
        previous_semaphore -> tx_semaphore_created_next =  semaphore_ptr;
 800b8b6:	69fb      	ldr	r3, [r7, #28]
 800b8b8:	68fa      	ldr	r2, [r7, #12]
 800b8ba:	615a      	str	r2, [r3, #20]

        /* Setup this semaphore's next and previous created links.  */
        semaphore_ptr -> tx_semaphore_created_previous =  previous_semaphore;
 800b8bc:	68fb      	ldr	r3, [r7, #12]
 800b8be:	69fa      	ldr	r2, [r7, #28]
 800b8c0:	619a      	str	r2, [r3, #24]
        semaphore_ptr -> tx_semaphore_created_next =      next_semaphore;
 800b8c2:	68fb      	ldr	r3, [r7, #12]
 800b8c4:	6a3a      	ldr	r2, [r7, #32]
 800b8c6:	615a      	str	r2, [r3, #20]
    }

    /* Increment the created count.  */
    _tx_semaphore_created_count++;
 800b8c8:	4b08      	ldr	r3, [pc, #32]	@ (800b8ec <_tx_semaphore_create+0x9c>)
 800b8ca:	681b      	ldr	r3, [r3, #0]
 800b8cc:	3301      	adds	r3, #1
 800b8ce:	4a07      	ldr	r2, [pc, #28]	@ (800b8ec <_tx_semaphore_create+0x9c>)
 800b8d0:	6013      	str	r3, [r2, #0]
 800b8d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8d4:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b8d6:	693b      	ldr	r3, [r7, #16]
 800b8d8:	f383 8810 	msr	PRIMASK, r3
}
 800b8dc:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 800b8de:	2300      	movs	r3, #0
}
 800b8e0:	4618      	mov	r0, r3
 800b8e2:	3728      	adds	r7, #40	@ 0x28
 800b8e4:	46bd      	mov	sp, r7
 800b8e6:	bd80      	pop	{r7, pc}
 800b8e8:	53454d41 	.word	0x53454d41
 800b8ec:	20010a38 	.word	0x20010a38
 800b8f0:	20010a34 	.word	0x20010a34

0800b8f4 <_tx_semaphore_get>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_semaphore_get(TX_SEMAPHORE *semaphore_ptr, ULONG wait_option)
{
 800b8f4:	b580      	push	{r7, lr}
 800b8f6:	b08e      	sub	sp, #56	@ 0x38
 800b8f8:	af00      	add	r7, sp, #0
 800b8fa:	6078      	str	r0, [r7, #4]
 800b8fc:	6039      	str	r1, [r7, #0]
TX_THREAD       *previous_thread;
UINT            status;


    /* Default the status to TX_SUCCESS.  */
    status =  TX_SUCCESS;
 800b8fe:	2300      	movs	r3, #0
 800b900:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b902:	f3ef 8310 	mrs	r3, PRIMASK
 800b906:	623b      	str	r3, [r7, #32]
    return(posture);
 800b908:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800b90a:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800b90c:	b672      	cpsid	i
    return(int_posture);
 800b90e:	69fb      	ldr	r3, [r7, #28]

    /* Disable interrupts to get an instance from the semaphore.  */
    TX_DISABLE
 800b910:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Log this kernel call.  */
    TX_EL_SEMAPHORE_GET_INSERT

    /* Determine if there is an instance of the semaphore.  */
    if (semaphore_ptr -> tx_semaphore_count != ((ULONG) 0))
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	689b      	ldr	r3, [r3, #8]
 800b916:	2b00      	cmp	r3, #0
 800b918:	d00a      	beq.n	800b930 <_tx_semaphore_get+0x3c>
    {

        /* Decrement the semaphore count.  */
        semaphore_ptr -> tx_semaphore_count--;
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	689b      	ldr	r3, [r3, #8]
 800b91e:	1e5a      	subs	r2, r3, #1
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	609a      	str	r2, [r3, #8]
 800b924:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b926:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b928:	69bb      	ldr	r3, [r7, #24]
 800b92a:	f383 8810 	msr	PRIMASK, r3
}
 800b92e:	e068      	b.n	800ba02 <_tx_semaphore_get+0x10e>
        /* Restore interrupts.  */
        TX_RESTORE
    }

    /* Determine if the request specifies suspension.  */
    else if (wait_option != TX_NO_WAIT)
 800b930:	683b      	ldr	r3, [r7, #0]
 800b932:	2b00      	cmp	r3, #0
 800b934:	d05d      	beq.n	800b9f2 <_tx_semaphore_get+0xfe>
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 800b936:	4b35      	ldr	r3, [pc, #212]	@ (800ba0c <_tx_semaphore_get+0x118>)
 800b938:	681b      	ldr	r3, [r3, #0]
 800b93a:	2b00      	cmp	r3, #0
 800b93c:	d008      	beq.n	800b950 <_tx_semaphore_get+0x5c>
 800b93e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b940:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b942:	697b      	ldr	r3, [r7, #20]
 800b944:	f383 8810 	msr	PRIMASK, r3
}
 800b948:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_NO_INSTANCE;
 800b94a:	230d      	movs	r3, #13
 800b94c:	637b      	str	r3, [r7, #52]	@ 0x34
 800b94e:	e058      	b.n	800ba02 <_tx_semaphore_get+0x10e>
            /* Increment the number of suspensions on this semaphore.  */
            semaphore_ptr -> tx_semaphore_performance_suspension_count++;
#endif

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 800b950:	4b2f      	ldr	r3, [pc, #188]	@ (800ba10 <_tx_semaphore_get+0x11c>)
 800b952:	681b      	ldr	r3, [r3, #0]
 800b954:	62fb      	str	r3, [r7, #44]	@ 0x2c

            /* Setup cleanup routine pointer.  */
            thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_semaphore_cleanup);
 800b956:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b958:	4a2e      	ldr	r2, [pc, #184]	@ (800ba14 <_tx_semaphore_get+0x120>)
 800b95a:	669a      	str	r2, [r3, #104]	@ 0x68

            /* Setup cleanup information, i.e. this semaphore control
               block.  */
            thread_ptr -> tx_thread_suspend_control_block =  (VOID *) semaphore_ptr;
 800b95c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b95e:	687a      	ldr	r2, [r7, #4]
 800b960:	66da      	str	r2, [r3, #108]	@ 0x6c

#ifndef TX_NOT_INTERRUPTABLE

            /* Increment the suspension sequence number, which is used to identify
               this suspension event.  */
            thread_ptr -> tx_thread_suspension_sequence++;
 800b962:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b964:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800b968:	1c5a      	adds	r2, r3, #1
 800b96a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b96c:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
#endif

            /* Setup suspension list.  */
            if (semaphore_ptr -> tx_semaphore_suspended_count == TX_NO_SUSPENSIONS)
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	691b      	ldr	r3, [r3, #16]
 800b974:	2b00      	cmp	r3, #0
 800b976:	d109      	bne.n	800b98c <_tx_semaphore_get+0x98>
            {

                /* No other threads are suspended.  Setup the head pointer and
                   just setup this threads pointers to itself.  */
                semaphore_ptr -> tx_semaphore_suspension_list =         thread_ptr;
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b97c:	60da      	str	r2, [r3, #12]
                thread_ptr -> tx_thread_suspended_next =                thread_ptr;
 800b97e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b980:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b982:	671a      	str	r2, [r3, #112]	@ 0x70
                thread_ptr -> tx_thread_suspended_previous =            thread_ptr;
 800b984:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b986:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b988:	675a      	str	r2, [r3, #116]	@ 0x74
 800b98a:	e011      	b.n	800b9b0 <_tx_semaphore_get+0xbc>
            }
            else
            {

                /* This list is not NULL, add current thread to the end. */
                next_thread =                                   semaphore_ptr -> tx_semaphore_suspension_list;
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	68db      	ldr	r3, [r3, #12]
 800b990:	62bb      	str	r3, [r7, #40]	@ 0x28
                thread_ptr -> tx_thread_suspended_next =        next_thread;
 800b992:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b994:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b996:	671a      	str	r2, [r3, #112]	@ 0x70
                previous_thread =                               next_thread -> tx_thread_suspended_previous;
 800b998:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b99a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b99c:	627b      	str	r3, [r7, #36]	@ 0x24
                thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 800b99e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b9a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b9a2:	675a      	str	r2, [r3, #116]	@ 0x74
                previous_thread -> tx_thread_suspended_next =   thread_ptr;
 800b9a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b9a8:	671a      	str	r2, [r3, #112]	@ 0x70
                next_thread -> tx_thread_suspended_previous =   thread_ptr;
 800b9aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9ac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b9ae:	675a      	str	r2, [r3, #116]	@ 0x74
            }

            /* Increment the number of suspensions.  */
            semaphore_ptr -> tx_semaphore_suspended_count++;
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	691b      	ldr	r3, [r3, #16]
 800b9b4:	1c5a      	adds	r2, r3, #1
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	611a      	str	r2, [r3, #16]

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_SEMAPHORE_SUSP;
 800b9ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b9bc:	2206      	movs	r2, #6
 800b9be:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag.  */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800b9c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b9c2:	2201      	movs	r2, #1
 800b9c4:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 800b9c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b9c8:	683a      	ldr	r2, [r7, #0]
 800b9ca:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 800b9cc:	4b0f      	ldr	r3, [pc, #60]	@ (800ba0c <_tx_semaphore_get+0x118>)
 800b9ce:	681b      	ldr	r3, [r3, #0]
 800b9d0:	3301      	adds	r3, #1
 800b9d2:	4a0e      	ldr	r2, [pc, #56]	@ (800ba0c <_tx_semaphore_get+0x118>)
 800b9d4:	6013      	str	r3, [r2, #0]
 800b9d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9d8:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b9da:	693b      	ldr	r3, [r7, #16]
 800b9dc:	f383 8810 	msr	PRIMASK, r3
}
 800b9e0:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 800b9e2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800b9e4:	f000 fba8 	bl	800c138 <_tx_thread_system_suspend>
#endif

            /* Return the completion status.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 800b9e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b9ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b9ee:	637b      	str	r3, [r7, #52]	@ 0x34
 800b9f0:	e007      	b.n	800ba02 <_tx_semaphore_get+0x10e>
 800b9f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9f4:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b9f6:	68fb      	ldr	r3, [r7, #12]
 800b9f8:	f383 8810 	msr	PRIMASK, r3
}
 800b9fc:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Immediate return, return error completion.  */
        status =  TX_NO_INSTANCE;
 800b9fe:	230d      	movs	r3, #13
 800ba00:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    /* Return completion status.  */
    return(status);
 800ba02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800ba04:	4618      	mov	r0, r3
 800ba06:	3738      	adds	r7, #56	@ 0x38
 800ba08:	46bd      	mov	sp, r7
 800ba0a:	bd80      	pop	{r7, pc}
 800ba0c:	20010b04 	.word	0x20010b04
 800ba10:	20010a6c 	.word	0x20010a6c
 800ba14:	0800b759 	.word	0x0800b759

0800ba18 <_tx_semaphore_put>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_semaphore_put(TX_SEMAPHORE *semaphore_ptr)
{
 800ba18:	b580      	push	{r7, lr}
 800ba1a:	b08c      	sub	sp, #48	@ 0x30
 800ba1c:	af00      	add	r7, sp, #0
 800ba1e:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ba20:	f3ef 8310 	mrs	r3, PRIMASK
 800ba24:	61bb      	str	r3, [r7, #24]
    return(posture);
 800ba26:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800ba28:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800ba2a:	b672      	cpsid	i
    return(int_posture);
 800ba2c:	697b      	ldr	r3, [r7, #20]
TX_THREAD       *next_thread;
TX_THREAD       *previous_thread;


    /* Disable interrupts to put an instance back to the semaphore.  */
    TX_DISABLE
 800ba2e:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Log this kernel call.  */
    TX_EL_SEMAPHORE_PUT_INSERT

    /* Pickup the number of suspended threads.  */
    suspended_count =  semaphore_ptr -> tx_semaphore_suspended_count;
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	691b      	ldr	r3, [r3, #16]
 800ba34:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Determine if there are any threads suspended on the semaphore.  */
    if (suspended_count == TX_NO_SUSPENSIONS)
 800ba36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	d10a      	bne.n	800ba52 <_tx_semaphore_put+0x3a>
    {

        /* Increment the semaphore count.  */
        semaphore_ptr -> tx_semaphore_count++;
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	689b      	ldr	r3, [r3, #8]
 800ba40:	1c5a      	adds	r2, r3, #1
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	609a      	str	r2, [r3, #8]
 800ba46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ba48:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ba4a:	693b      	ldr	r3, [r7, #16]
 800ba4c:	f383 8810 	msr	PRIMASK, r3
}
 800ba50:	e033      	b.n	800baba <_tx_semaphore_put+0xa2>
    {

        /* A thread is suspended on this semaphore.  */

        /* Pickup the pointer to the first suspended thread.  */
        thread_ptr =  semaphore_ptr -> tx_semaphore_suspension_list;
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	68db      	ldr	r3, [r3, #12]
 800ba56:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Remove the suspended thread from the list.  */

        /* See if this is the only suspended thread on the list.  */
        suspended_count--;
 800ba58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba5a:	3b01      	subs	r3, #1
 800ba5c:	62bb      	str	r3, [r7, #40]	@ 0x28
        if (suspended_count == TX_NO_SUSPENSIONS)
 800ba5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba60:	2b00      	cmp	r3, #0
 800ba62:	d103      	bne.n	800ba6c <_tx_semaphore_put+0x54>
        {

            /* Yes, the only suspended thread.  */

            /* Update the head pointer.  */
            semaphore_ptr -> tx_semaphore_suspension_list =  TX_NULL;
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	2200      	movs	r2, #0
 800ba68:	60da      	str	r2, [r3, #12]
 800ba6a:	e00e      	b.n	800ba8a <_tx_semaphore_put+0x72>
        {

            /* At least one more thread is on the same expiration list.  */

            /* Update the list head pointer.  */
            next_thread =                                     thread_ptr -> tx_thread_suspended_next;
 800ba6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba6e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ba70:	623b      	str	r3, [r7, #32]
            semaphore_ptr -> tx_semaphore_suspension_list =   next_thread;
 800ba72:	687b      	ldr	r3, [r7, #4]
 800ba74:	6a3a      	ldr	r2, [r7, #32]
 800ba76:	60da      	str	r2, [r3, #12]

            /* Update the links of the adjacent threads.  */
            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 800ba78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba7a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ba7c:	61fb      	str	r3, [r7, #28]
            next_thread -> tx_thread_suspended_previous =   previous_thread;
 800ba7e:	6a3b      	ldr	r3, [r7, #32]
 800ba80:	69fa      	ldr	r2, [r7, #28]
 800ba82:	675a      	str	r2, [r3, #116]	@ 0x74
            previous_thread -> tx_thread_suspended_next =   next_thread;
 800ba84:	69fb      	ldr	r3, [r7, #28]
 800ba86:	6a3a      	ldr	r2, [r7, #32]
 800ba88:	671a      	str	r2, [r3, #112]	@ 0x70
        }

        /* Decrement the suspension count.  */
        semaphore_ptr -> tx_semaphore_suspended_count =  suspended_count;
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ba8e:	611a      	str	r2, [r3, #16]

        /* Prepare for resumption of the first thread.  */

        /* Clear cleanup routine to avoid timeout.  */
        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800ba90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba92:	2200      	movs	r2, #0
 800ba94:	669a      	str	r2, [r3, #104]	@ 0x68
        /* Pickup the application notify function.  */
        semaphore_put_notify =  semaphore_ptr -> tx_semaphore_put_notify;
#endif

        /* Put return status into the thread control block.  */
        thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 800ba96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba98:	2200      	movs	r2, #0
 800ba9a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Temporarily disable preemption.  */
        _tx_thread_preempt_disable++;
 800ba9e:	4b09      	ldr	r3, [pc, #36]	@ (800bac4 <_tx_semaphore_put+0xac>)
 800baa0:	681b      	ldr	r3, [r3, #0]
 800baa2:	3301      	adds	r3, #1
 800baa4:	4a07      	ldr	r2, [pc, #28]	@ (800bac4 <_tx_semaphore_put+0xac>)
 800baa6:	6013      	str	r3, [r2, #0]
 800baa8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800baaa:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800baac:	68fb      	ldr	r3, [r7, #12]
 800baae:	f383 8810 	msr	PRIMASK, r3
}
 800bab2:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Resume thread.  */
        _tx_thread_system_resume(thread_ptr);
 800bab4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800bab6:	f000 fa3f 	bl	800bf38 <_tx_thread_system_resume>
        }
#endif
    }

    /* Return successful completion.  */
    return(TX_SUCCESS);
 800baba:	2300      	movs	r3, #0
}
 800babc:	4618      	mov	r0, r3
 800babe:	3730      	adds	r7, #48	@ 0x30
 800bac0:	46bd      	mov	sp, r7
 800bac2:	bd80      	pop	{r7, pc}
 800bac4:	20010b04 	.word	0x20010b04

0800bac8 <_tx_thread_create>:
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr, VOID (*entry_function)(ULONG id), ULONG entry_input,
                            VOID *stack_start, ULONG stack_size, UINT priority, UINT preempt_threshold,
                            ULONG time_slice, UINT auto_start)
{
 800bac8:	b580      	push	{r7, lr}
 800baca:	b092      	sub	sp, #72	@ 0x48
 800bacc:	af00      	add	r7, sp, #0
 800bace:	60f8      	str	r0, [r7, #12]
 800bad0:	60b9      	str	r1, [r7, #8]
 800bad2:	607a      	str	r2, [r7, #4]
 800bad4:	603b      	str	r3, [r7, #0]
TX_INTERRUPT_SAVE_AREA

TX_THREAD               *next_thread;
TX_THREAD               *previous_thread;
TX_THREAD               *saved_thread_ptr;
UINT                    saved_threshold =  ((UINT) 0);
 800bad6:	2300      	movs	r3, #0
 800bad8:	643b      	str	r3, [r7, #64]	@ 0x40
#ifndef TX_DISABLE_STACK_FILLING

    /* Set the thread stack to a pattern prior to creating the initial
       stack frame.  This pattern is used by the stack checking routines
       to see how much has been used.  */
    TX_MEMSET(stack_start, ((UCHAR) TX_STACK_FILL), stack_size);
 800bada:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800badc:	21ef      	movs	r1, #239	@ 0xef
 800bade:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800bae0:	f001 fc80 	bl	800d3e4 <memset>

    /* Prepare the thread control block prior to placing it on the created
       list.  */

    /* Initialize thread control block to all zeros.  */
    TX_MEMSET(thread_ptr, 0, (sizeof(TX_THREAD)));
 800bae4:	22b0      	movs	r2, #176	@ 0xb0
 800bae6:	2100      	movs	r1, #0
 800bae8:	68f8      	ldr	r0, [r7, #12]
 800baea:	f001 fc7b 	bl	800d3e4 <memset>

    /* Place the supplied parameters into the thread's control block.  */
    thread_ptr -> tx_thread_name =              name_ptr;
 800baee:	68fb      	ldr	r3, [r7, #12]
 800baf0:	68ba      	ldr	r2, [r7, #8]
 800baf2:	629a      	str	r2, [r3, #40]	@ 0x28
    thread_ptr -> tx_thread_entry =             entry_function;
 800baf4:	68fb      	ldr	r3, [r7, #12]
 800baf6:	687a      	ldr	r2, [r7, #4]
 800baf8:	645a      	str	r2, [r3, #68]	@ 0x44
    thread_ptr -> tx_thread_entry_parameter =   entry_input;
 800bafa:	68fb      	ldr	r3, [r7, #12]
 800bafc:	683a      	ldr	r2, [r7, #0]
 800bafe:	649a      	str	r2, [r3, #72]	@ 0x48
    thread_ptr -> tx_thread_stack_start =       stack_start;
 800bb00:	68fb      	ldr	r3, [r7, #12]
 800bb02:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800bb04:	60da      	str	r2, [r3, #12]
    thread_ptr -> tx_thread_stack_size =        stack_size;
 800bb06:	68fb      	ldr	r3, [r7, #12]
 800bb08:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800bb0a:	615a      	str	r2, [r3, #20]
    thread_ptr -> tx_thread_priority =          priority;
 800bb0c:	68fb      	ldr	r3, [r7, #12]
 800bb0e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800bb10:	62da      	str	r2, [r3, #44]	@ 0x2c
    thread_ptr -> tx_thread_user_priority =     priority;
 800bb12:	68fb      	ldr	r3, [r7, #12]
 800bb14:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800bb16:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    thread_ptr -> tx_thread_time_slice =        time_slice;
 800bb1a:	68fb      	ldr	r3, [r7, #12]
 800bb1c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800bb1e:	619a      	str	r2, [r3, #24]
    thread_ptr -> tx_thread_new_time_slice =    time_slice;
 800bb20:	68fb      	ldr	r3, [r7, #12]
 800bb22:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800bb24:	61da      	str	r2, [r3, #28]
    thread_ptr -> tx_thread_inherit_priority =  ((UINT) TX_MAX_PRIORITIES);
 800bb26:	68fb      	ldr	r3, [r7, #12]
 800bb28:	2220      	movs	r2, #32
 800bb2a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Calculate the end of the thread's stack area.  */
    temp_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 800bb2e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bb30:	63fb      	str	r3, [r7, #60]	@ 0x3c
    temp_ptr =  (TX_UCHAR_POINTER_ADD(temp_ptr, (stack_size - ((ULONG) 1))));
 800bb32:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bb34:	3b01      	subs	r3, #1
 800bb36:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800bb38:	4413      	add	r3, r2
 800bb3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    thread_ptr -> tx_thread_stack_end =         TX_UCHAR_TO_VOID_POINTER_CONVERT(temp_ptr);
 800bb3c:	68fb      	ldr	r3, [r7, #12]
 800bb3e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800bb40:	611a      	str	r2, [r3, #16]
    thread_ptr -> tx_thread_preempt_threshold =       preempt_threshold;
    thread_ptr -> tx_thread_user_preempt_threshold =  preempt_threshold;
#else

    /* Preemption-threshold is disabled, determine if preemption-threshold was required.  */
    if (priority != preempt_threshold)
 800bb42:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800bb44:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bb46:	429a      	cmp	r2, r3
 800bb48:	d007      	beq.n	800bb5a <_tx_thread_create+0x92>
    {

        /* Preemption-threshold specified. Since specific preemption-threshold is not supported,
           disable all preemption.  */
        thread_ptr -> tx_thread_preempt_threshold =       ((UINT) 0);
 800bb4a:	68fb      	ldr	r3, [r7, #12]
 800bb4c:	2200      	movs	r2, #0
 800bb4e:	63da      	str	r2, [r3, #60]	@ 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  ((UINT) 0);
 800bb50:	68fb      	ldr	r3, [r7, #12]
 800bb52:	2200      	movs	r2, #0
 800bb54:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 800bb58:	e006      	b.n	800bb68 <_tx_thread_create+0xa0>
    }
    else
    {

        /* Preemption-threshold is not specified, just setup with the priority.  */
        thread_ptr -> tx_thread_preempt_threshold =       priority;
 800bb5a:	68fb      	ldr	r3, [r7, #12]
 800bb5c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800bb5e:	63da      	str	r2, [r3, #60]	@ 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  priority;
 800bb60:	68fb      	ldr	r3, [r7, #12]
 800bb62:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800bb64:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    }
#endif

    /* Now fill in the values that are required for thread initialization.  */
    thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 800bb68:	68fb      	ldr	r3, [r7, #12]
 800bb6a:	2203      	movs	r2, #3
 800bb6c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Setup the necessary fields in the thread timer block.  */
    TX_THREAD_CREATE_TIMEOUT_SETUP(thread_ptr)
 800bb6e:	68fb      	ldr	r3, [r7, #12]
 800bb70:	4a48      	ldr	r2, [pc, #288]	@ (800bc94 <_tx_thread_create+0x1cc>)
 800bb72:	655a      	str	r2, [r3, #84]	@ 0x54
 800bb74:	68fa      	ldr	r2, [r7, #12]
 800bb76:	68fb      	ldr	r3, [r7, #12]
 800bb78:	659a      	str	r2, [r3, #88]	@ 0x58
    TX_THREAD_CREATE_INTERNAL_EXTENSION(thread_ptr)

    /* Call the target specific stack frame building routine to build the
       thread's initial stack and to setup the actual stack pointer in the
       control block.  */
    _tx_thread_stack_build(thread_ptr, _tx_thread_shell_entry);
 800bb7a:	4947      	ldr	r1, [pc, #284]	@ (800bc98 <_tx_thread_create+0x1d0>)
 800bb7c:	68f8      	ldr	r0, [r7, #12]
 800bb7e:	f7f4 fbef 	bl	8000360 <_tx_thread_stack_build>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800bb82:	f3ef 8310 	mrs	r3, PRIMASK
 800bb86:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800bb88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800bb8a:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800bb8c:	b672      	cpsid	i
    return(int_posture);
 800bb8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    /* Setup the highest usage stack pointer.  */
    thread_ptr -> tx_thread_stack_highest_ptr =  thread_ptr -> tx_thread_stack_ptr;
#endif

    /* Prepare to make this thread a member of the created thread list.  */
    TX_DISABLE
 800bb90:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Load the thread ID field in the thread control block.  */
    thread_ptr -> tx_thread_id =  TX_THREAD_ID;
 800bb92:	68fb      	ldr	r3, [r7, #12]
 800bb94:	4a41      	ldr	r2, [pc, #260]	@ (800bc9c <_tx_thread_create+0x1d4>)
 800bb96:	601a      	str	r2, [r3, #0]

    /* Place the thread on the list of created threads.  First,
       check for an empty list.  */
    if (_tx_thread_created_count == TX_EMPTY)
 800bb98:	4b41      	ldr	r3, [pc, #260]	@ (800bca0 <_tx_thread_create+0x1d8>)
 800bb9a:	681b      	ldr	r3, [r3, #0]
 800bb9c:	2b00      	cmp	r3, #0
 800bb9e:	d10b      	bne.n	800bbb8 <_tx_thread_create+0xf0>
    {

        /* The created thread list is empty.  Add thread to empty list.  */
        _tx_thread_created_ptr =                    thread_ptr;
 800bba0:	4a40      	ldr	r2, [pc, #256]	@ (800bca4 <_tx_thread_create+0x1dc>)
 800bba2:	68fb      	ldr	r3, [r7, #12]
 800bba4:	6013      	str	r3, [r2, #0]
        thread_ptr -> tx_thread_created_next =      thread_ptr;
 800bba6:	68fb      	ldr	r3, [r7, #12]
 800bba8:	68fa      	ldr	r2, [r7, #12]
 800bbaa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        thread_ptr -> tx_thread_created_previous =  thread_ptr;
 800bbae:	68fb      	ldr	r3, [r7, #12]
 800bbb0:	68fa      	ldr	r2, [r7, #12]
 800bbb2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 800bbb6:	e016      	b.n	800bbe6 <_tx_thread_create+0x11e>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_thread =  _tx_thread_created_ptr;
 800bbb8:	4b3a      	ldr	r3, [pc, #232]	@ (800bca4 <_tx_thread_create+0x1dc>)
 800bbba:	681b      	ldr	r3, [r3, #0]
 800bbbc:	637b      	str	r3, [r7, #52]	@ 0x34
        previous_thread =  next_thread -> tx_thread_created_previous;
 800bbbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bbc0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bbc4:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Place the new thread in the list.  */
        next_thread -> tx_thread_created_previous =  thread_ptr;
 800bbc6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bbc8:	68fa      	ldr	r2, [r7, #12]
 800bbca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        previous_thread -> tx_thread_created_next =  thread_ptr;
 800bbce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bbd0:	68fa      	ldr	r2, [r7, #12]
 800bbd2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        /* Setup this thread's created links.  */
        thread_ptr -> tx_thread_created_previous =  previous_thread;
 800bbd6:	68fb      	ldr	r3, [r7, #12]
 800bbd8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bbda:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        thread_ptr -> tx_thread_created_next =      next_thread;
 800bbde:	68fb      	ldr	r3, [r7, #12]
 800bbe0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800bbe2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    }

    /* Increment the thread created count.  */
    _tx_thread_created_count++;
 800bbe6:	4b2e      	ldr	r3, [pc, #184]	@ (800bca0 <_tx_thread_create+0x1d8>)
 800bbe8:	681b      	ldr	r3, [r3, #0]
 800bbea:	3301      	adds	r3, #1
 800bbec:	4a2c      	ldr	r2, [pc, #176]	@ (800bca0 <_tx_thread_create+0x1d8>)
 800bbee:	6013      	str	r3, [r2, #0]
    TX_EL_THREAD_CREATE_INSERT

#ifndef TX_NOT_INTERRUPTABLE

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 800bbf0:	4b2d      	ldr	r3, [pc, #180]	@ (800bca8 <_tx_thread_create+0x1e0>)
 800bbf2:	681b      	ldr	r3, [r3, #0]
 800bbf4:	3301      	adds	r3, #1
 800bbf6:	4a2c      	ldr	r2, [pc, #176]	@ (800bca8 <_tx_thread_create+0x1e0>)
 800bbf8:	6013      	str	r3, [r2, #0]
#endif

    /* Determine if an automatic start was requested.  If so, call the resume
       thread function and then check for a preemption condition.  */
    if (auto_start == TX_AUTO_START)
 800bbfa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bbfc:	2b01      	cmp	r3, #1
 800bbfe:	d129      	bne.n	800bc54 <_tx_thread_create+0x18c>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800bc00:	f3ef 8305 	mrs	r3, IPSR
 800bc04:	627b      	str	r3, [r7, #36]	@ 0x24
    return(ipsr_value);
 800bc06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
    {

        /* Determine if the create call is being called from initialization.  */
        if (TX_THREAD_GET_SYSTEM_STATE() >= TX_INITIALIZE_IN_PROGRESS)
 800bc08:	4b28      	ldr	r3, [pc, #160]	@ (800bcac <_tx_thread_create+0x1e4>)
 800bc0a:	681b      	ldr	r3, [r3, #0]
 800bc0c:	4313      	orrs	r3, r2
 800bc0e:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800bc12:	d30d      	bcc.n	800bc30 <_tx_thread_create+0x168>

            /* Pickup the current thread execute pointer, which corresponds to the
               highest priority thread ready to execute.  Interrupt lockout is
               not required, since interrupts are assumed to be disabled during
               initialization.  */
            saved_thread_ptr =  _tx_thread_execute_ptr;
 800bc14:	4b26      	ldr	r3, [pc, #152]	@ (800bcb0 <_tx_thread_create+0x1e8>)
 800bc16:	681b      	ldr	r3, [r3, #0]
 800bc18:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Determine if there is thread ready for execution.  */
            if (saved_thread_ptr != TX_NULL)
 800bc1a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bc1c:	2b00      	cmp	r3, #0
 800bc1e:	d009      	beq.n	800bc34 <_tx_thread_create+0x16c>
            {

                /* Yes, a thread is ready for execution when initialization completes.  */

                /* Save the current preemption-threshold.  */
                saved_threshold =  saved_thread_ptr -> tx_thread_preempt_threshold;
 800bc20:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bc22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bc24:	643b      	str	r3, [r7, #64]	@ 0x40

                /* For initialization, temporarily set the preemption-threshold to the
                   priority level to make sure the highest-priority thread runs once
                   initialization is complete.  */
                saved_thread_ptr -> tx_thread_preempt_threshold =  saved_thread_ptr -> tx_thread_priority;
 800bc26:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bc28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bc2a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bc2c:	63da      	str	r2, [r3, #60]	@ 0x3c
 800bc2e:	e001      	b.n	800bc34 <_tx_thread_create+0x16c>
        }
        else
        {

            /* Simply set the saved thread pointer to NULL.  */
            saved_thread_ptr =  TX_NULL;
 800bc30:	2300      	movs	r3, #0
 800bc32:	647b      	str	r3, [r7, #68]	@ 0x44
 800bc34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc36:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bc38:	6a3b      	ldr	r3, [r7, #32]
 800bc3a:	f383 8810 	msr	PRIMASK, r3
}
 800bc3e:	bf00      	nop

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Call the resume thread function to make this thread ready.  */
        _tx_thread_system_resume(thread_ptr);
 800bc40:	68f8      	ldr	r0, [r7, #12]
 800bc42:	f000 f979 	bl	800bf38 <_tx_thread_system_resume>
#endif

        /* Determine if the thread's preemption-threshold needs to be restored.  */
        if (saved_thread_ptr != TX_NULL)
 800bc46:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bc48:	2b00      	cmp	r3, #0
 800bc4a:	d01e      	beq.n	800bc8a <_tx_thread_create+0x1c2>
        {

            /* Yes, restore the previous highest-priority thread's preemption-threshold. This
               can only happen if this routine is called from initialization.  */
            saved_thread_ptr -> tx_thread_preempt_threshold =  saved_threshold;
 800bc4c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bc4e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800bc50:	63da      	str	r2, [r3, #60]	@ 0x3c
 800bc52:	e01a      	b.n	800bc8a <_tx_thread_create+0x1c2>
 800bc54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc56:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bc58:	693b      	ldr	r3, [r7, #16]
 800bc5a:	f383 8810 	msr	PRIMASK, r3
}
 800bc5e:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800bc60:	f3ef 8310 	mrs	r3, PRIMASK
 800bc64:	61bb      	str	r3, [r7, #24]
    return(posture);
 800bc66:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800bc68:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800bc6a:	b672      	cpsid	i
    return(int_posture);
 800bc6c:	697b      	ldr	r3, [r7, #20]

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Disable interrupts.  */
        TX_DISABLE
 800bc6e:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Re-enable preemption.  */
        _tx_thread_preempt_disable--;
 800bc70:	4b0d      	ldr	r3, [pc, #52]	@ (800bca8 <_tx_thread_create+0x1e0>)
 800bc72:	681b      	ldr	r3, [r3, #0]
 800bc74:	3b01      	subs	r3, #1
 800bc76:	4a0c      	ldr	r2, [pc, #48]	@ (800bca8 <_tx_thread_create+0x1e0>)
 800bc78:	6013      	str	r3, [r2, #0]
 800bc7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc7c:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bc7e:	69fb      	ldr	r3, [r7, #28]
 800bc80:	f383 8810 	msr	PRIMASK, r3
}
 800bc84:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800bc86:	f000 f91d 	bl	800bec4 <_tx_thread_system_preempt_check>
#endif
    }

    /* Always return a success.  */
    return(TX_SUCCESS);
 800bc8a:	2300      	movs	r3, #0
}
 800bc8c:	4618      	mov	r0, r3
 800bc8e:	3748      	adds	r7, #72	@ 0x48
 800bc90:	46bd      	mov	sp, r7
 800bc92:	bd80      	pop	{r7, pc}
 800bc94:	0800c40d 	.word	0x0800c40d
 800bc98:	0800bd2d 	.word	0x0800bd2d
 800bc9c:	54485244 	.word	0x54485244
 800bca0:	20010a78 	.word	0x20010a78
 800bca4:	20010a74 	.word	0x20010a74
 800bca8:	20010b04 	.word	0x20010b04
 800bcac:	20000054 	.word	0x20000054
 800bcb0:	20010a70 	.word	0x20010a70

0800bcb4 <_tx_thread_initialize>:
/*                                            stack check error handling, */
/*                                            resulting in version 6.1.9  */   
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_initialize(VOID)
{
 800bcb4:	b580      	push	{r7, lr}
 800bcb6:	af00      	add	r7, sp, #0
       respectively.  */

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Set current thread pointer to NULL.  */
    TX_THREAD_SET_CURRENT(TX_NULL)
 800bcb8:	4b12      	ldr	r3, [pc, #72]	@ (800bd04 <_tx_thread_initialize+0x50>)
 800bcba:	2200      	movs	r2, #0
 800bcbc:	601a      	str	r2, [r3, #0]

    /* Initialize the execute thread pointer to NULL.  */
    _tx_thread_execute_ptr =  TX_NULL;
 800bcbe:	4b12      	ldr	r3, [pc, #72]	@ (800bd08 <_tx_thread_initialize+0x54>)
 800bcc0:	2200      	movs	r2, #0
 800bcc2:	601a      	str	r2, [r3, #0]

    /* Initialize the priority information.  */
    TX_MEMSET(&_tx_thread_priority_maps[0], 0, (sizeof(_tx_thread_priority_maps)));
 800bcc4:	4b11      	ldr	r3, [pc, #68]	@ (800bd0c <_tx_thread_initialize+0x58>)
 800bcc6:	2200      	movs	r2, #0
 800bcc8:	601a      	str	r2, [r3, #0]
#endif
#endif

    /* Setup the highest priority variable to the max, indicating no thread is currently
       ready.  */
    _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 800bcca:	4b11      	ldr	r3, [pc, #68]	@ (800bd10 <_tx_thread_initialize+0x5c>)
 800bccc:	2220      	movs	r2, #32
 800bcce:	601a      	str	r2, [r3, #0]


#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the array of priority head pointers.  */
    TX_MEMSET(&_tx_thread_priority_list[0], 0, (sizeof(_tx_thread_priority_list)));
 800bcd0:	2280      	movs	r2, #128	@ 0x80
 800bcd2:	2100      	movs	r1, #0
 800bcd4:	480f      	ldr	r0, [pc, #60]	@ (800bd14 <_tx_thread_initialize+0x60>)
 800bcd6:	f001 fb85 	bl	800d3e4 <memset>

    /* Initialize the head pointer of the created threads list and the
       number of threads created.  */
    _tx_thread_created_ptr =        TX_NULL;
 800bcda:	4b0f      	ldr	r3, [pc, #60]	@ (800bd18 <_tx_thread_initialize+0x64>)
 800bcdc:	2200      	movs	r2, #0
 800bcde:	601a      	str	r2, [r3, #0]
    _tx_thread_created_count =      TX_EMPTY;
 800bce0:	4b0e      	ldr	r3, [pc, #56]	@ (800bd1c <_tx_thread_initialize+0x68>)
 800bce2:	2200      	movs	r2, #0
 800bce4:	601a      	str	r2, [r3, #0]

    /* Clear the global preempt disable variable.  */
    _tx_thread_preempt_disable =    ((UINT) 0);
 800bce6:	4b0e      	ldr	r3, [pc, #56]	@ (800bd20 <_tx_thread_initialize+0x6c>)
 800bce8:	2200      	movs	r2, #0
 800bcea:	601a      	str	r2, [r3, #0]

    /* Initialize the thread mutex release function pointer.  */
    _tx_thread_mutex_release =      TX_NULL;
 800bcec:	4b0d      	ldr	r3, [pc, #52]	@ (800bd24 <_tx_thread_initialize+0x70>)
 800bcee:	2200      	movs	r2, #0
 800bcf0:	601a      	str	r2, [r3, #0]
#endif
#ifdef TX_DISABLE_REDUNDANT_CLEARING
                            | (((ULONG) 1) << 18)
#endif
#ifdef TX_DISABLE_NOTIFY_CALLBACKS
                            | (((ULONG) 1) << 17)
 800bcf2:	4b0d      	ldr	r3, [pc, #52]	@ (800bd28 <_tx_thread_initialize+0x74>)
 800bcf4:	681b      	ldr	r3, [r3, #0]
 800bcf6:	f043 7385 	orr.w	r3, r3, #17432576	@ 0x10a0000
    _tx_build_options =  _tx_build_options 
 800bcfa:	4a0b      	ldr	r2, [pc, #44]	@ (800bd28 <_tx_thread_initialize+0x74>)
 800bcfc:	6013      	str	r3, [r2, #0]
#endif
#if TX_PORT_SPECIFIC_BUILD_OPTIONS != 0
                            | TX_PORT_SPECIFIC_BUILD_OPTIONS
#endif
                            ;
}
 800bcfe:	bf00      	nop
 800bd00:	bd80      	pop	{r7, pc}
 800bd02:	bf00      	nop
 800bd04:	20010a6c 	.word	0x20010a6c
 800bd08:	20010a70 	.word	0x20010a70
 800bd0c:	20010a7c 	.word	0x20010a7c
 800bd10:	20010a80 	.word	0x20010a80
 800bd14:	20010a84 	.word	0x20010a84
 800bd18:	20010a74 	.word	0x20010a74
 800bd1c:	20010a78 	.word	0x20010a78
 800bd20:	20010b04 	.word	0x20010b04
 800bd24:	20010b08 	.word	0x20010b08
 800bd28:	20010b0c 	.word	0x20010b0c

0800bd2c <_tx_thread_shell_entry>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_shell_entry(VOID)
{
 800bd2c:	b580      	push	{r7, lr}
 800bd2e:	b088      	sub	sp, #32
 800bd30:	af00      	add	r7, sp, #0
VOID            (*entry_exit_notify)(TX_THREAD *notify_thread_ptr, UINT type);
#endif


    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800bd32:	4b21      	ldr	r3, [pc, #132]	@ (800bdb8 <_tx_thread_shell_entry+0x8c>)
 800bd34:	681b      	ldr	r3, [r3, #0]
 800bd36:	61fb      	str	r3, [r7, #28]
        (entry_exit_notify)(thread_ptr, TX_THREAD_ENTRY);
    }
#endif

    /* Call current thread's entry function.  */
    (thread_ptr -> tx_thread_entry) (thread_ptr -> tx_thread_entry_parameter);
 800bd38:	69fb      	ldr	r3, [r7, #28]
 800bd3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bd3c:	69fa      	ldr	r2, [r7, #28]
 800bd3e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800bd40:	4610      	mov	r0, r2
 800bd42:	4798      	blx	r3

    /* Suspend thread with a "completed" state.  */

    /* Determine if the application is using mutexes.  */
    if (_tx_thread_mutex_release != TX_NULL)
 800bd44:	4b1d      	ldr	r3, [pc, #116]	@ (800bdbc <_tx_thread_shell_entry+0x90>)
 800bd46:	681b      	ldr	r3, [r3, #0]
 800bd48:	2b00      	cmp	r3, #0
 800bd4a:	d003      	beq.n	800bd54 <_tx_thread_shell_entry+0x28>
    {

        /* Yes, call the mutex release function via a function pointer that
           is setup during mutex initialization.  */
        (_tx_thread_mutex_release)(thread_ptr);
 800bd4c:	4b1b      	ldr	r3, [pc, #108]	@ (800bdbc <_tx_thread_shell_entry+0x90>)
 800bd4e:	681b      	ldr	r3, [r3, #0]
 800bd50:	69f8      	ldr	r0, [r7, #28]
 800bd52:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800bd54:	f3ef 8310 	mrs	r3, PRIMASK
 800bd58:	607b      	str	r3, [r7, #4]
    return(posture);
 800bd5a:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 800bd5c:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 800bd5e:	b672      	cpsid	i
    return(int_posture);
 800bd60:	683b      	ldr	r3, [r7, #0]
    }

    /* Lockout interrupts while the thread state is setup.  */
    TX_DISABLE
 800bd62:	61bb      	str	r3, [r7, #24]
    entry_exit_notify =  thread_ptr -> tx_thread_entry_exit_notify;
#endif

    /* Set the status to suspending, in order to indicate the suspension
       is in progress.  */
    thread_ptr -> tx_thread_state =  TX_COMPLETED;
 800bd64:	69fb      	ldr	r3, [r7, #28]
 800bd66:	2201      	movs	r2, #1
 800bd68:	631a      	str	r2, [r3, #48]	@ 0x30
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Set the suspending flag. */
    thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800bd6a:	69fb      	ldr	r3, [r7, #28]
 800bd6c:	2201      	movs	r2, #1
 800bd6e:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Setup for no timeout period.  */
    thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 800bd70:	69fb      	ldr	r3, [r7, #28]
 800bd72:	2200      	movs	r2, #0
 800bd74:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 800bd76:	4b12      	ldr	r3, [pc, #72]	@ (800bdc0 <_tx_thread_shell_entry+0x94>)
 800bd78:	681b      	ldr	r3, [r3, #0]
 800bd7a:	3301      	adds	r3, #1
 800bd7c:	4a10      	ldr	r2, [pc, #64]	@ (800bdc0 <_tx_thread_shell_entry+0x94>)
 800bd7e:	6013      	str	r3, [r2, #0]
 800bd80:	69bb      	ldr	r3, [r7, #24]
 800bd82:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bd84:	68bb      	ldr	r3, [r7, #8]
 800bd86:	f383 8810 	msr	PRIMASK, r3
}
 800bd8a:	bf00      	nop
    __asm__ volatile (" MRS  %0,CONTROL ": "=r" (control_value) );
 800bd8c:	f3ef 8314 	mrs	r3, CONTROL
 800bd90:	60fb      	str	r3, [r7, #12]
    return(control_value);
 800bd92:	68fb      	ldr	r3, [r7, #12]

    /* Restore interrupts.  */
    TX_RESTORE

    /* Perform any additional activities for tool or user purpose.  */
    TX_THREAD_COMPLETED_EXTENSION(thread_ptr)
 800bd94:	617b      	str	r3, [r7, #20]
 800bd96:	697b      	ldr	r3, [r7, #20]
 800bd98:	f023 0304 	bic.w	r3, r3, #4
 800bd9c:	617b      	str	r3, [r7, #20]
 800bd9e:	697b      	ldr	r3, [r7, #20]
 800bda0:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  CONTROL,%0": : "r" (control_value): "memory" );
 800bda2:	693b      	ldr	r3, [r7, #16]
 800bda4:	f383 8814 	msr	CONTROL, r3
}
 800bda8:	bf00      	nop
        (entry_exit_notify)(thread_ptr, TX_THREAD_EXIT);
    }
#endif

    /* Call actual thread suspension routine.  */
    _tx_thread_system_suspend(thread_ptr);
 800bdaa:	69f8      	ldr	r0, [r7, #28]
 800bdac:	f000 f9c4 	bl	800c138 <_tx_thread_system_suspend>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 800bdb0:	bf00      	nop
 800bdb2:	3720      	adds	r7, #32
 800bdb4:	46bd      	mov	sp, r7
 800bdb6:	bd80      	pop	{r7, pc}
 800bdb8:	20010a6c 	.word	0x20010a6c
 800bdbc:	20010b08 	.word	0x20010b08
 800bdc0:	20010b04 	.word	0x20010b04

0800bdc4 <_tx_thread_sleep>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_sleep(ULONG timer_ticks)
{
 800bdc4:	b580      	push	{r7, lr}
 800bdc6:	b08e      	sub	sp, #56	@ 0x38
 800bdc8:	af00      	add	r7, sp, #0
 800bdca:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800bdcc:	f3ef 8310 	mrs	r3, PRIMASK
 800bdd0:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 800bdd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 800bdd4:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 800bdd6:	b672      	cpsid	i
    return(int_posture);
 800bdd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
UINT            status;
TX_THREAD       *thread_ptr;


    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 800bdda:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800bddc:	4b35      	ldr	r3, [pc, #212]	@ (800beb4 <_tx_thread_sleep+0xf0>)
 800bdde:	681b      	ldr	r3, [r3, #0]
 800bde0:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Determine if this is a legal request.  */

    /* Is there a current thread?  */
    if (thread_ptr == TX_NULL)
 800bde2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bde4:	2b00      	cmp	r3, #0
 800bde6:	d108      	bne.n	800bdfa <_tx_thread_sleep+0x36>
 800bde8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdea:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bdec:	6a3b      	ldr	r3, [r7, #32]
 800bdee:	f383 8810 	msr	PRIMASK, r3
}
 800bdf2:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 800bdf4:	2313      	movs	r3, #19
 800bdf6:	637b      	str	r3, [r7, #52]	@ 0x34
 800bdf8:	e056      	b.n	800bea8 <_tx_thread_sleep+0xe4>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800bdfa:	f3ef 8305 	mrs	r3, IPSR
 800bdfe:	61fb      	str	r3, [r7, #28]
    return(ipsr_value);
 800be00:	69fa      	ldr	r2, [r7, #28]
    }

    /* Is the caller an ISR or Initialization?  */
    else if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800be02:	4b2d      	ldr	r3, [pc, #180]	@ (800beb8 <_tx_thread_sleep+0xf4>)
 800be04:	681b      	ldr	r3, [r3, #0]
 800be06:	4313      	orrs	r3, r2
 800be08:	2b00      	cmp	r3, #0
 800be0a:	d008      	beq.n	800be1e <_tx_thread_sleep+0x5a>
 800be0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be0e:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800be10:	69bb      	ldr	r3, [r7, #24]
 800be12:	f383 8810 	msr	PRIMASK, r3
}
 800be16:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 800be18:	2313      	movs	r3, #19
 800be1a:	637b      	str	r3, [r7, #52]	@ 0x34
 800be1c:	e044      	b.n	800bea8 <_tx_thread_sleep+0xe4>
    }

#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Is the caller the system timer thread?  */
    else if (thread_ptr == &_tx_timer_thread)
 800be1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800be20:	4a26      	ldr	r2, [pc, #152]	@ (800bebc <_tx_thread_sleep+0xf8>)
 800be22:	4293      	cmp	r3, r2
 800be24:	d108      	bne.n	800be38 <_tx_thread_sleep+0x74>
 800be26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be28:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800be2a:	697b      	ldr	r3, [r7, #20]
 800be2c:	f383 8810 	msr	PRIMASK, r3
}
 800be30:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 800be32:	2313      	movs	r3, #19
 800be34:	637b      	str	r3, [r7, #52]	@ 0x34
 800be36:	e037      	b.n	800bea8 <_tx_thread_sleep+0xe4>
    }
#endif

    /* Determine if the requested number of ticks is zero.  */
    else if (timer_ticks == ((ULONG) 0))
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	2b00      	cmp	r3, #0
 800be3c:	d108      	bne.n	800be50 <_tx_thread_sleep+0x8c>
 800be3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be40:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800be42:	693b      	ldr	r3, [r7, #16]
 800be44:	f383 8810 	msr	PRIMASK, r3
}
 800be48:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Just return with a successful status.  */
        status =  TX_SUCCESS;
 800be4a:	2300      	movs	r3, #0
 800be4c:	637b      	str	r3, [r7, #52]	@ 0x34
 800be4e:	e02b      	b.n	800bea8 <_tx_thread_sleep+0xe4>
    }
    else
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 800be50:	4b1b      	ldr	r3, [pc, #108]	@ (800bec0 <_tx_thread_sleep+0xfc>)
 800be52:	681b      	ldr	r3, [r3, #0]
 800be54:	2b00      	cmp	r3, #0
 800be56:	d008      	beq.n	800be6a <_tx_thread_sleep+0xa6>
 800be58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be5a:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800be5c:	68fb      	ldr	r3, [r7, #12]
 800be5e:	f383 8810 	msr	PRIMASK, r3
}
 800be62:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_CALLER_ERROR;
 800be64:	2313      	movs	r3, #19
 800be66:	637b      	str	r3, [r7, #52]	@ 0x34
 800be68:	e01e      	b.n	800bea8 <_tx_thread_sleep+0xe4>
            TX_EL_THREAD_SLEEP_INSERT

            /* Suspend the current thread.  */

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_SLEEP;
 800be6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800be6c:	2204      	movs	r2, #4
 800be6e:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag. */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800be70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800be72:	2201      	movs	r2, #1
 800be74:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Initialize the status to successful.  */
            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 800be76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800be78:	2200      	movs	r2, #0
 800be7a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  timer_ticks;
 800be7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800be80:	687a      	ldr	r2, [r7, #4]
 800be82:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 800be84:	4b0e      	ldr	r3, [pc, #56]	@ (800bec0 <_tx_thread_sleep+0xfc>)
 800be86:	681b      	ldr	r3, [r3, #0]
 800be88:	3301      	adds	r3, #1
 800be8a:	4a0d      	ldr	r2, [pc, #52]	@ (800bec0 <_tx_thread_sleep+0xfc>)
 800be8c:	6013      	str	r3, [r2, #0]
 800be8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be90:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800be92:	68bb      	ldr	r3, [r7, #8]
 800be94:	f383 8810 	msr	PRIMASK, r3
}
 800be98:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 800be9a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800be9c:	f000 f94c 	bl	800c138 <_tx_thread_system_suspend>
#endif

            /* Return status to the caller.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 800bea0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bea2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bea6:	637b      	str	r3, [r7, #52]	@ 0x34
        }
    }

    /* Return completion status.  */
    return(status);
 800bea8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800beaa:	4618      	mov	r0, r3
 800beac:	3738      	adds	r7, #56	@ 0x38
 800beae:	46bd      	mov	sp, r7
 800beb0:	bd80      	pop	{r7, pc}
 800beb2:	bf00      	nop
 800beb4:	20010a6c 	.word	0x20010a6c
 800beb8:	20000054 	.word	0x20000054
 800bebc:	20010bb4 	.word	0x20010bb4
 800bec0:	20010b04 	.word	0x20010b04

0800bec4 <_tx_thread_system_preempt_check>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_preempt_check(VOID)
{
 800bec4:	b480      	push	{r7}
 800bec6:	b089      	sub	sp, #36	@ 0x24
 800bec8:	af00      	add	r7, sp, #0
TX_THREAD       *current_thread;
TX_THREAD       *thread_ptr;


    /* Combine the system state and preempt disable flags into one for comparison.  */
    TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800beca:	4b17      	ldr	r3, [pc, #92]	@ (800bf28 <_tx_thread_system_preempt_check+0x64>)
 800becc:	681b      	ldr	r3, [r3, #0]
 800bece:	61fb      	str	r3, [r7, #28]

    /* Determine if we are in a system state (ISR or Initialization) or internal preemption is disabled.  */
    if (combined_flags == ((ULONG) 0))
 800bed0:	69fb      	ldr	r3, [r7, #28]
 800bed2:	2b00      	cmp	r3, #0
 800bed4:	d121      	bne.n	800bf1a <_tx_thread_system_preempt_check+0x56>
    {

        /* No, at thread execution level so continue checking for preemption.  */

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(current_thread)
 800bed6:	4b15      	ldr	r3, [pc, #84]	@ (800bf2c <_tx_thread_system_preempt_check+0x68>)
 800bed8:	681b      	ldr	r3, [r3, #0]
 800beda:	61bb      	str	r3, [r7, #24]

        /* Pickup the next execute pointer.  */
        thread_ptr =  _tx_thread_execute_ptr;
 800bedc:	4b14      	ldr	r3, [pc, #80]	@ (800bf30 <_tx_thread_system_preempt_check+0x6c>)
 800bede:	681b      	ldr	r3, [r3, #0]
 800bee0:	617b      	str	r3, [r7, #20]

        /* Determine if preemption should take place.  */
        if (current_thread != thread_ptr)
 800bee2:	69ba      	ldr	r2, [r7, #24]
 800bee4:	697b      	ldr	r3, [r7, #20]
 800bee6:	429a      	cmp	r2, r3
 800bee8:	d017      	beq.n	800bf1a <_tx_thread_system_preempt_check+0x56>
__attribute__( ( always_inline ) ) static inline void _tx_thread_system_return_inline(void)
{
unsigned int interrupt_save;

    /* Set PendSV to invoke ThreadX scheduler.  */
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800beea:	4b12      	ldr	r3, [pc, #72]	@ (800bf34 <_tx_thread_system_preempt_check+0x70>)
 800beec:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bef0:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800bef2:	f3ef 8305 	mrs	r3, IPSR
 800bef6:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 800bef8:	693b      	ldr	r3, [r7, #16]
    if (__get_ipsr_value() == 0)
 800befa:	2b00      	cmp	r3, #0
 800befc:	d10c      	bne.n	800bf18 <_tx_thread_system_preempt_check+0x54>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800befe:	f3ef 8310 	mrs	r3, PRIMASK
 800bf02:	60fb      	str	r3, [r7, #12]
    return(posture);
 800bf04:	68fb      	ldr	r3, [r7, #12]
    {
        interrupt_save = __get_interrupt_posture();
 800bf06:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSIE  i": : : "memory");
 800bf08:	b662      	cpsie	i
}
 800bf0a:	bf00      	nop
 800bf0c:	68bb      	ldr	r3, [r7, #8]
 800bf0e:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	f383 8810 	msr	PRIMASK, r3
}
 800bf16:	bf00      	nop
#else
        __enable_interrupts();
#endif
        __restore_interrupt(interrupt_save);
    }
}
 800bf18:	bf00      	nop

            /* Return to the system so the higher priority thread can be scheduled.  */
            _tx_thread_system_return();
        }
    }
}
 800bf1a:	bf00      	nop
 800bf1c:	3724      	adds	r7, #36	@ 0x24
 800bf1e:	46bd      	mov	sp, r7
 800bf20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf24:	4770      	bx	lr
 800bf26:	bf00      	nop
 800bf28:	20010b04 	.word	0x20010b04
 800bf2c:	20010a6c 	.word	0x20010a6c
 800bf30:	20010a70 	.word	0x20010a70
 800bf34:	e000ed04 	.word	0xe000ed04

0800bf38 <_tx_thread_system_resume>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_resume(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 800bf38:	b580      	push	{r7, lr}
 800bf3a:	b096      	sub	sp, #88	@ 0x58
 800bf3c:	af00      	add	r7, sp, #0
 800bf3e:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800bf40:	f3ef 8310 	mrs	r3, PRIMASK
 800bf44:	637b      	str	r3, [r7, #52]	@ 0x34
    return(posture);
 800bf46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    int_posture = __get_interrupt_posture();
 800bf48:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("CPSID i" : : : "memory");
 800bf4a:	b672      	cpsid	i
    return(int_posture);
 800bf4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 800bf4e:	657b      	str	r3, [r7, #84]	@ 0x54

#ifndef TX_NO_TIMER

    /* Deactivate the timeout timer if necessary.  */
    if (thread_ptr -> tx_thread_timer.tx_timer_internal_list_head != TX_NULL)
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bf54:	2b00      	cmp	r3, #0
 800bf56:	d005      	beq.n	800bf64 <_tx_thread_system_resume+0x2c>
    {

        /* Deactivate the thread's timeout timer.  */
        _tx_timer_system_deactivate(&(thread_ptr -> tx_thread_timer));
 800bf58:	687b      	ldr	r3, [r7, #4]
 800bf5a:	334c      	adds	r3, #76	@ 0x4c
 800bf5c:	4618      	mov	r0, r3
 800bf5e:	f000 fcf1 	bl	800c944 <_tx_timer_system_deactivate>
 800bf62:	e002      	b.n	800bf6a <_tx_thread_system_resume+0x32>
    }
    else
    {

        /* Clear the remaining time to ensure timer doesn't get activated.  */
        thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	2200      	movs	r2, #0
 800bf68:	64da      	str	r2, [r3, #76]	@ 0x4c
        time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 800bf6a:	4b6c      	ldr	r3, [pc, #432]	@ (800c11c <_tx_thread_system_resume+0x1e4>)
 800bf6c:	681b      	ldr	r3, [r3, #0]
 800bf6e:	3b01      	subs	r3, #1
 800bf70:	4a6a      	ldr	r2, [pc, #424]	@ (800c11c <_tx_thread_system_resume+0x1e4>)
 800bf72:	6013      	str	r3, [r2, #0]

    /* Determine if the thread is in the process of suspending.  If so, the thread
       control block is already on the linked list so nothing needs to be done.  */
    if (thread_ptr -> tx_thread_suspending == TX_FALSE)
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bf78:	2b00      	cmp	r3, #0
 800bf7a:	f040 8083 	bne.w	800c084 <_tx_thread_system_resume+0x14c>
    {

        /* Thread is not in the process of suspending. Now check to make sure the thread
           has not already been resumed.  */
        if (thread_ptr -> tx_thread_state != TX_READY)
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bf82:	2b00      	cmp	r3, #0
 800bf84:	f000 8097 	beq.w	800c0b6 <_tx_thread_system_resume+0x17e>
        {

            /* No, now check to see if the delayed suspension flag is set.  */
            if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bf8c:	2b00      	cmp	r3, #0
 800bf8e:	d172      	bne.n	800c076 <_tx_thread_system_resume+0x13e>
                /* Resume the thread!  */

                /* Make this thread ready.  */

                /* Change the state to ready.  */
                thread_ptr -> tx_thread_state =  TX_READY;
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	2200      	movs	r2, #0
 800bf94:	631a      	str	r2, [r3, #48]	@ 0x30

                /* Pickup priority of thread.  */
                priority =  thread_ptr -> tx_thread_priority;
 800bf96:	687b      	ldr	r3, [r7, #4]
 800bf98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bf9a:	653b      	str	r3, [r7, #80]	@ 0x50
                thread_ptr -> tx_thread_performance_resume_count++;
#endif

                /* Determine if there are other threads at this priority that are
                   ready.  */
                head_ptr =  _tx_thread_priority_list[priority];
 800bf9c:	4a60      	ldr	r2, [pc, #384]	@ (800c120 <_tx_thread_system_resume+0x1e8>)
 800bf9e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bfa0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bfa4:	64fb      	str	r3, [r7, #76]	@ 0x4c
                if (head_ptr == TX_NULL)
 800bfa6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bfa8:	2b00      	cmp	r3, #0
 800bfaa:	d154      	bne.n	800c056 <_tx_thread_system_resume+0x11e>
                {

                    /* First thread at this priority ready.  Add to the front of the list.  */
                    _tx_thread_priority_list[priority] =       thread_ptr;
 800bfac:	495c      	ldr	r1, [pc, #368]	@ (800c120 <_tx_thread_system_resume+0x1e8>)
 800bfae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bfb0:	687a      	ldr	r2, [r7, #4]
 800bfb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    thread_ptr -> tx_thread_ready_next =       thread_ptr;
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	687a      	ldr	r2, [r7, #4]
 800bfba:	621a      	str	r2, [r3, #32]
                    thread_ptr -> tx_thread_ready_previous =   thread_ptr;
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	687a      	ldr	r2, [r7, #4]
 800bfc0:	625a      	str	r2, [r3, #36]	@ 0x24
                    TX_DIV32_BIT_SET(priority, priority_bit)
                    _tx_thread_priority_map_active =  _tx_thread_priority_map_active | priority_bit;
#endif

                    /* Or in the thread's priority bit.  */
                    TX_MOD32_BIT_SET(priority, priority_bit)
 800bfc2:	2201      	movs	r2, #1
 800bfc4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bfc6:	fa02 f303 	lsl.w	r3, r2, r3
 800bfca:	647b      	str	r3, [r7, #68]	@ 0x44
                    _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] | priority_bit;
 800bfcc:	4b55      	ldr	r3, [pc, #340]	@ (800c124 <_tx_thread_system_resume+0x1ec>)
 800bfce:	681a      	ldr	r2, [r3, #0]
 800bfd0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bfd2:	4313      	orrs	r3, r2
 800bfd4:	4a53      	ldr	r2, [pc, #332]	@ (800c124 <_tx_thread_system_resume+0x1ec>)
 800bfd6:	6013      	str	r3, [r2, #0]

                    /* Determine if this newly ready thread is the highest priority.  */
                    if (priority < _tx_thread_highest_priority)
 800bfd8:	4b53      	ldr	r3, [pc, #332]	@ (800c128 <_tx_thread_system_resume+0x1f0>)
 800bfda:	681b      	ldr	r3, [r3, #0]
 800bfdc:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800bfde:	429a      	cmp	r2, r3
 800bfe0:	d269      	bcs.n	800c0b6 <_tx_thread_system_resume+0x17e>
                    {

                        /* A new highest priority thread is present. */

                        /* Update the highest priority variable.  */
                        _tx_thread_highest_priority =  priority;
 800bfe2:	4a51      	ldr	r2, [pc, #324]	@ (800c128 <_tx_thread_system_resume+0x1f0>)
 800bfe4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bfe6:	6013      	str	r3, [r2, #0]

                        /* Pickup the execute pointer. Since it is going to be referenced multiple
                           times, it is placed in a local variable.  */
                        execute_ptr =  _tx_thread_execute_ptr;
 800bfe8:	4b50      	ldr	r3, [pc, #320]	@ (800c12c <_tx_thread_system_resume+0x1f4>)
 800bfea:	681b      	ldr	r3, [r3, #0]
 800bfec:	643b      	str	r3, [r7, #64]	@ 0x40

                        /* Determine if no thread is currently executing.  */
                        if (execute_ptr == TX_NULL)
 800bfee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bff0:	2b00      	cmp	r3, #0
 800bff2:	d103      	bne.n	800bffc <_tx_thread_system_resume+0xc4>
                        {

                            /* Simply setup the execute pointer.  */
                            _tx_thread_execute_ptr =  thread_ptr;
 800bff4:	4a4d      	ldr	r2, [pc, #308]	@ (800c12c <_tx_thread_system_resume+0x1f4>)
 800bff6:	687b      	ldr	r3, [r7, #4]
 800bff8:	6013      	str	r3, [r2, #0]
 800bffa:	e05c      	b.n	800c0b6 <_tx_thread_system_resume+0x17e>
                        {

                            /* Another thread has been scheduled for execution.  */

                            /* Check to see if this is a higher priority thread and determine if preemption is allowed.  */
                            if (priority < execute_ptr -> tx_thread_preempt_threshold)
 800bffc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bffe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c000:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c002:	429a      	cmp	r2, r3
 800c004:	d257      	bcs.n	800c0b6 <_tx_thread_system_resume+0x17e>
                                execute_ptr -> tx_thread_performance_last_preempting_thread =  thread_ptr;

#endif

                                /* Yes, modify the execute thread pointer.  */
                                _tx_thread_execute_ptr =  thread_ptr;
 800c006:	4a49      	ldr	r2, [pc, #292]	@ (800c12c <_tx_thread_system_resume+0x1f4>)
 800c008:	687b      	ldr	r3, [r7, #4]
 800c00a:	6013      	str	r3, [r2, #0]
 800c00c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c00e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c010:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c012:	f383 8810 	msr	PRIMASK, r3
}
 800c016:	bf00      	nop
                                TX_THREAD_STACK_CHECK(thread_ptr)
#endif

                                /* Now determine if preemption should take place. This is only possible if the current thread pointer is
                                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800c018:	4b40      	ldr	r3, [pc, #256]	@ (800c11c <_tx_thread_system_resume+0x1e4>)
 800c01a:	681b      	ldr	r3, [r3, #0]
 800c01c:	63fb      	str	r3, [r7, #60]	@ 0x3c
                                if (combined_flags == ((ULONG) 0))
 800c01e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c020:	2b00      	cmp	r3, #0
 800c022:	d174      	bne.n	800c10e <_tx_thread_system_resume+0x1d6>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800c024:	4b42      	ldr	r3, [pc, #264]	@ (800c130 <_tx_thread_system_resume+0x1f8>)
 800c026:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c02a:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c02c:	f3ef 8305 	mrs	r3, IPSR
 800c030:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(ipsr_value);
 800c032:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    if (__get_ipsr_value() == 0)
 800c034:	2b00      	cmp	r3, #0
 800c036:	d10c      	bne.n	800c052 <_tx_thread_system_resume+0x11a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c038:	f3ef 8310 	mrs	r3, PRIMASK
 800c03c:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 800c03e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
        interrupt_save = __get_interrupt_posture();
 800c040:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSIE  i": : : "memory");
 800c042:	b662      	cpsie	i
}
 800c044:	bf00      	nop
 800c046:	6a3b      	ldr	r3, [r7, #32]
 800c048:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c04a:	69fb      	ldr	r3, [r7, #28]
 800c04c:	f383 8810 	msr	PRIMASK, r3
}
 800c050:	bf00      	nop
}
 800c052:	bf00      	nop
                                    /* Preemption is needed - return to the system!  */
                                    _tx_thread_system_return();
                                }

                                /* Return in-line when MISRA is not enabled.  */
                                return;
 800c054:	e05b      	b.n	800c10e <_tx_thread_system_resume+0x1d6>
                {

                    /* No, there are other threads at this priority already ready.  */

                    /* Just add this thread to the priority list.  */
                    tail_ptr =                                 head_ptr -> tx_thread_ready_previous;
 800c056:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c058:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c05a:	64bb      	str	r3, [r7, #72]	@ 0x48
                    tail_ptr -> tx_thread_ready_next =         thread_ptr;
 800c05c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c05e:	687a      	ldr	r2, [r7, #4]
 800c060:	621a      	str	r2, [r3, #32]
                    head_ptr -> tx_thread_ready_previous =     thread_ptr;
 800c062:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c064:	687a      	ldr	r2, [r7, #4]
 800c066:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_ready_previous =   tail_ptr;
 800c068:	687b      	ldr	r3, [r7, #4]
 800c06a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c06c:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_ready_next =       head_ptr;
 800c06e:	687b      	ldr	r3, [r7, #4]
 800c070:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c072:	621a      	str	r2, [r3, #32]
 800c074:	e01f      	b.n	800c0b6 <_tx_thread_system_resume+0x17e>
            /* Else, delayed suspend flag was set.  */
            else
            {

                /* Clear the delayed suspend flag and change the state.  */
                thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 800c076:	687b      	ldr	r3, [r7, #4]
 800c078:	2200      	movs	r2, #0
 800c07a:	635a      	str	r2, [r3, #52]	@ 0x34
                thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	2203      	movs	r2, #3
 800c080:	631a      	str	r2, [r3, #48]	@ 0x30
 800c082:	e018      	b.n	800c0b6 <_tx_thread_system_resume+0x17e>
        /* A resumption occurred in the middle of a previous thread suspension.  */

        /* Make sure the type of suspension under way is not a terminate or
           thread completion.  In either of these cases, do not void the
           interrupted suspension processing.  */
        if (thread_ptr -> tx_thread_state != TX_COMPLETED)
 800c084:	687b      	ldr	r3, [r7, #4]
 800c086:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c088:	2b01      	cmp	r3, #1
 800c08a:	d014      	beq.n	800c0b6 <_tx_thread_system_resume+0x17e>
        {

            /* Make sure the thread isn't terminated.  */
            if (thread_ptr -> tx_thread_state != TX_TERMINATED)
 800c08c:	687b      	ldr	r3, [r7, #4]
 800c08e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c090:	2b02      	cmp	r3, #2
 800c092:	d010      	beq.n	800c0b6 <_tx_thread_system_resume+0x17e>
            {

                /* No, now check to see if the delayed suspension flag is set.  */
                if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c098:	2b00      	cmp	r3, #0
 800c09a:	d106      	bne.n	800c0aa <_tx_thread_system_resume+0x172>
                {

                    /* Clear the suspending flag.  */
                    thread_ptr -> tx_thread_suspending =   TX_FALSE;
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	2200      	movs	r2, #0
 800c0a0:	639a      	str	r2, [r3, #56]	@ 0x38

                    /* Restore the state to ready.  */
                    thread_ptr -> tx_thread_state =        TX_READY;
 800c0a2:	687b      	ldr	r3, [r7, #4]
 800c0a4:	2200      	movs	r2, #0
 800c0a6:	631a      	str	r2, [r3, #48]	@ 0x30
 800c0a8:	e005      	b.n	800c0b6 <_tx_thread_system_resume+0x17e>
                }
                else
                {

                    /* Clear the delayed suspend flag and change the state.  */
                    thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 800c0aa:	687b      	ldr	r3, [r7, #4]
 800c0ac:	2200      	movs	r2, #0
 800c0ae:	635a      	str	r2, [r3, #52]	@ 0x34
                    thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	2203      	movs	r2, #3
 800c0b4:	631a      	str	r2, [r3, #48]	@ 0x30
        }
    }
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 800c0b6:	4b1f      	ldr	r3, [pc, #124]	@ (800c134 <_tx_thread_system_resume+0x1fc>)
 800c0b8:	681b      	ldr	r3, [r3, #0]
 800c0ba:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c0bc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c0be:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c0c0:	69bb      	ldr	r3, [r7, #24]
 800c0c2:	f383 8810 	msr	PRIMASK, r3
}
 800c0c6:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 800c0c8:	4b18      	ldr	r3, [pc, #96]	@ (800c12c <_tx_thread_system_resume+0x1f4>)
 800c0ca:	681b      	ldr	r3, [r3, #0]
 800c0cc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c0ce:	429a      	cmp	r2, r3
 800c0d0:	d020      	beq.n	800c114 <_tx_thread_system_resume+0x1dc>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Now determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800c0d2:	4b12      	ldr	r3, [pc, #72]	@ (800c11c <_tx_thread_system_resume+0x1e4>)
 800c0d4:	681b      	ldr	r3, [r3, #0]
 800c0d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if (combined_flags == ((ULONG) 0))
 800c0d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c0da:	2b00      	cmp	r3, #0
 800c0dc:	d11a      	bne.n	800c114 <_tx_thread_system_resume+0x1dc>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800c0de:	4b14      	ldr	r3, [pc, #80]	@ (800c130 <_tx_thread_system_resume+0x1f8>)
 800c0e0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c0e4:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c0e6:	f3ef 8305 	mrs	r3, IPSR
 800c0ea:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800c0ec:	697b      	ldr	r3, [r7, #20]
    if (__get_ipsr_value() == 0)
 800c0ee:	2b00      	cmp	r3, #0
 800c0f0:	d10f      	bne.n	800c112 <_tx_thread_system_resume+0x1da>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c0f2:	f3ef 8310 	mrs	r3, PRIMASK
 800c0f6:	613b      	str	r3, [r7, #16]
    return(posture);
 800c0f8:	693b      	ldr	r3, [r7, #16]
        interrupt_save = __get_interrupt_posture();
 800c0fa:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("CPSIE  i": : : "memory");
 800c0fc:	b662      	cpsie	i
}
 800c0fe:	bf00      	nop
 800c100:	68fb      	ldr	r3, [r7, #12]
 800c102:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c104:	68bb      	ldr	r3, [r7, #8]
 800c106:	f383 8810 	msr	PRIMASK, r3
}
 800c10a:	bf00      	nop
}
 800c10c:	e001      	b.n	800c112 <_tx_thread_system_resume+0x1da>
                                return;
 800c10e:	bf00      	nop
 800c110:	e000      	b.n	800c114 <_tx_thread_system_resume+0x1dc>
 800c112:	bf00      	nop

            /* Preemption is needed - return to the system!  */
            _tx_thread_system_return();
        }
    }
}
 800c114:	3758      	adds	r7, #88	@ 0x58
 800c116:	46bd      	mov	sp, r7
 800c118:	bd80      	pop	{r7, pc}
 800c11a:	bf00      	nop
 800c11c:	20010b04 	.word	0x20010b04
 800c120:	20010a84 	.word	0x20010a84
 800c124:	20010a7c 	.word	0x20010a7c
 800c128:	20010a80 	.word	0x20010a80
 800c12c:	20010a70 	.word	0x20010a70
 800c130:	e000ed04 	.word	0xe000ed04
 800c134:	20010a6c 	.word	0x20010a6c

0800c138 <_tx_thread_system_suspend>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_suspend(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 800c138:	b580      	push	{r7, lr}
 800c13a:	b09e      	sub	sp, #120	@ 0x78
 800c13c:	af00      	add	r7, sp, #0
 800c13e:	6078      	str	r0, [r7, #4]
TX_TRACE_BUFFER_ENTRY       *entry_ptr;
ULONG                       time_stamp =  ((ULONG) 0);
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 800c140:	4b81      	ldr	r3, [pc, #516]	@ (800c348 <_tx_thread_system_suspend+0x210>)
 800c142:	681b      	ldr	r3, [r3, #0]
 800c144:	677b      	str	r3, [r7, #116]	@ 0x74
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c146:	f3ef 8310 	mrs	r3, PRIMASK
 800c14a:	64fb      	str	r3, [r7, #76]	@ 0x4c
    return(posture);
 800c14c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    int_posture = __get_interrupt_posture();
 800c14e:	64bb      	str	r3, [r7, #72]	@ 0x48
    __asm__ volatile ("CPSID i" : : : "memory");
 800c150:	b672      	cpsid	i
    return(int_posture);
 800c152:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being suspended.  */
    TX_DISABLE
 800c154:	673b      	str	r3, [r7, #112]	@ 0x70

#ifndef TX_NO_TIMER

    /* Is the current thread suspending?  */
    if (thread_ptr == current_thread)
 800c156:	687a      	ldr	r2, [r7, #4]
 800c158:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c15a:	429a      	cmp	r2, r3
 800c15c:	d112      	bne.n	800c184 <_tx_thread_system_suspend+0x4c>
    {

        /* Pickup the wait option.  */
        timeout =  thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks;
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c162:	66fb      	str	r3, [r7, #108]	@ 0x6c

        /* Determine if an activation is needed.  */
        if (timeout != TX_NO_WAIT)
 800c164:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c166:	2b00      	cmp	r3, #0
 800c168:	d008      	beq.n	800c17c <_tx_thread_system_suspend+0x44>
        {

            /* Make sure the suspension is not a wait-forever.  */
            if (timeout != TX_WAIT_FOREVER)
 800c16a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c16c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c170:	d004      	beq.n	800c17c <_tx_thread_system_suspend+0x44>
            {

                /* Activate the thread timer with the timeout value setup in the caller.  */
                _tx_timer_system_activate(&(thread_ptr -> tx_thread_timer));
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	334c      	adds	r3, #76	@ 0x4c
 800c176:	4618      	mov	r0, r3
 800c178:	f000 fb82 	bl	800c880 <_tx_timer_system_activate>
            }
        }

        /* Yes, reset time slice for current thread.  */
        _tx_timer_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	69db      	ldr	r3, [r3, #28]
 800c180:	4a72      	ldr	r2, [pc, #456]	@ (800c34c <_tx_thread_system_suspend+0x214>)
 800c182:	6013      	str	r3, [r2, #0]
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 800c184:	4b72      	ldr	r3, [pc, #456]	@ (800c350 <_tx_thread_system_suspend+0x218>)
 800c186:	681b      	ldr	r3, [r3, #0]
 800c188:	3b01      	subs	r3, #1
 800c18a:	4a71      	ldr	r2, [pc, #452]	@ (800c350 <_tx_thread_system_suspend+0x218>)
 800c18c:	6013      	str	r3, [r2, #0]
    _tx_thread_performance_suspend_count++;
#endif

    /* Check to make sure the thread suspending flag is still set.  If not, it
       has already been resumed.  */
    if (thread_ptr -> tx_thread_suspending == TX_TRUE)
 800c18e:	687b      	ldr	r3, [r7, #4]
 800c190:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c192:	2b01      	cmp	r3, #1
 800c194:	f040 80a6 	bne.w	800c2e4 <_tx_thread_system_suspend+0x1ac>
            time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
        }
#endif

        /* Actually suspend this thread.  But first, clear the suspending flag.  */
        thread_ptr -> tx_thread_suspending =  TX_FALSE;
 800c198:	687b      	ldr	r3, [r7, #4]
 800c19a:	2200      	movs	r2, #0
 800c19c:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Pickup priority of thread.  */
        priority =  thread_ptr -> tx_thread_priority;
 800c19e:	687b      	ldr	r3, [r7, #4]
 800c1a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c1a2:	66bb      	str	r3, [r7, #104]	@ 0x68

        /* Pickup the next ready thread pointer.  */
        ready_next =      thread_ptr -> tx_thread_ready_next;
 800c1a4:	687b      	ldr	r3, [r7, #4]
 800c1a6:	6a1b      	ldr	r3, [r3, #32]
 800c1a8:	667b      	str	r3, [r7, #100]	@ 0x64

        /* Determine if there are other threads at this priority that are
           ready.  */
        if (ready_next != thread_ptr)
 800c1aa:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	429a      	cmp	r2, r3
 800c1b0:	d015      	beq.n	800c1de <_tx_thread_system_suspend+0xa6>
        {

            /* Yes, there are other threads at this priority ready.  */

            /* Pickup the previous ready thread pointer.  */
            ready_previous =  thread_ptr -> tx_thread_ready_previous;
 800c1b2:	687b      	ldr	r3, [r7, #4]
 800c1b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c1b6:	653b      	str	r3, [r7, #80]	@ 0x50

            /* Just remove this thread from the priority list.  */
            ready_next -> tx_thread_ready_previous =    ready_previous;
 800c1b8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c1ba:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c1bc:	625a      	str	r2, [r3, #36]	@ 0x24
            ready_previous -> tx_thread_ready_next =    ready_next;
 800c1be:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c1c0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800c1c2:	621a      	str	r2, [r3, #32]

            /* Determine if this is the head of the priority list.  */
            if (_tx_thread_priority_list[priority] == thread_ptr)
 800c1c4:	4a63      	ldr	r2, [pc, #396]	@ (800c354 <_tx_thread_system_suspend+0x21c>)
 800c1c6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c1c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c1cc:	687a      	ldr	r2, [r7, #4]
 800c1ce:	429a      	cmp	r2, r3
 800c1d0:	d157      	bne.n	800c282 <_tx_thread_system_suspend+0x14a>
            {

                /* Update the head pointer of this priority list.  */
                _tx_thread_priority_list[priority] =  ready_next;
 800c1d2:	4960      	ldr	r1, [pc, #384]	@ (800c354 <_tx_thread_system_suspend+0x21c>)
 800c1d4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c1d6:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800c1d8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800c1dc:	e051      	b.n	800c282 <_tx_thread_system_suspend+0x14a>
        else
        {

            /* This is the only thread at this priority ready to run.  Set the head
               pointer to NULL.  */
            _tx_thread_priority_list[priority] =    TX_NULL;
 800c1de:	4a5d      	ldr	r2, [pc, #372]	@ (800c354 <_tx_thread_system_suspend+0x21c>)
 800c1e0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c1e2:	2100      	movs	r1, #0
 800c1e4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            /* Calculate the index into the bit map array.  */
            map_index =  priority/((UINT) 32);
#endif

            /* Clear this priority bit in the ready priority bit map.  */
            TX_MOD32_BIT_SET(priority, priority_bit)
 800c1e8:	2201      	movs	r2, #1
 800c1ea:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c1ec:	fa02 f303 	lsl.w	r3, r2, r3
 800c1f0:	663b      	str	r3, [r7, #96]	@ 0x60
            _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] & (~(priority_bit));
 800c1f2:	4b59      	ldr	r3, [pc, #356]	@ (800c358 <_tx_thread_system_suspend+0x220>)
 800c1f4:	681a      	ldr	r2, [r3, #0]
 800c1f6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c1f8:	43db      	mvns	r3, r3
 800c1fa:	4013      	ands	r3, r2
 800c1fc:	4a56      	ldr	r2, [pc, #344]	@ (800c358 <_tx_thread_system_suspend+0x220>)
 800c1fe:	6013      	str	r3, [r2, #0]
            /* Calculate the base priority as well.  */
            base_priority =  map_index * ((UINT) 32);
#else

            /* Setup the base priority to zero.  */
            base_priority =   ((UINT) 0);
 800c200:	2300      	movs	r3, #0
 800c202:	65fb      	str	r3, [r7, #92]	@ 0x5c
#endif

            /* Setup working variable for the priority map.  */
            priority_map =    _tx_thread_priority_maps[MAP_INDEX];
 800c204:	4b54      	ldr	r3, [pc, #336]	@ (800c358 <_tx_thread_system_suspend+0x220>)
 800c206:	681b      	ldr	r3, [r3, #0]
 800c208:	65bb      	str	r3, [r7, #88]	@ 0x58

            /* Make a quick check for no other threads ready for execution.  */
            if (priority_map == ((ULONG) 0))
 800c20a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c20c:	2b00      	cmp	r3, #0
 800c20e:	d12b      	bne.n	800c268 <_tx_thread_system_suspend+0x130>
            {

                /* Nothing else is ready.  Set highest priority and execute thread
                   accordingly.  */
                _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 800c210:	4b52      	ldr	r3, [pc, #328]	@ (800c35c <_tx_thread_system_suspend+0x224>)
 800c212:	2220      	movs	r2, #32
 800c214:	601a      	str	r2, [r3, #0]
                _tx_thread_execute_ptr =       TX_NULL;
 800c216:	4b52      	ldr	r3, [pc, #328]	@ (800c360 <_tx_thread_system_suspend+0x228>)
 800c218:	2200      	movs	r2, #0
 800c21a:	601a      	str	r2, [r3, #0]
 800c21c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c21e:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c220:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c222:	f383 8810 	msr	PRIMASK, r3
}
 800c226:	bf00      	nop
                /* Restore interrupts.  */
                TX_RESTORE

                /* Determine if preemption should take place. This is only possible if the current thread pointer is
                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800c228:	4b49      	ldr	r3, [pc, #292]	@ (800c350 <_tx_thread_system_suspend+0x218>)
 800c22a:	681b      	ldr	r3, [r3, #0]
 800c22c:	657b      	str	r3, [r7, #84]	@ 0x54
                if (combined_flags == ((ULONG) 0))
 800c22e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c230:	2b00      	cmp	r3, #0
 800c232:	f040 8081 	bne.w	800c338 <_tx_thread_system_suspend+0x200>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800c236:	4b4b      	ldr	r3, [pc, #300]	@ (800c364 <_tx_thread_system_suspend+0x22c>)
 800c238:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c23c:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c23e:	f3ef 8305 	mrs	r3, IPSR
 800c242:	643b      	str	r3, [r7, #64]	@ 0x40
    return(ipsr_value);
 800c244:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    if (__get_ipsr_value() == 0)
 800c246:	2b00      	cmp	r3, #0
 800c248:	d10c      	bne.n	800c264 <_tx_thread_system_suspend+0x12c>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c24a:	f3ef 8310 	mrs	r3, PRIMASK
 800c24e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    return(posture);
 800c250:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
        interrupt_save = __get_interrupt_posture();
 800c252:	63bb      	str	r3, [r7, #56]	@ 0x38
    __asm__ volatile ("CPSIE  i": : : "memory");
 800c254:	b662      	cpsie	i
}
 800c256:	bf00      	nop
 800c258:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c25a:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c25c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c25e:	f383 8810 	msr	PRIMASK, r3
}
 800c262:	bf00      	nop
}
 800c264:	bf00      	nop
                    /* Preemption is needed - return to the system!  */
                    _tx_thread_system_return();
                }

                /* Return to caller.  */
                return;
 800c266:	e067      	b.n	800c338 <_tx_thread_system_suspend+0x200>
            {

                /* Other threads at different priority levels are ready to run.  */

                /* Calculate the lowest bit set in the priority map. */
                TX_LOWEST_SET_BIT_CALCULATE(priority_map, priority_bit)
 800c268:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c26a:	fa93 f3a3 	rbit	r3, r3
 800c26e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c270:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c272:	fab3 f383 	clz	r3, r3
 800c276:	663b      	str	r3, [r7, #96]	@ 0x60

                /* Setup the next highest priority variable.  */
                _tx_thread_highest_priority =  base_priority + ((UINT) priority_bit);
 800c278:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800c27a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c27c:	4413      	add	r3, r2
 800c27e:	4a37      	ldr	r2, [pc, #220]	@ (800c35c <_tx_thread_system_suspend+0x224>)
 800c280:	6013      	str	r3, [r2, #0]
            }
        }

        /* Determine if the suspending thread is the thread designated to execute.  */
        if (thread_ptr == _tx_thread_execute_ptr)
 800c282:	4b37      	ldr	r3, [pc, #220]	@ (800c360 <_tx_thread_system_suspend+0x228>)
 800c284:	681b      	ldr	r3, [r3, #0]
 800c286:	687a      	ldr	r2, [r7, #4]
 800c288:	429a      	cmp	r2, r3
 800c28a:	d12b      	bne.n	800c2e4 <_tx_thread_system_suspend+0x1ac>
        {

            /* Pickup the highest priority thread to execute.  */
            _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 800c28c:	4b33      	ldr	r3, [pc, #204]	@ (800c35c <_tx_thread_system_suspend+0x224>)
 800c28e:	681b      	ldr	r3, [r3, #0]
 800c290:	4a30      	ldr	r2, [pc, #192]	@ (800c354 <_tx_thread_system_suspend+0x21c>)
 800c292:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c296:	4a32      	ldr	r2, [pc, #200]	@ (800c360 <_tx_thread_system_suspend+0x228>)
 800c298:	6013      	str	r3, [r2, #0]
 800c29a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c29c:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c29e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c2a0:	f383 8810 	msr	PRIMASK, r3
}
 800c2a4:	bf00      	nop
            /* Restore interrupts.  */
            TX_RESTORE

            /* Determine if preemption should take place. This is only possible if the current thread pointer is
               not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
            TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800c2a6:	4b2a      	ldr	r3, [pc, #168]	@ (800c350 <_tx_thread_system_suspend+0x218>)
 800c2a8:	681b      	ldr	r3, [r3, #0]
 800c2aa:	657b      	str	r3, [r7, #84]	@ 0x54
            if (combined_flags == ((ULONG) 0))
 800c2ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c2ae:	2b00      	cmp	r3, #0
 800c2b0:	d144      	bne.n	800c33c <_tx_thread_system_suspend+0x204>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800c2b2:	4b2c      	ldr	r3, [pc, #176]	@ (800c364 <_tx_thread_system_suspend+0x22c>)
 800c2b4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c2b8:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c2ba:	f3ef 8305 	mrs	r3, IPSR
 800c2be:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(ipsr_value);
 800c2c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    if (__get_ipsr_value() == 0)
 800c2c2:	2b00      	cmp	r3, #0
 800c2c4:	d10c      	bne.n	800c2e0 <_tx_thread_system_suspend+0x1a8>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c2c6:	f3ef 8310 	mrs	r3, PRIMASK
 800c2ca:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 800c2cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
        interrupt_save = __get_interrupt_posture();
 800c2ce:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSIE  i": : : "memory");
 800c2d0:	b662      	cpsie	i
}
 800c2d2:	bf00      	nop
 800c2d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2d6:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c2d8:	6a3b      	ldr	r3, [r7, #32]
 800c2da:	f383 8810 	msr	PRIMASK, r3
}
 800c2de:	bf00      	nop
}
 800c2e0:	bf00      	nop
                /* Preemption is needed - return to the system!  */
                _tx_thread_system_return();
            }

            /* Return to caller.  */
            return;
 800c2e2:	e02b      	b.n	800c33c <_tx_thread_system_suspend+0x204>
 800c2e4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c2e6:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c2e8:	69fb      	ldr	r3, [r7, #28]
 800c2ea:	f383 8810 	msr	PRIMASK, r3
}
 800c2ee:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 800c2f0:	4b1b      	ldr	r3, [pc, #108]	@ (800c360 <_tx_thread_system_suspend+0x228>)
 800c2f2:	681b      	ldr	r3, [r3, #0]
 800c2f4:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800c2f6:	429a      	cmp	r2, r3
 800c2f8:	d022      	beq.n	800c340 <_tx_thread_system_suspend+0x208>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800c2fa:	4b15      	ldr	r3, [pc, #84]	@ (800c350 <_tx_thread_system_suspend+0x218>)
 800c2fc:	681b      	ldr	r3, [r3, #0]
 800c2fe:	657b      	str	r3, [r7, #84]	@ 0x54
        if (combined_flags == ((ULONG) 0))
 800c300:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c302:	2b00      	cmp	r3, #0
 800c304:	d11c      	bne.n	800c340 <_tx_thread_system_suspend+0x208>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800c306:	4b17      	ldr	r3, [pc, #92]	@ (800c364 <_tx_thread_system_suspend+0x22c>)
 800c308:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c30c:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c30e:	f3ef 8305 	mrs	r3, IPSR
 800c312:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800c314:	69bb      	ldr	r3, [r7, #24]
    if (__get_ipsr_value() == 0)
 800c316:	2b00      	cmp	r3, #0
 800c318:	d10c      	bne.n	800c334 <_tx_thread_system_suspend+0x1fc>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c31a:	f3ef 8310 	mrs	r3, PRIMASK
 800c31e:	617b      	str	r3, [r7, #20]
    return(posture);
 800c320:	697b      	ldr	r3, [r7, #20]
        interrupt_save = __get_interrupt_posture();
 800c322:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSIE  i": : : "memory");
 800c324:	b662      	cpsie	i
}
 800c326:	bf00      	nop
 800c328:	693b      	ldr	r3, [r7, #16]
 800c32a:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c32c:	68fb      	ldr	r3, [r7, #12]
 800c32e:	f383 8810 	msr	PRIMASK, r3
}
 800c332:	bf00      	nop
}
 800c334:	bf00      	nop
            _tx_thread_system_return();
        }
    }

    /* Return to caller.  */
    return;
 800c336:	e003      	b.n	800c340 <_tx_thread_system_suspend+0x208>
                return;
 800c338:	bf00      	nop
 800c33a:	e002      	b.n	800c342 <_tx_thread_system_suspend+0x20a>
            return;
 800c33c:	bf00      	nop
 800c33e:	e000      	b.n	800c342 <_tx_thread_system_suspend+0x20a>
    return;
 800c340:	bf00      	nop
}
 800c342:	3778      	adds	r7, #120	@ 0x78
 800c344:	46bd      	mov	sp, r7
 800c346:	bd80      	pop	{r7, pc}
 800c348:	20010a6c 	.word	0x20010a6c
 800c34c:	20011070 	.word	0x20011070
 800c350:	20010b04 	.word	0x20010b04
 800c354:	20010a84 	.word	0x20010a84
 800c358:	20010a7c 	.word	0x20010a7c
 800c35c:	20010a80 	.word	0x20010a80
 800c360:	20010a70 	.word	0x20010a70
 800c364:	e000ed04 	.word	0xe000ed04

0800c368 <_tx_thread_time_slice>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_time_slice(VOID)
{
 800c368:	b480      	push	{r7}
 800c36a:	b087      	sub	sp, #28
 800c36c:	af00      	add	r7, sp, #0
ULONG           system_state;
UINT            preempt_disable;
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800c36e:	4b21      	ldr	r3, [pc, #132]	@ (800c3f4 <_tx_thread_time_slice+0x8c>)
 800c370:	681b      	ldr	r3, [r3, #0]
 800c372:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c374:	f3ef 8310 	mrs	r3, PRIMASK
 800c378:	60fb      	str	r3, [r7, #12]
    return(posture);
 800c37a:	68fb      	ldr	r3, [r7, #12]
    int_posture = __get_interrupt_posture();
 800c37c:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSID i" : : : "memory");
 800c37e:	b672      	cpsid	i
    return(int_posture);
 800c380:	68bb      	ldr	r3, [r7, #8]
    /* Set the next thread pointer to NULL.  */
    next_thread_ptr =  TX_NULL;
#endif

    /* Lockout interrupts while the time-slice is evaluated.  */
    TX_DISABLE
 800c382:	613b      	str	r3, [r7, #16]

    /* Clear the expired time-slice flag.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 800c384:	4b1c      	ldr	r3, [pc, #112]	@ (800c3f8 <_tx_thread_time_slice+0x90>)
 800c386:	2200      	movs	r2, #0
 800c388:	601a      	str	r2, [r3, #0]

    /* Make sure the thread pointer is valid.  */
    if (thread_ptr != TX_NULL)
 800c38a:	697b      	ldr	r3, [r7, #20]
 800c38c:	2b00      	cmp	r3, #0
 800c38e:	d024      	beq.n	800c3da <_tx_thread_time_slice+0x72>
    {

        /* Make sure the thread is still active, i.e. not suspended.  */
        if (thread_ptr -> tx_thread_state == TX_READY)
 800c390:	697b      	ldr	r3, [r7, #20]
 800c392:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c394:	2b00      	cmp	r3, #0
 800c396:	d120      	bne.n	800c3da <_tx_thread_time_slice+0x72>
        {

            /* Setup a fresh time-slice for the thread.  */
            thread_ptr -> tx_thread_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 800c398:	697b      	ldr	r3, [r7, #20]
 800c39a:	69da      	ldr	r2, [r3, #28]
 800c39c:	697b      	ldr	r3, [r7, #20]
 800c39e:	619a      	str	r2, [r3, #24]

            /* Reset the actual time-slice variable.  */
            _tx_timer_time_slice =  thread_ptr -> tx_thread_time_slice;
 800c3a0:	697b      	ldr	r3, [r7, #20]
 800c3a2:	699b      	ldr	r3, [r3, #24]
 800c3a4:	4a15      	ldr	r2, [pc, #84]	@ (800c3fc <_tx_thread_time_slice+0x94>)
 800c3a6:	6013      	str	r3, [r2, #0]

            /* Determine if there is another thread at the same priority and preemption-threshold
               is not set.  Preemption-threshold overrides time-slicing.  */
            if (thread_ptr -> tx_thread_ready_next != thread_ptr)
 800c3a8:	697b      	ldr	r3, [r7, #20]
 800c3aa:	6a1b      	ldr	r3, [r3, #32]
 800c3ac:	697a      	ldr	r2, [r7, #20]
 800c3ae:	429a      	cmp	r2, r3
 800c3b0:	d013      	beq.n	800c3da <_tx_thread_time_slice+0x72>
            {

                /* Check to see if preemption-threshold is not being used.  */
                if (thread_ptr -> tx_thread_priority == thread_ptr -> tx_thread_preempt_threshold)
 800c3b2:	697b      	ldr	r3, [r7, #20]
 800c3b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c3b6:	697b      	ldr	r3, [r7, #20]
 800c3b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c3ba:	429a      	cmp	r2, r3
 800c3bc:	d10d      	bne.n	800c3da <_tx_thread_time_slice+0x72>

                    /* Preemption-threshold is not being used by this thread.  */

                    /* There is another thread at this priority, make it the highest at
                       this priority level.  */
                    _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr -> tx_thread_ready_next;
 800c3be:	697b      	ldr	r3, [r7, #20]
 800c3c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c3c2:	697a      	ldr	r2, [r7, #20]
 800c3c4:	6a12      	ldr	r2, [r2, #32]
 800c3c6:	490e      	ldr	r1, [pc, #56]	@ (800c400 <_tx_thread_time_slice+0x98>)
 800c3c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

                    /* Designate the highest priority thread as the one to execute.  Don't use this
                       thread's priority as an index just in case a higher priority thread is now
                       ready!  */
                    _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 800c3cc:	4b0d      	ldr	r3, [pc, #52]	@ (800c404 <_tx_thread_time_slice+0x9c>)
 800c3ce:	681b      	ldr	r3, [r3, #0]
 800c3d0:	4a0b      	ldr	r2, [pc, #44]	@ (800c400 <_tx_thread_time_slice+0x98>)
 800c3d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c3d6:	4a0c      	ldr	r2, [pc, #48]	@ (800c408 <_tx_thread_time_slice+0xa0>)
 800c3d8:	6013      	str	r3, [r2, #0]
 800c3da:	693b      	ldr	r3, [r7, #16]
 800c3dc:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c3de:	687b      	ldr	r3, [r7, #4]
 800c3e0:	f383 8810 	msr	PRIMASK, r3
}
 800c3e4:	bf00      	nop

        /* Yes, check this thread's stack.  */
        TX_THREAD_STACK_CHECK(next_thread_ptr)
    }
#endif
}
 800c3e6:	bf00      	nop
 800c3e8:	371c      	adds	r7, #28
 800c3ea:	46bd      	mov	sp, r7
 800c3ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3f0:	4770      	bx	lr
 800c3f2:	bf00      	nop
 800c3f4:	20010a6c 	.word	0x20010a6c
 800c3f8:	20010b14 	.word	0x20010b14
 800c3fc:	20011070 	.word	0x20011070
 800c400:	20010a84 	.word	0x20010a84
 800c404:	20010a80 	.word	0x20010a80
 800c408:	20010a70 	.word	0x20010a70

0800c40c <_tx_thread_timeout>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_timeout(ULONG timeout_input)
{
 800c40c:	b580      	push	{r7, lr}
 800c40e:	b08a      	sub	sp, #40	@ 0x28
 800c410:	af00      	add	r7, sp, #0
 800c412:	6078      	str	r0, [r7, #4]
VOID            (*suspend_cleanup)(struct TX_THREAD_STRUCT *suspend_thread_ptr, ULONG suspension_sequence);
ULONG           suspension_sequence;


    /* Pickup the thread pointer.  */
    TX_THREAD_TIMEOUT_POINTER_SETUP(thread_ptr)
 800c414:	687b      	ldr	r3, [r7, #4]
 800c416:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c418:	f3ef 8310 	mrs	r3, PRIMASK
 800c41c:	617b      	str	r3, [r7, #20]
    return(posture);
 800c41e:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 800c420:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 800c422:	b672      	cpsid	i
    return(int_posture);
 800c424:	693b      	ldr	r3, [r7, #16]

    /* Disable interrupts.  */
    TX_DISABLE
 800c426:	623b      	str	r3, [r7, #32]

    /* Determine how the thread is currently suspended.  */
    if (thread_ptr -> tx_thread_state == TX_SLEEP)
 800c428:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c42a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c42c:	2b04      	cmp	r3, #4
 800c42e:	d10e      	bne.n	800c44e <_tx_thread_timeout+0x42>
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Increment the disable preemption flag.  */
        _tx_thread_preempt_disable++;
 800c430:	4b13      	ldr	r3, [pc, #76]	@ (800c480 <_tx_thread_timeout+0x74>)
 800c432:	681b      	ldr	r3, [r3, #0]
 800c434:	3301      	adds	r3, #1
 800c436:	4a12      	ldr	r2, [pc, #72]	@ (800c480 <_tx_thread_timeout+0x74>)
 800c438:	6013      	str	r3, [r2, #0]
 800c43a:	6a3b      	ldr	r3, [r7, #32]
 800c43c:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c43e:	68fb      	ldr	r3, [r7, #12]
 800c440:	f383 8810 	msr	PRIMASK, r3
}
 800c444:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Lift the suspension on the sleeping thread.  */
        _tx_thread_system_resume(thread_ptr);
 800c446:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c448:	f7ff fd76 	bl	800bf38 <_tx_thread_system_resume>

        /* Restore interrupts.  */
        TX_RESTORE
#endif
    }
}
 800c44c:	e013      	b.n	800c476 <_tx_thread_timeout+0x6a>
        suspend_cleanup =  thread_ptr -> tx_thread_suspend_cleanup;
 800c44e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c450:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c452:	61fb      	str	r3, [r7, #28]
        suspension_sequence =  thread_ptr -> tx_thread_suspension_sequence;
 800c454:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c456:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800c45a:	61bb      	str	r3, [r7, #24]
 800c45c:	6a3b      	ldr	r3, [r7, #32]
 800c45e:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c460:	68bb      	ldr	r3, [r7, #8]
 800c462:	f383 8810 	msr	PRIMASK, r3
}
 800c466:	bf00      	nop
        if (suspend_cleanup != TX_NULL)
 800c468:	69fb      	ldr	r3, [r7, #28]
 800c46a:	2b00      	cmp	r3, #0
 800c46c:	d003      	beq.n	800c476 <_tx_thread_timeout+0x6a>
            (suspend_cleanup)(thread_ptr, suspension_sequence);
 800c46e:	69fb      	ldr	r3, [r7, #28]
 800c470:	69b9      	ldr	r1, [r7, #24]
 800c472:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c474:	4798      	blx	r3
}
 800c476:	bf00      	nop
 800c478:	3728      	adds	r7, #40	@ 0x28
 800c47a:	46bd      	mov	sp, r7
 800c47c:	bd80      	pop	{r7, pc}
 800c47e:	bf00      	nop
 800c480:	20010b04 	.word	0x20010b04

0800c484 <_tx_timer_activate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_timer_activate(TX_TIMER *timer_ptr)
{
 800c484:	b580      	push	{r7, lr}
 800c486:	b088      	sub	sp, #32
 800c488:	af00      	add	r7, sp, #0
 800c48a:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c48c:	f3ef 8310 	mrs	r3, PRIMASK
 800c490:	617b      	str	r3, [r7, #20]
    return(posture);
 800c492:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 800c494:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 800c496:	b672      	cpsid	i
    return(int_posture);
 800c498:	693b      	ldr	r3, [r7, #16]

UINT        status;


    /* Disable interrupts to put the timer on the created list.  */
    TX_DISABLE
 800c49a:	61bb      	str	r3, [r7, #24]
    /* Log this kernel call.  */
    TX_EL_TIMER_ACTIVATE_INSERT
#endif

    /* Check for an already active timer.  */
    if (timer_ptr -> tx_timer_internal.tx_timer_internal_list_head != TX_NULL)
 800c49c:	687b      	ldr	r3, [r7, #4]
 800c49e:	6a1b      	ldr	r3, [r3, #32]
 800c4a0:	2b00      	cmp	r3, #0
 800c4a2:	d002      	beq.n	800c4aa <_tx_timer_activate+0x26>
    {

        /* Timer is already active, return an error.  */
        status =  TX_ACTIVATE_ERROR;
 800c4a4:	2317      	movs	r3, #23
 800c4a6:	61fb      	str	r3, [r7, #28]
 800c4a8:	e00d      	b.n	800c4c6 <_tx_timer_activate+0x42>
    }

    /* Check for a timer with a zero expiration.  */
    else if (timer_ptr -> tx_timer_internal.tx_timer_internal_remaining_ticks == ((ULONG) 0))
 800c4aa:	687b      	ldr	r3, [r7, #4]
 800c4ac:	689b      	ldr	r3, [r3, #8]
 800c4ae:	2b00      	cmp	r3, #0
 800c4b0:	d102      	bne.n	800c4b8 <_tx_timer_activate+0x34>
    {

        /* Timer is being activated with a zero expiration.  */
        status =  TX_ACTIVATE_ERROR;
 800c4b2:	2317      	movs	r3, #23
 800c4b4:	61fb      	str	r3, [r7, #28]
 800c4b6:	e006      	b.n	800c4c6 <_tx_timer_activate+0x42>
        /* Increment the number of activations on this timer.  */
        timer_ptr -> tx_timer_performance_activate_count++;
#endif

        /* Call actual activation function.  */
        _tx_timer_system_activate(&(timer_ptr -> tx_timer_internal));
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	3308      	adds	r3, #8
 800c4bc:	4618      	mov	r0, r3
 800c4be:	f000 f9df 	bl	800c880 <_tx_timer_system_activate>

        /* Return a successful status.  */
        status =  TX_SUCCESS;
 800c4c2:	2300      	movs	r3, #0
 800c4c4:	61fb      	str	r3, [r7, #28]
 800c4c6:	69bb      	ldr	r3, [r7, #24]
 800c4c8:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c4ca:	68fb      	ldr	r3, [r7, #12]
 800c4cc:	f383 8810 	msr	PRIMASK, r3
}
 800c4d0:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return completion status.  */
    return(status);
 800c4d2:	69fb      	ldr	r3, [r7, #28]
}
 800c4d4:	4618      	mov	r0, r3
 800c4d6:	3720      	adds	r7, #32
 800c4d8:	46bd      	mov	sp, r7
 800c4da:	bd80      	pop	{r7, pc}

0800c4dc <_tx_timer_change>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_timer_change(TX_TIMER *timer_ptr, ULONG initial_ticks, ULONG reschedule_ticks)
{
 800c4dc:	b480      	push	{r7}
 800c4de:	b089      	sub	sp, #36	@ 0x24
 800c4e0:	af00      	add	r7, sp, #0
 800c4e2:	60f8      	str	r0, [r7, #12]
 800c4e4:	60b9      	str	r1, [r7, #8]
 800c4e6:	607a      	str	r2, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c4e8:	f3ef 8310 	mrs	r3, PRIMASK
 800c4ec:	61bb      	str	r3, [r7, #24]
    return(posture);
 800c4ee:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800c4f0:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800c4f2:	b672      	cpsid	i
    return(int_posture);
 800c4f4:	697b      	ldr	r3, [r7, #20]

TX_INTERRUPT_SAVE_AREA


    /* Disable interrupts to put the timer on the created list.  */
    TX_DISABLE
 800c4f6:	61fb      	str	r3, [r7, #28]

    /* Log this kernel call.  */
    TX_EL_TIMER_CHANGE_INSERT

    /* Determine if the timer is active.  */
    if (timer_ptr -> tx_timer_internal.tx_timer_internal_list_head == TX_NULL)
 800c4f8:	68fb      	ldr	r3, [r7, #12]
 800c4fa:	6a1b      	ldr	r3, [r3, #32]
 800c4fc:	2b00      	cmp	r3, #0
 800c4fe:	d105      	bne.n	800c50c <_tx_timer_change+0x30>
    {

        /* Setup the new expiration fields.  */
        timer_ptr -> tx_timer_internal.tx_timer_internal_remaining_ticks =      initial_ticks;
 800c500:	68fb      	ldr	r3, [r7, #12]
 800c502:	68ba      	ldr	r2, [r7, #8]
 800c504:	609a      	str	r2, [r3, #8]
        timer_ptr -> tx_timer_internal.tx_timer_internal_re_initialize_ticks =  reschedule_ticks;
 800c506:	68fb      	ldr	r3, [r7, #12]
 800c508:	687a      	ldr	r2, [r7, #4]
 800c50a:	60da      	str	r2, [r3, #12]
 800c50c:	69fb      	ldr	r3, [r7, #28]
 800c50e:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c510:	693b      	ldr	r3, [r7, #16]
 800c512:	f383 8810 	msr	PRIMASK, r3
}
 800c516:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 800c518:	2300      	movs	r3, #0
}
 800c51a:	4618      	mov	r0, r3
 800c51c:	3724      	adds	r7, #36	@ 0x24
 800c51e:	46bd      	mov	sp, r7
 800c520:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c524:	4770      	bx	lr
	...

0800c528 <_tx_timer_create>:
/*                                                                        */
/**************************************************************************/
UINT  _tx_timer_create(TX_TIMER *timer_ptr, CHAR *name_ptr,
            VOID (*expiration_function)(ULONG id), ULONG expiration_input,
            ULONG initial_ticks, ULONG reschedule_ticks, UINT auto_activate)
{
 800c528:	b580      	push	{r7, lr}
 800c52a:	b08a      	sub	sp, #40	@ 0x28
 800c52c:	af00      	add	r7, sp, #0
 800c52e:	60f8      	str	r0, [r7, #12]
 800c530:	60b9      	str	r1, [r7, #8]
 800c532:	607a      	str	r2, [r7, #4]
 800c534:	603b      	str	r3, [r7, #0]
TX_TIMER        *next_timer;
TX_TIMER        *previous_timer;


    /* Initialize timer control block to all zeros.  */
    TX_MEMSET(timer_ptr, 0, (sizeof(TX_TIMER)));
 800c536:	222c      	movs	r2, #44	@ 0x2c
 800c538:	2100      	movs	r1, #0
 800c53a:	68f8      	ldr	r0, [r7, #12]
 800c53c:	f000 ff52 	bl	800d3e4 <memset>

    /* Setup the basic timer fields.  */
    timer_ptr -> tx_timer_name =                                            name_ptr;
 800c540:	68fb      	ldr	r3, [r7, #12]
 800c542:	68ba      	ldr	r2, [r7, #8]
 800c544:	605a      	str	r2, [r3, #4]
    timer_ptr -> tx_timer_internal.tx_timer_internal_remaining_ticks =      initial_ticks;
 800c546:	68fb      	ldr	r3, [r7, #12]
 800c548:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c54a:	609a      	str	r2, [r3, #8]
    timer_ptr -> tx_timer_internal.tx_timer_internal_re_initialize_ticks =  reschedule_ticks;
 800c54c:	68fb      	ldr	r3, [r7, #12]
 800c54e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c550:	60da      	str	r2, [r3, #12]
    timer_ptr -> tx_timer_internal.tx_timer_internal_timeout_function =     expiration_function;
 800c552:	68fb      	ldr	r3, [r7, #12]
 800c554:	687a      	ldr	r2, [r7, #4]
 800c556:	611a      	str	r2, [r3, #16]
    timer_ptr -> tx_timer_internal.tx_timer_internal_timeout_param =        expiration_input;
 800c558:	68fb      	ldr	r3, [r7, #12]
 800c55a:	683a      	ldr	r2, [r7, #0]
 800c55c:	615a      	str	r2, [r3, #20]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c55e:	f3ef 8310 	mrs	r3, PRIMASK
 800c562:	61bb      	str	r3, [r7, #24]
    return(posture);
 800c564:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800c566:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800c568:	b672      	cpsid	i
    return(int_posture);
 800c56a:	697b      	ldr	r3, [r7, #20]

    /* Disable interrupts to put the timer on the created list.  */
    TX_DISABLE
 800c56c:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the timer ID to make it valid.  */
    timer_ptr -> tx_timer_id =  TX_TIMER_ID;
 800c56e:	68fb      	ldr	r3, [r7, #12]
 800c570:	4a1c      	ldr	r2, [pc, #112]	@ (800c5e4 <_tx_timer_create+0xbc>)
 800c572:	601a      	str	r2, [r3, #0]

    /* Place the timer on the list of created application timers.  First,
       check for an empty list.  */
    if (_tx_timer_created_count == TX_EMPTY)
 800c574:	4b1c      	ldr	r3, [pc, #112]	@ (800c5e8 <_tx_timer_create+0xc0>)
 800c576:	681b      	ldr	r3, [r3, #0]
 800c578:	2b00      	cmp	r3, #0
 800c57a:	d109      	bne.n	800c590 <_tx_timer_create+0x68>
    {

        /* The created timer list is empty.  Add timer to empty list.  */
        _tx_timer_created_ptr =                   timer_ptr;
 800c57c:	4a1b      	ldr	r2, [pc, #108]	@ (800c5ec <_tx_timer_create+0xc4>)
 800c57e:	68fb      	ldr	r3, [r7, #12]
 800c580:	6013      	str	r3, [r2, #0]
        timer_ptr -> tx_timer_created_next =      timer_ptr;
 800c582:	68fb      	ldr	r3, [r7, #12]
 800c584:	68fa      	ldr	r2, [r7, #12]
 800c586:	625a      	str	r2, [r3, #36]	@ 0x24
        timer_ptr -> tx_timer_created_previous =  timer_ptr;
 800c588:	68fb      	ldr	r3, [r7, #12]
 800c58a:	68fa      	ldr	r2, [r7, #12]
 800c58c:	629a      	str	r2, [r3, #40]	@ 0x28
 800c58e:	e011      	b.n	800c5b4 <_tx_timer_create+0x8c>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_timer =  _tx_timer_created_ptr;
 800c590:	4b16      	ldr	r3, [pc, #88]	@ (800c5ec <_tx_timer_create+0xc4>)
 800c592:	681b      	ldr	r3, [r3, #0]
 800c594:	623b      	str	r3, [r7, #32]
        previous_timer =  next_timer -> tx_timer_created_previous;
 800c596:	6a3b      	ldr	r3, [r7, #32]
 800c598:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c59a:	61fb      	str	r3, [r7, #28]

        /* Place the new timer in the list.  */
        next_timer -> tx_timer_created_previous =  timer_ptr;
 800c59c:	6a3b      	ldr	r3, [r7, #32]
 800c59e:	68fa      	ldr	r2, [r7, #12]
 800c5a0:	629a      	str	r2, [r3, #40]	@ 0x28
        previous_timer -> tx_timer_created_next =    timer_ptr;
 800c5a2:	69fb      	ldr	r3, [r7, #28]
 800c5a4:	68fa      	ldr	r2, [r7, #12]
 800c5a6:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Setup this timer's created links.  */
        timer_ptr -> tx_timer_created_previous =  previous_timer;
 800c5a8:	68fb      	ldr	r3, [r7, #12]
 800c5aa:	69fa      	ldr	r2, [r7, #28]
 800c5ac:	629a      	str	r2, [r3, #40]	@ 0x28
        timer_ptr -> tx_timer_created_next =      next_timer;
 800c5ae:	68fb      	ldr	r3, [r7, #12]
 800c5b0:	6a3a      	ldr	r2, [r7, #32]
 800c5b2:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Increment the number of created timers.  */
    _tx_timer_created_count++;
 800c5b4:	4b0c      	ldr	r3, [pc, #48]	@ (800c5e8 <_tx_timer_create+0xc0>)
 800c5b6:	681b      	ldr	r3, [r3, #0]
 800c5b8:	3301      	adds	r3, #1
 800c5ba:	4a0b      	ldr	r2, [pc, #44]	@ (800c5e8 <_tx_timer_create+0xc0>)
 800c5bc:	6013      	str	r3, [r2, #0]

    /* Log this kernel call.  */
    TX_EL_TIMER_CREATE_INSERT

    /* Determine if this timer needs to be activated.  */
    if (auto_activate == TX_AUTO_ACTIVATE)
 800c5be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5c0:	2b01      	cmp	r3, #1
 800c5c2:	d104      	bne.n	800c5ce <_tx_timer_create+0xa6>
        /* Increment the number of activations on this timer.  */
        timer_ptr -> tx_timer_performance_activate_count++;
#endif

        /* Call actual activation function.  */
        _tx_timer_system_activate(&(timer_ptr -> tx_timer_internal));
 800c5c4:	68fb      	ldr	r3, [r7, #12]
 800c5c6:	3308      	adds	r3, #8
 800c5c8:	4618      	mov	r0, r3
 800c5ca:	f000 f959 	bl	800c880 <_tx_timer_system_activate>
 800c5ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5d0:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c5d2:	693b      	ldr	r3, [r7, #16]
 800c5d4:	f383 8810 	msr	PRIMASK, r3
}
 800c5d8:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 800c5da:	2300      	movs	r3, #0
}
 800c5dc:	4618      	mov	r0, r3
 800c5de:	3728      	adds	r7, #40	@ 0x28
 800c5e0:	46bd      	mov	sp, r7
 800c5e2:	bd80      	pop	{r7, pc}
 800c5e4:	4154494d 	.word	0x4154494d
 800c5e8:	20010bac 	.word	0x20010bac
 800c5ec:	20010ba8 	.word	0x20010ba8

0800c5f0 <_tx_timer_deactivate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_timer_deactivate(TX_TIMER *timer_ptr)
{
 800c5f0:	b480      	push	{r7}
 800c5f2:	b08d      	sub	sp, #52	@ 0x34
 800c5f4:	af00      	add	r7, sp, #0
 800c5f6:	6078      	str	r0, [r7, #4]
ULONG               ticks_left;
UINT                active_timer_list;


    /* Setup internal timer pointer.  */
    internal_ptr =  &(timer_ptr -> tx_timer_internal);
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	3308      	adds	r3, #8
 800c5fc:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c5fe:	f3ef 8310 	mrs	r3, PRIMASK
 800c602:	613b      	str	r3, [r7, #16]
    return(posture);
 800c604:	693b      	ldr	r3, [r7, #16]
    int_posture = __get_interrupt_posture();
 800c606:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("CPSID i" : : : "memory");
 800c608:	b672      	cpsid	i
    return(int_posture);
 800c60a:	68fb      	ldr	r3, [r7, #12]

    /* Disable interrupts while the remaining time before expiration is
       calculated.  */
    TX_DISABLE
 800c60c:	623b      	str	r3, [r7, #32]

    /* Log this kernel call.  */
    TX_EL_TIMER_DEACTIVATE_INSERT

    /* Pickup the list head.  */
    list_head =  internal_ptr -> tx_timer_internal_list_head;
 800c60e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c610:	699b      	ldr	r3, [r3, #24]
 800c612:	61fb      	str	r3, [r7, #28]

    /* Is the timer active?  */
    if (list_head != TX_NULL)
 800c614:	69fb      	ldr	r3, [r7, #28]
 800c616:	2b00      	cmp	r3, #0
 800c618:	d07f      	beq.n	800c71a <_tx_timer_deactivate+0x12a>
    {

        /* Default the active timer list flag to false.  */
        active_timer_list =  TX_FALSE;
 800c61a:	2300      	movs	r3, #0
 800c61c:	62bb      	str	r3, [r7, #40]	@ 0x28

        /* Determine if the head pointer is within the timer expiration list.  */
        if (TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(list_head) >= TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(_tx_timer_list_start))
 800c61e:	4b45      	ldr	r3, [pc, #276]	@ (800c734 <_tx_timer_deactivate+0x144>)
 800c620:	681b      	ldr	r3, [r3, #0]
 800c622:	69fa      	ldr	r2, [r7, #28]
 800c624:	429a      	cmp	r2, r3
 800c626:	d306      	bcc.n	800c636 <_tx_timer_deactivate+0x46>
        {

            /* Now check to make sure the list head is before the end of the list.  */
            if (TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(list_head) < TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(_tx_timer_list_end))
 800c628:	4b43      	ldr	r3, [pc, #268]	@ (800c738 <_tx_timer_deactivate+0x148>)
 800c62a:	681b      	ldr	r3, [r3, #0]
 800c62c:	69fa      	ldr	r2, [r7, #28]
 800c62e:	429a      	cmp	r2, r3
 800c630:	d201      	bcs.n	800c636 <_tx_timer_deactivate+0x46>
            {

                /* Set the active timer list flag to true.  */
                active_timer_list =  TX_TRUE;
 800c632:	2301      	movs	r3, #1
 800c634:	62bb      	str	r3, [r7, #40]	@ 0x28
            }
        }

        /* Determine if the timer is on active timer list.  */
        if (active_timer_list == TX_TRUE)
 800c636:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c638:	2b01      	cmp	r3, #1
 800c63a:	d12e      	bne.n	800c69a <_tx_timer_deactivate+0xaa>

            /* Calculate the amount of time that has elapsed since the timer
               was activated.  */

            /* Is this timer's entry after the current timer pointer?  */
            if (TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(list_head) >= TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(_tx_timer_current_ptr))
 800c63c:	4b3f      	ldr	r3, [pc, #252]	@ (800c73c <_tx_timer_deactivate+0x14c>)
 800c63e:	681b      	ldr	r3, [r3, #0]
 800c640:	69fa      	ldr	r2, [r7, #28]
 800c642:	429a      	cmp	r2, r3
 800c644:	d307      	bcc.n	800c656 <_tx_timer_deactivate+0x66>
            {

                /* Calculate ticks left to expiration - just the difference between this
                   timer's entry and the current timer pointer.  */
                ticks_left =  (ULONG) (TX_TIMER_POINTER_DIF(list_head,_tx_timer_current_ptr)) + ((ULONG) 1);
 800c646:	4b3d      	ldr	r3, [pc, #244]	@ (800c73c <_tx_timer_deactivate+0x14c>)
 800c648:	681b      	ldr	r3, [r3, #0]
 800c64a:	69fa      	ldr	r2, [r7, #28]
 800c64c:	1ad3      	subs	r3, r2, r3
 800c64e:	109b      	asrs	r3, r3, #2
 800c650:	3301      	adds	r3, #1
 800c652:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c654:	e010      	b.n	800c678 <_tx_timer_deactivate+0x88>
            }
            else
            {

                /* Calculate the ticks left with a wrapped list condition.  */
                ticks_left =  (ULONG) (TX_TIMER_POINTER_DIF(list_head,_tx_timer_list_start));
 800c656:	4b37      	ldr	r3, [pc, #220]	@ (800c734 <_tx_timer_deactivate+0x144>)
 800c658:	681b      	ldr	r3, [r3, #0]
 800c65a:	69fa      	ldr	r2, [r7, #28]
 800c65c:	1ad3      	subs	r3, r2, r3
 800c65e:	109b      	asrs	r3, r3, #2
 800c660:	62fb      	str	r3, [r7, #44]	@ 0x2c

                ticks_left =  ticks_left + (ULONG) ((TX_TIMER_POINTER_DIF(_tx_timer_list_end, _tx_timer_current_ptr)) + ((ULONG) 1));
 800c662:	4b35      	ldr	r3, [pc, #212]	@ (800c738 <_tx_timer_deactivate+0x148>)
 800c664:	681a      	ldr	r2, [r3, #0]
 800c666:	4b35      	ldr	r3, [pc, #212]	@ (800c73c <_tx_timer_deactivate+0x14c>)
 800c668:	681b      	ldr	r3, [r3, #0]
 800c66a:	1ad3      	subs	r3, r2, r3
 800c66c:	109b      	asrs	r3, r3, #2
 800c66e:	461a      	mov	r2, r3
 800c670:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c672:	4413      	add	r3, r2
 800c674:	3301      	adds	r3, #1
 800c676:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            /* Adjust the remaining ticks accordingly.  */
            if (internal_ptr -> tx_timer_internal_remaining_ticks > TX_TIMER_ENTRIES)
 800c678:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c67a:	681b      	ldr	r3, [r3, #0]
 800c67c:	2b20      	cmp	r3, #32
 800c67e:	d908      	bls.n	800c692 <_tx_timer_deactivate+0xa2>
            {

                /* Subtract off the last full pass through the timer list and add the
                   time left.  */
                internal_ptr -> tx_timer_internal_remaining_ticks =
                        (internal_ptr -> tx_timer_internal_remaining_ticks - TX_TIMER_ENTRIES) + ticks_left;
 800c680:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c682:	681a      	ldr	r2, [r3, #0]
 800c684:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c686:	4413      	add	r3, r2
 800c688:	f1a3 0220 	sub.w	r2, r3, #32
                internal_ptr -> tx_timer_internal_remaining_ticks =
 800c68c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c68e:	601a      	str	r2, [r3, #0]
 800c690:	e01c      	b.n	800c6cc <_tx_timer_deactivate+0xdc>
            }
            else
            {

                /* Just put the ticks left into the timer's remaining ticks.  */
                internal_ptr -> tx_timer_internal_remaining_ticks =  ticks_left;
 800c692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c694:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c696:	601a      	str	r2, [r3, #0]
 800c698:	e018      	b.n	800c6cc <_tx_timer_deactivate+0xdc>
        }
        else
        {

            /* Determine if this is timer has just expired.  */
            if (_tx_timer_expired_timer_ptr != internal_ptr)
 800c69a:	4b29      	ldr	r3, [pc, #164]	@ (800c740 <_tx_timer_deactivate+0x150>)
 800c69c:	681b      	ldr	r3, [r3, #0]
 800c69e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c6a0:	429a      	cmp	r2, r3
 800c6a2:	d00f      	beq.n	800c6c4 <_tx_timer_deactivate+0xd4>
            {

                /* No, it hasn't expired. Now check for remaining time greater than the list
                   size.  */
                if (internal_ptr -> tx_timer_internal_remaining_ticks > TX_TIMER_ENTRIES)
 800c6a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6a6:	681b      	ldr	r3, [r3, #0]
 800c6a8:	2b20      	cmp	r3, #32
 800c6aa:	d906      	bls.n	800c6ba <_tx_timer_deactivate+0xca>
                {

                    /* Adjust the remaining ticks.  */
                    internal_ptr -> tx_timer_internal_remaining_ticks =
                                            internal_ptr -> tx_timer_internal_remaining_ticks - TX_TIMER_ENTRIES;
 800c6ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6ae:	681b      	ldr	r3, [r3, #0]
 800c6b0:	f1a3 0220 	sub.w	r2, r3, #32
                    internal_ptr -> tx_timer_internal_remaining_ticks =
 800c6b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6b6:	601a      	str	r2, [r3, #0]
 800c6b8:	e008      	b.n	800c6cc <_tx_timer_deactivate+0xdc>
                }
                else
                {

                    /* Set the remaining time to the reactivation time.  */
                    internal_ptr -> tx_timer_internal_remaining_ticks =  internal_ptr -> tx_timer_internal_re_initialize_ticks;
 800c6ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6bc:	685a      	ldr	r2, [r3, #4]
 800c6be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6c0:	601a      	str	r2, [r3, #0]
 800c6c2:	e003      	b.n	800c6cc <_tx_timer_deactivate+0xdc>
            }
            else
            {

                /* Set the remaining time to the reactivation time.  */
                internal_ptr -> tx_timer_internal_remaining_ticks =  internal_ptr -> tx_timer_internal_re_initialize_ticks;
 800c6c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6c6:	685a      	ldr	r2, [r3, #4]
 800c6c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6ca:	601a      	str	r2, [r3, #0]
            }
        }

        /* Pickup the next timer.  */
        next_timer =  internal_ptr -> tx_timer_internal_active_next;
 800c6cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6ce:	691b      	ldr	r3, [r3, #16]
 800c6d0:	61bb      	str	r3, [r7, #24]

        /* See if this is the only timer in the list.  */
        if (internal_ptr == next_timer)
 800c6d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c6d4:	69bb      	ldr	r3, [r7, #24]
 800c6d6:	429a      	cmp	r2, r3
 800c6d8:	d108      	bne.n	800c6ec <_tx_timer_deactivate+0xfc>
        {

            /* Yes, the only timer on the list.  */

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == internal_ptr)
 800c6da:	69fb      	ldr	r3, [r7, #28]
 800c6dc:	681b      	ldr	r3, [r3, #0]
 800c6de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c6e0:	429a      	cmp	r2, r3
 800c6e2:	d117      	bne.n	800c714 <_tx_timer_deactivate+0x124>
            {

                /* Update the head pointer.  */
                *(list_head) =  TX_NULL;
 800c6e4:	69fb      	ldr	r3, [r7, #28]
 800c6e6:	2200      	movs	r2, #0
 800c6e8:	601a      	str	r2, [r3, #0]
 800c6ea:	e013      	b.n	800c714 <_tx_timer_deactivate+0x124>
        {

            /* At least one more timer is on the same expiration list.  */

            /* Update the links of the adjacent timers.  */
            previous_timer =                                   internal_ptr -> tx_timer_internal_active_previous;
 800c6ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6ee:	695b      	ldr	r3, [r3, #20]
 800c6f0:	617b      	str	r3, [r7, #20]
            next_timer -> tx_timer_internal_active_previous =  previous_timer;
 800c6f2:	69bb      	ldr	r3, [r7, #24]
 800c6f4:	697a      	ldr	r2, [r7, #20]
 800c6f6:	615a      	str	r2, [r3, #20]
            previous_timer -> tx_timer_internal_active_next =  next_timer;
 800c6f8:	697b      	ldr	r3, [r7, #20]
 800c6fa:	69ba      	ldr	r2, [r7, #24]
 800c6fc:	611a      	str	r2, [r3, #16]

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == internal_ptr)
 800c6fe:	69fb      	ldr	r3, [r7, #28]
 800c700:	681b      	ldr	r3, [r3, #0]
 800c702:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c704:	429a      	cmp	r2, r3
 800c706:	d105      	bne.n	800c714 <_tx_timer_deactivate+0x124>
            {

                /* Update the next timer in the list with the list head
                   pointer.  */
                next_timer -> tx_timer_internal_list_head =  list_head;
 800c708:	69bb      	ldr	r3, [r7, #24]
 800c70a:	69fa      	ldr	r2, [r7, #28]
 800c70c:	619a      	str	r2, [r3, #24]

                /* Update the head pointer.  */
                *(list_head) =  next_timer;
 800c70e:	69fb      	ldr	r3, [r7, #28]
 800c710:	69ba      	ldr	r2, [r7, #24]
 800c712:	601a      	str	r2, [r3, #0]
            }
        }

        /* Clear the timer's list head pointer.  */
        internal_ptr -> tx_timer_internal_list_head =  TX_NULL;
 800c714:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c716:	2200      	movs	r2, #0
 800c718:	619a      	str	r2, [r3, #24]
 800c71a:	6a3b      	ldr	r3, [r7, #32]
 800c71c:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c71e:	68bb      	ldr	r3, [r7, #8]
 800c720:	f383 8810 	msr	PRIMASK, r3
}
 800c724:	bf00      	nop

    /* Restore interrupts to previous posture.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 800c726:	2300      	movs	r3, #0
}
 800c728:	4618      	mov	r0, r3
 800c72a:	3734      	adds	r7, #52	@ 0x34
 800c72c:	46bd      	mov	sp, r7
 800c72e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c732:	4770      	bx	lr
 800c734:	20010b98 	.word	0x20010b98
 800c738:	20010b9c 	.word	0x20010b9c
 800c73c:	20010ba0 	.word	0x20010ba0
 800c740:	20010bb0 	.word	0x20010bb0

0800c744 <_tx_timer_expiration_process>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_expiration_process(VOID)
{
 800c744:	b580      	push	{r7, lr}
 800c746:	b084      	sub	sp, #16
 800c748:	af00      	add	r7, sp, #0
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c74a:	f3ef 8310 	mrs	r3, PRIMASK
 800c74e:	607b      	str	r3, [r7, #4]
    return(posture);
 800c750:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 800c752:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 800c754:	b672      	cpsid	i
    return(int_posture);
 800c756:	683b      	ldr	r3, [r7, #0]

    /* Don't process in the ISR, wakeup the system timer thread to process the
       timer expiration.  */

    /* Disable interrupts.  */
    TX_DISABLE
 800c758:	60fb      	str	r3, [r7, #12]
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Increment the preempt disable flag.  */
    _tx_thread_preempt_disable++;
 800c75a:	4b09      	ldr	r3, [pc, #36]	@ (800c780 <_tx_timer_expiration_process+0x3c>)
 800c75c:	681b      	ldr	r3, [r3, #0]
 800c75e:	3301      	adds	r3, #1
 800c760:	4a07      	ldr	r2, [pc, #28]	@ (800c780 <_tx_timer_expiration_process+0x3c>)
 800c762:	6013      	str	r3, [r2, #0]
 800c764:	68fb      	ldr	r3, [r7, #12]
 800c766:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c768:	68bb      	ldr	r3, [r7, #8]
 800c76a:	f383 8810 	msr	PRIMASK, r3
}
 800c76e:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Call the system resume function to activate the timer thread.  */
    _tx_thread_system_resume(&_tx_timer_thread);
 800c770:	4804      	ldr	r0, [pc, #16]	@ (800c784 <_tx_timer_expiration_process+0x40>)
 800c772:	f7ff fbe1 	bl	800bf38 <_tx_thread_system_resume>
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 800c776:	bf00      	nop
 800c778:	3710      	adds	r7, #16
 800c77a:	46bd      	mov	sp, r7
 800c77c:	bd80      	pop	{r7, pc}
 800c77e:	bf00      	nop
 800c780:	20010b04 	.word	0x20010b04
 800c784:	20010bb4 	.word	0x20010bb4

0800c788 <_tx_timer_initialize>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_initialize(VOID)
{
 800c788:	b590      	push	{r4, r7, lr}
 800c78a:	b089      	sub	sp, #36	@ 0x24
 800c78c:	af06      	add	r7, sp, #24
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the system clock to 0.  */
    _tx_timer_system_clock =  ((ULONG) 0);
 800c78e:	4b28      	ldr	r3, [pc, #160]	@ (800c830 <_tx_timer_initialize+0xa8>)
 800c790:	2200      	movs	r2, #0
 800c792:	601a      	str	r2, [r3, #0]

    /* Initialize the time-slice value to 0 to make sure it is disabled.  */
    _tx_timer_time_slice =  ((ULONG) 0);
 800c794:	4b27      	ldr	r3, [pc, #156]	@ (800c834 <_tx_timer_initialize+0xac>)
 800c796:	2200      	movs	r2, #0
 800c798:	601a      	str	r2, [r3, #0]

    /* Clear the expired flags.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 800c79a:	4b27      	ldr	r3, [pc, #156]	@ (800c838 <_tx_timer_initialize+0xb0>)
 800c79c:	2200      	movs	r2, #0
 800c79e:	601a      	str	r2, [r3, #0]
    _tx_timer_expired =             TX_FALSE;
 800c7a0:	4b26      	ldr	r3, [pc, #152]	@ (800c83c <_tx_timer_initialize+0xb4>)
 800c7a2:	2200      	movs	r2, #0
 800c7a4:	601a      	str	r2, [r3, #0]

    /* Set the currently expired timer being processed pointer to NULL.  */
    _tx_timer_expired_timer_ptr =  TX_NULL;
 800c7a6:	4b26      	ldr	r3, [pc, #152]	@ (800c840 <_tx_timer_initialize+0xb8>)
 800c7a8:	2200      	movs	r2, #0
 800c7aa:	601a      	str	r2, [r3, #0]

    /* Initialize the thread and application timer management control structures.  */

    /* First, initialize the timer list.  */
    TX_MEMSET(&_tx_timer_list[0], 0, (sizeof(_tx_timer_list)));
 800c7ac:	2280      	movs	r2, #128	@ 0x80
 800c7ae:	2100      	movs	r1, #0
 800c7b0:	4824      	ldr	r0, [pc, #144]	@ (800c844 <_tx_timer_initialize+0xbc>)
 800c7b2:	f000 fe17 	bl	800d3e4 <memset>
#endif

    /* Initialize all of the list pointers.  */
    _tx_timer_list_start =   &_tx_timer_list[0];
 800c7b6:	4b24      	ldr	r3, [pc, #144]	@ (800c848 <_tx_timer_initialize+0xc0>)
 800c7b8:	4a22      	ldr	r2, [pc, #136]	@ (800c844 <_tx_timer_initialize+0xbc>)
 800c7ba:	601a      	str	r2, [r3, #0]
    _tx_timer_current_ptr =  &_tx_timer_list[0];
 800c7bc:	4b23      	ldr	r3, [pc, #140]	@ (800c84c <_tx_timer_initialize+0xc4>)
 800c7be:	4a21      	ldr	r2, [pc, #132]	@ (800c844 <_tx_timer_initialize+0xbc>)
 800c7c0:	601a      	str	r2, [r3, #0]

    /* Set the timer list end pointer to one past the actual timer list.  This is done
       to make the timer interrupt handling in assembly language a little easier.  */
    _tx_timer_list_end =     &_tx_timer_list[TX_TIMER_ENTRIES-((ULONG) 1)];
 800c7c2:	4b23      	ldr	r3, [pc, #140]	@ (800c850 <_tx_timer_initialize+0xc8>)
 800c7c4:	4a23      	ldr	r2, [pc, #140]	@ (800c854 <_tx_timer_initialize+0xcc>)
 800c7c6:	601a      	str	r2, [r3, #0]
    _tx_timer_list_end =     TX_TIMER_POINTER_ADD(_tx_timer_list_end, ((ULONG) 1));
 800c7c8:	4b21      	ldr	r3, [pc, #132]	@ (800c850 <_tx_timer_initialize+0xc8>)
 800c7ca:	681b      	ldr	r3, [r3, #0]
 800c7cc:	3304      	adds	r3, #4
 800c7ce:	4a20      	ldr	r2, [pc, #128]	@ (800c850 <_tx_timer_initialize+0xc8>)
 800c7d0:	6013      	str	r3, [r2, #0]

#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Setup the variables associated with the system timer thread's stack and
       priority.  */
    _tx_timer_stack_start =  (VOID *) &_tx_timer_thread_stack_area[0];
 800c7d2:	4b21      	ldr	r3, [pc, #132]	@ (800c858 <_tx_timer_initialize+0xd0>)
 800c7d4:	4a21      	ldr	r2, [pc, #132]	@ (800c85c <_tx_timer_initialize+0xd4>)
 800c7d6:	601a      	str	r2, [r3, #0]
    _tx_timer_stack_size =   ((ULONG) TX_TIMER_THREAD_STACK_SIZE);
 800c7d8:	4b21      	ldr	r3, [pc, #132]	@ (800c860 <_tx_timer_initialize+0xd8>)
 800c7da:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800c7de:	601a      	str	r2, [r3, #0]
    _tx_timer_priority =     ((UINT) TX_TIMER_THREAD_PRIORITY);
 800c7e0:	4b20      	ldr	r3, [pc, #128]	@ (800c864 <_tx_timer_initialize+0xdc>)
 800c7e2:	2200      	movs	r2, #0
 800c7e4:	601a      	str	r2, [r3, #0]
       low-level initialization component.  */
    do
    {

        /* Create the system timer thread.  */
        status =  _tx_thread_create(&_tx_timer_thread,
 800c7e6:	4b1c      	ldr	r3, [pc, #112]	@ (800c858 <_tx_timer_initialize+0xd0>)
 800c7e8:	681b      	ldr	r3, [r3, #0]
 800c7ea:	4a1d      	ldr	r2, [pc, #116]	@ (800c860 <_tx_timer_initialize+0xd8>)
 800c7ec:	6812      	ldr	r2, [r2, #0]
 800c7ee:	491d      	ldr	r1, [pc, #116]	@ (800c864 <_tx_timer_initialize+0xdc>)
 800c7f0:	6809      	ldr	r1, [r1, #0]
 800c7f2:	481c      	ldr	r0, [pc, #112]	@ (800c864 <_tx_timer_initialize+0xdc>)
 800c7f4:	6800      	ldr	r0, [r0, #0]
 800c7f6:	2400      	movs	r4, #0
 800c7f8:	9405      	str	r4, [sp, #20]
 800c7fa:	2400      	movs	r4, #0
 800c7fc:	9404      	str	r4, [sp, #16]
 800c7fe:	9003      	str	r0, [sp, #12]
 800c800:	9102      	str	r1, [sp, #8]
 800c802:	9201      	str	r2, [sp, #4]
 800c804:	9300      	str	r3, [sp, #0]
 800c806:	4b18      	ldr	r3, [pc, #96]	@ (800c868 <_tx_timer_initialize+0xe0>)
 800c808:	4a18      	ldr	r2, [pc, #96]	@ (800c86c <_tx_timer_initialize+0xe4>)
 800c80a:	4919      	ldr	r1, [pc, #100]	@ (800c870 <_tx_timer_initialize+0xe8>)
 800c80c:	4819      	ldr	r0, [pc, #100]	@ (800c874 <_tx_timer_initialize+0xec>)
 800c80e:	f7ff f95b 	bl	800bac8 <_tx_thread_create>
 800c812:	6078      	str	r0, [r7, #4]
#endif

        /* Define timer initialize extension.  */
        TX_TIMER_INITIALIZE_EXTENSION(status)

    } while (status != TX_SUCCESS);
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	2b00      	cmp	r3, #0
 800c818:	d1e5      	bne.n	800c7e6 <_tx_timer_initialize+0x5e>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the head pointer of the created application timer list.  */
    _tx_timer_created_ptr =  TX_NULL;
 800c81a:	4b17      	ldr	r3, [pc, #92]	@ (800c878 <_tx_timer_initialize+0xf0>)
 800c81c:	2200      	movs	r2, #0
 800c81e:	601a      	str	r2, [r3, #0]

    /* Set the created count to zero.  */
    _tx_timer_created_count =  TX_EMPTY;
 800c820:	4b16      	ldr	r3, [pc, #88]	@ (800c87c <_tx_timer_initialize+0xf4>)
 800c822:	2200      	movs	r2, #0
 800c824:	601a      	str	r2, [r3, #0]
    _tx_timer_performance_expiration_count =         ((ULONG) 0);
    _tx_timer_performance__expiration_adjust_count =  ((ULONG) 0);
#endif
#endif
#endif
}
 800c826:	bf00      	nop
 800c828:	370c      	adds	r7, #12
 800c82a:	46bd      	mov	sp, r7
 800c82c:	bd90      	pop	{r4, r7, pc}
 800c82e:	bf00      	nop
 800c830:	20010b10 	.word	0x20010b10
 800c834:	20011070 	.word	0x20011070
 800c838:	20010b14 	.word	0x20010b14
 800c83c:	20010ba4 	.word	0x20010ba4
 800c840:	20010bb0 	.word	0x20010bb0
 800c844:	20010b18 	.word	0x20010b18
 800c848:	20010b98 	.word	0x20010b98
 800c84c:	20010ba0 	.word	0x20010ba0
 800c850:	20010b9c 	.word	0x20010b9c
 800c854:	20010b94 	.word	0x20010b94
 800c858:	20010c64 	.word	0x20010c64
 800c85c:	20010c70 	.word	0x20010c70
 800c860:	20010c68 	.word	0x20010c68
 800c864:	20010c6c 	.word	0x20010c6c
 800c868:	4154494d 	.word	0x4154494d
 800c86c:	0800c9b5 	.word	0x0800c9b5
 800c870:	0800d5b0 	.word	0x0800d5b0
 800c874:	20010bb4 	.word	0x20010bb4
 800c878:	20010ba8 	.word	0x20010ba8
 800c87c:	20010bac 	.word	0x20010bac

0800c880 <_tx_timer_system_activate>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_activate(TX_TIMER_INTERNAL *timer_ptr)
{
 800c880:	b480      	push	{r7}
 800c882:	b089      	sub	sp, #36	@ 0x24
 800c884:	af00      	add	r7, sp, #0
 800c886:	6078      	str	r0, [r7, #4]
ULONG                       remaining_ticks;
ULONG                       expiration_time;


    /* Pickup the remaining ticks.  */
    remaining_ticks =  timer_ptr -> tx_timer_internal_remaining_ticks;
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	681b      	ldr	r3, [r3, #0]
 800c88c:	617b      	str	r3, [r7, #20]

    /* Determine if there is a timer to activate.  */
    if (remaining_ticks != ((ULONG) 0))
 800c88e:	697b      	ldr	r3, [r7, #20]
 800c890:	2b00      	cmp	r3, #0
 800c892:	d04a      	beq.n	800c92a <_tx_timer_system_activate+0xaa>
    {

        /* Determine if the timer is set to wait forever.  */
        if (remaining_ticks != TX_WAIT_FOREVER)
 800c894:	697b      	ldr	r3, [r7, #20]
 800c896:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c89a:	d046      	beq.n	800c92a <_tx_timer_system_activate+0xaa>
        {

            /* Valid timer activate request.  */

            /* Determine if the timer still needs activation.  */
            if (timer_ptr -> tx_timer_internal_list_head == TX_NULL)
 800c89c:	687b      	ldr	r3, [r7, #4]
 800c89e:	699b      	ldr	r3, [r3, #24]
 800c8a0:	2b00      	cmp	r3, #0
 800c8a2:	d142      	bne.n	800c92a <_tx_timer_system_activate+0xaa>
            {

                /* Activate the timer.  */

                /* Calculate the amount of time remaining for the timer.  */
                if (remaining_ticks > TX_TIMER_ENTRIES)
 800c8a4:	697b      	ldr	r3, [r7, #20]
 800c8a6:	2b20      	cmp	r3, #32
 800c8a8:	d902      	bls.n	800c8b0 <_tx_timer_system_activate+0x30>
                {

                    /* Set expiration time to the maximum number of entries.  */
                    expiration_time =  TX_TIMER_ENTRIES - ((ULONG) 1);
 800c8aa:	231f      	movs	r3, #31
 800c8ac:	61bb      	str	r3, [r7, #24]
 800c8ae:	e002      	b.n	800c8b6 <_tx_timer_system_activate+0x36>
                {

                    /* Timer value fits in the timer entries.  */

                    /* Set the expiration time.  */
                    expiration_time =  (remaining_ticks - ((ULONG) 1));
 800c8b0:	697b      	ldr	r3, [r7, #20]
 800c8b2:	3b01      	subs	r3, #1
 800c8b4:	61bb      	str	r3, [r7, #24]

                /* At this point, we are ready to put the timer on one of
                   the timer lists.  */

                /* Calculate the proper place for the timer.  */
                timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, expiration_time);
 800c8b6:	4b20      	ldr	r3, [pc, #128]	@ (800c938 <_tx_timer_system_activate+0xb8>)
 800c8b8:	681a      	ldr	r2, [r3, #0]
 800c8ba:	69bb      	ldr	r3, [r7, #24]
 800c8bc:	009b      	lsls	r3, r3, #2
 800c8be:	4413      	add	r3, r2
 800c8c0:	61fb      	str	r3, [r7, #28]
                if (TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(timer_list) >= TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(_tx_timer_list_end))
 800c8c2:	4b1e      	ldr	r3, [pc, #120]	@ (800c93c <_tx_timer_system_activate+0xbc>)
 800c8c4:	681b      	ldr	r3, [r3, #0]
 800c8c6:	69fa      	ldr	r2, [r7, #28]
 800c8c8:	429a      	cmp	r2, r3
 800c8ca:	d30b      	bcc.n	800c8e4 <_tx_timer_system_activate+0x64>
                {

                    /* Wrap from the beginning of the list.  */
                    delta =  TX_TIMER_POINTER_DIF(timer_list, _tx_timer_list_end);
 800c8cc:	4b1b      	ldr	r3, [pc, #108]	@ (800c93c <_tx_timer_system_activate+0xbc>)
 800c8ce:	681b      	ldr	r3, [r3, #0]
 800c8d0:	69fa      	ldr	r2, [r7, #28]
 800c8d2:	1ad3      	subs	r3, r2, r3
 800c8d4:	109b      	asrs	r3, r3, #2
 800c8d6:	613b      	str	r3, [r7, #16]
                    timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_list_start, delta);
 800c8d8:	4b19      	ldr	r3, [pc, #100]	@ (800c940 <_tx_timer_system_activate+0xc0>)
 800c8da:	681a      	ldr	r2, [r3, #0]
 800c8dc:	693b      	ldr	r3, [r7, #16]
 800c8de:	009b      	lsls	r3, r3, #2
 800c8e0:	4413      	add	r3, r2
 800c8e2:	61fb      	str	r3, [r7, #28]
                }

                /* Now put the timer on this list.  */
                if ((*timer_list) == TX_NULL)
 800c8e4:	69fb      	ldr	r3, [r7, #28]
 800c8e6:	681b      	ldr	r3, [r3, #0]
 800c8e8:	2b00      	cmp	r3, #0
 800c8ea:	d109      	bne.n	800c900 <_tx_timer_system_activate+0x80>
                {

                    /* This list is NULL, just put the new timer on it.  */

                    /* Setup the links in this timer.  */
                    timer_ptr -> tx_timer_internal_active_next =      timer_ptr;
 800c8ec:	687b      	ldr	r3, [r7, #4]
 800c8ee:	687a      	ldr	r2, [r7, #4]
 800c8f0:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =  timer_ptr;
 800c8f2:	687b      	ldr	r3, [r7, #4]
 800c8f4:	687a      	ldr	r2, [r7, #4]
 800c8f6:	615a      	str	r2, [r3, #20]

                    /* Setup the list head pointer.  */
                    *timer_list =  timer_ptr;
 800c8f8:	69fb      	ldr	r3, [r7, #28]
 800c8fa:	687a      	ldr	r2, [r7, #4]
 800c8fc:	601a      	str	r2, [r3, #0]
 800c8fe:	e011      	b.n	800c924 <_tx_timer_system_activate+0xa4>
                }
                else
                {

                    /* This list is not NULL, add current timer to the end. */
                    next_timer =                                        *timer_list;
 800c900:	69fb      	ldr	r3, [r7, #28]
 800c902:	681b      	ldr	r3, [r3, #0]
 800c904:	60fb      	str	r3, [r7, #12]
                    previous_timer =                                    next_timer -> tx_timer_internal_active_previous;
 800c906:	68fb      	ldr	r3, [r7, #12]
 800c908:	695b      	ldr	r3, [r3, #20]
 800c90a:	60bb      	str	r3, [r7, #8]
                    previous_timer -> tx_timer_internal_active_next =   timer_ptr;
 800c90c:	68bb      	ldr	r3, [r7, #8]
 800c90e:	687a      	ldr	r2, [r7, #4]
 800c910:	611a      	str	r2, [r3, #16]
                    next_timer -> tx_timer_internal_active_previous =   timer_ptr;
 800c912:	68fb      	ldr	r3, [r7, #12]
 800c914:	687a      	ldr	r2, [r7, #4]
 800c916:	615a      	str	r2, [r3, #20]
                    timer_ptr -> tx_timer_internal_active_next =        next_timer;
 800c918:	687b      	ldr	r3, [r7, #4]
 800c91a:	68fa      	ldr	r2, [r7, #12]
 800c91c:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =    previous_timer;
 800c91e:	687b      	ldr	r3, [r7, #4]
 800c920:	68ba      	ldr	r2, [r7, #8]
 800c922:	615a      	str	r2, [r3, #20]
                }

                /* Setup list head pointer.  */
                timer_ptr -> tx_timer_internal_list_head =  timer_list;
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	69fa      	ldr	r2, [r7, #28]
 800c928:	619a      	str	r2, [r3, #24]
            }
        }
    }
}
 800c92a:	bf00      	nop
 800c92c:	3724      	adds	r7, #36	@ 0x24
 800c92e:	46bd      	mov	sp, r7
 800c930:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c934:	4770      	bx	lr
 800c936:	bf00      	nop
 800c938:	20010ba0 	.word	0x20010ba0
 800c93c:	20010b9c 	.word	0x20010b9c
 800c940:	20010b98 	.word	0x20010b98

0800c944 <_tx_timer_system_deactivate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_deactivate(TX_TIMER_INTERNAL *timer_ptr)
{
 800c944:	b480      	push	{r7}
 800c946:	b087      	sub	sp, #28
 800c948:	af00      	add	r7, sp, #0
 800c94a:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL   *next_timer;
TX_TIMER_INTERNAL   *previous_timer;


    /* Pickup the list head pointer.  */
    list_head =  timer_ptr -> tx_timer_internal_list_head;
 800c94c:	687b      	ldr	r3, [r7, #4]
 800c94e:	699b      	ldr	r3, [r3, #24]
 800c950:	617b      	str	r3, [r7, #20]

    /* Determine if the timer still needs deactivation.  */
    if (list_head != TX_NULL)
 800c952:	697b      	ldr	r3, [r7, #20]
 800c954:	2b00      	cmp	r3, #0
 800c956:	d026      	beq.n	800c9a6 <_tx_timer_system_deactivate+0x62>
    {

        /* Deactivate the timer.  */

        /* Pickup the next active timer.  */
        next_timer =  timer_ptr -> tx_timer_internal_active_next;
 800c958:	687b      	ldr	r3, [r7, #4]
 800c95a:	691b      	ldr	r3, [r3, #16]
 800c95c:	613b      	str	r3, [r7, #16]

        /* See if this is the only timer in the list.  */
        if (timer_ptr == next_timer)
 800c95e:	687a      	ldr	r2, [r7, #4]
 800c960:	693b      	ldr	r3, [r7, #16]
 800c962:	429a      	cmp	r2, r3
 800c964:	d108      	bne.n	800c978 <_tx_timer_system_deactivate+0x34>
        {

            /* Yes, the only timer on the list.  */

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 800c966:	697b      	ldr	r3, [r7, #20]
 800c968:	681b      	ldr	r3, [r3, #0]
 800c96a:	687a      	ldr	r2, [r7, #4]
 800c96c:	429a      	cmp	r2, r3
 800c96e:	d117      	bne.n	800c9a0 <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the head pointer.  */
                *(list_head) =  TX_NULL;
 800c970:	697b      	ldr	r3, [r7, #20]
 800c972:	2200      	movs	r2, #0
 800c974:	601a      	str	r2, [r3, #0]
 800c976:	e013      	b.n	800c9a0 <_tx_timer_system_deactivate+0x5c>
        {

            /* At least one more timer is on the same expiration list.  */

            /* Update the links of the adjacent timers.  */
            previous_timer =                                   timer_ptr -> tx_timer_internal_active_previous;
 800c978:	687b      	ldr	r3, [r7, #4]
 800c97a:	695b      	ldr	r3, [r3, #20]
 800c97c:	60fb      	str	r3, [r7, #12]
            next_timer -> tx_timer_internal_active_previous =  previous_timer;
 800c97e:	693b      	ldr	r3, [r7, #16]
 800c980:	68fa      	ldr	r2, [r7, #12]
 800c982:	615a      	str	r2, [r3, #20]
            previous_timer -> tx_timer_internal_active_next =  next_timer;
 800c984:	68fb      	ldr	r3, [r7, #12]
 800c986:	693a      	ldr	r2, [r7, #16]
 800c988:	611a      	str	r2, [r3, #16]

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 800c98a:	697b      	ldr	r3, [r7, #20]
 800c98c:	681b      	ldr	r3, [r3, #0]
 800c98e:	687a      	ldr	r2, [r7, #4]
 800c990:	429a      	cmp	r2, r3
 800c992:	d105      	bne.n	800c9a0 <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the next timer in the list with the list head pointer.  */
                next_timer -> tx_timer_internal_list_head =  list_head;
 800c994:	693b      	ldr	r3, [r7, #16]
 800c996:	697a      	ldr	r2, [r7, #20]
 800c998:	619a      	str	r2, [r3, #24]

                /* Update the head pointer.  */
                *(list_head) =  next_timer;
 800c99a:	697b      	ldr	r3, [r7, #20]
 800c99c:	693a      	ldr	r2, [r7, #16]
 800c99e:	601a      	str	r2, [r3, #0]
            }
        }

        /* Clear the timer's list head pointer.  */
        timer_ptr -> tx_timer_internal_list_head =  TX_NULL;
 800c9a0:	687b      	ldr	r3, [r7, #4]
 800c9a2:	2200      	movs	r2, #0
 800c9a4:	619a      	str	r2, [r3, #24]
    }
}
 800c9a6:	bf00      	nop
 800c9a8:	371c      	adds	r7, #28
 800c9aa:	46bd      	mov	sp, r7
 800c9ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9b0:	4770      	bx	lr
	...

0800c9b4 <_tx_timer_thread_entry>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
#ifndef TX_TIMER_PROCESS_IN_ISR
VOID  _tx_timer_thread_entry(ULONG timer_thread_input)
{
 800c9b4:	b580      	push	{r7, lr}
 800c9b6:	b098      	sub	sp, #96	@ 0x60
 800c9b8:	af00      	add	r7, sp, #0
 800c9ba:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL           *reactivate_timer;
TX_TIMER_INTERNAL           *next_timer;
TX_TIMER_INTERNAL           *previous_timer;
TX_TIMER_INTERNAL           *current_timer;
VOID                        (*timeout_function)(ULONG id);
ULONG                       timeout_param =  ((ULONG) 0);
 800c9bc:	2300      	movs	r3, #0
 800c9be:	657b      	str	r3, [r7, #84]	@ 0x54
#endif


    /* Make sure the timer input is correct.  This also gets rid of the
       silly compiler warnings.  */
    if (timer_thread_input == TX_TIMER_ID)
 800c9c0:	687b      	ldr	r3, [r7, #4]
 800c9c2:	4a73      	ldr	r2, [pc, #460]	@ (800cb90 <_tx_timer_thread_entry+0x1dc>)
 800c9c4:	4293      	cmp	r3, r2
 800c9c6:	f040 80de 	bne.w	800cb86 <_tx_timer_thread_entry+0x1d2>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c9ca:	f3ef 8310 	mrs	r3, PRIMASK
 800c9ce:	643b      	str	r3, [r7, #64]	@ 0x40
    return(posture);
 800c9d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    int_posture = __get_interrupt_posture();
 800c9d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile ("CPSID i" : : : "memory");
 800c9d4:	b672      	cpsid	i
    return(int_posture);
 800c9d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
        {

            /* First, move the current list pointer and clear the timer
               expired value.  This allows the interrupt handling portion
               to continue looking for timer expirations.  */
            TX_DISABLE
 800c9d8:	65fb      	str	r3, [r7, #92]	@ 0x5c

            /* Save the current timer expiration list pointer.  */
            expired_timers =  *_tx_timer_current_ptr;
 800c9da:	4b6e      	ldr	r3, [pc, #440]	@ (800cb94 <_tx_timer_thread_entry+0x1e0>)
 800c9dc:	681b      	ldr	r3, [r3, #0]
 800c9de:	681b      	ldr	r3, [r3, #0]
 800c9e0:	60fb      	str	r3, [r7, #12]

            /* Modify the head pointer in the first timer in the list, if there
               is one!  */
            if (expired_timers != TX_NULL)
 800c9e2:	68fb      	ldr	r3, [r7, #12]
 800c9e4:	2b00      	cmp	r3, #0
 800c9e6:	d003      	beq.n	800c9f0 <_tx_timer_thread_entry+0x3c>
            {

                expired_timers -> tx_timer_internal_list_head =  &expired_timers;
 800c9e8:	68fb      	ldr	r3, [r7, #12]
 800c9ea:	f107 020c 	add.w	r2, r7, #12
 800c9ee:	619a      	str	r2, [r3, #24]
            }

            /* Set the current list pointer to NULL.  */
            *_tx_timer_current_ptr =  TX_NULL;
 800c9f0:	4b68      	ldr	r3, [pc, #416]	@ (800cb94 <_tx_timer_thread_entry+0x1e0>)
 800c9f2:	681b      	ldr	r3, [r3, #0]
 800c9f4:	2200      	movs	r2, #0
 800c9f6:	601a      	str	r2, [r3, #0]

            /* Move the current pointer up one timer entry wrap if we get to
               the end of the list.  */
            _tx_timer_current_ptr =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, 1);
 800c9f8:	4b66      	ldr	r3, [pc, #408]	@ (800cb94 <_tx_timer_thread_entry+0x1e0>)
 800c9fa:	681b      	ldr	r3, [r3, #0]
 800c9fc:	3304      	adds	r3, #4
 800c9fe:	4a65      	ldr	r2, [pc, #404]	@ (800cb94 <_tx_timer_thread_entry+0x1e0>)
 800ca00:	6013      	str	r3, [r2, #0]
            if (_tx_timer_current_ptr == _tx_timer_list_end)
 800ca02:	4b64      	ldr	r3, [pc, #400]	@ (800cb94 <_tx_timer_thread_entry+0x1e0>)
 800ca04:	681a      	ldr	r2, [r3, #0]
 800ca06:	4b64      	ldr	r3, [pc, #400]	@ (800cb98 <_tx_timer_thread_entry+0x1e4>)
 800ca08:	681b      	ldr	r3, [r3, #0]
 800ca0a:	429a      	cmp	r2, r3
 800ca0c:	d103      	bne.n	800ca16 <_tx_timer_thread_entry+0x62>
            {

                _tx_timer_current_ptr =  _tx_timer_list_start;
 800ca0e:	4b63      	ldr	r3, [pc, #396]	@ (800cb9c <_tx_timer_thread_entry+0x1e8>)
 800ca10:	681b      	ldr	r3, [r3, #0]
 800ca12:	4a60      	ldr	r2, [pc, #384]	@ (800cb94 <_tx_timer_thread_entry+0x1e0>)
 800ca14:	6013      	str	r3, [r2, #0]
            }

            /* Clear the expired flag.  */
            _tx_timer_expired =  TX_FALSE;
 800ca16:	4b62      	ldr	r3, [pc, #392]	@ (800cba0 <_tx_timer_thread_entry+0x1ec>)
 800ca18:	2200      	movs	r2, #0
 800ca1a:	601a      	str	r2, [r3, #0]
 800ca1c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ca1e:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ca20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca22:	f383 8810 	msr	PRIMASK, r3
}
 800ca26:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ca28:	f3ef 8310 	mrs	r3, PRIMASK
 800ca2c:	63bb      	str	r3, [r7, #56]	@ 0x38
    return(posture);
 800ca2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
    int_posture = __get_interrupt_posture();
 800ca30:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("CPSID i" : : : "memory");
 800ca32:	b672      	cpsid	i
    return(int_posture);
 800ca34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts again.  */
            TX_DISABLE
 800ca36:	65fb      	str	r3, [r7, #92]	@ 0x5c

            /* Next, process the expiration of the associated timers at this
               time slot.  */
            while (expired_timers != TX_NULL)
 800ca38:	e07f      	b.n	800cb3a <_tx_timer_thread_entry+0x186>
            {

                /* Something is on the list.  Remove it and process the expiration.  */
                current_timer =  expired_timers;
 800ca3a:	68fb      	ldr	r3, [r7, #12]
 800ca3c:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* Pickup the next timer.  */
                next_timer =  expired_timers -> tx_timer_internal_active_next;
 800ca3e:	68fb      	ldr	r3, [r7, #12]
 800ca40:	691b      	ldr	r3, [r3, #16]
 800ca42:	64bb      	str	r3, [r7, #72]	@ 0x48

                /* Set the reactivate_timer to NULL.  */
                reactivate_timer =  TX_NULL;
 800ca44:	2300      	movs	r3, #0
 800ca46:	60bb      	str	r3, [r7, #8]

                /* Determine if this is the only timer.  */
                if (current_timer == next_timer)
 800ca48:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800ca4a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ca4c:	429a      	cmp	r2, r3
 800ca4e:	d102      	bne.n	800ca56 <_tx_timer_thread_entry+0xa2>
                {

                    /* Yes, this is the only timer in the list.  */

                    /* Set the head pointer to NULL.  */
                    expired_timers =  TX_NULL;
 800ca50:	2300      	movs	r3, #0
 800ca52:	60fb      	str	r3, [r7, #12]
 800ca54:	e00e      	b.n	800ca74 <_tx_timer_thread_entry+0xc0>
                {

                    /* No, not the only expired timer.  */

                    /* Remove this timer from the expired list.  */
                    previous_timer =                                   current_timer -> tx_timer_internal_active_previous;
 800ca56:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ca58:	695b      	ldr	r3, [r3, #20]
 800ca5a:	647b      	str	r3, [r7, #68]	@ 0x44
                    next_timer -> tx_timer_internal_active_previous =  previous_timer;
 800ca5c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ca5e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ca60:	615a      	str	r2, [r3, #20]
                    previous_timer -> tx_timer_internal_active_next =  next_timer;
 800ca62:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ca64:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ca66:	611a      	str	r2, [r3, #16]

                    /* Modify the next timer's list head to point at the current list head.  */
                    next_timer -> tx_timer_internal_list_head =  &expired_timers;
 800ca68:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ca6a:	f107 020c 	add.w	r2, r7, #12
 800ca6e:	619a      	str	r2, [r3, #24]

                    /* Set the list head pointer.  */
                    expired_timers =  next_timer;
 800ca70:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ca72:	60fb      	str	r3, [r7, #12]

                /* In any case, the timer is now off of the expired list.  */

                /* Determine if the timer has expired or if it is just a really
                   big timer that needs to be placed in the list again.  */
                if (current_timer -> tx_timer_internal_remaining_ticks > TX_TIMER_ENTRIES)
 800ca74:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ca76:	681b      	ldr	r3, [r3, #0]
 800ca78:	2b20      	cmp	r3, #32
 800ca7a:	d911      	bls.n	800caa0 <_tx_timer_thread_entry+0xec>
                    }
#endif

                    /* Decrement the remaining ticks of the timer.  */
                    current_timer -> tx_timer_internal_remaining_ticks =
                            current_timer -> tx_timer_internal_remaining_ticks - TX_TIMER_ENTRIES;
 800ca7c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ca7e:	681b      	ldr	r3, [r3, #0]
 800ca80:	f1a3 0220 	sub.w	r2, r3, #32
                    current_timer -> tx_timer_internal_remaining_ticks =
 800ca84:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ca86:	601a      	str	r2, [r3, #0]

                    /* Set the timeout function to NULL in order to bypass the
                       expiration.  */
                    timeout_function =  TX_NULL;
 800ca88:	2300      	movs	r3, #0
 800ca8a:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Make the timer appear that it is still active while interrupts
                       are enabled.  This will permit proper processing of a timer
                       deactivate from an ISR.  */
                    current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 800ca8c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ca8e:	f107 0208 	add.w	r2, r7, #8
 800ca92:	619a      	str	r2, [r3, #24]
                    current_timer -> tx_timer_internal_active_next =  current_timer;
 800ca94:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ca96:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800ca98:	611a      	str	r2, [r3, #16]

                    /* Setup the temporary timer list head pointer.  */
                    reactivate_timer =  current_timer;
 800ca9a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ca9c:	60bb      	str	r3, [r7, #8]
 800ca9e:	e01a      	b.n	800cad6 <_tx_timer_thread_entry+0x122>
                    }
#endif

                    /* Copy the calling function and ID into local variables before interrupts
                       are re-enabled.  */
                    timeout_function =  current_timer -> tx_timer_internal_timeout_function;
 800caa0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800caa2:	689b      	ldr	r3, [r3, #8]
 800caa4:	65bb      	str	r3, [r7, #88]	@ 0x58
                    timeout_param =     current_timer -> tx_timer_internal_timeout_param;
 800caa6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800caa8:	68db      	ldr	r3, [r3, #12]
 800caaa:	657b      	str	r3, [r7, #84]	@ 0x54

                    /* Copy the reinitialize ticks into the remaining ticks.  */
                    current_timer -> tx_timer_internal_remaining_ticks =  current_timer -> tx_timer_internal_re_initialize_ticks;
 800caac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800caae:	685a      	ldr	r2, [r3, #4]
 800cab0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cab2:	601a      	str	r2, [r3, #0]

                    /* Determine if the timer should be reactivated.  */
                    if (current_timer -> tx_timer_internal_remaining_ticks != ((ULONG) 0))
 800cab4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cab6:	681b      	ldr	r3, [r3, #0]
 800cab8:	2b00      	cmp	r3, #0
 800caba:	d009      	beq.n	800cad0 <_tx_timer_thread_entry+0x11c>

                        /* Make the timer appear that it is still active while processing
                           the expiration routine and with interrupts enabled.  This will
                           permit proper processing of a timer deactivate from both the
                           expiration routine and an ISR.  */
                        current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 800cabc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cabe:	f107 0208 	add.w	r2, r7, #8
 800cac2:	619a      	str	r2, [r3, #24]
                        current_timer -> tx_timer_internal_active_next =  current_timer;
 800cac4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cac6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800cac8:	611a      	str	r2, [r3, #16]

                        /* Setup the temporary timer list head pointer.  */
                        reactivate_timer =  current_timer;
 800caca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cacc:	60bb      	str	r3, [r7, #8]
 800cace:	e002      	b.n	800cad6 <_tx_timer_thread_entry+0x122>
                    else
                    {

                        /* Set the list pointer of this timer to NULL.  This is used to indicate
                           the timer is no longer active.  */
                        current_timer -> tx_timer_internal_list_head =  TX_NULL;
 800cad0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cad2:	2200      	movs	r2, #0
 800cad4:	619a      	str	r2, [r3, #24]
                    }
                }

                /* Set pointer to indicate the expired timer that is currently being processed.  */
                _tx_timer_expired_timer_ptr =  current_timer;
 800cad6:	4a33      	ldr	r2, [pc, #204]	@ (800cba4 <_tx_timer_thread_entry+0x1f0>)
 800cad8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cada:	6013      	str	r3, [r2, #0]
 800cadc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cade:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800cae0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cae2:	f383 8810 	msr	PRIMASK, r3
}
 800cae6:	bf00      	nop

                /* Restore interrupts for timer expiration call.  */
                TX_RESTORE

                /* Call the timer-expiration function, if non-NULL.  */
                if (timeout_function != TX_NULL)
 800cae8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800caea:	2b00      	cmp	r3, #0
 800caec:	d002      	beq.n	800caf4 <_tx_timer_thread_entry+0x140>
                {

                    (timeout_function) (timeout_param);
 800caee:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800caf0:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 800caf2:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800caf4:	f3ef 8310 	mrs	r3, PRIMASK
 800caf8:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 800cafa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 800cafc:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 800cafe:	b672      	cpsid	i
    return(int_posture);
 800cb00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
                }

                /* Lockout interrupts again.  */
                TX_DISABLE
 800cb02:	65fb      	str	r3, [r7, #92]	@ 0x5c

                /* Clear expired timer pointer.  */
                _tx_timer_expired_timer_ptr =  TX_NULL;
 800cb04:	4b27      	ldr	r3, [pc, #156]	@ (800cba4 <_tx_timer_thread_entry+0x1f0>)
 800cb06:	2200      	movs	r2, #0
 800cb08:	601a      	str	r2, [r3, #0]

                /* Determine if the timer needs to be reactivated.  */
                if (reactivate_timer == current_timer)
 800cb0a:	68bb      	ldr	r3, [r7, #8]
 800cb0c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800cb0e:	429a      	cmp	r2, r3
 800cb10:	d105      	bne.n	800cb1e <_tx_timer_thread_entry+0x16a>
#else

                    /* Reactivate through the timer activate function.  */

                    /* Clear the list head for the timer activate call.  */
                    current_timer -> tx_timer_internal_list_head = TX_NULL;
 800cb12:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cb14:	2200      	movs	r2, #0
 800cb16:	619a      	str	r2, [r3, #24]

                    /* Activate the current timer.  */
                    _tx_timer_system_activate(current_timer);
 800cb18:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800cb1a:	f7ff feb1 	bl	800c880 <_tx_timer_system_activate>
 800cb1e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cb20:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800cb22:	69bb      	ldr	r3, [r7, #24]
 800cb24:	f383 8810 	msr	PRIMASK, r3
}
 800cb28:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800cb2a:	f3ef 8310 	mrs	r3, PRIMASK
 800cb2e:	623b      	str	r3, [r7, #32]
    return(posture);
 800cb30:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800cb32:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800cb34:	b672      	cpsid	i
    return(int_posture);
 800cb36:	69fb      	ldr	r3, [r7, #28]

                /* Restore interrupts.  */
                TX_RESTORE

                /* Lockout interrupts again.  */
                TX_DISABLE
 800cb38:	65fb      	str	r3, [r7, #92]	@ 0x5c
            while (expired_timers != TX_NULL)
 800cb3a:	68fb      	ldr	r3, [r7, #12]
 800cb3c:	2b00      	cmp	r3, #0
 800cb3e:	f47f af7c 	bne.w	800ca3a <_tx_timer_thread_entry+0x86>

            /* Finally, suspend this thread and wait for the next expiration.  */

            /* Determine if another expiration took place while we were in this
               thread.  If so, process another expiration.  */
            if (_tx_timer_expired == TX_FALSE)
 800cb42:	4b17      	ldr	r3, [pc, #92]	@ (800cba0 <_tx_timer_thread_entry+0x1ec>)
 800cb44:	681b      	ldr	r3, [r3, #0]
 800cb46:	2b00      	cmp	r3, #0
 800cb48:	d116      	bne.n	800cb78 <_tx_timer_thread_entry+0x1c4>
            {

                /* Otherwise, no timer expiration, so suspend the thread.  */

                /* Build pointer to the timer thread.  */
                thread_ptr =  &_tx_timer_thread;
 800cb4a:	4b17      	ldr	r3, [pc, #92]	@ (800cba8 <_tx_timer_thread_entry+0x1f4>)
 800cb4c:	653b      	str	r3, [r7, #80]	@ 0x50

                /* Set the status to suspending, in order to indicate the
                   suspension is in progress.  */
                thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 800cb4e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cb50:	2203      	movs	r2, #3
 800cb52:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag. */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800cb54:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cb56:	2201      	movs	r2, #1
 800cb58:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Increment the preempt disable count prior to suspending.  */
                _tx_thread_preempt_disable++;
 800cb5a:	4b14      	ldr	r3, [pc, #80]	@ (800cbac <_tx_timer_thread_entry+0x1f8>)
 800cb5c:	681b      	ldr	r3, [r3, #0]
 800cb5e:	3301      	adds	r3, #1
 800cb60:	4a12      	ldr	r2, [pc, #72]	@ (800cbac <_tx_timer_thread_entry+0x1f8>)
 800cb62:	6013      	str	r3, [r2, #0]
 800cb64:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cb66:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800cb68:	697b      	ldr	r3, [r7, #20]
 800cb6a:	f383 8810 	msr	PRIMASK, r3
}
 800cb6e:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 800cb70:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800cb72:	f7ff fae1 	bl	800c138 <_tx_thread_system_suspend>
 800cb76:	e728      	b.n	800c9ca <_tx_timer_thread_entry+0x16>
 800cb78:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cb7a:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800cb7c:	693b      	ldr	r3, [r7, #16]
 800cb7e:	f383 8810 	msr	PRIMASK, r3
}
 800cb82:	bf00      	nop
            TX_DISABLE
 800cb84:	e721      	b.n	800c9ca <_tx_timer_thread_entry+0x16>

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif

}
 800cb86:	bf00      	nop
 800cb88:	3760      	adds	r7, #96	@ 0x60
 800cb8a:	46bd      	mov	sp, r7
 800cb8c:	bd80      	pop	{r7, pc}
 800cb8e:	bf00      	nop
 800cb90:	4154494d 	.word	0x4154494d
 800cb94:	20010ba0 	.word	0x20010ba0
 800cb98:	20010b9c 	.word	0x20010b9c
 800cb9c:	20010b98 	.word	0x20010b98
 800cba0:	20010ba4 	.word	0x20010ba4
 800cba4:	20010bb0 	.word	0x20010bb0
 800cba8:	20010bb4 	.word	0x20010bb4
 800cbac:	20010b04 	.word	0x20010b04

0800cbb0 <_txe_byte_allocate>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_allocate(TX_BYTE_POOL *pool_ptr, VOID **memory_ptr,
                                    ULONG memory_size,  ULONG wait_option)
{
 800cbb0:	b580      	push	{r7, lr}
 800cbb2:	b08a      	sub	sp, #40	@ 0x28
 800cbb4:	af00      	add	r7, sp, #0
 800cbb6:	60f8      	str	r0, [r7, #12]
 800cbb8:	60b9      	str	r1, [r7, #8]
 800cbba:	607a      	str	r2, [r7, #4]
 800cbbc:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800cbbe:	2300      	movs	r3, #0
 800cbc0:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Check for an invalid byte pool pointer.  */
    if (pool_ptr == TX_NULL)
 800cbc2:	68fb      	ldr	r3, [r7, #12]
 800cbc4:	2b00      	cmp	r3, #0
 800cbc6:	d102      	bne.n	800cbce <_txe_byte_allocate+0x1e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 800cbc8:	2302      	movs	r3, #2
 800cbca:	627b      	str	r3, [r7, #36]	@ 0x24
 800cbcc:	e029      	b.n	800cc22 <_txe_byte_allocate+0x72>
    }

    /* Now check for invalid pool ID.  */
    else if  (pool_ptr -> tx_byte_pool_id != TX_BYTE_POOL_ID)
 800cbce:	68fb      	ldr	r3, [r7, #12]
 800cbd0:	681b      	ldr	r3, [r3, #0]
 800cbd2:	4a2d      	ldr	r2, [pc, #180]	@ (800cc88 <_txe_byte_allocate+0xd8>)
 800cbd4:	4293      	cmp	r3, r2
 800cbd6:	d002      	beq.n	800cbde <_txe_byte_allocate+0x2e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 800cbd8:	2302      	movs	r3, #2
 800cbda:	627b      	str	r3, [r7, #36]	@ 0x24
 800cbdc:	e021      	b.n	800cc22 <_txe_byte_allocate+0x72>
    }

    /* Check for an invalid destination for return pointer.  */
    else if (memory_ptr == TX_NULL)
 800cbde:	68bb      	ldr	r3, [r7, #8]
 800cbe0:	2b00      	cmp	r3, #0
 800cbe2:	d102      	bne.n	800cbea <_txe_byte_allocate+0x3a>
    {

        /* Null destination pointer, return appropriate error.  */
        status =  TX_PTR_ERROR;
 800cbe4:	2303      	movs	r3, #3
 800cbe6:	627b      	str	r3, [r7, #36]	@ 0x24
 800cbe8:	e01b      	b.n	800cc22 <_txe_byte_allocate+0x72>
    }

    /* Check for an invalid memory size.  */
    else if (memory_size == ((ULONG) 0))
 800cbea:	687b      	ldr	r3, [r7, #4]
 800cbec:	2b00      	cmp	r3, #0
 800cbee:	d102      	bne.n	800cbf6 <_txe_byte_allocate+0x46>
    {

        /* Error in size, return appropriate error.  */
        status =  TX_SIZE_ERROR;
 800cbf0:	2305      	movs	r3, #5
 800cbf2:	627b      	str	r3, [r7, #36]	@ 0x24
 800cbf4:	e015      	b.n	800cc22 <_txe_byte_allocate+0x72>
    }

    /* Determine if the size is greater than the pool size.  */
    else if (memory_size > pool_ptr -> tx_byte_pool_size)
 800cbf6:	68fb      	ldr	r3, [r7, #12]
 800cbf8:	69db      	ldr	r3, [r3, #28]
 800cbfa:	687a      	ldr	r2, [r7, #4]
 800cbfc:	429a      	cmp	r2, r3
 800cbfe:	d902      	bls.n	800cc06 <_txe_byte_allocate+0x56>
    {

        /* Error in size, return appropriate error.  */
        status =  TX_SIZE_ERROR;
 800cc00:	2305      	movs	r3, #5
 800cc02:	627b      	str	r3, [r7, #36]	@ 0x24
 800cc04:	e00d      	b.n	800cc22 <_txe_byte_allocate+0x72>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 800cc06:	683b      	ldr	r3, [r7, #0]
 800cc08:	2b00      	cmp	r3, #0
 800cc0a:	d00a      	beq.n	800cc22 <_txe_byte_allocate+0x72>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800cc0c:	f3ef 8305 	mrs	r3, IPSR
 800cc10:	61fb      	str	r3, [r7, #28]
    return(ipsr_value);
 800cc12:	69fa      	ldr	r2, [r7, #28]
        {

            /* Is call from ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800cc14:	4b1d      	ldr	r3, [pc, #116]	@ (800cc8c <_txe_byte_allocate+0xdc>)
 800cc16:	681b      	ldr	r3, [r3, #0]
 800cc18:	4313      	orrs	r3, r2
 800cc1a:	2b00      	cmp	r3, #0
 800cc1c:	d001      	beq.n	800cc22 <_txe_byte_allocate+0x72>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 800cc1e:	2304      	movs	r3, #4
 800cc20:	627b      	str	r3, [r7, #36]	@ 0x24
        }
    }
#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Check for timer execution.  */
    if (status == TX_SUCCESS)
 800cc22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc24:	2b00      	cmp	r3, #0
 800cc26:	d108      	bne.n	800cc3a <_txe_byte_allocate+0x8a>
    {

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 800cc28:	4b19      	ldr	r3, [pc, #100]	@ (800cc90 <_txe_byte_allocate+0xe0>)
 800cc2a:	681b      	ldr	r3, [r3, #0]
 800cc2c:	623b      	str	r3, [r7, #32]

        /* Check for invalid caller of this function.  First check for a calling thread.  */
        if (thread_ptr == &_tx_timer_thread)
 800cc2e:	6a3b      	ldr	r3, [r7, #32]
 800cc30:	4a18      	ldr	r2, [pc, #96]	@ (800cc94 <_txe_byte_allocate+0xe4>)
 800cc32:	4293      	cmp	r3, r2
 800cc34:	d101      	bne.n	800cc3a <_txe_byte_allocate+0x8a>
        {

            /* Invalid caller of this function, return appropriate error code.  */
            status =  TX_CALLER_ERROR;
 800cc36:	2313      	movs	r3, #19
 800cc38:	627b      	str	r3, [r7, #36]	@ 0x24
        }
    }
#endif

    /* Is everything still okay?  */
    if (status == TX_SUCCESS)
 800cc3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc3c:	2b00      	cmp	r3, #0
 800cc3e:	d114      	bne.n	800cc6a <_txe_byte_allocate+0xba>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800cc40:	f3ef 8305 	mrs	r3, IPSR
 800cc44:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800cc46:	69ba      	ldr	r2, [r7, #24]
    {

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800cc48:	4b10      	ldr	r3, [pc, #64]	@ (800cc8c <_txe_byte_allocate+0xdc>)
 800cc4a:	681b      	ldr	r3, [r3, #0]
 800cc4c:	4313      	orrs	r3, r2
 800cc4e:	2b00      	cmp	r3, #0
 800cc50:	d00b      	beq.n	800cc6a <_txe_byte_allocate+0xba>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800cc52:	f3ef 8305 	mrs	r3, IPSR
 800cc56:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800cc58:	697a      	ldr	r2, [r7, #20]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800cc5a:	4b0c      	ldr	r3, [pc, #48]	@ (800cc8c <_txe_byte_allocate+0xdc>)
 800cc5c:	681b      	ldr	r3, [r3, #0]
 800cc5e:	4313      	orrs	r3, r2
 800cc60:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800cc64:	d201      	bcs.n	800cc6a <_txe_byte_allocate+0xba>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800cc66:	2313      	movs	r3, #19
 800cc68:	627b      	str	r3, [r7, #36]	@ 0x24
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800cc6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc6c:	2b00      	cmp	r3, #0
 800cc6e:	d106      	bne.n	800cc7e <_txe_byte_allocate+0xce>
    {

        /* Call actual byte memory allocate function.  */
        status =  _tx_byte_allocate(pool_ptr, memory_ptr, memory_size,  wait_option);
 800cc70:	683b      	ldr	r3, [r7, #0]
 800cc72:	687a      	ldr	r2, [r7, #4]
 800cc74:	68b9      	ldr	r1, [r7, #8]
 800cc76:	68f8      	ldr	r0, [r7, #12]
 800cc78:	f7fe fa1a 	bl	800b0b0 <_tx_byte_allocate>
 800cc7c:	6278      	str	r0, [r7, #36]	@ 0x24
    }

    /* Return completion status.  */
    return(status);
 800cc7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800cc80:	4618      	mov	r0, r3
 800cc82:	3728      	adds	r7, #40	@ 0x28
 800cc84:	46bd      	mov	sp, r7
 800cc86:	bd80      	pop	{r7, pc}
 800cc88:	42595445 	.word	0x42595445
 800cc8c:	20000054 	.word	0x20000054
 800cc90:	20010a6c 	.word	0x20010a6c
 800cc94:	20010bb4 	.word	0x20010bb4

0800cc98 <_txe_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size, UINT pool_control_block_size)
{
 800cc98:	b580      	push	{r7, lr}
 800cc9a:	b092      	sub	sp, #72	@ 0x48
 800cc9c:	af00      	add	r7, sp, #0
 800cc9e:	60f8      	str	r0, [r7, #12]
 800cca0:	60b9      	str	r1, [r7, #8]
 800cca2:	607a      	str	r2, [r7, #4]
 800cca4:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800cca6:	2300      	movs	r3, #0
 800cca8:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Check for an invalid byte pool pointer.  */
    if (pool_ptr == TX_NULL)
 800ccaa:	68fb      	ldr	r3, [r7, #12]
 800ccac:	2b00      	cmp	r3, #0
 800ccae:	d102      	bne.n	800ccb6 <_txe_byte_pool_create+0x1e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 800ccb0:	2302      	movs	r3, #2
 800ccb2:	647b      	str	r3, [r7, #68]	@ 0x44
 800ccb4:	e075      	b.n	800cda2 <_txe_byte_pool_create+0x10a>
    }

    /* Now see if the pool control block size is valid.  */
    else if (pool_control_block_size != (sizeof(TX_BYTE_POOL)))
 800ccb6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ccb8:	2b34      	cmp	r3, #52	@ 0x34
 800ccba:	d002      	beq.n	800ccc2 <_txe_byte_pool_create+0x2a>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 800ccbc:	2302      	movs	r3, #2
 800ccbe:	647b      	str	r3, [r7, #68]	@ 0x44
 800ccc0:	e06f      	b.n	800cda2 <_txe_byte_pool_create+0x10a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ccc2:	f3ef 8310 	mrs	r3, PRIMASK
 800ccc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800ccc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800ccca:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800cccc:	b672      	cpsid	i
    return(int_posture);
 800ccce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 800ccd0:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 800ccd2:	4b3b      	ldr	r3, [pc, #236]	@ (800cdc0 <_txe_byte_pool_create+0x128>)
 800ccd4:	681b      	ldr	r3, [r3, #0]
 800ccd6:	3301      	adds	r3, #1
 800ccd8:	4a39      	ldr	r2, [pc, #228]	@ (800cdc0 <_txe_byte_pool_create+0x128>)
 800ccda:	6013      	str	r3, [r2, #0]
 800ccdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ccde:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800cce0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cce2:	f383 8810 	msr	PRIMASK, r3
}
 800cce6:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_pool =   _tx_byte_pool_created_ptr;
 800cce8:	4b36      	ldr	r3, [pc, #216]	@ (800cdc4 <_txe_byte_pool_create+0x12c>)
 800ccea:	681b      	ldr	r3, [r3, #0]
 800ccec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 800ccee:	2300      	movs	r3, #0
 800ccf0:	643b      	str	r3, [r7, #64]	@ 0x40
 800ccf2:	e009      	b.n	800cd08 <_txe_byte_pool_create+0x70>
        {

            /* Determine if this byte pool matches the pool in the list.  */
            if (pool_ptr == next_pool)
 800ccf4:	68fa      	ldr	r2, [r7, #12]
 800ccf6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ccf8:	429a      	cmp	r2, r3
 800ccfa:	d00b      	beq.n	800cd14 <_txe_byte_pool_create+0x7c>
            }
            else
            {

                /* Move to the next pool.  */
                next_pool =  next_pool -> tx_byte_pool_created_next;
 800ccfc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ccfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cd00:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 800cd02:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cd04:	3301      	adds	r3, #1
 800cd06:	643b      	str	r3, [r7, #64]	@ 0x40
 800cd08:	4b2f      	ldr	r3, [pc, #188]	@ (800cdc8 <_txe_byte_pool_create+0x130>)
 800cd0a:	681b      	ldr	r3, [r3, #0]
 800cd0c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800cd0e:	429a      	cmp	r2, r3
 800cd10:	d3f0      	bcc.n	800ccf4 <_txe_byte_pool_create+0x5c>
 800cd12:	e000      	b.n	800cd16 <_txe_byte_pool_create+0x7e>
                break;
 800cd14:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800cd16:	f3ef 8310 	mrs	r3, PRIMASK
 800cd1a:	623b      	str	r3, [r7, #32]
    return(posture);
 800cd1c:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800cd1e:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800cd20:	b672      	cpsid	i
    return(int_posture);
 800cd22:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 800cd24:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 800cd26:	4b26      	ldr	r3, [pc, #152]	@ (800cdc0 <_txe_byte_pool_create+0x128>)
 800cd28:	681b      	ldr	r3, [r3, #0]
 800cd2a:	3b01      	subs	r3, #1
 800cd2c:	4a24      	ldr	r2, [pc, #144]	@ (800cdc0 <_txe_byte_pool_create+0x128>)
 800cd2e:	6013      	str	r3, [r2, #0]
 800cd30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd32:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800cd34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd36:	f383 8810 	msr	PRIMASK, r3
}
 800cd3a:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800cd3c:	f7ff f8c2 	bl	800bec4 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate pool.  */
        if (pool_ptr == next_pool)
 800cd40:	68fa      	ldr	r2, [r7, #12]
 800cd42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cd44:	429a      	cmp	r2, r3
 800cd46:	d102      	bne.n	800cd4e <_txe_byte_pool_create+0xb6>
        {

            /* Pool is already created, return appropriate error code.  */
            status =  TX_POOL_ERROR;
 800cd48:	2302      	movs	r3, #2
 800cd4a:	647b      	str	r3, [r7, #68]	@ 0x44
 800cd4c:	e029      	b.n	800cda2 <_txe_byte_pool_create+0x10a>
        }

        /* Check for an invalid starting address.  */
        else if (pool_start == TX_NULL)
 800cd4e:	687b      	ldr	r3, [r7, #4]
 800cd50:	2b00      	cmp	r3, #0
 800cd52:	d102      	bne.n	800cd5a <_txe_byte_pool_create+0xc2>
        {

            /* Null starting address pointer, return appropriate error.  */
            status =  TX_PTR_ERROR;
 800cd54:	2303      	movs	r3, #3
 800cd56:	647b      	str	r3, [r7, #68]	@ 0x44
 800cd58:	e023      	b.n	800cda2 <_txe_byte_pool_create+0x10a>
        }

        /* Check for invalid pool size.  */
        else if (pool_size < TX_BYTE_POOL_MIN)
 800cd5a:	683b      	ldr	r3, [r7, #0]
 800cd5c:	2b63      	cmp	r3, #99	@ 0x63
 800cd5e:	d802      	bhi.n	800cd66 <_txe_byte_pool_create+0xce>
        {

            /* Pool not big enough, return appropriate error.  */
            status =  TX_SIZE_ERROR;
 800cd60:	2305      	movs	r3, #5
 800cd62:	647b      	str	r3, [r7, #68]	@ 0x44
 800cd64:	e01d      	b.n	800cda2 <_txe_byte_pool_create+0x10a>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 800cd66:	4b19      	ldr	r3, [pc, #100]	@ (800cdcc <_txe_byte_pool_create+0x134>)
 800cd68:	681b      	ldr	r3, [r3, #0]
 800cd6a:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 800cd6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cd6e:	4a18      	ldr	r2, [pc, #96]	@ (800cdd0 <_txe_byte_pool_create+0x138>)
 800cd70:	4293      	cmp	r3, r2
 800cd72:	d101      	bne.n	800cd78 <_txe_byte_pool_create+0xe0>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800cd74:	2313      	movs	r3, #19
 800cd76:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800cd78:	f3ef 8305 	mrs	r3, IPSR
 800cd7c:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800cd7e:	69ba      	ldr	r2, [r7, #24]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800cd80:	4b14      	ldr	r3, [pc, #80]	@ (800cdd4 <_txe_byte_pool_create+0x13c>)
 800cd82:	681b      	ldr	r3, [r3, #0]
 800cd84:	4313      	orrs	r3, r2
 800cd86:	2b00      	cmp	r3, #0
 800cd88:	d00b      	beq.n	800cda2 <_txe_byte_pool_create+0x10a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800cd8a:	f3ef 8305 	mrs	r3, IPSR
 800cd8e:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800cd90:	697a      	ldr	r2, [r7, #20]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800cd92:	4b10      	ldr	r3, [pc, #64]	@ (800cdd4 <_txe_byte_pool_create+0x13c>)
 800cd94:	681b      	ldr	r3, [r3, #0]
 800cd96:	4313      	orrs	r3, r2
 800cd98:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800cd9c:	d201      	bcs.n	800cda2 <_txe_byte_pool_create+0x10a>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 800cd9e:	2313      	movs	r3, #19
 800cda0:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800cda2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cda4:	2b00      	cmp	r3, #0
 800cda6:	d106      	bne.n	800cdb6 <_txe_byte_pool_create+0x11e>
    {

        /* Call actual byte pool create function.  */
        status =  _tx_byte_pool_create(pool_ptr, name_ptr, pool_start, pool_size);
 800cda8:	683b      	ldr	r3, [r7, #0]
 800cdaa:	687a      	ldr	r2, [r7, #4]
 800cdac:	68b9      	ldr	r1, [r7, #8]
 800cdae:	68f8      	ldr	r0, [r7, #12]
 800cdb0:	f7fe fac0 	bl	800b334 <_tx_byte_pool_create>
 800cdb4:	6478      	str	r0, [r7, #68]	@ 0x44
    }

    /* Return completion status.  */
    return(status);
 800cdb6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 800cdb8:	4618      	mov	r0, r3
 800cdba:	3748      	adds	r7, #72	@ 0x48
 800cdbc:	46bd      	mov	sp, r7
 800cdbe:	bd80      	pop	{r7, pc}
 800cdc0:	20010b04 	.word	0x20010b04
 800cdc4:	20010a5c 	.word	0x20010a5c
 800cdc8:	20010a60 	.word	0x20010a60
 800cdcc:	20010a6c 	.word	0x20010a6c
 800cdd0:	20010bb4 	.word	0x20010bb4
 800cdd4:	20000054 	.word	0x20000054

0800cdd8 <_txe_semaphore_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_semaphore_create(TX_SEMAPHORE *semaphore_ptr, CHAR *name_ptr, ULONG initial_count, UINT semaphore_control_block_size)
{
 800cdd8:	b580      	push	{r7, lr}
 800cdda:	b092      	sub	sp, #72	@ 0x48
 800cddc:	af00      	add	r7, sp, #0
 800cdde:	60f8      	str	r0, [r7, #12]
 800cde0:	60b9      	str	r1, [r7, #8]
 800cde2:	607a      	str	r2, [r7, #4]
 800cde4:	603b      	str	r3, [r7, #0]
TX_THREAD           *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800cde6:	2300      	movs	r3, #0
 800cde8:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Check for an invalid semaphore pointer.  */
    if (semaphore_ptr == TX_NULL)
 800cdea:	68fb      	ldr	r3, [r7, #12]
 800cdec:	2b00      	cmp	r3, #0
 800cdee:	d102      	bne.n	800cdf6 <_txe_semaphore_create+0x1e>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 800cdf0:	230c      	movs	r3, #12
 800cdf2:	647b      	str	r3, [r7, #68]	@ 0x44
 800cdf4:	e054      	b.n	800cea0 <_txe_semaphore_create+0xc8>
    }

    /* Now check for a valid semaphore ID.  */
    else if (semaphore_control_block_size != (sizeof(TX_SEMAPHORE)))
 800cdf6:	683b      	ldr	r3, [r7, #0]
 800cdf8:	2b1c      	cmp	r3, #28
 800cdfa:	d002      	beq.n	800ce02 <_txe_semaphore_create+0x2a>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 800cdfc:	230c      	movs	r3, #12
 800cdfe:	647b      	str	r3, [r7, #68]	@ 0x44
 800ce00:	e04e      	b.n	800cea0 <_txe_semaphore_create+0xc8>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ce02:	f3ef 8310 	mrs	r3, PRIMASK
 800ce06:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800ce08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800ce0a:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800ce0c:	b672      	cpsid	i
    return(int_posture);
 800ce0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 800ce10:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 800ce12:	4b36      	ldr	r3, [pc, #216]	@ (800ceec <_txe_semaphore_create+0x114>)
 800ce14:	681b      	ldr	r3, [r3, #0]
 800ce16:	3301      	adds	r3, #1
 800ce18:	4a34      	ldr	r2, [pc, #208]	@ (800ceec <_txe_semaphore_create+0x114>)
 800ce1a:	6013      	str	r3, [r2, #0]
 800ce1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce1e:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ce20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce22:	f383 8810 	msr	PRIMASK, r3
}
 800ce26:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_semaphore =  _tx_semaphore_created_ptr;
 800ce28:	4b31      	ldr	r3, [pc, #196]	@ (800cef0 <_txe_semaphore_create+0x118>)
 800ce2a:	681b      	ldr	r3, [r3, #0]
 800ce2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_semaphore_created_count; i++)
 800ce2e:	2300      	movs	r3, #0
 800ce30:	643b      	str	r3, [r7, #64]	@ 0x40
 800ce32:	e009      	b.n	800ce48 <_txe_semaphore_create+0x70>
        {

            /* Determine if this semaphore matches the current semaphore in the list.  */
            if (semaphore_ptr == next_semaphore)
 800ce34:	68fa      	ldr	r2, [r7, #12]
 800ce36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ce38:	429a      	cmp	r2, r3
 800ce3a:	d00b      	beq.n	800ce54 <_txe_semaphore_create+0x7c>
            }
            else
            {

                /* Move to next semaphore.  */
                next_semaphore =  next_semaphore -> tx_semaphore_created_next;
 800ce3c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ce3e:	695b      	ldr	r3, [r3, #20]
 800ce40:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_semaphore_created_count; i++)
 800ce42:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ce44:	3301      	adds	r3, #1
 800ce46:	643b      	str	r3, [r7, #64]	@ 0x40
 800ce48:	4b2a      	ldr	r3, [pc, #168]	@ (800cef4 <_txe_semaphore_create+0x11c>)
 800ce4a:	681b      	ldr	r3, [r3, #0]
 800ce4c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ce4e:	429a      	cmp	r2, r3
 800ce50:	d3f0      	bcc.n	800ce34 <_txe_semaphore_create+0x5c>
 800ce52:	e000      	b.n	800ce56 <_txe_semaphore_create+0x7e>
                break;
 800ce54:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ce56:	f3ef 8310 	mrs	r3, PRIMASK
 800ce5a:	623b      	str	r3, [r7, #32]
    return(posture);
 800ce5c:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800ce5e:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800ce60:	b672      	cpsid	i
    return(int_posture);
 800ce62:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 800ce64:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 800ce66:	4b21      	ldr	r3, [pc, #132]	@ (800ceec <_txe_semaphore_create+0x114>)
 800ce68:	681b      	ldr	r3, [r3, #0]
 800ce6a:	3b01      	subs	r3, #1
 800ce6c:	4a1f      	ldr	r2, [pc, #124]	@ (800ceec <_txe_semaphore_create+0x114>)
 800ce6e:	6013      	str	r3, [r2, #0]
 800ce70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce72:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ce74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce76:	f383 8810 	msr	PRIMASK, r3
}
 800ce7a:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800ce7c:	f7ff f822 	bl	800bec4 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate semaphore.  */
        if (semaphore_ptr == next_semaphore)
 800ce80:	68fa      	ldr	r2, [r7, #12]
 800ce82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ce84:	429a      	cmp	r2, r3
 800ce86:	d102      	bne.n	800ce8e <_txe_semaphore_create+0xb6>
        {

            /* Semaphore is already created, return appropriate error code.  */
            status =  TX_SEMAPHORE_ERROR;
 800ce88:	230c      	movs	r3, #12
 800ce8a:	647b      	str	r3, [r7, #68]	@ 0x44
 800ce8c:	e008      	b.n	800cea0 <_txe_semaphore_create+0xc8>
#ifndef TX_TIMER_PROCESS_IN_ISR
        else
        {

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 800ce8e:	4b1a      	ldr	r3, [pc, #104]	@ (800cef8 <_txe_semaphore_create+0x120>)
 800ce90:	681b      	ldr	r3, [r3, #0]
 800ce92:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 800ce94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ce96:	4a19      	ldr	r2, [pc, #100]	@ (800cefc <_txe_semaphore_create+0x124>)
 800ce98:	4293      	cmp	r3, r2
 800ce9a:	d101      	bne.n	800cea0 <_txe_semaphore_create+0xc8>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800ce9c:	2313      	movs	r3, #19
 800ce9e:	647b      	str	r3, [r7, #68]	@ 0x44
        }
#endif
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800cea0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cea2:	2b00      	cmp	r3, #0
 800cea4:	d114      	bne.n	800ced0 <_txe_semaphore_create+0xf8>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800cea6:	f3ef 8305 	mrs	r3, IPSR
 800ceaa:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800ceac:	69ba      	ldr	r2, [r7, #24]
    {

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800ceae:	4b14      	ldr	r3, [pc, #80]	@ (800cf00 <_txe_semaphore_create+0x128>)
 800ceb0:	681b      	ldr	r3, [r3, #0]
 800ceb2:	4313      	orrs	r3, r2
 800ceb4:	2b00      	cmp	r3, #0
 800ceb6:	d00b      	beq.n	800ced0 <_txe_semaphore_create+0xf8>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800ceb8:	f3ef 8305 	mrs	r3, IPSR
 800cebc:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800cebe:	697a      	ldr	r2, [r7, #20]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800cec0:	4b0f      	ldr	r3, [pc, #60]	@ (800cf00 <_txe_semaphore_create+0x128>)
 800cec2:	681b      	ldr	r3, [r3, #0]
 800cec4:	4313      	orrs	r3, r2
 800cec6:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800ceca:	d201      	bcs.n	800ced0 <_txe_semaphore_create+0xf8>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800cecc:	2313      	movs	r3, #19
 800cece:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800ced0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ced2:	2b00      	cmp	r3, #0
 800ced4:	d105      	bne.n	800cee2 <_txe_semaphore_create+0x10a>
    {

        /* Call actual semaphore create function.  */
        status =  _tx_semaphore_create(semaphore_ptr, name_ptr, initial_count);
 800ced6:	687a      	ldr	r2, [r7, #4]
 800ced8:	68b9      	ldr	r1, [r7, #8]
 800ceda:	68f8      	ldr	r0, [r7, #12]
 800cedc:	f7fe fcb8 	bl	800b850 <_tx_semaphore_create>
 800cee0:	6478      	str	r0, [r7, #68]	@ 0x44
    }

    /* Return completion status.  */
    return(status);
 800cee2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 800cee4:	4618      	mov	r0, r3
 800cee6:	3748      	adds	r7, #72	@ 0x48
 800cee8:	46bd      	mov	sp, r7
 800ceea:	bd80      	pop	{r7, pc}
 800ceec:	20010b04 	.word	0x20010b04
 800cef0:	20010a34 	.word	0x20010a34
 800cef4:	20010a38 	.word	0x20010a38
 800cef8:	20010a6c 	.word	0x20010a6c
 800cefc:	20010bb4 	.word	0x20010bb4
 800cf00:	20000054 	.word	0x20000054

0800cf04 <_txe_semaphore_get>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_semaphore_get(TX_SEMAPHORE *semaphore_ptr, ULONG wait_option)
{
 800cf04:	b580      	push	{r7, lr}
 800cf06:	b086      	sub	sp, #24
 800cf08:	af00      	add	r7, sp, #0
 800cf0a:	6078      	str	r0, [r7, #4]
 800cf0c:	6039      	str	r1, [r7, #0]
TX_THREAD   *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800cf0e:	2300      	movs	r3, #0
 800cf10:	617b      	str	r3, [r7, #20]

    /* Check for an invalid semaphore pointer.  */
    if (semaphore_ptr == TX_NULL)
 800cf12:	687b      	ldr	r3, [r7, #4]
 800cf14:	2b00      	cmp	r3, #0
 800cf16:	d102      	bne.n	800cf1e <_txe_semaphore_get+0x1a>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 800cf18:	230c      	movs	r3, #12
 800cf1a:	617b      	str	r3, [r7, #20]
 800cf1c:	e01f      	b.n	800cf5e <_txe_semaphore_get+0x5a>
    }

    /* Now check for invalid semaphore ID.  */
    else if (semaphore_ptr -> tx_semaphore_id != TX_SEMAPHORE_ID)
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	681b      	ldr	r3, [r3, #0]
 800cf22:	4a15      	ldr	r2, [pc, #84]	@ (800cf78 <_txe_semaphore_get+0x74>)
 800cf24:	4293      	cmp	r3, r2
 800cf26:	d002      	beq.n	800cf2e <_txe_semaphore_get+0x2a>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 800cf28:	230c      	movs	r3, #12
 800cf2a:	617b      	str	r3, [r7, #20]
 800cf2c:	e017      	b.n	800cf5e <_txe_semaphore_get+0x5a>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 800cf2e:	683b      	ldr	r3, [r7, #0]
 800cf30:	2b00      	cmp	r3, #0
 800cf32:	d014      	beq.n	800cf5e <_txe_semaphore_get+0x5a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800cf34:	f3ef 8305 	mrs	r3, IPSR
 800cf38:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 800cf3a:	68fa      	ldr	r2, [r7, #12]
        {

            /* Is the call from an ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800cf3c:	4b0f      	ldr	r3, [pc, #60]	@ (800cf7c <_txe_semaphore_get+0x78>)
 800cf3e:	681b      	ldr	r3, [r3, #0]
 800cf40:	4313      	orrs	r3, r2
 800cf42:	2b00      	cmp	r3, #0
 800cf44:	d002      	beq.n	800cf4c <_txe_semaphore_get+0x48>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 800cf46:	2304      	movs	r3, #4
 800cf48:	617b      	str	r3, [r7, #20]
 800cf4a:	e008      	b.n	800cf5e <_txe_semaphore_get+0x5a>
#ifndef TX_TIMER_PROCESS_IN_ISR
            else
            {

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(current_thread)
 800cf4c:	4b0c      	ldr	r3, [pc, #48]	@ (800cf80 <_txe_semaphore_get+0x7c>)
 800cf4e:	681b      	ldr	r3, [r3, #0]
 800cf50:	613b      	str	r3, [r7, #16]

                /* Is the current thread the timer thread?  */
                if (current_thread == &_tx_timer_thread)
 800cf52:	693b      	ldr	r3, [r7, #16]
 800cf54:	4a0b      	ldr	r2, [pc, #44]	@ (800cf84 <_txe_semaphore_get+0x80>)
 800cf56:	4293      	cmp	r3, r2
 800cf58:	d101      	bne.n	800cf5e <_txe_semaphore_get+0x5a>
                {

                    /* A non-thread is trying to suspend, return appropriate error code.  */
                    status =  TX_WAIT_ERROR;
 800cf5a:	2304      	movs	r3, #4
 800cf5c:	617b      	str	r3, [r7, #20]
#endif
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800cf5e:	697b      	ldr	r3, [r7, #20]
 800cf60:	2b00      	cmp	r3, #0
 800cf62:	d104      	bne.n	800cf6e <_txe_semaphore_get+0x6a>
    {

        /* Call actual get semaphore function.  */
        status =  _tx_semaphore_get(semaphore_ptr, wait_option);
 800cf64:	6839      	ldr	r1, [r7, #0]
 800cf66:	6878      	ldr	r0, [r7, #4]
 800cf68:	f7fe fcc4 	bl	800b8f4 <_tx_semaphore_get>
 800cf6c:	6178      	str	r0, [r7, #20]
    }

    /* Return completion status.  */
    return(status);
 800cf6e:	697b      	ldr	r3, [r7, #20]
}
 800cf70:	4618      	mov	r0, r3
 800cf72:	3718      	adds	r7, #24
 800cf74:	46bd      	mov	sp, r7
 800cf76:	bd80      	pop	{r7, pc}
 800cf78:	53454d41 	.word	0x53454d41
 800cf7c:	20000054 	.word	0x20000054
 800cf80:	20010a6c 	.word	0x20010a6c
 800cf84:	20010bb4 	.word	0x20010bb4

0800cf88 <_txe_semaphore_put>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_semaphore_put(TX_SEMAPHORE *semaphore_ptr)
{
 800cf88:	b580      	push	{r7, lr}
 800cf8a:	b084      	sub	sp, #16
 800cf8c:	af00      	add	r7, sp, #0
 800cf8e:	6078      	str	r0, [r7, #4]

UINT        status;


    /* Check for an invalid semaphore pointer.  */
    if (semaphore_ptr == TX_NULL)
 800cf90:	687b      	ldr	r3, [r7, #4]
 800cf92:	2b00      	cmp	r3, #0
 800cf94:	d102      	bne.n	800cf9c <_txe_semaphore_put+0x14>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 800cf96:	230c      	movs	r3, #12
 800cf98:	60fb      	str	r3, [r7, #12]
 800cf9a:	e00b      	b.n	800cfb4 <_txe_semaphore_put+0x2c>
    }

    /* Now check for invalid semaphore ID.  */
    else if (semaphore_ptr -> tx_semaphore_id != TX_SEMAPHORE_ID)
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	681b      	ldr	r3, [r3, #0]
 800cfa0:	4a07      	ldr	r2, [pc, #28]	@ (800cfc0 <_txe_semaphore_put+0x38>)
 800cfa2:	4293      	cmp	r3, r2
 800cfa4:	d002      	beq.n	800cfac <_txe_semaphore_put+0x24>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 800cfa6:	230c      	movs	r3, #12
 800cfa8:	60fb      	str	r3, [r7, #12]
 800cfaa:	e003      	b.n	800cfb4 <_txe_semaphore_put+0x2c>
    }
    else
    {

        /* Call actual put semaphore function.  */
        status =  _tx_semaphore_put(semaphore_ptr);
 800cfac:	6878      	ldr	r0, [r7, #4]
 800cfae:	f7fe fd33 	bl	800ba18 <_tx_semaphore_put>
 800cfb2:	60f8      	str	r0, [r7, #12]
    }

    /* Return completion status.  */
    return(status);
 800cfb4:	68fb      	ldr	r3, [r7, #12]
}
 800cfb6:	4618      	mov	r0, r3
 800cfb8:	3710      	adds	r7, #16
 800cfba:	46bd      	mov	sp, r7
 800cfbc:	bd80      	pop	{r7, pc}
 800cfbe:	bf00      	nop
 800cfc0:	53454d41 	.word	0x53454d41

0800cfc4 <_txe_thread_create>:
UINT    _txe_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr,
                VOID (*entry_function)(ULONG id), ULONG entry_input,
                VOID *stack_start, ULONG stack_size,
                UINT priority, UINT preempt_threshold,
                ULONG time_slice, UINT auto_start, UINT thread_control_block_size)
{
 800cfc4:	b580      	push	{r7, lr}
 800cfc6:	b09a      	sub	sp, #104	@ 0x68
 800cfc8:	af06      	add	r7, sp, #24
 800cfca:	60f8      	str	r0, [r7, #12]
 800cfcc:	60b9      	str	r1, [r7, #8]
 800cfce:	607a      	str	r2, [r7, #4]
 800cfd0:	603b      	str	r3, [r7, #0]
TX_THREAD       *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800cfd2:	2300      	movs	r3, #0
 800cfd4:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 800cfd6:	68fb      	ldr	r3, [r7, #12]
 800cfd8:	2b00      	cmp	r3, #0
 800cfda:	d102      	bne.n	800cfe2 <_txe_thread_create+0x1e>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 800cfdc:	230e      	movs	r3, #14
 800cfde:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cfe0:	e0bb      	b.n	800d15a <_txe_thread_create+0x196>
    }

    /* Now check for invalid thread control block size.  */
    else if (thread_control_block_size != (sizeof(TX_THREAD)))
 800cfe2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800cfe4:	2bb0      	cmp	r3, #176	@ 0xb0
 800cfe6:	d002      	beq.n	800cfee <_txe_thread_create+0x2a>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 800cfe8:	230e      	movs	r3, #14
 800cfea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cfec:	e0b5      	b.n	800d15a <_txe_thread_create+0x196>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800cfee:	f3ef 8310 	mrs	r3, PRIMASK
 800cff2:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 800cff4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 800cff6:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 800cff8:	b672      	cpsid	i
    return(int_posture);
 800cffa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 800cffc:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 800cffe:	4b64      	ldr	r3, [pc, #400]	@ (800d190 <_txe_thread_create+0x1cc>)
 800d000:	681b      	ldr	r3, [r3, #0]
 800d002:	3301      	adds	r3, #1
 800d004:	4a62      	ldr	r2, [pc, #392]	@ (800d190 <_txe_thread_create+0x1cc>)
 800d006:	6013      	str	r3, [r2, #0]
 800d008:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d00a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d00c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d00e:	f383 8810 	msr	PRIMASK, r3
}
 800d012:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        break_flag =   TX_FALSE;
 800d014:	2300      	movs	r3, #0
 800d016:	64bb      	str	r3, [r7, #72]	@ 0x48
        next_thread =  _tx_thread_created_ptr;
 800d018:	4b5e      	ldr	r3, [pc, #376]	@ (800d194 <_txe_thread_create+0x1d0>)
 800d01a:	681b      	ldr	r3, [r3, #0]
 800d01c:	643b      	str	r3, [r7, #64]	@ 0x40
        work_ptr =     TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 800d01e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d020:	63bb      	str	r3, [r7, #56]	@ 0x38
        work_ptr =     TX_UCHAR_POINTER_ADD(work_ptr, (stack_size - ((ULONG) 1)));
 800d022:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d024:	3b01      	subs	r3, #1
 800d026:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d028:	4413      	add	r3, r2
 800d02a:	63bb      	str	r3, [r7, #56]	@ 0x38
        stack_end =    TX_UCHAR_TO_VOID_POINTER_CONVERT(work_ptr);
 800d02c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d02e:	637b      	str	r3, [r7, #52]	@ 0x34
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 800d030:	2300      	movs	r3, #0
 800d032:	647b      	str	r3, [r7, #68]	@ 0x44
 800d034:	e02b      	b.n	800d08e <_txe_thread_create+0xca>
        {

            /* Determine if this thread matches the thread in the list.  */
            if (thread_ptr == next_thread)
 800d036:	68fa      	ldr	r2, [r7, #12]
 800d038:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d03a:	429a      	cmp	r2, r3
 800d03c:	d101      	bne.n	800d042 <_txe_thread_create+0x7e>
            {

                /* Set the break flag.  */
                break_flag =  TX_TRUE;
 800d03e:	2301      	movs	r3, #1
 800d040:	64bb      	str	r3, [r7, #72]	@ 0x48
            }

            /* Determine if we need to break the loop.  */
            if (break_flag == TX_TRUE)
 800d042:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d044:	2b01      	cmp	r3, #1
 800d046:	d028      	beq.n	800d09a <_txe_thread_create+0xd6>
                /* Yes, break out of the loop.  */
                break;
            }

            /* Check the stack pointer to see if it overlaps with this thread's stack.  */
            if (stack_start >= next_thread -> tx_thread_stack_start)
 800d048:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d04a:	68db      	ldr	r3, [r3, #12]
 800d04c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d04e:	429a      	cmp	r2, r3
 800d050:	d308      	bcc.n	800d064 <_txe_thread_create+0xa0>
            {

                if (stack_start < next_thread -> tx_thread_stack_end)
 800d052:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d054:	691b      	ldr	r3, [r3, #16]
 800d056:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d058:	429a      	cmp	r2, r3
 800d05a:	d203      	bcs.n	800d064 <_txe_thread_create+0xa0>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 800d05c:	2300      	movs	r3, #0
 800d05e:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 800d060:	2301      	movs	r3, #1
 800d062:	64bb      	str	r3, [r7, #72]	@ 0x48
                }
            }

            /* Check the end of the stack to see if it is inside this thread's stack area as well.  */
            if (stack_end >= next_thread -> tx_thread_stack_start)
 800d064:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d066:	68db      	ldr	r3, [r3, #12]
 800d068:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d06a:	429a      	cmp	r2, r3
 800d06c:	d308      	bcc.n	800d080 <_txe_thread_create+0xbc>
            {

                if (stack_end < next_thread -> tx_thread_stack_end)
 800d06e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d070:	691b      	ldr	r3, [r3, #16]
 800d072:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d074:	429a      	cmp	r2, r3
 800d076:	d203      	bcs.n	800d080 <_txe_thread_create+0xbc>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 800d078:	2300      	movs	r3, #0
 800d07a:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 800d07c:	2301      	movs	r3, #1
 800d07e:	64bb      	str	r3, [r7, #72]	@ 0x48
                }
            }

            /* Move to the next thread.  */
            next_thread =  next_thread -> tx_thread_created_next;
 800d080:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d082:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d086:	643b      	str	r3, [r7, #64]	@ 0x40
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 800d088:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d08a:	3301      	adds	r3, #1
 800d08c:	647b      	str	r3, [r7, #68]	@ 0x44
 800d08e:	4b42      	ldr	r3, [pc, #264]	@ (800d198 <_txe_thread_create+0x1d4>)
 800d090:	681b      	ldr	r3, [r3, #0]
 800d092:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d094:	429a      	cmp	r2, r3
 800d096:	d3ce      	bcc.n	800d036 <_txe_thread_create+0x72>
 800d098:	e000      	b.n	800d09c <_txe_thread_create+0xd8>
                break;
 800d09a:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800d09c:	f3ef 8310 	mrs	r3, PRIMASK
 800d0a0:	61fb      	str	r3, [r7, #28]
    return(posture);
 800d0a2:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 800d0a4:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 800d0a6:	b672      	cpsid	i
    return(int_posture);
 800d0a8:	69bb      	ldr	r3, [r7, #24]
        }

        /* Disable interrupts.  */
        TX_DISABLE
 800d0aa:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 800d0ac:	4b38      	ldr	r3, [pc, #224]	@ (800d190 <_txe_thread_create+0x1cc>)
 800d0ae:	681b      	ldr	r3, [r3, #0]
 800d0b0:	3b01      	subs	r3, #1
 800d0b2:	4a37      	ldr	r2, [pc, #220]	@ (800d190 <_txe_thread_create+0x1cc>)
 800d0b4:	6013      	str	r3, [r2, #0]
 800d0b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d0b8:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d0ba:	6a3b      	ldr	r3, [r7, #32]
 800d0bc:	f383 8810 	msr	PRIMASK, r3
}
 800d0c0:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800d0c2:	f7fe feff 	bl	800bec4 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate thread.  */
        if (thread_ptr == next_thread)
 800d0c6:	68fa      	ldr	r2, [r7, #12]
 800d0c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d0ca:	429a      	cmp	r2, r3
 800d0cc:	d102      	bne.n	800d0d4 <_txe_thread_create+0x110>
        {

            /* Thread is already created, return appropriate error code.  */
            status =  TX_THREAD_ERROR;
 800d0ce:	230e      	movs	r3, #14
 800d0d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d0d2:	e042      	b.n	800d15a <_txe_thread_create+0x196>
        }

        /* Check for invalid starting address of stack.  */
        else if (stack_start == TX_NULL)
 800d0d4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d0d6:	2b00      	cmp	r3, #0
 800d0d8:	d102      	bne.n	800d0e0 <_txe_thread_create+0x11c>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 800d0da:	2303      	movs	r3, #3
 800d0dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d0de:	e03c      	b.n	800d15a <_txe_thread_create+0x196>
        }

        /* Check for invalid thread entry point.  */
        else if (entry_function == TX_NULL)
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	2b00      	cmp	r3, #0
 800d0e4:	d102      	bne.n	800d0ec <_txe_thread_create+0x128>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 800d0e6:	2303      	movs	r3, #3
 800d0e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d0ea:	e036      	b.n	800d15a <_txe_thread_create+0x196>
        }

        /* Check the stack size.  */
        else if (stack_size < ((ULONG) TX_MINIMUM_STACK))
 800d0ec:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d0ee:	2bc7      	cmp	r3, #199	@ 0xc7
 800d0f0:	d802      	bhi.n	800d0f8 <_txe_thread_create+0x134>
        {

            /* Stack is not big enough, return appropriate error code.  */
            status =  TX_SIZE_ERROR;
 800d0f2:	2305      	movs	r3, #5
 800d0f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d0f6:	e030      	b.n	800d15a <_txe_thread_create+0x196>
        }

        /* Check the priority specified.  */
        else if (priority >= ((UINT) TX_MAX_PRIORITIES))
 800d0f8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d0fa:	2b1f      	cmp	r3, #31
 800d0fc:	d902      	bls.n	800d104 <_txe_thread_create+0x140>
        {

            /* Invalid priority selected, return appropriate error code.  */
            status =  TX_PRIORITY_ERROR;
 800d0fe:	230f      	movs	r3, #15
 800d100:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d102:	e02a      	b.n	800d15a <_txe_thread_create+0x196>
        }

        /* Check preemption threshold. */
        else if (preempt_threshold > priority)
 800d104:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800d106:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d108:	429a      	cmp	r2, r3
 800d10a:	d902      	bls.n	800d112 <_txe_thread_create+0x14e>
        {

            /* Invalid preempt threshold, return appropriate error code.  */
            status =  TX_THRESH_ERROR;
 800d10c:	2318      	movs	r3, #24
 800d10e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d110:	e023      	b.n	800d15a <_txe_thread_create+0x196>
        }

        /* Check the start selection.  */
        else if (auto_start > TX_AUTO_START)
 800d112:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d114:	2b01      	cmp	r3, #1
 800d116:	d902      	bls.n	800d11e <_txe_thread_create+0x15a>
        {

            /* Invalid auto start selection, return appropriate error code.  */
            status =  TX_START_ERROR;
 800d118:	2310      	movs	r3, #16
 800d11a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d11c:	e01d      	b.n	800d15a <_txe_thread_create+0x196>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(current_thread)
 800d11e:	4b1f      	ldr	r3, [pc, #124]	@ (800d19c <_txe_thread_create+0x1d8>)
 800d120:	681b      	ldr	r3, [r3, #0]
 800d122:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (current_thread == &_tx_timer_thread)
 800d124:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d126:	4a1e      	ldr	r2, [pc, #120]	@ (800d1a0 <_txe_thread_create+0x1dc>)
 800d128:	4293      	cmp	r3, r2
 800d12a:	d101      	bne.n	800d130 <_txe_thread_create+0x16c>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800d12c:	2313      	movs	r3, #19
 800d12e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800d130:	f3ef 8305 	mrs	r3, IPSR
 800d134:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800d136:	697a      	ldr	r2, [r7, #20]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800d138:	4b1a      	ldr	r3, [pc, #104]	@ (800d1a4 <_txe_thread_create+0x1e0>)
 800d13a:	681b      	ldr	r3, [r3, #0]
 800d13c:	4313      	orrs	r3, r2
 800d13e:	2b00      	cmp	r3, #0
 800d140:	d00b      	beq.n	800d15a <_txe_thread_create+0x196>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800d142:	f3ef 8305 	mrs	r3, IPSR
 800d146:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 800d148:	693a      	ldr	r2, [r7, #16]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800d14a:	4b16      	ldr	r3, [pc, #88]	@ (800d1a4 <_txe_thread_create+0x1e0>)
 800d14c:	681b      	ldr	r3, [r3, #0]
 800d14e:	4313      	orrs	r3, r2
 800d150:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800d154:	d201      	bcs.n	800d15a <_txe_thread_create+0x196>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 800d156:	2313      	movs	r3, #19
 800d158:	64fb      	str	r3, [r7, #76]	@ 0x4c
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800d15a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d15c:	2b00      	cmp	r3, #0
 800d15e:	d112      	bne.n	800d186 <_txe_thread_create+0x1c2>
    {

        /* Call actual thread create function.  */
        status =  _tx_thread_create(thread_ptr, name_ptr, entry_function, entry_input,
 800d160:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d162:	9305      	str	r3, [sp, #20]
 800d164:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d166:	9304      	str	r3, [sp, #16]
 800d168:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d16a:	9303      	str	r3, [sp, #12]
 800d16c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d16e:	9302      	str	r3, [sp, #8]
 800d170:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d172:	9301      	str	r3, [sp, #4]
 800d174:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d176:	9300      	str	r3, [sp, #0]
 800d178:	683b      	ldr	r3, [r7, #0]
 800d17a:	687a      	ldr	r2, [r7, #4]
 800d17c:	68b9      	ldr	r1, [r7, #8]
 800d17e:	68f8      	ldr	r0, [r7, #12]
 800d180:	f7fe fca2 	bl	800bac8 <_tx_thread_create>
 800d184:	64f8      	str	r0, [r7, #76]	@ 0x4c
                        stack_start, stack_size, priority, preempt_threshold,
                        time_slice, auto_start);
    }

    /* Return completion status.  */
    return(status);
 800d186:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
}
 800d188:	4618      	mov	r0, r3
 800d18a:	3750      	adds	r7, #80	@ 0x50
 800d18c:	46bd      	mov	sp, r7
 800d18e:	bd80      	pop	{r7, pc}
 800d190:	20010b04 	.word	0x20010b04
 800d194:	20010a74 	.word	0x20010a74
 800d198:	20010a78 	.word	0x20010a78
 800d19c:	20010a6c 	.word	0x20010a6c
 800d1a0:	20010bb4 	.word	0x20010bb4
 800d1a4:	20000054 	.word	0x20000054

0800d1a8 <_txe_timer_activate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_timer_activate(TX_TIMER *timer_ptr)
{
 800d1a8:	b580      	push	{r7, lr}
 800d1aa:	b084      	sub	sp, #16
 800d1ac:	af00      	add	r7, sp, #0
 800d1ae:	6078      	str	r0, [r7, #4]

UINT    status;


    /* Check for an invalid timer pointer.  */
    if (timer_ptr == TX_NULL)
 800d1b0:	687b      	ldr	r3, [r7, #4]
 800d1b2:	2b00      	cmp	r3, #0
 800d1b4:	d102      	bne.n	800d1bc <_txe_timer_activate+0x14>
    {
        /* Timer pointer is invalid, return appropriate error code.  */
        status =  TX_TIMER_ERROR;
 800d1b6:	2315      	movs	r3, #21
 800d1b8:	60fb      	str	r3, [r7, #12]
 800d1ba:	e00b      	b.n	800d1d4 <_txe_timer_activate+0x2c>
    }

    /* Now check for invalid timer ID.  */
    else if (timer_ptr -> tx_timer_id != TX_TIMER_ID)
 800d1bc:	687b      	ldr	r3, [r7, #4]
 800d1be:	681b      	ldr	r3, [r3, #0]
 800d1c0:	4a07      	ldr	r2, [pc, #28]	@ (800d1e0 <_txe_timer_activate+0x38>)
 800d1c2:	4293      	cmp	r3, r2
 800d1c4:	d002      	beq.n	800d1cc <_txe_timer_activate+0x24>
    {
        /* Timer pointer is invalid, return appropriate error code.  */
        status =  TX_TIMER_ERROR;
 800d1c6:	2315      	movs	r3, #21
 800d1c8:	60fb      	str	r3, [r7, #12]
 800d1ca:	e003      	b.n	800d1d4 <_txe_timer_activate+0x2c>
    }
    else
    {

        /* Call actual application timer activate function.  */
        status =  _tx_timer_activate(timer_ptr);
 800d1cc:	6878      	ldr	r0, [r7, #4]
 800d1ce:	f7ff f959 	bl	800c484 <_tx_timer_activate>
 800d1d2:	60f8      	str	r0, [r7, #12]
    }

    /* Return completion status.  */
    return(status);
 800d1d4:	68fb      	ldr	r3, [r7, #12]
}
 800d1d6:	4618      	mov	r0, r3
 800d1d8:	3710      	adds	r7, #16
 800d1da:	46bd      	mov	sp, r7
 800d1dc:	bd80      	pop	{r7, pc}
 800d1de:	bf00      	nop
 800d1e0:	4154494d 	.word	0x4154494d

0800d1e4 <_txe_timer_change>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_timer_change(TX_TIMER *timer_ptr, ULONG initial_ticks, ULONG reschedule_ticks)
{
 800d1e4:	b580      	push	{r7, lr}
 800d1e6:	b086      	sub	sp, #24
 800d1e8:	af00      	add	r7, sp, #0
 800d1ea:	60f8      	str	r0, [r7, #12]
 800d1ec:	60b9      	str	r1, [r7, #8]
 800d1ee:	607a      	str	r2, [r7, #4]

UINT    status;


    /* Check for an invalid timer pointer.  */
    if (timer_ptr == TX_NULL)
 800d1f0:	68fb      	ldr	r3, [r7, #12]
 800d1f2:	2b00      	cmp	r3, #0
 800d1f4:	d102      	bne.n	800d1fc <_txe_timer_change+0x18>
    {

        /* Timer pointer is invalid, return appropriate error code.  */
        status =  TX_TIMER_ERROR;
 800d1f6:	2315      	movs	r3, #21
 800d1f8:	617b      	str	r3, [r7, #20]
 800d1fa:	e020      	b.n	800d23e <_txe_timer_change+0x5a>
    }

    /* Now check for invalid timer ID.  */
    else if (timer_ptr -> tx_timer_id != TX_TIMER_ID)
 800d1fc:	68fb      	ldr	r3, [r7, #12]
 800d1fe:	681b      	ldr	r3, [r3, #0]
 800d200:	4a11      	ldr	r2, [pc, #68]	@ (800d248 <_txe_timer_change+0x64>)
 800d202:	4293      	cmp	r3, r2
 800d204:	d002      	beq.n	800d20c <_txe_timer_change+0x28>
    {

        /* Timer pointer is invalid, return appropriate error code.  */
        status =  TX_TIMER_ERROR;
 800d206:	2315      	movs	r3, #21
 800d208:	617b      	str	r3, [r7, #20]
 800d20a:	e018      	b.n	800d23e <_txe_timer_change+0x5a>
    }

    /* Check for an illegal initial tick value.  */
    else if (initial_ticks == ((ULONG) 0))
 800d20c:	68bb      	ldr	r3, [r7, #8]
 800d20e:	2b00      	cmp	r3, #0
 800d210:	d102      	bne.n	800d218 <_txe_timer_change+0x34>
    {

        /* Invalid initial tick value, return appropriate error code.  */
        status =  TX_TICK_ERROR;
 800d212:	2316      	movs	r3, #22
 800d214:	617b      	str	r3, [r7, #20]
 800d216:	e012      	b.n	800d23e <_txe_timer_change+0x5a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800d218:	f3ef 8305 	mrs	r3, IPSR
 800d21c:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 800d21e:	693a      	ldr	r2, [r7, #16]
    }

    /* Check for invalid caller of this function.  */
    else if (TX_THREAD_GET_SYSTEM_STATE() >= TX_INITIALIZE_IN_PROGRESS)
 800d220:	4b0a      	ldr	r3, [pc, #40]	@ (800d24c <_txe_timer_change+0x68>)
 800d222:	681b      	ldr	r3, [r3, #0]
 800d224:	4313      	orrs	r3, r2
 800d226:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800d22a:	d302      	bcc.n	800d232 <_txe_timer_change+0x4e>
    {

        /* Invalid caller of this function, return appropriate error code.  */
        status =  TX_CALLER_ERROR;
 800d22c:	2313      	movs	r3, #19
 800d22e:	617b      	str	r3, [r7, #20]
 800d230:	e005      	b.n	800d23e <_txe_timer_change+0x5a>
    }
    else
    {

        /* Call actual application timer function.  */
        status =  _tx_timer_change(timer_ptr, initial_ticks, reschedule_ticks);
 800d232:	687a      	ldr	r2, [r7, #4]
 800d234:	68b9      	ldr	r1, [r7, #8]
 800d236:	68f8      	ldr	r0, [r7, #12]
 800d238:	f7ff f950 	bl	800c4dc <_tx_timer_change>
 800d23c:	6178      	str	r0, [r7, #20]
    }

    /* Return completion status.  */
    return(status);
 800d23e:	697b      	ldr	r3, [r7, #20]
}
 800d240:	4618      	mov	r0, r3
 800d242:	3718      	adds	r7, #24
 800d244:	46bd      	mov	sp, r7
 800d246:	bd80      	pop	{r7, pc}
 800d248:	4154494d 	.word	0x4154494d
 800d24c:	20000054 	.word	0x20000054

0800d250 <_txe_timer_create>:
/*                                                                        */
/**************************************************************************/
UINT  _txe_timer_create(TX_TIMER *timer_ptr, CHAR *name_ptr,
            VOID (*expiration_function)(ULONG id), ULONG expiration_input,
            ULONG initial_ticks, ULONG reschedule_ticks, UINT auto_activate, UINT timer_control_block_size)
{
 800d250:	b580      	push	{r7, lr}
 800d252:	b096      	sub	sp, #88	@ 0x58
 800d254:	af04      	add	r7, sp, #16
 800d256:	60f8      	str	r0, [r7, #12]
 800d258:	60b9      	str	r1, [r7, #8]
 800d25a:	607a      	str	r2, [r7, #4]
 800d25c:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800d25e:	2300      	movs	r3, #0
 800d260:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Check for a NULL timer pointer.  */
    if (timer_ptr == TX_NULL)
 800d262:	68fb      	ldr	r3, [r7, #12]
 800d264:	2b00      	cmp	r3, #0
 800d266:	d102      	bne.n	800d26e <_txe_timer_create+0x1e>
    {

        /* Timer pointer is invalid, return appropriate error code.  */
        status =  TX_TIMER_ERROR;
 800d268:	2315      	movs	r3, #21
 800d26a:	647b      	str	r3, [r7, #68]	@ 0x44
 800d26c:	e059      	b.n	800d322 <_txe_timer_create+0xd2>
    }

    /* Now check for invalid control block size.  */
    else if (timer_control_block_size != (sizeof(TX_TIMER)))
 800d26e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d270:	2b2c      	cmp	r3, #44	@ 0x2c
 800d272:	d002      	beq.n	800d27a <_txe_timer_create+0x2a>
    {

        /* Timer pointer is invalid, return appropriate error code.  */
        status =  TX_TIMER_ERROR;
 800d274:	2315      	movs	r3, #21
 800d276:	647b      	str	r3, [r7, #68]	@ 0x44
 800d278:	e053      	b.n	800d322 <_txe_timer_create+0xd2>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800d27a:	f3ef 8310 	mrs	r3, PRIMASK
 800d27e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800d280:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800d282:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800d284:	b672      	cpsid	i
    return(int_posture);
 800d286:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 800d288:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 800d28a:	4b41      	ldr	r3, [pc, #260]	@ (800d390 <_txe_timer_create+0x140>)
 800d28c:	681b      	ldr	r3, [r3, #0]
 800d28e:	3301      	adds	r3, #1
 800d290:	4a3f      	ldr	r2, [pc, #252]	@ (800d390 <_txe_timer_create+0x140>)
 800d292:	6013      	str	r3, [r2, #0]
 800d294:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d296:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d298:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d29a:	f383 8810 	msr	PRIMASK, r3
}
 800d29e:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_timer =  _tx_timer_created_ptr;
 800d2a0:	4b3c      	ldr	r3, [pc, #240]	@ (800d394 <_txe_timer_create+0x144>)
 800d2a2:	681b      	ldr	r3, [r3, #0]
 800d2a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_timer_created_count; i++)
 800d2a6:	2300      	movs	r3, #0
 800d2a8:	643b      	str	r3, [r7, #64]	@ 0x40
 800d2aa:	e009      	b.n	800d2c0 <_txe_timer_create+0x70>
        {

            /* Determine if this timer matches the current timer in the list.  */
            if (timer_ptr == next_timer)
 800d2ac:	68fa      	ldr	r2, [r7, #12]
 800d2ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d2b0:	429a      	cmp	r2, r3
 800d2b2:	d00b      	beq.n	800d2cc <_txe_timer_create+0x7c>
            }
            else
            {

                /* Move to next timer.  */
                next_timer =  next_timer -> tx_timer_created_next;
 800d2b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d2b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d2b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_timer_created_count; i++)
 800d2ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d2bc:	3301      	adds	r3, #1
 800d2be:	643b      	str	r3, [r7, #64]	@ 0x40
 800d2c0:	4b35      	ldr	r3, [pc, #212]	@ (800d398 <_txe_timer_create+0x148>)
 800d2c2:	681b      	ldr	r3, [r3, #0]
 800d2c4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d2c6:	429a      	cmp	r2, r3
 800d2c8:	d3f0      	bcc.n	800d2ac <_txe_timer_create+0x5c>
 800d2ca:	e000      	b.n	800d2ce <_txe_timer_create+0x7e>
                break;
 800d2cc:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800d2ce:	f3ef 8310 	mrs	r3, PRIMASK
 800d2d2:	623b      	str	r3, [r7, #32]
    return(posture);
 800d2d4:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800d2d6:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800d2d8:	b672      	cpsid	i
    return(int_posture);
 800d2da:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 800d2dc:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 800d2de:	4b2c      	ldr	r3, [pc, #176]	@ (800d390 <_txe_timer_create+0x140>)
 800d2e0:	681b      	ldr	r3, [r3, #0]
 800d2e2:	3b01      	subs	r3, #1
 800d2e4:	4a2a      	ldr	r2, [pc, #168]	@ (800d390 <_txe_timer_create+0x140>)
 800d2e6:	6013      	str	r3, [r2, #0]
 800d2e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d2ea:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d2ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d2ee:	f383 8810 	msr	PRIMASK, r3
}
 800d2f2:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800d2f4:	f7fe fde6 	bl	800bec4 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate timer.  */
        if (timer_ptr == next_timer)
 800d2f8:	68fa      	ldr	r2, [r7, #12]
 800d2fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d2fc:	429a      	cmp	r2, r3
 800d2fe:	d102      	bne.n	800d306 <_txe_timer_create+0xb6>
        {

            /* Timer is already created, return appropriate error code.  */
            status =  TX_TIMER_ERROR;
 800d300:	2315      	movs	r3, #21
 800d302:	647b      	str	r3, [r7, #68]	@ 0x44
 800d304:	e00d      	b.n	800d322 <_txe_timer_create+0xd2>
        }

        /* Check for an illegal initial tick value.  */
        else if (initial_ticks == ((ULONG) 0))
 800d306:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d308:	2b00      	cmp	r3, #0
 800d30a:	d102      	bne.n	800d312 <_txe_timer_create+0xc2>
        {

            /* Invalid initial tick value, return appropriate error code.  */
            status =  TX_TICK_ERROR;
 800d30c:	2316      	movs	r3, #22
 800d30e:	647b      	str	r3, [r7, #68]	@ 0x44
 800d310:	e007      	b.n	800d322 <_txe_timer_create+0xd2>
        }
        else
        {

            /* Check for an illegal activation.  */
            if (auto_activate != TX_AUTO_ACTIVATE)
 800d312:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d314:	2b01      	cmp	r3, #1
 800d316:	d004      	beq.n	800d322 <_txe_timer_create+0xd2>
            {

                /* And activation is not the other value.  */
                if (auto_activate != TX_NO_ACTIVATE)
 800d318:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d31a:	2b00      	cmp	r3, #0
 800d31c:	d001      	beq.n	800d322 <_txe_timer_create+0xd2>
                {

                    /* Invalid activation selected, return appropriate error code.  */
                    status =  TX_ACTIVATE_ERROR;
 800d31e:	2317      	movs	r3, #23
 800d320:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800d322:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d324:	2b00      	cmp	r3, #0
 800d326:	d11d      	bne.n	800d364 <_txe_timer_create+0x114>
    {

#ifndef TX_TIMER_PROCESS_IN_ISR

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 800d328:	4b1c      	ldr	r3, [pc, #112]	@ (800d39c <_txe_timer_create+0x14c>)
 800d32a:	681b      	ldr	r3, [r3, #0]
 800d32c:	637b      	str	r3, [r7, #52]	@ 0x34

        /* Check for invalid caller of this function.  First check for a calling thread.  */
        if (thread_ptr == &_tx_timer_thread)
 800d32e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d330:	4a1b      	ldr	r2, [pc, #108]	@ (800d3a0 <_txe_timer_create+0x150>)
 800d332:	4293      	cmp	r3, r2
 800d334:	d101      	bne.n	800d33a <_txe_timer_create+0xea>
        {

            /* Invalid caller of this function, return appropriate error code.  */
            status =  TX_CALLER_ERROR;
 800d336:	2313      	movs	r3, #19
 800d338:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800d33a:	f3ef 8305 	mrs	r3, IPSR
 800d33e:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800d340:	69ba      	ldr	r2, [r7, #24]
        }
#endif

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800d342:	4b18      	ldr	r3, [pc, #96]	@ (800d3a4 <_txe_timer_create+0x154>)
 800d344:	681b      	ldr	r3, [r3, #0]
 800d346:	4313      	orrs	r3, r2
 800d348:	2b00      	cmp	r3, #0
 800d34a:	d00b      	beq.n	800d364 <_txe_timer_create+0x114>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800d34c:	f3ef 8305 	mrs	r3, IPSR
 800d350:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800d352:	697a      	ldr	r2, [r7, #20]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800d354:	4b13      	ldr	r3, [pc, #76]	@ (800d3a4 <_txe_timer_create+0x154>)
 800d356:	681b      	ldr	r3, [r3, #0]
 800d358:	4313      	orrs	r3, r2
 800d35a:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800d35e:	d201      	bcs.n	800d364 <_txe_timer_create+0x114>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800d360:	2313      	movs	r3, #19
 800d362:	647b      	str	r3, [r7, #68]	@ 0x44
        }
    }


    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800d364:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d366:	2b00      	cmp	r3, #0
 800d368:	d10c      	bne.n	800d384 <_txe_timer_create+0x134>
    {

        /* Call actual application timer create function.  */
        status =  _tx_timer_create(timer_ptr, name_ptr, expiration_function, expiration_input,
 800d36a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d36c:	9302      	str	r3, [sp, #8]
 800d36e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d370:	9301      	str	r3, [sp, #4]
 800d372:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d374:	9300      	str	r3, [sp, #0]
 800d376:	683b      	ldr	r3, [r7, #0]
 800d378:	687a      	ldr	r2, [r7, #4]
 800d37a:	68b9      	ldr	r1, [r7, #8]
 800d37c:	68f8      	ldr	r0, [r7, #12]
 800d37e:	f7ff f8d3 	bl	800c528 <_tx_timer_create>
 800d382:	6478      	str	r0, [r7, #68]	@ 0x44
                                                    initial_ticks, reschedule_ticks, auto_activate);
    }

    /* Return completion status.  */
    return(status);
 800d384:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 800d386:	4618      	mov	r0, r3
 800d388:	3748      	adds	r7, #72	@ 0x48
 800d38a:	46bd      	mov	sp, r7
 800d38c:	bd80      	pop	{r7, pc}
 800d38e:	bf00      	nop
 800d390:	20010b04 	.word	0x20010b04
 800d394:	20010ba8 	.word	0x20010ba8
 800d398:	20010bac 	.word	0x20010bac
 800d39c:	20010a6c 	.word	0x20010a6c
 800d3a0:	20010bb4 	.word	0x20010bb4
 800d3a4:	20000054 	.word	0x20000054

0800d3a8 <_txe_timer_deactivate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_timer_deactivate(TX_TIMER *timer_ptr)
{
 800d3a8:	b580      	push	{r7, lr}
 800d3aa:	b084      	sub	sp, #16
 800d3ac:	af00      	add	r7, sp, #0
 800d3ae:	6078      	str	r0, [r7, #4]

UINT    status;


    /* Check for an invalid timer pointer.  */
    if (timer_ptr == TX_NULL)
 800d3b0:	687b      	ldr	r3, [r7, #4]
 800d3b2:	2b00      	cmp	r3, #0
 800d3b4:	d102      	bne.n	800d3bc <_txe_timer_deactivate+0x14>
    {

        /* Timer pointer is invalid, return appropriate error code.  */
        status =  TX_TIMER_ERROR;
 800d3b6:	2315      	movs	r3, #21
 800d3b8:	60fb      	str	r3, [r7, #12]
 800d3ba:	e00b      	b.n	800d3d4 <_txe_timer_deactivate+0x2c>
    }

    /* Now check for invalid timer ID.  */
    else if (timer_ptr -> tx_timer_id != TX_TIMER_ID)
 800d3bc:	687b      	ldr	r3, [r7, #4]
 800d3be:	681b      	ldr	r3, [r3, #0]
 800d3c0:	4a07      	ldr	r2, [pc, #28]	@ (800d3e0 <_txe_timer_deactivate+0x38>)
 800d3c2:	4293      	cmp	r3, r2
 800d3c4:	d002      	beq.n	800d3cc <_txe_timer_deactivate+0x24>
    {

        /* Timer pointer is invalid, return appropriate error code.  */
        status =  TX_TIMER_ERROR;
 800d3c6:	2315      	movs	r3, #21
 800d3c8:	60fb      	str	r3, [r7, #12]
 800d3ca:	e003      	b.n	800d3d4 <_txe_timer_deactivate+0x2c>
    }
    else
    {

        /* Call actual application timer deactivate function.  */
        status =  _tx_timer_deactivate(timer_ptr);
 800d3cc:	6878      	ldr	r0, [r7, #4]
 800d3ce:	f7ff f90f 	bl	800c5f0 <_tx_timer_deactivate>
 800d3d2:	60f8      	str	r0, [r7, #12]
    }

    /* Return completion status.  */
    return(status);
 800d3d4:	68fb      	ldr	r3, [r7, #12]
}
 800d3d6:	4618      	mov	r0, r3
 800d3d8:	3710      	adds	r7, #16
 800d3da:	46bd      	mov	sp, r7
 800d3dc:	bd80      	pop	{r7, pc}
 800d3de:	bf00      	nop
 800d3e0:	4154494d 	.word	0x4154494d

0800d3e4 <memset>:
 800d3e4:	4402      	add	r2, r0
 800d3e6:	4603      	mov	r3, r0
 800d3e8:	4293      	cmp	r3, r2
 800d3ea:	d100      	bne.n	800d3ee <memset+0xa>
 800d3ec:	4770      	bx	lr
 800d3ee:	f803 1b01 	strb.w	r1, [r3], #1
 800d3f2:	e7f9      	b.n	800d3e8 <memset+0x4>

0800d3f4 <__libc_init_array>:
 800d3f4:	b570      	push	{r4, r5, r6, lr}
 800d3f6:	4d0d      	ldr	r5, [pc, #52]	@ (800d42c <__libc_init_array+0x38>)
 800d3f8:	4c0d      	ldr	r4, [pc, #52]	@ (800d430 <__libc_init_array+0x3c>)
 800d3fa:	1b64      	subs	r4, r4, r5
 800d3fc:	10a4      	asrs	r4, r4, #2
 800d3fe:	2600      	movs	r6, #0
 800d400:	42a6      	cmp	r6, r4
 800d402:	d109      	bne.n	800d418 <__libc_init_array+0x24>
 800d404:	4d0b      	ldr	r5, [pc, #44]	@ (800d434 <__libc_init_array+0x40>)
 800d406:	4c0c      	ldr	r4, [pc, #48]	@ (800d438 <__libc_init_array+0x44>)
 800d408:	f000 f818 	bl	800d43c <_init>
 800d40c:	1b64      	subs	r4, r4, r5
 800d40e:	10a4      	asrs	r4, r4, #2
 800d410:	2600      	movs	r6, #0
 800d412:	42a6      	cmp	r6, r4
 800d414:	d105      	bne.n	800d422 <__libc_init_array+0x2e>
 800d416:	bd70      	pop	{r4, r5, r6, pc}
 800d418:	f855 3b04 	ldr.w	r3, [r5], #4
 800d41c:	4798      	blx	r3
 800d41e:	3601      	adds	r6, #1
 800d420:	e7ee      	b.n	800d400 <__libc_init_array+0xc>
 800d422:	f855 3b04 	ldr.w	r3, [r5], #4
 800d426:	4798      	blx	r3
 800d428:	3601      	adds	r6, #1
 800d42a:	e7f2      	b.n	800d412 <__libc_init_array+0x1e>
 800d42c:	0800d624 	.word	0x0800d624
 800d430:	0800d624 	.word	0x0800d624
 800d434:	0800d624 	.word	0x0800d624
 800d438:	0800d628 	.word	0x0800d628

0800d43c <_init>:
 800d43c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d43e:	bf00      	nop
 800d440:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d442:	bc08      	pop	{r3}
 800d444:	469e      	mov	lr, r3
 800d446:	4770      	bx	lr

0800d448 <_fini>:
 800d448:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d44a:	bf00      	nop
 800d44c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d44e:	bc08      	pop	{r3}
 800d450:	469e      	mov	lr, r3
 800d452:	4770      	bx	lr
