# compile vhdl design source files
vhdl xil_defaultlib  "../../../case_ornek_process.srcs/sources_1/new/case_ornek_process.vhd"
