0.6
2018.3
Mar 26 2019
04:57:32
c:/users/owner/ece532/project/client_fpga/feb_27_proj/ip_repo/edit_spam_detection_inference_v1_0.sim/sim_1/synth/func/xsim/fpu_func_synth.v,1647120879,verilog,,c:/users/owner/ece532/project/client_fpga/feb_27_proj/ip_repo/spam_detection_inference_1.0/src/spam_detection_controller_tb.v,,div_r2;except;fifo_generator_0;fifo_generator_0_blk_mem_gen_generic_cstr;fifo_generator_0_blk_mem_gen_prim_width;fifo_generator_0_blk_mem_gen_prim_wrapper;fifo_generator_0_blk_mem_gen_top;fifo_generator_0_blk_mem_gen_v8_4_2;fifo_generator_0_blk_mem_gen_v8_4_2_synth;fifo_generator_0_compare;fifo_generator_0_compare_0;fifo_generator_0_compare_1;fifo_generator_0_compare_2;fifo_generator_0_dc_ss;fifo_generator_0_fifo_generator_ramfifo;fifo_generator_0_fifo_generator_top;fifo_generator_0_fifo_generator_v13_2_3;fifo_generator_0_fifo_generator_v13_2_3_synth;fifo_generator_0_memory;fifo_generator_0_rd_bin_cntr;fifo_generator_0_rd_logic;fifo_generator_0_rd_status_flags_ss;fifo_generator_0_updn_cntr;fifo_generator_0_wr_bin_cntr;fifo_generator_0_wr_logic;fifo_generator_0_wr_status_flags_ss;fpu;glbl;mul_r2;pre_norm;pre_norm_fmul;spam_detection_controller;spam_detection_inference_v1_0;spam_detection_inference_v1_0_S00_AXI,,,,,,,,
c:/users/owner/ece532/project/client_fpga/feb_27_proj/ip_repo/spam_detection_inference_1.0/src/spam_detection_controller_tb.v,1647119764,verilog,,,,spam_detection_controller_tb,,,,,,,,
