# UART-Core-RTL-Design
RTL implementation of UART transmitter and receiver with 16Ã— oversampling, written in Verilog and verified using simulation testbenches in Xilinx Vivado.
