{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr  8 17:57:34 2014 " "Info: Processing started: Tue Apr  8 17:57:34 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU_TEST_Sim -c CPU_TEST_Sim " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_TEST_Sim -c CPU_TEST_Sim" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_memory.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file system_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system_memory-SYN " "Info: Found design unit 1: system_memory-SYN" {  } { { "system_memory.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/system_memory.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 system_memory " "Info: Found entity 1: system_memory" {  } { { "system_memory.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/system_memory.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "CPU_TEST_Sim.vhd 2 1 " "Warning: Using design file CPU_TEST_Sim.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_TEST_Sim-behavior " "Info: Found design unit 1: CPU_TEST_Sim-behavior" {  } { { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 32 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CPU_TEST_Sim " "Info: Found entity 1: CPU_TEST_Sim" {  } { { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU_TEST_Sim " "Info: Elaborating entity \"CPU_TEST_Sim\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_memory system_memory:main_memory " "Info: Elaborating entity \"system_memory\" for hierarchy \"system_memory:main_memory\"" {  } { { "CPU_TEST_Sim.vhd" "main_memory" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_memory:main_memory\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"system_memory:main_memory\|altsyncram:altsyncram_component\"" {  } { { "system_memory.vhd" "altsyncram_component" { Text "/home/student1/glicenji/coe608/labs/lab6.1/system_memory.vhd" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "system_memory:main_memory\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"system_memory:main_memory\|altsyncram:altsyncram_component\"" {  } { { "system_memory.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/system_memory.vhd" 89 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_memory:main_memory\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"system_memory:main_memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file system_memory.mif " "Info: Parameter \"init_file\" = \"system_memory.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Info: Parameter \"numwords_a\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Info: Parameter \"widthad_a\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "system_memory.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/system_memory.vhd" 89 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3md1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_3md1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3md1 " "Info: Found entity 1: altsyncram_3md1" {  } { { "db/altsyncram_3md1.tdf" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/db/altsyncram_3md1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3md1 system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated " "Info: Elaborating entity \"altsyncram_3md1\" for hierarchy \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/usr/local/QuartusII-9.0/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu1.vhd 2 1 " "Warning: Using design file cpu1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu1-behavior " "Info: Found design unit 1: cpu1-behavior" {  } { { "cpu1.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/cpu1.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu1 " "Info: Found entity 1: cpu1" {  } { { "cpu1.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/cpu1.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu1 cpu1:main_processor " "Info: Elaborating entity \"cpu1\" for hierarchy \"cpu1:main_processor\"" {  } { { "CPU_TEST_Sim.vhd" "main_processor" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 83 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "datapath.vhd 2 1 " "Warning: Using design file datapath.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-description " "Info: Found design unit 1: datapath-description" {  } { { "datapath.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/datapath.vhd" 49 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Info: Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/datapath.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath cpu1:main_processor\|datapath:Dpth " "Info: Elaborating entity \"datapath\" for hierarchy \"cpu1:main_processor\|datapath:Dpth\"" {  } { { "cpu1.vhd" "Dpth" { Text "/home/student1/glicenji/coe608/labs/lab6.1/cpu1.vhd" 122 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TEMP datapath.vhd(45) " "Warning (10541): VHDL Signal Declaration warning at datapath.vhd(45): used implicit default value for signal \"TEMP\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/datapath.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "MUX_3.vhd 2 1 " "Warning: Using design file MUX_3.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_3-description " "Info: Found design unit 1: MUX_3-description" {  } { { "MUX_3.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/MUX_3.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX_3 " "Info: Found entity 1: MUX_3" {  } { { "MUX_3.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/MUX_3.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_3 cpu1:main_processor\|datapath:Dpth\|MUX_3:M6 " "Info: Elaborating entity \"MUX_3\" for hierarchy \"cpu1:main_processor\|datapath:Dpth\|MUX_3:M6\"" {  } { { "datapath.vhd" "M6" { Text "/home/student1/glicenji/coe608/labs/lab6.1/datapath.vhd" 171 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_ch1 MUX_3.vhd(19) " "Warning (10492): VHDL Process Statement warning at MUX_3.vhd(19): signal \"in_ch1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX_3.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/MUX_3.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_ch2 MUX_3.vhd(20) " "Warning (10492): VHDL Process Statement warning at MUX_3.vhd(20): signal \"in_ch2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX_3.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/MUX_3.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_ch3 MUX_3.vhd(21) " "Warning (10492): VHDL Process Statement warning at MUX_3.vhd(21): signal \"in_ch3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX_3.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/MUX_3.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "reg32.vhd 2 1 " "Warning: Using design file reg32.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32-description " "Info: Found design unit 1: reg32-description" {  } { { "reg32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/reg32.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Info: Found entity 1: reg32" {  } { { "reg32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/reg32.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32 cpu1:main_processor\|datapath:Dpth\|reg32:IR " "Info: Elaborating entity \"reg32\" for hierarchy \"cpu1:main_processor\|datapath:Dpth\|reg32:IR\"" {  } { { "datapath.vhd" "IR" { Text "/home/student1/glicenji/coe608/labs/lab6.1/datapath.vhd" 175 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "LZE.vhd 2 1 " "Warning: Using design file LZE.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LZE-behv " "Info: Found design unit 1: LZE-behv" {  } { { "LZE.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/LZE.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LZE " "Info: Found entity 1: LZE" {  } { { "LZE.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/LZE.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LZE cpu1:main_processor\|datapath:Dpth\|LZE:P1 " "Info: Elaborating entity \"LZE\" for hierarchy \"cpu1:main_processor\|datapath:Dpth\|LZE:P1\"" {  } { { "datapath.vhd" "P1" { Text "/home/student1/glicenji/coe608/labs/lab6.1/datapath.vhd" 177 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "UZE.vhd 2 1 " "Warning: Using design file UZE.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UZE-behv " "Info: Found design unit 1: UZE-behv" {  } { { "UZE.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/UZE.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 UZE " "Info: Found entity 1: UZE" {  } { { "UZE.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/UZE.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UZE cpu1:main_processor\|datapath:Dpth\|UZE:P2 " "Info: Elaborating entity \"UZE\" for hierarchy \"cpu1:main_processor\|datapath:Dpth\|UZE:P2\"" {  } { { "datapath.vhd" "P2" { Text "/home/student1/glicenji/coe608/labs/lab6.1/datapath.vhd" 179 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "RED.vhd 2 1 " "Warning: Using design file RED.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RED-behaviour " "Info: Found design unit 1: RED-behaviour" {  } { { "RED.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/RED.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RED " "Info: Found entity 1: RED" {  } { { "RED.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/RED.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RED cpu1:main_processor\|datapath:Dpth\|RED:P3 " "Info: Elaborating entity \"RED\" for hierarchy \"cpu1:main_processor\|datapath:Dpth\|RED:P3\"" {  } { { "datapath.vhd" "P3" { Text "/home/student1/glicenji/coe608/labs/lab6.1/datapath.vhd" 181 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "MUX_2.vhd 2 1 " "Warning: Using design file MUX_2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_2-description " "Info: Found design unit 1: MUX_2-description" {  } { { "MUX_2.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/MUX_2.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX_2 " "Info: Found entity 1: MUX_2" {  } { { "MUX_2.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/MUX_2.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2 cpu1:main_processor\|datapath:Dpth\|MUX_2:M2 " "Info: Elaborating entity \"MUX_2\" for hierarchy \"cpu1:main_processor\|datapath:Dpth\|MUX_2:M2\"" {  } { { "datapath.vhd" "M2" { Text "/home/student1/glicenji/coe608/labs/lab6.1/datapath.vhd" 185 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_ch1 MUX_2.vhd(18) " "Warning (10492): VHDL Process Statement warning at MUX_2.vhd(18): signal \"in_ch1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX_2.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/MUX_2.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_ch2 MUX_2.vhd(19) " "Warning (10492): VHDL Process Statement warning at MUX_2.vhd(19): signal \"in_ch2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX_2.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/MUX_2.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "alu32.vhd 2 1 " "Warning: Using design file alu32.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu32-description " "Info: Found design unit 1: alu32-description" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu32 " "Info: Found entity 1: alu32" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu32 cpu1:main_processor\|datapath:Dpth\|alu32:ALU " "Info: Elaborating entity \"alu32\" for hierarchy \"cpu1:main_processor\|datapath:Dpth\|alu32:ALU\"" {  } { { "datapath.vhd" "ALU" { Text "/home/student1/glicenji/coe608/labs/lab6.1/datapath.vhd" 201 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a alu32.vhd(27) " "Warning (10492): VHDL Process Statement warning at alu32.vhd(27): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b alu32.vhd(27) " "Warning (10492): VHDL Process Statement warning at alu32.vhd(27): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a alu32.vhd(28) " "Warning (10492): VHDL Process Statement warning at alu32.vhd(28): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b alu32.vhd(28) " "Warning (10492): VHDL Process Statement warning at alu32.vhd(28): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a alu32.vhd(30) " "Warning (10492): VHDL Process Statement warning at alu32.vhd(30): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b alu32.vhd(30) " "Warning (10492): VHDL Process Statement warning at alu32.vhd(30): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cOut alu32.vhd(30) " "Warning (10492): VHDL Process Statement warning at alu32.vhd(30): signal \"cOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a alu32.vhd(31) " "Warning (10492): VHDL Process Statement warning at alu32.vhd(31): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b alu32.vhd(31) " "Warning (10492): VHDL Process Statement warning at alu32.vhd(31): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cOut alu32.vhd(31) " "Warning (10492): VHDL Process Statement warning at alu32.vhd(31): signal \"cOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a alu32.vhd(35) " "Warning (10492): VHDL Process Statement warning at alu32.vhd(35): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b alu32.vhd(35) " "Warning (10492): VHDL Process Statement warning at alu32.vhd(35): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a alu32.vhd(39) " "Warning (10492): VHDL Process Statement warning at alu32.vhd(39): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b alu32.vhd(39) " "Warning (10492): VHDL Process Statement warning at alu32.vhd(39): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a alu32.vhd(43) " "Warning (10492): VHDL Process Statement warning at alu32.vhd(43): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b alu32.vhd(43) " "Warning (10492): VHDL Process Statement warning at alu32.vhd(43): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a alu32.vhd(44) " "Warning (10492): VHDL Process Statement warning at alu32.vhd(44): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b alu32.vhd(44) " "Warning (10492): VHDL Process Statement warning at alu32.vhd(44): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a alu32.vhd(46) " "Warning (10492): VHDL Process Statement warning at alu32.vhd(46): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b alu32.vhd(46) " "Warning (10492): VHDL Process Statement warning at alu32.vhd(46): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cOut alu32.vhd(46) " "Warning (10492): VHDL Process Statement warning at alu32.vhd(46): signal \"cOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a alu32.vhd(47) " "Warning (10492): VHDL Process Statement warning at alu32.vhd(47): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b alu32.vhd(47) " "Warning (10492): VHDL Process Statement warning at alu32.vhd(47): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cOut alu32.vhd(47) " "Warning (10492): VHDL Process Statement warning at alu32.vhd(47): signal \"cOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a alu32.vhd(53) " "Warning (10492): VHDL Process Statement warning at alu32.vhd(53): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a alu32.vhd(59) " "Warning (10492): VHDL Process Statement warning at alu32.vhd(59): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "result alu32.vhd(23) " "Warning (10631): VHDL Process Statement warning at alu32.vhd(23): inferring latch(es) for signal or variable \"result\", which holds its previous value in one or more paths through the process" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cOut alu32.vhd(23) " "Warning (10631): VHDL Process Statement warning at alu32.vhd(23): inferring latch(es) for signal or variable \"cOut\", which holds its previous value in one or more paths through the process" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cOut\[0\] alu32.vhd(23) " "Info (10041): Inferred latch for \"cOut\[0\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cOut\[1\] alu32.vhd(23) " "Info (10041): Inferred latch for \"cOut\[1\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cOut\[2\] alu32.vhd(23) " "Info (10041): Inferred latch for \"cOut\[2\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cOut\[3\] alu32.vhd(23) " "Info (10041): Inferred latch for \"cOut\[3\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cOut\[4\] alu32.vhd(23) " "Info (10041): Inferred latch for \"cOut\[4\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cOut\[5\] alu32.vhd(23) " "Info (10041): Inferred latch for \"cOut\[5\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cOut\[6\] alu32.vhd(23) " "Info (10041): Inferred latch for \"cOut\[6\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cOut\[7\] alu32.vhd(23) " "Info (10041): Inferred latch for \"cOut\[7\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cOut\[8\] alu32.vhd(23) " "Info (10041): Inferred latch for \"cOut\[8\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cOut\[9\] alu32.vhd(23) " "Info (10041): Inferred latch for \"cOut\[9\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cOut\[10\] alu32.vhd(23) " "Info (10041): Inferred latch for \"cOut\[10\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cOut\[11\] alu32.vhd(23) " "Info (10041): Inferred latch for \"cOut\[11\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cOut\[12\] alu32.vhd(23) " "Info (10041): Inferred latch for \"cOut\[12\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cOut\[13\] alu32.vhd(23) " "Info (10041): Inferred latch for \"cOut\[13\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cOut\[14\] alu32.vhd(23) " "Info (10041): Inferred latch for \"cOut\[14\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cOut\[15\] alu32.vhd(23) " "Info (10041): Inferred latch for \"cOut\[15\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cOut\[16\] alu32.vhd(23) " "Info (10041): Inferred latch for \"cOut\[16\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cOut\[17\] alu32.vhd(23) " "Info (10041): Inferred latch for \"cOut\[17\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cOut\[18\] alu32.vhd(23) " "Info (10041): Inferred latch for \"cOut\[18\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cOut\[19\] alu32.vhd(23) " "Info (10041): Inferred latch for \"cOut\[19\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cOut\[20\] alu32.vhd(23) " "Info (10041): Inferred latch for \"cOut\[20\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cOut\[21\] alu32.vhd(23) " "Info (10041): Inferred latch for \"cOut\[21\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cOut\[22\] alu32.vhd(23) " "Info (10041): Inferred latch for \"cOut\[22\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cOut\[23\] alu32.vhd(23) " "Info (10041): Inferred latch for \"cOut\[23\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cOut\[24\] alu32.vhd(23) " "Info (10041): Inferred latch for \"cOut\[24\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cOut\[25\] alu32.vhd(23) " "Info (10041): Inferred latch for \"cOut\[25\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cOut\[26\] alu32.vhd(23) " "Info (10041): Inferred latch for \"cOut\[26\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cOut\[27\] alu32.vhd(23) " "Info (10041): Inferred latch for \"cOut\[27\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cOut\[28\] alu32.vhd(23) " "Info (10041): Inferred latch for \"cOut\[28\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cOut\[29\] alu32.vhd(23) " "Info (10041): Inferred latch for \"cOut\[29\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cOut\[30\] alu32.vhd(23) " "Info (10041): Inferred latch for \"cOut\[30\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cOut\[31\] alu32.vhd(23) " "Info (10041): Inferred latch for \"cOut\[31\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] alu32.vhd(23) " "Info (10041): Inferred latch for \"result\[0\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] alu32.vhd(23) " "Info (10041): Inferred latch for \"result\[1\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] alu32.vhd(23) " "Info (10041): Inferred latch for \"result\[2\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] alu32.vhd(23) " "Info (10041): Inferred latch for \"result\[3\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] alu32.vhd(23) " "Info (10041): Inferred latch for \"result\[4\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] alu32.vhd(23) " "Info (10041): Inferred latch for \"result\[5\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] alu32.vhd(23) " "Info (10041): Inferred latch for \"result\[6\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] alu32.vhd(23) " "Info (10041): Inferred latch for \"result\[7\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] alu32.vhd(23) " "Info (10041): Inferred latch for \"result\[8\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] alu32.vhd(23) " "Info (10041): Inferred latch for \"result\[9\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] alu32.vhd(23) " "Info (10041): Inferred latch for \"result\[10\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] alu32.vhd(23) " "Info (10041): Inferred latch for \"result\[11\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] alu32.vhd(23) " "Info (10041): Inferred latch for \"result\[12\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] alu32.vhd(23) " "Info (10041): Inferred latch for \"result\[13\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] alu32.vhd(23) " "Info (10041): Inferred latch for \"result\[14\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] alu32.vhd(23) " "Info (10041): Inferred latch for \"result\[15\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] alu32.vhd(23) " "Info (10041): Inferred latch for \"result\[16\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] alu32.vhd(23) " "Info (10041): Inferred latch for \"result\[17\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] alu32.vhd(23) " "Info (10041): Inferred latch for \"result\[18\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] alu32.vhd(23) " "Info (10041): Inferred latch for \"result\[19\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] alu32.vhd(23) " "Info (10041): Inferred latch for \"result\[20\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] alu32.vhd(23) " "Info (10041): Inferred latch for \"result\[21\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] alu32.vhd(23) " "Info (10041): Inferred latch for \"result\[22\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] alu32.vhd(23) " "Info (10041): Inferred latch for \"result\[23\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] alu32.vhd(23) " "Info (10041): Inferred latch for \"result\[24\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] alu32.vhd(23) " "Info (10041): Inferred latch for \"result\[25\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] alu32.vhd(23) " "Info (10041): Inferred latch for \"result\[26\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] alu32.vhd(23) " "Info (10041): Inferred latch for \"result\[27\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] alu32.vhd(23) " "Info (10041): Inferred latch for \"result\[28\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] alu32.vhd(23) " "Info (10041): Inferred latch for \"result\[29\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] alu32.vhd(23) " "Info (10041): Inferred latch for \"result\[30\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] alu32.vhd(23) " "Info (10041): Inferred latch for \"result\[31\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pc.vhd 2 1 " "Warning: Using design file pc.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-description " "Info: Found design unit 1: pc-description" {  } { { "pc.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/pc.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Info: Found entity 1: pc" {  } { { "pc.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/pc.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc cpu1:main_processor\|datapath:Dpth\|pc:ProgCount " "Info: Elaborating entity \"pc\" for hierarchy \"cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\"" {  } { { "datapath.vhd" "ProgCount" { Text "/home/student1/glicenji/coe608/labs/lab6.1/datapath.vhd" 212 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "data_mem.vhd 2 1 " "Warning: Using design file data_mem.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-Description " "Info: Found design unit 1: data_mem-Description" {  } { { "data_mem.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/data_mem.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Info: Found entity 1: data_mem" {  } { { "data_mem.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/data_mem.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem cpu1:main_processor\|datapath:Dpth\|data_mem:D1 " "Info: Elaborating entity \"data_mem\" for hierarchy \"cpu1:main_processor\|datapath:Dpth\|data_mem:D1\"" {  } { { "datapath.vhd" "D1" { Text "/home/student1/glicenji/coe608/labs/lab6.1/datapath.vhd" 223 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr data_mem.vhd(21) " "Warning (10492): VHDL Process Statement warning at data_mem.vhd(21): signal \"addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_mem.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/data_mem.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "reg1.vhd 2 1 " "Warning: Using design file reg1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg1-description " "Info: Found design unit 1: reg1-description" {  } { { "reg1.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/reg1.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg1 " "Info: Found entity 1: reg1" {  } { { "reg1.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/reg1.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg1 cpu1:main_processor\|datapath:Dpth\|reg1:Z " "Info: Elaborating entity \"reg1\" for hierarchy \"cpu1:main_processor\|datapath:Dpth\|reg1:Z\"" {  } { { "datapath.vhd" "Z" { Text "/home/student1/glicenji/coe608/labs/lab6.1/datapath.vhd" 235 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "control.vhd 2 1 " "Warning: Using design file control.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-description " "Info: Found design unit 1: control-description" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 control " "Info: Found entity 1: control" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control cpu1:main_processor\|control:C1 " "Info: Elaborating entity \"control\" for hierarchy \"cpu1:main_processor\|control:C1\"" {  } { { "cpu1.vhd" "C1" { Text "/home/student1/glicenji/coe608/labs/lab6.1/cpu1.vhd" 167 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address control.vhd(32) " "Warning (10036): Verilog HDL or VHDL warning at control.vhd(32): object \"address\" assigned a value but never read" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "T control.vhd(28) " "Warning (10631): VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"T\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_IR control.vhd(28) " "Warning (10631): VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"clr_IR\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_IR control.vhd(28) " "Warning (10631): VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"ld_IR\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_PC control.vhd(28) " "Warning (10631): VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"ld_PC\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "inc_PC control.vhd(28) " "Warning (10631): VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"inc_PC\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_A control.vhd(28) " "Warning (10631): VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"clr_A\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_A control.vhd(28) " "Warning (10631): VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"ld_A\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_B control.vhd(28) " "Warning (10631): VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"clr_B\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_B control.vhd(28) " "Warning (10631): VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"ld_B\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_C control.vhd(28) " "Warning (10631): VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"clr_C\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_C control.vhd(28) " "Warning (10631): VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"ld_C\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_Z control.vhd(28) " "Warning (10631): VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"clr_Z\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_Z control.vhd(28) " "Warning (10631): VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"ld_Z\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DATA_Mux control.vhd(28) " "Warning (10631): VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"DATA_Mux\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "opcode control.vhd(28) " "Warning (10631): VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"opcode\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "funct control.vhd(28) " "Warning (10631): VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"funct\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "REG_Mux control.vhd(28) " "Warning (10631): VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"REG_Mux\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A_Mux control.vhd(28) " "Warning (10631): VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"A_Mux\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B_Mux control.vhd(28) " "Warning (10631): VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"B_Mux\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_op control.vhd(28) " "Warning (10631): VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"ALU_op\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IM_MUX1 control.vhd(28) " "Warning (10631): VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"IM_MUX1\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IM_MUX2 control.vhd(28) " "Warning (10631): VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"IM_MUX2\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IM_MUX2\[0\] control.vhd(28) " "Info (10041): Inferred latch for \"IM_MUX2\[0\]\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IM_MUX2\[1\] control.vhd(28) " "Info (10041): Inferred latch for \"IM_MUX2\[1\]\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IM_MUX1 control.vhd(28) " "Info (10041): Inferred latch for \"IM_MUX1\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_op\[0\] control.vhd(28) " "Info (10041): Inferred latch for \"ALU_op\[0\]\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_op\[1\] control.vhd(28) " "Info (10041): Inferred latch for \"ALU_op\[1\]\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_op\[2\] control.vhd(28) " "Info (10041): Inferred latch for \"ALU_op\[2\]\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_Mux control.vhd(28) " "Info (10041): Inferred latch for \"B_Mux\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_Mux control.vhd(28) " "Info (10041): Inferred latch for \"A_Mux\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_Mux control.vhd(28) " "Info (10041): Inferred latch for \"REG_Mux\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_Mux\[0\] control.vhd(28) " "Info (10041): Inferred latch for \"DATA_Mux\[0\]\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_Mux\[1\] control.vhd(28) " "Info (10041): Inferred latch for \"DATA_Mux\[1\]\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_Z control.vhd(28) " "Info (10041): Inferred latch for \"ld_Z\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_Z control.vhd(28) " "Info (10041): Inferred latch for \"clr_Z\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_C control.vhd(28) " "Info (10041): Inferred latch for \"ld_C\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_C control.vhd(28) " "Info (10041): Inferred latch for \"clr_C\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_B control.vhd(28) " "Info (10041): Inferred latch for \"ld_B\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_B control.vhd(28) " "Info (10041): Inferred latch for \"clr_B\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_A control.vhd(28) " "Info (10041): Inferred latch for \"ld_A\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_A control.vhd(28) " "Info (10041): Inferred latch for \"clr_A\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc_PC control.vhd(28) " "Info (10041): Inferred latch for \"inc_PC\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_PC control.vhd(28) " "Info (10041): Inferred latch for \"ld_PC\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_IR control.vhd(28) " "Info (10041): Inferred latch for \"ld_IR\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_IR control.vhd(28) " "Info (10041): Inferred latch for \"clr_IR\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[0\] control.vhd(28) " "Info (10041): Inferred latch for \"T\[0\]\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[1\] control.vhd(28) " "Info (10041): Inferred latch for \"T\[1\]\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[2\] control.vhd(28) " "Info (10041): Inferred latch for \"T\[2\]\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct\[24\] control.vhd(37) " "Info (10041): Inferred latch for \"funct\[24\]\" at control.vhd(37)" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct\[25\] control.vhd(37) " "Info (10041): Inferred latch for \"funct\[25\]\" at control.vhd(37)" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct\[26\] control.vhd(37) " "Info (10041): Inferred latch for \"funct\[26\]\" at control.vhd(37)" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct\[27\] control.vhd(37) " "Info (10041): Inferred latch for \"funct\[27\]\" at control.vhd(37)" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[28\] control.vhd(37) " "Info (10041): Inferred latch for \"opcode\[28\]\" at control.vhd(37)" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[29\] control.vhd(37) " "Info (10041): Inferred latch for \"opcode\[29\]\" at control.vhd(37)" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[30\] control.vhd(37) " "Info (10041): Inferred latch for \"opcode\[30\]\" at control.vhd(37)" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[31\] control.vhd(37) " "Info (10041): Inferred latch for \"opcode\[31\]\" at control.vhd(37)" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "reset_circuit.vhd 2 1 " "Warning: Using design file reset_circuit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reset_circuit-description " "Info: Found design unit 1: reset_circuit-description" {  } { { "reset_circuit.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/reset_circuit.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reset_circuit " "Info: Found entity 1: reset_circuit" {  } { { "reset_circuit.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/reset_circuit.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_circuit cpu1:main_processor\|reset_circuit:R1 " "Info: Elaborating entity \"reset_circuit\" for hierarchy \"cpu1:main_processor\|reset_circuit:R1\"" {  } { { "cpu1.vhd" "R1" { Text "/home/student1/glicenji/coe608/labs/lab6.1/cpu1.vhd" 200 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "cpu1:main_processor\|datapath:Dpth\|data_mem:D1\|mem~42 " "Warning: Inferred dual-clock RAM node \"cpu1:main_processor\|datapath:Dpth\|data_mem:D1\|mem~42\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } { { "data_mem.vhd" "mem~42" { Text "/home/student1/glicenji/coe608/labs/lab6.1/data_mem.vhd" 15 -1 0 } }  } 0 0 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_ALTSYNCRAM_INFERRED" "cpu1:main_processor\|datapath:Dpth\|data_mem:D1\|mem~42 " "Info: Inferred altsyncram megafunction from the following design logic: \"cpu1:main_processor\|datapath:Dpth\|data_mem:D1\|mem~42\" " { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info: Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Info: Parameter WIDTH_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Info: Parameter WIDTHAD_A set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Info: Parameter NUMWORDS_A set to 256" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Info: Parameter WIDTH_B set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Info: Parameter WIDTHAD_B set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Info: Parameter NUMWORDS_B set to 256" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info: Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info: Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Info: Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Info: Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } { { "data_mem.vhd" "mem~42" { Text "/home/student1/glicenji/coe608/labs/lab6.1/data_mem.vhd" 15 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu1:main_processor\|datapath:Dpth\|data_mem:D1\|altsyncram:mem_rtl_0 " "Info: Elaborated megafunction instantiation \"cpu1:main_processor\|datapath:Dpth\|data_mem:D1\|altsyncram:mem_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu1:main_processor\|datapath:Dpth\|data_mem:D1\|altsyncram:mem_rtl_0 " "Info: Instantiated megafunction \"cpu1:main_processor\|datapath:Dpth\|data_mem:D1\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Info: Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Info: Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Info: Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Info: Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Info: Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Info: Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info: Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Info: Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4fg1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_4fg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4fg1 " "Info: Found entity 1: altsyncram_4fg1" {  } { { "db/altsyncram_4fg1.tdf" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/db/altsyncram_4fg1.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_62k1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_62k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_62k1 " "Info: Found entity 1: altsyncram_62k1" {  } { { "db/altsyncram_62k1.tdf" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/db/altsyncram_62k1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "cpu1:main_processor\|control:C1\|ld_Z cpu1:main_processor\|control:C1\|ld_C " "Info: Duplicate LATCH primitive \"cpu1:main_processor\|control:C1\|ld_Z\" merged with LATCH primitive \"cpu1:main_processor\|control:C1\|ld_C\"" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 17 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:C1\|DATA_Mux\[1\] " "Warning: Latch cpu1:main_processor\|control:C1\|DATA_Mux\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|opcode\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|opcode\[31\]" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 30 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:C1\|DATA_Mux\[0\] " "Warning: Latch cpu1:main_processor\|control:C1\|DATA_Mux\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|opcode\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|opcode\[31\]" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 30 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[0\] " "Warning: Latch cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|ALU_op\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|ALU_op\[1\]" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[1\] " "Warning: Latch cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|ALU_op\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[2\] " "Warning: Latch cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|ALU_op\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[3\] " "Warning: Latch cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|ALU_op\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[4\] " "Warning: Latch cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|ALU_op\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[5\] " "Warning: Latch cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|ALU_op\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[6\] " "Warning: Latch cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|ALU_op\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[7\] " "Warning: Latch cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|ALU_op\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[8\] " "Warning: Latch cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|ALU_op\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[9\] " "Warning: Latch cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|ALU_op\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[10\] " "Warning: Latch cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|ALU_op\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[11\] " "Warning: Latch cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|ALU_op\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[12\] " "Warning: Latch cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|ALU_op\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[13\] " "Warning: Latch cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|ALU_op\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[14\] " "Warning: Latch cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|ALU_op\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[15\] " "Warning: Latch cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|ALU_op\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[16\] " "Warning: Latch cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|ALU_op\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[17\] " "Warning: Latch cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|ALU_op\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[18\] " "Warning: Latch cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|ALU_op\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[19\] " "Warning: Latch cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|ALU_op\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[20\] " "Warning: Latch cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|ALU_op\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[21\] " "Warning: Latch cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|ALU_op\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[22\] " "Warning: Latch cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|ALU_op\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[23\] " "Warning: Latch cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|ALU_op\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[24\] " "Warning: Latch cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|ALU_op\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[25\] " "Warning: Latch cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|ALU_op\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[26\] " "Warning: Latch cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|ALU_op\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[27\] " "Warning: Latch cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|ALU_op\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[28\] " "Warning: Latch cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|ALU_op\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[29\] " "Warning: Latch cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|ALU_op\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[30\] " "Warning: Latch cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|ALU_op\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[31\] " "Warning: Latch cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|ALU_op\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:C1\|A_Mux " "Warning: Latch cpu1:main_processor\|control:C1\|A_Mux has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|present_state.state_1 " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|present_state.state_1" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:C1\|clr_A " "Warning: Latch cpu1:main_processor\|control:C1\|clr_A has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|present_state.state_2 " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|present_state.state_2" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:C1\|ld_A " "Warning: Latch cpu1:main_processor\|control:C1\|ld_A has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|opcode\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|opcode\[31\]" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 30 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:C1\|B_Mux " "Warning: Latch cpu1:main_processor\|control:C1\|B_Mux has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|present_state.state_1 " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|present_state.state_1" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:C1\|clr_B " "Warning: Latch cpu1:main_processor\|control:C1\|clr_B has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|present_state.state_2 " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|present_state.state_2" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:C1\|ld_B " "Warning: Latch cpu1:main_processor\|control:C1\|ld_B has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|opcode\[28\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|opcode\[28\]" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 30 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:C1\|ld_C " "Warning: Latch cpu1:main_processor\|control:C1\|ld_C has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|present_state.state_2 " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|present_state.state_2" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:C1\|clr_C " "Warning: Latch cpu1:main_processor\|control:C1\|clr_C has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|present_state.state_2 " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|present_state.state_2" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:C1\|clr_Z " "Warning: Latch cpu1:main_processor\|control:C1\|clr_Z has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|present_state.state_2 " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|present_state.state_2" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:C1\|ALU_op\[2\] " "Warning: Latch cpu1:main_processor\|control:C1\|ALU_op\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|funct\[24\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|funct\[24\]" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 31 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:C1\|ALU_op\[0\] " "Warning: Latch cpu1:main_processor\|control:C1\|ALU_op\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|opcode\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|opcode\[31\]" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 30 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:C1\|IM_MUX1 " "Warning: Latch cpu1:main_processor\|control:C1\|IM_MUX1 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|opcode\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|opcode\[31\]" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 30 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:C1\|IM_MUX2\[1\] " "Warning: Latch cpu1:main_processor\|control:C1\|IM_MUX2\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|funct\[24\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|funct\[24\]" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 31 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:C1\|IM_MUX2\[0\] " "Warning: Latch cpu1:main_processor\|control:C1\|IM_MUX2\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|funct\[24\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|funct\[24\]" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 31 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:C1\|ALU_op\[1\] " "Warning: Latch cpu1:main_processor\|control:C1\|ALU_op\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|funct\[24\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|funct\[24\]" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 31 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:C1\|REG_Mux " "Warning: Latch cpu1:main_processor\|control:C1\|REG_Mux has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|opcode\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|opcode\[31\]" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 30 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:C1\|inc_PC " "Warning: Latch cpu1:main_processor\|control:C1\|inc_PC has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|present_state.state_2 " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|present_state.state_2" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:C1\|ld_PC " "Warning: Latch cpu1:main_processor\|control:C1\|ld_PC has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|opcode\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|opcode\[31\]" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 30 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "wEn GND " "Warning (13410): Pin \"wEn\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1096 " "Info: Implemented 1096 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "206 " "Info: Implemented 206 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "823 " "Info: Implemented 823 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Info: Implemented 64 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 181 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 181 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "215 " "Info: Peak virtual memory: 215 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr  8 17:57:42 2014 " "Info: Processing ended: Tue Apr  8 17:57:42 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
