{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1663885332982 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1663885332996 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 22 19:22:12 2022 " "Processing started: Thu Sep 22 19:22:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1663885332996 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663885332996 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663885332996 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1663885333877 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1663885333877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main_tb-hard " "Found design unit 1: main_tb-hard" {  } { { "ULA_tb.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1_PHI/ULA/ULA_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663885361819 ""} { "Info" "ISGN_ENTITY_NAME" "1 main_tb " "Found entity 1: main_tb" {  } { { "ULA_tb.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1_PHI/ULA/ULA_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663885361819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663885361819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-hard " "Found design unit 1: ULA-hard" {  } { { "ULA.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1_PHI/ULA/ULA.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663885361822 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1_PHI/ULA/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663885361822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663885361822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtrator-hard " "Found design unit 1: subtrator-hard" {  } { { "subtrator.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1_PHI/ULA/subtrator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663885361827 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtrator " "Found entity 1: subtrator" {  } { { "subtrator.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1_PHI/ULA/subtrator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663885361827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663885361827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-hard " "Found design unit 1: somador-hard" {  } { { "somador.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1_PHI/ULA/somador.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663885361830 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1_PHI/ULA/somador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663885361830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663885361830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift-hard " "Found design unit 1: shift-hard" {  } { { "shift.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1_PHI/ULA/shift.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663885361832 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift " "Found entity 1: shift" {  } { { "shift.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1_PHI/ULA/shift.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663885361832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663885361832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "porta_or.vhd 2 1 " "Found 2 design units, including 1 entities, in source file porta_or.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 porta_or-hard " "Found design unit 1: porta_or-hard" {  } { { "porta_or.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1_PHI/ULA/porta_or.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663885361835 ""} { "Info" "ISGN_ENTITY_NAME" "1 porta_or " "Found entity 1: porta_or" {  } { { "porta_or.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1_PHI/ULA/porta_or.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663885361835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663885361835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "porta_not.vhd 2 1 " "Found 2 design units, including 1 entities, in source file porta_not.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 porta_not-hard " "Found design unit 1: porta_not-hard" {  } { { "porta_not.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1_PHI/ULA/porta_not.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663885361837 ""} { "Info" "ISGN_ENTITY_NAME" "1 porta_not " "Found entity 1: porta_not" {  } { { "porta_not.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1_PHI/ULA/porta_not.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663885361837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663885361837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "porta_and.vhd 2 1 " "Found 2 design units, including 1 entities, in source file porta_and.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 porta_and-hard " "Found design unit 1: porta_and-hard" {  } { { "porta_and.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1_PHI/ULA/porta_and.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663885361840 ""} { "Info" "ISGN_ENTITY_NAME" "1 porta_and " "Found entity 1: porta_and" {  } { { "porta_and.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1_PHI/ULA/porta_and.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663885361840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663885361840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplex-hard " "Found design unit 1: multiplex-hard" {  } { { "multiplex.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1_PHI/ULA/multiplex.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663885361843 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplex " "Found entity 1: multiplex" {  } { { "multiplex.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1_PHI/ULA/multiplex.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663885361843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663885361843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incrementador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file incrementador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 incrementador-hard " "Found design unit 1: incrementador-hard" {  } { { "incrementador.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1_PHI/ULA/incrementador.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663885361847 ""} { "Info" "ISGN_ENTITY_NAME" "1 incrementador " "Found entity 1: incrementador" {  } { { "incrementador.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1_PHI/ULA/incrementador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663885361847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663885361847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decrementador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decrementador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decrementador-hard " "Found design unit 1: decrementador-hard" {  } { { "decrementador.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1_PHI/ULA/decrementador.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663885361850 ""} { "Info" "ISGN_ENTITY_NAME" "1 decrementador " "Found entity 1: decrementador" {  } { { "decrementador.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1_PHI/ULA/decrementador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663885361850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663885361850 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ULA " "Elaborating entity \"ULA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1663885361912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador somador:sum " "Elaborating entity \"somador\" for hierarchy \"somador:sum\"" {  } { { "ULA.vhd" "sum" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1_PHI/ULA/ULA.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663885361919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplex multiplex:mux " "Elaborating entity \"multiplex\" for hierarchy \"multiplex:mux\"" {  } { { "ULA.vhd" "mux" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1_PHI/ULA/ULA.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663885361922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtrator subtrator:sub " "Elaborating entity \"subtrator\" for hierarchy \"subtrator:sub\"" {  } { { "ULA.vhd" "sub" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1_PHI/ULA/ULA.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663885361924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "porta_or porta_or:p_or " "Elaborating entity \"porta_or\" for hierarchy \"porta_or:p_or\"" {  } { { "ULA.vhd" "p_or" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1_PHI/ULA/ULA.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663885361925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "porta_and porta_and:p_and " "Elaborating entity \"porta_and\" for hierarchy \"porta_and:p_and\"" {  } { { "ULA.vhd" "p_and" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1_PHI/ULA/ULA.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663885361927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "porta_not porta_not:p_not " "Elaborating entity \"porta_not\" for hierarchy \"porta_not:p_not\"" {  } { { "ULA.vhd" "p_not" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1_PHI/ULA/ULA.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663885361929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incrementador incrementador:inc " "Elaborating entity \"incrementador\" for hierarchy \"incrementador:inc\"" {  } { { "ULA.vhd" "inc" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1_PHI/ULA/ULA.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663885361931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift shift:shif " "Elaborating entity \"shift\" for hierarchy \"shift:shif\"" {  } { { "ULA.vhd" "shif" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1_PHI/ULA/ULA.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663885361932 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1663885363564 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1663885364408 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663885364408 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sel\[3\] " "No output dependent on input pin \"sel\[3\]\"" {  } { { "ULA.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1_PHI/ULA/ULA.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1663885364610 "|ULA|sel[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1663885364610 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "39 " "Implemented 39 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1663885364612 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1663885364612 ""} { "Info" "ICUT_CUT_TM_LCELLS" "21 " "Implemented 21 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1663885364612 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1663885364612 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1663885364660 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 22 19:22:44 2022 " "Processing ended: Thu Sep 22 19:22:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1663885364660 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1663885364660 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1663885364660 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1663885364660 ""}
