-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
-- Date        : Sun May  4 19:30:45 2025
-- Host        : younas-Latitude-7280 running 64-bit Ubuntu 20.04.6 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_pmon_3_0/design_1_noc_tg_pmon_3_0_sim_netlist.vhdl
-- Design      : design_1_noc_tg_pmon_3_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xcvh1582-vsva3697-2MP-e-S
-- --------------------------------------------------------------------------------
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2024.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
UyCWWcMezmLAHpDowUNzu8tDr1s2ab0s49TUFbL1lpEtvmNPp6uq+zCN3Tn3KVczEQlMw1A8PNRS
ev2uqjZkSqDHePQqB41rCtl1M1McR5CPkHG6XoWkMsWLiI+PN40edf2jhyIxONv98TrVRe1mZqkX
l/eJ+JfwN5CpKKrr4NA=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
JefitVZlZ3FMNOdBu+lkVLKkuOMazacq/FalI+qX0wZjAGV3uGWiofDy9tfoJvN5cMSBTt9kcML7
uC+XiLwp4h8uc8ymCk6l0F/X+011w+J0yNNXxgzyqjsXqjvBHXX9b4et4zL8Rt8mT/W5nHKmjPeo
kK0b6I3K8V4cc5atIrvzju90y/SgYsL0uJQQbEeWhGjZgqHKNfMKvau0tdR6CEWBPAqSyvRYJs3D
n4SOn1fTGd4UmL+a0DvCDpOZCkNyShcqUNv7m59MZaCPjQa6EUxNqzVA+d+gnl6qGRoyA4NWQfQH
YabbSPWMT138KuK2LYdJI4Mc5x1Y/LRI2nWFFA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
IeA2bHpz/yvqkYoFNvXWOe5uvdev9J8O3zO1PsxGaqZc2IJIN74eUhjRj/Q+iNCyLiM2vY4lgODF
bLAxBx/KvRqlnozEW7e8hQkwLQKUAIQebfzeyPoL7rekWu04wsMmBj/eMnNJeK2TgBqxteUYZj5f
kDuocp6vKrORpv1SBBQ=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
lleqt/VHBikST6NzZF4T4LbzTyAbZUtWAnX3UHvpoPFxlc1vM/hdVQA7oeA4rC853V+aDISX0REA
XwgKdw9/CnSGPj428JavD68zMnu/23PNsn7jT/3Obe8ZAXeBbGsM4Wosk1cSMcQysrrGbkd3iP78
yFat15NZyU8Iq4NL6KNynZ9qoCr9MC50DVu6n3RcxIcA9X1qAv267Sky+hUbFvXN2j9jCpnNy5Yk
Crh/x+jDBzHDvHDJLvo2X8NULJ791J+kEyzPIgfHKM9Z5Win3Isw8Ubih1CrBxyhnLIzRgxRt+QP
+Cyu4wvo0Ge56EAXM8nLKZbTfUc8SEmkU5VgAg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
BiqZbVBvc9yXZl7x8uA8caz135KKQbLLZUfUnl9D/s11P7mIk70iOGJCTYORTZrFQEpBwlgwDNsb
MvJBNh5JS4je2z5kbol10YKpOYwAJ5b3JAqW46NIIJ6QhY95gF+aXoxXC2a0W1i064JGQDHZPSb5
lDBDHUPe+leJLFSAC0FFDcCUPVjxyOPzcFeRFZTkCng6qI1dXN09fB1QCDGeQ23tGkWNe4I7XVNy
3LRlrPue2dJH6gdLooCLKfekhMzEa5holt/WLlKJfQsA8MoMnQ8wcPvEubxtSOUbDgmgKc9VlNO0
tYQnr1FYvieocKspDF3FW0usTAKsyk5R8ji42A==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
gVMeYwpF9Zcj2ley5PIP34tE/OCAbIacjeV+GrM1tLsgDTfY7yPkJHnC5JqEzPK5qtBjyw4wwyAU
IGnTjI2JN1TgzldC+jZTHfy0VveSJb/vcETCSwhS2QCkgl1KYniF7XPKODeQzvpMsvlUGM9Txrcp
LfkS03QH/VWiMnqnHK1poG8lslfvQ2Soe4DCiTME7/x//aaGFDn7R0RGabXS2xSl0kND4urDptvx
KZG6gl0oPsiZc9s+0aaMFnRIz0sI/y6dtYNCbw+VZ1MalbbNvE5+a0Coq561mhnEd08epPYxLeET
FV1l86LBfo9vQ+58wUvLUS0UMcn0YqPgrpTidQ==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2023_11", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
CcfVRR2xHAGKwG67D3vTmTxbsm4j++MDzGSAoN/BW8BKhS9tbpEyEPBFveR5Px6J/bS7c6BkA5Pl
0jsQyYNRHu16ci9dQ2cURBR3onQxCmPC7d9PMOL+94kr73DNTy2u1Y6y9C+SaRnqbqcC20eXCzFP
xCWPRBMyDd8plLXYAynYTDfH3Aik2BbroecM81J/sQ7m916hwE69AVAQsGrpKipx/pOfrgvNwECl
1YW2gvYfLcMvEl60m7qKU2fJB0bi8OF1SH/OUL6S1Z5X2UuCtNW1S3x4GWczHCxKMJ47TA4n9l6m
guxr2JHiCUyZqZ73HKsZmEn9NaddWWEBDQjUqg==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
iIZ70GOFfV68mmvcgMcObCVqTosSmuXAhdl1W5Za0aQ4ehwCLGaJT5M91JQiAoKgJAKFjCCstkOB
aPfaIA3jGRZOXbZnJBrjm+/wNsXTIv+SkQpNBOXF0oLAf+skRvIHjypAFZ7NLk+ibApPHSCL1ZI2
KIuFgbVunUJXopL7u72fQvjReIGUxtZ9IOhqi52gr65EJUjYq4sbdhtKxfUBG93ewjy/gT5o278z
ET8m2m4e2l1Mb7Q7+VPS7cmK/lzyxjddOix/3y+gPIY22mtT+KE7Un3HDC0ijXxPfng4n3gwAbCu
VTM7N8A3zFEd9A6qRhis8N+2aPkjFk4Uv3HdD4PaqUNQYJKVH4hvZ7Xzx3hHX4TbBm1hkV6Y7rzG
9oZfF7mXGD91rW7/dFImuTr3ClHMdIF6XCauiri8O+UKgVnaSBKXubvmybUW82hc2x5rJlO2gHn2
lQUnYyLCqeb8ENH5E26U07iEzacN7TJivIDorY7mgxVG99ykiFvhu8W9

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
p65I5fz6JWwL8uPg7/EhUdUns+WRNGw894FcSG86VqqsFUoeolUaXow2mOg1w7G0i4pv+XWxTUZ9
10fx5xV2h6F/NuMmzJy2tX27UqwlOOZbi8M+E802vbcaGotGVZ544aLmn60teU9p4VhoX43ru5nl
yloC7lYpRAkLi7PJs1UTaOb/w2Crw0NUouvJRRzp2XrB+jvHP7v9dNEkOqKIaUcbybbO7abC1No0
y2C5am2mfdLenZMo/8cCNMpj+ST/nUL6fWODXyalXLD9pGGa4pV8fueAYW9qD1ipSrq9eUG2RuBX
OywcyulXtEYcJiIBmlsx4it5K9UvBmOwa0Nzbw==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 4544)
`protect data_block
sn4gNJE31C0BiEqtI+rFCI0Up2gXCYh9FGYp5ccp+p96FY7vp9b3Zea4jJJ3vcVouYDSVXZMv1GG
sDQUqSXgYuvWOpIKJTNR0G70PmVcs+IwTLE3imCuK0ioQwJii3n4A8wn7/FKSuQ3ZPjoTJ4kApLs
Sek4XZ0jKPI8WPyFFeKZOXr6k9hOjmTWi+ijOT8V6XO5QShDnENQ2fBZdMVE+NvzAhfRj1vpg3rT
dEmTJpABIcf8U1r2ttTtFqsspKvEpllvOIwNPSIFVSnB4WlIw+Lhda8OIF51njIvA/985jclcCTj
4ZvWXAlB8IPa71v11g8n94k/C/H1SaMVb7dIc7u6YJFFe6McaxlaSEVLY/JfnWXMyCvAfRSWNVC0
GcX7Hla6KCoaEmvKVVn3quWIKPe7M3pRz8U2hVH0PppOrbD9F8QMYBvIn/ZuL7H5NdyWpo1NhZ5H
W0/UvkYPi4hFm+Z2dBQ+JeTGnQKUZG5Z362CKwczJAMFPzp5IBxWTDYBn7swaGiSGBTsMPE6Mh4T
r/V2aWOVHwQpdbt+1MWyeoyYwKDQjVlAl3NMZ7/MkMaE7l0HenbL+x7Hh1NLTg1LXoYFib3qgGA2
0TTP7kHFhs9au+5e5z7WgdnSKLC9A9B1fZOhhjxL7G3/HUR/eSsqZVA6XxFYe8MfKhyc9KldFOK2
UZhAUwpV3U7250dA28kZacQOkdrXYlRxuIzFCnBU6SYKPxO9I7ti22osZCh+erx+/EH17KiXKakt
gZZchY/Q7WWda0eyXjokNmZ8sdJkHgdMQ0MJHRNLqfi8CbqlKeLn2BfvmmGUgvAUm3khsFi5iP/y
3bxWzCXCnovgwM5XV1REmmUNPB1D5N2soMAS3d/8uTRsWAHHkS+uN2uZQmcA0CHwh1dDRMjfBNy3
/c3uvF8fqGopdce8ICGOUy/1fXuCSDy7SA4+6ovppHqgcQlnVM4evhQUNqosr3z0LsZpvIqGbvVs
1Vbv3IWMk/v64ZSx6jV3nvv4o4nT3CzNSEEfHRz7tFvxcDVf4Qt3pK11KckEA86cDg5Xu83kHA6S
1ey1IPZDHmYl2nLGh7cVV1vUDFxyZTM5zbOHOYl5+frJLW1a8CT4+M0oUciY//gS3VumFVHwkK/R
0bz+7CdG0iKj5tk4hs6h4hL4wMnlOkNGDmuXE3dvs0VAJgbK18gjhzNBTMabO0TRnLpPZHYx1gEc
j7DyUgxphTOoFHpHeZQT7RqZyQM0XXcAUMERQI6z06JIMaULYDR9wI2Z+bSnHjabCCE+bneiXxz5
AkGfg6uMsBSn+YrHNMjjQB+9WhCYB8clNSWFGVSk25Sdc4ox7YrE8oWwYkaRk4+Cda/I9NTbBowk
sfuuLqHrFdMGiv6dOiph83Ov9eOMAJf8pUHxWFUgQ5QnBl3loIgtNEN4MYM5UPJSaDn4tTgiO5P3
88HOWZuftxGNxg0aZKrwhv+Gh5QWNVmbmtJ3/T/RECqbpuPIXO4ae9l/rP+u6+Yo2LPDFKdK3qDo
V5/I5BetidREW65ut7i1FXqDpTpD2wTou0zT3WeMU87f17+RcW7VoSbuSEGmusSVHo7ZfVD4KN8Z
egxvIHQzbfosPr+fjyBuUXaIyY3jFqJxx4LDd0rY4iqD6PIRmPZH5UDpLPsb2AgDXB1gSGHJVNhq
dTG8GHZKGCZai6lxITw5OUekkRPmVa+i2/qImCpbRy8Z/pMKWUigIOrwTB1jovuipV096HaqhlJa
r1F/sNLxphdN74A98bXjgIzjl9UEdpk2nRmCAyJ9ljAO7/J7dzK88mj9Zqr8ESWop7WgOKNB9FhF
rhbrrzv6Mcqn1HoWEnQQmzZqrLeRDw9UG2a/a2Gr3rEoaIyNf7PU3GVj8jF8D3U/2XrnLZQYRYRY
y4BuHM6l7GBVf7KZcdmbvqxfhDK1cvhCehwnF3xLefDohUKkV6U0+ilVMKVpzoGHUpIRva6O+hZ1
EATXg3P0IhCOE+fBswR7MriXKWZje8i0dHfDk/iq65kOIM/h4Eth58eFUbIsldeDwvqKvkjCSD59
yjUOcMoBXDPReohhHqHNGae4EcJo7OVDivcPIX8YGDmWFefx7TR/KH6mnzPqNHbrwheSFBkG59i/
W2GfhMphACw3dwHHaDEbuiLVHlClJiF7WJAY7eZwMHzeRXuZIboVi7l1BEKJ5qumtqUeX0w/x8QD
P/a6+tAJpqeSZY9C6cUtzo4w+GVS1eXBT2digKQMaco+RzsqsnSnazY+IMdIHuu5VceiL8aoFTh0
gofbmPtMdU+V2e7dEJS6GhmzsPd+3kRxv+E/CA/hoa23t9OTgdqMtnfpxiByxrFxg4NlvIiSSmsG
r0P7GQjUgTxVyWBvRDJ+mUG9XlN6j4mFCA/TQ186ZD+a9t+AiDyqAkgwGX/SpDqWkv15E256CD2t
4U42yUbAwXMzcS/uo5crmHezZ5AnabjPMJIOjHFU4H6HW0l5NaPpH7JM9wbgzerfSNJ4Pvh9dFa8
vI2WIr0eNGDnTk7gXPwUnHaiTQ9VvIu2XQz0QbLUTKaUlWBZN1p5pv8PpMe41lUnvSuqFNWedMOO
aLnnFOSo57TKZPOorjN9k66fHw7uKPqVFkBVL/d2sbwgJDwtxkZuN87D9eCp/iLQZk3LstLKLezc
Zh1Rh4gPrRian5iEaqpQsL1UUPJZ6EAGjSw1BNAKYX3TMRjHomJNd2SdKo8VvAH/xB4kMXolOyqS
1qWzrRezBugHhL6dJpfJpm+53MW6qzjc3TdGr/hxMhWcsTFEvlc3iPTWybNjpCAwjX664dlTAcaQ
ypzT4K7buc9FcvRwdNKA1Rjj8+ug5zi+pTVtTgRx0trleY1GznE/Ej1Gc9esi+erE5oFcmnLDZnz
+I0DnfV6SEsWOBP/yCRx00YRBFYhtJRFmtn29s+ImYz59wJxaPyzumvB+ukh/aAROcZZc4Bj9gBl
EQCnaxY+1Xvd/VLssyRcmN0mExcG1UTFX5EGB74XVerGZdOKfM1A0wIfFbRrJKmN28u5Cxwdyx0V
AUQsHxk6Fw9azSUa0EDFtjwBJwfIabOCokfOn2ChvYiAbS/zGrtQlGDWRuWtnIomOIygj7KQkoAx
eI7OnLjqT+HSBdiTh6UoXT4JNDLoR3MYulOouiVWx1b/16P5cm0Vm1Clby/5pm/HUp3a0cPsM3uP
cncuXS09UiFmi4DeBqor5lZB/hT9j4EYuZ39XXvRx+ZnirrVb6RByNLr5qy43+4Xaxnnho5+V3rT
QdnAyG2PDXr5mMxbbXc4APzNEcvzOTvbg8NypmIPJvLGcX1IbRpFi9Y0hRKTnPWhALZbIdVoxRRy
wSgFVxSOE4Zfe7Q7STDDba8RknWkMqlYWklsYN6GbecRBHCDkeB+rCGNhNBsw8vDa1LfUakJer8e
SC14ABBgOtrWKCA+DhGbragmw8aVT8RKzVYMc3WlgCsyV/LRqPIIx8OsJhQMHS4Wq4vav7CZOOeB
+yGfPV0gl20mtmjZYVwB0naZJnNRudkNppna+D5xM7YKg6gC9EGmbq9aZvX7n5qF1uzCvMK+ZyBG
aRBqW6HLAgiQg8+ZxlvdCTmnmIw/wFM2l3qdcRITq45DnAuvpeSAVP/cM/tOLOX610EBaXtFzXfm
77X0vLYExQBQN+hT7ruPCIGHzalgbRBk3ygz/G9DVozYF9TWpe+IsMTNJhThCY2KaKqn9PI1jHiP
n3WKWwyB2AxplAH6K/PCAy6gACeP7TrmGv1zduJVy4KTEeCyIydHNq+nGEek5CHqWjp55poVNYCF
5CWEqvLF88drTpArxBHv1/6WrjPLjeR419moMRKmT+t+sNFhnkDpALSk+1xqFMoo59A1nUy0t+JP
qCq5WoE7Ikvd/88PHj5LjXiV3sdFei3Y3iZlB2E00HaDwnoah5a6zVkXNN1FL3NhAOwMyBfTGF6c
D6h60by+tOLLjd+yBVwTxKcWSPAD/7pSmZzisBLM5t88i3yjzPZdUvD7yEt0gHDLM1Sunnu4dj75
aQZ5SVcvZzxNQTqeoYlKTBSRiGw9an4tqMLftuDJq5/23SALZpW0ju+QhoeDoJLXHuvA9XSx1cXV
w61ceJD1kEIS+Amb/vvygW1i7wfo3e6NOhXl2pyMqnzMz0YfD4dabfTfkbF1PsvNiOiGcvhNAfxD
WNO6/u3zbNXDzcwEWvW4z/hlplr0pvtXNEdoAFJP+GkGMgyn3EHft2BQmToIPKzIrFi4QVtKIvRD
xPh8u16XociEdjSMzEihTFwh3cHCKVWn1a3PjHxMiVU8JDCKKN6bdnezRuX0wRdO20sN0ctntF5z
Zajw7i7TcYiTwq6e77vi9++hvTtNUfpZOaUzzL3wrLY1TNYu3X18p47EWTlSSD6w5ZV6PtfPo45F
BXqVHUgq/KtThibB9Or62D++Y9qVY5FmHanzKbqkSEm/dt1ARw8dIB2txRkpZo37OBkbmruqSAfn
jgm6ahlhjuklzhvOn06/xX6cVqPJIigDqCryvwGZsADNFr7MyV501s6iu/3dUKJzXf+5jsdl1WNW
fkEVE7A7YbXwZOsXj+mj9+UpXzhNJprZvXzaYYgvzxJnEoRAbNt6NmkYN5EwqcXVwf9YhdHalr6Y
m2vR3gt5hSK4Qr9d2h1YeydMYE3LMbJjpYzfSnvGW3/1jD3QblckTe48RhF3AU6Y5XcU0LJUIgoo
ELpRL9WSWJAmsXqM3I7J8qcwX25xZDJ6ncRtnF7FSsQJ+153g1WyBaOqY/JjXQoYjVqbL1cq9UGE
VjurerehrqCvpK+Yg+gQw63mMK4CPkxUCUEZWc67tp6NbWXlZD1N97uQ3AAU9L4llR5nL39NJdaz
AfO1Kn7vko0rhb1prQhfHvqFmtT+CtbEymD+cLiUpt7ccAWSRwbk5qWMyilI2g9IiksC+t5sE1rq
DI3XQDqg0QgN6LAnvlPaszthQqrnxHTcMI7+KQ1BtKOimPqT/gVDAINviAaXQFpaV0UsnI/OyNei
lOVaurKuE6SdSdd8n0xCAODpTGpPRh+AlewrFpbOB8VO6DnJGmxJeSBJHkqinHen6DZgXDR4xaiU
8fmfMcxffyfyQ/6NLYUmZtKkdD2fCof28B8F1/REZNounjLQWJQSOv35PX3hh+5eU5YR2XFSTrVG
ySocHj5FtDsao8zz+0vfoQ6xoWiANZWwGSB0lHhGO240/x+2YCYoQQsVhijDYVn7B8pNIdk/LR1+
Z09Rur2vMP/8lpO2WjWNuiV4QfkmV19jaUOENFdEhgwaJF/4dH+Wec5Pl/DvMX8ecY+xwrjlfqto
EgTtF3jip7y0MaivR4CXA9kjMTLCPLdZNk0WnXRIBdiqbt6yDME/IeyhM0lhg4iXYXmLQzMhbEss
gKrrYft+6fnWqc/cJCopJtSz0pdIRN4uhrDoZ+Z+NhX8EqTM15vlzzvhUbbBmqH9fKBrt6u7giXN
Yl0/H1fLIEvipSDuuwNiiTB9+JATQbYTVM2hdmH4+k1/wBxyxQZ1NKwsFZTj6/Nf5AinP7r54XN3
qPFHREEZ515+cYgu1iXwDevQWUoyeWPde4hiv6avnSGCe8JDW3cTwnh1GFFwaWb3zrHar22xd4DV
HH58KMps60vAQtL7pNxEjJ+QKOQIZRvqZF/Y+Qi5ffH6lCyZenCB9E0kdFYobj5X+g+h4PYJyuOu
bcZbvFCEFpH4ctZ7Xk7n5ZVfWdI9Byh3EybRjjzqXp/dvHsK/V4XT5xh4s+KzfL8r0hgHwRiPdPq
d8kqUSDItupTAIsOvLu5O2kkgjukwJFtjJs8qROPnRzePvwA5rQ4dmqE8XT8OYdBYw4g3GieEEwz
n1WU3BdobVQsG2JEgkzKYoUx+D2MZwEdfsuMDa6E+H/V34KdfvDjJq2rMFZcJbHUu4UsSRsN0vAm
GwURXMREYRts9s74phiX8/Aj1m/saOfs4cpqFqdAJ/LPt74HoNa/yKnTHYY+fg9bzB7FCdzV+jB0
k/+3GA4Op4+MdJqp+kzVfq2Eq/9R4ehQHO2WwE4MdFby8rXCSW+xbJo=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_noc_tg_pmon_3_0 is
  port (
    axi_arst_n : in STD_LOGIC;
    axi_aclk : in STD_LOGIC;
    axi_awid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_awaddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_awvalid : in STD_LOGIC;
    axi_awready : in STD_LOGIC;
    axi_wdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    axi_wstrb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_wlast : in STD_LOGIC;
    axi_wvalid : in STD_LOGIC;
    axi_wready : in STD_LOGIC;
    axi_bready : in STD_LOGIC;
    axi_bid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_bvalid : in STD_LOGIC;
    axi_arid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_araddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_arvalid : in STD_LOGIC;
    axi_arready : in STD_LOGIC;
    axi_rready : in STD_LOGIC;
    axi_rid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_rdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_rlast : in STD_LOGIC;
    axi_rvalid : in STD_LOGIC;
    dummy_out : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_noc_tg_pmon_3_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_noc_tg_pmon_3_0 : entity is "design_1_noc_tg_pmon_3_0,axi_pmon_v1_0_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_noc_tg_pmon_3_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_noc_tg_pmon_3_0 : entity is "axi_pmon_v1_0_2,Vivado 2024.2";
end design_1_noc_tg_pmon_3_0;

architecture STRUCTURE of design_1_noc_tg_pmon_3_0 is
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of inst : label is 512;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of inst : label is 12;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of inst : label is 16;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of inst : label is 64;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of inst : label is 64;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of inst : label is 64;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of inst : label is 64;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of inst : label is 256;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of inst : label is 7;
  attribute C_AXI_PROTOCOL : string;
  attribute C_AXI_PROTOCOL of inst : label is "AXI4";
  attribute PARAM_AXI_TG_ID : integer;
  attribute PARAM_AXI_TG_ID of inst : label is 3;
  attribute PRINT_LATENCIES : string;
  attribute PRINT_LATENCIES of inst : label is "OFF";
  attribute SIMULATION : string;
  attribute SIMULATION of inst : label is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of inst : label is "true";
  attribute tCK : integer;
  attribute tCK of inst : label is 3333;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of axi_aclk : signal is "xilinx.com:signal:clock:1.0 CLK CLK";
  attribute X_INTERFACE_MODE : string;
  attribute X_INTERFACE_MODE of axi_aclk : signal is "slave";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of axi_aclk : signal is "XIL_INTERFACENAME CLK, ASSOCIATED_BUSIF S_AXI:S_AXIS, ASSOCIATED_RESET axi_arst_n, FREQ_HZ 300000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_noc_clk_gen_0_axi_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute X_INTERFACE_INFO of axi_arst_n : signal is "xilinx.com:signal:reset:1.0 RST_N RST";
  attribute X_INTERFACE_MODE of axi_arst_n : signal is "slave";
  attribute X_INTERFACE_PARAMETER of axi_arst_n : signal is "XIL_INTERFACENAME RST_N, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute X_INTERFACE_INFO of axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute X_INTERFACE_INFO of axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute X_INTERFACE_INFO of axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute X_INTERFACE_INFO of axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute X_INTERFACE_INFO of axi_rlast : signal is "xilinx.com:interface:aximm:1.0 S_AXI RLAST";
  attribute X_INTERFACE_INFO of axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute X_INTERFACE_INFO of axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute X_INTERFACE_INFO of axi_wlast : signal is "xilinx.com:interface:aximm:1.0 S_AXI WLAST";
  attribute X_INTERFACE_INFO of axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute X_INTERFACE_INFO of axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute X_INTERFACE_INFO of axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute X_INTERFACE_INFO of axi_arburst : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARBURST";
  attribute X_INTERFACE_INFO of axi_arcache : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARCACHE";
  attribute X_INTERFACE_INFO of axi_arid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARID";
  attribute X_INTERFACE_INFO of axi_arlen : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARLEN";
  attribute X_INTERFACE_INFO of axi_arsize : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARSIZE";
  attribute X_INTERFACE_INFO of axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute X_INTERFACE_INFO of axi_awburst : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWBURST";
  attribute X_INTERFACE_INFO of axi_awcache : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWCACHE";
  attribute X_INTERFACE_INFO of axi_awid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWID";
  attribute X_INTERFACE_MODE of axi_awid : signal is "monitor slave";
  attribute X_INTERFACE_PARAMETER of axi_awid : signal is "XIL_INTERFACENAME S_AXI, DATA_WIDTH 256, PROTOCOL AXI4, FREQ_HZ 300000000, ID_WIDTH 7, ADDR_WIDTH 64, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN design_1_noc_clk_gen_0_axi_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_awlen : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWLEN";
  attribute X_INTERFACE_INFO of axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWPROT";
  attribute X_INTERFACE_INFO of axi_awsize : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWSIZE";
  attribute X_INTERFACE_INFO of axi_bid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BID";
  attribute X_INTERFACE_INFO of axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute X_INTERFACE_INFO of axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute X_INTERFACE_INFO of axi_rid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RID";
  attribute X_INTERFACE_INFO of axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute X_INTERFACE_INFO of axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute X_INTERFACE_INFO of axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
begin
inst: entity work.design_1_noc_tg_pmon_3_0_axi_pmon_v1_0_2
     port map (
      axi_aclk => '0',
      axi_araddr(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axi_arburst(1 downto 0) => B"00",
      axi_arcache(3 downto 0) => B"0000",
      axi_arid(6 downto 0) => B"0000000",
      axi_arlen(7 downto 0) => B"00000000",
      axi_arready => '0',
      axi_arsize(2 downto 0) => B"000",
      axi_arst_n => axi_arst_n,
      axi_arvalid => '0',
      axi_awaddr(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axi_awburst(1 downto 0) => B"00",
      axi_awcache(3 downto 0) => B"0000",
      axi_awid(6 downto 0) => B"0000000",
      axi_awlen(7 downto 0) => B"00000000",
      axi_awprot(2 downto 0) => B"000",
      axi_awready => '0',
      axi_awsize(2 downto 0) => B"000",
      axi_awvalid => '0',
      axi_bid(6 downto 0) => B"0000000",
      axi_bready => '0',
      axi_bresp(1 downto 0) => B"00",
      axi_bvalid => '0',
      axi_rdata(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      axi_rid(6 downto 0) => B"0000000",
      axi_rlast => '0',
      axi_rready => '0',
      axi_rresp(1 downto 0) => B"00",
      axi_rvalid => '0',
      axi_wdata(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      axi_wlast => '0',
      axi_wready => '0',
      axi_wstrb(31 downto 0) => B"00000000000000000000000000000000",
      axi_wvalid => '0',
      axis_tdata(511 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      axis_tdest(11 downto 0) => B"000000000000",
      axis_tid(15 downto 0) => B"0000000000000000",
      axis_tkeep(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axis_tlast => '0',
      axis_tready => '0',
      axis_tstrb(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axis_tuser(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axis_tvalid => '0',
      dummy_out => dummy_out
    );
end STRUCTURE;
