
// Library name: CORE65GPSVT
// Cell name: HS65_GS_DFPRQX4
// View name: cmos_sch
subckt HS65_GS_DFPRQX4 CP D Q RN inh_gnd inh_gnds inh_vdd inh_vdds
M14 (CPI CPN inh_vdd inh_vdds) psvtgp w=0.29 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M21 (net053 net0113 inh_vdd inh_vdds) psvtgp w=0.2 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M12 (CPN CP inh_vdd inh_vdds) psvtgp w=0.29 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M27 (net0139 CPI net069 inh_vdds) psvtgp w=0.2 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M16 (net0113 net35 net0146 inh_vdds) psvtgp w=0.29 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M20 (net35 CPN net053 inh_vdds) psvtgp w=0.2 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M38 (net0146 RNN inh_vdd inh_vdds) psvtgp w=0.29 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M24 (net0145 CPN net0139 inh_vdds) psvtgp w=0.3 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M28 (net0130 net0139 inh_vdd inh_vdds) psvtgp w=0.2 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M26 (net069 net0130 inh_vdd inh_vdds) psvtgp w=0.2 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M22 (net0145 net0113 inh_vdd inh_vdds) psvtgp w=0.3 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M32 (Q net0139 inh_vdd inh_vdds) psvtgp w=0.55 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M36 (net0139 RN inh_vdd inh_vdds) psvtgp w=0.2 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M34 (RNN RN inh_vdd inh_vdds) psvtgp w=0.3 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M41 (net35 CPI net0112 inh_vdds) psvtgp w=0.3 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M40 (net0112 D inh_vdd inh_vdds) psvtgp w=0.34 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M17 (net0113 net35 inh_gnd inh_gnds) nsvtgp w=0.2 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M13 (CPN CP inh_gnd inh_gnds) nsvtgp w=0.29 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M15 (CPI CPN inh_gnd inh_gnds) nsvtgp w=0.2 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M19 (net35 CPI net0109 inh_gnds) nsvtgp w=0.2 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M18 (net0109 net0113 inh_gnd inh_gnds) nsvtgp w=0.2 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M29 (net0139 CPN net0133 inh_gnds) nsvtgp w=0.2 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M25 (net0145 CPI net0139 inh_gnds) nsvtgp w=0.3 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M31 (net0130 net0139 inh_gnd inh_gnds) nsvtgp w=0.2 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M23 (net0145 net0113 inh_gnd inh_gnds) nsvtgp w=0.3 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M30 (net0133 net0130 net0190 inh_gnds) nsvtgp w=0.2 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M37 (net0190 RN inh_gnd inh_gnds) nsvtgp w=0.2 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M33 (Q net0139 inh_gnd inh_gnds) nsvtgp w=0.39 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M39 (net0113 RNN inh_gnd inh_gnds) nsvtgp w=0.2 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M35 (RNN RN inh_gnd inh_gnds) nsvtgp w=0.2 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M43 (net0180 D inh_gnd inh_gnds) nsvtgp w=0.2 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M42 (net35 CPN net0180 inh_gnds) nsvtgp w=0.2 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
ends HS65_GS_DFPRQX4
// End of subcircuit definition.

// Library name: CORE65GPSVT
// Cell name: HS65_GS_NAND3AX6
// View name: cmos_sch
subckt HS65_GS_NAND3AX6 A B C Z inh_gnd inh_gnds inh_vdd inh_vdds
M67 (net20 B net16 inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M29 (net24 A inh_gnd inh_gnds) nsvtgp w=0.2 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M64 (net16 net24 inh_gnd inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M3 (Z C net20 inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M66 (Z C inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M65 (Z B inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M4 (Z net24 inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M31 (net24 A inh_vdd inh_vdds) psvtgp w=0.28 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
ends HS65_GS_NAND3AX6
// End of subcircuit definition.

// Library name: CORE65GPSVT
// Cell name: HS65_GS_NAND4ABX3
// View name: cmos_sch
subckt HS65_GS_NAND4ABX3 A B C D Z inh_gnd inh_gnds inh_vdd inh_vdds
M64 (net19 net23 inh_gnd inh_gnds) nsvtgp w=0.35 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M67 (Z D net11 inh_gnds) nsvtgp w=0.35 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M2 (net23 B inh_gnd inh_gnds) nsvtgp w=0.2 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M96 (net11 C net19 inh_gnds) nsvtgp w=0.35 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M3 (net23 A inh_gnd inh_gnds) nsvtgp w=0.2 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M104 (Z C inh_vdd inh_vdds) psvtgp w=0.49 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M65 (Z net23 inh_vdd inh_vdds) psvtgp w=0.49 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M1 (net23 B net47 inh_vdds) psvtgp w=0.35 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M0 (net47 A inh_vdd inh_vdds) psvtgp w=0.35 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M66 (Z D inh_vdd inh_vdds) psvtgp w=0.49 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
ends HS65_GS_NAND4ABX3
// End of subcircuit definition.

// Library name: CORE65GPSVT
// Cell name: HS65_GS_NAND4ABX6
// View name: cmos_sch
subckt HS65_GS_NAND4ABX6 A B C D Z inh_gnd inh_gnds inh_vdd inh_vdds
M64 (net19 net23 inh_gnd inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M67 (Z D net11 inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M2 (net23 B inh_gnd inh_gnds) nsvtgp w=0.32 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M96 (net11 C net19 inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M3 (net23 A inh_gnd inh_gnds) nsvtgp w=0.32 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M104 (Z C inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M65 (Z net23 inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M1 (net23 B net47 inh_vdds) psvtgp w=0.55 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M0 (net47 A inh_vdd inh_vdds) psvtgp w=0.55 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M66 (Z D inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
ends HS65_GS_NAND4ABX6
// End of subcircuit definition.

// Library name: CORE65GPSVT
// Cell name: HS65_GS_NOR3X4
// View name: cmos_sch
subckt HS65_GS_NOR3X4 A B C Z inh_gnd inh_gnds inh_vdd inh_vdds
M92 (net0178 B net0156 inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M66 (Z C net0178 inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M65 (net0156 A inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M96 (Z B inh_gnd inh_gnds) nsvtgp w=0.44 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M67 (Z A inh_gnd inh_gnds) nsvtgp w=0.44 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M64 (Z C inh_gnd inh_gnds) nsvtgp w=0.44 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
ends HS65_GS_NOR3X4
// End of subcircuit definition.

// Library name: CORE65GPSVT
// Cell name: HS65_GS_NOR4ABX2
// View name: cmos_sch
subckt HS65_GS_NOR4ABX2 A B C D Z inh_gnd inh_gnds inh_vdd inh_vdds
M5 (Z D net041 inh_vdds) psvtgp w=0.435 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M4 (net041 C net013 inh_vdds) psvtgp w=0.435 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M25 (net042 A inh_vdd inh_vdds) psvtgp w=0.28 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M0 (net013 net042 inh_vdd inh_vdds) psvtgp w=0.435 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M24 (net042 B inh_vdd inh_vdds) psvtgp w=0.28 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M27 (net45 A inh_gnd inh_gnds) nsvtgp w=0.2 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M26 (net042 B net45 inh_gnds) nsvtgp w=0.2 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M3 (Z D inh_gnd inh_gnds) nsvtgp w=0.2 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M2 (Z C inh_gnd inh_gnds) nsvtgp w=0.2 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M1 (Z net042 inh_gnd inh_gnds) nsvtgp w=0.2 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
ends HS65_GS_NOR4ABX2
// End of subcircuit definition.

// Library name: CORE65GPSVT
// Cell name: HS65_GS_CBI4I6X5
// View name: cmos_sch
subckt HS65_GS_CBI4I6X5 A B C D Z inh_gnd inh_gnds inh_vdd inh_vdds
M10 (Z D inh_gnd inh_gnds) nsvtgp w=0.44 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M9 (net033 B inh_gnd inh_gnds) nsvtgp w=0.66 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M11 (Z C net033 inh_gnds) nsvtgp w=0.66 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M6 (net033 A inh_gnd inh_gnds) nsvtgp w=0.66 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M14 (net046 C inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M12 (net046 B net93 inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M13 (net93 A inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M2 (Z D net046 inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
ends HS65_GS_CBI4I6X5
// End of subcircuit definition.

// Library name: CORE65GPSVT
// Cell name: HS65_GS_AOI211X4
// View name: cmos_sch
subckt HS65_GS_AOI211X4 A B C D Z inh_gnd inh_gnds inh_vdd inh_vdds
M12 (net0161 A inh_gnd inh_gnds) nsvtgp w=0.66 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M10 (Z D inh_gnd inh_gnds) nsvtgp w=0.44 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M8 (Z B net0161 inh_gnds) nsvtgp w=0.66 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M22 (Z C inh_gnd inh_gnds) nsvtgp w=0.44 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M17 (Z D net0229 inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M16 (net0229 C net0244 inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M15 (net0244 B inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M13 (net0244 A inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
ends HS65_GS_AOI211X4
// End of subcircuit definition.

// Library name: CORE65GPSVT
// Cell name: HS65_GS_NOR2X6
// View name: cmos_sch
subckt HS65_GS_NOR2X6 A B Z inh_gnd inh_gnds inh_vdd inh_vdds
M66 (Z B net0156 inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M65 (net0156 A inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M67 (Z A inh_gnd inh_gnds) nsvtgp w=0.63 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M64 (Z B inh_gnd inh_gnds) nsvtgp w=0.63 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
ends HS65_GS_NOR2X6
// End of subcircuit definition.

// Library name: CORE65GPSVT
// Cell name: HS65_GS_NOR2AX3
// View name: cmos_sch
subckt HS65_GS_NOR2AX3 A B Z inh_gnd inh_gnds inh_vdd inh_vdds
M31 (net091 A inh_vdd inh_vdds) psvtgp w=0.29 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M66 (Z B net0156 inh_vdds) psvtgp w=0.55 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M65 (net0156 net091 inh_vdd inh_vdds) psvtgp w=0.55 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M29 (net091 A inh_gnd inh_gnds) nsvtgp w=0.2 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M67 (Z net091 inh_gnd inh_gnds) nsvtgp w=0.32 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M64 (Z B inh_gnd inh_gnds) nsvtgp w=0.32 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
ends HS65_GS_NOR2AX3
// End of subcircuit definition.

// Library name: CORE65GPSVT
// Cell name: HS65_GS_NAND2AX7
// View name: cmos_sch
subckt HS65_GS_NAND2AX7 A B Z inh_gnd inh_gnds inh_vdd inh_vdds
M24 (net049 A inh_gnd inh_gnds) nsvtgp w=0.21 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M67 (Z B net029 inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M64 (net029 net049 inh_gnd inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M28 (net049 A inh_vdd inh_vdds) psvtgp w=0.28 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M66 (Z B inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M65 (Z net049 inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
ends HS65_GS_NAND2AX7
// End of subcircuit definition.

// Library name: CORE65GPSVT
// Cell name: HS65_GS_NAND2X7
// View name: cmos_sch
subckt HS65_GS_NAND2X7 A B Z inh_gnd inh_gnds inh_vdd inh_vdds
M66 (Z B inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M65 (Z A inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M67 (Z B net247 inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M64 (net247 A inh_gnd inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
ends HS65_GS_NAND2X7
// End of subcircuit definition.

// Library name: CORE65GPSVT
// Cell name: HS65_GS_AND2X4
// View name: cmos_sch
subckt HS65_GS_AND2X4 A B Z inh_gnd inh_gnds inh_vdd inh_vdds
M4 (net39 A inh_gnd inh_gnds) nsvtgp w=0.2 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M6 (Z net50 inh_gnd inh_gnds) nsvtgp w=0.39 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M3 (net50 B net39 inh_gnds) nsvtgp w=0.2 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M65 (net50 A inh_vdd inh_vdds) psvtgp w=0.28 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M0 (net50 B inh_vdd inh_vdds) psvtgp w=0.28 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M5 (Z net50 inh_vdd inh_vdds) psvtgp w=0.55 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
ends HS65_GS_AND2X4
// End of subcircuit definition.

// Library name: CORE65GPSVT
// Cell name: HS65_GS_AOI12X2
// View name: cmos_sch
subckt HS65_GS_AOI12X2 A B C Z inh_gnd inh_gnds inh_vdd inh_vdds
M78 (Z B net0134 inh_gnds) nsvtgp w=0.25 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M77 (Z C inh_gnd inh_gnds) nsvtgp w=0.205 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M79 (net0134 A inh_gnd inh_gnds) nsvtgp w=0.25 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M47 (net036 C inh_vdd inh_vdds) psvtgp w=0.35 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M43 (Z B net036 inh_vdds) psvtgp w=0.31 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M52 (Z A net036 inh_vdds) psvtgp w=0.31 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
ends HS65_GS_AOI12X2
// End of subcircuit definition.

// Library name: CORE65GPSVT
// Cell name: HS65_GS_OA31X9
// View name: cmos_sch
subckt HS65_GS_OA31X9 A B C D Z inh_gnd inh_gnds inh_vdd inh_vdds
M3 (Z net079 inh_gnd inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M5 (net079 D net064 inh_gnds) nsvtgp w=0.33 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M1 (net064 B inh_gnd inh_gnds) nsvtgp w=0.33 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M2 (net064 C inh_gnd inh_gnds) nsvtgp w=0.33 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M0 (net064 A inh_gnd inh_gnds) nsvtgp w=0.33 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M11 (net051 B net059 inh_vdds) psvtgp w=0.55 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M10 (net059 A inh_vdd inh_vdds) psvtgp w=0.55 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M9 (net079 C net051 inh_vdds) psvtgp w=0.55 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M8 (net079 D inh_vdd inh_vdds) psvtgp w=0.55 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M6 (Z net079 inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
ends HS65_GS_OA31X9
// End of subcircuit definition.

// Library name: CORE65GPSVT
// Cell name: HS65_GS_OAI13X5
// View name: cmos_sch
subckt HS65_GS_OAI13X5 A B C D Z inh_gnd inh_gnds inh_vdd inh_vdds
M33 (net033 B net015 inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M0 (net015 A inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M36 (Z C net033 inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M35 (Z D inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M1 (Z B net047 inh_gnds) nsvtgp w=0.66 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M3 (Z A net047 inh_gnds) nsvtgp w=0.66 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M6 (Z C net047 inh_gnds) nsvtgp w=0.66 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M5 (net047 D inh_gnd inh_gnds) nsvtgp w=0.66 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
ends HS65_GS_OAI13X5
// End of subcircuit definition.

// Library name: CORE65GPSVT
// Cell name: HS65_GS_IVX9
// View name: cmos_sch
subckt HS65_GS_IVX9 A Z inh_gnd inh_gnds inh_vdd inh_vdds
M65 (Z A inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M64 (Z A inh_gnd inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
ends HS65_GS_IVX9
// End of subcircuit definition.

// Library name: CORE65GPSVT
// Cell name: HS65_GS_OA12X9
// View name: cmos_sch
subckt HS65_GS_OA12X9 A B C Z inh_gnd inh_gnds inh_vdd inh_vdds
M3 (Z net056 inh_gnd inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M1 (net054 C inh_gnd inh_gnds) nsvtgp w=0.39 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M0 (net056 A net054 inh_gnds) nsvtgp w=0.39 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M2 (net056 B net054 inh_gnds) nsvtgp w=0.39 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M4 (net056 C inh_vdd inh_vdds) psvtgp w=0.55 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M7 (net032 A inh_vdd inh_vdds) psvtgp w=0.55 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M6 (Z net056 inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M5 (net056 B net032 inh_vdds) psvtgp w=0.55 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
ends HS65_GS_OA12X9
// End of subcircuit definition.

// Library name: CORE65GPSVT
// Cell name: HS65_GS_OAI21X3
// View name: cmos_sch
subckt HS65_GS_OAI21X3 A B C Z inh_gnd inh_gnds inh_vdd inh_vdds
M78 (net020 B inh_gnd inh_gnds) nsvtgp w=0.39 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M77 (Z C net020 inh_gnds) nsvtgp w=0.44 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M79 (net020 A inh_gnd inh_gnds) nsvtgp w=0.39 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M47 (Z C inh_vdd inh_vdds) psvtgp w=0.55 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M43 (Z B net0158 inh_vdds) psvtgp w=0.55 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M52 (net0158 A inh_vdd inh_vdds) psvtgp w=0.55 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
ends HS65_GS_OAI21X3
// End of subcircuit definition.

// Library name: CORE65GPSVT
// Cell name: HS65_GS_AOI13X5
// View name: cmos_sch
subckt HS65_GS_AOI13X5 A B C D Z inh_gnd inh_gnds inh_vdd inh_vdds
M25 (Z C net038 inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M12 (net0161 A inh_gnd inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M8 (net038 B net0161 inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M23 (Z D inh_gnd inh_gnds) nsvtgp w=0.63 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M26 (Z C net051 inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M17 (net051 D inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M15 (Z B net051 inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M13 (Z A net051 inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
ends HS65_GS_AOI13X5
// End of subcircuit definition.

// Library name: CORE65GPSVT
// Cell name: HS65_GS_CB4I1X9
// View name: cmos_sch
subckt HS65_GS_CB4I1X9 A B C D Z inh_gnd inh_gnds inh_vdd inh_vdds
M3 (Z net050 inh_gnd inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M4 (net050 B net064 inh_gnds) nsvtgp w=0.39 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M2 (net050 C net062 inh_gnds) nsvtgp w=0.39 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M1 (net064 A net062 inh_gnds) nsvtgp w=0.39 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M0 (net062 D inh_gnd inh_gnds) nsvtgp w=0.39 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M9 (net050 D inh_vdd inh_vdds) psvtgp w=0.55 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M8 (net043 B inh_vdd inh_vdds) psvtgp w=0.55 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M7 (net043 A inh_vdd inh_vdds) psvtgp w=0.55 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M6 (Z net050 inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M5 (net050 C net043 inh_vdds) psvtgp w=0.55 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
ends HS65_GS_CB4I1X9
// End of subcircuit definition.

// Library name: CORE65GPSVT
// Cell name: HS65_GS_NOR3AX2
// View name: cmos_sch
subckt HS65_GS_NOR3AX2 A B C Z inh_gnd inh_gnds inh_vdd inh_vdds
M92 (net077 B net0156 inh_vdds) psvtgp w=0.55 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M31 (net091 A inh_vdd inh_vdds) psvtgp w=0.29 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M66 (Z C net077 inh_vdds) psvtgp w=0.55 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M65 (net0156 net091 inh_vdd inh_vdds) psvtgp w=0.55 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M29 (net091 A inh_gnd inh_gnds) nsvtgp w=0.2 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M97 (Z B inh_gnd inh_gnds) nsvtgp w=0.2 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M67 (Z net091 inh_gnd inh_gnds) nsvtgp w=0.2 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M64 (Z C inh_gnd inh_gnds) nsvtgp w=0.2 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
ends HS65_GS_NOR3AX2
// End of subcircuit definition.

// Library name: CORE65GPSVT
// Cell name: HS65_GS_AND3X9
// View name: cmos_sch
subckt HS65_GS_AND3X9 A B C Z inh_gnd inh_gnds inh_vdd inh_vdds
M64 (net49 A inh_gnd inh_gnds) nsvtgp w=0.39 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M0 (net45 B net49 inh_gnds) nsvtgp w=0.39 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M1 (net64 C net45 inh_gnds) nsvtgp w=0.39 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M2 (Z net64 inh_gnd inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M3 (net64 A inh_vdd inh_vdds) psvtgp w=0.55 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M4 (net64 B inh_vdd inh_vdds) psvtgp w=0.55 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M6 (Z net64 inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M5 (net64 C inh_vdd inh_vdds) psvtgp w=0.55 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
ends HS65_GS_AND3X9
// End of subcircuit definition.

// Library name: CORE65GPSVT
// Cell name: HS65_GS_OA112X9
// View name: cmos_sch
subckt HS65_GS_OA112X9 A B C D Z inh_gnd inh_gnds inh_vdd inh_vdds
M2 (net061 D net035 inh_gnds) nsvtgp w=0.39 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M3 (Z net029 inh_gnd inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M1 (net029 A net061 inh_gnds) nsvtgp w=0.39 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M0 (net035 C inh_gnd inh_gnds) nsvtgp w=0.39 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M5 (net029 B net061 inh_gnds) nsvtgp w=0.39 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M4 (net0101 A inh_vdd inh_vdds) psvtgp w=0.55 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M10 (net029 C inh_vdd inh_vdds) psvtgp w=0.55 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M7 (net029 B net0101 inh_vdds) psvtgp w=0.55 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M6 (Z net029 inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M9 (net029 D inh_vdd inh_vdds) psvtgp w=0.55 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
ends HS65_GS_OA112X9
// End of subcircuit definition.

// Library name: CORE65GPSVT
// Cell name: HS65_GS_AOI21X6
// View name: cmos_sch
subckt HS65_GS_AOI21X6 A B C Z inh_gnd inh_gnds inh_vdd inh_vdds
M78 (Z B net0134 inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M77 (Z C inh_gnd inh_gnds) nsvtgp w=0.63 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M79 (net0134 A inh_gnd inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M47 (Z C net0158 inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M43 (net0158 B inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M52 (net0158 A inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
ends HS65_GS_AOI21X6
// End of subcircuit definition.

// Library name: CORE65GPSVT
// Cell name: HS65_GS_OAI12X3
// View name: cmos_sch
subckt HS65_GS_OAI12X3 A B C Z inh_gnd inh_gnds inh_vdd inh_vdds
M78 (Z B net022 inh_gnds) nsvtgp w=0.39 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M77 (net022 C inh_gnd inh_gnds) nsvtgp w=0.44 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M79 (Z A net022 inh_gnds) nsvtgp w=0.39 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M47 (Z C inh_vdd inh_vdds) psvtgp w=0.55 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M43 (Z B net0158 inh_vdds) psvtgp w=0.55 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M52 (net0158 A inh_vdd inh_vdds) psvtgp w=0.55 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
ends HS65_GS_OAI12X3
// End of subcircuit definition.

// Library name: CORE65GPSVT
// Cell name: HS65_GS_IVX7
// View name: cmos_sch
subckt HS65_GS_IVX7 A Z inh_gnd inh_gnds inh_vdd inh_vdds
M65 (Z A inh_vdd inh_vdds) psvtgp w=0.83 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M64 (Z A inh_gnd inh_gnds) nsvtgp w=0.58 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
ends HS65_GS_IVX7
// End of subcircuit definition.

// Library name: CORE65GPSVT
// Cell name: HS65_GS_AOI21X2
// View name: cmos_sch
subckt HS65_GS_AOI21X2 A B C Z inh_gnd inh_gnds inh_vdd inh_vdds
M78 (Z B net0134 inh_gnds) nsvtgp w=0.25 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M77 (Z C inh_gnd inh_gnds) nsvtgp w=0.205 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M79 (net0134 A inh_gnd inh_gnds) nsvtgp w=0.25 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M47 (Z C net0158 inh_vdds) psvtgp w=0.35 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M43 (net0158 B inh_vdd inh_vdds) psvtgp w=0.31 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M52 (net0158 A inh_vdd inh_vdds) psvtgp w=0.31 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
ends HS65_GS_AOI21X2
// End of subcircuit definition.

// Library name: CORE65GPSVT
// Cell name: HS65_GS_NAND3X5
// View name: cmos_sch
subckt HS65_GS_NAND3X5 A B C Z inh_gnd inh_gnds inh_vdd inh_vdds
M104 (Z B inh_vdd inh_vdds) psvtgp w=0.83 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M66 (Z C inh_vdd inh_vdds) psvtgp w=0.83 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M65 (Z A inh_vdd inh_vdds) psvtgp w=0.83 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M96 (net0237 B net0229 inh_gnds) nsvtgp w=0.58 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M67 (Z C net0237 inh_gnds) nsvtgp w=0.58 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M64 (net0229 A inh_gnd inh_gnds) nsvtgp w=0.58 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
ends HS65_GS_NAND3X5
// End of subcircuit definition.

// Library name: CORE65GPSVT
// Cell name: HS65_GS_OAI212X5
// View name: cmos_sch
subckt HS65_GS_OAI212X5 A B C D E Z inh_gnd inh_gnds inh_vdd inh_vdds
M23 (Z D net0161 inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M12 (net034 A inh_gnd inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M10 (net0161 E net034 inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M8 (Z C net0161 inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M22 (net034 B inh_gnd inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M27 (Z D net060 inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M16 (Z B net0244 inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M15 (Z E inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M13 (net0244 A inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M28 (net060 C inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
ends HS65_GS_OAI212X5
// End of subcircuit definition.

// Library name: CORE65GPSVT
// Cell name: HS65_GS_NOR4ABX4
// View name: cmos_sch
subckt HS65_GS_NOR4ABX4 A B C D Z inh_gnd inh_gnds inh_vdd inh_vdds
M5 (Z D net041 inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M4 (net041 C net013 inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M25 (net042 A inh_vdd inh_vdds) psvtgp w=0.55 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M0 (net013 net042 inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M24 (net042 B inh_vdd inh_vdds) psvtgp w=0.55 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M27 (net45 A inh_gnd inh_gnds) nsvtgp w=0.46 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M26 (net042 B net45 inh_gnds) nsvtgp w=0.46 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M3 (Z D inh_gnd inh_gnds) nsvtgp w=0.46 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M2 (Z C inh_gnd inh_gnds) nsvtgp w=0.46 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M1 (Z net042 inh_gnd inh_gnds) nsvtgp w=0.46 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
ends HS65_GS_NOR4ABX4
// End of subcircuit definition.

// Library name: CORE65GPSVT
// Cell name: HS65_GS_CBI4I1X5
// View name: cmos_sch
subckt HS65_GS_CBI4I1X5 A B C D Z inh_gnd inh_gnds inh_vdd inh_vdds
M9 (net0103 C inh_gnd inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M7 (net45 A inh_gnd inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M1 (Z D net0103 inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M6 (net0103 B net45 inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M2 (net93 A inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M5 (Z D inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M4 (Z C net93 inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M3 (net93 B inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
ends HS65_GS_CBI4I1X5
// End of subcircuit definition.

// Library name: CORE65GPSVT
// Cell name: HS65_GS_OR3X4
// View name: cmos_sch
subckt HS65_GS_OR3X4 A B C Z inh_gnd inh_gnds inh_vdd inh_vdds
M65 (net57 A inh_vdd inh_vdds) psvtgp w=0.51 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M1 (net49 C net61 inh_vdds) psvtgp w=0.51 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M0 (net61 B net57 inh_vdds) psvtgp w=0.51 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M4 (Z net49 inh_vdd inh_vdds) psvtgp w=0.55 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M64 (net49 C inh_gnd inh_gnds) nsvtgp w=0.2 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M2 (net49 B inh_gnd inh_gnds) nsvtgp w=0.2 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M5 (Z net49 inh_gnd inh_gnds) nsvtgp w=0.39 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M3 (net49 A inh_gnd inh_gnds) nsvtgp w=0.2 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
ends HS65_GS_OR3X4
// End of subcircuit definition.

// Library name: CORE65GPSVT
// Cell name: HS65_GS_OAI22X6
// View name: cmos_sch
subckt HS65_GS_OAI22X6 A B C D Z inh_gnd inh_gnds inh_vdd inh_vdds
M33 (Z B net015 inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M0 (net015 A inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M34 (net026 C inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M35 (Z D net026 inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M1 (net035 B inh_gnd inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M3 (net035 A inh_gnd inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M5 (Z D net035 inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M4 (Z C net035 inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
ends HS65_GS_OAI22X6
// End of subcircuit definition.

// Library name: CORE65GPSVT
// Cell name: HS65_GS_OR2X9
// View name: cmos_sch
subckt HS65_GS_OR2X9 A B Z inh_gnd inh_gnds inh_vdd inh_vdds
M1 (net66 A inh_vdd inh_vdds) psvtgp w=0.55 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M2 (net74 B net66 inh_vdds) psvtgp w=0.55 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M7 (Z net74 inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M10 (Z net74 inh_gnd inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M9 (net74 A inh_gnd inh_gnds) nsvtgp w=0.32 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M8 (net74 B inh_gnd inh_gnds) nsvtgp w=0.32 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
ends HS65_GS_OR2X9
// End of subcircuit definition.

// Library name: CORE65GPSVT
// Cell name: HS65_GS_AO12X9
// View name: cmos_sch
subckt HS65_GS_AO12X9 A B C Z inh_gnd inh_gnds inh_vdd inh_vdds
M3 (Z net029 inh_gnd inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M1 (net029 C inh_gnd inh_gnds) nsvtgp w=0.32 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M0 (net035 A inh_gnd inh_gnds) nsvtgp w=0.39 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M2 (net029 B net035 inh_gnds) nsvtgp w=0.39 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M4 (net042 C inh_vdd inh_vdds) psvtgp w=0.55 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M7 (net029 A net042 inh_vdds) psvtgp w=0.55 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M6 (Z net029 inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M5 (net029 B net042 inh_vdds) psvtgp w=0.55 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
ends HS65_GS_AO12X9
// End of subcircuit definition.

// Library name: CORE65GPSVT
// Cell name: HS65_GS_AOI212X4
// View name: cmos_sch
subckt HS65_GS_AOI212X4 A B C D E Z inh_gnd inh_gnds inh_vdd inh_vdds
M23 (Z D net034 inh_gnds) nsvtgp w=0.66 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M12 (net0161 A inh_gnd inh_gnds) nsvtgp w=0.66 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M10 (Z E inh_gnd inh_gnds) nsvtgp w=0.44 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M8 (Z B net0161 inh_gnds) nsvtgp w=0.66 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M22 (net034 C inh_gnd inh_gnds) nsvtgp w=0.66 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M17 (Z D net0229 inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M16 (net0229 E net0244 inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M15 (net0244 B inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M13 (net0244 A inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M26 (Z C net0229 inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
ends HS65_GS_AOI212X4
// End of subcircuit definition.

// Library name: CORE65GPSVT
// Cell name: HS65_GS_AOI22X6
// View name: cmos_sch
subckt HS65_GS_AOI22X6 A B C D Z inh_gnd inh_gnds inh_vdd inh_vdds
M12 (net0161 A inh_gnd inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M8 (Z B net0161 inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M24 (net038 C inh_gnd inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M23 (Z D net038 inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M17 (Z D net0244 inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M16 (Z C net0244 inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M15 (net0244 B inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M13 (net0244 A inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
ends HS65_GS_AOI22X6
// End of subcircuit definition.

// Library name: CORE65GPSVT
// Cell name: HS65_GS_AO112X9
// View name: cmos_sch
subckt HS65_GS_AO112X9 A B C D Z inh_gnd inh_gnds inh_vdd inh_vdds
M2 (net029 B net035 inh_gnds) nsvtgp w=0.33 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M3 (Z net029 inh_gnd inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M1 (net029 C inh_gnd inh_gnds) nsvtgp w=0.22 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M0 (net035 A inh_gnd inh_gnds) nsvtgp w=0.33 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M5 (net029 D inh_gnd inh_gnds) nsvtgp w=0.22 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M4 (net0101 C inh_vdd inh_vdds) psvtgp w=0.55 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M7 (net054 D net0101 inh_vdds) psvtgp w=0.55 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M6 (Z net029 inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M8 (net029 A net054 inh_vdds) psvtgp w=0.55 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M9 (net029 B net054 inh_vdds) psvtgp w=0.55 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
ends HS65_GS_AO112X9
// End of subcircuit definition.

// Library name: CORE65GPSVT
// Cell name: HS65_GS_AO22X9
// View name: cmos_sch
subckt HS65_GS_AO22X9 A B C D Z inh_gnd inh_gnds inh_vdd inh_vdds
M3 (Z net068 inh_gnd inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M11 (net076 C inh_gnd inh_gnds) nsvtgp w=0.39 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M10 (net068 D net076 inh_gnds) nsvtgp w=0.39 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M9 (net068 B net064 inh_gnds) nsvtgp w=0.39 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M8 (net064 A inh_gnd inh_gnds) nsvtgp w=0.39 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M2 (net068 D net056 inh_vdds) psvtgp w=0.55 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M4 (net068 C net056 inh_vdds) psvtgp w=0.55 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M1 (net056 B inh_vdd inh_vdds) psvtgp w=0.55 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M6 (Z net068 inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M0 (net056 A inh_vdd inh_vdds) psvtgp w=0.55 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
ends HS65_GS_AO22X9
// End of subcircuit definition.

// Library name: CORE65GPSVT
// Cell name: HS65_GS_OAI211X5
// View name: cmos_sch
subckt HS65_GS_OAI211X5 A B C D Z inh_gnd inh_gnds inh_vdd inh_vdds
M33 (Z B net015 inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M0 (net015 A inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M34 (Z C inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M35 (Z D inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M1 (net035 B inh_gnd inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M3 (net035 A inh_gnd inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M5 (Z D net043 inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M4 (net043 C net035 inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
ends HS65_GS_OAI211X5
// End of subcircuit definition.

// Library name: CORE65GPSVT
// Cell name: HS65_GS_AO31X9
// View name: cmos_sch
subckt HS65_GS_AO31X9 A B C D Z inh_gnd inh_gnds inh_vdd inh_vdds
M3 (Z net044 inh_gnd inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M1 (net068 B net060 inh_gnds) nsvtgp w=0.39 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M2 (net044 C net068 inh_gnds) nsvtgp w=0.39 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M0 (net060 A inh_gnd inh_gnds) nsvtgp w=0.39 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M7 (net044 D inh_gnd inh_gnds) nsvtgp w=0.32 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M11 (net035 B inh_vdd inh_vdds) psvtgp w=0.55 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M10 (net035 A inh_vdd inh_vdds) psvtgp w=0.55 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M9 (net035 C inh_vdd inh_vdds) psvtgp w=0.55 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M8 (net044 D net035 inh_vdds) psvtgp w=0.55 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M6 (Z net044 inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
ends HS65_GS_AO31X9
// End of subcircuit definition.

// Library name: CORE65GPSVT
// Cell name: HS65_GS_OAI112X5
// View name: cmos_sch
subckt HS65_GS_OAI112X5 A B C D Z inh_gnd inh_gnds inh_vdd inh_vdds
M33 (Z B net015 inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M0 (net015 A inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M34 (Z C inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M35 (Z D inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M1 (Z B net048 inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M3 (Z A net048 inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M5 (net048 D net043 inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M4 (net043 C inh_gnd inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
ends HS65_GS_OAI112X5
// End of subcircuit definition.

// Library name: CORE65GPSVT
// Cell name: HS65_GS_AO112X4
// View name: cmos_sch
subckt HS65_GS_AO112X4 A B C D Z inh_gnd inh_gnds inh_vdd inh_vdds
M2 (net029 B net035 inh_gnds) nsvtgp w=0.31 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M3 (Z net029 inh_gnd inh_gnds) nsvtgp w=0.39 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M1 (net029 C inh_gnd inh_gnds) nsvtgp w=0.2 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M0 (net035 A inh_gnd inh_gnds) nsvtgp w=0.31 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M5 (net029 D inh_gnd inh_gnds) nsvtgp w=0.2 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M4 (net0101 C inh_vdd inh_vdds) psvtgp w=0.51 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M7 (net054 D net0101 inh_vdds) psvtgp w=0.51 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M6 (Z net029 inh_vdd inh_vdds) psvtgp w=0.55 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M8 (net029 A net054 inh_vdds) psvtgp w=0.51 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M9 (net029 B net054 inh_vdds) psvtgp w=0.51 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
ends HS65_GS_AO112X4
// End of subcircuit definition.

// Library name: CORE65GPSVT
// Cell name: HS65_GS_NOR2AX6
// View name: cmos_sch
subckt HS65_GS_NOR2AX6 A B Z inh_gnd inh_gnds inh_vdd inh_vdds
M31 (net091 A inh_vdd inh_vdds) psvtgp w=0.28 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M66 (Z B net0156 inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M65 (net0156 net091 inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M29 (net091 A inh_gnd inh_gnds) nsvtgp w=0.205 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M67 (Z net091 inh_gnd inh_gnds) nsvtgp w=0.63 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M64 (Z B inh_gnd inh_gnds) nsvtgp w=0.63 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
ends HS65_GS_NOR2AX6
// End of subcircuit definition.

// Library name: CORE65GPSVT
// Cell name: HS65_GS_CB4I6X9
// View name: cmos_sch
subckt HS65_GS_CB4I6X9 A B C D Z inh_gnd inh_gnds inh_vdd inh_vdds
M2 (net050 D inh_gnd inh_gnds) nsvtgp w=0.22 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M4 (net050 C net072 inh_gnds) nsvtgp w=0.33 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M3 (Z net050 inh_gnd inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M1 (net072 B inh_gnd inh_gnds) nsvtgp w=0.33 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M0 (net072 A inh_gnd inh_gnds) nsvtgp w=0.33 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M9 (net050 C net044 inh_vdds) psvtgp w=0.55 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M5 (net044 D inh_vdd inh_vdds) psvtgp w=0.55 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M8 (net048 A net044 inh_vdds) psvtgp w=0.55 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M6 (Z net050 inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M7 (net050 B net048 inh_vdds) psvtgp w=0.55 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
ends HS65_GS_CB4I6X9
// End of subcircuit definition.

// Library name: CORE65GPSVT
// Cell name: HS65_GS_BFX9
// View name: cmos_sch
subckt HS65_GS_BFX9 A Z inh_gnd inh_gnds inh_vdd inh_vdds
MI15 (Z net0513 inh_gnd inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M8 (net0513 A inh_gnd inh_gnds) nsvtgp w=0.26 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
MI35 (Z net0513 inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M11 (net0513 A inh_vdd inh_vdds) psvtgp w=0.37 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
ends HS65_GS_BFX9
// End of subcircuit definition.

// Library name: CORE65GPSVT
// Cell name: HS65_GS_NOR2X13
// View name: cmos_sch
subckt HS65_GS_NOR2X13 A B Z inh_gnd inh_gnds inh_vdd inh_vdds
M84 (Z B net0156 inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M71 (net0156 A inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M66 (Z B net0156 inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M65 (net0156 A inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M87 (Z B inh_gnd inh_gnds) nsvtgp w=0.63 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M77 (Z A inh_gnd inh_gnds) nsvtgp w=0.63 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M67 (Z A inh_gnd inh_gnds) nsvtgp w=0.63 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M64 (Z B inh_gnd inh_gnds) nsvtgp w=0.63 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
ends HS65_GS_NOR2X13
// End of subcircuit definition.

// Library name: CORE65GPSVT
// Cell name: HS65_GS_AOI112X4
// View name: cmos_sch
subckt HS65_GS_AOI112X4 A B C D Z inh_gnd inh_gnds inh_vdd inh_vdds
M12 (net0161 A inh_gnd inh_gnds) nsvtgp w=0.66 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M10 (Z D inh_gnd inh_gnds) nsvtgp w=0.44 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M8 (Z B net0161 inh_gnds) nsvtgp w=0.66 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M22 (Z C inh_gnd inh_gnds) nsvtgp w=0.44 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M17 (net054 D net0229 inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M16 (net0229 C inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M15 (Z B net054 inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M13 (Z A net054 inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
ends HS65_GS_AOI112X4
// End of subcircuit definition.

// Library name: CORE65GPSVT
// Cell name: HS65_GS_AO212X4
// View name: cmos_sch
subckt HS65_GS_AO212X4 A B C D E Z inh_gnd inh_gnds inh_vdd inh_vdds
M10 (net029 B net065 inh_gnds) nsvtgp w=0.31 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M9 (net029 D net061 inh_gnds) nsvtgp w=0.31 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M3 (Z net029 inh_gnd inh_gnds) nsvtgp w=0.39 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M8 (net061 C inh_gnd inh_gnds) nsvtgp w=0.31 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M11 (net029 E inh_gnd inh_gnds) nsvtgp w=0.2 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M7 (net065 A inh_gnd inh_gnds) nsvtgp w=0.31 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M1 (net029 C net044 inh_vdds) psvtgp w=0.51 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M2 (net029 D net044 inh_vdds) psvtgp w=0.51 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M4 (net040 B inh_vdd inh_vdds) psvtgp w=0.51 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M6 (Z net029 inh_vdd inh_vdds) psvtgp w=0.55 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M5 (net040 A inh_vdd inh_vdds) psvtgp w=0.51 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M0 (net044 E net040 inh_vdds) psvtgp w=0.51 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
ends HS65_GS_AO212X4
// End of subcircuit definition.

// Library name: CORE65GPSVT
// Cell name: HS65_GS_OA212X4
// View name: cmos_sch
subckt HS65_GS_OA212X4 A B C D E Z inh_gnd inh_gnds inh_vdd inh_vdds
M10 (net068 B inh_gnd inh_gnds) nsvtgp w=0.2 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M9 (net077 D net064 inh_gnds) nsvtgp w=0.2 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M3 (Z net077 inh_gnd inh_gnds) nsvtgp w=0.39 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M8 (net077 C net064 inh_gnds) nsvtgp w=0.2 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M11 (net064 E net068 inh_gnds) nsvtgp w=0.2 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M7 (net068 A inh_gnd inh_gnds) nsvtgp w=0.2 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M12 (net077 B net040 inh_vdds) psvtgp w=0.28 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M1 (net044 C inh_vdd inh_vdds) psvtgp w=0.28 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M2 (net077 D net044 inh_vdds) psvtgp w=0.28 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M6 (Z net077 inh_vdd inh_vdds) psvtgp w=0.55 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M5 (net040 A inh_vdd inh_vdds) psvtgp w=0.28 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M0 (net077 E inh_vdd inh_vdds) psvtgp w=0.28 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
ends HS65_GS_OA212X4
// End of subcircuit definition.

// Library name: CORE65GPSVT
// Cell name: HS65_GS_OR3X9
// View name: cmos_sch
subckt HS65_GS_OR3X9 A B C Z inh_gnd inh_gnds inh_vdd inh_vdds
M65 (net57 A inh_vdd inh_vdds) psvtgp w=0.55 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M1 (net49 C net61 inh_vdds) psvtgp w=0.55 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M0 (net61 B net57 inh_vdds) psvtgp w=0.55 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M4 (Z net49 inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M64 (net49 C inh_gnd inh_gnds) nsvtgp w=0.22 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M2 (net49 B inh_gnd inh_gnds) nsvtgp w=0.22 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M5 (Z net49 inh_gnd inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M3 (net49 A inh_gnd inh_gnds) nsvtgp w=0.22 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
ends HS65_GS_OR3X9
// End of subcircuit definition.

// Library name: CORE65GPSVT
// Cell name: HS65_GS_NAND2X14
// View name: cmos_sch
subckt HS65_GS_NAND2X14 A B Z inh_gnd inh_gnds inh_vdd inh_vdds
M75 (Z B inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M68 (Z A inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M66 (Z B inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M65 (Z A inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M77 (Z B net243 inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M76 (net243 A inh_gnd inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M67 (Z B net247 inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M64 (net247 A inh_gnd inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
ends HS65_GS_NAND2X14
// End of subcircuit definition.

// Library name: CORE65GPSVT
// Cell name: HS65_GS_AND2X9
// View name: cmos_sch
subckt HS65_GS_AND2X9 A B Z inh_gnd inh_gnds inh_vdd inh_vdds
M4 (net39 A inh_gnd inh_gnds) nsvtgp w=0.39 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M6 (Z net50 inh_gnd inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M3 (net50 B net39 inh_gnds) nsvtgp w=0.39 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M65 (net50 A inh_vdd inh_vdds) psvtgp w=0.55 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M0 (net50 B inh_vdd inh_vdds) psvtgp w=0.55 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M5 (Z net50 inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
ends HS65_GS_AND2X9
// End of subcircuit definition.

// Library name: CORE65GPSVT
// Cell name: HS65_GS_XOR2X4
// View name: cmos_sch
subckt HS65_GS_XOR2X4 A B Z inh_gnd inh_gnds inh_vdd inh_vdds
MP1 (net064 B inh_vdd inh_vdds) psvtgp w=0.28 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M1 (net076 net064 net073 inh_vdds) psvtgp w=0.28 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
MP2 (net076 net071 inh_vdd inh_vdds) psvtgp w=0.28 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
MP4 (Z net073 inh_vdd inh_vdds) psvtgp w=0.55 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M65 (net071 A inh_vdd inh_vdds) psvtgp w=0.28 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M2 (net073 B net071 inh_vdds) psvtgp w=0.28 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
MN1 (net073 B net076 inh_gnds) nsvtgp w=0.2 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
MN0 (net071 A inh_gnd inh_gnds) nsvtgp w=0.2 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M0 (net071 net064 net073 inh_gnds) nsvtgp w=0.2 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
MN2 (net076 net071 inh_gnd inh_gnds) nsvtgp w=0.2 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
MN3 (net064 B inh_gnd inh_gnds) nsvtgp w=0.2 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
MN4 (Z net073 inh_gnd inh_gnds) nsvtgp w=0.39 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
ends HS65_GS_XOR2X4
// End of subcircuit definition.

// Library name: CORE65GPSVT
// Cell name: HS65_GS_XNOR2X4
// View name: cmos_sch
subckt HS65_GS_XNOR2X4 A B Z inh_gnd inh_gnds inh_vdd inh_vdds
MP1 (net064 B inh_vdd inh_vdds) psvtgp w=0.28 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M1 (net061 net064 net073 inh_vdds) psvtgp w=0.28 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
MP2 (net076 net061 inh_vdd inh_vdds) psvtgp w=0.28 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
MP4 (Z net073 inh_vdd inh_vdds) psvtgp w=0.55 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M65 (net061 A inh_vdd inh_vdds) psvtgp w=0.28 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M2 (net073 B net076 inh_vdds) psvtgp w=0.28 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
MN1 (net073 B net061 inh_gnds) nsvtgp w=0.2 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
MN0 (net061 A inh_gnd inh_gnds) nsvtgp w=0.2 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M0 (net076 net064 net073 inh_gnds) nsvtgp w=0.2 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
MN2 (net076 net061 inh_gnd inh_gnds) nsvtgp w=0.2 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
MN3 (net064 B inh_gnd inh_gnds) nsvtgp w=0.2 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
MN4 (Z net073 inh_gnd inh_gnds) nsvtgp w=0.39 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
ends HS65_GS_XNOR2X4
// End of subcircuit definition.

// Library name: CORE65GPSVT
// Cell name: HS65_GS_XNOR2X9
// View name: cmos_sch
subckt HS65_GS_XNOR2X9 A B Z inh_gnd inh_gnds inh_vdd inh_vdds
MP1 (net064 B inh_vdd inh_vdds) psvtgp w=0.49 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M1 (net061 net064 net073 inh_vdds) psvtgp w=0.49 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
MP2 (net076 net061 inh_vdd inh_vdds) psvtgp w=0.49 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
MP4 (Z net073 inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M65 (net061 A inh_vdd inh_vdds) psvtgp w=0.49 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M2 (net073 B net076 inh_vdds) psvtgp w=0.49 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
MN1 (net073 B net061 inh_gnds) nsvtgp w=0.35 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
MN0 (net061 A inh_gnd inh_gnds) nsvtgp w=0.35 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M0 (net076 net064 net073 inh_gnds) nsvtgp w=0.35 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
MN2 (net076 net061 inh_gnd inh_gnds) nsvtgp w=0.35 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
MN3 (net064 B inh_gnd inh_gnds) nsvtgp w=0.35 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
MN4 (Z net073 inh_gnd inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
ends HS65_GS_XNOR2X9
// End of subcircuit definition.

// Library name: CORE65GPSVT
// Cell name: HS65_GS_XOR2X9
// View name: cmos_sch
subckt HS65_GS_XOR2X9 A B Z inh_gnd inh_gnds inh_vdd inh_vdds
MP1 (net064 B inh_vdd inh_vdds) psvtgp w=0.49 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M1 (net076 net064 net073 inh_vdds) psvtgp w=0.49 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
MP2 (net076 net071 inh_vdd inh_vdds) psvtgp w=0.49 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
MP4 (Z net073 inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M65 (net071 A inh_vdd inh_vdds) psvtgp w=0.49 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M2 (net073 B net071 inh_vdds) psvtgp w=0.49 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
MN1 (net073 B net076 inh_gnds) nsvtgp w=0.35 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
MN0 (net071 A inh_gnd inh_gnds) nsvtgp w=0.35 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M0 (net071 net064 net073 inh_gnds) nsvtgp w=0.35 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
MN2 (net076 net071 inh_gnd inh_gnds) nsvtgp w=0.35 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
MN3 (net064 B inh_gnd inh_gnds) nsvtgp w=0.35 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
MN4 (Z net073 inh_gnd inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
ends HS65_GS_XOR2X9
// End of subcircuit definition.

// Library name: CORE65GPSVT
// Cell name: HS65_GS_AND2X18
// View name: cmos_sch
subckt HS65_GS_AND2X18 A B Z inh_gnd inh_gnds inh_vdd inh_vdds
M7 (Z net50 inh_gnd inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M4 (net39 A inh_gnd inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M6 (Z net50 inh_gnd inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M3 (net50 B net39 inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M8 (Z net50 inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M65 (net50 A inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M0 (net50 B inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M5 (Z net50 inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
ends HS65_GS_AND2X18
// End of subcircuit definition.

// Library name: CORE65GPSVT
// Cell name: HS65_GS_NOR2AX13
// View name: cmos_sch
subckt HS65_GS_NOR2AX13 A B Z inh_gnd inh_gnds inh_vdd inh_vdds
M31 (net091 A inh_vdd inh_vdds) psvtgp w=0.7 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M75 (Z B net053 inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M68 (net053 net091 inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M66 (Z B net0156 inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M65 (net0156 net091 inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M29 (net091 A inh_gnd inh_gnds) nsvtgp w=0.47 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M77 (Z net091 inh_gnd inh_gnds) nsvtgp w=0.63 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M76 (Z B inh_gnd inh_gnds) nsvtgp w=0.63 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M67 (Z net091 inh_gnd inh_gnds) nsvtgp w=0.63 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M64 (Z B inh_gnd inh_gnds) nsvtgp w=0.63 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
ends HS65_GS_NOR2AX13
// End of subcircuit definition.

// Library name: CORE65GPSVT
// Cell name: HS65_GS_IVX18
// View name: cmos_sch
subckt HS65_GS_IVX18 A Z inh_gnd inh_gnds inh_vdd inh_vdds
M92 (Z A inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M65 (Z A inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M96 (Z A inh_gnd inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M64 (Z A inh_gnd inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
ends HS65_GS_IVX18
// End of subcircuit definition.

// Library name: CORE65GPSVT
// Cell name: HS65_GS_IVX2
// View name: cmos_sch
subckt HS65_GS_IVX2 A Z inh_gnd inh_gnds inh_vdd inh_vdds
M65 (Z A inh_vdd inh_vdds) psvtgp w=0.28 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M64 (Z A inh_gnd inh_gnds) nsvtgp w=0.2 l=0.06 nfing=1 mult=1 srcefirst=1 \
        ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
ends HS65_GS_IVX2
// End of subcircuit definition.

// Library name: CORE65GPSVT
// Cell name: HS65_GS_BFX27
// View name: cmos_sch
subckt HS65_GS_BFX27 A Z inh_gnd inh_gnds inh_vdd inh_vdds
MI15 (Z net0513 inh_gnd inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
MI16 (Z net0513 inh_gnd inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
MI17 (Z net0513 inh_gnd inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M8 (net0513 A inh_gnd inh_gnds) nsvtgp w=0.78 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
MI35 (Z net0513 inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
MI36 (Z net0513 inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
MI37 (Z net0513 inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
M11 (net0513 A inh_vdd inh_vdds) psvtgp w=1.1 l=0.06 nfing=1 mult=1 \
        srcefirst=1 ngcon=1 mismatch=1 lpe=0 dmu_mdev=0 dvt_mdev=0
ends HS65_GS_BFX27
// End of subcircuit definition.

// Library name: sbox_lib
// Cell name: sbox
// View name: schematic
reg_reg\[0\] (clk n_518 c\<0\> n_521 0 gnds! vdd! vdds!) HS65_GS_DFPRQX4
reg_reg\[2\] (clk n_516 c\<2\> n_521 0 gnds! vdd! vdds!) HS65_GS_DFPRQX4
reg_reg\[5\] (clk n_513 c\<5\> n_521 0 gnds! vdd! vdds!) HS65_GS_DFPRQX4
reg_reg\[3\] (clk n_514 c\<3\> n_521 0 gnds! vdd! vdds!) HS65_GS_DFPRQX4
reg_reg\[7\] (clk n_515 c\<7\> n_521 0 gnds! vdd! vdds!) HS65_GS_DFPRQX4
reg_reg\[4\] (clk n_517 c\<4\> n_521 0 gnds! vdd! vdds!) HS65_GS_DFPRQX4
reg_reg\[1\] (clk n_519 c\<1\> n_521 0 gnds! vdd! vdds!) HS65_GS_DFPRQX4
reg_reg\[6\] (clk n_520 c\<6\> n_521 0 gnds! vdd! vdds!) HS65_GS_DFPRQX4
g32437__5795 (n_544 n_187 n_46 n_189 0 gnds! vdd! vdds!) HS65_GS_NAND3AX6
g32312__6877 (n_493 n_98 n_426 n_428 0 gnds! vdd! vdds!) HS65_GS_NAND3AX6
g32311__2900 (n_375 n_542 n_374 n_376 0 gnds! vdd! vdds!) HS65_GS_NAND3AX6
g32314__2683 (n_477 n_382 n_476 n_478 0 gnds! vdd! vdds!) HS65_GS_NAND3AX6
g32355__5795 (n_396 n_284 n_395 n_397 0 gnds! vdd! vdds!) HS65_GS_NAND3AX6
g32442__8757 (n_263 n_262 n_261 n_264 0 gnds! vdd! vdds!) HS65_GS_NAND3AX6
g32310__6083 (n_401 n_336 n_400 n_402 0 gnds! vdd! vdds!) HS65_GS_NAND3AX6
FE_RC_3_0 (n_456 FE_RN_0_0 n_509 n_516 0 gnds! vdd! vdds!) \
        HS65_GS_NAND3AX6
g32316__1309 (n_451 n_474 n_473 n_475 0 gnds! vdd! vdds!) HS65_GS_NAND3AX6
g32318__2900 (n_467 n_62 n_458 n_385 n_471 0 gnds! vdd! vdds!) \
        HS65_GS_NAND4ABX3
g32396__8757 (n_128 n_225 n_208 n_210 n_209 0 gnds! vdd! vdds!) \
        HS65_GS_NAND4ABX3
g32358__9906 (n_180 n_320 n_68 n_227 n_228 0 gnds! vdd! vdds!) \
        HS65_GS_NAND4ABX3
g32298__1857 (n_396 n_403 n_196 n_369 n_441 0 gnds! vdd! vdds!) \
        HS65_GS_NAND4ABX3
g32370__6083 (n_82 n_216 n_296 n_219 n_297 0 gnds! vdd! vdds!) \
        HS65_GS_NAND4ABX3
g32273__1857 (n_454 n_477 n_490 n_435 n_491 0 gnds! vdd! vdds!) \
        HS65_GS_NAND4ABX3
g32285__3772 (n_451 n_290 n_182 n_321 n_436 0 gnds! vdd! vdds!) \
        HS65_GS_NAND4ABX3
g32443__1786 (n_146 n_259 n_266 n_220 n_260 0 gnds! vdd! vdds!) \
        HS65_GS_NAND4ABX3
g32267__8780 (n_136 n_285 n_300 n_438 n_439 0 gnds! vdd! vdds!) \
        HS65_GS_NAND4ABX3
g32286__8757 (n_295 n_462 n_226 n_476 n_463 0 gnds! vdd! vdds!) \
        HS65_GS_NAND4ABX3
g32255__8780 (n_318 n_462 n_357 n_416 n_487 0 gnds! vdd! vdds!) \
        HS65_GS_NAND4ABX3
g32284__5795 (n_378 n_419 n_447 n_257 n_448 0 gnds! vdd! vdds!) \
        HS65_GS_NAND4ABX3
g32362__2683 (n_159 n_379 n_158 n_152 n_160 0 gnds! vdd! vdds!) \
        HS65_GS_NAND4ABX3
g32263__9682 (n_428 n_412 n_325 n_352 n_479 0 gnds! vdd! vdds!) \
        HS65_GS_NAND4ABX3
g32528__4296 (n_113 n_202 n_173 n_67 n_61 0 gnds! vdd! vdds!) \
        HS65_GS_NAND4ABX3
g32389__9906 (n_343 n_167 n_342 n_312 n_344 0 gnds! vdd! vdds!) \
        HS65_GS_NAND4ABX3
g32272__2250 (n_213 n_293 n_367 n_444 n_500 0 gnds! vdd! vdds!) \
        HS65_GS_NAND4ABX3
g32289__7118 (n_415 n_419 n_541 n_400 n_420 0 gnds! vdd! vdds!) \
        HS65_GS_NAND4ABX3
g32291__1786 (n_179 n_247 n_124 n_393 n_461 0 gnds! vdd! vdds!) \
        HS65_GS_NAND4ABX3
g32302__4296 (n_337 n_320 n_133 n_336 n_338 0 gnds! vdd! vdds!) \
        HS65_GS_NAND4ABX3
g32268__7114 (n_495 n_211 n_533 n_399 n_456 0 gnds! vdd! vdds!) \
        HS65_GS_NAND4ABX3
g32277__2250 (n_443 n_337 n_449 n_364 n_453 0 gnds! vdd! vdds!) \
        HS65_GS_NAND4ABX3
g32278__7675 (n_467 n_401 n_457 n_386 n_468 0 gnds! vdd! vdds!) \
        HS65_GS_NAND4ABX3
g32239__8780 (n_468 n_453 n_484 n_512 n_520 0 gnds! vdd! vdds!) \
        HS65_GS_NAND4ABX3
g32308__7344 (n_102 n_287 n_192 n_278 n_394 0 gnds! vdd! vdds!) \
        HS65_GS_NAND4ABX3
g32342__7114 (n_407 n_277 n_323 n_319 n_408 0 gnds! vdd! vdds!) \
        HS65_GS_NAND4ABX3
g32287__7344 (n_360 n_445 n_490 n_424 n_446 0 gnds! vdd! vdds!) \
        HS65_GS_NAND4ABX3
g32360__1857 (n_407 n_229 n_171 n_458 n_230 0 gnds! vdd! vdds!) \
        HS65_GS_NAND4ABX3
g32340__5953 (n_194 n_229 n_365 n_207 n_366 0 gnds! vdd! vdds!) \
        HS65_GS_NAND4ABX3
g32231__4296 (n_500 n_423 n_499 n_511 n_519 0 gnds! vdd! vdds!) \
        HS65_GS_NAND4ABX3
g32288__7675 (n_340 n_422 n_421 n_389 n_423 0 gnds! vdd! vdds!) \
        HS65_GS_NAND4ABX3
g32301__8780 (n_340 n_339 n_227 n_327 n_341 0 gnds! vdd! vdds!) \
        HS65_GS_NAND4ABX3
g32260__4547 (n_422 n_465 n_388 n_480 n_481 0 gnds! vdd! vdds!) \
        HS65_GS_NAND4ABX3
g32295__5703 (n_345 n_362 n_458 n_457 n_459 0 gnds! vdd! vdds!) \
        HS65_GS_NAND4ABX3
g32294__5019 (n_407 n_379 n_123 n_438 n_442 0 gnds! vdd! vdds!) \
        HS65_GS_NAND4ABX3
g32251__2391 (n_230 n_298 n_329 n_424 n_425 0 gnds! vdd! vdds!) \
        HS65_GS_NAND4ABX3
g32249__1840 (n_482 n_493 n_316 n_437 n_494 0 gnds! vdd! vdds!) \
        HS65_GS_NAND4ABX3
g32281__1474 (n_135 n_482 n_304 n_414 n_483 0 gnds! vdd! vdds!) \
        HS65_GS_NAND4ABX3
g32407__2683 (n_248 n_106 n_279 n_235 n_280 0 gnds! vdd! vdds!) \
        HS65_GS_NAND4ABX3
g32271__9682 (n_443 n_322 n_307 n_421 n_431 0 gnds! vdd! vdds!) \
        HS65_GS_NAND4ABX3
g32258__4296 (n_417 n_445 n_485 n_430 n_486 0 gnds! vdd! vdds!) \
        HS65_GS_NAND4ABX3
g32279__6083 (n_451 n_434 n_282 n_335 n_452 0 gnds! vdd! vdds!) \
        HS65_GS_NAND4ABX3
g32248__7114 (n_391 n_411 n_472 n_469 n_502 0 gnds! vdd! vdds!) \
        HS65_GS_NAND4ABX3
g32269__5703 (n_412 n_411 n_410 n_409 n_413 0 gnds! vdd! vdds!) \
        HS65_GS_NAND4ABX3
g32238__1309 (n_502 n_491 n_505 n_504 n_513 0 gnds! vdd! vdds!) \
        HS65_GS_NAND4ABX3
g32234__2683 (n_489 n_494 n_501 n_492 n_514 0 gnds! vdd! vdds!) \
        HS65_GS_NAND4ABX3
g32252__9906 (n_488 n_160 n_474 n_473 n_489 0 gnds! vdd! vdds!) \
        HS65_GS_NAND4ABX3
g32706__8780 (n_3 n_2 n_94 n_9 n_427 0 gnds! vdd! vdds!) HS65_GS_NAND4ABX6
g32240__9682 (n_463 n_436 n_507 n_497 n_515 0 gnds! vdd! vdds!) \
        HS65_GS_NAND4ABX6
FE_RC_0_0 (n_448 n_466 n_496 n_506 n_517 0 gnds! vdd! vdds!) \
        HS65_GS_NAND4ABX6
FE_RC_5_0 (n_366 n_199 n_470 n_409 n_503 0 gnds! vdd! vdds!) \
        HS65_GS_NAND4ABX6
FE_RC_2_0 (n_413 n_439 n_498 n_510 n_518 0 gnds! vdd! vdds!) \
        HS65_GS_NAND4ABX6
g32769__1840 (n_540 n_7 n_8 n_546 0 gnds! vdd! vdds!) HS65_GS_NOR3X4
g32718__1786 (n_8 n_7 n_16 n_30 0 gnds! vdd! vdds!) HS65_GS_NOR3X4
g32600__7114 (n_35 n_94 n_111 n_96 0 gnds! vdd! vdds!) HS65_GS_NOR3X4
g32335__8757 (n_224 n_131 n_306 n_307 0 gnds! vdd! vdds!) HS65_GS_NOR3X4
g32315__1474 (n_398 n_434 n_297 n_435 0 gnds! vdd! vdds!) HS65_GS_NOR3X4
g32518__1474 (n_150 n_166 n_69 n_58 0 gnds! vdd! vdds!) HS65_GS_NOR3X4
g32524__1786 (n_259 n_106 n_121 n_107 0 gnds! vdd! vdds!) HS65_GS_NOR3X4
g32320__5266 (n_97 n_454 n_349 n_455 0 gnds! vdd! vdds!) HS65_GS_NOR3X4
g32390__3772 (n_122 n_248 n_169 n_170 0 gnds! vdd! vdds!) HS65_GS_NOR3X4
g32517__7675 (n_203 n_63 n_139 n_73 0 gnds! vdd! vdds!) HS65_GS_NOR3X4
g32241__2900 (n_433 n_478 n_487 n_511 0 gnds! vdd! vdds!) HS65_GS_NOR3X4
g32369__5795 (n_240 n_176 n_151 n_241 0 gnds! vdd! vdds!) HS65_GS_NOR3X4
g32368__6083 (n_101 n_396 n_272 n_357 0 gnds! vdd! vdds!) HS65_GS_NOR3X4
g32307__9906 (n_183 n_140 n_264 n_388 0 gnds! vdd! vdds!) HS65_GS_NOR3X4
g32257__3772 (n_350 n_408 n_420 n_484 0 gnds! vdd! vdds!) HS65_GS_NOR3X4
g32290__1840 (n_201 n_443 n_371 n_444 0 gnds! vdd! vdds!) HS65_GS_NOR3X4
g32250__5266 (n_314 n_402 n_461 n_501 0 gnds! vdd! vdds!) HS65_GS_NOR3X4
g32325__1309 (n_277 n_45 n_477 n_278 0 gnds! vdd! vdds!) HS65_GS_NOR3X4
g32259__5795 (n_341 n_464 n_446 n_497 0 gnds! vdd! vdds!) HS65_GS_NOR3X4
g32436__2391 (n_269 n_47 n_268 n_270 0 gnds! vdd! vdds!) HS65_GS_NOR3X4
FE_RC_6_0 (FE_RN_1_0 FE_RN_2_0 n_483 n_507 0 gnds! vdd! vdds!) \
        HS65_GS_NOR3X4
g32246__8757 (n_442 n_459 n_479 n_506 0 gnds! vdd! vdds!) HS65_GS_NOR3X4
g32247__6877 (n_373 n_488 n_503 n_512 0 gnds! vdd! vdds!) HS65_GS_NOR3X4
g32317__6877 (n_223 n_339 n_387 n_472 0 gnds! vdd! vdds!) HS65_GS_NOR3X4
g32300__4296 (n_377 n_267 n_112 n_239 n_386 0 gnds! vdd! vdds!) \
        HS65_GS_NOR4ABX2
g32334__8757 (n_89 n_365 n_100 n_286 n_369 0 gnds! vdd! vdds!) \
        HS65_GS_NOR4ABX2
g32243__5019 (n_447 n_476 n_376 n_425 n_492 0 gnds! vdd! vdds!) \
        HS65_GS_NOR4ABX2
g32299__1786 (n_249 n_302 n_375 n_415 n_416 0 gnds! vdd! vdds!) \
        HS65_GS_NOR4ABX2
g32332__7118 (n_187 n_37 n_150 n_343 n_370 0 gnds! vdd! vdds!) \
        HS65_GS_NOR4ABX2
g32309__1786 (n_301 n_367 n_361 n_212 n_368 0 gnds! vdd! vdds!) \
        HS65_GS_NOR4ABX2
g32265__7344 (n_354 n_309 n_495 n_441 n_496 0 gnds! vdd! vdds!) \
        HS65_GS_NOR4ABX2
g32262__5953 (n_276 n_374 n_353 n_394 n_460 0 gnds! vdd! vdds!) \
        HS65_GS_NOR4ABX2
g32449__4547 (n_95 n_132 n_194 n_164 n_165 0 gnds! vdd! vdds!) \
        HS65_GS_NOR4ABX2
g32313__9682 (n_324 n_323 n_322 n_339 n_325 0 gnds! vdd! vdds!) \
        HS65_GS_NOR4ABX2
g32276__2391 (n_324 n_469 n_254 n_271 n_470 0 gnds! vdd! vdds!) \
        HS65_GS_NOR4ABX2
g32245__7675 (n_508 n_480 n_432 n_486 n_509 0 gnds! vdd! vdds!) \
        HS65_GS_NOR4ABX2
g32253__2703 (n_485 n_395 n_305 n_452 n_498 0 gnds! vdd! vdds!) \
        HS65_GS_NOR4ABX2
g32274__1786 (n_410 n_165 n_397 n_475 n_505 0 gnds! vdd! vdds!) \
        HS65_GS_NOR4ABX2
g32270__4296 (n_243 n_209 n_404 n_384 n_437 0 gnds! vdd! vdds!) \
        HS65_GS_CBI4I6X5
g32403__5953 (n_203 n_202 n_392 n_224 n_204 0 gnds! vdd! vdds!) \
        HS65_GS_CBI4I6X5
g32329__1840 (n_69 n_181 n_242 n_180 n_182 0 gnds! vdd! vdds!) \
        HS65_GS_CBI4I6X5
g32418__2900 (n_195 n_55 n_380 n_159 n_222 0 gnds! vdd! vdds!) \
        HS65_GS_CBI4I6X5
g32353__2683 (n_205 n_217 n_363 n_185 n_424 0 gnds! vdd! vdds!) \
        HS65_GS_CBI4I6X5
g32296__7344 (n_351 n_215 n_242 n_350 n_352 0 gnds! vdd! vdds!) \
        HS65_GS_CBI4I6X5
g32401__4547 (n_206 n_166 n_332 n_362 n_282 0 gnds! vdd! vdds!) \
        HS65_GS_CBI4I6X5
g32280__2683 (n_237 n_280 n_332 n_338 n_430 0 gnds! vdd! vdds!) \
        HS65_GS_CBI4I6X5
g32306__2683 (n_333 n_543 n_380 n_379 n_469 0 gnds! vdd! vdds!) \
        HS65_GS_CBI4I6X5
g32303__3772 (n_334 n_333 n_363 n_228 n_335 0 gnds! vdd! vdds!) \
        HS65_GS_CBI4I6X5
g32328__2250 (n_404 n_117 n_403 n_467 n_405 0 gnds! vdd! vdds!) \
        HS65_GS_AOI211X4
g32408__1309 (n_332 n_315 n_263 n_306 n_319 0 gnds! vdd! vdds!) \
        HS65_GS_AOI211X4
g32406__2683 (n_203 n_363 n_320 n_155 n_321 0 gnds! vdd! vdds!) \
        HS65_GS_AOI211X4
g32331__1840 (n_392 n_121 n_83 n_390 n_393 0 gnds! vdd! vdds!) \
        HS65_GS_AOI211X4
g32254__5953 (n_363 n_344 n_471 n_440 n_504 0 gnds! vdd! vdds!) \
        HS65_GS_AOI211X4
g32343__5703 (n_363 n_76 n_362 n_361 n_364 0 gnds! vdd! vdds!) \
        HS65_GS_AOI211X4
g32304__5953 (n_380 n_163 n_253 n_406 n_414 0 gnds! vdd! vdds!) \
        HS65_GS_AOI211X4
g32602__7344 (n_32 n_162 n_120 0 gnds! vdd! vdds!) HS65_GS_NOR2X6
g32647__7675 (n_380 n_332 n_197 0 gnds! vdd! vdds!) HS65_GS_NOR2X6
g32680__2391 (n_392 FE_OCPN0_n_252 n_190 0 gnds! vdd! vdds!) \
        HS65_GS_NOR2X6
g32586__2683 (n_313 n_279 n_194 0 gnds! vdd! vdds!) HS65_GS_NOR2X6
g32564__2703 (n_381 n_40 n_57 0 gnds! vdd! vdds!) HS65_GS_NOR2X6
g32567__5019 (n_313 n_162 n_164 0 gnds! vdd! vdds!) HS65_GS_NOR2X6
g32733__1857 (n_35 n_12 n_18 0 gnds! vdd! vdds!) HS65_GS_NOR2X6
g32725__2683 (n_11 n_4 n_29 0 gnds! vdd! vdds!) HS65_GS_NOR2X6
g32734__3772 (n_11 n_10 n_28 0 gnds! vdd! vdds!) HS65_GS_NOR2X6
g32703__5019 (n_540 n_13 n_21 0 gnds! vdd! vdds!) HS65_GS_NOR2X6
g32716__2703 (n_16 n_13 n_19 0 gnds! vdd! vdds!) HS65_GS_NOR2X6
g32705__1840 (n_16 n_14 n_23 0 gnds! vdd! vdds!) HS65_GS_NOR2X6
g32717__7344 (n_540 n_14 n_24 0 gnds! vdd! vdds!) HS65_GS_NOR2X6
g32704__5795 (n_16 n_15 n_20 0 gnds! vdd! vdds!) HS65_GS_NOR2X6
g32715__6083 (n_540 n_15 n_22 0 gnds! vdd! vdds!) HS65_GS_NOR2X6
g32578__5953 (n_53 n_55 n_235 0 gnds! vdd! vdds!) HS65_GS_NOR2X6
g32619__7118 (n_348 n_175 n_320 0 gnds! vdd! vdds!) HS65_GS_NOR2X6
g32610__4547 (n_427 n_328 n_84 0 gnds! vdd! vdds!) HS65_GS_NOR2X6
g32576__1474 (n_372 n_154 n_263 0 gnds! vdd! vdds!) HS65_GS_NOR2X6
g32620__2391 (n_358 n_275 n_407 0 gnds! vdd! vdds!) HS65_GS_NOR2X6
g32574__9682 (n_372 n_143 n_159 0 gnds! vdd! vdds!) HS65_GS_NOR2X6
g32583__9906 (n_358 n_36 n_229 0 gnds! vdd! vdds!) HS65_GS_NOR2X6
g32508__8757 (n_355 n_250 n_396 0 gnds! vdd! vdds!) HS65_GS_NOR2X6
g32624__2900 (n_381 n_111 n_240 0 gnds! vdd! vdds!) HS65_GS_NOR2X6
g32579__8780 (n_355 n_154 n_224 0 gnds! vdd! vdds!) HS65_GS_NOR2X6
g32621__1857 (n_203 n_34 n_291 0 gnds! vdd! vdds!) HS65_GS_NOR2X6
g32587__9682 (n_63 n_259 n_274 0 gnds! vdd! vdds!) HS65_GS_NOR2X6
g32571__8757 (n_381 n_200 n_137 0 gnds! vdd! vdds!) HS65_GS_NOR2X6
g32607__4296 (n_195 n_106 n_220 0 gnds! vdd! vdds!) HS65_GS_NOR2X6
g32609__5266 (n_50 n_166 n_266 0 gnds! vdd! vdds!) HS65_GS_NOR2X6
g32616__7114 (n_351 n_203 n_256 0 gnds! vdd! vdds!) HS65_GS_NOR2X6
g32611__1474 (n_108 n_33 n_161 0 gnds! vdd! vdds!) HS65_GS_NOR2X6
g32608__3772 (n_32 n_92 n_138 0 gnds! vdd! vdds!) HS65_GS_NOR2X6
g32432__7344 (n_183 n_60 n_184 0 gnds! vdd! vdds!) HS65_GS_NOR2X6
g32558__3772 (n_292 n_197 n_60 0 gnds! vdd! vdds!) HS65_GS_NOR2X6
g32491__2703 (n_94 n_93 n_251 0 gnds! vdd! vdds!) HS65_GS_NOR2X6
g32563__8757 (n_150 n_55 n_86 0 gnds! vdd! vdds!) HS65_GS_NOR2X6
g32464__2391 (n_348 n_80 n_272 0 gnds! vdd! vdds!) HS65_GS_NOR2X6
g32357__1857 (n_265 n_345 n_346 0 gnds! vdd! vdds!) HS65_GS_NOR2X6
g32626__1840 (n_108 n_106 n_52 0 gnds! vdd! vdds!) HS65_GS_NOR2X6
g32391__7114 (n_254 n_253 n_255 0 gnds! vdd! vdds!) HS65_GS_NOR2X6
g32305__5266 (n_406 n_356 n_480 0 gnds! vdd! vdds!) HS65_GS_NOR2X6
g32764__2250 (n_126 n_247 n_541 0 gnds! vdd! vdds!) HS65_GS_NOR2AX3
g32750__7114 (m\<5\> k\<5\> n_3 0 gnds! vdd! vdds!) HS65_GS_NOR2AX3
g32751__5703 (k\<5\> m\<5\> n_2 0 gnds! vdd! vdds!) HS65_GS_NOR2AX3
g32477__2900 (n_187 n_269 n_80 0 gnds! vdd! vdds!) HS65_GS_NOR2AX3
g32475__1857 (n_187 n_128 n_129 0 gnds! vdd! vdds!) HS65_GS_NOR2AX3
FE_RC_4_0 (n_460 n_431 FE_RN_0_0 0 gnds! vdd! vdds!) HS65_GS_NOR2AX3
g32767__5795 (n_351 n_231 n_544 0 gnds! vdd! vdds!) HS65_GS_NAND2AX7
g32723__1309 (n_8 n_7 n_13 0 gnds! vdd! vdds!) HS65_GS_NAND2AX7
g32731__9682 (n_7 n_8 n_14 0 gnds! vdd! vdds!) HS65_GS_NAND2AX7
g32766__2703 (n_65 n_210 n_543 0 gnds! vdd! vdds!) HS65_GS_NAND2AX7
FE_RC_8_0 (n_495 n_455 FE_RN_1_0 0 gnds! vdd! vdds!) HS65_GS_NAND2AX7
g32349__3772 (n_223 n_222 n_419 0 gnds! vdd! vdds!) HS65_GS_NAND2AX7
g32612__4296 (n_148 n_231 n_121 0 gnds! vdd! vdds!) HS65_GS_NAND2X7
g32681__1857 (n_355 n_358 n_42 0 gnds! vdd! vdds!) HS65_GS_NAND2X7
g32707__8757 (n_94 n_545 n_348 0 gnds! vdd! vdds!) HS65_GS_NAND2X7
g32655__2391 (n_28 n_546 n_177 0 gnds! vdd! vdds!) HS65_GS_NAND2X7
g32651__2900 (n_25 n_19 n_200 0 gnds! vdd! vdds!) HS65_GS_NAND2X7
g32658__6877 (n_29 n_24 n_328 0 gnds! vdd! vdds!) HS65_GS_NAND2X7
g32659__1309 (n_28 n_20 n_221 0 gnds! vdd! vdds!) HS65_GS_NAND2X7
g32660__9682 (n_29 n_19 n_67 0 gnds! vdd! vdds!) HS65_GS_NAND2X7
g32685__4547 (n_28 n_22 n_208 0 gnds! vdd! vdds!) HS65_GS_NAND2X7
g32656__3772 (n_27 n_24 n_48 0 gnds! vdd! vdds!) HS65_GS_NAND2X7
g32684__4296 (n_25 n_546 n_92 0 gnds! vdd! vdds!) HS65_GS_NAND2X7
g32690__9906 (n_25 n_20 n_99 0 gnds! vdd! vdds!) HS65_GS_NAND2X7
g32650__1857 (n_29 n_20 n_154 0 gnds! vdd! vdds!) HS65_GS_NAND2X7
g32661__7344 (n_25 n_22 n_312 0 gnds! vdd! vdds!) HS65_GS_NAND2X7
g32697__5795 (n_25 n_21 n_143 0 gnds! vdd! vdds!) HS65_GS_NAND2X7
g32662__6083 (n_27 n_22 n_175 0 gnds! vdd! vdds!) HS65_GS_NAND2X7
g32653__1786 (n_28 n_24 n_116 0 gnds! vdd! vdds!) HS65_GS_NAND2X7
g32654__5953 (n_27 n_546 n_210 0 gnds! vdd! vdds!) HS65_GS_NAND2X7
g32686__2391 (n_29 n_30 n_110 0 gnds! vdd! vdds!) HS65_GS_NAND2X7
g32709__5953 (n_39 n_134 n_355 0 gnds! vdd! vdds!) HS65_GS_NAND2X7
g32719__5703 (n_39 n_18 n_313 0 gnds! vdd! vdds!) HS65_GS_NAND2X7
g32582__1309 (n_115 n_122 n_152 0 gnds! vdd! vdds!) HS65_GS_NAND2X7
g32569__5795 (n_18 n_225 n_68 0 gnds! vdd! vdds!) HS65_GS_NAND2X7
g32724__4547 (n_8 n_7 n_15 0 gnds! vdd! vdds!) HS65_GS_NAND2X7
g32694__7114 (n_28 n_19 n_162 0 gnds! vdd! vdds!) HS65_GS_NAND2X7
g32649__8780 (n_28 n_23 n_40 0 gnds! vdd! vdds!) HS65_GS_NAND2X7
g32682__2683 (n_27 n_19 n_111 0 gnds! vdd! vdds!) HS65_GS_NAND2X7
g32648__1474 (n_25 n_23 n_148 0 gnds! vdd! vdds!) HS65_GS_NAND2X7
g32663__1840 (n_27 n_20 n_292 0 gnds! vdd! vdds!) HS65_GS_NAND2X7
g32693__2250 (n_27 n_23 n_178 0 gnds! vdd! vdds!) HS65_GS_NAND2X7
g32692__5703 (n_29 n_23 n_231 0 gnds! vdd! vdds!) HS65_GS_NAND2X7
g32696__5266 (n_25 n_24 n_279 0 gnds! vdd! vdds!) HS65_GS_NAND2X7
g32683__6877 (n_28 n_30 n_173 0 gnds! vdd! vdds!) HS65_GS_NAND2X7
g32687__2900 (n_27 n_30 n_36 0 gnds! vdd! vdds!) HS65_GS_NAND2X7
g32589__1309 (n_178 n_292 n_333 0 gnds! vdd! vdds!) HS65_GS_NAND2X7
g32570__3772 (n_342 n_275 n_128 0 gnds! vdd! vdds!) HS65_GS_NAND2X7
g32562__3772 (n_134 n_315 n_130 0 gnds! vdd! vdds!) HS65_GS_NAND2X7
g32561__1840 (n_115 n_71 n_90 0 gnds! vdd! vdds!) HS65_GS_NAND2X7
g32618__2683 (n_328 n_342 n_331 0 gnds! vdd! vdds!) HS65_GS_NAND2X7
g32623__5953 (n_116 n_221 n_269 0 gnds! vdd! vdds!) HS65_GS_NAND2X7
g32573__5019 (n_299 n_34 n_153 0 gnds! vdd! vdds!) HS65_GS_NAND2X7
g32502__2250 (n_332 n_65 n_249 0 gnds! vdd! vdds!) HS65_GS_NAND2X7
g32627__7114 (n_148 n_175 n_243 0 gnds! vdd! vdds!) HS65_GS_NAND2X7
g32603__2250 (n_328 n_275 n_146 0 gnds! vdd! vdds!) HS65_GS_NAND2X7
g32580__1474 (n_177 n_342 n_217 0 gnds! vdd! vdds!) HS65_GS_NAND2X7
g32560__5703 (n_36 n_48 n_65 0 gnds! vdd! vdds!) HS65_GS_NAND2X7
g32575__9906 (n_40 n_312 n_117 0 gnds! vdd! vdds!) HS65_GS_NAND2X7
g32588__1786 (n_208 n_221 n_248 0 gnds! vdd! vdds!) HS65_GS_NAND2X7
g32614__8780 (n_392 n_139 n_365 0 gnds! vdd! vdds!) HS65_GS_NAND2X7
g32572__4547 (n_242 n_106 n_132 0 gnds! vdd! vdds!) HS65_GS_NAND2X7
g32599__6877 (n_67 n_279 n_167 0 gnds! vdd! vdds!) HS65_GS_NAND2X7
g32597__6083 (n_279 n_200 n_181 0 gnds! vdd! vdds!) HS65_GS_NAND2X7
g32581__1857 (n_363 n_238 n_171 0 gnds! vdd! vdds!) HS65_GS_NAND2X7
g32606__5795 (FE_OCPN0_n_252 n_51 n_142 0 gnds! vdd! vdds!) \
        HS65_GS_NAND2X7
g32625__5266 (n_312 n_99 n_174 0 gnds! vdd! vdds!) HS65_GS_NAND2X7
g32577__4547 (FE_OCPN0_n_252 n_150 n_327 0 gnds! vdd! vdds!) \
        HS65_GS_NAND2X7
g32584__2683 (n_173 n_162 n_169 0 gnds! vdd! vdds!) HS65_GS_NAND2X7
g32565__7344 (n_363 n_351 n_172 0 gnds! vdd! vdds!) HS65_GS_NAND2X7
g32628__7675 (n_110 n_67 n_334 0 gnds! vdd! vdds!) HS65_GS_NAND2X7
g32601__5266 (n_299 n_205 n_77 0 gnds! vdd! vdds!) HS65_GS_NAND2X7
g32566__1786 (FE_OCPN0_n_252 n_63 n_89 0 gnds! vdd! vdds!) HS65_GS_NAND2X7
g32615__6877 (n_545 n_38 n_93 0 gnds! vdd! vdds!) HS65_GS_NAND2X7
g32506__7344 (n_332 n_333 n_367 0 gnds! vdd! vdds!) HS65_GS_NAND2X7
g32485__7675 (n_200 n_274 n_288 0 gnds! vdd! vdds!) HS65_GS_NAND2X7
g32568__5953 (n_259 n_332 n_144 0 gnds! vdd! vdds!) HS65_GS_NAND2X7
g32559__9906 (n_545 n_41 n_95 0 gnds! vdd! vdds!) HS65_GS_NAND2X7
g32604__6083 (n_545 n_206 n_91 0 gnds! vdd! vdds!) HS65_GS_NAND2X7
g32605__2703 (n_363 n_315 n_87 0 gnds! vdd! vdds!) HS65_GS_NAND2X7
g32363__5795 (n_222 n_255 n_353 0 gnds! vdd! vdds!) HS65_GS_NAND2X7
g32695__7118 (n_29 n_546 n_70 0 gnds! vdd! vdds!) HS65_GS_AND2X4
g32727__6877 (n_11 n_4 n_25 0 gnds! vdd! vdds!) HS65_GS_AND2X4
g32689__7118 (n_28 n_21 n_225 0 gnds! vdd! vdds!) HS65_GS_AND2X4
g32652__8757 (n_29 n_22 n_55 0 gnds! vdd! vdds!) HS65_GS_AND2X4
g32657__7675 (n_25 n_30 n_150 0 gnds! vdd! vdds!) HS65_GS_AND2X4
g32629__2250 (n_111 n_210 n_250 0 gnds! vdd! vdds!) HS65_GS_AND2X4
g32585__5703 (n_208 n_177 n_187 0 gnds! vdd! vdds!) HS65_GS_AND2X4
g32598__1840 (n_225 FE_OCPN1_n_252 n_72 0 gnds! vdd! vdds!) HS65_GS_AND2X4
g32509__4547 (n_169 n_299 n_443 0 gnds! vdd! vdds!) HS65_GS_AND2X4
g32492__5703 (n_544 n_332 n_218 0 gnds! vdd! vdds!) HS65_GS_AND2X4
g32501__1786 (n_134 n_225 n_57 n_126 0 gnds! vdd! vdds!) HS65_GS_AOI12X2
g32480__6877 (n_252 n_70 n_194 n_81 0 gnds! vdd! vdds!) HS65_GS_AOI12X2
g32454__1474 (n_116 n_250 n_383 n_185 0 gnds! vdd! vdds!) HS65_GS_AOI12X2
g32505__1309 (n_111 n_145 n_372 n_379 0 gnds! vdd! vdds!) HS65_GS_AOI12X2
g32483__1309 (n_110 n_328 n_381 n_82 0 gnds! vdd! vdds!) HS65_GS_AOI12X2
g32471__5266 (n_143 n_308 n_427 n_451 0 gnds! vdd! vdds!) HS65_GS_AOI12X2
g32544__9906 (n_122 FE_OCPN1_n_252 n_277 n_301 0 gnds! vdd! vdds!) \
        HS65_GS_AOI12X2
g32500__5953 (n_173 n_143 n_355 n_216 0 gnds! vdd! vdds!) HS65_GS_AOI12X2
g32380__8780 (n_392 n_288 n_287 n_447 0 gnds! vdd! vdds!) HS65_GS_AOI12X2
g32376__1474 (n_332 n_331 n_330 n_438 0 gnds! vdd! vdds!) HS65_GS_AOI12X2
g32504__5795 (n_92 n_143 n_358 n_176 0 gnds! vdd! vdds!) HS65_GS_AOI12X2
g32533__7118 (n_115 n_38 n_138 n_317 0 gnds! vdd! vdds!) HS65_GS_AOI12X2
g32451__6083 (n_332 n_248 n_125 n_395 0 gnds! vdd! vdds!) HS65_GS_AOI12X2
g32542__1309 (n_242 n_71 n_84 n_124 0 gnds! vdd! vdds!) HS65_GS_AOI12X2
g32479__9682 (n_242 n_113 n_84 n_85 0 gnds! vdd! vdds!) HS65_GS_AOI12X2
g32535__4547 (n_380 n_71 n_263 n_103 0 gnds! vdd! vdds!) HS65_GS_AOI12X2
g32466__9682 (n_380 n_268 n_218 n_409 0 gnds! vdd! vdds!) HS65_GS_AOI12X2
g32344__7344 (n_238 n_334 n_237 n_404 n_239 0 gnds! vdd! vdds!) \
        HS65_GS_OA31X9
g32427__8757 (n_109 n_108 n_315 n_392 n_339 0 gnds! vdd! vdds!) \
        HS65_GS_OA31X9
g32405__9682 (n_225 n_259 n_217 n_380 n_281 0 gnds! vdd! vdds!) \
        HS65_GS_OAI13X5
g32402__1786 (n_206 n_205 n_243 n_392 n_207 0 gnds! vdd! vdds!) \
        HS65_GS_OAI13X5
g32356__8780 (n_225 n_248 n_334 n_392 n_226 0 gnds! vdd! vdds!) \
        HS65_GS_OAI13X5
g32327__2900 (n_315 n_544 n_268 n_380 n_316 0 gnds! vdd! vdds!) \
        HS65_GS_OAI13X5
g32722 (n_134 n_32 0 gnds! vdd! vdds!) HS65_GS_IVX9
g32698 (n_427 n_242 0 gnds! vdd! vdds!) HS65_GS_IVX9
g32665 (n_42 n_294 0 gnds! vdd! vdds!) HS65_GS_IVX9
g32699 (n_348 n_363 0 gnds! vdd! vdds!) HS65_GS_IVX9
g32638 (n_177 n_51 0 gnds! vdd! vdds!) HS65_GS_IVX9
g32634 (n_200 n_41 0 gnds! vdd! vdds!) HS65_GS_IVX9
g32641 (n_328 n_238 0 gnds! vdd! vdds!) HS65_GS_IVX9
g32642 (n_221 n_205 0 gnds! vdd! vdds!) HS65_GS_IVX9
g32643 (n_67 n_139 0 gnds! vdd! vdds!) HS65_GS_IVX9
g32668 (n_208 n_63 0 gnds! vdd! vdds!) HS65_GS_IVX9
g32639 (n_48 n_315 0 gnds! vdd! vdds!) HS65_GS_IVX9
g32667 (n_92 n_108 0 gnds! vdd! vdds!) HS65_GS_IVX9
g32672 (n_99 n_106 0 gnds! vdd! vdds!) HS65_GS_IVX9
g32633 (n_154 n_109 0 gnds! vdd! vdds!) HS65_GS_IVX9
g32644 (n_312 n_33 0 gnds! vdd! vdds!) HS65_GS_IVX9
g32679 (n_143 n_206 0 gnds! vdd! vdds!) HS65_GS_IVX9
g32645 (n_175 n_69 0 gnds! vdd! vdds!) HS65_GS_IVX9
g32636 (n_116 n_259 0 gnds! vdd! vdds!) HS65_GS_IVX9
g32637 (n_210 n_113 0 gnds! vdd! vdds!) HS65_GS_IVX9
g32677 (n_70 n_275 0 gnds! vdd! vdds!) HS65_GS_IVX9
g32669 (n_110 n_53 0 gnds! vdd! vdds!) HS65_GS_IVX9
g32701 (n_355 n_404 0 gnds! vdd! vdds!) HS65_GS_IVX9
FE_OFC1_n_381 (n_381 n_332 0 gnds! vdd! vdds!) HS65_GS_IVX9
g32729 (n_545 n_56 0 gnds! vdd! vdds!) HS65_GS_IVX9
g32632 (n_40 n_122 0 gnds! vdd! vdds!) HS65_GS_IVX9
g32745 (n_94 n_39 0 gnds! vdd! vdds!) HS65_GS_IVX9
g32730 (n_115 n_43 0 gnds! vdd! vdds!) HS65_GS_IVX9
g32676 (n_162 n_195 0 gnds! vdd! vdds!) HS65_GS_IVX9
g32743 (n_9 n_35 0 gnds! vdd! vdds!) HS65_GS_IVX9
FE_OFC6_n_4 (n_4 n_10 0 gnds! vdd! vdds!) HS65_GS_IVX9
FE_OFC4_n_540 (n_540 n_16 0 gnds! vdd! vdds!) HS65_GS_IVX9
g32674 (n_231 n_71 0 gnds! vdd! vdds!) HS65_GS_IVX9
g32678 (n_279 n_166 0 gnds! vdd! vdds!) HS65_GS_IVX9
g32646 (n_292 n_202 0 gnds! vdd! vdds!) HS65_GS_IVX9
g32635 (n_55 n_342 0 gnds! vdd! vdds!) HS65_GS_IVX9
g32675 (n_178 n_214 0 gnds! vdd! vdds!) HS65_GS_IVX9
g32631 (n_148 n_38 0 gnds! vdd! vdds!) HS65_GS_IVX9
g32592 (n_291 n_105 0 gnds! vdd! vdds!) HS65_GS_IVX9
g32511 (n_74 n_75 0 gnds! vdd! vdds!) HS65_GS_IVX9
g32556 (n_229 n_262 0 gnds! vdd! vdds!) HS65_GS_IVX9
g32593 (n_240 n_158 0 gnds! vdd! vdds!) HS65_GS_IVX9
g32670 (n_36 n_203 0 gnds! vdd! vdds!) HS65_GS_IVX9
FE_OFC5_n_145 (n_145 n_34 0 gnds! vdd! vdds!) HS65_GS_IVX9
g32516 (n_434 n_157 0 gnds! vdd! vdds!) HS65_GS_IVX9
g32594 (n_174 n_46 0 gnds! vdd! vdds!) HS65_GS_IVX9
g32387 (n_542 n_246 0 gnds! vdd! vdds!) HS65_GS_IVX9
g32640 (n_150 n_88 0 gnds! vdd! vdds!) HS65_GS_IVX9
g32666 (n_173 n_50 0 gnds! vdd! vdds!) HS65_GS_IVX9
g32513 (n_124 n_125 0 gnds! vdd! vdds!) HS65_GS_IVX9
g32512 (n_103 n_104 0 gnds! vdd! vdds!) HS65_GS_IVX9
FE_OFC2_n_308 (n_308 n_149 0 gnds! vdd! vdds!) HS65_GS_IVX9
g32595 (n_52 n_268 0 gnds! vdd! vdds!) HS65_GS_IVX9
g32507__1840 (n_427 n_177 n_68 n_458 0 gnds! vdd! vdds!) HS65_GS_OA12X9
g32461__5703 (n_203 n_146 n_404 n_454 0 gnds! vdd! vdds!) HS65_GS_OA12X9
g32425__8780 (n_174 n_169 n_363 n_495 0 gnds! vdd! vdds!) HS65_GS_OA12X9
g32484__2683 (n_351 n_195 FE_OCPN1_n_252 n_83 0 gnds! vdd! vdds!) \
        HS65_GS_OA12X9
g32397__5795 (n_150 n_174 n_363 n_136 0 gnds! vdd! vdds!) HS65_GS_OA12X9
g32458__8757 (n_150 n_334 n_404 n_462 0 gnds! vdd! vdds!) HS65_GS_OA12X9
g32529__5795 (n_348 n_143 n_93 n_302 0 gnds! vdd! vdds!) HS65_GS_OA12X9
g32536__5019 (n_381 n_145 n_89 n_310 0 gnds! vdd! vdds!) HS65_GS_OA12X9
g32532__7344 (n_383 n_92 n_91 n_326 0 gnds! vdd! vdds!) HS65_GS_OA12X9
g32481__1840 (n_32 n_88 n_132 n_133 0 gnds! vdd! vdds!) HS65_GS_OA12X9
g32503__6083 (n_383 n_162 n_95 n_303 0 gnds! vdd! vdds!) HS65_GS_OA12X9
g32382__4547 (n_383 n_328 n_382 n_473 0 gnds! vdd! vdds!) HS65_GS_OA12X9
g32478__5019 (n_313 n_145 n_130 n_131 0 gnds! vdd! vdds!) HS65_GS_OAI21X3
g32493__6083 (n_139 n_70 n_332 n_289 0 gnds! vdd! vdds!) HS65_GS_OAI21X3
g32410__2250 (n_381 n_250 n_249 n_330 0 gnds! vdd! vdds!) HS65_GS_OAI21X3
g32534__1840 (n_358 n_110 n_90 n_306 0 gnds! vdd! vdds!) HS65_GS_OAI21X3
g32420__3772 (n_383 n_116 n_44 n_293 0 gnds! vdd! vdds!) HS65_GS_OAI21X3
g32496__7114 (n_348 n_67 n_132 n_155 0 gnds! vdd! vdds!) HS65_GS_OAI21X3
g32523__5953 (n_372 n_99 n_152 n_100 0 gnds! vdd! vdds!) HS65_GS_OAI21X3
g32465__6877 (n_358 n_86 n_153 n_361 0 gnds! vdd! vdds!) HS65_GS_OAI21X3
g32433__2900 (n_231 n_190 n_284 n_271 0 gnds! vdd! vdds!) HS65_GS_OAI21X3
g32551__3772 (n_427 n_279 n_87 n_434 0 gnds! vdd! vdds!) HS65_GS_OAI21X3
g32414__8757 (n_148 n_116 n_312 n_372 n_223 0 gnds! vdd! vdds!) \
        HS65_GS_AOI13X5
g32415__6877 (n_111 n_110 n_292 n_348 n_337 0 gnds! vdd! vdds!) \
        HS65_GS_AOI13X5
g32351__7344 (n_292 n_48 n_291 n_372 n_422 0 gnds! vdd! vdds!) \
        HS65_GS_AOI13X5
g32339__1786 (n_178 n_312 n_73 n_427 n_305 0 gnds! vdd! vdds!) \
        HS65_GS_AOI13X5
g32416__5703 (n_177 n_143 n_279 n_358 n_97 0 gnds! vdd! vdds!) \
        HS65_GS_AOI13X5
g32428__2703 (n_200 n_143 n_292 n_313 n_477 0 gnds! vdd! vdds!) \
        HS65_GS_AOI13X5
g32426__5019 (n_145 n_178 n_67 n_427 n_493 0 gnds! vdd! vdds!) \
        HS65_GS_AOI13X5
g32293__2250 (n_250 n_266 n_79 n_348 n_298 0 gnds! vdd! vdds!) \
        HS65_GS_AOI13X5
g32422__5703 (n_116 n_312 n_427 n_156 n_426 0 gnds! vdd! vdds!) \
        HS65_GS_CB4I1X9
g32333__7118 (n_279 n_308 n_348 n_186 n_309 0 gnds! vdd! vdds!) \
        HS65_GS_CB4I1X9
g32354__7114 (n_145 n_250 n_348 n_144 n_490 0 gnds! vdd! vdds!) \
        HS65_GS_CB4I1X9
g32441__7675 (n_310 n_240 n_137 n_311 0 gnds! vdd! vdds!) HS65_GS_NOR3AX2
g32375__1857 (n_324 n_164 n_251 n_508 0 gnds! vdd! vdds!) HS65_GS_NOR3AX2
g32435__8780 (n_173 n_128 n_333 n_119 0 gnds! vdd! vdds!) HS65_GS_NOR3AX2
g32476__2391 (n_145 n_106 n_202 n_79 0 gnds! vdd! vdds!) HS65_GS_NOR3AX2
g32374__3772 (n_289 n_317 n_258 n_385 0 gnds! vdd! vdds!) HS65_GS_AND3X9
g32522__1840 (n_221 n_177 n_235 n_236 0 gnds! vdd! vdds!) HS65_GS_AND3X9
g32367__5019 (n_303 n_326 n_374 n_347 0 gnds! vdd! vdds!) HS65_GS_AND3X9
g32365__7114 (n_303 n_302 n_301 n_304 0 gnds! vdd! vdds!) HS65_GS_AND3X9
g32444__5953 (n_381 n_291 n_130 n_90 n_258 0 gnds! vdd! vdds!) \
        HS65_GS_OA112X9
g32424__4296 (n_381 n_173 n_172 n_171 n_485 0 gnds! vdd! vdds!) \
        HS65_GS_OA112X9
g32469__2250 (n_313 n_308 n_142 n_365 n_374 0 gnds! vdd! vdds!) \
        HS65_GS_OA112X9
g32337__5703 (n_313 n_256 n_64 n_367 n_257 0 gnds! vdd! vdds!) \
        HS65_GS_OA112X9
g32398__1474 (n_427 n_292 n_87 n_126 n_283 0 gnds! vdd! vdds!) \
        HS65_GS_OA112X9
g32439__2703 (n_48 n_190 n_91 n_327 n_192 0 gnds! vdd! vdds!) \
        HS65_GS_OA112X9
g32399__4547 (n_358 n_328 n_327 n_326 n_329 0 gnds! vdd! vdds!) \
        HS65_GS_OA112X9
FE_RC_9_0 (n_200 n_88 n_427 n_362 0 gnds! vdd! vdds!) HS65_GS_AOI21X6
g32431__4296 (n_117 n_243 n_332 n_118 0 gnds! vdd! vdds!) HS65_GS_OAI12X3
FE_RC_1_0 (n_50 n_225 n_380 n_296 0 gnds! vdd! vdds!) HS65_GS_OAI12X3
g32537__9682 (n_150 n_70 n_392 n_219 0 gnds! vdd! vdds!) HS65_GS_OAI12X3
g32482__2703 (n_351 n_70 n_380 n_44 0 gnds! vdd! vdds!) HS65_GS_OAI12X3
g32495__2250 (n_150 n_71 n_363 n_377 0 gnds! vdd! vdds!) HS65_GS_OAI12X3
g32531__7675 (n_150 n_238 n_380 n_147 0 gnds! vdd! vdds!) HS65_GS_OAI12X3
g32519__9906 (n_63 n_69 n_299 n_64 0 gnds! vdd! vdds!) HS65_GS_OAI12X3
g32487__7118 (n_372 n_221 n_152 n_253 0 gnds! vdd! vdds!) HS65_GS_OAI12X3
g32361__5266 (n_108 n_288 n_299 n_300 0 gnds! vdd! vdds!) HS65_GS_OAI12X3
g32462__5953 (n_148 n_372 n_147 n_482 0 gnds! vdd! vdds!) HS65_GS_OAI12X3
g32468__2900 (n_94 n_152 n_77 n_286 0 gnds! vdd! vdds!) HS65_GS_OAI12X3
g32373__2703 (n_243 n_61 n_242 n_244 0 gnds! vdd! vdds!) HS65_GS_OAI12X3
g32322__1857 (n_381 n_308 n_389 n_464 0 gnds! vdd! vdds!) HS65_GS_OAI12X3
g32417__2391 (n_225 n_269 n_363 n_410 0 gnds! vdd! vdds!) HS65_GS_OAI12X3
g32664 (n_190 n_49 0 gnds! vdd! vdds!) HS65_GS_IVX7
g32472 (n_543 n_234 0 gnds! vdd! vdds!) HS65_GS_IVX7
g32429 (n_185 n_186 0 gnds! vdd! vdds!) HS65_GS_IVX7
g32430 (n_272 n_273 0 gnds! vdd! vdds!) HS65_GS_IVX7
g32555 (n_217 n_59 0 gnds! vdd! vdds!) HS65_GS_IVX7
g32554 (n_117 n_37 0 gnds! vdd! vdds!) HS65_GS_IVX7
g32473 (n_155 n_156 0 gnds! vdd! vdds!) HS65_GS_IVX7
g32388 (n_97 n_98 0 gnds! vdd! vdds!) HS65_GS_IVX7
g32514 (n_323 n_102 0 gnds! vdd! vdds!) HS65_GS_IVX7
g32591 (n_161 n_76 0 gnds! vdd! vdds!) HS65_GS_IVX7
g32515 (n_261 n_101 0 gnds! vdd! vdds!) HS65_GS_IVX7
FE_RC_7_0 (n_346 FE_RN_2_0 0 gnds! vdd! vdds!) HS65_GS_IVX7
g32456__2391 (n_134 n_202 n_212 n_421 0 gnds! vdd! vdds!) HS65_GS_AOI21X2
g32490__8780 (n_143 n_292 n_427 n_114 0 gnds! vdd! vdds!) HS65_GS_AOI21X2
g32497__4296 (n_40 n_177 n_355 n_112 0 gnds! vdd! vdds!) HS65_GS_AOI21X2
g32434__5019 (n_178 n_308 n_358 n_179 0 gnds! vdd! vdds!) HS65_GS_AOI21X2
g2 (n_242 n_205 n_114 n_533 0 gnds! vdd! vdds!) HS65_GS_AOI21X2
g32526__6083 (n_231 n_175 n_383 n_45 0 gnds! vdd! vdds!) HS65_GS_AOI21X2
g32440__7118 (n_92 n_256 n_383 n_265 0 gnds! vdd! vdds!) HS65_GS_AOI21X2
g32539__5019 (n_36 n_175 n_178 n_237 0 gnds! vdd! vdds!) HS65_GS_NAND3X5
g32486__7114 (n_110 n_48 n_275 n_215 0 gnds! vdd! vdds!) HS65_GS_NAND3X5
g32520__5019 (n_48 n_235 n_231 n_232 0 gnds! vdd! vdds!) HS65_GS_NAND3X5
g32525__9682 (n_162 n_161 n_177 n_163 0 gnds! vdd! vdds!) HS65_GS_NAND3X5
g32266__9906 (n_541 n_368 n_244 n_440 0 gnds! vdd! vdds!) HS65_GS_NAND3X5
g32364__8757 (n_261 n_311 n_103 n_417 0 gnds! vdd! vdds!) HS65_GS_NAND3X5
g32521__2250 (n_210 n_328 n_231 n_47 0 gnds! vdd! vdds!) HS65_GS_NAND3X5
g32366__1840 (n_355 n_107 n_348 n_274 n_153 n_349 0 gnds! vdd! vdds!) \
        HS65_GS_OAI212X5
g32395__3772 (n_381 n_292 n_355 n_99 n_284 n_285 0 gnds! vdd! vdds!) \
        HS65_GS_OAI212X5
g32319__2391 (n_372 n_58 n_275 n_197 n_241 n_373 0 gnds! vdd! vdds!) \
        HS65_GS_OAI212X5
g32348__2250 (n_427 n_129 n_358 n_292 n_262 n_445 0 gnds! vdd! vdds!) \
        HS65_GS_OAI212X5
g32282__1309 (n_313 n_270 n_383 n_119 n_347 n_429 0 gnds! vdd! vdds!) \
        HS65_GS_OAI212X5
g32292__5266 (n_193 n_485 n_84 n_120 n_359 0 gnds! vdd! vdds!) \
        HS65_GS_NOR4ABX4
g32242__6083 (n_283 n_490 n_493 n_450 n_499 0 gnds! vdd! vdds!) \
        HS65_GS_NOR4ABX4
FE_RC_10_0 (n_508 n_405 n_429 n_481 n_510 0 gnds! vdd! vdds!) \
        HS65_GS_NOR4ABX4
g32412__9906 (n_40 n_175 n_313 n_81 n_290 0 gnds! vdd! vdds!) \
        HS65_GS_CBI4I1X5
g32409__7114 (n_427 n_358 n_154 n_75 n_199 0 gnds! vdd! vdds!) \
        HS65_GS_CBI4I1X5
g32347__1474 (n_221 n_220 n_355 n_219 n_350 0 gnds! vdd! vdds!) \
        HS65_GS_CBI4I1X5
g32393__7118 (n_275 n_210 n_372 n_85 n_211 0 gnds! vdd! vdds!) \
        HS65_GS_CBI4I1X5
g32404__5703 (n_200 n_162 n_348 n_147 n_201 0 gnds! vdd! vdds!) \
        HS65_GS_CBI4I1X5
g32371__2703 (n_200 n_312 n_294 n_204 n_295 0 gnds! vdd! vdds!) \
        HS65_GS_CBI4I1X5
g32330__2391 (n_313 n_294 n_312 n_184 n_314 0 gnds! vdd! vdds!) \
        HS65_GS_CBI4I1X5
g32359__2703 (n_148 n_143 n_355 n_354 n_356 0 gnds! vdd! vdds!) \
        HS65_GS_CBI4I1X5
g32324__7675 (n_342 n_52 n_358 n_281 n_371 0 gnds! vdd! vdds!) \
        HS65_GS_CBI4I1X5
g32421__1309 (n_175 n_292 n_383 n_171 n_345 0 gnds! vdd! vdds!) \
        HS65_GS_CBI4I1X5
g32283__7118 (n_198 n_465 n_464 n_466 0 gnds! vdd! vdds!) HS65_GS_OR3X4
g32527__8780 (n_383 n_178 n_355 n_312 n_62 0 gnds! vdd! vdds!) \
        HS65_GS_OAI22X6
g32545__2391 (n_110 n_383 n_56 n_145 n_403 0 gnds! vdd! vdds!) \
        HS65_GS_OAI22X6
g32540__7344 (n_358 n_178 n_43 n_48 n_254 0 gnds! vdd! vdds!) \
        HS65_GS_OAI22X6
g32530__1857 (n_381 n_175 n_43 n_208 n_74 0 gnds! vdd! vdds!) \
        HS65_GS_OAI22X6
g32463__7118 (n_358 n_274 n_355 n_145 n_375 0 gnds! vdd! vdds!) \
        HS65_GS_OAI22X6
g32470__7675 (n_383 n_256 n_313 n_173 n_467 0 gnds! vdd! vdds!) \
        HS65_GS_OAI22X6
g32546__2900 (n_383 n_67 n_313 n_178 n_287 0 gnds! vdd! vdds!) \
        HS65_GS_OAI22X6
g32739__2900 (n_3 n_2 n_12 0 gnds! vdd! vdds!) HS65_GS_OR2X9
g32352__1840 (n_72 n_290 n_432 0 gnds! vdd! vdds!) HS65_GS_OR2X9
g32510__1474 (n_355 n_86 n_284 0 gnds! vdd! vdds!) HS65_GS_OR2X9
g32499__1786 (n_149 n_169 n_343 0 gnds! vdd! vdds!) HS65_GS_OR2X9
g32541__2683 (n_242 n_195 n_57 n_180 0 gnds! vdd! vdds!) HS65_GS_AO12X9
g32498__5266 (n_392 n_53 n_96 n_247 0 gnds! vdd! vdds!) HS65_GS_AO12X9
g32538__1857 (n_299 n_139 n_407 n_212 0 gnds! vdd! vdds!) HS65_GS_AO12X9
g32423__2683 (n_392 n_113 n_112 n_398 0 gnds! vdd! vdds!) HS65_GS_AO12X9
g32438__7675 (n_312 n_266 n_383 n_267 0 gnds! vdd! vdds!) HS65_GS_AO12X9
g32419__1857 (n_177 n_220 n_358 n_474 0 gnds! vdd! vdds!) HS65_GS_AO12X9
g32489__7118 (n_404 n_214 n_72 n_183 0 gnds! vdd! vdds!) HS65_GS_AO12X9
g32452__5266 (FE_OCPN1_n_252 n_33 n_251 n_390 0 gnds! vdd! vdds!) \
        HS65_GS_AO12X9
g32381__4296 (n_404 n_351 n_286 n_415 0 gnds! vdd! vdds!) HS65_GS_AO12X9
g32385__2900 (n_404 n_139 n_213 n_412 0 gnds! vdd! vdds!) HS65_GS_AO12X9
g32455__7675 (n_380 n_41 n_151 n_340 0 gnds! vdd! vdds!) HS65_GS_AO12X9
g32488__5266 (n_332 n_206 n_137 n_151 0 gnds! vdd! vdds!) HS65_GS_AO12X9
g32460__9682 (n_332 n_109 n_114 n_401 0 gnds! vdd! vdds!) HS65_GS_AO12X9
g32446__9906 (n_545 n_122 n_332 n_121 n_120 n_123 0 gnds! vdd! vdds!) \
        HS65_GS_AOI212X4
g32383__1309 (n_404 n_181 n_252 n_333 n_216 n_400 0 gnds! vdd! vdds!) \
        HS65_GS_AOI212X4
g32378__9906 (n_332 n_174 n_380 n_214 n_104 n_389 0 gnds! vdd! vdds!) \
        HS65_GS_AOI212X4
g32467__5953 (n_392 n_105 n_404 n_269 n_382 0 gnds! vdd! vdds!) \
        HS65_GS_AOI22X6
g32547__5703 (n_392 n_51 FE_OCPN0_n_252 n_109 n_324 0 gnds! vdd! vdds!) \
        HS65_GS_AOI22X6
g32548__1786 (n_55 FE_OCPN0_n_252 n_545 n_205 n_323 0 gnds! vdd! vdds!) \
        HS65_GS_AOI22X6
g32386__1309 (FE_OCPN1_n_252 n_232 n_392 n_331 n_476 0 gnds! vdd! vdds!) \
        HS65_GS_AOI22X6
g32457__4547 (n_299 n_149 n_39 n_138 n_354 0 gnds! vdd! vdds!) \
        HS65_GS_AOI22X6
g32550__5795 (n_380 n_166 n_299 n_69 n_261 0 gnds! vdd! vdds!) \
        HS65_GS_AOI22X6
g32384__6877 (n_242 n_215 n_363 n_214 n_449 0 gnds! vdd! vdds!) \
        HS65_GS_AOI22X6
g32275__4547 (n_392 n_189 n_168 n_432 n_433 0 gnds! vdd! vdds!) \
        HS65_GS_AO112X9
g32350__5795 (n_380 n_238 n_293 n_159 n_411 0 gnds! vdd! vdds!) \
        HS65_GS_AO112X9
g32394__2703 (n_115 n_139 n_138 n_137 n_140 0 gnds! vdd! vdds!) \
        HS65_GS_AO112X9
g32543__6877 (n_299 n_225 n_404 n_69 n_322 0 gnds! vdd! vdds!) \
        HS65_GS_AO22X9
g32459__4547 (n_299 n_333 n_115 n_113 n_213 0 gnds! vdd! vdds!) \
        HS65_GS_AO22X9
g32297__1474 (n_427 n_234 n_296 n_118 n_384 0 gnds! vdd! vdds!) \
        HS65_GS_OAI211X5
g32336__6877 (n_355 n_59 n_377 n_157 n_378 0 gnds! vdd! vdds!) \
        HS65_GS_OAI211X5
g32323__2900 (n_427 n_170 n_172 n_426 n_488 0 gnds! vdd! vdds!) \
        HS65_GS_OAI211X5
g32341__6877 (n_381 n_210 n_317 n_310 n_318 0 gnds! vdd! vdds!) \
        HS65_GS_OAI211X5
g32448__5266 (n_110 n_197 n_93 n_144 n_198 0 gnds! vdd! vdds!) \
        HS65_GS_OAI211X5
g32256__2703 (n_427 n_370 n_449 n_359 n_450 0 gnds! vdd! vdds!) \
        HS65_GS_OAI211X5
g32326__6877 (n_275 n_274 n_161 n_313 n_276 0 gnds! vdd! vdds!) \
        HS65_GS_AO31X9
g32346__5019 (n_372 n_175 n_289 n_296 n_406 0 gnds! vdd! vdds!) \
        HS65_GS_OAI112X5
g32372__8780 (n_372 n_236 n_158 n_142 n_387 0 gnds! vdd! vdds!) \
        HS65_GS_OAI112X5
g32338__5019 (n_351 n_42 n_218 n_390 n_391 0 gnds! vdd! vdds!) \
        HS65_GS_AO112X4
g32765__6083 (n_77 n_176 n_542 0 gnds! vdd! vdds!) HS65_GS_NOR2AX6
g32400__7344 (n_225 n_51 n_134 n_74 n_135 0 gnds! vdd! vdds!) \
        HS65_GS_CB4I6X9
g32345__7114 (n_195 n_334 n_299 n_330 n_360 0 gnds! vdd! vdds!) \
        HS65_GS_CB4I6X9
FE_OCPC8_n_252 (FE_OCPN0_n_252 FE_OCPN1_n_252 0 gnds! vdd! vdds!) \
        HS65_GS_BFX9
g32736__1474 (n_12 n_9 n_115 0 gnds! vdd! vdds!) HS65_GS_NOR2X13
g32630__7118 (n_351 n_109 n_308 0 gnds! vdd! vdds!) HS65_GS_NOR2X13
g32622__2900 (n_383 n_99 n_277 0 gnds! vdd! vdds!) HS65_GS_NOR2X13
g32447__2250 (n_195 n_49 n_96 n_194 n_196 0 gnds! vdd! vdds!) \
        HS65_GS_AOI112X4
g32321__2703 (n_404 n_260 n_398 n_246 n_399 0 gnds! vdd! vdds!) \
        HS65_GS_AOI112X4
g32377__4296 (n_299 n_331 n_404 n_71 n_224 n_465 0 gnds! vdd! vdds!) \
        HS65_GS_AO212X4
g32450__1474 (FE_OCPN1_n_252 n_167 n_404 n_166 n_277 n_168 0 gnds! vdd! \
        vdds!) HS65_GS_AO212X4
g32445__6083 (n_381 n_221 n_56 n_275 n_227 n_193 0 gnds! vdd! vdds!) \
        HS65_GS_OA212X4
g32453__1309 (n_348 n_154 n_43 n_111 n_153 n_336 0 gnds! vdd! vdds!) \
        HS65_GS_OA212X4
g32379__9682 (n_381 n_208 n_348 n_291 n_273 n_457 0 gnds! vdd! vdds!) \
        HS65_GS_OA212X4
g32617__9682 (n_35 n_39 n_111 n_227 0 gnds! vdd! vdds!) HS65_GS_OR3X9
g32708__7114 (n_94 n_115 n_372 0 gnds! vdd! vdds!) HS65_GS_NAND2X14
g32721__2250 (n_94 n_134 n_381 0 gnds! vdd! vdds!) HS65_GS_NAND2X14
g32691__2703 (n_27 n_21 n_145 0 gnds! vdd! vdds!) HS65_GS_NAND2X14
g32720__5266 (n_39 n_115 n_299 0 gnds! vdd! vdds!) HS65_GS_AND2X9
g32710__5019 (n_39 n_545 n_252 0 gnds! vdd! vdds!) HS65_GS_AND2X9
g32688__7675 (n_29 n_21 n_351 0 gnds! vdd! vdds!) HS65_GS_AND2X9
g32726__9906 (n_11 n_10 n_27 0 gnds! vdd! vdds!) HS65_GS_AND2X9
g32742__5953 (m\<0\> k\<0\> n_7 0 gnds! vdd! vdds!) HS65_GS_XOR2X4
g32740__8757 (m\<4\> k\<4\> n_4 0 gnds! vdd! vdds!) HS65_GS_XOR2X4
g32746__7675 (m\<2\> k\<2\> n_8 0 gnds! vdd! vdds!) HS65_GS_XOR2X4
g32741__1786 (m\<3\> k\<3\> n_11 0 gnds! vdd! vdds!) HS65_GS_XNOR2X4
g32749__7118 (k\<7\> m\<7\> n_94 0 gnds! vdd! vdds!) HS65_GS_XNOR2X9
g2__5266 (k\<1\> m\<1\> n_540 0 gnds! vdd! vdds!) HS65_GS_XNOR2X9
g32747__2391 (k\<6\> m\<6\> n_9 0 gnds! vdd! vdds!) HS65_GS_XOR2X9
g32728__4296 (n_35 n_12 n_134 0 gnds! vdd! vdds!) HS65_GS_AND2X18
g32768__7344 (n_12 n_35 n_545 0 gnds! vdd! vdds!) HS65_GS_NOR2AX13
g32700 (n_372 n_380 0 gnds! vdd! vdds!) HS65_GS_IVX18
FE_OFC0_n_299 (n_299 n_358 0 gnds! vdd! vdds!) HS65_GS_IVX18
g32711 (n_313 n_392 0 gnds! vdd! vdds!) HS65_GS_IVX18
FE_OFC3_n_252 (FE_OCPN0_n_252 n_383 0 gnds! vdd! vdds!) HS65_GS_IVX18
g32754 (rst n_521 0 gnds! vdd! vdds!) HS65_GS_IVX2
FE_OCPC7_n_252 (n_252 FE_OCPN0_n_252 0 gnds! vdd! vdds!) HS65_GS_BFX27
R0 (vdd! net1980) resistor r=1
V0 (net1980 0) vsource dc=1.1 type=dc