entity inital is
	port(
	SW0 : in STD_LOGIC;
	.
	.
	.
	.
	SW7 : in STD_LOGIC;	
	LD0 ... LD7 : out STD_LOGIC;
	BT0...BT4 : in STD_LOGIC
	);

end entitiy inital

architechtyure test of inital is 

begin

LD0 <- SW0 or BT0;
.
.
.
.
LD7 <- SW7;

end architechture test;
