/home/fizza/OpenFPGA/build/openfpga/openfpga -batch -f UART_RECEIVER_TOP_run.openfpga
Reading script file UART_RECEIVER_TOP_run.openfpga...

            ___                   _____ ____   ____    _     
           / _ \ _ __   ___ _ __ |  ___|  _ \ / ___|  / \    
          | | | | '_ \ / _ \ '_ \| |_  | |_) | |  _  / _ \   
          | |_| | |_) |  __/ | | |  _| |  __/| |_| |/ ___ \  
           \___/| .__/ \___|_| |_|_|   |_|    \____/_/   \_\ 
                |_|                                          

               OpenFPGA: An Open-source FPGA IP Generator
                     Versatile Place and Route (VPR)
                           FPGA-Verilog
                           FPGA-SPICE
                           FPGA-SDC
                           FPGA-Bitstream

             This is a free software under the MIT License

             Copyright (c) 2018 LNIS - The University of Utah

Permission is hereby granted, free of charge, to any person obtaining a copy
of this software and associated documentation files (the "Software"), to deal
in the Software without restriction, including without limitation the rights
to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
copies of the Software, and to permit persons to whom the Software is
furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in
all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
THE SOFTWARE.



Command line to execute: vpr /home/fizza/work/uart_receiver/run009/k6_N10_40nm/UART_RECEIVER_TOP/MIN_ROUTE_CHAN_WIDTH/arch/k6_N10_40nm.xml UART_RECEIVER_TOP.blif --clock_modeling route
VPR FPGA Placement and Routing.
Version: 8.1.0-dev+9e53e9a0a
Revision: v8.0.0-7093-g9e53e9a0a
Compiled: 2023-03-22T18:43:34
Compiler: GNU 11.3.0 on Linux-5.19.0-35-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/fizza/work/uart_receiver/run009/k6_N10_40nm/UART_RECEIVER_TOP/MIN_ROUTE_CHAN_WIDTH/arch/k6_N10_40nm.xml UART_RECEIVER_TOP.blif --clock_modeling route


Architecture file: /home/fizza/work/uart_receiver/run009/k6_N10_40nm/UART_RECEIVER_TOP/MIN_ROUTE_CHAN_WIDTH/arch/k6_N10_40nm.xml
Circuit name: UART_RECEIVER_TOP

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.00 seconds (max_rss 18.2 MiB, delta_rss +1.2 MiB)

Timing analysis: ON
Circuit netlist file: UART_RECEIVER_TOP.net
Circuit placement file: UART_RECEIVER_TOP.place
Circuit routing file: UART_RECEIVER_TOP.route
Circuit SDC file: UART_RECEIVER_TOP.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 0
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: NO_FIXED_CHANNEL_WIDTH
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
# Building complex block graph took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.9 MiB)
Circuit file: UART_RECEIVER_TOP.blif
# Load circuit
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 19.8 MiB, delta_rss +0.6 MiB)
# Clean circuit
Absorbed 2 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 5
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 5
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 19.9 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 20.0 MiB, delta_rss +0.1 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 20.0 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 96
    .input :       3
    .latch :      25
    .output:       7
    0-LUT  :       1
    6-LUT  :      60
  Nets  : 89
    Avg Fanout:     3.6
    Max Fanout:    25.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 412
  Timing Graph Edges: 639
  Timing Graph Levels: 10
# Build Timing Graph took 0.00 seconds (max_rss 20.1 MiB, delta_rss +0.1 MiB)
Netlist contains 1 clocks
  Netlist Clock 'i_clk' Fanout: 25 pins (6.1%), 25 blocks (26.0%)
# Load Timing Constraints

SDC file 'UART_RECEIVER_TOP.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'i_clk'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'i_clk' Source: 'i_clk.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 20.1 MiB, delta_rss +0.0 MiB)
# Packing
Warning 3: Specified device dimensions (10x10) exceed those of the largest fixed-size device. Using the largest fixed-size device
Begin packing 'UART_RECEIVER_TOP.blif'.

After removing unused inputs...
	total blocks: 96, total nets: 89, total inputs: 3, total outputs: 7
Begin prepacking.
0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.33777e-09
Packing with pin utilization targets: io:1,1 clb:0.8,1
Packing with high fanout thresholds: io:128 clb:32
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
     2/71        2%                            1     4 x 4     
     4/71        5%                            1     4 x 4     
     6/71        8%                            1     4 x 4     
     8/71       11%                            1     4 x 4     
    10/71       14%                            1     4 x 4     
    12/71       16%                            2     4 x 4     
    14/71       19%                            2     4 x 4     
    16/71       22%                            2     4 x 4     
    18/71       25%                            2     4 x 4     
    20/71       28%                            2     4 x 4     
    22/71       30%                            3     4 x 4     
    24/71       33%                            3     4 x 4     
    26/71       36%                            3     4 x 4     
    28/71       39%                            3     4 x 4     
    30/71       42%                            3     4 x 4     
    32/71       45%                            4     4 x 4     
    34/71       47%                            4     4 x 4     
    36/71       50%                            4     4 x 4     
    38/71       53%                            4     4 x 4     
    40/71       56%                            4     4 x 4     
    42/71       59%                            5     4 x 4     
    44/71       61%                            5     4 x 4     
    46/71       64%                            5     4 x 4     
    48/71       67%                            5     4 x 4     
    50/71       70%                            5     4 x 4     
    52/71       73%                            6     4 x 4     
    54/71       76%                            6     4 x 4     
    56/71       78%                            6     4 x 4     
    58/71       81%                            6     4 x 4     
    60/71       84%                            6     4 x 4     
    62/71       87%                            7     4 x 4     
    64/71       90%                            9     4 x 4     
    66/71       92%                           11     4 x 4     
    68/71       95%                           13     4 x 4     
    70/71       98%                           15     4 x 4     

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 61
  LEs used for logic and registers    : 25
  LEs used for logic only             : 36
  LEs used for registers only         : 0

Incr Slack updates 1 in 7.707e-06 sec
Full Max Req/Worst Slack updates 1 in 3.788e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 1.4765e-05 sec
FPGA sized to 4 x 4 (6x6)
Device Utilization: 0.52 (target 1.00)
	Block Utilization: 0.16 Type: io
	Block Utilization: 1.75 Type: clb

Packing failed to fit on device. Re-packing with: unrelated_logic_clustering=true balance_block_type_util=true
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
     2/71        2%                            1     4 x 4     
     4/71        5%                            1     4 x 4     
     6/71        8%                            1     4 x 4     
     8/71       11%                            1     4 x 4     
    10/71       14%                            1     4 x 4     
    12/71       16%                            2     4 x 4     
    14/71       19%                            2     4 x 4     
    16/71       22%                            2     4 x 4     
    18/71       25%                            2     4 x 4     
    20/71       28%                            2     4 x 4     
    22/71       30%                            3     4 x 4     
    24/71       33%                            3     4 x 4     
    26/71       36%                            3     4 x 4     
    28/71       39%                            3     4 x 4     
    30/71       42%                            3     4 x 4     
    32/71       45%                            4     4 x 4     
    34/71       47%                            4     4 x 4     
    36/71       50%                            4     4 x 4     
    38/71       53%                            4     4 x 4     
    40/71       56%                            4     4 x 4     
    42/71       59%                            5     4 x 4     
    44/71       61%                            5     4 x 4     
    46/71       64%                            5     4 x 4     
    48/71       67%                            5     4 x 4     
    50/71       70%                            5     4 x 4     
    52/71       73%                            6     4 x 4     
    54/71       76%                            6     4 x 4     
    56/71       78%                            6     4 x 4     
    58/71       81%                            6     4 x 4     
    60/71       84%                            6     4 x 4     
    62/71       87%                            7     4 x 4     
    64/71       90%                            9     4 x 4     
    66/71       92%                           11     4 x 4     
    68/71       95%                           13     4 x 4     
    70/71       98%                           15     4 x 4     

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 61
  LEs used for logic and registers    : 25
  LEs used for logic only             : 36
  LEs used for registers only         : 0

Incr Slack updates 1 in 8.18e-06 sec
Full Max Req/Worst Slack updates 1 in 3.579e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 1.1099e-05 sec
FPGA sized to 4 x 4 (6x6)
Device Utilization: 0.52 (target 1.00)
	Block Utilization: 0.16 Type: io
	Block Utilization: 1.75 Type: clb

# Packing took 0.07 seconds (max_rss 21.4 MiB, delta_rss +1.2 MiB)
The entire flow of VPR took 0.08 seconds (max_rss 21.5 MiB)
Fatal error occurred!
OpenFPGA Abort


Finish execution with 2 errors

The entire OpenFPGA flow took 0.054721 seconds

Thank you for using OpenFPGA!
Error 1: 
Type: Other
File: /home/arslan/Downloads/OpenFPGA/vtr-verilog-to-routing/vpr/src/pack/pack.cpp
Line: 245
Message: Failed to find device which satisifies resource requirements required: io: 10, clb: 7 (available io: 64, clb: 4)
Error 2: Command 'vpr' execution has fatal errors
1