Classic Timing Analyzer report for compare
Wed Jun 26 14:39:37 2024
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. tsu
  6. tco
  7. tpd
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                       ;
+------------------------------+-------+---------------+-------------+---------+---------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From    ; To      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+---------+---------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 2.893 ns    ; B[1]    ; Y$latch ; --         ; B[0]     ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.611 ns    ; Y$latch ; Y       ; B[1]       ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 8.269 ns    ; B[1]    ; X       ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 1.699 ns    ; A[1]    ; Y$latch ; --         ; B[1]     ; 0            ;
; Total number of failed paths ;       ;               ;             ;         ;         ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+---------+---------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; B[0]            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; A[0]            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; B[1]            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; A[1]            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+---------------------------------------------------------------+
; tsu                                                           ;
+-------+--------------+------------+------+---------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To      ; To Clock ;
+-------+--------------+------------+------+---------+----------+
; N/A   ; None         ; 2.893 ns   ; B[1] ; Y$latch ; B[0]     ;
; N/A   ; None         ; 2.763 ns   ; B[1] ; Y$latch ; A[0]     ;
; N/A   ; None         ; 2.571 ns   ; B[1] ; Y$latch ; A[1]     ;
; N/A   ; None         ; 1.350 ns   ; A[0] ; Y$latch ; B[0]     ;
; N/A   ; None         ; 1.220 ns   ; A[0] ; Y$latch ; A[0]     ;
; N/A   ; None         ; 1.031 ns   ; B[1] ; Y$latch ; B[1]     ;
; N/A   ; None         ; 1.028 ns   ; A[0] ; Y$latch ; A[1]     ;
; N/A   ; None         ; 0.941 ns   ; B[0] ; Y$latch ; B[0]     ;
; N/A   ; None         ; 0.828 ns   ; A[1] ; Y$latch ; B[0]     ;
; N/A   ; None         ; 0.811 ns   ; B[0] ; Y$latch ; A[0]     ;
; N/A   ; None         ; 0.698 ns   ; A[1] ; Y$latch ; A[0]     ;
; N/A   ; None         ; 0.619 ns   ; B[0] ; Y$latch ; A[1]     ;
; N/A   ; None         ; 0.506 ns   ; A[1] ; Y$latch ; A[1]     ;
; N/A   ; None         ; -0.512 ns  ; A[0] ; Y$latch ; B[1]     ;
; N/A   ; None         ; -0.921 ns  ; B[0] ; Y$latch ; B[1]     ;
; N/A   ; None         ; -1.034 ns  ; A[1] ; Y$latch ; B[1]     ;
+-------+--------------+------------+------+---------+----------+


+---------------------------------------------------------------+
; tco                                                           ;
+-------+--------------+------------+---------+----+------------+
; Slack ; Required tco ; Actual tco ; From    ; To ; From Clock ;
+-------+--------------+------------+---------+----+------------+
; N/A   ; None         ; 8.611 ns   ; Y$latch ; Y  ; B[1]       ;
; N/A   ; None         ; 7.071 ns   ; Y$latch ; Y  ; A[1]       ;
; N/A   ; None         ; 6.879 ns   ; Y$latch ; Y  ; A[0]       ;
; N/A   ; None         ; 6.749 ns   ; Y$latch ; Y  ; B[0]       ;
+-------+--------------+------------+---------+----+------------+


+---------------------------------------------------------+
; tpd                                                     ;
+-------+-------------------+-----------------+------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To ;
+-------+-------------------+-----------------+------+----+
; N/A   ; None              ; 8.269 ns        ; B[1] ; X  ;
; N/A   ; None              ; 8.026 ns        ; B[1] ; W  ;
; N/A   ; None              ; 6.726 ns        ; A[0] ; X  ;
; N/A   ; None              ; 6.486 ns        ; A[1] ; W  ;
; N/A   ; None              ; 6.317 ns        ; B[0] ; X  ;
; N/A   ; None              ; 6.294 ns        ; A[0] ; W  ;
; N/A   ; None              ; 6.204 ns        ; A[1] ; X  ;
; N/A   ; None              ; 6.164 ns        ; B[0] ; W  ;
+-------+-------------------+-----------------+------+----+


+---------------------------------------------------------------------+
; th                                                                  ;
+---------------+-------------+-----------+------+---------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To      ; To Clock ;
+---------------+-------------+-----------+------+---------+----------+
; N/A           ; None        ; 1.699 ns  ; A[1] ; Y$latch ; B[1]     ;
; N/A           ; None        ; 1.586 ns  ; B[0] ; Y$latch ; B[1]     ;
; N/A           ; None        ; 1.177 ns  ; A[0] ; Y$latch ; B[1]     ;
; N/A           ; None        ; 0.159 ns  ; A[1] ; Y$latch ; A[1]     ;
; N/A           ; None        ; 0.046 ns  ; B[0] ; Y$latch ; A[1]     ;
; N/A           ; None        ; -0.033 ns ; A[1] ; Y$latch ; A[0]     ;
; N/A           ; None        ; -0.146 ns ; B[0] ; Y$latch ; A[0]     ;
; N/A           ; None        ; -0.163 ns ; A[1] ; Y$latch ; B[0]     ;
; N/A           ; None        ; -0.276 ns ; B[0] ; Y$latch ; B[0]     ;
; N/A           ; None        ; -0.363 ns ; A[0] ; Y$latch ; A[1]     ;
; N/A           ; None        ; -0.366 ns ; B[1] ; Y$latch ; B[1]     ;
; N/A           ; None        ; -0.555 ns ; A[0] ; Y$latch ; A[0]     ;
; N/A           ; None        ; -0.685 ns ; A[0] ; Y$latch ; B[0]     ;
; N/A           ; None        ; -1.906 ns ; B[1] ; Y$latch ; A[1]     ;
; N/A           ; None        ; -2.098 ns ; B[1] ; Y$latch ; A[0]     ;
; N/A           ; None        ; -2.228 ns ; B[1] ; Y$latch ; B[0]     ;
+---------------+-------------+-----------+------+---------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Wed Jun 26 14:39:37 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off compare -c compare --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "Y$latch" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "B[0]" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
    Info: Assuming node "A[0]" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
    Info: Assuming node "B[1]" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
    Info: Assuming node "A[1]" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "LessThan0~49" as buffer
Info: tsu for register "Y$latch" (data pin = "B[1]", clock pin = "B[0]") is 2.893 ns
    Info: + Longest pin to register delay is 4.252 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 2; CLK Node = 'B[1]'
        Info: 2: + IC(2.162 ns) + CELL(0.420 ns) = 3.581 ns; Loc. = LCCOMB_X64_Y19_N18; Fanout = 2; COMB Node = 'X~21'
        Info: 3: + IC(0.251 ns) + CELL(0.420 ns) = 4.252 ns; Loc. = LCCOMB_X64_Y19_N28; Fanout = 1; REG Node = 'Y$latch'
        Info: Total cell delay = 1.839 ns ( 43.25 % )
        Info: Total interconnect delay = 2.413 ns ( 56.75 % )
    Info: + Micro setup delay of destination is 0.665 ns
    Info: - Shortest clock path from clock "B[0]" to destination register is 2.024 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 2; CLK Node = 'B[0]'
        Info: 2: + IC(0.349 ns) + CELL(0.150 ns) = 1.498 ns; Loc. = LCCOMB_X64_Y19_N8; Fanout = 2; COMB Node = 'LessThan0~49'
        Info: 3: + IC(0.255 ns) + CELL(0.271 ns) = 2.024 ns; Loc. = LCCOMB_X64_Y19_N28; Fanout = 1; REG Node = 'Y$latch'
        Info: Total cell delay = 1.420 ns ( 70.16 % )
        Info: Total interconnect delay = 0.604 ns ( 29.84 % )
Info: tco from clock "B[1]" to destination pin "Y" through register "Y$latch" is 8.611 ns
    Info: + Longest clock path from clock "B[1]" to source register is 3.886 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 2; CLK Node = 'B[1]'
        Info: 2: + IC(1.942 ns) + CELL(0.419 ns) = 3.360 ns; Loc. = LCCOMB_X64_Y19_N8; Fanout = 2; COMB Node = 'LessThan0~49'
        Info: 3: + IC(0.255 ns) + CELL(0.271 ns) = 3.886 ns; Loc. = LCCOMB_X64_Y19_N28; Fanout = 1; REG Node = 'Y$latch'
        Info: Total cell delay = 1.689 ns ( 43.46 % )
        Info: Total interconnect delay = 2.197 ns ( 56.54 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 4.725 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X64_Y19_N28; Fanout = 1; REG Node = 'Y$latch'
        Info: 2: + IC(1.907 ns) + CELL(2.818 ns) = 4.725 ns; Loc. = PIN_AE23; Fanout = 0; PIN Node = 'Y'
        Info: Total cell delay = 2.818 ns ( 59.64 % )
        Info: Total interconnect delay = 1.907 ns ( 40.36 % )
Info: Longest tpd from source pin "B[1]" to destination pin "X" is 8.269 ns
    Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 2; CLK Node = 'B[1]'
    Info: 2: + IC(2.162 ns) + CELL(0.420 ns) = 3.581 ns; Loc. = LCCOMB_X64_Y19_N18; Fanout = 2; COMB Node = 'X~21'
    Info: 3: + IC(1.870 ns) + CELL(2.818 ns) = 8.269 ns; Loc. = PIN_AF23; Fanout = 0; PIN Node = 'X'
    Info: Total cell delay = 4.237 ns ( 51.24 % )
    Info: Total interconnect delay = 4.032 ns ( 48.76 % )
Info: th for register "Y$latch" (data pin = "A[1]", clock pin = "B[1]") is 1.699 ns
    Info: + Longest clock path from clock "B[1]" to destination register is 3.886 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 2; CLK Node = 'B[1]'
        Info: 2: + IC(1.942 ns) + CELL(0.419 ns) = 3.360 ns; Loc. = LCCOMB_X64_Y19_N8; Fanout = 2; COMB Node = 'LessThan0~49'
        Info: 3: + IC(0.255 ns) + CELL(0.271 ns) = 3.886 ns; Loc. = LCCOMB_X64_Y19_N28; Fanout = 1; REG Node = 'Y$latch'
        Info: Total cell delay = 1.689 ns ( 43.46 % )
        Info: Total interconnect delay = 2.197 ns ( 56.54 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 2.187 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 2; CLK Node = 'A[1]'
        Info: 2: + IC(0.367 ns) + CELL(0.150 ns) = 1.516 ns; Loc. = LCCOMB_X64_Y19_N18; Fanout = 2; COMB Node = 'X~21'
        Info: 3: + IC(0.251 ns) + CELL(0.420 ns) = 2.187 ns; Loc. = LCCOMB_X64_Y19_N28; Fanout = 1; REG Node = 'Y$latch'
        Info: Total cell delay = 1.569 ns ( 71.74 % )
        Info: Total interconnect delay = 0.618 ns ( 28.26 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 183 megabytes
    Info: Processing ended: Wed Jun 26 14:39:37 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


