<profile>

<section name = "Vitis HLS Report for 'dstout_loop_proc'" level="0">
<item name = "Date">Mon Sep  6 21:22:13 2021
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">affine_scale</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">24, 663, 0.240 us, 6.630 us, 24, 663, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- dstout_loop">14, 653, 15, 1, 1, 1 ~ 640, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 12, -, -, -</column>
<column name="Expression">-, -, 0, 146, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 165, 173, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 173, -</column>
<column name="Register">-, -, 522, 32, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 5, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_32ns_32ns_62_2_1_U124">mul_32ns_32ns_62_2_1, 0, 0, 165, 50, 0</column>
<column name="mul_8ns_8ns_16_1_1_U125">mul_8ns_8ns_16_1_1, 0, 0, 0, 41, 0</column>
<column name="mul_8ns_8ns_16_1_1_U126">mul_8ns_8ns_16_1_1, 0, 0, 0, 41, 0</column>
<column name="mul_8ns_8ns_16_1_1_U127">mul_8ns_8ns_16_1_1, 0, 0, 0, 41, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_8ns_8ns_16ns_17_4_1_U128">mac_muladd_8ns_8ns_16ns_17_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_8ns_8ns_16ns_17_4_1_U129">mac_muladd_8ns_8ns_16ns_17_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_8ns_8ns_16ns_17_4_1_U130">mac_muladd_8ns_8ns_16ns_17_4_1, i0 + i1 * i2</column>
<column name="mul_mul_10ns_8ns_17_4_1_U134">mul_mul_10ns_8ns_17_4_1, i0 * i1</column>
<column name="mul_mul_10ns_8ns_17_4_1_U135">mul_mul_10ns_8ns_17_4_1, i0 * i1</column>
<column name="mul_mul_10ns_8ns_17_4_1_U136">mul_mul_10ns_8ns_17_4_1, i0 * i1</column>
<column name="mul_mul_17ns_19ns_35_4_1_U131">mul_mul_17ns_19ns_35_4_1, i0 * i1</column>
<column name="mul_mul_17ns_19ns_35_4_1_U132">mul_mul_17ns_19ns_35_4_1, i0 * i1</column>
<column name="mul_mul_17ns_19ns_35_4_1_U133">mul_mul_17ns_19ns_35_4_1, i0 * i1</column>
<column name="mul_mul_17ns_19ns_35_4_1_U137">mul_mul_17ns_19ns_35_4_1, i0 * i1</column>
<column name="mul_mul_17ns_19ns_35_4_1_U138">mul_mul_17ns_19ns_35_4_1, i0 * i1</column>
<column name="mul_mul_17ns_19ns_35_4_1_U139">mul_mul_17ns_19ns_35_4_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln329_fu_213_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln691_fu_241_p2">+, 0, 0, 39, 32, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state20_io">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln878_fu_247_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ret_15_fu_340_p2">xor, 0, 0, 8, 8, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="alpha_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">65, 12, 1, 12</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter14">9, 2, 1, 2</column>
<column name="dst_blk_n_AW">9, 2, 1, 2</column>
<column name="dst_blk_n_B">9, 2, 1, 2</column>
<column name="dst_blk_n_W">9, 2, 1, 2</column>
<column name="dstout_blk_n">9, 2, 1, 2</column>
<column name="frame_size_blk_n">9, 2, 1, 2</column>
<column name="mapchip_draw_xsize_blk_n">9, 2, 1, 2</column>
<column name="trunc_ln69_blk_n">9, 2, 1, 2</column>
<column name="x_V_reg_183">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="alpha_read_reg_568">8, 0, 8, 0</column>
<column name="ap_CS_fsm">11, 0, 11, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="dst_addr_reg_603">64, 0, 64, 0</column>
<column name="dst_b_V_reg_747">8, 0, 8, 0</column>
<column name="dst_g_V_3_reg_667">8, 0, 8, 0</column>
<column name="dst_g_V_reg_752">8, 0, 8, 0</column>
<column name="dst_r_V_reg_742">8, 0, 8, 0</column>
<column name="dstout_read_reg_583">64, 0, 64, 0</column>
<column name="frame_size_read_reg_578">32, 0, 32, 0</column>
<column name="icmp_ln878_reg_621">1, 0, 1, 0</column>
<column name="mapchip_draw_xsize_read_reg_562">32, 0, 32, 0</column>
<column name="r_1_reg_677">8, 0, 8, 0</column>
<column name="ret_13_reg_598">62, 0, 62, 0</column>
<column name="trunc_ln1345_2_reg_672">8, 0, 8, 0</column>
<column name="trunc_ln69_read_reg_573">32, 0, 32, 0</column>
<column name="trunc_ln_reg_645">8, 0, 8, 0</column>
<column name="trunc_ln_reg_645_pp0_iter2_reg">8, 0, 8, 0</column>
<column name="x_V_reg_183">32, 0, 32, 0</column>
<column name="zext_ln148_reg_609">8, 0, 17, 9</column>
<column name="zext_ln181_reg_625">32, 0, 64, 32</column>
<column name="icmp_ln878_reg_621">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dstout_loop_proc, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dstout_loop_proc, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dstout_loop_proc, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dstout_loop_proc, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, dstout_loop_proc, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dstout_loop_proc, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dstout_loop_proc, return value</column>
<column name="mapchip_draw_xsize_dout">in, 32, ap_fifo, mapchip_draw_xsize, pointer</column>
<column name="mapchip_draw_xsize_empty_n">in, 1, ap_fifo, mapchip_draw_xsize, pointer</column>
<column name="mapchip_draw_xsize_read">out, 1, ap_fifo, mapchip_draw_xsize, pointer</column>
<column name="src_V1_address0">out, 10, ap_memory, src_V1, array</column>
<column name="src_V1_ce0">out, 1, ap_memory, src_V1, array</column>
<column name="src_V1_q0">in, 32, ap_memory, src_V1, array</column>
<column name="dst_V2_address0">out, 10, ap_memory, dst_V2, array</column>
<column name="dst_V2_ce0">out, 1, ap_memory, dst_V2, array</column>
<column name="dst_V2_q0">in, 24, ap_memory, dst_V2, array</column>
<column name="alpha_dout">in, 8, ap_fifo, alpha, pointer</column>
<column name="alpha_empty_n">in, 1, ap_fifo, alpha, pointer</column>
<column name="alpha_read">out, 1, ap_fifo, alpha, pointer</column>
<column name="trunc_ln69_dout">in, 32, ap_fifo, trunc_ln69, pointer</column>
<column name="trunc_ln69_empty_n">in, 1, ap_fifo, trunc_ln69, pointer</column>
<column name="trunc_ln69_read">out, 1, ap_fifo, trunc_ln69, pointer</column>
<column name="frame_size_dout">in, 32, ap_fifo, frame_size, pointer</column>
<column name="frame_size_empty_n">in, 1, ap_fifo, frame_size, pointer</column>
<column name="frame_size_read">out, 1, ap_fifo, frame_size, pointer</column>
<column name="dstout_dout">in, 64, ap_fifo, dstout, pointer</column>
<column name="dstout_empty_n">in, 1, ap_fifo, dstout, pointer</column>
<column name="dstout_read">out, 1, ap_fifo, dstout, pointer</column>
<column name="m_axi_dst_AWVALID">out, 1, m_axi, dst, pointer</column>
<column name="m_axi_dst_AWREADY">in, 1, m_axi, dst, pointer</column>
<column name="m_axi_dst_AWADDR">out, 64, m_axi, dst, pointer</column>
<column name="m_axi_dst_AWID">out, 1, m_axi, dst, pointer</column>
<column name="m_axi_dst_AWLEN">out, 32, m_axi, dst, pointer</column>
<column name="m_axi_dst_AWSIZE">out, 3, m_axi, dst, pointer</column>
<column name="m_axi_dst_AWBURST">out, 2, m_axi, dst, pointer</column>
<column name="m_axi_dst_AWLOCK">out, 2, m_axi, dst, pointer</column>
<column name="m_axi_dst_AWCACHE">out, 4, m_axi, dst, pointer</column>
<column name="m_axi_dst_AWPROT">out, 3, m_axi, dst, pointer</column>
<column name="m_axi_dst_AWQOS">out, 4, m_axi, dst, pointer</column>
<column name="m_axi_dst_AWREGION">out, 4, m_axi, dst, pointer</column>
<column name="m_axi_dst_AWUSER">out, 1, m_axi, dst, pointer</column>
<column name="m_axi_dst_WVALID">out, 1, m_axi, dst, pointer</column>
<column name="m_axi_dst_WREADY">in, 1, m_axi, dst, pointer</column>
<column name="m_axi_dst_WDATA">out, 32, m_axi, dst, pointer</column>
<column name="m_axi_dst_WSTRB">out, 4, m_axi, dst, pointer</column>
<column name="m_axi_dst_WLAST">out, 1, m_axi, dst, pointer</column>
<column name="m_axi_dst_WID">out, 1, m_axi, dst, pointer</column>
<column name="m_axi_dst_WUSER">out, 1, m_axi, dst, pointer</column>
<column name="m_axi_dst_ARVALID">out, 1, m_axi, dst, pointer</column>
<column name="m_axi_dst_ARREADY">in, 1, m_axi, dst, pointer</column>
<column name="m_axi_dst_ARADDR">out, 64, m_axi, dst, pointer</column>
<column name="m_axi_dst_ARID">out, 1, m_axi, dst, pointer</column>
<column name="m_axi_dst_ARLEN">out, 32, m_axi, dst, pointer</column>
<column name="m_axi_dst_ARSIZE">out, 3, m_axi, dst, pointer</column>
<column name="m_axi_dst_ARBURST">out, 2, m_axi, dst, pointer</column>
<column name="m_axi_dst_ARLOCK">out, 2, m_axi, dst, pointer</column>
<column name="m_axi_dst_ARCACHE">out, 4, m_axi, dst, pointer</column>
<column name="m_axi_dst_ARPROT">out, 3, m_axi, dst, pointer</column>
<column name="m_axi_dst_ARQOS">out, 4, m_axi, dst, pointer</column>
<column name="m_axi_dst_ARREGION">out, 4, m_axi, dst, pointer</column>
<column name="m_axi_dst_ARUSER">out, 1, m_axi, dst, pointer</column>
<column name="m_axi_dst_RVALID">in, 1, m_axi, dst, pointer</column>
<column name="m_axi_dst_RREADY">out, 1, m_axi, dst, pointer</column>
<column name="m_axi_dst_RDATA">in, 32, m_axi, dst, pointer</column>
<column name="m_axi_dst_RLAST">in, 1, m_axi, dst, pointer</column>
<column name="m_axi_dst_RID">in, 1, m_axi, dst, pointer</column>
<column name="m_axi_dst_RUSER">in, 1, m_axi, dst, pointer</column>
<column name="m_axi_dst_RRESP">in, 2, m_axi, dst, pointer</column>
<column name="m_axi_dst_BVALID">in, 1, m_axi, dst, pointer</column>
<column name="m_axi_dst_BREADY">out, 1, m_axi, dst, pointer</column>
<column name="m_axi_dst_BRESP">in, 2, m_axi, dst, pointer</column>
<column name="m_axi_dst_BID">in, 1, m_axi, dst, pointer</column>
<column name="m_axi_dst_BUSER">in, 1, m_axi, dst, pointer</column>
</table>
</item>
</section>
</profile>
