ARM GAS  /tmp/ccx6ZngJ.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"stm32f7xx_ll_fmc.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.FMC_NORSRAM_Init,"ax",%progbits
  17              		.align	1
  18              		.global	FMC_NORSRAM_Init
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv5-d16
  25              	FMC_NORSRAM_Init:
  26              	.LVL0:
  27              	.LFB141:
  28              		.file 1 "Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c"
   1:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
   2:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ******************************************************************************
   3:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @file    stm32f7xx_ll_fmc.c
   4:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @author  MCD Application Team
   5:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief   FMC Low Layer HAL module driver.
   6:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *    
   7:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *          This file provides firmware functions to manage the following 
   8:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *          functionalities of the Flexible Memory Controller (FMC) peripheral memories:
   9:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *           + Initialization/de-initialization functions
  10:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *           + Peripheral Control functions 
  11:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *           + Peripheral State functions
  12:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *         
  13:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   @verbatim
  14:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
  15:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         ##### FMC peripheral features #####
  16:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
  17:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   [..] The Flexible memory controller (FMC) includes three memory controllers:
  18:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****        (+) The NOR/PSRAM memory controller
  19:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****        (+) The NAND memory controller
  20:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****        (+) The Synchronous DRAM (SDRAM) controller 
  21:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****        
  22:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   [..] The FMC functional block makes the interface with synchronous and asynchronous static
  23:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****        memories, SDRAM memories, and 16-bit PC memory cards. Its main purposes are:
  24:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****        (+) to translate AHB transactions into the appropriate external device protocol
  25:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****        (+) to meet the access time requirements of the external memory devices
  26:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****    
  27:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   [..] All external memories share the addresses, data and control signals with the controller.
  28:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****        Each external device is accessed by means of a unique Chip Select. The FMC performs
  29:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****        only one access at a time to an external device.
  30:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****        The main features of the FMC controller are the following:
ARM GAS  /tmp/ccx6ZngJ.s 			page 2


  31:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****         (+) Interface with static-memory mapped devices including:
  32:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****            (++) Static random access memory (SRAM)
  33:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****            (++) Read-only memory (ROM)
  34:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****            (++) NOR Flash memory/OneNAND Flash memory
  35:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****            (++) PSRAM (4 memory banks)
  36:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****            (++) 16-bit PC Card compatible devices
  37:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****            (++) Two banks of NAND Flash memory with ECC hardware to check up to 8 Kbytes of
  38:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                 data
  39:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****         (+) Interface with synchronous DRAM (SDRAM) memories
  40:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****         (+) Independent Chip Select control for each memory bank
  41:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****         (+) Independent configuration for each memory bank
  42:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     
  43:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   @endverbatim
  44:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ******************************************************************************
  45:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @attention
  46:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *
  47:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
  48:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * All rights reserved.</center></h2>
  49:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *
  50:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  51:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * the "License"; You may not use this file except in compliance with the
  52:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * License. You may obtain a copy of the License at:
  53:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *                        opensource.org/licenses/BSD-3-Clause
  54:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *
  55:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ******************************************************************************
  56:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */ 
  57:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
  58:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /* Includes ------------------------------------------------------------------*/
  59:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** #include "stm32f7xx_hal.h"
  60:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
  61:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /** @addtogroup STM32F7xx_HAL_Driver
  62:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @{
  63:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
  64:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
  65:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /** @defgroup FMC_LL  FMC Low Layer
  66:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief FMC driver modules
  67:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @{
  68:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
  69:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
  70:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** #if defined (HAL_SRAM_MODULE_ENABLED) || defined(HAL_NOR_MODULE_ENABLED) || defined(HAL_NAND_MODULE
  71:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
  72:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /* Private typedef -----------------------------------------------------------*/
  73:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /* Private define ------------------------------------------------------------*/
  74:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /* Private macro -------------------------------------------------------------*/
  75:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /* Private variables ---------------------------------------------------------*/
  76:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /* Private function prototypes -----------------------------------------------*/
  77:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /* Exported functions --------------------------------------------------------*/
  78:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
  79:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /** @defgroup FMC_LL_Exported_Functions FMC Low Layer Exported Functions
  80:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @{
  81:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
  82:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
  83:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /** @defgroup FMC_LL_Exported_Functions_NORSRAM FMC Low Layer NOR SRAM Exported Functions
  84:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  NORSRAM Controller functions 
  85:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *
  86:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   @verbatim 
  87:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================   
ARM GAS  /tmp/ccx6ZngJ.s 			page 3


  88:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    ##### How to use NORSRAM device driver #####
  89:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
  90:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****  
  91:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   [..] 
  92:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     This driver contains a set of APIs to interface with the FMC NORSRAM banks in order
  93:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     to run the NORSRAM external devices.
  94:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****       
  95:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC NORSRAM bank reset using the function FMC_NORSRAM_DeInit() 
  96:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC NORSRAM bank control configuration using the function FMC_NORSRAM_Init()
  97:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC NORSRAM bank timing configuration using the function FMC_NORSRAM_Timing_Init()
  98:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC NORSRAM bank extended timing configuration using the function 
  99:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****         FMC_NORSRAM_Extended_Timing_Init()
 100:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC NORSRAM bank enable/disable write operation using the functions
 101:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****         FMC_NORSRAM_WriteOperation_Enable()/FMC_NORSRAM_WriteOperation_Disable()
 102:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****         
 103:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 104:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @endverbatim
 105:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @{
 106:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 107:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****        
 108:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /** @defgroup FMC_LL_NORSRAM_Exported_Functions_Group1 Initialization and de-initialization functio
 109:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief    Initialization and Configuration functions 
 110:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *
 111:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   @verbatim    
 112:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 113:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****               ##### Initialization and de_initialization functions #####
 114:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 115:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   [..]  
 116:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     This section provides functions allowing to:
 117:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) Initialize and configure the FMC NORSRAM interface
 118:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) De-initialize the FMC NORSRAM interface 
 119:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) Configure the FMC clock and associated GPIOs    
 120:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****  
 121:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @endverbatim
 122:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @{
 123:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 124:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 125:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 126:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Initialize the FMC_NORSRAM device according to the specified
 127:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *         control parameters in the FMC_NORSRAM_InitTypeDef
 128:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to NORSRAM device instance
 129:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Init Pointer to NORSRAM Initialization structure   
 130:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 131:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 132:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef  FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef *Device, FMC_NORSRAM_InitTypeDef* Init)
 133:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** { 
  29              		.loc 1 133 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34              		.loc 1 133 1 is_stmt 0 view .LVU1
  35 0000 70B4     		push	{r4, r5, r6}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 12
  38              		.cfi_offset 4, -12
  39              		.cfi_offset 5, -8
ARM GAS  /tmp/ccx6ZngJ.s 			page 4


  40              		.cfi_offset 6, -4
 134:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   uint32_t tmpr = 0;
  41              		.loc 1 134 3 is_stmt 1 view .LVU2
  42              	.LVL1:
 135:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 136:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 137:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_DEVICE(Device));
  43              		.loc 1 137 3 view .LVU3
 138:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_BANK(Init->NSBank));
  44              		.loc 1 138 3 view .LVU4
 139:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_MUX(Init->DataAddressMux));
  45              		.loc 1 139 3 view .LVU5
 140:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_MEMORY(Init->MemoryType));
  46              		.loc 1 140 3 view .LVU6
 141:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_MEMORY_WIDTH(Init->MemoryDataWidth));
  47              		.loc 1 141 3 view .LVU7
 142:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_BURSTMODE(Init->BurstAccessMode));
  48              		.loc 1 142 3 view .LVU8
 143:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_POLARITY(Init->WaitSignalPolarity));
  49              		.loc 1 143 3 view .LVU9
 144:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_SIGNAL_ACTIVE(Init->WaitSignalActive));
  50              		.loc 1 144 3 view .LVU10
 145:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_WRITE_OPERATION(Init->WriteOperation));
  51              		.loc 1 145 3 view .LVU11
 146:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_WAITE_SIGNAL(Init->WaitSignal));
  52              		.loc 1 146 3 view .LVU12
 147:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_EXTENDED_MODE(Init->ExtendedMode));
  53              		.loc 1 147 3 view .LVU13
 148:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_ASYNWAIT(Init->AsynchronousWait));
  54              		.loc 1 148 3 view .LVU14
 149:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_WRITE_BURST(Init->WriteBurst));
  55              		.loc 1 149 3 view .LVU15
 150:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_CONTINOUS_CLOCK(Init->ContinuousClock)); 
  56              		.loc 1 150 3 view .LVU16
 151:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_WRITE_FIFO(Init->WriteFifo));
  57              		.loc 1 151 3 view .LVU17
 152:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_PAGESIZE(Init->PageSize));
  58              		.loc 1 152 3 view .LVU18
 153:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 154:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Get the BTCR register value */
 155:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tmpr = Device->BTCR[Init->NSBank];
  59              		.loc 1 155 3 view .LVU19
  60              		.loc 1 155 27 is_stmt 0 view .LVU20
  61 0002 0C68     		ldr	r4, [r1]
  62              		.loc 1 155 8 view .LVU21
  63 0004 50F82430 		ldr	r3, [r0, r4, lsl #2]
  64              	.LVL2:
 156:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 157:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WAITCFG, WREN,
 158:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****            WAITEN, EXTMOD, ASYNCWAIT, CBURSTRW and CCLKEN bits */
 159:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tmpr &= ((uint32_t)~(FMC_BCR1_MBKEN     | FMC_BCR1_MUXEN    | FMC_BCR1_MTYP     | \
  65              		.loc 1 159 3 is_stmt 1 view .LVU22
  66              		.loc 1 159 8 is_stmt 0 view .LVU23
  67 0008 1C4E     		ldr	r6, .L8
  68 000a 1E40     		ands	r6, r6, r3
  69              	.LVL3:
 160:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        FMC_BCR1_MWID      | FMC_BCR1_FACCEN   | FMC_BCR1_BURSTEN  | \
ARM GAS  /tmp/ccx6ZngJ.s 			page 5


 161:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        FMC_BCR1_WAITPOL   | FMC_BCR1_CPSIZE    | FMC_BCR1_WAITCFG  | \
 162:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        FMC_BCR1_WREN      | FMC_BCR1_WAITEN   | FMC_BCR1_EXTMOD   | \
 163:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        FMC_BCR1_ASYNCWAIT | FMC_BCR1_CBURSTRW | FMC_BCR1_CCLKEN | FMC_BCR1_WFDIS));
 164:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 165:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Set NORSRAM device control parameters */
 166:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tmpr |= (uint32_t)(Init->DataAddressMux       |\
  70              		.loc 1 166 3 is_stmt 1 view .LVU24
  71              		.loc 1 166 26 is_stmt 0 view .LVU25
  72 000c 4A68     		ldr	r2, [r1, #4]
 167:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->MemoryType           |\
  73              		.loc 1 167 25 view .LVU26
  74 000e 8D68     		ldr	r5, [r1, #8]
 166:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->MemoryType           |\
  75              		.loc 1 166 49 view .LVU27
  76 0010 42EA0503 		orr	r3, r2, r5
 168:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->MemoryDataWidth      |\
  77              		.loc 1 168 25 view .LVU28
  78 0014 CA68     		ldr	r2, [r1, #12]
 167:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->MemoryType           |\
  79              		.loc 1 167 48 view .LVU29
  80 0016 1343     		orrs	r3, r3, r2
 169:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->BurstAccessMode      |\
  81              		.loc 1 169 25 view .LVU30
  82 0018 0A69     		ldr	r2, [r1, #16]
 168:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->MemoryDataWidth      |\
  83              		.loc 1 168 48 view .LVU31
  84 001a 1343     		orrs	r3, r3, r2
 170:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->WaitSignalPolarity   |\
  85              		.loc 1 170 25 view .LVU32
  86 001c 4A69     		ldr	r2, [r1, #20]
 169:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->BurstAccessMode      |\
  87              		.loc 1 169 48 view .LVU33
  88 001e 1343     		orrs	r3, r3, r2
 171:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->WaitSignalActive     |\
  89              		.loc 1 171 25 view .LVU34
  90 0020 8A69     		ldr	r2, [r1, #24]
 170:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->WaitSignalPolarity   |\
  91              		.loc 1 170 48 view .LVU35
  92 0022 1343     		orrs	r3, r3, r2
 172:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->WriteOperation       |\
  93              		.loc 1 172 25 view .LVU36
  94 0024 CA69     		ldr	r2, [r1, #28]
 171:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->WaitSignalActive     |\
  95              		.loc 1 171 48 view .LVU37
  96 0026 1343     		orrs	r3, r3, r2
 173:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->WaitSignal           |\
  97              		.loc 1 173 25 view .LVU38
  98 0028 0A6A     		ldr	r2, [r1, #32]
 172:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->WriteOperation       |\
  99              		.loc 1 172 48 view .LVU39
 100 002a 1343     		orrs	r3, r3, r2
 174:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->ExtendedMode         |\
 101              		.loc 1 174 25 view .LVU40
 102 002c 4A6A     		ldr	r2, [r1, #36]
 173:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->WaitSignal           |\
 103              		.loc 1 173 48 view .LVU41
 104 002e 1343     		orrs	r3, r3, r2
ARM GAS  /tmp/ccx6ZngJ.s 			page 6


 175:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->AsynchronousWait     |\
 105              		.loc 1 175 25 view .LVU42
 106 0030 8A6A     		ldr	r2, [r1, #40]
 174:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->ExtendedMode         |\
 107              		.loc 1 174 48 view .LVU43
 108 0032 1343     		orrs	r3, r3, r2
 176:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->WriteBurst           |\
 109              		.loc 1 176 25 view .LVU44
 110 0034 CA6A     		ldr	r2, [r1, #44]
 175:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->AsynchronousWait     |\
 111              		.loc 1 175 48 view .LVU45
 112 0036 1343     		orrs	r3, r3, r2
 177:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->ContinuousClock      |\
 113              		.loc 1 177 25 view .LVU46
 114 0038 0A6B     		ldr	r2, [r1, #48]
 176:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->WriteBurst           |\
 115              		.loc 1 176 48 view .LVU47
 116 003a 1343     		orrs	r3, r3, r2
 178:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->PageSize             |\
 117              		.loc 1 178 25 view .LVU48
 118 003c 8A6B     		ldr	r2, [r1, #56]
 177:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->ContinuousClock      |\
 119              		.loc 1 177 48 view .LVU49
 120 003e 1343     		orrs	r3, r3, r2
 179:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->WriteFifo);
 121              		.loc 1 179 25 view .LVU50
 122 0040 4A6B     		ldr	r2, [r1, #52]
 178:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->PageSize             |\
 123              		.loc 1 178 48 view .LVU51
 124 0042 1343     		orrs	r3, r3, r2
 166:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->MemoryType           |\
 125              		.loc 1 166 8 view .LVU52
 126 0044 3343     		orrs	r3, r3, r6
 127              	.LVL4:
 180:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     
 181:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   if(Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 128              		.loc 1 181 3 is_stmt 1 view .LVU53
 129              		.loc 1 181 5 is_stmt 0 view .LVU54
 130 0046 082D     		cmp	r5, #8
 131 0048 0ED0     		beq	.L6
 132              	.L2:
 182:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
 183:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr |= (uint32_t)FMC_NORSRAM_FLASH_ACCESS_ENABLE;
 184:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 185:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 186:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   Device->BTCR[Init->NSBank] = tmpr;
 133              		.loc 1 186 3 is_stmt 1 view .LVU55
 134              		.loc 1 186 30 is_stmt 0 view .LVU56
 135 004a 40F82430 		str	r3, [r0, r4, lsl #2]
 187:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 188:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
 189:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   if((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BAN
 136              		.loc 1 189 3 is_stmt 1 view .LVU57
 137              		.loc 1 189 11 is_stmt 0 view .LVU58
 138 004e 0B6B     		ldr	r3, [r1, #48]
 139              	.LVL5:
 140              		.loc 1 189 5 view .LVU59
ARM GAS  /tmp/ccx6ZngJ.s 			page 7


 141 0050 B3F5801F 		cmp	r3, #1048576
 142 0054 0BD0     		beq	.L7
 143              	.LVL6:
 144              	.L3:
 190:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   { 
 191:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->BTCR[FMC_NORSRAM_BANK1] |= (uint32_t)(Init->ContinuousClock);
 192:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 193:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   if(Init->NSBank != FMC_NORSRAM_BANK1)
 145              		.loc 1 193 3 is_stmt 1 view .LVU60
 146              		.loc 1 193 10 is_stmt 0 view .LVU61
 147 0056 0B68     		ldr	r3, [r1]
 148              		.loc 1 193 5 view .LVU62
 149 0058 1BB1     		cbz	r3, .L4
 194:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
 195:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->BTCR[FMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);              
 150              		.loc 1 195 5 is_stmt 1 view .LVU63
 151              		.loc 1 195 37 is_stmt 0 view .LVU64
 152 005a 0368     		ldr	r3, [r0]
 153              		.loc 1 195 55 view .LVU65
 154 005c 4A6B     		ldr	r2, [r1, #52]
 155              		.loc 1 195 37 view .LVU66
 156 005e 1343     		orrs	r3, r3, r2
 157 0060 0360     		str	r3, [r0]
 158              	.L4:
 196:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 197:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 198:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;
 159              		.loc 1 198 3 is_stmt 1 view .LVU67
 199:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 160              		.loc 1 199 1 is_stmt 0 view .LVU68
 161 0062 0020     		movs	r0, #0
 162              	.LVL7:
 163              		.loc 1 199 1 view .LVU69
 164 0064 70BC     		pop	{r4, r5, r6}
 165              	.LCFI1:
 166              		.cfi_remember_state
 167              		.cfi_restore 6
 168              		.cfi_restore 5
 169              		.cfi_restore 4
 170              		.cfi_def_cfa_offset 0
 171 0066 7047     		bx	lr
 172              	.LVL8:
 173              	.L6:
 174              	.LCFI2:
 175              		.cfi_restore_state
 183:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 176              		.loc 1 183 5 is_stmt 1 view .LVU70
 183:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 177              		.loc 1 183 10 is_stmt 0 view .LVU71
 178 0068 43F04003 		orr	r3, r3, #64
 179              	.LVL9:
 183:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 180              		.loc 1 183 10 view .LVU72
 181 006c EDE7     		b	.L2
 182              	.LVL10:
 183              	.L7:
 189:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   { 
ARM GAS  /tmp/ccx6ZngJ.s 			page 8


 184              		.loc 1 189 73 discriminator 1 view .LVU73
 185 006e 0A68     		ldr	r2, [r1]
 189:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   { 
 186              		.loc 1 189 65 discriminator 1 view .LVU74
 187 0070 002A     		cmp	r2, #0
 188 0072 F0D0     		beq	.L3
 191:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 189              		.loc 1 191 5 is_stmt 1 view .LVU75
 191:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 190              		.loc 1 191 37 is_stmt 0 view .LVU76
 191 0074 0268     		ldr	r2, [r0]
 192 0076 1343     		orrs	r3, r3, r2
 193 0078 0360     		str	r3, [r0]
 194              	.LVL11:
 191:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 195              		.loc 1 191 37 view .LVU77
 196 007a ECE7     		b	.L3
 197              	.L9:
 198              		.align	2
 199              	.L8:
 200 007c 8004C0FF 		.word	-4193152
 201              		.cfi_endproc
 202              	.LFE141:
 204              		.section	.text.FMC_NORSRAM_DeInit,"ax",%progbits
 205              		.align	1
 206              		.global	FMC_NORSRAM_DeInit
 207              		.syntax unified
 208              		.thumb
 209              		.thumb_func
 210              		.fpu fpv5-d16
 212              	FMC_NORSRAM_DeInit:
 213              	.LVL12:
 214              	.LFB142:
 200:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 201:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 202:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 203:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  DeInitialize the FMC_NORSRAM peripheral 
 204:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to NORSRAM device instance
 205:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  ExDevice Pointer to NORSRAM extended mode device instance  
 206:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank NORSRAM bank number  
 207:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 208:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 209:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NORSRAM_DeInit(FMC_NORSRAM_TypeDef *Device, FMC_NORSRAM_EXTENDED_TypeDef *ExD
 210:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 215              		.loc 1 210 1 is_stmt 1 view -0
 216              		.cfi_startproc
 217              		@ args = 0, pretend = 0, frame = 0
 218              		@ frame_needed = 0, uses_anonymous_args = 0
 219              		@ link register save eliminated.
 220              		.loc 1 210 1 is_stmt 0 view .LVU79
 221 0000 10B4     		push	{r4}
 222              	.LCFI3:
 223              		.cfi_def_cfa_offset 4
 224              		.cfi_offset 4, -4
 211:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 212:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_DEVICE(Device));
 225              		.loc 1 212 3 is_stmt 1 view .LVU80
ARM GAS  /tmp/ccx6ZngJ.s 			page 9


 213:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_EXTENDED_DEVICE(ExDevice));
 226              		.loc 1 213 3 view .LVU81
 214:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_BANK(Bank));
 227              		.loc 1 214 3 view .LVU82
 215:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 216:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Disable the FMC_NORSRAM device */
 217:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   __FMC_NORSRAM_DISABLE(Device, Bank);
 228              		.loc 1 217 3 view .LVU83
 229 0002 50F82230 		ldr	r3, [r0, r2, lsl #2]
 230 0006 23F00103 		bic	r3, r3, #1
 231 000a 40F82230 		str	r3, [r0, r2, lsl #2]
 218:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 219:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* De-initialize the FMC_NORSRAM device */
 220:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* FMC_NORSRAM_BANK1 */
 221:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   if(Bank == FMC_NORSRAM_BANK1)
 232              		.loc 1 221 3 view .LVU84
 233              		.loc 1 221 5 is_stmt 0 view .LVU85
 234 000e 72B9     		cbnz	r2, .L11
 222:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
 223:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->BTCR[Bank] = 0x000030DB;    
 235              		.loc 1 223 5 is_stmt 1 view .LVU86
 236              		.loc 1 223 24 is_stmt 0 view .LVU87
 237 0010 43F2DB03 		movw	r3, #12507
 238 0014 40F82230 		str	r3, [r0, r2, lsl #2]
 239              	.L12:
 224:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 225:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* FMC_NORSRAM_BANK2, FMC_NORSRAM_BANK3 or FMC_NORSRAM_BANK4 */
 226:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   else
 227:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {   
 228:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->BTCR[Bank] = 0x000030D2; 
 229:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 230:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 231:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   Device->BTCR[Bank + 1] = 0x0FFFFFFF;
 240              		.loc 1 231 3 is_stmt 1 view .LVU88
 241              		.loc 1 231 21 is_stmt 0 view .LVU89
 242 0018 541C     		adds	r4, r2, #1
 243              		.loc 1 231 26 view .LVU90
 244 001a 6FF07043 		mvn	r3, #-268435456
 245 001e 40F82430 		str	r3, [r0, r4, lsl #2]
 232:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ExDevice->BWTR[Bank]   = 0x0FFFFFFF;
 246              		.loc 1 232 3 is_stmt 1 view .LVU91
 247              		.loc 1 232 26 is_stmt 0 view .LVU92
 248 0022 41F82230 		str	r3, [r1, r2, lsl #2]
 233:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****    
 234:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;
 249              		.loc 1 234 3 is_stmt 1 view .LVU93
 235:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 250              		.loc 1 235 1 is_stmt 0 view .LVU94
 251 0026 0020     		movs	r0, #0
 252              	.LVL13:
 253              		.loc 1 235 1 view .LVU95
 254 0028 5DF8044B 		ldr	r4, [sp], #4
 255              	.LCFI4:
 256              		.cfi_remember_state
 257              		.cfi_restore 4
 258              		.cfi_def_cfa_offset 0
 259 002c 7047     		bx	lr
ARM GAS  /tmp/ccx6ZngJ.s 			page 10


 260              	.LVL14:
 261              	.L11:
 262              	.LCFI5:
 263              		.cfi_restore_state
 228:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 264              		.loc 1 228 5 is_stmt 1 view .LVU96
 228:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 265              		.loc 1 228 24 is_stmt 0 view .LVU97
 266 002e 43F2D203 		movw	r3, #12498
 267 0032 40F82230 		str	r3, [r0, r2, lsl #2]
 268 0036 EFE7     		b	.L12
 269              		.cfi_endproc
 270              	.LFE142:
 272              		.section	.text.FMC_NORSRAM_Timing_Init,"ax",%progbits
 273              		.align	1
 274              		.global	FMC_NORSRAM_Timing_Init
 275              		.syntax unified
 276              		.thumb
 277              		.thumb_func
 278              		.fpu fpv5-d16
 280              	FMC_NORSRAM_Timing_Init:
 281              	.LVL15:
 282              	.LFB143:
 236:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 237:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 238:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 239:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Initialize the FMC_NORSRAM Timing according to the specified
 240:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *         parameters in the FMC_NORSRAM_TimingTypeDef
 241:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to NORSRAM device instance
 242:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Timing Pointer to NORSRAM Timing structure
 243:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank NORSRAM bank number  
 244:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 245:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 246:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef *Device, FMC_NORSRAM_TimingTypeDef *T
 247:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 283              		.loc 1 247 1 is_stmt 1 view -0
 284              		.cfi_startproc
 285              		@ args = 0, pretend = 0, frame = 0
 286              		@ frame_needed = 0, uses_anonymous_args = 0
 287              		@ link register save eliminated.
 288              		.loc 1 247 1 is_stmt 0 view .LVU99
 289 0000 30B4     		push	{r4, r5}
 290              	.LCFI6:
 291              		.cfi_def_cfa_offset 8
 292              		.cfi_offset 4, -8
 293              		.cfi_offset 5, -4
 248:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   uint32_t tmpr = 0;
 294              		.loc 1 248 3 is_stmt 1 view .LVU100
 295              	.LVL16:
 249:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 250:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 251:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_DEVICE(Device));
 296              		.loc 1 251 3 view .LVU101
 252:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_ADDRESS_SETUP_TIME(Timing->AddressSetupTime));
 297              		.loc 1 252 3 view .LVU102
 253:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_ADDRESS_HOLD_TIME(Timing->AddressHoldTime));
 298              		.loc 1 253 3 view .LVU103
ARM GAS  /tmp/ccx6ZngJ.s 			page 11


 254:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_DATASETUP_TIME(Timing->DataSetupTime));
 299              		.loc 1 254 3 view .LVU104
 255:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
 300              		.loc 1 255 3 view .LVU105
 256:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_CLK_DIV(Timing->CLKDivision));
 301              		.loc 1 256 3 view .LVU106
 257:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_DATA_LATENCY(Timing->DataLatency));
 302              		.loc 1 257 3 view .LVU107
 258:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
 303              		.loc 1 258 3 view .LVU108
 259:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_BANK(Bank));
 304              		.loc 1 259 3 view .LVU109
 260:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 261:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Get the BTCR register value */
 262:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tmpr = Device->BTCR[Bank + 1];
 305              		.loc 1 262 3 view .LVU110
 306              		.loc 1 262 28 is_stmt 0 view .LVU111
 307 0002 0132     		adds	r2, r2, #1
 308              	.LVL17:
 309              		.loc 1 262 8 view .LVU112
 310 0004 50F82240 		ldr	r4, [r0, r2, lsl #2]
 311              	.LVL18:
 263:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 264:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
 265:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tmpr &= ((uint32_t)~(FMC_BTR1_ADDSET  | FMC_BTR1_ADDHLD | FMC_BTR1_DATAST | \
 312              		.loc 1 265 3 is_stmt 1 view .LVU113
 313              		.loc 1 265 8 is_stmt 0 view .LVU114
 314 0008 04F04044 		and	r4, r4, #-1073741824
 315              	.LVL19:
 266:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        FMC_BTR1_BUSTURN | FMC_BTR1_CLKDIV | FMC_BTR1_DATLAT | \
 267:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        FMC_BTR1_ACCMOD));
 268:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 269:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Set FMC_NORSRAM device timing parameters */  
 270:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 316              		.loc 1 270 3 is_stmt 1 view .LVU115
 317              		.loc 1 270 28 is_stmt 0 view .LVU116
 318 000c 0B68     		ldr	r3, [r1]
 271:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    ((Timing->AddressHoldTime) << 4)          |\
 319              		.loc 1 271 28 view .LVU117
 320 000e 4D68     		ldr	r5, [r1, #4]
 270:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    ((Timing->AddressHoldTime) << 4)          |\
 321              		.loc 1 270 64 view .LVU118
 322 0010 43EA0513 		orr	r3, r3, r5, lsl #4
 272:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    ((Timing->DataSetupTime) << 8)            |\
 323              		.loc 1 272 28 view .LVU119
 324 0014 8D68     		ldr	r5, [r1, #8]
 271:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    ((Timing->AddressHoldTime) << 4)          |\
 325              		.loc 1 271 62 view .LVU120
 326 0016 43EA0523 		orr	r3, r3, r5, lsl #8
 273:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    ((Timing->BusTurnAroundDuration) << 16)   |\
 327              		.loc 1 273 28 view .LVU121
 328 001a CD68     		ldr	r5, [r1, #12]
 272:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    ((Timing->DataSetupTime) << 8)            |\
 329              		.loc 1 272 62 view .LVU122
 330 001c 43EA0543 		orr	r3, r3, r5, lsl #16
 274:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    (((Timing->CLKDivision)-1) << 20)         |\
 331              		.loc 1 274 29 view .LVU123
ARM GAS  /tmp/ccx6ZngJ.s 			page 12


 332 0020 0D69     		ldr	r5, [r1, #16]
 333              		.loc 1 274 43 view .LVU124
 334 0022 013D     		subs	r5, r5, #1
 273:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    ((Timing->BusTurnAroundDuration) << 16)   |\
 335              		.loc 1 273 62 view .LVU125
 336 0024 43EA0553 		orr	r3, r3, r5, lsl #20
 275:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    (((Timing->DataLatency)-2) << 24)         |\
 337              		.loc 1 275 29 view .LVU126
 338 0028 4D69     		ldr	r5, [r1, #20]
 339              		.loc 1 275 43 view .LVU127
 340 002a 023D     		subs	r5, r5, #2
 274:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    (((Timing->CLKDivision)-1) << 20)         |\
 341              		.loc 1 274 62 view .LVU128
 342 002c 43EA0563 		orr	r3, r3, r5, lsl #24
 276:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     (Timing->AccessMode)
 343              		.loc 1 276 28 view .LVU129
 344 0030 8D69     		ldr	r5, [r1, #24]
 270:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    ((Timing->AddressHoldTime) << 4)          |\
 345              		.loc 1 270 11 view .LVU130
 346 0032 2B43     		orrs	r3, r3, r5
 270:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    ((Timing->AddressHoldTime) << 4)          |\
 347              		.loc 1 270 8 view .LVU131
 348 0034 2343     		orrs	r3, r3, r4
 349              	.LVL20:
 277:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     );
 278:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 279:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   Device->BTCR[Bank + 1] = tmpr;
 350              		.loc 1 279 3 is_stmt 1 view .LVU132
 351              		.loc 1 279 26 is_stmt 0 view .LVU133
 352 0036 40F82230 		str	r3, [r0, r2, lsl #2]
 280:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 281:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
 282:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   if(HAL_IS_BIT_SET(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN))
 353              		.loc 1 282 3 is_stmt 1 view .LVU134
 354              		.loc 1 282 6 is_stmt 0 view .LVU135
 355 003a 0368     		ldr	r3, [r0]
 356              	.LVL21:
 357              		.loc 1 282 5 view .LVU136
 358 003c 13F4801F 		tst	r3, #1048576
 359 0040 07D0     		beq	.L15
 283:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
 284:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr = (uint32_t)(Device->BTCR[FMC_NORSRAM_BANK1 + 1] & ~(((uint32_t)0x0F) << 20)); 
 360              		.loc 1 284 5 is_stmt 1 view .LVU137
 361              		.loc 1 284 35 is_stmt 0 view .LVU138
 362 0042 4368     		ldr	r3, [r0, #4]
 363              		.loc 1 284 10 view .LVU139
 364 0044 23F47003 		bic	r3, r3, #15728640
 365              	.LVL22:
 285:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr |= (uint32_t)(((Timing->CLKDivision)-1) << 20);
 366              		.loc 1 285 5 is_stmt 1 view .LVU140
 367              		.loc 1 285 32 is_stmt 0 view .LVU141
 368 0048 0A69     		ldr	r2, [r1, #16]
 369              	.LVL23:
 370              		.loc 1 285 46 view .LVU142
 371 004a 013A     		subs	r2, r2, #1
 372              		.loc 1 285 10 view .LVU143
 373 004c 43EA0253 		orr	r3, r3, r2, lsl #20
ARM GAS  /tmp/ccx6ZngJ.s 			page 13


 374              	.LVL24:
 286:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->BTCR[FMC_NORSRAM_BANK1 + 1] = tmpr;
 375              		.loc 1 286 5 is_stmt 1 view .LVU144
 376              		.loc 1 286 41 is_stmt 0 view .LVU145
 377 0050 4360     		str	r3, [r0, #4]
 378              	.LVL25:
 379              	.L15:
 287:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }  
 288:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 289:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;   
 380              		.loc 1 289 3 is_stmt 1 view .LVU146
 290:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 381              		.loc 1 290 1 is_stmt 0 view .LVU147
 382 0052 0020     		movs	r0, #0
 383              	.LVL26:
 384              		.loc 1 290 1 view .LVU148
 385 0054 30BC     		pop	{r4, r5}
 386              	.LCFI7:
 387              		.cfi_restore 5
 388              		.cfi_restore 4
 389              		.cfi_def_cfa_offset 0
 390 0056 7047     		bx	lr
 391              		.cfi_endproc
 392              	.LFE143:
 394              		.section	.text.FMC_NORSRAM_Extended_Timing_Init,"ax",%progbits
 395              		.align	1
 396              		.global	FMC_NORSRAM_Extended_Timing_Init
 397              		.syntax unified
 398              		.thumb
 399              		.thumb_func
 400              		.fpu fpv5-d16
 402              	FMC_NORSRAM_Extended_Timing_Init:
 403              	.LVL27:
 404              	.LFB144:
 291:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 292:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 293:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Initialize the FMC_NORSRAM Extended mode Timing according to the specified
 294:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *         parameters in the FMC_NORSRAM_TimingTypeDef
 295:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to NORSRAM device instance
 296:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Timing Pointer to NORSRAM Timing structure
 297:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank NORSRAM bank number  
 298:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 299:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 300:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef  FMC_NORSRAM_Extended_Timing_Init(FMC_NORSRAM_EXTENDED_TypeDef *Device, FMC_NORSR
 301:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {  
 405              		.loc 1 301 1 is_stmt 1 view -0
 406              		.cfi_startproc
 407              		@ args = 0, pretend = 0, frame = 0
 408              		@ frame_needed = 0, uses_anonymous_args = 0
 409              		@ link register save eliminated.
 302:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   uint32_t tmpr = 0;
 410              		.loc 1 302 3 view .LVU150
 303:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****  
 304:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 305:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_EXTENDED_MODE(ExtendedMode));
 411              		.loc 1 305 3 view .LVU151
 306:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
ARM GAS  /tmp/ccx6ZngJ.s 			page 14


 307:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Set NORSRAM device timing register for write configuration, if extended mode is used */
 308:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   if(ExtendedMode == FMC_EXTENDED_MODE_ENABLE)
 412              		.loc 1 308 3 view .LVU152
 413              		.loc 1 308 5 is_stmt 0 view .LVU153
 414 0000 B3F5804F 		cmp	r3, #16384
 415 0004 05D0     		beq	.L24
 309:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
 310:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     /* Check the parameters */
 311:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     assert_param(IS_FMC_NORSRAM_EXTENDED_DEVICE(Device));  
 312:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     assert_param(IS_FMC_ADDRESS_SETUP_TIME(Timing->AddressSetupTime));
 313:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     assert_param(IS_FMC_ADDRESS_HOLD_TIME(Timing->AddressHoldTime));
 314:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     assert_param(IS_FMC_DATASETUP_TIME(Timing->DataSetupTime));
 315:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     assert_param(IS_FMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
 316:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     assert_param(IS_FMC_CLK_DIV(Timing->CLKDivision));
 317:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     assert_param(IS_FMC_DATA_LATENCY(Timing->DataLatency));
 318:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
 319:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     assert_param(IS_FMC_NORSRAM_BANK(Bank));  
 320:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 321:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     /* Get the BWTR register value */
 322:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr = Device->BWTR[Bank];
 323:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 324:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
 325:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr &= ((uint32_t)~(FMC_BWTR1_ADDSET  | FMC_BWTR1_ADDHLD | FMC_BWTR1_DATAST | \
 326:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                          FMC_BWTR1_BUSTURN | FMC_BWTR1_ACCMOD));
 327:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 328:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr |= (uint32_t)(Timing->AddressSetupTime                 |\
 329:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       ((Timing->AddressHoldTime) << 4)          |\
 330:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       ((Timing->DataSetupTime) << 8)            |\
 331:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       ((Timing->BusTurnAroundDuration) << 16)   |\
 332:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       (Timing->AccessMode));
 333:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 334:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->BWTR[Bank] = tmpr;
 335:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 336:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   else
 337:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
 338:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->BWTR[Bank] = 0x0FFFFFFF;
 416              		.loc 1 338 5 is_stmt 1 view .LVU154
 417              		.loc 1 338 24 is_stmt 0 view .LVU155
 418 0006 6FF07043 		mvn	r3, #-268435456
 419              	.LVL28:
 420              		.loc 1 338 24 view .LVU156
 421 000a 40F82230 		str	r3, [r0, r2, lsl #2]
 339:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }   
 340:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 341:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;  
 422              		.loc 1 341 3 is_stmt 1 view .LVU157
 342:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 423              		.loc 1 342 1 is_stmt 0 view .LVU158
 424 000e 0020     		movs	r0, #0
 425              	.LVL29:
 426              		.loc 1 342 1 view .LVU159
 427 0010 7047     		bx	lr
 428              	.LVL30:
 429              	.L24:
 301:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   uint32_t tmpr = 0;
 430              		.loc 1 301 1 view .LVU160
 431 0012 30B4     		push	{r4, r5}
ARM GAS  /tmp/ccx6ZngJ.s 			page 15


 432              	.LCFI8:
 433              		.cfi_def_cfa_offset 8
 434              		.cfi_offset 4, -8
 435              		.cfi_offset 5, -4
 311:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     assert_param(IS_FMC_ADDRESS_SETUP_TIME(Timing->AddressSetupTime));
 436              		.loc 1 311 5 is_stmt 1 view .LVU161
 312:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     assert_param(IS_FMC_ADDRESS_HOLD_TIME(Timing->AddressHoldTime));
 437              		.loc 1 312 5 view .LVU162
 313:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     assert_param(IS_FMC_DATASETUP_TIME(Timing->DataSetupTime));
 438              		.loc 1 313 5 view .LVU163
 314:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     assert_param(IS_FMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
 439              		.loc 1 314 5 view .LVU164
 315:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     assert_param(IS_FMC_CLK_DIV(Timing->CLKDivision));
 440              		.loc 1 315 5 view .LVU165
 316:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     assert_param(IS_FMC_DATA_LATENCY(Timing->DataLatency));
 441              		.loc 1 316 5 view .LVU166
 317:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
 442              		.loc 1 317 5 view .LVU167
 318:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     assert_param(IS_FMC_NORSRAM_BANK(Bank));  
 443              		.loc 1 318 5 view .LVU168
 319:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 444              		.loc 1 319 5 view .LVU169
 322:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 445              		.loc 1 322 5 view .LVU170
 322:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 446              		.loc 1 322 10 is_stmt 0 view .LVU171
 447 0014 50F82230 		ldr	r3, [r0, r2, lsl #2]
 448              	.LVL31:
 325:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                          FMC_BWTR1_BUSTURN | FMC_BWTR1_ACCMOD));
 449              		.loc 1 325 5 is_stmt 1 view .LVU172
 325:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                          FMC_BWTR1_BUSTURN | FMC_BWTR1_ACCMOD));
 450              		.loc 1 325 10 is_stmt 0 view .LVU173
 451 0018 094C     		ldr	r4, .L25
 452 001a 1C40     		ands	r4, r4, r3
 453              	.LVL32:
 328:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       ((Timing->AddressHoldTime) << 4)          |\
 454              		.loc 1 328 5 is_stmt 1 view .LVU174
 328:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       ((Timing->AddressHoldTime) << 4)          |\
 455              		.loc 1 328 30 is_stmt 0 view .LVU175
 456 001c 0B68     		ldr	r3, [r1]
 329:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       ((Timing->DataSetupTime) << 8)            |\
 457              		.loc 1 329 31 view .LVU176
 458 001e 4D68     		ldr	r5, [r1, #4]
 328:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       ((Timing->AddressHoldTime) << 4)          |\
 459              		.loc 1 328 65 view .LVU177
 460 0020 43EA0513 		orr	r3, r3, r5, lsl #4
 330:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       ((Timing->BusTurnAroundDuration) << 16)   |\
 461              		.loc 1 330 31 view .LVU178
 462 0024 8D68     		ldr	r5, [r1, #8]
 329:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       ((Timing->DataSetupTime) << 8)            |\
 463              		.loc 1 329 65 view .LVU179
 464 0026 43EA0523 		orr	r3, r3, r5, lsl #8
 331:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       (Timing->AccessMode));
 465              		.loc 1 331 31 view .LVU180
 466 002a CD68     		ldr	r5, [r1, #12]
 330:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       ((Timing->BusTurnAroundDuration) << 16)   |\
 467              		.loc 1 330 65 view .LVU181
ARM GAS  /tmp/ccx6ZngJ.s 			page 16


 468 002c 43EA0543 		orr	r3, r3, r5, lsl #16
 332:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 469              		.loc 1 332 30 view .LVU182
 470 0030 8969     		ldr	r1, [r1, #24]
 471              	.LVL33:
 331:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       (Timing->AccessMode));
 472              		.loc 1 331 65 view .LVU183
 473 0032 0B43     		orrs	r3, r3, r1
 328:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       ((Timing->AddressHoldTime) << 4)          |\
 474              		.loc 1 328 10 view .LVU184
 475 0034 2343     		orrs	r3, r3, r4
 476              	.LVL34:
 334:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 477              		.loc 1 334 5 is_stmt 1 view .LVU185
 334:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 478              		.loc 1 334 24 is_stmt 0 view .LVU186
 479 0036 40F82230 		str	r3, [r0, r2, lsl #2]
 341:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 480              		.loc 1 341 3 is_stmt 1 view .LVU187
 481              		.loc 1 342 1 is_stmt 0 view .LVU188
 482 003a 0020     		movs	r0, #0
 483              	.LVL35:
 484              		.loc 1 342 1 view .LVU189
 485 003c 30BC     		pop	{r4, r5}
 486              	.LCFI9:
 487              		.cfi_restore 5
 488              		.cfi_restore 4
 489              		.cfi_def_cfa_offset 0
 490 003e 7047     		bx	lr
 491              	.L26:
 492              		.align	2
 493              	.L25:
 494 0040 0000F0CF 		.word	-806354944
 495              		.cfi_endproc
 496              	.LFE144:
 498              		.section	.text.FMC_NORSRAM_WriteOperation_Enable,"ax",%progbits
 499              		.align	1
 500              		.global	FMC_NORSRAM_WriteOperation_Enable
 501              		.syntax unified
 502              		.thumb
 503              		.thumb_func
 504              		.fpu fpv5-d16
 506              	FMC_NORSRAM_WriteOperation_Enable:
 507              	.LVL36:
 508              	.LFB145:
 343:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 344:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @}
 345:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 346:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 347:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /** @addtogroup FMC_LL_NORSRAM_Private_Functions_Group2
 348:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****  *  @brief   management functions 
 349:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****  *
 350:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @verbatim   
 351:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 352:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       ##### FMC_NORSRAM Control functions #####
 353:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================  
 354:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   [..]
ARM GAS  /tmp/ccx6ZngJ.s 			page 17


 355:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     This subsection provides a set of functions allowing to control dynamically
 356:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     the FMC NORSRAM interface.
 357:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 358:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @endverbatim
 359:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @{
 360:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 361:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 362:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 363:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Enables dynamically FMC_NORSRAM write operation.
 364:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to NORSRAM device instance
 365:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank NORSRAM bank number   
 366:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 367:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 368:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NORSRAM_WriteOperation_Enable(FMC_NORSRAM_TypeDef *Device, uint32_t Bank)
 369:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 509              		.loc 1 369 1 is_stmt 1 view -0
 510              		.cfi_startproc
 511              		@ args = 0, pretend = 0, frame = 0
 512              		@ frame_needed = 0, uses_anonymous_args = 0
 513              		@ link register save eliminated.
 370:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 371:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_DEVICE(Device));
 514              		.loc 1 371 3 view .LVU191
 372:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_BANK(Bank));
 515              		.loc 1 372 3 view .LVU192
 373:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 374:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Enable write operation */
 375:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   Device->BTCR[Bank] |= FMC_WRITE_OPERATION_ENABLE; 
 516              		.loc 1 375 3 view .LVU193
 517              		.loc 1 375 22 is_stmt 0 view .LVU194
 518 0000 50F82130 		ldr	r3, [r0, r1, lsl #2]
 519 0004 43F48053 		orr	r3, r3, #4096
 520 0008 40F82130 		str	r3, [r0, r1, lsl #2]
 376:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 377:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;  
 521              		.loc 1 377 3 is_stmt 1 view .LVU195
 378:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 522              		.loc 1 378 1 is_stmt 0 view .LVU196
 523 000c 0020     		movs	r0, #0
 524              	.LVL37:
 525              		.loc 1 378 1 view .LVU197
 526 000e 7047     		bx	lr
 527              		.cfi_endproc
 528              	.LFE145:
 530              		.section	.text.FMC_NORSRAM_WriteOperation_Disable,"ax",%progbits
 531              		.align	1
 532              		.global	FMC_NORSRAM_WriteOperation_Disable
 533              		.syntax unified
 534              		.thumb
 535              		.thumb_func
 536              		.fpu fpv5-d16
 538              	FMC_NORSRAM_WriteOperation_Disable:
 539              	.LVL38:
 540              	.LFB146:
 379:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 380:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 381:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Disables dynamically FMC_NORSRAM write operation.
ARM GAS  /tmp/ccx6ZngJ.s 			page 18


 382:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to NORSRAM device instance
 383:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank NORSRAM bank number   
 384:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 385:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 386:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NORSRAM_WriteOperation_Disable(FMC_NORSRAM_TypeDef *Device, uint32_t Bank)
 387:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** { 
 541              		.loc 1 387 1 is_stmt 1 view -0
 542              		.cfi_startproc
 543              		@ args = 0, pretend = 0, frame = 0
 544              		@ frame_needed = 0, uses_anonymous_args = 0
 545              		@ link register save eliminated.
 388:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 389:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_DEVICE(Device));
 546              		.loc 1 389 3 view .LVU199
 390:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_BANK(Bank));
 547              		.loc 1 390 3 view .LVU200
 391:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 392:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Disable write operation */
 393:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   Device->BTCR[Bank] &= ~FMC_WRITE_OPERATION_ENABLE; 
 548              		.loc 1 393 3 view .LVU201
 549              		.loc 1 393 22 is_stmt 0 view .LVU202
 550 0000 50F82130 		ldr	r3, [r0, r1, lsl #2]
 551 0004 23F48053 		bic	r3, r3, #4096
 552 0008 40F82130 		str	r3, [r0, r1, lsl #2]
 394:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 395:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;  
 553              		.loc 1 395 3 is_stmt 1 view .LVU203
 396:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 554              		.loc 1 396 1 is_stmt 0 view .LVU204
 555 000c 0020     		movs	r0, #0
 556              	.LVL39:
 557              		.loc 1 396 1 view .LVU205
 558 000e 7047     		bx	lr
 559              		.cfi_endproc
 560              	.LFE146:
 562              		.section	.text.FMC_NAND_Init,"ax",%progbits
 563              		.align	1
 564              		.global	FMC_NAND_Init
 565              		.syntax unified
 566              		.thumb
 567              		.thumb_func
 568              		.fpu fpv5-d16
 570              	FMC_NAND_Init:
 571              	.LVL40:
 572              	.LFB147:
 397:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 398:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 399:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @}
 400:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 401:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 402:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 403:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @}
 404:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 405:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 406:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /** @defgroup FMC_LL_Exported_Functions_NAND FMC Low Layer NAND Exported Functions
 407:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief    NAND Controller functions 
 408:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *
ARM GAS  /tmp/ccx6ZngJ.s 			page 19


 409:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   @verbatim 
 410:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 411:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     ##### How to use NAND device driver #####
 412:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 413:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   [..]
 414:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     This driver contains a set of APIs to interface with the FMC NAND banks in order
 415:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     to run the NAND external devices.
 416:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 417:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC NAND bank reset using the function FMC_NAND_DeInit() 
 418:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC NAND bank control configuration using the function FMC_NAND_Init()
 419:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC NAND bank common space timing configuration using the function 
 420:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****         FMC_NAND_CommonSpace_Timing_Init()
 421:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC NAND bank attribute space timing configuration using the function 
 422:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****         FMC_NAND_AttributeSpace_Timing_Init()
 423:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC NAND bank enable/disable ECC correction feature using the functions
 424:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****         FMC_NAND_ECC_Enable()/FMC_NAND_ECC_Disable()
 425:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC NAND bank get ECC correction code using the function FMC_NAND_GetECC()    
 426:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 427:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @endverbatim
 428:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @{
 429:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 430:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 431:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /** @defgroup FMC_LL_NAND_Exported_Functions_Group1 Initialization and de-initialization functions
 432:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****  *  @brief    Initialization and Configuration functions 
 433:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****  *
 434:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @verbatim    
 435:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 436:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****               ##### Initialization and de_initialization functions #####
 437:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 438:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   [..]  
 439:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     This section provides functions allowing to:
 440:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) Initialize and configure the FMC NAND interface
 441:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) De-initialize the FMC NAND interface 
 442:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) Configure the FMC clock and associated GPIOs
 443:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****         
 444:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @endverbatim
 445:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @{
 446:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 447:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 448:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 449:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Initializes the FMC_NAND device according to the specified
 450:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *         control parameters in the FMC_NAND_HandleTypeDef
 451:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 452:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Init Pointer to NAND Initialization structure
 453:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 454:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 455:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_Init(FMC_NAND_TypeDef *Device, FMC_NAND_InitTypeDef *Init)
 456:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 573              		.loc 1 456 1 is_stmt 1 view -0
 574              		.cfi_startproc
 575              		@ args = 0, pretend = 0, frame = 0
 576              		@ frame_needed = 0, uses_anonymous_args = 0
 577              		@ link register save eliminated.
 578              		.loc 1 456 1 is_stmt 0 view .LVU207
 579 0000 10B4     		push	{r4}
 580              	.LCFI10:
 581              		.cfi_def_cfa_offset 4
ARM GAS  /tmp/ccx6ZngJ.s 			page 20


 582              		.cfi_offset 4, -4
 457:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   uint32_t tmpr  = 0; 
 583              		.loc 1 457 3 is_stmt 1 view .LVU208
 584              	.LVL41:
 458:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 459:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 460:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device));
 585              		.loc 1 460 3 view .LVU209
 461:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Init->NandBank));
 586              		.loc 1 461 3 view .LVU210
 462:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_FEATURE(Init->Waitfeature));
 587              		.loc 1 462 3 view .LVU211
 463:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_MEMORY_WIDTH(Init->MemoryDataWidth));
 588              		.loc 1 463 3 view .LVU212
 464:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_ECC_STATE(Init->EccComputation));
 589              		.loc 1 464 3 view .LVU213
 465:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_ECCPAGE_SIZE(Init->ECCPageSize));
 590              		.loc 1 465 3 view .LVU214
 466:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_TCLR_TIME(Init->TCLRSetupTime));
 591              		.loc 1 466 3 view .LVU215
 467:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_TAR_TIME(Init->TARSetupTime));   
 592              		.loc 1 467 3 view .LVU216
 468:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 469:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Get the NAND bank 3 register value */
 470:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tmpr = Device->PCR;
 593              		.loc 1 470 3 view .LVU217
 594              		.loc 1 470 8 is_stmt 0 view .LVU218
 595 0002 0368     		ldr	r3, [r0]
 596              	.LVL42:
 471:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 472:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Clear PWAITEN, PBKEN, PTYP, PWID, ECCEN, TCLR, TAR and ECCPS bits */
 473:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tmpr &= ((uint32_t)~(FMC_PCR_PWAITEN  | FMC_PCR_PBKEN | FMC_PCR_PTYP | \
 597              		.loc 1 473 3 is_stmt 1 view .LVU219
 598              		.loc 1 473 8 is_stmt 0 view .LVU220
 599 0004 0B4A     		ldr	r2, .L31
 600 0006 1A40     		ands	r2, r2, r3
 601              	.LVL43:
 474:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        FMC_PCR_PWID | FMC_PCR_ECCEN | FMC_PCR_TCLR | \
 475:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        FMC_PCR_TAR | FMC_PCR_ECCPS));  
 476:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Set NAND device control parameters */
 477:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tmpr |= (uint32_t)(Init->Waitfeature                |\
 602              		.loc 1 477 3 is_stmt 1 view .LVU221
 603              		.loc 1 477 26 is_stmt 0 view .LVU222
 604 0008 4B68     		ldr	r3, [r1, #4]
 478:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       FMC_PCR_MEMORY_TYPE_NAND         |\
 479:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       Init->MemoryDataWidth            |\
 605              		.loc 1 479 27 view .LVU223
 606 000a 8C68     		ldr	r4, [r1, #8]
 478:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       FMC_PCR_MEMORY_TYPE_NAND         |\
 607              		.loc 1 478 56 view .LVU224
 608 000c 2343     		orrs	r3, r3, r4
 480:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       Init->EccComputation             |\
 609              		.loc 1 480 27 view .LVU225
 610 000e CC68     		ldr	r4, [r1, #12]
 479:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       Init->EccComputation             |\
 611              		.loc 1 479 56 view .LVU226
 612 0010 2343     		orrs	r3, r3, r4
ARM GAS  /tmp/ccx6ZngJ.s 			page 21


 481:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       Init->ECCPageSize                |\
 613              		.loc 1 481 27 view .LVU227
 614 0012 0C69     		ldr	r4, [r1, #16]
 480:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       Init->EccComputation             |\
 615              		.loc 1 480 56 view .LVU228
 616 0014 2343     		orrs	r3, r3, r4
 482:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       ((Init->TCLRSetupTime) << 9)     |\
 617              		.loc 1 482 29 view .LVU229
 618 0016 4C69     		ldr	r4, [r1, #20]
 481:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       Init->ECCPageSize                |\
 619              		.loc 1 481 56 view .LVU230
 620 0018 43EA4423 		orr	r3, r3, r4, lsl #9
 483:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       ((Init->TARSetupTime) << 13));   
 621              		.loc 1 483 29 view .LVU231
 622 001c 8969     		ldr	r1, [r1, #24]
 623              	.LVL44:
 477:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       FMC_PCR_MEMORY_TYPE_NAND         |\
 624              		.loc 1 477 11 view .LVU232
 625 001e 43EA4133 		orr	r3, r3, r1, lsl #13
 477:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       FMC_PCR_MEMORY_TYPE_NAND         |\
 626              		.loc 1 477 8 view .LVU233
 627 0022 1343     		orrs	r3, r3, r2
 628 0024 43F00803 		orr	r3, r3, #8
 629              	.LVL45:
 484:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 485:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     /* NAND bank 3 registers configuration */
 486:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->PCR  = tmpr;
 630              		.loc 1 486 5 is_stmt 1 view .LVU234
 631              		.loc 1 486 18 is_stmt 0 view .LVU235
 632 0028 0360     		str	r3, [r0]
 487:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 488:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;
 633              		.loc 1 488 3 is_stmt 1 view .LVU236
 489:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 490:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 634              		.loc 1 490 1 is_stmt 0 view .LVU237
 635 002a 0020     		movs	r0, #0
 636              	.LVL46:
 637              		.loc 1 490 1 view .LVU238
 638 002c 5DF8044B 		ldr	r4, [sp], #4
 639              	.LCFI11:
 640              		.cfi_restore 4
 641              		.cfi_def_cfa_offset 0
 642 0030 7047     		bx	lr
 643              	.L32:
 644 0032 00BF     		.align	2
 645              	.L31:
 646 0034 8101F0FF 		.word	-1048191
 647              		.cfi_endproc
 648              	.LFE147:
 650              		.section	.text.FMC_NAND_CommonSpace_Timing_Init,"ax",%progbits
 651              		.align	1
 652              		.global	FMC_NAND_CommonSpace_Timing_Init
 653              		.syntax unified
 654              		.thumb
 655              		.thumb_func
 656              		.fpu fpv5-d16
ARM GAS  /tmp/ccx6ZngJ.s 			page 22


 658              	FMC_NAND_CommonSpace_Timing_Init:
 659              	.LVL47:
 660              	.LFB148:
 491:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 492:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 493:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Initializes the FMC_NAND Common space Timing according to the specified
 494:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *         parameters in the FMC_NAND_PCC_TimingTypeDef
 495:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 496:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Timing Pointer to NAND timing structure
 497:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank NAND bank number   
 498:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 499:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 500:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_CommonSpace_Timing_Init(FMC_NAND_TypeDef *Device, FMC_NAND_PCC_TimingTyp
 501:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 661              		.loc 1 501 1 is_stmt 1 view -0
 662              		.cfi_startproc
 663              		@ args = 0, pretend = 0, frame = 0
 664              		@ frame_needed = 0, uses_anonymous_args = 0
 665              		@ link register save eliminated.
 502:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   uint32_t tmpr = 0;  
 666              		.loc 1 502 3 view .LVU240
 503:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 504:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 505:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device));
 667              		.loc 1 505 3 view .LVU241
 506:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SETUP_TIME(Timing->SetupTime));
 668              		.loc 1 506 3 view .LVU242
 507:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_TIME(Timing->WaitSetupTime));
 669              		.loc 1 507 3 view .LVU243
 508:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_HOLD_TIME(Timing->HoldSetupTime));
 670              		.loc 1 508 3 view .LVU244
 509:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_HIZ_TIME(Timing->HiZSetupTime));
 671              		.loc 1 509 3 view .LVU245
 510:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 672              		.loc 1 510 3 view .LVU246
 511:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 512:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Get the NAND bank 3 register value */
 513:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tmpr = Device->PMEM;
 673              		.loc 1 513 3 view .LVU247
 674              		.loc 1 513 8 is_stmt 0 view .LVU248
 675 0000 8368     		ldr	r3, [r0, #8]
 676              	.LVL48:
 514:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 515:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Clear MEMSETx, MEMWAITx, MEMHOLDx and MEMHIZx bits */
 516:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tmpr &= ((uint32_t)~(FMC_PMEM_MEMSET3  | FMC_PMEM_MEMWAIT3 | FMC_PMEM_MEMHOLD3 | \
 677              		.loc 1 516 3 is_stmt 1 view .LVU249
 517:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        FMC_PMEM_MEMHIZ3)); 
 518:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Set FMC_NAND device timing parameters */
 519:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tmpr |= (uint32_t)(Timing->SetupTime                  |\
 678              		.loc 1 519 3 view .LVU250
 679              		.loc 1 519 28 is_stmt 0 view .LVU251
 680 0002 0B68     		ldr	r3, [r1]
 520:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        ((Timing->WaitSetupTime) << 8)     |\
 681              		.loc 1 520 32 view .LVU252
 682 0004 4A68     		ldr	r2, [r1, #4]
 683              	.LVL49:
 519:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        ((Timing->WaitSetupTime) << 8)     |\
ARM GAS  /tmp/ccx6ZngJ.s 			page 23


 684              		.loc 1 519 57 view .LVU253
 685 0006 43EA0223 		orr	r3, r3, r2, lsl #8
 521:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        ((Timing->HoldSetupTime) << 16)    |\
 686              		.loc 1 521 32 view .LVU254
 687 000a 8A68     		ldr	r2, [r1, #8]
 520:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        ((Timing->WaitSetupTime) << 8)     |\
 688              		.loc 1 520 59 view .LVU255
 689 000c 43EA0243 		orr	r3, r3, r2, lsl #16
 522:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        ((Timing->HiZSetupTime) << 24)
 690              		.loc 1 522 32 view .LVU256
 691 0010 CA68     		ldr	r2, [r1, #12]
 521:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        ((Timing->HoldSetupTime) << 16)    |\
 692              		.loc 1 521 59 view .LVU257
 693 0012 43EA0263 		orr	r3, r3, r2, lsl #24
 694              	.LVL50:
 523:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        );
 524:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                             
 525:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     /* NAND bank 3 registers configuration */
 526:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->PMEM = tmpr;
 695              		.loc 1 526 5 is_stmt 1 view .LVU258
 696              		.loc 1 526 18 is_stmt 0 view .LVU259
 697 0016 8360     		str	r3, [r0, #8]
 527:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 528:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;  
 698              		.loc 1 528 3 is_stmt 1 view .LVU260
 529:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 699              		.loc 1 529 1 is_stmt 0 view .LVU261
 700 0018 0020     		movs	r0, #0
 701              	.LVL51:
 702              		.loc 1 529 1 view .LVU262
 703 001a 7047     		bx	lr
 704              		.cfi_endproc
 705              	.LFE148:
 707              		.section	.text.FMC_NAND_AttributeSpace_Timing_Init,"ax",%progbits
 708              		.align	1
 709              		.global	FMC_NAND_AttributeSpace_Timing_Init
 710              		.syntax unified
 711              		.thumb
 712              		.thumb_func
 713              		.fpu fpv5-d16
 715              	FMC_NAND_AttributeSpace_Timing_Init:
 716              	.LVL52:
 717              	.LFB149:
 530:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 531:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 532:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Initializes the FMC_NAND Attribute space Timing according to the specified
 533:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *         parameters in the FMC_NAND_PCC_TimingTypeDef
 534:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 535:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Timing Pointer to NAND timing structure
 536:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank NAND bank number 
 537:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 538:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 539:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_AttributeSpace_Timing_Init(FMC_NAND_TypeDef *Device, FMC_NAND_PCC_Timing
 540:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 718              		.loc 1 540 1 is_stmt 1 view -0
 719              		.cfi_startproc
 720              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccx6ZngJ.s 			page 24


 721              		@ frame_needed = 0, uses_anonymous_args = 0
 722              		@ link register save eliminated.
 541:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   uint32_t tmpr = 0;  
 723              		.loc 1 541 3 view .LVU264
 542:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 543:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */ 
 544:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device)); 
 724              		.loc 1 544 3 view .LVU265
 545:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SETUP_TIME(Timing->SetupTime));
 725              		.loc 1 545 3 view .LVU266
 546:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_TIME(Timing->WaitSetupTime));
 726              		.loc 1 546 3 view .LVU267
 547:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_HOLD_TIME(Timing->HoldSetupTime));
 727              		.loc 1 547 3 view .LVU268
 548:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_HIZ_TIME(Timing->HiZSetupTime));
 728              		.loc 1 548 3 view .LVU269
 549:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 729              		.loc 1 549 3 view .LVU270
 550:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 551:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Get the NAND bank 3 register value */
 552:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tmpr = Device->PATT;
 730              		.loc 1 552 3 view .LVU271
 731              		.loc 1 552 8 is_stmt 0 view .LVU272
 732 0000 C368     		ldr	r3, [r0, #12]
 733              	.LVL53:
 553:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 554:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Clear ATTSETx, ATTWAITx, ATTHOLDx and ATTHIZx bits */
 555:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tmpr &= ((uint32_t)~(FMC_PATT_ATTSET3  | FMC_PATT_ATTWAIT3 | FMC_PATT_ATTHOLD3 | \
 734              		.loc 1 555 3 is_stmt 1 view .LVU273
 556:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        FMC_PATT_ATTHIZ3));
 557:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Set FMC_NAND device timing parameters */
 558:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tmpr |= (uint32_t)(Timing->SetupTime                  |\
 735              		.loc 1 558 3 view .LVU274
 736              		.loc 1 558 28 is_stmt 0 view .LVU275
 737 0002 0B68     		ldr	r3, [r1]
 559:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    ((Timing->WaitSetupTime) << 8)     |\
 738              		.loc 1 559 28 view .LVU276
 739 0004 4A68     		ldr	r2, [r1, #4]
 740              	.LVL54:
 558:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    ((Timing->WaitSetupTime) << 8)     |\
 741              		.loc 1 558 57 view .LVU277
 742 0006 43EA0223 		orr	r3, r3, r2, lsl #8
 560:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    ((Timing->HoldSetupTime) << 16)    |\
 743              		.loc 1 560 28 view .LVU278
 744 000a 8A68     		ldr	r2, [r1, #8]
 559:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    ((Timing->WaitSetupTime) << 8)     |\
 745              		.loc 1 559 55 view .LVU279
 746 000c 43EA0243 		orr	r3, r3, r2, lsl #16
 561:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    ((Timing->HiZSetupTime) << 24));
 747              		.loc 1 561 28 view .LVU280
 748 0010 CA68     		ldr	r2, [r1, #12]
 560:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    ((Timing->HoldSetupTime) << 16)    |\
 749              		.loc 1 560 55 view .LVU281
 750 0012 43EA0263 		orr	r3, r3, r2, lsl #24
 751              	.LVL55:
 562:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        
 563:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     /* NAND bank 3 registers configuration */
ARM GAS  /tmp/ccx6ZngJ.s 			page 25


 564:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->PATT = tmpr;
 752              		.loc 1 564 5 is_stmt 1 view .LVU282
 753              		.loc 1 564 18 is_stmt 0 view .LVU283
 754 0016 C360     		str	r3, [r0, #12]
 565:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 566:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;
 755              		.loc 1 566 3 is_stmt 1 view .LVU284
 567:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 756              		.loc 1 567 1 is_stmt 0 view .LVU285
 757 0018 0020     		movs	r0, #0
 758              	.LVL56:
 759              		.loc 1 567 1 view .LVU286
 760 001a 7047     		bx	lr
 761              		.cfi_endproc
 762              	.LFE149:
 764              		.section	.text.FMC_NAND_DeInit,"ax",%progbits
 765              		.align	1
 766              		.global	FMC_NAND_DeInit
 767              		.syntax unified
 768              		.thumb
 769              		.thumb_func
 770              		.fpu fpv5-d16
 772              	FMC_NAND_DeInit:
 773              	.LVL57:
 774              	.LFB150:
 568:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 569:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 570:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  DeInitializes the FMC_NAND device 
 571:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 572:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank NAND bank number
 573:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 574:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 575:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_DeInit(FMC_NAND_TypeDef *Device, uint32_t Bank)
 576:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 775              		.loc 1 576 1 is_stmt 1 view -0
 776              		.cfi_startproc
 777              		@ args = 0, pretend = 0, frame = 0
 778              		@ frame_needed = 0, uses_anonymous_args = 0
 779              		@ link register save eliminated.
 577:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */ 
 578:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device)); 
 780              		.loc 1 578 3 view .LVU288
 579:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 781              		.loc 1 579 3 view .LVU289
 580:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****       
 581:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Disable the NAND Bank */
 582:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   __FMC_NAND_DISABLE(Device);
 782              		.loc 1 582 3 view .LVU290
 783 0000 0368     		ldr	r3, [r0]
 784 0002 23F00403 		bic	r3, r3, #4
 785 0006 0360     		str	r3, [r0]
 583:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****  
 584:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     /* Set the FMC_NAND_BANK3 registers to their reset values */
 585:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->PCR  = 0x00000018U;
 786              		.loc 1 585 5 view .LVU291
 787              		.loc 1 585 18 is_stmt 0 view .LVU292
 788 0008 1823     		movs	r3, #24
ARM GAS  /tmp/ccx6ZngJ.s 			page 26


 789 000a 0360     		str	r3, [r0]
 586:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->SR   = 0x00000040U;
 790              		.loc 1 586 5 is_stmt 1 view .LVU293
 791              		.loc 1 586 18 is_stmt 0 view .LVU294
 792 000c 4023     		movs	r3, #64
 793 000e 4360     		str	r3, [r0, #4]
 587:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->PMEM = 0xFCFCFCFCU;
 794              		.loc 1 587 5 is_stmt 1 view .LVU295
 795              		.loc 1 587 18 is_stmt 0 view .LVU296
 796 0010 4FF0FC33 		mov	r3, #-50529028
 797 0014 8360     		str	r3, [r0, #8]
 588:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->PATT = 0xFCFCFCFCU; 
 798              		.loc 1 588 5 is_stmt 1 view .LVU297
 799              		.loc 1 588 18 is_stmt 0 view .LVU298
 800 0016 C360     		str	r3, [r0, #12]
 589:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 590:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;
 801              		.loc 1 590 3 is_stmt 1 view .LVU299
 591:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 802              		.loc 1 591 1 is_stmt 0 view .LVU300
 803 0018 0020     		movs	r0, #0
 804              	.LVL58:
 805              		.loc 1 591 1 view .LVU301
 806 001a 7047     		bx	lr
 807              		.cfi_endproc
 808              	.LFE150:
 810              		.section	.text.FMC_NAND_ECC_Enable,"ax",%progbits
 811              		.align	1
 812              		.global	FMC_NAND_ECC_Enable
 813              		.syntax unified
 814              		.thumb
 815              		.thumb_func
 816              		.fpu fpv5-d16
 818              	FMC_NAND_ECC_Enable:
 819              	.LVL59:
 820              	.LFB151:
 592:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 593:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 594:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @}
 595:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 596:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 597:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /** @defgroup HAL_FMC_NAND_Group3 Control functions 
 598:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *  @brief   management functions 
 599:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *
 600:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @verbatim   
 601:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 602:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        ##### FMC_NAND Control functions #####
 603:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================  
 604:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   [..]
 605:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     This subsection provides a set of functions allowing to control dynamically
 606:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     the FMC NAND interface.
 607:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 608:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @endverbatim
 609:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @{
 610:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */ 
 611:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 612:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
ARM GAS  /tmp/ccx6ZngJ.s 			page 27


 613:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 614:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Enables dynamically FMC_NAND ECC feature.
 615:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 616:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank NAND bank number
 617:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 618:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */    
 619:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_ECC_Enable(FMC_NAND_TypeDef *Device, uint32_t Bank)
 620:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 821              		.loc 1 620 1 is_stmt 1 view -0
 822              		.cfi_startproc
 823              		@ args = 0, pretend = 0, frame = 0
 824              		@ frame_needed = 0, uses_anonymous_args = 0
 825              		@ link register save eliminated.
 621:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */ 
 622:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device)); 
 826              		.loc 1 622 3 view .LVU303
 623:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 827              		.loc 1 623 3 view .LVU304
 624:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 625:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Enable ECC feature */
 626:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->PCR |= FMC_PCR_ECCEN;
 828              		.loc 1 626 5 view .LVU305
 829              		.loc 1 626 17 is_stmt 0 view .LVU306
 830 0000 0368     		ldr	r3, [r0]
 831 0002 43F04003 		orr	r3, r3, #64
 832 0006 0360     		str	r3, [r0]
 627:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 628:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;  
 833              		.loc 1 628 3 is_stmt 1 view .LVU307
 629:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 834              		.loc 1 629 1 is_stmt 0 view .LVU308
 835 0008 0020     		movs	r0, #0
 836              	.LVL60:
 837              		.loc 1 629 1 view .LVU309
 838 000a 7047     		bx	lr
 839              		.cfi_endproc
 840              	.LFE151:
 842              		.section	.text.FMC_NAND_ECC_Disable,"ax",%progbits
 843              		.align	1
 844              		.global	FMC_NAND_ECC_Disable
 845              		.syntax unified
 846              		.thumb
 847              		.thumb_func
 848              		.fpu fpv5-d16
 850              	FMC_NAND_ECC_Disable:
 851              	.LVL61:
 852              	.LFB152:
 630:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 631:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 632:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 633:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Disables dynamically FMC_NAND ECC feature.
 634:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 635:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank NAND bank number
 636:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 637:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */  
 638:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_ECC_Disable(FMC_NAND_TypeDef *Device, uint32_t Bank)  
 639:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {  
ARM GAS  /tmp/ccx6ZngJ.s 			page 28


 853              		.loc 1 639 1 is_stmt 1 view -0
 854              		.cfi_startproc
 855              		@ args = 0, pretend = 0, frame = 0
 856              		@ frame_needed = 0, uses_anonymous_args = 0
 857              		@ link register save eliminated.
 640:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */ 
 641:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device)); 
 858              		.loc 1 641 3 view .LVU311
 642:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 859              		.loc 1 642 3 view .LVU312
 643:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 644:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Disable ECC feature */
 645:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->PCR &= ~FMC_PCR_ECCEN;
 860              		.loc 1 645 5 view .LVU313
 861              		.loc 1 645 17 is_stmt 0 view .LVU314
 862 0000 0368     		ldr	r3, [r0]
 863 0002 23F04003 		bic	r3, r3, #64
 864 0006 0360     		str	r3, [r0]
 646:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 647:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;  
 865              		.loc 1 647 3 is_stmt 1 view .LVU315
 648:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 866              		.loc 1 648 1 is_stmt 0 view .LVU316
 867 0008 0020     		movs	r0, #0
 868              	.LVL62:
 869              		.loc 1 648 1 view .LVU317
 870 000a 7047     		bx	lr
 871              		.cfi_endproc
 872              	.LFE152:
 874              		.section	.text.FMC_NAND_GetECC,"ax",%progbits
 875              		.align	1
 876              		.global	FMC_NAND_GetECC
 877              		.syntax unified
 878              		.thumb
 879              		.thumb_func
 880              		.fpu fpv5-d16
 882              	FMC_NAND_GetECC:
 883              	.LVL63:
 884              	.LFB153:
 649:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 650:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 651:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Disables dynamically FMC_NAND ECC feature.
 652:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 653:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  ECCval Pointer to ECC value
 654:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank NAND bank number
 655:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Timeout Timeout wait value  
 656:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 657:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 658:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_GetECC(FMC_NAND_TypeDef *Device, uint32_t *ECCval, uint32_t Bank, uint32
 659:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 885              		.loc 1 659 1 is_stmt 1 view -0
 886              		.cfi_startproc
 887              		@ args = 0, pretend = 0, frame = 0
 888              		@ frame_needed = 0, uses_anonymous_args = 0
 889              		.loc 1 659 1 is_stmt 0 view .LVU319
 890 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 891              	.LCFI12:
ARM GAS  /tmp/ccx6ZngJ.s 			page 29


 892              		.cfi_def_cfa_offset 24
 893              		.cfi_offset 3, -24
 894              		.cfi_offset 4, -20
 895              		.cfi_offset 5, -16
 896              		.cfi_offset 6, -12
 897              		.cfi_offset 7, -8
 898              		.cfi_offset 14, -4
 899 0002 0446     		mov	r4, r0
 900 0004 0E46     		mov	r6, r1
 901 0006 1D46     		mov	r5, r3
 660:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   uint32_t tickstart = 0;
 902              		.loc 1 660 3 is_stmt 1 view .LVU320
 903              	.LVL64:
 661:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 662:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */ 
 663:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device)); 
 904              		.loc 1 663 3 view .LVU321
 664:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 905              		.loc 1 664 3 view .LVU322
 665:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 666:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Get tick */ 
 667:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tickstart = HAL_GetTick();
 906              		.loc 1 667 3 view .LVU323
 907              		.loc 1 667 15 is_stmt 0 view .LVU324
 908 0008 FFF7FEFF 		bl	HAL_GetTick
 909              	.LVL65:
 910              		.loc 1 667 15 view .LVU325
 911 000c 0746     		mov	r7, r0
 912              	.LVL66:
 668:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 669:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Wait until FIFO is empty */
 670:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   while(__FMC_NAND_GET_FLAG(Device, Bank, FMC_FLAG_FEMPT) == RESET)
 913              		.loc 1 670 3 is_stmt 1 view .LVU326
 914              	.L40:
 915              		.loc 1 670 8 view .LVU327
 916              		.loc 1 670 9 is_stmt 0 view .LVU328
 917 000e 6268     		ldr	r2, [r4, #4]
 918              		.loc 1 670 8 view .LVU329
 919 0010 12F0400F 		tst	r2, #64
 920 0014 0AD1     		bne	.L45
 671:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
 672:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     /* Check for the Timeout */
 673:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     if(Timeout != HAL_MAX_DELAY)
 921              		.loc 1 673 5 is_stmt 1 view .LVU330
 922              		.loc 1 673 7 is_stmt 0 view .LVU331
 923 0016 B5F1FF3F 		cmp	r5, #-1
 924 001a F8D0     		beq	.L40
 674:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     {
 675:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****       if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 925              		.loc 1 675 7 is_stmt 1 view .LVU332
 926              		.loc 1 675 9 is_stmt 0 view .LVU333
 927 001c 25B1     		cbz	r5, .L41
 928              		.loc 1 675 28 discriminator 1 view .LVU334
 929 001e FFF7FEFF 		bl	HAL_GetTick
 930              	.LVL67:
 931              		.loc 1 675 42 discriminator 1 view .LVU335
 932 0022 C01B     		subs	r0, r0, r7
ARM GAS  /tmp/ccx6ZngJ.s 			page 30


 933              		.loc 1 675 24 discriminator 1 view .LVU336
 934 0024 A842     		cmp	r0, r5
 935 0026 F2D9     		bls	.L40
 936              	.L41:
 676:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****       {
 677:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****         return HAL_TIMEOUT;
 937              		.loc 1 677 9 is_stmt 1 view .LVU337
 938              		.loc 1 677 16 is_stmt 0 view .LVU338
 939 0028 0320     		movs	r0, #3
 940 002a 02E0     		b	.L42
 941              	.L45:
 678:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****       }
 679:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     }  
 680:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 681:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****  
 682:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Get the ECCR register value */
 683:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *ECCval = (uint32_t)Device->ECCR;
 942              		.loc 1 683 3 is_stmt 1 view .LVU339
 943              		.loc 1 683 29 is_stmt 0 view .LVU340
 944 002c 6369     		ldr	r3, [r4, #20]
 945              		.loc 1 683 11 view .LVU341
 946 002e 3360     		str	r3, [r6]
 684:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 685:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;  
 947              		.loc 1 685 3 is_stmt 1 view .LVU342
 948              		.loc 1 685 10 is_stmt 0 view .LVU343
 949 0030 0020     		movs	r0, #0
 950              	.L42:
 686:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 951              		.loc 1 686 1 view .LVU344
 952 0032 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 953              		.loc 1 686 1 view .LVU345
 954              		.cfi_endproc
 955              	.LFE153:
 957              		.section	.text.FMC_SDRAM_Init,"ax",%progbits
 958              		.align	1
 959              		.global	FMC_SDRAM_Init
 960              		.syntax unified
 961              		.thumb
 962              		.thumb_func
 963              		.fpu fpv5-d16
 965              	FMC_SDRAM_Init:
 966              	.LVL68:
 967              	.LFB154:
 687:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 688:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 689:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @}
 690:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 691:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 692:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 693:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @}
 694:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 695:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 696:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /** @defgroup FMC_LL_SDRAM
 697:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief    SDRAM Controller functions 
 698:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *
 699:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   @verbatim 
ARM GAS  /tmp/ccx6ZngJ.s 			page 31


 700:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 701:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                      ##### How to use SDRAM device driver #####
 702:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 703:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   [..] 
 704:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     This driver contains a set of APIs to interface with the FMC SDRAM banks in order
 705:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     to run the SDRAM external devices.
 706:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 707:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC SDRAM bank reset using the function FMC_SDRAM_DeInit() 
 708:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC SDRAM bank control configuration using the function FMC_SDRAM_Init()
 709:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC SDRAM bank timing configuration using the function FMC_SDRAM_Timing_Init()
 710:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC SDRAM bank enable/disable write operation using the functions
 711:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****         FMC_SDRAM_WriteOperation_Enable()/FMC_SDRAM_WriteOperation_Disable()   
 712:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC SDRAM bank send command using the function FMC_SDRAM_SendCommand()      
 713:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****        
 714:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @endverbatim
 715:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @{
 716:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 717:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****          
 718:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /** @addtogroup FMC_LL_SDRAM_Private_Functions_Group1
 719:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *  @brief    Initialization and Configuration functions 
 720:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *
 721:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @verbatim    
 722:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 723:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****               ##### Initialization and de_initialization functions #####
 724:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 725:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   [..]  
 726:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     This section provides functions allowing to:
 727:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) Initialize and configure the FMC SDRAM interface
 728:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) De-initialize the FMC SDRAM interface 
 729:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) Configure the FMC clock and associated GPIOs
 730:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****         
 731:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @endverbatim
 732:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @{
 733:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 734:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 735:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 736:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Initializes the FMC_SDRAM device according to the specified
 737:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *         control parameters in the FMC_SDRAM_InitTypeDef
 738:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance
 739:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Init Pointer to SDRAM Initialization structure   
 740:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 741:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 742:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
 743:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 968              		.loc 1 743 1 is_stmt 1 view -0
 969              		.cfi_startproc
 970              		@ args = 0, pretend = 0, frame = 0
 971              		@ frame_needed = 0, uses_anonymous_args = 0
 972              		@ link register save eliminated.
 973              		.loc 1 743 1 is_stmt 0 view .LVU347
 974 0000 30B4     		push	{r4, r5}
 975              	.LCFI13:
 976              		.cfi_def_cfa_offset 8
 977              		.cfi_offset 4, -8
 978              		.cfi_offset 5, -4
 744:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   uint32_t tmpr1 = 0;
 979              		.loc 1 744 3 is_stmt 1 view .LVU348
ARM GAS  /tmp/ccx6ZngJ.s 			page 32


 980              	.LVL69:
 745:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   uint32_t tmpr2 = 0;
 981              		.loc 1 745 3 view .LVU349
 746:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 747:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 748:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 982              		.loc 1 748 3 view .LVU350
 749:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(Init->SDBank));
 983              		.loc 1 749 3 view .LVU351
 750:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_COLUMNBITS_NUMBER(Init->ColumnBitsNumber));
 984              		.loc 1 750 3 view .LVU352
 751:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_ROWBITS_NUMBER(Init->RowBitsNumber));
 985              		.loc 1 751 3 view .LVU353
 752:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDMEMORY_WIDTH(Init->MemoryDataWidth));
 986              		.loc 1 752 3 view .LVU354
 753:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_INTERNALBANK_NUMBER(Init->InternalBankNumber));
 987              		.loc 1 753 3 view .LVU355
 754:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_CAS_LATENCY(Init->CASLatency));
 988              		.loc 1 754 3 view .LVU356
 755:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_WRITE_PROTECTION(Init->WriteProtection));
 989              		.loc 1 755 3 view .LVU357
 756:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
 990              		.loc 1 756 3 view .LVU358
 757:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
 991              		.loc 1 757 3 view .LVU359
 758:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   
 992              		.loc 1 758 3 view .LVU360
 759:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 760:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Set SDRAM bank configuration parameters */
 761:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   if (Init->SDBank != FMC_SDRAM_BANK2) 
 993              		.loc 1 761 3 view .LVU361
 994              		.loc 1 761 11 is_stmt 0 view .LVU362
 995 0002 0B68     		ldr	r3, [r1]
 996              		.loc 1 761 6 view .LVU363
 997 0004 012B     		cmp	r3, #1
 998 0006 18D0     		beq	.L47
 762:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
 763:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 999              		.loc 1 763 5 is_stmt 1 view .LVU364
 1000              		.loc 1 763 11 is_stmt 0 view .LVU365
 1001 0008 0368     		ldr	r3, [r0]
 1002              	.LVL70:
 764:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 765:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
 766:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 1003              		.loc 1 766 5 is_stmt 1 view .LVU366
 1004              		.loc 1 766 11 is_stmt 0 view .LVU367
 1005 000a 194A     		ldr	r2, .L50
 1006 000c 1A40     		ands	r2, r2, r3
 1007              	.LVL71:
 767:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                           FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
 768:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                           FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 769:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 770:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 1008              		.loc 1 770 5 is_stmt 1 view .LVU368
 1009              		.loc 1 770 29 is_stmt 0 view .LVU369
 1010 000e 4B68     		ldr	r3, [r1, #4]
ARM GAS  /tmp/ccx6ZngJ.s 			page 33


 771:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->RowBitsNumber      |\
 1011              		.loc 1 771 29 view .LVU370
 1012 0010 8C68     		ldr	r4, [r1, #8]
 770:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->RowBitsNumber      |\
 1013              		.loc 1 770 50 view .LVU371
 1014 0012 2343     		orrs	r3, r3, r4
 772:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->MemoryDataWidth    |\
 1015              		.loc 1 772 29 view .LVU372
 1016 0014 CC68     		ldr	r4, [r1, #12]
 771:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->RowBitsNumber      |\
 1017              		.loc 1 771 50 view .LVU373
 1018 0016 2343     		orrs	r3, r3, r4
 773:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->InternalBankNumber |\
 1019              		.loc 1 773 29 view .LVU374
 1020 0018 0C69     		ldr	r4, [r1, #16]
 772:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->MemoryDataWidth    |\
 1021              		.loc 1 772 50 view .LVU375
 1022 001a 2343     		orrs	r3, r3, r4
 774:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->CASLatency         |\
 1023              		.loc 1 774 29 view .LVU376
 1024 001c 4C69     		ldr	r4, [r1, #20]
 773:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->InternalBankNumber |\
 1025              		.loc 1 773 50 view .LVU377
 1026 001e 2343     		orrs	r3, r3, r4
 775:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->WriteProtection    |\
 1027              		.loc 1 775 29 view .LVU378
 1028 0020 8C69     		ldr	r4, [r1, #24]
 774:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->CASLatency         |\
 1029              		.loc 1 774 50 view .LVU379
 1030 0022 2343     		orrs	r3, r3, r4
 776:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->SDClockPeriod      |\
 1031              		.loc 1 776 29 view .LVU380
 1032 0024 CC69     		ldr	r4, [r1, #28]
 775:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->WriteProtection    |\
 1033              		.loc 1 775 50 view .LVU381
 1034 0026 2343     		orrs	r3, r3, r4
 777:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->ReadBurst          |\
 1035              		.loc 1 777 29 view .LVU382
 1036 0028 0C6A     		ldr	r4, [r1, #32]
 776:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->SDClockPeriod      |\
 1037              		.loc 1 776 50 view .LVU383
 1038 002a 2343     		orrs	r3, r3, r4
 778:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->ReadPipeDelay
 1039              		.loc 1 778 29 view .LVU384
 1040 002c 496A     		ldr	r1, [r1, #36]
 1041              	.LVL72:
 777:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->ReadBurst          |\
 1042              		.loc 1 777 50 view .LVU385
 1043 002e 0B43     		orrs	r3, r3, r1
 770:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->RowBitsNumber      |\
 1044              		.loc 1 770 11 view .LVU386
 1045 0030 1343     		orrs	r3, r3, r2
 1046              	.LVL73:
 779:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         );                                      
 780:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 1047              		.loc 1 780 5 is_stmt 1 view .LVU387
 1048              		.loc 1 780 35 is_stmt 0 view .LVU388
ARM GAS  /tmp/ccx6ZngJ.s 			page 34


 1049 0032 0360     		str	r3, [r0]
 1050              	.LVL74:
 1051              	.L48:
 781:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 782:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   else /* FMC_Bank2_SDRAM */                      
 783:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
 784:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 785:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 786:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     /* Clear SDCLK, RBURST, and RPIPE bits */
 787:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 788:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 789:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 790:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->ReadBurst          |\
 791:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->ReadPipeDelay);
 792:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 793:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
 794:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 795:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
 796:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 797:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                           FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
 798:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                           FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 799:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 800:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 801:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        Init->RowBitsNumber       |\
 802:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        Init->MemoryDataWidth     |\
 803:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        Init->InternalBankNumber  |\
 804:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        Init->CASLatency          |\
 805:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        Init->WriteProtection);
 806:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 807:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 808:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 809:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 810:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 811:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;
 1052              		.loc 1 811 3 is_stmt 1 view .LVU389
 812:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 1053              		.loc 1 812 1 is_stmt 0 view .LVU390
 1054 0034 0020     		movs	r0, #0
 1055              	.LVL75:
 1056              		.loc 1 812 1 view .LVU391
 1057 0036 30BC     		pop	{r4, r5}
 1058              	.LCFI14:
 1059              		.cfi_remember_state
 1060              		.cfi_restore 5
 1061              		.cfi_restore 4
 1062              		.cfi_def_cfa_offset 0
 1063 0038 7047     		bx	lr
 1064              	.LVL76:
 1065              	.L47:
 1066              	.LCFI15:
 1067              		.cfi_restore_state
 784:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 1068              		.loc 1 784 5 is_stmt 1 view .LVU392
 784:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 1069              		.loc 1 784 11 is_stmt 0 view .LVU393
 1070 003a 0468     		ldr	r4, [r0]
 1071              	.LVL77:
ARM GAS  /tmp/ccx6ZngJ.s 			page 35


 787:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 1072              		.loc 1 787 5 is_stmt 1 view .LVU394
 787:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 1073              		.loc 1 787 11 is_stmt 0 view .LVU395
 1074 003c 24F4F844 		bic	r4, r4, #31744
 1075              	.LVL78:
 789:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->ReadBurst          |\
 1076              		.loc 1 789 5 is_stmt 1 view .LVU396
 789:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->ReadBurst          |\
 1077              		.loc 1 789 29 is_stmt 0 view .LVU397
 1078 0040 CB69     		ldr	r3, [r1, #28]
 790:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->ReadPipeDelay);
 1079              		.loc 1 790 29 view .LVU398
 1080 0042 0A6A     		ldr	r2, [r1, #32]
 789:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->ReadBurst          |\
 1081              		.loc 1 789 50 view .LVU399
 1082 0044 1A43     		orrs	r2, r2, r3
 791:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 1083              		.loc 1 791 29 view .LVU400
 1084 0046 4B6A     		ldr	r3, [r1, #36]
 790:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->ReadPipeDelay);
 1085              		.loc 1 790 50 view .LVU401
 1086 0048 1A43     		orrs	r2, r2, r3
 789:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->ReadBurst          |\
 1087              		.loc 1 789 11 view .LVU402
 1088 004a 2243     		orrs	r2, r2, r4
 1089              	.LVL79:
 793:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 1090              		.loc 1 793 5 is_stmt 1 view .LVU403
 793:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 1091              		.loc 1 793 11 is_stmt 0 view .LVU404
 1092 004c 4368     		ldr	r3, [r0, #4]
 1093              	.LVL80:
 796:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                           FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
 1094              		.loc 1 796 5 is_stmt 1 view .LVU405
 796:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                           FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
 1095              		.loc 1 796 11 is_stmt 0 view .LVU406
 1096 004e 084C     		ldr	r4, .L50
 1097 0050 1C40     		ands	r4, r4, r3
 1098              	.LVL81:
 800:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        Init->RowBitsNumber       |\
 1099              		.loc 1 800 5 is_stmt 1 view .LVU407
 800:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        Init->RowBitsNumber       |\
 1100              		.loc 1 800 29 is_stmt 0 view .LVU408
 1101 0052 4B68     		ldr	r3, [r1, #4]
 801:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        Init->MemoryDataWidth     |\
 1102              		.loc 1 801 28 view .LVU409
 1103 0054 8D68     		ldr	r5, [r1, #8]
 800:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        Init->RowBitsNumber       |\
 1104              		.loc 1 800 50 view .LVU410
 1105 0056 2B43     		orrs	r3, r3, r5
 802:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        Init->InternalBankNumber  |\
 1106              		.loc 1 802 28 view .LVU411
 1107 0058 CD68     		ldr	r5, [r1, #12]
 801:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        Init->MemoryDataWidth     |\
 1108              		.loc 1 801 50 view .LVU412
 1109 005a 2B43     		orrs	r3, r3, r5
ARM GAS  /tmp/ccx6ZngJ.s 			page 36


 803:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        Init->CASLatency          |\
 1110              		.loc 1 803 28 view .LVU413
 1111 005c 0D69     		ldr	r5, [r1, #16]
 802:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        Init->InternalBankNumber  |\
 1112              		.loc 1 802 50 view .LVU414
 1113 005e 2B43     		orrs	r3, r3, r5
 804:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        Init->WriteProtection);
 1114              		.loc 1 804 28 view .LVU415
 1115 0060 4D69     		ldr	r5, [r1, #20]
 803:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        Init->CASLatency          |\
 1116              		.loc 1 803 50 view .LVU416
 1117 0062 2B43     		orrs	r3, r3, r5
 805:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 1118              		.loc 1 805 28 view .LVU417
 1119 0064 8969     		ldr	r1, [r1, #24]
 1120              	.LVL82:
 804:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        Init->WriteProtection);
 1121              		.loc 1 804 50 view .LVU418
 1122 0066 0B43     		orrs	r3, r3, r1
 800:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        Init->RowBitsNumber       |\
 1123              		.loc 1 800 11 view .LVU419
 1124 0068 2343     		orrs	r3, r3, r4
 1125              	.LVL83:
 807:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 1126              		.loc 1 807 5 is_stmt 1 view .LVU420
 807:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 1127              		.loc 1 807 35 is_stmt 0 view .LVU421
 1128 006a 0260     		str	r2, [r0]
 808:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 1129              		.loc 1 808 5 is_stmt 1 view .LVU422
 808:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 1130              		.loc 1 808 35 is_stmt 0 view .LVU423
 1131 006c 4360     		str	r3, [r0, #4]
 1132 006e E1E7     		b	.L48
 1133              	.L51:
 1134              		.align	2
 1135              	.L50:
 1136 0070 0080FFFF 		.word	-32768
 1137              		.cfi_endproc
 1138              	.LFE154:
 1140              		.section	.text.FMC_SDRAM_Timing_Init,"ax",%progbits
 1141              		.align	1
 1142              		.global	FMC_SDRAM_Timing_Init
 1143              		.syntax unified
 1144              		.thumb
 1145              		.thumb_func
 1146              		.fpu fpv5-d16
 1148              	FMC_SDRAM_Timing_Init:
 1149              	.LVL84:
 1150              	.LFB155:
 813:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 814:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 815:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 816:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Initializes the FMC_SDRAM device timing according to the specified
 817:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *         parameters in the FMC_SDRAM_TimingTypeDef
 818:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance
 819:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Timing Pointer to SDRAM Timing structure
ARM GAS  /tmp/ccx6ZngJ.s 			page 37


 820:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank SDRAM bank number   
 821:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 822:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 823:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing,
 824:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 1151              		.loc 1 824 1 is_stmt 1 view -0
 1152              		.cfi_startproc
 1153              		@ args = 0, pretend = 0, frame = 0
 1154              		@ frame_needed = 0, uses_anonymous_args = 0
 1155              		@ link register save eliminated.
 1156              		.loc 1 824 1 is_stmt 0 view .LVU425
 1157 0000 30B4     		push	{r4, r5}
 1158              	.LCFI16:
 1159              		.cfi_def_cfa_offset 8
 1160              		.cfi_offset 4, -8
 1161              		.cfi_offset 5, -4
 825:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   uint32_t tmpr1 = 0;
 1162              		.loc 1 825 3 is_stmt 1 view .LVU426
 1163              	.LVL85:
 826:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   uint32_t tmpr2 = 0;
 1164              		.loc 1 826 3 view .LVU427
 827:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 828:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 829:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 1165              		.loc 1 829 3 view .LVU428
 830:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_LOADTOACTIVE_DELAY(Timing->LoadToActiveDelay));
 1166              		.loc 1 830 3 view .LVU429
 831:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_EXITSELFREFRESH_DELAY(Timing->ExitSelfRefreshDelay));
 1167              		.loc 1 831 3 view .LVU430
 832:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SELFREFRESH_TIME(Timing->SelfRefreshTime));
 1168              		.loc 1 832 3 view .LVU431
 833:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_ROWCYCLE_DELAY(Timing->RowCycleDelay));
 1169              		.loc 1 833 3 view .LVU432
 834:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_WRITE_RECOVERY_TIME(Timing->WriteRecoveryTime));
 1170              		.loc 1 834 3 view .LVU433
 835:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
 1171              		.loc 1 835 3 view .LVU434
 836:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
 1172              		.loc 1 836 3 view .LVU435
 837:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(Bank));
 1173              		.loc 1 837 3 view .LVU436
 838:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 839:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Set SDRAM device timing parameters */ 
 840:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   if (Bank != FMC_SDRAM_BANK2) 
 1174              		.loc 1 840 3 view .LVU437
 1175              		.loc 1 840 6 is_stmt 0 view .LVU438
 1176 0002 012A     		cmp	r2, #1
 1177 0004 21D0     		beq	.L53
 841:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
 842:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 1178              		.loc 1 842 5 is_stmt 1 view .LVU439
 1179              		.loc 1 842 11 is_stmt 0 view .LVU440
 1180 0006 8268     		ldr	r2, [r0, #8]
 1181              	.LVL86:
 843:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 844:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
 845:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
ARM GAS  /tmp/ccx6ZngJ.s 			page 38


 1182              		.loc 1 845 5 is_stmt 1 view .LVU441
 1183              		.loc 1 845 11 is_stmt 0 view .LVU442
 1184 0008 02F07042 		and	r2, r2, #-268435456
 1185              	.LVL87:
 846:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                           FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
 847:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                           FMC_SDTR1_TRCD));
 848:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 849:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 1186              		.loc 1 849 5 is_stmt 1 view .LVU443
 1187              		.loc 1 849 33 is_stmt 0 view .LVU444
 1188 000c 0B68     		ldr	r3, [r1]
 1189              		.loc 1 849 53 view .LVU445
 1190 000e 013B     		subs	r3, r3, #1
 850:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 1191              		.loc 1 850 33 view .LVU446
 1192 0010 4C68     		ldr	r4, [r1, #4]
 1193              		.loc 1 850 56 view .LVU447
 1194 0012 013C     		subs	r4, r4, #1
 849:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 1195              		.loc 1 849 67 view .LVU448
 1196 0014 43EA0413 		orr	r3, r3, r4, lsl #4
 851:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->SelfRefreshTime)-1) << 8)      |\
 1197              		.loc 1 851 33 view .LVU449
 1198 0018 8C68     		ldr	r4, [r1, #8]
 1199              		.loc 1 851 51 view .LVU450
 1200 001a 013C     		subs	r4, r4, #1
 850:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 1201              		.loc 1 850 66 view .LVU451
 1202 001c 43EA0423 		orr	r3, r3, r4, lsl #8
 852:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->RowCycleDelay)-1) << 12)       |\
 1203              		.loc 1 852 33 view .LVU452
 1204 0020 CC68     		ldr	r4, [r1, #12]
 1205              		.loc 1 852 49 view .LVU453
 1206 0022 013C     		subs	r4, r4, #1
 851:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->SelfRefreshTime)-1) << 8)      |\
 1207              		.loc 1 851 66 view .LVU454
 1208 0024 43EA0433 		orr	r3, r3, r4, lsl #12
 853:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->WriteRecoveryTime)-1) <<16)    |\
 1209              		.loc 1 853 33 view .LVU455
 1210 0028 0C69     		ldr	r4, [r1, #16]
 1211              		.loc 1 853 53 view .LVU456
 1212 002a 013C     		subs	r4, r4, #1
 852:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->RowCycleDelay)-1) << 12)       |\
 1213              		.loc 1 852 66 view .LVU457
 1214 002c 43EA0443 		orr	r3, r3, r4, lsl #16
 854:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->RPDelay)-1) << 20)             |\
 1215              		.loc 1 854 33 view .LVU458
 1216 0030 4C69     		ldr	r4, [r1, #20]
 1217              		.loc 1 854 43 view .LVU459
 1218 0032 013C     		subs	r4, r4, #1
 853:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->WriteRecoveryTime)-1) <<16)    |\
 1219              		.loc 1 853 66 view .LVU460
 1220 0034 43EA0453 		orr	r3, r3, r4, lsl #20
 855:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->RCDDelay)-1) << 24));
 1221              		.loc 1 855 33 view .LVU461
 1222 0038 8969     		ldr	r1, [r1, #24]
 1223              	.LVL88:
ARM GAS  /tmp/ccx6ZngJ.s 			page 39


 1224              		.loc 1 855 44 view .LVU462
 1225 003a 0139     		subs	r1, r1, #1
 849:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 1226              		.loc 1 849 14 view .LVU463
 1227 003c 43EA0163 		orr	r3, r3, r1, lsl #24
 849:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 1228              		.loc 1 849 11 view .LVU464
 1229 0040 1343     		orrs	r3, r3, r2
 1230              	.LVL89:
 856:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 1231              		.loc 1 856 5 is_stmt 1 view .LVU465
 1232              		.loc 1 856 35 is_stmt 0 view .LVU466
 1233 0042 8360     		str	r3, [r0, #8]
 1234              	.LVL90:
 1235              	.L54:
 857:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 858:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   else /* FMC_Bank2_SDRAM */
 859:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
 860:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 861:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 862:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     /* Clear TRC and TRP bits */
 863:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 864:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 865:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
 866:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         (((Timing->RPDelay)-1) << 20)); 
 867:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 868:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr2 = Device->SDTR[FMC_SDRAM_BANK2];
 869:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 870:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
 871:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 872:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                           FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
 873:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                           FMC_SDTR1_TRCD));
 874:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 875:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 876:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 877:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->SelfRefreshTime)-1) << 8)       |\
 878:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->WriteRecoveryTime)-1) <<16)     |\
 879:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->RCDDelay)-1) << 24));   
 880:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 881:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 882:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 883:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 884:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 885:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;
 1236              		.loc 1 885 3 is_stmt 1 view .LVU467
 886:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 1237              		.loc 1 886 1 is_stmt 0 view .LVU468
 1238 0044 0020     		movs	r0, #0
 1239              	.LVL91:
 1240              		.loc 1 886 1 view .LVU469
 1241 0046 30BC     		pop	{r4, r5}
 1242              	.LCFI17:
 1243              		.cfi_remember_state
 1244              		.cfi_restore 5
 1245              		.cfi_restore 4
 1246              		.cfi_def_cfa_offset 0
 1247 0048 7047     		bx	lr
ARM GAS  /tmp/ccx6ZngJ.s 			page 40


 1248              	.LVL92:
 1249              	.L53:
 1250              	.LCFI18:
 1251              		.cfi_restore_state
 860:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 1252              		.loc 1 860 5 is_stmt 1 view .LVU470
 860:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 1253              		.loc 1 860 11 is_stmt 0 view .LVU471
 1254 004a 8368     		ldr	r3, [r0, #8]
 1255              	.LVL93:
 863:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 1256              		.loc 1 863 5 is_stmt 1 view .LVU472
 863:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 1257              		.loc 1 863 11 is_stmt 0 view .LVU473
 1258 004c 114C     		ldr	r4, .L56
 1259 004e 1C40     		ands	r4, r4, r3
 1260              	.LVL94:
 865:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         (((Timing->RPDelay)-1) << 20)); 
 1261              		.loc 1 865 5 is_stmt 1 view .LVU474
 865:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         (((Timing->RPDelay)-1) << 20)); 
 1262              		.loc 1 865 34 is_stmt 0 view .LVU475
 1263 0050 CA68     		ldr	r2, [r1, #12]
 1264              	.LVL95:
 865:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         (((Timing->RPDelay)-1) << 20)); 
 1265              		.loc 1 865 50 view .LVU476
 1266 0052 551E     		subs	r5, r2, #1
 866:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 1267              		.loc 1 866 34 view .LVU477
 1268 0054 4B69     		ldr	r3, [r1, #20]
 866:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 1269              		.loc 1 866 44 view .LVU478
 1270 0056 5A1E     		subs	r2, r3, #1
 866:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 1271              		.loc 1 866 48 view .LVU479
 1272 0058 1205     		lsls	r2, r2, #20
 865:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         (((Timing->RPDelay)-1) << 20)); 
 1273              		.loc 1 865 14 view .LVU480
 1274 005a 42EA0532 		orr	r2, r2, r5, lsl #12
 865:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         (((Timing->RPDelay)-1) << 20)); 
 1275              		.loc 1 865 11 view .LVU481
 1276 005e 2243     		orrs	r2, r2, r4
 1277              	.LVL96:
 868:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 1278              		.loc 1 868 5 is_stmt 1 view .LVU482
 868:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 1279              		.loc 1 868 11 is_stmt 0 view .LVU483
 1280 0060 C468     		ldr	r4, [r0, #12]
 1281              	.LVL97:
 871:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                           FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
 1282              		.loc 1 871 5 is_stmt 1 view .LVU484
 871:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                           FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
 1283              		.loc 1 871 11 is_stmt 0 view .LVU485
 1284 0062 04F07044 		and	r4, r4, #-268435456
 1285              	.LVL98:
 875:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 1286              		.loc 1 875 5 is_stmt 1 view .LVU486
 875:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
ARM GAS  /tmp/ccx6ZngJ.s 			page 41


 1287              		.loc 1 875 33 is_stmt 0 view .LVU487
 1288 0066 0B68     		ldr	r3, [r1]
 875:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 1289              		.loc 1 875 53 view .LVU488
 1290 0068 013B     		subs	r3, r3, #1
 876:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->SelfRefreshTime)-1) << 8)       |\
 1291              		.loc 1 876 33 view .LVU489
 1292 006a 4D68     		ldr	r5, [r1, #4]
 876:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->SelfRefreshTime)-1) << 8)       |\
 1293              		.loc 1 876 56 view .LVU490
 1294 006c 013D     		subs	r5, r5, #1
 875:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 1295              		.loc 1 875 67 view .LVU491
 1296 006e 43EA0513 		orr	r3, r3, r5, lsl #4
 877:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->WriteRecoveryTime)-1) <<16)     |\
 1297              		.loc 1 877 33 view .LVU492
 1298 0072 8D68     		ldr	r5, [r1, #8]
 877:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->WriteRecoveryTime)-1) <<16)     |\
 1299              		.loc 1 877 51 view .LVU493
 1300 0074 013D     		subs	r5, r5, #1
 876:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->SelfRefreshTime)-1) << 8)       |\
 1301              		.loc 1 876 67 view .LVU494
 1302 0076 43EA0523 		orr	r3, r3, r5, lsl #8
 878:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->RCDDelay)-1) << 24));   
 1303              		.loc 1 878 33 view .LVU495
 1304 007a 0D69     		ldr	r5, [r1, #16]
 878:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->RCDDelay)-1) << 24));   
 1305              		.loc 1 878 53 view .LVU496
 1306 007c 013D     		subs	r5, r5, #1
 877:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->WriteRecoveryTime)-1) <<16)     |\
 1307              		.loc 1 877 67 view .LVU497
 1308 007e 43EA0543 		orr	r3, r3, r5, lsl #16
 879:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 1309              		.loc 1 879 33 view .LVU498
 1310 0082 8969     		ldr	r1, [r1, #24]
 1311              	.LVL99:
 879:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 1312              		.loc 1 879 44 view .LVU499
 1313 0084 0139     		subs	r1, r1, #1
 875:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 1314              		.loc 1 875 14 view .LVU500
 1315 0086 43EA0163 		orr	r3, r3, r1, lsl #24
 875:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 1316              		.loc 1 875 11 view .LVU501
 1317 008a 2343     		orrs	r3, r3, r4
 1318              	.LVL100:
 881:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 1319              		.loc 1 881 5 is_stmt 1 view .LVU502
 881:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 1320              		.loc 1 881 35 is_stmt 0 view .LVU503
 1321 008c 8260     		str	r2, [r0, #8]
 882:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 1322              		.loc 1 882 5 is_stmt 1 view .LVU504
 882:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 1323              		.loc 1 882 35 is_stmt 0 view .LVU505
 1324 008e C360     		str	r3, [r0, #12]
 1325 0090 D8E7     		b	.L54
ARM GAS  /tmp/ccx6ZngJ.s 			page 42


 1326              	.L57:
 1327 0092 00BF     		.align	2
 1328              	.L56:
 1329 0094 FF0F0FFF 		.word	-15790081
 1330              		.cfi_endproc
 1331              	.LFE155:
 1333              		.section	.text.FMC_SDRAM_DeInit,"ax",%progbits
 1334              		.align	1
 1335              		.global	FMC_SDRAM_DeInit
 1336              		.syntax unified
 1337              		.thumb
 1338              		.thumb_func
 1339              		.fpu fpv5-d16
 1341              	FMC_SDRAM_DeInit:
 1342              	.LVL101:
 1343              	.LFB156:
 887:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 888:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 889:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  DeInitializes the FMC_SDRAM peripheral 
 890:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance
 891:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 892:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 893:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_DeInit(FMC_SDRAM_TypeDef *Device, uint32_t Bank)
 894:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 1344              		.loc 1 894 1 is_stmt 1 view -0
 1345              		.cfi_startproc
 1346              		@ args = 0, pretend = 0, frame = 0
 1347              		@ frame_needed = 0, uses_anonymous_args = 0
 1348              		@ link register save eliminated.
 1349              		.loc 1 894 1 is_stmt 0 view .LVU507
 1350 0000 0346     		mov	r3, r0
 895:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 896:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 1351              		.loc 1 896 3 is_stmt 1 view .LVU508
 897:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(Bank));
 1352              		.loc 1 897 3 view .LVU509
 898:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 899:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* De-initialize the SDRAM device */
 900:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   Device->SDCR[Bank] = 0x000002D0;
 1353              		.loc 1 900 3 view .LVU510
 1354              		.loc 1 900 22 is_stmt 0 view .LVU511
 1355 0002 4FF43472 		mov	r2, #720
 1356 0006 40F82120 		str	r2, [r0, r1, lsl #2]
 901:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   Device->SDTR[Bank] = 0x0FFFFFFF;    
 1357              		.loc 1 901 3 is_stmt 1 view .LVU512
 1358              		.loc 1 901 22 is_stmt 0 view .LVU513
 1359 000a 0231     		adds	r1, r1, #2
 1360              	.LVL102:
 1361              		.loc 1 901 22 view .LVU514
 1362 000c 6FF07042 		mvn	r2, #-268435456
 1363 0010 40F82120 		str	r2, [r0, r1, lsl #2]
 902:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   Device->SDCMR      = 0x00000000;
 1364              		.loc 1 902 3 is_stmt 1 view .LVU515
 1365              		.loc 1 902 22 is_stmt 0 view .LVU516
 1366 0014 0020     		movs	r0, #0
 1367              	.LVL103:
 1368              		.loc 1 902 22 view .LVU517
ARM GAS  /tmp/ccx6ZngJ.s 			page 43


 1369 0016 1861     		str	r0, [r3, #16]
 903:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   Device->SDRTR      = 0x00000000;
 1370              		.loc 1 903 3 is_stmt 1 view .LVU518
 1371              		.loc 1 903 22 is_stmt 0 view .LVU519
 1372 0018 5861     		str	r0, [r3, #20]
 904:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   Device->SDSR       = 0x00000000;
 1373              		.loc 1 904 3 is_stmt 1 view .LVU520
 1374              		.loc 1 904 22 is_stmt 0 view .LVU521
 1375 001a 9861     		str	r0, [r3, #24]
 905:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 906:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;
 1376              		.loc 1 906 3 is_stmt 1 view .LVU522
 907:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 1377              		.loc 1 907 1 is_stmt 0 view .LVU523
 1378 001c 7047     		bx	lr
 1379              		.cfi_endproc
 1380              	.LFE156:
 1382              		.section	.text.FMC_SDRAM_WriteProtection_Enable,"ax",%progbits
 1383              		.align	1
 1384              		.global	FMC_SDRAM_WriteProtection_Enable
 1385              		.syntax unified
 1386              		.thumb
 1387              		.thumb_func
 1388              		.fpu fpv5-d16
 1390              	FMC_SDRAM_WriteProtection_Enable:
 1391              	.LVL104:
 1392              	.LFB157:
 908:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 909:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 910:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @}
 911:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 912:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 913:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /** @addtogroup FMC_LL_SDRAMPrivate_Functions_Group2
 914:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *  @brief   management functions 
 915:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *
 916:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @verbatim   
 917:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 918:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       ##### FMC_SDRAM Control functions #####
 919:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================  
 920:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   [..]
 921:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     This subsection provides a set of functions allowing to control dynamically
 922:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     the FMC SDRAM interface.
 923:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 924:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @endverbatim
 925:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @{
 926:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 927:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 928:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 929:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Enables dynamically FMC_SDRAM write protection.
 930:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance
 931:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank SDRAM bank number 
 932:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 933:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 934:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_WriteProtection_Enable(FMC_SDRAM_TypeDef *Device, uint32_t Bank)
 935:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** { 
 1393              		.loc 1 935 1 is_stmt 1 view -0
 1394              		.cfi_startproc
ARM GAS  /tmp/ccx6ZngJ.s 			page 44


 1395              		@ args = 0, pretend = 0, frame = 0
 1396              		@ frame_needed = 0, uses_anonymous_args = 0
 1397              		@ link register save eliminated.
 936:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 937:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 1398              		.loc 1 937 3 view .LVU525
 938:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(Bank));
 1399              		.loc 1 938 3 view .LVU526
 939:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 940:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Enable write protection */
 941:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   Device->SDCR[Bank] |= FMC_SDRAM_WRITE_PROTECTION_ENABLE;
 1400              		.loc 1 941 3 view .LVU527
 1401              		.loc 1 941 22 is_stmt 0 view .LVU528
 1402 0000 50F82130 		ldr	r3, [r0, r1, lsl #2]
 1403 0004 43F40073 		orr	r3, r3, #512
 1404 0008 40F82130 		str	r3, [r0, r1, lsl #2]
 942:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 943:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;  
 1405              		.loc 1 943 3 is_stmt 1 view .LVU529
 944:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 1406              		.loc 1 944 1 is_stmt 0 view .LVU530
 1407 000c 0020     		movs	r0, #0
 1408              	.LVL105:
 1409              		.loc 1 944 1 view .LVU531
 1410 000e 7047     		bx	lr
 1411              		.cfi_endproc
 1412              	.LFE157:
 1414              		.section	.text.FMC_SDRAM_WriteProtection_Disable,"ax",%progbits
 1415              		.align	1
 1416              		.global	FMC_SDRAM_WriteProtection_Disable
 1417              		.syntax unified
 1418              		.thumb
 1419              		.thumb_func
 1420              		.fpu fpv5-d16
 1422              	FMC_SDRAM_WriteProtection_Disable:
 1423              	.LVL106:
 1424              	.LFB158:
 945:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 946:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 947:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Disables dynamically FMC_SDRAM write protection.
 948:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  hsdram FMC_SDRAM handle
 949:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 950:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 951:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_WriteProtection_Disable(FMC_SDRAM_TypeDef *Device, uint32_t Bank)
 952:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 1425              		.loc 1 952 1 is_stmt 1 view -0
 1426              		.cfi_startproc
 1427              		@ args = 0, pretend = 0, frame = 0
 1428              		@ frame_needed = 0, uses_anonymous_args = 0
 1429              		@ link register save eliminated.
 953:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 954:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 1430              		.loc 1 954 3 view .LVU533
 955:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(Bank));
 1431              		.loc 1 955 3 view .LVU534
 956:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 957:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Disable write protection */
ARM GAS  /tmp/ccx6ZngJ.s 			page 45


 958:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   Device->SDCR[Bank] &= ~FMC_SDRAM_WRITE_PROTECTION_ENABLE;
 1432              		.loc 1 958 3 view .LVU535
 1433              		.loc 1 958 22 is_stmt 0 view .LVU536
 1434 0000 50F82130 		ldr	r3, [r0, r1, lsl #2]
 1435 0004 23F40073 		bic	r3, r3, #512
 1436 0008 40F82130 		str	r3, [r0, r1, lsl #2]
 959:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 960:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;
 1437              		.loc 1 960 3 is_stmt 1 view .LVU537
 961:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 1438              		.loc 1 961 1 is_stmt 0 view .LVU538
 1439 000c 0020     		movs	r0, #0
 1440              	.LVL107:
 1441              		.loc 1 961 1 view .LVU539
 1442 000e 7047     		bx	lr
 1443              		.cfi_endproc
 1444              	.LFE158:
 1446              		.section	.text.FMC_SDRAM_SendCommand,"ax",%progbits
 1447              		.align	1
 1448              		.global	FMC_SDRAM_SendCommand
 1449              		.syntax unified
 1450              		.thumb
 1451              		.thumb_func
 1452              		.fpu fpv5-d16
 1454              	FMC_SDRAM_SendCommand:
 1455              	.LVL108:
 1456              	.LFB159:
 962:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 963:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 964:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Send Command to the FMC SDRAM bank
 965:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance
 966:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Command Pointer to SDRAM command structure   
 967:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Timing Pointer to SDRAM Timing structure
 968:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Timeout Timeout wait value
 969:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL state
 970:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */  
 971:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Comman
 972:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 1457              		.loc 1 972 1 is_stmt 1 view -0
 1458              		.cfi_startproc
 1459              		@ args = 0, pretend = 0, frame = 8
 1460              		@ frame_needed = 0, uses_anonymous_args = 0
 1461              		@ link register save eliminated.
 1462              		.loc 1 972 1 is_stmt 0 view .LVU541
 1463 0000 10B4     		push	{r4}
 1464              	.LCFI19:
 1465              		.cfi_def_cfa_offset 4
 1466              		.cfi_offset 4, -4
 1467 0002 83B0     		sub	sp, sp, #12
 1468              	.LCFI20:
 1469              		.cfi_def_cfa_offset 16
 1470 0004 0246     		mov	r2, r0
 1471              	.LVL109:
 973:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   __IO uint32_t tmpr = 0;
 1472              		.loc 1 973 3 is_stmt 1 view .LVU542
 1473              		.loc 1 973 17 is_stmt 0 view .LVU543
 1474 0006 0020     		movs	r0, #0
ARM GAS  /tmp/ccx6ZngJ.s 			page 46


 1475              	.LVL110:
 1476              		.loc 1 973 17 view .LVU544
 1477 0008 0190     		str	r0, [sp, #4]
 974:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 975:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 976:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 1478              		.loc 1 976 3 is_stmt 1 view .LVU545
 977:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_COMMAND_MODE(Command->CommandMode));
 1479              		.loc 1 977 3 view .LVU546
 978:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
 1480              		.loc 1 978 3 view .LVU547
 979:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
 1481              		.loc 1 979 3 view .LVU548
 980:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));  
 1482              		.loc 1 980 3 view .LVU549
 981:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 982:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Set command register */
 983:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tmpr = (uint32_t)((Command->CommandMode)                  |\
 1483              		.loc 1 983 3 view .LVU550
 1484              		.loc 1 983 29 is_stmt 0 view .LVU551
 1485 000a 0B68     		ldr	r3, [r1]
 984:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     (Command->CommandTarget)                |\
 1486              		.loc 1 984 29 view .LVU552
 1487 000c 4C68     		ldr	r4, [r1, #4]
 983:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     (Command->CommandTarget)                |\
 1488              		.loc 1 983 61 view .LVU553
 1489 000e 2343     		orrs	r3, r3, r4
 985:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     (((Command->AutoRefreshNumber)-1) << 5) |\
 1490              		.loc 1 985 31 view .LVU554
 1491 0010 8C68     		ldr	r4, [r1, #8]
 1492              		.loc 1 985 51 view .LVU555
 1493 0012 013C     		subs	r4, r4, #1
 984:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     (Command->CommandTarget)                |\
 1494              		.loc 1 984 61 view .LVU556
 1495 0014 43EA4413 		orr	r3, r3, r4, lsl #5
 986:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     ((Command->ModeRegisterDefinition) << 9)
 1496              		.loc 1 986 30 view .LVU557
 1497 0018 C968     		ldr	r1, [r1, #12]
 1498              	.LVL111:
 983:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     (Command->CommandTarget)                |\
 1499              		.loc 1 983 10 view .LVU558
 1500 001a 43EA4123 		orr	r3, r3, r1, lsl #9
 983:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     (Command->CommandTarget)                |\
 1501              		.loc 1 983 8 view .LVU559
 1502 001e 0193     		str	r3, [sp, #4]
 987:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     );
 988:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 989:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   Device->SDCMR = tmpr;
 1503              		.loc 1 989 3 is_stmt 1 view .LVU560
 1504              		.loc 1 989 17 is_stmt 0 view .LVU561
 1505 0020 019B     		ldr	r3, [sp, #4]
 1506 0022 1361     		str	r3, [r2, #16]
 990:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 991:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;  
 1507              		.loc 1 991 3 is_stmt 1 view .LVU562
 992:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 1508              		.loc 1 992 1 is_stmt 0 view .LVU563
ARM GAS  /tmp/ccx6ZngJ.s 			page 47


 1509 0024 03B0     		add	sp, sp, #12
 1510              	.LCFI21:
 1511              		.cfi_def_cfa_offset 4
 1512              		@ sp needed
 1513 0026 5DF8044B 		ldr	r4, [sp], #4
 1514              	.LCFI22:
 1515              		.cfi_restore 4
 1516              		.cfi_def_cfa_offset 0
 1517 002a 7047     		bx	lr
 1518              		.cfi_endproc
 1519              	.LFE159:
 1521              		.section	.text.FMC_SDRAM_ProgramRefreshRate,"ax",%progbits
 1522              		.align	1
 1523              		.global	FMC_SDRAM_ProgramRefreshRate
 1524              		.syntax unified
 1525              		.thumb
 1526              		.thumb_func
 1527              		.fpu fpv5-d16
 1529              	FMC_SDRAM_ProgramRefreshRate:
 1530              	.LVL112:
 1531              	.LFB160:
 993:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 994:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 995:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Program the SDRAM Memory Refresh rate.
 996:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance  
 997:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  RefreshRate The SDRAM refresh rate value.       
 998:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL state
 999:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
1000:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
1001:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 1532              		.loc 1 1001 1 is_stmt 1 view -0
 1533              		.cfi_startproc
 1534              		@ args = 0, pretend = 0, frame = 0
 1535              		@ frame_needed = 0, uses_anonymous_args = 0
 1536              		@ link register save eliminated.
1002:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
1003:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 1537              		.loc 1 1003 3 view .LVU565
1004:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_REFRESH_RATE(RefreshRate));
 1538              		.loc 1 1004 3 view .LVU566
1005:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
1006:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Set the refresh rate in command register */
1007:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   Device->SDRTR |= (RefreshRate<<1);
 1539              		.loc 1 1007 3 view .LVU567
 1540              		.loc 1 1007 17 is_stmt 0 view .LVU568
 1541 0000 4369     		ldr	r3, [r0, #20]
 1542 0002 43EA4103 		orr	r3, r3, r1, lsl #1
 1543 0006 4361     		str	r3, [r0, #20]
1008:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
1009:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;   
 1544              		.loc 1 1009 3 is_stmt 1 view .LVU569
1010:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 1545              		.loc 1 1010 1 is_stmt 0 view .LVU570
 1546 0008 0020     		movs	r0, #0
 1547              	.LVL113:
 1548              		.loc 1 1010 1 view .LVU571
 1549 000a 7047     		bx	lr
ARM GAS  /tmp/ccx6ZngJ.s 			page 48


 1550              		.cfi_endproc
 1551              	.LFE160:
 1553              		.section	.text.FMC_SDRAM_SetAutoRefreshNumber,"ax",%progbits
 1554              		.align	1
 1555              		.global	FMC_SDRAM_SetAutoRefreshNumber
 1556              		.syntax unified
 1557              		.thumb
 1558              		.thumb_func
 1559              		.fpu fpv5-d16
 1561              	FMC_SDRAM_SetAutoRefreshNumber:
 1562              	.LVL114:
 1563              	.LFB161:
1011:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
1012:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
1013:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Set the Number of consecutive SDRAM Memory auto Refresh commands.
1014:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance  
1015:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  AutoRefreshNumber Specifies the auto Refresh number.       
1016:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval None
1017:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
1018:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_SetAutoRefreshNumber(FMC_SDRAM_TypeDef *Device, uint32_t AutoRefreshNum
1019:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 1564              		.loc 1 1019 1 is_stmt 1 view -0
 1565              		.cfi_startproc
 1566              		@ args = 0, pretend = 0, frame = 0
 1567              		@ frame_needed = 0, uses_anonymous_args = 0
 1568              		@ link register save eliminated.
1020:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
1021:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 1569              		.loc 1 1021 3 view .LVU573
1022:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_AUTOREFRESH_NUMBER(AutoRefreshNumber));
 1570              		.loc 1 1022 3 view .LVU574
1023:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
1024:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Set the Auto-refresh number in command register */
1025:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   Device->SDCMR |= (AutoRefreshNumber << 5); 
 1571              		.loc 1 1025 3 view .LVU575
 1572              		.loc 1 1025 17 is_stmt 0 view .LVU576
 1573 0000 0369     		ldr	r3, [r0, #16]
 1574 0002 43EA4113 		orr	r3, r3, r1, lsl #5
 1575 0006 0361     		str	r3, [r0, #16]
1026:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
1027:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;  
 1576              		.loc 1 1027 3 is_stmt 1 view .LVU577
1028:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 1577              		.loc 1 1028 1 is_stmt 0 view .LVU578
 1578 0008 0020     		movs	r0, #0
 1579              	.LVL115:
 1580              		.loc 1 1028 1 view .LVU579
 1581 000a 7047     		bx	lr
 1582              		.cfi_endproc
 1583              	.LFE161:
 1585              		.section	.text.FMC_SDRAM_GetModeStatus,"ax",%progbits
 1586              		.align	1
 1587              		.global	FMC_SDRAM_GetModeStatus
 1588              		.syntax unified
 1589              		.thumb
 1590              		.thumb_func
 1591              		.fpu fpv5-d16
ARM GAS  /tmp/ccx6ZngJ.s 			page 49


 1593              	FMC_SDRAM_GetModeStatus:
 1594              	.LVL116:
 1595              	.LFB162:
1029:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
1030:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
1031:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Returns the indicated FMC SDRAM bank mode status.
1032:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance  
1033:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank Defines the FMC SDRAM bank. This parameter can be 
1034:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *                     FMC_Bank1_SDRAM or FMC_Bank2_SDRAM. 
1035:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval The FMC SDRAM bank mode status, could be on of the following values:
1036:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *         FMC_SDRAM_NORMAL_MODE, FMC_SDRAM_SELF_REFRESH_MODE or 
1037:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *         FMC_SDRAM_POWER_DOWN_MODE.           
1038:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
1039:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** uint32_t FMC_SDRAM_GetModeStatus(FMC_SDRAM_TypeDef *Device, uint32_t Bank)
1040:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 1596              		.loc 1 1040 1 is_stmt 1 view -0
 1597              		.cfi_startproc
 1598              		@ args = 0, pretend = 0, frame = 0
 1599              		@ frame_needed = 0, uses_anonymous_args = 0
 1600              		@ link register save eliminated.
1041:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   uint32_t tmpreg = 0;
 1601              		.loc 1 1041 3 view .LVU581
1042:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
1043:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
1044:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 1602              		.loc 1 1044 3 view .LVU582
1045:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(Bank));
 1603              		.loc 1 1045 3 view .LVU583
1046:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
1047:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Get the corresponding bank mode */
1048:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   if(Bank == FMC_SDRAM_BANK1)
 1604              		.loc 1 1048 3 view .LVU584
 1605              		.loc 1 1048 5 is_stmt 0 view .LVU585
 1606 0000 19B9     		cbnz	r1, .L66
1049:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
1050:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpreg = (uint32_t)(Device->SDSR & FMC_SDSR_MODES1); 
 1607              		.loc 1 1050 5 is_stmt 1 view .LVU586
 1608              		.loc 1 1050 31 is_stmt 0 view .LVU587
 1609 0002 8069     		ldr	r0, [r0, #24]
 1610              	.LVL117:
 1611              		.loc 1 1050 12 view .LVU588
 1612 0004 00F00600 		and	r0, r0, #6
 1613              	.LVL118:
 1614              		.loc 1 1050 12 view .LVU589
 1615 0008 7047     		bx	lr
 1616              	.LVL119:
 1617              	.L66:
1051:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
1052:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   else
1053:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
1054:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpreg = ((uint32_t)(Device->SDSR & FMC_SDSR_MODES2) >> 2);
 1618              		.loc 1 1054 5 is_stmt 1 view .LVU590
 1619              		.loc 1 1054 32 is_stmt 0 view .LVU591
 1620 000a 8069     		ldr	r0, [r0, #24]
 1621              	.LVL120:
 1622              		.loc 1 1054 58 view .LVU592
 1623 000c 8008     		lsrs	r0, r0, #2
ARM GAS  /tmp/ccx6ZngJ.s 			page 50


 1624              		.loc 1 1054 12 view .LVU593
 1625 000e 00F00600 		and	r0, r0, #6
 1626              	.LVL121:
1055:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
1056:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
1057:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Return the mode status */
1058:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return tmpreg;
 1627              		.loc 1 1058 3 is_stmt 1 view .LVU594
1059:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 1628              		.loc 1 1059 1 is_stmt 0 view .LVU595
 1629 0012 7047     		bx	lr
 1630              		.cfi_endproc
 1631              	.LFE162:
 1633              		.text
 1634              	.Letext0:
 1635              		.file 2 "/home/user/STM32Toolchain/gcc-arm-none-eabi-9-2020-q2-update-x86_64-linux/gcc-arm-none-ea
 1636              		.file 3 "/home/user/STM32Toolchain/gcc-arm-none-eabi-9-2020-q2-update-x86_64-linux/gcc-arm-none-ea
 1637              		.file 4 "Drivers/CMSIS/Include/core_cm7.h"
 1638              		.file 5 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/system_stm32f7xx.h"
 1639              		.file 6 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f769xx.h"
 1640              		.file 7 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h"
 1641              		.file 8 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_def.h"
 1642              		.file 9 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_ll_fmc.h"
 1643              		.file 10 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal.h"
ARM GAS  /tmp/ccx6ZngJ.s 			page 51


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f7xx_ll_fmc.c
     /tmp/ccx6ZngJ.s:17     .text.FMC_NORSRAM_Init:0000000000000000 $t
     /tmp/ccx6ZngJ.s:25     .text.FMC_NORSRAM_Init:0000000000000000 FMC_NORSRAM_Init
     /tmp/ccx6ZngJ.s:200    .text.FMC_NORSRAM_Init:000000000000007c $d
     /tmp/ccx6ZngJ.s:205    .text.FMC_NORSRAM_DeInit:0000000000000000 $t
     /tmp/ccx6ZngJ.s:212    .text.FMC_NORSRAM_DeInit:0000000000000000 FMC_NORSRAM_DeInit
     /tmp/ccx6ZngJ.s:273    .text.FMC_NORSRAM_Timing_Init:0000000000000000 $t
     /tmp/ccx6ZngJ.s:280    .text.FMC_NORSRAM_Timing_Init:0000000000000000 FMC_NORSRAM_Timing_Init
     /tmp/ccx6ZngJ.s:395    .text.FMC_NORSRAM_Extended_Timing_Init:0000000000000000 $t
     /tmp/ccx6ZngJ.s:402    .text.FMC_NORSRAM_Extended_Timing_Init:0000000000000000 FMC_NORSRAM_Extended_Timing_Init
     /tmp/ccx6ZngJ.s:494    .text.FMC_NORSRAM_Extended_Timing_Init:0000000000000040 $d
     /tmp/ccx6ZngJ.s:499    .text.FMC_NORSRAM_WriteOperation_Enable:0000000000000000 $t
     /tmp/ccx6ZngJ.s:506    .text.FMC_NORSRAM_WriteOperation_Enable:0000000000000000 FMC_NORSRAM_WriteOperation_Enable
     /tmp/ccx6ZngJ.s:531    .text.FMC_NORSRAM_WriteOperation_Disable:0000000000000000 $t
     /tmp/ccx6ZngJ.s:538    .text.FMC_NORSRAM_WriteOperation_Disable:0000000000000000 FMC_NORSRAM_WriteOperation_Disable
     /tmp/ccx6ZngJ.s:563    .text.FMC_NAND_Init:0000000000000000 $t
     /tmp/ccx6ZngJ.s:570    .text.FMC_NAND_Init:0000000000000000 FMC_NAND_Init
     /tmp/ccx6ZngJ.s:646    .text.FMC_NAND_Init:0000000000000034 $d
     /tmp/ccx6ZngJ.s:651    .text.FMC_NAND_CommonSpace_Timing_Init:0000000000000000 $t
     /tmp/ccx6ZngJ.s:658    .text.FMC_NAND_CommonSpace_Timing_Init:0000000000000000 FMC_NAND_CommonSpace_Timing_Init
     /tmp/ccx6ZngJ.s:708    .text.FMC_NAND_AttributeSpace_Timing_Init:0000000000000000 $t
     /tmp/ccx6ZngJ.s:715    .text.FMC_NAND_AttributeSpace_Timing_Init:0000000000000000 FMC_NAND_AttributeSpace_Timing_Init
     /tmp/ccx6ZngJ.s:765    .text.FMC_NAND_DeInit:0000000000000000 $t
     /tmp/ccx6ZngJ.s:772    .text.FMC_NAND_DeInit:0000000000000000 FMC_NAND_DeInit
     /tmp/ccx6ZngJ.s:811    .text.FMC_NAND_ECC_Enable:0000000000000000 $t
     /tmp/ccx6ZngJ.s:818    .text.FMC_NAND_ECC_Enable:0000000000000000 FMC_NAND_ECC_Enable
     /tmp/ccx6ZngJ.s:843    .text.FMC_NAND_ECC_Disable:0000000000000000 $t
     /tmp/ccx6ZngJ.s:850    .text.FMC_NAND_ECC_Disable:0000000000000000 FMC_NAND_ECC_Disable
     /tmp/ccx6ZngJ.s:875    .text.FMC_NAND_GetECC:0000000000000000 $t
     /tmp/ccx6ZngJ.s:882    .text.FMC_NAND_GetECC:0000000000000000 FMC_NAND_GetECC
     /tmp/ccx6ZngJ.s:958    .text.FMC_SDRAM_Init:0000000000000000 $t
     /tmp/ccx6ZngJ.s:965    .text.FMC_SDRAM_Init:0000000000000000 FMC_SDRAM_Init
     /tmp/ccx6ZngJ.s:1136   .text.FMC_SDRAM_Init:0000000000000070 $d
     /tmp/ccx6ZngJ.s:1141   .text.FMC_SDRAM_Timing_Init:0000000000000000 $t
     /tmp/ccx6ZngJ.s:1148   .text.FMC_SDRAM_Timing_Init:0000000000000000 FMC_SDRAM_Timing_Init
     /tmp/ccx6ZngJ.s:1329   .text.FMC_SDRAM_Timing_Init:0000000000000094 $d
     /tmp/ccx6ZngJ.s:1334   .text.FMC_SDRAM_DeInit:0000000000000000 $t
     /tmp/ccx6ZngJ.s:1341   .text.FMC_SDRAM_DeInit:0000000000000000 FMC_SDRAM_DeInit
     /tmp/ccx6ZngJ.s:1383   .text.FMC_SDRAM_WriteProtection_Enable:0000000000000000 $t
     /tmp/ccx6ZngJ.s:1390   .text.FMC_SDRAM_WriteProtection_Enable:0000000000000000 FMC_SDRAM_WriteProtection_Enable
     /tmp/ccx6ZngJ.s:1415   .text.FMC_SDRAM_WriteProtection_Disable:0000000000000000 $t
     /tmp/ccx6ZngJ.s:1422   .text.FMC_SDRAM_WriteProtection_Disable:0000000000000000 FMC_SDRAM_WriteProtection_Disable
     /tmp/ccx6ZngJ.s:1447   .text.FMC_SDRAM_SendCommand:0000000000000000 $t
     /tmp/ccx6ZngJ.s:1454   .text.FMC_SDRAM_SendCommand:0000000000000000 FMC_SDRAM_SendCommand
     /tmp/ccx6ZngJ.s:1522   .text.FMC_SDRAM_ProgramRefreshRate:0000000000000000 $t
     /tmp/ccx6ZngJ.s:1529   .text.FMC_SDRAM_ProgramRefreshRate:0000000000000000 FMC_SDRAM_ProgramRefreshRate
     /tmp/ccx6ZngJ.s:1554   .text.FMC_SDRAM_SetAutoRefreshNumber:0000000000000000 $t
     /tmp/ccx6ZngJ.s:1561   .text.FMC_SDRAM_SetAutoRefreshNumber:0000000000000000 FMC_SDRAM_SetAutoRefreshNumber
     /tmp/ccx6ZngJ.s:1586   .text.FMC_SDRAM_GetModeStatus:0000000000000000 $t
     /tmp/ccx6ZngJ.s:1593   .text.FMC_SDRAM_GetModeStatus:0000000000000000 FMC_SDRAM_GetModeStatus

UNDEFINED SYMBOLS
HAL_GetTick
