// Seed: 2121791441
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  inout logic [7:0] id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout logic [7:0] id_2;
  output wire id_1;
  parameter id_9 = 1 - -1;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_5,
      id_9,
      id_4,
      id_4,
      id_9,
      id_9
  );
  assign id_6[-1'b0] = id_8;
  wire id_10;
endmodule
