ğŸ§­ RISC-V 5-Stage CPU Project â€” Milestones

# Completed # 
ğŸŸ¦ M0 â€” Project Reset & Infra Bring-up
ğŸŸ¦ M1 â€” Architecture Freeze (no RTL yet)
ğŸŸ¦ M2 â€” DV Bring-up (Before CPU)
ğŸŸ¦ M3 â€” Pipeline Skeleton (No Real ISA Yet)
ğŸŸ¦ M4 â€” Minimal RV32I Execution
ğŸŸ¦ M5 â€” Full RV32I ALU + Branches
ğŸŸ¦ M6 â€” Real Load/Store Subsystem

ğŸŸ¦ -- > Spike and GRM addition
ğŸŸ¦ -- > Compliance test passing
ğŸŸ¦ -- > RTL Pipeline optimization, and add scalability features

ğŸŸ¦ M7 â€” CSR + Trap Support (M-Mode)

Goal: Non-toy CPU

CSRRW / CSRRS / CSRRC

ECALL, EBREAK

Illegal instruction trap

Correct mepc, mcause, mtval, mtvec

mret

âœ… Done when: trap tests pass reliably

ğŸŸ¦ M8 â€” Compliance-Style & Random Testing

Goal: Confidence

Directed ISA tests

Random instruction streams (bounded)

Memory latency fuzzing

No deadlocks, no Xs

âœ… Done when: long random sims complete cleanly

ğŸŸ¦ M9 â€” FPGA Bring-up

Goal: Runs on real hardware

BRAM-backed instruction & data memory

Reset vector & linker script

Bare-metal program boots

Optional UART output

âœ… Done when: program runs on FPGA

ğŸŸ¦ M10 â€” Polish & Documentation

Goal: Repo that others respect

Architecture doc

Pipeline diagrams

DV overview

â€œHow to runâ€ guide

Known limitations listed

âœ… Done when: someone else can build it

ğŸ¯ Final Reality Check

ğŸŸ¦ CAN IT RUN DOOM?
