Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Jan 19 22:46:53 2022
| Host         : PC411-00 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file u2plus_control_sets_placed.rpt
| Design       : u2plus
| Device       : xc7k160t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   603 |
|    Minimum number of control sets                        |   603 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1503 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   603 |
| >= 0 to < 4        |    27 |
| >= 4 to < 6        |   160 |
| >= 6 to < 8        |    25 |
| >= 8 to < 10       |    76 |
| >= 10 to < 12      |    31 |
| >= 12 to < 14      |     6 |
| >= 14 to < 16      |    10 |
| >= 16              |   268 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2739 |          956 |
| No           | No                    | Yes                    |             205 |           75 |
| No           | Yes                   | No                     |            7008 |         1913 |
| Yes          | No                    | No                     |            2387 |          679 |
| Yes          | No                    | Yes                    |             526 |          161 |
| Yes          | Yes                   | No                     |            6552 |         1596 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|        Clock Signal        |                                                                           Enable Signal                                                                          |                                                                                          Set/Reset Signal                                                                                          | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  GMII_RX_CLK_buf_BUFG      | u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/head_fifo/empty_reg_1                                                                                             |                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  u2p_c/sr_phy/out_reg[0]_0 |                                                                                                                                                                  |                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  dsp_clk                   | u2p_c/packet_router/cpu_to_wb/sreg/out_reg[2]_0                                                                                                                  |                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  wb_clk                    |                                                                                                                                                                  | u2p_c/zpu_top0/zpu_system0/my_zpu_core/out_mem_req_reg_2                                                                                                                                           |                1 |              1 |         1.00 |
|  wb_clk                    | u2p_c/flash_spi/shift/s_out0                                                                                                                                     | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  dsp_clk                   | u2p_c/vita_rx_chain1/vita_rx_framer/rx_pkt_fifo/vita_state_reg[2]                                                                                                |                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  GMII_RX_CLK_buf_BUFG      | u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/head_fifo/empty_reg_0                                                                                             |                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  dsp_clk                   | u2p_c/vita_rx_chain0/vita_rx_framer/rx_pkt_fifo/vita_state_reg[2]                                                                                                |                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  x0_reg[26]_i_1__0_n_0     |                                                                                                                                                                  |                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  dsp_clk                   | u2p_c/packet_router/cpu_to_wb/sreg/out_reg[0]_0                                                                                                                  |                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|                            |                                                                                                                                                                  | u2p_c/serdes/serdes_rx/serdes_rx_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                         |                1 |              2 |         2.00 |
|                            |                                                                                                                                                                  | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              2 |         2.00 |
|  dsp_clk                   |                                                                                                                                                                  | u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |         2.00 |
|  wb_clk                    |                                                                                                                                                                  | u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                     |                1 |              2 |         2.00 |
|  wb_clk                    |                                                                                                                                                                  | u2p_c/sysctrl/POR                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  GMII_RX_CLK_buf_BUFG      |                                                                                                                                                                  | u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |         2.00 |
|  dsp_clk                   | u2p_c/serdes/serdes_tx/serdes_tx_fifo/middle_fifo/write                                                                                                          |                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  dsp_clk                   |                                                                                                                                                                  | u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                       |                1 |              2 |         2.00 |
|  CLK_TO_MAC_fbin           |                                                                                                                                                                  | u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                       |                1 |              3 |         3.00 |
|  CLK_TO_MAC_fbin           |                                                                                                                                                                  | u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                 |                1 |              3 |         3.00 |
|  CLK_TO_MAC_fbin           |                                                                                                                                                                  | u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |         3.00 |
|  dsp_clk                   | u2p_c/vita_rx_chain1/dspengine_rx/dspengine_16to8/pipectrl/tail/FSM_sequential_dsp_state_reg[1]                                                                  |                                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  dsp_clk                   |                                                                                                                                                                  | u2p_c/serdes/serdes_rx/serdes_rx_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]   |                2 |              3 |         1.50 |
|  dsp_clk                   | u2p_c/vita_rx_chain0/dspengine_rx/dspengine_16to8/pipectrl/tail/FSM_sequential_dsp_state_reg[1]                                                                  |                                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  dsp_clk                   |                                                                                                                                                                  | u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                 |                1 |              3 |         3.00 |
|  dsp_clk                   |                                                                                                                                                                  | u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |         3.00 |
|  dsp_clk                   |                                                                                                                                                                  | u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                               |                2 |              3 |         1.50 |
|  wb_clk                    | u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/gen_depth[1].shortfifo/a                                                                                             | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  dsp_clk                   | u2p_c/vita_rx_chain1/vita_rx_framer/rx_pkt_fifo/a                                                                                                                | u2p_c/vita_rx_chain1/vita_rx_control/rx_sample_fifo/SS[0]                                                                                                                                          |                1 |              4 |         4.00 |
|  dsp_clk                   | u2p_c/vita_rx_chain0/vita_rx_control/rx_sample_fifo/a                                                                                                            | u2p_c/vita_rx_chain0/vita_rx_control/rx_sample_fifo/wb_rst_reg                                                                                                                                     |                1 |              4 |         4.00 |
|  dsp_clk                   | u2p_c/simple_gemac_wrapper/rx_2clk_fifo/shortfifo2/a                                                                                                             | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[1].simple_uart_tx/bit_ctr                                                                                                                   | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  CLK_TO_MAC_fbin           |                                                                                                                                                                  | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                2 |              4 |         2.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/tail/a                                                                                                               | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/gen_depth[6].shortfifo/a                                                                                             | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/gen_depth[4].shortfifo/a                                                                                             | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  dsp_clk                   | u2p_c/packet_router/com_output_source/mux_fifo/a                                                                                                                 | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/gen_depth[5].shortfifo/a                                                                                             | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/gen_depth[3].shortfifo/a                                                                                             | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/gen_depth[2].shortfifo/a                                                                                             | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  CLK_TO_MAC_fbin           | u2p_c/simple_gemac_wrapper/fifo36_to_ll8/head_fifo/a                                                                                                             | u2p_c/simple_gemac_wrapper/simple_gemac/reset_sync_tx/reset_out_reg_0                                                                                                                              |                1 |              4 |         4.00 |
|                            |                                                                                                                                                                  | u2p_c/serdes/serdes_rx/serdes_rx_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]           |                1 |              4 |         4.00 |
|  CLK_TO_MAC_fbin           | u2p_c/simple_gemac_wrapper/fifo36_to_ll8/tail_fifo/fifo_short/a                                                                                                  | u2p_c/simple_gemac_wrapper/simple_gemac/reset_sync_tx/reset_out_reg_0                                                                                                                              |                1 |              4 |         4.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/gen_depth[1].shortfifo/a                                                                                             | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[0].simple_uart_tx/bit_ctr                                                                                                                   | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  CLK_TO_MAC_fbin           | u2p_c/simple_gemac_wrapper/tx_2clk_fifo/shortfifo2/a                                                                                                             | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                2 |              4 |         2.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/tail/a                                                                                                               | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[6].shortfifo/a                                                                                             | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  dsp_clk                   | u2p_c/vita_rx_chain0/vita_rx_framer/rx_pkt_fifo/E[0]                                                                                                             | u2p_c/vita_rx_chain0/vita_rx_framer/sr_streamid/SR[0]                                                                                                                                              |                1 |              4 |         4.00 |
|  dsp_clk                   | u2p_c/vita_rx_chain0/vita_rx_framer/rx_pkt_fifo/a                                                                                                                | u2p_c/vita_rx_chain0/vita_rx_control/rx_sample_fifo/wb_rst_reg                                                                                                                                     |                1 |              4 |         4.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/gen_depth[4].shortfifo/a                                                                                             | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  dsp_clk                   | u2p_c/vita_rx_chain0/dspengine_rx/dspengine_16to8/pipectrl/tail/FSM_sequential_dsp_state_reg[1]                                                                  | u2p_c/vita_rx_chain0/dspengine_rx/dspengine_16to8/pipectrl/tail/FSM_sequential_dsp_state_reg[0]                                                                                                    |                2 |              4 |         2.00 |
|  dsp_clk                   | u2p_c/vita_tx_chain/gen_flow_pkt/ctxt_fifo/a                                                                                                                     | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                2 |              4 |         2.00 |
|  GMII_RX_CLK_buf_BUFG      |                                                                                                                                                                  | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                2 |              4 |         2.00 |
|  GMII_RX_CLK_buf_BUFG      | u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/tail_fifo/a                                                                                                       | u2p_c/simple_gemac_wrapper/simple_gemac/reset_sync_rx/SR[0]                                                                                                                                        |                2 |              4 |         2.00 |
|  dsp_clk                   | u2p_c/vita_tx_chain/gen_flow_pkt/ctxt_fifo/E[0]                                                                                                                  | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[5].shortfifo/a                                                                                             | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  dsp_clk                   | u2p_c/packet_router/udp_prot_eng_tx/tail_fifo/a                                                                                                                  | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                2 |              4 |         2.00 |
|  GMII_RX_CLK_buf_BUFG      | u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/head_fifo/a                                                                                                       | u2p_c/simple_gemac_wrapper/simple_gemac/reset_sync_rx/SR[0]                                                                                                                                        |                1 |              4 |         4.00 |
|  dsp_clk                   | u2p_c/vita_rx_chain0/vita_rx_framer/rx_pkt_fifo/empty_reg_1[0]                                                                                                   | u2p_c/vita_rx_chain0/vita_rx_control/rx_sample_fifo/wb_rst_reg                                                                                                                                     |                2 |              4 |         2.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[4].shortfifo/a                                                                                             | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  GMII_RX_CLK_buf_BUFG      | u2p_c/simple_gemac_wrapper/rx_2clk_fifo/shortfifo/a                                                                                                              | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  dsp_clk                   | u2p_c/packet_router/udp_prot_eng_tx/head_fifo/gen_srl16[33].srl16e_0[0]                                                                                          | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                2 |              4 |         2.00 |
|  GMII_RX_CLK_buf_BUFG      | u2p_c/simple_gemac_wrapper/ll8_to_fifo19/tail_fifo/a                                                                                                             | u2p_c/simple_gemac_wrapper/simple_gemac/reset_sync_rx/SR[0]                                                                                                                                        |                2 |              4 |         2.00 |
|  GMII_RX_CLK_buf_BUFG      | u2p_c/simple_gemac_wrapper/ll8_to_fifo19/head_fifo/fifo_short/a                                                                                                  | u2p_c/simple_gemac_wrapper/simple_gemac/reset_sync_rx/SR[0]                                                                                                                                        |                1 |              4 |         4.00 |
|  dsp_clk                   | u2p_c/vita_tx_chain/gen_flow_pkt/sel                                                                                                                             | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  dsp_clk                   | u2p_c/packet_router/udp_prot_eng_tx/head_fifo/a                                                                                                                  | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                2 |              4 |         2.00 |
|  dsp_clk                   | u2p_c/vita_tx_chain/gen_tx_err_pkt/ctxt_fifo/a                                                                                                                   | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[3].shortfifo/a                                                                                             | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  dsp_clk                   | u2p_c/packet_router/packet_dispatcher/bof_out_splitter/E[0]                                                                                                      | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                2 |              4 |         2.00 |
|  dsp_clk                   | u2p_c/vita_tx_chain/gen_tx_err_pkt/ctxt_fifo/E[0]                                                                                                                | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                2 |              4 |         2.00 |
|  dsp_clk                   | u2p_c/vita_tx_chain/gen_tx_err_pkt/seqno[3]_i_1__0_n_0                                                                                                           | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  dsp_clk                   | u2p_c/packet_router/packet_dispatcher/ext_out_mux/mux_fifo_in1/a                                                                                                 | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[2].shortfifo/a                                                                                             | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                2 |              4 |         2.00 |
|  dsp_clk                   | u2p_c/packet_router/packet_dispatcher/ext_out_mux/mux_fifo_in0/a                                                                                                 | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  dsp_clk                   | u2p_c/packet_router/packet_dispatcher/ext_out_mux/mux_fifo/a                                                                                                     | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[1].shortfifo/a                                                                                             | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  dsp_clk                   | u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo_in1/a                                                                                                 | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                2 |              4 |         2.00 |
|  dsp_clk                   | u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo_in0/a                                                                                                 | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/head/a                                                                                                               | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                2 |              4 |         2.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/tail/a                                                                                                               | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  dsp_clk                   | u2p_c/vita_tx_chain/vita_tx_deframer/short_tx_q/a                                                                                                                | u2p_c/vita_tx_chain/sr/SR[0]                                                                                                                                                                       |                1 |              4 |         4.00 |
|  dsp_clk                   | u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo/a                                                                                                     | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                2 |              4 |         2.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[3].shortfifo/a                                                                                             | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                2 |              4 |         2.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/head/a                                                                                                               | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  dsp_clk                   | u2p_c/packet_router/com_inp_fifo/a                                                                                                                               | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[6].shortfifo/a                                                                                             | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[5].shortfifo/a                                                                                             | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  dsp_clk                   | u2p_c/serdes/serdes_rx/serdes_rx_fifo/E[0]                                                                                                                       | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  dsp_clk                   | u2p_c/serdes/serdes_tx/serdes_tx_fifo/head_fifo/a                                                                                                                | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  dsp_clk                   | u2p_c/vita_tx_chain/vita_tx_deframer/vita_seqnum_reg0                                                                                                            | u2p_c/vita_tx_chain/sr_streamid/SS[0]                                                                                                                                                              |                1 |              4 |         4.00 |
|  dsp_clk                   | u2p_c/serdes/serdes_rx/serdes_rx_fifo/shortfifo2/a                                                                                                               | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                2 |              4 |         2.00 |
|  dsp_clk                   | u2p_c/packet_router/com_output_source/mux_fifo_in0/a                                                                                                             | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                2 |              4 |         2.00 |
|  dsp_clk                   | u2p_c/packet_router/com_output_source/mux_fifo_in1/a                                                                                                             | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  dsp_clk                   | u2p_c/serdes/serdes_tx/wait_count[3]_i_1_n_0                                                                                                                     | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  dsp_clk                   | u2p_c/serdes/serdes_tx/serdes_tx_fifo/tail_fifo/a                                                                                                                | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  dsp_clk                   | u2p_c/sfc/command_fifo/E[0]                                                                                                                                      | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                3 |              4 |         1.33 |
|  dsp_clk                   | u2p_c/packet_router/_com_output_combiner1/mux_fifo_in1/a                                                                                                         | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  dsp_clk                   | u2p_c/packet_router/_com_output_combiner1/mux_fifo/a                                                                                                             | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[2].shortfifo/a                                                                                             | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                2 |              4 |         2.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[4].shortfifo/a                                                                                             | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                2 |              4 |         2.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[3].shortfifo/a                                                                                             | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  dsp_clk                   |                                                                                                                                                                  | u2p_c/vita_tx_chain/sr/rst0                                                                                                                                                                        |                2 |              4 |         2.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[2].shortfifo/a                                                                                             | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  dsp_clk                   | u2p_c/sfc/command_fifo/a                                                                                                                                         | u2p_c/sr_clear_sfc/wb_rst_reg[0]                                                                                                                                                                   |                1 |              4 |         4.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[1].shortfifo/a                                                                                             | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  dsp_clk                   | u2p_c/sfc/command_fifo2/a                                                                                                                                        | u2p_c/sr_clear_sfc/wb_rst_reg[0]                                                                                                                                                                   |                2 |              4 |         2.00 |
|  dsp_clk                   | u2p_c/sfc/command_fifo3/a                                                                                                                                        | u2p_c/sr_clear_sfc/wb_rst_reg[0]                                                                                                                                                                   |                1 |              4 |         4.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/tail/a                                                                                                               | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  dsp_clk                   | u2p_c/vita_tx_chain/post_engine_buffering/tail_fifo/a                                                                                                            | u2p_c/vita_tx_chain/sr/SR[0]                                                                                                                                                                       |                1 |              4 |         4.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/head/a                                                                                                               | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[6].shortfifo/a                                                                                             | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  dsp_clk                   | u2p_c/vita_tx_chain/post_engine_buffering/head_fifo/a                                                                                                            | u2p_c/vita_tx_chain/sr/SR[0]                                                                                                                                                                       |                2 |              4 |         2.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[5].shortfifo/a                                                                                             | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                2 |              4 |         2.00 |
|  dsp_clk                   | u2p_c/vita_tx_chain/mux_err_and_flow/mux_fifo_in1/a                                                                                                              | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                2 |              4 |         2.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[4].shortfifo/a                                                                                             | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  dsp_clk                   | u2p_c/vita_tx_chain/mux_err_and_flow/mux_fifo_in0/a                                                                                                              | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[3].shortfifo/a                                                                                             | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  dsp_clk                   | u2p_c/vita_tx_chain/mux_err_and_flow/mux_fifo/a                                                                                                                  | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[1].shortfifo/a                                                                                             | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  dsp_clk                   | u2p_c/packet_router/_com_output_combiner1/mux_fifo_in0/a                                                                                                         | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/head/a                                                                                                               | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[6].shortfifo/a                                                                                             | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  wb_clk                    | u2p_c/i2c/byte_controller/bit_controller/al_reg_1                                                                                                                |                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  dsp_clk                   | u2p_c/packet_router/cpu_to_wb/sreg/FSM_onehot_rd_state_reg[2][0]                                                                                                 | u2p_c/packet_router/cpu_to_wb/sreg/changed_reg_0[0]                                                                                                                                                |                1 |              4 |         4.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[5].shortfifo/a                                                                                             | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                2 |              4 |         2.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[4].shortfifo/a                                                                                             | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  dsp_clk                   | u2p_c/packet_router/cpu_to_wb/sreg/gen_srl16[33].srl16e[0]                                                                                                       | u2p_c/packet_router/cpu_to_wb/sreg/SR[0]                                                                                                                                                           |                1 |              4 |         4.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[3].shortfifo/a                                                                                             | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[2].shortfifo/a                                                                                             | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  dsp_clk                   | u2p_c/packet_router/_com_output_combiner0/mux_fifo_in1/a                                                                                                         | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[1].shortfifo/a                                                                                             | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/head/a                                                                                                               | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                2 |              4 |         2.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[2].shortfifo/a                                                                                             | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/tail/a                                                                                                               | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/tail/a                                                                                                               | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  dsp_clk                   | u2p_c/packet_router/_com_output_combiner0/mux_fifo_in0/a                                                                                                         | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[1].shortfifo/a                                                                                             | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                2 |              4 |         2.00 |
|  dsp_clk                   | u2p_c/sfc/command_fifo4/a                                                                                                                                        | u2p_c/sr_clear_sfc/wb_rst_reg[0]                                                                                                                                                                   |                2 |              4 |         2.00 |
|  dsp_clk                   | u2p_c/packet_router/_com_output_combiner0/mux_fifo/a                                                                                                             | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  dsp_clk                   | u2p_c/sfc/result_fifo/a                                                                                                                                          | u2p_c/sr_clear_sfc/wb_rst_reg[0]                                                                                                                                                                   |                1 |              4 |         4.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[6].shortfifo/a                                                                                             | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  dsp_clk                   | u2p_c/packet_router/_com_output_combiner2/mux_fifo_in1/a                                                                                                         | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  dsp_clk                   | u2p_c/packet_router/_com_output_combiner2/mux_fifo_in0/a                                                                                                         | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                2 |              4 |         2.00 |
|  dsp_clk                   | u2p_c/packet_router/_com_output_combiner2/mux_fifo/a                                                                                                             | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  dsp_clk                   | u2p_c/packet_router/cpu_out_fifo/head_fifo/a                                                                                                                     | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  dsp_clk                   | u2p_c/packet_router/cpu_out_fifo/tail_fifo/a                                                                                                                     | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  dsp_clk                   | u2p_c/packet_router/com_out_mux/mux_fifo/a                                                                                                                       | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  dsp_clk                   | u2p_c/packet_router/com_out_mux/mux_fifo_in0/a                                                                                                                   | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  dsp_clk                   | u2p_c/packet_router/com_out_mux/mux_fifo_in1/a                                                                                                                   | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[5].shortfifo/a                                                                                             | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[4].shortfifo/a                                                                                             | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  dsp_clk                   | u2p_c/vita_rx_chain0/vita_rx_control/commandfifo/a                                                                                                               | u2p_c/vita_rx_chain0/vita_rx_control/rx_sample_fifo/wb_rst_reg                                                                                                                                     |                1 |              4 |         4.00 |
|  dsp_clk                   | u2p_c/vita_rx_chain1/vita_rx_framer/rx_pkt_fifo/E[0]                                                                                                             | u2p_c/vita_rx_chain1/vita_rx_framer/sr_streamid/SR[0]                                                                                                                                              |                1 |              4 |         4.00 |
|  dsp_clk                   | u2p_c/vita_rx_chain1/vita_rx_framer/rx_pkt_fifo/empty_reg_1[0]                                                                                                   | u2p_c/vita_rx_chain1/vita_rx_control/rx_sample_fifo/SS[0]                                                                                                                                          |                2 |              4 |         2.00 |
|  dsp_clk                   | u2p_c/vita_rx_chain1/dspengine_rx/dspengine_16to8/pipectrl/tail/FSM_sequential_dsp_state_reg[1]                                                                  | u2p_c/vita_rx_chain1/dspengine_rx/dspengine_16to8/pipectrl/tail/FSM_sequential_dsp_state_reg[0]                                                                                                    |                1 |              4 |         4.00 |
|  dsp_clk                   | u2p_c/vita_rx_chain1/vita_rx_control/commandfifo/a                                                                                                               | u2p_c/vita_rx_chain1/vita_rx_control/rx_sample_fifo/SS[0]                                                                                                                                          |                2 |              4 |         2.00 |
|  dsp_clk                   | u2p_c/vita_rx_chain1/vita_rx_control/rx_sample_fifo/a                                                                                                            | u2p_c/vita_rx_chain1/vita_rx_control/rx_sample_fifo/SS[0]                                                                                                                                          |                1 |              4 |         4.00 |
|  dsp_clk                   | u2p_c/shared_spi/divider_sr/wb_rst_reg                                                                                                                           | u2p_c/shared_spi/bit_counter[6]_i_1_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  dsp_clk                   | u2p_c/simple_gemac_wrapper/tx_2clk_fifo/shortfifo/a                                                                                                              | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/gen_depth[2].shortfifo/a                                                                                             | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/gen_depth[3].shortfifo/a                                                                                             | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/gen_depth[5].shortfifo/a                                                                                             | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/gen_depth[6].shortfifo/a                                                                                             | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/head/a                                                                                                               | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                2 |              4 |         2.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/tail/a                                                                                                               | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[2].simple_uart_tx/bit_ctr                                                                                                                   | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                2 |              4 |         2.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[2].shortfifo/a                                                                                             | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[1].shortfifo/a                                                                                             | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[3].shortfifo/a                                                                                             | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[5].shortfifo/a                                                                                             | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[4].shortfifo/a                                                                                             | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[6].shortfifo/a                                                                                             | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/head/a                                                                                                               | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                2 |              4 |         2.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/tail/a                                                                                                               | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[3].simple_uart_tx/bit_ctr                                                                                                                   | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                2 |              4 |         2.00 |
|  wb_clk                    | u2p_c/sysctrl/POR_ctr[3]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/head/space[4]_i_1_n_0                                                                                                | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              5 |         5.00 |
|  CLK_TO_MAC_fbin           |                                                                                                                                                                  | u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                        |                2 |              5 |         2.50 |
|  wb_clk                    | u2p_c/zpu_top0/zpu_system0/my_zpu_core/full_reg_4[0]                                                                                                             | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                2 |              5 |         2.50 |
|  wb_clk                    | u2p_c/zpu_top0/zpu_system0/my_zpu_core/full_reg_8[0]                                                                                                             | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                2 |              5 |         2.50 |
|  wb_clk                    | u2p_c/zpu_top0/zpu_system0/my_zpu_core/full_reg_6[0]                                                                                                             | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              5 |         5.00 |
|  wb_clk                    | u2p_c/zpu_top0/zpu_system0/my_zpu_core/full_reg_2[0]                                                                                                             | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              5 |         5.00 |
|  wb_clk                    | u2p_c/zpu_top0/zpu_system0/my_zpu_core/mem_addr_reg[5]_3[0]                                                                                                      | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                2 |              5 |         2.50 |
|  wb_clk                    | u2p_c/zpu_top0/zpu_system0/my_zpu_core/mem_addr_reg[6]_1[0]                                                                                                      | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                2 |              5 |         2.50 |
|  wb_clk                    | u2p_c/zpu_top0/zpu_system0/my_zpu_core/mem_addr_reg[5]_2[0]                                                                                                      | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              5 |         5.00 |
|  wb_clk                    | u2p_c/zpu_top0/zpu_system0/my_zpu_core/state[4]_i_1__0_n_0                                                                                                       | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                2 |              5 |         2.50 |
|  dsp_clk                   | u2p_c/vita_tx_chain/vita_tx_deframer/short_tx_q/empty_reg__0                                                                                                     | u2p_c/vita_tx_chain/sr/SR[0]                                                                                                                                                                       |                4 |              6 |         1.50 |
|  dsp_clk                   | u2p_c/serdes/serdes_tx/serdes_tx_fifo/tail_fifo/E[0]                                                                                                             | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                2 |              6 |         3.00 |
|  dsp_clk                   | u2p_c/vita_tx_chain/dspengine_tx/dspengine_8to16/new_header[9]_i_1_n_0                                                                                           | u2p_c/vita_tx_chain/dspengine_tx/dspengine_8to16/new_header[15]_i_1_n_0                                                                                                                            |                3 |              6 |         2.00 |
|  wb_clk                    | u2p_c/i2c/byte_controller/bit_controller/FSM_sequential_c_state[4]_i_1_n_0                                                                                       |                                                                                                                                                                                                    |                3 |              6 |         2.00 |
|  dsp_clk                   | u2p_c/sfc/empty_fwft_i_reg_0[0]                                                                                                                                  | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                3 |              6 |         2.00 |
|  GMII_RX_CLK_buf_BUFG      | u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/E[0]                                                                                                     | u2p_c/simple_gemac_wrapper/simple_gemac/reset_sync_rx/SR[0]                                                                                                                                        |                1 |              6 |         6.00 |
|  CLK_TO_MAC_fbin           |                                                                                                                                                                  | u2p_c/simple_gemac_wrapper/simple_gemac/reset_sync_tx/reset_out_reg_0                                                                                                                              |                4 |              6 |         1.50 |
|  dsp_clk                   | u2p_c/sfc/empty_fwft_i_reg[0]                                                                                                                                    | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                3 |              6 |         2.00 |
|  GMII_RX_CLK_buf_BUFG      | u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/af_pause/E[0]                                                                                            | u2p_c/simple_gemac_wrapper/simple_gemac/reset_sync_rx/reset_out_reg_0[0]                                                                                                                           |                3 |              6 |         2.00 |
|  wb_clk                    | u2p_c/zpu_top0/zpu_system0/my_zpu_core/insn0                                                                                                                     |                                                                                                                                                                                                    |                4 |              6 |         1.50 |
|  wb_clk                    | u2p_c/zpu_top0/zpu_system0/my_zpu_core/mem_addr_reg[2]_rep_5[0]                                                                                                  | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                3 |              6 |         2.00 |
|  CLK_TO_MAC_fbin           | u2p_c/ext_fifo_i1/refill_randomizer_i1/full_deasserts                                                                                                            | u2p_c/vita_tx_chain/sr/rst0                                                                                                                                                                        |                1 |              7 |         7.00 |
|  wb_clk                    | u2p_c/flash_spi/clgen/E[0]                                                                                                                                       | u2p_c/flash_spi/shift/cnt[6]_i_1__0_n_0                                                                                                                                                            |                3 |              7 |         2.33 |
|  dsp_clk                   |                                                                                                                                                                  | u2p_c/vita_rx_chain1/db/dbsm/ram_reg_0                                                                                                                                                             |                2 |              7 |         3.50 |
|  dsp_clk                   |                                                                                                                                                                  | u2p_c/vita_rx_chain1/db/dbsm/ram_reg_15                                                                                                                                                            |                4 |              7 |         1.75 |
|  dsp_clk                   | u2p_c/vita_rx_chain1/dspengine_rx/dspengine_16to8/pipectrl/tail/FSM_sequential_dsp_state_reg[1]_1                                                                | u2p_c/vita_rx_chain1/dspengine_rx/dspengine_16to8/write_adr[9]_i_1__2_n_0                                                                                                                          |                2 |              7 |         3.50 |
|  dsp_clk                   | u2p_c/sfc/command_hdr_reg_reg[0]_4[0]                                                                                                                            | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                5 |              7 |         1.40 |
|  dsp_clk                   |                                                                                                                                                                  | u2p_c/vita_rx_chain0/db/dbsm/ram_reg_0                                                                                                                                                             |                4 |              7 |         1.75 |
|  dsp_clk                   |                                                                                                                                                                  | u2p_c/vita_rx_chain0/db/dbsm/ram_reg_15                                                                                                                                                            |                3 |              7 |         2.33 |
|  dsp_clk                   | u2p_c/vita_rx_chain0/dspengine_rx/dspengine_16to8/pipectrl/tail/FSM_sequential_dsp_state_reg[1]_1                                                                | u2p_c/vita_rx_chain0/dspengine_rx/dspengine_16to8/write_adr[9]_i_1__4_n_0                                                                                                                          |                2 |              7 |         3.50 |
|  dsp_clk                   | u2p_c/vita_rx_chain1/vita_rx_control/rx_sample_fifo/E[0]                                                                                                         | u2p_c/vita_rx_chain1/vita_rx_control/rx_sample_fifo/SS[0]                                                                                                                                          |                3 |              7 |         2.33 |
|  wb_clk                    | u2p_c/i2c/byte_controller/bit_controller/c_state                                                                                                                 |                                                                                                                                                                                                    |                3 |              7 |         2.33 |
|  dsp_clk                   | u2p_c/vita_tx_chain/vita_tx_control/countdown[19]_i_1_n_0                                                                                                        | u2p_c/vita_tx_chain/sr/SR[0]                                                                                                                                                                       |                3 |              7 |         2.33 |
|  dsp_clk                   | u2p_c/sfc/command_hdr_reg_reg[0]_11[0]                                                                                                                           | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                3 |              7 |         2.33 |
|  dsp_clk                   | u2p_c/vita_rx_chain0/vita_rx_control/rx_sample_fifo/E[0]                                                                                                         | u2p_c/vita_rx_chain0/vita_rx_control/rx_sample_fifo/wb_rst_reg                                                                                                                                     |                3 |              7 |         2.33 |
|  wb_clk                    | u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[3].shortfifo/read09_out                                                                                    |                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/head/write                                                                                                           |                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  dsp_clk                   | u2p_c/sfc/command_hdr_reg_reg[0]_13[0]                                                                                                                           | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                2 |              8 |         4.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/head/read018_out                                                                                                     |                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[4].shortfifo/read06_out                                                                                    |                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[1].shortfifo/read015_out                                                                                   |                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[2].shortfifo/read012_out                                                                                   |                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[2].shortfifo/read012_out                                                                                   |                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[5].shortfifo/read03_out                                                                                    |                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[3].shortfifo/read09_out                                                                                    |                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[1].simple_uart_rx/shift_now                                                                                                                 | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                3 |              8 |         2.67 |
|  wb_clk                    | u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[4].shortfifo/read06_out                                                                                    |                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[5].shortfifo/read03_out                                                                                    |                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[6].shortfifo/read0                                                                                         |                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[3].shortfifo/read09_out                                                                                    |                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[6].shortfifo/read0                                                                                         |                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[0].simple_uart_rx/shift_now                                                                                                                 | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              8 |         8.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/head/read018_out                                                                                                     |                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/head/write                                                                                                           |                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[3].simple_uart_rx/shift_now                                                                                                                 | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                2 |              8 |         4.00 |
|  dsp_clk                   | u2p_c/sfc/command_data_reg_reg[30]_0[0]                                                                                                                          | u2p_c/sfc/SR[0]                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  wb_clk                    |                                                                                                                                                                  | u2p_c/zpu_top0/zpu_system0/my_zpu_core/SR[0]                                                                                                                                                       |                5 |              8 |         1.60 |
|  wb_clk                    | u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[4].shortfifo/read06_out                                                                                    |                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[1].shortfifo/read015_out                                                                                   |                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[1].shortfifo/read018_out                                                                                   |                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[1].shortfifo/read015_out                                                                                   |                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[2].shortfifo/read012_out                                                                                   |                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[2].shortfifo/read012_out                                                                                   |                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[3].shortfifo/read09_out                                                                                    |                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  GMII_RX_CLK_buf_BUFG      | u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/pause_quanta_rcvd[15]_i_1_n_0                                                                            | u2p_c/simple_gemac_wrapper/simple_gemac/reset_sync_rx/SR[0]                                                                                                                                        |                2 |              8 |         4.00 |
|  GMII_RX_CLK_buf_BUFG      | u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/pause_quanta_rcvd[7]_i_1_n_0                                                                             | u2p_c/simple_gemac_wrapper/simple_gemac/reset_sync_rx/SR[0]                                                                                                                                        |                1 |              8 |         8.00 |
|  wb_clk                    | u2p_c/simple_gemac_wrapper/simple_gemac_wb/eth_miim/clkgen/E[0]                                                                                                  | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              8 |         8.00 |
|  GMII_RX_CLK_buf_BUFG      | u2p_c/simple_gemac_wrapper/ll8_to_fifo19/head_fifo/fifo_short/E[0]                                                                                               |                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[3].shortfifo/read09_out                                                                                    |                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[4].shortfifo/read06_out                                                                                    |                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  wb_clk                    | u2p_c/simple_gemac_wrapper/simple_gemac_wb/eth_miim/clkgen/E[1]                                                                                                  | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              8 |         8.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[5].shortfifo/read03_out                                                                                    |                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[4].shortfifo/read06_out                                                                                    |                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[5].shortfifo/read03_out                                                                                    |                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[6].shortfifo/read0                                                                                         |                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  CLK_TO_MAC_fbin           | u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/txd_pre[7]_i_1_n_0                                                                                       | u2p_c/simple_gemac_wrapper/simple_gemac/reset_sync_tx/reset_out_reg_0                                                                                                                              |                4 |              8 |         2.00 |
|  wb_clk                    | u2p_c/zpu_top0/zpu_system0/my_zpu_core/fifo_write0                                                                                                               |                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  CLK_TO_MAC_fbin           | u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/tx_state[7]_i_1_n_0                                                                                      | u2p_c/simple_gemac_wrapper/simple_gemac/reset_sync_tx/reset_out_reg_0                                                                                                                              |                4 |              8 |         2.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/head/write                                                                                                           |                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  CLK_TO_MAC_fbin           | u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/pause_dat[7]_i_1_n_0                                                                                     |                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  CLK_TO_MAC_fbin           | u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/ifg_ctr[7]_i_1_n_0                                                                                       | u2p_c/simple_gemac_wrapper/simple_gemac/reset_sync_tx/reset_out_reg_0                                                                                                                              |                3 |              8 |         2.67 |
|  wb_clk                    | u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[6].shortfifo/read0                                                                                         |                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/head/write                                                                                                           |                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/head/read018_out                                                                                                     |                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[2].simple_uart_rx/shift_now                                                                                                                 | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                1 |              8 |         8.00 |
|  wb_clk                    | u2p_c/zpu_top0/zpu_system0/my_zpu_core/mem_addr_reg[5]_12[0]                                                                                                     | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                2 |              8 |         4.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[1].shortfifo/read015_out                                                                                   |                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[2].shortfifo/read012_out                                                                                   |                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  wb_clk                    | u2p_c/zpu_top0/zpu_system0/my_zpu_core/mem_addr_reg[2]_rep_6[0]                                                                                                  | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                3 |              8 |         2.67 |
|  dsp_clk                   | u2p_c/sfc/command_data_reg_reg[30]_2[0]                                                                                                                          | u2p_c/sfc/command_data_reg_reg[30]_1[0]                                                                                                                                                            |                2 |              8 |         4.00 |
|  wb_clk                    | u2p_c/zpu_top0/zpu_system0/my_zpu_core/prer[0]                                                                                                                   |                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  wb_clk                    | u2p_c/zpu_top0/zpu_system0/my_zpu_core/prer[1]                                                                                                                   |                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[5].shortfifo/read03_out                                                                                    |                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  wb_clk                    | u2p_c/zpu_top0/zpu_system0/my_zpu_core/wb_rst_reg_12                                                                                                             |                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  wb_clk                    | u2p_c/zpu_top0/zpu_system0/my_zpu_core/wb_rst_reg_11                                                                                                             |                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/head/read018_out                                                                                                     |                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  wb_clk                    | u2p_c/zpu_top0/zpu_system0/my_zpu_core/mem_addr_reg[2]_rep_3[0]                                                                                                  |                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  wb_clk                    | u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[1].shortfifo/read015_out                                                                                   |                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  wb_clk                    | u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[6].shortfifo/read0                                                                                         |                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  GMII_RX_CLK_buf_BUFG      |                                                                                                                                                                  | u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                3 |              9 |         3.00 |
|  dsp_clk                   | u2p_c/packet_router/cpu_out_fifo/head_fifo/p_0_in6_out                                                                                                           | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                3 |              9 |         3.00 |
|  CLK_TO_MAC_fbin           | u2p_c/simple_gemac_wrapper/fifo36_to_ll8/head_fifo/write_0                                                                                                       |                                                                                                                                                                                                    |                2 |              9 |         4.50 |
|  dsp_clk                   |                                                                                                                                                                  | u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |         4.50 |
|  CLK_TO_MAC_fbin           |                                                                                                                                                                  | u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                         |                2 |              9 |         4.50 |
|  dsp_clk                   | u2p_c/serdes/serdes_tx/serdes_tx_fifo/head_fifo/p_0_in6_out                                                                                                      | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                3 |              9 |         3.00 |
|  wb_clk                    |                                                                                                                                                                  | u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                       |                4 |              9 |         2.25 |
|  dsp_clk                   | u2p_c/vita_tx_chain/db/dbsm/out_reg[0]_0                                                                                                                         | u2p_c/vita_tx_chain/dspengine_tx/dspengine_8to16/read_adr[9]_i_1_n_0                                                                                                                               |                3 |              9 |         3.00 |
|  dsp_clk                   |                                                                                                                                                                  | u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                         |                4 |              9 |         2.25 |
|  dsp_clk                   | u2p_c/serdes/serdes_tx/serdes_tx_fifo/middle_fifo/rd_addr                                                                                                        | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                3 |              9 |         3.00 |
|  dsp_clk                   | u2p_c/vita_tx_chain/db/dbsm/out_reg[0]_1[0]                                                                                                                      |                                                                                                                                                                                                    |                3 |              9 |         3.00 |
|  dsp_clk                   | u2p_c/packet_router/cpu_out_fifo/middle_fifo/rd_addr                                                                                                             | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                4 |              9 |         2.25 |
|  dsp_clk                   | u2p_c/sfc/command_hdr_reg_reg[1]_2[0]                                                                                                                            | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                4 |             10 |         2.50 |
|  dsp_clk                   | u2p_c/vita_tx_chain/dspengine_tx/dspengine_8to16/new_header[9]_i_1_n_0                                                                                           |                                                                                                                                                                                                    |                7 |             10 |         1.43 |
|  wb_clk                    | u2p_c/zpu_top0/zpu_system0/my_zpu_core/mem_addr_reg[7]_0[0]                                                                                                      | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                2 |             10 |         5.00 |
|  dsp_clk                   |                                                                                                                                                                  | u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                3 |             10 |         3.33 |
|  dsp_clk                   |                                                                                                                                                                  | u2p_c/serdes/serdes_rx/serdes_rx_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                |                3 |             10 |         3.33 |
|  dsp_clk                   |                                                                                                                                                                  | u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                         |                2 |             10 |         5.00 |
|  dsp_clk                   |                                                                                                                                                                  | u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                              |                3 |             10 |         3.33 |
|  dsp_clk                   | u2p_c/vita_rx_chain1/db/dbsm/E[0]                                                                                                                                |                                                                                                                                                                                                    |                3 |             10 |         3.33 |
|  dsp_clk                   | u2p_c/vita_rx_chain0/db/dbsm/E[0]                                                                                                                                |                                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  dsp_clk                   | u2p_c/vita_tx_chain/dspengine_tx/dspengine_8to16/write_adr[9]_i_1_n_0                                                                                            |                                                                                                                                                                                                    |                4 |             10 |         2.50 |
|  dsp_clk                   | u2p_c/vita_rx_chain0/db/dbsm/FSM_sequential_write_port_state_reg[0]_1[0]                                                                                         |                                                                                                                                                                                                    |                4 |             10 |         2.50 |
|  dsp_clk                   | u2p_c/vita_tx_chain/vita_tx_control/time_compare/E[0]                                                                                                            | u2p_c/vita_tx_chain/sr/SR[0]                                                                                                                                                                       |                3 |             10 |         3.33 |
|  GMII_RX_CLK_buf_BUFG      | u2p_c/simple_gemac_wrapper/rx_adapt/full_reg                                                                                                                     |                                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  dsp_clk                   | u2p_c/sfc/command_hdr_reg_reg[1]_11[0]                                                                                                                           | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                4 |             10 |         2.50 |
|  dsp_clk                   | u2p_c/vita_tx_chain/db/read_adr0                                                                                                                                 | u2p_c/vita_tx_chain/sr/SR[0]                                                                                                                                                                       |                3 |             10 |         3.33 |
|  CLK_TO_MAC_fbin           |                                                                                                                                                                  | u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                3 |             10 |         3.33 |
|  dsp_clk                   | u2p_c/vita_tx_chain/db/dbsm/E[0]                                                                                                                                 | u2p_c/vita_tx_chain/flusher_valve/empty_fwft_i_reg[0]                                                                                                                                              |                4 |             10 |         2.50 |
|  dsp_clk                   | u2p_c/vita_tx_chain/post_engine_buffering/middle_fifo/ram/E[0]                                                                                                   | u2p_c/vita_tx_chain/sr/SR[0]                                                                                                                                                                       |                2 |             10 |         5.00 |
|  CLK_TO_MAC_fbin           |                                                                                                                                                                  | u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                              |                4 |             10 |         2.50 |
|  dsp_clk                   | u2p_c/vita_rx_chain1/db/read_adr0                                                                                                                                | u2p_c/vita_rx_chain1/vita_rx_control/rx_sample_fifo/SS[0]                                                                                                                                          |                4 |             10 |         2.50 |
|  dsp_clk                   | u2p_c/sfc/command_hdr_reg_reg[1]_5[0]                                                                                                                            | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                5 |             10 |         2.00 |
|  dsp_clk                   | u2p_c/vita_tx_chain/post_engine_buffering/middle_fifo/rd_addr                                                                                                    | u2p_c/vita_tx_chain/sr/SR[0]                                                                                                                                                                       |                3 |             10 |         3.33 |
|  dsp_clk                   | u2p_c/vita_rx_chain0/db/dbsm/FSM_sequential_write_port_state_reg[0]_2[0]                                                                                         | u2p_c/vita_rx_chain0/vita_rx_framer/rx_pkt_fifo/SR[0]                                                                                                                                              |                2 |             10 |         5.00 |
|  dsp_clk                   | u2p_c/vita_rx_chain1/db/dbsm/FSM_sequential_write_port_state_reg[0]_2[0]                                                                                         | u2p_c/vita_rx_chain1/vita_rx_framer/rx_pkt_fifo/SR[0]                                                                                                                                              |                3 |             10 |         3.33 |
|  dsp_clk                   | u2p_c/vita_rx_chain0/db/read_adr0                                                                                                                                | u2p_c/vita_rx_chain0/vita_rx_control/rx_sample_fifo/wb_rst_reg                                                                                                                                     |                4 |             10 |         2.50 |
|  dsp_clk                   | u2p_c/vita_rx_chain1/db/dbsm/FSM_sequential_write_port_state_reg[0]_1[0]                                                                                         |                                                                                                                                                                                                    |                3 |             10 |         3.33 |
|  dsp_clk                   | u2p_c/vita_tx_chain/dspengine_tx/dspengine_8to16/FSM_onehot_dsp_state[10]_i_1_n_0                                                                                | u2p_c/vita_tx_chain/sr/SR[0]                                                                                                                                                                       |                3 |             11 |         3.67 |
|  dsp_clk                   | u2p_c/vita_rx_chain0/dspengine_rx/dspengine_16to8/new_header_0[15]                                                                                               |                                                                                                                                                                                                    |                4 |             11 |         2.75 |
|  dsp_clk                   | u2p_c/vita_tx_chain/vita_tx_deframer/short_tx_q/FSM_onehot_vita_state_reg[9][0]                                                                                  | u2p_c/vita_tx_chain/sr/SR[0]                                                                                                                                                                       |                5 |             11 |         2.20 |
|  dsp_clk                   | u2p_c/vita_rx_chain1/dspengine_rx/dspengine_16to8/new_header_0[15]                                                                                               |                                                                                                                                                                                                    |                6 |             11 |         1.83 |
|  wb_clk                    | u2p_c/i2c/byte_controller/dcnt                                                                                                                                   |                                                                                                                                                                                                    |                3 |             11 |         3.67 |
|  wb_clk                    | u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                         | u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                      |                2 |             12 |         6.00 |
|  clk_fpga_BUFG             |                                                                                                                                                                  |                                                                                                                                                                                                    |                2 |             12 |         6.00 |
|  wb_clk                    | u2p_c/zpu_top0/zpu_system0/my_zpu_core/mem_addr_reg[2]_rep_2                                                                                                     | u2p_c/zpu_top0/zpu_system0/my_zpu_core/wb_rst_reg_16                                                                                                                                               |                6 |             12 |         2.00 |
|  dsp_clk                   | u2p_c/vita_tx_chain/vita_tx_control/countdown[15]_i_2__0_n_0                                                                                                     | u2p_c/vita_tx_chain/vita_tx_deframer/short_tx_q/changed_reg[0]                                                                                                                                     |                5 |             13 |         2.60 |
|  GMII_RX_CLK_buf_BUFG      |                                                                                                                                                                  | u2p_c/simple_gemac_wrapper/simple_gemac/reset_sync_rx/SR[0]                                                                                                                                        |               10 |             13 |         1.30 |
|  wb_clk                    | u2p_c/zpu_top0/zpu_system0/my_zpu_core/p_2_out                                                                                                                   | u2p_c/zpu_top0/zpu_system0/my_zpu_core/mem_addr_reg[5]_1                                                                                                                                           |                7 |             13 |         1.86 |
|  wb_clk                    | u2p_c/simple_gemac_wrapper/simple_gemac_wb/eth_miim/clkgen/Mdc_reg_2[0]                                                                                          | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                5 |             14 |         2.80 |
|  wb_clk                    | u2p_c/zpu_top0/zpu_system0/my_zpu_core/sp[15]_i_1_n_0                                                                                                            | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |               11 |             14 |         1.27 |
|  wb_clk                    | u2p_c/uart/gen_uarts[3].simple_uart_rx/p_0_in0                                                                                                                   | u2p_c/uart/gen_uarts[3].simple_uart_rx/baud_ctr[15]_i_1__2_n_0                                                                                                                                     |                4 |             15 |         3.75 |
|  wb_clk                    | u2p_c/uart/gen_uarts[2].simple_uart_rx/p_0_in0                                                                                                                   | u2p_c/uart/gen_uarts[2].simple_uart_rx/baud_ctr[15]_i_1__1_n_0                                                                                                                                     |                4 |             15 |         3.75 |
|  dsp_clk                   | u2p_c/vita_rx_chain1/vita_rx_framer/rx_pkt_fifo/sample_ctr1_in                                                                                                   | u2p_c/vita_rx_chain1/vita_rx_framer/sample_ctr[15]_i_1_n_0                                                                                                                                         |                4 |             15 |         3.75 |
|  dsp_clk                   | u2p_c/vita_rx_chain0/vita_rx_framer/rx_pkt_fifo/sample_ctr1_in                                                                                                   | u2p_c/vita_rx_chain0/vita_rx_framer/sample_ctr[15]_i_1__0_n_0                                                                                                                                      |                4 |             15 |         3.75 |
|  dsp_clk                   | u2p_c/packet_router/cpu_to_wb/sreg/out_reg[0]_0                                                                                                                  | u2p_c/packet_router/cpu_to_wb/sreg/FSM_onehot_wr_state_reg[0]                                                                                                                                      |                4 |             15 |         3.75 |
|  wb_clk                    | u2p_c/uart/gen_uarts[0].simple_uart_rx/p_0_in0                                                                                                                   | u2p_c/uart/gen_uarts[0].simple_uart_rx/baud_ctr[15]_i_1_n_0                                                                                                                                        |                4 |             15 |         3.75 |
|  wb_clk                    | u2p_c/uart/gen_uarts[1].simple_uart_rx/p_0_in0                                                                                                                   | u2p_c/uart/gen_uarts[1].simple_uart_rx/baud_ctr[15]_i_1__0_n_0                                                                                                                                     |                4 |             15 |         3.75 |
|  dsp_clk                   | u2p_c/packet_router/cpu_to_wb/sreg/out_reg[2]_0                                                                                                                  | u2p_c/packet_router/cpu_to_wb/sreg/FSM_onehot_rd_state_reg[2]_0                                                                                                                                    |                4 |             15 |         3.75 |
|  wb_clk                    |                                                                                                                                                                  | u2p_c/uart/gen_uarts[3].simple_uart_tx/baud_ctr[0]_i_1__6_n_0                                                                                                                                      |                4 |             16 |         4.00 |
|  wb_clk                    | u2p_c/i2c/byte_controller/bit_controller/cnt[15]_i_1_n_0                                                                                                         |                                                                                                                                                                                                    |                5 |             16 |         3.20 |
|  CLK_TO_MAC_fbin           |                                                                                                                                                                  | u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/crc/SS[0]                                                                                                                                  |                4 |             16 |         4.00 |
|  GMII_RX_CLK_buf_BUFG      |                                                                                                                                                                  | u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/crc_check/SS[0]                                                                                                                            |                4 |             16 |         4.00 |
|  wb_clk                    | u2p_c/zpu_top0/zpu_system0/my_zpu_core/idim_flag_reg_1                                                                                                           | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |               14 |             16 |         1.14 |
|  GMII_RX_CLK_buf_BUFG      | u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/tail_fifo/E[0]                                                                                                    |                                                                                                                                                                                                    |                2 |             16 |         8.00 |
|  GMII_RX_CLK_buf_BUFG      | u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/head_fifo/E[0]                                                                                                    |                                                                                                                                                                                                    |                2 |             16 |         8.00 |
|  dsp_clk                   |                                                                                                                                                                  | u2p_c/tx_frontend/sr_4/p_0_in1_in                                                                                                                                                                  |                5 |             16 |         3.20 |
|  dsp_clk                   |                                                                                                                                                                  | u2p_c/tx_frontend/sr_4/out_reg[7]_0                                                                                                                                                                |                7 |             16 |         2.29 |
|  dsp_clk                   | u2p_c/packet_router/cpu_to_wb/sreg/out_reg[3]_0[0]                                                                                                               |                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  wb_clk                    | u2p_c/zpu_top0/zpu_system0/my_zpu_core/mem_addr_reg[5]_11[0]                                                                                                     | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                5 |             16 |         3.20 |
|  dsp_clk                   | u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                   | u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                              |                3 |             16 |         5.33 |
|  dsp_clk                   | u2p_c/serdes/serdes_fc_tx/p_0_in0                                                                                                                                | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                5 |             16 |         3.20 |
|  wb_clk                    | u2p_c/zpu_top0/zpu_system0/my_zpu_core/mem_addr_reg[6]_6[0]                                                                                                      | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                4 |             16 |         4.00 |
|  wb_clk                    | u2p_c/zpu_top0/zpu_system0/my_zpu_core/mem_addr_reg[6]_7[0]                                                                                                      | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                3 |             16 |         5.33 |
|  wb_clk                    | u2p_c/zpu_top0/zpu_system0/my_zpu_core/mem_addr_reg[2]_6[0]                                                                                                      | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                5 |             16 |         3.20 |
|  wb_clk                    | u2p_c/zpu_top0/zpu_system0/my_zpu_core/mem_addr_reg[5]_10[0]                                                                                                     | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                6 |             16 |         2.67 |
|  wb_clk                    | u2p_c/zpu_top0/zpu_system0/my_zpu_core/mem_addr_reg[3]_rep_2[0]                                                                                                  | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                8 |             16 |         2.00 |
|  dsp_clk                   | u2p_c/vita_rx_chain1/dspengine_rx/dspengine_16to8/new_header_0[31]                                                                                               |                                                                                                                                                                                                    |                6 |             16 |         2.67 |
|  wb_clk                    | u2p_c/zpu_top0/zpu_system0/my_zpu_core/mem_addr_reg[5]_4[0]                                                                                                      | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                5 |             16 |         3.20 |
|  dsp_clk                   | u2p_c/vita_rx_chain1/dspengine_rx/dspengine_16to8/pipectrl/tail/E[0]                                                                                             |                                                                                                                                                                                                    |                5 |             16 |         3.20 |
|  dsp_clk                   | u2p_c/sfc/command_hdr_reg_reg[0]_0[0]                                                                                                                            | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                3 |             16 |         5.33 |
|  dsp_clk                   | u2p_c/sfc/command_hdr_reg_reg[1]_14[0]                                                                                                                           | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                2 |             16 |         8.00 |
|  wb_clk                    | u2p_c/zpu_top0/zpu_system0/my_zpu_core/mem_addr_reg[2]_rep_4[0]                                                                                                  | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                6 |             16 |         2.67 |
|  dsp_clk                   | u2p_c/sfc/command_hdr_reg_reg[0]_7[0]                                                                                                                            | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                4 |             16 |         4.00 |
|  dsp_clk                   | u2p_c/shared_spi/sclk_counter[15]_i_2_n_0                                                                                                                        | u2p_c/shared_spi/sclk_counter[15]_i_1_n_0                                                                                                                                                          |                3 |             16 |         5.33 |
|  dsp_clk                   | u2p_c/vita_rx_chain0/dspengine_rx/dspengine_16to8/pipectrl/tail/E[0]                                                                                             |                                                                                                                                                                                                    |                5 |             16 |         3.20 |
|  dsp_clk                   | u2p_c/vita_rx_chain0/dspengine_rx/dspengine_16to8/new_header_0[31]                                                                                               |                                                                                                                                                                                                    |                6 |             16 |         2.67 |
|  dsp_clk                   | u2p_c/vita_tx_chain/vita_tx_deframer/short_tx_q/E[0]                                                                                                             |                                                                                                                                                                                                    |                6 |             16 |         2.67 |
|  wb_clk                    | u2p_c/zpu_top0/zpu_system0/my_zpu_core/pc[15]_i_1_n_0                                                                                                            | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |               13 |             16 |         1.23 |
|  wb_clk                    |                                                                                                                                                                  | u2p_c/uart/gen_uarts[0].simple_uart_tx/baud_ctr[0]_i_1__3_n_0                                                                                                                                      |                4 |             16 |         4.00 |
|  wb_clk                    |                                                                                                                                                                  | u2p_c/uart/gen_uarts[1].simple_uart_tx/baud_ctr[0]_i_1__4_n_0                                                                                                                                      |                4 |             16 |         4.00 |
|  wb_clk                    | u2p_c/simple_gemac_wrapper/simple_gemac_wb/eth_miim/E[0]                                                                                                         | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                3 |             16 |         5.33 |
|  wb_clk                    |                                                                                                                                                                  | u2p_c/uart/gen_uarts[2].simple_uart_tx/baud_ctr[0]_i_1__5_n_0                                                                                                                                      |                4 |             16 |         4.00 |
|  dsp_clk                   | u2p_c/sfc/command_hdr_reg_reg[2]_6[0]                                                                                                                            | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                4 |             17 |         4.25 |
|  dsp_clk                   |                                                                                                                                                                  | u2p_c/duc_chain/small_hb_interp_i/final_round/out_reg[18]_0                                                                                                                                        |                5 |             17 |         3.40 |
|  dsp_clk                   | u2p_c/sfc/goreg_dm.dout_i_reg[32][0]                                                                                                                             | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                5 |             17 |         3.40 |
|  dsp_clk                   |                                                                                                                                                                  | u2p_c/duc_chain/small_hb_interp_q/final_round/out_reg[18]_0                                                                                                                                        |                5 |             17 |         3.40 |
|  dsp_clk                   | u2p_c/ddc_chain0/small_hb_q/go_d1                                                                                                                                |                                                                                                                                                                                                    |                6 |             17 |         2.83 |
|  dsp_clk                   | u2p_c/ddc_chain0/hb_i/round_in/add2_and_clip_reg/strobe_out_reg_2                                                                                                |                                                                                                                                                                                                    |                3 |             17 |         5.67 |
|  dsp_clk                   | u2p_c/ddc_chain1/small_hb_q/go_d1                                                                                                                                |                                                                                                                                                                                                    |                4 |             17 |         4.25 |
|  dsp_clk                   | u2p_c/ddc_chain1/small_hb_i/go_d1                                                                                                                                |                                                                                                                                                                                                    |                3 |             17 |         5.67 |
|  dsp_clk                   | u2p_c/ddc_chain1/hb_i/round_in/add2_and_clip_reg/strobe_out_reg_2                                                                                                |                                                                                                                                                                                                    |                3 |             17 |         5.67 |
|  dsp_clk                   | u2p_c/ddc_chain1/hb_i/round_in/add2_and_clip_reg/write                                                                                                           |                                                                                                                                                                                                    |                3 |             17 |         5.67 |
|  dsp_clk                   | u2p_c/ddc_chain0/hb_i/round_in/add2_and_clip_reg/write                                                                                                           |                                                                                                                                                                                                    |                3 |             17 |         5.67 |
|  dsp_clk                   | u2p_c/ddc_chain0/small_hb_i/go_d1                                                                                                                                |                                                                                                                                                                                                    |                6 |             17 |         2.83 |
|  dsp_clk                   | u2p_c/sfc/command_hdr_reg_reg[1]_9[0]                                                                                                                            | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                5 |             18 |         3.60 |
|  dsp_clk                   | u2p_c/sfc/command_hdr_reg_reg[1]_8[0]                                                                                                                            | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                3 |             18 |         6.00 |
|  dsp_clk                   | u2p_c/sfc/command_hdr_reg_reg[2]_3[0]                                                                                                                            | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                5 |             18 |         3.60 |
|  dsp_clk                   | u2p_c/serdes/serdes_rx/serdes_rx_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]     | u2p_c/serdes/serdes_rx/serdes_rx_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                |                5 |             18 |         3.60 |
|  dsp_clk                   |                                                                                                                                                                  | u2p_c/shared_spi/sen_reg[8]_i_1_n_0                                                                                                                                                                |                4 |             18 |         4.50 |
|  dsp_clk                   | u2p_c/sfc/command_hdr_reg_reg[1]_6[0]                                                                                                                            | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                6 |             18 |         3.00 |
|  dsp_clk                   | u2p_c/packet_router/udp_prot_eng_tx/head_fifo/E[0]                                                                                                               |                                                                                                                                                                                                    |                7 |             18 |         2.57 |
|  dsp_clk                   | u2p_c/duc_chain/hb_interp_q/clipped_reg_n_0                                                                                                                      | u2p_c/duc_chain/hb_interp_q/acc/phase_d4_reg[1]                                                                                                                                                    |                3 |             18 |         6.00 |
|  dsp_clk                   | u2p_c/sfc/command_hdr_reg_reg[1]_7[0]                                                                                                                            | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                5 |             18 |         3.60 |
|  dsp_clk                   | u2p_c/sfc/command_hdr_reg_reg[2]_2[0]                                                                                                                            | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                6 |             18 |         3.00 |
|  CLK_TO_MAC_fbin           | u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]   | u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                4 |             18 |         4.50 |
|  CLK_TO_MAC_fbin           | u2p_c/simple_gemac_wrapper/ethtx_realign/p_3_in                                                                                                                  | u2p_c/simple_gemac_wrapper/simple_gemac/reset_sync_tx/reset_out_reg_0                                                                                                                              |                3 |             18 |         6.00 |
|  dsp_clk                   | u2p_c/duc_chain/hb_interp_i/clipped_reg_n_0                                                                                                                      | u2p_c/duc_chain/hb_interp_i/acc/phase_d4_reg[1]                                                                                                                                                    |                3 |             18 |         6.00 |
|  CLK_TO_MAC_fbin           | u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/space_avail_reg[0]                                                                                                     | u2p_c/vita_tx_chain/sr/rst0                                                                                                                                                                        |                3 |             18 |         6.00 |
|  dsp_clk                   | u2p_c/sfc/command_hdr_reg_reg[1]_3[0]                                                                                                                            | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                5 |             18 |         3.60 |
|  dsp_clk                   | u2p_c/ddc_chain1/hb_i/selected_stb                                                                                                                               |                                                                                                                                                                                                    |                6 |             19 |         3.17 |
|  dsp_clk                   | u2p_c/ddc_chain0/hb_i/selected_stb                                                                                                                               |                                                                                                                                                                                                    |                6 |             19 |         3.17 |
|  dsp_clk                   | u2p_c/ddc_chain1/hb_q/selected_stb                                                                                                                               |                                                                                                                                                                                                    |                7 |             19 |         2.71 |
|  dsp_clk                   | u2p_c/ddc_chain0/hb_q/selected_stb                                                                                                                               |                                                                                                                                                                                                    |                6 |             19 |         3.17 |
|  GMII_RX_CLK_buf_BUFG      | u2p_c/simple_gemac_wrapper/ll8_to_fifo19/head_fifo/fifo_short/write                                                                                              |                                                                                                                                                                                                    |                3 |             19 |         6.33 |
|  GMII_RX_CLK_buf_BUFG      | u2p_c/simple_gemac_wrapper/ll8_to_fifo19/tail_fifo/empty_reg_1                                                                                                   |                                                                                                                                                                                                    |                4 |             19 |         4.75 |
|  CLK_TO_MAC_fbin           | u2p_c/ext_fifo_i1/refill_randomizer_i1/E[0]                                                                                                                      | u2p_c/vita_tx_chain/sr/rst0                                                                                                                                                                        |                6 |             19 |         3.17 |
|  wb_clk                    | u2p_c/simple_gemac_wrapper/simple_gemac_wb/eth_miim/clkgen/Mdc_reg_1                                                                                             | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                4 |             19 |         4.75 |
|  dsp_clk                   | u2p_c/vita_tx_chain/sr/changed_reg_1[0]                                                                                                                          |                                                                                                                                                                                                    |                9 |             19 |         2.11 |
|  CLK_TO_MAC_fbin           | u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                   | u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                              |                4 |             20 |         5.00 |
|  dsp_clk                   | u2p_c/sfc/command_hdr_reg_reg[1]_13[0]                                                                                                                           | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                5 |             20 |         4.00 |
|  dsp_clk                   | u2p_c/sfc/command_hdr_reg_reg[0]_12[0]                                                                                                                           | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |               10 |             22 |         2.20 |
|  CLK_TO_MAC_fbin           | u2p_c/simple_gemac_wrapper/simple_gemac/flow_ctrl_tx/pause_quanta_counter[0]_i_1_n_0                                                                             | u2p_c/simple_gemac_wrapper/simple_gemac/reset_sync_tx/reset_out_reg_0                                                                                                                              |                6 |             22 |         3.67 |
|  dsp_clk                   | u2p_c/sfc/command_hdr_reg_reg[0]_5[0]                                                                                                                            | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |               13 |             22 |         1.69 |
|  dsp_clk                   | u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]    | u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                6 |             22 |         3.67 |
|  dsp_clk                   |                                                                                                                                                                  | u2p_c/ddc_chain1/cordic/cordic_stage19/yo_reg[24]_0                                                                                                                                                |                3 |             23 |         7.67 |
|  dsp_clk                   |                                                                                                                                                                  | u2p_c/ddc_chain0/cordic/cordic_stage19/yo_reg[24]_0                                                                                                                                                |                3 |             23 |         7.67 |
|  dsp_clk                   |                                                                                                                                                                  | u2p_c/ddc_chain0/cordic/cordic_stage19/xo_reg[24]_0                                                                                                                                                |                3 |             23 |         7.67 |
|  dsp_clk                   |                                                                                                                                                                  | u2p_c/ddc_chain1/cordic/cordic_stage19/xo_reg[24]_0                                                                                                                                                |                3 |             23 |         7.67 |
|  dsp_clk                   |                                                                                                                                                                  | u2p_c/ddc_chain0/sr_3/SR[0]                                                                                                                                                                        |                6 |             24 |         4.00 |
|  dsp_clk                   |                                                                                                                                                                  | u2p_c/vita_rx_chain1/vita_rx_control/rx_sample_fifo/SS[0]                                                                                                                                          |               11 |             24 |         2.18 |
|  dsp_clk                   |                                                                                                                                                                  | u2p_c/ddc_chain1/sr_3/SR[0]                                                                                                                                                                        |                7 |             24 |         3.43 |
|  dsp_clk                   | u2p_c/sfc/p_0_in1_out                                                                                                                                            |                                                                                                                                                                                                    |                3 |             24 |         8.00 |
|  dsp_clk                   | u2p_c/sfc/command_hdr_reg_reg[2]_1[0]                                                                                                                            | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                6 |             24 |         4.00 |
|  dsp_clk                   | u2p_c/sfc/command_hdr_reg_reg[2]_0[0]                                                                                                                            | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                8 |             24 |         3.00 |
|  dsp_clk                   |                                                                                                                                                                  | u2p_c/vita_rx_chain0/vita_rx_control/rx_sample_fifo/wb_rst_reg                                                                                                                                     |                9 |             24 |         2.67 |
|  dsp_clk                   | u2p_c/sfc/command_hdr_reg_reg[0]_17[0]                                                                                                                           | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                7 |             25 |         3.57 |
|  dsp_clk                   |                                                                                                                                                                  | u2p_c/vita_tx_chain/sr/SR[0]                                                                                                                                                                       |               15 |             27 |         1.80 |
|  dsp_clk                   | u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                           | u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                        |                5 |             27 |         5.40 |
|  CLK_TO_MAC_fbin           | u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                           | u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                        |                5 |             27 |         5.40 |
|  dsp_clk                   | u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]           | u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                        |                6 |             27 |         4.50 |
|  dsp_clk                   | u2p_c/vita_rx_chain0/vita_rx_control/rx_sample_fifo/strobe_out_reg[0]                                                                                            | u2p_c/vita_rx_chain0/vita_rx_control/rx_sample_fifo/wb_rst_reg                                                                                                                                     |               19 |             28 |         1.47 |
|  dsp_clk                   | u2p_c/vita_rx_chain1/vita_rx_control/rx_sample_fifo/strobe_out_reg[0]                                                                                            | u2p_c/vita_rx_chain1/vita_rx_control/rx_sample_fifo/SS[0]                                                                                                                                          |               16 |             28 |         1.75 |
|  dsp_clk                   | u2p_c/ddc_chain1/small_hb_i/go_d4                                                                                                                                | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                4 |             30 |         7.50 |
|  dsp_clk                   | u2p_c/ddc_chain1/small_hb_q/accum[0]_i_1__2_n_0                                                                                                                  | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                8 |             30 |         3.75 |
|  dsp_clk                   | u2p_c/ddc_chain0/small_hb_i/go_d4                                                                                                                                | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                6 |             30 |         5.00 |
|  dsp_clk                   | u2p_c/ddc_chain0/small_hb_q/accum[0]_i_1__0_n_0                                                                                                                  | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                8 |             30 |         3.75 |
|  dsp_clk                   | u2p_c/ddc_chain1/small_hb_q/go_d4                                                                                                                                | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                6 |             30 |         5.00 |
|  dsp_clk                   | u2p_c/ddc_chain0/small_hb_q/go_d4                                                                                                                                | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                6 |             30 |         5.00 |
|  dsp_clk                   | u2p_c/vita_rx_chain0/dspengine_rx/dspengine_16to8/pipectrl/tail/FSM_sequential_dsp_state_reg[1]_0                                                                | u2p_c/vita_rx_chain0/dspengine_rx/dspengine_16to8/new_trailer[31]_i_1__0_n_0                                                                                                                       |               10 |             30 |         3.00 |
|  dsp_clk                   | u2p_c/ddc_chain1/small_hb_i/accum[0]_i_1__1_n_0                                                                                                                  | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                8 |             30 |         3.75 |
|  dsp_clk                   | u2p_c/sfc/command_data_reg_reg[30]_0[0]                                                                                                                          | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                8 |             30 |         3.75 |
|  dsp_clk                   | u2p_c/ddc_chain0/small_hb_i/accum[0]_i_1_n_0                                                                                                                     | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                8 |             30 |         3.75 |
|  dsp_clk                   | u2p_c/sfc/command_data_reg_reg[30]_2[0]                                                                                                                          | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                8 |             30 |         3.75 |
|  dsp_clk                   | u2p_c/vita_rx_chain1/dspengine_rx/dspengine_16to8/pipectrl/tail/FSM_sequential_dsp_state_reg[1]_0                                                                | u2p_c/vita_rx_chain1/dspengine_rx/dspengine_16to8/new_trailer[31]_i_1_n_0                                                                                                                          |                9 |             30 |         3.33 |
|  dsp_clk                   | u2p_c/vita_tx_chain/trigger_context_pkt/sr_packets/out_reg[31]_0                                                                                                 | u2p_c/vita_tx_chain/trigger_context_pkt/packet_count[0]_i_1_n_0                                                                                                                                    |                8 |             31 |         3.88 |
|  dsp_clk                   | u2p_c/vita_tx_chain/trigger_context_pkt/sr_cycles/Q[0]                                                                                                           | u2p_c/vita_tx_chain/trigger_context_pkt/packet_count[0]_i_1_n_0                                                                                                                                    |                8 |             31 |         3.88 |
|  wb_clk                    | u2p_c/zpu_top0/zpu_system0/my_zpu_core/binaryOpResult0                                                                                                           | u2p_c/zpu_top0/zpu_system0/my_zpu_core/binaryOpResult[31]_i_1_n_0                                                                                                                                  |                8 |             31 |         3.88 |
|  dsp_clk                   | u2p_c/shared_spi/config_sr/FSM_sequential_state_reg[0]                                                                                                           |                                                                                                                                                                                                    |                9 |             31 |         3.44 |
|  dsp_clk                   |                                                                                                                                                                  | u2p_c/vita_tx_chain/vita_tx_control/wb_rst_reg_0                                                                                                                                                   |                8 |             32 |         4.00 |
|  dsp_clk                   | u2p_c/sfc/in_ticks_reg[63]                                                                                                                                       |                                                                                                                                                                                                    |                5 |             32 |         6.40 |
|  dsp_clk                   | u2p_c/sfc/E[0]                                                                                                                                                   | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                6 |             32 |         5.33 |
|  dsp_clk                   | u2p_c/sfc/command_hdr_reg_reg[1]_17[0]                                                                                                                           | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                8 |             32 |         4.00 |
|  dsp_clk                   | u2p_c/sfc/command_hdr_reg_reg[0]_2[0]                                                                                                                            | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                5 |             32 |         6.40 |
|  dsp_clk                   | u2p_c/sfc/command_hdr_reg_reg[0]_10[0]                                                                                                                           | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                7 |             32 |         4.57 |
|  dsp_clk                   | u2p_c/sfc/command_hdr_reg_reg[1]_16[0]                                                                                                                           | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                7 |             32 |         4.57 |
|  dsp_clk                   | u2p_c/sfc/command_hdr_reg_reg[0]_14[0]                                                                                                                           | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                7 |             32 |         4.57 |
|  dsp_clk                   | u2p_c/sfc/command_hdr_reg_reg[0]_15[0]                                                                                                                           | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                7 |             32 |         4.57 |
|  dsp_clk                   | u2p_c/sfc/command_hdr_reg_reg[0]_9[0]                                                                                                                            | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                8 |             32 |         4.00 |
|  dsp_clk                   | u2p_c/sfc/command_hdr_reg_reg[1]_12[0]                                                                                                                           | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                6 |             32 |         5.33 |
|  dsp_clk                   | u2p_c/sfc/command_hdr_reg_reg[0]_3[0]                                                                                                                            | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                5 |             32 |         6.40 |
|  dsp_clk                   | u2p_c/sfc/command_hdr_reg_reg[1]_1[0]                                                                                                                            | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                7 |             32 |         4.57 |
|  wb_clk                    | decodeWord_reg[31]_i_6_n_0                                                                                                                                       |                                                                                                                                                                                                    |               16 |             32 |         2.00 |
|  dsp_clk                   | u2p_c/sfc/command_hdr_reg_reg[0]_16[0]                                                                                                                           | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |               13 |             32 |         2.46 |
|  dsp_clk                   | u2p_c/vita_tx_chain/vita_tx_deframer/FSM_onehot_vita_state_reg_n_0_[6]                                                                                           |                                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  dsp_clk                   | u2p_c/sfc/in_data_reg[31]_i_1_n_0                                                                                                                                |                                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  dsp_clk                   | u2p_c/sfc/command_hdr_reg_reg[0]_8[0]                                                                                                                            | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |               18 |             32 |         1.78 |
|  dsp_clk                   | u2p_c/sfc/command_hdr_reg_reg[1]_10[0]                                                                                                                           | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                8 |             32 |         4.00 |
|  dsp_clk                   | u2p_c/vita_tx_chain/vita_tx_deframer/FSM_onehot_vita_state_reg_n_0_[7]                                                                                           |                                                                                                                                                                                                    |                6 |             32 |         5.33 |
|  wb_clk                    | u2p_c/zpu_top0/zpu_system0/my_zpu_core/decodeWord0                                                                                                               |                                                                                                                                                                                                    |               10 |             32 |         3.20 |
|  dsp_clk                   | u2p_c/sfc/command_hdr_reg_reg[1]_18[0]                                                                                                                           | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                9 |             32 |         3.56 |
|  dsp_clk                   | u2p_c/sfc/command_hdr_reg_reg[1]_4[0]                                                                                                                            | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                8 |             32 |         4.00 |
|  dsp_clk                   | u2p_c/vita_tx_chain/vita_tx_deframer/seqnum_reg0                                                                                                                 | u2p_c/vita_tx_chain/sr_streamid/SS[0]                                                                                                                                                              |                9 |             32 |         3.56 |
|  dsp_clk                   | u2p_c/sfc/command_hdr_reg_reg[1]_15[0]                                                                                                                           | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                6 |             32 |         5.33 |
|  dsp_clk                   | u2p_c/sfc/command_hdr_reg_reg[0]_6[0]                                                                                                                            | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                7 |             32 |         4.57 |
|  dsp_clk                   | u2p_c/vita_tx_chain/dspengine_tx/dspengine_8to16/new_trailer[31]_i_1_n_0                                                                                         |                                                                                                                                                                                                    |               14 |             32 |         2.29 |
| ~dsp_clk                   |                                                                                                                                                                  |                                                                                                                                                                                                    |               14 |             32 |         2.29 |
|  dsp_clk                   | u2p_c/sfc/in_hdr_reg[31]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  wb_clk                    | u2p_c/zpu_top0/zpu_system0/my_zpu_core/mem_addr_reg[3]_0[0]                                                                                                      | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                8 |             32 |         4.00 |
|  dsp_clk                   | u2p_c/sfc/goreg_dm.dout_i_reg[34]                                                                                                                                | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |               19 |             32 |         1.68 |
|  dsp_clk                   | u2p_c/sfc/in_ticks_reg[31]                                                                                                                                       |                                                                                                                                                                                                    |                7 |             32 |         4.57 |
|  dsp_clk                   | u2p_c/sfc/command_hdr_reg_reg[0]_18[0]                                                                                                                           | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                7 |             32 |         4.57 |
|  dsp_clk                   | u2p_c/sfc/command_hdr_reg_reg[0]_19[0]                                                                                                                           | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                7 |             32 |         4.57 |
|  wb_clk                    | u2p_c/zpu_top0/zpu_system0/my_zpu_core/mem_addr_reg[2]_1[0]                                                                                                      | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                7 |             32 |         4.57 |
|  dsp_clk                   | u2p_c/sfc/command_hdr_reg_reg[0]_1[0]                                                                                                                            | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |               22 |             32 |         1.45 |
|  dsp_clk                   | u2p_c/shared_spi/divider_sr/E[0]                                                                                                                                 |                                                                                                                                                                                                    |                5 |             32 |         6.40 |
|  wb_clk                    | u2p_c/wbicapetwo/o_wb_data[31]_i_1_n_0                                                                                                                           |                                                                                                                                                                                                    |                7 |             32 |         4.57 |
|  wb_clk                    | u2p_c/zpu_top0/zpu_system0/my_zpu_core/mem_addr_reg[2]_0[0]                                                                                                      | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                8 |             32 |         4.00 |
|  wb_clk                    | u2p_c/zpu_top0/zpu_system0/my_zpu_core/mem_addr_reg[6]_8[0]                                                                                                      | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                8 |             32 |         4.00 |
|  CLK_TO_MAC_fbin           | u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/crc/calc_crc                                                                                             | u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/crc/SS[0]                                                                                                                                  |               12 |             32 |         2.67 |
|  dsp_clk                   | u2p_c/duc_chain/strobe_tx                                                                                                                                        | u2p_c/vita_tx_chain/vita_tx_control/sample_held[31]_i_1_n_0                                                                                                                                        |                5 |             32 |         6.40 |
|  wb_clk                    | u2p_c/zpu_top0/zpu_system0/my_zpu_core/state_reg[0]_0[0]                                                                                                         | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |               17 |             32 |         1.88 |
|  GMII_RX_CLK_buf_BUFG      | u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/crc_check/crc_reg[31]_i_2__0_n_0                                                                         | u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/crc_check/SS[0]                                                                                                                            |               11 |             32 |         2.91 |
|  wb_clk                    | u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA[31]_i_1_n_0                                                                                                        |                                                                                                                                                                                                    |               17 |             32 |         1.88 |
|  wb_clk                    | u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackB[31]_i_1_n_0                                                                                                        |                                                                                                                                                                                                    |               20 |             32 |         1.60 |
|  wb_clk                    | u2p_c/zpu_top0/zpu_system0/my_zpu_core/E[0]                                                                                                                      | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |               11 |             32 |         2.91 |
|  dsp_clk                   |                                                                                                                                                                  | u2p_c/ddc_chain1/clip_prod_q/out[32]_i_1__2_n_0                                                                                                                                                    |                5 |             33 |         6.60 |
|  dsp_clk                   | u2p_c/sfc/result_fifo/empty_reg_1                                                                                                                                |                                                                                                                                                                                                    |                5 |             33 |         6.60 |
|  dsp_clk                   | u2p_c/vita_tx_chain/gen_tx_err_pkt/ctxt_fifo/write                                                                                                               |                                                                                                                                                                                                    |                5 |             33 |         6.60 |
|  dsp_clk                   | u2p_c/vita_tx_chain/gen_tx_err_pkt/ctxt_fifo/gen_srl16[0].srl16e_i_1__35_n_0                                                                                     |                                                                                                                                                                                                    |                5 |             33 |         6.60 |
|  dsp_clk                   | u2p_c/vita_tx_chain/gen_flow_pkt/ctxt_fifo/write                                                                                                                 |                                                                                                                                                                                                    |                5 |             33 |         6.60 |
|  dsp_clk                   | u2p_c/vita_tx_chain/gen_flow_pkt/ctxt_fifo/gen_srl16[0].srl16e_i_1__34_n_0                                                                                       |                                                                                                                                                                                                    |                5 |             33 |         6.60 |
|  dsp_clk                   |                                                                                                                                                                  | u2p_c/ddc_chain0/clip_prod_q/out[32]_i_1__0_n_0                                                                                                                                                    |                5 |             33 |         6.60 |
|  GMII_RX_CLK_buf_BUFG      | u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]            | u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                         |                7 |             33 |         4.71 |
|  dsp_clk                   | u2p_c/packet_router/_com_output_combiner2/mux_fifo/write                                                                                                         |                                                                                                                                                                                                    |                5 |             33 |         6.60 |
|  dsp_clk                   | u2p_c/packet_router/_com_output_combiner2/mux_fifo_in1/write                                                                                                     |                                                                                                                                                                                                    |                5 |             33 |         6.60 |
|  dsp_clk                   | u2p_c/packet_router/_com_output_combiner0/mux_fifo/write                                                                                                         |                                                                                                                                                                                                    |                5 |             33 |         6.60 |
|  dsp_clk                   | u2p_c/packet_router/_com_output_combiner0/mux_fifo_in1/write                                                                                                     |                                                                                                                                                                                                    |                5 |             33 |         6.60 |
|  dsp_clk                   | u2p_c/packet_router/cpu_to_wb/write                                                                                                                              |                                                                                                                                                                                                    |                5 |             33 |         6.60 |
|  dsp_clk                   | u2p_c/vita_tx_chain/mux_err_and_flow/mux_fifo/empty_reg_1                                                                                                        |                                                                                                                                                                                                    |                5 |             33 |         6.60 |
|  dsp_clk                   | u2p_c/vita_tx_chain/mux_err_and_flow/mux_fifo_in1/write                                                                                                          |                                                                                                                                                                                                    |                5 |             33 |         6.60 |
|  dsp_clk                   | u2p_c/vita_tx_chain/post_engine_buffering/tail_fifo/write                                                                                                        |                                                                                                                                                                                                    |                5 |             33 |         6.60 |
|  dsp_clk                   |                                                                                                                                                                  | u2p_c/ddc_chain0/clip_prod_i/out[32]_i_1_n_0                                                                                                                                                       |                5 |             33 |         6.60 |
|  dsp_clk                   |                                                                                                                                                                  | u2p_c/ddc_chain1/clip_prod_i/out[32]_i_1__1_n_0                                                                                                                                                    |                5 |             33 |         6.60 |
|  dsp_clk                   | u2p_c/packet_router/cpu_out_fifo/middle_fifo/write                                                                                                               |                                                                                                                                                                                                    |                5 |             34 |         6.80 |
|  dsp_clk                   | u2p_c/packet_router/com_out_xbar/write_3                                                                                                                         |                                                                                                                                                                                                    |                5 |             34 |         6.80 |
|  wb_clk                    | u2p_c/zpu_top0/zpu_system0/my_zpu_core/multResult_reg_i_1_n_0                                                                                                    |                                                                                                                                                                                                    |                7 |             34 |         4.86 |
|  dsp_clk                   | u2p_c/vita_rx_chain1/vita_rx_framer/rx_pkt_fifo/write                                                                                                            |                                                                                                                                                                                                    |                5 |             34 |         6.80 |
|  dsp_clk                   | u2p_c/vita_rx_chain0/vita_rx_framer/rx_pkt_fifo/write                                                                                                            |                                                                                                                                                                                                    |                5 |             34 |         6.80 |
|  dsp_clk                   | u2p_c/packet_router/com_output_source/mux_fifo/write                                                                                                             |                                                                                                                                                                                                    |                6 |             35 |         5.83 |
|  dsp_clk                   | u2p_c/packet_router/com_output_source/mux_fifo_in1/write                                                                                                         |                                                                                                                                                                                                    |                5 |             35 |         7.00 |
|  dsp_clk                   | u2p_c/packet_router/_com_output_combiner1/mux_fifo/write                                                                                                         |                                                                                                                                                                                                    |                5 |             35 |         7.00 |
|  dsp_clk                   | u2p_c/packet_router/_com_output_combiner1/mux_fifo_in1/write                                                                                                     |                                                                                                                                                                                                    |                5 |             35 |         7.00 |
|  dsp_clk                   | u2p_c/vita_rx_chain1/db/write                                                                                                                                    |                                                                                                                                                                                                    |                5 |             35 |         7.00 |
|  dsp_clk                   | u2p_c/vita_rx_chain0/db/write                                                                                                                                    |                                                                                                                                                                                                    |                5 |             35 |         7.00 |
|  CLK_TO_MAC_fbin           | u2p_c/simple_gemac_wrapper/ethtx_realign/write                                                                                                                   |                                                                                                                                                                                                    |                5 |             35 |         7.00 |
|  dsp_clk                   | u2p_c/serdes/serdes_rx/serdes_rx_fifo/fifo_2clock/rd_en                                                                                                          |                                                                                                                                                                                                    |                5 |             35 |         7.00 |
|  dsp_clk                   | u2p_c/packet_router/com_inp_fifo/pd_dregs0_out                                                                                                                   |                                                                                                                                                                                                    |                9 |             36 |         4.00 |
|  dsp_clk                   | u2p_c/duc_chain/small_hb_interp_q/E[0]                                                                                                                           |                                                                                                                                                                                                    |               12 |             36 |         3.00 |
|  dsp_clk                   | u2p_c/packet_router/com_out_mux/mux_fifo_in1/write                                                                                                               |                                                                                                                                                                                                    |                5 |             36 |         7.20 |
|  dsp_clk                   | u2p_c/duc_chain/sr_2/strobe_cic_reg[0]                                                                                                                           |                                                                                                                                                                                                    |               13 |             36 |         2.77 |
|  dsp_clk                   | u2p_c/duc_chain/sr_2/strobe_hb2_reg[0]                                                                                                                           |                                                                                                                                                                                                    |               11 |             36 |         3.27 |
|  GMII_RX_CLK_buf_BUFG      | u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/tail_fifo/write                                                                                                   |                                                                                                                                                                                                    |                5 |             36 |         7.20 |
|  GMII_RX_CLK_buf_BUFG      | u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/tail_fifo/write_0                                                                                                 |                                                                                                                                                                                                    |                5 |             36 |         7.20 |
|  CLK_TO_MAC_fbin           | u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/rd_en                                                                                                        |                                                                                                                                                                                                    |                5 |             36 |         7.20 |
|  dsp_clk                   | u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo/write                                                                                                 |                                                                                                                                                                                                    |                5 |             36 |         7.20 |
|  dsp_clk                   | u2p_c/packet_router/eth_out_valve/write                                                                                                                          |                                                                                                                                                                                                    |                5 |             36 |         7.20 |
|  dsp_clk                   | u2p_c/packet_router/eth_inp_valve/write                                                                                                                          |                                                                                                                                                                                                    |                5 |             36 |         7.20 |
|  dsp_clk                   | u2p_c/packet_router/eth_inp_valve/write_0                                                                                                                        |                                                                                                                                                                                                    |                5 |             36 |         7.20 |
|  dsp_clk                   | u2p_c/packet_router/udp_prot_eng_tx/tail_fifo/write                                                                                                              |                                                                                                                                                                                                    |                5 |             36 |         7.20 |
|  dsp_clk                   | u2p_c/packet_router/udp_prot_eng_tx/tail_fifo/gen_srl16[0].srl16e_i_1__36_n_0                                                                                    |                                                                                                                                                                                                    |                5 |             36 |         7.20 |
|  dsp_clk                   | u2p_c/packet_router/packet_dispatcher/bof_out_splitter/write_0                                                                                                   |                                                                                                                                                                                                    |                5 |             36 |         7.20 |
|  dsp_clk                   | u2p_c/packet_router/packet_dispatcher/bof_out_splitter/write                                                                                                     |                                                                                                                                                                                                    |                5 |             36 |         7.20 |
|  dsp_clk                   | u2p_c/packet_router/packet_dispatcher/bof_out_splitter/data_reg[35]_i_1_n_0                                                                                      |                                                                                                                                                                                                    |               17 |             36 |         2.12 |
|  dsp_clk                   | u2p_c/packet_router/packet_dispatcher/ext_out_mux/mux_fifo_in1/write_0                                                                                           |                                                                                                                                                                                                    |                5 |             36 |         7.20 |
|  dsp_clk                   | u2p_c/packet_router/packet_dispatcher/ext_out_mux/mux_fifo_in0/write                                                                                             |                                                                                                                                                                                                    |                5 |             36 |         7.20 |
|  dsp_clk                   | u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo_in1/write                                                                                             |                                                                                                                                                                                                    |                5 |             36 |         7.20 |
|  dsp_clk                   | u2p_c/vita_tx_chain/db/write                                                                                                                                     |                                                                                                                                                                                                    |                5 |             36 |         7.20 |
|  dsp_clk                   | u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo_in0/write                                                                                             |                                                                                                                                                                                                    |                5 |             36 |         7.20 |
|  dsp_clk                   | u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/rd_en                                                                                                        |                                                                                                                                                                                                    |                5 |             36 |         7.20 |
|  wb_clk                    | u2p_c/wbicapetwo/r_we                                                                                                                                            |                                                                                                                                                                                                    |                7 |             38 |         5.43 |
|  wb_clk                    | u2p_c/zpu_top0/zpu_system0/my_zpu_core/wb_ack_o_reg[0]                                                                                                           | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |               11 |             40 |         3.64 |
|  dsp_clk                   | u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                 | u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                         |               11 |             40 |         3.64 |
|  dsp_clk                   |                                                                                                                                                                  | u2p_c/ddc_chain0/small_hb_i/wb_rst_reg                                                                                                                                                             |               14 |             42 |         3.00 |
|  dsp_clk                   |                                                                                                                                                                  | u2p_c/ddc_chain1/small_hb_i/wb_rst_reg                                                                                                                                                             |               14 |             42 |         3.00 |
|  dsp_clk                   | u2p_c/sfc/p_1_in                                                                                                                                                 |                                                                                                                                                                                                    |               11 |             44 |         4.00 |
|  wb_clk                    | u2p_c/zpu_top0/zpu_system0/my_zpu_core/opcode_reg[0]0                                                                                                            |                                                                                                                                                                                                    |               15 |             46 |         3.07 |
|  dsp_clk                   | u2p_c/ddc_chain0/cic_strober/E[0]                                                                                                                                | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                8 |             48 |         6.00 |
|  dsp_clk                   | u2p_c/ddc_chain1/small_hb_i/E[0]                                                                                                                                 | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                8 |             48 |         6.00 |
|  dsp_clk                   | u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_1[0] | u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                         |               10 |             48 |         4.80 |
|  dsp_clk                   | u2p_c/ddc_chain0/small_hb_i/E[0]                                                                                                                                 | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |                8 |             48 |         6.00 |
|  dsp_clk                   | u2p_c/ddc_chain1/cic_strober/E[0]                                                                                                                                | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |               10 |             48 |         4.80 |
|  dsp_clk                   | u2p_c/ddc_chain0/small_hb_i/go                                                                                                                                   |                                                                                                                                                                                                    |               14 |             53 |         3.79 |
|  dsp_clk                   | u2p_c/ddc_chain1/small_hb_i/go                                                                                                                                   |                                                                                                                                                                                                    |               11 |             53 |         4.82 |
|  dsp_clk                   | u2p_c/ddc_chain1/small_hb_i/stb_rnd_d1_reg_2[0]                                                                                                                  |                                                                                                                                                                                                    |               13 |             53 |         4.08 |
|  dsp_clk                   | u2p_c/ddc_chain0/small_hb_i/stb_rnd_d1_reg_2[0]                                                                                                                  |                                                                                                                                                                                                    |               14 |             53 |         3.79 |
|  wb_clk                    | u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                         |                                                                                                                                                                                                    |                7 |             56 |         8.00 |
|  dsp_clk                   | u2p_c/vita_tx_chain/gen_tx_err_pkt/err_time[63]_i_1__0_n_0                                                                                                       |                                                                                                                                                                                                    |               17 |             64 |         3.76 |
|  dsp_clk                   | u2p_c/sfc/command_fifo4/ready_reg_reg                                                                                                                            |                                                                                                                                                                                                    |                8 |             64 |         8.00 |
|  wb_clk                    | u2p_c/zpu_top0/zpu_system0/my_zpu_core/multB0                                                                                                                    | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |               19 |             64 |         3.37 |
|  dsp_clk                   | u2p_c/time_64bit/vita_time_pps[63]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                    |               16 |             64 |         4.00 |
|  dsp_clk                   | u2p_c/vita_tx_chain/gen_flow_pkt/err_time                                                                                                                        |                                                                                                                                                                                                    |               20 |             64 |         3.20 |
|  dsp_clk                   | u2p_c/ddc_chain0/hb_i/round_in/add2_and_clip_reg/strobe_out_reg_1                                                                                                |                                                                                                                                                                                                    |                9 |             68 |         7.56 |
|  dsp_clk                   | u2p_c/ddc_chain0/clip_prod_i/strobe_out                                                                                                                          | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |               12 |             68 |         5.67 |
|  dsp_clk                   | u2p_c/ddc_chain1/hb_i/round_in/add2_and_clip_reg/strobe_out_reg_1                                                                                                |                                                                                                                                                                                                    |                9 |             68 |         7.56 |
|  dsp_clk                   | u2p_c/ddc_chain1/hb_i/round_in/add2_and_clip_reg/write_odd                                                                                                       |                                                                                                                                                                                                    |                9 |             68 |         7.56 |
|  dsp_clk                   | u2p_c/ddc_chain1/clip_prod_i/strobe_out                                                                                                                          | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |               12 |             68 |         5.67 |
|  dsp_clk                   | u2p_c/ddc_chain0/hb_i/round_in/add2_and_clip_reg/write_odd                                                                                                       |                                                                                                                                                                                                    |                9 |             68 |         7.56 |
|  GMII_RX_CLK_buf_BUFG      |                                                                                                                                                                  |                                                                                                                                                                                                    |               27 |             93 |         3.44 |
|  dsp_clk                   | u2p_c/vita_rx_chain1/vita_rx_control/commandfifo/E[0]                                                                                                            | u2p_c/vita_rx_chain1/vita_rx_control/rx_sample_fifo/SS[0]                                                                                                                                          |               16 |             95 |         5.94 |
|  dsp_clk                   | u2p_c/vita_rx_chain0/vita_rx_control/commandfifo/E[0]                                                                                                            | u2p_c/vita_rx_chain0/vita_rx_control/rx_sample_fifo/wb_rst_reg                                                                                                                                     |               17 |             95 |         5.59 |
|  dsp_clk                   | u2p_c/vita_rx_chain1/vita_rx_control/commandfifo/write                                                                                                           |                                                                                                                                                                                                    |               13 |             96 |         7.38 |
|  dsp_clk                   | u2p_c/vita_rx_chain0/vita_rx_control/commandfifo/write                                                                                                           |                                                                                                                                                                                                    |               13 |             96 |         7.38 |
|  dsp_clk                   | u2p_c/vita_rx_chain1/vita_rx_control/rx_sample_fifo/write                                                                                                        |                                                                                                                                                                                                    |               13 |            101 |         7.77 |
|  dsp_clk                   | u2p_c/vita_rx_chain0/vita_rx_control/rx_sample_fifo/write                                                                                                        |                                                                                                                                                                                                    |               13 |            101 |         7.77 |
|  dsp_clk                   | u2p_c/vita_tx_chain/vita_tx_deframer/short_tx_q/write                                                                                                            |                                                                                                                                                                                                    |               15 |            104 |         6.93 |
|  dsp_clk                   | u2p_c/sfc/command_ticks_reg                                                                                                                                      |                                                                                                                                                                                                    |               19 |            128 |         6.74 |
|  dsp_clk                   | u2p_c/sfc/command_fifo/gen_srl16[0].srl16e_i_1__0_n_0                                                                                                            |                                                                                                                                                                                                    |               17 |            129 |         7.59 |
|  dsp_clk                   | u2p_c/sfc/command_fifo/fifo1_to_fifo2                                                                                                                            |                                                                                                                                                                                                    |               17 |            129 |         7.59 |
|  dsp_clk                   | u2p_c/sfc/command_fifo3/fifo3_to_fifo4                                                                                                                           |                                                                                                                                                                                                    |               17 |            129 |         7.59 |
|  dsp_clk                   | u2p_c/sfc/command_fifo2/fifo2_to_fifo3                                                                                                                           |                                                                                                                                                                                                    |               17 |            129 |         7.59 |
|  CLK_TO_MAC_fbin           |                                                                                                                                                                  | u2p_c/vita_tx_chain/sr/rst0                                                                                                                                                                        |               34 |            134 |         3.94 |
|  CLK_TO_MAC_fbin           |                                                                                                                                                                  |                                                                                                                                                                                                    |               43 |            151 |         3.51 |
|  dsp_clk                   | u2p_c/duc_chain/strobe_tx                                                                                                                                        |                                                                                                                                                                                                    |               20 |            160 |         8.00 |
|  dsp_clk                   | u2p_c/ddc_chain1/small_hb_i/stb_rnd_d1_reg_1[0]                                                                                                                  |                                                                                                                                                                                                    |               48 |            204 |         4.25 |
|  dsp_clk                   | u2p_c/ddc_chain0/small_hb_i/stb_rnd_d1_reg_1[0]                                                                                                                  |                                                                                                                                                                                                    |               43 |            204 |         4.74 |
|  dsp_clk                   | u2p_c/duc_chain/strobe_hb2_reg_n_0                                                                                                                               |                                                                                                                                                                                                    |               62 |            216 |         3.48 |
|  dsp_clk                   | u2p_c/vita_tx_chain/vita_tx_control/run_reg_1                                                                                                                    | u2p_c/vita_tx_chain/vita_tx_control/wb_rst_reg                                                                                                                                                     |               60 |            234 |         3.90 |
|  wb_clk                    |                                                                                                                                                                  | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |              148 |            267 |         1.80 |
|  wb_clk                    |                                                                                                                                                                  |                                                                                                                                                                                                    |              157 |            361 |         2.30 |
|  dsp_clk                   |                                                                                                                                                                  | u2p_c/ddc_chain0/decim_q/SR[0]                                                                                                                                                                     |              104 |            416 |         4.00 |
|  dsp_clk                   |                                                                                                                                                                  | u2p_c/ddc_chain1/decim_q/SR[0]                                                                                                                                                                     |              104 |            416 |         4.00 |
|  dsp_clk                   | u2p_c/duc_chain/p_0_out                                                                                                                                          | u2p_c/vita_tx_chain/vita_tx_control/wb_rst_reg                                                                                                                                                     |              102 |            580 |         5.69 |
|  dsp_clk                   | u2p_c/ddc_chain0/cic_strober/E[0]                                                                                                                                | u2p_c/ddc_chain0/decim_q/SR[0]                                                                                                                                                                     |              169 |            936 |         5.54 |
|  dsp_clk                   | u2p_c/ddc_chain1/cic_strober/E[0]                                                                                                                                | u2p_c/ddc_chain1/decim_q/SR[0]                                                                                                                                                                     |              176 |            936 |         5.32 |
|  dsp_clk                   |                                                                                                                                                                  |                                                                                                                                                                                                    |              712 |           2107 |         2.96 |
|  dsp_clk                   |                                                                                                                                                                  | x0_reg[26]_i_1__0_n_0                                                                                                                                                                              |             1341 |           5120 |         3.82 |
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


