{"vcs1":{"timestamp_begin":1722773518.828642746, "rt":1.90, "ut":0.53, "st":0.42}}
{"vcselab":{"timestamp_begin":1722773520.797973794, "rt":1.45, "ut":0.26, "st":0.33}}
{"link":{"timestamp_begin":1722773522.331252567, "rt":0.38, "ut":0.12, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1722773518.126943246}
{"VCS_COMP_START_TIME": 1722773518.126943246}
{"VCS_COMP_END_TIME": 1722773537.695105254}
{"VCS_USER_OPTIONS": "-R -full64 -sverilog testbench.sv PATTERN.sv conv.v SRAM_I.v SRAM_K.v SRAM_B.v SRAM_BIAS.v +maxdelays -debug_pp +v2k +memcbk +access+r +v2k +access+r -P /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/novas.tab /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/pli.a"}
{"vcs1": {"peak_mem": 334928}}
{"stitch_vcselab": {"peak_mem": 231540}}
