// Seed: 3543202148
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_6;
  assign id_2 = 1'b0 - id_1;
endmodule
module module_1 (
    input tri1 id_0,
    output wire id_1,
    input tri1 id_2,
    output tri0 id_3,
    output logic id_4,
    input supply0 id_5,
    input tri1 id_6,
    output tri0 id_7
);
  initial id_4 <= 1;
  wire id_9;
  module_0(
      id_9, id_9, id_9, id_9, id_9
  );
endmodule
